
Test_USART_GPS_L4_2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a520  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000050c  0800a6b0  0800a6b0  0001a6b0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800abbc  0800abbc  0001abbc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800abc4  0800abc4  0001abc4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800abc8  0800abc8  0001abc8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000228  20000000  0800abcc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00001a1c  20000228  0800adf4  00020228  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  20001c44  0800adf4  00021c44  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00020228  2**0
                  CONTENTS, READONLY
 10 .debug_info   000122b7  00000000  00000000  00020258  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 000021ee  00000000  00000000  0003250f  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000f78  00000000  00000000  00034700  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000e70  00000000  00000000  00035678  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00006dcc  00000000  00000000  000364e8  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0000529a  00000000  00000000  0003d2b4  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  0004254e  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00005358  00000000  00000000  000425cc  2**2
                  CONTENTS, READONLY, DEBUGGING
 18 .stab         00000024  00000000  00000000  00047924  2**2
                  CONTENTS, READONLY, DEBUGGING
 19 .stabstr      0000004e  00000000  00000000  00047948  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000228 	.word	0x20000228
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800a698 	.word	0x0800a698

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000022c 	.word	0x2000022c
 80001cc:	0800a698 	.word	0x0800a698

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr

080001e4 <strlen>:
 80001e4:	4603      	mov	r3, r0
 80001e6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ea:	2a00      	cmp	r2, #0
 80001ec:	d1fb      	bne.n	80001e6 <strlen+0x2>
 80001ee:	1a18      	subs	r0, r3, r0
 80001f0:	3801      	subs	r0, #1
 80001f2:	4770      	bx	lr
	...

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	; 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003de:	f1a4 0401 	sub.w	r4, r4, #1
 80003e2:	d1e9      	bne.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f092 0f00 	teq	r2, #0
 800058a:	bf14      	ite	ne
 800058c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000590:	4770      	bxeq	lr
 8000592:	b530      	push	{r4, r5, lr}
 8000594:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000598:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800059c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005a0:	e720      	b.n	80003e4 <__adddf3+0x138>
 80005a2:	bf00      	nop

080005a4 <__aeabi_ul2d>:
 80005a4:	ea50 0201 	orrs.w	r2, r0, r1
 80005a8:	bf08      	it	eq
 80005aa:	4770      	bxeq	lr
 80005ac:	b530      	push	{r4, r5, lr}
 80005ae:	f04f 0500 	mov.w	r5, #0
 80005b2:	e00a      	b.n	80005ca <__aeabi_l2d+0x16>

080005b4 <__aeabi_l2d>:
 80005b4:	ea50 0201 	orrs.w	r2, r0, r1
 80005b8:	bf08      	it	eq
 80005ba:	4770      	bxeq	lr
 80005bc:	b530      	push	{r4, r5, lr}
 80005be:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005c2:	d502      	bpl.n	80005ca <__aeabi_l2d+0x16>
 80005c4:	4240      	negs	r0, r0
 80005c6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005ca:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005ce:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005d2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005d6:	f43f aedc 	beq.w	8000392 <__adddf3+0xe6>
 80005da:	f04f 0203 	mov.w	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005f2:	f1c2 0320 	rsb	r3, r2, #32
 80005f6:	fa00 fc03 	lsl.w	ip, r0, r3
 80005fa:	fa20 f002 	lsr.w	r0, r0, r2
 80005fe:	fa01 fe03 	lsl.w	lr, r1, r3
 8000602:	ea40 000e 	orr.w	r0, r0, lr
 8000606:	fa21 f102 	lsr.w	r1, r1, r2
 800060a:	4414      	add	r4, r2
 800060c:	e6c1      	b.n	8000392 <__adddf3+0xe6>
 800060e:	bf00      	nop

08000610 <__aeabi_dmul>:
 8000610:	b570      	push	{r4, r5, r6, lr}
 8000612:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000616:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800061a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800061e:	bf1d      	ittte	ne
 8000620:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000624:	ea94 0f0c 	teqne	r4, ip
 8000628:	ea95 0f0c 	teqne	r5, ip
 800062c:	f000 f8de 	bleq	80007ec <__aeabi_dmul+0x1dc>
 8000630:	442c      	add	r4, r5
 8000632:	ea81 0603 	eor.w	r6, r1, r3
 8000636:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800063a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800063e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000642:	bf18      	it	ne
 8000644:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000648:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800064c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000650:	d038      	beq.n	80006c4 <__aeabi_dmul+0xb4>
 8000652:	fba0 ce02 	umull	ip, lr, r0, r2
 8000656:	f04f 0500 	mov.w	r5, #0
 800065a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800065e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000662:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000666:	f04f 0600 	mov.w	r6, #0
 800066a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800066e:	f09c 0f00 	teq	ip, #0
 8000672:	bf18      	it	ne
 8000674:	f04e 0e01 	orrne.w	lr, lr, #1
 8000678:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800067c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000680:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000684:	d204      	bcs.n	8000690 <__aeabi_dmul+0x80>
 8000686:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800068a:	416d      	adcs	r5, r5
 800068c:	eb46 0606 	adc.w	r6, r6, r6
 8000690:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000694:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000698:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800069c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006a4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a8:	bf88      	it	hi
 80006aa:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006ae:	d81e      	bhi.n	80006ee <__aeabi_dmul+0xde>
 80006b0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006b4:	bf08      	it	eq
 80006b6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006ba:	f150 0000 	adcs.w	r0, r0, #0
 80006be:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006c2:	bd70      	pop	{r4, r5, r6, pc}
 80006c4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c8:	ea46 0101 	orr.w	r1, r6, r1
 80006cc:	ea40 0002 	orr.w	r0, r0, r2
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d8:	bfc2      	ittt	gt
 80006da:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006de:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006e2:	bd70      	popgt	{r4, r5, r6, pc}
 80006e4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e8:	f04f 0e00 	mov.w	lr, #0
 80006ec:	3c01      	subs	r4, #1
 80006ee:	f300 80ab 	bgt.w	8000848 <__aeabi_dmul+0x238>
 80006f2:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006f6:	bfde      	ittt	le
 80006f8:	2000      	movle	r0, #0
 80006fa:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006fe:	bd70      	pople	{r4, r5, r6, pc}
 8000700:	f1c4 0400 	rsb	r4, r4, #0
 8000704:	3c20      	subs	r4, #32
 8000706:	da35      	bge.n	8000774 <__aeabi_dmul+0x164>
 8000708:	340c      	adds	r4, #12
 800070a:	dc1b      	bgt.n	8000744 <__aeabi_dmul+0x134>
 800070c:	f104 0414 	add.w	r4, r4, #20
 8000710:	f1c4 0520 	rsb	r5, r4, #32
 8000714:	fa00 f305 	lsl.w	r3, r0, r5
 8000718:	fa20 f004 	lsr.w	r0, r0, r4
 800071c:	fa01 f205 	lsl.w	r2, r1, r5
 8000720:	ea40 0002 	orr.w	r0, r0, r2
 8000724:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000728:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800072c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000730:	fa21 f604 	lsr.w	r6, r1, r4
 8000734:	eb42 0106 	adc.w	r1, r2, r6
 8000738:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800073c:	bf08      	it	eq
 800073e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000742:	bd70      	pop	{r4, r5, r6, pc}
 8000744:	f1c4 040c 	rsb	r4, r4, #12
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f304 	lsl.w	r3, r0, r4
 8000750:	fa20 f005 	lsr.w	r0, r0, r5
 8000754:	fa01 f204 	lsl.w	r2, r1, r4
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000760:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000764:	f141 0100 	adc.w	r1, r1, #0
 8000768:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800076c:	bf08      	it	eq
 800076e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000772:	bd70      	pop	{r4, r5, r6, pc}
 8000774:	f1c4 0520 	rsb	r5, r4, #32
 8000778:	fa00 f205 	lsl.w	r2, r0, r5
 800077c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000780:	fa20 f304 	lsr.w	r3, r0, r4
 8000784:	fa01 f205 	lsl.w	r2, r1, r5
 8000788:	ea43 0302 	orr.w	r3, r3, r2
 800078c:	fa21 f004 	lsr.w	r0, r1, r4
 8000790:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000794:	fa21 f204 	lsr.w	r2, r1, r4
 8000798:	ea20 0002 	bic.w	r0, r0, r2
 800079c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f094 0f00 	teq	r4, #0
 80007b0:	d10f      	bne.n	80007d2 <__aeabi_dmul+0x1c2>
 80007b2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007b6:	0040      	lsls	r0, r0, #1
 80007b8:	eb41 0101 	adc.w	r1, r1, r1
 80007bc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007c0:	bf08      	it	eq
 80007c2:	3c01      	subeq	r4, #1
 80007c4:	d0f7      	beq.n	80007b6 <__aeabi_dmul+0x1a6>
 80007c6:	ea41 0106 	orr.w	r1, r1, r6
 80007ca:	f095 0f00 	teq	r5, #0
 80007ce:	bf18      	it	ne
 80007d0:	4770      	bxne	lr
 80007d2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007d6:	0052      	lsls	r2, r2, #1
 80007d8:	eb43 0303 	adc.w	r3, r3, r3
 80007dc:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007e0:	bf08      	it	eq
 80007e2:	3d01      	subeq	r5, #1
 80007e4:	d0f7      	beq.n	80007d6 <__aeabi_dmul+0x1c6>
 80007e6:	ea43 0306 	orr.w	r3, r3, r6
 80007ea:	4770      	bx	lr
 80007ec:	ea94 0f0c 	teq	r4, ip
 80007f0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007f4:	bf18      	it	ne
 80007f6:	ea95 0f0c 	teqne	r5, ip
 80007fa:	d00c      	beq.n	8000816 <__aeabi_dmul+0x206>
 80007fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000800:	bf18      	it	ne
 8000802:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000806:	d1d1      	bne.n	80007ac <__aeabi_dmul+0x19c>
 8000808:	ea81 0103 	eor.w	r1, r1, r3
 800080c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000810:	f04f 0000 	mov.w	r0, #0
 8000814:	bd70      	pop	{r4, r5, r6, pc}
 8000816:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800081a:	bf06      	itte	eq
 800081c:	4610      	moveq	r0, r2
 800081e:	4619      	moveq	r1, r3
 8000820:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000824:	d019      	beq.n	800085a <__aeabi_dmul+0x24a>
 8000826:	ea94 0f0c 	teq	r4, ip
 800082a:	d102      	bne.n	8000832 <__aeabi_dmul+0x222>
 800082c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000830:	d113      	bne.n	800085a <__aeabi_dmul+0x24a>
 8000832:	ea95 0f0c 	teq	r5, ip
 8000836:	d105      	bne.n	8000844 <__aeabi_dmul+0x234>
 8000838:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800083c:	bf1c      	itt	ne
 800083e:	4610      	movne	r0, r2
 8000840:	4619      	movne	r1, r3
 8000842:	d10a      	bne.n	800085a <__aeabi_dmul+0x24a>
 8000844:	ea81 0103 	eor.w	r1, r1, r3
 8000848:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800084c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000850:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000854:	f04f 0000 	mov.w	r0, #0
 8000858:	bd70      	pop	{r4, r5, r6, pc}
 800085a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800085e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000862:	bd70      	pop	{r4, r5, r6, pc}

08000864 <__aeabi_ddiv>:
 8000864:	b570      	push	{r4, r5, r6, lr}
 8000866:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800086a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800086e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000872:	bf1d      	ittte	ne
 8000874:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000878:	ea94 0f0c 	teqne	r4, ip
 800087c:	ea95 0f0c 	teqne	r5, ip
 8000880:	f000 f8a7 	bleq	80009d2 <__aeabi_ddiv+0x16e>
 8000884:	eba4 0405 	sub.w	r4, r4, r5
 8000888:	ea81 0e03 	eor.w	lr, r1, r3
 800088c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000890:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000894:	f000 8088 	beq.w	80009a8 <__aeabi_ddiv+0x144>
 8000898:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800089c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008a0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008a4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008ac:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008b4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008bc:	429d      	cmp	r5, r3
 80008be:	bf08      	it	eq
 80008c0:	4296      	cmpeq	r6, r2
 80008c2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008c6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008ca:	d202      	bcs.n	80008d2 <__aeabi_ddiv+0x6e>
 80008cc:	085b      	lsrs	r3, r3, #1
 80008ce:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d2:	1ab6      	subs	r6, r6, r2
 80008d4:	eb65 0503 	sbc.w	r5, r5, r3
 80008d8:	085b      	lsrs	r3, r3, #1
 80008da:	ea4f 0232 	mov.w	r2, r2, rrx
 80008de:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008e2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000940:	ea55 0e06 	orrs.w	lr, r5, r6
 8000944:	d018      	beq.n	8000978 <__aeabi_ddiv+0x114>
 8000946:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800094a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800094e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000952:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000956:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800095a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800095e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000962:	d1c0      	bne.n	80008e6 <__aeabi_ddiv+0x82>
 8000964:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000968:	d10b      	bne.n	8000982 <__aeabi_ddiv+0x11e>
 800096a:	ea41 0100 	orr.w	r1, r1, r0
 800096e:	f04f 0000 	mov.w	r0, #0
 8000972:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000976:	e7b6      	b.n	80008e6 <__aeabi_ddiv+0x82>
 8000978:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800097c:	bf04      	itt	eq
 800097e:	4301      	orreq	r1, r0
 8000980:	2000      	moveq	r0, #0
 8000982:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000986:	bf88      	it	hi
 8000988:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800098c:	f63f aeaf 	bhi.w	80006ee <__aeabi_dmul+0xde>
 8000990:	ebb5 0c03 	subs.w	ip, r5, r3
 8000994:	bf04      	itt	eq
 8000996:	ebb6 0c02 	subseq.w	ip, r6, r2
 800099a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800099e:	f150 0000 	adcs.w	r0, r0, #0
 80009a2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	pop	{r4, r5, r6, pc}
 80009a8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009ac:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009b4:	bfc2      	ittt	gt
 80009b6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009ba:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009be:	bd70      	popgt	{r4, r5, r6, pc}
 80009c0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009c4:	f04f 0e00 	mov.w	lr, #0
 80009c8:	3c01      	subs	r4, #1
 80009ca:	e690      	b.n	80006ee <__aeabi_dmul+0xde>
 80009cc:	ea45 0e06 	orr.w	lr, r5, r6
 80009d0:	e68d      	b.n	80006ee <__aeabi_dmul+0xde>
 80009d2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009d6:	ea94 0f0c 	teq	r4, ip
 80009da:	bf08      	it	eq
 80009dc:	ea95 0f0c 	teqeq	r5, ip
 80009e0:	f43f af3b 	beq.w	800085a <__aeabi_dmul+0x24a>
 80009e4:	ea94 0f0c 	teq	r4, ip
 80009e8:	d10a      	bne.n	8000a00 <__aeabi_ddiv+0x19c>
 80009ea:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009ee:	f47f af34 	bne.w	800085a <__aeabi_dmul+0x24a>
 80009f2:	ea95 0f0c 	teq	r5, ip
 80009f6:	f47f af25 	bne.w	8000844 <__aeabi_dmul+0x234>
 80009fa:	4610      	mov	r0, r2
 80009fc:	4619      	mov	r1, r3
 80009fe:	e72c      	b.n	800085a <__aeabi_dmul+0x24a>
 8000a00:	ea95 0f0c 	teq	r5, ip
 8000a04:	d106      	bne.n	8000a14 <__aeabi_ddiv+0x1b0>
 8000a06:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a0a:	f43f aefd 	beq.w	8000808 <__aeabi_dmul+0x1f8>
 8000a0e:	4610      	mov	r0, r2
 8000a10:	4619      	mov	r1, r3
 8000a12:	e722      	b.n	800085a <__aeabi_dmul+0x24a>
 8000a14:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a18:	bf18      	it	ne
 8000a1a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a1e:	f47f aec5 	bne.w	80007ac <__aeabi_dmul+0x19c>
 8000a22:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a26:	f47f af0d 	bne.w	8000844 <__aeabi_dmul+0x234>
 8000a2a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a2e:	f47f aeeb 	bne.w	8000808 <__aeabi_dmul+0x1f8>
 8000a32:	e712      	b.n	800085a <__aeabi_dmul+0x24a>

08000a34 <__gedf2>:
 8000a34:	f04f 3cff 	mov.w	ip, #4294967295
 8000a38:	e006      	b.n	8000a48 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__ledf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	e002      	b.n	8000a48 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__cmpdf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a54:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a58:	bf18      	it	ne
 8000a5a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a5e:	d01b      	beq.n	8000a98 <__cmpdf2+0x54>
 8000a60:	b001      	add	sp, #4
 8000a62:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a66:	bf0c      	ite	eq
 8000a68:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a6c:	ea91 0f03 	teqne	r1, r3
 8000a70:	bf02      	ittt	eq
 8000a72:	ea90 0f02 	teqeq	r0, r2
 8000a76:	2000      	moveq	r0, #0
 8000a78:	4770      	bxeq	lr
 8000a7a:	f110 0f00 	cmn.w	r0, #0
 8000a7e:	ea91 0f03 	teq	r1, r3
 8000a82:	bf58      	it	pl
 8000a84:	4299      	cmppl	r1, r3
 8000a86:	bf08      	it	eq
 8000a88:	4290      	cmpeq	r0, r2
 8000a8a:	bf2c      	ite	cs
 8000a8c:	17d8      	asrcs	r0, r3, #31
 8000a8e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a92:	f040 0001 	orr.w	r0, r0, #1
 8000a96:	4770      	bx	lr
 8000a98:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a9c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa0:	d102      	bne.n	8000aa8 <__cmpdf2+0x64>
 8000aa2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aa6:	d107      	bne.n	8000ab8 <__cmpdf2+0x74>
 8000aa8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aac:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab0:	d1d6      	bne.n	8000a60 <__cmpdf2+0x1c>
 8000ab2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ab6:	d0d3      	beq.n	8000a60 <__cmpdf2+0x1c>
 8000ab8:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000abc:	4770      	bx	lr
 8000abe:	bf00      	nop

08000ac0 <__aeabi_cdrcmple>:
 8000ac0:	4684      	mov	ip, r0
 8000ac2:	4610      	mov	r0, r2
 8000ac4:	4662      	mov	r2, ip
 8000ac6:	468c      	mov	ip, r1
 8000ac8:	4619      	mov	r1, r3
 8000aca:	4663      	mov	r3, ip
 8000acc:	e000      	b.n	8000ad0 <__aeabi_cdcmpeq>
 8000ace:	bf00      	nop

08000ad0 <__aeabi_cdcmpeq>:
 8000ad0:	b501      	push	{r0, lr}
 8000ad2:	f7ff ffb7 	bl	8000a44 <__cmpdf2>
 8000ad6:	2800      	cmp	r0, #0
 8000ad8:	bf48      	it	mi
 8000ada:	f110 0f00 	cmnmi.w	r0, #0
 8000ade:	bd01      	pop	{r0, pc}

08000ae0 <__aeabi_dcmpeq>:
 8000ae0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae4:	f7ff fff4 	bl	8000ad0 <__aeabi_cdcmpeq>
 8000ae8:	bf0c      	ite	eq
 8000aea:	2001      	moveq	r0, #1
 8000aec:	2000      	movne	r0, #0
 8000aee:	f85d fb08 	ldr.w	pc, [sp], #8
 8000af2:	bf00      	nop

08000af4 <__aeabi_dcmplt>:
 8000af4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af8:	f7ff ffea 	bl	8000ad0 <__aeabi_cdcmpeq>
 8000afc:	bf34      	ite	cc
 8000afe:	2001      	movcc	r0, #1
 8000b00:	2000      	movcs	r0, #0
 8000b02:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b06:	bf00      	nop

08000b08 <__aeabi_dcmple>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff ffe0 	bl	8000ad0 <__aeabi_cdcmpeq>
 8000b10:	bf94      	ite	ls
 8000b12:	2001      	movls	r0, #1
 8000b14:	2000      	movhi	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmpge>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffce 	bl	8000ac0 <__aeabi_cdrcmple>
 8000b24:	bf94      	ite	ls
 8000b26:	2001      	movls	r0, #1
 8000b28:	2000      	movhi	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmpgt>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffc4 	bl	8000ac0 <__aeabi_cdrcmple>
 8000b38:	bf34      	ite	cc
 8000b3a:	2001      	movcc	r0, #1
 8000b3c:	2000      	movcs	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_d2iz>:
 8000b44:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b48:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b4c:	d215      	bcs.n	8000b7a <__aeabi_d2iz+0x36>
 8000b4e:	d511      	bpl.n	8000b74 <__aeabi_d2iz+0x30>
 8000b50:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b54:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b58:	d912      	bls.n	8000b80 <__aeabi_d2iz+0x3c>
 8000b5a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b5e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b62:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b66:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b6a:	fa23 f002 	lsr.w	r0, r3, r2
 8000b6e:	bf18      	it	ne
 8000b70:	4240      	negne	r0, r0
 8000b72:	4770      	bx	lr
 8000b74:	f04f 0000 	mov.w	r0, #0
 8000b78:	4770      	bx	lr
 8000b7a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b7e:	d105      	bne.n	8000b8c <__aeabi_d2iz+0x48>
 8000b80:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b84:	bf08      	it	eq
 8000b86:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b8a:	4770      	bx	lr
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	bf00      	nop

08000b94 <__aeabi_d2uiz>:
 8000b94:	004a      	lsls	r2, r1, #1
 8000b96:	d211      	bcs.n	8000bbc <__aeabi_d2uiz+0x28>
 8000b98:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b9c:	d211      	bcs.n	8000bc2 <__aeabi_d2uiz+0x2e>
 8000b9e:	d50d      	bpl.n	8000bbc <__aeabi_d2uiz+0x28>
 8000ba0:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ba8:	d40e      	bmi.n	8000bc8 <__aeabi_d2uiz+0x34>
 8000baa:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bae:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bb6:	fa23 f002 	lsr.w	r0, r3, r2
 8000bba:	4770      	bx	lr
 8000bbc:	f04f 0000 	mov.w	r0, #0
 8000bc0:	4770      	bx	lr
 8000bc2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bc6:	d102      	bne.n	8000bce <__aeabi_d2uiz+0x3a>
 8000bc8:	f04f 30ff 	mov.w	r0, #4294967295
 8000bcc:	4770      	bx	lr
 8000bce:	f04f 0000 	mov.w	r0, #0
 8000bd2:	4770      	bx	lr

08000bd4 <__aeabi_d2f>:
 8000bd4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bd8:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bdc:	bf24      	itt	cs
 8000bde:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000be2:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000be6:	d90d      	bls.n	8000c04 <__aeabi_d2f+0x30>
 8000be8:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bec:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bf0:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bf4:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bf8:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bfc:	bf08      	it	eq
 8000bfe:	f020 0001 	biceq.w	r0, r0, #1
 8000c02:	4770      	bx	lr
 8000c04:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c08:	d121      	bne.n	8000c4e <__aeabi_d2f+0x7a>
 8000c0a:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c0e:	bfbc      	itt	lt
 8000c10:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c14:	4770      	bxlt	lr
 8000c16:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c1a:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c1e:	f1c2 0218 	rsb	r2, r2, #24
 8000c22:	f1c2 0c20 	rsb	ip, r2, #32
 8000c26:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c2a:	fa20 f002 	lsr.w	r0, r0, r2
 8000c2e:	bf18      	it	ne
 8000c30:	f040 0001 	orrne.w	r0, r0, #1
 8000c34:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c38:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c3c:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c40:	ea40 000c 	orr.w	r0, r0, ip
 8000c44:	fa23 f302 	lsr.w	r3, r3, r2
 8000c48:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c4c:	e7cc      	b.n	8000be8 <__aeabi_d2f+0x14>
 8000c4e:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c52:	d107      	bne.n	8000c64 <__aeabi_d2f+0x90>
 8000c54:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c58:	bf1e      	ittt	ne
 8000c5a:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c5e:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c62:	4770      	bxne	lr
 8000c64:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c68:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c6c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c70:	4770      	bx	lr
 8000c72:	bf00      	nop

08000c74 <__aeabi_uldivmod>:
 8000c74:	b953      	cbnz	r3, 8000c8c <__aeabi_uldivmod+0x18>
 8000c76:	b94a      	cbnz	r2, 8000c8c <__aeabi_uldivmod+0x18>
 8000c78:	2900      	cmp	r1, #0
 8000c7a:	bf08      	it	eq
 8000c7c:	2800      	cmpeq	r0, #0
 8000c7e:	bf1c      	itt	ne
 8000c80:	f04f 31ff 	movne.w	r1, #4294967295
 8000c84:	f04f 30ff 	movne.w	r0, #4294967295
 8000c88:	f000 b97a 	b.w	8000f80 <__aeabi_idiv0>
 8000c8c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c90:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c94:	f000 f806 	bl	8000ca4 <__udivmoddi4>
 8000c98:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c9c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ca0:	b004      	add	sp, #16
 8000ca2:	4770      	bx	lr

08000ca4 <__udivmoddi4>:
 8000ca4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ca8:	468c      	mov	ip, r1
 8000caa:	460d      	mov	r5, r1
 8000cac:	4604      	mov	r4, r0
 8000cae:	9e08      	ldr	r6, [sp, #32]
 8000cb0:	2b00      	cmp	r3, #0
 8000cb2:	d151      	bne.n	8000d58 <__udivmoddi4+0xb4>
 8000cb4:	428a      	cmp	r2, r1
 8000cb6:	4617      	mov	r7, r2
 8000cb8:	d96d      	bls.n	8000d96 <__udivmoddi4+0xf2>
 8000cba:	fab2 fe82 	clz	lr, r2
 8000cbe:	f1be 0f00 	cmp.w	lr, #0
 8000cc2:	d00b      	beq.n	8000cdc <__udivmoddi4+0x38>
 8000cc4:	f1ce 0c20 	rsb	ip, lr, #32
 8000cc8:	fa01 f50e 	lsl.w	r5, r1, lr
 8000ccc:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000cd0:	fa02 f70e 	lsl.w	r7, r2, lr
 8000cd4:	ea4c 0c05 	orr.w	ip, ip, r5
 8000cd8:	fa00 f40e 	lsl.w	r4, r0, lr
 8000cdc:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 8000ce0:	0c25      	lsrs	r5, r4, #16
 8000ce2:	fbbc f8fa 	udiv	r8, ip, sl
 8000ce6:	fa1f f987 	uxth.w	r9, r7
 8000cea:	fb0a cc18 	mls	ip, sl, r8, ip
 8000cee:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000cf2:	fb08 f309 	mul.w	r3, r8, r9
 8000cf6:	42ab      	cmp	r3, r5
 8000cf8:	d90a      	bls.n	8000d10 <__udivmoddi4+0x6c>
 8000cfa:	19ed      	adds	r5, r5, r7
 8000cfc:	f108 32ff 	add.w	r2, r8, #4294967295
 8000d00:	f080 8123 	bcs.w	8000f4a <__udivmoddi4+0x2a6>
 8000d04:	42ab      	cmp	r3, r5
 8000d06:	f240 8120 	bls.w	8000f4a <__udivmoddi4+0x2a6>
 8000d0a:	f1a8 0802 	sub.w	r8, r8, #2
 8000d0e:	443d      	add	r5, r7
 8000d10:	1aed      	subs	r5, r5, r3
 8000d12:	b2a4      	uxth	r4, r4
 8000d14:	fbb5 f0fa 	udiv	r0, r5, sl
 8000d18:	fb0a 5510 	mls	r5, sl, r0, r5
 8000d1c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000d20:	fb00 f909 	mul.w	r9, r0, r9
 8000d24:	45a1      	cmp	r9, r4
 8000d26:	d909      	bls.n	8000d3c <__udivmoddi4+0x98>
 8000d28:	19e4      	adds	r4, r4, r7
 8000d2a:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d2e:	f080 810a 	bcs.w	8000f46 <__udivmoddi4+0x2a2>
 8000d32:	45a1      	cmp	r9, r4
 8000d34:	f240 8107 	bls.w	8000f46 <__udivmoddi4+0x2a2>
 8000d38:	3802      	subs	r0, #2
 8000d3a:	443c      	add	r4, r7
 8000d3c:	eba4 0409 	sub.w	r4, r4, r9
 8000d40:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000d44:	2100      	movs	r1, #0
 8000d46:	2e00      	cmp	r6, #0
 8000d48:	d061      	beq.n	8000e0e <__udivmoddi4+0x16a>
 8000d4a:	fa24 f40e 	lsr.w	r4, r4, lr
 8000d4e:	2300      	movs	r3, #0
 8000d50:	6034      	str	r4, [r6, #0]
 8000d52:	6073      	str	r3, [r6, #4]
 8000d54:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d58:	428b      	cmp	r3, r1
 8000d5a:	d907      	bls.n	8000d6c <__udivmoddi4+0xc8>
 8000d5c:	2e00      	cmp	r6, #0
 8000d5e:	d054      	beq.n	8000e0a <__udivmoddi4+0x166>
 8000d60:	2100      	movs	r1, #0
 8000d62:	e886 0021 	stmia.w	r6, {r0, r5}
 8000d66:	4608      	mov	r0, r1
 8000d68:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d6c:	fab3 f183 	clz	r1, r3
 8000d70:	2900      	cmp	r1, #0
 8000d72:	f040 808e 	bne.w	8000e92 <__udivmoddi4+0x1ee>
 8000d76:	42ab      	cmp	r3, r5
 8000d78:	d302      	bcc.n	8000d80 <__udivmoddi4+0xdc>
 8000d7a:	4282      	cmp	r2, r0
 8000d7c:	f200 80fa 	bhi.w	8000f74 <__udivmoddi4+0x2d0>
 8000d80:	1a84      	subs	r4, r0, r2
 8000d82:	eb65 0503 	sbc.w	r5, r5, r3
 8000d86:	2001      	movs	r0, #1
 8000d88:	46ac      	mov	ip, r5
 8000d8a:	2e00      	cmp	r6, #0
 8000d8c:	d03f      	beq.n	8000e0e <__udivmoddi4+0x16a>
 8000d8e:	e886 1010 	stmia.w	r6, {r4, ip}
 8000d92:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d96:	b912      	cbnz	r2, 8000d9e <__udivmoddi4+0xfa>
 8000d98:	2701      	movs	r7, #1
 8000d9a:	fbb7 f7f2 	udiv	r7, r7, r2
 8000d9e:	fab7 fe87 	clz	lr, r7
 8000da2:	f1be 0f00 	cmp.w	lr, #0
 8000da6:	d134      	bne.n	8000e12 <__udivmoddi4+0x16e>
 8000da8:	1beb      	subs	r3, r5, r7
 8000daa:	0c3a      	lsrs	r2, r7, #16
 8000dac:	fa1f fc87 	uxth.w	ip, r7
 8000db0:	2101      	movs	r1, #1
 8000db2:	fbb3 f8f2 	udiv	r8, r3, r2
 8000db6:	0c25      	lsrs	r5, r4, #16
 8000db8:	fb02 3318 	mls	r3, r2, r8, r3
 8000dbc:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000dc0:	fb0c f308 	mul.w	r3, ip, r8
 8000dc4:	42ab      	cmp	r3, r5
 8000dc6:	d907      	bls.n	8000dd8 <__udivmoddi4+0x134>
 8000dc8:	19ed      	adds	r5, r5, r7
 8000dca:	f108 30ff 	add.w	r0, r8, #4294967295
 8000dce:	d202      	bcs.n	8000dd6 <__udivmoddi4+0x132>
 8000dd0:	42ab      	cmp	r3, r5
 8000dd2:	f200 80d1 	bhi.w	8000f78 <__udivmoddi4+0x2d4>
 8000dd6:	4680      	mov	r8, r0
 8000dd8:	1aed      	subs	r5, r5, r3
 8000dda:	b2a3      	uxth	r3, r4
 8000ddc:	fbb5 f0f2 	udiv	r0, r5, r2
 8000de0:	fb02 5510 	mls	r5, r2, r0, r5
 8000de4:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000de8:	fb0c fc00 	mul.w	ip, ip, r0
 8000dec:	45a4      	cmp	ip, r4
 8000dee:	d907      	bls.n	8000e00 <__udivmoddi4+0x15c>
 8000df0:	19e4      	adds	r4, r4, r7
 8000df2:	f100 33ff 	add.w	r3, r0, #4294967295
 8000df6:	d202      	bcs.n	8000dfe <__udivmoddi4+0x15a>
 8000df8:	45a4      	cmp	ip, r4
 8000dfa:	f200 80b8 	bhi.w	8000f6e <__udivmoddi4+0x2ca>
 8000dfe:	4618      	mov	r0, r3
 8000e00:	eba4 040c 	sub.w	r4, r4, ip
 8000e04:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000e08:	e79d      	b.n	8000d46 <__udivmoddi4+0xa2>
 8000e0a:	4631      	mov	r1, r6
 8000e0c:	4630      	mov	r0, r6
 8000e0e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e12:	f1ce 0420 	rsb	r4, lr, #32
 8000e16:	fa05 f30e 	lsl.w	r3, r5, lr
 8000e1a:	fa07 f70e 	lsl.w	r7, r7, lr
 8000e1e:	fa20 f804 	lsr.w	r8, r0, r4
 8000e22:	0c3a      	lsrs	r2, r7, #16
 8000e24:	fa25 f404 	lsr.w	r4, r5, r4
 8000e28:	ea48 0803 	orr.w	r8, r8, r3
 8000e2c:	fbb4 f1f2 	udiv	r1, r4, r2
 8000e30:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000e34:	fb02 4411 	mls	r4, r2, r1, r4
 8000e38:	fa1f fc87 	uxth.w	ip, r7
 8000e3c:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 8000e40:	fb01 f30c 	mul.w	r3, r1, ip
 8000e44:	42ab      	cmp	r3, r5
 8000e46:	fa00 f40e 	lsl.w	r4, r0, lr
 8000e4a:	d909      	bls.n	8000e60 <__udivmoddi4+0x1bc>
 8000e4c:	19ed      	adds	r5, r5, r7
 8000e4e:	f101 30ff 	add.w	r0, r1, #4294967295
 8000e52:	f080 808a 	bcs.w	8000f6a <__udivmoddi4+0x2c6>
 8000e56:	42ab      	cmp	r3, r5
 8000e58:	f240 8087 	bls.w	8000f6a <__udivmoddi4+0x2c6>
 8000e5c:	3902      	subs	r1, #2
 8000e5e:	443d      	add	r5, r7
 8000e60:	1aeb      	subs	r3, r5, r3
 8000e62:	fa1f f588 	uxth.w	r5, r8
 8000e66:	fbb3 f0f2 	udiv	r0, r3, r2
 8000e6a:	fb02 3310 	mls	r3, r2, r0, r3
 8000e6e:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000e72:	fb00 f30c 	mul.w	r3, r0, ip
 8000e76:	42ab      	cmp	r3, r5
 8000e78:	d907      	bls.n	8000e8a <__udivmoddi4+0x1e6>
 8000e7a:	19ed      	adds	r5, r5, r7
 8000e7c:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e80:	d26f      	bcs.n	8000f62 <__udivmoddi4+0x2be>
 8000e82:	42ab      	cmp	r3, r5
 8000e84:	d96d      	bls.n	8000f62 <__udivmoddi4+0x2be>
 8000e86:	3802      	subs	r0, #2
 8000e88:	443d      	add	r5, r7
 8000e8a:	1aeb      	subs	r3, r5, r3
 8000e8c:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e90:	e78f      	b.n	8000db2 <__udivmoddi4+0x10e>
 8000e92:	f1c1 0720 	rsb	r7, r1, #32
 8000e96:	fa22 f807 	lsr.w	r8, r2, r7
 8000e9a:	408b      	lsls	r3, r1
 8000e9c:	fa05 f401 	lsl.w	r4, r5, r1
 8000ea0:	ea48 0303 	orr.w	r3, r8, r3
 8000ea4:	fa20 fe07 	lsr.w	lr, r0, r7
 8000ea8:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000eac:	40fd      	lsrs	r5, r7
 8000eae:	ea4e 0e04 	orr.w	lr, lr, r4
 8000eb2:	fbb5 f9fc 	udiv	r9, r5, ip
 8000eb6:	ea4f 441e 	mov.w	r4, lr, lsr #16
 8000eba:	fb0c 5519 	mls	r5, ip, r9, r5
 8000ebe:	fa1f f883 	uxth.w	r8, r3
 8000ec2:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 8000ec6:	fb09 f408 	mul.w	r4, r9, r8
 8000eca:	42ac      	cmp	r4, r5
 8000ecc:	fa02 f201 	lsl.w	r2, r2, r1
 8000ed0:	fa00 fa01 	lsl.w	sl, r0, r1
 8000ed4:	d908      	bls.n	8000ee8 <__udivmoddi4+0x244>
 8000ed6:	18ed      	adds	r5, r5, r3
 8000ed8:	f109 30ff 	add.w	r0, r9, #4294967295
 8000edc:	d243      	bcs.n	8000f66 <__udivmoddi4+0x2c2>
 8000ede:	42ac      	cmp	r4, r5
 8000ee0:	d941      	bls.n	8000f66 <__udivmoddi4+0x2c2>
 8000ee2:	f1a9 0902 	sub.w	r9, r9, #2
 8000ee6:	441d      	add	r5, r3
 8000ee8:	1b2d      	subs	r5, r5, r4
 8000eea:	fa1f fe8e 	uxth.w	lr, lr
 8000eee:	fbb5 f0fc 	udiv	r0, r5, ip
 8000ef2:	fb0c 5510 	mls	r5, ip, r0, r5
 8000ef6:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 8000efa:	fb00 f808 	mul.w	r8, r0, r8
 8000efe:	45a0      	cmp	r8, r4
 8000f00:	d907      	bls.n	8000f12 <__udivmoddi4+0x26e>
 8000f02:	18e4      	adds	r4, r4, r3
 8000f04:	f100 35ff 	add.w	r5, r0, #4294967295
 8000f08:	d229      	bcs.n	8000f5e <__udivmoddi4+0x2ba>
 8000f0a:	45a0      	cmp	r8, r4
 8000f0c:	d927      	bls.n	8000f5e <__udivmoddi4+0x2ba>
 8000f0e:	3802      	subs	r0, #2
 8000f10:	441c      	add	r4, r3
 8000f12:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000f16:	eba4 0408 	sub.w	r4, r4, r8
 8000f1a:	fba0 8902 	umull	r8, r9, r0, r2
 8000f1e:	454c      	cmp	r4, r9
 8000f20:	46c6      	mov	lr, r8
 8000f22:	464d      	mov	r5, r9
 8000f24:	d315      	bcc.n	8000f52 <__udivmoddi4+0x2ae>
 8000f26:	d012      	beq.n	8000f4e <__udivmoddi4+0x2aa>
 8000f28:	b156      	cbz	r6, 8000f40 <__udivmoddi4+0x29c>
 8000f2a:	ebba 030e 	subs.w	r3, sl, lr
 8000f2e:	eb64 0405 	sbc.w	r4, r4, r5
 8000f32:	fa04 f707 	lsl.w	r7, r4, r7
 8000f36:	40cb      	lsrs	r3, r1
 8000f38:	431f      	orrs	r7, r3
 8000f3a:	40cc      	lsrs	r4, r1
 8000f3c:	6037      	str	r7, [r6, #0]
 8000f3e:	6074      	str	r4, [r6, #4]
 8000f40:	2100      	movs	r1, #0
 8000f42:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f46:	4618      	mov	r0, r3
 8000f48:	e6f8      	b.n	8000d3c <__udivmoddi4+0x98>
 8000f4a:	4690      	mov	r8, r2
 8000f4c:	e6e0      	b.n	8000d10 <__udivmoddi4+0x6c>
 8000f4e:	45c2      	cmp	sl, r8
 8000f50:	d2ea      	bcs.n	8000f28 <__udivmoddi4+0x284>
 8000f52:	ebb8 0e02 	subs.w	lr, r8, r2
 8000f56:	eb69 0503 	sbc.w	r5, r9, r3
 8000f5a:	3801      	subs	r0, #1
 8000f5c:	e7e4      	b.n	8000f28 <__udivmoddi4+0x284>
 8000f5e:	4628      	mov	r0, r5
 8000f60:	e7d7      	b.n	8000f12 <__udivmoddi4+0x26e>
 8000f62:	4640      	mov	r0, r8
 8000f64:	e791      	b.n	8000e8a <__udivmoddi4+0x1e6>
 8000f66:	4681      	mov	r9, r0
 8000f68:	e7be      	b.n	8000ee8 <__udivmoddi4+0x244>
 8000f6a:	4601      	mov	r1, r0
 8000f6c:	e778      	b.n	8000e60 <__udivmoddi4+0x1bc>
 8000f6e:	3802      	subs	r0, #2
 8000f70:	443c      	add	r4, r7
 8000f72:	e745      	b.n	8000e00 <__udivmoddi4+0x15c>
 8000f74:	4608      	mov	r0, r1
 8000f76:	e708      	b.n	8000d8a <__udivmoddi4+0xe6>
 8000f78:	f1a8 0802 	sub.w	r8, r8, #2
 8000f7c:	443d      	add	r5, r7
 8000f7e:	e72b      	b.n	8000dd8 <__udivmoddi4+0x134>

08000f80 <__aeabi_idiv0>:
 8000f80:	4770      	bx	lr
 8000f82:	bf00      	nop

08000f84 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000f84:	b580      	push	{r7, lr}
 8000f86:	b082      	sub	sp, #8
 8000f88:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000f8a:	2300      	movs	r3, #0
 8000f8c:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000f8e:	4a0c      	ldr	r2, [pc, #48]	; (8000fc0 <HAL_Init+0x3c>)
 8000f90:	4b0b      	ldr	r3, [pc, #44]	; (8000fc0 <HAL_Init+0x3c>)
 8000f92:	681b      	ldr	r3, [r3, #0]
 8000f94:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000f98:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000f9a:	2003      	movs	r0, #3
 8000f9c:	f000 f938 	bl	8001210 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000fa0:	2000      	movs	r0, #0
 8000fa2:	f000 f80f 	bl	8000fc4 <HAL_InitTick>
 8000fa6:	4603      	mov	r3, r0
 8000fa8:	2b00      	cmp	r3, #0
 8000faa:	d002      	beq.n	8000fb2 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8000fac:	2301      	movs	r3, #1
 8000fae:	71fb      	strb	r3, [r7, #7]
 8000fb0:	e001      	b.n	8000fb6 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000fb2:	f005 fead 	bl	8006d10 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000fb6:	79fb      	ldrb	r3, [r7, #7]
}
 8000fb8:	4618      	mov	r0, r3
 8000fba:	3708      	adds	r7, #8
 8000fbc:	46bd      	mov	sp, r7
 8000fbe:	bd80      	pop	{r7, pc}
 8000fc0:	40022000 	.word	0x40022000

08000fc4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000fc4:	b580      	push	{r7, lr}
 8000fc6:	b084      	sub	sp, #16
 8000fc8:	af00      	add	r7, sp, #0
 8000fca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000fcc:	2300      	movs	r3, #0
 8000fce:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8000fd0:	4b16      	ldr	r3, [pc, #88]	; (800102c <HAL_InitTick+0x68>)
 8000fd2:	681b      	ldr	r3, [r3, #0]
 8000fd4:	2b00      	cmp	r3, #0
 8000fd6:	d022      	beq.n	800101e <HAL_InitTick+0x5a>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8000fd8:	4b15      	ldr	r3, [pc, #84]	; (8001030 <HAL_InitTick+0x6c>)
 8000fda:	681a      	ldr	r2, [r3, #0]
 8000fdc:	4b13      	ldr	r3, [pc, #76]	; (800102c <HAL_InitTick+0x68>)
 8000fde:	681b      	ldr	r3, [r3, #0]
 8000fe0:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000fe4:	fbb1 f3f3 	udiv	r3, r1, r3
 8000fe8:	fbb2 f3f3 	udiv	r3, r2, r3
 8000fec:	4618      	mov	r0, r3
 8000fee:	f000 f944 	bl	800127a <HAL_SYSTICK_Config>
 8000ff2:	4603      	mov	r3, r0
 8000ff4:	2b00      	cmp	r3, #0
 8000ff6:	d10f      	bne.n	8001018 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	2b0f      	cmp	r3, #15
 8000ffc:	d809      	bhi.n	8001012 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000ffe:	2200      	movs	r2, #0
 8001000:	6879      	ldr	r1, [r7, #4]
 8001002:	f04f 30ff 	mov.w	r0, #4294967295
 8001006:	f000 f90e 	bl	8001226 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800100a:	4a0a      	ldr	r2, [pc, #40]	; (8001034 <HAL_InitTick+0x70>)
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	6013      	str	r3, [r2, #0]
 8001010:	e007      	b.n	8001022 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8001012:	2301      	movs	r3, #1
 8001014:	73fb      	strb	r3, [r7, #15]
 8001016:	e004      	b.n	8001022 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001018:	2301      	movs	r3, #1
 800101a:	73fb      	strb	r3, [r7, #15]
 800101c:	e001      	b.n	8001022 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 800101e:	2301      	movs	r3, #1
 8001020:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001022:	7bfb      	ldrb	r3, [r7, #15]
}
 8001024:	4618      	mov	r0, r3
 8001026:	3710      	adds	r7, #16
 8001028:	46bd      	mov	sp, r7
 800102a:	bd80      	pop	{r7, pc}
 800102c:	20000004 	.word	0x20000004
 8001030:	2000000c 	.word	0x2000000c
 8001034:	20000000 	.word	0x20000000

08001038 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001038:	b480      	push	{r7}
 800103a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800103c:	4b05      	ldr	r3, [pc, #20]	; (8001054 <HAL_IncTick+0x1c>)
 800103e:	681a      	ldr	r2, [r3, #0]
 8001040:	4b05      	ldr	r3, [pc, #20]	; (8001058 <HAL_IncTick+0x20>)
 8001042:	681b      	ldr	r3, [r3, #0]
 8001044:	4413      	add	r3, r2
 8001046:	4a03      	ldr	r2, [pc, #12]	; (8001054 <HAL_IncTick+0x1c>)
 8001048:	6013      	str	r3, [r2, #0]
}
 800104a:	bf00      	nop
 800104c:	46bd      	mov	sp, r7
 800104e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001052:	4770      	bx	lr
 8001054:	20000278 	.word	0x20000278
 8001058:	20000004 	.word	0x20000004

0800105c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800105c:	b480      	push	{r7}
 800105e:	af00      	add	r7, sp, #0
  return uwTick;
 8001060:	4b03      	ldr	r3, [pc, #12]	; (8001070 <HAL_GetTick+0x14>)
 8001062:	681b      	ldr	r3, [r3, #0]
}
 8001064:	4618      	mov	r0, r3
 8001066:	46bd      	mov	sp, r7
 8001068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800106c:	4770      	bx	lr
 800106e:	bf00      	nop
 8001070:	20000278 	.word	0x20000278

08001074 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001074:	b480      	push	{r7}
 8001076:	b085      	sub	sp, #20
 8001078:	af00      	add	r7, sp, #0
 800107a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	f003 0307 	and.w	r3, r3, #7
 8001082:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001084:	4b0c      	ldr	r3, [pc, #48]	; (80010b8 <__NVIC_SetPriorityGrouping+0x44>)
 8001086:	68db      	ldr	r3, [r3, #12]
 8001088:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800108a:	68ba      	ldr	r2, [r7, #8]
 800108c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001090:	4013      	ands	r3, r2
 8001092:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001094:	68fb      	ldr	r3, [r7, #12]
 8001096:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001098:	68bb      	ldr	r3, [r7, #8]
 800109a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800109c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80010a0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80010a4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80010a6:	4a04      	ldr	r2, [pc, #16]	; (80010b8 <__NVIC_SetPriorityGrouping+0x44>)
 80010a8:	68bb      	ldr	r3, [r7, #8]
 80010aa:	60d3      	str	r3, [r2, #12]
}
 80010ac:	bf00      	nop
 80010ae:	3714      	adds	r7, #20
 80010b0:	46bd      	mov	sp, r7
 80010b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010b6:	4770      	bx	lr
 80010b8:	e000ed00 	.word	0xe000ed00

080010bc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80010bc:	b480      	push	{r7}
 80010be:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80010c0:	4b04      	ldr	r3, [pc, #16]	; (80010d4 <__NVIC_GetPriorityGrouping+0x18>)
 80010c2:	68db      	ldr	r3, [r3, #12]
 80010c4:	0a1b      	lsrs	r3, r3, #8
 80010c6:	f003 0307 	and.w	r3, r3, #7
}
 80010ca:	4618      	mov	r0, r3
 80010cc:	46bd      	mov	sp, r7
 80010ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d2:	4770      	bx	lr
 80010d4:	e000ed00 	.word	0xe000ed00

080010d8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80010d8:	b480      	push	{r7}
 80010da:	b083      	sub	sp, #12
 80010dc:	af00      	add	r7, sp, #0
 80010de:	4603      	mov	r3, r0
 80010e0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80010e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010e6:	2b00      	cmp	r3, #0
 80010e8:	db0b      	blt.n	8001102 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80010ea:	4909      	ldr	r1, [pc, #36]	; (8001110 <__NVIC_EnableIRQ+0x38>)
 80010ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010f0:	095b      	lsrs	r3, r3, #5
 80010f2:	79fa      	ldrb	r2, [r7, #7]
 80010f4:	f002 021f 	and.w	r2, r2, #31
 80010f8:	2001      	movs	r0, #1
 80010fa:	fa00 f202 	lsl.w	r2, r0, r2
 80010fe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001102:	bf00      	nop
 8001104:	370c      	adds	r7, #12
 8001106:	46bd      	mov	sp, r7
 8001108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800110c:	4770      	bx	lr
 800110e:	bf00      	nop
 8001110:	e000e100 	.word	0xe000e100

08001114 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001114:	b480      	push	{r7}
 8001116:	b083      	sub	sp, #12
 8001118:	af00      	add	r7, sp, #0
 800111a:	4603      	mov	r3, r0
 800111c:	6039      	str	r1, [r7, #0]
 800111e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001120:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001124:	2b00      	cmp	r3, #0
 8001126:	db0a      	blt.n	800113e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001128:	490d      	ldr	r1, [pc, #52]	; (8001160 <__NVIC_SetPriority+0x4c>)
 800112a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800112e:	683a      	ldr	r2, [r7, #0]
 8001130:	b2d2      	uxtb	r2, r2
 8001132:	0112      	lsls	r2, r2, #4
 8001134:	b2d2      	uxtb	r2, r2
 8001136:	440b      	add	r3, r1
 8001138:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800113c:	e00a      	b.n	8001154 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800113e:	4909      	ldr	r1, [pc, #36]	; (8001164 <__NVIC_SetPriority+0x50>)
 8001140:	79fb      	ldrb	r3, [r7, #7]
 8001142:	f003 030f 	and.w	r3, r3, #15
 8001146:	3b04      	subs	r3, #4
 8001148:	683a      	ldr	r2, [r7, #0]
 800114a:	b2d2      	uxtb	r2, r2
 800114c:	0112      	lsls	r2, r2, #4
 800114e:	b2d2      	uxtb	r2, r2
 8001150:	440b      	add	r3, r1
 8001152:	761a      	strb	r2, [r3, #24]
}
 8001154:	bf00      	nop
 8001156:	370c      	adds	r7, #12
 8001158:	46bd      	mov	sp, r7
 800115a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800115e:	4770      	bx	lr
 8001160:	e000e100 	.word	0xe000e100
 8001164:	e000ed00 	.word	0xe000ed00

08001168 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001168:	b480      	push	{r7}
 800116a:	b089      	sub	sp, #36	; 0x24
 800116c:	af00      	add	r7, sp, #0
 800116e:	60f8      	str	r0, [r7, #12]
 8001170:	60b9      	str	r1, [r7, #8]
 8001172:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001174:	68fb      	ldr	r3, [r7, #12]
 8001176:	f003 0307 	and.w	r3, r3, #7
 800117a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800117c:	69fb      	ldr	r3, [r7, #28]
 800117e:	f1c3 0307 	rsb	r3, r3, #7
 8001182:	2b04      	cmp	r3, #4
 8001184:	bf28      	it	cs
 8001186:	2304      	movcs	r3, #4
 8001188:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800118a:	69fb      	ldr	r3, [r7, #28]
 800118c:	3304      	adds	r3, #4
 800118e:	2b06      	cmp	r3, #6
 8001190:	d902      	bls.n	8001198 <NVIC_EncodePriority+0x30>
 8001192:	69fb      	ldr	r3, [r7, #28]
 8001194:	3b03      	subs	r3, #3
 8001196:	e000      	b.n	800119a <NVIC_EncodePriority+0x32>
 8001198:	2300      	movs	r3, #0
 800119a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800119c:	2201      	movs	r2, #1
 800119e:	69bb      	ldr	r3, [r7, #24]
 80011a0:	fa02 f303 	lsl.w	r3, r2, r3
 80011a4:	1e5a      	subs	r2, r3, #1
 80011a6:	68bb      	ldr	r3, [r7, #8]
 80011a8:	401a      	ands	r2, r3
 80011aa:	697b      	ldr	r3, [r7, #20]
 80011ac:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80011ae:	2101      	movs	r1, #1
 80011b0:	697b      	ldr	r3, [r7, #20]
 80011b2:	fa01 f303 	lsl.w	r3, r1, r3
 80011b6:	1e59      	subs	r1, r3, #1
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80011bc:	4313      	orrs	r3, r2
         );
}
 80011be:	4618      	mov	r0, r3
 80011c0:	3724      	adds	r7, #36	; 0x24
 80011c2:	46bd      	mov	sp, r7
 80011c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c8:	4770      	bx	lr
	...

080011cc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80011cc:	b580      	push	{r7, lr}
 80011ce:	b082      	sub	sp, #8
 80011d0:	af00      	add	r7, sp, #0
 80011d2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	3b01      	subs	r3, #1
 80011d8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80011dc:	d301      	bcc.n	80011e2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80011de:	2301      	movs	r3, #1
 80011e0:	e00f      	b.n	8001202 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80011e2:	4a0a      	ldr	r2, [pc, #40]	; (800120c <SysTick_Config+0x40>)
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	3b01      	subs	r3, #1
 80011e8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80011ea:	210f      	movs	r1, #15
 80011ec:	f04f 30ff 	mov.w	r0, #4294967295
 80011f0:	f7ff ff90 	bl	8001114 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80011f4:	4b05      	ldr	r3, [pc, #20]	; (800120c <SysTick_Config+0x40>)
 80011f6:	2200      	movs	r2, #0
 80011f8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80011fa:	4b04      	ldr	r3, [pc, #16]	; (800120c <SysTick_Config+0x40>)
 80011fc:	2207      	movs	r2, #7
 80011fe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001200:	2300      	movs	r3, #0
}
 8001202:	4618      	mov	r0, r3
 8001204:	3708      	adds	r7, #8
 8001206:	46bd      	mov	sp, r7
 8001208:	bd80      	pop	{r7, pc}
 800120a:	bf00      	nop
 800120c:	e000e010 	.word	0xe000e010

08001210 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001210:	b580      	push	{r7, lr}
 8001212:	b082      	sub	sp, #8
 8001214:	af00      	add	r7, sp, #0
 8001216:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001218:	6878      	ldr	r0, [r7, #4]
 800121a:	f7ff ff2b 	bl	8001074 <__NVIC_SetPriorityGrouping>
}
 800121e:	bf00      	nop
 8001220:	3708      	adds	r7, #8
 8001222:	46bd      	mov	sp, r7
 8001224:	bd80      	pop	{r7, pc}

08001226 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001226:	b580      	push	{r7, lr}
 8001228:	b086      	sub	sp, #24
 800122a:	af00      	add	r7, sp, #0
 800122c:	4603      	mov	r3, r0
 800122e:	60b9      	str	r1, [r7, #8]
 8001230:	607a      	str	r2, [r7, #4]
 8001232:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001234:	2300      	movs	r3, #0
 8001236:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001238:	f7ff ff40 	bl	80010bc <__NVIC_GetPriorityGrouping>
 800123c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800123e:	687a      	ldr	r2, [r7, #4]
 8001240:	68b9      	ldr	r1, [r7, #8]
 8001242:	6978      	ldr	r0, [r7, #20]
 8001244:	f7ff ff90 	bl	8001168 <NVIC_EncodePriority>
 8001248:	4602      	mov	r2, r0
 800124a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800124e:	4611      	mov	r1, r2
 8001250:	4618      	mov	r0, r3
 8001252:	f7ff ff5f 	bl	8001114 <__NVIC_SetPriority>
}
 8001256:	bf00      	nop
 8001258:	3718      	adds	r7, #24
 800125a:	46bd      	mov	sp, r7
 800125c:	bd80      	pop	{r7, pc}

0800125e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800125e:	b580      	push	{r7, lr}
 8001260:	b082      	sub	sp, #8
 8001262:	af00      	add	r7, sp, #0
 8001264:	4603      	mov	r3, r0
 8001266:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001268:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800126c:	4618      	mov	r0, r3
 800126e:	f7ff ff33 	bl	80010d8 <__NVIC_EnableIRQ>
}
 8001272:	bf00      	nop
 8001274:	3708      	adds	r7, #8
 8001276:	46bd      	mov	sp, r7
 8001278:	bd80      	pop	{r7, pc}

0800127a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800127a:	b580      	push	{r7, lr}
 800127c:	b082      	sub	sp, #8
 800127e:	af00      	add	r7, sp, #0
 8001280:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001282:	6878      	ldr	r0, [r7, #4]
 8001284:	f7ff ffa2 	bl	80011cc <SysTick_Config>
 8001288:	4603      	mov	r3, r0
}
 800128a:	4618      	mov	r0, r3
 800128c:	3708      	adds	r7, #8
 800128e:	46bd      	mov	sp, r7
 8001290:	bd80      	pop	{r7, pc}
	...

08001294 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001294:	b480      	push	{r7}
 8001296:	b085      	sub	sp, #20
 8001298:	af00      	add	r7, sp, #0
 800129a:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	2b00      	cmp	r3, #0
 80012a0:	d101      	bne.n	80012a6 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80012a2:	2301      	movs	r3, #1
 80012a4:	e098      	b.n	80013d8 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	681b      	ldr	r3, [r3, #0]
 80012aa:	461a      	mov	r2, r3
 80012ac:	4b4d      	ldr	r3, [pc, #308]	; (80013e4 <HAL_DMA_Init+0x150>)
 80012ae:	429a      	cmp	r2, r3
 80012b0:	d80f      	bhi.n	80012d2 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	681b      	ldr	r3, [r3, #0]
 80012b6:	461a      	mov	r2, r3
 80012b8:	4b4b      	ldr	r3, [pc, #300]	; (80013e8 <HAL_DMA_Init+0x154>)
 80012ba:	4413      	add	r3, r2
 80012bc:	4a4b      	ldr	r2, [pc, #300]	; (80013ec <HAL_DMA_Init+0x158>)
 80012be:	fba2 2303 	umull	r2, r3, r2, r3
 80012c2:	091b      	lsrs	r3, r3, #4
 80012c4:	009a      	lsls	r2, r3, #2
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	4a48      	ldr	r2, [pc, #288]	; (80013f0 <HAL_DMA_Init+0x15c>)
 80012ce:	641a      	str	r2, [r3, #64]	; 0x40
 80012d0:	e00e      	b.n	80012f0 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	461a      	mov	r2, r3
 80012d8:	4b46      	ldr	r3, [pc, #280]	; (80013f4 <HAL_DMA_Init+0x160>)
 80012da:	4413      	add	r3, r2
 80012dc:	4a43      	ldr	r2, [pc, #268]	; (80013ec <HAL_DMA_Init+0x158>)
 80012de:	fba2 2303 	umull	r2, r3, r2, r3
 80012e2:	091b      	lsrs	r3, r3, #4
 80012e4:	009a      	lsls	r2, r3, #2
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	4a42      	ldr	r2, [pc, #264]	; (80013f8 <HAL_DMA_Init+0x164>)
 80012ee:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	2202      	movs	r2, #2
 80012f4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	681b      	ldr	r3, [r3, #0]
 80012fc:	681b      	ldr	r3, [r3, #0]
 80012fe:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8001300:	68fb      	ldr	r3, [r7, #12]
 8001302:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8001306:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800130a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8001314:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	691b      	ldr	r3, [r3, #16]
 800131a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001320:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	699b      	ldr	r3, [r3, #24]
 8001326:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800132c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	6a1b      	ldr	r3, [r3, #32]
 8001332:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001334:	68fa      	ldr	r2, [r7, #12]
 8001336:	4313      	orrs	r3, r2
 8001338:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	68fa      	ldr	r2, [r7, #12]
 8001340:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	689b      	ldr	r3, [r3, #8]
 8001346:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800134a:	d039      	beq.n	80013c0 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001350:	4a27      	ldr	r2, [pc, #156]	; (80013f0 <HAL_DMA_Init+0x15c>)
 8001352:	4293      	cmp	r3, r2
 8001354:	d11a      	bne.n	800138c <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8001356:	4929      	ldr	r1, [pc, #164]	; (80013fc <HAL_DMA_Init+0x168>)
 8001358:	4b28      	ldr	r3, [pc, #160]	; (80013fc <HAL_DMA_Init+0x168>)
 800135a:	681a      	ldr	r2, [r3, #0]
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001360:	f003 031c 	and.w	r3, r3, #28
 8001364:	200f      	movs	r0, #15
 8001366:	fa00 f303 	lsl.w	r3, r0, r3
 800136a:	43db      	mvns	r3, r3
 800136c:	4013      	ands	r3, r2
 800136e:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8001370:	4822      	ldr	r0, [pc, #136]	; (80013fc <HAL_DMA_Init+0x168>)
 8001372:	4b22      	ldr	r3, [pc, #136]	; (80013fc <HAL_DMA_Init+0x168>)
 8001374:	681a      	ldr	r2, [r3, #0]
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	6859      	ldr	r1, [r3, #4]
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800137e:	f003 031c 	and.w	r3, r3, #28
 8001382:	fa01 f303 	lsl.w	r3, r1, r3
 8001386:	4313      	orrs	r3, r2
 8001388:	6003      	str	r3, [r0, #0]
 800138a:	e019      	b.n	80013c0 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 800138c:	491c      	ldr	r1, [pc, #112]	; (8001400 <HAL_DMA_Init+0x16c>)
 800138e:	4b1c      	ldr	r3, [pc, #112]	; (8001400 <HAL_DMA_Init+0x16c>)
 8001390:	681a      	ldr	r2, [r3, #0]
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001396:	f003 031c 	and.w	r3, r3, #28
 800139a:	200f      	movs	r0, #15
 800139c:	fa00 f303 	lsl.w	r3, r0, r3
 80013a0:	43db      	mvns	r3, r3
 80013a2:	4013      	ands	r3, r2
 80013a4:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 80013a6:	4816      	ldr	r0, [pc, #88]	; (8001400 <HAL_DMA_Init+0x16c>)
 80013a8:	4b15      	ldr	r3, [pc, #84]	; (8001400 <HAL_DMA_Init+0x16c>)
 80013aa:	681a      	ldr	r2, [r3, #0]
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	6859      	ldr	r1, [r3, #4]
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80013b4:	f003 031c 	and.w	r3, r3, #28
 80013b8:	fa01 f303 	lsl.w	r3, r1, r3
 80013bc:	4313      	orrs	r3, r2
 80013be:	6003      	str	r3, [r0, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	2200      	movs	r2, #0
 80013c4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	2201      	movs	r2, #1
 80013ca:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	2200      	movs	r2, #0
 80013d2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 80013d6:	2300      	movs	r3, #0
}
 80013d8:	4618      	mov	r0, r3
 80013da:	3714      	adds	r7, #20
 80013dc:	46bd      	mov	sp, r7
 80013de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e2:	4770      	bx	lr
 80013e4:	40020407 	.word	0x40020407
 80013e8:	bffdfff8 	.word	0xbffdfff8
 80013ec:	cccccccd 	.word	0xcccccccd
 80013f0:	40020000 	.word	0x40020000
 80013f4:	bffdfbf8 	.word	0xbffdfbf8
 80013f8:	40020400 	.word	0x40020400
 80013fc:	400200a8 	.word	0x400200a8
 8001400:	400204a8 	.word	0x400204a8

08001404 <HAL_DMA_Start>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001404:	b580      	push	{r7, lr}
 8001406:	b086      	sub	sp, #24
 8001408:	af00      	add	r7, sp, #0
 800140a:	60f8      	str	r0, [r7, #12]
 800140c:	60b9      	str	r1, [r7, #8]
 800140e:	607a      	str	r2, [r7, #4]
 8001410:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001412:	2300      	movs	r3, #0
 8001414:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8001416:	68fb      	ldr	r3, [r7, #12]
 8001418:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800141c:	2b01      	cmp	r3, #1
 800141e:	d101      	bne.n	8001424 <HAL_DMA_Start+0x20>
 8001420:	2302      	movs	r3, #2
 8001422:	e02e      	b.n	8001482 <HAL_DMA_Start+0x7e>
 8001424:	68fb      	ldr	r3, [r7, #12]
 8001426:	2201      	movs	r2, #1
 8001428:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if(HAL_DMA_STATE_READY == hdma->State)
 800142c:	68fb      	ldr	r3, [r7, #12]
 800142e:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001432:	b2db      	uxtb	r3, r3
 8001434:	2b01      	cmp	r3, #1
 8001436:	d11d      	bne.n	8001474 <HAL_DMA_Start+0x70>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001438:	68fb      	ldr	r3, [r7, #12]
 800143a:	2202      	movs	r2, #2
 800143c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001440:	68fb      	ldr	r3, [r7, #12]
 8001442:	2200      	movs	r2, #0
 8001444:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001446:	68fb      	ldr	r3, [r7, #12]
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	68fa      	ldr	r2, [r7, #12]
 800144c:	6812      	ldr	r2, [r2, #0]
 800144e:	6812      	ldr	r2, [r2, #0]
 8001450:	f022 0201 	bic.w	r2, r2, #1
 8001454:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001456:	683b      	ldr	r3, [r7, #0]
 8001458:	687a      	ldr	r2, [r7, #4]
 800145a:	68b9      	ldr	r1, [r7, #8]
 800145c:	68f8      	ldr	r0, [r7, #12]
 800145e:	f000 f9ae 	bl	80017be <DMA_SetConfig>

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001462:	68fb      	ldr	r3, [r7, #12]
 8001464:	681b      	ldr	r3, [r3, #0]
 8001466:	68fa      	ldr	r2, [r7, #12]
 8001468:	6812      	ldr	r2, [r2, #0]
 800146a:	6812      	ldr	r2, [r2, #0]
 800146c:	f042 0201 	orr.w	r2, r2, #1
 8001470:	601a      	str	r2, [r3, #0]
 8001472:	e005      	b.n	8001480 <HAL_DMA_Start+0x7c>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001474:	68fb      	ldr	r3, [r7, #12]
 8001476:	2200      	movs	r2, #0
 8001478:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    status = HAL_BUSY;
 800147c:	2302      	movs	r3, #2
 800147e:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8001480:	7dfb      	ldrb	r3, [r7, #23]
}
 8001482:	4618      	mov	r0, r3
 8001484:	3718      	adds	r7, #24
 8001486:	46bd      	mov	sp, r7
 8001488:	bd80      	pop	{r7, pc}

0800148a <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800148a:	b580      	push	{r7, lr}
 800148c:	b086      	sub	sp, #24
 800148e:	af00      	add	r7, sp, #0
 8001490:	60f8      	str	r0, [r7, #12]
 8001492:	60b9      	str	r1, [r7, #8]
 8001494:	607a      	str	r2, [r7, #4]
 8001496:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001498:	2300      	movs	r3, #0
 800149a:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800149c:	68fb      	ldr	r3, [r7, #12]
 800149e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80014a2:	2b01      	cmp	r3, #1
 80014a4:	d101      	bne.n	80014aa <HAL_DMA_Start_IT+0x20>
 80014a6:	2302      	movs	r3, #2
 80014a8:	e04b      	b.n	8001542 <HAL_DMA_Start_IT+0xb8>
 80014aa:	68fb      	ldr	r3, [r7, #12]
 80014ac:	2201      	movs	r2, #1
 80014ae:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if(HAL_DMA_STATE_READY == hdma->State)
 80014b2:	68fb      	ldr	r3, [r7, #12]
 80014b4:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80014b8:	b2db      	uxtb	r3, r3
 80014ba:	2b01      	cmp	r3, #1
 80014bc:	d13a      	bne.n	8001534 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80014be:	68fb      	ldr	r3, [r7, #12]
 80014c0:	2202      	movs	r2, #2
 80014c2:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80014c6:	68fb      	ldr	r3, [r7, #12]
 80014c8:	2200      	movs	r2, #0
 80014ca:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80014cc:	68fb      	ldr	r3, [r7, #12]
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	68fa      	ldr	r2, [r7, #12]
 80014d2:	6812      	ldr	r2, [r2, #0]
 80014d4:	6812      	ldr	r2, [r2, #0]
 80014d6:	f022 0201 	bic.w	r2, r2, #1
 80014da:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80014dc:	683b      	ldr	r3, [r7, #0]
 80014de:	687a      	ldr	r2, [r7, #4]
 80014e0:	68b9      	ldr	r1, [r7, #8]
 80014e2:	68f8      	ldr	r0, [r7, #12]
 80014e4:	f000 f96b 	bl	80017be <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 80014e8:	68fb      	ldr	r3, [r7, #12]
 80014ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014ec:	2b00      	cmp	r3, #0
 80014ee:	d008      	beq.n	8001502 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80014f0:	68fb      	ldr	r3, [r7, #12]
 80014f2:	681b      	ldr	r3, [r3, #0]
 80014f4:	68fa      	ldr	r2, [r7, #12]
 80014f6:	6812      	ldr	r2, [r2, #0]
 80014f8:	6812      	ldr	r2, [r2, #0]
 80014fa:	f042 020e 	orr.w	r2, r2, #14
 80014fe:	601a      	str	r2, [r3, #0]
 8001500:	e00f      	b.n	8001522 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001502:	68fb      	ldr	r3, [r7, #12]
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	68fa      	ldr	r2, [r7, #12]
 8001508:	6812      	ldr	r2, [r2, #0]
 800150a:	6812      	ldr	r2, [r2, #0]
 800150c:	f022 0204 	bic.w	r2, r2, #4
 8001510:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001512:	68fb      	ldr	r3, [r7, #12]
 8001514:	681b      	ldr	r3, [r3, #0]
 8001516:	68fa      	ldr	r2, [r7, #12]
 8001518:	6812      	ldr	r2, [r2, #0]
 800151a:	6812      	ldr	r2, [r2, #0]
 800151c:	f042 020a 	orr.w	r2, r2, #10
 8001520:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001522:	68fb      	ldr	r3, [r7, #12]
 8001524:	681b      	ldr	r3, [r3, #0]
 8001526:	68fa      	ldr	r2, [r7, #12]
 8001528:	6812      	ldr	r2, [r2, #0]
 800152a:	6812      	ldr	r2, [r2, #0]
 800152c:	f042 0201 	orr.w	r2, r2, #1
 8001530:	601a      	str	r2, [r3, #0]
 8001532:	e005      	b.n	8001540 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001534:	68fb      	ldr	r3, [r7, #12]
 8001536:	2200      	movs	r2, #0
 8001538:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 800153c:	2302      	movs	r3, #2
 800153e:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8001540:	7dfb      	ldrb	r3, [r7, #23]
}
 8001542:	4618      	mov	r0, r3
 8001544:	3718      	adds	r7, #24
 8001546:	46bd      	mov	sp, r7
 8001548:	bd80      	pop	{r7, pc}

0800154a <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800154a:	b480      	push	{r7}
 800154c:	b085      	sub	sp, #20
 800154e:	af00      	add	r7, sp, #0
 8001550:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001552:	2300      	movs	r3, #0
 8001554:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800155c:	b2db      	uxtb	r3, r3
 800155e:	2b02      	cmp	r3, #2
 8001560:	d008      	beq.n	8001574 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	2204      	movs	r2, #4
 8001566:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	2200      	movs	r2, #0
 800156c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001570:	2301      	movs	r3, #1
 8001572:	e022      	b.n	80015ba <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	681b      	ldr	r3, [r3, #0]
 8001578:	687a      	ldr	r2, [r7, #4]
 800157a:	6812      	ldr	r2, [r2, #0]
 800157c:	6812      	ldr	r2, [r2, #0]
 800157e:	f022 020e 	bic.w	r2, r2, #14
 8001582:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	687a      	ldr	r2, [r7, #4]
 800158a:	6812      	ldr	r2, [r2, #0]
 800158c:	6812      	ldr	r2, [r2, #0]
 800158e:	f022 0201 	bic.w	r2, r2, #1
 8001592:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001598:	687a      	ldr	r2, [r7, #4]
 800159a:	6c52      	ldr	r2, [r2, #68]	; 0x44
 800159c:	f002 021c 	and.w	r2, r2, #28
 80015a0:	2101      	movs	r1, #1
 80015a2:	fa01 f202 	lsl.w	r2, r1, r2
 80015a6:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	2201      	movs	r2, #1
 80015ac:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	2200      	movs	r2, #0
 80015b4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 80015b8:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 80015ba:	4618      	mov	r0, r3
 80015bc:	3714      	adds	r7, #20
 80015be:	46bd      	mov	sp, r7
 80015c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c4:	4770      	bx	lr

080015c6 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80015c6:	b580      	push	{r7, lr}
 80015c8:	b084      	sub	sp, #16
 80015ca:	af00      	add	r7, sp, #0
 80015cc:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80015ce:	2300      	movs	r3, #0
 80015d0:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80015d8:	b2db      	uxtb	r3, r3
 80015da:	2b02      	cmp	r3, #2
 80015dc:	d005      	beq.n	80015ea <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	2204      	movs	r2, #4
 80015e2:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 80015e4:	2301      	movs	r3, #1
 80015e6:	73fb      	strb	r3, [r7, #15]
 80015e8:	e029      	b.n	800163e <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	687a      	ldr	r2, [r7, #4]
 80015f0:	6812      	ldr	r2, [r2, #0]
 80015f2:	6812      	ldr	r2, [r2, #0]
 80015f4:	f022 020e 	bic.w	r2, r2, #14
 80015f8:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	681b      	ldr	r3, [r3, #0]
 80015fe:	687a      	ldr	r2, [r7, #4]
 8001600:	6812      	ldr	r2, [r2, #0]
 8001602:	6812      	ldr	r2, [r2, #0]
 8001604:	f022 0201 	bic.w	r2, r2, #1
 8001608:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800160e:	687a      	ldr	r2, [r7, #4]
 8001610:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8001612:	f002 021c 	and.w	r2, r2, #28
 8001616:	2101      	movs	r1, #1
 8001618:	fa01 f202 	lsl.w	r2, r1, r2
 800161c:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	2201      	movs	r2, #1
 8001622:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	2200      	movs	r2, #0
 800162a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001632:	2b00      	cmp	r3, #0
 8001634:	d003      	beq.n	800163e <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800163a:	6878      	ldr	r0, [r7, #4]
 800163c:	4798      	blx	r3
    }
  }
  return status;
 800163e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001640:	4618      	mov	r0, r3
 8001642:	3710      	adds	r7, #16
 8001644:	46bd      	mov	sp, r7
 8001646:	bd80      	pop	{r7, pc}

08001648 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001648:	b580      	push	{r7, lr}
 800164a:	b084      	sub	sp, #16
 800164c:	af00      	add	r7, sp, #0
 800164e:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	681b      	ldr	r3, [r3, #0]
 800165e:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001664:	f003 031c 	and.w	r3, r3, #28
 8001668:	2204      	movs	r2, #4
 800166a:	409a      	lsls	r2, r3
 800166c:	68fb      	ldr	r3, [r7, #12]
 800166e:	4013      	ands	r3, r2
 8001670:	2b00      	cmp	r3, #0
 8001672:	d026      	beq.n	80016c2 <HAL_DMA_IRQHandler+0x7a>
 8001674:	68bb      	ldr	r3, [r7, #8]
 8001676:	f003 0304 	and.w	r3, r3, #4
 800167a:	2b00      	cmp	r3, #0
 800167c:	d021      	beq.n	80016c2 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	f003 0320 	and.w	r3, r3, #32
 8001688:	2b00      	cmp	r3, #0
 800168a:	d107      	bne.n	800169c <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	687a      	ldr	r2, [r7, #4]
 8001692:	6812      	ldr	r2, [r2, #0]
 8001694:	6812      	ldr	r2, [r2, #0]
 8001696:	f022 0204 	bic.w	r2, r2, #4
 800169a:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016a0:	687a      	ldr	r2, [r7, #4]
 80016a2:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80016a4:	f002 021c 	and.w	r2, r2, #28
 80016a8:	2104      	movs	r1, #4
 80016aa:	fa01 f202 	lsl.w	r2, r1, r2
 80016ae:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if(hdma->XferHalfCpltCallback != NULL)
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016b4:	2b00      	cmp	r3, #0
 80016b6:	d071      	beq.n	800179c <HAL_DMA_IRQHandler+0x154>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016bc:	6878      	ldr	r0, [r7, #4]
 80016be:	4798      	blx	r3
      if(hdma->XferHalfCpltCallback != NULL)
 80016c0:	e06c      	b.n	800179c <HAL_DMA_IRQHandler+0x154>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80016c6:	f003 031c 	and.w	r3, r3, #28
 80016ca:	2202      	movs	r2, #2
 80016cc:	409a      	lsls	r2, r3
 80016ce:	68fb      	ldr	r3, [r7, #12]
 80016d0:	4013      	ands	r3, r2
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	d02e      	beq.n	8001734 <HAL_DMA_IRQHandler+0xec>
 80016d6:	68bb      	ldr	r3, [r7, #8]
 80016d8:	f003 0302 	and.w	r3, r3, #2
 80016dc:	2b00      	cmp	r3, #0
 80016de:	d029      	beq.n	8001734 <HAL_DMA_IRQHandler+0xec>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	681b      	ldr	r3, [r3, #0]
 80016e6:	f003 0320 	and.w	r3, r3, #32
 80016ea:	2b00      	cmp	r3, #0
 80016ec:	d10b      	bne.n	8001706 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	681b      	ldr	r3, [r3, #0]
 80016f2:	687a      	ldr	r2, [r7, #4]
 80016f4:	6812      	ldr	r2, [r2, #0]
 80016f6:	6812      	ldr	r2, [r2, #0]
 80016f8:	f022 020a 	bic.w	r2, r2, #10
 80016fc:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	2201      	movs	r2, #1
 8001702:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800170a:	687a      	ldr	r2, [r7, #4]
 800170c:	6c52      	ldr	r2, [r2, #68]	; 0x44
 800170e:	f002 021c 	and.w	r2, r2, #28
 8001712:	2102      	movs	r1, #2
 8001714:	fa01 f202 	lsl.w	r2, r1, r2
 8001718:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	2200      	movs	r2, #0
 800171e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if(hdma->XferCpltCallback != NULL)
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001726:	2b00      	cmp	r3, #0
 8001728:	d038      	beq.n	800179c <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800172e:	6878      	ldr	r0, [r7, #4]
 8001730:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8001732:	e033      	b.n	800179c <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001738:	f003 031c 	and.w	r3, r3, #28
 800173c:	2208      	movs	r2, #8
 800173e:	409a      	lsls	r2, r3
 8001740:	68fb      	ldr	r3, [r7, #12]
 8001742:	4013      	ands	r3, r2
 8001744:	2b00      	cmp	r3, #0
 8001746:	d02a      	beq.n	800179e <HAL_DMA_IRQHandler+0x156>
 8001748:	68bb      	ldr	r3, [r7, #8]
 800174a:	f003 0308 	and.w	r3, r3, #8
 800174e:	2b00      	cmp	r3, #0
 8001750:	d025      	beq.n	800179e <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	687a      	ldr	r2, [r7, #4]
 8001758:	6812      	ldr	r2, [r2, #0]
 800175a:	6812      	ldr	r2, [r2, #0]
 800175c:	f022 020e 	bic.w	r2, r2, #14
 8001760:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001766:	687a      	ldr	r2, [r7, #4]
 8001768:	6c52      	ldr	r2, [r2, #68]	; 0x44
 800176a:	f002 021c 	and.w	r2, r2, #28
 800176e:	2101      	movs	r1, #1
 8001770:	fa01 f202 	lsl.w	r2, r1, r2
 8001774:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	2201      	movs	r2, #1
 800177a:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	2201      	movs	r2, #1
 8001780:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	2200      	movs	r2, #0
 8001788:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001790:	2b00      	cmp	r3, #0
 8001792:	d004      	beq.n	800179e <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001798:	6878      	ldr	r0, [r7, #4]
 800179a:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800179c:	bf00      	nop
 800179e:	bf00      	nop
}
 80017a0:	3710      	adds	r7, #16
 80017a2:	46bd      	mov	sp, r7
 80017a4:	bd80      	pop	{r7, pc}

080017a6 <HAL_DMA_GetError>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 80017a6:	b480      	push	{r7}
 80017a8:	b083      	sub	sp, #12
 80017aa:	af00      	add	r7, sp, #0
 80017ac:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
}
 80017b2:	4618      	mov	r0, r3
 80017b4:	370c      	adds	r7, #12
 80017b6:	46bd      	mov	sp, r7
 80017b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017bc:	4770      	bx	lr

080017be <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80017be:	b480      	push	{r7}
 80017c0:	b085      	sub	sp, #20
 80017c2:	af00      	add	r7, sp, #0
 80017c4:	60f8      	str	r0, [r7, #12]
 80017c6:	60b9      	str	r1, [r7, #8]
 80017c8:	607a      	str	r2, [r7, #4]
 80017ca:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80017cc:	68fb      	ldr	r3, [r7, #12]
 80017ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017d0:	68fa      	ldr	r2, [r7, #12]
 80017d2:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80017d4:	f002 021c 	and.w	r2, r2, #28
 80017d8:	2101      	movs	r1, #1
 80017da:	fa01 f202 	lsl.w	r2, r1, r2
 80017de:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80017e0:	68fb      	ldr	r3, [r7, #12]
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	683a      	ldr	r2, [r7, #0]
 80017e6:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80017e8:	68fb      	ldr	r3, [r7, #12]
 80017ea:	689b      	ldr	r3, [r3, #8]
 80017ec:	2b10      	cmp	r3, #16
 80017ee:	d108      	bne.n	8001802 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80017f0:	68fb      	ldr	r3, [r7, #12]
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	687a      	ldr	r2, [r7, #4]
 80017f6:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80017f8:	68fb      	ldr	r3, [r7, #12]
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	68ba      	ldr	r2, [r7, #8]
 80017fe:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8001800:	e007      	b.n	8001812 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8001802:	68fb      	ldr	r3, [r7, #12]
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	68ba      	ldr	r2, [r7, #8]
 8001808:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800180a:	68fb      	ldr	r3, [r7, #12]
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	687a      	ldr	r2, [r7, #4]
 8001810:	60da      	str	r2, [r3, #12]
}
 8001812:	bf00      	nop
 8001814:	3714      	adds	r7, #20
 8001816:	46bd      	mov	sp, r7
 8001818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800181c:	4770      	bx	lr
	...

08001820 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001820:	b480      	push	{r7}
 8001822:	b087      	sub	sp, #28
 8001824:	af00      	add	r7, sp, #0
 8001826:	6078      	str	r0, [r7, #4]
 8001828:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800182a:	2300      	movs	r3, #0
 800182c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800182e:	e17f      	b.n	8001b30 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001830:	683b      	ldr	r3, [r7, #0]
 8001832:	681a      	ldr	r2, [r3, #0]
 8001834:	2101      	movs	r1, #1
 8001836:	697b      	ldr	r3, [r7, #20]
 8001838:	fa01 f303 	lsl.w	r3, r1, r3
 800183c:	4013      	ands	r3, r2
 800183e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001840:	68fb      	ldr	r3, [r7, #12]
 8001842:	2b00      	cmp	r3, #0
 8001844:	f000 8171 	beq.w	8001b2a <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001848:	683b      	ldr	r3, [r7, #0]
 800184a:	685b      	ldr	r3, [r3, #4]
 800184c:	2b02      	cmp	r3, #2
 800184e:	d003      	beq.n	8001858 <HAL_GPIO_Init+0x38>
 8001850:	683b      	ldr	r3, [r7, #0]
 8001852:	685b      	ldr	r3, [r3, #4]
 8001854:	2b12      	cmp	r3, #18
 8001856:	d123      	bne.n	80018a0 <HAL_GPIO_Init+0x80>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001858:	697b      	ldr	r3, [r7, #20]
 800185a:	08da      	lsrs	r2, r3, #3
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	3208      	adds	r2, #8
 8001860:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001864:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001866:	697b      	ldr	r3, [r7, #20]
 8001868:	f003 0307 	and.w	r3, r3, #7
 800186c:	009b      	lsls	r3, r3, #2
 800186e:	220f      	movs	r2, #15
 8001870:	fa02 f303 	lsl.w	r3, r2, r3
 8001874:	43db      	mvns	r3, r3
 8001876:	693a      	ldr	r2, [r7, #16]
 8001878:	4013      	ands	r3, r2
 800187a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800187c:	683b      	ldr	r3, [r7, #0]
 800187e:	691a      	ldr	r2, [r3, #16]
 8001880:	697b      	ldr	r3, [r7, #20]
 8001882:	f003 0307 	and.w	r3, r3, #7
 8001886:	009b      	lsls	r3, r3, #2
 8001888:	fa02 f303 	lsl.w	r3, r2, r3
 800188c:	693a      	ldr	r2, [r7, #16]
 800188e:	4313      	orrs	r3, r2
 8001890:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001892:	697b      	ldr	r3, [r7, #20]
 8001894:	08da      	lsrs	r2, r3, #3
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	3208      	adds	r2, #8
 800189a:	6939      	ldr	r1, [r7, #16]
 800189c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80018a6:	697b      	ldr	r3, [r7, #20]
 80018a8:	005b      	lsls	r3, r3, #1
 80018aa:	2203      	movs	r2, #3
 80018ac:	fa02 f303 	lsl.w	r3, r2, r3
 80018b0:	43db      	mvns	r3, r3
 80018b2:	693a      	ldr	r2, [r7, #16]
 80018b4:	4013      	ands	r3, r2
 80018b6:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80018b8:	683b      	ldr	r3, [r7, #0]
 80018ba:	685b      	ldr	r3, [r3, #4]
 80018bc:	f003 0203 	and.w	r2, r3, #3
 80018c0:	697b      	ldr	r3, [r7, #20]
 80018c2:	005b      	lsls	r3, r3, #1
 80018c4:	fa02 f303 	lsl.w	r3, r2, r3
 80018c8:	693a      	ldr	r2, [r7, #16]
 80018ca:	4313      	orrs	r3, r2
 80018cc:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	693a      	ldr	r2, [r7, #16]
 80018d2:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80018d4:	683b      	ldr	r3, [r7, #0]
 80018d6:	685b      	ldr	r3, [r3, #4]
 80018d8:	2b01      	cmp	r3, #1
 80018da:	d00b      	beq.n	80018f4 <HAL_GPIO_Init+0xd4>
 80018dc:	683b      	ldr	r3, [r7, #0]
 80018de:	685b      	ldr	r3, [r3, #4]
 80018e0:	2b02      	cmp	r3, #2
 80018e2:	d007      	beq.n	80018f4 <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80018e4:	683b      	ldr	r3, [r7, #0]
 80018e6:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80018e8:	2b11      	cmp	r3, #17
 80018ea:	d003      	beq.n	80018f4 <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80018ec:	683b      	ldr	r3, [r7, #0]
 80018ee:	685b      	ldr	r3, [r3, #4]
 80018f0:	2b12      	cmp	r3, #18
 80018f2:	d130      	bne.n	8001956 <HAL_GPIO_Init+0x136>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	689b      	ldr	r3, [r3, #8]
 80018f8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80018fa:	697b      	ldr	r3, [r7, #20]
 80018fc:	005b      	lsls	r3, r3, #1
 80018fe:	2203      	movs	r2, #3
 8001900:	fa02 f303 	lsl.w	r3, r2, r3
 8001904:	43db      	mvns	r3, r3
 8001906:	693a      	ldr	r2, [r7, #16]
 8001908:	4013      	ands	r3, r2
 800190a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800190c:	683b      	ldr	r3, [r7, #0]
 800190e:	68da      	ldr	r2, [r3, #12]
 8001910:	697b      	ldr	r3, [r7, #20]
 8001912:	005b      	lsls	r3, r3, #1
 8001914:	fa02 f303 	lsl.w	r3, r2, r3
 8001918:	693a      	ldr	r2, [r7, #16]
 800191a:	4313      	orrs	r3, r2
 800191c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	693a      	ldr	r2, [r7, #16]
 8001922:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	685b      	ldr	r3, [r3, #4]
 8001928:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800192a:	2201      	movs	r2, #1
 800192c:	697b      	ldr	r3, [r7, #20]
 800192e:	fa02 f303 	lsl.w	r3, r2, r3
 8001932:	43db      	mvns	r3, r3
 8001934:	693a      	ldr	r2, [r7, #16]
 8001936:	4013      	ands	r3, r2
 8001938:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 800193a:	683b      	ldr	r3, [r7, #0]
 800193c:	685b      	ldr	r3, [r3, #4]
 800193e:	091b      	lsrs	r3, r3, #4
 8001940:	f003 0201 	and.w	r2, r3, #1
 8001944:	697b      	ldr	r3, [r7, #20]
 8001946:	fa02 f303 	lsl.w	r3, r2, r3
 800194a:	693a      	ldr	r2, [r7, #16]
 800194c:	4313      	orrs	r3, r2
 800194e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	693a      	ldr	r2, [r7, #16]
 8001954:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8001956:	683b      	ldr	r3, [r7, #0]
 8001958:	685b      	ldr	r3, [r3, #4]
 800195a:	f003 0303 	and.w	r3, r3, #3
 800195e:	2b03      	cmp	r3, #3
 8001960:	d118      	bne.n	8001994 <HAL_GPIO_Init+0x174>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001966:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8001968:	2201      	movs	r2, #1
 800196a:	697b      	ldr	r3, [r7, #20]
 800196c:	fa02 f303 	lsl.w	r3, r2, r3
 8001970:	43db      	mvns	r3, r3
 8001972:	693a      	ldr	r2, [r7, #16]
 8001974:	4013      	ands	r3, r2
 8001976:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 8001978:	683b      	ldr	r3, [r7, #0]
 800197a:	685b      	ldr	r3, [r3, #4]
 800197c:	08db      	lsrs	r3, r3, #3
 800197e:	f003 0201 	and.w	r2, r3, #1
 8001982:	697b      	ldr	r3, [r7, #20]
 8001984:	fa02 f303 	lsl.w	r3, r2, r3
 8001988:	693a      	ldr	r2, [r7, #16]
 800198a:	4313      	orrs	r3, r2
 800198c:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	693a      	ldr	r2, [r7, #16]
 8001992:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	68db      	ldr	r3, [r3, #12]
 8001998:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 800199a:	697b      	ldr	r3, [r7, #20]
 800199c:	005b      	lsls	r3, r3, #1
 800199e:	2203      	movs	r2, #3
 80019a0:	fa02 f303 	lsl.w	r3, r2, r3
 80019a4:	43db      	mvns	r3, r3
 80019a6:	693a      	ldr	r2, [r7, #16]
 80019a8:	4013      	ands	r3, r2
 80019aa:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 80019ac:	683b      	ldr	r3, [r7, #0]
 80019ae:	689a      	ldr	r2, [r3, #8]
 80019b0:	697b      	ldr	r3, [r7, #20]
 80019b2:	005b      	lsls	r3, r3, #1
 80019b4:	fa02 f303 	lsl.w	r3, r2, r3
 80019b8:	693a      	ldr	r2, [r7, #16]
 80019ba:	4313      	orrs	r3, r2
 80019bc:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	693a      	ldr	r2, [r7, #16]
 80019c2:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80019c4:	683b      	ldr	r3, [r7, #0]
 80019c6:	685b      	ldr	r3, [r3, #4]
 80019c8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019cc:	2b00      	cmp	r3, #0
 80019ce:	f000 80ac 	beq.w	8001b2a <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80019d2:	4a5e      	ldr	r2, [pc, #376]	; (8001b4c <HAL_GPIO_Init+0x32c>)
 80019d4:	4b5d      	ldr	r3, [pc, #372]	; (8001b4c <HAL_GPIO_Init+0x32c>)
 80019d6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80019d8:	f043 0301 	orr.w	r3, r3, #1
 80019dc:	6613      	str	r3, [r2, #96]	; 0x60
 80019de:	4b5b      	ldr	r3, [pc, #364]	; (8001b4c <HAL_GPIO_Init+0x32c>)
 80019e0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80019e2:	f003 0301 	and.w	r3, r3, #1
 80019e6:	60bb      	str	r3, [r7, #8]
 80019e8:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80019ea:	4a59      	ldr	r2, [pc, #356]	; (8001b50 <HAL_GPIO_Init+0x330>)
 80019ec:	697b      	ldr	r3, [r7, #20]
 80019ee:	089b      	lsrs	r3, r3, #2
 80019f0:	3302      	adds	r3, #2
 80019f2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80019f6:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80019f8:	697b      	ldr	r3, [r7, #20]
 80019fa:	f003 0303 	and.w	r3, r3, #3
 80019fe:	009b      	lsls	r3, r3, #2
 8001a00:	220f      	movs	r2, #15
 8001a02:	fa02 f303 	lsl.w	r3, r2, r3
 8001a06:	43db      	mvns	r3, r3
 8001a08:	693a      	ldr	r2, [r7, #16]
 8001a0a:	4013      	ands	r3, r2
 8001a0c:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001a14:	d025      	beq.n	8001a62 <HAL_GPIO_Init+0x242>
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	4a4e      	ldr	r2, [pc, #312]	; (8001b54 <HAL_GPIO_Init+0x334>)
 8001a1a:	4293      	cmp	r3, r2
 8001a1c:	d01f      	beq.n	8001a5e <HAL_GPIO_Init+0x23e>
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	4a4d      	ldr	r2, [pc, #308]	; (8001b58 <HAL_GPIO_Init+0x338>)
 8001a22:	4293      	cmp	r3, r2
 8001a24:	d019      	beq.n	8001a5a <HAL_GPIO_Init+0x23a>
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	4a4c      	ldr	r2, [pc, #304]	; (8001b5c <HAL_GPIO_Init+0x33c>)
 8001a2a:	4293      	cmp	r3, r2
 8001a2c:	d013      	beq.n	8001a56 <HAL_GPIO_Init+0x236>
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	4a4b      	ldr	r2, [pc, #300]	; (8001b60 <HAL_GPIO_Init+0x340>)
 8001a32:	4293      	cmp	r3, r2
 8001a34:	d00d      	beq.n	8001a52 <HAL_GPIO_Init+0x232>
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	4a4a      	ldr	r2, [pc, #296]	; (8001b64 <HAL_GPIO_Init+0x344>)
 8001a3a:	4293      	cmp	r3, r2
 8001a3c:	d007      	beq.n	8001a4e <HAL_GPIO_Init+0x22e>
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	4a49      	ldr	r2, [pc, #292]	; (8001b68 <HAL_GPIO_Init+0x348>)
 8001a42:	4293      	cmp	r3, r2
 8001a44:	d101      	bne.n	8001a4a <HAL_GPIO_Init+0x22a>
 8001a46:	2306      	movs	r3, #6
 8001a48:	e00c      	b.n	8001a64 <HAL_GPIO_Init+0x244>
 8001a4a:	2307      	movs	r3, #7
 8001a4c:	e00a      	b.n	8001a64 <HAL_GPIO_Init+0x244>
 8001a4e:	2305      	movs	r3, #5
 8001a50:	e008      	b.n	8001a64 <HAL_GPIO_Init+0x244>
 8001a52:	2304      	movs	r3, #4
 8001a54:	e006      	b.n	8001a64 <HAL_GPIO_Init+0x244>
 8001a56:	2303      	movs	r3, #3
 8001a58:	e004      	b.n	8001a64 <HAL_GPIO_Init+0x244>
 8001a5a:	2302      	movs	r3, #2
 8001a5c:	e002      	b.n	8001a64 <HAL_GPIO_Init+0x244>
 8001a5e:	2301      	movs	r3, #1
 8001a60:	e000      	b.n	8001a64 <HAL_GPIO_Init+0x244>
 8001a62:	2300      	movs	r3, #0
 8001a64:	697a      	ldr	r2, [r7, #20]
 8001a66:	f002 0203 	and.w	r2, r2, #3
 8001a6a:	0092      	lsls	r2, r2, #2
 8001a6c:	4093      	lsls	r3, r2
 8001a6e:	693a      	ldr	r2, [r7, #16]
 8001a70:	4313      	orrs	r3, r2
 8001a72:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001a74:	4936      	ldr	r1, [pc, #216]	; (8001b50 <HAL_GPIO_Init+0x330>)
 8001a76:	697b      	ldr	r3, [r7, #20]
 8001a78:	089b      	lsrs	r3, r3, #2
 8001a7a:	3302      	adds	r3, #2
 8001a7c:	693a      	ldr	r2, [r7, #16]
 8001a7e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8001a82:	4b3a      	ldr	r3, [pc, #232]	; (8001b6c <HAL_GPIO_Init+0x34c>)
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001a88:	68fb      	ldr	r3, [r7, #12]
 8001a8a:	43db      	mvns	r3, r3
 8001a8c:	693a      	ldr	r2, [r7, #16]
 8001a8e:	4013      	ands	r3, r2
 8001a90:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001a92:	683b      	ldr	r3, [r7, #0]
 8001a94:	685b      	ldr	r3, [r3, #4]
 8001a96:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001a9a:	2b00      	cmp	r3, #0
 8001a9c:	d003      	beq.n	8001aa6 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8001a9e:	693a      	ldr	r2, [r7, #16]
 8001aa0:	68fb      	ldr	r3, [r7, #12]
 8001aa2:	4313      	orrs	r3, r2
 8001aa4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001aa6:	4a31      	ldr	r2, [pc, #196]	; (8001b6c <HAL_GPIO_Init+0x34c>)
 8001aa8:	693b      	ldr	r3, [r7, #16]
 8001aaa:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8001aac:	4b2f      	ldr	r3, [pc, #188]	; (8001b6c <HAL_GPIO_Init+0x34c>)
 8001aae:	685b      	ldr	r3, [r3, #4]
 8001ab0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001ab2:	68fb      	ldr	r3, [r7, #12]
 8001ab4:	43db      	mvns	r3, r3
 8001ab6:	693a      	ldr	r2, [r7, #16]
 8001ab8:	4013      	ands	r3, r2
 8001aba:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001abc:	683b      	ldr	r3, [r7, #0]
 8001abe:	685b      	ldr	r3, [r3, #4]
 8001ac0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ac4:	2b00      	cmp	r3, #0
 8001ac6:	d003      	beq.n	8001ad0 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8001ac8:	693a      	ldr	r2, [r7, #16]
 8001aca:	68fb      	ldr	r3, [r7, #12]
 8001acc:	4313      	orrs	r3, r2
 8001ace:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001ad0:	4a26      	ldr	r2, [pc, #152]	; (8001b6c <HAL_GPIO_Init+0x34c>)
 8001ad2:	693b      	ldr	r3, [r7, #16]
 8001ad4:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001ad6:	4b25      	ldr	r3, [pc, #148]	; (8001b6c <HAL_GPIO_Init+0x34c>)
 8001ad8:	689b      	ldr	r3, [r3, #8]
 8001ada:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001adc:	68fb      	ldr	r3, [r7, #12]
 8001ade:	43db      	mvns	r3, r3
 8001ae0:	693a      	ldr	r2, [r7, #16]
 8001ae2:	4013      	ands	r3, r2
 8001ae4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001ae6:	683b      	ldr	r3, [r7, #0]
 8001ae8:	685b      	ldr	r3, [r3, #4]
 8001aea:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	d003      	beq.n	8001afa <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8001af2:	693a      	ldr	r2, [r7, #16]
 8001af4:	68fb      	ldr	r3, [r7, #12]
 8001af6:	4313      	orrs	r3, r2
 8001af8:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001afa:	4a1c      	ldr	r2, [pc, #112]	; (8001b6c <HAL_GPIO_Init+0x34c>)
 8001afc:	693b      	ldr	r3, [r7, #16]
 8001afe:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001b00:	4b1a      	ldr	r3, [pc, #104]	; (8001b6c <HAL_GPIO_Init+0x34c>)
 8001b02:	68db      	ldr	r3, [r3, #12]
 8001b04:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001b06:	68fb      	ldr	r3, [r7, #12]
 8001b08:	43db      	mvns	r3, r3
 8001b0a:	693a      	ldr	r2, [r7, #16]
 8001b0c:	4013      	ands	r3, r2
 8001b0e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001b10:	683b      	ldr	r3, [r7, #0]
 8001b12:	685b      	ldr	r3, [r3, #4]
 8001b14:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001b18:	2b00      	cmp	r3, #0
 8001b1a:	d003      	beq.n	8001b24 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8001b1c:	693a      	ldr	r2, [r7, #16]
 8001b1e:	68fb      	ldr	r3, [r7, #12]
 8001b20:	4313      	orrs	r3, r2
 8001b22:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001b24:	4a11      	ldr	r2, [pc, #68]	; (8001b6c <HAL_GPIO_Init+0x34c>)
 8001b26:	693b      	ldr	r3, [r7, #16]
 8001b28:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8001b2a:	697b      	ldr	r3, [r7, #20]
 8001b2c:	3301      	adds	r3, #1
 8001b2e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001b30:	683b      	ldr	r3, [r7, #0]
 8001b32:	681a      	ldr	r2, [r3, #0]
 8001b34:	697b      	ldr	r3, [r7, #20]
 8001b36:	fa22 f303 	lsr.w	r3, r2, r3
 8001b3a:	2b00      	cmp	r3, #0
 8001b3c:	f47f ae78 	bne.w	8001830 <HAL_GPIO_Init+0x10>
  }
}
 8001b40:	bf00      	nop
 8001b42:	371c      	adds	r7, #28
 8001b44:	46bd      	mov	sp, r7
 8001b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b4a:	4770      	bx	lr
 8001b4c:	40021000 	.word	0x40021000
 8001b50:	40010000 	.word	0x40010000
 8001b54:	48000400 	.word	0x48000400
 8001b58:	48000800 	.word	0x48000800
 8001b5c:	48000c00 	.word	0x48000c00
 8001b60:	48001000 	.word	0x48001000
 8001b64:	48001400 	.word	0x48001400
 8001b68:	48001800 	.word	0x48001800
 8001b6c:	40010400 	.word	0x40010400

08001b70 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001b70:	b480      	push	{r7}
 8001b72:	b083      	sub	sp, #12
 8001b74:	af00      	add	r7, sp, #0
 8001b76:	6078      	str	r0, [r7, #4]
 8001b78:	460b      	mov	r3, r1
 8001b7a:	807b      	strh	r3, [r7, #2]
 8001b7c:	4613      	mov	r3, r2
 8001b7e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001b80:	787b      	ldrb	r3, [r7, #1]
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	d003      	beq.n	8001b8e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001b86:	887a      	ldrh	r2, [r7, #2]
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001b8c:	e002      	b.n	8001b94 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001b8e:	887a      	ldrh	r2, [r7, #2]
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001b94:	bf00      	nop
 8001b96:	370c      	adds	r7, #12
 8001b98:	46bd      	mov	sp, r7
 8001b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b9e:	4770      	bx	lr

08001ba0 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_RANGE1 or PWR_REGULATOR_VOLTAGE_RANGE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001ba0:	b480      	push	{r7}
 8001ba2:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8001ba4:	4b04      	ldr	r3, [pc, #16]	; (8001bb8 <HAL_PWREx_GetVoltageRange+0x18>)
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8001bac:	4618      	mov	r0, r3
 8001bae:	46bd      	mov	sp, r7
 8001bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb4:	4770      	bx	lr
 8001bb6:	bf00      	nop
 8001bb8:	40007000 	.word	0x40007000

08001bbc <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001bbc:	b480      	push	{r7}
 8001bbe:	b085      	sub	sp, #20
 8001bc0:	af00      	add	r7, sp, #0
 8001bc2:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001bca:	d130      	bne.n	8001c2e <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8001bcc:	4b23      	ldr	r3, [pc, #140]	; (8001c5c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001bd4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001bd8:	d038      	beq.n	8001c4c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001bda:	4a20      	ldr	r2, [pc, #128]	; (8001c5c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001bdc:	4b1f      	ldr	r3, [pc, #124]	; (8001c5c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001be4:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001be8:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001bea:	4b1d      	ldr	r3, [pc, #116]	; (8001c60 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	2232      	movs	r2, #50	; 0x32
 8001bf0:	fb02 f303 	mul.w	r3, r2, r3
 8001bf4:	4a1b      	ldr	r2, [pc, #108]	; (8001c64 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8001bf6:	fba2 2303 	umull	r2, r3, r2, r3
 8001bfa:	0c9b      	lsrs	r3, r3, #18
 8001bfc:	3301      	adds	r3, #1
 8001bfe:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001c00:	e002      	b.n	8001c08 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8001c02:	68fb      	ldr	r3, [r7, #12]
 8001c04:	3b01      	subs	r3, #1
 8001c06:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001c08:	4b14      	ldr	r3, [pc, #80]	; (8001c5c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001c0a:	695b      	ldr	r3, [r3, #20]
 8001c0c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001c10:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001c14:	d102      	bne.n	8001c1c <HAL_PWREx_ControlVoltageScaling+0x60>
 8001c16:	68fb      	ldr	r3, [r7, #12]
 8001c18:	2b00      	cmp	r3, #0
 8001c1a:	d1f2      	bne.n	8001c02 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001c1c:	4b0f      	ldr	r3, [pc, #60]	; (8001c5c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001c1e:	695b      	ldr	r3, [r3, #20]
 8001c20:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001c24:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001c28:	d110      	bne.n	8001c4c <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8001c2a:	2303      	movs	r3, #3
 8001c2c:	e00f      	b.n	8001c4e <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8001c2e:	4b0b      	ldr	r3, [pc, #44]	; (8001c5c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001c36:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001c3a:	d007      	beq.n	8001c4c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001c3c:	4a07      	ldr	r2, [pc, #28]	; (8001c5c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001c3e:	4b07      	ldr	r3, [pc, #28]	; (8001c5c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001c46:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001c4a:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8001c4c:	2300      	movs	r3, #0
}
 8001c4e:	4618      	mov	r0, r3
 8001c50:	3714      	adds	r7, #20
 8001c52:	46bd      	mov	sp, r7
 8001c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c58:	4770      	bx	lr
 8001c5a:	bf00      	nop
 8001c5c:	40007000 	.word	0x40007000
 8001c60:	2000000c 	.word	0x2000000c
 8001c64:	431bde83 	.word	0x431bde83

08001c68 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001c68:	b580      	push	{r7, lr}
 8001c6a:	b088      	sub	sp, #32
 8001c6c:	af00      	add	r7, sp, #0
 8001c6e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	d101      	bne.n	8001c7a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001c76:	2301      	movs	r3, #1
 8001c78:	e39d      	b.n	80023b6 <HAL_RCC_OscConfig+0x74e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001c7a:	4ba4      	ldr	r3, [pc, #656]	; (8001f0c <HAL_RCC_OscConfig+0x2a4>)
 8001c7c:	689b      	ldr	r3, [r3, #8]
 8001c7e:	f003 030c 	and.w	r3, r3, #12
 8001c82:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001c84:	4ba1      	ldr	r3, [pc, #644]	; (8001f0c <HAL_RCC_OscConfig+0x2a4>)
 8001c86:	68db      	ldr	r3, [r3, #12]
 8001c88:	f003 0303 	and.w	r3, r3, #3
 8001c8c:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	f003 0310 	and.w	r3, r3, #16
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	f000 80e1 	beq.w	8001e5e <HAL_RCC_OscConfig+0x1f6>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001c9c:	69bb      	ldr	r3, [r7, #24]
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	d007      	beq.n	8001cb2 <HAL_RCC_OscConfig+0x4a>
 8001ca2:	69bb      	ldr	r3, [r7, #24]
 8001ca4:	2b0c      	cmp	r3, #12
 8001ca6:	f040 8088 	bne.w	8001dba <HAL_RCC_OscConfig+0x152>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8001caa:	697b      	ldr	r3, [r7, #20]
 8001cac:	2b01      	cmp	r3, #1
 8001cae:	f040 8084 	bne.w	8001dba <HAL_RCC_OscConfig+0x152>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001cb2:	4b96      	ldr	r3, [pc, #600]	; (8001f0c <HAL_RCC_OscConfig+0x2a4>)
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	f003 0302 	and.w	r3, r3, #2
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d005      	beq.n	8001cca <HAL_RCC_OscConfig+0x62>
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	699b      	ldr	r3, [r3, #24]
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d101      	bne.n	8001cca <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8001cc6:	2301      	movs	r3, #1
 8001cc8:	e375      	b.n	80023b6 <HAL_RCC_OscConfig+0x74e>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	6a1a      	ldr	r2, [r3, #32]
 8001cce:	4b8f      	ldr	r3, [pc, #572]	; (8001f0c <HAL_RCC_OscConfig+0x2a4>)
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	f003 0308 	and.w	r3, r3, #8
 8001cd6:	2b00      	cmp	r3, #0
 8001cd8:	d004      	beq.n	8001ce4 <HAL_RCC_OscConfig+0x7c>
 8001cda:	4b8c      	ldr	r3, [pc, #560]	; (8001f0c <HAL_RCC_OscConfig+0x2a4>)
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001ce2:	e005      	b.n	8001cf0 <HAL_RCC_OscConfig+0x88>
 8001ce4:	4b89      	ldr	r3, [pc, #548]	; (8001f0c <HAL_RCC_OscConfig+0x2a4>)
 8001ce6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001cea:	091b      	lsrs	r3, r3, #4
 8001cec:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001cf0:	429a      	cmp	r2, r3
 8001cf2:	d923      	bls.n	8001d3c <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	6a1b      	ldr	r3, [r3, #32]
 8001cf8:	4618      	mov	r0, r3
 8001cfa:	f000 fd09 	bl	8002710 <RCC_SetFlashLatencyFromMSIRange>
 8001cfe:	4603      	mov	r3, r0
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	d001      	beq.n	8001d08 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8001d04:	2301      	movs	r3, #1
 8001d06:	e356      	b.n	80023b6 <HAL_RCC_OscConfig+0x74e>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001d08:	4a80      	ldr	r2, [pc, #512]	; (8001f0c <HAL_RCC_OscConfig+0x2a4>)
 8001d0a:	4b80      	ldr	r3, [pc, #512]	; (8001f0c <HAL_RCC_OscConfig+0x2a4>)
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	f043 0308 	orr.w	r3, r3, #8
 8001d12:	6013      	str	r3, [r2, #0]
 8001d14:	497d      	ldr	r1, [pc, #500]	; (8001f0c <HAL_RCC_OscConfig+0x2a4>)
 8001d16:	4b7d      	ldr	r3, [pc, #500]	; (8001f0c <HAL_RCC_OscConfig+0x2a4>)
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	6a1b      	ldr	r3, [r3, #32]
 8001d22:	4313      	orrs	r3, r2
 8001d24:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001d26:	4979      	ldr	r1, [pc, #484]	; (8001f0c <HAL_RCC_OscConfig+0x2a4>)
 8001d28:	4b78      	ldr	r3, [pc, #480]	; (8001f0c <HAL_RCC_OscConfig+0x2a4>)
 8001d2a:	685b      	ldr	r3, [r3, #4]
 8001d2c:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	69db      	ldr	r3, [r3, #28]
 8001d34:	021b      	lsls	r3, r3, #8
 8001d36:	4313      	orrs	r3, r2
 8001d38:	604b      	str	r3, [r1, #4]
 8001d3a:	e022      	b.n	8001d82 <HAL_RCC_OscConfig+0x11a>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001d3c:	4a73      	ldr	r2, [pc, #460]	; (8001f0c <HAL_RCC_OscConfig+0x2a4>)
 8001d3e:	4b73      	ldr	r3, [pc, #460]	; (8001f0c <HAL_RCC_OscConfig+0x2a4>)
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	f043 0308 	orr.w	r3, r3, #8
 8001d46:	6013      	str	r3, [r2, #0]
 8001d48:	4970      	ldr	r1, [pc, #448]	; (8001f0c <HAL_RCC_OscConfig+0x2a4>)
 8001d4a:	4b70      	ldr	r3, [pc, #448]	; (8001f0c <HAL_RCC_OscConfig+0x2a4>)
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	6a1b      	ldr	r3, [r3, #32]
 8001d56:	4313      	orrs	r3, r2
 8001d58:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001d5a:	496c      	ldr	r1, [pc, #432]	; (8001f0c <HAL_RCC_OscConfig+0x2a4>)
 8001d5c:	4b6b      	ldr	r3, [pc, #428]	; (8001f0c <HAL_RCC_OscConfig+0x2a4>)
 8001d5e:	685b      	ldr	r3, [r3, #4]
 8001d60:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	69db      	ldr	r3, [r3, #28]
 8001d68:	021b      	lsls	r3, r3, #8
 8001d6a:	4313      	orrs	r3, r2
 8001d6c:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	6a1b      	ldr	r3, [r3, #32]
 8001d72:	4618      	mov	r0, r3
 8001d74:	f000 fccc 	bl	8002710 <RCC_SetFlashLatencyFromMSIRange>
 8001d78:	4603      	mov	r3, r0
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d001      	beq.n	8001d82 <HAL_RCC_OscConfig+0x11a>
          {
            return HAL_ERROR;
 8001d7e:	2301      	movs	r3, #1
 8001d80:	e319      	b.n	80023b6 <HAL_RCC_OscConfig+0x74e>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001d82:	f000 fc03 	bl	800258c <HAL_RCC_GetSysClockFreq>
 8001d86:	4601      	mov	r1, r0
 8001d88:	4b60      	ldr	r3, [pc, #384]	; (8001f0c <HAL_RCC_OscConfig+0x2a4>)
 8001d8a:	689b      	ldr	r3, [r3, #8]
 8001d8c:	091b      	lsrs	r3, r3, #4
 8001d8e:	f003 030f 	and.w	r3, r3, #15
 8001d92:	4a5f      	ldr	r2, [pc, #380]	; (8001f10 <HAL_RCC_OscConfig+0x2a8>)
 8001d94:	5cd3      	ldrb	r3, [r2, r3]
 8001d96:	f003 031f 	and.w	r3, r3, #31
 8001d9a:	fa21 f303 	lsr.w	r3, r1, r3
 8001d9e:	4a5d      	ldr	r2, [pc, #372]	; (8001f14 <HAL_RCC_OscConfig+0x2ac>)
 8001da0:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8001da2:	4b5d      	ldr	r3, [pc, #372]	; (8001f18 <HAL_RCC_OscConfig+0x2b0>)
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	4618      	mov	r0, r3
 8001da8:	f7ff f90c 	bl	8000fc4 <HAL_InitTick>
 8001dac:	4603      	mov	r3, r0
 8001dae:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8001db0:	7bfb      	ldrb	r3, [r7, #15]
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d052      	beq.n	8001e5c <HAL_RCC_OscConfig+0x1f4>
        {
          return status;
 8001db6:	7bfb      	ldrb	r3, [r7, #15]
 8001db8:	e2fd      	b.n	80023b6 <HAL_RCC_OscConfig+0x74e>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	699b      	ldr	r3, [r3, #24]
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d032      	beq.n	8001e28 <HAL_RCC_OscConfig+0x1c0>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001dc2:	4a52      	ldr	r2, [pc, #328]	; (8001f0c <HAL_RCC_OscConfig+0x2a4>)
 8001dc4:	4b51      	ldr	r3, [pc, #324]	; (8001f0c <HAL_RCC_OscConfig+0x2a4>)
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	f043 0301 	orr.w	r3, r3, #1
 8001dcc:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001dce:	f7ff f945 	bl	800105c <HAL_GetTick>
 8001dd2:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001dd4:	e008      	b.n	8001de8 <HAL_RCC_OscConfig+0x180>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001dd6:	f7ff f941 	bl	800105c <HAL_GetTick>
 8001dda:	4602      	mov	r2, r0
 8001ddc:	693b      	ldr	r3, [r7, #16]
 8001dde:	1ad3      	subs	r3, r2, r3
 8001de0:	2b02      	cmp	r3, #2
 8001de2:	d901      	bls.n	8001de8 <HAL_RCC_OscConfig+0x180>
          {
            return HAL_TIMEOUT;
 8001de4:	2303      	movs	r3, #3
 8001de6:	e2e6      	b.n	80023b6 <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001de8:	4b48      	ldr	r3, [pc, #288]	; (8001f0c <HAL_RCC_OscConfig+0x2a4>)
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	f003 0302 	and.w	r3, r3, #2
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	d0f0      	beq.n	8001dd6 <HAL_RCC_OscConfig+0x16e>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001df4:	4a45      	ldr	r2, [pc, #276]	; (8001f0c <HAL_RCC_OscConfig+0x2a4>)
 8001df6:	4b45      	ldr	r3, [pc, #276]	; (8001f0c <HAL_RCC_OscConfig+0x2a4>)
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	f043 0308 	orr.w	r3, r3, #8
 8001dfe:	6013      	str	r3, [r2, #0]
 8001e00:	4942      	ldr	r1, [pc, #264]	; (8001f0c <HAL_RCC_OscConfig+0x2a4>)
 8001e02:	4b42      	ldr	r3, [pc, #264]	; (8001f0c <HAL_RCC_OscConfig+0x2a4>)
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	6a1b      	ldr	r3, [r3, #32]
 8001e0e:	4313      	orrs	r3, r2
 8001e10:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001e12:	493e      	ldr	r1, [pc, #248]	; (8001f0c <HAL_RCC_OscConfig+0x2a4>)
 8001e14:	4b3d      	ldr	r3, [pc, #244]	; (8001f0c <HAL_RCC_OscConfig+0x2a4>)
 8001e16:	685b      	ldr	r3, [r3, #4]
 8001e18:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	69db      	ldr	r3, [r3, #28]
 8001e20:	021b      	lsls	r3, r3, #8
 8001e22:	4313      	orrs	r3, r2
 8001e24:	604b      	str	r3, [r1, #4]
 8001e26:	e01a      	b.n	8001e5e <HAL_RCC_OscConfig+0x1f6>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001e28:	4a38      	ldr	r2, [pc, #224]	; (8001f0c <HAL_RCC_OscConfig+0x2a4>)
 8001e2a:	4b38      	ldr	r3, [pc, #224]	; (8001f0c <HAL_RCC_OscConfig+0x2a4>)
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	f023 0301 	bic.w	r3, r3, #1
 8001e32:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001e34:	f7ff f912 	bl	800105c <HAL_GetTick>
 8001e38:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001e3a:	e008      	b.n	8001e4e <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001e3c:	f7ff f90e 	bl	800105c <HAL_GetTick>
 8001e40:	4602      	mov	r2, r0
 8001e42:	693b      	ldr	r3, [r7, #16]
 8001e44:	1ad3      	subs	r3, r2, r3
 8001e46:	2b02      	cmp	r3, #2
 8001e48:	d901      	bls.n	8001e4e <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 8001e4a:	2303      	movs	r3, #3
 8001e4c:	e2b3      	b.n	80023b6 <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001e4e:	4b2f      	ldr	r3, [pc, #188]	; (8001f0c <HAL_RCC_OscConfig+0x2a4>)
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	f003 0302 	and.w	r3, r3, #2
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d1f0      	bne.n	8001e3c <HAL_RCC_OscConfig+0x1d4>
 8001e5a:	e000      	b.n	8001e5e <HAL_RCC_OscConfig+0x1f6>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001e5c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	f003 0301 	and.w	r3, r3, #1
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	d074      	beq.n	8001f54 <HAL_RCC_OscConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8001e6a:	69bb      	ldr	r3, [r7, #24]
 8001e6c:	2b08      	cmp	r3, #8
 8001e6e:	d005      	beq.n	8001e7c <HAL_RCC_OscConfig+0x214>
 8001e70:	69bb      	ldr	r3, [r7, #24]
 8001e72:	2b0c      	cmp	r3, #12
 8001e74:	d10e      	bne.n	8001e94 <HAL_RCC_OscConfig+0x22c>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001e76:	697b      	ldr	r3, [r7, #20]
 8001e78:	2b03      	cmp	r3, #3
 8001e7a:	d10b      	bne.n	8001e94 <HAL_RCC_OscConfig+0x22c>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001e7c:	4b23      	ldr	r3, [pc, #140]	; (8001f0c <HAL_RCC_OscConfig+0x2a4>)
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e84:	2b00      	cmp	r3, #0
 8001e86:	d064      	beq.n	8001f52 <HAL_RCC_OscConfig+0x2ea>
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	685b      	ldr	r3, [r3, #4]
 8001e8c:	2b00      	cmp	r3, #0
 8001e8e:	d160      	bne.n	8001f52 <HAL_RCC_OscConfig+0x2ea>
      {
        return HAL_ERROR;
 8001e90:	2301      	movs	r3, #1
 8001e92:	e290      	b.n	80023b6 <HAL_RCC_OscConfig+0x74e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	685b      	ldr	r3, [r3, #4]
 8001e98:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001e9c:	d106      	bne.n	8001eac <HAL_RCC_OscConfig+0x244>
 8001e9e:	4a1b      	ldr	r2, [pc, #108]	; (8001f0c <HAL_RCC_OscConfig+0x2a4>)
 8001ea0:	4b1a      	ldr	r3, [pc, #104]	; (8001f0c <HAL_RCC_OscConfig+0x2a4>)
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001ea8:	6013      	str	r3, [r2, #0]
 8001eaa:	e01d      	b.n	8001ee8 <HAL_RCC_OscConfig+0x280>
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	685b      	ldr	r3, [r3, #4]
 8001eb0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001eb4:	d10c      	bne.n	8001ed0 <HAL_RCC_OscConfig+0x268>
 8001eb6:	4a15      	ldr	r2, [pc, #84]	; (8001f0c <HAL_RCC_OscConfig+0x2a4>)
 8001eb8:	4b14      	ldr	r3, [pc, #80]	; (8001f0c <HAL_RCC_OscConfig+0x2a4>)
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001ec0:	6013      	str	r3, [r2, #0]
 8001ec2:	4a12      	ldr	r2, [pc, #72]	; (8001f0c <HAL_RCC_OscConfig+0x2a4>)
 8001ec4:	4b11      	ldr	r3, [pc, #68]	; (8001f0c <HAL_RCC_OscConfig+0x2a4>)
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001ecc:	6013      	str	r3, [r2, #0]
 8001ece:	e00b      	b.n	8001ee8 <HAL_RCC_OscConfig+0x280>
 8001ed0:	4a0e      	ldr	r2, [pc, #56]	; (8001f0c <HAL_RCC_OscConfig+0x2a4>)
 8001ed2:	4b0e      	ldr	r3, [pc, #56]	; (8001f0c <HAL_RCC_OscConfig+0x2a4>)
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001eda:	6013      	str	r3, [r2, #0]
 8001edc:	4a0b      	ldr	r2, [pc, #44]	; (8001f0c <HAL_RCC_OscConfig+0x2a4>)
 8001ede:	4b0b      	ldr	r3, [pc, #44]	; (8001f0c <HAL_RCC_OscConfig+0x2a4>)
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001ee6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	685b      	ldr	r3, [r3, #4]
 8001eec:	2b00      	cmp	r3, #0
 8001eee:	d01c      	beq.n	8001f2a <HAL_RCC_OscConfig+0x2c2>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ef0:	f7ff f8b4 	bl	800105c <HAL_GetTick>
 8001ef4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001ef6:	e011      	b.n	8001f1c <HAL_RCC_OscConfig+0x2b4>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001ef8:	f7ff f8b0 	bl	800105c <HAL_GetTick>
 8001efc:	4602      	mov	r2, r0
 8001efe:	693b      	ldr	r3, [r7, #16]
 8001f00:	1ad3      	subs	r3, r2, r3
 8001f02:	2b64      	cmp	r3, #100	; 0x64
 8001f04:	d90a      	bls.n	8001f1c <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8001f06:	2303      	movs	r3, #3
 8001f08:	e255      	b.n	80023b6 <HAL_RCC_OscConfig+0x74e>
 8001f0a:	bf00      	nop
 8001f0c:	40021000 	.word	0x40021000
 8001f10:	0800a794 	.word	0x0800a794
 8001f14:	2000000c 	.word	0x2000000c
 8001f18:	20000000 	.word	0x20000000
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001f1c:	4bae      	ldr	r3, [pc, #696]	; (80021d8 <HAL_RCC_OscConfig+0x570>)
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f24:	2b00      	cmp	r3, #0
 8001f26:	d0e7      	beq.n	8001ef8 <HAL_RCC_OscConfig+0x290>
 8001f28:	e014      	b.n	8001f54 <HAL_RCC_OscConfig+0x2ec>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f2a:	f7ff f897 	bl	800105c <HAL_GetTick>
 8001f2e:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001f30:	e008      	b.n	8001f44 <HAL_RCC_OscConfig+0x2dc>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001f32:	f7ff f893 	bl	800105c <HAL_GetTick>
 8001f36:	4602      	mov	r2, r0
 8001f38:	693b      	ldr	r3, [r7, #16]
 8001f3a:	1ad3      	subs	r3, r2, r3
 8001f3c:	2b64      	cmp	r3, #100	; 0x64
 8001f3e:	d901      	bls.n	8001f44 <HAL_RCC_OscConfig+0x2dc>
          {
            return HAL_TIMEOUT;
 8001f40:	2303      	movs	r3, #3
 8001f42:	e238      	b.n	80023b6 <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001f44:	4ba4      	ldr	r3, [pc, #656]	; (80021d8 <HAL_RCC_OscConfig+0x570>)
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	d1f0      	bne.n	8001f32 <HAL_RCC_OscConfig+0x2ca>
 8001f50:	e000      	b.n	8001f54 <HAL_RCC_OscConfig+0x2ec>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001f52:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	f003 0302 	and.w	r3, r3, #2
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	d060      	beq.n	8002022 <HAL_RCC_OscConfig+0x3ba>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8001f60:	69bb      	ldr	r3, [r7, #24]
 8001f62:	2b04      	cmp	r3, #4
 8001f64:	d005      	beq.n	8001f72 <HAL_RCC_OscConfig+0x30a>
 8001f66:	69bb      	ldr	r3, [r7, #24]
 8001f68:	2b0c      	cmp	r3, #12
 8001f6a:	d119      	bne.n	8001fa0 <HAL_RCC_OscConfig+0x338>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001f6c:	697b      	ldr	r3, [r7, #20]
 8001f6e:	2b02      	cmp	r3, #2
 8001f70:	d116      	bne.n	8001fa0 <HAL_RCC_OscConfig+0x338>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001f72:	4b99      	ldr	r3, [pc, #612]	; (80021d8 <HAL_RCC_OscConfig+0x570>)
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d005      	beq.n	8001f8a <HAL_RCC_OscConfig+0x322>
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	68db      	ldr	r3, [r3, #12]
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d101      	bne.n	8001f8a <HAL_RCC_OscConfig+0x322>
      {
        return HAL_ERROR;
 8001f86:	2301      	movs	r3, #1
 8001f88:	e215      	b.n	80023b6 <HAL_RCC_OscConfig+0x74e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001f8a:	4993      	ldr	r1, [pc, #588]	; (80021d8 <HAL_RCC_OscConfig+0x570>)
 8001f8c:	4b92      	ldr	r3, [pc, #584]	; (80021d8 <HAL_RCC_OscConfig+0x570>)
 8001f8e:	685b      	ldr	r3, [r3, #4]
 8001f90:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	691b      	ldr	r3, [r3, #16]
 8001f98:	061b      	lsls	r3, r3, #24
 8001f9a:	4313      	orrs	r3, r2
 8001f9c:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001f9e:	e040      	b.n	8002022 <HAL_RCC_OscConfig+0x3ba>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	68db      	ldr	r3, [r3, #12]
 8001fa4:	2b00      	cmp	r3, #0
 8001fa6:	d023      	beq.n	8001ff0 <HAL_RCC_OscConfig+0x388>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001fa8:	4a8b      	ldr	r2, [pc, #556]	; (80021d8 <HAL_RCC_OscConfig+0x570>)
 8001faa:	4b8b      	ldr	r3, [pc, #556]	; (80021d8 <HAL_RCC_OscConfig+0x570>)
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001fb2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001fb4:	f7ff f852 	bl	800105c <HAL_GetTick>
 8001fb8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001fba:	e008      	b.n	8001fce <HAL_RCC_OscConfig+0x366>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001fbc:	f7ff f84e 	bl	800105c <HAL_GetTick>
 8001fc0:	4602      	mov	r2, r0
 8001fc2:	693b      	ldr	r3, [r7, #16]
 8001fc4:	1ad3      	subs	r3, r2, r3
 8001fc6:	2b02      	cmp	r3, #2
 8001fc8:	d901      	bls.n	8001fce <HAL_RCC_OscConfig+0x366>
          {
            return HAL_TIMEOUT;
 8001fca:	2303      	movs	r3, #3
 8001fcc:	e1f3      	b.n	80023b6 <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001fce:	4b82      	ldr	r3, [pc, #520]	; (80021d8 <HAL_RCC_OscConfig+0x570>)
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d0f0      	beq.n	8001fbc <HAL_RCC_OscConfig+0x354>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001fda:	497f      	ldr	r1, [pc, #508]	; (80021d8 <HAL_RCC_OscConfig+0x570>)
 8001fdc:	4b7e      	ldr	r3, [pc, #504]	; (80021d8 <HAL_RCC_OscConfig+0x570>)
 8001fde:	685b      	ldr	r3, [r3, #4]
 8001fe0:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	691b      	ldr	r3, [r3, #16]
 8001fe8:	061b      	lsls	r3, r3, #24
 8001fea:	4313      	orrs	r3, r2
 8001fec:	604b      	str	r3, [r1, #4]
 8001fee:	e018      	b.n	8002022 <HAL_RCC_OscConfig+0x3ba>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001ff0:	4a79      	ldr	r2, [pc, #484]	; (80021d8 <HAL_RCC_OscConfig+0x570>)
 8001ff2:	4b79      	ldr	r3, [pc, #484]	; (80021d8 <HAL_RCC_OscConfig+0x570>)
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001ffa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ffc:	f7ff f82e 	bl	800105c <HAL_GetTick>
 8002000:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002002:	e008      	b.n	8002016 <HAL_RCC_OscConfig+0x3ae>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002004:	f7ff f82a 	bl	800105c <HAL_GetTick>
 8002008:	4602      	mov	r2, r0
 800200a:	693b      	ldr	r3, [r7, #16]
 800200c:	1ad3      	subs	r3, r2, r3
 800200e:	2b02      	cmp	r3, #2
 8002010:	d901      	bls.n	8002016 <HAL_RCC_OscConfig+0x3ae>
          {
            return HAL_TIMEOUT;
 8002012:	2303      	movs	r3, #3
 8002014:	e1cf      	b.n	80023b6 <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002016:	4b70      	ldr	r3, [pc, #448]	; (80021d8 <HAL_RCC_OscConfig+0x570>)
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800201e:	2b00      	cmp	r3, #0
 8002020:	d1f0      	bne.n	8002004 <HAL_RCC_OscConfig+0x39c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	f003 0308 	and.w	r3, r3, #8
 800202a:	2b00      	cmp	r3, #0
 800202c:	d03c      	beq.n	80020a8 <HAL_RCC_OscConfig+0x440>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	695b      	ldr	r3, [r3, #20]
 8002032:	2b00      	cmp	r3, #0
 8002034:	d01c      	beq.n	8002070 <HAL_RCC_OscConfig+0x408>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002036:	4a68      	ldr	r2, [pc, #416]	; (80021d8 <HAL_RCC_OscConfig+0x570>)
 8002038:	4b67      	ldr	r3, [pc, #412]	; (80021d8 <HAL_RCC_OscConfig+0x570>)
 800203a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800203e:	f043 0301 	orr.w	r3, r3, #1
 8002042:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002046:	f7ff f809 	bl	800105c <HAL_GetTick>
 800204a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800204c:	e008      	b.n	8002060 <HAL_RCC_OscConfig+0x3f8>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800204e:	f7ff f805 	bl	800105c <HAL_GetTick>
 8002052:	4602      	mov	r2, r0
 8002054:	693b      	ldr	r3, [r7, #16]
 8002056:	1ad3      	subs	r3, r2, r3
 8002058:	2b02      	cmp	r3, #2
 800205a:	d901      	bls.n	8002060 <HAL_RCC_OscConfig+0x3f8>
        {
          return HAL_TIMEOUT;
 800205c:	2303      	movs	r3, #3
 800205e:	e1aa      	b.n	80023b6 <HAL_RCC_OscConfig+0x74e>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002060:	4b5d      	ldr	r3, [pc, #372]	; (80021d8 <HAL_RCC_OscConfig+0x570>)
 8002062:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002066:	f003 0302 	and.w	r3, r3, #2
 800206a:	2b00      	cmp	r3, #0
 800206c:	d0ef      	beq.n	800204e <HAL_RCC_OscConfig+0x3e6>
 800206e:	e01b      	b.n	80020a8 <HAL_RCC_OscConfig+0x440>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002070:	4a59      	ldr	r2, [pc, #356]	; (80021d8 <HAL_RCC_OscConfig+0x570>)
 8002072:	4b59      	ldr	r3, [pc, #356]	; (80021d8 <HAL_RCC_OscConfig+0x570>)
 8002074:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002078:	f023 0301 	bic.w	r3, r3, #1
 800207c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002080:	f7fe ffec 	bl	800105c <HAL_GetTick>
 8002084:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002086:	e008      	b.n	800209a <HAL_RCC_OscConfig+0x432>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002088:	f7fe ffe8 	bl	800105c <HAL_GetTick>
 800208c:	4602      	mov	r2, r0
 800208e:	693b      	ldr	r3, [r7, #16]
 8002090:	1ad3      	subs	r3, r2, r3
 8002092:	2b02      	cmp	r3, #2
 8002094:	d901      	bls.n	800209a <HAL_RCC_OscConfig+0x432>
        {
          return HAL_TIMEOUT;
 8002096:	2303      	movs	r3, #3
 8002098:	e18d      	b.n	80023b6 <HAL_RCC_OscConfig+0x74e>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800209a:	4b4f      	ldr	r3, [pc, #316]	; (80021d8 <HAL_RCC_OscConfig+0x570>)
 800209c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80020a0:	f003 0302 	and.w	r3, r3, #2
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	d1ef      	bne.n	8002088 <HAL_RCC_OscConfig+0x420>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	f003 0304 	and.w	r3, r3, #4
 80020b0:	2b00      	cmp	r3, #0
 80020b2:	f000 80a5 	beq.w	8002200 <HAL_RCC_OscConfig+0x598>
  {
    FlagStatus       pwrclkchanged = RESET;
 80020b6:	2300      	movs	r3, #0
 80020b8:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80020ba:	4b47      	ldr	r3, [pc, #284]	; (80021d8 <HAL_RCC_OscConfig+0x570>)
 80020bc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80020be:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d10d      	bne.n	80020e2 <HAL_RCC_OscConfig+0x47a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80020c6:	4a44      	ldr	r2, [pc, #272]	; (80021d8 <HAL_RCC_OscConfig+0x570>)
 80020c8:	4b43      	ldr	r3, [pc, #268]	; (80021d8 <HAL_RCC_OscConfig+0x570>)
 80020ca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80020cc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80020d0:	6593      	str	r3, [r2, #88]	; 0x58
 80020d2:	4b41      	ldr	r3, [pc, #260]	; (80021d8 <HAL_RCC_OscConfig+0x570>)
 80020d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80020d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80020da:	60bb      	str	r3, [r7, #8]
 80020dc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80020de:	2301      	movs	r3, #1
 80020e0:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80020e2:	4b3e      	ldr	r3, [pc, #248]	; (80021dc <HAL_RCC_OscConfig+0x574>)
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d118      	bne.n	8002120 <HAL_RCC_OscConfig+0x4b8>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80020ee:	4a3b      	ldr	r2, [pc, #236]	; (80021dc <HAL_RCC_OscConfig+0x574>)
 80020f0:	4b3a      	ldr	r3, [pc, #232]	; (80021dc <HAL_RCC_OscConfig+0x574>)
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80020f8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80020fa:	f7fe ffaf 	bl	800105c <HAL_GetTick>
 80020fe:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002100:	e008      	b.n	8002114 <HAL_RCC_OscConfig+0x4ac>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002102:	f7fe ffab 	bl	800105c <HAL_GetTick>
 8002106:	4602      	mov	r2, r0
 8002108:	693b      	ldr	r3, [r7, #16]
 800210a:	1ad3      	subs	r3, r2, r3
 800210c:	2b02      	cmp	r3, #2
 800210e:	d901      	bls.n	8002114 <HAL_RCC_OscConfig+0x4ac>
        {
          return HAL_TIMEOUT;
 8002110:	2303      	movs	r3, #3
 8002112:	e150      	b.n	80023b6 <HAL_RCC_OscConfig+0x74e>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002114:	4b31      	ldr	r3, [pc, #196]	; (80021dc <HAL_RCC_OscConfig+0x574>)
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800211c:	2b00      	cmp	r3, #0
 800211e:	d0f0      	beq.n	8002102 <HAL_RCC_OscConfig+0x49a>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	689b      	ldr	r3, [r3, #8]
 8002124:	2b01      	cmp	r3, #1
 8002126:	d108      	bne.n	800213a <HAL_RCC_OscConfig+0x4d2>
 8002128:	4a2b      	ldr	r2, [pc, #172]	; (80021d8 <HAL_RCC_OscConfig+0x570>)
 800212a:	4b2b      	ldr	r3, [pc, #172]	; (80021d8 <HAL_RCC_OscConfig+0x570>)
 800212c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002130:	f043 0301 	orr.w	r3, r3, #1
 8002134:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002138:	e024      	b.n	8002184 <HAL_RCC_OscConfig+0x51c>
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	689b      	ldr	r3, [r3, #8]
 800213e:	2b05      	cmp	r3, #5
 8002140:	d110      	bne.n	8002164 <HAL_RCC_OscConfig+0x4fc>
 8002142:	4a25      	ldr	r2, [pc, #148]	; (80021d8 <HAL_RCC_OscConfig+0x570>)
 8002144:	4b24      	ldr	r3, [pc, #144]	; (80021d8 <HAL_RCC_OscConfig+0x570>)
 8002146:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800214a:	f043 0304 	orr.w	r3, r3, #4
 800214e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002152:	4a21      	ldr	r2, [pc, #132]	; (80021d8 <HAL_RCC_OscConfig+0x570>)
 8002154:	4b20      	ldr	r3, [pc, #128]	; (80021d8 <HAL_RCC_OscConfig+0x570>)
 8002156:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800215a:	f043 0301 	orr.w	r3, r3, #1
 800215e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002162:	e00f      	b.n	8002184 <HAL_RCC_OscConfig+0x51c>
 8002164:	4a1c      	ldr	r2, [pc, #112]	; (80021d8 <HAL_RCC_OscConfig+0x570>)
 8002166:	4b1c      	ldr	r3, [pc, #112]	; (80021d8 <HAL_RCC_OscConfig+0x570>)
 8002168:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800216c:	f023 0301 	bic.w	r3, r3, #1
 8002170:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002174:	4a18      	ldr	r2, [pc, #96]	; (80021d8 <HAL_RCC_OscConfig+0x570>)
 8002176:	4b18      	ldr	r3, [pc, #96]	; (80021d8 <HAL_RCC_OscConfig+0x570>)
 8002178:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800217c:	f023 0304 	bic.w	r3, r3, #4
 8002180:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	689b      	ldr	r3, [r3, #8]
 8002188:	2b00      	cmp	r3, #0
 800218a:	d016      	beq.n	80021ba <HAL_RCC_OscConfig+0x552>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800218c:	f7fe ff66 	bl	800105c <HAL_GetTick>
 8002190:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002192:	e00a      	b.n	80021aa <HAL_RCC_OscConfig+0x542>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002194:	f7fe ff62 	bl	800105c <HAL_GetTick>
 8002198:	4602      	mov	r2, r0
 800219a:	693b      	ldr	r3, [r7, #16]
 800219c:	1ad3      	subs	r3, r2, r3
 800219e:	f241 3288 	movw	r2, #5000	; 0x1388
 80021a2:	4293      	cmp	r3, r2
 80021a4:	d901      	bls.n	80021aa <HAL_RCC_OscConfig+0x542>
        {
          return HAL_TIMEOUT;
 80021a6:	2303      	movs	r3, #3
 80021a8:	e105      	b.n	80023b6 <HAL_RCC_OscConfig+0x74e>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80021aa:	4b0b      	ldr	r3, [pc, #44]	; (80021d8 <HAL_RCC_OscConfig+0x570>)
 80021ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80021b0:	f003 0302 	and.w	r3, r3, #2
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	d0ed      	beq.n	8002194 <HAL_RCC_OscConfig+0x52c>
 80021b8:	e019      	b.n	80021ee <HAL_RCC_OscConfig+0x586>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80021ba:	f7fe ff4f 	bl	800105c <HAL_GetTick>
 80021be:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80021c0:	e00e      	b.n	80021e0 <HAL_RCC_OscConfig+0x578>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80021c2:	f7fe ff4b 	bl	800105c <HAL_GetTick>
 80021c6:	4602      	mov	r2, r0
 80021c8:	693b      	ldr	r3, [r7, #16]
 80021ca:	1ad3      	subs	r3, r2, r3
 80021cc:	f241 3288 	movw	r2, #5000	; 0x1388
 80021d0:	4293      	cmp	r3, r2
 80021d2:	d905      	bls.n	80021e0 <HAL_RCC_OscConfig+0x578>
        {
          return HAL_TIMEOUT;
 80021d4:	2303      	movs	r3, #3
 80021d6:	e0ee      	b.n	80023b6 <HAL_RCC_OscConfig+0x74e>
 80021d8:	40021000 	.word	0x40021000
 80021dc:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80021e0:	4b77      	ldr	r3, [pc, #476]	; (80023c0 <HAL_RCC_OscConfig+0x758>)
 80021e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80021e6:	f003 0302 	and.w	r3, r3, #2
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d1e9      	bne.n	80021c2 <HAL_RCC_OscConfig+0x55a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80021ee:	7ffb      	ldrb	r3, [r7, #31]
 80021f0:	2b01      	cmp	r3, #1
 80021f2:	d105      	bne.n	8002200 <HAL_RCC_OscConfig+0x598>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80021f4:	4a72      	ldr	r2, [pc, #456]	; (80023c0 <HAL_RCC_OscConfig+0x758>)
 80021f6:	4b72      	ldr	r3, [pc, #456]	; (80023c0 <HAL_RCC_OscConfig+0x758>)
 80021f8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80021fa:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80021fe:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002204:	2b00      	cmp	r3, #0
 8002206:	f000 80d5 	beq.w	80023b4 <HAL_RCC_OscConfig+0x74c>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_CFGR_SWS_PLL)
 800220a:	69bb      	ldr	r3, [r7, #24]
 800220c:	2b0c      	cmp	r3, #12
 800220e:	f000 808e 	beq.w	800232e <HAL_RCC_OscConfig+0x6c6>
    {
      if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002216:	2b02      	cmp	r3, #2
 8002218:	d15b      	bne.n	80022d2 <HAL_RCC_OscConfig+0x66a>
#endif /* RCC_PLLP_SUPPORT */
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800221a:	4a69      	ldr	r2, [pc, #420]	; (80023c0 <HAL_RCC_OscConfig+0x758>)
 800221c:	4b68      	ldr	r3, [pc, #416]	; (80023c0 <HAL_RCC_OscConfig+0x758>)
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002224:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002226:	f7fe ff19 	bl	800105c <HAL_GetTick>
 800222a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800222c:	e008      	b.n	8002240 <HAL_RCC_OscConfig+0x5d8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800222e:	f7fe ff15 	bl	800105c <HAL_GetTick>
 8002232:	4602      	mov	r2, r0
 8002234:	693b      	ldr	r3, [r7, #16]
 8002236:	1ad3      	subs	r3, r2, r3
 8002238:	2b02      	cmp	r3, #2
 800223a:	d901      	bls.n	8002240 <HAL_RCC_OscConfig+0x5d8>
          {
            return HAL_TIMEOUT;
 800223c:	2303      	movs	r3, #3
 800223e:	e0ba      	b.n	80023b6 <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002240:	4b5f      	ldr	r3, [pc, #380]	; (80023c0 <HAL_RCC_OscConfig+0x758>)
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002248:	2b00      	cmp	r3, #0
 800224a:	d1f0      	bne.n	800222e <HAL_RCC_OscConfig+0x5c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800224c:	485c      	ldr	r0, [pc, #368]	; (80023c0 <HAL_RCC_OscConfig+0x758>)
 800224e:	4b5c      	ldr	r3, [pc, #368]	; (80023c0 <HAL_RCC_OscConfig+0x758>)
 8002250:	68da      	ldr	r2, [r3, #12]
 8002252:	4b5c      	ldr	r3, [pc, #368]	; (80023c4 <HAL_RCC_OscConfig+0x75c>)
 8002254:	4013      	ands	r3, r2
 8002256:	687a      	ldr	r2, [r7, #4]
 8002258:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 800225a:	687a      	ldr	r2, [r7, #4]
 800225c:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800225e:	3a01      	subs	r2, #1
 8002260:	0112      	lsls	r2, r2, #4
 8002262:	4311      	orrs	r1, r2
 8002264:	687a      	ldr	r2, [r7, #4]
 8002266:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002268:	0212      	lsls	r2, r2, #8
 800226a:	4311      	orrs	r1, r2
 800226c:	687a      	ldr	r2, [r7, #4]
 800226e:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8002270:	0852      	lsrs	r2, r2, #1
 8002272:	3a01      	subs	r2, #1
 8002274:	0552      	lsls	r2, r2, #21
 8002276:	4311      	orrs	r1, r2
 8002278:	687a      	ldr	r2, [r7, #4]
 800227a:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800227c:	0852      	lsrs	r2, r2, #1
 800227e:	3a01      	subs	r2, #1
 8002280:	0652      	lsls	r2, r2, #25
 8002282:	4311      	orrs	r1, r2
 8002284:	687a      	ldr	r2, [r7, #4]
 8002286:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002288:	0912      	lsrs	r2, r2, #4
 800228a:	0452      	lsls	r2, r2, #17
 800228c:	430a      	orrs	r2, r1
 800228e:	4313      	orrs	r3, r2
 8002290:	60c3      	str	r3, [r0, #12]
#endif
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002292:	4a4b      	ldr	r2, [pc, #300]	; (80023c0 <HAL_RCC_OscConfig+0x758>)
 8002294:	4b4a      	ldr	r3, [pc, #296]	; (80023c0 <HAL_RCC_OscConfig+0x758>)
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800229c:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800229e:	4a48      	ldr	r2, [pc, #288]	; (80023c0 <HAL_RCC_OscConfig+0x758>)
 80022a0:	4b47      	ldr	r3, [pc, #284]	; (80023c0 <HAL_RCC_OscConfig+0x758>)
 80022a2:	68db      	ldr	r3, [r3, #12]
 80022a4:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80022a8:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022aa:	f7fe fed7 	bl	800105c <HAL_GetTick>
 80022ae:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80022b0:	e008      	b.n	80022c4 <HAL_RCC_OscConfig+0x65c>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80022b2:	f7fe fed3 	bl	800105c <HAL_GetTick>
 80022b6:	4602      	mov	r2, r0
 80022b8:	693b      	ldr	r3, [r7, #16]
 80022ba:	1ad3      	subs	r3, r2, r3
 80022bc:	2b02      	cmp	r3, #2
 80022be:	d901      	bls.n	80022c4 <HAL_RCC_OscConfig+0x65c>
          {
            return HAL_TIMEOUT;
 80022c0:	2303      	movs	r3, #3
 80022c2:	e078      	b.n	80023b6 <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80022c4:	4b3e      	ldr	r3, [pc, #248]	; (80023c0 <HAL_RCC_OscConfig+0x758>)
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80022cc:	2b00      	cmp	r3, #0
 80022ce:	d0f0      	beq.n	80022b2 <HAL_RCC_OscConfig+0x64a>
 80022d0:	e070      	b.n	80023b4 <HAL_RCC_OscConfig+0x74c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80022d2:	4a3b      	ldr	r2, [pc, #236]	; (80023c0 <HAL_RCC_OscConfig+0x758>)
 80022d4:	4b3a      	ldr	r3, [pc, #232]	; (80023c0 <HAL_RCC_OscConfig+0x758>)
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80022dc:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 80022de:	4b38      	ldr	r3, [pc, #224]	; (80023c0 <HAL_RCC_OscConfig+0x758>)
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	d105      	bne.n	80022f6 <HAL_RCC_OscConfig+0x68e>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 80022ea:	4a35      	ldr	r2, [pc, #212]	; (80023c0 <HAL_RCC_OscConfig+0x758>)
 80022ec:	4b34      	ldr	r3, [pc, #208]	; (80023c0 <HAL_RCC_OscConfig+0x758>)
 80022ee:	68db      	ldr	r3, [r3, #12]
 80022f0:	f023 0303 	bic.w	r3, r3, #3
 80022f4:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80022f6:	4a32      	ldr	r2, [pc, #200]	; (80023c0 <HAL_RCC_OscConfig+0x758>)
 80022f8:	4b31      	ldr	r3, [pc, #196]	; (80023c0 <HAL_RCC_OscConfig+0x758>)
 80022fa:	68db      	ldr	r3, [r3, #12]
 80022fc:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8002300:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002304:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002306:	f7fe fea9 	bl	800105c <HAL_GetTick>
 800230a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800230c:	e008      	b.n	8002320 <HAL_RCC_OscConfig+0x6b8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800230e:	f7fe fea5 	bl	800105c <HAL_GetTick>
 8002312:	4602      	mov	r2, r0
 8002314:	693b      	ldr	r3, [r7, #16]
 8002316:	1ad3      	subs	r3, r2, r3
 8002318:	2b02      	cmp	r3, #2
 800231a:	d901      	bls.n	8002320 <HAL_RCC_OscConfig+0x6b8>
          {
            return HAL_TIMEOUT;
 800231c:	2303      	movs	r3, #3
 800231e:	e04a      	b.n	80023b6 <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002320:	4b27      	ldr	r3, [pc, #156]	; (80023c0 <HAL_RCC_OscConfig+0x758>)
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002328:	2b00      	cmp	r3, #0
 800232a:	d1f0      	bne.n	800230e <HAL_RCC_OscConfig+0x6a6>
 800232c:	e042      	b.n	80023b4 <HAL_RCC_OscConfig+0x74c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002332:	2b01      	cmp	r3, #1
 8002334:	d101      	bne.n	800233a <HAL_RCC_OscConfig+0x6d2>
      {
        return HAL_ERROR;
 8002336:	2301      	movs	r3, #1
 8002338:	e03d      	b.n	80023b6 <HAL_RCC_OscConfig+0x74e>
      }
      else
      {
        pll_config = RCC->PLLCFGR;
 800233a:	4b21      	ldr	r3, [pc, #132]	; (80023c0 <HAL_RCC_OscConfig+0x758>)
 800233c:	68db      	ldr	r3, [r3, #12]
 800233e:	617b      	str	r3, [r7, #20]
        /* Do not return HAL_ERROR if request repeats the current configuration */
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002340:	697b      	ldr	r3, [r7, #20]
 8002342:	f003 0203 	and.w	r2, r3, #3
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800234a:	429a      	cmp	r2, r3
 800234c:	d130      	bne.n	80023b0 <HAL_RCC_OscConfig+0x748>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800234e:	697b      	ldr	r3, [r7, #20]
 8002350:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002358:	3b01      	subs	r3, #1
 800235a:	011b      	lsls	r3, r3, #4
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800235c:	429a      	cmp	r2, r3
 800235e:	d127      	bne.n	80023b0 <HAL_RCC_OscConfig+0x748>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002360:	697b      	ldr	r3, [r7, #20]
 8002362:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800236a:	021b      	lsls	r3, r3, #8
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800236c:	429a      	cmp	r2, r3
 800236e:	d11f      	bne.n	80023b0 <HAL_RCC_OscConfig+0x748>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002370:	697b      	ldr	r3, [r7, #20]
 8002372:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002376:	687a      	ldr	r2, [r7, #4]
 8002378:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800237a:	2a07      	cmp	r2, #7
 800237c:	bf14      	ite	ne
 800237e:	2201      	movne	r2, #1
 8002380:	2200      	moveq	r2, #0
 8002382:	b2d2      	uxtb	r2, r2
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002384:	4293      	cmp	r3, r2
 8002386:	d113      	bne.n	80023b0 <HAL_RCC_OscConfig+0x748>
#endif
#endif
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002388:	697b      	ldr	r3, [r7, #20]
 800238a:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002392:	085b      	lsrs	r3, r3, #1
 8002394:	3b01      	subs	r3, #1
 8002396:	055b      	lsls	r3, r3, #21
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002398:	429a      	cmp	r2, r3
 800239a:	d109      	bne.n	80023b0 <HAL_RCC_OscConfig+0x748>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800239c:	697b      	ldr	r3, [r7, #20]
 800239e:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023a6:	085b      	lsrs	r3, r3, #1
 80023a8:	3b01      	subs	r3, #1
 80023aa:	065b      	lsls	r3, r3, #25
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80023ac:	429a      	cmp	r2, r3
 80023ae:	d001      	beq.n	80023b4 <HAL_RCC_OscConfig+0x74c>
        {
          return HAL_ERROR;
 80023b0:	2301      	movs	r3, #1
 80023b2:	e000      	b.n	80023b6 <HAL_RCC_OscConfig+0x74e>
        }
      }
    }
  }
  return HAL_OK;
 80023b4:	2300      	movs	r3, #0
}
 80023b6:	4618      	mov	r0, r3
 80023b8:	3720      	adds	r7, #32
 80023ba:	46bd      	mov	sp, r7
 80023bc:	bd80      	pop	{r7, pc}
 80023be:	bf00      	nop
 80023c0:	40021000 	.word	0x40021000
 80023c4:	f99d808c 	.word	0xf99d808c

080023c8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80023c8:	b580      	push	{r7, lr}
 80023ca:	b084      	sub	sp, #16
 80023cc:	af00      	add	r7, sp, #0
 80023ce:	6078      	str	r0, [r7, #4]
 80023d0:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d101      	bne.n	80023dc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80023d8:	2301      	movs	r3, #1
 80023da:	e0c8      	b.n	800256e <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80023dc:	4b66      	ldr	r3, [pc, #408]	; (8002578 <HAL_RCC_ClockConfig+0x1b0>)
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	f003 0207 	and.w	r2, r3, #7
 80023e4:	683b      	ldr	r3, [r7, #0]
 80023e6:	429a      	cmp	r2, r3
 80023e8:	d210      	bcs.n	800240c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80023ea:	4963      	ldr	r1, [pc, #396]	; (8002578 <HAL_RCC_ClockConfig+0x1b0>)
 80023ec:	4b62      	ldr	r3, [pc, #392]	; (8002578 <HAL_RCC_ClockConfig+0x1b0>)
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	f023 0207 	bic.w	r2, r3, #7
 80023f4:	683b      	ldr	r3, [r7, #0]
 80023f6:	4313      	orrs	r3, r2
 80023f8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80023fa:	4b5f      	ldr	r3, [pc, #380]	; (8002578 <HAL_RCC_ClockConfig+0x1b0>)
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	f003 0207 	and.w	r2, r3, #7
 8002402:	683b      	ldr	r3, [r7, #0]
 8002404:	429a      	cmp	r2, r3
 8002406:	d001      	beq.n	800240c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002408:	2301      	movs	r3, #1
 800240a:	e0b0      	b.n	800256e <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	f003 0301 	and.w	r3, r3, #1
 8002414:	2b00      	cmp	r3, #0
 8002416:	d04c      	beq.n	80024b2 <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	685b      	ldr	r3, [r3, #4]
 800241c:	2b03      	cmp	r3, #3
 800241e:	d107      	bne.n	8002430 <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002420:	4b56      	ldr	r3, [pc, #344]	; (800257c <HAL_RCC_ClockConfig+0x1b4>)
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002428:	2b00      	cmp	r3, #0
 800242a:	d121      	bne.n	8002470 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 800242c:	2301      	movs	r3, #1
 800242e:	e09e      	b.n	800256e <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	685b      	ldr	r3, [r3, #4]
 8002434:	2b02      	cmp	r3, #2
 8002436:	d107      	bne.n	8002448 <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002438:	4b50      	ldr	r3, [pc, #320]	; (800257c <HAL_RCC_ClockConfig+0x1b4>)
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002440:	2b00      	cmp	r3, #0
 8002442:	d115      	bne.n	8002470 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8002444:	2301      	movs	r3, #1
 8002446:	e092      	b.n	800256e <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	685b      	ldr	r3, [r3, #4]
 800244c:	2b00      	cmp	r3, #0
 800244e:	d107      	bne.n	8002460 <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002450:	4b4a      	ldr	r3, [pc, #296]	; (800257c <HAL_RCC_ClockConfig+0x1b4>)
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	f003 0302 	and.w	r3, r3, #2
 8002458:	2b00      	cmp	r3, #0
 800245a:	d109      	bne.n	8002470 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 800245c:	2301      	movs	r3, #1
 800245e:	e086      	b.n	800256e <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002460:	4b46      	ldr	r3, [pc, #280]	; (800257c <HAL_RCC_ClockConfig+0x1b4>)
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002468:	2b00      	cmp	r3, #0
 800246a:	d101      	bne.n	8002470 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 800246c:	2301      	movs	r3, #1
 800246e:	e07e      	b.n	800256e <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002470:	4942      	ldr	r1, [pc, #264]	; (800257c <HAL_RCC_ClockConfig+0x1b4>)
 8002472:	4b42      	ldr	r3, [pc, #264]	; (800257c <HAL_RCC_ClockConfig+0x1b4>)
 8002474:	689b      	ldr	r3, [r3, #8]
 8002476:	f023 0203 	bic.w	r2, r3, #3
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	685b      	ldr	r3, [r3, #4]
 800247e:	4313      	orrs	r3, r2
 8002480:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002482:	f7fe fdeb 	bl	800105c <HAL_GetTick>
 8002486:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002488:	e00a      	b.n	80024a0 <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800248a:	f7fe fde7 	bl	800105c <HAL_GetTick>
 800248e:	4602      	mov	r2, r0
 8002490:	68fb      	ldr	r3, [r7, #12]
 8002492:	1ad3      	subs	r3, r2, r3
 8002494:	f241 3288 	movw	r2, #5000	; 0x1388
 8002498:	4293      	cmp	r3, r2
 800249a:	d901      	bls.n	80024a0 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 800249c:	2303      	movs	r3, #3
 800249e:	e066      	b.n	800256e <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80024a0:	4b36      	ldr	r3, [pc, #216]	; (800257c <HAL_RCC_ClockConfig+0x1b4>)
 80024a2:	689b      	ldr	r3, [r3, #8]
 80024a4:	f003 020c 	and.w	r2, r3, #12
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	685b      	ldr	r3, [r3, #4]
 80024ac:	009b      	lsls	r3, r3, #2
 80024ae:	429a      	cmp	r2, r3
 80024b0:	d1eb      	bne.n	800248a <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	f003 0302 	and.w	r3, r3, #2
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	d008      	beq.n	80024d0 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80024be:	492f      	ldr	r1, [pc, #188]	; (800257c <HAL_RCC_ClockConfig+0x1b4>)
 80024c0:	4b2e      	ldr	r3, [pc, #184]	; (800257c <HAL_RCC_ClockConfig+0x1b4>)
 80024c2:	689b      	ldr	r3, [r3, #8]
 80024c4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	689b      	ldr	r3, [r3, #8]
 80024cc:	4313      	orrs	r3, r2
 80024ce:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80024d0:	4b29      	ldr	r3, [pc, #164]	; (8002578 <HAL_RCC_ClockConfig+0x1b0>)
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	f003 0207 	and.w	r2, r3, #7
 80024d8:	683b      	ldr	r3, [r7, #0]
 80024da:	429a      	cmp	r2, r3
 80024dc:	d910      	bls.n	8002500 <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80024de:	4926      	ldr	r1, [pc, #152]	; (8002578 <HAL_RCC_ClockConfig+0x1b0>)
 80024e0:	4b25      	ldr	r3, [pc, #148]	; (8002578 <HAL_RCC_ClockConfig+0x1b0>)
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	f023 0207 	bic.w	r2, r3, #7
 80024e8:	683b      	ldr	r3, [r7, #0]
 80024ea:	4313      	orrs	r3, r2
 80024ec:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80024ee:	4b22      	ldr	r3, [pc, #136]	; (8002578 <HAL_RCC_ClockConfig+0x1b0>)
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	f003 0207 	and.w	r2, r3, #7
 80024f6:	683b      	ldr	r3, [r7, #0]
 80024f8:	429a      	cmp	r2, r3
 80024fa:	d001      	beq.n	8002500 <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 80024fc:	2301      	movs	r3, #1
 80024fe:	e036      	b.n	800256e <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	f003 0304 	and.w	r3, r3, #4
 8002508:	2b00      	cmp	r3, #0
 800250a:	d008      	beq.n	800251e <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800250c:	491b      	ldr	r1, [pc, #108]	; (800257c <HAL_RCC_ClockConfig+0x1b4>)
 800250e:	4b1b      	ldr	r3, [pc, #108]	; (800257c <HAL_RCC_ClockConfig+0x1b4>)
 8002510:	689b      	ldr	r3, [r3, #8]
 8002512:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	68db      	ldr	r3, [r3, #12]
 800251a:	4313      	orrs	r3, r2
 800251c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	f003 0308 	and.w	r3, r3, #8
 8002526:	2b00      	cmp	r3, #0
 8002528:	d009      	beq.n	800253e <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800252a:	4914      	ldr	r1, [pc, #80]	; (800257c <HAL_RCC_ClockConfig+0x1b4>)
 800252c:	4b13      	ldr	r3, [pc, #76]	; (800257c <HAL_RCC_ClockConfig+0x1b4>)
 800252e:	689b      	ldr	r3, [r3, #8]
 8002530:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	691b      	ldr	r3, [r3, #16]
 8002538:	00db      	lsls	r3, r3, #3
 800253a:	4313      	orrs	r3, r2
 800253c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800253e:	f000 f825 	bl	800258c <HAL_RCC_GetSysClockFreq>
 8002542:	4601      	mov	r1, r0
 8002544:	4b0d      	ldr	r3, [pc, #52]	; (800257c <HAL_RCC_ClockConfig+0x1b4>)
 8002546:	689b      	ldr	r3, [r3, #8]
 8002548:	091b      	lsrs	r3, r3, #4
 800254a:	f003 030f 	and.w	r3, r3, #15
 800254e:	4a0c      	ldr	r2, [pc, #48]	; (8002580 <HAL_RCC_ClockConfig+0x1b8>)
 8002550:	5cd3      	ldrb	r3, [r2, r3]
 8002552:	f003 031f 	and.w	r3, r3, #31
 8002556:	fa21 f303 	lsr.w	r3, r1, r3
 800255a:	4a0a      	ldr	r2, [pc, #40]	; (8002584 <HAL_RCC_ClockConfig+0x1bc>)
 800255c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800255e:	4b0a      	ldr	r3, [pc, #40]	; (8002588 <HAL_RCC_ClockConfig+0x1c0>)
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	4618      	mov	r0, r3
 8002564:	f7fe fd2e 	bl	8000fc4 <HAL_InitTick>
 8002568:	4603      	mov	r3, r0
 800256a:	72fb      	strb	r3, [r7, #11]

  return status;
 800256c:	7afb      	ldrb	r3, [r7, #11]
}
 800256e:	4618      	mov	r0, r3
 8002570:	3710      	adds	r7, #16
 8002572:	46bd      	mov	sp, r7
 8002574:	bd80      	pop	{r7, pc}
 8002576:	bf00      	nop
 8002578:	40022000 	.word	0x40022000
 800257c:	40021000 	.word	0x40021000
 8002580:	0800a794 	.word	0x0800a794
 8002584:	2000000c 	.word	0x2000000c
 8002588:	20000000 	.word	0x20000000

0800258c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800258c:	b480      	push	{r7}
 800258e:	b089      	sub	sp, #36	; 0x24
 8002590:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8002592:	2300      	movs	r3, #0
 8002594:	61fb      	str	r3, [r7, #28]
 8002596:	2300      	movs	r3, #0
 8002598:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800259a:	4b3d      	ldr	r3, [pc, #244]	; (8002690 <HAL_RCC_GetSysClockFreq+0x104>)
 800259c:	689b      	ldr	r3, [r3, #8]
 800259e:	f003 030c 	and.w	r3, r3, #12
 80025a2:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80025a4:	4b3a      	ldr	r3, [pc, #232]	; (8002690 <HAL_RCC_GetSysClockFreq+0x104>)
 80025a6:	68db      	ldr	r3, [r3, #12]
 80025a8:	f003 0303 	and.w	r3, r3, #3
 80025ac:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80025ae:	693b      	ldr	r3, [r7, #16]
 80025b0:	2b00      	cmp	r3, #0
 80025b2:	d005      	beq.n	80025c0 <HAL_RCC_GetSysClockFreq+0x34>
 80025b4:	693b      	ldr	r3, [r7, #16]
 80025b6:	2b0c      	cmp	r3, #12
 80025b8:	d121      	bne.n	80025fe <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80025ba:	68fb      	ldr	r3, [r7, #12]
 80025bc:	2b01      	cmp	r3, #1
 80025be:	d11e      	bne.n	80025fe <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80025c0:	4b33      	ldr	r3, [pc, #204]	; (8002690 <HAL_RCC_GetSysClockFreq+0x104>)
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	f003 0308 	and.w	r3, r3, #8
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d107      	bne.n	80025dc <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80025cc:	4b30      	ldr	r3, [pc, #192]	; (8002690 <HAL_RCC_GetSysClockFreq+0x104>)
 80025ce:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80025d2:	0a1b      	lsrs	r3, r3, #8
 80025d4:	f003 030f 	and.w	r3, r3, #15
 80025d8:	61fb      	str	r3, [r7, #28]
 80025da:	e005      	b.n	80025e8 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80025dc:	4b2c      	ldr	r3, [pc, #176]	; (8002690 <HAL_RCC_GetSysClockFreq+0x104>)
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	091b      	lsrs	r3, r3, #4
 80025e2:	f003 030f 	and.w	r3, r3, #15
 80025e6:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80025e8:	4a2a      	ldr	r2, [pc, #168]	; (8002694 <HAL_RCC_GetSysClockFreq+0x108>)
 80025ea:	69fb      	ldr	r3, [r7, #28]
 80025ec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80025f0:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80025f2:	693b      	ldr	r3, [r7, #16]
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	d10d      	bne.n	8002614 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80025f8:	69fb      	ldr	r3, [r7, #28]
 80025fa:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80025fc:	e00a      	b.n	8002614 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80025fe:	693b      	ldr	r3, [r7, #16]
 8002600:	2b04      	cmp	r3, #4
 8002602:	d102      	bne.n	800260a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002604:	4b24      	ldr	r3, [pc, #144]	; (8002698 <HAL_RCC_GetSysClockFreq+0x10c>)
 8002606:	61bb      	str	r3, [r7, #24]
 8002608:	e004      	b.n	8002614 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800260a:	693b      	ldr	r3, [r7, #16]
 800260c:	2b08      	cmp	r3, #8
 800260e:	d101      	bne.n	8002614 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002610:	4b22      	ldr	r3, [pc, #136]	; (800269c <HAL_RCC_GetSysClockFreq+0x110>)
 8002612:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8002614:	693b      	ldr	r3, [r7, #16]
 8002616:	2b0c      	cmp	r3, #12
 8002618:	d133      	bne.n	8002682 <HAL_RCC_GetSysClockFreq+0xf6>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800261a:	4b1d      	ldr	r3, [pc, #116]	; (8002690 <HAL_RCC_GetSysClockFreq+0x104>)
 800261c:	68db      	ldr	r3, [r3, #12]
 800261e:	f003 0303 	and.w	r3, r3, #3
 8002622:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002624:	68bb      	ldr	r3, [r7, #8]
 8002626:	2b02      	cmp	r3, #2
 8002628:	d002      	beq.n	8002630 <HAL_RCC_GetSysClockFreq+0xa4>
 800262a:	2b03      	cmp	r3, #3
 800262c:	d003      	beq.n	8002636 <HAL_RCC_GetSysClockFreq+0xaa>
 800262e:	e005      	b.n	800263c <HAL_RCC_GetSysClockFreq+0xb0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8002630:	4b19      	ldr	r3, [pc, #100]	; (8002698 <HAL_RCC_GetSysClockFreq+0x10c>)
 8002632:	617b      	str	r3, [r7, #20]
      break;
 8002634:	e005      	b.n	8002642 <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8002636:	4b19      	ldr	r3, [pc, #100]	; (800269c <HAL_RCC_GetSysClockFreq+0x110>)
 8002638:	617b      	str	r3, [r7, #20]
      break;
 800263a:	e002      	b.n	8002642 <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800263c:	69fb      	ldr	r3, [r7, #28]
 800263e:	617b      	str	r3, [r7, #20]
      break;
 8002640:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002642:	4b13      	ldr	r3, [pc, #76]	; (8002690 <HAL_RCC_GetSysClockFreq+0x104>)
 8002644:	68db      	ldr	r3, [r3, #12]
 8002646:	091b      	lsrs	r3, r3, #4
 8002648:	f003 0307 	and.w	r3, r3, #7
 800264c:	3301      	adds	r3, #1
 800264e:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002650:	4b0f      	ldr	r3, [pc, #60]	; (8002690 <HAL_RCC_GetSysClockFreq+0x104>)
 8002652:	68db      	ldr	r3, [r3, #12]
 8002654:	0a1b      	lsrs	r3, r3, #8
 8002656:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800265a:	697a      	ldr	r2, [r7, #20]
 800265c:	fb02 f203 	mul.w	r2, r2, r3
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	fbb2 f3f3 	udiv	r3, r2, r3
 8002666:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002668:	4b09      	ldr	r3, [pc, #36]	; (8002690 <HAL_RCC_GetSysClockFreq+0x104>)
 800266a:	68db      	ldr	r3, [r3, #12]
 800266c:	0e5b      	lsrs	r3, r3, #25
 800266e:	f003 0303 	and.w	r3, r3, #3
 8002672:	3301      	adds	r3, #1
 8002674:	005b      	lsls	r3, r3, #1
 8002676:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8002678:	697a      	ldr	r2, [r7, #20]
 800267a:	683b      	ldr	r3, [r7, #0]
 800267c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002680:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8002682:	69bb      	ldr	r3, [r7, #24]
}
 8002684:	4618      	mov	r0, r3
 8002686:	3724      	adds	r7, #36	; 0x24
 8002688:	46bd      	mov	sp, r7
 800268a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800268e:	4770      	bx	lr
 8002690:	40021000 	.word	0x40021000
 8002694:	0800a7ac 	.word	0x0800a7ac
 8002698:	00f42400 	.word	0x00f42400
 800269c:	007a1200 	.word	0x007a1200

080026a0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80026a0:	b480      	push	{r7}
 80026a2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80026a4:	4b03      	ldr	r3, [pc, #12]	; (80026b4 <HAL_RCC_GetHCLKFreq+0x14>)
 80026a6:	681b      	ldr	r3, [r3, #0]
}
 80026a8:	4618      	mov	r0, r3
 80026aa:	46bd      	mov	sp, r7
 80026ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b0:	4770      	bx	lr
 80026b2:	bf00      	nop
 80026b4:	2000000c 	.word	0x2000000c

080026b8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80026b8:	b580      	push	{r7, lr}
 80026ba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80026bc:	f7ff fff0 	bl	80026a0 <HAL_RCC_GetHCLKFreq>
 80026c0:	4601      	mov	r1, r0
 80026c2:	4b06      	ldr	r3, [pc, #24]	; (80026dc <HAL_RCC_GetPCLK1Freq+0x24>)
 80026c4:	689b      	ldr	r3, [r3, #8]
 80026c6:	0a1b      	lsrs	r3, r3, #8
 80026c8:	f003 0307 	and.w	r3, r3, #7
 80026cc:	4a04      	ldr	r2, [pc, #16]	; (80026e0 <HAL_RCC_GetPCLK1Freq+0x28>)
 80026ce:	5cd3      	ldrb	r3, [r2, r3]
 80026d0:	f003 031f 	and.w	r3, r3, #31
 80026d4:	fa21 f303 	lsr.w	r3, r1, r3
}
 80026d8:	4618      	mov	r0, r3
 80026da:	bd80      	pop	{r7, pc}
 80026dc:	40021000 	.word	0x40021000
 80026e0:	0800a7a4 	.word	0x0800a7a4

080026e4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80026e4:	b580      	push	{r7, lr}
 80026e6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80026e8:	f7ff ffda 	bl	80026a0 <HAL_RCC_GetHCLKFreq>
 80026ec:	4601      	mov	r1, r0
 80026ee:	4b06      	ldr	r3, [pc, #24]	; (8002708 <HAL_RCC_GetPCLK2Freq+0x24>)
 80026f0:	689b      	ldr	r3, [r3, #8]
 80026f2:	0adb      	lsrs	r3, r3, #11
 80026f4:	f003 0307 	and.w	r3, r3, #7
 80026f8:	4a04      	ldr	r2, [pc, #16]	; (800270c <HAL_RCC_GetPCLK2Freq+0x28>)
 80026fa:	5cd3      	ldrb	r3, [r2, r3]
 80026fc:	f003 031f 	and.w	r3, r3, #31
 8002700:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002704:	4618      	mov	r0, r3
 8002706:	bd80      	pop	{r7, pc}
 8002708:	40021000 	.word	0x40021000
 800270c:	0800a7a4 	.word	0x0800a7a4

08002710 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002710:	b580      	push	{r7, lr}
 8002712:	b086      	sub	sp, #24
 8002714:	af00      	add	r7, sp, #0
 8002716:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002718:	2300      	movs	r3, #0
 800271a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800271c:	4b2a      	ldr	r3, [pc, #168]	; (80027c8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800271e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002720:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002724:	2b00      	cmp	r3, #0
 8002726:	d003      	beq.n	8002730 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002728:	f7ff fa3a 	bl	8001ba0 <HAL_PWREx_GetVoltageRange>
 800272c:	6178      	str	r0, [r7, #20]
 800272e:	e014      	b.n	800275a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002730:	4a25      	ldr	r2, [pc, #148]	; (80027c8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002732:	4b25      	ldr	r3, [pc, #148]	; (80027c8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002734:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002736:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800273a:	6593      	str	r3, [r2, #88]	; 0x58
 800273c:	4b22      	ldr	r3, [pc, #136]	; (80027c8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800273e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002740:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002744:	60fb      	str	r3, [r7, #12]
 8002746:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002748:	f7ff fa2a 	bl	8001ba0 <HAL_PWREx_GetVoltageRange>
 800274c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800274e:	4a1e      	ldr	r2, [pc, #120]	; (80027c8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002750:	4b1d      	ldr	r3, [pc, #116]	; (80027c8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002752:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002754:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002758:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800275a:	697b      	ldr	r3, [r7, #20]
 800275c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002760:	d10b      	bne.n	800277a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	2b80      	cmp	r3, #128	; 0x80
 8002766:	d919      	bls.n	800279c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	2ba0      	cmp	r3, #160	; 0xa0
 800276c:	d902      	bls.n	8002774 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800276e:	2302      	movs	r3, #2
 8002770:	613b      	str	r3, [r7, #16]
 8002772:	e013      	b.n	800279c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002774:	2301      	movs	r3, #1
 8002776:	613b      	str	r3, [r7, #16]
 8002778:	e010      	b.n	800279c <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	2b80      	cmp	r3, #128	; 0x80
 800277e:	d902      	bls.n	8002786 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8002780:	2303      	movs	r3, #3
 8002782:	613b      	str	r3, [r7, #16]
 8002784:	e00a      	b.n	800279c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	2b80      	cmp	r3, #128	; 0x80
 800278a:	d102      	bne.n	8002792 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800278c:	2302      	movs	r3, #2
 800278e:	613b      	str	r3, [r7, #16]
 8002790:	e004      	b.n	800279c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	2b70      	cmp	r3, #112	; 0x70
 8002796:	d101      	bne.n	800279c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002798:	2301      	movs	r3, #1
 800279a:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800279c:	490b      	ldr	r1, [pc, #44]	; (80027cc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800279e:	4b0b      	ldr	r3, [pc, #44]	; (80027cc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	f023 0207 	bic.w	r2, r3, #7
 80027a6:	693b      	ldr	r3, [r7, #16]
 80027a8:	4313      	orrs	r3, r2
 80027aa:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80027ac:	4b07      	ldr	r3, [pc, #28]	; (80027cc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	f003 0207 	and.w	r2, r3, #7
 80027b4:	693b      	ldr	r3, [r7, #16]
 80027b6:	429a      	cmp	r2, r3
 80027b8:	d001      	beq.n	80027be <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80027ba:	2301      	movs	r3, #1
 80027bc:	e000      	b.n	80027c0 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80027be:	2300      	movs	r3, #0
}
 80027c0:	4618      	mov	r0, r3
 80027c2:	3718      	adds	r7, #24
 80027c4:	46bd      	mov	sp, r7
 80027c6:	bd80      	pop	{r7, pc}
 80027c8:	40021000 	.word	0x40021000
 80027cc:	40022000 	.word	0x40022000

080027d0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80027d0:	b580      	push	{r7, lr}
 80027d2:	b086      	sub	sp, #24
 80027d4:	af00      	add	r7, sp, #0
 80027d6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80027d8:	2300      	movs	r3, #0
 80027da:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80027dc:	2300      	movs	r3, #0
 80027de:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80027e8:	2b00      	cmp	r3, #0
 80027ea:	d03f      	beq.n	800286c <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80027f0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80027f4:	d01c      	beq.n	8002830 <HAL_RCCEx_PeriphCLKConfig+0x60>
 80027f6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80027fa:	d802      	bhi.n	8002802 <HAL_RCCEx_PeriphCLKConfig+0x32>
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	d00e      	beq.n	800281e <HAL_RCCEx_PeriphCLKConfig+0x4e>
 8002800:	e01f      	b.n	8002842 <HAL_RCCEx_PeriphCLKConfig+0x72>
 8002802:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8002806:	d003      	beq.n	8002810 <HAL_RCCEx_PeriphCLKConfig+0x40>
 8002808:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800280c:	d01c      	beq.n	8002848 <HAL_RCCEx_PeriphCLKConfig+0x78>
 800280e:	e018      	b.n	8002842 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002810:	4a85      	ldr	r2, [pc, #532]	; (8002a28 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002812:	4b85      	ldr	r3, [pc, #532]	; (8002a28 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002814:	68db      	ldr	r3, [r3, #12]
 8002816:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800281a:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800281c:	e015      	b.n	800284a <HAL_RCCEx_PeriphCLKConfig+0x7a>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	3304      	adds	r3, #4
 8002822:	2100      	movs	r1, #0
 8002824:	4618      	mov	r0, r3
 8002826:	f000 fab9 	bl	8002d9c <RCCEx_PLLSAI1_Config>
 800282a:	4603      	mov	r3, r0
 800282c:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800282e:	e00c      	b.n	800284a <HAL_RCCEx_PeriphCLKConfig+0x7a>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	3320      	adds	r3, #32
 8002834:	2100      	movs	r1, #0
 8002836:	4618      	mov	r0, r3
 8002838:	f000 fba0 	bl	8002f7c <RCCEx_PLLSAI2_Config>
 800283c:	4603      	mov	r3, r0
 800283e:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002840:	e003      	b.n	800284a <HAL_RCCEx_PeriphCLKConfig+0x7a>
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002842:	2301      	movs	r3, #1
 8002844:	74fb      	strb	r3, [r7, #19]
      break;
 8002846:	e000      	b.n	800284a <HAL_RCCEx_PeriphCLKConfig+0x7a>
      break;
 8002848:	bf00      	nop
    }

    if(ret == HAL_OK)
 800284a:	7cfb      	ldrb	r3, [r7, #19]
 800284c:	2b00      	cmp	r3, #0
 800284e:	d10b      	bne.n	8002868 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002850:	4975      	ldr	r1, [pc, #468]	; (8002a28 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002852:	4b75      	ldr	r3, [pc, #468]	; (8002a28 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002854:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002858:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002860:	4313      	orrs	r3, r2
 8002862:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8002866:	e001      	b.n	800286c <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002868:	7cfb      	ldrb	r3, [r7, #19]
 800286a:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002874:	2b00      	cmp	r3, #0
 8002876:	d03f      	beq.n	80028f8 <HAL_RCCEx_PeriphCLKConfig+0x128>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800287c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002880:	d01c      	beq.n	80028bc <HAL_RCCEx_PeriphCLKConfig+0xec>
 8002882:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002886:	d802      	bhi.n	800288e <HAL_RCCEx_PeriphCLKConfig+0xbe>
 8002888:	2b00      	cmp	r3, #0
 800288a:	d00e      	beq.n	80028aa <HAL_RCCEx_PeriphCLKConfig+0xda>
 800288c:	e01f      	b.n	80028ce <HAL_RCCEx_PeriphCLKConfig+0xfe>
 800288e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002892:	d003      	beq.n	800289c <HAL_RCCEx_PeriphCLKConfig+0xcc>
 8002894:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8002898:	d01c      	beq.n	80028d4 <HAL_RCCEx_PeriphCLKConfig+0x104>
 800289a:	e018      	b.n	80028ce <HAL_RCCEx_PeriphCLKConfig+0xfe>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800289c:	4a62      	ldr	r2, [pc, #392]	; (8002a28 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800289e:	4b62      	ldr	r3, [pc, #392]	; (8002a28 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80028a0:	68db      	ldr	r3, [r3, #12]
 80028a2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80028a6:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80028a8:	e015      	b.n	80028d6 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	3304      	adds	r3, #4
 80028ae:	2100      	movs	r1, #0
 80028b0:	4618      	mov	r0, r3
 80028b2:	f000 fa73 	bl	8002d9c <RCCEx_PLLSAI1_Config>
 80028b6:	4603      	mov	r3, r0
 80028b8:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80028ba:	e00c      	b.n	80028d6 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	3320      	adds	r3, #32
 80028c0:	2100      	movs	r1, #0
 80028c2:	4618      	mov	r0, r3
 80028c4:	f000 fb5a 	bl	8002f7c <RCCEx_PLLSAI2_Config>
 80028c8:	4603      	mov	r3, r0
 80028ca:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80028cc:	e003      	b.n	80028d6 <HAL_RCCEx_PeriphCLKConfig+0x106>
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80028ce:	2301      	movs	r3, #1
 80028d0:	74fb      	strb	r3, [r7, #19]
      break;
 80028d2:	e000      	b.n	80028d6 <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 80028d4:	bf00      	nop
    }

    if(ret == HAL_OK)
 80028d6:	7cfb      	ldrb	r3, [r7, #19]
 80028d8:	2b00      	cmp	r3, #0
 80028da:	d10b      	bne.n	80028f4 <HAL_RCCEx_PeriphCLKConfig+0x124>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80028dc:	4952      	ldr	r1, [pc, #328]	; (8002a28 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80028de:	4b52      	ldr	r3, [pc, #328]	; (8002a28 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80028e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80028e4:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80028ec:	4313      	orrs	r3, r2
 80028ee:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80028f2:	e001      	b.n	80028f8 <HAL_RCCEx_PeriphCLKConfig+0x128>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80028f4:	7cfb      	ldrb	r3, [r7, #19]
 80028f6:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002900:	2b00      	cmp	r3, #0
 8002902:	f000 80a0 	beq.w	8002a46 <HAL_RCCEx_PeriphCLKConfig+0x276>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002906:	2300      	movs	r3, #0
 8002908:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800290a:	4b47      	ldr	r3, [pc, #284]	; (8002a28 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800290c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800290e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002912:	2b00      	cmp	r3, #0
 8002914:	d101      	bne.n	800291a <HAL_RCCEx_PeriphCLKConfig+0x14a>
 8002916:	2301      	movs	r3, #1
 8002918:	e000      	b.n	800291c <HAL_RCCEx_PeriphCLKConfig+0x14c>
 800291a:	2300      	movs	r3, #0
 800291c:	2b00      	cmp	r3, #0
 800291e:	d00d      	beq.n	800293c <HAL_RCCEx_PeriphCLKConfig+0x16c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002920:	4a41      	ldr	r2, [pc, #260]	; (8002a28 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002922:	4b41      	ldr	r3, [pc, #260]	; (8002a28 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002924:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002926:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800292a:	6593      	str	r3, [r2, #88]	; 0x58
 800292c:	4b3e      	ldr	r3, [pc, #248]	; (8002a28 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800292e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002930:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002934:	60bb      	str	r3, [r7, #8]
 8002936:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002938:	2301      	movs	r3, #1
 800293a:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800293c:	4a3b      	ldr	r2, [pc, #236]	; (8002a2c <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 800293e:	4b3b      	ldr	r3, [pc, #236]	; (8002a2c <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002946:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002948:	f7fe fb88 	bl	800105c <HAL_GetTick>
 800294c:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800294e:	e009      	b.n	8002964 <HAL_RCCEx_PeriphCLKConfig+0x194>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002950:	f7fe fb84 	bl	800105c <HAL_GetTick>
 8002954:	4602      	mov	r2, r0
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	1ad3      	subs	r3, r2, r3
 800295a:	2b02      	cmp	r3, #2
 800295c:	d902      	bls.n	8002964 <HAL_RCCEx_PeriphCLKConfig+0x194>
      {
        ret = HAL_TIMEOUT;
 800295e:	2303      	movs	r3, #3
 8002960:	74fb      	strb	r3, [r7, #19]
        break;
 8002962:	e005      	b.n	8002970 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002964:	4b31      	ldr	r3, [pc, #196]	; (8002a2c <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800296c:	2b00      	cmp	r3, #0
 800296e:	d0ef      	beq.n	8002950 <HAL_RCCEx_PeriphCLKConfig+0x180>
      }
    }

    if(ret == HAL_OK)
 8002970:	7cfb      	ldrb	r3, [r7, #19]
 8002972:	2b00      	cmp	r3, #0
 8002974:	d15c      	bne.n	8002a30 <HAL_RCCEx_PeriphCLKConfig+0x260>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002976:	4b2c      	ldr	r3, [pc, #176]	; (8002a28 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002978:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800297c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002980:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002982:	697b      	ldr	r3, [r7, #20]
 8002984:	2b00      	cmp	r3, #0
 8002986:	d01f      	beq.n	80029c8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 800298e:	697b      	ldr	r3, [r7, #20]
 8002990:	429a      	cmp	r2, r3
 8002992:	d019      	beq.n	80029c8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002994:	4b24      	ldr	r3, [pc, #144]	; (8002a28 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002996:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800299a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800299e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80029a0:	4a21      	ldr	r2, [pc, #132]	; (8002a28 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80029a2:	4b21      	ldr	r3, [pc, #132]	; (8002a28 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80029a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80029a8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80029ac:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80029b0:	4a1d      	ldr	r2, [pc, #116]	; (8002a28 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80029b2:	4b1d      	ldr	r3, [pc, #116]	; (8002a28 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80029b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80029b8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80029bc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80029c0:	4a19      	ldr	r2, [pc, #100]	; (8002a28 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80029c2:	697b      	ldr	r3, [r7, #20]
 80029c4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80029c8:	697b      	ldr	r3, [r7, #20]
 80029ca:	f003 0301 	and.w	r3, r3, #1
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d016      	beq.n	8002a00 <HAL_RCCEx_PeriphCLKConfig+0x230>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029d2:	f7fe fb43 	bl	800105c <HAL_GetTick>
 80029d6:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80029d8:	e00b      	b.n	80029f2 <HAL_RCCEx_PeriphCLKConfig+0x222>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80029da:	f7fe fb3f 	bl	800105c <HAL_GetTick>
 80029de:	4602      	mov	r2, r0
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	1ad3      	subs	r3, r2, r3
 80029e4:	f241 3288 	movw	r2, #5000	; 0x1388
 80029e8:	4293      	cmp	r3, r2
 80029ea:	d902      	bls.n	80029f2 <HAL_RCCEx_PeriphCLKConfig+0x222>
          {
            ret = HAL_TIMEOUT;
 80029ec:	2303      	movs	r3, #3
 80029ee:	74fb      	strb	r3, [r7, #19]
            break;
 80029f0:	e006      	b.n	8002a00 <HAL_RCCEx_PeriphCLKConfig+0x230>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80029f2:	4b0d      	ldr	r3, [pc, #52]	; (8002a28 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80029f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80029f8:	f003 0302 	and.w	r3, r3, #2
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d0ec      	beq.n	80029da <HAL_RCCEx_PeriphCLKConfig+0x20a>
          }
        }
      }

      if(ret == HAL_OK)
 8002a00:	7cfb      	ldrb	r3, [r7, #19]
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d10c      	bne.n	8002a20 <HAL_RCCEx_PeriphCLKConfig+0x250>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002a06:	4908      	ldr	r1, [pc, #32]	; (8002a28 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002a08:	4b07      	ldr	r3, [pc, #28]	; (8002a28 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002a0a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002a0e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002a18:	4313      	orrs	r3, r2
 8002a1a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8002a1e:	e009      	b.n	8002a34 <HAL_RCCEx_PeriphCLKConfig+0x264>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002a20:	7cfb      	ldrb	r3, [r7, #19]
 8002a22:	74bb      	strb	r3, [r7, #18]
 8002a24:	e006      	b.n	8002a34 <HAL_RCCEx_PeriphCLKConfig+0x264>
 8002a26:	bf00      	nop
 8002a28:	40021000 	.word	0x40021000
 8002a2c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002a30:	7cfb      	ldrb	r3, [r7, #19]
 8002a32:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002a34:	7c7b      	ldrb	r3, [r7, #17]
 8002a36:	2b01      	cmp	r3, #1
 8002a38:	d105      	bne.n	8002a46 <HAL_RCCEx_PeriphCLKConfig+0x276>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002a3a:	4a9e      	ldr	r2, [pc, #632]	; (8002cb4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002a3c:	4b9d      	ldr	r3, [pc, #628]	; (8002cb4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002a3e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a40:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002a44:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	f003 0301 	and.w	r3, r3, #1
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d00a      	beq.n	8002a68 <HAL_RCCEx_PeriphCLKConfig+0x298>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002a52:	4998      	ldr	r1, [pc, #608]	; (8002cb4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002a54:	4b97      	ldr	r3, [pc, #604]	; (8002cb4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002a56:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002a5a:	f023 0203 	bic.w	r2, r3, #3
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002a62:	4313      	orrs	r3, r2
 8002a64:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	f003 0302 	and.w	r3, r3, #2
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d00a      	beq.n	8002a8a <HAL_RCCEx_PeriphCLKConfig+0x2ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002a74:	498f      	ldr	r1, [pc, #572]	; (8002cb4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002a76:	4b8f      	ldr	r3, [pc, #572]	; (8002cb4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002a78:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002a7c:	f023 020c 	bic.w	r2, r3, #12
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002a84:	4313      	orrs	r3, r2
 8002a86:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	f003 0304 	and.w	r3, r3, #4
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d00a      	beq.n	8002aac <HAL_RCCEx_PeriphCLKConfig+0x2dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002a96:	4987      	ldr	r1, [pc, #540]	; (8002cb4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002a98:	4b86      	ldr	r3, [pc, #536]	; (8002cb4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002a9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002a9e:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002aa6:	4313      	orrs	r3, r2
 8002aa8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	f003 0308 	and.w	r3, r3, #8
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	d00a      	beq.n	8002ace <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002ab8:	497e      	ldr	r1, [pc, #504]	; (8002cb4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002aba:	4b7e      	ldr	r3, [pc, #504]	; (8002cb4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002abc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002ac0:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ac8:	4313      	orrs	r3, r2
 8002aca:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	f003 0310 	and.w	r3, r3, #16
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d00a      	beq.n	8002af0 <HAL_RCCEx_PeriphCLKConfig+0x320>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002ada:	4976      	ldr	r1, [pc, #472]	; (8002cb4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002adc:	4b75      	ldr	r3, [pc, #468]	; (8002cb4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002ade:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002ae2:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002aea:	4313      	orrs	r3, r2
 8002aec:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	f003 0320 	and.w	r3, r3, #32
 8002af8:	2b00      	cmp	r3, #0
 8002afa:	d00a      	beq.n	8002b12 <HAL_RCCEx_PeriphCLKConfig+0x342>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002afc:	496d      	ldr	r1, [pc, #436]	; (8002cb4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002afe:	4b6d      	ldr	r3, [pc, #436]	; (8002cb4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002b00:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002b04:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002b0c:	4313      	orrs	r3, r2
 8002b0e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d00a      	beq.n	8002b34 <HAL_RCCEx_PeriphCLKConfig+0x364>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002b1e:	4965      	ldr	r1, [pc, #404]	; (8002cb4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002b20:	4b64      	ldr	r3, [pc, #400]	; (8002cb4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002b22:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002b26:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b2e:	4313      	orrs	r3, r2
 8002b30:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	d00a      	beq.n	8002b56 <HAL_RCCEx_PeriphCLKConfig+0x386>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002b40:	495c      	ldr	r1, [pc, #368]	; (8002cb4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002b42:	4b5c      	ldr	r3, [pc, #368]	; (8002cb4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002b44:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002b48:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002b50:	4313      	orrs	r3, r2
 8002b52:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d00a      	beq.n	8002b78 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002b62:	4954      	ldr	r1, [pc, #336]	; (8002cb4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002b64:	4b53      	ldr	r3, [pc, #332]	; (8002cb4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002b66:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002b6a:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002b72:	4313      	orrs	r3, r2
 8002b74:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d00a      	beq.n	8002b9a <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002b84:	494b      	ldr	r1, [pc, #300]	; (8002cb4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002b86:	4b4b      	ldr	r3, [pc, #300]	; (8002cb4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002b88:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002b8c:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002b94:	4313      	orrs	r3, r2
 8002b96:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d00a      	beq.n	8002bbc <HAL_RCCEx_PeriphCLKConfig+0x3ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002ba6:	4943      	ldr	r1, [pc, #268]	; (8002cb4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002ba8:	4b42      	ldr	r3, [pc, #264]	; (8002cb4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002baa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002bae:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002bb6:	4313      	orrs	r3, r2
 8002bb8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d028      	beq.n	8002c1a <HAL_RCCEx_PeriphCLKConfig+0x44a>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002bc8:	493a      	ldr	r1, [pc, #232]	; (8002cb4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002bca:	4b3a      	ldr	r3, [pc, #232]	; (8002cb4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002bcc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002bd0:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002bd8:	4313      	orrs	r3, r2
 8002bda:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002be2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002be6:	d106      	bne.n	8002bf6 <HAL_RCCEx_PeriphCLKConfig+0x426>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002be8:	4a32      	ldr	r2, [pc, #200]	; (8002cb4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002bea:	4b32      	ldr	r3, [pc, #200]	; (8002cb4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002bec:	68db      	ldr	r3, [r3, #12]
 8002bee:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002bf2:	60d3      	str	r3, [r2, #12]
 8002bf4:	e011      	b.n	8002c1a <HAL_RCCEx_PeriphCLKConfig+0x44a>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002bfa:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002bfe:	d10c      	bne.n	8002c1a <HAL_RCCEx_PeriphCLKConfig+0x44a>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	3304      	adds	r3, #4
 8002c04:	2101      	movs	r1, #1
 8002c06:	4618      	mov	r0, r3
 8002c08:	f000 f8c8 	bl	8002d9c <RCCEx_PLLSAI1_Config>
 8002c0c:	4603      	mov	r3, r0
 8002c0e:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8002c10:	7cfb      	ldrb	r3, [r7, #19]
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d001      	beq.n	8002c1a <HAL_RCCEx_PeriphCLKConfig+0x44a>
        {
          /* set overall return value */
          status = ret;
 8002c16:	7cfb      	ldrb	r3, [r7, #19]
 8002c18:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d028      	beq.n	8002c78 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002c26:	4923      	ldr	r1, [pc, #140]	; (8002cb4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002c28:	4b22      	ldr	r3, [pc, #136]	; (8002cb4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002c2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002c2e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002c36:	4313      	orrs	r3, r2
 8002c38:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002c40:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002c44:	d106      	bne.n	8002c54 <HAL_RCCEx_PeriphCLKConfig+0x484>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002c46:	4a1b      	ldr	r2, [pc, #108]	; (8002cb4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002c48:	4b1a      	ldr	r3, [pc, #104]	; (8002cb4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002c4a:	68db      	ldr	r3, [r3, #12]
 8002c4c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002c50:	60d3      	str	r3, [r2, #12]
 8002c52:	e011      	b.n	8002c78 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002c58:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002c5c:	d10c      	bne.n	8002c78 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	3304      	adds	r3, #4
 8002c62:	2101      	movs	r1, #1
 8002c64:	4618      	mov	r0, r3
 8002c66:	f000 f899 	bl	8002d9c <RCCEx_PLLSAI1_Config>
 8002c6a:	4603      	mov	r3, r0
 8002c6c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002c6e:	7cfb      	ldrb	r3, [r7, #19]
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	d001      	beq.n	8002c78 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* set overall return value */
        status = ret;
 8002c74:	7cfb      	ldrb	r3, [r7, #19]
 8002c76:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	d02b      	beq.n	8002cdc <HAL_RCCEx_PeriphCLKConfig+0x50c>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002c84:	490b      	ldr	r1, [pc, #44]	; (8002cb4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002c86:	4b0b      	ldr	r3, [pc, #44]	; (8002cb4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002c88:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002c8c:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002c94:	4313      	orrs	r3, r2
 8002c96:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002c9e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002ca2:	d109      	bne.n	8002cb8 <HAL_RCCEx_PeriphCLKConfig+0x4e8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002ca4:	4a03      	ldr	r2, [pc, #12]	; (8002cb4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002ca6:	4b03      	ldr	r3, [pc, #12]	; (8002cb4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002ca8:	68db      	ldr	r3, [r3, #12]
 8002caa:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002cae:	60d3      	str	r3, [r2, #12]
 8002cb0:	e014      	b.n	8002cdc <HAL_RCCEx_PeriphCLKConfig+0x50c>
 8002cb2:	bf00      	nop
 8002cb4:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002cbc:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002cc0:	d10c      	bne.n	8002cdc <HAL_RCCEx_PeriphCLKConfig+0x50c>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	3304      	adds	r3, #4
 8002cc6:	2101      	movs	r1, #1
 8002cc8:	4618      	mov	r0, r3
 8002cca:	f000 f867 	bl	8002d9c <RCCEx_PLLSAI1_Config>
 8002cce:	4603      	mov	r3, r0
 8002cd0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002cd2:	7cfb      	ldrb	r3, [r7, #19]
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d001      	beq.n	8002cdc <HAL_RCCEx_PeriphCLKConfig+0x50c>
      {
        /* set overall return value */
        status = ret;
 8002cd8:	7cfb      	ldrb	r3, [r7, #19]
 8002cda:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	d02f      	beq.n	8002d48 <HAL_RCCEx_PeriphCLKConfig+0x578>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002ce8:	492b      	ldr	r1, [pc, #172]	; (8002d98 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002cea:	4b2b      	ldr	r3, [pc, #172]	; (8002d98 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002cec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002cf0:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002cf8:	4313      	orrs	r3, r2
 8002cfa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002d02:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002d06:	d10d      	bne.n	8002d24 <HAL_RCCEx_PeriphCLKConfig+0x554>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	3304      	adds	r3, #4
 8002d0c:	2102      	movs	r1, #2
 8002d0e:	4618      	mov	r0, r3
 8002d10:	f000 f844 	bl	8002d9c <RCCEx_PLLSAI1_Config>
 8002d14:	4603      	mov	r3, r0
 8002d16:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002d18:	7cfb      	ldrb	r3, [r7, #19]
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d014      	beq.n	8002d48 <HAL_RCCEx_PeriphCLKConfig+0x578>
      {
        /* set overall return value */
        status = ret;
 8002d1e:	7cfb      	ldrb	r3, [r7, #19]
 8002d20:	74bb      	strb	r3, [r7, #18]
 8002d22:	e011      	b.n	8002d48 <HAL_RCCEx_PeriphCLKConfig+0x578>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002d28:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002d2c:	d10c      	bne.n	8002d48 <HAL_RCCEx_PeriphCLKConfig+0x578>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	3320      	adds	r3, #32
 8002d32:	2102      	movs	r1, #2
 8002d34:	4618      	mov	r0, r3
 8002d36:	f000 f921 	bl	8002f7c <RCCEx_PLLSAI2_Config>
 8002d3a:	4603      	mov	r3, r0
 8002d3c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002d3e:	7cfb      	ldrb	r3, [r7, #19]
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	d001      	beq.n	8002d48 <HAL_RCCEx_PeriphCLKConfig+0x578>
      {
        /* set overall return value */
        status = ret;
 8002d44:	7cfb      	ldrb	r3, [r7, #19]
 8002d46:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	d00a      	beq.n	8002d6a <HAL_RCCEx_PeriphCLKConfig+0x59a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8002d54:	4910      	ldr	r1, [pc, #64]	; (8002d98 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002d56:	4b10      	ldr	r3, [pc, #64]	; (8002d98 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002d58:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002d5c:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002d64:	4313      	orrs	r3, r2
 8002d66:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d00b      	beq.n	8002d8e <HAL_RCCEx_PeriphCLKConfig+0x5be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8002d76:	4908      	ldr	r1, [pc, #32]	; (8002d98 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002d78:	4b07      	ldr	r3, [pc, #28]	; (8002d98 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002d7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002d7e:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002d88:	4313      	orrs	r3, r2
 8002d8a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8002d8e:	7cbb      	ldrb	r3, [r7, #18]
}
 8002d90:	4618      	mov	r0, r3
 8002d92:	3718      	adds	r7, #24
 8002d94:	46bd      	mov	sp, r7
 8002d96:	bd80      	pop	{r7, pc}
 8002d98:	40021000 	.word	0x40021000

08002d9c <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8002d9c:	b580      	push	{r7, lr}
 8002d9e:	b084      	sub	sp, #16
 8002da0:	af00      	add	r7, sp, #0
 8002da2:	6078      	str	r0, [r7, #4]
 8002da4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002da6:	2300      	movs	r3, #0
 8002da8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002daa:	4b73      	ldr	r3, [pc, #460]	; (8002f78 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002dac:	68db      	ldr	r3, [r3, #12]
 8002dae:	f003 0303 	and.w	r3, r3, #3
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d018      	beq.n	8002de8 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8002db6:	4b70      	ldr	r3, [pc, #448]	; (8002f78 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002db8:	68db      	ldr	r3, [r3, #12]
 8002dba:	f003 0203 	and.w	r2, r3, #3
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	429a      	cmp	r2, r3
 8002dc4:	d10d      	bne.n	8002de2 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
       ||
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d009      	beq.n	8002de2 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8002dce:	4b6a      	ldr	r3, [pc, #424]	; (8002f78 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002dd0:	68db      	ldr	r3, [r3, #12]
 8002dd2:	091b      	lsrs	r3, r3, #4
 8002dd4:	f003 0307 	and.w	r3, r3, #7
 8002dd8:	1c5a      	adds	r2, r3, #1
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	685b      	ldr	r3, [r3, #4]
       ||
 8002dde:	429a      	cmp	r2, r3
 8002de0:	d044      	beq.n	8002e6c <RCCEx_PLLSAI1_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 8002de2:	2301      	movs	r3, #1
 8002de4:	73fb      	strb	r3, [r7, #15]
 8002de6:	e041      	b.n	8002e6c <RCCEx_PLLSAI1_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	2b02      	cmp	r3, #2
 8002dee:	d00c      	beq.n	8002e0a <RCCEx_PLLSAI1_Config+0x6e>
 8002df0:	2b03      	cmp	r3, #3
 8002df2:	d013      	beq.n	8002e1c <RCCEx_PLLSAI1_Config+0x80>
 8002df4:	2b01      	cmp	r3, #1
 8002df6:	d120      	bne.n	8002e3a <RCCEx_PLLSAI1_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002df8:	4b5f      	ldr	r3, [pc, #380]	; (8002f78 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	f003 0302 	and.w	r3, r3, #2
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	d11d      	bne.n	8002e40 <RCCEx_PLLSAI1_Config+0xa4>
      {
        status = HAL_ERROR;
 8002e04:	2301      	movs	r3, #1
 8002e06:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002e08:	e01a      	b.n	8002e40 <RCCEx_PLLSAI1_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002e0a:	4b5b      	ldr	r3, [pc, #364]	; (8002f78 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d116      	bne.n	8002e44 <RCCEx_PLLSAI1_Config+0xa8>
      {
        status = HAL_ERROR;
 8002e16:	2301      	movs	r3, #1
 8002e18:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002e1a:	e013      	b.n	8002e44 <RCCEx_PLLSAI1_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002e1c:	4b56      	ldr	r3, [pc, #344]	; (8002f78 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	d10f      	bne.n	8002e48 <RCCEx_PLLSAI1_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002e28:	4b53      	ldr	r3, [pc, #332]	; (8002f78 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d109      	bne.n	8002e48 <RCCEx_PLLSAI1_Config+0xac>
        {
          status = HAL_ERROR;
 8002e34:	2301      	movs	r3, #1
 8002e36:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8002e38:	e006      	b.n	8002e48 <RCCEx_PLLSAI1_Config+0xac>
    default:
      status = HAL_ERROR;
 8002e3a:	2301      	movs	r3, #1
 8002e3c:	73fb      	strb	r3, [r7, #15]
      break;
 8002e3e:	e004      	b.n	8002e4a <RCCEx_PLLSAI1_Config+0xae>
      break;
 8002e40:	bf00      	nop
 8002e42:	e002      	b.n	8002e4a <RCCEx_PLLSAI1_Config+0xae>
      break;
 8002e44:	bf00      	nop
 8002e46:	e000      	b.n	8002e4a <RCCEx_PLLSAI1_Config+0xae>
      break;
 8002e48:	bf00      	nop
    }

    if(status == HAL_OK)
 8002e4a:	7bfb      	ldrb	r3, [r7, #15]
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	d10d      	bne.n	8002e6c <RCCEx_PLLSAI1_Config+0xd0>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002e50:	4849      	ldr	r0, [pc, #292]	; (8002f78 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002e52:	4b49      	ldr	r3, [pc, #292]	; (8002f78 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002e54:	68db      	ldr	r3, [r3, #12]
 8002e56:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	6819      	ldr	r1, [r3, #0]
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	685b      	ldr	r3, [r3, #4]
 8002e62:	3b01      	subs	r3, #1
 8002e64:	011b      	lsls	r3, r3, #4
 8002e66:	430b      	orrs	r3, r1
 8002e68:	4313      	orrs	r3, r2
 8002e6a:	60c3      	str	r3, [r0, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8002e6c:	7bfb      	ldrb	r3, [r7, #15]
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d17d      	bne.n	8002f6e <RCCEx_PLLSAI1_Config+0x1d2>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8002e72:	4a41      	ldr	r2, [pc, #260]	; (8002f78 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002e74:	4b40      	ldr	r3, [pc, #256]	; (8002f78 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8002e7c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002e7e:	f7fe f8ed 	bl	800105c <HAL_GetTick>
 8002e82:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002e84:	e009      	b.n	8002e9a <RCCEx_PLLSAI1_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002e86:	f7fe f8e9 	bl	800105c <HAL_GetTick>
 8002e8a:	4602      	mov	r2, r0
 8002e8c:	68bb      	ldr	r3, [r7, #8]
 8002e8e:	1ad3      	subs	r3, r2, r3
 8002e90:	2b02      	cmp	r3, #2
 8002e92:	d902      	bls.n	8002e9a <RCCEx_PLLSAI1_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 8002e94:	2303      	movs	r3, #3
 8002e96:	73fb      	strb	r3, [r7, #15]
        break;
 8002e98:	e005      	b.n	8002ea6 <RCCEx_PLLSAI1_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002e9a:	4b37      	ldr	r3, [pc, #220]	; (8002f78 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d1ef      	bne.n	8002e86 <RCCEx_PLLSAI1_Config+0xea>
      }
    }

    if(status == HAL_OK)
 8002ea6:	7bfb      	ldrb	r3, [r7, #15]
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	d160      	bne.n	8002f6e <RCCEx_PLLSAI1_Config+0x1d2>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8002eac:	683b      	ldr	r3, [r7, #0]
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	d111      	bne.n	8002ed6 <RCCEx_PLLSAI1_Config+0x13a>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002eb2:	4831      	ldr	r0, [pc, #196]	; (8002f78 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002eb4:	4b30      	ldr	r3, [pc, #192]	; (8002f78 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002eb6:	691b      	ldr	r3, [r3, #16]
 8002eb8:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8002ebc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002ec0:	687a      	ldr	r2, [r7, #4]
 8002ec2:	6892      	ldr	r2, [r2, #8]
 8002ec4:	0211      	lsls	r1, r2, #8
 8002ec6:	687a      	ldr	r2, [r7, #4]
 8002ec8:	68d2      	ldr	r2, [r2, #12]
 8002eca:	0912      	lsrs	r2, r2, #4
 8002ecc:	0452      	lsls	r2, r2, #17
 8002ece:	430a      	orrs	r2, r1
 8002ed0:	4313      	orrs	r3, r2
 8002ed2:	6103      	str	r3, [r0, #16]
 8002ed4:	e027      	b.n	8002f26 <RCCEx_PLLSAI1_Config+0x18a>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8002ed6:	683b      	ldr	r3, [r7, #0]
 8002ed8:	2b01      	cmp	r3, #1
 8002eda:	d112      	bne.n	8002f02 <RCCEx_PLLSAI1_Config+0x166>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002edc:	4826      	ldr	r0, [pc, #152]	; (8002f78 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002ede:	4b26      	ldr	r3, [pc, #152]	; (8002f78 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002ee0:	691b      	ldr	r3, [r3, #16]
 8002ee2:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8002ee6:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002eea:	687a      	ldr	r2, [r7, #4]
 8002eec:	6892      	ldr	r2, [r2, #8]
 8002eee:	0211      	lsls	r1, r2, #8
 8002ef0:	687a      	ldr	r2, [r7, #4]
 8002ef2:	6912      	ldr	r2, [r2, #16]
 8002ef4:	0852      	lsrs	r2, r2, #1
 8002ef6:	3a01      	subs	r2, #1
 8002ef8:	0552      	lsls	r2, r2, #21
 8002efa:	430a      	orrs	r2, r1
 8002efc:	4313      	orrs	r3, r2
 8002efe:	6103      	str	r3, [r0, #16]
 8002f00:	e011      	b.n	8002f26 <RCCEx_PLLSAI1_Config+0x18a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002f02:	481d      	ldr	r0, [pc, #116]	; (8002f78 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002f04:	4b1c      	ldr	r3, [pc, #112]	; (8002f78 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002f06:	691b      	ldr	r3, [r3, #16]
 8002f08:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8002f0c:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002f10:	687a      	ldr	r2, [r7, #4]
 8002f12:	6892      	ldr	r2, [r2, #8]
 8002f14:	0211      	lsls	r1, r2, #8
 8002f16:	687a      	ldr	r2, [r7, #4]
 8002f18:	6952      	ldr	r2, [r2, #20]
 8002f1a:	0852      	lsrs	r2, r2, #1
 8002f1c:	3a01      	subs	r2, #1
 8002f1e:	0652      	lsls	r2, r2, #25
 8002f20:	430a      	orrs	r2, r1
 8002f22:	4313      	orrs	r3, r2
 8002f24:	6103      	str	r3, [r0, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8002f26:	4a14      	ldr	r2, [pc, #80]	; (8002f78 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002f28:	4b13      	ldr	r3, [pc, #76]	; (8002f78 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002f30:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002f32:	f7fe f893 	bl	800105c <HAL_GetTick>
 8002f36:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002f38:	e009      	b.n	8002f4e <RCCEx_PLLSAI1_Config+0x1b2>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002f3a:	f7fe f88f 	bl	800105c <HAL_GetTick>
 8002f3e:	4602      	mov	r2, r0
 8002f40:	68bb      	ldr	r3, [r7, #8]
 8002f42:	1ad3      	subs	r3, r2, r3
 8002f44:	2b02      	cmp	r3, #2
 8002f46:	d902      	bls.n	8002f4e <RCCEx_PLLSAI1_Config+0x1b2>
        {
          status = HAL_TIMEOUT;
 8002f48:	2303      	movs	r3, #3
 8002f4a:	73fb      	strb	r3, [r7, #15]
          break;
 8002f4c:	e005      	b.n	8002f5a <RCCEx_PLLSAI1_Config+0x1be>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002f4e:	4b0a      	ldr	r3, [pc, #40]	; (8002f78 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	d0ef      	beq.n	8002f3a <RCCEx_PLLSAI1_Config+0x19e>
        }
      }

      if(status == HAL_OK)
 8002f5a:	7bfb      	ldrb	r3, [r7, #15]
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	d106      	bne.n	8002f6e <RCCEx_PLLSAI1_Config+0x1d2>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8002f60:	4905      	ldr	r1, [pc, #20]	; (8002f78 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002f62:	4b05      	ldr	r3, [pc, #20]	; (8002f78 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002f64:	691a      	ldr	r2, [r3, #16]
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	699b      	ldr	r3, [r3, #24]
 8002f6a:	4313      	orrs	r3, r2
 8002f6c:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8002f6e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002f70:	4618      	mov	r0, r3
 8002f72:	3710      	adds	r7, #16
 8002f74:	46bd      	mov	sp, r7
 8002f76:	bd80      	pop	{r7, pc}
 8002f78:	40021000 	.word	0x40021000

08002f7c <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8002f7c:	b580      	push	{r7, lr}
 8002f7e:	b084      	sub	sp, #16
 8002f80:	af00      	add	r7, sp, #0
 8002f82:	6078      	str	r0, [r7, #4]
 8002f84:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002f86:	2300      	movs	r3, #0
 8002f88:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002f8a:	4b68      	ldr	r3, [pc, #416]	; (800312c <RCCEx_PLLSAI2_Config+0x1b0>)
 8002f8c:	68db      	ldr	r3, [r3, #12]
 8002f8e:	f003 0303 	and.w	r3, r3, #3
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d018      	beq.n	8002fc8 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8002f96:	4b65      	ldr	r3, [pc, #404]	; (800312c <RCCEx_PLLSAI2_Config+0x1b0>)
 8002f98:	68db      	ldr	r3, [r3, #12]
 8002f9a:	f003 0203 	and.w	r2, r3, #3
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	429a      	cmp	r2, r3
 8002fa4:	d10d      	bne.n	8002fc2 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	681b      	ldr	r3, [r3, #0]
       ||
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d009      	beq.n	8002fc2 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8002fae:	4b5f      	ldr	r3, [pc, #380]	; (800312c <RCCEx_PLLSAI2_Config+0x1b0>)
 8002fb0:	68db      	ldr	r3, [r3, #12]
 8002fb2:	091b      	lsrs	r3, r3, #4
 8002fb4:	f003 0307 	and.w	r3, r3, #7
 8002fb8:	1c5a      	adds	r2, r3, #1
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	685b      	ldr	r3, [r3, #4]
       ||
 8002fbe:	429a      	cmp	r2, r3
 8002fc0:	d044      	beq.n	800304c <RCCEx_PLLSAI2_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 8002fc2:	2301      	movs	r3, #1
 8002fc4:	73fb      	strb	r3, [r7, #15]
 8002fc6:	e041      	b.n	800304c <RCCEx_PLLSAI2_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	2b02      	cmp	r3, #2
 8002fce:	d00c      	beq.n	8002fea <RCCEx_PLLSAI2_Config+0x6e>
 8002fd0:	2b03      	cmp	r3, #3
 8002fd2:	d013      	beq.n	8002ffc <RCCEx_PLLSAI2_Config+0x80>
 8002fd4:	2b01      	cmp	r3, #1
 8002fd6:	d120      	bne.n	800301a <RCCEx_PLLSAI2_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002fd8:	4b54      	ldr	r3, [pc, #336]	; (800312c <RCCEx_PLLSAI2_Config+0x1b0>)
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	f003 0302 	and.w	r3, r3, #2
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d11d      	bne.n	8003020 <RCCEx_PLLSAI2_Config+0xa4>
      {
        status = HAL_ERROR;
 8002fe4:	2301      	movs	r3, #1
 8002fe6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002fe8:	e01a      	b.n	8003020 <RCCEx_PLLSAI2_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002fea:	4b50      	ldr	r3, [pc, #320]	; (800312c <RCCEx_PLLSAI2_Config+0x1b0>)
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d116      	bne.n	8003024 <RCCEx_PLLSAI2_Config+0xa8>
      {
        status = HAL_ERROR;
 8002ff6:	2301      	movs	r3, #1
 8002ff8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002ffa:	e013      	b.n	8003024 <RCCEx_PLLSAI2_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002ffc:	4b4b      	ldr	r3, [pc, #300]	; (800312c <RCCEx_PLLSAI2_Config+0x1b0>)
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003004:	2b00      	cmp	r3, #0
 8003006:	d10f      	bne.n	8003028 <RCCEx_PLLSAI2_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003008:	4b48      	ldr	r3, [pc, #288]	; (800312c <RCCEx_PLLSAI2_Config+0x1b0>)
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003010:	2b00      	cmp	r3, #0
 8003012:	d109      	bne.n	8003028 <RCCEx_PLLSAI2_Config+0xac>
        {
          status = HAL_ERROR;
 8003014:	2301      	movs	r3, #1
 8003016:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003018:	e006      	b.n	8003028 <RCCEx_PLLSAI2_Config+0xac>
    default:
      status = HAL_ERROR;
 800301a:	2301      	movs	r3, #1
 800301c:	73fb      	strb	r3, [r7, #15]
      break;
 800301e:	e004      	b.n	800302a <RCCEx_PLLSAI2_Config+0xae>
      break;
 8003020:	bf00      	nop
 8003022:	e002      	b.n	800302a <RCCEx_PLLSAI2_Config+0xae>
      break;
 8003024:	bf00      	nop
 8003026:	e000      	b.n	800302a <RCCEx_PLLSAI2_Config+0xae>
      break;
 8003028:	bf00      	nop
    }

    if(status == HAL_OK)
 800302a:	7bfb      	ldrb	r3, [r7, #15]
 800302c:	2b00      	cmp	r3, #0
 800302e:	d10d      	bne.n	800304c <RCCEx_PLLSAI2_Config+0xd0>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003030:	483e      	ldr	r0, [pc, #248]	; (800312c <RCCEx_PLLSAI2_Config+0x1b0>)
 8003032:	4b3e      	ldr	r3, [pc, #248]	; (800312c <RCCEx_PLLSAI2_Config+0x1b0>)
 8003034:	68db      	ldr	r3, [r3, #12]
 8003036:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	6819      	ldr	r1, [r3, #0]
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	685b      	ldr	r3, [r3, #4]
 8003042:	3b01      	subs	r3, #1
 8003044:	011b      	lsls	r3, r3, #4
 8003046:	430b      	orrs	r3, r1
 8003048:	4313      	orrs	r3, r2
 800304a:	60c3      	str	r3, [r0, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800304c:	7bfb      	ldrb	r3, [r7, #15]
 800304e:	2b00      	cmp	r3, #0
 8003050:	d167      	bne.n	8003122 <RCCEx_PLLSAI2_Config+0x1a6>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8003052:	4a36      	ldr	r2, [pc, #216]	; (800312c <RCCEx_PLLSAI2_Config+0x1b0>)
 8003054:	4b35      	ldr	r3, [pc, #212]	; (800312c <RCCEx_PLLSAI2_Config+0x1b0>)
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800305c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800305e:	f7fd fffd 	bl	800105c <HAL_GetTick>
 8003062:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003064:	e009      	b.n	800307a <RCCEx_PLLSAI2_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003066:	f7fd fff9 	bl	800105c <HAL_GetTick>
 800306a:	4602      	mov	r2, r0
 800306c:	68bb      	ldr	r3, [r7, #8]
 800306e:	1ad3      	subs	r3, r2, r3
 8003070:	2b02      	cmp	r3, #2
 8003072:	d902      	bls.n	800307a <RCCEx_PLLSAI2_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 8003074:	2303      	movs	r3, #3
 8003076:	73fb      	strb	r3, [r7, #15]
        break;
 8003078:	e005      	b.n	8003086 <RCCEx_PLLSAI2_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800307a:	4b2c      	ldr	r3, [pc, #176]	; (800312c <RCCEx_PLLSAI2_Config+0x1b0>)
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003082:	2b00      	cmp	r3, #0
 8003084:	d1ef      	bne.n	8003066 <RCCEx_PLLSAI2_Config+0xea>
      }
    }

    if(status == HAL_OK)
 8003086:	7bfb      	ldrb	r3, [r7, #15]
 8003088:	2b00      	cmp	r3, #0
 800308a:	d14a      	bne.n	8003122 <RCCEx_PLLSAI2_Config+0x1a6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800308c:	683b      	ldr	r3, [r7, #0]
 800308e:	2b00      	cmp	r3, #0
 8003090:	d111      	bne.n	80030b6 <RCCEx_PLLSAI2_Config+0x13a>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003092:	4826      	ldr	r0, [pc, #152]	; (800312c <RCCEx_PLLSAI2_Config+0x1b0>)
 8003094:	4b25      	ldr	r3, [pc, #148]	; (800312c <RCCEx_PLLSAI2_Config+0x1b0>)
 8003096:	695b      	ldr	r3, [r3, #20]
 8003098:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 800309c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80030a0:	687a      	ldr	r2, [r7, #4]
 80030a2:	6892      	ldr	r2, [r2, #8]
 80030a4:	0211      	lsls	r1, r2, #8
 80030a6:	687a      	ldr	r2, [r7, #4]
 80030a8:	68d2      	ldr	r2, [r2, #12]
 80030aa:	0912      	lsrs	r2, r2, #4
 80030ac:	0452      	lsls	r2, r2, #17
 80030ae:	430a      	orrs	r2, r1
 80030b0:	4313      	orrs	r3, r2
 80030b2:	6143      	str	r3, [r0, #20]
 80030b4:	e011      	b.n	80030da <RCCEx_PLLSAI2_Config+0x15e>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80030b6:	481d      	ldr	r0, [pc, #116]	; (800312c <RCCEx_PLLSAI2_Config+0x1b0>)
 80030b8:	4b1c      	ldr	r3, [pc, #112]	; (800312c <RCCEx_PLLSAI2_Config+0x1b0>)
 80030ba:	695b      	ldr	r3, [r3, #20]
 80030bc:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80030c0:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80030c4:	687a      	ldr	r2, [r7, #4]
 80030c6:	6892      	ldr	r2, [r2, #8]
 80030c8:	0211      	lsls	r1, r2, #8
 80030ca:	687a      	ldr	r2, [r7, #4]
 80030cc:	6912      	ldr	r2, [r2, #16]
 80030ce:	0852      	lsrs	r2, r2, #1
 80030d0:	3a01      	subs	r2, #1
 80030d2:	0652      	lsls	r2, r2, #25
 80030d4:	430a      	orrs	r2, r1
 80030d6:	4313      	orrs	r3, r2
 80030d8:	6143      	str	r3, [r0, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80030da:	4a14      	ldr	r2, [pc, #80]	; (800312c <RCCEx_PLLSAI2_Config+0x1b0>)
 80030dc:	4b13      	ldr	r3, [pc, #76]	; (800312c <RCCEx_PLLSAI2_Config+0x1b0>)
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80030e4:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80030e6:	f7fd ffb9 	bl	800105c <HAL_GetTick>
 80030ea:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80030ec:	e009      	b.n	8003102 <RCCEx_PLLSAI2_Config+0x186>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80030ee:	f7fd ffb5 	bl	800105c <HAL_GetTick>
 80030f2:	4602      	mov	r2, r0
 80030f4:	68bb      	ldr	r3, [r7, #8]
 80030f6:	1ad3      	subs	r3, r2, r3
 80030f8:	2b02      	cmp	r3, #2
 80030fa:	d902      	bls.n	8003102 <RCCEx_PLLSAI2_Config+0x186>
        {
          status = HAL_TIMEOUT;
 80030fc:	2303      	movs	r3, #3
 80030fe:	73fb      	strb	r3, [r7, #15]
          break;
 8003100:	e005      	b.n	800310e <RCCEx_PLLSAI2_Config+0x192>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003102:	4b0a      	ldr	r3, [pc, #40]	; (800312c <RCCEx_PLLSAI2_Config+0x1b0>)
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800310a:	2b00      	cmp	r3, #0
 800310c:	d0ef      	beq.n	80030ee <RCCEx_PLLSAI2_Config+0x172>
        }
      }

      if(status == HAL_OK)
 800310e:	7bfb      	ldrb	r3, [r7, #15]
 8003110:	2b00      	cmp	r3, #0
 8003112:	d106      	bne.n	8003122 <RCCEx_PLLSAI2_Config+0x1a6>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8003114:	4905      	ldr	r1, [pc, #20]	; (800312c <RCCEx_PLLSAI2_Config+0x1b0>)
 8003116:	4b05      	ldr	r3, [pc, #20]	; (800312c <RCCEx_PLLSAI2_Config+0x1b0>)
 8003118:	695a      	ldr	r2, [r3, #20]
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	695b      	ldr	r3, [r3, #20]
 800311e:	4313      	orrs	r3, r2
 8003120:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8003122:	7bfb      	ldrb	r3, [r7, #15]
}
 8003124:	4618      	mov	r0, r3
 8003126:	3710      	adds	r7, #16
 8003128:	46bd      	mov	sp, r7
 800312a:	bd80      	pop	{r7, pc}
 800312c:	40021000 	.word	0x40021000

08003130 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003130:	b580      	push	{r7, lr}
 8003132:	b082      	sub	sp, #8
 8003134:	af00      	add	r7, sp, #0
 8003136:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	2b00      	cmp	r3, #0
 800313c:	d101      	bne.n	8003142 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800313e:	2301      	movs	r3, #1
 8003140:	e01d      	b.n	800317e <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003148:	b2db      	uxtb	r3, r3
 800314a:	2b00      	cmp	r3, #0
 800314c:	d106      	bne.n	800315c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	2200      	movs	r2, #0
 8003152:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003156:	6878      	ldr	r0, [r7, #4]
 8003158:	f003 fdfe 	bl	8006d58 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	2202      	movs	r2, #2
 8003160:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	681a      	ldr	r2, [r3, #0]
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	3304      	adds	r3, #4
 800316c:	4619      	mov	r1, r3
 800316e:	4610      	mov	r0, r2
 8003170:	f000 fcf8 	bl	8003b64 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	2201      	movs	r2, #1
 8003178:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800317c:	2300      	movs	r3, #0
}
 800317e:	4618      	mov	r0, r3
 8003180:	3708      	adds	r7, #8
 8003182:	46bd      	mov	sp, r7
 8003184:	bd80      	pop	{r7, pc}

08003186 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 8003186:	b480      	push	{r7}
 8003188:	b083      	sub	sp, #12
 800318a:	af00      	add	r7, sp, #0
 800318c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	2202      	movs	r2, #2
 8003192:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	6a1a      	ldr	r2, [r3, #32]
 800319c:	f241 1311 	movw	r3, #4369	; 0x1111
 80031a0:	4013      	ands	r3, r2
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d10f      	bne.n	80031c6 <HAL_TIM_Base_Stop+0x40>
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	6a1a      	ldr	r2, [r3, #32]
 80031ac:	f240 4344 	movw	r3, #1092	; 0x444
 80031b0:	4013      	ands	r3, r2
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	d107      	bne.n	80031c6 <HAL_TIM_Base_Stop+0x40>
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	687a      	ldr	r2, [r7, #4]
 80031bc:	6812      	ldr	r2, [r2, #0]
 80031be:	6812      	ldr	r2, [r2, #0]
 80031c0:	f022 0201 	bic.w	r2, r2, #1
 80031c4:	601a      	str	r2, [r3, #0]

  /* Change the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	2201      	movs	r2, #1
 80031ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 80031ce:	2300      	movs	r3, #0
}
 80031d0:	4618      	mov	r0, r3
 80031d2:	370c      	adds	r7, #12
 80031d4:	46bd      	mov	sp, r7
 80031d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031da:	4770      	bx	lr

080031dc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80031dc:	b480      	push	{r7}
 80031de:	b085      	sub	sp, #20
 80031e0:	af00      	add	r7, sp, #0
 80031e2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	687a      	ldr	r2, [r7, #4]
 80031ea:	6812      	ldr	r2, [r2, #0]
 80031ec:	68d2      	ldr	r2, [r2, #12]
 80031ee:	f042 0201 	orr.w	r2, r2, #1
 80031f2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	689a      	ldr	r2, [r3, #8]
 80031fa:	4b0c      	ldr	r3, [pc, #48]	; (800322c <HAL_TIM_Base_Start_IT+0x50>)
 80031fc:	4013      	ands	r3, r2
 80031fe:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	2b06      	cmp	r3, #6
 8003204:	d00b      	beq.n	800321e <HAL_TIM_Base_Start_IT+0x42>
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800320c:	d007      	beq.n	800321e <HAL_TIM_Base_Start_IT+0x42>
  {
    __HAL_TIM_ENABLE(htim);
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	687a      	ldr	r2, [r7, #4]
 8003214:	6812      	ldr	r2, [r2, #0]
 8003216:	6812      	ldr	r2, [r2, #0]
 8003218:	f042 0201 	orr.w	r2, r2, #1
 800321c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800321e:	2300      	movs	r3, #0
}
 8003220:	4618      	mov	r0, r3
 8003222:	3714      	adds	r7, #20
 8003224:	46bd      	mov	sp, r7
 8003226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800322a:	4770      	bx	lr
 800322c:	00010007 	.word	0x00010007

08003230 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8003230:	b480      	push	{r7}
 8003232:	b083      	sub	sp, #12
 8003234:	af00      	add	r7, sp, #0
 8003236:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	687a      	ldr	r2, [r7, #4]
 800323e:	6812      	ldr	r2, [r2, #0]
 8003240:	68d2      	ldr	r2, [r2, #12]
 8003242:	f022 0201 	bic.w	r2, r2, #1
 8003246:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	6a1a      	ldr	r2, [r3, #32]
 800324e:	f241 1311 	movw	r3, #4369	; 0x1111
 8003252:	4013      	ands	r3, r2
 8003254:	2b00      	cmp	r3, #0
 8003256:	d10f      	bne.n	8003278 <HAL_TIM_Base_Stop_IT+0x48>
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	6a1a      	ldr	r2, [r3, #32]
 800325e:	f240 4344 	movw	r3, #1092	; 0x444
 8003262:	4013      	ands	r3, r2
 8003264:	2b00      	cmp	r3, #0
 8003266:	d107      	bne.n	8003278 <HAL_TIM_Base_Stop_IT+0x48>
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	687a      	ldr	r2, [r7, #4]
 800326e:	6812      	ldr	r2, [r2, #0]
 8003270:	6812      	ldr	r2, [r2, #0]
 8003272:	f022 0201 	bic.w	r2, r2, #1
 8003276:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8003278:	2300      	movs	r3, #0
}
 800327a:	4618      	mov	r0, r3
 800327c:	370c      	adds	r7, #12
 800327e:	46bd      	mov	sp, r7
 8003280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003284:	4770      	bx	lr

08003286 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8003286:	b580      	push	{r7, lr}
 8003288:	b082      	sub	sp, #8
 800328a:	af00      	add	r7, sp, #0
 800328c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	2b00      	cmp	r3, #0
 8003292:	d101      	bne.n	8003298 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8003294:	2301      	movs	r3, #1
 8003296:	e01d      	b.n	80032d4 <HAL_TIM_OC_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800329e:	b2db      	uxtb	r3, r3
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	d106      	bne.n	80032b2 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	2200      	movs	r2, #0
 80032a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 80032ac:	6878      	ldr	r0, [r7, #4]
 80032ae:	f000 f815 	bl	80032dc <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	2202      	movs	r2, #2
 80032b6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	681a      	ldr	r2, [r3, #0]
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	3304      	adds	r3, #4
 80032c2:	4619      	mov	r1, r3
 80032c4:	4610      	mov	r0, r2
 80032c6:	f000 fc4d 	bl	8003b64 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	2201      	movs	r2, #1
 80032ce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80032d2:	2300      	movs	r3, #0
}
 80032d4:	4618      	mov	r0, r3
 80032d6:	3708      	adds	r7, #8
 80032d8:	46bd      	mov	sp, r7
 80032da:	bd80      	pop	{r7, pc}

080032dc <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 80032dc:	b480      	push	{r7}
 80032de:	b083      	sub	sp, #12
 80032e0:	af00      	add	r7, sp, #0
 80032e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 80032e4:	bf00      	nop
 80032e6:	370c      	adds	r7, #12
 80032e8:	46bd      	mov	sp, r7
 80032ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ee:	4770      	bx	lr

080032f0 <HAL_TIM_OC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80032f0:	b580      	push	{r7, lr}
 80032f2:	b084      	sub	sp, #16
 80032f4:	af00      	add	r7, sp, #0
 80032f6:	6078      	str	r0, [r7, #4]
 80032f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 80032fa:	683b      	ldr	r3, [r7, #0]
 80032fc:	2b0c      	cmp	r3, #12
 80032fe:	d841      	bhi.n	8003384 <HAL_TIM_OC_Start_IT+0x94>
 8003300:	a201      	add	r2, pc, #4	; (adr r2, 8003308 <HAL_TIM_OC_Start_IT+0x18>)
 8003302:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003306:	bf00      	nop
 8003308:	0800333d 	.word	0x0800333d
 800330c:	08003385 	.word	0x08003385
 8003310:	08003385 	.word	0x08003385
 8003314:	08003385 	.word	0x08003385
 8003318:	0800334f 	.word	0x0800334f
 800331c:	08003385 	.word	0x08003385
 8003320:	08003385 	.word	0x08003385
 8003324:	08003385 	.word	0x08003385
 8003328:	08003361 	.word	0x08003361
 800332c:	08003385 	.word	0x08003385
 8003330:	08003385 	.word	0x08003385
 8003334:	08003385 	.word	0x08003385
 8003338:	08003373 	.word	0x08003373
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	687a      	ldr	r2, [r7, #4]
 8003342:	6812      	ldr	r2, [r2, #0]
 8003344:	68d2      	ldr	r2, [r2, #12]
 8003346:	f042 0202 	orr.w	r2, r2, #2
 800334a:	60da      	str	r2, [r3, #12]
      break;
 800334c:	e01b      	b.n	8003386 <HAL_TIM_OC_Start_IT+0x96>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	687a      	ldr	r2, [r7, #4]
 8003354:	6812      	ldr	r2, [r2, #0]
 8003356:	68d2      	ldr	r2, [r2, #12]
 8003358:	f042 0204 	orr.w	r2, r2, #4
 800335c:	60da      	str	r2, [r3, #12]
      break;
 800335e:	e012      	b.n	8003386 <HAL_TIM_OC_Start_IT+0x96>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	687a      	ldr	r2, [r7, #4]
 8003366:	6812      	ldr	r2, [r2, #0]
 8003368:	68d2      	ldr	r2, [r2, #12]
 800336a:	f042 0208 	orr.w	r2, r2, #8
 800336e:	60da      	str	r2, [r3, #12]
      break;
 8003370:	e009      	b.n	8003386 <HAL_TIM_OC_Start_IT+0x96>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	687a      	ldr	r2, [r7, #4]
 8003378:	6812      	ldr	r2, [r2, #0]
 800337a:	68d2      	ldr	r2, [r2, #12]
 800337c:	f042 0210 	orr.w	r2, r2, #16
 8003380:	60da      	str	r2, [r3, #12]
      break;
 8003382:	e000      	b.n	8003386 <HAL_TIM_OC_Start_IT+0x96>
    }

    default:
      break;
 8003384:	bf00      	nop
  }

  /* Enable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	2201      	movs	r2, #1
 800338c:	6839      	ldr	r1, [r7, #0]
 800338e:	4618      	mov	r0, r3
 8003390:	f001 f99e 	bl	80046d0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	4a1e      	ldr	r2, [pc, #120]	; (8003414 <HAL_TIM_OC_Start_IT+0x124>)
 800339a:	4293      	cmp	r3, r2
 800339c:	d013      	beq.n	80033c6 <HAL_TIM_OC_Start_IT+0xd6>
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	4a1d      	ldr	r2, [pc, #116]	; (8003418 <HAL_TIM_OC_Start_IT+0x128>)
 80033a4:	4293      	cmp	r3, r2
 80033a6:	d00e      	beq.n	80033c6 <HAL_TIM_OC_Start_IT+0xd6>
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	4a1b      	ldr	r2, [pc, #108]	; (800341c <HAL_TIM_OC_Start_IT+0x12c>)
 80033ae:	4293      	cmp	r3, r2
 80033b0:	d009      	beq.n	80033c6 <HAL_TIM_OC_Start_IT+0xd6>
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	4a1a      	ldr	r2, [pc, #104]	; (8003420 <HAL_TIM_OC_Start_IT+0x130>)
 80033b8:	4293      	cmp	r3, r2
 80033ba:	d004      	beq.n	80033c6 <HAL_TIM_OC_Start_IT+0xd6>
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	4a18      	ldr	r2, [pc, #96]	; (8003424 <HAL_TIM_OC_Start_IT+0x134>)
 80033c2:	4293      	cmp	r3, r2
 80033c4:	d101      	bne.n	80033ca <HAL_TIM_OC_Start_IT+0xda>
 80033c6:	2301      	movs	r3, #1
 80033c8:	e000      	b.n	80033cc <HAL_TIM_OC_Start_IT+0xdc>
 80033ca:	2300      	movs	r3, #0
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d007      	beq.n	80033e0 <HAL_TIM_OC_Start_IT+0xf0>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	687a      	ldr	r2, [r7, #4]
 80033d6:	6812      	ldr	r2, [r2, #0]
 80033d8:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80033da:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80033de:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	689a      	ldr	r2, [r3, #8]
 80033e6:	4b10      	ldr	r3, [pc, #64]	; (8003428 <HAL_TIM_OC_Start_IT+0x138>)
 80033e8:	4013      	ands	r3, r2
 80033ea:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	2b06      	cmp	r3, #6
 80033f0:	d00b      	beq.n	800340a <HAL_TIM_OC_Start_IT+0x11a>
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80033f8:	d007      	beq.n	800340a <HAL_TIM_OC_Start_IT+0x11a>
  {
    __HAL_TIM_ENABLE(htim);
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	687a      	ldr	r2, [r7, #4]
 8003400:	6812      	ldr	r2, [r2, #0]
 8003402:	6812      	ldr	r2, [r2, #0]
 8003404:	f042 0201 	orr.w	r2, r2, #1
 8003408:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800340a:	2300      	movs	r3, #0
}
 800340c:	4618      	mov	r0, r3
 800340e:	3710      	adds	r7, #16
 8003410:	46bd      	mov	sp, r7
 8003412:	bd80      	pop	{r7, pc}
 8003414:	40012c00 	.word	0x40012c00
 8003418:	40013400 	.word	0x40013400
 800341c:	40014000 	.word	0x40014000
 8003420:	40014400 	.word	0x40014400
 8003424:	40014800 	.word	0x40014800
 8003428:	00010007 	.word	0x00010007

0800342c <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 800342c:	b580      	push	{r7, lr}
 800342e:	b082      	sub	sp, #8
 8003430:	af00      	add	r7, sp, #0
 8003432:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	2b00      	cmp	r3, #0
 8003438:	d101      	bne.n	800343e <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 800343a:	2301      	movs	r3, #1
 800343c:	e01d      	b.n	800347a <HAL_TIM_IC_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003444:	b2db      	uxtb	r3, r3
 8003446:	2b00      	cmp	r3, #0
 8003448:	d106      	bne.n	8003458 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	2200      	movs	r2, #0
 800344e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8003452:	6878      	ldr	r0, [r7, #4]
 8003454:	f000 f815 	bl	8003482 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	2202      	movs	r2, #2
 800345c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681a      	ldr	r2, [r3, #0]
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	3304      	adds	r3, #4
 8003468:	4619      	mov	r1, r3
 800346a:	4610      	mov	r0, r2
 800346c:	f000 fb7a 	bl	8003b64 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	2201      	movs	r2, #1
 8003474:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003478:	2300      	movs	r3, #0
}
 800347a:	4618      	mov	r0, r3
 800347c:	3708      	adds	r7, #8
 800347e:	46bd      	mov	sp, r7
 8003480:	bd80      	pop	{r7, pc}

08003482 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8003482:	b480      	push	{r7}
 8003484:	b083      	sub	sp, #12
 8003486:	af00      	add	r7, sp, #0
 8003488:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 800348a:	bf00      	nop
 800348c:	370c      	adds	r7, #12
 800348e:	46bd      	mov	sp, r7
 8003490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003494:	4770      	bx	lr

08003496 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003496:	b580      	push	{r7, lr}
 8003498:	b082      	sub	sp, #8
 800349a:	af00      	add	r7, sp, #0
 800349c:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	691b      	ldr	r3, [r3, #16]
 80034a4:	f003 0302 	and.w	r3, r3, #2
 80034a8:	2b02      	cmp	r3, #2
 80034aa:	d122      	bne.n	80034f2 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	68db      	ldr	r3, [r3, #12]
 80034b2:	f003 0302 	and.w	r3, r3, #2
 80034b6:	2b02      	cmp	r3, #2
 80034b8:	d11b      	bne.n	80034f2 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	f06f 0202 	mvn.w	r2, #2
 80034c2:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	2201      	movs	r2, #1
 80034c8:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	699b      	ldr	r3, [r3, #24]
 80034d0:	f003 0303 	and.w	r3, r3, #3
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	d003      	beq.n	80034e0 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80034d8:	6878      	ldr	r0, [r7, #4]
 80034da:	f000 fb24 	bl	8003b26 <HAL_TIM_IC_CaptureCallback>
 80034de:	e005      	b.n	80034ec <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80034e0:	6878      	ldr	r0, [r7, #4]
 80034e2:	f000 fb16 	bl	8003b12 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80034e6:	6878      	ldr	r0, [r7, #4]
 80034e8:	f000 fb27 	bl	8003b3a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	2200      	movs	r2, #0
 80034f0:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	691b      	ldr	r3, [r3, #16]
 80034f8:	f003 0304 	and.w	r3, r3, #4
 80034fc:	2b04      	cmp	r3, #4
 80034fe:	d122      	bne.n	8003546 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	68db      	ldr	r3, [r3, #12]
 8003506:	f003 0304 	and.w	r3, r3, #4
 800350a:	2b04      	cmp	r3, #4
 800350c:	d11b      	bne.n	8003546 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	f06f 0204 	mvn.w	r2, #4
 8003516:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	2202      	movs	r2, #2
 800351c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	699b      	ldr	r3, [r3, #24]
 8003524:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003528:	2b00      	cmp	r3, #0
 800352a:	d003      	beq.n	8003534 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800352c:	6878      	ldr	r0, [r7, #4]
 800352e:	f000 fafa 	bl	8003b26 <HAL_TIM_IC_CaptureCallback>
 8003532:	e005      	b.n	8003540 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003534:	6878      	ldr	r0, [r7, #4]
 8003536:	f000 faec 	bl	8003b12 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800353a:	6878      	ldr	r0, [r7, #4]
 800353c:	f000 fafd 	bl	8003b3a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	2200      	movs	r2, #0
 8003544:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	691b      	ldr	r3, [r3, #16]
 800354c:	f003 0308 	and.w	r3, r3, #8
 8003550:	2b08      	cmp	r3, #8
 8003552:	d122      	bne.n	800359a <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	68db      	ldr	r3, [r3, #12]
 800355a:	f003 0308 	and.w	r3, r3, #8
 800355e:	2b08      	cmp	r3, #8
 8003560:	d11b      	bne.n	800359a <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	f06f 0208 	mvn.w	r2, #8
 800356a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	2204      	movs	r2, #4
 8003570:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	69db      	ldr	r3, [r3, #28]
 8003578:	f003 0303 	and.w	r3, r3, #3
 800357c:	2b00      	cmp	r3, #0
 800357e:	d003      	beq.n	8003588 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003580:	6878      	ldr	r0, [r7, #4]
 8003582:	f000 fad0 	bl	8003b26 <HAL_TIM_IC_CaptureCallback>
 8003586:	e005      	b.n	8003594 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003588:	6878      	ldr	r0, [r7, #4]
 800358a:	f000 fac2 	bl	8003b12 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800358e:	6878      	ldr	r0, [r7, #4]
 8003590:	f000 fad3 	bl	8003b3a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	2200      	movs	r2, #0
 8003598:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	691b      	ldr	r3, [r3, #16]
 80035a0:	f003 0310 	and.w	r3, r3, #16
 80035a4:	2b10      	cmp	r3, #16
 80035a6:	d122      	bne.n	80035ee <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	68db      	ldr	r3, [r3, #12]
 80035ae:	f003 0310 	and.w	r3, r3, #16
 80035b2:	2b10      	cmp	r3, #16
 80035b4:	d11b      	bne.n	80035ee <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	f06f 0210 	mvn.w	r2, #16
 80035be:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	2208      	movs	r2, #8
 80035c4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	69db      	ldr	r3, [r3, #28]
 80035cc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d003      	beq.n	80035dc <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80035d4:	6878      	ldr	r0, [r7, #4]
 80035d6:	f000 faa6 	bl	8003b26 <HAL_TIM_IC_CaptureCallback>
 80035da:	e005      	b.n	80035e8 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80035dc:	6878      	ldr	r0, [r7, #4]
 80035de:	f000 fa98 	bl	8003b12 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80035e2:	6878      	ldr	r0, [r7, #4]
 80035e4:	f000 faa9 	bl	8003b3a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	2200      	movs	r2, #0
 80035ec:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	691b      	ldr	r3, [r3, #16]
 80035f4:	f003 0301 	and.w	r3, r3, #1
 80035f8:	2b01      	cmp	r3, #1
 80035fa:	d10e      	bne.n	800361a <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	68db      	ldr	r3, [r3, #12]
 8003602:	f003 0301 	and.w	r3, r3, #1
 8003606:	2b01      	cmp	r3, #1
 8003608:	d107      	bne.n	800361a <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	f06f 0201 	mvn.w	r2, #1
 8003612:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003614:	6878      	ldr	r0, [r7, #4]
 8003616:	f000 fa72 	bl	8003afe <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	691b      	ldr	r3, [r3, #16]
 8003620:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003624:	2b80      	cmp	r3, #128	; 0x80
 8003626:	d10e      	bne.n	8003646 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	68db      	ldr	r3, [r3, #12]
 800362e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003632:	2b80      	cmp	r3, #128	; 0x80
 8003634:	d107      	bne.n	8003646 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800363e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003640:	6878      	ldr	r0, [r7, #4]
 8003642:	f001 f8d1 	bl	80047e8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	691b      	ldr	r3, [r3, #16]
 800364c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003650:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003654:	d10e      	bne.n	8003674 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	68db      	ldr	r3, [r3, #12]
 800365c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003660:	2b80      	cmp	r3, #128	; 0x80
 8003662:	d107      	bne.n	8003674 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800366c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800366e:	6878      	ldr	r0, [r7, #4]
 8003670:	f001 f8c4 	bl	80047fc <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	691b      	ldr	r3, [r3, #16]
 800367a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800367e:	2b40      	cmp	r3, #64	; 0x40
 8003680:	d10e      	bne.n	80036a0 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	68db      	ldr	r3, [r3, #12]
 8003688:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800368c:	2b40      	cmp	r3, #64	; 0x40
 800368e:	d107      	bne.n	80036a0 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003698:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800369a:	6878      	ldr	r0, [r7, #4]
 800369c:	f000 fa57 	bl	8003b4e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	691b      	ldr	r3, [r3, #16]
 80036a6:	f003 0320 	and.w	r3, r3, #32
 80036aa:	2b20      	cmp	r3, #32
 80036ac:	d10e      	bne.n	80036cc <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	68db      	ldr	r3, [r3, #12]
 80036b4:	f003 0320 	and.w	r3, r3, #32
 80036b8:	2b20      	cmp	r3, #32
 80036ba:	d107      	bne.n	80036cc <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	f06f 0220 	mvn.w	r2, #32
 80036c4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80036c6:	6878      	ldr	r0, [r7, #4]
 80036c8:	f001 f884 	bl	80047d4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80036cc:	bf00      	nop
 80036ce:	3708      	adds	r7, #8
 80036d0:	46bd      	mov	sp, r7
 80036d2:	bd80      	pop	{r7, pc}

080036d4 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 80036d4:	b580      	push	{r7, lr}
 80036d6:	b084      	sub	sp, #16
 80036d8:	af00      	add	r7, sp, #0
 80036da:	60f8      	str	r0, [r7, #12]
 80036dc:	60b9      	str	r1, [r7, #8]
 80036de:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80036e6:	2b01      	cmp	r3, #1
 80036e8:	d101      	bne.n	80036ee <HAL_TIM_OC_ConfigChannel+0x1a>
 80036ea:	2302      	movs	r3, #2
 80036ec:	e06c      	b.n	80037c8 <HAL_TIM_OC_ConfigChannel+0xf4>
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	2201      	movs	r2, #1
 80036f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	2202      	movs	r2, #2
 80036fa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	2b14      	cmp	r3, #20
 8003702:	d857      	bhi.n	80037b4 <HAL_TIM_OC_ConfigChannel+0xe0>
 8003704:	a201      	add	r2, pc, #4	; (adr r2, 800370c <HAL_TIM_OC_ConfigChannel+0x38>)
 8003706:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800370a:	bf00      	nop
 800370c:	08003761 	.word	0x08003761
 8003710:	080037b5 	.word	0x080037b5
 8003714:	080037b5 	.word	0x080037b5
 8003718:	080037b5 	.word	0x080037b5
 800371c:	0800376f 	.word	0x0800376f
 8003720:	080037b5 	.word	0x080037b5
 8003724:	080037b5 	.word	0x080037b5
 8003728:	080037b5 	.word	0x080037b5
 800372c:	0800377d 	.word	0x0800377d
 8003730:	080037b5 	.word	0x080037b5
 8003734:	080037b5 	.word	0x080037b5
 8003738:	080037b5 	.word	0x080037b5
 800373c:	0800378b 	.word	0x0800378b
 8003740:	080037b5 	.word	0x080037b5
 8003744:	080037b5 	.word	0x080037b5
 8003748:	080037b5 	.word	0x080037b5
 800374c:	08003799 	.word	0x08003799
 8003750:	080037b5 	.word	0x080037b5
 8003754:	080037b5 	.word	0x080037b5
 8003758:	080037b5 	.word	0x080037b5
 800375c:	080037a7 	.word	0x080037a7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	68b9      	ldr	r1, [r7, #8]
 8003766:	4618      	mov	r0, r3
 8003768:	f000 fa96 	bl	8003c98 <TIM_OC1_SetConfig>
      break;
 800376c:	e023      	b.n	80037b6 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	68b9      	ldr	r1, [r7, #8]
 8003774:	4618      	mov	r0, r3
 8003776:	f000 fb1f 	bl	8003db8 <TIM_OC2_SetConfig>
      break;
 800377a:	e01c      	b.n	80037b6 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	68b9      	ldr	r1, [r7, #8]
 8003782:	4618      	mov	r0, r3
 8003784:	f000 fba2 	bl	8003ecc <TIM_OC3_SetConfig>
      break;
 8003788:	e015      	b.n	80037b6 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	68b9      	ldr	r1, [r7, #8]
 8003790:	4618      	mov	r0, r3
 8003792:	f000 fc23 	bl	8003fdc <TIM_OC4_SetConfig>
      break;
 8003796:	e00e      	b.n	80037b6 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 5 in Output Compare */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	68b9      	ldr	r1, [r7, #8]
 800379e:	4618      	mov	r0, r3
 80037a0:	f000 fc86 	bl	80040b0 <TIM_OC5_SetConfig>
      break;
 80037a4:	e007      	b.n	80037b6 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 6 in Output Compare */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	68b9      	ldr	r1, [r7, #8]
 80037ac:	4618      	mov	r0, r3
 80037ae:	f000 fce3 	bl	8004178 <TIM_OC6_SetConfig>
      break;
 80037b2:	e000      	b.n	80037b6 <HAL_TIM_OC_ConfigChannel+0xe2>
    }

    default:
      break;
 80037b4:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	2201      	movs	r2, #1
 80037ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	2200      	movs	r2, #0
 80037c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80037c6:	2300      	movs	r3, #0
}
 80037c8:	4618      	mov	r0, r3
 80037ca:	3710      	adds	r7, #16
 80037cc:	46bd      	mov	sp, r7
 80037ce:	bd80      	pop	{r7, pc}

080037d0 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 80037d0:	b580      	push	{r7, lr}
 80037d2:	b084      	sub	sp, #16
 80037d4:	af00      	add	r7, sp, #0
 80037d6:	60f8      	str	r0, [r7, #12]
 80037d8:	60b9      	str	r1, [r7, #8]
 80037da:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80037e2:	2b01      	cmp	r3, #1
 80037e4:	d101      	bne.n	80037ea <HAL_TIM_IC_ConfigChannel+0x1a>
 80037e6:	2302      	movs	r3, #2
 80037e8:	e08a      	b.n	8003900 <HAL_TIM_IC_ConfigChannel+0x130>
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	2201      	movs	r2, #1
 80037ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	2202      	movs	r2, #2
 80037f6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (Channel == TIM_CHANNEL_1)
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d11b      	bne.n	8003838 <HAL_TIM_IC_ConfigChannel+0x68>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	6818      	ldr	r0, [r3, #0]
 8003804:	68bb      	ldr	r3, [r7, #8]
 8003806:	6819      	ldr	r1, [r3, #0]
 8003808:	68bb      	ldr	r3, [r7, #8]
 800380a:	685a      	ldr	r2, [r3, #4]
 800380c:	68bb      	ldr	r3, [r7, #8]
 800380e:	68db      	ldr	r3, [r3, #12]
 8003810:	f000 fda0 	bl	8004354 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	68fa      	ldr	r2, [r7, #12]
 800381a:	6812      	ldr	r2, [r2, #0]
 800381c:	6992      	ldr	r2, [r2, #24]
 800381e:	f022 020c 	bic.w	r2, r2, #12
 8003822:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	68fa      	ldr	r2, [r7, #12]
 800382a:	6812      	ldr	r2, [r2, #0]
 800382c:	6991      	ldr	r1, [r2, #24]
 800382e:	68ba      	ldr	r2, [r7, #8]
 8003830:	6892      	ldr	r2, [r2, #8]
 8003832:	430a      	orrs	r2, r1
 8003834:	619a      	str	r2, [r3, #24]
 8003836:	e05a      	b.n	80038ee <HAL_TIM_IC_ConfigChannel+0x11e>
  }
  else if (Channel == TIM_CHANNEL_2)
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	2b04      	cmp	r3, #4
 800383c:	d11c      	bne.n	8003878 <HAL_TIM_IC_ConfigChannel+0xa8>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	6818      	ldr	r0, [r3, #0]
 8003842:	68bb      	ldr	r3, [r7, #8]
 8003844:	6819      	ldr	r1, [r3, #0]
 8003846:	68bb      	ldr	r3, [r7, #8]
 8003848:	685a      	ldr	r2, [r3, #4]
 800384a:	68bb      	ldr	r3, [r7, #8]
 800384c:	68db      	ldr	r3, [r3, #12]
 800384e:	f000 fe1e 	bl	800448e <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	68fa      	ldr	r2, [r7, #12]
 8003858:	6812      	ldr	r2, [r2, #0]
 800385a:	6992      	ldr	r2, [r2, #24]
 800385c:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8003860:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	68fa      	ldr	r2, [r7, #12]
 8003868:	6812      	ldr	r2, [r2, #0]
 800386a:	6991      	ldr	r1, [r2, #24]
 800386c:	68ba      	ldr	r2, [r7, #8]
 800386e:	6892      	ldr	r2, [r2, #8]
 8003870:	0212      	lsls	r2, r2, #8
 8003872:	430a      	orrs	r2, r1
 8003874:	619a      	str	r2, [r3, #24]
 8003876:	e03a      	b.n	80038ee <HAL_TIM_IC_ConfigChannel+0x11e>
  }
  else if (Channel == TIM_CHANNEL_3)
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	2b08      	cmp	r3, #8
 800387c:	d11b      	bne.n	80038b6 <HAL_TIM_IC_ConfigChannel+0xe6>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	6818      	ldr	r0, [r3, #0]
 8003882:	68bb      	ldr	r3, [r7, #8]
 8003884:	6819      	ldr	r1, [r3, #0]
 8003886:	68bb      	ldr	r3, [r7, #8]
 8003888:	685a      	ldr	r2, [r3, #4]
 800388a:	68bb      	ldr	r3, [r7, #8]
 800388c:	68db      	ldr	r3, [r3, #12]
 800388e:	f000 fe6b 	bl	8004568 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	68fa      	ldr	r2, [r7, #12]
 8003898:	6812      	ldr	r2, [r2, #0]
 800389a:	69d2      	ldr	r2, [r2, #28]
 800389c:	f022 020c 	bic.w	r2, r2, #12
 80038a0:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	68fa      	ldr	r2, [r7, #12]
 80038a8:	6812      	ldr	r2, [r2, #0]
 80038aa:	69d1      	ldr	r1, [r2, #28]
 80038ac:	68ba      	ldr	r2, [r7, #8]
 80038ae:	6892      	ldr	r2, [r2, #8]
 80038b0:	430a      	orrs	r2, r1
 80038b2:	61da      	str	r2, [r3, #28]
 80038b4:	e01b      	b.n	80038ee <HAL_TIM_IC_ConfigChannel+0x11e>
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	6818      	ldr	r0, [r3, #0]
 80038ba:	68bb      	ldr	r3, [r7, #8]
 80038bc:	6819      	ldr	r1, [r3, #0]
 80038be:	68bb      	ldr	r3, [r7, #8]
 80038c0:	685a      	ldr	r2, [r3, #4]
 80038c2:	68bb      	ldr	r3, [r7, #8]
 80038c4:	68db      	ldr	r3, [r3, #12]
 80038c6:	f000 fe8b 	bl	80045e0 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	68fa      	ldr	r2, [r7, #12]
 80038d0:	6812      	ldr	r2, [r2, #0]
 80038d2:	69d2      	ldr	r2, [r2, #28]
 80038d4:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80038d8:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	68fa      	ldr	r2, [r7, #12]
 80038e0:	6812      	ldr	r2, [r2, #0]
 80038e2:	69d1      	ldr	r1, [r2, #28]
 80038e4:	68ba      	ldr	r2, [r7, #8]
 80038e6:	6892      	ldr	r2, [r2, #8]
 80038e8:	0212      	lsls	r2, r2, #8
 80038ea:	430a      	orrs	r2, r1
 80038ec:	61da      	str	r2, [r3, #28]
  }

  htim->State = HAL_TIM_STATE_READY;
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	2201      	movs	r2, #1
 80038f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	2200      	movs	r2, #0
 80038fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80038fe:	2300      	movs	r3, #0
}
 8003900:	4618      	mov	r0, r3
 8003902:	3710      	adds	r7, #16
 8003904:	46bd      	mov	sp, r7
 8003906:	bd80      	pop	{r7, pc}

08003908 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003908:	b580      	push	{r7, lr}
 800390a:	b084      	sub	sp, #16
 800390c:	af00      	add	r7, sp, #0
 800390e:	6078      	str	r0, [r7, #4]
 8003910:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003918:	2b01      	cmp	r3, #1
 800391a:	d101      	bne.n	8003920 <HAL_TIM_ConfigClockSource+0x18>
 800391c:	2302      	movs	r3, #2
 800391e:	e0a8      	b.n	8003a72 <HAL_TIM_ConfigClockSource+0x16a>
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	2201      	movs	r2, #1
 8003924:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	2202      	movs	r2, #2
 800392c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	689b      	ldr	r3, [r3, #8]
 8003936:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800393e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003942:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003944:	68fb      	ldr	r3, [r7, #12]
 8003946:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800394a:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	68fa      	ldr	r2, [r7, #12]
 8003952:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003954:	683b      	ldr	r3, [r7, #0]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	2b40      	cmp	r3, #64	; 0x40
 800395a:	d067      	beq.n	8003a2c <HAL_TIM_ConfigClockSource+0x124>
 800395c:	2b40      	cmp	r3, #64	; 0x40
 800395e:	d80b      	bhi.n	8003978 <HAL_TIM_ConfigClockSource+0x70>
 8003960:	2b10      	cmp	r3, #16
 8003962:	d073      	beq.n	8003a4c <HAL_TIM_ConfigClockSource+0x144>
 8003964:	2b10      	cmp	r3, #16
 8003966:	d802      	bhi.n	800396e <HAL_TIM_ConfigClockSource+0x66>
 8003968:	2b00      	cmp	r3, #0
 800396a:	d06f      	beq.n	8003a4c <HAL_TIM_ConfigClockSource+0x144>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 800396c:	e078      	b.n	8003a60 <HAL_TIM_ConfigClockSource+0x158>
  switch (sClockSourceConfig->ClockSource)
 800396e:	2b20      	cmp	r3, #32
 8003970:	d06c      	beq.n	8003a4c <HAL_TIM_ConfigClockSource+0x144>
 8003972:	2b30      	cmp	r3, #48	; 0x30
 8003974:	d06a      	beq.n	8003a4c <HAL_TIM_ConfigClockSource+0x144>
      break;
 8003976:	e073      	b.n	8003a60 <HAL_TIM_ConfigClockSource+0x158>
  switch (sClockSourceConfig->ClockSource)
 8003978:	2b70      	cmp	r3, #112	; 0x70
 800397a:	d00d      	beq.n	8003998 <HAL_TIM_ConfigClockSource+0x90>
 800397c:	2b70      	cmp	r3, #112	; 0x70
 800397e:	d804      	bhi.n	800398a <HAL_TIM_ConfigClockSource+0x82>
 8003980:	2b50      	cmp	r3, #80	; 0x50
 8003982:	d033      	beq.n	80039ec <HAL_TIM_ConfigClockSource+0xe4>
 8003984:	2b60      	cmp	r3, #96	; 0x60
 8003986:	d041      	beq.n	8003a0c <HAL_TIM_ConfigClockSource+0x104>
      break;
 8003988:	e06a      	b.n	8003a60 <HAL_TIM_ConfigClockSource+0x158>
  switch (sClockSourceConfig->ClockSource)
 800398a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800398e:	d066      	beq.n	8003a5e <HAL_TIM_ConfigClockSource+0x156>
 8003990:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003994:	d017      	beq.n	80039c6 <HAL_TIM_ConfigClockSource+0xbe>
      break;
 8003996:	e063      	b.n	8003a60 <HAL_TIM_ConfigClockSource+0x158>
      TIM_ETR_SetConfig(htim->Instance,
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	6818      	ldr	r0, [r3, #0]
 800399c:	683b      	ldr	r3, [r7, #0]
 800399e:	6899      	ldr	r1, [r3, #8]
 80039a0:	683b      	ldr	r3, [r7, #0]
 80039a2:	685a      	ldr	r2, [r3, #4]
 80039a4:	683b      	ldr	r3, [r7, #0]
 80039a6:	68db      	ldr	r3, [r3, #12]
 80039a8:	f000 fe72 	bl	8004690 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	689b      	ldr	r3, [r3, #8]
 80039b2:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80039ba:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	68fa      	ldr	r2, [r7, #12]
 80039c2:	609a      	str	r2, [r3, #8]
      break;
 80039c4:	e04c      	b.n	8003a60 <HAL_TIM_ConfigClockSource+0x158>
      TIM_ETR_SetConfig(htim->Instance,
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	6818      	ldr	r0, [r3, #0]
 80039ca:	683b      	ldr	r3, [r7, #0]
 80039cc:	6899      	ldr	r1, [r3, #8]
 80039ce:	683b      	ldr	r3, [r7, #0]
 80039d0:	685a      	ldr	r2, [r3, #4]
 80039d2:	683b      	ldr	r3, [r7, #0]
 80039d4:	68db      	ldr	r3, [r3, #12]
 80039d6:	f000 fe5b 	bl	8004690 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	687a      	ldr	r2, [r7, #4]
 80039e0:	6812      	ldr	r2, [r2, #0]
 80039e2:	6892      	ldr	r2, [r2, #8]
 80039e4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80039e8:	609a      	str	r2, [r3, #8]
      break;
 80039ea:	e039      	b.n	8003a60 <HAL_TIM_ConfigClockSource+0x158>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	6818      	ldr	r0, [r3, #0]
 80039f0:	683b      	ldr	r3, [r7, #0]
 80039f2:	6859      	ldr	r1, [r3, #4]
 80039f4:	683b      	ldr	r3, [r7, #0]
 80039f6:	68db      	ldr	r3, [r3, #12]
 80039f8:	461a      	mov	r2, r3
 80039fa:	f000 fd19 	bl	8004430 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	2150      	movs	r1, #80	; 0x50
 8003a04:	4618      	mov	r0, r3
 8003a06:	f000 fe28 	bl	800465a <TIM_ITRx_SetConfig>
      break;
 8003a0a:	e029      	b.n	8003a60 <HAL_TIM_ConfigClockSource+0x158>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	6818      	ldr	r0, [r3, #0]
 8003a10:	683b      	ldr	r3, [r7, #0]
 8003a12:	6859      	ldr	r1, [r3, #4]
 8003a14:	683b      	ldr	r3, [r7, #0]
 8003a16:	68db      	ldr	r3, [r3, #12]
 8003a18:	461a      	mov	r2, r3
 8003a1a:	f000 fd75 	bl	8004508 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	2160      	movs	r1, #96	; 0x60
 8003a24:	4618      	mov	r0, r3
 8003a26:	f000 fe18 	bl	800465a <TIM_ITRx_SetConfig>
      break;
 8003a2a:	e019      	b.n	8003a60 <HAL_TIM_ConfigClockSource+0x158>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	6818      	ldr	r0, [r3, #0]
 8003a30:	683b      	ldr	r3, [r7, #0]
 8003a32:	6859      	ldr	r1, [r3, #4]
 8003a34:	683b      	ldr	r3, [r7, #0]
 8003a36:	68db      	ldr	r3, [r3, #12]
 8003a38:	461a      	mov	r2, r3
 8003a3a:	f000 fcf9 	bl	8004430 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	2140      	movs	r1, #64	; 0x40
 8003a44:	4618      	mov	r0, r3
 8003a46:	f000 fe08 	bl	800465a <TIM_ITRx_SetConfig>
      break;
 8003a4a:	e009      	b.n	8003a60 <HAL_TIM_ConfigClockSource+0x158>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	681a      	ldr	r2, [r3, #0]
 8003a50:	683b      	ldr	r3, [r7, #0]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	4619      	mov	r1, r3
 8003a56:	4610      	mov	r0, r2
 8003a58:	f000 fdff 	bl	800465a <TIM_ITRx_SetConfig>
      break;
 8003a5c:	e000      	b.n	8003a60 <HAL_TIM_ConfigClockSource+0x158>
      break;
 8003a5e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	2201      	movs	r2, #1
 8003a64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	2200      	movs	r2, #0
 8003a6c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003a70:	2300      	movs	r3, #0
}
 8003a72:	4618      	mov	r0, r3
 8003a74:	3710      	adds	r7, #16
 8003a76:	46bd      	mov	sp, r7
 8003a78:	bd80      	pop	{r7, pc}

08003a7a <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8003a7a:	b580      	push	{r7, lr}
 8003a7c:	b082      	sub	sp, #8
 8003a7e:	af00      	add	r7, sp, #0
 8003a80:	6078      	str	r0, [r7, #4]
 8003a82:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003a8a:	2b01      	cmp	r3, #1
 8003a8c:	d101      	bne.n	8003a92 <HAL_TIM_SlaveConfigSynchro+0x18>
 8003a8e:	2302      	movs	r3, #2
 8003a90:	e031      	b.n	8003af6 <HAL_TIM_SlaveConfigSynchro+0x7c>
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	2201      	movs	r2, #1
 8003a96:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	2202      	movs	r2, #2
 8003a9e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 8003aa2:	6839      	ldr	r1, [r7, #0]
 8003aa4:	6878      	ldr	r0, [r7, #4]
 8003aa6:	f000 fbcd 	bl	8004244 <TIM_SlaveTimer_SetConfig>
 8003aaa:	4603      	mov	r3, r0
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d009      	beq.n	8003ac4 <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	2201      	movs	r2, #1
 8003ab4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	2200      	movs	r2, #0
 8003abc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    return HAL_ERROR;
 8003ac0:	2301      	movs	r3, #1
 8003ac2:	e018      	b.n	8003af6 <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	687a      	ldr	r2, [r7, #4]
 8003aca:	6812      	ldr	r2, [r2, #0]
 8003acc:	68d2      	ldr	r2, [r2, #12]
 8003ace:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003ad2:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	687a      	ldr	r2, [r7, #4]
 8003ada:	6812      	ldr	r2, [r2, #0]
 8003adc:	68d2      	ldr	r2, [r2, #12]
 8003ade:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8003ae2:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	2201      	movs	r2, #1
 8003ae8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	2200      	movs	r2, #0
 8003af0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003af4:	2300      	movs	r3, #0
}
 8003af6:	4618      	mov	r0, r3
 8003af8:	3708      	adds	r7, #8
 8003afa:	46bd      	mov	sp, r7
 8003afc:	bd80      	pop	{r7, pc}

08003afe <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003afe:	b480      	push	{r7}
 8003b00:	b083      	sub	sp, #12
 8003b02:	af00      	add	r7, sp, #0
 8003b04:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8003b06:	bf00      	nop
 8003b08:	370c      	adds	r7, #12
 8003b0a:	46bd      	mov	sp, r7
 8003b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b10:	4770      	bx	lr

08003b12 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003b12:	b480      	push	{r7}
 8003b14:	b083      	sub	sp, #12
 8003b16:	af00      	add	r7, sp, #0
 8003b18:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003b1a:	bf00      	nop
 8003b1c:	370c      	adds	r7, #12
 8003b1e:	46bd      	mov	sp, r7
 8003b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b24:	4770      	bx	lr

08003b26 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003b26:	b480      	push	{r7}
 8003b28:	b083      	sub	sp, #12
 8003b2a:	af00      	add	r7, sp, #0
 8003b2c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003b2e:	bf00      	nop
 8003b30:	370c      	adds	r7, #12
 8003b32:	46bd      	mov	sp, r7
 8003b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b38:	4770      	bx	lr

08003b3a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003b3a:	b480      	push	{r7}
 8003b3c:	b083      	sub	sp, #12
 8003b3e:	af00      	add	r7, sp, #0
 8003b40:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003b42:	bf00      	nop
 8003b44:	370c      	adds	r7, #12
 8003b46:	46bd      	mov	sp, r7
 8003b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b4c:	4770      	bx	lr

08003b4e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003b4e:	b480      	push	{r7}
 8003b50:	b083      	sub	sp, #12
 8003b52:	af00      	add	r7, sp, #0
 8003b54:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003b56:	bf00      	nop
 8003b58:	370c      	adds	r7, #12
 8003b5a:	46bd      	mov	sp, r7
 8003b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b60:	4770      	bx	lr
	...

08003b64 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003b64:	b480      	push	{r7}
 8003b66:	b085      	sub	sp, #20
 8003b68:	af00      	add	r7, sp, #0
 8003b6a:	6078      	str	r0, [r7, #4]
 8003b6c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	4a40      	ldr	r2, [pc, #256]	; (8003c78 <TIM_Base_SetConfig+0x114>)
 8003b78:	4293      	cmp	r3, r2
 8003b7a:	d013      	beq.n	8003ba4 <TIM_Base_SetConfig+0x40>
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003b82:	d00f      	beq.n	8003ba4 <TIM_Base_SetConfig+0x40>
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	4a3d      	ldr	r2, [pc, #244]	; (8003c7c <TIM_Base_SetConfig+0x118>)
 8003b88:	4293      	cmp	r3, r2
 8003b8a:	d00b      	beq.n	8003ba4 <TIM_Base_SetConfig+0x40>
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	4a3c      	ldr	r2, [pc, #240]	; (8003c80 <TIM_Base_SetConfig+0x11c>)
 8003b90:	4293      	cmp	r3, r2
 8003b92:	d007      	beq.n	8003ba4 <TIM_Base_SetConfig+0x40>
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	4a3b      	ldr	r2, [pc, #236]	; (8003c84 <TIM_Base_SetConfig+0x120>)
 8003b98:	4293      	cmp	r3, r2
 8003b9a:	d003      	beq.n	8003ba4 <TIM_Base_SetConfig+0x40>
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	4a3a      	ldr	r2, [pc, #232]	; (8003c88 <TIM_Base_SetConfig+0x124>)
 8003ba0:	4293      	cmp	r3, r2
 8003ba2:	d108      	bne.n	8003bb6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003baa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003bac:	683b      	ldr	r3, [r7, #0]
 8003bae:	685b      	ldr	r3, [r3, #4]
 8003bb0:	68fa      	ldr	r2, [r7, #12]
 8003bb2:	4313      	orrs	r3, r2
 8003bb4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	4a2f      	ldr	r2, [pc, #188]	; (8003c78 <TIM_Base_SetConfig+0x114>)
 8003bba:	4293      	cmp	r3, r2
 8003bbc:	d01f      	beq.n	8003bfe <TIM_Base_SetConfig+0x9a>
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003bc4:	d01b      	beq.n	8003bfe <TIM_Base_SetConfig+0x9a>
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	4a2c      	ldr	r2, [pc, #176]	; (8003c7c <TIM_Base_SetConfig+0x118>)
 8003bca:	4293      	cmp	r3, r2
 8003bcc:	d017      	beq.n	8003bfe <TIM_Base_SetConfig+0x9a>
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	4a2b      	ldr	r2, [pc, #172]	; (8003c80 <TIM_Base_SetConfig+0x11c>)
 8003bd2:	4293      	cmp	r3, r2
 8003bd4:	d013      	beq.n	8003bfe <TIM_Base_SetConfig+0x9a>
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	4a2a      	ldr	r2, [pc, #168]	; (8003c84 <TIM_Base_SetConfig+0x120>)
 8003bda:	4293      	cmp	r3, r2
 8003bdc:	d00f      	beq.n	8003bfe <TIM_Base_SetConfig+0x9a>
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	4a29      	ldr	r2, [pc, #164]	; (8003c88 <TIM_Base_SetConfig+0x124>)
 8003be2:	4293      	cmp	r3, r2
 8003be4:	d00b      	beq.n	8003bfe <TIM_Base_SetConfig+0x9a>
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	4a28      	ldr	r2, [pc, #160]	; (8003c8c <TIM_Base_SetConfig+0x128>)
 8003bea:	4293      	cmp	r3, r2
 8003bec:	d007      	beq.n	8003bfe <TIM_Base_SetConfig+0x9a>
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	4a27      	ldr	r2, [pc, #156]	; (8003c90 <TIM_Base_SetConfig+0x12c>)
 8003bf2:	4293      	cmp	r3, r2
 8003bf4:	d003      	beq.n	8003bfe <TIM_Base_SetConfig+0x9a>
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	4a26      	ldr	r2, [pc, #152]	; (8003c94 <TIM_Base_SetConfig+0x130>)
 8003bfa:	4293      	cmp	r3, r2
 8003bfc:	d108      	bne.n	8003c10 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003c04:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003c06:	683b      	ldr	r3, [r7, #0]
 8003c08:	68db      	ldr	r3, [r3, #12]
 8003c0a:	68fa      	ldr	r2, [r7, #12]
 8003c0c:	4313      	orrs	r3, r2
 8003c0e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003c16:	683b      	ldr	r3, [r7, #0]
 8003c18:	695b      	ldr	r3, [r3, #20]
 8003c1a:	4313      	orrs	r3, r2
 8003c1c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	68fa      	ldr	r2, [r7, #12]
 8003c22:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003c24:	683b      	ldr	r3, [r7, #0]
 8003c26:	689a      	ldr	r2, [r3, #8]
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003c2c:	683b      	ldr	r3, [r7, #0]
 8003c2e:	681a      	ldr	r2, [r3, #0]
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	4a10      	ldr	r2, [pc, #64]	; (8003c78 <TIM_Base_SetConfig+0x114>)
 8003c38:	4293      	cmp	r3, r2
 8003c3a:	d00f      	beq.n	8003c5c <TIM_Base_SetConfig+0xf8>
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	4a12      	ldr	r2, [pc, #72]	; (8003c88 <TIM_Base_SetConfig+0x124>)
 8003c40:	4293      	cmp	r3, r2
 8003c42:	d00b      	beq.n	8003c5c <TIM_Base_SetConfig+0xf8>
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	4a11      	ldr	r2, [pc, #68]	; (8003c8c <TIM_Base_SetConfig+0x128>)
 8003c48:	4293      	cmp	r3, r2
 8003c4a:	d007      	beq.n	8003c5c <TIM_Base_SetConfig+0xf8>
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	4a10      	ldr	r2, [pc, #64]	; (8003c90 <TIM_Base_SetConfig+0x12c>)
 8003c50:	4293      	cmp	r3, r2
 8003c52:	d003      	beq.n	8003c5c <TIM_Base_SetConfig+0xf8>
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	4a0f      	ldr	r2, [pc, #60]	; (8003c94 <TIM_Base_SetConfig+0x130>)
 8003c58:	4293      	cmp	r3, r2
 8003c5a:	d103      	bne.n	8003c64 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003c5c:	683b      	ldr	r3, [r7, #0]
 8003c5e:	691a      	ldr	r2, [r3, #16]
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	2201      	movs	r2, #1
 8003c68:	615a      	str	r2, [r3, #20]
}
 8003c6a:	bf00      	nop
 8003c6c:	3714      	adds	r7, #20
 8003c6e:	46bd      	mov	sp, r7
 8003c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c74:	4770      	bx	lr
 8003c76:	bf00      	nop
 8003c78:	40012c00 	.word	0x40012c00
 8003c7c:	40000400 	.word	0x40000400
 8003c80:	40000800 	.word	0x40000800
 8003c84:	40000c00 	.word	0x40000c00
 8003c88:	40013400 	.word	0x40013400
 8003c8c:	40014000 	.word	0x40014000
 8003c90:	40014400 	.word	0x40014400
 8003c94:	40014800 	.word	0x40014800

08003c98 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003c98:	b480      	push	{r7}
 8003c9a:	b087      	sub	sp, #28
 8003c9c:	af00      	add	r7, sp, #0
 8003c9e:	6078      	str	r0, [r7, #4]
 8003ca0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	6a1b      	ldr	r3, [r3, #32]
 8003ca6:	f023 0201 	bic.w	r2, r3, #1
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	6a1b      	ldr	r3, [r3, #32]
 8003cb2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	685b      	ldr	r3, [r3, #4]
 8003cb8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	699b      	ldr	r3, [r3, #24]
 8003cbe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003cc6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003cca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	f023 0303 	bic.w	r3, r3, #3
 8003cd2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003cd4:	683b      	ldr	r3, [r7, #0]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	68fa      	ldr	r2, [r7, #12]
 8003cda:	4313      	orrs	r3, r2
 8003cdc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003cde:	697b      	ldr	r3, [r7, #20]
 8003ce0:	f023 0302 	bic.w	r3, r3, #2
 8003ce4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003ce6:	683b      	ldr	r3, [r7, #0]
 8003ce8:	689b      	ldr	r3, [r3, #8]
 8003cea:	697a      	ldr	r2, [r7, #20]
 8003cec:	4313      	orrs	r3, r2
 8003cee:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	4a2c      	ldr	r2, [pc, #176]	; (8003da4 <TIM_OC1_SetConfig+0x10c>)
 8003cf4:	4293      	cmp	r3, r2
 8003cf6:	d00f      	beq.n	8003d18 <TIM_OC1_SetConfig+0x80>
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	4a2b      	ldr	r2, [pc, #172]	; (8003da8 <TIM_OC1_SetConfig+0x110>)
 8003cfc:	4293      	cmp	r3, r2
 8003cfe:	d00b      	beq.n	8003d18 <TIM_OC1_SetConfig+0x80>
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	4a2a      	ldr	r2, [pc, #168]	; (8003dac <TIM_OC1_SetConfig+0x114>)
 8003d04:	4293      	cmp	r3, r2
 8003d06:	d007      	beq.n	8003d18 <TIM_OC1_SetConfig+0x80>
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	4a29      	ldr	r2, [pc, #164]	; (8003db0 <TIM_OC1_SetConfig+0x118>)
 8003d0c:	4293      	cmp	r3, r2
 8003d0e:	d003      	beq.n	8003d18 <TIM_OC1_SetConfig+0x80>
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	4a28      	ldr	r2, [pc, #160]	; (8003db4 <TIM_OC1_SetConfig+0x11c>)
 8003d14:	4293      	cmp	r3, r2
 8003d16:	d10c      	bne.n	8003d32 <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003d18:	697b      	ldr	r3, [r7, #20]
 8003d1a:	f023 0308 	bic.w	r3, r3, #8
 8003d1e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003d20:	683b      	ldr	r3, [r7, #0]
 8003d22:	68db      	ldr	r3, [r3, #12]
 8003d24:	697a      	ldr	r2, [r7, #20]
 8003d26:	4313      	orrs	r3, r2
 8003d28:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003d2a:	697b      	ldr	r3, [r7, #20]
 8003d2c:	f023 0304 	bic.w	r3, r3, #4
 8003d30:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	4a1b      	ldr	r2, [pc, #108]	; (8003da4 <TIM_OC1_SetConfig+0x10c>)
 8003d36:	4293      	cmp	r3, r2
 8003d38:	d00f      	beq.n	8003d5a <TIM_OC1_SetConfig+0xc2>
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	4a1a      	ldr	r2, [pc, #104]	; (8003da8 <TIM_OC1_SetConfig+0x110>)
 8003d3e:	4293      	cmp	r3, r2
 8003d40:	d00b      	beq.n	8003d5a <TIM_OC1_SetConfig+0xc2>
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	4a19      	ldr	r2, [pc, #100]	; (8003dac <TIM_OC1_SetConfig+0x114>)
 8003d46:	4293      	cmp	r3, r2
 8003d48:	d007      	beq.n	8003d5a <TIM_OC1_SetConfig+0xc2>
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	4a18      	ldr	r2, [pc, #96]	; (8003db0 <TIM_OC1_SetConfig+0x118>)
 8003d4e:	4293      	cmp	r3, r2
 8003d50:	d003      	beq.n	8003d5a <TIM_OC1_SetConfig+0xc2>
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	4a17      	ldr	r2, [pc, #92]	; (8003db4 <TIM_OC1_SetConfig+0x11c>)
 8003d56:	4293      	cmp	r3, r2
 8003d58:	d111      	bne.n	8003d7e <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003d5a:	693b      	ldr	r3, [r7, #16]
 8003d5c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003d60:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003d62:	693b      	ldr	r3, [r7, #16]
 8003d64:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003d68:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003d6a:	683b      	ldr	r3, [r7, #0]
 8003d6c:	695b      	ldr	r3, [r3, #20]
 8003d6e:	693a      	ldr	r2, [r7, #16]
 8003d70:	4313      	orrs	r3, r2
 8003d72:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003d74:	683b      	ldr	r3, [r7, #0]
 8003d76:	699b      	ldr	r3, [r3, #24]
 8003d78:	693a      	ldr	r2, [r7, #16]
 8003d7a:	4313      	orrs	r3, r2
 8003d7c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	693a      	ldr	r2, [r7, #16]
 8003d82:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	68fa      	ldr	r2, [r7, #12]
 8003d88:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003d8a:	683b      	ldr	r3, [r7, #0]
 8003d8c:	685a      	ldr	r2, [r3, #4]
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	697a      	ldr	r2, [r7, #20]
 8003d96:	621a      	str	r2, [r3, #32]
}
 8003d98:	bf00      	nop
 8003d9a:	371c      	adds	r7, #28
 8003d9c:	46bd      	mov	sp, r7
 8003d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003da2:	4770      	bx	lr
 8003da4:	40012c00 	.word	0x40012c00
 8003da8:	40013400 	.word	0x40013400
 8003dac:	40014000 	.word	0x40014000
 8003db0:	40014400 	.word	0x40014400
 8003db4:	40014800 	.word	0x40014800

08003db8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003db8:	b480      	push	{r7}
 8003dba:	b087      	sub	sp, #28
 8003dbc:	af00      	add	r7, sp, #0
 8003dbe:	6078      	str	r0, [r7, #4]
 8003dc0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	6a1b      	ldr	r3, [r3, #32]
 8003dc6:	f023 0210 	bic.w	r2, r3, #16
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	6a1b      	ldr	r3, [r3, #32]
 8003dd2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	685b      	ldr	r3, [r3, #4]
 8003dd8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	699b      	ldr	r3, [r3, #24]
 8003dde:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003de6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003dea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003df2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003df4:	683b      	ldr	r3, [r7, #0]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	021b      	lsls	r3, r3, #8
 8003dfa:	68fa      	ldr	r2, [r7, #12]
 8003dfc:	4313      	orrs	r3, r2
 8003dfe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003e00:	697b      	ldr	r3, [r7, #20]
 8003e02:	f023 0320 	bic.w	r3, r3, #32
 8003e06:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003e08:	683b      	ldr	r3, [r7, #0]
 8003e0a:	689b      	ldr	r3, [r3, #8]
 8003e0c:	011b      	lsls	r3, r3, #4
 8003e0e:	697a      	ldr	r2, [r7, #20]
 8003e10:	4313      	orrs	r3, r2
 8003e12:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	4a28      	ldr	r2, [pc, #160]	; (8003eb8 <TIM_OC2_SetConfig+0x100>)
 8003e18:	4293      	cmp	r3, r2
 8003e1a:	d003      	beq.n	8003e24 <TIM_OC2_SetConfig+0x6c>
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	4a27      	ldr	r2, [pc, #156]	; (8003ebc <TIM_OC2_SetConfig+0x104>)
 8003e20:	4293      	cmp	r3, r2
 8003e22:	d10d      	bne.n	8003e40 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003e24:	697b      	ldr	r3, [r7, #20]
 8003e26:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003e2a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003e2c:	683b      	ldr	r3, [r7, #0]
 8003e2e:	68db      	ldr	r3, [r3, #12]
 8003e30:	011b      	lsls	r3, r3, #4
 8003e32:	697a      	ldr	r2, [r7, #20]
 8003e34:	4313      	orrs	r3, r2
 8003e36:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003e38:	697b      	ldr	r3, [r7, #20]
 8003e3a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003e3e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	4a1d      	ldr	r2, [pc, #116]	; (8003eb8 <TIM_OC2_SetConfig+0x100>)
 8003e44:	4293      	cmp	r3, r2
 8003e46:	d00f      	beq.n	8003e68 <TIM_OC2_SetConfig+0xb0>
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	4a1c      	ldr	r2, [pc, #112]	; (8003ebc <TIM_OC2_SetConfig+0x104>)
 8003e4c:	4293      	cmp	r3, r2
 8003e4e:	d00b      	beq.n	8003e68 <TIM_OC2_SetConfig+0xb0>
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	4a1b      	ldr	r2, [pc, #108]	; (8003ec0 <TIM_OC2_SetConfig+0x108>)
 8003e54:	4293      	cmp	r3, r2
 8003e56:	d007      	beq.n	8003e68 <TIM_OC2_SetConfig+0xb0>
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	4a1a      	ldr	r2, [pc, #104]	; (8003ec4 <TIM_OC2_SetConfig+0x10c>)
 8003e5c:	4293      	cmp	r3, r2
 8003e5e:	d003      	beq.n	8003e68 <TIM_OC2_SetConfig+0xb0>
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	4a19      	ldr	r2, [pc, #100]	; (8003ec8 <TIM_OC2_SetConfig+0x110>)
 8003e64:	4293      	cmp	r3, r2
 8003e66:	d113      	bne.n	8003e90 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003e68:	693b      	ldr	r3, [r7, #16]
 8003e6a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003e6e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003e70:	693b      	ldr	r3, [r7, #16]
 8003e72:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003e76:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003e78:	683b      	ldr	r3, [r7, #0]
 8003e7a:	695b      	ldr	r3, [r3, #20]
 8003e7c:	009b      	lsls	r3, r3, #2
 8003e7e:	693a      	ldr	r2, [r7, #16]
 8003e80:	4313      	orrs	r3, r2
 8003e82:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003e84:	683b      	ldr	r3, [r7, #0]
 8003e86:	699b      	ldr	r3, [r3, #24]
 8003e88:	009b      	lsls	r3, r3, #2
 8003e8a:	693a      	ldr	r2, [r7, #16]
 8003e8c:	4313      	orrs	r3, r2
 8003e8e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	693a      	ldr	r2, [r7, #16]
 8003e94:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	68fa      	ldr	r2, [r7, #12]
 8003e9a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003e9c:	683b      	ldr	r3, [r7, #0]
 8003e9e:	685a      	ldr	r2, [r3, #4]
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	697a      	ldr	r2, [r7, #20]
 8003ea8:	621a      	str	r2, [r3, #32]
}
 8003eaa:	bf00      	nop
 8003eac:	371c      	adds	r7, #28
 8003eae:	46bd      	mov	sp, r7
 8003eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eb4:	4770      	bx	lr
 8003eb6:	bf00      	nop
 8003eb8:	40012c00 	.word	0x40012c00
 8003ebc:	40013400 	.word	0x40013400
 8003ec0:	40014000 	.word	0x40014000
 8003ec4:	40014400 	.word	0x40014400
 8003ec8:	40014800 	.word	0x40014800

08003ecc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003ecc:	b480      	push	{r7}
 8003ece:	b087      	sub	sp, #28
 8003ed0:	af00      	add	r7, sp, #0
 8003ed2:	6078      	str	r0, [r7, #4]
 8003ed4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	6a1b      	ldr	r3, [r3, #32]
 8003eda:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	6a1b      	ldr	r3, [r3, #32]
 8003ee6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	685b      	ldr	r3, [r3, #4]
 8003eec:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	69db      	ldr	r3, [r3, #28]
 8003ef2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003efa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003efe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	f023 0303 	bic.w	r3, r3, #3
 8003f06:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003f08:	683b      	ldr	r3, [r7, #0]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	68fa      	ldr	r2, [r7, #12]
 8003f0e:	4313      	orrs	r3, r2
 8003f10:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003f12:	697b      	ldr	r3, [r7, #20]
 8003f14:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003f18:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003f1a:	683b      	ldr	r3, [r7, #0]
 8003f1c:	689b      	ldr	r3, [r3, #8]
 8003f1e:	021b      	lsls	r3, r3, #8
 8003f20:	697a      	ldr	r2, [r7, #20]
 8003f22:	4313      	orrs	r3, r2
 8003f24:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	4a27      	ldr	r2, [pc, #156]	; (8003fc8 <TIM_OC3_SetConfig+0xfc>)
 8003f2a:	4293      	cmp	r3, r2
 8003f2c:	d003      	beq.n	8003f36 <TIM_OC3_SetConfig+0x6a>
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	4a26      	ldr	r2, [pc, #152]	; (8003fcc <TIM_OC3_SetConfig+0x100>)
 8003f32:	4293      	cmp	r3, r2
 8003f34:	d10d      	bne.n	8003f52 <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003f36:	697b      	ldr	r3, [r7, #20]
 8003f38:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003f3c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003f3e:	683b      	ldr	r3, [r7, #0]
 8003f40:	68db      	ldr	r3, [r3, #12]
 8003f42:	021b      	lsls	r3, r3, #8
 8003f44:	697a      	ldr	r2, [r7, #20]
 8003f46:	4313      	orrs	r3, r2
 8003f48:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003f4a:	697b      	ldr	r3, [r7, #20]
 8003f4c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003f50:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	4a1c      	ldr	r2, [pc, #112]	; (8003fc8 <TIM_OC3_SetConfig+0xfc>)
 8003f56:	4293      	cmp	r3, r2
 8003f58:	d00f      	beq.n	8003f7a <TIM_OC3_SetConfig+0xae>
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	4a1b      	ldr	r2, [pc, #108]	; (8003fcc <TIM_OC3_SetConfig+0x100>)
 8003f5e:	4293      	cmp	r3, r2
 8003f60:	d00b      	beq.n	8003f7a <TIM_OC3_SetConfig+0xae>
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	4a1a      	ldr	r2, [pc, #104]	; (8003fd0 <TIM_OC3_SetConfig+0x104>)
 8003f66:	4293      	cmp	r3, r2
 8003f68:	d007      	beq.n	8003f7a <TIM_OC3_SetConfig+0xae>
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	4a19      	ldr	r2, [pc, #100]	; (8003fd4 <TIM_OC3_SetConfig+0x108>)
 8003f6e:	4293      	cmp	r3, r2
 8003f70:	d003      	beq.n	8003f7a <TIM_OC3_SetConfig+0xae>
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	4a18      	ldr	r2, [pc, #96]	; (8003fd8 <TIM_OC3_SetConfig+0x10c>)
 8003f76:	4293      	cmp	r3, r2
 8003f78:	d113      	bne.n	8003fa2 <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003f7a:	693b      	ldr	r3, [r7, #16]
 8003f7c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003f80:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003f82:	693b      	ldr	r3, [r7, #16]
 8003f84:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003f88:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003f8a:	683b      	ldr	r3, [r7, #0]
 8003f8c:	695b      	ldr	r3, [r3, #20]
 8003f8e:	011b      	lsls	r3, r3, #4
 8003f90:	693a      	ldr	r2, [r7, #16]
 8003f92:	4313      	orrs	r3, r2
 8003f94:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003f96:	683b      	ldr	r3, [r7, #0]
 8003f98:	699b      	ldr	r3, [r3, #24]
 8003f9a:	011b      	lsls	r3, r3, #4
 8003f9c:	693a      	ldr	r2, [r7, #16]
 8003f9e:	4313      	orrs	r3, r2
 8003fa0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	693a      	ldr	r2, [r7, #16]
 8003fa6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	68fa      	ldr	r2, [r7, #12]
 8003fac:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003fae:	683b      	ldr	r3, [r7, #0]
 8003fb0:	685a      	ldr	r2, [r3, #4]
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	697a      	ldr	r2, [r7, #20]
 8003fba:	621a      	str	r2, [r3, #32]
}
 8003fbc:	bf00      	nop
 8003fbe:	371c      	adds	r7, #28
 8003fc0:	46bd      	mov	sp, r7
 8003fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fc6:	4770      	bx	lr
 8003fc8:	40012c00 	.word	0x40012c00
 8003fcc:	40013400 	.word	0x40013400
 8003fd0:	40014000 	.word	0x40014000
 8003fd4:	40014400 	.word	0x40014400
 8003fd8:	40014800 	.word	0x40014800

08003fdc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003fdc:	b480      	push	{r7}
 8003fde:	b087      	sub	sp, #28
 8003fe0:	af00      	add	r7, sp, #0
 8003fe2:	6078      	str	r0, [r7, #4]
 8003fe4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	6a1b      	ldr	r3, [r3, #32]
 8003fea:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	6a1b      	ldr	r3, [r3, #32]
 8003ff6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	685b      	ldr	r3, [r3, #4]
 8003ffc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	69db      	ldr	r3, [r3, #28]
 8004002:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800400a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800400e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004016:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004018:	683b      	ldr	r3, [r7, #0]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	021b      	lsls	r3, r3, #8
 800401e:	68fa      	ldr	r2, [r7, #12]
 8004020:	4313      	orrs	r3, r2
 8004022:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004024:	693b      	ldr	r3, [r7, #16]
 8004026:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800402a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800402c:	683b      	ldr	r3, [r7, #0]
 800402e:	689b      	ldr	r3, [r3, #8]
 8004030:	031b      	lsls	r3, r3, #12
 8004032:	693a      	ldr	r2, [r7, #16]
 8004034:	4313      	orrs	r3, r2
 8004036:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	4a18      	ldr	r2, [pc, #96]	; (800409c <TIM_OC4_SetConfig+0xc0>)
 800403c:	4293      	cmp	r3, r2
 800403e:	d00f      	beq.n	8004060 <TIM_OC4_SetConfig+0x84>
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	4a17      	ldr	r2, [pc, #92]	; (80040a0 <TIM_OC4_SetConfig+0xc4>)
 8004044:	4293      	cmp	r3, r2
 8004046:	d00b      	beq.n	8004060 <TIM_OC4_SetConfig+0x84>
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	4a16      	ldr	r2, [pc, #88]	; (80040a4 <TIM_OC4_SetConfig+0xc8>)
 800404c:	4293      	cmp	r3, r2
 800404e:	d007      	beq.n	8004060 <TIM_OC4_SetConfig+0x84>
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	4a15      	ldr	r2, [pc, #84]	; (80040a8 <TIM_OC4_SetConfig+0xcc>)
 8004054:	4293      	cmp	r3, r2
 8004056:	d003      	beq.n	8004060 <TIM_OC4_SetConfig+0x84>
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	4a14      	ldr	r2, [pc, #80]	; (80040ac <TIM_OC4_SetConfig+0xd0>)
 800405c:	4293      	cmp	r3, r2
 800405e:	d109      	bne.n	8004074 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004060:	697b      	ldr	r3, [r7, #20]
 8004062:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004066:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004068:	683b      	ldr	r3, [r7, #0]
 800406a:	695b      	ldr	r3, [r3, #20]
 800406c:	019b      	lsls	r3, r3, #6
 800406e:	697a      	ldr	r2, [r7, #20]
 8004070:	4313      	orrs	r3, r2
 8004072:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	697a      	ldr	r2, [r7, #20]
 8004078:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	68fa      	ldr	r2, [r7, #12]
 800407e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004080:	683b      	ldr	r3, [r7, #0]
 8004082:	685a      	ldr	r2, [r3, #4]
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	693a      	ldr	r2, [r7, #16]
 800408c:	621a      	str	r2, [r3, #32]
}
 800408e:	bf00      	nop
 8004090:	371c      	adds	r7, #28
 8004092:	46bd      	mov	sp, r7
 8004094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004098:	4770      	bx	lr
 800409a:	bf00      	nop
 800409c:	40012c00 	.word	0x40012c00
 80040a0:	40013400 	.word	0x40013400
 80040a4:	40014000 	.word	0x40014000
 80040a8:	40014400 	.word	0x40014400
 80040ac:	40014800 	.word	0x40014800

080040b0 <TIM_OC5_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 80040b0:	b480      	push	{r7}
 80040b2:	b087      	sub	sp, #28
 80040b4:	af00      	add	r7, sp, #0
 80040b6:	6078      	str	r0, [r7, #4]
 80040b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	6a1b      	ldr	r3, [r3, #32]
 80040be:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	6a1b      	ldr	r3, [r3, #32]
 80040ca:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	685b      	ldr	r3, [r3, #4]
 80040d0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80040d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80040de:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80040e2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80040e4:	683b      	ldr	r3, [r7, #0]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	68fa      	ldr	r2, [r7, #12]
 80040ea:	4313      	orrs	r3, r2
 80040ec:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80040ee:	693b      	ldr	r3, [r7, #16]
 80040f0:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80040f4:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80040f6:	683b      	ldr	r3, [r7, #0]
 80040f8:	689b      	ldr	r3, [r3, #8]
 80040fa:	041b      	lsls	r3, r3, #16
 80040fc:	693a      	ldr	r2, [r7, #16]
 80040fe:	4313      	orrs	r3, r2
 8004100:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	4a17      	ldr	r2, [pc, #92]	; (8004164 <TIM_OC5_SetConfig+0xb4>)
 8004106:	4293      	cmp	r3, r2
 8004108:	d00f      	beq.n	800412a <TIM_OC5_SetConfig+0x7a>
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	4a16      	ldr	r2, [pc, #88]	; (8004168 <TIM_OC5_SetConfig+0xb8>)
 800410e:	4293      	cmp	r3, r2
 8004110:	d00b      	beq.n	800412a <TIM_OC5_SetConfig+0x7a>
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	4a15      	ldr	r2, [pc, #84]	; (800416c <TIM_OC5_SetConfig+0xbc>)
 8004116:	4293      	cmp	r3, r2
 8004118:	d007      	beq.n	800412a <TIM_OC5_SetConfig+0x7a>
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	4a14      	ldr	r2, [pc, #80]	; (8004170 <TIM_OC5_SetConfig+0xc0>)
 800411e:	4293      	cmp	r3, r2
 8004120:	d003      	beq.n	800412a <TIM_OC5_SetConfig+0x7a>
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	4a13      	ldr	r2, [pc, #76]	; (8004174 <TIM_OC5_SetConfig+0xc4>)
 8004126:	4293      	cmp	r3, r2
 8004128:	d109      	bne.n	800413e <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800412a:	697b      	ldr	r3, [r7, #20]
 800412c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004130:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8004132:	683b      	ldr	r3, [r7, #0]
 8004134:	695b      	ldr	r3, [r3, #20]
 8004136:	021b      	lsls	r3, r3, #8
 8004138:	697a      	ldr	r2, [r7, #20]
 800413a:	4313      	orrs	r3, r2
 800413c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	697a      	ldr	r2, [r7, #20]
 8004142:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	68fa      	ldr	r2, [r7, #12]
 8004148:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800414a:	683b      	ldr	r3, [r7, #0]
 800414c:	685a      	ldr	r2, [r3, #4]
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	693a      	ldr	r2, [r7, #16]
 8004156:	621a      	str	r2, [r3, #32]
}
 8004158:	bf00      	nop
 800415a:	371c      	adds	r7, #28
 800415c:	46bd      	mov	sp, r7
 800415e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004162:	4770      	bx	lr
 8004164:	40012c00 	.word	0x40012c00
 8004168:	40013400 	.word	0x40013400
 800416c:	40014000 	.word	0x40014000
 8004170:	40014400 	.word	0x40014400
 8004174:	40014800 	.word	0x40014800

08004178 <TIM_OC6_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8004178:	b480      	push	{r7}
 800417a:	b087      	sub	sp, #28
 800417c:	af00      	add	r7, sp, #0
 800417e:	6078      	str	r0, [r7, #4]
 8004180:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	6a1b      	ldr	r3, [r3, #32]
 8004186:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	6a1b      	ldr	r3, [r3, #32]
 8004192:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	685b      	ldr	r3, [r3, #4]
 8004198:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800419e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80041a6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80041aa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80041ac:	683b      	ldr	r3, [r7, #0]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	021b      	lsls	r3, r3, #8
 80041b2:	68fa      	ldr	r2, [r7, #12]
 80041b4:	4313      	orrs	r3, r2
 80041b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80041b8:	693b      	ldr	r3, [r7, #16]
 80041ba:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80041be:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80041c0:	683b      	ldr	r3, [r7, #0]
 80041c2:	689b      	ldr	r3, [r3, #8]
 80041c4:	051b      	lsls	r3, r3, #20
 80041c6:	693a      	ldr	r2, [r7, #16]
 80041c8:	4313      	orrs	r3, r2
 80041ca:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	4a18      	ldr	r2, [pc, #96]	; (8004230 <TIM_OC6_SetConfig+0xb8>)
 80041d0:	4293      	cmp	r3, r2
 80041d2:	d00f      	beq.n	80041f4 <TIM_OC6_SetConfig+0x7c>
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	4a17      	ldr	r2, [pc, #92]	; (8004234 <TIM_OC6_SetConfig+0xbc>)
 80041d8:	4293      	cmp	r3, r2
 80041da:	d00b      	beq.n	80041f4 <TIM_OC6_SetConfig+0x7c>
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	4a16      	ldr	r2, [pc, #88]	; (8004238 <TIM_OC6_SetConfig+0xc0>)
 80041e0:	4293      	cmp	r3, r2
 80041e2:	d007      	beq.n	80041f4 <TIM_OC6_SetConfig+0x7c>
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	4a15      	ldr	r2, [pc, #84]	; (800423c <TIM_OC6_SetConfig+0xc4>)
 80041e8:	4293      	cmp	r3, r2
 80041ea:	d003      	beq.n	80041f4 <TIM_OC6_SetConfig+0x7c>
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	4a14      	ldr	r2, [pc, #80]	; (8004240 <TIM_OC6_SetConfig+0xc8>)
 80041f0:	4293      	cmp	r3, r2
 80041f2:	d109      	bne.n	8004208 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80041f4:	697b      	ldr	r3, [r7, #20]
 80041f6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80041fa:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80041fc:	683b      	ldr	r3, [r7, #0]
 80041fe:	695b      	ldr	r3, [r3, #20]
 8004200:	029b      	lsls	r3, r3, #10
 8004202:	697a      	ldr	r2, [r7, #20]
 8004204:	4313      	orrs	r3, r2
 8004206:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	697a      	ldr	r2, [r7, #20]
 800420c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	68fa      	ldr	r2, [r7, #12]
 8004212:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8004214:	683b      	ldr	r3, [r7, #0]
 8004216:	685a      	ldr	r2, [r3, #4]
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	693a      	ldr	r2, [r7, #16]
 8004220:	621a      	str	r2, [r3, #32]
}
 8004222:	bf00      	nop
 8004224:	371c      	adds	r7, #28
 8004226:	46bd      	mov	sp, r7
 8004228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800422c:	4770      	bx	lr
 800422e:	bf00      	nop
 8004230:	40012c00 	.word	0x40012c00
 8004234:	40013400 	.word	0x40013400
 8004238:	40014000 	.word	0x40014000
 800423c:	40014400 	.word	0x40014400
 8004240:	40014800 	.word	0x40014800

08004244 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8004244:	b580      	push	{r7, lr}
 8004246:	b086      	sub	sp, #24
 8004248:	af00      	add	r7, sp, #0
 800424a:	6078      	str	r0, [r7, #4]
 800424c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	689b      	ldr	r3, [r3, #8]
 8004254:	617b      	str	r3, [r7, #20]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004256:	697b      	ldr	r3, [r7, #20]
 8004258:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800425c:	617b      	str	r3, [r7, #20]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 800425e:	683b      	ldr	r3, [r7, #0]
 8004260:	685b      	ldr	r3, [r3, #4]
 8004262:	697a      	ldr	r2, [r7, #20]
 8004264:	4313      	orrs	r3, r2
 8004266:	617b      	str	r3, [r7, #20]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8004268:	697b      	ldr	r3, [r7, #20]
 800426a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800426e:	f023 0307 	bic.w	r3, r3, #7
 8004272:	617b      	str	r3, [r7, #20]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8004274:	683b      	ldr	r3, [r7, #0]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	697a      	ldr	r2, [r7, #20]
 800427a:	4313      	orrs	r3, r2
 800427c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	697a      	ldr	r2, [r7, #20]
 8004284:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 8004286:	683b      	ldr	r3, [r7, #0]
 8004288:	685b      	ldr	r3, [r3, #4]
 800428a:	2b30      	cmp	r3, #48	; 0x30
 800428c:	d05c      	beq.n	8004348 <TIM_SlaveTimer_SetConfig+0x104>
 800428e:	2b30      	cmp	r3, #48	; 0x30
 8004290:	d806      	bhi.n	80042a0 <TIM_SlaveTimer_SetConfig+0x5c>
 8004292:	2b10      	cmp	r3, #16
 8004294:	d058      	beq.n	8004348 <TIM_SlaveTimer_SetConfig+0x104>
 8004296:	2b20      	cmp	r3, #32
 8004298:	d056      	beq.n	8004348 <TIM_SlaveTimer_SetConfig+0x104>
 800429a:	2b00      	cmp	r3, #0
 800429c:	d054      	beq.n	8004348 <TIM_SlaveTimer_SetConfig+0x104>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      break;
 800429e:	e054      	b.n	800434a <TIM_SlaveTimer_SetConfig+0x106>
  switch (sSlaveConfig->InputTrigger)
 80042a0:	2b50      	cmp	r3, #80	; 0x50
 80042a2:	d03d      	beq.n	8004320 <TIM_SlaveTimer_SetConfig+0xdc>
 80042a4:	2b50      	cmp	r3, #80	; 0x50
 80042a6:	d802      	bhi.n	80042ae <TIM_SlaveTimer_SetConfig+0x6a>
 80042a8:	2b40      	cmp	r3, #64	; 0x40
 80042aa:	d010      	beq.n	80042ce <TIM_SlaveTimer_SetConfig+0x8a>
      break;
 80042ac:	e04d      	b.n	800434a <TIM_SlaveTimer_SetConfig+0x106>
  switch (sSlaveConfig->InputTrigger)
 80042ae:	2b60      	cmp	r3, #96	; 0x60
 80042b0:	d040      	beq.n	8004334 <TIM_SlaveTimer_SetConfig+0xf0>
 80042b2:	2b70      	cmp	r3, #112	; 0x70
 80042b4:	d000      	beq.n	80042b8 <TIM_SlaveTimer_SetConfig+0x74>
      break;
 80042b6:	e048      	b.n	800434a <TIM_SlaveTimer_SetConfig+0x106>
      TIM_ETR_SetConfig(htim->Instance,
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	6818      	ldr	r0, [r3, #0]
 80042bc:	683b      	ldr	r3, [r7, #0]
 80042be:	68d9      	ldr	r1, [r3, #12]
 80042c0:	683b      	ldr	r3, [r7, #0]
 80042c2:	689a      	ldr	r2, [r3, #8]
 80042c4:	683b      	ldr	r3, [r7, #0]
 80042c6:	691b      	ldr	r3, [r3, #16]
 80042c8:	f000 f9e2 	bl	8004690 <TIM_ETR_SetConfig>
      break;
 80042cc:	e03d      	b.n	800434a <TIM_SlaveTimer_SetConfig+0x106>
      if(sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 80042ce:	683b      	ldr	r3, [r7, #0]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	2b05      	cmp	r3, #5
 80042d4:	d101      	bne.n	80042da <TIM_SlaveTimer_SetConfig+0x96>
        return HAL_ERROR;
 80042d6:	2301      	movs	r3, #1
 80042d8:	e038      	b.n	800434c <TIM_SlaveTimer_SetConfig+0x108>
      tmpccer = htim->Instance->CCER;
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	6a1b      	ldr	r3, [r3, #32]
 80042e0:	613b      	str	r3, [r7, #16]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	687a      	ldr	r2, [r7, #4]
 80042e8:	6812      	ldr	r2, [r2, #0]
 80042ea:	6a12      	ldr	r2, [r2, #32]
 80042ec:	f022 0201 	bic.w	r2, r2, #1
 80042f0:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	699b      	ldr	r3, [r3, #24]
 80042f8:	60fb      	str	r3, [r7, #12]
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004300:	60fb      	str	r3, [r7, #12]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8004302:	683b      	ldr	r3, [r7, #0]
 8004304:	691b      	ldr	r3, [r3, #16]
 8004306:	011b      	lsls	r3, r3, #4
 8004308:	68fa      	ldr	r2, [r7, #12]
 800430a:	4313      	orrs	r3, r2
 800430c:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCMR1 = tmpccmr1;
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	68fa      	ldr	r2, [r7, #12]
 8004314:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	693a      	ldr	r2, [r7, #16]
 800431c:	621a      	str	r2, [r3, #32]
      break;
 800431e:	e014      	b.n	800434a <TIM_SlaveTimer_SetConfig+0x106>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	6818      	ldr	r0, [r3, #0]
 8004324:	683b      	ldr	r3, [r7, #0]
 8004326:	6899      	ldr	r1, [r3, #8]
 8004328:	683b      	ldr	r3, [r7, #0]
 800432a:	691b      	ldr	r3, [r3, #16]
 800432c:	461a      	mov	r2, r3
 800432e:	f000 f87f 	bl	8004430 <TIM_TI1_ConfigInputStage>
      break;
 8004332:	e00a      	b.n	800434a <TIM_SlaveTimer_SetConfig+0x106>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	6818      	ldr	r0, [r3, #0]
 8004338:	683b      	ldr	r3, [r7, #0]
 800433a:	6899      	ldr	r1, [r3, #8]
 800433c:	683b      	ldr	r3, [r7, #0]
 800433e:	691b      	ldr	r3, [r3, #16]
 8004340:	461a      	mov	r2, r3
 8004342:	f000 f8e1 	bl	8004508 <TIM_TI2_ConfigInputStage>
      break;
 8004346:	e000      	b.n	800434a <TIM_SlaveTimer_SetConfig+0x106>
      break;
 8004348:	bf00      	nop
  }
  return HAL_OK;
 800434a:	2300      	movs	r3, #0
}
 800434c:	4618      	mov	r0, r3
 800434e:	3718      	adds	r7, #24
 8004350:	46bd      	mov	sp, r7
 8004352:	bd80      	pop	{r7, pc}

08004354 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8004354:	b480      	push	{r7}
 8004356:	b087      	sub	sp, #28
 8004358:	af00      	add	r7, sp, #0
 800435a:	60f8      	str	r0, [r7, #12]
 800435c:	60b9      	str	r1, [r7, #8]
 800435e:	607a      	str	r2, [r7, #4]
 8004360:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	6a1b      	ldr	r3, [r3, #32]
 8004366:	f023 0201 	bic.w	r2, r3, #1
 800436a:	68fb      	ldr	r3, [r7, #12]
 800436c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	699b      	ldr	r3, [r3, #24]
 8004372:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	6a1b      	ldr	r3, [r3, #32]
 8004378:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	4a26      	ldr	r2, [pc, #152]	; (8004418 <TIM_TI1_SetConfig+0xc4>)
 800437e:	4293      	cmp	r3, r2
 8004380:	d017      	beq.n	80043b2 <TIM_TI1_SetConfig+0x5e>
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004388:	d013      	beq.n	80043b2 <TIM_TI1_SetConfig+0x5e>
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	4a23      	ldr	r2, [pc, #140]	; (800441c <TIM_TI1_SetConfig+0xc8>)
 800438e:	4293      	cmp	r3, r2
 8004390:	d00f      	beq.n	80043b2 <TIM_TI1_SetConfig+0x5e>
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	4a22      	ldr	r2, [pc, #136]	; (8004420 <TIM_TI1_SetConfig+0xcc>)
 8004396:	4293      	cmp	r3, r2
 8004398:	d00b      	beq.n	80043b2 <TIM_TI1_SetConfig+0x5e>
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	4a21      	ldr	r2, [pc, #132]	; (8004424 <TIM_TI1_SetConfig+0xd0>)
 800439e:	4293      	cmp	r3, r2
 80043a0:	d007      	beq.n	80043b2 <TIM_TI1_SetConfig+0x5e>
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	4a20      	ldr	r2, [pc, #128]	; (8004428 <TIM_TI1_SetConfig+0xd4>)
 80043a6:	4293      	cmp	r3, r2
 80043a8:	d003      	beq.n	80043b2 <TIM_TI1_SetConfig+0x5e>
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	4a1f      	ldr	r2, [pc, #124]	; (800442c <TIM_TI1_SetConfig+0xd8>)
 80043ae:	4293      	cmp	r3, r2
 80043b0:	d101      	bne.n	80043b6 <TIM_TI1_SetConfig+0x62>
 80043b2:	2301      	movs	r3, #1
 80043b4:	e000      	b.n	80043b8 <TIM_TI1_SetConfig+0x64>
 80043b6:	2300      	movs	r3, #0
 80043b8:	2b00      	cmp	r3, #0
 80043ba:	d008      	beq.n	80043ce <TIM_TI1_SetConfig+0x7a>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 80043bc:	697b      	ldr	r3, [r7, #20]
 80043be:	f023 0303 	bic.w	r3, r3, #3
 80043c2:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 80043c4:	697a      	ldr	r2, [r7, #20]
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	4313      	orrs	r3, r2
 80043ca:	617b      	str	r3, [r7, #20]
 80043cc:	e003      	b.n	80043d6 <TIM_TI1_SetConfig+0x82>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 80043ce:	697b      	ldr	r3, [r7, #20]
 80043d0:	f043 0301 	orr.w	r3, r3, #1
 80043d4:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80043d6:	697b      	ldr	r3, [r7, #20]
 80043d8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80043dc:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 80043de:	683b      	ldr	r3, [r7, #0]
 80043e0:	011b      	lsls	r3, r3, #4
 80043e2:	b2db      	uxtb	r3, r3
 80043e4:	697a      	ldr	r2, [r7, #20]
 80043e6:	4313      	orrs	r3, r2
 80043e8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80043ea:	693b      	ldr	r3, [r7, #16]
 80043ec:	f023 030a 	bic.w	r3, r3, #10
 80043f0:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 80043f2:	68bb      	ldr	r3, [r7, #8]
 80043f4:	f003 030a 	and.w	r3, r3, #10
 80043f8:	693a      	ldr	r2, [r7, #16]
 80043fa:	4313      	orrs	r3, r2
 80043fc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	697a      	ldr	r2, [r7, #20]
 8004402:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	693a      	ldr	r2, [r7, #16]
 8004408:	621a      	str	r2, [r3, #32]
}
 800440a:	bf00      	nop
 800440c:	371c      	adds	r7, #28
 800440e:	46bd      	mov	sp, r7
 8004410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004414:	4770      	bx	lr
 8004416:	bf00      	nop
 8004418:	40012c00 	.word	0x40012c00
 800441c:	40000400 	.word	0x40000400
 8004420:	40000800 	.word	0x40000800
 8004424:	40000c00 	.word	0x40000c00
 8004428:	40013400 	.word	0x40013400
 800442c:	40014000 	.word	0x40014000

08004430 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004430:	b480      	push	{r7}
 8004432:	b087      	sub	sp, #28
 8004434:	af00      	add	r7, sp, #0
 8004436:	60f8      	str	r0, [r7, #12]
 8004438:	60b9      	str	r1, [r7, #8]
 800443a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	6a1b      	ldr	r3, [r3, #32]
 8004440:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	6a1b      	ldr	r3, [r3, #32]
 8004446:	f023 0201 	bic.w	r2, r3, #1
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	699b      	ldr	r3, [r3, #24]
 8004452:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004454:	693b      	ldr	r3, [r7, #16]
 8004456:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800445a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	011b      	lsls	r3, r3, #4
 8004460:	693a      	ldr	r2, [r7, #16]
 8004462:	4313      	orrs	r3, r2
 8004464:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004466:	697b      	ldr	r3, [r7, #20]
 8004468:	f023 030a 	bic.w	r3, r3, #10
 800446c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800446e:	697a      	ldr	r2, [r7, #20]
 8004470:	68bb      	ldr	r3, [r7, #8]
 8004472:	4313      	orrs	r3, r2
 8004474:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	693a      	ldr	r2, [r7, #16]
 800447a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	697a      	ldr	r2, [r7, #20]
 8004480:	621a      	str	r2, [r3, #32]
}
 8004482:	bf00      	nop
 8004484:	371c      	adds	r7, #28
 8004486:	46bd      	mov	sp, r7
 8004488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800448c:	4770      	bx	lr

0800448e <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800448e:	b480      	push	{r7}
 8004490:	b087      	sub	sp, #28
 8004492:	af00      	add	r7, sp, #0
 8004494:	60f8      	str	r0, [r7, #12]
 8004496:	60b9      	str	r1, [r7, #8]
 8004498:	607a      	str	r2, [r7, #4]
 800449a:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	6a1b      	ldr	r3, [r3, #32]
 80044a0:	f023 0210 	bic.w	r2, r3, #16
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	699b      	ldr	r3, [r3, #24]
 80044ac:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	6a1b      	ldr	r3, [r3, #32]
 80044b2:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 80044b4:	697b      	ldr	r3, [r7, #20]
 80044b6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80044ba:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	021b      	lsls	r3, r3, #8
 80044c0:	697a      	ldr	r2, [r7, #20]
 80044c2:	4313      	orrs	r3, r2
 80044c4:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80044c6:	697b      	ldr	r3, [r7, #20]
 80044c8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80044cc:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 80044ce:	683b      	ldr	r3, [r7, #0]
 80044d0:	031b      	lsls	r3, r3, #12
 80044d2:	b29b      	uxth	r3, r3
 80044d4:	697a      	ldr	r2, [r7, #20]
 80044d6:	4313      	orrs	r3, r2
 80044d8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80044da:	693b      	ldr	r3, [r7, #16]
 80044dc:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80044e0:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 80044e2:	68bb      	ldr	r3, [r7, #8]
 80044e4:	011b      	lsls	r3, r3, #4
 80044e6:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 80044ea:	693a      	ldr	r2, [r7, #16]
 80044ec:	4313      	orrs	r3, r2
 80044ee:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	697a      	ldr	r2, [r7, #20]
 80044f4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	693a      	ldr	r2, [r7, #16]
 80044fa:	621a      	str	r2, [r3, #32]
}
 80044fc:	bf00      	nop
 80044fe:	371c      	adds	r7, #28
 8004500:	46bd      	mov	sp, r7
 8004502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004506:	4770      	bx	lr

08004508 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004508:	b480      	push	{r7}
 800450a:	b087      	sub	sp, #28
 800450c:	af00      	add	r7, sp, #0
 800450e:	60f8      	str	r0, [r7, #12]
 8004510:	60b9      	str	r1, [r7, #8]
 8004512:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	6a1b      	ldr	r3, [r3, #32]
 8004518:	f023 0210 	bic.w	r2, r3, #16
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	699b      	ldr	r3, [r3, #24]
 8004524:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	6a1b      	ldr	r3, [r3, #32]
 800452a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800452c:	697b      	ldr	r3, [r7, #20]
 800452e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004532:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	031b      	lsls	r3, r3, #12
 8004538:	697a      	ldr	r2, [r7, #20]
 800453a:	4313      	orrs	r3, r2
 800453c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800453e:	693b      	ldr	r3, [r7, #16]
 8004540:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004544:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004546:	68bb      	ldr	r3, [r7, #8]
 8004548:	011b      	lsls	r3, r3, #4
 800454a:	693a      	ldr	r2, [r7, #16]
 800454c:	4313      	orrs	r3, r2
 800454e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	697a      	ldr	r2, [r7, #20]
 8004554:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	693a      	ldr	r2, [r7, #16]
 800455a:	621a      	str	r2, [r3, #32]
}
 800455c:	bf00      	nop
 800455e:	371c      	adds	r7, #28
 8004560:	46bd      	mov	sp, r7
 8004562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004566:	4770      	bx	lr

08004568 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8004568:	b480      	push	{r7}
 800456a:	b087      	sub	sp, #28
 800456c:	af00      	add	r7, sp, #0
 800456e:	60f8      	str	r0, [r7, #12]
 8004570:	60b9      	str	r1, [r7, #8]
 8004572:	607a      	str	r2, [r7, #4]
 8004574:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	6a1b      	ldr	r3, [r3, #32]
 800457a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	69db      	ldr	r3, [r3, #28]
 8004586:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	6a1b      	ldr	r3, [r3, #32]
 800458c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800458e:	697b      	ldr	r3, [r7, #20]
 8004590:	f023 0303 	bic.w	r3, r3, #3
 8004594:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8004596:	697a      	ldr	r2, [r7, #20]
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	4313      	orrs	r3, r2
 800459c:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800459e:	697b      	ldr	r3, [r7, #20]
 80045a0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80045a4:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 80045a6:	683b      	ldr	r3, [r7, #0]
 80045a8:	011b      	lsls	r3, r3, #4
 80045aa:	b2db      	uxtb	r3, r3
 80045ac:	697a      	ldr	r2, [r7, #20]
 80045ae:	4313      	orrs	r3, r2
 80045b0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 80045b2:	693b      	ldr	r3, [r7, #16]
 80045b4:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 80045b8:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 80045ba:	68bb      	ldr	r3, [r7, #8]
 80045bc:	021b      	lsls	r3, r3, #8
 80045be:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 80045c2:	693a      	ldr	r2, [r7, #16]
 80045c4:	4313      	orrs	r3, r2
 80045c6:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	697a      	ldr	r2, [r7, #20]
 80045cc:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	693a      	ldr	r2, [r7, #16]
 80045d2:	621a      	str	r2, [r3, #32]
}
 80045d4:	bf00      	nop
 80045d6:	371c      	adds	r7, #28
 80045d8:	46bd      	mov	sp, r7
 80045da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045de:	4770      	bx	lr

080045e0 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80045e0:	b480      	push	{r7}
 80045e2:	b087      	sub	sp, #28
 80045e4:	af00      	add	r7, sp, #0
 80045e6:	60f8      	str	r0, [r7, #12]
 80045e8:	60b9      	str	r1, [r7, #8]
 80045ea:	607a      	str	r2, [r7, #4]
 80045ec:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	6a1b      	ldr	r3, [r3, #32]
 80045f2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	69db      	ldr	r3, [r3, #28]
 80045fe:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	6a1b      	ldr	r3, [r3, #32]
 8004604:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8004606:	697b      	ldr	r3, [r7, #20]
 8004608:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800460c:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	021b      	lsls	r3, r3, #8
 8004612:	697a      	ldr	r2, [r7, #20]
 8004614:	4313      	orrs	r3, r2
 8004616:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8004618:	697b      	ldr	r3, [r7, #20]
 800461a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800461e:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8004620:	683b      	ldr	r3, [r7, #0]
 8004622:	031b      	lsls	r3, r3, #12
 8004624:	b29b      	uxth	r3, r3
 8004626:	697a      	ldr	r2, [r7, #20]
 8004628:	4313      	orrs	r3, r2
 800462a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 800462c:	693b      	ldr	r3, [r7, #16]
 800462e:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8004632:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8004634:	68bb      	ldr	r3, [r7, #8]
 8004636:	031b      	lsls	r3, r3, #12
 8004638:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 800463c:	693a      	ldr	r2, [r7, #16]
 800463e:	4313      	orrs	r3, r2
 8004640:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	697a      	ldr	r2, [r7, #20]
 8004646:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	693a      	ldr	r2, [r7, #16]
 800464c:	621a      	str	r2, [r3, #32]
}
 800464e:	bf00      	nop
 8004650:	371c      	adds	r7, #28
 8004652:	46bd      	mov	sp, r7
 8004654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004658:	4770      	bx	lr

0800465a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800465a:	b480      	push	{r7}
 800465c:	b085      	sub	sp, #20
 800465e:	af00      	add	r7, sp, #0
 8004660:	6078      	str	r0, [r7, #4]
 8004662:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	689b      	ldr	r3, [r3, #8]
 8004668:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004670:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004672:	683a      	ldr	r2, [r7, #0]
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	4313      	orrs	r3, r2
 8004678:	f043 0307 	orr.w	r3, r3, #7
 800467c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	68fa      	ldr	r2, [r7, #12]
 8004682:	609a      	str	r2, [r3, #8]
}
 8004684:	bf00      	nop
 8004686:	3714      	adds	r7, #20
 8004688:	46bd      	mov	sp, r7
 800468a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800468e:	4770      	bx	lr

08004690 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004690:	b480      	push	{r7}
 8004692:	b087      	sub	sp, #28
 8004694:	af00      	add	r7, sp, #0
 8004696:	60f8      	str	r0, [r7, #12]
 8004698:	60b9      	str	r1, [r7, #8]
 800469a:	607a      	str	r2, [r7, #4]
 800469c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	689b      	ldr	r3, [r3, #8]
 80046a2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80046a4:	697b      	ldr	r3, [r7, #20]
 80046a6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80046aa:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80046ac:	683b      	ldr	r3, [r7, #0]
 80046ae:	021a      	lsls	r2, r3, #8
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	431a      	orrs	r2, r3
 80046b4:	68bb      	ldr	r3, [r7, #8]
 80046b6:	4313      	orrs	r3, r2
 80046b8:	697a      	ldr	r2, [r7, #20]
 80046ba:	4313      	orrs	r3, r2
 80046bc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	697a      	ldr	r2, [r7, #20]
 80046c2:	609a      	str	r2, [r3, #8]
}
 80046c4:	bf00      	nop
 80046c6:	371c      	adds	r7, #28
 80046c8:	46bd      	mov	sp, r7
 80046ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ce:	4770      	bx	lr

080046d0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80046d0:	b480      	push	{r7}
 80046d2:	b087      	sub	sp, #28
 80046d4:	af00      	add	r7, sp, #0
 80046d6:	60f8      	str	r0, [r7, #12]
 80046d8:	60b9      	str	r1, [r7, #8]
 80046da:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80046dc:	68bb      	ldr	r3, [r7, #8]
 80046de:	f003 031f 	and.w	r3, r3, #31
 80046e2:	2201      	movs	r2, #1
 80046e4:	fa02 f303 	lsl.w	r3, r2, r3
 80046e8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	6a1a      	ldr	r2, [r3, #32]
 80046ee:	697b      	ldr	r3, [r7, #20]
 80046f0:	43db      	mvns	r3, r3
 80046f2:	401a      	ands	r2, r3
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	6a1a      	ldr	r2, [r3, #32]
 80046fc:	68bb      	ldr	r3, [r7, #8]
 80046fe:	f003 031f 	and.w	r3, r3, #31
 8004702:	6879      	ldr	r1, [r7, #4]
 8004704:	fa01 f303 	lsl.w	r3, r1, r3
 8004708:	431a      	orrs	r2, r3
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	621a      	str	r2, [r3, #32]
}
 800470e:	bf00      	nop
 8004710:	371c      	adds	r7, #28
 8004712:	46bd      	mov	sp, r7
 8004714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004718:	4770      	bx	lr
	...

0800471c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800471c:	b480      	push	{r7}
 800471e:	b085      	sub	sp, #20
 8004720:	af00      	add	r7, sp, #0
 8004722:	6078      	str	r0, [r7, #4]
 8004724:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800472c:	2b01      	cmp	r3, #1
 800472e:	d101      	bne.n	8004734 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004730:	2302      	movs	r3, #2
 8004732:	e045      	b.n	80047c0 <HAL_TIMEx_MasterConfigSynchronization+0xa4>
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	2201      	movs	r2, #1
 8004738:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	2202      	movs	r2, #2
 8004740:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	685b      	ldr	r3, [r3, #4]
 800474a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	689b      	ldr	r3, [r3, #8]
 8004752:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	4a1c      	ldr	r2, [pc, #112]	; (80047cc <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 800475a:	4293      	cmp	r3, r2
 800475c:	d004      	beq.n	8004768 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	4a1b      	ldr	r2, [pc, #108]	; (80047d0 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8004764:	4293      	cmp	r3, r2
 8004766:	d108      	bne.n	800477a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800476e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004770:	683b      	ldr	r3, [r7, #0]
 8004772:	685b      	ldr	r3, [r3, #4]
 8004774:	68fa      	ldr	r2, [r7, #12]
 8004776:	4313      	orrs	r3, r2
 8004778:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004780:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004782:	683b      	ldr	r3, [r7, #0]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	68fa      	ldr	r2, [r7, #12]
 8004788:	4313      	orrs	r3, r2
 800478a:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 800478c:	68bb      	ldr	r3, [r7, #8]
 800478e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004792:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004794:	683b      	ldr	r3, [r7, #0]
 8004796:	689b      	ldr	r3, [r3, #8]
 8004798:	68ba      	ldr	r2, [r7, #8]
 800479a:	4313      	orrs	r3, r2
 800479c:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	68fa      	ldr	r2, [r7, #12]
 80047a4:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	68ba      	ldr	r2, [r7, #8]
 80047ac:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	2201      	movs	r2, #1
 80047b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	2200      	movs	r2, #0
 80047ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80047be:	2300      	movs	r3, #0
}
 80047c0:	4618      	mov	r0, r3
 80047c2:	3714      	adds	r7, #20
 80047c4:	46bd      	mov	sp, r7
 80047c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ca:	4770      	bx	lr
 80047cc:	40012c00 	.word	0x40012c00
 80047d0:	40013400 	.word	0x40013400

080047d4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80047d4:	b480      	push	{r7}
 80047d6:	b083      	sub	sp, #12
 80047d8:	af00      	add	r7, sp, #0
 80047da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80047dc:	bf00      	nop
 80047de:	370c      	adds	r7, #12
 80047e0:	46bd      	mov	sp, r7
 80047e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047e6:	4770      	bx	lr

080047e8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80047e8:	b480      	push	{r7}
 80047ea:	b083      	sub	sp, #12
 80047ec:	af00      	add	r7, sp, #0
 80047ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80047f0:	bf00      	nop
 80047f2:	370c      	adds	r7, #12
 80047f4:	46bd      	mov	sp, r7
 80047f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047fa:	4770      	bx	lr

080047fc <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80047fc:	b480      	push	{r7}
 80047fe:	b083      	sub	sp, #12
 8004800:	af00      	add	r7, sp, #0
 8004802:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8004804:	bf00      	nop
 8004806:	370c      	adds	r7, #12
 8004808:	46bd      	mov	sp, r7
 800480a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800480e:	4770      	bx	lr

08004810 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004810:	b580      	push	{r7, lr}
 8004812:	b082      	sub	sp, #8
 8004814:	af00      	add	r7, sp, #0
 8004816:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	2b00      	cmp	r3, #0
 800481c:	d101      	bne.n	8004822 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800481e:	2301      	movs	r3, #1
 8004820:	e040      	b.n	80048a4 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004826:	2b00      	cmp	r3, #0
 8004828:	d106      	bne.n	8004838 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	2200      	movs	r2, #0
 800482e:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004832:	6878      	ldr	r0, [r7, #4]
 8004834:	f002 fad8 	bl	8006de8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	2224      	movs	r2, #36	; 0x24
 800483c:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	687a      	ldr	r2, [r7, #4]
 8004844:	6812      	ldr	r2, [r2, #0]
 8004846:	6812      	ldr	r2, [r2, #0]
 8004848:	f022 0201 	bic.w	r2, r2, #1
 800484c:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800484e:	6878      	ldr	r0, [r7, #4]
 8004850:	f000 fac4 	bl	8004ddc <UART_SetConfig>
 8004854:	4603      	mov	r3, r0
 8004856:	2b01      	cmp	r3, #1
 8004858:	d101      	bne.n	800485e <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800485a:	2301      	movs	r3, #1
 800485c:	e022      	b.n	80048a4 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004862:	2b00      	cmp	r3, #0
 8004864:	d002      	beq.n	800486c <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8004866:	6878      	ldr	r0, [r7, #4]
 8004868:	f000 fdf2 	bl	8005450 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	687a      	ldr	r2, [r7, #4]
 8004872:	6812      	ldr	r2, [r2, #0]
 8004874:	6852      	ldr	r2, [r2, #4]
 8004876:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800487a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	687a      	ldr	r2, [r7, #4]
 8004882:	6812      	ldr	r2, [r2, #0]
 8004884:	6892      	ldr	r2, [r2, #8]
 8004886:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800488a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	687a      	ldr	r2, [r7, #4]
 8004892:	6812      	ldr	r2, [r2, #0]
 8004894:	6812      	ldr	r2, [r2, #0]
 8004896:	f042 0201 	orr.w	r2, r2, #1
 800489a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800489c:	6878      	ldr	r0, [r7, #4]
 800489e:	f000 fe79 	bl	8005594 <UART_CheckIdleState>
 80048a2:	4603      	mov	r3, r0
}
 80048a4:	4618      	mov	r0, r3
 80048a6:	3708      	adds	r7, #8
 80048a8:	46bd      	mov	sp, r7
 80048aa:	bd80      	pop	{r7, pc}

080048ac <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer.
  * @param Size  Amount of data to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80048ac:	b580      	push	{r7, lr}
 80048ae:	b084      	sub	sp, #16
 80048b0:	af00      	add	r7, sp, #0
 80048b2:	60f8      	str	r0, [r7, #12]
 80048b4:	60b9      	str	r1, [r7, #8]
 80048b6:	4613      	mov	r3, r2
 80048b8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80048be:	2b20      	cmp	r3, #32
 80048c0:	d164      	bne.n	800498c <HAL_UART_Transmit_DMA+0xe0>
  {
    if ((pData == NULL) || (Size == 0U))
 80048c2:	68bb      	ldr	r3, [r7, #8]
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	d002      	beq.n	80048ce <HAL_UART_Transmit_DMA+0x22>
 80048c8:	88fb      	ldrh	r3, [r7, #6]
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	d101      	bne.n	80048d2 <HAL_UART_Transmit_DMA+0x26>
    {
      return HAL_ERROR;
 80048ce:	2301      	movs	r3, #1
 80048d0:	e05d      	b.n	800498e <HAL_UART_Transmit_DMA+0xe2>
    }

    __HAL_LOCK(huart);
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 80048d8:	2b01      	cmp	r3, #1
 80048da:	d101      	bne.n	80048e0 <HAL_UART_Transmit_DMA+0x34>
 80048dc:	2302      	movs	r3, #2
 80048de:	e056      	b.n	800498e <HAL_UART_Transmit_DMA+0xe2>
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	2201      	movs	r2, #1
 80048e4:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->pTxBuffPtr  = pData;
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	68ba      	ldr	r2, [r7, #8]
 80048ec:	64da      	str	r2, [r3, #76]	; 0x4c
    huart->TxXferSize  = Size;
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	88fa      	ldrh	r2, [r7, #6]
 80048f2:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	88fa      	ldrh	r2, [r7, #6]
 80048fa:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	2200      	movs	r2, #0
 8004902:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	2221      	movs	r2, #33	; 0x21
 8004908:	675a      	str	r2, [r3, #116]	; 0x74

    if (huart->hdmatx != NULL)
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800490e:	2b00      	cmp	r3, #0
 8004910:	d02a      	beq.n	8004968 <HAL_UART_Transmit_DMA+0xbc>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004916:	4a20      	ldr	r2, [pc, #128]	; (8004998 <HAL_UART_Transmit_DMA+0xec>)
 8004918:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800491e:	4a1f      	ldr	r2, [pc, #124]	; (800499c <HAL_UART_Transmit_DMA+0xf0>)
 8004920:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004926:	4a1e      	ldr	r2, [pc, #120]	; (80049a0 <HAL_UART_Transmit_DMA+0xf4>)
 8004928:	635a      	str	r2, [r3, #52]	; 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800492e:	2200      	movs	r2, #0
 8004930:	639a      	str	r2, [r3, #56]	; 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	6e98      	ldr	r0, [r3, #104]	; 0x68
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800493a:	4619      	mov	r1, r3
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	3328      	adds	r3, #40	; 0x28
 8004942:	461a      	mov	r2, r3
 8004944:	88fb      	ldrh	r3, [r7, #6]
 8004946:	f7fc fda0 	bl	800148a <HAL_DMA_Start_IT>
 800494a:	4603      	mov	r3, r0
 800494c:	2b00      	cmp	r3, #0
 800494e:	d00b      	beq.n	8004968 <HAL_UART_Transmit_DMA+0xbc>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	2210      	movs	r2, #16
 8004954:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	2200      	movs	r2, #0
 800495a:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	2220      	movs	r2, #32
 8004962:	675a      	str	r2, [r3, #116]	; 0x74

        return HAL_ERROR;
 8004964:	2301      	movs	r3, #1
 8004966:	e012      	b.n	800498e <HAL_UART_Transmit_DMA+0xe2>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	2240      	movs	r2, #64	; 0x40
 800496e:	621a      	str	r2, [r3, #32]

    __HAL_UNLOCK(huart);
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	2200      	movs	r2, #0
 8004974:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	68fa      	ldr	r2, [r7, #12]
 800497e:	6812      	ldr	r2, [r2, #0]
 8004980:	6892      	ldr	r2, [r2, #8]
 8004982:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8004986:	609a      	str	r2, [r3, #8]

    return HAL_OK;
 8004988:	2300      	movs	r3, #0
 800498a:	e000      	b.n	800498e <HAL_UART_Transmit_DMA+0xe2>
  }
  else
  {
    return HAL_BUSY;
 800498c:	2302      	movs	r3, #2
  }
}
 800498e:	4618      	mov	r0, r3
 8004990:	3710      	adds	r7, #16
 8004992:	46bd      	mov	sp, r7
 8004994:	bd80      	pop	{r7, pc}
 8004996:	bf00      	nop
 8004998:	08005719 	.word	0x08005719
 800499c:	0800576d 	.word	0x0800576d
 80049a0:	0800580d 	.word	0x0800580d

080049a4 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer.
  * @param Size  Amount of data to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80049a4:	b580      	push	{r7, lr}
 80049a6:	b084      	sub	sp, #16
 80049a8:	af00      	add	r7, sp, #0
 80049aa:	60f8      	str	r0, [r7, #12]
 80049ac:	60b9      	str	r1, [r7, #8]
 80049ae:	4613      	mov	r3, r2
 80049b0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80049b6:	2b20      	cmp	r3, #32
 80049b8:	d16c      	bne.n	8004a94 <HAL_UART_Receive_DMA+0xf0>
  {
    if ((pData == NULL) || (Size == 0U))
 80049ba:	68bb      	ldr	r3, [r7, #8]
 80049bc:	2b00      	cmp	r3, #0
 80049be:	d002      	beq.n	80049c6 <HAL_UART_Receive_DMA+0x22>
 80049c0:	88fb      	ldrh	r3, [r7, #6]
 80049c2:	2b00      	cmp	r3, #0
 80049c4:	d101      	bne.n	80049ca <HAL_UART_Receive_DMA+0x26>
    {
      return HAL_ERROR;
 80049c6:	2301      	movs	r3, #1
 80049c8:	e065      	b.n	8004a96 <HAL_UART_Receive_DMA+0xf2>
    }

    __HAL_LOCK(huart);
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 80049d0:	2b01      	cmp	r3, #1
 80049d2:	d101      	bne.n	80049d8 <HAL_UART_Receive_DMA+0x34>
 80049d4:	2302      	movs	r3, #2
 80049d6:	e05e      	b.n	8004a96 <HAL_UART_Receive_DMA+0xf2>
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	2201      	movs	r2, #1
 80049dc:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->pRxBuffPtr = pData;
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	68ba      	ldr	r2, [r7, #8]
 80049e4:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferSize = Size;
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	88fa      	ldrh	r2, [r7, #6]
 80049ea:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	2200      	movs	r2, #0
 80049f2:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	2222      	movs	r2, #34	; 0x22
 80049f8:	679a      	str	r2, [r3, #120]	; 0x78

    if (huart->hdmarx != NULL)
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	d02a      	beq.n	8004a58 <HAL_UART_Receive_DMA+0xb4>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004a06:	4a26      	ldr	r2, [pc, #152]	; (8004aa0 <HAL_UART_Receive_DMA+0xfc>)
 8004a08:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004a0e:	4a25      	ldr	r2, [pc, #148]	; (8004aa4 <HAL_UART_Receive_DMA+0x100>)
 8004a10:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      huart->hdmarx->XferErrorCallback = UART_DMAError;
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004a16:	4a24      	ldr	r2, [pc, #144]	; (8004aa8 <HAL_UART_Receive_DMA+0x104>)
 8004a18:	635a      	str	r2, [r3, #52]	; 0x34

      /* Set the DMA abort callback */
      huart->hdmarx->XferAbortCallback = NULL;
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004a1e:	2200      	movs	r2, #0
 8004a20:	639a      	str	r2, [r3, #56]	; 0x38

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	6ed8      	ldr	r0, [r3, #108]	; 0x6c
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	3324      	adds	r3, #36	; 0x24
 8004a2c:	4619      	mov	r1, r3
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004a32:	461a      	mov	r2, r3
 8004a34:	88fb      	ldrh	r3, [r7, #6]
 8004a36:	f7fc fd28 	bl	800148a <HAL_DMA_Start_IT>
 8004a3a:	4603      	mov	r3, r0
 8004a3c:	2b00      	cmp	r3, #0
 8004a3e:	d00b      	beq.n	8004a58 <HAL_UART_Receive_DMA+0xb4>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	2210      	movs	r2, #16
 8004a44:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	2200      	movs	r2, #0
 8004a4a:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	2220      	movs	r2, #32
 8004a52:	675a      	str	r2, [r3, #116]	; 0x74

        return HAL_ERROR;
 8004a54:	2301      	movs	r3, #1
 8004a56:	e01e      	b.n	8004a96 <HAL_UART_Receive_DMA+0xf2>
      }
    }
    __HAL_UNLOCK(huart);
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	2200      	movs	r2, #0
 8004a5c:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	68fa      	ldr	r2, [r7, #12]
 8004a66:	6812      	ldr	r2, [r2, #0]
 8004a68:	6812      	ldr	r2, [r2, #0]
 8004a6a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004a6e:	601a      	str	r2, [r3, #0]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	68fa      	ldr	r2, [r7, #12]
 8004a76:	6812      	ldr	r2, [r2, #0]
 8004a78:	6892      	ldr	r2, [r2, #8]
 8004a7a:	f042 0201 	orr.w	r2, r2, #1
 8004a7e:	609a      	str	r2, [r3, #8]

    /* Enable the DMA transfer for the receiver request by setting the DMAR bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	68fa      	ldr	r2, [r7, #12]
 8004a86:	6812      	ldr	r2, [r2, #0]
 8004a88:	6892      	ldr	r2, [r2, #8]
 8004a8a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004a8e:	609a      	str	r2, [r3, #8]

    return HAL_OK;
 8004a90:	2300      	movs	r3, #0
 8004a92:	e000      	b.n	8004a96 <HAL_UART_Receive_DMA+0xf2>
  }
  else
  {
    return HAL_BUSY;
 8004a94:	2302      	movs	r3, #2
  }
}
 8004a96:	4618      	mov	r0, r3
 8004a98:	3710      	adds	r7, #16
 8004a9a:	46bd      	mov	sp, r7
 8004a9c:	bd80      	pop	{r7, pc}
 8004a9e:	bf00      	nop
 8004aa0:	08005789 	.word	0x08005789
 8004aa4:	080057f1 	.word	0x080057f1
 8004aa8:	0800580d 	.word	0x0800580d

08004aac <HAL_UART_DMAPause>:
  * @brief Pause the DMA Transfer.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAPause(UART_HandleTypeDef *huart)
{
 8004aac:	b480      	push	{r7}
 8004aae:	b085      	sub	sp, #20
 8004ab0:	af00      	add	r7, sp, #0
 8004ab2:	6078      	str	r0, [r7, #4]
  const HAL_UART_StateTypeDef gstate = huart->gState;
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004ab8:	60fb      	str	r3, [r7, #12]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004abe:	60bb      	str	r3, [r7, #8]

  __HAL_LOCK(huart);
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8004ac6:	2b01      	cmp	r3, #1
 8004ac8:	d101      	bne.n	8004ace <HAL_UART_DMAPause+0x22>
 8004aca:	2302      	movs	r3, #2
 8004acc:	e03c      	b.n	8004b48 <HAL_UART_DMAPause+0x9c>
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	2201      	movs	r2, #1
 8004ad2:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	689b      	ldr	r3, [r3, #8]
 8004adc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004ae0:	2b80      	cmp	r3, #128	; 0x80
 8004ae2:	d10a      	bne.n	8004afa <HAL_UART_DMAPause+0x4e>
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	2b21      	cmp	r3, #33	; 0x21
 8004ae8:	d107      	bne.n	8004afa <HAL_UART_DMAPause+0x4e>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    /* Disable the UART DMA Tx request */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	687a      	ldr	r2, [r7, #4]
 8004af0:	6812      	ldr	r2, [r2, #0]
 8004af2:	6892      	ldr	r2, [r2, #8]
 8004af4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004af8:	609a      	str	r2, [r3, #8]
  }
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	689b      	ldr	r3, [r3, #8]
 8004b00:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004b04:	2b40      	cmp	r3, #64	; 0x40
 8004b06:	d11a      	bne.n	8004b3e <HAL_UART_DMAPause+0x92>
 8004b08:	68bb      	ldr	r3, [r7, #8]
 8004b0a:	2b22      	cmp	r3, #34	; 0x22
 8004b0c:	d117      	bne.n	8004b3e <HAL_UART_DMAPause+0x92>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	687a      	ldr	r2, [r7, #4]
 8004b14:	6812      	ldr	r2, [r2, #0]
 8004b16:	6812      	ldr	r2, [r2, #0]
 8004b18:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004b1c:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	687a      	ldr	r2, [r7, #4]
 8004b24:	6812      	ldr	r2, [r2, #0]
 8004b26:	6892      	ldr	r2, [r2, #8]
 8004b28:	f022 0201 	bic.w	r2, r2, #1
 8004b2c:	609a      	str	r2, [r3, #8]

    /* Disable the UART DMA Rx request */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	687a      	ldr	r2, [r7, #4]
 8004b34:	6812      	ldr	r2, [r2, #0]
 8004b36:	6892      	ldr	r2, [r2, #8]
 8004b38:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004b3c:	609a      	str	r2, [r3, #8]
  }

  __HAL_UNLOCK(huart);
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	2200      	movs	r2, #0
 8004b42:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 8004b46:	2300      	movs	r3, #0
}
 8004b48:	4618      	mov	r0, r3
 8004b4a:	3714      	adds	r7, #20
 8004b4c:	46bd      	mov	sp, r7
 8004b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b52:	4770      	bx	lr

08004b54 <HAL_UART_DMAResume>:
  * @brief Resume the DMA Transfer.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAResume(UART_HandleTypeDef *huart)
{
 8004b54:	b480      	push	{r7}
 8004b56:	b083      	sub	sp, #12
 8004b58:	af00      	add	r7, sp, #0
 8004b5a:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(huart);
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8004b62:	2b01      	cmp	r3, #1
 8004b64:	d101      	bne.n	8004b6a <HAL_UART_DMAResume+0x16>
 8004b66:	2302      	movs	r3, #2
 8004b68:	e034      	b.n	8004bd4 <HAL_UART_DMAResume+0x80>
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	2201      	movs	r2, #1
 8004b6e:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004b76:	2b21      	cmp	r3, #33	; 0x21
 8004b78:	d107      	bne.n	8004b8a <HAL_UART_DMAResume+0x36>
  {
    /* Enable the UART DMA Tx request */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	687a      	ldr	r2, [r7, #4]
 8004b80:	6812      	ldr	r2, [r2, #0]
 8004b82:	6892      	ldr	r2, [r2, #8]
 8004b84:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8004b88:	609a      	str	r2, [r3, #8]
  }
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004b8e:	2b22      	cmp	r3, #34	; 0x22
 8004b90:	d11b      	bne.n	8004bca <HAL_UART_DMAResume+0x76>
  {
    /* Clear the Overrun flag before resuming the Rx transfer */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	2208      	movs	r2, #8
 8004b98:	621a      	str	r2, [r3, #32]

    /* Reenable PE and ERR (Frame error, noise error, overrun error) interrupts */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	687a      	ldr	r2, [r7, #4]
 8004ba0:	6812      	ldr	r2, [r2, #0]
 8004ba2:	6812      	ldr	r2, [r2, #0]
 8004ba4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004ba8:	601a      	str	r2, [r3, #0]
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	687a      	ldr	r2, [r7, #4]
 8004bb0:	6812      	ldr	r2, [r2, #0]
 8004bb2:	6892      	ldr	r2, [r2, #8]
 8004bb4:	f042 0201 	orr.w	r2, r2, #1
 8004bb8:	609a      	str	r2, [r3, #8]

    /* Enable the UART DMA Rx request */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	687a      	ldr	r2, [r7, #4]
 8004bc0:	6812      	ldr	r2, [r2, #0]
 8004bc2:	6892      	ldr	r2, [r2, #8]
 8004bc4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004bc8:	609a      	str	r2, [r3, #8]
  }

  __HAL_UNLOCK(huart);
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	2200      	movs	r2, #0
 8004bce:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 8004bd2:	2300      	movs	r3, #0
}
 8004bd4:	4618      	mov	r0, r3
 8004bd6:	370c      	adds	r7, #12
 8004bd8:	46bd      	mov	sp, r7
 8004bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bde:	4770      	bx	lr

08004be0 <HAL_UART_DMAStop>:
  * @brief Stop the DMA Transfer.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 8004be0:	b580      	push	{r7, lr}
 8004be2:	b084      	sub	sp, #16
 8004be4:	af00      	add	r7, sp, #0
 8004be6:	6078      	str	r0, [r7, #4]
     HAL_UART_TxHalfCpltCallback / HAL_UART_RxHalfCpltCallback:
     indeed, when HAL_DMA_Abort() API is called, the DMA TX/RX Transfer or Half Transfer complete
     interrupt is generated if the DMA transfer interruption occurs at the middle or at the end of
     the stream and the corresponding call back is executed. */

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004bec:	60fb      	str	r3, [r7, #12]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004bf2:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	689b      	ldr	r3, [r3, #8]
 8004bfa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004bfe:	2b80      	cmp	r3, #128	; 0x80
 8004c00:	d126      	bne.n	8004c50 <HAL_UART_DMAStop+0x70>
 8004c02:	68fb      	ldr	r3, [r7, #12]
 8004c04:	2b21      	cmp	r3, #33	; 0x21
 8004c06:	d123      	bne.n	8004c50 <HAL_UART_DMAStop+0x70>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	687a      	ldr	r2, [r7, #4]
 8004c0e:	6812      	ldr	r2, [r2, #0]
 8004c10:	6892      	ldr	r2, [r2, #8]
 8004c12:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004c16:	609a      	str	r2, [r3, #8]

    /* Abort the UART DMA Tx channel */
    if (huart->hdmatx != NULL)
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004c1c:	2b00      	cmp	r3, #0
 8004c1e:	d014      	beq.n	8004c4a <HAL_UART_DMAStop+0x6a>
    {
      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004c24:	4618      	mov	r0, r3
 8004c26:	f7fc fc90 	bl	800154a <HAL_DMA_Abort>
 8004c2a:	4603      	mov	r3, r0
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	d00c      	beq.n	8004c4a <HAL_UART_DMAStop+0x6a>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004c34:	4618      	mov	r0, r3
 8004c36:	f7fc fdb6 	bl	80017a6 <HAL_DMA_GetError>
 8004c3a:	4603      	mov	r3, r0
 8004c3c:	2b20      	cmp	r3, #32
 8004c3e:	d104      	bne.n	8004c4a <HAL_UART_DMAStop+0x6a>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	2210      	movs	r2, #16
 8004c44:	67da      	str	r2, [r3, #124]	; 0x7c

          return HAL_TIMEOUT;
 8004c46:	2303      	movs	r3, #3
 8004c48:	e031      	b.n	8004cae <HAL_UART_DMAStop+0xce>
        }
      }
    }

    UART_EndTxTransfer(huart);
 8004c4a:	6878      	ldr	r0, [r7, #4]
 8004c4c:	f000 fd2f 	bl	80056ae <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	689b      	ldr	r3, [r3, #8]
 8004c56:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c5a:	2b40      	cmp	r3, #64	; 0x40
 8004c5c:	d126      	bne.n	8004cac <HAL_UART_DMAStop+0xcc>
 8004c5e:	68bb      	ldr	r3, [r7, #8]
 8004c60:	2b22      	cmp	r3, #34	; 0x22
 8004c62:	d123      	bne.n	8004cac <HAL_UART_DMAStop+0xcc>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	687a      	ldr	r2, [r7, #4]
 8004c6a:	6812      	ldr	r2, [r2, #0]
 8004c6c:	6892      	ldr	r2, [r2, #8]
 8004c6e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004c72:	609a      	str	r2, [r3, #8]

    /* Abort the UART DMA Rx channel */
    if (huart->hdmarx != NULL)
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004c78:	2b00      	cmp	r3, #0
 8004c7a:	d014      	beq.n	8004ca6 <HAL_UART_DMAStop+0xc6>
    {
      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004c80:	4618      	mov	r0, r3
 8004c82:	f7fc fc62 	bl	800154a <HAL_DMA_Abort>
 8004c86:	4603      	mov	r3, r0
 8004c88:	2b00      	cmp	r3, #0
 8004c8a:	d00c      	beq.n	8004ca6 <HAL_UART_DMAStop+0xc6>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004c90:	4618      	mov	r0, r3
 8004c92:	f7fc fd88 	bl	80017a6 <HAL_DMA_GetError>
 8004c96:	4603      	mov	r3, r0
 8004c98:	2b20      	cmp	r3, #32
 8004c9a:	d104      	bne.n	8004ca6 <HAL_UART_DMAStop+0xc6>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	2210      	movs	r2, #16
 8004ca0:	67da      	str	r2, [r3, #124]	; 0x7c

          return HAL_TIMEOUT;
 8004ca2:	2303      	movs	r3, #3
 8004ca4:	e003      	b.n	8004cae <HAL_UART_DMAStop+0xce>
        }
      }
    }

    UART_EndRxTransfer(huart);
 8004ca6:	6878      	ldr	r0, [r7, #4]
 8004ca8:	f000 fd16 	bl	80056d8 <UART_EndRxTransfer>
  }

  return HAL_OK;
 8004cac:	2300      	movs	r3, #0
}
 8004cae:	4618      	mov	r0, r3
 8004cb0:	3710      	adds	r7, #16
 8004cb2:	46bd      	mov	sp, r7
 8004cb4:	bd80      	pop	{r7, pc}
	...

08004cb8 <HAL_UART_AbortTransmit_IT>:
  * @note   This procedure is executed in Interrupt mode, meaning that abort procedure could be
  *         considered as completed only when user abort complete callback is executed (not when exiting function).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortTransmit_IT(UART_HandleTypeDef *huart)
{
 8004cb8:	b580      	push	{r7, lr}
 8004cba:	b082      	sub	sp, #8
 8004cbc:	af00      	add	r7, sp, #0
 8004cbe:	6078      	str	r0, [r7, #4]
  /* Disable interrupts */
#if defined(USART_CR1_FIFOEN)
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TCIE | USART_CR1_TXEIE_TXFNFIE));
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
#else
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	687a      	ldr	r2, [r7, #4]
 8004cc6:	6812      	ldr	r2, [r2, #0]
 8004cc8:	6812      	ldr	r2, [r2, #0]
 8004cca:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8004cce:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */

  /* Disable the UART DMA Tx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	689b      	ldr	r3, [r3, #8]
 8004cd6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004cda:	2b80      	cmp	r3, #128	; 0x80
 8004cdc:	d12d      	bne.n	8004d3a <HAL_UART_AbortTransmit_IT+0x82>
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	687a      	ldr	r2, [r7, #4]
 8004ce4:	6812      	ldr	r2, [r2, #0]
 8004ce6:	6892      	ldr	r2, [r2, #8]
 8004ce8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004cec:	609a      	str	r2, [r3, #8]

    /* Abort the UART DMA Tx channel : use non blocking DMA Abort API (callback) */
    if (huart->hdmatx != NULL)
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	d013      	beq.n	8004d1e <HAL_UART_AbortTransmit_IT+0x66>
    {
      /* Set the UART DMA Abort callback :
         will lead to call HAL_UART_AbortCpltCallback() at end of DMA abort procedure */
      huart->hdmatx->XferAbortCallback = UART_DMATxOnlyAbortCallback;
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004cfa:	4a19      	ldr	r2, [pc, #100]	; (8004d60 <HAL_UART_AbortTransmit_IT+0xa8>)
 8004cfc:	639a      	str	r2, [r3, #56]	; 0x38

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(huart->hdmatx) != HAL_OK)
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004d02:	4618      	mov	r0, r3
 8004d04:	f7fc fc5f 	bl	80015c6 <HAL_DMA_Abort_IT>
 8004d08:	4603      	mov	r3, r0
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	d022      	beq.n	8004d54 <HAL_UART_AbortTransmit_IT+0x9c>
      {
        /* Call Directly huart->hdmatx->XferAbortCallback function in case of error */
        huart->hdmatx->XferAbortCallback(huart->hdmatx);
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004d12:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d14:	687a      	ldr	r2, [r7, #4]
 8004d16:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8004d18:	4610      	mov	r0, r2
 8004d1a:	4798      	blx	r3
 8004d1c:	e01a      	b.n	8004d54 <HAL_UART_AbortTransmit_IT+0x9c>
      }
    }
    else
    {
      /* Reset Tx transfer counter */
      huart->TxXferCount = 0U;
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	2200      	movs	r2, #0
 8004d22:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

      /* Clear TxISR function pointers */
      huart->TxISR = NULL;
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	2200      	movs	r2, #0
 8004d2a:	665a      	str	r2, [r3, #100]	; 0x64

      /* Restore huart->gState to Ready */
      huart->gState = HAL_UART_STATE_READY;
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	2220      	movs	r2, #32
 8004d30:	675a      	str	r2, [r3, #116]	; 0x74
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /* Call registered Abort Transmit Complete Callback */
      huart->AbortTransmitCpltCallback(huart);
#else
      /* Call legacy weak Abort Transmit Complete Callback */
      HAL_UART_AbortTransmitCpltCallback(huart);
 8004d32:	6878      	ldr	r0, [r7, #4]
 8004d34:	f000 f848 	bl	8004dc8 <HAL_UART_AbortTransmitCpltCallback>
 8004d38:	e00c      	b.n	8004d54 <HAL_UART_AbortTransmit_IT+0x9c>
    }
  }
  else
  {
    /* Reset Tx transfer counter */
    huart->TxXferCount = 0U;
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	2200      	movs	r2, #0
 8004d3e:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* Clear TxISR function pointers */
    huart->TxISR = NULL;
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	2200      	movs	r2, #0
 8004d46:	665a      	str	r2, [r3, #100]	; 0x64
      __HAL_UART_SEND_REQ(huart, UART_TXDATA_FLUSH_REQUEST);
    }
#endif /* USART_CR1_FIFOEN */

    /* Restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	2220      	movs	r2, #32
 8004d4c:	675a      	str	r2, [r3, #116]	; 0x74
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Abort Transmit Complete Callback */
    huart->AbortTransmitCpltCallback(huart);
#else
    /* Call legacy weak Abort Transmit Complete Callback */
    HAL_UART_AbortTransmitCpltCallback(huart);
 8004d4e:	6878      	ldr	r0, [r7, #4]
 8004d50:	f000 f83a 	bl	8004dc8 <HAL_UART_AbortTransmitCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }

  return HAL_OK;
 8004d54:	2300      	movs	r3, #0
}
 8004d56:	4618      	mov	r0, r3
 8004d58:	3708      	adds	r7, #8
 8004d5a:	46bd      	mov	sp, r7
 8004d5c:	bd80      	pop	{r7, pc}
 8004d5e:	bf00      	nop
 8004d60:	08005885 	.word	0x08005885

08004d64 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004d64:	b480      	push	{r7}
 8004d66:	b083      	sub	sp, #12
 8004d68:	af00      	add	r7, sp, #0
 8004d6a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8004d6c:	bf00      	nop
 8004d6e:	370c      	adds	r7, #12
 8004d70:	46bd      	mov	sp, r7
 8004d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d76:	4770      	bx	lr

08004d78 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8004d78:	b480      	push	{r7}
 8004d7a:	b083      	sub	sp, #12
 8004d7c:	af00      	add	r7, sp, #0
 8004d7e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8004d80:	bf00      	nop
 8004d82:	370c      	adds	r7, #12
 8004d84:	46bd      	mov	sp, r7
 8004d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d8a:	4770      	bx	lr

08004d8c <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8004d8c:	b480      	push	{r7}
 8004d8e:	b083      	sub	sp, #12
 8004d90:	af00      	add	r7, sp, #0
 8004d92:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8004d94:	bf00      	nop
 8004d96:	370c      	adds	r7, #12
 8004d98:	46bd      	mov	sp, r7
 8004d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d9e:	4770      	bx	lr

08004da0 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8004da0:	b480      	push	{r7}
 8004da2:	b083      	sub	sp, #12
 8004da4:	af00      	add	r7, sp, #0
 8004da6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8004da8:	bf00      	nop
 8004daa:	370c      	adds	r7, #12
 8004dac:	46bd      	mov	sp, r7
 8004dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004db2:	4770      	bx	lr

08004db4 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004db4:	b480      	push	{r7}
 8004db6:	b083      	sub	sp, #12
 8004db8:	af00      	add	r7, sp, #0
 8004dba:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8004dbc:	bf00      	nop
 8004dbe:	370c      	adds	r7, #12
 8004dc0:	46bd      	mov	sp, r7
 8004dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dc6:	4770      	bx	lr

08004dc8 <HAL_UART_AbortTransmitCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortTransmitCpltCallback(UART_HandleTypeDef *huart)
{
 8004dc8:	b480      	push	{r7}
 8004dca:	b083      	sub	sp, #12
 8004dcc:	af00      	add	r7, sp, #0
 8004dce:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortTransmitCpltCallback can be implemented in the user file.
   */
}
 8004dd0:	bf00      	nop
 8004dd2:	370c      	adds	r7, #12
 8004dd4:	46bd      	mov	sp, r7
 8004dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dda:	4770      	bx	lr

08004ddc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004ddc:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8004de0:	b088      	sub	sp, #32
 8004de2:	af00      	add	r7, sp, #0
 8004de4:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 8004de6:	2300      	movs	r3, #0
 8004de8:	617b      	str	r3, [r7, #20]
  HAL_StatusTypeDef ret               = HAL_OK;
 8004dea:	2300      	movs	r3, #0
 8004dec:	74fb      	strb	r3, [r7, #19]
  uint32_t lpuart_ker_ck_pres         = 0x00000000U;
 8004dee:	2300      	movs	r3, #0
 8004df0:	60fb      	str	r3, [r7, #12]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	689a      	ldr	r2, [r3, #8]
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	691b      	ldr	r3, [r3, #16]
 8004dfa:	431a      	orrs	r2, r3
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	695b      	ldr	r3, [r3, #20]
 8004e00:	431a      	orrs	r2, r3
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	69db      	ldr	r3, [r3, #28]
 8004e06:	4313      	orrs	r3, r2
 8004e08:	61fb      	str	r3, [r7, #28]
#if defined(USART_CR1_FIFOEN)
  tmpreg |= (uint32_t)huart->FifoMode;
#endif /* USART_CR1_FIFOEN */
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	681a      	ldr	r2, [r3, #0]
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	6819      	ldr	r1, [r3, #0]
 8004e14:	4bab      	ldr	r3, [pc, #684]	; (80050c4 <UART_SetConfig+0x2e8>)
 8004e16:	400b      	ands	r3, r1
 8004e18:	69f9      	ldr	r1, [r7, #28]
 8004e1a:	430b      	orrs	r3, r1
 8004e1c:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	687a      	ldr	r2, [r7, #4]
 8004e24:	6812      	ldr	r2, [r2, #0]
 8004e26:	6852      	ldr	r2, [r2, #4]
 8004e28:	f422 5140 	bic.w	r1, r2, #12288	; 0x3000
 8004e2c:	687a      	ldr	r2, [r7, #4]
 8004e2e:	68d2      	ldr	r2, [r2, #12]
 8004e30:	430a      	orrs	r2, r1
 8004e32:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	699b      	ldr	r3, [r3, #24]
 8004e38:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	4aa2      	ldr	r2, [pc, #648]	; (80050c8 <UART_SetConfig+0x2ec>)
 8004e40:	4293      	cmp	r3, r2
 8004e42:	d004      	beq.n	8004e4e <UART_SetConfig+0x72>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	6a1b      	ldr	r3, [r3, #32]
 8004e48:	69fa      	ldr	r2, [r7, #28]
 8004e4a:	4313      	orrs	r3, r2
 8004e4c:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	687a      	ldr	r2, [r7, #4]
 8004e54:	6812      	ldr	r2, [r2, #0]
 8004e56:	6892      	ldr	r2, [r2, #8]
 8004e58:	f422 6130 	bic.w	r1, r2, #2816	; 0xb00
 8004e5c:	69fa      	ldr	r2, [r7, #28]
 8004e5e:	430a      	orrs	r2, r1
 8004e60:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	4a99      	ldr	r2, [pc, #612]	; (80050cc <UART_SetConfig+0x2f0>)
 8004e68:	4293      	cmp	r3, r2
 8004e6a:	d121      	bne.n	8004eb0 <UART_SetConfig+0xd4>
 8004e6c:	4b98      	ldr	r3, [pc, #608]	; (80050d0 <UART_SetConfig+0x2f4>)
 8004e6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004e72:	f003 0303 	and.w	r3, r3, #3
 8004e76:	2b03      	cmp	r3, #3
 8004e78:	d816      	bhi.n	8004ea8 <UART_SetConfig+0xcc>
 8004e7a:	a201      	add	r2, pc, #4	; (adr r2, 8004e80 <UART_SetConfig+0xa4>)
 8004e7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e80:	08004e91 	.word	0x08004e91
 8004e84:	08004e9d 	.word	0x08004e9d
 8004e88:	08004e97 	.word	0x08004e97
 8004e8c:	08004ea3 	.word	0x08004ea3
 8004e90:	2301      	movs	r3, #1
 8004e92:	76fb      	strb	r3, [r7, #27]
 8004e94:	e0e8      	b.n	8005068 <UART_SetConfig+0x28c>
 8004e96:	2302      	movs	r3, #2
 8004e98:	76fb      	strb	r3, [r7, #27]
 8004e9a:	e0e5      	b.n	8005068 <UART_SetConfig+0x28c>
 8004e9c:	2304      	movs	r3, #4
 8004e9e:	76fb      	strb	r3, [r7, #27]
 8004ea0:	e0e2      	b.n	8005068 <UART_SetConfig+0x28c>
 8004ea2:	2308      	movs	r3, #8
 8004ea4:	76fb      	strb	r3, [r7, #27]
 8004ea6:	e0df      	b.n	8005068 <UART_SetConfig+0x28c>
 8004ea8:	2310      	movs	r3, #16
 8004eaa:	76fb      	strb	r3, [r7, #27]
 8004eac:	bf00      	nop
 8004eae:	e0db      	b.n	8005068 <UART_SetConfig+0x28c>
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	4a87      	ldr	r2, [pc, #540]	; (80050d4 <UART_SetConfig+0x2f8>)
 8004eb6:	4293      	cmp	r3, r2
 8004eb8:	d134      	bne.n	8004f24 <UART_SetConfig+0x148>
 8004eba:	4b85      	ldr	r3, [pc, #532]	; (80050d0 <UART_SetConfig+0x2f4>)
 8004ebc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004ec0:	f003 030c 	and.w	r3, r3, #12
 8004ec4:	2b0c      	cmp	r3, #12
 8004ec6:	d829      	bhi.n	8004f1c <UART_SetConfig+0x140>
 8004ec8:	a201      	add	r2, pc, #4	; (adr r2, 8004ed0 <UART_SetConfig+0xf4>)
 8004eca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ece:	bf00      	nop
 8004ed0:	08004f05 	.word	0x08004f05
 8004ed4:	08004f1d 	.word	0x08004f1d
 8004ed8:	08004f1d 	.word	0x08004f1d
 8004edc:	08004f1d 	.word	0x08004f1d
 8004ee0:	08004f11 	.word	0x08004f11
 8004ee4:	08004f1d 	.word	0x08004f1d
 8004ee8:	08004f1d 	.word	0x08004f1d
 8004eec:	08004f1d 	.word	0x08004f1d
 8004ef0:	08004f0b 	.word	0x08004f0b
 8004ef4:	08004f1d 	.word	0x08004f1d
 8004ef8:	08004f1d 	.word	0x08004f1d
 8004efc:	08004f1d 	.word	0x08004f1d
 8004f00:	08004f17 	.word	0x08004f17
 8004f04:	2300      	movs	r3, #0
 8004f06:	76fb      	strb	r3, [r7, #27]
 8004f08:	e0ae      	b.n	8005068 <UART_SetConfig+0x28c>
 8004f0a:	2302      	movs	r3, #2
 8004f0c:	76fb      	strb	r3, [r7, #27]
 8004f0e:	e0ab      	b.n	8005068 <UART_SetConfig+0x28c>
 8004f10:	2304      	movs	r3, #4
 8004f12:	76fb      	strb	r3, [r7, #27]
 8004f14:	e0a8      	b.n	8005068 <UART_SetConfig+0x28c>
 8004f16:	2308      	movs	r3, #8
 8004f18:	76fb      	strb	r3, [r7, #27]
 8004f1a:	e0a5      	b.n	8005068 <UART_SetConfig+0x28c>
 8004f1c:	2310      	movs	r3, #16
 8004f1e:	76fb      	strb	r3, [r7, #27]
 8004f20:	bf00      	nop
 8004f22:	e0a1      	b.n	8005068 <UART_SetConfig+0x28c>
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	4a6b      	ldr	r2, [pc, #428]	; (80050d8 <UART_SetConfig+0x2fc>)
 8004f2a:	4293      	cmp	r3, r2
 8004f2c:	d120      	bne.n	8004f70 <UART_SetConfig+0x194>
 8004f2e:	4b68      	ldr	r3, [pc, #416]	; (80050d0 <UART_SetConfig+0x2f4>)
 8004f30:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004f34:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8004f38:	2b10      	cmp	r3, #16
 8004f3a:	d00f      	beq.n	8004f5c <UART_SetConfig+0x180>
 8004f3c:	2b10      	cmp	r3, #16
 8004f3e:	d802      	bhi.n	8004f46 <UART_SetConfig+0x16a>
 8004f40:	2b00      	cmp	r3, #0
 8004f42:	d005      	beq.n	8004f50 <UART_SetConfig+0x174>
 8004f44:	e010      	b.n	8004f68 <UART_SetConfig+0x18c>
 8004f46:	2b20      	cmp	r3, #32
 8004f48:	d005      	beq.n	8004f56 <UART_SetConfig+0x17a>
 8004f4a:	2b30      	cmp	r3, #48	; 0x30
 8004f4c:	d009      	beq.n	8004f62 <UART_SetConfig+0x186>
 8004f4e:	e00b      	b.n	8004f68 <UART_SetConfig+0x18c>
 8004f50:	2300      	movs	r3, #0
 8004f52:	76fb      	strb	r3, [r7, #27]
 8004f54:	e088      	b.n	8005068 <UART_SetConfig+0x28c>
 8004f56:	2302      	movs	r3, #2
 8004f58:	76fb      	strb	r3, [r7, #27]
 8004f5a:	e085      	b.n	8005068 <UART_SetConfig+0x28c>
 8004f5c:	2304      	movs	r3, #4
 8004f5e:	76fb      	strb	r3, [r7, #27]
 8004f60:	e082      	b.n	8005068 <UART_SetConfig+0x28c>
 8004f62:	2308      	movs	r3, #8
 8004f64:	76fb      	strb	r3, [r7, #27]
 8004f66:	e07f      	b.n	8005068 <UART_SetConfig+0x28c>
 8004f68:	2310      	movs	r3, #16
 8004f6a:	76fb      	strb	r3, [r7, #27]
 8004f6c:	bf00      	nop
 8004f6e:	e07b      	b.n	8005068 <UART_SetConfig+0x28c>
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	4a59      	ldr	r2, [pc, #356]	; (80050dc <UART_SetConfig+0x300>)
 8004f76:	4293      	cmp	r3, r2
 8004f78:	d120      	bne.n	8004fbc <UART_SetConfig+0x1e0>
 8004f7a:	4b55      	ldr	r3, [pc, #340]	; (80050d0 <UART_SetConfig+0x2f4>)
 8004f7c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004f80:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8004f84:	2b40      	cmp	r3, #64	; 0x40
 8004f86:	d00f      	beq.n	8004fa8 <UART_SetConfig+0x1cc>
 8004f88:	2b40      	cmp	r3, #64	; 0x40
 8004f8a:	d802      	bhi.n	8004f92 <UART_SetConfig+0x1b6>
 8004f8c:	2b00      	cmp	r3, #0
 8004f8e:	d005      	beq.n	8004f9c <UART_SetConfig+0x1c0>
 8004f90:	e010      	b.n	8004fb4 <UART_SetConfig+0x1d8>
 8004f92:	2b80      	cmp	r3, #128	; 0x80
 8004f94:	d005      	beq.n	8004fa2 <UART_SetConfig+0x1c6>
 8004f96:	2bc0      	cmp	r3, #192	; 0xc0
 8004f98:	d009      	beq.n	8004fae <UART_SetConfig+0x1d2>
 8004f9a:	e00b      	b.n	8004fb4 <UART_SetConfig+0x1d8>
 8004f9c:	2300      	movs	r3, #0
 8004f9e:	76fb      	strb	r3, [r7, #27]
 8004fa0:	e062      	b.n	8005068 <UART_SetConfig+0x28c>
 8004fa2:	2302      	movs	r3, #2
 8004fa4:	76fb      	strb	r3, [r7, #27]
 8004fa6:	e05f      	b.n	8005068 <UART_SetConfig+0x28c>
 8004fa8:	2304      	movs	r3, #4
 8004faa:	76fb      	strb	r3, [r7, #27]
 8004fac:	e05c      	b.n	8005068 <UART_SetConfig+0x28c>
 8004fae:	2308      	movs	r3, #8
 8004fb0:	76fb      	strb	r3, [r7, #27]
 8004fb2:	e059      	b.n	8005068 <UART_SetConfig+0x28c>
 8004fb4:	2310      	movs	r3, #16
 8004fb6:	76fb      	strb	r3, [r7, #27]
 8004fb8:	bf00      	nop
 8004fba:	e055      	b.n	8005068 <UART_SetConfig+0x28c>
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	4a47      	ldr	r2, [pc, #284]	; (80050e0 <UART_SetConfig+0x304>)
 8004fc2:	4293      	cmp	r3, r2
 8004fc4:	d124      	bne.n	8005010 <UART_SetConfig+0x234>
 8004fc6:	4b42      	ldr	r3, [pc, #264]	; (80050d0 <UART_SetConfig+0x2f4>)
 8004fc8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004fcc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004fd0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004fd4:	d012      	beq.n	8004ffc <UART_SetConfig+0x220>
 8004fd6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004fda:	d802      	bhi.n	8004fe2 <UART_SetConfig+0x206>
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	d007      	beq.n	8004ff0 <UART_SetConfig+0x214>
 8004fe0:	e012      	b.n	8005008 <UART_SetConfig+0x22c>
 8004fe2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004fe6:	d006      	beq.n	8004ff6 <UART_SetConfig+0x21a>
 8004fe8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004fec:	d009      	beq.n	8005002 <UART_SetConfig+0x226>
 8004fee:	e00b      	b.n	8005008 <UART_SetConfig+0x22c>
 8004ff0:	2300      	movs	r3, #0
 8004ff2:	76fb      	strb	r3, [r7, #27]
 8004ff4:	e038      	b.n	8005068 <UART_SetConfig+0x28c>
 8004ff6:	2302      	movs	r3, #2
 8004ff8:	76fb      	strb	r3, [r7, #27]
 8004ffa:	e035      	b.n	8005068 <UART_SetConfig+0x28c>
 8004ffc:	2304      	movs	r3, #4
 8004ffe:	76fb      	strb	r3, [r7, #27]
 8005000:	e032      	b.n	8005068 <UART_SetConfig+0x28c>
 8005002:	2308      	movs	r3, #8
 8005004:	76fb      	strb	r3, [r7, #27]
 8005006:	e02f      	b.n	8005068 <UART_SetConfig+0x28c>
 8005008:	2310      	movs	r3, #16
 800500a:	76fb      	strb	r3, [r7, #27]
 800500c:	bf00      	nop
 800500e:	e02b      	b.n	8005068 <UART_SetConfig+0x28c>
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	4a2c      	ldr	r2, [pc, #176]	; (80050c8 <UART_SetConfig+0x2ec>)
 8005016:	4293      	cmp	r3, r2
 8005018:	d124      	bne.n	8005064 <UART_SetConfig+0x288>
 800501a:	4b2d      	ldr	r3, [pc, #180]	; (80050d0 <UART_SetConfig+0x2f4>)
 800501c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005020:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8005024:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005028:	d012      	beq.n	8005050 <UART_SetConfig+0x274>
 800502a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800502e:	d802      	bhi.n	8005036 <UART_SetConfig+0x25a>
 8005030:	2b00      	cmp	r3, #0
 8005032:	d007      	beq.n	8005044 <UART_SetConfig+0x268>
 8005034:	e012      	b.n	800505c <UART_SetConfig+0x280>
 8005036:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800503a:	d006      	beq.n	800504a <UART_SetConfig+0x26e>
 800503c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005040:	d009      	beq.n	8005056 <UART_SetConfig+0x27a>
 8005042:	e00b      	b.n	800505c <UART_SetConfig+0x280>
 8005044:	2300      	movs	r3, #0
 8005046:	76fb      	strb	r3, [r7, #27]
 8005048:	e00e      	b.n	8005068 <UART_SetConfig+0x28c>
 800504a:	2302      	movs	r3, #2
 800504c:	76fb      	strb	r3, [r7, #27]
 800504e:	e00b      	b.n	8005068 <UART_SetConfig+0x28c>
 8005050:	2304      	movs	r3, #4
 8005052:	76fb      	strb	r3, [r7, #27]
 8005054:	e008      	b.n	8005068 <UART_SetConfig+0x28c>
 8005056:	2308      	movs	r3, #8
 8005058:	76fb      	strb	r3, [r7, #27]
 800505a:	e005      	b.n	8005068 <UART_SetConfig+0x28c>
 800505c:	2310      	movs	r3, #16
 800505e:	76fb      	strb	r3, [r7, #27]
 8005060:	bf00      	nop
 8005062:	e001      	b.n	8005068 <UART_SetConfig+0x28c>
 8005064:	2310      	movs	r3, #16
 8005066:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	4a16      	ldr	r2, [pc, #88]	; (80050c8 <UART_SetConfig+0x2ec>)
 800506e:	4293      	cmp	r3, r2
 8005070:	f040 80ed 	bne.w	800524e <UART_SetConfig+0x472>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005074:	7efb      	ldrb	r3, [r7, #27]
 8005076:	2b08      	cmp	r3, #8
 8005078:	d836      	bhi.n	80050e8 <UART_SetConfig+0x30c>
 800507a:	a201      	add	r2, pc, #4	; (adr r2, 8005080 <UART_SetConfig+0x2a4>)
 800507c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005080:	080050a5 	.word	0x080050a5
 8005084:	080050e9 	.word	0x080050e9
 8005088:	080050ad 	.word	0x080050ad
 800508c:	080050e9 	.word	0x080050e9
 8005090:	080050b3 	.word	0x080050b3
 8005094:	080050e9 	.word	0x080050e9
 8005098:	080050e9 	.word	0x080050e9
 800509c:	080050e9 	.word	0x080050e9
 80050a0:	080050bb 	.word	0x080050bb
    {
      case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = (HAL_RCC_GetPCLK1Freq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = HAL_RCC_GetPCLK1Freq();
 80050a4:	f7fd fb08 	bl	80026b8 <HAL_RCC_GetPCLK1Freq>
 80050a8:	60f8      	str	r0, [r7, #12]
#endif /* USART_PRESC_PRESCALER */
        break;
 80050aa:	e020      	b.n	80050ee <UART_SetConfig+0x312>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = ((uint32_t)HSI_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = (uint32_t)HSI_VALUE;
 80050ac:	4b0d      	ldr	r3, [pc, #52]	; (80050e4 <UART_SetConfig+0x308>)
 80050ae:	60fb      	str	r3, [r7, #12]
#endif /* USART_PRESC_PRESCALER */
        break;
 80050b0:	e01d      	b.n	80050ee <UART_SetConfig+0x312>
      case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = (HAL_RCC_GetSysClockFreq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = HAL_RCC_GetSysClockFreq();
 80050b2:	f7fd fa6b 	bl	800258c <HAL_RCC_GetSysClockFreq>
 80050b6:	60f8      	str	r0, [r7, #12]
#endif /* USART_PRESC_PRESCALER */
        break;
 80050b8:	e019      	b.n	80050ee <UART_SetConfig+0x312>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = ((uint32_t)LSE_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = (uint32_t)LSE_VALUE;
 80050ba:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80050be:	60fb      	str	r3, [r7, #12]
#endif /* USART_PRESC_PRESCALER */
        break;
 80050c0:	e015      	b.n	80050ee <UART_SetConfig+0x312>
 80050c2:	bf00      	nop
 80050c4:	efff69f3 	.word	0xefff69f3
 80050c8:	40008000 	.word	0x40008000
 80050cc:	40013800 	.word	0x40013800
 80050d0:	40021000 	.word	0x40021000
 80050d4:	40004400 	.word	0x40004400
 80050d8:	40004800 	.word	0x40004800
 80050dc:	40004c00 	.word	0x40004c00
 80050e0:	40005000 	.word	0x40005000
 80050e4:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 80050e8:	2301      	movs	r3, #1
 80050ea:	74fb      	strb	r3, [r7, #19]
        break;
 80050ec:	bf00      	nop
    }

    /* if proper clock source reported */
    if (lpuart_ker_ck_pres != 0U)
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	2b00      	cmp	r3, #0
 80050f2:	f000 819e 	beq.w	8005432 <UART_SetConfig+0x656>
    {
      /* ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	685a      	ldr	r2, [r3, #4]
 80050fa:	4613      	mov	r3, r2
 80050fc:	005b      	lsls	r3, r3, #1
 80050fe:	441a      	add	r2, r3
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	429a      	cmp	r2, r3
 8005104:	d805      	bhi.n	8005112 <UART_SetConfig+0x336>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	685b      	ldr	r3, [r3, #4]
 800510a:	031a      	lsls	r2, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	429a      	cmp	r2, r3
 8005110:	d202      	bcs.n	8005118 <UART_SetConfig+0x33c>
      {
        ret = HAL_ERROR;
 8005112:	2301      	movs	r3, #1
 8005114:	74fb      	strb	r3, [r7, #19]
 8005116:	e18c      	b.n	8005432 <UART_SetConfig+0x656>
      }
      else
      {
        switch (clocksource)
 8005118:	7efb      	ldrb	r3, [r7, #27]
 800511a:	2b08      	cmp	r3, #8
 800511c:	f200 8084 	bhi.w	8005228 <UART_SetConfig+0x44c>
 8005120:	a201      	add	r2, pc, #4	; (adr r2, 8005128 <UART_SetConfig+0x34c>)
 8005122:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005126:	bf00      	nop
 8005128:	0800514d 	.word	0x0800514d
 800512c:	08005229 	.word	0x08005229
 8005130:	0800518d 	.word	0x0800518d
 8005134:	08005229 	.word	0x08005229
 8005138:	080051c1 	.word	0x080051c1
 800513c:	08005229 	.word	0x08005229
 8005140:	08005229 	.word	0x08005229
 8005144:	08005229 	.word	0x08005229
 8005148:	080051ff 	.word	0x080051ff
        {
          case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 800514c:	f7fd fab4 	bl	80026b8 <HAL_RCC_GetPCLK1Freq>
 8005150:	4603      	mov	r3, r0
 8005152:	f04f 0400 	mov.w	r4, #0
 8005156:	ea4f 2904 	mov.w	r9, r4, lsl #8
 800515a:	ea49 6913 	orr.w	r9, r9, r3, lsr #24
 800515e:	ea4f 2803 	mov.w	r8, r3, lsl #8
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	685b      	ldr	r3, [r3, #4]
 8005166:	085b      	lsrs	r3, r3, #1
 8005168:	f04f 0400 	mov.w	r4, #0
 800516c:	eb18 0003 	adds.w	r0, r8, r3
 8005170:	eb49 0104 	adc.w	r1, r9, r4
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	685b      	ldr	r3, [r3, #4]
 8005178:	f04f 0400 	mov.w	r4, #0
 800517c:	461a      	mov	r2, r3
 800517e:	4623      	mov	r3, r4
 8005180:	f7fb fd78 	bl	8000c74 <__aeabi_uldivmod>
 8005184:	4603      	mov	r3, r0
 8005186:	460c      	mov	r4, r1
 8005188:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
            break;
 800518a:	e050      	b.n	800522e <UART_SetConfig+0x452>
          case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate));
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	685b      	ldr	r3, [r3, #4]
 8005190:	085b      	lsrs	r3, r3, #1
 8005192:	f04f 0400 	mov.w	r4, #0
 8005196:	49ad      	ldr	r1, [pc, #692]	; (800544c <UART_SetConfig+0x670>)
 8005198:	f04f 0200 	mov.w	r2, #0
 800519c:	eb13 0801 	adds.w	r8, r3, r1
 80051a0:	eb44 0902 	adc.w	r9, r4, r2
 80051a4:	4640      	mov	r0, r8
 80051a6:	4649      	mov	r1, r9
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	685b      	ldr	r3, [r3, #4]
 80051ac:	f04f 0400 	mov.w	r4, #0
 80051b0:	461a      	mov	r2, r3
 80051b2:	4623      	mov	r3, r4
 80051b4:	f7fb fd5e 	bl	8000c74 <__aeabi_uldivmod>
 80051b8:	4603      	mov	r3, r0
 80051ba:	460c      	mov	r4, r1
 80051bc:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
            break;
 80051be:	e036      	b.n	800522e <UART_SetConfig+0x452>
          case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 80051c0:	f7fd f9e4 	bl	800258c <HAL_RCC_GetSysClockFreq>
 80051c4:	4603      	mov	r3, r0
 80051c6:	461a      	mov	r2, r3
 80051c8:	f04f 0300 	mov.w	r3, #0
 80051cc:	021d      	lsls	r5, r3, #8
 80051ce:	ea45 6512 	orr.w	r5, r5, r2, lsr #24
 80051d2:	0214      	lsls	r4, r2, #8
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	685b      	ldr	r3, [r3, #4]
 80051d8:	085b      	lsrs	r3, r3, #1
 80051da:	461a      	mov	r2, r3
 80051dc:	f04f 0300 	mov.w	r3, #0
 80051e0:	18a0      	adds	r0, r4, r2
 80051e2:	eb45 0103 	adc.w	r1, r5, r3
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	685b      	ldr	r3, [r3, #4]
 80051ea:	f04f 0400 	mov.w	r4, #0
 80051ee:	461a      	mov	r2, r3
 80051f0:	4623      	mov	r3, r4
 80051f2:	f7fb fd3f 	bl	8000c74 <__aeabi_uldivmod>
 80051f6:	4603      	mov	r3, r0
 80051f8:	460c      	mov	r4, r1
 80051fa:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
            break;
 80051fc:	e017      	b.n	800522e <UART_SetConfig+0x452>
          case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	685b      	ldr	r3, [r3, #4]
 8005202:	085b      	lsrs	r3, r3, #1
 8005204:	f04f 0400 	mov.w	r4, #0
 8005208:	f513 0000 	adds.w	r0, r3, #8388608	; 0x800000
 800520c:	f144 0100 	adc.w	r1, r4, #0
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	685b      	ldr	r3, [r3, #4]
 8005214:	f04f 0400 	mov.w	r4, #0
 8005218:	461a      	mov	r2, r3
 800521a:	4623      	mov	r3, r4
 800521c:	f7fb fd2a 	bl	8000c74 <__aeabi_uldivmod>
 8005220:	4603      	mov	r3, r0
 8005222:	460c      	mov	r4, r1
 8005224:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
            break;
 8005226:	e002      	b.n	800522e <UART_SetConfig+0x452>
          case UART_CLOCKSOURCE_UNDEFINED:
          default:
            ret = HAL_ERROR;
 8005228:	2301      	movs	r3, #1
 800522a:	74fb      	strb	r3, [r7, #19]
            break;
 800522c:	bf00      	nop
        }

        /* It is forbidden to write values lower than 0x300 in the LPUART_BRR register */
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800522e:	697b      	ldr	r3, [r7, #20]
 8005230:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005234:	d308      	bcc.n	8005248 <UART_SetConfig+0x46c>
 8005236:	697b      	ldr	r3, [r7, #20]
 8005238:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800523c:	d204      	bcs.n	8005248 <UART_SetConfig+0x46c>
        {
          huart->Instance->BRR = usartdiv;
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	697a      	ldr	r2, [r7, #20]
 8005244:	60da      	str	r2, [r3, #12]
 8005246:	e0f4      	b.n	8005432 <UART_SetConfig+0x656>
        }
        else
        {
          ret = HAL_ERROR;
 8005248:	2301      	movs	r3, #1
 800524a:	74fb      	strb	r3, [r7, #19]
 800524c:	e0f1      	b.n	8005432 <UART_SetConfig+0x656>
        }
      } /*   if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) || (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (lpuart_ker_ck_pres != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	69db      	ldr	r3, [r3, #28]
 8005252:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005256:	d17e      	bne.n	8005356 <UART_SetConfig+0x57a>
  {
    switch (clocksource)
 8005258:	7efb      	ldrb	r3, [r7, #27]
 800525a:	2b08      	cmp	r3, #8
 800525c:	d85b      	bhi.n	8005316 <UART_SetConfig+0x53a>
 800525e:	a201      	add	r2, pc, #4	; (adr r2, 8005264 <UART_SetConfig+0x488>)
 8005260:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005264:	08005289 	.word	0x08005289
 8005268:	080052a7 	.word	0x080052a7
 800526c:	080052c5 	.word	0x080052c5
 8005270:	08005317 	.word	0x08005317
 8005274:	080052e1 	.word	0x080052e1
 8005278:	08005317 	.word	0x08005317
 800527c:	08005317 	.word	0x08005317
 8005280:	08005317 	.word	0x08005317
 8005284:	080052ff 	.word	0x080052ff
    {
      case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8005288:	f7fd fa16 	bl	80026b8 <HAL_RCC_GetPCLK1Freq>
 800528c:	4603      	mov	r3, r0
 800528e:	005a      	lsls	r2, r3, #1
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	685b      	ldr	r3, [r3, #4]
 8005294:	085b      	lsrs	r3, r3, #1
 8005296:	441a      	add	r2, r3
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	685b      	ldr	r3, [r3, #4]
 800529c:	fbb2 f3f3 	udiv	r3, r2, r3
 80052a0:	b29b      	uxth	r3, r3
 80052a2:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 80052a4:	e03a      	b.n	800531c <UART_SetConfig+0x540>
      case UART_CLOCKSOURCE_PCLK2:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 80052a6:	f7fd fa1d 	bl	80026e4 <HAL_RCC_GetPCLK2Freq>
 80052aa:	4603      	mov	r3, r0
 80052ac:	005a      	lsls	r2, r3, #1
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	685b      	ldr	r3, [r3, #4]
 80052b2:	085b      	lsrs	r3, r3, #1
 80052b4:	441a      	add	r2, r3
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	685b      	ldr	r3, [r3, #4]
 80052ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80052be:	b29b      	uxth	r3, r3
 80052c0:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 80052c2:	e02b      	b.n	800531c <UART_SetConfig+0x540>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	685b      	ldr	r3, [r3, #4]
 80052c8:	085b      	lsrs	r3, r3, #1
 80052ca:	f103 73f4 	add.w	r3, r3, #31981568	; 0x1e80000
 80052ce:	f503 4390 	add.w	r3, r3, #18432	; 0x4800
 80052d2:	687a      	ldr	r2, [r7, #4]
 80052d4:	6852      	ldr	r2, [r2, #4]
 80052d6:	fbb3 f3f2 	udiv	r3, r3, r2
 80052da:	b29b      	uxth	r3, r3
 80052dc:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 80052de:	e01d      	b.n	800531c <UART_SetConfig+0x540>
      case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 80052e0:	f7fd f954 	bl	800258c <HAL_RCC_GetSysClockFreq>
 80052e4:	4603      	mov	r3, r0
 80052e6:	005a      	lsls	r2, r3, #1
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	685b      	ldr	r3, [r3, #4]
 80052ec:	085b      	lsrs	r3, r3, #1
 80052ee:	441a      	add	r2, r3
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	685b      	ldr	r3, [r3, #4]
 80052f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80052f8:	b29b      	uxth	r3, r3
 80052fa:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 80052fc:	e00e      	b.n	800531c <UART_SetConfig+0x540>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	685b      	ldr	r3, [r3, #4]
 8005302:	085b      	lsrs	r3, r3, #1
 8005304:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	685b      	ldr	r3, [r3, #4]
 800530c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005310:	b29b      	uxth	r3, r3
 8005312:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8005314:	e002      	b.n	800531c <UART_SetConfig+0x540>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8005316:	2301      	movs	r3, #1
 8005318:	74fb      	strb	r3, [r7, #19]
        break;
 800531a:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800531c:	697b      	ldr	r3, [r7, #20]
 800531e:	2b0f      	cmp	r3, #15
 8005320:	d916      	bls.n	8005350 <UART_SetConfig+0x574>
 8005322:	697b      	ldr	r3, [r7, #20]
 8005324:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005328:	d212      	bcs.n	8005350 <UART_SetConfig+0x574>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800532a:	697b      	ldr	r3, [r7, #20]
 800532c:	b29b      	uxth	r3, r3
 800532e:	f023 030f 	bic.w	r3, r3, #15
 8005332:	817b      	strh	r3, [r7, #10]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005334:	697b      	ldr	r3, [r7, #20]
 8005336:	085b      	lsrs	r3, r3, #1
 8005338:	b29b      	uxth	r3, r3
 800533a:	f003 0307 	and.w	r3, r3, #7
 800533e:	b29a      	uxth	r2, r3
 8005340:	897b      	ldrh	r3, [r7, #10]
 8005342:	4313      	orrs	r3, r2
 8005344:	817b      	strh	r3, [r7, #10]
      huart->Instance->BRR = brrtemp;
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	897a      	ldrh	r2, [r7, #10]
 800534c:	60da      	str	r2, [r3, #12]
 800534e:	e070      	b.n	8005432 <UART_SetConfig+0x656>
    }
    else
    {
      ret = HAL_ERROR;
 8005350:	2301      	movs	r3, #1
 8005352:	74fb      	strb	r3, [r7, #19]
 8005354:	e06d      	b.n	8005432 <UART_SetConfig+0x656>
    }
  }
  else
  {
    switch (clocksource)
 8005356:	7efb      	ldrb	r3, [r7, #27]
 8005358:	2b08      	cmp	r3, #8
 800535a:	d859      	bhi.n	8005410 <UART_SetConfig+0x634>
 800535c:	a201      	add	r2, pc, #4	; (adr r2, 8005364 <UART_SetConfig+0x588>)
 800535e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005362:	bf00      	nop
 8005364:	08005389 	.word	0x08005389
 8005368:	080053a5 	.word	0x080053a5
 800536c:	080053c1 	.word	0x080053c1
 8005370:	08005411 	.word	0x08005411
 8005374:	080053dd 	.word	0x080053dd
 8005378:	08005411 	.word	0x08005411
 800537c:	08005411 	.word	0x08005411
 8005380:	08005411 	.word	0x08005411
 8005384:	080053f9 	.word	0x080053f9
    {
      case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8005388:	f7fd f996 	bl	80026b8 <HAL_RCC_GetPCLK1Freq>
 800538c:	4602      	mov	r2, r0
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	685b      	ldr	r3, [r3, #4]
 8005392:	085b      	lsrs	r3, r3, #1
 8005394:	441a      	add	r2, r3
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	685b      	ldr	r3, [r3, #4]
 800539a:	fbb2 f3f3 	udiv	r3, r2, r3
 800539e:	b29b      	uxth	r3, r3
 80053a0:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 80053a2:	e038      	b.n	8005416 <UART_SetConfig+0x63a>
      case UART_CLOCKSOURCE_PCLK2:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 80053a4:	f7fd f99e 	bl	80026e4 <HAL_RCC_GetPCLK2Freq>
 80053a8:	4602      	mov	r2, r0
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	685b      	ldr	r3, [r3, #4]
 80053ae:	085b      	lsrs	r3, r3, #1
 80053b0:	441a      	add	r2, r3
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	685b      	ldr	r3, [r3, #4]
 80053b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80053ba:	b29b      	uxth	r3, r3
 80053bc:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 80053be:	e02a      	b.n	8005416 <UART_SetConfig+0x63a>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	685b      	ldr	r3, [r3, #4]
 80053c4:	085b      	lsrs	r3, r3, #1
 80053c6:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 80053ca:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 80053ce:	687a      	ldr	r2, [r7, #4]
 80053d0:	6852      	ldr	r2, [r2, #4]
 80053d2:	fbb3 f3f2 	udiv	r3, r3, r2
 80053d6:	b29b      	uxth	r3, r3
 80053d8:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 80053da:	e01c      	b.n	8005416 <UART_SetConfig+0x63a>
      case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 80053dc:	f7fd f8d6 	bl	800258c <HAL_RCC_GetSysClockFreq>
 80053e0:	4602      	mov	r2, r0
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	685b      	ldr	r3, [r3, #4]
 80053e6:	085b      	lsrs	r3, r3, #1
 80053e8:	441a      	add	r2, r3
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	685b      	ldr	r3, [r3, #4]
 80053ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80053f2:	b29b      	uxth	r3, r3
 80053f4:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 80053f6:	e00e      	b.n	8005416 <UART_SetConfig+0x63a>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	685b      	ldr	r3, [r3, #4]
 80053fc:	085b      	lsrs	r3, r3, #1
 80053fe:	f503 4200 	add.w	r2, r3, #32768	; 0x8000
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	685b      	ldr	r3, [r3, #4]
 8005406:	fbb2 f3f3 	udiv	r3, r2, r3
 800540a:	b29b      	uxth	r3, r3
 800540c:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 800540e:	e002      	b.n	8005416 <UART_SetConfig+0x63a>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8005410:	2301      	movs	r3, #1
 8005412:	74fb      	strb	r3, [r7, #19]
        break;
 8005414:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005416:	697b      	ldr	r3, [r7, #20]
 8005418:	2b0f      	cmp	r3, #15
 800541a:	d908      	bls.n	800542e <UART_SetConfig+0x652>
 800541c:	697b      	ldr	r3, [r7, #20]
 800541e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005422:	d204      	bcs.n	800542e <UART_SetConfig+0x652>
    {
      huart->Instance->BRR = usartdiv;
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	697a      	ldr	r2, [r7, #20]
 800542a:	60da      	str	r2, [r3, #12]
 800542c:	e001      	b.n	8005432 <UART_SetConfig+0x656>
    }
    else
    {
      ret = HAL_ERROR;
 800542e:	2301      	movs	r3, #1
 8005430:	74fb      	strb	r3, [r7, #19]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	2200      	movs	r2, #0
 8005436:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	2200      	movs	r2, #0
 800543c:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 800543e:	7cfb      	ldrb	r3, [r7, #19]
}
 8005440:	4618      	mov	r0, r3
 8005442:	3720      	adds	r7, #32
 8005444:	46bd      	mov	sp, r7
 8005446:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800544a:	bf00      	nop
 800544c:	f4240000 	.word	0xf4240000

08005450 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005450:	b480      	push	{r7}
 8005452:	b083      	sub	sp, #12
 8005454:	af00      	add	r7, sp, #0
 8005456:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800545c:	f003 0301 	and.w	r3, r3, #1
 8005460:	2b00      	cmp	r3, #0
 8005462:	d00a      	beq.n	800547a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	687a      	ldr	r2, [r7, #4]
 800546a:	6812      	ldr	r2, [r2, #0]
 800546c:	6852      	ldr	r2, [r2, #4]
 800546e:	f422 3100 	bic.w	r1, r2, #131072	; 0x20000
 8005472:	687a      	ldr	r2, [r7, #4]
 8005474:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8005476:	430a      	orrs	r2, r1
 8005478:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800547e:	f003 0302 	and.w	r3, r3, #2
 8005482:	2b00      	cmp	r3, #0
 8005484:	d00a      	beq.n	800549c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	687a      	ldr	r2, [r7, #4]
 800548c:	6812      	ldr	r2, [r2, #0]
 800548e:	6852      	ldr	r2, [r2, #4]
 8005490:	f422 3180 	bic.w	r1, r2, #65536	; 0x10000
 8005494:	687a      	ldr	r2, [r7, #4]
 8005496:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8005498:	430a      	orrs	r2, r1
 800549a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054a0:	f003 0304 	and.w	r3, r3, #4
 80054a4:	2b00      	cmp	r3, #0
 80054a6:	d00a      	beq.n	80054be <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	687a      	ldr	r2, [r7, #4]
 80054ae:	6812      	ldr	r2, [r2, #0]
 80054b0:	6852      	ldr	r2, [r2, #4]
 80054b2:	f422 2180 	bic.w	r1, r2, #262144	; 0x40000
 80054b6:	687a      	ldr	r2, [r7, #4]
 80054b8:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80054ba:	430a      	orrs	r2, r1
 80054bc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054c2:	f003 0308 	and.w	r3, r3, #8
 80054c6:	2b00      	cmp	r3, #0
 80054c8:	d00a      	beq.n	80054e0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	687a      	ldr	r2, [r7, #4]
 80054d0:	6812      	ldr	r2, [r2, #0]
 80054d2:	6852      	ldr	r2, [r2, #4]
 80054d4:	f422 4100 	bic.w	r1, r2, #32768	; 0x8000
 80054d8:	687a      	ldr	r2, [r7, #4]
 80054da:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80054dc:	430a      	orrs	r2, r1
 80054de:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054e4:	f003 0310 	and.w	r3, r3, #16
 80054e8:	2b00      	cmp	r3, #0
 80054ea:	d00a      	beq.n	8005502 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	687a      	ldr	r2, [r7, #4]
 80054f2:	6812      	ldr	r2, [r2, #0]
 80054f4:	6892      	ldr	r2, [r2, #8]
 80054f6:	f422 5180 	bic.w	r1, r2, #4096	; 0x1000
 80054fa:	687a      	ldr	r2, [r7, #4]
 80054fc:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80054fe:	430a      	orrs	r2, r1
 8005500:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005506:	f003 0320 	and.w	r3, r3, #32
 800550a:	2b00      	cmp	r3, #0
 800550c:	d00a      	beq.n	8005524 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	687a      	ldr	r2, [r7, #4]
 8005514:	6812      	ldr	r2, [r2, #0]
 8005516:	6892      	ldr	r2, [r2, #8]
 8005518:	f422 5100 	bic.w	r1, r2, #8192	; 0x2000
 800551c:	687a      	ldr	r2, [r7, #4]
 800551e:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8005520:	430a      	orrs	r2, r1
 8005522:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005528:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800552c:	2b00      	cmp	r3, #0
 800552e:	d01a      	beq.n	8005566 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	687a      	ldr	r2, [r7, #4]
 8005536:	6812      	ldr	r2, [r2, #0]
 8005538:	6852      	ldr	r2, [r2, #4]
 800553a:	f422 1180 	bic.w	r1, r2, #1048576	; 0x100000
 800553e:	687a      	ldr	r2, [r7, #4]
 8005540:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8005542:	430a      	orrs	r2, r1
 8005544:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800554a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800554e:	d10a      	bne.n	8005566 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	687a      	ldr	r2, [r7, #4]
 8005556:	6812      	ldr	r2, [r2, #0]
 8005558:	6852      	ldr	r2, [r2, #4]
 800555a:	f422 01c0 	bic.w	r1, r2, #6291456	; 0x600000
 800555e:	687a      	ldr	r2, [r7, #4]
 8005560:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8005562:	430a      	orrs	r2, r1
 8005564:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800556a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800556e:	2b00      	cmp	r3, #0
 8005570:	d00a      	beq.n	8005588 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	687a      	ldr	r2, [r7, #4]
 8005578:	6812      	ldr	r2, [r2, #0]
 800557a:	6852      	ldr	r2, [r2, #4]
 800557c:	f422 2100 	bic.w	r1, r2, #524288	; 0x80000
 8005580:	687a      	ldr	r2, [r7, #4]
 8005582:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8005584:	430a      	orrs	r2, r1
 8005586:	605a      	str	r2, [r3, #4]
  }
}
 8005588:	bf00      	nop
 800558a:	370c      	adds	r7, #12
 800558c:	46bd      	mov	sp, r7
 800558e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005592:	4770      	bx	lr

08005594 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005594:	b580      	push	{r7, lr}
 8005596:	b086      	sub	sp, #24
 8005598:	af02      	add	r7, sp, #8
 800559a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	2200      	movs	r2, #0
 80055a0:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 80055a2:	f7fb fd5b 	bl	800105c <HAL_GetTick>
 80055a6:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	f003 0308 	and.w	r3, r3, #8
 80055b2:	2b08      	cmp	r3, #8
 80055b4:	d10e      	bne.n	80055d4 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80055b6:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80055ba:	9300      	str	r3, [sp, #0]
 80055bc:	68fb      	ldr	r3, [r7, #12]
 80055be:	2200      	movs	r2, #0
 80055c0:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80055c4:	6878      	ldr	r0, [r7, #4]
 80055c6:	f000 f82a 	bl	800561e <UART_WaitOnFlagUntilTimeout>
 80055ca:	4603      	mov	r3, r0
 80055cc:	2b00      	cmp	r3, #0
 80055ce:	d001      	beq.n	80055d4 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80055d0:	2303      	movs	r3, #3
 80055d2:	e020      	b.n	8005616 <UART_CheckIdleState+0x82>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	f003 0304 	and.w	r3, r3, #4
 80055de:	2b04      	cmp	r3, #4
 80055e0:	d10e      	bne.n	8005600 <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80055e2:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80055e6:	9300      	str	r3, [sp, #0]
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	2200      	movs	r2, #0
 80055ec:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80055f0:	6878      	ldr	r0, [r7, #4]
 80055f2:	f000 f814 	bl	800561e <UART_WaitOnFlagUntilTimeout>
 80055f6:	4603      	mov	r3, r0
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	d001      	beq.n	8005600 <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80055fc:	2303      	movs	r3, #3
 80055fe:	e00a      	b.n	8005616 <UART_CheckIdleState+0x82>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	2220      	movs	r2, #32
 8005604:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	2220      	movs	r2, #32
 800560a:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	2200      	movs	r2, #0
 8005610:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 8005614:	2300      	movs	r3, #0
}
 8005616:	4618      	mov	r0, r3
 8005618:	3710      	adds	r7, #16
 800561a:	46bd      	mov	sp, r7
 800561c:	bd80      	pop	{r7, pc}

0800561e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800561e:	b580      	push	{r7, lr}
 8005620:	b084      	sub	sp, #16
 8005622:	af00      	add	r7, sp, #0
 8005624:	60f8      	str	r0, [r7, #12]
 8005626:	60b9      	str	r1, [r7, #8]
 8005628:	603b      	str	r3, [r7, #0]
 800562a:	4613      	mov	r3, r2
 800562c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800562e:	e02a      	b.n	8005686 <UART_WaitOnFlagUntilTimeout+0x68>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005630:	69bb      	ldr	r3, [r7, #24]
 8005632:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005636:	d026      	beq.n	8005686 <UART_WaitOnFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005638:	f7fb fd10 	bl	800105c <HAL_GetTick>
 800563c:	4602      	mov	r2, r0
 800563e:	683b      	ldr	r3, [r7, #0]
 8005640:	1ad2      	subs	r2, r2, r3
 8005642:	69bb      	ldr	r3, [r7, #24]
 8005644:	429a      	cmp	r2, r3
 8005646:	d802      	bhi.n	800564e <UART_WaitOnFlagUntilTimeout+0x30>
 8005648:	69bb      	ldr	r3, [r7, #24]
 800564a:	2b00      	cmp	r3, #0
 800564c:	d11b      	bne.n	8005686 <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800564e:	68fb      	ldr	r3, [r7, #12]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	68fa      	ldr	r2, [r7, #12]
 8005654:	6812      	ldr	r2, [r2, #0]
 8005656:	6812      	ldr	r2, [r2, #0]
 8005658:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800565c:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800565e:	68fb      	ldr	r3, [r7, #12]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	68fa      	ldr	r2, [r7, #12]
 8005664:	6812      	ldr	r2, [r2, #0]
 8005666:	6892      	ldr	r2, [r2, #8]
 8005668:	f022 0201 	bic.w	r2, r2, #1
 800566c:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	2220      	movs	r2, #32
 8005672:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	2220      	movs	r2, #32
 8005678:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	2200      	movs	r2, #0
 800567e:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 8005682:	2303      	movs	r3, #3
 8005684:	e00f      	b.n	80056a6 <UART_WaitOnFlagUntilTimeout+0x88>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005686:	68fb      	ldr	r3, [r7, #12]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	69da      	ldr	r2, [r3, #28]
 800568c:	68bb      	ldr	r3, [r7, #8]
 800568e:	401a      	ands	r2, r3
 8005690:	68bb      	ldr	r3, [r7, #8]
 8005692:	429a      	cmp	r2, r3
 8005694:	bf0c      	ite	eq
 8005696:	2301      	moveq	r3, #1
 8005698:	2300      	movne	r3, #0
 800569a:	b2db      	uxtb	r3, r3
 800569c:	461a      	mov	r2, r3
 800569e:	79fb      	ldrb	r3, [r7, #7]
 80056a0:	429a      	cmp	r2, r3
 80056a2:	d0c5      	beq.n	8005630 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80056a4:	2300      	movs	r3, #0
}
 80056a6:	4618      	mov	r0, r3
 80056a8:	3710      	adds	r7, #16
 80056aa:	46bd      	mov	sp, r7
 80056ac:	bd80      	pop	{r7, pc}

080056ae <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80056ae:	b480      	push	{r7}
 80056b0:	b083      	sub	sp, #12
 80056b2:	af00      	add	r7, sp, #0
 80056b4:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
#else
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	687a      	ldr	r2, [r7, #4]
 80056bc:	6812      	ldr	r2, [r2, #0]
 80056be:	6812      	ldr	r2, [r2, #0]
 80056c0:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 80056c4:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	2220      	movs	r2, #32
 80056ca:	675a      	str	r2, [r3, #116]	; 0x74
}
 80056cc:	bf00      	nop
 80056ce:	370c      	adds	r7, #12
 80056d0:	46bd      	mov	sp, r7
 80056d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056d6:	4770      	bx	lr

080056d8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80056d8:	b480      	push	{r7}
 80056da:	b083      	sub	sp, #12
 80056dc:	af00      	add	r7, sp, #0
 80056de:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	687a      	ldr	r2, [r7, #4]
 80056e6:	6812      	ldr	r2, [r2, #0]
 80056e8:	6812      	ldr	r2, [r2, #0]
 80056ea:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80056ee:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	687a      	ldr	r2, [r7, #4]
 80056f6:	6812      	ldr	r2, [r2, #0]
 80056f8:	6892      	ldr	r2, [r2, #8]
 80056fa:	f022 0201 	bic.w	r2, r2, #1
 80056fe:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_FIFOEN */

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	2220      	movs	r2, #32
 8005704:	679a      	str	r2, [r3, #120]	; 0x78

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	2200      	movs	r2, #0
 800570a:	661a      	str	r2, [r3, #96]	; 0x60
}
 800570c:	bf00      	nop
 800570e:	370c      	adds	r7, #12
 8005710:	46bd      	mov	sp, r7
 8005712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005716:	4770      	bx	lr

08005718 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8005718:	b580      	push	{r7, lr}
 800571a:	b084      	sub	sp, #16
 800571c:	af00      	add	r7, sp, #0
 800571e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005724:	60fb      	str	r3, [r7, #12]

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	f003 0320 	and.w	r3, r3, #32
 8005730:	2b00      	cmp	r3, #0
 8005732:	d114      	bne.n	800575e <UART_DMATransmitCplt+0x46>
  {
    huart->TxXferCount = 0U;
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	2200      	movs	r2, #0
 8005738:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	68fa      	ldr	r2, [r7, #12]
 8005742:	6812      	ldr	r2, [r2, #0]
 8005744:	6892      	ldr	r2, [r2, #8]
 8005746:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800574a:	609a      	str	r2, [r3, #8]

    /* Enable the UART Transmit Complete Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	68fa      	ldr	r2, [r7, #12]
 8005752:	6812      	ldr	r2, [r2, #0]
 8005754:	6812      	ldr	r2, [r2, #0]
 8005756:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800575a:	601a      	str	r2, [r3, #0]
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800575c:	e002      	b.n	8005764 <UART_DMATransmitCplt+0x4c>
    HAL_UART_TxCpltCallback(huart);
 800575e:	68f8      	ldr	r0, [r7, #12]
 8005760:	f7ff fb00 	bl	8004d64 <HAL_UART_TxCpltCallback>
}
 8005764:	bf00      	nop
 8005766:	3710      	adds	r7, #16
 8005768:	46bd      	mov	sp, r7
 800576a:	bd80      	pop	{r7, pc}

0800576c <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800576c:	b580      	push	{r7, lr}
 800576e:	b084      	sub	sp, #16
 8005770:	af00      	add	r7, sp, #0
 8005772:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005778:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800577a:	68f8      	ldr	r0, [r7, #12]
 800577c:	f7ff fafc 	bl	8004d78 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005780:	bf00      	nop
 8005782:	3710      	adds	r7, #16
 8005784:	46bd      	mov	sp, r7
 8005786:	bd80      	pop	{r7, pc}

08005788 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8005788:	b580      	push	{r7, lr}
 800578a:	b084      	sub	sp, #16
 800578c:	af00      	add	r7, sp, #0
 800578e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005794:	60fb      	str	r3, [r7, #12]

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	f003 0320 	and.w	r3, r3, #32
 80057a0:	2b00      	cmp	r3, #0
 80057a2:	d11e      	bne.n	80057e2 <UART_DMAReceiveCplt+0x5a>
  {
    huart->RxXferCount = 0U;
 80057a4:	68fb      	ldr	r3, [r7, #12]
 80057a6:	2200      	movs	r2, #0
 80057a8:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	68fa      	ldr	r2, [r7, #12]
 80057b2:	6812      	ldr	r2, [r2, #0]
 80057b4:	6812      	ldr	r2, [r2, #0]
 80057b6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80057ba:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	68fa      	ldr	r2, [r7, #12]
 80057c2:	6812      	ldr	r2, [r2, #0]
 80057c4:	6892      	ldr	r2, [r2, #8]
 80057c6:	f022 0201 	bic.w	r2, r2, #1
 80057ca:	609a      	str	r2, [r3, #8]

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	68fa      	ldr	r2, [r7, #12]
 80057d2:	6812      	ldr	r2, [r2, #0]
 80057d4:	6892      	ldr	r2, [r2, #8]
 80057d6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80057da:	609a      	str	r2, [r3, #8]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	2220      	movs	r2, #32
 80057e0:	679a      	str	r2, [r3, #120]	; 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx complete callback*/
  huart->RxCpltCallback(huart);
#else
  /*Call legacy weak Rx complete callback*/
  HAL_UART_RxCpltCallback(huart);
 80057e2:	68f8      	ldr	r0, [r7, #12]
 80057e4:	f7ff fad2 	bl	8004d8c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80057e8:	bf00      	nop
 80057ea:	3710      	adds	r7, #16
 80057ec:	46bd      	mov	sp, r7
 80057ee:	bd80      	pop	{r7, pc}

080057f0 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80057f0:	b580      	push	{r7, lr}
 80057f2:	b084      	sub	sp, #16
 80057f4:	af00      	add	r7, sp, #0
 80057f6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80057fc:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx Half complete callback*/
  huart->RxHalfCpltCallback(huart);
#else
  /*Call legacy weak Rx Half complete callback*/
  HAL_UART_RxHalfCpltCallback(huart);
 80057fe:	68f8      	ldr	r0, [r7, #12]
 8005800:	f7ff face 	bl	8004da0 <HAL_UART_RxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005804:	bf00      	nop
 8005806:	3710      	adds	r7, #16
 8005808:	46bd      	mov	sp, r7
 800580a:	bd80      	pop	{r7, pc}

0800580c <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800580c:	b580      	push	{r7, lr}
 800580e:	b086      	sub	sp, #24
 8005810:	af00      	add	r7, sp, #0
 8005812:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005818:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800581a:	697b      	ldr	r3, [r7, #20]
 800581c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800581e:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8005820:	697b      	ldr	r3, [r7, #20]
 8005822:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005824:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8005826:	697b      	ldr	r3, [r7, #20]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	689b      	ldr	r3, [r3, #8]
 800582c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005830:	2b80      	cmp	r3, #128	; 0x80
 8005832:	d109      	bne.n	8005848 <UART_DMAError+0x3c>
 8005834:	693b      	ldr	r3, [r7, #16]
 8005836:	2b21      	cmp	r3, #33	; 0x21
 8005838:	d106      	bne.n	8005848 <UART_DMAError+0x3c>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800583a:	697b      	ldr	r3, [r7, #20]
 800583c:	2200      	movs	r2, #0
 800583e:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    UART_EndTxTransfer(huart);
 8005842:	6978      	ldr	r0, [r7, #20]
 8005844:	f7ff ff33 	bl	80056ae <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8005848:	697b      	ldr	r3, [r7, #20]
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	689b      	ldr	r3, [r3, #8]
 800584e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005852:	2b40      	cmp	r3, #64	; 0x40
 8005854:	d109      	bne.n	800586a <UART_DMAError+0x5e>
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	2b22      	cmp	r3, #34	; 0x22
 800585a:	d106      	bne.n	800586a <UART_DMAError+0x5e>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800585c:	697b      	ldr	r3, [r7, #20]
 800585e:	2200      	movs	r2, #0
 8005860:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    UART_EndRxTransfer(huart);
 8005864:	6978      	ldr	r0, [r7, #20]
 8005866:	f7ff ff37 	bl	80056d8 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800586a:	697b      	ldr	r3, [r7, #20]
 800586c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800586e:	f043 0210 	orr.w	r2, r3, #16
 8005872:	697b      	ldr	r3, [r7, #20]
 8005874:	67da      	str	r2, [r3, #124]	; 0x7c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005876:	6978      	ldr	r0, [r7, #20]
 8005878:	f7ff fa9c 	bl	8004db4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800587c:	bf00      	nop
 800587e:	3718      	adds	r7, #24
 8005880:	46bd      	mov	sp, r7
 8005882:	bd80      	pop	{r7, pc}

08005884 <UART_DMATxOnlyAbortCallback>:
  *         and leads to user Tx Abort Complete callback execution).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMATxOnlyAbortCallback(DMA_HandleTypeDef *hdma)
{
 8005884:	b580      	push	{r7, lr}
 8005886:	b084      	sub	sp, #16
 8005888:	af00      	add	r7, sp, #0
 800588a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005890:	60fb      	str	r3, [r7, #12]

  huart->TxXferCount = 0U;
 8005892:	68fb      	ldr	r3, [r7, #12]
 8005894:	2200      	movs	r2, #0
 8005896:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    __HAL_UART_SEND_REQ(huart, UART_TXDATA_FLUSH_REQUEST);
  }
#endif /* USART_CR1_FIFOEN */

  /* Restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800589a:	68fb      	ldr	r3, [r7, #12]
 800589c:	2220      	movs	r2, #32
 800589e:	675a      	str	r2, [r3, #116]	; 0x74
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /* Call registered Abort Transmit Complete Callback */
  huart->AbortTransmitCpltCallback(huart);
#else
  /* Call legacy weak Abort Transmit Complete Callback */
  HAL_UART_AbortTransmitCpltCallback(huart);
 80058a0:	68f8      	ldr	r0, [r7, #12]
 80058a2:	f7ff fa91 	bl	8004dc8 <HAL_UART_AbortTransmitCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80058a6:	bf00      	nop
 80058a8:	3710      	adds	r7, #16
 80058aa:	46bd      	mov	sp, r7
 80058ac:	bd80      	pop	{r7, pc}
	...

080058b0 <MX_TIM2_Init>:
static HAL_StatusTypeDef MX_DMA_Init(void);
static HAL_StatusTypeDef MX_UART4_Init(void);
static HAL_StatusTypeDef MX_TIM2_Init(void);

static HAL_StatusTypeDef MX_TIM2_Init(void)
{
 80058b0:	b580      	push	{r7, lr}
 80058b2:	b098      	sub	sp, #96	; 0x60
 80058b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80058b6:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80058ba:	2200      	movs	r2, #0
 80058bc:	601a      	str	r2, [r3, #0]
 80058be:	605a      	str	r2, [r3, #4]
 80058c0:	609a      	str	r2, [r3, #8]
 80058c2:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 80058c4:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80058c8:	2200      	movs	r2, #0
 80058ca:	601a      	str	r2, [r3, #0]
 80058cc:	605a      	str	r2, [r3, #4]
 80058ce:	609a      	str	r2, [r3, #8]
 80058d0:	60da      	str	r2, [r3, #12]
 80058d2:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80058d4:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80058d8:	2200      	movs	r2, #0
 80058da:	601a      	str	r2, [r3, #0]
 80058dc:	605a      	str	r2, [r3, #4]
 80058de:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80058e0:	f107 0314 	add.w	r3, r7, #20
 80058e4:	2200      	movs	r2, #0
 80058e6:	601a      	str	r2, [r3, #0]
 80058e8:	605a      	str	r2, [r3, #4]
 80058ea:	609a      	str	r2, [r3, #8]
 80058ec:	60da      	str	r2, [r3, #12]
 80058ee:	611a      	str	r2, [r3, #16]
 80058f0:	615a      	str	r2, [r3, #20]
 80058f2:	619a      	str	r2, [r3, #24]
  TIM_IC_InitTypeDef sConfigIC = {0};
 80058f4:	1d3b      	adds	r3, r7, #4
 80058f6:	2200      	movs	r2, #0
 80058f8:	601a      	str	r2, [r3, #0]
 80058fa:	605a      	str	r2, [r3, #4]
 80058fc:	609a      	str	r2, [r3, #8]
 80058fe:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8005900:	4b44      	ldr	r3, [pc, #272]	; (8005a14 <MX_TIM2_Init+0x164>)
 8005902:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8005906:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 1;
 8005908:	4b42      	ldr	r3, [pc, #264]	; (8005a14 <MX_TIM2_Init+0x164>)
 800590a:	2201      	movs	r2, #1
 800590c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800590e:	4b41      	ldr	r3, [pc, #260]	; (8005a14 <MX_TIM2_Init+0x164>)
 8005910:	2200      	movs	r2, #0
 8005912:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65536;
 8005914:	4b3f      	ldr	r3, [pc, #252]	; (8005a14 <MX_TIM2_Init+0x164>)
 8005916:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800591a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800591c:	4b3d      	ldr	r3, [pc, #244]	; (8005a14 <MX_TIM2_Init+0x164>)
 800591e:	2200      	movs	r2, #0
 8005920:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005922:	4b3c      	ldr	r3, [pc, #240]	; (8005a14 <MX_TIM2_Init+0x164>)
 8005924:	2200      	movs	r2, #0
 8005926:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8005928:	483a      	ldr	r0, [pc, #232]	; (8005a14 <MX_TIM2_Init+0x164>)
 800592a:	f7fd fc01 	bl	8003130 <HAL_TIM_Base_Init>
  {

  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800592e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005932:	653b      	str	r3, [r7, #80]	; 0x50
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8005934:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8005938:	4619      	mov	r1, r3
 800593a:	4836      	ldr	r0, [pc, #216]	; (8005a14 <MX_TIM2_Init+0x164>)
 800593c:	f7fd ffe4 	bl	8003908 <HAL_TIM_ConfigClockSource>
 8005940:	4603      	mov	r3, r0
 8005942:	2b00      	cmp	r3, #0
 8005944:	d001      	beq.n	800594a <MX_TIM2_Init+0x9a>
  {
   return HAL_ERROR;
 8005946:	2301      	movs	r3, #1
 8005948:	e05f      	b.n	8005a0a <MX_TIM2_Init+0x15a>
  }
  if (HAL_TIM_OC_Init(&htim2) != HAL_OK)
 800594a:	4832      	ldr	r0, [pc, #200]	; (8005a14 <MX_TIM2_Init+0x164>)
 800594c:	f7fd fc9b 	bl	8003286 <HAL_TIM_OC_Init>
 8005950:	4603      	mov	r3, r0
 8005952:	2b00      	cmp	r3, #0
 8005954:	d001      	beq.n	800595a <MX_TIM2_Init+0xaa>
  {
   return HAL_ERROR;
 8005956:	2301      	movs	r3, #1
 8005958:	e057      	b.n	8005a0a <MX_TIM2_Init+0x15a>
  }
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 800595a:	482e      	ldr	r0, [pc, #184]	; (8005a14 <MX_TIM2_Init+0x164>)
 800595c:	f7fd fd66 	bl	800342c <HAL_TIM_IC_Init>
 8005960:	4603      	mov	r3, r0
 8005962:	2b00      	cmp	r3, #0
 8005964:	d001      	beq.n	800596a <MX_TIM2_Init+0xba>
  {
   return HAL_ERROR;
 8005966:	2301      	movs	r3, #1
 8005968:	e04f      	b.n	8005a0a <MX_TIM2_Init+0x15a>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 800596a:	2304      	movs	r3, #4
 800596c:	63fb      	str	r3, [r7, #60]	; 0x3c
  sSlaveConfig.InputTrigger = TIM_TS_TI2FP2;
 800596e:	2360      	movs	r3, #96	; 0x60
 8005970:	643b      	str	r3, [r7, #64]	; 0x40
  sSlaveConfig.TriggerPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8005972:	2300      	movs	r3, #0
 8005974:	647b      	str	r3, [r7, #68]	; 0x44
  sSlaveConfig.TriggerFilter = 0;
 8005976:	2300      	movs	r3, #0
 8005978:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_TIM_SlaveConfigSynchronization(&htim2, &sSlaveConfig) != HAL_OK)
 800597a:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800597e:	4619      	mov	r1, r3
 8005980:	4824      	ldr	r0, [pc, #144]	; (8005a14 <MX_TIM2_Init+0x164>)
 8005982:	f7fe f87a 	bl	8003a7a <HAL_TIM_SlaveConfigSynchro>
 8005986:	4603      	mov	r3, r0
 8005988:	2b00      	cmp	r3, #0
 800598a:	d001      	beq.n	8005990 <MX_TIM2_Init+0xe0>
  {
   return HAL_ERROR;
 800598c:	2301      	movs	r3, #1
 800598e:	e03c      	b.n	8005a0a <MX_TIM2_Init+0x15a>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005990:	2300      	movs	r3, #0
 8005992:	633b      	str	r3, [r7, #48]	; 0x30
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005994:	2300      	movs	r3, #0
 8005996:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8005998:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800599c:	4619      	mov	r1, r3
 800599e:	481d      	ldr	r0, [pc, #116]	; (8005a14 <MX_TIM2_Init+0x164>)
 80059a0:	f7fe febc 	bl	800471c <HAL_TIMEx_MasterConfigSynchronization>
 80059a4:	4603      	mov	r3, r0
 80059a6:	2b00      	cmp	r3, #0
 80059a8:	d001      	beq.n	80059ae <MX_TIM2_Init+0xfe>
  {
   return HAL_ERROR;
 80059aa:	2301      	movs	r3, #1
 80059ac:	e02d      	b.n	8005a0a <MX_TIM2_Init+0x15a>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 80059ae:	2300      	movs	r3, #0
 80059b0:	617b      	str	r3, [r7, #20]
  sConfigOC.Pulse = CCR1_VAL;
 80059b2:	f44f 53fa 	mov.w	r3, #8000	; 0x1f40
 80059b6:	61bb      	str	r3, [r7, #24]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 80059b8:	2302      	movs	r3, #2
 80059ba:	61fb      	str	r3, [r7, #28]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80059bc:	2300      	movs	r3, #0
 80059be:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIM_OC_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80059c0:	f107 0314 	add.w	r3, r7, #20
 80059c4:	2200      	movs	r2, #0
 80059c6:	4619      	mov	r1, r3
 80059c8:	4812      	ldr	r0, [pc, #72]	; (8005a14 <MX_TIM2_Init+0x164>)
 80059ca:	f7fd fe83 	bl	80036d4 <HAL_TIM_OC_ConfigChannel>
 80059ce:	4603      	mov	r3, r0
 80059d0:	2b00      	cmp	r3, #0
 80059d2:	d001      	beq.n	80059d8 <MX_TIM2_Init+0x128>
  {
   return HAL_ERROR;
 80059d4:	2301      	movs	r3, #1
 80059d6:	e018      	b.n	8005a0a <MX_TIM2_Init+0x15a>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80059d8:	2300      	movs	r3, #0
 80059da:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80059dc:	2301      	movs	r3, #1
 80059de:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80059e0:	2300      	movs	r3, #0
 80059e2:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 0;
 80059e4:	2300      	movs	r3, #0
 80059e6:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 80059e8:	1d3b      	adds	r3, r7, #4
 80059ea:	2204      	movs	r2, #4
 80059ec:	4619      	mov	r1, r3
 80059ee:	4809      	ldr	r0, [pc, #36]	; (8005a14 <MX_TIM2_Init+0x164>)
 80059f0:	f7fd feee 	bl	80037d0 <HAL_TIM_IC_ConfigChannel>
 80059f4:	4603      	mov	r3, r0
 80059f6:	2b00      	cmp	r3, #0
 80059f8:	d001      	beq.n	80059fe <MX_TIM2_Init+0x14e>
  {
   return HAL_ERROR;
 80059fa:	2301      	movs	r3, #1
 80059fc:	e005      	b.n	8005a0a <MX_TIM2_Init+0x15a>
  }
  /* USER CODE BEGIN TIM2_Init 2 */
  __HAL_TIM_CLEAR_IT(&htim2,TIM_IT_UPDATE);
 80059fe:	4b05      	ldr	r3, [pc, #20]	; (8005a14 <MX_TIM2_Init+0x164>)
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	f06f 0201 	mvn.w	r2, #1
 8005a06:	611a      	str	r2, [r3, #16]
  /* USER CODE END TIM2_Init 2 */
  return HAL_OK;
 8005a08:	2300      	movs	r3, #0
}
 8005a0a:	4618      	mov	r0, r3
 8005a0c:	3760      	adds	r7, #96	; 0x60
 8005a0e:	46bd      	mov	sp, r7
 8005a10:	bd80      	pop	{r7, pc}
 8005a12:	bf00      	nop
 8005a14:	20001bb8 	.word	0x20001bb8

08005a18 <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
HAL_StatusTypeDef MX_UART4_Init(void)
{
 8005a18:	b580      	push	{r7, lr}
 8005a1a:	af00      	add	r7, sp, #0
	/*
	 * Configure USART for auto baud rate detection as per Application Note 4908
	 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8005a1c:	4b14      	ldr	r3, [pc, #80]	; (8005a70 <MX_UART4_Init+0x58>)
 8005a1e:	4a15      	ldr	r2, [pc, #84]	; (8005a74 <MX_UART4_Init+0x5c>)
 8005a20:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 9600;
 8005a22:	4b13      	ldr	r3, [pc, #76]	; (8005a70 <MX_UART4_Init+0x58>)
 8005a24:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8005a28:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8005a2a:	4b11      	ldr	r3, [pc, #68]	; (8005a70 <MX_UART4_Init+0x58>)
 8005a2c:	2200      	movs	r2, #0
 8005a2e:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8005a30:	4b0f      	ldr	r3, [pc, #60]	; (8005a70 <MX_UART4_Init+0x58>)
 8005a32:	2200      	movs	r2, #0
 8005a34:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8005a36:	4b0e      	ldr	r3, [pc, #56]	; (8005a70 <MX_UART4_Init+0x58>)
 8005a38:	2200      	movs	r2, #0
 8005a3a:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8005a3c:	4b0c      	ldr	r3, [pc, #48]	; (8005a70 <MX_UART4_Init+0x58>)
 8005a3e:	220c      	movs	r2, #12
 8005a40:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005a42:	4b0b      	ldr	r3, [pc, #44]	; (8005a70 <MX_UART4_Init+0x58>)
 8005a44:	2200      	movs	r2, #0
 8005a46:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8005a48:	4b09      	ldr	r3, [pc, #36]	; (8005a70 <MX_UART4_Init+0x58>)
 8005a4a:	2200      	movs	r2, #0
 8005a4c:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8005a4e:	4b08      	ldr	r3, [pc, #32]	; (8005a70 <MX_UART4_Init+0x58>)
 8005a50:	2200      	movs	r2, #0
 8005a52:	621a      	str	r2, [r3, #32]
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8005a54:	4b06      	ldr	r3, [pc, #24]	; (8005a70 <MX_UART4_Init+0x58>)
 8005a56:	2200      	movs	r2, #0
 8005a58:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8005a5a:	4805      	ldr	r0, [pc, #20]	; (8005a70 <MX_UART4_Init+0x58>)
 8005a5c:	f7fe fed8 	bl	8004810 <HAL_UART_Init>
 8005a60:	4603      	mov	r3, r0
 8005a62:	2b00      	cmp	r3, #0
 8005a64:	d001      	beq.n	8005a6a <MX_UART4_Init+0x52>
  {
   return HAL_ERROR;
 8005a66:	2301      	movs	r3, #1
 8005a68:	e000      	b.n	8005a6c <MX_UART4_Init+0x54>
  }

  /* USER CODE END UART4_Init 2 */
  return HAL_OK;
 8005a6a:	2300      	movs	r3, #0
}
 8005a6c:	4618      	mov	r0, r3
 8005a6e:	bd80      	pop	{r7, pc}
 8005a70:	20001b38 	.word	0x20001b38
 8005a74:	40004c00 	.word	0x40004c00

08005a78 <MX_DMA_Init>:
  * Enable DMA controller clock
  * Configure DMA for memory to memory transfers
  *   hdma_memtomem_dma1_channel1
  */
static HAL_StatusTypeDef MX_DMA_Init(void)
{
 8005a78:	b580      	push	{r7, lr}
 8005a7a:	b082      	sub	sp, #8
 8005a7c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8005a7e:	4a32      	ldr	r2, [pc, #200]	; (8005b48 <MX_DMA_Init+0xd0>)
 8005a80:	4b31      	ldr	r3, [pc, #196]	; (8005b48 <MX_DMA_Init+0xd0>)
 8005a82:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005a84:	f043 0302 	orr.w	r3, r3, #2
 8005a88:	6493      	str	r3, [r2, #72]	; 0x48
 8005a8a:	4b2f      	ldr	r3, [pc, #188]	; (8005b48 <MX_DMA_Init+0xd0>)
 8005a8c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005a8e:	f003 0302 	and.w	r3, r3, #2
 8005a92:	607b      	str	r3, [r7, #4]
 8005a94:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8005a96:	4a2c      	ldr	r2, [pc, #176]	; (8005b48 <MX_DMA_Init+0xd0>)
 8005a98:	4b2b      	ldr	r3, [pc, #172]	; (8005b48 <MX_DMA_Init+0xd0>)
 8005a9a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005a9c:	f043 0301 	orr.w	r3, r3, #1
 8005aa0:	6493      	str	r3, [r2, #72]	; 0x48
 8005aa2:	4b29      	ldr	r3, [pc, #164]	; (8005b48 <MX_DMA_Init+0xd0>)
 8005aa4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005aa6:	f003 0301 	and.w	r3, r3, #1
 8005aaa:	603b      	str	r3, [r7, #0]
 8005aac:	683b      	ldr	r3, [r7, #0]

  /* Configure DMA request hdma_memtomem_dma1_channel1 on DMA1_Channel1 */
  hdma_memtomem_dma1_channel1.Instance = DMA1_Channel1;
 8005aae:	4b27      	ldr	r3, [pc, #156]	; (8005b4c <MX_DMA_Init+0xd4>)
 8005ab0:	4a27      	ldr	r2, [pc, #156]	; (8005b50 <MX_DMA_Init+0xd8>)
 8005ab2:	601a      	str	r2, [r3, #0]
  hdma_memtomem_dma1_channel1.Init.Request = DMA_REQUEST_0;
 8005ab4:	4b25      	ldr	r3, [pc, #148]	; (8005b4c <MX_DMA_Init+0xd4>)
 8005ab6:	2200      	movs	r2, #0
 8005ab8:	605a      	str	r2, [r3, #4]
  hdma_memtomem_dma1_channel1.Init.Direction = DMA_MEMORY_TO_MEMORY;
 8005aba:	4b24      	ldr	r3, [pc, #144]	; (8005b4c <MX_DMA_Init+0xd4>)
 8005abc:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8005ac0:	609a      	str	r2, [r3, #8]
  hdma_memtomem_dma1_channel1.Init.PeriphInc = DMA_PINC_ENABLE;
 8005ac2:	4b22      	ldr	r3, [pc, #136]	; (8005b4c <MX_DMA_Init+0xd4>)
 8005ac4:	2240      	movs	r2, #64	; 0x40
 8005ac6:	60da      	str	r2, [r3, #12]
  hdma_memtomem_dma1_channel1.Init.MemInc = DMA_MINC_ENABLE;
 8005ac8:	4b20      	ldr	r3, [pc, #128]	; (8005b4c <MX_DMA_Init+0xd4>)
 8005aca:	2280      	movs	r2, #128	; 0x80
 8005acc:	611a      	str	r2, [r3, #16]
  hdma_memtomem_dma1_channel1.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005ace:	4b1f      	ldr	r3, [pc, #124]	; (8005b4c <MX_DMA_Init+0xd4>)
 8005ad0:	2200      	movs	r2, #0
 8005ad2:	615a      	str	r2, [r3, #20]
  hdma_memtomem_dma1_channel1.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005ad4:	4b1d      	ldr	r3, [pc, #116]	; (8005b4c <MX_DMA_Init+0xd4>)
 8005ad6:	2200      	movs	r2, #0
 8005ad8:	619a      	str	r2, [r3, #24]
  hdma_memtomem_dma1_channel1.Init.Mode = DMA_NORMAL;
 8005ada:	4b1c      	ldr	r3, [pc, #112]	; (8005b4c <MX_DMA_Init+0xd4>)
 8005adc:	2200      	movs	r2, #0
 8005ade:	61da      	str	r2, [r3, #28]
  hdma_memtomem_dma1_channel1.Init.Priority = DMA_PRIORITY_LOW;
 8005ae0:	4b1a      	ldr	r3, [pc, #104]	; (8005b4c <MX_DMA_Init+0xd4>)
 8005ae2:	2200      	movs	r2, #0
 8005ae4:	621a      	str	r2, [r3, #32]
  if (HAL_DMA_Init(&hdma_memtomem_dma1_channel1) != HAL_OK)
 8005ae6:	4819      	ldr	r0, [pc, #100]	; (8005b4c <MX_DMA_Init+0xd4>)
 8005ae8:	f7fb fbd4 	bl	8001294 <HAL_DMA_Init>
 8005aec:	4603      	mov	r3, r0
 8005aee:	2b00      	cmp	r3, #0
 8005af0:	d001      	beq.n	8005af6 <MX_DMA_Init+0x7e>
  {
    return HAL_ERROR;
 8005af2:	2301      	movs	r3, #1
 8005af4:	e024      	b.n	8005b40 <MX_DMA_Init+0xc8>
  }

  /* DMA interrupt init */
  CLEAR_REG(hdma_uart4_rx.DmaBaseAddress->ISR);
 8005af6:	4b17      	ldr	r3, [pc, #92]	; (8005b54 <MX_DMA_Init+0xdc>)
 8005af8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005afa:	2200      	movs	r2, #0
 8005afc:	601a      	str	r2, [r3, #0]
  CLEAR_REG(hdma_uart4_tx.DmaBaseAddress->ISR);
 8005afe:	4b16      	ldr	r3, [pc, #88]	; (8005b58 <MX_DMA_Init+0xe0>)
 8005b00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b02:	2200      	movs	r2, #0
 8005b04:	601a      	str	r2, [r3, #0]
  CLEAR_REG(hdma_memtomem_dma1_channel1.DmaBaseAddress->ISR);
 8005b06:	4b11      	ldr	r3, [pc, #68]	; (8005b4c <MX_DMA_Init+0xd4>)
 8005b08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b0a:	2200      	movs	r2, #0
 8005b0c:	601a      	str	r2, [r3, #0]

  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8005b0e:	2200      	movs	r2, #0
 8005b10:	2100      	movs	r1, #0
 8005b12:	200b      	movs	r0, #11
 8005b14:	f7fb fb87 	bl	8001226 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8005b18:	200b      	movs	r0, #11
 8005b1a:	f7fb fba0 	bl	800125e <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel3_IRQn, 0, 0);
 8005b1e:	2200      	movs	r2, #0
 8005b20:	2100      	movs	r1, #0
 8005b22:	203a      	movs	r0, #58	; 0x3a
 8005b24:	f7fb fb7f 	bl	8001226 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel3_IRQn);
 8005b28:	203a      	movs	r0, #58	; 0x3a
 8005b2a:	f7fb fb98 	bl	800125e <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel5_IRQn, 0, 0);
 8005b2e:	2200      	movs	r2, #0
 8005b30:	2100      	movs	r1, #0
 8005b32:	203c      	movs	r0, #60	; 0x3c
 8005b34:	f7fb fb77 	bl	8001226 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel5_IRQn);
 8005b38:	203c      	movs	r0, #60	; 0x3c
 8005b3a:	f7fb fb90 	bl	800125e <HAL_NVIC_EnableIRQ>
  return HAL_OK;
 8005b3e:	2300      	movs	r3, #0
}
 8005b40:	4618      	mov	r0, r3
 8005b42:	3708      	adds	r7, #8
 8005b44:	46bd      	mov	sp, r7
 8005b46:	bd80      	pop	{r7, pc}
 8005b48:	40021000 	.word	0x40021000
 8005b4c:	20001af0 	.word	0x20001af0
 8005b50:	40020008 	.word	0x40020008
 8005b54:	20001aa8 	.word	0x20001aa8
 8005b58:	20001bf8 	.word	0x20001bf8

08005b5c <MX_GPIO_Init>:
  * @param None
  * @retval None
  */

static HAL_StatusTypeDef MX_GPIO_Init(void)
{
 8005b5c:	b580      	push	{r7, lr}
 8005b5e:	b08a      	sub	sp, #40	; 0x28
 8005b60:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005b62:	f107 0314 	add.w	r3, r7, #20
 8005b66:	2200      	movs	r2, #0
 8005b68:	601a      	str	r2, [r3, #0]
 8005b6a:	605a      	str	r2, [r3, #4]
 8005b6c:	609a      	str	r2, [r3, #8]
 8005b6e:	60da      	str	r2, [r3, #12]
 8005b70:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8005b72:	4a2b      	ldr	r2, [pc, #172]	; (8005c20 <MX_GPIO_Init+0xc4>)
 8005b74:	4b2a      	ldr	r3, [pc, #168]	; (8005c20 <MX_GPIO_Init+0xc4>)
 8005b76:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005b78:	f043 0304 	orr.w	r3, r3, #4
 8005b7c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8005b7e:	4b28      	ldr	r3, [pc, #160]	; (8005c20 <MX_GPIO_Init+0xc4>)
 8005b80:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005b82:	f003 0304 	and.w	r3, r3, #4
 8005b86:	613b      	str	r3, [r7, #16]
 8005b88:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8005b8a:	4a25      	ldr	r2, [pc, #148]	; (8005c20 <MX_GPIO_Init+0xc4>)
 8005b8c:	4b24      	ldr	r3, [pc, #144]	; (8005c20 <MX_GPIO_Init+0xc4>)
 8005b8e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005b90:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005b94:	64d3      	str	r3, [r2, #76]	; 0x4c
 8005b96:	4b22      	ldr	r3, [pc, #136]	; (8005c20 <MX_GPIO_Init+0xc4>)
 8005b98:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005b9a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005b9e:	60fb      	str	r3, [r7, #12]
 8005ba0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8005ba2:	4a1f      	ldr	r2, [pc, #124]	; (8005c20 <MX_GPIO_Init+0xc4>)
 8005ba4:	4b1e      	ldr	r3, [pc, #120]	; (8005c20 <MX_GPIO_Init+0xc4>)
 8005ba6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005ba8:	f043 0301 	orr.w	r3, r3, #1
 8005bac:	64d3      	str	r3, [r2, #76]	; 0x4c
 8005bae:	4b1c      	ldr	r3, [pc, #112]	; (8005c20 <MX_GPIO_Init+0xc4>)
 8005bb0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005bb2:	f003 0301 	and.w	r3, r3, #1
 8005bb6:	60bb      	str	r3, [r7, #8]
 8005bb8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8005bba:	4a19      	ldr	r2, [pc, #100]	; (8005c20 <MX_GPIO_Init+0xc4>)
 8005bbc:	4b18      	ldr	r3, [pc, #96]	; (8005c20 <MX_GPIO_Init+0xc4>)
 8005bbe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005bc0:	f043 0302 	orr.w	r3, r3, #2
 8005bc4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8005bc6:	4b16      	ldr	r3, [pc, #88]	; (8005c20 <MX_GPIO_Init+0xc4>)
 8005bc8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005bca:	f003 0302 	and.w	r3, r3, #2
 8005bce:	607b      	str	r3, [r7, #4]
 8005bd0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8005bd2:	2200      	movs	r2, #0
 8005bd4:	2120      	movs	r1, #32
 8005bd6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005bda:	f7fb ffc9 	bl	8001b70 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8005bde:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8005be2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8005be4:	4b0f      	ldr	r3, [pc, #60]	; (8005c24 <MX_GPIO_Init+0xc8>)
 8005be6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005be8:	2300      	movs	r3, #0
 8005bea:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8005bec:	f107 0314 	add.w	r3, r7, #20
 8005bf0:	4619      	mov	r1, r3
 8005bf2:	480d      	ldr	r0, [pc, #52]	; (8005c28 <MX_GPIO_Init+0xcc>)
 8005bf4:	f7fb fe14 	bl	8001820 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8005bf8:	2320      	movs	r3, #32
 8005bfa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005bfc:	2301      	movs	r3, #1
 8005bfe:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005c00:	2300      	movs	r3, #0
 8005c02:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005c04:	2300      	movs	r3, #0
 8005c06:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8005c08:	f107 0314 	add.w	r3, r7, #20
 8005c0c:	4619      	mov	r1, r3
 8005c0e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005c12:	f7fb fe05 	bl	8001820 <HAL_GPIO_Init>
  return HAL_OK;
 8005c16:	2300      	movs	r3, #0
}
 8005c18:	4618      	mov	r0, r3
 8005c1a:	3728      	adds	r7, #40	; 0x28
 8005c1c:	46bd      	mov	sp, r7
 8005c1e:	bd80      	pop	{r7, pc}
 8005c20:	40021000 	.word	0x40021000
 8005c24:	10210000 	.word	0x10210000
 8005c28:	48000800 	.word	0x48000800

08005c2c <Clear_Buffer>:

void  Clear_Buffer(uint8_t *buffer,uint32_t size)
{
 8005c2c:	b580      	push	{r7, lr}
 8005c2e:	b082      	sub	sp, #8
 8005c30:	af00      	add	r7, sp, #0
 8005c32:	6078      	str	r0, [r7, #4]
 8005c34:	6039      	str	r1, [r7, #0]
	memset(buffer,0,size);
 8005c36:	683a      	ldr	r2, [r7, #0]
 8005c38:	2100      	movs	r1, #0
 8005c3a:	6878      	ldr	r0, [r7, #4]
 8005c3c:	f001 fbc3 	bl	80073c6 <memset>
}
 8005c40:	bf00      	nop
 8005c42:	3708      	adds	r7, #8
 8005c44:	46bd      	mov	sp, r7
 8005c46:	bd80      	pop	{r7, pc}

08005c48 <is_valid>:

uint8_t is_valid(char* nmeamsg)
{
 8005c48:	b580      	push	{r7, lr}
 8005c4a:	b088      	sub	sp, #32
 8005c4c:	af00      	add	r7, sp, #0
 8005c4e:	6078      	str	r0, [r7, #4]
	uint8_t flag = 0;
 8005c50:	2300      	movs	r3, #0
 8005c52:	77fb      	strb	r3, [r7, #31]

	char msg[4] = {0};
 8005c54:	2300      	movs	r3, #0
 8005c56:	60fb      	str	r3, [r7, #12]
	for (int i = 0; i < 3; ++i)
 8005c58:	2300      	movs	r3, #0
 8005c5a:	61bb      	str	r3, [r7, #24]
 8005c5c:	e00d      	b.n	8005c7a <is_valid+0x32>
	{
		msg[i] = *(nmeamsg+2+i);
 8005c5e:	69bb      	ldr	r3, [r7, #24]
 8005c60:	3302      	adds	r3, #2
 8005c62:	687a      	ldr	r2, [r7, #4]
 8005c64:	4413      	add	r3, r2
 8005c66:	7819      	ldrb	r1, [r3, #0]
 8005c68:	f107 020c 	add.w	r2, r7, #12
 8005c6c:	69bb      	ldr	r3, [r7, #24]
 8005c6e:	4413      	add	r3, r2
 8005c70:	460a      	mov	r2, r1
 8005c72:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < 3; ++i)
 8005c74:	69bb      	ldr	r3, [r7, #24]
 8005c76:	3301      	adds	r3, #1
 8005c78:	61bb      	str	r3, [r7, #24]
 8005c7a:	69bb      	ldr	r3, [r7, #24]
 8005c7c:	2b02      	cmp	r3, #2
 8005c7e:	ddee      	ble.n	8005c5e <is_valid+0x16>
	}
	if((strcmp((char*)msg,"GLL") != 0))
 8005c80:	f107 030c 	add.w	r3, r7, #12
 8005c84:	492c      	ldr	r1, [pc, #176]	; (8005d38 <is_valid+0xf0>)
 8005c86:	4618      	mov	r0, r3
 8005c88:	f7fa faa2 	bl	80001d0 <strcmp>
 8005c8c:	4603      	mov	r3, r0
 8005c8e:	2b00      	cmp	r3, #0
 8005c90:	d019      	beq.n	8005cc6 <is_valid+0x7e>
	{

		if (strcmp((char*)msg,"ZDA") != 0)
 8005c92:	f107 030c 	add.w	r3, r7, #12
 8005c96:	4929      	ldr	r1, [pc, #164]	; (8005d3c <is_valid+0xf4>)
 8005c98:	4618      	mov	r0, r3
 8005c9a:	f7fa fa99 	bl	80001d0 <strcmp>
 8005c9e:	4603      	mov	r3, r0
 8005ca0:	2b00      	cmp	r3, #0
 8005ca2:	d00d      	beq.n	8005cc0 <is_valid+0x78>
		{
			if(strcmp((char*)msg,"GSA") != 0)
 8005ca4:	f107 030c 	add.w	r3, r7, #12
 8005ca8:	4925      	ldr	r1, [pc, #148]	; (8005d40 <is_valid+0xf8>)
 8005caa:	4618      	mov	r0, r3
 8005cac:	f7fa fa90 	bl	80001d0 <strcmp>
 8005cb0:	4603      	mov	r3, r0
 8005cb2:	2b00      	cmp	r3, #0
 8005cb4:	d001      	beq.n	8005cba <is_valid+0x72>
			{
				return -1;
 8005cb6:	23ff      	movs	r3, #255	; 0xff
 8005cb8:	e039      	b.n	8005d2e <is_valid+0xe6>
			}
			else
			{
				flag = 2;
 8005cba:	2302      	movs	r3, #2
 8005cbc:	77fb      	strb	r3, [r7, #31]
 8005cbe:	e004      	b.n	8005cca <is_valid+0x82>
			}
		}else
		{
			flag = 3;
 8005cc0:	2303      	movs	r3, #3
 8005cc2:	77fb      	strb	r3, [r7, #31]
 8005cc4:	e001      	b.n	8005cca <is_valid+0x82>
		}

	}
	else
	{
		flag = 1;
 8005cc6:	2301      	movs	r3, #1
 8005cc8:	77fb      	strb	r3, [r7, #31]
	}
	/* check sum */
	uint16_t checksum = 0;
 8005cca:	2300      	movs	r3, #0
 8005ccc:	82fb      	strh	r3, [r7, #22]
	while(*nmeamsg != '*')
 8005cce:	e008      	b.n	8005ce2 <is_valid+0x9a>
	{
		checksum^= *nmeamsg;
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	781b      	ldrb	r3, [r3, #0]
 8005cd4:	b29a      	uxth	r2, r3
 8005cd6:	8afb      	ldrh	r3, [r7, #22]
 8005cd8:	4053      	eors	r3, r2
 8005cda:	82fb      	strh	r3, [r7, #22]
		nmeamsg++;
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	3301      	adds	r3, #1
 8005ce0:	607b      	str	r3, [r7, #4]
	while(*nmeamsg != '*')
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	781b      	ldrb	r3, [r3, #0]
 8005ce6:	2b2a      	cmp	r3, #42	; 0x2a
 8005ce8:	d1f2      	bne.n	8005cd0 <is_valid+0x88>
	}
	uint8_t h = char_to_hex(*(++nmeamsg))*16;
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	3301      	adds	r3, #1
 8005cee:	607b      	str	r3, [r7, #4]
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	781b      	ldrb	r3, [r3, #0]
 8005cf4:	4618      	mov	r0, r3
 8005cf6:	f000 f825 	bl	8005d44 <char_to_hex>
 8005cfa:	4603      	mov	r3, r0
 8005cfc:	011b      	lsls	r3, r3, #4
 8005cfe:	757b      	strb	r3, [r7, #21]
	uint8_t l = char_to_hex(*(++nmeamsg));
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	3301      	adds	r3, #1
 8005d04:	607b      	str	r3, [r7, #4]
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	781b      	ldrb	r3, [r3, #0]
 8005d0a:	4618      	mov	r0, r3
 8005d0c:	f000 f81a 	bl	8005d44 <char_to_hex>
 8005d10:	4603      	mov	r3, r0
 8005d12:	753b      	strb	r3, [r7, #20]
	uint16_t checkbyte= h+l;
 8005d14:	7d7b      	ldrb	r3, [r7, #21]
 8005d16:	b29a      	uxth	r2, r3
 8005d18:	7d3b      	ldrb	r3, [r7, #20]
 8005d1a:	b29b      	uxth	r3, r3
 8005d1c:	4413      	add	r3, r2
 8005d1e:	827b      	strh	r3, [r7, #18]

	if(!(checksum == checkbyte))
 8005d20:	8afa      	ldrh	r2, [r7, #22]
 8005d22:	8a7b      	ldrh	r3, [r7, #18]
 8005d24:	429a      	cmp	r2, r3
 8005d26:	d001      	beq.n	8005d2c <is_valid+0xe4>
	{
		return -1;
 8005d28:	23ff      	movs	r3, #255	; 0xff
 8005d2a:	e000      	b.n	8005d2e <is_valid+0xe6>
	}

	return flag;
 8005d2c:	7ffb      	ldrb	r3, [r7, #31]
}
 8005d2e:	4618      	mov	r0, r3
 8005d30:	3720      	adds	r7, #32
 8005d32:	46bd      	mov	sp, r7
 8005d34:	bd80      	pop	{r7, pc}
 8005d36:	bf00      	nop
 8005d38:	0800a6b0 	.word	0x0800a6b0
 8005d3c:	0800a6b4 	.word	0x0800a6b4
 8005d40:	0800a6b8 	.word	0x0800a6b8

08005d44 <char_to_hex>:
/*
 * Flag keeps track of successful coordinate retrievals
 */

uint8_t char_to_hex(char c)
{
 8005d44:	b480      	push	{r7}
 8005d46:	b083      	sub	sp, #12
 8005d48:	af00      	add	r7, sp, #0
 8005d4a:	4603      	mov	r3, r0
 8005d4c:	71fb      	strb	r3, [r7, #7]
	if(c == '\0')
 8005d4e:	79fb      	ldrb	r3, [r7, #7]
 8005d50:	2b00      	cmp	r3, #0
 8005d52:	d101      	bne.n	8005d58 <char_to_hex+0x14>
	{
		return 0;
 8005d54:	2300      	movs	r3, #0
 8005d56:	e01e      	b.n	8005d96 <char_to_hex+0x52>
	}
	if ((c >='0') &&(c <='9'))
 8005d58:	79fb      	ldrb	r3, [r7, #7]
 8005d5a:	2b2f      	cmp	r3, #47	; 0x2f
 8005d5c:	d906      	bls.n	8005d6c <char_to_hex+0x28>
 8005d5e:	79fb      	ldrb	r3, [r7, #7]
 8005d60:	2b39      	cmp	r3, #57	; 0x39
 8005d62:	d803      	bhi.n	8005d6c <char_to_hex+0x28>
	{
		return (uint8_t)c - 48;
 8005d64:	79fb      	ldrb	r3, [r7, #7]
 8005d66:	3b30      	subs	r3, #48	; 0x30
 8005d68:	b2db      	uxtb	r3, r3
 8005d6a:	e014      	b.n	8005d96 <char_to_hex+0x52>
	}
	if((c >='a') &&(c <='f'))
 8005d6c:	79fb      	ldrb	r3, [r7, #7]
 8005d6e:	2b60      	cmp	r3, #96	; 0x60
 8005d70:	d906      	bls.n	8005d80 <char_to_hex+0x3c>
 8005d72:	79fb      	ldrb	r3, [r7, #7]
 8005d74:	2b66      	cmp	r3, #102	; 0x66
 8005d76:	d803      	bhi.n	8005d80 <char_to_hex+0x3c>
	{
		return (uint8_t)c - 87;
 8005d78:	79fb      	ldrb	r3, [r7, #7]
 8005d7a:	3b57      	subs	r3, #87	; 0x57
 8005d7c:	b2db      	uxtb	r3, r3
 8005d7e:	e00a      	b.n	8005d96 <char_to_hex+0x52>
	}
	if((c >='A') &&(c <='F'))
 8005d80:	79fb      	ldrb	r3, [r7, #7]
 8005d82:	2b40      	cmp	r3, #64	; 0x40
 8005d84:	d906      	bls.n	8005d94 <char_to_hex+0x50>
 8005d86:	79fb      	ldrb	r3, [r7, #7]
 8005d88:	2b46      	cmp	r3, #70	; 0x46
 8005d8a:	d803      	bhi.n	8005d94 <char_to_hex+0x50>
	{
		return (uint8_t)c - 55;
 8005d8c:	79fb      	ldrb	r3, [r7, #7]
 8005d8e:	3b37      	subs	r3, #55	; 0x37
 8005d90:	b2db      	uxtb	r3, r3
 8005d92:	e000      	b.n	8005d96 <char_to_hex+0x52>
	}
	return -1; //invalid charachter
 8005d94:	23ff      	movs	r3, #255	; 0xff
}
 8005d96:	4618      	mov	r0, r3
 8005d98:	370c      	adds	r7, #12
 8005d9a:	46bd      	mov	sp, r7
 8005d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005da0:	4770      	bx	lr
	...

08005da4 <parse_ZDA>:
/*
 * Parser Functions:
 * Extract key data from NMEA message strings.
 */
uint8_t parse_ZDA(char* ZDAstring)
{
 8005da4:	b580      	push	{r7, lr}
 8005da6:	b088      	sub	sp, #32
 8005da8:	af00      	add	r7, sp, #0
 8005daa:	6078      	str	r0, [r7, #4]
	time_t t;
	struct tm *timepointer;

	t = time(NULL);
 8005dac:	2000      	movs	r0, #0
 8005dae:	f002 fcab 	bl	8008708 <time>
 8005db2:	4603      	mov	r3, r0
 8005db4:	60fb      	str	r3, [r7, #12]
	timepointer = localtime(&t);
 8005db6:	f107 030c 	add.w	r3, r7, #12
 8005dba:	4618      	mov	r0, r3
 8005dbc:	f001 f9f2 	bl	80071a4 <localtime>
 8005dc0:	61b8      	str	r0, [r7, #24]
	/* Get UTC time*/
	while(*ZDAstring++ != ',');
 8005dc2:	bf00      	nop
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	1c5a      	adds	r2, r3, #1
 8005dc8:	607a      	str	r2, [r7, #4]
 8005dca:	781b      	ldrb	r3, [r3, #0]
 8005dcc:	2b2c      	cmp	r3, #44	; 0x2c
 8005dce:	d1f9      	bne.n	8005dc4 <parse_ZDA+0x20>
	char* temp = ZDAstring++;
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	1c5a      	adds	r2, r3, #1
 8005dd4:	607a      	str	r2, [r7, #4]
 8005dd6:	617b      	str	r3, [r7, #20]
	for (int i = 0; i < strlen(ZDAstring); ++i)
 8005dd8:	2300      	movs	r3, #0
 8005dda:	61fb      	str	r3, [r7, #28]
 8005ddc:	e011      	b.n	8005e02 <parse_ZDA+0x5e>
	{
		if ((ZDAstring[i]==',')&&(ZDAstring[i+1] == ','))
 8005dde:	69fb      	ldr	r3, [r7, #28]
 8005de0:	687a      	ldr	r2, [r7, #4]
 8005de2:	4413      	add	r3, r2
 8005de4:	781b      	ldrb	r3, [r3, #0]
 8005de6:	2b2c      	cmp	r3, #44	; 0x2c
 8005de8:	d108      	bne.n	8005dfc <parse_ZDA+0x58>
 8005dea:	69fb      	ldr	r3, [r7, #28]
 8005dec:	3301      	adds	r3, #1
 8005dee:	687a      	ldr	r2, [r7, #4]
 8005df0:	4413      	add	r3, r2
 8005df2:	781b      	ldrb	r3, [r3, #0]
 8005df4:	2b2c      	cmp	r3, #44	; 0x2c
 8005df6:	d101      	bne.n	8005dfc <parse_ZDA+0x58>
		{
			/* Data is invalid*/
			return -1;
 8005df8:	23ff      	movs	r3, #255	; 0xff
 8005dfa:	e094      	b.n	8005f26 <parse_ZDA+0x182>
	for (int i = 0; i < strlen(ZDAstring); ++i)
 8005dfc:	69fb      	ldr	r3, [r7, #28]
 8005dfe:	3301      	adds	r3, #1
 8005e00:	61fb      	str	r3, [r7, #28]
 8005e02:	6878      	ldr	r0, [r7, #4]
 8005e04:	f7fa f9ee 	bl	80001e4 <strlen>
 8005e08:	4602      	mov	r2, r0
 8005e0a:	69fb      	ldr	r3, [r7, #28]
 8005e0c:	429a      	cmp	r2, r3
 8005e0e:	d8e6      	bhi.n	8005dde <parse_ZDA+0x3a>
		}
	}
	timepointer->tm_hour = (temp[0]-48)*10+ (temp[1]-48)+2;
 8005e10:	697b      	ldr	r3, [r7, #20]
 8005e12:	781b      	ldrb	r3, [r3, #0]
 8005e14:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 8005e18:	4613      	mov	r3, r2
 8005e1a:	009b      	lsls	r3, r3, #2
 8005e1c:	4413      	add	r3, r2
 8005e1e:	005b      	lsls	r3, r3, #1
 8005e20:	461a      	mov	r2, r3
 8005e22:	697b      	ldr	r3, [r7, #20]
 8005e24:	3301      	adds	r3, #1
 8005e26:	781b      	ldrb	r3, [r3, #0]
 8005e28:	3b30      	subs	r3, #48	; 0x30
 8005e2a:	4413      	add	r3, r2
 8005e2c:	1c9a      	adds	r2, r3, #2
 8005e2e:	69bb      	ldr	r3, [r7, #24]
 8005e30:	609a      	str	r2, [r3, #8]
	timepointer->tm_min = (temp[2]-48)*10+ (temp[3]-48)-1;
 8005e32:	697b      	ldr	r3, [r7, #20]
 8005e34:	3302      	adds	r3, #2
 8005e36:	781b      	ldrb	r3, [r3, #0]
 8005e38:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 8005e3c:	4613      	mov	r3, r2
 8005e3e:	009b      	lsls	r3, r3, #2
 8005e40:	4413      	add	r3, r2
 8005e42:	005b      	lsls	r3, r3, #1
 8005e44:	461a      	mov	r2, r3
 8005e46:	697b      	ldr	r3, [r7, #20]
 8005e48:	3303      	adds	r3, #3
 8005e4a:	781b      	ldrb	r3, [r3, #0]
 8005e4c:	3b30      	subs	r3, #48	; 0x30
 8005e4e:	4413      	add	r3, r2
 8005e50:	1e5a      	subs	r2, r3, #1
 8005e52:	69bb      	ldr	r3, [r7, #24]
 8005e54:	605a      	str	r2, [r3, #4]
	timepointer->tm_sec = (temp[4]-48)*10+ (temp[5]-48) -1 ;
 8005e56:	697b      	ldr	r3, [r7, #20]
 8005e58:	3304      	adds	r3, #4
 8005e5a:	781b      	ldrb	r3, [r3, #0]
 8005e5c:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 8005e60:	4613      	mov	r3, r2
 8005e62:	009b      	lsls	r3, r3, #2
 8005e64:	4413      	add	r3, r2
 8005e66:	005b      	lsls	r3, r3, #1
 8005e68:	461a      	mov	r2, r3
 8005e6a:	697b      	ldr	r3, [r7, #20]
 8005e6c:	3305      	adds	r3, #5
 8005e6e:	781b      	ldrb	r3, [r3, #0]
 8005e70:	3b30      	subs	r3, #48	; 0x30
 8005e72:	4413      	add	r3, r2
 8005e74:	1e5a      	subs	r2, r3, #1
 8005e76:	69bb      	ldr	r3, [r7, #24]
 8005e78:	601a      	str	r2, [r3, #0]
	while(*ZDAstring++ != ',');
 8005e7a:	bf00      	nop
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	1c5a      	adds	r2, r3, #1
 8005e80:	607a      	str	r2, [r7, #4]
 8005e82:	781b      	ldrb	r3, [r3, #0]
 8005e84:	2b2c      	cmp	r3, #44	; 0x2c
 8005e86:	d1f9      	bne.n	8005e7c <parse_ZDA+0xd8>
	temp = ZDAstring;
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	617b      	str	r3, [r7, #20]
	timepointer->tm_mday = (temp[0]-48)*10+ (temp[1]-48);
 8005e8c:	697b      	ldr	r3, [r7, #20]
 8005e8e:	781b      	ldrb	r3, [r3, #0]
 8005e90:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 8005e94:	4613      	mov	r3, r2
 8005e96:	009b      	lsls	r3, r3, #2
 8005e98:	4413      	add	r3, r2
 8005e9a:	005b      	lsls	r3, r3, #1
 8005e9c:	461a      	mov	r2, r3
 8005e9e:	697b      	ldr	r3, [r7, #20]
 8005ea0:	3301      	adds	r3, #1
 8005ea2:	781b      	ldrb	r3, [r3, #0]
 8005ea4:	3b30      	subs	r3, #48	; 0x30
 8005ea6:	441a      	add	r2, r3
 8005ea8:	69bb      	ldr	r3, [r7, #24]
 8005eaa:	60da      	str	r2, [r3, #12]
	timepointer->tm_mon = (temp[3]-48)*10+ (temp[4]-48)-1;
 8005eac:	697b      	ldr	r3, [r7, #20]
 8005eae:	3303      	adds	r3, #3
 8005eb0:	781b      	ldrb	r3, [r3, #0]
 8005eb2:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 8005eb6:	4613      	mov	r3, r2
 8005eb8:	009b      	lsls	r3, r3, #2
 8005eba:	4413      	add	r3, r2
 8005ebc:	005b      	lsls	r3, r3, #1
 8005ebe:	461a      	mov	r2, r3
 8005ec0:	697b      	ldr	r3, [r7, #20]
 8005ec2:	3304      	adds	r3, #4
 8005ec4:	781b      	ldrb	r3, [r3, #0]
 8005ec6:	3b30      	subs	r3, #48	; 0x30
 8005ec8:	4413      	add	r3, r2
 8005eca:	1e5a      	subs	r2, r3, #1
 8005ecc:	69bb      	ldr	r3, [r7, #24]
 8005ece:	611a      	str	r2, [r3, #16]
	timepointer->tm_year = (temp[6]-48)*1000 +(temp[7]-48)*100 + (temp[8]-48)*10 +(temp[9]-48)-1900;
 8005ed0:	697b      	ldr	r3, [r7, #20]
 8005ed2:	3306      	adds	r3, #6
 8005ed4:	781b      	ldrb	r3, [r3, #0]
 8005ed6:	3b30      	subs	r3, #48	; 0x30
 8005ed8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8005edc:	fb02 f203 	mul.w	r2, r2, r3
 8005ee0:	697b      	ldr	r3, [r7, #20]
 8005ee2:	3307      	adds	r3, #7
 8005ee4:	781b      	ldrb	r3, [r3, #0]
 8005ee6:	3b30      	subs	r3, #48	; 0x30
 8005ee8:	2164      	movs	r1, #100	; 0x64
 8005eea:	fb01 f303 	mul.w	r3, r1, r3
 8005eee:	18d1      	adds	r1, r2, r3
 8005ef0:	697b      	ldr	r3, [r7, #20]
 8005ef2:	3308      	adds	r3, #8
 8005ef4:	781b      	ldrb	r3, [r3, #0]
 8005ef6:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 8005efa:	4613      	mov	r3, r2
 8005efc:	009b      	lsls	r3, r3, #2
 8005efe:	4413      	add	r3, r2
 8005f00:	005b      	lsls	r3, r3, #1
 8005f02:	18ca      	adds	r2, r1, r3
 8005f04:	697b      	ldr	r3, [r7, #20]
 8005f06:	3309      	adds	r3, #9
 8005f08:	781b      	ldrb	r3, [r3, #0]
 8005f0a:	3b30      	subs	r3, #48	; 0x30
 8005f0c:	4413      	add	r3, r2
 8005f0e:	f2a3 726c 	subw	r2, r3, #1900	; 0x76c
 8005f12:	69bb      	ldr	r3, [r7, #24]
 8005f14:	615a      	str	r2, [r3, #20]
	time_t result;

	 result = mktime(timepointer);
 8005f16:	69b8      	ldr	r0, [r7, #24]
 8005f18:	f001 fb3e 	bl	8007598 <mktime>
 8005f1c:	6138      	str	r0, [r7, #16]
	 eTime =  result;
 8005f1e:	693b      	ldr	r3, [r7, #16]
 8005f20:	4a03      	ldr	r2, [pc, #12]	; (8005f30 <parse_ZDA+0x18c>)
 8005f22:	6013      	str	r3, [r2, #0]
	return 0;
 8005f24:	2300      	movs	r3, #0
}
 8005f26:	4618      	mov	r0, r3
 8005f28:	3720      	adds	r7, #32
 8005f2a:	46bd      	mov	sp, r7
 8005f2c:	bd80      	pop	{r7, pc}
 8005f2e:	bf00      	nop
 8005f30:	2000028c 	.word	0x2000028c

08005f34 <Parse_GLL>:

uint8_t Parse_GLL(char* GLLstring)
{
 8005f34:	b5b0      	push	{r4, r5, r7, lr}
 8005f36:	b086      	sub	sp, #24
 8005f38:	af00      	add	r7, sp, #0
 8005f3a:	6078      	str	r0, [r7, #4]
	/* Extract latitude*/
	uint8_t flag = 0;
 8005f3c:	2300      	movs	r3, #0
 8005f3e:	75fb      	strb	r3, [r7, #23]
	GLLstring+= 6;
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	3306      	adds	r3, #6
 8005f44:	607b      	str	r3, [r7, #4]
	char* temp = GLLstring;
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	613b      	str	r3, [r7, #16]
	uint8_t count = 0;
 8005f4a:	2300      	movs	r3, #0
 8005f4c:	75bb      	strb	r3, [r7, #22]
	while(*GLLstring++ != ',')
 8005f4e:	e002      	b.n	8005f56 <Parse_GLL+0x22>
	{
		count++;
 8005f50:	7dbb      	ldrb	r3, [r7, #22]
 8005f52:	3301      	adds	r3, #1
 8005f54:	75bb      	strb	r3, [r7, #22]
	while(*GLLstring++ != ',')
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	1c5a      	adds	r2, r3, #1
 8005f5a:	607a      	str	r2, [r7, #4]
 8005f5c:	781b      	ldrb	r3, [r3, #0]
 8005f5e:	2b2c      	cmp	r3, #44	; 0x2c
 8005f60:	d1f6      	bne.n	8005f50 <Parse_GLL+0x1c>
	}
	if((count > 0))
 8005f62:	7dbb      	ldrb	r3, [r7, #22]
 8005f64:	2b00      	cmp	r3, #0
 8005f66:	d02e      	beq.n	8005fc6 <Parse_GLL+0x92>
	{
		temp[count] = '\0';
 8005f68:	7dbb      	ldrb	r3, [r7, #22]
 8005f6a:	693a      	ldr	r2, [r7, #16]
 8005f6c:	4413      	add	r3, r2
 8005f6e:	2200      	movs	r2, #0
 8005f70:	701a      	strb	r2, [r3, #0]
		int8_t sign = 1 -2*( temp[++count] =='S');
 8005f72:	7dbb      	ldrb	r3, [r7, #22]
 8005f74:	3301      	adds	r3, #1
 8005f76:	75bb      	strb	r3, [r7, #22]
 8005f78:	7dbb      	ldrb	r3, [r7, #22]
 8005f7a:	693a      	ldr	r2, [r7, #16]
 8005f7c:	4413      	add	r3, r2
 8005f7e:	781b      	ldrb	r3, [r3, #0]
 8005f80:	2b53      	cmp	r3, #83	; 0x53
 8005f82:	d102      	bne.n	8005f8a <Parse_GLL+0x56>
 8005f84:	f04f 33ff 	mov.w	r3, #4294967295
 8005f88:	e000      	b.n	8005f8c <Parse_GLL+0x58>
 8005f8a:	2301      	movs	r3, #1
 8005f8c:	73fb      	strb	r3, [r7, #15]
		GPS_coord.lat = sign*atof(temp);
 8005f8e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005f92:	4618      	mov	r0, r3
 8005f94:	f7fa fad6 	bl	8000544 <__aeabi_i2d>
 8005f98:	4604      	mov	r4, r0
 8005f9a:	460d      	mov	r5, r1
 8005f9c:	6938      	ldr	r0, [r7, #16]
 8005f9e:	f001 f8d4 	bl	800714a <atof>
 8005fa2:	ec53 2b10 	vmov	r2, r3, d0
 8005fa6:	4620      	mov	r0, r4
 8005fa8:	4629      	mov	r1, r5
 8005faa:	f7fa fb31 	bl	8000610 <__aeabi_dmul>
 8005fae:	4603      	mov	r3, r0
 8005fb0:	460c      	mov	r4, r1
 8005fb2:	4618      	mov	r0, r3
 8005fb4:	4621      	mov	r1, r4
 8005fb6:	f7fa fe0d 	bl	8000bd4 <__aeabi_d2f>
 8005fba:	4602      	mov	r2, r0
 8005fbc:	4b28      	ldr	r3, [pc, #160]	; (8006060 <Parse_GLL+0x12c>)
 8005fbe:	601a      	str	r2, [r3, #0]
		flag++;
 8005fc0:	7dfb      	ldrb	r3, [r7, #23]
 8005fc2:	3301      	adds	r3, #1
 8005fc4:	75fb      	strb	r3, [r7, #23]
	}

	/* Extract longitude */
	while(*GLLstring++ !=',');
 8005fc6:	bf00      	nop
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	1c5a      	adds	r2, r3, #1
 8005fcc:	607a      	str	r2, [r7, #4]
 8005fce:	781b      	ldrb	r3, [r3, #0]
 8005fd0:	2b2c      	cmp	r3, #44	; 0x2c
 8005fd2:	d1f9      	bne.n	8005fc8 <Parse_GLL+0x94>
	temp = GLLstring;
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	613b      	str	r3, [r7, #16]
	count = 0;
 8005fd8:	2300      	movs	r3, #0
 8005fda:	75bb      	strb	r3, [r7, #22]
	while(*GLLstring++ != ',')
 8005fdc:	e002      	b.n	8005fe4 <Parse_GLL+0xb0>
	{
			count++;
 8005fde:	7dbb      	ldrb	r3, [r7, #22]
 8005fe0:	3301      	adds	r3, #1
 8005fe2:	75bb      	strb	r3, [r7, #22]
	while(*GLLstring++ != ',')
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	1c5a      	adds	r2, r3, #1
 8005fe8:	607a      	str	r2, [r7, #4]
 8005fea:	781b      	ldrb	r3, [r3, #0]
 8005fec:	2b2c      	cmp	r3, #44	; 0x2c
 8005fee:	d1f6      	bne.n	8005fde <Parse_GLL+0xaa>
	}
	if((count > 0))
 8005ff0:	7dbb      	ldrb	r3, [r7, #22]
 8005ff2:	2b00      	cmp	r3, #0
 8005ff4:	d02e      	beq.n	8006054 <Parse_GLL+0x120>
	{
			temp[count] = '\0';
 8005ff6:	7dbb      	ldrb	r3, [r7, #22]
 8005ff8:	693a      	ldr	r2, [r7, #16]
 8005ffa:	4413      	add	r3, r2
 8005ffc:	2200      	movs	r2, #0
 8005ffe:	701a      	strb	r2, [r3, #0]
			int8_t sign = 1 -2*( temp[++count] =='W');
 8006000:	7dbb      	ldrb	r3, [r7, #22]
 8006002:	3301      	adds	r3, #1
 8006004:	75bb      	strb	r3, [r7, #22]
 8006006:	7dbb      	ldrb	r3, [r7, #22]
 8006008:	693a      	ldr	r2, [r7, #16]
 800600a:	4413      	add	r3, r2
 800600c:	781b      	ldrb	r3, [r3, #0]
 800600e:	2b57      	cmp	r3, #87	; 0x57
 8006010:	d102      	bne.n	8006018 <Parse_GLL+0xe4>
 8006012:	f04f 33ff 	mov.w	r3, #4294967295
 8006016:	e000      	b.n	800601a <Parse_GLL+0xe6>
 8006018:	2301      	movs	r3, #1
 800601a:	73bb      	strb	r3, [r7, #14]
			GPS_coord.longi = sign*atof(temp);
 800601c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006020:	4618      	mov	r0, r3
 8006022:	f7fa fa8f 	bl	8000544 <__aeabi_i2d>
 8006026:	4604      	mov	r4, r0
 8006028:	460d      	mov	r5, r1
 800602a:	6938      	ldr	r0, [r7, #16]
 800602c:	f001 f88d 	bl	800714a <atof>
 8006030:	ec53 2b10 	vmov	r2, r3, d0
 8006034:	4620      	mov	r0, r4
 8006036:	4629      	mov	r1, r5
 8006038:	f7fa faea 	bl	8000610 <__aeabi_dmul>
 800603c:	4603      	mov	r3, r0
 800603e:	460c      	mov	r4, r1
 8006040:	4618      	mov	r0, r3
 8006042:	4621      	mov	r1, r4
 8006044:	f7fa fdc6 	bl	8000bd4 <__aeabi_d2f>
 8006048:	4602      	mov	r2, r0
 800604a:	4b05      	ldr	r3, [pc, #20]	; (8006060 <Parse_GLL+0x12c>)
 800604c:	605a      	str	r2, [r3, #4]
			flag++;
 800604e:	7dfb      	ldrb	r3, [r7, #23]
 8006050:	3301      	adds	r3, #1
 8006052:	75fb      	strb	r3, [r7, #23]

	}

return flag;
 8006054:	7dfb      	ldrb	r3, [r7, #23]

}
 8006056:	4618      	mov	r0, r3
 8006058:	3718      	adds	r7, #24
 800605a:	46bd      	mov	sp, r7
 800605c:	bdb0      	pop	{r4, r5, r7, pc}
 800605e:	bf00      	nop
 8006060:	20000294 	.word	0x20000294

08006064 <parse_GSA>:

uint8_t parse_GSA(char* GSA_string)
{
 8006064:	b480      	push	{r7}
 8006066:	b089      	sub	sp, #36	; 0x24
 8006068:	af00      	add	r7, sp, #0
 800606a:	6078      	str	r0, [r7, #4]
	/* Isolate Dilation of Precisions*/
	uint8_t count = 0;
 800606c:	2300      	movs	r3, #0
 800606e:	77fb      	strb	r3, [r7, #31]
	char* t = GSA_string;
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	61bb      	str	r3, [r7, #24]
	while(count < 2)
 8006074:	e008      	b.n	8006088 <parse_GSA+0x24>
	{
		if(*t++==',')count++;
 8006076:	69bb      	ldr	r3, [r7, #24]
 8006078:	1c5a      	adds	r2, r3, #1
 800607a:	61ba      	str	r2, [r7, #24]
 800607c:	781b      	ldrb	r3, [r3, #0]
 800607e:	2b2c      	cmp	r3, #44	; 0x2c
 8006080:	d102      	bne.n	8006088 <parse_GSA+0x24>
 8006082:	7ffb      	ldrb	r3, [r7, #31]
 8006084:	3301      	adds	r3, #1
 8006086:	77fb      	strb	r3, [r7, #31]
	while(count < 2)
 8006088:	7ffb      	ldrb	r3, [r7, #31]
 800608a:	2b01      	cmp	r3, #1
 800608c:	d9f3      	bls.n	8006076 <parse_GSA+0x12>
	}
	diag.fix_type = (*t++-48);
 800608e:	69bb      	ldr	r3, [r7, #24]
 8006090:	1c5a      	adds	r2, r3, #1
 8006092:	61ba      	str	r2, [r7, #24]
 8006094:	781b      	ldrb	r3, [r3, #0]
 8006096:	3b30      	subs	r3, #48	; 0x30
 8006098:	b2da      	uxtb	r2, r3
 800609a:	4b45      	ldr	r3, [pc, #276]	; (80061b0 <parse_GSA+0x14c>)
 800609c:	71da      	strb	r2, [r3, #7]

	//field 3 - 15 indicate satelites
	uint8_t numsats = 0;
 800609e:	2300      	movs	r3, #0
 80060a0:	75fb      	strb	r3, [r7, #23]
	uint8_t numfields = 0;
 80060a2:	2300      	movs	r3, #0
 80060a4:	75bb      	strb	r3, [r7, #22]
	while(numfields < 12)
 80060a6:	e015      	b.n	80060d4 <parse_GSA+0x70>
	{
		uint8_t count = 0;
 80060a8:	2300      	movs	r3, #0
 80060aa:	757b      	strb	r3, [r7, #21]
		while(*++t !=',')count++;
 80060ac:	e002      	b.n	80060b4 <parse_GSA+0x50>
 80060ae:	7d7b      	ldrb	r3, [r7, #21]
 80060b0:	3301      	adds	r3, #1
 80060b2:	757b      	strb	r3, [r7, #21]
 80060b4:	69bb      	ldr	r3, [r7, #24]
 80060b6:	3301      	adds	r3, #1
 80060b8:	61bb      	str	r3, [r7, #24]
 80060ba:	69bb      	ldr	r3, [r7, #24]
 80060bc:	781b      	ldrb	r3, [r3, #0]
 80060be:	2b2c      	cmp	r3, #44	; 0x2c
 80060c0:	d1f5      	bne.n	80060ae <parse_GSA+0x4a>
		if(count > 0)
 80060c2:	7d7b      	ldrb	r3, [r7, #21]
 80060c4:	2b00      	cmp	r3, #0
 80060c6:	d002      	beq.n	80060ce <parse_GSA+0x6a>
		{
			numsats++;
 80060c8:	7dfb      	ldrb	r3, [r7, #23]
 80060ca:	3301      	adds	r3, #1
 80060cc:	75fb      	strb	r3, [r7, #23]
		}
		numfields++;
 80060ce:	7dbb      	ldrb	r3, [r7, #22]
 80060d0:	3301      	adds	r3, #1
 80060d2:	75bb      	strb	r3, [r7, #22]
	while(numfields < 12)
 80060d4:	7dbb      	ldrb	r3, [r7, #22]
 80060d6:	2b0b      	cmp	r3, #11
 80060d8:	d9e6      	bls.n	80060a8 <parse_GSA+0x44>

	}
	diag.num_sats = numsats;
 80060da:	4a35      	ldr	r2, [pc, #212]	; (80061b0 <parse_GSA+0x14c>)
 80060dc:	7dfb      	ldrb	r3, [r7, #23]
 80060de:	7193      	strb	r3, [r2, #6]
	DOP_t dop[3] = {0};
 80060e0:	f107 0308 	add.w	r3, r7, #8
 80060e4:	2200      	movs	r2, #0
 80060e6:	601a      	str	r2, [r3, #0]
 80060e8:	809a      	strh	r2, [r3, #4]
	for (int i = 0; i < 3; ++i)
 80060ea:	2300      	movs	r3, #0
 80060ec:	613b      	str	r3, [r7, #16]
 80060ee:	e043      	b.n	8006178 <parse_GSA+0x114>
	{
		//get digit
		while(*++t != '.')
		{
			dop[i].digit = dop[i].digit*10 +(*t-48);
 80060f0:	693b      	ldr	r3, [r7, #16]
 80060f2:	005b      	lsls	r3, r3, #1
 80060f4:	f107 0220 	add.w	r2, r7, #32
 80060f8:	4413      	add	r3, r2
 80060fa:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 80060fe:	461a      	mov	r2, r3
 8006100:	0092      	lsls	r2, r2, #2
 8006102:	4413      	add	r3, r2
 8006104:	005b      	lsls	r3, r3, #1
 8006106:	b2da      	uxtb	r2, r3
 8006108:	69bb      	ldr	r3, [r7, #24]
 800610a:	781b      	ldrb	r3, [r3, #0]
 800610c:	4413      	add	r3, r2
 800610e:	b2db      	uxtb	r3, r3
 8006110:	3b30      	subs	r3, #48	; 0x30
 8006112:	b2da      	uxtb	r2, r3
 8006114:	693b      	ldr	r3, [r7, #16]
 8006116:	005b      	lsls	r3, r3, #1
 8006118:	f107 0120 	add.w	r1, r7, #32
 800611c:	440b      	add	r3, r1
 800611e:	f803 2c18 	strb.w	r2, [r3, #-24]
		while(*++t != '.')
 8006122:	69bb      	ldr	r3, [r7, #24]
 8006124:	3301      	adds	r3, #1
 8006126:	61bb      	str	r3, [r7, #24]
 8006128:	69bb      	ldr	r3, [r7, #24]
 800612a:	781b      	ldrb	r3, [r3, #0]
 800612c:	2b2e      	cmp	r3, #46	; 0x2e
 800612e:	d1df      	bne.n	80060f0 <parse_GSA+0x8c>
		}
		while(*++t != ',')
 8006130:	e018      	b.n	8006164 <parse_GSA+0x100>
		{
			dop[i].precision = dop[i].precision*10+(*t-48);
 8006132:	693b      	ldr	r3, [r7, #16]
 8006134:	005b      	lsls	r3, r3, #1
 8006136:	f107 0220 	add.w	r2, r7, #32
 800613a:	4413      	add	r3, r2
 800613c:	f813 3c17 	ldrb.w	r3, [r3, #-23]
 8006140:	461a      	mov	r2, r3
 8006142:	0092      	lsls	r2, r2, #2
 8006144:	4413      	add	r3, r2
 8006146:	005b      	lsls	r3, r3, #1
 8006148:	b2da      	uxtb	r2, r3
 800614a:	69bb      	ldr	r3, [r7, #24]
 800614c:	781b      	ldrb	r3, [r3, #0]
 800614e:	4413      	add	r3, r2
 8006150:	b2db      	uxtb	r3, r3
 8006152:	3b30      	subs	r3, #48	; 0x30
 8006154:	b2da      	uxtb	r2, r3
 8006156:	693b      	ldr	r3, [r7, #16]
 8006158:	005b      	lsls	r3, r3, #1
 800615a:	f107 0120 	add.w	r1, r7, #32
 800615e:	440b      	add	r3, r1
 8006160:	f803 2c17 	strb.w	r2, [r3, #-23]
		while(*++t != ',')
 8006164:	69bb      	ldr	r3, [r7, #24]
 8006166:	3301      	adds	r3, #1
 8006168:	61bb      	str	r3, [r7, #24]
 800616a:	69bb      	ldr	r3, [r7, #24]
 800616c:	781b      	ldrb	r3, [r3, #0]
 800616e:	2b2c      	cmp	r3, #44	; 0x2c
 8006170:	d1df      	bne.n	8006132 <parse_GSA+0xce>
	for (int i = 0; i < 3; ++i)
 8006172:	693b      	ldr	r3, [r7, #16]
 8006174:	3301      	adds	r3, #1
 8006176:	613b      	str	r3, [r7, #16]
 8006178:	693b      	ldr	r3, [r7, #16]
 800617a:	2b02      	cmp	r3, #2
 800617c:	ddd1      	ble.n	8006122 <parse_GSA+0xbe>
	}
	/*
	 * If successful, add to diagnostic struct
	 *
	 */
diag.HDOP = dop[0];
 800617e:	4b0c      	ldr	r3, [pc, #48]	; (80061b0 <parse_GSA+0x14c>)
 8006180:	3302      	adds	r3, #2
 8006182:	f107 0208 	add.w	r2, r7, #8
 8006186:	8812      	ldrh	r2, [r2, #0]
 8006188:	801a      	strh	r2, [r3, #0]
diag.PDOP = dop[1];
 800618a:	4b09      	ldr	r3, [pc, #36]	; (80061b0 <parse_GSA+0x14c>)
 800618c:	461a      	mov	r2, r3
 800618e:	f107 030a 	add.w	r3, r7, #10
 8006192:	881b      	ldrh	r3, [r3, #0]
 8006194:	8013      	strh	r3, [r2, #0]
diag.VDOP = dop[2];
 8006196:	4b06      	ldr	r3, [pc, #24]	; (80061b0 <parse_GSA+0x14c>)
 8006198:	3304      	adds	r3, #4
 800619a:	f107 020c 	add.w	r2, r7, #12
 800619e:	8812      	ldrh	r2, [r2, #0]
 80061a0:	801a      	strh	r2, [r3, #0]
	return 0;
 80061a2:	2300      	movs	r3, #0
}
 80061a4:	4618      	mov	r0, r3
 80061a6:	3724      	adds	r7, #36	; 0x24
 80061a8:	46bd      	mov	sp, r7
 80061aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061ae:	4770      	bx	lr
 80061b0:	20000280 	.word	0x20000280

080061b4 <USART_Set_Baudrate>:

HAL_StatusTypeDef USART_Set_Baudrate(UART_HandleTypeDef* huart, TIM_HandleTypeDef *htim, uint32_t baud)
{
 80061b4:	b580      	push	{r7, lr}
 80061b6:	b086      	sub	sp, #24
 80061b8:	af00      	add	r7, sp, #0
 80061ba:	60f8      	str	r0, [r7, #12]
 80061bc:	60b9      	str	r1, [r7, #8]
 80061be:	607a      	str	r2, [r7, #4]
	//disable UART peripheral and change baud rate
 	 huart->Instance->CR1 &= ~USART_CR1_UE;
 80061c0:	68fb      	ldr	r3, [r7, #12]
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	68fa      	ldr	r2, [r7, #12]
 80061c6:	6812      	ldr	r2, [r2, #0]
 80061c8:	6812      	ldr	r2, [r2, #0]
 80061ca:	f022 0201 	bic.w	r2, r2, #1
 80061ce:	601a      	str	r2, [r3, #0]
	 huart->Init.BaudRate = baud;
 80061d0:	68fb      	ldr	r3, [r7, #12]
 80061d2:	687a      	ldr	r2, [r7, #4]
 80061d4:	605a      	str	r2, [r3, #4]
	 if(HAL_UART_Init(huart) != HAL_OK)
 80061d6:	68f8      	ldr	r0, [r7, #12]
 80061d8:	f7fe fb1a 	bl	8004810 <HAL_UART_Init>
 80061dc:	4603      	mov	r3, r0
 80061de:	2b00      	cmp	r3, #0
 80061e0:	d001      	beq.n	80061e6 <USART_Set_Baudrate+0x32>
	 {
		return HAL_ERROR;
 80061e2:	2301      	movs	r3, #1
 80061e4:	e048      	b.n	8006278 <USART_Set_Baudrate+0xc4>
	 }
	 huart->Instance->CR1 |= USART_CR1_UE;
 80061e6:	68fb      	ldr	r3, [r7, #12]
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	68fa      	ldr	r2, [r7, #12]
 80061ec:	6812      	ldr	r2, [r2, #0]
 80061ee:	6812      	ldr	r2, [r2, #0]
 80061f0:	f042 0201 	orr.w	r2, r2, #1
 80061f4:	601a      	str	r2, [r3, #0]
	 //clear all errors
	 //clear framing error
	 if(__HAL_UART_GET_FLAG(huart,UART_FLAG_FE) == SET)
 80061f6:	68fb      	ldr	r3, [r7, #12]
 80061f8:	681b      	ldr	r3, [r3, #0]
 80061fa:	69db      	ldr	r3, [r3, #28]
 80061fc:	f003 0302 	and.w	r3, r3, #2
 8006200:	2b02      	cmp	r3, #2
 8006202:	d103      	bne.n	800620c <USART_Set_Baudrate+0x58>
	 {
	 	__HAL_UART_CLEAR_FEFLAG(huart);
 8006204:	68fb      	ldr	r3, [r7, #12]
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	2202      	movs	r2, #2
 800620a:	621a      	str	r2, [r3, #32]
	 }
	 //clear noise error
	 if(__HAL_UART_GET_FLAG(huart,UART_FLAG_NE) == SET)
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	69db      	ldr	r3, [r3, #28]
 8006212:	f003 0304 	and.w	r3, r3, #4
 8006216:	2b04      	cmp	r3, #4
 8006218:	d103      	bne.n	8006222 <USART_Set_Baudrate+0x6e>
	 {
	 	__HAL_UART_CLEAR_NEFLAG(huart);
 800621a:	68fb      	ldr	r3, [r7, #12]
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	2204      	movs	r2, #4
 8006220:	621a      	str	r2, [r3, #32]
	 }
	 //clear overun error
	 if(__HAL_UART_GET_FLAG(huart,UART_FLAG_ORE) == SET)
 8006222:	68fb      	ldr	r3, [r7, #12]
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	69db      	ldr	r3, [r3, #28]
 8006228:	f003 0308 	and.w	r3, r3, #8
 800622c:	2b08      	cmp	r3, #8
 800622e:	d108      	bne.n	8006242 <USART_Set_Baudrate+0x8e>
	 {
	 	uint8_t temp = huart->Instance->RDR;
 8006230:	68fb      	ldr	r3, [r7, #12]
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8006236:	b29b      	uxth	r3, r3
 8006238:	75fb      	strb	r3, [r7, #23]
	 	(void)temp;
	 	__HAL_UART_CLEAR_OREFLAG(huart);
 800623a:	68fb      	ldr	r3, [r7, #12]
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	2208      	movs	r2, #8
 8006240:	621a      	str	r2, [r3, #32]
	 }
	 //clear parity errors
	 if(__HAL_UART_GET_FLAG(huart,UART_FLAG_PE) == SET)
 8006242:	68fb      	ldr	r3, [r7, #12]
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	69db      	ldr	r3, [r3, #28]
 8006248:	f003 0301 	and.w	r3, r3, #1
 800624c:	2b01      	cmp	r3, #1
 800624e:	d103      	bne.n	8006258 <USART_Set_Baudrate+0xa4>
	 {
	 	__HAL_UART_CLEAR_PEFLAG(huart);
 8006250:	68fb      	ldr	r3, [r7, #12]
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	2201      	movs	r2, #1
 8006256:	621a      	str	r2, [r3, #32]
	 }
	 //clear hanging idle flag
	 if(__HAL_UART_GET_FLAG(huart,UART_FLAG_IDLE) == SET)
 8006258:	68fb      	ldr	r3, [r7, #12]
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	69db      	ldr	r3, [r3, #28]
 800625e:	f003 0310 	and.w	r3, r3, #16
 8006262:	2b10      	cmp	r3, #16
 8006264:	d103      	bne.n	800626e <USART_Set_Baudrate+0xba>
	 {
	  	__HAL_UART_CLEAR_IDLEFLAG(huart);
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	2210      	movs	r2, #16
 800626c:	621a      	str	r2, [r3, #32]
     }
	 //increase Timeout value to allow for longer waits
	 __HAL_TIM_SET_COMPARE(htim,TIM_CHANNEL_1,1152000);
 800626e:	68bb      	ldr	r3, [r7, #8]
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	4a03      	ldr	r2, [pc, #12]	; (8006280 <USART_Set_Baudrate+0xcc>)
 8006274:	635a      	str	r2, [r3, #52]	; 0x34
	 return HAL_OK;
 8006276:	2300      	movs	r3, #0
}
 8006278:	4618      	mov	r0, r3
 800627a:	3718      	adds	r7, #24
 800627c:	46bd      	mov	sp, r7
 800627e:	bd80      	pop	{r7, pc}
 8006280:	00119400 	.word	0x00119400

08006284 <UBX_Send_Ack>:

UBX_MSG_t UBX_Send_Ack(UART_HandleTypeDef *huart,TIM_HandleTypeDef *htim)
{
 8006284:	b5b0      	push	{r4, r5, r7, lr}
 8006286:	b092      	sub	sp, #72	; 0x48
 8006288:	af00      	add	r7, sp, #0
 800628a:	6078      	str	r0, [r7, #4]
 800628c:	6039      	str	r1, [r7, #0]
	 uint8_t ubx_ack_string[] = {0xB5 ,0x62 ,0x06 ,0x09 ,0x0D ,0x00 ,0x00 ,0x00 ,0x00 ,0x00 ,0xFF ,0xFF ,0x00 ,0x00 ,0x00 ,0x00 ,0x00 ,0x00 ,0x17 ,0x31 ,0xBF };
 800628e:	4b82      	ldr	r3, [pc, #520]	; (8006498 <UBX_Send_Ack+0x214>)
 8006290:	f107 0418 	add.w	r4, r7, #24
 8006294:	461d      	mov	r5, r3
 8006296:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8006298:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800629a:	e895 0003 	ldmia.w	r5, {r0, r1}
 800629e:	6020      	str	r0, [r4, #0]
 80062a0:	3404      	adds	r4, #4
 80062a2:	7021      	strb	r1, [r4, #0]
	 int size = (sizeof(ubx_ack_string)/sizeof(*ubx_ack_string));
 80062a4:	2315      	movs	r3, #21
 80062a6:	63bb      	str	r3, [r7, #56]	; 0x38
	 for (int i = 0; i < size ; ++i)
 80062a8:	2300      	movs	r3, #0
 80062aa:	647b      	str	r3, [r7, #68]	; 0x44
 80062ac:	e00c      	b.n	80062c8 <UBX_Send_Ack+0x44>
	 {
	  	DMA_TX_Buffer[i] = ubx_ack_string[i];
 80062ae:	f107 0218 	add.w	r2, r7, #24
 80062b2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80062b4:	4413      	add	r3, r2
 80062b6:	7819      	ldrb	r1, [r3, #0]
 80062b8:	4a78      	ldr	r2, [pc, #480]	; (800649c <UBX_Send_Ack+0x218>)
 80062ba:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80062bc:	4413      	add	r3, r2
 80062be:	460a      	mov	r2, r1
 80062c0:	701a      	strb	r2, [r3, #0]
	 for (int i = 0; i < size ; ++i)
 80062c2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80062c4:	3301      	adds	r3, #1
 80062c6:	647b      	str	r3, [r7, #68]	; 0x44
 80062c8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80062ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80062cc:	429a      	cmp	r2, r3
 80062ce:	dbee      	blt.n	80062ae <UBX_Send_Ack+0x2a>
	 }
	 TX_Cplt = 0;
 80062d0:	4b73      	ldr	r3, [pc, #460]	; (80064a0 <UBX_Send_Ack+0x21c>)
 80062d2:	2200      	movs	r2, #0
 80062d4:	701a      	strb	r2, [r3, #0]
	 if(__HAL_UART_GET_FLAG(huart,UART_FLAG_TC))
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	69db      	ldr	r3, [r3, #28]
 80062dc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80062e0:	2b40      	cmp	r3, #64	; 0x40
 80062e2:	d103      	bne.n	80062ec <UBX_Send_Ack+0x68>
	 {
		 __HAL_UART_CLEAR_FLAG(huart,UART_FLAG_TC);
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	2240      	movs	r2, #64	; 0x40
 80062ea:	621a      	str	r2, [r3, #32]
	 }
	 __HAL_UART_ENABLE_IT(huart,UART_IT_TC);
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	687a      	ldr	r2, [r7, #4]
 80062f2:	6812      	ldr	r2, [r2, #0]
 80062f4:	6812      	ldr	r2, [r2, #0]
 80062f6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80062fa:	601a      	str	r2, [r3, #0]
	 if( HAL_UART_Transmit_DMA(huart,DMA_TX_Buffer, size) == HAL_OK)
 80062fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80062fe:	b29b      	uxth	r3, r3
 8006300:	461a      	mov	r2, r3
 8006302:	4966      	ldr	r1, [pc, #408]	; (800649c <UBX_Send_Ack+0x218>)
 8006304:	6878      	ldr	r0, [r7, #4]
 8006306:	f7fe fad1 	bl	80048ac <HAL_UART_Transmit_DMA>
 800630a:	4603      	mov	r3, r0
 800630c:	2b00      	cmp	r3, #0
 800630e:	d145      	bne.n	800639c <UBX_Send_Ack+0x118>
	 {
	  //begin DMA Reception
	 while(TX_Cplt != SET);
 8006310:	bf00      	nop
 8006312:	4b63      	ldr	r3, [pc, #396]	; (80064a0 <UBX_Send_Ack+0x21c>)
 8006314:	781b      	ldrb	r3, [r3, #0]
 8006316:	2b01      	cmp	r3, #1
 8006318:	d1fb      	bne.n	8006312 <UBX_Send_Ack+0x8e>
	 TX_Cplt = 0; //clear flag
 800631a:	4b61      	ldr	r3, [pc, #388]	; (80064a0 <UBX_Send_Ack+0x21c>)
 800631c:	2200      	movs	r2, #0
 800631e:	701a      	strb	r2, [r3, #0]
	 __HAL_UART_ENABLE_IT(huart,UART_IT_IDLE);
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	687a      	ldr	r2, [r7, #4]
 8006326:	6812      	ldr	r2, [r2, #0]
 8006328:	6812      	ldr	r2, [r2, #0]
 800632a:	f042 0210 	orr.w	r2, r2, #16
 800632e:	601a      	str	r2, [r3, #0]
	 __HAL_DMA_ENABLE_IT(huart->hdmarx, DMA_IT_TC);
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	687a      	ldr	r2, [r7, #4]
 8006338:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 800633a:	6812      	ldr	r2, [r2, #0]
 800633c:	6812      	ldr	r2, [r2, #0]
 800633e:	f042 0202 	orr.w	r2, r2, #2
 8006342:	601a      	str	r2, [r3, #0]
	 if(__HAL_TIM_GET_FLAG(htim,TIM_FLAG_CC1) == SET)
 8006344:	683b      	ldr	r3, [r7, #0]
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	691b      	ldr	r3, [r3, #16]
 800634a:	f003 0302 	and.w	r3, r3, #2
 800634e:	2b02      	cmp	r3, #2
 8006350:	d104      	bne.n	800635c <UBX_Send_Ack+0xd8>
	 {
		 __HAL_TIM_CLEAR_FLAG(htim,TIM_FLAG_CC1);
 8006352:	683b      	ldr	r3, [r7, #0]
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	f06f 0202 	mvn.w	r2, #2
 800635a:	611a      	str	r2, [r3, #16]
	 }
	 M2M_Txfer_Cplt = 0;
 800635c:	4b51      	ldr	r3, [pc, #324]	; (80064a4 <UBX_Send_Ack+0x220>)
 800635e:	2200      	movs	r2, #0
 8006360:	701a      	strb	r2, [r3, #0]
	 HAL_UART_Receive_DMA(huart,DMA_RX_Buffer, DMA_RX_BUFFER_SIZE);
 8006362:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006366:	4950      	ldr	r1, [pc, #320]	; (80064a8 <UBX_Send_Ack+0x224>)
 8006368:	6878      	ldr	r0, [r7, #4]
 800636a:	f7fe fb1b 	bl	80049a4 <HAL_UART_Receive_DMA>
	 __HAL_TIM_ENABLE_IT(htim,TIM_IT_CC1);
 800636e:	683b      	ldr	r3, [r7, #0]
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	683a      	ldr	r2, [r7, #0]
 8006374:	6812      	ldr	r2, [r2, #0]
 8006376:	68d2      	ldr	r2, [r2, #12]
 8006378:	f042 0202 	orr.w	r2, r2, #2
 800637c:	60da      	str	r2, [r3, #12]
	 HAL_TIM_OC_Start_IT(htim, TIM_CHANNEL_1);
 800637e:	2100      	movs	r1, #0
 8006380:	6838      	ldr	r0, [r7, #0]
 8006382:	f7fc ffb5 	bl	80032f0 <HAL_TIM_OC_Start_IT>
	 HAL_TIM_Base_Start_IT(htim);
 8006386:	6838      	ldr	r0, [r7, #0]
 8006388:	f7fc ff28 	bl	80031dc <HAL_TIM_Base_Start_IT>
	 }
	  while(M2M_Txfer_Cplt != SET)
 800638c:	e006      	b.n	800639c <UBX_Send_Ack+0x118>
	  {
		  //TODO: SET DEVICE TO LOW POWER MODE WHILE DMA TRASNFER OCCURS
		  if(M2M_Txfer_Cplt == HAL_TIMEOUT)
 800638e:	4b45      	ldr	r3, [pc, #276]	; (80064a4 <UBX_Send_Ack+0x220>)
 8006390:	781b      	ldrb	r3, [r3, #0]
 8006392:	2b03      	cmp	r3, #3
 8006394:	d102      	bne.n	800639c <UBX_Send_Ack+0x118>
		  {
			  return UBX_TIMEOUT_Rx;
 8006396:	f06f 0302 	mvn.w	r3, #2
 800639a:	e079      	b.n	8006490 <UBX_Send_Ack+0x20c>
	  while(M2M_Txfer_Cplt != SET)
 800639c:	4b41      	ldr	r3, [pc, #260]	; (80064a4 <UBX_Send_Ack+0x220>)
 800639e:	781b      	ldrb	r3, [r3, #0]
 80063a0:	2b01      	cmp	r3, #1
 80063a2:	d1f4      	bne.n	800638e <UBX_Send_Ack+0x10a>
		  }
	  }
	  M2M_Txfer_Cplt = RESET;
 80063a4:	4b3f      	ldr	r3, [pc, #252]	; (80064a4 <UBX_Send_Ack+0x220>)
 80063a6:	2200      	movs	r2, #0
 80063a8:	701a      	strb	r2, [r3, #0]
	  char val = (char) 0xB5;
 80063aa:	23b5      	movs	r3, #181	; 0xb5
 80063ac:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	  int index = (int)(strchr((char*)GNSS_Buffer,val))-(int)GNSS_Buffer;
 80063b0:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80063b4:	4619      	mov	r1, r3
 80063b6:	483d      	ldr	r0, [pc, #244]	; (80064ac <UBX_Send_Ack+0x228>)
 80063b8:	f001 fb26 	bl	8007a08 <strchr>
 80063bc:	4603      	mov	r3, r0
 80063be:	461a      	mov	r2, r3
 80063c0:	4b3a      	ldr	r3, [pc, #232]	; (80064ac <UBX_Send_Ack+0x228>)
 80063c2:	1ad3      	subs	r3, r2, r3
 80063c4:	633b      	str	r3, [r7, #48]	; 0x30
	  UBX_MSG_t GPS_Acknowledgement_State;
	  if((index < 0) || (index >GNSS_BUFFER_SIZE))
 80063c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80063c8:	2b00      	cmp	r3, #0
 80063ca:	db5f      	blt.n	800648c <UBX_Send_Ack+0x208>
 80063cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80063ce:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80063d2:	dc5b      	bgt.n	800648c <UBX_Send_Ack+0x208>
	  {

	  }else{
	  uint8_t msg[10] = {0};
 80063d4:	f107 030c 	add.w	r3, r7, #12
 80063d8:	2200      	movs	r2, #0
 80063da:	601a      	str	r2, [r3, #0]
 80063dc:	605a      	str	r2, [r3, #4]
 80063de:	811a      	strh	r2, [r3, #8]
	  memcpy(msg,&GNSS_Buffer[index],10);
 80063e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80063e2:	4a32      	ldr	r2, [pc, #200]	; (80064ac <UBX_Send_Ack+0x228>)
 80063e4:	441a      	add	r2, r3
 80063e6:	f107 030c 	add.w	r3, r7, #12
 80063ea:	6810      	ldr	r0, [r2, #0]
 80063ec:	6851      	ldr	r1, [r2, #4]
 80063ee:	c303      	stmia	r3!, {r0, r1}
 80063f0:	8912      	ldrh	r2, [r2, #8]
 80063f2:	801a      	strh	r2, [r3, #0]

	  uint16_t header = ((uint16_t)msg[0]<<8) | ((uint16_t)msg[1]);
 80063f4:	7b3b      	ldrb	r3, [r7, #12]
 80063f6:	021b      	lsls	r3, r3, #8
 80063f8:	b21a      	sxth	r2, r3
 80063fa:	7b7b      	ldrb	r3, [r7, #13]
 80063fc:	b21b      	sxth	r3, r3
 80063fe:	4313      	orrs	r3, r2
 8006400:	b21b      	sxth	r3, r3
 8006402:	85fb      	strh	r3, [r7, #46]	; 0x2e
	  if(header == 0xb562)
 8006404:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8006406:	f24b 5262 	movw	r2, #46434	; 0xb562
 800640a:	4293      	cmp	r3, r2
 800640c:	d13e      	bne.n	800648c <UBX_Send_Ack+0x208>
	  {
	 	 uint8_t ck_A =0, ck_B =0;
 800640e:	2300      	movs	r3, #0
 8006410:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 8006414:	2300      	movs	r3, #0
 8006416:	f887 3041 	strb.w	r3, [r7, #65]	; 0x41
	 	 for (int i = 2; i < 8; ++i)
 800641a:	2302      	movs	r3, #2
 800641c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800641e:	e013      	b.n	8006448 <UBX_Send_Ack+0x1c4>
	 	 {
	 	 	ck_A += (uint8_t)msg[i];
 8006420:	f107 020c 	add.w	r2, r7, #12
 8006424:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006426:	4413      	add	r3, r2
 8006428:	781a      	ldrb	r2, [r3, #0]
 800642a:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
 800642e:	4413      	add	r3, r2
 8006430:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
	 	 	ck_B += ck_A;
 8006434:	f897 2041 	ldrb.w	r2, [r7, #65]	; 0x41
 8006438:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
 800643c:	4413      	add	r3, r2
 800643e:	f887 3041 	strb.w	r3, [r7, #65]	; 0x41
	 	 for (int i = 2; i < 8; ++i)
 8006442:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006444:	3301      	adds	r3, #1
 8006446:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006448:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800644a:	2b07      	cmp	r3, #7
 800644c:	dde8      	ble.n	8006420 <UBX_Send_Ack+0x19c>
	 	 }
	 	 if((ck_A == msg[8])&& (ck_B == msg[9]))
 800644e:	7d3b      	ldrb	r3, [r7, #20]
 8006450:	f897 2042 	ldrb.w	r2, [r7, #66]	; 0x42
 8006454:	429a      	cmp	r2, r3
 8006456:	d116      	bne.n	8006486 <UBX_Send_Ack+0x202>
 8006458:	7d7b      	ldrb	r3, [r7, #21]
 800645a:	f897 2041 	ldrb.w	r2, [r7, #65]	; 0x41
 800645e:	429a      	cmp	r2, r3
 8006460:	d111      	bne.n	8006486 <UBX_Send_Ack+0x202>
	 	 {
	 	 	//acknowledgement
	 	 	if(msg[2] == 0x05)
 8006462:	7bbb      	ldrb	r3, [r7, #14]
 8006464:	2b05      	cmp	r3, #5
 8006466:	d111      	bne.n	800648c <UBX_Send_Ack+0x208>
	 	 	{
	 		 	switch (msg[3])
 8006468:	7bfb      	ldrb	r3, [r7, #15]
 800646a:	2b00      	cmp	r3, #0
 800646c:	d002      	beq.n	8006474 <UBX_Send_Ack+0x1f0>
 800646e:	2b01      	cmp	r3, #1
 8006470:	d004      	beq.n	800647c <UBX_Send_Ack+0x1f8>
	 	 	if(msg[2] == 0x05)
 8006472:	e00b      	b.n	800648c <UBX_Send_Ack+0x208>
	 		 	{
	 		 		case 0:
	 		 			GPS_Acknowledgement_State = UBX_ACK_NACK;
 8006474:	2300      	movs	r3, #0
 8006476:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
	 		 			break;
 800647a:	e003      	b.n	8006484 <UBX_Send_Ack+0x200>
	 		 		case 1:
	 		 			GPS_Acknowledgement_State = UBX_ACK_ACK;
 800647c:	2301      	movs	r3, #1
 800647e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
	 		 			break;
 8006482:	bf00      	nop
	 	 	if(msg[2] == 0x05)
 8006484:	e002      	b.n	800648c <UBX_Send_Ack+0x208>
	 		 		}
	 		 	}
	 		 }
	 		 else
	 		 {
	 		 	GPS_Acknowledgement_State = UBX_ERROR;
 8006486:	23ff      	movs	r3, #255	; 0xff
 8006488:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
	 		 }
	 	 }
	  }
	  return GPS_Acknowledgement_State;
 800648c:	f997 3043 	ldrsb.w	r3, [r7, #67]	; 0x43
}
 8006490:	4618      	mov	r0, r3
 8006492:	3748      	adds	r7, #72	; 0x48
 8006494:	46bd      	mov	sp, r7
 8006496:	bdb0      	pop	{r4, r5, r7, pc}
 8006498:	0800a6bc 	.word	0x0800a6bc
 800649c:	200012a4 	.word	0x200012a4
 80064a0:	200012a0 	.word	0x200012a0
 80064a4:	2000029c 	.word	0x2000029c
 80064a8:	200002a0 	.word	0x200002a0
 80064ac:	20000aa0 	.word	0x20000aa0

080064b0 <UBX_Configure_Baudrate>:

UBX_MSG_t UBX_Configure_Baudrate(UART_HandleTypeDef *huart, TIM_HandleTypeDef *htim)
{
 80064b0:	b5b0      	push	{r4, r5, r7, lr}
 80064b2:	b08a      	sub	sp, #40	; 0x28
 80064b4:	af00      	add	r7, sp, #0
 80064b6:	6078      	str	r0, [r7, #4]
 80064b8:	6039      	str	r1, [r7, #0]

	//GPS is configured for 9600, change baud to 115200
	uint8_t ubx_baude_rate_config[] = {0xB5,0x62,0x06,0x00,0x14,0x00,0x01,0x00,0x00,0x00,0xD0,0x08,0x00,0x00,0x00,0xC2,0x01,0x00,0x07,0x00,0x03,0x00,0x00,0x00,0x00,0x00,0xC0,0x7E};
 80064ba:	4b1f      	ldr	r3, [pc, #124]	; (8006538 <UBX_Configure_Baudrate+0x88>)
 80064bc:	f107 0408 	add.w	r4, r7, #8
 80064c0:	461d      	mov	r5, r3
 80064c2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80064c4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80064c6:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80064ca:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	uint32_t size =  sizeof(ubx_baude_rate_config)/sizeof(ubx_baude_rate_config[0]);
 80064ce:	231c      	movs	r3, #28
 80064d0:	627b      	str	r3, [r7, #36]	; 0x24
	memcpy(DMA_TX_Buffer,ubx_baude_rate_config,size);
 80064d2:	f107 0308 	add.w	r3, r7, #8
 80064d6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80064d8:	4619      	mov	r1, r3
 80064da:	4818      	ldr	r0, [pc, #96]	; (800653c <UBX_Configure_Baudrate+0x8c>)
 80064dc:	f000 ff68 	bl	80073b0 <memcpy>
	if(HAL_UART_Transmit_DMA(huart,DMA_TX_Buffer,size) == HAL_OK)
 80064e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064e2:	b29b      	uxth	r3, r3
 80064e4:	461a      	mov	r2, r3
 80064e6:	4915      	ldr	r1, [pc, #84]	; (800653c <UBX_Configure_Baudrate+0x8c>)
 80064e8:	6878      	ldr	r0, [r7, #4]
 80064ea:	f7fe f9df 	bl	80048ac <HAL_UART_Transmit_DMA>
 80064ee:	4603      	mov	r3, r0
 80064f0:	2b00      	cmp	r3, #0
 80064f2:	d11b      	bne.n	800652c <UBX_Configure_Baudrate+0x7c>
	{
		 while(TX_Cplt != SET);
 80064f4:	bf00      	nop
 80064f6:	4b12      	ldr	r3, [pc, #72]	; (8006540 <UBX_Configure_Baudrate+0x90>)
 80064f8:	781b      	ldrb	r3, [r3, #0]
 80064fa:	2b01      	cmp	r3, #1
 80064fc:	d1fb      	bne.n	80064f6 <UBX_Configure_Baudrate+0x46>
		 Clear_Buffer(DMA_TX_Buffer,DMA_TX_BUFFER_SIZE);
 80064fe:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8006502:	480e      	ldr	r0, [pc, #56]	; (800653c <UBX_Configure_Baudrate+0x8c>)
 8006504:	f7ff fb92 	bl	8005c2c <Clear_Buffer>
		 if(USART_Set_Baudrate(huart,htim,115200) != HAL_OK)
 8006508:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800650c:	6839      	ldr	r1, [r7, #0]
 800650e:	6878      	ldr	r0, [r7, #4]
 8006510:	f7ff fe50 	bl	80061b4 <USART_Set_Baudrate>
 8006514:	4603      	mov	r3, r0
 8006516:	2b00      	cmp	r3, #0
 8006518:	d002      	beq.n	8006520 <UBX_Configure_Baudrate+0x70>
		 {
			 return UBX_ERROR;
 800651a:	f04f 33ff 	mov.w	r3, #4294967295
 800651e:	e007      	b.n	8006530 <UBX_Configure_Baudrate+0x80>
		 }
		 return UBX_Send_Ack(huart,htim);
 8006520:	6839      	ldr	r1, [r7, #0]
 8006522:	6878      	ldr	r0, [r7, #4]
 8006524:	f7ff feae 	bl	8006284 <UBX_Send_Ack>
 8006528:	4603      	mov	r3, r0
 800652a:	e001      	b.n	8006530 <UBX_Configure_Baudrate+0x80>
	}
	return UBX_TIMEOUT_Tx;
 800652c:	f06f 0301 	mvn.w	r3, #1
}
 8006530:	4618      	mov	r0, r3
 8006532:	3728      	adds	r7, #40	; 0x28
 8006534:	46bd      	mov	sp, r7
 8006536:	bdb0      	pop	{r4, r5, r7, pc}
 8006538:	0800a6d4 	.word	0x0800a6d4
 800653c:	200012a4 	.word	0x200012a4
 8006540:	200012a0 	.word	0x200012a0

08006544 <UBX_Configure_Messages>:

UBX_MSG_t UBX_Configure_Messages(UART_HandleTypeDef *huart)
{
 8006544:	b5b0      	push	{r4, r5, r7, lr}
 8006546:	b0a8      	sub	sp, #160	; 0xa0
 8006548:	af00      	add	r7, sp, #0
 800654a:	6078      	str	r0, [r7, #4]
	//clear all active/useless messages
	uint8_t NMEA_Clear_buffer[] = {0xB5, 0x62, 0x06, 0x01, 0x03, 0x00, 0xF0, 0x0A, 0x00, 0x04, 0x23, 0xB5, 0x62, 0x06, 0x01, 0x03, 0x00, 0xF0, 0x09, 0x00, 0x03, 0x21, 0xB5, 0x62, 0x06, 0x01, 0x03, 0x00, 0xF0, 0x00, 0x00, 0xFA, 0x0F, 0xB5, 0x62, 0x06, 0x01, 0x03, 0x00, 0xF0, 0x0D, 0x00, 0x07, 0x29, 0xB5, 0x62, 0x06, 0x01, 0x03, 0x00, 0xF0, 0x06, 0x00, 0x00, 0x1B, 0xB5, 0x62, 0x06, 0x01, 0x03, 0x00, 0xF0, 0x07, 0x00, 0x01, 0x1D, 0xB5, 0x62, 0x06, 0x01, 0x03, 0x00, 0xF0, 0x03, 0x00, 0xFD, 0x15, 0xB5, 0x62, 0x06, 0x01, 0x03, 0x00, 0xF0, 0x04, 0x00, 0xFE, 0x17, 0xB5, 0x62, 0x06, 0x01, 0x03, 0x00, 0xF0, 0x0F, 0x00, 0x09, 0x2D, 0xB5, 0x62, 0x06, 0x01, 0x03, 0x00, 0xF0, 0x05, 0x00, 0xFF, 0x19} ;
 800654c:	4a38      	ldr	r2, [pc, #224]	; (8006630 <UBX_Configure_Messages+0xec>)
 800654e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8006552:	4611      	mov	r1, r2
 8006554:	226e      	movs	r2, #110	; 0x6e
 8006556:	4618      	mov	r0, r3
 8006558:	f000 ff2a 	bl	80073b0 <memcpy>
	uint32_t size = sizeof(NMEA_Clear_buffer)/sizeof(NMEA_Clear_buffer[0]);
 800655c:	236e      	movs	r3, #110	; 0x6e
 800655e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
	 if(__HAL_UART_GET_FLAG(huart,UART_FLAG_TC))
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	69db      	ldr	r3, [r3, #28]
 8006568:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800656c:	2b40      	cmp	r3, #64	; 0x40
 800656e:	d103      	bne.n	8006578 <UBX_Configure_Messages+0x34>
	 {
		__HAL_UART_CLEAR_FLAG(huart,UART_FLAG_TC);
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	681b      	ldr	r3, [r3, #0]
 8006574:	2240      	movs	r2, #64	; 0x40
 8006576:	621a      	str	r2, [r3, #32]
	 }
	__HAL_UART_ENABLE_IT(huart,UART_IT_TC);
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	687a      	ldr	r2, [r7, #4]
 800657e:	6812      	ldr	r2, [r2, #0]
 8006580:	6812      	ldr	r2, [r2, #0]
 8006582:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006586:	601a      	str	r2, [r3, #0]
	if(HAL_UART_Transmit_DMA(huart,NMEA_Clear_buffer,size) != HAL_OK)
 8006588:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800658c:	b29a      	uxth	r2, r3
 800658e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8006592:	4619      	mov	r1, r3
 8006594:	6878      	ldr	r0, [r7, #4]
 8006596:	f7fe f989 	bl	80048ac <HAL_UART_Transmit_DMA>
 800659a:	4603      	mov	r3, r0
 800659c:	2b00      	cmp	r3, #0
 800659e:	d002      	beq.n	80065a6 <UBX_Configure_Messages+0x62>
	{
		return UBX_ERROR;
 80065a0:	f04f 33ff 	mov.w	r3, #4294967295
 80065a4:	e03f      	b.n	8006626 <UBX_Configure_Messages+0xe2>
	}
	while(TX_Cplt != SET);
 80065a6:	bf00      	nop
 80065a8:	4b22      	ldr	r3, [pc, #136]	; (8006634 <UBX_Configure_Messages+0xf0>)
 80065aa:	781b      	ldrb	r3, [r3, #0]
 80065ac:	2b01      	cmp	r3, #1
 80065ae:	d1fb      	bne.n	80065a8 <UBX_Configure_Messages+0x64>
	TX_Cplt = 0;
 80065b0:	4b20      	ldr	r3, [pc, #128]	; (8006634 <UBX_Configure_Messages+0xf0>)
 80065b2:	2200      	movs	r2, #0
 80065b4:	701a      	strb	r2, [r3, #0]
	(void)NMEA_Clear_buffer;
	//enable messages GLL ZDA GSA
	uint8_t NMEA_msgs[] = {0xB5,0x62,0x06,0x01,0x03,0x00,0xF0,0x01,0x01,0xFC,0x12,0xB5,0x62,0x06,0x01,0x03,0x00,0xF0,0x02,0x01,0xFD,0x14,0xB5,0x62,0x06,0x01,0x03,0x00,0xF0,0x08,0x01,0x03,0x20};
 80065b6:	4b20      	ldr	r3, [pc, #128]	; (8006638 <UBX_Configure_Messages+0xf4>)
 80065b8:	f107 0408 	add.w	r4, r7, #8
 80065bc:	461d      	mov	r5, r3
 80065be:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80065c0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80065c2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80065c4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80065c6:	682b      	ldr	r3, [r5, #0]
 80065c8:	7023      	strb	r3, [r4, #0]
	size = sizeof(NMEA_msgs)/sizeof(NMEA_msgs[0]);
 80065ca:	2321      	movs	r3, #33	; 0x21
 80065cc:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
	 if(__HAL_UART_GET_FLAG(huart,UART_FLAG_TC))
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	69db      	ldr	r3, [r3, #28]
 80065d6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80065da:	2b40      	cmp	r3, #64	; 0x40
 80065dc:	d103      	bne.n	80065e6 <UBX_Configure_Messages+0xa2>
	 {
		 __HAL_UART_CLEAR_FLAG(huart,UART_FLAG_TC);
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	2240      	movs	r2, #64	; 0x40
 80065e4:	621a      	str	r2, [r3, #32]
	 }
	 __HAL_UART_ENABLE_IT(huart,UART_IT_TC);
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	681b      	ldr	r3, [r3, #0]
 80065ea:	687a      	ldr	r2, [r7, #4]
 80065ec:	6812      	ldr	r2, [r2, #0]
 80065ee:	6812      	ldr	r2, [r2, #0]
 80065f0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80065f4:	601a      	str	r2, [r3, #0]
	if(HAL_UART_Transmit_DMA(huart,NMEA_msgs,size) == HAL_OK)
 80065f6:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80065fa:	b29a      	uxth	r2, r3
 80065fc:	f107 0308 	add.w	r3, r7, #8
 8006600:	4619      	mov	r1, r3
 8006602:	6878      	ldr	r0, [r7, #4]
 8006604:	f7fe f952 	bl	80048ac <HAL_UART_Transmit_DMA>
 8006608:	4603      	mov	r3, r0
 800660a:	2b00      	cmp	r3, #0
 800660c:	d109      	bne.n	8006622 <UBX_Configure_Messages+0xde>
	{
		while(TX_Cplt != SET);
 800660e:	bf00      	nop
 8006610:	4b08      	ldr	r3, [pc, #32]	; (8006634 <UBX_Configure_Messages+0xf0>)
 8006612:	781b      	ldrb	r3, [r3, #0]
 8006614:	2b01      	cmp	r3, #1
 8006616:	d1fb      	bne.n	8006610 <UBX_Configure_Messages+0xcc>
		TX_Cplt = 0;
 8006618:	4b06      	ldr	r3, [pc, #24]	; (8006634 <UBX_Configure_Messages+0xf0>)
 800661a:	2200      	movs	r2, #0
 800661c:	701a      	strb	r2, [r3, #0]
		return UBX_OK;
 800661e:	2302      	movs	r3, #2
 8006620:	e001      	b.n	8006626 <UBX_Configure_Messages+0xe2>
	}

	return UBX_ERROR;
 8006622:	f04f 33ff 	mov.w	r3, #4294967295

}
 8006626:	4618      	mov	r0, r3
 8006628:	37a0      	adds	r7, #160	; 0xa0
 800662a:	46bd      	mov	sp, r7
 800662c:	bdb0      	pop	{r4, r5, r7, pc}
 800662e:	bf00      	nop
 8006630:	0800a6f0 	.word	0x0800a6f0
 8006634:	200012a0 	.word	0x200012a0
 8006638:	0800a760 	.word	0x0800a760

0800663c <init_GPS>:

GPS_Init_msg_t init_GPS(UART_HandleTypeDef *huart,TIM_HandleTypeDef *htim, DMA_HandleTypeDef *hdma)
{
 800663c:	b580      	push	{r7, lr}
 800663e:	b086      	sub	sp, #24
 8006640:	af00      	add	r7, sp, #0
 8006642:	60f8      	str	r0, [r7, #12]
 8006644:	60b9      	str	r1, [r7, #8]
 8006646:	607a      	str	r2, [r7, #4]
	//init perihperal functions
	if(MX_GPIO_Init() != HAL_OK) return GPS_Init_Periph_Config_Error;
 8006648:	f7ff fa88 	bl	8005b5c <MX_GPIO_Init>
 800664c:	4603      	mov	r3, r0
 800664e:	2b00      	cmp	r3, #0
 8006650:	d001      	beq.n	8006656 <init_GPS+0x1a>
 8006652:	2306      	movs	r3, #6
 8006654:	e056      	b.n	8006704 <init_GPS+0xc8>
	if(MX_DMA_Init() != HAL_OK)  return GPS_Init_Periph_Config_Error;
 8006656:	f7ff fa0f 	bl	8005a78 <MX_DMA_Init>
 800665a:	4603      	mov	r3, r0
 800665c:	2b00      	cmp	r3, #0
 800665e:	d001      	beq.n	8006664 <init_GPS+0x28>
 8006660:	2306      	movs	r3, #6
 8006662:	e04f      	b.n	8006704 <init_GPS+0xc8>
	if(MX_UART4_Init() != HAL_OK) return GPS_Init_Periph_Config_Error;
 8006664:	f7ff f9d8 	bl	8005a18 <MX_UART4_Init>
 8006668:	4603      	mov	r3, r0
 800666a:	2b00      	cmp	r3, #0
 800666c:	d001      	beq.n	8006672 <init_GPS+0x36>
 800666e:	2306      	movs	r3, #6
 8006670:	e048      	b.n	8006704 <init_GPS+0xc8>
	if(MX_TIM2_Init() != HAL_OK) return GPS_Init_Periph_Config_Error;
 8006672:	f7ff f91d 	bl	80058b0 <MX_TIM2_Init>
 8006676:	4603      	mov	r3, r0
 8006678:	2b00      	cmp	r3, #0
 800667a:	d001      	beq.n	8006680 <init_GPS+0x44>
 800667c:	2306      	movs	r3, #6
 800667e:	e041      	b.n	8006704 <init_GPS+0xc8>
	//send acknowledgement
	UBX_MSG_t GPS_Acknowledgement_State = UBX_Send_Ack(huart,htim);
 8006680:	68b9      	ldr	r1, [r7, #8]
 8006682:	68f8      	ldr	r0, [r7, #12]
 8006684:	f7ff fdfe 	bl	8006284 <UBX_Send_Ack>
 8006688:	4603      	mov	r3, r0
 800668a:	75fb      	strb	r3, [r7, #23]
	if(GPS_Acknowledgement_State == UBX_ACK_ACK)
 800668c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8006690:	2b01      	cmp	r3, #1
 8006692:	d112      	bne.n	80066ba <init_GPS+0x7e>
	{
		Clear_Buffer(DMA_TX_Buffer,DMA_TX_BUFFER_SIZE);
 8006694:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8006698:	481c      	ldr	r0, [pc, #112]	; (800670c <init_GPS+0xd0>)
 800669a:	f7ff fac7 	bl	8005c2c <Clear_Buffer>
		Clear_Buffer(GNSS_Buffer,GNSS_BUFFER_SIZE);
 800669e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80066a2:	481b      	ldr	r0, [pc, #108]	; (8006710 <init_GPS+0xd4>)
 80066a4:	f7ff fac2 	bl	8005c2c <Clear_Buffer>
		if( UBX_Configure_Baudrate(huart, htim) != UBX_ACK_ACK)
 80066a8:	68b9      	ldr	r1, [r7, #8]
 80066aa:	68f8      	ldr	r0, [r7, #12]
 80066ac:	f7ff ff00 	bl	80064b0 <UBX_Configure_Baudrate>
 80066b0:	4603      	mov	r3, r0
 80066b2:	2b01      	cmp	r3, #1
 80066b4:	d01d      	beq.n	80066f2 <init_GPS+0xb6>
		{
			return GPS_Init_Baud_Config_Error;
 80066b6:	2303      	movs	r3, #3
 80066b8:	e024      	b.n	8006704 <init_GPS+0xc8>
		}

	}else if(GPS_Acknowledgement_State == UBX_TIMEOUT_Rx)
 80066ba:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80066be:	f113 0f03 	cmn.w	r3, #3
 80066c2:	d10f      	bne.n	80066e4 <init_GPS+0xa8>
		/*
		 * If Not recieving Ack-Ack on 115200, it could be possible that the device is
		 * already configured. change baud rate and try again
		 */
		//configure baud rate to 115200 and try again
		if(USART_Set_Baudrate(huart,htim,115200) == HAL_OK)
 80066c4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80066c8:	68b9      	ldr	r1, [r7, #8]
 80066ca:	68f8      	ldr	r0, [r7, #12]
 80066cc:	f7ff fd72 	bl	80061b4 <USART_Set_Baudrate>
 80066d0:	4603      	mov	r3, r0
 80066d2:	2b00      	cmp	r3, #0
 80066d4:	d10d      	bne.n	80066f2 <init_GPS+0xb6>
		{
			GPS_Acknowledgement_State = UBX_Send_Ack(huart,htim);
 80066d6:	68b9      	ldr	r1, [r7, #8]
 80066d8:	68f8      	ldr	r0, [r7, #12]
 80066da:	f7ff fdd3 	bl	8006284 <UBX_Send_Ack>
 80066de:	4603      	mov	r3, r0
 80066e0:	75fb      	strb	r3, [r7, #23]
 80066e2:	e006      	b.n	80066f2 <init_GPS+0xb6>
		}


	}else if(GPS_Acknowledgement_State == UBX_TIMEOUT_Tx)
 80066e4:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80066e8:	f113 0f02 	cmn.w	r3, #2
 80066ec:	d101      	bne.n	80066f2 <init_GPS+0xb6>
	{
		return GPS_Init_Ack_Tx_Error;
 80066ee:	2305      	movs	r3, #5
 80066f0:	e008      	b.n	8006704 <init_GPS+0xc8>
	}
	//configure message buffer
	if( UBX_Configure_Messages(huart) != UBX_OK )
 80066f2:	68f8      	ldr	r0, [r7, #12]
 80066f4:	f7ff ff26 	bl	8006544 <UBX_Configure_Messages>
 80066f8:	4603      	mov	r3, r0
 80066fa:	2b02      	cmp	r3, #2
 80066fc:	d001      	beq.n	8006702 <init_GPS+0xc6>
	{
		return GPS_Init_MSG_Config_Error;
 80066fe:	2304      	movs	r3, #4
 8006700:	e000      	b.n	8006704 <init_GPS+0xc8>
	}
	return GPS_Init_OK;
 8006702:	2301      	movs	r3, #1
}
 8006704:	4618      	mov	r0, r3
 8006706:	3718      	adds	r7, #24
 8006708:	46bd      	mov	sp, r7
 800670a:	bd80      	pop	{r7, pc}
 800670c:	200012a4 	.word	0x200012a4
 8006710:	20000aa0 	.word	0x20000aa0

08006714 <USART_TIM_RTO_Handler>:

void USART_TIM_RTO_Handler(TIM_HandleTypeDef *htim)
{
 8006714:	b580      	push	{r7, lr}
 8006716:	b082      	sub	sp, #8
 8006718:	af00      	add	r7, sp, #0
 800671a:	6078      	str	r0, [r7, #4]
	if(__HAL_TIM_GET_IT_SOURCE(htim,TIM_IT_CC1))
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	68db      	ldr	r3, [r3, #12]
 8006722:	f003 0302 	and.w	r3, r3, #2
 8006726:	2b02      	cmp	r3, #2
 8006728:	d10a      	bne.n	8006740 <USART_TIM_RTO_Handler+0x2c>
	{
		//clear interrupt
		__HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1|TIM_IT_UPDATE);
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	f06f 0203 	mvn.w	r2, #3
 8006732:	611a      	str	r2, [r3, #16]
		//set reciever timeout flag
		TIM_IDLE_Timeout = 1;
 8006734:	4b04      	ldr	r3, [pc, #16]	; (8006748 <USART_TIM_RTO_Handler+0x34>)
 8006736:	2201      	movs	r2, #1
 8006738:	701a      	strb	r2, [r3, #0]
		//disable timer
		HAL_TIM_Base_Stop_IT(htim);
 800673a:	6878      	ldr	r0, [r7, #4]
 800673c:	f7fc fd78 	bl	8003230 <HAL_TIM_Base_Stop_IT>

	}
}
 8006740:	bf00      	nop
 8006742:	3708      	adds	r7, #8
 8006744:	46bd      	mov	sp, r7
 8006746:	bd80      	pop	{r7, pc}
 8006748:	20000288 	.word	0x20000288

0800674c <DMA_GNSS_MEM_IRQHandler>:

void DMA_GNSS_MEM_IRQHandler(DMA_HandleTypeDef *hdma, TIM_HandleTypeDef *htim, UART_HandleTypeDef *huart)
{
 800674c:	b580      	push	{r7, lr}
 800674e:	b086      	sub	sp, #24
 8006750:	af00      	add	r7, sp, #0
 8006752:	60f8      	str	r0, [r7, #12]
 8006754:	60b9      	str	r1, [r7, #8]
 8006756:	607a      	str	r2, [r7, #4]

		M2M_Txfer_Cplt = SET;
 8006758:	4b4d      	ldr	r3, [pc, #308]	; (8006890 <DMA_GNSS_MEM_IRQHandler+0x144>)
 800675a:	2201      	movs	r2, #1
 800675c:	701a      	strb	r2, [r3, #0]
		if(log_gps)
 800675e:	4b4d      	ldr	r3, [pc, #308]	; (8006894 <DMA_GNSS_MEM_IRQHandler+0x148>)
 8006760:	781b      	ldrb	r3, [r3, #0]
 8006762:	2b00      	cmp	r3, #0
 8006764:	f000 808f 	beq.w	8006886 <DMA_GNSS_MEM_IRQHandler+0x13a>
		{
			Clear_Buffer(DMA_RX_Buffer,DMA_RX_BUFFER_SIZE);
 8006768:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800676c:	484a      	ldr	r0, [pc, #296]	; (8006898 <DMA_GNSS_MEM_IRQHandler+0x14c>)
 800676e:	f7ff fa5d 	bl	8005c2c <Clear_Buffer>
			//reset pointer
			char* msg = strtok((char*)GNSS_Buffer, "$");
 8006772:	494a      	ldr	r1, [pc, #296]	; (800689c <DMA_GNSS_MEM_IRQHandler+0x150>)
 8006774:	484a      	ldr	r0, [pc, #296]	; (80068a0 <DMA_GNSS_MEM_IRQHandler+0x154>)
 8006776:	f001 ff73 	bl	8008660 <strtok>
 800677a:	6178      	str	r0, [r7, #20]
				while(msg != NULL)
 800677c:	e03e      	b.n	80067fc <DMA_GNSS_MEM_IRQHandler+0xb0>
				{
					switch(is_valid(msg))
 800677e:	6978      	ldr	r0, [r7, #20]
 8006780:	f7ff fa62 	bl	8005c48 <is_valid>
 8006784:	4603      	mov	r3, r0
 8006786:	2b02      	cmp	r3, #2
 8006788:	d012      	beq.n	80067b0 <DMA_GNSS_MEM_IRQHandler+0x64>
 800678a:	2b03      	cmp	r3, #3
 800678c:	d01e      	beq.n	80067cc <DMA_GNSS_MEM_IRQHandler+0x80>
 800678e:	2b01      	cmp	r3, #1
 8006790:	d000      	beq.n	8006794 <DMA_GNSS_MEM_IRQHandler+0x48>
				    		packet_full |= 0b100;
				    	}
				    	break;
					  default:
						// invalid case
						break;
 8006792:	e02e      	b.n	80067f2 <DMA_GNSS_MEM_IRQHandler+0xa6>
						if(Parse_GLL(msg) == 2)
 8006794:	6978      	ldr	r0, [r7, #20]
 8006796:	f7ff fbcd 	bl	8005f34 <Parse_GLL>
 800679a:	4603      	mov	r3, r0
 800679c:	2b02      	cmp	r3, #2
 800679e:	d123      	bne.n	80067e8 <DMA_GNSS_MEM_IRQHandler+0x9c>
							packet_full |= 0b1;
 80067a0:	4b40      	ldr	r3, [pc, #256]	; (80068a4 <DMA_GNSS_MEM_IRQHandler+0x158>)
 80067a2:	781b      	ldrb	r3, [r3, #0]
 80067a4:	f043 0301 	orr.w	r3, r3, #1
 80067a8:	b2da      	uxtb	r2, r3
 80067aa:	4b3e      	ldr	r3, [pc, #248]	; (80068a4 <DMA_GNSS_MEM_IRQHandler+0x158>)
 80067ac:	701a      	strb	r2, [r3, #0]
						break;
 80067ae:	e01b      	b.n	80067e8 <DMA_GNSS_MEM_IRQHandler+0x9c>
						if(parse_GSA(msg) == 0)
 80067b0:	6978      	ldr	r0, [r7, #20]
 80067b2:	f7ff fc57 	bl	8006064 <parse_GSA>
 80067b6:	4603      	mov	r3, r0
 80067b8:	2b00      	cmp	r3, #0
 80067ba:	d117      	bne.n	80067ec <DMA_GNSS_MEM_IRQHandler+0xa0>
							packet_full |= 0b10;
 80067bc:	4b39      	ldr	r3, [pc, #228]	; (80068a4 <DMA_GNSS_MEM_IRQHandler+0x158>)
 80067be:	781b      	ldrb	r3, [r3, #0]
 80067c0:	f043 0302 	orr.w	r3, r3, #2
 80067c4:	b2da      	uxtb	r2, r3
 80067c6:	4b37      	ldr	r3, [pc, #220]	; (80068a4 <DMA_GNSS_MEM_IRQHandler+0x158>)
 80067c8:	701a      	strb	r2, [r3, #0]
						break;
 80067ca:	e00f      	b.n	80067ec <DMA_GNSS_MEM_IRQHandler+0xa0>
				    	if(parse_ZDA(msg) == 0)
 80067cc:	6978      	ldr	r0, [r7, #20]
 80067ce:	f7ff fae9 	bl	8005da4 <parse_ZDA>
 80067d2:	4603      	mov	r3, r0
 80067d4:	2b00      	cmp	r3, #0
 80067d6:	d10b      	bne.n	80067f0 <DMA_GNSS_MEM_IRQHandler+0xa4>
				    		packet_full |= 0b100;
 80067d8:	4b32      	ldr	r3, [pc, #200]	; (80068a4 <DMA_GNSS_MEM_IRQHandler+0x158>)
 80067da:	781b      	ldrb	r3, [r3, #0]
 80067dc:	f043 0304 	orr.w	r3, r3, #4
 80067e0:	b2da      	uxtb	r2, r3
 80067e2:	4b30      	ldr	r3, [pc, #192]	; (80068a4 <DMA_GNSS_MEM_IRQHandler+0x158>)
 80067e4:	701a      	strb	r2, [r3, #0]
				    	break;
 80067e6:	e003      	b.n	80067f0 <DMA_GNSS_MEM_IRQHandler+0xa4>
						break;
 80067e8:	bf00      	nop
 80067ea:	e002      	b.n	80067f2 <DMA_GNSS_MEM_IRQHandler+0xa6>
						break;
 80067ec:	bf00      	nop
 80067ee:	e000      	b.n	80067f2 <DMA_GNSS_MEM_IRQHandler+0xa6>
				    	break;
 80067f0:	bf00      	nop
					}
					msg = strtok(NULL,"$");
 80067f2:	492a      	ldr	r1, [pc, #168]	; (800689c <DMA_GNSS_MEM_IRQHandler+0x150>)
 80067f4:	2000      	movs	r0, #0
 80067f6:	f001 ff33 	bl	8008660 <strtok>
 80067fa:	6178      	str	r0, [r7, #20]
				while(msg != NULL)
 80067fc:	697b      	ldr	r3, [r7, #20]
 80067fe:	2b00      	cmp	r3, #0
 8006800:	d1bd      	bne.n	800677e <DMA_GNSS_MEM_IRQHandler+0x32>
				}
			if(__HAL_TIM_GET_IT_SOURCE(htim,TIM_IT_CC1))
 8006802:	68bb      	ldr	r3, [r7, #8]
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	68db      	ldr	r3, [r3, #12]
 8006808:	f003 0302 	and.w	r3, r3, #2
 800680c:	2b02      	cmp	r3, #2
 800680e:	d108      	bne.n	8006822 <DMA_GNSS_MEM_IRQHandler+0xd6>
			{
				__HAL_TIM_CLEAR_FLAG(htim,TIM_FLAG_CC1);
 8006810:	68bb      	ldr	r3, [r7, #8]
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	f06f 0202 	mvn.w	r2, #2
 8006818:	611a      	str	r2, [r3, #16]
				htim->Instance->CNT = 0;
 800681a:	68bb      	ldr	r3, [r7, #8]
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	2200      	movs	r2, #0
 8006820:	625a      	str	r2, [r3, #36]	; 0x24
			}
			huart->hdmarx->DmaBaseAddress->IFCR = 0x3FU << huart->hdmarx->ChannelIndex; // clear all interrupts
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006826:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006828:	687a      	ldr	r2, [r7, #4]
 800682a:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 800682c:	6c52      	ldr	r2, [r2, #68]	; 0x44
 800682e:	213f      	movs	r1, #63	; 0x3f
 8006830:	fa01 f202 	lsl.w	r2, r1, r2
 8006834:	605a      	str	r2, [r3, #4]
			huart->hdmarx->Instance->CMAR = (uint32_t)DMA_RX_Buffer; //reset the pointer
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	4a16      	ldr	r2, [pc, #88]	; (8006898 <DMA_GNSS_MEM_IRQHandler+0x14c>)
 800683e:	60da      	str	r2, [r3, #12]
			huart->hdmarx->Instance->CNDTR = DMA_RX_BUFFER_SIZE; //set the number of bytes to expect
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800684a:	605a      	str	r2, [r3, #4]
			__HAL_UART_CLEAR_IDLEFLAG(huart);
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	2210      	movs	r2, #16
 8006852:	621a      	str	r2, [r3, #32]
			__HAL_UART_ENABLE_IT(huart, UART_IT_IDLE);
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	687a      	ldr	r2, [r7, #4]
 800685a:	6812      	ldr	r2, [r2, #0]
 800685c:	6812      	ldr	r2, [r2, #0]
 800685e:	f042 0210 	orr.w	r2, r2, #16
 8006862:	601a      	str	r2, [r3, #0]
			if(packet_full != 7)
 8006864:	4b0f      	ldr	r3, [pc, #60]	; (80068a4 <DMA_GNSS_MEM_IRQHandler+0x158>)
 8006866:	781b      	ldrb	r3, [r3, #0]
 8006868:	2b07      	cmp	r3, #7
 800686a:	d00c      	beq.n	8006886 <DMA_GNSS_MEM_IRQHandler+0x13a>
			{
				__HAL_DMA_ENABLE(huart->hdmarx);
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006870:	681b      	ldr	r3, [r3, #0]
 8006872:	687a      	ldr	r2, [r7, #4]
 8006874:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 8006876:	6812      	ldr	r2, [r2, #0]
 8006878:	6812      	ldr	r2, [r2, #0]
 800687a:	f042 0201 	orr.w	r2, r2, #1
 800687e:	601a      	str	r2, [r3, #0]
				HAL_UART_DMAResume(huart);
 8006880:	6878      	ldr	r0, [r7, #4]
 8006882:	f7fe f967 	bl	8004b54 <HAL_UART_DMAResume>
			}
		}

}
 8006886:	bf00      	nop
 8006888:	3718      	adds	r7, #24
 800688a:	46bd      	mov	sp, r7
 800688c:	bd80      	pop	{r7, pc}
 800688e:	bf00      	nop
 8006890:	2000029c 	.word	0x2000029c
 8006894:	20001aa4 	.word	0x20001aa4
 8006898:	200002a0 	.word	0x200002a0
 800689c:	0800a784 	.word	0x0800a784
 80068a0:	20000aa0 	.word	0x20000aa0
 80068a4:	20000290 	.word	0x20000290

080068a8 <DMA_GNSS_Periph_IRQHandler>:

void DMA_GNSS_Periph_IRQHandler(DMA_HandleTypeDef *hdma_periph, DMA_HandleTypeDef *hdma_mem, TIM_HandleTypeDef *htim)
{
 80068a8:	b580      	push	{r7, lr}
 80068aa:	b084      	sub	sp, #16
 80068ac:	af00      	add	r7, sp, #0
 80068ae:	60f8      	str	r0, [r7, #12]
 80068b0:	60b9      	str	r1, [r7, #8]
 80068b2:	607a      	str	r2, [r7, #4]
	if(__HAL_DMA_GET_IT_SOURCE(hdma_periph,DMA_IT_TC))
 80068b4:	68fb      	ldr	r3, [r7, #12]
 80068b6:	681b      	ldr	r3, [r3, #0]
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	f003 0302 	and.w	r3, r3, #2
 80068be:	2b00      	cmp	r3, #0
 80068c0:	d037      	beq.n	8006932 <DMA_GNSS_Periph_IRQHandler+0x8a>
	{
		__HAL_DMA_CLEAR_FLAG(hdma_periph,DMA_FLAG_TC5);
 80068c2:	68fb      	ldr	r3, [r7, #12]
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	461a      	mov	r2, r3
 80068c8:	4b38      	ldr	r3, [pc, #224]	; (80069ac <DMA_GNSS_Periph_IRQHandler+0x104>)
 80068ca:	429a      	cmp	r2, r3
 80068cc:	d904      	bls.n	80068d8 <DMA_GNSS_Periph_IRQHandler+0x30>
 80068ce:	4b38      	ldr	r3, [pc, #224]	; (80069b0 <DMA_GNSS_Periph_IRQHandler+0x108>)
 80068d0:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80068d4:	605a      	str	r2, [r3, #4]
 80068d6:	e003      	b.n	80068e0 <DMA_GNSS_Periph_IRQHandler+0x38>
 80068d8:	4b36      	ldr	r3, [pc, #216]	; (80069b4 <DMA_GNSS_Periph_IRQHandler+0x10c>)
 80068da:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80068de:	605a      	str	r2, [r3, #4]
		//stop timer and reset flag
		HAL_TIM_Base_Stop(htim);
 80068e0:	6878      	ldr	r0, [r7, #4]
 80068e2:	f7fc fc50 	bl	8003186 <HAL_TIM_Base_Stop>
		__HAL_TIM_DISABLE_IT(htim,TIM_IT_CC1);
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	687a      	ldr	r2, [r7, #4]
 80068ec:	6812      	ldr	r2, [r2, #0]
 80068ee:	68d2      	ldr	r2, [r2, #12]
 80068f0:	f022 0202 	bic.w	r2, r2, #2
 80068f4:	60da      	str	r2, [r3, #12]
		if(__HAL_TIM_GET_FLAG(htim,TIM_FLAG_CC1))
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	691b      	ldr	r3, [r3, #16]
 80068fc:	f003 0302 	and.w	r3, r3, #2
 8006900:	2b02      	cmp	r3, #2
 8006902:	d104      	bne.n	800690e <DMA_GNSS_Periph_IRQHandler+0x66>
		{
			__HAL_TIM_CLEAR_FLAG(htim,TIM_FLAG_CC1);
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	f06f 0202 	mvn.w	r2, #2
 800690c:	611a      	str	r2, [r3, #16]
		}
		TIM_IDLE_Timeout = RESET;
 800690e:	4b2a      	ldr	r3, [pc, #168]	; (80069b8 <DMA_GNSS_Periph_IRQHandler+0x110>)
 8006910:	2200      	movs	r2, #0
 8006912:	701a      	strb	r2, [r3, #0]

		//begin a Memory to Memory PEripheral transfer
		__HAL_DMA_ENABLE_IT(hdma_mem,DMA_IT_TC);
 8006914:	68bb      	ldr	r3, [r7, #8]
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	68ba      	ldr	r2, [r7, #8]
 800691a:	6812      	ldr	r2, [r2, #0]
 800691c:	6812      	ldr	r2, [r2, #0]
 800691e:	f042 0202 	orr.w	r2, r2, #2
 8006922:	601a      	str	r2, [r3, #0]
		HAL_DMA_Start(hdma_mem,(uint32_t)DMA_RX_Buffer,(uint32_t)GNSS_Buffer,DMA_RX_BUFFER_SIZE);
 8006924:	4925      	ldr	r1, [pc, #148]	; (80069bc <DMA_GNSS_Periph_IRQHandler+0x114>)
 8006926:	4a26      	ldr	r2, [pc, #152]	; (80069c0 <DMA_GNSS_Periph_IRQHandler+0x118>)
 8006928:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800692c:	68b8      	ldr	r0, [r7, #8]
 800692e:	f7fa fd69 	bl	8001404 <HAL_DMA_Start>
	}
		//in errata sheet Upon a data transfer error in a DMA channel x, both the specific TEIFx and the global GIFx
		//	flags are raised and the channel x is normally automatically disabled. However, if in the
		//	same clock cycle the software clears the GIFx flag (by setting the CGIFx bit of the
		//	DMA_IFCR register), the automatic channel disable fails and the TEIFx flag is not raised.
	if(__HAL_DMA_GET_IT_SOURCE(hdma_periph,DMA_IT_HT))
 8006932:	68fb      	ldr	r3, [r7, #12]
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	f003 0304 	and.w	r3, r3, #4
 800693c:	2b00      	cmp	r3, #0
 800693e:	d014      	beq.n	800696a <DMA_GNSS_Periph_IRQHandler+0xc2>
	{
		__HAL_DMA_CLEAR_FLAG(hdma_periph,DMA_IT_HT);
 8006940:	68fb      	ldr	r3, [r7, #12]
 8006942:	681b      	ldr	r3, [r3, #0]
 8006944:	461a      	mov	r2, r3
 8006946:	4b19      	ldr	r3, [pc, #100]	; (80069ac <DMA_GNSS_Periph_IRQHandler+0x104>)
 8006948:	429a      	cmp	r2, r3
 800694a:	d903      	bls.n	8006954 <DMA_GNSS_Periph_IRQHandler+0xac>
 800694c:	4b18      	ldr	r3, [pc, #96]	; (80069b0 <DMA_GNSS_Periph_IRQHandler+0x108>)
 800694e:	2204      	movs	r2, #4
 8006950:	605a      	str	r2, [r3, #4]
 8006952:	e002      	b.n	800695a <DMA_GNSS_Periph_IRQHandler+0xb2>
 8006954:	4b17      	ldr	r3, [pc, #92]	; (80069b4 <DMA_GNSS_Periph_IRQHandler+0x10c>)
 8006956:	2204      	movs	r2, #4
 8006958:	605a      	str	r2, [r3, #4]
		__HAL_DMA_DISABLE_IT(hdma_periph,DMA_IT_HT);
 800695a:	68fb      	ldr	r3, [r7, #12]
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	68fa      	ldr	r2, [r7, #12]
 8006960:	6812      	ldr	r2, [r2, #0]
 8006962:	6812      	ldr	r2, [r2, #0]
 8006964:	f022 0204 	bic.w	r2, r2, #4
 8006968:	601a      	str	r2, [r3, #0]
	}
	if(__HAL_DMA_GET_IT_SOURCE(hdma_periph,DMA_IT_TE))
 800696a:	68fb      	ldr	r3, [r7, #12]
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	681b      	ldr	r3, [r3, #0]
 8006970:	f003 0308 	and.w	r3, r3, #8
 8006974:	2b00      	cmp	r3, #0
 8006976:	d014      	beq.n	80069a2 <DMA_GNSS_Periph_IRQHandler+0xfa>
	{
		__HAL_DMA_CLEAR_FLAG(hdma_periph,DMA_IT_TE);
 8006978:	68fb      	ldr	r3, [r7, #12]
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	461a      	mov	r2, r3
 800697e:	4b0b      	ldr	r3, [pc, #44]	; (80069ac <DMA_GNSS_Periph_IRQHandler+0x104>)
 8006980:	429a      	cmp	r2, r3
 8006982:	d903      	bls.n	800698c <DMA_GNSS_Periph_IRQHandler+0xe4>
 8006984:	4b0a      	ldr	r3, [pc, #40]	; (80069b0 <DMA_GNSS_Periph_IRQHandler+0x108>)
 8006986:	2208      	movs	r2, #8
 8006988:	605a      	str	r2, [r3, #4]
 800698a:	e002      	b.n	8006992 <DMA_GNSS_Periph_IRQHandler+0xea>
 800698c:	4b09      	ldr	r3, [pc, #36]	; (80069b4 <DMA_GNSS_Periph_IRQHandler+0x10c>)
 800698e:	2208      	movs	r2, #8
 8006990:	605a      	str	r2, [r3, #4]
		__HAL_DMA_DISABLE_IT(hdma_periph,DMA_IT_TE);
 8006992:	68fb      	ldr	r3, [r7, #12]
 8006994:	681b      	ldr	r3, [r3, #0]
 8006996:	68fa      	ldr	r2, [r7, #12]
 8006998:	6812      	ldr	r2, [r2, #0]
 800699a:	6812      	ldr	r2, [r2, #0]
 800699c:	f022 0208 	bic.w	r2, r2, #8
 80069a0:	601a      	str	r2, [r3, #0]
	}
}
 80069a2:	bf00      	nop
 80069a4:	3710      	adds	r7, #16
 80069a6:	46bd      	mov	sp, r7
 80069a8:	bd80      	pop	{r7, pc}
 80069aa:	bf00      	nop
 80069ac:	40020080 	.word	0x40020080
 80069b0:	40020400 	.word	0x40020400
 80069b4:	40020000 	.word	0x40020000
 80069b8:	20000288 	.word	0x20000288
 80069bc:	200002a0 	.word	0x200002a0
 80069c0:	20000aa0 	.word	0x20000aa0

080069c4 <USART_GPS_IRQHandler>:

void USART_GPS_IRQHandler(UART_HandleTypeDef *huart, DMA_HandleTypeDef *hdma_mem)
{
 80069c4:	b580      	push	{r7, lr}
 80069c6:	b084      	sub	sp, #16
 80069c8:	af00      	add	r7, sp, #0
 80069ca:	6078      	str	r0, [r7, #4]
 80069cc:	6039      	str	r1, [r7, #0]
	if(__HAL_UART_GET_IT_SOURCE(huart,UART_IT_IDLE))
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	681b      	ldr	r3, [r3, #0]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	f003 0310 	and.w	r3, r3, #16
 80069d8:	2b00      	cmp	r3, #0
 80069da:	d051      	beq.n	8006a80 <USART_GPS_IRQHandler+0xbc>
	{
		uint32_t temp = huart->Instance->ISR;
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	69db      	ldr	r3, [r3, #28]
 80069e2:	60fb      	str	r3, [r7, #12]
		temp = huart->Instance->RDR;
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	681b      	ldr	r3, [r3, #0]
 80069e8:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80069ea:	b29b      	uxth	r3, r3
 80069ec:	60fb      	str	r3, [r7, #12]
		 * 		   disable Periph-Mem stream and
		 * 		   begin Mem - Mem transfer of known data
		 *
		 */
		//check flag in TIM2
		if(TIM_IDLE_Timeout == SET)
 80069ee:	4b4f      	ldr	r3, [pc, #316]	; (8006b2c <USART_GPS_IRQHandler+0x168>)
 80069f0:	781b      	ldrb	r3, [r3, #0]
 80069f2:	2b01      	cmp	r3, #1
 80069f4:	d140      	bne.n	8006a78 <USART_GPS_IRQHandler+0xb4>
		{
			gnss_length = DMA_RX_BUFFER_SIZE - __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80069fa:	681b      	ldr	r3, [r3, #0]
 80069fc:	685b      	ldr	r3, [r3, #4]
 80069fe:	f5c3 6300 	rsb	r3, r3, #2048	; 0x800
 8006a02:	461a      	mov	r2, r3
 8006a04:	4b4a      	ldr	r3, [pc, #296]	; (8006b30 <USART_GPS_IRQHandler+0x16c>)
 8006a06:	601a      	str	r2, [r3, #0]
			//Disable DMA and unlink from UART
			if(log_gps)
 8006a08:	4b4a      	ldr	r3, [pc, #296]	; (8006b34 <USART_GPS_IRQHandler+0x170>)
 8006a0a:	781b      	ldrb	r3, [r3, #0]
 8006a0c:	2b00      	cmp	r3, #0
 8006a0e:	d00e      	beq.n	8006a2e <USART_GPS_IRQHandler+0x6a>
			{
				HAL_UART_DMAPause(huart);
 8006a10:	6878      	ldr	r0, [r7, #4]
 8006a12:	f7fe f84b 	bl	8004aac <HAL_UART_DMAPause>
				huart->hdmarx->Instance->CCR &= ~DMA_CCR_EN;
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	687a      	ldr	r2, [r7, #4]
 8006a1e:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 8006a20:	6812      	ldr	r2, [r2, #0]
 8006a22:	6812      	ldr	r2, [r2, #0]
 8006a24:	f022 0201 	bic.w	r2, r2, #1
 8006a28:	601a      	str	r2, [r3, #0]
				__NOP();
 8006a2a:	bf00      	nop
 8006a2c:	e002      	b.n	8006a34 <USART_GPS_IRQHandler+0x70>

			}else
			{
				HAL_UART_DMAStop(huart);
 8006a2e:	6878      	ldr	r0, [r7, #4]
 8006a30:	f7fe f8d6 	bl	8004be0 <HAL_UART_DMAStop>
			}
			//Timeout case: USART has recieved no data, Reciever timeout

			if(gnss_length > 0)
 8006a34:	4b3e      	ldr	r3, [pc, #248]	; (8006b30 <USART_GPS_IRQHandler+0x16c>)
 8006a36:	681b      	ldr	r3, [r3, #0]
 8006a38:	2b00      	cmp	r3, #0
 8006a3a:	dd0f      	ble.n	8006a5c <USART_GPS_IRQHandler+0x98>
			{
				//begin transfer from mem to mem
				__HAL_DMA_ENABLE_IT(hdma_mem,DMA_IT_TC);
 8006a3c:	683b      	ldr	r3, [r7, #0]
 8006a3e:	681b      	ldr	r3, [r3, #0]
 8006a40:	683a      	ldr	r2, [r7, #0]
 8006a42:	6812      	ldr	r2, [r2, #0]
 8006a44:	6812      	ldr	r2, [r2, #0]
 8006a46:	f042 0202 	orr.w	r2, r2, #2
 8006a4a:	601a      	str	r2, [r3, #0]
				HAL_DMA_Start(hdma_mem,(uint32_t)DMA_RX_Buffer,(uint32_t)GNSS_Buffer,gnss_length);
 8006a4c:	493a      	ldr	r1, [pc, #232]	; (8006b38 <USART_GPS_IRQHandler+0x174>)
 8006a4e:	4a3b      	ldr	r2, [pc, #236]	; (8006b3c <USART_GPS_IRQHandler+0x178>)
 8006a50:	4b37      	ldr	r3, [pc, #220]	; (8006b30 <USART_GPS_IRQHandler+0x16c>)
 8006a52:	681b      	ldr	r3, [r3, #0]
 8006a54:	6838      	ldr	r0, [r7, #0]
 8006a56:	f7fa fcd5 	bl	8001404 <HAL_DMA_Start>
 8006a5a:	e002      	b.n	8006a62 <USART_GPS_IRQHandler+0x9e>
			/*
			 * Case 2: gnss_length == 0;
			 *
			 * Reciever has recieved no data and has thus timed out.
			 */
				M2M_Txfer_Cplt = HAL_TIMEOUT;
 8006a5c:	4b38      	ldr	r3, [pc, #224]	; (8006b40 <USART_GPS_IRQHandler+0x17c>)
 8006a5e:	2203      	movs	r2, #3
 8006a60:	701a      	strb	r2, [r3, #0]
			}
			//clear tim flag
			TIM_IDLE_Timeout = 0;
 8006a62:	4b32      	ldr	r3, [pc, #200]	; (8006b2c <USART_GPS_IRQHandler+0x168>)
 8006a64:	2200      	movs	r2, #0
 8006a66:	701a      	strb	r2, [r3, #0]
			__HAL_UART_DISABLE_IT(huart,UART_IT_IDLE);
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	681b      	ldr	r3, [r3, #0]
 8006a6c:	687a      	ldr	r2, [r7, #4]
 8006a6e:	6812      	ldr	r2, [r2, #0]
 8006a70:	6812      	ldr	r2, [r2, #0]
 8006a72:	f022 0210 	bic.w	r2, r2, #16
 8006a76:	601a      	str	r2, [r3, #0]
		}

		__HAL_UART_CLEAR_FLAG(huart,UART_FLAG_IDLE);
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	2210      	movs	r2, #16
 8006a7e:	621a      	str	r2, [r3, #32]
	} if(__HAL_UART_GET_IT_SOURCE(huart,UART_IT_TC))
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006a8a:	2b00      	cmp	r3, #0
 8006a8c:	d011      	beq.n	8006ab2 <USART_GPS_IRQHandler+0xee>
	{

		HAL_UART_AbortTransmit_IT(huart);
 8006a8e:	6878      	ldr	r0, [r7, #4]
 8006a90:	f7fe f912 	bl	8004cb8 <HAL_UART_AbortTransmit_IT>
		__HAL_UART_CLEAR_FLAG(huart,UART_FLAG_IDLE);
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	2210      	movs	r2, #16
 8006a9a:	621a      	str	r2, [r3, #32]
		__HAL_UART_DISABLE_IT(huart,UART_IT_IDLE);
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	687a      	ldr	r2, [r7, #4]
 8006aa2:	6812      	ldr	r2, [r2, #0]
 8006aa4:	6812      	ldr	r2, [r2, #0]
 8006aa6:	f022 0210 	bic.w	r2, r2, #16
 8006aaa:	601a      	str	r2, [r3, #0]
		TX_Cplt = 1;
 8006aac:	4b25      	ldr	r3, [pc, #148]	; (8006b44 <USART_GPS_IRQHandler+0x180>)
 8006aae:	2201      	movs	r2, #1
 8006ab0:	701a      	strb	r2, [r3, #0]

	}
	// additional error handling
	if(__HAL_UART_GET_IT_SOURCE(huart,UART_IT_ERR))
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	689b      	ldr	r3, [r3, #8]
 8006ab8:	f003 0301 	and.w	r3, r3, #1
 8006abc:	2b00      	cmp	r3, #0
 8006abe:	d030      	beq.n	8006b22 <USART_GPS_IRQHandler+0x15e>
	{
		//clear framing error
		if(__HAL_UART_GET_FLAG(huart,UART_FLAG_FE) == SET)
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	681b      	ldr	r3, [r3, #0]
 8006ac4:	69db      	ldr	r3, [r3, #28]
 8006ac6:	f003 0302 	and.w	r3, r3, #2
 8006aca:	2b02      	cmp	r3, #2
 8006acc:	d103      	bne.n	8006ad6 <USART_GPS_IRQHandler+0x112>
		{
			__HAL_UART_CLEAR_FEFLAG(huart);
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	681b      	ldr	r3, [r3, #0]
 8006ad2:	2202      	movs	r2, #2
 8006ad4:	621a      	str	r2, [r3, #32]
		}
		//clear noise error
		if(__HAL_UART_GET_FLAG(huart,UART_FLAG_NE) == SET)
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	69db      	ldr	r3, [r3, #28]
 8006adc:	f003 0304 	and.w	r3, r3, #4
 8006ae0:	2b04      	cmp	r3, #4
 8006ae2:	d103      	bne.n	8006aec <USART_GPS_IRQHandler+0x128>
		{
			__HAL_UART_CLEAR_NEFLAG(huart);
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	2204      	movs	r2, #4
 8006aea:	621a      	str	r2, [r3, #32]
		}
		//clear overun error
		if(__HAL_UART_GET_FLAG(huart,UART_FLAG_ORE) == SET)
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	681b      	ldr	r3, [r3, #0]
 8006af0:	69db      	ldr	r3, [r3, #28]
 8006af2:	f003 0308 	and.w	r3, r3, #8
 8006af6:	2b08      	cmp	r3, #8
 8006af8:	d108      	bne.n	8006b0c <USART_GPS_IRQHandler+0x148>
		{
			uint8_t temp = huart->Instance->RDR;
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	681b      	ldr	r3, [r3, #0]
 8006afe:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8006b00:	b29b      	uxth	r3, r3
 8006b02:	72fb      	strb	r3, [r7, #11]
			(void)temp;
			__HAL_UART_CLEAR_OREFLAG(huart);
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	681b      	ldr	r3, [r3, #0]
 8006b08:	2208      	movs	r2, #8
 8006b0a:	621a      	str	r2, [r3, #32]
		}
		//clear parity errors
		if(__HAL_UART_GET_FLAG(huart,UART_FLAG_PE) == SET)
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	69db      	ldr	r3, [r3, #28]
 8006b12:	f003 0301 	and.w	r3, r3, #1
 8006b16:	2b01      	cmp	r3, #1
 8006b18:	d103      	bne.n	8006b22 <USART_GPS_IRQHandler+0x15e>
		{
			__HAL_UART_CLEAR_PEFLAG(huart);
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	2201      	movs	r2, #1
 8006b20:	621a      	str	r2, [r3, #32]
		}
	}
}
 8006b22:	bf00      	nop
 8006b24:	3710      	adds	r7, #16
 8006b26:	46bd      	mov	sp, r7
 8006b28:	bd80      	pop	{r7, pc}
 8006b2a:	bf00      	nop
 8006b2c:	20000288 	.word	0x20000288
 8006b30:	2000027c 	.word	0x2000027c
 8006b34:	20001aa4 	.word	0x20001aa4
 8006b38:	200002a0 	.word	0x200002a0
 8006b3c:	20000aa0 	.word	0x20000aa0
 8006b40:	2000029c 	.word	0x2000029c
 8006b44:	200012a0 	.word	0x200012a0

08006b48 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8006b48:	b580      	push	{r7, lr}
 8006b4a:	af00      	add	r7, sp, #0


  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8006b4c:	f7fa fa1a 	bl	8000f84 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8006b50:	f000 f864 	bl	8006c1c <SystemClock_Config>

  /* Initialize all configured peripherals */
  //initialise Peripherals

  /* USER CODE BEGIN 2 */
  if(init_GPS(&huart4,&htim2,&hdma_memtomem_dma1_channel1)== GPS_Init_OK)
 8006b54:	4a2a      	ldr	r2, [pc, #168]	; (8006c00 <main+0xb8>)
 8006b56:	492b      	ldr	r1, [pc, #172]	; (8006c04 <main+0xbc>)
 8006b58:	482b      	ldr	r0, [pc, #172]	; (8006c08 <main+0xc0>)
 8006b5a:	f7ff fd6f 	bl	800663c <init_GPS>
 8006b5e:	4603      	mov	r3, r0
 8006b60:	2b01      	cmp	r3, #1
 8006b62:	d138      	bne.n	8006bd6 <main+0x8e>
  {
	  __HAL_UART_ENABLE_IT(&huart4,UART_IT_IDLE);
 8006b64:	4b28      	ldr	r3, [pc, #160]	; (8006c08 <main+0xc0>)
 8006b66:	681b      	ldr	r3, [r3, #0]
 8006b68:	4a27      	ldr	r2, [pc, #156]	; (8006c08 <main+0xc0>)
 8006b6a:	6812      	ldr	r2, [r2, #0]
 8006b6c:	6812      	ldr	r2, [r2, #0]
 8006b6e:	f042 0210 	orr.w	r2, r2, #16
 8006b72:	601a      	str	r2, [r3, #0]
	  __HAL_DMA_ENABLE_IT(huart4.hdmarx, DMA_IT_TC);
 8006b74:	4b24      	ldr	r3, [pc, #144]	; (8006c08 <main+0xc0>)
 8006b76:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006b78:	681b      	ldr	r3, [r3, #0]
 8006b7a:	4a23      	ldr	r2, [pc, #140]	; (8006c08 <main+0xc0>)
 8006b7c:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 8006b7e:	6812      	ldr	r2, [r2, #0]
 8006b80:	6812      	ldr	r2, [r2, #0]
 8006b82:	f042 0202 	orr.w	r2, r2, #2
 8006b86:	601a      	str	r2, [r3, #0]
	  if(__HAL_TIM_GET_FLAG(&htim2,TIM_FLAG_CC1) == SET)
 8006b88:	4b1e      	ldr	r3, [pc, #120]	; (8006c04 <main+0xbc>)
 8006b8a:	681b      	ldr	r3, [r3, #0]
 8006b8c:	691b      	ldr	r3, [r3, #16]
 8006b8e:	f003 0302 	and.w	r3, r3, #2
 8006b92:	2b02      	cmp	r3, #2
 8006b94:	d104      	bne.n	8006ba0 <main+0x58>
	  {
	   __HAL_TIM_CLEAR_FLAG(&htim2,TIM_FLAG_CC1);
 8006b96:	4b1b      	ldr	r3, [pc, #108]	; (8006c04 <main+0xbc>)
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	f06f 0202 	mvn.w	r2, #2
 8006b9e:	611a      	str	r2, [r3, #16]
	  }
	  M2M_Txfer_Cplt = 0;
 8006ba0:	4b1a      	ldr	r3, [pc, #104]	; (8006c0c <main+0xc4>)
 8006ba2:	2200      	movs	r2, #0
 8006ba4:	701a      	strb	r2, [r3, #0]
	  __HAL_TIM_ENABLE_IT(&htim2,TIM_IT_CC1);
 8006ba6:	4b17      	ldr	r3, [pc, #92]	; (8006c04 <main+0xbc>)
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	4a16      	ldr	r2, [pc, #88]	; (8006c04 <main+0xbc>)
 8006bac:	6812      	ldr	r2, [r2, #0]
 8006bae:	68d2      	ldr	r2, [r2, #12]
 8006bb0:	f042 0202 	orr.w	r2, r2, #2
 8006bb4:	60da      	str	r2, [r3, #12]
	  HAL_TIM_OC_Start_IT(&htim2, TIM_CHANNEL_1);
 8006bb6:	2100      	movs	r1, #0
 8006bb8:	4812      	ldr	r0, [pc, #72]	; (8006c04 <main+0xbc>)
 8006bba:	f7fc fb99 	bl	80032f0 <HAL_TIM_OC_Start_IT>
	  HAL_TIM_Base_Start_IT(&htim2);
 8006bbe:	4811      	ldr	r0, [pc, #68]	; (8006c04 <main+0xbc>)
 8006bc0:	f7fc fb0c 	bl	80031dc <HAL_TIM_Base_Start_IT>
	  HAL_UART_Receive_DMA(&huart4,DMA_RX_Buffer,DMA_RX_BUFFER_SIZE);
 8006bc4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006bc8:	4911      	ldr	r1, [pc, #68]	; (8006c10 <main+0xc8>)
 8006bca:	480f      	ldr	r0, [pc, #60]	; (8006c08 <main+0xc0>)
 8006bcc:	f7fd feea 	bl	80049a4 <HAL_UART_Receive_DMA>
	  log_gps = SET;
 8006bd0:	4b10      	ldr	r3, [pc, #64]	; (8006c14 <main+0xcc>)
 8006bd2:	2201      	movs	r2, #1
 8006bd4:	701a      	strb	r2, [r3, #0]

  while (1)
  {
    /* USER CODE END WHILE */
	//sample GPS
	  if(packet_full == 7)
 8006bd6:	4b10      	ldr	r3, [pc, #64]	; (8006c18 <main+0xd0>)
 8006bd8:	781b      	ldrb	r3, [r3, #0]
 8006bda:	2b07      	cmp	r3, #7
 8006bdc:	d1fb      	bne.n	8006bd6 <main+0x8e>
	  {
		  log_gps = RESET;
 8006bde:	4b0d      	ldr	r3, [pc, #52]	; (8006c14 <main+0xcc>)
 8006be0:	2200      	movs	r2, #0
 8006be2:	701a      	strb	r2, [r3, #0]
		  HAL_UART_DMAStop(&huart4);
 8006be4:	4808      	ldr	r0, [pc, #32]	; (8006c08 <main+0xc0>)
 8006be6:	f7fd fffb 	bl	8004be0 <HAL_UART_DMAStop>
		  HAL_TIM_Base_Stop(&htim2);
 8006bea:	4806      	ldr	r0, [pc, #24]	; (8006c04 <main+0xbc>)
 8006bec:	f7fc facb 	bl	8003186 <HAL_TIM_Base_Stop>
		  HAL_GPIO_WritePin(LD2_GPIO_Port,LD2_Pin,SET);
 8006bf0:	2201      	movs	r2, #1
 8006bf2:	2120      	movs	r1, #32
 8006bf4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006bf8:	f7fa ffba 	bl	8001b70 <HAL_GPIO_WritePin>
	  if(packet_full == 7)
 8006bfc:	e7eb      	b.n	8006bd6 <main+0x8e>
 8006bfe:	bf00      	nop
 8006c00:	20001af0 	.word	0x20001af0
 8006c04:	20001bb8 	.word	0x20001bb8
 8006c08:	20001b38 	.word	0x20001b38
 8006c0c:	2000029c 	.word	0x2000029c
 8006c10:	200002a0 	.word	0x200002a0
 8006c14:	20001aa4 	.word	0x20001aa4
 8006c18:	20000290 	.word	0x20000290

08006c1c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8006c1c:	b580      	push	{r7, lr}
 8006c1e:	b0b8      	sub	sp, #224	; 0xe0
 8006c20:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8006c22:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8006c26:	2244      	movs	r2, #68	; 0x44
 8006c28:	2100      	movs	r1, #0
 8006c2a:	4618      	mov	r0, r3
 8006c2c:	f000 fbcb 	bl	80073c6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8006c30:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8006c34:	2200      	movs	r2, #0
 8006c36:	601a      	str	r2, [r3, #0]
 8006c38:	605a      	str	r2, [r3, #4]
 8006c3a:	609a      	str	r2, [r3, #8]
 8006c3c:	60da      	str	r2, [r3, #12]
 8006c3e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8006c40:	463b      	mov	r3, r7
 8006c42:	2288      	movs	r2, #136	; 0x88
 8006c44:	2100      	movs	r1, #0
 8006c46:	4618      	mov	r0, r3
 8006c48:	f000 fbbd 	bl	80073c6 <memset>

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8006c4c:	2301      	movs	r3, #1
 8006c4e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8006c52:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006c56:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8006c5a:	2302      	movs	r3, #2
 8006c5c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8006c60:	2303      	movs	r3, #3
 8006c62:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLM = 1;
 8006c66:	2301      	movs	r3, #1
 8006c68:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_OscInitStruct.PLL.PLLN = 12;
 8006c6c:	230c      	movs	r3, #12
 8006c6e:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8006c72:	2307      	movs	r3, #7
 8006c74:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8006c78:	2302      	movs	r3, #2
 8006c7a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8006c7e:	2302      	movs	r3, #2
 8006c80:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8006c84:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8006c88:	4618      	mov	r0, r3
 8006c8a:	f7fa ffed 	bl	8001c68 <HAL_RCC_OscConfig>
 8006c8e:	4603      	mov	r3, r0
 8006c90:	2b00      	cmp	r3, #0
 8006c92:	d001      	beq.n	8006c98 <SystemClock_Config+0x7c>
  {
    Error_Handler();
 8006c94:	f000 f834 	bl	8006d00 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8006c98:	230f      	movs	r3, #15
 8006c9a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8006c9e:	2303      	movs	r3, #3
 8006ca0:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 8006ca4:	2380      	movs	r3, #128	; 0x80
 8006ca6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8006caa:	2300      	movs	r3, #0
 8006cac:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8006cb0:	2300      	movs	r3, #0
 8006cb2:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8006cb6:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8006cba:	2101      	movs	r1, #1
 8006cbc:	4618      	mov	r0, r3
 8006cbe:	f7fb fb83 	bl	80023c8 <HAL_RCC_ClockConfig>
 8006cc2:	4603      	mov	r3, r0
 8006cc4:	2b00      	cmp	r3, #0
 8006cc6:	d001      	beq.n	8006ccc <SystemClock_Config+0xb0>
  {
    Error_Handler();
 8006cc8:	f000 f81a 	bl	8006d00 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 8006ccc:	2308      	movs	r3, #8
 8006cce:	603b      	str	r3, [r7, #0]
  PeriphClkInit.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
 8006cd0:	2300      	movs	r3, #0
 8006cd2:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8006cd4:	463b      	mov	r3, r7
 8006cd6:	4618      	mov	r0, r3
 8006cd8:	f7fb fd7a 	bl	80027d0 <HAL_RCCEx_PeriphCLKConfig>
 8006cdc:	4603      	mov	r3, r0
 8006cde:	2b00      	cmp	r3, #0
 8006ce0:	d001      	beq.n	8006ce6 <SystemClock_Config+0xca>
  {
    Error_Handler();
 8006ce2:	f000 f80d 	bl	8006d00 <Error_Handler>
  }
  /** Configure the main internal regulator output voltage 
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8006ce6:	f44f 7000 	mov.w	r0, #512	; 0x200
 8006cea:	f7fa ff67 	bl	8001bbc <HAL_PWREx_ControlVoltageScaling>
 8006cee:	4603      	mov	r3, r0
 8006cf0:	2b00      	cmp	r3, #0
 8006cf2:	d001      	beq.n	8006cf8 <SystemClock_Config+0xdc>
  {
    Error_Handler();
 8006cf4:	f000 f804 	bl	8006d00 <Error_Handler>
  }
}
 8006cf8:	bf00      	nop
 8006cfa:	37e0      	adds	r7, #224	; 0xe0
 8006cfc:	46bd      	mov	sp, r7
 8006cfe:	bd80      	pop	{r7, pc}

08006d00 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8006d00:	b480      	push	{r7}
 8006d02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8006d04:	bf00      	nop
 8006d06:	46bd      	mov	sp, r7
 8006d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d0c:	4770      	bx	lr
	...

08006d10 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8006d10:	b480      	push	{r7}
 8006d12:	b083      	sub	sp, #12
 8006d14:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006d16:	4a0f      	ldr	r2, [pc, #60]	; (8006d54 <HAL_MspInit+0x44>)
 8006d18:	4b0e      	ldr	r3, [pc, #56]	; (8006d54 <HAL_MspInit+0x44>)
 8006d1a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006d1c:	f043 0301 	orr.w	r3, r3, #1
 8006d20:	6613      	str	r3, [r2, #96]	; 0x60
 8006d22:	4b0c      	ldr	r3, [pc, #48]	; (8006d54 <HAL_MspInit+0x44>)
 8006d24:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006d26:	f003 0301 	and.w	r3, r3, #1
 8006d2a:	607b      	str	r3, [r7, #4]
 8006d2c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8006d2e:	4a09      	ldr	r2, [pc, #36]	; (8006d54 <HAL_MspInit+0x44>)
 8006d30:	4b08      	ldr	r3, [pc, #32]	; (8006d54 <HAL_MspInit+0x44>)
 8006d32:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006d34:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006d38:	6593      	str	r3, [r2, #88]	; 0x58
 8006d3a:	4b06      	ldr	r3, [pc, #24]	; (8006d54 <HAL_MspInit+0x44>)
 8006d3c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006d3e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006d42:	603b      	str	r3, [r7, #0]
 8006d44:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8006d46:	bf00      	nop
 8006d48:	370c      	adds	r7, #12
 8006d4a:	46bd      	mov	sp, r7
 8006d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d50:	4770      	bx	lr
 8006d52:	bf00      	nop
 8006d54:	40021000 	.word	0x40021000

08006d58 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8006d58:	b580      	push	{r7, lr}
 8006d5a:	b08a      	sub	sp, #40	; 0x28
 8006d5c:	af00      	add	r7, sp, #0
 8006d5e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006d60:	f107 0314 	add.w	r3, r7, #20
 8006d64:	2200      	movs	r2, #0
 8006d66:	601a      	str	r2, [r3, #0]
 8006d68:	605a      	str	r2, [r3, #4]
 8006d6a:	609a      	str	r2, [r3, #8]
 8006d6c:	60da      	str	r2, [r3, #12]
 8006d6e:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM2)
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	681b      	ldr	r3, [r3, #0]
 8006d74:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006d78:	d130      	bne.n	8006ddc <HAL_TIM_Base_MspInit+0x84>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8006d7a:	4a1a      	ldr	r2, [pc, #104]	; (8006de4 <HAL_TIM_Base_MspInit+0x8c>)
 8006d7c:	4b19      	ldr	r3, [pc, #100]	; (8006de4 <HAL_TIM_Base_MspInit+0x8c>)
 8006d7e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006d80:	f043 0301 	orr.w	r3, r3, #1
 8006d84:	6593      	str	r3, [r2, #88]	; 0x58
 8006d86:	4b17      	ldr	r3, [pc, #92]	; (8006de4 <HAL_TIM_Base_MspInit+0x8c>)
 8006d88:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006d8a:	f003 0301 	and.w	r3, r3, #1
 8006d8e:	613b      	str	r3, [r7, #16]
 8006d90:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006d92:	4a14      	ldr	r2, [pc, #80]	; (8006de4 <HAL_TIM_Base_MspInit+0x8c>)
 8006d94:	4b13      	ldr	r3, [pc, #76]	; (8006de4 <HAL_TIM_Base_MspInit+0x8c>)
 8006d96:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006d98:	f043 0301 	orr.w	r3, r3, #1
 8006d9c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8006d9e:	4b11      	ldr	r3, [pc, #68]	; (8006de4 <HAL_TIM_Base_MspInit+0x8c>)
 8006da0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006da2:	f003 0301 	and.w	r3, r3, #1
 8006da6:	60fb      	str	r3, [r7, #12]
 8006da8:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration    
    PA1     ------> TIM2_CH2 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8006daa:	2302      	movs	r3, #2
 8006dac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006dae:	2302      	movs	r3, #2
 8006db0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006db2:	2300      	movs	r3, #0
 8006db4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006db6:	2300      	movs	r3, #0
 8006db8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8006dba:	2301      	movs	r3, #1
 8006dbc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006dbe:	f107 0314 	add.w	r3, r7, #20
 8006dc2:	4619      	mov	r1, r3
 8006dc4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006dc8:	f7fa fd2a 	bl	8001820 <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8006dcc:	2200      	movs	r2, #0
 8006dce:	2100      	movs	r1, #0
 8006dd0:	201c      	movs	r0, #28
 8006dd2:	f7fa fa28 	bl	8001226 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8006dd6:	201c      	movs	r0, #28
 8006dd8:	f7fa fa41 	bl	800125e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8006ddc:	bf00      	nop
 8006dde:	3728      	adds	r7, #40	; 0x28
 8006de0:	46bd      	mov	sp, r7
 8006de2:	bd80      	pop	{r7, pc}
 8006de4:	40021000 	.word	0x40021000

08006de8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8006de8:	b580      	push	{r7, lr}
 8006dea:	b08a      	sub	sp, #40	; 0x28
 8006dec:	af00      	add	r7, sp, #0
 8006dee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006df0:	f107 0314 	add.w	r3, r7, #20
 8006df4:	2200      	movs	r2, #0
 8006df6:	601a      	str	r2, [r3, #0]
 8006df8:	605a      	str	r2, [r3, #4]
 8006dfa:	609a      	str	r2, [r3, #8]
 8006dfc:	60da      	str	r2, [r3, #12]
 8006dfe:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART4)
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	681b      	ldr	r3, [r3, #0]
 8006e04:	4a4b      	ldr	r2, [pc, #300]	; (8006f34 <HAL_UART_MspInit+0x14c>)
 8006e06:	4293      	cmp	r3, r2
 8006e08:	f040 808f 	bne.w	8006f2a <HAL_UART_MspInit+0x142>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8006e0c:	4a4a      	ldr	r2, [pc, #296]	; (8006f38 <HAL_UART_MspInit+0x150>)
 8006e0e:	4b4a      	ldr	r3, [pc, #296]	; (8006f38 <HAL_UART_MspInit+0x150>)
 8006e10:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006e12:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8006e16:	6593      	str	r3, [r2, #88]	; 0x58
 8006e18:	4b47      	ldr	r3, [pc, #284]	; (8006f38 <HAL_UART_MspInit+0x150>)
 8006e1a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006e1c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006e20:	613b      	str	r3, [r7, #16]
 8006e22:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8006e24:	4a44      	ldr	r2, [pc, #272]	; (8006f38 <HAL_UART_MspInit+0x150>)
 8006e26:	4b44      	ldr	r3, [pc, #272]	; (8006f38 <HAL_UART_MspInit+0x150>)
 8006e28:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006e2a:	f043 0304 	orr.w	r3, r3, #4
 8006e2e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8006e30:	4b41      	ldr	r3, [pc, #260]	; (8006f38 <HAL_UART_MspInit+0x150>)
 8006e32:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006e34:	f003 0304 	and.w	r3, r3, #4
 8006e38:	60fb      	str	r3, [r7, #12]
 8006e3a:	68fb      	ldr	r3, [r7, #12]
    /**UART4 GPIO Configuration    
    PC10     ------> UART4_TX
    PC11     ------> UART4_RX 
    */
    GPIO_InitStruct.Pin = GPS_TX_Pin|GPS_RX_Pin;
 8006e3c:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8006e40:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006e42:	2302      	movs	r3, #2
 8006e44:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006e46:	2300      	movs	r3, #0
 8006e48:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006e4a:	2303      	movs	r3, #3
 8006e4c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8006e4e:	2308      	movs	r3, #8
 8006e50:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006e52:	f107 0314 	add.w	r3, r7, #20
 8006e56:	4619      	mov	r1, r3
 8006e58:	4838      	ldr	r0, [pc, #224]	; (8006f3c <HAL_UART_MspInit+0x154>)
 8006e5a:	f7fa fce1 	bl	8001820 <HAL_GPIO_Init>

    /* UART4 DMA Init */
    /* UART4_RX Init */
    hdma_uart4_rx.Instance = DMA2_Channel5;
 8006e5e:	4b38      	ldr	r3, [pc, #224]	; (8006f40 <HAL_UART_MspInit+0x158>)
 8006e60:	4a38      	ldr	r2, [pc, #224]	; (8006f44 <HAL_UART_MspInit+0x15c>)
 8006e62:	601a      	str	r2, [r3, #0]
    hdma_uart4_rx.Init.Request = DMA_REQUEST_2;
 8006e64:	4b36      	ldr	r3, [pc, #216]	; (8006f40 <HAL_UART_MspInit+0x158>)
 8006e66:	2202      	movs	r2, #2
 8006e68:	605a      	str	r2, [r3, #4]
    hdma_uart4_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8006e6a:	4b35      	ldr	r3, [pc, #212]	; (8006f40 <HAL_UART_MspInit+0x158>)
 8006e6c:	2200      	movs	r2, #0
 8006e6e:	609a      	str	r2, [r3, #8]
    hdma_uart4_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8006e70:	4b33      	ldr	r3, [pc, #204]	; (8006f40 <HAL_UART_MspInit+0x158>)
 8006e72:	2200      	movs	r2, #0
 8006e74:	60da      	str	r2, [r3, #12]
    hdma_uart4_rx.Init.MemInc = DMA_MINC_ENABLE;
 8006e76:	4b32      	ldr	r3, [pc, #200]	; (8006f40 <HAL_UART_MspInit+0x158>)
 8006e78:	2280      	movs	r2, #128	; 0x80
 8006e7a:	611a      	str	r2, [r3, #16]
    hdma_uart4_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8006e7c:	4b30      	ldr	r3, [pc, #192]	; (8006f40 <HAL_UART_MspInit+0x158>)
 8006e7e:	2200      	movs	r2, #0
 8006e80:	615a      	str	r2, [r3, #20]
    hdma_uart4_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8006e82:	4b2f      	ldr	r3, [pc, #188]	; (8006f40 <HAL_UART_MspInit+0x158>)
 8006e84:	2200      	movs	r2, #0
 8006e86:	619a      	str	r2, [r3, #24]
    hdma_uart4_rx.Init.Mode = DMA_NORMAL;
 8006e88:	4b2d      	ldr	r3, [pc, #180]	; (8006f40 <HAL_UART_MspInit+0x158>)
 8006e8a:	2200      	movs	r2, #0
 8006e8c:	61da      	str	r2, [r3, #28]
    hdma_uart4_rx.Init.Priority = DMA_PRIORITY_LOW;
 8006e8e:	4b2c      	ldr	r3, [pc, #176]	; (8006f40 <HAL_UART_MspInit+0x158>)
 8006e90:	2200      	movs	r2, #0
 8006e92:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_uart4_rx) != HAL_OK)
 8006e94:	482a      	ldr	r0, [pc, #168]	; (8006f40 <HAL_UART_MspInit+0x158>)
 8006e96:	f7fa f9fd 	bl	8001294 <HAL_DMA_Init>
 8006e9a:	4603      	mov	r3, r0
 8006e9c:	2b00      	cmp	r3, #0
 8006e9e:	d001      	beq.n	8006ea4 <HAL_UART_MspInit+0xbc>
    {
      Error_Handler();
 8006ea0:	f7ff ff2e 	bl	8006d00 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_uart4_rx);
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	4a26      	ldr	r2, [pc, #152]	; (8006f40 <HAL_UART_MspInit+0x158>)
 8006ea8:	66da      	str	r2, [r3, #108]	; 0x6c
 8006eaa:	4a25      	ldr	r2, [pc, #148]	; (8006f40 <HAL_UART_MspInit+0x158>)
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	6293      	str	r3, [r2, #40]	; 0x28

    /* UART4_TX Init */
    hdma_uart4_tx.Instance = DMA2_Channel3;
 8006eb0:	4b25      	ldr	r3, [pc, #148]	; (8006f48 <HAL_UART_MspInit+0x160>)
 8006eb2:	4a26      	ldr	r2, [pc, #152]	; (8006f4c <HAL_UART_MspInit+0x164>)
 8006eb4:	601a      	str	r2, [r3, #0]
    hdma_uart4_tx.Init.Request = DMA_REQUEST_2;
 8006eb6:	4b24      	ldr	r3, [pc, #144]	; (8006f48 <HAL_UART_MspInit+0x160>)
 8006eb8:	2202      	movs	r2, #2
 8006eba:	605a      	str	r2, [r3, #4]
    hdma_uart4_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8006ebc:	4b22      	ldr	r3, [pc, #136]	; (8006f48 <HAL_UART_MspInit+0x160>)
 8006ebe:	2210      	movs	r2, #16
 8006ec0:	609a      	str	r2, [r3, #8]
    hdma_uart4_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8006ec2:	4b21      	ldr	r3, [pc, #132]	; (8006f48 <HAL_UART_MspInit+0x160>)
 8006ec4:	2200      	movs	r2, #0
 8006ec6:	60da      	str	r2, [r3, #12]
    hdma_uart4_tx.Init.MemInc = DMA_MINC_ENABLE;
 8006ec8:	4b1f      	ldr	r3, [pc, #124]	; (8006f48 <HAL_UART_MspInit+0x160>)
 8006eca:	2280      	movs	r2, #128	; 0x80
 8006ecc:	611a      	str	r2, [r3, #16]
    hdma_uart4_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8006ece:	4b1e      	ldr	r3, [pc, #120]	; (8006f48 <HAL_UART_MspInit+0x160>)
 8006ed0:	2200      	movs	r2, #0
 8006ed2:	615a      	str	r2, [r3, #20]
    hdma_uart4_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8006ed4:	4b1c      	ldr	r3, [pc, #112]	; (8006f48 <HAL_UART_MspInit+0x160>)
 8006ed6:	2200      	movs	r2, #0
 8006ed8:	619a      	str	r2, [r3, #24]
    hdma_uart4_tx.Init.Mode = DMA_NORMAL;
 8006eda:	4b1b      	ldr	r3, [pc, #108]	; (8006f48 <HAL_UART_MspInit+0x160>)
 8006edc:	2200      	movs	r2, #0
 8006ede:	61da      	str	r2, [r3, #28]
    hdma_uart4_tx.Init.Priority = DMA_PRIORITY_LOW;
 8006ee0:	4b19      	ldr	r3, [pc, #100]	; (8006f48 <HAL_UART_MspInit+0x160>)
 8006ee2:	2200      	movs	r2, #0
 8006ee4:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_uart4_tx) != HAL_OK)
 8006ee6:	4818      	ldr	r0, [pc, #96]	; (8006f48 <HAL_UART_MspInit+0x160>)
 8006ee8:	f7fa f9d4 	bl	8001294 <HAL_DMA_Init>
 8006eec:	4603      	mov	r3, r0
 8006eee:	2b00      	cmp	r3, #0
 8006ef0:	d001      	beq.n	8006ef6 <HAL_UART_MspInit+0x10e>
    {
      Error_Handler();
 8006ef2:	f7ff ff05 	bl	8006d00 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_uart4_tx);
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	4a13      	ldr	r2, [pc, #76]	; (8006f48 <HAL_UART_MspInit+0x160>)
 8006efa:	669a      	str	r2, [r3, #104]	; 0x68
 8006efc:	4a12      	ldr	r2, [pc, #72]	; (8006f48 <HAL_UART_MspInit+0x160>)
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	6293      	str	r3, [r2, #40]	; 0x28

    /* UART4 interrupt Init */

  /* USER CODE BEGIN UART4_MspInit 1 */
	CLEAR_REG(huart->Instance->CR1);
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	681b      	ldr	r3, [r3, #0]
 8006f06:	2200      	movs	r2, #0
 8006f08:	601a      	str	r2, [r3, #0]
	CLEAR_REG(huart->Instance->CR2);
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	681b      	ldr	r3, [r3, #0]
 8006f0e:	2200      	movs	r2, #0
 8006f10:	605a      	str	r2, [r3, #4]
	CLEAR_REG(huart->Instance->CR3);
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	681b      	ldr	r3, [r3, #0]
 8006f16:	2200      	movs	r2, #0
 8006f18:	609a      	str	r2, [r3, #8]

    HAL_NVIC_SetPriority(UART4_IRQn, 0, 0);
 8006f1a:	2200      	movs	r2, #0
 8006f1c:	2100      	movs	r1, #0
 8006f1e:	2034      	movs	r0, #52	; 0x34
 8006f20:	f7fa f981 	bl	8001226 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 8006f24:	2034      	movs	r0, #52	; 0x34
 8006f26:	f7fa f99a 	bl	800125e <HAL_NVIC_EnableIRQ>
  /* USER CODE END UART4_MspInit 1 */
  }

}
 8006f2a:	bf00      	nop
 8006f2c:	3728      	adds	r7, #40	; 0x28
 8006f2e:	46bd      	mov	sp, r7
 8006f30:	bd80      	pop	{r7, pc}
 8006f32:	bf00      	nop
 8006f34:	40004c00 	.word	0x40004c00
 8006f38:	40021000 	.word	0x40021000
 8006f3c:	48000800 	.word	0x48000800
 8006f40:	20001aa8 	.word	0x20001aa8
 8006f44:	40020458 	.word	0x40020458
 8006f48:	20001bf8 	.word	0x20001bf8
 8006f4c:	40020430 	.word	0x40020430

08006f50 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8006f50:	b480      	push	{r7}
 8006f52:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8006f54:	bf00      	nop
 8006f56:	46bd      	mov	sp, r7
 8006f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f5c:	4770      	bx	lr

08006f5e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8006f5e:	b480      	push	{r7}
 8006f60:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8006f62:	e7fe      	b.n	8006f62 <HardFault_Handler+0x4>

08006f64 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8006f64:	b480      	push	{r7}
 8006f66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8006f68:	e7fe      	b.n	8006f68 <MemManage_Handler+0x4>

08006f6a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8006f6a:	b480      	push	{r7}
 8006f6c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8006f6e:	e7fe      	b.n	8006f6e <BusFault_Handler+0x4>

08006f70 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8006f70:	b480      	push	{r7}
 8006f72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8006f74:	e7fe      	b.n	8006f74 <UsageFault_Handler+0x4>

08006f76 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8006f76:	b480      	push	{r7}
 8006f78:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8006f7a:	bf00      	nop
 8006f7c:	46bd      	mov	sp, r7
 8006f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f82:	4770      	bx	lr

08006f84 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8006f84:	b480      	push	{r7}
 8006f86:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8006f88:	bf00      	nop
 8006f8a:	46bd      	mov	sp, r7
 8006f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f90:	4770      	bx	lr

08006f92 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8006f92:	b480      	push	{r7}
 8006f94:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8006f96:	bf00      	nop
 8006f98:	46bd      	mov	sp, r7
 8006f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f9e:	4770      	bx	lr

08006fa0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8006fa0:	b580      	push	{r7, lr}
 8006fa2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8006fa4:	f7fa f848 	bl	8001038 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8006fa8:	bf00      	nop
 8006faa:	bd80      	pop	{r7, pc}

08006fac <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8006fac:	b580      	push	{r7, lr}
 8006fae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_memtomem_dma1_channel1);
 8006fb0:	4804      	ldr	r0, [pc, #16]	; (8006fc4 <DMA1_Channel1_IRQHandler+0x18>)
 8006fb2:	f7fa fb49 	bl	8001648 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */
  DMA_GNSS_MEM_IRQHandler(&hdma_memtomem_dma1_channel1,&htim2,&huart4);
 8006fb6:	4a04      	ldr	r2, [pc, #16]	; (8006fc8 <DMA1_Channel1_IRQHandler+0x1c>)
 8006fb8:	4904      	ldr	r1, [pc, #16]	; (8006fcc <DMA1_Channel1_IRQHandler+0x20>)
 8006fba:	4802      	ldr	r0, [pc, #8]	; (8006fc4 <DMA1_Channel1_IRQHandler+0x18>)
 8006fbc:	f7ff fbc6 	bl	800674c <DMA_GNSS_MEM_IRQHandler>

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8006fc0:	bf00      	nop
 8006fc2:	bd80      	pop	{r7, pc}
 8006fc4:	20001af0 	.word	0x20001af0
 8006fc8:	20001b38 	.word	0x20001b38
 8006fcc:	20001bb8 	.word	0x20001bb8

08006fd0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8006fd0:	b580      	push	{r7, lr}
 8006fd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */
	USART_TIM_RTO_Handler(&htim2);
 8006fd4:	4803      	ldr	r0, [pc, #12]	; (8006fe4 <TIM2_IRQHandler+0x14>)
 8006fd6:	f7ff fb9d 	bl	8006714 <USART_TIM_RTO_Handler>
  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8006fda:	4802      	ldr	r0, [pc, #8]	; (8006fe4 <TIM2_IRQHandler+0x14>)
 8006fdc:	f7fc fa5b 	bl	8003496 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8006fe0:	bf00      	nop
 8006fe2:	bd80      	pop	{r7, pc}
 8006fe4:	20001bb8 	.word	0x20001bb8

08006fe8 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 8006fe8:	b580      	push	{r7, lr}
 8006fea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */
	USART_GPS_IRQHandler(&huart4,&hdma_memtomem_dma1_channel1);
 8006fec:	4902      	ldr	r1, [pc, #8]	; (8006ff8 <UART4_IRQHandler+0x10>)
 8006fee:	4803      	ldr	r0, [pc, #12]	; (8006ffc <UART4_IRQHandler+0x14>)
 8006ff0:	f7ff fce8 	bl	80069c4 <USART_GPS_IRQHandler>
  /* USER CODE END UART4_IRQn 0 */
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 8006ff4:	bf00      	nop
 8006ff6:	bd80      	pop	{r7, pc}
 8006ff8:	20001af0 	.word	0x20001af0
 8006ffc:	20001b38 	.word	0x20001b38

08007000 <DMA2_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA2 channel3 global interrupt.
  */
void DMA2_Channel3_IRQHandler(void)
{
 8007000:	b580      	push	{r7, lr}
 8007002:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel3_IRQn 0 */

  /* USER CODE END DMA2_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_tx);
 8007004:	4802      	ldr	r0, [pc, #8]	; (8007010 <DMA2_Channel3_IRQHandler+0x10>)
 8007006:	f7fa fb1f 	bl	8001648 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel3_IRQn 1 */

  /* USER CODE END DMA2_Channel3_IRQn 1 */
}
 800700a:	bf00      	nop
 800700c:	bd80      	pop	{r7, pc}
 800700e:	bf00      	nop
 8007010:	20001bf8 	.word	0x20001bf8

08007014 <DMA2_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA2 channel5 global interrupt.
  */
void DMA2_Channel5_IRQHandler(void)
{
 8007014:	b580      	push	{r7, lr}
 8007016:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel5_IRQn 0 */
  DMA_GNSS_Periph_IRQHandler(&hdma_uart4_rx,&hdma_memtomem_dma1_channel1,&htim2);
 8007018:	4a03      	ldr	r2, [pc, #12]	; (8007028 <DMA2_Channel5_IRQHandler+0x14>)
 800701a:	4904      	ldr	r1, [pc, #16]	; (800702c <DMA2_Channel5_IRQHandler+0x18>)
 800701c:	4804      	ldr	r0, [pc, #16]	; (8007030 <DMA2_Channel5_IRQHandler+0x1c>)
 800701e:	f7ff fc43 	bl	80068a8 <DMA_GNSS_Periph_IRQHandler>
  /* USER CODE END DMA2_Channel5_IRQn 0 */
  //HAL_DMA_IRQHandler(&hdma_uart4_rx);
  /* USER CODE BEGIN DMA2_Channel5_IRQn 1 */

  /* USER CODE END DMA2_Channel5_IRQn 1 */
}
 8007022:	bf00      	nop
 8007024:	bd80      	pop	{r7, pc}
 8007026:	bf00      	nop
 8007028:	20001bb8 	.word	0x20001bb8
 800702c:	20001af0 	.word	0x20001af0
 8007030:	20001aa8 	.word	0x20001aa8

08007034 <_sbrk>:
	}
	return len;
}

caddr_t _sbrk(int incr)
{
 8007034:	b580      	push	{r7, lr}
 8007036:	b084      	sub	sp, #16
 8007038:	af00      	add	r7, sp, #0
 800703a:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 800703c:	4b11      	ldr	r3, [pc, #68]	; (8007084 <_sbrk+0x50>)
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	2b00      	cmp	r3, #0
 8007042:	d102      	bne.n	800704a <_sbrk+0x16>
		heap_end = &end;
 8007044:	4b0f      	ldr	r3, [pc, #60]	; (8007084 <_sbrk+0x50>)
 8007046:	4a10      	ldr	r2, [pc, #64]	; (8007088 <_sbrk+0x54>)
 8007048:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 800704a:	4b0e      	ldr	r3, [pc, #56]	; (8007084 <_sbrk+0x50>)
 800704c:	681b      	ldr	r3, [r3, #0]
 800704e:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8007050:	4b0c      	ldr	r3, [pc, #48]	; (8007084 <_sbrk+0x50>)
 8007052:	681a      	ldr	r2, [r3, #0]
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	4413      	add	r3, r2
 8007058:	466a      	mov	r2, sp
 800705a:	4293      	cmp	r3, r2
 800705c:	d907      	bls.n	800706e <_sbrk+0x3a>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 800705e:	f000 f877 	bl	8007150 <__errno>
 8007062:	4602      	mov	r2, r0
 8007064:	230c      	movs	r3, #12
 8007066:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8007068:	f04f 33ff 	mov.w	r3, #4294967295
 800706c:	e006      	b.n	800707c <_sbrk+0x48>
	}

	heap_end += incr;
 800706e:	4b05      	ldr	r3, [pc, #20]	; (8007084 <_sbrk+0x50>)
 8007070:	681a      	ldr	r2, [r3, #0]
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	4413      	add	r3, r2
 8007076:	4a03      	ldr	r2, [pc, #12]	; (8007084 <_sbrk+0x50>)
 8007078:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 800707a:	68fb      	ldr	r3, [r7, #12]
}
 800707c:	4618      	mov	r0, r3
 800707e:	3710      	adds	r7, #16
 8007080:	46bd      	mov	sp, r7
 8007082:	bd80      	pop	{r7, pc}
 8007084:	20000248 	.word	0x20000248
 8007088:	20001c44 	.word	0x20001c44

0800708c <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 800708c:	b480      	push	{r7}
 800708e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8007090:	4a17      	ldr	r2, [pc, #92]	; (80070f0 <SystemInit+0x64>)
 8007092:	4b17      	ldr	r3, [pc, #92]	; (80070f0 <SystemInit+0x64>)
 8007094:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007098:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800709c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 80070a0:	4a14      	ldr	r2, [pc, #80]	; (80070f4 <SystemInit+0x68>)
 80070a2:	4b14      	ldr	r3, [pc, #80]	; (80070f4 <SystemInit+0x68>)
 80070a4:	681b      	ldr	r3, [r3, #0]
 80070a6:	f043 0301 	orr.w	r3, r3, #1
 80070aa:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 80070ac:	4b11      	ldr	r3, [pc, #68]	; (80070f4 <SystemInit+0x68>)
 80070ae:	2200      	movs	r2, #0
 80070b0:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 80070b2:	4a10      	ldr	r2, [pc, #64]	; (80070f4 <SystemInit+0x68>)
 80070b4:	4b0f      	ldr	r3, [pc, #60]	; (80070f4 <SystemInit+0x68>)
 80070b6:	681b      	ldr	r3, [r3, #0]
 80070b8:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 80070bc:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 80070c0:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 80070c2:	4b0c      	ldr	r3, [pc, #48]	; (80070f4 <SystemInit+0x68>)
 80070c4:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80070c8:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80070ca:	4a0a      	ldr	r2, [pc, #40]	; (80070f4 <SystemInit+0x68>)
 80070cc:	4b09      	ldr	r3, [pc, #36]	; (80070f4 <SystemInit+0x68>)
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80070d4:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 80070d6:	4b07      	ldr	r3, [pc, #28]	; (80070f4 <SystemInit+0x68>)
 80070d8:	2200      	movs	r2, #0
 80070da:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80070dc:	4b04      	ldr	r3, [pc, #16]	; (80070f0 <SystemInit+0x64>)
 80070de:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80070e2:	609a      	str	r2, [r3, #8]
#endif
}
 80070e4:	bf00      	nop
 80070e6:	46bd      	mov	sp, r7
 80070e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070ec:	4770      	bx	lr
 80070ee:	bf00      	nop
 80070f0:	e000ed00 	.word	0xe000ed00
 80070f4:	40021000 	.word	0x40021000

080070f8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80070f8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8007130 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 80070fc:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 80070fe:	e003      	b.n	8007108 <LoopCopyDataInit>

08007100 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8007100:	4b0c      	ldr	r3, [pc, #48]	; (8007134 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8007102:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8007104:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8007106:	3104      	adds	r1, #4

08007108 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8007108:	480b      	ldr	r0, [pc, #44]	; (8007138 <LoopForever+0xa>)
	ldr	r3, =_edata
 800710a:	4b0c      	ldr	r3, [pc, #48]	; (800713c <LoopForever+0xe>)
	adds	r2, r0, r1
 800710c:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 800710e:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8007110:	d3f6      	bcc.n	8007100 <CopyDataInit>
	ldr	r2, =_sbss
 8007112:	4a0b      	ldr	r2, [pc, #44]	; (8007140 <LoopForever+0x12>)
	b	LoopFillZerobss
 8007114:	e002      	b.n	800711c <LoopFillZerobss>

08007116 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8007116:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8007118:	f842 3b04 	str.w	r3, [r2], #4

0800711c <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 800711c:	4b09      	ldr	r3, [pc, #36]	; (8007144 <LoopForever+0x16>)
	cmp	r2, r3
 800711e:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8007120:	d3f9      	bcc.n	8007116 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8007122:	f7ff ffb3 	bl	800708c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8007126:	f000 f819 	bl	800715c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800712a:	f7ff fd0d 	bl	8006b48 <main>

0800712e <LoopForever>:

LoopForever:
    b LoopForever
 800712e:	e7fe      	b.n	800712e <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8007130:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 8007134:	0800abcc 	.word	0x0800abcc
	ldr	r0, =_sdata
 8007138:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 800713c:	20000228 	.word	0x20000228
	ldr	r2, =_sbss
 8007140:	20000228 	.word	0x20000228
	ldr	r3, = _ebss
 8007144:	20001c44 	.word	0x20001c44

08007148 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8007148:	e7fe      	b.n	8007148 <ADC1_2_IRQHandler>

0800714a <atof>:
 800714a:	2100      	movs	r1, #0
 800714c:	f001 ba74 	b.w	8008638 <strtod>

08007150 <__errno>:
 8007150:	4b01      	ldr	r3, [pc, #4]	; (8007158 <__errno+0x8>)
 8007152:	6818      	ldr	r0, [r3, #0]
 8007154:	4770      	bx	lr
 8007156:	bf00      	nop
 8007158:	20000010 	.word	0x20000010

0800715c <__libc_init_array>:
 800715c:	b570      	push	{r4, r5, r6, lr}
 800715e:	4e0d      	ldr	r6, [pc, #52]	; (8007194 <__libc_init_array+0x38>)
 8007160:	4c0d      	ldr	r4, [pc, #52]	; (8007198 <__libc_init_array+0x3c>)
 8007162:	1ba4      	subs	r4, r4, r6
 8007164:	10a4      	asrs	r4, r4, #2
 8007166:	2500      	movs	r5, #0
 8007168:	42a5      	cmp	r5, r4
 800716a:	d109      	bne.n	8007180 <__libc_init_array+0x24>
 800716c:	4e0b      	ldr	r6, [pc, #44]	; (800719c <__libc_init_array+0x40>)
 800716e:	4c0c      	ldr	r4, [pc, #48]	; (80071a0 <__libc_init_array+0x44>)
 8007170:	f003 fa92 	bl	800a698 <_init>
 8007174:	1ba4      	subs	r4, r4, r6
 8007176:	10a4      	asrs	r4, r4, #2
 8007178:	2500      	movs	r5, #0
 800717a:	42a5      	cmp	r5, r4
 800717c:	d105      	bne.n	800718a <__libc_init_array+0x2e>
 800717e:	bd70      	pop	{r4, r5, r6, pc}
 8007180:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8007184:	4798      	blx	r3
 8007186:	3501      	adds	r5, #1
 8007188:	e7ee      	b.n	8007168 <__libc_init_array+0xc>
 800718a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800718e:	4798      	blx	r3
 8007190:	3501      	adds	r5, #1
 8007192:	e7f2      	b.n	800717a <__libc_init_array+0x1e>
 8007194:	0800abc4 	.word	0x0800abc4
 8007198:	0800abc4 	.word	0x0800abc4
 800719c:	0800abc4 	.word	0x0800abc4
 80071a0:	0800abc8 	.word	0x0800abc8

080071a4 <localtime>:
 80071a4:	b538      	push	{r3, r4, r5, lr}
 80071a6:	4b07      	ldr	r3, [pc, #28]	; (80071c4 <localtime+0x20>)
 80071a8:	681c      	ldr	r4, [r3, #0]
 80071aa:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80071ac:	4605      	mov	r5, r0
 80071ae:	b91b      	cbnz	r3, 80071b8 <localtime+0x14>
 80071b0:	2024      	movs	r0, #36	; 0x24
 80071b2:	f000 f8ed 	bl	8007390 <malloc>
 80071b6:	63e0      	str	r0, [r4, #60]	; 0x3c
 80071b8:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 80071ba:	4628      	mov	r0, r5
 80071bc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80071c0:	f000 b802 	b.w	80071c8 <localtime_r>
 80071c4:	20000010 	.word	0x20000010

080071c8 <localtime_r>:
 80071c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80071cc:	460c      	mov	r4, r1
 80071ce:	4680      	mov	r8, r0
 80071d0:	f002 f86c 	bl	80092ac <__gettzinfo>
 80071d4:	4621      	mov	r1, r4
 80071d6:	4607      	mov	r7, r0
 80071d8:	4640      	mov	r0, r8
 80071da:	f002 f86b 	bl	80092b4 <gmtime_r>
 80071de:	6946      	ldr	r6, [r0, #20]
 80071e0:	f206 766c 	addw	r6, r6, #1900	; 0x76c
 80071e4:	07b3      	lsls	r3, r6, #30
 80071e6:	4604      	mov	r4, r0
 80071e8:	d105      	bne.n	80071f6 <localtime_r+0x2e>
 80071ea:	2264      	movs	r2, #100	; 0x64
 80071ec:	fb96 f3f2 	sdiv	r3, r6, r2
 80071f0:	fb02 6313 	mls	r3, r2, r3, r6
 80071f4:	b9fb      	cbnz	r3, 8007236 <localtime_r+0x6e>
 80071f6:	f44f 73c8 	mov.w	r3, #400	; 0x190
 80071fa:	fb96 f5f3 	sdiv	r5, r6, r3
 80071fe:	fb03 6515 	mls	r5, r3, r5, r6
 8007202:	fab5 f585 	clz	r5, r5
 8007206:	096d      	lsrs	r5, r5, #5
 8007208:	4b5f      	ldr	r3, [pc, #380]	; (8007388 <localtime_r+0x1c0>)
 800720a:	2230      	movs	r2, #48	; 0x30
 800720c:	fb02 3505 	mla	r5, r2, r5, r3
 8007210:	f001 fb36 	bl	8008880 <__tz_lock>
 8007214:	f001 fb36 	bl	8008884 <_tzset_unlocked>
 8007218:	4b5c      	ldr	r3, [pc, #368]	; (800738c <localtime_r+0x1c4>)
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	b1e3      	cbz	r3, 8007258 <localtime_r+0x90>
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	429e      	cmp	r6, r3
 8007222:	d10a      	bne.n	800723a <localtime_r+0x72>
 8007224:	6839      	ldr	r1, [r7, #0]
 8007226:	f8d8 3000 	ldr.w	r3, [r8]
 800722a:	69fa      	ldr	r2, [r7, #28]
 800722c:	b969      	cbnz	r1, 800724a <localtime_r+0x82>
 800722e:	4293      	cmp	r3, r2
 8007230:	db0d      	blt.n	800724e <localtime_r+0x86>
 8007232:	2301      	movs	r3, #1
 8007234:	e010      	b.n	8007258 <localtime_r+0x90>
 8007236:	2501      	movs	r5, #1
 8007238:	e7e6      	b.n	8007208 <localtime_r+0x40>
 800723a:	4630      	mov	r0, r6
 800723c:	f001 fa78 	bl	8008730 <__tzcalc_limits>
 8007240:	2800      	cmp	r0, #0
 8007242:	d1ef      	bne.n	8007224 <localtime_r+0x5c>
 8007244:	f04f 33ff 	mov.w	r3, #4294967295
 8007248:	e006      	b.n	8007258 <localtime_r+0x90>
 800724a:	4293      	cmp	r3, r2
 800724c:	db55      	blt.n	80072fa <localtime_r+0x132>
 800724e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007250:	4293      	cmp	r3, r2
 8007252:	bfac      	ite	ge
 8007254:	2300      	movge	r3, #0
 8007256:	2301      	movlt	r3, #1
 8007258:	6223      	str	r3, [r4, #32]
 800725a:	6a23      	ldr	r3, [r4, #32]
 800725c:	2b01      	cmp	r3, #1
 800725e:	bf0c      	ite	eq
 8007260:	6bf9      	ldreq	r1, [r7, #60]	; 0x3c
 8007262:	6a39      	ldrne	r1, [r7, #32]
 8007264:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 8007268:	203c      	movs	r0, #60	; 0x3c
 800726a:	fb91 f6f3 	sdiv	r6, r1, r3
 800726e:	fb03 1316 	mls	r3, r3, r6, r1
 8007272:	6861      	ldr	r1, [r4, #4]
 8007274:	fb93 f2f0 	sdiv	r2, r3, r0
 8007278:	fb00 3012 	mls	r0, r0, r2, r3
 800727c:	6823      	ldr	r3, [r4, #0]
 800727e:	1a89      	subs	r1, r1, r2
 8007280:	68a2      	ldr	r2, [r4, #8]
 8007282:	6061      	str	r1, [r4, #4]
 8007284:	1a1b      	subs	r3, r3, r0
 8007286:	1b92      	subs	r2, r2, r6
 8007288:	2b3b      	cmp	r3, #59	; 0x3b
 800728a:	6023      	str	r3, [r4, #0]
 800728c:	60a2      	str	r2, [r4, #8]
 800728e:	dd36      	ble.n	80072fe <localtime_r+0x136>
 8007290:	3101      	adds	r1, #1
 8007292:	6061      	str	r1, [r4, #4]
 8007294:	3b3c      	subs	r3, #60	; 0x3c
 8007296:	6023      	str	r3, [r4, #0]
 8007298:	6863      	ldr	r3, [r4, #4]
 800729a:	2b3b      	cmp	r3, #59	; 0x3b
 800729c:	dd35      	ble.n	800730a <localtime_r+0x142>
 800729e:	3201      	adds	r2, #1
 80072a0:	60a2      	str	r2, [r4, #8]
 80072a2:	3b3c      	subs	r3, #60	; 0x3c
 80072a4:	6063      	str	r3, [r4, #4]
 80072a6:	68a3      	ldr	r3, [r4, #8]
 80072a8:	2b17      	cmp	r3, #23
 80072aa:	dd34      	ble.n	8007316 <localtime_r+0x14e>
 80072ac:	69e2      	ldr	r2, [r4, #28]
 80072ae:	3201      	adds	r2, #1
 80072b0:	61e2      	str	r2, [r4, #28]
 80072b2:	69a2      	ldr	r2, [r4, #24]
 80072b4:	3201      	adds	r2, #1
 80072b6:	2a06      	cmp	r2, #6
 80072b8:	bfc8      	it	gt
 80072ba:	2200      	movgt	r2, #0
 80072bc:	61a2      	str	r2, [r4, #24]
 80072be:	68e2      	ldr	r2, [r4, #12]
 80072c0:	3b18      	subs	r3, #24
 80072c2:	3201      	adds	r2, #1
 80072c4:	60a3      	str	r3, [r4, #8]
 80072c6:	6923      	ldr	r3, [r4, #16]
 80072c8:	60e2      	str	r2, [r4, #12]
 80072ca:	f855 1023 	ldr.w	r1, [r5, r3, lsl #2]
 80072ce:	428a      	cmp	r2, r1
 80072d0:	dd0e      	ble.n	80072f0 <localtime_r+0x128>
 80072d2:	3301      	adds	r3, #1
 80072d4:	2b0c      	cmp	r3, #12
 80072d6:	bf0c      	ite	eq
 80072d8:	6963      	ldreq	r3, [r4, #20]
 80072da:	6123      	strne	r3, [r4, #16]
 80072dc:	eba2 0201 	sub.w	r2, r2, r1
 80072e0:	60e2      	str	r2, [r4, #12]
 80072e2:	bf01      	itttt	eq
 80072e4:	3301      	addeq	r3, #1
 80072e6:	2200      	moveq	r2, #0
 80072e8:	6122      	streq	r2, [r4, #16]
 80072ea:	6163      	streq	r3, [r4, #20]
 80072ec:	bf08      	it	eq
 80072ee:	61e2      	streq	r2, [r4, #28]
 80072f0:	f001 fac7 	bl	8008882 <__tz_unlock>
 80072f4:	4620      	mov	r0, r4
 80072f6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80072fa:	2300      	movs	r3, #0
 80072fc:	e7ac      	b.n	8007258 <localtime_r+0x90>
 80072fe:	2b00      	cmp	r3, #0
 8007300:	daca      	bge.n	8007298 <localtime_r+0xd0>
 8007302:	3901      	subs	r1, #1
 8007304:	6061      	str	r1, [r4, #4]
 8007306:	333c      	adds	r3, #60	; 0x3c
 8007308:	e7c5      	b.n	8007296 <localtime_r+0xce>
 800730a:	2b00      	cmp	r3, #0
 800730c:	dacb      	bge.n	80072a6 <localtime_r+0xde>
 800730e:	3a01      	subs	r2, #1
 8007310:	60a2      	str	r2, [r4, #8]
 8007312:	333c      	adds	r3, #60	; 0x3c
 8007314:	e7c6      	b.n	80072a4 <localtime_r+0xdc>
 8007316:	2b00      	cmp	r3, #0
 8007318:	daea      	bge.n	80072f0 <localtime_r+0x128>
 800731a:	69e2      	ldr	r2, [r4, #28]
 800731c:	3a01      	subs	r2, #1
 800731e:	61e2      	str	r2, [r4, #28]
 8007320:	69a2      	ldr	r2, [r4, #24]
 8007322:	3a01      	subs	r2, #1
 8007324:	bf48      	it	mi
 8007326:	2206      	movmi	r2, #6
 8007328:	61a2      	str	r2, [r4, #24]
 800732a:	68e2      	ldr	r2, [r4, #12]
 800732c:	3318      	adds	r3, #24
 800732e:	3a01      	subs	r2, #1
 8007330:	60e2      	str	r2, [r4, #12]
 8007332:	60a3      	str	r3, [r4, #8]
 8007334:	2a00      	cmp	r2, #0
 8007336:	d1db      	bne.n	80072f0 <localtime_r+0x128>
 8007338:	6923      	ldr	r3, [r4, #16]
 800733a:	3b01      	subs	r3, #1
 800733c:	d405      	bmi.n	800734a <localtime_r+0x182>
 800733e:	6123      	str	r3, [r4, #16]
 8007340:	6923      	ldr	r3, [r4, #16]
 8007342:	f855 3023 	ldr.w	r3, [r5, r3, lsl #2]
 8007346:	60e3      	str	r3, [r4, #12]
 8007348:	e7d2      	b.n	80072f0 <localtime_r+0x128>
 800734a:	230b      	movs	r3, #11
 800734c:	6123      	str	r3, [r4, #16]
 800734e:	6963      	ldr	r3, [r4, #20]
 8007350:	1e5a      	subs	r2, r3, #1
 8007352:	f012 0f03 	tst.w	r2, #3
 8007356:	6162      	str	r2, [r4, #20]
 8007358:	f203 726b 	addw	r2, r3, #1899	; 0x76b
 800735c:	d105      	bne.n	800736a <localtime_r+0x1a2>
 800735e:	2164      	movs	r1, #100	; 0x64
 8007360:	fb92 f3f1 	sdiv	r3, r2, r1
 8007364:	fb01 2313 	mls	r3, r1, r3, r2
 8007368:	b963      	cbnz	r3, 8007384 <localtime_r+0x1bc>
 800736a:	f44f 71c8 	mov.w	r1, #400	; 0x190
 800736e:	fb92 f3f1 	sdiv	r3, r2, r1
 8007372:	fb01 2313 	mls	r3, r1, r3, r2
 8007376:	fab3 f383 	clz	r3, r3
 800737a:	095b      	lsrs	r3, r3, #5
 800737c:	f503 73b6 	add.w	r3, r3, #364	; 0x16c
 8007380:	61e3      	str	r3, [r4, #28]
 8007382:	e7dd      	b.n	8007340 <localtime_r+0x178>
 8007384:	2301      	movs	r3, #1
 8007386:	e7f9      	b.n	800737c <localtime_r+0x1b4>
 8007388:	0800a83c 	.word	0x0800a83c
 800738c:	20000270 	.word	0x20000270

08007390 <malloc>:
 8007390:	4b02      	ldr	r3, [pc, #8]	; (800739c <malloc+0xc>)
 8007392:	4601      	mov	r1, r0
 8007394:	6818      	ldr	r0, [r3, #0]
 8007396:	f000 bac9 	b.w	800792c <_malloc_r>
 800739a:	bf00      	nop
 800739c:	20000010 	.word	0x20000010

080073a0 <free>:
 80073a0:	4b02      	ldr	r3, [pc, #8]	; (80073ac <free+0xc>)
 80073a2:	4601      	mov	r1, r0
 80073a4:	6818      	ldr	r0, [r3, #0]
 80073a6:	f000 ba73 	b.w	8007890 <_free_r>
 80073aa:	bf00      	nop
 80073ac:	20000010 	.word	0x20000010

080073b0 <memcpy>:
 80073b0:	b510      	push	{r4, lr}
 80073b2:	1e43      	subs	r3, r0, #1
 80073b4:	440a      	add	r2, r1
 80073b6:	4291      	cmp	r1, r2
 80073b8:	d100      	bne.n	80073bc <memcpy+0xc>
 80073ba:	bd10      	pop	{r4, pc}
 80073bc:	f811 4b01 	ldrb.w	r4, [r1], #1
 80073c0:	f803 4f01 	strb.w	r4, [r3, #1]!
 80073c4:	e7f7      	b.n	80073b6 <memcpy+0x6>

080073c6 <memset>:
 80073c6:	4402      	add	r2, r0
 80073c8:	4603      	mov	r3, r0
 80073ca:	4293      	cmp	r3, r2
 80073cc:	d100      	bne.n	80073d0 <memset+0xa>
 80073ce:	4770      	bx	lr
 80073d0:	f803 1b01 	strb.w	r1, [r3], #1
 80073d4:	e7f9      	b.n	80073ca <memset+0x4>
	...

080073d8 <validate_structure>:
 80073d8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80073da:	6801      	ldr	r1, [r0, #0]
 80073dc:	293b      	cmp	r1, #59	; 0x3b
 80073de:	4604      	mov	r4, r0
 80073e0:	d911      	bls.n	8007406 <validate_structure+0x2e>
 80073e2:	223c      	movs	r2, #60	; 0x3c
 80073e4:	4668      	mov	r0, sp
 80073e6:	f001 fbd5 	bl	8008b94 <div>
 80073ea:	9a01      	ldr	r2, [sp, #4]
 80073ec:	6863      	ldr	r3, [r4, #4]
 80073ee:	9900      	ldr	r1, [sp, #0]
 80073f0:	2a00      	cmp	r2, #0
 80073f2:	440b      	add	r3, r1
 80073f4:	6063      	str	r3, [r4, #4]
 80073f6:	bfbb      	ittet	lt
 80073f8:	323c      	addlt	r2, #60	; 0x3c
 80073fa:	f103 33ff 	addlt.w	r3, r3, #4294967295
 80073fe:	6022      	strge	r2, [r4, #0]
 8007400:	6022      	strlt	r2, [r4, #0]
 8007402:	bfb8      	it	lt
 8007404:	6063      	strlt	r3, [r4, #4]
 8007406:	6861      	ldr	r1, [r4, #4]
 8007408:	293b      	cmp	r1, #59	; 0x3b
 800740a:	d911      	bls.n	8007430 <validate_structure+0x58>
 800740c:	223c      	movs	r2, #60	; 0x3c
 800740e:	4668      	mov	r0, sp
 8007410:	f001 fbc0 	bl	8008b94 <div>
 8007414:	9a01      	ldr	r2, [sp, #4]
 8007416:	68a3      	ldr	r3, [r4, #8]
 8007418:	9900      	ldr	r1, [sp, #0]
 800741a:	2a00      	cmp	r2, #0
 800741c:	440b      	add	r3, r1
 800741e:	60a3      	str	r3, [r4, #8]
 8007420:	bfbb      	ittet	lt
 8007422:	323c      	addlt	r2, #60	; 0x3c
 8007424:	f103 33ff 	addlt.w	r3, r3, #4294967295
 8007428:	6062      	strge	r2, [r4, #4]
 800742a:	6062      	strlt	r2, [r4, #4]
 800742c:	bfb8      	it	lt
 800742e:	60a3      	strlt	r3, [r4, #8]
 8007430:	68a1      	ldr	r1, [r4, #8]
 8007432:	2917      	cmp	r1, #23
 8007434:	d911      	bls.n	800745a <validate_structure+0x82>
 8007436:	2218      	movs	r2, #24
 8007438:	4668      	mov	r0, sp
 800743a:	f001 fbab 	bl	8008b94 <div>
 800743e:	9a01      	ldr	r2, [sp, #4]
 8007440:	68e3      	ldr	r3, [r4, #12]
 8007442:	9900      	ldr	r1, [sp, #0]
 8007444:	2a00      	cmp	r2, #0
 8007446:	440b      	add	r3, r1
 8007448:	60e3      	str	r3, [r4, #12]
 800744a:	bfbb      	ittet	lt
 800744c:	3218      	addlt	r2, #24
 800744e:	f103 33ff 	addlt.w	r3, r3, #4294967295
 8007452:	60a2      	strge	r2, [r4, #8]
 8007454:	60a2      	strlt	r2, [r4, #8]
 8007456:	bfb8      	it	lt
 8007458:	60e3      	strlt	r3, [r4, #12]
 800745a:	6921      	ldr	r1, [r4, #16]
 800745c:	290b      	cmp	r1, #11
 800745e:	d911      	bls.n	8007484 <validate_structure+0xac>
 8007460:	220c      	movs	r2, #12
 8007462:	4668      	mov	r0, sp
 8007464:	f001 fb96 	bl	8008b94 <div>
 8007468:	9a01      	ldr	r2, [sp, #4]
 800746a:	6963      	ldr	r3, [r4, #20]
 800746c:	9900      	ldr	r1, [sp, #0]
 800746e:	2a00      	cmp	r2, #0
 8007470:	440b      	add	r3, r1
 8007472:	6163      	str	r3, [r4, #20]
 8007474:	bfbb      	ittet	lt
 8007476:	320c      	addlt	r2, #12
 8007478:	f103 33ff 	addlt.w	r3, r3, #4294967295
 800747c:	6122      	strge	r2, [r4, #16]
 800747e:	6122      	strlt	r2, [r4, #16]
 8007480:	bfb8      	it	lt
 8007482:	6163      	strlt	r3, [r4, #20]
 8007484:	6963      	ldr	r3, [r4, #20]
 8007486:	0799      	lsls	r1, r3, #30
 8007488:	d143      	bne.n	8007512 <validate_structure+0x13a>
 800748a:	2164      	movs	r1, #100	; 0x64
 800748c:	fb93 f2f1 	sdiv	r2, r3, r1
 8007490:	fb01 3212 	mls	r2, r1, r2, r3
 8007494:	2a00      	cmp	r2, #0
 8007496:	d13e      	bne.n	8007516 <validate_structure+0x13e>
 8007498:	f203 736c 	addw	r3, r3, #1900	; 0x76c
 800749c:	f44f 71c8 	mov.w	r1, #400	; 0x190
 80074a0:	fb93 f2f1 	sdiv	r2, r3, r1
 80074a4:	fb01 3312 	mls	r3, r1, r2, r3
 80074a8:	2b00      	cmp	r3, #0
 80074aa:	bf14      	ite	ne
 80074ac:	231c      	movne	r3, #28
 80074ae:	231d      	moveq	r3, #29
 80074b0:	68e2      	ldr	r2, [r4, #12]
 80074b2:	2a00      	cmp	r2, #0
 80074b4:	dd31      	ble.n	800751a <validate_structure+0x142>
 80074b6:	4f37      	ldr	r7, [pc, #220]	; (8007594 <validate_structure+0x1bc>)
 80074b8:	2602      	movs	r6, #2
 80074ba:	f04f 0e00 	mov.w	lr, #0
 80074be:	2064      	movs	r0, #100	; 0x64
 80074c0:	f44f 75c8 	mov.w	r5, #400	; 0x190
 80074c4:	6921      	ldr	r1, [r4, #16]
 80074c6:	68e2      	ldr	r2, [r4, #12]
 80074c8:	2901      	cmp	r1, #1
 80074ca:	d05d      	beq.n	8007588 <validate_structure+0x1b0>
 80074cc:	f857 c021 	ldr.w	ip, [r7, r1, lsl #2]
 80074d0:	4562      	cmp	r2, ip
 80074d2:	dd2c      	ble.n	800752e <validate_structure+0x156>
 80074d4:	3101      	adds	r1, #1
 80074d6:	eba2 020c 	sub.w	r2, r2, ip
 80074da:	290c      	cmp	r1, #12
 80074dc:	60e2      	str	r2, [r4, #12]
 80074de:	6121      	str	r1, [r4, #16]
 80074e0:	d1f0      	bne.n	80074c4 <validate_structure+0xec>
 80074e2:	6963      	ldr	r3, [r4, #20]
 80074e4:	f8c4 e010 	str.w	lr, [r4, #16]
 80074e8:	1c5a      	adds	r2, r3, #1
 80074ea:	0791      	lsls	r1, r2, #30
 80074ec:	6162      	str	r2, [r4, #20]
 80074ee:	d147      	bne.n	8007580 <validate_structure+0x1a8>
 80074f0:	fb92 f1f0 	sdiv	r1, r2, r0
 80074f4:	fb00 2211 	mls	r2, r0, r1, r2
 80074f8:	2a00      	cmp	r2, #0
 80074fa:	d143      	bne.n	8007584 <validate_structure+0x1ac>
 80074fc:	f203 736d 	addw	r3, r3, #1901	; 0x76d
 8007500:	fb93 f2f5 	sdiv	r2, r3, r5
 8007504:	fb05 3312 	mls	r3, r5, r2, r3
 8007508:	2b00      	cmp	r3, #0
 800750a:	bf14      	ite	ne
 800750c:	231c      	movne	r3, #28
 800750e:	231d      	moveq	r3, #29
 8007510:	e7d8      	b.n	80074c4 <validate_structure+0xec>
 8007512:	231c      	movs	r3, #28
 8007514:	e7cc      	b.n	80074b0 <validate_structure+0xd8>
 8007516:	231d      	movs	r3, #29
 8007518:	e7ca      	b.n	80074b0 <validate_structure+0xd8>
 800751a:	4f1e      	ldr	r7, [pc, #120]	; (8007594 <validate_structure+0x1bc>)
 800751c:	260b      	movs	r6, #11
 800751e:	2064      	movs	r0, #100	; 0x64
 8007520:	f44f 75c8 	mov.w	r5, #400	; 0x190
 8007524:	f8d4 e00c 	ldr.w	lr, [r4, #12]
 8007528:	f1be 0f00 	cmp.w	lr, #0
 800752c:	dd01      	ble.n	8007532 <validate_structure+0x15a>
 800752e:	b003      	add	sp, #12
 8007530:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007532:	6921      	ldr	r1, [r4, #16]
 8007534:	3901      	subs	r1, #1
 8007536:	6121      	str	r1, [r4, #16]
 8007538:	3101      	adds	r1, #1
 800753a:	d114      	bne.n	8007566 <validate_structure+0x18e>
 800753c:	6963      	ldr	r3, [r4, #20]
 800753e:	6126      	str	r6, [r4, #16]
 8007540:	1e59      	subs	r1, r3, #1
 8007542:	078a      	lsls	r2, r1, #30
 8007544:	6161      	str	r1, [r4, #20]
 8007546:	d117      	bne.n	8007578 <validate_structure+0x1a0>
 8007548:	fb91 f2f0 	sdiv	r2, r1, r0
 800754c:	fb00 1112 	mls	r1, r0, r2, r1
 8007550:	b9a1      	cbnz	r1, 800757c <validate_structure+0x1a4>
 8007552:	f203 736b 	addw	r3, r3, #1899	; 0x76b
 8007556:	fb93 f2f5 	sdiv	r2, r3, r5
 800755a:	fb05 3312 	mls	r3, r5, r2, r3
 800755e:	2b00      	cmp	r3, #0
 8007560:	bf14      	ite	ne
 8007562:	231c      	movne	r3, #28
 8007564:	231d      	moveq	r3, #29
 8007566:	6922      	ldr	r2, [r4, #16]
 8007568:	2a01      	cmp	r2, #1
 800756a:	bf14      	ite	ne
 800756c:	f857 2022 	ldrne.w	r2, [r7, r2, lsl #2]
 8007570:	461a      	moveq	r2, r3
 8007572:	4472      	add	r2, lr
 8007574:	60e2      	str	r2, [r4, #12]
 8007576:	e7d5      	b.n	8007524 <validate_structure+0x14c>
 8007578:	231c      	movs	r3, #28
 800757a:	e7f4      	b.n	8007566 <validate_structure+0x18e>
 800757c:	231d      	movs	r3, #29
 800757e:	e7f2      	b.n	8007566 <validate_structure+0x18e>
 8007580:	231c      	movs	r3, #28
 8007582:	e79f      	b.n	80074c4 <validate_structure+0xec>
 8007584:	231d      	movs	r3, #29
 8007586:	e79d      	b.n	80074c4 <validate_structure+0xec>
 8007588:	4293      	cmp	r3, r2
 800758a:	dad0      	bge.n	800752e <validate_structure+0x156>
 800758c:	1ad2      	subs	r2, r2, r3
 800758e:	60e2      	str	r2, [r4, #12]
 8007590:	6126      	str	r6, [r4, #16]
 8007592:	e797      	b.n	80074c4 <validate_structure+0xec>
 8007594:	0800a7dc 	.word	0x0800a7dc

08007598 <mktime>:
 8007598:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800759c:	4681      	mov	r9, r0
 800759e:	f001 fe85 	bl	80092ac <__gettzinfo>
 80075a2:	4680      	mov	r8, r0
 80075a4:	4648      	mov	r0, r9
 80075a6:	f7ff ff17 	bl	80073d8 <validate_structure>
 80075aa:	e899 0081 	ldmia.w	r9, {r0, r7}
 80075ae:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80075b2:	4ab4      	ldr	r2, [pc, #720]	; (8007884 <mktime+0x2ec>)
 80075b4:	f8d9 400c 	ldr.w	r4, [r9, #12]
 80075b8:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80075bc:	253c      	movs	r5, #60	; 0x3c
 80075be:	fb05 0707 	mla	r7, r5, r7, r0
 80075c2:	f8d9 0008 	ldr.w	r0, [r9, #8]
 80075c6:	f44f 6561 	mov.w	r5, #3600	; 0xe10
 80075ca:	3c01      	subs	r4, #1
 80075cc:	2b01      	cmp	r3, #1
 80075ce:	fb05 7000 	mla	r0, r5, r0, r7
 80075d2:	4414      	add	r4, r2
 80075d4:	f8d9 3014 	ldr.w	r3, [r9, #20]
 80075d8:	dd11      	ble.n	80075fe <mktime+0x66>
 80075da:	0799      	lsls	r1, r3, #30
 80075dc:	d10f      	bne.n	80075fe <mktime+0x66>
 80075de:	2164      	movs	r1, #100	; 0x64
 80075e0:	fb93 f2f1 	sdiv	r2, r3, r1
 80075e4:	fb01 3212 	mls	r2, r1, r2, r3
 80075e8:	b942      	cbnz	r2, 80075fc <mktime+0x64>
 80075ea:	f203 756c 	addw	r5, r3, #1900	; 0x76c
 80075ee:	f44f 71c8 	mov.w	r1, #400	; 0x190
 80075f2:	fb95 f2f1 	sdiv	r2, r5, r1
 80075f6:	fb01 5212 	mls	r2, r1, r2, r5
 80075fa:	b902      	cbnz	r2, 80075fe <mktime+0x66>
 80075fc:	3401      	adds	r4, #1
 80075fe:	f503 521c 	add.w	r2, r3, #9984	; 0x2700
 8007602:	3210      	adds	r2, #16
 8007604:	f644 6120 	movw	r1, #20000	; 0x4e20
 8007608:	428a      	cmp	r2, r1
 800760a:	f8c9 401c 	str.w	r4, [r9, #28]
 800760e:	f200 812d 	bhi.w	800786c <mktime+0x2d4>
 8007612:	2b46      	cmp	r3, #70	; 0x46
 8007614:	dd70      	ble.n	80076f8 <mktime+0x160>
 8007616:	2546      	movs	r5, #70	; 0x46
 8007618:	f240 176d 	movw	r7, #365	; 0x16d
 800761c:	2164      	movs	r1, #100	; 0x64
 800761e:	f44f 76c8 	mov.w	r6, #400	; 0x190
 8007622:	07aa      	lsls	r2, r5, #30
 8007624:	d162      	bne.n	80076ec <mktime+0x154>
 8007626:	fb95 f2f1 	sdiv	r2, r5, r1
 800762a:	fb01 5212 	mls	r2, r1, r2, r5
 800762e:	2a00      	cmp	r2, #0
 8007630:	d15f      	bne.n	80076f2 <mktime+0x15a>
 8007632:	f205 7e6c 	addw	lr, r5, #1900	; 0x76c
 8007636:	fb9e f2f6 	sdiv	r2, lr, r6
 800763a:	fb06 e212 	mls	r2, r6, r2, lr
 800763e:	2a00      	cmp	r2, #0
 8007640:	bf14      	ite	ne
 8007642:	463a      	movne	r2, r7
 8007644:	f44f 72b7 	moveq.w	r2, #366	; 0x16e
 8007648:	3501      	adds	r5, #1
 800764a:	42ab      	cmp	r3, r5
 800764c:	4414      	add	r4, r2
 800764e:	d1e8      	bne.n	8007622 <mktime+0x8a>
 8007650:	4f8d      	ldr	r7, [pc, #564]	; (8007888 <mktime+0x2f0>)
 8007652:	fb07 0704 	mla	r7, r7, r4, r0
 8007656:	f001 f913 	bl	8008880 <__tz_lock>
 800765a:	f001 f913 	bl	8008884 <_tzset_unlocked>
 800765e:	4b8b      	ldr	r3, [pc, #556]	; (800788c <mktime+0x2f4>)
 8007660:	681e      	ldr	r6, [r3, #0]
 8007662:	2e00      	cmp	r6, #0
 8007664:	f000 810a 	beq.w	800787c <mktime+0x2e4>
 8007668:	f8d9 3020 	ldr.w	r3, [r9, #32]
 800766c:	f8d9 0014 	ldr.w	r0, [r9, #20]
 8007670:	2b01      	cmp	r3, #1
 8007672:	bfa8      	it	ge
 8007674:	2301      	movge	r3, #1
 8007676:	469a      	mov	sl, r3
 8007678:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800767c:	f200 706c 	addw	r0, r0, #1900	; 0x76c
 8007680:	4298      	cmp	r0, r3
 8007682:	d17c      	bne.n	800777e <mktime+0x1e6>
 8007684:	f8d8 2038 	ldr.w	r2, [r8, #56]	; 0x38
 8007688:	f8d8 3020 	ldr.w	r3, [r8, #32]
 800768c:	f8d8 003c 	ldr.w	r0, [r8, #60]	; 0x3c
 8007690:	f8d8 101c 	ldr.w	r1, [r8, #28]
 8007694:	1ad6      	subs	r6, r2, r3
 8007696:	42b7      	cmp	r7, r6
 8007698:	eba1 0100 	sub.w	r1, r1, r0
 800769c:	da76      	bge.n	800778c <mktime+0x1f4>
 800769e:	f8d8 2000 	ldr.w	r2, [r8]
 80076a2:	2a00      	cmp	r2, #0
 80076a4:	d076      	beq.n	8007794 <mktime+0x1fc>
 80076a6:	428f      	cmp	r7, r1
 80076a8:	f2c0 80e3 	blt.w	8007872 <mktime+0x2da>
 80076ac:	42b7      	cmp	r7, r6
 80076ae:	bfac      	ite	ge
 80076b0:	2600      	movge	r6, #0
 80076b2:	2601      	movlt	r6, #1
 80076b4:	f1ba 0f00 	cmp.w	sl, #0
 80076b8:	da72      	bge.n	80077a0 <mktime+0x208>
 80076ba:	2e01      	cmp	r6, #1
 80076bc:	f040 80de 	bne.w	800787c <mktime+0x2e4>
 80076c0:	f8d8 503c 	ldr.w	r5, [r8, #60]	; 0x3c
 80076c4:	2601      	movs	r6, #1
 80076c6:	443d      	add	r5, r7
 80076c8:	f001 f8db 	bl	8008882 <__tz_unlock>
 80076cc:	3404      	adds	r4, #4
 80076ce:	2307      	movs	r3, #7
 80076d0:	fb94 f3f3 	sdiv	r3, r4, r3
 80076d4:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 80076d8:	1ae4      	subs	r4, r4, r3
 80076da:	bf48      	it	mi
 80076dc:	3407      	addmi	r4, #7
 80076de:	f8c9 6020 	str.w	r6, [r9, #32]
 80076e2:	f8c9 4018 	str.w	r4, [r9, #24]
 80076e6:	4628      	mov	r0, r5
 80076e8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80076ec:	f240 126d 	movw	r2, #365	; 0x16d
 80076f0:	e7aa      	b.n	8007648 <mktime+0xb0>
 80076f2:	f44f 72b7 	mov.w	r2, #366	; 0x16e
 80076f6:	e7a7      	b.n	8007648 <mktime+0xb0>
 80076f8:	d01e      	beq.n	8007738 <mktime+0x1a0>
 80076fa:	2245      	movs	r2, #69	; 0x45
 80076fc:	f240 176d 	movw	r7, #365	; 0x16d
 8007700:	2564      	movs	r5, #100	; 0x64
 8007702:	f44f 76c8 	mov.w	r6, #400	; 0x190
 8007706:	429a      	cmp	r2, r3
 8007708:	dc18      	bgt.n	800773c <mktime+0x1a4>
 800770a:	079d      	lsls	r5, r3, #30
 800770c:	d131      	bne.n	8007772 <mktime+0x1da>
 800770e:	2164      	movs	r1, #100	; 0x64
 8007710:	fb93 f2f1 	sdiv	r2, r3, r1
 8007714:	fb01 3212 	mls	r2, r1, r2, r3
 8007718:	bb72      	cbnz	r2, 8007778 <mktime+0x1e0>
 800771a:	f203 756c 	addw	r5, r3, #1900	; 0x76c
 800771e:	f44f 71c8 	mov.w	r1, #400	; 0x190
 8007722:	fb95 f2f1 	sdiv	r2, r5, r1
 8007726:	fb01 5212 	mls	r2, r1, r2, r5
 800772a:	2a00      	cmp	r2, #0
 800772c:	f240 126d 	movw	r2, #365	; 0x16d
 8007730:	bf08      	it	eq
 8007732:	f44f 72b7 	moveq.w	r2, #366	; 0x16e
 8007736:	1aa4      	subs	r4, r4, r2
 8007738:	461d      	mov	r5, r3
 800773a:	e789      	b.n	8007650 <mktime+0xb8>
 800773c:	0791      	lsls	r1, r2, #30
 800773e:	d112      	bne.n	8007766 <mktime+0x1ce>
 8007740:	fb92 f1f5 	sdiv	r1, r2, r5
 8007744:	fb05 2111 	mls	r1, r5, r1, r2
 8007748:	b981      	cbnz	r1, 800776c <mktime+0x1d4>
 800774a:	f202 7e6c 	addw	lr, r2, #1900	; 0x76c
 800774e:	fb9e f1f6 	sdiv	r1, lr, r6
 8007752:	fb06 e111 	mls	r1, r6, r1, lr
 8007756:	2900      	cmp	r1, #0
 8007758:	bf14      	ite	ne
 800775a:	4639      	movne	r1, r7
 800775c:	f44f 71b7 	moveq.w	r1, #366	; 0x16e
 8007760:	1a64      	subs	r4, r4, r1
 8007762:	3a01      	subs	r2, #1
 8007764:	e7cf      	b.n	8007706 <mktime+0x16e>
 8007766:	f240 116d 	movw	r1, #365	; 0x16d
 800776a:	e7f9      	b.n	8007760 <mktime+0x1c8>
 800776c:	f44f 71b7 	mov.w	r1, #366	; 0x16e
 8007770:	e7f6      	b.n	8007760 <mktime+0x1c8>
 8007772:	f240 126d 	movw	r2, #365	; 0x16d
 8007776:	e7de      	b.n	8007736 <mktime+0x19e>
 8007778:	f44f 72b7 	mov.w	r2, #366	; 0x16e
 800777c:	e7db      	b.n	8007736 <mktime+0x19e>
 800777e:	f000 ffd7 	bl	8008730 <__tzcalc_limits>
 8007782:	2800      	cmp	r0, #0
 8007784:	f47f af7e 	bne.w	8007684 <mktime+0xec>
 8007788:	4656      	mov	r6, sl
 800778a:	e796      	b.n	80076ba <mktime+0x122>
 800778c:	1a12      	subs	r2, r2, r0
 800778e:	4297      	cmp	r7, r2
 8007790:	dbfa      	blt.n	8007788 <mktime+0x1f0>
 8007792:	e784      	b.n	800769e <mktime+0x106>
 8007794:	428f      	cmp	r7, r1
 8007796:	db89      	blt.n	80076ac <mktime+0x114>
 8007798:	f1ba 0f00 	cmp.w	sl, #0
 800779c:	db90      	blt.n	80076c0 <mktime+0x128>
 800779e:	2601      	movs	r6, #1
 80077a0:	ea8a 0a06 	eor.w	sl, sl, r6
 80077a4:	f1ba 0f01 	cmp.w	sl, #1
 80077a8:	d187      	bne.n	80076ba <mktime+0x122>
 80077aa:	1a1b      	subs	r3, r3, r0
 80077ac:	b906      	cbnz	r6, 80077b0 <mktime+0x218>
 80077ae:	425b      	negs	r3, r3
 80077b0:	f8d9 2000 	ldr.w	r2, [r9]
 80077b4:	f8d9 a00c 	ldr.w	sl, [r9, #12]
 80077b8:	441a      	add	r2, r3
 80077ba:	f8c9 2000 	str.w	r2, [r9]
 80077be:	4648      	mov	r0, r9
 80077c0:	441f      	add	r7, r3
 80077c2:	f7ff fe09 	bl	80073d8 <validate_structure>
 80077c6:	f8d9 300c 	ldr.w	r3, [r9, #12]
 80077ca:	ebb3 030a 	subs.w	r3, r3, sl
 80077ce:	f43f af74 	beq.w	80076ba <mktime+0x122>
 80077d2:	2b01      	cmp	r3, #1
 80077d4:	dc21      	bgt.n	800781a <mktime+0x282>
 80077d6:	1c98      	adds	r0, r3, #2
 80077d8:	bfd8      	it	le
 80077da:	2301      	movle	r3, #1
 80077dc:	f8d9 201c 	ldr.w	r2, [r9, #28]
 80077e0:	441c      	add	r4, r3
 80077e2:	189b      	adds	r3, r3, r2
 80077e4:	d522      	bpl.n	800782c <mktime+0x294>
 80077e6:	1e6a      	subs	r2, r5, #1
 80077e8:	0791      	lsls	r1, r2, #30
 80077ea:	d119      	bne.n	8007820 <mktime+0x288>
 80077ec:	2164      	movs	r1, #100	; 0x64
 80077ee:	fb92 f3f1 	sdiv	r3, r2, r1
 80077f2:	fb01 2313 	mls	r3, r1, r3, r2
 80077f6:	b9b3      	cbnz	r3, 8007826 <mktime+0x28e>
 80077f8:	f205 756b 	addw	r5, r5, #1899	; 0x76b
 80077fc:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8007800:	fb95 f3f2 	sdiv	r3, r5, r2
 8007804:	fb02 5513 	mls	r5, r2, r3, r5
 8007808:	2d00      	cmp	r5, #0
 800780a:	f240 136d 	movw	r3, #365	; 0x16d
 800780e:	bf18      	it	ne
 8007810:	f44f 73b6 	movne.w	r3, #364	; 0x16c
 8007814:	f8c9 301c 	str.w	r3, [r9, #28]
 8007818:	e74f      	b.n	80076ba <mktime+0x122>
 800781a:	f04f 33ff 	mov.w	r3, #4294967295
 800781e:	e7dd      	b.n	80077dc <mktime+0x244>
 8007820:	f44f 73b6 	mov.w	r3, #364	; 0x16c
 8007824:	e7f6      	b.n	8007814 <mktime+0x27c>
 8007826:	f240 136d 	movw	r3, #365	; 0x16d
 800782a:	e7f3      	b.n	8007814 <mktime+0x27c>
 800782c:	07aa      	lsls	r2, r5, #30
 800782e:	d117      	bne.n	8007860 <mktime+0x2c8>
 8007830:	2164      	movs	r1, #100	; 0x64
 8007832:	fb95 f2f1 	sdiv	r2, r5, r1
 8007836:	fb01 5212 	mls	r2, r1, r2, r5
 800783a:	b9a2      	cbnz	r2, 8007866 <mktime+0x2ce>
 800783c:	f205 756c 	addw	r5, r5, #1900	; 0x76c
 8007840:	f44f 71c8 	mov.w	r1, #400	; 0x190
 8007844:	fb95 f2f1 	sdiv	r2, r5, r1
 8007848:	fb01 5512 	mls	r5, r1, r2, r5
 800784c:	2d00      	cmp	r5, #0
 800784e:	f240 126d 	movw	r2, #365	; 0x16d
 8007852:	bf08      	it	eq
 8007854:	f44f 72b7 	moveq.w	r2, #366	; 0x16e
 8007858:	429a      	cmp	r2, r3
 800785a:	bfd8      	it	le
 800785c:	1a9b      	suble	r3, r3, r2
 800785e:	e7d9      	b.n	8007814 <mktime+0x27c>
 8007860:	f240 126d 	movw	r2, #365	; 0x16d
 8007864:	e7f8      	b.n	8007858 <mktime+0x2c0>
 8007866:	f44f 72b7 	mov.w	r2, #366	; 0x16e
 800786a:	e7f5      	b.n	8007858 <mktime+0x2c0>
 800786c:	f04f 35ff 	mov.w	r5, #4294967295
 8007870:	e739      	b.n	80076e6 <mktime+0x14e>
 8007872:	f1ba 0f00 	cmp.w	sl, #0
 8007876:	f04f 0600 	mov.w	r6, #0
 800787a:	da91      	bge.n	80077a0 <mktime+0x208>
 800787c:	f8d8 5020 	ldr.w	r5, [r8, #32]
 8007880:	443d      	add	r5, r7
 8007882:	e721      	b.n	80076c8 <mktime+0x130>
 8007884:	0800a80c 	.word	0x0800a80c
 8007888:	00015180 	.word	0x00015180
 800788c:	20000270 	.word	0x20000270

08007890 <_free_r>:
 8007890:	b538      	push	{r3, r4, r5, lr}
 8007892:	4605      	mov	r5, r0
 8007894:	2900      	cmp	r1, #0
 8007896:	d045      	beq.n	8007924 <_free_r+0x94>
 8007898:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800789c:	1f0c      	subs	r4, r1, #4
 800789e:	2b00      	cmp	r3, #0
 80078a0:	bfb8      	it	lt
 80078a2:	18e4      	addlt	r4, r4, r3
 80078a4:	f001 fdc6 	bl	8009434 <__malloc_lock>
 80078a8:	4a1f      	ldr	r2, [pc, #124]	; (8007928 <_free_r+0x98>)
 80078aa:	6813      	ldr	r3, [r2, #0]
 80078ac:	4610      	mov	r0, r2
 80078ae:	b933      	cbnz	r3, 80078be <_free_r+0x2e>
 80078b0:	6063      	str	r3, [r4, #4]
 80078b2:	6014      	str	r4, [r2, #0]
 80078b4:	4628      	mov	r0, r5
 80078b6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80078ba:	f001 bdbc 	b.w	8009436 <__malloc_unlock>
 80078be:	42a3      	cmp	r3, r4
 80078c0:	d90c      	bls.n	80078dc <_free_r+0x4c>
 80078c2:	6821      	ldr	r1, [r4, #0]
 80078c4:	1862      	adds	r2, r4, r1
 80078c6:	4293      	cmp	r3, r2
 80078c8:	bf04      	itt	eq
 80078ca:	681a      	ldreq	r2, [r3, #0]
 80078cc:	685b      	ldreq	r3, [r3, #4]
 80078ce:	6063      	str	r3, [r4, #4]
 80078d0:	bf04      	itt	eq
 80078d2:	1852      	addeq	r2, r2, r1
 80078d4:	6022      	streq	r2, [r4, #0]
 80078d6:	6004      	str	r4, [r0, #0]
 80078d8:	e7ec      	b.n	80078b4 <_free_r+0x24>
 80078da:	4613      	mov	r3, r2
 80078dc:	685a      	ldr	r2, [r3, #4]
 80078de:	b10a      	cbz	r2, 80078e4 <_free_r+0x54>
 80078e0:	42a2      	cmp	r2, r4
 80078e2:	d9fa      	bls.n	80078da <_free_r+0x4a>
 80078e4:	6819      	ldr	r1, [r3, #0]
 80078e6:	1858      	adds	r0, r3, r1
 80078e8:	42a0      	cmp	r0, r4
 80078ea:	d10b      	bne.n	8007904 <_free_r+0x74>
 80078ec:	6820      	ldr	r0, [r4, #0]
 80078ee:	4401      	add	r1, r0
 80078f0:	1858      	adds	r0, r3, r1
 80078f2:	4282      	cmp	r2, r0
 80078f4:	6019      	str	r1, [r3, #0]
 80078f6:	d1dd      	bne.n	80078b4 <_free_r+0x24>
 80078f8:	6810      	ldr	r0, [r2, #0]
 80078fa:	6852      	ldr	r2, [r2, #4]
 80078fc:	605a      	str	r2, [r3, #4]
 80078fe:	4401      	add	r1, r0
 8007900:	6019      	str	r1, [r3, #0]
 8007902:	e7d7      	b.n	80078b4 <_free_r+0x24>
 8007904:	d902      	bls.n	800790c <_free_r+0x7c>
 8007906:	230c      	movs	r3, #12
 8007908:	602b      	str	r3, [r5, #0]
 800790a:	e7d3      	b.n	80078b4 <_free_r+0x24>
 800790c:	6820      	ldr	r0, [r4, #0]
 800790e:	1821      	adds	r1, r4, r0
 8007910:	428a      	cmp	r2, r1
 8007912:	bf04      	itt	eq
 8007914:	6811      	ldreq	r1, [r2, #0]
 8007916:	6852      	ldreq	r2, [r2, #4]
 8007918:	6062      	str	r2, [r4, #4]
 800791a:	bf04      	itt	eq
 800791c:	1809      	addeq	r1, r1, r0
 800791e:	6021      	streq	r1, [r4, #0]
 8007920:	605c      	str	r4, [r3, #4]
 8007922:	e7c7      	b.n	80078b4 <_free_r+0x24>
 8007924:	bd38      	pop	{r3, r4, r5, pc}
 8007926:	bf00      	nop
 8007928:	2000024c 	.word	0x2000024c

0800792c <_malloc_r>:
 800792c:	b570      	push	{r4, r5, r6, lr}
 800792e:	1ccd      	adds	r5, r1, #3
 8007930:	f025 0503 	bic.w	r5, r5, #3
 8007934:	3508      	adds	r5, #8
 8007936:	2d0c      	cmp	r5, #12
 8007938:	bf38      	it	cc
 800793a:	250c      	movcc	r5, #12
 800793c:	2d00      	cmp	r5, #0
 800793e:	4606      	mov	r6, r0
 8007940:	db01      	blt.n	8007946 <_malloc_r+0x1a>
 8007942:	42a9      	cmp	r1, r5
 8007944:	d903      	bls.n	800794e <_malloc_r+0x22>
 8007946:	230c      	movs	r3, #12
 8007948:	6033      	str	r3, [r6, #0]
 800794a:	2000      	movs	r0, #0
 800794c:	bd70      	pop	{r4, r5, r6, pc}
 800794e:	f001 fd71 	bl	8009434 <__malloc_lock>
 8007952:	4a23      	ldr	r2, [pc, #140]	; (80079e0 <_malloc_r+0xb4>)
 8007954:	6814      	ldr	r4, [r2, #0]
 8007956:	4621      	mov	r1, r4
 8007958:	b991      	cbnz	r1, 8007980 <_malloc_r+0x54>
 800795a:	4c22      	ldr	r4, [pc, #136]	; (80079e4 <_malloc_r+0xb8>)
 800795c:	6823      	ldr	r3, [r4, #0]
 800795e:	b91b      	cbnz	r3, 8007968 <_malloc_r+0x3c>
 8007960:	4630      	mov	r0, r6
 8007962:	f000 f841 	bl	80079e8 <_sbrk_r>
 8007966:	6020      	str	r0, [r4, #0]
 8007968:	4629      	mov	r1, r5
 800796a:	4630      	mov	r0, r6
 800796c:	f000 f83c 	bl	80079e8 <_sbrk_r>
 8007970:	1c43      	adds	r3, r0, #1
 8007972:	d126      	bne.n	80079c2 <_malloc_r+0x96>
 8007974:	230c      	movs	r3, #12
 8007976:	6033      	str	r3, [r6, #0]
 8007978:	4630      	mov	r0, r6
 800797a:	f001 fd5c 	bl	8009436 <__malloc_unlock>
 800797e:	e7e4      	b.n	800794a <_malloc_r+0x1e>
 8007980:	680b      	ldr	r3, [r1, #0]
 8007982:	1b5b      	subs	r3, r3, r5
 8007984:	d41a      	bmi.n	80079bc <_malloc_r+0x90>
 8007986:	2b0b      	cmp	r3, #11
 8007988:	d90f      	bls.n	80079aa <_malloc_r+0x7e>
 800798a:	600b      	str	r3, [r1, #0]
 800798c:	50cd      	str	r5, [r1, r3]
 800798e:	18cc      	adds	r4, r1, r3
 8007990:	4630      	mov	r0, r6
 8007992:	f001 fd50 	bl	8009436 <__malloc_unlock>
 8007996:	f104 000b 	add.w	r0, r4, #11
 800799a:	1d23      	adds	r3, r4, #4
 800799c:	f020 0007 	bic.w	r0, r0, #7
 80079a0:	1ac3      	subs	r3, r0, r3
 80079a2:	d01b      	beq.n	80079dc <_malloc_r+0xb0>
 80079a4:	425a      	negs	r2, r3
 80079a6:	50e2      	str	r2, [r4, r3]
 80079a8:	bd70      	pop	{r4, r5, r6, pc}
 80079aa:	428c      	cmp	r4, r1
 80079ac:	bf0d      	iteet	eq
 80079ae:	6863      	ldreq	r3, [r4, #4]
 80079b0:	684b      	ldrne	r3, [r1, #4]
 80079b2:	6063      	strne	r3, [r4, #4]
 80079b4:	6013      	streq	r3, [r2, #0]
 80079b6:	bf18      	it	ne
 80079b8:	460c      	movne	r4, r1
 80079ba:	e7e9      	b.n	8007990 <_malloc_r+0x64>
 80079bc:	460c      	mov	r4, r1
 80079be:	6849      	ldr	r1, [r1, #4]
 80079c0:	e7ca      	b.n	8007958 <_malloc_r+0x2c>
 80079c2:	1cc4      	adds	r4, r0, #3
 80079c4:	f024 0403 	bic.w	r4, r4, #3
 80079c8:	42a0      	cmp	r0, r4
 80079ca:	d005      	beq.n	80079d8 <_malloc_r+0xac>
 80079cc:	1a21      	subs	r1, r4, r0
 80079ce:	4630      	mov	r0, r6
 80079d0:	f000 f80a 	bl	80079e8 <_sbrk_r>
 80079d4:	3001      	adds	r0, #1
 80079d6:	d0cd      	beq.n	8007974 <_malloc_r+0x48>
 80079d8:	6025      	str	r5, [r4, #0]
 80079da:	e7d9      	b.n	8007990 <_malloc_r+0x64>
 80079dc:	bd70      	pop	{r4, r5, r6, pc}
 80079de:	bf00      	nop
 80079e0:	2000024c 	.word	0x2000024c
 80079e4:	20000250 	.word	0x20000250

080079e8 <_sbrk_r>:
 80079e8:	b538      	push	{r3, r4, r5, lr}
 80079ea:	4c06      	ldr	r4, [pc, #24]	; (8007a04 <_sbrk_r+0x1c>)
 80079ec:	2300      	movs	r3, #0
 80079ee:	4605      	mov	r5, r0
 80079f0:	4608      	mov	r0, r1
 80079f2:	6023      	str	r3, [r4, #0]
 80079f4:	f7ff fb1e 	bl	8007034 <_sbrk>
 80079f8:	1c43      	adds	r3, r0, #1
 80079fa:	d102      	bne.n	8007a02 <_sbrk_r+0x1a>
 80079fc:	6823      	ldr	r3, [r4, #0]
 80079fe:	b103      	cbz	r3, 8007a02 <_sbrk_r+0x1a>
 8007a00:	602b      	str	r3, [r5, #0]
 8007a02:	bd38      	pop	{r3, r4, r5, pc}
 8007a04:	20001c40 	.word	0x20001c40

08007a08 <strchr>:
 8007a08:	b2c9      	uxtb	r1, r1
 8007a0a:	4603      	mov	r3, r0
 8007a0c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007a10:	b11a      	cbz	r2, 8007a1a <strchr+0x12>
 8007a12:	4291      	cmp	r1, r2
 8007a14:	d1f9      	bne.n	8007a0a <strchr+0x2>
 8007a16:	4618      	mov	r0, r3
 8007a18:	4770      	bx	lr
 8007a1a:	2900      	cmp	r1, #0
 8007a1c:	bf0c      	ite	eq
 8007a1e:	4618      	moveq	r0, r3
 8007a20:	2000      	movne	r0, #0
 8007a22:	4770      	bx	lr

08007a24 <sulp>:
 8007a24:	b570      	push	{r4, r5, r6, lr}
 8007a26:	4604      	mov	r4, r0
 8007a28:	460d      	mov	r5, r1
 8007a2a:	ec45 4b10 	vmov	d0, r4, r5
 8007a2e:	4616      	mov	r6, r2
 8007a30:	f001 ffc2 	bl	80099b8 <__ulp>
 8007a34:	ec51 0b10 	vmov	r0, r1, d0
 8007a38:	b17e      	cbz	r6, 8007a5a <sulp+0x36>
 8007a3a:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8007a3e:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8007a42:	2b00      	cmp	r3, #0
 8007a44:	dd09      	ble.n	8007a5a <sulp+0x36>
 8007a46:	051b      	lsls	r3, r3, #20
 8007a48:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8007a4c:	2400      	movs	r4, #0
 8007a4e:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8007a52:	4622      	mov	r2, r4
 8007a54:	462b      	mov	r3, r5
 8007a56:	f7f8 fddb 	bl	8000610 <__aeabi_dmul>
 8007a5a:	bd70      	pop	{r4, r5, r6, pc}
 8007a5c:	0000      	movs	r0, r0
	...

08007a60 <_strtod_l>:
 8007a60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007a64:	b09f      	sub	sp, #124	; 0x7c
 8007a66:	4698      	mov	r8, r3
 8007a68:	9004      	str	r0, [sp, #16]
 8007a6a:	2300      	movs	r3, #0
 8007a6c:	4640      	mov	r0, r8
 8007a6e:	460c      	mov	r4, r1
 8007a70:	9215      	str	r2, [sp, #84]	; 0x54
 8007a72:	931a      	str	r3, [sp, #104]	; 0x68
 8007a74:	f001 fcca 	bl	800940c <__localeconv_l>
 8007a78:	4607      	mov	r7, r0
 8007a7a:	6800      	ldr	r0, [r0, #0]
 8007a7c:	f7f8 fbb2 	bl	80001e4 <strlen>
 8007a80:	f04f 0a00 	mov.w	sl, #0
 8007a84:	4605      	mov	r5, r0
 8007a86:	f04f 0b00 	mov.w	fp, #0
 8007a8a:	9419      	str	r4, [sp, #100]	; 0x64
 8007a8c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007a8e:	781a      	ldrb	r2, [r3, #0]
 8007a90:	2a0d      	cmp	r2, #13
 8007a92:	d833      	bhi.n	8007afc <_strtod_l+0x9c>
 8007a94:	2a09      	cmp	r2, #9
 8007a96:	d237      	bcs.n	8007b08 <_strtod_l+0xa8>
 8007a98:	2a00      	cmp	r2, #0
 8007a9a:	d03f      	beq.n	8007b1c <_strtod_l+0xbc>
 8007a9c:	2300      	movs	r3, #0
 8007a9e:	9309      	str	r3, [sp, #36]	; 0x24
 8007aa0:	9e19      	ldr	r6, [sp, #100]	; 0x64
 8007aa2:	7833      	ldrb	r3, [r6, #0]
 8007aa4:	2b30      	cmp	r3, #48	; 0x30
 8007aa6:	f040 8103 	bne.w	8007cb0 <_strtod_l+0x250>
 8007aaa:	7873      	ldrb	r3, [r6, #1]
 8007aac:	2b58      	cmp	r3, #88	; 0x58
 8007aae:	d001      	beq.n	8007ab4 <_strtod_l+0x54>
 8007ab0:	2b78      	cmp	r3, #120	; 0x78
 8007ab2:	d16b      	bne.n	8007b8c <_strtod_l+0x12c>
 8007ab4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007ab6:	9301      	str	r3, [sp, #4]
 8007ab8:	ab1a      	add	r3, sp, #104	; 0x68
 8007aba:	9300      	str	r3, [sp, #0]
 8007abc:	f8cd 8008 	str.w	r8, [sp, #8]
 8007ac0:	ab1b      	add	r3, sp, #108	; 0x6c
 8007ac2:	4aad      	ldr	r2, [pc, #692]	; (8007d78 <_strtod_l+0x318>)
 8007ac4:	9804      	ldr	r0, [sp, #16]
 8007ac6:	a919      	add	r1, sp, #100	; 0x64
 8007ac8:	f001 f8c2 	bl	8008c50 <__gethex>
 8007acc:	f010 0407 	ands.w	r4, r0, #7
 8007ad0:	4605      	mov	r5, r0
 8007ad2:	d005      	beq.n	8007ae0 <_strtod_l+0x80>
 8007ad4:	2c06      	cmp	r4, #6
 8007ad6:	d12b      	bne.n	8007b30 <_strtod_l+0xd0>
 8007ad8:	3601      	adds	r6, #1
 8007ada:	2300      	movs	r3, #0
 8007adc:	9619      	str	r6, [sp, #100]	; 0x64
 8007ade:	9309      	str	r3, [sp, #36]	; 0x24
 8007ae0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007ae2:	2b00      	cmp	r3, #0
 8007ae4:	f040 8590 	bne.w	8008608 <_strtod_l+0xba8>
 8007ae8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007aea:	b1e3      	cbz	r3, 8007b26 <_strtod_l+0xc6>
 8007aec:	4652      	mov	r2, sl
 8007aee:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8007af2:	ec43 2b10 	vmov	d0, r2, r3
 8007af6:	b01f      	add	sp, #124	; 0x7c
 8007af8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007afc:	2a2b      	cmp	r2, #43	; 0x2b
 8007afe:	d006      	beq.n	8007b0e <_strtod_l+0xae>
 8007b00:	2a2d      	cmp	r2, #45	; 0x2d
 8007b02:	d013      	beq.n	8007b2c <_strtod_l+0xcc>
 8007b04:	2a20      	cmp	r2, #32
 8007b06:	d1c9      	bne.n	8007a9c <_strtod_l+0x3c>
 8007b08:	3301      	adds	r3, #1
 8007b0a:	9319      	str	r3, [sp, #100]	; 0x64
 8007b0c:	e7be      	b.n	8007a8c <_strtod_l+0x2c>
 8007b0e:	2200      	movs	r2, #0
 8007b10:	9209      	str	r2, [sp, #36]	; 0x24
 8007b12:	1c5a      	adds	r2, r3, #1
 8007b14:	9219      	str	r2, [sp, #100]	; 0x64
 8007b16:	785b      	ldrb	r3, [r3, #1]
 8007b18:	2b00      	cmp	r3, #0
 8007b1a:	d1c1      	bne.n	8007aa0 <_strtod_l+0x40>
 8007b1c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007b1e:	9419      	str	r4, [sp, #100]	; 0x64
 8007b20:	2b00      	cmp	r3, #0
 8007b22:	f040 856f 	bne.w	8008604 <_strtod_l+0xba4>
 8007b26:	4652      	mov	r2, sl
 8007b28:	465b      	mov	r3, fp
 8007b2a:	e7e2      	b.n	8007af2 <_strtod_l+0x92>
 8007b2c:	2201      	movs	r2, #1
 8007b2e:	e7ef      	b.n	8007b10 <_strtod_l+0xb0>
 8007b30:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8007b32:	b13a      	cbz	r2, 8007b44 <_strtod_l+0xe4>
 8007b34:	2135      	movs	r1, #53	; 0x35
 8007b36:	a81c      	add	r0, sp, #112	; 0x70
 8007b38:	f002 f82f 	bl	8009b9a <__copybits>
 8007b3c:	991a      	ldr	r1, [sp, #104]	; 0x68
 8007b3e:	9804      	ldr	r0, [sp, #16]
 8007b40:	f001 fcae 	bl	80094a0 <_Bfree>
 8007b44:	3c01      	subs	r4, #1
 8007b46:	2c04      	cmp	r4, #4
 8007b48:	d808      	bhi.n	8007b5c <_strtod_l+0xfc>
 8007b4a:	e8df f004 	tbb	[pc, r4]
 8007b4e:	030c      	.short	0x030c
 8007b50:	1a17      	.short	0x1a17
 8007b52:	0c          	.byte	0x0c
 8007b53:	00          	.byte	0x00
 8007b54:	f8dd a070 	ldr.w	sl, [sp, #112]	; 0x70
 8007b58:	f8dd b074 	ldr.w	fp, [sp, #116]	; 0x74
 8007b5c:	0729      	lsls	r1, r5, #28
 8007b5e:	d5bf      	bpl.n	8007ae0 <_strtod_l+0x80>
 8007b60:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 8007b64:	e7bc      	b.n	8007ae0 <_strtod_l+0x80>
 8007b66:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8007b68:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8007b6a:	f8dd a070 	ldr.w	sl, [sp, #112]	; 0x70
 8007b6e:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8007b72:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8007b76:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8007b7a:	e7ef      	b.n	8007b5c <_strtod_l+0xfc>
 8007b7c:	f8df b204 	ldr.w	fp, [pc, #516]	; 8007d84 <_strtod_l+0x324>
 8007b80:	e7ec      	b.n	8007b5c <_strtod_l+0xfc>
 8007b82:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 8007b86:	f04f 3aff 	mov.w	sl, #4294967295
 8007b8a:	e7e7      	b.n	8007b5c <_strtod_l+0xfc>
 8007b8c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007b8e:	1c5a      	adds	r2, r3, #1
 8007b90:	9219      	str	r2, [sp, #100]	; 0x64
 8007b92:	785b      	ldrb	r3, [r3, #1]
 8007b94:	2b30      	cmp	r3, #48	; 0x30
 8007b96:	d0f9      	beq.n	8007b8c <_strtod_l+0x12c>
 8007b98:	2b00      	cmp	r3, #0
 8007b9a:	d0a1      	beq.n	8007ae0 <_strtod_l+0x80>
 8007b9c:	2301      	movs	r3, #1
 8007b9e:	f04f 0900 	mov.w	r9, #0
 8007ba2:	9308      	str	r3, [sp, #32]
 8007ba4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007ba6:	930a      	str	r3, [sp, #40]	; 0x28
 8007ba8:	f8cd 901c 	str.w	r9, [sp, #28]
 8007bac:	f8cd 9018 	str.w	r9, [sp, #24]
 8007bb0:	220a      	movs	r2, #10
 8007bb2:	9819      	ldr	r0, [sp, #100]	; 0x64
 8007bb4:	7806      	ldrb	r6, [r0, #0]
 8007bb6:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8007bba:	b2d9      	uxtb	r1, r3
 8007bbc:	2909      	cmp	r1, #9
 8007bbe:	d979      	bls.n	8007cb4 <_strtod_l+0x254>
 8007bc0:	462a      	mov	r2, r5
 8007bc2:	6839      	ldr	r1, [r7, #0]
 8007bc4:	f002 f866 	bl	8009c94 <strncmp>
 8007bc8:	2800      	cmp	r0, #0
 8007bca:	f000 8082 	beq.w	8007cd2 <_strtod_l+0x272>
 8007bce:	2000      	movs	r0, #0
 8007bd0:	9d06      	ldr	r5, [sp, #24]
 8007bd2:	4633      	mov	r3, r6
 8007bd4:	4602      	mov	r2, r0
 8007bd6:	4601      	mov	r1, r0
 8007bd8:	2b65      	cmp	r3, #101	; 0x65
 8007bda:	d002      	beq.n	8007be2 <_strtod_l+0x182>
 8007bdc:	2b45      	cmp	r3, #69	; 0x45
 8007bde:	f040 80e8 	bne.w	8007db2 <_strtod_l+0x352>
 8007be2:	b925      	cbnz	r5, 8007bee <_strtod_l+0x18e>
 8007be4:	b910      	cbnz	r0, 8007bec <_strtod_l+0x18c>
 8007be6:	9b08      	ldr	r3, [sp, #32]
 8007be8:	2b00      	cmp	r3, #0
 8007bea:	d097      	beq.n	8007b1c <_strtod_l+0xbc>
 8007bec:	2500      	movs	r5, #0
 8007bee:	9c19      	ldr	r4, [sp, #100]	; 0x64
 8007bf0:	1c63      	adds	r3, r4, #1
 8007bf2:	9319      	str	r3, [sp, #100]	; 0x64
 8007bf4:	7863      	ldrb	r3, [r4, #1]
 8007bf6:	2b2b      	cmp	r3, #43	; 0x2b
 8007bf8:	f000 80c8 	beq.w	8007d8c <_strtod_l+0x32c>
 8007bfc:	2b2d      	cmp	r3, #45	; 0x2d
 8007bfe:	f000 80cb 	beq.w	8007d98 <_strtod_l+0x338>
 8007c02:	2600      	movs	r6, #0
 8007c04:	9605      	str	r6, [sp, #20]
 8007c06:	f1a3 0630 	sub.w	r6, r3, #48	; 0x30
 8007c0a:	2e09      	cmp	r6, #9
 8007c0c:	f200 80d0 	bhi.w	8007db0 <_strtod_l+0x350>
 8007c10:	2b30      	cmp	r3, #48	; 0x30
 8007c12:	f000 80c3 	beq.w	8007d9c <_strtod_l+0x33c>
 8007c16:	f1a3 0631 	sub.w	r6, r3, #49	; 0x31
 8007c1a:	2e08      	cmp	r6, #8
 8007c1c:	f200 80c9 	bhi.w	8007db2 <_strtod_l+0x352>
 8007c20:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 8007c24:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007c26:	f04f 0c0a 	mov.w	ip, #10
 8007c2a:	461f      	mov	r7, r3
 8007c2c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007c2e:	1c5e      	adds	r6, r3, #1
 8007c30:	9619      	str	r6, [sp, #100]	; 0x64
 8007c32:	785b      	ldrb	r3, [r3, #1]
 8007c34:	f1a3 0830 	sub.w	r8, r3, #48	; 0x30
 8007c38:	f1b8 0f09 	cmp.w	r8, #9
 8007c3c:	f240 80b3 	bls.w	8007da6 <_strtod_l+0x346>
 8007c40:	1bf6      	subs	r6, r6, r7
 8007c42:	2e08      	cmp	r6, #8
 8007c44:	f644 681f 	movw	r8, #19999	; 0x4e1f
 8007c48:	dc02      	bgt.n	8007c50 <_strtod_l+0x1f0>
 8007c4a:	45f0      	cmp	r8, lr
 8007c4c:	bfa8      	it	ge
 8007c4e:	46f0      	movge	r8, lr
 8007c50:	9e05      	ldr	r6, [sp, #20]
 8007c52:	b10e      	cbz	r6, 8007c58 <_strtod_l+0x1f8>
 8007c54:	f1c8 0800 	rsb	r8, r8, #0
 8007c58:	2d00      	cmp	r5, #0
 8007c5a:	f040 80d0 	bne.w	8007dfe <_strtod_l+0x39e>
 8007c5e:	2800      	cmp	r0, #0
 8007c60:	f47f af3e 	bne.w	8007ae0 <_strtod_l+0x80>
 8007c64:	9a08      	ldr	r2, [sp, #32]
 8007c66:	2a00      	cmp	r2, #0
 8007c68:	f47f af3a 	bne.w	8007ae0 <_strtod_l+0x80>
 8007c6c:	2900      	cmp	r1, #0
 8007c6e:	f47f af55 	bne.w	8007b1c <_strtod_l+0xbc>
 8007c72:	2b4e      	cmp	r3, #78	; 0x4e
 8007c74:	f000 80a6 	beq.w	8007dc4 <_strtod_l+0x364>
 8007c78:	f300 809e 	bgt.w	8007db8 <_strtod_l+0x358>
 8007c7c:	2b49      	cmp	r3, #73	; 0x49
 8007c7e:	f47f af4d 	bne.w	8007b1c <_strtod_l+0xbc>
 8007c82:	493e      	ldr	r1, [pc, #248]	; (8007d7c <_strtod_l+0x31c>)
 8007c84:	a819      	add	r0, sp, #100	; 0x64
 8007c86:	f001 fa13 	bl	80090b0 <__match>
 8007c8a:	2800      	cmp	r0, #0
 8007c8c:	f43f af46 	beq.w	8007b1c <_strtod_l+0xbc>
 8007c90:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007c92:	493b      	ldr	r1, [pc, #236]	; (8007d80 <_strtod_l+0x320>)
 8007c94:	3b01      	subs	r3, #1
 8007c96:	a819      	add	r0, sp, #100	; 0x64
 8007c98:	9319      	str	r3, [sp, #100]	; 0x64
 8007c9a:	f001 fa09 	bl	80090b0 <__match>
 8007c9e:	b910      	cbnz	r0, 8007ca6 <_strtod_l+0x246>
 8007ca0:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007ca2:	3301      	adds	r3, #1
 8007ca4:	9319      	str	r3, [sp, #100]	; 0x64
 8007ca6:	f8df b0dc 	ldr.w	fp, [pc, #220]	; 8007d84 <_strtod_l+0x324>
 8007caa:	f04f 0a00 	mov.w	sl, #0
 8007cae:	e717      	b.n	8007ae0 <_strtod_l+0x80>
 8007cb0:	2300      	movs	r3, #0
 8007cb2:	e774      	b.n	8007b9e <_strtod_l+0x13e>
 8007cb4:	9906      	ldr	r1, [sp, #24]
 8007cb6:	2908      	cmp	r1, #8
 8007cb8:	bfdd      	ittte	le
 8007cba:	9907      	ldrle	r1, [sp, #28]
 8007cbc:	fb02 3301 	mlale	r3, r2, r1, r3
 8007cc0:	9307      	strle	r3, [sp, #28]
 8007cc2:	fb02 3909 	mlagt	r9, r2, r9, r3
 8007cc6:	9b06      	ldr	r3, [sp, #24]
 8007cc8:	3001      	adds	r0, #1
 8007cca:	3301      	adds	r3, #1
 8007ccc:	9306      	str	r3, [sp, #24]
 8007cce:	9019      	str	r0, [sp, #100]	; 0x64
 8007cd0:	e76f      	b.n	8007bb2 <_strtod_l+0x152>
 8007cd2:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007cd4:	195a      	adds	r2, r3, r5
 8007cd6:	9219      	str	r2, [sp, #100]	; 0x64
 8007cd8:	9a06      	ldr	r2, [sp, #24]
 8007cda:	5d5b      	ldrb	r3, [r3, r5]
 8007cdc:	2a00      	cmp	r2, #0
 8007cde:	d148      	bne.n	8007d72 <_strtod_l+0x312>
 8007ce0:	4610      	mov	r0, r2
 8007ce2:	2b30      	cmp	r3, #48	; 0x30
 8007ce4:	d02a      	beq.n	8007d3c <_strtod_l+0x2dc>
 8007ce6:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 8007cea:	2a08      	cmp	r2, #8
 8007cec:	f200 8491 	bhi.w	8008612 <_strtod_l+0xbb2>
 8007cf0:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8007cf2:	920a      	str	r2, [sp, #40]	; 0x28
 8007cf4:	4602      	mov	r2, r0
 8007cf6:	2000      	movs	r0, #0
 8007cf8:	4605      	mov	r5, r0
 8007cfa:	3b30      	subs	r3, #48	; 0x30
 8007cfc:	f100 0101 	add.w	r1, r0, #1
 8007d00:	d011      	beq.n	8007d26 <_strtod_l+0x2c6>
 8007d02:	440a      	add	r2, r1
 8007d04:	eb00 0c05 	add.w	ip, r0, r5
 8007d08:	4629      	mov	r1, r5
 8007d0a:	260a      	movs	r6, #10
 8007d0c:	4561      	cmp	r1, ip
 8007d0e:	d11b      	bne.n	8007d48 <_strtod_l+0x2e8>
 8007d10:	4428      	add	r0, r5
 8007d12:	2808      	cmp	r0, #8
 8007d14:	f100 0501 	add.w	r5, r0, #1
 8007d18:	dc25      	bgt.n	8007d66 <_strtod_l+0x306>
 8007d1a:	9807      	ldr	r0, [sp, #28]
 8007d1c:	210a      	movs	r1, #10
 8007d1e:	fb01 3300 	mla	r3, r1, r0, r3
 8007d22:	9307      	str	r3, [sp, #28]
 8007d24:	2100      	movs	r1, #0
 8007d26:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007d28:	1c58      	adds	r0, r3, #1
 8007d2a:	9019      	str	r0, [sp, #100]	; 0x64
 8007d2c:	785b      	ldrb	r3, [r3, #1]
 8007d2e:	4608      	mov	r0, r1
 8007d30:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8007d34:	2909      	cmp	r1, #9
 8007d36:	d9e0      	bls.n	8007cfa <_strtod_l+0x29a>
 8007d38:	2101      	movs	r1, #1
 8007d3a:	e74d      	b.n	8007bd8 <_strtod_l+0x178>
 8007d3c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007d3e:	1c5a      	adds	r2, r3, #1
 8007d40:	9219      	str	r2, [sp, #100]	; 0x64
 8007d42:	3001      	adds	r0, #1
 8007d44:	785b      	ldrb	r3, [r3, #1]
 8007d46:	e7cc      	b.n	8007ce2 <_strtod_l+0x282>
 8007d48:	3101      	adds	r1, #1
 8007d4a:	f101 3eff 	add.w	lr, r1, #4294967295
 8007d4e:	f1be 0f08 	cmp.w	lr, #8
 8007d52:	dc03      	bgt.n	8007d5c <_strtod_l+0x2fc>
 8007d54:	9f07      	ldr	r7, [sp, #28]
 8007d56:	4377      	muls	r7, r6
 8007d58:	9707      	str	r7, [sp, #28]
 8007d5a:	e7d7      	b.n	8007d0c <_strtod_l+0x2ac>
 8007d5c:	2910      	cmp	r1, #16
 8007d5e:	bfd8      	it	le
 8007d60:	fb06 f909 	mulle.w	r9, r6, r9
 8007d64:	e7d2      	b.n	8007d0c <_strtod_l+0x2ac>
 8007d66:	2d10      	cmp	r5, #16
 8007d68:	bfdc      	itt	le
 8007d6a:	210a      	movle	r1, #10
 8007d6c:	fb01 3909 	mlale	r9, r1, r9, r3
 8007d70:	e7d8      	b.n	8007d24 <_strtod_l+0x2c4>
 8007d72:	4602      	mov	r2, r0
 8007d74:	9d06      	ldr	r5, [sp, #24]
 8007d76:	e7db      	b.n	8007d30 <_strtod_l+0x2d0>
 8007d78:	0800a8a8 	.word	0x0800a8a8
 8007d7c:	0800a89c 	.word	0x0800a89c
 8007d80:	0800a89f 	.word	0x0800a89f
 8007d84:	7ff00000 	.word	0x7ff00000
 8007d88:	2101      	movs	r1, #1
 8007d8a:	e72b      	b.n	8007be4 <_strtod_l+0x184>
 8007d8c:	2300      	movs	r3, #0
 8007d8e:	9305      	str	r3, [sp, #20]
 8007d90:	1ca3      	adds	r3, r4, #2
 8007d92:	9319      	str	r3, [sp, #100]	; 0x64
 8007d94:	78a3      	ldrb	r3, [r4, #2]
 8007d96:	e736      	b.n	8007c06 <_strtod_l+0x1a6>
 8007d98:	2301      	movs	r3, #1
 8007d9a:	e7f8      	b.n	8007d8e <_strtod_l+0x32e>
 8007d9c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007d9e:	1c5e      	adds	r6, r3, #1
 8007da0:	9619      	str	r6, [sp, #100]	; 0x64
 8007da2:	785b      	ldrb	r3, [r3, #1]
 8007da4:	e734      	b.n	8007c10 <_strtod_l+0x1b0>
 8007da6:	fb0c 3e0e 	mla	lr, ip, lr, r3
 8007daa:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8007dae:	e73d      	b.n	8007c2c <_strtod_l+0x1cc>
 8007db0:	9419      	str	r4, [sp, #100]	; 0x64
 8007db2:	f04f 0800 	mov.w	r8, #0
 8007db6:	e74f      	b.n	8007c58 <_strtod_l+0x1f8>
 8007db8:	2b69      	cmp	r3, #105	; 0x69
 8007dba:	f43f af62 	beq.w	8007c82 <_strtod_l+0x222>
 8007dbe:	2b6e      	cmp	r3, #110	; 0x6e
 8007dc0:	f47f aeac 	bne.w	8007b1c <_strtod_l+0xbc>
 8007dc4:	4988      	ldr	r1, [pc, #544]	; (8007fe8 <_strtod_l+0x588>)
 8007dc6:	a819      	add	r0, sp, #100	; 0x64
 8007dc8:	f001 f972 	bl	80090b0 <__match>
 8007dcc:	2800      	cmp	r0, #0
 8007dce:	f43f aea5 	beq.w	8007b1c <_strtod_l+0xbc>
 8007dd2:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007dd4:	781b      	ldrb	r3, [r3, #0]
 8007dd6:	2b28      	cmp	r3, #40	; 0x28
 8007dd8:	d10e      	bne.n	8007df8 <_strtod_l+0x398>
 8007dda:	aa1c      	add	r2, sp, #112	; 0x70
 8007ddc:	4983      	ldr	r1, [pc, #524]	; (8007fec <_strtod_l+0x58c>)
 8007dde:	a819      	add	r0, sp, #100	; 0x64
 8007de0:	f001 f979 	bl	80090d6 <__hexnan>
 8007de4:	2805      	cmp	r0, #5
 8007de6:	d107      	bne.n	8007df8 <_strtod_l+0x398>
 8007de8:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8007dea:	f8dd a070 	ldr.w	sl, [sp, #112]	; 0x70
 8007dee:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8007df2:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8007df6:	e673      	b.n	8007ae0 <_strtod_l+0x80>
 8007df8:	f8df b200 	ldr.w	fp, [pc, #512]	; 8007ffc <_strtod_l+0x59c>
 8007dfc:	e755      	b.n	8007caa <_strtod_l+0x24a>
 8007dfe:	9b06      	ldr	r3, [sp, #24]
 8007e00:	9807      	ldr	r0, [sp, #28]
 8007e02:	2b00      	cmp	r3, #0
 8007e04:	bf08      	it	eq
 8007e06:	462b      	moveq	r3, r5
 8007e08:	2d10      	cmp	r5, #16
 8007e0a:	462c      	mov	r4, r5
 8007e0c:	eba8 0802 	sub.w	r8, r8, r2
 8007e10:	bfa8      	it	ge
 8007e12:	2410      	movge	r4, #16
 8007e14:	9306      	str	r3, [sp, #24]
 8007e16:	f7f8 fb85 	bl	8000524 <__aeabi_ui2d>
 8007e1a:	2c09      	cmp	r4, #9
 8007e1c:	4682      	mov	sl, r0
 8007e1e:	468b      	mov	fp, r1
 8007e20:	dd13      	ble.n	8007e4a <_strtod_l+0x3ea>
 8007e22:	4b73      	ldr	r3, [pc, #460]	; (8007ff0 <_strtod_l+0x590>)
 8007e24:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007e28:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8007e2c:	f7f8 fbf0 	bl	8000610 <__aeabi_dmul>
 8007e30:	4606      	mov	r6, r0
 8007e32:	4648      	mov	r0, r9
 8007e34:	460f      	mov	r7, r1
 8007e36:	f7f8 fb75 	bl	8000524 <__aeabi_ui2d>
 8007e3a:	4602      	mov	r2, r0
 8007e3c:	460b      	mov	r3, r1
 8007e3e:	4630      	mov	r0, r6
 8007e40:	4639      	mov	r1, r7
 8007e42:	f7f8 fa33 	bl	80002ac <__adddf3>
 8007e46:	4682      	mov	sl, r0
 8007e48:	468b      	mov	fp, r1
 8007e4a:	2d0f      	cmp	r5, #15
 8007e4c:	dc36      	bgt.n	8007ebc <_strtod_l+0x45c>
 8007e4e:	f1b8 0f00 	cmp.w	r8, #0
 8007e52:	f43f ae45 	beq.w	8007ae0 <_strtod_l+0x80>
 8007e56:	dd24      	ble.n	8007ea2 <_strtod_l+0x442>
 8007e58:	f1b8 0f16 	cmp.w	r8, #22
 8007e5c:	dc0b      	bgt.n	8007e76 <_strtod_l+0x416>
 8007e5e:	4d64      	ldr	r5, [pc, #400]	; (8007ff0 <_strtod_l+0x590>)
 8007e60:	eb05 08c8 	add.w	r8, r5, r8, lsl #3
 8007e64:	e9d8 0100 	ldrd	r0, r1, [r8]
 8007e68:	4652      	mov	r2, sl
 8007e6a:	465b      	mov	r3, fp
 8007e6c:	f7f8 fbd0 	bl	8000610 <__aeabi_dmul>
 8007e70:	4682      	mov	sl, r0
 8007e72:	468b      	mov	fp, r1
 8007e74:	e634      	b.n	8007ae0 <_strtod_l+0x80>
 8007e76:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 8007e7a:	4598      	cmp	r8, r3
 8007e7c:	dc1e      	bgt.n	8007ebc <_strtod_l+0x45c>
 8007e7e:	4c5c      	ldr	r4, [pc, #368]	; (8007ff0 <_strtod_l+0x590>)
 8007e80:	f1c5 050f 	rsb	r5, r5, #15
 8007e84:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8007e88:	eba8 0505 	sub.w	r5, r8, r5
 8007e8c:	4652      	mov	r2, sl
 8007e8e:	465b      	mov	r3, fp
 8007e90:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007e94:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8007e98:	f7f8 fbba 	bl	8000610 <__aeabi_dmul>
 8007e9c:	e9d4 2300 	ldrd	r2, r3, [r4]
 8007ea0:	e7e4      	b.n	8007e6c <_strtod_l+0x40c>
 8007ea2:	f118 0f16 	cmn.w	r8, #22
 8007ea6:	db09      	blt.n	8007ebc <_strtod_l+0x45c>
 8007ea8:	4d51      	ldr	r5, [pc, #324]	; (8007ff0 <_strtod_l+0x590>)
 8007eaa:	eba5 08c8 	sub.w	r8, r5, r8, lsl #3
 8007eae:	e9d8 2300 	ldrd	r2, r3, [r8]
 8007eb2:	4650      	mov	r0, sl
 8007eb4:	4659      	mov	r1, fp
 8007eb6:	f7f8 fcd5 	bl	8000864 <__aeabi_ddiv>
 8007eba:	e7d9      	b.n	8007e70 <_strtod_l+0x410>
 8007ebc:	1b2c      	subs	r4, r5, r4
 8007ebe:	4444      	add	r4, r8
 8007ec0:	2c00      	cmp	r4, #0
 8007ec2:	dd70      	ble.n	8007fa6 <_strtod_l+0x546>
 8007ec4:	f014 030f 	ands.w	r3, r4, #15
 8007ec8:	d00a      	beq.n	8007ee0 <_strtod_l+0x480>
 8007eca:	4949      	ldr	r1, [pc, #292]	; (8007ff0 <_strtod_l+0x590>)
 8007ecc:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8007ed0:	4652      	mov	r2, sl
 8007ed2:	465b      	mov	r3, fp
 8007ed4:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007ed8:	f7f8 fb9a 	bl	8000610 <__aeabi_dmul>
 8007edc:	4682      	mov	sl, r0
 8007ede:	468b      	mov	fp, r1
 8007ee0:	f034 040f 	bics.w	r4, r4, #15
 8007ee4:	d050      	beq.n	8007f88 <_strtod_l+0x528>
 8007ee6:	f5b4 7f9a 	cmp.w	r4, #308	; 0x134
 8007eea:	dd23      	ble.n	8007f34 <_strtod_l+0x4d4>
 8007eec:	2400      	movs	r4, #0
 8007eee:	4625      	mov	r5, r4
 8007ef0:	9407      	str	r4, [sp, #28]
 8007ef2:	9406      	str	r4, [sp, #24]
 8007ef4:	9a04      	ldr	r2, [sp, #16]
 8007ef6:	f8df b108 	ldr.w	fp, [pc, #264]	; 8008000 <_strtod_l+0x5a0>
 8007efa:	2322      	movs	r3, #34	; 0x22
 8007efc:	6013      	str	r3, [r2, #0]
 8007efe:	f04f 0a00 	mov.w	sl, #0
 8007f02:	9b07      	ldr	r3, [sp, #28]
 8007f04:	2b00      	cmp	r3, #0
 8007f06:	f43f adeb 	beq.w	8007ae0 <_strtod_l+0x80>
 8007f0a:	991a      	ldr	r1, [sp, #104]	; 0x68
 8007f0c:	9804      	ldr	r0, [sp, #16]
 8007f0e:	f001 fac7 	bl	80094a0 <_Bfree>
 8007f12:	9906      	ldr	r1, [sp, #24]
 8007f14:	9804      	ldr	r0, [sp, #16]
 8007f16:	f001 fac3 	bl	80094a0 <_Bfree>
 8007f1a:	4629      	mov	r1, r5
 8007f1c:	9804      	ldr	r0, [sp, #16]
 8007f1e:	f001 fabf 	bl	80094a0 <_Bfree>
 8007f22:	9907      	ldr	r1, [sp, #28]
 8007f24:	9804      	ldr	r0, [sp, #16]
 8007f26:	f001 fabb 	bl	80094a0 <_Bfree>
 8007f2a:	4621      	mov	r1, r4
 8007f2c:	9804      	ldr	r0, [sp, #16]
 8007f2e:	f001 fab7 	bl	80094a0 <_Bfree>
 8007f32:	e5d5      	b.n	8007ae0 <_strtod_l+0x80>
 8007f34:	4e2f      	ldr	r6, [pc, #188]	; (8007ff4 <_strtod_l+0x594>)
 8007f36:	2300      	movs	r3, #0
 8007f38:	1124      	asrs	r4, r4, #4
 8007f3a:	4650      	mov	r0, sl
 8007f3c:	4659      	mov	r1, fp
 8007f3e:	4699      	mov	r9, r3
 8007f40:	4637      	mov	r7, r6
 8007f42:	2c01      	cmp	r4, #1
 8007f44:	dc23      	bgt.n	8007f8e <_strtod_l+0x52e>
 8007f46:	b10b      	cbz	r3, 8007f4c <_strtod_l+0x4ec>
 8007f48:	4682      	mov	sl, r0
 8007f4a:	468b      	mov	fp, r1
 8007f4c:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8007f50:	eb07 07c9 	add.w	r7, r7, r9, lsl #3
 8007f54:	4652      	mov	r2, sl
 8007f56:	465b      	mov	r3, fp
 8007f58:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007f5c:	f7f8 fb58 	bl	8000610 <__aeabi_dmul>
 8007f60:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8007f64:	468b      	mov	fp, r1
 8007f66:	460a      	mov	r2, r1
 8007f68:	0d1b      	lsrs	r3, r3, #20
 8007f6a:	4923      	ldr	r1, [pc, #140]	; (8007ff8 <_strtod_l+0x598>)
 8007f6c:	051b      	lsls	r3, r3, #20
 8007f6e:	428b      	cmp	r3, r1
 8007f70:	4682      	mov	sl, r0
 8007f72:	d8bb      	bhi.n	8007eec <_strtod_l+0x48c>
 8007f74:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8007f78:	428b      	cmp	r3, r1
 8007f7a:	bf86      	itte	hi
 8007f7c:	f8df b084 	ldrhi.w	fp, [pc, #132]	; 8008004 <_strtod_l+0x5a4>
 8007f80:	f04f 3aff 	movhi.w	sl, #4294967295
 8007f84:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 8007f88:	2300      	movs	r3, #0
 8007f8a:	9305      	str	r3, [sp, #20]
 8007f8c:	e06d      	b.n	800806a <_strtod_l+0x60a>
 8007f8e:	07e2      	lsls	r2, r4, #31
 8007f90:	d504      	bpl.n	8007f9c <_strtod_l+0x53c>
 8007f92:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007f96:	f7f8 fb3b 	bl	8000610 <__aeabi_dmul>
 8007f9a:	2301      	movs	r3, #1
 8007f9c:	f109 0901 	add.w	r9, r9, #1
 8007fa0:	1064      	asrs	r4, r4, #1
 8007fa2:	3608      	adds	r6, #8
 8007fa4:	e7cd      	b.n	8007f42 <_strtod_l+0x4e2>
 8007fa6:	d0ef      	beq.n	8007f88 <_strtod_l+0x528>
 8007fa8:	4264      	negs	r4, r4
 8007faa:	f014 020f 	ands.w	r2, r4, #15
 8007fae:	d00a      	beq.n	8007fc6 <_strtod_l+0x566>
 8007fb0:	4b0f      	ldr	r3, [pc, #60]	; (8007ff0 <_strtod_l+0x590>)
 8007fb2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007fb6:	4650      	mov	r0, sl
 8007fb8:	4659      	mov	r1, fp
 8007fba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007fbe:	f7f8 fc51 	bl	8000864 <__aeabi_ddiv>
 8007fc2:	4682      	mov	sl, r0
 8007fc4:	468b      	mov	fp, r1
 8007fc6:	1124      	asrs	r4, r4, #4
 8007fc8:	d0de      	beq.n	8007f88 <_strtod_l+0x528>
 8007fca:	2c1f      	cmp	r4, #31
 8007fcc:	dd1c      	ble.n	8008008 <_strtod_l+0x5a8>
 8007fce:	2400      	movs	r4, #0
 8007fd0:	4625      	mov	r5, r4
 8007fd2:	9407      	str	r4, [sp, #28]
 8007fd4:	9406      	str	r4, [sp, #24]
 8007fd6:	9a04      	ldr	r2, [sp, #16]
 8007fd8:	2322      	movs	r3, #34	; 0x22
 8007fda:	f04f 0a00 	mov.w	sl, #0
 8007fde:	f04f 0b00 	mov.w	fp, #0
 8007fe2:	6013      	str	r3, [r2, #0]
 8007fe4:	e78d      	b.n	8007f02 <_strtod_l+0x4a2>
 8007fe6:	bf00      	nop
 8007fe8:	0800a8a5 	.word	0x0800a8a5
 8007fec:	0800a8bc 	.word	0x0800a8bc
 8007ff0:	0800a968 	.word	0x0800a968
 8007ff4:	0800a940 	.word	0x0800a940
 8007ff8:	7ca00000 	.word	0x7ca00000
 8007ffc:	fff80000 	.word	0xfff80000
 8008000:	7ff00000 	.word	0x7ff00000
 8008004:	7fefffff 	.word	0x7fefffff
 8008008:	f014 0310 	ands.w	r3, r4, #16
 800800c:	bf18      	it	ne
 800800e:	236a      	movne	r3, #106	; 0x6a
 8008010:	4ea0      	ldr	r6, [pc, #640]	; (8008294 <_strtod_l+0x834>)
 8008012:	9305      	str	r3, [sp, #20]
 8008014:	4650      	mov	r0, sl
 8008016:	4659      	mov	r1, fp
 8008018:	2300      	movs	r3, #0
 800801a:	2c00      	cmp	r4, #0
 800801c:	f300 8106 	bgt.w	800822c <_strtod_l+0x7cc>
 8008020:	b10b      	cbz	r3, 8008026 <_strtod_l+0x5c6>
 8008022:	4682      	mov	sl, r0
 8008024:	468b      	mov	fp, r1
 8008026:	9b05      	ldr	r3, [sp, #20]
 8008028:	b1bb      	cbz	r3, 800805a <_strtod_l+0x5fa>
 800802a:	f3cb 530a 	ubfx	r3, fp, #20, #11
 800802e:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8008032:	2b00      	cmp	r3, #0
 8008034:	4659      	mov	r1, fp
 8008036:	dd10      	ble.n	800805a <_strtod_l+0x5fa>
 8008038:	2b1f      	cmp	r3, #31
 800803a:	f340 8101 	ble.w	8008240 <_strtod_l+0x7e0>
 800803e:	2b34      	cmp	r3, #52	; 0x34
 8008040:	bfde      	ittt	le
 8008042:	3b20      	suble	r3, #32
 8008044:	f04f 32ff 	movle.w	r2, #4294967295
 8008048:	fa02 f303 	lslle.w	r3, r2, r3
 800804c:	f04f 0a00 	mov.w	sl, #0
 8008050:	bfcc      	ite	gt
 8008052:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8008056:	ea03 0b01 	andle.w	fp, r3, r1
 800805a:	2200      	movs	r2, #0
 800805c:	2300      	movs	r3, #0
 800805e:	4650      	mov	r0, sl
 8008060:	4659      	mov	r1, fp
 8008062:	f7f8 fd3d 	bl	8000ae0 <__aeabi_dcmpeq>
 8008066:	2800      	cmp	r0, #0
 8008068:	d1b1      	bne.n	8007fce <_strtod_l+0x56e>
 800806a:	9b07      	ldr	r3, [sp, #28]
 800806c:	9300      	str	r3, [sp, #0]
 800806e:	9a06      	ldr	r2, [sp, #24]
 8008070:	990a      	ldr	r1, [sp, #40]	; 0x28
 8008072:	9804      	ldr	r0, [sp, #16]
 8008074:	462b      	mov	r3, r5
 8008076:	f001 fa65 	bl	8009544 <__s2b>
 800807a:	9007      	str	r0, [sp, #28]
 800807c:	2800      	cmp	r0, #0
 800807e:	f43f af35 	beq.w	8007eec <_strtod_l+0x48c>
 8008082:	f1b8 0f00 	cmp.w	r8, #0
 8008086:	f1c8 0300 	rsb	r3, r8, #0
 800808a:	bfa8      	it	ge
 800808c:	2300      	movge	r3, #0
 800808e:	930e      	str	r3, [sp, #56]	; 0x38
 8008090:	2400      	movs	r4, #0
 8008092:	ea28 73e8 	bic.w	r3, r8, r8, asr #31
 8008096:	930f      	str	r3, [sp, #60]	; 0x3c
 8008098:	4625      	mov	r5, r4
 800809a:	9b07      	ldr	r3, [sp, #28]
 800809c:	9804      	ldr	r0, [sp, #16]
 800809e:	6859      	ldr	r1, [r3, #4]
 80080a0:	f001 f9ca 	bl	8009438 <_Balloc>
 80080a4:	9006      	str	r0, [sp, #24]
 80080a6:	2800      	cmp	r0, #0
 80080a8:	f43f af24 	beq.w	8007ef4 <_strtod_l+0x494>
 80080ac:	9b07      	ldr	r3, [sp, #28]
 80080ae:	691a      	ldr	r2, [r3, #16]
 80080b0:	3202      	adds	r2, #2
 80080b2:	f103 010c 	add.w	r1, r3, #12
 80080b6:	0092      	lsls	r2, r2, #2
 80080b8:	300c      	adds	r0, #12
 80080ba:	f7ff f979 	bl	80073b0 <memcpy>
 80080be:	aa1c      	add	r2, sp, #112	; 0x70
 80080c0:	a91b      	add	r1, sp, #108	; 0x6c
 80080c2:	ec4b ab10 	vmov	d0, sl, fp
 80080c6:	9804      	ldr	r0, [sp, #16]
 80080c8:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 80080cc:	f001 fcea 	bl	8009aa4 <__d2b>
 80080d0:	901a      	str	r0, [sp, #104]	; 0x68
 80080d2:	2800      	cmp	r0, #0
 80080d4:	f43f af0e 	beq.w	8007ef4 <_strtod_l+0x494>
 80080d8:	2101      	movs	r1, #1
 80080da:	9804      	ldr	r0, [sp, #16]
 80080dc:	f001 fabe 	bl	800965c <__i2b>
 80080e0:	4605      	mov	r5, r0
 80080e2:	2800      	cmp	r0, #0
 80080e4:	f43f af06 	beq.w	8007ef4 <_strtod_l+0x494>
 80080e8:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 80080ea:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 80080ec:	2e00      	cmp	r6, #0
 80080ee:	bfab      	itete	ge
 80080f0:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 80080f2:	9b0f      	ldrlt	r3, [sp, #60]	; 0x3c
 80080f4:	9f0f      	ldrge	r7, [sp, #60]	; 0x3c
 80080f6:	f8dd 8038 	ldrlt.w	r8, [sp, #56]	; 0x38
 80080fa:	bfac      	ite	ge
 80080fc:	eb03 0806 	addge.w	r8, r3, r6
 8008100:	1b9f      	sublt	r7, r3, r6
 8008102:	9b05      	ldr	r3, [sp, #20]
 8008104:	1af6      	subs	r6, r6, r3
 8008106:	4416      	add	r6, r2
 8008108:	4b63      	ldr	r3, [pc, #396]	; (8008298 <_strtod_l+0x838>)
 800810a:	3e01      	subs	r6, #1
 800810c:	429e      	cmp	r6, r3
 800810e:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8008112:	f280 80a8 	bge.w	8008266 <_strtod_l+0x806>
 8008116:	1b9b      	subs	r3, r3, r6
 8008118:	2b1f      	cmp	r3, #31
 800811a:	eba2 0203 	sub.w	r2, r2, r3
 800811e:	f04f 0901 	mov.w	r9, #1
 8008122:	f300 8094 	bgt.w	800824e <_strtod_l+0x7ee>
 8008126:	fa09 f303 	lsl.w	r3, r9, r3
 800812a:	9314      	str	r3, [sp, #80]	; 0x50
 800812c:	2600      	movs	r6, #0
 800812e:	eb08 0902 	add.w	r9, r8, r2
 8008132:	9b05      	ldr	r3, [sp, #20]
 8008134:	45c8      	cmp	r8, r9
 8008136:	4417      	add	r7, r2
 8008138:	441f      	add	r7, r3
 800813a:	4643      	mov	r3, r8
 800813c:	bfa8      	it	ge
 800813e:	464b      	movge	r3, r9
 8008140:	42bb      	cmp	r3, r7
 8008142:	bfa8      	it	ge
 8008144:	463b      	movge	r3, r7
 8008146:	2b00      	cmp	r3, #0
 8008148:	bfc2      	ittt	gt
 800814a:	eba9 0903 	subgt.w	r9, r9, r3
 800814e:	1aff      	subgt	r7, r7, r3
 8008150:	eba8 0803 	subgt.w	r8, r8, r3
 8008154:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008156:	b1bb      	cbz	r3, 8008188 <_strtod_l+0x728>
 8008158:	4629      	mov	r1, r5
 800815a:	461a      	mov	r2, r3
 800815c:	9804      	ldr	r0, [sp, #16]
 800815e:	f001 fb13 	bl	8009788 <__pow5mult>
 8008162:	4605      	mov	r5, r0
 8008164:	2800      	cmp	r0, #0
 8008166:	f43f aec5 	beq.w	8007ef4 <_strtod_l+0x494>
 800816a:	4601      	mov	r1, r0
 800816c:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800816e:	9804      	ldr	r0, [sp, #16]
 8008170:	f001 fa7d 	bl	800966e <__multiply>
 8008174:	9008      	str	r0, [sp, #32]
 8008176:	2800      	cmp	r0, #0
 8008178:	f43f aebc 	beq.w	8007ef4 <_strtod_l+0x494>
 800817c:	991a      	ldr	r1, [sp, #104]	; 0x68
 800817e:	9804      	ldr	r0, [sp, #16]
 8008180:	f001 f98e 	bl	80094a0 <_Bfree>
 8008184:	9b08      	ldr	r3, [sp, #32]
 8008186:	931a      	str	r3, [sp, #104]	; 0x68
 8008188:	f1b9 0f00 	cmp.w	r9, #0
 800818c:	dc6f      	bgt.n	800826e <_strtod_l+0x80e>
 800818e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008190:	2b00      	cmp	r3, #0
 8008192:	d175      	bne.n	8008280 <_strtod_l+0x820>
 8008194:	2f00      	cmp	r7, #0
 8008196:	dd08      	ble.n	80081aa <_strtod_l+0x74a>
 8008198:	463a      	mov	r2, r7
 800819a:	9906      	ldr	r1, [sp, #24]
 800819c:	9804      	ldr	r0, [sp, #16]
 800819e:	f001 fb41 	bl	8009824 <__lshift>
 80081a2:	9006      	str	r0, [sp, #24]
 80081a4:	2800      	cmp	r0, #0
 80081a6:	f43f aea5 	beq.w	8007ef4 <_strtod_l+0x494>
 80081aa:	f1b8 0f00 	cmp.w	r8, #0
 80081ae:	dd08      	ble.n	80081c2 <_strtod_l+0x762>
 80081b0:	4629      	mov	r1, r5
 80081b2:	4642      	mov	r2, r8
 80081b4:	9804      	ldr	r0, [sp, #16]
 80081b6:	f001 fb35 	bl	8009824 <__lshift>
 80081ba:	4605      	mov	r5, r0
 80081bc:	2800      	cmp	r0, #0
 80081be:	f43f ae99 	beq.w	8007ef4 <_strtod_l+0x494>
 80081c2:	9a06      	ldr	r2, [sp, #24]
 80081c4:	991a      	ldr	r1, [sp, #104]	; 0x68
 80081c6:	9804      	ldr	r0, [sp, #16]
 80081c8:	f001 fb97 	bl	80098fa <__mdiff>
 80081cc:	4604      	mov	r4, r0
 80081ce:	2800      	cmp	r0, #0
 80081d0:	f43f ae90 	beq.w	8007ef4 <_strtod_l+0x494>
 80081d4:	68c3      	ldr	r3, [r0, #12]
 80081d6:	9308      	str	r3, [sp, #32]
 80081d8:	2300      	movs	r3, #0
 80081da:	60c3      	str	r3, [r0, #12]
 80081dc:	4629      	mov	r1, r5
 80081de:	f001 fb72 	bl	80098c6 <__mcmp>
 80081e2:	2800      	cmp	r0, #0
 80081e4:	da5a      	bge.n	800829c <_strtod_l+0x83c>
 80081e6:	9b08      	ldr	r3, [sp, #32]
 80081e8:	b9e3      	cbnz	r3, 8008224 <_strtod_l+0x7c4>
 80081ea:	f1ba 0f00 	cmp.w	sl, #0
 80081ee:	d119      	bne.n	8008224 <_strtod_l+0x7c4>
 80081f0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80081f4:	b9b3      	cbnz	r3, 8008224 <_strtod_l+0x7c4>
 80081f6:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80081fa:	0d1b      	lsrs	r3, r3, #20
 80081fc:	051b      	lsls	r3, r3, #20
 80081fe:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8008202:	d90f      	bls.n	8008224 <_strtod_l+0x7c4>
 8008204:	6963      	ldr	r3, [r4, #20]
 8008206:	b913      	cbnz	r3, 800820e <_strtod_l+0x7ae>
 8008208:	6923      	ldr	r3, [r4, #16]
 800820a:	2b01      	cmp	r3, #1
 800820c:	dd0a      	ble.n	8008224 <_strtod_l+0x7c4>
 800820e:	4621      	mov	r1, r4
 8008210:	2201      	movs	r2, #1
 8008212:	9804      	ldr	r0, [sp, #16]
 8008214:	f001 fb06 	bl	8009824 <__lshift>
 8008218:	4629      	mov	r1, r5
 800821a:	4604      	mov	r4, r0
 800821c:	f001 fb53 	bl	80098c6 <__mcmp>
 8008220:	2800      	cmp	r0, #0
 8008222:	dc6c      	bgt.n	80082fe <_strtod_l+0x89e>
 8008224:	9b05      	ldr	r3, [sp, #20]
 8008226:	2b00      	cmp	r3, #0
 8008228:	d176      	bne.n	8008318 <_strtod_l+0x8b8>
 800822a:	e66e      	b.n	8007f0a <_strtod_l+0x4aa>
 800822c:	07e2      	lsls	r2, r4, #31
 800822e:	d504      	bpl.n	800823a <_strtod_l+0x7da>
 8008230:	e9d6 2300 	ldrd	r2, r3, [r6]
 8008234:	f7f8 f9ec 	bl	8000610 <__aeabi_dmul>
 8008238:	2301      	movs	r3, #1
 800823a:	1064      	asrs	r4, r4, #1
 800823c:	3608      	adds	r6, #8
 800823e:	e6ec      	b.n	800801a <_strtod_l+0x5ba>
 8008240:	f04f 32ff 	mov.w	r2, #4294967295
 8008244:	fa02 f303 	lsl.w	r3, r2, r3
 8008248:	ea03 0a0a 	and.w	sl, r3, sl
 800824c:	e705      	b.n	800805a <_strtod_l+0x5fa>
 800824e:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 8008252:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 8008256:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 800825a:	36e2      	adds	r6, #226	; 0xe2
 800825c:	fa09 f606 	lsl.w	r6, r9, r6
 8008260:	f8cd 9050 	str.w	r9, [sp, #80]	; 0x50
 8008264:	e763      	b.n	800812e <_strtod_l+0x6ce>
 8008266:	2301      	movs	r3, #1
 8008268:	2600      	movs	r6, #0
 800826a:	9314      	str	r3, [sp, #80]	; 0x50
 800826c:	e75f      	b.n	800812e <_strtod_l+0x6ce>
 800826e:	464a      	mov	r2, r9
 8008270:	991a      	ldr	r1, [sp, #104]	; 0x68
 8008272:	9804      	ldr	r0, [sp, #16]
 8008274:	f001 fad6 	bl	8009824 <__lshift>
 8008278:	901a      	str	r0, [sp, #104]	; 0x68
 800827a:	2800      	cmp	r0, #0
 800827c:	d187      	bne.n	800818e <_strtod_l+0x72e>
 800827e:	e639      	b.n	8007ef4 <_strtod_l+0x494>
 8008280:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8008282:	9906      	ldr	r1, [sp, #24]
 8008284:	9804      	ldr	r0, [sp, #16]
 8008286:	f001 fa7f 	bl	8009788 <__pow5mult>
 800828a:	9006      	str	r0, [sp, #24]
 800828c:	2800      	cmp	r0, #0
 800828e:	d181      	bne.n	8008194 <_strtod_l+0x734>
 8008290:	e630      	b.n	8007ef4 <_strtod_l+0x494>
 8008292:	bf00      	nop
 8008294:	0800a8d0 	.word	0x0800a8d0
 8008298:	fffffc02 	.word	0xfffffc02
 800829c:	f040 8086 	bne.w	80083ac <_strtod_l+0x94c>
 80082a0:	9a08      	ldr	r2, [sp, #32]
 80082a2:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80082a6:	b332      	cbz	r2, 80082f6 <_strtod_l+0x896>
 80082a8:	4aad      	ldr	r2, [pc, #692]	; (8008560 <_strtod_l+0xb00>)
 80082aa:	4293      	cmp	r3, r2
 80082ac:	4659      	mov	r1, fp
 80082ae:	d152      	bne.n	8008356 <_strtod_l+0x8f6>
 80082b0:	9b05      	ldr	r3, [sp, #20]
 80082b2:	4650      	mov	r0, sl
 80082b4:	b1d3      	cbz	r3, 80082ec <_strtod_l+0x88c>
 80082b6:	4aab      	ldr	r2, [pc, #684]	; (8008564 <_strtod_l+0xb04>)
 80082b8:	400a      	ands	r2, r1
 80082ba:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 80082be:	f04f 37ff 	mov.w	r7, #4294967295
 80082c2:	d816      	bhi.n	80082f2 <_strtod_l+0x892>
 80082c4:	0d12      	lsrs	r2, r2, #20
 80082c6:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 80082ca:	fa07 f303 	lsl.w	r3, r7, r3
 80082ce:	4283      	cmp	r3, r0
 80082d0:	d141      	bne.n	8008356 <_strtod_l+0x8f6>
 80082d2:	4aa5      	ldr	r2, [pc, #660]	; (8008568 <_strtod_l+0xb08>)
 80082d4:	4291      	cmp	r1, r2
 80082d6:	d102      	bne.n	80082de <_strtod_l+0x87e>
 80082d8:	3301      	adds	r3, #1
 80082da:	f43f ae0b 	beq.w	8007ef4 <_strtod_l+0x494>
 80082de:	4ba1      	ldr	r3, [pc, #644]	; (8008564 <_strtod_l+0xb04>)
 80082e0:	400b      	ands	r3, r1
 80082e2:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 80082e6:	f04f 0a00 	mov.w	sl, #0
 80082ea:	e79b      	b.n	8008224 <_strtod_l+0x7c4>
 80082ec:	f04f 33ff 	mov.w	r3, #4294967295
 80082f0:	e7ed      	b.n	80082ce <_strtod_l+0x86e>
 80082f2:	463b      	mov	r3, r7
 80082f4:	e7eb      	b.n	80082ce <_strtod_l+0x86e>
 80082f6:	bb73      	cbnz	r3, 8008356 <_strtod_l+0x8f6>
 80082f8:	f1ba 0f00 	cmp.w	sl, #0
 80082fc:	d12b      	bne.n	8008356 <_strtod_l+0x8f6>
 80082fe:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8008302:	9a05      	ldr	r2, [sp, #20]
 8008304:	0d1b      	lsrs	r3, r3, #20
 8008306:	051b      	lsls	r3, r3, #20
 8008308:	b1e2      	cbz	r2, 8008344 <_strtod_l+0x8e4>
 800830a:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800830e:	dc19      	bgt.n	8008344 <_strtod_l+0x8e4>
 8008310:	f1b3 7f5c 	cmp.w	r3, #57671680	; 0x3700000
 8008314:	f77f ae5f 	ble.w	8007fd6 <_strtod_l+0x576>
 8008318:	4b94      	ldr	r3, [pc, #592]	; (800856c <_strtod_l+0xb0c>)
 800831a:	930d      	str	r3, [sp, #52]	; 0x34
 800831c:	2300      	movs	r3, #0
 800831e:	930c      	str	r3, [sp, #48]	; 0x30
 8008320:	4650      	mov	r0, sl
 8008322:	4659      	mov	r1, fp
 8008324:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8008328:	f7f8 f972 	bl	8000610 <__aeabi_dmul>
 800832c:	4682      	mov	sl, r0
 800832e:	468b      	mov	fp, r1
 8008330:	2900      	cmp	r1, #0
 8008332:	f47f adea 	bne.w	8007f0a <_strtod_l+0x4aa>
 8008336:	2800      	cmp	r0, #0
 8008338:	f47f ade7 	bne.w	8007f0a <_strtod_l+0x4aa>
 800833c:	9a04      	ldr	r2, [sp, #16]
 800833e:	2322      	movs	r3, #34	; 0x22
 8008340:	6013      	str	r3, [r2, #0]
 8008342:	e5e2      	b.n	8007f0a <_strtod_l+0x4aa>
 8008344:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8008348:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800834c:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8008350:	f04f 3aff 	mov.w	sl, #4294967295
 8008354:	e766      	b.n	8008224 <_strtod_l+0x7c4>
 8008356:	b19e      	cbz	r6, 8008380 <_strtod_l+0x920>
 8008358:	ea16 0f0b 	tst.w	r6, fp
 800835c:	f43f af62 	beq.w	8008224 <_strtod_l+0x7c4>
 8008360:	9b08      	ldr	r3, [sp, #32]
 8008362:	9a05      	ldr	r2, [sp, #20]
 8008364:	4650      	mov	r0, sl
 8008366:	4659      	mov	r1, fp
 8008368:	b173      	cbz	r3, 8008388 <_strtod_l+0x928>
 800836a:	f7ff fb5b 	bl	8007a24 <sulp>
 800836e:	4602      	mov	r2, r0
 8008370:	460b      	mov	r3, r1
 8008372:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8008376:	f7f7 ff99 	bl	80002ac <__adddf3>
 800837a:	4682      	mov	sl, r0
 800837c:	468b      	mov	fp, r1
 800837e:	e751      	b.n	8008224 <_strtod_l+0x7c4>
 8008380:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008382:	ea13 0f0a 	tst.w	r3, sl
 8008386:	e7e9      	b.n	800835c <_strtod_l+0x8fc>
 8008388:	f7ff fb4c 	bl	8007a24 <sulp>
 800838c:	4602      	mov	r2, r0
 800838e:	460b      	mov	r3, r1
 8008390:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8008394:	f7f7 ff88 	bl	80002a8 <__aeabi_dsub>
 8008398:	2200      	movs	r2, #0
 800839a:	2300      	movs	r3, #0
 800839c:	4682      	mov	sl, r0
 800839e:	468b      	mov	fp, r1
 80083a0:	f7f8 fb9e 	bl	8000ae0 <__aeabi_dcmpeq>
 80083a4:	2800      	cmp	r0, #0
 80083a6:	f47f ae16 	bne.w	8007fd6 <_strtod_l+0x576>
 80083aa:	e73b      	b.n	8008224 <_strtod_l+0x7c4>
 80083ac:	4629      	mov	r1, r5
 80083ae:	4620      	mov	r0, r4
 80083b0:	f001 fbc7 	bl	8009b42 <__ratio>
 80083b4:	ec57 6b10 	vmov	r6, r7, d0
 80083b8:	2200      	movs	r2, #0
 80083ba:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80083be:	ee10 0a10 	vmov	r0, s0
 80083c2:	4639      	mov	r1, r7
 80083c4:	f7f8 fba0 	bl	8000b08 <__aeabi_dcmple>
 80083c8:	2800      	cmp	r0, #0
 80083ca:	d074      	beq.n	80084b6 <_strtod_l+0xa56>
 80083cc:	9b08      	ldr	r3, [sp, #32]
 80083ce:	2b00      	cmp	r3, #0
 80083d0:	d046      	beq.n	8008460 <_strtod_l+0xa00>
 80083d2:	f8df 919c 	ldr.w	r9, [pc, #412]	; 8008570 <_strtod_l+0xb10>
 80083d6:	f04f 0800 	mov.w	r8, #0
 80083da:	4f65      	ldr	r7, [pc, #404]	; (8008570 <_strtod_l+0xb10>)
 80083dc:	2600      	movs	r6, #0
 80083de:	4b61      	ldr	r3, [pc, #388]	; (8008564 <_strtod_l+0xb04>)
 80083e0:	ea0b 0303 	and.w	r3, fp, r3
 80083e4:	9314      	str	r3, [sp, #80]	; 0x50
 80083e6:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80083e8:	4b62      	ldr	r3, [pc, #392]	; (8008574 <_strtod_l+0xb14>)
 80083ea:	429a      	cmp	r2, r3
 80083ec:	f040 80ca 	bne.w	8008584 <_strtod_l+0xb24>
 80083f0:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80083f4:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 80083f8:	ec4b ab10 	vmov	d0, sl, fp
 80083fc:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 8008400:	f001 fada 	bl	80099b8 <__ulp>
 8008404:	4640      	mov	r0, r8
 8008406:	ec53 2b10 	vmov	r2, r3, d0
 800840a:	4649      	mov	r1, r9
 800840c:	f7f8 f900 	bl	8000610 <__aeabi_dmul>
 8008410:	4652      	mov	r2, sl
 8008412:	465b      	mov	r3, fp
 8008414:	f7f7 ff4a 	bl	80002ac <__adddf3>
 8008418:	4a52      	ldr	r2, [pc, #328]	; (8008564 <_strtod_l+0xb04>)
 800841a:	4b57      	ldr	r3, [pc, #348]	; (8008578 <_strtod_l+0xb18>)
 800841c:	400a      	ands	r2, r1
 800841e:	429a      	cmp	r2, r3
 8008420:	4682      	mov	sl, r0
 8008422:	d95c      	bls.n	80084de <_strtod_l+0xa7e>
 8008424:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008426:	f103 7354 	add.w	r3, r3, #55574528	; 0x3500000
 800842a:	429a      	cmp	r2, r3
 800842c:	d103      	bne.n	8008436 <_strtod_l+0x9d6>
 800842e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008430:	3301      	adds	r3, #1
 8008432:	f43f ad5f 	beq.w	8007ef4 <_strtod_l+0x494>
 8008436:	f8df b130 	ldr.w	fp, [pc, #304]	; 8008568 <_strtod_l+0xb08>
 800843a:	f04f 3aff 	mov.w	sl, #4294967295
 800843e:	991a      	ldr	r1, [sp, #104]	; 0x68
 8008440:	9804      	ldr	r0, [sp, #16]
 8008442:	f001 f82d 	bl	80094a0 <_Bfree>
 8008446:	9906      	ldr	r1, [sp, #24]
 8008448:	9804      	ldr	r0, [sp, #16]
 800844a:	f001 f829 	bl	80094a0 <_Bfree>
 800844e:	4629      	mov	r1, r5
 8008450:	9804      	ldr	r0, [sp, #16]
 8008452:	f001 f825 	bl	80094a0 <_Bfree>
 8008456:	4621      	mov	r1, r4
 8008458:	9804      	ldr	r0, [sp, #16]
 800845a:	f001 f821 	bl	80094a0 <_Bfree>
 800845e:	e61c      	b.n	800809a <_strtod_l+0x63a>
 8008460:	f1ba 0f00 	cmp.w	sl, #0
 8008464:	d118      	bne.n	8008498 <_strtod_l+0xa38>
 8008466:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800846a:	b9e3      	cbnz	r3, 80084a6 <_strtod_l+0xa46>
 800846c:	2200      	movs	r2, #0
 800846e:	4b40      	ldr	r3, [pc, #256]	; (8008570 <_strtod_l+0xb10>)
 8008470:	4630      	mov	r0, r6
 8008472:	4639      	mov	r1, r7
 8008474:	f7f8 fb3e 	bl	8000af4 <__aeabi_dcmplt>
 8008478:	b9d0      	cbnz	r0, 80084b0 <_strtod_l+0xa50>
 800847a:	4630      	mov	r0, r6
 800847c:	4639      	mov	r1, r7
 800847e:	2200      	movs	r2, #0
 8008480:	4b3e      	ldr	r3, [pc, #248]	; (800857c <_strtod_l+0xb1c>)
 8008482:	f7f8 f8c5 	bl	8000610 <__aeabi_dmul>
 8008486:	4606      	mov	r6, r0
 8008488:	460f      	mov	r7, r1
 800848a:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 800848e:	9616      	str	r6, [sp, #88]	; 0x58
 8008490:	9317      	str	r3, [sp, #92]	; 0x5c
 8008492:	e9dd 8916 	ldrd	r8, r9, [sp, #88]	; 0x58
 8008496:	e7a2      	b.n	80083de <_strtod_l+0x97e>
 8008498:	f1ba 0f01 	cmp.w	sl, #1
 800849c:	d103      	bne.n	80084a6 <_strtod_l+0xa46>
 800849e:	f1bb 0f00 	cmp.w	fp, #0
 80084a2:	f43f ad98 	beq.w	8007fd6 <_strtod_l+0x576>
 80084a6:	f04f 0800 	mov.w	r8, #0
 80084aa:	f8df 90d4 	ldr.w	r9, [pc, #212]	; 8008580 <_strtod_l+0xb20>
 80084ae:	e794      	b.n	80083da <_strtod_l+0x97a>
 80084b0:	2600      	movs	r6, #0
 80084b2:	4f32      	ldr	r7, [pc, #200]	; (800857c <_strtod_l+0xb1c>)
 80084b4:	e7e9      	b.n	800848a <_strtod_l+0xa2a>
 80084b6:	4b31      	ldr	r3, [pc, #196]	; (800857c <_strtod_l+0xb1c>)
 80084b8:	4630      	mov	r0, r6
 80084ba:	4639      	mov	r1, r7
 80084bc:	2200      	movs	r2, #0
 80084be:	f7f8 f8a7 	bl	8000610 <__aeabi_dmul>
 80084c2:	9b08      	ldr	r3, [sp, #32]
 80084c4:	4606      	mov	r6, r0
 80084c6:	460f      	mov	r7, r1
 80084c8:	b933      	cbnz	r3, 80084d8 <_strtod_l+0xa78>
 80084ca:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80084ce:	9010      	str	r0, [sp, #64]	; 0x40
 80084d0:	9311      	str	r3, [sp, #68]	; 0x44
 80084d2:	e9dd 8910 	ldrd	r8, r9, [sp, #64]	; 0x40
 80084d6:	e782      	b.n	80083de <_strtod_l+0x97e>
 80084d8:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 80084dc:	e7f9      	b.n	80084d2 <_strtod_l+0xa72>
 80084de:	f101 7b54 	add.w	fp, r1, #55574528	; 0x3500000
 80084e2:	9b05      	ldr	r3, [sp, #20]
 80084e4:	2b00      	cmp	r3, #0
 80084e6:	d1aa      	bne.n	800843e <_strtod_l+0x9de>
 80084e8:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80084ec:	0d1b      	lsrs	r3, r3, #20
 80084ee:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80084f0:	051b      	lsls	r3, r3, #20
 80084f2:	429a      	cmp	r2, r3
 80084f4:	46d8      	mov	r8, fp
 80084f6:	d1a2      	bne.n	800843e <_strtod_l+0x9de>
 80084f8:	4639      	mov	r1, r7
 80084fa:	4630      	mov	r0, r6
 80084fc:	f7f8 fb22 	bl	8000b44 <__aeabi_d2iz>
 8008500:	f7f8 f820 	bl	8000544 <__aeabi_i2d>
 8008504:	460b      	mov	r3, r1
 8008506:	4602      	mov	r2, r0
 8008508:	4639      	mov	r1, r7
 800850a:	4630      	mov	r0, r6
 800850c:	f7f7 fecc 	bl	80002a8 <__aeabi_dsub>
 8008510:	9b08      	ldr	r3, [sp, #32]
 8008512:	4606      	mov	r6, r0
 8008514:	460f      	mov	r7, r1
 8008516:	b933      	cbnz	r3, 8008526 <_strtod_l+0xac6>
 8008518:	f1ba 0f00 	cmp.w	sl, #0
 800851c:	d103      	bne.n	8008526 <_strtod_l+0xac6>
 800851e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008522:	2b00      	cmp	r3, #0
 8008524:	d068      	beq.n	80085f8 <_strtod_l+0xb98>
 8008526:	a30a      	add	r3, pc, #40	; (adr r3, 8008550 <_strtod_l+0xaf0>)
 8008528:	e9d3 2300 	ldrd	r2, r3, [r3]
 800852c:	4630      	mov	r0, r6
 800852e:	4639      	mov	r1, r7
 8008530:	f7f8 fae0 	bl	8000af4 <__aeabi_dcmplt>
 8008534:	2800      	cmp	r0, #0
 8008536:	f47f ace8 	bne.w	8007f0a <_strtod_l+0x4aa>
 800853a:	a307      	add	r3, pc, #28	; (adr r3, 8008558 <_strtod_l+0xaf8>)
 800853c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008540:	4630      	mov	r0, r6
 8008542:	4639      	mov	r1, r7
 8008544:	f7f8 faf4 	bl	8000b30 <__aeabi_dcmpgt>
 8008548:	2800      	cmp	r0, #0
 800854a:	f43f af78 	beq.w	800843e <_strtod_l+0x9de>
 800854e:	e4dc      	b.n	8007f0a <_strtod_l+0x4aa>
 8008550:	94a03595 	.word	0x94a03595
 8008554:	3fdfffff 	.word	0x3fdfffff
 8008558:	35afe535 	.word	0x35afe535
 800855c:	3fe00000 	.word	0x3fe00000
 8008560:	000fffff 	.word	0x000fffff
 8008564:	7ff00000 	.word	0x7ff00000
 8008568:	7fefffff 	.word	0x7fefffff
 800856c:	39500000 	.word	0x39500000
 8008570:	3ff00000 	.word	0x3ff00000
 8008574:	7fe00000 	.word	0x7fe00000
 8008578:	7c9fffff 	.word	0x7c9fffff
 800857c:	3fe00000 	.word	0x3fe00000
 8008580:	bff00000 	.word	0xbff00000
 8008584:	9b05      	ldr	r3, [sp, #20]
 8008586:	b31b      	cbz	r3, 80085d0 <_strtod_l+0xb70>
 8008588:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800858a:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800858e:	d81f      	bhi.n	80085d0 <_strtod_l+0xb70>
 8008590:	a325      	add	r3, pc, #148	; (adr r3, 8008628 <_strtod_l+0xbc8>)
 8008592:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008596:	4630      	mov	r0, r6
 8008598:	4639      	mov	r1, r7
 800859a:	f7f8 fab5 	bl	8000b08 <__aeabi_dcmple>
 800859e:	b190      	cbz	r0, 80085c6 <_strtod_l+0xb66>
 80085a0:	4639      	mov	r1, r7
 80085a2:	4630      	mov	r0, r6
 80085a4:	f7f8 faf6 	bl	8000b94 <__aeabi_d2uiz>
 80085a8:	2800      	cmp	r0, #0
 80085aa:	bf08      	it	eq
 80085ac:	2001      	moveq	r0, #1
 80085ae:	f7f7 ffb9 	bl	8000524 <__aeabi_ui2d>
 80085b2:	9b08      	ldr	r3, [sp, #32]
 80085b4:	4606      	mov	r6, r0
 80085b6:	460f      	mov	r7, r1
 80085b8:	b9db      	cbnz	r3, 80085f2 <_strtod_l+0xb92>
 80085ba:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80085be:	9012      	str	r0, [sp, #72]	; 0x48
 80085c0:	9313      	str	r3, [sp, #76]	; 0x4c
 80085c2:	e9dd 8912 	ldrd	r8, r9, [sp, #72]	; 0x48
 80085c6:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80085c8:	f109 63d6 	add.w	r3, r9, #112197632	; 0x6b00000
 80085cc:	eba3 0902 	sub.w	r9, r3, r2
 80085d0:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 80085d4:	f001 f9f0 	bl	80099b8 <__ulp>
 80085d8:	4640      	mov	r0, r8
 80085da:	ec53 2b10 	vmov	r2, r3, d0
 80085de:	4649      	mov	r1, r9
 80085e0:	f7f8 f816 	bl	8000610 <__aeabi_dmul>
 80085e4:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80085e8:	f7f7 fe60 	bl	80002ac <__adddf3>
 80085ec:	4682      	mov	sl, r0
 80085ee:	468b      	mov	fp, r1
 80085f0:	e777      	b.n	80084e2 <_strtod_l+0xa82>
 80085f2:	e9cd 6712 	strd	r6, r7, [sp, #72]	; 0x48
 80085f6:	e7e4      	b.n	80085c2 <_strtod_l+0xb62>
 80085f8:	a30d      	add	r3, pc, #52	; (adr r3, 8008630 <_strtod_l+0xbd0>)
 80085fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80085fe:	f7f8 fa79 	bl	8000af4 <__aeabi_dcmplt>
 8008602:	e7a1      	b.n	8008548 <_strtod_l+0xae8>
 8008604:	2300      	movs	r3, #0
 8008606:	9309      	str	r3, [sp, #36]	; 0x24
 8008608:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800860a:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800860c:	6013      	str	r3, [r2, #0]
 800860e:	f7ff ba6b 	b.w	8007ae8 <_strtod_l+0x88>
 8008612:	2b65      	cmp	r3, #101	; 0x65
 8008614:	f04f 0200 	mov.w	r2, #0
 8008618:	f43f abb6 	beq.w	8007d88 <_strtod_l+0x328>
 800861c:	4615      	mov	r5, r2
 800861e:	2101      	movs	r1, #1
 8008620:	f7ff badc 	b.w	8007bdc <_strtod_l+0x17c>
 8008624:	f3af 8000 	nop.w
 8008628:	ffc00000 	.word	0xffc00000
 800862c:	41dfffff 	.word	0x41dfffff
 8008630:	94a03595 	.word	0x94a03595
 8008634:	3fcfffff 	.word	0x3fcfffff

08008638 <strtod>:
 8008638:	4b07      	ldr	r3, [pc, #28]	; (8008658 <strtod+0x20>)
 800863a:	4a08      	ldr	r2, [pc, #32]	; (800865c <strtod+0x24>)
 800863c:	b410      	push	{r4}
 800863e:	681c      	ldr	r4, [r3, #0]
 8008640:	6a23      	ldr	r3, [r4, #32]
 8008642:	2b00      	cmp	r3, #0
 8008644:	bf08      	it	eq
 8008646:	4613      	moveq	r3, r2
 8008648:	460a      	mov	r2, r1
 800864a:	4601      	mov	r1, r0
 800864c:	4620      	mov	r0, r4
 800864e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008652:	f7ff ba05 	b.w	8007a60 <_strtod_l>
 8008656:	bf00      	nop
 8008658:	20000010 	.word	0x20000010
 800865c:	200000bc 	.word	0x200000bc

08008660 <strtok>:
 8008660:	4b13      	ldr	r3, [pc, #76]	; (80086b0 <strtok+0x50>)
 8008662:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008666:	681d      	ldr	r5, [r3, #0]
 8008668:	6dac      	ldr	r4, [r5, #88]	; 0x58
 800866a:	4606      	mov	r6, r0
 800866c:	460f      	mov	r7, r1
 800866e:	b9b4      	cbnz	r4, 800869e <strtok+0x3e>
 8008670:	2050      	movs	r0, #80	; 0x50
 8008672:	f7fe fe8d 	bl	8007390 <malloc>
 8008676:	65a8      	str	r0, [r5, #88]	; 0x58
 8008678:	6004      	str	r4, [r0, #0]
 800867a:	6044      	str	r4, [r0, #4]
 800867c:	6084      	str	r4, [r0, #8]
 800867e:	60c4      	str	r4, [r0, #12]
 8008680:	6104      	str	r4, [r0, #16]
 8008682:	6144      	str	r4, [r0, #20]
 8008684:	6184      	str	r4, [r0, #24]
 8008686:	6284      	str	r4, [r0, #40]	; 0x28
 8008688:	62c4      	str	r4, [r0, #44]	; 0x2c
 800868a:	6304      	str	r4, [r0, #48]	; 0x30
 800868c:	6344      	str	r4, [r0, #52]	; 0x34
 800868e:	6384      	str	r4, [r0, #56]	; 0x38
 8008690:	63c4      	str	r4, [r0, #60]	; 0x3c
 8008692:	6404      	str	r4, [r0, #64]	; 0x40
 8008694:	6444      	str	r4, [r0, #68]	; 0x44
 8008696:	6484      	str	r4, [r0, #72]	; 0x48
 8008698:	64c4      	str	r4, [r0, #76]	; 0x4c
 800869a:	7704      	strb	r4, [r0, #28]
 800869c:	6244      	str	r4, [r0, #36]	; 0x24
 800869e:	6daa      	ldr	r2, [r5, #88]	; 0x58
 80086a0:	4639      	mov	r1, r7
 80086a2:	4630      	mov	r0, r6
 80086a4:	2301      	movs	r3, #1
 80086a6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80086aa:	f000 b803 	b.w	80086b4 <__strtok_r>
 80086ae:	bf00      	nop
 80086b0:	20000010 	.word	0x20000010

080086b4 <__strtok_r>:
 80086b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80086b6:	b918      	cbnz	r0, 80086c0 <__strtok_r+0xc>
 80086b8:	6810      	ldr	r0, [r2, #0]
 80086ba:	b908      	cbnz	r0, 80086c0 <__strtok_r+0xc>
 80086bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80086be:	4620      	mov	r0, r4
 80086c0:	4604      	mov	r4, r0
 80086c2:	460f      	mov	r7, r1
 80086c4:	f814 5b01 	ldrb.w	r5, [r4], #1
 80086c8:	f817 6b01 	ldrb.w	r6, [r7], #1
 80086cc:	b91e      	cbnz	r6, 80086d6 <__strtok_r+0x22>
 80086ce:	b965      	cbnz	r5, 80086ea <__strtok_r+0x36>
 80086d0:	6015      	str	r5, [r2, #0]
 80086d2:	4628      	mov	r0, r5
 80086d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80086d6:	42b5      	cmp	r5, r6
 80086d8:	d1f6      	bne.n	80086c8 <__strtok_r+0x14>
 80086da:	2b00      	cmp	r3, #0
 80086dc:	d1ef      	bne.n	80086be <__strtok_r+0xa>
 80086de:	6014      	str	r4, [r2, #0]
 80086e0:	7003      	strb	r3, [r0, #0]
 80086e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80086e4:	461c      	mov	r4, r3
 80086e6:	e00c      	b.n	8008702 <__strtok_r+0x4e>
 80086e8:	b915      	cbnz	r5, 80086f0 <__strtok_r+0x3c>
 80086ea:	f814 3b01 	ldrb.w	r3, [r4], #1
 80086ee:	460e      	mov	r6, r1
 80086f0:	f816 5b01 	ldrb.w	r5, [r6], #1
 80086f4:	42ab      	cmp	r3, r5
 80086f6:	d1f7      	bne.n	80086e8 <__strtok_r+0x34>
 80086f8:	2b00      	cmp	r3, #0
 80086fa:	d0f3      	beq.n	80086e4 <__strtok_r+0x30>
 80086fc:	2300      	movs	r3, #0
 80086fe:	f804 3c01 	strb.w	r3, [r4, #-1]
 8008702:	6014      	str	r4, [r2, #0]
 8008704:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08008708 <time>:
 8008708:	b513      	push	{r0, r1, r4, lr}
 800870a:	4b08      	ldr	r3, [pc, #32]	; (800872c <time+0x24>)
 800870c:	4604      	mov	r4, r0
 800870e:	2200      	movs	r2, #0
 8008710:	6818      	ldr	r0, [r3, #0]
 8008712:	4669      	mov	r1, sp
 8008714:	f000 fdb8 	bl	8009288 <_gettimeofday_r>
 8008718:	2800      	cmp	r0, #0
 800871a:	bfbc      	itt	lt
 800871c:	f04f 33ff 	movlt.w	r3, #4294967295
 8008720:	9300      	strlt	r3, [sp, #0]
 8008722:	9800      	ldr	r0, [sp, #0]
 8008724:	b104      	cbz	r4, 8008728 <time+0x20>
 8008726:	6020      	str	r0, [r4, #0]
 8008728:	b002      	add	sp, #8
 800872a:	bd10      	pop	{r4, pc}
 800872c:	20000010 	.word	0x20000010

08008730 <__tzcalc_limits>:
 8008730:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008734:	4604      	mov	r4, r0
 8008736:	f000 fdb9 	bl	80092ac <__gettzinfo>
 800873a:	f240 73b1 	movw	r3, #1969	; 0x7b1
 800873e:	429c      	cmp	r4, r3
 8008740:	f340 8098 	ble.w	8008874 <__tzcalc_limits+0x144>
 8008744:	f46f 63f6 	mvn.w	r3, #1968	; 0x7b0
 8008748:	18e3      	adds	r3, r4, r3
 800874a:	109b      	asrs	r3, r3, #2
 800874c:	f240 126d 	movw	r2, #365	; 0x16d
 8008750:	f2a4 75b2 	subw	r5, r4, #1970	; 0x7b2
 8008754:	fb02 3505 	mla	r5, r2, r5, r3
 8008758:	f06f 0263 	mvn.w	r2, #99	; 0x63
 800875c:	f2a4 736d 	subw	r3, r4, #1901	; 0x76d
 8008760:	fb93 f3f2 	sdiv	r3, r3, r2
 8008764:	f46f 62c8 	mvn.w	r2, #1600	; 0x640
 8008768:	441d      	add	r5, r3
 800876a:	f44f 73c8 	mov.w	r3, #400	; 0x190
 800876e:	18a2      	adds	r2, r4, r2
 8008770:	fb94 f7f3 	sdiv	r7, r4, r3
 8008774:	fb92 f2f3 	sdiv	r2, r2, r3
 8008778:	fb03 4717 	mls	r7, r3, r7, r4
 800877c:	f100 0338 	add.w	r3, r0, #56	; 0x38
 8008780:	4415      	add	r5, r2
 8008782:	fab7 fe87 	clz	lr, r7
 8008786:	2264      	movs	r2, #100	; 0x64
 8008788:	9301      	str	r3, [sp, #4]
 800878a:	f004 0303 	and.w	r3, r4, #3
 800878e:	fb94 f6f2 	sdiv	r6, r4, r2
 8008792:	6044      	str	r4, [r0, #4]
 8008794:	fb02 4616 	mls	r6, r2, r6, r4
 8008798:	ea4f 1e5e 	mov.w	lr, lr, lsr #5
 800879c:	4601      	mov	r1, r0
 800879e:	9300      	str	r3, [sp, #0]
 80087a0:	f06f 4c40 	mvn.w	ip, #3221225472	; 0xc0000000
 80087a4:	7a0b      	ldrb	r3, [r1, #8]
 80087a6:	2b4a      	cmp	r3, #74	; 0x4a
 80087a8:	d123      	bne.n	80087f2 <__tzcalc_limits+0xc2>
 80087aa:	694c      	ldr	r4, [r1, #20]
 80087ac:	9a00      	ldr	r2, [sp, #0]
 80087ae:	192b      	adds	r3, r5, r4
 80087b0:	b902      	cbnz	r2, 80087b4 <__tzcalc_limits+0x84>
 80087b2:	b906      	cbnz	r6, 80087b6 <__tzcalc_limits+0x86>
 80087b4:	b9df      	cbnz	r7, 80087ee <__tzcalc_limits+0xbe>
 80087b6:	2c3b      	cmp	r4, #59	; 0x3b
 80087b8:	bfd4      	ite	le
 80087ba:	2400      	movle	r4, #0
 80087bc:	2401      	movgt	r4, #1
 80087be:	441c      	add	r4, r3
 80087c0:	3c01      	subs	r4, #1
 80087c2:	4b2d      	ldr	r3, [pc, #180]	; (8008878 <__tzcalc_limits+0x148>)
 80087c4:	698a      	ldr	r2, [r1, #24]
 80087c6:	fb03 2404 	mla	r4, r3, r4, r2
 80087ca:	6a0b      	ldr	r3, [r1, #32]
 80087cc:	441c      	add	r4, r3
 80087ce:	f841 4f1c 	str.w	r4, [r1, #28]!
 80087d2:	9b01      	ldr	r3, [sp, #4]
 80087d4:	428b      	cmp	r3, r1
 80087d6:	d1e5      	bne.n	80087a4 <__tzcalc_limits+0x74>
 80087d8:	69c3      	ldr	r3, [r0, #28]
 80087da:	6b82      	ldr	r2, [r0, #56]	; 0x38
 80087dc:	4293      	cmp	r3, r2
 80087de:	bfac      	ite	ge
 80087e0:	2300      	movge	r3, #0
 80087e2:	2301      	movlt	r3, #1
 80087e4:	6003      	str	r3, [r0, #0]
 80087e6:	2001      	movs	r0, #1
 80087e8:	b003      	add	sp, #12
 80087ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80087ee:	2400      	movs	r4, #0
 80087f0:	e7e5      	b.n	80087be <__tzcalc_limits+0x8e>
 80087f2:	2b44      	cmp	r3, #68	; 0x44
 80087f4:	d102      	bne.n	80087fc <__tzcalc_limits+0xcc>
 80087f6:	694b      	ldr	r3, [r1, #20]
 80087f8:	18ec      	adds	r4, r5, r3
 80087fa:	e7e2      	b.n	80087c2 <__tzcalc_limits+0x92>
 80087fc:	9b00      	ldr	r3, [sp, #0]
 80087fe:	bb7b      	cbnz	r3, 8008860 <__tzcalc_limits+0x130>
 8008800:	2e00      	cmp	r6, #0
 8008802:	bf0c      	ite	eq
 8008804:	46f0      	moveq	r8, lr
 8008806:	f04f 0801 	movne.w	r8, #1
 800880a:	4b1c      	ldr	r3, [pc, #112]	; (800887c <__tzcalc_limits+0x14c>)
 800880c:	68cc      	ldr	r4, [r1, #12]
 800880e:	2230      	movs	r2, #48	; 0x30
 8008810:	fb02 3808 	mla	r8, r2, r8, r3
 8008814:	f1a8 0a04 	sub.w	sl, r8, #4
 8008818:	462b      	mov	r3, r5
 800881a:	f04f 0901 	mov.w	r9, #1
 800881e:	45a1      	cmp	r9, r4
 8008820:	db20      	blt.n	8008864 <__tzcalc_limits+0x134>
 8008822:	2c01      	cmp	r4, #1
 8008824:	bfb8      	it	lt
 8008826:	2401      	movlt	r4, #1
 8008828:	46a1      	mov	r9, r4
 800882a:	f103 0b04 	add.w	fp, r3, #4
 800882e:	2207      	movs	r2, #7
 8008830:	694c      	ldr	r4, [r1, #20]
 8008832:	fb9b faf2 	sdiv	sl, fp, r2
 8008836:	ebca 0aca 	rsb	sl, sl, sl, lsl #3
 800883a:	ebab 0a0a 	sub.w	sl, fp, sl
 800883e:	ebb4 0a0a 	subs.w	sl, r4, sl
 8008842:	690c      	ldr	r4, [r1, #16]
 8008844:	44e1      	add	r9, ip
 8008846:	f104 34ff 	add.w	r4, r4, #4294967295
 800884a:	bf48      	it	mi
 800884c:	4492      	addmi	sl, r2
 800884e:	ebc4 04c4 	rsb	r4, r4, r4, lsl #3
 8008852:	f858 8029 	ldr.w	r8, [r8, r9, lsl #2]
 8008856:	4454      	add	r4, sl
 8008858:	4544      	cmp	r4, r8
 800885a:	da09      	bge.n	8008870 <__tzcalc_limits+0x140>
 800885c:	441c      	add	r4, r3
 800885e:	e7b0      	b.n	80087c2 <__tzcalc_limits+0x92>
 8008860:	46f0      	mov	r8, lr
 8008862:	e7d2      	b.n	800880a <__tzcalc_limits+0xda>
 8008864:	f85a bf04 	ldr.w	fp, [sl, #4]!
 8008868:	f109 0901 	add.w	r9, r9, #1
 800886c:	445b      	add	r3, fp
 800886e:	e7d6      	b.n	800881e <__tzcalc_limits+0xee>
 8008870:	3c07      	subs	r4, #7
 8008872:	e7f1      	b.n	8008858 <__tzcalc_limits+0x128>
 8008874:	2000      	movs	r0, #0
 8008876:	e7b7      	b.n	80087e8 <__tzcalc_limits+0xb8>
 8008878:	00015180 	.word	0x00015180
 800887c:	0800a83c 	.word	0x0800a83c

08008880 <__tz_lock>:
 8008880:	4770      	bx	lr

08008882 <__tz_unlock>:
 8008882:	4770      	bx	lr

08008884 <_tzset_unlocked>:
 8008884:	4b01      	ldr	r3, [pc, #4]	; (800888c <_tzset_unlocked+0x8>)
 8008886:	6818      	ldr	r0, [r3, #0]
 8008888:	f000 b802 	b.w	8008890 <_tzset_unlocked_r>
 800888c:	20000010 	.word	0x20000010

08008890 <_tzset_unlocked_r>:
 8008890:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008894:	b08d      	sub	sp, #52	; 0x34
 8008896:	4607      	mov	r7, r0
 8008898:	f000 fd08 	bl	80092ac <__gettzinfo>
 800889c:	49b1      	ldr	r1, [pc, #708]	; (8008b64 <_tzset_unlocked_r+0x2d4>)
 800889e:	4eb2      	ldr	r6, [pc, #712]	; (8008b68 <_tzset_unlocked_r+0x2d8>)
 80088a0:	4605      	mov	r5, r0
 80088a2:	4638      	mov	r0, r7
 80088a4:	f000 fce8 	bl	8009278 <_getenv_r>
 80088a8:	4604      	mov	r4, r0
 80088aa:	b970      	cbnz	r0, 80088ca <_tzset_unlocked_r+0x3a>
 80088ac:	4baf      	ldr	r3, [pc, #700]	; (8008b6c <_tzset_unlocked_r+0x2dc>)
 80088ae:	4ab0      	ldr	r2, [pc, #704]	; (8008b70 <_tzset_unlocked_r+0x2e0>)
 80088b0:	6018      	str	r0, [r3, #0]
 80088b2:	4bb0      	ldr	r3, [pc, #704]	; (8008b74 <_tzset_unlocked_r+0x2e4>)
 80088b4:	6018      	str	r0, [r3, #0]
 80088b6:	4bb0      	ldr	r3, [pc, #704]	; (8008b78 <_tzset_unlocked_r+0x2e8>)
 80088b8:	6830      	ldr	r0, [r6, #0]
 80088ba:	601a      	str	r2, [r3, #0]
 80088bc:	605a      	str	r2, [r3, #4]
 80088be:	f7fe fd6f 	bl	80073a0 <free>
 80088c2:	6034      	str	r4, [r6, #0]
 80088c4:	b00d      	add	sp, #52	; 0x34
 80088c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80088ca:	6831      	ldr	r1, [r6, #0]
 80088cc:	2900      	cmp	r1, #0
 80088ce:	d160      	bne.n	8008992 <_tzset_unlocked_r+0x102>
 80088d0:	6830      	ldr	r0, [r6, #0]
 80088d2:	f7fe fd65 	bl	80073a0 <free>
 80088d6:	4620      	mov	r0, r4
 80088d8:	f7f7 fc84 	bl	80001e4 <strlen>
 80088dc:	1c41      	adds	r1, r0, #1
 80088de:	4638      	mov	r0, r7
 80088e0:	f7ff f824 	bl	800792c <_malloc_r>
 80088e4:	6030      	str	r0, [r6, #0]
 80088e6:	2800      	cmp	r0, #0
 80088e8:	d158      	bne.n	800899c <_tzset_unlocked_r+0x10c>
 80088ea:	7823      	ldrb	r3, [r4, #0]
 80088ec:	4aa3      	ldr	r2, [pc, #652]	; (8008b7c <_tzset_unlocked_r+0x2ec>)
 80088ee:	49a4      	ldr	r1, [pc, #656]	; (8008b80 <_tzset_unlocked_r+0x2f0>)
 80088f0:	2b3a      	cmp	r3, #58	; 0x3a
 80088f2:	bf08      	it	eq
 80088f4:	3401      	addeq	r4, #1
 80088f6:	ae0a      	add	r6, sp, #40	; 0x28
 80088f8:	4633      	mov	r3, r6
 80088fa:	4620      	mov	r0, r4
 80088fc:	f001 f996 	bl	8009c2c <siscanf>
 8008900:	2800      	cmp	r0, #0
 8008902:	dddf      	ble.n	80088c4 <_tzset_unlocked_r+0x34>
 8008904:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008906:	18e7      	adds	r7, r4, r3
 8008908:	5ce3      	ldrb	r3, [r4, r3]
 800890a:	2b2d      	cmp	r3, #45	; 0x2d
 800890c:	d14a      	bne.n	80089a4 <_tzset_unlocked_r+0x114>
 800890e:	3701      	adds	r7, #1
 8008910:	f04f 34ff 	mov.w	r4, #4294967295
 8008914:	f10d 0a20 	add.w	sl, sp, #32
 8008918:	f10d 0b1e 	add.w	fp, sp, #30
 800891c:	f04f 0800 	mov.w	r8, #0
 8008920:	9603      	str	r6, [sp, #12]
 8008922:	f8cd a008 	str.w	sl, [sp, #8]
 8008926:	9601      	str	r6, [sp, #4]
 8008928:	f8cd b000 	str.w	fp, [sp]
 800892c:	4633      	mov	r3, r6
 800892e:	aa07      	add	r2, sp, #28
 8008930:	4994      	ldr	r1, [pc, #592]	; (8008b84 <_tzset_unlocked_r+0x2f4>)
 8008932:	f8ad 801e 	strh.w	r8, [sp, #30]
 8008936:	4638      	mov	r0, r7
 8008938:	f8ad 8020 	strh.w	r8, [sp, #32]
 800893c:	f001 f976 	bl	8009c2c <siscanf>
 8008940:	4540      	cmp	r0, r8
 8008942:	ddbf      	ble.n	80088c4 <_tzset_unlocked_r+0x34>
 8008944:	f8bd 301e 	ldrh.w	r3, [sp, #30]
 8008948:	f8bd 2020 	ldrh.w	r2, [sp, #32]
 800894c:	f8df 9240 	ldr.w	r9, [pc, #576]	; 8008b90 <_tzset_unlocked_r+0x300>
 8008950:	213c      	movs	r1, #60	; 0x3c
 8008952:	fb01 2203 	mla	r2, r1, r3, r2
 8008956:	f8bd 301c 	ldrh.w	r3, [sp, #28]
 800895a:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 800895e:	fb01 2303 	mla	r3, r1, r3, r2
 8008962:	435c      	muls	r4, r3
 8008964:	622c      	str	r4, [r5, #32]
 8008966:	4c84      	ldr	r4, [pc, #528]	; (8008b78 <_tzset_unlocked_r+0x2e8>)
 8008968:	4b84      	ldr	r3, [pc, #528]	; (8008b7c <_tzset_unlocked_r+0x2ec>)
 800896a:	6023      	str	r3, [r4, #0]
 800896c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800896e:	4984      	ldr	r1, [pc, #528]	; (8008b80 <_tzset_unlocked_r+0x2f0>)
 8008970:	441f      	add	r7, r3
 8008972:	464a      	mov	r2, r9
 8008974:	4633      	mov	r3, r6
 8008976:	4638      	mov	r0, r7
 8008978:	f001 f958 	bl	8009c2c <siscanf>
 800897c:	4540      	cmp	r0, r8
 800897e:	dc16      	bgt.n	80089ae <_tzset_unlocked_r+0x11e>
 8008980:	6823      	ldr	r3, [r4, #0]
 8008982:	6063      	str	r3, [r4, #4]
 8008984:	4b79      	ldr	r3, [pc, #484]	; (8008b6c <_tzset_unlocked_r+0x2dc>)
 8008986:	6a2a      	ldr	r2, [r5, #32]
 8008988:	601a      	str	r2, [r3, #0]
 800898a:	4b7a      	ldr	r3, [pc, #488]	; (8008b74 <_tzset_unlocked_r+0x2e4>)
 800898c:	f8c3 8000 	str.w	r8, [r3]
 8008990:	e798      	b.n	80088c4 <_tzset_unlocked_r+0x34>
 8008992:	f7f7 fc1d 	bl	80001d0 <strcmp>
 8008996:	2800      	cmp	r0, #0
 8008998:	d094      	beq.n	80088c4 <_tzset_unlocked_r+0x34>
 800899a:	e799      	b.n	80088d0 <_tzset_unlocked_r+0x40>
 800899c:	4621      	mov	r1, r4
 800899e:	f001 f971 	bl	8009c84 <strcpy>
 80089a2:	e7a2      	b.n	80088ea <_tzset_unlocked_r+0x5a>
 80089a4:	2b2b      	cmp	r3, #43	; 0x2b
 80089a6:	bf08      	it	eq
 80089a8:	3701      	addeq	r7, #1
 80089aa:	2401      	movs	r4, #1
 80089ac:	e7b2      	b.n	8008914 <_tzset_unlocked_r+0x84>
 80089ae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80089b0:	f8c4 9004 	str.w	r9, [r4, #4]
 80089b4:	18fc      	adds	r4, r7, r3
 80089b6:	5cfb      	ldrb	r3, [r7, r3]
 80089b8:	2b2d      	cmp	r3, #45	; 0x2d
 80089ba:	f040 8092 	bne.w	8008ae2 <_tzset_unlocked_r+0x252>
 80089be:	3401      	adds	r4, #1
 80089c0:	f04f 37ff 	mov.w	r7, #4294967295
 80089c4:	2300      	movs	r3, #0
 80089c6:	f8ad 301c 	strh.w	r3, [sp, #28]
 80089ca:	f8ad 301e 	strh.w	r3, [sp, #30]
 80089ce:	f8ad 3020 	strh.w	r3, [sp, #32]
 80089d2:	930a      	str	r3, [sp, #40]	; 0x28
 80089d4:	9603      	str	r6, [sp, #12]
 80089d6:	f8cd a008 	str.w	sl, [sp, #8]
 80089da:	9601      	str	r6, [sp, #4]
 80089dc:	f8cd b000 	str.w	fp, [sp]
 80089e0:	4633      	mov	r3, r6
 80089e2:	aa07      	add	r2, sp, #28
 80089e4:	4967      	ldr	r1, [pc, #412]	; (8008b84 <_tzset_unlocked_r+0x2f4>)
 80089e6:	4620      	mov	r0, r4
 80089e8:	f001 f920 	bl	8009c2c <siscanf>
 80089ec:	2800      	cmp	r0, #0
 80089ee:	dc7d      	bgt.n	8008aec <_tzset_unlocked_r+0x25c>
 80089f0:	6a2b      	ldr	r3, [r5, #32]
 80089f2:	f5a3 6361 	sub.w	r3, r3, #3600	; 0xe10
 80089f6:	63eb      	str	r3, [r5, #60]	; 0x3c
 80089f8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80089fa:	462f      	mov	r7, r5
 80089fc:	441c      	add	r4, r3
 80089fe:	f04f 0900 	mov.w	r9, #0
 8008a02:	7823      	ldrb	r3, [r4, #0]
 8008a04:	2b2c      	cmp	r3, #44	; 0x2c
 8008a06:	bf08      	it	eq
 8008a08:	3401      	addeq	r4, #1
 8008a0a:	f894 8000 	ldrb.w	r8, [r4]
 8008a0e:	f1b8 0f4d 	cmp.w	r8, #77	; 0x4d
 8008a12:	d17b      	bne.n	8008b0c <_tzset_unlocked_r+0x27c>
 8008a14:	f10d 0326 	add.w	r3, sp, #38	; 0x26
 8008a18:	9302      	str	r3, [sp, #8]
 8008a1a:	ab09      	add	r3, sp, #36	; 0x24
 8008a1c:	9300      	str	r3, [sp, #0]
 8008a1e:	9603      	str	r6, [sp, #12]
 8008a20:	9601      	str	r6, [sp, #4]
 8008a22:	4633      	mov	r3, r6
 8008a24:	f10d 0222 	add.w	r2, sp, #34	; 0x22
 8008a28:	4957      	ldr	r1, [pc, #348]	; (8008b88 <_tzset_unlocked_r+0x2f8>)
 8008a2a:	4620      	mov	r0, r4
 8008a2c:	f001 f8fe 	bl	8009c2c <siscanf>
 8008a30:	2803      	cmp	r0, #3
 8008a32:	f47f af47 	bne.w	80088c4 <_tzset_unlocked_r+0x34>
 8008a36:	f8bd 1022 	ldrh.w	r1, [sp, #34]	; 0x22
 8008a3a:	1e4b      	subs	r3, r1, #1
 8008a3c:	2b0b      	cmp	r3, #11
 8008a3e:	f63f af41 	bhi.w	80088c4 <_tzset_unlocked_r+0x34>
 8008a42:	f8bd 2024 	ldrh.w	r2, [sp, #36]	; 0x24
 8008a46:	1e53      	subs	r3, r2, #1
 8008a48:	2b04      	cmp	r3, #4
 8008a4a:	f63f af3b 	bhi.w	80088c4 <_tzset_unlocked_r+0x34>
 8008a4e:	f8bd 3026 	ldrh.w	r3, [sp, #38]	; 0x26
 8008a52:	2b06      	cmp	r3, #6
 8008a54:	f63f af36 	bhi.w	80088c4 <_tzset_unlocked_r+0x34>
 8008a58:	f887 8008 	strb.w	r8, [r7, #8]
 8008a5c:	60f9      	str	r1, [r7, #12]
 8008a5e:	613a      	str	r2, [r7, #16]
 8008a60:	617b      	str	r3, [r7, #20]
 8008a62:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008a64:	eb04 0803 	add.w	r8, r4, r3
 8008a68:	2302      	movs	r3, #2
 8008a6a:	f8ad 301c 	strh.w	r3, [sp, #28]
 8008a6e:	2300      	movs	r3, #0
 8008a70:	f8ad 301e 	strh.w	r3, [sp, #30]
 8008a74:	f8ad 3020 	strh.w	r3, [sp, #32]
 8008a78:	930a      	str	r3, [sp, #40]	; 0x28
 8008a7a:	f898 3000 	ldrb.w	r3, [r8]
 8008a7e:	2b2f      	cmp	r3, #47	; 0x2f
 8008a80:	d10b      	bne.n	8008a9a <_tzset_unlocked_r+0x20a>
 8008a82:	9603      	str	r6, [sp, #12]
 8008a84:	f8cd a008 	str.w	sl, [sp, #8]
 8008a88:	9601      	str	r6, [sp, #4]
 8008a8a:	f8cd b000 	str.w	fp, [sp]
 8008a8e:	4633      	mov	r3, r6
 8008a90:	aa07      	add	r2, sp, #28
 8008a92:	493e      	ldr	r1, [pc, #248]	; (8008b8c <_tzset_unlocked_r+0x2fc>)
 8008a94:	4640      	mov	r0, r8
 8008a96:	f001 f8c9 	bl	8009c2c <siscanf>
 8008a9a:	f8bd 301e 	ldrh.w	r3, [sp, #30]
 8008a9e:	f8bd 2020 	ldrh.w	r2, [sp, #32]
 8008aa2:	213c      	movs	r1, #60	; 0x3c
 8008aa4:	fb01 2203 	mla	r2, r1, r3, r2
 8008aa8:	f8bd 301c 	ldrh.w	r3, [sp, #28]
 8008aac:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 8008ab0:	fb01 2303 	mla	r3, r1, r3, r2
 8008ab4:	61bb      	str	r3, [r7, #24]
 8008ab6:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8008ab8:	f109 0901 	add.w	r9, r9, #1
 8008abc:	f1b9 0f02 	cmp.w	r9, #2
 8008ac0:	4444      	add	r4, r8
 8008ac2:	f107 071c 	add.w	r7, r7, #28
 8008ac6:	d19c      	bne.n	8008a02 <_tzset_unlocked_r+0x172>
 8008ac8:	6868      	ldr	r0, [r5, #4]
 8008aca:	f7ff fe31 	bl	8008730 <__tzcalc_limits>
 8008ace:	4b27      	ldr	r3, [pc, #156]	; (8008b6c <_tzset_unlocked_r+0x2dc>)
 8008ad0:	6a2a      	ldr	r2, [r5, #32]
 8008ad2:	601a      	str	r2, [r3, #0]
 8008ad4:	6beb      	ldr	r3, [r5, #60]	; 0x3c
 8008ad6:	1a9b      	subs	r3, r3, r2
 8008ad8:	4a26      	ldr	r2, [pc, #152]	; (8008b74 <_tzset_unlocked_r+0x2e4>)
 8008ada:	bf18      	it	ne
 8008adc:	2301      	movne	r3, #1
 8008ade:	6013      	str	r3, [r2, #0]
 8008ae0:	e6f0      	b.n	80088c4 <_tzset_unlocked_r+0x34>
 8008ae2:	2b2b      	cmp	r3, #43	; 0x2b
 8008ae4:	bf08      	it	eq
 8008ae6:	3401      	addeq	r4, #1
 8008ae8:	2701      	movs	r7, #1
 8008aea:	e76b      	b.n	80089c4 <_tzset_unlocked_r+0x134>
 8008aec:	f8bd 301e 	ldrh.w	r3, [sp, #30]
 8008af0:	f8bd 2020 	ldrh.w	r2, [sp, #32]
 8008af4:	213c      	movs	r1, #60	; 0x3c
 8008af6:	fb01 2203 	mla	r2, r1, r3, r2
 8008afa:	f8bd 301c 	ldrh.w	r3, [sp, #28]
 8008afe:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 8008b02:	fb01 2303 	mla	r3, r1, r3, r2
 8008b06:	435f      	muls	r7, r3
 8008b08:	63ef      	str	r7, [r5, #60]	; 0x3c
 8008b0a:	e775      	b.n	80089f8 <_tzset_unlocked_r+0x168>
 8008b0c:	f1b8 0f4a 	cmp.w	r8, #74	; 0x4a
 8008b10:	bf06      	itte	eq
 8008b12:	3401      	addeq	r4, #1
 8008b14:	4643      	moveq	r3, r8
 8008b16:	2344      	movne	r3, #68	; 0x44
 8008b18:	220a      	movs	r2, #10
 8008b1a:	a90b      	add	r1, sp, #44	; 0x2c
 8008b1c:	4620      	mov	r0, r4
 8008b1e:	9305      	str	r3, [sp, #20]
 8008b20:	f001 f95a 	bl	8009dd8 <strtoul>
 8008b24:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
 8008b28:	f8ad 0026 	strh.w	r0, [sp, #38]	; 0x26
 8008b2c:	4544      	cmp	r4, r8
 8008b2e:	9b05      	ldr	r3, [sp, #20]
 8008b30:	d114      	bne.n	8008b5c <_tzset_unlocked_r+0x2cc>
 8008b32:	234d      	movs	r3, #77	; 0x4d
 8008b34:	f1b9 0f00 	cmp.w	r9, #0
 8008b38:	d107      	bne.n	8008b4a <_tzset_unlocked_r+0x2ba>
 8008b3a:	722b      	strb	r3, [r5, #8]
 8008b3c:	2303      	movs	r3, #3
 8008b3e:	60eb      	str	r3, [r5, #12]
 8008b40:	2302      	movs	r3, #2
 8008b42:	612b      	str	r3, [r5, #16]
 8008b44:	f8c5 9014 	str.w	r9, [r5, #20]
 8008b48:	e78e      	b.n	8008a68 <_tzset_unlocked_r+0x1d8>
 8008b4a:	f885 3024 	strb.w	r3, [r5, #36]	; 0x24
 8008b4e:	230b      	movs	r3, #11
 8008b50:	62ab      	str	r3, [r5, #40]	; 0x28
 8008b52:	2301      	movs	r3, #1
 8008b54:	62eb      	str	r3, [r5, #44]	; 0x2c
 8008b56:	2300      	movs	r3, #0
 8008b58:	632b      	str	r3, [r5, #48]	; 0x30
 8008b5a:	e785      	b.n	8008a68 <_tzset_unlocked_r+0x1d8>
 8008b5c:	b280      	uxth	r0, r0
 8008b5e:	723b      	strb	r3, [r7, #8]
 8008b60:	6178      	str	r0, [r7, #20]
 8008b62:	e781      	b.n	8008a68 <_tzset_unlocked_r+0x1d8>
 8008b64:	0800a8f8 	.word	0x0800a8f8
 8008b68:	2000026c 	.word	0x2000026c
 8008b6c:	20000274 	.word	0x20000274
 8008b70:	0800a8fb 	.word	0x0800a8fb
 8008b74:	20000270 	.word	0x20000270
 8008b78:	20000074 	.word	0x20000074
 8008b7c:	2000025f 	.word	0x2000025f
 8008b80:	0800a8ff 	.word	0x0800a8ff
 8008b84:	0800a922 	.word	0x0800a922
 8008b88:	0800a90e 	.word	0x0800a90e
 8008b8c:	0800a921 	.word	0x0800a921
 8008b90:	20000254 	.word	0x20000254

08008b94 <div>:
 8008b94:	2900      	cmp	r1, #0
 8008b96:	b510      	push	{r4, lr}
 8008b98:	fb91 f4f2 	sdiv	r4, r1, r2
 8008b9c:	fb02 1314 	mls	r3, r2, r4, r1
 8008ba0:	db06      	blt.n	8008bb0 <div+0x1c>
 8008ba2:	2b00      	cmp	r3, #0
 8008ba4:	da01      	bge.n	8008baa <div+0x16>
 8008ba6:	3401      	adds	r4, #1
 8008ba8:	1a9b      	subs	r3, r3, r2
 8008baa:	6004      	str	r4, [r0, #0]
 8008bac:	6043      	str	r3, [r0, #4]
 8008bae:	bd10      	pop	{r4, pc}
 8008bb0:	2b00      	cmp	r3, #0
 8008bb2:	bfc4      	itt	gt
 8008bb4:	f104 34ff 	addgt.w	r4, r4, #4294967295
 8008bb8:	189b      	addgt	r3, r3, r2
 8008bba:	e7f6      	b.n	8008baa <div+0x16>

08008bbc <rshift>:
 8008bbc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008bbe:	6906      	ldr	r6, [r0, #16]
 8008bc0:	114b      	asrs	r3, r1, #5
 8008bc2:	42b3      	cmp	r3, r6
 8008bc4:	f100 0514 	add.w	r5, r0, #20
 8008bc8:	da2b      	bge.n	8008c22 <rshift+0x66>
 8008bca:	f011 011f 	ands.w	r1, r1, #31
 8008bce:	eb05 0686 	add.w	r6, r5, r6, lsl #2
 8008bd2:	eb05 0283 	add.w	r2, r5, r3, lsl #2
 8008bd6:	d108      	bne.n	8008bea <rshift+0x2e>
 8008bd8:	4629      	mov	r1, r5
 8008bda:	42b2      	cmp	r2, r6
 8008bdc:	460b      	mov	r3, r1
 8008bde:	d210      	bcs.n	8008c02 <rshift+0x46>
 8008be0:	f852 3b04 	ldr.w	r3, [r2], #4
 8008be4:	f841 3b04 	str.w	r3, [r1], #4
 8008be8:	e7f7      	b.n	8008bda <rshift+0x1e>
 8008bea:	f855 4023 	ldr.w	r4, [r5, r3, lsl #2]
 8008bee:	f1c1 0e20 	rsb	lr, r1, #32
 8008bf2:	3204      	adds	r2, #4
 8008bf4:	40cc      	lsrs	r4, r1
 8008bf6:	462b      	mov	r3, r5
 8008bf8:	42b2      	cmp	r2, r6
 8008bfa:	d308      	bcc.n	8008c0e <rshift+0x52>
 8008bfc:	601c      	str	r4, [r3, #0]
 8008bfe:	b104      	cbz	r4, 8008c02 <rshift+0x46>
 8008c00:	3304      	adds	r3, #4
 8008c02:	1b5b      	subs	r3, r3, r5
 8008c04:	109b      	asrs	r3, r3, #2
 8008c06:	6103      	str	r3, [r0, #16]
 8008c08:	b903      	cbnz	r3, 8008c0c <rshift+0x50>
 8008c0a:	6143      	str	r3, [r0, #20]
 8008c0c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008c0e:	6817      	ldr	r7, [r2, #0]
 8008c10:	fa07 f70e 	lsl.w	r7, r7, lr
 8008c14:	433c      	orrs	r4, r7
 8008c16:	f843 4b04 	str.w	r4, [r3], #4
 8008c1a:	f852 4b04 	ldr.w	r4, [r2], #4
 8008c1e:	40cc      	lsrs	r4, r1
 8008c20:	e7ea      	b.n	8008bf8 <rshift+0x3c>
 8008c22:	462b      	mov	r3, r5
 8008c24:	e7ed      	b.n	8008c02 <rshift+0x46>

08008c26 <__hexdig_fun>:
 8008c26:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8008c2a:	2b09      	cmp	r3, #9
 8008c2c:	d802      	bhi.n	8008c34 <__hexdig_fun+0xe>
 8008c2e:	3820      	subs	r0, #32
 8008c30:	b2c0      	uxtb	r0, r0
 8008c32:	4770      	bx	lr
 8008c34:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8008c38:	2b05      	cmp	r3, #5
 8008c3a:	d801      	bhi.n	8008c40 <__hexdig_fun+0x1a>
 8008c3c:	3847      	subs	r0, #71	; 0x47
 8008c3e:	e7f7      	b.n	8008c30 <__hexdig_fun+0xa>
 8008c40:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8008c44:	2b05      	cmp	r3, #5
 8008c46:	d801      	bhi.n	8008c4c <__hexdig_fun+0x26>
 8008c48:	3827      	subs	r0, #39	; 0x27
 8008c4a:	e7f1      	b.n	8008c30 <__hexdig_fun+0xa>
 8008c4c:	2000      	movs	r0, #0
 8008c4e:	4770      	bx	lr

08008c50 <__gethex>:
 8008c50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c54:	b08b      	sub	sp, #44	; 0x2c
 8008c56:	468a      	mov	sl, r1
 8008c58:	9002      	str	r0, [sp, #8]
 8008c5a:	9816      	ldr	r0, [sp, #88]	; 0x58
 8008c5c:	9306      	str	r3, [sp, #24]
 8008c5e:	4690      	mov	r8, r2
 8008c60:	f000 fbd4 	bl	800940c <__localeconv_l>
 8008c64:	6803      	ldr	r3, [r0, #0]
 8008c66:	9303      	str	r3, [sp, #12]
 8008c68:	4618      	mov	r0, r3
 8008c6a:	f7f7 fabb 	bl	80001e4 <strlen>
 8008c6e:	9b03      	ldr	r3, [sp, #12]
 8008c70:	9001      	str	r0, [sp, #4]
 8008c72:	4403      	add	r3, r0
 8008c74:	f04f 0b00 	mov.w	fp, #0
 8008c78:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8008c7c:	9307      	str	r3, [sp, #28]
 8008c7e:	f8da 3000 	ldr.w	r3, [sl]
 8008c82:	3302      	adds	r3, #2
 8008c84:	461f      	mov	r7, r3
 8008c86:	f813 0b01 	ldrb.w	r0, [r3], #1
 8008c8a:	2830      	cmp	r0, #48	; 0x30
 8008c8c:	d06c      	beq.n	8008d68 <__gethex+0x118>
 8008c8e:	f7ff ffca 	bl	8008c26 <__hexdig_fun>
 8008c92:	4604      	mov	r4, r0
 8008c94:	2800      	cmp	r0, #0
 8008c96:	d16a      	bne.n	8008d6e <__gethex+0x11e>
 8008c98:	9a01      	ldr	r2, [sp, #4]
 8008c9a:	9903      	ldr	r1, [sp, #12]
 8008c9c:	4638      	mov	r0, r7
 8008c9e:	f000 fff9 	bl	8009c94 <strncmp>
 8008ca2:	2800      	cmp	r0, #0
 8008ca4:	d166      	bne.n	8008d74 <__gethex+0x124>
 8008ca6:	9b01      	ldr	r3, [sp, #4]
 8008ca8:	5cf8      	ldrb	r0, [r7, r3]
 8008caa:	18fe      	adds	r6, r7, r3
 8008cac:	f7ff ffbb 	bl	8008c26 <__hexdig_fun>
 8008cb0:	2800      	cmp	r0, #0
 8008cb2:	d062      	beq.n	8008d7a <__gethex+0x12a>
 8008cb4:	4633      	mov	r3, r6
 8008cb6:	7818      	ldrb	r0, [r3, #0]
 8008cb8:	2830      	cmp	r0, #48	; 0x30
 8008cba:	461f      	mov	r7, r3
 8008cbc:	f103 0301 	add.w	r3, r3, #1
 8008cc0:	d0f9      	beq.n	8008cb6 <__gethex+0x66>
 8008cc2:	f7ff ffb0 	bl	8008c26 <__hexdig_fun>
 8008cc6:	fab0 f580 	clz	r5, r0
 8008cca:	096d      	lsrs	r5, r5, #5
 8008ccc:	4634      	mov	r4, r6
 8008cce:	f04f 0b01 	mov.w	fp, #1
 8008cd2:	463a      	mov	r2, r7
 8008cd4:	4616      	mov	r6, r2
 8008cd6:	3201      	adds	r2, #1
 8008cd8:	7830      	ldrb	r0, [r6, #0]
 8008cda:	f7ff ffa4 	bl	8008c26 <__hexdig_fun>
 8008cde:	2800      	cmp	r0, #0
 8008ce0:	d1f8      	bne.n	8008cd4 <__gethex+0x84>
 8008ce2:	9a01      	ldr	r2, [sp, #4]
 8008ce4:	9903      	ldr	r1, [sp, #12]
 8008ce6:	4630      	mov	r0, r6
 8008ce8:	f000 ffd4 	bl	8009c94 <strncmp>
 8008cec:	b950      	cbnz	r0, 8008d04 <__gethex+0xb4>
 8008cee:	b954      	cbnz	r4, 8008d06 <__gethex+0xb6>
 8008cf0:	9b01      	ldr	r3, [sp, #4]
 8008cf2:	18f4      	adds	r4, r6, r3
 8008cf4:	4622      	mov	r2, r4
 8008cf6:	4616      	mov	r6, r2
 8008cf8:	3201      	adds	r2, #1
 8008cfa:	7830      	ldrb	r0, [r6, #0]
 8008cfc:	f7ff ff93 	bl	8008c26 <__hexdig_fun>
 8008d00:	2800      	cmp	r0, #0
 8008d02:	d1f8      	bne.n	8008cf6 <__gethex+0xa6>
 8008d04:	b10c      	cbz	r4, 8008d0a <__gethex+0xba>
 8008d06:	1ba4      	subs	r4, r4, r6
 8008d08:	00a4      	lsls	r4, r4, #2
 8008d0a:	7833      	ldrb	r3, [r6, #0]
 8008d0c:	2b50      	cmp	r3, #80	; 0x50
 8008d0e:	d001      	beq.n	8008d14 <__gethex+0xc4>
 8008d10:	2b70      	cmp	r3, #112	; 0x70
 8008d12:	d140      	bne.n	8008d96 <__gethex+0x146>
 8008d14:	7873      	ldrb	r3, [r6, #1]
 8008d16:	2b2b      	cmp	r3, #43	; 0x2b
 8008d18:	d035      	beq.n	8008d86 <__gethex+0x136>
 8008d1a:	2b2d      	cmp	r3, #45	; 0x2d
 8008d1c:	d02f      	beq.n	8008d7e <__gethex+0x12e>
 8008d1e:	1c71      	adds	r1, r6, #1
 8008d20:	f04f 0900 	mov.w	r9, #0
 8008d24:	7808      	ldrb	r0, [r1, #0]
 8008d26:	f7ff ff7e 	bl	8008c26 <__hexdig_fun>
 8008d2a:	1e43      	subs	r3, r0, #1
 8008d2c:	b2db      	uxtb	r3, r3
 8008d2e:	2b18      	cmp	r3, #24
 8008d30:	d831      	bhi.n	8008d96 <__gethex+0x146>
 8008d32:	f1a0 0210 	sub.w	r2, r0, #16
 8008d36:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8008d3a:	f7ff ff74 	bl	8008c26 <__hexdig_fun>
 8008d3e:	1e43      	subs	r3, r0, #1
 8008d40:	b2db      	uxtb	r3, r3
 8008d42:	2b18      	cmp	r3, #24
 8008d44:	d922      	bls.n	8008d8c <__gethex+0x13c>
 8008d46:	f1b9 0f00 	cmp.w	r9, #0
 8008d4a:	d000      	beq.n	8008d4e <__gethex+0xfe>
 8008d4c:	4252      	negs	r2, r2
 8008d4e:	4414      	add	r4, r2
 8008d50:	f8ca 1000 	str.w	r1, [sl]
 8008d54:	b30d      	cbz	r5, 8008d9a <__gethex+0x14a>
 8008d56:	f1bb 0f00 	cmp.w	fp, #0
 8008d5a:	bf14      	ite	ne
 8008d5c:	2700      	movne	r7, #0
 8008d5e:	2706      	moveq	r7, #6
 8008d60:	4638      	mov	r0, r7
 8008d62:	b00b      	add	sp, #44	; 0x2c
 8008d64:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008d68:	f10b 0b01 	add.w	fp, fp, #1
 8008d6c:	e78a      	b.n	8008c84 <__gethex+0x34>
 8008d6e:	2500      	movs	r5, #0
 8008d70:	462c      	mov	r4, r5
 8008d72:	e7ae      	b.n	8008cd2 <__gethex+0x82>
 8008d74:	463e      	mov	r6, r7
 8008d76:	2501      	movs	r5, #1
 8008d78:	e7c7      	b.n	8008d0a <__gethex+0xba>
 8008d7a:	4604      	mov	r4, r0
 8008d7c:	e7fb      	b.n	8008d76 <__gethex+0x126>
 8008d7e:	f04f 0901 	mov.w	r9, #1
 8008d82:	1cb1      	adds	r1, r6, #2
 8008d84:	e7ce      	b.n	8008d24 <__gethex+0xd4>
 8008d86:	f04f 0900 	mov.w	r9, #0
 8008d8a:	e7fa      	b.n	8008d82 <__gethex+0x132>
 8008d8c:	230a      	movs	r3, #10
 8008d8e:	fb03 0202 	mla	r2, r3, r2, r0
 8008d92:	3a10      	subs	r2, #16
 8008d94:	e7cf      	b.n	8008d36 <__gethex+0xe6>
 8008d96:	4631      	mov	r1, r6
 8008d98:	e7da      	b.n	8008d50 <__gethex+0x100>
 8008d9a:	1bf3      	subs	r3, r6, r7
 8008d9c:	3b01      	subs	r3, #1
 8008d9e:	4629      	mov	r1, r5
 8008da0:	2b07      	cmp	r3, #7
 8008da2:	dc49      	bgt.n	8008e38 <__gethex+0x1e8>
 8008da4:	9802      	ldr	r0, [sp, #8]
 8008da6:	f000 fb47 	bl	8009438 <_Balloc>
 8008daa:	9b01      	ldr	r3, [sp, #4]
 8008dac:	f100 0914 	add.w	r9, r0, #20
 8008db0:	f04f 0b00 	mov.w	fp, #0
 8008db4:	f1c3 0301 	rsb	r3, r3, #1
 8008db8:	4605      	mov	r5, r0
 8008dba:	f8cd 9010 	str.w	r9, [sp, #16]
 8008dbe:	46da      	mov	sl, fp
 8008dc0:	9308      	str	r3, [sp, #32]
 8008dc2:	42b7      	cmp	r7, r6
 8008dc4:	d33b      	bcc.n	8008e3e <__gethex+0x1ee>
 8008dc6:	9804      	ldr	r0, [sp, #16]
 8008dc8:	f840 ab04 	str.w	sl, [r0], #4
 8008dcc:	eba0 0009 	sub.w	r0, r0, r9
 8008dd0:	1080      	asrs	r0, r0, #2
 8008dd2:	6128      	str	r0, [r5, #16]
 8008dd4:	0147      	lsls	r7, r0, #5
 8008dd6:	4650      	mov	r0, sl
 8008dd8:	f000 fbf2 	bl	80095c0 <__hi0bits>
 8008ddc:	f8d8 6000 	ldr.w	r6, [r8]
 8008de0:	1a3f      	subs	r7, r7, r0
 8008de2:	42b7      	cmp	r7, r6
 8008de4:	dd64      	ble.n	8008eb0 <__gethex+0x260>
 8008de6:	1bbf      	subs	r7, r7, r6
 8008de8:	4639      	mov	r1, r7
 8008dea:	4628      	mov	r0, r5
 8008dec:	f000 feef 	bl	8009bce <__any_on>
 8008df0:	4682      	mov	sl, r0
 8008df2:	b178      	cbz	r0, 8008e14 <__gethex+0x1c4>
 8008df4:	1e7b      	subs	r3, r7, #1
 8008df6:	1159      	asrs	r1, r3, #5
 8008df8:	f003 021f 	and.w	r2, r3, #31
 8008dfc:	f04f 0a01 	mov.w	sl, #1
 8008e00:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8008e04:	fa0a f202 	lsl.w	r2, sl, r2
 8008e08:	420a      	tst	r2, r1
 8008e0a:	d003      	beq.n	8008e14 <__gethex+0x1c4>
 8008e0c:	4553      	cmp	r3, sl
 8008e0e:	dc46      	bgt.n	8008e9e <__gethex+0x24e>
 8008e10:	f04f 0a02 	mov.w	sl, #2
 8008e14:	4639      	mov	r1, r7
 8008e16:	4628      	mov	r0, r5
 8008e18:	f7ff fed0 	bl	8008bbc <rshift>
 8008e1c:	443c      	add	r4, r7
 8008e1e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8008e22:	429c      	cmp	r4, r3
 8008e24:	dd52      	ble.n	8008ecc <__gethex+0x27c>
 8008e26:	4629      	mov	r1, r5
 8008e28:	9802      	ldr	r0, [sp, #8]
 8008e2a:	f000 fb39 	bl	80094a0 <_Bfree>
 8008e2e:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8008e30:	2300      	movs	r3, #0
 8008e32:	6013      	str	r3, [r2, #0]
 8008e34:	27a3      	movs	r7, #163	; 0xa3
 8008e36:	e793      	b.n	8008d60 <__gethex+0x110>
 8008e38:	3101      	adds	r1, #1
 8008e3a:	105b      	asrs	r3, r3, #1
 8008e3c:	e7b0      	b.n	8008da0 <__gethex+0x150>
 8008e3e:	1e73      	subs	r3, r6, #1
 8008e40:	9305      	str	r3, [sp, #20]
 8008e42:	9a07      	ldr	r2, [sp, #28]
 8008e44:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8008e48:	4293      	cmp	r3, r2
 8008e4a:	d018      	beq.n	8008e7e <__gethex+0x22e>
 8008e4c:	f1bb 0f20 	cmp.w	fp, #32
 8008e50:	d107      	bne.n	8008e62 <__gethex+0x212>
 8008e52:	9b04      	ldr	r3, [sp, #16]
 8008e54:	f8c3 a000 	str.w	sl, [r3]
 8008e58:	3304      	adds	r3, #4
 8008e5a:	f04f 0a00 	mov.w	sl, #0
 8008e5e:	9304      	str	r3, [sp, #16]
 8008e60:	46d3      	mov	fp, sl
 8008e62:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8008e66:	f7ff fede 	bl	8008c26 <__hexdig_fun>
 8008e6a:	f000 000f 	and.w	r0, r0, #15
 8008e6e:	fa00 f00b 	lsl.w	r0, r0, fp
 8008e72:	ea4a 0a00 	orr.w	sl, sl, r0
 8008e76:	f10b 0b04 	add.w	fp, fp, #4
 8008e7a:	9b05      	ldr	r3, [sp, #20]
 8008e7c:	e00d      	b.n	8008e9a <__gethex+0x24a>
 8008e7e:	9b05      	ldr	r3, [sp, #20]
 8008e80:	9a08      	ldr	r2, [sp, #32]
 8008e82:	4413      	add	r3, r2
 8008e84:	429f      	cmp	r7, r3
 8008e86:	d8e1      	bhi.n	8008e4c <__gethex+0x1fc>
 8008e88:	4618      	mov	r0, r3
 8008e8a:	9a01      	ldr	r2, [sp, #4]
 8008e8c:	9903      	ldr	r1, [sp, #12]
 8008e8e:	9309      	str	r3, [sp, #36]	; 0x24
 8008e90:	f000 ff00 	bl	8009c94 <strncmp>
 8008e94:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008e96:	2800      	cmp	r0, #0
 8008e98:	d1d8      	bne.n	8008e4c <__gethex+0x1fc>
 8008e9a:	461e      	mov	r6, r3
 8008e9c:	e791      	b.n	8008dc2 <__gethex+0x172>
 8008e9e:	1eb9      	subs	r1, r7, #2
 8008ea0:	4628      	mov	r0, r5
 8008ea2:	f000 fe94 	bl	8009bce <__any_on>
 8008ea6:	2800      	cmp	r0, #0
 8008ea8:	d0b2      	beq.n	8008e10 <__gethex+0x1c0>
 8008eaa:	f04f 0a03 	mov.w	sl, #3
 8008eae:	e7b1      	b.n	8008e14 <__gethex+0x1c4>
 8008eb0:	da09      	bge.n	8008ec6 <__gethex+0x276>
 8008eb2:	1bf7      	subs	r7, r6, r7
 8008eb4:	4629      	mov	r1, r5
 8008eb6:	463a      	mov	r2, r7
 8008eb8:	9802      	ldr	r0, [sp, #8]
 8008eba:	f000 fcb3 	bl	8009824 <__lshift>
 8008ebe:	1be4      	subs	r4, r4, r7
 8008ec0:	4605      	mov	r5, r0
 8008ec2:	f100 0914 	add.w	r9, r0, #20
 8008ec6:	f04f 0a00 	mov.w	sl, #0
 8008eca:	e7a8      	b.n	8008e1e <__gethex+0x1ce>
 8008ecc:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8008ed0:	4284      	cmp	r4, r0
 8008ed2:	da6a      	bge.n	8008faa <__gethex+0x35a>
 8008ed4:	1b04      	subs	r4, r0, r4
 8008ed6:	42a6      	cmp	r6, r4
 8008ed8:	dc2e      	bgt.n	8008f38 <__gethex+0x2e8>
 8008eda:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8008ede:	2b02      	cmp	r3, #2
 8008ee0:	d022      	beq.n	8008f28 <__gethex+0x2d8>
 8008ee2:	2b03      	cmp	r3, #3
 8008ee4:	d024      	beq.n	8008f30 <__gethex+0x2e0>
 8008ee6:	2b01      	cmp	r3, #1
 8008ee8:	d115      	bne.n	8008f16 <__gethex+0x2c6>
 8008eea:	42a6      	cmp	r6, r4
 8008eec:	d113      	bne.n	8008f16 <__gethex+0x2c6>
 8008eee:	2e01      	cmp	r6, #1
 8008ef0:	dc0b      	bgt.n	8008f0a <__gethex+0x2ba>
 8008ef2:	9a06      	ldr	r2, [sp, #24]
 8008ef4:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8008ef8:	6013      	str	r3, [r2, #0]
 8008efa:	2301      	movs	r3, #1
 8008efc:	612b      	str	r3, [r5, #16]
 8008efe:	f8c9 3000 	str.w	r3, [r9]
 8008f02:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008f04:	2762      	movs	r7, #98	; 0x62
 8008f06:	601d      	str	r5, [r3, #0]
 8008f08:	e72a      	b.n	8008d60 <__gethex+0x110>
 8008f0a:	1e71      	subs	r1, r6, #1
 8008f0c:	4628      	mov	r0, r5
 8008f0e:	f000 fe5e 	bl	8009bce <__any_on>
 8008f12:	2800      	cmp	r0, #0
 8008f14:	d1ed      	bne.n	8008ef2 <__gethex+0x2a2>
 8008f16:	4629      	mov	r1, r5
 8008f18:	9802      	ldr	r0, [sp, #8]
 8008f1a:	f000 fac1 	bl	80094a0 <_Bfree>
 8008f1e:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8008f20:	2300      	movs	r3, #0
 8008f22:	6013      	str	r3, [r2, #0]
 8008f24:	2750      	movs	r7, #80	; 0x50
 8008f26:	e71b      	b.n	8008d60 <__gethex+0x110>
 8008f28:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008f2a:	2b00      	cmp	r3, #0
 8008f2c:	d0e1      	beq.n	8008ef2 <__gethex+0x2a2>
 8008f2e:	e7f2      	b.n	8008f16 <__gethex+0x2c6>
 8008f30:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008f32:	2b00      	cmp	r3, #0
 8008f34:	d1dd      	bne.n	8008ef2 <__gethex+0x2a2>
 8008f36:	e7ee      	b.n	8008f16 <__gethex+0x2c6>
 8008f38:	1e67      	subs	r7, r4, #1
 8008f3a:	f1ba 0f00 	cmp.w	sl, #0
 8008f3e:	d131      	bne.n	8008fa4 <__gethex+0x354>
 8008f40:	b127      	cbz	r7, 8008f4c <__gethex+0x2fc>
 8008f42:	4639      	mov	r1, r7
 8008f44:	4628      	mov	r0, r5
 8008f46:	f000 fe42 	bl	8009bce <__any_on>
 8008f4a:	4682      	mov	sl, r0
 8008f4c:	117a      	asrs	r2, r7, #5
 8008f4e:	2301      	movs	r3, #1
 8008f50:	f007 071f 	and.w	r7, r7, #31
 8008f54:	fa03 f707 	lsl.w	r7, r3, r7
 8008f58:	f859 3022 	ldr.w	r3, [r9, r2, lsl #2]
 8008f5c:	4621      	mov	r1, r4
 8008f5e:	421f      	tst	r7, r3
 8008f60:	4628      	mov	r0, r5
 8008f62:	bf18      	it	ne
 8008f64:	f04a 0a02 	orrne.w	sl, sl, #2
 8008f68:	1b36      	subs	r6, r6, r4
 8008f6a:	f7ff fe27 	bl	8008bbc <rshift>
 8008f6e:	f8d8 4004 	ldr.w	r4, [r8, #4]
 8008f72:	2702      	movs	r7, #2
 8008f74:	f1ba 0f00 	cmp.w	sl, #0
 8008f78:	d045      	beq.n	8009006 <__gethex+0x3b6>
 8008f7a:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8008f7e:	2b02      	cmp	r3, #2
 8008f80:	d015      	beq.n	8008fae <__gethex+0x35e>
 8008f82:	2b03      	cmp	r3, #3
 8008f84:	d017      	beq.n	8008fb6 <__gethex+0x366>
 8008f86:	2b01      	cmp	r3, #1
 8008f88:	d109      	bne.n	8008f9e <__gethex+0x34e>
 8008f8a:	f01a 0f02 	tst.w	sl, #2
 8008f8e:	d006      	beq.n	8008f9e <__gethex+0x34e>
 8008f90:	f8d9 3000 	ldr.w	r3, [r9]
 8008f94:	ea4a 0a03 	orr.w	sl, sl, r3
 8008f98:	f01a 0f01 	tst.w	sl, #1
 8008f9c:	d10e      	bne.n	8008fbc <__gethex+0x36c>
 8008f9e:	f047 0710 	orr.w	r7, r7, #16
 8008fa2:	e030      	b.n	8009006 <__gethex+0x3b6>
 8008fa4:	f04f 0a01 	mov.w	sl, #1
 8008fa8:	e7d0      	b.n	8008f4c <__gethex+0x2fc>
 8008faa:	2701      	movs	r7, #1
 8008fac:	e7e2      	b.n	8008f74 <__gethex+0x324>
 8008fae:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008fb0:	f1c3 0301 	rsb	r3, r3, #1
 8008fb4:	9315      	str	r3, [sp, #84]	; 0x54
 8008fb6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008fb8:	2b00      	cmp	r3, #0
 8008fba:	d0f0      	beq.n	8008f9e <__gethex+0x34e>
 8008fbc:	f8d5 9010 	ldr.w	r9, [r5, #16]
 8008fc0:	f105 0314 	add.w	r3, r5, #20
 8008fc4:	ea4f 0a89 	mov.w	sl, r9, lsl #2
 8008fc8:	eb03 010a 	add.w	r1, r3, sl
 8008fcc:	2000      	movs	r0, #0
 8008fce:	681a      	ldr	r2, [r3, #0]
 8008fd0:	f1b2 3fff 	cmp.w	r2, #4294967295
 8008fd4:	d01c      	beq.n	8009010 <__gethex+0x3c0>
 8008fd6:	3201      	adds	r2, #1
 8008fd8:	601a      	str	r2, [r3, #0]
 8008fda:	2f02      	cmp	r7, #2
 8008fdc:	f105 0314 	add.w	r3, r5, #20
 8008fe0:	d138      	bne.n	8009054 <__gethex+0x404>
 8008fe2:	f8d8 2000 	ldr.w	r2, [r8]
 8008fe6:	3a01      	subs	r2, #1
 8008fe8:	4296      	cmp	r6, r2
 8008fea:	d10a      	bne.n	8009002 <__gethex+0x3b2>
 8008fec:	1171      	asrs	r1, r6, #5
 8008fee:	2201      	movs	r2, #1
 8008ff0:	f006 061f 	and.w	r6, r6, #31
 8008ff4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8008ff8:	fa02 f606 	lsl.w	r6, r2, r6
 8008ffc:	421e      	tst	r6, r3
 8008ffe:	bf18      	it	ne
 8009000:	4617      	movne	r7, r2
 8009002:	f047 0720 	orr.w	r7, r7, #32
 8009006:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009008:	601d      	str	r5, [r3, #0]
 800900a:	9b06      	ldr	r3, [sp, #24]
 800900c:	601c      	str	r4, [r3, #0]
 800900e:	e6a7      	b.n	8008d60 <__gethex+0x110>
 8009010:	f843 0b04 	str.w	r0, [r3], #4
 8009014:	4299      	cmp	r1, r3
 8009016:	d8da      	bhi.n	8008fce <__gethex+0x37e>
 8009018:	68ab      	ldr	r3, [r5, #8]
 800901a:	4599      	cmp	r9, r3
 800901c:	db12      	blt.n	8009044 <__gethex+0x3f4>
 800901e:	6869      	ldr	r1, [r5, #4]
 8009020:	9802      	ldr	r0, [sp, #8]
 8009022:	3101      	adds	r1, #1
 8009024:	f000 fa08 	bl	8009438 <_Balloc>
 8009028:	692a      	ldr	r2, [r5, #16]
 800902a:	3202      	adds	r2, #2
 800902c:	f105 010c 	add.w	r1, r5, #12
 8009030:	4683      	mov	fp, r0
 8009032:	0092      	lsls	r2, r2, #2
 8009034:	300c      	adds	r0, #12
 8009036:	f7fe f9bb 	bl	80073b0 <memcpy>
 800903a:	4629      	mov	r1, r5
 800903c:	9802      	ldr	r0, [sp, #8]
 800903e:	f000 fa2f 	bl	80094a0 <_Bfree>
 8009042:	465d      	mov	r5, fp
 8009044:	692b      	ldr	r3, [r5, #16]
 8009046:	1c5a      	adds	r2, r3, #1
 8009048:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 800904c:	612a      	str	r2, [r5, #16]
 800904e:	2201      	movs	r2, #1
 8009050:	615a      	str	r2, [r3, #20]
 8009052:	e7c2      	b.n	8008fda <__gethex+0x38a>
 8009054:	692a      	ldr	r2, [r5, #16]
 8009056:	4591      	cmp	r9, r2
 8009058:	da0b      	bge.n	8009072 <__gethex+0x422>
 800905a:	2101      	movs	r1, #1
 800905c:	4628      	mov	r0, r5
 800905e:	f7ff fdad 	bl	8008bbc <rshift>
 8009062:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009066:	3401      	adds	r4, #1
 8009068:	429c      	cmp	r4, r3
 800906a:	f73f aedc 	bgt.w	8008e26 <__gethex+0x1d6>
 800906e:	2701      	movs	r7, #1
 8009070:	e7c7      	b.n	8009002 <__gethex+0x3b2>
 8009072:	f016 061f 	ands.w	r6, r6, #31
 8009076:	d0fa      	beq.n	800906e <__gethex+0x41e>
 8009078:	449a      	add	sl, r3
 800907a:	f1c6 0620 	rsb	r6, r6, #32
 800907e:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 8009082:	f000 fa9d 	bl	80095c0 <__hi0bits>
 8009086:	42b0      	cmp	r0, r6
 8009088:	dbe7      	blt.n	800905a <__gethex+0x40a>
 800908a:	e7f0      	b.n	800906e <__gethex+0x41e>

0800908c <L_shift>:
 800908c:	f1c2 0208 	rsb	r2, r2, #8
 8009090:	0092      	lsls	r2, r2, #2
 8009092:	b570      	push	{r4, r5, r6, lr}
 8009094:	f1c2 0620 	rsb	r6, r2, #32
 8009098:	6843      	ldr	r3, [r0, #4]
 800909a:	6804      	ldr	r4, [r0, #0]
 800909c:	fa03 f506 	lsl.w	r5, r3, r6
 80090a0:	432c      	orrs	r4, r5
 80090a2:	40d3      	lsrs	r3, r2
 80090a4:	6004      	str	r4, [r0, #0]
 80090a6:	f840 3f04 	str.w	r3, [r0, #4]!
 80090aa:	4288      	cmp	r0, r1
 80090ac:	d3f4      	bcc.n	8009098 <L_shift+0xc>
 80090ae:	bd70      	pop	{r4, r5, r6, pc}

080090b0 <__match>:
 80090b0:	b530      	push	{r4, r5, lr}
 80090b2:	6803      	ldr	r3, [r0, #0]
 80090b4:	f811 4b01 	ldrb.w	r4, [r1], #1
 80090b8:	3301      	adds	r3, #1
 80090ba:	b914      	cbnz	r4, 80090c2 <__match+0x12>
 80090bc:	6003      	str	r3, [r0, #0]
 80090be:	2001      	movs	r0, #1
 80090c0:	bd30      	pop	{r4, r5, pc}
 80090c2:	781a      	ldrb	r2, [r3, #0]
 80090c4:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 80090c8:	2d19      	cmp	r5, #25
 80090ca:	bf98      	it	ls
 80090cc:	3220      	addls	r2, #32
 80090ce:	42a2      	cmp	r2, r4
 80090d0:	d0f0      	beq.n	80090b4 <__match+0x4>
 80090d2:	2000      	movs	r0, #0
 80090d4:	bd30      	pop	{r4, r5, pc}

080090d6 <__hexnan>:
 80090d6:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80090da:	680b      	ldr	r3, [r1, #0]
 80090dc:	6801      	ldr	r1, [r0, #0]
 80090de:	115f      	asrs	r7, r3, #5
 80090e0:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 80090e4:	f013 031f 	ands.w	r3, r3, #31
 80090e8:	b087      	sub	sp, #28
 80090ea:	bf18      	it	ne
 80090ec:	3704      	addne	r7, #4
 80090ee:	2500      	movs	r5, #0
 80090f0:	1f3e      	subs	r6, r7, #4
 80090f2:	4682      	mov	sl, r0
 80090f4:	4690      	mov	r8, r2
 80090f6:	9302      	str	r3, [sp, #8]
 80090f8:	f847 5c04 	str.w	r5, [r7, #-4]
 80090fc:	46b1      	mov	r9, r6
 80090fe:	4634      	mov	r4, r6
 8009100:	9501      	str	r5, [sp, #4]
 8009102:	46ab      	mov	fp, r5
 8009104:	784a      	ldrb	r2, [r1, #1]
 8009106:	1c4b      	adds	r3, r1, #1
 8009108:	9303      	str	r3, [sp, #12]
 800910a:	b342      	cbz	r2, 800915e <__hexnan+0x88>
 800910c:	4610      	mov	r0, r2
 800910e:	9105      	str	r1, [sp, #20]
 8009110:	9204      	str	r2, [sp, #16]
 8009112:	f7ff fd88 	bl	8008c26 <__hexdig_fun>
 8009116:	2800      	cmp	r0, #0
 8009118:	d143      	bne.n	80091a2 <__hexnan+0xcc>
 800911a:	9a04      	ldr	r2, [sp, #16]
 800911c:	9905      	ldr	r1, [sp, #20]
 800911e:	2a20      	cmp	r2, #32
 8009120:	d818      	bhi.n	8009154 <__hexnan+0x7e>
 8009122:	9b01      	ldr	r3, [sp, #4]
 8009124:	459b      	cmp	fp, r3
 8009126:	dd13      	ble.n	8009150 <__hexnan+0x7a>
 8009128:	454c      	cmp	r4, r9
 800912a:	d206      	bcs.n	800913a <__hexnan+0x64>
 800912c:	2d07      	cmp	r5, #7
 800912e:	dc04      	bgt.n	800913a <__hexnan+0x64>
 8009130:	462a      	mov	r2, r5
 8009132:	4649      	mov	r1, r9
 8009134:	4620      	mov	r0, r4
 8009136:	f7ff ffa9 	bl	800908c <L_shift>
 800913a:	4544      	cmp	r4, r8
 800913c:	d944      	bls.n	80091c8 <__hexnan+0xf2>
 800913e:	2300      	movs	r3, #0
 8009140:	f1a4 0904 	sub.w	r9, r4, #4
 8009144:	f844 3c04 	str.w	r3, [r4, #-4]
 8009148:	f8cd b004 	str.w	fp, [sp, #4]
 800914c:	464c      	mov	r4, r9
 800914e:	461d      	mov	r5, r3
 8009150:	9903      	ldr	r1, [sp, #12]
 8009152:	e7d7      	b.n	8009104 <__hexnan+0x2e>
 8009154:	2a29      	cmp	r2, #41	; 0x29
 8009156:	d14a      	bne.n	80091ee <__hexnan+0x118>
 8009158:	3102      	adds	r1, #2
 800915a:	f8ca 1000 	str.w	r1, [sl]
 800915e:	f1bb 0f00 	cmp.w	fp, #0
 8009162:	d044      	beq.n	80091ee <__hexnan+0x118>
 8009164:	454c      	cmp	r4, r9
 8009166:	d206      	bcs.n	8009176 <__hexnan+0xa0>
 8009168:	2d07      	cmp	r5, #7
 800916a:	dc04      	bgt.n	8009176 <__hexnan+0xa0>
 800916c:	462a      	mov	r2, r5
 800916e:	4649      	mov	r1, r9
 8009170:	4620      	mov	r0, r4
 8009172:	f7ff ff8b 	bl	800908c <L_shift>
 8009176:	4544      	cmp	r4, r8
 8009178:	d928      	bls.n	80091cc <__hexnan+0xf6>
 800917a:	4643      	mov	r3, r8
 800917c:	f854 2b04 	ldr.w	r2, [r4], #4
 8009180:	f843 2b04 	str.w	r2, [r3], #4
 8009184:	42a6      	cmp	r6, r4
 8009186:	d2f9      	bcs.n	800917c <__hexnan+0xa6>
 8009188:	2200      	movs	r2, #0
 800918a:	f843 2b04 	str.w	r2, [r3], #4
 800918e:	429e      	cmp	r6, r3
 8009190:	d2fb      	bcs.n	800918a <__hexnan+0xb4>
 8009192:	6833      	ldr	r3, [r6, #0]
 8009194:	b91b      	cbnz	r3, 800919e <__hexnan+0xc8>
 8009196:	4546      	cmp	r6, r8
 8009198:	d127      	bne.n	80091ea <__hexnan+0x114>
 800919a:	2301      	movs	r3, #1
 800919c:	6033      	str	r3, [r6, #0]
 800919e:	2005      	movs	r0, #5
 80091a0:	e026      	b.n	80091f0 <__hexnan+0x11a>
 80091a2:	3501      	adds	r5, #1
 80091a4:	2d08      	cmp	r5, #8
 80091a6:	f10b 0b01 	add.w	fp, fp, #1
 80091aa:	dd06      	ble.n	80091ba <__hexnan+0xe4>
 80091ac:	4544      	cmp	r4, r8
 80091ae:	d9cf      	bls.n	8009150 <__hexnan+0x7a>
 80091b0:	2300      	movs	r3, #0
 80091b2:	f844 3c04 	str.w	r3, [r4, #-4]
 80091b6:	2501      	movs	r5, #1
 80091b8:	3c04      	subs	r4, #4
 80091ba:	6822      	ldr	r2, [r4, #0]
 80091bc:	f000 000f 	and.w	r0, r0, #15
 80091c0:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 80091c4:	6020      	str	r0, [r4, #0]
 80091c6:	e7c3      	b.n	8009150 <__hexnan+0x7a>
 80091c8:	2508      	movs	r5, #8
 80091ca:	e7c1      	b.n	8009150 <__hexnan+0x7a>
 80091cc:	9b02      	ldr	r3, [sp, #8]
 80091ce:	2b00      	cmp	r3, #0
 80091d0:	d0df      	beq.n	8009192 <__hexnan+0xbc>
 80091d2:	f04f 32ff 	mov.w	r2, #4294967295
 80091d6:	f1c3 0320 	rsb	r3, r3, #32
 80091da:	fa22 f303 	lsr.w	r3, r2, r3
 80091de:	f857 2c04 	ldr.w	r2, [r7, #-4]
 80091e2:	401a      	ands	r2, r3
 80091e4:	f847 2c04 	str.w	r2, [r7, #-4]
 80091e8:	e7d3      	b.n	8009192 <__hexnan+0xbc>
 80091ea:	3e04      	subs	r6, #4
 80091ec:	e7d1      	b.n	8009192 <__hexnan+0xbc>
 80091ee:	2004      	movs	r0, #4
 80091f0:	b007      	add	sp, #28
 80091f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	...

080091f8 <_findenv_r>:
 80091f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80091fc:	4606      	mov	r6, r0
 80091fe:	468a      	mov	sl, r1
 8009200:	4617      	mov	r7, r2
 8009202:	f000 fe0c 	bl	8009e1e <__env_lock>
 8009206:	4b1b      	ldr	r3, [pc, #108]	; (8009274 <_findenv_r+0x7c>)
 8009208:	f8d3 8000 	ldr.w	r8, [r3]
 800920c:	4699      	mov	r9, r3
 800920e:	f1b8 0f00 	cmp.w	r8, #0
 8009212:	d007      	beq.n	8009224 <_findenv_r+0x2c>
 8009214:	4654      	mov	r4, sl
 8009216:	4623      	mov	r3, r4
 8009218:	f813 2b01 	ldrb.w	r2, [r3], #1
 800921c:	b332      	cbz	r2, 800926c <_findenv_r+0x74>
 800921e:	2a3d      	cmp	r2, #61	; 0x3d
 8009220:	461c      	mov	r4, r3
 8009222:	d1f8      	bne.n	8009216 <_findenv_r+0x1e>
 8009224:	4630      	mov	r0, r6
 8009226:	f000 fdfb 	bl	8009e20 <__env_unlock>
 800922a:	2000      	movs	r0, #0
 800922c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009230:	f108 0804 	add.w	r8, r8, #4
 8009234:	f8d8 0000 	ldr.w	r0, [r8]
 8009238:	2800      	cmp	r0, #0
 800923a:	d0f3      	beq.n	8009224 <_findenv_r+0x2c>
 800923c:	4622      	mov	r2, r4
 800923e:	4651      	mov	r1, sl
 8009240:	f000 fd28 	bl	8009c94 <strncmp>
 8009244:	2800      	cmp	r0, #0
 8009246:	d1f3      	bne.n	8009230 <_findenv_r+0x38>
 8009248:	f8d8 3000 	ldr.w	r3, [r8]
 800924c:	191d      	adds	r5, r3, r4
 800924e:	5d1b      	ldrb	r3, [r3, r4]
 8009250:	2b3d      	cmp	r3, #61	; 0x3d
 8009252:	d1ed      	bne.n	8009230 <_findenv_r+0x38>
 8009254:	f8d9 3000 	ldr.w	r3, [r9]
 8009258:	eba8 0303 	sub.w	r3, r8, r3
 800925c:	109b      	asrs	r3, r3, #2
 800925e:	4630      	mov	r0, r6
 8009260:	603b      	str	r3, [r7, #0]
 8009262:	f000 fddd 	bl	8009e20 <__env_unlock>
 8009266:	1c68      	adds	r0, r5, #1
 8009268:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800926c:	eba4 040a 	sub.w	r4, r4, sl
 8009270:	e7e0      	b.n	8009234 <_findenv_r+0x3c>
 8009272:	bf00      	nop
 8009274:	20000008 	.word	0x20000008

08009278 <_getenv_r>:
 8009278:	b507      	push	{r0, r1, r2, lr}
 800927a:	aa01      	add	r2, sp, #4
 800927c:	f7ff ffbc 	bl	80091f8 <_findenv_r>
 8009280:	b003      	add	sp, #12
 8009282:	f85d fb04 	ldr.w	pc, [sp], #4
	...

08009288 <_gettimeofday_r>:
 8009288:	b538      	push	{r3, r4, r5, lr}
 800928a:	4c07      	ldr	r4, [pc, #28]	; (80092a8 <_gettimeofday_r+0x20>)
 800928c:	2300      	movs	r3, #0
 800928e:	4605      	mov	r5, r0
 8009290:	4608      	mov	r0, r1
 8009292:	4611      	mov	r1, r2
 8009294:	6023      	str	r3, [r4, #0]
 8009296:	f001 f9f7 	bl	800a688 <_gettimeofday>
 800929a:	1c43      	adds	r3, r0, #1
 800929c:	d102      	bne.n	80092a4 <_gettimeofday_r+0x1c>
 800929e:	6823      	ldr	r3, [r4, #0]
 80092a0:	b103      	cbz	r3, 80092a4 <_gettimeofday_r+0x1c>
 80092a2:	602b      	str	r3, [r5, #0]
 80092a4:	bd38      	pop	{r3, r4, r5, pc}
 80092a6:	bf00      	nop
 80092a8:	20001c40 	.word	0x20001c40

080092ac <__gettzinfo>:
 80092ac:	4800      	ldr	r0, [pc, #0]	; (80092b0 <__gettzinfo+0x4>)
 80092ae:	4770      	bx	lr
 80092b0:	2000007c 	.word	0x2000007c

080092b4 <gmtime_r>:
 80092b4:	6802      	ldr	r2, [r0, #0]
 80092b6:	4848      	ldr	r0, [pc, #288]	; (80093d8 <gmtime_r+0x124>)
 80092b8:	fb92 f3f0 	sdiv	r3, r2, r0
 80092bc:	fb00 2013 	mls	r0, r0, r3, r2
 80092c0:	2800      	cmp	r0, #0
 80092c2:	bfb8      	it	lt
 80092c4:	f500 30a8 	addlt.w	r0, r0, #86016	; 0x15000
 80092c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80092ca:	bfb8      	it	lt
 80092cc:	f500 70c0 	addlt.w	r0, r0, #384	; 0x180
 80092d0:	f44f 6461 	mov.w	r4, #3600	; 0xe10
 80092d4:	f503 232f 	add.w	r3, r3, #716800	; 0xaf000
 80092d8:	fb90 f2f4 	sdiv	r2, r0, r4
 80092dc:	fb04 0012 	mls	r0, r4, r2, r0
 80092e0:	f04f 043c 	mov.w	r4, #60	; 0x3c
 80092e4:	bfac      	ite	ge
 80092e6:	f603 236c 	addwge	r3, r3, #2668	; 0xa6c
 80092ea:	f603 236b 	addwlt	r3, r3, #2667	; 0xa6b
 80092ee:	608a      	str	r2, [r1, #8]
 80092f0:	fb90 f2f4 	sdiv	r2, r0, r4
 80092f4:	fb04 0012 	mls	r0, r4, r2, r0
 80092f8:	604a      	str	r2, [r1, #4]
 80092fa:	6008      	str	r0, [r1, #0]
 80092fc:	2207      	movs	r2, #7
 80092fe:	1cd8      	adds	r0, r3, #3
 8009300:	fb90 f2f2 	sdiv	r2, r0, r2
 8009304:	ebc2 02c2 	rsb	r2, r2, r2, lsl #3
 8009308:	1a82      	subs	r2, r0, r2
 800930a:	618a      	str	r2, [r1, #24]
 800930c:	4a33      	ldr	r2, [pc, #204]	; (80093dc <gmtime_r+0x128>)
 800930e:	4c34      	ldr	r4, [pc, #208]	; (80093e0 <gmtime_r+0x12c>)
 8009310:	fb93 f4f4 	sdiv	r4, r3, r4
 8009314:	fb02 3304 	mla	r3, r2, r4, r3
 8009318:	f648 60ac 	movw	r0, #36524	; 0x8eac
 800931c:	fbb3 f0f0 	udiv	r0, r3, r0
 8009320:	4418      	add	r0, r3
 8009322:	f240 57b4 	movw	r7, #1460	; 0x5b4
 8009326:	fbb3 f2f7 	udiv	r2, r3, r7
 800932a:	1a80      	subs	r0, r0, r2
 800932c:	4a2d      	ldr	r2, [pc, #180]	; (80093e4 <gmtime_r+0x130>)
 800932e:	fbb3 f2f2 	udiv	r2, r3, r2
 8009332:	1a82      	subs	r2, r0, r2
 8009334:	f648 6094 	movw	r0, #36500	; 0x8e94
 8009338:	fbb2 f0f0 	udiv	r0, r2, r0
 800933c:	4403      	add	r3, r0
 800933e:	f240 166d 	movw	r6, #365	; 0x16d
 8009342:	fbb2 f5f6 	udiv	r5, r2, r6
 8009346:	fbb2 f2f7 	udiv	r2, r2, r7
 800934a:	1a9a      	subs	r2, r3, r2
 800934c:	fb06 2315 	mls	r3, r6, r5, r2
 8009350:	2099      	movs	r0, #153	; 0x99
 8009352:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 8009356:	1c5e      	adds	r6, r3, #1
 8009358:	3202      	adds	r2, #2
 800935a:	fbb2 f2f0 	udiv	r2, r2, r0
 800935e:	2a0a      	cmp	r2, #10
 8009360:	fb00 f002 	mul.w	r0, r0, r2
 8009364:	f100 0002 	add.w	r0, r0, #2
 8009368:	f04f 0705 	mov.w	r7, #5
 800936c:	fbb0 f0f7 	udiv	r0, r0, r7
 8009370:	eba6 0000 	sub.w	r0, r6, r0
 8009374:	bf34      	ite	cc
 8009376:	2602      	movcc	r6, #2
 8009378:	f06f 0609 	mvncs.w	r6, #9
 800937c:	4416      	add	r6, r2
 800937e:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8009382:	fb02 5404 	mla	r4, r2, r4, r5
 8009386:	2e01      	cmp	r6, #1
 8009388:	bf98      	it	ls
 800938a:	3401      	addls	r4, #1
 800938c:	f5b3 7f99 	cmp.w	r3, #306	; 0x132
 8009390:	d30b      	bcc.n	80093aa <gmtime_r+0xf6>
 8009392:	f5a3 7399 	sub.w	r3, r3, #306	; 0x132
 8009396:	61cb      	str	r3, [r1, #28]
 8009398:	f2a4 746c 	subw	r4, r4, #1900	; 0x76c
 800939c:	2300      	movs	r3, #0
 800939e:	60c8      	str	r0, [r1, #12]
 80093a0:	614c      	str	r4, [r1, #20]
 80093a2:	610e      	str	r6, [r1, #16]
 80093a4:	620b      	str	r3, [r1, #32]
 80093a6:	4608      	mov	r0, r1
 80093a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80093aa:	07aa      	lsls	r2, r5, #30
 80093ac:	d105      	bne.n	80093ba <gmtime_r+0x106>
 80093ae:	2764      	movs	r7, #100	; 0x64
 80093b0:	fbb5 f2f7 	udiv	r2, r5, r7
 80093b4:	fb07 5212 	mls	r2, r7, r2, r5
 80093b8:	b95a      	cbnz	r2, 80093d2 <gmtime_r+0x11e>
 80093ba:	f44f 77c8 	mov.w	r7, #400	; 0x190
 80093be:	fbb5 f2f7 	udiv	r2, r5, r7
 80093c2:	fb07 5212 	mls	r2, r7, r2, r5
 80093c6:	fab2 f282 	clz	r2, r2
 80093ca:	0952      	lsrs	r2, r2, #5
 80093cc:	333b      	adds	r3, #59	; 0x3b
 80093ce:	4413      	add	r3, r2
 80093d0:	e7e1      	b.n	8009396 <gmtime_r+0xe2>
 80093d2:	2201      	movs	r2, #1
 80093d4:	e7fa      	b.n	80093cc <gmtime_r+0x118>
 80093d6:	bf00      	nop
 80093d8:	00015180 	.word	0x00015180
 80093dc:	fffdc54f 	.word	0xfffdc54f
 80093e0:	00023ab1 	.word	0x00023ab1
 80093e4:	00023ab0 	.word	0x00023ab0

080093e8 <__locale_ctype_ptr_l>:
 80093e8:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 80093ec:	4770      	bx	lr
	...

080093f0 <__locale_ctype_ptr>:
 80093f0:	4b04      	ldr	r3, [pc, #16]	; (8009404 <__locale_ctype_ptr+0x14>)
 80093f2:	4a05      	ldr	r2, [pc, #20]	; (8009408 <__locale_ctype_ptr+0x18>)
 80093f4:	681b      	ldr	r3, [r3, #0]
 80093f6:	6a1b      	ldr	r3, [r3, #32]
 80093f8:	2b00      	cmp	r3, #0
 80093fa:	bf08      	it	eq
 80093fc:	4613      	moveq	r3, r2
 80093fe:	f8d3 00ec 	ldr.w	r0, [r3, #236]	; 0xec
 8009402:	4770      	bx	lr
 8009404:	20000010 	.word	0x20000010
 8009408:	200000bc 	.word	0x200000bc

0800940c <__localeconv_l>:
 800940c:	30f0      	adds	r0, #240	; 0xf0
 800940e:	4770      	bx	lr

08009410 <__ascii_mbtowc>:
 8009410:	b082      	sub	sp, #8
 8009412:	b901      	cbnz	r1, 8009416 <__ascii_mbtowc+0x6>
 8009414:	a901      	add	r1, sp, #4
 8009416:	b142      	cbz	r2, 800942a <__ascii_mbtowc+0x1a>
 8009418:	b14b      	cbz	r3, 800942e <__ascii_mbtowc+0x1e>
 800941a:	7813      	ldrb	r3, [r2, #0]
 800941c:	600b      	str	r3, [r1, #0]
 800941e:	7812      	ldrb	r2, [r2, #0]
 8009420:	1c10      	adds	r0, r2, #0
 8009422:	bf18      	it	ne
 8009424:	2001      	movne	r0, #1
 8009426:	b002      	add	sp, #8
 8009428:	4770      	bx	lr
 800942a:	4610      	mov	r0, r2
 800942c:	e7fb      	b.n	8009426 <__ascii_mbtowc+0x16>
 800942e:	f06f 0001 	mvn.w	r0, #1
 8009432:	e7f8      	b.n	8009426 <__ascii_mbtowc+0x16>

08009434 <__malloc_lock>:
 8009434:	4770      	bx	lr

08009436 <__malloc_unlock>:
 8009436:	4770      	bx	lr

08009438 <_Balloc>:
 8009438:	b570      	push	{r4, r5, r6, lr}
 800943a:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800943c:	4604      	mov	r4, r0
 800943e:	460e      	mov	r6, r1
 8009440:	b93d      	cbnz	r5, 8009452 <_Balloc+0x1a>
 8009442:	2010      	movs	r0, #16
 8009444:	f7fd ffa4 	bl	8007390 <malloc>
 8009448:	6260      	str	r0, [r4, #36]	; 0x24
 800944a:	6045      	str	r5, [r0, #4]
 800944c:	6085      	str	r5, [r0, #8]
 800944e:	6005      	str	r5, [r0, #0]
 8009450:	60c5      	str	r5, [r0, #12]
 8009452:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8009454:	68eb      	ldr	r3, [r5, #12]
 8009456:	b183      	cbz	r3, 800947a <_Balloc+0x42>
 8009458:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800945a:	68db      	ldr	r3, [r3, #12]
 800945c:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8009460:	b9b8      	cbnz	r0, 8009492 <_Balloc+0x5a>
 8009462:	2101      	movs	r1, #1
 8009464:	fa01 f506 	lsl.w	r5, r1, r6
 8009468:	1d6a      	adds	r2, r5, #5
 800946a:	0092      	lsls	r2, r2, #2
 800946c:	4620      	mov	r0, r4
 800946e:	f000 fbcf 	bl	8009c10 <_calloc_r>
 8009472:	b160      	cbz	r0, 800948e <_Balloc+0x56>
 8009474:	6046      	str	r6, [r0, #4]
 8009476:	6085      	str	r5, [r0, #8]
 8009478:	e00e      	b.n	8009498 <_Balloc+0x60>
 800947a:	2221      	movs	r2, #33	; 0x21
 800947c:	2104      	movs	r1, #4
 800947e:	4620      	mov	r0, r4
 8009480:	f000 fbc6 	bl	8009c10 <_calloc_r>
 8009484:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009486:	60e8      	str	r0, [r5, #12]
 8009488:	68db      	ldr	r3, [r3, #12]
 800948a:	2b00      	cmp	r3, #0
 800948c:	d1e4      	bne.n	8009458 <_Balloc+0x20>
 800948e:	2000      	movs	r0, #0
 8009490:	bd70      	pop	{r4, r5, r6, pc}
 8009492:	6802      	ldr	r2, [r0, #0]
 8009494:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8009498:	2300      	movs	r3, #0
 800949a:	6103      	str	r3, [r0, #16]
 800949c:	60c3      	str	r3, [r0, #12]
 800949e:	bd70      	pop	{r4, r5, r6, pc}

080094a0 <_Bfree>:
 80094a0:	b570      	push	{r4, r5, r6, lr}
 80094a2:	6a44      	ldr	r4, [r0, #36]	; 0x24
 80094a4:	4606      	mov	r6, r0
 80094a6:	460d      	mov	r5, r1
 80094a8:	b93c      	cbnz	r4, 80094ba <_Bfree+0x1a>
 80094aa:	2010      	movs	r0, #16
 80094ac:	f7fd ff70 	bl	8007390 <malloc>
 80094b0:	6270      	str	r0, [r6, #36]	; 0x24
 80094b2:	6044      	str	r4, [r0, #4]
 80094b4:	6084      	str	r4, [r0, #8]
 80094b6:	6004      	str	r4, [r0, #0]
 80094b8:	60c4      	str	r4, [r0, #12]
 80094ba:	b13d      	cbz	r5, 80094cc <_Bfree+0x2c>
 80094bc:	6a73      	ldr	r3, [r6, #36]	; 0x24
 80094be:	686a      	ldr	r2, [r5, #4]
 80094c0:	68db      	ldr	r3, [r3, #12]
 80094c2:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80094c6:	6029      	str	r1, [r5, #0]
 80094c8:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 80094cc:	bd70      	pop	{r4, r5, r6, pc}

080094ce <__multadd>:
 80094ce:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80094d2:	690d      	ldr	r5, [r1, #16]
 80094d4:	461f      	mov	r7, r3
 80094d6:	4606      	mov	r6, r0
 80094d8:	460c      	mov	r4, r1
 80094da:	f101 0e14 	add.w	lr, r1, #20
 80094de:	2300      	movs	r3, #0
 80094e0:	f8de 0000 	ldr.w	r0, [lr]
 80094e4:	b281      	uxth	r1, r0
 80094e6:	fb02 7101 	mla	r1, r2, r1, r7
 80094ea:	0c0f      	lsrs	r7, r1, #16
 80094ec:	0c00      	lsrs	r0, r0, #16
 80094ee:	fb02 7000 	mla	r0, r2, r0, r7
 80094f2:	b289      	uxth	r1, r1
 80094f4:	3301      	adds	r3, #1
 80094f6:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 80094fa:	429d      	cmp	r5, r3
 80094fc:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8009500:	f84e 1b04 	str.w	r1, [lr], #4
 8009504:	dcec      	bgt.n	80094e0 <__multadd+0x12>
 8009506:	b1d7      	cbz	r7, 800953e <__multadd+0x70>
 8009508:	68a3      	ldr	r3, [r4, #8]
 800950a:	429d      	cmp	r5, r3
 800950c:	db12      	blt.n	8009534 <__multadd+0x66>
 800950e:	6861      	ldr	r1, [r4, #4]
 8009510:	4630      	mov	r0, r6
 8009512:	3101      	adds	r1, #1
 8009514:	f7ff ff90 	bl	8009438 <_Balloc>
 8009518:	6922      	ldr	r2, [r4, #16]
 800951a:	3202      	adds	r2, #2
 800951c:	f104 010c 	add.w	r1, r4, #12
 8009520:	4680      	mov	r8, r0
 8009522:	0092      	lsls	r2, r2, #2
 8009524:	300c      	adds	r0, #12
 8009526:	f7fd ff43 	bl	80073b0 <memcpy>
 800952a:	4621      	mov	r1, r4
 800952c:	4630      	mov	r0, r6
 800952e:	f7ff ffb7 	bl	80094a0 <_Bfree>
 8009532:	4644      	mov	r4, r8
 8009534:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8009538:	3501      	adds	r5, #1
 800953a:	615f      	str	r7, [r3, #20]
 800953c:	6125      	str	r5, [r4, #16]
 800953e:	4620      	mov	r0, r4
 8009540:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08009544 <__s2b>:
 8009544:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009548:	460c      	mov	r4, r1
 800954a:	4615      	mov	r5, r2
 800954c:	461f      	mov	r7, r3
 800954e:	2209      	movs	r2, #9
 8009550:	3308      	adds	r3, #8
 8009552:	4606      	mov	r6, r0
 8009554:	fb93 f3f2 	sdiv	r3, r3, r2
 8009558:	2100      	movs	r1, #0
 800955a:	2201      	movs	r2, #1
 800955c:	429a      	cmp	r2, r3
 800955e:	db20      	blt.n	80095a2 <__s2b+0x5e>
 8009560:	4630      	mov	r0, r6
 8009562:	f7ff ff69 	bl	8009438 <_Balloc>
 8009566:	9b08      	ldr	r3, [sp, #32]
 8009568:	6143      	str	r3, [r0, #20]
 800956a:	2d09      	cmp	r5, #9
 800956c:	f04f 0301 	mov.w	r3, #1
 8009570:	6103      	str	r3, [r0, #16]
 8009572:	dd19      	ble.n	80095a8 <__s2b+0x64>
 8009574:	f104 0909 	add.w	r9, r4, #9
 8009578:	46c8      	mov	r8, r9
 800957a:	442c      	add	r4, r5
 800957c:	f818 3b01 	ldrb.w	r3, [r8], #1
 8009580:	4601      	mov	r1, r0
 8009582:	3b30      	subs	r3, #48	; 0x30
 8009584:	220a      	movs	r2, #10
 8009586:	4630      	mov	r0, r6
 8009588:	f7ff ffa1 	bl	80094ce <__multadd>
 800958c:	45a0      	cmp	r8, r4
 800958e:	d1f5      	bne.n	800957c <__s2b+0x38>
 8009590:	f1a5 0408 	sub.w	r4, r5, #8
 8009594:	444c      	add	r4, r9
 8009596:	1b2d      	subs	r5, r5, r4
 8009598:	1963      	adds	r3, r4, r5
 800959a:	42bb      	cmp	r3, r7
 800959c:	db07      	blt.n	80095ae <__s2b+0x6a>
 800959e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80095a2:	0052      	lsls	r2, r2, #1
 80095a4:	3101      	adds	r1, #1
 80095a6:	e7d9      	b.n	800955c <__s2b+0x18>
 80095a8:	340a      	adds	r4, #10
 80095aa:	2509      	movs	r5, #9
 80095ac:	e7f3      	b.n	8009596 <__s2b+0x52>
 80095ae:	f814 3b01 	ldrb.w	r3, [r4], #1
 80095b2:	4601      	mov	r1, r0
 80095b4:	3b30      	subs	r3, #48	; 0x30
 80095b6:	220a      	movs	r2, #10
 80095b8:	4630      	mov	r0, r6
 80095ba:	f7ff ff88 	bl	80094ce <__multadd>
 80095be:	e7eb      	b.n	8009598 <__s2b+0x54>

080095c0 <__hi0bits>:
 80095c0:	0c02      	lsrs	r2, r0, #16
 80095c2:	0412      	lsls	r2, r2, #16
 80095c4:	4603      	mov	r3, r0
 80095c6:	b9b2      	cbnz	r2, 80095f6 <__hi0bits+0x36>
 80095c8:	0403      	lsls	r3, r0, #16
 80095ca:	2010      	movs	r0, #16
 80095cc:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 80095d0:	bf04      	itt	eq
 80095d2:	021b      	lsleq	r3, r3, #8
 80095d4:	3008      	addeq	r0, #8
 80095d6:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 80095da:	bf04      	itt	eq
 80095dc:	011b      	lsleq	r3, r3, #4
 80095de:	3004      	addeq	r0, #4
 80095e0:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 80095e4:	bf04      	itt	eq
 80095e6:	009b      	lsleq	r3, r3, #2
 80095e8:	3002      	addeq	r0, #2
 80095ea:	2b00      	cmp	r3, #0
 80095ec:	db06      	blt.n	80095fc <__hi0bits+0x3c>
 80095ee:	005b      	lsls	r3, r3, #1
 80095f0:	d503      	bpl.n	80095fa <__hi0bits+0x3a>
 80095f2:	3001      	adds	r0, #1
 80095f4:	4770      	bx	lr
 80095f6:	2000      	movs	r0, #0
 80095f8:	e7e8      	b.n	80095cc <__hi0bits+0xc>
 80095fa:	2020      	movs	r0, #32
 80095fc:	4770      	bx	lr

080095fe <__lo0bits>:
 80095fe:	6803      	ldr	r3, [r0, #0]
 8009600:	f013 0207 	ands.w	r2, r3, #7
 8009604:	4601      	mov	r1, r0
 8009606:	d00b      	beq.n	8009620 <__lo0bits+0x22>
 8009608:	07da      	lsls	r2, r3, #31
 800960a:	d423      	bmi.n	8009654 <__lo0bits+0x56>
 800960c:	0798      	lsls	r0, r3, #30
 800960e:	bf49      	itett	mi
 8009610:	085b      	lsrmi	r3, r3, #1
 8009612:	089b      	lsrpl	r3, r3, #2
 8009614:	2001      	movmi	r0, #1
 8009616:	600b      	strmi	r3, [r1, #0]
 8009618:	bf5c      	itt	pl
 800961a:	600b      	strpl	r3, [r1, #0]
 800961c:	2002      	movpl	r0, #2
 800961e:	4770      	bx	lr
 8009620:	b298      	uxth	r0, r3
 8009622:	b9a8      	cbnz	r0, 8009650 <__lo0bits+0x52>
 8009624:	0c1b      	lsrs	r3, r3, #16
 8009626:	2010      	movs	r0, #16
 8009628:	f013 0fff 	tst.w	r3, #255	; 0xff
 800962c:	bf04      	itt	eq
 800962e:	0a1b      	lsreq	r3, r3, #8
 8009630:	3008      	addeq	r0, #8
 8009632:	071a      	lsls	r2, r3, #28
 8009634:	bf04      	itt	eq
 8009636:	091b      	lsreq	r3, r3, #4
 8009638:	3004      	addeq	r0, #4
 800963a:	079a      	lsls	r2, r3, #30
 800963c:	bf04      	itt	eq
 800963e:	089b      	lsreq	r3, r3, #2
 8009640:	3002      	addeq	r0, #2
 8009642:	07da      	lsls	r2, r3, #31
 8009644:	d402      	bmi.n	800964c <__lo0bits+0x4e>
 8009646:	085b      	lsrs	r3, r3, #1
 8009648:	d006      	beq.n	8009658 <__lo0bits+0x5a>
 800964a:	3001      	adds	r0, #1
 800964c:	600b      	str	r3, [r1, #0]
 800964e:	4770      	bx	lr
 8009650:	4610      	mov	r0, r2
 8009652:	e7e9      	b.n	8009628 <__lo0bits+0x2a>
 8009654:	2000      	movs	r0, #0
 8009656:	4770      	bx	lr
 8009658:	2020      	movs	r0, #32
 800965a:	4770      	bx	lr

0800965c <__i2b>:
 800965c:	b510      	push	{r4, lr}
 800965e:	460c      	mov	r4, r1
 8009660:	2101      	movs	r1, #1
 8009662:	f7ff fee9 	bl	8009438 <_Balloc>
 8009666:	2201      	movs	r2, #1
 8009668:	6144      	str	r4, [r0, #20]
 800966a:	6102      	str	r2, [r0, #16]
 800966c:	bd10      	pop	{r4, pc}

0800966e <__multiply>:
 800966e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009672:	4614      	mov	r4, r2
 8009674:	690a      	ldr	r2, [r1, #16]
 8009676:	6923      	ldr	r3, [r4, #16]
 8009678:	429a      	cmp	r2, r3
 800967a:	bfb8      	it	lt
 800967c:	460b      	movlt	r3, r1
 800967e:	4689      	mov	r9, r1
 8009680:	bfbc      	itt	lt
 8009682:	46a1      	movlt	r9, r4
 8009684:	461c      	movlt	r4, r3
 8009686:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800968a:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800968e:	f8d9 3008 	ldr.w	r3, [r9, #8]
 8009692:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8009696:	eb07 060a 	add.w	r6, r7, sl
 800969a:	429e      	cmp	r6, r3
 800969c:	bfc8      	it	gt
 800969e:	3101      	addgt	r1, #1
 80096a0:	f7ff feca 	bl	8009438 <_Balloc>
 80096a4:	f100 0514 	add.w	r5, r0, #20
 80096a8:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80096ac:	462b      	mov	r3, r5
 80096ae:	2200      	movs	r2, #0
 80096b0:	4543      	cmp	r3, r8
 80096b2:	d316      	bcc.n	80096e2 <__multiply+0x74>
 80096b4:	f104 0214 	add.w	r2, r4, #20
 80096b8:	f109 0114 	add.w	r1, r9, #20
 80096bc:	eb02 038a 	add.w	r3, r2, sl, lsl #2
 80096c0:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 80096c4:	9301      	str	r3, [sp, #4]
 80096c6:	9c01      	ldr	r4, [sp, #4]
 80096c8:	4294      	cmp	r4, r2
 80096ca:	4613      	mov	r3, r2
 80096cc:	d80c      	bhi.n	80096e8 <__multiply+0x7a>
 80096ce:	2e00      	cmp	r6, #0
 80096d0:	dd03      	ble.n	80096da <__multiply+0x6c>
 80096d2:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80096d6:	2b00      	cmp	r3, #0
 80096d8:	d054      	beq.n	8009784 <__multiply+0x116>
 80096da:	6106      	str	r6, [r0, #16]
 80096dc:	b003      	add	sp, #12
 80096de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80096e2:	f843 2b04 	str.w	r2, [r3], #4
 80096e6:	e7e3      	b.n	80096b0 <__multiply+0x42>
 80096e8:	f8b3 a000 	ldrh.w	sl, [r3]
 80096ec:	3204      	adds	r2, #4
 80096ee:	f1ba 0f00 	cmp.w	sl, #0
 80096f2:	d020      	beq.n	8009736 <__multiply+0xc8>
 80096f4:	46ae      	mov	lr, r5
 80096f6:	4689      	mov	r9, r1
 80096f8:	f04f 0c00 	mov.w	ip, #0
 80096fc:	f859 4b04 	ldr.w	r4, [r9], #4
 8009700:	f8be b000 	ldrh.w	fp, [lr]
 8009704:	b2a3      	uxth	r3, r4
 8009706:	fb0a b303 	mla	r3, sl, r3, fp
 800970a:	ea4f 4b14 	mov.w	fp, r4, lsr #16
 800970e:	f8de 4000 	ldr.w	r4, [lr]
 8009712:	4463      	add	r3, ip
 8009714:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 8009718:	fb0a c40b 	mla	r4, sl, fp, ip
 800971c:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8009720:	b29b      	uxth	r3, r3
 8009722:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8009726:	454f      	cmp	r7, r9
 8009728:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 800972c:	f84e 3b04 	str.w	r3, [lr], #4
 8009730:	d8e4      	bhi.n	80096fc <__multiply+0x8e>
 8009732:	f8ce c000 	str.w	ip, [lr]
 8009736:	f832 9c02 	ldrh.w	r9, [r2, #-2]
 800973a:	f1b9 0f00 	cmp.w	r9, #0
 800973e:	d01f      	beq.n	8009780 <__multiply+0x112>
 8009740:	682b      	ldr	r3, [r5, #0]
 8009742:	46ae      	mov	lr, r5
 8009744:	468c      	mov	ip, r1
 8009746:	f04f 0a00 	mov.w	sl, #0
 800974a:	f8bc 4000 	ldrh.w	r4, [ip]
 800974e:	f8be b002 	ldrh.w	fp, [lr, #2]
 8009752:	fb09 b404 	mla	r4, r9, r4, fp
 8009756:	44a2      	add	sl, r4
 8009758:	b29b      	uxth	r3, r3
 800975a:	ea43 430a 	orr.w	r3, r3, sl, lsl #16
 800975e:	f84e 3b04 	str.w	r3, [lr], #4
 8009762:	f85c 3b04 	ldr.w	r3, [ip], #4
 8009766:	f8be 4000 	ldrh.w	r4, [lr]
 800976a:	0c1b      	lsrs	r3, r3, #16
 800976c:	fb09 4303 	mla	r3, r9, r3, r4
 8009770:	eb03 431a 	add.w	r3, r3, sl, lsr #16
 8009774:	4567      	cmp	r7, ip
 8009776:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800977a:	d8e6      	bhi.n	800974a <__multiply+0xdc>
 800977c:	f8ce 3000 	str.w	r3, [lr]
 8009780:	3504      	adds	r5, #4
 8009782:	e7a0      	b.n	80096c6 <__multiply+0x58>
 8009784:	3e01      	subs	r6, #1
 8009786:	e7a2      	b.n	80096ce <__multiply+0x60>

08009788 <__pow5mult>:
 8009788:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800978c:	4615      	mov	r5, r2
 800978e:	f012 0203 	ands.w	r2, r2, #3
 8009792:	4606      	mov	r6, r0
 8009794:	460f      	mov	r7, r1
 8009796:	d007      	beq.n	80097a8 <__pow5mult+0x20>
 8009798:	3a01      	subs	r2, #1
 800979a:	4c21      	ldr	r4, [pc, #132]	; (8009820 <__pow5mult+0x98>)
 800979c:	2300      	movs	r3, #0
 800979e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80097a2:	f7ff fe94 	bl	80094ce <__multadd>
 80097a6:	4607      	mov	r7, r0
 80097a8:	10ad      	asrs	r5, r5, #2
 80097aa:	d035      	beq.n	8009818 <__pow5mult+0x90>
 80097ac:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80097ae:	b93c      	cbnz	r4, 80097c0 <__pow5mult+0x38>
 80097b0:	2010      	movs	r0, #16
 80097b2:	f7fd fded 	bl	8007390 <malloc>
 80097b6:	6270      	str	r0, [r6, #36]	; 0x24
 80097b8:	6044      	str	r4, [r0, #4]
 80097ba:	6084      	str	r4, [r0, #8]
 80097bc:	6004      	str	r4, [r0, #0]
 80097be:	60c4      	str	r4, [r0, #12]
 80097c0:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80097c4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80097c8:	b94c      	cbnz	r4, 80097de <__pow5mult+0x56>
 80097ca:	f240 2171 	movw	r1, #625	; 0x271
 80097ce:	4630      	mov	r0, r6
 80097d0:	f7ff ff44 	bl	800965c <__i2b>
 80097d4:	2300      	movs	r3, #0
 80097d6:	f8c8 0008 	str.w	r0, [r8, #8]
 80097da:	4604      	mov	r4, r0
 80097dc:	6003      	str	r3, [r0, #0]
 80097de:	f04f 0800 	mov.w	r8, #0
 80097e2:	07eb      	lsls	r3, r5, #31
 80097e4:	d50a      	bpl.n	80097fc <__pow5mult+0x74>
 80097e6:	4639      	mov	r1, r7
 80097e8:	4622      	mov	r2, r4
 80097ea:	4630      	mov	r0, r6
 80097ec:	f7ff ff3f 	bl	800966e <__multiply>
 80097f0:	4639      	mov	r1, r7
 80097f2:	4681      	mov	r9, r0
 80097f4:	4630      	mov	r0, r6
 80097f6:	f7ff fe53 	bl	80094a0 <_Bfree>
 80097fa:	464f      	mov	r7, r9
 80097fc:	106d      	asrs	r5, r5, #1
 80097fe:	d00b      	beq.n	8009818 <__pow5mult+0x90>
 8009800:	6820      	ldr	r0, [r4, #0]
 8009802:	b938      	cbnz	r0, 8009814 <__pow5mult+0x8c>
 8009804:	4622      	mov	r2, r4
 8009806:	4621      	mov	r1, r4
 8009808:	4630      	mov	r0, r6
 800980a:	f7ff ff30 	bl	800966e <__multiply>
 800980e:	6020      	str	r0, [r4, #0]
 8009810:	f8c0 8000 	str.w	r8, [r0]
 8009814:	4604      	mov	r4, r0
 8009816:	e7e4      	b.n	80097e2 <__pow5mult+0x5a>
 8009818:	4638      	mov	r0, r7
 800981a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800981e:	bf00      	nop
 8009820:	0800aa30 	.word	0x0800aa30

08009824 <__lshift>:
 8009824:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009828:	460c      	mov	r4, r1
 800982a:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800982e:	6923      	ldr	r3, [r4, #16]
 8009830:	6849      	ldr	r1, [r1, #4]
 8009832:	eb0a 0903 	add.w	r9, sl, r3
 8009836:	68a3      	ldr	r3, [r4, #8]
 8009838:	4607      	mov	r7, r0
 800983a:	4616      	mov	r6, r2
 800983c:	f109 0501 	add.w	r5, r9, #1
 8009840:	42ab      	cmp	r3, r5
 8009842:	db31      	blt.n	80098a8 <__lshift+0x84>
 8009844:	4638      	mov	r0, r7
 8009846:	f7ff fdf7 	bl	8009438 <_Balloc>
 800984a:	2200      	movs	r2, #0
 800984c:	4680      	mov	r8, r0
 800984e:	f100 0314 	add.w	r3, r0, #20
 8009852:	4611      	mov	r1, r2
 8009854:	4552      	cmp	r2, sl
 8009856:	db2a      	blt.n	80098ae <__lshift+0x8a>
 8009858:	6920      	ldr	r0, [r4, #16]
 800985a:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800985e:	f104 0114 	add.w	r1, r4, #20
 8009862:	f016 021f 	ands.w	r2, r6, #31
 8009866:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 800986a:	eb01 0e80 	add.w	lr, r1, r0, lsl #2
 800986e:	d022      	beq.n	80098b6 <__lshift+0x92>
 8009870:	f1c2 0c20 	rsb	ip, r2, #32
 8009874:	2000      	movs	r0, #0
 8009876:	680e      	ldr	r6, [r1, #0]
 8009878:	4096      	lsls	r6, r2
 800987a:	4330      	orrs	r0, r6
 800987c:	f843 0b04 	str.w	r0, [r3], #4
 8009880:	f851 0b04 	ldr.w	r0, [r1], #4
 8009884:	458e      	cmp	lr, r1
 8009886:	fa20 f00c 	lsr.w	r0, r0, ip
 800988a:	d8f4      	bhi.n	8009876 <__lshift+0x52>
 800988c:	6018      	str	r0, [r3, #0]
 800988e:	b108      	cbz	r0, 8009894 <__lshift+0x70>
 8009890:	f109 0502 	add.w	r5, r9, #2
 8009894:	3d01      	subs	r5, #1
 8009896:	4638      	mov	r0, r7
 8009898:	f8c8 5010 	str.w	r5, [r8, #16]
 800989c:	4621      	mov	r1, r4
 800989e:	f7ff fdff 	bl	80094a0 <_Bfree>
 80098a2:	4640      	mov	r0, r8
 80098a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80098a8:	3101      	adds	r1, #1
 80098aa:	005b      	lsls	r3, r3, #1
 80098ac:	e7c8      	b.n	8009840 <__lshift+0x1c>
 80098ae:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 80098b2:	3201      	adds	r2, #1
 80098b4:	e7ce      	b.n	8009854 <__lshift+0x30>
 80098b6:	3b04      	subs	r3, #4
 80098b8:	f851 2b04 	ldr.w	r2, [r1], #4
 80098bc:	f843 2f04 	str.w	r2, [r3, #4]!
 80098c0:	458e      	cmp	lr, r1
 80098c2:	d8f9      	bhi.n	80098b8 <__lshift+0x94>
 80098c4:	e7e6      	b.n	8009894 <__lshift+0x70>

080098c6 <__mcmp>:
 80098c6:	6903      	ldr	r3, [r0, #16]
 80098c8:	690a      	ldr	r2, [r1, #16]
 80098ca:	1a9b      	subs	r3, r3, r2
 80098cc:	b530      	push	{r4, r5, lr}
 80098ce:	d10c      	bne.n	80098ea <__mcmp+0x24>
 80098d0:	0092      	lsls	r2, r2, #2
 80098d2:	3014      	adds	r0, #20
 80098d4:	3114      	adds	r1, #20
 80098d6:	1884      	adds	r4, r0, r2
 80098d8:	4411      	add	r1, r2
 80098da:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80098de:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80098e2:	4295      	cmp	r5, r2
 80098e4:	d003      	beq.n	80098ee <__mcmp+0x28>
 80098e6:	d305      	bcc.n	80098f4 <__mcmp+0x2e>
 80098e8:	2301      	movs	r3, #1
 80098ea:	4618      	mov	r0, r3
 80098ec:	bd30      	pop	{r4, r5, pc}
 80098ee:	42a0      	cmp	r0, r4
 80098f0:	d3f3      	bcc.n	80098da <__mcmp+0x14>
 80098f2:	e7fa      	b.n	80098ea <__mcmp+0x24>
 80098f4:	f04f 33ff 	mov.w	r3, #4294967295
 80098f8:	e7f7      	b.n	80098ea <__mcmp+0x24>

080098fa <__mdiff>:
 80098fa:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80098fe:	460d      	mov	r5, r1
 8009900:	4607      	mov	r7, r0
 8009902:	4611      	mov	r1, r2
 8009904:	4628      	mov	r0, r5
 8009906:	4614      	mov	r4, r2
 8009908:	f7ff ffdd 	bl	80098c6 <__mcmp>
 800990c:	1e06      	subs	r6, r0, #0
 800990e:	d108      	bne.n	8009922 <__mdiff+0x28>
 8009910:	4631      	mov	r1, r6
 8009912:	4638      	mov	r0, r7
 8009914:	f7ff fd90 	bl	8009438 <_Balloc>
 8009918:	2301      	movs	r3, #1
 800991a:	6103      	str	r3, [r0, #16]
 800991c:	6146      	str	r6, [r0, #20]
 800991e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009922:	bfa4      	itt	ge
 8009924:	4623      	movge	r3, r4
 8009926:	462c      	movge	r4, r5
 8009928:	4638      	mov	r0, r7
 800992a:	6861      	ldr	r1, [r4, #4]
 800992c:	bfa6      	itte	ge
 800992e:	461d      	movge	r5, r3
 8009930:	2600      	movge	r6, #0
 8009932:	2601      	movlt	r6, #1
 8009934:	f7ff fd80 	bl	8009438 <_Balloc>
 8009938:	692b      	ldr	r3, [r5, #16]
 800993a:	60c6      	str	r6, [r0, #12]
 800993c:	6926      	ldr	r6, [r4, #16]
 800993e:	f105 0914 	add.w	r9, r5, #20
 8009942:	f104 0214 	add.w	r2, r4, #20
 8009946:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 800994a:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 800994e:	f100 0514 	add.w	r5, r0, #20
 8009952:	f04f 0c00 	mov.w	ip, #0
 8009956:	f852 ab04 	ldr.w	sl, [r2], #4
 800995a:	f859 4b04 	ldr.w	r4, [r9], #4
 800995e:	fa1c f18a 	uxtah	r1, ip, sl
 8009962:	b2a3      	uxth	r3, r4
 8009964:	1ac9      	subs	r1, r1, r3
 8009966:	0c23      	lsrs	r3, r4, #16
 8009968:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 800996c:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8009970:	b289      	uxth	r1, r1
 8009972:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8009976:	45c8      	cmp	r8, r9
 8009978:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800997c:	4696      	mov	lr, r2
 800997e:	f845 3b04 	str.w	r3, [r5], #4
 8009982:	d8e8      	bhi.n	8009956 <__mdiff+0x5c>
 8009984:	45be      	cmp	lr, r7
 8009986:	d305      	bcc.n	8009994 <__mdiff+0x9a>
 8009988:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 800998c:	b18b      	cbz	r3, 80099b2 <__mdiff+0xb8>
 800998e:	6106      	str	r6, [r0, #16]
 8009990:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009994:	f85e 1b04 	ldr.w	r1, [lr], #4
 8009998:	fa1c f381 	uxtah	r3, ip, r1
 800999c:	141a      	asrs	r2, r3, #16
 800999e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80099a2:	b29b      	uxth	r3, r3
 80099a4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80099a8:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80099ac:	f845 3b04 	str.w	r3, [r5], #4
 80099b0:	e7e8      	b.n	8009984 <__mdiff+0x8a>
 80099b2:	3e01      	subs	r6, #1
 80099b4:	e7e8      	b.n	8009988 <__mdiff+0x8e>
	...

080099b8 <__ulp>:
 80099b8:	4b12      	ldr	r3, [pc, #72]	; (8009a04 <__ulp+0x4c>)
 80099ba:	ee10 2a90 	vmov	r2, s1
 80099be:	401a      	ands	r2, r3
 80099c0:	f1a2 7350 	sub.w	r3, r2, #54525952	; 0x3400000
 80099c4:	2b00      	cmp	r3, #0
 80099c6:	dd04      	ble.n	80099d2 <__ulp+0x1a>
 80099c8:	2000      	movs	r0, #0
 80099ca:	4619      	mov	r1, r3
 80099cc:	ec41 0b10 	vmov	d0, r0, r1
 80099d0:	4770      	bx	lr
 80099d2:	425b      	negs	r3, r3
 80099d4:	151b      	asrs	r3, r3, #20
 80099d6:	2b13      	cmp	r3, #19
 80099d8:	f04f 0000 	mov.w	r0, #0
 80099dc:	f04f 0100 	mov.w	r1, #0
 80099e0:	dc04      	bgt.n	80099ec <__ulp+0x34>
 80099e2:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 80099e6:	fa42 f103 	asr.w	r1, r2, r3
 80099ea:	e7ef      	b.n	80099cc <__ulp+0x14>
 80099ec:	3b14      	subs	r3, #20
 80099ee:	2b1e      	cmp	r3, #30
 80099f0:	f04f 0201 	mov.w	r2, #1
 80099f4:	bfda      	itte	le
 80099f6:	f1c3 031f 	rsble	r3, r3, #31
 80099fa:	fa02 f303 	lslle.w	r3, r2, r3
 80099fe:	4613      	movgt	r3, r2
 8009a00:	4618      	mov	r0, r3
 8009a02:	e7e3      	b.n	80099cc <__ulp+0x14>
 8009a04:	7ff00000 	.word	0x7ff00000

08009a08 <__b2d>:
 8009a08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009a0a:	6905      	ldr	r5, [r0, #16]
 8009a0c:	f100 0714 	add.w	r7, r0, #20
 8009a10:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8009a14:	1f2e      	subs	r6, r5, #4
 8009a16:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8009a1a:	4620      	mov	r0, r4
 8009a1c:	f7ff fdd0 	bl	80095c0 <__hi0bits>
 8009a20:	f1c0 0320 	rsb	r3, r0, #32
 8009a24:	280a      	cmp	r0, #10
 8009a26:	600b      	str	r3, [r1, #0]
 8009a28:	f8df e074 	ldr.w	lr, [pc, #116]	; 8009aa0 <__b2d+0x98>
 8009a2c:	dc14      	bgt.n	8009a58 <__b2d+0x50>
 8009a2e:	f1c0 0c0b 	rsb	ip, r0, #11
 8009a32:	fa24 f10c 	lsr.w	r1, r4, ip
 8009a36:	42b7      	cmp	r7, r6
 8009a38:	ea41 030e 	orr.w	r3, r1, lr
 8009a3c:	bf34      	ite	cc
 8009a3e:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8009a42:	2100      	movcs	r1, #0
 8009a44:	3015      	adds	r0, #21
 8009a46:	fa04 f000 	lsl.w	r0, r4, r0
 8009a4a:	fa21 f10c 	lsr.w	r1, r1, ip
 8009a4e:	ea40 0201 	orr.w	r2, r0, r1
 8009a52:	ec43 2b10 	vmov	d0, r2, r3
 8009a56:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009a58:	42b7      	cmp	r7, r6
 8009a5a:	bf3a      	itte	cc
 8009a5c:	f1a5 0608 	subcc.w	r6, r5, #8
 8009a60:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8009a64:	2100      	movcs	r1, #0
 8009a66:	380b      	subs	r0, #11
 8009a68:	d015      	beq.n	8009a96 <__b2d+0x8e>
 8009a6a:	4084      	lsls	r4, r0
 8009a6c:	f1c0 0520 	rsb	r5, r0, #32
 8009a70:	f044 547f 	orr.w	r4, r4, #1069547520	; 0x3fc00000
 8009a74:	f444 1440 	orr.w	r4, r4, #3145728	; 0x300000
 8009a78:	42be      	cmp	r6, r7
 8009a7a:	fa21 fe05 	lsr.w	lr, r1, r5
 8009a7e:	ea44 030e 	orr.w	r3, r4, lr
 8009a82:	bf8c      	ite	hi
 8009a84:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 8009a88:	2400      	movls	r4, #0
 8009a8a:	fa01 f000 	lsl.w	r0, r1, r0
 8009a8e:	40ec      	lsrs	r4, r5
 8009a90:	ea40 0204 	orr.w	r2, r0, r4
 8009a94:	e7dd      	b.n	8009a52 <__b2d+0x4a>
 8009a96:	ea44 030e 	orr.w	r3, r4, lr
 8009a9a:	460a      	mov	r2, r1
 8009a9c:	e7d9      	b.n	8009a52 <__b2d+0x4a>
 8009a9e:	bf00      	nop
 8009aa0:	3ff00000 	.word	0x3ff00000

08009aa4 <__d2b>:
 8009aa4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009aa8:	460e      	mov	r6, r1
 8009aaa:	2101      	movs	r1, #1
 8009aac:	ec59 8b10 	vmov	r8, r9, d0
 8009ab0:	4615      	mov	r5, r2
 8009ab2:	f7ff fcc1 	bl	8009438 <_Balloc>
 8009ab6:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8009aba:	4607      	mov	r7, r0
 8009abc:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009ac0:	bb34      	cbnz	r4, 8009b10 <__d2b+0x6c>
 8009ac2:	9301      	str	r3, [sp, #4]
 8009ac4:	f1b8 0f00 	cmp.w	r8, #0
 8009ac8:	d027      	beq.n	8009b1a <__d2b+0x76>
 8009aca:	a802      	add	r0, sp, #8
 8009acc:	f840 8d08 	str.w	r8, [r0, #-8]!
 8009ad0:	f7ff fd95 	bl	80095fe <__lo0bits>
 8009ad4:	9900      	ldr	r1, [sp, #0]
 8009ad6:	b1f0      	cbz	r0, 8009b16 <__d2b+0x72>
 8009ad8:	9a01      	ldr	r2, [sp, #4]
 8009ada:	f1c0 0320 	rsb	r3, r0, #32
 8009ade:	fa02 f303 	lsl.w	r3, r2, r3
 8009ae2:	430b      	orrs	r3, r1
 8009ae4:	40c2      	lsrs	r2, r0
 8009ae6:	617b      	str	r3, [r7, #20]
 8009ae8:	9201      	str	r2, [sp, #4]
 8009aea:	9b01      	ldr	r3, [sp, #4]
 8009aec:	61bb      	str	r3, [r7, #24]
 8009aee:	2b00      	cmp	r3, #0
 8009af0:	bf14      	ite	ne
 8009af2:	2102      	movne	r1, #2
 8009af4:	2101      	moveq	r1, #1
 8009af6:	6139      	str	r1, [r7, #16]
 8009af8:	b1c4      	cbz	r4, 8009b2c <__d2b+0x88>
 8009afa:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8009afe:	4404      	add	r4, r0
 8009b00:	6034      	str	r4, [r6, #0]
 8009b02:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8009b06:	6028      	str	r0, [r5, #0]
 8009b08:	4638      	mov	r0, r7
 8009b0a:	b003      	add	sp, #12
 8009b0c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009b10:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009b14:	e7d5      	b.n	8009ac2 <__d2b+0x1e>
 8009b16:	6179      	str	r1, [r7, #20]
 8009b18:	e7e7      	b.n	8009aea <__d2b+0x46>
 8009b1a:	a801      	add	r0, sp, #4
 8009b1c:	f7ff fd6f 	bl	80095fe <__lo0bits>
 8009b20:	9b01      	ldr	r3, [sp, #4]
 8009b22:	617b      	str	r3, [r7, #20]
 8009b24:	2101      	movs	r1, #1
 8009b26:	6139      	str	r1, [r7, #16]
 8009b28:	3020      	adds	r0, #32
 8009b2a:	e7e5      	b.n	8009af8 <__d2b+0x54>
 8009b2c:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8009b30:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8009b34:	6030      	str	r0, [r6, #0]
 8009b36:	6918      	ldr	r0, [r3, #16]
 8009b38:	f7ff fd42 	bl	80095c0 <__hi0bits>
 8009b3c:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8009b40:	e7e1      	b.n	8009b06 <__d2b+0x62>

08009b42 <__ratio>:
 8009b42:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009b46:	4688      	mov	r8, r1
 8009b48:	4669      	mov	r1, sp
 8009b4a:	4681      	mov	r9, r0
 8009b4c:	f7ff ff5c 	bl	8009a08 <__b2d>
 8009b50:	a901      	add	r1, sp, #4
 8009b52:	4640      	mov	r0, r8
 8009b54:	ec55 4b10 	vmov	r4, r5, d0
 8009b58:	f7ff ff56 	bl	8009a08 <__b2d>
 8009b5c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8009b60:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8009b64:	1a9a      	subs	r2, r3, r2
 8009b66:	e89d 000a 	ldmia.w	sp, {r1, r3}
 8009b6a:	1acb      	subs	r3, r1, r3
 8009b6c:	eb03 1342 	add.w	r3, r3, r2, lsl #5
 8009b70:	ec57 6b10 	vmov	r6, r7, d0
 8009b74:	2b00      	cmp	r3, #0
 8009b76:	bfd6      	itet	le
 8009b78:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8009b7c:	eb05 5503 	addgt.w	r5, r5, r3, lsl #20
 8009b80:	eb07 5703 	addle.w	r7, r7, r3, lsl #20
 8009b84:	4632      	mov	r2, r6
 8009b86:	463b      	mov	r3, r7
 8009b88:	4620      	mov	r0, r4
 8009b8a:	4629      	mov	r1, r5
 8009b8c:	f7f6 fe6a 	bl	8000864 <__aeabi_ddiv>
 8009b90:	ec41 0b10 	vmov	d0, r0, r1
 8009b94:	b003      	add	sp, #12
 8009b96:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

08009b9a <__copybits>:
 8009b9a:	3901      	subs	r1, #1
 8009b9c:	b510      	push	{r4, lr}
 8009b9e:	1149      	asrs	r1, r1, #5
 8009ba0:	6914      	ldr	r4, [r2, #16]
 8009ba2:	3101      	adds	r1, #1
 8009ba4:	f102 0314 	add.w	r3, r2, #20
 8009ba8:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8009bac:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8009bb0:	42a3      	cmp	r3, r4
 8009bb2:	4602      	mov	r2, r0
 8009bb4:	d303      	bcc.n	8009bbe <__copybits+0x24>
 8009bb6:	2300      	movs	r3, #0
 8009bb8:	428a      	cmp	r2, r1
 8009bba:	d305      	bcc.n	8009bc8 <__copybits+0x2e>
 8009bbc:	bd10      	pop	{r4, pc}
 8009bbe:	f853 2b04 	ldr.w	r2, [r3], #4
 8009bc2:	f840 2b04 	str.w	r2, [r0], #4
 8009bc6:	e7f3      	b.n	8009bb0 <__copybits+0x16>
 8009bc8:	f842 3b04 	str.w	r3, [r2], #4
 8009bcc:	e7f4      	b.n	8009bb8 <__copybits+0x1e>

08009bce <__any_on>:
 8009bce:	f100 0214 	add.w	r2, r0, #20
 8009bd2:	6900      	ldr	r0, [r0, #16]
 8009bd4:	114b      	asrs	r3, r1, #5
 8009bd6:	4298      	cmp	r0, r3
 8009bd8:	b510      	push	{r4, lr}
 8009bda:	db11      	blt.n	8009c00 <__any_on+0x32>
 8009bdc:	dd0a      	ble.n	8009bf4 <__any_on+0x26>
 8009bde:	f011 011f 	ands.w	r1, r1, #31
 8009be2:	d007      	beq.n	8009bf4 <__any_on+0x26>
 8009be4:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8009be8:	fa24 f001 	lsr.w	r0, r4, r1
 8009bec:	fa00 f101 	lsl.w	r1, r0, r1
 8009bf0:	428c      	cmp	r4, r1
 8009bf2:	d10b      	bne.n	8009c0c <__any_on+0x3e>
 8009bf4:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8009bf8:	4293      	cmp	r3, r2
 8009bfa:	d803      	bhi.n	8009c04 <__any_on+0x36>
 8009bfc:	2000      	movs	r0, #0
 8009bfe:	bd10      	pop	{r4, pc}
 8009c00:	4603      	mov	r3, r0
 8009c02:	e7f7      	b.n	8009bf4 <__any_on+0x26>
 8009c04:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8009c08:	2900      	cmp	r1, #0
 8009c0a:	d0f5      	beq.n	8009bf8 <__any_on+0x2a>
 8009c0c:	2001      	movs	r0, #1
 8009c0e:	bd10      	pop	{r4, pc}

08009c10 <_calloc_r>:
 8009c10:	b538      	push	{r3, r4, r5, lr}
 8009c12:	fb02 f401 	mul.w	r4, r2, r1
 8009c16:	4621      	mov	r1, r4
 8009c18:	f7fd fe88 	bl	800792c <_malloc_r>
 8009c1c:	4605      	mov	r5, r0
 8009c1e:	b118      	cbz	r0, 8009c28 <_calloc_r+0x18>
 8009c20:	4622      	mov	r2, r4
 8009c22:	2100      	movs	r1, #0
 8009c24:	f7fd fbcf 	bl	80073c6 <memset>
 8009c28:	4628      	mov	r0, r5
 8009c2a:	bd38      	pop	{r3, r4, r5, pc}

08009c2c <siscanf>:
 8009c2c:	b40e      	push	{r1, r2, r3}
 8009c2e:	b530      	push	{r4, r5, lr}
 8009c30:	b09c      	sub	sp, #112	; 0x70
 8009c32:	ac1f      	add	r4, sp, #124	; 0x7c
 8009c34:	f44f 7201 	mov.w	r2, #516	; 0x204
 8009c38:	f854 5b04 	ldr.w	r5, [r4], #4
 8009c3c:	f8ad 2014 	strh.w	r2, [sp, #20]
 8009c40:	9002      	str	r0, [sp, #8]
 8009c42:	9006      	str	r0, [sp, #24]
 8009c44:	f7f6 face 	bl	80001e4 <strlen>
 8009c48:	4b0b      	ldr	r3, [pc, #44]	; (8009c78 <siscanf+0x4c>)
 8009c4a:	9003      	str	r0, [sp, #12]
 8009c4c:	9007      	str	r0, [sp, #28]
 8009c4e:	930b      	str	r3, [sp, #44]	; 0x2c
 8009c50:	480a      	ldr	r0, [pc, #40]	; (8009c7c <siscanf+0x50>)
 8009c52:	9401      	str	r4, [sp, #4]
 8009c54:	2300      	movs	r3, #0
 8009c56:	930f      	str	r3, [sp, #60]	; 0x3c
 8009c58:	9314      	str	r3, [sp, #80]	; 0x50
 8009c5a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8009c5e:	f8ad 3016 	strh.w	r3, [sp, #22]
 8009c62:	462a      	mov	r2, r5
 8009c64:	4623      	mov	r3, r4
 8009c66:	a902      	add	r1, sp, #8
 8009c68:	6800      	ldr	r0, [r0, #0]
 8009c6a:	f000 f935 	bl	8009ed8 <__ssvfiscanf_r>
 8009c6e:	b01c      	add	sp, #112	; 0x70
 8009c70:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009c74:	b003      	add	sp, #12
 8009c76:	4770      	bx	lr
 8009c78:	08009c81 	.word	0x08009c81
 8009c7c:	20000010 	.word	0x20000010

08009c80 <__seofread>:
 8009c80:	2000      	movs	r0, #0
 8009c82:	4770      	bx	lr

08009c84 <strcpy>:
 8009c84:	4603      	mov	r3, r0
 8009c86:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009c8a:	f803 2b01 	strb.w	r2, [r3], #1
 8009c8e:	2a00      	cmp	r2, #0
 8009c90:	d1f9      	bne.n	8009c86 <strcpy+0x2>
 8009c92:	4770      	bx	lr

08009c94 <strncmp>:
 8009c94:	b510      	push	{r4, lr}
 8009c96:	b16a      	cbz	r2, 8009cb4 <strncmp+0x20>
 8009c98:	3901      	subs	r1, #1
 8009c9a:	1884      	adds	r4, r0, r2
 8009c9c:	f810 3b01 	ldrb.w	r3, [r0], #1
 8009ca0:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8009ca4:	4293      	cmp	r3, r2
 8009ca6:	d103      	bne.n	8009cb0 <strncmp+0x1c>
 8009ca8:	42a0      	cmp	r0, r4
 8009caa:	d001      	beq.n	8009cb0 <strncmp+0x1c>
 8009cac:	2b00      	cmp	r3, #0
 8009cae:	d1f5      	bne.n	8009c9c <strncmp+0x8>
 8009cb0:	1a98      	subs	r0, r3, r2
 8009cb2:	bd10      	pop	{r4, pc}
 8009cb4:	4610      	mov	r0, r2
 8009cb6:	bd10      	pop	{r4, pc}

08009cb8 <_strtoul_l.isra.0>:
 8009cb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009cbc:	4680      	mov	r8, r0
 8009cbe:	4689      	mov	r9, r1
 8009cc0:	4692      	mov	sl, r2
 8009cc2:	461e      	mov	r6, r3
 8009cc4:	460f      	mov	r7, r1
 8009cc6:	463d      	mov	r5, r7
 8009cc8:	9808      	ldr	r0, [sp, #32]
 8009cca:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009cce:	f7ff fb8b 	bl	80093e8 <__locale_ctype_ptr_l>
 8009cd2:	4420      	add	r0, r4
 8009cd4:	7843      	ldrb	r3, [r0, #1]
 8009cd6:	f013 0308 	ands.w	r3, r3, #8
 8009cda:	d10a      	bne.n	8009cf2 <_strtoul_l.isra.0+0x3a>
 8009cdc:	2c2d      	cmp	r4, #45	; 0x2d
 8009cde:	d10a      	bne.n	8009cf6 <_strtoul_l.isra.0+0x3e>
 8009ce0:	782c      	ldrb	r4, [r5, #0]
 8009ce2:	2301      	movs	r3, #1
 8009ce4:	1cbd      	adds	r5, r7, #2
 8009ce6:	b15e      	cbz	r6, 8009d00 <_strtoul_l.isra.0+0x48>
 8009ce8:	2e10      	cmp	r6, #16
 8009cea:	d113      	bne.n	8009d14 <_strtoul_l.isra.0+0x5c>
 8009cec:	2c30      	cmp	r4, #48	; 0x30
 8009cee:	d009      	beq.n	8009d04 <_strtoul_l.isra.0+0x4c>
 8009cf0:	e010      	b.n	8009d14 <_strtoul_l.isra.0+0x5c>
 8009cf2:	462f      	mov	r7, r5
 8009cf4:	e7e7      	b.n	8009cc6 <_strtoul_l.isra.0+0xe>
 8009cf6:	2c2b      	cmp	r4, #43	; 0x2b
 8009cf8:	bf04      	itt	eq
 8009cfa:	782c      	ldrbeq	r4, [r5, #0]
 8009cfc:	1cbd      	addeq	r5, r7, #2
 8009cfe:	e7f2      	b.n	8009ce6 <_strtoul_l.isra.0+0x2e>
 8009d00:	2c30      	cmp	r4, #48	; 0x30
 8009d02:	d125      	bne.n	8009d50 <_strtoul_l.isra.0+0x98>
 8009d04:	782a      	ldrb	r2, [r5, #0]
 8009d06:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 8009d0a:	2a58      	cmp	r2, #88	; 0x58
 8009d0c:	d14a      	bne.n	8009da4 <_strtoul_l.isra.0+0xec>
 8009d0e:	786c      	ldrb	r4, [r5, #1]
 8009d10:	2610      	movs	r6, #16
 8009d12:	3502      	adds	r5, #2
 8009d14:	f04f 31ff 	mov.w	r1, #4294967295
 8009d18:	2700      	movs	r7, #0
 8009d1a:	fbb1 f1f6 	udiv	r1, r1, r6
 8009d1e:	fb06 fe01 	mul.w	lr, r6, r1
 8009d22:	ea6f 0e0e 	mvn.w	lr, lr
 8009d26:	4638      	mov	r0, r7
 8009d28:	f1a4 0230 	sub.w	r2, r4, #48	; 0x30
 8009d2c:	2a09      	cmp	r2, #9
 8009d2e:	d811      	bhi.n	8009d54 <_strtoul_l.isra.0+0x9c>
 8009d30:	4614      	mov	r4, r2
 8009d32:	42a6      	cmp	r6, r4
 8009d34:	dd1d      	ble.n	8009d72 <_strtoul_l.isra.0+0xba>
 8009d36:	2f00      	cmp	r7, #0
 8009d38:	db18      	blt.n	8009d6c <_strtoul_l.isra.0+0xb4>
 8009d3a:	4281      	cmp	r1, r0
 8009d3c:	d316      	bcc.n	8009d6c <_strtoul_l.isra.0+0xb4>
 8009d3e:	d101      	bne.n	8009d44 <_strtoul_l.isra.0+0x8c>
 8009d40:	45a6      	cmp	lr, r4
 8009d42:	db13      	blt.n	8009d6c <_strtoul_l.isra.0+0xb4>
 8009d44:	fb00 4006 	mla	r0, r0, r6, r4
 8009d48:	2701      	movs	r7, #1
 8009d4a:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009d4e:	e7eb      	b.n	8009d28 <_strtoul_l.isra.0+0x70>
 8009d50:	260a      	movs	r6, #10
 8009d52:	e7df      	b.n	8009d14 <_strtoul_l.isra.0+0x5c>
 8009d54:	f1a4 0241 	sub.w	r2, r4, #65	; 0x41
 8009d58:	2a19      	cmp	r2, #25
 8009d5a:	d801      	bhi.n	8009d60 <_strtoul_l.isra.0+0xa8>
 8009d5c:	3c37      	subs	r4, #55	; 0x37
 8009d5e:	e7e8      	b.n	8009d32 <_strtoul_l.isra.0+0x7a>
 8009d60:	f1a4 0261 	sub.w	r2, r4, #97	; 0x61
 8009d64:	2a19      	cmp	r2, #25
 8009d66:	d804      	bhi.n	8009d72 <_strtoul_l.isra.0+0xba>
 8009d68:	3c57      	subs	r4, #87	; 0x57
 8009d6a:	e7e2      	b.n	8009d32 <_strtoul_l.isra.0+0x7a>
 8009d6c:	f04f 37ff 	mov.w	r7, #4294967295
 8009d70:	e7eb      	b.n	8009d4a <_strtoul_l.isra.0+0x92>
 8009d72:	2f00      	cmp	r7, #0
 8009d74:	da09      	bge.n	8009d8a <_strtoul_l.isra.0+0xd2>
 8009d76:	2322      	movs	r3, #34	; 0x22
 8009d78:	f8c8 3000 	str.w	r3, [r8]
 8009d7c:	f04f 30ff 	mov.w	r0, #4294967295
 8009d80:	f1ba 0f00 	cmp.w	sl, #0
 8009d84:	d107      	bne.n	8009d96 <_strtoul_l.isra.0+0xde>
 8009d86:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009d8a:	b103      	cbz	r3, 8009d8e <_strtoul_l.isra.0+0xd6>
 8009d8c:	4240      	negs	r0, r0
 8009d8e:	f1ba 0f00 	cmp.w	sl, #0
 8009d92:	d00c      	beq.n	8009dae <_strtoul_l.isra.0+0xf6>
 8009d94:	b127      	cbz	r7, 8009da0 <_strtoul_l.isra.0+0xe8>
 8009d96:	3d01      	subs	r5, #1
 8009d98:	f8ca 5000 	str.w	r5, [sl]
 8009d9c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009da0:	464d      	mov	r5, r9
 8009da2:	e7f9      	b.n	8009d98 <_strtoul_l.isra.0+0xe0>
 8009da4:	2430      	movs	r4, #48	; 0x30
 8009da6:	2e00      	cmp	r6, #0
 8009da8:	d1b4      	bne.n	8009d14 <_strtoul_l.isra.0+0x5c>
 8009daa:	2608      	movs	r6, #8
 8009dac:	e7b2      	b.n	8009d14 <_strtoul_l.isra.0+0x5c>
 8009dae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	...

08009db4 <_strtoul_r>:
 8009db4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009db6:	4c06      	ldr	r4, [pc, #24]	; (8009dd0 <_strtoul_r+0x1c>)
 8009db8:	4d06      	ldr	r5, [pc, #24]	; (8009dd4 <_strtoul_r+0x20>)
 8009dba:	6824      	ldr	r4, [r4, #0]
 8009dbc:	6a24      	ldr	r4, [r4, #32]
 8009dbe:	2c00      	cmp	r4, #0
 8009dc0:	bf08      	it	eq
 8009dc2:	462c      	moveq	r4, r5
 8009dc4:	9400      	str	r4, [sp, #0]
 8009dc6:	f7ff ff77 	bl	8009cb8 <_strtoul_l.isra.0>
 8009dca:	b003      	add	sp, #12
 8009dcc:	bd30      	pop	{r4, r5, pc}
 8009dce:	bf00      	nop
 8009dd0:	20000010 	.word	0x20000010
 8009dd4:	200000bc 	.word	0x200000bc

08009dd8 <strtoul>:
 8009dd8:	4b08      	ldr	r3, [pc, #32]	; (8009dfc <strtoul+0x24>)
 8009dda:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009ddc:	681c      	ldr	r4, [r3, #0]
 8009dde:	4d08      	ldr	r5, [pc, #32]	; (8009e00 <strtoul+0x28>)
 8009de0:	6a23      	ldr	r3, [r4, #32]
 8009de2:	2b00      	cmp	r3, #0
 8009de4:	bf08      	it	eq
 8009de6:	462b      	moveq	r3, r5
 8009de8:	9300      	str	r3, [sp, #0]
 8009dea:	4613      	mov	r3, r2
 8009dec:	460a      	mov	r2, r1
 8009dee:	4601      	mov	r1, r0
 8009df0:	4620      	mov	r0, r4
 8009df2:	f7ff ff61 	bl	8009cb8 <_strtoul_l.isra.0>
 8009df6:	b003      	add	sp, #12
 8009df8:	bd30      	pop	{r4, r5, pc}
 8009dfa:	bf00      	nop
 8009dfc:	20000010 	.word	0x20000010
 8009e00:	200000bc 	.word	0x200000bc

08009e04 <__ascii_wctomb>:
 8009e04:	b149      	cbz	r1, 8009e1a <__ascii_wctomb+0x16>
 8009e06:	2aff      	cmp	r2, #255	; 0xff
 8009e08:	bf85      	ittet	hi
 8009e0a:	238a      	movhi	r3, #138	; 0x8a
 8009e0c:	6003      	strhi	r3, [r0, #0]
 8009e0e:	700a      	strbls	r2, [r1, #0]
 8009e10:	f04f 30ff 	movhi.w	r0, #4294967295
 8009e14:	bf98      	it	ls
 8009e16:	2001      	movls	r0, #1
 8009e18:	4770      	bx	lr
 8009e1a:	4608      	mov	r0, r1
 8009e1c:	4770      	bx	lr

08009e1e <__env_lock>:
 8009e1e:	4770      	bx	lr

08009e20 <__env_unlock>:
 8009e20:	4770      	bx	lr

08009e22 <_sungetc_r>:
 8009e22:	b538      	push	{r3, r4, r5, lr}
 8009e24:	1c4b      	adds	r3, r1, #1
 8009e26:	4614      	mov	r4, r2
 8009e28:	d103      	bne.n	8009e32 <_sungetc_r+0x10>
 8009e2a:	f04f 35ff 	mov.w	r5, #4294967295
 8009e2e:	4628      	mov	r0, r5
 8009e30:	bd38      	pop	{r3, r4, r5, pc}
 8009e32:	8993      	ldrh	r3, [r2, #12]
 8009e34:	f023 0320 	bic.w	r3, r3, #32
 8009e38:	8193      	strh	r3, [r2, #12]
 8009e3a:	6b53      	ldr	r3, [r2, #52]	; 0x34
 8009e3c:	6852      	ldr	r2, [r2, #4]
 8009e3e:	b2cd      	uxtb	r5, r1
 8009e40:	b18b      	cbz	r3, 8009e66 <_sungetc_r+0x44>
 8009e42:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8009e44:	429a      	cmp	r2, r3
 8009e46:	da08      	bge.n	8009e5a <_sungetc_r+0x38>
 8009e48:	6823      	ldr	r3, [r4, #0]
 8009e4a:	1e5a      	subs	r2, r3, #1
 8009e4c:	6022      	str	r2, [r4, #0]
 8009e4e:	f803 5c01 	strb.w	r5, [r3, #-1]
 8009e52:	6863      	ldr	r3, [r4, #4]
 8009e54:	3301      	adds	r3, #1
 8009e56:	6063      	str	r3, [r4, #4]
 8009e58:	e7e9      	b.n	8009e2e <_sungetc_r+0xc>
 8009e5a:	4621      	mov	r1, r4
 8009e5c:	f000 fbaa 	bl	800a5b4 <__submore>
 8009e60:	2800      	cmp	r0, #0
 8009e62:	d0f1      	beq.n	8009e48 <_sungetc_r+0x26>
 8009e64:	e7e1      	b.n	8009e2a <_sungetc_r+0x8>
 8009e66:	6921      	ldr	r1, [r4, #16]
 8009e68:	6823      	ldr	r3, [r4, #0]
 8009e6a:	b151      	cbz	r1, 8009e82 <_sungetc_r+0x60>
 8009e6c:	4299      	cmp	r1, r3
 8009e6e:	d208      	bcs.n	8009e82 <_sungetc_r+0x60>
 8009e70:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 8009e74:	428d      	cmp	r5, r1
 8009e76:	d104      	bne.n	8009e82 <_sungetc_r+0x60>
 8009e78:	3b01      	subs	r3, #1
 8009e7a:	3201      	adds	r2, #1
 8009e7c:	6023      	str	r3, [r4, #0]
 8009e7e:	6062      	str	r2, [r4, #4]
 8009e80:	e7d5      	b.n	8009e2e <_sungetc_r+0xc>
 8009e82:	63e3      	str	r3, [r4, #60]	; 0x3c
 8009e84:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009e88:	6363      	str	r3, [r4, #52]	; 0x34
 8009e8a:	2303      	movs	r3, #3
 8009e8c:	63a3      	str	r3, [r4, #56]	; 0x38
 8009e8e:	4623      	mov	r3, r4
 8009e90:	6422      	str	r2, [r4, #64]	; 0x40
 8009e92:	f803 5f46 	strb.w	r5, [r3, #70]!
 8009e96:	6023      	str	r3, [r4, #0]
 8009e98:	2301      	movs	r3, #1
 8009e9a:	e7dc      	b.n	8009e56 <_sungetc_r+0x34>

08009e9c <__ssrefill_r>:
 8009e9c:	b510      	push	{r4, lr}
 8009e9e:	460c      	mov	r4, r1
 8009ea0:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8009ea2:	b169      	cbz	r1, 8009ec0 <__ssrefill_r+0x24>
 8009ea4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009ea8:	4299      	cmp	r1, r3
 8009eaa:	d001      	beq.n	8009eb0 <__ssrefill_r+0x14>
 8009eac:	f7fd fcf0 	bl	8007890 <_free_r>
 8009eb0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009eb2:	6063      	str	r3, [r4, #4]
 8009eb4:	2000      	movs	r0, #0
 8009eb6:	6360      	str	r0, [r4, #52]	; 0x34
 8009eb8:	b113      	cbz	r3, 8009ec0 <__ssrefill_r+0x24>
 8009eba:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8009ebc:	6023      	str	r3, [r4, #0]
 8009ebe:	bd10      	pop	{r4, pc}
 8009ec0:	6923      	ldr	r3, [r4, #16]
 8009ec2:	6023      	str	r3, [r4, #0]
 8009ec4:	2300      	movs	r3, #0
 8009ec6:	6063      	str	r3, [r4, #4]
 8009ec8:	89a3      	ldrh	r3, [r4, #12]
 8009eca:	f043 0320 	orr.w	r3, r3, #32
 8009ece:	81a3      	strh	r3, [r4, #12]
 8009ed0:	f04f 30ff 	mov.w	r0, #4294967295
 8009ed4:	bd10      	pop	{r4, pc}
	...

08009ed8 <__ssvfiscanf_r>:
 8009ed8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009edc:	f5ad 7d25 	sub.w	sp, sp, #660	; 0x294
 8009ee0:	f10d 080c 	add.w	r8, sp, #12
 8009ee4:	9301      	str	r3, [sp, #4]
 8009ee6:	2300      	movs	r3, #0
 8009ee8:	9346      	str	r3, [sp, #280]	; 0x118
 8009eea:	9347      	str	r3, [sp, #284]	; 0x11c
 8009eec:	4ba0      	ldr	r3, [pc, #640]	; (800a170 <__ssvfiscanf_r+0x298>)
 8009eee:	93a2      	str	r3, [sp, #648]	; 0x288
 8009ef0:	f8df 9284 	ldr.w	r9, [pc, #644]	; 800a178 <__ssvfiscanf_r+0x2a0>
 8009ef4:	4b9f      	ldr	r3, [pc, #636]	; (800a174 <__ssvfiscanf_r+0x29c>)
 8009ef6:	f8cd 8120 	str.w	r8, [sp, #288]	; 0x120
 8009efa:	4606      	mov	r6, r0
 8009efc:	460c      	mov	r4, r1
 8009efe:	93a3      	str	r3, [sp, #652]	; 0x28c
 8009f00:	4692      	mov	sl, r2
 8009f02:	270a      	movs	r7, #10
 8009f04:	f89a 3000 	ldrb.w	r3, [sl]
 8009f08:	2b00      	cmp	r3, #0
 8009f0a:	f000 812f 	beq.w	800a16c <__ssvfiscanf_r+0x294>
 8009f0e:	f7ff fa6f 	bl	80093f0 <__locale_ctype_ptr>
 8009f12:	f89a b000 	ldrb.w	fp, [sl]
 8009f16:	4458      	add	r0, fp
 8009f18:	7843      	ldrb	r3, [r0, #1]
 8009f1a:	f013 0308 	ands.w	r3, r3, #8
 8009f1e:	d143      	bne.n	8009fa8 <__ssvfiscanf_r+0xd0>
 8009f20:	f1bb 0f25 	cmp.w	fp, #37	; 0x25
 8009f24:	f10a 0501 	add.w	r5, sl, #1
 8009f28:	f040 8099 	bne.w	800a05e <__ssvfiscanf_r+0x186>
 8009f2c:	9345      	str	r3, [sp, #276]	; 0x114
 8009f2e:	9343      	str	r3, [sp, #268]	; 0x10c
 8009f30:	f89a 3001 	ldrb.w	r3, [sl, #1]
 8009f34:	2b2a      	cmp	r3, #42	; 0x2a
 8009f36:	d103      	bne.n	8009f40 <__ssvfiscanf_r+0x68>
 8009f38:	2310      	movs	r3, #16
 8009f3a:	9343      	str	r3, [sp, #268]	; 0x10c
 8009f3c:	f10a 0502 	add.w	r5, sl, #2
 8009f40:	7829      	ldrb	r1, [r5, #0]
 8009f42:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 8009f46:	2a09      	cmp	r2, #9
 8009f48:	46aa      	mov	sl, r5
 8009f4a:	f105 0501 	add.w	r5, r5, #1
 8009f4e:	d941      	bls.n	8009fd4 <__ssvfiscanf_r+0xfc>
 8009f50:	2203      	movs	r2, #3
 8009f52:	4889      	ldr	r0, [pc, #548]	; (800a178 <__ssvfiscanf_r+0x2a0>)
 8009f54:	f7f6 f954 	bl	8000200 <memchr>
 8009f58:	b138      	cbz	r0, 8009f6a <__ssvfiscanf_r+0x92>
 8009f5a:	eba0 0309 	sub.w	r3, r0, r9
 8009f5e:	2001      	movs	r0, #1
 8009f60:	4098      	lsls	r0, r3
 8009f62:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 8009f64:	4318      	orrs	r0, r3
 8009f66:	9043      	str	r0, [sp, #268]	; 0x10c
 8009f68:	46aa      	mov	sl, r5
 8009f6a:	f89a 3000 	ldrb.w	r3, [sl]
 8009f6e:	2b67      	cmp	r3, #103	; 0x67
 8009f70:	f10a 0501 	add.w	r5, sl, #1
 8009f74:	d84a      	bhi.n	800a00c <__ssvfiscanf_r+0x134>
 8009f76:	2b65      	cmp	r3, #101	; 0x65
 8009f78:	f080 80b7 	bcs.w	800a0ea <__ssvfiscanf_r+0x212>
 8009f7c:	2b47      	cmp	r3, #71	; 0x47
 8009f7e:	d82f      	bhi.n	8009fe0 <__ssvfiscanf_r+0x108>
 8009f80:	2b45      	cmp	r3, #69	; 0x45
 8009f82:	f080 80b2 	bcs.w	800a0ea <__ssvfiscanf_r+0x212>
 8009f86:	2b00      	cmp	r3, #0
 8009f88:	f000 8082 	beq.w	800a090 <__ssvfiscanf_r+0x1b8>
 8009f8c:	2b25      	cmp	r3, #37	; 0x25
 8009f8e:	d066      	beq.n	800a05e <__ssvfiscanf_r+0x186>
 8009f90:	2303      	movs	r3, #3
 8009f92:	9349      	str	r3, [sp, #292]	; 0x124
 8009f94:	9744      	str	r7, [sp, #272]	; 0x110
 8009f96:	e045      	b.n	800a024 <__ssvfiscanf_r+0x14c>
 8009f98:	9947      	ldr	r1, [sp, #284]	; 0x11c
 8009f9a:	3101      	adds	r1, #1
 8009f9c:	9147      	str	r1, [sp, #284]	; 0x11c
 8009f9e:	6861      	ldr	r1, [r4, #4]
 8009fa0:	3301      	adds	r3, #1
 8009fa2:	3901      	subs	r1, #1
 8009fa4:	6061      	str	r1, [r4, #4]
 8009fa6:	6023      	str	r3, [r4, #0]
 8009fa8:	6863      	ldr	r3, [r4, #4]
 8009faa:	2b00      	cmp	r3, #0
 8009fac:	dd0b      	ble.n	8009fc6 <__ssvfiscanf_r+0xee>
 8009fae:	f7ff fa1f 	bl	80093f0 <__locale_ctype_ptr>
 8009fb2:	6823      	ldr	r3, [r4, #0]
 8009fb4:	7819      	ldrb	r1, [r3, #0]
 8009fb6:	4408      	add	r0, r1
 8009fb8:	7841      	ldrb	r1, [r0, #1]
 8009fba:	070d      	lsls	r5, r1, #28
 8009fbc:	d4ec      	bmi.n	8009f98 <__ssvfiscanf_r+0xc0>
 8009fbe:	f10a 0501 	add.w	r5, sl, #1
 8009fc2:	46aa      	mov	sl, r5
 8009fc4:	e79e      	b.n	8009f04 <__ssvfiscanf_r+0x2c>
 8009fc6:	9ba3      	ldr	r3, [sp, #652]	; 0x28c
 8009fc8:	4621      	mov	r1, r4
 8009fca:	4630      	mov	r0, r6
 8009fcc:	4798      	blx	r3
 8009fce:	2800      	cmp	r0, #0
 8009fd0:	d0ed      	beq.n	8009fae <__ssvfiscanf_r+0xd6>
 8009fd2:	e7f4      	b.n	8009fbe <__ssvfiscanf_r+0xe6>
 8009fd4:	9b45      	ldr	r3, [sp, #276]	; 0x114
 8009fd6:	fb07 1303 	mla	r3, r7, r3, r1
 8009fda:	3b30      	subs	r3, #48	; 0x30
 8009fdc:	9345      	str	r3, [sp, #276]	; 0x114
 8009fde:	e7af      	b.n	8009f40 <__ssvfiscanf_r+0x68>
 8009fe0:	2b5b      	cmp	r3, #91	; 0x5b
 8009fe2:	d061      	beq.n	800a0a8 <__ssvfiscanf_r+0x1d0>
 8009fe4:	d80c      	bhi.n	800a000 <__ssvfiscanf_r+0x128>
 8009fe6:	2b58      	cmp	r3, #88	; 0x58
 8009fe8:	d1d2      	bne.n	8009f90 <__ssvfiscanf_r+0xb8>
 8009fea:	9a43      	ldr	r2, [sp, #268]	; 0x10c
 8009fec:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009ff0:	9243      	str	r2, [sp, #268]	; 0x10c
 8009ff2:	2210      	movs	r2, #16
 8009ff4:	9244      	str	r2, [sp, #272]	; 0x110
 8009ff6:	2b6f      	cmp	r3, #111	; 0x6f
 8009ff8:	bfb4      	ite	lt
 8009ffa:	2303      	movlt	r3, #3
 8009ffc:	2304      	movge	r3, #4
 8009ffe:	e010      	b.n	800a022 <__ssvfiscanf_r+0x14a>
 800a000:	2b63      	cmp	r3, #99	; 0x63
 800a002:	d05c      	beq.n	800a0be <__ssvfiscanf_r+0x1e6>
 800a004:	2b64      	cmp	r3, #100	; 0x64
 800a006:	d1c3      	bne.n	8009f90 <__ssvfiscanf_r+0xb8>
 800a008:	9744      	str	r7, [sp, #272]	; 0x110
 800a00a:	e7f4      	b.n	8009ff6 <__ssvfiscanf_r+0x11e>
 800a00c:	2b70      	cmp	r3, #112	; 0x70
 800a00e:	d042      	beq.n	800a096 <__ssvfiscanf_r+0x1be>
 800a010:	d81d      	bhi.n	800a04e <__ssvfiscanf_r+0x176>
 800a012:	2b6e      	cmp	r3, #110	; 0x6e
 800a014:	d059      	beq.n	800a0ca <__ssvfiscanf_r+0x1f2>
 800a016:	d843      	bhi.n	800a0a0 <__ssvfiscanf_r+0x1c8>
 800a018:	2b69      	cmp	r3, #105	; 0x69
 800a01a:	d1b9      	bne.n	8009f90 <__ssvfiscanf_r+0xb8>
 800a01c:	2300      	movs	r3, #0
 800a01e:	9344      	str	r3, [sp, #272]	; 0x110
 800a020:	2303      	movs	r3, #3
 800a022:	9349      	str	r3, [sp, #292]	; 0x124
 800a024:	6863      	ldr	r3, [r4, #4]
 800a026:	2b00      	cmp	r3, #0
 800a028:	dd61      	ble.n	800a0ee <__ssvfiscanf_r+0x216>
 800a02a:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 800a02c:	0659      	lsls	r1, r3, #25
 800a02e:	d56f      	bpl.n	800a110 <__ssvfiscanf_r+0x238>
 800a030:	9b49      	ldr	r3, [sp, #292]	; 0x124
 800a032:	2b02      	cmp	r3, #2
 800a034:	dc7c      	bgt.n	800a130 <__ssvfiscanf_r+0x258>
 800a036:	ab01      	add	r3, sp, #4
 800a038:	4622      	mov	r2, r4
 800a03a:	a943      	add	r1, sp, #268	; 0x10c
 800a03c:	4630      	mov	r0, r6
 800a03e:	f000 f89f 	bl	800a180 <_scanf_chars>
 800a042:	2801      	cmp	r0, #1
 800a044:	f000 8092 	beq.w	800a16c <__ssvfiscanf_r+0x294>
 800a048:	2802      	cmp	r0, #2
 800a04a:	d1ba      	bne.n	8009fc2 <__ssvfiscanf_r+0xea>
 800a04c:	e01d      	b.n	800a08a <__ssvfiscanf_r+0x1b2>
 800a04e:	2b75      	cmp	r3, #117	; 0x75
 800a050:	d0da      	beq.n	800a008 <__ssvfiscanf_r+0x130>
 800a052:	2b78      	cmp	r3, #120	; 0x78
 800a054:	d0c9      	beq.n	8009fea <__ssvfiscanf_r+0x112>
 800a056:	2b73      	cmp	r3, #115	; 0x73
 800a058:	d19a      	bne.n	8009f90 <__ssvfiscanf_r+0xb8>
 800a05a:	2302      	movs	r3, #2
 800a05c:	e7e1      	b.n	800a022 <__ssvfiscanf_r+0x14a>
 800a05e:	6863      	ldr	r3, [r4, #4]
 800a060:	2b00      	cmp	r3, #0
 800a062:	dd0c      	ble.n	800a07e <__ssvfiscanf_r+0x1a6>
 800a064:	6823      	ldr	r3, [r4, #0]
 800a066:	781a      	ldrb	r2, [r3, #0]
 800a068:	4593      	cmp	fp, r2
 800a06a:	d17f      	bne.n	800a16c <__ssvfiscanf_r+0x294>
 800a06c:	3301      	adds	r3, #1
 800a06e:	6862      	ldr	r2, [r4, #4]
 800a070:	6023      	str	r3, [r4, #0]
 800a072:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 800a074:	3a01      	subs	r2, #1
 800a076:	3301      	adds	r3, #1
 800a078:	6062      	str	r2, [r4, #4]
 800a07a:	9347      	str	r3, [sp, #284]	; 0x11c
 800a07c:	e7a1      	b.n	8009fc2 <__ssvfiscanf_r+0xea>
 800a07e:	9ba3      	ldr	r3, [sp, #652]	; 0x28c
 800a080:	4621      	mov	r1, r4
 800a082:	4630      	mov	r0, r6
 800a084:	4798      	blx	r3
 800a086:	2800      	cmp	r0, #0
 800a088:	d0ec      	beq.n	800a064 <__ssvfiscanf_r+0x18c>
 800a08a:	9846      	ldr	r0, [sp, #280]	; 0x118
 800a08c:	2800      	cmp	r0, #0
 800a08e:	d163      	bne.n	800a158 <__ssvfiscanf_r+0x280>
 800a090:	f04f 30ff 	mov.w	r0, #4294967295
 800a094:	e066      	b.n	800a164 <__ssvfiscanf_r+0x28c>
 800a096:	9a43      	ldr	r2, [sp, #268]	; 0x10c
 800a098:	f042 0220 	orr.w	r2, r2, #32
 800a09c:	9243      	str	r2, [sp, #268]	; 0x10c
 800a09e:	e7a4      	b.n	8009fea <__ssvfiscanf_r+0x112>
 800a0a0:	2308      	movs	r3, #8
 800a0a2:	9344      	str	r3, [sp, #272]	; 0x110
 800a0a4:	2304      	movs	r3, #4
 800a0a6:	e7bc      	b.n	800a022 <__ssvfiscanf_r+0x14a>
 800a0a8:	4629      	mov	r1, r5
 800a0aa:	4640      	mov	r0, r8
 800a0ac:	f000 f9c0 	bl	800a430 <__sccl>
 800a0b0:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 800a0b2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a0b6:	9343      	str	r3, [sp, #268]	; 0x10c
 800a0b8:	4605      	mov	r5, r0
 800a0ba:	2301      	movs	r3, #1
 800a0bc:	e7b1      	b.n	800a022 <__ssvfiscanf_r+0x14a>
 800a0be:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 800a0c0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a0c4:	9343      	str	r3, [sp, #268]	; 0x10c
 800a0c6:	2300      	movs	r3, #0
 800a0c8:	e7ab      	b.n	800a022 <__ssvfiscanf_r+0x14a>
 800a0ca:	9a43      	ldr	r2, [sp, #268]	; 0x10c
 800a0cc:	06d0      	lsls	r0, r2, #27
 800a0ce:	f53f af78 	bmi.w	8009fc2 <__ssvfiscanf_r+0xea>
 800a0d2:	f012 0f01 	tst.w	r2, #1
 800a0d6:	9a01      	ldr	r2, [sp, #4]
 800a0d8:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 800a0da:	f102 0104 	add.w	r1, r2, #4
 800a0de:	9101      	str	r1, [sp, #4]
 800a0e0:	6812      	ldr	r2, [r2, #0]
 800a0e2:	bf14      	ite	ne
 800a0e4:	8013      	strhne	r3, [r2, #0]
 800a0e6:	6013      	streq	r3, [r2, #0]
 800a0e8:	e76b      	b.n	8009fc2 <__ssvfiscanf_r+0xea>
 800a0ea:	2305      	movs	r3, #5
 800a0ec:	e799      	b.n	800a022 <__ssvfiscanf_r+0x14a>
 800a0ee:	9ba3      	ldr	r3, [sp, #652]	; 0x28c
 800a0f0:	4621      	mov	r1, r4
 800a0f2:	4630      	mov	r0, r6
 800a0f4:	4798      	blx	r3
 800a0f6:	2800      	cmp	r0, #0
 800a0f8:	d097      	beq.n	800a02a <__ssvfiscanf_r+0x152>
 800a0fa:	e7c6      	b.n	800a08a <__ssvfiscanf_r+0x1b2>
 800a0fc:	9a47      	ldr	r2, [sp, #284]	; 0x11c
 800a0fe:	3201      	adds	r2, #1
 800a100:	9247      	str	r2, [sp, #284]	; 0x11c
 800a102:	6862      	ldr	r2, [r4, #4]
 800a104:	3a01      	subs	r2, #1
 800a106:	2a00      	cmp	r2, #0
 800a108:	6062      	str	r2, [r4, #4]
 800a10a:	dd0a      	ble.n	800a122 <__ssvfiscanf_r+0x24a>
 800a10c:	3301      	adds	r3, #1
 800a10e:	6023      	str	r3, [r4, #0]
 800a110:	f7ff f96e 	bl	80093f0 <__locale_ctype_ptr>
 800a114:	6823      	ldr	r3, [r4, #0]
 800a116:	781a      	ldrb	r2, [r3, #0]
 800a118:	4410      	add	r0, r2
 800a11a:	7842      	ldrb	r2, [r0, #1]
 800a11c:	0712      	lsls	r2, r2, #28
 800a11e:	d4ed      	bmi.n	800a0fc <__ssvfiscanf_r+0x224>
 800a120:	e786      	b.n	800a030 <__ssvfiscanf_r+0x158>
 800a122:	9ba3      	ldr	r3, [sp, #652]	; 0x28c
 800a124:	4621      	mov	r1, r4
 800a126:	4630      	mov	r0, r6
 800a128:	4798      	blx	r3
 800a12a:	2800      	cmp	r0, #0
 800a12c:	d0f0      	beq.n	800a110 <__ssvfiscanf_r+0x238>
 800a12e:	e7ac      	b.n	800a08a <__ssvfiscanf_r+0x1b2>
 800a130:	2b04      	cmp	r3, #4
 800a132:	dc06      	bgt.n	800a142 <__ssvfiscanf_r+0x26a>
 800a134:	ab01      	add	r3, sp, #4
 800a136:	4622      	mov	r2, r4
 800a138:	a943      	add	r1, sp, #268	; 0x10c
 800a13a:	4630      	mov	r0, r6
 800a13c:	f000 f884 	bl	800a248 <_scanf_i>
 800a140:	e77f      	b.n	800a042 <__ssvfiscanf_r+0x16a>
 800a142:	4b0e      	ldr	r3, [pc, #56]	; (800a17c <__ssvfiscanf_r+0x2a4>)
 800a144:	2b00      	cmp	r3, #0
 800a146:	f43f af3c 	beq.w	8009fc2 <__ssvfiscanf_r+0xea>
 800a14a:	ab01      	add	r3, sp, #4
 800a14c:	4622      	mov	r2, r4
 800a14e:	a943      	add	r1, sp, #268	; 0x10c
 800a150:	4630      	mov	r0, r6
 800a152:	f3af 8000 	nop.w
 800a156:	e774      	b.n	800a042 <__ssvfiscanf_r+0x16a>
 800a158:	89a3      	ldrh	r3, [r4, #12]
 800a15a:	f013 0f40 	tst.w	r3, #64	; 0x40
 800a15e:	bf18      	it	ne
 800a160:	f04f 30ff 	movne.w	r0, #4294967295
 800a164:	f50d 7d25 	add.w	sp, sp, #660	; 0x294
 800a168:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a16c:	9846      	ldr	r0, [sp, #280]	; 0x118
 800a16e:	e7f9      	b.n	800a164 <__ssvfiscanf_r+0x28c>
 800a170:	08009e23 	.word	0x08009e23
 800a174:	08009e9d 	.word	0x08009e9d
 800a178:	0800ab3d 	.word	0x0800ab3d
 800a17c:	00000000 	.word	0x00000000

0800a180 <_scanf_chars>:
 800a180:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a184:	4615      	mov	r5, r2
 800a186:	688a      	ldr	r2, [r1, #8]
 800a188:	4680      	mov	r8, r0
 800a18a:	460c      	mov	r4, r1
 800a18c:	b932      	cbnz	r2, 800a19c <_scanf_chars+0x1c>
 800a18e:	698a      	ldr	r2, [r1, #24]
 800a190:	2a00      	cmp	r2, #0
 800a192:	bf0c      	ite	eq
 800a194:	2201      	moveq	r2, #1
 800a196:	f04f 32ff 	movne.w	r2, #4294967295
 800a19a:	608a      	str	r2, [r1, #8]
 800a19c:	6822      	ldr	r2, [r4, #0]
 800a19e:	06d1      	lsls	r1, r2, #27
 800a1a0:	bf5f      	itttt	pl
 800a1a2:	681a      	ldrpl	r2, [r3, #0]
 800a1a4:	1d11      	addpl	r1, r2, #4
 800a1a6:	6019      	strpl	r1, [r3, #0]
 800a1a8:	6817      	ldrpl	r7, [r2, #0]
 800a1aa:	2600      	movs	r6, #0
 800a1ac:	69a3      	ldr	r3, [r4, #24]
 800a1ae:	b1db      	cbz	r3, 800a1e8 <_scanf_chars+0x68>
 800a1b0:	2b01      	cmp	r3, #1
 800a1b2:	d107      	bne.n	800a1c4 <_scanf_chars+0x44>
 800a1b4:	682b      	ldr	r3, [r5, #0]
 800a1b6:	6962      	ldr	r2, [r4, #20]
 800a1b8:	781b      	ldrb	r3, [r3, #0]
 800a1ba:	5cd3      	ldrb	r3, [r2, r3]
 800a1bc:	b9a3      	cbnz	r3, 800a1e8 <_scanf_chars+0x68>
 800a1be:	2e00      	cmp	r6, #0
 800a1c0:	d132      	bne.n	800a228 <_scanf_chars+0xa8>
 800a1c2:	e006      	b.n	800a1d2 <_scanf_chars+0x52>
 800a1c4:	2b02      	cmp	r3, #2
 800a1c6:	d007      	beq.n	800a1d8 <_scanf_chars+0x58>
 800a1c8:	2e00      	cmp	r6, #0
 800a1ca:	d12d      	bne.n	800a228 <_scanf_chars+0xa8>
 800a1cc:	69a3      	ldr	r3, [r4, #24]
 800a1ce:	2b01      	cmp	r3, #1
 800a1d0:	d12a      	bne.n	800a228 <_scanf_chars+0xa8>
 800a1d2:	2001      	movs	r0, #1
 800a1d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a1d8:	f7ff f90a 	bl	80093f0 <__locale_ctype_ptr>
 800a1dc:	682b      	ldr	r3, [r5, #0]
 800a1de:	781b      	ldrb	r3, [r3, #0]
 800a1e0:	4418      	add	r0, r3
 800a1e2:	7843      	ldrb	r3, [r0, #1]
 800a1e4:	071b      	lsls	r3, r3, #28
 800a1e6:	d4ef      	bmi.n	800a1c8 <_scanf_chars+0x48>
 800a1e8:	6823      	ldr	r3, [r4, #0]
 800a1ea:	06da      	lsls	r2, r3, #27
 800a1ec:	bf5e      	ittt	pl
 800a1ee:	682b      	ldrpl	r3, [r5, #0]
 800a1f0:	781b      	ldrbpl	r3, [r3, #0]
 800a1f2:	703b      	strbpl	r3, [r7, #0]
 800a1f4:	682a      	ldr	r2, [r5, #0]
 800a1f6:	686b      	ldr	r3, [r5, #4]
 800a1f8:	f102 0201 	add.w	r2, r2, #1
 800a1fc:	602a      	str	r2, [r5, #0]
 800a1fe:	68a2      	ldr	r2, [r4, #8]
 800a200:	f103 33ff 	add.w	r3, r3, #4294967295
 800a204:	f102 32ff 	add.w	r2, r2, #4294967295
 800a208:	606b      	str	r3, [r5, #4]
 800a20a:	f106 0601 	add.w	r6, r6, #1
 800a20e:	bf58      	it	pl
 800a210:	3701      	addpl	r7, #1
 800a212:	60a2      	str	r2, [r4, #8]
 800a214:	b142      	cbz	r2, 800a228 <_scanf_chars+0xa8>
 800a216:	2b00      	cmp	r3, #0
 800a218:	dcc8      	bgt.n	800a1ac <_scanf_chars+0x2c>
 800a21a:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800a21e:	4629      	mov	r1, r5
 800a220:	4640      	mov	r0, r8
 800a222:	4798      	blx	r3
 800a224:	2800      	cmp	r0, #0
 800a226:	d0c1      	beq.n	800a1ac <_scanf_chars+0x2c>
 800a228:	6823      	ldr	r3, [r4, #0]
 800a22a:	f013 0310 	ands.w	r3, r3, #16
 800a22e:	d105      	bne.n	800a23c <_scanf_chars+0xbc>
 800a230:	68e2      	ldr	r2, [r4, #12]
 800a232:	3201      	adds	r2, #1
 800a234:	60e2      	str	r2, [r4, #12]
 800a236:	69a2      	ldr	r2, [r4, #24]
 800a238:	b102      	cbz	r2, 800a23c <_scanf_chars+0xbc>
 800a23a:	703b      	strb	r3, [r7, #0]
 800a23c:	6923      	ldr	r3, [r4, #16]
 800a23e:	441e      	add	r6, r3
 800a240:	6126      	str	r6, [r4, #16]
 800a242:	2000      	movs	r0, #0
 800a244:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800a248 <_scanf_i>:
 800a248:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a24c:	469a      	mov	sl, r3
 800a24e:	4b74      	ldr	r3, [pc, #464]	; (800a420 <_scanf_i+0x1d8>)
 800a250:	460c      	mov	r4, r1
 800a252:	4683      	mov	fp, r0
 800a254:	4616      	mov	r6, r2
 800a256:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800a25a:	b087      	sub	sp, #28
 800a25c:	ab03      	add	r3, sp, #12
 800a25e:	68a7      	ldr	r7, [r4, #8]
 800a260:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800a264:	4b6f      	ldr	r3, [pc, #444]	; (800a424 <_scanf_i+0x1dc>)
 800a266:	69a1      	ldr	r1, [r4, #24]
 800a268:	4a6f      	ldr	r2, [pc, #444]	; (800a428 <_scanf_i+0x1e0>)
 800a26a:	2903      	cmp	r1, #3
 800a26c:	bf18      	it	ne
 800a26e:	461a      	movne	r2, r3
 800a270:	1e7b      	subs	r3, r7, #1
 800a272:	f5b3 7fae 	cmp.w	r3, #348	; 0x15c
 800a276:	bf84      	itt	hi
 800a278:	f240 135d 	movwhi	r3, #349	; 0x15d
 800a27c:	60a3      	strhi	r3, [r4, #8]
 800a27e:	6823      	ldr	r3, [r4, #0]
 800a280:	9200      	str	r2, [sp, #0]
 800a282:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 800a286:	bf88      	it	hi
 800a288:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800a28c:	f104 091c 	add.w	r9, r4, #28
 800a290:	6023      	str	r3, [r4, #0]
 800a292:	bf8c      	ite	hi
 800a294:	197f      	addhi	r7, r7, r5
 800a296:	2700      	movls	r7, #0
 800a298:	464b      	mov	r3, r9
 800a29a:	f04f 0800 	mov.w	r8, #0
 800a29e:	9301      	str	r3, [sp, #4]
 800a2a0:	6831      	ldr	r1, [r6, #0]
 800a2a2:	ab03      	add	r3, sp, #12
 800a2a4:	2202      	movs	r2, #2
 800a2a6:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 800a2aa:	7809      	ldrb	r1, [r1, #0]
 800a2ac:	f7f5 ffa8 	bl	8000200 <memchr>
 800a2b0:	9b01      	ldr	r3, [sp, #4]
 800a2b2:	b328      	cbz	r0, 800a300 <_scanf_i+0xb8>
 800a2b4:	f1b8 0f01 	cmp.w	r8, #1
 800a2b8:	d156      	bne.n	800a368 <_scanf_i+0x120>
 800a2ba:	6862      	ldr	r2, [r4, #4]
 800a2bc:	b92a      	cbnz	r2, 800a2ca <_scanf_i+0x82>
 800a2be:	2208      	movs	r2, #8
 800a2c0:	6062      	str	r2, [r4, #4]
 800a2c2:	6822      	ldr	r2, [r4, #0]
 800a2c4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800a2c8:	6022      	str	r2, [r4, #0]
 800a2ca:	6822      	ldr	r2, [r4, #0]
 800a2cc:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 800a2d0:	6022      	str	r2, [r4, #0]
 800a2d2:	68a2      	ldr	r2, [r4, #8]
 800a2d4:	1e51      	subs	r1, r2, #1
 800a2d6:	60a1      	str	r1, [r4, #8]
 800a2d8:	b192      	cbz	r2, 800a300 <_scanf_i+0xb8>
 800a2da:	6832      	ldr	r2, [r6, #0]
 800a2dc:	1c51      	adds	r1, r2, #1
 800a2de:	6031      	str	r1, [r6, #0]
 800a2e0:	7812      	ldrb	r2, [r2, #0]
 800a2e2:	701a      	strb	r2, [r3, #0]
 800a2e4:	1c5d      	adds	r5, r3, #1
 800a2e6:	6873      	ldr	r3, [r6, #4]
 800a2e8:	3b01      	subs	r3, #1
 800a2ea:	2b00      	cmp	r3, #0
 800a2ec:	6073      	str	r3, [r6, #4]
 800a2ee:	dc06      	bgt.n	800a2fe <_scanf_i+0xb6>
 800a2f0:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800a2f4:	4631      	mov	r1, r6
 800a2f6:	4658      	mov	r0, fp
 800a2f8:	4798      	blx	r3
 800a2fa:	2800      	cmp	r0, #0
 800a2fc:	d176      	bne.n	800a3ec <_scanf_i+0x1a4>
 800a2fe:	462b      	mov	r3, r5
 800a300:	f108 0801 	add.w	r8, r8, #1
 800a304:	f1b8 0f03 	cmp.w	r8, #3
 800a308:	d1c9      	bne.n	800a29e <_scanf_i+0x56>
 800a30a:	6862      	ldr	r2, [r4, #4]
 800a30c:	b90a      	cbnz	r2, 800a312 <_scanf_i+0xca>
 800a30e:	220a      	movs	r2, #10
 800a310:	6062      	str	r2, [r4, #4]
 800a312:	6862      	ldr	r2, [r4, #4]
 800a314:	4945      	ldr	r1, [pc, #276]	; (800a42c <_scanf_i+0x1e4>)
 800a316:	6960      	ldr	r0, [r4, #20]
 800a318:	9301      	str	r3, [sp, #4]
 800a31a:	1a89      	subs	r1, r1, r2
 800a31c:	f000 f888 	bl	800a430 <__sccl>
 800a320:	9b01      	ldr	r3, [sp, #4]
 800a322:	f04f 0800 	mov.w	r8, #0
 800a326:	461d      	mov	r5, r3
 800a328:	68a3      	ldr	r3, [r4, #8]
 800a32a:	2b00      	cmp	r3, #0
 800a32c:	d038      	beq.n	800a3a0 <_scanf_i+0x158>
 800a32e:	6831      	ldr	r1, [r6, #0]
 800a330:	6960      	ldr	r0, [r4, #20]
 800a332:	780a      	ldrb	r2, [r1, #0]
 800a334:	5c80      	ldrb	r0, [r0, r2]
 800a336:	2800      	cmp	r0, #0
 800a338:	d032      	beq.n	800a3a0 <_scanf_i+0x158>
 800a33a:	2a30      	cmp	r2, #48	; 0x30
 800a33c:	6822      	ldr	r2, [r4, #0]
 800a33e:	d121      	bne.n	800a384 <_scanf_i+0x13c>
 800a340:	0510      	lsls	r0, r2, #20
 800a342:	d51f      	bpl.n	800a384 <_scanf_i+0x13c>
 800a344:	f108 0801 	add.w	r8, r8, #1
 800a348:	b117      	cbz	r7, 800a350 <_scanf_i+0x108>
 800a34a:	3301      	adds	r3, #1
 800a34c:	3f01      	subs	r7, #1
 800a34e:	60a3      	str	r3, [r4, #8]
 800a350:	6873      	ldr	r3, [r6, #4]
 800a352:	3b01      	subs	r3, #1
 800a354:	2b00      	cmp	r3, #0
 800a356:	6073      	str	r3, [r6, #4]
 800a358:	dd1b      	ble.n	800a392 <_scanf_i+0x14a>
 800a35a:	6833      	ldr	r3, [r6, #0]
 800a35c:	3301      	adds	r3, #1
 800a35e:	6033      	str	r3, [r6, #0]
 800a360:	68a3      	ldr	r3, [r4, #8]
 800a362:	3b01      	subs	r3, #1
 800a364:	60a3      	str	r3, [r4, #8]
 800a366:	e7df      	b.n	800a328 <_scanf_i+0xe0>
 800a368:	f1b8 0f02 	cmp.w	r8, #2
 800a36c:	d1b1      	bne.n	800a2d2 <_scanf_i+0x8a>
 800a36e:	6822      	ldr	r2, [r4, #0]
 800a370:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 800a374:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 800a378:	d1c2      	bne.n	800a300 <_scanf_i+0xb8>
 800a37a:	2110      	movs	r1, #16
 800a37c:	6061      	str	r1, [r4, #4]
 800a37e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800a382:	e7a5      	b.n	800a2d0 <_scanf_i+0x88>
 800a384:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 800a388:	6022      	str	r2, [r4, #0]
 800a38a:	780b      	ldrb	r3, [r1, #0]
 800a38c:	702b      	strb	r3, [r5, #0]
 800a38e:	3501      	adds	r5, #1
 800a390:	e7de      	b.n	800a350 <_scanf_i+0x108>
 800a392:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800a396:	4631      	mov	r1, r6
 800a398:	4658      	mov	r0, fp
 800a39a:	4798      	blx	r3
 800a39c:	2800      	cmp	r0, #0
 800a39e:	d0df      	beq.n	800a360 <_scanf_i+0x118>
 800a3a0:	6823      	ldr	r3, [r4, #0]
 800a3a2:	05d9      	lsls	r1, r3, #23
 800a3a4:	d50c      	bpl.n	800a3c0 <_scanf_i+0x178>
 800a3a6:	454d      	cmp	r5, r9
 800a3a8:	d908      	bls.n	800a3bc <_scanf_i+0x174>
 800a3aa:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800a3ae:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800a3b2:	4632      	mov	r2, r6
 800a3b4:	4658      	mov	r0, fp
 800a3b6:	4798      	blx	r3
 800a3b8:	1e6f      	subs	r7, r5, #1
 800a3ba:	463d      	mov	r5, r7
 800a3bc:	454d      	cmp	r5, r9
 800a3be:	d02c      	beq.n	800a41a <_scanf_i+0x1d2>
 800a3c0:	6822      	ldr	r2, [r4, #0]
 800a3c2:	f012 0210 	ands.w	r2, r2, #16
 800a3c6:	d11e      	bne.n	800a406 <_scanf_i+0x1be>
 800a3c8:	702a      	strb	r2, [r5, #0]
 800a3ca:	6863      	ldr	r3, [r4, #4]
 800a3cc:	9e00      	ldr	r6, [sp, #0]
 800a3ce:	4649      	mov	r1, r9
 800a3d0:	4658      	mov	r0, fp
 800a3d2:	47b0      	blx	r6
 800a3d4:	6822      	ldr	r2, [r4, #0]
 800a3d6:	f8da 3000 	ldr.w	r3, [sl]
 800a3da:	f012 0f20 	tst.w	r2, #32
 800a3de:	d008      	beq.n	800a3f2 <_scanf_i+0x1aa>
 800a3e0:	1d1a      	adds	r2, r3, #4
 800a3e2:	f8ca 2000 	str.w	r2, [sl]
 800a3e6:	681b      	ldr	r3, [r3, #0]
 800a3e8:	6018      	str	r0, [r3, #0]
 800a3ea:	e009      	b.n	800a400 <_scanf_i+0x1b8>
 800a3ec:	f04f 0800 	mov.w	r8, #0
 800a3f0:	e7d6      	b.n	800a3a0 <_scanf_i+0x158>
 800a3f2:	07d2      	lsls	r2, r2, #31
 800a3f4:	d5f4      	bpl.n	800a3e0 <_scanf_i+0x198>
 800a3f6:	1d1a      	adds	r2, r3, #4
 800a3f8:	f8ca 2000 	str.w	r2, [sl]
 800a3fc:	681b      	ldr	r3, [r3, #0]
 800a3fe:	8018      	strh	r0, [r3, #0]
 800a400:	68e3      	ldr	r3, [r4, #12]
 800a402:	3301      	adds	r3, #1
 800a404:	60e3      	str	r3, [r4, #12]
 800a406:	eba5 0509 	sub.w	r5, r5, r9
 800a40a:	44a8      	add	r8, r5
 800a40c:	6925      	ldr	r5, [r4, #16]
 800a40e:	4445      	add	r5, r8
 800a410:	6125      	str	r5, [r4, #16]
 800a412:	2000      	movs	r0, #0
 800a414:	b007      	add	sp, #28
 800a416:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a41a:	2001      	movs	r0, #1
 800a41c:	e7fa      	b.n	800a414 <_scanf_i+0x1cc>
 800a41e:	bf00      	nop
 800a420:	0800a788 	.word	0x0800a788
 800a424:	08009db5 	.word	0x08009db5
 800a428:	0800a591 	.word	0x0800a591
 800a42c:	0800ab51 	.word	0x0800ab51

0800a430 <__sccl>:
 800a430:	b570      	push	{r4, r5, r6, lr}
 800a432:	780b      	ldrb	r3, [r1, #0]
 800a434:	2b5e      	cmp	r3, #94	; 0x5e
 800a436:	bf13      	iteet	ne
 800a438:	1c4a      	addne	r2, r1, #1
 800a43a:	1c8a      	addeq	r2, r1, #2
 800a43c:	784b      	ldrbeq	r3, [r1, #1]
 800a43e:	2100      	movne	r1, #0
 800a440:	bf08      	it	eq
 800a442:	2101      	moveq	r1, #1
 800a444:	1e44      	subs	r4, r0, #1
 800a446:	f100 05ff 	add.w	r5, r0, #255	; 0xff
 800a44a:	f804 1f01 	strb.w	r1, [r4, #1]!
 800a44e:	42a5      	cmp	r5, r4
 800a450:	d1fb      	bne.n	800a44a <__sccl+0x1a>
 800a452:	b913      	cbnz	r3, 800a45a <__sccl+0x2a>
 800a454:	3a01      	subs	r2, #1
 800a456:	4610      	mov	r0, r2
 800a458:	bd70      	pop	{r4, r5, r6, pc}
 800a45a:	f081 0401 	eor.w	r4, r1, #1
 800a45e:	54c4      	strb	r4, [r0, r3]
 800a460:	4611      	mov	r1, r2
 800a462:	780d      	ldrb	r5, [r1, #0]
 800a464:	2d2d      	cmp	r5, #45	; 0x2d
 800a466:	f101 0201 	add.w	r2, r1, #1
 800a46a:	d006      	beq.n	800a47a <__sccl+0x4a>
 800a46c:	2d5d      	cmp	r5, #93	; 0x5d
 800a46e:	d0f2      	beq.n	800a456 <__sccl+0x26>
 800a470:	b90d      	cbnz	r5, 800a476 <__sccl+0x46>
 800a472:	460a      	mov	r2, r1
 800a474:	e7ef      	b.n	800a456 <__sccl+0x26>
 800a476:	462b      	mov	r3, r5
 800a478:	e7f1      	b.n	800a45e <__sccl+0x2e>
 800a47a:	784e      	ldrb	r6, [r1, #1]
 800a47c:	2e5d      	cmp	r6, #93	; 0x5d
 800a47e:	d0fa      	beq.n	800a476 <__sccl+0x46>
 800a480:	42b3      	cmp	r3, r6
 800a482:	dcf8      	bgt.n	800a476 <__sccl+0x46>
 800a484:	3102      	adds	r1, #2
 800a486:	3301      	adds	r3, #1
 800a488:	429e      	cmp	r6, r3
 800a48a:	54c4      	strb	r4, [r0, r3]
 800a48c:	dcfb      	bgt.n	800a486 <__sccl+0x56>
 800a48e:	e7e8      	b.n	800a462 <__sccl+0x32>

0800a490 <_strtol_l.isra.0>:
 800a490:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a494:	4680      	mov	r8, r0
 800a496:	4689      	mov	r9, r1
 800a498:	4692      	mov	sl, r2
 800a49a:	461f      	mov	r7, r3
 800a49c:	468b      	mov	fp, r1
 800a49e:	465d      	mov	r5, fp
 800a4a0:	980a      	ldr	r0, [sp, #40]	; 0x28
 800a4a2:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a4a6:	f7fe ff9f 	bl	80093e8 <__locale_ctype_ptr_l>
 800a4aa:	4420      	add	r0, r4
 800a4ac:	7846      	ldrb	r6, [r0, #1]
 800a4ae:	f016 0608 	ands.w	r6, r6, #8
 800a4b2:	d10b      	bne.n	800a4cc <_strtol_l.isra.0+0x3c>
 800a4b4:	2c2d      	cmp	r4, #45	; 0x2d
 800a4b6:	d10b      	bne.n	800a4d0 <_strtol_l.isra.0+0x40>
 800a4b8:	782c      	ldrb	r4, [r5, #0]
 800a4ba:	2601      	movs	r6, #1
 800a4bc:	f10b 0502 	add.w	r5, fp, #2
 800a4c0:	b167      	cbz	r7, 800a4dc <_strtol_l.isra.0+0x4c>
 800a4c2:	2f10      	cmp	r7, #16
 800a4c4:	d114      	bne.n	800a4f0 <_strtol_l.isra.0+0x60>
 800a4c6:	2c30      	cmp	r4, #48	; 0x30
 800a4c8:	d00a      	beq.n	800a4e0 <_strtol_l.isra.0+0x50>
 800a4ca:	e011      	b.n	800a4f0 <_strtol_l.isra.0+0x60>
 800a4cc:	46ab      	mov	fp, r5
 800a4ce:	e7e6      	b.n	800a49e <_strtol_l.isra.0+0xe>
 800a4d0:	2c2b      	cmp	r4, #43	; 0x2b
 800a4d2:	bf04      	itt	eq
 800a4d4:	782c      	ldrbeq	r4, [r5, #0]
 800a4d6:	f10b 0502 	addeq.w	r5, fp, #2
 800a4da:	e7f1      	b.n	800a4c0 <_strtol_l.isra.0+0x30>
 800a4dc:	2c30      	cmp	r4, #48	; 0x30
 800a4de:	d127      	bne.n	800a530 <_strtol_l.isra.0+0xa0>
 800a4e0:	782b      	ldrb	r3, [r5, #0]
 800a4e2:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800a4e6:	2b58      	cmp	r3, #88	; 0x58
 800a4e8:	d14b      	bne.n	800a582 <_strtol_l.isra.0+0xf2>
 800a4ea:	786c      	ldrb	r4, [r5, #1]
 800a4ec:	2710      	movs	r7, #16
 800a4ee:	3502      	adds	r5, #2
 800a4f0:	2e00      	cmp	r6, #0
 800a4f2:	bf0c      	ite	eq
 800a4f4:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 800a4f8:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 800a4fc:	2200      	movs	r2, #0
 800a4fe:	fbb1 fef7 	udiv	lr, r1, r7
 800a502:	4610      	mov	r0, r2
 800a504:	fb07 1c1e 	mls	ip, r7, lr, r1
 800a508:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 800a50c:	2b09      	cmp	r3, #9
 800a50e:	d811      	bhi.n	800a534 <_strtol_l.isra.0+0xa4>
 800a510:	461c      	mov	r4, r3
 800a512:	42a7      	cmp	r7, r4
 800a514:	dd1d      	ble.n	800a552 <_strtol_l.isra.0+0xc2>
 800a516:	1c53      	adds	r3, r2, #1
 800a518:	d007      	beq.n	800a52a <_strtol_l.isra.0+0x9a>
 800a51a:	4586      	cmp	lr, r0
 800a51c:	d316      	bcc.n	800a54c <_strtol_l.isra.0+0xbc>
 800a51e:	d101      	bne.n	800a524 <_strtol_l.isra.0+0x94>
 800a520:	45a4      	cmp	ip, r4
 800a522:	db13      	blt.n	800a54c <_strtol_l.isra.0+0xbc>
 800a524:	fb00 4007 	mla	r0, r0, r7, r4
 800a528:	2201      	movs	r2, #1
 800a52a:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a52e:	e7eb      	b.n	800a508 <_strtol_l.isra.0+0x78>
 800a530:	270a      	movs	r7, #10
 800a532:	e7dd      	b.n	800a4f0 <_strtol_l.isra.0+0x60>
 800a534:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 800a538:	2b19      	cmp	r3, #25
 800a53a:	d801      	bhi.n	800a540 <_strtol_l.isra.0+0xb0>
 800a53c:	3c37      	subs	r4, #55	; 0x37
 800a53e:	e7e8      	b.n	800a512 <_strtol_l.isra.0+0x82>
 800a540:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 800a544:	2b19      	cmp	r3, #25
 800a546:	d804      	bhi.n	800a552 <_strtol_l.isra.0+0xc2>
 800a548:	3c57      	subs	r4, #87	; 0x57
 800a54a:	e7e2      	b.n	800a512 <_strtol_l.isra.0+0x82>
 800a54c:	f04f 32ff 	mov.w	r2, #4294967295
 800a550:	e7eb      	b.n	800a52a <_strtol_l.isra.0+0x9a>
 800a552:	1c53      	adds	r3, r2, #1
 800a554:	d108      	bne.n	800a568 <_strtol_l.isra.0+0xd8>
 800a556:	2322      	movs	r3, #34	; 0x22
 800a558:	f8c8 3000 	str.w	r3, [r8]
 800a55c:	4608      	mov	r0, r1
 800a55e:	f1ba 0f00 	cmp.w	sl, #0
 800a562:	d107      	bne.n	800a574 <_strtol_l.isra.0+0xe4>
 800a564:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a568:	b106      	cbz	r6, 800a56c <_strtol_l.isra.0+0xdc>
 800a56a:	4240      	negs	r0, r0
 800a56c:	f1ba 0f00 	cmp.w	sl, #0
 800a570:	d00c      	beq.n	800a58c <_strtol_l.isra.0+0xfc>
 800a572:	b122      	cbz	r2, 800a57e <_strtol_l.isra.0+0xee>
 800a574:	3d01      	subs	r5, #1
 800a576:	f8ca 5000 	str.w	r5, [sl]
 800a57a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a57e:	464d      	mov	r5, r9
 800a580:	e7f9      	b.n	800a576 <_strtol_l.isra.0+0xe6>
 800a582:	2430      	movs	r4, #48	; 0x30
 800a584:	2f00      	cmp	r7, #0
 800a586:	d1b3      	bne.n	800a4f0 <_strtol_l.isra.0+0x60>
 800a588:	2708      	movs	r7, #8
 800a58a:	e7b1      	b.n	800a4f0 <_strtol_l.isra.0+0x60>
 800a58c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800a590 <_strtol_r>:
 800a590:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a592:	4c06      	ldr	r4, [pc, #24]	; (800a5ac <_strtol_r+0x1c>)
 800a594:	4d06      	ldr	r5, [pc, #24]	; (800a5b0 <_strtol_r+0x20>)
 800a596:	6824      	ldr	r4, [r4, #0]
 800a598:	6a24      	ldr	r4, [r4, #32]
 800a59a:	2c00      	cmp	r4, #0
 800a59c:	bf08      	it	eq
 800a59e:	462c      	moveq	r4, r5
 800a5a0:	9400      	str	r4, [sp, #0]
 800a5a2:	f7ff ff75 	bl	800a490 <_strtol_l.isra.0>
 800a5a6:	b003      	add	sp, #12
 800a5a8:	bd30      	pop	{r4, r5, pc}
 800a5aa:	bf00      	nop
 800a5ac:	20000010 	.word	0x20000010
 800a5b0:	200000bc 	.word	0x200000bc

0800a5b4 <__submore>:
 800a5b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a5b8:	460c      	mov	r4, r1
 800a5ba:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800a5bc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a5c0:	4299      	cmp	r1, r3
 800a5c2:	d11e      	bne.n	800a602 <__submore+0x4e>
 800a5c4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800a5c8:	f7fd f9b0 	bl	800792c <_malloc_r>
 800a5cc:	b918      	cbnz	r0, 800a5d6 <__submore+0x22>
 800a5ce:	f04f 30ff 	mov.w	r0, #4294967295
 800a5d2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a5d6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a5da:	63a3      	str	r3, [r4, #56]	; 0x38
 800a5dc:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 800a5e0:	6360      	str	r0, [r4, #52]	; 0x34
 800a5e2:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 800a5e6:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 800a5ea:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 800a5ee:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 800a5f2:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 800a5f6:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 800a5fa:	6020      	str	r0, [r4, #0]
 800a5fc:	2000      	movs	r0, #0
 800a5fe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a602:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 800a604:	0077      	lsls	r7, r6, #1
 800a606:	463a      	mov	r2, r7
 800a608:	f000 f80f 	bl	800a62a <_realloc_r>
 800a60c:	4605      	mov	r5, r0
 800a60e:	2800      	cmp	r0, #0
 800a610:	d0dd      	beq.n	800a5ce <__submore+0x1a>
 800a612:	eb00 0806 	add.w	r8, r0, r6
 800a616:	4601      	mov	r1, r0
 800a618:	4632      	mov	r2, r6
 800a61a:	4640      	mov	r0, r8
 800a61c:	f7fc fec8 	bl	80073b0 <memcpy>
 800a620:	f8c4 8000 	str.w	r8, [r4]
 800a624:	6365      	str	r5, [r4, #52]	; 0x34
 800a626:	63a7      	str	r7, [r4, #56]	; 0x38
 800a628:	e7e8      	b.n	800a5fc <__submore+0x48>

0800a62a <_realloc_r>:
 800a62a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a62c:	4607      	mov	r7, r0
 800a62e:	4614      	mov	r4, r2
 800a630:	460e      	mov	r6, r1
 800a632:	b921      	cbnz	r1, 800a63e <_realloc_r+0x14>
 800a634:	4611      	mov	r1, r2
 800a636:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800a63a:	f7fd b977 	b.w	800792c <_malloc_r>
 800a63e:	b922      	cbnz	r2, 800a64a <_realloc_r+0x20>
 800a640:	f7fd f926 	bl	8007890 <_free_r>
 800a644:	4625      	mov	r5, r4
 800a646:	4628      	mov	r0, r5
 800a648:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a64a:	f000 f814 	bl	800a676 <_malloc_usable_size_r>
 800a64e:	4284      	cmp	r4, r0
 800a650:	d90f      	bls.n	800a672 <_realloc_r+0x48>
 800a652:	4621      	mov	r1, r4
 800a654:	4638      	mov	r0, r7
 800a656:	f7fd f969 	bl	800792c <_malloc_r>
 800a65a:	4605      	mov	r5, r0
 800a65c:	2800      	cmp	r0, #0
 800a65e:	d0f2      	beq.n	800a646 <_realloc_r+0x1c>
 800a660:	4631      	mov	r1, r6
 800a662:	4622      	mov	r2, r4
 800a664:	f7fc fea4 	bl	80073b0 <memcpy>
 800a668:	4631      	mov	r1, r6
 800a66a:	4638      	mov	r0, r7
 800a66c:	f7fd f910 	bl	8007890 <_free_r>
 800a670:	e7e9      	b.n	800a646 <_realloc_r+0x1c>
 800a672:	4635      	mov	r5, r6
 800a674:	e7e7      	b.n	800a646 <_realloc_r+0x1c>

0800a676 <_malloc_usable_size_r>:
 800a676:	f851 0c04 	ldr.w	r0, [r1, #-4]
 800a67a:	2800      	cmp	r0, #0
 800a67c:	f1a0 0004 	sub.w	r0, r0, #4
 800a680:	bfbc      	itt	lt
 800a682:	580b      	ldrlt	r3, [r1, r0]
 800a684:	18c0      	addlt	r0, r0, r3
 800a686:	4770      	bx	lr

0800a688 <_gettimeofday>:
 800a688:	4b02      	ldr	r3, [pc, #8]	; (800a694 <_gettimeofday+0xc>)
 800a68a:	2258      	movs	r2, #88	; 0x58
 800a68c:	601a      	str	r2, [r3, #0]
 800a68e:	f04f 30ff 	mov.w	r0, #4294967295
 800a692:	4770      	bx	lr
 800a694:	20001c40 	.word	0x20001c40

0800a698 <_init>:
 800a698:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a69a:	bf00      	nop
 800a69c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a69e:	bc08      	pop	{r3}
 800a6a0:	469e      	mov	lr, r3
 800a6a2:	4770      	bx	lr

0800a6a4 <_fini>:
 800a6a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a6a6:	bf00      	nop
 800a6a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a6aa:	bc08      	pop	{r3}
 800a6ac:	469e      	mov	lr, r3
 800a6ae:	4770      	bx	lr
