
Project_TCS34725.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a0dc  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000390  0800a2ac  0800a2ac  0000b2ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a63c  0800a63c  0000c064  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800a63c  0800a63c  0000b63c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a644  0800a644  0000c064  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a644  0800a644  0000b644  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a648  0800a648  0000b648  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000064  20000000  0800a64c  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000026ec  20000064  0800a6b0  0000c064  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20002750  0800a6b0  0000c750  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000c064  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001487d  00000000  00000000  0000c094  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000031a4  00000000  00000000  00020911  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001170  00000000  00000000  00023ab8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000dcb  00000000  00000000  00024c28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00023b92  00000000  00000000  000259f3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00017d1e  00000000  00000000  00049585  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d49ed  00000000  00000000  000612a3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00135c90  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004e5c  00000000  00000000  00135cd4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006b  00000000  00000000  0013ab30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000064 	.word	0x20000064
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800a294 	.word	0x0800a294

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000068 	.word	0x20000068
 800020c:	0800a294 	.word	0x0800a294

08000210 <strcmp>:
 8000210:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000214:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000218:	2a01      	cmp	r2, #1
 800021a:	bf28      	it	cs
 800021c:	429a      	cmpcs	r2, r3
 800021e:	d0f7      	beq.n	8000210 <strcmp>
 8000220:	1ad0      	subs	r0, r2, r3
 8000222:	4770      	bx	lr

08000224 <strlen>:
 8000224:	4603      	mov	r3, r0
 8000226:	f813 2b01 	ldrb.w	r2, [r3], #1
 800022a:	2a00      	cmp	r2, #0
 800022c:	d1fb      	bne.n	8000226 <strlen+0x2>
 800022e:	1a18      	subs	r0, r3, r0
 8000230:	3801      	subs	r0, #1
 8000232:	4770      	bx	lr
	...

08000240 <memchr>:
 8000240:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000244:	2a10      	cmp	r2, #16
 8000246:	db2b      	blt.n	80002a0 <memchr+0x60>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	d008      	beq.n	8000260 <memchr+0x20>
 800024e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000252:	3a01      	subs	r2, #1
 8000254:	428b      	cmp	r3, r1
 8000256:	d02d      	beq.n	80002b4 <memchr+0x74>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	b342      	cbz	r2, 80002b0 <memchr+0x70>
 800025e:	d1f6      	bne.n	800024e <memchr+0xe>
 8000260:	b4f0      	push	{r4, r5, r6, r7}
 8000262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800026a:	f022 0407 	bic.w	r4, r2, #7
 800026e:	f07f 0700 	mvns.w	r7, #0
 8000272:	2300      	movs	r3, #0
 8000274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000278:	3c08      	subs	r4, #8
 800027a:	ea85 0501 	eor.w	r5, r5, r1
 800027e:	ea86 0601 	eor.w	r6, r6, r1
 8000282:	fa85 f547 	uadd8	r5, r5, r7
 8000286:	faa3 f587 	sel	r5, r3, r7
 800028a:	fa86 f647 	uadd8	r6, r6, r7
 800028e:	faa5 f687 	sel	r6, r5, r7
 8000292:	b98e      	cbnz	r6, 80002b8 <memchr+0x78>
 8000294:	d1ee      	bne.n	8000274 <memchr+0x34>
 8000296:	bcf0      	pop	{r4, r5, r6, r7}
 8000298:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800029c:	f002 0207 	and.w	r2, r2, #7
 80002a0:	b132      	cbz	r2, 80002b0 <memchr+0x70>
 80002a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a6:	3a01      	subs	r2, #1
 80002a8:	ea83 0301 	eor.w	r3, r3, r1
 80002ac:	b113      	cbz	r3, 80002b4 <memchr+0x74>
 80002ae:	d1f8      	bne.n	80002a2 <memchr+0x62>
 80002b0:	2000      	movs	r0, #0
 80002b2:	4770      	bx	lr
 80002b4:	3801      	subs	r0, #1
 80002b6:	4770      	bx	lr
 80002b8:	2d00      	cmp	r5, #0
 80002ba:	bf06      	itte	eq
 80002bc:	4635      	moveq	r5, r6
 80002be:	3803      	subeq	r0, #3
 80002c0:	3807      	subne	r0, #7
 80002c2:	f015 0f01 	tst.w	r5, #1
 80002c6:	d107      	bne.n	80002d8 <memchr+0x98>
 80002c8:	3001      	adds	r0, #1
 80002ca:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ce:	bf02      	ittt	eq
 80002d0:	3001      	addeq	r0, #1
 80002d2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002d6:	3001      	addeq	r0, #1
 80002d8:	bcf0      	pop	{r4, r5, r6, r7}
 80002da:	3801      	subs	r0, #1
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop

080002e0 <__aeabi_uldivmod>:
 80002e0:	b953      	cbnz	r3, 80002f8 <__aeabi_uldivmod+0x18>
 80002e2:	b94a      	cbnz	r2, 80002f8 <__aeabi_uldivmod+0x18>
 80002e4:	2900      	cmp	r1, #0
 80002e6:	bf08      	it	eq
 80002e8:	2800      	cmpeq	r0, #0
 80002ea:	bf1c      	itt	ne
 80002ec:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80002f0:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80002f4:	f000 b988 	b.w	8000608 <__aeabi_idiv0>
 80002f8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002fc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000300:	f000 f806 	bl	8000310 <__udivmoddi4>
 8000304:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000308:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800030c:	b004      	add	sp, #16
 800030e:	4770      	bx	lr

08000310 <__udivmoddi4>:
 8000310:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000314:	9d08      	ldr	r5, [sp, #32]
 8000316:	468e      	mov	lr, r1
 8000318:	4604      	mov	r4, r0
 800031a:	4688      	mov	r8, r1
 800031c:	2b00      	cmp	r3, #0
 800031e:	d14a      	bne.n	80003b6 <__udivmoddi4+0xa6>
 8000320:	428a      	cmp	r2, r1
 8000322:	4617      	mov	r7, r2
 8000324:	d962      	bls.n	80003ec <__udivmoddi4+0xdc>
 8000326:	fab2 f682 	clz	r6, r2
 800032a:	b14e      	cbz	r6, 8000340 <__udivmoddi4+0x30>
 800032c:	f1c6 0320 	rsb	r3, r6, #32
 8000330:	fa01 f806 	lsl.w	r8, r1, r6
 8000334:	fa20 f303 	lsr.w	r3, r0, r3
 8000338:	40b7      	lsls	r7, r6
 800033a:	ea43 0808 	orr.w	r8, r3, r8
 800033e:	40b4      	lsls	r4, r6
 8000340:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000344:	fa1f fc87 	uxth.w	ip, r7
 8000348:	fbb8 f1fe 	udiv	r1, r8, lr
 800034c:	0c23      	lsrs	r3, r4, #16
 800034e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000352:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000356:	fb01 f20c 	mul.w	r2, r1, ip
 800035a:	429a      	cmp	r2, r3
 800035c:	d909      	bls.n	8000372 <__udivmoddi4+0x62>
 800035e:	18fb      	adds	r3, r7, r3
 8000360:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000364:	f080 80ea 	bcs.w	800053c <__udivmoddi4+0x22c>
 8000368:	429a      	cmp	r2, r3
 800036a:	f240 80e7 	bls.w	800053c <__udivmoddi4+0x22c>
 800036e:	3902      	subs	r1, #2
 8000370:	443b      	add	r3, r7
 8000372:	1a9a      	subs	r2, r3, r2
 8000374:	b2a3      	uxth	r3, r4
 8000376:	fbb2 f0fe 	udiv	r0, r2, lr
 800037a:	fb0e 2210 	mls	r2, lr, r0, r2
 800037e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000382:	fb00 fc0c 	mul.w	ip, r0, ip
 8000386:	459c      	cmp	ip, r3
 8000388:	d909      	bls.n	800039e <__udivmoddi4+0x8e>
 800038a:	18fb      	adds	r3, r7, r3
 800038c:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000390:	f080 80d6 	bcs.w	8000540 <__udivmoddi4+0x230>
 8000394:	459c      	cmp	ip, r3
 8000396:	f240 80d3 	bls.w	8000540 <__udivmoddi4+0x230>
 800039a:	443b      	add	r3, r7
 800039c:	3802      	subs	r0, #2
 800039e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80003a2:	eba3 030c 	sub.w	r3, r3, ip
 80003a6:	2100      	movs	r1, #0
 80003a8:	b11d      	cbz	r5, 80003b2 <__udivmoddi4+0xa2>
 80003aa:	40f3      	lsrs	r3, r6
 80003ac:	2200      	movs	r2, #0
 80003ae:	e9c5 3200 	strd	r3, r2, [r5]
 80003b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003b6:	428b      	cmp	r3, r1
 80003b8:	d905      	bls.n	80003c6 <__udivmoddi4+0xb6>
 80003ba:	b10d      	cbz	r5, 80003c0 <__udivmoddi4+0xb0>
 80003bc:	e9c5 0100 	strd	r0, r1, [r5]
 80003c0:	2100      	movs	r1, #0
 80003c2:	4608      	mov	r0, r1
 80003c4:	e7f5      	b.n	80003b2 <__udivmoddi4+0xa2>
 80003c6:	fab3 f183 	clz	r1, r3
 80003ca:	2900      	cmp	r1, #0
 80003cc:	d146      	bne.n	800045c <__udivmoddi4+0x14c>
 80003ce:	4573      	cmp	r3, lr
 80003d0:	d302      	bcc.n	80003d8 <__udivmoddi4+0xc8>
 80003d2:	4282      	cmp	r2, r0
 80003d4:	f200 8105 	bhi.w	80005e2 <__udivmoddi4+0x2d2>
 80003d8:	1a84      	subs	r4, r0, r2
 80003da:	eb6e 0203 	sbc.w	r2, lr, r3
 80003de:	2001      	movs	r0, #1
 80003e0:	4690      	mov	r8, r2
 80003e2:	2d00      	cmp	r5, #0
 80003e4:	d0e5      	beq.n	80003b2 <__udivmoddi4+0xa2>
 80003e6:	e9c5 4800 	strd	r4, r8, [r5]
 80003ea:	e7e2      	b.n	80003b2 <__udivmoddi4+0xa2>
 80003ec:	2a00      	cmp	r2, #0
 80003ee:	f000 8090 	beq.w	8000512 <__udivmoddi4+0x202>
 80003f2:	fab2 f682 	clz	r6, r2
 80003f6:	2e00      	cmp	r6, #0
 80003f8:	f040 80a4 	bne.w	8000544 <__udivmoddi4+0x234>
 80003fc:	1a8a      	subs	r2, r1, r2
 80003fe:	0c03      	lsrs	r3, r0, #16
 8000400:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000404:	b280      	uxth	r0, r0
 8000406:	b2bc      	uxth	r4, r7
 8000408:	2101      	movs	r1, #1
 800040a:	fbb2 fcfe 	udiv	ip, r2, lr
 800040e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000412:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000416:	fb04 f20c 	mul.w	r2, r4, ip
 800041a:	429a      	cmp	r2, r3
 800041c:	d907      	bls.n	800042e <__udivmoddi4+0x11e>
 800041e:	18fb      	adds	r3, r7, r3
 8000420:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000424:	d202      	bcs.n	800042c <__udivmoddi4+0x11c>
 8000426:	429a      	cmp	r2, r3
 8000428:	f200 80e0 	bhi.w	80005ec <__udivmoddi4+0x2dc>
 800042c:	46c4      	mov	ip, r8
 800042e:	1a9b      	subs	r3, r3, r2
 8000430:	fbb3 f2fe 	udiv	r2, r3, lr
 8000434:	fb0e 3312 	mls	r3, lr, r2, r3
 8000438:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800043c:	fb02 f404 	mul.w	r4, r2, r4
 8000440:	429c      	cmp	r4, r3
 8000442:	d907      	bls.n	8000454 <__udivmoddi4+0x144>
 8000444:	18fb      	adds	r3, r7, r3
 8000446:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 800044a:	d202      	bcs.n	8000452 <__udivmoddi4+0x142>
 800044c:	429c      	cmp	r4, r3
 800044e:	f200 80ca 	bhi.w	80005e6 <__udivmoddi4+0x2d6>
 8000452:	4602      	mov	r2, r0
 8000454:	1b1b      	subs	r3, r3, r4
 8000456:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800045a:	e7a5      	b.n	80003a8 <__udivmoddi4+0x98>
 800045c:	f1c1 0620 	rsb	r6, r1, #32
 8000460:	408b      	lsls	r3, r1
 8000462:	fa22 f706 	lsr.w	r7, r2, r6
 8000466:	431f      	orrs	r7, r3
 8000468:	fa0e f401 	lsl.w	r4, lr, r1
 800046c:	fa20 f306 	lsr.w	r3, r0, r6
 8000470:	fa2e fe06 	lsr.w	lr, lr, r6
 8000474:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000478:	4323      	orrs	r3, r4
 800047a:	fa00 f801 	lsl.w	r8, r0, r1
 800047e:	fa1f fc87 	uxth.w	ip, r7
 8000482:	fbbe f0f9 	udiv	r0, lr, r9
 8000486:	0c1c      	lsrs	r4, r3, #16
 8000488:	fb09 ee10 	mls	lr, r9, r0, lr
 800048c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000490:	fb00 fe0c 	mul.w	lr, r0, ip
 8000494:	45a6      	cmp	lr, r4
 8000496:	fa02 f201 	lsl.w	r2, r2, r1
 800049a:	d909      	bls.n	80004b0 <__udivmoddi4+0x1a0>
 800049c:	193c      	adds	r4, r7, r4
 800049e:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 80004a2:	f080 809c 	bcs.w	80005de <__udivmoddi4+0x2ce>
 80004a6:	45a6      	cmp	lr, r4
 80004a8:	f240 8099 	bls.w	80005de <__udivmoddi4+0x2ce>
 80004ac:	3802      	subs	r0, #2
 80004ae:	443c      	add	r4, r7
 80004b0:	eba4 040e 	sub.w	r4, r4, lr
 80004b4:	fa1f fe83 	uxth.w	lr, r3
 80004b8:	fbb4 f3f9 	udiv	r3, r4, r9
 80004bc:	fb09 4413 	mls	r4, r9, r3, r4
 80004c0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004c4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004c8:	45a4      	cmp	ip, r4
 80004ca:	d908      	bls.n	80004de <__udivmoddi4+0x1ce>
 80004cc:	193c      	adds	r4, r7, r4
 80004ce:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 80004d2:	f080 8082 	bcs.w	80005da <__udivmoddi4+0x2ca>
 80004d6:	45a4      	cmp	ip, r4
 80004d8:	d97f      	bls.n	80005da <__udivmoddi4+0x2ca>
 80004da:	3b02      	subs	r3, #2
 80004dc:	443c      	add	r4, r7
 80004de:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004e2:	eba4 040c 	sub.w	r4, r4, ip
 80004e6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ea:	4564      	cmp	r4, ip
 80004ec:	4673      	mov	r3, lr
 80004ee:	46e1      	mov	r9, ip
 80004f0:	d362      	bcc.n	80005b8 <__udivmoddi4+0x2a8>
 80004f2:	d05f      	beq.n	80005b4 <__udivmoddi4+0x2a4>
 80004f4:	b15d      	cbz	r5, 800050e <__udivmoddi4+0x1fe>
 80004f6:	ebb8 0203 	subs.w	r2, r8, r3
 80004fa:	eb64 0409 	sbc.w	r4, r4, r9
 80004fe:	fa04 f606 	lsl.w	r6, r4, r6
 8000502:	fa22 f301 	lsr.w	r3, r2, r1
 8000506:	431e      	orrs	r6, r3
 8000508:	40cc      	lsrs	r4, r1
 800050a:	e9c5 6400 	strd	r6, r4, [r5]
 800050e:	2100      	movs	r1, #0
 8000510:	e74f      	b.n	80003b2 <__udivmoddi4+0xa2>
 8000512:	fbb1 fcf2 	udiv	ip, r1, r2
 8000516:	0c01      	lsrs	r1, r0, #16
 8000518:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800051c:	b280      	uxth	r0, r0
 800051e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000522:	463b      	mov	r3, r7
 8000524:	4638      	mov	r0, r7
 8000526:	463c      	mov	r4, r7
 8000528:	46b8      	mov	r8, r7
 800052a:	46be      	mov	lr, r7
 800052c:	2620      	movs	r6, #32
 800052e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000532:	eba2 0208 	sub.w	r2, r2, r8
 8000536:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800053a:	e766      	b.n	800040a <__udivmoddi4+0xfa>
 800053c:	4601      	mov	r1, r0
 800053e:	e718      	b.n	8000372 <__udivmoddi4+0x62>
 8000540:	4610      	mov	r0, r2
 8000542:	e72c      	b.n	800039e <__udivmoddi4+0x8e>
 8000544:	f1c6 0220 	rsb	r2, r6, #32
 8000548:	fa2e f302 	lsr.w	r3, lr, r2
 800054c:	40b7      	lsls	r7, r6
 800054e:	40b1      	lsls	r1, r6
 8000550:	fa20 f202 	lsr.w	r2, r0, r2
 8000554:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000558:	430a      	orrs	r2, r1
 800055a:	fbb3 f8fe 	udiv	r8, r3, lr
 800055e:	b2bc      	uxth	r4, r7
 8000560:	fb0e 3318 	mls	r3, lr, r8, r3
 8000564:	0c11      	lsrs	r1, r2, #16
 8000566:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800056a:	fb08 f904 	mul.w	r9, r8, r4
 800056e:	40b0      	lsls	r0, r6
 8000570:	4589      	cmp	r9, r1
 8000572:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000576:	b280      	uxth	r0, r0
 8000578:	d93e      	bls.n	80005f8 <__udivmoddi4+0x2e8>
 800057a:	1879      	adds	r1, r7, r1
 800057c:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000580:	d201      	bcs.n	8000586 <__udivmoddi4+0x276>
 8000582:	4589      	cmp	r9, r1
 8000584:	d81f      	bhi.n	80005c6 <__udivmoddi4+0x2b6>
 8000586:	eba1 0109 	sub.w	r1, r1, r9
 800058a:	fbb1 f9fe 	udiv	r9, r1, lr
 800058e:	fb09 f804 	mul.w	r8, r9, r4
 8000592:	fb0e 1119 	mls	r1, lr, r9, r1
 8000596:	b292      	uxth	r2, r2
 8000598:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800059c:	4542      	cmp	r2, r8
 800059e:	d229      	bcs.n	80005f4 <__udivmoddi4+0x2e4>
 80005a0:	18ba      	adds	r2, r7, r2
 80005a2:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 80005a6:	d2c4      	bcs.n	8000532 <__udivmoddi4+0x222>
 80005a8:	4542      	cmp	r2, r8
 80005aa:	d2c2      	bcs.n	8000532 <__udivmoddi4+0x222>
 80005ac:	f1a9 0102 	sub.w	r1, r9, #2
 80005b0:	443a      	add	r2, r7
 80005b2:	e7be      	b.n	8000532 <__udivmoddi4+0x222>
 80005b4:	45f0      	cmp	r8, lr
 80005b6:	d29d      	bcs.n	80004f4 <__udivmoddi4+0x1e4>
 80005b8:	ebbe 0302 	subs.w	r3, lr, r2
 80005bc:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005c0:	3801      	subs	r0, #1
 80005c2:	46e1      	mov	r9, ip
 80005c4:	e796      	b.n	80004f4 <__udivmoddi4+0x1e4>
 80005c6:	eba7 0909 	sub.w	r9, r7, r9
 80005ca:	4449      	add	r1, r9
 80005cc:	f1a8 0c02 	sub.w	ip, r8, #2
 80005d0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005d4:	fb09 f804 	mul.w	r8, r9, r4
 80005d8:	e7db      	b.n	8000592 <__udivmoddi4+0x282>
 80005da:	4673      	mov	r3, lr
 80005dc:	e77f      	b.n	80004de <__udivmoddi4+0x1ce>
 80005de:	4650      	mov	r0, sl
 80005e0:	e766      	b.n	80004b0 <__udivmoddi4+0x1a0>
 80005e2:	4608      	mov	r0, r1
 80005e4:	e6fd      	b.n	80003e2 <__udivmoddi4+0xd2>
 80005e6:	443b      	add	r3, r7
 80005e8:	3a02      	subs	r2, #2
 80005ea:	e733      	b.n	8000454 <__udivmoddi4+0x144>
 80005ec:	f1ac 0c02 	sub.w	ip, ip, #2
 80005f0:	443b      	add	r3, r7
 80005f2:	e71c      	b.n	800042e <__udivmoddi4+0x11e>
 80005f4:	4649      	mov	r1, r9
 80005f6:	e79c      	b.n	8000532 <__udivmoddi4+0x222>
 80005f8:	eba1 0109 	sub.w	r1, r1, r9
 80005fc:	46c4      	mov	ip, r8
 80005fe:	fbb1 f9fe 	udiv	r9, r1, lr
 8000602:	fb09 f804 	mul.w	r8, r9, r4
 8000606:	e7c4      	b.n	8000592 <__udivmoddi4+0x282>

08000608 <__aeabi_idiv0>:
 8000608:	4770      	bx	lr
 800060a:	bf00      	nop

0800060c <UART_RX_IsEmpty>:
volatile int UART_TX_Empty = 0;
volatile int UART_TX_Busy = 0;
volatile int UART_RX_Empty = 0;
volatile int UART_RX_Busy = 0;

uint8_t UART_RX_IsEmpty(void) {
 800060c:	b480      	push	{r7}
 800060e:	af00      	add	r7, sp, #0
	return (UART_RX_Empty == UART_RX_Busy);
 8000610:	4b06      	ldr	r3, [pc, #24]	@ (800062c <UART_RX_IsEmpty+0x20>)
 8000612:	681a      	ldr	r2, [r3, #0]
 8000614:	4b06      	ldr	r3, [pc, #24]	@ (8000630 <UART_RX_IsEmpty+0x24>)
 8000616:	681b      	ldr	r3, [r3, #0]
 8000618:	429a      	cmp	r2, r3
 800061a:	bf0c      	ite	eq
 800061c:	2301      	moveq	r3, #1
 800061e:	2300      	movne	r3, #0
 8000620:	b2db      	uxtb	r3, r3
}
 8000622:	4618      	mov	r0, r3
 8000624:	46bd      	mov	sp, r7
 8000626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800062a:	4770      	bx	lr
 800062c:	200006f0 	.word	0x200006f0
 8000630:	200006f4 	.word	0x200006f4

08000634 <UART_RX_GetChar>:

int16_t UART_RX_GetChar(void) {
 8000634:	b580      	push	{r7, lr}
 8000636:	b082      	sub	sp, #8
 8000638:	af00      	add	r7, sp, #0
	int16_t tmp;
	if (!UART_RX_IsEmpty()) {
 800063a:	f7ff ffe7 	bl	800060c <UART_RX_IsEmpty>
 800063e:	4603      	mov	r3, r0
 8000640:	2b00      	cmp	r3, #0
 8000642:	d113      	bne.n	800066c <UART_RX_GetChar+0x38>
		tmp = UART_RxBuf[UART_RX_Busy];
 8000644:	4b0c      	ldr	r3, [pc, #48]	@ (8000678 <UART_RX_GetChar+0x44>)
 8000646:	681b      	ldr	r3, [r3, #0]
 8000648:	4a0c      	ldr	r2, [pc, #48]	@ (800067c <UART_RX_GetChar+0x48>)
 800064a:	5cd3      	ldrb	r3, [r2, r3]
 800064c:	80fb      	strh	r3, [r7, #6]
		UART_RX_Busy = (UART_RX_Busy + 1) % UART_RXBUF_LEN;
 800064e:	4b0a      	ldr	r3, [pc, #40]	@ (8000678 <UART_RX_GetChar+0x44>)
 8000650:	681b      	ldr	r3, [r3, #0]
 8000652:	3301      	adds	r3, #1
 8000654:	425a      	negs	r2, r3
 8000656:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800065a:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800065e:	bf58      	it	pl
 8000660:	4253      	negpl	r3, r2
 8000662:	4a05      	ldr	r2, [pc, #20]	@ (8000678 <UART_RX_GetChar+0x44>)
 8000664:	6013      	str	r3, [r2, #0]
		return tmp;
 8000666:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800066a:	e001      	b.n	8000670 <UART_RX_GetChar+0x3c>
	} else {
		return -1;
 800066c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
	}
}
 8000670:	4618      	mov	r0, r3
 8000672:	3708      	adds	r7, #8
 8000674:	46bd      	mov	sp, r7
 8000676:	bd80      	pop	{r7, pc}
 8000678:	200006f4 	.word	0x200006f4
 800067c:	20000668 	.word	0x20000668

08000680 <UART_TX_FSend>:

void UART_TX_FSend(char *format, ...) {
 8000680:	b40f      	push	{r0, r1, r2, r3}
 8000682:	b580      	push	{r7, lr}
 8000684:	b0a4      	sub	sp, #144	@ 0x90
 8000686:	af00      	add	r7, sp, #0
	char tmp_rs[128];
	int i;
	volatile int idx;
	va_list arglist;
	va_start(arglist, format);
 8000688:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800068c:	607b      	str	r3, [r7, #4]
	vsprintf(tmp_rs, format, arglist);
 800068e:	f107 030c 	add.w	r3, r7, #12
 8000692:	687a      	ldr	r2, [r7, #4]
 8000694:	f8d7 1098 	ldr.w	r1, [r7, #152]	@ 0x98
 8000698:	4618      	mov	r0, r3
 800069a:	f009 f95f 	bl	800995c <vsiprintf>
	va_end(arglist);
	idx = UART_TX_Empty;
 800069e:	4b2f      	ldr	r3, [pc, #188]	@ (800075c <UART_TX_FSend+0xdc>)
 80006a0:	681b      	ldr	r3, [r3, #0]
 80006a2:	60bb      	str	r3, [r7, #8]
	for (i = 0; i < strlen(tmp_rs); i++) {
 80006a4:	2300      	movs	r3, #0
 80006a6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80006aa:	e016      	b.n	80006da <UART_TX_FSend+0x5a>
		UART_TxBuf[idx] = tmp_rs[i];
 80006ac:	68bb      	ldr	r3, [r7, #8]
 80006ae:	f107 010c 	add.w	r1, r7, #12
 80006b2:	f8d7 208c 	ldr.w	r2, [r7, #140]	@ 0x8c
 80006b6:	440a      	add	r2, r1
 80006b8:	7811      	ldrb	r1, [r2, #0]
 80006ba:	4a29      	ldr	r2, [pc, #164]	@ (8000760 <UART_TX_FSend+0xe0>)
 80006bc:	54d1      	strb	r1, [r2, r3]
		idx++;
 80006be:	68bb      	ldr	r3, [r7, #8]
 80006c0:	3301      	adds	r3, #1
 80006c2:	60bb      	str	r3, [r7, #8]
		if (idx >= UART_TXBUF_LEN)
 80006c4:	68bb      	ldr	r3, [r7, #8]
 80006c6:	f5b3 6fbd 	cmp.w	r3, #1512	@ 0x5e8
 80006ca:	db01      	blt.n	80006d0 <UART_TX_FSend+0x50>
			idx = 0;
 80006cc:	2300      	movs	r3, #0
 80006ce:	60bb      	str	r3, [r7, #8]
	for (i = 0; i < strlen(tmp_rs); i++) {
 80006d0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80006d4:	3301      	adds	r3, #1
 80006d6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80006da:	f107 030c 	add.w	r3, r7, #12
 80006de:	4618      	mov	r0, r3
 80006e0:	f7ff fda0 	bl	8000224 <strlen>
 80006e4:	4602      	mov	r2, r0
 80006e6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80006ea:	429a      	cmp	r2, r3
 80006ec:	d8de      	bhi.n	80006ac <UART_TX_FSend+0x2c>
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80006ee:	b672      	cpsid	i
}
 80006f0:	bf00      	nop
	}
	__disable_irq();
	if ((UART_TX_Empty == UART_TX_Busy) && (__HAL_UART_GET_FLAG(&huart2, UART_FLAG_TXE) == SET)) {
 80006f2:	4b1a      	ldr	r3, [pc, #104]	@ (800075c <UART_TX_FSend+0xdc>)
 80006f4:	681a      	ldr	r2, [r3, #0]
 80006f6:	4b1b      	ldr	r3, [pc, #108]	@ (8000764 <UART_TX_FSend+0xe4>)
 80006f8:	681b      	ldr	r3, [r3, #0]
 80006fa:	429a      	cmp	r2, r3
 80006fc:	d122      	bne.n	8000744 <UART_TX_FSend+0xc4>
 80006fe:	4b1a      	ldr	r3, [pc, #104]	@ (8000768 <UART_TX_FSend+0xe8>)
 8000700:	681b      	ldr	r3, [r3, #0]
 8000702:	681b      	ldr	r3, [r3, #0]
 8000704:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000708:	2b80      	cmp	r3, #128	@ 0x80
 800070a:	d11b      	bne.n	8000744 <UART_TX_FSend+0xc4>
		UART_TX_Empty = idx;
 800070c:	68bb      	ldr	r3, [r7, #8]
 800070e:	4a13      	ldr	r2, [pc, #76]	@ (800075c <UART_TX_FSend+0xdc>)
 8000710:	6013      	str	r3, [r2, #0]
		uint8_t tmp = UART_TxBuf[UART_TX_Busy];
 8000712:	4b14      	ldr	r3, [pc, #80]	@ (8000764 <UART_TX_FSend+0xe4>)
 8000714:	681b      	ldr	r3, [r3, #0]
 8000716:	4a12      	ldr	r2, [pc, #72]	@ (8000760 <UART_TX_FSend+0xe0>)
 8000718:	5cd3      	ldrb	r3, [r2, r3]
 800071a:	70fb      	strb	r3, [r7, #3]
		UART_TX_Busy++;
 800071c:	4b11      	ldr	r3, [pc, #68]	@ (8000764 <UART_TX_FSend+0xe4>)
 800071e:	681b      	ldr	r3, [r3, #0]
 8000720:	3301      	adds	r3, #1
 8000722:	4a10      	ldr	r2, [pc, #64]	@ (8000764 <UART_TX_FSend+0xe4>)
 8000724:	6013      	str	r3, [r2, #0]
		if (UART_TX_Busy >= UART_TXBUF_LEN)
 8000726:	4b0f      	ldr	r3, [pc, #60]	@ (8000764 <UART_TX_FSend+0xe4>)
 8000728:	681b      	ldr	r3, [r3, #0]
 800072a:	f5b3 6fbd 	cmp.w	r3, #1512	@ 0x5e8
 800072e:	db02      	blt.n	8000736 <UART_TX_FSend+0xb6>
			UART_TX_Busy = 0;
 8000730:	4b0c      	ldr	r3, [pc, #48]	@ (8000764 <UART_TX_FSend+0xe4>)
 8000732:	2200      	movs	r2, #0
 8000734:	601a      	str	r2, [r3, #0]
		HAL_UART_Transmit_IT(&huart2, &tmp, 1);
 8000736:	1cfb      	adds	r3, r7, #3
 8000738:	2201      	movs	r2, #1
 800073a:	4619      	mov	r1, r3
 800073c:	480a      	ldr	r0, [pc, #40]	@ (8000768 <UART_TX_FSend+0xe8>)
 800073e:	f008 f93b 	bl	80089b8 <HAL_UART_Transmit_IT>
	if ((UART_TX_Empty == UART_TX_Busy) && (__HAL_UART_GET_FLAG(&huart2, UART_FLAG_TXE) == SET)) {
 8000742:	e002      	b.n	800074a <UART_TX_FSend+0xca>
	} else {
		UART_TX_Empty = idx;
 8000744:	68bb      	ldr	r3, [r7, #8]
 8000746:	4a05      	ldr	r2, [pc, #20]	@ (800075c <UART_TX_FSend+0xdc>)
 8000748:	6013      	str	r3, [r2, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800074a:	b662      	cpsie	i
}
 800074c:	bf00      	nop
	}
	__enable_irq();
}
 800074e:	bf00      	nop
 8000750:	3790      	adds	r7, #144	@ 0x90
 8000752:	46bd      	mov	sp, r7
 8000754:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000758:	b004      	add	sp, #16
 800075a:	4770      	bx	lr
 800075c:	200006e8 	.word	0x200006e8
 8000760:	20000080 	.word	0x20000080
 8000764:	200006ec 	.word	0x200006ec
 8000768:	200025bc 	.word	0x200025bc

0800076c <ColorBuffer_IsEmpty>:

/**
 * @brief Check if color buffer is empty
 * @return 1 if empty, 0 otherwise
 */
uint8_t ColorBuffer_IsEmpty(void) {
 800076c:	b480      	push	{r7}
 800076e:	af00      	add	r7, sp, #0
    return (ColorBuffer_Count == 0);
 8000770:	4b05      	ldr	r3, [pc, #20]	@ (8000788 <ColorBuffer_IsEmpty+0x1c>)
 8000772:	681b      	ldr	r3, [r3, #0]
 8000774:	2b00      	cmp	r3, #0
 8000776:	bf0c      	ite	eq
 8000778:	2301      	moveq	r3, #1
 800077a:	2300      	movne	r3, #0
 800077c:	b2db      	uxtb	r3, r3
}
 800077e:	4618      	mov	r0, r3
 8000780:	46bd      	mov	sp, r7
 8000782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000786:	4770      	bx	lr
 8000788:	20002320 	.word	0x20002320

0800078c <ColorBuffer_IsFull>:

/**
 * @brief Check if color buffer is full
 * @return 1 if full, 0 otherwise
 */
uint8_t ColorBuffer_IsFull(void) {
 800078c:	b480      	push	{r7}
 800078e:	af00      	add	r7, sp, #0
    return (ColorBuffer_Count == COLOR_BUFFER_SIZE);
 8000790:	4b06      	ldr	r3, [pc, #24]	@ (80007ac <ColorBuffer_IsFull+0x20>)
 8000792:	681b      	ldr	r3, [r3, #0]
 8000794:	f5b3 7f16 	cmp.w	r3, #600	@ 0x258
 8000798:	bf0c      	ite	eq
 800079a:	2301      	moveq	r3, #1
 800079c:	2300      	movne	r3, #0
 800079e:	b2db      	uxtb	r3, r3
}
 80007a0:	4618      	mov	r0, r3
 80007a2:	46bd      	mov	sp, r7
 80007a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007a8:	4770      	bx	lr
 80007aa:	bf00      	nop
 80007ac:	20002320 	.word	0x20002320

080007b0 <ColorBuffer_Put>:
 * @brief Add new color data entry to buffer
 * @param data Pointer to TCS34725_Data_t structure
 * @param timestamp Timestamp in milliseconds
 * @return 1 if successful, 0 if buffer is full
 */
uint8_t ColorBuffer_Put(TCS34725_Data_t *data, uint32_t timestamp) {
 80007b0:	b580      	push	{r7, lr}
 80007b2:	b082      	sub	sp, #8
 80007b4:	af00      	add	r7, sp, #0
 80007b6:	6078      	str	r0, [r7, #4]
 80007b8:	6039      	str	r1, [r7, #0]
    if (ColorBuffer_IsFull()) {
 80007ba:	f7ff ffe7 	bl	800078c <ColorBuffer_IsFull>
 80007be:	4603      	mov	r3, r0
 80007c0:	2b00      	cmp	r3, #0
 80007c2:	d001      	beq.n	80007c8 <ColorBuffer_Put+0x18>
        return 0; // Buffer is full
 80007c4:	2300      	movs	r3, #0
 80007c6:	e02e      	b.n	8000826 <ColorBuffer_Put+0x76>
  __ASM volatile ("cpsid i" : : : "memory");
 80007c8:	b672      	cpsid	i
}
 80007ca:	bf00      	nop
    }

    __disable_irq();
    ColorBuffer[ColorBuffer_Head].data = *data;
 80007cc:	4b18      	ldr	r3, [pc, #96]	@ (8000830 <ColorBuffer_Put+0x80>)
 80007ce:	681a      	ldr	r2, [r3, #0]
 80007d0:	4918      	ldr	r1, [pc, #96]	@ (8000834 <ColorBuffer_Put+0x84>)
 80007d2:	4613      	mov	r3, r2
 80007d4:	005b      	lsls	r3, r3, #1
 80007d6:	4413      	add	r3, r2
 80007d8:	009b      	lsls	r3, r3, #2
 80007da:	440b      	add	r3, r1
 80007dc:	687a      	ldr	r2, [r7, #4]
 80007de:	6810      	ldr	r0, [r2, #0]
 80007e0:	6851      	ldr	r1, [r2, #4]
 80007e2:	c303      	stmia	r3!, {r0, r1}
    ColorBuffer[ColorBuffer_Head].timestamp = timestamp;
 80007e4:	4b12      	ldr	r3, [pc, #72]	@ (8000830 <ColorBuffer_Put+0x80>)
 80007e6:	681a      	ldr	r2, [r3, #0]
 80007e8:	4912      	ldr	r1, [pc, #72]	@ (8000834 <ColorBuffer_Put+0x84>)
 80007ea:	4613      	mov	r3, r2
 80007ec:	005b      	lsls	r3, r3, #1
 80007ee:	4413      	add	r3, r2
 80007f0:	009b      	lsls	r3, r3, #2
 80007f2:	440b      	add	r3, r1
 80007f4:	3308      	adds	r3, #8
 80007f6:	683a      	ldr	r2, [r7, #0]
 80007f8:	601a      	str	r2, [r3, #0]
    ColorBuffer_Head = (ColorBuffer_Head + 1) % COLOR_BUFFER_SIZE;
 80007fa:	4b0d      	ldr	r3, [pc, #52]	@ (8000830 <ColorBuffer_Put+0x80>)
 80007fc:	681b      	ldr	r3, [r3, #0]
 80007fe:	1c5a      	adds	r2, r3, #1
 8000800:	4b0d      	ldr	r3, [pc, #52]	@ (8000838 <ColorBuffer_Put+0x88>)
 8000802:	fba3 1302 	umull	r1, r3, r3, r2
 8000806:	099b      	lsrs	r3, r3, #6
 8000808:	f44f 7116 	mov.w	r1, #600	@ 0x258
 800080c:	fb01 f303 	mul.w	r3, r1, r3
 8000810:	1ad3      	subs	r3, r2, r3
 8000812:	4a07      	ldr	r2, [pc, #28]	@ (8000830 <ColorBuffer_Put+0x80>)
 8000814:	6013      	str	r3, [r2, #0]
    ColorBuffer_Count++;
 8000816:	4b09      	ldr	r3, [pc, #36]	@ (800083c <ColorBuffer_Put+0x8c>)
 8000818:	681b      	ldr	r3, [r3, #0]
 800081a:	3301      	adds	r3, #1
 800081c:	4a07      	ldr	r2, [pc, #28]	@ (800083c <ColorBuffer_Put+0x8c>)
 800081e:	6013      	str	r3, [r2, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8000820:	b662      	cpsie	i
}
 8000822:	bf00      	nop
    __enable_irq();

    return 1;
 8000824:	2301      	movs	r3, #1
}
 8000826:	4618      	mov	r0, r3
 8000828:	3708      	adds	r7, #8
 800082a:	46bd      	mov	sp, r7
 800082c:	bd80      	pop	{r7, pc}
 800082e:	bf00      	nop
 8000830:	20002318 	.word	0x20002318
 8000834:	200006f8 	.word	0x200006f8
 8000838:	1b4e81b5 	.word	0x1b4e81b5
 800083c:	20002320 	.word	0x20002320

08000840 <ColorBuffer_GetLatest>:

/**
 * @brief Get latest (most recent) color data entry
 * @return Pointer to ColorBufferEntry_t or NULL if buffer is empty
 */
ColorBufferEntry_t* ColorBuffer_GetLatest(void) {
 8000840:	b580      	push	{r7, lr}
 8000842:	b082      	sub	sp, #8
 8000844:	af00      	add	r7, sp, #0
    if (ColorBuffer_IsEmpty()) {
 8000846:	f7ff ff91 	bl	800076c <ColorBuffer_IsEmpty>
 800084a:	4603      	mov	r3, r0
 800084c:	2b00      	cmp	r3, #0
 800084e:	d001      	beq.n	8000854 <ColorBuffer_GetLatest+0x14>
        return NULL;
 8000850:	2300      	movs	r3, #0
 8000852:	e012      	b.n	800087a <ColorBuffer_GetLatest+0x3a>
    }

    // Latest entry is at head-1 position (circular buffer)
    uint32_t latest_index;
    if (ColorBuffer_Head == 0) {
 8000854:	4b0b      	ldr	r3, [pc, #44]	@ (8000884 <ColorBuffer_GetLatest+0x44>)
 8000856:	681b      	ldr	r3, [r3, #0]
 8000858:	2b00      	cmp	r3, #0
 800085a:	d103      	bne.n	8000864 <ColorBuffer_GetLatest+0x24>
        latest_index = COLOR_BUFFER_SIZE - 1;
 800085c:	f240 2357 	movw	r3, #599	@ 0x257
 8000860:	607b      	str	r3, [r7, #4]
 8000862:	e003      	b.n	800086c <ColorBuffer_GetLatest+0x2c>
    } else {
        latest_index = ColorBuffer_Head - 1;
 8000864:	4b07      	ldr	r3, [pc, #28]	@ (8000884 <ColorBuffer_GetLatest+0x44>)
 8000866:	681b      	ldr	r3, [r3, #0]
 8000868:	3b01      	subs	r3, #1
 800086a:	607b      	str	r3, [r7, #4]
    }

    return &ColorBuffer[latest_index];
 800086c:	687a      	ldr	r2, [r7, #4]
 800086e:	4613      	mov	r3, r2
 8000870:	005b      	lsls	r3, r3, #1
 8000872:	4413      	add	r3, r2
 8000874:	009b      	lsls	r3, r3, #2
 8000876:	4a04      	ldr	r2, [pc, #16]	@ (8000888 <ColorBuffer_GetLatest+0x48>)
 8000878:	4413      	add	r3, r2
}
 800087a:	4618      	mov	r0, r3
 800087c:	3708      	adds	r7, #8
 800087e:	46bd      	mov	sp, r7
 8000880:	bd80      	pop	{r7, pc}
 8000882:	bf00      	nop
 8000884:	20002318 	.word	0x20002318
 8000888:	200006f8 	.word	0x200006f8

0800088c <ColorBuffer_GetByTimeOffset>:
/**
 * @brief Get color data entry by time offset from current time
 * @param timeOffsetMs Time offset in milliseconds (0 = latest, higher = older)
 * @return Pointer to ColorBufferEntry_t or NULL if not found or out of range
 */
ColorBufferEntry_t* ColorBuffer_GetByTimeOffset(uint32_t timeOffsetMs) {
 800088c:	b580      	push	{r7, lr}
 800088e:	b088      	sub	sp, #32
 8000890:	af00      	add	r7, sp, #0
 8000892:	6078      	str	r0, [r7, #4]
    if (ColorBuffer_IsEmpty()) {
 8000894:	f7ff ff6a 	bl	800076c <ColorBuffer_IsEmpty>
 8000898:	4603      	mov	r3, r0
 800089a:	2b00      	cmp	r3, #0
 800089c:	d001      	beq.n	80008a2 <ColorBuffer_GetByTimeOffset+0x16>
        return NULL;
 800089e:	2300      	movs	r3, #0
 80008a0:	e059      	b.n	8000956 <ColorBuffer_GetByTimeOffset+0xca>
    }

    // Validate time offset range: 00001 - Tmax = 600 * Tint
    uint32_t maxOffset = COLOR_BUFFER_SIZE * timer_interval;
 80008a2:	4b2f      	ldr	r3, [pc, #188]	@ (8000960 <ColorBuffer_GetByTimeOffset+0xd4>)
 80008a4:	681b      	ldr	r3, [r3, #0]
 80008a6:	f44f 7216 	mov.w	r2, #600	@ 0x258
 80008aa:	fb02 f303 	mul.w	r3, r2, r3
 80008ae:	617b      	str	r3, [r7, #20]
    if (timeOffsetMs == 0 || timeOffsetMs > maxOffset) {
 80008b0:	687b      	ldr	r3, [r7, #4]
 80008b2:	2b00      	cmp	r3, #0
 80008b4:	d003      	beq.n	80008be <ColorBuffer_GetByTimeOffset+0x32>
 80008b6:	687a      	ldr	r2, [r7, #4]
 80008b8:	697b      	ldr	r3, [r7, #20]
 80008ba:	429a      	cmp	r2, r3
 80008bc:	d901      	bls.n	80008c2 <ColorBuffer_GetByTimeOffset+0x36>
        return NULL; // Invalid range
 80008be:	2300      	movs	r3, #0
 80008c0:	e049      	b.n	8000956 <ColorBuffer_GetByTimeOffset+0xca>
    }

    // Get current timestamp (assuming HAL_GetTick() gives current time)
    uint32_t currentTime = HAL_GetTick();
 80008c2:	f003 fa37 	bl	8003d34 <HAL_GetTick>
 80008c6:	6138      	str	r0, [r7, #16]
    uint32_t targetTime = currentTime - timeOffsetMs;
 80008c8:	693a      	ldr	r2, [r7, #16]
 80008ca:	687b      	ldr	r3, [r7, #4]
 80008cc:	1ad3      	subs	r3, r2, r3
 80008ce:	60fb      	str	r3, [r7, #12]

    // Start from latest entry and go backwards
    uint32_t index;
    if (ColorBuffer_Head == 0) {
 80008d0:	4b24      	ldr	r3, [pc, #144]	@ (8000964 <ColorBuffer_GetByTimeOffset+0xd8>)
 80008d2:	681b      	ldr	r3, [r3, #0]
 80008d4:	2b00      	cmp	r3, #0
 80008d6:	d103      	bne.n	80008e0 <ColorBuffer_GetByTimeOffset+0x54>
        index = COLOR_BUFFER_SIZE - 1;
 80008d8:	f240 2357 	movw	r3, #599	@ 0x257
 80008dc:	61fb      	str	r3, [r7, #28]
 80008de:	e003      	b.n	80008e8 <ColorBuffer_GetByTimeOffset+0x5c>
    } else {
        index = ColorBuffer_Head - 1;
 80008e0:	4b20      	ldr	r3, [pc, #128]	@ (8000964 <ColorBuffer_GetByTimeOffset+0xd8>)
 80008e2:	681b      	ldr	r3, [r3, #0]
 80008e4:	3b01      	subs	r3, #1
 80008e6:	61fb      	str	r3, [r7, #28]
    }

    uint32_t checked = 0;
 80008e8:	2300      	movs	r3, #0
 80008ea:	61bb      	str	r3, [r7, #24]

    while (checked < ColorBuffer_Count) {
 80008ec:	e020      	b.n	8000930 <ColorBuffer_GetByTimeOffset+0xa4>
        if (ColorBuffer[index].timestamp <= targetTime) {
 80008ee:	491e      	ldr	r1, [pc, #120]	@ (8000968 <ColorBuffer_GetByTimeOffset+0xdc>)
 80008f0:	69fa      	ldr	r2, [r7, #28]
 80008f2:	4613      	mov	r3, r2
 80008f4:	005b      	lsls	r3, r3, #1
 80008f6:	4413      	add	r3, r2
 80008f8:	009b      	lsls	r3, r3, #2
 80008fa:	440b      	add	r3, r1
 80008fc:	3308      	adds	r3, #8
 80008fe:	681b      	ldr	r3, [r3, #0]
 8000900:	68fa      	ldr	r2, [r7, #12]
 8000902:	429a      	cmp	r2, r3
 8000904:	d307      	bcc.n	8000916 <ColorBuffer_GetByTimeOffset+0x8a>
            // Found entry that is at or before target time
            return &ColorBuffer[index];
 8000906:	69fa      	ldr	r2, [r7, #28]
 8000908:	4613      	mov	r3, r2
 800090a:	005b      	lsls	r3, r3, #1
 800090c:	4413      	add	r3, r2
 800090e:	009b      	lsls	r3, r3, #2
 8000910:	4a15      	ldr	r2, [pc, #84]	@ (8000968 <ColorBuffer_GetByTimeOffset+0xdc>)
 8000912:	4413      	add	r3, r2
 8000914:	e01f      	b.n	8000956 <ColorBuffer_GetByTimeOffset+0xca>
        }

        // Move to previous entry
        if (index == 0) {
 8000916:	69fb      	ldr	r3, [r7, #28]
 8000918:	2b00      	cmp	r3, #0
 800091a:	d103      	bne.n	8000924 <ColorBuffer_GetByTimeOffset+0x98>
            index = COLOR_BUFFER_SIZE - 1;
 800091c:	f240 2357 	movw	r3, #599	@ 0x257
 8000920:	61fb      	str	r3, [r7, #28]
 8000922:	e002      	b.n	800092a <ColorBuffer_GetByTimeOffset+0x9e>
        } else {
            index--;
 8000924:	69fb      	ldr	r3, [r7, #28]
 8000926:	3b01      	subs	r3, #1
 8000928:	61fb      	str	r3, [r7, #28]
        }
        checked++;
 800092a:	69bb      	ldr	r3, [r7, #24]
 800092c:	3301      	adds	r3, #1
 800092e:	61bb      	str	r3, [r7, #24]
    while (checked < ColorBuffer_Count) {
 8000930:	4b0e      	ldr	r3, [pc, #56]	@ (800096c <ColorBuffer_GetByTimeOffset+0xe0>)
 8000932:	681b      	ldr	r3, [r3, #0]
 8000934:	69ba      	ldr	r2, [r7, #24]
 8000936:	429a      	cmp	r2, r3
 8000938:	d3d9      	bcc.n	80008ee <ColorBuffer_GetByTimeOffset+0x62>
    }

    // If no exact match found, return oldest available entry
    if (ColorBuffer_Count > 0) {
 800093a:	4b0c      	ldr	r3, [pc, #48]	@ (800096c <ColorBuffer_GetByTimeOffset+0xe0>)
 800093c:	681b      	ldr	r3, [r3, #0]
 800093e:	2b00      	cmp	r3, #0
 8000940:	d008      	beq.n	8000954 <ColorBuffer_GetByTimeOffset+0xc8>
        // Return oldest entry (tail)
        return &ColorBuffer[ColorBuffer_Tail];
 8000942:	4b0b      	ldr	r3, [pc, #44]	@ (8000970 <ColorBuffer_GetByTimeOffset+0xe4>)
 8000944:	681a      	ldr	r2, [r3, #0]
 8000946:	4613      	mov	r3, r2
 8000948:	005b      	lsls	r3, r3, #1
 800094a:	4413      	add	r3, r2
 800094c:	009b      	lsls	r3, r3, #2
 800094e:	4a06      	ldr	r2, [pc, #24]	@ (8000968 <ColorBuffer_GetByTimeOffset+0xdc>)
 8000950:	4413      	add	r3, r2
 8000952:	e000      	b.n	8000956 <ColorBuffer_GetByTimeOffset+0xca>
    }

    return NULL;
 8000954:	2300      	movs	r3, #0
}
 8000956:	4618      	mov	r0, r3
 8000958:	3720      	adds	r7, #32
 800095a:	46bd      	mov	sp, r7
 800095c:	bd80      	pop	{r7, pc}
 800095e:	bf00      	nop
 8000960:	20000000 	.word	0x20000000
 8000964:	20002318 	.word	0x20002318
 8000968:	200006f8 	.word	0x200006f8
 800096c:	20002320 	.word	0x20002320
 8000970:	2000231c 	.word	0x2000231c

08000974 <crc16_ccitt>:
 * Wartość początkowa: 0x0000
 * Wartość końcowa XOR: 0x0000
 * Odbicie bitów: brak
 */
uint16_t crc16_ccitt(const uint8_t* buffer, size_t size)
{
 8000974:	b480      	push	{r7}
 8000976:	b085      	sub	sp, #20
 8000978:	af00      	add	r7, sp, #0
 800097a:	6078      	str	r0, [r7, #4]
 800097c:	6039      	str	r1, [r7, #0]
    uint16_t crc = 0;  // Wartość początkowa: 0x0000
 800097e:	2300      	movs	r3, #0
 8000980:	81fb      	strh	r3, [r7, #14]
    while (size-- > 0)
 8000982:	e014      	b.n	80009ae <crc16_ccitt+0x3a>
    {
    	crc = (crc << 8) ^ ccitt_hash[((crc >> 8) ^ *(buffer++)) & 0x00FF];
 8000984:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000988:	021b      	lsls	r3, r3, #8
 800098a:	b21a      	sxth	r2, r3
 800098c:	89fb      	ldrh	r3, [r7, #14]
 800098e:	0a1b      	lsrs	r3, r3, #8
 8000990:	b29b      	uxth	r3, r3
 8000992:	4618      	mov	r0, r3
 8000994:	687b      	ldr	r3, [r7, #4]
 8000996:	1c59      	adds	r1, r3, #1
 8000998:	6079      	str	r1, [r7, #4]
 800099a:	781b      	ldrb	r3, [r3, #0]
 800099c:	4043      	eors	r3, r0
 800099e:	b2db      	uxtb	r3, r3
 80009a0:	4909      	ldr	r1, [pc, #36]	@ (80009c8 <crc16_ccitt+0x54>)
 80009a2:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80009a6:	b21b      	sxth	r3, r3
 80009a8:	4053      	eors	r3, r2
 80009aa:	b21b      	sxth	r3, r3
 80009ac:	81fb      	strh	r3, [r7, #14]
    while (size-- > 0)
 80009ae:	683b      	ldr	r3, [r7, #0]
 80009b0:	1e5a      	subs	r2, r3, #1
 80009b2:	603a      	str	r2, [r7, #0]
 80009b4:	2b00      	cmp	r3, #0
 80009b6:	d1e5      	bne.n	8000984 <crc16_ccitt+0x10>
    }
    return crc;  // Brak końcowego XOR (0x0000)
 80009b8:	89fb      	ldrh	r3, [r7, #14]
 80009ba:	4618      	mov	r0, r3
 80009bc:	3714      	adds	r7, #20
 80009be:	46bd      	mov	sp, r7
 80009c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009c4:	4770      	bx	lr
 80009c6:	bf00      	nop
 80009c8:	0800a3e8 	.word	0x0800a3e8

080009cc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80009cc:	b580      	push	{r7, lr}
 80009ce:	b082      	sub	sp, #8
 80009d0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80009d2:	2300      	movs	r3, #0
 80009d4:	607b      	str	r3, [r7, #4]
 80009d6:	4b10      	ldr	r3, [pc, #64]	@ (8000a18 <MX_DMA_Init+0x4c>)
 80009d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009da:	4a0f      	ldr	r2, [pc, #60]	@ (8000a18 <MX_DMA_Init+0x4c>)
 80009dc:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80009e0:	6313      	str	r3, [r2, #48]	@ 0x30
 80009e2:	4b0d      	ldr	r3, [pc, #52]	@ (8000a18 <MX_DMA_Init+0x4c>)
 80009e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009e6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80009ea:	607b      	str	r3, [r7, #4]
 80009ec:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 80009ee:	2200      	movs	r2, #0
 80009f0:	2100      	movs	r1, #0
 80009f2:	200b      	movs	r0, #11
 80009f4:	f003 faa9 	bl	8003f4a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 80009f8:	200b      	movs	r0, #11
 80009fa:	f003 fac2 	bl	8003f82 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 80009fe:	2200      	movs	r2, #0
 8000a00:	2100      	movs	r1, #0
 8000a02:	2011      	movs	r0, #17
 8000a04:	f003 faa1 	bl	8003f4a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8000a08:	2011      	movs	r0, #17
 8000a0a:	f003 faba 	bl	8003f82 <HAL_NVIC_EnableIRQ>

}
 8000a0e:	bf00      	nop
 8000a10:	3708      	adds	r7, #8
 8000a12:	46bd      	mov	sp, r7
 8000a14:	bd80      	pop	{r7, pc}
 8000a16:	bf00      	nop
 8000a18:	40023800 	.word	0x40023800

08000a1c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000a1c:	b580      	push	{r7, lr}
 8000a1e:	b08a      	sub	sp, #40	@ 0x28
 8000a20:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a22:	f107 0314 	add.w	r3, r7, #20
 8000a26:	2200      	movs	r2, #0
 8000a28:	601a      	str	r2, [r3, #0]
 8000a2a:	605a      	str	r2, [r3, #4]
 8000a2c:	609a      	str	r2, [r3, #8]
 8000a2e:	60da      	str	r2, [r3, #12]
 8000a30:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a32:	2300      	movs	r3, #0
 8000a34:	613b      	str	r3, [r7, #16]
 8000a36:	4b3d      	ldr	r3, [pc, #244]	@ (8000b2c <MX_GPIO_Init+0x110>)
 8000a38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a3a:	4a3c      	ldr	r2, [pc, #240]	@ (8000b2c <MX_GPIO_Init+0x110>)
 8000a3c:	f043 0304 	orr.w	r3, r3, #4
 8000a40:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a42:	4b3a      	ldr	r3, [pc, #232]	@ (8000b2c <MX_GPIO_Init+0x110>)
 8000a44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a46:	f003 0304 	and.w	r3, r3, #4
 8000a4a:	613b      	str	r3, [r7, #16]
 8000a4c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000a4e:	2300      	movs	r3, #0
 8000a50:	60fb      	str	r3, [r7, #12]
 8000a52:	4b36      	ldr	r3, [pc, #216]	@ (8000b2c <MX_GPIO_Init+0x110>)
 8000a54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a56:	4a35      	ldr	r2, [pc, #212]	@ (8000b2c <MX_GPIO_Init+0x110>)
 8000a58:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000a5c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a5e:	4b33      	ldr	r3, [pc, #204]	@ (8000b2c <MX_GPIO_Init+0x110>)
 8000a60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a62:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000a66:	60fb      	str	r3, [r7, #12]
 8000a68:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a6a:	2300      	movs	r3, #0
 8000a6c:	60bb      	str	r3, [r7, #8]
 8000a6e:	4b2f      	ldr	r3, [pc, #188]	@ (8000b2c <MX_GPIO_Init+0x110>)
 8000a70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a72:	4a2e      	ldr	r2, [pc, #184]	@ (8000b2c <MX_GPIO_Init+0x110>)
 8000a74:	f043 0301 	orr.w	r3, r3, #1
 8000a78:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a7a:	4b2c      	ldr	r3, [pc, #176]	@ (8000b2c <MX_GPIO_Init+0x110>)
 8000a7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a7e:	f003 0301 	and.w	r3, r3, #1
 8000a82:	60bb      	str	r3, [r7, #8]
 8000a84:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a86:	2300      	movs	r3, #0
 8000a88:	607b      	str	r3, [r7, #4]
 8000a8a:	4b28      	ldr	r3, [pc, #160]	@ (8000b2c <MX_GPIO_Init+0x110>)
 8000a8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a8e:	4a27      	ldr	r2, [pc, #156]	@ (8000b2c <MX_GPIO_Init+0x110>)
 8000a90:	f043 0302 	orr.w	r3, r3, #2
 8000a94:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a96:	4b25      	ldr	r3, [pc, #148]	@ (8000b2c <MX_GPIO_Init+0x110>)
 8000a98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a9a:	f003 0302 	and.w	r3, r3, #2
 8000a9e:	607b      	str	r3, [r7, #4]
 8000aa0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, GPIO_PIN_RESET);
 8000aa2:	2200      	movs	r2, #0
 8000aa4:	2108      	movs	r1, #8
 8000aa6:	4822      	ldr	r0, [pc, #136]	@ (8000b30 <MX_GPIO_Init+0x114>)
 8000aa8:	f003 ffbc 	bl	8004a24 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000aac:	2200      	movs	r2, #0
 8000aae:	2120      	movs	r1, #32
 8000ab0:	4820      	ldr	r0, [pc, #128]	@ (8000b34 <MX_GPIO_Init+0x118>)
 8000ab2:	f003 ffb7 	bl	8004a24 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000ab6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000aba:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000abc:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000ac0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ac2:	2300      	movs	r3, #0
 8000ac4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000ac6:	f107 0314 	add.w	r3, r7, #20
 8000aca:	4619      	mov	r1, r3
 8000acc:	4818      	ldr	r0, [pc, #96]	@ (8000b30 <MX_GPIO_Init+0x114>)
 8000ace:	f003 fdfd 	bl	80046cc <HAL_GPIO_Init>

  /*Configure GPIO pin : PC2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000ad2:	2304      	movs	r3, #4
 8000ad4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000ad6:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000ada:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000adc:	2301      	movs	r3, #1
 8000ade:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000ae0:	f107 0314 	add.w	r3, r7, #20
 8000ae4:	4619      	mov	r1, r3
 8000ae6:	4812      	ldr	r0, [pc, #72]	@ (8000b30 <MX_GPIO_Init+0x114>)
 8000ae8:	f003 fdf0 	bl	80046cc <HAL_GPIO_Init>

  /*Configure GPIO pin : PC3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000aec:	2308      	movs	r3, #8
 8000aee:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000af0:	2301      	movs	r3, #1
 8000af2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000af4:	2300      	movs	r3, #0
 8000af6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000af8:	2300      	movs	r3, #0
 8000afa:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000afc:	f107 0314 	add.w	r3, r7, #20
 8000b00:	4619      	mov	r1, r3
 8000b02:	480b      	ldr	r0, [pc, #44]	@ (8000b30 <MX_GPIO_Init+0x114>)
 8000b04:	f003 fde2 	bl	80046cc <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000b08:	2320      	movs	r3, #32
 8000b0a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b0c:	2301      	movs	r3, #1
 8000b0e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b10:	2300      	movs	r3, #0
 8000b12:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b14:	2300      	movs	r3, #0
 8000b16:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000b18:	f107 0314 	add.w	r3, r7, #20
 8000b1c:	4619      	mov	r1, r3
 8000b1e:	4805      	ldr	r0, [pc, #20]	@ (8000b34 <MX_GPIO_Init+0x118>)
 8000b20:	f003 fdd4 	bl	80046cc <HAL_GPIO_Init>

}
 8000b24:	bf00      	nop
 8000b26:	3728      	adds	r7, #40	@ 0x28
 8000b28:	46bd      	mov	sp, r7
 8000b2a:	bd80      	pop	{r7, pc}
 8000b2c:	40023800 	.word	0x40023800
 8000b30:	40020800 	.word	0x40020800
 8000b34:	40020000 	.word	0x40020000

08000b38 <MX_I2C1_Init>:
DMA_HandleTypeDef hdma_i2c1_rx;
DMA_HandleTypeDef hdma_i2c1_tx;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000b38:	b580      	push	{r7, lr}
 8000b3a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000b3c:	4b12      	ldr	r3, [pc, #72]	@ (8000b88 <MX_I2C1_Init+0x50>)
 8000b3e:	4a13      	ldr	r2, [pc, #76]	@ (8000b8c <MX_I2C1_Init+0x54>)
 8000b40:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000b42:	4b11      	ldr	r3, [pc, #68]	@ (8000b88 <MX_I2C1_Init+0x50>)
 8000b44:	4a12      	ldr	r2, [pc, #72]	@ (8000b90 <MX_I2C1_Init+0x58>)
 8000b46:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000b48:	4b0f      	ldr	r3, [pc, #60]	@ (8000b88 <MX_I2C1_Init+0x50>)
 8000b4a:	2200      	movs	r2, #0
 8000b4c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000b4e:	4b0e      	ldr	r3, [pc, #56]	@ (8000b88 <MX_I2C1_Init+0x50>)
 8000b50:	2200      	movs	r2, #0
 8000b52:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000b54:	4b0c      	ldr	r3, [pc, #48]	@ (8000b88 <MX_I2C1_Init+0x50>)
 8000b56:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000b5a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000b5c:	4b0a      	ldr	r3, [pc, #40]	@ (8000b88 <MX_I2C1_Init+0x50>)
 8000b5e:	2200      	movs	r2, #0
 8000b60:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000b62:	4b09      	ldr	r3, [pc, #36]	@ (8000b88 <MX_I2C1_Init+0x50>)
 8000b64:	2200      	movs	r2, #0
 8000b66:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000b68:	4b07      	ldr	r3, [pc, #28]	@ (8000b88 <MX_I2C1_Init+0x50>)
 8000b6a:	2200      	movs	r2, #0
 8000b6c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000b6e:	4b06      	ldr	r3, [pc, #24]	@ (8000b88 <MX_I2C1_Init+0x50>)
 8000b70:	2200      	movs	r2, #0
 8000b72:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000b74:	4804      	ldr	r0, [pc, #16]	@ (8000b88 <MX_I2C1_Init+0x50>)
 8000b76:	f003 ff6f 	bl	8004a58 <HAL_I2C_Init>
 8000b7a:	4603      	mov	r3, r0
 8000b7c:	2b00      	cmp	r3, #0
 8000b7e:	d001      	beq.n	8000b84 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000b80:	f000 f9ec 	bl	8000f5c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000b84:	bf00      	nop
 8000b86:	bd80      	pop	{r7, pc}
 8000b88:	20002324 	.word	0x20002324
 8000b8c:	40005400 	.word	0x40005400
 8000b90:	000186a0 	.word	0x000186a0

08000b94 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000b94:	b580      	push	{r7, lr}
 8000b96:	b08a      	sub	sp, #40	@ 0x28
 8000b98:	af00      	add	r7, sp, #0
 8000b9a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b9c:	f107 0314 	add.w	r3, r7, #20
 8000ba0:	2200      	movs	r2, #0
 8000ba2:	601a      	str	r2, [r3, #0]
 8000ba4:	605a      	str	r2, [r3, #4]
 8000ba6:	609a      	str	r2, [r3, #8]
 8000ba8:	60da      	str	r2, [r3, #12]
 8000baa:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8000bac:	687b      	ldr	r3, [r7, #4]
 8000bae:	681b      	ldr	r3, [r3, #0]
 8000bb0:	4a50      	ldr	r2, [pc, #320]	@ (8000cf4 <HAL_I2C_MspInit+0x160>)
 8000bb2:	4293      	cmp	r3, r2
 8000bb4:	f040 8099 	bne.w	8000cea <HAL_I2C_MspInit+0x156>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000bb8:	2300      	movs	r3, #0
 8000bba:	613b      	str	r3, [r7, #16]
 8000bbc:	4b4e      	ldr	r3, [pc, #312]	@ (8000cf8 <HAL_I2C_MspInit+0x164>)
 8000bbe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bc0:	4a4d      	ldr	r2, [pc, #308]	@ (8000cf8 <HAL_I2C_MspInit+0x164>)
 8000bc2:	f043 0302 	orr.w	r3, r3, #2
 8000bc6:	6313      	str	r3, [r2, #48]	@ 0x30
 8000bc8:	4b4b      	ldr	r3, [pc, #300]	@ (8000cf8 <HAL_I2C_MspInit+0x164>)
 8000bca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bcc:	f003 0302 	and.w	r3, r3, #2
 8000bd0:	613b      	str	r3, [r7, #16]
 8000bd2:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000bd4:	23c0      	movs	r3, #192	@ 0xc0
 8000bd6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000bd8:	2312      	movs	r3, #18
 8000bda:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bdc:	2300      	movs	r3, #0
 8000bde:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000be0:	2303      	movs	r3, #3
 8000be2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000be4:	2304      	movs	r3, #4
 8000be6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000be8:	f107 0314 	add.w	r3, r7, #20
 8000bec:	4619      	mov	r1, r3
 8000bee:	4843      	ldr	r0, [pc, #268]	@ (8000cfc <HAL_I2C_MspInit+0x168>)
 8000bf0:	f003 fd6c 	bl	80046cc <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000bf4:	2300      	movs	r3, #0
 8000bf6:	60fb      	str	r3, [r7, #12]
 8000bf8:	4b3f      	ldr	r3, [pc, #252]	@ (8000cf8 <HAL_I2C_MspInit+0x164>)
 8000bfa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000bfc:	4a3e      	ldr	r2, [pc, #248]	@ (8000cf8 <HAL_I2C_MspInit+0x164>)
 8000bfe:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000c02:	6413      	str	r3, [r2, #64]	@ 0x40
 8000c04:	4b3c      	ldr	r3, [pc, #240]	@ (8000cf8 <HAL_I2C_MspInit+0x164>)
 8000c06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c08:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000c0c:	60fb      	str	r3, [r7, #12]
 8000c0e:	68fb      	ldr	r3, [r7, #12]

    /* I2C1 DMA Init */
    /* I2C1_RX Init */
    hdma_i2c1_rx.Instance = DMA1_Stream0;
 8000c10:	4b3b      	ldr	r3, [pc, #236]	@ (8000d00 <HAL_I2C_MspInit+0x16c>)
 8000c12:	4a3c      	ldr	r2, [pc, #240]	@ (8000d04 <HAL_I2C_MspInit+0x170>)
 8000c14:	601a      	str	r2, [r3, #0]
    hdma_i2c1_rx.Init.Channel = DMA_CHANNEL_1;
 8000c16:	4b3a      	ldr	r3, [pc, #232]	@ (8000d00 <HAL_I2C_MspInit+0x16c>)
 8000c18:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8000c1c:	605a      	str	r2, [r3, #4]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000c1e:	4b38      	ldr	r3, [pc, #224]	@ (8000d00 <HAL_I2C_MspInit+0x16c>)
 8000c20:	2200      	movs	r2, #0
 8000c22:	609a      	str	r2, [r3, #8]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000c24:	4b36      	ldr	r3, [pc, #216]	@ (8000d00 <HAL_I2C_MspInit+0x16c>)
 8000c26:	2200      	movs	r2, #0
 8000c28:	60da      	str	r2, [r3, #12]
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000c2a:	4b35      	ldr	r3, [pc, #212]	@ (8000d00 <HAL_I2C_MspInit+0x16c>)
 8000c2c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000c30:	611a      	str	r2, [r3, #16]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000c32:	4b33      	ldr	r3, [pc, #204]	@ (8000d00 <HAL_I2C_MspInit+0x16c>)
 8000c34:	2200      	movs	r2, #0
 8000c36:	615a      	str	r2, [r3, #20]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000c38:	4b31      	ldr	r3, [pc, #196]	@ (8000d00 <HAL_I2C_MspInit+0x16c>)
 8000c3a:	2200      	movs	r2, #0
 8000c3c:	619a      	str	r2, [r3, #24]
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 8000c3e:	4b30      	ldr	r3, [pc, #192]	@ (8000d00 <HAL_I2C_MspInit+0x16c>)
 8000c40:	2200      	movs	r2, #0
 8000c42:	61da      	str	r2, [r3, #28]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8000c44:	4b2e      	ldr	r3, [pc, #184]	@ (8000d00 <HAL_I2C_MspInit+0x16c>)
 8000c46:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8000c4a:	621a      	str	r2, [r3, #32]
    hdma_i2c1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000c4c:	4b2c      	ldr	r3, [pc, #176]	@ (8000d00 <HAL_I2C_MspInit+0x16c>)
 8000c4e:	2200      	movs	r2, #0
 8000c50:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 8000c52:	482b      	ldr	r0, [pc, #172]	@ (8000d00 <HAL_I2C_MspInit+0x16c>)
 8000c54:	f003 f9b0 	bl	8003fb8 <HAL_DMA_Init>
 8000c58:	4603      	mov	r3, r0
 8000c5a:	2b00      	cmp	r3, #0
 8000c5c:	d001      	beq.n	8000c62 <HAL_I2C_MspInit+0xce>
    {
      Error_Handler();
 8000c5e:	f000 f97d 	bl	8000f5c <Error_Handler>
    }

    __HAL_LINKDMA(i2cHandle,hdmarx,hdma_i2c1_rx);
 8000c62:	687b      	ldr	r3, [r7, #4]
 8000c64:	4a26      	ldr	r2, [pc, #152]	@ (8000d00 <HAL_I2C_MspInit+0x16c>)
 8000c66:	639a      	str	r2, [r3, #56]	@ 0x38
 8000c68:	4a25      	ldr	r2, [pc, #148]	@ (8000d00 <HAL_I2C_MspInit+0x16c>)
 8000c6a:	687b      	ldr	r3, [r7, #4]
 8000c6c:	6393      	str	r3, [r2, #56]	@ 0x38

    /* I2C1_TX Init */
    hdma_i2c1_tx.Instance = DMA1_Stream6;
 8000c6e:	4b26      	ldr	r3, [pc, #152]	@ (8000d08 <HAL_I2C_MspInit+0x174>)
 8000c70:	4a26      	ldr	r2, [pc, #152]	@ (8000d0c <HAL_I2C_MspInit+0x178>)
 8000c72:	601a      	str	r2, [r3, #0]
    hdma_i2c1_tx.Init.Channel = DMA_CHANNEL_1;
 8000c74:	4b24      	ldr	r3, [pc, #144]	@ (8000d08 <HAL_I2C_MspInit+0x174>)
 8000c76:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8000c7a:	605a      	str	r2, [r3, #4]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000c7c:	4b22      	ldr	r3, [pc, #136]	@ (8000d08 <HAL_I2C_MspInit+0x174>)
 8000c7e:	2240      	movs	r2, #64	@ 0x40
 8000c80:	609a      	str	r2, [r3, #8]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000c82:	4b21      	ldr	r3, [pc, #132]	@ (8000d08 <HAL_I2C_MspInit+0x174>)
 8000c84:	2200      	movs	r2, #0
 8000c86:	60da      	str	r2, [r3, #12]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000c88:	4b1f      	ldr	r3, [pc, #124]	@ (8000d08 <HAL_I2C_MspInit+0x174>)
 8000c8a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000c8e:	611a      	str	r2, [r3, #16]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000c90:	4b1d      	ldr	r3, [pc, #116]	@ (8000d08 <HAL_I2C_MspInit+0x174>)
 8000c92:	2200      	movs	r2, #0
 8000c94:	615a      	str	r2, [r3, #20]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000c96:	4b1c      	ldr	r3, [pc, #112]	@ (8000d08 <HAL_I2C_MspInit+0x174>)
 8000c98:	2200      	movs	r2, #0
 8000c9a:	619a      	str	r2, [r3, #24]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 8000c9c:	4b1a      	ldr	r3, [pc, #104]	@ (8000d08 <HAL_I2C_MspInit+0x174>)
 8000c9e:	2200      	movs	r2, #0
 8000ca0:	61da      	str	r2, [r3, #28]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8000ca2:	4b19      	ldr	r3, [pc, #100]	@ (8000d08 <HAL_I2C_MspInit+0x174>)
 8000ca4:	2200      	movs	r2, #0
 8000ca6:	621a      	str	r2, [r3, #32]
    hdma_i2c1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000ca8:	4b17      	ldr	r3, [pc, #92]	@ (8000d08 <HAL_I2C_MspInit+0x174>)
 8000caa:	2200      	movs	r2, #0
 8000cac:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 8000cae:	4816      	ldr	r0, [pc, #88]	@ (8000d08 <HAL_I2C_MspInit+0x174>)
 8000cb0:	f003 f982 	bl	8003fb8 <HAL_DMA_Init>
 8000cb4:	4603      	mov	r3, r0
 8000cb6:	2b00      	cmp	r3, #0
 8000cb8:	d001      	beq.n	8000cbe <HAL_I2C_MspInit+0x12a>
    {
      Error_Handler();
 8000cba:	f000 f94f 	bl	8000f5c <Error_Handler>
    }

    __HAL_LINKDMA(i2cHandle,hdmatx,hdma_i2c1_tx);
 8000cbe:	687b      	ldr	r3, [r7, #4]
 8000cc0:	4a11      	ldr	r2, [pc, #68]	@ (8000d08 <HAL_I2C_MspInit+0x174>)
 8000cc2:	635a      	str	r2, [r3, #52]	@ 0x34
 8000cc4:	4a10      	ldr	r2, [pc, #64]	@ (8000d08 <HAL_I2C_MspInit+0x174>)
 8000cc6:	687b      	ldr	r3, [r7, #4]
 8000cc8:	6393      	str	r3, [r2, #56]	@ 0x38

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8000cca:	2200      	movs	r2, #0
 8000ccc:	2100      	movs	r1, #0
 8000cce:	201f      	movs	r0, #31
 8000cd0:	f003 f93b 	bl	8003f4a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8000cd4:	201f      	movs	r0, #31
 8000cd6:	f003 f954 	bl	8003f82 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 8000cda:	2200      	movs	r2, #0
 8000cdc:	2100      	movs	r1, #0
 8000cde:	2020      	movs	r0, #32
 8000ce0:	f003 f933 	bl	8003f4a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8000ce4:	2020      	movs	r0, #32
 8000ce6:	f003 f94c 	bl	8003f82 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8000cea:	bf00      	nop
 8000cec:	3728      	adds	r7, #40	@ 0x28
 8000cee:	46bd      	mov	sp, r7
 8000cf0:	bd80      	pop	{r7, pc}
 8000cf2:	bf00      	nop
 8000cf4:	40005400 	.word	0x40005400
 8000cf8:	40023800 	.word	0x40023800
 8000cfc:	40020400 	.word	0x40020400
 8000d00:	20002378 	.word	0x20002378
 8000d04:	40026010 	.word	0x40026010
 8000d08:	200023d8 	.word	0x200023d8
 8000d0c:	400260a0 	.word	0x400260a0

08000d10 <HAL_UART_TxCpltCallback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart){
 8000d10:	b580      	push	{r7, lr}
 8000d12:	b084      	sub	sp, #16
 8000d14:	af00      	add	r7, sp, #0
 8000d16:	6078      	str	r0, [r7, #4]
   if(huart==&huart2){
 8000d18:	687b      	ldr	r3, [r7, #4]
 8000d1a:	4a13      	ldr	r2, [pc, #76]	@ (8000d68 <HAL_UART_TxCpltCallback+0x58>)
 8000d1c:	4293      	cmp	r3, r2
 8000d1e:	d11e      	bne.n	8000d5e <HAL_UART_TxCpltCallback+0x4e>
	   if(UART_TX_Empty!=UART_TX_Busy){
 8000d20:	4b12      	ldr	r3, [pc, #72]	@ (8000d6c <HAL_UART_TxCpltCallback+0x5c>)
 8000d22:	681a      	ldr	r2, [r3, #0]
 8000d24:	4b12      	ldr	r3, [pc, #72]	@ (8000d70 <HAL_UART_TxCpltCallback+0x60>)
 8000d26:	681b      	ldr	r3, [r3, #0]
 8000d28:	429a      	cmp	r2, r3
 8000d2a:	d018      	beq.n	8000d5e <HAL_UART_TxCpltCallback+0x4e>
		   uint8_t tmp=UART_TxBuf[UART_TX_Busy];
 8000d2c:	4b10      	ldr	r3, [pc, #64]	@ (8000d70 <HAL_UART_TxCpltCallback+0x60>)
 8000d2e:	681b      	ldr	r3, [r3, #0]
 8000d30:	4a10      	ldr	r2, [pc, #64]	@ (8000d74 <HAL_UART_TxCpltCallback+0x64>)
 8000d32:	5cd3      	ldrb	r3, [r2, r3]
 8000d34:	73fb      	strb	r3, [r7, #15]
		   UART_TX_Busy++;
 8000d36:	4b0e      	ldr	r3, [pc, #56]	@ (8000d70 <HAL_UART_TxCpltCallback+0x60>)
 8000d38:	681b      	ldr	r3, [r3, #0]
 8000d3a:	3301      	adds	r3, #1
 8000d3c:	4a0c      	ldr	r2, [pc, #48]	@ (8000d70 <HAL_UART_TxCpltCallback+0x60>)
 8000d3e:	6013      	str	r3, [r2, #0]
		   if(UART_TX_Busy >= UART_TXBUF_LEN)UART_TX_Busy=0;
 8000d40:	4b0b      	ldr	r3, [pc, #44]	@ (8000d70 <HAL_UART_TxCpltCallback+0x60>)
 8000d42:	681b      	ldr	r3, [r3, #0]
 8000d44:	f5b3 6fbd 	cmp.w	r3, #1512	@ 0x5e8
 8000d48:	db02      	blt.n	8000d50 <HAL_UART_TxCpltCallback+0x40>
 8000d4a:	4b09      	ldr	r3, [pc, #36]	@ (8000d70 <HAL_UART_TxCpltCallback+0x60>)
 8000d4c:	2200      	movs	r2, #0
 8000d4e:	601a      	str	r2, [r3, #0]
		   HAL_UART_Transmit_IT(&huart2, &tmp, 1);
 8000d50:	f107 030f 	add.w	r3, r7, #15
 8000d54:	2201      	movs	r2, #1
 8000d56:	4619      	mov	r1, r3
 8000d58:	4803      	ldr	r0, [pc, #12]	@ (8000d68 <HAL_UART_TxCpltCallback+0x58>)
 8000d5a:	f007 fe2d 	bl	80089b8 <HAL_UART_Transmit_IT>
	   }
   }
}
 8000d5e:	bf00      	nop
 8000d60:	3710      	adds	r7, #16
 8000d62:	46bd      	mov	sp, r7
 8000d64:	bd80      	pop	{r7, pc}
 8000d66:	bf00      	nop
 8000d68:	200025bc 	.word	0x200025bc
 8000d6c:	200006e8 	.word	0x200006e8
 8000d70:	200006ec 	.word	0x200006ec
 8000d74:	20000080 	.word	0x20000080

08000d78 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 8000d78:	b580      	push	{r7, lr}
 8000d7a:	b082      	sub	sp, #8
 8000d7c:	af00      	add	r7, sp, #0
 8000d7e:	6078      	str	r0, [r7, #4]
	 if(huart==&huart2){
 8000d80:	687b      	ldr	r3, [r7, #4]
 8000d82:	4a0e      	ldr	r2, [pc, #56]	@ (8000dbc <HAL_UART_RxCpltCallback+0x44>)
 8000d84:	4293      	cmp	r3, r2
 8000d86:	d114      	bne.n	8000db2 <HAL_UART_RxCpltCallback+0x3a>
		 UART_RX_Empty++;
 8000d88:	4b0d      	ldr	r3, [pc, #52]	@ (8000dc0 <HAL_UART_RxCpltCallback+0x48>)
 8000d8a:	681b      	ldr	r3, [r3, #0]
 8000d8c:	3301      	adds	r3, #1
 8000d8e:	4a0c      	ldr	r2, [pc, #48]	@ (8000dc0 <HAL_UART_RxCpltCallback+0x48>)
 8000d90:	6013      	str	r3, [r2, #0]
		 if(UART_RX_Empty>=UART_RXBUF_LEN)UART_RX_Empty=0;
 8000d92:	4b0b      	ldr	r3, [pc, #44]	@ (8000dc0 <HAL_UART_RxCpltCallback+0x48>)
 8000d94:	681b      	ldr	r3, [r3, #0]
 8000d96:	2b7f      	cmp	r3, #127	@ 0x7f
 8000d98:	dd02      	ble.n	8000da0 <HAL_UART_RxCpltCallback+0x28>
 8000d9a:	4b09      	ldr	r3, [pc, #36]	@ (8000dc0 <HAL_UART_RxCpltCallback+0x48>)
 8000d9c:	2200      	movs	r2, #0
 8000d9e:	601a      	str	r2, [r3, #0]
		 HAL_UART_Receive_IT(&huart2,&UART_RxBuf[UART_RX_Empty],1);
 8000da0:	4b07      	ldr	r3, [pc, #28]	@ (8000dc0 <HAL_UART_RxCpltCallback+0x48>)
 8000da2:	681b      	ldr	r3, [r3, #0]
 8000da4:	4a07      	ldr	r2, [pc, #28]	@ (8000dc4 <HAL_UART_RxCpltCallback+0x4c>)
 8000da6:	4413      	add	r3, r2
 8000da8:	2201      	movs	r2, #1
 8000daa:	4619      	mov	r1, r3
 8000dac:	4803      	ldr	r0, [pc, #12]	@ (8000dbc <HAL_UART_RxCpltCallback+0x44>)
 8000dae:	f007 fe39 	bl	8008a24 <HAL_UART_Receive_IT>

	 }
}
 8000db2:	bf00      	nop
 8000db4:	3708      	adds	r7, #8
 8000db6:	46bd      	mov	sp, r7
 8000db8:	bd80      	pop	{r7, pc}
 8000dba:	bf00      	nop
 8000dbc:	200025bc 	.word	0x200025bc
 8000dc0:	200006f0 	.word	0x200006f0
 8000dc4:	20000668 	.word	0x20000668

08000dc8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000dc8:	b580      	push	{r7, lr}
 8000dca:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000dcc:	f002 ff4c 	bl	8003c68 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000dd0:	f000 f826 	bl	8000e20 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000dd4:	f7ff fe22 	bl	8000a1c <MX_GPIO_Init>
  MX_DMA_Init();
 8000dd8:	f7ff fdf8 	bl	80009cc <MX_DMA_Init>
  MX_USART2_UART_Init();
 8000ddc:	f002 fea0 	bl	8003b20 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8000de0:	f7ff feaa 	bl	8000b38 <MX_I2C1_Init>
  MX_TIM3_Init();
 8000de4:	f002 fe26 	bl	8003a34 <MX_TIM3_Init>
  TCS34725_Init(&hi2c1);
 8000de8:	4808      	ldr	r0, [pc, #32]	@ (8000e0c <main+0x44>)
 8000dea:	f002 fdb7 	bl	800395c <TCS34725_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim3);
 8000dee:	4808      	ldr	r0, [pc, #32]	@ (8000e10 <main+0x48>)
 8000df0:	f007 f972 	bl	80080d8 <HAL_TIM_Base_Start_IT>
  HAL_UART_Receive_IT(&huart2,&UART_RxBuf[0],1);
 8000df4:	2201      	movs	r2, #1
 8000df6:	4907      	ldr	r1, [pc, #28]	@ (8000e14 <main+0x4c>)
 8000df8:	4807      	ldr	r0, [pc, #28]	@ (8000e18 <main+0x50>)
 8000dfa:	f007 fe13 	bl	8008a24 <HAL_UART_Receive_IT>
  UART_TX_FSend("STM INIT\n");
 8000dfe:	4807      	ldr	r0, [pc, #28]	@ (8000e1c <main+0x54>)
 8000e00:	f7ff fc3e 	bl	8000680 <UART_TX_FSend>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
   //Przetwarzanie znakow ktore przychodza do bufora kolejki UART
    process_protocol_data();
 8000e04:	f001 fca0 	bl	8002748 <process_protocol_data>
 8000e08:	e7fc      	b.n	8000e04 <main+0x3c>
 8000e0a:	bf00      	nop
 8000e0c:	20002324 	.word	0x20002324
 8000e10:	20002574 	.word	0x20002574
 8000e14:	20000668 	.word	0x20000668
 8000e18:	200025bc 	.word	0x200025bc
 8000e1c:	0800a2ac 	.word	0x0800a2ac

08000e20 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000e20:	b580      	push	{r7, lr}
 8000e22:	b094      	sub	sp, #80	@ 0x50
 8000e24:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000e26:	f107 031c 	add.w	r3, r7, #28
 8000e2a:	2234      	movs	r2, #52	@ 0x34
 8000e2c:	2100      	movs	r1, #0
 8000e2e:	4618      	mov	r0, r3
 8000e30:	f008 fd9e 	bl	8009970 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000e34:	f107 0308 	add.w	r3, r7, #8
 8000e38:	2200      	movs	r2, #0
 8000e3a:	601a      	str	r2, [r3, #0]
 8000e3c:	605a      	str	r2, [r3, #4]
 8000e3e:	609a      	str	r2, [r3, #8]
 8000e40:	60da      	str	r2, [r3, #12]
 8000e42:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000e44:	2300      	movs	r3, #0
 8000e46:	607b      	str	r3, [r7, #4]
 8000e48:	4b2a      	ldr	r3, [pc, #168]	@ (8000ef4 <SystemClock_Config+0xd4>)
 8000e4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e4c:	4a29      	ldr	r2, [pc, #164]	@ (8000ef4 <SystemClock_Config+0xd4>)
 8000e4e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000e52:	6413      	str	r3, [r2, #64]	@ 0x40
 8000e54:	4b27      	ldr	r3, [pc, #156]	@ (8000ef4 <SystemClock_Config+0xd4>)
 8000e56:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e58:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000e5c:	607b      	str	r3, [r7, #4]
 8000e5e:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000e60:	2300      	movs	r3, #0
 8000e62:	603b      	str	r3, [r7, #0]
 8000e64:	4b24      	ldr	r3, [pc, #144]	@ (8000ef8 <SystemClock_Config+0xd8>)
 8000e66:	681b      	ldr	r3, [r3, #0]
 8000e68:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000e6c:	4a22      	ldr	r2, [pc, #136]	@ (8000ef8 <SystemClock_Config+0xd8>)
 8000e6e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000e72:	6013      	str	r3, [r2, #0]
 8000e74:	4b20      	ldr	r3, [pc, #128]	@ (8000ef8 <SystemClock_Config+0xd8>)
 8000e76:	681b      	ldr	r3, [r3, #0]
 8000e78:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000e7c:	603b      	str	r3, [r7, #0]
 8000e7e:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000e80:	2302      	movs	r3, #2
 8000e82:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000e84:	2301      	movs	r3, #1
 8000e86:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000e88:	2310      	movs	r3, #16
 8000e8a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000e8c:	2302      	movs	r3, #2
 8000e8e:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000e90:	2300      	movs	r3, #0
 8000e92:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 8000e94:	2310      	movs	r3, #16
 8000e96:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000e98:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8000e9c:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000e9e:	2304      	movs	r3, #4
 8000ea0:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000ea2:	2302      	movs	r3, #2
 8000ea4:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000ea6:	2302      	movs	r3, #2
 8000ea8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000eaa:	f107 031c 	add.w	r3, r7, #28
 8000eae:	4618      	mov	r0, r3
 8000eb0:	f006 fe24 	bl	8007afc <HAL_RCC_OscConfig>
 8000eb4:	4603      	mov	r3, r0
 8000eb6:	2b00      	cmp	r3, #0
 8000eb8:	d001      	beq.n	8000ebe <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8000eba:	f000 f84f 	bl	8000f5c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000ebe:	230f      	movs	r3, #15
 8000ec0:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000ec2:	2302      	movs	r3, #2
 8000ec4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000ec6:	2300      	movs	r3, #0
 8000ec8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000eca:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000ece:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000ed0:	2300      	movs	r3, #0
 8000ed2:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000ed4:	f107 0308 	add.w	r3, r7, #8
 8000ed8:	2102      	movs	r1, #2
 8000eda:	4618      	mov	r0, r3
 8000edc:	f006 fac4 	bl	8007468 <HAL_RCC_ClockConfig>
 8000ee0:	4603      	mov	r3, r0
 8000ee2:	2b00      	cmp	r3, #0
 8000ee4:	d001      	beq.n	8000eea <SystemClock_Config+0xca>
  {
    Error_Handler();
 8000ee6:	f000 f839 	bl	8000f5c <Error_Handler>
  }
}
 8000eea:	bf00      	nop
 8000eec:	3750      	adds	r7, #80	@ 0x50
 8000eee:	46bd      	mov	sp, r7
 8000ef0:	bd80      	pop	{r7, pc}
 8000ef2:	bf00      	nop
 8000ef4:	40023800 	.word	0x40023800
 8000ef8:	40007000 	.word	0x40007000

08000efc <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8000efc:	b580      	push	{r7, lr}
 8000efe:	b082      	sub	sp, #8
 8000f00:	af00      	add	r7, sp, #0
 8000f02:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM3){
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	681b      	ldr	r3, [r3, #0]
 8000f08:	4a0f      	ldr	r2, [pc, #60]	@ (8000f48 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 8000f0a:	4293      	cmp	r3, r2
 8000f0c:	d118      	bne.n	8000f40 <HAL_TIM_PeriodElapsedCallback+0x44>
		timer_counter++;
 8000f0e:	4b0f      	ldr	r3, [pc, #60]	@ (8000f4c <HAL_TIM_PeriodElapsedCallback+0x50>)
 8000f10:	681b      	ldr	r3, [r3, #0]
 8000f12:	3301      	adds	r3, #1
 8000f14:	4a0d      	ldr	r2, [pc, #52]	@ (8000f4c <HAL_TIM_PeriodElapsedCallback+0x50>)
 8000f16:	6013      	str	r3, [r2, #0]

		if (timer_counter >= timer_interval) {
 8000f18:	4b0c      	ldr	r3, [pc, #48]	@ (8000f4c <HAL_TIM_PeriodElapsedCallback+0x50>)
 8000f1a:	681a      	ldr	r2, [r3, #0]
 8000f1c:	4b0c      	ldr	r3, [pc, #48]	@ (8000f50 <HAL_TIM_PeriodElapsedCallback+0x54>)
 8000f1e:	681b      	ldr	r3, [r3, #0]
 8000f20:	429a      	cmp	r2, r3
 8000f22:	d30d      	bcc.n	8000f40 <HAL_TIM_PeriodElapsedCallback+0x44>
			// Read sensor data
			TCS34725_ReadRawData(&hi2c1, &colorData);
 8000f24:	490b      	ldr	r1, [pc, #44]	@ (8000f54 <HAL_TIM_PeriodElapsedCallback+0x58>)
 8000f26:	480c      	ldr	r0, [pc, #48]	@ (8000f58 <HAL_TIM_PeriodElapsedCallback+0x5c>)
 8000f28:	f002 fd46 	bl	80039b8 <TCS34725_ReadRawData>

			// Store data in circular buffer with timestamp
			ColorBuffer_Put(&colorData, HAL_GetTick());
 8000f2c:	f002 ff02 	bl	8003d34 <HAL_GetTick>
 8000f30:	4603      	mov	r3, r0
 8000f32:	4619      	mov	r1, r3
 8000f34:	4807      	ldr	r0, [pc, #28]	@ (8000f54 <HAL_TIM_PeriodElapsedCallback+0x58>)
 8000f36:	f7ff fc3b 	bl	80007b0 <ColorBuffer_Put>

			timer_counter=0;
 8000f3a:	4b04      	ldr	r3, [pc, #16]	@ (8000f4c <HAL_TIM_PeriodElapsedCallback+0x50>)
 8000f3c:	2200      	movs	r2, #0
 8000f3e:	601a      	str	r2, [r3, #0]
		}

	}
}
 8000f40:	bf00      	nop
 8000f42:	3708      	adds	r7, #8
 8000f44:	46bd      	mov	sp, r7
 8000f46:	bd80      	pop	{r7, pc}
 8000f48:	40000400 	.word	0x40000400
 8000f4c:	20002438 	.word	0x20002438
 8000f50:	20000000 	.word	0x20000000
 8000f54:	2000243c 	.word	0x2000243c
 8000f58:	20002324 	.word	0x20002324

08000f5c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000f5c:	b480      	push	{r7}
 8000f5e:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8000f60:	b672      	cpsid	i
}
 8000f62:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000f64:	bf00      	nop
 8000f66:	e7fd      	b.n	8000f64 <Error_Handler+0x8>

08000f68 <format_ans_data>:
 * @param buffer Output buffer
 * @param buffer_size Size of output buffer
 * @param data Pointer to color data
 * @return Number of characters written
 */
static int format_ans_data(char *buffer, size_t buffer_size, TCS34725_Data_t *data) {
 8000f68:	b580      	push	{r7, lr}
 8000f6a:	b088      	sub	sp, #32
 8000f6c:	af04      	add	r7, sp, #16
 8000f6e:	60f8      	str	r0, [r7, #12]
 8000f70:	60b9      	str	r1, [r7, #8]
 8000f72:	607a      	str	r2, [r7, #4]
    return snprintf(buffer, buffer_size, "ANS"
                    "R%010X"
                    "G%010X"
                    "B%010X"
                    "C%010X",
                    data->r, data->g, data->b, data->c);
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	885b      	ldrh	r3, [r3, #2]
    return snprintf(buffer, buffer_size, "ANS"
 8000f78:	4618      	mov	r0, r3
                    data->r, data->g, data->b, data->c);
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	889b      	ldrh	r3, [r3, #4]
    return snprintf(buffer, buffer_size, "ANS"
 8000f7e:	461a      	mov	r2, r3
                    data->r, data->g, data->b, data->c);
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	88db      	ldrh	r3, [r3, #6]
    return snprintf(buffer, buffer_size, "ANS"
 8000f84:	4619      	mov	r1, r3
                    data->r, data->g, data->b, data->c);
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	881b      	ldrh	r3, [r3, #0]
    return snprintf(buffer, buffer_size, "ANS"
 8000f8a:	9302      	str	r3, [sp, #8]
 8000f8c:	9101      	str	r1, [sp, #4]
 8000f8e:	9200      	str	r2, [sp, #0]
 8000f90:	4603      	mov	r3, r0
 8000f92:	4a05      	ldr	r2, [pc, #20]	@ (8000fa8 <format_ans_data+0x40>)
 8000f94:	68b9      	ldr	r1, [r7, #8]
 8000f96:	68f8      	ldr	r0, [r7, #12]
 8000f98:	f008 fc72 	bl	8009880 <sniprintf>
 8000f9c:	4603      	mov	r3, r0
}
 8000f9e:	4618      	mov	r0, r3
 8000fa0:	3710      	adds	r7, #16
 8000fa2:	46bd      	mov	sp, r7
 8000fa4:	bd80      	pop	{r7, pc}
 8000fa6:	bf00      	nop
 8000fa8:	0800a2b8 	.word	0x0800a2b8

08000fac <format_hex_data>:
 * @param buffer Output buffer
 * @param buffer_size Size of output buffer
 * @param data Pointer to color data
 * @return Number of characters written
 */
static int format_hex_data(char *buffer, size_t buffer_size, TCS34725_Data_t *data) {
 8000fac:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8000fb0:	b094      	sub	sp, #80	@ 0x50
 8000fb2:	af04      	add	r7, sp, #16
 8000fb4:	6378      	str	r0, [r7, #52]	@ 0x34
 8000fb6:	6339      	str	r1, [r7, #48]	@ 0x30
 8000fb8:	62fa      	str	r2, [r7, #44]	@ 0x2c
    // Normalize 16-bit values (0-65535) to 8-bit (0-255)
    uint8_t r_norm = (uint8_t)((data->r * 255ULL) / 65535);
 8000fba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000fbc:	885b      	ldrh	r3, [r3, #2]
 8000fbe:	b29b      	uxth	r3, r3
 8000fc0:	2200      	movs	r2, #0
 8000fc2:	4698      	mov	r8, r3
 8000fc4:	4691      	mov	r9, r2
 8000fc6:	4642      	mov	r2, r8
 8000fc8:	464b      	mov	r3, r9
 8000fca:	f04f 0000 	mov.w	r0, #0
 8000fce:	f04f 0100 	mov.w	r1, #0
 8000fd2:	0219      	lsls	r1, r3, #8
 8000fd4:	ea41 6112 	orr.w	r1, r1, r2, lsr #24
 8000fd8:	0210      	lsls	r0, r2, #8
 8000fda:	4602      	mov	r2, r0
 8000fdc:	460b      	mov	r3, r1
 8000fde:	ebb2 0408 	subs.w	r4, r2, r8
 8000fe2:	eb63 0509 	sbc.w	r5, r3, r9
 8000fe6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000fea:	f04f 0300 	mov.w	r3, #0
 8000fee:	4620      	mov	r0, r4
 8000ff0:	4629      	mov	r1, r5
 8000ff2:	f7ff f975 	bl	80002e0 <__aeabi_uldivmod>
 8000ff6:	4602      	mov	r2, r0
 8000ff8:	460b      	mov	r3, r1
 8000ffa:	4613      	mov	r3, r2
 8000ffc:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
    uint8_t g_norm = (uint8_t)((data->g * 255ULL) / 65535);
 8001000:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001002:	889b      	ldrh	r3, [r3, #4]
 8001004:	b29b      	uxth	r3, r3
 8001006:	2200      	movs	r2, #0
 8001008:	469a      	mov	sl, r3
 800100a:	4693      	mov	fp, r2
 800100c:	4652      	mov	r2, sl
 800100e:	465b      	mov	r3, fp
 8001010:	f04f 0000 	mov.w	r0, #0
 8001014:	f04f 0100 	mov.w	r1, #0
 8001018:	0219      	lsls	r1, r3, #8
 800101a:	ea41 6112 	orr.w	r1, r1, r2, lsr #24
 800101e:	0210      	lsls	r0, r2, #8
 8001020:	4602      	mov	r2, r0
 8001022:	460b      	mov	r3, r1
 8001024:	ebb2 010a 	subs.w	r1, r2, sl
 8001028:	6239      	str	r1, [r7, #32]
 800102a:	eb63 030b 	sbc.w	r3, r3, fp
 800102e:	627b      	str	r3, [r7, #36]	@ 0x24
 8001030:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001034:	f04f 0300 	mov.w	r3, #0
 8001038:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800103c:	f7ff f950 	bl	80002e0 <__aeabi_uldivmod>
 8001040:	4602      	mov	r2, r0
 8001042:	460b      	mov	r3, r1
 8001044:	4613      	mov	r3, r2
 8001046:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
    uint8_t b_norm = (uint8_t)((data->b * 255ULL) / 65535);
 800104a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800104c:	88db      	ldrh	r3, [r3, #6]
 800104e:	b29b      	uxth	r3, r3
 8001050:	2200      	movs	r2, #0
 8001052:	61bb      	str	r3, [r7, #24]
 8001054:	61fa      	str	r2, [r7, #28]
 8001056:	e9d7 4506 	ldrd	r4, r5, [r7, #24]
 800105a:	4622      	mov	r2, r4
 800105c:	462b      	mov	r3, r5
 800105e:	f04f 0000 	mov.w	r0, #0
 8001062:	f04f 0100 	mov.w	r1, #0
 8001066:	0219      	lsls	r1, r3, #8
 8001068:	ea41 6112 	orr.w	r1, r1, r2, lsr #24
 800106c:	0210      	lsls	r0, r2, #8
 800106e:	4602      	mov	r2, r0
 8001070:	460b      	mov	r3, r1
 8001072:	4621      	mov	r1, r4
 8001074:	1a51      	subs	r1, r2, r1
 8001076:	6139      	str	r1, [r7, #16]
 8001078:	4629      	mov	r1, r5
 800107a:	eb63 0301 	sbc.w	r3, r3, r1
 800107e:	617b      	str	r3, [r7, #20]
 8001080:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001084:	f04f 0300 	mov.w	r3, #0
 8001088:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800108c:	f7ff f928 	bl	80002e0 <__aeabi_uldivmod>
 8001090:	4602      	mov	r2, r0
 8001092:	460b      	mov	r3, r1
 8001094:	4613      	mov	r3, r2
 8001096:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
    uint8_t c_norm = (uint8_t)((data->c * 255ULL) / 65535);
 800109a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800109c:	881b      	ldrh	r3, [r3, #0]
 800109e:	b29b      	uxth	r3, r3
 80010a0:	2200      	movs	r2, #0
 80010a2:	60bb      	str	r3, [r7, #8]
 80010a4:	60fa      	str	r2, [r7, #12]
 80010a6:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80010aa:	4622      	mov	r2, r4
 80010ac:	462b      	mov	r3, r5
 80010ae:	f04f 0000 	mov.w	r0, #0
 80010b2:	f04f 0100 	mov.w	r1, #0
 80010b6:	0219      	lsls	r1, r3, #8
 80010b8:	ea41 6112 	orr.w	r1, r1, r2, lsr #24
 80010bc:	0210      	lsls	r0, r2, #8
 80010be:	4602      	mov	r2, r0
 80010c0:	460b      	mov	r3, r1
 80010c2:	4621      	mov	r1, r4
 80010c4:	1a51      	subs	r1, r2, r1
 80010c6:	6039      	str	r1, [r7, #0]
 80010c8:	4629      	mov	r1, r5
 80010ca:	eb63 0301 	sbc.w	r3, r3, r1
 80010ce:	607b      	str	r3, [r7, #4]
 80010d0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80010d4:	f04f 0300 	mov.w	r3, #0
 80010d8:	e9d7 0100 	ldrd	r0, r1, [r7]
 80010dc:	f7ff f900 	bl	80002e0 <__aeabi_uldivmod>
 80010e0:	4602      	mov	r2, r0
 80010e2:	460b      	mov	r3, r1
 80010e4:	4613      	mov	r3, r2
 80010e6:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c

    return snprintf(buffer, buffer_size, "HEX%02X%02X%02X%02X",
 80010ea:	f897 003f 	ldrb.w	r0, [r7, #63]	@ 0x3f
 80010ee:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 80010f2:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 80010f6:	f897 103c 	ldrb.w	r1, [r7, #60]	@ 0x3c
 80010fa:	9102      	str	r1, [sp, #8]
 80010fc:	9201      	str	r2, [sp, #4]
 80010fe:	9300      	str	r3, [sp, #0]
 8001100:	4603      	mov	r3, r0
 8001102:	4a05      	ldr	r2, [pc, #20]	@ (8001118 <format_hex_data+0x16c>)
 8001104:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8001106:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8001108:	f008 fbba 	bl	8009880 <sniprintf>
 800110c:	4603      	mov	r3, r0
                    r_norm, g_norm, b_norm, c_norm);
}
 800110e:	4618      	mov	r0, r3
 8001110:	3740      	adds	r7, #64	@ 0x40
 8001112:	46bd      	mov	sp, r7
 8001114:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001118:	0800a2d4 	.word	0x0800a2d4

0800111c <convert_char_to_int>:
/**
 * @brief Konwertuje string cyfr ASCII na liczbę całkowitą
 * @param str Wskaźnik do stringu z cyframi ASCII
 * @return Przekonwertowana wartość lub -1 w przypadku błędu
 */
int convert_char_to_int(char *str) {
 800111c:	b580      	push	{r7, lr}
 800111e:	b086      	sub	sp, #24
 8001120:	af00      	add	r7, sp, #0
 8001122:	6078      	str	r0, [r7, #4]
	int result = 0;
 8001124:	2300      	movs	r3, #0
 8001126:	617b      	str	r3, [r7, #20]
	int len = strlen(str);
 8001128:	6878      	ldr	r0, [r7, #4]
 800112a:	f7ff f87b 	bl	8000224 <strlen>
 800112e:	4603      	mov	r3, r0
 8001130:	60fb      	str	r3, [r7, #12]
	for (int i = 0; i < len; i++) {
 8001132:	2300      	movs	r3, #0
 8001134:	613b      	str	r3, [r7, #16]
 8001136:	e01e      	b.n	8001176 <convert_char_to_int+0x5a>
		if (str[i] < '0' || str[i] > '9') {
 8001138:	693b      	ldr	r3, [r7, #16]
 800113a:	687a      	ldr	r2, [r7, #4]
 800113c:	4413      	add	r3, r2
 800113e:	781b      	ldrb	r3, [r3, #0]
 8001140:	2b2f      	cmp	r3, #47	@ 0x2f
 8001142:	d905      	bls.n	8001150 <convert_char_to_int+0x34>
 8001144:	693b      	ldr	r3, [r7, #16]
 8001146:	687a      	ldr	r2, [r7, #4]
 8001148:	4413      	add	r3, r2
 800114a:	781b      	ldrb	r3, [r3, #0]
 800114c:	2b39      	cmp	r3, #57	@ 0x39
 800114e:	d902      	bls.n	8001156 <convert_char_to_int+0x3a>
			return -1; // Nie cyfra
 8001150:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001154:	e014      	b.n	8001180 <convert_char_to_int+0x64>
		}
		result = result * 10 + (str[i] - '0');
 8001156:	697a      	ldr	r2, [r7, #20]
 8001158:	4613      	mov	r3, r2
 800115a:	009b      	lsls	r3, r3, #2
 800115c:	4413      	add	r3, r2
 800115e:	005b      	lsls	r3, r3, #1
 8001160:	4619      	mov	r1, r3
 8001162:	693b      	ldr	r3, [r7, #16]
 8001164:	687a      	ldr	r2, [r7, #4]
 8001166:	4413      	add	r3, r2
 8001168:	781b      	ldrb	r3, [r3, #0]
 800116a:	3b30      	subs	r3, #48	@ 0x30
 800116c:	440b      	add	r3, r1
 800116e:	617b      	str	r3, [r7, #20]
	for (int i = 0; i < len; i++) {
 8001170:	693b      	ldr	r3, [r7, #16]
 8001172:	3301      	adds	r3, #1
 8001174:	613b      	str	r3, [r7, #16]
 8001176:	693a      	ldr	r2, [r7, #16]
 8001178:	68fb      	ldr	r3, [r7, #12]
 800117a:	429a      	cmp	r2, r3
 800117c:	dbdc      	blt.n	8001138 <convert_char_to_int+0x1c>
	}
	return result;
 800117e:	697b      	ldr	r3, [r7, #20]
}
 8001180:	4618      	mov	r0, r3
 8001182:	3718      	adds	r7, #24
 8001184:	46bd      	mov	sp, r7
 8001186:	bd80      	pop	{r7, pc}

08001188 <convert_hex_to_int>:
 * @brief Konwertuje string heksadecymalny ASCII na liczbę całkowitą
 * @param hex_str Wskaźnik do stringu hex (bez prefiksu 0x)
 * @param len Długość stringu hex
 * @return Przekonwertowana wartość lub 0 w przypadku błędu
 */
uint16_t convert_hex_to_int(const char *hex_str, size_t len) {
 8001188:	b480      	push	{r7}
 800118a:	b085      	sub	sp, #20
 800118c:	af00      	add	r7, sp, #0
 800118e:	6078      	str	r0, [r7, #4]
 8001190:	6039      	str	r1, [r7, #0]
	uint16_t result = 0;
 8001192:	2300      	movs	r3, #0
 8001194:	81fb      	strh	r3, [r7, #14]
	for (size_t i = 0; i < len; i++) {
 8001196:	2300      	movs	r3, #0
 8001198:	60bb      	str	r3, [r7, #8]
 800119a:	e035      	b.n	8001208 <convert_hex_to_int+0x80>
		result <<= 4;
 800119c:	89fb      	ldrh	r3, [r7, #14]
 800119e:	011b      	lsls	r3, r3, #4
 80011a0:	81fb      	strh	r3, [r7, #14]
		if (hex_str[i] >= '0' && hex_str[i] <= '9') {
 80011a2:	687a      	ldr	r2, [r7, #4]
 80011a4:	68bb      	ldr	r3, [r7, #8]
 80011a6:	4413      	add	r3, r2
 80011a8:	781b      	ldrb	r3, [r3, #0]
 80011aa:	2b2f      	cmp	r3, #47	@ 0x2f
 80011ac:	d910      	bls.n	80011d0 <convert_hex_to_int+0x48>
 80011ae:	687a      	ldr	r2, [r7, #4]
 80011b0:	68bb      	ldr	r3, [r7, #8]
 80011b2:	4413      	add	r3, r2
 80011b4:	781b      	ldrb	r3, [r3, #0]
 80011b6:	2b39      	cmp	r3, #57	@ 0x39
 80011b8:	d80a      	bhi.n	80011d0 <convert_hex_to_int+0x48>
			result += hex_str[i] - '0';
 80011ba:	687a      	ldr	r2, [r7, #4]
 80011bc:	68bb      	ldr	r3, [r7, #8]
 80011be:	4413      	add	r3, r2
 80011c0:	781b      	ldrb	r3, [r3, #0]
 80011c2:	461a      	mov	r2, r3
 80011c4:	89fb      	ldrh	r3, [r7, #14]
 80011c6:	4413      	add	r3, r2
 80011c8:	b29b      	uxth	r3, r3
 80011ca:	3b30      	subs	r3, #48	@ 0x30
 80011cc:	81fb      	strh	r3, [r7, #14]
 80011ce:	e018      	b.n	8001202 <convert_hex_to_int+0x7a>
		} else if (hex_str[i] >= 'A' && hex_str[i] <= 'F') {
 80011d0:	687a      	ldr	r2, [r7, #4]
 80011d2:	68bb      	ldr	r3, [r7, #8]
 80011d4:	4413      	add	r3, r2
 80011d6:	781b      	ldrb	r3, [r3, #0]
 80011d8:	2b40      	cmp	r3, #64	@ 0x40
 80011da:	d910      	bls.n	80011fe <convert_hex_to_int+0x76>
 80011dc:	687a      	ldr	r2, [r7, #4]
 80011de:	68bb      	ldr	r3, [r7, #8]
 80011e0:	4413      	add	r3, r2
 80011e2:	781b      	ldrb	r3, [r3, #0]
 80011e4:	2b46      	cmp	r3, #70	@ 0x46
 80011e6:	d80a      	bhi.n	80011fe <convert_hex_to_int+0x76>
			result += hex_str[i] - 'A' + 10;
 80011e8:	687a      	ldr	r2, [r7, #4]
 80011ea:	68bb      	ldr	r3, [r7, #8]
 80011ec:	4413      	add	r3, r2
 80011ee:	781b      	ldrb	r3, [r3, #0]
 80011f0:	461a      	mov	r2, r3
 80011f2:	89fb      	ldrh	r3, [r7, #14]
 80011f4:	4413      	add	r3, r2
 80011f6:	b29b      	uxth	r3, r3
 80011f8:	3b37      	subs	r3, #55	@ 0x37
 80011fa:	81fb      	strh	r3, [r7, #14]
 80011fc:	e001      	b.n	8001202 <convert_hex_to_int+0x7a>
		} else {
			return 0; // Bląd konwersji hex
 80011fe:	2300      	movs	r3, #0
 8001200:	e007      	b.n	8001212 <convert_hex_to_int+0x8a>
	for (size_t i = 0; i < len; i++) {
 8001202:	68bb      	ldr	r3, [r7, #8]
 8001204:	3301      	adds	r3, #1
 8001206:	60bb      	str	r3, [r7, #8]
 8001208:	68ba      	ldr	r2, [r7, #8]
 800120a:	683b      	ldr	r3, [r7, #0]
 800120c:	429a      	cmp	r2, r3
 800120e:	d3c5      	bcc.n	800119c <convert_hex_to_int+0x14>
		}
	}
	return result;
 8001210:	89fb      	ldrh	r3, [r7, #14]
}
 8001212:	4618      	mov	r0, r3
 8001214:	3714      	adds	r7, #20
 8001216:	46bd      	mov	sp, r7
 8001218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800121c:	4770      	bx	lr
	...

08001220 <hex_decode_string>:
 * @param hex_str Input hex string (e.g., "5354415254")
 * @param output Output buffer for decoded bytes
 * @param output_size Size of output buffer
 * @return Number of decoded bytes, or -1 on error
 */
int hex_decode_string(const char *hex_str, char *output, size_t output_size) {
 8001220:	b580      	push	{r7, lr}
 8001222:	b08a      	sub	sp, #40	@ 0x28
 8001224:	af00      	add	r7, sp, #0
 8001226:	60f8      	str	r0, [r7, #12]
 8001228:	60b9      	str	r1, [r7, #8]
 800122a:	607a      	str	r2, [r7, #4]
    if (!hex_str || !output || output_size == 0) {
 800122c:	68fb      	ldr	r3, [r7, #12]
 800122e:	2b00      	cmp	r3, #0
 8001230:	d005      	beq.n	800123e <hex_decode_string+0x1e>
 8001232:	68bb      	ldr	r3, [r7, #8]
 8001234:	2b00      	cmp	r3, #0
 8001236:	d002      	beq.n	800123e <hex_decode_string+0x1e>
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	2b00      	cmp	r3, #0
 800123c:	d102      	bne.n	8001244 <hex_decode_string+0x24>
        return -1;
 800123e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001242:	e051      	b.n	80012e8 <hex_decode_string+0xc8>
    }

    size_t hex_len = strlen(hex_str);
 8001244:	68f8      	ldr	r0, [r7, #12]
 8001246:	f7fe ffed 	bl	8000224 <strlen>
 800124a:	6238      	str	r0, [r7, #32]
    if (hex_len % 2 != 0) {
 800124c:	6a3b      	ldr	r3, [r7, #32]
 800124e:	f003 0301 	and.w	r3, r3, #1
 8001252:	2b00      	cmp	r3, #0
 8001254:	d002      	beq.n	800125c <hex_decode_string+0x3c>
        return -1; // Hex string must have even length
 8001256:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800125a:	e045      	b.n	80012e8 <hex_decode_string+0xc8>
    }

    size_t byte_count = hex_len / 2;
 800125c:	6a3b      	ldr	r3, [r7, #32]
 800125e:	085b      	lsrs	r3, r3, #1
 8001260:	61fb      	str	r3, [r7, #28]
    if (byte_count >= output_size) {
 8001262:	69fa      	ldr	r2, [r7, #28]
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	429a      	cmp	r2, r3
 8001268:	d302      	bcc.n	8001270 <hex_decode_string+0x50>
        return -1; // Output buffer too small
 800126a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800126e:	e03b      	b.n	80012e8 <hex_decode_string+0xc8>
    }

    for (size_t i = 0; i < byte_count; i++) {
 8001270:	2300      	movs	r3, #0
 8001272:	627b      	str	r3, [r7, #36]	@ 0x24
 8001274:	e02e      	b.n	80012d4 <hex_decode_string+0xb4>
        char hex_pair[3] = {hex_str[i * 2], hex_str[i * 2 + 1], '\0'};
 8001276:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001278:	005b      	lsls	r3, r3, #1
 800127a:	68fa      	ldr	r2, [r7, #12]
 800127c:	4413      	add	r3, r2
 800127e:	781b      	ldrb	r3, [r3, #0]
 8001280:	753b      	strb	r3, [r7, #20]
 8001282:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001284:	005b      	lsls	r3, r3, #1
 8001286:	3301      	adds	r3, #1
 8001288:	68fa      	ldr	r2, [r7, #12]
 800128a:	4413      	add	r3, r2
 800128c:	781b      	ldrb	r3, [r3, #0]
 800128e:	757b      	strb	r3, [r7, #21]
 8001290:	2300      	movs	r3, #0
 8001292:	75bb      	strb	r3, [r7, #22]
        uint16_t byte_val = convert_hex_to_int(hex_pair, 2);
 8001294:	f107 0314 	add.w	r3, r7, #20
 8001298:	2102      	movs	r1, #2
 800129a:	4618      	mov	r0, r3
 800129c:	f7ff ff74 	bl	8001188 <convert_hex_to_int>
 80012a0:	4603      	mov	r3, r0
 80012a2:	837b      	strh	r3, [r7, #26]
        if (byte_val == 0 && strcmp(hex_pair, "00") != 0) {
 80012a4:	8b7b      	ldrh	r3, [r7, #26]
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	d10b      	bne.n	80012c2 <hex_decode_string+0xa2>
 80012aa:	f107 0314 	add.w	r3, r7, #20
 80012ae:	4910      	ldr	r1, [pc, #64]	@ (80012f0 <hex_decode_string+0xd0>)
 80012b0:	4618      	mov	r0, r3
 80012b2:	f7fe ffad 	bl	8000210 <strcmp>
 80012b6:	4603      	mov	r3, r0
 80012b8:	2b00      	cmp	r3, #0
 80012ba:	d002      	beq.n	80012c2 <hex_decode_string+0xa2>
            return -1; // Invalid hex character
 80012bc:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80012c0:	e012      	b.n	80012e8 <hex_decode_string+0xc8>
        }
        output[i] = (char)byte_val;
 80012c2:	68ba      	ldr	r2, [r7, #8]
 80012c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80012c6:	4413      	add	r3, r2
 80012c8:	8b7a      	ldrh	r2, [r7, #26]
 80012ca:	b2d2      	uxtb	r2, r2
 80012cc:	701a      	strb	r2, [r3, #0]
    for (size_t i = 0; i < byte_count; i++) {
 80012ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80012d0:	3301      	adds	r3, #1
 80012d2:	627b      	str	r3, [r7, #36]	@ 0x24
 80012d4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80012d6:	69fb      	ldr	r3, [r7, #28]
 80012d8:	429a      	cmp	r2, r3
 80012da:	d3cc      	bcc.n	8001276 <hex_decode_string+0x56>
    }

    output[byte_count] = '\0';
 80012dc:	68ba      	ldr	r2, [r7, #8]
 80012de:	69fb      	ldr	r3, [r7, #28]
 80012e0:	4413      	add	r3, r2
 80012e2:	2200      	movs	r2, #0
 80012e4:	701a      	strb	r2, [r3, #0]
    return (int)byte_count;
 80012e6:	69fb      	ldr	r3, [r7, #28]
}
 80012e8:	4618      	mov	r0, r3
 80012ea:	3728      	adds	r7, #40	@ 0x28
 80012ec:	46bd      	mov	sp, r7
 80012ee:	bd80      	pop	{r7, pc}
 80012f0:	0800a2e8 	.word	0x0800a2e8

080012f4 <hex_encode_string>:
 * @param input Input ASCII string
 * @param output Output buffer for hex string
 * @param output_size Size of output buffer
 * @return Number of hex characters written, or -1 on error
 */
int hex_encode_string(const char *input, char *output, size_t output_size) {
 80012f4:	b580      	push	{r7, lr}
 80012f6:	b088      	sub	sp, #32
 80012f8:	af00      	add	r7, sp, #0
 80012fa:	60f8      	str	r0, [r7, #12]
 80012fc:	60b9      	str	r1, [r7, #8]
 80012fe:	607a      	str	r2, [r7, #4]
    if (!input || !output || output_size == 0) {
 8001300:	68fb      	ldr	r3, [r7, #12]
 8001302:	2b00      	cmp	r3, #0
 8001304:	d005      	beq.n	8001312 <hex_encode_string+0x1e>
 8001306:	68bb      	ldr	r3, [r7, #8]
 8001308:	2b00      	cmp	r3, #0
 800130a:	d002      	beq.n	8001312 <hex_encode_string+0x1e>
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	2b00      	cmp	r3, #0
 8001310:	d102      	bne.n	8001318 <hex_encode_string+0x24>
        return -1;
 8001312:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001316:	e02c      	b.n	8001372 <hex_encode_string+0x7e>
    }

    size_t input_len = strlen(input);
 8001318:	68f8      	ldr	r0, [r7, #12]
 800131a:	f7fe ff83 	bl	8000224 <strlen>
 800131e:	61b8      	str	r0, [r7, #24]
    size_t required_size = input_len * 2 + 1; // 2 hex chars per byte + null terminator
 8001320:	69bb      	ldr	r3, [r7, #24]
 8001322:	005b      	lsls	r3, r3, #1
 8001324:	3301      	adds	r3, #1
 8001326:	617b      	str	r3, [r7, #20]

    if (required_size > output_size) {
 8001328:	697a      	ldr	r2, [r7, #20]
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	429a      	cmp	r2, r3
 800132e:	d902      	bls.n	8001336 <hex_encode_string+0x42>
        return -1; // Output buffer too small
 8001330:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001334:	e01d      	b.n	8001372 <hex_encode_string+0x7e>
    }

    for (size_t i = 0; i < input_len; i++) {
 8001336:	2300      	movs	r3, #0
 8001338:	61fb      	str	r3, [r7, #28]
 800133a:	e00e      	b.n	800135a <hex_encode_string+0x66>
        sprintf(&output[i * 2], "%02X", (uint8_t)input[i]);
 800133c:	69fb      	ldr	r3, [r7, #28]
 800133e:	005b      	lsls	r3, r3, #1
 8001340:	68ba      	ldr	r2, [r7, #8]
 8001342:	18d0      	adds	r0, r2, r3
 8001344:	68fa      	ldr	r2, [r7, #12]
 8001346:	69fb      	ldr	r3, [r7, #28]
 8001348:	4413      	add	r3, r2
 800134a:	781b      	ldrb	r3, [r3, #0]
 800134c:	461a      	mov	r2, r3
 800134e:	490b      	ldr	r1, [pc, #44]	@ (800137c <hex_encode_string+0x88>)
 8001350:	f008 facc 	bl	80098ec <siprintf>
    for (size_t i = 0; i < input_len; i++) {
 8001354:	69fb      	ldr	r3, [r7, #28]
 8001356:	3301      	adds	r3, #1
 8001358:	61fb      	str	r3, [r7, #28]
 800135a:	69fa      	ldr	r2, [r7, #28]
 800135c:	69bb      	ldr	r3, [r7, #24]
 800135e:	429a      	cmp	r2, r3
 8001360:	d3ec      	bcc.n	800133c <hex_encode_string+0x48>
    }

    output[input_len * 2] = '\0';
 8001362:	69bb      	ldr	r3, [r7, #24]
 8001364:	005b      	lsls	r3, r3, #1
 8001366:	68ba      	ldr	r2, [r7, #8]
 8001368:	4413      	add	r3, r2
 800136a:	2200      	movs	r2, #0
 800136c:	701a      	strb	r2, [r3, #0]
    return (int)(input_len * 2);
 800136e:	69bb      	ldr	r3, [r7, #24]
 8001370:	005b      	lsls	r3, r3, #1
}
 8001372:	4618      	mov	r0, r3
 8001374:	3720      	adds	r7, #32
 8001376:	46bd      	mov	sp, r7
 8001378:	bd80      	pop	{r7, pc}
 800137a:	bf00      	nop
 800137c:	0800a2ec 	.word	0x0800a2ec

08001380 <parse_command>:
/**
 * @brief Parsuje komendę z stringa i zwraca odpowiadający enum Command
 * @param command_str String z komendą
 * @return Command wartość enum
 */
Command parse_command(const char *command_str) {
 8001380:	b580      	push	{r7, lr}
 8001382:	b082      	sub	sp, #8
 8001384:	af00      	add	r7, sp, #0
 8001386:	6078      	str	r0, [r7, #4]
	if (!command_str) {
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	2b00      	cmp	r3, #0
 800138c:	d102      	bne.n	8001394 <parse_command+0x14>
		return CMD_INVALID;
 800138e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001392:	e076      	b.n	8001482 <parse_command+0x102>
	}

	if (strcmp(command_str, CMD_STR_START) == 0) {
 8001394:	493d      	ldr	r1, [pc, #244]	@ (800148c <parse_command+0x10c>)
 8001396:	6878      	ldr	r0, [r7, #4]
 8001398:	f7fe ff3a 	bl	8000210 <strcmp>
 800139c:	4603      	mov	r3, r0
 800139e:	2b00      	cmp	r3, #0
 80013a0:	d101      	bne.n	80013a6 <parse_command+0x26>
		return START_CMD;
 80013a2:	2300      	movs	r3, #0
 80013a4:	e06d      	b.n	8001482 <parse_command+0x102>
	}
	if (strcmp(command_str, CMD_STR_STOP) == 0) {
 80013a6:	493a      	ldr	r1, [pc, #232]	@ (8001490 <parse_command+0x110>)
 80013a8:	6878      	ldr	r0, [r7, #4]
 80013aa:	f7fe ff31 	bl	8000210 <strcmp>
 80013ae:	4603      	mov	r3, r0
 80013b0:	2b00      	cmp	r3, #0
 80013b2:	d101      	bne.n	80013b8 <parse_command+0x38>
		return STOP_CMD;
 80013b4:	2301      	movs	r3, #1
 80013b6:	e064      	b.n	8001482 <parse_command+0x102>
	}
	if (strcmp(command_str, CMD_STR_SETINT) == 0) {
 80013b8:	4936      	ldr	r1, [pc, #216]	@ (8001494 <parse_command+0x114>)
 80013ba:	6878      	ldr	r0, [r7, #4]
 80013bc:	f7fe ff28 	bl	8000210 <strcmp>
 80013c0:	4603      	mov	r3, r0
 80013c2:	2b00      	cmp	r3, #0
 80013c4:	d101      	bne.n	80013ca <parse_command+0x4a>
		return SETINT_CMD;
 80013c6:	2302      	movs	r3, #2
 80013c8:	e05b      	b.n	8001482 <parse_command+0x102>
	}
	if (strcmp(command_str, CMD_STR_SETGAIN) == 0) {
 80013ca:	4933      	ldr	r1, [pc, #204]	@ (8001498 <parse_command+0x118>)
 80013cc:	6878      	ldr	r0, [r7, #4]
 80013ce:	f7fe ff1f 	bl	8000210 <strcmp>
 80013d2:	4603      	mov	r3, r0
 80013d4:	2b00      	cmp	r3, #0
 80013d6:	d101      	bne.n	80013dc <parse_command+0x5c>
		return SETGAIN_CMD;
 80013d8:	2303      	movs	r3, #3
 80013da:	e052      	b.n	8001482 <parse_command+0x102>
	}
	if (strcmp(command_str, CMD_STR_SETTIME) == 0) {
 80013dc:	492f      	ldr	r1, [pc, #188]	@ (800149c <parse_command+0x11c>)
 80013de:	6878      	ldr	r0, [r7, #4]
 80013e0:	f7fe ff16 	bl	8000210 <strcmp>
 80013e4:	4603      	mov	r3, r0
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	d101      	bne.n	80013ee <parse_command+0x6e>
		return SETTIME_CMD;
 80013ea:	2304      	movs	r3, #4
 80013ec:	e049      	b.n	8001482 <parse_command+0x102>
	}
	if (strcmp(command_str, CMD_STR_GETINT) == 0) {
 80013ee:	492c      	ldr	r1, [pc, #176]	@ (80014a0 <parse_command+0x120>)
 80013f0:	6878      	ldr	r0, [r7, #4]
 80013f2:	f7fe ff0d 	bl	8000210 <strcmp>
 80013f6:	4603      	mov	r3, r0
 80013f8:	2b00      	cmp	r3, #0
 80013fa:	d101      	bne.n	8001400 <parse_command+0x80>
		return GETINT_CMD;
 80013fc:	2306      	movs	r3, #6
 80013fe:	e040      	b.n	8001482 <parse_command+0x102>
	}
	if (strcmp(command_str, CMD_STR_GETGAIN) == 0) {
 8001400:	4928      	ldr	r1, [pc, #160]	@ (80014a4 <parse_command+0x124>)
 8001402:	6878      	ldr	r0, [r7, #4]
 8001404:	f7fe ff04 	bl	8000210 <strcmp>
 8001408:	4603      	mov	r3, r0
 800140a:	2b00      	cmp	r3, #0
 800140c:	d101      	bne.n	8001412 <parse_command+0x92>
		return GETGAIN_CMD;
 800140e:	2307      	movs	r3, #7
 8001410:	e037      	b.n	8001482 <parse_command+0x102>
	}
	if (strcmp(command_str, CMD_STR_GETTIME) == 0) {
 8001412:	4925      	ldr	r1, [pc, #148]	@ (80014a8 <parse_command+0x128>)
 8001414:	6878      	ldr	r0, [r7, #4]
 8001416:	f7fe fefb 	bl	8000210 <strcmp>
 800141a:	4603      	mov	r3, r0
 800141c:	2b00      	cmp	r3, #0
 800141e:	d101      	bne.n	8001424 <parse_command+0xa4>
		return GETTIME_CMD;
 8001420:	2308      	movs	r3, #8
 8001422:	e02e      	b.n	8001482 <parse_command+0x102>
	}
	if (strcmp(command_str, CMD_STR_RDRAW) == 0) {
 8001424:	4921      	ldr	r1, [pc, #132]	@ (80014ac <parse_command+0x12c>)
 8001426:	6878      	ldr	r0, [r7, #4]
 8001428:	f7fe fef2 	bl	8000210 <strcmp>
 800142c:	4603      	mov	r3, r0
 800142e:	2b00      	cmp	r3, #0
 8001430:	d101      	bne.n	8001436 <parse_command+0xb6>
		return RDRAW_CMD;
 8001432:	230a      	movs	r3, #10
 8001434:	e025      	b.n	8001482 <parse_command+0x102>
	}
	if (strcmp(command_str, CMD_STR_RDARC) == 0) {
 8001436:	491e      	ldr	r1, [pc, #120]	@ (80014b0 <parse_command+0x130>)
 8001438:	6878      	ldr	r0, [r7, #4]
 800143a:	f7fe fee9 	bl	8000210 <strcmp>
 800143e:	4603      	mov	r3, r0
 8001440:	2b00      	cmp	r3, #0
 8001442:	d101      	bne.n	8001448 <parse_command+0xc8>
		return RDARC_CMD;
 8001444:	230b      	movs	r3, #11
 8001446:	e01c      	b.n	8001482 <parse_command+0x102>
	}
	if (strcmp(command_str, CMD_STR_RDHEX) == 0) {
 8001448:	491a      	ldr	r1, [pc, #104]	@ (80014b4 <parse_command+0x134>)
 800144a:	6878      	ldr	r0, [r7, #4]
 800144c:	f7fe fee0 	bl	8000210 <strcmp>
 8001450:	4603      	mov	r3, r0
 8001452:	2b00      	cmp	r3, #0
 8001454:	d101      	bne.n	800145a <parse_command+0xda>
		return RDHEX_CMD;
 8001456:	230c      	movs	r3, #12
 8001458:	e013      	b.n	8001482 <parse_command+0x102>
	}
	if (strcmp(command_str, CMD_STR_SETLED) == 0) {
 800145a:	4917      	ldr	r1, [pc, #92]	@ (80014b8 <parse_command+0x138>)
 800145c:	6878      	ldr	r0, [r7, #4]
 800145e:	f7fe fed7 	bl	8000210 <strcmp>
 8001462:	4603      	mov	r3, r0
 8001464:	2b00      	cmp	r3, #0
 8001466:	d101      	bne.n	800146c <parse_command+0xec>
		return SETLED_CMD;
 8001468:	2305      	movs	r3, #5
 800146a:	e00a      	b.n	8001482 <parse_command+0x102>
	}
	if (strcmp(command_str, CMD_STR_GETLED) == 0) {
 800146c:	4913      	ldr	r1, [pc, #76]	@ (80014bc <parse_command+0x13c>)
 800146e:	6878      	ldr	r0, [r7, #4]
 8001470:	f7fe fece 	bl	8000210 <strcmp>
 8001474:	4603      	mov	r3, r0
 8001476:	2b00      	cmp	r3, #0
 8001478:	d101      	bne.n	800147e <parse_command+0xfe>
		return GETLED_CMD;
 800147a:	2309      	movs	r3, #9
 800147c:	e001      	b.n	8001482 <parse_command+0x102>
	}

	return CMD_INVALID;
 800147e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001482:	4618      	mov	r0, r3
 8001484:	3708      	adds	r7, #8
 8001486:	46bd      	mov	sp, r7
 8001488:	bd80      	pop	{r7, pc}
 800148a:	bf00      	nop
 800148c:	0800a2f4 	.word	0x0800a2f4
 8001490:	0800a2fc 	.word	0x0800a2fc
 8001494:	0800a304 	.word	0x0800a304
 8001498:	0800a30c 	.word	0x0800a30c
 800149c:	0800a314 	.word	0x0800a314
 80014a0:	0800a31c 	.word	0x0800a31c
 80014a4:	0800a324 	.word	0x0800a324
 80014a8:	0800a32c 	.word	0x0800a32c
 80014ac:	0800a334 	.word	0x0800a334
 80014b0:	0800a33c 	.word	0x0800a33c
 80014b4:	0800a344 	.word	0x0800a344
 80014b8:	0800a34c 	.word	0x0800a34c
 80014bc:	0800a354 	.word	0x0800a354

080014c0 <get_command_param_len>:
/**
 * @brief Zwraca długość parametrów dla danej komendy
 * @param cmd Command enum
 * @return Długość parametrów w znakach, 0 jeśli komenda nie ma parametrów
 */
uint8_t get_command_param_len(Command cmd) {
 80014c0:	b480      	push	{r7}
 80014c2:	b083      	sub	sp, #12
 80014c4:	af00      	add	r7, sp, #0
 80014c6:	4603      	mov	r3, r0
 80014c8:	71fb      	strb	r3, [r7, #7]
	switch (cmd) {
 80014ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014ce:	3b02      	subs	r3, #2
 80014d0:	2b0a      	cmp	r3, #10
 80014d2:	d825      	bhi.n	8001520 <get_command_param_len+0x60>
 80014d4:	a201      	add	r2, pc, #4	@ (adr r2, 80014dc <get_command_param_len+0x1c>)
 80014d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80014da:	bf00      	nop
 80014dc:	08001509 	.word	0x08001509
 80014e0:	0800150d 	.word	0x0800150d
 80014e4:	08001511 	.word	0x08001511
 80014e8:	0800151d 	.word	0x0800151d
 80014ec:	08001521 	.word	0x08001521
 80014f0:	08001521 	.word	0x08001521
 80014f4:	08001521 	.word	0x08001521
 80014f8:	08001521 	.word	0x08001521
 80014fc:	08001521 	.word	0x08001521
 8001500:	08001515 	.word	0x08001515
 8001504:	08001519 	.word	0x08001519
	case SETINT_CMD:
		return PARAM_LEN_SETINT;
 8001508:	2305      	movs	r3, #5
 800150a:	e00a      	b.n	8001522 <get_command_param_len+0x62>
	case SETGAIN_CMD:
		return PARAM_LEN_SETGAIN;
 800150c:	2301      	movs	r3, #1
 800150e:	e008      	b.n	8001522 <get_command_param_len+0x62>
	case SETTIME_CMD:
		return PARAM_LEN_SETTIME;
 8001510:	2301      	movs	r3, #1
 8001512:	e006      	b.n	8001522 <get_command_param_len+0x62>
	case RDARC_CMD:
		return PARAM_LEN_RDARC;
 8001514:	2305      	movs	r3, #5
 8001516:	e004      	b.n	8001522 <get_command_param_len+0x62>
	case RDHEX_CMD:
		return PARAM_LEN_RDHEX;
 8001518:	2303      	movs	r3, #3
 800151a:	e002      	b.n	8001522 <get_command_param_len+0x62>
	case SETLED_CMD:
		return PARAM_LEN_SETLED;
 800151c:	2301      	movs	r3, #1
 800151e:	e000      	b.n	8001522 <get_command_param_len+0x62>
	case GETGAIN_CMD:
	case GETTIME_CMD:
	case GETLED_CMD:
	case RDRAW_CMD:
	default:
		return 0; // Komendy bez parametrów
 8001520:	2300      	movs	r3, #0
	}
}
 8001522:	4618      	mov	r0, r3
 8001524:	370c      	adds	r7, #12
 8001526:	46bd      	mov	sp, r7
 8001528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800152c:	4770      	bx	lr
 800152e:	bf00      	nop

08001530 <parse_frame>:
 * @param response_buffer Bufor na odpowiedź błędu (jeśli potrzeba)
 * @param response_size Rozmiar bufora odpowiedzi
 * @return ParseResult - wynik parsowania
 */
ParseResult parse_frame(const char *buffer, size_t len, Frame *frame,
		char *response_buffer, size_t response_size) {
 8001530:	b590      	push	{r4, r7, lr}
 8001532:	b0ef      	sub	sp, #444	@ 0x1bc
 8001534:	af04      	add	r7, sp, #16
 8001536:	f507 74d4 	add.w	r4, r7, #424	@ 0x1a8
 800153a:	f5a4 74ce 	sub.w	r4, r4, #412	@ 0x19c
 800153e:	6020      	str	r0, [r4, #0]
 8001540:	f507 70d4 	add.w	r0, r7, #424	@ 0x1a8
 8001544:	f5a0 70d0 	sub.w	r0, r0, #416	@ 0x1a0
 8001548:	6001      	str	r1, [r0, #0]
 800154a:	f507 71d4 	add.w	r1, r7, #424	@ 0x1a8
 800154e:	f5a1 71d2 	sub.w	r1, r1, #420	@ 0x1a4
 8001552:	600a      	str	r2, [r1, #0]
 8001554:	f507 72d4 	add.w	r2, r7, #424	@ 0x1a8
 8001558:	f5a2 72d4 	sub.w	r2, r2, #424	@ 0x1a8
 800155c:	6013      	str	r3, [r2, #0]

	if (!buffer || !frame) {
 800155e:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001562:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	2b00      	cmp	r3, #0
 800156a:	d006      	beq.n	800157a <parse_frame+0x4a>
 800156c:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001570:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	2b00      	cmp	r3, #0
 8001578:	d102      	bne.n	8001580 <parse_frame+0x50>
		return PARSE_INVALID_FORMAT;
 800157a:	2303      	movs	r3, #3
 800157c:	f000 bd34 	b.w	8001fe8 <parse_frame+0xab8>
	}

	// Sprawdź minimalną długość ramki
	if (len < MIN_FRAME_LEN) {
 8001580:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001584:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	2b10      	cmp	r3, #16
 800158c:	d802      	bhi.n	8001594 <parse_frame+0x64>
		return PARSE_TOO_SHORT;
 800158e:	2302      	movs	r3, #2
 8001590:	f000 bd2a 	b.w	8001fe8 <parse_frame+0xab8>
	}

	// Znalezienie poczatku ramki
	size_t start_pos = 0;
 8001594:	2300      	movs	r3, #0
 8001596:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
	for (size_t i = 0; i < len; i++) {
 800159a:	2300      	movs	r3, #0
 800159c:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 80015a0:	e014      	b.n	80015cc <parse_frame+0x9c>
		if (buffer[i] == PROTOCOL_START_BYTE) {
 80015a2:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 80015a6:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 80015aa:	681a      	ldr	r2, [r3, #0]
 80015ac:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 80015b0:	4413      	add	r3, r2
 80015b2:	781b      	ldrb	r3, [r3, #0]
 80015b4:	2b26      	cmp	r3, #38	@ 0x26
 80015b6:	d104      	bne.n	80015c2 <parse_frame+0x92>
			start_pos = i;
 80015b8:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 80015bc:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
			break;
 80015c0:	e00d      	b.n	80015de <parse_frame+0xae>
	for (size_t i = 0; i < len; i++) {
 80015c2:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 80015c6:	3301      	adds	r3, #1
 80015c8:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 80015cc:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 80015d0:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 80015d4:	f8d7 21a0 	ldr.w	r2, [r7, #416]	@ 0x1a0
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	429a      	cmp	r2, r3
 80015dc:	d3e1      	bcc.n	80015a2 <parse_frame+0x72>
		}
	}

	if (start_pos + MIN_FRAME_LEN > len) {
 80015de:	f8d7 31a4 	ldr.w	r3, [r7, #420]	@ 0x1a4
 80015e2:	3311      	adds	r3, #17
 80015e4:	f507 72d4 	add.w	r2, r7, #424	@ 0x1a8
 80015e8:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 80015ec:	6812      	ldr	r2, [r2, #0]
 80015ee:	429a      	cmp	r2, r3
 80015f0:	d202      	bcs.n	80015f8 <parse_frame+0xc8>
		return PARSE_TOO_SHORT;
 80015f2:	2302      	movs	r3, #2
 80015f4:	f000 bcf8 	b.w	8001fe8 <parse_frame+0xab8>
	}

	// Sprawdzenie czy jestesmy na koncu ramki
	if (buffer[len - 1] != PROTOCOL_END_BYTE) {
 80015f8:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 80015fc:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	3b01      	subs	r3, #1
 8001604:	f507 72d4 	add.w	r2, r7, #424	@ 0x1a8
 8001608:	f5a2 72ce 	sub.w	r2, r2, #412	@ 0x19c
 800160c:	6812      	ldr	r2, [r2, #0]
 800160e:	4413      	add	r3, r2
 8001610:	781b      	ldrb	r3, [r3, #0]
 8001612:	2b2a      	cmp	r3, #42	@ 0x2a
 8001614:	d002      	beq.n	800161c <parse_frame+0xec>
		return PARSE_INVALID_FORMAT;
 8001616:	2303      	movs	r3, #3
 8001618:	f000 bce6 	b.w	8001fe8 <parse_frame+0xab8>
	}

	size_t pos = start_pos + 1; // Po znaku startowym
 800161c:	f8d7 31a4 	ldr.w	r3, [r7, #420]	@ 0x1a4
 8001620:	3301      	adds	r3, #1
 8001622:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160

	// Sprawdza zabornione znaki & i * tylko w nagłowku
	size_t header_end = start_pos + 1 + FIELD_ADDR_LEN + FIELD_ADDR_LEN
 8001626:	f8d7 31a4 	ldr.w	r3, [r7, #420]	@ 0x1a4
 800162a:	330c      	adds	r3, #12
 800162c:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
			+ FIELD_DATA_LEN + FIELD_ID_LEN;
	for (size_t i = start_pos + 1; i < header_end && i < len; i++) {
 8001630:	f8d7 31a4 	ldr.w	r3, [r7, #420]	@ 0x1a4
 8001634:	3301      	adds	r3, #1
 8001636:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
 800163a:	e01d      	b.n	8001678 <parse_frame+0x148>
		if (buffer[i] == '&' || buffer[i] == '*') {
 800163c:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001640:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8001644:	681a      	ldr	r2, [r3, #0]
 8001646:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 800164a:	4413      	add	r3, r2
 800164c:	781b      	ldrb	r3, [r3, #0]
 800164e:	2b26      	cmp	r3, #38	@ 0x26
 8001650:	d00a      	beq.n	8001668 <parse_frame+0x138>
 8001652:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001656:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 800165a:	681a      	ldr	r2, [r3, #0]
 800165c:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 8001660:	4413      	add	r3, r2
 8001662:	781b      	ldrb	r3, [r3, #0]
 8001664:	2b2a      	cmp	r3, #42	@ 0x2a
 8001666:	d102      	bne.n	800166e <parse_frame+0x13e>
			return PARSE_FORBIDDEN_CHARS;
 8001668:	2304      	movs	r3, #4
 800166a:	f000 bcbd 	b.w	8001fe8 <parse_frame+0xab8>
	for (size_t i = start_pos + 1; i < header_end && i < len; i++) {
 800166e:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 8001672:	3301      	adds	r3, #1
 8001674:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
 8001678:	f8d7 219c 	ldr.w	r2, [r7, #412]	@ 0x19c
 800167c:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 8001680:	429a      	cmp	r2, r3
 8001682:	d208      	bcs.n	8001696 <parse_frame+0x166>
 8001684:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001688:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 800168c:	f8d7 219c 	ldr.w	r2, [r7, #412]	@ 0x19c
 8001690:	681b      	ldr	r3, [r3, #0]
 8001692:	429a      	cmp	r2, r3
 8001694:	d3d2      	bcc.n	800163c <parse_frame+0x10c>
		}
	}

	//Sprwdzanie czy długosc ramki jest poprawna
	if (pos + FIELD_ADDR_LEN > len) {
 8001696:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 800169a:	3303      	adds	r3, #3
 800169c:	f507 72d4 	add.w	r2, r7, #424	@ 0x1a8
 80016a0:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 80016a4:	6812      	ldr	r2, [r2, #0]
 80016a6:	429a      	cmp	r2, r3
 80016a8:	d202      	bcs.n	80016b0 <parse_frame+0x180>
		return PARSE_INVALID_FORMAT;
 80016aa:	2303      	movs	r3, #3
 80016ac:	f000 bc9c 	b.w	8001fe8 <parse_frame+0xab8>
	}

	memcpy(frame->sender, &buffer[pos], FIELD_ADDR_LEN);
 80016b0:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 80016b4:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 80016b8:	6818      	ldr	r0, [r3, #0]
 80016ba:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 80016be:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 80016c2:	681a      	ldr	r2, [r3, #0]
 80016c4:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 80016c8:	4413      	add	r3, r2
 80016ca:	2203      	movs	r2, #3
 80016cc:	4619      	mov	r1, r3
 80016ce:	f008 f997 	bl	8009a00 <memcpy>
	frame->sender[FIELD_ADDR_LEN] = '\0';
 80016d2:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 80016d6:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	2200      	movs	r2, #0
 80016de:	70da      	strb	r2, [r3, #3]
	pos += FIELD_ADDR_LEN;
 80016e0:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 80016e4:	3303      	adds	r3, #3
 80016e6:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160

	//Sprwdzanie czy długosc ramki jest poprawna
	if (pos + FIELD_ADDR_LEN > len) {
 80016ea:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 80016ee:	3303      	adds	r3, #3
 80016f0:	f507 72d4 	add.w	r2, r7, #424	@ 0x1a8
 80016f4:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 80016f8:	6812      	ldr	r2, [r2, #0]
 80016fa:	429a      	cmp	r2, r3
 80016fc:	d202      	bcs.n	8001704 <parse_frame+0x1d4>
		return PARSE_INVALID_FORMAT;
 80016fe:	2303      	movs	r3, #3
 8001700:	f000 bc72 	b.w	8001fe8 <parse_frame+0xab8>
	}

	memcpy(frame->receiver, &buffer[pos], FIELD_ADDR_LEN);
 8001704:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001708:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	1d18      	adds	r0, r3, #4
 8001710:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001714:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8001718:	681a      	ldr	r2, [r3, #0]
 800171a:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 800171e:	4413      	add	r3, r2
 8001720:	2203      	movs	r2, #3
 8001722:	4619      	mov	r1, r3
 8001724:	f008 f96c 	bl	8009a00 <memcpy>
	frame->receiver[FIELD_ADDR_LEN] = '\0';
 8001728:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 800172c:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	2200      	movs	r2, #0
 8001734:	71da      	strb	r2, [r3, #7]
	pos += FIELD_ADDR_LEN;
 8001736:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 800173a:	3303      	adds	r3, #3
 800173c:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160

	// Sprawdza czy odbiorca to STM
	if (strcmp(frame->receiver, DEVICE_ID) != 0) {
 8001740:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001744:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	3304      	adds	r3, #4
 800174c:	49c8      	ldr	r1, [pc, #800]	@ (8001a70 <parse_frame+0x540>)
 800174e:	4618      	mov	r0, r3
 8001750:	f7fe fd5e 	bl	8000210 <strcmp>
 8001754:	4603      	mov	r3, r0
 8001756:	2b00      	cmp	r3, #0
 8001758:	d002      	beq.n	8001760 <parse_frame+0x230>
		return PARSE_WRONG_RECIPIENT;
 800175a:	2301      	movs	r3, #1
 800175c:	f000 bc44 	b.w	8001fe8 <parse_frame+0xab8>
	}

	//Sprwdzanie czy długość ramki jest poprawna
	if (pos + FIELD_DATA_LEN > len) {
 8001760:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 8001764:	3303      	adds	r3, #3
 8001766:	f507 72d4 	add.w	r2, r7, #424	@ 0x1a8
 800176a:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 800176e:	6812      	ldr	r2, [r2, #0]
 8001770:	429a      	cmp	r2, r3
 8001772:	d202      	bcs.n	800177a <parse_frame+0x24a>
		return PARSE_INVALID_FORMAT;
 8001774:	2303      	movs	r3, #3
 8001776:	f000 bc37 	b.w	8001fe8 <parse_frame+0xab8>
	}

	char len_str[FIELD_DATA_LEN + 1];
	memcpy(len_str, &buffer[pos], FIELD_DATA_LEN);
 800177a:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 800177e:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8001782:	681a      	ldr	r2, [r3, #0]
 8001784:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 8001788:	18d1      	adds	r1, r2, r3
 800178a:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800178e:	2203      	movs	r2, #3
 8001790:	4618      	mov	r0, r3
 8001792:	f008 f935 	bl	8009a00 <memcpy>
	len_str[FIELD_DATA_LEN] = '\0';
 8001796:	2300      	movs	r3, #0
 8001798:	f887 3143 	strb.w	r3, [r7, #323]	@ 0x143
	frame->data_len = convert_char_to_int(len_str);
 800179c:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80017a0:	4618      	mov	r0, r3
 80017a2:	f7ff fcbb 	bl	800111c <convert_char_to_int>
 80017a6:	4603      	mov	r3, r0
 80017a8:	b29a      	uxth	r2, r3
 80017aa:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 80017ae:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	811a      	strh	r2, [r3, #8]
	if (frame->data_len < 0 || frame->data_len > MAX_PAYLOAD_LEN) {
 80017b6:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 80017ba:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	891b      	ldrh	r3, [r3, #8]
 80017c2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80017c6:	d902      	bls.n	80017ce <parse_frame+0x29e>
		return PARSE_INVALID_FORMAT;
 80017c8:	2303      	movs	r3, #3
 80017ca:	f000 bc0d 	b.w	8001fe8 <parse_frame+0xab8>
	}
	pos += FIELD_DATA_LEN;
 80017ce:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 80017d2:	3303      	adds	r3, #3
 80017d4:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160

	//Sprwdzanie czy długość ramki jest poprawna
	if (pos + FIELD_ID_LEN > len) {
 80017d8:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 80017dc:	3302      	adds	r3, #2
 80017de:	f507 72d4 	add.w	r2, r7, #424	@ 0x1a8
 80017e2:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 80017e6:	6812      	ldr	r2, [r2, #0]
 80017e8:	429a      	cmp	r2, r3
 80017ea:	d201      	bcs.n	80017f0 <parse_frame+0x2c0>
		return PARSE_INVALID_FORMAT;
 80017ec:	2303      	movs	r3, #3
 80017ee:	e3fb      	b.n	8001fe8 <parse_frame+0xab8>
	}

	char id_str[FIELD_ID_LEN + 1];
	memcpy(id_str, &buffer[pos], FIELD_ID_LEN);
 80017f0:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 80017f4:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 80017f8:	681a      	ldr	r2, [r3, #0]
 80017fa:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 80017fe:	4413      	add	r3, r2
 8001800:	881b      	ldrh	r3, [r3, #0]
 8001802:	b29b      	uxth	r3, r3
 8001804:	f8a7 313c 	strh.w	r3, [r7, #316]	@ 0x13c
	id_str[FIELD_ID_LEN] = '\0';
 8001808:	2300      	movs	r3, #0
 800180a:	f887 313e 	strb.w	r3, [r7, #318]	@ 0x13e
	frame->frame_id = convert_char_to_int(id_str);
 800180e:	f507 739e 	add.w	r3, r7, #316	@ 0x13c
 8001812:	4618      	mov	r0, r3
 8001814:	f7ff fc82 	bl	800111c <convert_char_to_int>
 8001818:	4603      	mov	r3, r0
 800181a:	b2da      	uxtb	r2, r3
 800181c:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001820:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	729a      	strb	r2, [r3, #10]
	pos += FIELD_ID_LEN;
 8001828:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 800182c:	3302      	adds	r3, #2
 800182e:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160

	//Sprwdzanie czy długość ramki jest poprawna
	if (pos + frame->data_len > len) {
 8001832:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001836:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	891b      	ldrh	r3, [r3, #8]
 800183e:	461a      	mov	r2, r3
 8001840:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 8001844:	4413      	add	r3, r2
 8001846:	f507 72d4 	add.w	r2, r7, #424	@ 0x1a8
 800184a:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 800184e:	6812      	ldr	r2, [r2, #0]
 8001850:	429a      	cmp	r2, r3
 8001852:	d201      	bcs.n	8001858 <parse_frame+0x328>
		return PARSE_INVALID_FORMAT;
 8001854:	2303      	movs	r3, #3
 8001856:	e3c7      	b.n	8001fe8 <parse_frame+0xab8>
	}
	if (frame->data_len > 0) {
 8001858:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 800185c:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	891b      	ldrh	r3, [r3, #8]
 8001864:	2b00      	cmp	r3, #0
 8001866:	d04c      	beq.n	8001902 <parse_frame+0x3d2>
		// Extract hex-encoded data field
		char hex_data[MAX_PAYLOAD_LEN + 1];
		memcpy(hex_data, &buffer[pos], frame->data_len);
 8001868:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 800186c:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8001870:	681a      	ldr	r2, [r3, #0]
 8001872:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 8001876:	18d1      	adds	r1, r2, r3
 8001878:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 800187c:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	891b      	ldrh	r3, [r3, #8]
 8001884:	461a      	mov	r2, r3
 8001886:	f107 0310 	add.w	r3, r7, #16
 800188a:	4618      	mov	r0, r3
 800188c:	f008 f8b8 	bl	8009a00 <memcpy>
		hex_data[frame->data_len] = '\0';
 8001890:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001894:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	891b      	ldrh	r3, [r3, #8]
 800189c:	461a      	mov	r2, r3
 800189e:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 80018a2:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 80018a6:	2100      	movs	r1, #0
 80018a8:	5499      	strb	r1, [r3, r2]

		// Validate hex data length (must be even)
		if (frame->data_len % 2 != 0) {
 80018aa:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 80018ae:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	891b      	ldrh	r3, [r3, #8]
 80018b6:	f003 0301 	and.w	r3, r3, #1
 80018ba:	b29b      	uxth	r3, r3
 80018bc:	2b00      	cmp	r3, #0
 80018be:	d001      	beq.n	80018c4 <parse_frame+0x394>
			return PARSE_LENGTH_MISMATCH;
 80018c0:	2305      	movs	r3, #5
 80018c2:	e391      	b.n	8001fe8 <parse_frame+0xab8>
		}

		// Decode hex string to ASCII
		int decoded_len = hex_decode_string(hex_data, frame->data, sizeof(frame->data));
 80018c4:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 80018c8:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	f103 010b 	add.w	r1, r3, #11
 80018d2:	f107 0310 	add.w	r3, r7, #16
 80018d6:	f240 1201 	movw	r2, #257	@ 0x101
 80018da:	4618      	mov	r0, r3
 80018dc:	f7ff fca0 	bl	8001220 <hex_decode_string>
 80018e0:	f8c7 0158 	str.w	r0, [r7, #344]	@ 0x158
		if (decoded_len < 0) {
 80018e4:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	da01      	bge.n	80018f0 <parse_frame+0x3c0>
			return PARSE_INVALID_FORMAT;
 80018ec:	2303      	movs	r3, #3
 80018ee:	e37b      	b.n	8001fe8 <parse_frame+0xab8>
		}

		// Update data length to decoded length
		frame->data_len = decoded_len;
 80018f0:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 80018f4:	b29a      	uxth	r2, r3
 80018f6:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 80018fa:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	811a      	strh	r2, [r3, #8]
	}
	pos += (frame->data_len * 2); // Skip the original hex data in buffer (2 hex chars per byte)
 8001902:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001906:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	891b      	ldrh	r3, [r3, #8]
 800190e:	005b      	lsls	r3, r3, #1
 8001910:	461a      	mov	r2, r3
 8001912:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 8001916:	4413      	add	r3, r2
 8001918:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160

	//Sprwdzanie czy długość ramki jest poprawna
	if (pos + FIELD_CRC_LEN > len - 1) {
 800191c:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 8001920:	1d1a      	adds	r2, r3, #4
 8001922:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001926:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	3b01      	subs	r3, #1
 800192e:	429a      	cmp	r2, r3
 8001930:	d901      	bls.n	8001936 <parse_frame+0x406>
		return PARSE_INVALID_FORMAT;
 8001932:	2303      	movs	r3, #3
 8001934:	e358      	b.n	8001fe8 <parse_frame+0xab8>
	}

	char crc_str[FIELD_CRC_LEN + 1];
	memcpy(crc_str, &buffer[pos], FIELD_CRC_LEN);
 8001936:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 800193a:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 800193e:	681a      	ldr	r2, [r3, #0]
 8001940:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 8001944:	4413      	add	r3, r2
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
	crc_str[FIELD_CRC_LEN] = '\0';
 800194c:	2300      	movs	r3, #0
 800194e:	f887 3138 	strb.w	r3, [r7, #312]	@ 0x138

	//Sprawdza zabornione znaki w crc
	for (size_t i = pos; i < pos + FIELD_CRC_LEN; i++) {
 8001952:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 8001956:	f8c7 3198 	str.w	r3, [r7, #408]	@ 0x198
 800195a:	e01c      	b.n	8001996 <parse_frame+0x466>
		if (buffer[i] == '&' || buffer[i] == '*') {
 800195c:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001960:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8001964:	681a      	ldr	r2, [r3, #0]
 8001966:	f8d7 3198 	ldr.w	r3, [r7, #408]	@ 0x198
 800196a:	4413      	add	r3, r2
 800196c:	781b      	ldrb	r3, [r3, #0]
 800196e:	2b26      	cmp	r3, #38	@ 0x26
 8001970:	d00a      	beq.n	8001988 <parse_frame+0x458>
 8001972:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001976:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 800197a:	681a      	ldr	r2, [r3, #0]
 800197c:	f8d7 3198 	ldr.w	r3, [r7, #408]	@ 0x198
 8001980:	4413      	add	r3, r2
 8001982:	781b      	ldrb	r3, [r3, #0]
 8001984:	2b2a      	cmp	r3, #42	@ 0x2a
 8001986:	d101      	bne.n	800198c <parse_frame+0x45c>
			return PARSE_FORBIDDEN_CHARS;
 8001988:	2304      	movs	r3, #4
 800198a:	e32d      	b.n	8001fe8 <parse_frame+0xab8>
	for (size_t i = pos; i < pos + FIELD_CRC_LEN; i++) {
 800198c:	f8d7 3198 	ldr.w	r3, [r7, #408]	@ 0x198
 8001990:	3301      	adds	r3, #1
 8001992:	f8c7 3198 	str.w	r3, [r7, #408]	@ 0x198
 8001996:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 800199a:	3304      	adds	r3, #4
 800199c:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 80019a0:	429a      	cmp	r2, r3
 80019a2:	d3db      	bcc.n	800195c <parse_frame+0x42c>
		}
	}

	frame->crc = convert_hex_to_int(crc_str, FIELD_CRC_LEN);
 80019a4:	f507 739a 	add.w	r3, r7, #308	@ 0x134
 80019a8:	2104      	movs	r1, #4
 80019aa:	4618      	mov	r0, r3
 80019ac:	f7ff fbec 	bl	8001188 <convert_hex_to_int>
 80019b0:	4603      	mov	r3, r0
 80019b2:	461a      	mov	r2, r3
 80019b4:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 80019b8:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	f8a3 2210 	strh.w	r2, [r3, #528]	@ 0x210
	if (frame->crc == 0 && strcmp(crc_str, "0000") != 0) {
 80019c2:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 80019c6:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	f8b3 3210 	ldrh.w	r3, [r3, #528]	@ 0x210
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	d10a      	bne.n	80019ea <parse_frame+0x4ba>
 80019d4:	f507 739a 	add.w	r3, r7, #308	@ 0x134
 80019d8:	4926      	ldr	r1, [pc, #152]	@ (8001a74 <parse_frame+0x544>)
 80019da:	4618      	mov	r0, r3
 80019dc:	f7fe fc18 	bl	8000210 <strcmp>
 80019e0:	4603      	mov	r3, r0
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	d001      	beq.n	80019ea <parse_frame+0x4ba>
		return PARSE_INVALID_FORMAT;
 80019e6:	2303      	movs	r3, #3
 80019e8:	e2fe      	b.n	8001fe8 <parse_frame+0xab8>
	}
	pos += FIELD_CRC_LEN;
 80019ea:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 80019ee:	3304      	adds	r3, #4
 80019f0:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160

	//Sprawdzenie czy jestesmy na koncu ramki
	if (pos != len - 1) {
 80019f4:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 80019f8:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	3b01      	subs	r3, #1
 8001a00:	f8d7 2160 	ldr.w	r2, [r7, #352]	@ 0x160
 8001a04:	429a      	cmp	r2, r3
 8001a06:	d001      	beq.n	8001a0c <parse_frame+0x4dc>
		return PARSE_INVALID_FORMAT;
 8001a08:	2303      	movs	r3, #3
 8001a0a:	e2ed      	b.n	8001fe8 <parse_frame+0xab8>
	}

	//Obliczenie crc z odebranych danych i porownanie
	uint16_t calculated_crc = calculate_frame_crc(frame);
 8001a0c:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001a10:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001a14:	6818      	ldr	r0, [r3, #0]
 8001a16:	f000 faef 	bl	8001ff8 <calculate_frame_crc>
 8001a1a:	4603      	mov	r3, r0
 8001a1c:	f8a7 3156 	strh.w	r3, [r7, #342]	@ 0x156

	if (calculated_crc != frame->crc) {
 8001a20:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001a24:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	f8b3 3210 	ldrh.w	r3, [r3, #528]	@ 0x210
 8001a2e:	f8b7 2156 	ldrh.w	r2, [r7, #342]	@ 0x156
 8001a32:	429a      	cmp	r2, r3
 8001a34:	d061      	beq.n	8001afa <parse_frame+0x5ca>
		if (response_buffer && response_size >= MAX_PAYLOAD_LEN
 8001a36:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001a3a:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	2b00      	cmp	r3, #0
 8001a42:	d058      	beq.n	8001af6 <parse_frame+0x5c6>
 8001a44:	f8d7 31b8 	ldr.w	r3, [r7, #440]	@ 0x1b8
 8001a48:	2bff      	cmp	r3, #255	@ 0xff
 8001a4a:	d954      	bls.n	8001af6 <parse_frame+0x5c6>
				&& strlen(frame->sender) == FIELD_ADDR_LEN) {
 8001a4c:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001a50:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	4618      	mov	r0, r3
 8001a58:	f7fe fbe4 	bl	8000224 <strlen>
 8001a5c:	4603      	mov	r3, r0
 8001a5e:	2b03      	cmp	r3, #3
 8001a60:	d149      	bne.n	8001af6 <parse_frame+0x5c6>
			bool valid_sender = true;
 8001a62:	2301      	movs	r3, #1
 8001a64:	f887 3197 	strb.w	r3, [r7, #407]	@ 0x197
			for (int i = 0; i < FIELD_ADDR_LEN; i++) {
 8001a68:	2300      	movs	r3, #0
 8001a6a:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
 8001a6e:	e01f      	b.n	8001ab0 <parse_frame+0x580>
 8001a70:	0800a35c 	.word	0x0800a35c
 8001a74:	0800a360 	.word	0x0800a360
				char c = frame->sender[i];
 8001a78:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001a7c:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001a80:	681a      	ldr	r2, [r3, #0]
 8001a82:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 8001a86:	4413      	add	r3, r2
 8001a88:	781b      	ldrb	r3, [r3, #0]
 8001a8a:	f887 3145 	strb.w	r3, [r7, #325]	@ 0x145
				if (c == '&' || c == '*') {
 8001a8e:	f897 3145 	ldrb.w	r3, [r7, #325]	@ 0x145
 8001a92:	2b26      	cmp	r3, #38	@ 0x26
 8001a94:	d003      	beq.n	8001a9e <parse_frame+0x56e>
 8001a96:	f897 3145 	ldrb.w	r3, [r7, #325]	@ 0x145
 8001a9a:	2b2a      	cmp	r3, #42	@ 0x2a
 8001a9c:	d103      	bne.n	8001aa6 <parse_frame+0x576>
					valid_sender = false;
 8001a9e:	2300      	movs	r3, #0
 8001aa0:	f887 3197 	strb.w	r3, [r7, #407]	@ 0x197
					break;
 8001aa4:	e008      	b.n	8001ab8 <parse_frame+0x588>
			for (int i = 0; i < FIELD_ADDR_LEN; i++) {
 8001aa6:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 8001aaa:	3301      	adds	r3, #1
 8001aac:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
 8001ab0:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 8001ab4:	2b02      	cmp	r3, #2
 8001ab6:	dddf      	ble.n	8001a78 <parse_frame+0x548>
				}
			}
			if (valid_sender) {
 8001ab8:	f897 3197 	ldrb.w	r3, [r7, #407]	@ 0x197
 8001abc:	2b00      	cmp	r3, #0
 8001abe:	d01a      	beq.n	8001af6 <parse_frame+0x5c6>
				build_response_frame(response_buffer, response_size, DEVICE_ID,
						frame->sender, frame->frame_id, NULL, WRCHSUM);
 8001ac0:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001ac4:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001ac8:	681a      	ldr	r2, [r3, #0]
				build_response_frame(response_buffer, response_size, DEVICE_ID,
 8001aca:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001ace:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	7a9b      	ldrb	r3, [r3, #10]
 8001ad6:	f507 71d4 	add.w	r1, r7, #424	@ 0x1a8
 8001ada:	f5a1 70d4 	sub.w	r0, r1, #424	@ 0x1a8
 8001ade:	2100      	movs	r1, #0
 8001ae0:	9102      	str	r1, [sp, #8]
 8001ae2:	2100      	movs	r1, #0
 8001ae4:	9101      	str	r1, [sp, #4]
 8001ae6:	9300      	str	r3, [sp, #0]
 8001ae8:	4613      	mov	r3, r2
 8001aea:	4aba      	ldr	r2, [pc, #744]	@ (8001dd4 <parse_frame+0x8a4>)
 8001aec:	f8d7 11b8 	ldr.w	r1, [r7, #440]	@ 0x1b8
 8001af0:	6800      	ldr	r0, [r0, #0]
 8001af2:	f000 fb3b 	bl	800216c <build_response_frame>
			}
		}
		return PARSE_CRC_ERROR;
 8001af6:	2306      	movs	r3, #6
 8001af8:	e276      	b.n	8001fe8 <parse_frame+0xab8>
	}

	// Znajdywanie długości nazwy komendy
	size_t cmd_name_len = 0;
 8001afa:	2300      	movs	r3, #0
 8001afc:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
	for (size_t i = 0; i < frame->data_len && i < MAX_PAYLOAD_LEN; i++) {
 8001b00:	2300      	movs	r3, #0
 8001b02:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
 8001b06:	e021      	b.n	8001b4c <parse_frame+0x61c>
		if (frame->data[i] >= 'A' && frame->data[i] <= 'Z') {
 8001b08:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001b0c:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001b10:	681a      	ldr	r2, [r3, #0]
 8001b12:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 8001b16:	4413      	add	r3, r2
 8001b18:	330b      	adds	r3, #11
 8001b1a:	781b      	ldrb	r3, [r3, #0]
 8001b1c:	2b40      	cmp	r3, #64	@ 0x40
 8001b1e:	d924      	bls.n	8001b6a <parse_frame+0x63a>
 8001b20:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001b24:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001b28:	681a      	ldr	r2, [r3, #0]
 8001b2a:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 8001b2e:	4413      	add	r3, r2
 8001b30:	330b      	adds	r3, #11
 8001b32:	781b      	ldrb	r3, [r3, #0]
 8001b34:	2b5a      	cmp	r3, #90	@ 0x5a
 8001b36:	d818      	bhi.n	8001b6a <parse_frame+0x63a>
			cmd_name_len++;
 8001b38:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
 8001b3c:	3301      	adds	r3, #1
 8001b3e:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
	for (size_t i = 0; i < frame->data_len && i < MAX_PAYLOAD_LEN; i++) {
 8001b42:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 8001b46:	3301      	adds	r3, #1
 8001b48:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
 8001b4c:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001b50:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	891b      	ldrh	r3, [r3, #8]
 8001b58:	461a      	mov	r2, r3
 8001b5a:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 8001b5e:	4293      	cmp	r3, r2
 8001b60:	d203      	bcs.n	8001b6a <parse_frame+0x63a>
 8001b62:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 8001b66:	2bff      	cmp	r3, #255	@ 0xff
 8001b68:	d9ce      	bls.n	8001b08 <parse_frame+0x5d8>
		} else {
			break; // Koniec nazwy komendy
		}
	}

	if (cmd_name_len == 0) {
 8001b6a:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	d15d      	bne.n	8001c2e <parse_frame+0x6fe>
		// Brak nazwy komendy
		if (response_buffer && response_size >= MAX_PAYLOAD_LEN
 8001b72:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001b76:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	d054      	beq.n	8001c2a <parse_frame+0x6fa>
 8001b80:	f8d7 31b8 	ldr.w	r3, [r7, #440]	@ 0x1b8
 8001b84:	2bff      	cmp	r3, #255	@ 0xff
 8001b86:	d950      	bls.n	8001c2a <parse_frame+0x6fa>
				&& strlen(frame->sender) == FIELD_ADDR_LEN) {
 8001b88:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001b8c:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	4618      	mov	r0, r3
 8001b94:	f7fe fb46 	bl	8000224 <strlen>
 8001b98:	4603      	mov	r3, r0
 8001b9a:	2b03      	cmp	r3, #3
 8001b9c:	d145      	bne.n	8001c2a <parse_frame+0x6fa>
			bool valid_sender = true;
 8001b9e:	2301      	movs	r3, #1
 8001ba0:	f887 3187 	strb.w	r3, [r7, #391]	@ 0x187
			for (int i = 0; i < FIELD_ADDR_LEN; i++) {
 8001ba4:	2300      	movs	r3, #0
 8001ba6:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 8001baa:	e01b      	b.n	8001be4 <parse_frame+0x6b4>
				char c = frame->sender[i];
 8001bac:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001bb0:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001bb4:	681a      	ldr	r2, [r3, #0]
 8001bb6:	f8d7 3180 	ldr.w	r3, [r7, #384]	@ 0x180
 8001bba:	4413      	add	r3, r2
 8001bbc:	781b      	ldrb	r3, [r3, #0]
 8001bbe:	f887 3146 	strb.w	r3, [r7, #326]	@ 0x146
				if (c == '&' || c == '*') {
 8001bc2:	f897 3146 	ldrb.w	r3, [r7, #326]	@ 0x146
 8001bc6:	2b26      	cmp	r3, #38	@ 0x26
 8001bc8:	d003      	beq.n	8001bd2 <parse_frame+0x6a2>
 8001bca:	f897 3146 	ldrb.w	r3, [r7, #326]	@ 0x146
 8001bce:	2b2a      	cmp	r3, #42	@ 0x2a
 8001bd0:	d103      	bne.n	8001bda <parse_frame+0x6aa>
					valid_sender = false;
 8001bd2:	2300      	movs	r3, #0
 8001bd4:	f887 3187 	strb.w	r3, [r7, #391]	@ 0x187
					break;
 8001bd8:	e008      	b.n	8001bec <parse_frame+0x6bc>
			for (int i = 0; i < FIELD_ADDR_LEN; i++) {
 8001bda:	f8d7 3180 	ldr.w	r3, [r7, #384]	@ 0x180
 8001bde:	3301      	adds	r3, #1
 8001be0:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 8001be4:	f8d7 3180 	ldr.w	r3, [r7, #384]	@ 0x180
 8001be8:	2b02      	cmp	r3, #2
 8001bea:	dddf      	ble.n	8001bac <parse_frame+0x67c>
				}
			}
			if (valid_sender) {
 8001bec:	f897 3187 	ldrb.w	r3, [r7, #391]	@ 0x187
 8001bf0:	2b00      	cmp	r3, #0
 8001bf2:	d01a      	beq.n	8001c2a <parse_frame+0x6fa>
				build_response_frame(response_buffer, response_size, DEVICE_ID,
						frame->sender, frame->frame_id, NULL, WRCMD);
 8001bf4:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001bf8:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001bfc:	681a      	ldr	r2, [r3, #0]
				build_response_frame(response_buffer, response_size, DEVICE_ID,
 8001bfe:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001c02:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	7a9b      	ldrb	r3, [r3, #10]
 8001c0a:	f507 71d4 	add.w	r1, r7, #424	@ 0x1a8
 8001c0e:	f5a1 70d4 	sub.w	r0, r1, #424	@ 0x1a8
 8001c12:	2101      	movs	r1, #1
 8001c14:	9102      	str	r1, [sp, #8]
 8001c16:	2100      	movs	r1, #0
 8001c18:	9101      	str	r1, [sp, #4]
 8001c1a:	9300      	str	r3, [sp, #0]
 8001c1c:	4613      	mov	r3, r2
 8001c1e:	4a6d      	ldr	r2, [pc, #436]	@ (8001dd4 <parse_frame+0x8a4>)
 8001c20:	f8d7 11b8 	ldr.w	r1, [r7, #440]	@ 0x1b8
 8001c24:	6800      	ldr	r0, [r0, #0]
 8001c26:	f000 faa1 	bl	800216c <build_response_frame>
			}
		}
		return PARSE_CMD_ERROR;
 8001c2a:	2307      	movs	r3, #7
 8001c2c:	e1dc      	b.n	8001fe8 <parse_frame+0xab8>
	}

	//Wyodrębnienie nazwy komendy
	char cmd_name[32];
	//Sprawdza czy długość nazwy komendy jest poprawna, jezeli nie to skraca do maksymalnej długości, aby moc zapisac do stringa pusty znak na koncu
	if (cmd_name_len >= sizeof(cmd_name)) {
 8001c2e:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
 8001c32:	2b1f      	cmp	r3, #31
 8001c34:	d902      	bls.n	8001c3c <parse_frame+0x70c>
		cmd_name_len = sizeof(cmd_name) - 1;
 8001c36:	231f      	movs	r3, #31
 8001c38:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
	}
	memcpy(cmd_name, frame->data, cmd_name_len);
 8001c3c:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001c40:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	f103 010b 	add.w	r1, r3, #11
 8001c4a:	f507 738a 	add.w	r3, r7, #276	@ 0x114
 8001c4e:	f8d7 218c 	ldr.w	r2, [r7, #396]	@ 0x18c
 8001c52:	4618      	mov	r0, r3
 8001c54:	f007 fed4 	bl	8009a00 <memcpy>
	cmd_name[cmd_name_len] = '\0';
 8001c58:	f507 728a 	add.w	r2, r7, #276	@ 0x114
 8001c5c:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
 8001c60:	4413      	add	r3, r2
 8001c62:	2200      	movs	r2, #0
 8001c64:	701a      	strb	r2, [r3, #0]

	//Parsowanie komendy
	Command cmd = parse_command(cmd_name);
 8001c66:	f507 738a 	add.w	r3, r7, #276	@ 0x114
 8001c6a:	4618      	mov	r0, r3
 8001c6c:	f7ff fb88 	bl	8001380 <parse_command>
 8001c70:	4603      	mov	r3, r0
 8001c72:	f887 3155 	strb.w	r3, [r7, #341]	@ 0x155
	if (cmd == CMD_INVALID) {
 8001c76:	f997 3155 	ldrsb.w	r3, [r7, #341]	@ 0x155
 8001c7a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001c7e:	d15d      	bne.n	8001d3c <parse_frame+0x80c>
		//Nieznana komenda
		if (response_buffer && response_size >= MAX_PAYLOAD_LEN
 8001c80:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001c84:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	2b00      	cmp	r3, #0
 8001c8c:	d054      	beq.n	8001d38 <parse_frame+0x808>
 8001c8e:	f8d7 31b8 	ldr.w	r3, [r7, #440]	@ 0x1b8
 8001c92:	2bff      	cmp	r3, #255	@ 0xff
 8001c94:	d950      	bls.n	8001d38 <parse_frame+0x808>
				&& strlen(frame->sender) == FIELD_ADDR_LEN) {
 8001c96:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001c9a:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	4618      	mov	r0, r3
 8001ca2:	f7fe fabf 	bl	8000224 <strlen>
 8001ca6:	4603      	mov	r3, r0
 8001ca8:	2b03      	cmp	r3, #3
 8001caa:	d145      	bne.n	8001d38 <parse_frame+0x808>
			bool valid_sender = true;
 8001cac:	2301      	movs	r3, #1
 8001cae:	f887 317f 	strb.w	r3, [r7, #383]	@ 0x17f
			for (int i = 0; i < FIELD_ADDR_LEN; i++) {
 8001cb2:	2300      	movs	r3, #0
 8001cb4:	f8c7 3178 	str.w	r3, [r7, #376]	@ 0x178
 8001cb8:	e01b      	b.n	8001cf2 <parse_frame+0x7c2>
				char c = frame->sender[i];
 8001cba:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001cbe:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001cc2:	681a      	ldr	r2, [r3, #0]
 8001cc4:	f8d7 3178 	ldr.w	r3, [r7, #376]	@ 0x178
 8001cc8:	4413      	add	r3, r2
 8001cca:	781b      	ldrb	r3, [r3, #0]
 8001ccc:	f887 3147 	strb.w	r3, [r7, #327]	@ 0x147
				if (c == '&' || c == '*') {
 8001cd0:	f897 3147 	ldrb.w	r3, [r7, #327]	@ 0x147
 8001cd4:	2b26      	cmp	r3, #38	@ 0x26
 8001cd6:	d003      	beq.n	8001ce0 <parse_frame+0x7b0>
 8001cd8:	f897 3147 	ldrb.w	r3, [r7, #327]	@ 0x147
 8001cdc:	2b2a      	cmp	r3, #42	@ 0x2a
 8001cde:	d103      	bne.n	8001ce8 <parse_frame+0x7b8>
					valid_sender = false;
 8001ce0:	2300      	movs	r3, #0
 8001ce2:	f887 317f 	strb.w	r3, [r7, #383]	@ 0x17f
					break;
 8001ce6:	e008      	b.n	8001cfa <parse_frame+0x7ca>
			for (int i = 0; i < FIELD_ADDR_LEN; i++) {
 8001ce8:	f8d7 3178 	ldr.w	r3, [r7, #376]	@ 0x178
 8001cec:	3301      	adds	r3, #1
 8001cee:	f8c7 3178 	str.w	r3, [r7, #376]	@ 0x178
 8001cf2:	f8d7 3178 	ldr.w	r3, [r7, #376]	@ 0x178
 8001cf6:	2b02      	cmp	r3, #2
 8001cf8:	dddf      	ble.n	8001cba <parse_frame+0x78a>
				}
			}
			if (valid_sender) {
 8001cfa:	f897 317f 	ldrb.w	r3, [r7, #383]	@ 0x17f
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	d01a      	beq.n	8001d38 <parse_frame+0x808>
				build_response_frame(response_buffer, response_size, DEVICE_ID,
						frame->sender, frame->frame_id, NULL, WRCMD);
 8001d02:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001d06:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001d0a:	681a      	ldr	r2, [r3, #0]
				build_response_frame(response_buffer, response_size, DEVICE_ID,
 8001d0c:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001d10:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	7a9b      	ldrb	r3, [r3, #10]
 8001d18:	f507 71d4 	add.w	r1, r7, #424	@ 0x1a8
 8001d1c:	f5a1 70d4 	sub.w	r0, r1, #424	@ 0x1a8
 8001d20:	2101      	movs	r1, #1
 8001d22:	9102      	str	r1, [sp, #8]
 8001d24:	2100      	movs	r1, #0
 8001d26:	9101      	str	r1, [sp, #4]
 8001d28:	9300      	str	r3, [sp, #0]
 8001d2a:	4613      	mov	r3, r2
 8001d2c:	4a29      	ldr	r2, [pc, #164]	@ (8001dd4 <parse_frame+0x8a4>)
 8001d2e:	f8d7 11b8 	ldr.w	r1, [r7, #440]	@ 0x1b8
 8001d32:	6800      	ldr	r0, [r0, #0]
 8001d34:	f000 fa1a 	bl	800216c <build_response_frame>
			}
		}
		return PARSE_CMD_ERROR;
 8001d38:	2307      	movs	r3, #7
 8001d3a:	e155      	b.n	8001fe8 <parse_frame+0xab8>
	}

	uint8_t expected_param_len = get_command_param_len(cmd);
 8001d3c:	f997 3155 	ldrsb.w	r3, [r7, #341]	@ 0x155
 8001d40:	4618      	mov	r0, r3
 8001d42:	f7ff fbbd 	bl	80014c0 <get_command_param_len>
 8001d46:	4603      	mov	r3, r0
 8001d48:	f887 3154 	strb.w	r3, [r7, #340]	@ 0x154

	// Jeśli komenda nie ma parametrów, dane muszą być dokładnie równe nazwie komendy
	if (expected_param_len == 0) {
 8001d4c:	f897 3154 	ldrb.w	r3, [r7, #340]	@ 0x154
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	d16b      	bne.n	8001e2c <parse_frame+0x8fc>
		if (frame->data_len != cmd_name_len) {
 8001d54:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001d58:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	891b      	ldrh	r3, [r3, #8]
 8001d60:	461a      	mov	r2, r3
 8001d62:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
 8001d66:	4293      	cmp	r3, r2
 8001d68:	f000 80d0 	beq.w	8001f0c <parse_frame+0x9dc>
			///Dlugosc danych nie jest rowna dlugosci nazwy komendy zwracanie bledu
			if (response_buffer && response_size >= MAX_PAYLOAD_LEN
 8001d6c:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001d70:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	d056      	beq.n	8001e28 <parse_frame+0x8f8>
 8001d7a:	f8d7 31b8 	ldr.w	r3, [r7, #440]	@ 0x1b8
 8001d7e:	2bff      	cmp	r3, #255	@ 0xff
 8001d80:	d952      	bls.n	8001e28 <parse_frame+0x8f8>
					&& strlen(frame->sender) == FIELD_ADDR_LEN) {
 8001d82:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001d86:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	4618      	mov	r0, r3
 8001d8e:	f7fe fa49 	bl	8000224 <strlen>
 8001d92:	4603      	mov	r3, r0
 8001d94:	2b03      	cmp	r3, #3
 8001d96:	d147      	bne.n	8001e28 <parse_frame+0x8f8>
				bool valid_sender = true;
 8001d98:	2301      	movs	r3, #1
 8001d9a:	f887 3177 	strb.w	r3, [r7, #375]	@ 0x177
				for (int i = 0; i < FIELD_ADDR_LEN; i++) {
 8001d9e:	2300      	movs	r3, #0
 8001da0:	f8c7 3170 	str.w	r3, [r7, #368]	@ 0x170
 8001da4:	e01d      	b.n	8001de2 <parse_frame+0x8b2>
					char c = frame->sender[i];
 8001da6:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001daa:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001dae:	681a      	ldr	r2, [r3, #0]
 8001db0:	f8d7 3170 	ldr.w	r3, [r7, #368]	@ 0x170
 8001db4:	4413      	add	r3, r2
 8001db6:	781b      	ldrb	r3, [r3, #0]
 8001db8:	f887 314e 	strb.w	r3, [r7, #334]	@ 0x14e
					if (c == '&' || c == '*') {
 8001dbc:	f897 314e 	ldrb.w	r3, [r7, #334]	@ 0x14e
 8001dc0:	2b26      	cmp	r3, #38	@ 0x26
 8001dc2:	d003      	beq.n	8001dcc <parse_frame+0x89c>
 8001dc4:	f897 314e 	ldrb.w	r3, [r7, #334]	@ 0x14e
 8001dc8:	2b2a      	cmp	r3, #42	@ 0x2a
 8001dca:	d105      	bne.n	8001dd8 <parse_frame+0x8a8>
						valid_sender = false;
 8001dcc:	2300      	movs	r3, #0
 8001dce:	f887 3177 	strb.w	r3, [r7, #375]	@ 0x177
						break;
 8001dd2:	e00a      	b.n	8001dea <parse_frame+0x8ba>
 8001dd4:	0800a35c 	.word	0x0800a35c
				for (int i = 0; i < FIELD_ADDR_LEN; i++) {
 8001dd8:	f8d7 3170 	ldr.w	r3, [r7, #368]	@ 0x170
 8001ddc:	3301      	adds	r3, #1
 8001dde:	f8c7 3170 	str.w	r3, [r7, #368]	@ 0x170
 8001de2:	f8d7 3170 	ldr.w	r3, [r7, #368]	@ 0x170
 8001de6:	2b02      	cmp	r3, #2
 8001de8:	dddd      	ble.n	8001da6 <parse_frame+0x876>
					}
				}
				if (valid_sender) {
 8001dea:	f897 3177 	ldrb.w	r3, [r7, #375]	@ 0x177
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	d01a      	beq.n	8001e28 <parse_frame+0x8f8>
					build_response_frame(response_buffer, response_size,
							DEVICE_ID, frame->sender, frame->frame_id, NULL,
 8001df2:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001df6:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001dfa:	681a      	ldr	r2, [r3, #0]
					build_response_frame(response_buffer, response_size,
 8001dfc:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001e00:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	7a9b      	ldrb	r3, [r3, #10]
 8001e08:	f507 71d4 	add.w	r1, r7, #424	@ 0x1a8
 8001e0c:	f5a1 70d4 	sub.w	r0, r1, #424	@ 0x1a8
 8001e10:	2101      	movs	r1, #1
 8001e12:	9102      	str	r1, [sp, #8]
 8001e14:	2100      	movs	r1, #0
 8001e16:	9101      	str	r1, [sp, #4]
 8001e18:	9300      	str	r3, [sp, #0]
 8001e1a:	4613      	mov	r3, r2
 8001e1c:	4a75      	ldr	r2, [pc, #468]	@ (8001ff4 <parse_frame+0xac4>)
 8001e1e:	f8d7 11b8 	ldr.w	r1, [r7, #440]	@ 0x1b8
 8001e22:	6800      	ldr	r0, [r0, #0]
 8001e24:	f000 f9a2 	bl	800216c <build_response_frame>
							WRCMD);
				}
			}
			return PARSE_CMD_ERROR;
 8001e28:	2307      	movs	r3, #7
 8001e2a:	e0dd      	b.n	8001fe8 <parse_frame+0xab8>
		}
	} else {
		// Komenda ma parametry
		size_t expected_total_len = cmd_name_len + expected_param_len;
 8001e2c:	f897 3154 	ldrb.w	r3, [r7, #340]	@ 0x154
 8001e30:	f8d7 218c 	ldr.w	r2, [r7, #396]	@ 0x18c
 8001e34:	4413      	add	r3, r2
 8001e36:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
		if (frame->data_len != expected_total_len) {
 8001e3a:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001e3e:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	891b      	ldrh	r3, [r3, #8]
 8001e46:	461a      	mov	r2, r3
 8001e48:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 8001e4c:	4293      	cmp	r3, r2
 8001e4e:	d05d      	beq.n	8001f0c <parse_frame+0x9dc>
			if (response_buffer && response_size >= MAX_PAYLOAD_LEN
 8001e50:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001e54:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d054      	beq.n	8001f08 <parse_frame+0x9d8>
 8001e5e:	f8d7 31b8 	ldr.w	r3, [r7, #440]	@ 0x1b8
 8001e62:	2bff      	cmp	r3, #255	@ 0xff
 8001e64:	d950      	bls.n	8001f08 <parse_frame+0x9d8>
					&& strlen(frame->sender) == FIELD_ADDR_LEN) {
 8001e66:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001e6a:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	4618      	mov	r0, r3
 8001e72:	f7fe f9d7 	bl	8000224 <strlen>
 8001e76:	4603      	mov	r3, r0
 8001e78:	2b03      	cmp	r3, #3
 8001e7a:	d145      	bne.n	8001f08 <parse_frame+0x9d8>
				bool valid_sender = true;
 8001e7c:	2301      	movs	r3, #1
 8001e7e:	f887 316f 	strb.w	r3, [r7, #367]	@ 0x16f
				for (int i = 0; i < FIELD_ADDR_LEN; i++) {
 8001e82:	2300      	movs	r3, #0
 8001e84:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
 8001e88:	e01b      	b.n	8001ec2 <parse_frame+0x992>
					char c = frame->sender[i];
 8001e8a:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001e8e:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001e92:	681a      	ldr	r2, [r3, #0]
 8001e94:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8001e98:	4413      	add	r3, r2
 8001e9a:	781b      	ldrb	r3, [r3, #0]
 8001e9c:	f887 314f 	strb.w	r3, [r7, #335]	@ 0x14f
					if (c == '&' || c == '*') {
 8001ea0:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8001ea4:	2b26      	cmp	r3, #38	@ 0x26
 8001ea6:	d003      	beq.n	8001eb0 <parse_frame+0x980>
 8001ea8:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8001eac:	2b2a      	cmp	r3, #42	@ 0x2a
 8001eae:	d103      	bne.n	8001eb8 <parse_frame+0x988>
						valid_sender = false;
 8001eb0:	2300      	movs	r3, #0
 8001eb2:	f887 316f 	strb.w	r3, [r7, #367]	@ 0x16f
						break;
 8001eb6:	e008      	b.n	8001eca <parse_frame+0x99a>
				for (int i = 0; i < FIELD_ADDR_LEN; i++) {
 8001eb8:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8001ebc:	3301      	adds	r3, #1
 8001ebe:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
 8001ec2:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8001ec6:	2b02      	cmp	r3, #2
 8001ec8:	dddf      	ble.n	8001e8a <parse_frame+0x95a>
					}
				}
				if (valid_sender) {
 8001eca:	f897 316f 	ldrb.w	r3, [r7, #367]	@ 0x16f
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	d01a      	beq.n	8001f08 <parse_frame+0x9d8>
					build_response_frame(response_buffer, response_size,
							DEVICE_ID, frame->sender, frame->frame_id, NULL,
 8001ed2:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001ed6:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001eda:	681a      	ldr	r2, [r3, #0]
					build_response_frame(response_buffer, response_size,
 8001edc:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001ee0:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	7a9b      	ldrb	r3, [r3, #10]
 8001ee8:	f507 71d4 	add.w	r1, r7, #424	@ 0x1a8
 8001eec:	f5a1 70d4 	sub.w	r0, r1, #424	@ 0x1a8
 8001ef0:	2102      	movs	r1, #2
 8001ef2:	9102      	str	r1, [sp, #8]
 8001ef4:	2100      	movs	r1, #0
 8001ef6:	9101      	str	r1, [sp, #4]
 8001ef8:	9300      	str	r3, [sp, #0]
 8001efa:	4613      	mov	r3, r2
 8001efc:	4a3d      	ldr	r2, [pc, #244]	@ (8001ff4 <parse_frame+0xac4>)
 8001efe:	f8d7 11b8 	ldr.w	r1, [r7, #440]	@ 0x1b8
 8001f02:	6800      	ldr	r0, [r0, #0]
 8001f04:	f000 f932 	bl	800216c <build_response_frame>
							WRLEN);
				}
			}
			return PARSE_LENGTH_MISMATCH;
 8001f08:	2305      	movs	r3, #5
 8001f0a:	e06d      	b.n	8001fe8 <parse_frame+0xab8>
		}
	}

	frame->command = cmd;
 8001f0c:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001f10:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	f897 2155 	ldrb.w	r2, [r7, #341]	@ 0x155
 8001f1a:	f883 210c 	strb.w	r2, [r3, #268]	@ 0x10c

	frame->params_len = 0;
 8001f1e:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001f22:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	2200      	movs	r2, #0
 8001f2a:	f883 220e 	strb.w	r2, [r3, #526]	@ 0x20e
	frame->params[0] = '\0';
 8001f2e:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001f32:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	2200      	movs	r2, #0
 8001f3a:	f883 210d 	strb.w	r2, [r3, #269]	@ 0x10d
	if (expected_param_len > 0) {
 8001f3e:	f897 3154 	ldrb.w	r3, [r7, #340]	@ 0x154
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d04f      	beq.n	8001fe6 <parse_frame+0xab6>
		if (cmd_name_len < frame->data_len) {
 8001f46:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001f4a:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	891b      	ldrh	r3, [r3, #8]
 8001f52:	461a      	mov	r2, r3
 8001f54:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
 8001f58:	4293      	cmp	r3, r2
 8001f5a:	d244      	bcs.n	8001fe6 <parse_frame+0xab6>
			size_t param_start = cmd_name_len;
 8001f5c:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
 8001f60:	f8c7 3148 	str.w	r3, [r7, #328]	@ 0x148
			size_t param_len = frame->data_len - cmd_name_len;
 8001f64:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001f68:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	891b      	ldrh	r3, [r3, #8]
 8001f70:	461a      	mov	r2, r3
 8001f72:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
 8001f76:	1ad3      	subs	r3, r2, r3
 8001f78:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
			if (param_len > MAX_PAYLOAD_LEN) {
 8001f7c:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
 8001f80:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001f84:	d903      	bls.n	8001f8e <parse_frame+0xa5e>
				param_len = MAX_PAYLOAD_LEN;
 8001f86:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001f8a:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
			}
			memcpy(frame->params, &frame->data[param_start], param_len);
 8001f8e:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001f92:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	f203 100d 	addw	r0, r3, #269	@ 0x10d
 8001f9c:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001fa0:	f5a3 72d2 	sub.w	r2, r3, #420	@ 0x1a4
 8001fa4:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 8001fa8:	3308      	adds	r3, #8
 8001faa:	6812      	ldr	r2, [r2, #0]
 8001fac:	4413      	add	r3, r2
 8001fae:	3303      	adds	r3, #3
 8001fb0:	f8d7 2164 	ldr.w	r2, [r7, #356]	@ 0x164
 8001fb4:	4619      	mov	r1, r3
 8001fb6:	f007 fd23 	bl	8009a00 <memcpy>
			frame->params[param_len] = '\0';
 8001fba:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001fbe:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001fc2:	681a      	ldr	r2, [r3, #0]
 8001fc4:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
 8001fc8:	4413      	add	r3, r2
 8001fca:	f203 130d 	addw	r3, r3, #269	@ 0x10d
 8001fce:	2200      	movs	r2, #0
 8001fd0:	701a      	strb	r2, [r3, #0]
			frame->params_len = param_len;
 8001fd2:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
 8001fd6:	b2da      	uxtb	r2, r3
 8001fd8:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001fdc:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	f883 220e 	strb.w	r2, [r3, #526]	@ 0x20e
		}
	}
	return PARSE_OK;
 8001fe6:	2300      	movs	r3, #0
}
 8001fe8:	4618      	mov	r0, r3
 8001fea:	f507 77d6 	add.w	r7, r7, #428	@ 0x1ac
 8001fee:	46bd      	mov	sp, r7
 8001ff0:	bd90      	pop	{r4, r7, pc}
 8001ff2:	bf00      	nop
 8001ff4:	0800a35c 	.word	0x0800a35c

08001ff8 <calculate_frame_crc>:
 * @return Wartość CRC16
 *
 * CRC jest obliczane z pól: Nadawca + Odbiorca + Długość + ID + Dane
 * (bez znaków &, CRC oraz *)
 */
uint16_t calculate_frame_crc(const Frame *frame) {
 8001ff8:	b580      	push	{r7, lr}
 8001ffa:	f5ad 7d4e 	sub.w	sp, sp, #824	@ 0x338
 8001ffe:	af00      	add	r7, sp, #0
 8002000:	f507 734e 	add.w	r3, r7, #824	@ 0x338
 8002004:	f5a3 734d 	sub.w	r3, r3, #820	@ 0x334
 8002008:	6018      	str	r0, [r3, #0]
	if (!frame)
 800200a:	f507 734e 	add.w	r3, r7, #824	@ 0x338
 800200e:	f5a3 734d 	sub.w	r3, r3, #820	@ 0x334
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	2b00      	cmp	r3, #0
 8002016:	d101      	bne.n	800201c <calculate_frame_crc+0x24>
		return 0;
 8002018:	2300      	movs	r3, #0
 800201a:	e09d      	b.n	8002158 <calculate_frame_crc+0x160>

	// Prepare buffer with data for CRC calculation
	// CRC is calculated on the hex-encoded data as transmitted on wire
	char crc_buffer[MAX_FRAME_LEN];
	size_t pos = 0;
 800201c:	2300      	movs	r3, #0
 800201e:	f8c7 3334 	str.w	r3, [r7, #820]	@ 0x334

	// Sender
	memcpy(&crc_buffer[pos], frame->sender, FIELD_ADDR_LEN);
 8002022:	f507 7206 	add.w	r2, r7, #536	@ 0x218
 8002026:	f8d7 3334 	ldr.w	r3, [r7, #820]	@ 0x334
 800202a:	18d0      	adds	r0, r2, r3
 800202c:	f507 734e 	add.w	r3, r7, #824	@ 0x338
 8002030:	f5a3 734d 	sub.w	r3, r3, #820	@ 0x334
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	2203      	movs	r2, #3
 8002038:	4619      	mov	r1, r3
 800203a:	f007 fce1 	bl	8009a00 <memcpy>
	pos += FIELD_ADDR_LEN;
 800203e:	f8d7 3334 	ldr.w	r3, [r7, #820]	@ 0x334
 8002042:	3303      	adds	r3, #3
 8002044:	f8c7 3334 	str.w	r3, [r7, #820]	@ 0x334

	// Receiver
	memcpy(&crc_buffer[pos], frame->receiver, FIELD_ADDR_LEN);
 8002048:	f507 7206 	add.w	r2, r7, #536	@ 0x218
 800204c:	f8d7 3334 	ldr.w	r3, [r7, #820]	@ 0x334
 8002050:	18d0      	adds	r0, r2, r3
 8002052:	f507 734e 	add.w	r3, r7, #824	@ 0x338
 8002056:	f5a3 734d 	sub.w	r3, r3, #820	@ 0x334
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	3304      	adds	r3, #4
 800205e:	2203      	movs	r2, #3
 8002060:	4619      	mov	r1, r3
 8002062:	f007 fccd 	bl	8009a00 <memcpy>
	pos += FIELD_ADDR_LEN;
 8002066:	f8d7 3334 	ldr.w	r3, [r7, #820]	@ 0x334
 800206a:	3303      	adds	r3, #3
 800206c:	f8c7 3334 	str.w	r3, [r7, #820]	@ 0x334

	// Length (as 3 ASCII digits, representing hex-encoded data length)
	char len_str[4];
	int hex_data_len = frame->data_len * 2; // Hex-encoded length
 8002070:	f507 734e 	add.w	r3, r7, #824	@ 0x338
 8002074:	f5a3 734d 	sub.w	r3, r3, #820	@ 0x334
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	891b      	ldrh	r3, [r3, #8]
 800207c:	005b      	lsls	r3, r3, #1
 800207e:	f8c7 3330 	str.w	r3, [r7, #816]	@ 0x330
	sprintf(len_str, "%03d", hex_data_len);
 8002082:	f507 7305 	add.w	r3, r7, #532	@ 0x214
 8002086:	f8d7 2330 	ldr.w	r2, [r7, #816]	@ 0x330
 800208a:	4936      	ldr	r1, [pc, #216]	@ (8002164 <calculate_frame_crc+0x16c>)
 800208c:	4618      	mov	r0, r3
 800208e:	f007 fc2d 	bl	80098ec <siprintf>
	memcpy(&crc_buffer[pos], len_str, FIELD_DATA_LEN);
 8002092:	f507 7206 	add.w	r2, r7, #536	@ 0x218
 8002096:	f8d7 3334 	ldr.w	r3, [r7, #820]	@ 0x334
 800209a:	4413      	add	r3, r2
 800209c:	f507 7105 	add.w	r1, r7, #532	@ 0x214
 80020a0:	2203      	movs	r2, #3
 80020a2:	4618      	mov	r0, r3
 80020a4:	f007 fcac 	bl	8009a00 <memcpy>
	pos += FIELD_DATA_LEN;
 80020a8:	f8d7 3334 	ldr.w	r3, [r7, #820]	@ 0x334
 80020ac:	3303      	adds	r3, #3
 80020ae:	f8c7 3334 	str.w	r3, [r7, #820]	@ 0x334

	// Frame ID (as 2 ASCII digits)
	char id_str[3];
	sprintf(id_str, "%02d", frame->frame_id);
 80020b2:	f507 734e 	add.w	r3, r7, #824	@ 0x338
 80020b6:	f5a3 734d 	sub.w	r3, r3, #820	@ 0x334
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	7a9b      	ldrb	r3, [r3, #10]
 80020be:	461a      	mov	r2, r3
 80020c0:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 80020c4:	4928      	ldr	r1, [pc, #160]	@ (8002168 <calculate_frame_crc+0x170>)
 80020c6:	4618      	mov	r0, r3
 80020c8:	f007 fc10 	bl	80098ec <siprintf>
	memcpy(&crc_buffer[pos], id_str, FIELD_ID_LEN);
 80020cc:	f507 7206 	add.w	r2, r7, #536	@ 0x218
 80020d0:	f8d7 3334 	ldr.w	r3, [r7, #820]	@ 0x334
 80020d4:	4413      	add	r3, r2
 80020d6:	f507 724e 	add.w	r2, r7, #824	@ 0x338
 80020da:	f5a2 7294 	sub.w	r2, r2, #296	@ 0x128
 80020de:	8812      	ldrh	r2, [r2, #0]
 80020e0:	801a      	strh	r2, [r3, #0]
	pos += FIELD_ID_LEN;
 80020e2:	f8d7 3334 	ldr.w	r3, [r7, #820]	@ 0x334
 80020e6:	3302      	adds	r3, #2
 80020e8:	f8c7 3334 	str.w	r3, [r7, #820]	@ 0x334

	// Data (hex-encoded)
	if (frame->data_len > 0) {
 80020ec:	f507 734e 	add.w	r3, r7, #824	@ 0x338
 80020f0:	f5a3 734d 	sub.w	r3, r3, #820	@ 0x334
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	891b      	ldrh	r3, [r3, #8]
 80020f8:	2b00      	cmp	r3, #0
 80020fa:	d025      	beq.n	8002148 <calculate_frame_crc+0x150>
		char hex_data[MAX_PAYLOAD_LEN * 2 + 1];
		int hex_len = hex_encode_string(frame->data, hex_data, sizeof(hex_data));
 80020fc:	f507 734e 	add.w	r3, r7, #824	@ 0x338
 8002100:	f5a3 734d 	sub.w	r3, r3, #820	@ 0x334
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	330b      	adds	r3, #11
 8002108:	f107 010c 	add.w	r1, r7, #12
 800210c:	f240 2201 	movw	r2, #513	@ 0x201
 8002110:	4618      	mov	r0, r3
 8002112:	f7ff f8ef 	bl	80012f4 <hex_encode_string>
 8002116:	f8c7 032c 	str.w	r0, [r7, #812]	@ 0x32c
		if (hex_len > 0) {
 800211a:	f8d7 332c 	ldr.w	r3, [r7, #812]	@ 0x32c
 800211e:	2b00      	cmp	r3, #0
 8002120:	dd12      	ble.n	8002148 <calculate_frame_crc+0x150>
			memcpy(&crc_buffer[pos], hex_data, hex_len);
 8002122:	f507 7206 	add.w	r2, r7, #536	@ 0x218
 8002126:	f8d7 3334 	ldr.w	r3, [r7, #820]	@ 0x334
 800212a:	4413      	add	r3, r2
 800212c:	f8d7 232c 	ldr.w	r2, [r7, #812]	@ 0x32c
 8002130:	f107 010c 	add.w	r1, r7, #12
 8002134:	4618      	mov	r0, r3
 8002136:	f007 fc63 	bl	8009a00 <memcpy>
			pos += hex_len;
 800213a:	f8d7 332c 	ldr.w	r3, [r7, #812]	@ 0x32c
 800213e:	f8d7 2334 	ldr.w	r2, [r7, #820]	@ 0x334
 8002142:	4413      	add	r3, r2
 8002144:	f8c7 3334 	str.w	r3, [r7, #820]	@ 0x334
		}
	}

	// Calculate CRC16-CCITT
	return crc16_ccitt((const uint8_t*) crc_buffer, pos);
 8002148:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 800214c:	f8d7 1334 	ldr.w	r1, [r7, #820]	@ 0x334
 8002150:	4618      	mov	r0, r3
 8002152:	f7fe fc0f 	bl	8000974 <crc16_ccitt>
 8002156:	4603      	mov	r3, r0
}
 8002158:	4618      	mov	r0, r3
 800215a:	f507 774e 	add.w	r7, r7, #824	@ 0x338
 800215e:	46bd      	mov	sp, r7
 8002160:	bd80      	pop	{r7, pc}
 8002162:	bf00      	nop
 8002164:	0800a368 	.word	0x0800a368
 8002168:	0800a370 	.word	0x0800a370

0800216c <build_response_frame>:
 * @param error Kod błędu (ignorowany jeśli response_data != NULL)
 * @return true jeśli budowanie powiodło się, false w przypadku błędu
 */
bool build_response_frame(char *buffer, size_t buffer_size, const char *sender,
		const char *receiver, uint8_t frame_id, const char *response_data,
		ErrorCode error) {
 800216c:	b590      	push	{r4, r7, lr}
 800216e:	f2ad 4d54 	subw	sp, sp, #1108	@ 0x454
 8002172:	af00      	add	r7, sp, #0
 8002174:	f507 648a 	add.w	r4, r7, #1104	@ 0x450
 8002178:	f2a4 4444 	subw	r4, r4, #1092	@ 0x444
 800217c:	6020      	str	r0, [r4, #0]
 800217e:	f507 608a 	add.w	r0, r7, #1104	@ 0x450
 8002182:	f5a0 6089 	sub.w	r0, r0, #1096	@ 0x448
 8002186:	6001      	str	r1, [r0, #0]
 8002188:	f507 618a 	add.w	r1, r7, #1104	@ 0x450
 800218c:	f2a1 414c 	subw	r1, r1, #1100	@ 0x44c
 8002190:	600a      	str	r2, [r1, #0]
 8002192:	f507 628a 	add.w	r2, r7, #1104	@ 0x450
 8002196:	f5a2 628a 	sub.w	r2, r2, #1104	@ 0x450
 800219a:	6013      	str	r3, [r2, #0]
	if (!buffer || !sender || buffer_size < MIN_FRAME_LEN) {
 800219c:	f507 638a 	add.w	r3, r7, #1104	@ 0x450
 80021a0:	f2a3 4344 	subw	r3, r3, #1092	@ 0x444
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	d00d      	beq.n	80021c6 <build_response_frame+0x5a>
 80021aa:	f507 638a 	add.w	r3, r7, #1104	@ 0x450
 80021ae:	f2a3 434c 	subw	r3, r3, #1100	@ 0x44c
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	d006      	beq.n	80021c6 <build_response_frame+0x5a>
 80021b8:	f507 638a 	add.w	r3, r7, #1104	@ 0x450
 80021bc:	f5a3 6389 	sub.w	r3, r3, #1096	@ 0x448
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	2b10      	cmp	r3, #16
 80021c4:	d801      	bhi.n	80021ca <build_response_frame+0x5e>
		return false;
 80021c6:	2300      	movs	r3, #0
 80021c8:	e1a8      	b.n	800251c <build_response_frame+0x3b0>

	// Przygotuj dane odpowiedzi
	char raw_data[MAX_PAYLOAD_LEN];
	size_t raw_data_len;

	if (response_data != NULL) {
 80021ca:	f8d7 3464 	ldr.w	r3, [r7, #1124]	@ 0x464
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	d016      	beq.n	8002200 <build_response_frame+0x94>
		strncpy(raw_data, response_data, sizeof(raw_data) - 1);
 80021d2:	f507 734c 	add.w	r3, r7, #816	@ 0x330
 80021d6:	22ff      	movs	r2, #255	@ 0xff
 80021d8:	f8d7 1464 	ldr.w	r1, [r7, #1124]	@ 0x464
 80021dc:	4618      	mov	r0, r3
 80021de:	f007 fbcf 	bl	8009980 <strncpy>
		raw_data[sizeof(raw_data) - 1] = '\0';
 80021e2:	f507 638a 	add.w	r3, r7, #1104	@ 0x450
 80021e6:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 80021ea:	2200      	movs	r2, #0
 80021ec:	f883 20ff 	strb.w	r2, [r3, #255]	@ 0xff
		raw_data_len = strlen(raw_data);
 80021f0:	f507 734c 	add.w	r3, r7, #816	@ 0x330
 80021f4:	4618      	mov	r0, r3
 80021f6:	f7fe f815 	bl	8000224 <strlen>
 80021fa:	f8c7 044c 	str.w	r0, [r7, #1100]	@ 0x44c
 80021fe:	e04f      	b.n	80022a0 <build_response_frame+0x134>
	} else {
		switch (error) {
 8002200:	f897 3468 	ldrb.w	r3, [r7, #1128]	@ 0x468
 8002204:	2b04      	cmp	r3, #4
 8002206:	d835      	bhi.n	8002274 <build_response_frame+0x108>
 8002208:	a201      	add	r2, pc, #4	@ (adr r2, 8002210 <build_response_frame+0xa4>)
 800220a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800220e:	bf00      	nop
 8002210:	08002225 	.word	0x08002225
 8002214:	08002235 	.word	0x08002235
 8002218:	08002245 	.word	0x08002245
 800221c:	08002255 	.word	0x08002255
 8002220:	08002265 	.word	0x08002265
		case WRCHSUM:
			strncpy(raw_data, WRCHSUM_STR, sizeof(raw_data) - 1);
 8002224:	f507 734c 	add.w	r3, r7, #816	@ 0x330
 8002228:	22ff      	movs	r2, #255	@ 0xff
 800222a:	49bf      	ldr	r1, [pc, #764]	@ (8002528 <build_response_frame+0x3bc>)
 800222c:	4618      	mov	r0, r3
 800222e:	f007 fba7 	bl	8009980 <strncpy>
			break;
 8002232:	e027      	b.n	8002284 <build_response_frame+0x118>
		case WRCMD:
			strncpy(raw_data, WRCMD_STR, sizeof(raw_data) - 1);
 8002234:	f507 734c 	add.w	r3, r7, #816	@ 0x330
 8002238:	22ff      	movs	r2, #255	@ 0xff
 800223a:	49bc      	ldr	r1, [pc, #752]	@ (800252c <build_response_frame+0x3c0>)
 800223c:	4618      	mov	r0, r3
 800223e:	f007 fb9f 	bl	8009980 <strncpy>
			break;
 8002242:	e01f      	b.n	8002284 <build_response_frame+0x118>
		case WRLEN:
			strncpy(raw_data, WRLEN_STR, sizeof(raw_data) - 1);
 8002244:	f507 734c 	add.w	r3, r7, #816	@ 0x330
 8002248:	22ff      	movs	r2, #255	@ 0xff
 800224a:	49b9      	ldr	r1, [pc, #740]	@ (8002530 <build_response_frame+0x3c4>)
 800224c:	4618      	mov	r0, r3
 800224e:	f007 fb97 	bl	8009980 <strncpy>
			break;
 8002252:	e017      	b.n	8002284 <build_response_frame+0x118>
		case WRPOS:
			strncpy(raw_data, WRPOS_STR, sizeof(raw_data) - 1);
 8002254:	f507 734c 	add.w	r3, r7, #816	@ 0x330
 8002258:	22ff      	movs	r2, #255	@ 0xff
 800225a:	49b6      	ldr	r1, [pc, #728]	@ (8002534 <build_response_frame+0x3c8>)
 800225c:	4618      	mov	r0, r3
 800225e:	f007 fb8f 	bl	8009980 <strncpy>
			break;
 8002262:	e00f      	b.n	8002284 <build_response_frame+0x118>
		case WRFRM:
			strncpy(raw_data, WRFRM_STR, sizeof(raw_data) - 1);
 8002264:	f507 734c 	add.w	r3, r7, #816	@ 0x330
 8002268:	22ff      	movs	r2, #255	@ 0xff
 800226a:	49b3      	ldr	r1, [pc, #716]	@ (8002538 <build_response_frame+0x3cc>)
 800226c:	4618      	mov	r0, r3
 800226e:	f007 fb87 	bl	8009980 <strncpy>
			break;
 8002272:	e007      	b.n	8002284 <build_response_frame+0x118>
		default:
			strncpy(raw_data, WRFRM_STR, sizeof(raw_data) - 1);
 8002274:	f507 734c 	add.w	r3, r7, #816	@ 0x330
 8002278:	22ff      	movs	r2, #255	@ 0xff
 800227a:	49af      	ldr	r1, [pc, #700]	@ (8002538 <build_response_frame+0x3cc>)
 800227c:	4618      	mov	r0, r3
 800227e:	f007 fb7f 	bl	8009980 <strncpy>
			break;
 8002282:	bf00      	nop
		}
		raw_data[sizeof(raw_data) - 1] = '\0';
 8002284:	f507 638a 	add.w	r3, r7, #1104	@ 0x450
 8002288:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 800228c:	2200      	movs	r2, #0
 800228e:	f883 20ff 	strb.w	r2, [r3, #255]	@ 0xff
		raw_data_len = strlen(raw_data);
 8002292:	f507 734c 	add.w	r3, r7, #816	@ 0x330
 8002296:	4618      	mov	r0, r3
 8002298:	f7fd ffc4 	bl	8000224 <strlen>
 800229c:	f8c7 044c 	str.w	r0, [r7, #1100]	@ 0x44c
	}

	// Encode raw data to hex string for transmission
	char hex_data[MAX_PAYLOAD_LEN * 2 + 1];
	int hex_len = hex_encode_string(raw_data, hex_data, sizeof(hex_data));
 80022a0:	f507 7196 	add.w	r1, r7, #300	@ 0x12c
 80022a4:	f507 734c 	add.w	r3, r7, #816	@ 0x330
 80022a8:	f240 2201 	movw	r2, #513	@ 0x201
 80022ac:	4618      	mov	r0, r3
 80022ae:	f7ff f821 	bl	80012f4 <hex_encode_string>
 80022b2:	f8c7 0448 	str.w	r0, [r7, #1096]	@ 0x448
	if (hex_len < 0) {
 80022b6:	f8d7 3448 	ldr.w	r3, [r7, #1096]	@ 0x448
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	da01      	bge.n	80022c2 <build_response_frame+0x156>
		return false; // Encoding failed
 80022be:	2300      	movs	r3, #0
 80022c0:	e12c      	b.n	800251c <build_response_frame+0x3b0>
	}

	const char *data = hex_data;
 80022c2:	f507 7396 	add.w	r3, r7, #300	@ 0x12c
 80022c6:	f8c7 3444 	str.w	r3, [r7, #1092]	@ 0x444
	size_t data_len = hex_len;
 80022ca:	f8d7 3448 	ldr.w	r3, [r7, #1096]	@ 0x448
 80022ce:	f8c7 3440 	str.w	r3, [r7, #1088]	@ 0x440

	// Sprawdza czy dane zmieszczą się w buforze
	size_t total_len = FIELD_START_LEN + FIELD_ADDR_LEN + FIELD_ADDR_LEN + FIELD_DATA_LEN +
 80022d2:	f8d7 3440 	ldr.w	r3, [r7, #1088]	@ 0x440
 80022d6:	3311      	adds	r3, #17
 80022d8:	f8c7 343c 	str.w	r3, [r7, #1084]	@ 0x43c
	FIELD_ID_LEN + data_len + FIELD_CRC_LEN + FIELD_END_LEN;
	if (total_len > buffer_size) {
 80022dc:	f507 638a 	add.w	r3, r7, #1104	@ 0x450
 80022e0:	f5a3 6389 	sub.w	r3, r3, #1096	@ 0x448
 80022e4:	f8d7 243c 	ldr.w	r2, [r7, #1084]	@ 0x43c
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	429a      	cmp	r2, r3
 80022ec:	d901      	bls.n	80022f2 <build_response_frame+0x186>
		return false;
 80022ee:	2300      	movs	r3, #0
 80022f0:	e114      	b.n	800251c <build_response_frame+0x3b0>
	}

	size_t pos = 0;
 80022f2:	2300      	movs	r3, #0
 80022f4:	f8c7 3438 	str.w	r3, [r7, #1080]	@ 0x438

	// Znak startowy
	buffer[pos++] = PROTOCOL_START_BYTE;
 80022f8:	f8d7 3438 	ldr.w	r3, [r7, #1080]	@ 0x438
 80022fc:	1c5a      	adds	r2, r3, #1
 80022fe:	f8c7 2438 	str.w	r2, [r7, #1080]	@ 0x438
 8002302:	f507 628a 	add.w	r2, r7, #1104	@ 0x450
 8002306:	f2a2 4244 	subw	r2, r2, #1092	@ 0x444
 800230a:	6812      	ldr	r2, [r2, #0]
 800230c:	4413      	add	r3, r2
 800230e:	2226      	movs	r2, #38	@ 0x26
 8002310:	701a      	strb	r2, [r3, #0]

	// Nadawca (3 znaki)
	memcpy(&buffer[pos], sender, FIELD_ADDR_LEN);
 8002312:	f507 638a 	add.w	r3, r7, #1104	@ 0x450
 8002316:	f2a3 4344 	subw	r3, r3, #1092	@ 0x444
 800231a:	681a      	ldr	r2, [r3, #0]
 800231c:	f8d7 3438 	ldr.w	r3, [r7, #1080]	@ 0x438
 8002320:	18d0      	adds	r0, r2, r3
 8002322:	f507 638a 	add.w	r3, r7, #1104	@ 0x450
 8002326:	f2a3 434c 	subw	r3, r3, #1100	@ 0x44c
 800232a:	2203      	movs	r2, #3
 800232c:	6819      	ldr	r1, [r3, #0]
 800232e:	f007 fb67 	bl	8009a00 <memcpy>
	pos += FIELD_ADDR_LEN;
 8002332:	f8d7 3438 	ldr.w	r3, [r7, #1080]	@ 0x438
 8002336:	3303      	adds	r3, #3
 8002338:	f8c7 3438 	str.w	r3, [r7, #1080]	@ 0x438

	// Odbiorca (3 znaki)
	memcpy(&buffer[pos], receiver, FIELD_ADDR_LEN);
 800233c:	f507 638a 	add.w	r3, r7, #1104	@ 0x450
 8002340:	f2a3 4344 	subw	r3, r3, #1092	@ 0x444
 8002344:	681a      	ldr	r2, [r3, #0]
 8002346:	f8d7 3438 	ldr.w	r3, [r7, #1080]	@ 0x438
 800234a:	18d0      	adds	r0, r2, r3
 800234c:	f507 638a 	add.w	r3, r7, #1104	@ 0x450
 8002350:	f5a3 638a 	sub.w	r3, r3, #1104	@ 0x450
 8002354:	2203      	movs	r2, #3
 8002356:	6819      	ldr	r1, [r3, #0]
 8002358:	f007 fb52 	bl	8009a00 <memcpy>
	pos += FIELD_ADDR_LEN;
 800235c:	f8d7 3438 	ldr.w	r3, [r7, #1080]	@ 0x438
 8002360:	3303      	adds	r3, #3
 8002362:	f8c7 3438 	str.w	r3, [r7, #1080]	@ 0x438

	// Długość danych (3 cyfry ASCII)
	char len_str[4];
	sprintf(len_str, "%03d", data_len);
 8002366:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 800236a:	f8d7 2440 	ldr.w	r2, [r7, #1088]	@ 0x440
 800236e:	4973      	ldr	r1, [pc, #460]	@ (800253c <build_response_frame+0x3d0>)
 8002370:	4618      	mov	r0, r3
 8002372:	f007 fabb 	bl	80098ec <siprintf>
	memcpy(&buffer[pos], len_str, FIELD_DATA_LEN);
 8002376:	f507 638a 	add.w	r3, r7, #1104	@ 0x450
 800237a:	f2a3 4344 	subw	r3, r3, #1092	@ 0x444
 800237e:	681a      	ldr	r2, [r3, #0]
 8002380:	f8d7 3438 	ldr.w	r3, [r7, #1080]	@ 0x438
 8002384:	4413      	add	r3, r2
 8002386:	f507 7194 	add.w	r1, r7, #296	@ 0x128
 800238a:	2203      	movs	r2, #3
 800238c:	4618      	mov	r0, r3
 800238e:	f007 fb37 	bl	8009a00 <memcpy>
	pos += FIELD_DATA_LEN;
 8002392:	f8d7 3438 	ldr.w	r3, [r7, #1080]	@ 0x438
 8002396:	3303      	adds	r3, #3
 8002398:	f8c7 3438 	str.w	r3, [r7, #1080]	@ 0x438

	// ID ramki (2 cyfry ASCII)
	char id_str[3];
	sprintf(id_str, "%02d", frame_id);
 800239c:	f897 2460 	ldrb.w	r2, [r7, #1120]	@ 0x460
 80023a0:	f507 7392 	add.w	r3, r7, #292	@ 0x124
 80023a4:	4966      	ldr	r1, [pc, #408]	@ (8002540 <build_response_frame+0x3d4>)
 80023a6:	4618      	mov	r0, r3
 80023a8:	f007 faa0 	bl	80098ec <siprintf>
	memcpy(&buffer[pos], id_str, FIELD_ID_LEN);
 80023ac:	f507 638a 	add.w	r3, r7, #1104	@ 0x450
 80023b0:	f2a3 4344 	subw	r3, r3, #1092	@ 0x444
 80023b4:	681a      	ldr	r2, [r3, #0]
 80023b6:	f8d7 3438 	ldr.w	r3, [r7, #1080]	@ 0x438
 80023ba:	4413      	add	r3, r2
 80023bc:	f507 628a 	add.w	r2, r7, #1104	@ 0x450
 80023c0:	f5a2 724b 	sub.w	r2, r2, #812	@ 0x32c
 80023c4:	8812      	ldrh	r2, [r2, #0]
 80023c6:	801a      	strh	r2, [r3, #0]
	pos += FIELD_ID_LEN;
 80023c8:	f8d7 3438 	ldr.w	r3, [r7, #1080]	@ 0x438
 80023cc:	3302      	adds	r3, #2
 80023ce:	f8c7 3438 	str.w	r3, [r7, #1080]	@ 0x438

	// Dane odpowiedzi (hex-encoded)
	memcpy(&buffer[pos], data, data_len);
 80023d2:	f507 638a 	add.w	r3, r7, #1104	@ 0x450
 80023d6:	f2a3 4344 	subw	r3, r3, #1092	@ 0x444
 80023da:	681a      	ldr	r2, [r3, #0]
 80023dc:	f8d7 3438 	ldr.w	r3, [r7, #1080]	@ 0x438
 80023e0:	4413      	add	r3, r2
 80023e2:	f8d7 2440 	ldr.w	r2, [r7, #1088]	@ 0x440
 80023e6:	f8d7 1444 	ldr.w	r1, [r7, #1092]	@ 0x444
 80023ea:	4618      	mov	r0, r3
 80023ec:	f007 fb08 	bl	8009a00 <memcpy>
	pos += data_len;
 80023f0:	f8d7 2438 	ldr.w	r2, [r7, #1080]	@ 0x438
 80023f4:	f8d7 3440 	ldr.w	r3, [r7, #1088]	@ 0x440
 80023f8:	4413      	add	r3, r2
 80023fa:	f8c7 3438 	str.w	r3, [r7, #1080]	@ 0x438

	// Oblicz CRC dla całej ramki (bez & i *)
	char crc_buffer[MAX_FRAME_LEN - 2];
	size_t crc_pos = 0;
 80023fe:	2300      	movs	r3, #0
 8002400:	f8c7 3434 	str.w	r3, [r7, #1076]	@ 0x434

	// Kopiuj pola do bufora CRC (od nadawcy do danych)
	// Note: CRC is calculated on the hex-encoded data as transmitted
	memcpy(&crc_buffer[crc_pos], sender, FIELD_ADDR_LEN);
 8002404:	f107 0214 	add.w	r2, r7, #20
 8002408:	f8d7 3434 	ldr.w	r3, [r7, #1076]	@ 0x434
 800240c:	18d0      	adds	r0, r2, r3
 800240e:	f507 638a 	add.w	r3, r7, #1104	@ 0x450
 8002412:	f2a3 434c 	subw	r3, r3, #1100	@ 0x44c
 8002416:	2203      	movs	r2, #3
 8002418:	6819      	ldr	r1, [r3, #0]
 800241a:	f007 faf1 	bl	8009a00 <memcpy>
	crc_pos += FIELD_ADDR_LEN;
 800241e:	f8d7 3434 	ldr.w	r3, [r7, #1076]	@ 0x434
 8002422:	3303      	adds	r3, #3
 8002424:	f8c7 3434 	str.w	r3, [r7, #1076]	@ 0x434
	memcpy(&crc_buffer[crc_pos], receiver, FIELD_ADDR_LEN);
 8002428:	f107 0214 	add.w	r2, r7, #20
 800242c:	f8d7 3434 	ldr.w	r3, [r7, #1076]	@ 0x434
 8002430:	18d0      	adds	r0, r2, r3
 8002432:	f507 638a 	add.w	r3, r7, #1104	@ 0x450
 8002436:	f5a3 638a 	sub.w	r3, r3, #1104	@ 0x450
 800243a:	2203      	movs	r2, #3
 800243c:	6819      	ldr	r1, [r3, #0]
 800243e:	f007 fadf 	bl	8009a00 <memcpy>
	crc_pos += FIELD_ADDR_LEN;
 8002442:	f8d7 3434 	ldr.w	r3, [r7, #1076]	@ 0x434
 8002446:	3303      	adds	r3, #3
 8002448:	f8c7 3434 	str.w	r3, [r7, #1076]	@ 0x434
	memcpy(&crc_buffer[crc_pos], len_str, FIELD_DATA_LEN);
 800244c:	f107 0214 	add.w	r2, r7, #20
 8002450:	f8d7 3434 	ldr.w	r3, [r7, #1076]	@ 0x434
 8002454:	4413      	add	r3, r2
 8002456:	f507 7194 	add.w	r1, r7, #296	@ 0x128
 800245a:	2203      	movs	r2, #3
 800245c:	4618      	mov	r0, r3
 800245e:	f007 facf 	bl	8009a00 <memcpy>
	crc_pos += FIELD_DATA_LEN;
 8002462:	f8d7 3434 	ldr.w	r3, [r7, #1076]	@ 0x434
 8002466:	3303      	adds	r3, #3
 8002468:	f8c7 3434 	str.w	r3, [r7, #1076]	@ 0x434
	memcpy(&crc_buffer[crc_pos], id_str, FIELD_ID_LEN);
 800246c:	f107 0214 	add.w	r2, r7, #20
 8002470:	f8d7 3434 	ldr.w	r3, [r7, #1076]	@ 0x434
 8002474:	4413      	add	r3, r2
 8002476:	f507 628a 	add.w	r2, r7, #1104	@ 0x450
 800247a:	f5a2 724b 	sub.w	r2, r2, #812	@ 0x32c
 800247e:	8812      	ldrh	r2, [r2, #0]
 8002480:	801a      	strh	r2, [r3, #0]
	crc_pos += FIELD_ID_LEN;
 8002482:	f8d7 3434 	ldr.w	r3, [r7, #1076]	@ 0x434
 8002486:	3302      	adds	r3, #2
 8002488:	f8c7 3434 	str.w	r3, [r7, #1076]	@ 0x434
	memcpy(&crc_buffer[crc_pos], data, data_len);
 800248c:	f107 0214 	add.w	r2, r7, #20
 8002490:	f8d7 3434 	ldr.w	r3, [r7, #1076]	@ 0x434
 8002494:	4413      	add	r3, r2
 8002496:	f8d7 2440 	ldr.w	r2, [r7, #1088]	@ 0x440
 800249a:	f8d7 1444 	ldr.w	r1, [r7, #1092]	@ 0x444
 800249e:	4618      	mov	r0, r3
 80024a0:	f007 faae 	bl	8009a00 <memcpy>
	crc_pos += data_len;
 80024a4:	f8d7 2434 	ldr.w	r2, [r7, #1076]	@ 0x434
 80024a8:	f8d7 3440 	ldr.w	r3, [r7, #1088]	@ 0x440
 80024ac:	4413      	add	r3, r2
 80024ae:	f8c7 3434 	str.w	r3, [r7, #1076]	@ 0x434

	uint16_t crc = crc16_ccitt((const uint8_t*) crc_buffer, crc_pos);
 80024b2:	f107 0314 	add.w	r3, r7, #20
 80024b6:	f8d7 1434 	ldr.w	r1, [r7, #1076]	@ 0x434
 80024ba:	4618      	mov	r0, r3
 80024bc:	f7fe fa5a 	bl	8000974 <crc16_ccitt>
 80024c0:	4603      	mov	r3, r0
 80024c2:	f8a7 3432 	strh.w	r3, [r7, #1074]	@ 0x432

	// CRC jako 4 znaki hex ASCII (Big Endian)
	sprintf(&buffer[pos], "%04X", crc);
 80024c6:	f507 638a 	add.w	r3, r7, #1104	@ 0x450
 80024ca:	f2a3 4344 	subw	r3, r3, #1092	@ 0x444
 80024ce:	681a      	ldr	r2, [r3, #0]
 80024d0:	f8d7 3438 	ldr.w	r3, [r7, #1080]	@ 0x438
 80024d4:	4413      	add	r3, r2
 80024d6:	f8b7 2432 	ldrh.w	r2, [r7, #1074]	@ 0x432
 80024da:	491a      	ldr	r1, [pc, #104]	@ (8002544 <build_response_frame+0x3d8>)
 80024dc:	4618      	mov	r0, r3
 80024de:	f007 fa05 	bl	80098ec <siprintf>
	pos += FIELD_CRC_LEN;
 80024e2:	f8d7 3438 	ldr.w	r3, [r7, #1080]	@ 0x438
 80024e6:	3304      	adds	r3, #4
 80024e8:	f8c7 3438 	str.w	r3, [r7, #1080]	@ 0x438

	// Znak końcowy
	buffer[pos++] = PROTOCOL_END_BYTE;
 80024ec:	f8d7 3438 	ldr.w	r3, [r7, #1080]	@ 0x438
 80024f0:	1c5a      	adds	r2, r3, #1
 80024f2:	f8c7 2438 	str.w	r2, [r7, #1080]	@ 0x438
 80024f6:	f507 628a 	add.w	r2, r7, #1104	@ 0x450
 80024fa:	f2a2 4244 	subw	r2, r2, #1092	@ 0x444
 80024fe:	6812      	ldr	r2, [r2, #0]
 8002500:	4413      	add	r3, r2
 8002502:	222a      	movs	r2, #42	@ 0x2a
 8002504:	701a      	strb	r2, [r3, #0]

	// Zakończ string
	buffer[pos] = '\0';
 8002506:	f507 638a 	add.w	r3, r7, #1104	@ 0x450
 800250a:	f2a3 4344 	subw	r3, r3, #1092	@ 0x444
 800250e:	681a      	ldr	r2, [r3, #0]
 8002510:	f8d7 3438 	ldr.w	r3, [r7, #1080]	@ 0x438
 8002514:	4413      	add	r3, r2
 8002516:	2200      	movs	r2, #0
 8002518:	701a      	strb	r2, [r3, #0]

	return true;
 800251a:	2301      	movs	r3, #1
}
 800251c:	4618      	mov	r0, r3
 800251e:	f207 4754 	addw	r7, r7, #1108	@ 0x454
 8002522:	46bd      	mov	sp, r7
 8002524:	bd90      	pop	{r4, r7, pc}
 8002526:	bf00      	nop
 8002528:	0800a378 	.word	0x0800a378
 800252c:	0800a380 	.word	0x0800a380
 8002530:	0800a388 	.word	0x0800a388
 8002534:	0800a390 	.word	0x0800a390
 8002538:	0800a398 	.word	0x0800a398
 800253c:	0800a368 	.word	0x0800a368
 8002540:	0800a370 	.word	0x0800a370
 8002544:	0800a3a0 	.word	0x0800a3a0

08002548 <process_received_frame>:
/**
 * @brief Przetwarza odebraną kompletną ramkę protokołu
 * @param buffer Bufor zawierający kompletną ramkę
 * @param len Długość bufora
 */
void process_received_frame(const char *buffer, uint16_t len) {
 8002548:	b590      	push	{r4, r7, lr}
 800254a:	f5ad 7d57 	sub.w	sp, sp, #860	@ 0x35c
 800254e:	af04      	add	r7, sp, #16
 8002550:	f507 7352 	add.w	r3, r7, #840	@ 0x348
 8002554:	f5a3 7351 	sub.w	r3, r3, #836	@ 0x344
 8002558:	6018      	str	r0, [r3, #0]
 800255a:	460a      	mov	r2, r1
 800255c:	f507 7352 	add.w	r3, r7, #840	@ 0x348
 8002560:	f2a3 3346 	subw	r3, r3, #838	@ 0x346
 8002564:	801a      	strh	r2, [r3, #0]
	Frame frame;
	char response[MAX_FRAME_LEN];
	ParseResult result = parse_frame(buffer, len, &frame, response,
 8002566:	f507 7352 	add.w	r3, r7, #840	@ 0x348
 800256a:	f2a3 3346 	subw	r3, r3, #838	@ 0x346
 800256e:	8819      	ldrh	r1, [r3, #0]
 8002570:	f107 030c 	add.w	r3, r7, #12
 8002574:	f507 7290 	add.w	r2, r7, #288	@ 0x120
 8002578:	f507 7052 	add.w	r0, r7, #840	@ 0x348
 800257c:	f5a0 7051 	sub.w	r0, r0, #836	@ 0x344
 8002580:	f240 1411 	movw	r4, #273	@ 0x111
 8002584:	9400      	str	r4, [sp, #0]
 8002586:	6800      	ldr	r0, [r0, #0]
 8002588:	f7fe ffd2 	bl	8001530 <parse_frame>
 800258c:	4603      	mov	r3, r0
 800258e:	f887 3337 	strb.w	r3, [r7, #823]	@ 0x337
			sizeof(response));

	if (result == PARSE_OK) {
 8002592:	f897 3337 	ldrb.w	r3, [r7, #823]	@ 0x337
 8002596:	2b00      	cmp	r3, #0
 8002598:	d109      	bne.n	80025ae <process_received_frame+0x66>
		// Handle command processing
		process_command(&frame, response, sizeof(response));
 800259a:	f107 010c 	add.w	r1, r7, #12
 800259e:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80025a2:	f240 1211 	movw	r2, #273	@ 0x111
 80025a6:	4618      	mov	r0, r3
 80025a8:	f000 fa72 	bl	8002a90 <process_command>
				}
			}
		}
	}
	//PARSE_TOO_SHORT, PARSE_WRONG_RECIPIENT, PARSE_FORBIDDEN_CHARS ingorowanie bez odpowiedzi
}
 80025ac:	e0c3      	b.n	8002736 <process_received_frame+0x1ee>
	} else if (result == PARSE_CRC_ERROR) {
 80025ae:	f897 3337 	ldrb.w	r3, [r7, #823]	@ 0x337
 80025b2:	2b06      	cmp	r3, #6
 80025b4:	d10c      	bne.n	80025d0 <process_received_frame+0x88>
		if (strlen(response) > 0) {
 80025b6:	f107 030c 	add.w	r3, r7, #12
 80025ba:	781b      	ldrb	r3, [r3, #0]
 80025bc:	2b00      	cmp	r3, #0
 80025be:	f000 80ba 	beq.w	8002736 <process_received_frame+0x1ee>
			UART_TX_FSend("%s", response);
 80025c2:	f107 030c 	add.w	r3, r7, #12
 80025c6:	4619      	mov	r1, r3
 80025c8:	485d      	ldr	r0, [pc, #372]	@ (8002740 <process_received_frame+0x1f8>)
 80025ca:	f7fe f859 	bl	8000680 <UART_TX_FSend>
}
 80025ce:	e0b2      	b.n	8002736 <process_received_frame+0x1ee>
	} else if (result == PARSE_LENGTH_MISMATCH) {
 80025d0:	f897 3337 	ldrb.w	r3, [r7, #823]	@ 0x337
 80025d4:	2b05      	cmp	r3, #5
 80025d6:	d150      	bne.n	800267a <process_received_frame+0x132>
		if (strlen(frame.sender) == FIELD_ADDR_LEN) {
 80025d8:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80025dc:	4618      	mov	r0, r3
 80025de:	f7fd fe21 	bl	8000224 <strlen>
 80025e2:	4603      	mov	r3, r0
 80025e4:	2b03      	cmp	r3, #3
 80025e6:	f040 80a6 	bne.w	8002736 <process_received_frame+0x1ee>
			bool valid_sender = true;
 80025ea:	2301      	movs	r3, #1
 80025ec:	f887 3347 	strb.w	r3, [r7, #839]	@ 0x347
			for (int i = 0; i < FIELD_ADDR_LEN; i++) {
 80025f0:	2300      	movs	r3, #0
 80025f2:	f8c7 3340 	str.w	r3, [r7, #832]	@ 0x340
 80025f6:	e01a      	b.n	800262e <process_received_frame+0xe6>
				char ch = frame.sender[i];
 80025f8:	f507 7352 	add.w	r3, r7, #840	@ 0x348
 80025fc:	f5a3 720a 	sub.w	r2, r3, #552	@ 0x228
 8002600:	f8d7 3340 	ldr.w	r3, [r7, #832]	@ 0x340
 8002604:	4413      	add	r3, r2
 8002606:	781b      	ldrb	r3, [r3, #0]
 8002608:	f887 3335 	strb.w	r3, [r7, #821]	@ 0x335
				if (ch == '&' || ch == '*') {
 800260c:	f897 3335 	ldrb.w	r3, [r7, #821]	@ 0x335
 8002610:	2b26      	cmp	r3, #38	@ 0x26
 8002612:	d003      	beq.n	800261c <process_received_frame+0xd4>
 8002614:	f897 3335 	ldrb.w	r3, [r7, #821]	@ 0x335
 8002618:	2b2a      	cmp	r3, #42	@ 0x2a
 800261a:	d103      	bne.n	8002624 <process_received_frame+0xdc>
					valid_sender = false;
 800261c:	2300      	movs	r3, #0
 800261e:	f887 3347 	strb.w	r3, [r7, #839]	@ 0x347
					break;
 8002622:	e008      	b.n	8002636 <process_received_frame+0xee>
			for (int i = 0; i < FIELD_ADDR_LEN; i++) {
 8002624:	f8d7 3340 	ldr.w	r3, [r7, #832]	@ 0x340
 8002628:	3301      	adds	r3, #1
 800262a:	f8c7 3340 	str.w	r3, [r7, #832]	@ 0x340
 800262e:	f8d7 3340 	ldr.w	r3, [r7, #832]	@ 0x340
 8002632:	2b02      	cmp	r3, #2
 8002634:	dde0      	ble.n	80025f8 <process_received_frame+0xb0>
			if (valid_sender) {
 8002636:	f897 3347 	ldrb.w	r3, [r7, #839]	@ 0x347
 800263a:	2b00      	cmp	r3, #0
 800263c:	d07b      	beq.n	8002736 <process_received_frame+0x1ee>
				if (build_response_frame(response, sizeof(response), DEVICE_ID,
 800263e:	f507 7352 	add.w	r3, r7, #840	@ 0x348
 8002642:	f5a3 730a 	sub.w	r3, r3, #552	@ 0x228
 8002646:	7a9b      	ldrb	r3, [r3, #10]
 8002648:	f507 7290 	add.w	r2, r7, #288	@ 0x120
 800264c:	f107 000c 	add.w	r0, r7, #12
 8002650:	2102      	movs	r1, #2
 8002652:	9102      	str	r1, [sp, #8]
 8002654:	2100      	movs	r1, #0
 8002656:	9101      	str	r1, [sp, #4]
 8002658:	9300      	str	r3, [sp, #0]
 800265a:	4613      	mov	r3, r2
 800265c:	4a39      	ldr	r2, [pc, #228]	@ (8002744 <process_received_frame+0x1fc>)
 800265e:	f240 1111 	movw	r1, #273	@ 0x111
 8002662:	f7ff fd83 	bl	800216c <build_response_frame>
 8002666:	4603      	mov	r3, r0
 8002668:	2b00      	cmp	r3, #0
 800266a:	d064      	beq.n	8002736 <process_received_frame+0x1ee>
					UART_TX_FSend("%s", response);
 800266c:	f107 030c 	add.w	r3, r7, #12
 8002670:	4619      	mov	r1, r3
 8002672:	4833      	ldr	r0, [pc, #204]	@ (8002740 <process_received_frame+0x1f8>)
 8002674:	f7fe f804 	bl	8000680 <UART_TX_FSend>
}
 8002678:	e05d      	b.n	8002736 <process_received_frame+0x1ee>
	} else if (result == PARSE_CMD_ERROR) {
 800267a:	f897 3337 	ldrb.w	r3, [r7, #823]	@ 0x337
 800267e:	2b07      	cmp	r3, #7
 8002680:	d10b      	bne.n	800269a <process_received_frame+0x152>
		if (strlen(response) > 0) {
 8002682:	f107 030c 	add.w	r3, r7, #12
 8002686:	781b      	ldrb	r3, [r3, #0]
 8002688:	2b00      	cmp	r3, #0
 800268a:	d054      	beq.n	8002736 <process_received_frame+0x1ee>
			UART_TX_FSend("%s", response);
 800268c:	f107 030c 	add.w	r3, r7, #12
 8002690:	4619      	mov	r1, r3
 8002692:	482b      	ldr	r0, [pc, #172]	@ (8002740 <process_received_frame+0x1f8>)
 8002694:	f7fd fff4 	bl	8000680 <UART_TX_FSend>
}
 8002698:	e04d      	b.n	8002736 <process_received_frame+0x1ee>
	} else if (result == PARSE_INVALID_FORMAT) {
 800269a:	f897 3337 	ldrb.w	r3, [r7, #823]	@ 0x337
 800269e:	2b03      	cmp	r3, #3
 80026a0:	d149      	bne.n	8002736 <process_received_frame+0x1ee>
		if (strlen(frame.sender) == FIELD_ADDR_LEN) {
 80026a2:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80026a6:	4618      	mov	r0, r3
 80026a8:	f7fd fdbc 	bl	8000224 <strlen>
 80026ac:	4603      	mov	r3, r0
 80026ae:	2b03      	cmp	r3, #3
 80026b0:	d141      	bne.n	8002736 <process_received_frame+0x1ee>
			bool valid_sender = true;
 80026b2:	2301      	movs	r3, #1
 80026b4:	f887 333f 	strb.w	r3, [r7, #831]	@ 0x33f
			for (int i = 0; i < FIELD_ADDR_LEN; i++) {
 80026b8:	2300      	movs	r3, #0
 80026ba:	f8c7 3338 	str.w	r3, [r7, #824]	@ 0x338
 80026be:	e01a      	b.n	80026f6 <process_received_frame+0x1ae>
				char ch = frame.sender[i];
 80026c0:	f507 7352 	add.w	r3, r7, #840	@ 0x348
 80026c4:	f5a3 720a 	sub.w	r2, r3, #552	@ 0x228
 80026c8:	f8d7 3338 	ldr.w	r3, [r7, #824]	@ 0x338
 80026cc:	4413      	add	r3, r2
 80026ce:	781b      	ldrb	r3, [r3, #0]
 80026d0:	f887 3336 	strb.w	r3, [r7, #822]	@ 0x336
				if (ch == '&' || ch == '*') {
 80026d4:	f897 3336 	ldrb.w	r3, [r7, #822]	@ 0x336
 80026d8:	2b26      	cmp	r3, #38	@ 0x26
 80026da:	d003      	beq.n	80026e4 <process_received_frame+0x19c>
 80026dc:	f897 3336 	ldrb.w	r3, [r7, #822]	@ 0x336
 80026e0:	2b2a      	cmp	r3, #42	@ 0x2a
 80026e2:	d103      	bne.n	80026ec <process_received_frame+0x1a4>
					valid_sender = false;
 80026e4:	2300      	movs	r3, #0
 80026e6:	f887 333f 	strb.w	r3, [r7, #831]	@ 0x33f
					break;
 80026ea:	e008      	b.n	80026fe <process_received_frame+0x1b6>
			for (int i = 0; i < FIELD_ADDR_LEN; i++) {
 80026ec:	f8d7 3338 	ldr.w	r3, [r7, #824]	@ 0x338
 80026f0:	3301      	adds	r3, #1
 80026f2:	f8c7 3338 	str.w	r3, [r7, #824]	@ 0x338
 80026f6:	f8d7 3338 	ldr.w	r3, [r7, #824]	@ 0x338
 80026fa:	2b02      	cmp	r3, #2
 80026fc:	dde0      	ble.n	80026c0 <process_received_frame+0x178>
			if (valid_sender) {
 80026fe:	f897 333f 	ldrb.w	r3, [r7, #831]	@ 0x33f
 8002702:	2b00      	cmp	r3, #0
 8002704:	d017      	beq.n	8002736 <process_received_frame+0x1ee>
				if (build_response_frame(response, sizeof(response), DEVICE_ID,
 8002706:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 800270a:	f107 000c 	add.w	r0, r7, #12
 800270e:	2204      	movs	r2, #4
 8002710:	9202      	str	r2, [sp, #8]
 8002712:	2200      	movs	r2, #0
 8002714:	9201      	str	r2, [sp, #4]
 8002716:	2200      	movs	r2, #0
 8002718:	9200      	str	r2, [sp, #0]
 800271a:	4a0a      	ldr	r2, [pc, #40]	@ (8002744 <process_received_frame+0x1fc>)
 800271c:	f240 1111 	movw	r1, #273	@ 0x111
 8002720:	f7ff fd24 	bl	800216c <build_response_frame>
 8002724:	4603      	mov	r3, r0
 8002726:	2b00      	cmp	r3, #0
 8002728:	d005      	beq.n	8002736 <process_received_frame+0x1ee>
					UART_TX_FSend("%s", response);
 800272a:	f107 030c 	add.w	r3, r7, #12
 800272e:	4619      	mov	r1, r3
 8002730:	4803      	ldr	r0, [pc, #12]	@ (8002740 <process_received_frame+0x1f8>)
 8002732:	f7fd ffa5 	bl	8000680 <UART_TX_FSend>
}
 8002736:	bf00      	nop
 8002738:	f507 7753 	add.w	r7, r7, #844	@ 0x34c
 800273c:	46bd      	mov	sp, r7
 800273e:	bd90      	pop	{r4, r7, pc}
 8002740:	0800a3a8 	.word	0x0800a3a8
 8002744:	0800a35c 	.word	0x0800a35c

08002748 <process_protocol_data>:

/**
 * @brief Przetwarza dane protokołu z bufora UART używając maszyny stanów
 */
void process_protocol_data(void) {
 8002748:	b580      	push	{r7, lr}
 800274a:	b0c8      	sub	sp, #288	@ 0x120
 800274c:	af00      	add	r7, sp, #0
	static size_t header_pos = 0;          // Pozycja w nagłówku
	static size_t data_pos = 0;            // Pozycja w danych
	static size_t crc_pos = 0;             // Pozycja w CRC

	// Przetwarzaj wszystkie dostępne znaki z bufora
	while (!UART_RX_IsEmpty()) {
 800274e:	e18a      	b.n	8002a66 <process_protocol_data+0x31e>
		int16_t received_char = UART_RX_GetChar();
 8002750:	f7fd ff70 	bl	8000634 <UART_RX_GetChar>
 8002754:	4603      	mov	r3, r0
 8002756:	f8a7 311e 	strh.w	r3, [r7, #286]	@ 0x11e
		if (received_char == -1) {
 800275a:	f9b7 311e 	ldrsh.w	r3, [r7, #286]	@ 0x11e
 800275e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002762:	f000 8187 	beq.w	8002a74 <process_protocol_data+0x32c>
			break; // Brak danych
		}

		char c = (char) received_char;
 8002766:	f8b7 311e 	ldrh.w	r3, [r7, #286]	@ 0x11e
 800276a:	f887 311d 	strb.w	r3, [r7, #285]	@ 0x11d

		switch (state) {
 800276e:	4b9b      	ldr	r3, [pc, #620]	@ (80029dc <process_protocol_data+0x294>)
 8002770:	781b      	ldrb	r3, [r3, #0]
 8002772:	2b03      	cmp	r3, #3
 8002774:	f200 8177 	bhi.w	8002a66 <process_protocol_data+0x31e>
 8002778:	a201      	add	r2, pc, #4	@ (adr r2, 8002780 <process_protocol_data+0x38>)
 800277a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800277e:	bf00      	nop
 8002780:	08002791 	.word	0x08002791
 8002784:	080027c1 	.word	0x080027c1
 8002788:	080028ad 	.word	0x080028ad
 800278c:	0800296d 	.word	0x0800296d
		case STATE_IDLE:
			// Czekanie na znak startu &
			if (c == PROTOCOL_START_BYTE) {
 8002790:	f897 311d 	ldrb.w	r3, [r7, #285]	@ 0x11d
 8002794:	2b26      	cmp	r3, #38	@ 0x26
 8002796:	f040 815f 	bne.w	8002a58 <process_protocol_data+0x310>
				buffer_pos = 0;
 800279a:	4b91      	ldr	r3, [pc, #580]	@ (80029e0 <process_protocol_data+0x298>)
 800279c:	2200      	movs	r2, #0
 800279e:	601a      	str	r2, [r3, #0]
				frame_buffer[buffer_pos++] = c;
 80027a0:	4b8f      	ldr	r3, [pc, #572]	@ (80029e0 <process_protocol_data+0x298>)
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	1c5a      	adds	r2, r3, #1
 80027a6:	498e      	ldr	r1, [pc, #568]	@ (80029e0 <process_protocol_data+0x298>)
 80027a8:	600a      	str	r2, [r1, #0]
 80027aa:	498e      	ldr	r1, [pc, #568]	@ (80029e4 <process_protocol_data+0x29c>)
 80027ac:	f897 211d 	ldrb.w	r2, [r7, #285]	@ 0x11d
 80027b0:	54ca      	strb	r2, [r1, r3]
				header_pos = 0;
 80027b2:	4b8d      	ldr	r3, [pc, #564]	@ (80029e8 <process_protocol_data+0x2a0>)
 80027b4:	2200      	movs	r2, #0
 80027b6:	601a      	str	r2, [r3, #0]
				state = STATE_HEADER;
 80027b8:	4b88      	ldr	r3, [pc, #544]	@ (80029dc <process_protocol_data+0x294>)
 80027ba:	2201      	movs	r2, #1
 80027bc:	701a      	strb	r2, [r3, #0]
			}
			// Ignoruje wszystko przed &
			break;
 80027be:	e14b      	b.n	8002a58 <process_protocol_data+0x310>

		case STATE_HEADER:
			// Sprawdza czy to nowy znak startu, jezeli tak to reset parsera
			if (c == PROTOCOL_START_BYTE) {
 80027c0:	f897 311d 	ldrb.w	r3, [r7, #285]	@ 0x11d
 80027c4:	2b26      	cmp	r3, #38	@ 0x26
 80027c6:	d10f      	bne.n	80027e8 <process_protocol_data+0xa0>
				buffer_pos = 0;
 80027c8:	4b85      	ldr	r3, [pc, #532]	@ (80029e0 <process_protocol_data+0x298>)
 80027ca:	2200      	movs	r2, #0
 80027cc:	601a      	str	r2, [r3, #0]
				frame_buffer[buffer_pos++] = c;
 80027ce:	4b84      	ldr	r3, [pc, #528]	@ (80029e0 <process_protocol_data+0x298>)
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	1c5a      	adds	r2, r3, #1
 80027d4:	4982      	ldr	r1, [pc, #520]	@ (80029e0 <process_protocol_data+0x298>)
 80027d6:	600a      	str	r2, [r1, #0]
 80027d8:	4982      	ldr	r1, [pc, #520]	@ (80029e4 <process_protocol_data+0x29c>)
 80027da:	f897 211d 	ldrb.w	r2, [r7, #285]	@ 0x11d
 80027de:	54ca      	strb	r2, [r1, r3]
				header_pos = 0;
 80027e0:	4b81      	ldr	r3, [pc, #516]	@ (80029e8 <process_protocol_data+0x2a0>)
 80027e2:	2200      	movs	r2, #0
 80027e4:	601a      	str	r2, [r3, #0]
				break;
 80027e6:	e13e      	b.n	8002a66 <process_protocol_data+0x31e>
			}

			// Sprawdza zabronione znaki w nagłówku
			if (c == PROTOCOL_END_BYTE) {
 80027e8:	f897 311d 	ldrb.w	r3, [r7, #285]	@ 0x11d
 80027ec:	2b2a      	cmp	r3, #42	@ 0x2a
 80027ee:	d109      	bne.n	8002804 <process_protocol_data+0xbc>
				state = STATE_IDLE;
 80027f0:	4b7a      	ldr	r3, [pc, #488]	@ (80029dc <process_protocol_data+0x294>)
 80027f2:	2200      	movs	r2, #0
 80027f4:	701a      	strb	r2, [r3, #0]
				buffer_pos = 0;
 80027f6:	4b7a      	ldr	r3, [pc, #488]	@ (80029e0 <process_protocol_data+0x298>)
 80027f8:	2200      	movs	r2, #0
 80027fa:	601a      	str	r2, [r3, #0]
				header_pos = 0;
 80027fc:	4b7a      	ldr	r3, [pc, #488]	@ (80029e8 <process_protocol_data+0x2a0>)
 80027fe:	2200      	movs	r2, #0
 8002800:	601a      	str	r2, [r3, #0]
				break;
 8002802:	e130      	b.n	8002a66 <process_protocol_data+0x31e>
			}

			// Pobieranie nagłówka Sender(3) + Receiver(3) + Len(3) + ID(2) = 11
			frame_buffer[buffer_pos++] = c;
 8002804:	4b76      	ldr	r3, [pc, #472]	@ (80029e0 <process_protocol_data+0x298>)
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	1c5a      	adds	r2, r3, #1
 800280a:	4975      	ldr	r1, [pc, #468]	@ (80029e0 <process_protocol_data+0x298>)
 800280c:	600a      	str	r2, [r1, #0]
 800280e:	4975      	ldr	r1, [pc, #468]	@ (80029e4 <process_protocol_data+0x29c>)
 8002810:	f897 211d 	ldrb.w	r2, [r7, #285]	@ 0x11d
 8002814:	54ca      	strb	r2, [r1, r3]
			header_pos++;
 8002816:	4b74      	ldr	r3, [pc, #464]	@ (80029e8 <process_protocol_data+0x2a0>)
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	3301      	adds	r3, #1
 800281c:	4a72      	ldr	r2, [pc, #456]	@ (80029e8 <process_protocol_data+0x2a0>)
 800281e:	6013      	str	r3, [r2, #0]

			// Sprawdza czy odebrano cały nagłówek
			if (header_pos
					>= FIELD_ADDR_LEN + FIELD_ADDR_LEN + FIELD_DATA_LEN
 8002820:	4b71      	ldr	r3, [pc, #452]	@ (80029e8 <process_protocol_data+0x2a0>)
 8002822:	681b      	ldr	r3, [r3, #0]
			if (header_pos
 8002824:	2b0a      	cmp	r3, #10
 8002826:	f240 8119 	bls.w	8002a5c <process_protocol_data+0x314>

				//Zapisanie pol nagłówka do odpowiednich zmiennych
				char sender[FIELD_ADDR_LEN + 1];
				char receiver[FIELD_ADDR_LEN + 1];
				char id_str[FIELD_ID_LEN + 1];
				memcpy(sender, &frame_buffer[1], FIELD_ADDR_LEN);
 800282a:	f507 738a 	add.w	r3, r7, #276	@ 0x114
 800282e:	2203      	movs	r2, #3
 8002830:	496e      	ldr	r1, [pc, #440]	@ (80029ec <process_protocol_data+0x2a4>)
 8002832:	4618      	mov	r0, r3
 8002834:	f007 f8e4 	bl	8009a00 <memcpy>
				sender[FIELD_ADDR_LEN] = '\0';
 8002838:	2300      	movs	r3, #0
 800283a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
				memcpy(receiver, &frame_buffer[1 + FIELD_ADDR_LEN],
 800283e:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8002842:	2203      	movs	r2, #3
 8002844:	496a      	ldr	r1, [pc, #424]	@ (80029f0 <process_protocol_data+0x2a8>)
 8002846:	4618      	mov	r0, r3
 8002848:	f007 f8da 	bl	8009a00 <memcpy>
						FIELD_ADDR_LEN);
				receiver[FIELD_ADDR_LEN] = '\0';
 800284c:	2300      	movs	r3, #0
 800284e:	f887 3113 	strb.w	r3, [r7, #275]	@ 0x113
				memcpy(id_str,
 8002852:	4b64      	ldr	r3, [pc, #400]	@ (80029e4 <process_protocol_data+0x29c>)
 8002854:	895b      	ldrh	r3, [r3, #10]
 8002856:	f8a7 310c 	strh.w	r3, [r7, #268]	@ 0x10c
						&frame_buffer[1 + FIELD_ADDR_LEN + FIELD_ADDR_LEN
								+ FIELD_DATA_LEN], FIELD_ID_LEN);
				id_str[FIELD_ID_LEN] = '\0';
 800285a:	2300      	movs	r3, #0
 800285c:	f887 310e 	strb.w	r3, [r7, #270]	@ 0x10e

				// Parsuj długość danych z nagłówka
				char len_str[FIELD_DATA_LEN + 1];
				// Kopiowanie danych z bufora do len_str
				memcpy(len_str,
 8002860:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8002864:	2203      	movs	r2, #3
 8002866:	4963      	ldr	r1, [pc, #396]	@ (80029f4 <process_protocol_data+0x2ac>)
 8002868:	4618      	mov	r0, r3
 800286a:	f007 f8c9 	bl	8009a00 <memcpy>
						&frame_buffer[1 + FIELD_ADDR_LEN + FIELD_ADDR_LEN],
						FIELD_DATA_LEN);
				//Dodanie znaku pustego na koniec stringa
				len_str[FIELD_DATA_LEN] = '\0';
 800286e:	2300      	movs	r3, #0
 8002870:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b

				expected_data_len = convert_char_to_int(len_str);
 8002874:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8002878:	4618      	mov	r0, r3
 800287a:	f7fe fc4f 	bl	800111c <convert_char_to_int>
 800287e:	4603      	mov	r3, r0
 8002880:	b29a      	uxth	r2, r3
 8002882:	4b5d      	ldr	r3, [pc, #372]	@ (80029f8 <process_protocol_data+0x2b0>)
 8002884:	801a      	strh	r2, [r3, #0]

				// Sprawdza poprawność długości
				if (expected_data_len < 0 || expected_data_len > MAX_PAYLOAD_LEN) {
 8002886:	4b5c      	ldr	r3, [pc, #368]	@ (80029f8 <process_protocol_data+0x2b0>)
 8002888:	881b      	ldrh	r3, [r3, #0]
 800288a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800288e:	d906      	bls.n	800289e <process_protocol_data+0x156>
					// Błędna długość i reset do IDLE
					state = STATE_IDLE;
 8002890:	4b52      	ldr	r3, [pc, #328]	@ (80029dc <process_protocol_data+0x294>)
 8002892:	2200      	movs	r2, #0
 8002894:	701a      	strb	r2, [r3, #0]
					buffer_pos = 0;
 8002896:	4b52      	ldr	r3, [pc, #328]	@ (80029e0 <process_protocol_data+0x298>)
 8002898:	2200      	movs	r2, #0
 800289a:	601a      	str	r2, [r3, #0]
 800289c:	e0e3      	b.n	8002a66 <process_protocol_data+0x31e>
					break;
				}

				// Pobieranie danych
				data_pos = 0;
 800289e:	4b57      	ldr	r3, [pc, #348]	@ (80029fc <process_protocol_data+0x2b4>)
 80028a0:	2200      	movs	r2, #0
 80028a2:	601a      	str	r2, [r3, #0]
				state = STATE_DATA;
 80028a4:	4b4d      	ldr	r3, [pc, #308]	@ (80029dc <process_protocol_data+0x294>)
 80028a6:	2202      	movs	r2, #2
 80028a8:	701a      	strb	r2, [r3, #0]
			}
			break;
 80028aa:	e0d7      	b.n	8002a5c <process_protocol_data+0x314>

		case STATE_DATA:
			// Check for new frame start byte (resynchronization)
			if (c == PROTOCOL_START_BYTE) {
 80028ac:	f897 311d 	ldrb.w	r3, [r7, #285]	@ 0x11d
 80028b0:	2b26      	cmp	r3, #38	@ 0x26
 80028b2:	d11b      	bne.n	80028ec <process_protocol_data+0x1a4>
				// Start of new frame detected - reset parser and begin new frame
				buffer_pos = 0;
 80028b4:	4b4a      	ldr	r3, [pc, #296]	@ (80029e0 <process_protocol_data+0x298>)
 80028b6:	2200      	movs	r2, #0
 80028b8:	601a      	str	r2, [r3, #0]
				frame_buffer[buffer_pos++] = c;
 80028ba:	4b49      	ldr	r3, [pc, #292]	@ (80029e0 <process_protocol_data+0x298>)
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	1c5a      	adds	r2, r3, #1
 80028c0:	4947      	ldr	r1, [pc, #284]	@ (80029e0 <process_protocol_data+0x298>)
 80028c2:	600a      	str	r2, [r1, #0]
 80028c4:	4947      	ldr	r1, [pc, #284]	@ (80029e4 <process_protocol_data+0x29c>)
 80028c6:	f897 211d 	ldrb.w	r2, [r7, #285]	@ 0x11d
 80028ca:	54ca      	strb	r2, [r1, r3]
				header_pos = 0;
 80028cc:	4b46      	ldr	r3, [pc, #280]	@ (80029e8 <process_protocol_data+0x2a0>)
 80028ce:	2200      	movs	r2, #0
 80028d0:	601a      	str	r2, [r3, #0]
				data_pos = 0;
 80028d2:	4b4a      	ldr	r3, [pc, #296]	@ (80029fc <process_protocol_data+0x2b4>)
 80028d4:	2200      	movs	r2, #0
 80028d6:	601a      	str	r2, [r3, #0]
				expected_data_len = 0;
 80028d8:	4b47      	ldr	r3, [pc, #284]	@ (80029f8 <process_protocol_data+0x2b0>)
 80028da:	2200      	movs	r2, #0
 80028dc:	801a      	strh	r2, [r3, #0]
				crc_pos = 0;
 80028de:	4b48      	ldr	r3, [pc, #288]	@ (8002a00 <process_protocol_data+0x2b8>)
 80028e0:	2200      	movs	r2, #0
 80028e2:	601a      	str	r2, [r3, #0]
				state = STATE_HEADER;
 80028e4:	4b3d      	ldr	r3, [pc, #244]	@ (80029dc <process_protocol_data+0x294>)
 80028e6:	2201      	movs	r2, #1
 80028e8:	701a      	strb	r2, [r3, #0]
				break;
 80028ea:	e0bc      	b.n	8002a66 <process_protocol_data+0x31e>
			}

			frame_buffer[buffer_pos++] = c;
 80028ec:	4b3c      	ldr	r3, [pc, #240]	@ (80029e0 <process_protocol_data+0x298>)
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	1c5a      	adds	r2, r3, #1
 80028f2:	493b      	ldr	r1, [pc, #236]	@ (80029e0 <process_protocol_data+0x298>)
 80028f4:	600a      	str	r2, [r1, #0]
 80028f6:	493b      	ldr	r1, [pc, #236]	@ (80029e4 <process_protocol_data+0x29c>)
 80028f8:	f897 211d 	ldrb.w	r2, [r7, #285]	@ 0x11d
 80028fc:	54ca      	strb	r2, [r1, r3]
			data_pos++;
 80028fe:	4b3f      	ldr	r3, [pc, #252]	@ (80029fc <process_protocol_data+0x2b4>)
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	3301      	adds	r3, #1
 8002904:	4a3d      	ldr	r2, [pc, #244]	@ (80029fc <process_protocol_data+0x2b4>)
 8002906:	6013      	str	r3, [r2, #0]

			//Sprawdza czy maksymalny rozmiar nie jest przekroczony
			if (buffer_pos >= MAX_FRAME_LEN) {
 8002908:	4b35      	ldr	r3, [pc, #212]	@ (80029e0 <process_protocol_data+0x298>)
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	f5b3 7f88 	cmp.w	r3, #272	@ 0x110
 8002910:	d906      	bls.n	8002920 <process_protocol_data+0x1d8>
				state = STATE_IDLE;
 8002912:	4b32      	ldr	r3, [pc, #200]	@ (80029dc <process_protocol_data+0x294>)
 8002914:	2200      	movs	r2, #0
 8002916:	701a      	strb	r2, [r3, #0]
				buffer_pos = 0;
 8002918:	4b31      	ldr	r3, [pc, #196]	@ (80029e0 <process_protocol_data+0x298>)
 800291a:	2200      	movs	r2, #0
 800291c:	601a      	str	r2, [r3, #0]
				break;
 800291e:	e0a2      	b.n	8002a66 <process_protocol_data+0x31e>
			}

			// Sprawdza czy odebrano wszystkie dane
			if (data_pos >= expected_data_len) {
 8002920:	4b35      	ldr	r3, [pc, #212]	@ (80029f8 <process_protocol_data+0x2b0>)
 8002922:	881b      	ldrh	r3, [r3, #0]
 8002924:	461a      	mov	r2, r3
 8002926:	4b35      	ldr	r3, [pc, #212]	@ (80029fc <process_protocol_data+0x2b4>)
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	429a      	cmp	r2, r3
 800292c:	f200 8098 	bhi.w	8002a60 <process_protocol_data+0x318>
				//Zapisanie danych do odpowiedniej zmiennej
				size_t data_start = 1 + FIELD_ADDR_LEN + FIELD_ADDR_LEN
 8002930:	230c      	movs	r3, #12
 8002932:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
						+ FIELD_DATA_LEN + FIELD_ID_LEN;
				char data_str[MAX_PAYLOAD_LEN + 1];
				memcpy(data_str, &frame_buffer[data_start], expected_data_len);
 8002936:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 800293a:	4a2a      	ldr	r2, [pc, #168]	@ (80029e4 <process_protocol_data+0x29c>)
 800293c:	1899      	adds	r1, r3, r2
 800293e:	4b2e      	ldr	r3, [pc, #184]	@ (80029f8 <process_protocol_data+0x2b0>)
 8002940:	881b      	ldrh	r3, [r3, #0]
 8002942:	461a      	mov	r2, r3
 8002944:	1d3b      	adds	r3, r7, #4
 8002946:	4618      	mov	r0, r3
 8002948:	f007 f85a 	bl	8009a00 <memcpy>
				data_str[expected_data_len] = '\0';
 800294c:	4b2a      	ldr	r3, [pc, #168]	@ (80029f8 <process_protocol_data+0x2b0>)
 800294e:	881b      	ldrh	r3, [r3, #0]
 8002950:	461a      	mov	r2, r3
 8002952:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8002956:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 800295a:	2100      	movs	r1, #0
 800295c:	5499      	strb	r1, [r3, r2]

				// Przejscie do pobierania CRC
				crc_pos = 0;
 800295e:	4b28      	ldr	r3, [pc, #160]	@ (8002a00 <process_protocol_data+0x2b8>)
 8002960:	2200      	movs	r2, #0
 8002962:	601a      	str	r2, [r3, #0]
				state = STATE_CRC_END;
 8002964:	4b1d      	ldr	r3, [pc, #116]	@ (80029dc <process_protocol_data+0x294>)
 8002966:	2203      	movs	r2, #3
 8002968:	701a      	strb	r2, [r3, #0]
			}
			break;
 800296a:	e079      	b.n	8002a60 <process_protocol_data+0x318>

		case STATE_CRC_END:
			// Sprawdza czy to nowy znak startu
			if (c == PROTOCOL_START_BYTE) {
 800296c:	f897 311d 	ldrb.w	r3, [r7, #285]	@ 0x11d
 8002970:	2b26      	cmp	r3, #38	@ 0x26
 8002972:	d115      	bne.n	80029a0 <process_protocol_data+0x258>
				buffer_pos = 0;
 8002974:	4b1a      	ldr	r3, [pc, #104]	@ (80029e0 <process_protocol_data+0x298>)
 8002976:	2200      	movs	r2, #0
 8002978:	601a      	str	r2, [r3, #0]
				frame_buffer[buffer_pos++] = c;
 800297a:	4b19      	ldr	r3, [pc, #100]	@ (80029e0 <process_protocol_data+0x298>)
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	1c5a      	adds	r2, r3, #1
 8002980:	4917      	ldr	r1, [pc, #92]	@ (80029e0 <process_protocol_data+0x298>)
 8002982:	600a      	str	r2, [r1, #0]
 8002984:	4917      	ldr	r1, [pc, #92]	@ (80029e4 <process_protocol_data+0x29c>)
 8002986:	f897 211d 	ldrb.w	r2, [r7, #285]	@ 0x11d
 800298a:	54ca      	strb	r2, [r1, r3]
				header_pos = 0;
 800298c:	4b16      	ldr	r3, [pc, #88]	@ (80029e8 <process_protocol_data+0x2a0>)
 800298e:	2200      	movs	r2, #0
 8002990:	601a      	str	r2, [r3, #0]
				crc_pos = 0;
 8002992:	4b1b      	ldr	r3, [pc, #108]	@ (8002a00 <process_protocol_data+0x2b8>)
 8002994:	2200      	movs	r2, #0
 8002996:	601a      	str	r2, [r3, #0]
				state = STATE_HEADER;
 8002998:	4b10      	ldr	r3, [pc, #64]	@ (80029dc <process_protocol_data+0x294>)
 800299a:	2201      	movs	r2, #1
 800299c:	701a      	strb	r2, [r3, #0]
				break;
 800299e:	e062      	b.n	8002a66 <process_protocol_data+0x31e>
			}

			// Sprawdza czy przyszedł znak końca ramki
			if (c == PROTOCOL_END_BYTE) {
 80029a0:	f897 311d 	ldrb.w	r3, [r7, #285]	@ 0x11d
 80029a4:	2b2a      	cmp	r3, #42	@ 0x2a
 80029a6:	d12d      	bne.n	8002a04 <process_protocol_data+0x2bc>
				// Dodaje gwiazdke do bufora, aby parse_frame widzialo komplet
				frame_buffer[buffer_pos++] = c;
 80029a8:	4b0d      	ldr	r3, [pc, #52]	@ (80029e0 <process_protocol_data+0x298>)
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	1c5a      	adds	r2, r3, #1
 80029ae:	490c      	ldr	r1, [pc, #48]	@ (80029e0 <process_protocol_data+0x298>)
 80029b0:	600a      	str	r2, [r1, #0]
 80029b2:	490c      	ldr	r1, [pc, #48]	@ (80029e4 <process_protocol_data+0x29c>)
 80029b4:	f897 211d 	ldrb.w	r2, [r7, #285]	@ 0x11d
 80029b8:	54ca      	strb	r2, [r1, r3]

				// Przekazuje do przetworzenia
				process_received_frame(frame_buffer, buffer_pos);
 80029ba:	4b09      	ldr	r3, [pc, #36]	@ (80029e0 <process_protocol_data+0x298>)
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	b29b      	uxth	r3, r3
 80029c0:	4619      	mov	r1, r3
 80029c2:	4808      	ldr	r0, [pc, #32]	@ (80029e4 <process_protocol_data+0x29c>)
 80029c4:	f7ff fdc0 	bl	8002548 <process_received_frame>

				// Resetuje stan
				state = STATE_IDLE;
 80029c8:	4b04      	ldr	r3, [pc, #16]	@ (80029dc <process_protocol_data+0x294>)
 80029ca:	2200      	movs	r2, #0
 80029cc:	701a      	strb	r2, [r3, #0]
				buffer_pos = 0;
 80029ce:	4b04      	ldr	r3, [pc, #16]	@ (80029e0 <process_protocol_data+0x298>)
 80029d0:	2200      	movs	r2, #0
 80029d2:	601a      	str	r2, [r3, #0]
				crc_pos = 0;
 80029d4:	4b0a      	ldr	r3, [pc, #40]	@ (8002a00 <process_protocol_data+0x2b8>)
 80029d6:	2200      	movs	r2, #0
 80029d8:	601a      	str	r2, [r3, #0]
				break;
 80029da:	e044      	b.n	8002a66 <process_protocol_data+0x31e>
 80029dc:	20002445 	.word	0x20002445
 80029e0:	20002448 	.word	0x20002448
 80029e4:	2000244c 	.word	0x2000244c
 80029e8:	20002560 	.word	0x20002560
 80029ec:	2000244d 	.word	0x2000244d
 80029f0:	20002450 	.word	0x20002450
 80029f4:	20002453 	.word	0x20002453
 80029f8:	20002564 	.word	0x20002564
 80029fc:	20002568 	.word	0x20002568
 8002a00:	2000256c 	.word	0x2000256c
			}

			// Jeśli to nie gwiazdka, zbiera znaki CRC
			frame_buffer[buffer_pos++] = c;
 8002a04:	4b1e      	ldr	r3, [pc, #120]	@ (8002a80 <process_protocol_data+0x338>)
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	1c5a      	adds	r2, r3, #1
 8002a0a:	491d      	ldr	r1, [pc, #116]	@ (8002a80 <process_protocol_data+0x338>)
 8002a0c:	600a      	str	r2, [r1, #0]
 8002a0e:	491d      	ldr	r1, [pc, #116]	@ (8002a84 <process_protocol_data+0x33c>)
 8002a10:	f897 211d 	ldrb.w	r2, [r7, #285]	@ 0x11d
 8002a14:	54ca      	strb	r2, [r1, r3]
			crc_pos++;
 8002a16:	4b1c      	ldr	r3, [pc, #112]	@ (8002a88 <process_protocol_data+0x340>)
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	3301      	adds	r3, #1
 8002a1c:	4a1a      	ldr	r2, [pc, #104]	@ (8002a88 <process_protocol_data+0x340>)
 8002a1e:	6013      	str	r3, [r2, #0]

			// Sprawdza czy długosc crc jest poprawna
			if (crc_pos > FIELD_CRC_LEN) {
 8002a20:	4b19      	ldr	r3, [pc, #100]	@ (8002a88 <process_protocol_data+0x340>)
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	2b04      	cmp	r3, #4
 8002a26:	d908      	bls.n	8002a3a <process_protocol_data+0x2f2>
				state = STATE_IDLE;
 8002a28:	4b18      	ldr	r3, [pc, #96]	@ (8002a8c <process_protocol_data+0x344>)
 8002a2a:	2200      	movs	r2, #0
 8002a2c:	701a      	strb	r2, [r3, #0]
				buffer_pos = 0;
 8002a2e:	4b14      	ldr	r3, [pc, #80]	@ (8002a80 <process_protocol_data+0x338>)
 8002a30:	2200      	movs	r2, #0
 8002a32:	601a      	str	r2, [r3, #0]
				crc_pos = 0;
 8002a34:	4b14      	ldr	r3, [pc, #80]	@ (8002a88 <process_protocol_data+0x340>)
 8002a36:	2200      	movs	r2, #0
 8002a38:	601a      	str	r2, [r3, #0]
			}

			// Sprawdza czy bufor nie jest przepelniony
			if (buffer_pos >= MAX_FRAME_LEN) {
 8002a3a:	4b11      	ldr	r3, [pc, #68]	@ (8002a80 <process_protocol_data+0x338>)
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	f5b3 7f88 	cmp.w	r3, #272	@ 0x110
 8002a42:	d90f      	bls.n	8002a64 <process_protocol_data+0x31c>
				state = STATE_IDLE;
 8002a44:	4b11      	ldr	r3, [pc, #68]	@ (8002a8c <process_protocol_data+0x344>)
 8002a46:	2200      	movs	r2, #0
 8002a48:	701a      	strb	r2, [r3, #0]
				buffer_pos = 0;
 8002a4a:	4b0d      	ldr	r3, [pc, #52]	@ (8002a80 <process_protocol_data+0x338>)
 8002a4c:	2200      	movs	r2, #0
 8002a4e:	601a      	str	r2, [r3, #0]
				crc_pos = 0;
 8002a50:	4b0d      	ldr	r3, [pc, #52]	@ (8002a88 <process_protocol_data+0x340>)
 8002a52:	2200      	movs	r2, #0
 8002a54:	601a      	str	r2, [r3, #0]
			}
			break;
 8002a56:	e005      	b.n	8002a64 <process_protocol_data+0x31c>
			break;
 8002a58:	bf00      	nop
 8002a5a:	e004      	b.n	8002a66 <process_protocol_data+0x31e>
			break;
 8002a5c:	bf00      	nop
 8002a5e:	e002      	b.n	8002a66 <process_protocol_data+0x31e>
			break;
 8002a60:	bf00      	nop
 8002a62:	e000      	b.n	8002a66 <process_protocol_data+0x31e>
			break;
 8002a64:	bf00      	nop
	while (!UART_RX_IsEmpty()) {
 8002a66:	f7fd fdd1 	bl	800060c <UART_RX_IsEmpty>
 8002a6a:	4603      	mov	r3, r0
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	f43f ae6f 	beq.w	8002750 <process_protocol_data+0x8>
		}
	}
}
 8002a72:	e000      	b.n	8002a76 <process_protocol_data+0x32e>
			break; // Brak danych
 8002a74:	bf00      	nop
}
 8002a76:	bf00      	nop
 8002a78:	f507 7790 	add.w	r7, r7, #288	@ 0x120
 8002a7c:	46bd      	mov	sp, r7
 8002a7e:	bd80      	pop	{r7, pc}
 8002a80:	20002448 	.word	0x20002448
 8002a84:	2000244c 	.word	0x2000244c
 8002a88:	2000256c 	.word	0x2000256c
 8002a8c:	20002445 	.word	0x20002445

08002a90 <process_command>:
 * @brief Process parsed command frame
 * @param frame Pointer to parsed frame structure
 * @param response_buffer Buffer for response
 * @param response_size Size of response buffer
 */
void process_command(Frame *frame, char *response_buffer, size_t response_size) {
 8002a90:	b590      	push	{r4, r7, lr}
 8002a92:	b0d5      	sub	sp, #340	@ 0x154
 8002a94:	af04      	add	r7, sp, #16
 8002a96:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002a9a:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8002a9e:	6018      	str	r0, [r3, #0]
 8002aa0:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002aa4:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8002aa8:	6019      	str	r1, [r3, #0]
 8002aaa:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002aae:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002ab2:	601a      	str	r2, [r3, #0]
    char data_buffer[MAX_PAYLOAD_LEN];
    ErrorCode error = 0;
 8002ab4:	2300      	movs	r3, #0
 8002ab6:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f

    switch (frame->command) {
 8002aba:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002abe:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	f993 310c 	ldrsb.w	r3, [r3, #268]	@ 0x10c
 8002ac8:	2b0c      	cmp	r3, #12
 8002aca:	f200 85d2 	bhi.w	8003672 <process_command+0xbe2>
 8002ace:	a201      	add	r2, pc, #4	@ (adr r2, 8002ad4 <process_command+0x44>)
 8002ad0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ad4:	08002b09 	.word	0x08002b09
 8002ad8:	08002b61 	.word	0x08002b61
 8002adc:	08002fe9 	.word	0x08002fe9
 8002ae0:	080031c9 	.word	0x080031c9
 8002ae4:	08003339 	.word	0x08003339
 8002ae8:	080034c9 	.word	0x080034c9
 8002aec:	08003161 	.word	0x08003161
 8002af0:	080032cd 	.word	0x080032cd
 8002af4:	0800345d 	.word	0x0800345d
 8002af8:	080035ed 	.word	0x080035ed
 8002afc:	08002bb9 	.word	0x08002bb9
 8002b00:	08002c9b 	.word	0x08002c9b
 8002b04:	08002f0b 	.word	0x08002f0b
        case START_CMD:
            // Start data collection
            if (build_response_frame(response_buffer, response_size, DEVICE_ID,
                    frame->sender, frame->frame_id, RESP_OK, 0)) {
 8002b08:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002b0c:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8002b10:	681a      	ldr	r2, [r3, #0]
            if (build_response_frame(response_buffer, response_size, DEVICE_ID,
 8002b12:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002b16:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	7a9b      	ldrb	r3, [r3, #10]
 8002b1e:	f507 71a0 	add.w	r1, r7, #320	@ 0x140
 8002b22:	f5a1 719e 	sub.w	r1, r1, #316	@ 0x13c
 8002b26:	f507 70a0 	add.w	r0, r7, #320	@ 0x140
 8002b2a:	f5a0 709c 	sub.w	r0, r0, #312	@ 0x138
 8002b2e:	2400      	movs	r4, #0
 8002b30:	9402      	str	r4, [sp, #8]
 8002b32:	4cbf      	ldr	r4, [pc, #764]	@ (8002e30 <process_command+0x3a0>)
 8002b34:	9401      	str	r4, [sp, #4]
 8002b36:	9300      	str	r3, [sp, #0]
 8002b38:	4613      	mov	r3, r2
 8002b3a:	4abe      	ldr	r2, [pc, #760]	@ (8002e34 <process_command+0x3a4>)
 8002b3c:	6809      	ldr	r1, [r1, #0]
 8002b3e:	6800      	ldr	r0, [r0, #0]
 8002b40:	f7ff fb14 	bl	800216c <build_response_frame>
 8002b44:	4603      	mov	r3, r0
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	f000 85bd 	beq.w	80036c6 <process_command+0xc36>
                UART_TX_FSend("%s", response_buffer);
 8002b4c:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002b50:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8002b54:	6819      	ldr	r1, [r3, #0]
 8002b56:	48b8      	ldr	r0, [pc, #736]	@ (8002e38 <process_command+0x3a8>)
 8002b58:	f7fd fd92 	bl	8000680 <UART_TX_FSend>
            }
            break;
 8002b5c:	f000 bdb3 	b.w	80036c6 <process_command+0xc36>

        case STOP_CMD:
            // Stop data collection
            if (build_response_frame(response_buffer, response_size, DEVICE_ID,
                    frame->sender, frame->frame_id, RESP_OK, 0)) {
 8002b60:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002b64:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8002b68:	681a      	ldr	r2, [r3, #0]
            if (build_response_frame(response_buffer, response_size, DEVICE_ID,
 8002b6a:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002b6e:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	7a9b      	ldrb	r3, [r3, #10]
 8002b76:	f507 71a0 	add.w	r1, r7, #320	@ 0x140
 8002b7a:	f5a1 719e 	sub.w	r1, r1, #316	@ 0x13c
 8002b7e:	f507 70a0 	add.w	r0, r7, #320	@ 0x140
 8002b82:	f5a0 709c 	sub.w	r0, r0, #312	@ 0x138
 8002b86:	2400      	movs	r4, #0
 8002b88:	9402      	str	r4, [sp, #8]
 8002b8a:	4ca9      	ldr	r4, [pc, #676]	@ (8002e30 <process_command+0x3a0>)
 8002b8c:	9401      	str	r4, [sp, #4]
 8002b8e:	9300      	str	r3, [sp, #0]
 8002b90:	4613      	mov	r3, r2
 8002b92:	4aa8      	ldr	r2, [pc, #672]	@ (8002e34 <process_command+0x3a4>)
 8002b94:	6809      	ldr	r1, [r1, #0]
 8002b96:	6800      	ldr	r0, [r0, #0]
 8002b98:	f7ff fae8 	bl	800216c <build_response_frame>
 8002b9c:	4603      	mov	r3, r0
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	f000 8593 	beq.w	80036ca <process_command+0xc3a>
                UART_TX_FSend("%s", response_buffer);
 8002ba4:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002ba8:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8002bac:	6819      	ldr	r1, [r3, #0]
 8002bae:	48a2      	ldr	r0, [pc, #648]	@ (8002e38 <process_command+0x3a8>)
 8002bb0:	f7fd fd66 	bl	8000680 <UART_TX_FSend>
            }
            break;
 8002bb4:	f000 bd89 	b.w	80036ca <process_command+0xc3a>

        case RDRAW_CMD:
            // Read raw sensor data in ANS format
            {
                ColorBufferEntry_t *latest = ColorBuffer_GetLatest();
 8002bb8:	f7fd fe42 	bl	8000840 <ColorBuffer_GetLatest>
 8002bbc:	f8c7 0118 	str.w	r0, [r7, #280]	@ 0x118
                if (latest != NULL) {
 8002bc0:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d035      	beq.n	8002c34 <process_command+0x1a4>
                    format_ans_data(data_buffer, sizeof(data_buffer), &latest->data);
 8002bc8:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 8002bcc:	f107 0310 	add.w	r3, r7, #16
 8002bd0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002bd4:	4618      	mov	r0, r3
 8002bd6:	f7fe f9c7 	bl	8000f68 <format_ans_data>
                    if (build_response_frame(response_buffer, response_size, DEVICE_ID,
                            frame->sender, frame->frame_id, data_buffer, 0)) {
 8002bda:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002bde:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8002be2:	681c      	ldr	r4, [r3, #0]
                    if (build_response_frame(response_buffer, response_size, DEVICE_ID,
 8002be4:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002be8:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	7a9b      	ldrb	r3, [r3, #10]
 8002bf0:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8002bf4:	f5a2 719e 	sub.w	r1, r2, #316	@ 0x13c
 8002bf8:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8002bfc:	f5a2 709c 	sub.w	r0, r2, #312	@ 0x138
 8002c00:	2200      	movs	r2, #0
 8002c02:	9202      	str	r2, [sp, #8]
 8002c04:	f107 0210 	add.w	r2, r7, #16
 8002c08:	9201      	str	r2, [sp, #4]
 8002c0a:	9300      	str	r3, [sp, #0]
 8002c0c:	4623      	mov	r3, r4
 8002c0e:	4a89      	ldr	r2, [pc, #548]	@ (8002e34 <process_command+0x3a4>)
 8002c10:	6809      	ldr	r1, [r1, #0]
 8002c12:	6800      	ldr	r0, [r0, #0]
 8002c14:	f7ff faaa 	bl	800216c <build_response_frame>
 8002c18:	4603      	mov	r3, r0
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	f000 8557 	beq.w	80036ce <process_command+0xc3e>
                        UART_TX_FSend("%s", response_buffer);
 8002c20:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002c24:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8002c28:	6819      	ldr	r1, [r3, #0]
 8002c2a:	4883      	ldr	r0, [pc, #524]	@ (8002e38 <process_command+0x3a8>)
 8002c2c:	f7fd fd28 	bl	8000680 <UART_TX_FSend>
                            frame->sender, frame->frame_id, data_buffer, 0)) {
                        UART_TX_FSend("%s", response_buffer);
                    }
                }
            }
            break;
 8002c30:	f000 bd4d 	b.w	80036ce <process_command+0xc3e>
                    sprintf(data_buffer, "ANSNODATA");
 8002c34:	f107 0310 	add.w	r3, r7, #16
 8002c38:	4980      	ldr	r1, [pc, #512]	@ (8002e3c <process_command+0x3ac>)
 8002c3a:	4618      	mov	r0, r3
 8002c3c:	f006 fe56 	bl	80098ec <siprintf>
                            frame->sender, frame->frame_id, data_buffer, 0)) {
 8002c40:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002c44:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8002c48:	681c      	ldr	r4, [r3, #0]
                    if (build_response_frame(response_buffer, response_size, DEVICE_ID,
 8002c4a:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002c4e:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	7a9b      	ldrb	r3, [r3, #10]
 8002c56:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8002c5a:	f5a2 719e 	sub.w	r1, r2, #316	@ 0x13c
 8002c5e:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8002c62:	f5a2 709c 	sub.w	r0, r2, #312	@ 0x138
 8002c66:	2200      	movs	r2, #0
 8002c68:	9202      	str	r2, [sp, #8]
 8002c6a:	f107 0210 	add.w	r2, r7, #16
 8002c6e:	9201      	str	r2, [sp, #4]
 8002c70:	9300      	str	r3, [sp, #0]
 8002c72:	4623      	mov	r3, r4
 8002c74:	4a6f      	ldr	r2, [pc, #444]	@ (8002e34 <process_command+0x3a4>)
 8002c76:	6809      	ldr	r1, [r1, #0]
 8002c78:	6800      	ldr	r0, [r0, #0]
 8002c7a:	f7ff fa77 	bl	800216c <build_response_frame>
 8002c7e:	4603      	mov	r3, r0
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	f000 8524 	beq.w	80036ce <process_command+0xc3e>
                        UART_TX_FSend("%s", response_buffer);
 8002c86:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002c8a:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8002c8e:	6819      	ldr	r1, [r3, #0]
 8002c90:	4869      	ldr	r0, [pc, #420]	@ (8002e38 <process_command+0x3a8>)
 8002c92:	f7fd fcf5 	bl	8000680 <UART_TX_FSend>
            break;
 8002c96:	f000 bd1a 	b.w	80036ce <process_command+0xc3e>

        case RDARC_CMD:
            // Read archived data by time offset (5 digits)
            {
                if (frame->params_len != PARAM_LEN_RDARC) {
 8002c9a:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002c9e:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	f893 320e 	ldrb.w	r3, [r3, #526]	@ 0x20e
 8002ca8:	2b05      	cmp	r3, #5
 8002caa:	d003      	beq.n	8002cb4 <process_command+0x224>
                    error = WRLEN;
 8002cac:	2302      	movs	r3, #2
 8002cae:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f
 8002cb2:	e0f9      	b.n	8002ea8 <process_command+0x418>
                } else {
                    // Parse time offset parameter (5 ASCII digits)
                    uint32_t time_offset = 0;
 8002cb4:	2300      	movs	r3, #0
 8002cb6:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
                    for (int i = 0; i < 5; i++) {
 8002cba:	2300      	movs	r3, #0
 8002cbc:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
 8002cc0:	e02a      	b.n	8002d18 <process_command+0x288>
                        char digit = frame->params[i];
 8002cc2:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002cc6:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8002cca:	681a      	ldr	r2, [r3, #0]
 8002ccc:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8002cd0:	4413      	add	r3, r2
 8002cd2:	f203 130d 	addw	r3, r3, #269	@ 0x10d
 8002cd6:	781b      	ldrb	r3, [r3, #0]
 8002cd8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
                        if (digit < '0' || digit > '9') {
 8002cdc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002ce0:	2b2f      	cmp	r3, #47	@ 0x2f
 8002ce2:	d903      	bls.n	8002cec <process_command+0x25c>
 8002ce4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002ce8:	2b39      	cmp	r3, #57	@ 0x39
 8002cea:	d903      	bls.n	8002cf4 <process_command+0x264>
                            error = WRCMD;
 8002cec:	2301      	movs	r3, #1
 8002cee:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f
                            break;
 8002cf2:	e015      	b.n	8002d20 <process_command+0x290>
                        }
                        time_offset = time_offset * 10 + (digit - '0');
 8002cf4:	f8d7 2138 	ldr.w	r2, [r7, #312]	@ 0x138
 8002cf8:	4613      	mov	r3, r2
 8002cfa:	009b      	lsls	r3, r3, #2
 8002cfc:	4413      	add	r3, r2
 8002cfe:	005b      	lsls	r3, r3, #1
 8002d00:	461a      	mov	r2, r3
 8002d02:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002d06:	4413      	add	r3, r2
 8002d08:	3b30      	subs	r3, #48	@ 0x30
 8002d0a:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
                    for (int i = 0; i < 5; i++) {
 8002d0e:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8002d12:	3301      	adds	r3, #1
 8002d14:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
 8002d18:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8002d1c:	2b04      	cmp	r3, #4
 8002d1e:	ddd0      	ble.n	8002cc2 <process_command+0x232>
                    }

                    if (!error) {
 8002d20:	f897 313f 	ldrb.w	r3, [r7, #319]	@ 0x13f
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	f040 80bf 	bne.w	8002ea8 <process_command+0x418>
                        // Validate time offset range: 00001 - Tmax = 600 * Tint
                        extern volatile uint32_t timer_interval;
                        uint32_t max_offset = COLOR_BUFFER_SIZE * timer_interval;
 8002d2a:	4b45      	ldr	r3, [pc, #276]	@ (8002e40 <process_command+0x3b0>)
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	f44f 7216 	mov.w	r2, #600	@ 0x258
 8002d32:	fb02 f303 	mul.w	r3, r2, r3
 8002d36:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
                        if (time_offset == 0 || time_offset > max_offset) {
 8002d3a:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d005      	beq.n	8002d4e <process_command+0x2be>
 8002d42:	f8d7 2138 	ldr.w	r2, [r7, #312]	@ 0x138
 8002d46:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8002d4a:	429a      	cmp	r2, r3
 8002d4c:	d931      	bls.n	8002db2 <process_command+0x322>
                            sprintf(data_buffer, "ANSOUTOFRANGE");
 8002d4e:	f107 0310 	add.w	r3, r7, #16
 8002d52:	493c      	ldr	r1, [pc, #240]	@ (8002e44 <process_command+0x3b4>)
 8002d54:	4618      	mov	r0, r3
 8002d56:	f006 fdc9 	bl	80098ec <siprintf>
                            if (build_response_frame(response_buffer, response_size, DEVICE_ID,
                                    frame->sender, frame->frame_id, data_buffer, 0)) {
 8002d5a:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002d5e:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8002d62:	681c      	ldr	r4, [r3, #0]
                            if (build_response_frame(response_buffer, response_size, DEVICE_ID,
 8002d64:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002d68:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	7a9b      	ldrb	r3, [r3, #10]
 8002d70:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8002d74:	f5a2 719e 	sub.w	r1, r2, #316	@ 0x13c
 8002d78:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8002d7c:	f5a2 709c 	sub.w	r0, r2, #312	@ 0x138
 8002d80:	2200      	movs	r2, #0
 8002d82:	9202      	str	r2, [sp, #8]
 8002d84:	f107 0210 	add.w	r2, r7, #16
 8002d88:	9201      	str	r2, [sp, #4]
 8002d8a:	9300      	str	r3, [sp, #0]
 8002d8c:	4623      	mov	r3, r4
 8002d8e:	4a29      	ldr	r2, [pc, #164]	@ (8002e34 <process_command+0x3a4>)
 8002d90:	6809      	ldr	r1, [r1, #0]
 8002d92:	6800      	ldr	r0, [r0, #0]
 8002d94:	f7ff f9ea 	bl	800216c <build_response_frame>
 8002d98:	4603      	mov	r3, r0
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	f000 8084 	beq.w	8002ea8 <process_command+0x418>
                                UART_TX_FSend("%s", response_buffer);
 8002da0:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002da4:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8002da8:	6819      	ldr	r1, [r3, #0]
 8002daa:	4823      	ldr	r0, [pc, #140]	@ (8002e38 <process_command+0x3a8>)
 8002dac:	f7fd fc68 	bl	8000680 <UART_TX_FSend>
                            if (build_response_frame(response_buffer, response_size, DEVICE_ID,
 8002db0:	e07a      	b.n	8002ea8 <process_command+0x418>
                            }
                        } else {
                            ColorBufferEntry_t *entry = ColorBuffer_GetByTimeOffset(time_offset);
 8002db2:	f8d7 0138 	ldr.w	r0, [r7, #312]	@ 0x138
 8002db6:	f7fd fd69 	bl	800088c <ColorBuffer_GetByTimeOffset>
 8002dba:	f8c7 011c 	str.w	r0, [r7, #284]	@ 0x11c
                            if (entry != NULL) {
 8002dbe:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d040      	beq.n	8002e48 <process_command+0x3b8>
                                format_ans_data(data_buffer, sizeof(data_buffer), &entry->data);
 8002dc6:	f8d7 211c 	ldr.w	r2, [r7, #284]	@ 0x11c
 8002dca:	f107 0310 	add.w	r3, r7, #16
 8002dce:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002dd2:	4618      	mov	r0, r3
 8002dd4:	f7fe f8c8 	bl	8000f68 <format_ans_data>
                                if (build_response_frame(response_buffer, response_size, DEVICE_ID,
                                        frame->sender, frame->frame_id, data_buffer, 0)) {
 8002dd8:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002ddc:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8002de0:	681c      	ldr	r4, [r3, #0]
                                if (build_response_frame(response_buffer, response_size, DEVICE_ID,
 8002de2:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002de6:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	7a9b      	ldrb	r3, [r3, #10]
 8002dee:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8002df2:	f5a2 719e 	sub.w	r1, r2, #316	@ 0x13c
 8002df6:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8002dfa:	f5a2 709c 	sub.w	r0, r2, #312	@ 0x138
 8002dfe:	2200      	movs	r2, #0
 8002e00:	9202      	str	r2, [sp, #8]
 8002e02:	f107 0210 	add.w	r2, r7, #16
 8002e06:	9201      	str	r2, [sp, #4]
 8002e08:	9300      	str	r3, [sp, #0]
 8002e0a:	4623      	mov	r3, r4
 8002e0c:	4a09      	ldr	r2, [pc, #36]	@ (8002e34 <process_command+0x3a4>)
 8002e0e:	6809      	ldr	r1, [r1, #0]
 8002e10:	6800      	ldr	r0, [r0, #0]
 8002e12:	f7ff f9ab 	bl	800216c <build_response_frame>
 8002e16:	4603      	mov	r3, r0
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	d045      	beq.n	8002ea8 <process_command+0x418>
                                    UART_TX_FSend("%s", response_buffer);
 8002e1c:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002e20:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8002e24:	6819      	ldr	r1, [r3, #0]
 8002e26:	4804      	ldr	r0, [pc, #16]	@ (8002e38 <process_command+0x3a8>)
 8002e28:	f7fd fc2a 	bl	8000680 <UART_TX_FSend>
 8002e2c:	e03c      	b.n	8002ea8 <process_command+0x418>
 8002e2e:	bf00      	nop
 8002e30:	0800a3ac 	.word	0x0800a3ac
 8002e34:	0800a35c 	.word	0x0800a35c
 8002e38:	0800a3a8 	.word	0x0800a3a8
 8002e3c:	0800a3b0 	.word	0x0800a3b0
 8002e40:	20000000 	.word	0x20000000
 8002e44:	0800a3bc 	.word	0x0800a3bc
                                }
                            } else {
                                // No data found for given time offset
                                sprintf(data_buffer, "ANSNODATA");
 8002e48:	f107 0310 	add.w	r3, r7, #16
 8002e4c:	49be      	ldr	r1, [pc, #760]	@ (8003148 <process_command+0x6b8>)
 8002e4e:	4618      	mov	r0, r3
 8002e50:	f006 fd4c 	bl	80098ec <siprintf>
                                if (build_response_frame(response_buffer, response_size, DEVICE_ID,
                                        frame->sender, frame->frame_id, data_buffer, 0)) {
 8002e54:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002e58:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8002e5c:	681c      	ldr	r4, [r3, #0]
                                if (build_response_frame(response_buffer, response_size, DEVICE_ID,
 8002e5e:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002e62:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	7a9b      	ldrb	r3, [r3, #10]
 8002e6a:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8002e6e:	f5a2 719e 	sub.w	r1, r2, #316	@ 0x13c
 8002e72:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8002e76:	f5a2 709c 	sub.w	r0, r2, #312	@ 0x138
 8002e7a:	2200      	movs	r2, #0
 8002e7c:	9202      	str	r2, [sp, #8]
 8002e7e:	f107 0210 	add.w	r2, r7, #16
 8002e82:	9201      	str	r2, [sp, #4]
 8002e84:	9300      	str	r3, [sp, #0]
 8002e86:	4623      	mov	r3, r4
 8002e88:	4ab0      	ldr	r2, [pc, #704]	@ (800314c <process_command+0x6bc>)
 8002e8a:	6809      	ldr	r1, [r1, #0]
 8002e8c:	6800      	ldr	r0, [r0, #0]
 8002e8e:	f7ff f96d 	bl	800216c <build_response_frame>
 8002e92:	4603      	mov	r3, r0
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	d007      	beq.n	8002ea8 <process_command+0x418>
                                    UART_TX_FSend("%s", response_buffer);
 8002e98:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002e9c:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8002ea0:	6819      	ldr	r1, [r3, #0]
 8002ea2:	48ab      	ldr	r0, [pc, #684]	@ (8003150 <process_command+0x6c0>)
 8002ea4:	f7fd fbec 	bl	8000680 <UART_TX_FSend>
                            }
                        }
                    }
                }

                if (error) {
 8002ea8:	f897 313f 	ldrb.w	r3, [r7, #319]	@ 0x13f
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	f000 8410 	beq.w	80036d2 <process_command+0xc42>
                    if (build_response_frame(response_buffer, response_size, DEVICE_ID,
                            frame->sender, frame->frame_id, NULL, error)) {
 8002eb2:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002eb6:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8002eba:	681c      	ldr	r4, [r3, #0]
                    if (build_response_frame(response_buffer, response_size, DEVICE_ID,
 8002ebc:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002ec0:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	7a9b      	ldrb	r3, [r3, #10]
 8002ec8:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8002ecc:	f5a2 719e 	sub.w	r1, r2, #316	@ 0x13c
 8002ed0:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8002ed4:	f5a2 709c 	sub.w	r0, r2, #312	@ 0x138
 8002ed8:	f897 213f 	ldrb.w	r2, [r7, #319]	@ 0x13f
 8002edc:	9202      	str	r2, [sp, #8]
 8002ede:	2200      	movs	r2, #0
 8002ee0:	9201      	str	r2, [sp, #4]
 8002ee2:	9300      	str	r3, [sp, #0]
 8002ee4:	4623      	mov	r3, r4
 8002ee6:	4a99      	ldr	r2, [pc, #612]	@ (800314c <process_command+0x6bc>)
 8002ee8:	6809      	ldr	r1, [r1, #0]
 8002eea:	6800      	ldr	r0, [r0, #0]
 8002eec:	f7ff f93e 	bl	800216c <build_response_frame>
 8002ef0:	4603      	mov	r3, r0
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	f000 83ed 	beq.w	80036d2 <process_command+0xc42>
                        UART_TX_FSend("%s", response_buffer);
 8002ef8:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002efc:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8002f00:	6819      	ldr	r1, [r3, #0]
 8002f02:	4893      	ldr	r0, [pc, #588]	@ (8003150 <process_command+0x6c0>)
 8002f04:	f7fd fbbc 	bl	8000680 <UART_TX_FSend>
                    }
                }
            }
            break;
 8002f08:	e3e3      	b.n	80036d2 <process_command+0xc42>

        case RDHEX_CMD:
            // Read normalized 8-bit color data in HEX format
            {
                ColorBufferEntry_t *latest = ColorBuffer_GetLatest();
 8002f0a:	f7fd fc99 	bl	8000840 <ColorBuffer_GetLatest>
 8002f0e:	f8c7 0128 	str.w	r0, [r7, #296]	@ 0x128
                if (latest != NULL) {
 8002f12:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d034      	beq.n	8002f84 <process_command+0x4f4>
                    format_hex_data(data_buffer, sizeof(data_buffer), &latest->data);
 8002f1a:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 8002f1e:	f107 0310 	add.w	r3, r7, #16
 8002f22:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002f26:	4618      	mov	r0, r3
 8002f28:	f7fe f840 	bl	8000fac <format_hex_data>
                    if (build_response_frame(response_buffer, response_size, DEVICE_ID,
                            frame->sender, frame->frame_id, data_buffer, 0)) {
 8002f2c:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002f30:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8002f34:	681c      	ldr	r4, [r3, #0]
                    if (build_response_frame(response_buffer, response_size, DEVICE_ID,
 8002f36:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002f3a:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	7a9b      	ldrb	r3, [r3, #10]
 8002f42:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8002f46:	f5a2 719e 	sub.w	r1, r2, #316	@ 0x13c
 8002f4a:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8002f4e:	f5a2 709c 	sub.w	r0, r2, #312	@ 0x138
 8002f52:	2200      	movs	r2, #0
 8002f54:	9202      	str	r2, [sp, #8]
 8002f56:	f107 0210 	add.w	r2, r7, #16
 8002f5a:	9201      	str	r2, [sp, #4]
 8002f5c:	9300      	str	r3, [sp, #0]
 8002f5e:	4623      	mov	r3, r4
 8002f60:	4a7a      	ldr	r2, [pc, #488]	@ (800314c <process_command+0x6bc>)
 8002f62:	6809      	ldr	r1, [r1, #0]
 8002f64:	6800      	ldr	r0, [r0, #0]
 8002f66:	f7ff f901 	bl	800216c <build_response_frame>
 8002f6a:	4603      	mov	r3, r0
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	f000 83b2 	beq.w	80036d6 <process_command+0xc46>
                        UART_TX_FSend("%s", response_buffer);
 8002f72:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002f76:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8002f7a:	6819      	ldr	r1, [r3, #0]
 8002f7c:	4874      	ldr	r0, [pc, #464]	@ (8003150 <process_command+0x6c0>)
 8002f7e:	f7fd fb7f 	bl	8000680 <UART_TX_FSend>
                            frame->sender, frame->frame_id, data_buffer, 0)) {
                        UART_TX_FSend("%s", response_buffer);
                    }
                }
            }
            break;
 8002f82:	e3a8      	b.n	80036d6 <process_command+0xc46>
                    sprintf(data_buffer, "HEX00000000");
 8002f84:	f107 0310 	add.w	r3, r7, #16
 8002f88:	4972      	ldr	r1, [pc, #456]	@ (8003154 <process_command+0x6c4>)
 8002f8a:	4618      	mov	r0, r3
 8002f8c:	f006 fcae 	bl	80098ec <siprintf>
                            frame->sender, frame->frame_id, data_buffer, 0)) {
 8002f90:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002f94:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8002f98:	681c      	ldr	r4, [r3, #0]
                    if (build_response_frame(response_buffer, response_size, DEVICE_ID,
 8002f9a:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002f9e:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	7a9b      	ldrb	r3, [r3, #10]
 8002fa6:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8002faa:	f5a2 719e 	sub.w	r1, r2, #316	@ 0x13c
 8002fae:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8002fb2:	f5a2 709c 	sub.w	r0, r2, #312	@ 0x138
 8002fb6:	2200      	movs	r2, #0
 8002fb8:	9202      	str	r2, [sp, #8]
 8002fba:	f107 0210 	add.w	r2, r7, #16
 8002fbe:	9201      	str	r2, [sp, #4]
 8002fc0:	9300      	str	r3, [sp, #0]
 8002fc2:	4623      	mov	r3, r4
 8002fc4:	4a61      	ldr	r2, [pc, #388]	@ (800314c <process_command+0x6bc>)
 8002fc6:	6809      	ldr	r1, [r1, #0]
 8002fc8:	6800      	ldr	r0, [r0, #0]
 8002fca:	f7ff f8cf 	bl	800216c <build_response_frame>
 8002fce:	4603      	mov	r3, r0
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	f000 8380 	beq.w	80036d6 <process_command+0xc46>
                        UART_TX_FSend("%s", response_buffer);
 8002fd6:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002fda:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8002fde:	6819      	ldr	r1, [r3, #0]
 8002fe0:	485b      	ldr	r0, [pc, #364]	@ (8003150 <process_command+0x6c0>)
 8002fe2:	f7fd fb4d 	bl	8000680 <UART_TX_FSend>
            break;
 8002fe6:	e376      	b.n	80036d6 <process_command+0xc46>

        case SETINT_CMD:
            // Set collection interval (5 digits)
            {
                if (frame->params_len != PARAM_LEN_SETINT) {
 8002fe8:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002fec:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	f893 320e 	ldrb.w	r3, [r3, #526]	@ 0x20e
 8002ff6:	2b05      	cmp	r3, #5
 8002ff8:	d003      	beq.n	8003002 <process_command+0x572>
                    error = WRLEN;
 8002ffa:	2302      	movs	r3, #2
 8002ffc:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f
 8003000:	e070      	b.n	80030e4 <process_command+0x654>
                } else {
                    // Parse interval parameter (5 ASCII digits)
                    uint32_t new_interval = 0;
 8003002:	2300      	movs	r3, #0
 8003004:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
                    for (int i = 0; i < 5; i++) {
 8003008:	2300      	movs	r3, #0
 800300a:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
 800300e:	e02a      	b.n	8003066 <process_command+0x5d6>
                        char digit = frame->params[i];
 8003010:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8003014:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8003018:	681a      	ldr	r2, [r3, #0]
 800301a:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800301e:	4413      	add	r3, r2
 8003020:	f203 130d 	addw	r3, r3, #269	@ 0x10d
 8003024:	781b      	ldrb	r3, [r3, #0]
 8003026:	f887 3112 	strb.w	r3, [r7, #274]	@ 0x112
                        if (digit < '0' || digit > '9') {
 800302a:	f897 3112 	ldrb.w	r3, [r7, #274]	@ 0x112
 800302e:	2b2f      	cmp	r3, #47	@ 0x2f
 8003030:	d903      	bls.n	800303a <process_command+0x5aa>
 8003032:	f897 3112 	ldrb.w	r3, [r7, #274]	@ 0x112
 8003036:	2b39      	cmp	r3, #57	@ 0x39
 8003038:	d903      	bls.n	8003042 <process_command+0x5b2>
                            error = WRCMD;
 800303a:	2301      	movs	r3, #1
 800303c:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f
                            break;
 8003040:	e015      	b.n	800306e <process_command+0x5de>
                        }
                        new_interval = new_interval * 10 + (digit - '0');
 8003042:	f8d7 2130 	ldr.w	r2, [r7, #304]	@ 0x130
 8003046:	4613      	mov	r3, r2
 8003048:	009b      	lsls	r3, r3, #2
 800304a:	4413      	add	r3, r2
 800304c:	005b      	lsls	r3, r3, #1
 800304e:	461a      	mov	r2, r3
 8003050:	f897 3112 	ldrb.w	r3, [r7, #274]	@ 0x112
 8003054:	4413      	add	r3, r2
 8003056:	3b30      	subs	r3, #48	@ 0x30
 8003058:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
                    for (int i = 0; i < 5; i++) {
 800305c:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8003060:	3301      	adds	r3, #1
 8003062:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
 8003066:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800306a:	2b04      	cmp	r3, #4
 800306c:	ddd0      	ble.n	8003010 <process_command+0x580>
                    }

                    if (!error && new_interval > 0) {
 800306e:	f897 313f 	ldrb.w	r3, [r7, #319]	@ 0x13f
 8003072:	2b00      	cmp	r3, #0
 8003074:	d131      	bne.n	80030da <process_command+0x64a>
 8003076:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800307a:	2b00      	cmp	r3, #0
 800307c:	d02d      	beq.n	80030da <process_command+0x64a>
                        extern volatile uint32_t timer_interval;

                        timer_interval = new_interval;
 800307e:	4a36      	ldr	r2, [pc, #216]	@ (8003158 <process_command+0x6c8>)
 8003080:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8003084:	6013      	str	r3, [r2, #0]

                        if (build_response_frame(response_buffer, response_size, DEVICE_ID,
                                frame->sender, frame->frame_id, RESP_OK, 0)) {
 8003086:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800308a:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800308e:	681a      	ldr	r2, [r3, #0]
                        if (build_response_frame(response_buffer, response_size, DEVICE_ID,
 8003090:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8003094:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	7a9b      	ldrb	r3, [r3, #10]
 800309c:	f507 71a0 	add.w	r1, r7, #320	@ 0x140
 80030a0:	f5a1 719e 	sub.w	r1, r1, #316	@ 0x13c
 80030a4:	f507 70a0 	add.w	r0, r7, #320	@ 0x140
 80030a8:	f5a0 709c 	sub.w	r0, r0, #312	@ 0x138
 80030ac:	2400      	movs	r4, #0
 80030ae:	9402      	str	r4, [sp, #8]
 80030b0:	4c2a      	ldr	r4, [pc, #168]	@ (800315c <process_command+0x6cc>)
 80030b2:	9401      	str	r4, [sp, #4]
 80030b4:	9300      	str	r3, [sp, #0]
 80030b6:	4613      	mov	r3, r2
 80030b8:	4a24      	ldr	r2, [pc, #144]	@ (800314c <process_command+0x6bc>)
 80030ba:	6809      	ldr	r1, [r1, #0]
 80030bc:	6800      	ldr	r0, [r0, #0]
 80030be:	f7ff f855 	bl	800216c <build_response_frame>
 80030c2:	4603      	mov	r3, r0
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	d00c      	beq.n	80030e2 <process_command+0x652>
                            UART_TX_FSend("%s", response_buffer);
 80030c8:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80030cc:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 80030d0:	6819      	ldr	r1, [r3, #0]
 80030d2:	481f      	ldr	r0, [pc, #124]	@ (8003150 <process_command+0x6c0>)
 80030d4:	f7fd fad4 	bl	8000680 <UART_TX_FSend>
                    if (!error && new_interval > 0) {
 80030d8:	e003      	b.n	80030e2 <process_command+0x652>
                        }
                    } else {
                        error = WRCMD;
 80030da:	2301      	movs	r3, #1
 80030dc:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f
 80030e0:	e000      	b.n	80030e4 <process_command+0x654>
                    if (!error && new_interval > 0) {
 80030e2:	bf00      	nop
                    }
                }

                if (error) {
 80030e4:	f897 313f 	ldrb.w	r3, [r7, #319]	@ 0x13f
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	f000 82f6 	beq.w	80036da <process_command+0xc4a>
                    if (build_response_frame(response_buffer, response_size, DEVICE_ID,
                            frame->sender, frame->frame_id, NULL, error)) {
 80030ee:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80030f2:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80030f6:	681c      	ldr	r4, [r3, #0]
                    if (build_response_frame(response_buffer, response_size, DEVICE_ID,
 80030f8:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80030fc:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	7a9b      	ldrb	r3, [r3, #10]
 8003104:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8003108:	f5a2 719e 	sub.w	r1, r2, #316	@ 0x13c
 800310c:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8003110:	f5a2 709c 	sub.w	r0, r2, #312	@ 0x138
 8003114:	f897 213f 	ldrb.w	r2, [r7, #319]	@ 0x13f
 8003118:	9202      	str	r2, [sp, #8]
 800311a:	2200      	movs	r2, #0
 800311c:	9201      	str	r2, [sp, #4]
 800311e:	9300      	str	r3, [sp, #0]
 8003120:	4623      	mov	r3, r4
 8003122:	4a0a      	ldr	r2, [pc, #40]	@ (800314c <process_command+0x6bc>)
 8003124:	6809      	ldr	r1, [r1, #0]
 8003126:	6800      	ldr	r0, [r0, #0]
 8003128:	f7ff f820 	bl	800216c <build_response_frame>
 800312c:	4603      	mov	r3, r0
 800312e:	2b00      	cmp	r3, #0
 8003130:	f000 82d3 	beq.w	80036da <process_command+0xc4a>
                        UART_TX_FSend("%s", response_buffer);
 8003134:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8003138:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 800313c:	6819      	ldr	r1, [r3, #0]
 800313e:	4804      	ldr	r0, [pc, #16]	@ (8003150 <process_command+0x6c0>)
 8003140:	f7fd fa9e 	bl	8000680 <UART_TX_FSend>
                    }
                }
            }
            break;
 8003144:	e2c9      	b.n	80036da <process_command+0xc4a>
 8003146:	bf00      	nop
 8003148:	0800a3b0 	.word	0x0800a3b0
 800314c:	0800a35c 	.word	0x0800a35c
 8003150:	0800a3a8 	.word	0x0800a3a8
 8003154:	0800a3cc 	.word	0x0800a3cc
 8003158:	20000000 	.word	0x20000000
 800315c:	0800a3ac 	.word	0x0800a3ac

        case GETINT_CMD:
            // Get current collection interval
            {
                extern volatile uint32_t timer_interval;
                sprintf(data_buffer, "%05lu", timer_interval);
 8003160:	4bb6      	ldr	r3, [pc, #728]	@ (800343c <process_command+0x9ac>)
 8003162:	681a      	ldr	r2, [r3, #0]
 8003164:	f107 0310 	add.w	r3, r7, #16
 8003168:	49b5      	ldr	r1, [pc, #724]	@ (8003440 <process_command+0x9b0>)
 800316a:	4618      	mov	r0, r3
 800316c:	f006 fbbe 	bl	80098ec <siprintf>
                if (build_response_frame(response_buffer, response_size, DEVICE_ID,
                        frame->sender, frame->frame_id, data_buffer, 0)) {
 8003170:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8003174:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8003178:	681c      	ldr	r4, [r3, #0]
                if (build_response_frame(response_buffer, response_size, DEVICE_ID,
 800317a:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800317e:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	7a9b      	ldrb	r3, [r3, #10]
 8003186:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 800318a:	f5a2 719e 	sub.w	r1, r2, #316	@ 0x13c
 800318e:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8003192:	f5a2 709c 	sub.w	r0, r2, #312	@ 0x138
 8003196:	2200      	movs	r2, #0
 8003198:	9202      	str	r2, [sp, #8]
 800319a:	f107 0210 	add.w	r2, r7, #16
 800319e:	9201      	str	r2, [sp, #4]
 80031a0:	9300      	str	r3, [sp, #0]
 80031a2:	4623      	mov	r3, r4
 80031a4:	4aa7      	ldr	r2, [pc, #668]	@ (8003444 <process_command+0x9b4>)
 80031a6:	6809      	ldr	r1, [r1, #0]
 80031a8:	6800      	ldr	r0, [r0, #0]
 80031aa:	f7fe ffdf 	bl	800216c <build_response_frame>
 80031ae:	4603      	mov	r3, r0
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	f000 8294 	beq.w	80036de <process_command+0xc4e>
                    UART_TX_FSend("%s", response_buffer);
 80031b6:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80031ba:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 80031be:	6819      	ldr	r1, [r3, #0]
 80031c0:	48a1      	ldr	r0, [pc, #644]	@ (8003448 <process_command+0x9b8>)
 80031c2:	f7fd fa5d 	bl	8000680 <UART_TX_FSend>
                }
            }
            break;
 80031c6:	e28a      	b.n	80036de <process_command+0xc4e>

        case SETGAIN_CMD:
            // Set gain index (1 digit: 0-3)
            {
                if (frame->params_len != PARAM_LEN_SETGAIN) {
 80031c8:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80031cc:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	f893 320e 	ldrb.w	r3, [r3, #526]	@ 0x20e
 80031d6:	2b01      	cmp	r3, #1
 80031d8:	d003      	beq.n	80031e2 <process_command+0x752>
                    error = WRLEN;
 80031da:	2302      	movs	r3, #2
 80031dc:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f
 80031e0:	e043      	b.n	800326a <process_command+0x7da>
                } else {
                    char gain_char = frame->params[0];
 80031e2:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80031e6:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	f893 310d 	ldrb.w	r3, [r3, #269]	@ 0x10d
 80031f0:	f887 3113 	strb.w	r3, [r7, #275]	@ 0x113
                    if (gain_char >= '0' && gain_char <= '3') {
 80031f4:	f897 3113 	ldrb.w	r3, [r7, #275]	@ 0x113
 80031f8:	2b2f      	cmp	r3, #47	@ 0x2f
 80031fa:	d933      	bls.n	8003264 <process_command+0x7d4>
 80031fc:	f897 3113 	ldrb.w	r3, [r7, #275]	@ 0x113
 8003200:	2b33      	cmp	r3, #51	@ 0x33
 8003202:	d82f      	bhi.n	8003264 <process_command+0x7d4>
                        current_gain_index = gain_char - '0';
 8003204:	f897 3113 	ldrb.w	r3, [r7, #275]	@ 0x113
 8003208:	3b30      	subs	r3, #48	@ 0x30
 800320a:	b2da      	uxtb	r2, r3
 800320c:	4b8f      	ldr	r3, [pc, #572]	@ (800344c <process_command+0x9bc>)
 800320e:	701a      	strb	r2, [r3, #0]
                        // TODO: Apply gain setting to TCS34725 sensor
                        if (build_response_frame(response_buffer, response_size, DEVICE_ID,
                                frame->sender, frame->frame_id, RESP_OK, 0)) {
 8003210:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8003214:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8003218:	681a      	ldr	r2, [r3, #0]
                        if (build_response_frame(response_buffer, response_size, DEVICE_ID,
 800321a:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800321e:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	7a9b      	ldrb	r3, [r3, #10]
 8003226:	f507 71a0 	add.w	r1, r7, #320	@ 0x140
 800322a:	f5a1 719e 	sub.w	r1, r1, #316	@ 0x13c
 800322e:	f507 70a0 	add.w	r0, r7, #320	@ 0x140
 8003232:	f5a0 709c 	sub.w	r0, r0, #312	@ 0x138
 8003236:	2400      	movs	r4, #0
 8003238:	9402      	str	r4, [sp, #8]
 800323a:	4c85      	ldr	r4, [pc, #532]	@ (8003450 <process_command+0x9c0>)
 800323c:	9401      	str	r4, [sp, #4]
 800323e:	9300      	str	r3, [sp, #0]
 8003240:	4613      	mov	r3, r2
 8003242:	4a80      	ldr	r2, [pc, #512]	@ (8003444 <process_command+0x9b4>)
 8003244:	6809      	ldr	r1, [r1, #0]
 8003246:	6800      	ldr	r0, [r0, #0]
 8003248:	f7fe ff90 	bl	800216c <build_response_frame>
 800324c:	4603      	mov	r3, r0
 800324e:	2b00      	cmp	r3, #0
 8003250:	d00b      	beq.n	800326a <process_command+0x7da>
                            UART_TX_FSend("%s", response_buffer);
 8003252:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8003256:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 800325a:	6819      	ldr	r1, [r3, #0]
 800325c:	487a      	ldr	r0, [pc, #488]	@ (8003448 <process_command+0x9b8>)
 800325e:	f7fd fa0f 	bl	8000680 <UART_TX_FSend>
                        if (build_response_frame(response_buffer, response_size, DEVICE_ID,
 8003262:	e002      	b.n	800326a <process_command+0x7da>
                        }
                    } else {
                        error = WRCMD;
 8003264:	2301      	movs	r3, #1
 8003266:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f
                    }
                }

                if (error) {
 800326a:	f897 313f 	ldrb.w	r3, [r7, #319]	@ 0x13f
 800326e:	2b00      	cmp	r3, #0
 8003270:	f000 8237 	beq.w	80036e2 <process_command+0xc52>
                    if (build_response_frame(response_buffer, response_size, DEVICE_ID,
                            frame->sender, frame->frame_id, NULL, error)) {
 8003274:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8003278:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800327c:	681c      	ldr	r4, [r3, #0]
                    if (build_response_frame(response_buffer, response_size, DEVICE_ID,
 800327e:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8003282:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	7a9b      	ldrb	r3, [r3, #10]
 800328a:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 800328e:	f5a2 719e 	sub.w	r1, r2, #316	@ 0x13c
 8003292:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8003296:	f5a2 709c 	sub.w	r0, r2, #312	@ 0x138
 800329a:	f897 213f 	ldrb.w	r2, [r7, #319]	@ 0x13f
 800329e:	9202      	str	r2, [sp, #8]
 80032a0:	2200      	movs	r2, #0
 80032a2:	9201      	str	r2, [sp, #4]
 80032a4:	9300      	str	r3, [sp, #0]
 80032a6:	4623      	mov	r3, r4
 80032a8:	4a66      	ldr	r2, [pc, #408]	@ (8003444 <process_command+0x9b4>)
 80032aa:	6809      	ldr	r1, [r1, #0]
 80032ac:	6800      	ldr	r0, [r0, #0]
 80032ae:	f7fe ff5d 	bl	800216c <build_response_frame>
 80032b2:	4603      	mov	r3, r0
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	f000 8214 	beq.w	80036e2 <process_command+0xc52>
                        UART_TX_FSend("%s", response_buffer);
 80032ba:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80032be:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 80032c2:	6819      	ldr	r1, [r3, #0]
 80032c4:	4860      	ldr	r0, [pc, #384]	@ (8003448 <process_command+0x9b8>)
 80032c6:	f7fd f9db 	bl	8000680 <UART_TX_FSend>
                    }
                }
            }
            break;
 80032ca:	e20a      	b.n	80036e2 <process_command+0xc52>

        case GETGAIN_CMD:
            // Get current gain index
            {
                sprintf(data_buffer, "%01u", current_gain_index);
 80032cc:	4b5f      	ldr	r3, [pc, #380]	@ (800344c <process_command+0x9bc>)
 80032ce:	781b      	ldrb	r3, [r3, #0]
 80032d0:	b2db      	uxtb	r3, r3
 80032d2:	461a      	mov	r2, r3
 80032d4:	f107 0310 	add.w	r3, r7, #16
 80032d8:	495e      	ldr	r1, [pc, #376]	@ (8003454 <process_command+0x9c4>)
 80032da:	4618      	mov	r0, r3
 80032dc:	f006 fb06 	bl	80098ec <siprintf>
                if (build_response_frame(response_buffer, response_size, DEVICE_ID,
                        frame->sender, frame->frame_id, data_buffer, 0)) {
 80032e0:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80032e4:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80032e8:	681c      	ldr	r4, [r3, #0]
                if (build_response_frame(response_buffer, response_size, DEVICE_ID,
 80032ea:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80032ee:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	7a9b      	ldrb	r3, [r3, #10]
 80032f6:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 80032fa:	f5a2 719e 	sub.w	r1, r2, #316	@ 0x13c
 80032fe:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8003302:	f5a2 709c 	sub.w	r0, r2, #312	@ 0x138
 8003306:	2200      	movs	r2, #0
 8003308:	9202      	str	r2, [sp, #8]
 800330a:	f107 0210 	add.w	r2, r7, #16
 800330e:	9201      	str	r2, [sp, #4]
 8003310:	9300      	str	r3, [sp, #0]
 8003312:	4623      	mov	r3, r4
 8003314:	4a4b      	ldr	r2, [pc, #300]	@ (8003444 <process_command+0x9b4>)
 8003316:	6809      	ldr	r1, [r1, #0]
 8003318:	6800      	ldr	r0, [r0, #0]
 800331a:	f7fe ff27 	bl	800216c <build_response_frame>
 800331e:	4603      	mov	r3, r0
 8003320:	2b00      	cmp	r3, #0
 8003322:	f000 81e0 	beq.w	80036e6 <process_command+0xc56>
                    UART_TX_FSend("%s", response_buffer);
 8003326:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800332a:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 800332e:	6819      	ldr	r1, [r3, #0]
 8003330:	4845      	ldr	r0, [pc, #276]	@ (8003448 <process_command+0x9b8>)
 8003332:	f7fd f9a5 	bl	8000680 <UART_TX_FSend>
                }
            }
            break;
 8003336:	e1d6      	b.n	80036e6 <process_command+0xc56>

        case SETTIME_CMD:
            // Set integration time index (1 digit: 0-5)
            {
                if (frame->params_len != PARAM_LEN_SETTIME) {
 8003338:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800333c:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	f893 320e 	ldrb.w	r3, [r3, #526]	@ 0x20e
 8003346:	2b01      	cmp	r3, #1
 8003348:	d003      	beq.n	8003352 <process_command+0x8c2>
                    error = WRLEN;
 800334a:	2302      	movs	r3, #2
 800334c:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f
 8003350:	e043      	b.n	80033da <process_command+0x94a>
                } else {
                    char time_char = frame->params[0];
 8003352:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8003356:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	f893 310d 	ldrb.w	r3, [r3, #269]	@ 0x10d
 8003360:	f887 3114 	strb.w	r3, [r7, #276]	@ 0x114
                    if (time_char >= '0' && time_char <= '5') {
 8003364:	f897 3114 	ldrb.w	r3, [r7, #276]	@ 0x114
 8003368:	2b2f      	cmp	r3, #47	@ 0x2f
 800336a:	d933      	bls.n	80033d4 <process_command+0x944>
 800336c:	f897 3114 	ldrb.w	r3, [r7, #276]	@ 0x114
 8003370:	2b35      	cmp	r3, #53	@ 0x35
 8003372:	d82f      	bhi.n	80033d4 <process_command+0x944>
                        current_time_index = time_char - '0';
 8003374:	f897 3114 	ldrb.w	r3, [r7, #276]	@ 0x114
 8003378:	3b30      	subs	r3, #48	@ 0x30
 800337a:	b2da      	uxtb	r2, r3
 800337c:	4b36      	ldr	r3, [pc, #216]	@ (8003458 <process_command+0x9c8>)
 800337e:	701a      	strb	r2, [r3, #0]
                        // TODO: Apply integration time setting to TCS34725 sensor
                        if (build_response_frame(response_buffer, response_size, DEVICE_ID,
                                frame->sender, frame->frame_id, RESP_OK, 0)) {
 8003380:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8003384:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8003388:	681a      	ldr	r2, [r3, #0]
                        if (build_response_frame(response_buffer, response_size, DEVICE_ID,
 800338a:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800338e:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	7a9b      	ldrb	r3, [r3, #10]
 8003396:	f507 71a0 	add.w	r1, r7, #320	@ 0x140
 800339a:	f5a1 719e 	sub.w	r1, r1, #316	@ 0x13c
 800339e:	f507 70a0 	add.w	r0, r7, #320	@ 0x140
 80033a2:	f5a0 709c 	sub.w	r0, r0, #312	@ 0x138
 80033a6:	2400      	movs	r4, #0
 80033a8:	9402      	str	r4, [sp, #8]
 80033aa:	4c29      	ldr	r4, [pc, #164]	@ (8003450 <process_command+0x9c0>)
 80033ac:	9401      	str	r4, [sp, #4]
 80033ae:	9300      	str	r3, [sp, #0]
 80033b0:	4613      	mov	r3, r2
 80033b2:	4a24      	ldr	r2, [pc, #144]	@ (8003444 <process_command+0x9b4>)
 80033b4:	6809      	ldr	r1, [r1, #0]
 80033b6:	6800      	ldr	r0, [r0, #0]
 80033b8:	f7fe fed8 	bl	800216c <build_response_frame>
 80033bc:	4603      	mov	r3, r0
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d00b      	beq.n	80033da <process_command+0x94a>
                            UART_TX_FSend("%s", response_buffer);
 80033c2:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80033c6:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 80033ca:	6819      	ldr	r1, [r3, #0]
 80033cc:	481e      	ldr	r0, [pc, #120]	@ (8003448 <process_command+0x9b8>)
 80033ce:	f7fd f957 	bl	8000680 <UART_TX_FSend>
                        if (build_response_frame(response_buffer, response_size, DEVICE_ID,
 80033d2:	e002      	b.n	80033da <process_command+0x94a>
                        }
                    } else {
                        error = WRCMD;
 80033d4:	2301      	movs	r3, #1
 80033d6:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f
                    }
                }

                if (error) {
 80033da:	f897 313f 	ldrb.w	r3, [r7, #319]	@ 0x13f
 80033de:	2b00      	cmp	r3, #0
 80033e0:	f000 8183 	beq.w	80036ea <process_command+0xc5a>
                    if (build_response_frame(response_buffer, response_size, DEVICE_ID,
                            frame->sender, frame->frame_id, NULL, error)) {
 80033e4:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80033e8:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80033ec:	681c      	ldr	r4, [r3, #0]
                    if (build_response_frame(response_buffer, response_size, DEVICE_ID,
 80033ee:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80033f2:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	7a9b      	ldrb	r3, [r3, #10]
 80033fa:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 80033fe:	f5a2 719e 	sub.w	r1, r2, #316	@ 0x13c
 8003402:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8003406:	f5a2 709c 	sub.w	r0, r2, #312	@ 0x138
 800340a:	f897 213f 	ldrb.w	r2, [r7, #319]	@ 0x13f
 800340e:	9202      	str	r2, [sp, #8]
 8003410:	2200      	movs	r2, #0
 8003412:	9201      	str	r2, [sp, #4]
 8003414:	9300      	str	r3, [sp, #0]
 8003416:	4623      	mov	r3, r4
 8003418:	4a0a      	ldr	r2, [pc, #40]	@ (8003444 <process_command+0x9b4>)
 800341a:	6809      	ldr	r1, [r1, #0]
 800341c:	6800      	ldr	r0, [r0, #0]
 800341e:	f7fe fea5 	bl	800216c <build_response_frame>
 8003422:	4603      	mov	r3, r0
 8003424:	2b00      	cmp	r3, #0
 8003426:	f000 8160 	beq.w	80036ea <process_command+0xc5a>
                        UART_TX_FSend("%s", response_buffer);
 800342a:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800342e:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8003432:	6819      	ldr	r1, [r3, #0]
 8003434:	4804      	ldr	r0, [pc, #16]	@ (8003448 <process_command+0x9b8>)
 8003436:	f7fd f923 	bl	8000680 <UART_TX_FSend>
                    }
                }
            }
            break;
 800343a:	e156      	b.n	80036ea <process_command+0xc5a>
 800343c:	20000000 	.word	0x20000000
 8003440:	0800a3d8 	.word	0x0800a3d8
 8003444:	0800a35c 	.word	0x0800a35c
 8003448:	0800a3a8 	.word	0x0800a3a8
 800344c:	20000004 	.word	0x20000004
 8003450:	0800a3ac 	.word	0x0800a3ac
 8003454:	0800a3e0 	.word	0x0800a3e0
 8003458:	20000005 	.word	0x20000005

        case GETTIME_CMD:
            // Get current integration time index
            {
                sprintf(data_buffer, "%01u", current_time_index);
 800345c:	4baa      	ldr	r3, [pc, #680]	@ (8003708 <process_command+0xc78>)
 800345e:	781b      	ldrb	r3, [r3, #0]
 8003460:	b2db      	uxtb	r3, r3
 8003462:	461a      	mov	r2, r3
 8003464:	f107 0310 	add.w	r3, r7, #16
 8003468:	49a8      	ldr	r1, [pc, #672]	@ (800370c <process_command+0xc7c>)
 800346a:	4618      	mov	r0, r3
 800346c:	f006 fa3e 	bl	80098ec <siprintf>
                if (build_response_frame(response_buffer, response_size, DEVICE_ID,
                        frame->sender, frame->frame_id, data_buffer, 0)) {
 8003470:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8003474:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8003478:	681c      	ldr	r4, [r3, #0]
                if (build_response_frame(response_buffer, response_size, DEVICE_ID,
 800347a:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800347e:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	7a9b      	ldrb	r3, [r3, #10]
 8003486:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 800348a:	f5a2 719e 	sub.w	r1, r2, #316	@ 0x13c
 800348e:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8003492:	f5a2 709c 	sub.w	r0, r2, #312	@ 0x138
 8003496:	2200      	movs	r2, #0
 8003498:	9202      	str	r2, [sp, #8]
 800349a:	f107 0210 	add.w	r2, r7, #16
 800349e:	9201      	str	r2, [sp, #4]
 80034a0:	9300      	str	r3, [sp, #0]
 80034a2:	4623      	mov	r3, r4
 80034a4:	4a9a      	ldr	r2, [pc, #616]	@ (8003710 <process_command+0xc80>)
 80034a6:	6809      	ldr	r1, [r1, #0]
 80034a8:	6800      	ldr	r0, [r0, #0]
 80034aa:	f7fe fe5f 	bl	800216c <build_response_frame>
 80034ae:	4603      	mov	r3, r0
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	f000 811c 	beq.w	80036ee <process_command+0xc5e>
                    UART_TX_FSend("%s", response_buffer);
 80034b6:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80034ba:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 80034be:	6819      	ldr	r1, [r3, #0]
 80034c0:	4894      	ldr	r0, [pc, #592]	@ (8003714 <process_command+0xc84>)
 80034c2:	f7fd f8dd 	bl	8000680 <UART_TX_FSend>
                }
            }
            break;
 80034c6:	e112      	b.n	80036ee <process_command+0xc5e>

        case SETLED_CMD:
            // Set LED state (1 digit: '0' = OFF, '1' = ON)
            {
                if (frame->params_len != PARAM_LEN_SETLED) {
 80034c8:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80034cc:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	f893 320e 	ldrb.w	r3, [r3, #526]	@ 0x20e
 80034d6:	2b01      	cmp	r3, #1
 80034d8:	d003      	beq.n	80034e2 <process_command+0xa52>
                    error = WRLEN;
 80034da:	2302      	movs	r3, #2
 80034dc:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f
 80034e0:	e053      	b.n	800358a <process_command+0xafa>
                } else {
                    char led_char = frame->params[0];
 80034e2:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80034e6:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	f893 310d 	ldrb.w	r3, [r3, #269]	@ 0x10d
 80034f0:	f887 3115 	strb.w	r3, [r7, #277]	@ 0x115
                    if (led_char == '0' || led_char == '1') {
 80034f4:	f897 3115 	ldrb.w	r3, [r7, #277]	@ 0x115
 80034f8:	2b30      	cmp	r3, #48	@ 0x30
 80034fa:	d003      	beq.n	8003504 <process_command+0xa74>
 80034fc:	f897 3115 	ldrb.w	r3, [r7, #277]	@ 0x115
 8003500:	2b31      	cmp	r3, #49	@ 0x31
 8003502:	d13f      	bne.n	8003584 <process_command+0xaf4>
                        led_state = led_char - '0';
 8003504:	f897 3115 	ldrb.w	r3, [r7, #277]	@ 0x115
 8003508:	3b30      	subs	r3, #48	@ 0x30
 800350a:	b2da      	uxtb	r2, r3
 800350c:	4b82      	ldr	r3, [pc, #520]	@ (8003718 <process_command+0xc88>)
 800350e:	701a      	strb	r2, [r3, #0]

                        // Apply LED state to hardware (PC3 GPIO pin)
                        if (led_state == 1) {
 8003510:	4b81      	ldr	r3, [pc, #516]	@ (8003718 <process_command+0xc88>)
 8003512:	781b      	ldrb	r3, [r3, #0]
 8003514:	b2db      	uxtb	r3, r3
 8003516:	2b01      	cmp	r3, #1
 8003518:	d105      	bne.n	8003526 <process_command+0xa96>
                            HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, GPIO_PIN_SET);
 800351a:	2201      	movs	r2, #1
 800351c:	2108      	movs	r1, #8
 800351e:	487f      	ldr	r0, [pc, #508]	@ (800371c <process_command+0xc8c>)
 8003520:	f001 fa80 	bl	8004a24 <HAL_GPIO_WritePin>
 8003524:	e004      	b.n	8003530 <process_command+0xaa0>
                        } else {
                            HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, GPIO_PIN_RESET);
 8003526:	2200      	movs	r2, #0
 8003528:	2108      	movs	r1, #8
 800352a:	487c      	ldr	r0, [pc, #496]	@ (800371c <process_command+0xc8c>)
 800352c:	f001 fa7a 	bl	8004a24 <HAL_GPIO_WritePin>
                        }

                        if (build_response_frame(response_buffer, response_size, DEVICE_ID,
                                frame->sender, frame->frame_id, RESP_OK, 0)) {
 8003530:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8003534:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8003538:	681a      	ldr	r2, [r3, #0]
                        if (build_response_frame(response_buffer, response_size, DEVICE_ID,
 800353a:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800353e:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	7a9b      	ldrb	r3, [r3, #10]
 8003546:	f507 71a0 	add.w	r1, r7, #320	@ 0x140
 800354a:	f5a1 719e 	sub.w	r1, r1, #316	@ 0x13c
 800354e:	f507 70a0 	add.w	r0, r7, #320	@ 0x140
 8003552:	f5a0 709c 	sub.w	r0, r0, #312	@ 0x138
 8003556:	2400      	movs	r4, #0
 8003558:	9402      	str	r4, [sp, #8]
 800355a:	4c71      	ldr	r4, [pc, #452]	@ (8003720 <process_command+0xc90>)
 800355c:	9401      	str	r4, [sp, #4]
 800355e:	9300      	str	r3, [sp, #0]
 8003560:	4613      	mov	r3, r2
 8003562:	4a6b      	ldr	r2, [pc, #428]	@ (8003710 <process_command+0xc80>)
 8003564:	6809      	ldr	r1, [r1, #0]
 8003566:	6800      	ldr	r0, [r0, #0]
 8003568:	f7fe fe00 	bl	800216c <build_response_frame>
 800356c:	4603      	mov	r3, r0
 800356e:	2b00      	cmp	r3, #0
 8003570:	d00b      	beq.n	800358a <process_command+0xafa>
                            UART_TX_FSend("%s", response_buffer);
 8003572:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8003576:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 800357a:	6819      	ldr	r1, [r3, #0]
 800357c:	4865      	ldr	r0, [pc, #404]	@ (8003714 <process_command+0xc84>)
 800357e:	f7fd f87f 	bl	8000680 <UART_TX_FSend>
                        if (build_response_frame(response_buffer, response_size, DEVICE_ID,
 8003582:	e002      	b.n	800358a <process_command+0xafa>
                        }
                    } else {
                        error = WRCMD;
 8003584:	2301      	movs	r3, #1
 8003586:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f
                    }
                }

                if (error) {
 800358a:	f897 313f 	ldrb.w	r3, [r7, #319]	@ 0x13f
 800358e:	2b00      	cmp	r3, #0
 8003590:	f000 80af 	beq.w	80036f2 <process_command+0xc62>
                    if (build_response_frame(response_buffer, response_size, DEVICE_ID,
                            frame->sender, frame->frame_id, NULL, error)) {
 8003594:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8003598:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800359c:	681c      	ldr	r4, [r3, #0]
                    if (build_response_frame(response_buffer, response_size, DEVICE_ID,
 800359e:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80035a2:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	7a9b      	ldrb	r3, [r3, #10]
 80035aa:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 80035ae:	f5a2 719e 	sub.w	r1, r2, #316	@ 0x13c
 80035b2:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 80035b6:	f5a2 709c 	sub.w	r0, r2, #312	@ 0x138
 80035ba:	f897 213f 	ldrb.w	r2, [r7, #319]	@ 0x13f
 80035be:	9202      	str	r2, [sp, #8]
 80035c0:	2200      	movs	r2, #0
 80035c2:	9201      	str	r2, [sp, #4]
 80035c4:	9300      	str	r3, [sp, #0]
 80035c6:	4623      	mov	r3, r4
 80035c8:	4a51      	ldr	r2, [pc, #324]	@ (8003710 <process_command+0xc80>)
 80035ca:	6809      	ldr	r1, [r1, #0]
 80035cc:	6800      	ldr	r0, [r0, #0]
 80035ce:	f7fe fdcd 	bl	800216c <build_response_frame>
 80035d2:	4603      	mov	r3, r0
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	f000 808c 	beq.w	80036f2 <process_command+0xc62>
                        UART_TX_FSend("%s", response_buffer);
 80035da:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80035de:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 80035e2:	6819      	ldr	r1, [r3, #0]
 80035e4:	484b      	ldr	r0, [pc, #300]	@ (8003714 <process_command+0xc84>)
 80035e6:	f7fd f84b 	bl	8000680 <UART_TX_FSend>
                    }
                }
            }
            break;
 80035ea:	e082      	b.n	80036f2 <process_command+0xc62>

        case GETLED_CMD:
            // Get current LED state
            {
                // Read actual LED state from hardware (PC3)
                GPIO_PinState actual_state = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_3);
 80035ec:	2108      	movs	r1, #8
 80035ee:	484b      	ldr	r0, [pc, #300]	@ (800371c <process_command+0xc8c>)
 80035f0:	f001 fa00 	bl	80049f4 <HAL_GPIO_ReadPin>
 80035f4:	4603      	mov	r3, r0
 80035f6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
                uint8_t actual_led_state = (actual_state == GPIO_PIN_SET) ? 1 : 0;
 80035fa:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80035fe:	2b01      	cmp	r3, #1
 8003600:	bf0c      	ite	eq
 8003602:	2301      	moveq	r3, #1
 8003604:	2300      	movne	r3, #0
 8003606:	b2db      	uxtb	r3, r3
 8003608:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116

                sprintf(data_buffer, "%01u", actual_led_state);
 800360c:	f897 2116 	ldrb.w	r2, [r7, #278]	@ 0x116
 8003610:	f107 0310 	add.w	r3, r7, #16
 8003614:	493d      	ldr	r1, [pc, #244]	@ (800370c <process_command+0xc7c>)
 8003616:	4618      	mov	r0, r3
 8003618:	f006 f968 	bl	80098ec <siprintf>
                if (build_response_frame(response_buffer, response_size, DEVICE_ID,
                        frame->sender, frame->frame_id, data_buffer, 0)) {
 800361c:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8003620:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8003624:	681c      	ldr	r4, [r3, #0]
                if (build_response_frame(response_buffer, response_size, DEVICE_ID,
 8003626:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800362a:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	7a9b      	ldrb	r3, [r3, #10]
 8003632:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8003636:	f5a2 719e 	sub.w	r1, r2, #316	@ 0x13c
 800363a:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 800363e:	f5a2 709c 	sub.w	r0, r2, #312	@ 0x138
 8003642:	2200      	movs	r2, #0
 8003644:	9202      	str	r2, [sp, #8]
 8003646:	f107 0210 	add.w	r2, r7, #16
 800364a:	9201      	str	r2, [sp, #4]
 800364c:	9300      	str	r3, [sp, #0]
 800364e:	4623      	mov	r3, r4
 8003650:	4a2f      	ldr	r2, [pc, #188]	@ (8003710 <process_command+0xc80>)
 8003652:	6809      	ldr	r1, [r1, #0]
 8003654:	6800      	ldr	r0, [r0, #0]
 8003656:	f7fe fd89 	bl	800216c <build_response_frame>
 800365a:	4603      	mov	r3, r0
 800365c:	2b00      	cmp	r3, #0
 800365e:	d04a      	beq.n	80036f6 <process_command+0xc66>
                    UART_TX_FSend("%s", response_buffer);
 8003660:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8003664:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8003668:	6819      	ldr	r1, [r3, #0]
 800366a:	482a      	ldr	r0, [pc, #168]	@ (8003714 <process_command+0xc84>)
 800366c:	f7fd f808 	bl	8000680 <UART_TX_FSend>
                }
            }
            break;
 8003670:	e041      	b.n	80036f6 <process_command+0xc66>

        default:
            // Unknown command
            if (build_response_frame(response_buffer, response_size, DEVICE_ID,
                    frame->sender, frame->frame_id, NULL, WRCMD)) {
 8003672:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8003676:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800367a:	681a      	ldr	r2, [r3, #0]
            if (build_response_frame(response_buffer, response_size, DEVICE_ID,
 800367c:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8003680:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	7a9b      	ldrb	r3, [r3, #10]
 8003688:	f507 71a0 	add.w	r1, r7, #320	@ 0x140
 800368c:	f5a1 719e 	sub.w	r1, r1, #316	@ 0x13c
 8003690:	f507 70a0 	add.w	r0, r7, #320	@ 0x140
 8003694:	f5a0 709c 	sub.w	r0, r0, #312	@ 0x138
 8003698:	2401      	movs	r4, #1
 800369a:	9402      	str	r4, [sp, #8]
 800369c:	2400      	movs	r4, #0
 800369e:	9401      	str	r4, [sp, #4]
 80036a0:	9300      	str	r3, [sp, #0]
 80036a2:	4613      	mov	r3, r2
 80036a4:	4a1a      	ldr	r2, [pc, #104]	@ (8003710 <process_command+0xc80>)
 80036a6:	6809      	ldr	r1, [r1, #0]
 80036a8:	6800      	ldr	r0, [r0, #0]
 80036aa:	f7fe fd5f 	bl	800216c <build_response_frame>
 80036ae:	4603      	mov	r3, r0
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d022      	beq.n	80036fa <process_command+0xc6a>
                UART_TX_FSend("%s", response_buffer);
 80036b4:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80036b8:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 80036bc:	6819      	ldr	r1, [r3, #0]
 80036be:	4815      	ldr	r0, [pc, #84]	@ (8003714 <process_command+0xc84>)
 80036c0:	f7fc ffde 	bl	8000680 <UART_TX_FSend>
            }
            break;
 80036c4:	e019      	b.n	80036fa <process_command+0xc6a>
            break;
 80036c6:	bf00      	nop
 80036c8:	e018      	b.n	80036fc <process_command+0xc6c>
            break;
 80036ca:	bf00      	nop
 80036cc:	e016      	b.n	80036fc <process_command+0xc6c>
            break;
 80036ce:	bf00      	nop
 80036d0:	e014      	b.n	80036fc <process_command+0xc6c>
            break;
 80036d2:	bf00      	nop
 80036d4:	e012      	b.n	80036fc <process_command+0xc6c>
            break;
 80036d6:	bf00      	nop
 80036d8:	e010      	b.n	80036fc <process_command+0xc6c>
            break;
 80036da:	bf00      	nop
 80036dc:	e00e      	b.n	80036fc <process_command+0xc6c>
            break;
 80036de:	bf00      	nop
 80036e0:	e00c      	b.n	80036fc <process_command+0xc6c>
            break;
 80036e2:	bf00      	nop
 80036e4:	e00a      	b.n	80036fc <process_command+0xc6c>
            break;
 80036e6:	bf00      	nop
 80036e8:	e008      	b.n	80036fc <process_command+0xc6c>
            break;
 80036ea:	bf00      	nop
 80036ec:	e006      	b.n	80036fc <process_command+0xc6c>
            break;
 80036ee:	bf00      	nop
 80036f0:	e004      	b.n	80036fc <process_command+0xc6c>
            break;
 80036f2:	bf00      	nop
 80036f4:	e002      	b.n	80036fc <process_command+0xc6c>
            break;
 80036f6:	bf00      	nop
 80036f8:	e000      	b.n	80036fc <process_command+0xc6c>
            break;
 80036fa:	bf00      	nop
    }
}
 80036fc:	bf00      	nop
 80036fe:	f507 77a2 	add.w	r7, r7, #324	@ 0x144
 8003702:	46bd      	mov	sp, r7
 8003704:	bd90      	pop	{r4, r7, pc}
 8003706:	bf00      	nop
 8003708:	20000005 	.word	0x20000005
 800370c:	0800a3e0 	.word	0x0800a3e0
 8003710:	0800a35c 	.word	0x0800a35c
 8003714:	0800a3a8 	.word	0x0800a3a8
 8003718:	20002444 	.word	0x20002444
 800371c:	40020800 	.word	0x40020800
 8003720:	0800a3ac 	.word	0x0800a3ac

08003724 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003724:	b580      	push	{r7, lr}
 8003726:	b082      	sub	sp, #8
 8003728:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800372a:	2300      	movs	r3, #0
 800372c:	607b      	str	r3, [r7, #4]
 800372e:	4b10      	ldr	r3, [pc, #64]	@ (8003770 <HAL_MspInit+0x4c>)
 8003730:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003732:	4a0f      	ldr	r2, [pc, #60]	@ (8003770 <HAL_MspInit+0x4c>)
 8003734:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003738:	6453      	str	r3, [r2, #68]	@ 0x44
 800373a:	4b0d      	ldr	r3, [pc, #52]	@ (8003770 <HAL_MspInit+0x4c>)
 800373c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800373e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003742:	607b      	str	r3, [r7, #4]
 8003744:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003746:	2300      	movs	r3, #0
 8003748:	603b      	str	r3, [r7, #0]
 800374a:	4b09      	ldr	r3, [pc, #36]	@ (8003770 <HAL_MspInit+0x4c>)
 800374c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800374e:	4a08      	ldr	r2, [pc, #32]	@ (8003770 <HAL_MspInit+0x4c>)
 8003750:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003754:	6413      	str	r3, [r2, #64]	@ 0x40
 8003756:	4b06      	ldr	r3, [pc, #24]	@ (8003770 <HAL_MspInit+0x4c>)
 8003758:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800375a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800375e:	603b      	str	r3, [r7, #0]
 8003760:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8003762:	2007      	movs	r0, #7
 8003764:	f000 fbe6 	bl	8003f34 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003768:	bf00      	nop
 800376a:	3708      	adds	r7, #8
 800376c:	46bd      	mov	sp, r7
 800376e:	bd80      	pop	{r7, pc}
 8003770:	40023800 	.word	0x40023800

08003774 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003774:	b480      	push	{r7}
 8003776:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003778:	bf00      	nop
 800377a:	e7fd      	b.n	8003778 <NMI_Handler+0x4>

0800377c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800377c:	b480      	push	{r7}
 800377e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003780:	bf00      	nop
 8003782:	e7fd      	b.n	8003780 <HardFault_Handler+0x4>

08003784 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003784:	b480      	push	{r7}
 8003786:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003788:	bf00      	nop
 800378a:	e7fd      	b.n	8003788 <MemManage_Handler+0x4>

0800378c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800378c:	b480      	push	{r7}
 800378e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003790:	bf00      	nop
 8003792:	e7fd      	b.n	8003790 <BusFault_Handler+0x4>

08003794 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003794:	b480      	push	{r7}
 8003796:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003798:	bf00      	nop
 800379a:	e7fd      	b.n	8003798 <UsageFault_Handler+0x4>

0800379c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800379c:	b480      	push	{r7}
 800379e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80037a0:	bf00      	nop
 80037a2:	46bd      	mov	sp, r7
 80037a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037a8:	4770      	bx	lr

080037aa <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80037aa:	b480      	push	{r7}
 80037ac:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80037ae:	bf00      	nop
 80037b0:	46bd      	mov	sp, r7
 80037b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037b6:	4770      	bx	lr

080037b8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80037b8:	b480      	push	{r7}
 80037ba:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80037bc:	bf00      	nop
 80037be:	46bd      	mov	sp, r7
 80037c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037c4:	4770      	bx	lr

080037c6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80037c6:	b580      	push	{r7, lr}
 80037c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80037ca:	f000 fa9f 	bl	8003d0c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80037ce:	bf00      	nop
 80037d0:	bd80      	pop	{r7, pc}
	...

080037d4 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 80037d4:	b580      	push	{r7, lr}
 80037d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 80037d8:	4802      	ldr	r0, [pc, #8]	@ (80037e4 <DMA1_Stream0_IRQHandler+0x10>)
 80037da:	f000 fd2d 	bl	8004238 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 80037de:	bf00      	nop
 80037e0:	bd80      	pop	{r7, pc}
 80037e2:	bf00      	nop
 80037e4:	20002378 	.word	0x20002378

080037e8 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 80037e8:	b580      	push	{r7, lr}
 80037ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 80037ec:	4802      	ldr	r0, [pc, #8]	@ (80037f8 <DMA1_Stream6_IRQHandler+0x10>)
 80037ee:	f000 fd23 	bl	8004238 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 80037f2:	bf00      	nop
 80037f4:	bd80      	pop	{r7, pc}
 80037f6:	bf00      	nop
 80037f8:	200023d8 	.word	0x200023d8

080037fc <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 80037fc:	b580      	push	{r7, lr}
 80037fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8003800:	4802      	ldr	r0, [pc, #8]	@ (800380c <I2C1_EV_IRQHandler+0x10>)
 8003802:	f001 fdb3 	bl	800536c <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8003806:	bf00      	nop
 8003808:	bd80      	pop	{r7, pc}
 800380a:	bf00      	nop
 800380c:	20002324 	.word	0x20002324

08003810 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8003810:	b580      	push	{r7, lr}
 8003812:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8003814:	4802      	ldr	r0, [pc, #8]	@ (8003820 <I2C1_ER_IRQHandler+0x10>)
 8003816:	f001 ff1a 	bl	800564e <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 800381a:	bf00      	nop
 800381c:	bd80      	pop	{r7, pc}
 800381e:	bf00      	nop
 8003820:	20002324 	.word	0x20002324

08003824 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8003824:	b580      	push	{r7, lr}
 8003826:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8003828:	4802      	ldr	r0, [pc, #8]	@ (8003834 <USART2_IRQHandler+0x10>)
 800382a:	f005 f921 	bl	8008a70 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800382e:	bf00      	nop
 8003830:	bd80      	pop	{r7, pc}
 8003832:	bf00      	nop
 8003834:	200025bc 	.word	0x200025bc

08003838 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8003838:	b580      	push	{r7, lr}
 800383a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 800383c:	4802      	ldr	r0, [pc, #8]	@ (8003848 <TIM3_IRQHandler+0x10>)
 800383e:	f004 fcbb 	bl	80081b8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8003842:	bf00      	nop
 8003844:	bd80      	pop	{r7, pc}
 8003846:	bf00      	nop
 8003848:	20002574 	.word	0x20002574

0800384c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800384c:	b580      	push	{r7, lr}
 800384e:	b086      	sub	sp, #24
 8003850:	af00      	add	r7, sp, #0
 8003852:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003854:	4a14      	ldr	r2, [pc, #80]	@ (80038a8 <_sbrk+0x5c>)
 8003856:	4b15      	ldr	r3, [pc, #84]	@ (80038ac <_sbrk+0x60>)
 8003858:	1ad3      	subs	r3, r2, r3
 800385a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800385c:	697b      	ldr	r3, [r7, #20]
 800385e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003860:	4b13      	ldr	r3, [pc, #76]	@ (80038b0 <_sbrk+0x64>)
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	2b00      	cmp	r3, #0
 8003866:	d102      	bne.n	800386e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003868:	4b11      	ldr	r3, [pc, #68]	@ (80038b0 <_sbrk+0x64>)
 800386a:	4a12      	ldr	r2, [pc, #72]	@ (80038b4 <_sbrk+0x68>)
 800386c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800386e:	4b10      	ldr	r3, [pc, #64]	@ (80038b0 <_sbrk+0x64>)
 8003870:	681a      	ldr	r2, [r3, #0]
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	4413      	add	r3, r2
 8003876:	693a      	ldr	r2, [r7, #16]
 8003878:	429a      	cmp	r2, r3
 800387a:	d207      	bcs.n	800388c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800387c:	f006 f894 	bl	80099a8 <__errno>
 8003880:	4603      	mov	r3, r0
 8003882:	220c      	movs	r2, #12
 8003884:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003886:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800388a:	e009      	b.n	80038a0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800388c:	4b08      	ldr	r3, [pc, #32]	@ (80038b0 <_sbrk+0x64>)
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003892:	4b07      	ldr	r3, [pc, #28]	@ (80038b0 <_sbrk+0x64>)
 8003894:	681a      	ldr	r2, [r3, #0]
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	4413      	add	r3, r2
 800389a:	4a05      	ldr	r2, [pc, #20]	@ (80038b0 <_sbrk+0x64>)
 800389c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800389e:	68fb      	ldr	r3, [r7, #12]
}
 80038a0:	4618      	mov	r0, r3
 80038a2:	3718      	adds	r7, #24
 80038a4:	46bd      	mov	sp, r7
 80038a6:	bd80      	pop	{r7, pc}
 80038a8:	20020000 	.word	0x20020000
 80038ac:	00000400 	.word	0x00000400
 80038b0:	20002570 	.word	0x20002570
 80038b4:	20002750 	.word	0x20002750

080038b8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80038b8:	b480      	push	{r7}
 80038ba:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80038bc:	4b06      	ldr	r3, [pc, #24]	@ (80038d8 <SystemInit+0x20>)
 80038be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80038c2:	4a05      	ldr	r2, [pc, #20]	@ (80038d8 <SystemInit+0x20>)
 80038c4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80038c8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80038cc:	bf00      	nop
 80038ce:	46bd      	mov	sp, r7
 80038d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038d4:	4770      	bx	lr
 80038d6:	bf00      	nop
 80038d8:	e000ed00 	.word	0xe000ed00

080038dc <TCS34725_WriteReg>:

uint8_t dma_buffer[8];

// Funkcja pomocnicza do zapisu rejestru
// Zawsze dodajemy TCS34725_COMMAND_BIT do adresu rejestru
static void TCS34725_WriteReg(I2C_HandleTypeDef *hi2c, uint8_t reg, uint8_t value) {
 80038dc:	b580      	push	{r7, lr}
 80038de:	b086      	sub	sp, #24
 80038e0:	af02      	add	r7, sp, #8
 80038e2:	6078      	str	r0, [r7, #4]
 80038e4:	460b      	mov	r3, r1
 80038e6:	70fb      	strb	r3, [r7, #3]
 80038e8:	4613      	mov	r3, r2
 80038ea:	70bb      	strb	r3, [r7, #2]
    uint8_t data[2];
    data[0] = TCS34725_COMMAND_BIT | reg;
 80038ec:	78fb      	ldrb	r3, [r7, #3]
 80038ee:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80038f2:	b2db      	uxtb	r3, r3
 80038f4:	733b      	strb	r3, [r7, #12]
    data[1] = value;
 80038f6:	78bb      	ldrb	r3, [r7, #2]
 80038f8:	737b      	strb	r3, [r7, #13]
    HAL_I2C_Master_Transmit(hi2c, TCS34725_ADDRESS, data, 2, 10);
 80038fa:	f107 020c 	add.w	r2, r7, #12
 80038fe:	230a      	movs	r3, #10
 8003900:	9300      	str	r3, [sp, #0]
 8003902:	2302      	movs	r3, #2
 8003904:	2152      	movs	r1, #82	@ 0x52
 8003906:	6878      	ldr	r0, [r7, #4]
 8003908:	f001 fa00 	bl	8004d0c <HAL_I2C_Master_Transmit>
}
 800390c:	bf00      	nop
 800390e:	3710      	adds	r7, #16
 8003910:	46bd      	mov	sp, r7
 8003912:	bd80      	pop	{r7, pc}

08003914 <TCS34725_ReadReg8>:

// Funkcja pomocnicza do odczytu rejestru (8-bit)
static uint8_t TCS34725_ReadReg8(I2C_HandleTypeDef *hi2c, uint8_t reg) {
 8003914:	b580      	push	{r7, lr}
 8003916:	b086      	sub	sp, #24
 8003918:	af02      	add	r7, sp, #8
 800391a:	6078      	str	r0, [r7, #4]
 800391c:	460b      	mov	r3, r1
 800391e:	70fb      	strb	r3, [r7, #3]
    uint8_t cmd = TCS34725_COMMAND_BIT | reg;
 8003920:	78fb      	ldrb	r3, [r7, #3]
 8003922:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8003926:	b2db      	uxtb	r3, r3
 8003928:	73fb      	strb	r3, [r7, #15]
    uint8_t data = 0;
 800392a:	2300      	movs	r3, #0
 800392c:	73bb      	strb	r3, [r7, #14]

    HAL_I2C_Master_Transmit(hi2c, TCS34725_ADDRESS, &cmd, 1, 10);
 800392e:	f107 020f 	add.w	r2, r7, #15
 8003932:	230a      	movs	r3, #10
 8003934:	9300      	str	r3, [sp, #0]
 8003936:	2301      	movs	r3, #1
 8003938:	2152      	movs	r1, #82	@ 0x52
 800393a:	6878      	ldr	r0, [r7, #4]
 800393c:	f001 f9e6 	bl	8004d0c <HAL_I2C_Master_Transmit>
    HAL_I2C_Master_Receive(hi2c, TCS34725_ADDRESS, &data, 1, 10);
 8003940:	f107 020e 	add.w	r2, r7, #14
 8003944:	230a      	movs	r3, #10
 8003946:	9300      	str	r3, [sp, #0]
 8003948:	2301      	movs	r3, #1
 800394a:	2152      	movs	r1, #82	@ 0x52
 800394c:	6878      	ldr	r0, [r7, #4]
 800394e:	f001 fadb 	bl	8004f08 <HAL_I2C_Master_Receive>

    return data;
 8003952:	7bbb      	ldrb	r3, [r7, #14]
}
 8003954:	4618      	mov	r0, r3
 8003956:	3710      	adds	r7, #16
 8003958:	46bd      	mov	sp, r7
 800395a:	bd80      	pop	{r7, pc}

0800395c <TCS34725_Init>:

/**
 * @brief Inicjalizacja czujnika
 * @return 1 jeśli OK (znaleziono ID 0x44), 0 jeśli błąd
 */
uint8_t TCS34725_Init(I2C_HandleTypeDef *hi2c) {
 800395c:	b580      	push	{r7, lr}
 800395e:	b084      	sub	sp, #16
 8003960:	af00      	add	r7, sp, #0
 8003962:	6078      	str	r0, [r7, #4]
    // 1. Sprawdź ID układu [cite: 813]
    // Oczekiwana wartość dla TCS34725 to 0x44 (dla TCS34727 byłoby 0x4D)
    uint8_t id = TCS34725_ReadReg8(hi2c, TCS34725_ID);
 8003964:	2112      	movs	r1, #18
 8003966:	6878      	ldr	r0, [r7, #4]
 8003968:	f7ff ffd4 	bl	8003914 <TCS34725_ReadReg8>
 800396c:	4603      	mov	r3, r0
 800396e:	73fb      	strb	r3, [r7, #15]
    if (id != 0x44) {
 8003970:	7bfb      	ldrb	r3, [r7, #15]
 8003972:	2b44      	cmp	r3, #68	@ 0x44
 8003974:	d001      	beq.n	800397a <TCS34725_Init+0x1e>
        return 0; // Błąd: Nie wykryto czujnika lub zły model
 8003976:	2300      	movs	r3, #0
 8003978:	e01a      	b.n	80039b0 <TCS34725_Init+0x54>
    }

    // 2. Konfiguracja czasu integracji (np. 154ms) [cite: 720]
    TCS34725_WriteReg(hi2c, TCS34725_ATIME, TCS34725_INTEGRATIONTIME_154MS);
 800397a:	22c0      	movs	r2, #192	@ 0xc0
 800397c:	2101      	movs	r1, #1
 800397e:	6878      	ldr	r0, [r7, #4]
 8003980:	f7ff ffac 	bl	80038dc <TCS34725_WriteReg>

    // 3. Konfiguracja wzmocnienia (np. 4x) [cite: 794]
    TCS34725_WriteReg(hi2c, TCS34725_CONTROL, TCS34725_GAIN_4X);
 8003984:	2201      	movs	r2, #1
 8003986:	210f      	movs	r1, #15
 8003988:	6878      	ldr	r0, [r7, #4]
 800398a:	f7ff ffa7 	bl	80038dc <TCS34725_WriteReg>

    // 4. Włączenie zasilania (PON) [cite: 705]
    TCS34725_WriteReg(hi2c, TCS34725_ENABLE, TCS34725_ENABLE_PON);
 800398e:	2201      	movs	r2, #1
 8003990:	2100      	movs	r1, #0
 8003992:	6878      	ldr	r0, [r7, #4]
 8003994:	f7ff ffa2 	bl	80038dc <TCS34725_WriteReg>
    HAL_Delay(3); // Wymagane > 2.4ms opóźnienia po PON [cite: 708]
 8003998:	2003      	movs	r0, #3
 800399a:	f000 f9d7 	bl	8003d4c <HAL_Delay>

    // 5. Włączenie przetwornika ADC (AEN) [cite: 705]
    // Utrzymujemy PON i dodajemy AEN
    TCS34725_WriteReg(hi2c, TCS34725_ENABLE, TCS34725_ENABLE_PON | TCS34725_ENABLE_AEN);
 800399e:	2203      	movs	r2, #3
 80039a0:	2100      	movs	r1, #0
 80039a2:	6878      	ldr	r0, [r7, #4]
 80039a4:	f7ff ff9a 	bl	80038dc <TCS34725_WriteReg>

    // Opcjonalnie: Poczekaj na pierwszy pomiar (czas integracji)
    HAL_Delay(154);
 80039a8:	209a      	movs	r0, #154	@ 0x9a
 80039aa:	f000 f9cf 	bl	8003d4c <HAL_Delay>

    return 1; // Sukces
 80039ae:	2301      	movs	r3, #1
}
 80039b0:	4618      	mov	r0, r3
 80039b2:	3710      	adds	r7, #16
 80039b4:	46bd      	mov	sp, r7
 80039b6:	bd80      	pop	{r7, pc}

080039b8 <TCS34725_ReadRawData>:

/**
 * @brief Odczytuje wszystkie 4 kanały (C, R, G, B)
 * Wykorzystuje Auto-Increment do szybkiego odczytu.
 */
void TCS34725_ReadRawData(I2C_HandleTypeDef *hi2c, TCS34725_Data_t *data) {
 80039b8:	b580      	push	{r7, lr}
 80039ba:	b088      	sub	sp, #32
 80039bc:	af02      	add	r7, sp, #8
 80039be:	6078      	str	r0, [r7, #4]
 80039c0:	6039      	str	r1, [r7, #0]
    // Ustawiamy bit COMMAND (0x80) oraz bit AUTO-INCREMENT (0x20)
    // Adres początkowy to 0x14 (CDATAL) [cite: 839]
    uint8_t cmd = TCS34725_COMMAND_BIT | 0x20 | TCS34725_CDATAL;
 80039c2:	23b4      	movs	r3, #180	@ 0xb4
 80039c4:	75fb      	strb	r3, [r7, #23]
    uint8_t buffer[8];

    // Zapisz adres rejestru, od którego chcemy zacząć czytać
    HAL_I2C_Master_Transmit(hi2c, TCS34725_ADDRESS, &cmd, 1, 10);
 80039c6:	f107 0217 	add.w	r2, r7, #23
 80039ca:	230a      	movs	r3, #10
 80039cc:	9300      	str	r3, [sp, #0]
 80039ce:	2301      	movs	r3, #1
 80039d0:	2152      	movs	r1, #82	@ 0x52
 80039d2:	6878      	ldr	r0, [r7, #4]
 80039d4:	f001 f99a 	bl	8004d0c <HAL_I2C_Master_Transmit>

    // Odczytaj 8 bajtów (CDATAL, CDATAH, RDATAL, RDATAH, GDATAL, GDATAH, BDATAL, BDATAH)
    HAL_I2C_Master_Receive(hi2c, TCS34725_ADDRESS, buffer, 8, 10);
 80039d8:	f107 020c 	add.w	r2, r7, #12
 80039dc:	230a      	movs	r3, #10
 80039de:	9300      	str	r3, [sp, #0]
 80039e0:	2308      	movs	r3, #8
 80039e2:	2152      	movs	r1, #82	@ 0x52
 80039e4:	6878      	ldr	r0, [r7, #4]
 80039e6:	f001 fa8f 	bl	8004f08 <HAL_I2C_Master_Receive>

    // Złożenie bajtów (Little Endian - najpierw młodszy bajt) [cite: 839]
    data->c = (uint16_t)(buffer[1] << 8) | buffer[0];
 80039ea:	7b7b      	ldrb	r3, [r7, #13]
 80039ec:	021b      	lsls	r3, r3, #8
 80039ee:	b29b      	uxth	r3, r3
 80039f0:	7b3a      	ldrb	r2, [r7, #12]
 80039f2:	4313      	orrs	r3, r2
 80039f4:	b29a      	uxth	r2, r3
 80039f6:	683b      	ldr	r3, [r7, #0]
 80039f8:	801a      	strh	r2, [r3, #0]
    data->r = (uint16_t)(buffer[3] << 8) | buffer[2];
 80039fa:	7bfb      	ldrb	r3, [r7, #15]
 80039fc:	021b      	lsls	r3, r3, #8
 80039fe:	b29b      	uxth	r3, r3
 8003a00:	7bba      	ldrb	r2, [r7, #14]
 8003a02:	4313      	orrs	r3, r2
 8003a04:	b29a      	uxth	r2, r3
 8003a06:	683b      	ldr	r3, [r7, #0]
 8003a08:	805a      	strh	r2, [r3, #2]
    data->g = (uint16_t)(buffer[5] << 8) | buffer[4];
 8003a0a:	7c7b      	ldrb	r3, [r7, #17]
 8003a0c:	021b      	lsls	r3, r3, #8
 8003a0e:	b29b      	uxth	r3, r3
 8003a10:	7c3a      	ldrb	r2, [r7, #16]
 8003a12:	4313      	orrs	r3, r2
 8003a14:	b29a      	uxth	r2, r3
 8003a16:	683b      	ldr	r3, [r7, #0]
 8003a18:	809a      	strh	r2, [r3, #4]
    data->b = (uint16_t)(buffer[7] << 8) | buffer[6];
 8003a1a:	7cfb      	ldrb	r3, [r7, #19]
 8003a1c:	021b      	lsls	r3, r3, #8
 8003a1e:	b29b      	uxth	r3, r3
 8003a20:	7cba      	ldrb	r2, [r7, #18]
 8003a22:	4313      	orrs	r3, r2
 8003a24:	b29a      	uxth	r2, r3
 8003a26:	683b      	ldr	r3, [r7, #0]
 8003a28:	80da      	strh	r2, [r3, #6]
}
 8003a2a:	bf00      	nop
 8003a2c:	3718      	adds	r7, #24
 8003a2e:	46bd      	mov	sp, r7
 8003a30:	bd80      	pop	{r7, pc}
	...

08003a34 <MX_TIM3_Init>:

TIM_HandleTypeDef htim3;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8003a34:	b580      	push	{r7, lr}
 8003a36:	b086      	sub	sp, #24
 8003a38:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003a3a:	f107 0308 	add.w	r3, r7, #8
 8003a3e:	2200      	movs	r2, #0
 8003a40:	601a      	str	r2, [r3, #0]
 8003a42:	605a      	str	r2, [r3, #4]
 8003a44:	609a      	str	r2, [r3, #8]
 8003a46:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003a48:	463b      	mov	r3, r7
 8003a4a:	2200      	movs	r2, #0
 8003a4c:	601a      	str	r2, [r3, #0]
 8003a4e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8003a50:	4b1d      	ldr	r3, [pc, #116]	@ (8003ac8 <MX_TIM3_Init+0x94>)
 8003a52:	4a1e      	ldr	r2, [pc, #120]	@ (8003acc <MX_TIM3_Init+0x98>)
 8003a54:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 8399;
 8003a56:	4b1c      	ldr	r3, [pc, #112]	@ (8003ac8 <MX_TIM3_Init+0x94>)
 8003a58:	f242 02cf 	movw	r2, #8399	@ 0x20cf
 8003a5c:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003a5e:	4b1a      	ldr	r3, [pc, #104]	@ (8003ac8 <MX_TIM3_Init+0x94>)
 8003a60:	2200      	movs	r2, #0
 8003a62:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 9;
 8003a64:	4b18      	ldr	r3, [pc, #96]	@ (8003ac8 <MX_TIM3_Init+0x94>)
 8003a66:	2209      	movs	r2, #9
 8003a68:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003a6a:	4b17      	ldr	r3, [pc, #92]	@ (8003ac8 <MX_TIM3_Init+0x94>)
 8003a6c:	2200      	movs	r2, #0
 8003a6e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003a70:	4b15      	ldr	r3, [pc, #84]	@ (8003ac8 <MX_TIM3_Init+0x94>)
 8003a72:	2200      	movs	r2, #0
 8003a74:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8003a76:	4814      	ldr	r0, [pc, #80]	@ (8003ac8 <MX_TIM3_Init+0x94>)
 8003a78:	f004 fade 	bl	8008038 <HAL_TIM_Base_Init>
 8003a7c:	4603      	mov	r3, r0
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d001      	beq.n	8003a86 <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 8003a82:	f7fd fa6b 	bl	8000f5c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003a86:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003a8a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8003a8c:	f107 0308 	add.w	r3, r7, #8
 8003a90:	4619      	mov	r1, r3
 8003a92:	480d      	ldr	r0, [pc, #52]	@ (8003ac8 <MX_TIM3_Init+0x94>)
 8003a94:	f004 fc80 	bl	8008398 <HAL_TIM_ConfigClockSource>
 8003a98:	4603      	mov	r3, r0
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d001      	beq.n	8003aa2 <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 8003a9e:	f7fd fa5d 	bl	8000f5c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003aa2:	2300      	movs	r3, #0
 8003aa4:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003aa6:	2300      	movs	r3, #0
 8003aa8:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8003aaa:	463b      	mov	r3, r7
 8003aac:	4619      	mov	r1, r3
 8003aae:	4806      	ldr	r0, [pc, #24]	@ (8003ac8 <MX_TIM3_Init+0x94>)
 8003ab0:	f004 fea2 	bl	80087f8 <HAL_TIMEx_MasterConfigSynchronization>
 8003ab4:	4603      	mov	r3, r0
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d001      	beq.n	8003abe <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 8003aba:	f7fd fa4f 	bl	8000f5c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8003abe:	bf00      	nop
 8003ac0:	3718      	adds	r7, #24
 8003ac2:	46bd      	mov	sp, r7
 8003ac4:	bd80      	pop	{r7, pc}
 8003ac6:	bf00      	nop
 8003ac8:	20002574 	.word	0x20002574
 8003acc:	40000400 	.word	0x40000400

08003ad0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8003ad0:	b580      	push	{r7, lr}
 8003ad2:	b084      	sub	sp, #16
 8003ad4:	af00      	add	r7, sp, #0
 8003ad6:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM3)
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	4a0e      	ldr	r2, [pc, #56]	@ (8003b18 <HAL_TIM_Base_MspInit+0x48>)
 8003ade:	4293      	cmp	r3, r2
 8003ae0:	d115      	bne.n	8003b0e <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003ae2:	2300      	movs	r3, #0
 8003ae4:	60fb      	str	r3, [r7, #12]
 8003ae6:	4b0d      	ldr	r3, [pc, #52]	@ (8003b1c <HAL_TIM_Base_MspInit+0x4c>)
 8003ae8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003aea:	4a0c      	ldr	r2, [pc, #48]	@ (8003b1c <HAL_TIM_Base_MspInit+0x4c>)
 8003aec:	f043 0302 	orr.w	r3, r3, #2
 8003af0:	6413      	str	r3, [r2, #64]	@ 0x40
 8003af2:	4b0a      	ldr	r3, [pc, #40]	@ (8003b1c <HAL_TIM_Base_MspInit+0x4c>)
 8003af4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003af6:	f003 0302 	and.w	r3, r3, #2
 8003afa:	60fb      	str	r3, [r7, #12]
 8003afc:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8003afe:	2200      	movs	r2, #0
 8003b00:	2100      	movs	r1, #0
 8003b02:	201d      	movs	r0, #29
 8003b04:	f000 fa21 	bl	8003f4a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8003b08:	201d      	movs	r0, #29
 8003b0a:	f000 fa3a 	bl	8003f82 <HAL_NVIC_EnableIRQ>
  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8003b0e:	bf00      	nop
 8003b10:	3710      	adds	r7, #16
 8003b12:	46bd      	mov	sp, r7
 8003b14:	bd80      	pop	{r7, pc}
 8003b16:	bf00      	nop
 8003b18:	40000400 	.word	0x40000400
 8003b1c:	40023800 	.word	0x40023800

08003b20 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8003b20:	b580      	push	{r7, lr}
 8003b22:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8003b24:	4b11      	ldr	r3, [pc, #68]	@ (8003b6c <MX_USART2_UART_Init+0x4c>)
 8003b26:	4a12      	ldr	r2, [pc, #72]	@ (8003b70 <MX_USART2_UART_Init+0x50>)
 8003b28:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8003b2a:	4b10      	ldr	r3, [pc, #64]	@ (8003b6c <MX_USART2_UART_Init+0x4c>)
 8003b2c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8003b30:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8003b32:	4b0e      	ldr	r3, [pc, #56]	@ (8003b6c <MX_USART2_UART_Init+0x4c>)
 8003b34:	2200      	movs	r2, #0
 8003b36:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8003b38:	4b0c      	ldr	r3, [pc, #48]	@ (8003b6c <MX_USART2_UART_Init+0x4c>)
 8003b3a:	2200      	movs	r2, #0
 8003b3c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8003b3e:	4b0b      	ldr	r3, [pc, #44]	@ (8003b6c <MX_USART2_UART_Init+0x4c>)
 8003b40:	2200      	movs	r2, #0
 8003b42:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8003b44:	4b09      	ldr	r3, [pc, #36]	@ (8003b6c <MX_USART2_UART_Init+0x4c>)
 8003b46:	220c      	movs	r2, #12
 8003b48:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003b4a:	4b08      	ldr	r3, [pc, #32]	@ (8003b6c <MX_USART2_UART_Init+0x4c>)
 8003b4c:	2200      	movs	r2, #0
 8003b4e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8003b50:	4b06      	ldr	r3, [pc, #24]	@ (8003b6c <MX_USART2_UART_Init+0x4c>)
 8003b52:	2200      	movs	r2, #0
 8003b54:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8003b56:	4805      	ldr	r0, [pc, #20]	@ (8003b6c <MX_USART2_UART_Init+0x4c>)
 8003b58:	f004 fede 	bl	8008918 <HAL_UART_Init>
 8003b5c:	4603      	mov	r3, r0
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d001      	beq.n	8003b66 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8003b62:	f7fd f9fb 	bl	8000f5c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8003b66:	bf00      	nop
 8003b68:	bd80      	pop	{r7, pc}
 8003b6a:	bf00      	nop
 8003b6c:	200025bc 	.word	0x200025bc
 8003b70:	40004400 	.word	0x40004400

08003b74 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8003b74:	b580      	push	{r7, lr}
 8003b76:	b08a      	sub	sp, #40	@ 0x28
 8003b78:	af00      	add	r7, sp, #0
 8003b7a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003b7c:	f107 0314 	add.w	r3, r7, #20
 8003b80:	2200      	movs	r2, #0
 8003b82:	601a      	str	r2, [r3, #0]
 8003b84:	605a      	str	r2, [r3, #4]
 8003b86:	609a      	str	r2, [r3, #8]
 8003b88:	60da      	str	r2, [r3, #12]
 8003b8a:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	4a1d      	ldr	r2, [pc, #116]	@ (8003c08 <HAL_UART_MspInit+0x94>)
 8003b92:	4293      	cmp	r3, r2
 8003b94:	d133      	bne.n	8003bfe <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8003b96:	2300      	movs	r3, #0
 8003b98:	613b      	str	r3, [r7, #16]
 8003b9a:	4b1c      	ldr	r3, [pc, #112]	@ (8003c0c <HAL_UART_MspInit+0x98>)
 8003b9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b9e:	4a1b      	ldr	r2, [pc, #108]	@ (8003c0c <HAL_UART_MspInit+0x98>)
 8003ba0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003ba4:	6413      	str	r3, [r2, #64]	@ 0x40
 8003ba6:	4b19      	ldr	r3, [pc, #100]	@ (8003c0c <HAL_UART_MspInit+0x98>)
 8003ba8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003baa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003bae:	613b      	str	r3, [r7, #16]
 8003bb0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003bb2:	2300      	movs	r3, #0
 8003bb4:	60fb      	str	r3, [r7, #12]
 8003bb6:	4b15      	ldr	r3, [pc, #84]	@ (8003c0c <HAL_UART_MspInit+0x98>)
 8003bb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003bba:	4a14      	ldr	r2, [pc, #80]	@ (8003c0c <HAL_UART_MspInit+0x98>)
 8003bbc:	f043 0301 	orr.w	r3, r3, #1
 8003bc0:	6313      	str	r3, [r2, #48]	@ 0x30
 8003bc2:	4b12      	ldr	r3, [pc, #72]	@ (8003c0c <HAL_UART_MspInit+0x98>)
 8003bc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003bc6:	f003 0301 	and.w	r3, r3, #1
 8003bca:	60fb      	str	r3, [r7, #12]
 8003bcc:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8003bce:	230c      	movs	r3, #12
 8003bd0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003bd2:	2302      	movs	r3, #2
 8003bd4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003bd6:	2300      	movs	r3, #0
 8003bd8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003bda:	2303      	movs	r3, #3
 8003bdc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003bde:	2307      	movs	r3, #7
 8003be0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003be2:	f107 0314 	add.w	r3, r7, #20
 8003be6:	4619      	mov	r1, r3
 8003be8:	4809      	ldr	r0, [pc, #36]	@ (8003c10 <HAL_UART_MspInit+0x9c>)
 8003bea:	f000 fd6f 	bl	80046cc <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8003bee:	2200      	movs	r2, #0
 8003bf0:	2100      	movs	r1, #0
 8003bf2:	2026      	movs	r0, #38	@ 0x26
 8003bf4:	f000 f9a9 	bl	8003f4a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8003bf8:	2026      	movs	r0, #38	@ 0x26
 8003bfa:	f000 f9c2 	bl	8003f82 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8003bfe:	bf00      	nop
 8003c00:	3728      	adds	r7, #40	@ 0x28
 8003c02:	46bd      	mov	sp, r7
 8003c04:	bd80      	pop	{r7, pc}
 8003c06:	bf00      	nop
 8003c08:	40004400 	.word	0x40004400
 8003c0c:	40023800 	.word	0x40023800
 8003c10:	40020000 	.word	0x40020000

08003c14 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8003c14:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8003c4c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8003c18:	f7ff fe4e 	bl	80038b8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003c1c:	480c      	ldr	r0, [pc, #48]	@ (8003c50 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8003c1e:	490d      	ldr	r1, [pc, #52]	@ (8003c54 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8003c20:	4a0d      	ldr	r2, [pc, #52]	@ (8003c58 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8003c22:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003c24:	e002      	b.n	8003c2c <LoopCopyDataInit>

08003c26 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003c26:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003c28:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003c2a:	3304      	adds	r3, #4

08003c2c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003c2c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003c2e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003c30:	d3f9      	bcc.n	8003c26 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003c32:	4a0a      	ldr	r2, [pc, #40]	@ (8003c5c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8003c34:	4c0a      	ldr	r4, [pc, #40]	@ (8003c60 <LoopFillZerobss+0x22>)
  movs r3, #0
 8003c36:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003c38:	e001      	b.n	8003c3e <LoopFillZerobss>

08003c3a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003c3a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003c3c:	3204      	adds	r2, #4

08003c3e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003c3e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003c40:	d3fb      	bcc.n	8003c3a <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8003c42:	f005 feb7 	bl	80099b4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003c46:	f7fd f8bf 	bl	8000dc8 <main>
  bx  lr    
 8003c4a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8003c4c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8003c50:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003c54:	20000064 	.word	0x20000064
  ldr r2, =_sidata
 8003c58:	0800a64c 	.word	0x0800a64c
  ldr r2, =_sbss
 8003c5c:	20000064 	.word	0x20000064
  ldr r4, =_ebss
 8003c60:	20002750 	.word	0x20002750

08003c64 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003c64:	e7fe      	b.n	8003c64 <ADC_IRQHandler>
	...

08003c68 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003c68:	b580      	push	{r7, lr}
 8003c6a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003c6c:	4b0e      	ldr	r3, [pc, #56]	@ (8003ca8 <HAL_Init+0x40>)
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	4a0d      	ldr	r2, [pc, #52]	@ (8003ca8 <HAL_Init+0x40>)
 8003c72:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003c76:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003c78:	4b0b      	ldr	r3, [pc, #44]	@ (8003ca8 <HAL_Init+0x40>)
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	4a0a      	ldr	r2, [pc, #40]	@ (8003ca8 <HAL_Init+0x40>)
 8003c7e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003c82:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003c84:	4b08      	ldr	r3, [pc, #32]	@ (8003ca8 <HAL_Init+0x40>)
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	4a07      	ldr	r2, [pc, #28]	@ (8003ca8 <HAL_Init+0x40>)
 8003c8a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003c8e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003c90:	2003      	movs	r0, #3
 8003c92:	f000 f94f 	bl	8003f34 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003c96:	2000      	movs	r0, #0
 8003c98:	f000 f808 	bl	8003cac <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003c9c:	f7ff fd42 	bl	8003724 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003ca0:	2300      	movs	r3, #0
}
 8003ca2:	4618      	mov	r0, r3
 8003ca4:	bd80      	pop	{r7, pc}
 8003ca6:	bf00      	nop
 8003ca8:	40023c00 	.word	0x40023c00

08003cac <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003cac:	b580      	push	{r7, lr}
 8003cae:	b082      	sub	sp, #8
 8003cb0:	af00      	add	r7, sp, #0
 8003cb2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003cb4:	4b12      	ldr	r3, [pc, #72]	@ (8003d00 <HAL_InitTick+0x54>)
 8003cb6:	681a      	ldr	r2, [r3, #0]
 8003cb8:	4b12      	ldr	r3, [pc, #72]	@ (8003d04 <HAL_InitTick+0x58>)
 8003cba:	781b      	ldrb	r3, [r3, #0]
 8003cbc:	4619      	mov	r1, r3
 8003cbe:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003cc2:	fbb3 f3f1 	udiv	r3, r3, r1
 8003cc6:	fbb2 f3f3 	udiv	r3, r2, r3
 8003cca:	4618      	mov	r0, r3
 8003ccc:	f000 f967 	bl	8003f9e <HAL_SYSTICK_Config>
 8003cd0:	4603      	mov	r3, r0
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	d001      	beq.n	8003cda <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003cd6:	2301      	movs	r3, #1
 8003cd8:	e00e      	b.n	8003cf8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	2b0f      	cmp	r3, #15
 8003cde:	d80a      	bhi.n	8003cf6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003ce0:	2200      	movs	r2, #0
 8003ce2:	6879      	ldr	r1, [r7, #4]
 8003ce4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003ce8:	f000 f92f 	bl	8003f4a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003cec:	4a06      	ldr	r2, [pc, #24]	@ (8003d08 <HAL_InitTick+0x5c>)
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003cf2:	2300      	movs	r3, #0
 8003cf4:	e000      	b.n	8003cf8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003cf6:	2301      	movs	r3, #1
}
 8003cf8:	4618      	mov	r0, r3
 8003cfa:	3708      	adds	r7, #8
 8003cfc:	46bd      	mov	sp, r7
 8003cfe:	bd80      	pop	{r7, pc}
 8003d00:	20000008 	.word	0x20000008
 8003d04:	20000010 	.word	0x20000010
 8003d08:	2000000c 	.word	0x2000000c

08003d0c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003d0c:	b480      	push	{r7}
 8003d0e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003d10:	4b06      	ldr	r3, [pc, #24]	@ (8003d2c <HAL_IncTick+0x20>)
 8003d12:	781b      	ldrb	r3, [r3, #0]
 8003d14:	461a      	mov	r2, r3
 8003d16:	4b06      	ldr	r3, [pc, #24]	@ (8003d30 <HAL_IncTick+0x24>)
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	4413      	add	r3, r2
 8003d1c:	4a04      	ldr	r2, [pc, #16]	@ (8003d30 <HAL_IncTick+0x24>)
 8003d1e:	6013      	str	r3, [r2, #0]
}
 8003d20:	bf00      	nop
 8003d22:	46bd      	mov	sp, r7
 8003d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d28:	4770      	bx	lr
 8003d2a:	bf00      	nop
 8003d2c:	20000010 	.word	0x20000010
 8003d30:	20002604 	.word	0x20002604

08003d34 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003d34:	b480      	push	{r7}
 8003d36:	af00      	add	r7, sp, #0
  return uwTick;
 8003d38:	4b03      	ldr	r3, [pc, #12]	@ (8003d48 <HAL_GetTick+0x14>)
 8003d3a:	681b      	ldr	r3, [r3, #0]
}
 8003d3c:	4618      	mov	r0, r3
 8003d3e:	46bd      	mov	sp, r7
 8003d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d44:	4770      	bx	lr
 8003d46:	bf00      	nop
 8003d48:	20002604 	.word	0x20002604

08003d4c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003d4c:	b580      	push	{r7, lr}
 8003d4e:	b084      	sub	sp, #16
 8003d50:	af00      	add	r7, sp, #0
 8003d52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003d54:	f7ff ffee 	bl	8003d34 <HAL_GetTick>
 8003d58:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003d64:	d005      	beq.n	8003d72 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003d66:	4b0a      	ldr	r3, [pc, #40]	@ (8003d90 <HAL_Delay+0x44>)
 8003d68:	781b      	ldrb	r3, [r3, #0]
 8003d6a:	461a      	mov	r2, r3
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	4413      	add	r3, r2
 8003d70:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003d72:	bf00      	nop
 8003d74:	f7ff ffde 	bl	8003d34 <HAL_GetTick>
 8003d78:	4602      	mov	r2, r0
 8003d7a:	68bb      	ldr	r3, [r7, #8]
 8003d7c:	1ad3      	subs	r3, r2, r3
 8003d7e:	68fa      	ldr	r2, [r7, #12]
 8003d80:	429a      	cmp	r2, r3
 8003d82:	d8f7      	bhi.n	8003d74 <HAL_Delay+0x28>
  {
  }
}
 8003d84:	bf00      	nop
 8003d86:	bf00      	nop
 8003d88:	3710      	adds	r7, #16
 8003d8a:	46bd      	mov	sp, r7
 8003d8c:	bd80      	pop	{r7, pc}
 8003d8e:	bf00      	nop
 8003d90:	20000010 	.word	0x20000010

08003d94 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003d94:	b480      	push	{r7}
 8003d96:	b085      	sub	sp, #20
 8003d98:	af00      	add	r7, sp, #0
 8003d9a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	f003 0307 	and.w	r3, r3, #7
 8003da2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003da4:	4b0c      	ldr	r3, [pc, #48]	@ (8003dd8 <__NVIC_SetPriorityGrouping+0x44>)
 8003da6:	68db      	ldr	r3, [r3, #12]
 8003da8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003daa:	68ba      	ldr	r2, [r7, #8]
 8003dac:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003db0:	4013      	ands	r3, r2
 8003db2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003db8:	68bb      	ldr	r3, [r7, #8]
 8003dba:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003dbc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003dc0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003dc4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003dc6:	4a04      	ldr	r2, [pc, #16]	@ (8003dd8 <__NVIC_SetPriorityGrouping+0x44>)
 8003dc8:	68bb      	ldr	r3, [r7, #8]
 8003dca:	60d3      	str	r3, [r2, #12]
}
 8003dcc:	bf00      	nop
 8003dce:	3714      	adds	r7, #20
 8003dd0:	46bd      	mov	sp, r7
 8003dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dd6:	4770      	bx	lr
 8003dd8:	e000ed00 	.word	0xe000ed00

08003ddc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003ddc:	b480      	push	{r7}
 8003dde:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003de0:	4b04      	ldr	r3, [pc, #16]	@ (8003df4 <__NVIC_GetPriorityGrouping+0x18>)
 8003de2:	68db      	ldr	r3, [r3, #12]
 8003de4:	0a1b      	lsrs	r3, r3, #8
 8003de6:	f003 0307 	and.w	r3, r3, #7
}
 8003dea:	4618      	mov	r0, r3
 8003dec:	46bd      	mov	sp, r7
 8003dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003df2:	4770      	bx	lr
 8003df4:	e000ed00 	.word	0xe000ed00

08003df8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003df8:	b480      	push	{r7}
 8003dfa:	b083      	sub	sp, #12
 8003dfc:	af00      	add	r7, sp, #0
 8003dfe:	4603      	mov	r3, r0
 8003e00:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003e02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	db0b      	blt.n	8003e22 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003e0a:	79fb      	ldrb	r3, [r7, #7]
 8003e0c:	f003 021f 	and.w	r2, r3, #31
 8003e10:	4907      	ldr	r1, [pc, #28]	@ (8003e30 <__NVIC_EnableIRQ+0x38>)
 8003e12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e16:	095b      	lsrs	r3, r3, #5
 8003e18:	2001      	movs	r0, #1
 8003e1a:	fa00 f202 	lsl.w	r2, r0, r2
 8003e1e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003e22:	bf00      	nop
 8003e24:	370c      	adds	r7, #12
 8003e26:	46bd      	mov	sp, r7
 8003e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e2c:	4770      	bx	lr
 8003e2e:	bf00      	nop
 8003e30:	e000e100 	.word	0xe000e100

08003e34 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003e34:	b480      	push	{r7}
 8003e36:	b083      	sub	sp, #12
 8003e38:	af00      	add	r7, sp, #0
 8003e3a:	4603      	mov	r3, r0
 8003e3c:	6039      	str	r1, [r7, #0]
 8003e3e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003e40:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	db0a      	blt.n	8003e5e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003e48:	683b      	ldr	r3, [r7, #0]
 8003e4a:	b2da      	uxtb	r2, r3
 8003e4c:	490c      	ldr	r1, [pc, #48]	@ (8003e80 <__NVIC_SetPriority+0x4c>)
 8003e4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e52:	0112      	lsls	r2, r2, #4
 8003e54:	b2d2      	uxtb	r2, r2
 8003e56:	440b      	add	r3, r1
 8003e58:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003e5c:	e00a      	b.n	8003e74 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003e5e:	683b      	ldr	r3, [r7, #0]
 8003e60:	b2da      	uxtb	r2, r3
 8003e62:	4908      	ldr	r1, [pc, #32]	@ (8003e84 <__NVIC_SetPriority+0x50>)
 8003e64:	79fb      	ldrb	r3, [r7, #7]
 8003e66:	f003 030f 	and.w	r3, r3, #15
 8003e6a:	3b04      	subs	r3, #4
 8003e6c:	0112      	lsls	r2, r2, #4
 8003e6e:	b2d2      	uxtb	r2, r2
 8003e70:	440b      	add	r3, r1
 8003e72:	761a      	strb	r2, [r3, #24]
}
 8003e74:	bf00      	nop
 8003e76:	370c      	adds	r7, #12
 8003e78:	46bd      	mov	sp, r7
 8003e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e7e:	4770      	bx	lr
 8003e80:	e000e100 	.word	0xe000e100
 8003e84:	e000ed00 	.word	0xe000ed00

08003e88 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003e88:	b480      	push	{r7}
 8003e8a:	b089      	sub	sp, #36	@ 0x24
 8003e8c:	af00      	add	r7, sp, #0
 8003e8e:	60f8      	str	r0, [r7, #12]
 8003e90:	60b9      	str	r1, [r7, #8]
 8003e92:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	f003 0307 	and.w	r3, r3, #7
 8003e9a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003e9c:	69fb      	ldr	r3, [r7, #28]
 8003e9e:	f1c3 0307 	rsb	r3, r3, #7
 8003ea2:	2b04      	cmp	r3, #4
 8003ea4:	bf28      	it	cs
 8003ea6:	2304      	movcs	r3, #4
 8003ea8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003eaa:	69fb      	ldr	r3, [r7, #28]
 8003eac:	3304      	adds	r3, #4
 8003eae:	2b06      	cmp	r3, #6
 8003eb0:	d902      	bls.n	8003eb8 <NVIC_EncodePriority+0x30>
 8003eb2:	69fb      	ldr	r3, [r7, #28]
 8003eb4:	3b03      	subs	r3, #3
 8003eb6:	e000      	b.n	8003eba <NVIC_EncodePriority+0x32>
 8003eb8:	2300      	movs	r3, #0
 8003eba:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003ebc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003ec0:	69bb      	ldr	r3, [r7, #24]
 8003ec2:	fa02 f303 	lsl.w	r3, r2, r3
 8003ec6:	43da      	mvns	r2, r3
 8003ec8:	68bb      	ldr	r3, [r7, #8]
 8003eca:	401a      	ands	r2, r3
 8003ecc:	697b      	ldr	r3, [r7, #20]
 8003ece:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003ed0:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8003ed4:	697b      	ldr	r3, [r7, #20]
 8003ed6:	fa01 f303 	lsl.w	r3, r1, r3
 8003eda:	43d9      	mvns	r1, r3
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003ee0:	4313      	orrs	r3, r2
         );
}
 8003ee2:	4618      	mov	r0, r3
 8003ee4:	3724      	adds	r7, #36	@ 0x24
 8003ee6:	46bd      	mov	sp, r7
 8003ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eec:	4770      	bx	lr
	...

08003ef0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003ef0:	b580      	push	{r7, lr}
 8003ef2:	b082      	sub	sp, #8
 8003ef4:	af00      	add	r7, sp, #0
 8003ef6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	3b01      	subs	r3, #1
 8003efc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003f00:	d301      	bcc.n	8003f06 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003f02:	2301      	movs	r3, #1
 8003f04:	e00f      	b.n	8003f26 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003f06:	4a0a      	ldr	r2, [pc, #40]	@ (8003f30 <SysTick_Config+0x40>)
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	3b01      	subs	r3, #1
 8003f0c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003f0e:	210f      	movs	r1, #15
 8003f10:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003f14:	f7ff ff8e 	bl	8003e34 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003f18:	4b05      	ldr	r3, [pc, #20]	@ (8003f30 <SysTick_Config+0x40>)
 8003f1a:	2200      	movs	r2, #0
 8003f1c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003f1e:	4b04      	ldr	r3, [pc, #16]	@ (8003f30 <SysTick_Config+0x40>)
 8003f20:	2207      	movs	r2, #7
 8003f22:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003f24:	2300      	movs	r3, #0
}
 8003f26:	4618      	mov	r0, r3
 8003f28:	3708      	adds	r7, #8
 8003f2a:	46bd      	mov	sp, r7
 8003f2c:	bd80      	pop	{r7, pc}
 8003f2e:	bf00      	nop
 8003f30:	e000e010 	.word	0xe000e010

08003f34 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003f34:	b580      	push	{r7, lr}
 8003f36:	b082      	sub	sp, #8
 8003f38:	af00      	add	r7, sp, #0
 8003f3a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003f3c:	6878      	ldr	r0, [r7, #4]
 8003f3e:	f7ff ff29 	bl	8003d94 <__NVIC_SetPriorityGrouping>
}
 8003f42:	bf00      	nop
 8003f44:	3708      	adds	r7, #8
 8003f46:	46bd      	mov	sp, r7
 8003f48:	bd80      	pop	{r7, pc}

08003f4a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003f4a:	b580      	push	{r7, lr}
 8003f4c:	b086      	sub	sp, #24
 8003f4e:	af00      	add	r7, sp, #0
 8003f50:	4603      	mov	r3, r0
 8003f52:	60b9      	str	r1, [r7, #8]
 8003f54:	607a      	str	r2, [r7, #4]
 8003f56:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003f58:	2300      	movs	r3, #0
 8003f5a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003f5c:	f7ff ff3e 	bl	8003ddc <__NVIC_GetPriorityGrouping>
 8003f60:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003f62:	687a      	ldr	r2, [r7, #4]
 8003f64:	68b9      	ldr	r1, [r7, #8]
 8003f66:	6978      	ldr	r0, [r7, #20]
 8003f68:	f7ff ff8e 	bl	8003e88 <NVIC_EncodePriority>
 8003f6c:	4602      	mov	r2, r0
 8003f6e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003f72:	4611      	mov	r1, r2
 8003f74:	4618      	mov	r0, r3
 8003f76:	f7ff ff5d 	bl	8003e34 <__NVIC_SetPriority>
}
 8003f7a:	bf00      	nop
 8003f7c:	3718      	adds	r7, #24
 8003f7e:	46bd      	mov	sp, r7
 8003f80:	bd80      	pop	{r7, pc}

08003f82 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003f82:	b580      	push	{r7, lr}
 8003f84:	b082      	sub	sp, #8
 8003f86:	af00      	add	r7, sp, #0
 8003f88:	4603      	mov	r3, r0
 8003f8a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003f8c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f90:	4618      	mov	r0, r3
 8003f92:	f7ff ff31 	bl	8003df8 <__NVIC_EnableIRQ>
}
 8003f96:	bf00      	nop
 8003f98:	3708      	adds	r7, #8
 8003f9a:	46bd      	mov	sp, r7
 8003f9c:	bd80      	pop	{r7, pc}

08003f9e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003f9e:	b580      	push	{r7, lr}
 8003fa0:	b082      	sub	sp, #8
 8003fa2:	af00      	add	r7, sp, #0
 8003fa4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003fa6:	6878      	ldr	r0, [r7, #4]
 8003fa8:	f7ff ffa2 	bl	8003ef0 <SysTick_Config>
 8003fac:	4603      	mov	r3, r0
}
 8003fae:	4618      	mov	r0, r3
 8003fb0:	3708      	adds	r7, #8
 8003fb2:	46bd      	mov	sp, r7
 8003fb4:	bd80      	pop	{r7, pc}
	...

08003fb8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003fb8:	b580      	push	{r7, lr}
 8003fba:	b086      	sub	sp, #24
 8003fbc:	af00      	add	r7, sp, #0
 8003fbe:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003fc0:	2300      	movs	r3, #0
 8003fc2:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003fc4:	f7ff feb6 	bl	8003d34 <HAL_GetTick>
 8003fc8:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	2b00      	cmp	r3, #0
 8003fce:	d101      	bne.n	8003fd4 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003fd0:	2301      	movs	r3, #1
 8003fd2:	e099      	b.n	8004108 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	2202      	movs	r2, #2
 8003fd8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	2200      	movs	r2, #0
 8003fe0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	681a      	ldr	r2, [r3, #0]
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	f022 0201 	bic.w	r2, r2, #1
 8003ff2:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003ff4:	e00f      	b.n	8004016 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003ff6:	f7ff fe9d 	bl	8003d34 <HAL_GetTick>
 8003ffa:	4602      	mov	r2, r0
 8003ffc:	693b      	ldr	r3, [r7, #16]
 8003ffe:	1ad3      	subs	r3, r2, r3
 8004000:	2b05      	cmp	r3, #5
 8004002:	d908      	bls.n	8004016 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	2220      	movs	r2, #32
 8004008:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	2203      	movs	r2, #3
 800400e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8004012:	2303      	movs	r3, #3
 8004014:	e078      	b.n	8004108 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	f003 0301 	and.w	r3, r3, #1
 8004020:	2b00      	cmp	r3, #0
 8004022:	d1e8      	bne.n	8003ff6 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800402c:	697a      	ldr	r2, [r7, #20]
 800402e:	4b38      	ldr	r3, [pc, #224]	@ (8004110 <HAL_DMA_Init+0x158>)
 8004030:	4013      	ands	r3, r2
 8004032:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	685a      	ldr	r2, [r3, #4]
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	689b      	ldr	r3, [r3, #8]
 800403c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004042:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	691b      	ldr	r3, [r3, #16]
 8004048:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800404e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	699b      	ldr	r3, [r3, #24]
 8004054:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800405a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	6a1b      	ldr	r3, [r3, #32]
 8004060:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004062:	697a      	ldr	r2, [r7, #20]
 8004064:	4313      	orrs	r3, r2
 8004066:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800406c:	2b04      	cmp	r3, #4
 800406e:	d107      	bne.n	8004080 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004078:	4313      	orrs	r3, r2
 800407a:	697a      	ldr	r2, [r7, #20]
 800407c:	4313      	orrs	r3, r2
 800407e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	697a      	ldr	r2, [r7, #20]
 8004086:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	695b      	ldr	r3, [r3, #20]
 800408e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004090:	697b      	ldr	r3, [r7, #20]
 8004092:	f023 0307 	bic.w	r3, r3, #7
 8004096:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800409c:	697a      	ldr	r2, [r7, #20]
 800409e:	4313      	orrs	r3, r2
 80040a0:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040a6:	2b04      	cmp	r3, #4
 80040a8:	d117      	bne.n	80040da <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80040ae:	697a      	ldr	r2, [r7, #20]
 80040b0:	4313      	orrs	r3, r2
 80040b2:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80040b8:	2b00      	cmp	r3, #0
 80040ba:	d00e      	beq.n	80040da <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80040bc:	6878      	ldr	r0, [r7, #4]
 80040be:	f000 fa89 	bl	80045d4 <DMA_CheckFifoParam>
 80040c2:	4603      	mov	r3, r0
 80040c4:	2b00      	cmp	r3, #0
 80040c6:	d008      	beq.n	80040da <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	2240      	movs	r2, #64	@ 0x40
 80040cc:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	2201      	movs	r2, #1
 80040d2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 80040d6:	2301      	movs	r3, #1
 80040d8:	e016      	b.n	8004108 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	697a      	ldr	r2, [r7, #20]
 80040e0:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80040e2:	6878      	ldr	r0, [r7, #4]
 80040e4:	f000 fa40 	bl	8004568 <DMA_CalcBaseAndBitshift>
 80040e8:	4603      	mov	r3, r0
 80040ea:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80040f0:	223f      	movs	r2, #63	@ 0x3f
 80040f2:	409a      	lsls	r2, r3
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	2200      	movs	r2, #0
 80040fc:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	2201      	movs	r2, #1
 8004102:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8004106:	2300      	movs	r3, #0
}
 8004108:	4618      	mov	r0, r3
 800410a:	3718      	adds	r7, #24
 800410c:	46bd      	mov	sp, r7
 800410e:	bd80      	pop	{r7, pc}
 8004110:	f010803f 	.word	0xf010803f

08004114 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004114:	b580      	push	{r7, lr}
 8004116:	b084      	sub	sp, #16
 8004118:	af00      	add	r7, sp, #0
 800411a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004120:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8004122:	f7ff fe07 	bl	8003d34 <HAL_GetTick>
 8004126:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800412e:	b2db      	uxtb	r3, r3
 8004130:	2b02      	cmp	r3, #2
 8004132:	d008      	beq.n	8004146 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	2280      	movs	r2, #128	@ 0x80
 8004138:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	2200      	movs	r2, #0
 800413e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8004142:	2301      	movs	r3, #1
 8004144:	e052      	b.n	80041ec <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	681a      	ldr	r2, [r3, #0]
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	f022 0216 	bic.w	r2, r2, #22
 8004154:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	695a      	ldr	r2, [r3, #20]
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004164:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800416a:	2b00      	cmp	r3, #0
 800416c:	d103      	bne.n	8004176 <HAL_DMA_Abort+0x62>
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004172:	2b00      	cmp	r3, #0
 8004174:	d007      	beq.n	8004186 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	681a      	ldr	r2, [r3, #0]
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	f022 0208 	bic.w	r2, r2, #8
 8004184:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	681a      	ldr	r2, [r3, #0]
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	f022 0201 	bic.w	r2, r2, #1
 8004194:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004196:	e013      	b.n	80041c0 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004198:	f7ff fdcc 	bl	8003d34 <HAL_GetTick>
 800419c:	4602      	mov	r2, r0
 800419e:	68bb      	ldr	r3, [r7, #8]
 80041a0:	1ad3      	subs	r3, r2, r3
 80041a2:	2b05      	cmp	r3, #5
 80041a4:	d90c      	bls.n	80041c0 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	2220      	movs	r2, #32
 80041aa:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	2203      	movs	r2, #3
 80041b0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	2200      	movs	r2, #0
 80041b8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 80041bc:	2303      	movs	r3, #3
 80041be:	e015      	b.n	80041ec <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	f003 0301 	and.w	r3, r3, #1
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d1e4      	bne.n	8004198 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80041d2:	223f      	movs	r2, #63	@ 0x3f
 80041d4:	409a      	lsls	r2, r3
 80041d6:	68fb      	ldr	r3, [r7, #12]
 80041d8:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	2201      	movs	r2, #1
 80041de:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	2200      	movs	r2, #0
 80041e6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 80041ea:	2300      	movs	r3, #0
}
 80041ec:	4618      	mov	r0, r3
 80041ee:	3710      	adds	r7, #16
 80041f0:	46bd      	mov	sp, r7
 80041f2:	bd80      	pop	{r7, pc}

080041f4 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80041f4:	b480      	push	{r7}
 80041f6:	b083      	sub	sp, #12
 80041f8:	af00      	add	r7, sp, #0
 80041fa:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004202:	b2db      	uxtb	r3, r3
 8004204:	2b02      	cmp	r3, #2
 8004206:	d004      	beq.n	8004212 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	2280      	movs	r2, #128	@ 0x80
 800420c:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 800420e:	2301      	movs	r3, #1
 8004210:	e00c      	b.n	800422c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	2205      	movs	r2, #5
 8004216:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	681a      	ldr	r2, [r3, #0]
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	f022 0201 	bic.w	r2, r2, #1
 8004228:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800422a:	2300      	movs	r3, #0
}
 800422c:	4618      	mov	r0, r3
 800422e:	370c      	adds	r7, #12
 8004230:	46bd      	mov	sp, r7
 8004232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004236:	4770      	bx	lr

08004238 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004238:	b580      	push	{r7, lr}
 800423a:	b086      	sub	sp, #24
 800423c:	af00      	add	r7, sp, #0
 800423e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8004240:	2300      	movs	r3, #0
 8004242:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8004244:	4b8e      	ldr	r3, [pc, #568]	@ (8004480 <HAL_DMA_IRQHandler+0x248>)
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	4a8e      	ldr	r2, [pc, #568]	@ (8004484 <HAL_DMA_IRQHandler+0x24c>)
 800424a:	fba2 2303 	umull	r2, r3, r2, r3
 800424e:	0a9b      	lsrs	r3, r3, #10
 8004250:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004256:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8004258:	693b      	ldr	r3, [r7, #16]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004262:	2208      	movs	r2, #8
 8004264:	409a      	lsls	r2, r3
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	4013      	ands	r3, r2
 800426a:	2b00      	cmp	r3, #0
 800426c:	d01a      	beq.n	80042a4 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	f003 0304 	and.w	r3, r3, #4
 8004278:	2b00      	cmp	r3, #0
 800427a:	d013      	beq.n	80042a4 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	681a      	ldr	r2, [r3, #0]
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	f022 0204 	bic.w	r2, r2, #4
 800428a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004290:	2208      	movs	r2, #8
 8004292:	409a      	lsls	r2, r3
 8004294:	693b      	ldr	r3, [r7, #16]
 8004296:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800429c:	f043 0201 	orr.w	r2, r3, #1
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80042a8:	2201      	movs	r2, #1
 80042aa:	409a      	lsls	r2, r3
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	4013      	ands	r3, r2
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d012      	beq.n	80042da <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	695b      	ldr	r3, [r3, #20]
 80042ba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d00b      	beq.n	80042da <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80042c6:	2201      	movs	r2, #1
 80042c8:	409a      	lsls	r2, r3
 80042ca:	693b      	ldr	r3, [r7, #16]
 80042cc:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80042d2:	f043 0202 	orr.w	r2, r3, #2
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80042de:	2204      	movs	r2, #4
 80042e0:	409a      	lsls	r2, r3
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	4013      	ands	r3, r2
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	d012      	beq.n	8004310 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	f003 0302 	and.w	r3, r3, #2
 80042f4:	2b00      	cmp	r3, #0
 80042f6:	d00b      	beq.n	8004310 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80042fc:	2204      	movs	r2, #4
 80042fe:	409a      	lsls	r2, r3
 8004300:	693b      	ldr	r3, [r7, #16]
 8004302:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004308:	f043 0204 	orr.w	r2, r3, #4
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004314:	2210      	movs	r2, #16
 8004316:	409a      	lsls	r2, r3
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	4013      	ands	r3, r2
 800431c:	2b00      	cmp	r3, #0
 800431e:	d043      	beq.n	80043a8 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	f003 0308 	and.w	r3, r3, #8
 800432a:	2b00      	cmp	r3, #0
 800432c:	d03c      	beq.n	80043a8 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004332:	2210      	movs	r2, #16
 8004334:	409a      	lsls	r2, r3
 8004336:	693b      	ldr	r3, [r7, #16]
 8004338:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004344:	2b00      	cmp	r3, #0
 8004346:	d018      	beq.n	800437a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004352:	2b00      	cmp	r3, #0
 8004354:	d108      	bne.n	8004368 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800435a:	2b00      	cmp	r3, #0
 800435c:	d024      	beq.n	80043a8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004362:	6878      	ldr	r0, [r7, #4]
 8004364:	4798      	blx	r3
 8004366:	e01f      	b.n	80043a8 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800436c:	2b00      	cmp	r3, #0
 800436e:	d01b      	beq.n	80043a8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004374:	6878      	ldr	r0, [r7, #4]
 8004376:	4798      	blx	r3
 8004378:	e016      	b.n	80043a8 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004384:	2b00      	cmp	r3, #0
 8004386:	d107      	bne.n	8004398 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	681a      	ldr	r2, [r3, #0]
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	f022 0208 	bic.w	r2, r2, #8
 8004396:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800439c:	2b00      	cmp	r3, #0
 800439e:	d003      	beq.n	80043a8 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043a4:	6878      	ldr	r0, [r7, #4]
 80043a6:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80043ac:	2220      	movs	r2, #32
 80043ae:	409a      	lsls	r2, r3
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	4013      	ands	r3, r2
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	f000 808f 	beq.w	80044d8 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	f003 0310 	and.w	r3, r3, #16
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	f000 8087 	beq.w	80044d8 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80043ce:	2220      	movs	r2, #32
 80043d0:	409a      	lsls	r2, r3
 80043d2:	693b      	ldr	r3, [r7, #16]
 80043d4:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80043dc:	b2db      	uxtb	r3, r3
 80043de:	2b05      	cmp	r3, #5
 80043e0:	d136      	bne.n	8004450 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	681a      	ldr	r2, [r3, #0]
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	f022 0216 	bic.w	r2, r2, #22
 80043f0:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	695a      	ldr	r2, [r3, #20]
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004400:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004406:	2b00      	cmp	r3, #0
 8004408:	d103      	bne.n	8004412 <HAL_DMA_IRQHandler+0x1da>
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800440e:	2b00      	cmp	r3, #0
 8004410:	d007      	beq.n	8004422 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	681a      	ldr	r2, [r3, #0]
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	f022 0208 	bic.w	r2, r2, #8
 8004420:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004426:	223f      	movs	r2, #63	@ 0x3f
 8004428:	409a      	lsls	r2, r3
 800442a:	693b      	ldr	r3, [r7, #16]
 800442c:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	2201      	movs	r2, #1
 8004432:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	2200      	movs	r2, #0
 800443a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004442:	2b00      	cmp	r3, #0
 8004444:	d07e      	beq.n	8004544 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800444a:	6878      	ldr	r0, [r7, #4]
 800444c:	4798      	blx	r3
        }
        return;
 800444e:	e079      	b.n	8004544 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800445a:	2b00      	cmp	r3, #0
 800445c:	d01d      	beq.n	800449a <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004468:	2b00      	cmp	r3, #0
 800446a:	d10d      	bne.n	8004488 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004470:	2b00      	cmp	r3, #0
 8004472:	d031      	beq.n	80044d8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004478:	6878      	ldr	r0, [r7, #4]
 800447a:	4798      	blx	r3
 800447c:	e02c      	b.n	80044d8 <HAL_DMA_IRQHandler+0x2a0>
 800447e:	bf00      	nop
 8004480:	20000008 	.word	0x20000008
 8004484:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800448c:	2b00      	cmp	r3, #0
 800448e:	d023      	beq.n	80044d8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004494:	6878      	ldr	r0, [r7, #4]
 8004496:	4798      	blx	r3
 8004498:	e01e      	b.n	80044d8 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	d10f      	bne.n	80044c8 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	681a      	ldr	r2, [r3, #0]
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	f022 0210 	bic.w	r2, r2, #16
 80044b6:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	2201      	movs	r2, #1
 80044bc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	2200      	movs	r2, #0
 80044c4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80044cc:	2b00      	cmp	r3, #0
 80044ce:	d003      	beq.n	80044d8 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80044d4:	6878      	ldr	r0, [r7, #4]
 80044d6:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80044dc:	2b00      	cmp	r3, #0
 80044de:	d032      	beq.n	8004546 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80044e4:	f003 0301 	and.w	r3, r3, #1
 80044e8:	2b00      	cmp	r3, #0
 80044ea:	d022      	beq.n	8004532 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	2205      	movs	r2, #5
 80044f0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	681a      	ldr	r2, [r3, #0]
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	f022 0201 	bic.w	r2, r2, #1
 8004502:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8004504:	68bb      	ldr	r3, [r7, #8]
 8004506:	3301      	adds	r3, #1
 8004508:	60bb      	str	r3, [r7, #8]
 800450a:	697a      	ldr	r2, [r7, #20]
 800450c:	429a      	cmp	r2, r3
 800450e:	d307      	bcc.n	8004520 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	f003 0301 	and.w	r3, r3, #1
 800451a:	2b00      	cmp	r3, #0
 800451c:	d1f2      	bne.n	8004504 <HAL_DMA_IRQHandler+0x2cc>
 800451e:	e000      	b.n	8004522 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8004520:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	2201      	movs	r2, #1
 8004526:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	2200      	movs	r2, #0
 800452e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004536:	2b00      	cmp	r3, #0
 8004538:	d005      	beq.n	8004546 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800453e:	6878      	ldr	r0, [r7, #4]
 8004540:	4798      	blx	r3
 8004542:	e000      	b.n	8004546 <HAL_DMA_IRQHandler+0x30e>
        return;
 8004544:	bf00      	nop
    }
  }
}
 8004546:	3718      	adds	r7, #24
 8004548:	46bd      	mov	sp, r7
 800454a:	bd80      	pop	{r7, pc}

0800454c <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 800454c:	b480      	push	{r7}
 800454e:	b083      	sub	sp, #12
 8004550:	af00      	add	r7, sp, #0
 8004552:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800455a:	b2db      	uxtb	r3, r3
}
 800455c:	4618      	mov	r0, r3
 800455e:	370c      	adds	r7, #12
 8004560:	46bd      	mov	sp, r7
 8004562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004566:	4770      	bx	lr

08004568 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004568:	b480      	push	{r7}
 800456a:	b085      	sub	sp, #20
 800456c:	af00      	add	r7, sp, #0
 800456e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	b2db      	uxtb	r3, r3
 8004576:	3b10      	subs	r3, #16
 8004578:	4a14      	ldr	r2, [pc, #80]	@ (80045cc <DMA_CalcBaseAndBitshift+0x64>)
 800457a:	fba2 2303 	umull	r2, r3, r2, r3
 800457e:	091b      	lsrs	r3, r3, #4
 8004580:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8004582:	4a13      	ldr	r2, [pc, #76]	@ (80045d0 <DMA_CalcBaseAndBitshift+0x68>)
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	4413      	add	r3, r2
 8004588:	781b      	ldrb	r3, [r3, #0]
 800458a:	461a      	mov	r2, r3
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8004590:	68fb      	ldr	r3, [r7, #12]
 8004592:	2b03      	cmp	r3, #3
 8004594:	d909      	bls.n	80045aa <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800459e:	f023 0303 	bic.w	r3, r3, #3
 80045a2:	1d1a      	adds	r2, r3, #4
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	659a      	str	r2, [r3, #88]	@ 0x58
 80045a8:	e007      	b.n	80045ba <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80045b2:	f023 0303 	bic.w	r3, r3, #3
 80045b6:	687a      	ldr	r2, [r7, #4]
 80045b8:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 80045be:	4618      	mov	r0, r3
 80045c0:	3714      	adds	r7, #20
 80045c2:	46bd      	mov	sp, r7
 80045c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045c8:	4770      	bx	lr
 80045ca:	bf00      	nop
 80045cc:	aaaaaaab 	.word	0xaaaaaaab
 80045d0:	0800a600 	.word	0x0800a600

080045d4 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80045d4:	b480      	push	{r7}
 80045d6:	b085      	sub	sp, #20
 80045d8:	af00      	add	r7, sp, #0
 80045da:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80045dc:	2300      	movs	r3, #0
 80045de:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80045e4:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	699b      	ldr	r3, [r3, #24]
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	d11f      	bne.n	800462e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80045ee:	68bb      	ldr	r3, [r7, #8]
 80045f0:	2b03      	cmp	r3, #3
 80045f2:	d856      	bhi.n	80046a2 <DMA_CheckFifoParam+0xce>
 80045f4:	a201      	add	r2, pc, #4	@ (adr r2, 80045fc <DMA_CheckFifoParam+0x28>)
 80045f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80045fa:	bf00      	nop
 80045fc:	0800460d 	.word	0x0800460d
 8004600:	0800461f 	.word	0x0800461f
 8004604:	0800460d 	.word	0x0800460d
 8004608:	080046a3 	.word	0x080046a3
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004610:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004614:	2b00      	cmp	r3, #0
 8004616:	d046      	beq.n	80046a6 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8004618:	2301      	movs	r3, #1
 800461a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800461c:	e043      	b.n	80046a6 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004622:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8004626:	d140      	bne.n	80046aa <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8004628:	2301      	movs	r3, #1
 800462a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800462c:	e03d      	b.n	80046aa <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	699b      	ldr	r3, [r3, #24]
 8004632:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004636:	d121      	bne.n	800467c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8004638:	68bb      	ldr	r3, [r7, #8]
 800463a:	2b03      	cmp	r3, #3
 800463c:	d837      	bhi.n	80046ae <DMA_CheckFifoParam+0xda>
 800463e:	a201      	add	r2, pc, #4	@ (adr r2, 8004644 <DMA_CheckFifoParam+0x70>)
 8004640:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004644:	08004655 	.word	0x08004655
 8004648:	0800465b 	.word	0x0800465b
 800464c:	08004655 	.word	0x08004655
 8004650:	0800466d 	.word	0x0800466d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004654:	2301      	movs	r3, #1
 8004656:	73fb      	strb	r3, [r7, #15]
      break;
 8004658:	e030      	b.n	80046bc <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800465e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004662:	2b00      	cmp	r3, #0
 8004664:	d025      	beq.n	80046b2 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8004666:	2301      	movs	r3, #1
 8004668:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800466a:	e022      	b.n	80046b2 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004670:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8004674:	d11f      	bne.n	80046b6 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8004676:	2301      	movs	r3, #1
 8004678:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800467a:	e01c      	b.n	80046b6 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800467c:	68bb      	ldr	r3, [r7, #8]
 800467e:	2b02      	cmp	r3, #2
 8004680:	d903      	bls.n	800468a <DMA_CheckFifoParam+0xb6>
 8004682:	68bb      	ldr	r3, [r7, #8]
 8004684:	2b03      	cmp	r3, #3
 8004686:	d003      	beq.n	8004690 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8004688:	e018      	b.n	80046bc <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800468a:	2301      	movs	r3, #1
 800468c:	73fb      	strb	r3, [r7, #15]
      break;
 800468e:	e015      	b.n	80046bc <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004694:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004698:	2b00      	cmp	r3, #0
 800469a:	d00e      	beq.n	80046ba <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 800469c:	2301      	movs	r3, #1
 800469e:	73fb      	strb	r3, [r7, #15]
      break;
 80046a0:	e00b      	b.n	80046ba <DMA_CheckFifoParam+0xe6>
      break;
 80046a2:	bf00      	nop
 80046a4:	e00a      	b.n	80046bc <DMA_CheckFifoParam+0xe8>
      break;
 80046a6:	bf00      	nop
 80046a8:	e008      	b.n	80046bc <DMA_CheckFifoParam+0xe8>
      break;
 80046aa:	bf00      	nop
 80046ac:	e006      	b.n	80046bc <DMA_CheckFifoParam+0xe8>
      break;
 80046ae:	bf00      	nop
 80046b0:	e004      	b.n	80046bc <DMA_CheckFifoParam+0xe8>
      break;
 80046b2:	bf00      	nop
 80046b4:	e002      	b.n	80046bc <DMA_CheckFifoParam+0xe8>
      break;   
 80046b6:	bf00      	nop
 80046b8:	e000      	b.n	80046bc <DMA_CheckFifoParam+0xe8>
      break;
 80046ba:	bf00      	nop
    }
  } 
  
  return status; 
 80046bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80046be:	4618      	mov	r0, r3
 80046c0:	3714      	adds	r7, #20
 80046c2:	46bd      	mov	sp, r7
 80046c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046c8:	4770      	bx	lr
 80046ca:	bf00      	nop

080046cc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80046cc:	b480      	push	{r7}
 80046ce:	b089      	sub	sp, #36	@ 0x24
 80046d0:	af00      	add	r7, sp, #0
 80046d2:	6078      	str	r0, [r7, #4]
 80046d4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80046d6:	2300      	movs	r3, #0
 80046d8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80046da:	2300      	movs	r3, #0
 80046dc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80046de:	2300      	movs	r3, #0
 80046e0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80046e2:	2300      	movs	r3, #0
 80046e4:	61fb      	str	r3, [r7, #28]
 80046e6:	e165      	b.n	80049b4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80046e8:	2201      	movs	r2, #1
 80046ea:	69fb      	ldr	r3, [r7, #28]
 80046ec:	fa02 f303 	lsl.w	r3, r2, r3
 80046f0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80046f2:	683b      	ldr	r3, [r7, #0]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	697a      	ldr	r2, [r7, #20]
 80046f8:	4013      	ands	r3, r2
 80046fa:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80046fc:	693a      	ldr	r2, [r7, #16]
 80046fe:	697b      	ldr	r3, [r7, #20]
 8004700:	429a      	cmp	r2, r3
 8004702:	f040 8154 	bne.w	80049ae <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004706:	683b      	ldr	r3, [r7, #0]
 8004708:	685b      	ldr	r3, [r3, #4]
 800470a:	f003 0303 	and.w	r3, r3, #3
 800470e:	2b01      	cmp	r3, #1
 8004710:	d005      	beq.n	800471e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004712:	683b      	ldr	r3, [r7, #0]
 8004714:	685b      	ldr	r3, [r3, #4]
 8004716:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800471a:	2b02      	cmp	r3, #2
 800471c:	d130      	bne.n	8004780 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	689b      	ldr	r3, [r3, #8]
 8004722:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004724:	69fb      	ldr	r3, [r7, #28]
 8004726:	005b      	lsls	r3, r3, #1
 8004728:	2203      	movs	r2, #3
 800472a:	fa02 f303 	lsl.w	r3, r2, r3
 800472e:	43db      	mvns	r3, r3
 8004730:	69ba      	ldr	r2, [r7, #24]
 8004732:	4013      	ands	r3, r2
 8004734:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004736:	683b      	ldr	r3, [r7, #0]
 8004738:	68da      	ldr	r2, [r3, #12]
 800473a:	69fb      	ldr	r3, [r7, #28]
 800473c:	005b      	lsls	r3, r3, #1
 800473e:	fa02 f303 	lsl.w	r3, r2, r3
 8004742:	69ba      	ldr	r2, [r7, #24]
 8004744:	4313      	orrs	r3, r2
 8004746:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	69ba      	ldr	r2, [r7, #24]
 800474c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	685b      	ldr	r3, [r3, #4]
 8004752:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004754:	2201      	movs	r2, #1
 8004756:	69fb      	ldr	r3, [r7, #28]
 8004758:	fa02 f303 	lsl.w	r3, r2, r3
 800475c:	43db      	mvns	r3, r3
 800475e:	69ba      	ldr	r2, [r7, #24]
 8004760:	4013      	ands	r3, r2
 8004762:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004764:	683b      	ldr	r3, [r7, #0]
 8004766:	685b      	ldr	r3, [r3, #4]
 8004768:	091b      	lsrs	r3, r3, #4
 800476a:	f003 0201 	and.w	r2, r3, #1
 800476e:	69fb      	ldr	r3, [r7, #28]
 8004770:	fa02 f303 	lsl.w	r3, r2, r3
 8004774:	69ba      	ldr	r2, [r7, #24]
 8004776:	4313      	orrs	r3, r2
 8004778:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	69ba      	ldr	r2, [r7, #24]
 800477e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004780:	683b      	ldr	r3, [r7, #0]
 8004782:	685b      	ldr	r3, [r3, #4]
 8004784:	f003 0303 	and.w	r3, r3, #3
 8004788:	2b03      	cmp	r3, #3
 800478a:	d017      	beq.n	80047bc <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	68db      	ldr	r3, [r3, #12]
 8004790:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004792:	69fb      	ldr	r3, [r7, #28]
 8004794:	005b      	lsls	r3, r3, #1
 8004796:	2203      	movs	r2, #3
 8004798:	fa02 f303 	lsl.w	r3, r2, r3
 800479c:	43db      	mvns	r3, r3
 800479e:	69ba      	ldr	r2, [r7, #24]
 80047a0:	4013      	ands	r3, r2
 80047a2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80047a4:	683b      	ldr	r3, [r7, #0]
 80047a6:	689a      	ldr	r2, [r3, #8]
 80047a8:	69fb      	ldr	r3, [r7, #28]
 80047aa:	005b      	lsls	r3, r3, #1
 80047ac:	fa02 f303 	lsl.w	r3, r2, r3
 80047b0:	69ba      	ldr	r2, [r7, #24]
 80047b2:	4313      	orrs	r3, r2
 80047b4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	69ba      	ldr	r2, [r7, #24]
 80047ba:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80047bc:	683b      	ldr	r3, [r7, #0]
 80047be:	685b      	ldr	r3, [r3, #4]
 80047c0:	f003 0303 	and.w	r3, r3, #3
 80047c4:	2b02      	cmp	r3, #2
 80047c6:	d123      	bne.n	8004810 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80047c8:	69fb      	ldr	r3, [r7, #28]
 80047ca:	08da      	lsrs	r2, r3, #3
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	3208      	adds	r2, #8
 80047d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80047d4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80047d6:	69fb      	ldr	r3, [r7, #28]
 80047d8:	f003 0307 	and.w	r3, r3, #7
 80047dc:	009b      	lsls	r3, r3, #2
 80047de:	220f      	movs	r2, #15
 80047e0:	fa02 f303 	lsl.w	r3, r2, r3
 80047e4:	43db      	mvns	r3, r3
 80047e6:	69ba      	ldr	r2, [r7, #24]
 80047e8:	4013      	ands	r3, r2
 80047ea:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80047ec:	683b      	ldr	r3, [r7, #0]
 80047ee:	691a      	ldr	r2, [r3, #16]
 80047f0:	69fb      	ldr	r3, [r7, #28]
 80047f2:	f003 0307 	and.w	r3, r3, #7
 80047f6:	009b      	lsls	r3, r3, #2
 80047f8:	fa02 f303 	lsl.w	r3, r2, r3
 80047fc:	69ba      	ldr	r2, [r7, #24]
 80047fe:	4313      	orrs	r3, r2
 8004800:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004802:	69fb      	ldr	r3, [r7, #28]
 8004804:	08da      	lsrs	r2, r3, #3
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	3208      	adds	r2, #8
 800480a:	69b9      	ldr	r1, [r7, #24]
 800480c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004816:	69fb      	ldr	r3, [r7, #28]
 8004818:	005b      	lsls	r3, r3, #1
 800481a:	2203      	movs	r2, #3
 800481c:	fa02 f303 	lsl.w	r3, r2, r3
 8004820:	43db      	mvns	r3, r3
 8004822:	69ba      	ldr	r2, [r7, #24]
 8004824:	4013      	ands	r3, r2
 8004826:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004828:	683b      	ldr	r3, [r7, #0]
 800482a:	685b      	ldr	r3, [r3, #4]
 800482c:	f003 0203 	and.w	r2, r3, #3
 8004830:	69fb      	ldr	r3, [r7, #28]
 8004832:	005b      	lsls	r3, r3, #1
 8004834:	fa02 f303 	lsl.w	r3, r2, r3
 8004838:	69ba      	ldr	r2, [r7, #24]
 800483a:	4313      	orrs	r3, r2
 800483c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	69ba      	ldr	r2, [r7, #24]
 8004842:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004844:	683b      	ldr	r3, [r7, #0]
 8004846:	685b      	ldr	r3, [r3, #4]
 8004848:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800484c:	2b00      	cmp	r3, #0
 800484e:	f000 80ae 	beq.w	80049ae <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004852:	2300      	movs	r3, #0
 8004854:	60fb      	str	r3, [r7, #12]
 8004856:	4b5d      	ldr	r3, [pc, #372]	@ (80049cc <HAL_GPIO_Init+0x300>)
 8004858:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800485a:	4a5c      	ldr	r2, [pc, #368]	@ (80049cc <HAL_GPIO_Init+0x300>)
 800485c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004860:	6453      	str	r3, [r2, #68]	@ 0x44
 8004862:	4b5a      	ldr	r3, [pc, #360]	@ (80049cc <HAL_GPIO_Init+0x300>)
 8004864:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004866:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800486a:	60fb      	str	r3, [r7, #12]
 800486c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800486e:	4a58      	ldr	r2, [pc, #352]	@ (80049d0 <HAL_GPIO_Init+0x304>)
 8004870:	69fb      	ldr	r3, [r7, #28]
 8004872:	089b      	lsrs	r3, r3, #2
 8004874:	3302      	adds	r3, #2
 8004876:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800487a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800487c:	69fb      	ldr	r3, [r7, #28]
 800487e:	f003 0303 	and.w	r3, r3, #3
 8004882:	009b      	lsls	r3, r3, #2
 8004884:	220f      	movs	r2, #15
 8004886:	fa02 f303 	lsl.w	r3, r2, r3
 800488a:	43db      	mvns	r3, r3
 800488c:	69ba      	ldr	r2, [r7, #24]
 800488e:	4013      	ands	r3, r2
 8004890:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	4a4f      	ldr	r2, [pc, #316]	@ (80049d4 <HAL_GPIO_Init+0x308>)
 8004896:	4293      	cmp	r3, r2
 8004898:	d025      	beq.n	80048e6 <HAL_GPIO_Init+0x21a>
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	4a4e      	ldr	r2, [pc, #312]	@ (80049d8 <HAL_GPIO_Init+0x30c>)
 800489e:	4293      	cmp	r3, r2
 80048a0:	d01f      	beq.n	80048e2 <HAL_GPIO_Init+0x216>
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	4a4d      	ldr	r2, [pc, #308]	@ (80049dc <HAL_GPIO_Init+0x310>)
 80048a6:	4293      	cmp	r3, r2
 80048a8:	d019      	beq.n	80048de <HAL_GPIO_Init+0x212>
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	4a4c      	ldr	r2, [pc, #304]	@ (80049e0 <HAL_GPIO_Init+0x314>)
 80048ae:	4293      	cmp	r3, r2
 80048b0:	d013      	beq.n	80048da <HAL_GPIO_Init+0x20e>
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	4a4b      	ldr	r2, [pc, #300]	@ (80049e4 <HAL_GPIO_Init+0x318>)
 80048b6:	4293      	cmp	r3, r2
 80048b8:	d00d      	beq.n	80048d6 <HAL_GPIO_Init+0x20a>
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	4a4a      	ldr	r2, [pc, #296]	@ (80049e8 <HAL_GPIO_Init+0x31c>)
 80048be:	4293      	cmp	r3, r2
 80048c0:	d007      	beq.n	80048d2 <HAL_GPIO_Init+0x206>
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	4a49      	ldr	r2, [pc, #292]	@ (80049ec <HAL_GPIO_Init+0x320>)
 80048c6:	4293      	cmp	r3, r2
 80048c8:	d101      	bne.n	80048ce <HAL_GPIO_Init+0x202>
 80048ca:	2306      	movs	r3, #6
 80048cc:	e00c      	b.n	80048e8 <HAL_GPIO_Init+0x21c>
 80048ce:	2307      	movs	r3, #7
 80048d0:	e00a      	b.n	80048e8 <HAL_GPIO_Init+0x21c>
 80048d2:	2305      	movs	r3, #5
 80048d4:	e008      	b.n	80048e8 <HAL_GPIO_Init+0x21c>
 80048d6:	2304      	movs	r3, #4
 80048d8:	e006      	b.n	80048e8 <HAL_GPIO_Init+0x21c>
 80048da:	2303      	movs	r3, #3
 80048dc:	e004      	b.n	80048e8 <HAL_GPIO_Init+0x21c>
 80048de:	2302      	movs	r3, #2
 80048e0:	e002      	b.n	80048e8 <HAL_GPIO_Init+0x21c>
 80048e2:	2301      	movs	r3, #1
 80048e4:	e000      	b.n	80048e8 <HAL_GPIO_Init+0x21c>
 80048e6:	2300      	movs	r3, #0
 80048e8:	69fa      	ldr	r2, [r7, #28]
 80048ea:	f002 0203 	and.w	r2, r2, #3
 80048ee:	0092      	lsls	r2, r2, #2
 80048f0:	4093      	lsls	r3, r2
 80048f2:	69ba      	ldr	r2, [r7, #24]
 80048f4:	4313      	orrs	r3, r2
 80048f6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80048f8:	4935      	ldr	r1, [pc, #212]	@ (80049d0 <HAL_GPIO_Init+0x304>)
 80048fa:	69fb      	ldr	r3, [r7, #28]
 80048fc:	089b      	lsrs	r3, r3, #2
 80048fe:	3302      	adds	r3, #2
 8004900:	69ba      	ldr	r2, [r7, #24]
 8004902:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004906:	4b3a      	ldr	r3, [pc, #232]	@ (80049f0 <HAL_GPIO_Init+0x324>)
 8004908:	689b      	ldr	r3, [r3, #8]
 800490a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800490c:	693b      	ldr	r3, [r7, #16]
 800490e:	43db      	mvns	r3, r3
 8004910:	69ba      	ldr	r2, [r7, #24]
 8004912:	4013      	ands	r3, r2
 8004914:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004916:	683b      	ldr	r3, [r7, #0]
 8004918:	685b      	ldr	r3, [r3, #4]
 800491a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800491e:	2b00      	cmp	r3, #0
 8004920:	d003      	beq.n	800492a <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8004922:	69ba      	ldr	r2, [r7, #24]
 8004924:	693b      	ldr	r3, [r7, #16]
 8004926:	4313      	orrs	r3, r2
 8004928:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800492a:	4a31      	ldr	r2, [pc, #196]	@ (80049f0 <HAL_GPIO_Init+0x324>)
 800492c:	69bb      	ldr	r3, [r7, #24]
 800492e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004930:	4b2f      	ldr	r3, [pc, #188]	@ (80049f0 <HAL_GPIO_Init+0x324>)
 8004932:	68db      	ldr	r3, [r3, #12]
 8004934:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004936:	693b      	ldr	r3, [r7, #16]
 8004938:	43db      	mvns	r3, r3
 800493a:	69ba      	ldr	r2, [r7, #24]
 800493c:	4013      	ands	r3, r2
 800493e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004940:	683b      	ldr	r3, [r7, #0]
 8004942:	685b      	ldr	r3, [r3, #4]
 8004944:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004948:	2b00      	cmp	r3, #0
 800494a:	d003      	beq.n	8004954 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 800494c:	69ba      	ldr	r2, [r7, #24]
 800494e:	693b      	ldr	r3, [r7, #16]
 8004950:	4313      	orrs	r3, r2
 8004952:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004954:	4a26      	ldr	r2, [pc, #152]	@ (80049f0 <HAL_GPIO_Init+0x324>)
 8004956:	69bb      	ldr	r3, [r7, #24]
 8004958:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800495a:	4b25      	ldr	r3, [pc, #148]	@ (80049f0 <HAL_GPIO_Init+0x324>)
 800495c:	685b      	ldr	r3, [r3, #4]
 800495e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004960:	693b      	ldr	r3, [r7, #16]
 8004962:	43db      	mvns	r3, r3
 8004964:	69ba      	ldr	r2, [r7, #24]
 8004966:	4013      	ands	r3, r2
 8004968:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800496a:	683b      	ldr	r3, [r7, #0]
 800496c:	685b      	ldr	r3, [r3, #4]
 800496e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004972:	2b00      	cmp	r3, #0
 8004974:	d003      	beq.n	800497e <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8004976:	69ba      	ldr	r2, [r7, #24]
 8004978:	693b      	ldr	r3, [r7, #16]
 800497a:	4313      	orrs	r3, r2
 800497c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800497e:	4a1c      	ldr	r2, [pc, #112]	@ (80049f0 <HAL_GPIO_Init+0x324>)
 8004980:	69bb      	ldr	r3, [r7, #24]
 8004982:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004984:	4b1a      	ldr	r3, [pc, #104]	@ (80049f0 <HAL_GPIO_Init+0x324>)
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800498a:	693b      	ldr	r3, [r7, #16]
 800498c:	43db      	mvns	r3, r3
 800498e:	69ba      	ldr	r2, [r7, #24]
 8004990:	4013      	ands	r3, r2
 8004992:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004994:	683b      	ldr	r3, [r7, #0]
 8004996:	685b      	ldr	r3, [r3, #4]
 8004998:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800499c:	2b00      	cmp	r3, #0
 800499e:	d003      	beq.n	80049a8 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80049a0:	69ba      	ldr	r2, [r7, #24]
 80049a2:	693b      	ldr	r3, [r7, #16]
 80049a4:	4313      	orrs	r3, r2
 80049a6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80049a8:	4a11      	ldr	r2, [pc, #68]	@ (80049f0 <HAL_GPIO_Init+0x324>)
 80049aa:	69bb      	ldr	r3, [r7, #24]
 80049ac:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80049ae:	69fb      	ldr	r3, [r7, #28]
 80049b0:	3301      	adds	r3, #1
 80049b2:	61fb      	str	r3, [r7, #28]
 80049b4:	69fb      	ldr	r3, [r7, #28]
 80049b6:	2b0f      	cmp	r3, #15
 80049b8:	f67f ae96 	bls.w	80046e8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80049bc:	bf00      	nop
 80049be:	bf00      	nop
 80049c0:	3724      	adds	r7, #36	@ 0x24
 80049c2:	46bd      	mov	sp, r7
 80049c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049c8:	4770      	bx	lr
 80049ca:	bf00      	nop
 80049cc:	40023800 	.word	0x40023800
 80049d0:	40013800 	.word	0x40013800
 80049d4:	40020000 	.word	0x40020000
 80049d8:	40020400 	.word	0x40020400
 80049dc:	40020800 	.word	0x40020800
 80049e0:	40020c00 	.word	0x40020c00
 80049e4:	40021000 	.word	0x40021000
 80049e8:	40021400 	.word	0x40021400
 80049ec:	40021800 	.word	0x40021800
 80049f0:	40013c00 	.word	0x40013c00

080049f4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80049f4:	b480      	push	{r7}
 80049f6:	b085      	sub	sp, #20
 80049f8:	af00      	add	r7, sp, #0
 80049fa:	6078      	str	r0, [r7, #4]
 80049fc:	460b      	mov	r3, r1
 80049fe:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	691a      	ldr	r2, [r3, #16]
 8004a04:	887b      	ldrh	r3, [r7, #2]
 8004a06:	4013      	ands	r3, r2
 8004a08:	2b00      	cmp	r3, #0
 8004a0a:	d002      	beq.n	8004a12 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004a0c:	2301      	movs	r3, #1
 8004a0e:	73fb      	strb	r3, [r7, #15]
 8004a10:	e001      	b.n	8004a16 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004a12:	2300      	movs	r3, #0
 8004a14:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004a16:	7bfb      	ldrb	r3, [r7, #15]
}
 8004a18:	4618      	mov	r0, r3
 8004a1a:	3714      	adds	r7, #20
 8004a1c:	46bd      	mov	sp, r7
 8004a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a22:	4770      	bx	lr

08004a24 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004a24:	b480      	push	{r7}
 8004a26:	b083      	sub	sp, #12
 8004a28:	af00      	add	r7, sp, #0
 8004a2a:	6078      	str	r0, [r7, #4]
 8004a2c:	460b      	mov	r3, r1
 8004a2e:	807b      	strh	r3, [r7, #2]
 8004a30:	4613      	mov	r3, r2
 8004a32:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004a34:	787b      	ldrb	r3, [r7, #1]
 8004a36:	2b00      	cmp	r3, #0
 8004a38:	d003      	beq.n	8004a42 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004a3a:	887a      	ldrh	r2, [r7, #2]
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004a40:	e003      	b.n	8004a4a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004a42:	887b      	ldrh	r3, [r7, #2]
 8004a44:	041a      	lsls	r2, r3, #16
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	619a      	str	r2, [r3, #24]
}
 8004a4a:	bf00      	nop
 8004a4c:	370c      	adds	r7, #12
 8004a4e:	46bd      	mov	sp, r7
 8004a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a54:	4770      	bx	lr
	...

08004a58 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004a58:	b580      	push	{r7, lr}
 8004a5a:	b084      	sub	sp, #16
 8004a5c:	af00      	add	r7, sp, #0
 8004a5e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	d101      	bne.n	8004a6a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004a66:	2301      	movs	r3, #1
 8004a68:	e12b      	b.n	8004cc2 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004a70:	b2db      	uxtb	r3, r3
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	d106      	bne.n	8004a84 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	2200      	movs	r2, #0
 8004a7a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004a7e:	6878      	ldr	r0, [r7, #4]
 8004a80:	f7fc f888 	bl	8000b94 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	2224      	movs	r2, #36	@ 0x24
 8004a88:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	681a      	ldr	r2, [r3, #0]
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	f022 0201 	bic.w	r2, r2, #1
 8004a9a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	681a      	ldr	r2, [r3, #0]
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004aaa:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	681a      	ldr	r2, [r3, #0]
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004aba:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004abc:	f002 fdc6 	bl	800764c <HAL_RCC_GetPCLK1Freq>
 8004ac0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	685b      	ldr	r3, [r3, #4]
 8004ac6:	4a81      	ldr	r2, [pc, #516]	@ (8004ccc <HAL_I2C_Init+0x274>)
 8004ac8:	4293      	cmp	r3, r2
 8004aca:	d807      	bhi.n	8004adc <HAL_I2C_Init+0x84>
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	4a80      	ldr	r2, [pc, #512]	@ (8004cd0 <HAL_I2C_Init+0x278>)
 8004ad0:	4293      	cmp	r3, r2
 8004ad2:	bf94      	ite	ls
 8004ad4:	2301      	movls	r3, #1
 8004ad6:	2300      	movhi	r3, #0
 8004ad8:	b2db      	uxtb	r3, r3
 8004ada:	e006      	b.n	8004aea <HAL_I2C_Init+0x92>
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	4a7d      	ldr	r2, [pc, #500]	@ (8004cd4 <HAL_I2C_Init+0x27c>)
 8004ae0:	4293      	cmp	r3, r2
 8004ae2:	bf94      	ite	ls
 8004ae4:	2301      	movls	r3, #1
 8004ae6:	2300      	movhi	r3, #0
 8004ae8:	b2db      	uxtb	r3, r3
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	d001      	beq.n	8004af2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004aee:	2301      	movs	r3, #1
 8004af0:	e0e7      	b.n	8004cc2 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	4a78      	ldr	r2, [pc, #480]	@ (8004cd8 <HAL_I2C_Init+0x280>)
 8004af6:	fba2 2303 	umull	r2, r3, r2, r3
 8004afa:	0c9b      	lsrs	r3, r3, #18
 8004afc:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	685b      	ldr	r3, [r3, #4]
 8004b04:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	68ba      	ldr	r2, [r7, #8]
 8004b0e:	430a      	orrs	r2, r1
 8004b10:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	6a1b      	ldr	r3, [r3, #32]
 8004b18:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	685b      	ldr	r3, [r3, #4]
 8004b20:	4a6a      	ldr	r2, [pc, #424]	@ (8004ccc <HAL_I2C_Init+0x274>)
 8004b22:	4293      	cmp	r3, r2
 8004b24:	d802      	bhi.n	8004b2c <HAL_I2C_Init+0xd4>
 8004b26:	68bb      	ldr	r3, [r7, #8]
 8004b28:	3301      	adds	r3, #1
 8004b2a:	e009      	b.n	8004b40 <HAL_I2C_Init+0xe8>
 8004b2c:	68bb      	ldr	r3, [r7, #8]
 8004b2e:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8004b32:	fb02 f303 	mul.w	r3, r2, r3
 8004b36:	4a69      	ldr	r2, [pc, #420]	@ (8004cdc <HAL_I2C_Init+0x284>)
 8004b38:	fba2 2303 	umull	r2, r3, r2, r3
 8004b3c:	099b      	lsrs	r3, r3, #6
 8004b3e:	3301      	adds	r3, #1
 8004b40:	687a      	ldr	r2, [r7, #4]
 8004b42:	6812      	ldr	r2, [r2, #0]
 8004b44:	430b      	orrs	r3, r1
 8004b46:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	69db      	ldr	r3, [r3, #28]
 8004b4e:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8004b52:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	685b      	ldr	r3, [r3, #4]
 8004b5a:	495c      	ldr	r1, [pc, #368]	@ (8004ccc <HAL_I2C_Init+0x274>)
 8004b5c:	428b      	cmp	r3, r1
 8004b5e:	d819      	bhi.n	8004b94 <HAL_I2C_Init+0x13c>
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	1e59      	subs	r1, r3, #1
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	685b      	ldr	r3, [r3, #4]
 8004b68:	005b      	lsls	r3, r3, #1
 8004b6a:	fbb1 f3f3 	udiv	r3, r1, r3
 8004b6e:	1c59      	adds	r1, r3, #1
 8004b70:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8004b74:	400b      	ands	r3, r1
 8004b76:	2b00      	cmp	r3, #0
 8004b78:	d00a      	beq.n	8004b90 <HAL_I2C_Init+0x138>
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	1e59      	subs	r1, r3, #1
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	685b      	ldr	r3, [r3, #4]
 8004b82:	005b      	lsls	r3, r3, #1
 8004b84:	fbb1 f3f3 	udiv	r3, r1, r3
 8004b88:	3301      	adds	r3, #1
 8004b8a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004b8e:	e051      	b.n	8004c34 <HAL_I2C_Init+0x1dc>
 8004b90:	2304      	movs	r3, #4
 8004b92:	e04f      	b.n	8004c34 <HAL_I2C_Init+0x1dc>
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	689b      	ldr	r3, [r3, #8]
 8004b98:	2b00      	cmp	r3, #0
 8004b9a:	d111      	bne.n	8004bc0 <HAL_I2C_Init+0x168>
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	1e58      	subs	r0, r3, #1
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	6859      	ldr	r1, [r3, #4]
 8004ba4:	460b      	mov	r3, r1
 8004ba6:	005b      	lsls	r3, r3, #1
 8004ba8:	440b      	add	r3, r1
 8004baa:	fbb0 f3f3 	udiv	r3, r0, r3
 8004bae:	3301      	adds	r3, #1
 8004bb0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004bb4:	2b00      	cmp	r3, #0
 8004bb6:	bf0c      	ite	eq
 8004bb8:	2301      	moveq	r3, #1
 8004bba:	2300      	movne	r3, #0
 8004bbc:	b2db      	uxtb	r3, r3
 8004bbe:	e012      	b.n	8004be6 <HAL_I2C_Init+0x18e>
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	1e58      	subs	r0, r3, #1
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	6859      	ldr	r1, [r3, #4]
 8004bc8:	460b      	mov	r3, r1
 8004bca:	009b      	lsls	r3, r3, #2
 8004bcc:	440b      	add	r3, r1
 8004bce:	0099      	lsls	r1, r3, #2
 8004bd0:	440b      	add	r3, r1
 8004bd2:	fbb0 f3f3 	udiv	r3, r0, r3
 8004bd6:	3301      	adds	r3, #1
 8004bd8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004bdc:	2b00      	cmp	r3, #0
 8004bde:	bf0c      	ite	eq
 8004be0:	2301      	moveq	r3, #1
 8004be2:	2300      	movne	r3, #0
 8004be4:	b2db      	uxtb	r3, r3
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	d001      	beq.n	8004bee <HAL_I2C_Init+0x196>
 8004bea:	2301      	movs	r3, #1
 8004bec:	e022      	b.n	8004c34 <HAL_I2C_Init+0x1dc>
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	689b      	ldr	r3, [r3, #8]
 8004bf2:	2b00      	cmp	r3, #0
 8004bf4:	d10e      	bne.n	8004c14 <HAL_I2C_Init+0x1bc>
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	1e58      	subs	r0, r3, #1
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	6859      	ldr	r1, [r3, #4]
 8004bfe:	460b      	mov	r3, r1
 8004c00:	005b      	lsls	r3, r3, #1
 8004c02:	440b      	add	r3, r1
 8004c04:	fbb0 f3f3 	udiv	r3, r0, r3
 8004c08:	3301      	adds	r3, #1
 8004c0a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004c0e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004c12:	e00f      	b.n	8004c34 <HAL_I2C_Init+0x1dc>
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	1e58      	subs	r0, r3, #1
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	6859      	ldr	r1, [r3, #4]
 8004c1c:	460b      	mov	r3, r1
 8004c1e:	009b      	lsls	r3, r3, #2
 8004c20:	440b      	add	r3, r1
 8004c22:	0099      	lsls	r1, r3, #2
 8004c24:	440b      	add	r3, r1
 8004c26:	fbb0 f3f3 	udiv	r3, r0, r3
 8004c2a:	3301      	adds	r3, #1
 8004c2c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004c30:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004c34:	6879      	ldr	r1, [r7, #4]
 8004c36:	6809      	ldr	r1, [r1, #0]
 8004c38:	4313      	orrs	r3, r2
 8004c3a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	69da      	ldr	r2, [r3, #28]
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	6a1b      	ldr	r3, [r3, #32]
 8004c4e:	431a      	orrs	r2, r3
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	430a      	orrs	r2, r1
 8004c56:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	689b      	ldr	r3, [r3, #8]
 8004c5e:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8004c62:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8004c66:	687a      	ldr	r2, [r7, #4]
 8004c68:	6911      	ldr	r1, [r2, #16]
 8004c6a:	687a      	ldr	r2, [r7, #4]
 8004c6c:	68d2      	ldr	r2, [r2, #12]
 8004c6e:	4311      	orrs	r1, r2
 8004c70:	687a      	ldr	r2, [r7, #4]
 8004c72:	6812      	ldr	r2, [r2, #0]
 8004c74:	430b      	orrs	r3, r1
 8004c76:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	68db      	ldr	r3, [r3, #12]
 8004c7e:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	695a      	ldr	r2, [r3, #20]
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	699b      	ldr	r3, [r3, #24]
 8004c8a:	431a      	orrs	r2, r3
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	430a      	orrs	r2, r1
 8004c92:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	681a      	ldr	r2, [r3, #0]
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	f042 0201 	orr.w	r2, r2, #1
 8004ca2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	2200      	movs	r2, #0
 8004ca8:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	2220      	movs	r2, #32
 8004cae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	2200      	movs	r2, #0
 8004cb6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	2200      	movs	r2, #0
 8004cbc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8004cc0:	2300      	movs	r3, #0
}
 8004cc2:	4618      	mov	r0, r3
 8004cc4:	3710      	adds	r7, #16
 8004cc6:	46bd      	mov	sp, r7
 8004cc8:	bd80      	pop	{r7, pc}
 8004cca:	bf00      	nop
 8004ccc:	000186a0 	.word	0x000186a0
 8004cd0:	001e847f 	.word	0x001e847f
 8004cd4:	003d08ff 	.word	0x003d08ff
 8004cd8:	431bde83 	.word	0x431bde83
 8004cdc:	10624dd3 	.word	0x10624dd3

08004ce0 <I2C_Flush_DR>:
  * @brief  I2C data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_DR(I2C_HandleTypeDef *hi2c)
{
 8004ce0:	b480      	push	{r7}
 8004ce2:	b083      	sub	sp, #12
 8004ce4:	af00      	add	r7, sp, #0
 8004ce6:	6078      	str	r0, [r7, #4]
  /* Write a dummy data in DR to clear TXE flag */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) != RESET)
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	695b      	ldr	r3, [r3, #20]
 8004cee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004cf2:	2b80      	cmp	r3, #128	@ 0x80
 8004cf4:	d103      	bne.n	8004cfe <I2C_Flush_DR+0x1e>
  {
    hi2c->Instance->DR = 0x00U;
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	2200      	movs	r2, #0
 8004cfc:	611a      	str	r2, [r3, #16]
  }
}
 8004cfe:	bf00      	nop
 8004d00:	370c      	adds	r7, #12
 8004d02:	46bd      	mov	sp, r7
 8004d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d08:	4770      	bx	lr
	...

08004d0c <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004d0c:	b580      	push	{r7, lr}
 8004d0e:	b088      	sub	sp, #32
 8004d10:	af02      	add	r7, sp, #8
 8004d12:	60f8      	str	r0, [r7, #12]
 8004d14:	607a      	str	r2, [r7, #4]
 8004d16:	461a      	mov	r2, r3
 8004d18:	460b      	mov	r3, r1
 8004d1a:	817b      	strh	r3, [r7, #10]
 8004d1c:	4613      	mov	r3, r2
 8004d1e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004d20:	f7ff f808 	bl	8003d34 <HAL_GetTick>
 8004d24:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004d2c:	b2db      	uxtb	r3, r3
 8004d2e:	2b20      	cmp	r3, #32
 8004d30:	f040 80e0 	bne.w	8004ef4 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004d34:	697b      	ldr	r3, [r7, #20]
 8004d36:	9300      	str	r3, [sp, #0]
 8004d38:	2319      	movs	r3, #25
 8004d3a:	2201      	movs	r2, #1
 8004d3c:	4970      	ldr	r1, [pc, #448]	@ (8004f00 <HAL_I2C_Master_Transmit+0x1f4>)
 8004d3e:	68f8      	ldr	r0, [r7, #12]
 8004d40:	f002 f90e 	bl	8006f60 <I2C_WaitOnFlagUntilTimeout>
 8004d44:	4603      	mov	r3, r0
 8004d46:	2b00      	cmp	r3, #0
 8004d48:	d001      	beq.n	8004d4e <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8004d4a:	2302      	movs	r3, #2
 8004d4c:	e0d3      	b.n	8004ef6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004d4e:	68fb      	ldr	r3, [r7, #12]
 8004d50:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004d54:	2b01      	cmp	r3, #1
 8004d56:	d101      	bne.n	8004d5c <HAL_I2C_Master_Transmit+0x50>
 8004d58:	2302      	movs	r3, #2
 8004d5a:	e0cc      	b.n	8004ef6 <HAL_I2C_Master_Transmit+0x1ea>
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	2201      	movs	r2, #1
 8004d60:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	f003 0301 	and.w	r3, r3, #1
 8004d6e:	2b01      	cmp	r3, #1
 8004d70:	d007      	beq.n	8004d82 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	681a      	ldr	r2, [r3, #0]
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	f042 0201 	orr.w	r2, r2, #1
 8004d80:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	681a      	ldr	r2, [r3, #0]
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004d90:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8004d92:	68fb      	ldr	r3, [r7, #12]
 8004d94:	2221      	movs	r2, #33	@ 0x21
 8004d96:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8004d9a:	68fb      	ldr	r3, [r7, #12]
 8004d9c:	2210      	movs	r2, #16
 8004d9e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	2200      	movs	r2, #0
 8004da6:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	687a      	ldr	r2, [r7, #4]
 8004dac:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004dae:	68fb      	ldr	r3, [r7, #12]
 8004db0:	893a      	ldrh	r2, [r7, #8]
 8004db2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004db8:	b29a      	uxth	r2, r3
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	4a50      	ldr	r2, [pc, #320]	@ (8004f04 <HAL_I2C_Master_Transmit+0x1f8>)
 8004dc2:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8004dc4:	8979      	ldrh	r1, [r7, #10]
 8004dc6:	697b      	ldr	r3, [r7, #20]
 8004dc8:	6a3a      	ldr	r2, [r7, #32]
 8004dca:	68f8      	ldr	r0, [r7, #12]
 8004dcc:	f001 fed0 	bl	8006b70 <I2C_MasterRequestWrite>
 8004dd0:	4603      	mov	r3, r0
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	d001      	beq.n	8004dda <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8004dd6:	2301      	movs	r3, #1
 8004dd8:	e08d      	b.n	8004ef6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004dda:	2300      	movs	r3, #0
 8004ddc:	613b      	str	r3, [r7, #16]
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	695b      	ldr	r3, [r3, #20]
 8004de4:	613b      	str	r3, [r7, #16]
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	699b      	ldr	r3, [r3, #24]
 8004dec:	613b      	str	r3, [r7, #16]
 8004dee:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8004df0:	e066      	b.n	8004ec0 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004df2:	697a      	ldr	r2, [r7, #20]
 8004df4:	6a39      	ldr	r1, [r7, #32]
 8004df6:	68f8      	ldr	r0, [r7, #12]
 8004df8:	f002 f9cc 	bl	8007194 <I2C_WaitOnTXEFlagUntilTimeout>
 8004dfc:	4603      	mov	r3, r0
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	d00d      	beq.n	8004e1e <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e06:	2b04      	cmp	r3, #4
 8004e08:	d107      	bne.n	8004e1a <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	681a      	ldr	r2, [r3, #0]
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004e18:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004e1a:	2301      	movs	r3, #1
 8004e1c:	e06b      	b.n	8004ef6 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e22:	781a      	ldrb	r2, [r3, #0]
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004e2a:	68fb      	ldr	r3, [r7, #12]
 8004e2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e2e:	1c5a      	adds	r2, r3, #1
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004e38:	b29b      	uxth	r3, r3
 8004e3a:	3b01      	subs	r3, #1
 8004e3c:	b29a      	uxth	r2, r3
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004e46:	3b01      	subs	r3, #1
 8004e48:	b29a      	uxth	r2, r3
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	695b      	ldr	r3, [r3, #20]
 8004e54:	f003 0304 	and.w	r3, r3, #4
 8004e58:	2b04      	cmp	r3, #4
 8004e5a:	d11b      	bne.n	8004e94 <HAL_I2C_Master_Transmit+0x188>
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004e60:	2b00      	cmp	r3, #0
 8004e62:	d017      	beq.n	8004e94 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e68:	781a      	ldrb	r2, [r3, #0]
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e74:	1c5a      	adds	r2, r3, #1
 8004e76:	68fb      	ldr	r3, [r7, #12]
 8004e78:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004e7e:	b29b      	uxth	r3, r3
 8004e80:	3b01      	subs	r3, #1
 8004e82:	b29a      	uxth	r2, r3
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004e8c:	3b01      	subs	r3, #1
 8004e8e:	b29a      	uxth	r2, r3
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004e94:	697a      	ldr	r2, [r7, #20]
 8004e96:	6a39      	ldr	r1, [r7, #32]
 8004e98:	68f8      	ldr	r0, [r7, #12]
 8004e9a:	f002 f9c3 	bl	8007224 <I2C_WaitOnBTFFlagUntilTimeout>
 8004e9e:	4603      	mov	r3, r0
 8004ea0:	2b00      	cmp	r3, #0
 8004ea2:	d00d      	beq.n	8004ec0 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ea8:	2b04      	cmp	r3, #4
 8004eaa:	d107      	bne.n	8004ebc <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	681a      	ldr	r2, [r3, #0]
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004eba:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004ebc:	2301      	movs	r3, #1
 8004ebe:	e01a      	b.n	8004ef6 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004ec4:	2b00      	cmp	r3, #0
 8004ec6:	d194      	bne.n	8004df2 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	681a      	ldr	r2, [r3, #0]
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004ed6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	2220      	movs	r2, #32
 8004edc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	2200      	movs	r2, #0
 8004ee4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	2200      	movs	r2, #0
 8004eec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8004ef0:	2300      	movs	r3, #0
 8004ef2:	e000      	b.n	8004ef6 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8004ef4:	2302      	movs	r3, #2
  }
}
 8004ef6:	4618      	mov	r0, r3
 8004ef8:	3718      	adds	r7, #24
 8004efa:	46bd      	mov	sp, r7
 8004efc:	bd80      	pop	{r7, pc}
 8004efe:	bf00      	nop
 8004f00:	00100002 	.word	0x00100002
 8004f04:	ffff0000 	.word	0xffff0000

08004f08 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004f08:	b580      	push	{r7, lr}
 8004f0a:	b08c      	sub	sp, #48	@ 0x30
 8004f0c:	af02      	add	r7, sp, #8
 8004f0e:	60f8      	str	r0, [r7, #12]
 8004f10:	607a      	str	r2, [r7, #4]
 8004f12:	461a      	mov	r2, r3
 8004f14:	460b      	mov	r3, r1
 8004f16:	817b      	strh	r3, [r7, #10]
 8004f18:	4613      	mov	r3, r2
 8004f1a:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004f1c:	f7fe ff0a 	bl	8003d34 <HAL_GetTick>
 8004f20:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004f22:	68fb      	ldr	r3, [r7, #12]
 8004f24:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004f28:	b2db      	uxtb	r3, r3
 8004f2a:	2b20      	cmp	r3, #32
 8004f2c:	f040 8217 	bne.w	800535e <HAL_I2C_Master_Receive+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004f30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f32:	9300      	str	r3, [sp, #0]
 8004f34:	2319      	movs	r3, #25
 8004f36:	2201      	movs	r2, #1
 8004f38:	497c      	ldr	r1, [pc, #496]	@ (800512c <HAL_I2C_Master_Receive+0x224>)
 8004f3a:	68f8      	ldr	r0, [r7, #12]
 8004f3c:	f002 f810 	bl	8006f60 <I2C_WaitOnFlagUntilTimeout>
 8004f40:	4603      	mov	r3, r0
 8004f42:	2b00      	cmp	r3, #0
 8004f44:	d001      	beq.n	8004f4a <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8004f46:	2302      	movs	r3, #2
 8004f48:	e20a      	b.n	8005360 <HAL_I2C_Master_Receive+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004f50:	2b01      	cmp	r3, #1
 8004f52:	d101      	bne.n	8004f58 <HAL_I2C_Master_Receive+0x50>
 8004f54:	2302      	movs	r3, #2
 8004f56:	e203      	b.n	8005360 <HAL_I2C_Master_Receive+0x458>
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	2201      	movs	r2, #1
 8004f5c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	f003 0301 	and.w	r3, r3, #1
 8004f6a:	2b01      	cmp	r3, #1
 8004f6c:	d007      	beq.n	8004f7e <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004f6e:	68fb      	ldr	r3, [r7, #12]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	681a      	ldr	r2, [r3, #0]
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	f042 0201 	orr.w	r2, r2, #1
 8004f7c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004f7e:	68fb      	ldr	r3, [r7, #12]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	681a      	ldr	r2, [r3, #0]
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004f8c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	2222      	movs	r2, #34	@ 0x22
 8004f92:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8004f96:	68fb      	ldr	r3, [r7, #12]
 8004f98:	2210      	movs	r2, #16
 8004f9a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	2200      	movs	r2, #0
 8004fa2:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	687a      	ldr	r2, [r7, #4]
 8004fa8:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	893a      	ldrh	r2, [r7, #8]
 8004fae:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004fb4:	b29a      	uxth	r2, r3
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	4a5c      	ldr	r2, [pc, #368]	@ (8005130 <HAL_I2C_Master_Receive+0x228>)
 8004fbe:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8004fc0:	8979      	ldrh	r1, [r7, #10]
 8004fc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fc4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004fc6:	68f8      	ldr	r0, [r7, #12]
 8004fc8:	f001 fe54 	bl	8006c74 <I2C_MasterRequestRead>
 8004fcc:	4603      	mov	r3, r0
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	d001      	beq.n	8004fd6 <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8004fd2:	2301      	movs	r3, #1
 8004fd4:	e1c4      	b.n	8005360 <HAL_I2C_Master_Receive+0x458>
    }

    if (hi2c->XferSize == 0U)
 8004fd6:	68fb      	ldr	r3, [r7, #12]
 8004fd8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004fda:	2b00      	cmp	r3, #0
 8004fdc:	d113      	bne.n	8005006 <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004fde:	2300      	movs	r3, #0
 8004fe0:	623b      	str	r3, [r7, #32]
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	695b      	ldr	r3, [r3, #20]
 8004fe8:	623b      	str	r3, [r7, #32]
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	699b      	ldr	r3, [r3, #24]
 8004ff0:	623b      	str	r3, [r7, #32]
 8004ff2:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	681a      	ldr	r2, [r3, #0]
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005002:	601a      	str	r2, [r3, #0]
 8005004:	e198      	b.n	8005338 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800500a:	2b01      	cmp	r3, #1
 800500c:	d11b      	bne.n	8005046 <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	681a      	ldr	r2, [r3, #0]
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800501c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800501e:	2300      	movs	r3, #0
 8005020:	61fb      	str	r3, [r7, #28]
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	695b      	ldr	r3, [r3, #20]
 8005028:	61fb      	str	r3, [r7, #28]
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	699b      	ldr	r3, [r3, #24]
 8005030:	61fb      	str	r3, [r7, #28]
 8005032:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	681a      	ldr	r2, [r3, #0]
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005042:	601a      	str	r2, [r3, #0]
 8005044:	e178      	b.n	8005338 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800504a:	2b02      	cmp	r3, #2
 800504c:	d11b      	bne.n	8005086 <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	681a      	ldr	r2, [r3, #0]
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800505c:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	681a      	ldr	r2, [r3, #0]
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800506c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800506e:	2300      	movs	r3, #0
 8005070:	61bb      	str	r3, [r7, #24]
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	695b      	ldr	r3, [r3, #20]
 8005078:	61bb      	str	r3, [r7, #24]
 800507a:	68fb      	ldr	r3, [r7, #12]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	699b      	ldr	r3, [r3, #24]
 8005080:	61bb      	str	r3, [r7, #24]
 8005082:	69bb      	ldr	r3, [r7, #24]
 8005084:	e158      	b.n	8005338 <HAL_I2C_Master_Receive+0x430>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005086:	68fb      	ldr	r3, [r7, #12]
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	681a      	ldr	r2, [r3, #0]
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8005094:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005096:	2300      	movs	r3, #0
 8005098:	617b      	str	r3, [r7, #20]
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	695b      	ldr	r3, [r3, #20]
 80050a0:	617b      	str	r3, [r7, #20]
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	699b      	ldr	r3, [r3, #24]
 80050a8:	617b      	str	r3, [r7, #20]
 80050aa:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80050ac:	e144      	b.n	8005338 <HAL_I2C_Master_Receive+0x430>
    {
      if (hi2c->XferSize <= 3U)
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80050b2:	2b03      	cmp	r3, #3
 80050b4:	f200 80f1 	bhi.w	800529a <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80050bc:	2b01      	cmp	r3, #1
 80050be:	d123      	bne.n	8005108 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80050c0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80050c2:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80050c4:	68f8      	ldr	r0, [r7, #12]
 80050c6:	f002 f927 	bl	8007318 <I2C_WaitOnRXNEFlagUntilTimeout>
 80050ca:	4603      	mov	r3, r0
 80050cc:	2b00      	cmp	r3, #0
 80050ce:	d001      	beq.n	80050d4 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 80050d0:	2301      	movs	r3, #1
 80050d2:	e145      	b.n	8005360 <HAL_I2C_Master_Receive+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	691a      	ldr	r2, [r3, #16]
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050de:	b2d2      	uxtb	r2, r2
 80050e0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80050e2:	68fb      	ldr	r3, [r7, #12]
 80050e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050e6:	1c5a      	adds	r2, r3, #1
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80050ec:	68fb      	ldr	r3, [r7, #12]
 80050ee:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80050f0:	3b01      	subs	r3, #1
 80050f2:	b29a      	uxth	r2, r3
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80050fc:	b29b      	uxth	r3, r3
 80050fe:	3b01      	subs	r3, #1
 8005100:	b29a      	uxth	r2, r3
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005106:	e117      	b.n	8005338 <HAL_I2C_Master_Receive+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800510c:	2b02      	cmp	r3, #2
 800510e:	d14e      	bne.n	80051ae <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005110:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005112:	9300      	str	r3, [sp, #0]
 8005114:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005116:	2200      	movs	r2, #0
 8005118:	4906      	ldr	r1, [pc, #24]	@ (8005134 <HAL_I2C_Master_Receive+0x22c>)
 800511a:	68f8      	ldr	r0, [r7, #12]
 800511c:	f001 ff20 	bl	8006f60 <I2C_WaitOnFlagUntilTimeout>
 8005120:	4603      	mov	r3, r0
 8005122:	2b00      	cmp	r3, #0
 8005124:	d008      	beq.n	8005138 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 8005126:	2301      	movs	r3, #1
 8005128:	e11a      	b.n	8005360 <HAL_I2C_Master_Receive+0x458>
 800512a:	bf00      	nop
 800512c:	00100002 	.word	0x00100002
 8005130:	ffff0000 	.word	0xffff0000
 8005134:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	681a      	ldr	r2, [r3, #0]
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005146:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	691a      	ldr	r2, [r3, #16]
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005152:	b2d2      	uxtb	r2, r2
 8005154:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005156:	68fb      	ldr	r3, [r7, #12]
 8005158:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800515a:	1c5a      	adds	r2, r3, #1
 800515c:	68fb      	ldr	r3, [r7, #12]
 800515e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005164:	3b01      	subs	r3, #1
 8005166:	b29a      	uxth	r2, r3
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005170:	b29b      	uxth	r3, r3
 8005172:	3b01      	subs	r3, #1
 8005174:	b29a      	uxth	r2, r3
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	691a      	ldr	r2, [r3, #16]
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005184:	b2d2      	uxtb	r2, r2
 8005186:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800518c:	1c5a      	adds	r2, r3, #1
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005192:	68fb      	ldr	r3, [r7, #12]
 8005194:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005196:	3b01      	subs	r3, #1
 8005198:	b29a      	uxth	r2, r3
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80051a2:	b29b      	uxth	r3, r3
 80051a4:	3b01      	subs	r3, #1
 80051a6:	b29a      	uxth	r2, r3
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80051ac:	e0c4      	b.n	8005338 <HAL_I2C_Master_Receive+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80051ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051b0:	9300      	str	r3, [sp, #0]
 80051b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80051b4:	2200      	movs	r2, #0
 80051b6:	496c      	ldr	r1, [pc, #432]	@ (8005368 <HAL_I2C_Master_Receive+0x460>)
 80051b8:	68f8      	ldr	r0, [r7, #12]
 80051ba:	f001 fed1 	bl	8006f60 <I2C_WaitOnFlagUntilTimeout>
 80051be:	4603      	mov	r3, r0
 80051c0:	2b00      	cmp	r3, #0
 80051c2:	d001      	beq.n	80051c8 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 80051c4:	2301      	movs	r3, #1
 80051c6:	e0cb      	b.n	8005360 <HAL_I2C_Master_Receive+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	681a      	ldr	r2, [r3, #0]
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80051d6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	691a      	ldr	r2, [r3, #16]
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051e2:	b2d2      	uxtb	r2, r2
 80051e4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051ea:	1c5a      	adds	r2, r3, #1
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80051f4:	3b01      	subs	r3, #1
 80051f6:	b29a      	uxth	r2, r3
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005200:	b29b      	uxth	r3, r3
 8005202:	3b01      	subs	r3, #1
 8005204:	b29a      	uxth	r2, r3
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800520a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800520c:	9300      	str	r3, [sp, #0]
 800520e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005210:	2200      	movs	r2, #0
 8005212:	4955      	ldr	r1, [pc, #340]	@ (8005368 <HAL_I2C_Master_Receive+0x460>)
 8005214:	68f8      	ldr	r0, [r7, #12]
 8005216:	f001 fea3 	bl	8006f60 <I2C_WaitOnFlagUntilTimeout>
 800521a:	4603      	mov	r3, r0
 800521c:	2b00      	cmp	r3, #0
 800521e:	d001      	beq.n	8005224 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8005220:	2301      	movs	r3, #1
 8005222:	e09d      	b.n	8005360 <HAL_I2C_Master_Receive+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	681a      	ldr	r2, [r3, #0]
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005232:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	691a      	ldr	r2, [r3, #16]
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800523e:	b2d2      	uxtb	r2, r2
 8005240:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005246:	1c5a      	adds	r2, r3, #1
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005250:	3b01      	subs	r3, #1
 8005252:	b29a      	uxth	r2, r3
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800525c:	b29b      	uxth	r3, r3
 800525e:	3b01      	subs	r3, #1
 8005260:	b29a      	uxth	r2, r3
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	691a      	ldr	r2, [r3, #16]
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005270:	b2d2      	uxtb	r2, r2
 8005272:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005278:	1c5a      	adds	r2, r3, #1
 800527a:	68fb      	ldr	r3, [r7, #12]
 800527c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005282:	3b01      	subs	r3, #1
 8005284:	b29a      	uxth	r2, r3
 8005286:	68fb      	ldr	r3, [r7, #12]
 8005288:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800528e:	b29b      	uxth	r3, r3
 8005290:	3b01      	subs	r3, #1
 8005292:	b29a      	uxth	r2, r3
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005298:	e04e      	b.n	8005338 <HAL_I2C_Master_Receive+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800529a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800529c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800529e:	68f8      	ldr	r0, [r7, #12]
 80052a0:	f002 f83a 	bl	8007318 <I2C_WaitOnRXNEFlagUntilTimeout>
 80052a4:	4603      	mov	r3, r0
 80052a6:	2b00      	cmp	r3, #0
 80052a8:	d001      	beq.n	80052ae <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 80052aa:	2301      	movs	r3, #1
 80052ac:	e058      	b.n	8005360 <HAL_I2C_Master_Receive+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80052ae:	68fb      	ldr	r3, [r7, #12]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	691a      	ldr	r2, [r3, #16]
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052b8:	b2d2      	uxtb	r2, r2
 80052ba:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052c0:	1c5a      	adds	r2, r3, #1
 80052c2:	68fb      	ldr	r3, [r7, #12]
 80052c4:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80052ca:	3b01      	subs	r3, #1
 80052cc:	b29a      	uxth	r2, r3
 80052ce:	68fb      	ldr	r3, [r7, #12]
 80052d0:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80052d6:	b29b      	uxth	r3, r3
 80052d8:	3b01      	subs	r3, #1
 80052da:	b29a      	uxth	r2, r3
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	695b      	ldr	r3, [r3, #20]
 80052e6:	f003 0304 	and.w	r3, r3, #4
 80052ea:	2b04      	cmp	r3, #4
 80052ec:	d124      	bne.n	8005338 <HAL_I2C_Master_Receive+0x430>
        {

          if (hi2c->XferSize == 3U)
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80052f2:	2b03      	cmp	r3, #3
 80052f4:	d107      	bne.n	8005306 <HAL_I2C_Master_Receive+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	681a      	ldr	r2, [r3, #0]
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005304:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	691a      	ldr	r2, [r3, #16]
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005310:	b2d2      	uxtb	r2, r2
 8005312:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005318:	1c5a      	adds	r2, r3, #1
 800531a:	68fb      	ldr	r3, [r7, #12]
 800531c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005322:	3b01      	subs	r3, #1
 8005324:	b29a      	uxth	r2, r3
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800532e:	b29b      	uxth	r3, r3
 8005330:	3b01      	subs	r3, #1
 8005332:	b29a      	uxth	r2, r3
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800533c:	2b00      	cmp	r3, #0
 800533e:	f47f aeb6 	bne.w	80050ae <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	2220      	movs	r2, #32
 8005346:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800534a:	68fb      	ldr	r3, [r7, #12]
 800534c:	2200      	movs	r2, #0
 800534e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	2200      	movs	r2, #0
 8005356:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800535a:	2300      	movs	r3, #0
 800535c:	e000      	b.n	8005360 <HAL_I2C_Master_Receive+0x458>
  }
  else
  {
    return HAL_BUSY;
 800535e:	2302      	movs	r3, #2
  }
}
 8005360:	4618      	mov	r0, r3
 8005362:	3728      	adds	r7, #40	@ 0x28
 8005364:	46bd      	mov	sp, r7
 8005366:	bd80      	pop	{r7, pc}
 8005368:	00010004 	.word	0x00010004

0800536c <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 800536c:	b580      	push	{r7, lr}
 800536e:	b088      	sub	sp, #32
 8005370:	af00      	add	r7, sp, #0
 8005372:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 8005374:	2300      	movs	r3, #0
 8005376:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	685b      	ldr	r3, [r3, #4]
 800537e:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005384:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800538c:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005394:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8005396:	7bfb      	ldrb	r3, [r7, #15]
 8005398:	2b10      	cmp	r3, #16
 800539a:	d003      	beq.n	80053a4 <HAL_I2C_EV_IRQHandler+0x38>
 800539c:	7bfb      	ldrb	r3, [r7, #15]
 800539e:	2b40      	cmp	r3, #64	@ 0x40
 80053a0:	f040 80c1 	bne.w	8005526 <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	699b      	ldr	r3, [r3, #24]
 80053aa:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	695b      	ldr	r3, [r3, #20]
 80053b2:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 80053b4:	69fb      	ldr	r3, [r7, #28]
 80053b6:	f003 0301 	and.w	r3, r3, #1
 80053ba:	2b00      	cmp	r3, #0
 80053bc:	d10d      	bne.n	80053da <HAL_I2C_EV_IRQHandler+0x6e>
 80053be:	693b      	ldr	r3, [r7, #16]
 80053c0:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 80053c4:	d003      	beq.n	80053ce <HAL_I2C_EV_IRQHandler+0x62>
 80053c6:	693b      	ldr	r3, [r7, #16]
 80053c8:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 80053cc:	d101      	bne.n	80053d2 <HAL_I2C_EV_IRQHandler+0x66>
 80053ce:	2301      	movs	r3, #1
 80053d0:	e000      	b.n	80053d4 <HAL_I2C_EV_IRQHandler+0x68>
 80053d2:	2300      	movs	r3, #0
 80053d4:	2b01      	cmp	r3, #1
 80053d6:	f000 8132 	beq.w	800563e <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80053da:	69fb      	ldr	r3, [r7, #28]
 80053dc:	f003 0301 	and.w	r3, r3, #1
 80053e0:	2b00      	cmp	r3, #0
 80053e2:	d00c      	beq.n	80053fe <HAL_I2C_EV_IRQHandler+0x92>
 80053e4:	697b      	ldr	r3, [r7, #20]
 80053e6:	0a5b      	lsrs	r3, r3, #9
 80053e8:	f003 0301 	and.w	r3, r3, #1
 80053ec:	2b00      	cmp	r3, #0
 80053ee:	d006      	beq.n	80053fe <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 80053f0:	6878      	ldr	r0, [r7, #4]
 80053f2:	f002 f81d 	bl	8007430 <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 80053f6:	6878      	ldr	r0, [r7, #4]
 80053f8:	f000 fd9b 	bl	8005f32 <I2C_Master_SB>
 80053fc:	e092      	b.n	8005524 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80053fe:	69fb      	ldr	r3, [r7, #28]
 8005400:	08db      	lsrs	r3, r3, #3
 8005402:	f003 0301 	and.w	r3, r3, #1
 8005406:	2b00      	cmp	r3, #0
 8005408:	d009      	beq.n	800541e <HAL_I2C_EV_IRQHandler+0xb2>
 800540a:	697b      	ldr	r3, [r7, #20]
 800540c:	0a5b      	lsrs	r3, r3, #9
 800540e:	f003 0301 	and.w	r3, r3, #1
 8005412:	2b00      	cmp	r3, #0
 8005414:	d003      	beq.n	800541e <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 8005416:	6878      	ldr	r0, [r7, #4]
 8005418:	f000 fe11 	bl	800603e <I2C_Master_ADD10>
 800541c:	e082      	b.n	8005524 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800541e:	69fb      	ldr	r3, [r7, #28]
 8005420:	085b      	lsrs	r3, r3, #1
 8005422:	f003 0301 	and.w	r3, r3, #1
 8005426:	2b00      	cmp	r3, #0
 8005428:	d009      	beq.n	800543e <HAL_I2C_EV_IRQHandler+0xd2>
 800542a:	697b      	ldr	r3, [r7, #20]
 800542c:	0a5b      	lsrs	r3, r3, #9
 800542e:	f003 0301 	and.w	r3, r3, #1
 8005432:	2b00      	cmp	r3, #0
 8005434:	d003      	beq.n	800543e <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 8005436:	6878      	ldr	r0, [r7, #4]
 8005438:	f000 fe2b 	bl	8006092 <I2C_Master_ADDR>
 800543c:	e072      	b.n	8005524 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 800543e:	69bb      	ldr	r3, [r7, #24]
 8005440:	089b      	lsrs	r3, r3, #2
 8005442:	f003 0301 	and.w	r3, r3, #1
 8005446:	2b00      	cmp	r3, #0
 8005448:	d03b      	beq.n	80054c2 <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	685b      	ldr	r3, [r3, #4]
 8005450:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005454:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005458:	f000 80f3 	beq.w	8005642 <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800545c:	69fb      	ldr	r3, [r7, #28]
 800545e:	09db      	lsrs	r3, r3, #7
 8005460:	f003 0301 	and.w	r3, r3, #1
 8005464:	2b00      	cmp	r3, #0
 8005466:	d00f      	beq.n	8005488 <HAL_I2C_EV_IRQHandler+0x11c>
 8005468:	697b      	ldr	r3, [r7, #20]
 800546a:	0a9b      	lsrs	r3, r3, #10
 800546c:	f003 0301 	and.w	r3, r3, #1
 8005470:	2b00      	cmp	r3, #0
 8005472:	d009      	beq.n	8005488 <HAL_I2C_EV_IRQHandler+0x11c>
 8005474:	69fb      	ldr	r3, [r7, #28]
 8005476:	089b      	lsrs	r3, r3, #2
 8005478:	f003 0301 	and.w	r3, r3, #1
 800547c:	2b00      	cmp	r3, #0
 800547e:	d103      	bne.n	8005488 <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 8005480:	6878      	ldr	r0, [r7, #4]
 8005482:	f000 f9f3 	bl	800586c <I2C_MasterTransmit_TXE>
 8005486:	e04d      	b.n	8005524 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005488:	69fb      	ldr	r3, [r7, #28]
 800548a:	089b      	lsrs	r3, r3, #2
 800548c:	f003 0301 	and.w	r3, r3, #1
 8005490:	2b00      	cmp	r3, #0
 8005492:	f000 80d6 	beq.w	8005642 <HAL_I2C_EV_IRQHandler+0x2d6>
 8005496:	697b      	ldr	r3, [r7, #20]
 8005498:	0a5b      	lsrs	r3, r3, #9
 800549a:	f003 0301 	and.w	r3, r3, #1
 800549e:	2b00      	cmp	r3, #0
 80054a0:	f000 80cf 	beq.w	8005642 <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 80054a4:	7bbb      	ldrb	r3, [r7, #14]
 80054a6:	2b21      	cmp	r3, #33	@ 0x21
 80054a8:	d103      	bne.n	80054b2 <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 80054aa:	6878      	ldr	r0, [r7, #4]
 80054ac:	f000 fa7a 	bl	80059a4 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80054b0:	e0c7      	b.n	8005642 <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 80054b2:	7bfb      	ldrb	r3, [r7, #15]
 80054b4:	2b40      	cmp	r3, #64	@ 0x40
 80054b6:	f040 80c4 	bne.w	8005642 <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 80054ba:	6878      	ldr	r0, [r7, #4]
 80054bc:	f000 fae8 	bl	8005a90 <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80054c0:	e0bf      	b.n	8005642 <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	685b      	ldr	r3, [r3, #4]
 80054c8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80054cc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80054d0:	f000 80b7 	beq.w	8005642 <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80054d4:	69fb      	ldr	r3, [r7, #28]
 80054d6:	099b      	lsrs	r3, r3, #6
 80054d8:	f003 0301 	and.w	r3, r3, #1
 80054dc:	2b00      	cmp	r3, #0
 80054de:	d00f      	beq.n	8005500 <HAL_I2C_EV_IRQHandler+0x194>
 80054e0:	697b      	ldr	r3, [r7, #20]
 80054e2:	0a9b      	lsrs	r3, r3, #10
 80054e4:	f003 0301 	and.w	r3, r3, #1
 80054e8:	2b00      	cmp	r3, #0
 80054ea:	d009      	beq.n	8005500 <HAL_I2C_EV_IRQHandler+0x194>
 80054ec:	69fb      	ldr	r3, [r7, #28]
 80054ee:	089b      	lsrs	r3, r3, #2
 80054f0:	f003 0301 	and.w	r3, r3, #1
 80054f4:	2b00      	cmp	r3, #0
 80054f6:	d103      	bne.n	8005500 <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 80054f8:	6878      	ldr	r0, [r7, #4]
 80054fa:	f000 fb61 	bl	8005bc0 <I2C_MasterReceive_RXNE>
 80054fe:	e011      	b.n	8005524 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005500:	69fb      	ldr	r3, [r7, #28]
 8005502:	089b      	lsrs	r3, r3, #2
 8005504:	f003 0301 	and.w	r3, r3, #1
 8005508:	2b00      	cmp	r3, #0
 800550a:	f000 809a 	beq.w	8005642 <HAL_I2C_EV_IRQHandler+0x2d6>
 800550e:	697b      	ldr	r3, [r7, #20]
 8005510:	0a5b      	lsrs	r3, r3, #9
 8005512:	f003 0301 	and.w	r3, r3, #1
 8005516:	2b00      	cmp	r3, #0
 8005518:	f000 8093 	beq.w	8005642 <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 800551c:	6878      	ldr	r0, [r7, #4]
 800551e:	f000 fc17 	bl	8005d50 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005522:	e08e      	b.n	8005642 <HAL_I2C_EV_IRQHandler+0x2d6>
 8005524:	e08d      	b.n	8005642 <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800552a:	2b00      	cmp	r3, #0
 800552c:	d004      	beq.n	8005538 <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	695b      	ldr	r3, [r3, #20]
 8005534:	61fb      	str	r3, [r7, #28]
 8005536:	e007      	b.n	8005548 <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	699b      	ldr	r3, [r3, #24]
 800553e:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	695b      	ldr	r3, [r3, #20]
 8005546:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005548:	69fb      	ldr	r3, [r7, #28]
 800554a:	085b      	lsrs	r3, r3, #1
 800554c:	f003 0301 	and.w	r3, r3, #1
 8005550:	2b00      	cmp	r3, #0
 8005552:	d012      	beq.n	800557a <HAL_I2C_EV_IRQHandler+0x20e>
 8005554:	697b      	ldr	r3, [r7, #20]
 8005556:	0a5b      	lsrs	r3, r3, #9
 8005558:	f003 0301 	and.w	r3, r3, #1
 800555c:	2b00      	cmp	r3, #0
 800555e:	d00c      	beq.n	800557a <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005564:	2b00      	cmp	r3, #0
 8005566:	d003      	beq.n	8005570 <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	699b      	ldr	r3, [r3, #24]
 800556e:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 8005570:	69b9      	ldr	r1, [r7, #24]
 8005572:	6878      	ldr	r0, [r7, #4]
 8005574:	f000 ffdc 	bl	8006530 <I2C_Slave_ADDR>
 8005578:	e066      	b.n	8005648 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800557a:	69fb      	ldr	r3, [r7, #28]
 800557c:	091b      	lsrs	r3, r3, #4
 800557e:	f003 0301 	and.w	r3, r3, #1
 8005582:	2b00      	cmp	r3, #0
 8005584:	d009      	beq.n	800559a <HAL_I2C_EV_IRQHandler+0x22e>
 8005586:	697b      	ldr	r3, [r7, #20]
 8005588:	0a5b      	lsrs	r3, r3, #9
 800558a:	f003 0301 	and.w	r3, r3, #1
 800558e:	2b00      	cmp	r3, #0
 8005590:	d003      	beq.n	800559a <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 8005592:	6878      	ldr	r0, [r7, #4]
 8005594:	f001 f816 	bl	80065c4 <I2C_Slave_STOPF>
 8005598:	e056      	b.n	8005648 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800559a:	7bbb      	ldrb	r3, [r7, #14]
 800559c:	2b21      	cmp	r3, #33	@ 0x21
 800559e:	d002      	beq.n	80055a6 <HAL_I2C_EV_IRQHandler+0x23a>
 80055a0:	7bbb      	ldrb	r3, [r7, #14]
 80055a2:	2b29      	cmp	r3, #41	@ 0x29
 80055a4:	d125      	bne.n	80055f2 <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80055a6:	69fb      	ldr	r3, [r7, #28]
 80055a8:	09db      	lsrs	r3, r3, #7
 80055aa:	f003 0301 	and.w	r3, r3, #1
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	d00f      	beq.n	80055d2 <HAL_I2C_EV_IRQHandler+0x266>
 80055b2:	697b      	ldr	r3, [r7, #20]
 80055b4:	0a9b      	lsrs	r3, r3, #10
 80055b6:	f003 0301 	and.w	r3, r3, #1
 80055ba:	2b00      	cmp	r3, #0
 80055bc:	d009      	beq.n	80055d2 <HAL_I2C_EV_IRQHandler+0x266>
 80055be:	69fb      	ldr	r3, [r7, #28]
 80055c0:	089b      	lsrs	r3, r3, #2
 80055c2:	f003 0301 	and.w	r3, r3, #1
 80055c6:	2b00      	cmp	r3, #0
 80055c8:	d103      	bne.n	80055d2 <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 80055ca:	6878      	ldr	r0, [r7, #4]
 80055cc:	f000 fef2 	bl	80063b4 <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80055d0:	e039      	b.n	8005646 <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80055d2:	69fb      	ldr	r3, [r7, #28]
 80055d4:	089b      	lsrs	r3, r3, #2
 80055d6:	f003 0301 	and.w	r3, r3, #1
 80055da:	2b00      	cmp	r3, #0
 80055dc:	d033      	beq.n	8005646 <HAL_I2C_EV_IRQHandler+0x2da>
 80055de:	697b      	ldr	r3, [r7, #20]
 80055e0:	0a5b      	lsrs	r3, r3, #9
 80055e2:	f003 0301 	and.w	r3, r3, #1
 80055e6:	2b00      	cmp	r3, #0
 80055e8:	d02d      	beq.n	8005646 <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 80055ea:	6878      	ldr	r0, [r7, #4]
 80055ec:	f000 ff1f 	bl	800642e <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80055f0:	e029      	b.n	8005646 <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80055f2:	69fb      	ldr	r3, [r7, #28]
 80055f4:	099b      	lsrs	r3, r3, #6
 80055f6:	f003 0301 	and.w	r3, r3, #1
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	d00f      	beq.n	800561e <HAL_I2C_EV_IRQHandler+0x2b2>
 80055fe:	697b      	ldr	r3, [r7, #20]
 8005600:	0a9b      	lsrs	r3, r3, #10
 8005602:	f003 0301 	and.w	r3, r3, #1
 8005606:	2b00      	cmp	r3, #0
 8005608:	d009      	beq.n	800561e <HAL_I2C_EV_IRQHandler+0x2b2>
 800560a:	69fb      	ldr	r3, [r7, #28]
 800560c:	089b      	lsrs	r3, r3, #2
 800560e:	f003 0301 	and.w	r3, r3, #1
 8005612:	2b00      	cmp	r3, #0
 8005614:	d103      	bne.n	800561e <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 8005616:	6878      	ldr	r0, [r7, #4]
 8005618:	f000 ff2a 	bl	8006470 <I2C_SlaveReceive_RXNE>
 800561c:	e014      	b.n	8005648 <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800561e:	69fb      	ldr	r3, [r7, #28]
 8005620:	089b      	lsrs	r3, r3, #2
 8005622:	f003 0301 	and.w	r3, r3, #1
 8005626:	2b00      	cmp	r3, #0
 8005628:	d00e      	beq.n	8005648 <HAL_I2C_EV_IRQHandler+0x2dc>
 800562a:	697b      	ldr	r3, [r7, #20]
 800562c:	0a5b      	lsrs	r3, r3, #9
 800562e:	f003 0301 	and.w	r3, r3, #1
 8005632:	2b00      	cmp	r3, #0
 8005634:	d008      	beq.n	8005648 <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 8005636:	6878      	ldr	r0, [r7, #4]
 8005638:	f000 ff58 	bl	80064ec <I2C_SlaveReceive_BTF>
 800563c:	e004      	b.n	8005648 <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 800563e:	bf00      	nop
 8005640:	e002      	b.n	8005648 <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005642:	bf00      	nop
 8005644:	e000      	b.n	8005648 <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8005646:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 8005648:	3720      	adds	r7, #32
 800564a:	46bd      	mov	sp, r7
 800564c:	bd80      	pop	{r7, pc}

0800564e <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 800564e:	b580      	push	{r7, lr}
 8005650:	b08a      	sub	sp, #40	@ 0x28
 8005652:	af00      	add	r7, sp, #0
 8005654:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	695b      	ldr	r3, [r3, #20]
 800565c:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	685b      	ldr	r3, [r3, #4]
 8005664:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 8005666:	2300      	movs	r3, #0
 8005668:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005670:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8005672:	6a3b      	ldr	r3, [r7, #32]
 8005674:	0a1b      	lsrs	r3, r3, #8
 8005676:	f003 0301 	and.w	r3, r3, #1
 800567a:	2b00      	cmp	r3, #0
 800567c:	d00e      	beq.n	800569c <HAL_I2C_ER_IRQHandler+0x4e>
 800567e:	69fb      	ldr	r3, [r7, #28]
 8005680:	0a1b      	lsrs	r3, r3, #8
 8005682:	f003 0301 	and.w	r3, r3, #1
 8005686:	2b00      	cmp	r3, #0
 8005688:	d008      	beq.n	800569c <HAL_I2C_ER_IRQHandler+0x4e>
  {
    error |= HAL_I2C_ERROR_BERR;
 800568a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800568c:	f043 0301 	orr.w	r3, r3, #1
 8005690:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800569a:	615a      	str	r2, [r3, #20]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 800569c:	6a3b      	ldr	r3, [r7, #32]
 800569e:	0a5b      	lsrs	r3, r3, #9
 80056a0:	f003 0301 	and.w	r3, r3, #1
 80056a4:	2b00      	cmp	r3, #0
 80056a6:	d00e      	beq.n	80056c6 <HAL_I2C_ER_IRQHandler+0x78>
 80056a8:	69fb      	ldr	r3, [r7, #28]
 80056aa:	0a1b      	lsrs	r3, r3, #8
 80056ac:	f003 0301 	and.w	r3, r3, #1
 80056b0:	2b00      	cmp	r3, #0
 80056b2:	d008      	beq.n	80056c6 <HAL_I2C_ER_IRQHandler+0x78>
  {
    error |= HAL_I2C_ERROR_ARLO;
 80056b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056b6:	f043 0302 	orr.w	r3, r3, #2
 80056ba:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	f46f 7200 	mvn.w	r2, #512	@ 0x200
 80056c4:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80056c6:	6a3b      	ldr	r3, [r7, #32]
 80056c8:	0a9b      	lsrs	r3, r3, #10
 80056ca:	f003 0301 	and.w	r3, r3, #1
 80056ce:	2b00      	cmp	r3, #0
 80056d0:	d03f      	beq.n	8005752 <HAL_I2C_ER_IRQHandler+0x104>
 80056d2:	69fb      	ldr	r3, [r7, #28]
 80056d4:	0a1b      	lsrs	r3, r3, #8
 80056d6:	f003 0301 	and.w	r3, r3, #1
 80056da:	2b00      	cmp	r3, #0
 80056dc:	d039      	beq.n	8005752 <HAL_I2C_ER_IRQHandler+0x104>
  {
    tmp1 = CurrentMode;
 80056de:	7efb      	ldrb	r3, [r7, #27]
 80056e0:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80056e6:	b29b      	uxth	r3, r3
 80056e8:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80056f0:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80056f6:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 80056f8:	7ebb      	ldrb	r3, [r7, #26]
 80056fa:	2b20      	cmp	r3, #32
 80056fc:	d112      	bne.n	8005724 <HAL_I2C_ER_IRQHandler+0xd6>
 80056fe:	697b      	ldr	r3, [r7, #20]
 8005700:	2b00      	cmp	r3, #0
 8005702:	d10f      	bne.n	8005724 <HAL_I2C_ER_IRQHandler+0xd6>
 8005704:	7cfb      	ldrb	r3, [r7, #19]
 8005706:	2b21      	cmp	r3, #33	@ 0x21
 8005708:	d008      	beq.n	800571c <HAL_I2C_ER_IRQHandler+0xce>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 800570a:	7cfb      	ldrb	r3, [r7, #19]
 800570c:	2b29      	cmp	r3, #41	@ 0x29
 800570e:	d005      	beq.n	800571c <HAL_I2C_ER_IRQHandler+0xce>
 8005710:	7cfb      	ldrb	r3, [r7, #19]
 8005712:	2b28      	cmp	r3, #40	@ 0x28
 8005714:	d106      	bne.n	8005724 <HAL_I2C_ER_IRQHandler+0xd6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	2b21      	cmp	r3, #33	@ 0x21
 800571a:	d103      	bne.n	8005724 <HAL_I2C_ER_IRQHandler+0xd6>
    {
      I2C_Slave_AF(hi2c);
 800571c:	6878      	ldr	r0, [r7, #4]
 800571e:	f001 f881 	bl	8006824 <I2C_Slave_AF>
 8005722:	e016      	b.n	8005752 <HAL_I2C_ER_IRQHandler+0x104>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800572c:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 800572e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005730:	f043 0304 	orr.w	r3, r3, #4
 8005734:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8005736:	7efb      	ldrb	r3, [r7, #27]
 8005738:	2b10      	cmp	r3, #16
 800573a:	d002      	beq.n	8005742 <HAL_I2C_ER_IRQHandler+0xf4>
 800573c:	7efb      	ldrb	r3, [r7, #27]
 800573e:	2b40      	cmp	r3, #64	@ 0x40
 8005740:	d107      	bne.n	8005752 <HAL_I2C_ER_IRQHandler+0x104>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	681a      	ldr	r2, [r3, #0]
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005750:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8005752:	6a3b      	ldr	r3, [r7, #32]
 8005754:	0adb      	lsrs	r3, r3, #11
 8005756:	f003 0301 	and.w	r3, r3, #1
 800575a:	2b00      	cmp	r3, #0
 800575c:	d00e      	beq.n	800577c <HAL_I2C_ER_IRQHandler+0x12e>
 800575e:	69fb      	ldr	r3, [r7, #28]
 8005760:	0a1b      	lsrs	r3, r3, #8
 8005762:	f003 0301 	and.w	r3, r3, #1
 8005766:	2b00      	cmp	r3, #0
 8005768:	d008      	beq.n	800577c <HAL_I2C_ER_IRQHandler+0x12e>
  {
    error |= HAL_I2C_ERROR_OVR;
 800576a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800576c:	f043 0308 	orr.w	r3, r3, #8
 8005770:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	f46f 6200 	mvn.w	r2, #2048	@ 0x800
 800577a:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 800577c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800577e:	2b00      	cmp	r3, #0
 8005780:	d008      	beq.n	8005794 <HAL_I2C_ER_IRQHandler+0x146>
  {
    hi2c->ErrorCode |= error;
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005786:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005788:	431a      	orrs	r2, r3
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	641a      	str	r2, [r3, #64]	@ 0x40
    I2C_ITError(hi2c);
 800578e:	6878      	ldr	r0, [r7, #4]
 8005790:	f001 f8bc 	bl	800690c <I2C_ITError>
  }
}
 8005794:	bf00      	nop
 8005796:	3728      	adds	r7, #40	@ 0x28
 8005798:	46bd      	mov	sp, r7
 800579a:	bd80      	pop	{r7, pc}

0800579c <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800579c:	b480      	push	{r7}
 800579e:	b083      	sub	sp, #12
 80057a0:	af00      	add	r7, sp, #0
 80057a2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 80057a4:	bf00      	nop
 80057a6:	370c      	adds	r7, #12
 80057a8:	46bd      	mov	sp, r7
 80057aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057ae:	4770      	bx	lr

080057b0 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80057b0:	b480      	push	{r7}
 80057b2:	b083      	sub	sp, #12
 80057b4:	af00      	add	r7, sp, #0
 80057b6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 80057b8:	bf00      	nop
 80057ba:	370c      	adds	r7, #12
 80057bc:	46bd      	mov	sp, r7
 80057be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057c2:	4770      	bx	lr

080057c4 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80057c4:	b480      	push	{r7}
 80057c6:	b083      	sub	sp, #12
 80057c8:	af00      	add	r7, sp, #0
 80057ca:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 80057cc:	bf00      	nop
 80057ce:	370c      	adds	r7, #12
 80057d0:	46bd      	mov	sp, r7
 80057d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057d6:	4770      	bx	lr

080057d8 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80057d8:	b480      	push	{r7}
 80057da:	b083      	sub	sp, #12
 80057dc:	af00      	add	r7, sp, #0
 80057de:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 80057e0:	bf00      	nop
 80057e2:	370c      	adds	r7, #12
 80057e4:	46bd      	mov	sp, r7
 80057e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057ea:	4770      	bx	lr

080057ec <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 80057ec:	b480      	push	{r7}
 80057ee:	b083      	sub	sp, #12
 80057f0:	af00      	add	r7, sp, #0
 80057f2:	6078      	str	r0, [r7, #4]
 80057f4:	460b      	mov	r3, r1
 80057f6:	70fb      	strb	r3, [r7, #3]
 80057f8:	4613      	mov	r3, r2
 80057fa:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 80057fc:	bf00      	nop
 80057fe:	370c      	adds	r7, #12
 8005800:	46bd      	mov	sp, r7
 8005802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005806:	4770      	bx	lr

08005808 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005808:	b480      	push	{r7}
 800580a:	b083      	sub	sp, #12
 800580c:	af00      	add	r7, sp, #0
 800580e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8005810:	bf00      	nop
 8005812:	370c      	adds	r7, #12
 8005814:	46bd      	mov	sp, r7
 8005816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800581a:	4770      	bx	lr

0800581c <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800581c:	b480      	push	{r7}
 800581e:	b083      	sub	sp, #12
 8005820:	af00      	add	r7, sp, #0
 8005822:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8005824:	bf00      	nop
 8005826:	370c      	adds	r7, #12
 8005828:	46bd      	mov	sp, r7
 800582a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800582e:	4770      	bx	lr

08005830 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005830:	b480      	push	{r7}
 8005832:	b083      	sub	sp, #12
 8005834:	af00      	add	r7, sp, #0
 8005836:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8005838:	bf00      	nop
 800583a:	370c      	adds	r7, #12
 800583c:	46bd      	mov	sp, r7
 800583e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005842:	4770      	bx	lr

08005844 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8005844:	b480      	push	{r7}
 8005846:	b083      	sub	sp, #12
 8005848:	af00      	add	r7, sp, #0
 800584a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 800584c:	bf00      	nop
 800584e:	370c      	adds	r7, #12
 8005850:	46bd      	mov	sp, r7
 8005852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005856:	4770      	bx	lr

08005858 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005858:	b480      	push	{r7}
 800585a:	b083      	sub	sp, #12
 800585c:	af00      	add	r7, sp, #0
 800585e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8005860:	bf00      	nop
 8005862:	370c      	adds	r7, #12
 8005864:	46bd      	mov	sp, r7
 8005866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800586a:	4770      	bx	lr

0800586c <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 800586c:	b580      	push	{r7, lr}
 800586e:	b084      	sub	sp, #16
 8005870:	af00      	add	r7, sp, #0
 8005872:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800587a:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005882:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005888:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800588e:	2b00      	cmp	r3, #0
 8005890:	d150      	bne.n	8005934 <I2C_MasterTransmit_TXE+0xc8>
 8005892:	7bfb      	ldrb	r3, [r7, #15]
 8005894:	2b21      	cmp	r3, #33	@ 0x21
 8005896:	d14d      	bne.n	8005934 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8005898:	68bb      	ldr	r3, [r7, #8]
 800589a:	2b08      	cmp	r3, #8
 800589c:	d01d      	beq.n	80058da <I2C_MasterTransmit_TXE+0x6e>
 800589e:	68bb      	ldr	r3, [r7, #8]
 80058a0:	2b20      	cmp	r3, #32
 80058a2:	d01a      	beq.n	80058da <I2C_MasterTransmit_TXE+0x6e>
 80058a4:	68bb      	ldr	r3, [r7, #8]
 80058a6:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80058aa:	d016      	beq.n	80058da <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	685a      	ldr	r2, [r3, #4]
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80058ba:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	2211      	movs	r2, #17
 80058c0:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	2200      	movs	r2, #0
 80058c6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	2220      	movs	r2, #32
 80058ce:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 80058d2:	6878      	ldr	r0, [r7, #4]
 80058d4:	f7ff ff62 	bl	800579c <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80058d8:	e060      	b.n	800599c <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	685a      	ldr	r2, [r3, #4]
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80058e8:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	681a      	ldr	r2, [r3, #0]
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80058f8:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	2200      	movs	r2, #0
 80058fe:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	2220      	movs	r2, #32
 8005904:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800590e:	b2db      	uxtb	r3, r3
 8005910:	2b40      	cmp	r3, #64	@ 0x40
 8005912:	d107      	bne.n	8005924 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	2200      	movs	r2, #0
 8005918:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 800591c:	6878      	ldr	r0, [r7, #4]
 800591e:	f7ff ff7d 	bl	800581c <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8005922:	e03b      	b.n	800599c <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	2200      	movs	r2, #0
 8005928:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 800592c:	6878      	ldr	r0, [r7, #4]
 800592e:	f7ff ff35 	bl	800579c <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8005932:	e033      	b.n	800599c <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8005934:	7bfb      	ldrb	r3, [r7, #15]
 8005936:	2b21      	cmp	r3, #33	@ 0x21
 8005938:	d005      	beq.n	8005946 <I2C_MasterTransmit_TXE+0xda>
 800593a:	7bbb      	ldrb	r3, [r7, #14]
 800593c:	2b40      	cmp	r3, #64	@ 0x40
 800593e:	d12d      	bne.n	800599c <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8005940:	7bfb      	ldrb	r3, [r7, #15]
 8005942:	2b22      	cmp	r3, #34	@ 0x22
 8005944:	d12a      	bne.n	800599c <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800594a:	b29b      	uxth	r3, r3
 800594c:	2b00      	cmp	r3, #0
 800594e:	d108      	bne.n	8005962 <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	685a      	ldr	r2, [r3, #4]
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800595e:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8005960:	e01c      	b.n	800599c <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005968:	b2db      	uxtb	r3, r3
 800596a:	2b40      	cmp	r3, #64	@ 0x40
 800596c:	d103      	bne.n	8005976 <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 800596e:	6878      	ldr	r0, [r7, #4]
 8005970:	f000 f88e 	bl	8005a90 <I2C_MemoryTransmit_TXE_BTF>
}
 8005974:	e012      	b.n	800599c <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800597a:	781a      	ldrb	r2, [r3, #0]
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005986:	1c5a      	adds	r2, r3, #1
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005990:	b29b      	uxth	r3, r3
 8005992:	3b01      	subs	r3, #1
 8005994:	b29a      	uxth	r2, r3
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 800599a:	e7ff      	b.n	800599c <I2C_MasterTransmit_TXE+0x130>
 800599c:	bf00      	nop
 800599e:	3710      	adds	r7, #16
 80059a0:	46bd      	mov	sp, r7
 80059a2:	bd80      	pop	{r7, pc}

080059a4 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 80059a4:	b580      	push	{r7, lr}
 80059a6:	b084      	sub	sp, #16
 80059a8:	af00      	add	r7, sp, #0
 80059aa:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80059b0:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80059b8:	b2db      	uxtb	r3, r3
 80059ba:	2b21      	cmp	r3, #33	@ 0x21
 80059bc:	d164      	bne.n	8005a88 <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80059c2:	b29b      	uxth	r3, r3
 80059c4:	2b00      	cmp	r3, #0
 80059c6:	d012      	beq.n	80059ee <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80059cc:	781a      	ldrb	r2, [r3, #0]
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80059d8:	1c5a      	adds	r2, r3, #1
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80059e2:	b29b      	uxth	r3, r3
 80059e4:	3b01      	subs	r3, #1
 80059e6:	b29a      	uxth	r2, r3
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 80059ec:	e04c      	b.n	8005a88 <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	2b08      	cmp	r3, #8
 80059f2:	d01d      	beq.n	8005a30 <I2C_MasterTransmit_BTF+0x8c>
 80059f4:	68fb      	ldr	r3, [r7, #12]
 80059f6:	2b20      	cmp	r3, #32
 80059f8:	d01a      	beq.n	8005a30 <I2C_MasterTransmit_BTF+0x8c>
 80059fa:	68fb      	ldr	r3, [r7, #12]
 80059fc:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8005a00:	d016      	beq.n	8005a30 <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	685a      	ldr	r2, [r3, #4]
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8005a10:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	2211      	movs	r2, #17
 8005a16:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	2200      	movs	r2, #0
 8005a1c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	2220      	movs	r2, #32
 8005a24:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8005a28:	6878      	ldr	r0, [r7, #4]
 8005a2a:	f7ff feb7 	bl	800579c <HAL_I2C_MasterTxCpltCallback>
}
 8005a2e:	e02b      	b.n	8005a88 <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	685a      	ldr	r2, [r3, #4]
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8005a3e:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	681a      	ldr	r2, [r3, #0]
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005a4e:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	2200      	movs	r2, #0
 8005a54:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	2220      	movs	r2, #32
 8005a5a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005a64:	b2db      	uxtb	r3, r3
 8005a66:	2b40      	cmp	r3, #64	@ 0x40
 8005a68:	d107      	bne.n	8005a7a <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	2200      	movs	r2, #0
 8005a6e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 8005a72:	6878      	ldr	r0, [r7, #4]
 8005a74:	f7ff fed2 	bl	800581c <HAL_I2C_MemTxCpltCallback>
}
 8005a78:	e006      	b.n	8005a88 <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	2200      	movs	r2, #0
 8005a7e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 8005a82:	6878      	ldr	r0, [r7, #4]
 8005a84:	f7ff fe8a 	bl	800579c <HAL_I2C_MasterTxCpltCallback>
}
 8005a88:	bf00      	nop
 8005a8a:	3710      	adds	r7, #16
 8005a8c:	46bd      	mov	sp, r7
 8005a8e:	bd80      	pop	{r7, pc}

08005a90 <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 8005a90:	b580      	push	{r7, lr}
 8005a92:	b084      	sub	sp, #16
 8005a94:	af00      	add	r7, sp, #0
 8005a96:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005a9e:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005aa4:	2b00      	cmp	r3, #0
 8005aa6:	d11d      	bne.n	8005ae4 <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005aac:	2b01      	cmp	r3, #1
 8005aae:	d10b      	bne.n	8005ac8 <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005ab4:	b2da      	uxtb	r2, r3
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005ac0:	1c9a      	adds	r2, r3, #2
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear TXE and BTF flags */
    I2C_Flush_DR(hi2c);
  }
}
 8005ac6:	e077      	b.n	8005bb8 <I2C_MemoryTransmit_TXE_BTF+0x128>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005acc:	b29b      	uxth	r3, r3
 8005ace:	121b      	asrs	r3, r3, #8
 8005ad0:	b2da      	uxtb	r2, r3
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005adc:	1c5a      	adds	r2, r3, #1
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8005ae2:	e069      	b.n	8005bb8 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 1U)
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005ae8:	2b01      	cmp	r3, #1
 8005aea:	d10b      	bne.n	8005b04 <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005af0:	b2da      	uxtb	r2, r3
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005afc:	1c5a      	adds	r2, r3, #1
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8005b02:	e059      	b.n	8005bb8 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 2U)
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005b08:	2b02      	cmp	r3, #2
 8005b0a:	d152      	bne.n	8005bb2 <I2C_MemoryTransmit_TXE_BTF+0x122>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 8005b0c:	7bfb      	ldrb	r3, [r7, #15]
 8005b0e:	2b22      	cmp	r3, #34	@ 0x22
 8005b10:	d10d      	bne.n	8005b2e <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	681a      	ldr	r2, [r3, #0]
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005b20:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005b26:	1c5a      	adds	r2, r3, #1
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8005b2c:	e044      	b.n	8005bb8 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005b32:	b29b      	uxth	r3, r3
 8005b34:	2b00      	cmp	r3, #0
 8005b36:	d015      	beq.n	8005b64 <I2C_MemoryTransmit_TXE_BTF+0xd4>
 8005b38:	7bfb      	ldrb	r3, [r7, #15]
 8005b3a:	2b21      	cmp	r3, #33	@ 0x21
 8005b3c:	d112      	bne.n	8005b64 <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b42:	781a      	ldrb	r2, [r3, #0]
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b4e:	1c5a      	adds	r2, r3, #1
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	625a      	str	r2, [r3, #36]	@ 0x24
      hi2c->XferCount--;
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005b58:	b29b      	uxth	r3, r3
 8005b5a:	3b01      	subs	r3, #1
 8005b5c:	b29a      	uxth	r2, r3
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8005b62:	e029      	b.n	8005bb8 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005b68:	b29b      	uxth	r3, r3
 8005b6a:	2b00      	cmp	r3, #0
 8005b6c:	d124      	bne.n	8005bb8 <I2C_MemoryTransmit_TXE_BTF+0x128>
 8005b6e:	7bfb      	ldrb	r3, [r7, #15]
 8005b70:	2b21      	cmp	r3, #33	@ 0x21
 8005b72:	d121      	bne.n	8005bb8 <I2C_MemoryTransmit_TXE_BTF+0x128>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	685a      	ldr	r2, [r3, #4]
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8005b82:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	681a      	ldr	r2, [r3, #0]
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005b92:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	2200      	movs	r2, #0
 8005b98:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	2220      	movs	r2, #32
 8005b9e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	2200      	movs	r2, #0
 8005ba6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 8005baa:	6878      	ldr	r0, [r7, #4]
 8005bac:	f7ff fe36 	bl	800581c <HAL_I2C_MemTxCpltCallback>
}
 8005bb0:	e002      	b.n	8005bb8 <I2C_MemoryTransmit_TXE_BTF+0x128>
    I2C_Flush_DR(hi2c);
 8005bb2:	6878      	ldr	r0, [r7, #4]
 8005bb4:	f7ff f894 	bl	8004ce0 <I2C_Flush_DR>
}
 8005bb8:	bf00      	nop
 8005bba:	3710      	adds	r7, #16
 8005bbc:	46bd      	mov	sp, r7
 8005bbe:	bd80      	pop	{r7, pc}

08005bc0 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8005bc0:	b580      	push	{r7, lr}
 8005bc2:	b084      	sub	sp, #16
 8005bc4:	af00      	add	r7, sp, #0
 8005bc6:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005bce:	b2db      	uxtb	r3, r3
 8005bd0:	2b22      	cmp	r3, #34	@ 0x22
 8005bd2:	f040 80b9 	bne.w	8005d48 <I2C_MasterReceive_RXNE+0x188>
  {
    uint32_t tmp;
    uint32_t CurrentXferOptions;

    CurrentXferOptions = hi2c->XferOptions;
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005bda:	60fb      	str	r3, [r7, #12]
    tmp = hi2c->XferCount;
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005be0:	b29b      	uxth	r3, r3
 8005be2:	60bb      	str	r3, [r7, #8]
    if (tmp > 3U)
 8005be4:	68bb      	ldr	r3, [r7, #8]
 8005be6:	2b03      	cmp	r3, #3
 8005be8:	d921      	bls.n	8005c2e <I2C_MasterReceive_RXNE+0x6e>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	691a      	ldr	r2, [r3, #16]
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005bf4:	b2d2      	uxtb	r2, r2
 8005bf6:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005bfc:	1c5a      	adds	r2, r3, #1
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005c06:	b29b      	uxth	r3, r3
 8005c08:	3b01      	subs	r3, #1
 8005c0a:	b29a      	uxth	r2, r3
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005c14:	b29b      	uxth	r3, r3
 8005c16:	2b03      	cmp	r3, #3
 8005c18:	f040 8096 	bne.w	8005d48 <I2C_MasterReceive_RXNE+0x188>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	685a      	ldr	r2, [r3, #4]
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005c2a:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 8005c2c:	e08c      	b.n	8005d48 <I2C_MasterReceive_RXNE+0x188>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c32:	2b02      	cmp	r3, #2
 8005c34:	d07f      	beq.n	8005d36 <I2C_MasterReceive_RXNE+0x176>
 8005c36:	68bb      	ldr	r3, [r7, #8]
 8005c38:	2b01      	cmp	r3, #1
 8005c3a:	d002      	beq.n	8005c42 <I2C_MasterReceive_RXNE+0x82>
 8005c3c:	68bb      	ldr	r3, [r7, #8]
 8005c3e:	2b00      	cmp	r3, #0
 8005c40:	d179      	bne.n	8005d36 <I2C_MasterReceive_RXNE+0x176>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8005c42:	6878      	ldr	r0, [r7, #4]
 8005c44:	f001 fb36 	bl	80072b4 <I2C_WaitOnSTOPRequestThroughIT>
 8005c48:	4603      	mov	r3, r0
 8005c4a:	2b00      	cmp	r3, #0
 8005c4c:	d14c      	bne.n	8005ce8 <I2C_MasterReceive_RXNE+0x128>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	681a      	ldr	r2, [r3, #0]
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005c5c:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	685a      	ldr	r2, [r3, #4]
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8005c6c:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	691a      	ldr	r2, [r3, #16]
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c78:	b2d2      	uxtb	r2, r2
 8005c7a:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c80:	1c5a      	adds	r2, r3, #1
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005c8a:	b29b      	uxth	r3, r3
 8005c8c:	3b01      	subs	r3, #1
 8005c8e:	b29a      	uxth	r2, r3
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	2220      	movs	r2, #32
 8005c98:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005ca2:	b2db      	uxtb	r3, r3
 8005ca4:	2b40      	cmp	r3, #64	@ 0x40
 8005ca6:	d10a      	bne.n	8005cbe <I2C_MasterReceive_RXNE+0xfe>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	2200      	movs	r2, #0
 8005cac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	2200      	movs	r2, #0
 8005cb4:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 8005cb6:	6878      	ldr	r0, [r7, #4]
 8005cb8:	f7ff fdba 	bl	8005830 <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8005cbc:	e044      	b.n	8005d48 <I2C_MasterReceive_RXNE+0x188>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	2200      	movs	r2, #0
 8005cc2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8005cc6:	68fb      	ldr	r3, [r7, #12]
 8005cc8:	2b08      	cmp	r3, #8
 8005cca:	d002      	beq.n	8005cd2 <I2C_MasterReceive_RXNE+0x112>
 8005ccc:	68fb      	ldr	r3, [r7, #12]
 8005cce:	2b20      	cmp	r3, #32
 8005cd0:	d103      	bne.n	8005cda <I2C_MasterReceive_RXNE+0x11a>
            hi2c->PreviousState = I2C_STATE_NONE;
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	2200      	movs	r2, #0
 8005cd6:	631a      	str	r2, [r3, #48]	@ 0x30
 8005cd8:	e002      	b.n	8005ce0 <I2C_MasterReceive_RXNE+0x120>
            hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	2212      	movs	r2, #18
 8005cde:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 8005ce0:	6878      	ldr	r0, [r7, #4]
 8005ce2:	f7ff fd65 	bl	80057b0 <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8005ce6:	e02f      	b.n	8005d48 <I2C_MasterReceive_RXNE+0x188>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	685a      	ldr	r2, [r3, #4]
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8005cf6:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	691a      	ldr	r2, [r3, #16]
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d02:	b2d2      	uxtb	r2, r2
 8005d04:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d0a:	1c5a      	adds	r2, r3, #1
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005d14:	b29b      	uxth	r3, r3
 8005d16:	3b01      	subs	r3, #1
 8005d18:	b29a      	uxth	r2, r3
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	2220      	movs	r2, #32
 8005d22:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	2200      	movs	r2, #0
 8005d2a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 8005d2e:	6878      	ldr	r0, [r7, #4]
 8005d30:	f7ff fd88 	bl	8005844 <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8005d34:	e008      	b.n	8005d48 <I2C_MasterReceive_RXNE+0x188>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	685a      	ldr	r2, [r3, #4]
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005d44:	605a      	str	r2, [r3, #4]
}
 8005d46:	e7ff      	b.n	8005d48 <I2C_MasterReceive_RXNE+0x188>
 8005d48:	bf00      	nop
 8005d4a:	3710      	adds	r7, #16
 8005d4c:	46bd      	mov	sp, r7
 8005d4e:	bd80      	pop	{r7, pc}

08005d50 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8005d50:	b580      	push	{r7, lr}
 8005d52:	b084      	sub	sp, #16
 8005d54:	af00      	add	r7, sp, #0
 8005d56:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d5c:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005d62:	b29b      	uxth	r3, r3
 8005d64:	2b04      	cmp	r3, #4
 8005d66:	d11b      	bne.n	8005da0 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	685a      	ldr	r2, [r3, #4]
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005d76:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	691a      	ldr	r2, [r3, #16]
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d82:	b2d2      	uxtb	r2, r2
 8005d84:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d8a:	1c5a      	adds	r2, r3, #1
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005d94:	b29b      	uxth	r3, r3
 8005d96:	3b01      	subs	r3, #1
 8005d98:	b29a      	uxth	r2, r3
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 8005d9e:	e0c4      	b.n	8005f2a <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 3U)
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005da4:	b29b      	uxth	r3, r3
 8005da6:	2b03      	cmp	r3, #3
 8005da8:	d129      	bne.n	8005dfe <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	685a      	ldr	r2, [r3, #4]
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005db8:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 8005dba:	68fb      	ldr	r3, [r7, #12]
 8005dbc:	2b04      	cmp	r3, #4
 8005dbe:	d00a      	beq.n	8005dd6 <I2C_MasterReceive_BTF+0x86>
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	2b02      	cmp	r3, #2
 8005dc4:	d007      	beq.n	8005dd6 <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	681a      	ldr	r2, [r3, #0]
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005dd4:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	691a      	ldr	r2, [r3, #16]
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005de0:	b2d2      	uxtb	r2, r2
 8005de2:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005de8:	1c5a      	adds	r2, r3, #1
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005df2:	b29b      	uxth	r3, r3
 8005df4:	3b01      	subs	r3, #1
 8005df6:	b29a      	uxth	r2, r3
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8005dfc:	e095      	b.n	8005f2a <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 2U)
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005e02:	b29b      	uxth	r3, r3
 8005e04:	2b02      	cmp	r3, #2
 8005e06:	d17d      	bne.n	8005f04 <I2C_MasterReceive_BTF+0x1b4>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 8005e08:	68fb      	ldr	r3, [r7, #12]
 8005e0a:	2b01      	cmp	r3, #1
 8005e0c:	d002      	beq.n	8005e14 <I2C_MasterReceive_BTF+0xc4>
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	2b10      	cmp	r3, #16
 8005e12:	d108      	bne.n	8005e26 <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	681a      	ldr	r2, [r3, #0]
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005e22:	601a      	str	r2, [r3, #0]
 8005e24:	e016      	b.n	8005e54 <I2C_MasterReceive_BTF+0x104>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	2b04      	cmp	r3, #4
 8005e2a:	d002      	beq.n	8005e32 <I2C_MasterReceive_BTF+0xe2>
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	2b02      	cmp	r3, #2
 8005e30:	d108      	bne.n	8005e44 <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	681a      	ldr	r2, [r3, #0]
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8005e40:	601a      	str	r2, [r3, #0]
 8005e42:	e007      	b.n	8005e54 <I2C_MasterReceive_BTF+0x104>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	681a      	ldr	r2, [r3, #0]
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005e52:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	691a      	ldr	r2, [r3, #16]
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e5e:	b2d2      	uxtb	r2, r2
 8005e60:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e66:	1c5a      	adds	r2, r3, #1
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005e70:	b29b      	uxth	r3, r3
 8005e72:	3b01      	subs	r3, #1
 8005e74:	b29a      	uxth	r2, r3
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	855a      	strh	r2, [r3, #42]	@ 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	691a      	ldr	r2, [r3, #16]
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e84:	b2d2      	uxtb	r2, r2
 8005e86:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e8c:	1c5a      	adds	r2, r3, #1
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005e96:	b29b      	uxth	r3, r3
 8005e98:	3b01      	subs	r3, #1
 8005e9a:	b29a      	uxth	r2, r3
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	685a      	ldr	r2, [r3, #4]
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8005eae:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	2220      	movs	r2, #32
 8005eb4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005ebe:	b2db      	uxtb	r3, r3
 8005ec0:	2b40      	cmp	r3, #64	@ 0x40
 8005ec2:	d10a      	bne.n	8005eda <I2C_MasterReceive_BTF+0x18a>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	2200      	movs	r2, #0
 8005ec8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	2200      	movs	r2, #0
 8005ed0:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 8005ed2:	6878      	ldr	r0, [r7, #4]
 8005ed4:	f7ff fcac 	bl	8005830 <HAL_I2C_MemRxCpltCallback>
}
 8005ed8:	e027      	b.n	8005f2a <I2C_MasterReceive_BTF+0x1da>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	2200      	movs	r2, #0
 8005ede:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8005ee2:	68fb      	ldr	r3, [r7, #12]
 8005ee4:	2b08      	cmp	r3, #8
 8005ee6:	d002      	beq.n	8005eee <I2C_MasterReceive_BTF+0x19e>
 8005ee8:	68fb      	ldr	r3, [r7, #12]
 8005eea:	2b20      	cmp	r3, #32
 8005eec:	d103      	bne.n	8005ef6 <I2C_MasterReceive_BTF+0x1a6>
        hi2c->PreviousState = I2C_STATE_NONE;
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	2200      	movs	r2, #0
 8005ef2:	631a      	str	r2, [r3, #48]	@ 0x30
 8005ef4:	e002      	b.n	8005efc <I2C_MasterReceive_BTF+0x1ac>
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	2212      	movs	r2, #18
 8005efa:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8005efc:	6878      	ldr	r0, [r7, #4]
 8005efe:	f7ff fc57 	bl	80057b0 <HAL_I2C_MasterRxCpltCallback>
}
 8005f02:	e012      	b.n	8005f2a <I2C_MasterReceive_BTF+0x1da>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	691a      	ldr	r2, [r3, #16]
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f0e:	b2d2      	uxtb	r2, r2
 8005f10:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f16:	1c5a      	adds	r2, r3, #1
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005f20:	b29b      	uxth	r3, r3
 8005f22:	3b01      	subs	r3, #1
 8005f24:	b29a      	uxth	r2, r3
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8005f2a:	bf00      	nop
 8005f2c:	3710      	adds	r7, #16
 8005f2e:	46bd      	mov	sp, r7
 8005f30:	bd80      	pop	{r7, pc}

08005f32 <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 8005f32:	b480      	push	{r7}
 8005f34:	b083      	sub	sp, #12
 8005f36:	af00      	add	r7, sp, #0
 8005f38:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005f40:	b2db      	uxtb	r3, r3
 8005f42:	2b40      	cmp	r3, #64	@ 0x40
 8005f44:	d117      	bne.n	8005f76 <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005f4a:	2b00      	cmp	r3, #0
 8005f4c:	d109      	bne.n	8005f62 <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005f52:	b2db      	uxtb	r3, r3
 8005f54:	461a      	mov	r2, r3
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8005f5e:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 8005f60:	e067      	b.n	8006032 <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005f66:	b2db      	uxtb	r3, r3
 8005f68:	f043 0301 	orr.w	r3, r3, #1
 8005f6c:	b2da      	uxtb	r2, r3
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	611a      	str	r2, [r3, #16]
}
 8005f74:	e05d      	b.n	8006032 <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	691b      	ldr	r3, [r3, #16]
 8005f7a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005f7e:	d133      	bne.n	8005fe8 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005f86:	b2db      	uxtb	r3, r3
 8005f88:	2b21      	cmp	r3, #33	@ 0x21
 8005f8a:	d109      	bne.n	8005fa0 <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005f90:	b2db      	uxtb	r3, r3
 8005f92:	461a      	mov	r2, r3
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8005f9c:	611a      	str	r2, [r3, #16]
 8005f9e:	e008      	b.n	8005fb2 <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005fa4:	b2db      	uxtb	r3, r3
 8005fa6:	f043 0301 	orr.w	r3, r3, #1
 8005faa:	b2da      	uxtb	r2, r3
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005fb6:	2b00      	cmp	r3, #0
 8005fb8:	d004      	beq.n	8005fc4 <I2C_Master_SB+0x92>
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005fbe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005fc0:	2b00      	cmp	r3, #0
 8005fc2:	d108      	bne.n	8005fd6 <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005fc8:	2b00      	cmp	r3, #0
 8005fca:	d032      	beq.n	8006032 <I2C_Master_SB+0x100>
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005fd0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005fd2:	2b00      	cmp	r3, #0
 8005fd4:	d02d      	beq.n	8006032 <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	685a      	ldr	r2, [r3, #4]
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005fe4:	605a      	str	r2, [r3, #4]
}
 8005fe6:	e024      	b.n	8006032 <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005fec:	2b00      	cmp	r3, #0
 8005fee:	d10e      	bne.n	800600e <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005ff4:	b29b      	uxth	r3, r3
 8005ff6:	11db      	asrs	r3, r3, #7
 8005ff8:	b2db      	uxtb	r3, r3
 8005ffa:	f003 0306 	and.w	r3, r3, #6
 8005ffe:	b2db      	uxtb	r3, r3
 8006000:	f063 030f 	orn	r3, r3, #15
 8006004:	b2da      	uxtb	r2, r3
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	611a      	str	r2, [r3, #16]
}
 800600c:	e011      	b.n	8006032 <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006012:	2b01      	cmp	r3, #1
 8006014:	d10d      	bne.n	8006032 <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800601a:	b29b      	uxth	r3, r3
 800601c:	11db      	asrs	r3, r3, #7
 800601e:	b2db      	uxtb	r3, r3
 8006020:	f003 0306 	and.w	r3, r3, #6
 8006024:	b2db      	uxtb	r3, r3
 8006026:	f063 030e 	orn	r3, r3, #14
 800602a:	b2da      	uxtb	r2, r3
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	611a      	str	r2, [r3, #16]
}
 8006032:	bf00      	nop
 8006034:	370c      	adds	r7, #12
 8006036:	46bd      	mov	sp, r7
 8006038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800603c:	4770      	bx	lr

0800603e <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 800603e:	b480      	push	{r7}
 8006040:	b083      	sub	sp, #12
 8006042:	af00      	add	r7, sp, #0
 8006044:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800604a:	b2da      	uxtb	r2, r3
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006056:	2b00      	cmp	r3, #0
 8006058:	d004      	beq.n	8006064 <I2C_Master_ADD10+0x26>
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800605e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006060:	2b00      	cmp	r3, #0
 8006062:	d108      	bne.n	8006076 <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006068:	2b00      	cmp	r3, #0
 800606a:	d00c      	beq.n	8006086 <I2C_Master_ADD10+0x48>
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006070:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006072:	2b00      	cmp	r3, #0
 8006074:	d007      	beq.n	8006086 <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	685a      	ldr	r2, [r3, #4]
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006084:	605a      	str	r2, [r3, #4]
  }
}
 8006086:	bf00      	nop
 8006088:	370c      	adds	r7, #12
 800608a:	46bd      	mov	sp, r7
 800608c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006090:	4770      	bx	lr

08006092 <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 8006092:	b480      	push	{r7}
 8006094:	b091      	sub	sp, #68	@ 0x44
 8006096:	af00      	add	r7, sp, #0
 8006098:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80060a0:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80060a8:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80060ae:	637b      	str	r3, [r7, #52]	@ 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80060b6:	b2db      	uxtb	r3, r3
 80060b8:	2b22      	cmp	r3, #34	@ 0x22
 80060ba:	f040 8169 	bne.w	8006390 <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80060c2:	2b00      	cmp	r3, #0
 80060c4:	d10f      	bne.n	80060e6 <I2C_Master_ADDR+0x54>
 80060c6:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80060ca:	2b40      	cmp	r3, #64	@ 0x40
 80060cc:	d10b      	bne.n	80060e6 <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80060ce:	2300      	movs	r3, #0
 80060d0:	633b      	str	r3, [r7, #48]	@ 0x30
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	695b      	ldr	r3, [r3, #20]
 80060d8:	633b      	str	r3, [r7, #48]	@ 0x30
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	699b      	ldr	r3, [r3, #24]
 80060e0:	633b      	str	r3, [r7, #48]	@ 0x30
 80060e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80060e4:	e160      	b.n	80063a8 <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80060ea:	2b00      	cmp	r3, #0
 80060ec:	d11d      	bne.n	800612a <I2C_Master_ADDR+0x98>
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	691b      	ldr	r3, [r3, #16]
 80060f2:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 80060f6:	d118      	bne.n	800612a <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80060f8:	2300      	movs	r3, #0
 80060fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	695b      	ldr	r3, [r3, #20]
 8006102:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	699b      	ldr	r3, [r3, #24]
 800610a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800610c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	681a      	ldr	r2, [r3, #0]
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800611c:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006122:	1c5a      	adds	r2, r3, #1
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	651a      	str	r2, [r3, #80]	@ 0x50
 8006128:	e13e      	b.n	80063a8 <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800612e:	b29b      	uxth	r3, r3
 8006130:	2b00      	cmp	r3, #0
 8006132:	d113      	bne.n	800615c <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006134:	2300      	movs	r3, #0
 8006136:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	695b      	ldr	r3, [r3, #20]
 800613e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	699b      	ldr	r3, [r3, #24]
 8006146:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006148:	6abb      	ldr	r3, [r7, #40]	@ 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	681a      	ldr	r2, [r3, #0]
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006158:	601a      	str	r2, [r3, #0]
 800615a:	e115      	b.n	8006388 <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006160:	b29b      	uxth	r3, r3
 8006162:	2b01      	cmp	r3, #1
 8006164:	f040 808a 	bne.w	800627c <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8006168:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800616a:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800616e:	d137      	bne.n	80061e0 <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	681a      	ldr	r2, [r3, #0]
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800617e:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	685b      	ldr	r3, [r3, #4]
 8006186:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800618a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800618e:	d113      	bne.n	80061b8 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	681a      	ldr	r2, [r3, #0]
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800619e:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80061a0:	2300      	movs	r3, #0
 80061a2:	627b      	str	r3, [r7, #36]	@ 0x24
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	695b      	ldr	r3, [r3, #20]
 80061aa:	627b      	str	r3, [r7, #36]	@ 0x24
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	699b      	ldr	r3, [r3, #24]
 80061b2:	627b      	str	r3, [r7, #36]	@ 0x24
 80061b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061b6:	e0e7      	b.n	8006388 <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80061b8:	2300      	movs	r3, #0
 80061ba:	623b      	str	r3, [r7, #32]
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	695b      	ldr	r3, [r3, #20]
 80061c2:	623b      	str	r3, [r7, #32]
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	699b      	ldr	r3, [r3, #24]
 80061ca:	623b      	str	r3, [r7, #32]
 80061cc:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	681a      	ldr	r2, [r3, #0]
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80061dc:	601a      	str	r2, [r3, #0]
 80061de:	e0d3      	b.n	8006388 <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 80061e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80061e2:	2b08      	cmp	r3, #8
 80061e4:	d02e      	beq.n	8006244 <I2C_Master_ADDR+0x1b2>
 80061e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80061e8:	2b20      	cmp	r3, #32
 80061ea:	d02b      	beq.n	8006244 <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 80061ec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80061ee:	2b12      	cmp	r3, #18
 80061f0:	d102      	bne.n	80061f8 <I2C_Master_ADDR+0x166>
 80061f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80061f4:	2b01      	cmp	r3, #1
 80061f6:	d125      	bne.n	8006244 <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 80061f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80061fa:	2b04      	cmp	r3, #4
 80061fc:	d00e      	beq.n	800621c <I2C_Master_ADDR+0x18a>
 80061fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006200:	2b02      	cmp	r3, #2
 8006202:	d00b      	beq.n	800621c <I2C_Master_ADDR+0x18a>
 8006204:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006206:	2b10      	cmp	r3, #16
 8006208:	d008      	beq.n	800621c <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	681a      	ldr	r2, [r3, #0]
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006218:	601a      	str	r2, [r3, #0]
 800621a:	e007      	b.n	800622c <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	681a      	ldr	r2, [r3, #0]
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800622a:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800622c:	2300      	movs	r3, #0
 800622e:	61fb      	str	r3, [r7, #28]
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	695b      	ldr	r3, [r3, #20]
 8006236:	61fb      	str	r3, [r7, #28]
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	699b      	ldr	r3, [r3, #24]
 800623e:	61fb      	str	r3, [r7, #28]
 8006240:	69fb      	ldr	r3, [r7, #28]
 8006242:	e0a1      	b.n	8006388 <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	681a      	ldr	r2, [r3, #0]
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006252:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006254:	2300      	movs	r3, #0
 8006256:	61bb      	str	r3, [r7, #24]
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	695b      	ldr	r3, [r3, #20]
 800625e:	61bb      	str	r3, [r7, #24]
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	699b      	ldr	r3, [r3, #24]
 8006266:	61bb      	str	r3, [r7, #24]
 8006268:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	681a      	ldr	r2, [r3, #0]
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006278:	601a      	str	r2, [r3, #0]
 800627a:	e085      	b.n	8006388 <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006280:	b29b      	uxth	r3, r3
 8006282:	2b02      	cmp	r3, #2
 8006284:	d14d      	bne.n	8006322 <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8006286:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006288:	2b04      	cmp	r3, #4
 800628a:	d016      	beq.n	80062ba <I2C_Master_ADDR+0x228>
 800628c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800628e:	2b02      	cmp	r3, #2
 8006290:	d013      	beq.n	80062ba <I2C_Master_ADDR+0x228>
 8006292:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006294:	2b10      	cmp	r3, #16
 8006296:	d010      	beq.n	80062ba <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	681a      	ldr	r2, [r3, #0]
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80062a6:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	681a      	ldr	r2, [r3, #0]
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80062b6:	601a      	str	r2, [r3, #0]
 80062b8:	e007      	b.n	80062ca <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	681a      	ldr	r2, [r3, #0]
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80062c8:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	685b      	ldr	r3, [r3, #4]
 80062d0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80062d4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80062d8:	d117      	bne.n	800630a <I2C_Master_ADDR+0x278>
 80062da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80062dc:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80062e0:	d00b      	beq.n	80062fa <I2C_Master_ADDR+0x268>
 80062e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80062e4:	2b01      	cmp	r3, #1
 80062e6:	d008      	beq.n	80062fa <I2C_Master_ADDR+0x268>
 80062e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80062ea:	2b08      	cmp	r3, #8
 80062ec:	d005      	beq.n	80062fa <I2C_Master_ADDR+0x268>
 80062ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80062f0:	2b10      	cmp	r3, #16
 80062f2:	d002      	beq.n	80062fa <I2C_Master_ADDR+0x268>
 80062f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80062f6:	2b20      	cmp	r3, #32
 80062f8:	d107      	bne.n	800630a <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	685a      	ldr	r2, [r3, #4]
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8006308:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800630a:	2300      	movs	r3, #0
 800630c:	617b      	str	r3, [r7, #20]
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	695b      	ldr	r3, [r3, #20]
 8006314:	617b      	str	r3, [r7, #20]
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	699b      	ldr	r3, [r3, #24]
 800631c:	617b      	str	r3, [r7, #20]
 800631e:	697b      	ldr	r3, [r7, #20]
 8006320:	e032      	b.n	8006388 <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	681a      	ldr	r2, [r3, #0]
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8006330:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	685b      	ldr	r3, [r3, #4]
 8006338:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800633c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006340:	d117      	bne.n	8006372 <I2C_Master_ADDR+0x2e0>
 8006342:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006344:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8006348:	d00b      	beq.n	8006362 <I2C_Master_ADDR+0x2d0>
 800634a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800634c:	2b01      	cmp	r3, #1
 800634e:	d008      	beq.n	8006362 <I2C_Master_ADDR+0x2d0>
 8006350:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006352:	2b08      	cmp	r3, #8
 8006354:	d005      	beq.n	8006362 <I2C_Master_ADDR+0x2d0>
 8006356:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006358:	2b10      	cmp	r3, #16
 800635a:	d002      	beq.n	8006362 <I2C_Master_ADDR+0x2d0>
 800635c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800635e:	2b20      	cmp	r3, #32
 8006360:	d107      	bne.n	8006372 <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	685a      	ldr	r2, [r3, #4]
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8006370:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006372:	2300      	movs	r3, #0
 8006374:	613b      	str	r3, [r7, #16]
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	695b      	ldr	r3, [r3, #20]
 800637c:	613b      	str	r3, [r7, #16]
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	699b      	ldr	r3, [r3, #24]
 8006384:	613b      	str	r3, [r7, #16]
 8006386:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	2200      	movs	r2, #0
 800638c:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 800638e:	e00b      	b.n	80063a8 <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006390:	2300      	movs	r3, #0
 8006392:	60fb      	str	r3, [r7, #12]
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	695b      	ldr	r3, [r3, #20]
 800639a:	60fb      	str	r3, [r7, #12]
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	699b      	ldr	r3, [r3, #24]
 80063a2:	60fb      	str	r3, [r7, #12]
 80063a4:	68fb      	ldr	r3, [r7, #12]
}
 80063a6:	e7ff      	b.n	80063a8 <I2C_Master_ADDR+0x316>
 80063a8:	bf00      	nop
 80063aa:	3744      	adds	r7, #68	@ 0x44
 80063ac:	46bd      	mov	sp, r7
 80063ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063b2:	4770      	bx	lr

080063b4 <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 80063b4:	b580      	push	{r7, lr}
 80063b6:	b084      	sub	sp, #16
 80063b8:	af00      	add	r7, sp, #0
 80063ba:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80063c2:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80063c8:	b29b      	uxth	r3, r3
 80063ca:	2b00      	cmp	r3, #0
 80063cc:	d02b      	beq.n	8006426 <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80063d2:	781a      	ldrb	r2, [r3, #0]
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80063de:	1c5a      	adds	r2, r3, #1
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80063e8:	b29b      	uxth	r3, r3
 80063ea:	3b01      	subs	r3, #1
 80063ec:	b29a      	uxth	r2, r3
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80063f6:	b29b      	uxth	r3, r3
 80063f8:	2b00      	cmp	r3, #0
 80063fa:	d114      	bne.n	8006426 <I2C_SlaveTransmit_TXE+0x72>
 80063fc:	7bfb      	ldrb	r3, [r7, #15]
 80063fe:	2b29      	cmp	r3, #41	@ 0x29
 8006400:	d111      	bne.n	8006426 <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	685a      	ldr	r2, [r3, #4]
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006410:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	2221      	movs	r2, #33	@ 0x21
 8006416:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	2228      	movs	r2, #40	@ 0x28
 800641c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8006420:	6878      	ldr	r0, [r7, #4]
 8006422:	f7ff f9cf 	bl	80057c4 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8006426:	bf00      	nop
 8006428:	3710      	adds	r7, #16
 800642a:	46bd      	mov	sp, r7
 800642c:	bd80      	pop	{r7, pc}

0800642e <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 800642e:	b480      	push	{r7}
 8006430:	b083      	sub	sp, #12
 8006432:	af00      	add	r7, sp, #0
 8006434:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800643a:	b29b      	uxth	r3, r3
 800643c:	2b00      	cmp	r3, #0
 800643e:	d011      	beq.n	8006464 <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006444:	781a      	ldrb	r2, [r3, #0]
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006450:	1c5a      	adds	r2, r3, #1
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800645a:	b29b      	uxth	r3, r3
 800645c:	3b01      	subs	r3, #1
 800645e:	b29a      	uxth	r2, r3
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 8006464:	bf00      	nop
 8006466:	370c      	adds	r7, #12
 8006468:	46bd      	mov	sp, r7
 800646a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800646e:	4770      	bx	lr

08006470 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8006470:	b580      	push	{r7, lr}
 8006472:	b084      	sub	sp, #16
 8006474:	af00      	add	r7, sp, #0
 8006476:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800647e:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006484:	b29b      	uxth	r3, r3
 8006486:	2b00      	cmp	r3, #0
 8006488:	d02c      	beq.n	80064e4 <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	691a      	ldr	r2, [r3, #16]
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006494:	b2d2      	uxtb	r2, r2
 8006496:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800649c:	1c5a      	adds	r2, r3, #1
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80064a6:	b29b      	uxth	r3, r3
 80064a8:	3b01      	subs	r3, #1
 80064aa:	b29a      	uxth	r2, r3
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80064b4:	b29b      	uxth	r3, r3
 80064b6:	2b00      	cmp	r3, #0
 80064b8:	d114      	bne.n	80064e4 <I2C_SlaveReceive_RXNE+0x74>
 80064ba:	7bfb      	ldrb	r3, [r7, #15]
 80064bc:	2b2a      	cmp	r3, #42	@ 0x2a
 80064be:	d111      	bne.n	80064e4 <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	685a      	ldr	r2, [r3, #4]
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80064ce:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	2222      	movs	r2, #34	@ 0x22
 80064d4:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	2228      	movs	r2, #40	@ 0x28
 80064da:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 80064de:	6878      	ldr	r0, [r7, #4]
 80064e0:	f7ff f97a 	bl	80057d8 <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 80064e4:	bf00      	nop
 80064e6:	3710      	adds	r7, #16
 80064e8:	46bd      	mov	sp, r7
 80064ea:	bd80      	pop	{r7, pc}

080064ec <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 80064ec:	b480      	push	{r7}
 80064ee:	b083      	sub	sp, #12
 80064f0:	af00      	add	r7, sp, #0
 80064f2:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80064f8:	b29b      	uxth	r3, r3
 80064fa:	2b00      	cmp	r3, #0
 80064fc:	d012      	beq.n	8006524 <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	691a      	ldr	r2, [r3, #16]
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006508:	b2d2      	uxtb	r2, r2
 800650a:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006510:	1c5a      	adds	r2, r3, #1
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800651a:	b29b      	uxth	r3, r3
 800651c:	3b01      	subs	r3, #1
 800651e:	b29a      	uxth	r2, r3
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 8006524:	bf00      	nop
 8006526:	370c      	adds	r7, #12
 8006528:	46bd      	mov	sp, r7
 800652a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800652e:	4770      	bx	lr

08006530 <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 8006530:	b580      	push	{r7, lr}
 8006532:	b084      	sub	sp, #16
 8006534:	af00      	add	r7, sp, #0
 8006536:	6078      	str	r0, [r7, #4]
 8006538:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 800653a:	2300      	movs	r3, #0
 800653c:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006544:	b2db      	uxtb	r3, r3
 8006546:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800654a:	2b28      	cmp	r3, #40	@ 0x28
 800654c:	d127      	bne.n	800659e <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	685a      	ldr	r2, [r3, #4]
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800655c:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 800655e:	683b      	ldr	r3, [r7, #0]
 8006560:	089b      	lsrs	r3, r3, #2
 8006562:	f003 0301 	and.w	r3, r3, #1
 8006566:	2b00      	cmp	r3, #0
 8006568:	d101      	bne.n	800656e <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 800656a:	2301      	movs	r3, #1
 800656c:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 800656e:	683b      	ldr	r3, [r7, #0]
 8006570:	09db      	lsrs	r3, r3, #7
 8006572:	f003 0301 	and.w	r3, r3, #1
 8006576:	2b00      	cmp	r3, #0
 8006578:	d103      	bne.n	8006582 <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	68db      	ldr	r3, [r3, #12]
 800657e:	81bb      	strh	r3, [r7, #12]
 8006580:	e002      	b.n	8006588 <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	699b      	ldr	r3, [r3, #24]
 8006586:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	2200      	movs	r2, #0
 800658c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8006590:	89ba      	ldrh	r2, [r7, #12]
 8006592:	7bfb      	ldrb	r3, [r7, #15]
 8006594:	4619      	mov	r1, r3
 8006596:	6878      	ldr	r0, [r7, #4]
 8006598:	f7ff f928 	bl	80057ec <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 800659c:	e00e      	b.n	80065bc <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800659e:	2300      	movs	r3, #0
 80065a0:	60bb      	str	r3, [r7, #8]
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	695b      	ldr	r3, [r3, #20]
 80065a8:	60bb      	str	r3, [r7, #8]
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	699b      	ldr	r3, [r3, #24]
 80065b0:	60bb      	str	r3, [r7, #8]
 80065b2:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	2200      	movs	r2, #0
 80065b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
}
 80065bc:	bf00      	nop
 80065be:	3710      	adds	r7, #16
 80065c0:	46bd      	mov	sp, r7
 80065c2:	bd80      	pop	{r7, pc}

080065c4 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 80065c4:	b580      	push	{r7, lr}
 80065c6:	b084      	sub	sp, #16
 80065c8:	af00      	add	r7, sp, #0
 80065ca:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80065d2:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	685a      	ldr	r2, [r3, #4]
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80065e2:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 80065e4:	2300      	movs	r3, #0
 80065e6:	60bb      	str	r3, [r7, #8]
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	695b      	ldr	r3, [r3, #20]
 80065ee:	60bb      	str	r3, [r7, #8]
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	681a      	ldr	r2, [r3, #0]
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	f042 0201 	orr.w	r2, r2, #1
 80065fe:	601a      	str	r2, [r3, #0]
 8006600:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	681a      	ldr	r2, [r3, #0]
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006610:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	685b      	ldr	r3, [r3, #4]
 8006618:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800661c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006620:	d172      	bne.n	8006708 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8006622:	7bfb      	ldrb	r3, [r7, #15]
 8006624:	2b22      	cmp	r3, #34	@ 0x22
 8006626:	d002      	beq.n	800662e <I2C_Slave_STOPF+0x6a>
 8006628:	7bfb      	ldrb	r3, [r7, #15]
 800662a:	2b2a      	cmp	r3, #42	@ 0x2a
 800662c:	d135      	bne.n	800669a <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx));
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	685b      	ldr	r3, [r3, #4]
 8006636:	b29a      	uxth	r2, r3
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006640:	b29b      	uxth	r3, r3
 8006642:	2b00      	cmp	r3, #0
 8006644:	d005      	beq.n	8006652 <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800664a:	f043 0204 	orr.w	r2, r3, #4
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	685a      	ldr	r2, [r3, #4]
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006660:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006666:	4618      	mov	r0, r3
 8006668:	f7fd ff70 	bl	800454c <HAL_DMA_GetState>
 800666c:	4603      	mov	r3, r0
 800666e:	2b01      	cmp	r3, #1
 8006670:	d049      	beq.n	8006706 <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006676:	4a69      	ldr	r2, [pc, #420]	@ (800681c <I2C_Slave_STOPF+0x258>)
 8006678:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800667e:	4618      	mov	r0, r3
 8006680:	f7fd fdb8 	bl	80041f4 <HAL_DMA_Abort_IT>
 8006684:	4603      	mov	r3, r0
 8006686:	2b00      	cmp	r3, #0
 8006688:	d03d      	beq.n	8006706 <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800668e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006690:	687a      	ldr	r2, [r7, #4]
 8006692:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8006694:	4610      	mov	r0, r2
 8006696:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8006698:	e035      	b.n	8006706 <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx));
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	685b      	ldr	r3, [r3, #4]
 80066a2:	b29a      	uxth	r2, r3
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80066ac:	b29b      	uxth	r3, r3
 80066ae:	2b00      	cmp	r3, #0
 80066b0:	d005      	beq.n	80066be <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80066b6:	f043 0204 	orr.w	r2, r3, #4
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	685a      	ldr	r2, [r3, #4]
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80066cc:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80066d2:	4618      	mov	r0, r3
 80066d4:	f7fd ff3a 	bl	800454c <HAL_DMA_GetState>
 80066d8:	4603      	mov	r3, r0
 80066da:	2b01      	cmp	r3, #1
 80066dc:	d014      	beq.n	8006708 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80066e2:	4a4e      	ldr	r2, [pc, #312]	@ (800681c <I2C_Slave_STOPF+0x258>)
 80066e4:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80066ea:	4618      	mov	r0, r3
 80066ec:	f7fd fd82 	bl	80041f4 <HAL_DMA_Abort_IT>
 80066f0:	4603      	mov	r3, r0
 80066f2:	2b00      	cmp	r3, #0
 80066f4:	d008      	beq.n	8006708 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80066fa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80066fc:	687a      	ldr	r2, [r7, #4]
 80066fe:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8006700:	4610      	mov	r0, r2
 8006702:	4798      	blx	r3
 8006704:	e000      	b.n	8006708 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8006706:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800670c:	b29b      	uxth	r3, r3
 800670e:	2b00      	cmp	r3, #0
 8006710:	d03e      	beq.n	8006790 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	695b      	ldr	r3, [r3, #20]
 8006718:	f003 0304 	and.w	r3, r3, #4
 800671c:	2b04      	cmp	r3, #4
 800671e:	d112      	bne.n	8006746 <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	691a      	ldr	r2, [r3, #16]
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800672a:	b2d2      	uxtb	r2, r2
 800672c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006732:	1c5a      	adds	r2, r3, #1
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800673c:	b29b      	uxth	r3, r3
 800673e:	3b01      	subs	r3, #1
 8006740:	b29a      	uxth	r2, r3
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	695b      	ldr	r3, [r3, #20]
 800674c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006750:	2b40      	cmp	r3, #64	@ 0x40
 8006752:	d112      	bne.n	800677a <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	691a      	ldr	r2, [r3, #16]
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800675e:	b2d2      	uxtb	r2, r2
 8006760:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006766:	1c5a      	adds	r2, r3, #1
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006770:	b29b      	uxth	r3, r3
 8006772:	3b01      	subs	r3, #1
 8006774:	b29a      	uxth	r2, r3
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if (hi2c->XferCount != 0U)
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800677e:	b29b      	uxth	r3, r3
 8006780:	2b00      	cmp	r3, #0
 8006782:	d005      	beq.n	8006790 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006788:	f043 0204 	orr.w	r2, r3, #4
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006794:	2b00      	cmp	r3, #0
 8006796:	d003      	beq.n	80067a0 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8006798:	6878      	ldr	r0, [r7, #4]
 800679a:	f000 f8b7 	bl	800690c <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 800679e:	e039      	b.n	8006814 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 80067a0:	7bfb      	ldrb	r3, [r7, #15]
 80067a2:	2b2a      	cmp	r3, #42	@ 0x2a
 80067a4:	d109      	bne.n	80067ba <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	2200      	movs	r2, #0
 80067aa:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	2228      	movs	r2, #40	@ 0x28
 80067b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 80067b4:	6878      	ldr	r0, [r7, #4]
 80067b6:	f7ff f80f 	bl	80057d8 <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80067c0:	b2db      	uxtb	r3, r3
 80067c2:	2b28      	cmp	r3, #40	@ 0x28
 80067c4:	d111      	bne.n	80067ea <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	4a15      	ldr	r2, [pc, #84]	@ (8006820 <I2C_Slave_STOPF+0x25c>)
 80067ca:	62da      	str	r2, [r3, #44]	@ 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	2200      	movs	r2, #0
 80067d0:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	2220      	movs	r2, #32
 80067d6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	2200      	movs	r2, #0
 80067de:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 80067e2:	6878      	ldr	r0, [r7, #4]
 80067e4:	f7ff f810 	bl	8005808 <HAL_I2C_ListenCpltCallback>
}
 80067e8:	e014      	b.n	8006814 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80067ee:	2b22      	cmp	r3, #34	@ 0x22
 80067f0:	d002      	beq.n	80067f8 <I2C_Slave_STOPF+0x234>
 80067f2:	7bfb      	ldrb	r3, [r7, #15]
 80067f4:	2b22      	cmp	r3, #34	@ 0x22
 80067f6:	d10d      	bne.n	8006814 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	2200      	movs	r2, #0
 80067fc:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	2220      	movs	r2, #32
 8006802:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	2200      	movs	r2, #0
 800680a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 800680e:	6878      	ldr	r0, [r7, #4]
 8006810:	f7fe ffe2 	bl	80057d8 <HAL_I2C_SlaveRxCpltCallback>
}
 8006814:	bf00      	nop
 8006816:	3710      	adds	r7, #16
 8006818:	46bd      	mov	sp, r7
 800681a:	bd80      	pop	{r7, pc}
 800681c:	08006e11 	.word	0x08006e11
 8006820:	ffff0000 	.word	0xffff0000

08006824 <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 8006824:	b580      	push	{r7, lr}
 8006826:	b084      	sub	sp, #16
 8006828:	af00      	add	r7, sp, #0
 800682a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006832:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006838:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 800683a:	68bb      	ldr	r3, [r7, #8]
 800683c:	2b08      	cmp	r3, #8
 800683e:	d002      	beq.n	8006846 <I2C_Slave_AF+0x22>
 8006840:	68bb      	ldr	r3, [r7, #8]
 8006842:	2b20      	cmp	r3, #32
 8006844:	d129      	bne.n	800689a <I2C_Slave_AF+0x76>
 8006846:	7bfb      	ldrb	r3, [r7, #15]
 8006848:	2b28      	cmp	r3, #40	@ 0x28
 800684a:	d126      	bne.n	800689a <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	4a2e      	ldr	r2, [pc, #184]	@ (8006908 <I2C_Slave_AF+0xe4>)
 8006850:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	685a      	ldr	r2, [r3, #4]
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8006860:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800686a:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	681a      	ldr	r2, [r3, #0]
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	681b      	ldr	r3, [r3, #0]
 8006876:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800687a:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	2200      	movs	r2, #0
 8006880:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	2220      	movs	r2, #32
 8006886:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	2200      	movs	r2, #0
 800688e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8006892:	6878      	ldr	r0, [r7, #4]
 8006894:	f7fe ffb8 	bl	8005808 <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 8006898:	e031      	b.n	80068fe <I2C_Slave_AF+0xda>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 800689a:	7bfb      	ldrb	r3, [r7, #15]
 800689c:	2b21      	cmp	r3, #33	@ 0x21
 800689e:	d129      	bne.n	80068f4 <I2C_Slave_AF+0xd0>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	4a19      	ldr	r2, [pc, #100]	@ (8006908 <I2C_Slave_AF+0xe4>)
 80068a4:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	2221      	movs	r2, #33	@ 0x21
 80068aa:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	2220      	movs	r2, #32
 80068b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	2200      	movs	r2, #0
 80068b8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	685a      	ldr	r2, [r3, #4]
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80068ca:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80068d4:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	681a      	ldr	r2, [r3, #0]
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80068e4:	601a      	str	r2, [r3, #0]
    I2C_Flush_DR(hi2c);
 80068e6:	6878      	ldr	r0, [r7, #4]
 80068e8:	f7fe f9fa 	bl	8004ce0 <I2C_Flush_DR>
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 80068ec:	6878      	ldr	r0, [r7, #4]
 80068ee:	f7fe ff69 	bl	80057c4 <HAL_I2C_SlaveTxCpltCallback>
}
 80068f2:	e004      	b.n	80068fe <I2C_Slave_AF+0xda>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80068fc:	615a      	str	r2, [r3, #20]
}
 80068fe:	bf00      	nop
 8006900:	3710      	adds	r7, #16
 8006902:	46bd      	mov	sp, r7
 8006904:	bd80      	pop	{r7, pc}
 8006906:	bf00      	nop
 8006908:	ffff0000 	.word	0xffff0000

0800690c <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 800690c:	b580      	push	{r7, lr}
 800690e:	b084      	sub	sp, #16
 8006910:	af00      	add	r7, sp, #0
 8006912:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800691a:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006922:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8006924:	7bbb      	ldrb	r3, [r7, #14]
 8006926:	2b10      	cmp	r3, #16
 8006928:	d002      	beq.n	8006930 <I2C_ITError+0x24>
 800692a:	7bbb      	ldrb	r3, [r7, #14]
 800692c:	2b40      	cmp	r3, #64	@ 0x40
 800692e:	d10a      	bne.n	8006946 <I2C_ITError+0x3a>
 8006930:	7bfb      	ldrb	r3, [r7, #15]
 8006932:	2b22      	cmp	r3, #34	@ 0x22
 8006934:	d107      	bne.n	8006946 <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	681b      	ldr	r3, [r3, #0]
 800693a:	681a      	ldr	r2, [r3, #0]
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	681b      	ldr	r3, [r3, #0]
 8006940:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006944:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8006946:	7bfb      	ldrb	r3, [r7, #15]
 8006948:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800694c:	2b28      	cmp	r3, #40	@ 0x28
 800694e:	d107      	bne.n	8006960 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	2200      	movs	r2, #0
 8006954:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	2228      	movs	r2, #40	@ 0x28
 800695a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 800695e:	e015      	b.n	800698c <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	685b      	ldr	r3, [r3, #4]
 8006966:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800696a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800696e:	d00a      	beq.n	8006986 <I2C_ITError+0x7a>
 8006970:	7bfb      	ldrb	r3, [r7, #15]
 8006972:	2b60      	cmp	r3, #96	@ 0x60
 8006974:	d007      	beq.n	8006986 <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	2220      	movs	r2, #32
 800697a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	2200      	movs	r2, #0
 8006982:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	2200      	movs	r2, #0
 800698a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	685b      	ldr	r3, [r3, #4]
 8006992:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006996:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800699a:	d162      	bne.n	8006a62 <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	685a      	ldr	r2, [r3, #4]
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	681b      	ldr	r3, [r3, #0]
 80069a6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80069aa:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80069b0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80069b4:	b2db      	uxtb	r3, r3
 80069b6:	2b01      	cmp	r3, #1
 80069b8:	d020      	beq.n	80069fc <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80069be:	4a6a      	ldr	r2, [pc, #424]	@ (8006b68 <I2C_ITError+0x25c>)
 80069c0:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80069c6:	4618      	mov	r0, r3
 80069c8:	f7fd fc14 	bl	80041f4 <HAL_DMA_Abort_IT>
 80069cc:	4603      	mov	r3, r0
 80069ce:	2b00      	cmp	r3, #0
 80069d0:	f000 8089 	beq.w	8006ae6 <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	681a      	ldr	r2, [r3, #0]
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	681b      	ldr	r3, [r3, #0]
 80069de:	f022 0201 	bic.w	r2, r2, #1
 80069e2:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	2220      	movs	r2, #32
 80069e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80069f0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80069f2:	687a      	ldr	r2, [r7, #4]
 80069f4:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80069f6:	4610      	mov	r0, r2
 80069f8:	4798      	blx	r3
 80069fa:	e074      	b.n	8006ae6 <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a00:	4a59      	ldr	r2, [pc, #356]	@ (8006b68 <I2C_ITError+0x25c>)
 8006a02:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a08:	4618      	mov	r0, r3
 8006a0a:	f7fd fbf3 	bl	80041f4 <HAL_DMA_Abort_IT>
 8006a0e:	4603      	mov	r3, r0
 8006a10:	2b00      	cmp	r3, #0
 8006a12:	d068      	beq.n	8006ae6 <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	681b      	ldr	r3, [r3, #0]
 8006a18:	695b      	ldr	r3, [r3, #20]
 8006a1a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006a1e:	2b40      	cmp	r3, #64	@ 0x40
 8006a20:	d10b      	bne.n	8006a3a <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	691a      	ldr	r2, [r3, #16]
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a2c:	b2d2      	uxtb	r2, r2
 8006a2e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a34:	1c5a      	adds	r2, r3, #1
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	625a      	str	r2, [r3, #36]	@ 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	681a      	ldr	r2, [r3, #0]
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	f022 0201 	bic.w	r2, r2, #1
 8006a48:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	2220      	movs	r2, #32
 8006a4e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a56:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006a58:	687a      	ldr	r2, [r7, #4]
 8006a5a:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8006a5c:	4610      	mov	r0, r2
 8006a5e:	4798      	blx	r3
 8006a60:	e041      	b.n	8006ae6 <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006a68:	b2db      	uxtb	r3, r3
 8006a6a:	2b60      	cmp	r3, #96	@ 0x60
 8006a6c:	d125      	bne.n	8006aba <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	2220      	movs	r2, #32
 8006a72:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	2200      	movs	r2, #0
 8006a7a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	695b      	ldr	r3, [r3, #20]
 8006a82:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006a86:	2b40      	cmp	r3, #64	@ 0x40
 8006a88:	d10b      	bne.n	8006aa2 <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	681b      	ldr	r3, [r3, #0]
 8006a8e:	691a      	ldr	r2, [r3, #16]
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a94:	b2d2      	uxtb	r2, r2
 8006a96:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a9c:	1c5a      	adds	r2, r3, #1
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	681a      	ldr	r2, [r3, #0]
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	f022 0201 	bic.w	r2, r2, #1
 8006ab0:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8006ab2:	6878      	ldr	r0, [r7, #4]
 8006ab4:	f7fe fed0 	bl	8005858 <HAL_I2C_AbortCpltCallback>
 8006ab8:	e015      	b.n	8006ae6 <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	681b      	ldr	r3, [r3, #0]
 8006abe:	695b      	ldr	r3, [r3, #20]
 8006ac0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006ac4:	2b40      	cmp	r3, #64	@ 0x40
 8006ac6:	d10b      	bne.n	8006ae0 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	681b      	ldr	r3, [r3, #0]
 8006acc:	691a      	ldr	r2, [r3, #16]
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ad2:	b2d2      	uxtb	r2, r2
 8006ad4:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ada:	1c5a      	adds	r2, r3, #1
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8006ae0:	6878      	ldr	r0, [r7, #4]
 8006ae2:	f7fe feaf 	bl	8005844 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006aea:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8006aec:	68bb      	ldr	r3, [r7, #8]
 8006aee:	f003 0301 	and.w	r3, r3, #1
 8006af2:	2b00      	cmp	r3, #0
 8006af4:	d10e      	bne.n	8006b14 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8006af6:	68bb      	ldr	r3, [r7, #8]
 8006af8:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8006afc:	2b00      	cmp	r3, #0
 8006afe:	d109      	bne.n	8006b14 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8006b00:	68bb      	ldr	r3, [r7, #8]
 8006b02:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8006b06:	2b00      	cmp	r3, #0
 8006b08:	d104      	bne.n	8006b14 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 8006b0a:	68bb      	ldr	r3, [r7, #8]
 8006b0c:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8006b10:	2b00      	cmp	r3, #0
 8006b12:	d007      	beq.n	8006b24 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	685a      	ldr	r2, [r3, #4]
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8006b22:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006b2a:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006b30:	f003 0304 	and.w	r3, r3, #4
 8006b34:	2b04      	cmp	r3, #4
 8006b36:	d113      	bne.n	8006b60 <I2C_ITError+0x254>
 8006b38:	7bfb      	ldrb	r3, [r7, #15]
 8006b3a:	2b28      	cmp	r3, #40	@ 0x28
 8006b3c:	d110      	bne.n	8006b60 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	4a0a      	ldr	r2, [pc, #40]	@ (8006b6c <I2C_ITError+0x260>)
 8006b42:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	2200      	movs	r2, #0
 8006b48:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	2220      	movs	r2, #32
 8006b4e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	2200      	movs	r2, #0
 8006b56:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8006b5a:	6878      	ldr	r0, [r7, #4]
 8006b5c:	f7fe fe54 	bl	8005808 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8006b60:	bf00      	nop
 8006b62:	3710      	adds	r7, #16
 8006b64:	46bd      	mov	sp, r7
 8006b66:	bd80      	pop	{r7, pc}
 8006b68:	08006e11 	.word	0x08006e11
 8006b6c:	ffff0000 	.word	0xffff0000

08006b70 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8006b70:	b580      	push	{r7, lr}
 8006b72:	b088      	sub	sp, #32
 8006b74:	af02      	add	r7, sp, #8
 8006b76:	60f8      	str	r0, [r7, #12]
 8006b78:	607a      	str	r2, [r7, #4]
 8006b7a:	603b      	str	r3, [r7, #0]
 8006b7c:	460b      	mov	r3, r1
 8006b7e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8006b80:	68fb      	ldr	r3, [r7, #12]
 8006b82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b84:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8006b86:	697b      	ldr	r3, [r7, #20]
 8006b88:	2b08      	cmp	r3, #8
 8006b8a:	d006      	beq.n	8006b9a <I2C_MasterRequestWrite+0x2a>
 8006b8c:	697b      	ldr	r3, [r7, #20]
 8006b8e:	2b01      	cmp	r3, #1
 8006b90:	d003      	beq.n	8006b9a <I2C_MasterRequestWrite+0x2a>
 8006b92:	697b      	ldr	r3, [r7, #20]
 8006b94:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8006b98:	d108      	bne.n	8006bac <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006b9a:	68fb      	ldr	r3, [r7, #12]
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	681a      	ldr	r2, [r3, #0]
 8006ba0:	68fb      	ldr	r3, [r7, #12]
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006ba8:	601a      	str	r2, [r3, #0]
 8006baa:	e00b      	b.n	8006bc4 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8006bac:	68fb      	ldr	r3, [r7, #12]
 8006bae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006bb0:	2b12      	cmp	r3, #18
 8006bb2:	d107      	bne.n	8006bc4 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006bb4:	68fb      	ldr	r3, [r7, #12]
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	681a      	ldr	r2, [r3, #0]
 8006bba:	68fb      	ldr	r3, [r7, #12]
 8006bbc:	681b      	ldr	r3, [r3, #0]
 8006bbe:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006bc2:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006bc4:	683b      	ldr	r3, [r7, #0]
 8006bc6:	9300      	str	r3, [sp, #0]
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	2200      	movs	r2, #0
 8006bcc:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8006bd0:	68f8      	ldr	r0, [r7, #12]
 8006bd2:	f000 f9c5 	bl	8006f60 <I2C_WaitOnFlagUntilTimeout>
 8006bd6:	4603      	mov	r3, r0
 8006bd8:	2b00      	cmp	r3, #0
 8006bda:	d00d      	beq.n	8006bf8 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006bdc:	68fb      	ldr	r3, [r7, #12]
 8006bde:	681b      	ldr	r3, [r3, #0]
 8006be0:	681b      	ldr	r3, [r3, #0]
 8006be2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006be6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006bea:	d103      	bne.n	8006bf4 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006bec:	68fb      	ldr	r3, [r7, #12]
 8006bee:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006bf2:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8006bf4:	2303      	movs	r3, #3
 8006bf6:	e035      	b.n	8006c64 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006bf8:	68fb      	ldr	r3, [r7, #12]
 8006bfa:	691b      	ldr	r3, [r3, #16]
 8006bfc:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006c00:	d108      	bne.n	8006c14 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8006c02:	897b      	ldrh	r3, [r7, #10]
 8006c04:	b2db      	uxtb	r3, r3
 8006c06:	461a      	mov	r2, r3
 8006c08:	68fb      	ldr	r3, [r7, #12]
 8006c0a:	681b      	ldr	r3, [r3, #0]
 8006c0c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8006c10:	611a      	str	r2, [r3, #16]
 8006c12:	e01b      	b.n	8006c4c <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8006c14:	897b      	ldrh	r3, [r7, #10]
 8006c16:	11db      	asrs	r3, r3, #7
 8006c18:	b2db      	uxtb	r3, r3
 8006c1a:	f003 0306 	and.w	r3, r3, #6
 8006c1e:	b2db      	uxtb	r3, r3
 8006c20:	f063 030f 	orn	r3, r3, #15
 8006c24:	b2da      	uxtb	r2, r3
 8006c26:	68fb      	ldr	r3, [r7, #12]
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8006c2c:	683b      	ldr	r3, [r7, #0]
 8006c2e:	687a      	ldr	r2, [r7, #4]
 8006c30:	490e      	ldr	r1, [pc, #56]	@ (8006c6c <I2C_MasterRequestWrite+0xfc>)
 8006c32:	68f8      	ldr	r0, [r7, #12]
 8006c34:	f000 fa0e 	bl	8007054 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006c38:	4603      	mov	r3, r0
 8006c3a:	2b00      	cmp	r3, #0
 8006c3c:	d001      	beq.n	8006c42 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8006c3e:	2301      	movs	r3, #1
 8006c40:	e010      	b.n	8006c64 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8006c42:	897b      	ldrh	r3, [r7, #10]
 8006c44:	b2da      	uxtb	r2, r3
 8006c46:	68fb      	ldr	r3, [r7, #12]
 8006c48:	681b      	ldr	r3, [r3, #0]
 8006c4a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006c4c:	683b      	ldr	r3, [r7, #0]
 8006c4e:	687a      	ldr	r2, [r7, #4]
 8006c50:	4907      	ldr	r1, [pc, #28]	@ (8006c70 <I2C_MasterRequestWrite+0x100>)
 8006c52:	68f8      	ldr	r0, [r7, #12]
 8006c54:	f000 f9fe 	bl	8007054 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006c58:	4603      	mov	r3, r0
 8006c5a:	2b00      	cmp	r3, #0
 8006c5c:	d001      	beq.n	8006c62 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8006c5e:	2301      	movs	r3, #1
 8006c60:	e000      	b.n	8006c64 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8006c62:	2300      	movs	r3, #0
}
 8006c64:	4618      	mov	r0, r3
 8006c66:	3718      	adds	r7, #24
 8006c68:	46bd      	mov	sp, r7
 8006c6a:	bd80      	pop	{r7, pc}
 8006c6c:	00010008 	.word	0x00010008
 8006c70:	00010002 	.word	0x00010002

08006c74 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8006c74:	b580      	push	{r7, lr}
 8006c76:	b088      	sub	sp, #32
 8006c78:	af02      	add	r7, sp, #8
 8006c7a:	60f8      	str	r0, [r7, #12]
 8006c7c:	607a      	str	r2, [r7, #4]
 8006c7e:	603b      	str	r3, [r7, #0]
 8006c80:	460b      	mov	r3, r1
 8006c82:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8006c84:	68fb      	ldr	r3, [r7, #12]
 8006c86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c88:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006c8a:	68fb      	ldr	r3, [r7, #12]
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	681a      	ldr	r2, [r3, #0]
 8006c90:	68fb      	ldr	r3, [r7, #12]
 8006c92:	681b      	ldr	r3, [r3, #0]
 8006c94:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8006c98:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8006c9a:	697b      	ldr	r3, [r7, #20]
 8006c9c:	2b08      	cmp	r3, #8
 8006c9e:	d006      	beq.n	8006cae <I2C_MasterRequestRead+0x3a>
 8006ca0:	697b      	ldr	r3, [r7, #20]
 8006ca2:	2b01      	cmp	r3, #1
 8006ca4:	d003      	beq.n	8006cae <I2C_MasterRequestRead+0x3a>
 8006ca6:	697b      	ldr	r3, [r7, #20]
 8006ca8:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8006cac:	d108      	bne.n	8006cc0 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006cae:	68fb      	ldr	r3, [r7, #12]
 8006cb0:	681b      	ldr	r3, [r3, #0]
 8006cb2:	681a      	ldr	r2, [r3, #0]
 8006cb4:	68fb      	ldr	r3, [r7, #12]
 8006cb6:	681b      	ldr	r3, [r3, #0]
 8006cb8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006cbc:	601a      	str	r2, [r3, #0]
 8006cbe:	e00b      	b.n	8006cd8 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8006cc0:	68fb      	ldr	r3, [r7, #12]
 8006cc2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006cc4:	2b11      	cmp	r3, #17
 8006cc6:	d107      	bne.n	8006cd8 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006cc8:	68fb      	ldr	r3, [r7, #12]
 8006cca:	681b      	ldr	r3, [r3, #0]
 8006ccc:	681a      	ldr	r2, [r3, #0]
 8006cce:	68fb      	ldr	r3, [r7, #12]
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006cd6:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006cd8:	683b      	ldr	r3, [r7, #0]
 8006cda:	9300      	str	r3, [sp, #0]
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	2200      	movs	r2, #0
 8006ce0:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8006ce4:	68f8      	ldr	r0, [r7, #12]
 8006ce6:	f000 f93b 	bl	8006f60 <I2C_WaitOnFlagUntilTimeout>
 8006cea:	4603      	mov	r3, r0
 8006cec:	2b00      	cmp	r3, #0
 8006cee:	d00d      	beq.n	8006d0c <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006cf0:	68fb      	ldr	r3, [r7, #12]
 8006cf2:	681b      	ldr	r3, [r3, #0]
 8006cf4:	681b      	ldr	r3, [r3, #0]
 8006cf6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006cfa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006cfe:	d103      	bne.n	8006d08 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006d00:	68fb      	ldr	r3, [r7, #12]
 8006d02:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006d06:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8006d08:	2303      	movs	r3, #3
 8006d0a:	e079      	b.n	8006e00 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006d0c:	68fb      	ldr	r3, [r7, #12]
 8006d0e:	691b      	ldr	r3, [r3, #16]
 8006d10:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006d14:	d108      	bne.n	8006d28 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8006d16:	897b      	ldrh	r3, [r7, #10]
 8006d18:	b2db      	uxtb	r3, r3
 8006d1a:	f043 0301 	orr.w	r3, r3, #1
 8006d1e:	b2da      	uxtb	r2, r3
 8006d20:	68fb      	ldr	r3, [r7, #12]
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	611a      	str	r2, [r3, #16]
 8006d26:	e05f      	b.n	8006de8 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8006d28:	897b      	ldrh	r3, [r7, #10]
 8006d2a:	11db      	asrs	r3, r3, #7
 8006d2c:	b2db      	uxtb	r3, r3
 8006d2e:	f003 0306 	and.w	r3, r3, #6
 8006d32:	b2db      	uxtb	r3, r3
 8006d34:	f063 030f 	orn	r3, r3, #15
 8006d38:	b2da      	uxtb	r2, r3
 8006d3a:	68fb      	ldr	r3, [r7, #12]
 8006d3c:	681b      	ldr	r3, [r3, #0]
 8006d3e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8006d40:	683b      	ldr	r3, [r7, #0]
 8006d42:	687a      	ldr	r2, [r7, #4]
 8006d44:	4930      	ldr	r1, [pc, #192]	@ (8006e08 <I2C_MasterRequestRead+0x194>)
 8006d46:	68f8      	ldr	r0, [r7, #12]
 8006d48:	f000 f984 	bl	8007054 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006d4c:	4603      	mov	r3, r0
 8006d4e:	2b00      	cmp	r3, #0
 8006d50:	d001      	beq.n	8006d56 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8006d52:	2301      	movs	r3, #1
 8006d54:	e054      	b.n	8006e00 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8006d56:	897b      	ldrh	r3, [r7, #10]
 8006d58:	b2da      	uxtb	r2, r3
 8006d5a:	68fb      	ldr	r3, [r7, #12]
 8006d5c:	681b      	ldr	r3, [r3, #0]
 8006d5e:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006d60:	683b      	ldr	r3, [r7, #0]
 8006d62:	687a      	ldr	r2, [r7, #4]
 8006d64:	4929      	ldr	r1, [pc, #164]	@ (8006e0c <I2C_MasterRequestRead+0x198>)
 8006d66:	68f8      	ldr	r0, [r7, #12]
 8006d68:	f000 f974 	bl	8007054 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006d6c:	4603      	mov	r3, r0
 8006d6e:	2b00      	cmp	r3, #0
 8006d70:	d001      	beq.n	8006d76 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8006d72:	2301      	movs	r3, #1
 8006d74:	e044      	b.n	8006e00 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006d76:	2300      	movs	r3, #0
 8006d78:	613b      	str	r3, [r7, #16]
 8006d7a:	68fb      	ldr	r3, [r7, #12]
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	695b      	ldr	r3, [r3, #20]
 8006d80:	613b      	str	r3, [r7, #16]
 8006d82:	68fb      	ldr	r3, [r7, #12]
 8006d84:	681b      	ldr	r3, [r3, #0]
 8006d86:	699b      	ldr	r3, [r3, #24]
 8006d88:	613b      	str	r3, [r7, #16]
 8006d8a:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006d8c:	68fb      	ldr	r3, [r7, #12]
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	681a      	ldr	r2, [r3, #0]
 8006d92:	68fb      	ldr	r3, [r7, #12]
 8006d94:	681b      	ldr	r3, [r3, #0]
 8006d96:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006d9a:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006d9c:	683b      	ldr	r3, [r7, #0]
 8006d9e:	9300      	str	r3, [sp, #0]
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	2200      	movs	r2, #0
 8006da4:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8006da8:	68f8      	ldr	r0, [r7, #12]
 8006daa:	f000 f8d9 	bl	8006f60 <I2C_WaitOnFlagUntilTimeout>
 8006dae:	4603      	mov	r3, r0
 8006db0:	2b00      	cmp	r3, #0
 8006db2:	d00d      	beq.n	8006dd0 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006db4:	68fb      	ldr	r3, [r7, #12]
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	681b      	ldr	r3, [r3, #0]
 8006dba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006dbe:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006dc2:	d103      	bne.n	8006dcc <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006dc4:	68fb      	ldr	r3, [r7, #12]
 8006dc6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006dca:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 8006dcc:	2303      	movs	r3, #3
 8006dce:	e017      	b.n	8006e00 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8006dd0:	897b      	ldrh	r3, [r7, #10]
 8006dd2:	11db      	asrs	r3, r3, #7
 8006dd4:	b2db      	uxtb	r3, r3
 8006dd6:	f003 0306 	and.w	r3, r3, #6
 8006dda:	b2db      	uxtb	r3, r3
 8006ddc:	f063 030e 	orn	r3, r3, #14
 8006de0:	b2da      	uxtb	r2, r3
 8006de2:	68fb      	ldr	r3, [r7, #12]
 8006de4:	681b      	ldr	r3, [r3, #0]
 8006de6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006de8:	683b      	ldr	r3, [r7, #0]
 8006dea:	687a      	ldr	r2, [r7, #4]
 8006dec:	4907      	ldr	r1, [pc, #28]	@ (8006e0c <I2C_MasterRequestRead+0x198>)
 8006dee:	68f8      	ldr	r0, [r7, #12]
 8006df0:	f000 f930 	bl	8007054 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006df4:	4603      	mov	r3, r0
 8006df6:	2b00      	cmp	r3, #0
 8006df8:	d001      	beq.n	8006dfe <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8006dfa:	2301      	movs	r3, #1
 8006dfc:	e000      	b.n	8006e00 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8006dfe:	2300      	movs	r3, #0
}
 8006e00:	4618      	mov	r0, r3
 8006e02:	3718      	adds	r7, #24
 8006e04:	46bd      	mov	sp, r7
 8006e06:	bd80      	pop	{r7, pc}
 8006e08:	00010008 	.word	0x00010008
 8006e0c:	00010002 	.word	0x00010002

08006e10 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8006e10:	b580      	push	{r7, lr}
 8006e12:	b086      	sub	sp, #24
 8006e14:	af00      	add	r7, sp, #0
 8006e16:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006e18:	2300      	movs	r3, #0
 8006e1a:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e20:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006e22:	697b      	ldr	r3, [r7, #20]
 8006e24:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006e28:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8006e2a:	4b4b      	ldr	r3, [pc, #300]	@ (8006f58 <I2C_DMAAbort+0x148>)
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	08db      	lsrs	r3, r3, #3
 8006e30:	4a4a      	ldr	r2, [pc, #296]	@ (8006f5c <I2C_DMAAbort+0x14c>)
 8006e32:	fba2 2303 	umull	r2, r3, r2, r3
 8006e36:	0a1a      	lsrs	r2, r3, #8
 8006e38:	4613      	mov	r3, r2
 8006e3a:	009b      	lsls	r3, r3, #2
 8006e3c:	4413      	add	r3, r2
 8006e3e:	00da      	lsls	r2, r3, #3
 8006e40:	1ad3      	subs	r3, r2, r3
 8006e42:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 8006e44:	68fb      	ldr	r3, [r7, #12]
 8006e46:	2b00      	cmp	r3, #0
 8006e48:	d106      	bne.n	8006e58 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006e4a:	697b      	ldr	r3, [r7, #20]
 8006e4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e4e:	f043 0220 	orr.w	r2, r3, #32
 8006e52:	697b      	ldr	r3, [r7, #20]
 8006e54:	641a      	str	r2, [r3, #64]	@ 0x40
      break;
 8006e56:	e00a      	b.n	8006e6e <I2C_DMAAbort+0x5e>
    }
    count--;
 8006e58:	68fb      	ldr	r3, [r7, #12]
 8006e5a:	3b01      	subs	r3, #1
 8006e5c:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8006e5e:	697b      	ldr	r3, [r7, #20]
 8006e60:	681b      	ldr	r3, [r3, #0]
 8006e62:	681b      	ldr	r3, [r3, #0]
 8006e64:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006e68:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006e6c:	d0ea      	beq.n	8006e44 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8006e6e:	697b      	ldr	r3, [r7, #20]
 8006e70:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006e72:	2b00      	cmp	r3, #0
 8006e74:	d003      	beq.n	8006e7e <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8006e76:	697b      	ldr	r3, [r7, #20]
 8006e78:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006e7a:	2200      	movs	r2, #0
 8006e7c:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  if (hi2c->hdmarx != NULL)
 8006e7e:	697b      	ldr	r3, [r7, #20]
 8006e80:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e82:	2b00      	cmp	r3, #0
 8006e84:	d003      	beq.n	8006e8e <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8006e86:	697b      	ldr	r3, [r7, #20]
 8006e88:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e8a:	2200      	movs	r2, #0
 8006e8c:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006e8e:	697b      	ldr	r3, [r7, #20]
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	681a      	ldr	r2, [r3, #0]
 8006e94:	697b      	ldr	r3, [r7, #20]
 8006e96:	681b      	ldr	r3, [r3, #0]
 8006e98:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006e9c:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 8006e9e:	697b      	ldr	r3, [r7, #20]
 8006ea0:	2200      	movs	r2, #0
 8006ea2:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 8006ea4:	697b      	ldr	r3, [r7, #20]
 8006ea6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006ea8:	2b00      	cmp	r3, #0
 8006eaa:	d003      	beq.n	8006eb4 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8006eac:	697b      	ldr	r3, [r7, #20]
 8006eae:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006eb0:	2200      	movs	r2, #0
 8006eb2:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  if (hi2c->hdmarx != NULL)
 8006eb4:	697b      	ldr	r3, [r7, #20]
 8006eb6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006eb8:	2b00      	cmp	r3, #0
 8006eba:	d003      	beq.n	8006ec4 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8006ebc:	697b      	ldr	r3, [r7, #20]
 8006ebe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ec0:	2200      	movs	r2, #0
 8006ec2:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 8006ec4:	697b      	ldr	r3, [r7, #20]
 8006ec6:	681b      	ldr	r3, [r3, #0]
 8006ec8:	681a      	ldr	r2, [r3, #0]
 8006eca:	697b      	ldr	r3, [r7, #20]
 8006ecc:	681b      	ldr	r3, [r3, #0]
 8006ece:	f022 0201 	bic.w	r2, r2, #1
 8006ed2:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8006ed4:	697b      	ldr	r3, [r7, #20]
 8006ed6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006eda:	b2db      	uxtb	r3, r3
 8006edc:	2b60      	cmp	r3, #96	@ 0x60
 8006ede:	d10e      	bne.n	8006efe <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8006ee0:	697b      	ldr	r3, [r7, #20]
 8006ee2:	2220      	movs	r2, #32
 8006ee4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8006ee8:	697b      	ldr	r3, [r7, #20]
 8006eea:	2200      	movs	r2, #0
 8006eec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8006ef0:	697b      	ldr	r3, [r7, #20]
 8006ef2:	2200      	movs	r2, #0
 8006ef4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8006ef6:	6978      	ldr	r0, [r7, #20]
 8006ef8:	f7fe fcae 	bl	8005858 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8006efc:	e027      	b.n	8006f4e <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8006efe:	7cfb      	ldrb	r3, [r7, #19]
 8006f00:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8006f04:	2b28      	cmp	r3, #40	@ 0x28
 8006f06:	d117      	bne.n	8006f38 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 8006f08:	697b      	ldr	r3, [r7, #20]
 8006f0a:	681b      	ldr	r3, [r3, #0]
 8006f0c:	681a      	ldr	r2, [r3, #0]
 8006f0e:	697b      	ldr	r3, [r7, #20]
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	f042 0201 	orr.w	r2, r2, #1
 8006f16:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006f18:	697b      	ldr	r3, [r7, #20]
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	681a      	ldr	r2, [r3, #0]
 8006f1e:	697b      	ldr	r3, [r7, #20]
 8006f20:	681b      	ldr	r3, [r3, #0]
 8006f22:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8006f26:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8006f28:	697b      	ldr	r3, [r7, #20]
 8006f2a:	2200      	movs	r2, #0
 8006f2c:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8006f2e:	697b      	ldr	r3, [r7, #20]
 8006f30:	2228      	movs	r2, #40	@ 0x28
 8006f32:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8006f36:	e007      	b.n	8006f48 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 8006f38:	697b      	ldr	r3, [r7, #20]
 8006f3a:	2220      	movs	r2, #32
 8006f3c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006f40:	697b      	ldr	r3, [r7, #20]
 8006f42:	2200      	movs	r2, #0
 8006f44:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8006f48:	6978      	ldr	r0, [r7, #20]
 8006f4a:	f7fe fc7b 	bl	8005844 <HAL_I2C_ErrorCallback>
}
 8006f4e:	bf00      	nop
 8006f50:	3718      	adds	r7, #24
 8006f52:	46bd      	mov	sp, r7
 8006f54:	bd80      	pop	{r7, pc}
 8006f56:	bf00      	nop
 8006f58:	20000008 	.word	0x20000008
 8006f5c:	14f8b589 	.word	0x14f8b589

08006f60 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8006f60:	b580      	push	{r7, lr}
 8006f62:	b084      	sub	sp, #16
 8006f64:	af00      	add	r7, sp, #0
 8006f66:	60f8      	str	r0, [r7, #12]
 8006f68:	60b9      	str	r1, [r7, #8]
 8006f6a:	603b      	str	r3, [r7, #0]
 8006f6c:	4613      	mov	r3, r2
 8006f6e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006f70:	e048      	b.n	8007004 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006f72:	683b      	ldr	r3, [r7, #0]
 8006f74:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006f78:	d044      	beq.n	8007004 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006f7a:	f7fc fedb 	bl	8003d34 <HAL_GetTick>
 8006f7e:	4602      	mov	r2, r0
 8006f80:	69bb      	ldr	r3, [r7, #24]
 8006f82:	1ad3      	subs	r3, r2, r3
 8006f84:	683a      	ldr	r2, [r7, #0]
 8006f86:	429a      	cmp	r2, r3
 8006f88:	d302      	bcc.n	8006f90 <I2C_WaitOnFlagUntilTimeout+0x30>
 8006f8a:	683b      	ldr	r3, [r7, #0]
 8006f8c:	2b00      	cmp	r3, #0
 8006f8e:	d139      	bne.n	8007004 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8006f90:	68bb      	ldr	r3, [r7, #8]
 8006f92:	0c1b      	lsrs	r3, r3, #16
 8006f94:	b2db      	uxtb	r3, r3
 8006f96:	2b01      	cmp	r3, #1
 8006f98:	d10d      	bne.n	8006fb6 <I2C_WaitOnFlagUntilTimeout+0x56>
 8006f9a:	68fb      	ldr	r3, [r7, #12]
 8006f9c:	681b      	ldr	r3, [r3, #0]
 8006f9e:	695b      	ldr	r3, [r3, #20]
 8006fa0:	43da      	mvns	r2, r3
 8006fa2:	68bb      	ldr	r3, [r7, #8]
 8006fa4:	4013      	ands	r3, r2
 8006fa6:	b29b      	uxth	r3, r3
 8006fa8:	2b00      	cmp	r3, #0
 8006faa:	bf0c      	ite	eq
 8006fac:	2301      	moveq	r3, #1
 8006fae:	2300      	movne	r3, #0
 8006fb0:	b2db      	uxtb	r3, r3
 8006fb2:	461a      	mov	r2, r3
 8006fb4:	e00c      	b.n	8006fd0 <I2C_WaitOnFlagUntilTimeout+0x70>
 8006fb6:	68fb      	ldr	r3, [r7, #12]
 8006fb8:	681b      	ldr	r3, [r3, #0]
 8006fba:	699b      	ldr	r3, [r3, #24]
 8006fbc:	43da      	mvns	r2, r3
 8006fbe:	68bb      	ldr	r3, [r7, #8]
 8006fc0:	4013      	ands	r3, r2
 8006fc2:	b29b      	uxth	r3, r3
 8006fc4:	2b00      	cmp	r3, #0
 8006fc6:	bf0c      	ite	eq
 8006fc8:	2301      	moveq	r3, #1
 8006fca:	2300      	movne	r3, #0
 8006fcc:	b2db      	uxtb	r3, r3
 8006fce:	461a      	mov	r2, r3
 8006fd0:	79fb      	ldrb	r3, [r7, #7]
 8006fd2:	429a      	cmp	r2, r3
 8006fd4:	d116      	bne.n	8007004 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8006fd6:	68fb      	ldr	r3, [r7, #12]
 8006fd8:	2200      	movs	r2, #0
 8006fda:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8006fdc:	68fb      	ldr	r3, [r7, #12]
 8006fde:	2220      	movs	r2, #32
 8006fe0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8006fe4:	68fb      	ldr	r3, [r7, #12]
 8006fe6:	2200      	movs	r2, #0
 8006fe8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8006fec:	68fb      	ldr	r3, [r7, #12]
 8006fee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ff0:	f043 0220 	orr.w	r2, r3, #32
 8006ff4:	68fb      	ldr	r3, [r7, #12]
 8006ff6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006ff8:	68fb      	ldr	r3, [r7, #12]
 8006ffa:	2200      	movs	r2, #0
 8006ffc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8007000:	2301      	movs	r3, #1
 8007002:	e023      	b.n	800704c <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007004:	68bb      	ldr	r3, [r7, #8]
 8007006:	0c1b      	lsrs	r3, r3, #16
 8007008:	b2db      	uxtb	r3, r3
 800700a:	2b01      	cmp	r3, #1
 800700c:	d10d      	bne.n	800702a <I2C_WaitOnFlagUntilTimeout+0xca>
 800700e:	68fb      	ldr	r3, [r7, #12]
 8007010:	681b      	ldr	r3, [r3, #0]
 8007012:	695b      	ldr	r3, [r3, #20]
 8007014:	43da      	mvns	r2, r3
 8007016:	68bb      	ldr	r3, [r7, #8]
 8007018:	4013      	ands	r3, r2
 800701a:	b29b      	uxth	r3, r3
 800701c:	2b00      	cmp	r3, #0
 800701e:	bf0c      	ite	eq
 8007020:	2301      	moveq	r3, #1
 8007022:	2300      	movne	r3, #0
 8007024:	b2db      	uxtb	r3, r3
 8007026:	461a      	mov	r2, r3
 8007028:	e00c      	b.n	8007044 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800702a:	68fb      	ldr	r3, [r7, #12]
 800702c:	681b      	ldr	r3, [r3, #0]
 800702e:	699b      	ldr	r3, [r3, #24]
 8007030:	43da      	mvns	r2, r3
 8007032:	68bb      	ldr	r3, [r7, #8]
 8007034:	4013      	ands	r3, r2
 8007036:	b29b      	uxth	r3, r3
 8007038:	2b00      	cmp	r3, #0
 800703a:	bf0c      	ite	eq
 800703c:	2301      	moveq	r3, #1
 800703e:	2300      	movne	r3, #0
 8007040:	b2db      	uxtb	r3, r3
 8007042:	461a      	mov	r2, r3
 8007044:	79fb      	ldrb	r3, [r7, #7]
 8007046:	429a      	cmp	r2, r3
 8007048:	d093      	beq.n	8006f72 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800704a:	2300      	movs	r3, #0
}
 800704c:	4618      	mov	r0, r3
 800704e:	3710      	adds	r7, #16
 8007050:	46bd      	mov	sp, r7
 8007052:	bd80      	pop	{r7, pc}

08007054 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8007054:	b580      	push	{r7, lr}
 8007056:	b084      	sub	sp, #16
 8007058:	af00      	add	r7, sp, #0
 800705a:	60f8      	str	r0, [r7, #12]
 800705c:	60b9      	str	r1, [r7, #8]
 800705e:	607a      	str	r2, [r7, #4]
 8007060:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8007062:	e071      	b.n	8007148 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8007064:	68fb      	ldr	r3, [r7, #12]
 8007066:	681b      	ldr	r3, [r3, #0]
 8007068:	695b      	ldr	r3, [r3, #20]
 800706a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800706e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007072:	d123      	bne.n	80070bc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007074:	68fb      	ldr	r3, [r7, #12]
 8007076:	681b      	ldr	r3, [r3, #0]
 8007078:	681a      	ldr	r2, [r3, #0]
 800707a:	68fb      	ldr	r3, [r7, #12]
 800707c:	681b      	ldr	r3, [r3, #0]
 800707e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007082:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007084:	68fb      	ldr	r3, [r7, #12]
 8007086:	681b      	ldr	r3, [r3, #0]
 8007088:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800708c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800708e:	68fb      	ldr	r3, [r7, #12]
 8007090:	2200      	movs	r2, #0
 8007092:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8007094:	68fb      	ldr	r3, [r7, #12]
 8007096:	2220      	movs	r2, #32
 8007098:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800709c:	68fb      	ldr	r3, [r7, #12]
 800709e:	2200      	movs	r2, #0
 80070a0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80070a4:	68fb      	ldr	r3, [r7, #12]
 80070a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80070a8:	f043 0204 	orr.w	r2, r3, #4
 80070ac:	68fb      	ldr	r3, [r7, #12]
 80070ae:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80070b0:	68fb      	ldr	r3, [r7, #12]
 80070b2:	2200      	movs	r2, #0
 80070b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80070b8:	2301      	movs	r3, #1
 80070ba:	e067      	b.n	800718c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80070c2:	d041      	beq.n	8007148 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80070c4:	f7fc fe36 	bl	8003d34 <HAL_GetTick>
 80070c8:	4602      	mov	r2, r0
 80070ca:	683b      	ldr	r3, [r7, #0]
 80070cc:	1ad3      	subs	r3, r2, r3
 80070ce:	687a      	ldr	r2, [r7, #4]
 80070d0:	429a      	cmp	r2, r3
 80070d2:	d302      	bcc.n	80070da <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	2b00      	cmp	r3, #0
 80070d8:	d136      	bne.n	8007148 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80070da:	68bb      	ldr	r3, [r7, #8]
 80070dc:	0c1b      	lsrs	r3, r3, #16
 80070de:	b2db      	uxtb	r3, r3
 80070e0:	2b01      	cmp	r3, #1
 80070e2:	d10c      	bne.n	80070fe <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80070e4:	68fb      	ldr	r3, [r7, #12]
 80070e6:	681b      	ldr	r3, [r3, #0]
 80070e8:	695b      	ldr	r3, [r3, #20]
 80070ea:	43da      	mvns	r2, r3
 80070ec:	68bb      	ldr	r3, [r7, #8]
 80070ee:	4013      	ands	r3, r2
 80070f0:	b29b      	uxth	r3, r3
 80070f2:	2b00      	cmp	r3, #0
 80070f4:	bf14      	ite	ne
 80070f6:	2301      	movne	r3, #1
 80070f8:	2300      	moveq	r3, #0
 80070fa:	b2db      	uxtb	r3, r3
 80070fc:	e00b      	b.n	8007116 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80070fe:	68fb      	ldr	r3, [r7, #12]
 8007100:	681b      	ldr	r3, [r3, #0]
 8007102:	699b      	ldr	r3, [r3, #24]
 8007104:	43da      	mvns	r2, r3
 8007106:	68bb      	ldr	r3, [r7, #8]
 8007108:	4013      	ands	r3, r2
 800710a:	b29b      	uxth	r3, r3
 800710c:	2b00      	cmp	r3, #0
 800710e:	bf14      	ite	ne
 8007110:	2301      	movne	r3, #1
 8007112:	2300      	moveq	r3, #0
 8007114:	b2db      	uxtb	r3, r3
 8007116:	2b00      	cmp	r3, #0
 8007118:	d016      	beq.n	8007148 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800711a:	68fb      	ldr	r3, [r7, #12]
 800711c:	2200      	movs	r2, #0
 800711e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8007120:	68fb      	ldr	r3, [r7, #12]
 8007122:	2220      	movs	r2, #32
 8007124:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007128:	68fb      	ldr	r3, [r7, #12]
 800712a:	2200      	movs	r2, #0
 800712c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007130:	68fb      	ldr	r3, [r7, #12]
 8007132:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007134:	f043 0220 	orr.w	r2, r3, #32
 8007138:	68fb      	ldr	r3, [r7, #12]
 800713a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800713c:	68fb      	ldr	r3, [r7, #12]
 800713e:	2200      	movs	r2, #0
 8007140:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8007144:	2301      	movs	r3, #1
 8007146:	e021      	b.n	800718c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8007148:	68bb      	ldr	r3, [r7, #8]
 800714a:	0c1b      	lsrs	r3, r3, #16
 800714c:	b2db      	uxtb	r3, r3
 800714e:	2b01      	cmp	r3, #1
 8007150:	d10c      	bne.n	800716c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8007152:	68fb      	ldr	r3, [r7, #12]
 8007154:	681b      	ldr	r3, [r3, #0]
 8007156:	695b      	ldr	r3, [r3, #20]
 8007158:	43da      	mvns	r2, r3
 800715a:	68bb      	ldr	r3, [r7, #8]
 800715c:	4013      	ands	r3, r2
 800715e:	b29b      	uxth	r3, r3
 8007160:	2b00      	cmp	r3, #0
 8007162:	bf14      	ite	ne
 8007164:	2301      	movne	r3, #1
 8007166:	2300      	moveq	r3, #0
 8007168:	b2db      	uxtb	r3, r3
 800716a:	e00b      	b.n	8007184 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 800716c:	68fb      	ldr	r3, [r7, #12]
 800716e:	681b      	ldr	r3, [r3, #0]
 8007170:	699b      	ldr	r3, [r3, #24]
 8007172:	43da      	mvns	r2, r3
 8007174:	68bb      	ldr	r3, [r7, #8]
 8007176:	4013      	ands	r3, r2
 8007178:	b29b      	uxth	r3, r3
 800717a:	2b00      	cmp	r3, #0
 800717c:	bf14      	ite	ne
 800717e:	2301      	movne	r3, #1
 8007180:	2300      	moveq	r3, #0
 8007182:	b2db      	uxtb	r3, r3
 8007184:	2b00      	cmp	r3, #0
 8007186:	f47f af6d 	bne.w	8007064 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800718a:	2300      	movs	r3, #0
}
 800718c:	4618      	mov	r0, r3
 800718e:	3710      	adds	r7, #16
 8007190:	46bd      	mov	sp, r7
 8007192:	bd80      	pop	{r7, pc}

08007194 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007194:	b580      	push	{r7, lr}
 8007196:	b084      	sub	sp, #16
 8007198:	af00      	add	r7, sp, #0
 800719a:	60f8      	str	r0, [r7, #12]
 800719c:	60b9      	str	r1, [r7, #8]
 800719e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80071a0:	e034      	b.n	800720c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80071a2:	68f8      	ldr	r0, [r7, #12]
 80071a4:	f000 f915 	bl	80073d2 <I2C_IsAcknowledgeFailed>
 80071a8:	4603      	mov	r3, r0
 80071aa:	2b00      	cmp	r3, #0
 80071ac:	d001      	beq.n	80071b2 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80071ae:	2301      	movs	r3, #1
 80071b0:	e034      	b.n	800721c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80071b2:	68bb      	ldr	r3, [r7, #8]
 80071b4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80071b8:	d028      	beq.n	800720c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80071ba:	f7fc fdbb 	bl	8003d34 <HAL_GetTick>
 80071be:	4602      	mov	r2, r0
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	1ad3      	subs	r3, r2, r3
 80071c4:	68ba      	ldr	r2, [r7, #8]
 80071c6:	429a      	cmp	r2, r3
 80071c8:	d302      	bcc.n	80071d0 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80071ca:	68bb      	ldr	r3, [r7, #8]
 80071cc:	2b00      	cmp	r3, #0
 80071ce:	d11d      	bne.n	800720c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80071d0:	68fb      	ldr	r3, [r7, #12]
 80071d2:	681b      	ldr	r3, [r3, #0]
 80071d4:	695b      	ldr	r3, [r3, #20]
 80071d6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80071da:	2b80      	cmp	r3, #128	@ 0x80
 80071dc:	d016      	beq.n	800720c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80071de:	68fb      	ldr	r3, [r7, #12]
 80071e0:	2200      	movs	r2, #0
 80071e2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80071e4:	68fb      	ldr	r3, [r7, #12]
 80071e6:	2220      	movs	r2, #32
 80071e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80071ec:	68fb      	ldr	r3, [r7, #12]
 80071ee:	2200      	movs	r2, #0
 80071f0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80071f4:	68fb      	ldr	r3, [r7, #12]
 80071f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80071f8:	f043 0220 	orr.w	r2, r3, #32
 80071fc:	68fb      	ldr	r3, [r7, #12]
 80071fe:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007200:	68fb      	ldr	r3, [r7, #12]
 8007202:	2200      	movs	r2, #0
 8007204:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8007208:	2301      	movs	r3, #1
 800720a:	e007      	b.n	800721c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800720c:	68fb      	ldr	r3, [r7, #12]
 800720e:	681b      	ldr	r3, [r3, #0]
 8007210:	695b      	ldr	r3, [r3, #20]
 8007212:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007216:	2b80      	cmp	r3, #128	@ 0x80
 8007218:	d1c3      	bne.n	80071a2 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800721a:	2300      	movs	r3, #0
}
 800721c:	4618      	mov	r0, r3
 800721e:	3710      	adds	r7, #16
 8007220:	46bd      	mov	sp, r7
 8007222:	bd80      	pop	{r7, pc}

08007224 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007224:	b580      	push	{r7, lr}
 8007226:	b084      	sub	sp, #16
 8007228:	af00      	add	r7, sp, #0
 800722a:	60f8      	str	r0, [r7, #12]
 800722c:	60b9      	str	r1, [r7, #8]
 800722e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8007230:	e034      	b.n	800729c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8007232:	68f8      	ldr	r0, [r7, #12]
 8007234:	f000 f8cd 	bl	80073d2 <I2C_IsAcknowledgeFailed>
 8007238:	4603      	mov	r3, r0
 800723a:	2b00      	cmp	r3, #0
 800723c:	d001      	beq.n	8007242 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800723e:	2301      	movs	r3, #1
 8007240:	e034      	b.n	80072ac <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007242:	68bb      	ldr	r3, [r7, #8]
 8007244:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007248:	d028      	beq.n	800729c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800724a:	f7fc fd73 	bl	8003d34 <HAL_GetTick>
 800724e:	4602      	mov	r2, r0
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	1ad3      	subs	r3, r2, r3
 8007254:	68ba      	ldr	r2, [r7, #8]
 8007256:	429a      	cmp	r2, r3
 8007258:	d302      	bcc.n	8007260 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800725a:	68bb      	ldr	r3, [r7, #8]
 800725c:	2b00      	cmp	r3, #0
 800725e:	d11d      	bne.n	800729c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8007260:	68fb      	ldr	r3, [r7, #12]
 8007262:	681b      	ldr	r3, [r3, #0]
 8007264:	695b      	ldr	r3, [r3, #20]
 8007266:	f003 0304 	and.w	r3, r3, #4
 800726a:	2b04      	cmp	r3, #4
 800726c:	d016      	beq.n	800729c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800726e:	68fb      	ldr	r3, [r7, #12]
 8007270:	2200      	movs	r2, #0
 8007272:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8007274:	68fb      	ldr	r3, [r7, #12]
 8007276:	2220      	movs	r2, #32
 8007278:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800727c:	68fb      	ldr	r3, [r7, #12]
 800727e:	2200      	movs	r2, #0
 8007280:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007284:	68fb      	ldr	r3, [r7, #12]
 8007286:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007288:	f043 0220 	orr.w	r2, r3, #32
 800728c:	68fb      	ldr	r3, [r7, #12]
 800728e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007290:	68fb      	ldr	r3, [r7, #12]
 8007292:	2200      	movs	r2, #0
 8007294:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8007298:	2301      	movs	r3, #1
 800729a:	e007      	b.n	80072ac <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800729c:	68fb      	ldr	r3, [r7, #12]
 800729e:	681b      	ldr	r3, [r3, #0]
 80072a0:	695b      	ldr	r3, [r3, #20]
 80072a2:	f003 0304 	and.w	r3, r3, #4
 80072a6:	2b04      	cmp	r3, #4
 80072a8:	d1c3      	bne.n	8007232 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80072aa:	2300      	movs	r3, #0
}
 80072ac:	4618      	mov	r0, r3
 80072ae:	3710      	adds	r7, #16
 80072b0:	46bd      	mov	sp, r7
 80072b2:	bd80      	pop	{r7, pc}

080072b4 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 80072b4:	b480      	push	{r7}
 80072b6:	b085      	sub	sp, #20
 80072b8:	af00      	add	r7, sp, #0
 80072ba:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80072bc:	2300      	movs	r3, #0
 80072be:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 80072c0:	4b13      	ldr	r3, [pc, #76]	@ (8007310 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 80072c2:	681b      	ldr	r3, [r3, #0]
 80072c4:	08db      	lsrs	r3, r3, #3
 80072c6:	4a13      	ldr	r2, [pc, #76]	@ (8007314 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 80072c8:	fba2 2303 	umull	r2, r3, r2, r3
 80072cc:	0a1a      	lsrs	r2, r3, #8
 80072ce:	4613      	mov	r3, r2
 80072d0:	009b      	lsls	r3, r3, #2
 80072d2:	4413      	add	r3, r2
 80072d4:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 80072d6:	68fb      	ldr	r3, [r7, #12]
 80072d8:	3b01      	subs	r3, #1
 80072da:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 80072dc:	68fb      	ldr	r3, [r7, #12]
 80072de:	2b00      	cmp	r3, #0
 80072e0:	d107      	bne.n	80072f2 <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80072e6:	f043 0220 	orr.w	r2, r3, #32
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	641a      	str	r2, [r3, #64]	@ 0x40

      return HAL_ERROR;
 80072ee:	2301      	movs	r3, #1
 80072f0:	e008      	b.n	8007304 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	681b      	ldr	r3, [r3, #0]
 80072f6:	681b      	ldr	r3, [r3, #0]
 80072f8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80072fc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007300:	d0e9      	beq.n	80072d6 <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 8007302:	2300      	movs	r3, #0
}
 8007304:	4618      	mov	r0, r3
 8007306:	3714      	adds	r7, #20
 8007308:	46bd      	mov	sp, r7
 800730a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800730e:	4770      	bx	lr
 8007310:	20000008 	.word	0x20000008
 8007314:	14f8b589 	.word	0x14f8b589

08007318 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007318:	b580      	push	{r7, lr}
 800731a:	b084      	sub	sp, #16
 800731c:	af00      	add	r7, sp, #0
 800731e:	60f8      	str	r0, [r7, #12]
 8007320:	60b9      	str	r1, [r7, #8]
 8007322:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8007324:	e049      	b.n	80073ba <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8007326:	68fb      	ldr	r3, [r7, #12]
 8007328:	681b      	ldr	r3, [r3, #0]
 800732a:	695b      	ldr	r3, [r3, #20]
 800732c:	f003 0310 	and.w	r3, r3, #16
 8007330:	2b10      	cmp	r3, #16
 8007332:	d119      	bne.n	8007368 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007334:	68fb      	ldr	r3, [r7, #12]
 8007336:	681b      	ldr	r3, [r3, #0]
 8007338:	f06f 0210 	mvn.w	r2, #16
 800733c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800733e:	68fb      	ldr	r3, [r7, #12]
 8007340:	2200      	movs	r2, #0
 8007342:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8007344:	68fb      	ldr	r3, [r7, #12]
 8007346:	2220      	movs	r2, #32
 8007348:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800734c:	68fb      	ldr	r3, [r7, #12]
 800734e:	2200      	movs	r2, #0
 8007350:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8007354:	68fb      	ldr	r3, [r7, #12]
 8007356:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007358:	68fb      	ldr	r3, [r7, #12]
 800735a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800735c:	68fb      	ldr	r3, [r7, #12]
 800735e:	2200      	movs	r2, #0
 8007360:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8007364:	2301      	movs	r3, #1
 8007366:	e030      	b.n	80073ca <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007368:	f7fc fce4 	bl	8003d34 <HAL_GetTick>
 800736c:	4602      	mov	r2, r0
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	1ad3      	subs	r3, r2, r3
 8007372:	68ba      	ldr	r2, [r7, #8]
 8007374:	429a      	cmp	r2, r3
 8007376:	d302      	bcc.n	800737e <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8007378:	68bb      	ldr	r3, [r7, #8]
 800737a:	2b00      	cmp	r3, #0
 800737c:	d11d      	bne.n	80073ba <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 800737e:	68fb      	ldr	r3, [r7, #12]
 8007380:	681b      	ldr	r3, [r3, #0]
 8007382:	695b      	ldr	r3, [r3, #20]
 8007384:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007388:	2b40      	cmp	r3, #64	@ 0x40
 800738a:	d016      	beq.n	80073ba <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800738c:	68fb      	ldr	r3, [r7, #12]
 800738e:	2200      	movs	r2, #0
 8007390:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8007392:	68fb      	ldr	r3, [r7, #12]
 8007394:	2220      	movs	r2, #32
 8007396:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800739a:	68fb      	ldr	r3, [r7, #12]
 800739c:	2200      	movs	r2, #0
 800739e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80073a2:	68fb      	ldr	r3, [r7, #12]
 80073a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80073a6:	f043 0220 	orr.w	r2, r3, #32
 80073aa:	68fb      	ldr	r3, [r7, #12]
 80073ac:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80073ae:	68fb      	ldr	r3, [r7, #12]
 80073b0:	2200      	movs	r2, #0
 80073b2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 80073b6:	2301      	movs	r3, #1
 80073b8:	e007      	b.n	80073ca <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80073ba:	68fb      	ldr	r3, [r7, #12]
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	695b      	ldr	r3, [r3, #20]
 80073c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80073c4:	2b40      	cmp	r3, #64	@ 0x40
 80073c6:	d1ae      	bne.n	8007326 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80073c8:	2300      	movs	r3, #0
}
 80073ca:	4618      	mov	r0, r3
 80073cc:	3710      	adds	r7, #16
 80073ce:	46bd      	mov	sp, r7
 80073d0:	bd80      	pop	{r7, pc}

080073d2 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80073d2:	b480      	push	{r7}
 80073d4:	b083      	sub	sp, #12
 80073d6:	af00      	add	r7, sp, #0
 80073d8:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	681b      	ldr	r3, [r3, #0]
 80073de:	695b      	ldr	r3, [r3, #20]
 80073e0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80073e4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80073e8:	d11b      	bne.n	8007422 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	681b      	ldr	r3, [r3, #0]
 80073ee:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80073f2:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	2200      	movs	r2, #0
 80073f8:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	2220      	movs	r2, #32
 80073fe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	2200      	movs	r2, #0
 8007406:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800740e:	f043 0204 	orr.w	r2, r3, #4
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	2200      	movs	r2, #0
 800741a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800741e:	2301      	movs	r3, #1
 8007420:	e000      	b.n	8007424 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8007422:	2300      	movs	r3, #0
}
 8007424:	4618      	mov	r0, r3
 8007426:	370c      	adds	r7, #12
 8007428:	46bd      	mov	sp, r7
 800742a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800742e:	4770      	bx	lr

08007430 <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 8007430:	b480      	push	{r7}
 8007432:	b083      	sub	sp, #12
 8007434:	af00      	add	r7, sp, #0
 8007436:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800743c:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 8007440:	d103      	bne.n	800744a <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	2201      	movs	r2, #1
 8007446:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 8007448:	e007      	b.n	800745a <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800744e:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 8007452:	d102      	bne.n	800745a <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	2208      	movs	r2, #8
 8007458:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 800745a:	bf00      	nop
 800745c:	370c      	adds	r7, #12
 800745e:	46bd      	mov	sp, r7
 8007460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007464:	4770      	bx	lr
	...

08007468 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007468:	b580      	push	{r7, lr}
 800746a:	b084      	sub	sp, #16
 800746c:	af00      	add	r7, sp, #0
 800746e:	6078      	str	r0, [r7, #4]
 8007470:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	2b00      	cmp	r3, #0
 8007476:	d101      	bne.n	800747c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007478:	2301      	movs	r3, #1
 800747a:	e0cc      	b.n	8007616 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800747c:	4b68      	ldr	r3, [pc, #416]	@ (8007620 <HAL_RCC_ClockConfig+0x1b8>)
 800747e:	681b      	ldr	r3, [r3, #0]
 8007480:	f003 030f 	and.w	r3, r3, #15
 8007484:	683a      	ldr	r2, [r7, #0]
 8007486:	429a      	cmp	r2, r3
 8007488:	d90c      	bls.n	80074a4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800748a:	4b65      	ldr	r3, [pc, #404]	@ (8007620 <HAL_RCC_ClockConfig+0x1b8>)
 800748c:	683a      	ldr	r2, [r7, #0]
 800748e:	b2d2      	uxtb	r2, r2
 8007490:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007492:	4b63      	ldr	r3, [pc, #396]	@ (8007620 <HAL_RCC_ClockConfig+0x1b8>)
 8007494:	681b      	ldr	r3, [r3, #0]
 8007496:	f003 030f 	and.w	r3, r3, #15
 800749a:	683a      	ldr	r2, [r7, #0]
 800749c:	429a      	cmp	r2, r3
 800749e:	d001      	beq.n	80074a4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80074a0:	2301      	movs	r3, #1
 80074a2:	e0b8      	b.n	8007616 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	681b      	ldr	r3, [r3, #0]
 80074a8:	f003 0302 	and.w	r3, r3, #2
 80074ac:	2b00      	cmp	r3, #0
 80074ae:	d020      	beq.n	80074f2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	681b      	ldr	r3, [r3, #0]
 80074b4:	f003 0304 	and.w	r3, r3, #4
 80074b8:	2b00      	cmp	r3, #0
 80074ba:	d005      	beq.n	80074c8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80074bc:	4b59      	ldr	r3, [pc, #356]	@ (8007624 <HAL_RCC_ClockConfig+0x1bc>)
 80074be:	689b      	ldr	r3, [r3, #8]
 80074c0:	4a58      	ldr	r2, [pc, #352]	@ (8007624 <HAL_RCC_ClockConfig+0x1bc>)
 80074c2:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80074c6:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	681b      	ldr	r3, [r3, #0]
 80074cc:	f003 0308 	and.w	r3, r3, #8
 80074d0:	2b00      	cmp	r3, #0
 80074d2:	d005      	beq.n	80074e0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80074d4:	4b53      	ldr	r3, [pc, #332]	@ (8007624 <HAL_RCC_ClockConfig+0x1bc>)
 80074d6:	689b      	ldr	r3, [r3, #8]
 80074d8:	4a52      	ldr	r2, [pc, #328]	@ (8007624 <HAL_RCC_ClockConfig+0x1bc>)
 80074da:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80074de:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80074e0:	4b50      	ldr	r3, [pc, #320]	@ (8007624 <HAL_RCC_ClockConfig+0x1bc>)
 80074e2:	689b      	ldr	r3, [r3, #8]
 80074e4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	689b      	ldr	r3, [r3, #8]
 80074ec:	494d      	ldr	r1, [pc, #308]	@ (8007624 <HAL_RCC_ClockConfig+0x1bc>)
 80074ee:	4313      	orrs	r3, r2
 80074f0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	681b      	ldr	r3, [r3, #0]
 80074f6:	f003 0301 	and.w	r3, r3, #1
 80074fa:	2b00      	cmp	r3, #0
 80074fc:	d044      	beq.n	8007588 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	685b      	ldr	r3, [r3, #4]
 8007502:	2b01      	cmp	r3, #1
 8007504:	d107      	bne.n	8007516 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007506:	4b47      	ldr	r3, [pc, #284]	@ (8007624 <HAL_RCC_ClockConfig+0x1bc>)
 8007508:	681b      	ldr	r3, [r3, #0]
 800750a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800750e:	2b00      	cmp	r3, #0
 8007510:	d119      	bne.n	8007546 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007512:	2301      	movs	r3, #1
 8007514:	e07f      	b.n	8007616 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	685b      	ldr	r3, [r3, #4]
 800751a:	2b02      	cmp	r3, #2
 800751c:	d003      	beq.n	8007526 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007522:	2b03      	cmp	r3, #3
 8007524:	d107      	bne.n	8007536 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007526:	4b3f      	ldr	r3, [pc, #252]	@ (8007624 <HAL_RCC_ClockConfig+0x1bc>)
 8007528:	681b      	ldr	r3, [r3, #0]
 800752a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800752e:	2b00      	cmp	r3, #0
 8007530:	d109      	bne.n	8007546 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007532:	2301      	movs	r3, #1
 8007534:	e06f      	b.n	8007616 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007536:	4b3b      	ldr	r3, [pc, #236]	@ (8007624 <HAL_RCC_ClockConfig+0x1bc>)
 8007538:	681b      	ldr	r3, [r3, #0]
 800753a:	f003 0302 	and.w	r3, r3, #2
 800753e:	2b00      	cmp	r3, #0
 8007540:	d101      	bne.n	8007546 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007542:	2301      	movs	r3, #1
 8007544:	e067      	b.n	8007616 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8007546:	4b37      	ldr	r3, [pc, #220]	@ (8007624 <HAL_RCC_ClockConfig+0x1bc>)
 8007548:	689b      	ldr	r3, [r3, #8]
 800754a:	f023 0203 	bic.w	r2, r3, #3
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	685b      	ldr	r3, [r3, #4]
 8007552:	4934      	ldr	r1, [pc, #208]	@ (8007624 <HAL_RCC_ClockConfig+0x1bc>)
 8007554:	4313      	orrs	r3, r2
 8007556:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8007558:	f7fc fbec 	bl	8003d34 <HAL_GetTick>
 800755c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800755e:	e00a      	b.n	8007576 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007560:	f7fc fbe8 	bl	8003d34 <HAL_GetTick>
 8007564:	4602      	mov	r2, r0
 8007566:	68fb      	ldr	r3, [r7, #12]
 8007568:	1ad3      	subs	r3, r2, r3
 800756a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800756e:	4293      	cmp	r3, r2
 8007570:	d901      	bls.n	8007576 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8007572:	2303      	movs	r3, #3
 8007574:	e04f      	b.n	8007616 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007576:	4b2b      	ldr	r3, [pc, #172]	@ (8007624 <HAL_RCC_ClockConfig+0x1bc>)
 8007578:	689b      	ldr	r3, [r3, #8]
 800757a:	f003 020c 	and.w	r2, r3, #12
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	685b      	ldr	r3, [r3, #4]
 8007582:	009b      	lsls	r3, r3, #2
 8007584:	429a      	cmp	r2, r3
 8007586:	d1eb      	bne.n	8007560 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8007588:	4b25      	ldr	r3, [pc, #148]	@ (8007620 <HAL_RCC_ClockConfig+0x1b8>)
 800758a:	681b      	ldr	r3, [r3, #0]
 800758c:	f003 030f 	and.w	r3, r3, #15
 8007590:	683a      	ldr	r2, [r7, #0]
 8007592:	429a      	cmp	r2, r3
 8007594:	d20c      	bcs.n	80075b0 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007596:	4b22      	ldr	r3, [pc, #136]	@ (8007620 <HAL_RCC_ClockConfig+0x1b8>)
 8007598:	683a      	ldr	r2, [r7, #0]
 800759a:	b2d2      	uxtb	r2, r2
 800759c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800759e:	4b20      	ldr	r3, [pc, #128]	@ (8007620 <HAL_RCC_ClockConfig+0x1b8>)
 80075a0:	681b      	ldr	r3, [r3, #0]
 80075a2:	f003 030f 	and.w	r3, r3, #15
 80075a6:	683a      	ldr	r2, [r7, #0]
 80075a8:	429a      	cmp	r2, r3
 80075aa:	d001      	beq.n	80075b0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80075ac:	2301      	movs	r3, #1
 80075ae:	e032      	b.n	8007616 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	681b      	ldr	r3, [r3, #0]
 80075b4:	f003 0304 	and.w	r3, r3, #4
 80075b8:	2b00      	cmp	r3, #0
 80075ba:	d008      	beq.n	80075ce <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80075bc:	4b19      	ldr	r3, [pc, #100]	@ (8007624 <HAL_RCC_ClockConfig+0x1bc>)
 80075be:	689b      	ldr	r3, [r3, #8]
 80075c0:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	68db      	ldr	r3, [r3, #12]
 80075c8:	4916      	ldr	r1, [pc, #88]	@ (8007624 <HAL_RCC_ClockConfig+0x1bc>)
 80075ca:	4313      	orrs	r3, r2
 80075cc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	681b      	ldr	r3, [r3, #0]
 80075d2:	f003 0308 	and.w	r3, r3, #8
 80075d6:	2b00      	cmp	r3, #0
 80075d8:	d009      	beq.n	80075ee <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80075da:	4b12      	ldr	r3, [pc, #72]	@ (8007624 <HAL_RCC_ClockConfig+0x1bc>)
 80075dc:	689b      	ldr	r3, [r3, #8]
 80075de:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	691b      	ldr	r3, [r3, #16]
 80075e6:	00db      	lsls	r3, r3, #3
 80075e8:	490e      	ldr	r1, [pc, #56]	@ (8007624 <HAL_RCC_ClockConfig+0x1bc>)
 80075ea:	4313      	orrs	r3, r2
 80075ec:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80075ee:	f000 f855 	bl	800769c <HAL_RCC_GetSysClockFreq>
 80075f2:	4602      	mov	r2, r0
 80075f4:	4b0b      	ldr	r3, [pc, #44]	@ (8007624 <HAL_RCC_ClockConfig+0x1bc>)
 80075f6:	689b      	ldr	r3, [r3, #8]
 80075f8:	091b      	lsrs	r3, r3, #4
 80075fa:	f003 030f 	and.w	r3, r3, #15
 80075fe:	490a      	ldr	r1, [pc, #40]	@ (8007628 <HAL_RCC_ClockConfig+0x1c0>)
 8007600:	5ccb      	ldrb	r3, [r1, r3]
 8007602:	fa22 f303 	lsr.w	r3, r2, r3
 8007606:	4a09      	ldr	r2, [pc, #36]	@ (800762c <HAL_RCC_ClockConfig+0x1c4>)
 8007608:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800760a:	4b09      	ldr	r3, [pc, #36]	@ (8007630 <HAL_RCC_ClockConfig+0x1c8>)
 800760c:	681b      	ldr	r3, [r3, #0]
 800760e:	4618      	mov	r0, r3
 8007610:	f7fc fb4c 	bl	8003cac <HAL_InitTick>

  return HAL_OK;
 8007614:	2300      	movs	r3, #0
}
 8007616:	4618      	mov	r0, r3
 8007618:	3710      	adds	r7, #16
 800761a:	46bd      	mov	sp, r7
 800761c:	bd80      	pop	{r7, pc}
 800761e:	bf00      	nop
 8007620:	40023c00 	.word	0x40023c00
 8007624:	40023800 	.word	0x40023800
 8007628:	0800a5e8 	.word	0x0800a5e8
 800762c:	20000008 	.word	0x20000008
 8007630:	2000000c 	.word	0x2000000c

08007634 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007634:	b480      	push	{r7}
 8007636:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007638:	4b03      	ldr	r3, [pc, #12]	@ (8007648 <HAL_RCC_GetHCLKFreq+0x14>)
 800763a:	681b      	ldr	r3, [r3, #0]
}
 800763c:	4618      	mov	r0, r3
 800763e:	46bd      	mov	sp, r7
 8007640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007644:	4770      	bx	lr
 8007646:	bf00      	nop
 8007648:	20000008 	.word	0x20000008

0800764c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800764c:	b580      	push	{r7, lr}
 800764e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8007650:	f7ff fff0 	bl	8007634 <HAL_RCC_GetHCLKFreq>
 8007654:	4602      	mov	r2, r0
 8007656:	4b05      	ldr	r3, [pc, #20]	@ (800766c <HAL_RCC_GetPCLK1Freq+0x20>)
 8007658:	689b      	ldr	r3, [r3, #8]
 800765a:	0a9b      	lsrs	r3, r3, #10
 800765c:	f003 0307 	and.w	r3, r3, #7
 8007660:	4903      	ldr	r1, [pc, #12]	@ (8007670 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007662:	5ccb      	ldrb	r3, [r1, r3]
 8007664:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007668:	4618      	mov	r0, r3
 800766a:	bd80      	pop	{r7, pc}
 800766c:	40023800 	.word	0x40023800
 8007670:	0800a5f8 	.word	0x0800a5f8

08007674 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007674:	b580      	push	{r7, lr}
 8007676:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8007678:	f7ff ffdc 	bl	8007634 <HAL_RCC_GetHCLKFreq>
 800767c:	4602      	mov	r2, r0
 800767e:	4b05      	ldr	r3, [pc, #20]	@ (8007694 <HAL_RCC_GetPCLK2Freq+0x20>)
 8007680:	689b      	ldr	r3, [r3, #8]
 8007682:	0b5b      	lsrs	r3, r3, #13
 8007684:	f003 0307 	and.w	r3, r3, #7
 8007688:	4903      	ldr	r1, [pc, #12]	@ (8007698 <HAL_RCC_GetPCLK2Freq+0x24>)
 800768a:	5ccb      	ldrb	r3, [r1, r3]
 800768c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007690:	4618      	mov	r0, r3
 8007692:	bd80      	pop	{r7, pc}
 8007694:	40023800 	.word	0x40023800
 8007698:	0800a5f8 	.word	0x0800a5f8

0800769c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800769c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80076a0:	b0ae      	sub	sp, #184	@ 0xb8
 80076a2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80076a4:	2300      	movs	r3, #0
 80076a6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 80076aa:	2300      	movs	r3, #0
 80076ac:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 80076b0:	2300      	movs	r3, #0
 80076b2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 80076b6:	2300      	movs	r3, #0
 80076b8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 80076bc:	2300      	movs	r3, #0
 80076be:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80076c2:	4bcb      	ldr	r3, [pc, #812]	@ (80079f0 <HAL_RCC_GetSysClockFreq+0x354>)
 80076c4:	689b      	ldr	r3, [r3, #8]
 80076c6:	f003 030c 	and.w	r3, r3, #12
 80076ca:	2b0c      	cmp	r3, #12
 80076cc:	f200 8206 	bhi.w	8007adc <HAL_RCC_GetSysClockFreq+0x440>
 80076d0:	a201      	add	r2, pc, #4	@ (adr r2, 80076d8 <HAL_RCC_GetSysClockFreq+0x3c>)
 80076d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80076d6:	bf00      	nop
 80076d8:	0800770d 	.word	0x0800770d
 80076dc:	08007add 	.word	0x08007add
 80076e0:	08007add 	.word	0x08007add
 80076e4:	08007add 	.word	0x08007add
 80076e8:	08007715 	.word	0x08007715
 80076ec:	08007add 	.word	0x08007add
 80076f0:	08007add 	.word	0x08007add
 80076f4:	08007add 	.word	0x08007add
 80076f8:	0800771d 	.word	0x0800771d
 80076fc:	08007add 	.word	0x08007add
 8007700:	08007add 	.word	0x08007add
 8007704:	08007add 	.word	0x08007add
 8007708:	0800790d 	.word	0x0800790d
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800770c:	4bb9      	ldr	r3, [pc, #740]	@ (80079f4 <HAL_RCC_GetSysClockFreq+0x358>)
 800770e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8007712:	e1e7      	b.n	8007ae4 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8007714:	4bb8      	ldr	r3, [pc, #736]	@ (80079f8 <HAL_RCC_GetSysClockFreq+0x35c>)
 8007716:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800771a:	e1e3      	b.n	8007ae4 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800771c:	4bb4      	ldr	r3, [pc, #720]	@ (80079f0 <HAL_RCC_GetSysClockFreq+0x354>)
 800771e:	685b      	ldr	r3, [r3, #4]
 8007720:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007724:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8007728:	4bb1      	ldr	r3, [pc, #708]	@ (80079f0 <HAL_RCC_GetSysClockFreq+0x354>)
 800772a:	685b      	ldr	r3, [r3, #4]
 800772c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007730:	2b00      	cmp	r3, #0
 8007732:	d071      	beq.n	8007818 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007734:	4bae      	ldr	r3, [pc, #696]	@ (80079f0 <HAL_RCC_GetSysClockFreq+0x354>)
 8007736:	685b      	ldr	r3, [r3, #4]
 8007738:	099b      	lsrs	r3, r3, #6
 800773a:	2200      	movs	r2, #0
 800773c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007740:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8007744:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007748:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800774c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8007750:	2300      	movs	r3, #0
 8007752:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8007756:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800775a:	4622      	mov	r2, r4
 800775c:	462b      	mov	r3, r5
 800775e:	f04f 0000 	mov.w	r0, #0
 8007762:	f04f 0100 	mov.w	r1, #0
 8007766:	0159      	lsls	r1, r3, #5
 8007768:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800776c:	0150      	lsls	r0, r2, #5
 800776e:	4602      	mov	r2, r0
 8007770:	460b      	mov	r3, r1
 8007772:	4621      	mov	r1, r4
 8007774:	1a51      	subs	r1, r2, r1
 8007776:	6439      	str	r1, [r7, #64]	@ 0x40
 8007778:	4629      	mov	r1, r5
 800777a:	eb63 0301 	sbc.w	r3, r3, r1
 800777e:	647b      	str	r3, [r7, #68]	@ 0x44
 8007780:	f04f 0200 	mov.w	r2, #0
 8007784:	f04f 0300 	mov.w	r3, #0
 8007788:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 800778c:	4649      	mov	r1, r9
 800778e:	018b      	lsls	r3, r1, #6
 8007790:	4641      	mov	r1, r8
 8007792:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8007796:	4641      	mov	r1, r8
 8007798:	018a      	lsls	r2, r1, #6
 800779a:	4641      	mov	r1, r8
 800779c:	1a51      	subs	r1, r2, r1
 800779e:	63b9      	str	r1, [r7, #56]	@ 0x38
 80077a0:	4649      	mov	r1, r9
 80077a2:	eb63 0301 	sbc.w	r3, r3, r1
 80077a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80077a8:	f04f 0200 	mov.w	r2, #0
 80077ac:	f04f 0300 	mov.w	r3, #0
 80077b0:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 80077b4:	4649      	mov	r1, r9
 80077b6:	00cb      	lsls	r3, r1, #3
 80077b8:	4641      	mov	r1, r8
 80077ba:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80077be:	4641      	mov	r1, r8
 80077c0:	00ca      	lsls	r2, r1, #3
 80077c2:	4610      	mov	r0, r2
 80077c4:	4619      	mov	r1, r3
 80077c6:	4603      	mov	r3, r0
 80077c8:	4622      	mov	r2, r4
 80077ca:	189b      	adds	r3, r3, r2
 80077cc:	633b      	str	r3, [r7, #48]	@ 0x30
 80077ce:	462b      	mov	r3, r5
 80077d0:	460a      	mov	r2, r1
 80077d2:	eb42 0303 	adc.w	r3, r2, r3
 80077d6:	637b      	str	r3, [r7, #52]	@ 0x34
 80077d8:	f04f 0200 	mov.w	r2, #0
 80077dc:	f04f 0300 	mov.w	r3, #0
 80077e0:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80077e4:	4629      	mov	r1, r5
 80077e6:	024b      	lsls	r3, r1, #9
 80077e8:	4621      	mov	r1, r4
 80077ea:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80077ee:	4621      	mov	r1, r4
 80077f0:	024a      	lsls	r2, r1, #9
 80077f2:	4610      	mov	r0, r2
 80077f4:	4619      	mov	r1, r3
 80077f6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80077fa:	2200      	movs	r2, #0
 80077fc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8007800:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8007804:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8007808:	f7f8 fd6a 	bl	80002e0 <__aeabi_uldivmod>
 800780c:	4602      	mov	r2, r0
 800780e:	460b      	mov	r3, r1
 8007810:	4613      	mov	r3, r2
 8007812:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007816:	e067      	b.n	80078e8 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007818:	4b75      	ldr	r3, [pc, #468]	@ (80079f0 <HAL_RCC_GetSysClockFreq+0x354>)
 800781a:	685b      	ldr	r3, [r3, #4]
 800781c:	099b      	lsrs	r3, r3, #6
 800781e:	2200      	movs	r2, #0
 8007820:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007824:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8007828:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800782c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007830:	67bb      	str	r3, [r7, #120]	@ 0x78
 8007832:	2300      	movs	r3, #0
 8007834:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8007836:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 800783a:	4622      	mov	r2, r4
 800783c:	462b      	mov	r3, r5
 800783e:	f04f 0000 	mov.w	r0, #0
 8007842:	f04f 0100 	mov.w	r1, #0
 8007846:	0159      	lsls	r1, r3, #5
 8007848:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800784c:	0150      	lsls	r0, r2, #5
 800784e:	4602      	mov	r2, r0
 8007850:	460b      	mov	r3, r1
 8007852:	4621      	mov	r1, r4
 8007854:	1a51      	subs	r1, r2, r1
 8007856:	62b9      	str	r1, [r7, #40]	@ 0x28
 8007858:	4629      	mov	r1, r5
 800785a:	eb63 0301 	sbc.w	r3, r3, r1
 800785e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007860:	f04f 0200 	mov.w	r2, #0
 8007864:	f04f 0300 	mov.w	r3, #0
 8007868:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 800786c:	4649      	mov	r1, r9
 800786e:	018b      	lsls	r3, r1, #6
 8007870:	4641      	mov	r1, r8
 8007872:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8007876:	4641      	mov	r1, r8
 8007878:	018a      	lsls	r2, r1, #6
 800787a:	4641      	mov	r1, r8
 800787c:	ebb2 0a01 	subs.w	sl, r2, r1
 8007880:	4649      	mov	r1, r9
 8007882:	eb63 0b01 	sbc.w	fp, r3, r1
 8007886:	f04f 0200 	mov.w	r2, #0
 800788a:	f04f 0300 	mov.w	r3, #0
 800788e:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8007892:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8007896:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800789a:	4692      	mov	sl, r2
 800789c:	469b      	mov	fp, r3
 800789e:	4623      	mov	r3, r4
 80078a0:	eb1a 0303 	adds.w	r3, sl, r3
 80078a4:	623b      	str	r3, [r7, #32]
 80078a6:	462b      	mov	r3, r5
 80078a8:	eb4b 0303 	adc.w	r3, fp, r3
 80078ac:	627b      	str	r3, [r7, #36]	@ 0x24
 80078ae:	f04f 0200 	mov.w	r2, #0
 80078b2:	f04f 0300 	mov.w	r3, #0
 80078b6:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 80078ba:	4629      	mov	r1, r5
 80078bc:	028b      	lsls	r3, r1, #10
 80078be:	4621      	mov	r1, r4
 80078c0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80078c4:	4621      	mov	r1, r4
 80078c6:	028a      	lsls	r2, r1, #10
 80078c8:	4610      	mov	r0, r2
 80078ca:	4619      	mov	r1, r3
 80078cc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80078d0:	2200      	movs	r2, #0
 80078d2:	673b      	str	r3, [r7, #112]	@ 0x70
 80078d4:	677a      	str	r2, [r7, #116]	@ 0x74
 80078d6:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 80078da:	f7f8 fd01 	bl	80002e0 <__aeabi_uldivmod>
 80078de:	4602      	mov	r2, r0
 80078e0:	460b      	mov	r3, r1
 80078e2:	4613      	mov	r3, r2
 80078e4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80078e8:	4b41      	ldr	r3, [pc, #260]	@ (80079f0 <HAL_RCC_GetSysClockFreq+0x354>)
 80078ea:	685b      	ldr	r3, [r3, #4]
 80078ec:	0c1b      	lsrs	r3, r3, #16
 80078ee:	f003 0303 	and.w	r3, r3, #3
 80078f2:	3301      	adds	r3, #1
 80078f4:	005b      	lsls	r3, r3, #1
 80078f6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 80078fa:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80078fe:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8007902:	fbb2 f3f3 	udiv	r3, r2, r3
 8007906:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800790a:	e0eb      	b.n	8007ae4 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800790c:	4b38      	ldr	r3, [pc, #224]	@ (80079f0 <HAL_RCC_GetSysClockFreq+0x354>)
 800790e:	685b      	ldr	r3, [r3, #4]
 8007910:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007914:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8007918:	4b35      	ldr	r3, [pc, #212]	@ (80079f0 <HAL_RCC_GetSysClockFreq+0x354>)
 800791a:	685b      	ldr	r3, [r3, #4]
 800791c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007920:	2b00      	cmp	r3, #0
 8007922:	d06b      	beq.n	80079fc <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007924:	4b32      	ldr	r3, [pc, #200]	@ (80079f0 <HAL_RCC_GetSysClockFreq+0x354>)
 8007926:	685b      	ldr	r3, [r3, #4]
 8007928:	099b      	lsrs	r3, r3, #6
 800792a:	2200      	movs	r2, #0
 800792c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800792e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8007930:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007932:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007936:	663b      	str	r3, [r7, #96]	@ 0x60
 8007938:	2300      	movs	r3, #0
 800793a:	667b      	str	r3, [r7, #100]	@ 0x64
 800793c:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8007940:	4622      	mov	r2, r4
 8007942:	462b      	mov	r3, r5
 8007944:	f04f 0000 	mov.w	r0, #0
 8007948:	f04f 0100 	mov.w	r1, #0
 800794c:	0159      	lsls	r1, r3, #5
 800794e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007952:	0150      	lsls	r0, r2, #5
 8007954:	4602      	mov	r2, r0
 8007956:	460b      	mov	r3, r1
 8007958:	4621      	mov	r1, r4
 800795a:	1a51      	subs	r1, r2, r1
 800795c:	61b9      	str	r1, [r7, #24]
 800795e:	4629      	mov	r1, r5
 8007960:	eb63 0301 	sbc.w	r3, r3, r1
 8007964:	61fb      	str	r3, [r7, #28]
 8007966:	f04f 0200 	mov.w	r2, #0
 800796a:	f04f 0300 	mov.w	r3, #0
 800796e:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8007972:	4659      	mov	r1, fp
 8007974:	018b      	lsls	r3, r1, #6
 8007976:	4651      	mov	r1, sl
 8007978:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800797c:	4651      	mov	r1, sl
 800797e:	018a      	lsls	r2, r1, #6
 8007980:	4651      	mov	r1, sl
 8007982:	ebb2 0801 	subs.w	r8, r2, r1
 8007986:	4659      	mov	r1, fp
 8007988:	eb63 0901 	sbc.w	r9, r3, r1
 800798c:	f04f 0200 	mov.w	r2, #0
 8007990:	f04f 0300 	mov.w	r3, #0
 8007994:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8007998:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800799c:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80079a0:	4690      	mov	r8, r2
 80079a2:	4699      	mov	r9, r3
 80079a4:	4623      	mov	r3, r4
 80079a6:	eb18 0303 	adds.w	r3, r8, r3
 80079aa:	613b      	str	r3, [r7, #16]
 80079ac:	462b      	mov	r3, r5
 80079ae:	eb49 0303 	adc.w	r3, r9, r3
 80079b2:	617b      	str	r3, [r7, #20]
 80079b4:	f04f 0200 	mov.w	r2, #0
 80079b8:	f04f 0300 	mov.w	r3, #0
 80079bc:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 80079c0:	4629      	mov	r1, r5
 80079c2:	024b      	lsls	r3, r1, #9
 80079c4:	4621      	mov	r1, r4
 80079c6:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80079ca:	4621      	mov	r1, r4
 80079cc:	024a      	lsls	r2, r1, #9
 80079ce:	4610      	mov	r0, r2
 80079d0:	4619      	mov	r1, r3
 80079d2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80079d6:	2200      	movs	r2, #0
 80079d8:	65bb      	str	r3, [r7, #88]	@ 0x58
 80079da:	65fa      	str	r2, [r7, #92]	@ 0x5c
 80079dc:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80079e0:	f7f8 fc7e 	bl	80002e0 <__aeabi_uldivmod>
 80079e4:	4602      	mov	r2, r0
 80079e6:	460b      	mov	r3, r1
 80079e8:	4613      	mov	r3, r2
 80079ea:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80079ee:	e065      	b.n	8007abc <HAL_RCC_GetSysClockFreq+0x420>
 80079f0:	40023800 	.word	0x40023800
 80079f4:	00f42400 	.word	0x00f42400
 80079f8:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80079fc:	4b3d      	ldr	r3, [pc, #244]	@ (8007af4 <HAL_RCC_GetSysClockFreq+0x458>)
 80079fe:	685b      	ldr	r3, [r3, #4]
 8007a00:	099b      	lsrs	r3, r3, #6
 8007a02:	2200      	movs	r2, #0
 8007a04:	4618      	mov	r0, r3
 8007a06:	4611      	mov	r1, r2
 8007a08:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8007a0c:	653b      	str	r3, [r7, #80]	@ 0x50
 8007a0e:	2300      	movs	r3, #0
 8007a10:	657b      	str	r3, [r7, #84]	@ 0x54
 8007a12:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8007a16:	4642      	mov	r2, r8
 8007a18:	464b      	mov	r3, r9
 8007a1a:	f04f 0000 	mov.w	r0, #0
 8007a1e:	f04f 0100 	mov.w	r1, #0
 8007a22:	0159      	lsls	r1, r3, #5
 8007a24:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007a28:	0150      	lsls	r0, r2, #5
 8007a2a:	4602      	mov	r2, r0
 8007a2c:	460b      	mov	r3, r1
 8007a2e:	4641      	mov	r1, r8
 8007a30:	1a51      	subs	r1, r2, r1
 8007a32:	60b9      	str	r1, [r7, #8]
 8007a34:	4649      	mov	r1, r9
 8007a36:	eb63 0301 	sbc.w	r3, r3, r1
 8007a3a:	60fb      	str	r3, [r7, #12]
 8007a3c:	f04f 0200 	mov.w	r2, #0
 8007a40:	f04f 0300 	mov.w	r3, #0
 8007a44:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8007a48:	4659      	mov	r1, fp
 8007a4a:	018b      	lsls	r3, r1, #6
 8007a4c:	4651      	mov	r1, sl
 8007a4e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8007a52:	4651      	mov	r1, sl
 8007a54:	018a      	lsls	r2, r1, #6
 8007a56:	4651      	mov	r1, sl
 8007a58:	1a54      	subs	r4, r2, r1
 8007a5a:	4659      	mov	r1, fp
 8007a5c:	eb63 0501 	sbc.w	r5, r3, r1
 8007a60:	f04f 0200 	mov.w	r2, #0
 8007a64:	f04f 0300 	mov.w	r3, #0
 8007a68:	00eb      	lsls	r3, r5, #3
 8007a6a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007a6e:	00e2      	lsls	r2, r4, #3
 8007a70:	4614      	mov	r4, r2
 8007a72:	461d      	mov	r5, r3
 8007a74:	4643      	mov	r3, r8
 8007a76:	18e3      	adds	r3, r4, r3
 8007a78:	603b      	str	r3, [r7, #0]
 8007a7a:	464b      	mov	r3, r9
 8007a7c:	eb45 0303 	adc.w	r3, r5, r3
 8007a80:	607b      	str	r3, [r7, #4]
 8007a82:	f04f 0200 	mov.w	r2, #0
 8007a86:	f04f 0300 	mov.w	r3, #0
 8007a8a:	e9d7 4500 	ldrd	r4, r5, [r7]
 8007a8e:	4629      	mov	r1, r5
 8007a90:	028b      	lsls	r3, r1, #10
 8007a92:	4621      	mov	r1, r4
 8007a94:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8007a98:	4621      	mov	r1, r4
 8007a9a:	028a      	lsls	r2, r1, #10
 8007a9c:	4610      	mov	r0, r2
 8007a9e:	4619      	mov	r1, r3
 8007aa0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007aa4:	2200      	movs	r2, #0
 8007aa6:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007aa8:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8007aaa:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8007aae:	f7f8 fc17 	bl	80002e0 <__aeabi_uldivmod>
 8007ab2:	4602      	mov	r2, r0
 8007ab4:	460b      	mov	r3, r1
 8007ab6:	4613      	mov	r3, r2
 8007ab8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8007abc:	4b0d      	ldr	r3, [pc, #52]	@ (8007af4 <HAL_RCC_GetSysClockFreq+0x458>)
 8007abe:	685b      	ldr	r3, [r3, #4]
 8007ac0:	0f1b      	lsrs	r3, r3, #28
 8007ac2:	f003 0307 	and.w	r3, r3, #7
 8007ac6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 8007aca:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8007ace:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8007ad2:	fbb2 f3f3 	udiv	r3, r2, r3
 8007ad6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8007ada:	e003      	b.n	8007ae4 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8007adc:	4b06      	ldr	r3, [pc, #24]	@ (8007af8 <HAL_RCC_GetSysClockFreq+0x45c>)
 8007ade:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8007ae2:	bf00      	nop
    }
  }
  return sysclockfreq;
 8007ae4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8007ae8:	4618      	mov	r0, r3
 8007aea:	37b8      	adds	r7, #184	@ 0xb8
 8007aec:	46bd      	mov	sp, r7
 8007aee:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007af2:	bf00      	nop
 8007af4:	40023800 	.word	0x40023800
 8007af8:	00f42400 	.word	0x00f42400

08007afc <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007afc:	b580      	push	{r7, lr}
 8007afe:	b086      	sub	sp, #24
 8007b00:	af00      	add	r7, sp, #0
 8007b02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	2b00      	cmp	r3, #0
 8007b08:	d101      	bne.n	8007b0e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8007b0a:	2301      	movs	r3, #1
 8007b0c:	e28d      	b.n	800802a <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	681b      	ldr	r3, [r3, #0]
 8007b12:	f003 0301 	and.w	r3, r3, #1
 8007b16:	2b00      	cmp	r3, #0
 8007b18:	f000 8083 	beq.w	8007c22 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8007b1c:	4b94      	ldr	r3, [pc, #592]	@ (8007d70 <HAL_RCC_OscConfig+0x274>)
 8007b1e:	689b      	ldr	r3, [r3, #8]
 8007b20:	f003 030c 	and.w	r3, r3, #12
 8007b24:	2b04      	cmp	r3, #4
 8007b26:	d019      	beq.n	8007b5c <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8007b28:	4b91      	ldr	r3, [pc, #580]	@ (8007d70 <HAL_RCC_OscConfig+0x274>)
 8007b2a:	689b      	ldr	r3, [r3, #8]
 8007b2c:	f003 030c 	and.w	r3, r3, #12
        || \
 8007b30:	2b08      	cmp	r3, #8
 8007b32:	d106      	bne.n	8007b42 <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8007b34:	4b8e      	ldr	r3, [pc, #568]	@ (8007d70 <HAL_RCC_OscConfig+0x274>)
 8007b36:	685b      	ldr	r3, [r3, #4]
 8007b38:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007b3c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007b40:	d00c      	beq.n	8007b5c <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007b42:	4b8b      	ldr	r3, [pc, #556]	@ (8007d70 <HAL_RCC_OscConfig+0x274>)
 8007b44:	689b      	ldr	r3, [r3, #8]
 8007b46:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8007b4a:	2b0c      	cmp	r3, #12
 8007b4c:	d112      	bne.n	8007b74 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007b4e:	4b88      	ldr	r3, [pc, #544]	@ (8007d70 <HAL_RCC_OscConfig+0x274>)
 8007b50:	685b      	ldr	r3, [r3, #4]
 8007b52:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007b56:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007b5a:	d10b      	bne.n	8007b74 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007b5c:	4b84      	ldr	r3, [pc, #528]	@ (8007d70 <HAL_RCC_OscConfig+0x274>)
 8007b5e:	681b      	ldr	r3, [r3, #0]
 8007b60:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007b64:	2b00      	cmp	r3, #0
 8007b66:	d05b      	beq.n	8007c20 <HAL_RCC_OscConfig+0x124>
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	685b      	ldr	r3, [r3, #4]
 8007b6c:	2b00      	cmp	r3, #0
 8007b6e:	d157      	bne.n	8007c20 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8007b70:	2301      	movs	r3, #1
 8007b72:	e25a      	b.n	800802a <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	685b      	ldr	r3, [r3, #4]
 8007b78:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007b7c:	d106      	bne.n	8007b8c <HAL_RCC_OscConfig+0x90>
 8007b7e:	4b7c      	ldr	r3, [pc, #496]	@ (8007d70 <HAL_RCC_OscConfig+0x274>)
 8007b80:	681b      	ldr	r3, [r3, #0]
 8007b82:	4a7b      	ldr	r2, [pc, #492]	@ (8007d70 <HAL_RCC_OscConfig+0x274>)
 8007b84:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007b88:	6013      	str	r3, [r2, #0]
 8007b8a:	e01d      	b.n	8007bc8 <HAL_RCC_OscConfig+0xcc>
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	685b      	ldr	r3, [r3, #4]
 8007b90:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8007b94:	d10c      	bne.n	8007bb0 <HAL_RCC_OscConfig+0xb4>
 8007b96:	4b76      	ldr	r3, [pc, #472]	@ (8007d70 <HAL_RCC_OscConfig+0x274>)
 8007b98:	681b      	ldr	r3, [r3, #0]
 8007b9a:	4a75      	ldr	r2, [pc, #468]	@ (8007d70 <HAL_RCC_OscConfig+0x274>)
 8007b9c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8007ba0:	6013      	str	r3, [r2, #0]
 8007ba2:	4b73      	ldr	r3, [pc, #460]	@ (8007d70 <HAL_RCC_OscConfig+0x274>)
 8007ba4:	681b      	ldr	r3, [r3, #0]
 8007ba6:	4a72      	ldr	r2, [pc, #456]	@ (8007d70 <HAL_RCC_OscConfig+0x274>)
 8007ba8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007bac:	6013      	str	r3, [r2, #0]
 8007bae:	e00b      	b.n	8007bc8 <HAL_RCC_OscConfig+0xcc>
 8007bb0:	4b6f      	ldr	r3, [pc, #444]	@ (8007d70 <HAL_RCC_OscConfig+0x274>)
 8007bb2:	681b      	ldr	r3, [r3, #0]
 8007bb4:	4a6e      	ldr	r2, [pc, #440]	@ (8007d70 <HAL_RCC_OscConfig+0x274>)
 8007bb6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007bba:	6013      	str	r3, [r2, #0]
 8007bbc:	4b6c      	ldr	r3, [pc, #432]	@ (8007d70 <HAL_RCC_OscConfig+0x274>)
 8007bbe:	681b      	ldr	r3, [r3, #0]
 8007bc0:	4a6b      	ldr	r2, [pc, #428]	@ (8007d70 <HAL_RCC_OscConfig+0x274>)
 8007bc2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8007bc6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	685b      	ldr	r3, [r3, #4]
 8007bcc:	2b00      	cmp	r3, #0
 8007bce:	d013      	beq.n	8007bf8 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007bd0:	f7fc f8b0 	bl	8003d34 <HAL_GetTick>
 8007bd4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007bd6:	e008      	b.n	8007bea <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007bd8:	f7fc f8ac 	bl	8003d34 <HAL_GetTick>
 8007bdc:	4602      	mov	r2, r0
 8007bde:	693b      	ldr	r3, [r7, #16]
 8007be0:	1ad3      	subs	r3, r2, r3
 8007be2:	2b64      	cmp	r3, #100	@ 0x64
 8007be4:	d901      	bls.n	8007bea <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8007be6:	2303      	movs	r3, #3
 8007be8:	e21f      	b.n	800802a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007bea:	4b61      	ldr	r3, [pc, #388]	@ (8007d70 <HAL_RCC_OscConfig+0x274>)
 8007bec:	681b      	ldr	r3, [r3, #0]
 8007bee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007bf2:	2b00      	cmp	r3, #0
 8007bf4:	d0f0      	beq.n	8007bd8 <HAL_RCC_OscConfig+0xdc>
 8007bf6:	e014      	b.n	8007c22 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007bf8:	f7fc f89c 	bl	8003d34 <HAL_GetTick>
 8007bfc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007bfe:	e008      	b.n	8007c12 <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007c00:	f7fc f898 	bl	8003d34 <HAL_GetTick>
 8007c04:	4602      	mov	r2, r0
 8007c06:	693b      	ldr	r3, [r7, #16]
 8007c08:	1ad3      	subs	r3, r2, r3
 8007c0a:	2b64      	cmp	r3, #100	@ 0x64
 8007c0c:	d901      	bls.n	8007c12 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8007c0e:	2303      	movs	r3, #3
 8007c10:	e20b      	b.n	800802a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007c12:	4b57      	ldr	r3, [pc, #348]	@ (8007d70 <HAL_RCC_OscConfig+0x274>)
 8007c14:	681b      	ldr	r3, [r3, #0]
 8007c16:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007c1a:	2b00      	cmp	r3, #0
 8007c1c:	d1f0      	bne.n	8007c00 <HAL_RCC_OscConfig+0x104>
 8007c1e:	e000      	b.n	8007c22 <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007c20:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	681b      	ldr	r3, [r3, #0]
 8007c26:	f003 0302 	and.w	r3, r3, #2
 8007c2a:	2b00      	cmp	r3, #0
 8007c2c:	d06f      	beq.n	8007d0e <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8007c2e:	4b50      	ldr	r3, [pc, #320]	@ (8007d70 <HAL_RCC_OscConfig+0x274>)
 8007c30:	689b      	ldr	r3, [r3, #8]
 8007c32:	f003 030c 	and.w	r3, r3, #12
 8007c36:	2b00      	cmp	r3, #0
 8007c38:	d017      	beq.n	8007c6a <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8007c3a:	4b4d      	ldr	r3, [pc, #308]	@ (8007d70 <HAL_RCC_OscConfig+0x274>)
 8007c3c:	689b      	ldr	r3, [r3, #8]
 8007c3e:	f003 030c 	and.w	r3, r3, #12
        || \
 8007c42:	2b08      	cmp	r3, #8
 8007c44:	d105      	bne.n	8007c52 <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8007c46:	4b4a      	ldr	r3, [pc, #296]	@ (8007d70 <HAL_RCC_OscConfig+0x274>)
 8007c48:	685b      	ldr	r3, [r3, #4]
 8007c4a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007c4e:	2b00      	cmp	r3, #0
 8007c50:	d00b      	beq.n	8007c6a <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007c52:	4b47      	ldr	r3, [pc, #284]	@ (8007d70 <HAL_RCC_OscConfig+0x274>)
 8007c54:	689b      	ldr	r3, [r3, #8]
 8007c56:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8007c5a:	2b0c      	cmp	r3, #12
 8007c5c:	d11c      	bne.n	8007c98 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007c5e:	4b44      	ldr	r3, [pc, #272]	@ (8007d70 <HAL_RCC_OscConfig+0x274>)
 8007c60:	685b      	ldr	r3, [r3, #4]
 8007c62:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007c66:	2b00      	cmp	r3, #0
 8007c68:	d116      	bne.n	8007c98 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007c6a:	4b41      	ldr	r3, [pc, #260]	@ (8007d70 <HAL_RCC_OscConfig+0x274>)
 8007c6c:	681b      	ldr	r3, [r3, #0]
 8007c6e:	f003 0302 	and.w	r3, r3, #2
 8007c72:	2b00      	cmp	r3, #0
 8007c74:	d005      	beq.n	8007c82 <HAL_RCC_OscConfig+0x186>
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	68db      	ldr	r3, [r3, #12]
 8007c7a:	2b01      	cmp	r3, #1
 8007c7c:	d001      	beq.n	8007c82 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8007c7e:	2301      	movs	r3, #1
 8007c80:	e1d3      	b.n	800802a <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007c82:	4b3b      	ldr	r3, [pc, #236]	@ (8007d70 <HAL_RCC_OscConfig+0x274>)
 8007c84:	681b      	ldr	r3, [r3, #0]
 8007c86:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	691b      	ldr	r3, [r3, #16]
 8007c8e:	00db      	lsls	r3, r3, #3
 8007c90:	4937      	ldr	r1, [pc, #220]	@ (8007d70 <HAL_RCC_OscConfig+0x274>)
 8007c92:	4313      	orrs	r3, r2
 8007c94:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007c96:	e03a      	b.n	8007d0e <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	68db      	ldr	r3, [r3, #12]
 8007c9c:	2b00      	cmp	r3, #0
 8007c9e:	d020      	beq.n	8007ce2 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007ca0:	4b34      	ldr	r3, [pc, #208]	@ (8007d74 <HAL_RCC_OscConfig+0x278>)
 8007ca2:	2201      	movs	r2, #1
 8007ca4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007ca6:	f7fc f845 	bl	8003d34 <HAL_GetTick>
 8007caa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007cac:	e008      	b.n	8007cc0 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007cae:	f7fc f841 	bl	8003d34 <HAL_GetTick>
 8007cb2:	4602      	mov	r2, r0
 8007cb4:	693b      	ldr	r3, [r7, #16]
 8007cb6:	1ad3      	subs	r3, r2, r3
 8007cb8:	2b02      	cmp	r3, #2
 8007cba:	d901      	bls.n	8007cc0 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8007cbc:	2303      	movs	r3, #3
 8007cbe:	e1b4      	b.n	800802a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007cc0:	4b2b      	ldr	r3, [pc, #172]	@ (8007d70 <HAL_RCC_OscConfig+0x274>)
 8007cc2:	681b      	ldr	r3, [r3, #0]
 8007cc4:	f003 0302 	and.w	r3, r3, #2
 8007cc8:	2b00      	cmp	r3, #0
 8007cca:	d0f0      	beq.n	8007cae <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007ccc:	4b28      	ldr	r3, [pc, #160]	@ (8007d70 <HAL_RCC_OscConfig+0x274>)
 8007cce:	681b      	ldr	r3, [r3, #0]
 8007cd0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	691b      	ldr	r3, [r3, #16]
 8007cd8:	00db      	lsls	r3, r3, #3
 8007cda:	4925      	ldr	r1, [pc, #148]	@ (8007d70 <HAL_RCC_OscConfig+0x274>)
 8007cdc:	4313      	orrs	r3, r2
 8007cde:	600b      	str	r3, [r1, #0]
 8007ce0:	e015      	b.n	8007d0e <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007ce2:	4b24      	ldr	r3, [pc, #144]	@ (8007d74 <HAL_RCC_OscConfig+0x278>)
 8007ce4:	2200      	movs	r2, #0
 8007ce6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007ce8:	f7fc f824 	bl	8003d34 <HAL_GetTick>
 8007cec:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007cee:	e008      	b.n	8007d02 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007cf0:	f7fc f820 	bl	8003d34 <HAL_GetTick>
 8007cf4:	4602      	mov	r2, r0
 8007cf6:	693b      	ldr	r3, [r7, #16]
 8007cf8:	1ad3      	subs	r3, r2, r3
 8007cfa:	2b02      	cmp	r3, #2
 8007cfc:	d901      	bls.n	8007d02 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8007cfe:	2303      	movs	r3, #3
 8007d00:	e193      	b.n	800802a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007d02:	4b1b      	ldr	r3, [pc, #108]	@ (8007d70 <HAL_RCC_OscConfig+0x274>)
 8007d04:	681b      	ldr	r3, [r3, #0]
 8007d06:	f003 0302 	and.w	r3, r3, #2
 8007d0a:	2b00      	cmp	r3, #0
 8007d0c:	d1f0      	bne.n	8007cf0 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	681b      	ldr	r3, [r3, #0]
 8007d12:	f003 0308 	and.w	r3, r3, #8
 8007d16:	2b00      	cmp	r3, #0
 8007d18:	d036      	beq.n	8007d88 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	695b      	ldr	r3, [r3, #20]
 8007d1e:	2b00      	cmp	r3, #0
 8007d20:	d016      	beq.n	8007d50 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007d22:	4b15      	ldr	r3, [pc, #84]	@ (8007d78 <HAL_RCC_OscConfig+0x27c>)
 8007d24:	2201      	movs	r2, #1
 8007d26:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007d28:	f7fc f804 	bl	8003d34 <HAL_GetTick>
 8007d2c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007d2e:	e008      	b.n	8007d42 <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007d30:	f7fc f800 	bl	8003d34 <HAL_GetTick>
 8007d34:	4602      	mov	r2, r0
 8007d36:	693b      	ldr	r3, [r7, #16]
 8007d38:	1ad3      	subs	r3, r2, r3
 8007d3a:	2b02      	cmp	r3, #2
 8007d3c:	d901      	bls.n	8007d42 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8007d3e:	2303      	movs	r3, #3
 8007d40:	e173      	b.n	800802a <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007d42:	4b0b      	ldr	r3, [pc, #44]	@ (8007d70 <HAL_RCC_OscConfig+0x274>)
 8007d44:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007d46:	f003 0302 	and.w	r3, r3, #2
 8007d4a:	2b00      	cmp	r3, #0
 8007d4c:	d0f0      	beq.n	8007d30 <HAL_RCC_OscConfig+0x234>
 8007d4e:	e01b      	b.n	8007d88 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007d50:	4b09      	ldr	r3, [pc, #36]	@ (8007d78 <HAL_RCC_OscConfig+0x27c>)
 8007d52:	2200      	movs	r2, #0
 8007d54:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007d56:	f7fb ffed 	bl	8003d34 <HAL_GetTick>
 8007d5a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007d5c:	e00e      	b.n	8007d7c <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007d5e:	f7fb ffe9 	bl	8003d34 <HAL_GetTick>
 8007d62:	4602      	mov	r2, r0
 8007d64:	693b      	ldr	r3, [r7, #16]
 8007d66:	1ad3      	subs	r3, r2, r3
 8007d68:	2b02      	cmp	r3, #2
 8007d6a:	d907      	bls.n	8007d7c <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8007d6c:	2303      	movs	r3, #3
 8007d6e:	e15c      	b.n	800802a <HAL_RCC_OscConfig+0x52e>
 8007d70:	40023800 	.word	0x40023800
 8007d74:	42470000 	.word	0x42470000
 8007d78:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007d7c:	4b8a      	ldr	r3, [pc, #552]	@ (8007fa8 <HAL_RCC_OscConfig+0x4ac>)
 8007d7e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007d80:	f003 0302 	and.w	r3, r3, #2
 8007d84:	2b00      	cmp	r3, #0
 8007d86:	d1ea      	bne.n	8007d5e <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	681b      	ldr	r3, [r3, #0]
 8007d8c:	f003 0304 	and.w	r3, r3, #4
 8007d90:	2b00      	cmp	r3, #0
 8007d92:	f000 8097 	beq.w	8007ec4 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007d96:	2300      	movs	r3, #0
 8007d98:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007d9a:	4b83      	ldr	r3, [pc, #524]	@ (8007fa8 <HAL_RCC_OscConfig+0x4ac>)
 8007d9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d9e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007da2:	2b00      	cmp	r3, #0
 8007da4:	d10f      	bne.n	8007dc6 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007da6:	2300      	movs	r3, #0
 8007da8:	60bb      	str	r3, [r7, #8]
 8007daa:	4b7f      	ldr	r3, [pc, #508]	@ (8007fa8 <HAL_RCC_OscConfig+0x4ac>)
 8007dac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007dae:	4a7e      	ldr	r2, [pc, #504]	@ (8007fa8 <HAL_RCC_OscConfig+0x4ac>)
 8007db0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007db4:	6413      	str	r3, [r2, #64]	@ 0x40
 8007db6:	4b7c      	ldr	r3, [pc, #496]	@ (8007fa8 <HAL_RCC_OscConfig+0x4ac>)
 8007db8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007dba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007dbe:	60bb      	str	r3, [r7, #8]
 8007dc0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007dc2:	2301      	movs	r3, #1
 8007dc4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007dc6:	4b79      	ldr	r3, [pc, #484]	@ (8007fac <HAL_RCC_OscConfig+0x4b0>)
 8007dc8:	681b      	ldr	r3, [r3, #0]
 8007dca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007dce:	2b00      	cmp	r3, #0
 8007dd0:	d118      	bne.n	8007e04 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8007dd2:	4b76      	ldr	r3, [pc, #472]	@ (8007fac <HAL_RCC_OscConfig+0x4b0>)
 8007dd4:	681b      	ldr	r3, [r3, #0]
 8007dd6:	4a75      	ldr	r2, [pc, #468]	@ (8007fac <HAL_RCC_OscConfig+0x4b0>)
 8007dd8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007ddc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007dde:	f7fb ffa9 	bl	8003d34 <HAL_GetTick>
 8007de2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007de4:	e008      	b.n	8007df8 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007de6:	f7fb ffa5 	bl	8003d34 <HAL_GetTick>
 8007dea:	4602      	mov	r2, r0
 8007dec:	693b      	ldr	r3, [r7, #16]
 8007dee:	1ad3      	subs	r3, r2, r3
 8007df0:	2b02      	cmp	r3, #2
 8007df2:	d901      	bls.n	8007df8 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8007df4:	2303      	movs	r3, #3
 8007df6:	e118      	b.n	800802a <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007df8:	4b6c      	ldr	r3, [pc, #432]	@ (8007fac <HAL_RCC_OscConfig+0x4b0>)
 8007dfa:	681b      	ldr	r3, [r3, #0]
 8007dfc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007e00:	2b00      	cmp	r3, #0
 8007e02:	d0f0      	beq.n	8007de6 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	689b      	ldr	r3, [r3, #8]
 8007e08:	2b01      	cmp	r3, #1
 8007e0a:	d106      	bne.n	8007e1a <HAL_RCC_OscConfig+0x31e>
 8007e0c:	4b66      	ldr	r3, [pc, #408]	@ (8007fa8 <HAL_RCC_OscConfig+0x4ac>)
 8007e0e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007e10:	4a65      	ldr	r2, [pc, #404]	@ (8007fa8 <HAL_RCC_OscConfig+0x4ac>)
 8007e12:	f043 0301 	orr.w	r3, r3, #1
 8007e16:	6713      	str	r3, [r2, #112]	@ 0x70
 8007e18:	e01c      	b.n	8007e54 <HAL_RCC_OscConfig+0x358>
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	689b      	ldr	r3, [r3, #8]
 8007e1e:	2b05      	cmp	r3, #5
 8007e20:	d10c      	bne.n	8007e3c <HAL_RCC_OscConfig+0x340>
 8007e22:	4b61      	ldr	r3, [pc, #388]	@ (8007fa8 <HAL_RCC_OscConfig+0x4ac>)
 8007e24:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007e26:	4a60      	ldr	r2, [pc, #384]	@ (8007fa8 <HAL_RCC_OscConfig+0x4ac>)
 8007e28:	f043 0304 	orr.w	r3, r3, #4
 8007e2c:	6713      	str	r3, [r2, #112]	@ 0x70
 8007e2e:	4b5e      	ldr	r3, [pc, #376]	@ (8007fa8 <HAL_RCC_OscConfig+0x4ac>)
 8007e30:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007e32:	4a5d      	ldr	r2, [pc, #372]	@ (8007fa8 <HAL_RCC_OscConfig+0x4ac>)
 8007e34:	f043 0301 	orr.w	r3, r3, #1
 8007e38:	6713      	str	r3, [r2, #112]	@ 0x70
 8007e3a:	e00b      	b.n	8007e54 <HAL_RCC_OscConfig+0x358>
 8007e3c:	4b5a      	ldr	r3, [pc, #360]	@ (8007fa8 <HAL_RCC_OscConfig+0x4ac>)
 8007e3e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007e40:	4a59      	ldr	r2, [pc, #356]	@ (8007fa8 <HAL_RCC_OscConfig+0x4ac>)
 8007e42:	f023 0301 	bic.w	r3, r3, #1
 8007e46:	6713      	str	r3, [r2, #112]	@ 0x70
 8007e48:	4b57      	ldr	r3, [pc, #348]	@ (8007fa8 <HAL_RCC_OscConfig+0x4ac>)
 8007e4a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007e4c:	4a56      	ldr	r2, [pc, #344]	@ (8007fa8 <HAL_RCC_OscConfig+0x4ac>)
 8007e4e:	f023 0304 	bic.w	r3, r3, #4
 8007e52:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	689b      	ldr	r3, [r3, #8]
 8007e58:	2b00      	cmp	r3, #0
 8007e5a:	d015      	beq.n	8007e88 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007e5c:	f7fb ff6a 	bl	8003d34 <HAL_GetTick>
 8007e60:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007e62:	e00a      	b.n	8007e7a <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007e64:	f7fb ff66 	bl	8003d34 <HAL_GetTick>
 8007e68:	4602      	mov	r2, r0
 8007e6a:	693b      	ldr	r3, [r7, #16]
 8007e6c:	1ad3      	subs	r3, r2, r3
 8007e6e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007e72:	4293      	cmp	r3, r2
 8007e74:	d901      	bls.n	8007e7a <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8007e76:	2303      	movs	r3, #3
 8007e78:	e0d7      	b.n	800802a <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007e7a:	4b4b      	ldr	r3, [pc, #300]	@ (8007fa8 <HAL_RCC_OscConfig+0x4ac>)
 8007e7c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007e7e:	f003 0302 	and.w	r3, r3, #2
 8007e82:	2b00      	cmp	r3, #0
 8007e84:	d0ee      	beq.n	8007e64 <HAL_RCC_OscConfig+0x368>
 8007e86:	e014      	b.n	8007eb2 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007e88:	f7fb ff54 	bl	8003d34 <HAL_GetTick>
 8007e8c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007e8e:	e00a      	b.n	8007ea6 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007e90:	f7fb ff50 	bl	8003d34 <HAL_GetTick>
 8007e94:	4602      	mov	r2, r0
 8007e96:	693b      	ldr	r3, [r7, #16]
 8007e98:	1ad3      	subs	r3, r2, r3
 8007e9a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007e9e:	4293      	cmp	r3, r2
 8007ea0:	d901      	bls.n	8007ea6 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8007ea2:	2303      	movs	r3, #3
 8007ea4:	e0c1      	b.n	800802a <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007ea6:	4b40      	ldr	r3, [pc, #256]	@ (8007fa8 <HAL_RCC_OscConfig+0x4ac>)
 8007ea8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007eaa:	f003 0302 	and.w	r3, r3, #2
 8007eae:	2b00      	cmp	r3, #0
 8007eb0:	d1ee      	bne.n	8007e90 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8007eb2:	7dfb      	ldrb	r3, [r7, #23]
 8007eb4:	2b01      	cmp	r3, #1
 8007eb6:	d105      	bne.n	8007ec4 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007eb8:	4b3b      	ldr	r3, [pc, #236]	@ (8007fa8 <HAL_RCC_OscConfig+0x4ac>)
 8007eba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007ebc:	4a3a      	ldr	r2, [pc, #232]	@ (8007fa8 <HAL_RCC_OscConfig+0x4ac>)
 8007ebe:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007ec2:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	699b      	ldr	r3, [r3, #24]
 8007ec8:	2b00      	cmp	r3, #0
 8007eca:	f000 80ad 	beq.w	8008028 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8007ece:	4b36      	ldr	r3, [pc, #216]	@ (8007fa8 <HAL_RCC_OscConfig+0x4ac>)
 8007ed0:	689b      	ldr	r3, [r3, #8]
 8007ed2:	f003 030c 	and.w	r3, r3, #12
 8007ed6:	2b08      	cmp	r3, #8
 8007ed8:	d060      	beq.n	8007f9c <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	699b      	ldr	r3, [r3, #24]
 8007ede:	2b02      	cmp	r3, #2
 8007ee0:	d145      	bne.n	8007f6e <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007ee2:	4b33      	ldr	r3, [pc, #204]	@ (8007fb0 <HAL_RCC_OscConfig+0x4b4>)
 8007ee4:	2200      	movs	r2, #0
 8007ee6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007ee8:	f7fb ff24 	bl	8003d34 <HAL_GetTick>
 8007eec:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007eee:	e008      	b.n	8007f02 <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007ef0:	f7fb ff20 	bl	8003d34 <HAL_GetTick>
 8007ef4:	4602      	mov	r2, r0
 8007ef6:	693b      	ldr	r3, [r7, #16]
 8007ef8:	1ad3      	subs	r3, r2, r3
 8007efa:	2b02      	cmp	r3, #2
 8007efc:	d901      	bls.n	8007f02 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8007efe:	2303      	movs	r3, #3
 8007f00:	e093      	b.n	800802a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007f02:	4b29      	ldr	r3, [pc, #164]	@ (8007fa8 <HAL_RCC_OscConfig+0x4ac>)
 8007f04:	681b      	ldr	r3, [r3, #0]
 8007f06:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007f0a:	2b00      	cmp	r3, #0
 8007f0c:	d1f0      	bne.n	8007ef0 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	69da      	ldr	r2, [r3, #28]
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	6a1b      	ldr	r3, [r3, #32]
 8007f16:	431a      	orrs	r2, r3
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007f1c:	019b      	lsls	r3, r3, #6
 8007f1e:	431a      	orrs	r2, r3
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007f24:	085b      	lsrs	r3, r3, #1
 8007f26:	3b01      	subs	r3, #1
 8007f28:	041b      	lsls	r3, r3, #16
 8007f2a:	431a      	orrs	r2, r3
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007f30:	061b      	lsls	r3, r3, #24
 8007f32:	431a      	orrs	r2, r3
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007f38:	071b      	lsls	r3, r3, #28
 8007f3a:	491b      	ldr	r1, [pc, #108]	@ (8007fa8 <HAL_RCC_OscConfig+0x4ac>)
 8007f3c:	4313      	orrs	r3, r2
 8007f3e:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007f40:	4b1b      	ldr	r3, [pc, #108]	@ (8007fb0 <HAL_RCC_OscConfig+0x4b4>)
 8007f42:	2201      	movs	r2, #1
 8007f44:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007f46:	f7fb fef5 	bl	8003d34 <HAL_GetTick>
 8007f4a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007f4c:	e008      	b.n	8007f60 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007f4e:	f7fb fef1 	bl	8003d34 <HAL_GetTick>
 8007f52:	4602      	mov	r2, r0
 8007f54:	693b      	ldr	r3, [r7, #16]
 8007f56:	1ad3      	subs	r3, r2, r3
 8007f58:	2b02      	cmp	r3, #2
 8007f5a:	d901      	bls.n	8007f60 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8007f5c:	2303      	movs	r3, #3
 8007f5e:	e064      	b.n	800802a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007f60:	4b11      	ldr	r3, [pc, #68]	@ (8007fa8 <HAL_RCC_OscConfig+0x4ac>)
 8007f62:	681b      	ldr	r3, [r3, #0]
 8007f64:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007f68:	2b00      	cmp	r3, #0
 8007f6a:	d0f0      	beq.n	8007f4e <HAL_RCC_OscConfig+0x452>
 8007f6c:	e05c      	b.n	8008028 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007f6e:	4b10      	ldr	r3, [pc, #64]	@ (8007fb0 <HAL_RCC_OscConfig+0x4b4>)
 8007f70:	2200      	movs	r2, #0
 8007f72:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007f74:	f7fb fede 	bl	8003d34 <HAL_GetTick>
 8007f78:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007f7a:	e008      	b.n	8007f8e <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007f7c:	f7fb feda 	bl	8003d34 <HAL_GetTick>
 8007f80:	4602      	mov	r2, r0
 8007f82:	693b      	ldr	r3, [r7, #16]
 8007f84:	1ad3      	subs	r3, r2, r3
 8007f86:	2b02      	cmp	r3, #2
 8007f88:	d901      	bls.n	8007f8e <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8007f8a:	2303      	movs	r3, #3
 8007f8c:	e04d      	b.n	800802a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007f8e:	4b06      	ldr	r3, [pc, #24]	@ (8007fa8 <HAL_RCC_OscConfig+0x4ac>)
 8007f90:	681b      	ldr	r3, [r3, #0]
 8007f92:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007f96:	2b00      	cmp	r3, #0
 8007f98:	d1f0      	bne.n	8007f7c <HAL_RCC_OscConfig+0x480>
 8007f9a:	e045      	b.n	8008028 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	699b      	ldr	r3, [r3, #24]
 8007fa0:	2b01      	cmp	r3, #1
 8007fa2:	d107      	bne.n	8007fb4 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8007fa4:	2301      	movs	r3, #1
 8007fa6:	e040      	b.n	800802a <HAL_RCC_OscConfig+0x52e>
 8007fa8:	40023800 	.word	0x40023800
 8007fac:	40007000 	.word	0x40007000
 8007fb0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8007fb4:	4b1f      	ldr	r3, [pc, #124]	@ (8008034 <HAL_RCC_OscConfig+0x538>)
 8007fb6:	685b      	ldr	r3, [r3, #4]
 8007fb8:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007fba:	687b      	ldr	r3, [r7, #4]
 8007fbc:	699b      	ldr	r3, [r3, #24]
 8007fbe:	2b01      	cmp	r3, #1
 8007fc0:	d030      	beq.n	8008024 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007fc2:	68fb      	ldr	r3, [r7, #12]
 8007fc4:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007fcc:	429a      	cmp	r2, r3
 8007fce:	d129      	bne.n	8008024 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007fd0:	68fb      	ldr	r3, [r7, #12]
 8007fd2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007fda:	429a      	cmp	r2, r3
 8007fdc:	d122      	bne.n	8008024 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8007fde:	68fa      	ldr	r2, [r7, #12]
 8007fe0:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8007fe4:	4013      	ands	r3, r2
 8007fe6:	687a      	ldr	r2, [r7, #4]
 8007fe8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8007fea:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007fec:	4293      	cmp	r3, r2
 8007fee:	d119      	bne.n	8008024 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8007ff0:	68fb      	ldr	r3, [r7, #12]
 8007ff2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007ffa:	085b      	lsrs	r3, r3, #1
 8007ffc:	3b01      	subs	r3, #1
 8007ffe:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8008000:	429a      	cmp	r2, r3
 8008002:	d10f      	bne.n	8008024 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8008004:	68fb      	ldr	r3, [r7, #12]
 8008006:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800800e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8008010:	429a      	cmp	r2, r3
 8008012:	d107      	bne.n	8008024 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8008014:	68fb      	ldr	r3, [r7, #12]
 8008016:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800801e:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8008020:	429a      	cmp	r2, r3
 8008022:	d001      	beq.n	8008028 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8008024:	2301      	movs	r3, #1
 8008026:	e000      	b.n	800802a <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8008028:	2300      	movs	r3, #0
}
 800802a:	4618      	mov	r0, r3
 800802c:	3718      	adds	r7, #24
 800802e:	46bd      	mov	sp, r7
 8008030:	bd80      	pop	{r7, pc}
 8008032:	bf00      	nop
 8008034:	40023800 	.word	0x40023800

08008038 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008038:	b580      	push	{r7, lr}
 800803a:	b082      	sub	sp, #8
 800803c:	af00      	add	r7, sp, #0
 800803e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	2b00      	cmp	r3, #0
 8008044:	d101      	bne.n	800804a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8008046:	2301      	movs	r3, #1
 8008048:	e041      	b.n	80080ce <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008050:	b2db      	uxtb	r3, r3
 8008052:	2b00      	cmp	r3, #0
 8008054:	d106      	bne.n	8008064 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	2200      	movs	r2, #0
 800805a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800805e:	6878      	ldr	r0, [r7, #4]
 8008060:	f7fb fd36 	bl	8003ad0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	2202      	movs	r2, #2
 8008068:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	681a      	ldr	r2, [r3, #0]
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	3304      	adds	r3, #4
 8008074:	4619      	mov	r1, r3
 8008076:	4610      	mov	r0, r2
 8008078:	f000 fa7e 	bl	8008578 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	2201      	movs	r2, #1
 8008080:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	2201      	movs	r2, #1
 8008088:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	2201      	movs	r2, #1
 8008090:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	2201      	movs	r2, #1
 8008098:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	2201      	movs	r2, #1
 80080a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	2201      	movs	r2, #1
 80080a8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	2201      	movs	r2, #1
 80080b0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	2201      	movs	r2, #1
 80080b8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	2201      	movs	r2, #1
 80080c0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	2201      	movs	r2, #1
 80080c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80080cc:	2300      	movs	r3, #0
}
 80080ce:	4618      	mov	r0, r3
 80080d0:	3708      	adds	r7, #8
 80080d2:	46bd      	mov	sp, r7
 80080d4:	bd80      	pop	{r7, pc}
	...

080080d8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80080d8:	b480      	push	{r7}
 80080da:	b085      	sub	sp, #20
 80080dc:	af00      	add	r7, sp, #0
 80080de:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80080e6:	b2db      	uxtb	r3, r3
 80080e8:	2b01      	cmp	r3, #1
 80080ea:	d001      	beq.n	80080f0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80080ec:	2301      	movs	r3, #1
 80080ee:	e04e      	b.n	800818e <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	2202      	movs	r2, #2
 80080f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	681b      	ldr	r3, [r3, #0]
 80080fc:	68da      	ldr	r2, [r3, #12]
 80080fe:	687b      	ldr	r3, [r7, #4]
 8008100:	681b      	ldr	r3, [r3, #0]
 8008102:	f042 0201 	orr.w	r2, r2, #1
 8008106:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	681b      	ldr	r3, [r3, #0]
 800810c:	4a23      	ldr	r2, [pc, #140]	@ (800819c <HAL_TIM_Base_Start_IT+0xc4>)
 800810e:	4293      	cmp	r3, r2
 8008110:	d022      	beq.n	8008158 <HAL_TIM_Base_Start_IT+0x80>
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	681b      	ldr	r3, [r3, #0]
 8008116:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800811a:	d01d      	beq.n	8008158 <HAL_TIM_Base_Start_IT+0x80>
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	681b      	ldr	r3, [r3, #0]
 8008120:	4a1f      	ldr	r2, [pc, #124]	@ (80081a0 <HAL_TIM_Base_Start_IT+0xc8>)
 8008122:	4293      	cmp	r3, r2
 8008124:	d018      	beq.n	8008158 <HAL_TIM_Base_Start_IT+0x80>
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	681b      	ldr	r3, [r3, #0]
 800812a:	4a1e      	ldr	r2, [pc, #120]	@ (80081a4 <HAL_TIM_Base_Start_IT+0xcc>)
 800812c:	4293      	cmp	r3, r2
 800812e:	d013      	beq.n	8008158 <HAL_TIM_Base_Start_IT+0x80>
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	681b      	ldr	r3, [r3, #0]
 8008134:	4a1c      	ldr	r2, [pc, #112]	@ (80081a8 <HAL_TIM_Base_Start_IT+0xd0>)
 8008136:	4293      	cmp	r3, r2
 8008138:	d00e      	beq.n	8008158 <HAL_TIM_Base_Start_IT+0x80>
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	681b      	ldr	r3, [r3, #0]
 800813e:	4a1b      	ldr	r2, [pc, #108]	@ (80081ac <HAL_TIM_Base_Start_IT+0xd4>)
 8008140:	4293      	cmp	r3, r2
 8008142:	d009      	beq.n	8008158 <HAL_TIM_Base_Start_IT+0x80>
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	681b      	ldr	r3, [r3, #0]
 8008148:	4a19      	ldr	r2, [pc, #100]	@ (80081b0 <HAL_TIM_Base_Start_IT+0xd8>)
 800814a:	4293      	cmp	r3, r2
 800814c:	d004      	beq.n	8008158 <HAL_TIM_Base_Start_IT+0x80>
 800814e:	687b      	ldr	r3, [r7, #4]
 8008150:	681b      	ldr	r3, [r3, #0]
 8008152:	4a18      	ldr	r2, [pc, #96]	@ (80081b4 <HAL_TIM_Base_Start_IT+0xdc>)
 8008154:	4293      	cmp	r3, r2
 8008156:	d111      	bne.n	800817c <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	681b      	ldr	r3, [r3, #0]
 800815c:	689b      	ldr	r3, [r3, #8]
 800815e:	f003 0307 	and.w	r3, r3, #7
 8008162:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008164:	68fb      	ldr	r3, [r7, #12]
 8008166:	2b06      	cmp	r3, #6
 8008168:	d010      	beq.n	800818c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	681b      	ldr	r3, [r3, #0]
 800816e:	681a      	ldr	r2, [r3, #0]
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	681b      	ldr	r3, [r3, #0]
 8008174:	f042 0201 	orr.w	r2, r2, #1
 8008178:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800817a:	e007      	b.n	800818c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	681b      	ldr	r3, [r3, #0]
 8008180:	681a      	ldr	r2, [r3, #0]
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	681b      	ldr	r3, [r3, #0]
 8008186:	f042 0201 	orr.w	r2, r2, #1
 800818a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800818c:	2300      	movs	r3, #0
}
 800818e:	4618      	mov	r0, r3
 8008190:	3714      	adds	r7, #20
 8008192:	46bd      	mov	sp, r7
 8008194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008198:	4770      	bx	lr
 800819a:	bf00      	nop
 800819c:	40010000 	.word	0x40010000
 80081a0:	40000400 	.word	0x40000400
 80081a4:	40000800 	.word	0x40000800
 80081a8:	40000c00 	.word	0x40000c00
 80081ac:	40010400 	.word	0x40010400
 80081b0:	40014000 	.word	0x40014000
 80081b4:	40001800 	.word	0x40001800

080081b8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80081b8:	b580      	push	{r7, lr}
 80081ba:	b084      	sub	sp, #16
 80081bc:	af00      	add	r7, sp, #0
 80081be:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	681b      	ldr	r3, [r3, #0]
 80081c4:	68db      	ldr	r3, [r3, #12]
 80081c6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	681b      	ldr	r3, [r3, #0]
 80081cc:	691b      	ldr	r3, [r3, #16]
 80081ce:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80081d0:	68bb      	ldr	r3, [r7, #8]
 80081d2:	f003 0302 	and.w	r3, r3, #2
 80081d6:	2b00      	cmp	r3, #0
 80081d8:	d020      	beq.n	800821c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80081da:	68fb      	ldr	r3, [r7, #12]
 80081dc:	f003 0302 	and.w	r3, r3, #2
 80081e0:	2b00      	cmp	r3, #0
 80081e2:	d01b      	beq.n	800821c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	681b      	ldr	r3, [r3, #0]
 80081e8:	f06f 0202 	mvn.w	r2, #2
 80081ec:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	2201      	movs	r2, #1
 80081f2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	681b      	ldr	r3, [r3, #0]
 80081f8:	699b      	ldr	r3, [r3, #24]
 80081fa:	f003 0303 	and.w	r3, r3, #3
 80081fe:	2b00      	cmp	r3, #0
 8008200:	d003      	beq.n	800820a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8008202:	6878      	ldr	r0, [r7, #4]
 8008204:	f000 f999 	bl	800853a <HAL_TIM_IC_CaptureCallback>
 8008208:	e005      	b.n	8008216 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800820a:	6878      	ldr	r0, [r7, #4]
 800820c:	f000 f98b 	bl	8008526 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008210:	6878      	ldr	r0, [r7, #4]
 8008212:	f000 f99c 	bl	800854e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	2200      	movs	r2, #0
 800821a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800821c:	68bb      	ldr	r3, [r7, #8]
 800821e:	f003 0304 	and.w	r3, r3, #4
 8008222:	2b00      	cmp	r3, #0
 8008224:	d020      	beq.n	8008268 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8008226:	68fb      	ldr	r3, [r7, #12]
 8008228:	f003 0304 	and.w	r3, r3, #4
 800822c:	2b00      	cmp	r3, #0
 800822e:	d01b      	beq.n	8008268 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	681b      	ldr	r3, [r3, #0]
 8008234:	f06f 0204 	mvn.w	r2, #4
 8008238:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800823a:	687b      	ldr	r3, [r7, #4]
 800823c:	2202      	movs	r2, #2
 800823e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	681b      	ldr	r3, [r3, #0]
 8008244:	699b      	ldr	r3, [r3, #24]
 8008246:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800824a:	2b00      	cmp	r3, #0
 800824c:	d003      	beq.n	8008256 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800824e:	6878      	ldr	r0, [r7, #4]
 8008250:	f000 f973 	bl	800853a <HAL_TIM_IC_CaptureCallback>
 8008254:	e005      	b.n	8008262 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008256:	6878      	ldr	r0, [r7, #4]
 8008258:	f000 f965 	bl	8008526 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800825c:	6878      	ldr	r0, [r7, #4]
 800825e:	f000 f976 	bl	800854e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	2200      	movs	r2, #0
 8008266:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8008268:	68bb      	ldr	r3, [r7, #8]
 800826a:	f003 0308 	and.w	r3, r3, #8
 800826e:	2b00      	cmp	r3, #0
 8008270:	d020      	beq.n	80082b4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8008272:	68fb      	ldr	r3, [r7, #12]
 8008274:	f003 0308 	and.w	r3, r3, #8
 8008278:	2b00      	cmp	r3, #0
 800827a:	d01b      	beq.n	80082b4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	681b      	ldr	r3, [r3, #0]
 8008280:	f06f 0208 	mvn.w	r2, #8
 8008284:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	2204      	movs	r2, #4
 800828a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	681b      	ldr	r3, [r3, #0]
 8008290:	69db      	ldr	r3, [r3, #28]
 8008292:	f003 0303 	and.w	r3, r3, #3
 8008296:	2b00      	cmp	r3, #0
 8008298:	d003      	beq.n	80082a2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800829a:	6878      	ldr	r0, [r7, #4]
 800829c:	f000 f94d 	bl	800853a <HAL_TIM_IC_CaptureCallback>
 80082a0:	e005      	b.n	80082ae <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80082a2:	6878      	ldr	r0, [r7, #4]
 80082a4:	f000 f93f 	bl	8008526 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80082a8:	6878      	ldr	r0, [r7, #4]
 80082aa:	f000 f950 	bl	800854e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	2200      	movs	r2, #0
 80082b2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80082b4:	68bb      	ldr	r3, [r7, #8]
 80082b6:	f003 0310 	and.w	r3, r3, #16
 80082ba:	2b00      	cmp	r3, #0
 80082bc:	d020      	beq.n	8008300 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80082be:	68fb      	ldr	r3, [r7, #12]
 80082c0:	f003 0310 	and.w	r3, r3, #16
 80082c4:	2b00      	cmp	r3, #0
 80082c6:	d01b      	beq.n	8008300 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	681b      	ldr	r3, [r3, #0]
 80082cc:	f06f 0210 	mvn.w	r2, #16
 80082d0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80082d2:	687b      	ldr	r3, [r7, #4]
 80082d4:	2208      	movs	r2, #8
 80082d6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	681b      	ldr	r3, [r3, #0]
 80082dc:	69db      	ldr	r3, [r3, #28]
 80082de:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80082e2:	2b00      	cmp	r3, #0
 80082e4:	d003      	beq.n	80082ee <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80082e6:	6878      	ldr	r0, [r7, #4]
 80082e8:	f000 f927 	bl	800853a <HAL_TIM_IC_CaptureCallback>
 80082ec:	e005      	b.n	80082fa <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80082ee:	6878      	ldr	r0, [r7, #4]
 80082f0:	f000 f919 	bl	8008526 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80082f4:	6878      	ldr	r0, [r7, #4]
 80082f6:	f000 f92a 	bl	800854e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	2200      	movs	r2, #0
 80082fe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8008300:	68bb      	ldr	r3, [r7, #8]
 8008302:	f003 0301 	and.w	r3, r3, #1
 8008306:	2b00      	cmp	r3, #0
 8008308:	d00c      	beq.n	8008324 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800830a:	68fb      	ldr	r3, [r7, #12]
 800830c:	f003 0301 	and.w	r3, r3, #1
 8008310:	2b00      	cmp	r3, #0
 8008312:	d007      	beq.n	8008324 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	681b      	ldr	r3, [r3, #0]
 8008318:	f06f 0201 	mvn.w	r2, #1
 800831c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800831e:	6878      	ldr	r0, [r7, #4]
 8008320:	f7f8 fdec 	bl	8000efc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8008324:	68bb      	ldr	r3, [r7, #8]
 8008326:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800832a:	2b00      	cmp	r3, #0
 800832c:	d00c      	beq.n	8008348 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800832e:	68fb      	ldr	r3, [r7, #12]
 8008330:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008334:	2b00      	cmp	r3, #0
 8008336:	d007      	beq.n	8008348 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	681b      	ldr	r3, [r3, #0]
 800833c:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8008340:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8008342:	6878      	ldr	r0, [r7, #4]
 8008344:	f000 fade 	bl	8008904 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8008348:	68bb      	ldr	r3, [r7, #8]
 800834a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800834e:	2b00      	cmp	r3, #0
 8008350:	d00c      	beq.n	800836c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8008352:	68fb      	ldr	r3, [r7, #12]
 8008354:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008358:	2b00      	cmp	r3, #0
 800835a:	d007      	beq.n	800836c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	681b      	ldr	r3, [r3, #0]
 8008360:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8008364:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008366:	6878      	ldr	r0, [r7, #4]
 8008368:	f000 f8fb 	bl	8008562 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800836c:	68bb      	ldr	r3, [r7, #8]
 800836e:	f003 0320 	and.w	r3, r3, #32
 8008372:	2b00      	cmp	r3, #0
 8008374:	d00c      	beq.n	8008390 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8008376:	68fb      	ldr	r3, [r7, #12]
 8008378:	f003 0320 	and.w	r3, r3, #32
 800837c:	2b00      	cmp	r3, #0
 800837e:	d007      	beq.n	8008390 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	681b      	ldr	r3, [r3, #0]
 8008384:	f06f 0220 	mvn.w	r2, #32
 8008388:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800838a:	6878      	ldr	r0, [r7, #4]
 800838c:	f000 fab0 	bl	80088f0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008390:	bf00      	nop
 8008392:	3710      	adds	r7, #16
 8008394:	46bd      	mov	sp, r7
 8008396:	bd80      	pop	{r7, pc}

08008398 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8008398:	b580      	push	{r7, lr}
 800839a:	b084      	sub	sp, #16
 800839c:	af00      	add	r7, sp, #0
 800839e:	6078      	str	r0, [r7, #4]
 80083a0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80083a2:	2300      	movs	r3, #0
 80083a4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80083ac:	2b01      	cmp	r3, #1
 80083ae:	d101      	bne.n	80083b4 <HAL_TIM_ConfigClockSource+0x1c>
 80083b0:	2302      	movs	r3, #2
 80083b2:	e0b4      	b.n	800851e <HAL_TIM_ConfigClockSource+0x186>
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	2201      	movs	r2, #1
 80083b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	2202      	movs	r2, #2
 80083c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	681b      	ldr	r3, [r3, #0]
 80083c8:	689b      	ldr	r3, [r3, #8]
 80083ca:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80083cc:	68bb      	ldr	r3, [r7, #8]
 80083ce:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80083d2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80083d4:	68bb      	ldr	r3, [r7, #8]
 80083d6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80083da:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	681b      	ldr	r3, [r3, #0]
 80083e0:	68ba      	ldr	r2, [r7, #8]
 80083e2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80083e4:	683b      	ldr	r3, [r7, #0]
 80083e6:	681b      	ldr	r3, [r3, #0]
 80083e8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80083ec:	d03e      	beq.n	800846c <HAL_TIM_ConfigClockSource+0xd4>
 80083ee:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80083f2:	f200 8087 	bhi.w	8008504 <HAL_TIM_ConfigClockSource+0x16c>
 80083f6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80083fa:	f000 8086 	beq.w	800850a <HAL_TIM_ConfigClockSource+0x172>
 80083fe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008402:	d87f      	bhi.n	8008504 <HAL_TIM_ConfigClockSource+0x16c>
 8008404:	2b70      	cmp	r3, #112	@ 0x70
 8008406:	d01a      	beq.n	800843e <HAL_TIM_ConfigClockSource+0xa6>
 8008408:	2b70      	cmp	r3, #112	@ 0x70
 800840a:	d87b      	bhi.n	8008504 <HAL_TIM_ConfigClockSource+0x16c>
 800840c:	2b60      	cmp	r3, #96	@ 0x60
 800840e:	d050      	beq.n	80084b2 <HAL_TIM_ConfigClockSource+0x11a>
 8008410:	2b60      	cmp	r3, #96	@ 0x60
 8008412:	d877      	bhi.n	8008504 <HAL_TIM_ConfigClockSource+0x16c>
 8008414:	2b50      	cmp	r3, #80	@ 0x50
 8008416:	d03c      	beq.n	8008492 <HAL_TIM_ConfigClockSource+0xfa>
 8008418:	2b50      	cmp	r3, #80	@ 0x50
 800841a:	d873      	bhi.n	8008504 <HAL_TIM_ConfigClockSource+0x16c>
 800841c:	2b40      	cmp	r3, #64	@ 0x40
 800841e:	d058      	beq.n	80084d2 <HAL_TIM_ConfigClockSource+0x13a>
 8008420:	2b40      	cmp	r3, #64	@ 0x40
 8008422:	d86f      	bhi.n	8008504 <HAL_TIM_ConfigClockSource+0x16c>
 8008424:	2b30      	cmp	r3, #48	@ 0x30
 8008426:	d064      	beq.n	80084f2 <HAL_TIM_ConfigClockSource+0x15a>
 8008428:	2b30      	cmp	r3, #48	@ 0x30
 800842a:	d86b      	bhi.n	8008504 <HAL_TIM_ConfigClockSource+0x16c>
 800842c:	2b20      	cmp	r3, #32
 800842e:	d060      	beq.n	80084f2 <HAL_TIM_ConfigClockSource+0x15a>
 8008430:	2b20      	cmp	r3, #32
 8008432:	d867      	bhi.n	8008504 <HAL_TIM_ConfigClockSource+0x16c>
 8008434:	2b00      	cmp	r3, #0
 8008436:	d05c      	beq.n	80084f2 <HAL_TIM_ConfigClockSource+0x15a>
 8008438:	2b10      	cmp	r3, #16
 800843a:	d05a      	beq.n	80084f2 <HAL_TIM_ConfigClockSource+0x15a>
 800843c:	e062      	b.n	8008504 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8008442:	683b      	ldr	r3, [r7, #0]
 8008444:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8008446:	683b      	ldr	r3, [r7, #0]
 8008448:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800844a:	683b      	ldr	r3, [r7, #0]
 800844c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800844e:	f000 f9b3 	bl	80087b8 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	681b      	ldr	r3, [r3, #0]
 8008456:	689b      	ldr	r3, [r3, #8]
 8008458:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800845a:	68bb      	ldr	r3, [r7, #8]
 800845c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8008460:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	681b      	ldr	r3, [r3, #0]
 8008466:	68ba      	ldr	r2, [r7, #8]
 8008468:	609a      	str	r2, [r3, #8]
      break;
 800846a:	e04f      	b.n	800850c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8008470:	683b      	ldr	r3, [r7, #0]
 8008472:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8008474:	683b      	ldr	r3, [r7, #0]
 8008476:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8008478:	683b      	ldr	r3, [r7, #0]
 800847a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800847c:	f000 f99c 	bl	80087b8 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	681b      	ldr	r3, [r3, #0]
 8008484:	689a      	ldr	r2, [r3, #8]
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	681b      	ldr	r3, [r3, #0]
 800848a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800848e:	609a      	str	r2, [r3, #8]
      break;
 8008490:	e03c      	b.n	800850c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008496:	683b      	ldr	r3, [r7, #0]
 8008498:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800849a:	683b      	ldr	r3, [r7, #0]
 800849c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800849e:	461a      	mov	r2, r3
 80084a0:	f000 f910 	bl	80086c4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	681b      	ldr	r3, [r3, #0]
 80084a8:	2150      	movs	r1, #80	@ 0x50
 80084aa:	4618      	mov	r0, r3
 80084ac:	f000 f969 	bl	8008782 <TIM_ITRx_SetConfig>
      break;
 80084b0:	e02c      	b.n	800850c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80084b6:	683b      	ldr	r3, [r7, #0]
 80084b8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80084ba:	683b      	ldr	r3, [r7, #0]
 80084bc:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80084be:	461a      	mov	r2, r3
 80084c0:	f000 f92f 	bl	8008722 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	681b      	ldr	r3, [r3, #0]
 80084c8:	2160      	movs	r1, #96	@ 0x60
 80084ca:	4618      	mov	r0, r3
 80084cc:	f000 f959 	bl	8008782 <TIM_ITRx_SetConfig>
      break;
 80084d0:	e01c      	b.n	800850c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80084d2:	687b      	ldr	r3, [r7, #4]
 80084d4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80084d6:	683b      	ldr	r3, [r7, #0]
 80084d8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80084da:	683b      	ldr	r3, [r7, #0]
 80084dc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80084de:	461a      	mov	r2, r3
 80084e0:	f000 f8f0 	bl	80086c4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	681b      	ldr	r3, [r3, #0]
 80084e8:	2140      	movs	r1, #64	@ 0x40
 80084ea:	4618      	mov	r0, r3
 80084ec:	f000 f949 	bl	8008782 <TIM_ITRx_SetConfig>
      break;
 80084f0:	e00c      	b.n	800850c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	681a      	ldr	r2, [r3, #0]
 80084f6:	683b      	ldr	r3, [r7, #0]
 80084f8:	681b      	ldr	r3, [r3, #0]
 80084fa:	4619      	mov	r1, r3
 80084fc:	4610      	mov	r0, r2
 80084fe:	f000 f940 	bl	8008782 <TIM_ITRx_SetConfig>
      break;
 8008502:	e003      	b.n	800850c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8008504:	2301      	movs	r3, #1
 8008506:	73fb      	strb	r3, [r7, #15]
      break;
 8008508:	e000      	b.n	800850c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800850a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	2201      	movs	r2, #1
 8008510:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	2200      	movs	r2, #0
 8008518:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800851c:	7bfb      	ldrb	r3, [r7, #15]
}
 800851e:	4618      	mov	r0, r3
 8008520:	3710      	adds	r7, #16
 8008522:	46bd      	mov	sp, r7
 8008524:	bd80      	pop	{r7, pc}

08008526 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008526:	b480      	push	{r7}
 8008528:	b083      	sub	sp, #12
 800852a:	af00      	add	r7, sp, #0
 800852c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800852e:	bf00      	nop
 8008530:	370c      	adds	r7, #12
 8008532:	46bd      	mov	sp, r7
 8008534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008538:	4770      	bx	lr

0800853a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800853a:	b480      	push	{r7}
 800853c:	b083      	sub	sp, #12
 800853e:	af00      	add	r7, sp, #0
 8008540:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8008542:	bf00      	nop
 8008544:	370c      	adds	r7, #12
 8008546:	46bd      	mov	sp, r7
 8008548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800854c:	4770      	bx	lr

0800854e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800854e:	b480      	push	{r7}
 8008550:	b083      	sub	sp, #12
 8008552:	af00      	add	r7, sp, #0
 8008554:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8008556:	bf00      	nop
 8008558:	370c      	adds	r7, #12
 800855a:	46bd      	mov	sp, r7
 800855c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008560:	4770      	bx	lr

08008562 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008562:	b480      	push	{r7}
 8008564:	b083      	sub	sp, #12
 8008566:	af00      	add	r7, sp, #0
 8008568:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800856a:	bf00      	nop
 800856c:	370c      	adds	r7, #12
 800856e:	46bd      	mov	sp, r7
 8008570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008574:	4770      	bx	lr
	...

08008578 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8008578:	b480      	push	{r7}
 800857a:	b085      	sub	sp, #20
 800857c:	af00      	add	r7, sp, #0
 800857e:	6078      	str	r0, [r7, #4]
 8008580:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008582:	687b      	ldr	r3, [r7, #4]
 8008584:	681b      	ldr	r3, [r3, #0]
 8008586:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008588:	687b      	ldr	r3, [r7, #4]
 800858a:	4a43      	ldr	r2, [pc, #268]	@ (8008698 <TIM_Base_SetConfig+0x120>)
 800858c:	4293      	cmp	r3, r2
 800858e:	d013      	beq.n	80085b8 <TIM_Base_SetConfig+0x40>
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008596:	d00f      	beq.n	80085b8 <TIM_Base_SetConfig+0x40>
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	4a40      	ldr	r2, [pc, #256]	@ (800869c <TIM_Base_SetConfig+0x124>)
 800859c:	4293      	cmp	r3, r2
 800859e:	d00b      	beq.n	80085b8 <TIM_Base_SetConfig+0x40>
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	4a3f      	ldr	r2, [pc, #252]	@ (80086a0 <TIM_Base_SetConfig+0x128>)
 80085a4:	4293      	cmp	r3, r2
 80085a6:	d007      	beq.n	80085b8 <TIM_Base_SetConfig+0x40>
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	4a3e      	ldr	r2, [pc, #248]	@ (80086a4 <TIM_Base_SetConfig+0x12c>)
 80085ac:	4293      	cmp	r3, r2
 80085ae:	d003      	beq.n	80085b8 <TIM_Base_SetConfig+0x40>
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	4a3d      	ldr	r2, [pc, #244]	@ (80086a8 <TIM_Base_SetConfig+0x130>)
 80085b4:	4293      	cmp	r3, r2
 80085b6:	d108      	bne.n	80085ca <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80085b8:	68fb      	ldr	r3, [r7, #12]
 80085ba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80085be:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80085c0:	683b      	ldr	r3, [r7, #0]
 80085c2:	685b      	ldr	r3, [r3, #4]
 80085c4:	68fa      	ldr	r2, [r7, #12]
 80085c6:	4313      	orrs	r3, r2
 80085c8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80085ca:	687b      	ldr	r3, [r7, #4]
 80085cc:	4a32      	ldr	r2, [pc, #200]	@ (8008698 <TIM_Base_SetConfig+0x120>)
 80085ce:	4293      	cmp	r3, r2
 80085d0:	d02b      	beq.n	800862a <TIM_Base_SetConfig+0xb2>
 80085d2:	687b      	ldr	r3, [r7, #4]
 80085d4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80085d8:	d027      	beq.n	800862a <TIM_Base_SetConfig+0xb2>
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	4a2f      	ldr	r2, [pc, #188]	@ (800869c <TIM_Base_SetConfig+0x124>)
 80085de:	4293      	cmp	r3, r2
 80085e0:	d023      	beq.n	800862a <TIM_Base_SetConfig+0xb2>
 80085e2:	687b      	ldr	r3, [r7, #4]
 80085e4:	4a2e      	ldr	r2, [pc, #184]	@ (80086a0 <TIM_Base_SetConfig+0x128>)
 80085e6:	4293      	cmp	r3, r2
 80085e8:	d01f      	beq.n	800862a <TIM_Base_SetConfig+0xb2>
 80085ea:	687b      	ldr	r3, [r7, #4]
 80085ec:	4a2d      	ldr	r2, [pc, #180]	@ (80086a4 <TIM_Base_SetConfig+0x12c>)
 80085ee:	4293      	cmp	r3, r2
 80085f0:	d01b      	beq.n	800862a <TIM_Base_SetConfig+0xb2>
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	4a2c      	ldr	r2, [pc, #176]	@ (80086a8 <TIM_Base_SetConfig+0x130>)
 80085f6:	4293      	cmp	r3, r2
 80085f8:	d017      	beq.n	800862a <TIM_Base_SetConfig+0xb2>
 80085fa:	687b      	ldr	r3, [r7, #4]
 80085fc:	4a2b      	ldr	r2, [pc, #172]	@ (80086ac <TIM_Base_SetConfig+0x134>)
 80085fe:	4293      	cmp	r3, r2
 8008600:	d013      	beq.n	800862a <TIM_Base_SetConfig+0xb2>
 8008602:	687b      	ldr	r3, [r7, #4]
 8008604:	4a2a      	ldr	r2, [pc, #168]	@ (80086b0 <TIM_Base_SetConfig+0x138>)
 8008606:	4293      	cmp	r3, r2
 8008608:	d00f      	beq.n	800862a <TIM_Base_SetConfig+0xb2>
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	4a29      	ldr	r2, [pc, #164]	@ (80086b4 <TIM_Base_SetConfig+0x13c>)
 800860e:	4293      	cmp	r3, r2
 8008610:	d00b      	beq.n	800862a <TIM_Base_SetConfig+0xb2>
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	4a28      	ldr	r2, [pc, #160]	@ (80086b8 <TIM_Base_SetConfig+0x140>)
 8008616:	4293      	cmp	r3, r2
 8008618:	d007      	beq.n	800862a <TIM_Base_SetConfig+0xb2>
 800861a:	687b      	ldr	r3, [r7, #4]
 800861c:	4a27      	ldr	r2, [pc, #156]	@ (80086bc <TIM_Base_SetConfig+0x144>)
 800861e:	4293      	cmp	r3, r2
 8008620:	d003      	beq.n	800862a <TIM_Base_SetConfig+0xb2>
 8008622:	687b      	ldr	r3, [r7, #4]
 8008624:	4a26      	ldr	r2, [pc, #152]	@ (80086c0 <TIM_Base_SetConfig+0x148>)
 8008626:	4293      	cmp	r3, r2
 8008628:	d108      	bne.n	800863c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800862a:	68fb      	ldr	r3, [r7, #12]
 800862c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008630:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008632:	683b      	ldr	r3, [r7, #0]
 8008634:	68db      	ldr	r3, [r3, #12]
 8008636:	68fa      	ldr	r2, [r7, #12]
 8008638:	4313      	orrs	r3, r2
 800863a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800863c:	68fb      	ldr	r3, [r7, #12]
 800863e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8008642:	683b      	ldr	r3, [r7, #0]
 8008644:	695b      	ldr	r3, [r3, #20]
 8008646:	4313      	orrs	r3, r2
 8008648:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800864a:	683b      	ldr	r3, [r7, #0]
 800864c:	689a      	ldr	r2, [r3, #8]
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008652:	683b      	ldr	r3, [r7, #0]
 8008654:	681a      	ldr	r2, [r3, #0]
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	4a0e      	ldr	r2, [pc, #56]	@ (8008698 <TIM_Base_SetConfig+0x120>)
 800865e:	4293      	cmp	r3, r2
 8008660:	d003      	beq.n	800866a <TIM_Base_SetConfig+0xf2>
 8008662:	687b      	ldr	r3, [r7, #4]
 8008664:	4a10      	ldr	r2, [pc, #64]	@ (80086a8 <TIM_Base_SetConfig+0x130>)
 8008666:	4293      	cmp	r3, r2
 8008668:	d103      	bne.n	8008672 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800866a:	683b      	ldr	r3, [r7, #0]
 800866c:	691a      	ldr	r2, [r3, #16]
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	681b      	ldr	r3, [r3, #0]
 8008676:	f043 0204 	orr.w	r2, r3, #4
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800867e:	687b      	ldr	r3, [r7, #4]
 8008680:	2201      	movs	r2, #1
 8008682:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	68fa      	ldr	r2, [r7, #12]
 8008688:	601a      	str	r2, [r3, #0]
}
 800868a:	bf00      	nop
 800868c:	3714      	adds	r7, #20
 800868e:	46bd      	mov	sp, r7
 8008690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008694:	4770      	bx	lr
 8008696:	bf00      	nop
 8008698:	40010000 	.word	0x40010000
 800869c:	40000400 	.word	0x40000400
 80086a0:	40000800 	.word	0x40000800
 80086a4:	40000c00 	.word	0x40000c00
 80086a8:	40010400 	.word	0x40010400
 80086ac:	40014000 	.word	0x40014000
 80086b0:	40014400 	.word	0x40014400
 80086b4:	40014800 	.word	0x40014800
 80086b8:	40001800 	.word	0x40001800
 80086bc:	40001c00 	.word	0x40001c00
 80086c0:	40002000 	.word	0x40002000

080086c4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80086c4:	b480      	push	{r7}
 80086c6:	b087      	sub	sp, #28
 80086c8:	af00      	add	r7, sp, #0
 80086ca:	60f8      	str	r0, [r7, #12]
 80086cc:	60b9      	str	r1, [r7, #8]
 80086ce:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80086d0:	68fb      	ldr	r3, [r7, #12]
 80086d2:	6a1b      	ldr	r3, [r3, #32]
 80086d4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80086d6:	68fb      	ldr	r3, [r7, #12]
 80086d8:	6a1b      	ldr	r3, [r3, #32]
 80086da:	f023 0201 	bic.w	r2, r3, #1
 80086de:	68fb      	ldr	r3, [r7, #12]
 80086e0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80086e2:	68fb      	ldr	r3, [r7, #12]
 80086e4:	699b      	ldr	r3, [r3, #24]
 80086e6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80086e8:	693b      	ldr	r3, [r7, #16]
 80086ea:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80086ee:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	011b      	lsls	r3, r3, #4
 80086f4:	693a      	ldr	r2, [r7, #16]
 80086f6:	4313      	orrs	r3, r2
 80086f8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80086fa:	697b      	ldr	r3, [r7, #20]
 80086fc:	f023 030a 	bic.w	r3, r3, #10
 8008700:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8008702:	697a      	ldr	r2, [r7, #20]
 8008704:	68bb      	ldr	r3, [r7, #8]
 8008706:	4313      	orrs	r3, r2
 8008708:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800870a:	68fb      	ldr	r3, [r7, #12]
 800870c:	693a      	ldr	r2, [r7, #16]
 800870e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008710:	68fb      	ldr	r3, [r7, #12]
 8008712:	697a      	ldr	r2, [r7, #20]
 8008714:	621a      	str	r2, [r3, #32]
}
 8008716:	bf00      	nop
 8008718:	371c      	adds	r7, #28
 800871a:	46bd      	mov	sp, r7
 800871c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008720:	4770      	bx	lr

08008722 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008722:	b480      	push	{r7}
 8008724:	b087      	sub	sp, #28
 8008726:	af00      	add	r7, sp, #0
 8008728:	60f8      	str	r0, [r7, #12]
 800872a:	60b9      	str	r1, [r7, #8]
 800872c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800872e:	68fb      	ldr	r3, [r7, #12]
 8008730:	6a1b      	ldr	r3, [r3, #32]
 8008732:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008734:	68fb      	ldr	r3, [r7, #12]
 8008736:	6a1b      	ldr	r3, [r3, #32]
 8008738:	f023 0210 	bic.w	r2, r3, #16
 800873c:	68fb      	ldr	r3, [r7, #12]
 800873e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008740:	68fb      	ldr	r3, [r7, #12]
 8008742:	699b      	ldr	r3, [r3, #24]
 8008744:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008746:	693b      	ldr	r3, [r7, #16]
 8008748:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800874c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	031b      	lsls	r3, r3, #12
 8008752:	693a      	ldr	r2, [r7, #16]
 8008754:	4313      	orrs	r3, r2
 8008756:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008758:	697b      	ldr	r3, [r7, #20]
 800875a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800875e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8008760:	68bb      	ldr	r3, [r7, #8]
 8008762:	011b      	lsls	r3, r3, #4
 8008764:	697a      	ldr	r2, [r7, #20]
 8008766:	4313      	orrs	r3, r2
 8008768:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800876a:	68fb      	ldr	r3, [r7, #12]
 800876c:	693a      	ldr	r2, [r7, #16]
 800876e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008770:	68fb      	ldr	r3, [r7, #12]
 8008772:	697a      	ldr	r2, [r7, #20]
 8008774:	621a      	str	r2, [r3, #32]
}
 8008776:	bf00      	nop
 8008778:	371c      	adds	r7, #28
 800877a:	46bd      	mov	sp, r7
 800877c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008780:	4770      	bx	lr

08008782 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8008782:	b480      	push	{r7}
 8008784:	b085      	sub	sp, #20
 8008786:	af00      	add	r7, sp, #0
 8008788:	6078      	str	r0, [r7, #4]
 800878a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800878c:	687b      	ldr	r3, [r7, #4]
 800878e:	689b      	ldr	r3, [r3, #8]
 8008790:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8008792:	68fb      	ldr	r3, [r7, #12]
 8008794:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008798:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800879a:	683a      	ldr	r2, [r7, #0]
 800879c:	68fb      	ldr	r3, [r7, #12]
 800879e:	4313      	orrs	r3, r2
 80087a0:	f043 0307 	orr.w	r3, r3, #7
 80087a4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	68fa      	ldr	r2, [r7, #12]
 80087aa:	609a      	str	r2, [r3, #8]
}
 80087ac:	bf00      	nop
 80087ae:	3714      	adds	r7, #20
 80087b0:	46bd      	mov	sp, r7
 80087b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087b6:	4770      	bx	lr

080087b8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80087b8:	b480      	push	{r7}
 80087ba:	b087      	sub	sp, #28
 80087bc:	af00      	add	r7, sp, #0
 80087be:	60f8      	str	r0, [r7, #12]
 80087c0:	60b9      	str	r1, [r7, #8]
 80087c2:	607a      	str	r2, [r7, #4]
 80087c4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80087c6:	68fb      	ldr	r3, [r7, #12]
 80087c8:	689b      	ldr	r3, [r3, #8]
 80087ca:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80087cc:	697b      	ldr	r3, [r7, #20]
 80087ce:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80087d2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80087d4:	683b      	ldr	r3, [r7, #0]
 80087d6:	021a      	lsls	r2, r3, #8
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	431a      	orrs	r2, r3
 80087dc:	68bb      	ldr	r3, [r7, #8]
 80087de:	4313      	orrs	r3, r2
 80087e0:	697a      	ldr	r2, [r7, #20]
 80087e2:	4313      	orrs	r3, r2
 80087e4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80087e6:	68fb      	ldr	r3, [r7, #12]
 80087e8:	697a      	ldr	r2, [r7, #20]
 80087ea:	609a      	str	r2, [r3, #8]
}
 80087ec:	bf00      	nop
 80087ee:	371c      	adds	r7, #28
 80087f0:	46bd      	mov	sp, r7
 80087f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087f6:	4770      	bx	lr

080087f8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80087f8:	b480      	push	{r7}
 80087fa:	b085      	sub	sp, #20
 80087fc:	af00      	add	r7, sp, #0
 80087fe:	6078      	str	r0, [r7, #4]
 8008800:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008808:	2b01      	cmp	r3, #1
 800880a:	d101      	bne.n	8008810 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800880c:	2302      	movs	r3, #2
 800880e:	e05a      	b.n	80088c6 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	2201      	movs	r2, #1
 8008814:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	2202      	movs	r2, #2
 800881c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	681b      	ldr	r3, [r3, #0]
 8008824:	685b      	ldr	r3, [r3, #4]
 8008826:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	681b      	ldr	r3, [r3, #0]
 800882c:	689b      	ldr	r3, [r3, #8]
 800882e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008830:	68fb      	ldr	r3, [r7, #12]
 8008832:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008836:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008838:	683b      	ldr	r3, [r7, #0]
 800883a:	681b      	ldr	r3, [r3, #0]
 800883c:	68fa      	ldr	r2, [r7, #12]
 800883e:	4313      	orrs	r3, r2
 8008840:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008842:	687b      	ldr	r3, [r7, #4]
 8008844:	681b      	ldr	r3, [r3, #0]
 8008846:	68fa      	ldr	r2, [r7, #12]
 8008848:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800884a:	687b      	ldr	r3, [r7, #4]
 800884c:	681b      	ldr	r3, [r3, #0]
 800884e:	4a21      	ldr	r2, [pc, #132]	@ (80088d4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8008850:	4293      	cmp	r3, r2
 8008852:	d022      	beq.n	800889a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	681b      	ldr	r3, [r3, #0]
 8008858:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800885c:	d01d      	beq.n	800889a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800885e:	687b      	ldr	r3, [r7, #4]
 8008860:	681b      	ldr	r3, [r3, #0]
 8008862:	4a1d      	ldr	r2, [pc, #116]	@ (80088d8 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8008864:	4293      	cmp	r3, r2
 8008866:	d018      	beq.n	800889a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	681b      	ldr	r3, [r3, #0]
 800886c:	4a1b      	ldr	r2, [pc, #108]	@ (80088dc <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800886e:	4293      	cmp	r3, r2
 8008870:	d013      	beq.n	800889a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	681b      	ldr	r3, [r3, #0]
 8008876:	4a1a      	ldr	r2, [pc, #104]	@ (80088e0 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8008878:	4293      	cmp	r3, r2
 800887a:	d00e      	beq.n	800889a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	681b      	ldr	r3, [r3, #0]
 8008880:	4a18      	ldr	r2, [pc, #96]	@ (80088e4 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8008882:	4293      	cmp	r3, r2
 8008884:	d009      	beq.n	800889a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	681b      	ldr	r3, [r3, #0]
 800888a:	4a17      	ldr	r2, [pc, #92]	@ (80088e8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800888c:	4293      	cmp	r3, r2
 800888e:	d004      	beq.n	800889a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	681b      	ldr	r3, [r3, #0]
 8008894:	4a15      	ldr	r2, [pc, #84]	@ (80088ec <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8008896:	4293      	cmp	r3, r2
 8008898:	d10c      	bne.n	80088b4 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800889a:	68bb      	ldr	r3, [r7, #8]
 800889c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80088a0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80088a2:	683b      	ldr	r3, [r7, #0]
 80088a4:	685b      	ldr	r3, [r3, #4]
 80088a6:	68ba      	ldr	r2, [r7, #8]
 80088a8:	4313      	orrs	r3, r2
 80088aa:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	681b      	ldr	r3, [r3, #0]
 80088b0:	68ba      	ldr	r2, [r7, #8]
 80088b2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	2201      	movs	r2, #1
 80088b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80088bc:	687b      	ldr	r3, [r7, #4]
 80088be:	2200      	movs	r2, #0
 80088c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80088c4:	2300      	movs	r3, #0
}
 80088c6:	4618      	mov	r0, r3
 80088c8:	3714      	adds	r7, #20
 80088ca:	46bd      	mov	sp, r7
 80088cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088d0:	4770      	bx	lr
 80088d2:	bf00      	nop
 80088d4:	40010000 	.word	0x40010000
 80088d8:	40000400 	.word	0x40000400
 80088dc:	40000800 	.word	0x40000800
 80088e0:	40000c00 	.word	0x40000c00
 80088e4:	40010400 	.word	0x40010400
 80088e8:	40014000 	.word	0x40014000
 80088ec:	40001800 	.word	0x40001800

080088f0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80088f0:	b480      	push	{r7}
 80088f2:	b083      	sub	sp, #12
 80088f4:	af00      	add	r7, sp, #0
 80088f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80088f8:	bf00      	nop
 80088fa:	370c      	adds	r7, #12
 80088fc:	46bd      	mov	sp, r7
 80088fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008902:	4770      	bx	lr

08008904 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008904:	b480      	push	{r7}
 8008906:	b083      	sub	sp, #12
 8008908:	af00      	add	r7, sp, #0
 800890a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800890c:	bf00      	nop
 800890e:	370c      	adds	r7, #12
 8008910:	46bd      	mov	sp, r7
 8008912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008916:	4770      	bx	lr

08008918 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008918:	b580      	push	{r7, lr}
 800891a:	b082      	sub	sp, #8
 800891c:	af00      	add	r7, sp, #0
 800891e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008920:	687b      	ldr	r3, [r7, #4]
 8008922:	2b00      	cmp	r3, #0
 8008924:	d101      	bne.n	800892a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008926:	2301      	movs	r3, #1
 8008928:	e042      	b.n	80089b0 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008930:	b2db      	uxtb	r3, r3
 8008932:	2b00      	cmp	r3, #0
 8008934:	d106      	bne.n	8008944 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008936:	687b      	ldr	r3, [r7, #4]
 8008938:	2200      	movs	r2, #0
 800893a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800893e:	6878      	ldr	r0, [r7, #4]
 8008940:	f7fb f918 	bl	8003b74 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008944:	687b      	ldr	r3, [r7, #4]
 8008946:	2224      	movs	r2, #36	@ 0x24
 8008948:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800894c:	687b      	ldr	r3, [r7, #4]
 800894e:	681b      	ldr	r3, [r3, #0]
 8008950:	68da      	ldr	r2, [r3, #12]
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	681b      	ldr	r3, [r3, #0]
 8008956:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800895a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800895c:	6878      	ldr	r0, [r7, #4]
 800895e:	f000 fd1b 	bl	8009398 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008962:	687b      	ldr	r3, [r7, #4]
 8008964:	681b      	ldr	r3, [r3, #0]
 8008966:	691a      	ldr	r2, [r3, #16]
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	681b      	ldr	r3, [r3, #0]
 800896c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8008970:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008972:	687b      	ldr	r3, [r7, #4]
 8008974:	681b      	ldr	r3, [r3, #0]
 8008976:	695a      	ldr	r2, [r3, #20]
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	681b      	ldr	r3, [r3, #0]
 800897c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8008980:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8008982:	687b      	ldr	r3, [r7, #4]
 8008984:	681b      	ldr	r3, [r3, #0]
 8008986:	68da      	ldr	r2, [r3, #12]
 8008988:	687b      	ldr	r3, [r7, #4]
 800898a:	681b      	ldr	r3, [r3, #0]
 800898c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8008990:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008992:	687b      	ldr	r3, [r7, #4]
 8008994:	2200      	movs	r2, #0
 8008996:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	2220      	movs	r2, #32
 800899c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80089a0:	687b      	ldr	r3, [r7, #4]
 80089a2:	2220      	movs	r2, #32
 80089a4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80089a8:	687b      	ldr	r3, [r7, #4]
 80089aa:	2200      	movs	r2, #0
 80089ac:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80089ae:	2300      	movs	r3, #0
}
 80089b0:	4618      	mov	r0, r3
 80089b2:	3708      	adds	r7, #8
 80089b4:	46bd      	mov	sp, r7
 80089b6:	bd80      	pop	{r7, pc}

080089b8 <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 80089b8:	b480      	push	{r7}
 80089ba:	b085      	sub	sp, #20
 80089bc:	af00      	add	r7, sp, #0
 80089be:	60f8      	str	r0, [r7, #12]
 80089c0:	60b9      	str	r1, [r7, #8]
 80089c2:	4613      	mov	r3, r2
 80089c4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80089c6:	68fb      	ldr	r3, [r7, #12]
 80089c8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80089cc:	b2db      	uxtb	r3, r3
 80089ce:	2b20      	cmp	r3, #32
 80089d0:	d121      	bne.n	8008a16 <HAL_UART_Transmit_IT+0x5e>
  {
    if ((pData == NULL) || (Size == 0U))
 80089d2:	68bb      	ldr	r3, [r7, #8]
 80089d4:	2b00      	cmp	r3, #0
 80089d6:	d002      	beq.n	80089de <HAL_UART_Transmit_IT+0x26>
 80089d8:	88fb      	ldrh	r3, [r7, #6]
 80089da:	2b00      	cmp	r3, #0
 80089dc:	d101      	bne.n	80089e2 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 80089de:	2301      	movs	r3, #1
 80089e0:	e01a      	b.n	8008a18 <HAL_UART_Transmit_IT+0x60>
    }

    huart->pTxBuffPtr = pData;
 80089e2:	68fb      	ldr	r3, [r7, #12]
 80089e4:	68ba      	ldr	r2, [r7, #8]
 80089e6:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 80089e8:	68fb      	ldr	r3, [r7, #12]
 80089ea:	88fa      	ldrh	r2, [r7, #6]
 80089ec:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80089ee:	68fb      	ldr	r3, [r7, #12]
 80089f0:	88fa      	ldrh	r2, [r7, #6]
 80089f2:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80089f4:	68fb      	ldr	r3, [r7, #12]
 80089f6:	2200      	movs	r2, #0
 80089f8:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80089fa:	68fb      	ldr	r3, [r7, #12]
 80089fc:	2221      	movs	r2, #33	@ 0x21
 80089fe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 8008a02:	68fb      	ldr	r3, [r7, #12]
 8008a04:	681b      	ldr	r3, [r3, #0]
 8008a06:	68da      	ldr	r2, [r3, #12]
 8008a08:	68fb      	ldr	r3, [r7, #12]
 8008a0a:	681b      	ldr	r3, [r3, #0]
 8008a0c:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8008a10:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8008a12:	2300      	movs	r3, #0
 8008a14:	e000      	b.n	8008a18 <HAL_UART_Transmit_IT+0x60>
  }
  else
  {
    return HAL_BUSY;
 8008a16:	2302      	movs	r3, #2
  }
}
 8008a18:	4618      	mov	r0, r3
 8008a1a:	3714      	adds	r7, #20
 8008a1c:	46bd      	mov	sp, r7
 8008a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a22:	4770      	bx	lr

08008a24 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008a24:	b580      	push	{r7, lr}
 8008a26:	b084      	sub	sp, #16
 8008a28:	af00      	add	r7, sp, #0
 8008a2a:	60f8      	str	r0, [r7, #12]
 8008a2c:	60b9      	str	r1, [r7, #8]
 8008a2e:	4613      	mov	r3, r2
 8008a30:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008a32:	68fb      	ldr	r3, [r7, #12]
 8008a34:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8008a38:	b2db      	uxtb	r3, r3
 8008a3a:	2b20      	cmp	r3, #32
 8008a3c:	d112      	bne.n	8008a64 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8008a3e:	68bb      	ldr	r3, [r7, #8]
 8008a40:	2b00      	cmp	r3, #0
 8008a42:	d002      	beq.n	8008a4a <HAL_UART_Receive_IT+0x26>
 8008a44:	88fb      	ldrh	r3, [r7, #6]
 8008a46:	2b00      	cmp	r3, #0
 8008a48:	d101      	bne.n	8008a4e <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8008a4a:	2301      	movs	r3, #1
 8008a4c:	e00b      	b.n	8008a66 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008a4e:	68fb      	ldr	r3, [r7, #12]
 8008a50:	2200      	movs	r2, #0
 8008a52:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8008a54:	88fb      	ldrh	r3, [r7, #6]
 8008a56:	461a      	mov	r2, r3
 8008a58:	68b9      	ldr	r1, [r7, #8]
 8008a5a:	68f8      	ldr	r0, [r7, #12]
 8008a5c:	f000 fac8 	bl	8008ff0 <UART_Start_Receive_IT>
 8008a60:	4603      	mov	r3, r0
 8008a62:	e000      	b.n	8008a66 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8008a64:	2302      	movs	r3, #2
  }
}
 8008a66:	4618      	mov	r0, r3
 8008a68:	3710      	adds	r7, #16
 8008a6a:	46bd      	mov	sp, r7
 8008a6c:	bd80      	pop	{r7, pc}
	...

08008a70 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008a70:	b580      	push	{r7, lr}
 8008a72:	b0ba      	sub	sp, #232	@ 0xe8
 8008a74:	af00      	add	r7, sp, #0
 8008a76:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	681b      	ldr	r3, [r3, #0]
 8008a7c:	681b      	ldr	r3, [r3, #0]
 8008a7e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	681b      	ldr	r3, [r3, #0]
 8008a86:	68db      	ldr	r3, [r3, #12]
 8008a88:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	681b      	ldr	r3, [r3, #0]
 8008a90:	695b      	ldr	r3, [r3, #20]
 8008a92:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8008a96:	2300      	movs	r3, #0
 8008a98:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8008a9c:	2300      	movs	r3, #0
 8008a9e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8008aa2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008aa6:	f003 030f 	and.w	r3, r3, #15
 8008aaa:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8008aae:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008ab2:	2b00      	cmp	r3, #0
 8008ab4:	d10f      	bne.n	8008ad6 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008ab6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008aba:	f003 0320 	and.w	r3, r3, #32
 8008abe:	2b00      	cmp	r3, #0
 8008ac0:	d009      	beq.n	8008ad6 <HAL_UART_IRQHandler+0x66>
 8008ac2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008ac6:	f003 0320 	and.w	r3, r3, #32
 8008aca:	2b00      	cmp	r3, #0
 8008acc:	d003      	beq.n	8008ad6 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8008ace:	6878      	ldr	r0, [r7, #4]
 8008ad0:	f000 fba4 	bl	800921c <UART_Receive_IT>
      return;
 8008ad4:	e273      	b.n	8008fbe <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8008ad6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008ada:	2b00      	cmp	r3, #0
 8008adc:	f000 80de 	beq.w	8008c9c <HAL_UART_IRQHandler+0x22c>
 8008ae0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008ae4:	f003 0301 	and.w	r3, r3, #1
 8008ae8:	2b00      	cmp	r3, #0
 8008aea:	d106      	bne.n	8008afa <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8008aec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008af0:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8008af4:	2b00      	cmp	r3, #0
 8008af6:	f000 80d1 	beq.w	8008c9c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8008afa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008afe:	f003 0301 	and.w	r3, r3, #1
 8008b02:	2b00      	cmp	r3, #0
 8008b04:	d00b      	beq.n	8008b1e <HAL_UART_IRQHandler+0xae>
 8008b06:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008b0a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008b0e:	2b00      	cmp	r3, #0
 8008b10:	d005      	beq.n	8008b1e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008b12:	687b      	ldr	r3, [r7, #4]
 8008b14:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008b16:	f043 0201 	orr.w	r2, r3, #1
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008b1e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008b22:	f003 0304 	and.w	r3, r3, #4
 8008b26:	2b00      	cmp	r3, #0
 8008b28:	d00b      	beq.n	8008b42 <HAL_UART_IRQHandler+0xd2>
 8008b2a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008b2e:	f003 0301 	and.w	r3, r3, #1
 8008b32:	2b00      	cmp	r3, #0
 8008b34:	d005      	beq.n	8008b42 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008b3a:	f043 0202 	orr.w	r2, r3, #2
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008b42:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008b46:	f003 0302 	and.w	r3, r3, #2
 8008b4a:	2b00      	cmp	r3, #0
 8008b4c:	d00b      	beq.n	8008b66 <HAL_UART_IRQHandler+0xf6>
 8008b4e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008b52:	f003 0301 	and.w	r3, r3, #1
 8008b56:	2b00      	cmp	r3, #0
 8008b58:	d005      	beq.n	8008b66 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008b5a:	687b      	ldr	r3, [r7, #4]
 8008b5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008b5e:	f043 0204 	orr.w	r2, r3, #4
 8008b62:	687b      	ldr	r3, [r7, #4]
 8008b64:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8008b66:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008b6a:	f003 0308 	and.w	r3, r3, #8
 8008b6e:	2b00      	cmp	r3, #0
 8008b70:	d011      	beq.n	8008b96 <HAL_UART_IRQHandler+0x126>
 8008b72:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008b76:	f003 0320 	and.w	r3, r3, #32
 8008b7a:	2b00      	cmp	r3, #0
 8008b7c:	d105      	bne.n	8008b8a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8008b7e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008b82:	f003 0301 	and.w	r3, r3, #1
 8008b86:	2b00      	cmp	r3, #0
 8008b88:	d005      	beq.n	8008b96 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008b8a:	687b      	ldr	r3, [r7, #4]
 8008b8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008b8e:	f043 0208 	orr.w	r2, r3, #8
 8008b92:	687b      	ldr	r3, [r7, #4]
 8008b94:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008b9a:	2b00      	cmp	r3, #0
 8008b9c:	f000 820a 	beq.w	8008fb4 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008ba0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008ba4:	f003 0320 	and.w	r3, r3, #32
 8008ba8:	2b00      	cmp	r3, #0
 8008baa:	d008      	beq.n	8008bbe <HAL_UART_IRQHandler+0x14e>
 8008bac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008bb0:	f003 0320 	and.w	r3, r3, #32
 8008bb4:	2b00      	cmp	r3, #0
 8008bb6:	d002      	beq.n	8008bbe <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8008bb8:	6878      	ldr	r0, [r7, #4]
 8008bba:	f000 fb2f 	bl	800921c <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	681b      	ldr	r3, [r3, #0]
 8008bc2:	695b      	ldr	r3, [r3, #20]
 8008bc4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008bc8:	2b40      	cmp	r3, #64	@ 0x40
 8008bca:	bf0c      	ite	eq
 8008bcc:	2301      	moveq	r3, #1
 8008bce:	2300      	movne	r3, #0
 8008bd0:	b2db      	uxtb	r3, r3
 8008bd2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8008bd6:	687b      	ldr	r3, [r7, #4]
 8008bd8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008bda:	f003 0308 	and.w	r3, r3, #8
 8008bde:	2b00      	cmp	r3, #0
 8008be0:	d103      	bne.n	8008bea <HAL_UART_IRQHandler+0x17a>
 8008be2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8008be6:	2b00      	cmp	r3, #0
 8008be8:	d04f      	beq.n	8008c8a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8008bea:	6878      	ldr	r0, [r7, #4]
 8008bec:	f000 fa3a 	bl	8009064 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008bf0:	687b      	ldr	r3, [r7, #4]
 8008bf2:	681b      	ldr	r3, [r3, #0]
 8008bf4:	695b      	ldr	r3, [r3, #20]
 8008bf6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008bfa:	2b40      	cmp	r3, #64	@ 0x40
 8008bfc:	d141      	bne.n	8008c82 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008bfe:	687b      	ldr	r3, [r7, #4]
 8008c00:	681b      	ldr	r3, [r3, #0]
 8008c02:	3314      	adds	r3, #20
 8008c04:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c08:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8008c0c:	e853 3f00 	ldrex	r3, [r3]
 8008c10:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8008c14:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008c18:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008c1c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008c20:	687b      	ldr	r3, [r7, #4]
 8008c22:	681b      	ldr	r3, [r3, #0]
 8008c24:	3314      	adds	r3, #20
 8008c26:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8008c2a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8008c2e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c32:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8008c36:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8008c3a:	e841 2300 	strex	r3, r2, [r1]
 8008c3e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8008c42:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8008c46:	2b00      	cmp	r3, #0
 8008c48:	d1d9      	bne.n	8008bfe <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8008c4a:	687b      	ldr	r3, [r7, #4]
 8008c4c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008c4e:	2b00      	cmp	r3, #0
 8008c50:	d013      	beq.n	8008c7a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008c52:	687b      	ldr	r3, [r7, #4]
 8008c54:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008c56:	4a8a      	ldr	r2, [pc, #552]	@ (8008e80 <HAL_UART_IRQHandler+0x410>)
 8008c58:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008c5a:	687b      	ldr	r3, [r7, #4]
 8008c5c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008c5e:	4618      	mov	r0, r3
 8008c60:	f7fb fac8 	bl	80041f4 <HAL_DMA_Abort_IT>
 8008c64:	4603      	mov	r3, r0
 8008c66:	2b00      	cmp	r3, #0
 8008c68:	d016      	beq.n	8008c98 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008c6a:	687b      	ldr	r3, [r7, #4]
 8008c6c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008c6e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008c70:	687a      	ldr	r2, [r7, #4]
 8008c72:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8008c74:	4610      	mov	r0, r2
 8008c76:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008c78:	e00e      	b.n	8008c98 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8008c7a:	6878      	ldr	r0, [r7, #4]
 8008c7c:	f000 f9a2 	bl	8008fc4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008c80:	e00a      	b.n	8008c98 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008c82:	6878      	ldr	r0, [r7, #4]
 8008c84:	f000 f99e 	bl	8008fc4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008c88:	e006      	b.n	8008c98 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8008c8a:	6878      	ldr	r0, [r7, #4]
 8008c8c:	f000 f99a 	bl	8008fc4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008c90:	687b      	ldr	r3, [r7, #4]
 8008c92:	2200      	movs	r2, #0
 8008c94:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8008c96:	e18d      	b.n	8008fb4 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008c98:	bf00      	nop
    return;
 8008c9a:	e18b      	b.n	8008fb4 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008ca0:	2b01      	cmp	r3, #1
 8008ca2:	f040 8167 	bne.w	8008f74 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8008ca6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008caa:	f003 0310 	and.w	r3, r3, #16
 8008cae:	2b00      	cmp	r3, #0
 8008cb0:	f000 8160 	beq.w	8008f74 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8008cb4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008cb8:	f003 0310 	and.w	r3, r3, #16
 8008cbc:	2b00      	cmp	r3, #0
 8008cbe:	f000 8159 	beq.w	8008f74 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008cc2:	2300      	movs	r3, #0
 8008cc4:	60bb      	str	r3, [r7, #8]
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	681b      	ldr	r3, [r3, #0]
 8008cca:	681b      	ldr	r3, [r3, #0]
 8008ccc:	60bb      	str	r3, [r7, #8]
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	681b      	ldr	r3, [r3, #0]
 8008cd2:	685b      	ldr	r3, [r3, #4]
 8008cd4:	60bb      	str	r3, [r7, #8]
 8008cd6:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008cd8:	687b      	ldr	r3, [r7, #4]
 8008cda:	681b      	ldr	r3, [r3, #0]
 8008cdc:	695b      	ldr	r3, [r3, #20]
 8008cde:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008ce2:	2b40      	cmp	r3, #64	@ 0x40
 8008ce4:	f040 80ce 	bne.w	8008e84 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008cec:	681b      	ldr	r3, [r3, #0]
 8008cee:	685b      	ldr	r3, [r3, #4]
 8008cf0:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8008cf4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8008cf8:	2b00      	cmp	r3, #0
 8008cfa:	f000 80a9 	beq.w	8008e50 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8008cfe:	687b      	ldr	r3, [r7, #4]
 8008d00:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008d02:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008d06:	429a      	cmp	r2, r3
 8008d08:	f080 80a2 	bcs.w	8008e50 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008d0c:	687b      	ldr	r3, [r7, #4]
 8008d0e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008d12:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8008d14:	687b      	ldr	r3, [r7, #4]
 8008d16:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008d18:	69db      	ldr	r3, [r3, #28]
 8008d1a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008d1e:	f000 8088 	beq.w	8008e32 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008d22:	687b      	ldr	r3, [r7, #4]
 8008d24:	681b      	ldr	r3, [r3, #0]
 8008d26:	330c      	adds	r3, #12
 8008d28:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d2c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008d30:	e853 3f00 	ldrex	r3, [r3]
 8008d34:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8008d38:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008d3c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008d40:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008d44:	687b      	ldr	r3, [r7, #4]
 8008d46:	681b      	ldr	r3, [r3, #0]
 8008d48:	330c      	adds	r3, #12
 8008d4a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8008d4e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8008d52:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d56:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8008d5a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8008d5e:	e841 2300 	strex	r3, r2, [r1]
 8008d62:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8008d66:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008d6a:	2b00      	cmp	r3, #0
 8008d6c:	d1d9      	bne.n	8008d22 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008d6e:	687b      	ldr	r3, [r7, #4]
 8008d70:	681b      	ldr	r3, [r3, #0]
 8008d72:	3314      	adds	r3, #20
 8008d74:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d76:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008d78:	e853 3f00 	ldrex	r3, [r3]
 8008d7c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8008d7e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008d80:	f023 0301 	bic.w	r3, r3, #1
 8008d84:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008d88:	687b      	ldr	r3, [r7, #4]
 8008d8a:	681b      	ldr	r3, [r3, #0]
 8008d8c:	3314      	adds	r3, #20
 8008d8e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8008d92:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8008d96:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d98:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8008d9a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8008d9e:	e841 2300 	strex	r3, r2, [r1]
 8008da2:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8008da4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008da6:	2b00      	cmp	r3, #0
 8008da8:	d1e1      	bne.n	8008d6e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008daa:	687b      	ldr	r3, [r7, #4]
 8008dac:	681b      	ldr	r3, [r3, #0]
 8008dae:	3314      	adds	r3, #20
 8008db0:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008db2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008db4:	e853 3f00 	ldrex	r3, [r3]
 8008db8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8008dba:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008dbc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008dc0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008dc4:	687b      	ldr	r3, [r7, #4]
 8008dc6:	681b      	ldr	r3, [r3, #0]
 8008dc8:	3314      	adds	r3, #20
 8008dca:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8008dce:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8008dd0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008dd2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8008dd4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8008dd6:	e841 2300 	strex	r3, r2, [r1]
 8008dda:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8008ddc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008dde:	2b00      	cmp	r3, #0
 8008de0:	d1e3      	bne.n	8008daa <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	2220      	movs	r2, #32
 8008de6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008dea:	687b      	ldr	r3, [r7, #4]
 8008dec:	2200      	movs	r2, #0
 8008dee:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008df0:	687b      	ldr	r3, [r7, #4]
 8008df2:	681b      	ldr	r3, [r3, #0]
 8008df4:	330c      	adds	r3, #12
 8008df6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008df8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008dfa:	e853 3f00 	ldrex	r3, [r3]
 8008dfe:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008e00:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008e02:	f023 0310 	bic.w	r3, r3, #16
 8008e06:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8008e0a:	687b      	ldr	r3, [r7, #4]
 8008e0c:	681b      	ldr	r3, [r3, #0]
 8008e0e:	330c      	adds	r3, #12
 8008e10:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8008e14:	65ba      	str	r2, [r7, #88]	@ 0x58
 8008e16:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e18:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008e1a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008e1c:	e841 2300 	strex	r3, r2, [r1]
 8008e20:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008e22:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008e24:	2b00      	cmp	r3, #0
 8008e26:	d1e3      	bne.n	8008df0 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008e2c:	4618      	mov	r0, r3
 8008e2e:	f7fb f971 	bl	8004114 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008e32:	687b      	ldr	r3, [r7, #4]
 8008e34:	2202      	movs	r2, #2
 8008e36:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008e38:	687b      	ldr	r3, [r7, #4]
 8008e3a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008e40:	b29b      	uxth	r3, r3
 8008e42:	1ad3      	subs	r3, r2, r3
 8008e44:	b29b      	uxth	r3, r3
 8008e46:	4619      	mov	r1, r3
 8008e48:	6878      	ldr	r0, [r7, #4]
 8008e4a:	f000 f8c5 	bl	8008fd8 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8008e4e:	e0b3      	b.n	8008fb8 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008e54:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008e58:	429a      	cmp	r2, r3
 8008e5a:	f040 80ad 	bne.w	8008fb8 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8008e5e:	687b      	ldr	r3, [r7, #4]
 8008e60:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008e62:	69db      	ldr	r3, [r3, #28]
 8008e64:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008e68:	f040 80a6 	bne.w	8008fb8 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	2202      	movs	r2, #2
 8008e70:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008e72:	687b      	ldr	r3, [r7, #4]
 8008e74:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008e76:	4619      	mov	r1, r3
 8008e78:	6878      	ldr	r0, [r7, #4]
 8008e7a:	f000 f8ad 	bl	8008fd8 <HAL_UARTEx_RxEventCallback>
      return;
 8008e7e:	e09b      	b.n	8008fb8 <HAL_UART_IRQHandler+0x548>
 8008e80:	0800912b 	.word	0x0800912b
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008e84:	687b      	ldr	r3, [r7, #4]
 8008e86:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008e8c:	b29b      	uxth	r3, r3
 8008e8e:	1ad3      	subs	r3, r2, r3
 8008e90:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008e98:	b29b      	uxth	r3, r3
 8008e9a:	2b00      	cmp	r3, #0
 8008e9c:	f000 808e 	beq.w	8008fbc <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8008ea0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008ea4:	2b00      	cmp	r3, #0
 8008ea6:	f000 8089 	beq.w	8008fbc <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	681b      	ldr	r3, [r3, #0]
 8008eae:	330c      	adds	r3, #12
 8008eb0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008eb2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008eb4:	e853 3f00 	ldrex	r3, [r3]
 8008eb8:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008eba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008ebc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008ec0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	681b      	ldr	r3, [r3, #0]
 8008ec8:	330c      	adds	r3, #12
 8008eca:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8008ece:	647a      	str	r2, [r7, #68]	@ 0x44
 8008ed0:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ed2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008ed4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008ed6:	e841 2300 	strex	r3, r2, [r1]
 8008eda:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008edc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008ede:	2b00      	cmp	r3, #0
 8008ee0:	d1e3      	bne.n	8008eaa <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008ee2:	687b      	ldr	r3, [r7, #4]
 8008ee4:	681b      	ldr	r3, [r3, #0]
 8008ee6:	3314      	adds	r3, #20
 8008ee8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008eea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008eec:	e853 3f00 	ldrex	r3, [r3]
 8008ef0:	623b      	str	r3, [r7, #32]
   return(result);
 8008ef2:	6a3b      	ldr	r3, [r7, #32]
 8008ef4:	f023 0301 	bic.w	r3, r3, #1
 8008ef8:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8008efc:	687b      	ldr	r3, [r7, #4]
 8008efe:	681b      	ldr	r3, [r3, #0]
 8008f00:	3314      	adds	r3, #20
 8008f02:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8008f06:	633a      	str	r2, [r7, #48]	@ 0x30
 8008f08:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f0a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008f0c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008f0e:	e841 2300 	strex	r3, r2, [r1]
 8008f12:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008f14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f16:	2b00      	cmp	r3, #0
 8008f18:	d1e3      	bne.n	8008ee2 <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008f1a:	687b      	ldr	r3, [r7, #4]
 8008f1c:	2220      	movs	r2, #32
 8008f1e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008f22:	687b      	ldr	r3, [r7, #4]
 8008f24:	2200      	movs	r2, #0
 8008f26:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008f28:	687b      	ldr	r3, [r7, #4]
 8008f2a:	681b      	ldr	r3, [r3, #0]
 8008f2c:	330c      	adds	r3, #12
 8008f2e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f30:	693b      	ldr	r3, [r7, #16]
 8008f32:	e853 3f00 	ldrex	r3, [r3]
 8008f36:	60fb      	str	r3, [r7, #12]
   return(result);
 8008f38:	68fb      	ldr	r3, [r7, #12]
 8008f3a:	f023 0310 	bic.w	r3, r3, #16
 8008f3e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008f42:	687b      	ldr	r3, [r7, #4]
 8008f44:	681b      	ldr	r3, [r3, #0]
 8008f46:	330c      	adds	r3, #12
 8008f48:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8008f4c:	61fa      	str	r2, [r7, #28]
 8008f4e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f50:	69b9      	ldr	r1, [r7, #24]
 8008f52:	69fa      	ldr	r2, [r7, #28]
 8008f54:	e841 2300 	strex	r3, r2, [r1]
 8008f58:	617b      	str	r3, [r7, #20]
   return(result);
 8008f5a:	697b      	ldr	r3, [r7, #20]
 8008f5c:	2b00      	cmp	r3, #0
 8008f5e:	d1e3      	bne.n	8008f28 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008f60:	687b      	ldr	r3, [r7, #4]
 8008f62:	2202      	movs	r2, #2
 8008f64:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008f66:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008f6a:	4619      	mov	r1, r3
 8008f6c:	6878      	ldr	r0, [r7, #4]
 8008f6e:	f000 f833 	bl	8008fd8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8008f72:	e023      	b.n	8008fbc <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8008f74:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008f78:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008f7c:	2b00      	cmp	r3, #0
 8008f7e:	d009      	beq.n	8008f94 <HAL_UART_IRQHandler+0x524>
 8008f80:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008f84:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008f88:	2b00      	cmp	r3, #0
 8008f8a:	d003      	beq.n	8008f94 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8008f8c:	6878      	ldr	r0, [r7, #4]
 8008f8e:	f000 f8dd 	bl	800914c <UART_Transmit_IT>
    return;
 8008f92:	e014      	b.n	8008fbe <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8008f94:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008f98:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008f9c:	2b00      	cmp	r3, #0
 8008f9e:	d00e      	beq.n	8008fbe <HAL_UART_IRQHandler+0x54e>
 8008fa0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008fa4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008fa8:	2b00      	cmp	r3, #0
 8008faa:	d008      	beq.n	8008fbe <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8008fac:	6878      	ldr	r0, [r7, #4]
 8008fae:	f000 f91d 	bl	80091ec <UART_EndTransmit_IT>
    return;
 8008fb2:	e004      	b.n	8008fbe <HAL_UART_IRQHandler+0x54e>
    return;
 8008fb4:	bf00      	nop
 8008fb6:	e002      	b.n	8008fbe <HAL_UART_IRQHandler+0x54e>
      return;
 8008fb8:	bf00      	nop
 8008fba:	e000      	b.n	8008fbe <HAL_UART_IRQHandler+0x54e>
      return;
 8008fbc:	bf00      	nop
  }
}
 8008fbe:	37e8      	adds	r7, #232	@ 0xe8
 8008fc0:	46bd      	mov	sp, r7
 8008fc2:	bd80      	pop	{r7, pc}

08008fc4 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008fc4:	b480      	push	{r7}
 8008fc6:	b083      	sub	sp, #12
 8008fc8:	af00      	add	r7, sp, #0
 8008fca:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8008fcc:	bf00      	nop
 8008fce:	370c      	adds	r7, #12
 8008fd0:	46bd      	mov	sp, r7
 8008fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fd6:	4770      	bx	lr

08008fd8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8008fd8:	b480      	push	{r7}
 8008fda:	b083      	sub	sp, #12
 8008fdc:	af00      	add	r7, sp, #0
 8008fde:	6078      	str	r0, [r7, #4]
 8008fe0:	460b      	mov	r3, r1
 8008fe2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8008fe4:	bf00      	nop
 8008fe6:	370c      	adds	r7, #12
 8008fe8:	46bd      	mov	sp, r7
 8008fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fee:	4770      	bx	lr

08008ff0 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008ff0:	b480      	push	{r7}
 8008ff2:	b085      	sub	sp, #20
 8008ff4:	af00      	add	r7, sp, #0
 8008ff6:	60f8      	str	r0, [r7, #12]
 8008ff8:	60b9      	str	r1, [r7, #8]
 8008ffa:	4613      	mov	r3, r2
 8008ffc:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8008ffe:	68fb      	ldr	r3, [r7, #12]
 8009000:	68ba      	ldr	r2, [r7, #8]
 8009002:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8009004:	68fb      	ldr	r3, [r7, #12]
 8009006:	88fa      	ldrh	r2, [r7, #6]
 8009008:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 800900a:	68fb      	ldr	r3, [r7, #12]
 800900c:	88fa      	ldrh	r2, [r7, #6]
 800900e:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009010:	68fb      	ldr	r3, [r7, #12]
 8009012:	2200      	movs	r2, #0
 8009014:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8009016:	68fb      	ldr	r3, [r7, #12]
 8009018:	2222      	movs	r2, #34	@ 0x22
 800901a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 800901e:	68fb      	ldr	r3, [r7, #12]
 8009020:	691b      	ldr	r3, [r3, #16]
 8009022:	2b00      	cmp	r3, #0
 8009024:	d007      	beq.n	8009036 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8009026:	68fb      	ldr	r3, [r7, #12]
 8009028:	681b      	ldr	r3, [r3, #0]
 800902a:	68da      	ldr	r2, [r3, #12]
 800902c:	68fb      	ldr	r3, [r7, #12]
 800902e:	681b      	ldr	r3, [r3, #0]
 8009030:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8009034:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8009036:	68fb      	ldr	r3, [r7, #12]
 8009038:	681b      	ldr	r3, [r3, #0]
 800903a:	695a      	ldr	r2, [r3, #20]
 800903c:	68fb      	ldr	r3, [r7, #12]
 800903e:	681b      	ldr	r3, [r3, #0]
 8009040:	f042 0201 	orr.w	r2, r2, #1
 8009044:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8009046:	68fb      	ldr	r3, [r7, #12]
 8009048:	681b      	ldr	r3, [r3, #0]
 800904a:	68da      	ldr	r2, [r3, #12]
 800904c:	68fb      	ldr	r3, [r7, #12]
 800904e:	681b      	ldr	r3, [r3, #0]
 8009050:	f042 0220 	orr.w	r2, r2, #32
 8009054:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8009056:	2300      	movs	r3, #0
}
 8009058:	4618      	mov	r0, r3
 800905a:	3714      	adds	r7, #20
 800905c:	46bd      	mov	sp, r7
 800905e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009062:	4770      	bx	lr

08009064 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009064:	b480      	push	{r7}
 8009066:	b095      	sub	sp, #84	@ 0x54
 8009068:	af00      	add	r7, sp, #0
 800906a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800906c:	687b      	ldr	r3, [r7, #4]
 800906e:	681b      	ldr	r3, [r3, #0]
 8009070:	330c      	adds	r3, #12
 8009072:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009074:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009076:	e853 3f00 	ldrex	r3, [r3]
 800907a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800907c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800907e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009082:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009084:	687b      	ldr	r3, [r7, #4]
 8009086:	681b      	ldr	r3, [r3, #0]
 8009088:	330c      	adds	r3, #12
 800908a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800908c:	643a      	str	r2, [r7, #64]	@ 0x40
 800908e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009090:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009092:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009094:	e841 2300 	strex	r3, r2, [r1]
 8009098:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800909a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800909c:	2b00      	cmp	r3, #0
 800909e:	d1e5      	bne.n	800906c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80090a0:	687b      	ldr	r3, [r7, #4]
 80090a2:	681b      	ldr	r3, [r3, #0]
 80090a4:	3314      	adds	r3, #20
 80090a6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80090a8:	6a3b      	ldr	r3, [r7, #32]
 80090aa:	e853 3f00 	ldrex	r3, [r3]
 80090ae:	61fb      	str	r3, [r7, #28]
   return(result);
 80090b0:	69fb      	ldr	r3, [r7, #28]
 80090b2:	f023 0301 	bic.w	r3, r3, #1
 80090b6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80090b8:	687b      	ldr	r3, [r7, #4]
 80090ba:	681b      	ldr	r3, [r3, #0]
 80090bc:	3314      	adds	r3, #20
 80090be:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80090c0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80090c2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80090c4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80090c6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80090c8:	e841 2300 	strex	r3, r2, [r1]
 80090cc:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80090ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80090d0:	2b00      	cmp	r3, #0
 80090d2:	d1e5      	bne.n	80090a0 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80090d4:	687b      	ldr	r3, [r7, #4]
 80090d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80090d8:	2b01      	cmp	r3, #1
 80090da:	d119      	bne.n	8009110 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80090dc:	687b      	ldr	r3, [r7, #4]
 80090de:	681b      	ldr	r3, [r3, #0]
 80090e0:	330c      	adds	r3, #12
 80090e2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80090e4:	68fb      	ldr	r3, [r7, #12]
 80090e6:	e853 3f00 	ldrex	r3, [r3]
 80090ea:	60bb      	str	r3, [r7, #8]
   return(result);
 80090ec:	68bb      	ldr	r3, [r7, #8]
 80090ee:	f023 0310 	bic.w	r3, r3, #16
 80090f2:	647b      	str	r3, [r7, #68]	@ 0x44
 80090f4:	687b      	ldr	r3, [r7, #4]
 80090f6:	681b      	ldr	r3, [r3, #0]
 80090f8:	330c      	adds	r3, #12
 80090fa:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80090fc:	61ba      	str	r2, [r7, #24]
 80090fe:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009100:	6979      	ldr	r1, [r7, #20]
 8009102:	69ba      	ldr	r2, [r7, #24]
 8009104:	e841 2300 	strex	r3, r2, [r1]
 8009108:	613b      	str	r3, [r7, #16]
   return(result);
 800910a:	693b      	ldr	r3, [r7, #16]
 800910c:	2b00      	cmp	r3, #0
 800910e:	d1e5      	bne.n	80090dc <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009110:	687b      	ldr	r3, [r7, #4]
 8009112:	2220      	movs	r2, #32
 8009114:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009118:	687b      	ldr	r3, [r7, #4]
 800911a:	2200      	movs	r2, #0
 800911c:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800911e:	bf00      	nop
 8009120:	3754      	adds	r7, #84	@ 0x54
 8009122:	46bd      	mov	sp, r7
 8009124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009128:	4770      	bx	lr

0800912a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800912a:	b580      	push	{r7, lr}
 800912c:	b084      	sub	sp, #16
 800912e:	af00      	add	r7, sp, #0
 8009130:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009132:	687b      	ldr	r3, [r7, #4]
 8009134:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009136:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8009138:	68fb      	ldr	r3, [r7, #12]
 800913a:	2200      	movs	r2, #0
 800913c:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800913e:	68f8      	ldr	r0, [r7, #12]
 8009140:	f7ff ff40 	bl	8008fc4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009144:	bf00      	nop
 8009146:	3710      	adds	r7, #16
 8009148:	46bd      	mov	sp, r7
 800914a:	bd80      	pop	{r7, pc}

0800914c <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800914c:	b480      	push	{r7}
 800914e:	b085      	sub	sp, #20
 8009150:	af00      	add	r7, sp, #0
 8009152:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8009154:	687b      	ldr	r3, [r7, #4]
 8009156:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800915a:	b2db      	uxtb	r3, r3
 800915c:	2b21      	cmp	r3, #33	@ 0x21
 800915e:	d13e      	bne.n	80091de <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	689b      	ldr	r3, [r3, #8]
 8009164:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009168:	d114      	bne.n	8009194 <UART_Transmit_IT+0x48>
 800916a:	687b      	ldr	r3, [r7, #4]
 800916c:	691b      	ldr	r3, [r3, #16]
 800916e:	2b00      	cmp	r3, #0
 8009170:	d110      	bne.n	8009194 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8009172:	687b      	ldr	r3, [r7, #4]
 8009174:	6a1b      	ldr	r3, [r3, #32]
 8009176:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8009178:	68fb      	ldr	r3, [r7, #12]
 800917a:	881b      	ldrh	r3, [r3, #0]
 800917c:	461a      	mov	r2, r3
 800917e:	687b      	ldr	r3, [r7, #4]
 8009180:	681b      	ldr	r3, [r3, #0]
 8009182:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009186:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8009188:	687b      	ldr	r3, [r7, #4]
 800918a:	6a1b      	ldr	r3, [r3, #32]
 800918c:	1c9a      	adds	r2, r3, #2
 800918e:	687b      	ldr	r3, [r7, #4]
 8009190:	621a      	str	r2, [r3, #32]
 8009192:	e008      	b.n	80091a6 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8009194:	687b      	ldr	r3, [r7, #4]
 8009196:	6a1b      	ldr	r3, [r3, #32]
 8009198:	1c59      	adds	r1, r3, #1
 800919a:	687a      	ldr	r2, [r7, #4]
 800919c:	6211      	str	r1, [r2, #32]
 800919e:	781a      	ldrb	r2, [r3, #0]
 80091a0:	687b      	ldr	r3, [r7, #4]
 80091a2:	681b      	ldr	r3, [r3, #0]
 80091a4:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80091a6:	687b      	ldr	r3, [r7, #4]
 80091a8:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80091aa:	b29b      	uxth	r3, r3
 80091ac:	3b01      	subs	r3, #1
 80091ae:	b29b      	uxth	r3, r3
 80091b0:	687a      	ldr	r2, [r7, #4]
 80091b2:	4619      	mov	r1, r3
 80091b4:	84d1      	strh	r1, [r2, #38]	@ 0x26
 80091b6:	2b00      	cmp	r3, #0
 80091b8:	d10f      	bne.n	80091da <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80091ba:	687b      	ldr	r3, [r7, #4]
 80091bc:	681b      	ldr	r3, [r3, #0]
 80091be:	68da      	ldr	r2, [r3, #12]
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	681b      	ldr	r3, [r3, #0]
 80091c4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80091c8:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80091ca:	687b      	ldr	r3, [r7, #4]
 80091cc:	681b      	ldr	r3, [r3, #0]
 80091ce:	68da      	ldr	r2, [r3, #12]
 80091d0:	687b      	ldr	r3, [r7, #4]
 80091d2:	681b      	ldr	r3, [r3, #0]
 80091d4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80091d8:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80091da:	2300      	movs	r3, #0
 80091dc:	e000      	b.n	80091e0 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80091de:	2302      	movs	r3, #2
  }
}
 80091e0:	4618      	mov	r0, r3
 80091e2:	3714      	adds	r7, #20
 80091e4:	46bd      	mov	sp, r7
 80091e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091ea:	4770      	bx	lr

080091ec <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80091ec:	b580      	push	{r7, lr}
 80091ee:	b082      	sub	sp, #8
 80091f0:	af00      	add	r7, sp, #0
 80091f2:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80091f4:	687b      	ldr	r3, [r7, #4]
 80091f6:	681b      	ldr	r3, [r3, #0]
 80091f8:	68da      	ldr	r2, [r3, #12]
 80091fa:	687b      	ldr	r3, [r7, #4]
 80091fc:	681b      	ldr	r3, [r3, #0]
 80091fe:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009202:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009204:	687b      	ldr	r3, [r7, #4]
 8009206:	2220      	movs	r2, #32
 8009208:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800920c:	6878      	ldr	r0, [r7, #4]
 800920e:	f7f7 fd7f 	bl	8000d10 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8009212:	2300      	movs	r3, #0
}
 8009214:	4618      	mov	r0, r3
 8009216:	3708      	adds	r7, #8
 8009218:	46bd      	mov	sp, r7
 800921a:	bd80      	pop	{r7, pc}

0800921c <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800921c:	b580      	push	{r7, lr}
 800921e:	b08c      	sub	sp, #48	@ 0x30
 8009220:	af00      	add	r7, sp, #0
 8009222:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8009224:	2300      	movs	r3, #0
 8009226:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8009228:	2300      	movs	r3, #0
 800922a:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800922c:	687b      	ldr	r3, [r7, #4]
 800922e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8009232:	b2db      	uxtb	r3, r3
 8009234:	2b22      	cmp	r3, #34	@ 0x22
 8009236:	f040 80aa 	bne.w	800938e <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800923a:	687b      	ldr	r3, [r7, #4]
 800923c:	689b      	ldr	r3, [r3, #8]
 800923e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009242:	d115      	bne.n	8009270 <UART_Receive_IT+0x54>
 8009244:	687b      	ldr	r3, [r7, #4]
 8009246:	691b      	ldr	r3, [r3, #16]
 8009248:	2b00      	cmp	r3, #0
 800924a:	d111      	bne.n	8009270 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800924c:	687b      	ldr	r3, [r7, #4]
 800924e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009250:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8009252:	687b      	ldr	r3, [r7, #4]
 8009254:	681b      	ldr	r3, [r3, #0]
 8009256:	685b      	ldr	r3, [r3, #4]
 8009258:	b29b      	uxth	r3, r3
 800925a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800925e:	b29a      	uxth	r2, r3
 8009260:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009262:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8009264:	687b      	ldr	r3, [r7, #4]
 8009266:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009268:	1c9a      	adds	r2, r3, #2
 800926a:	687b      	ldr	r3, [r7, #4]
 800926c:	629a      	str	r2, [r3, #40]	@ 0x28
 800926e:	e024      	b.n	80092ba <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009274:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8009276:	687b      	ldr	r3, [r7, #4]
 8009278:	689b      	ldr	r3, [r3, #8]
 800927a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800927e:	d007      	beq.n	8009290 <UART_Receive_IT+0x74>
 8009280:	687b      	ldr	r3, [r7, #4]
 8009282:	689b      	ldr	r3, [r3, #8]
 8009284:	2b00      	cmp	r3, #0
 8009286:	d10a      	bne.n	800929e <UART_Receive_IT+0x82>
 8009288:	687b      	ldr	r3, [r7, #4]
 800928a:	691b      	ldr	r3, [r3, #16]
 800928c:	2b00      	cmp	r3, #0
 800928e:	d106      	bne.n	800929e <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8009290:	687b      	ldr	r3, [r7, #4]
 8009292:	681b      	ldr	r3, [r3, #0]
 8009294:	685b      	ldr	r3, [r3, #4]
 8009296:	b2da      	uxtb	r2, r3
 8009298:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800929a:	701a      	strb	r2, [r3, #0]
 800929c:	e008      	b.n	80092b0 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800929e:	687b      	ldr	r3, [r7, #4]
 80092a0:	681b      	ldr	r3, [r3, #0]
 80092a2:	685b      	ldr	r3, [r3, #4]
 80092a4:	b2db      	uxtb	r3, r3
 80092a6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80092aa:	b2da      	uxtb	r2, r3
 80092ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80092ae:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80092b0:	687b      	ldr	r3, [r7, #4]
 80092b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80092b4:	1c5a      	adds	r2, r3, #1
 80092b6:	687b      	ldr	r3, [r7, #4]
 80092b8:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 80092ba:	687b      	ldr	r3, [r7, #4]
 80092bc:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80092be:	b29b      	uxth	r3, r3
 80092c0:	3b01      	subs	r3, #1
 80092c2:	b29b      	uxth	r3, r3
 80092c4:	687a      	ldr	r2, [r7, #4]
 80092c6:	4619      	mov	r1, r3
 80092c8:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 80092ca:	2b00      	cmp	r3, #0
 80092cc:	d15d      	bne.n	800938a <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80092ce:	687b      	ldr	r3, [r7, #4]
 80092d0:	681b      	ldr	r3, [r3, #0]
 80092d2:	68da      	ldr	r2, [r3, #12]
 80092d4:	687b      	ldr	r3, [r7, #4]
 80092d6:	681b      	ldr	r3, [r3, #0]
 80092d8:	f022 0220 	bic.w	r2, r2, #32
 80092dc:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80092de:	687b      	ldr	r3, [r7, #4]
 80092e0:	681b      	ldr	r3, [r3, #0]
 80092e2:	68da      	ldr	r2, [r3, #12]
 80092e4:	687b      	ldr	r3, [r7, #4]
 80092e6:	681b      	ldr	r3, [r3, #0]
 80092e8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80092ec:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80092ee:	687b      	ldr	r3, [r7, #4]
 80092f0:	681b      	ldr	r3, [r3, #0]
 80092f2:	695a      	ldr	r2, [r3, #20]
 80092f4:	687b      	ldr	r3, [r7, #4]
 80092f6:	681b      	ldr	r3, [r3, #0]
 80092f8:	f022 0201 	bic.w	r2, r2, #1
 80092fc:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80092fe:	687b      	ldr	r3, [r7, #4]
 8009300:	2220      	movs	r2, #32
 8009302:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009306:	687b      	ldr	r3, [r7, #4]
 8009308:	2200      	movs	r2, #0
 800930a:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800930c:	687b      	ldr	r3, [r7, #4]
 800930e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009310:	2b01      	cmp	r3, #1
 8009312:	d135      	bne.n	8009380 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009314:	687b      	ldr	r3, [r7, #4]
 8009316:	2200      	movs	r2, #0
 8009318:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800931a:	687b      	ldr	r3, [r7, #4]
 800931c:	681b      	ldr	r3, [r3, #0]
 800931e:	330c      	adds	r3, #12
 8009320:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009322:	697b      	ldr	r3, [r7, #20]
 8009324:	e853 3f00 	ldrex	r3, [r3]
 8009328:	613b      	str	r3, [r7, #16]
   return(result);
 800932a:	693b      	ldr	r3, [r7, #16]
 800932c:	f023 0310 	bic.w	r3, r3, #16
 8009330:	627b      	str	r3, [r7, #36]	@ 0x24
 8009332:	687b      	ldr	r3, [r7, #4]
 8009334:	681b      	ldr	r3, [r3, #0]
 8009336:	330c      	adds	r3, #12
 8009338:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800933a:	623a      	str	r2, [r7, #32]
 800933c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800933e:	69f9      	ldr	r1, [r7, #28]
 8009340:	6a3a      	ldr	r2, [r7, #32]
 8009342:	e841 2300 	strex	r3, r2, [r1]
 8009346:	61bb      	str	r3, [r7, #24]
   return(result);
 8009348:	69bb      	ldr	r3, [r7, #24]
 800934a:	2b00      	cmp	r3, #0
 800934c:	d1e5      	bne.n	800931a <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800934e:	687b      	ldr	r3, [r7, #4]
 8009350:	681b      	ldr	r3, [r3, #0]
 8009352:	681b      	ldr	r3, [r3, #0]
 8009354:	f003 0310 	and.w	r3, r3, #16
 8009358:	2b10      	cmp	r3, #16
 800935a:	d10a      	bne.n	8009372 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800935c:	2300      	movs	r3, #0
 800935e:	60fb      	str	r3, [r7, #12]
 8009360:	687b      	ldr	r3, [r7, #4]
 8009362:	681b      	ldr	r3, [r3, #0]
 8009364:	681b      	ldr	r3, [r3, #0]
 8009366:	60fb      	str	r3, [r7, #12]
 8009368:	687b      	ldr	r3, [r7, #4]
 800936a:	681b      	ldr	r3, [r3, #0]
 800936c:	685b      	ldr	r3, [r3, #4]
 800936e:	60fb      	str	r3, [r7, #12]
 8009370:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009372:	687b      	ldr	r3, [r7, #4]
 8009374:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8009376:	4619      	mov	r1, r3
 8009378:	6878      	ldr	r0, [r7, #4]
 800937a:	f7ff fe2d 	bl	8008fd8 <HAL_UARTEx_RxEventCallback>
 800937e:	e002      	b.n	8009386 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8009380:	6878      	ldr	r0, [r7, #4]
 8009382:	f7f7 fcf9 	bl	8000d78 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8009386:	2300      	movs	r3, #0
 8009388:	e002      	b.n	8009390 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800938a:	2300      	movs	r3, #0
 800938c:	e000      	b.n	8009390 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800938e:	2302      	movs	r3, #2
  }
}
 8009390:	4618      	mov	r0, r3
 8009392:	3730      	adds	r7, #48	@ 0x30
 8009394:	46bd      	mov	sp, r7
 8009396:	bd80      	pop	{r7, pc}

08009398 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009398:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800939c:	b0c0      	sub	sp, #256	@ 0x100
 800939e:	af00      	add	r7, sp, #0
 80093a0:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80093a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80093a8:	681b      	ldr	r3, [r3, #0]
 80093aa:	691b      	ldr	r3, [r3, #16]
 80093ac:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80093b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80093b4:	68d9      	ldr	r1, [r3, #12]
 80093b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80093ba:	681a      	ldr	r2, [r3, #0]
 80093bc:	ea40 0301 	orr.w	r3, r0, r1
 80093c0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80093c2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80093c6:	689a      	ldr	r2, [r3, #8]
 80093c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80093cc:	691b      	ldr	r3, [r3, #16]
 80093ce:	431a      	orrs	r2, r3
 80093d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80093d4:	695b      	ldr	r3, [r3, #20]
 80093d6:	431a      	orrs	r2, r3
 80093d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80093dc:	69db      	ldr	r3, [r3, #28]
 80093de:	4313      	orrs	r3, r2
 80093e0:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80093e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80093e8:	681b      	ldr	r3, [r3, #0]
 80093ea:	68db      	ldr	r3, [r3, #12]
 80093ec:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80093f0:	f021 010c 	bic.w	r1, r1, #12
 80093f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80093f8:	681a      	ldr	r2, [r3, #0]
 80093fa:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80093fe:	430b      	orrs	r3, r1
 8009400:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8009402:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009406:	681b      	ldr	r3, [r3, #0]
 8009408:	695b      	ldr	r3, [r3, #20]
 800940a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800940e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009412:	6999      	ldr	r1, [r3, #24]
 8009414:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009418:	681a      	ldr	r2, [r3, #0]
 800941a:	ea40 0301 	orr.w	r3, r0, r1
 800941e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8009420:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009424:	681a      	ldr	r2, [r3, #0]
 8009426:	4b8f      	ldr	r3, [pc, #572]	@ (8009664 <UART_SetConfig+0x2cc>)
 8009428:	429a      	cmp	r2, r3
 800942a:	d005      	beq.n	8009438 <UART_SetConfig+0xa0>
 800942c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009430:	681a      	ldr	r2, [r3, #0]
 8009432:	4b8d      	ldr	r3, [pc, #564]	@ (8009668 <UART_SetConfig+0x2d0>)
 8009434:	429a      	cmp	r2, r3
 8009436:	d104      	bne.n	8009442 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8009438:	f7fe f91c 	bl	8007674 <HAL_RCC_GetPCLK2Freq>
 800943c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8009440:	e003      	b.n	800944a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8009442:	f7fe f903 	bl	800764c <HAL_RCC_GetPCLK1Freq>
 8009446:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800944a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800944e:	69db      	ldr	r3, [r3, #28]
 8009450:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009454:	f040 810c 	bne.w	8009670 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8009458:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800945c:	2200      	movs	r2, #0
 800945e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8009462:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8009466:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800946a:	4622      	mov	r2, r4
 800946c:	462b      	mov	r3, r5
 800946e:	1891      	adds	r1, r2, r2
 8009470:	65b9      	str	r1, [r7, #88]	@ 0x58
 8009472:	415b      	adcs	r3, r3
 8009474:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009476:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800947a:	4621      	mov	r1, r4
 800947c:	eb12 0801 	adds.w	r8, r2, r1
 8009480:	4629      	mov	r1, r5
 8009482:	eb43 0901 	adc.w	r9, r3, r1
 8009486:	f04f 0200 	mov.w	r2, #0
 800948a:	f04f 0300 	mov.w	r3, #0
 800948e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8009492:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8009496:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800949a:	4690      	mov	r8, r2
 800949c:	4699      	mov	r9, r3
 800949e:	4623      	mov	r3, r4
 80094a0:	eb18 0303 	adds.w	r3, r8, r3
 80094a4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80094a8:	462b      	mov	r3, r5
 80094aa:	eb49 0303 	adc.w	r3, r9, r3
 80094ae:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80094b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80094b6:	685b      	ldr	r3, [r3, #4]
 80094b8:	2200      	movs	r2, #0
 80094ba:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80094be:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80094c2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80094c6:	460b      	mov	r3, r1
 80094c8:	18db      	adds	r3, r3, r3
 80094ca:	653b      	str	r3, [r7, #80]	@ 0x50
 80094cc:	4613      	mov	r3, r2
 80094ce:	eb42 0303 	adc.w	r3, r2, r3
 80094d2:	657b      	str	r3, [r7, #84]	@ 0x54
 80094d4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80094d8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80094dc:	f7f6 ff00 	bl	80002e0 <__aeabi_uldivmod>
 80094e0:	4602      	mov	r2, r0
 80094e2:	460b      	mov	r3, r1
 80094e4:	4b61      	ldr	r3, [pc, #388]	@ (800966c <UART_SetConfig+0x2d4>)
 80094e6:	fba3 2302 	umull	r2, r3, r3, r2
 80094ea:	095b      	lsrs	r3, r3, #5
 80094ec:	011c      	lsls	r4, r3, #4
 80094ee:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80094f2:	2200      	movs	r2, #0
 80094f4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80094f8:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80094fc:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8009500:	4642      	mov	r2, r8
 8009502:	464b      	mov	r3, r9
 8009504:	1891      	adds	r1, r2, r2
 8009506:	64b9      	str	r1, [r7, #72]	@ 0x48
 8009508:	415b      	adcs	r3, r3
 800950a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800950c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8009510:	4641      	mov	r1, r8
 8009512:	eb12 0a01 	adds.w	sl, r2, r1
 8009516:	4649      	mov	r1, r9
 8009518:	eb43 0b01 	adc.w	fp, r3, r1
 800951c:	f04f 0200 	mov.w	r2, #0
 8009520:	f04f 0300 	mov.w	r3, #0
 8009524:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8009528:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800952c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8009530:	4692      	mov	sl, r2
 8009532:	469b      	mov	fp, r3
 8009534:	4643      	mov	r3, r8
 8009536:	eb1a 0303 	adds.w	r3, sl, r3
 800953a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800953e:	464b      	mov	r3, r9
 8009540:	eb4b 0303 	adc.w	r3, fp, r3
 8009544:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8009548:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800954c:	685b      	ldr	r3, [r3, #4]
 800954e:	2200      	movs	r2, #0
 8009550:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8009554:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8009558:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800955c:	460b      	mov	r3, r1
 800955e:	18db      	adds	r3, r3, r3
 8009560:	643b      	str	r3, [r7, #64]	@ 0x40
 8009562:	4613      	mov	r3, r2
 8009564:	eb42 0303 	adc.w	r3, r2, r3
 8009568:	647b      	str	r3, [r7, #68]	@ 0x44
 800956a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800956e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8009572:	f7f6 feb5 	bl	80002e0 <__aeabi_uldivmod>
 8009576:	4602      	mov	r2, r0
 8009578:	460b      	mov	r3, r1
 800957a:	4611      	mov	r1, r2
 800957c:	4b3b      	ldr	r3, [pc, #236]	@ (800966c <UART_SetConfig+0x2d4>)
 800957e:	fba3 2301 	umull	r2, r3, r3, r1
 8009582:	095b      	lsrs	r3, r3, #5
 8009584:	2264      	movs	r2, #100	@ 0x64
 8009586:	fb02 f303 	mul.w	r3, r2, r3
 800958a:	1acb      	subs	r3, r1, r3
 800958c:	00db      	lsls	r3, r3, #3
 800958e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8009592:	4b36      	ldr	r3, [pc, #216]	@ (800966c <UART_SetConfig+0x2d4>)
 8009594:	fba3 2302 	umull	r2, r3, r3, r2
 8009598:	095b      	lsrs	r3, r3, #5
 800959a:	005b      	lsls	r3, r3, #1
 800959c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80095a0:	441c      	add	r4, r3
 80095a2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80095a6:	2200      	movs	r2, #0
 80095a8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80095ac:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80095b0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80095b4:	4642      	mov	r2, r8
 80095b6:	464b      	mov	r3, r9
 80095b8:	1891      	adds	r1, r2, r2
 80095ba:	63b9      	str	r1, [r7, #56]	@ 0x38
 80095bc:	415b      	adcs	r3, r3
 80095be:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80095c0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80095c4:	4641      	mov	r1, r8
 80095c6:	1851      	adds	r1, r2, r1
 80095c8:	6339      	str	r1, [r7, #48]	@ 0x30
 80095ca:	4649      	mov	r1, r9
 80095cc:	414b      	adcs	r3, r1
 80095ce:	637b      	str	r3, [r7, #52]	@ 0x34
 80095d0:	f04f 0200 	mov.w	r2, #0
 80095d4:	f04f 0300 	mov.w	r3, #0
 80095d8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80095dc:	4659      	mov	r1, fp
 80095de:	00cb      	lsls	r3, r1, #3
 80095e0:	4651      	mov	r1, sl
 80095e2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80095e6:	4651      	mov	r1, sl
 80095e8:	00ca      	lsls	r2, r1, #3
 80095ea:	4610      	mov	r0, r2
 80095ec:	4619      	mov	r1, r3
 80095ee:	4603      	mov	r3, r0
 80095f0:	4642      	mov	r2, r8
 80095f2:	189b      	adds	r3, r3, r2
 80095f4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80095f8:	464b      	mov	r3, r9
 80095fa:	460a      	mov	r2, r1
 80095fc:	eb42 0303 	adc.w	r3, r2, r3
 8009600:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8009604:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009608:	685b      	ldr	r3, [r3, #4]
 800960a:	2200      	movs	r2, #0
 800960c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8009610:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8009614:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8009618:	460b      	mov	r3, r1
 800961a:	18db      	adds	r3, r3, r3
 800961c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800961e:	4613      	mov	r3, r2
 8009620:	eb42 0303 	adc.w	r3, r2, r3
 8009624:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009626:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800962a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800962e:	f7f6 fe57 	bl	80002e0 <__aeabi_uldivmod>
 8009632:	4602      	mov	r2, r0
 8009634:	460b      	mov	r3, r1
 8009636:	4b0d      	ldr	r3, [pc, #52]	@ (800966c <UART_SetConfig+0x2d4>)
 8009638:	fba3 1302 	umull	r1, r3, r3, r2
 800963c:	095b      	lsrs	r3, r3, #5
 800963e:	2164      	movs	r1, #100	@ 0x64
 8009640:	fb01 f303 	mul.w	r3, r1, r3
 8009644:	1ad3      	subs	r3, r2, r3
 8009646:	00db      	lsls	r3, r3, #3
 8009648:	3332      	adds	r3, #50	@ 0x32
 800964a:	4a08      	ldr	r2, [pc, #32]	@ (800966c <UART_SetConfig+0x2d4>)
 800964c:	fba2 2303 	umull	r2, r3, r2, r3
 8009650:	095b      	lsrs	r3, r3, #5
 8009652:	f003 0207 	and.w	r2, r3, #7
 8009656:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800965a:	681b      	ldr	r3, [r3, #0]
 800965c:	4422      	add	r2, r4
 800965e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8009660:	e106      	b.n	8009870 <UART_SetConfig+0x4d8>
 8009662:	bf00      	nop
 8009664:	40011000 	.word	0x40011000
 8009668:	40011400 	.word	0x40011400
 800966c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8009670:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009674:	2200      	movs	r2, #0
 8009676:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800967a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800967e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8009682:	4642      	mov	r2, r8
 8009684:	464b      	mov	r3, r9
 8009686:	1891      	adds	r1, r2, r2
 8009688:	6239      	str	r1, [r7, #32]
 800968a:	415b      	adcs	r3, r3
 800968c:	627b      	str	r3, [r7, #36]	@ 0x24
 800968e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8009692:	4641      	mov	r1, r8
 8009694:	1854      	adds	r4, r2, r1
 8009696:	4649      	mov	r1, r9
 8009698:	eb43 0501 	adc.w	r5, r3, r1
 800969c:	f04f 0200 	mov.w	r2, #0
 80096a0:	f04f 0300 	mov.w	r3, #0
 80096a4:	00eb      	lsls	r3, r5, #3
 80096a6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80096aa:	00e2      	lsls	r2, r4, #3
 80096ac:	4614      	mov	r4, r2
 80096ae:	461d      	mov	r5, r3
 80096b0:	4643      	mov	r3, r8
 80096b2:	18e3      	adds	r3, r4, r3
 80096b4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80096b8:	464b      	mov	r3, r9
 80096ba:	eb45 0303 	adc.w	r3, r5, r3
 80096be:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80096c2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80096c6:	685b      	ldr	r3, [r3, #4]
 80096c8:	2200      	movs	r2, #0
 80096ca:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80096ce:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80096d2:	f04f 0200 	mov.w	r2, #0
 80096d6:	f04f 0300 	mov.w	r3, #0
 80096da:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80096de:	4629      	mov	r1, r5
 80096e0:	008b      	lsls	r3, r1, #2
 80096e2:	4621      	mov	r1, r4
 80096e4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80096e8:	4621      	mov	r1, r4
 80096ea:	008a      	lsls	r2, r1, #2
 80096ec:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80096f0:	f7f6 fdf6 	bl	80002e0 <__aeabi_uldivmod>
 80096f4:	4602      	mov	r2, r0
 80096f6:	460b      	mov	r3, r1
 80096f8:	4b60      	ldr	r3, [pc, #384]	@ (800987c <UART_SetConfig+0x4e4>)
 80096fa:	fba3 2302 	umull	r2, r3, r3, r2
 80096fe:	095b      	lsrs	r3, r3, #5
 8009700:	011c      	lsls	r4, r3, #4
 8009702:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009706:	2200      	movs	r2, #0
 8009708:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800970c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8009710:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8009714:	4642      	mov	r2, r8
 8009716:	464b      	mov	r3, r9
 8009718:	1891      	adds	r1, r2, r2
 800971a:	61b9      	str	r1, [r7, #24]
 800971c:	415b      	adcs	r3, r3
 800971e:	61fb      	str	r3, [r7, #28]
 8009720:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8009724:	4641      	mov	r1, r8
 8009726:	1851      	adds	r1, r2, r1
 8009728:	6139      	str	r1, [r7, #16]
 800972a:	4649      	mov	r1, r9
 800972c:	414b      	adcs	r3, r1
 800972e:	617b      	str	r3, [r7, #20]
 8009730:	f04f 0200 	mov.w	r2, #0
 8009734:	f04f 0300 	mov.w	r3, #0
 8009738:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800973c:	4659      	mov	r1, fp
 800973e:	00cb      	lsls	r3, r1, #3
 8009740:	4651      	mov	r1, sl
 8009742:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009746:	4651      	mov	r1, sl
 8009748:	00ca      	lsls	r2, r1, #3
 800974a:	4610      	mov	r0, r2
 800974c:	4619      	mov	r1, r3
 800974e:	4603      	mov	r3, r0
 8009750:	4642      	mov	r2, r8
 8009752:	189b      	adds	r3, r3, r2
 8009754:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8009758:	464b      	mov	r3, r9
 800975a:	460a      	mov	r2, r1
 800975c:	eb42 0303 	adc.w	r3, r2, r3
 8009760:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8009764:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009768:	685b      	ldr	r3, [r3, #4]
 800976a:	2200      	movs	r2, #0
 800976c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800976e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8009770:	f04f 0200 	mov.w	r2, #0
 8009774:	f04f 0300 	mov.w	r3, #0
 8009778:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800977c:	4649      	mov	r1, r9
 800977e:	008b      	lsls	r3, r1, #2
 8009780:	4641      	mov	r1, r8
 8009782:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009786:	4641      	mov	r1, r8
 8009788:	008a      	lsls	r2, r1, #2
 800978a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800978e:	f7f6 fda7 	bl	80002e0 <__aeabi_uldivmod>
 8009792:	4602      	mov	r2, r0
 8009794:	460b      	mov	r3, r1
 8009796:	4611      	mov	r1, r2
 8009798:	4b38      	ldr	r3, [pc, #224]	@ (800987c <UART_SetConfig+0x4e4>)
 800979a:	fba3 2301 	umull	r2, r3, r3, r1
 800979e:	095b      	lsrs	r3, r3, #5
 80097a0:	2264      	movs	r2, #100	@ 0x64
 80097a2:	fb02 f303 	mul.w	r3, r2, r3
 80097a6:	1acb      	subs	r3, r1, r3
 80097a8:	011b      	lsls	r3, r3, #4
 80097aa:	3332      	adds	r3, #50	@ 0x32
 80097ac:	4a33      	ldr	r2, [pc, #204]	@ (800987c <UART_SetConfig+0x4e4>)
 80097ae:	fba2 2303 	umull	r2, r3, r2, r3
 80097b2:	095b      	lsrs	r3, r3, #5
 80097b4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80097b8:	441c      	add	r4, r3
 80097ba:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80097be:	2200      	movs	r2, #0
 80097c0:	673b      	str	r3, [r7, #112]	@ 0x70
 80097c2:	677a      	str	r2, [r7, #116]	@ 0x74
 80097c4:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80097c8:	4642      	mov	r2, r8
 80097ca:	464b      	mov	r3, r9
 80097cc:	1891      	adds	r1, r2, r2
 80097ce:	60b9      	str	r1, [r7, #8]
 80097d0:	415b      	adcs	r3, r3
 80097d2:	60fb      	str	r3, [r7, #12]
 80097d4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80097d8:	4641      	mov	r1, r8
 80097da:	1851      	adds	r1, r2, r1
 80097dc:	6039      	str	r1, [r7, #0]
 80097de:	4649      	mov	r1, r9
 80097e0:	414b      	adcs	r3, r1
 80097e2:	607b      	str	r3, [r7, #4]
 80097e4:	f04f 0200 	mov.w	r2, #0
 80097e8:	f04f 0300 	mov.w	r3, #0
 80097ec:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80097f0:	4659      	mov	r1, fp
 80097f2:	00cb      	lsls	r3, r1, #3
 80097f4:	4651      	mov	r1, sl
 80097f6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80097fa:	4651      	mov	r1, sl
 80097fc:	00ca      	lsls	r2, r1, #3
 80097fe:	4610      	mov	r0, r2
 8009800:	4619      	mov	r1, r3
 8009802:	4603      	mov	r3, r0
 8009804:	4642      	mov	r2, r8
 8009806:	189b      	adds	r3, r3, r2
 8009808:	66bb      	str	r3, [r7, #104]	@ 0x68
 800980a:	464b      	mov	r3, r9
 800980c:	460a      	mov	r2, r1
 800980e:	eb42 0303 	adc.w	r3, r2, r3
 8009812:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8009814:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009818:	685b      	ldr	r3, [r3, #4]
 800981a:	2200      	movs	r2, #0
 800981c:	663b      	str	r3, [r7, #96]	@ 0x60
 800981e:	667a      	str	r2, [r7, #100]	@ 0x64
 8009820:	f04f 0200 	mov.w	r2, #0
 8009824:	f04f 0300 	mov.w	r3, #0
 8009828:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800982c:	4649      	mov	r1, r9
 800982e:	008b      	lsls	r3, r1, #2
 8009830:	4641      	mov	r1, r8
 8009832:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009836:	4641      	mov	r1, r8
 8009838:	008a      	lsls	r2, r1, #2
 800983a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800983e:	f7f6 fd4f 	bl	80002e0 <__aeabi_uldivmod>
 8009842:	4602      	mov	r2, r0
 8009844:	460b      	mov	r3, r1
 8009846:	4b0d      	ldr	r3, [pc, #52]	@ (800987c <UART_SetConfig+0x4e4>)
 8009848:	fba3 1302 	umull	r1, r3, r3, r2
 800984c:	095b      	lsrs	r3, r3, #5
 800984e:	2164      	movs	r1, #100	@ 0x64
 8009850:	fb01 f303 	mul.w	r3, r1, r3
 8009854:	1ad3      	subs	r3, r2, r3
 8009856:	011b      	lsls	r3, r3, #4
 8009858:	3332      	adds	r3, #50	@ 0x32
 800985a:	4a08      	ldr	r2, [pc, #32]	@ (800987c <UART_SetConfig+0x4e4>)
 800985c:	fba2 2303 	umull	r2, r3, r2, r3
 8009860:	095b      	lsrs	r3, r3, #5
 8009862:	f003 020f 	and.w	r2, r3, #15
 8009866:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800986a:	681b      	ldr	r3, [r3, #0]
 800986c:	4422      	add	r2, r4
 800986e:	609a      	str	r2, [r3, #8]
}
 8009870:	bf00      	nop
 8009872:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8009876:	46bd      	mov	sp, r7
 8009878:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800987c:	51eb851f 	.word	0x51eb851f

08009880 <sniprintf>:
 8009880:	b40c      	push	{r2, r3}
 8009882:	b530      	push	{r4, r5, lr}
 8009884:	4b18      	ldr	r3, [pc, #96]	@ (80098e8 <sniprintf+0x68>)
 8009886:	1e0c      	subs	r4, r1, #0
 8009888:	681d      	ldr	r5, [r3, #0]
 800988a:	b09d      	sub	sp, #116	@ 0x74
 800988c:	da08      	bge.n	80098a0 <sniprintf+0x20>
 800988e:	238b      	movs	r3, #139	@ 0x8b
 8009890:	602b      	str	r3, [r5, #0]
 8009892:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009896:	b01d      	add	sp, #116	@ 0x74
 8009898:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800989c:	b002      	add	sp, #8
 800989e:	4770      	bx	lr
 80098a0:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80098a4:	f8ad 3014 	strh.w	r3, [sp, #20]
 80098a8:	f04f 0300 	mov.w	r3, #0
 80098ac:	931b      	str	r3, [sp, #108]	@ 0x6c
 80098ae:	bf14      	ite	ne
 80098b0:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 80098b4:	4623      	moveq	r3, r4
 80098b6:	9304      	str	r3, [sp, #16]
 80098b8:	9307      	str	r3, [sp, #28]
 80098ba:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80098be:	9002      	str	r0, [sp, #8]
 80098c0:	9006      	str	r0, [sp, #24]
 80098c2:	f8ad 3016 	strh.w	r3, [sp, #22]
 80098c6:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80098c8:	ab21      	add	r3, sp, #132	@ 0x84
 80098ca:	a902      	add	r1, sp, #8
 80098cc:	4628      	mov	r0, r5
 80098ce:	9301      	str	r3, [sp, #4]
 80098d0:	f000 f900 	bl	8009ad4 <_svfiprintf_r>
 80098d4:	1c43      	adds	r3, r0, #1
 80098d6:	bfbc      	itt	lt
 80098d8:	238b      	movlt	r3, #139	@ 0x8b
 80098da:	602b      	strlt	r3, [r5, #0]
 80098dc:	2c00      	cmp	r4, #0
 80098de:	d0da      	beq.n	8009896 <sniprintf+0x16>
 80098e0:	9b02      	ldr	r3, [sp, #8]
 80098e2:	2200      	movs	r2, #0
 80098e4:	701a      	strb	r2, [r3, #0]
 80098e6:	e7d6      	b.n	8009896 <sniprintf+0x16>
 80098e8:	20000014 	.word	0x20000014

080098ec <siprintf>:
 80098ec:	b40e      	push	{r1, r2, r3}
 80098ee:	b510      	push	{r4, lr}
 80098f0:	b09d      	sub	sp, #116	@ 0x74
 80098f2:	ab1f      	add	r3, sp, #124	@ 0x7c
 80098f4:	9002      	str	r0, [sp, #8]
 80098f6:	9006      	str	r0, [sp, #24]
 80098f8:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80098fc:	480a      	ldr	r0, [pc, #40]	@ (8009928 <siprintf+0x3c>)
 80098fe:	9107      	str	r1, [sp, #28]
 8009900:	9104      	str	r1, [sp, #16]
 8009902:	490a      	ldr	r1, [pc, #40]	@ (800992c <siprintf+0x40>)
 8009904:	f853 2b04 	ldr.w	r2, [r3], #4
 8009908:	9105      	str	r1, [sp, #20]
 800990a:	2400      	movs	r4, #0
 800990c:	a902      	add	r1, sp, #8
 800990e:	6800      	ldr	r0, [r0, #0]
 8009910:	9301      	str	r3, [sp, #4]
 8009912:	941b      	str	r4, [sp, #108]	@ 0x6c
 8009914:	f000 f8de 	bl	8009ad4 <_svfiprintf_r>
 8009918:	9b02      	ldr	r3, [sp, #8]
 800991a:	701c      	strb	r4, [r3, #0]
 800991c:	b01d      	add	sp, #116	@ 0x74
 800991e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009922:	b003      	add	sp, #12
 8009924:	4770      	bx	lr
 8009926:	bf00      	nop
 8009928:	20000014 	.word	0x20000014
 800992c:	ffff0208 	.word	0xffff0208

08009930 <_vsiprintf_r>:
 8009930:	b510      	push	{r4, lr}
 8009932:	b09a      	sub	sp, #104	@ 0x68
 8009934:	2400      	movs	r4, #0
 8009936:	9100      	str	r1, [sp, #0]
 8009938:	9104      	str	r1, [sp, #16]
 800993a:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800993e:	9105      	str	r1, [sp, #20]
 8009940:	9102      	str	r1, [sp, #8]
 8009942:	4905      	ldr	r1, [pc, #20]	@ (8009958 <_vsiprintf_r+0x28>)
 8009944:	9103      	str	r1, [sp, #12]
 8009946:	4669      	mov	r1, sp
 8009948:	9419      	str	r4, [sp, #100]	@ 0x64
 800994a:	f000 f8c3 	bl	8009ad4 <_svfiprintf_r>
 800994e:	9b00      	ldr	r3, [sp, #0]
 8009950:	701c      	strb	r4, [r3, #0]
 8009952:	b01a      	add	sp, #104	@ 0x68
 8009954:	bd10      	pop	{r4, pc}
 8009956:	bf00      	nop
 8009958:	ffff0208 	.word	0xffff0208

0800995c <vsiprintf>:
 800995c:	4613      	mov	r3, r2
 800995e:	460a      	mov	r2, r1
 8009960:	4601      	mov	r1, r0
 8009962:	4802      	ldr	r0, [pc, #8]	@ (800996c <vsiprintf+0x10>)
 8009964:	6800      	ldr	r0, [r0, #0]
 8009966:	f7ff bfe3 	b.w	8009930 <_vsiprintf_r>
 800996a:	bf00      	nop
 800996c:	20000014 	.word	0x20000014

08009970 <memset>:
 8009970:	4402      	add	r2, r0
 8009972:	4603      	mov	r3, r0
 8009974:	4293      	cmp	r3, r2
 8009976:	d100      	bne.n	800997a <memset+0xa>
 8009978:	4770      	bx	lr
 800997a:	f803 1b01 	strb.w	r1, [r3], #1
 800997e:	e7f9      	b.n	8009974 <memset+0x4>

08009980 <strncpy>:
 8009980:	b510      	push	{r4, lr}
 8009982:	3901      	subs	r1, #1
 8009984:	4603      	mov	r3, r0
 8009986:	b132      	cbz	r2, 8009996 <strncpy+0x16>
 8009988:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800998c:	f803 4b01 	strb.w	r4, [r3], #1
 8009990:	3a01      	subs	r2, #1
 8009992:	2c00      	cmp	r4, #0
 8009994:	d1f7      	bne.n	8009986 <strncpy+0x6>
 8009996:	441a      	add	r2, r3
 8009998:	2100      	movs	r1, #0
 800999a:	4293      	cmp	r3, r2
 800999c:	d100      	bne.n	80099a0 <strncpy+0x20>
 800999e:	bd10      	pop	{r4, pc}
 80099a0:	f803 1b01 	strb.w	r1, [r3], #1
 80099a4:	e7f9      	b.n	800999a <strncpy+0x1a>
	...

080099a8 <__errno>:
 80099a8:	4b01      	ldr	r3, [pc, #4]	@ (80099b0 <__errno+0x8>)
 80099aa:	6818      	ldr	r0, [r3, #0]
 80099ac:	4770      	bx	lr
 80099ae:	bf00      	nop
 80099b0:	20000014 	.word	0x20000014

080099b4 <__libc_init_array>:
 80099b4:	b570      	push	{r4, r5, r6, lr}
 80099b6:	4d0d      	ldr	r5, [pc, #52]	@ (80099ec <__libc_init_array+0x38>)
 80099b8:	4c0d      	ldr	r4, [pc, #52]	@ (80099f0 <__libc_init_array+0x3c>)
 80099ba:	1b64      	subs	r4, r4, r5
 80099bc:	10a4      	asrs	r4, r4, #2
 80099be:	2600      	movs	r6, #0
 80099c0:	42a6      	cmp	r6, r4
 80099c2:	d109      	bne.n	80099d8 <__libc_init_array+0x24>
 80099c4:	4d0b      	ldr	r5, [pc, #44]	@ (80099f4 <__libc_init_array+0x40>)
 80099c6:	4c0c      	ldr	r4, [pc, #48]	@ (80099f8 <__libc_init_array+0x44>)
 80099c8:	f000 fc64 	bl	800a294 <_init>
 80099cc:	1b64      	subs	r4, r4, r5
 80099ce:	10a4      	asrs	r4, r4, #2
 80099d0:	2600      	movs	r6, #0
 80099d2:	42a6      	cmp	r6, r4
 80099d4:	d105      	bne.n	80099e2 <__libc_init_array+0x2e>
 80099d6:	bd70      	pop	{r4, r5, r6, pc}
 80099d8:	f855 3b04 	ldr.w	r3, [r5], #4
 80099dc:	4798      	blx	r3
 80099de:	3601      	adds	r6, #1
 80099e0:	e7ee      	b.n	80099c0 <__libc_init_array+0xc>
 80099e2:	f855 3b04 	ldr.w	r3, [r5], #4
 80099e6:	4798      	blx	r3
 80099e8:	3601      	adds	r6, #1
 80099ea:	e7f2      	b.n	80099d2 <__libc_init_array+0x1e>
 80099ec:	0800a644 	.word	0x0800a644
 80099f0:	0800a644 	.word	0x0800a644
 80099f4:	0800a644 	.word	0x0800a644
 80099f8:	0800a648 	.word	0x0800a648

080099fc <__retarget_lock_acquire_recursive>:
 80099fc:	4770      	bx	lr

080099fe <__retarget_lock_release_recursive>:
 80099fe:	4770      	bx	lr

08009a00 <memcpy>:
 8009a00:	440a      	add	r2, r1
 8009a02:	4291      	cmp	r1, r2
 8009a04:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8009a08:	d100      	bne.n	8009a0c <memcpy+0xc>
 8009a0a:	4770      	bx	lr
 8009a0c:	b510      	push	{r4, lr}
 8009a0e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009a12:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009a16:	4291      	cmp	r1, r2
 8009a18:	d1f9      	bne.n	8009a0e <memcpy+0xe>
 8009a1a:	bd10      	pop	{r4, pc}

08009a1c <__ssputs_r>:
 8009a1c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009a20:	688e      	ldr	r6, [r1, #8]
 8009a22:	461f      	mov	r7, r3
 8009a24:	42be      	cmp	r6, r7
 8009a26:	680b      	ldr	r3, [r1, #0]
 8009a28:	4682      	mov	sl, r0
 8009a2a:	460c      	mov	r4, r1
 8009a2c:	4690      	mov	r8, r2
 8009a2e:	d82d      	bhi.n	8009a8c <__ssputs_r+0x70>
 8009a30:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009a34:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8009a38:	d026      	beq.n	8009a88 <__ssputs_r+0x6c>
 8009a3a:	6965      	ldr	r5, [r4, #20]
 8009a3c:	6909      	ldr	r1, [r1, #16]
 8009a3e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009a42:	eba3 0901 	sub.w	r9, r3, r1
 8009a46:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009a4a:	1c7b      	adds	r3, r7, #1
 8009a4c:	444b      	add	r3, r9
 8009a4e:	106d      	asrs	r5, r5, #1
 8009a50:	429d      	cmp	r5, r3
 8009a52:	bf38      	it	cc
 8009a54:	461d      	movcc	r5, r3
 8009a56:	0553      	lsls	r3, r2, #21
 8009a58:	d527      	bpl.n	8009aaa <__ssputs_r+0x8e>
 8009a5a:	4629      	mov	r1, r5
 8009a5c:	f000 f958 	bl	8009d10 <_malloc_r>
 8009a60:	4606      	mov	r6, r0
 8009a62:	b360      	cbz	r0, 8009abe <__ssputs_r+0xa2>
 8009a64:	6921      	ldr	r1, [r4, #16]
 8009a66:	464a      	mov	r2, r9
 8009a68:	f7ff ffca 	bl	8009a00 <memcpy>
 8009a6c:	89a3      	ldrh	r3, [r4, #12]
 8009a6e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8009a72:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009a76:	81a3      	strh	r3, [r4, #12]
 8009a78:	6126      	str	r6, [r4, #16]
 8009a7a:	6165      	str	r5, [r4, #20]
 8009a7c:	444e      	add	r6, r9
 8009a7e:	eba5 0509 	sub.w	r5, r5, r9
 8009a82:	6026      	str	r6, [r4, #0]
 8009a84:	60a5      	str	r5, [r4, #8]
 8009a86:	463e      	mov	r6, r7
 8009a88:	42be      	cmp	r6, r7
 8009a8a:	d900      	bls.n	8009a8e <__ssputs_r+0x72>
 8009a8c:	463e      	mov	r6, r7
 8009a8e:	6820      	ldr	r0, [r4, #0]
 8009a90:	4632      	mov	r2, r6
 8009a92:	4641      	mov	r1, r8
 8009a94:	f000 fb82 	bl	800a19c <memmove>
 8009a98:	68a3      	ldr	r3, [r4, #8]
 8009a9a:	1b9b      	subs	r3, r3, r6
 8009a9c:	60a3      	str	r3, [r4, #8]
 8009a9e:	6823      	ldr	r3, [r4, #0]
 8009aa0:	4433      	add	r3, r6
 8009aa2:	6023      	str	r3, [r4, #0]
 8009aa4:	2000      	movs	r0, #0
 8009aa6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009aaa:	462a      	mov	r2, r5
 8009aac:	f000 fb48 	bl	800a140 <_realloc_r>
 8009ab0:	4606      	mov	r6, r0
 8009ab2:	2800      	cmp	r0, #0
 8009ab4:	d1e0      	bne.n	8009a78 <__ssputs_r+0x5c>
 8009ab6:	6921      	ldr	r1, [r4, #16]
 8009ab8:	4650      	mov	r0, sl
 8009aba:	f000 fb99 	bl	800a1f0 <_free_r>
 8009abe:	230c      	movs	r3, #12
 8009ac0:	f8ca 3000 	str.w	r3, [sl]
 8009ac4:	89a3      	ldrh	r3, [r4, #12]
 8009ac6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009aca:	81a3      	strh	r3, [r4, #12]
 8009acc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009ad0:	e7e9      	b.n	8009aa6 <__ssputs_r+0x8a>
	...

08009ad4 <_svfiprintf_r>:
 8009ad4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009ad8:	4698      	mov	r8, r3
 8009ada:	898b      	ldrh	r3, [r1, #12]
 8009adc:	061b      	lsls	r3, r3, #24
 8009ade:	b09d      	sub	sp, #116	@ 0x74
 8009ae0:	4607      	mov	r7, r0
 8009ae2:	460d      	mov	r5, r1
 8009ae4:	4614      	mov	r4, r2
 8009ae6:	d510      	bpl.n	8009b0a <_svfiprintf_r+0x36>
 8009ae8:	690b      	ldr	r3, [r1, #16]
 8009aea:	b973      	cbnz	r3, 8009b0a <_svfiprintf_r+0x36>
 8009aec:	2140      	movs	r1, #64	@ 0x40
 8009aee:	f000 f90f 	bl	8009d10 <_malloc_r>
 8009af2:	6028      	str	r0, [r5, #0]
 8009af4:	6128      	str	r0, [r5, #16]
 8009af6:	b930      	cbnz	r0, 8009b06 <_svfiprintf_r+0x32>
 8009af8:	230c      	movs	r3, #12
 8009afa:	603b      	str	r3, [r7, #0]
 8009afc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009b00:	b01d      	add	sp, #116	@ 0x74
 8009b02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009b06:	2340      	movs	r3, #64	@ 0x40
 8009b08:	616b      	str	r3, [r5, #20]
 8009b0a:	2300      	movs	r3, #0
 8009b0c:	9309      	str	r3, [sp, #36]	@ 0x24
 8009b0e:	2320      	movs	r3, #32
 8009b10:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009b14:	f8cd 800c 	str.w	r8, [sp, #12]
 8009b18:	2330      	movs	r3, #48	@ 0x30
 8009b1a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8009cb8 <_svfiprintf_r+0x1e4>
 8009b1e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009b22:	f04f 0901 	mov.w	r9, #1
 8009b26:	4623      	mov	r3, r4
 8009b28:	469a      	mov	sl, r3
 8009b2a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009b2e:	b10a      	cbz	r2, 8009b34 <_svfiprintf_r+0x60>
 8009b30:	2a25      	cmp	r2, #37	@ 0x25
 8009b32:	d1f9      	bne.n	8009b28 <_svfiprintf_r+0x54>
 8009b34:	ebba 0b04 	subs.w	fp, sl, r4
 8009b38:	d00b      	beq.n	8009b52 <_svfiprintf_r+0x7e>
 8009b3a:	465b      	mov	r3, fp
 8009b3c:	4622      	mov	r2, r4
 8009b3e:	4629      	mov	r1, r5
 8009b40:	4638      	mov	r0, r7
 8009b42:	f7ff ff6b 	bl	8009a1c <__ssputs_r>
 8009b46:	3001      	adds	r0, #1
 8009b48:	f000 80a7 	beq.w	8009c9a <_svfiprintf_r+0x1c6>
 8009b4c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009b4e:	445a      	add	r2, fp
 8009b50:	9209      	str	r2, [sp, #36]	@ 0x24
 8009b52:	f89a 3000 	ldrb.w	r3, [sl]
 8009b56:	2b00      	cmp	r3, #0
 8009b58:	f000 809f 	beq.w	8009c9a <_svfiprintf_r+0x1c6>
 8009b5c:	2300      	movs	r3, #0
 8009b5e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8009b62:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009b66:	f10a 0a01 	add.w	sl, sl, #1
 8009b6a:	9304      	str	r3, [sp, #16]
 8009b6c:	9307      	str	r3, [sp, #28]
 8009b6e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009b72:	931a      	str	r3, [sp, #104]	@ 0x68
 8009b74:	4654      	mov	r4, sl
 8009b76:	2205      	movs	r2, #5
 8009b78:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009b7c:	484e      	ldr	r0, [pc, #312]	@ (8009cb8 <_svfiprintf_r+0x1e4>)
 8009b7e:	f7f6 fb5f 	bl	8000240 <memchr>
 8009b82:	9a04      	ldr	r2, [sp, #16]
 8009b84:	b9d8      	cbnz	r0, 8009bbe <_svfiprintf_r+0xea>
 8009b86:	06d0      	lsls	r0, r2, #27
 8009b88:	bf44      	itt	mi
 8009b8a:	2320      	movmi	r3, #32
 8009b8c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009b90:	0711      	lsls	r1, r2, #28
 8009b92:	bf44      	itt	mi
 8009b94:	232b      	movmi	r3, #43	@ 0x2b
 8009b96:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009b9a:	f89a 3000 	ldrb.w	r3, [sl]
 8009b9e:	2b2a      	cmp	r3, #42	@ 0x2a
 8009ba0:	d015      	beq.n	8009bce <_svfiprintf_r+0xfa>
 8009ba2:	9a07      	ldr	r2, [sp, #28]
 8009ba4:	4654      	mov	r4, sl
 8009ba6:	2000      	movs	r0, #0
 8009ba8:	f04f 0c0a 	mov.w	ip, #10
 8009bac:	4621      	mov	r1, r4
 8009bae:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009bb2:	3b30      	subs	r3, #48	@ 0x30
 8009bb4:	2b09      	cmp	r3, #9
 8009bb6:	d94b      	bls.n	8009c50 <_svfiprintf_r+0x17c>
 8009bb8:	b1b0      	cbz	r0, 8009be8 <_svfiprintf_r+0x114>
 8009bba:	9207      	str	r2, [sp, #28]
 8009bbc:	e014      	b.n	8009be8 <_svfiprintf_r+0x114>
 8009bbe:	eba0 0308 	sub.w	r3, r0, r8
 8009bc2:	fa09 f303 	lsl.w	r3, r9, r3
 8009bc6:	4313      	orrs	r3, r2
 8009bc8:	9304      	str	r3, [sp, #16]
 8009bca:	46a2      	mov	sl, r4
 8009bcc:	e7d2      	b.n	8009b74 <_svfiprintf_r+0xa0>
 8009bce:	9b03      	ldr	r3, [sp, #12]
 8009bd0:	1d19      	adds	r1, r3, #4
 8009bd2:	681b      	ldr	r3, [r3, #0]
 8009bd4:	9103      	str	r1, [sp, #12]
 8009bd6:	2b00      	cmp	r3, #0
 8009bd8:	bfbb      	ittet	lt
 8009bda:	425b      	neglt	r3, r3
 8009bdc:	f042 0202 	orrlt.w	r2, r2, #2
 8009be0:	9307      	strge	r3, [sp, #28]
 8009be2:	9307      	strlt	r3, [sp, #28]
 8009be4:	bfb8      	it	lt
 8009be6:	9204      	strlt	r2, [sp, #16]
 8009be8:	7823      	ldrb	r3, [r4, #0]
 8009bea:	2b2e      	cmp	r3, #46	@ 0x2e
 8009bec:	d10a      	bne.n	8009c04 <_svfiprintf_r+0x130>
 8009bee:	7863      	ldrb	r3, [r4, #1]
 8009bf0:	2b2a      	cmp	r3, #42	@ 0x2a
 8009bf2:	d132      	bne.n	8009c5a <_svfiprintf_r+0x186>
 8009bf4:	9b03      	ldr	r3, [sp, #12]
 8009bf6:	1d1a      	adds	r2, r3, #4
 8009bf8:	681b      	ldr	r3, [r3, #0]
 8009bfa:	9203      	str	r2, [sp, #12]
 8009bfc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009c00:	3402      	adds	r4, #2
 8009c02:	9305      	str	r3, [sp, #20]
 8009c04:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8009cc8 <_svfiprintf_r+0x1f4>
 8009c08:	7821      	ldrb	r1, [r4, #0]
 8009c0a:	2203      	movs	r2, #3
 8009c0c:	4650      	mov	r0, sl
 8009c0e:	f7f6 fb17 	bl	8000240 <memchr>
 8009c12:	b138      	cbz	r0, 8009c24 <_svfiprintf_r+0x150>
 8009c14:	9b04      	ldr	r3, [sp, #16]
 8009c16:	eba0 000a 	sub.w	r0, r0, sl
 8009c1a:	2240      	movs	r2, #64	@ 0x40
 8009c1c:	4082      	lsls	r2, r0
 8009c1e:	4313      	orrs	r3, r2
 8009c20:	3401      	adds	r4, #1
 8009c22:	9304      	str	r3, [sp, #16]
 8009c24:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009c28:	4824      	ldr	r0, [pc, #144]	@ (8009cbc <_svfiprintf_r+0x1e8>)
 8009c2a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009c2e:	2206      	movs	r2, #6
 8009c30:	f7f6 fb06 	bl	8000240 <memchr>
 8009c34:	2800      	cmp	r0, #0
 8009c36:	d036      	beq.n	8009ca6 <_svfiprintf_r+0x1d2>
 8009c38:	4b21      	ldr	r3, [pc, #132]	@ (8009cc0 <_svfiprintf_r+0x1ec>)
 8009c3a:	bb1b      	cbnz	r3, 8009c84 <_svfiprintf_r+0x1b0>
 8009c3c:	9b03      	ldr	r3, [sp, #12]
 8009c3e:	3307      	adds	r3, #7
 8009c40:	f023 0307 	bic.w	r3, r3, #7
 8009c44:	3308      	adds	r3, #8
 8009c46:	9303      	str	r3, [sp, #12]
 8009c48:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009c4a:	4433      	add	r3, r6
 8009c4c:	9309      	str	r3, [sp, #36]	@ 0x24
 8009c4e:	e76a      	b.n	8009b26 <_svfiprintf_r+0x52>
 8009c50:	fb0c 3202 	mla	r2, ip, r2, r3
 8009c54:	460c      	mov	r4, r1
 8009c56:	2001      	movs	r0, #1
 8009c58:	e7a8      	b.n	8009bac <_svfiprintf_r+0xd8>
 8009c5a:	2300      	movs	r3, #0
 8009c5c:	3401      	adds	r4, #1
 8009c5e:	9305      	str	r3, [sp, #20]
 8009c60:	4619      	mov	r1, r3
 8009c62:	f04f 0c0a 	mov.w	ip, #10
 8009c66:	4620      	mov	r0, r4
 8009c68:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009c6c:	3a30      	subs	r2, #48	@ 0x30
 8009c6e:	2a09      	cmp	r2, #9
 8009c70:	d903      	bls.n	8009c7a <_svfiprintf_r+0x1a6>
 8009c72:	2b00      	cmp	r3, #0
 8009c74:	d0c6      	beq.n	8009c04 <_svfiprintf_r+0x130>
 8009c76:	9105      	str	r1, [sp, #20]
 8009c78:	e7c4      	b.n	8009c04 <_svfiprintf_r+0x130>
 8009c7a:	fb0c 2101 	mla	r1, ip, r1, r2
 8009c7e:	4604      	mov	r4, r0
 8009c80:	2301      	movs	r3, #1
 8009c82:	e7f0      	b.n	8009c66 <_svfiprintf_r+0x192>
 8009c84:	ab03      	add	r3, sp, #12
 8009c86:	9300      	str	r3, [sp, #0]
 8009c88:	462a      	mov	r2, r5
 8009c8a:	4b0e      	ldr	r3, [pc, #56]	@ (8009cc4 <_svfiprintf_r+0x1f0>)
 8009c8c:	a904      	add	r1, sp, #16
 8009c8e:	4638      	mov	r0, r7
 8009c90:	f3af 8000 	nop.w
 8009c94:	1c42      	adds	r2, r0, #1
 8009c96:	4606      	mov	r6, r0
 8009c98:	d1d6      	bne.n	8009c48 <_svfiprintf_r+0x174>
 8009c9a:	89ab      	ldrh	r3, [r5, #12]
 8009c9c:	065b      	lsls	r3, r3, #25
 8009c9e:	f53f af2d 	bmi.w	8009afc <_svfiprintf_r+0x28>
 8009ca2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009ca4:	e72c      	b.n	8009b00 <_svfiprintf_r+0x2c>
 8009ca6:	ab03      	add	r3, sp, #12
 8009ca8:	9300      	str	r3, [sp, #0]
 8009caa:	462a      	mov	r2, r5
 8009cac:	4b05      	ldr	r3, [pc, #20]	@ (8009cc4 <_svfiprintf_r+0x1f0>)
 8009cae:	a904      	add	r1, sp, #16
 8009cb0:	4638      	mov	r0, r7
 8009cb2:	f000 f91b 	bl	8009eec <_printf_i>
 8009cb6:	e7ed      	b.n	8009c94 <_svfiprintf_r+0x1c0>
 8009cb8:	0800a608 	.word	0x0800a608
 8009cbc:	0800a612 	.word	0x0800a612
 8009cc0:	00000000 	.word	0x00000000
 8009cc4:	08009a1d 	.word	0x08009a1d
 8009cc8:	0800a60e 	.word	0x0800a60e

08009ccc <sbrk_aligned>:
 8009ccc:	b570      	push	{r4, r5, r6, lr}
 8009cce:	4e0f      	ldr	r6, [pc, #60]	@ (8009d0c <sbrk_aligned+0x40>)
 8009cd0:	460c      	mov	r4, r1
 8009cd2:	6831      	ldr	r1, [r6, #0]
 8009cd4:	4605      	mov	r5, r0
 8009cd6:	b911      	cbnz	r1, 8009cde <sbrk_aligned+0x12>
 8009cd8:	f000 fa7a 	bl	800a1d0 <_sbrk_r>
 8009cdc:	6030      	str	r0, [r6, #0]
 8009cde:	4621      	mov	r1, r4
 8009ce0:	4628      	mov	r0, r5
 8009ce2:	f000 fa75 	bl	800a1d0 <_sbrk_r>
 8009ce6:	1c43      	adds	r3, r0, #1
 8009ce8:	d103      	bne.n	8009cf2 <sbrk_aligned+0x26>
 8009cea:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8009cee:	4620      	mov	r0, r4
 8009cf0:	bd70      	pop	{r4, r5, r6, pc}
 8009cf2:	1cc4      	adds	r4, r0, #3
 8009cf4:	f024 0403 	bic.w	r4, r4, #3
 8009cf8:	42a0      	cmp	r0, r4
 8009cfa:	d0f8      	beq.n	8009cee <sbrk_aligned+0x22>
 8009cfc:	1a21      	subs	r1, r4, r0
 8009cfe:	4628      	mov	r0, r5
 8009d00:	f000 fa66 	bl	800a1d0 <_sbrk_r>
 8009d04:	3001      	adds	r0, #1
 8009d06:	d1f2      	bne.n	8009cee <sbrk_aligned+0x22>
 8009d08:	e7ef      	b.n	8009cea <sbrk_aligned+0x1e>
 8009d0a:	bf00      	nop
 8009d0c:	20002744 	.word	0x20002744

08009d10 <_malloc_r>:
 8009d10:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009d14:	1ccd      	adds	r5, r1, #3
 8009d16:	f025 0503 	bic.w	r5, r5, #3
 8009d1a:	3508      	adds	r5, #8
 8009d1c:	2d0c      	cmp	r5, #12
 8009d1e:	bf38      	it	cc
 8009d20:	250c      	movcc	r5, #12
 8009d22:	2d00      	cmp	r5, #0
 8009d24:	4606      	mov	r6, r0
 8009d26:	db01      	blt.n	8009d2c <_malloc_r+0x1c>
 8009d28:	42a9      	cmp	r1, r5
 8009d2a:	d904      	bls.n	8009d36 <_malloc_r+0x26>
 8009d2c:	230c      	movs	r3, #12
 8009d2e:	6033      	str	r3, [r6, #0]
 8009d30:	2000      	movs	r0, #0
 8009d32:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009d36:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009e0c <_malloc_r+0xfc>
 8009d3a:	f000 f9f5 	bl	800a128 <__malloc_lock>
 8009d3e:	f8d8 3000 	ldr.w	r3, [r8]
 8009d42:	461c      	mov	r4, r3
 8009d44:	bb44      	cbnz	r4, 8009d98 <_malloc_r+0x88>
 8009d46:	4629      	mov	r1, r5
 8009d48:	4630      	mov	r0, r6
 8009d4a:	f7ff ffbf 	bl	8009ccc <sbrk_aligned>
 8009d4e:	1c43      	adds	r3, r0, #1
 8009d50:	4604      	mov	r4, r0
 8009d52:	d158      	bne.n	8009e06 <_malloc_r+0xf6>
 8009d54:	f8d8 4000 	ldr.w	r4, [r8]
 8009d58:	4627      	mov	r7, r4
 8009d5a:	2f00      	cmp	r7, #0
 8009d5c:	d143      	bne.n	8009de6 <_malloc_r+0xd6>
 8009d5e:	2c00      	cmp	r4, #0
 8009d60:	d04b      	beq.n	8009dfa <_malloc_r+0xea>
 8009d62:	6823      	ldr	r3, [r4, #0]
 8009d64:	4639      	mov	r1, r7
 8009d66:	4630      	mov	r0, r6
 8009d68:	eb04 0903 	add.w	r9, r4, r3
 8009d6c:	f000 fa30 	bl	800a1d0 <_sbrk_r>
 8009d70:	4581      	cmp	r9, r0
 8009d72:	d142      	bne.n	8009dfa <_malloc_r+0xea>
 8009d74:	6821      	ldr	r1, [r4, #0]
 8009d76:	1a6d      	subs	r5, r5, r1
 8009d78:	4629      	mov	r1, r5
 8009d7a:	4630      	mov	r0, r6
 8009d7c:	f7ff ffa6 	bl	8009ccc <sbrk_aligned>
 8009d80:	3001      	adds	r0, #1
 8009d82:	d03a      	beq.n	8009dfa <_malloc_r+0xea>
 8009d84:	6823      	ldr	r3, [r4, #0]
 8009d86:	442b      	add	r3, r5
 8009d88:	6023      	str	r3, [r4, #0]
 8009d8a:	f8d8 3000 	ldr.w	r3, [r8]
 8009d8e:	685a      	ldr	r2, [r3, #4]
 8009d90:	bb62      	cbnz	r2, 8009dec <_malloc_r+0xdc>
 8009d92:	f8c8 7000 	str.w	r7, [r8]
 8009d96:	e00f      	b.n	8009db8 <_malloc_r+0xa8>
 8009d98:	6822      	ldr	r2, [r4, #0]
 8009d9a:	1b52      	subs	r2, r2, r5
 8009d9c:	d420      	bmi.n	8009de0 <_malloc_r+0xd0>
 8009d9e:	2a0b      	cmp	r2, #11
 8009da0:	d917      	bls.n	8009dd2 <_malloc_r+0xc2>
 8009da2:	1961      	adds	r1, r4, r5
 8009da4:	42a3      	cmp	r3, r4
 8009da6:	6025      	str	r5, [r4, #0]
 8009da8:	bf18      	it	ne
 8009daa:	6059      	strne	r1, [r3, #4]
 8009dac:	6863      	ldr	r3, [r4, #4]
 8009dae:	bf08      	it	eq
 8009db0:	f8c8 1000 	streq.w	r1, [r8]
 8009db4:	5162      	str	r2, [r4, r5]
 8009db6:	604b      	str	r3, [r1, #4]
 8009db8:	4630      	mov	r0, r6
 8009dba:	f000 f9bb 	bl	800a134 <__malloc_unlock>
 8009dbe:	f104 000b 	add.w	r0, r4, #11
 8009dc2:	1d23      	adds	r3, r4, #4
 8009dc4:	f020 0007 	bic.w	r0, r0, #7
 8009dc8:	1ac2      	subs	r2, r0, r3
 8009dca:	bf1c      	itt	ne
 8009dcc:	1a1b      	subne	r3, r3, r0
 8009dce:	50a3      	strne	r3, [r4, r2]
 8009dd0:	e7af      	b.n	8009d32 <_malloc_r+0x22>
 8009dd2:	6862      	ldr	r2, [r4, #4]
 8009dd4:	42a3      	cmp	r3, r4
 8009dd6:	bf0c      	ite	eq
 8009dd8:	f8c8 2000 	streq.w	r2, [r8]
 8009ddc:	605a      	strne	r2, [r3, #4]
 8009dde:	e7eb      	b.n	8009db8 <_malloc_r+0xa8>
 8009de0:	4623      	mov	r3, r4
 8009de2:	6864      	ldr	r4, [r4, #4]
 8009de4:	e7ae      	b.n	8009d44 <_malloc_r+0x34>
 8009de6:	463c      	mov	r4, r7
 8009de8:	687f      	ldr	r7, [r7, #4]
 8009dea:	e7b6      	b.n	8009d5a <_malloc_r+0x4a>
 8009dec:	461a      	mov	r2, r3
 8009dee:	685b      	ldr	r3, [r3, #4]
 8009df0:	42a3      	cmp	r3, r4
 8009df2:	d1fb      	bne.n	8009dec <_malloc_r+0xdc>
 8009df4:	2300      	movs	r3, #0
 8009df6:	6053      	str	r3, [r2, #4]
 8009df8:	e7de      	b.n	8009db8 <_malloc_r+0xa8>
 8009dfa:	230c      	movs	r3, #12
 8009dfc:	6033      	str	r3, [r6, #0]
 8009dfe:	4630      	mov	r0, r6
 8009e00:	f000 f998 	bl	800a134 <__malloc_unlock>
 8009e04:	e794      	b.n	8009d30 <_malloc_r+0x20>
 8009e06:	6005      	str	r5, [r0, #0]
 8009e08:	e7d6      	b.n	8009db8 <_malloc_r+0xa8>
 8009e0a:	bf00      	nop
 8009e0c:	20002748 	.word	0x20002748

08009e10 <_printf_common>:
 8009e10:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009e14:	4616      	mov	r6, r2
 8009e16:	4698      	mov	r8, r3
 8009e18:	688a      	ldr	r2, [r1, #8]
 8009e1a:	690b      	ldr	r3, [r1, #16]
 8009e1c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8009e20:	4293      	cmp	r3, r2
 8009e22:	bfb8      	it	lt
 8009e24:	4613      	movlt	r3, r2
 8009e26:	6033      	str	r3, [r6, #0]
 8009e28:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8009e2c:	4607      	mov	r7, r0
 8009e2e:	460c      	mov	r4, r1
 8009e30:	b10a      	cbz	r2, 8009e36 <_printf_common+0x26>
 8009e32:	3301      	adds	r3, #1
 8009e34:	6033      	str	r3, [r6, #0]
 8009e36:	6823      	ldr	r3, [r4, #0]
 8009e38:	0699      	lsls	r1, r3, #26
 8009e3a:	bf42      	ittt	mi
 8009e3c:	6833      	ldrmi	r3, [r6, #0]
 8009e3e:	3302      	addmi	r3, #2
 8009e40:	6033      	strmi	r3, [r6, #0]
 8009e42:	6825      	ldr	r5, [r4, #0]
 8009e44:	f015 0506 	ands.w	r5, r5, #6
 8009e48:	d106      	bne.n	8009e58 <_printf_common+0x48>
 8009e4a:	f104 0a19 	add.w	sl, r4, #25
 8009e4e:	68e3      	ldr	r3, [r4, #12]
 8009e50:	6832      	ldr	r2, [r6, #0]
 8009e52:	1a9b      	subs	r3, r3, r2
 8009e54:	42ab      	cmp	r3, r5
 8009e56:	dc26      	bgt.n	8009ea6 <_printf_common+0x96>
 8009e58:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8009e5c:	6822      	ldr	r2, [r4, #0]
 8009e5e:	3b00      	subs	r3, #0
 8009e60:	bf18      	it	ne
 8009e62:	2301      	movne	r3, #1
 8009e64:	0692      	lsls	r2, r2, #26
 8009e66:	d42b      	bmi.n	8009ec0 <_printf_common+0xb0>
 8009e68:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8009e6c:	4641      	mov	r1, r8
 8009e6e:	4638      	mov	r0, r7
 8009e70:	47c8      	blx	r9
 8009e72:	3001      	adds	r0, #1
 8009e74:	d01e      	beq.n	8009eb4 <_printf_common+0xa4>
 8009e76:	6823      	ldr	r3, [r4, #0]
 8009e78:	6922      	ldr	r2, [r4, #16]
 8009e7a:	f003 0306 	and.w	r3, r3, #6
 8009e7e:	2b04      	cmp	r3, #4
 8009e80:	bf02      	ittt	eq
 8009e82:	68e5      	ldreq	r5, [r4, #12]
 8009e84:	6833      	ldreq	r3, [r6, #0]
 8009e86:	1aed      	subeq	r5, r5, r3
 8009e88:	68a3      	ldr	r3, [r4, #8]
 8009e8a:	bf0c      	ite	eq
 8009e8c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009e90:	2500      	movne	r5, #0
 8009e92:	4293      	cmp	r3, r2
 8009e94:	bfc4      	itt	gt
 8009e96:	1a9b      	subgt	r3, r3, r2
 8009e98:	18ed      	addgt	r5, r5, r3
 8009e9a:	2600      	movs	r6, #0
 8009e9c:	341a      	adds	r4, #26
 8009e9e:	42b5      	cmp	r5, r6
 8009ea0:	d11a      	bne.n	8009ed8 <_printf_common+0xc8>
 8009ea2:	2000      	movs	r0, #0
 8009ea4:	e008      	b.n	8009eb8 <_printf_common+0xa8>
 8009ea6:	2301      	movs	r3, #1
 8009ea8:	4652      	mov	r2, sl
 8009eaa:	4641      	mov	r1, r8
 8009eac:	4638      	mov	r0, r7
 8009eae:	47c8      	blx	r9
 8009eb0:	3001      	adds	r0, #1
 8009eb2:	d103      	bne.n	8009ebc <_printf_common+0xac>
 8009eb4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009eb8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009ebc:	3501      	adds	r5, #1
 8009ebe:	e7c6      	b.n	8009e4e <_printf_common+0x3e>
 8009ec0:	18e1      	adds	r1, r4, r3
 8009ec2:	1c5a      	adds	r2, r3, #1
 8009ec4:	2030      	movs	r0, #48	@ 0x30
 8009ec6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8009eca:	4422      	add	r2, r4
 8009ecc:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8009ed0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8009ed4:	3302      	adds	r3, #2
 8009ed6:	e7c7      	b.n	8009e68 <_printf_common+0x58>
 8009ed8:	2301      	movs	r3, #1
 8009eda:	4622      	mov	r2, r4
 8009edc:	4641      	mov	r1, r8
 8009ede:	4638      	mov	r0, r7
 8009ee0:	47c8      	blx	r9
 8009ee2:	3001      	adds	r0, #1
 8009ee4:	d0e6      	beq.n	8009eb4 <_printf_common+0xa4>
 8009ee6:	3601      	adds	r6, #1
 8009ee8:	e7d9      	b.n	8009e9e <_printf_common+0x8e>
	...

08009eec <_printf_i>:
 8009eec:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009ef0:	7e0f      	ldrb	r7, [r1, #24]
 8009ef2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8009ef4:	2f78      	cmp	r7, #120	@ 0x78
 8009ef6:	4691      	mov	r9, r2
 8009ef8:	4680      	mov	r8, r0
 8009efa:	460c      	mov	r4, r1
 8009efc:	469a      	mov	sl, r3
 8009efe:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8009f02:	d807      	bhi.n	8009f14 <_printf_i+0x28>
 8009f04:	2f62      	cmp	r7, #98	@ 0x62
 8009f06:	d80a      	bhi.n	8009f1e <_printf_i+0x32>
 8009f08:	2f00      	cmp	r7, #0
 8009f0a:	f000 80d1 	beq.w	800a0b0 <_printf_i+0x1c4>
 8009f0e:	2f58      	cmp	r7, #88	@ 0x58
 8009f10:	f000 80b8 	beq.w	800a084 <_printf_i+0x198>
 8009f14:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009f18:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8009f1c:	e03a      	b.n	8009f94 <_printf_i+0xa8>
 8009f1e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8009f22:	2b15      	cmp	r3, #21
 8009f24:	d8f6      	bhi.n	8009f14 <_printf_i+0x28>
 8009f26:	a101      	add	r1, pc, #4	@ (adr r1, 8009f2c <_printf_i+0x40>)
 8009f28:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009f2c:	08009f85 	.word	0x08009f85
 8009f30:	08009f99 	.word	0x08009f99
 8009f34:	08009f15 	.word	0x08009f15
 8009f38:	08009f15 	.word	0x08009f15
 8009f3c:	08009f15 	.word	0x08009f15
 8009f40:	08009f15 	.word	0x08009f15
 8009f44:	08009f99 	.word	0x08009f99
 8009f48:	08009f15 	.word	0x08009f15
 8009f4c:	08009f15 	.word	0x08009f15
 8009f50:	08009f15 	.word	0x08009f15
 8009f54:	08009f15 	.word	0x08009f15
 8009f58:	0800a097 	.word	0x0800a097
 8009f5c:	08009fc3 	.word	0x08009fc3
 8009f60:	0800a051 	.word	0x0800a051
 8009f64:	08009f15 	.word	0x08009f15
 8009f68:	08009f15 	.word	0x08009f15
 8009f6c:	0800a0b9 	.word	0x0800a0b9
 8009f70:	08009f15 	.word	0x08009f15
 8009f74:	08009fc3 	.word	0x08009fc3
 8009f78:	08009f15 	.word	0x08009f15
 8009f7c:	08009f15 	.word	0x08009f15
 8009f80:	0800a059 	.word	0x0800a059
 8009f84:	6833      	ldr	r3, [r6, #0]
 8009f86:	1d1a      	adds	r2, r3, #4
 8009f88:	681b      	ldr	r3, [r3, #0]
 8009f8a:	6032      	str	r2, [r6, #0]
 8009f8c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009f90:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8009f94:	2301      	movs	r3, #1
 8009f96:	e09c      	b.n	800a0d2 <_printf_i+0x1e6>
 8009f98:	6833      	ldr	r3, [r6, #0]
 8009f9a:	6820      	ldr	r0, [r4, #0]
 8009f9c:	1d19      	adds	r1, r3, #4
 8009f9e:	6031      	str	r1, [r6, #0]
 8009fa0:	0606      	lsls	r6, r0, #24
 8009fa2:	d501      	bpl.n	8009fa8 <_printf_i+0xbc>
 8009fa4:	681d      	ldr	r5, [r3, #0]
 8009fa6:	e003      	b.n	8009fb0 <_printf_i+0xc4>
 8009fa8:	0645      	lsls	r5, r0, #25
 8009faa:	d5fb      	bpl.n	8009fa4 <_printf_i+0xb8>
 8009fac:	f9b3 5000 	ldrsh.w	r5, [r3]
 8009fb0:	2d00      	cmp	r5, #0
 8009fb2:	da03      	bge.n	8009fbc <_printf_i+0xd0>
 8009fb4:	232d      	movs	r3, #45	@ 0x2d
 8009fb6:	426d      	negs	r5, r5
 8009fb8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009fbc:	4858      	ldr	r0, [pc, #352]	@ (800a120 <_printf_i+0x234>)
 8009fbe:	230a      	movs	r3, #10
 8009fc0:	e011      	b.n	8009fe6 <_printf_i+0xfa>
 8009fc2:	6821      	ldr	r1, [r4, #0]
 8009fc4:	6833      	ldr	r3, [r6, #0]
 8009fc6:	0608      	lsls	r0, r1, #24
 8009fc8:	f853 5b04 	ldr.w	r5, [r3], #4
 8009fcc:	d402      	bmi.n	8009fd4 <_printf_i+0xe8>
 8009fce:	0649      	lsls	r1, r1, #25
 8009fd0:	bf48      	it	mi
 8009fd2:	b2ad      	uxthmi	r5, r5
 8009fd4:	2f6f      	cmp	r7, #111	@ 0x6f
 8009fd6:	4852      	ldr	r0, [pc, #328]	@ (800a120 <_printf_i+0x234>)
 8009fd8:	6033      	str	r3, [r6, #0]
 8009fda:	bf14      	ite	ne
 8009fdc:	230a      	movne	r3, #10
 8009fde:	2308      	moveq	r3, #8
 8009fe0:	2100      	movs	r1, #0
 8009fe2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8009fe6:	6866      	ldr	r6, [r4, #4]
 8009fe8:	60a6      	str	r6, [r4, #8]
 8009fea:	2e00      	cmp	r6, #0
 8009fec:	db05      	blt.n	8009ffa <_printf_i+0x10e>
 8009fee:	6821      	ldr	r1, [r4, #0]
 8009ff0:	432e      	orrs	r6, r5
 8009ff2:	f021 0104 	bic.w	r1, r1, #4
 8009ff6:	6021      	str	r1, [r4, #0]
 8009ff8:	d04b      	beq.n	800a092 <_printf_i+0x1a6>
 8009ffa:	4616      	mov	r6, r2
 8009ffc:	fbb5 f1f3 	udiv	r1, r5, r3
 800a000:	fb03 5711 	mls	r7, r3, r1, r5
 800a004:	5dc7      	ldrb	r7, [r0, r7]
 800a006:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800a00a:	462f      	mov	r7, r5
 800a00c:	42bb      	cmp	r3, r7
 800a00e:	460d      	mov	r5, r1
 800a010:	d9f4      	bls.n	8009ffc <_printf_i+0x110>
 800a012:	2b08      	cmp	r3, #8
 800a014:	d10b      	bne.n	800a02e <_printf_i+0x142>
 800a016:	6823      	ldr	r3, [r4, #0]
 800a018:	07df      	lsls	r7, r3, #31
 800a01a:	d508      	bpl.n	800a02e <_printf_i+0x142>
 800a01c:	6923      	ldr	r3, [r4, #16]
 800a01e:	6861      	ldr	r1, [r4, #4]
 800a020:	4299      	cmp	r1, r3
 800a022:	bfde      	ittt	le
 800a024:	2330      	movle	r3, #48	@ 0x30
 800a026:	f806 3c01 	strble.w	r3, [r6, #-1]
 800a02a:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800a02e:	1b92      	subs	r2, r2, r6
 800a030:	6122      	str	r2, [r4, #16]
 800a032:	f8cd a000 	str.w	sl, [sp]
 800a036:	464b      	mov	r3, r9
 800a038:	aa03      	add	r2, sp, #12
 800a03a:	4621      	mov	r1, r4
 800a03c:	4640      	mov	r0, r8
 800a03e:	f7ff fee7 	bl	8009e10 <_printf_common>
 800a042:	3001      	adds	r0, #1
 800a044:	d14a      	bne.n	800a0dc <_printf_i+0x1f0>
 800a046:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a04a:	b004      	add	sp, #16
 800a04c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a050:	6823      	ldr	r3, [r4, #0]
 800a052:	f043 0320 	orr.w	r3, r3, #32
 800a056:	6023      	str	r3, [r4, #0]
 800a058:	4832      	ldr	r0, [pc, #200]	@ (800a124 <_printf_i+0x238>)
 800a05a:	2778      	movs	r7, #120	@ 0x78
 800a05c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800a060:	6823      	ldr	r3, [r4, #0]
 800a062:	6831      	ldr	r1, [r6, #0]
 800a064:	061f      	lsls	r7, r3, #24
 800a066:	f851 5b04 	ldr.w	r5, [r1], #4
 800a06a:	d402      	bmi.n	800a072 <_printf_i+0x186>
 800a06c:	065f      	lsls	r7, r3, #25
 800a06e:	bf48      	it	mi
 800a070:	b2ad      	uxthmi	r5, r5
 800a072:	6031      	str	r1, [r6, #0]
 800a074:	07d9      	lsls	r1, r3, #31
 800a076:	bf44      	itt	mi
 800a078:	f043 0320 	orrmi.w	r3, r3, #32
 800a07c:	6023      	strmi	r3, [r4, #0]
 800a07e:	b11d      	cbz	r5, 800a088 <_printf_i+0x19c>
 800a080:	2310      	movs	r3, #16
 800a082:	e7ad      	b.n	8009fe0 <_printf_i+0xf4>
 800a084:	4826      	ldr	r0, [pc, #152]	@ (800a120 <_printf_i+0x234>)
 800a086:	e7e9      	b.n	800a05c <_printf_i+0x170>
 800a088:	6823      	ldr	r3, [r4, #0]
 800a08a:	f023 0320 	bic.w	r3, r3, #32
 800a08e:	6023      	str	r3, [r4, #0]
 800a090:	e7f6      	b.n	800a080 <_printf_i+0x194>
 800a092:	4616      	mov	r6, r2
 800a094:	e7bd      	b.n	800a012 <_printf_i+0x126>
 800a096:	6833      	ldr	r3, [r6, #0]
 800a098:	6825      	ldr	r5, [r4, #0]
 800a09a:	6961      	ldr	r1, [r4, #20]
 800a09c:	1d18      	adds	r0, r3, #4
 800a09e:	6030      	str	r0, [r6, #0]
 800a0a0:	062e      	lsls	r6, r5, #24
 800a0a2:	681b      	ldr	r3, [r3, #0]
 800a0a4:	d501      	bpl.n	800a0aa <_printf_i+0x1be>
 800a0a6:	6019      	str	r1, [r3, #0]
 800a0a8:	e002      	b.n	800a0b0 <_printf_i+0x1c4>
 800a0aa:	0668      	lsls	r0, r5, #25
 800a0ac:	d5fb      	bpl.n	800a0a6 <_printf_i+0x1ba>
 800a0ae:	8019      	strh	r1, [r3, #0]
 800a0b0:	2300      	movs	r3, #0
 800a0b2:	6123      	str	r3, [r4, #16]
 800a0b4:	4616      	mov	r6, r2
 800a0b6:	e7bc      	b.n	800a032 <_printf_i+0x146>
 800a0b8:	6833      	ldr	r3, [r6, #0]
 800a0ba:	1d1a      	adds	r2, r3, #4
 800a0bc:	6032      	str	r2, [r6, #0]
 800a0be:	681e      	ldr	r6, [r3, #0]
 800a0c0:	6862      	ldr	r2, [r4, #4]
 800a0c2:	2100      	movs	r1, #0
 800a0c4:	4630      	mov	r0, r6
 800a0c6:	f7f6 f8bb 	bl	8000240 <memchr>
 800a0ca:	b108      	cbz	r0, 800a0d0 <_printf_i+0x1e4>
 800a0cc:	1b80      	subs	r0, r0, r6
 800a0ce:	6060      	str	r0, [r4, #4]
 800a0d0:	6863      	ldr	r3, [r4, #4]
 800a0d2:	6123      	str	r3, [r4, #16]
 800a0d4:	2300      	movs	r3, #0
 800a0d6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a0da:	e7aa      	b.n	800a032 <_printf_i+0x146>
 800a0dc:	6923      	ldr	r3, [r4, #16]
 800a0de:	4632      	mov	r2, r6
 800a0e0:	4649      	mov	r1, r9
 800a0e2:	4640      	mov	r0, r8
 800a0e4:	47d0      	blx	sl
 800a0e6:	3001      	adds	r0, #1
 800a0e8:	d0ad      	beq.n	800a046 <_printf_i+0x15a>
 800a0ea:	6823      	ldr	r3, [r4, #0]
 800a0ec:	079b      	lsls	r3, r3, #30
 800a0ee:	d413      	bmi.n	800a118 <_printf_i+0x22c>
 800a0f0:	68e0      	ldr	r0, [r4, #12]
 800a0f2:	9b03      	ldr	r3, [sp, #12]
 800a0f4:	4298      	cmp	r0, r3
 800a0f6:	bfb8      	it	lt
 800a0f8:	4618      	movlt	r0, r3
 800a0fa:	e7a6      	b.n	800a04a <_printf_i+0x15e>
 800a0fc:	2301      	movs	r3, #1
 800a0fe:	4632      	mov	r2, r6
 800a100:	4649      	mov	r1, r9
 800a102:	4640      	mov	r0, r8
 800a104:	47d0      	blx	sl
 800a106:	3001      	adds	r0, #1
 800a108:	d09d      	beq.n	800a046 <_printf_i+0x15a>
 800a10a:	3501      	adds	r5, #1
 800a10c:	68e3      	ldr	r3, [r4, #12]
 800a10e:	9903      	ldr	r1, [sp, #12]
 800a110:	1a5b      	subs	r3, r3, r1
 800a112:	42ab      	cmp	r3, r5
 800a114:	dcf2      	bgt.n	800a0fc <_printf_i+0x210>
 800a116:	e7eb      	b.n	800a0f0 <_printf_i+0x204>
 800a118:	2500      	movs	r5, #0
 800a11a:	f104 0619 	add.w	r6, r4, #25
 800a11e:	e7f5      	b.n	800a10c <_printf_i+0x220>
 800a120:	0800a619 	.word	0x0800a619
 800a124:	0800a62a 	.word	0x0800a62a

0800a128 <__malloc_lock>:
 800a128:	4801      	ldr	r0, [pc, #4]	@ (800a130 <__malloc_lock+0x8>)
 800a12a:	f7ff bc67 	b.w	80099fc <__retarget_lock_acquire_recursive>
 800a12e:	bf00      	nop
 800a130:	20002740 	.word	0x20002740

0800a134 <__malloc_unlock>:
 800a134:	4801      	ldr	r0, [pc, #4]	@ (800a13c <__malloc_unlock+0x8>)
 800a136:	f7ff bc62 	b.w	80099fe <__retarget_lock_release_recursive>
 800a13a:	bf00      	nop
 800a13c:	20002740 	.word	0x20002740

0800a140 <_realloc_r>:
 800a140:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a144:	4607      	mov	r7, r0
 800a146:	4614      	mov	r4, r2
 800a148:	460d      	mov	r5, r1
 800a14a:	b921      	cbnz	r1, 800a156 <_realloc_r+0x16>
 800a14c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a150:	4611      	mov	r1, r2
 800a152:	f7ff bddd 	b.w	8009d10 <_malloc_r>
 800a156:	b92a      	cbnz	r2, 800a164 <_realloc_r+0x24>
 800a158:	f000 f84a 	bl	800a1f0 <_free_r>
 800a15c:	4625      	mov	r5, r4
 800a15e:	4628      	mov	r0, r5
 800a160:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a164:	f000 f88e 	bl	800a284 <_malloc_usable_size_r>
 800a168:	4284      	cmp	r4, r0
 800a16a:	4606      	mov	r6, r0
 800a16c:	d802      	bhi.n	800a174 <_realloc_r+0x34>
 800a16e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800a172:	d8f4      	bhi.n	800a15e <_realloc_r+0x1e>
 800a174:	4621      	mov	r1, r4
 800a176:	4638      	mov	r0, r7
 800a178:	f7ff fdca 	bl	8009d10 <_malloc_r>
 800a17c:	4680      	mov	r8, r0
 800a17e:	b908      	cbnz	r0, 800a184 <_realloc_r+0x44>
 800a180:	4645      	mov	r5, r8
 800a182:	e7ec      	b.n	800a15e <_realloc_r+0x1e>
 800a184:	42b4      	cmp	r4, r6
 800a186:	4622      	mov	r2, r4
 800a188:	4629      	mov	r1, r5
 800a18a:	bf28      	it	cs
 800a18c:	4632      	movcs	r2, r6
 800a18e:	f7ff fc37 	bl	8009a00 <memcpy>
 800a192:	4629      	mov	r1, r5
 800a194:	4638      	mov	r0, r7
 800a196:	f000 f82b 	bl	800a1f0 <_free_r>
 800a19a:	e7f1      	b.n	800a180 <_realloc_r+0x40>

0800a19c <memmove>:
 800a19c:	4288      	cmp	r0, r1
 800a19e:	b510      	push	{r4, lr}
 800a1a0:	eb01 0402 	add.w	r4, r1, r2
 800a1a4:	d902      	bls.n	800a1ac <memmove+0x10>
 800a1a6:	4284      	cmp	r4, r0
 800a1a8:	4623      	mov	r3, r4
 800a1aa:	d807      	bhi.n	800a1bc <memmove+0x20>
 800a1ac:	1e43      	subs	r3, r0, #1
 800a1ae:	42a1      	cmp	r1, r4
 800a1b0:	d008      	beq.n	800a1c4 <memmove+0x28>
 800a1b2:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a1b6:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a1ba:	e7f8      	b.n	800a1ae <memmove+0x12>
 800a1bc:	4402      	add	r2, r0
 800a1be:	4601      	mov	r1, r0
 800a1c0:	428a      	cmp	r2, r1
 800a1c2:	d100      	bne.n	800a1c6 <memmove+0x2a>
 800a1c4:	bd10      	pop	{r4, pc}
 800a1c6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a1ca:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a1ce:	e7f7      	b.n	800a1c0 <memmove+0x24>

0800a1d0 <_sbrk_r>:
 800a1d0:	b538      	push	{r3, r4, r5, lr}
 800a1d2:	4d06      	ldr	r5, [pc, #24]	@ (800a1ec <_sbrk_r+0x1c>)
 800a1d4:	2300      	movs	r3, #0
 800a1d6:	4604      	mov	r4, r0
 800a1d8:	4608      	mov	r0, r1
 800a1da:	602b      	str	r3, [r5, #0]
 800a1dc:	f7f9 fb36 	bl	800384c <_sbrk>
 800a1e0:	1c43      	adds	r3, r0, #1
 800a1e2:	d102      	bne.n	800a1ea <_sbrk_r+0x1a>
 800a1e4:	682b      	ldr	r3, [r5, #0]
 800a1e6:	b103      	cbz	r3, 800a1ea <_sbrk_r+0x1a>
 800a1e8:	6023      	str	r3, [r4, #0]
 800a1ea:	bd38      	pop	{r3, r4, r5, pc}
 800a1ec:	2000274c 	.word	0x2000274c

0800a1f0 <_free_r>:
 800a1f0:	b538      	push	{r3, r4, r5, lr}
 800a1f2:	4605      	mov	r5, r0
 800a1f4:	2900      	cmp	r1, #0
 800a1f6:	d041      	beq.n	800a27c <_free_r+0x8c>
 800a1f8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a1fc:	1f0c      	subs	r4, r1, #4
 800a1fe:	2b00      	cmp	r3, #0
 800a200:	bfb8      	it	lt
 800a202:	18e4      	addlt	r4, r4, r3
 800a204:	f7ff ff90 	bl	800a128 <__malloc_lock>
 800a208:	4a1d      	ldr	r2, [pc, #116]	@ (800a280 <_free_r+0x90>)
 800a20a:	6813      	ldr	r3, [r2, #0]
 800a20c:	b933      	cbnz	r3, 800a21c <_free_r+0x2c>
 800a20e:	6063      	str	r3, [r4, #4]
 800a210:	6014      	str	r4, [r2, #0]
 800a212:	4628      	mov	r0, r5
 800a214:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a218:	f7ff bf8c 	b.w	800a134 <__malloc_unlock>
 800a21c:	42a3      	cmp	r3, r4
 800a21e:	d908      	bls.n	800a232 <_free_r+0x42>
 800a220:	6820      	ldr	r0, [r4, #0]
 800a222:	1821      	adds	r1, r4, r0
 800a224:	428b      	cmp	r3, r1
 800a226:	bf01      	itttt	eq
 800a228:	6819      	ldreq	r1, [r3, #0]
 800a22a:	685b      	ldreq	r3, [r3, #4]
 800a22c:	1809      	addeq	r1, r1, r0
 800a22e:	6021      	streq	r1, [r4, #0]
 800a230:	e7ed      	b.n	800a20e <_free_r+0x1e>
 800a232:	461a      	mov	r2, r3
 800a234:	685b      	ldr	r3, [r3, #4]
 800a236:	b10b      	cbz	r3, 800a23c <_free_r+0x4c>
 800a238:	42a3      	cmp	r3, r4
 800a23a:	d9fa      	bls.n	800a232 <_free_r+0x42>
 800a23c:	6811      	ldr	r1, [r2, #0]
 800a23e:	1850      	adds	r0, r2, r1
 800a240:	42a0      	cmp	r0, r4
 800a242:	d10b      	bne.n	800a25c <_free_r+0x6c>
 800a244:	6820      	ldr	r0, [r4, #0]
 800a246:	4401      	add	r1, r0
 800a248:	1850      	adds	r0, r2, r1
 800a24a:	4283      	cmp	r3, r0
 800a24c:	6011      	str	r1, [r2, #0]
 800a24e:	d1e0      	bne.n	800a212 <_free_r+0x22>
 800a250:	6818      	ldr	r0, [r3, #0]
 800a252:	685b      	ldr	r3, [r3, #4]
 800a254:	6053      	str	r3, [r2, #4]
 800a256:	4408      	add	r0, r1
 800a258:	6010      	str	r0, [r2, #0]
 800a25a:	e7da      	b.n	800a212 <_free_r+0x22>
 800a25c:	d902      	bls.n	800a264 <_free_r+0x74>
 800a25e:	230c      	movs	r3, #12
 800a260:	602b      	str	r3, [r5, #0]
 800a262:	e7d6      	b.n	800a212 <_free_r+0x22>
 800a264:	6820      	ldr	r0, [r4, #0]
 800a266:	1821      	adds	r1, r4, r0
 800a268:	428b      	cmp	r3, r1
 800a26a:	bf04      	itt	eq
 800a26c:	6819      	ldreq	r1, [r3, #0]
 800a26e:	685b      	ldreq	r3, [r3, #4]
 800a270:	6063      	str	r3, [r4, #4]
 800a272:	bf04      	itt	eq
 800a274:	1809      	addeq	r1, r1, r0
 800a276:	6021      	streq	r1, [r4, #0]
 800a278:	6054      	str	r4, [r2, #4]
 800a27a:	e7ca      	b.n	800a212 <_free_r+0x22>
 800a27c:	bd38      	pop	{r3, r4, r5, pc}
 800a27e:	bf00      	nop
 800a280:	20002748 	.word	0x20002748

0800a284 <_malloc_usable_size_r>:
 800a284:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a288:	1f18      	subs	r0, r3, #4
 800a28a:	2b00      	cmp	r3, #0
 800a28c:	bfbc      	itt	lt
 800a28e:	580b      	ldrlt	r3, [r1, r0]
 800a290:	18c0      	addlt	r0, r0, r3
 800a292:	4770      	bx	lr

0800a294 <_init>:
 800a294:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a296:	bf00      	nop
 800a298:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a29a:	bc08      	pop	{r3}
 800a29c:	469e      	mov	lr, r3
 800a29e:	4770      	bx	lr

0800a2a0 <_fini>:
 800a2a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a2a2:	bf00      	nop
 800a2a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a2a6:	bc08      	pop	{r3}
 800a2a8:	469e      	mov	lr, r3
 800a2aa:	4770      	bx	lr
