 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : sha256_chip
Version: D-2010.03-SP5-3
Date   : Thu May  7 18:29:10 2020
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: slow   Library: slow
Wire Load Model Mode: segmented

  Startpoint: write_enable
              (input port clocked by clk)
  Endpoint: inst_top/our_message_schedule/buffer_reg[4][1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sha256_chip        smic18_wl10           slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             4.30       4.30
  input external delay                                    4.00       8.30 f
  write_enable (in)                                       0.32       8.62 f
  PIW_write_enable/C (PIW)                                0.81       9.43 f
  inst_top/write_enable (top)                             0.00       9.43 f
  inst_top/our_message_schedule/write_enable (message_schedule)
                                                          0.00       9.43 f
  inst_top/our_message_schedule/U899/Y (AND2X4)           0.23       9.66 f
  inst_top/our_message_schedule/U152/Y (AND2X2)           0.28       9.94 f
  inst_top/our_message_schedule/U541/Y (AOI31XL)          0.38      10.32 r
  inst_top/our_message_schedule/U58/Y (OR2X4)             0.29      10.61 r
  inst_top/our_message_schedule/U602/Y (INVX1)            0.44      11.05 f
  inst_top/our_message_schedule/U1405/Y (AOI22XL)         0.47      11.52 r
  inst_top/our_message_schedule/U1404/Y (INVX1)           0.15      11.67 f
  inst_top/our_message_schedule/buffer_reg[4][1]/D (DFFHQXL)
                                                          0.00      11.67 f
  data arrival time                                                 11.67

  clock clk (rise edge)                                   8.00       8.00
  clock network delay (ideal)                             4.30      12.30
  clock uncertainty                                      -0.40      11.90
  inst_top/our_message_schedule/buffer_reg[4][1]/CK (DFFHQXL)
                                                          0.00      11.90 r
  library setup time                                     -0.23      11.67
  data required time                                                11.67
  --------------------------------------------------------------------------
  data required time                                                11.67
  data arrival time                                                -11.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
