Timing Analyzer report for Generator
Wed May 01 17:59:05 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Hold: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Recovery: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Removal: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Metastability Summary
 17. Slow 1200mV 0C Model Fmax Summary
 18. Slow 1200mV 0C Model Setup Summary
 19. Slow 1200mV 0C Model Hold Summary
 20. Slow 1200mV 0C Model Recovery Summary
 21. Slow 1200mV 0C Model Removal Summary
 22. Slow 1200mV 0C Model Minimum Pulse Width Summary
 23. Slow 1200mV 0C Model Setup: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'
 24. Slow 1200mV 0C Model Hold: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'
 25. Slow 1200mV 0C Model Recovery: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'
 26. Slow 1200mV 0C Model Removal: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'
 27. Slow 1200mV 0C Model Metastability Summary
 28. Fast 1200mV 0C Model Setup Summary
 29. Fast 1200mV 0C Model Hold Summary
 30. Fast 1200mV 0C Model Recovery Summary
 31. Fast 1200mV 0C Model Removal Summary
 32. Fast 1200mV 0C Model Minimum Pulse Width Summary
 33. Fast 1200mV 0C Model Setup: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'
 34. Fast 1200mV 0C Model Hold: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'
 35. Fast 1200mV 0C Model Recovery: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'
 36. Fast 1200mV 0C Model Removal: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'
 37. Fast 1200mV 0C Model Metastability Summary
 38. Multicorner Timing Analysis Summary
 39. Board Trace Model Assignments
 40. Input Transition Times
 41. Signal Integrity Metrics (Slow 1200mv 0c Model)
 42. Signal Integrity Metrics (Slow 1200mv 85c Model)
 43. Signal Integrity Metrics (Fast 1200mv 0c Model)
 44. Setup Transfers
 45. Hold Transfers
 46. Recovery Transfers
 47. Removal Transfers
 48. Report TCCS
 49. Report RSKM
 50. Unconstrained Paths Summary
 51. Clock Status Summary
 52. Unconstrained Input Ports
 53. Unconstrained Output Ports
 54. Unconstrained Input Ports
 55. Unconstrained Output Ports
 56. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; Generator                                           ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE6E22C8                                         ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.18        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  17.8%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                              ;
+--------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------------------------+------------------------------------------------------+
; Clock Name                                       ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                             ; Targets                                              ;
+--------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------------------------+------------------------------------------------------+
; C                                                ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                    ; { C }                                                ;
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 5.000  ; 200.0 MHz ; 0.000 ; 2.500  ; 50.00      ; 1         ; 4           ;       ;        ;           ;            ; false    ; C      ; UPLL|altpll_component|auto_generated|pll1|inclk[0] ; { UPLL|altpll_component|auto_generated|pll1|clk[0] } ;
+--------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------------------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                     ;
+------------+-----------------+--------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                       ; Note ;
+------------+-----------------+--------------------------------------------------+------+
; 150.49 MHz ; 150.49 MHz      ; UPLL|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+--------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                       ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; -1.645 ; -122.073      ;
+--------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                       ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.452 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                   ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.970 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                    ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.943 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                        ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000 ; 0.000         ;
; C                                                ; 9.934 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                          ; To Node                                                                                                                                                               ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; -1.645 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|round_bit_dffe3                                           ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|rounded_res_infinity_dffe4                                   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.353      ; 6.999      ;
; -1.485 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|round_bit_dffe3                                           ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|rounded_res_infinity_dffe4                                   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.353      ; 6.839      ;
; -1.334 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[2]  ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|rounded_res_infinity_dffe4                                   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.353      ; 6.688      ;
; -1.325 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|dffe38                              ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_round_p[7]                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.057     ; 6.269      ;
; -1.323 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|dffe38                              ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_round_p[22]                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.057     ; 6.267      ;
; -1.320 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|sticky_bit_dffe3                                          ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|rounded_res_infinity_dffe4                                   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.353      ; 6.674      ;
; -1.319 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|dffe38                              ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_round_p[17]                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.057     ; 6.263      ;
; -1.302 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[15] ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|rounded_res_infinity_dffe4                                   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.352      ; 6.655      ;
; -1.280 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|dffe38                              ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_round_p[5]                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.057     ; 6.224      ;
; -1.277 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|dffe38                              ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_round_p[13]                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.057     ; 6.221      ;
; -1.276 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|dffe38                              ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_round_p[8]                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.057     ; 6.220      ;
; -1.247 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|round_bit_dffe3                                           ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_res_dffe4[7]                                             ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.082     ; 6.166      ;
; -1.239 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[18] ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|rounded_res_infinity_dffe4                                   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.353      ; 6.593      ;
; -1.192 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[2]  ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|rounded_res_infinity_dffe4                                   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.353      ; 6.546      ;
; -1.156 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|sticky_bit_dffe3                                          ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|rounded_res_infinity_dffe4                                   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.353      ; 6.510      ;
; -1.155 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[15] ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|rounded_res_infinity_dffe4                                   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.365      ; 6.521      ;
; -1.140 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[22]                            ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub5|add_sub_adj:auto_generated|lcell_ffa[7] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.392      ; 6.533      ;
; -1.140 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[22]                            ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub5|add_sub_adj:auto_generated|lcell_ffa[6] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.392      ; 6.533      ;
; -1.131 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[25]                            ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub5|add_sub_adj:auto_generated|lcell_ffa[7] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.392      ; 6.524      ;
; -1.131 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[25]                            ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub5|add_sub_adj:auto_generated|lcell_ffa[6] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.392      ; 6.524      ;
; -1.110 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|round_bit_dffe3                                           ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[16]                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.083     ; 6.028      ;
; -1.110 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|round_bit_dffe3                                           ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[15]                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.083     ; 6.028      ;
; -1.109 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|dffe38                              ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_round_p[12]                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.057     ; 6.053      ;
; -1.108 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|dffe38                              ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_round_p[23]                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.057     ; 6.052      ;
; -1.105 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|dffe38                              ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_round_p[11]                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.057     ; 6.049      ;
; -1.103 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[17] ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|rounded_res_infinity_dffe4                                   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.351      ; 6.455      ;
; -1.099 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|dffe38                              ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_round_p[18]                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.057     ; 6.043      ;
; -1.099 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[16] ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|rounded_res_infinity_dffe4                                   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.352      ; 6.452      ;
; -1.090 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[13]                            ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub5|add_sub_adj:auto_generated|lcell_ffa[7] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.388      ; 6.479      ;
; -1.089 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[13]                            ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub5|add_sub_adj:auto_generated|lcell_ffa[6] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.388      ; 6.478      ;
; -1.079 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|dffe28                              ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|sticky_dffe                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.593     ; 5.487      ;
; -1.076 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[17] ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|rounded_res_infinity_dffe4                                   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.353      ; 6.430      ;
; -1.030 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[4]  ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|rounded_res_infinity_dffe4                                   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.352      ; 6.383      ;
; -1.015 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[23]                            ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub5|add_sub_adj:auto_generated|lcell_ffa[7] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.388      ; 6.404      ;
; -1.014 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[23]                            ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub5|add_sub_adj:auto_generated|lcell_ffa[6] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.388      ; 6.403      ;
; -1.003 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|dffe28                              ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lsb_dffe                                                                                  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.593     ; 5.411      ;
; -1.003 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|dffe28                              ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_round_p[1]                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.593     ; 5.411      ;
; -1.002 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|dffe28                              ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_round_p[3]                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.593     ; 5.410      ;
; -1.001 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|round_bit_dffe3                                           ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[17]                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.080     ; 5.922      ;
; -0.999 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|dffe28                              ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_round_p[2]                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.593     ; 5.407      ;
; -0.998 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|dffe28                              ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|round_dffe                                                                                ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.593     ; 5.406      ;
; -0.998 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|dffe28                              ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_round_p[4]                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.593     ; 5.406      ;
; -0.996 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[19] ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|rounded_res_infinity_dffe4                                   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.351      ; 6.348      ;
; -0.995 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[19] ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|rounded_res_infinity_dffe4                                   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.352      ; 6.348      ;
; -0.991 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[25]                            ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub5|add_sub_adj:auto_generated|lcell_ffa[7] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.388      ; 6.380      ;
; -0.991 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[24] ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|rounded_res_infinity_dffe4                                   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.101     ; 5.891      ;
; -0.990 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[25]                            ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub5|add_sub_adj:auto_generated|lcell_ffa[6] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.388      ; 6.379      ;
; -0.988 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[7]  ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|rounded_res_infinity_dffe4                                   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.365      ; 6.354      ;
; -0.978 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[16] ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|rounded_res_infinity_dffe4                                   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.352      ; 6.331      ;
; -0.977 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[20]                            ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub5|add_sub_adj:auto_generated|lcell_ffa[7] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.393      ; 6.371      ;
; -0.977 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[20]                            ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub5|add_sub_adj:auto_generated|lcell_ffa[6] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.393      ; 6.371      ;
; -0.970 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[18]                            ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub5|add_sub_adj:auto_generated|lcell_ffa[7] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.393      ; 6.364      ;
; -0.970 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[18]                            ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub5|add_sub_adj:auto_generated|lcell_ffa[6] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.393      ; 6.364      ;
; -0.963 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|dffe32                              ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_round_p[7]                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.057     ; 5.907      ;
; -0.961 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|dffe32                              ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_round_p[22]                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.057     ; 5.905      ;
; -0.957 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|dffe32                              ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_round_p[17]                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.057     ; 5.901      ;
; -0.954 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[18] ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|rounded_res_infinity_dffe4                                   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.352      ; 6.307      ;
; -0.948 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|dffe30                              ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_round_p[7]                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.057     ; 5.892      ;
; -0.946 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|dffe30                              ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_round_p[22]                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.057     ; 5.890      ;
; -0.945 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[14]                            ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub5|add_sub_adj:auto_generated|lcell_ffa[7] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.388      ; 6.334      ;
; -0.945 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|dffe38                              ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_round_p[6]                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.057     ; 5.889      ;
; -0.945 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|dffe38                              ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_round_p[9]                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.057     ; 5.889      ;
; -0.944 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[14]                            ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub5|add_sub_adj:auto_generated|lcell_ffa[6] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.388      ; 6.333      ;
; -0.943 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|dffe38                              ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_round_p[16]                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.057     ; 5.887      ;
; -0.942 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|dffe30                              ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|sticky_dffe                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.052     ; 5.891      ;
; -0.942 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|dffe30                              ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_round_p[17]                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.057     ; 5.886      ;
; -0.941 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|dffe38                              ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_round_p[10]                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.057     ; 5.885      ;
; -0.941 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|dffe38                              ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_round_p[14]                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.057     ; 5.885      ;
; -0.939 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|dffe38                              ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_round_p[15]                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.057     ; 5.883      ;
; -0.936 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[2]  ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_res_dffe4[7]                                             ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.082     ; 5.855      ;
; -0.934 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|dffe31                              ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|sticky_dffe                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.593     ; 5.342      ;
; -0.927 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[23]                            ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub5|add_sub_adj:auto_generated|lcell_ffa[7] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.392      ; 6.320      ;
; -0.927 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[23]                            ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub5|add_sub_adj:auto_generated|lcell_ffa[6] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.392      ; 6.320      ;
; -0.923 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|dffe30                              ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_round_p[5]                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.057     ; 5.867      ;
; -0.922 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|sticky_bit_dffe3                                          ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_res_dffe4[7]                                             ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.082     ; 5.841      ;
; -0.920 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[21] ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|rounded_res_infinity_dffe4                                   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.353      ; 6.274      ;
; -0.919 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|dffe30                              ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_round_p[13]                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.057     ; 5.863      ;
; -0.918 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|dffe32                              ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_round_p[5]                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.057     ; 5.862      ;
; -0.918 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|dffe30                              ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_round_p[8]                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.057     ; 5.862      ;
; -0.915 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|dffe32                              ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_round_p[13]                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.057     ; 5.859      ;
; -0.914 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|dffe38                              ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_round_p[2]                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.420      ; 6.335      ;
; -0.914 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|dffe32                              ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_round_p[8]                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.057     ; 5.858      ;
; -0.894 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[13]                            ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub5|add_sub_adj:auto_generated|lcell_ffa[7] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.393      ; 6.288      ;
; -0.894 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[13]                            ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub5|add_sub_adj:auto_generated|lcell_ffa[6] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.393      ; 6.288      ;
; -0.893 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[9]  ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|rounded_res_infinity_dffe4                                   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.351      ; 6.245      ;
; -0.890 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|dffe38                              ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|sticky_dffe                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.083     ; 5.808      ;
; -0.886 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[11]                            ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub5|add_sub_adj:auto_generated|lcell_ffa[7] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.393      ; 6.280      ;
; -0.886 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[11]                            ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub5|add_sub_adj:auto_generated|lcell_ffa[6] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.393      ; 6.280      ;
; -0.875 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[12]                            ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub5|add_sub_adj:auto_generated|lcell_ffa[7] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.388      ; 6.264      ;
; -0.873 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[12]                            ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub5|add_sub_adj:auto_generated|lcell_ffa[6] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.388      ; 6.262      ;
; -0.866 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[22] ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|rounded_res_infinity_dffe4                                   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.353      ; 6.220      ;
; -0.866 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|dffe30                              ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lsb_dffe                                                                                  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.052     ; 5.815      ;
; -0.866 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|dffe30                              ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_round_p[1]                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.052     ; 5.815      ;
; -0.866 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|dffe38                              ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_round_p[21]                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.079     ; 5.788      ;
; -0.865 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[25] ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|rounded_res_infinity_dffe4                                   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.353      ; 6.219      ;
; -0.865 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|dffe30                              ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_round_p[3]                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.052     ; 5.814      ;
; -0.863 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|dffe38                              ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_round_p[20]                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.079     ; 5.785      ;
; -0.862 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|dffe30                              ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_round_p[2]                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.052     ; 5.811      ;
; -0.861 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|dffe30                              ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|round_dffe                                                                                ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.052     ; 5.810      ;
; -0.861 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|dffe30                              ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_round_p[4]                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.052     ; 5.810      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                         ; To Node                                                                                                                                                           ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.452 ; Block1:BlockU1|ADSR:ADSR_inst|load                                                                                                                                ; Block1:BlockU1|ADSR:ADSR_inst|load                                                                                                                                ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Block1:BlockU1|ADSR:ADSR_inst|flag                                                                                                                                ; Block1:BlockU1|ADSR:ADSR_inst|flag                                                                                                                                ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; Block1:BlockU2|ADSR:ADSR_inst|load                                                                                                                                ; Block1:BlockU2|ADSR:ADSR_inst|load                                                                                                                                ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU2|ADSR:ADSR_inst|flag                                                                                                                                ; Block1:BlockU2|ADSR:ADSR_inst|flag                                                                                                                                ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU2|ADSR:ADSR_inst|add_sub                                                                                                                             ; Block1:BlockU2|ADSR:ADSR_inst|add_sub                                                                                                                             ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU1|ADSR:ADSR_inst|add_sub                                                                                                                             ; Block1:BlockU1|ADSR:ADSR_inst|add_sub                                                                                                                             ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay                                                                                                              ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay                                                                                                              ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.idle                                                                                                               ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.idle                                                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.release                                                                                                            ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.release                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.attack                                                                                                             ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.attack                                                                                                             ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain                                                                                                            ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain                                                                                                            ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.release                                                                                                            ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.release                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.attack                                                                                                             ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.attack                                                                                                             ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay                                                                                                              ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay                                                                                                              ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.idle                                                                                                               ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.idle                                                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|BUSY                                                                                                                   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|BUSY                                                                                                                   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ButtonProc:UBut|g2                                                                                                                                                ; ButtonProc:UBut|g2                                                                                                                                                ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ButtonProc:UBut|g1                                                                                                                                                ; ButtonProc:UBut|g1                                                                                                                                                ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|BUSY                                                                                                                   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|BUSY                                                                                                                   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.485 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CURRENT_STATE[0]                                                                                                       ; Block1:BlockU2|ADSR:ADSR_inst|add_sub                                                                                                                             ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.778      ;
; 0.486 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|BUSY                                                                                                                   ; ButtonProc:UBut|g2                                                                                                                                                ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.778      ;
; 0.491 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinite_res_dffe4                                       ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|sign_out_dffe5                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.785      ;
; 0.491 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|BUSY                                                                                                                   ; ButtonProc:UBut|g1                                                                                                                                                ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.783      ;
; 0.493 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|datab_man_not_zero_ff_p2                                                              ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|input_is_infinity_dffe_0                                                              ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.786      ;
; 0.493 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|below_lower_limit2_reg4 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|integer_result_reg[11]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.786      ;
; 0.493 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|below_lower_limit2_reg4 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|integer_result_reg[10]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.786      ;
; 0.495 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|sign_input_reg4         ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|integer_result_reg[10]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.788      ;
; 0.499 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_add_sub:exp_add_adder|add_sub_tdj:auto_generated|pipeline_dffe[2]                 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|exp_add_p1[2]                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.793      ;
; 0.499 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_add_sub:exp_add_adder|add_sub_tdj:auto_generated|pipeline_dffe[1]                 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|exp_add_p1[1]                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.793      ;
; 0.500 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|input_is_nan_dffe_0                                                                   ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|input_is_nan_dffe_1                                                                   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|sign_input_reg3         ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|sign_input_reg4         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|input_is_infinity_ff1                                                                 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_result_ff[22]                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_is_not_zero_dffe3                                ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_is_not_zero_dffe4                                ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.794      ;
; 0.501 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|sign_node_ff4                                                                         ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|dataa_reg[31]           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_add_sub:exp_add_adder|add_sub_tdj:auto_generated|pipeline_dffe[5]                 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|exp_add_p1[5]                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_add_sub:exp_add_adder|add_sub_tdj:auto_generated|pipeline_dffe[3]                 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|exp_add_p1[3]                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_add_sub:exp_add_adder|add_sub_tdj:auto_generated|pipeline_dffe[1]                 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|exp_add_p1[1]                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_add_sub:exp_add_adder|add_sub_tdj:auto_generated|pipeline_dffe[0]                 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|exp_add_p1[0]                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_is_not_zero_dffe3                                ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_is_not_zero_dffe4                                ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|int_or_reg2             ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|int_or_reg3             ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|below_lower_limit2_reg2 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|below_lower_limit2_reg3 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|int_or_reg2             ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|int_or_reg3             ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|sign_node_ff4                                                                         ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|dataa_reg[31]           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|sign_node_ff2                                                                         ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|sign_node_ff3                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_add_sub:exp_add_adder|add_sub_tdj:auto_generated|pipeline_dffe[5]                 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|exp_add_p1[5]                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.502 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|sign_input_reg1         ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|sign_input_reg2         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|dataa_reg[31]           ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|sign_input_reg1         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|sign_node_ff3                                                                         ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|sign_node_ff4                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|sign_node_ff1                                                                         ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|sign_node_ff2                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|sign_node_ff0                                                                         ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|sign_node_ff1                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; Block1:BlockU2|ADSR:ADSR_inst|FP[31]                                                                                                                              ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|sign_node_ff0                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_add_sub:exp_add_adder|add_sub_tdj:auto_generated|pipeline_dffe[7]                 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|exp_add_p1[7]                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|below_lower_limit2_reg1 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|below_lower_limit2_reg2 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|sign_node_ff3                                                                         ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|sign_node_ff4                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|sign_res_dffe3                                           ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|sign_res_dffe4                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.796      ;
; 0.502 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|below_lower_limit2_reg1 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|below_lower_limit2_reg2 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.794      ;
; 0.503 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|input_is_infinity_dffe_0                                                              ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|input_is_infinity_dffe_1                                                              ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.796      ;
; 0.503 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_add_sub:exp_add_adder|add_sub_tdj:auto_generated|pipeline_dffe[4]                 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|exp_add_p1[4]                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.796      ;
; 0.503 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|denormal_res_dffe3                                       ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|denormal_res_dffe4                                       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.796      ;
; 0.503 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|sign_input_reg1         ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|sign_input_reg2         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.796      ;
; 0.503 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|below_lower_limit2_reg2 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|below_lower_limit2_reg3 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.795      ;
; 0.504 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|below_lower_limit2_reg3 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|below_lower_limit2_reg4 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.797      ;
; 0.504 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|sign_input_reg2         ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|sign_input_reg3         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.797      ;
; 0.505 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_add_sub:exp_add_adder|add_sub_tdj:auto_generated|pipeline_dffe[6]                 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|exp_add_p1[6]                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.798      ;
; 0.505 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[17]                                        ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[17]                                                                                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.799      ;
; 0.507 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[15]                                        ; Block1:BlockU2|ADSR:ADSR_inst|FP[15]~_Duplicate_2                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.800      ;
; 0.507 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[1]                                         ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[24]                                                                                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.801      ;
; 0.508 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[15]                                        ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[15]                                                                                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.802      ;
; 0.509 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay                                                                                                              ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CURRENT_STATE[1]                                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.801      ;
; 0.509 ; Block1:BlockU1|ADSR:ADSR_inst|FP[28]                                                                                                                              ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_add_sub:exp_add_adder|add_sub_tdj:auto_generated|pipeline_dffe[5]                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[16]                                        ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[16]                                                                                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.803      ;
; 0.510 ; Block1:BlockU2|ADSR:ADSR_inst|FP[30]                                                                                                                              ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_add_sub:exp_add_adder|add_sub_tdj:auto_generated|pipeline_dffe[7]                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.803      ;
; 0.510 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[1]                                         ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[24]                                                                                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.802      ;
; 0.510 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[15]                                        ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[15]                                                                                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.803      ;
; 0.510 ; Block1:BlockU1|ADSR:ADSR_inst|FP[30]                                                                                                                              ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_add_sub:exp_add_adder|add_sub_tdj:auto_generated|pipeline_dffe[7]                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.803      ;
; 0.511 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|datab_man_not_zero_ff_p2                                                              ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|input_is_nan_dffe_0                                                                   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.804      ;
; 0.511 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[21]                                        ; Block1:BlockU2|ADSR:ADSR_inst|FP[21]                                                                                                                              ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.803      ;
; 0.511 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[21]                                        ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[21]                                                                                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.803      ;
; 0.512 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[6]                                         ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[29]                                                                                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.804      ;
; 0.512 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[19]                                        ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[19]                                                                                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.804      ;
; 0.512 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|sign_input_reg4         ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|integer_result_reg[11]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.805      ;
; 0.518 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.attack                                                                                                             ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CURRENT_STATE[0]                                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.811      ;
; 0.527 ; Block1:BlockU1|ADSR:ADSR_inst|FP[26]                                                                                                                              ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_add_sub:exp_add_adder|add_sub_tdj:auto_generated|pipeline_dffe[3]                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.821      ;
; 0.527 ; ButtonProc:UBut|g1                                                                                                                                                ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|BUSY                                                                                                                   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.819      ;
; 0.528 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[18]                                        ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[18]                                                                                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.820      ;
; 0.541 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_is_not_zero_dffe4                                ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[8]                                         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.834      ;
; 0.542 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_is_not_zero_dffe4                                ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[11]                                        ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.835      ;
; 0.544 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_is_not_zero_dffe4                                ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[10]                                        ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.837      ;
; 0.545 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.idle                                                                                                               ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.attack                                                                                                             ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.837      ;
; 0.625 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|dataa_reg[30]           ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|below_lower_limit2_reg1 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.918      ;
; 0.635 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|below_lower_limit2_reg4 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|integer_result_reg[10]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.928      ;
; 0.638 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[16]                                                                                                                      ; Block1:BlockU1|ADSR:ADSR_inst|FP[16]~_Duplicate_2                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.932      ;
; 0.638 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|below_lower_limit2_reg4 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|integer_result_reg[11]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.931      ;
; 0.639 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[17]                                                                                                                      ; Block1:BlockU2|ADSR:ADSR_inst|FP[17]~_Duplicate_2                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.932      ;
; 0.640 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[15]                                                                                                                      ; Block1:BlockU2|ADSR:ADSR_inst|FP[15]~_Duplicate_2                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.933      ;
; 0.641 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_sign_dffe21                              ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|sign_dffe31                                              ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.935      ;
; 0.641 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[17]                                                                                                                      ; Block1:BlockU1|ADSR:ADSR_inst|FP[17]~_Duplicate_2                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.935      ;
; 0.643 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[16]                                                                                                                      ; Block1:BlockU2|ADSR:ADSR_inst|FP[16]~_Duplicate_2                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.936      ;
; 0.643 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[27]                                                                                                                      ; Block1:BlockU1|ADSR:ADSR_inst|FP[27]                                                                                                                              ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.936      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                              ;
+-------+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                                                                                                                                                                            ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 1.970 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[22]                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.099     ; 2.932      ;
; 1.970 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_leading_zeros_dffe31[0]                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.100     ; 2.931      ;
; 1.970 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[25]                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.099     ; 2.932      ;
; 1.970 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[23]                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.099     ; 2.932      ;
; 1.970 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[24]                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.099     ; 2.932      ;
; 1.970 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[18]                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.099     ; 2.932      ;
; 1.970 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[20]                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.099     ; 2.932      ;
; 1.970 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[21]                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.099     ; 2.932      ;
; 1.970 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[19]                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.099     ; 2.932      ;
; 1.970 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[1]                                                             ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.100     ; 2.931      ;
; 1.970 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[2]                                                             ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.100     ; 2.931      ;
; 1.970 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[4]                                                             ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.100     ; 2.931      ;
; 1.970 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[3]                                                             ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.100     ; 2.931      ;
; 1.970 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[5]                                                             ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.100     ; 2.931      ;
; 1.970 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[6]                                                             ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.100     ; 2.931      ;
; 1.970 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[7]                                                             ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.100     ; 2.931      ;
; 1.970 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[8]                                                             ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.100     ; 2.931      ;
; 1.970 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[9]                                                             ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.100     ; 2.931      ;
; 1.971 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[0]                                                             ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.099     ; 2.931      ;
; 1.971 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[11]                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.099     ; 2.931      ;
; 1.971 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[13]                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.099     ; 2.931      ;
; 1.971 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[10]                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.099     ; 2.931      ;
; 1.971 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[12]                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.099     ; 2.931      ;
; 1.971 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[17]                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.099     ; 2.931      ;
; 1.971 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[16]                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.099     ; 2.931      ;
; 1.971 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[14]                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.099     ; 2.931      ;
; 1.971 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[15]                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.099     ; 2.931      ;
; 1.972 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[0]                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.102     ; 2.927      ;
; 1.972 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[23]                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.100     ; 2.929      ;
; 1.972 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[15]                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.100     ; 2.929      ;
; 1.972 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[11]                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.100     ; 2.929      ;
; 1.972 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[7]                  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.100     ; 2.929      ;
; 1.972 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_leading_zeros_dffe31[1]                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.100     ; 2.929      ;
; 1.981 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper0|add_sub_uuk:auto_generated|lcell_ffa[9]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.088     ; 2.932      ;
; 1.981 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper0|add_sub_uuk:auto_generated|lcell_ffa[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.088     ; 2.932      ;
; 1.981 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper0|add_sub_uuk:auto_generated|lcell_ffa[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.088     ; 2.932      ;
; 1.981 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper0|add_sub_uuk:auto_generated|lcell_ffa[8]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.088     ; 2.932      ;
; 1.981 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper0|add_sub_uuk:auto_generated|lcell_ffa[3]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.088     ; 2.932      ;
; 1.981 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper0|add_sub_uuk:auto_generated|lcell_ffa[3]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.088     ; 2.932      ;
; 1.981 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper0|add_sub_uuk:auto_generated|lcell_ffa[0]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.088     ; 2.932      ;
; 1.981 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper0|add_sub_uuk:auto_generated|lcell_ffa[0]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.088     ; 2.932      ;
; 1.982 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|sign_dffe31                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.086     ; 2.933      ;
; 1.982 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_is_not_zero_dffe31                                                ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.086     ; 2.933      ;
; 1.982 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_leading_zeros_dffe31[2]                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.086     ; 2.933      ;
; 1.982 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[1]                                             ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.086     ; 2.933      ;
; 1.982 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_adj_dffe21[0]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.086     ; 2.933      ;
; 1.982 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_sign_dffe21                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.086     ; 2.933      ;
; 1.982 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper0|add_sub_uuk:auto_generated|lcell_ffa[5]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.087     ; 2.932      ;
; 1.982 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper1|add_sub_uuk:auto_generated|lcell_ffa[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.088     ; 2.931      ;
; 1.982 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper1|add_sub_uuk:auto_generated|lcell_ffa[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.088     ; 2.931      ;
; 1.982 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper1|add_sub_uuk:auto_generated|lcell_ffa[10] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.088     ; 2.931      ;
; 1.982 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper1|add_sub_uuk:auto_generated|lcell_ffa[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.088     ; 2.931      ;
; 1.982 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper1|add_sub_uuk:auto_generated|lcell_ffa[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.088     ; 2.931      ;
; 1.982 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper1|add_sub_uuk:auto_generated|lcell_ffa[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.088     ; 2.931      ;
; 1.982 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper1|add_sub_uuk:auto_generated|lcell_ffa[6]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.088     ; 2.931      ;
; 1.982 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper1|add_sub_uuk:auto_generated|lcell_ffa[5]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.088     ; 2.931      ;
; 1.982 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper1|add_sub_uuk:auto_generated|lcell_ffa[4]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.088     ; 2.931      ;
; 1.982 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper1|add_sub_uuk:auto_generated|lcell_ffa[3]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.088     ; 2.931      ;
; 1.982 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper1|add_sub_uuk:auto_generated|lcell_ffa[2]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.088     ; 2.931      ;
; 1.982 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper1|add_sub_uuk:auto_generated|lcell_ffa[1]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.088     ; 2.931      ;
; 1.982 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper1|add_sub_uuk:auto_generated|lcell_ffa[0]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.088     ; 2.931      ;
; 1.982 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated|lcell_ffa[13]   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.087     ; 2.932      ;
; 1.982 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated|lcell_ffa[12]   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.087     ; 2.932      ;
; 1.982 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated|lcell_ffa[11]   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.087     ; 2.932      ;
; 1.982 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated|lcell_ffa[10]   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.087     ; 2.932      ;
; 1.982 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated|lcell_ffa[9]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.087     ; 2.932      ;
; 1.982 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated|lcell_ffa[8]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.087     ; 2.932      ;
; 1.982 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated|lcell_ffa[7]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.087     ; 2.932      ;
; 1.982 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated|lcell_ffa[6]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.087     ; 2.932      ;
; 1.982 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated|lcell_ffa[5]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.087     ; 2.932      ;
; 1.982 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated|lcell_ffa[4]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.087     ; 2.932      ;
; 1.982 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated|lcell_ffa[3]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.087     ; 2.932      ;
; 1.982 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated|lcell_ffa[2]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.087     ; 2.932      ;
; 1.982 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated|lcell_ffa[1]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.087     ; 2.932      ;
; 1.982 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated|lcell_ffa[0]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.087     ; 2.932      ;
; 1.983 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[9]                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.082     ; 2.936      ;
; 1.983 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|round_bit_dffe3                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.088     ; 2.930      ;
; 1.983 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|sticky_bit_dffe3                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.088     ; 2.930      ;
; 1.983 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[22]                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.087     ; 2.931      ;
; 1.983 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[20]                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.088     ; 2.930      ;
; 1.983 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[18]                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.087     ; 2.931      ;
; 1.983 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[16]                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.088     ; 2.930      ;
; 1.983 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[8]                  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.088     ; 2.930      ;
; 1.983 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[12]                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.087     ; 2.931      ;
; 1.983 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[10]                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.087     ; 2.931      ;
; 1.983 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[6]                  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.088     ; 2.930      ;
; 1.983 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[14]                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.087     ; 2.931      ;
; 1.983 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[9]                  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.086     ; 2.932      ;
; 1.983 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[5]                  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.088     ; 2.930      ;
; 1.983 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[13]                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.086     ; 2.932      ;
; 1.983 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[4]                  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.088     ; 2.930      ;
; 1.983 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[2]                  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.088     ; 2.930      ;
; 1.983 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[3]                  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.088     ; 2.930      ;
; 1.983 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[0]                                             ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.084     ; 2.934      ;
; 1.983 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|sticky_bit_dffe21                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.084     ; 2.934      ;
; 1.983 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_leading_zeros_dffe31[4]                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.084     ; 2.934      ;
; 1.983 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[23]                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.084     ; 2.934      ;
; 1.983 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[22]                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.084     ; 2.934      ;
; 1.983 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[24]                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.084     ; 2.934      ;
; 1.983 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[25]                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.084     ; 2.934      ;
+-------+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                               ;
+-------+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                                                                                                                                                                            ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 1.943 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub5|add_sub_adj:auto_generated|lcell_ffa[8]              ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.569      ; 2.724      ;
; 1.943 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub5|add_sub_adj:auto_generated|lcell_ffa[6]              ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.569      ; 2.724      ;
; 1.943 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub5|add_sub_adj:auto_generated|lcell_ffa[7]              ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.569      ; 2.724      ;
; 1.943 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub5|add_sub_adj:auto_generated|lcell_ffa[5]              ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.569      ; 2.724      ;
; 1.943 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub5|add_sub_adj:auto_generated|lcell_ffa[0]              ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.569      ; 2.724      ;
; 1.943 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_leading_zeros_dffe31[4]                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.569      ; 2.724      ;
; 1.944 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|round_bit_dffe31                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.574      ; 2.730      ;
; 1.965 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub5|add_sub_adj:auto_generated|lcell_ffa[2]              ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.574      ; 2.751      ;
; 1.965 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub5|add_sub_adj:auto_generated|lcell_ffa[4]              ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.574      ; 2.751      ;
; 1.965 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub5|add_sub_adj:auto_generated|lcell_ffa[5]              ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.574      ; 2.751      ;
; 1.965 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub5|add_sub_adj:auto_generated|lcell_ffa[7]              ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.574      ; 2.751      ;
; 1.965 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub5|add_sub_adj:auto_generated|lcell_ffa[6]              ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.574      ; 2.751      ;
; 1.965 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub5|add_sub_adj:auto_generated|lcell_ffa[8]              ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.574      ; 2.751      ;
; 1.965 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub5|add_sub_adj:auto_generated|lcell_ffa[0]              ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.574      ; 2.751      ;
; 1.966 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|round_bit_dffe31                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.572      ; 2.750      ;
; 1.966 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|sticky_bit_dffe31                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.572      ; 2.750      ;
; 1.980 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|sign_dffe31                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.532      ; 2.724      ;
; 1.980 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_res_dffe3[7]                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.532      ; 2.724      ;
; 1.980 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|round_bit_dffe21                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.537      ; 2.729      ;
; 1.980 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[9]                                             ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.532      ; 2.724      ;
; 1.986 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|rounded_res_infinity_dffe4                                                ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.532      ; 2.730      ;
; 1.986 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_res_dffe4[7]                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.532      ; 2.730      ;
; 1.986 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_res_dffe4[6]                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.532      ; 2.730      ;
; 1.986 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_res_dffe4[5]                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.532      ; 2.730      ;
; 2.002 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[5]                                             ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.538      ; 2.752      ;
; 2.003 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|round_bit_dffe21                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.540      ; 2.755      ;
; 2.009 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|rounded_res_infinity_dffe4                                                ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.528      ; 2.749      ;
; 2.009 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_res_dffe4[6]                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.528      ; 2.749      ;
; 2.009 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_res_dffe4[5]                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.528      ; 2.749      ;
; 2.009 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_res_dffe4[4]                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.528      ; 2.749      ;
; 2.009 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_res_dffe4[3]                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.528      ; 2.749      ;
; 2.009 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_res_dffe4[1]                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.528      ; 2.749      ;
; 2.009 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[24]                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.529      ; 2.750      ;
; 2.425 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|sign_out_dffe5                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 2.725      ;
; 2.425 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|sign_res_dffe4                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 2.725      ;
; 2.425 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[4]                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 2.721      ;
; 2.425 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[9]                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 2.721      ;
; 2.425 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[12]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 2.721      ;
; 2.425 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[13]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 2.721      ;
; 2.425 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[14]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 2.721      ;
; 2.425 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|denormal_res_dffe4                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 2.725      ;
; 2.425 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinite_res_dffe4                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 2.725      ;
; 2.425 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|denormal_res_dffe3                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 2.725      ;
; 2.425 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinite_res_dffe3                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 2.725      ;
; 2.425 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_res_dffe3[6]                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 2.725      ;
; 2.425 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_res_dffe3[5]                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 2.725      ;
; 2.425 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_res_dffe3[4]                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 2.725      ;
; 2.425 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_res_dffe3[3]                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 2.725      ;
; 2.425 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_res_dffe3[2]                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 2.725      ;
; 2.425 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_res_dffe3[1]                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 2.725      ;
; 2.425 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_res_dffe3[0]                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 2.725      ;
; 2.425 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper0|add_sub_uuk:auto_generated|lcell_ffa[8]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 2.725      ;
; 2.426 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[8]                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.721      ;
; 2.426 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[10]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.721      ;
; 2.426 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[11]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.721      ;
; 2.426 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_is_not_zero_dffe4                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.721      ;
; 2.426 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_is_not_zero_dffe3                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.721      ;
; 2.426 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[21]                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 2.726      ;
; 2.426 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper0|add_sub_uuk:auto_generated|lcell_ffa[11]   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 2.726      ;
; 2.426 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper0|add_sub_uuk:auto_generated|lcell_ffa[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 2.726      ;
; 2.426 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper0|add_sub_uuk:auto_generated|lcell_ffa[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 2.726      ;
; 2.426 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper0|add_sub_uuk:auto_generated|lcell_ffa[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 2.726      ;
; 2.426 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper0|add_sub_uuk:auto_generated|lcell_ffa[7]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 2.726      ;
; 2.426 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper0|add_sub_uuk:auto_generated|lcell_ffa[2]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 2.726      ;
; 2.426 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper0|add_sub_uuk:auto_generated|lcell_ffa[2]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 2.726      ;
; 2.426 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper0|add_sub_uuk:auto_generated|lcell_ffa[0]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 2.726      ;
; 2.426 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated|lcell_ffa[13]   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 2.726      ;
; 2.426 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated|lcell_ffa[12]   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 2.726      ;
; 2.426 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated|lcell_ffa[11]   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 2.726      ;
; 2.426 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated|lcell_ffa[10]   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 2.726      ;
; 2.426 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated|lcell_ffa[9]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 2.726      ;
; 2.426 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated|lcell_ffa[8]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 2.726      ;
; 2.426 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated|lcell_ffa[7]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 2.726      ;
; 2.426 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated|lcell_ffa[6]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 2.726      ;
; 2.426 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated|lcell_ffa[5]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 2.726      ;
; 2.426 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated|lcell_ffa[4]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 2.726      ;
; 2.426 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated|lcell_ffa[3]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 2.726      ;
; 2.426 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated|lcell_ffa[2]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 2.726      ;
; 2.426 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated|lcell_ffa[1]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 2.726      ;
; 2.426 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated|lcell_ffa[0]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 2.726      ;
; 2.437 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[5]                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.730      ;
; 2.437 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[6]                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.730      ;
; 2.437 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[7]                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.730      ;
; 2.437 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[17]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.730      ;
; 2.437 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[17]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.730      ;
; 2.437 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[21]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.730      ;
; 2.437 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[20]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.730      ;
; 2.437 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[19]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.730      ;
; 2.437 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[18]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.730      ;
; 2.437 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[22]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.730      ;
; 2.437 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[25]                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.729      ;
; 2.437 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[24]                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.730      ;
; 2.437 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[23]                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.730      ;
; 2.437 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[20]                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.730      ;
; 2.437 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[19]                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.730      ;
; 2.437 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[17]                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.729      ;
; 2.437 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[15]                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.730      ;
; 2.437 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[16]                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.730      ;
; 2.437 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[11]                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.730      ;
; 2.437 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[9]                  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.729      ;
+-------+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                      ;
+------------+-----------------+--------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                       ; Note ;
+------------+-----------------+--------------------------------------------------+------+
; 164.15 MHz ; 164.15 MHz      ; UPLL|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+--------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                        ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; -1.092 ; -42.897       ;
+--------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                        ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.400 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                    ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 2.265 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                     ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.738 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                         ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000 ; 0.000         ;
; C                                                ; 9.943 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                     ; To Node                                                                                                                                                               ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; -1.092 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|round_bit_dffe3                                                      ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|rounded_res_infinity_dffe4                                   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.331      ; 6.425      ;
; -0.921 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|round_bit_dffe3                                                      ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|rounded_res_infinity_dffe4                                   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.334      ; 6.257      ;
; -0.853 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|dffe38                                         ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_round_p[7]                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.052     ; 5.803      ;
; -0.851 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|dffe38                                         ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_round_p[22]                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.052     ; 5.801      ;
; -0.846 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|dffe38                                         ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_round_p[17]                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.052     ; 5.796      ;
; -0.817 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|dffe38                                         ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_round_p[5]                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.052     ; 5.767      ;
; -0.813 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|dffe38                                         ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_round_p[8]                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.052     ; 5.763      ;
; -0.813 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|dffe38                                         ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_round_p[13]                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.052     ; 5.763      ;
; -0.801 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[2]             ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|rounded_res_infinity_dffe4                                   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.331      ; 6.134      ;
; -0.791 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[15]            ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|rounded_res_infinity_dffe4                                   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.334      ; 6.127      ;
; -0.768 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|sticky_bit_dffe3                                                     ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|rounded_res_infinity_dffe4                                   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.331      ; 6.101      ;
; -0.748 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[18]            ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|rounded_res_infinity_dffe4                                   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.334      ; 6.084      ;
; -0.699 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|round_bit_dffe3                                                      ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_res_dffe4[7]                                             ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.074     ; 5.627      ;
; -0.689 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[22]                                       ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub5|add_sub_adj:auto_generated|lcell_ffa[7] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.372      ; 6.063      ;
; -0.689 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[22]                                       ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub5|add_sub_adj:auto_generated|lcell_ffa[6] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.372      ; 6.063      ;
; -0.689 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[15]            ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|rounded_res_infinity_dffe4                                   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.342      ; 6.033      ;
; -0.683 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[25]                                       ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub5|add_sub_adj:auto_generated|lcell_ffa[7] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.372      ; 6.057      ;
; -0.683 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[25]                                       ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub5|add_sub_adj:auto_generated|lcell_ffa[6] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.372      ; 6.057      ;
; -0.669 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|round_bit_dffe3                                                      ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[16]                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.077     ; 5.594      ;
; -0.669 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|round_bit_dffe3                                                      ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[15]                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.077     ; 5.594      ;
; -0.657 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|dffe38                                         ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_round_p[12]                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.052     ; 5.607      ;
; -0.656 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|dffe38                                         ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_round_p[23]                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.052     ; 5.606      ;
; -0.653 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[16]            ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|rounded_res_infinity_dffe4                                   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.330      ; 5.985      ;
; -0.652 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|dffe38                                         ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_round_p[11]                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.052     ; 5.602      ;
; -0.646 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[2]             ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|rounded_res_infinity_dffe4                                   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.334      ; 5.982      ;
; -0.645 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|dffe38                                         ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_round_p[18]                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.052     ; 5.595      ;
; -0.599 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[17]            ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|rounded_res_infinity_dffe4                                   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.335      ; 5.936      ;
; -0.595 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|sticky_bit_dffe3                                                     ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|rounded_res_infinity_dffe4                                   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.334      ; 5.931      ;
; -0.588 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[24]            ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|rounded_res_infinity_dffe4                                   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.091     ; 5.499      ;
; -0.580 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|round_bit_dffe3                                                      ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[17]                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.072     ; 5.510      ;
; -0.543 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[4]             ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|rounded_res_infinity_dffe4                                   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.330      ; 5.875      ;
; -0.540 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|dffe28                                         ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|sticky_dffe                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.562     ; 4.980      ;
; -0.529 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[17]            ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|rounded_res_infinity_dffe4                                   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.329      ; 5.860      ;
; -0.528 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[7]             ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|rounded_res_infinity_dffe4                                   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.342      ; 5.872      ;
; -0.525 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[18]            ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|rounded_res_infinity_dffe4                                   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.330      ; 5.857      ;
; -0.511 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[23]                                       ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub5|add_sub_adj:auto_generated|lcell_ffa[7] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.372      ; 5.885      ;
; -0.511 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[23]                                       ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub5|add_sub_adj:auto_generated|lcell_ffa[6] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.372      ; 5.885      ;
; -0.509 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[13]                                       ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub5|add_sub_adj:auto_generated|lcell_ffa[7] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.373      ; 5.884      ;
; -0.509 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[20]                                       ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub5|add_sub_adj:auto_generated|lcell_ffa[7] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.373      ; 5.884      ;
; -0.509 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[20]                                       ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub5|add_sub_adj:auto_generated|lcell_ffa[6] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.373      ; 5.884      ;
; -0.508 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[13]                                       ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub5|add_sub_adj:auto_generated|lcell_ffa[6] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.373      ; 5.883      ;
; -0.503 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[18]                                       ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub5|add_sub_adj:auto_generated|lcell_ffa[7] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.373      ; 5.878      ;
; -0.503 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[18]                                       ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub5|add_sub_adj:auto_generated|lcell_ffa[6] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.373      ; 5.878      ;
; -0.496 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[19]            ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|rounded_res_infinity_dffe4                                   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.334      ; 5.832      ;
; -0.488 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[16]            ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|rounded_res_infinity_dffe4                                   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.334      ; 5.824      ;
; -0.487 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|dffe38                                         ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_round_p[6]                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.052     ; 5.437      ;
; -0.486 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|dffe38                                         ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_round_p[9]                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.052     ; 5.436      ;
; -0.485 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|dffe38                                         ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_round_p[16]                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.052     ; 5.435      ;
; -0.483 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|dffe38                                         ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_round_p[10]                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.052     ; 5.433      ;
; -0.482 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|dffe38                                         ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_round_p[14]                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.052     ; 5.432      ;
; -0.481 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|dffe38                                         ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_round_p[15]                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.052     ; 5.431      ;
; -0.469 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[21]            ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|rounded_res_infinity_dffe4                                   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.334      ; 5.805      ;
; -0.466 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|dffe28                                         ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lsb_dffe                                                                                  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.562     ; 4.906      ;
; -0.465 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|dffe28                                         ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_round_p[1]                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.562     ; 4.905      ;
; -0.465 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|dffe32                                         ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_round_p[7]                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.052     ; 5.415      ;
; -0.465 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[19]            ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|rounded_res_infinity_dffe4                                   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.329      ; 5.796      ;
; -0.464 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|dffe28                                         ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_round_p[3]                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.562     ; 4.904      ;
; -0.463 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|dffe32                                         ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_round_p[22]                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.052     ; 5.413      ;
; -0.461 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|dffe28                                         ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_round_p[2]                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.562     ; 4.901      ;
; -0.460 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|dffe28                                         ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|round_dffe                                                                                ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.562     ; 4.900      ;
; -0.460 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|dffe28                                         ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_round_p[4]                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.562     ; 4.900      ;
; -0.460 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|dffe38                                         ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_round_p[2]                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.401      ; 5.863      ;
; -0.458 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|dffe32                                         ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_round_p[17]                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.052     ; 5.408      ;
; -0.457 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[25]            ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|rounded_res_infinity_dffe4                                   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.335      ; 5.794      ;
; -0.456 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[9]             ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|rounded_res_infinity_dffe4                                   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.329      ; 5.787      ;
; -0.451 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|dffe30                                         ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|sticky_dffe                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.046     ; 5.407      ;
; -0.451 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|dffe30                                         ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_round_p[7]                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.052     ; 5.401      ;
; -0.449 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|dffe30                                         ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_round_p[22]                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.052     ; 5.399      ;
; -0.448 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[23]                                       ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub5|add_sub_adj:auto_generated|lcell_ffa[7] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.374      ; 5.824      ;
; -0.447 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[23]                                       ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub5|add_sub_adj:auto_generated|lcell_ffa[6] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.374      ; 5.823      ;
; -0.444 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|dffe30                                         ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_round_p[17]                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.052     ; 5.394      ;
; -0.442 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[20]            ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|rounded_res_infinity_dffe4                                   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.330      ; 5.774      ;
; -0.439 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[14]                                       ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub5|add_sub_adj:auto_generated|lcell_ffa[7] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.373      ; 5.814      ;
; -0.438 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[13]                                       ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub5|add_sub_adj:auto_generated|lcell_ffa[7] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.372      ; 5.812      ;
; -0.438 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[13]                                       ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub5|add_sub_adj:auto_generated|lcell_ffa[6] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.372      ; 5.812      ;
; -0.437 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[14]                                       ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub5|add_sub_adj:auto_generated|lcell_ffa[6] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.373      ; 5.812      ;
; -0.435 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[12]                                       ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub5|add_sub_adj:auto_generated|lcell_ffa[7] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.373      ; 5.810      ;
; -0.434 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[12]                                       ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub5|add_sub_adj:auto_generated|lcell_ffa[6] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.373      ; 5.809      ;
; -0.434 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|dffe38                                         ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|sticky_dffe                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.074     ; 5.362      ;
; -0.432 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[11]                                       ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub5|add_sub_adj:auto_generated|lcell_ffa[7] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.372      ; 5.806      ;
; -0.432 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[11]                                       ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub5|add_sub_adj:auto_generated|lcell_ffa[6] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.372      ; 5.806      ;
; -0.431 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[25]                                       ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub5|add_sub_adj:auto_generated|lcell_ffa[7] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.374      ; 5.807      ;
; -0.430 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[25]                                       ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub5|add_sub_adj:auto_generated|lcell_ffa[6] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.374      ; 5.806      ;
; -0.429 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|dffe32                                         ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_round_p[5]                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.052     ; 5.379      ;
; -0.425 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|dffe32                                         ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_round_p[8]                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.052     ; 5.375      ;
; -0.425 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|dffe32                                         ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_round_p[13]                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.052     ; 5.375      ;
; -0.422 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[22]            ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|rounded_res_infinity_dffe4                                   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.334      ; 5.758      ;
; -0.416 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|dffe31                                         ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|sticky_dffe                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.562     ; 4.856      ;
; -0.415 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|dffe30                                         ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_round_p[5]                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.052     ; 5.365      ;
; -0.412 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|cout_regr ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[0]                                ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.072     ; 5.342      ;
; -0.412 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|cout_regr ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[6]                                ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.072     ; 5.342      ;
; -0.412 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|cout_regr ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[2]                                ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.072     ; 5.342      ;
; -0.412 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|cout_regr ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[4]                                ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.072     ; 5.342      ;
; -0.412 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|cout_regr ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[1]                                ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.072     ; 5.342      ;
; -0.412 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|cout_regr ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[5]                                ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.072     ; 5.342      ;
; -0.411 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|dffe30                                         ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_round_p[8]                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.052     ; 5.361      ;
; -0.411 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|dffe30                                         ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_round_p[13]                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.052     ; 5.361      ;
; -0.408 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[2]             ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_res_dffe4[7]                                             ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.074     ; 5.336      ;
; -0.404 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|dffe38                                         ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_round_p[21]                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 5.335      ;
; -0.400 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|dffe38                                         ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_round_p[20]                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 5.331      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                         ; To Node                                                                                                                                                               ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.400 ; Block1:BlockU1|ADSR:ADSR_inst|load                                                                                                                                ; Block1:BlockU1|ADSR:ADSR_inst|load                                                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; Block1:BlockU1|ADSR:ADSR_inst|flag                                                                                                                                ; Block1:BlockU1|ADSR:ADSR_inst|flag                                                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; Block1:BlockU2|ADSR:ADSR_inst|add_sub                                                                                                                             ; Block1:BlockU2|ADSR:ADSR_inst|add_sub                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain                                                                                                            ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain                                                                                                                ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.release                                                                                                            ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.release                                                                                                                ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.attack                                                                                                             ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.attack                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay                                                                                                              ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay                                                                                                                  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.idle                                                                                                               ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.idle                                                                                                                   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU1|ADSR:ADSR_inst|add_sub                                                                                                                             ; Block1:BlockU1|ADSR:ADSR_inst|add_sub                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay                                                                                                              ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay                                                                                                                  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.idle                                                                                                               ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.idle                                                                                                                   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.release                                                                                                            ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.release                                                                                                                ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.attack                                                                                                             ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.attack                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain                                                                                                            ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain                                                                                                                ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; Block1:BlockU2|ADSR:ADSR_inst|load                                                                                                                                ; Block1:BlockU2|ADSR:ADSR_inst|load                                                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Block1:BlockU2|ADSR:ADSR_inst|flag                                                                                                                                ; Block1:BlockU2|ADSR:ADSR_inst|flag                                                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|BUSY                                                                                                                   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|BUSY                                                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ButtonProc:UBut|g2                                                                                                                                                ; ButtonProc:UBut|g2                                                                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ButtonProc:UBut|g1                                                                                                                                                ; ButtonProc:UBut|g1                                                                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|BUSY                                                                                                                   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|BUSY                                                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.449 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CURRENT_STATE[0]                                                                                                       ; Block1:BlockU2|ADSR:ADSR_inst|add_sub                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.717      ;
; 0.449 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|BUSY                                                                                                                   ; ButtonProc:UBut|g2                                                                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.716      ;
; 0.455 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|datab_man_not_zero_ff_p2                                                              ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|input_is_infinity_dffe_0                                                                  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.723      ;
; 0.455 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|BUSY                                                                                                                   ; ButtonProc:UBut|g1                                                                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.722      ;
; 0.456 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|below_lower_limit2_reg4 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|integer_result_reg[11]      ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.723      ;
; 0.456 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|below_lower_limit2_reg4 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|integer_result_reg[10]      ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.723      ;
; 0.457 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinite_res_dffe4                                       ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|sign_out_dffe5                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.725      ;
; 0.458 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|sign_input_reg4         ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|integer_result_reg[10]      ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.725      ;
; 0.469 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|input_is_nan_dffe_0                                                                   ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|input_is_nan_dffe_1                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|input_is_infinity_ff1                                                                 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_result_ff[22]                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_add_sub:exp_add_adder|add_sub_tdj:auto_generated|pipeline_dffe[2]                 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|exp_add_p1[2]                                                                             ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_add_sub:exp_add_adder|add_sub_tdj:auto_generated|pipeline_dffe[1]                 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|exp_add_p1[1]                                                                             ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.737      ;
; 0.470 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_add_sub:exp_add_adder|add_sub_tdj:auto_generated|pipeline_dffe[3]                 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|exp_add_p1[3]                                                                             ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_is_not_zero_dffe3                                ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_is_not_zero_dffe4                                    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|sign_input_reg3         ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|sign_input_reg4             ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_is_not_zero_dffe3                                ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_is_not_zero_dffe4                                    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.471 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|input_is_infinity_dffe_0                                                              ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|input_is_infinity_dffe_1                                                                  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|sign_input_reg1         ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|sign_input_reg2             ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|sign_node_ff4                                                                         ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|dataa_reg[31]               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|sign_node_ff3                                                                         ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|sign_node_ff4                                                                             ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; Block1:BlockU2|ADSR:ADSR_inst|FP[31]                                                                                                                              ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|sign_node_ff0                                                                             ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_add_sub:exp_add_adder|add_sub_tdj:auto_generated|pipeline_dffe[5]                 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|exp_add_p1[5]                                                                             ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_add_sub:exp_add_adder|add_sub_tdj:auto_generated|pipeline_dffe[1]                 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|exp_add_p1[1]                                                                             ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_add_sub:exp_add_adder|add_sub_tdj:auto_generated|pipeline_dffe[0]                 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|exp_add_p1[0]                                                                             ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|denormal_res_dffe3                                       ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|denormal_res_dffe4                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|int_or_reg2             ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|int_or_reg3                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|below_lower_limit2_reg2 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|below_lower_limit2_reg3     ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|int_or_reg2             ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|int_or_reg3                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|sign_node_ff4                                                                         ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|dataa_reg[31]               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|sign_node_ff3                                                                         ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|sign_node_ff4                                                                             ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|sign_node_ff2                                                                         ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|sign_node_ff3                                                                             ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|sign_res_dffe3                                           ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|sign_res_dffe4                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|below_lower_limit2_reg2 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|below_lower_limit2_reg3     ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|below_lower_limit2_reg1 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|below_lower_limit2_reg2     ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_add_sub:exp_add_adder|add_sub_tdj:auto_generated|pipeline_dffe[5]                 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|exp_add_p1[5]                                                                             ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.472 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|dataa_reg[31]           ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|sign_input_reg1             ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|sign_node_ff1                                                                         ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|sign_node_ff2                                                                             ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|sign_node_ff0                                                                         ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|sign_node_ff1                                                                             ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_add_sub:exp_add_adder|add_sub_tdj:auto_generated|pipeline_dffe[7]                 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|exp_add_p1[7]                                                                             ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|below_lower_limit2_reg1 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|below_lower_limit2_reg2     ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay                                                                                                              ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CURRENT_STATE[1]                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.740      ;
; 0.473 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_add_sub:exp_add_adder|add_sub_tdj:auto_generated|pipeline_dffe[4]                 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|exp_add_p1[4]                                                                             ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.740      ;
; 0.473 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|sign_input_reg2         ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|sign_input_reg3             ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.740      ;
; 0.473 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|sign_input_reg1         ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|sign_input_reg2             ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.740      ;
; 0.474 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_add_sub:exp_add_adder|add_sub_tdj:auto_generated|pipeline_dffe[6]                 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|exp_add_p1[6]                                                                             ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.741      ;
; 0.474 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|below_lower_limit2_reg3 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|below_lower_limit2_reg4     ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.741      ;
; 0.475 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[15]                                        ; Block1:BlockU2|ADSR:ADSR_inst|FP[15]~_Duplicate_2                                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.743      ;
; 0.475 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[17]                                        ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[17]                                                                                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.743      ;
; 0.477 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[15]                                        ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[15]                                                                                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.745      ;
; 0.477 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[1]                                         ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[24]                                                                                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.745      ;
; 0.478 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|datab_man_not_zero_ff_p2                                                              ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|input_is_nan_dffe_0                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.746      ;
; 0.478 ; Block1:BlockU2|ADSR:ADSR_inst|FP[30]                                                                                                                              ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_add_sub:exp_add_adder|add_sub_tdj:auto_generated|pipeline_dffe[7]                     ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.745      ;
; 0.478 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[21]                                        ; Block1:BlockU2|ADSR:ADSR_inst|FP[21]                                                                                                                                  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.745      ;
; 0.478 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[21]                                        ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[21]                                                                                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.745      ;
; 0.478 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[15]                                        ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[15]                                                                                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.746      ;
; 0.479 ; Block1:BlockU1|ADSR:ADSR_inst|FP[28]                                                                                                                              ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_add_sub:exp_add_adder|add_sub_tdj:auto_generated|pipeline_dffe[5]                     ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.746      ;
; 0.479 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[16]                                        ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[16]                                                                                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.747      ;
; 0.479 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.attack                                                                                                             ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CURRENT_STATE[0]                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.747      ;
; 0.480 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[1]                                         ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[24]                                                                                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.747      ;
; 0.480 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|sign_input_reg4         ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|integer_result_reg[11]      ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.747      ;
; 0.480 ; Block1:BlockU1|ADSR:ADSR_inst|FP[30]                                                                                                                              ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_add_sub:exp_add_adder|add_sub_tdj:auto_generated|pipeline_dffe[7]                     ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.747      ;
; 0.481 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[6]                                         ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[29]                                                                                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.748      ;
; 0.481 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[19]                                        ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[19]                                                                                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.748      ;
; 0.491 ; Block1:BlockU1|ADSR:ADSR_inst|FP[26]                                                                                                                              ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_add_sub:exp_add_adder|add_sub_tdj:auto_generated|pipeline_dffe[3]                     ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.760      ;
; 0.492 ; ButtonProc:UBut|g1                                                                                                                                                ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|BUSY                                                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.759      ;
; 0.493 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[18]                                        ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[18]                                                                                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.760      ;
; 0.503 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_is_not_zero_dffe4                                ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[8]                                             ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.771      ;
; 0.503 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.idle                                                                                                               ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.attack                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.771      ;
; 0.504 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_is_not_zero_dffe4                                ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[11]                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.772      ;
; 0.506 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_is_not_zero_dffe4                                ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[10]                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.774      ;
; 0.580 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|dataa_reg[30]           ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|below_lower_limit2_reg1     ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.847      ;
; 0.589 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|below_lower_limit2_reg4 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|integer_result_reg[10]      ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.856      ;
; 0.592 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|below_lower_limit2_reg4 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|integer_result_reg[11]      ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.859      ;
; 0.593 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_adj_dffe21[0]                                        ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub5|add_sub_adj:auto_generated|lcell_ffa[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.538      ; 1.326      ;
; 0.596 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[17]                                                                                                                      ; Block1:BlockU2|ADSR:ADSR_inst|FP[17]~_Duplicate_2                                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.864      ;
; 0.596 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[16]                                                                                                                      ; Block1:BlockU1|ADSR:ADSR_inst|FP[16]~_Duplicate_2                                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.864      ;
; 0.597 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[15]                                                                                                                      ; Block1:BlockU2|ADSR:ADSR_inst|FP[15]~_Duplicate_2                                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.865      ;
; 0.598 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_sign_dffe21                              ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|sign_dffe31                                                  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.866      ;
; 0.599 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[17]                                                                                                                      ; Block1:BlockU1|ADSR:ADSR_inst|FP[17]~_Duplicate_2                                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.867      ;
; 0.600 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|sign_res_dffe4                                           ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|sign_out_dffe5                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.868      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                               ;
+-------+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                                                                                                                                                                            ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 2.265 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[0]                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.094     ; 2.643      ;
; 2.266 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[0]                                                             ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.089     ; 2.647      ;
; 2.266 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[22]                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.089     ; 2.647      ;
; 2.266 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[25]                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.089     ; 2.647      ;
; 2.266 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[23]                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.089     ; 2.647      ;
; 2.266 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[24]                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.089     ; 2.647      ;
; 2.266 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[11]                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.089     ; 2.647      ;
; 2.266 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[13]                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.089     ; 2.647      ;
; 2.266 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[10]                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.089     ; 2.647      ;
; 2.266 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[12]                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.089     ; 2.647      ;
; 2.266 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[18]                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.089     ; 2.647      ;
; 2.266 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[20]                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.089     ; 2.647      ;
; 2.266 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[21]                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.089     ; 2.647      ;
; 2.266 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[19]                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.089     ; 2.647      ;
; 2.266 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[17]                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.089     ; 2.647      ;
; 2.266 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[16]                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.089     ; 2.647      ;
; 2.266 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[14]                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.089     ; 2.647      ;
; 2.266 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[15]                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.089     ; 2.647      ;
; 2.267 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[23]                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.090     ; 2.645      ;
; 2.267 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[15]                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.090     ; 2.645      ;
; 2.267 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[11]                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.090     ; 2.645      ;
; 2.267 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[7]                  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.090     ; 2.645      ;
; 2.267 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_leading_zeros_dffe31[1]                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.090     ; 2.645      ;
; 2.267 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_leading_zeros_dffe31[0]                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.089     ; 2.646      ;
; 2.267 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[1]                                                             ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.089     ; 2.646      ;
; 2.267 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[2]                                                             ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.089     ; 2.646      ;
; 2.267 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[4]                                                             ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.089     ; 2.646      ;
; 2.267 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[3]                                                             ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.089     ; 2.646      ;
; 2.267 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[5]                                                             ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.089     ; 2.646      ;
; 2.267 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[6]                                                             ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.089     ; 2.646      ;
; 2.267 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[7]                                                             ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.089     ; 2.646      ;
; 2.267 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[8]                                                             ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.089     ; 2.646      ;
; 2.267 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[9]                                                             ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.089     ; 2.646      ;
; 2.275 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[17]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.083     ; 2.644      ;
; 2.275 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[21]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.083     ; 2.644      ;
; 2.275 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[20]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.083     ; 2.644      ;
; 2.275 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[19]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.083     ; 2.644      ;
; 2.275 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[18]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.083     ; 2.644      ;
; 2.276 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[4]                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.083     ; 2.643      ;
; 2.276 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[3]                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.084     ; 2.642      ;
; 2.276 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[19]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.083     ; 2.643      ;
; 2.276 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[22]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.083     ; 2.643      ;
; 2.276 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[2]                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.082     ; 2.644      ;
; 2.276 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[7]                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.084     ; 2.642      ;
; 2.276 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[8]                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.084     ; 2.642      ;
; 2.276 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[10]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.083     ; 2.643      ;
; 2.276 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[15]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.083     ; 2.643      ;
; 2.276 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[16]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.083     ; 2.643      ;
; 2.276 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[17]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.083     ; 2.643      ;
; 2.276 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[16]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.083     ; 2.643      ;
; 2.276 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[15]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.083     ; 2.643      ;
; 2.276 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[12]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.084     ; 2.642      ;
; 2.276 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[11]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.084     ; 2.642      ;
; 2.276 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[10]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.084     ; 2.642      ;
; 2.276 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[9]                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.084     ; 2.642      ;
; 2.276 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[8]                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.084     ; 2.642      ;
; 2.276 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[7]                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.084     ; 2.642      ;
; 2.276 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[6]                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.084     ; 2.642      ;
; 2.276 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[5]                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.084     ; 2.642      ;
; 2.276 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[4]                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.084     ; 2.642      ;
; 2.276 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[3]                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.084     ; 2.642      ;
; 2.276 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[2]                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.084     ; 2.642      ;
; 2.276 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[1]                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.084     ; 2.642      ;
; 2.276 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[0]                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.084     ; 2.642      ;
; 2.276 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[22]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.083     ; 2.643      ;
; 2.276 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper0|add_sub_uuk:auto_generated|lcell_ffa[9]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.080     ; 2.646      ;
; 2.276 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper0|add_sub_uuk:auto_generated|lcell_ffa[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.080     ; 2.646      ;
; 2.276 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper0|add_sub_uuk:auto_generated|lcell_ffa[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.080     ; 2.646      ;
; 2.276 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper0|add_sub_uuk:auto_generated|lcell_ffa[8]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.080     ; 2.646      ;
; 2.276 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper0|add_sub_uuk:auto_generated|lcell_ffa[5]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.079     ; 2.647      ;
; 2.276 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper0|add_sub_uuk:auto_generated|lcell_ffa[3]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.080     ; 2.646      ;
; 2.276 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper0|add_sub_uuk:auto_generated|lcell_ffa[3]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.080     ; 2.646      ;
; 2.276 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper0|add_sub_uuk:auto_generated|lcell_ffa[0]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.080     ; 2.646      ;
; 2.276 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper0|add_sub_uuk:auto_generated|lcell_ffa[0]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.080     ; 2.646      ;
; 2.276 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper1|add_sub_uuk:auto_generated|lcell_ffa[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 2.645      ;
; 2.276 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper1|add_sub_uuk:auto_generated|lcell_ffa[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 2.645      ;
; 2.276 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper1|add_sub_uuk:auto_generated|lcell_ffa[10] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 2.645      ;
; 2.276 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper1|add_sub_uuk:auto_generated|lcell_ffa[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 2.645      ;
; 2.276 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper1|add_sub_uuk:auto_generated|lcell_ffa[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 2.645      ;
; 2.276 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper1|add_sub_uuk:auto_generated|lcell_ffa[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 2.645      ;
; 2.276 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper1|add_sub_uuk:auto_generated|lcell_ffa[6]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 2.645      ;
; 2.276 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper1|add_sub_uuk:auto_generated|lcell_ffa[5]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 2.645      ;
; 2.276 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper1|add_sub_uuk:auto_generated|lcell_ffa[4]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 2.645      ;
; 2.276 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper1|add_sub_uuk:auto_generated|lcell_ffa[3]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 2.645      ;
; 2.276 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper1|add_sub_uuk:auto_generated|lcell_ffa[2]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 2.645      ;
; 2.276 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper1|add_sub_uuk:auto_generated|lcell_ffa[1]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 2.645      ;
; 2.276 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper1|add_sub_uuk:auto_generated|lcell_ffa[0]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 2.645      ;
; 2.276 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated|lcell_ffa[13]   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.079     ; 2.647      ;
; 2.276 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated|lcell_ffa[12]   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.079     ; 2.647      ;
; 2.276 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated|lcell_ffa[11]   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.079     ; 2.647      ;
; 2.276 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated|lcell_ffa[10]   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.079     ; 2.647      ;
; 2.276 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated|lcell_ffa[9]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.079     ; 2.647      ;
; 2.276 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated|lcell_ffa[8]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.079     ; 2.647      ;
; 2.276 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated|lcell_ffa[7]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.079     ; 2.647      ;
; 2.276 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated|lcell_ffa[6]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.079     ; 2.647      ;
; 2.276 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated|lcell_ffa[5]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.079     ; 2.647      ;
; 2.276 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated|lcell_ffa[4]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.079     ; 2.647      ;
; 2.276 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated|lcell_ffa[3]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.079     ; 2.647      ;
; 2.276 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated|lcell_ffa[2]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.079     ; 2.647      ;
; 2.276 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated|lcell_ffa[1]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.079     ; 2.647      ;
+-------+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                ;
+-------+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                                                                                                                                                                            ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 1.738 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub5|add_sub_adj:auto_generated|lcell_ffa[8]              ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.536      ; 2.469      ;
; 1.738 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub5|add_sub_adj:auto_generated|lcell_ffa[6]              ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.536      ; 2.469      ;
; 1.738 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub5|add_sub_adj:auto_generated|lcell_ffa[7]              ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.536      ; 2.469      ;
; 1.738 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub5|add_sub_adj:auto_generated|lcell_ffa[5]              ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.536      ; 2.469      ;
; 1.738 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub5|add_sub_adj:auto_generated|lcell_ffa[0]              ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.536      ; 2.469      ;
; 1.738 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|round_bit_dffe31                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.539      ; 2.472      ;
; 1.738 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_leading_zeros_dffe31[4]                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.536      ; 2.469      ;
; 1.766 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub5|add_sub_adj:auto_generated|lcell_ffa[2]              ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 2.496      ;
; 1.766 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub5|add_sub_adj:auto_generated|lcell_ffa[4]              ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 2.496      ;
; 1.766 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub5|add_sub_adj:auto_generated|lcell_ffa[5]              ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 2.496      ;
; 1.766 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub5|add_sub_adj:auto_generated|lcell_ffa[7]              ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 2.496      ;
; 1.766 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub5|add_sub_adj:auto_generated|lcell_ffa[6]              ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 2.496      ;
; 1.766 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub5|add_sub_adj:auto_generated|lcell_ffa[8]              ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 2.496      ;
; 1.766 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub5|add_sub_adj:auto_generated|lcell_ffa[0]              ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 2.496      ;
; 1.767 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|round_bit_dffe31                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.533      ; 2.495      ;
; 1.767 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|sticky_bit_dffe31                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.533      ; 2.495      ;
; 1.776 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|sign_dffe31                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.498      ; 2.469      ;
; 1.776 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_res_dffe3[7]                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.498      ; 2.469      ;
; 1.776 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|round_bit_dffe21                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.500      ; 2.471      ;
; 1.776 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[9]                                             ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.498      ; 2.469      ;
; 1.782 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|rounded_res_infinity_dffe4                                                ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.495      ; 2.472      ;
; 1.782 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_res_dffe4[7]                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.495      ; 2.472      ;
; 1.782 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_res_dffe4[6]                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.495      ; 2.472      ;
; 1.782 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_res_dffe4[5]                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.495      ; 2.472      ;
; 1.804 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|round_bit_dffe21                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.500      ; 2.499      ;
; 1.804 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[5]                                             ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.498      ; 2.497      ;
; 1.811 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|rounded_res_infinity_dffe4                                                ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.488      ; 2.494      ;
; 1.811 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_res_dffe4[6]                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.488      ; 2.494      ;
; 1.811 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_res_dffe4[5]                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.488      ; 2.494      ;
; 1.811 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_res_dffe4[4]                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.488      ; 2.494      ;
; 1.811 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_res_dffe4[3]                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.488      ; 2.494      ;
; 1.811 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_res_dffe4[1]                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.488      ; 2.494      ;
; 1.811 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[24]                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.489      ; 2.495      ;
; 2.193 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|sign_out_dffe5                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.470      ;
; 2.193 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|sign_res_dffe4                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.470      ;
; 2.193 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[8]                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.464      ;
; 2.193 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[10]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.464      ;
; 2.193 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[11]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.464      ;
; 2.193 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|denormal_res_dffe4                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.470      ;
; 2.193 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_is_not_zero_dffe4                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.464      ;
; 2.193 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_is_not_zero_dffe3                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.464      ;
; 2.193 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinite_res_dffe4                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.470      ;
; 2.193 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|denormal_res_dffe3                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.470      ;
; 2.193 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinite_res_dffe3                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.470      ;
; 2.193 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_res_dffe3[6]                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.470      ;
; 2.193 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_res_dffe3[5]                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.470      ;
; 2.193 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_res_dffe3[4]                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.470      ;
; 2.193 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_res_dffe3[3]                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.470      ;
; 2.193 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_res_dffe3[2]                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.470      ;
; 2.193 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_res_dffe3[1]                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.470      ;
; 2.193 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_res_dffe3[0]                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.470      ;
; 2.193 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper0|add_sub_uuk:auto_generated|lcell_ffa[8]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.470      ;
; 2.193 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper0|add_sub_uuk:auto_generated|lcell_ffa[0]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.471      ;
; 2.193 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated|lcell_ffa[13]   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.471      ;
; 2.193 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated|lcell_ffa[12]   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.471      ;
; 2.193 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated|lcell_ffa[11]   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.471      ;
; 2.193 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated|lcell_ffa[10]   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.471      ;
; 2.193 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated|lcell_ffa[9]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.471      ;
; 2.193 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated|lcell_ffa[8]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.471      ;
; 2.193 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated|lcell_ffa[7]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.471      ;
; 2.193 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated|lcell_ffa[6]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.471      ;
; 2.193 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated|lcell_ffa[5]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.471      ;
; 2.193 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated|lcell_ffa[4]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.471      ;
; 2.193 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated|lcell_ffa[3]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.471      ;
; 2.193 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated|lcell_ffa[2]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.471      ;
; 2.193 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated|lcell_ffa[1]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.471      ;
; 2.193 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated|lcell_ffa[0]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.471      ;
; 2.194 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[4]                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.465      ;
; 2.194 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[9]                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.465      ;
; 2.194 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[12]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.465      ;
; 2.194 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[13]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.465      ;
; 2.194 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[14]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.465      ;
; 2.194 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[21]                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.471      ;
; 2.194 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper0|add_sub_uuk:auto_generated|lcell_ffa[11]   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.471      ;
; 2.194 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper0|add_sub_uuk:auto_generated|lcell_ffa[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.471      ;
; 2.194 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper0|add_sub_uuk:auto_generated|lcell_ffa[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.471      ;
; 2.194 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper0|add_sub_uuk:auto_generated|lcell_ffa[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.471      ;
; 2.194 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper0|add_sub_uuk:auto_generated|lcell_ffa[7]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.471      ;
; 2.194 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper0|add_sub_uuk:auto_generated|lcell_ffa[2]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.471      ;
; 2.194 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper0|add_sub_uuk:auto_generated|lcell_ffa[2]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.471      ;
; 2.204 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[0]                                                             ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.471      ;
; 2.204 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[8]                                                             ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.471      ;
; 2.204 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_leading_zeros_dffe31[0]                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.471      ;
; 2.204 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[6]                                                             ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.471      ;
; 2.204 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[7]                                                             ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.471      ;
; 2.204 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[3]                                                             ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.471      ;
; 2.204 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[2]                                                             ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.471      ;
; 2.204 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[4]                                                             ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.471      ;
; 2.204 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[1]                                                             ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.471      ;
; 2.204 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[5]                                                             ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.471      ;
; 2.205 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|sign_res_dffe3                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 2.469      ;
; 2.205 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[7]                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 2.465      ;
; 2.205 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[5]                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 2.465      ;
; 2.205 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[3]                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 2.463      ;
; 2.205 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[19]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 2.463      ;
; 2.205 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[20]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 2.463      ;
; 2.205 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[21]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 2.463      ;
; 2.205 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[22]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 2.463      ;
; 2.205 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[0]                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 2.465      ;
; 2.205 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[1]                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 2.465      ;
+-------+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                       ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 2.090 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                        ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.186 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                    ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 3.594 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                     ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.902 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                         ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 2.269 ; 0.000         ;
; C                                                ; 9.594 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                          ; To Node                                                                                                                                                               ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 2.090 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|dffe38                              ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_round_p[5]                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.024     ; 2.873      ;
; 2.090 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|dffe38                              ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_round_p[7]                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.024     ; 2.873      ;
; 2.092 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|dffe38                              ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_round_p[22]                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.024     ; 2.871      ;
; 2.095 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|dffe38                              ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_round_p[8]                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.024     ; 2.868      ;
; 2.095 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|dffe38                              ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_round_p[13]                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.024     ; 2.868      ;
; 2.098 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|dffe38                              ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_round_p[17]                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.024     ; 2.865      ;
; 2.166 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|round_bit_dffe3                                           ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|rounded_res_infinity_dffe4                                   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.140      ; 2.961      ;
; 2.176 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|dffe38                              ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_round_p[12]                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.024     ; 2.787      ;
; 2.177 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|dffe38                              ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_round_p[23]                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.024     ; 2.786      ;
; 2.181 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|dffe38                              ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_round_p[11]                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.024     ; 2.782      ;
; 2.184 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|dffe38                              ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_round_p[18]                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.024     ; 2.779      ;
; 2.259 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|dffe38                              ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_round_p[2]                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.169      ; 2.897      ;
; 2.263 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|dffe38                              ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_round_p[6]                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.024     ; 2.700      ;
; 2.264 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|dffe38                              ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_round_p[9]                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.024     ; 2.699      ;
; 2.266 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|dffe38                              ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_round_p[16]                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.024     ; 2.697      ;
; 2.268 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|dffe38                              ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_round_p[10]                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.024     ; 2.695      ;
; 2.269 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|dffe38                              ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_round_p[14]                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.024     ; 2.694      ;
; 2.271 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|dffe38                              ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_round_p[15]                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.024     ; 2.692      ;
; 2.273 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[17] ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|rounded_res_infinity_dffe4                                   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.139      ; 2.853      ;
; 2.281 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|round_bit_dffe3                                           ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|rounded_res_infinity_dffe4                                   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.140      ; 2.846      ;
; 2.284 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|dffe30                              ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_round_p[5]                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.024     ; 2.679      ;
; 2.284 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|dffe30                              ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_round_p[7]                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.024     ; 2.679      ;
; 2.286 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|dffe30                              ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_round_p[22]                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.024     ; 2.677      ;
; 2.289 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|dffe30                              ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|sticky_dffe                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.021     ; 2.677      ;
; 2.289 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|dffe30                              ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_round_p[8]                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.024     ; 2.674      ;
; 2.289 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|dffe30                              ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_round_p[13]                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.024     ; 2.674      ;
; 2.292 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|dffe30                              ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_round_p[17]                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.024     ; 2.671      ;
; 2.303 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|dffe38                              ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_round_p[1]                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.169      ; 2.853      ;
; 2.306 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[15] ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|rounded_res_infinity_dffe4                                   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.139      ; 2.820      ;
; 2.306 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|dffe38                              ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lsb_dffe                                                                                  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.156      ; 2.837      ;
; 2.306 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|dffe38                              ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_round_p[3]                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.169      ; 2.850      ;
; 2.306 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|dffe38                              ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_round_p[4]                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.169      ; 2.850      ;
; 2.307 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|dffe30                              ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lsb_dffe                                                                                  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.021     ; 2.659      ;
; 2.307 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|dffe30                              ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_round_p[1]                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.021     ; 2.659      ;
; 2.307 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|dffe38                              ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|round_dffe                                                                                ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.156      ; 2.836      ;
; 2.308 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|dffe30                              ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_round_p[3]                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.021     ; 2.658      ;
; 2.310 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[17] ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|rounded_res_infinity_dffe4                                   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.140      ; 2.817      ;
; 2.313 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|dffe30                              ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|round_dffe                                                                                ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.021     ; 2.653      ;
; 2.313 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|dffe30                              ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_round_p[2]                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.021     ; 2.653      ;
; 2.314 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|dffe30                              ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_round_p[4]                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.021     ; 2.652      ;
; 2.315 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|dffe28                              ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|sticky_dffe                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.237     ; 2.435      ;
; 2.315 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[2]  ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|rounded_res_infinity_dffe4                                   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.140      ; 2.812      ;
; 2.316 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|dffe38                              ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|sticky_dffe                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.038     ; 2.633      ;
; 2.321 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[19] ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|rounded_res_infinity_dffe4                                   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.139      ; 2.805      ;
; 2.323 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[15] ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|rounded_res_infinity_dffe4                                   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.146      ; 2.810      ;
; 2.331 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[19] ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|rounded_res_infinity_dffe4                                   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.139      ; 2.795      ;
; 2.333 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|dffe28                              ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lsb_dffe                                                                                  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.237     ; 2.417      ;
; 2.333 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|dffe28                              ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_round_p[1]                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.237     ; 2.417      ;
; 2.334 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|dffe28                              ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_round_p[3]                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.237     ; 2.416      ;
; 2.336 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|sticky_bit_dffe3                                          ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|rounded_res_infinity_dffe4                                   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.140      ; 2.791      ;
; 2.339 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|dffe28                              ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|round_dffe                                                                                ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.237     ; 2.411      ;
; 2.339 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|dffe28                              ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_round_p[2]                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.237     ; 2.411      ;
; 2.340 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|dffe28                              ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_round_p[4]                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.237     ; 2.410      ;
; 2.342 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[13]                            ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub5|add_sub_adj:auto_generated|lcell_ffa[7] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.154      ; 2.799      ;
; 2.344 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[13]                            ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub5|add_sub_adj:auto_generated|lcell_ffa[6] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.154      ; 2.797      ;
; 2.346 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[7]  ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|rounded_res_infinity_dffe4                                   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.146      ; 2.787      ;
; 2.354 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[18] ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|rounded_res_infinity_dffe4                                   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.140      ; 2.773      ;
; 2.355 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|dffe38                              ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_round_p[20]                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 2.597      ;
; 2.355 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|dffe38                              ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_round_p[21]                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 2.597      ;
; 2.361 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[16] ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|rounded_res_infinity_dffe4                                   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.140      ; 2.766      ;
; 2.363 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|dffe38                              ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_round_p[19]                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.043     ; 2.581      ;
; 2.366 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|dffe34                              ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|sticky_dffe                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.021     ; 2.600      ;
; 2.367 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[21] ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|rounded_res_infinity_dffe4                                   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.140      ; 2.760      ;
; 2.370 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|dffe30                              ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_round_p[12]                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.024     ; 2.593      ;
; 2.371 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|dffe30                              ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_round_p[23]                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.024     ; 2.592      ;
; 2.371 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|dffe34                              ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_round_p[5]                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.024     ; 2.592      ;
; 2.371 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|dffe34                              ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_round_p[7]                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.024     ; 2.592      ;
; 2.373 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|dffe34                              ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_round_p[22]                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.024     ; 2.590      ;
; 2.375 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|dffe30                              ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_round_p[11]                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.024     ; 2.588      ;
; 2.376 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|dffe34                              ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_round_p[8]                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.024     ; 2.587      ;
; 2.376 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|dffe34                              ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_round_p[13]                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.024     ; 2.587      ;
; 2.378 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|dffe30                              ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_round_p[18]                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.024     ; 2.585      ;
; 2.379 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|dffe34                              ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_round_p[17]                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.024     ; 2.584      ;
; 2.381 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|dffe31                              ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|sticky_dffe                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.237     ; 2.369      ;
; 2.384 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|dffe34                              ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lsb_dffe                                                                                  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.021     ; 2.582      ;
; 2.384 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|dffe34                              ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_round_p[1]                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.021     ; 2.582      ;
; 2.385 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|dffe34                              ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_round_p[3]                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.021     ; 2.581      ;
; 2.385 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|round_bit_dffe3                                           ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_res_dffe4[7]                                             ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.037     ; 2.565      ;
; 2.387 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[23]                            ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub5|add_sub_adj:auto_generated|lcell_ffa[7] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.154      ; 2.754      ;
; 2.389 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[23]                            ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub5|add_sub_adj:auto_generated|lcell_ffa[6] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.154      ; 2.752      ;
; 2.390 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|dffe34                              ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|round_dffe                                                                                ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.021     ; 2.576      ;
; 2.390 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|dffe34                              ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_round_p[2]                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.021     ; 2.576      ;
; 2.391 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|dffe34                              ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_round_p[4]                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.021     ; 2.575      ;
; 2.391 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[21] ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|rounded_res_infinity_dffe4                                   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.139      ; 2.735      ;
; 2.393 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|dffe32                              ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_round_p[5]                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.024     ; 2.570      ;
; 2.393 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|dffe32                              ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_round_p[7]                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.024     ; 2.570      ;
; 2.395 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|dffe32                              ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_round_p[22]                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.024     ; 2.568      ;
; 2.397 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[9]  ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|rounded_res_infinity_dffe4                                   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.138      ; 2.728      ;
; 2.397 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|dffe33                              ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_round_p[5]                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.222     ; 2.368      ;
; 2.397 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|dffe33                              ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_round_p[7]                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.222     ; 2.368      ;
; 2.398 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|dffe32                              ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_round_p[8]                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.024     ; 2.565      ;
; 2.398 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|dffe32                              ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_round_p[13]                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.024     ; 2.565      ;
; 2.399 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|dffe31                              ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lsb_dffe                                                                                  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.237     ; 2.351      ;
; 2.399 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|dffe31                              ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_round_p[1]                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.237     ; 2.351      ;
; 2.399 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[25]                            ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub5|add_sub_adj:auto_generated|lcell_ffa[7] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.154      ; 2.742      ;
; 2.399 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|dffe33                              ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_round_p[22]                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.222     ; 2.366      ;
; 2.400 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|dffe31                              ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_round_p[3]                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.237     ; 2.350      ;
; 2.401 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[25]                            ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub5|add_sub_adj:auto_generated|lcell_ffa[6] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.154      ; 2.740      ;
; 2.401 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|dffe32                              ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_round_p[17]                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.024     ; 2.562      ;
; 2.402 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|dffe33                              ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_round_p[8]                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.222     ; 2.363      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                         ; To Node                                                                                                                                                           ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.186 ; Block1:BlockU2|ADSR:ADSR_inst|load                                                                                                                                ; Block1:BlockU2|ADSR:ADSR_inst|load                                                                                                                                ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU2|ADSR:ADSR_inst|flag                                                                                                                                ; Block1:BlockU2|ADSR:ADSR_inst|flag                                                                                                                                ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU2|ADSR:ADSR_inst|add_sub                                                                                                                             ; Block1:BlockU2|ADSR:ADSR_inst|add_sub                                                                                                                             ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain                                                                                                            ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.release                                                                                                            ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.release                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.attack                                                                                                             ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.attack                                                                                                             ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay                                                                                                              ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay                                                                                                              ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.idle                                                                                                               ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.idle                                                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU1|ADSR:ADSR_inst|load                                                                                                                                ; Block1:BlockU1|ADSR:ADSR_inst|load                                                                                                                                ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU1|ADSR:ADSR_inst|flag                                                                                                                                ; Block1:BlockU1|ADSR:ADSR_inst|flag                                                                                                                                ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|BUSY                                                                                                                   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|BUSY                                                                                                                   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ButtonProc:UBut|g2                                                                                                                                                ; ButtonProc:UBut|g2                                                                                                                                                ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Block1:BlockU1|ADSR:ADSR_inst|add_sub                                                                                                                             ; Block1:BlockU1|ADSR:ADSR_inst|add_sub                                                                                                                             ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay                                                                                                              ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay                                                                                                              ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.idle                                                                                                               ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.idle                                                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.release                                                                                                            ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.release                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.attack                                                                                                             ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.attack                                                                                                             ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain                                                                                                            ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ButtonProc:UBut|g1                                                                                                                                                ; ButtonProc:UBut|g1                                                                                                                                                ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|BUSY                                                                                                                   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|BUSY                                                                                                                   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|input_is_nan_dffe_0                                                                   ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|input_is_nan_dffe_1                                                                   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|int_or_reg2             ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|int_or_reg3             ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|input_is_infinity_ff1                                                                 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_result_ff[22]                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_add_sub:exp_add_adder|add_sub_tdj:auto_generated|pipeline_dffe[2]                 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|exp_add_p1[2]                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_add_sub:exp_add_adder|add_sub_tdj:auto_generated|pipeline_dffe[1]                 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|exp_add_p1[1]                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_is_not_zero_dffe3                                ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_is_not_zero_dffe4                                ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|sign_input_reg1         ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|sign_input_reg2         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|sign_node_ff4                                                                         ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|dataa_reg[31]           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|sign_node_ff3                                                                         ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|sign_node_ff4                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Block1:BlockU2|ADSR:ADSR_inst|FP[31]                                                                                                                              ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|sign_node_ff0                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_add_sub:exp_add_adder|add_sub_tdj:auto_generated|pipeline_dffe[5]                 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|exp_add_p1[5]                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_add_sub:exp_add_adder|add_sub_tdj:auto_generated|pipeline_dffe[3]                 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|exp_add_p1[3]                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_add_sub:exp_add_adder|add_sub_tdj:auto_generated|pipeline_dffe[1]                 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|exp_add_p1[1]                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_add_sub:exp_add_adder|add_sub_tdj:auto_generated|pipeline_dffe[0]                 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|exp_add_p1[0]                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_is_not_zero_dffe3                                ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_is_not_zero_dffe4                                ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|below_lower_limit2_reg2 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|below_lower_limit2_reg3 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|int_or_reg2             ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|int_or_reg3             ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|sign_input_reg3         ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|sign_input_reg4         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|sign_node_ff4                                                                         ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|dataa_reg[31]           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|sign_node_ff3                                                                         ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|sign_node_ff4                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|sign_node_ff2                                                                         ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|sign_node_ff3                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|below_lower_limit2_reg2 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|below_lower_limit2_reg3 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|below_lower_limit2_reg1 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|below_lower_limit2_reg2 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_add_sub:exp_add_adder|add_sub_tdj:auto_generated|pipeline_dffe[5]                 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|exp_add_p1[5]                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CURRENT_STATE[0]                                                                                                       ; Block1:BlockU2|ADSR:ADSR_inst|add_sub                                                                                                                             ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.195 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|input_is_infinity_dffe_0                                                              ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|input_is_infinity_dffe_1                                                              ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|sign_node_ff1                                                                         ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|sign_node_ff2                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|sign_node_ff0                                                                         ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|sign_node_ff1                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_add_sub:exp_add_adder|add_sub_tdj:auto_generated|pipeline_dffe[7]                 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|exp_add_p1[7]                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|denormal_res_dffe3                                       ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|denormal_res_dffe4                                       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|below_lower_limit2_reg1 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|below_lower_limit2_reg2 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|sign_res_dffe3                                           ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|sign_res_dffe4                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[17]                                        ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[17]                                                                                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.316      ;
; 0.196 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|dataa_reg[31]           ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|sign_input_reg1         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_add_sub:exp_add_adder|add_sub_tdj:auto_generated|pipeline_dffe[4]                 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|exp_add_p1[4]                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|sign_input_reg1         ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|sign_input_reg2         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.197 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_add_sub:exp_add_adder|add_sub_tdj:auto_generated|pipeline_dffe[6]                 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|exp_add_p1[6]                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|below_lower_limit2_reg3 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|below_lower_limit2_reg4 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|sign_input_reg2         ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|sign_input_reg3         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[1]                                         ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[24]                                                                                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.318      ;
; 0.198 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[1]                                         ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[24]                                                                                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[21]                                        ; Block1:BlockU2|ADSR:ADSR_inst|FP[21]                                                                                                                              ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[21]                                        ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[21]                                                                                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[15]                                        ; Block1:BlockU2|ADSR:ADSR_inst|FP[15]~_Duplicate_2                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; Block1:BlockU1|ADSR:ADSR_inst|FP[28]                                                                                                                              ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_add_sub:exp_add_adder|add_sub_tdj:auto_generated|pipeline_dffe[5]                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[15]                                        ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[15]                                                                                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.319      ;
; 0.198 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[16]                                        ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[16]                                                                                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.319      ;
; 0.198 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|BUSY                                                                                                                   ; ButtonProc:UBut|g2                                                                                                                                                ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.318      ;
; 0.199 ; Block1:BlockU2|ADSR:ADSR_inst|FP[30]                                                                                                                              ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_add_sub:exp_add_adder|add_sub_tdj:auto_generated|pipeline_dffe[7]                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[15]                                        ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[15]                                                                                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.319      ;
; 0.200 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|datab_man_not_zero_ff_p2                                                              ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|input_is_nan_dffe_0                                                                   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.320      ;
; 0.200 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[6]                                         ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[29]                                                                                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.320      ;
; 0.200 ; Block1:BlockU1|ADSR:ADSR_inst|FP[30]                                                                                                                              ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_add_sub:exp_add_adder|add_sub_tdj:auto_generated|pipeline_dffe[7]                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.320      ;
; 0.201 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[19]                                        ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[19]                                                                                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.321      ;
; 0.201 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|sign_input_reg4         ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|integer_result_reg[11]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.321      ;
; 0.201 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|below_lower_limit2_reg4 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|integer_result_reg[11]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.321      ;
; 0.201 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|BUSY                                                                                                                   ; ButtonProc:UBut|g1                                                                                                                                                ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.321      ;
; 0.202 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|datab_man_not_zero_ff_p2                                                              ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|input_is_infinity_dffe_0                                                              ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.322      ;
; 0.202 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|below_lower_limit2_reg4 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|integer_result_reg[10]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.322      ;
; 0.202 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinite_res_dffe4                                       ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|sign_out_dffe5                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.323      ;
; 0.204 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|sign_input_reg4         ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|integer_result_reg[10]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.324      ;
; 0.205 ; Block1:BlockU1|ADSR:ADSR_inst|FP[26]                                                                                                                              ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_add_sub:exp_add_adder|add_sub_tdj:auto_generated|pipeline_dffe[3]                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.326      ;
; 0.205 ; ButtonProc:UBut|g1                                                                                                                                                ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|BUSY                                                                                                                   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.325      ;
; 0.206 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[18]                                        ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[18]                                                                                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.326      ;
; 0.211 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_is_not_zero_dffe4                                ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[8]                                         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.331      ;
; 0.213 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_is_not_zero_dffe4                                ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[11]                                        ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.333      ;
; 0.213 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay                                                                                                              ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CURRENT_STATE[1]                                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.334      ;
; 0.215 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_is_not_zero_dffe4                                ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[10]                                        ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.335      ;
; 0.216 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.attack                                                                                                             ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CURRENT_STATE[0]                                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.336      ;
; 0.227 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.idle                                                                                                               ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.attack                                                                                                             ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.348      ;
; 0.252 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|sign_res_dffe4                                           ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|sign_out_dffe5                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.373      ;
; 0.252 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|dataa_reg[30]           ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|below_lower_limit2_reg1 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.372      ;
; 0.252 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_sign_dffe21                              ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|sign_dffe31                                              ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.373      ;
; 0.252 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[16]                                                                                                                      ; Block1:BlockU1|ADSR:ADSR_inst|FP[16]~_Duplicate_2                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.373      ;
; 0.253 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[17]                                                                                                                      ; Block1:BlockU2|ADSR:ADSR_inst|FP[17]~_Duplicate_2                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.373      ;
; 0.253 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[15]                                                                                                                      ; Block1:BlockU2|ADSR:ADSR_inst|FP[15]~_Duplicate_2                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.373      ;
; 0.253 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|sign_res_dffe4                                           ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|sign_out_dffe5                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.374      ;
; 0.255 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[27]                                                                                                                      ; Block1:BlockU1|ADSR:ADSR_inst|FP[27]                                                                                                                              ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.375      ;
; 0.255 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[2]                                         ; Block1:BlockU1|ADSR:ADSR_inst|FP[25]                                                                                                                              ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.376      ;
; 0.255 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[22]                                        ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[22]                                        ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.376      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                               ;
+-------+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                                                                                                                                                            ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 3.594 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[0]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.052     ; 1.341      ;
; 3.594 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[0]                                             ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.048     ; 1.345      ;
; 3.594 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_leading_zeros_dffe31[0]                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.049     ; 1.344      ;
; 3.594 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[11]                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.048     ; 1.345      ;
; 3.594 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[13]                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.048     ; 1.345      ;
; 3.594 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[10]                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.048     ; 1.345      ;
; 3.594 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[12]                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.048     ; 1.345      ;
; 3.594 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[17]                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.048     ; 1.345      ;
; 3.594 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[16]                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.048     ; 1.345      ;
; 3.594 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[14]                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.048     ; 1.345      ;
; 3.594 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[15]                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.048     ; 1.345      ;
; 3.594 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[1]                                             ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.049     ; 1.344      ;
; 3.594 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[2]                                             ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.049     ; 1.344      ;
; 3.594 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[4]                                             ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.049     ; 1.344      ;
; 3.594 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[3]                                             ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.049     ; 1.344      ;
; 3.594 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[5]                                             ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.049     ; 1.344      ;
; 3.594 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[6]                                             ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.049     ; 1.344      ;
; 3.594 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[7]                                             ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.049     ; 1.344      ;
; 3.594 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[8]                                             ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.049     ; 1.344      ;
; 3.594 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[9]                                             ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.049     ; 1.344      ;
; 3.595 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.049     ; 1.343      ;
; 3.595 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.049     ; 1.343      ;
; 3.595 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.049     ; 1.343      ;
; 3.595 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.049     ; 1.343      ;
; 3.595 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[22]                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.047     ; 1.345      ;
; 3.595 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_leading_zeros_dffe31[1]                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.049     ; 1.343      ;
; 3.595 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[25]                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.047     ; 1.345      ;
; 3.595 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[23]                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.047     ; 1.345      ;
; 3.595 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[24]                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.047     ; 1.345      ;
; 3.595 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[18]                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.047     ; 1.345      ;
; 3.595 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[20]                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.047     ; 1.345      ;
; 3.595 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[21]                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.047     ; 1.345      ;
; 3.595 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[19]                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.047     ; 1.345      ;
; 3.599 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|sign_dffe31                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.042     ; 1.346      ;
; 3.599 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_is_not_zero_dffe31                                ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.042     ; 1.346      ;
; 3.599 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_leading_zeros_dffe31[2]                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.042     ; 1.346      ;
; 3.599 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[1]                             ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.042     ; 1.346      ;
; 3.599 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_adj_dffe21[0]                                         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.042     ; 1.346      ;
; 3.599 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_sign_dffe21                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.042     ; 1.346      ;
; 3.600 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|sign_out_dffe5                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.044     ; 1.343      ;
; 3.600 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|sign_res_dffe4                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.044     ; 1.343      ;
; 3.600 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|sign_res_dffe3                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.044     ; 1.343      ;
; 3.600 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[7]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 1.333      ;
; 3.600 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[6]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 1.333      ;
; 3.600 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[5]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 1.333      ;
; 3.600 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[4]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.046     ; 1.341      ;
; 3.600 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[2]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.044     ; 1.343      ;
; 3.600 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[1]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.044     ; 1.343      ;
; 3.600 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[18]                                         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.055     ; 1.332      ;
; 3.600 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[19]                                         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.046     ; 1.341      ;
; 3.600 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[20]                                         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 1.333      ;
; 3.600 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[21]                                         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 1.333      ;
; 3.600 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[22]                                         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.046     ; 1.341      ;
; 3.600 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[0]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 1.333      ;
; 3.600 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[1]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.055     ; 1.332      ;
; 3.600 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[2]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.045     ; 1.342      ;
; 3.600 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[3]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.055     ; 1.332      ;
; 3.600 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[4]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.045     ; 1.342      ;
; 3.600 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[5]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.045     ; 1.342      ;
; 3.600 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[6]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.045     ; 1.342      ;
; 3.600 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[9]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.038     ; 1.349      ;
; 3.600 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[10]                                         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.046     ; 1.341      ;
; 3.600 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[11]                                         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.055     ; 1.332      ;
; 3.600 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[12]                                         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 1.333      ;
; 3.600 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[13]                                         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 1.333      ;
; 3.600 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[14]                                         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 1.333      ;
; 3.600 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[15]                                         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.046     ; 1.341      ;
; 3.600 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[16]                                         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.046     ; 1.341      ;
; 3.600 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[17]                                         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.046     ; 1.341      ;
; 3.600 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinite_res_dffe4                                        ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.044     ; 1.343      ;
; 3.600 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[17]                                         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.045     ; 1.342      ;
; 3.600 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[16]                                         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.046     ; 1.341      ;
; 3.600 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[15]                                         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.046     ; 1.341      ;
; 3.600 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[21]                                         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.045     ; 1.342      ;
; 3.600 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[20]                                         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.045     ; 1.342      ;
; 3.600 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[19]                                         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.045     ; 1.342      ;
; 3.600 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[18]                                         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.045     ; 1.342      ;
; 3.600 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[22]                                         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.046     ; 1.341      ;
; 3.600 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|round_bit_dffe3                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.044     ; 1.343      ;
; 3.600 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|sticky_bit_dffe3                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.044     ; 1.343      ;
; 3.600 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.043     ; 1.344      ;
; 3.600 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[22] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.043     ; 1.344      ;
; 3.600 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[21] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.043     ; 1.344      ;
; 3.600 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[20] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.043     ; 1.344      ;
; 3.600 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[19] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.043     ; 1.344      ;
; 3.600 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.043     ; 1.344      ;
; 3.600 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[17] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.043     ; 1.344      ;
; 3.600 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[16] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.043     ; 1.344      ;
; 3.600 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.043     ; 1.344      ;
; 3.600 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.043     ; 1.344      ;
; 3.600 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[10] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.043     ; 1.344      ;
; 3.600 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[6]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.043     ; 1.344      ;
; 3.600 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.043     ; 1.344      ;
; 3.600 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.042     ; 1.345      ;
; 3.600 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[5]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.043     ; 1.344      ;
; 3.600 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.042     ; 1.345      ;
; 3.600 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[4]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.043     ; 1.344      ;
; 3.600 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[2]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.044     ; 1.343      ;
; 3.600 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[3]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.044     ; 1.343      ;
; 3.600 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[0]                             ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.040     ; 1.347      ;
+-------+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                ;
+-------+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                                                                                                                                                                            ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.902 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|round_bit_dffe31                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.236      ; 1.222      ;
; 0.903 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub5|add_sub_adj:auto_generated|lcell_ffa[8]              ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 1.221      ;
; 0.903 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub5|add_sub_adj:auto_generated|lcell_ffa[6]              ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 1.221      ;
; 0.903 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub5|add_sub_adj:auto_generated|lcell_ffa[7]              ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 1.221      ;
; 0.903 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub5|add_sub_adj:auto_generated|lcell_ffa[5]              ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 1.221      ;
; 0.903 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub5|add_sub_adj:auto_generated|lcell_ffa[0]              ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 1.221      ;
; 0.903 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_leading_zeros_dffe31[4]                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 1.221      ;
; 0.915 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|round_bit_dffe31                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.232      ; 1.231      ;
; 0.915 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|sticky_bit_dffe31                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.232      ; 1.231      ;
; 0.915 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub5|add_sub_adj:auto_generated|lcell_ffa[2]              ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 1.233      ;
; 0.915 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub5|add_sub_adj:auto_generated|lcell_ffa[4]              ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 1.233      ;
; 0.915 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub5|add_sub_adj:auto_generated|lcell_ffa[5]              ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 1.233      ;
; 0.915 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub5|add_sub_adj:auto_generated|lcell_ffa[7]              ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 1.233      ;
; 0.915 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub5|add_sub_adj:auto_generated|lcell_ffa[6]              ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 1.233      ;
; 0.915 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub5|add_sub_adj:auto_generated|lcell_ffa[8]              ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 1.233      ;
; 0.915 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub5|add_sub_adj:auto_generated|lcell_ffa[0]              ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 1.233      ;
; 0.916 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|sign_dffe31                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 1.221      ;
; 0.916 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_res_dffe3[7]                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 1.221      ;
; 0.916 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|round_bit_dffe21                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 1.222      ;
; 0.916 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[9]                                             ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 1.221      ;
; 0.919 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|rounded_res_infinity_dffe4                                                ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 1.223      ;
; 0.919 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_res_dffe4[7]                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 1.223      ;
; 0.919 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_res_dffe4[6]                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 1.223      ;
; 0.919 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_res_dffe4[5]                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 1.223      ;
; 0.926 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|round_bit_dffe21                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 1.234      ;
; 0.928 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[5]                                             ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 1.233      ;
; 0.932 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|rounded_res_infinity_dffe4                                                ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.215      ; 1.231      ;
; 0.932 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_res_dffe4[6]                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.215      ; 1.231      ;
; 0.932 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_res_dffe4[5]                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.215      ; 1.231      ;
; 0.932 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_res_dffe4[4]                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.215      ; 1.231      ;
; 0.932 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_res_dffe4[3]                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.215      ; 1.231      ;
; 0.932 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_res_dffe4[1]                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.215      ; 1.231      ;
; 0.932 ; Block1:BlockU1|ADSR:ADSR_inst|clear ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[24]                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 1.232      ;
; 1.095 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[21]                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.222      ;
; 1.095 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper0|add_sub_uuk:auto_generated|lcell_ffa[11]   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.222      ;
; 1.095 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper0|add_sub_uuk:auto_generated|lcell_ffa[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.222      ;
; 1.095 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper0|add_sub_uuk:auto_generated|lcell_ffa[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.222      ;
; 1.095 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper0|add_sub_uuk:auto_generated|lcell_ffa[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.222      ;
; 1.095 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper0|add_sub_uuk:auto_generated|lcell_ffa[7]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.222      ;
; 1.095 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper0|add_sub_uuk:auto_generated|lcell_ffa[2]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.222      ;
; 1.095 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper0|add_sub_uuk:auto_generated|lcell_ffa[2]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.222      ;
; 1.095 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper0|add_sub_uuk:auto_generated|lcell_ffa[0]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.222      ;
; 1.095 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated|lcell_ffa[13]   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.222      ;
; 1.095 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated|lcell_ffa[12]   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.222      ;
; 1.095 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated|lcell_ffa[11]   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.222      ;
; 1.095 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated|lcell_ffa[10]   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.222      ;
; 1.095 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated|lcell_ffa[9]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.222      ;
; 1.095 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated|lcell_ffa[8]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.222      ;
; 1.095 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated|lcell_ffa[7]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.222      ;
; 1.095 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated|lcell_ffa[6]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.222      ;
; 1.095 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated|lcell_ffa[5]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.222      ;
; 1.095 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated|lcell_ffa[4]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.222      ;
; 1.095 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated|lcell_ffa[3]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.222      ;
; 1.095 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated|lcell_ffa[2]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.222      ;
; 1.095 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated|lcell_ffa[1]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.222      ;
; 1.095 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated|lcell_ffa[0]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.222      ;
; 1.096 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|sign_out_dffe5                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 1.222      ;
; 1.096 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|sign_res_dffe4                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 1.222      ;
; 1.096 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|denormal_res_dffe4                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 1.222      ;
; 1.096 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinite_res_dffe4                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 1.222      ;
; 1.096 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|denormal_res_dffe3                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 1.222      ;
; 1.096 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinite_res_dffe3                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 1.222      ;
; 1.096 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_res_dffe3[6]                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 1.222      ;
; 1.096 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_res_dffe3[5]                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 1.222      ;
; 1.096 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_res_dffe3[4]                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 1.222      ;
; 1.096 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_res_dffe3[3]                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 1.222      ;
; 1.096 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_res_dffe3[2]                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 1.222      ;
; 1.096 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_res_dffe3[1]                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 1.222      ;
; 1.096 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_res_dffe3[0]                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 1.222      ;
; 1.096 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper0|add_sub_uuk:auto_generated|lcell_ffa[8]    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 1.222      ;
; 1.097 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[4]                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.218      ;
; 1.097 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[8]                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.217      ;
; 1.097 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[9]                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.218      ;
; 1.097 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[10]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.217      ;
; 1.097 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[11]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.217      ;
; 1.097 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[12]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.218      ;
; 1.097 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[13]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.218      ;
; 1.097 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[14]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.218      ;
; 1.097 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_is_not_zero_dffe4                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.217      ;
; 1.097 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_is_not_zero_dffe3                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.217      ;
; 1.102 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[7]                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 1.217      ;
; 1.102 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[5]                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 1.217      ;
; 1.102 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[0]                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 1.217      ;
; 1.102 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[1]                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 1.217      ;
; 1.102 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[2]                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 1.217      ;
; 1.102 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[3]                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 1.217      ;
; 1.102 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[4]                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 1.217      ;
; 1.102 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[5]                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.223      ;
; 1.102 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[6]                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.223      ;
; 1.102 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[7]                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.223      ;
; 1.102 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[17]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.223      ;
; 1.102 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub5|add_sub_adj:auto_generated|lcell_ffa[4]              ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.221      ;
; 1.102 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub5|add_sub_adj:auto_generated|lcell_ffa[3]              ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.221      ;
; 1.102 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub5|add_sub_adj:auto_generated|lcell_ffa[2]              ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.221      ;
; 1.102 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub5|add_sub_adj:auto_generated|lcell_ffa[1]              ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.221      ;
; 1.102 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[12]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.218      ;
; 1.102 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[11]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.218      ;
; 1.102 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[10]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.218      ;
; 1.102 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[9]                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.218      ;
; 1.102 ; Block1:BlockU2|ADSR:ADSR_inst|clear ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[8]                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.218      ;
+-------+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                             ;
+---------------------------------------------------+----------+-------+----------+---------+---------------------+
; Clock                                             ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack                                  ; -1.645   ; 0.186 ; 1.970    ; 0.902   ; 0.000               ;
;  C                                                ; N/A      ; N/A   ; N/A      ; N/A     ; 9.594               ;
;  UPLL|altpll_component|auto_generated|pll1|clk[0] ; -1.645   ; 0.186 ; 1.970    ; 0.902   ; 0.000               ;
; Design-wide TNS                                   ; -122.073 ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  C                                                ; N/A      ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  UPLL|altpll_component|auto_generated|pll1|clk[0] ; -122.073 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+---------------------------------------------------+----------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin            ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; SIGNAL_OUT[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SIGNAL_OUT[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SIGNAL_OUT[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SIGNAL_OUT[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SIGNAL_OUT[4]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SIGNAL_OUT[5]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SIGNAL_OUT[6]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SIGNAL_OUT[7]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SIGNAL_OUT[8]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SIGNAL_OUT[9]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SIGNAL_OUT[10] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SIGNAL_OUT[11] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SIGNAL_OUT[12] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; button[11]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; button[10]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; button[9]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; button[8]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; button[7]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; button[6]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; button[5]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; button[4]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; button[3]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; button[2]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; button[1]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; C                       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; button[0]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SIGNAL_OUT[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; SIGNAL_OUT[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SIGNAL_OUT[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SIGNAL_OUT[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SIGNAL_OUT[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; SIGNAL_OUT[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SIGNAL_OUT[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SIGNAL_OUT[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; SIGNAL_OUT[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; SIGNAL_OUT[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; SIGNAL_OUT[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; SIGNAL_OUT[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; SIGNAL_OUT[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SIGNAL_OUT[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; SIGNAL_OUT[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SIGNAL_OUT[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SIGNAL_OUT[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SIGNAL_OUT[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; SIGNAL_OUT[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SIGNAL_OUT[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SIGNAL_OUT[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; SIGNAL_OUT[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; SIGNAL_OUT[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; SIGNAL_OUT[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; SIGNAL_OUT[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; SIGNAL_OUT[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SIGNAL_OUT[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SIGNAL_OUT[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SIGNAL_OUT[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SIGNAL_OUT[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SIGNAL_OUT[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; SIGNAL_OUT[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SIGNAL_OUT[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SIGNAL_OUT[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; SIGNAL_OUT[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; SIGNAL_OUT[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SIGNAL_OUT[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; SIGNAL_OUT[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SIGNAL_OUT[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                 ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 30387    ; 0        ; 0        ; 0        ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                  ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 30387    ; 0        ; 0        ; 0        ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                              ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 532      ; 0        ; 0        ; 0        ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                               ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 532      ; 0        ; 0        ; 0        ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 2     ; 2    ;
; Unconstrained Output Ports      ; 13    ; 13   ;
; Unconstrained Output Port Paths ; 30    ; 30   ;
+---------------------------------+-------+------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                          ;
+--------------------------------------------------+--------------------------------------------------+-----------+-------------+
; Target                                           ; Clock                                            ; Type      ; Status      ;
+--------------------------------------------------+--------------------------------------------------+-----------+-------------+
; C                                                ; C                                                ; Base      ; Constrained ;
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
+--------------------------------------------------+--------------------------------------------------+-----------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; button[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                             ;
+----------------+---------------------------------------------------------------------------------------+
; Output Port    ; Comment                                                                               ;
+----------------+---------------------------------------------------------------------------------------+
; SIGNAL_OUT[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SIGNAL_OUT[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SIGNAL_OUT[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SIGNAL_OUT[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SIGNAL_OUT[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SIGNAL_OUT[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SIGNAL_OUT[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SIGNAL_OUT[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SIGNAL_OUT[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SIGNAL_OUT[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SIGNAL_OUT[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SIGNAL_OUT[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SIGNAL_OUT[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; button[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                             ;
+----------------+---------------------------------------------------------------------------------------+
; Output Port    ; Comment                                                                               ;
+----------------+---------------------------------------------------------------------------------------+
; SIGNAL_OUT[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SIGNAL_OUT[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SIGNAL_OUT[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SIGNAL_OUT[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SIGNAL_OUT[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SIGNAL_OUT[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SIGNAL_OUT[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SIGNAL_OUT[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SIGNAL_OUT[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SIGNAL_OUT[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SIGNAL_OUT[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SIGNAL_OUT[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SIGNAL_OUT[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Wed May 01 17:59:01 2019
Info: Command: quartus_sta Generator -c Generator
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Generator.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name C C
    Info (332110): create_generated_clock -source {UPLL|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 4 -duty_cycle 50.00 -name {UPLL|altpll_component|auto_generated|pll1|clk[0]} {UPLL|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.645
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.645            -122.073 UPLL|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.452
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.452               0.000 UPLL|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 1.970
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.970               0.000 UPLL|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 1.943
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.943               0.000 UPLL|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 0.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.000               0.000 UPLL|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.934               0.000 C 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.092
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.092             -42.897 UPLL|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.400
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.400               0.000 UPLL|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 2.265
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.265               0.000 UPLL|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 1.738
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.738               0.000 UPLL|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 0.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.000               0.000 UPLL|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.943               0.000 C 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 2.090
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.090               0.000 UPLL|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.186
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.186               0.000 UPLL|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 3.594
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.594               0.000 UPLL|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 0.902
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.902               0.000 UPLL|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 2.269
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.269               0.000 UPLL|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.594               0.000 C 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 639 megabytes
    Info: Processing ended: Wed May 01 17:59:05 2019
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:05


