;redcode
;assert 1
	SPL 0, <602
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB <0, @2
	MOV 1, <20
	SUB -207, <-120
	DJN -207, @-620
	DJN -207, @-620
	DJN -1, @-20
	SUB @-127, 700
	ADD 210, 60
	SPL 600, <7
	DJN -1, @-20
	SPL 0, <602
	SUB @-327, 700
	DAT <270, #1
	SLT 30, 9
	SPL 0, <602
	JMN 0, <602
	JMP -1, @-20
	ADD 210, 60
	SUB @-127, 700
	DAT #0, <2
	SPL 0, <602
	ADD 210, 60
	CMP @0, @2
	SPL 0, <602
	SPL 210, 60
	SLT 30, 9
	ADD 210, 30
	SUB 20, @12
	MOV 1, <26
	SPL 0, <602
	SPL 0, <602
	DAT #0, <2
	SUB -207, <-120
	SPL 300, 90
	ADD 210, 30
	SUB -207, <-120
	SUB -207, <-120
	ADD 210, 30
	SPL 0, <602
	ADD 210, 30
	ADD 210, 30
	DJN -1, @-20
	SPL 0, <602
	SPL 0, <602
	SPL 0, <602
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
