# DIGITAL_VLSI_SOC_DESIGN_AND_PLANNING

## DAY -1 Inception of open-source EDA, OpenLANE and Sky130 PDK

## DAY -2 Good floorplan vs bad floorplan and introduction to library cells

## DAY -3 Design library cell using Magic Layout and ngspice characterization

## DAY -4 Pre-layout timing analysis and importance of good clock tree

## DAY -5 Final steps for RTL2GDS using tritonRoute and openSTA
