Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -o "C:/Users/GSejas/SPIController/SPI/Test_SPIController_isim_beh.exe" -prj "C:/Users/GSejas/SPIController/SPI/Test_SPIController_beh.prj" "work.Test_SPIController" "work.glbl" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/GSejas/SPIController/SPI/ShiftRegSIPOIzq.v" into library work
Analyzing Verilog file "C:/Users/GSejas/SPIController/SPI/ShiftRegPISOIzq.v" into library work
Analyzing Verilog file "C:/Users/GSejas/SPIController/SPI/FSMFLancos.v" into library work
Analyzing Verilog file "C:/Users/GSejas/SPIController/SPI/DetectorFlancos.v" into library work
Analyzing Verilog file "C:/Users/GSejas/SPIController/SPI/Conta6b.v" into library work
Analyzing Verilog file "C:/Users/GSejas/SPIController/SPI/Conta3b.v" into library work
Analyzing Verilog file "C:/Users/GSejas/SPIController/SPI/SPISegmentoControlado.v" into library work
Analyzing Verilog file "C:/Users/GSejas/SPIController/SPI/Reg8b.v" into library work
Analyzing Verilog file "C:/Users/GSejas/SPIController/SPI/FSMPrincipalSPI.v" into library work
Analyzing Verilog file "C:/Users/GSejas/SPIController/SPI/Conta2b.v" into library work
Analyzing Verilog file "C:/Users/GSejas/SPIController/SPI/SPIController.v" into library work
Analyzing Verilog file "C:/Users/GSejas/SPIController/SPI/Test_SPIController.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module Reg8b
Compiling module Conta2b
Compiling module FSMFLancos
Compiling module DetectorFlancos
Compiling module Conta3b
Compiling module Conta6b
Compiling module ShiftRegPISOIzq
Compiling module ShiftRegSIPOIzq
Compiling module SPISegmentoControlado
Compiling module FSMPrincipalSPI
Compiling module SPIController
Compiling module Test_SPIController
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 6 sub-compilation(s) to finish...
Compiled 13 Verilog Units
Built simulation executable C:/Users/GSejas/SPIController/SPI/Test_SPIController_isim_beh.exe
Fuse Memory Usage: 27348 KB
Fuse CPU Usage: 436 ms
