<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html>
<head>
    <meta http-equiv="Content-Type" content="text/html;charset=UTF-8">
    <title>Nut/OS API</title>
    <link href="nut_en.css" rel="stylesheet" type="text/css">
    <link href="nut_entabs.css" rel="stylesheet" type="text/css">
</head>
<body>
<!-- Generated by Doxygen 1.5.8 -->
  <div class="navpath"><a class="el" href="dir_81006e530ae69d901a01dddafc7fbce4.html">include</a>&nbsp;&raquo&nbsp;<a class="el" href="dir_f6fafb7b8460966eea3ab1a103ac2571.html">arch</a>&nbsp;&raquo&nbsp;<a class="el" href="dir_25bb3ffbf109156d2ec705487d5a34de.html">arm</a>
  </div>
<div class="contents">
<h1>at91_wdt.h File Reference</h1>AT91 peripherals.  
<a href="#_details">More...</a>
<p>

<p>
<a href="at91__wdt_8h-source.html">Go to the source code of this file.</a><table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Watch Dog Control Register</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_wdt.html#ge817471aa03ddee5f5ded80198d9dbfb">WDT_CR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Watchdog control register offset.  <a href="group__xg_nut_arch_arm_at91_wdt.html#ge817471aa03ddee5f5ded80198d9dbfb"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_wdt.html#g617a3c7e5f978529c67bbd2ee707da34">WDT_CR</a>&nbsp;&nbsp;&nbsp;(WDT_BASE + WDT_CR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Watchdog control register address.  <a href="group__xg_nut_arch_arm_at91_wdt.html#g617a3c7e5f978529c67bbd2ee707da34"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_wdt.html#g27bc34b9b4d81ff4b03c1f2ce0591e33">WDT_WDRSTT</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Watchdog restart.  <a href="group__xg_nut_arch_arm_at91_wdt.html#g27bc34b9b4d81ff4b03c1f2ce0591e33"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_wdt.html#g57344e690e9186a493b5c1d52bc3a031">WDT_KEY</a>&nbsp;&nbsp;&nbsp;0xA5000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Watchdog password.  <a href="group__xg_nut_arch_arm_at91_wdt.html#g57344e690e9186a493b5c1d52bc3a031"></a><br></td></tr>
<tr><td colspan="2"><br><h2>Watch Dog Mode Register</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_wdt.html#g27830840ac99a489b2a4b2c1a4e2e4be">WDT_MR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Mode register offset.  <a href="group__xg_nut_arch_arm_at91_wdt.html#g27830840ac99a489b2a4b2c1a4e2e4be"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_wdt.html#g4196af0affc2c76a61fba12675659505">WDT_MR</a>&nbsp;&nbsp;&nbsp;(WDT_BASE + WDT_MR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Mode register address.  <a href="group__xg_nut_arch_arm_at91_wdt.html#g4196af0affc2c76a61fba12675659505"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_wdt.html#g218cdf263ed123f02f1678087c5b7c60">WDT_WDV</a>&nbsp;&nbsp;&nbsp;0x00000FFF</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Counter value mask.  <a href="group__xg_nut_arch_arm_at91_wdt.html#g218cdf263ed123f02f1678087c5b7c60"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_wdt.html#g019a0c345097f634accd5c705f02c7e4">WDT_WDV_LSB</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Counter value LSB.  <a href="group__xg_nut_arch_arm_at91_wdt.html#g019a0c345097f634accd5c705f02c7e4"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_wdt.html#g5fb6dd53789833a31bcd867e7377bf61">WDT_WDFIEN</a>&nbsp;&nbsp;&nbsp;0x00001000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Fault interrupt enable.  <a href="group__xg_nut_arch_arm_at91_wdt.html#g5fb6dd53789833a31bcd867e7377bf61"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_wdt.html#g06641d590520321854a48324c89f0216">WDT_WDRSTEN</a>&nbsp;&nbsp;&nbsp;0x00002000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Reset enable.  <a href="group__xg_nut_arch_arm_at91_wdt.html#g06641d590520321854a48324c89f0216"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_wdt.html#g91983f5053a4ede845624ee52a6afc4a">WDT_WDRPROC</a>&nbsp;&nbsp;&nbsp;0x00004000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Eset processor enable.  <a href="group__xg_nut_arch_arm_at91_wdt.html#g91983f5053a4ede845624ee52a6afc4a"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_wdt.html#g32a66d10573847d3d142a182eb8d8fb4">WDT_WDDIS</a>&nbsp;&nbsp;&nbsp;0x00008000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Watchdog disable.  <a href="group__xg_nut_arch_arm_at91_wdt.html#g32a66d10573847d3d142a182eb8d8fb4"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_wdt.html#g99cb140d0b74fd42fc2d4747537a39be">WDT_WDD</a>&nbsp;&nbsp;&nbsp;0x0FFF0000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Delta value mask.  <a href="group__xg_nut_arch_arm_at91_wdt.html#g99cb140d0b74fd42fc2d4747537a39be"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_wdt.html#g80722590293982f1346c52379292a2f0">WDT_WDD_LSB</a>&nbsp;&nbsp;&nbsp;16</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Delta value LSB.  <a href="group__xg_nut_arch_arm_at91_wdt.html#g80722590293982f1346c52379292a2f0"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_wdt.html#g6817f0f34539e0626097f2e6a535bd53">WDT_WDDBGHLT</a>&nbsp;&nbsp;&nbsp;0x10000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Watchdog debug halt.  <a href="group__xg_nut_arch_arm_at91_wdt.html#g6817f0f34539e0626097f2e6a535bd53"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_wdt.html#gbd25df913a74710f5d2443071b74576a">WDT_WDIDLEHLT</a>&nbsp;&nbsp;&nbsp;0x20000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Watchdog idle halt.  <a href="group__xg_nut_arch_arm_at91_wdt.html#gbd25df913a74710f5d2443071b74576a"></a><br></td></tr>
<tr><td colspan="2"><br><h2>Watch Dog Status Register</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_wdt.html#gaf2a740f8deb9fc1bce884c28e86949b">WDT_SR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Status register offset.  <a href="group__xg_nut_arch_arm_at91_wdt.html#gaf2a740f8deb9fc1bce884c28e86949b"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_wdt.html#g4b1b45004756632c7ef41669e0a7e6c9">WDT_SR</a>&nbsp;&nbsp;&nbsp;(WDT_BASE + WDT_SR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Status register address.  <a href="group__xg_nut_arch_arm_at91_wdt.html#g4b1b45004756632c7ef41669e0a7e6c9"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_wdt.html#gdc24f0e47a582aa89075aaae26fd4509">WDT_WDUNF</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Watchdog underflow.  <a href="group__xg_nut_arch_arm_at91_wdt.html#gdc24f0e47a582aa89075aaae26fd4509"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_wdt.html#gcf73dd8b48f77b2bed73bd8cd0d4274c">WDT_WDERR</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Watchdog error.  <a href="group__xg_nut_arch_arm_at91_wdt.html#gcf73dd8b48f77b2bed73bd8cd0d4274c"></a><br></td></tr>
</table>
<hr><a name="_details"></a><h2>Detailed Description</h2>
AT91 peripherals. 
<p>
<div class="fragment"><pre class="fragment">
 *
 * $Log$
 * Revision 1.3  2006/08/31 19:13:44  haraldkipp
 * Added LSB definitions for counter and delta values.
 *
 * Revision 1.2  2006/07/18 14:06:18  haraldkipp
 * Changed coding style to follow existing headers.
 * Removed old lines, which had been derived from at91_wd.h.
 * Corrected register addresses, thanks to Jix.
 * Register names changed, now following the datasheet.
 *
 * Revision 1.1  2006/07/05 07:45:28  haraldkipp
 * Split on-chip interface definitions.
 *
 *
 * </pre></div> 
<p>Definition in file <a class="el" href="at91__wdt_8h-source.html">at91_wdt.h</a>.</p>
</div>
<hr>
<address>
  <small>
    &copy;&nbsp;2000-2007 by egnite Software GmbH - 
    visit <a href="http://www.ethernut.de/">http://www.ethernut.de/</a>
  </small>
</address>
</body>
</html>
