Classic Timing Analyzer report for DENG
Tue Dec 14 17:59:41 2021
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CP'
  7. tco
  8. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                             ;
+------------------------------+-------+---------------+----------------------------------+--------------------------+-------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                     ; To                      ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+--------------------------+-------------------------+------------+----------+--------------+
; Worst-case tco               ; N/A   ; None          ; 8.552 ns                         ; M60:inst1|74168:inst1|15 ; QLC[1]                  ; CP         ; --       ; 0            ;
; Clock Setup: 'CP'            ; N/A   ; None          ; 297.62 MHz ( period = 3.360 ns ) ; M60:inst1|74168:inst1|49 ; M60:inst1|74168:inst|29 ; CP         ; CP       ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                          ;                         ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+--------------------------+-------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C8Q208C8        ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CP              ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CP'                                                                                                                                                                                                                                ;
+-------+------------------------------------------------+--------------------------------------+--------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                 ; To                                   ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------------------------------------+--------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 297.62 MHz ( period = 3.360 ns )               ; M60:inst1|74168:inst1|49             ; M60:inst1|74168:inst|15              ; CP         ; CP       ; None                        ; None                      ; 3.082 ns                ;
; N/A   ; 297.62 MHz ( period = 3.360 ns )               ; M60:inst1|74168:inst1|49             ; M60:inst1|74168:inst|29              ; CP         ; CP       ; None                        ; None                      ; 3.082 ns                ;
; N/A   ; 329.60 MHz ( period = 3.034 ns )               ; M60:inst1|74168:inst1|29             ; M60:inst1|74168:inst|15              ; CP         ; CP       ; None                        ; None                      ; 2.756 ns                ;
; N/A   ; 329.60 MHz ( period = 3.034 ns )               ; M60:inst1|74168:inst1|29             ; M60:inst1|74168:inst|29              ; CP         ; CP       ; None                        ; None                      ; 2.756 ns                ;
; N/A   ; 346.74 MHz ( period = 2.884 ns )               ; M60:inst1|74168:inst1|15             ; M60:inst1|74168:inst|15              ; CP         ; CP       ; None                        ; None                      ; 2.606 ns                ;
; N/A   ; 346.74 MHz ( period = 2.884 ns )               ; M60:inst1|74168:inst1|15             ; M60:inst1|74168:inst|29              ; CP         ; CP       ; None                        ; None                      ; 2.606 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; M60:inst1|74168:inst1|3              ; M60:inst1|74168:inst|15              ; CP         ; CP       ; None                        ; None                      ; 2.432 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; M60:inst1|74168:inst1|3              ; M60:inst1|74168:inst|29              ; CP         ; CP       ; None                        ; None                      ; 2.432 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; M60:inst1|74168:inst1|49             ; control:inst|74161:inst|f74161:sub|9 ; CP         ; CP       ; None                        ; None                      ; 2.429 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; M60:inst1|74168:inst1|29             ; control:inst|74161:inst|f74161:sub|9 ; CP         ; CP       ; None                        ; None                      ; 2.103 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; M60:inst1|74168:inst|3               ; M60:inst1|74168:inst|15              ; CP         ; CP       ; None                        ; None                      ; 2.018 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; M60:inst1|74168:inst|3               ; M60:inst1|74168:inst|29              ; CP         ; CP       ; None                        ; None                      ; 2.018 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; M60:inst1|74168:inst1|49             ; M60:inst1|74168:inst|3               ; CP         ; CP       ; None                        ; None                      ; 2.003 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; M60:inst1|74168:inst1|15             ; control:inst|74161:inst|f74161:sub|9 ; CP         ; CP       ; None                        ; None                      ; 1.953 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; control:inst|74161:inst|f74161:sub|9 ; control:inst|74161:inst|f74161:sub|9 ; CP         ; CP       ; None                        ; None                      ; 1.923 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; M60:inst1|74168:inst1|49             ; M60:inst1|74168:inst1|29             ; CP         ; CP       ; None                        ; None                      ; 1.841 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; M60:inst1|74168:inst1|49             ; M60:inst1|74168:inst1|15             ; CP         ; CP       ; None                        ; None                      ; 1.837 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; M60:inst1|74168:inst1|3              ; control:inst|74161:inst|f74161:sub|9 ; CP         ; CP       ; None                        ; None                      ; 1.779 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; M60:inst1|74168:inst1|29             ; M60:inst1|74168:inst|3               ; CP         ; CP       ; None                        ; None                      ; 1.677 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; M60:inst1|74168:inst|15              ; control:inst|74161:inst|f74161:sub|9 ; CP         ; CP       ; None                        ; None                      ; 1.630 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; M60:inst1|74168:inst1|15             ; M60:inst1|74168:inst1|29             ; CP         ; CP       ; None                        ; None                      ; 1.548 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; M60:inst1|74168:inst1|15             ; M60:inst1|74168:inst|3               ; CP         ; CP       ; None                        ; None                      ; 1.527 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; M60:inst1|74168:inst|29              ; control:inst|74161:inst|f74161:sub|9 ; CP         ; CP       ; None                        ; None                      ; 1.514 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; M60:inst1|74168:inst1|15             ; M60:inst1|74168:inst1|49             ; CP         ; CP       ; None                        ; None                      ; 1.485 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; M60:inst1|74168:inst1|3              ; M60:inst1|74168:inst1|15             ; CP         ; CP       ; None                        ; None                      ; 1.479 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; M60:inst1|74168:inst1|3              ; M60:inst1|74168:inst1|49             ; CP         ; CP       ; None                        ; None                      ; 1.478 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; M60:inst1|74168:inst1|3              ; M60:inst1|74168:inst1|29             ; CP         ; CP       ; None                        ; None                      ; 1.475 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; M60:inst1|74168:inst1|3              ; M60:inst1|74168:inst|3               ; CP         ; CP       ; None                        ; None                      ; 1.353 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; M60:inst1|74168:inst|15              ; M60:inst1|74168:inst|29              ; CP         ; CP       ; None                        ; None                      ; 1.241 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; M60:inst1|74168:inst1|29             ; M60:inst1|74168:inst1|49             ; CP         ; CP       ; None                        ; None                      ; 1.086 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; M60:inst1|74168:inst1|29             ; M60:inst1|74168:inst1|15             ; CP         ; CP       ; None                        ; None                      ; 1.086 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; M60:inst1|74168:inst|3               ; control:inst|74161:inst|f74161:sub|9 ; CP         ; CP       ; None                        ; None                      ; 0.970 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; M60:inst1|74168:inst|29              ; M60:inst1|74168:inst|15              ; CP         ; CP       ; None                        ; None                      ; 0.765 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; M60:inst1|74168:inst|3               ; M60:inst1|74168:inst|3               ; CP         ; CP       ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; M60:inst1|74168:inst1|49             ; M60:inst1|74168:inst1|49             ; CP         ; CP       ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; M60:inst1|74168:inst1|29             ; M60:inst1|74168:inst1|29             ; CP         ; CP       ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; M60:inst1|74168:inst1|15             ; M60:inst1|74168:inst1|15             ; CP         ; CP       ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; M60:inst1|74168:inst1|3              ; M60:inst1|74168:inst1|3              ; CP         ; CP       ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; M60:inst1|74168:inst|15              ; M60:inst1|74168:inst|15              ; CP         ; CP       ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; M60:inst1|74168:inst|29              ; M60:inst1|74168:inst|29              ; CP         ; CP       ; None                        ; None                      ; 0.501 ns                ;
+-------+------------------------------------------------+--------------------------------------+--------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------+
; tco                                                                                            ;
+-------+--------------+------------+--------------------------------------+--------+------------+
; Slack ; Required tco ; Actual tco ; From                                 ; To     ; From Clock ;
+-------+--------------+------------+--------------------------------------+--------+------------+
; N/A   ; None         ; 8.552 ns   ; M60:inst1|74168:inst1|15             ; QLC[1] ; CP         ;
; N/A   ; None         ; 8.534 ns   ; M60:inst1|74168:inst1|29             ; QLC[2] ; CP         ;
; N/A   ; None         ; 8.531 ns   ; M60:inst1|74168:inst1|49             ; QLC[3] ; CP         ;
; N/A   ; None         ; 8.278 ns   ; M60:inst1|74168:inst1|3              ; QLC[0] ; CP         ;
; N/A   ; None         ; 8.140 ns   ; M60:inst1|74168:inst|29              ; QHC[2] ; CP         ;
; N/A   ; None         ; 7.934 ns   ; M60:inst1|74168:inst|3               ; QH[0]  ; CP         ;
; N/A   ; None         ; 7.876 ns   ; control:inst|74161:inst|f74161:sub|9 ; R1     ; CP         ;
; N/A   ; None         ; 7.854 ns   ; control:inst|74161:inst|f74161:sub|9 ; G2     ; CP         ;
; N/A   ; None         ; 7.850 ns   ; control:inst|74161:inst|f74161:sub|9 ; G1     ; CP         ;
; N/A   ; None         ; 7.826 ns   ; M60:inst1|74168:inst|3               ; QHC[0] ; CP         ;
; N/A   ; None         ; 7.824 ns   ; control:inst|74161:inst|f74161:sub|9 ; R2     ; CP         ;
; N/A   ; None         ; 7.821 ns   ; M60:inst1|74168:inst|29              ; QH[2]  ; CP         ;
; N/A   ; None         ; 7.816 ns   ; M60:inst1|74168:inst|15              ; QH[1]  ; CP         ;
; N/A   ; None         ; 7.790 ns   ; M60:inst1|74168:inst|15              ; QHC[1] ; CP         ;
; N/A   ; None         ; 7.487 ns   ; M60:inst1|74168:inst1|15             ; QL[1]  ; CP         ;
; N/A   ; None         ; 7.486 ns   ; M60:inst1|74168:inst1|29             ; QL[2]  ; CP         ;
; N/A   ; None         ; 7.482 ns   ; M60:inst1|74168:inst1|3              ; QL[0]  ; CP         ;
; N/A   ; None         ; 7.478 ns   ; M60:inst1|74168:inst1|49             ; QL[3]  ; CP         ;
+-------+--------------+------------+--------------------------------------+--------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue Dec 14 17:59:41 2021
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off DENG -c DENG --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CP" is an undefined clock
Info: Clock "CP" has Internal fmax of 297.62 MHz between source register "M60:inst1|74168:inst1|49" and destination register "M60:inst1|74168:inst|15" (period= 3.36 ns)
    Info: + Longest register to register delay is 3.082 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X4_Y18_N9; Fanout = 6; REG Node = 'M60:inst1|74168:inst1|49'
        Info: 2: + IC(0.771 ns) + CELL(0.534 ns) = 1.305 ns; Loc. = LCCOMB_X4_Y18_N26; Fanout = 3; COMB Node = 'M60:inst2|74168:inst1|78~0'
        Info: 3: + IC(0.381 ns) + CELL(0.206 ns) = 1.892 ns; Loc. = LCCOMB_X4_Y18_N28; Fanout = 2; COMB Node = 'M60:inst1|74168:inst|32~1'
        Info: 4: + IC(0.335 ns) + CELL(0.855 ns) = 3.082 ns; Loc. = LCFF_X4_Y18_N21; Fanout = 5; REG Node = 'M60:inst1|74168:inst|15'
        Info: Total cell delay = 1.595 ns ( 51.75 % )
        Info: Total interconnect delay = 1.487 ns ( 48.25 % )
    Info: - Smallest clock skew is -0.014 ns
        Info: + Shortest clock path from clock "CP" to destination register is 2.950 ns
            Info: 1: + IC(0.000 ns) + CELL(1.015 ns) = 1.015 ns; Loc. = PIN_4; Fanout = 8; CLK Node = 'CP'
            Info: 2: + IC(1.269 ns) + CELL(0.666 ns) = 2.950 ns; Loc. = LCFF_X4_Y18_N21; Fanout = 5; REG Node = 'M60:inst1|74168:inst|15'
            Info: Total cell delay = 1.681 ns ( 56.98 % )
            Info: Total interconnect delay = 1.269 ns ( 43.02 % )
        Info: - Longest clock path from clock "CP" to source register is 2.964 ns
            Info: 1: + IC(0.000 ns) + CELL(1.015 ns) = 1.015 ns; Loc. = PIN_4; Fanout = 8; CLK Node = 'CP'
            Info: 2: + IC(1.283 ns) + CELL(0.666 ns) = 2.964 ns; Loc. = LCFF_X4_Y18_N9; Fanout = 6; REG Node = 'M60:inst1|74168:inst1|49'
            Info: Total cell delay = 1.681 ns ( 56.71 % )
            Info: Total interconnect delay = 1.283 ns ( 43.29 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Micro setup delay of destination is -0.040 ns
Info: tco from clock "CP" to destination pin "QLC[1]" through register "M60:inst1|74168:inst1|15" is 8.552 ns
    Info: + Longest clock path from clock "CP" to source register is 2.964 ns
        Info: 1: + IC(0.000 ns) + CELL(1.015 ns) = 1.015 ns; Loc. = PIN_4; Fanout = 8; CLK Node = 'CP'
        Info: 2: + IC(1.283 ns) + CELL(0.666 ns) = 2.964 ns; Loc. = LCFF_X4_Y18_N5; Fanout = 6; REG Node = 'M60:inst1|74168:inst1|15'
        Info: Total cell delay = 1.681 ns ( 56.71 % )
        Info: Total interconnect delay = 1.283 ns ( 43.29 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 5.284 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X4_Y18_N5; Fanout = 6; REG Node = 'M60:inst1|74168:inst1|15'
        Info: 2: + IC(2.008 ns) + CELL(3.276 ns) = 5.284 ns; Loc. = PIN_191; Fanout = 0; PIN Node = 'QLC[1]'
        Info: Total cell delay = 3.276 ns ( 62.00 % )
        Info: Total interconnect delay = 2.008 ns ( 38.00 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 185 megabytes
    Info: Processing ended: Tue Dec 14 17:59:41 2021
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01


