\doxysection{stm32l4xx\+\_\+hal\+\_\+spi.\+h}
\hypertarget{stm32l4xx__hal__spi_8h_source}{}\label{stm32l4xx__hal__spi_8h_source}\index{Drivers/STM32L4xx\_HAL\_Driver/Inc/stm32l4xx\_hal\_spi.h@{Drivers/STM32L4xx\_HAL\_Driver/Inc/stm32l4xx\_hal\_spi.h}}
\mbox{\hyperlink{stm32l4xx__hal__spi_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{00001\ }
\DoxyCodeLine{00019\ \textcolor{comment}{/*\ Define\ to\ prevent\ recursive\ inclusion\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00020\ \textcolor{preprocessor}{\#ifndef\ STM32L4xx\_HAL\_SPI\_H}}
\DoxyCodeLine{00021\ \textcolor{preprocessor}{\#define\ STM32L4xx\_HAL\_SPI\_H}}
\DoxyCodeLine{00022\ }
\DoxyCodeLine{00023\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{00024\ \textcolor{keyword}{extern}\ \textcolor{stringliteral}{"{}C"{}}\ \{}
\DoxyCodeLine{00025\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00026\ }
\DoxyCodeLine{00027\ \textcolor{comment}{/*\ Includes\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00028\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{stm32l4xx__hal__def_8h}{stm32l4xx\_hal\_def.h}}"{}}}
\DoxyCodeLine{00029\ }
\DoxyCodeLine{00038\ \textcolor{comment}{/*\ Exported\ types\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00046\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00047\ \{}
\DoxyCodeLine{00048\ \ \ uint32\_t\ \mbox{\hyperlink{struct_s_p_i___init_type_def_a5247eb0463437c9980a9d4a5300b50a5}{Mode}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00051\ \ \ uint32\_t\ \mbox{\hyperlink{struct_s_p_i___init_type_def_ae5c132f597c806d7a1fe316023b36867}{Direction}};\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00054\ \ \ uint32\_t\ \mbox{\hyperlink{struct_s_p_i___init_type_def_a24b7835dd877e1c4e55236303fa3387f}{DataSize}};\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00057\ \ \ uint32\_t\ \mbox{\hyperlink{struct_s_p_i___init_type_def_a96922c7ff9e589ebd9611fc4ab730454}{CLKPolarity}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00060\ \ \ uint32\_t\ \mbox{\hyperlink{struct_s_p_i___init_type_def_ab21a458209f2588f49a2353c56f62625}{CLKPhase}};\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00063\ \ \ uint32\_t\ \mbox{\hyperlink{struct_s_p_i___init_type_def_aed541d17808213ac6f90ac7deb2bec5f}{NSS}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00067\ \ \ uint32\_t\ \mbox{\hyperlink{struct_s_p_i___init_type_def_a1d553f90738cb633a9298d2b4d306fde}{BaudRatePrescaler}};\ \ \ }
\DoxyCodeLine{00073\ \ \ uint32\_t\ \mbox{\hyperlink{struct_s_p_i___init_type_def_a8c541d8863cb62a3212b9381b5cba447}{FirstBit}};\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00076\ \ \ uint32\_t\ \mbox{\hyperlink{struct_s_p_i___init_type_def_a60db7e87bb66775df6213e4006dfd876}{TIMode}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00079\ \ \ uint32\_t\ \mbox{\hyperlink{struct_s_p_i___init_type_def_a3472de9bd9247c1d97312aff7e58e385}{CRCCalculation}};\ \ \ \ \ \ }
\DoxyCodeLine{00082\ \ \ uint32\_t\ \mbox{\hyperlink{struct_s_p_i___init_type_def_abdaf3ccbfa4ef68cc81fd32f29baa678}{CRCPolynomial}};\ \ \ \ \ \ \ }
\DoxyCodeLine{00085\ \ \ uint32\_t\ \mbox{\hyperlink{struct_s_p_i___init_type_def_ade3815f539adcdeba866ab26a5f59c99}{CRCLength}};\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00089\ \ \ uint32\_t\ \mbox{\hyperlink{struct_s_p_i___init_type_def_aab94c82883ea08f33ef383efe30347eb}{NSSPMode}};\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00095\ \}\ \mbox{\hyperlink{struct_s_p_i___init_type_def}{SPI\_InitTypeDef}};}
\DoxyCodeLine{00096\ }
\DoxyCodeLine{00100\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{enum}}
\DoxyCodeLine{00101\ \{}
\DoxyCodeLine{00102\ \ \ \mbox{\hyperlink{group___s_p_i___exported___types_gga8891cb64e76198a860172d94c638c9b4adbc218df2c9841b561282b40b3ded69d}{HAL\_SPI\_STATE\_RESET}}\ \ \ \ \ \ =\ 0x00U,\ \ \ \ }
\DoxyCodeLine{00103\ \ \ \mbox{\hyperlink{group___s_p_i___exported___types_gga8891cb64e76198a860172d94c638c9b4abb3992c67a15c14bd1808ef6b63fa926}{HAL\_SPI\_STATE\_READY}}\ \ \ \ \ \ =\ 0x01U,\ \ \ \ }
\DoxyCodeLine{00104\ \ \ \mbox{\hyperlink{group___s_p_i___exported___types_gga8891cb64e76198a860172d94c638c9b4a0635e168bc0430253fe8e74cfe9768fd}{HAL\_SPI\_STATE\_BUSY}}\ \ \ \ \ \ \ =\ 0x02U,\ \ \ \ }
\DoxyCodeLine{00105\ \ \ \mbox{\hyperlink{group___s_p_i___exported___types_gga8891cb64e76198a860172d94c638c9b4a5d82b644c7ca656ab5fe8a8e3cbc29ab}{HAL\_SPI\_STATE\_BUSY\_TX}}\ \ \ \ =\ 0x03U,\ \ \ \ }
\DoxyCodeLine{00106\ \ \ \mbox{\hyperlink{group___s_p_i___exported___types_gga8891cb64e76198a860172d94c638c9b4afd7e00128aca1feaa099c2595ffb9277}{HAL\_SPI\_STATE\_BUSY\_RX}}\ \ \ \ =\ 0x04U,\ \ \ \ }
\DoxyCodeLine{00107\ \ \ \mbox{\hyperlink{group___s_p_i___exported___types_gga8891cb64e76198a860172d94c638c9b4a9dae2883ae3e43ca28afc9453a14c938}{HAL\_SPI\_STATE\_BUSY\_TX\_RX}}\ =\ 0x05U,\ \ \ \ }
\DoxyCodeLine{00108\ \ \ \mbox{\hyperlink{group___s_p_i___exported___types_gga8891cb64e76198a860172d94c638c9b4a3cba266d2346abe3b62fa0acccab4711}{HAL\_SPI\_STATE\_ERROR}}\ \ \ \ \ \ =\ 0x06U,\ \ \ \ }
\DoxyCodeLine{00109\ \ \ \mbox{\hyperlink{group___s_p_i___exported___types_gga8891cb64e76198a860172d94c638c9b4a34f9231d040d752a034db85e3eb7f782}{HAL\_SPI\_STATE\_ABORT}}\ \ \ \ \ \ =\ 0x07U\ \ \ \ \ }
\DoxyCodeLine{00110\ \}\ \mbox{\hyperlink{group___s_p_i___exported___types_ga8891cb64e76198a860172d94c638c9b4}{HAL\_SPI\_StateTypeDef}};}
\DoxyCodeLine{00111\ }
\DoxyCodeLine{00115\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct\ }\mbox{\hyperlink{struct_____s_p_i___handle_type_def}{\_\_SPI\_HandleTypeDef}}}
\DoxyCodeLine{00116\ \{}
\DoxyCodeLine{00117\ \ \ \mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ *\mbox{\hyperlink{struct_____s_p_i___handle_type_def_a97e276bfd322a6028cbac7408cf8e610}{Instance}};\ \ \ \ \ \ }
\DoxyCodeLine{00119\ \ \ \mbox{\hyperlink{struct_s_p_i___init_type_def}{SPI\_InitTypeDef}}\ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{struct_____s_p_i___handle_type_def_a4b43d4d72f571b7d2162a2d171bb1312}{Init}};\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00121\ \ \ \textcolor{keyword}{const}\ uint8\_t\ \ \ \ \ \ \ \ \ \ \ \ \ \ *\mbox{\hyperlink{struct_____s_p_i___handle_type_def_aacb6c3c55011b1b4d2a2ee1b4c012984}{pTxBuffPtr}};\ \ \ \ }
\DoxyCodeLine{00123\ \ \ uint16\_t\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{struct_____s_p_i___handle_type_def_a5617a3a7983aedb0d214f318062ebc48}{TxXferSize}};\ \ \ \ \ }
\DoxyCodeLine{00125\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint16\_t\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{struct_____s_p_i___handle_type_def_a186b770dda2e53c4e9a204cd50e17e74}{TxXferCount}};\ \ \ \ }
\DoxyCodeLine{00127\ \ \ uint8\_t\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ *\mbox{\hyperlink{struct_____s_p_i___handle_type_def_aa770b67ee3966c0aa7409f64b3b99bd8}{pRxBuffPtr}};\ \ \ \ }
\DoxyCodeLine{00129\ \ \ uint16\_t\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{struct_____s_p_i___handle_type_def_ab274a4c2de5e95145d45fe80a289f535}{RxXferSize}};\ \ \ \ \ }
\DoxyCodeLine{00131\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint16\_t\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{struct_____s_p_i___handle_type_def_a67e721440b3449d544a27cfd7726c920}{RxXferCount}};\ \ \ \ }
\DoxyCodeLine{00133\ \ \ uint32\_t\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{struct_____s_p_i___handle_type_def_abef898bf323d7e9d693665f12b6f6239}{CRCSize}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00135\ \ \ void\ (*\mbox{\hyperlink{struct_____s_p_i___handle_type_def_a599045b20d284f94e5a367a85cad9f39}{RxISR}})(\textcolor{keyword}{struct\ }\mbox{\hyperlink{struct_____s_p_i___handle_type_def}{\_\_SPI\_HandleTypeDef}}\ *hspi);\ \ \ }
\DoxyCodeLine{00137\ \ \ void\ (*\mbox{\hyperlink{struct_____s_p_i___handle_type_def_a4446bdc11698f861edf37b72cf437aeb}{TxISR}})(\textcolor{keyword}{struct\ }\mbox{\hyperlink{struct_____s_p_i___handle_type_def}{\_\_SPI\_HandleTypeDef}}\ *hspi);\ \ \ }
\DoxyCodeLine{00139\ \ \ \mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}}\ \ \ \ \ \ \ \ \ \ *\mbox{\hyperlink{struct_____s_p_i___handle_type_def_aa311e9419f520aee2d2fa30668ce485c}{hdmatx}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00141\ \ \ \mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}}\ \ \ \ \ \ \ \ \ \ *\mbox{\hyperlink{struct_____s_p_i___handle_type_def_a0876a1b344524bbdbd984be1c3b07a10}{hdmarx}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00143\ \ \ \mbox{\hyperlink{stm32l4xx__hal__def_8h_ab367482e943333a1299294eadaad284b}{HAL\_LockTypeDef}}\ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{struct_____s_p_i___handle_type_def_aa13d993a0b9b0ea6a07e5a77eeaf394e}{Lock}};\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00145\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ \mbox{\hyperlink{group___s_p_i___exported___types_ga8891cb64e76198a860172d94c638c9b4}{HAL\_SPI\_StateTypeDef}}\ \ \mbox{\hyperlink{struct_____s_p_i___handle_type_def_aa3e13040cc9ea19050d21818bccd49c9}{State}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00147\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{struct_____s_p_i___handle_type_def_ab2497f2e3cfae59376db75da3bda7ffe}{ErrorCode}};\ \ \ \ \ \ }
\DoxyCodeLine{00149\ \textcolor{preprocessor}{\#if\ (USE\_HAL\_SPI\_REGISTER\_CALLBACKS\ ==\ 1U)}}
\DoxyCodeLine{00150\ \ \ void\ (*\ TxCpltCallback)(\textcolor{keyword}{struct\ }\mbox{\hyperlink{struct_____s_p_i___handle_type_def}{\_\_SPI\_HandleTypeDef}}\ *hspi);\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00151\ \ \ void\ (*\ RxCpltCallback)(\textcolor{keyword}{struct\ }\mbox{\hyperlink{struct_____s_p_i___handle_type_def}{\_\_SPI\_HandleTypeDef}}\ *hspi);\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00152\ \ \ void\ (*\ TxRxCpltCallback)(\textcolor{keyword}{struct\ }\mbox{\hyperlink{struct_____s_p_i___handle_type_def}{\_\_SPI\_HandleTypeDef}}\ *hspi);\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00153\ \ \ void\ (*\ TxHalfCpltCallback)(\textcolor{keyword}{struct\ }\mbox{\hyperlink{struct_____s_p_i___handle_type_def}{\_\_SPI\_HandleTypeDef}}\ *hspi);\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00154\ \ \ void\ (*\ RxHalfCpltCallback)(\textcolor{keyword}{struct\ }\mbox{\hyperlink{struct_____s_p_i___handle_type_def}{\_\_SPI\_HandleTypeDef}}\ *hspi);\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00155\ \ \ void\ (*\ TxRxHalfCpltCallback)(\textcolor{keyword}{struct\ }\mbox{\hyperlink{struct_____s_p_i___handle_type_def}{\_\_SPI\_HandleTypeDef}}\ *hspi);\ \ \ \ \ \ \ }
\DoxyCodeLine{00156\ \ \ void\ (*\ ErrorCallback)(\textcolor{keyword}{struct\ }\mbox{\hyperlink{struct_____s_p_i___handle_type_def}{\_\_SPI\_HandleTypeDef}}\ *hspi);\ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00157\ \ \ void\ (*\ AbortCpltCallback)(\textcolor{keyword}{struct\ }\mbox{\hyperlink{struct_____s_p_i___handle_type_def}{\_\_SPI\_HandleTypeDef}}\ *hspi);\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00158\ \ \ void\ (*\ MspInitCallback)(\textcolor{keyword}{struct\ }\mbox{\hyperlink{struct_____s_p_i___handle_type_def}{\_\_SPI\_HandleTypeDef}}\ *hspi);\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00159\ \ \ void\ (*\ MspDeInitCallback)(\textcolor{keyword}{struct\ }\mbox{\hyperlink{struct_____s_p_i___handle_type_def}{\_\_SPI\_HandleTypeDef}}\ *hspi);\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00161\ \textcolor{preprocessor}{\#endif\ \ }\textcolor{comment}{/*\ USE\_HAL\_SPI\_REGISTER\_CALLBACKS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00162\ \}\ \mbox{\hyperlink{group___s_p_i___exported___types_gab633e49dd034de2f3a1fe79853d78d18}{SPI\_HandleTypeDef}};}
\DoxyCodeLine{00163\ }
\DoxyCodeLine{00164\ \textcolor{preprocessor}{\#if\ (USE\_HAL\_SPI\_REGISTER\_CALLBACKS\ ==\ 1U)}}
\DoxyCodeLine{00168\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{enum}}
\DoxyCodeLine{00169\ \{}
\DoxyCodeLine{00170\ \ \ HAL\_SPI\_TX\_COMPLETE\_CB\_ID\ \ \ \ \ \ \ \ \ \ \ \ \ =\ 0x00U,\ \ \ \ }
\DoxyCodeLine{00171\ \ \ HAL\_SPI\_RX\_COMPLETE\_CB\_ID\ \ \ \ \ \ \ \ \ \ \ \ \ =\ 0x01U,\ \ \ \ }
\DoxyCodeLine{00172\ \ \ HAL\_SPI\_TX\_RX\_COMPLETE\_CB\_ID\ \ \ \ \ \ \ \ \ \ =\ 0x02U,\ \ \ \ }
\DoxyCodeLine{00173\ \ \ HAL\_SPI\_TX\_HALF\_COMPLETE\_CB\_ID\ \ \ \ \ \ \ \ =\ 0x03U,\ \ \ \ }
\DoxyCodeLine{00174\ \ \ HAL\_SPI\_RX\_HALF\_COMPLETE\_CB\_ID\ \ \ \ \ \ \ \ =\ 0x04U,\ \ \ \ }
\DoxyCodeLine{00175\ \ \ HAL\_SPI\_TX\_RX\_HALF\_COMPLETE\_CB\_ID\ \ \ \ \ =\ 0x05U,\ \ \ \ }
\DoxyCodeLine{00176\ \ \ HAL\_SPI\_ERROR\_CB\_ID\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 0x06U,\ \ \ \ }
\DoxyCodeLine{00177\ \ \ HAL\_SPI\_ABORT\_CB\_ID\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 0x07U,\ \ \ \ }
\DoxyCodeLine{00178\ \ \ HAL\_SPI\_MSPINIT\_CB\_ID\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 0x08U,\ \ \ \ }
\DoxyCodeLine{00179\ \ \ HAL\_SPI\_MSPDEINIT\_CB\_ID\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 0x09U\ \ \ \ \ }
\DoxyCodeLine{00181\ \}\ HAL\_SPI\_CallbackIDTypeDef;}
\DoxyCodeLine{00182\ }
\DoxyCodeLine{00186\ \textcolor{keyword}{typedef}\ \ void\ (*pSPI\_CallbackTypeDef)(\mbox{\hyperlink{struct_____s_p_i___handle_type_def}{SPI\_HandleTypeDef}}\ *hspi);\ }
\DoxyCodeLine{00188\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_HAL\_SPI\_REGISTER\_CALLBACKS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00193\ \textcolor{comment}{/*\ Exported\ constants\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00201\ \textcolor{preprocessor}{\#define\ HAL\_SPI\_ERROR\_NONE\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)\ \ \ }}
\DoxyCodeLine{00202\ \textcolor{preprocessor}{\#define\ HAL\_SPI\_ERROR\_MODF\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000001U)\ \ \ }}
\DoxyCodeLine{00203\ \textcolor{preprocessor}{\#define\ HAL\_SPI\_ERROR\_CRC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000002U)\ \ \ }}
\DoxyCodeLine{00204\ \textcolor{preprocessor}{\#define\ HAL\_SPI\_ERROR\_OVR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000004U)\ \ \ }}
\DoxyCodeLine{00205\ \textcolor{preprocessor}{\#define\ HAL\_SPI\_ERROR\_FRE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000008U)\ \ \ }}
\DoxyCodeLine{00206\ \textcolor{preprocessor}{\#define\ HAL\_SPI\_ERROR\_DMA\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000010U)\ \ \ }}
\DoxyCodeLine{00207\ \textcolor{preprocessor}{\#define\ HAL\_SPI\_ERROR\_FLAG\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000020U)\ \ \ }}
\DoxyCodeLine{00208\ \textcolor{preprocessor}{\#define\ HAL\_SPI\_ERROR\_ABORT\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000040U)\ \ \ }}
\DoxyCodeLine{00209\ \textcolor{preprocessor}{\#if\ (USE\_HAL\_SPI\_REGISTER\_CALLBACKS\ ==\ 1U)}}
\DoxyCodeLine{00210\ \textcolor{preprocessor}{\#define\ HAL\_SPI\_ERROR\_INVALID\_CALLBACK\ \ (0x00000080U)\ \ \ }}
\DoxyCodeLine{00211\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_HAL\_SPI\_REGISTER\_CALLBACKS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00219\ \textcolor{preprocessor}{\#define\ SPI\_MODE\_SLAVE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{00220\ \textcolor{preprocessor}{\#define\ SPI\_MODE\_MASTER\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (SPI\_CR1\_MSTR\ |\ SPI\_CR1\_SSI)}}
\DoxyCodeLine{00228\ \textcolor{preprocessor}{\#define\ SPI\_DIRECTION\_2LINES\ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{00229\ \textcolor{preprocessor}{\#define\ SPI\_DIRECTION\_2LINES\_RXONLY\ \ \ \ \ SPI\_CR1\_RXONLY}}
\DoxyCodeLine{00230\ \textcolor{preprocessor}{\#define\ SPI\_DIRECTION\_1LINE\ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR1\_BIDIMODE}}
\DoxyCodeLine{00238\ \textcolor{preprocessor}{\#define\ SPI\_DATASIZE\_4BIT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000300U)}}
\DoxyCodeLine{00239\ \textcolor{preprocessor}{\#define\ SPI\_DATASIZE\_5BIT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000400U)}}
\DoxyCodeLine{00240\ \textcolor{preprocessor}{\#define\ SPI\_DATASIZE\_6BIT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000500U)}}
\DoxyCodeLine{00241\ \textcolor{preprocessor}{\#define\ SPI\_DATASIZE\_7BIT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000600U)}}
\DoxyCodeLine{00242\ \textcolor{preprocessor}{\#define\ SPI\_DATASIZE\_8BIT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000700U)}}
\DoxyCodeLine{00243\ \textcolor{preprocessor}{\#define\ SPI\_DATASIZE\_9BIT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000800U)}}
\DoxyCodeLine{00244\ \textcolor{preprocessor}{\#define\ SPI\_DATASIZE\_10BIT\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000900U)}}
\DoxyCodeLine{00245\ \textcolor{preprocessor}{\#define\ SPI\_DATASIZE\_11BIT\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000A00U)}}
\DoxyCodeLine{00246\ \textcolor{preprocessor}{\#define\ SPI\_DATASIZE\_12BIT\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000B00U)}}
\DoxyCodeLine{00247\ \textcolor{preprocessor}{\#define\ SPI\_DATASIZE\_13BIT\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000C00U)}}
\DoxyCodeLine{00248\ \textcolor{preprocessor}{\#define\ SPI\_DATASIZE\_14BIT\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000D00U)}}
\DoxyCodeLine{00249\ \textcolor{preprocessor}{\#define\ SPI\_DATASIZE\_15BIT\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000E00U)}}
\DoxyCodeLine{00250\ \textcolor{preprocessor}{\#define\ SPI\_DATASIZE\_16BIT\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000F00U)}}
\DoxyCodeLine{00258\ \textcolor{preprocessor}{\#define\ SPI\_POLARITY\_LOW\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{00259\ \textcolor{preprocessor}{\#define\ SPI\_POLARITY\_HIGH\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR1\_CPOL}}
\DoxyCodeLine{00267\ \textcolor{preprocessor}{\#define\ SPI\_PHASE\_1EDGE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{00268\ \textcolor{preprocessor}{\#define\ SPI\_PHASE\_2EDGE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR1\_CPHA}}
\DoxyCodeLine{00276\ \textcolor{preprocessor}{\#define\ SPI\_NSS\_SOFT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR1\_SSM}}
\DoxyCodeLine{00277\ \textcolor{preprocessor}{\#define\ SPI\_NSS\_HARD\_INPUT\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{00278\ \textcolor{preprocessor}{\#define\ SPI\_NSS\_HARD\_OUTPUT\ \ \ \ \ \ \ \ \ \ \ \ \ (SPI\_CR2\_SSOE\ <<\ 16U)}}
\DoxyCodeLine{00286\ \textcolor{preprocessor}{\#define\ SPI\_NSS\_PULSE\_ENABLE\ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR2\_NSSP}}
\DoxyCodeLine{00287\ \textcolor{preprocessor}{\#define\ SPI\_NSS\_PULSE\_DISABLE\ \ \ \ \ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{00295\ \textcolor{preprocessor}{\#define\ SPI\_BAUDRATEPRESCALER\_2\ \ \ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{00296\ \textcolor{preprocessor}{\#define\ SPI\_BAUDRATEPRESCALER\_4\ \ \ \ \ \ \ \ \ (SPI\_CR1\_BR\_0)}}
\DoxyCodeLine{00297\ \textcolor{preprocessor}{\#define\ SPI\_BAUDRATEPRESCALER\_8\ \ \ \ \ \ \ \ \ (SPI\_CR1\_BR\_1)}}
\DoxyCodeLine{00298\ \textcolor{preprocessor}{\#define\ SPI\_BAUDRATEPRESCALER\_16\ \ \ \ \ \ \ \ (SPI\_CR1\_BR\_1\ |\ SPI\_CR1\_BR\_0)}}
\DoxyCodeLine{00299\ \textcolor{preprocessor}{\#define\ SPI\_BAUDRATEPRESCALER\_32\ \ \ \ \ \ \ \ (SPI\_CR1\_BR\_2)}}
\DoxyCodeLine{00300\ \textcolor{preprocessor}{\#define\ SPI\_BAUDRATEPRESCALER\_64\ \ \ \ \ \ \ \ (SPI\_CR1\_BR\_2\ |\ SPI\_CR1\_BR\_0)}}
\DoxyCodeLine{00301\ \textcolor{preprocessor}{\#define\ SPI\_BAUDRATEPRESCALER\_128\ \ \ \ \ \ \ (SPI\_CR1\_BR\_2\ |\ SPI\_CR1\_BR\_1)}}
\DoxyCodeLine{00302\ \textcolor{preprocessor}{\#define\ SPI\_BAUDRATEPRESCALER\_256\ \ \ \ \ \ \ (SPI\_CR1\_BR\_2\ |\ SPI\_CR1\_BR\_1\ |\ SPI\_CR1\_BR\_0)}}
\DoxyCodeLine{00310\ \textcolor{preprocessor}{\#define\ SPI\_FIRSTBIT\_MSB\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{00311\ \textcolor{preprocessor}{\#define\ SPI\_FIRSTBIT\_LSB\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR1\_LSBFIRST}}
\DoxyCodeLine{00319\ \textcolor{preprocessor}{\#define\ SPI\_TIMODE\_DISABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{00320\ \textcolor{preprocessor}{\#define\ SPI\_TIMODE\_ENABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR2\_FRF}}
\DoxyCodeLine{00328\ \textcolor{preprocessor}{\#define\ SPI\_CRCCALCULATION\_DISABLE\ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{00329\ \textcolor{preprocessor}{\#define\ SPI\_CRCCALCULATION\_ENABLE\ \ \ \ \ \ \ SPI\_CR1\_CRCEN}}
\DoxyCodeLine{00341\ \textcolor{preprocessor}{\#define\ SPI\_CRC\_LENGTH\_DATASIZE\ \ \ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{00342\ \textcolor{preprocessor}{\#define\ SPI\_CRC\_LENGTH\_8BIT\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000001U)}}
\DoxyCodeLine{00343\ \textcolor{preprocessor}{\#define\ SPI\_CRC\_LENGTH\_16BIT\ \ \ \ \ \ \ \ \ \ \ \ (0x00000002U)}}
\DoxyCodeLine{00356\ \textcolor{preprocessor}{\#define\ SPI\_RXFIFO\_THRESHOLD\ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR2\_FRXTH}}
\DoxyCodeLine{00357\ \textcolor{preprocessor}{\#define\ SPI\_RXFIFO\_THRESHOLD\_QF\ \ \ \ \ \ \ \ \ SPI\_CR2\_FRXTH}}
\DoxyCodeLine{00358\ \textcolor{preprocessor}{\#define\ SPI\_RXFIFO\_THRESHOLD\_HF\ \ \ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{00366\ \textcolor{preprocessor}{\#define\ SPI\_IT\_TXE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR2\_TXEIE}}
\DoxyCodeLine{00367\ \textcolor{preprocessor}{\#define\ SPI\_IT\_RXNE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR2\_RXNEIE}}
\DoxyCodeLine{00368\ \textcolor{preprocessor}{\#define\ SPI\_IT\_ERR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR2\_ERRIE}}
\DoxyCodeLine{00376\ \textcolor{preprocessor}{\#define\ SPI\_FLAG\_RXNE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_SR\_RXNE\ \ \ }\textcolor{comment}{/*\ SPI\ status\ flag:\ Rx\ buffer\ not\ empty\ flag\ \ \ \ \ \ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00377\ \textcolor{preprocessor}{\#define\ SPI\_FLAG\_TXE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_SR\_TXE\ \ \ \ }\textcolor{comment}{/*\ SPI\ status\ flag:\ Tx\ buffer\ empty\ flag\ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00378\ \textcolor{preprocessor}{\#define\ SPI\_FLAG\_BSY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_SR\_BSY\ \ \ \ }\textcolor{comment}{/*\ SPI\ status\ flag:\ Busy\ flag\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00379\ \textcolor{preprocessor}{\#define\ SPI\_FLAG\_CRCERR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_SR\_CRCERR\ }\textcolor{comment}{/*\ SPI\ Error\ flag:\ CRC\ error\ flag\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00380\ \textcolor{preprocessor}{\#define\ SPI\_FLAG\_MODF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_SR\_MODF\ \ \ }\textcolor{comment}{/*\ SPI\ Error\ flag:\ Mode\ fault\ flag\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00381\ \textcolor{preprocessor}{\#define\ SPI\_FLAG\_OVR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_SR\_OVR\ \ \ \ }\textcolor{comment}{/*\ SPI\ Error\ flag:\ Overrun\ flag\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00382\ \textcolor{preprocessor}{\#define\ SPI\_FLAG\_FRE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_SR\_FRE\ \ \ \ }\textcolor{comment}{/*\ SPI\ Error\ flag:\ TI\ mode\ frame\ format\ error\ flag\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00383\ \textcolor{preprocessor}{\#define\ SPI\_FLAG\_FTLVL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_SR\_FTLVL\ \ }\textcolor{comment}{/*\ SPI\ fifo\ transmission\ level\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00384\ \textcolor{preprocessor}{\#define\ SPI\_FLAG\_FRLVL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_SR\_FRLVL\ \ }\textcolor{comment}{/*\ SPI\ fifo\ reception\ level\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00385\ \textcolor{preprocessor}{\#define\ SPI\_FLAG\_MASK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (SPI\_SR\_RXNE\ |\ SPI\_SR\_TXE\ |\ SPI\_SR\_BSY\ |\ SPI\_SR\_CRCERR\(\backslash\)}}
\DoxyCodeLine{00386\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ SPI\_SR\_MODF\ |\ SPI\_SR\_OVR\ |\ SPI\_SR\_FRE\ |\ SPI\_SR\_FTLVL\ |\ SPI\_SR\_FRLVL)}}
\DoxyCodeLine{00394\ \textcolor{preprocessor}{\#define\ SPI\_FTLVL\_EMPTY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{00395\ \textcolor{preprocessor}{\#define\ SPI\_FTLVL\_QUARTER\_FULL\ \ \ \ \ \ \ \ \ \ (0x00000800U)}}
\DoxyCodeLine{00396\ \textcolor{preprocessor}{\#define\ SPI\_FTLVL\_HALF\_FULL\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00001000U)}}
\DoxyCodeLine{00397\ \textcolor{preprocessor}{\#define\ SPI\_FTLVL\_FULL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00001800U)}}
\DoxyCodeLine{00398\ }
\DoxyCodeLine{00406\ \textcolor{preprocessor}{\#define\ SPI\_FRLVL\_EMPTY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{00407\ \textcolor{preprocessor}{\#define\ SPI\_FRLVL\_QUARTER\_FULL\ \ \ \ \ \ \ \ \ \ (0x00000200U)}}
\DoxyCodeLine{00408\ \textcolor{preprocessor}{\#define\ SPI\_FRLVL\_HALF\_FULL\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000400U)}}
\DoxyCodeLine{00409\ \textcolor{preprocessor}{\#define\ SPI\_FRLVL\_FULL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000600U)}}
\DoxyCodeLine{00418\ \textcolor{comment}{/*\ Exported\ macros\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00428\ \textcolor{preprocessor}{\#if\ (USE\_HAL\_SPI\_REGISTER\_CALLBACKS\ ==\ 1U)}}
\DoxyCodeLine{00429\ \textcolor{preprocessor}{\#define\ \_\_HAL\_SPI\_RESET\_HANDLE\_STATE(\_\_HANDLE\_\_)\ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00430\ \textcolor{preprocessor}{\ \ do\{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00431\ \textcolor{preprocessor}{\ \ \ \ (\_\_HANDLE\_\_)-\/>State\ =\ HAL\_SPI\_STATE\_RESET;\ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00432\ \textcolor{preprocessor}{\ \ \ \ (\_\_HANDLE\_\_)-\/>MspInitCallback\ =\ NULL;\ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00433\ \textcolor{preprocessor}{\ \ \ \ (\_\_HANDLE\_\_)-\/>MspDeInitCallback\ =\ NULL;\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00434\ \textcolor{preprocessor}{\ \ \}\ while(0)}}
\DoxyCodeLine{00435\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{00436\ \textcolor{preprocessor}{\#define\ \_\_HAL\_SPI\_RESET\_HANDLE\_STATE(\_\_HANDLE\_\_)\ ((\_\_HANDLE\_\_)-\/>State\ =\ HAL\_SPI\_STATE\_RESET)}}
\DoxyCodeLine{00437\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_HAL\_SPI\_REGISTER\_CALLBACKS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00438\ }
\DoxyCodeLine{00449\ \textcolor{preprocessor}{\#define\ \_\_HAL\_SPI\_ENABLE\_IT(\_\_HANDLE\_\_,\ \_\_INTERRUPT\_\_)\ \ \ SET\_BIT((\_\_HANDLE\_\_)-\/>Instance-\/>CR2,\ (\_\_INTERRUPT\_\_))}}
\DoxyCodeLine{00450\ }
\DoxyCodeLine{00461\ \textcolor{preprocessor}{\#define\ \_\_HAL\_SPI\_DISABLE\_IT(\_\_HANDLE\_\_,\ \_\_INTERRUPT\_\_)\ \ CLEAR\_BIT((\_\_HANDLE\_\_)-\/>Instance-\/>CR2,\ (\_\_INTERRUPT\_\_))}}
\DoxyCodeLine{00462\ }
\DoxyCodeLine{00473\ \textcolor{preprocessor}{\#define\ \_\_HAL\_SPI\_GET\_IT\_SOURCE(\_\_HANDLE\_\_,\ \_\_INTERRUPT\_\_)\ ((((\_\_HANDLE\_\_)-\/>Instance-\/>CR2\(\backslash\)}}
\DoxyCodeLine{00474\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \&\ (\_\_INTERRUPT\_\_))\ ==\ (\_\_INTERRUPT\_\_))\ ?\ SET\ :\ RESET)}}
\DoxyCodeLine{00475\ }
\DoxyCodeLine{00492\ \textcolor{preprocessor}{\#define\ \_\_HAL\_SPI\_GET\_FLAG(\_\_HANDLE\_\_,\ \_\_FLAG\_\_)\ ((((\_\_HANDLE\_\_)-\/>Instance-\/>SR)\ \&\ (\_\_FLAG\_\_))\ ==\ (\_\_FLAG\_\_))}}
\DoxyCodeLine{00493\ }
\DoxyCodeLine{00499\ \textcolor{preprocessor}{\#define\ \_\_HAL\_SPI\_CLEAR\_CRCERRFLAG(\_\_HANDLE\_\_)\ ((\_\_HANDLE\_\_)-\/>Instance-\/>SR\ =\ (uint16\_t)(\string~SPI\_FLAG\_CRCERR))}}
\DoxyCodeLine{00500\ }
\DoxyCodeLine{00506\ \textcolor{preprocessor}{\#define\ \_\_HAL\_SPI\_CLEAR\_MODFFLAG(\_\_HANDLE\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00507\ \textcolor{preprocessor}{\ \ do\{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00508\ \textcolor{preprocessor}{\ \ \ \ \_\_IO\ uint32\_t\ tmpreg\_modf\ =\ 0x00U;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00509\ \textcolor{preprocessor}{\ \ \ \ tmpreg\_modf\ =\ (\_\_HANDLE\_\_)-\/>Instance-\/>SR;\ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00510\ \textcolor{preprocessor}{\ \ \ \ CLEAR\_BIT((\_\_HANDLE\_\_)-\/>Instance-\/>CR1,\ SPI\_CR1\_SPE);\ \(\backslash\)}}
\DoxyCodeLine{00511\ \textcolor{preprocessor}{\ \ \ \ UNUSED(tmpreg\_modf);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00512\ \textcolor{preprocessor}{\ \ \}\ while(0U)}}
\DoxyCodeLine{00513\ }
\DoxyCodeLine{00519\ \textcolor{preprocessor}{\#define\ \_\_HAL\_SPI\_CLEAR\_OVRFLAG(\_\_HANDLE\_\_)\ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00520\ \textcolor{preprocessor}{\ \ do\{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00521\ \textcolor{preprocessor}{\ \ \ \ \_\_IO\ uint32\_t\ tmpreg\_ovr\ =\ 0x00U;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00522\ \textcolor{preprocessor}{\ \ \ \ tmpreg\_ovr\ =\ (\_\_HANDLE\_\_)-\/>Instance-\/>DR;\ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00523\ \textcolor{preprocessor}{\ \ \ \ tmpreg\_ovr\ =\ (\_\_HANDLE\_\_)-\/>Instance-\/>SR;\ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00524\ \textcolor{preprocessor}{\ \ \ \ UNUSED(tmpreg\_ovr);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00525\ \textcolor{preprocessor}{\ \ \}\ while(0U)}}
\DoxyCodeLine{00526\ }
\DoxyCodeLine{00532\ \textcolor{preprocessor}{\#define\ \_\_HAL\_SPI\_CLEAR\_FREFLAG(\_\_HANDLE\_\_)\ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00533\ \textcolor{preprocessor}{\ \ do\{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00534\ \textcolor{preprocessor}{\ \ \ \ \_\_IO\ uint32\_t\ tmpreg\_fre\ =\ 0x00U;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00535\ \textcolor{preprocessor}{\ \ \ \ tmpreg\_fre\ =\ (\_\_HANDLE\_\_)-\/>Instance-\/>SR;\ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00536\ \textcolor{preprocessor}{\ \ \ \ UNUSED(tmpreg\_fre);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00537\ \textcolor{preprocessor}{\ \ \}\ while(0U)}}
\DoxyCodeLine{00538\ }
\DoxyCodeLine{00544\ \textcolor{preprocessor}{\#define\ \_\_HAL\_SPI\_ENABLE(\_\_HANDLE\_\_)\ \ SET\_BIT((\_\_HANDLE\_\_)-\/>Instance-\/>CR1,\ SPI\_CR1\_SPE)}}
\DoxyCodeLine{00545\ }
\DoxyCodeLine{00551\ \textcolor{preprocessor}{\#define\ \_\_HAL\_SPI\_DISABLE(\_\_HANDLE\_\_)\ CLEAR\_BIT((\_\_HANDLE\_\_)-\/>Instance-\/>CR1,\ SPI\_CR1\_SPE)}}
\DoxyCodeLine{00552\ }
\DoxyCodeLine{00557\ \textcolor{comment}{/*\ Private\ macros\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00567\ \textcolor{preprocessor}{\#define\ SPI\_1LINE\_TX(\_\_HANDLE\_\_)\ \ SET\_BIT((\_\_HANDLE\_\_)-\/>Instance-\/>CR1,\ SPI\_CR1\_BIDIOE)}}
\DoxyCodeLine{00568\ }
\DoxyCodeLine{00574\ \textcolor{preprocessor}{\#define\ SPI\_1LINE\_RX(\_\_HANDLE\_\_)\ \ CLEAR\_BIT((\_\_HANDLE\_\_)-\/>Instance-\/>CR1,\ SPI\_CR1\_BIDIOE)}}
\DoxyCodeLine{00575\ }
\DoxyCodeLine{00581\ \textcolor{preprocessor}{\#define\ SPI\_RESET\_CRC(\_\_HANDLE\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00582\ \textcolor{preprocessor}{\ \ do\{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00583\ \textcolor{preprocessor}{\ \ \ \ CLEAR\_BIT((\_\_HANDLE\_\_)-\/>Instance-\/>CR1,\ SPI\_CR1\_CRCEN);\ \ \(\backslash\)}}
\DoxyCodeLine{00584\ \textcolor{preprocessor}{\ \ \ \ SET\_BIT((\_\_HANDLE\_\_)-\/>Instance-\/>CR1,\ SPI\_CR1\_CRCEN);\ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00585\ \textcolor{preprocessor}{\ \ \}\ while(0U)}}
\DoxyCodeLine{00586\ }
\DoxyCodeLine{00602\ \textcolor{preprocessor}{\#define\ SPI\_CHECK\_FLAG(\_\_SR\_\_,\ \_\_FLAG\_\_)\ ((((\_\_SR\_\_)\ \&\ ((\_\_FLAG\_\_)\ \&\ SPI\_FLAG\_MASK))\ ==\ \(\backslash\)}}
\DoxyCodeLine{00603\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_FLAG\_\_)\ \&\ SPI\_FLAG\_MASK))\ ?\ SET\ :\ RESET)}}
\DoxyCodeLine{00604\ }
\DoxyCodeLine{00614\ \textcolor{preprocessor}{\#define\ SPI\_CHECK\_IT\_SOURCE(\_\_CR2\_\_,\ \_\_INTERRUPT\_\_)\ ((((\_\_CR2\_\_)\ \&\ (\_\_INTERRUPT\_\_))\ ==\ \(\backslash\)}}
\DoxyCodeLine{00615\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_INTERRUPT\_\_))\ ?\ SET\ :\ RESET)}}
\DoxyCodeLine{00616\ }
\DoxyCodeLine{00622\ \textcolor{preprocessor}{\#define\ IS\_SPI\_MODE(\_\_MODE\_\_)\ \ \ \ \ \ (((\_\_MODE\_\_)\ ==\ SPI\_MODE\_SLAVE)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00623\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_MODE\_\_)\ ==\ SPI\_MODE\_MASTER))}}
\DoxyCodeLine{00624\ }
\DoxyCodeLine{00630\ \textcolor{preprocessor}{\#define\ IS\_SPI\_DIRECTION(\_\_MODE\_\_)\ (((\_\_MODE\_\_)\ ==\ SPI\_DIRECTION\_2LINES)\ \ \ \ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00631\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_MODE\_\_)\ ==\ SPI\_DIRECTION\_2LINES\_RXONLY)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00632\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_MODE\_\_)\ ==\ SPI\_DIRECTION\_1LINE))}}
\DoxyCodeLine{00633\ }
\DoxyCodeLine{00638\ \textcolor{preprocessor}{\#define\ IS\_SPI\_DIRECTION\_2LINES(\_\_MODE\_\_)\ ((\_\_MODE\_\_)\ ==\ SPI\_DIRECTION\_2LINES)}}
\DoxyCodeLine{00639\ }
\DoxyCodeLine{00644\ \textcolor{preprocessor}{\#define\ IS\_SPI\_DIRECTION\_2LINES\_OR\_1LINE(\_\_MODE\_\_)\ (((\_\_MODE\_\_)\ ==\ SPI\_DIRECTION\_2LINES)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00645\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_MODE\_\_)\ ==\ SPI\_DIRECTION\_1LINE))}}
\DoxyCodeLine{00646\ }
\DoxyCodeLine{00652\ \textcolor{preprocessor}{\#define\ IS\_SPI\_DATASIZE(\_\_DATASIZE\_\_)\ (((\_\_DATASIZE\_\_)\ ==\ SPI\_DATASIZE\_16BIT)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00653\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_DATASIZE\_\_)\ ==\ SPI\_DATASIZE\_15BIT)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00654\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_DATASIZE\_\_)\ ==\ SPI\_DATASIZE\_14BIT)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00655\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_DATASIZE\_\_)\ ==\ SPI\_DATASIZE\_13BIT)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00656\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_DATASIZE\_\_)\ ==\ SPI\_DATASIZE\_12BIT)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00657\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_DATASIZE\_\_)\ ==\ SPI\_DATASIZE\_11BIT)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00658\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_DATASIZE\_\_)\ ==\ SPI\_DATASIZE\_10BIT)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00659\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_DATASIZE\_\_)\ ==\ SPI\_DATASIZE\_9BIT)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00660\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_DATASIZE\_\_)\ ==\ SPI\_DATASIZE\_8BIT)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00661\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_DATASIZE\_\_)\ ==\ SPI\_DATASIZE\_7BIT)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00662\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_DATASIZE\_\_)\ ==\ SPI\_DATASIZE\_6BIT)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00663\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_DATASIZE\_\_)\ ==\ SPI\_DATASIZE\_5BIT)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00664\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_DATASIZE\_\_)\ ==\ SPI\_DATASIZE\_4BIT))}}
\DoxyCodeLine{00665\ }
\DoxyCodeLine{00671\ \textcolor{preprocessor}{\#define\ IS\_SPI\_CPOL(\_\_CPOL\_\_)\ \ \ \ \ \ (((\_\_CPOL\_\_)\ ==\ SPI\_POLARITY\_LOW)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00672\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_CPOL\_\_)\ ==\ SPI\_POLARITY\_HIGH))}}
\DoxyCodeLine{00673\ }
\DoxyCodeLine{00679\ \textcolor{preprocessor}{\#define\ IS\_SPI\_CPHA(\_\_CPHA\_\_)\ \ \ \ \ \ (((\_\_CPHA\_\_)\ ==\ SPI\_PHASE\_1EDGE)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00680\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_CPHA\_\_)\ ==\ SPI\_PHASE\_2EDGE))}}
\DoxyCodeLine{00681\ }
\DoxyCodeLine{00687\ \textcolor{preprocessor}{\#define\ IS\_SPI\_NSS(\_\_NSS\_\_)\ \ \ \ \ \ \ \ (((\_\_NSS\_\_)\ ==\ SPI\_NSS\_SOFT)\ \ \ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00688\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_NSS\_\_)\ ==\ SPI\_NSS\_HARD\_INPUT)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00689\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_NSS\_\_)\ ==\ SPI\_NSS\_HARD\_OUTPUT))}}
\DoxyCodeLine{00690\ }
\DoxyCodeLine{00696\ \textcolor{preprocessor}{\#define\ IS\_SPI\_NSSP(\_\_NSSP\_\_)\ \ \ \ \ \ (((\_\_NSSP\_\_)\ ==\ SPI\_NSS\_PULSE\_ENABLE)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00697\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_NSSP\_\_)\ ==\ SPI\_NSS\_PULSE\_DISABLE))}}
\DoxyCodeLine{00698\ }
\DoxyCodeLine{00704\ \textcolor{preprocessor}{\#define\ IS\_SPI\_BAUDRATE\_PRESCALER(\_\_PRESCALER\_\_)\ (((\_\_PRESCALER\_\_)\ ==\ SPI\_BAUDRATEPRESCALER\_2)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00705\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_PRESCALER\_\_)\ ==\ SPI\_BAUDRATEPRESCALER\_4)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00706\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_PRESCALER\_\_)\ ==\ SPI\_BAUDRATEPRESCALER\_8)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00707\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_PRESCALER\_\_)\ ==\ SPI\_BAUDRATEPRESCALER\_16)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00708\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_PRESCALER\_\_)\ ==\ SPI\_BAUDRATEPRESCALER\_32)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00709\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_PRESCALER\_\_)\ ==\ SPI\_BAUDRATEPRESCALER\_64)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00710\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_PRESCALER\_\_)\ ==\ SPI\_BAUDRATEPRESCALER\_128)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00711\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_PRESCALER\_\_)\ ==\ SPI\_BAUDRATEPRESCALER\_256))}}
\DoxyCodeLine{00712\ }
\DoxyCodeLine{00718\ \textcolor{preprocessor}{\#define\ IS\_SPI\_FIRST\_BIT(\_\_BIT\_\_)\ \ (((\_\_BIT\_\_)\ ==\ SPI\_FIRSTBIT\_MSB)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00719\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_BIT\_\_)\ ==\ SPI\_FIRSTBIT\_LSB))}}
\DoxyCodeLine{00720\ }
\DoxyCodeLine{00726\ \textcolor{preprocessor}{\#define\ IS\_SPI\_TIMODE(\_\_MODE\_\_)\ \ \ \ (((\_\_MODE\_\_)\ ==\ SPI\_TIMODE\_DISABLE)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00727\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_MODE\_\_)\ ==\ SPI\_TIMODE\_ENABLE))}}
\DoxyCodeLine{00728\ }
\DoxyCodeLine{00734\ \textcolor{preprocessor}{\#define\ IS\_SPI\_CRC\_CALCULATION(\_\_CALCULATION\_\_)\ (((\_\_CALCULATION\_\_)\ ==\ SPI\_CRCCALCULATION\_DISABLE)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00735\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_CALCULATION\_\_)\ ==\ SPI\_CRCCALCULATION\_ENABLE))}}
\DoxyCodeLine{00736\ }
\DoxyCodeLine{00742\ \textcolor{preprocessor}{\#define\ IS\_SPI\_CRC\_LENGTH(\_\_LENGTH\_\_)\ (((\_\_LENGTH\_\_)\ ==\ SPI\_CRC\_LENGTH\_DATASIZE)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00743\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_LENGTH\_\_)\ ==\ SPI\_CRC\_LENGTH\_8BIT)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00744\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_LENGTH\_\_)\ ==\ SPI\_CRC\_LENGTH\_16BIT))}}
\DoxyCodeLine{00745\ }
\DoxyCodeLine{00751\ \textcolor{preprocessor}{\#define\ IS\_SPI\_CRC\_POLYNOMIAL(\_\_POLYNOMIAL\_\_)\ (((\_\_POLYNOMIAL\_\_)\ >=\ 0x1U)\ \ \ \ \&\&\ \(\backslash\)}}
\DoxyCodeLine{00752\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_POLYNOMIAL\_\_)\ <=\ 0xFFFFU)\ \&\&\ \(\backslash\)}}
\DoxyCodeLine{00753\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_POLYNOMIAL\_\_)\&0x1U)\ !=\ 0U))}}
\DoxyCodeLine{00754\ }
\DoxyCodeLine{00759\ \textcolor{preprocessor}{\#define\ IS\_SPI\_DMA\_HANDLE(\_\_HANDLE\_\_)\ ((\_\_HANDLE\_\_)\ !=\ NULL)}}
\DoxyCodeLine{00760\ }
\DoxyCodeLine{00765\ \textcolor{comment}{/*\ Include\ SPI\ HAL\ Extended\ module\ */}}
\DoxyCodeLine{00766\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{stm32l4xx__hal__spi__ex_8h}{stm32l4xx\_hal\_spi\_ex.h}}"{}}}
\DoxyCodeLine{00767\ }
\DoxyCodeLine{00768\ \textcolor{comment}{/*\ Exported\ functions\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00776\ \textcolor{comment}{/*\ Initialization/de-\/initialization\ functions\ \ ********************************/}}
\DoxyCodeLine{00777\ \mbox{\hyperlink{stm32l4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_SPI\_Init(\mbox{\hyperlink{struct_____s_p_i___handle_type_def}{SPI\_HandleTypeDef}}\ *hspi);}
\DoxyCodeLine{00778\ \mbox{\hyperlink{stm32l4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_SPI\_DeInit(\mbox{\hyperlink{struct_____s_p_i___handle_type_def}{SPI\_HandleTypeDef}}\ *hspi);}
\DoxyCodeLine{00779\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___s_p_i___exported___functions___group1_ga17f583be14b22caffa6c4e56dcd035ef}{HAL\_SPI\_MspInit}}(\mbox{\hyperlink{struct_____s_p_i___handle_type_def}{SPI\_HandleTypeDef}}\ *hspi);}
\DoxyCodeLine{00780\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___s_p_i___exported___functions___group1_gabadc4d4974af1afd943e8d13589068e1}{HAL\_SPI\_MspDeInit}}(\mbox{\hyperlink{struct_____s_p_i___handle_type_def}{SPI\_HandleTypeDef}}\ *hspi);}
\DoxyCodeLine{00781\ }
\DoxyCodeLine{00782\ \textcolor{comment}{/*\ Callbacks\ Register/UnRegister\ functions\ \ ***********************************/}}
\DoxyCodeLine{00783\ \textcolor{preprocessor}{\#if\ (USE\_HAL\_SPI\_REGISTER\_CALLBACKS\ ==\ 1U)}}
\DoxyCodeLine{00784\ \mbox{\hyperlink{stm32l4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_SPI\_RegisterCallback(\mbox{\hyperlink{struct_____s_p_i___handle_type_def}{SPI\_HandleTypeDef}}\ *hspi,\ HAL\_SPI\_CallbackIDTypeDef\ CallbackID,}
\DoxyCodeLine{00785\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ pSPI\_CallbackTypeDef\ pCallback);}
\DoxyCodeLine{00786\ \mbox{\hyperlink{stm32l4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_SPI\_UnRegisterCallback(\mbox{\hyperlink{struct_____s_p_i___handle_type_def}{SPI\_HandleTypeDef}}\ *hspi,\ HAL\_SPI\_CallbackIDTypeDef\ CallbackID);}
\DoxyCodeLine{00787\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_HAL\_SPI\_REGISTER\_CALLBACKS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00795\ \textcolor{comment}{/*\ I/O\ operation\ functions\ \ ***************************************************/}}
\DoxyCodeLine{00796\ \mbox{\hyperlink{stm32l4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_SPI\_Transmit(\mbox{\hyperlink{struct_____s_p_i___handle_type_def}{SPI\_HandleTypeDef}}\ *hspi,\ \textcolor{keyword}{const}\ uint8\_t\ *pData,\ uint16\_t\ Size,\ uint32\_t\ Timeout);}
\DoxyCodeLine{00797\ \mbox{\hyperlink{stm32l4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_SPI\_Receive(\mbox{\hyperlink{struct_____s_p_i___handle_type_def}{SPI\_HandleTypeDef}}\ *hspi,\ uint8\_t\ *pData,\ uint16\_t\ Size,\ uint32\_t\ Timeout);}
\DoxyCodeLine{00798\ \mbox{\hyperlink{stm32l4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_SPI\_TransmitReceive(\mbox{\hyperlink{struct_____s_p_i___handle_type_def}{SPI\_HandleTypeDef}}\ *hspi,\ \textcolor{keyword}{const}\ uint8\_t\ *pTxData,\ uint8\_t\ *pRxData,}
\DoxyCodeLine{00799\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint16\_t\ Size,\ uint32\_t\ Timeout);}
\DoxyCodeLine{00800\ \mbox{\hyperlink{stm32l4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_SPI\_Transmit\_IT(\mbox{\hyperlink{struct_____s_p_i___handle_type_def}{SPI\_HandleTypeDef}}\ *hspi,\ \textcolor{keyword}{const}\ uint8\_t\ *pData,\ uint16\_t\ Size);}
\DoxyCodeLine{00801\ \mbox{\hyperlink{stm32l4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_SPI\_Receive\_IT(\mbox{\hyperlink{struct_____s_p_i___handle_type_def}{SPI\_HandleTypeDef}}\ *hspi,\ uint8\_t\ *pData,\ uint16\_t\ Size);}
\DoxyCodeLine{00802\ \mbox{\hyperlink{stm32l4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_SPI\_TransmitReceive\_IT(\mbox{\hyperlink{struct_____s_p_i___handle_type_def}{SPI\_HandleTypeDef}}\ *hspi,\ \textcolor{keyword}{const}\ uint8\_t\ *pTxData,\ uint8\_t\ *pRxData,}
\DoxyCodeLine{00803\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint16\_t\ Size);}
\DoxyCodeLine{00804\ \mbox{\hyperlink{stm32l4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_SPI\_Transmit\_DMA(\mbox{\hyperlink{struct_____s_p_i___handle_type_def}{SPI\_HandleTypeDef}}\ *hspi,\ \textcolor{keyword}{const}\ uint8\_t\ *pData,\ uint16\_t\ Size);}
\DoxyCodeLine{00805\ \mbox{\hyperlink{stm32l4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_SPI\_Receive\_DMA(\mbox{\hyperlink{struct_____s_p_i___handle_type_def}{SPI\_HandleTypeDef}}\ *hspi,\ uint8\_t\ *pData,\ uint16\_t\ Size);}
\DoxyCodeLine{00806\ \mbox{\hyperlink{stm32l4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_SPI\_TransmitReceive\_DMA(\mbox{\hyperlink{struct_____s_p_i___handle_type_def}{SPI\_HandleTypeDef}}\ *hspi,\ \textcolor{keyword}{const}\ uint8\_t\ *pTxData,\ uint8\_t\ *pRxData,}
\DoxyCodeLine{00807\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint16\_t\ Size);}
\DoxyCodeLine{00808\ \mbox{\hyperlink{stm32l4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_SPI\_DMAPause(\mbox{\hyperlink{struct_____s_p_i___handle_type_def}{SPI\_HandleTypeDef}}\ *hspi);}
\DoxyCodeLine{00809\ \mbox{\hyperlink{stm32l4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_SPI\_DMAResume(\mbox{\hyperlink{struct_____s_p_i___handle_type_def}{SPI\_HandleTypeDef}}\ *hspi);}
\DoxyCodeLine{00810\ \mbox{\hyperlink{stm32l4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_SPI\_DMAStop(\mbox{\hyperlink{struct_____s_p_i___handle_type_def}{SPI\_HandleTypeDef}}\ *hspi);}
\DoxyCodeLine{00811\ \textcolor{comment}{/*\ Transfer\ Abort\ functions\ */}}
\DoxyCodeLine{00812\ \mbox{\hyperlink{stm32l4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_SPI\_Abort(\mbox{\hyperlink{struct_____s_p_i___handle_type_def}{SPI\_HandleTypeDef}}\ *hspi);}
\DoxyCodeLine{00813\ \mbox{\hyperlink{stm32l4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_SPI\_Abort\_IT(\mbox{\hyperlink{struct_____s_p_i___handle_type_def}{SPI\_HandleTypeDef}}\ *hspi);}
\DoxyCodeLine{00814\ }
\DoxyCodeLine{00815\ \textcolor{keywordtype}{void}\ HAL\_SPI\_IRQHandler(\mbox{\hyperlink{struct_____s_p_i___handle_type_def}{SPI\_HandleTypeDef}}\ *hspi);}
\DoxyCodeLine{00816\ \textcolor{keywordtype}{void}\ HAL\_SPI\_TxCpltCallback(\mbox{\hyperlink{struct_____s_p_i___handle_type_def}{SPI\_HandleTypeDef}}\ *hspi);}
\DoxyCodeLine{00817\ \textcolor{keywordtype}{void}\ HAL\_SPI\_RxCpltCallback(\mbox{\hyperlink{struct_____s_p_i___handle_type_def}{SPI\_HandleTypeDef}}\ *hspi);}
\DoxyCodeLine{00818\ \textcolor{keywordtype}{void}\ HAL\_SPI\_TxRxCpltCallback(\mbox{\hyperlink{struct_____s_p_i___handle_type_def}{SPI\_HandleTypeDef}}\ *hspi);}
\DoxyCodeLine{00819\ \textcolor{keywordtype}{void}\ HAL\_SPI\_TxHalfCpltCallback(\mbox{\hyperlink{struct_____s_p_i___handle_type_def}{SPI\_HandleTypeDef}}\ *hspi);}
\DoxyCodeLine{00820\ \textcolor{keywordtype}{void}\ HAL\_SPI\_RxHalfCpltCallback(\mbox{\hyperlink{struct_____s_p_i___handle_type_def}{SPI\_HandleTypeDef}}\ *hspi);}
\DoxyCodeLine{00821\ \textcolor{keywordtype}{void}\ HAL\_SPI\_TxRxHalfCpltCallback(\mbox{\hyperlink{struct_____s_p_i___handle_type_def}{SPI\_HandleTypeDef}}\ *hspi);}
\DoxyCodeLine{00822\ \textcolor{keywordtype}{void}\ HAL\_SPI\_ErrorCallback(\mbox{\hyperlink{struct_____s_p_i___handle_type_def}{SPI\_HandleTypeDef}}\ *hspi);}
\DoxyCodeLine{00823\ \textcolor{keywordtype}{void}\ HAL\_SPI\_AbortCpltCallback(\mbox{\hyperlink{struct_____s_p_i___handle_type_def}{SPI\_HandleTypeDef}}\ *hspi);}
\DoxyCodeLine{00831\ \textcolor{comment}{/*\ Peripheral\ State\ and\ Error\ functions\ ***************************************/}}
\DoxyCodeLine{00832\ \mbox{\hyperlink{group___s_p_i___exported___types_ga8891cb64e76198a860172d94c638c9b4}{HAL\_SPI\_StateTypeDef}}\ HAL\_SPI\_GetState(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_____s_p_i___handle_type_def}{SPI\_HandleTypeDef}}\ *hspi);}
\DoxyCodeLine{00833\ uint32\_t\ \ \ \ \ \ \ \ \ \ \ \ \ HAL\_SPI\_GetError(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_____s_p_i___handle_type_def}{SPI\_HandleTypeDef}}\ *hspi);}
\DoxyCodeLine{00850\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{00851\ \}}
\DoxyCodeLine{00852\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00853\ }
\DoxyCodeLine{00854\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32L4xx\_HAL\_SPI\_H\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00855\ }

\end{DoxyCode}
