Layer Pairs Export File for PCB: C:\Users\daniel\Documents\GitHub\Altium-Public\isg_cena_chip_wirebonding_board\isg_cena_chip_wirebonding_board.PcbDoc
LayersSetName=Top_Bot_Thru_Holes|DrillFile=isg_cena_chip_wirebonding_board.txt|DrillLayers=gtl,g1,g2,gbl
