/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [6:0] celloutsig_0_1z;
  wire [7:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_5z;
  wire [8:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [9:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [4:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [19:0] celloutsig_1_19z;
  wire [13:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [2:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_12z = ~celloutsig_1_11z[2];
  reg [22:0] _01_;
  always_ff @(negedge celloutsig_1_19z[0], posedge clkin_data[0])
    if (clkin_data[0]) _01_ <= 23'h000000;
    else _01_ <= { in_data[83:76], celloutsig_0_2z, celloutsig_0_1z };
  assign out_data[54:32] = _01_;
  assign celloutsig_1_11z = in_data[119:110] & { celloutsig_1_1z[1], celloutsig_1_6z, celloutsig_1_10z, celloutsig_1_3z, celloutsig_1_10z, celloutsig_1_7z, celloutsig_1_10z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_1_5z = { celloutsig_1_0z[5:1], celloutsig_1_2z } == { celloutsig_1_1z[11:9], celloutsig_1_4z };
  assign celloutsig_1_18z = celloutsig_1_0z[6:1] == { celloutsig_1_14z, celloutsig_1_15z };
  assign celloutsig_0_0z = in_data[14:12] <= in_data[72:70];
  assign celloutsig_0_5z = { in_data[83:64], celloutsig_0_3z } <= { out_data[48:35], celloutsig_0_1z };
  assign celloutsig_1_6z = { celloutsig_1_1z[6:1], celloutsig_1_2z, celloutsig_1_5z } <= { in_data[185:179], celloutsig_1_2z };
  assign celloutsig_1_7z = { celloutsig_1_4z[1], celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_4z } <= { celloutsig_1_4z[1], celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_6z };
  assign celloutsig_1_10z = { in_data[129:128], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_7z } < { celloutsig_1_1z[7:6], celloutsig_1_4z };
  assign celloutsig_1_3z = celloutsig_1_1z[4] & ~(celloutsig_1_0z[3]);
  assign celloutsig_1_17z = celloutsig_1_9z[0] & ~(celloutsig_1_8z);
  assign celloutsig_1_4z = celloutsig_1_1z[6:4] % { 1'h1, celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_1_19z = { celloutsig_1_1z[10:5], celloutsig_1_17z, celloutsig_1_2z, celloutsig_1_10z, celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_14z } % { 1'h1, celloutsig_1_14z[2], celloutsig_1_10z, celloutsig_1_14z, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_5z };
  assign celloutsig_1_0z = in_data[124] ? in_data[135:127] : in_data[173:165];
  assign celloutsig_1_1z = - { in_data[119:115], celloutsig_1_0z };
  assign celloutsig_0_1z = - in_data[82:76];
  assign celloutsig_1_15z = & { celloutsig_1_12z, celloutsig_1_2z, celloutsig_1_1z[13:1], celloutsig_1_0z };
  assign celloutsig_0_2z = in_data[48:41] <<< { celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_1_14z = { celloutsig_1_1z[12], celloutsig_1_6z, celloutsig_1_9z } <<< celloutsig_1_11z[6:2];
  assign celloutsig_1_9z = celloutsig_1_4z >>> in_data[142:140];
  assign celloutsig_1_2z = ~((celloutsig_1_0z[8] & celloutsig_1_1z[8]) | (in_data[165] & celloutsig_1_0z[4]));
  assign celloutsig_1_8z = ~((celloutsig_1_3z & celloutsig_1_1z[1]) | (celloutsig_1_5z & celloutsig_1_7z));
  assign celloutsig_0_3z = ~((celloutsig_0_1z[5] & in_data[31]) | (celloutsig_0_1z[0] & celloutsig_0_1z[5]));
  assign { out_data[128], out_data[115:96], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_5z };
endmodule
