{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 156 04/30/2007 SJ Full Version " "Info: Version 7.1 Build 156 04/30/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 06 13:37:05 2019 " "Info: Processing started: Fri Dec 06 13:37:05 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab6 -c Lab6 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Lab6 -c Lab6" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "AlUout Lab6.v(19) " "Warning (10236): Verilog HDL Implicit Net warning at Lab6.v(19): created implicit net for \"AlUout\"" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ALUout AlUout Lab6.v(11) " "Info (10281): Verilog HDL Declaration information at Lab6.v(11): object \"ALUout\" differs only in case from object \"AlUout\" in the same scope" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "disp_drive Lab6.v(22) " "Warning (10236): Verilog HDL Implicit Net warning at Lab6.v(22): created implicit net for \"disp_drive\"" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "clk Lab6.v(23) " "Warning (10236): Verilog HDL Implicit Net warning at Lab6.v(23): created implicit net for \"clk\"" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "number Lab6.v(23) " "Warning (10236): Verilog HDL Implicit Net warning at Lab6.v(23): created implicit net for \"number\"" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "display Lab6.v(23) " "Warning (10236): Verilog HDL Implicit Net warning at Lab6.v(23): created implicit net for \"display\"" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Lab6.v(45) " "Warning (10268): Verilog HDL information at Lab6.v(45): Always Construct contains both blocking and non-blocking assignments" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 45 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: Always Construct contains both blocking and non-blocking assignments" 1 0 "" 0}
{ "Warning" "WSGN_MEGAFN_REPLACE" "Mux H:/Digital ProgrammingLab6/Lab6.v " "Warning: Entity \"Mux\" obtained from \"H:/Digital ProgrammingLab6/Lab6.v\" instead of from Quartus II megafunction library" {  } {  } 0 0 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Lab6.v 6 6 " "Info: Found 6 design units, including 6 entities, in source file Lab6.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab6 " "Info: Found entity 1: Lab6" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "2 Alu " "Info: Found entity 2: Alu" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 27 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "3 Reg " "Info: Found entity 3: Reg" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 65 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "4 Mux " "Info: Found entity 4: Mux" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 84 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "5 bcd " "Info: Found entity 5: bcd" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 106 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "6 display_drv " "Info: Found entity 6: display_drv" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 128 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Lab6.v(23) " "Critical Warning (10846): Verilog HDL Instantiation warning at Lab6.v(23): instance has no name" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 23 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab6 " "Info: Elaborating entity \"Lab6\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "disp_drv\[13\] Lab6.v(16) " "Warning (10034): Output port \"disp_drv\[13\]\" at Lab6.v(16) has no driver" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "disp_drv\[12\] Lab6.v(16) " "Warning (10034): Output port \"disp_drv\[12\]\" at Lab6.v(16) has no driver" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "disp_drv\[11\] Lab6.v(16) " "Warning (10034): Output port \"disp_drv\[11\]\" at Lab6.v(16) has no driver" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "disp_drv\[10\] Lab6.v(16) " "Warning (10034): Output port \"disp_drv\[10\]\" at Lab6.v(16) has no driver" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "disp_drv\[9\] Lab6.v(16) " "Warning (10034): Output port \"disp_drv\[9\]\" at Lab6.v(16) has no driver" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "disp_drv\[8\] Lab6.v(16) " "Warning (10034): Output port \"disp_drv\[8\]\" at Lab6.v(16) has no driver" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "disp_drv\[7\] Lab6.v(16) " "Warning (10034): Output port \"disp_drv\[7\]\" at Lab6.v(16) has no driver" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "disp_drv\[6\] Lab6.v(16) " "Warning (10034): Output port \"disp_drv\[6\]\" at Lab6.v(16) has no driver" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "disp_drv\[5\] Lab6.v(16) " "Warning (10034): Output port \"disp_drv\[5\]\" at Lab6.v(16) has no driver" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "disp_drv\[4\] Lab6.v(16) " "Warning (10034): Output port \"disp_drv\[4\]\" at Lab6.v(16) has no driver" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "disp_drv\[3\] Lab6.v(16) " "Warning (10034): Output port \"disp_drv\[3\]\" at Lab6.v(16) has no driver" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "disp_drv\[2\] Lab6.v(16) " "Warning (10034): Output port \"disp_drv\[2\]\" at Lab6.v(16) has no driver" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "disp_drv\[1\] Lab6.v(16) " "Warning (10034): Output port \"disp_drv\[1\]\" at Lab6.v(16) has no driver" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "disp_drv\[0\] Lab6.v(16) " "Warning (10034): Output port \"disp_drv\[0\]\" at Lab6.v(16) has no driver" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Alu Alu:Alu1 " "Info: Elaborating entity \"Alu\" for hierarchy \"Alu:Alu1\"" {  } { { "Lab6.v" "Alu1" { Text "H:/Digital ProgrammingLab6/Lab6.v" 19 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg Reg:Reg1 " "Info: Elaborating entity \"Reg\" for hierarchy \"Reg:Reg1\"" {  } { { "Lab6.v" "Reg1" { Text "H:/Digital ProgrammingLab6/Lab6.v" 20 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux Mux:Mux1 " "Info: Elaborating entity \"Mux\" for hierarchy \"Mux:Mux1\"" {  } { { "Lab6.v" "Mux1" { Text "H:/Digital ProgrammingLab6/Lab6.v" 21 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd bcd:bcd1 " "Info: Elaborating entity \"bcd\" for hierarchy \"bcd:bcd1\"" {  } { { "Lab6.v" "bcd1" { Text "H:/Digital ProgrammingLab6/Lab6.v" 22 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 Lab6.v(123) " "Warning (10230): Verilog HDL assignment warning at Lab6.v(123): truncated value with size 8 to match size of target (4)" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 Lab6.v(124) " "Warning (10230): Verilog HDL assignment warning at Lab6.v(124): truncated value with size 8 to match size of target (4)" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_drv bcd:bcd1\|display_drv:dd1 " "Info: Elaborating entity \"display_drv\" for hierarchy \"bcd:bcd1\|display_drv:dd1\"" {  } { { "Lab6.v" "dd1" { Text "H:/Digital ProgrammingLab6/Lab6.v" 118 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 comb_4 1 4 " "Warning: Port \"ordered port 1\" on the entity instantiation of \"comb_4\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  Extra bits will be driven by GND." {  } { { "Lab6.v" "comb_4" { Text "H:/Digital ProgrammingLab6/Lab6.v" 23 0 0 } }  } 0 0 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be driven by GND." 0 0 "" 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 2 comb_4 1 7 " "Warning: Port \"ordered port 2\" on the entity instantiation of \"comb_4\" is connected to a signal of width 1. The formal width of the signal in the module is 7.  Extra bits will be left dangling without any fanout logic." {  } { { "Lab6.v" "comb_4" { Text "H:/Digital ProgrammingLab6/Lab6.v" 23 0 0 } }  } 0 0 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be left dangling without any fanout logic." 0 0 "" 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 2 bcd1 1 14 " "Warning: Port \"ordered port 2\" on the entity instantiation of \"bcd1\" is connected to a signal of width 1. The formal width of the signal in the module is 14.  Extra bits will be left dangling without any fanout logic." {  } { { "Lab6.v" "bcd1" { Text "H:/Digital ProgrammingLab6/Lab6.v" 22 0 0 } }  } 0 0 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be left dangling without any fanout logic." 0 0 "" 0}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning: The following nets are missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALUout\[7\]~0 " "Warning: Net \"ALUout\[7\]~0\"" {  } { { "Lab6.v" "ALUout\[7\]~0" { Text "H:/Digital ProgrammingLab6/Lab6.v" 11 -1 0 } }  } 0 0 "Net \"%1!s!\"" 0 0 "" 0} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALUout\[6\]~1 " "Warning: Net \"ALUout\[6\]~1\"" {  } { { "Lab6.v" "ALUout\[6\]~1" { Text "H:/Digital ProgrammingLab6/Lab6.v" 11 -1 0 } }  } 0 0 "Net \"%1!s!\"" 0 0 "" 0} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALUout\[5\]~2 " "Warning: Net \"ALUout\[5\]~2\"" {  } { { "Lab6.v" "ALUout\[5\]~2" { Text "H:/Digital ProgrammingLab6/Lab6.v" 11 -1 0 } }  } 0 0 "Net \"%1!s!\"" 0 0 "" 0} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALUout\[4\]~3 " "Warning: Net \"ALUout\[4\]~3\"" {  } { { "Lab6.v" "ALUout\[4\]~3" { Text "H:/Digital ProgrammingLab6/Lab6.v" 11 -1 0 } }  } 0 0 "Net \"%1!s!\"" 0 0 "" 0} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALUout\[3\]~4 " "Warning: Net \"ALUout\[3\]~4\"" {  } { { "Lab6.v" "ALUout\[3\]~4" { Text "H:/Digital ProgrammingLab6/Lab6.v" 11 -1 0 } }  } 0 0 "Net \"%1!s!\"" 0 0 "" 0} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALUout\[2\]~5 " "Warning: Net \"ALUout\[2\]~5\"" {  } { { "Lab6.v" "ALUout\[2\]~5" { Text "H:/Digital ProgrammingLab6/Lab6.v" 11 -1 0 } }  } 0 0 "Net \"%1!s!\"" 0 0 "" 0} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALUout\[1\]~6 " "Warning: Net \"ALUout\[1\]~6\"" {  } { { "Lab6.v" "ALUout\[1\]~6" { Text "H:/Digital ProgrammingLab6/Lab6.v" 11 -1 0 } }  } 0 0 "Net \"%1!s!\"" 0 0 "" 0} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALUout\[0\]~7 " "Warning: Net \"ALUout\[0\]~7\"" {  } { { "Lab6.v" "ALUout\[0\]~7" { Text "H:/Digital ProgrammingLab6/Lab6.v" 11 -1 0 } }  } 0 0 "Net \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "The following nets are missing source, defaulting to GND" 0 0 "" 0}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning: The following nets are missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALUout\[7\]~0 " "Warning: Net \"ALUout\[7\]~0\"" {  } { { "Lab6.v" "ALUout\[7\]~0" { Text "H:/Digital ProgrammingLab6/Lab6.v" 11 -1 0 } }  } 0 0 "Net \"%1!s!\"" 0 0 "" 0} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALUout\[6\]~1 " "Warning: Net \"ALUout\[6\]~1\"" {  } { { "Lab6.v" "ALUout\[6\]~1" { Text "H:/Digital ProgrammingLab6/Lab6.v" 11 -1 0 } }  } 0 0 "Net \"%1!s!\"" 0 0 "" 0} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALUout\[5\]~2 " "Warning: Net \"ALUout\[5\]~2\"" {  } { { "Lab6.v" "ALUout\[5\]~2" { Text "H:/Digital ProgrammingLab6/Lab6.v" 11 -1 0 } }  } 0 0 "Net \"%1!s!\"" 0 0 "" 0} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALUout\[4\]~3 " "Warning: Net \"ALUout\[4\]~3\"" {  } { { "Lab6.v" "ALUout\[4\]~3" { Text "H:/Digital ProgrammingLab6/Lab6.v" 11 -1 0 } }  } 0 0 "Net \"%1!s!\"" 0 0 "" 0} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALUout\[3\]~4 " "Warning: Net \"ALUout\[3\]~4\"" {  } { { "Lab6.v" "ALUout\[3\]~4" { Text "H:/Digital ProgrammingLab6/Lab6.v" 11 -1 0 } }  } 0 0 "Net \"%1!s!\"" 0 0 "" 0} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALUout\[2\]~5 " "Warning: Net \"ALUout\[2\]~5\"" {  } { { "Lab6.v" "ALUout\[2\]~5" { Text "H:/Digital ProgrammingLab6/Lab6.v" 11 -1 0 } }  } 0 0 "Net \"%1!s!\"" 0 0 "" 0} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALUout\[1\]~6 " "Warning: Net \"ALUout\[1\]~6\"" {  } { { "Lab6.v" "ALUout\[1\]~6" { Text "H:/Digital ProgrammingLab6/Lab6.v" 11 -1 0 } }  } 0 0 "Net \"%1!s!\"" 0 0 "" 0} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALUout\[0\]~7 " "Warning: Net \"ALUout\[0\]~7\"" {  } { { "Lab6.v" "ALUout\[0\]~7" { Text "H:/Digital ProgrammingLab6/Lab6.v" 11 -1 0 } }  } 0 0 "Net \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "The following nets are missing source, defaulting to GND" 0 0 "" 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 Alu1 1 8 " "Warning: Port \"ordered port 7\" on the entity instantiation of \"Alu1\" is connected to a signal of width 1. The formal width of the signal in the module is 8.  Extra bits will be left dangling without any fanout logic." {  } { { "Lab6.v" "Alu1" { Text "H:/Digital ProgrammingLab6/Lab6.v" 19 0 0 } }  } 0 0 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be left dangling without any fanout logic." 0 0 "" 0}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning: The following nets are missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALUout\[7\]~0 " "Warning: Net \"ALUout\[7\]~0\"" {  } { { "Lab6.v" "ALUout\[7\]~0" { Text "H:/Digital ProgrammingLab6/Lab6.v" 11 -1 0 } }  } 0 0 "Net \"%1!s!\"" 0 0 "" 0} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALUout\[6\]~1 " "Warning: Net \"ALUout\[6\]~1\"" {  } { { "Lab6.v" "ALUout\[6\]~1" { Text "H:/Digital ProgrammingLab6/Lab6.v" 11 -1 0 } }  } 0 0 "Net \"%1!s!\"" 0 0 "" 0} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALUout\[5\]~2 " "Warning: Net \"ALUout\[5\]~2\"" {  } { { "Lab6.v" "ALUout\[5\]~2" { Text "H:/Digital ProgrammingLab6/Lab6.v" 11 -1 0 } }  } 0 0 "Net \"%1!s!\"" 0 0 "" 0} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALUout\[4\]~3 " "Warning: Net \"ALUout\[4\]~3\"" {  } { { "Lab6.v" "ALUout\[4\]~3" { Text "H:/Digital ProgrammingLab6/Lab6.v" 11 -1 0 } }  } 0 0 "Net \"%1!s!\"" 0 0 "" 0} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALUout\[3\]~4 " "Warning: Net \"ALUout\[3\]~4\"" {  } { { "Lab6.v" "ALUout\[3\]~4" { Text "H:/Digital ProgrammingLab6/Lab6.v" 11 -1 0 } }  } 0 0 "Net \"%1!s!\"" 0 0 "" 0} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALUout\[2\]~5 " "Warning: Net \"ALUout\[2\]~5\"" {  } { { "Lab6.v" "ALUout\[2\]~5" { Text "H:/Digital ProgrammingLab6/Lab6.v" 11 -1 0 } }  } 0 0 "Net \"%1!s!\"" 0 0 "" 0} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALUout\[1\]~6 " "Warning: Net \"ALUout\[1\]~6\"" {  } { { "Lab6.v" "ALUout\[1\]~6" { Text "H:/Digital ProgrammingLab6/Lab6.v" 11 -1 0 } }  } 0 0 "Net \"%1!s!\"" 0 0 "" 0} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALUout\[0\]~7 " "Warning: Net \"ALUout\[0\]~7\"" {  } { { "Lab6.v" "ALUout\[0\]~7" { Text "H:/Digital ProgrammingLab6/Lab6.v" 11 -1 0 } }  } 0 0 "Net \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "The following nets are missing source, defaulting to GND" 0 0 "" 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "ALUout\[0\] GND " "Warning: Pin \"ALUout\[0\]\" stuck at GND" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 11 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "ALUout\[1\] GND " "Warning: Pin \"ALUout\[1\]\" stuck at GND" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 11 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "ALUout\[2\] GND " "Warning: Pin \"ALUout\[2\]\" stuck at GND" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 11 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "ALUout\[3\] GND " "Warning: Pin \"ALUout\[3\]\" stuck at GND" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 11 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "ALUout\[4\] GND " "Warning: Pin \"ALUout\[4\]\" stuck at GND" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 11 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "ALUout\[5\] GND " "Warning: Pin \"ALUout\[5\]\" stuck at GND" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 11 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "ALUout\[6\] GND " "Warning: Pin \"ALUout\[6\]\" stuck at GND" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 11 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "ALUout\[7\] GND " "Warning: Pin \"ALUout\[7\]\" stuck at GND" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 11 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "disp_drv\[0\] GND " "Warning: Pin \"disp_drv\[0\]\" stuck at GND" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 16 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "disp_drv\[1\] GND " "Warning: Pin \"disp_drv\[1\]\" stuck at GND" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 16 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "disp_drv\[2\] GND " "Warning: Pin \"disp_drv\[2\]\" stuck at GND" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 16 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "disp_drv\[3\] GND " "Warning: Pin \"disp_drv\[3\]\" stuck at GND" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 16 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "disp_drv\[4\] GND " "Warning: Pin \"disp_drv\[4\]\" stuck at GND" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 16 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "disp_drv\[5\] GND " "Warning: Pin \"disp_drv\[5\]\" stuck at GND" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 16 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "disp_drv\[6\] GND " "Warning: Pin \"disp_drv\[6\]\" stuck at GND" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 16 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "disp_drv\[7\] GND " "Warning: Pin \"disp_drv\[7\]\" stuck at GND" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 16 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "disp_drv\[8\] GND " "Warning: Pin \"disp_drv\[8\]\" stuck at GND" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 16 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "disp_drv\[9\] GND " "Warning: Pin \"disp_drv\[9\]\" stuck at GND" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 16 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "disp_drv\[10\] GND " "Warning: Pin \"disp_drv\[10\]\" stuck at GND" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 16 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "disp_drv\[11\] GND " "Warning: Pin \"disp_drv\[11\]\" stuck at GND" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 16 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "disp_drv\[12\] GND " "Warning: Pin \"disp_drv\[12\]\" stuck at GND" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 16 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "disp_drv\[13\] GND " "Warning: Pin \"disp_drv\[13\]\" stuck at GND" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 16 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "H:/Digital ProgrammingLab6/Lab6.map.smsg " "Info: Generated suppressed messages file H:/Digital ProgrammingLab6/Lab6.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "206 " "Info: Implemented 206 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Info: Implemented 13 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "54 " "Info: Implemented 54 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_LCELLS" "139 " "Info: Implemented 139 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 72 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 72 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "256 " "Info: Allocated 256 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 06 13:37:08 2019 " "Info: Processing ended: Fri Dec 06 13:37:08 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 156 04/30/2007 SJ Full Version " "Info: Version 7.1 Build 156 04/30/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 06 13:37:09 2019 " "Info: Processing started: Fri Dec 06 13:37:09 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Lab6 -c Lab6 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Lab6 -c Lab6" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "Lab6 EP2C20F484C7 " "Info: Selected device EP2C20F484C7 for design \"Lab6\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0}
{ "Info" "IFITCC_FITCC_QID_PARTITION_BACK_ANNOTATION_TOP" "1 0 " "Info: The Fitter has identified 1 logical partitions of which 0 have a previous placement to use" { { "Info" "IFITCC_FITCC_QID_PARTITION_BACK_ANNOTATION_NONE_OVERRIDE" "222 Top " "Info: Previous placement does not exist for 222 of 222 atoms in partition Top" {  } {  } 0 0 "Previous placement does not exist for %1!d! of %1!d! atoms in partition %2!s!" 0 0 "" 0}  } {  } 0 0 "The Fitter has identified %1!d! logical partitions of which %2!d! have a previous placement to use" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Info: Device EP2C15AF484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Info: Device EP2C35F484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Info: Device EP2C50F484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Info: Pin ~ASDO~ is reserved at location C4" {  } {  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Info: Pin ~nCSO~ is reserved at location C3" {  } {  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Info: Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } {  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "67 67 " "Warning: No exact pin location assignment(s) for 67 pins of 67 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUout\[0\] " "Info: Pin ALUout\[0\] not assigned to an exact location on the device" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 11 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALUout[0] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALUout[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUout\[1\] " "Info: Pin ALUout\[1\] not assigned to an exact location on the device" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 11 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALUout[1] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALUout[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUout\[2\] " "Info: Pin ALUout\[2\] not assigned to an exact location on the device" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 11 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALUout[2] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALUout[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUout\[3\] " "Info: Pin ALUout\[3\] not assigned to an exact location on the device" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 11 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALUout[3] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALUout[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUout\[4\] " "Info: Pin ALUout\[4\] not assigned to an exact location on the device" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 11 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALUout[4] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALUout[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUout\[5\] " "Info: Pin ALUout\[5\] not assigned to an exact location on the device" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 11 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALUout[5] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALUout[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUout\[6\] " "Info: Pin ALUout\[6\] not assigned to an exact location on the device" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 11 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALUout[6] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALUout[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUout\[7\] " "Info: Pin ALUout\[7\] not assigned to an exact location on the device" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 11 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALUout[7] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALUout[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_out\[0\] " "Info: Pin A_out\[0\] not assigned to an exact location on the device" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 12 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { A_out[0] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { A_out[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_out\[1\] " "Info: Pin A_out\[1\] not assigned to an exact location on the device" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 12 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { A_out[1] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { A_out[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_out\[2\] " "Info: Pin A_out\[2\] not assigned to an exact location on the device" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 12 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { A_out[2] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { A_out[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_out\[3\] " "Info: Pin A_out\[3\] not assigned to an exact location on the device" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 12 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { A_out[3] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { A_out[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_out\[4\] " "Info: Pin A_out\[4\] not assigned to an exact location on the device" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 12 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { A_out[4] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { A_out[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_out\[5\] " "Info: Pin A_out\[5\] not assigned to an exact location on the device" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 12 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { A_out[5] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { A_out[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_out\[6\] " "Info: Pin A_out\[6\] not assigned to an exact location on the device" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 12 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { A_out[6] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { A_out[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_out\[7\] " "Info: Pin A_out\[7\] not assigned to an exact location on the device" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 12 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { A_out[7] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { A_out[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_out\[0\] " "Info: Pin B_out\[0\] not assigned to an exact location on the device" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 13 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { B_out[0] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { B_out[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_out\[1\] " "Info: Pin B_out\[1\] not assigned to an exact location on the device" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 13 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { B_out[1] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { B_out[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_out\[2\] " "Info: Pin B_out\[2\] not assigned to an exact location on the device" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 13 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { B_out[2] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { B_out[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_out\[3\] " "Info: Pin B_out\[3\] not assigned to an exact location on the device" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 13 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { B_out[3] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { B_out[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_out\[4\] " "Info: Pin B_out\[4\] not assigned to an exact location on the device" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 13 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { B_out[4] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { B_out[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_out\[5\] " "Info: Pin B_out\[5\] not assigned to an exact location on the device" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 13 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { B_out[5] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { B_out[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_out\[6\] " "Info: Pin B_out\[6\] not assigned to an exact location on the device" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 13 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { B_out[6] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { B_out[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_out\[7\] " "Info: Pin B_out\[7\] not assigned to an exact location on the device" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 13 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { B_out[7] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { B_out[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Multiplexer_out\[0\] " "Info: Pin Multiplexer_out\[0\] not assigned to an exact location on the device" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 14 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Multiplexer_out[0] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Multiplexer_out[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Multiplexer_out\[1\] " "Info: Pin Multiplexer_out\[1\] not assigned to an exact location on the device" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 14 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Multiplexer_out[1] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Multiplexer_out[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Multiplexer_out\[2\] " "Info: Pin Multiplexer_out\[2\] not assigned to an exact location on the device" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 14 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Multiplexer_out[2] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Multiplexer_out[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Multiplexer_out\[3\] " "Info: Pin Multiplexer_out\[3\] not assigned to an exact location on the device" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 14 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Multiplexer_out[3] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Multiplexer_out[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Multiplexer_out\[4\] " "Info: Pin Multiplexer_out\[4\] not assigned to an exact location on the device" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 14 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Multiplexer_out[4] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Multiplexer_out[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Multiplexer_out\[5\] " "Info: Pin Multiplexer_out\[5\] not assigned to an exact location on the device" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 14 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Multiplexer_out[5] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Multiplexer_out[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Multiplexer_out\[6\] " "Info: Pin Multiplexer_out\[6\] not assigned to an exact location on the device" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 14 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Multiplexer_out[6] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Multiplexer_out[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Multiplexer_out\[7\] " "Info: Pin Multiplexer_out\[7\] not assigned to an exact location on the device" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 14 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Multiplexer_out[7] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Multiplexer_out[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Register_out\[0\] " "Info: Pin Register_out\[0\] not assigned to an exact location on the device" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 15 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Register_out[0] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Register_out[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Register_out\[1\] " "Info: Pin Register_out\[1\] not assigned to an exact location on the device" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 15 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Register_out[1] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Register_out[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Register_out\[2\] " "Info: Pin Register_out\[2\] not assigned to an exact location on the device" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 15 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Register_out[2] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Register_out[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Register_out\[3\] " "Info: Pin Register_out\[3\] not assigned to an exact location on the device" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 15 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Register_out[3] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Register_out[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Register_out\[4\] " "Info: Pin Register_out\[4\] not assigned to an exact location on the device" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 15 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Register_out[4] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Register_out[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Register_out\[5\] " "Info: Pin Register_out\[5\] not assigned to an exact location on the device" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 15 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Register_out[5] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Register_out[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Register_out\[6\] " "Info: Pin Register_out\[6\] not assigned to an exact location on the device" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 15 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Register_out[6] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Register_out[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Register_out\[7\] " "Info: Pin Register_out\[7\] not assigned to an exact location on the device" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 15 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Register_out[7] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Register_out[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "disp_drv\[0\] " "Info: Pin disp_drv\[0\] not assigned to an exact location on the device" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 16 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { disp_drv[0] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { disp_drv[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "disp_drv\[1\] " "Info: Pin disp_drv\[1\] not assigned to an exact location on the device" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 16 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { disp_drv[1] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { disp_drv[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "disp_drv\[2\] " "Info: Pin disp_drv\[2\] not assigned to an exact location on the device" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 16 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { disp_drv[2] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { disp_drv[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "disp_drv\[3\] " "Info: Pin disp_drv\[3\] not assigned to an exact location on the device" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 16 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { disp_drv[3] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { disp_drv[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "disp_drv\[4\] " "Info: Pin disp_drv\[4\] not assigned to an exact location on the device" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 16 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { disp_drv[4] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { disp_drv[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "disp_drv\[5\] " "Info: Pin disp_drv\[5\] not assigned to an exact location on the device" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 16 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { disp_drv[5] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { disp_drv[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "disp_drv\[6\] " "Info: Pin disp_drv\[6\] not assigned to an exact location on the device" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 16 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { disp_drv[6] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { disp_drv[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "disp_drv\[7\] " "Info: Pin disp_drv\[7\] not assigned to an exact location on the device" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 16 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { disp_drv[7] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { disp_drv[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "disp_drv\[8\] " "Info: Pin disp_drv\[8\] not assigned to an exact location on the device" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 16 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { disp_drv[8] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { disp_drv[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "disp_drv\[9\] " "Info: Pin disp_drv\[9\] not assigned to an exact location on the device" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 16 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { disp_drv[9] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { disp_drv[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "disp_drv\[10\] " "Info: Pin disp_drv\[10\] not assigned to an exact location on the device" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 16 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { disp_drv[10] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { disp_drv[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "disp_drv\[11\] " "Info: Pin disp_drv\[11\] not assigned to an exact location on the device" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 16 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { disp_drv[11] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { disp_drv[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "disp_drv\[12\] " "Info: Pin disp_drv\[12\] not assigned to an exact location on the device" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 16 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { disp_drv[12] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { disp_drv[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "disp_drv\[13\] " "Info: Pin disp_drv\[13\] not assigned to an exact location on the device" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 16 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { disp_drv[13] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { disp_drv[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock " "Info: Pin clock not assigned to an exact location on the device" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 2 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WrA " "Info: Pin WrA not assigned to an exact location on the device" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 7 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { WrA } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { WrA } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUop\[0\] " "Info: Pin ALUop\[0\] not assigned to an exact location on the device" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 5 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALUop[0] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALUop[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUop\[2\] " "Info: Pin ALUop\[2\] not assigned to an exact location on the device" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 5 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALUop[2] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALUop[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUop\[1\] " "Info: Pin ALUop\[1\] not assigned to an exact location on the device" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 5 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALUop[1] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALUop[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WrB " "Info: Pin WrB not assigned to an exact location on the device" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 8 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { WrB } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { WrB } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BS\[0\] " "Info: Pin BS\[0\] not assigned to an exact location on the device" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 4 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { BS[0] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { BS[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BS\[2\] " "Info: Pin BS\[2\] not assigned to an exact location on the device" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 4 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { BS[2] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { BS[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BS\[1\] " "Info: Pin BS\[1\] not assigned to an exact location on the device" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 4 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { BS[1] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { BS[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_add\[0\] " "Info: Pin reg_add\[0\] not assigned to an exact location on the device" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 3 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_add[0] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_add[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_add\[1\] " "Info: Pin reg_add\[1\] not assigned to an exact location on the device" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 3 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_add[1] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_add[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_add\[2\] " "Info: Pin reg_add\[2\] not assigned to an exact location on the device" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 3 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_add[2] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_add[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RNW " "Info: Pin RNW not assigned to an exact location on the device" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 6 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { RNW } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { RNW } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock (placed in PIN M1 (CLK2, LVDSCLK1p, Input)) " "Info: Automatically promoted node clock (placed in PIN M1 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0}  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 2 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "00:00:00 " "Info: Finished register packing: elapsed time is 00:00:00" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0}  } {  } 0 0 "Finished register packing: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "66 unused 3.30 12 54 0 " "Info: Number of I/O pins in group: 66 (unused VREF, 3.30 VCCIO, 12 input, 54 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use unused 1 40 " "Info: I/O bank number 1 does not use VREF pins and has unused VCCIO pins. 1 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use unused 2 31 " "Info: I/O bank number 2 does not use VREF pins and has unused VCCIO pins. 2 total pin(s) used --  31 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use unused 0 43 " "Info: I/O bank number 3 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use unused 0 40 " "Info: I/O bank number 4 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use unused 0 39 " "Info: I/O bank number 5 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use unused 1 35 " "Info: I/O bank number 6 does not use VREF pins and has unused VCCIO pins. 1 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use unused 0 40 " "Info: I/O bank number 7 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use unused 0 43 " "Info: I/O bank number 8 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "3.188 ns register register " "Info: Estimated most critical path is register to register delay of 3.188 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Reg:Reg1\|R~46 1 REG LAB_X21_Y19 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X21_Y19; Fanout = 1; REG Node = 'Reg:Reg1\|R~46'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reg:Reg1|R~46 } "NODE_NAME" } } { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.450 ns) + CELL(0.521 ns) 0.971 ns Reg:Reg1\|R~2133 2 COMB LAB_X22_Y19 1 " "Info: 2: + IC(0.450 ns) + CELL(0.521 ns) = 0.971 ns; Loc. = LAB_X22_Y19; Fanout = 1; COMB Node = 'Reg:Reg1\|R~2133'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.971 ns" { Reg:Reg1|R~46 Reg:Reg1|R~2133 } "NODE_NAME" } } { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.893 ns) + CELL(0.319 ns) 2.183 ns Reg:Reg1\|R~2134 3 COMB LAB_X24_Y19 1 " "Info: 3: + IC(0.893 ns) + CELL(0.319 ns) = 2.183 ns; Loc. = LAB_X24_Y19; Fanout = 1; COMB Node = 'Reg:Reg1\|R~2134'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.212 ns" { Reg:Reg1|R~2133 Reg:Reg1|R~2134 } "NODE_NAME" } } { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.388 ns) + CELL(0.521 ns) 3.092 ns Reg:Reg1\|R~2135 4 COMB LAB_X23_Y19 1 " "Info: 4: + IC(0.388 ns) + CELL(0.521 ns) = 3.092 ns; Loc. = LAB_X23_Y19; Fanout = 1; COMB Node = 'Reg:Reg1\|R~2135'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.909 ns" { Reg:Reg1|R~2134 Reg:Reg1|R~2135 } "NODE_NAME" } } { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 3.188 ns Reg:Reg1\|DataOut\[7\] 5 REG LAB_X23_Y19 2 " "Info: 5: + IC(0.000 ns) + CELL(0.096 ns) = 3.188 ns; Loc. = LAB_X23_Y19; Fanout = 2; REG Node = 'Reg:Reg1\|DataOut\[7\]'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { Reg:Reg1|R~2135 Reg:Reg1|DataOut[7] } "NODE_NAME" } } { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.457 ns ( 45.70 % ) " "Info: Total cell delay = 1.457 ns ( 45.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.731 ns ( 54.30 % ) " "Info: Total interconnect delay = 1.731 ns ( 54.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.188 ns" { Reg:Reg1|R~46 Reg:Reg1|R~2133 Reg:Reg1|R~2134 Reg:Reg1|R~2135 Reg:Reg1|DataOut[7] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 1 " "Info: Average interconnect usage is 0% of the available device resources. Peak interconnect usage is 1%" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "X12_Y14 X24_Y27 " "Info: The peak interconnect region extends from location X12_Y14 to location X24_Y27" {  } {  } 0 0 "The peak interconnect region extends from location %1!s! to location %2!s!" 0 0 "" 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources. Peak interconnect usage is %2!d!%%" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "54 " "Warning: Found 54 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUout\[0\] 0 " "Info: Pin \"ALUout\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUout\[1\] 0 " "Info: Pin \"ALUout\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUout\[2\] 0 " "Info: Pin \"ALUout\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUout\[3\] 0 " "Info: Pin \"ALUout\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUout\[4\] 0 " "Info: Pin \"ALUout\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUout\[5\] 0 " "Info: Pin \"ALUout\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUout\[6\] 0 " "Info: Pin \"ALUout\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUout\[7\] 0 " "Info: Pin \"ALUout\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_out\[0\] 0 " "Info: Pin \"A_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_out\[1\] 0 " "Info: Pin \"A_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_out\[2\] 0 " "Info: Pin \"A_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_out\[3\] 0 " "Info: Pin \"A_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_out\[4\] 0 " "Info: Pin \"A_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_out\[5\] 0 " "Info: Pin \"A_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_out\[6\] 0 " "Info: Pin \"A_out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_out\[7\] 0 " "Info: Pin \"A_out\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_out\[0\] 0 " "Info: Pin \"B_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_out\[1\] 0 " "Info: Pin \"B_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_out\[2\] 0 " "Info: Pin \"B_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_out\[3\] 0 " "Info: Pin \"B_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_out\[4\] 0 " "Info: Pin \"B_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_out\[5\] 0 " "Info: Pin \"B_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_out\[6\] 0 " "Info: Pin \"B_out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_out\[7\] 0 " "Info: Pin \"B_out\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Multiplexer_out\[0\] 0 " "Info: Pin \"Multiplexer_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Multiplexer_out\[1\] 0 " "Info: Pin \"Multiplexer_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Multiplexer_out\[2\] 0 " "Info: Pin \"Multiplexer_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Multiplexer_out\[3\] 0 " "Info: Pin \"Multiplexer_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Multiplexer_out\[4\] 0 " "Info: Pin \"Multiplexer_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Multiplexer_out\[5\] 0 " "Info: Pin \"Multiplexer_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Multiplexer_out\[6\] 0 " "Info: Pin \"Multiplexer_out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Multiplexer_out\[7\] 0 " "Info: Pin \"Multiplexer_out\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Register_out\[0\] 0 " "Info: Pin \"Register_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Register_out\[1\] 0 " "Info: Pin \"Register_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Register_out\[2\] 0 " "Info: Pin \"Register_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Register_out\[3\] 0 " "Info: Pin \"Register_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Register_out\[4\] 0 " "Info: Pin \"Register_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Register_out\[5\] 0 " "Info: Pin \"Register_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Register_out\[6\] 0 " "Info: Pin \"Register_out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Register_out\[7\] 0 " "Info: Pin \"Register_out\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "disp_drv\[0\] 0 " "Info: Pin \"disp_drv\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "disp_drv\[1\] 0 " "Info: Pin \"disp_drv\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "disp_drv\[2\] 0 " "Info: Pin \"disp_drv\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "disp_drv\[3\] 0 " "Info: Pin \"disp_drv\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "disp_drv\[4\] 0 " "Info: Pin \"disp_drv\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "disp_drv\[5\] 0 " "Info: Pin \"disp_drv\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "disp_drv\[6\] 0 " "Info: Pin \"disp_drv\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "disp_drv\[7\] 0 " "Info: Pin \"disp_drv\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "disp_drv\[8\] 0 " "Info: Pin \"disp_drv\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "disp_drv\[9\] 0 " "Info: Pin \"disp_drv\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "disp_drv\[10\] 0 " "Info: Pin \"disp_drv\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "disp_drv\[11\] 0 " "Info: Pin \"disp_drv\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "disp_drv\[12\] 0 " "Info: Pin \"disp_drv\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "disp_drv\[13\] 0 " "Info: Pin \"disp_drv\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "22 " "Warning: Following 22 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ALUout\[0\] GND " "Info: Pin ALUout\[0\] has GND driving its datain port" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 11 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALUout[0] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALUout[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ALUout\[1\] GND " "Info: Pin ALUout\[1\] has GND driving its datain port" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 11 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALUout[1] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALUout[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ALUout\[2\] GND " "Info: Pin ALUout\[2\] has GND driving its datain port" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 11 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALUout[2] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALUout[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ALUout\[3\] GND " "Info: Pin ALUout\[3\] has GND driving its datain port" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 11 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALUout[3] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALUout[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ALUout\[4\] GND " "Info: Pin ALUout\[4\] has GND driving its datain port" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 11 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALUout[4] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALUout[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ALUout\[5\] GND " "Info: Pin ALUout\[5\] has GND driving its datain port" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 11 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALUout[5] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALUout[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ALUout\[6\] GND " "Info: Pin ALUout\[6\] has GND driving its datain port" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 11 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALUout[6] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALUout[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ALUout\[7\] GND " "Info: Pin ALUout\[7\] has GND driving its datain port" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 11 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALUout[7] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALUout[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "disp_drv\[0\] GND " "Info: Pin disp_drv\[0\] has GND driving its datain port" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 16 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { disp_drv[0] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { disp_drv[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "disp_drv\[1\] GND " "Info: Pin disp_drv\[1\] has GND driving its datain port" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 16 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { disp_drv[1] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { disp_drv[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "disp_drv\[2\] GND " "Info: Pin disp_drv\[2\] has GND driving its datain port" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 16 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { disp_drv[2] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { disp_drv[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "disp_drv\[3\] GND " "Info: Pin disp_drv\[3\] has GND driving its datain port" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 16 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { disp_drv[3] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { disp_drv[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "disp_drv\[4\] GND " "Info: Pin disp_drv\[4\] has GND driving its datain port" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 16 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { disp_drv[4] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { disp_drv[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "disp_drv\[5\] GND " "Info: Pin disp_drv\[5\] has GND driving its datain port" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 16 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { disp_drv[5] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { disp_drv[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "disp_drv\[6\] GND " "Info: Pin disp_drv\[6\] has GND driving its datain port" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 16 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { disp_drv[6] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { disp_drv[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "disp_drv\[7\] GND " "Info: Pin disp_drv\[7\] has GND driving its datain port" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 16 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { disp_drv[7] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { disp_drv[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "disp_drv\[8\] GND " "Info: Pin disp_drv\[8\] has GND driving its datain port" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 16 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { disp_drv[8] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { disp_drv[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "disp_drv\[9\] GND " "Info: Pin disp_drv\[9\] has GND driving its datain port" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 16 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { disp_drv[9] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { disp_drv[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "disp_drv\[10\] GND " "Info: Pin disp_drv\[10\] has GND driving its datain port" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 16 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { disp_drv[10] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { disp_drv[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "disp_drv\[11\] GND " "Info: Pin disp_drv\[11\] has GND driving its datain port" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 16 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { disp_drv[11] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { disp_drv[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "disp_drv\[12\] GND " "Info: Pin disp_drv\[12\] has GND driving its datain port" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 16 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { disp_drv[12] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { disp_drv[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "disp_drv\[13\] GND " "Info: Pin disp_drv\[13\] has GND driving its datain port" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 16 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { disp_drv[13] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { disp_drv[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "H:/Digital ProgrammingLab6/Lab6.fit.smsg " "Info: Generated suppressed messages file H:/Digital ProgrammingLab6/Lab6.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "362 " "Info: Allocated 362 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 06 13:37:13 2019 " "Info: Processing ended: Fri Dec 06 13:37:13 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 156 04/30/2007 SJ Full Version " "Info: Version 7.1 Build 156 04/30/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 06 13:37:15 2019 " "Info: Processing started: Fri Dec 06 13:37:15 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Lab6 -c Lab6 " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off Lab6 -c Lab6" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "282 " "Info: Allocated 282 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 06 13:37:20 2019 " "Info: Processing ended: Fri Dec 06 13:37:20 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 156 04/30/2007 SJ Full Version " "Info: Version 7.1 Build 156 04/30/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 06 13:37:21 2019 " "Info: Processing started: Fri Dec 06 13:37:21 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Lab6 -c Lab6 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Lab6 -c Lab6 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 2 -1 0 } } { "c:/program files/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register Reg:Reg1\|R~68 register Reg:Reg1\|DataOut\[2\] 361.93 MHz 2.763 ns Internal " "Info: Clock \"clock\" has Internal fmax of 361.93 MHz between source register \"Reg:Reg1\|R~68\" and destination register \"Reg:Reg1\|DataOut\[2\]\" (period= 2.763 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.515 ns + Longest register register " "Info: + Longest register to register delay is 2.515 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Reg:Reg1\|R~68 1 REG LCFF_X24_Y19_N3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y19_N3; Fanout = 1; REG Node = 'Reg:Reg1\|R~68'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reg:Reg1|R~68 } "NODE_NAME" } } { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.862 ns) + CELL(0.521 ns) 1.383 ns Reg:Reg1\|R~2109 2 COMB LCCOMB_X22_Y19_N20 1 " "Info: 2: + IC(0.862 ns) + CELL(0.521 ns) = 1.383 ns; Loc. = LCCOMB_X22_Y19_N20; Fanout = 1; COMB Node = 'Reg:Reg1\|R~2109'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.383 ns" { Reg:Reg1|R~68 Reg:Reg1|R~2109 } "NODE_NAME" } } { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.858 ns) + CELL(0.178 ns) 2.419 ns Reg:Reg1\|R~2110 3 COMB LCCOMB_X22_Y20_N18 1 " "Info: 3: + IC(0.858 ns) + CELL(0.178 ns) = 2.419 ns; Loc. = LCCOMB_X22_Y20_N18; Fanout = 1; COMB Node = 'Reg:Reg1\|R~2110'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.036 ns" { Reg:Reg1|R~2109 Reg:Reg1|R~2110 } "NODE_NAME" } } { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 2.515 ns Reg:Reg1\|DataOut\[2\] 4 REG LCFF_X22_Y20_N19 2 " "Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 2.515 ns; Loc. = LCFF_X22_Y20_N19; Fanout = 2; REG Node = 'Reg:Reg1\|DataOut\[2\]'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { Reg:Reg1|R~2110 Reg:Reg1|DataOut[2] } "NODE_NAME" } } { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.795 ns ( 31.61 % ) " "Info: Total cell delay = 0.795 ns ( 31.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.720 ns ( 68.39 % ) " "Info: Total interconnect delay = 1.720 ns ( 68.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.515 ns" { Reg:Reg1|R~68 Reg:Reg1|R~2109 Reg:Reg1|R~2110 Reg:Reg1|DataOut[2] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.515 ns" { Reg:Reg1|R~68 Reg:Reg1|R~2109 Reg:Reg1|R~2110 Reg:Reg1|DataOut[2] } { 0.000ns 0.862ns 0.858ns 0.000ns } { 0.000ns 0.521ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.009 ns - Smallest " "Info: - Smallest clock skew is -0.009 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.836 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.836 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clock~clkctrl 2 COMB CLKCTRL_G3 96 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 96; COMB Node = 'clock~clkctrl'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clock clock~clkctrl } "NODE_NAME" } } { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.970 ns) + CELL(0.602 ns) 2.836 ns Reg:Reg1\|DataOut\[2\] 3 REG LCFF_X22_Y20_N19 2 " "Info: 3: + IC(0.970 ns) + CELL(0.602 ns) = 2.836 ns; Loc. = LCFF_X22_Y20_N19; Fanout = 2; REG Node = 'Reg:Reg1\|DataOut\[2\]'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { clock~clkctrl Reg:Reg1|DataOut[2] } "NODE_NAME" } } { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.40 % ) " "Info: Total cell delay = 1.628 ns ( 57.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.208 ns ( 42.60 % ) " "Info: Total interconnect delay = 1.208 ns ( 42.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.836 ns" { clock clock~clkctrl Reg:Reg1|DataOut[2] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.836 ns" { clock clock~combout clock~clkctrl Reg:Reg1|DataOut[2] } { 0.000ns 0.000ns 0.238ns 0.970ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.845 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 2.845 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clock~clkctrl 2 COMB CLKCTRL_G3 96 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 96; COMB Node = 'clock~clkctrl'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clock clock~clkctrl } "NODE_NAME" } } { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.979 ns) + CELL(0.602 ns) 2.845 ns Reg:Reg1\|R~68 3 REG LCFF_X24_Y19_N3 1 " "Info: 3: + IC(0.979 ns) + CELL(0.602 ns) = 2.845 ns; Loc. = LCFF_X24_Y19_N3; Fanout = 1; REG Node = 'Reg:Reg1\|R~68'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.581 ns" { clock~clkctrl Reg:Reg1|R~68 } "NODE_NAME" } } { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.22 % ) " "Info: Total cell delay = 1.628 ns ( 57.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.217 ns ( 42.78 % ) " "Info: Total interconnect delay = 1.217 ns ( 42.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.845 ns" { clock clock~clkctrl Reg:Reg1|R~68 } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.845 ns" { clock clock~combout clock~clkctrl Reg:Reg1|R~68 } { 0.000ns 0.000ns 0.238ns 0.979ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.836 ns" { clock clock~clkctrl Reg:Reg1|DataOut[2] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.836 ns" { clock clock~combout clock~clkctrl Reg:Reg1|DataOut[2] } { 0.000ns 0.000ns 0.238ns 0.970ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.845 ns" { clock clock~clkctrl Reg:Reg1|R~68 } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.845 ns" { clock clock~combout clock~clkctrl Reg:Reg1|R~68 } { 0.000ns 0.000ns 0.238ns 0.979ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 71 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 74 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.515 ns" { Reg:Reg1|R~68 Reg:Reg1|R~2109 Reg:Reg1|R~2110 Reg:Reg1|DataOut[2] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.515 ns" { Reg:Reg1|R~68 Reg:Reg1|R~2109 Reg:Reg1|R~2110 Reg:Reg1|DataOut[2] } { 0.000ns 0.862ns 0.858ns 0.000ns } { 0.000ns 0.521ns 0.178ns 0.096ns } "" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.836 ns" { clock clock~clkctrl Reg:Reg1|DataOut[2] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.836 ns" { clock clock~combout clock~clkctrl Reg:Reg1|DataOut[2] } { 0.000ns 0.000ns 0.238ns 0.970ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.845 ns" { clock clock~clkctrl Reg:Reg1|R~68 } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.845 ns" { clock clock~combout clock~clkctrl Reg:Reg1|R~68 } { 0.000ns 0.000ns 0.238ns 0.979ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "Reg:Reg1\|DataOut\[5\] reg_add\[1\] clock 6.611 ns register " "Info: tsu for register \"Reg:Reg1\|DataOut\[5\]\" (data pin = \"reg_add\[1\]\", clock pin = \"clock\") is 6.611 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.494 ns + Longest pin register " "Info: + Longest pin to register delay is 9.494 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.863 ns) 0.863 ns reg_add\[1\] 1 PIN PIN_A13 32 " "Info: 1: + IC(0.000 ns) + CELL(0.863 ns) = 0.863 ns; Loc. = PIN_A13; Fanout = 32; PIN Node = 'reg_add\[1\]'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_add[1] } "NODE_NAME" } } { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(6.343 ns) + CELL(0.521 ns) 7.727 ns Reg:Reg1\|R~2121 2 COMB LCCOMB_X23_Y20_N8 1 " "Info: 2: + IC(6.343 ns) + CELL(0.521 ns) = 7.727 ns; Loc. = LCCOMB_X23_Y20_N8; Fanout = 1; COMB Node = 'Reg:Reg1\|R~2121'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.864 ns" { reg_add[1] Reg:Reg1|R~2121 } "NODE_NAME" } } { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.876 ns) + CELL(0.178 ns) 8.781 ns Reg:Reg1\|R~2122 3 COMB LCCOMB_X23_Y19_N8 1 " "Info: 3: + IC(0.876 ns) + CELL(0.178 ns) = 8.781 ns; Loc. = LCCOMB_X23_Y19_N8; Fanout = 1; COMB Node = 'Reg:Reg1\|R~2122'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.054 ns" { Reg:Reg1|R~2121 Reg:Reg1|R~2122 } "NODE_NAME" } } { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.298 ns) + CELL(0.319 ns) 9.398 ns Reg:Reg1\|R~2125 4 COMB LCCOMB_X23_Y19_N28 1 " "Info: 4: + IC(0.298 ns) + CELL(0.319 ns) = 9.398 ns; Loc. = LCCOMB_X23_Y19_N28; Fanout = 1; COMB Node = 'Reg:Reg1\|R~2125'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.617 ns" { Reg:Reg1|R~2122 Reg:Reg1|R~2125 } "NODE_NAME" } } { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 9.494 ns Reg:Reg1\|DataOut\[5\] 5 REG LCFF_X23_Y19_N29 2 " "Info: 5: + IC(0.000 ns) + CELL(0.096 ns) = 9.494 ns; Loc. = LCFF_X23_Y19_N29; Fanout = 2; REG Node = 'Reg:Reg1\|DataOut\[5\]'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { Reg:Reg1|R~2125 Reg:Reg1|DataOut[5] } "NODE_NAME" } } { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.977 ns ( 20.82 % ) " "Info: Total cell delay = 1.977 ns ( 20.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.517 ns ( 79.18 % ) " "Info: Total interconnect delay = 7.517 ns ( 79.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "9.494 ns" { reg_add[1] Reg:Reg1|R~2121 Reg:Reg1|R~2122 Reg:Reg1|R~2125 Reg:Reg1|DataOut[5] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "9.494 ns" { reg_add[1] reg_add[1]~combout Reg:Reg1|R~2121 Reg:Reg1|R~2122 Reg:Reg1|R~2125 Reg:Reg1|DataOut[5] } { 0.000ns 0.000ns 6.343ns 0.876ns 0.298ns 0.000ns } { 0.000ns 0.863ns 0.521ns 0.178ns 0.319ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 74 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.845 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 2.845 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clock~clkctrl 2 COMB CLKCTRL_G3 96 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 96; COMB Node = 'clock~clkctrl'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clock clock~clkctrl } "NODE_NAME" } } { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.979 ns) + CELL(0.602 ns) 2.845 ns Reg:Reg1\|DataOut\[5\] 3 REG LCFF_X23_Y19_N29 2 " "Info: 3: + IC(0.979 ns) + CELL(0.602 ns) = 2.845 ns; Loc. = LCFF_X23_Y19_N29; Fanout = 2; REG Node = 'Reg:Reg1\|DataOut\[5\]'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.581 ns" { clock~clkctrl Reg:Reg1|DataOut[5] } "NODE_NAME" } } { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.22 % ) " "Info: Total cell delay = 1.628 ns ( 57.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.217 ns ( 42.78 % ) " "Info: Total interconnect delay = 1.217 ns ( 42.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.845 ns" { clock clock~clkctrl Reg:Reg1|DataOut[5] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.845 ns" { clock clock~combout clock~clkctrl Reg:Reg1|DataOut[5] } { 0.000ns 0.000ns 0.238ns 0.979ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "9.494 ns" { reg_add[1] Reg:Reg1|R~2121 Reg:Reg1|R~2122 Reg:Reg1|R~2125 Reg:Reg1|DataOut[5] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "9.494 ns" { reg_add[1] reg_add[1]~combout Reg:Reg1|R~2121 Reg:Reg1|R~2122 Reg:Reg1|R~2125 Reg:Reg1|DataOut[5] } { 0.000ns 0.000ns 6.343ns 0.876ns 0.298ns 0.000ns } { 0.000ns 0.863ns 0.521ns 0.178ns 0.319ns 0.096ns } "" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.845 ns" { clock clock~clkctrl Reg:Reg1|DataOut[5] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.845 ns" { clock clock~combout clock~clkctrl Reg:Reg1|DataOut[5] } { 0.000ns 0.000ns 0.238ns 0.979ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock Register_out\[2\] Reg:Reg1\|DataOut\[2\] 8.593 ns register " "Info: tco from clock \"clock\" to destination pin \"Register_out\[2\]\" through register \"Reg:Reg1\|DataOut\[2\]\" is 8.593 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.836 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 2.836 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clock~clkctrl 2 COMB CLKCTRL_G3 96 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 96; COMB Node = 'clock~clkctrl'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clock clock~clkctrl } "NODE_NAME" } } { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.970 ns) + CELL(0.602 ns) 2.836 ns Reg:Reg1\|DataOut\[2\] 3 REG LCFF_X22_Y20_N19 2 " "Info: 3: + IC(0.970 ns) + CELL(0.602 ns) = 2.836 ns; Loc. = LCFF_X22_Y20_N19; Fanout = 2; REG Node = 'Reg:Reg1\|DataOut\[2\]'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { clock~clkctrl Reg:Reg1|DataOut[2] } "NODE_NAME" } } { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.40 % ) " "Info: Total cell delay = 1.628 ns ( 57.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.208 ns ( 42.60 % ) " "Info: Total interconnect delay = 1.208 ns ( 42.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.836 ns" { clock clock~clkctrl Reg:Reg1|DataOut[2] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.836 ns" { clock clock~combout clock~clkctrl Reg:Reg1|DataOut[2] } { 0.000ns 0.000ns 0.238ns 0.970ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 74 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.480 ns + Longest register pin " "Info: + Longest register to pin delay is 5.480 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Reg:Reg1\|DataOut\[2\] 1 REG LCFF_X22_Y20_N19 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y20_N19; Fanout = 2; REG Node = 'Reg:Reg1\|DataOut\[2\]'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reg:Reg1|DataOut[2] } "NODE_NAME" } } { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.640 ns) + CELL(2.840 ns) 5.480 ns Register_out\[2\] 2 PIN PIN_H1 0 " "Info: 2: + IC(2.640 ns) + CELL(2.840 ns) = 5.480 ns; Loc. = PIN_H1; Fanout = 0; PIN Node = 'Register_out\[2\]'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.480 ns" { Reg:Reg1|DataOut[2] Register_out[2] } "NODE_NAME" } } { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.840 ns ( 51.82 % ) " "Info: Total cell delay = 2.840 ns ( 51.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.640 ns ( 48.18 % ) " "Info: Total interconnect delay = 2.640 ns ( 48.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.480 ns" { Reg:Reg1|DataOut[2] Register_out[2] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "5.480 ns" { Reg:Reg1|DataOut[2] Register_out[2] } { 0.000ns 2.640ns } { 0.000ns 2.840ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.836 ns" { clock clock~clkctrl Reg:Reg1|DataOut[2] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.836 ns" { clock clock~combout clock~clkctrl Reg:Reg1|DataOut[2] } { 0.000ns 0.000ns 0.238ns 0.970ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.480 ns" { Reg:Reg1|DataOut[2] Register_out[2] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "5.480 ns" { Reg:Reg1|DataOut[2] Register_out[2] } { 0.000ns 2.640ns } { 0.000ns 2.840ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "Mux:Mux1\|muxOut\[5\] BS\[2\] clock -3.622 ns register " "Info: th for register \"Mux:Mux1\|muxOut\[5\]\" (data pin = \"BS\[2\]\", clock pin = \"clock\") is -3.622 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.845 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 2.845 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clock~clkctrl 2 COMB CLKCTRL_G3 96 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 96; COMB Node = 'clock~clkctrl'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clock clock~clkctrl } "NODE_NAME" } } { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.979 ns) + CELL(0.602 ns) 2.845 ns Mux:Mux1\|muxOut\[5\] 3 REG LCFF_X24_Y19_N25 11 " "Info: 3: + IC(0.979 ns) + CELL(0.602 ns) = 2.845 ns; Loc. = LCFF_X24_Y19_N25; Fanout = 11; REG Node = 'Mux:Mux1\|muxOut\[5\]'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.581 ns" { clock~clkctrl Mux:Mux1|muxOut[5] } "NODE_NAME" } } { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.22 % ) " "Info: Total cell delay = 1.628 ns ( 57.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.217 ns ( 42.78 % ) " "Info: Total interconnect delay = 1.217 ns ( 42.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.845 ns" { clock clock~clkctrl Mux:Mux1|muxOut[5] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.845 ns" { clock clock~combout clock~clkctrl Mux:Mux1|muxOut[5] } { 0.000ns 0.000ns 0.238ns 0.979ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 91 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.753 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.753 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.844 ns) 0.844 ns BS\[2\] 1 PIN PIN_L8 8 " "Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_L8; Fanout = 8; PIN Node = 'BS\[2\]'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { BS[2] } "NODE_NAME" } } { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(5.635 ns) + CELL(0.178 ns) 6.657 ns Mux:Mux1\|Mux2~16 2 COMB LCCOMB_X24_Y19_N24 1 " "Info: 2: + IC(5.635 ns) + CELL(0.178 ns) = 6.657 ns; Loc. = LCCOMB_X24_Y19_N24; Fanout = 1; COMB Node = 'Mux:Mux1\|Mux2~16'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.813 ns" { BS[2] Mux:Mux1|Mux2~16 } "NODE_NAME" } } { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 6.753 ns Mux:Mux1\|muxOut\[5\] 3 REG LCFF_X24_Y19_N25 11 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 6.753 ns; Loc. = LCFF_X24_Y19_N25; Fanout = 11; REG Node = 'Mux:Mux1\|muxOut\[5\]'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { Mux:Mux1|Mux2~16 Mux:Mux1|muxOut[5] } "NODE_NAME" } } { "Lab6.v" "" { Text "H:/Digital ProgrammingLab6/Lab6.v" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.118 ns ( 16.56 % ) " "Info: Total cell delay = 1.118 ns ( 16.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.635 ns ( 83.44 % ) " "Info: Total interconnect delay = 5.635 ns ( 83.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.753 ns" { BS[2] Mux:Mux1|Mux2~16 Mux:Mux1|muxOut[5] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "6.753 ns" { BS[2] BS[2]~combout Mux:Mux1|Mux2~16 Mux:Mux1|muxOut[5] } { 0.000ns 0.000ns 5.635ns 0.000ns } { 0.000ns 0.844ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.845 ns" { clock clock~clkctrl Mux:Mux1|muxOut[5] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.845 ns" { clock clock~combout clock~clkctrl Mux:Mux1|muxOut[5] } { 0.000ns 0.000ns 0.238ns 0.979ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.753 ns" { BS[2] Mux:Mux1|Mux2~16 Mux:Mux1|muxOut[5] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "6.753 ns" { BS[2] BS[2]~combout Mux:Mux1|Mux2~16 Mux:Mux1|muxOut[5] } { 0.000ns 0.000ns 5.635ns 0.000ns } { 0.000ns 0.844ns 0.178ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "233 " "Info: Allocated 233 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 06 13:37:22 2019 " "Info: Processing ended: Fri Dec 06 13:37:22 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 77 s " "Info: Quartus II Full Compilation was successful. 0 errors, 77 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
