INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 01:24:37 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : gaussian
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.254ns  (required time - arrival time)
  Source:                 buffer46/outs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.850ns period=9.700ns})
  Destination:            fork9/control/generateBlocks[7].regblock/transmitValue_reg/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@4.850ns period=9.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.700ns  (clk rise@9.700ns - clk rise@0.000ns)
  Data Path Delay:        8.293ns  (logic 1.702ns (20.523%)  route 6.591ns (79.477%))
  Logic Levels:           21  (CARRY4=2 LUT2=6 LUT3=3 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 10.183 - 9.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=843, unset)          0.508     0.508    buffer46/clk
    SLICE_X6Y138         FDRE                                         r  buffer46/outs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y138         FDRE (Prop_fdre_C_Q)         0.254     0.762 r  buffer46/outs_reg[0]/Q
                         net (fo=5, routed)           0.313     1.075    cmpi1/buffer46_outs[0]
    SLICE_X5Y138         LUT2 (Prop_lut2_I0_O)        0.043     1.118 r  cmpi1/out0_valid_INST_0_i_8/O
                         net (fo=1, routed)           0.000     1.118    cmpi1/out0_valid_INST_0_i_8_n_0
    SLICE_X5Y138         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     1.369 r  cmpi1/out0_valid_INST_0_i_1/CO[3]
                         net (fo=23, routed)          0.534     1.904    buffer46/control/out0_valid_0[0]
    SLICE_X6Y142         LUT6 (Prop_lut6_I1_O)        0.043     1.947 r  buffer46/control/dataReg[0]_i_2__2/O
                         net (fo=8, routed)           0.418     2.365    buffer46/control/outputValid_reg_6
    SLICE_X4Y142         LUT4 (Prop_lut4_I0_O)        0.043     2.408 f  buffer46/control/fullReg_i_3__13/O
                         net (fo=8, routed)           0.178     2.586    control_merge0/tehb/control/transmitValue_reg_2
    SLICE_X4Y143         LUT5 (Prop_lut5_I2_O)        0.043     2.629 f  control_merge0/tehb/control/dataReg[5]_i_6/O
                         net (fo=3, routed)           0.336     2.965    control_merge0/tehb/control/transmitValue_reg
    SLICE_X6Y140         LUT2 (Prop_lut2_I0_O)        0.043     3.008 f  control_merge0/tehb/control/dataReg[5]_i_4__0/O
                         net (fo=12, routed)          0.273     3.281    buffer4/control/dataReg_reg[6]
    SLICE_X7Y138         LUT6 (Prop_lut6_I2_O)        0.043     3.324 r  buffer4/control/dataReg[1]_i_3/O
                         net (fo=4, routed)           0.368     3.692    buffer4/control/dataReg_reg[1]
    SLICE_X8Y138         LUT3 (Prop_lut3_I0_O)        0.043     3.735 r  buffer4/control/dataReg[3]_i_2/O
                         net (fo=2, routed)           0.252     3.987    buffer4/control/dataReg[3]_i_2_n_0
    SLICE_X8Y140         LUT2 (Prop_lut2_I0_O)        0.043     4.030 r  buffer4/control/dataReg[4]_i_2/O
                         net (fo=2, routed)           0.258     4.288    buffer4/control/dataReg[4]_i_2_n_0
    SLICE_X10Y141        LUT2 (Prop_lut2_I0_O)        0.043     4.331 r  buffer4/control/dataReg[6]_i_4/O
                         net (fo=2, routed)           0.170     4.500    buffer4/control/dataReg[6]_i_4_n_0
    SLICE_X11Y141        LUT2 (Prop_lut2_I0_O)        0.043     4.543 f  buffer4/control/dataReg[5]_i_2__1/O
                         net (fo=2, routed)           0.311     4.854    buffer15/control/addi2_result[0]
    SLICE_X11Y141        LUT6 (Prop_lut6_I5_O)        0.043     4.897 f  buffer15/control/outs[5]_i_3/O
                         net (fo=3, routed)           0.215     5.113    buffer15/control/buffer15_outs[5]
    SLICE_X11Y140        LUT2 (Prop_lut2_I1_O)        0.043     5.156 r  buffer15/control/out0_valid_INST_0_i_19/O
                         net (fo=1, routed)           0.000     5.156    cmpi2/S[1]
    SLICE_X11Y140        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.188     5.344 r  cmpi2/out0_valid_INST_0_i_11/CO[3]
                         net (fo=33, routed)          0.755     6.098    buffer25/fifo/result[0]
    SLICE_X3Y146         LUT3 (Prop_lut3_I0_O)        0.054     6.152 r  buffer25/fifo/fullReg_i_8__2/O
                         net (fo=1, routed)           0.260     6.412    buffer46/control/fullReg_i_2__3_1
    SLICE_X3Y147         LUT6 (Prop_lut6_I5_O)        0.131     6.543 r  buffer46/control/fullReg_i_4__0/O
                         net (fo=2, routed)           0.342     6.885    buffer7/Memory_reg[0][0]
    SLICE_X2Y146         LUT5 (Prop_lut5_I3_O)        0.049     6.934 r  buffer7/Empty_i_2__0/O
                         net (fo=4, routed)           0.183     7.118    buffer7/outputValid_reg_0
    SLICE_X2Y145         LUT3 (Prop_lut3_I0_O)        0.128     7.246 f  buffer7/transmitValue_i_2__40/O
                         net (fo=2, routed)           0.537     7.782    buffer20/fifo/fullReg_i_3__0_0
    SLICE_X8Y143         LUT6 (Prop_lut6_I4_O)        0.043     7.825 f  buffer20/fifo/transmitValue_i_5__0/O
                         net (fo=2, routed)           0.386     8.211    fork9/control/generateBlocks[7].regblock/transmitValue_reg_3
    SLICE_X9Y140         LUT6 (Prop_lut6_I1_O)        0.043     8.254 f  fork9/control/generateBlocks[7].regblock/transmitValue_i_3/O
                         net (fo=9, routed)           0.234     8.488    fork9/control/generateBlocks[7].regblock/transmitValue_reg_1
    SLICE_X8Y139         LUT4 (Prop_lut4_I3_O)        0.045     8.533 r  fork9/control/generateBlocks[7].regblock/transmitValue_i_1__4/O
                         net (fo=1, routed)           0.268     8.801    fork9/control/generateBlocks[7].regblock/transmitValue_i_1__4_n_0
    SLICE_X8Y139         FDSE                                         r  fork9/control/generateBlocks[7].regblock/transmitValue_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.700     9.700 r  
                                                      0.000     9.700 r  clk (IN)
                         net (fo=843, unset)          0.483    10.183    fork9/control/generateBlocks[7].regblock/clk
    SLICE_X8Y139         FDSE                                         r  fork9/control/generateBlocks[7].regblock/transmitValue_reg/C
                         clock pessimism              0.000    10.183    
                         clock uncertainty           -0.035    10.147    
    SLICE_X8Y139         FDSE (Setup_fdse_C_D)       -0.092    10.055    fork9/control/generateBlocks[7].regblock/transmitValue_reg
  -------------------------------------------------------------------
                         required time                         10.055    
                         arrival time                          -8.801    
  -------------------------------------------------------------------
                         slack                                  1.254    




