Info: Generated by version: 22.2 build 94
Info: Starting: Create simulation model
Info: qsys-generate E:\U_OUT_3GSDIx4\prj\U_3GSDIx4_OUT_PCB1.0_v0.05_241230\src\ip\clkctrl\clkctrl.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=E:\U_OUT_3GSDIx4\prj\U_3GSDIx4_OUT_PCB1.0_v0.05_241230\src\ip\clkctrl\clkctrl --family="Arria 10" --part=10AX048H3F34E2SG
: clkctrl.altclkctrl_0: Targeting device family: Arria 10.
: clkctrl.altclkctrl_0: Global clock network allows a clock signal to reach all parts of the chip with the same amount of skew. Input port 'clkselect' can be used to switch between four clock inputs.
: clkctrl.altclkctrl_0: The register mode of port 'ena' is unavailable while 'ena' port not added. 
Info: clkctrl: "Transforming system: clkctrl"
Info: clkctrl: "Naming system components in system: clkctrl"
Info: clkctrl: "Processing generation queue"
Info: clkctrl: "Generating: clkctrl"
Info: clkctrl: "Generating: clkctrl_altclkctrl_2000_dpnsueq"
Info: altclkctrl_0: Generating top-level entity clkctrl_altclkctrl_2000_dpnsueq.
Info: clkctrl: Done "clkctrl" with 2 modules, 2 files
Info: Generating the following file(s) for MODELSIM simulator in E:/U_OUT_3GSDIx4/prj/U_3GSDIx4_OUT_PCB1.0_v0.05_241230/src/ip/clkctrl/clkctrl/sim/ directory:
Info: 	common/modelsim_files.tcl
Info: Generating the following file(s) for RIVIERA simulator in E:/U_OUT_3GSDIx4/prj/U_3GSDIx4_OUT_PCB1.0_v0.05_241230/src/ip/clkctrl/clkctrl/sim/ directory:
Info: 	common/riviera_files.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under E:/U_OUT_3GSDIx4/prj/U_3GSDIx4_OUT_PCB1.0_v0.05_241230/src/ip/clkctrl/clkctrl/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create simulation script
Info: sim-script-gen --system-file=E:\U_OUT_3GSDIx4\prj\U_3GSDIx4_OUT_PCB1.0_v0.05_241230\src\ip\clkctrl\clkctrl.ip --output-directory=E:/U_OUT_3GSDIx4/prj/U_3GSDIx4_OUT_PCB1.0_v0.05_241230/src/ip/clkctrl/clkctrl/sim/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in E:/U_OUT_3GSDIx4/prj/U_3GSDIx4_OUT_PCB1.0_v0.05_241230/src/ip/clkctrl/clkctrl/sim/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for RIVIERA simulator in E:/U_OUT_3GSDIx4/prj/U_3GSDIx4_OUT_PCB1.0_v0.05_241230/src/ip/clkctrl/clkctrl/sim/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under E:/U_OUT_3GSDIx4/prj/U_3GSDIx4_OUT_PCB1.0_v0.05_241230/src/ip/clkctrl/clkctrl/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create simulation script
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate E:\U_OUT_3GSDIx4\prj\U_3GSDIx4_OUT_PCB1.0_v0.05_241230\src\ip\clkctrl\clkctrl.ip --block-symbol-file --output-directory=E:\U_OUT_3GSDIx4\prj\U_3GSDIx4_OUT_PCB1.0_v0.05_241230\src\ip\clkctrl\clkctrl --family="Arria 10" --part=10AX048H3F34E2SG
: clkctrl.altclkctrl_0: Targeting device family: Arria 10.
: clkctrl.altclkctrl_0: Global clock network allows a clock signal to reach all parts of the chip with the same amount of skew. Input port 'clkselect' can be used to switch between four clock inputs.
: clkctrl.altclkctrl_0: The register mode of port 'ena' is unavailable while 'ena' port not added. 
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate E:\U_OUT_3GSDIx4\prj\U_3GSDIx4_OUT_PCB1.0_v0.05_241230\src\ip\clkctrl\clkctrl.ip --synthesis=VERILOG --output-directory=E:\U_OUT_3GSDIx4\prj\U_3GSDIx4_OUT_PCB1.0_v0.05_241230\src\ip\clkctrl\clkctrl --family="Arria 10" --part=10AX048H3F34E2SG
: clkctrl.altclkctrl_0: Targeting device family: Arria 10.
: clkctrl.altclkctrl_0: Global clock network allows a clock signal to reach all parts of the chip with the same amount of skew. Input port 'clkselect' can be used to switch between four clock inputs.
: clkctrl.altclkctrl_0: The register mode of port 'ena' is unavailable while 'ena' port not added. 
Info: clkctrl: "Transforming system: clkctrl"
Info: clkctrl: "Naming system components in system: clkctrl"
Info: clkctrl: "Processing generation queue"
Info: clkctrl: "Generating: clkctrl"
Info: clkctrl: "Generating: clkctrl_altclkctrl_2000_dpnsueq"
Info: altclkctrl_0: Generating top-level entity clkctrl_altclkctrl_2000_dpnsueq.
Info: clkctrl: Done "clkctrl" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
