{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1642070220853 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.4 Build 182 03/12/2014 SJ Web Edition " "Version 13.1.4 Build 182 03/12/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1642070220854 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 13 18:37:00 2022 " "Processing started: Thu Jan 13 18:37:00 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1642070220854 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1642070220854 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off slot_machine_four_digit -c slot_machine_four_digit " "Command: quartus_map --read_settings_files=on --write_settings_files=off slot_machine_four_digit -c slot_machine_four_digit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1642070220854 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1642070221227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_seg_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seven_seg_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seven_seg_decoder-decoder " "Found design unit 1: seven_seg_decoder-decoder" {  } { { "seven_seg_decoder.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/seven_seg_decoder.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642070221593 ""} { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_decoder " "Found entity 1: seven_seg_decoder" {  } { { "seven_seg_decoder.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/seven_seg_decoder.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642070221593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642070221593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dynamic_clk_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dynamic_clk_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dynamic_clk_divider-divider " "Found design unit 1: dynamic_clk_divider-divider" {  } { { "dynamic_clk_divider.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/dynamic_clk_divider.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642070221596 ""} { "Info" "ISGN_ENTITY_NAME" "1 dynamic_clk_divider " "Found entity 1: dynamic_clk_divider" {  } { { "dynamic_clk_divider.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/dynamic_clk_divider.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642070221596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642070221596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slot_machine_four_digit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file slot_machine_four_digit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 slot_machine_four_digit-machine " "Found design unit 1: slot_machine_four_digit-machine" {  } { { "slot_machine_four_digit.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/slot_machine_four_digit.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642070221601 ""} { "Info" "ISGN_ENTITY_NAME" "1 slot_machine_four_digit " "Found entity 1: slot_machine_four_digit" {  } { { "slot_machine_four_digit.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/slot_machine_four_digit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642070221601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642070221601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generic_up_down_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file generic_up_down_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 generic_up_down_counter-counter " "Found design unit 1: generic_up_down_counter-counter" {  } { { "generic_up_down_counter.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/generic_up_down_counter.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642070221603 ""} { "Info" "ISGN_ENTITY_NAME" "1 generic_up_down_counter " "Found entity 1: generic_up_down_counter" {  } { { "generic_up_down_counter.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/generic_up_down_counter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642070221603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642070221603 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "slot_machine_four_digit " "Elaborating entity \"slot_machine_four_digit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1642070221637 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter_HEX3 slot_machine_four_digit.vhd(161) " "VHDL Process Statement warning at slot_machine_four_digit.vhd(161): signal \"counter_HEX3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "slot_machine_four_digit.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/slot_machine_four_digit.vhd" 161 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1642070221641 "|slot_machine_four_digit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter_HEX2 slot_machine_four_digit.vhd(161) " "VHDL Process Statement warning at slot_machine_four_digit.vhd(161): signal \"counter_HEX2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "slot_machine_four_digit.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/slot_machine_four_digit.vhd" 161 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1642070221641 "|slot_machine_four_digit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter_HEX1 slot_machine_four_digit.vhd(161) " "VHDL Process Statement warning at slot_machine_four_digit.vhd(161): signal \"counter_HEX1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "slot_machine_four_digit.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/slot_machine_four_digit.vhd" 161 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1642070221641 "|slot_machine_four_digit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter_HEX0 slot_machine_four_digit.vhd(161) " "VHDL Process Statement warning at slot_machine_four_digit.vhd(161): signal \"counter_HEX0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "slot_machine_four_digit.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/slot_machine_four_digit.vhd" 161 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1642070221641 "|slot_machine_four_digit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_1Hz slot_machine_four_digit.vhd(162) " "VHDL Process Statement warning at slot_machine_four_digit.vhd(162): signal \"clk_1Hz\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "slot_machine_four_digit.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/slot_machine_four_digit.vhd" 162 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1642070221642 "|slot_machine_four_digit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter_HEX3 slot_machine_four_digit.vhd(163) " "VHDL Process Statement warning at slot_machine_four_digit.vhd(163): signal \"counter_HEX3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "slot_machine_four_digit.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/slot_machine_four_digit.vhd" 163 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1642070221642 "|slot_machine_four_digit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter_HEX2 slot_machine_four_digit.vhd(163) " "VHDL Process Statement warning at slot_machine_four_digit.vhd(163): signal \"counter_HEX2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "slot_machine_four_digit.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/slot_machine_four_digit.vhd" 163 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1642070221642 "|slot_machine_four_digit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter_HEX1 slot_machine_four_digit.vhd(163) " "VHDL Process Statement warning at slot_machine_four_digit.vhd(163): signal \"counter_HEX1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "slot_machine_four_digit.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/slot_machine_four_digit.vhd" 163 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1642070221642 "|slot_machine_four_digit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_1Hz slot_machine_four_digit.vhd(164) " "VHDL Process Statement warning at slot_machine_four_digit.vhd(164): signal \"clk_1Hz\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "slot_machine_four_digit.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/slot_machine_four_digit.vhd" 164 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1642070221642 "|slot_machine_four_digit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter_HEX3 slot_machine_four_digit.vhd(165) " "VHDL Process Statement warning at slot_machine_four_digit.vhd(165): signal \"counter_HEX3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "slot_machine_four_digit.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/slot_machine_four_digit.vhd" 165 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1642070221642 "|slot_machine_four_digit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter_HEX2 slot_machine_four_digit.vhd(165) " "VHDL Process Statement warning at slot_machine_four_digit.vhd(165): signal \"counter_HEX2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "slot_machine_four_digit.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/slot_machine_four_digit.vhd" 165 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1642070221642 "|slot_machine_four_digit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter_HEX0 slot_machine_four_digit.vhd(165) " "VHDL Process Statement warning at slot_machine_four_digit.vhd(165): signal \"counter_HEX0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "slot_machine_four_digit.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/slot_machine_four_digit.vhd" 165 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1642070221642 "|slot_machine_four_digit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_1Hz slot_machine_four_digit.vhd(166) " "VHDL Process Statement warning at slot_machine_four_digit.vhd(166): signal \"clk_1Hz\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "slot_machine_four_digit.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/slot_machine_four_digit.vhd" 166 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1642070221642 "|slot_machine_four_digit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter_HEX3 slot_machine_four_digit.vhd(167) " "VHDL Process Statement warning at slot_machine_four_digit.vhd(167): signal \"counter_HEX3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "slot_machine_four_digit.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/slot_machine_four_digit.vhd" 167 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1642070221643 "|slot_machine_four_digit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter_HEX1 slot_machine_four_digit.vhd(167) " "VHDL Process Statement warning at slot_machine_four_digit.vhd(167): signal \"counter_HEX1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "slot_machine_four_digit.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/slot_machine_four_digit.vhd" 167 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1642070221643 "|slot_machine_four_digit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter_HEX0 slot_machine_four_digit.vhd(167) " "VHDL Process Statement warning at slot_machine_four_digit.vhd(167): signal \"counter_HEX0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "slot_machine_four_digit.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/slot_machine_four_digit.vhd" 167 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1642070221643 "|slot_machine_four_digit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_1Hz slot_machine_four_digit.vhd(168) " "VHDL Process Statement warning at slot_machine_four_digit.vhd(168): signal \"clk_1Hz\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "slot_machine_four_digit.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/slot_machine_four_digit.vhd" 168 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1642070221643 "|slot_machine_four_digit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter_HEX2 slot_machine_four_digit.vhd(169) " "VHDL Process Statement warning at slot_machine_four_digit.vhd(169): signal \"counter_HEX2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "slot_machine_four_digit.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/slot_machine_four_digit.vhd" 169 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1642070221643 "|slot_machine_four_digit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter_HEX1 slot_machine_four_digit.vhd(169) " "VHDL Process Statement warning at slot_machine_four_digit.vhd(169): signal \"counter_HEX1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "slot_machine_four_digit.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/slot_machine_four_digit.vhd" 169 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1642070221643 "|slot_machine_four_digit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter_HEX0 slot_machine_four_digit.vhd(169) " "VHDL Process Statement warning at slot_machine_four_digit.vhd(169): signal \"counter_HEX0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "slot_machine_four_digit.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/slot_machine_four_digit.vhd" 169 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1642070221643 "|slot_machine_four_digit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_1Hz slot_machine_four_digit.vhd(170) " "VHDL Process Statement warning at slot_machine_four_digit.vhd(170): signal \"clk_1Hz\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "slot_machine_four_digit.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/slot_machine_four_digit.vhd" 170 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1642070221643 "|slot_machine_four_digit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter_HEX3 slot_machine_four_digit.vhd(171) " "VHDL Process Statement warning at slot_machine_four_digit.vhd(171): signal \"counter_HEX3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "slot_machine_four_digit.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/slot_machine_four_digit.vhd" 171 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1642070221643 "|slot_machine_four_digit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter_HEX2 slot_machine_four_digit.vhd(171) " "VHDL Process Statement warning at slot_machine_four_digit.vhd(171): signal \"counter_HEX2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "slot_machine_four_digit.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/slot_machine_four_digit.vhd" 171 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1642070221644 "|slot_machine_four_digit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter_HEX1 slot_machine_four_digit.vhd(171) " "VHDL Process Statement warning at slot_machine_four_digit.vhd(171): signal \"counter_HEX1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "slot_machine_four_digit.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/slot_machine_four_digit.vhd" 171 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1642070221644 "|slot_machine_four_digit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter_HEX0 slot_machine_four_digit.vhd(171) " "VHDL Process Statement warning at slot_machine_four_digit.vhd(171): signal \"counter_HEX0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "slot_machine_four_digit.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/slot_machine_four_digit.vhd" 171 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1642070221644 "|slot_machine_four_digit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_1Hz slot_machine_four_digit.vhd(172) " "VHDL Process Statement warning at slot_machine_four_digit.vhd(172): signal \"clk_1Hz\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "slot_machine_four_digit.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/slot_machine_four_digit.vhd" 172 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1642070221644 "|slot_machine_four_digit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter_HEX2 slot_machine_four_digit.vhd(173) " "VHDL Process Statement warning at slot_machine_four_digit.vhd(173): signal \"counter_HEX2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "slot_machine_four_digit.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/slot_machine_four_digit.vhd" 173 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1642070221644 "|slot_machine_four_digit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter_HEX1 slot_machine_four_digit.vhd(173) " "VHDL Process Statement warning at slot_machine_four_digit.vhd(173): signal \"counter_HEX1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "slot_machine_four_digit.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/slot_machine_four_digit.vhd" 173 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1642070221644 "|slot_machine_four_digit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter_HEX0 slot_machine_four_digit.vhd(173) " "VHDL Process Statement warning at slot_machine_four_digit.vhd(173): signal \"counter_HEX0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "slot_machine_four_digit.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/slot_machine_four_digit.vhd" 173 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1642070221644 "|slot_machine_four_digit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_1Hz slot_machine_four_digit.vhd(174) " "VHDL Process Statement warning at slot_machine_four_digit.vhd(174): signal \"clk_1Hz\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "slot_machine_four_digit.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/slot_machine_four_digit.vhd" 174 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1642070221644 "|slot_machine_four_digit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter_HEX1 slot_machine_four_digit.vhd(175) " "VHDL Process Statement warning at slot_machine_four_digit.vhd(175): signal \"counter_HEX1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "slot_machine_four_digit.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/slot_machine_four_digit.vhd" 175 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1642070221644 "|slot_machine_four_digit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter_HEX0 slot_machine_four_digit.vhd(175) " "VHDL Process Statement warning at slot_machine_four_digit.vhd(175): signal \"counter_HEX0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "slot_machine_four_digit.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/slot_machine_four_digit.vhd" 175 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1642070221644 "|slot_machine_four_digit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_1Hz slot_machine_four_digit.vhd(176) " "VHDL Process Statement warning at slot_machine_four_digit.vhd(176): signal \"clk_1Hz\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "slot_machine_four_digit.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/slot_machine_four_digit.vhd" 176 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1642070221644 "|slot_machine_four_digit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter_HEX3 slot_machine_four_digit.vhd(180) " "VHDL Process Statement warning at slot_machine_four_digit.vhd(180): signal \"counter_HEX3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "slot_machine_four_digit.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/slot_machine_four_digit.vhd" 180 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1642070221644 "|slot_machine_four_digit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter_HEX2 slot_machine_four_digit.vhd(180) " "VHDL Process Statement warning at slot_machine_four_digit.vhd(180): signal \"counter_HEX2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "slot_machine_four_digit.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/slot_machine_four_digit.vhd" 180 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1642070221644 "|slot_machine_four_digit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter_HEX1 slot_machine_four_digit.vhd(180) " "VHDL Process Statement warning at slot_machine_four_digit.vhd(180): signal \"counter_HEX1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "slot_machine_four_digit.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/slot_machine_four_digit.vhd" 180 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1642070221646 "|slot_machine_four_digit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter_HEX0 slot_machine_four_digit.vhd(180) " "VHDL Process Statement warning at slot_machine_four_digit.vhd(180): signal \"counter_HEX0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "slot_machine_four_digit.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/slot_machine_four_digit.vhd" 180 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1642070221646 "|slot_machine_four_digit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_1Hz slot_machine_four_digit.vhd(181) " "VHDL Process Statement warning at slot_machine_four_digit.vhd(181): signal \"clk_1Hz\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "slot_machine_four_digit.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/slot_machine_four_digit.vhd" 181 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1642070221646 "|slot_machine_four_digit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter_HEX3 slot_machine_four_digit.vhd(182) " "VHDL Process Statement warning at slot_machine_four_digit.vhd(182): signal \"counter_HEX3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "slot_machine_four_digit.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/slot_machine_four_digit.vhd" 182 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1642070221646 "|slot_machine_four_digit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter_HEX2 slot_machine_four_digit.vhd(182) " "VHDL Process Statement warning at slot_machine_four_digit.vhd(182): signal \"counter_HEX2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "slot_machine_four_digit.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/slot_machine_four_digit.vhd" 182 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1642070221646 "|slot_machine_four_digit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter_HEX1 slot_machine_four_digit.vhd(182) " "VHDL Process Statement warning at slot_machine_four_digit.vhd(182): signal \"counter_HEX1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "slot_machine_four_digit.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/slot_machine_four_digit.vhd" 182 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1642070221646 "|slot_machine_four_digit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_1Hz slot_machine_four_digit.vhd(183) " "VHDL Process Statement warning at slot_machine_four_digit.vhd(183): signal \"clk_1Hz\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "slot_machine_four_digit.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/slot_machine_four_digit.vhd" 183 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1642070221646 "|slot_machine_four_digit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter_HEX3 slot_machine_four_digit.vhd(184) " "VHDL Process Statement warning at slot_machine_four_digit.vhd(184): signal \"counter_HEX3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "slot_machine_four_digit.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/slot_machine_four_digit.vhd" 184 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1642070221646 "|slot_machine_four_digit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter_HEX2 slot_machine_four_digit.vhd(184) " "VHDL Process Statement warning at slot_machine_four_digit.vhd(184): signal \"counter_HEX2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "slot_machine_four_digit.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/slot_machine_four_digit.vhd" 184 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1642070221646 "|slot_machine_four_digit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter_HEX0 slot_machine_four_digit.vhd(184) " "VHDL Process Statement warning at slot_machine_four_digit.vhd(184): signal \"counter_HEX0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "slot_machine_four_digit.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/slot_machine_four_digit.vhd" 184 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1642070221647 "|slot_machine_four_digit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_1Hz slot_machine_four_digit.vhd(185) " "VHDL Process Statement warning at slot_machine_four_digit.vhd(185): signal \"clk_1Hz\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "slot_machine_four_digit.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/slot_machine_four_digit.vhd" 185 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1642070221647 "|slot_machine_four_digit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter_HEX3 slot_machine_four_digit.vhd(186) " "VHDL Process Statement warning at slot_machine_four_digit.vhd(186): signal \"counter_HEX3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "slot_machine_four_digit.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/slot_machine_four_digit.vhd" 186 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1642070221647 "|slot_machine_four_digit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter_HEX1 slot_machine_four_digit.vhd(186) " "VHDL Process Statement warning at slot_machine_four_digit.vhd(186): signal \"counter_HEX1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "slot_machine_four_digit.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/slot_machine_four_digit.vhd" 186 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1642070221647 "|slot_machine_four_digit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter_HEX0 slot_machine_four_digit.vhd(186) " "VHDL Process Statement warning at slot_machine_four_digit.vhd(186): signal \"counter_HEX0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "slot_machine_four_digit.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/slot_machine_four_digit.vhd" 186 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1642070221647 "|slot_machine_four_digit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_1Hz slot_machine_four_digit.vhd(187) " "VHDL Process Statement warning at slot_machine_four_digit.vhd(187): signal \"clk_1Hz\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "slot_machine_four_digit.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/slot_machine_four_digit.vhd" 187 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1642070221647 "|slot_machine_four_digit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter_HEX2 slot_machine_four_digit.vhd(188) " "VHDL Process Statement warning at slot_machine_four_digit.vhd(188): signal \"counter_HEX2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "slot_machine_four_digit.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/slot_machine_four_digit.vhd" 188 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1642070221647 "|slot_machine_four_digit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter_HEX1 slot_machine_four_digit.vhd(188) " "VHDL Process Statement warning at slot_machine_four_digit.vhd(188): signal \"counter_HEX1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "slot_machine_four_digit.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/slot_machine_four_digit.vhd" 188 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1642070221647 "|slot_machine_four_digit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter_HEX0 slot_machine_four_digit.vhd(188) " "VHDL Process Statement warning at slot_machine_four_digit.vhd(188): signal \"counter_HEX0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "slot_machine_four_digit.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/slot_machine_four_digit.vhd" 188 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1642070221648 "|slot_machine_four_digit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_1Hz slot_machine_four_digit.vhd(189) " "VHDL Process Statement warning at slot_machine_four_digit.vhd(189): signal \"clk_1Hz\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "slot_machine_four_digit.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/slot_machine_four_digit.vhd" 189 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1642070221648 "|slot_machine_four_digit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter_HEX3 slot_machine_four_digit.vhd(190) " "VHDL Process Statement warning at slot_machine_four_digit.vhd(190): signal \"counter_HEX3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "slot_machine_four_digit.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/slot_machine_four_digit.vhd" 190 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1642070221648 "|slot_machine_four_digit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter_HEX2 slot_machine_four_digit.vhd(190) " "VHDL Process Statement warning at slot_machine_four_digit.vhd(190): signal \"counter_HEX2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "slot_machine_four_digit.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/slot_machine_four_digit.vhd" 190 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1642070221648 "|slot_machine_four_digit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter_HEX1 slot_machine_four_digit.vhd(190) " "VHDL Process Statement warning at slot_machine_four_digit.vhd(190): signal \"counter_HEX1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "slot_machine_four_digit.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/slot_machine_four_digit.vhd" 190 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1642070221648 "|slot_machine_four_digit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter_HEX0 slot_machine_four_digit.vhd(190) " "VHDL Process Statement warning at slot_machine_four_digit.vhd(190): signal \"counter_HEX0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "slot_machine_four_digit.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/slot_machine_four_digit.vhd" 190 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1642070221648 "|slot_machine_four_digit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_1Hz slot_machine_four_digit.vhd(191) " "VHDL Process Statement warning at slot_machine_four_digit.vhd(191): signal \"clk_1Hz\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "slot_machine_four_digit.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/slot_machine_four_digit.vhd" 191 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1642070221649 "|slot_machine_four_digit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter_HEX2 slot_machine_four_digit.vhd(192) " "VHDL Process Statement warning at slot_machine_four_digit.vhd(192): signal \"counter_HEX2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "slot_machine_four_digit.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/slot_machine_four_digit.vhd" 192 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1642070221649 "|slot_machine_four_digit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter_HEX1 slot_machine_four_digit.vhd(192) " "VHDL Process Statement warning at slot_machine_four_digit.vhd(192): signal \"counter_HEX1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "slot_machine_four_digit.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/slot_machine_four_digit.vhd" 192 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1642070221649 "|slot_machine_four_digit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter_HEX0 slot_machine_four_digit.vhd(192) " "VHDL Process Statement warning at slot_machine_four_digit.vhd(192): signal \"counter_HEX0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "slot_machine_four_digit.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/slot_machine_four_digit.vhd" 192 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1642070221649 "|slot_machine_four_digit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_1Hz slot_machine_four_digit.vhd(193) " "VHDL Process Statement warning at slot_machine_four_digit.vhd(193): signal \"clk_1Hz\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "slot_machine_four_digit.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/slot_machine_four_digit.vhd" 193 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1642070221649 "|slot_machine_four_digit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter_HEX1 slot_machine_four_digit.vhd(194) " "VHDL Process Statement warning at slot_machine_four_digit.vhd(194): signal \"counter_HEX1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "slot_machine_four_digit.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/slot_machine_four_digit.vhd" 194 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1642070221649 "|slot_machine_four_digit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter_HEX0 slot_machine_four_digit.vhd(194) " "VHDL Process Statement warning at slot_machine_four_digit.vhd(194): signal \"counter_HEX0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "slot_machine_four_digit.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/slot_machine_four_digit.vhd" 194 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1642070221649 "|slot_machine_four_digit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_1Hz slot_machine_four_digit.vhd(195) " "VHDL Process Statement warning at slot_machine_four_digit.vhd(195): signal \"clk_1Hz\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "slot_machine_four_digit.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/slot_machine_four_digit.vhd" 195 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1642070221649 "|slot_machine_four_digit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dynamic_clk_divider dynamic_clk_divider:system_clk_divider " "Elaborating entity \"dynamic_clk_divider\" for hierarchy \"dynamic_clk_divider:system_clk_divider\"" {  } { { "slot_machine_four_digit.vhd" "system_clk_divider" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/slot_machine_four_digit.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642070221696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generic_up_down_counter generic_up_down_counter:counter3 " "Elaborating entity \"generic_up_down_counter\" for hierarchy \"generic_up_down_counter:counter3\"" {  } { { "slot_machine_four_digit.vhd" "counter3" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/slot_machine_four_digit.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642070221699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg_decoder seven_seg_decoder:decoder3 " "Elaborating entity \"seven_seg_decoder\" for hierarchy \"seven_seg_decoder:decoder3\"" {  } { { "slot_machine_four_digit.vhd" "decoder3" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/slot_machine_four_digit.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642070221712 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "dynamic_clk_divider:div0\|divided_clk " "Found clock multiplexer dynamic_clk_divider:div0\|divided_clk" {  } { { "dynamic_clk_divider.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/dynamic_clk_divider.vhd" 10 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1642070221898 "|slot_machine_four_digit|dynamic_clk_divider:div0|divided_clk"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "dynamic_clk_divider:div0\|divided_clk~0 " "Found clock multiplexer dynamic_clk_divider:div0\|divided_clk~0" {  } { { "dynamic_clk_divider.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/dynamic_clk_divider.vhd" 10 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1642070221898 "|slot_machine_four_digit|dynamic_clk_divider:div0|divided_clk~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "dynamic_clk_divider:div0\|divided_clk~1 " "Found clock multiplexer dynamic_clk_divider:div0\|divided_clk~1" {  } { { "dynamic_clk_divider.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/dynamic_clk_divider.vhd" 10 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1642070221898 "|slot_machine_four_digit|dynamic_clk_divider:div0|divided_clk~1"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "dynamic_clk_divider:div0\|divided_clk~2 " "Found clock multiplexer dynamic_clk_divider:div0\|divided_clk~2" {  } { { "dynamic_clk_divider.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/dynamic_clk_divider.vhd" 10 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1642070221898 "|slot_machine_four_digit|dynamic_clk_divider:div0|divided_clk~2"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "dynamic_clk_divider:div0\|divided_clk~3 " "Found clock multiplexer dynamic_clk_divider:div0\|divided_clk~3" {  } { { "dynamic_clk_divider.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/dynamic_clk_divider.vhd" 10 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1642070221898 "|slot_machine_four_digit|dynamic_clk_divider:div0|divided_clk~3"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "dynamic_clk_divider:div0\|divided_clk~4 " "Found clock multiplexer dynamic_clk_divider:div0\|divided_clk~4" {  } { { "dynamic_clk_divider.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/dynamic_clk_divider.vhd" 10 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1642070221898 "|slot_machine_four_digit|dynamic_clk_divider:div0|divided_clk~4"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "dynamic_clk_divider:div0\|divided_clk~5 " "Found clock multiplexer dynamic_clk_divider:div0\|divided_clk~5" {  } { { "dynamic_clk_divider.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/dynamic_clk_divider.vhd" 10 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1642070221898 "|slot_machine_four_digit|dynamic_clk_divider:div0|divided_clk~5"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "dynamic_clk_divider:div0\|divided_clk~6 " "Found clock multiplexer dynamic_clk_divider:div0\|divided_clk~6" {  } { { "dynamic_clk_divider.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/dynamic_clk_divider.vhd" 10 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1642070221898 "|slot_machine_four_digit|dynamic_clk_divider:div0|divided_clk~6"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "dynamic_clk_divider:div0\|divided_clk~7 " "Found clock multiplexer dynamic_clk_divider:div0\|divided_clk~7" {  } { { "dynamic_clk_divider.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/dynamic_clk_divider.vhd" 10 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1642070221898 "|slot_machine_four_digit|dynamic_clk_divider:div0|divided_clk~7"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "dynamic_clk_divider:div0\|divided_clk~8 " "Found clock multiplexer dynamic_clk_divider:div0\|divided_clk~8" {  } { { "dynamic_clk_divider.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/dynamic_clk_divider.vhd" 10 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1642070221898 "|slot_machine_four_digit|dynamic_clk_divider:div0|divided_clk~8"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "dynamic_clk_divider:div1\|divided_clk " "Found clock multiplexer dynamic_clk_divider:div1\|divided_clk" {  } { { "dynamic_clk_divider.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/dynamic_clk_divider.vhd" 10 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1642070221898 "|slot_machine_four_digit|dynamic_clk_divider:div1|divided_clk"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "dynamic_clk_divider:div1\|divided_clk~0 " "Found clock multiplexer dynamic_clk_divider:div1\|divided_clk~0" {  } { { "dynamic_clk_divider.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/dynamic_clk_divider.vhd" 10 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1642070221898 "|slot_machine_four_digit|dynamic_clk_divider:div1|divided_clk~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "dynamic_clk_divider:div1\|divided_clk~1 " "Found clock multiplexer dynamic_clk_divider:div1\|divided_clk~1" {  } { { "dynamic_clk_divider.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/dynamic_clk_divider.vhd" 10 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1642070221898 "|slot_machine_four_digit|dynamic_clk_divider:div1|divided_clk~1"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "dynamic_clk_divider:div1\|divided_clk~2 " "Found clock multiplexer dynamic_clk_divider:div1\|divided_clk~2" {  } { { "dynamic_clk_divider.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/dynamic_clk_divider.vhd" 10 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1642070221898 "|slot_machine_four_digit|dynamic_clk_divider:div1|divided_clk~2"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "dynamic_clk_divider:div1\|divided_clk~3 " "Found clock multiplexer dynamic_clk_divider:div1\|divided_clk~3" {  } { { "dynamic_clk_divider.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/dynamic_clk_divider.vhd" 10 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1642070221898 "|slot_machine_four_digit|dynamic_clk_divider:div1|divided_clk~3"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "dynamic_clk_divider:div1\|divided_clk~4 " "Found clock multiplexer dynamic_clk_divider:div1\|divided_clk~4" {  } { { "dynamic_clk_divider.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/dynamic_clk_divider.vhd" 10 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1642070221898 "|slot_machine_four_digit|dynamic_clk_divider:div1|divided_clk~4"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "dynamic_clk_divider:div1\|divided_clk~5 " "Found clock multiplexer dynamic_clk_divider:div1\|divided_clk~5" {  } { { "dynamic_clk_divider.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/dynamic_clk_divider.vhd" 10 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1642070221898 "|slot_machine_four_digit|dynamic_clk_divider:div1|divided_clk~5"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "dynamic_clk_divider:div1\|divided_clk~6 " "Found clock multiplexer dynamic_clk_divider:div1\|divided_clk~6" {  } { { "dynamic_clk_divider.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/dynamic_clk_divider.vhd" 10 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1642070221898 "|slot_machine_four_digit|dynamic_clk_divider:div1|divided_clk~6"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "dynamic_clk_divider:div1\|divided_clk~7 " "Found clock multiplexer dynamic_clk_divider:div1\|divided_clk~7" {  } { { "dynamic_clk_divider.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/dynamic_clk_divider.vhd" 10 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1642070221898 "|slot_machine_four_digit|dynamic_clk_divider:div1|divided_clk~7"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "dynamic_clk_divider:div1\|divided_clk~8 " "Found clock multiplexer dynamic_clk_divider:div1\|divided_clk~8" {  } { { "dynamic_clk_divider.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/dynamic_clk_divider.vhd" 10 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1642070221898 "|slot_machine_four_digit|dynamic_clk_divider:div1|divided_clk~8"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "dynamic_clk_divider:div2\|divided_clk " "Found clock multiplexer dynamic_clk_divider:div2\|divided_clk" {  } { { "dynamic_clk_divider.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/dynamic_clk_divider.vhd" 10 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1642070221898 "|slot_machine_four_digit|dynamic_clk_divider:div2|divided_clk"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "dynamic_clk_divider:div2\|divided_clk~0 " "Found clock multiplexer dynamic_clk_divider:div2\|divided_clk~0" {  } { { "dynamic_clk_divider.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/dynamic_clk_divider.vhd" 10 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1642070221898 "|slot_machine_four_digit|dynamic_clk_divider:div2|divided_clk~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "dynamic_clk_divider:div2\|divided_clk~1 " "Found clock multiplexer dynamic_clk_divider:div2\|divided_clk~1" {  } { { "dynamic_clk_divider.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/dynamic_clk_divider.vhd" 10 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1642070221898 "|slot_machine_four_digit|dynamic_clk_divider:div2|divided_clk~1"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "dynamic_clk_divider:div2\|divided_clk~2 " "Found clock multiplexer dynamic_clk_divider:div2\|divided_clk~2" {  } { { "dynamic_clk_divider.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/dynamic_clk_divider.vhd" 10 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1642070221898 "|slot_machine_four_digit|dynamic_clk_divider:div2|divided_clk~2"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "dynamic_clk_divider:div2\|divided_clk~3 " "Found clock multiplexer dynamic_clk_divider:div2\|divided_clk~3" {  } { { "dynamic_clk_divider.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/dynamic_clk_divider.vhd" 10 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1642070221898 "|slot_machine_four_digit|dynamic_clk_divider:div2|divided_clk~3"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "dynamic_clk_divider:div2\|divided_clk~4 " "Found clock multiplexer dynamic_clk_divider:div2\|divided_clk~4" {  } { { "dynamic_clk_divider.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/dynamic_clk_divider.vhd" 10 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1642070221898 "|slot_machine_four_digit|dynamic_clk_divider:div2|divided_clk~4"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "dynamic_clk_divider:div2\|divided_clk~5 " "Found clock multiplexer dynamic_clk_divider:div2\|divided_clk~5" {  } { { "dynamic_clk_divider.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/dynamic_clk_divider.vhd" 10 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1642070221898 "|slot_machine_four_digit|dynamic_clk_divider:div2|divided_clk~5"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "dynamic_clk_divider:div2\|divided_clk~6 " "Found clock multiplexer dynamic_clk_divider:div2\|divided_clk~6" {  } { { "dynamic_clk_divider.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/dynamic_clk_divider.vhd" 10 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1642070221898 "|slot_machine_four_digit|dynamic_clk_divider:div2|divided_clk~6"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "dynamic_clk_divider:div2\|divided_clk~7 " "Found clock multiplexer dynamic_clk_divider:div2\|divided_clk~7" {  } { { "dynamic_clk_divider.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/dynamic_clk_divider.vhd" 10 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1642070221898 "|slot_machine_four_digit|dynamic_clk_divider:div2|divided_clk~7"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "dynamic_clk_divider:div2\|divided_clk~8 " "Found clock multiplexer dynamic_clk_divider:div2\|divided_clk~8" {  } { { "dynamic_clk_divider.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/dynamic_clk_divider.vhd" 10 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1642070221898 "|slot_machine_four_digit|dynamic_clk_divider:div2|divided_clk~8"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "dynamic_clk_divider:div3\|divided_clk~0 " "Found clock multiplexer dynamic_clk_divider:div3\|divided_clk~0" {  } { { "dynamic_clk_divider.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/dynamic_clk_divider.vhd" 10 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1642070221898 "|slot_machine_four_digit|dynamic_clk_divider:div3|divided_clk~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "dynamic_clk_divider:div3\|divided_clk~1 " "Found clock multiplexer dynamic_clk_divider:div3\|divided_clk~1" {  } { { "dynamic_clk_divider.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/dynamic_clk_divider.vhd" 10 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1642070221898 "|slot_machine_four_digit|dynamic_clk_divider:div3|divided_clk~1"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "dynamic_clk_divider:div3\|divided_clk~2 " "Found clock multiplexer dynamic_clk_divider:div3\|divided_clk~2" {  } { { "dynamic_clk_divider.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/dynamic_clk_divider.vhd" 10 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1642070221898 "|slot_machine_four_digit|dynamic_clk_divider:div3|divided_clk~2"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "dynamic_clk_divider:div3\|divided_clk~3 " "Found clock multiplexer dynamic_clk_divider:div3\|divided_clk~3" {  } { { "dynamic_clk_divider.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/dynamic_clk_divider.vhd" 10 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1642070221898 "|slot_machine_four_digit|dynamic_clk_divider:div3|divided_clk~3"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "dynamic_clk_divider:div3\|divided_clk~4 " "Found clock multiplexer dynamic_clk_divider:div3\|divided_clk~4" {  } { { "dynamic_clk_divider.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/dynamic_clk_divider.vhd" 10 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1642070221898 "|slot_machine_four_digit|dynamic_clk_divider:div3|divided_clk~4"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "dynamic_clk_divider:div3\|divided_clk~5 " "Found clock multiplexer dynamic_clk_divider:div3\|divided_clk~5" {  } { { "dynamic_clk_divider.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/dynamic_clk_divider.vhd" 10 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1642070221898 "|slot_machine_four_digit|dynamic_clk_divider:div3|divided_clk~5"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "dynamic_clk_divider:div3\|divided_clk~6 " "Found clock multiplexer dynamic_clk_divider:div3\|divided_clk~6" {  } { { "dynamic_clk_divider.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/dynamic_clk_divider.vhd" 10 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1642070221898 "|slot_machine_four_digit|dynamic_clk_divider:div3|divided_clk~6"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1642070221898 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] VCC " "Pin \"HEX0\[7\]\" is stuck at VCC" {  } { { "slot_machine_four_digit.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/slot_machine_four_digit.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1642070222821 "|slot_machine_four_digit|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] VCC " "Pin \"HEX1\[7\]\" is stuck at VCC" {  } { { "slot_machine_four_digit.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/slot_machine_four_digit.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1642070222821 "|slot_machine_four_digit|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] VCC " "Pin \"HEX2\[7\]\" is stuck at VCC" {  } { { "slot_machine_four_digit.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/slot_machine_four_digit.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1642070222821 "|slot_machine_four_digit|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] VCC " "Pin \"HEX3\[7\]\" is stuck at VCC" {  } { { "slot_machine_four_digit.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/slot_machine_four_digit.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1642070222821 "|slot_machine_four_digit|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[0\] GND " "Pin \"LED\[0\]\" is stuck at GND" {  } { { "slot_machine_four_digit.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/slot_machine_four_digit.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1642070222821 "|slot_machine_four_digit|LED[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[1\] GND " "Pin \"LED\[1\]\" is stuck at GND" {  } { { "slot_machine_four_digit.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/slot_machine_four_digit.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1642070222821 "|slot_machine_four_digit|LED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[2\] GND " "Pin \"LED\[2\]\" is stuck at GND" {  } { { "slot_machine_four_digit.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/slot_machine_four_digit.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1642070222821 "|slot_machine_four_digit|LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] GND " "Pin \"LED\[3\]\" is stuck at GND" {  } { { "slot_machine_four_digit.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/slot_machine_four_digit.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1642070222821 "|slot_machine_four_digit|LED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[4\] GND " "Pin \"LED\[4\]\" is stuck at GND" {  } { { "slot_machine_four_digit.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/slot_machine_four_digit.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1642070222821 "|slot_machine_four_digit|LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] GND " "Pin \"LED\[5\]\" is stuck at GND" {  } { { "slot_machine_four_digit.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/slot_machine_four_digit.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1642070222821 "|slot_machine_four_digit|LED[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1642070222821 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1642070222947 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1642070223655 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1642070223888 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642070223888 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "523 " "Implemented 523 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1642070223986 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1642070223986 ""} { "Info" "ICUT_CUT_TM_LCELLS" "473 " "Implemented 473 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1642070223986 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1642070223986 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 116 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 116 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4670 " "Peak virtual memory: 4670 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1642070224022 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 13 18:37:04 2022 " "Processing ended: Thu Jan 13 18:37:04 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1642070224022 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1642070224022 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1642070224022 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1642070224022 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1642070225548 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.4 Build 182 03/12/2014 SJ Web Edition " "Version 13.1.4 Build 182 03/12/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1642070225549 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 13 18:37:05 2022 " "Processing started: Thu Jan 13 18:37:05 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1642070225549 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1642070225549 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off slot_machine_four_digit -c slot_machine_four_digit " "Command: quartus_fit --read_settings_files=off --write_settings_files=off slot_machine_four_digit -c slot_machine_four_digit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1642070225549 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1642070225612 ""}
{ "Info" "0" "" "Project  = slot_machine_four_digit" {  } {  } 0 0 "Project  = slot_machine_four_digit" 0 0 "Fitter" 0 0 1642070225612 ""}
{ "Info" "0" "" "Revision = slot_machine_four_digit" {  } {  } 0 0 "Revision = slot_machine_four_digit" 0 0 "Fitter" 0 0 1642070225612 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1642070225671 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "slot_machine_four_digit EP3C16F484C6 " "Selected device EP3C16F484C6 for design \"slot_machine_four_digit\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1642070225682 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1642070225719 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1642070225719 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1642070225719 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1642070225801 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1642070225809 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Device EP3C40F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1642070225995 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Device EP3C55F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1642070225995 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Device EP3C80F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1642070225995 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1642070225995 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/" { { 0 { 0 ""} 0 1015 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1642070225997 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/" { { 0 { 0 ""} 0 1017 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1642070225997 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/" { { 0 { 0 ""} 0 1019 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1642070225997 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/" { { 0 { 0 ""} 0 1021 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1642070225997 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/" { { 0 { 0 ""} 0 1023 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1642070225997 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1642070225997 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1642070225998 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "slot_machine_four_digit.sdc " "Synopsys Design Constraints File file not found: 'slot_machine_four_digit.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1642070226759 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1642070226760 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1642070226764 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1642070226765 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1642070226765 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN B12 (CLK9, DIFFCLK_5p)) " "Automatically promoted node clk~input (placed in PIN B12 (CLK9, DIFFCLK_5p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G12 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G12" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1642070226793 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dynamic_clk_divider:div0\|div_counter\[24\] " "Destination node dynamic_clk_divider:div0\|div_counter\[24\]" {  } { { "dynamic_clk_divider.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/dynamic_clk_divider.vhd" 31 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dynamic_clk_divider:div0|div_counter[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/" { { 0 { 0 ""} 0 162 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1642070226793 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dynamic_clk_divider:div0\|div_counter\[23\] " "Destination node dynamic_clk_divider:div0\|div_counter\[23\]" {  } { { "dynamic_clk_divider.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/dynamic_clk_divider.vhd" 31 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dynamic_clk_divider:div0|div_counter[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/" { { 0 { 0 ""} 0 163 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1642070226793 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dynamic_clk_divider:div1\|div_counter\[24\] " "Destination node dynamic_clk_divider:div1\|div_counter\[24\]" {  } { { "dynamic_clk_divider.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/dynamic_clk_divider.vhd" 31 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dynamic_clk_divider:div1|div_counter[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/" { { 0 { 0 ""} 0 209 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1642070226793 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dynamic_clk_divider:div1\|div_counter\[23\] " "Destination node dynamic_clk_divider:div1\|div_counter\[23\]" {  } { { "dynamic_clk_divider.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/dynamic_clk_divider.vhd" 31 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dynamic_clk_divider:div1|div_counter[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/" { { 0 { 0 ""} 0 210 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1642070226793 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dynamic_clk_divider:div2\|div_counter\[24\] " "Destination node dynamic_clk_divider:div2\|div_counter\[24\]" {  } { { "dynamic_clk_divider.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/dynamic_clk_divider.vhd" 31 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dynamic_clk_divider:div2|div_counter[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/" { { 0 { 0 ""} 0 254 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1642070226793 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dynamic_clk_divider:div2\|div_counter\[23\] " "Destination node dynamic_clk_divider:div2\|div_counter\[23\]" {  } { { "dynamic_clk_divider.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/dynamic_clk_divider.vhd" 31 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dynamic_clk_divider:div2|div_counter[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/" { { 0 { 0 ""} 0 255 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1642070226793 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dynamic_clk_divider:div3\|div_counter\[24\] " "Destination node dynamic_clk_divider:div3\|div_counter\[24\]" {  } { { "dynamic_clk_divider.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/dynamic_clk_divider.vhd" 31 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dynamic_clk_divider:div3|div_counter[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/" { { 0 { 0 ""} 0 285 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1642070226793 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dynamic_clk_divider:div3\|div_counter\[23\] " "Destination node dynamic_clk_divider:div3\|div_counter\[23\]" {  } { { "dynamic_clk_divider.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/dynamic_clk_divider.vhd" 31 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dynamic_clk_divider:div3|div_counter[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/" { { 0 { 0 ""} 0 286 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1642070226793 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1642070226793 ""}  } { { "slot_machine_four_digit.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/slot_machine_four_digit.vhd" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/" { { 0 { 0 ""} 0 1008 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1642070226793 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dynamic_clk_divider:div0\|divided_clk  " "Automatically promoted node dynamic_clk_divider:div0\|divided_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1642070226794 ""}  } { { "dynamic_clk_divider.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/dynamic_clk_divider.vhd" 10 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dynamic_clk_divider:div0|divided_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/" { { 0 { 0 ""} 0 187 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1642070226794 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dynamic_clk_divider:div1\|divided_clk  " "Automatically promoted node dynamic_clk_divider:div1\|divided_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1642070226794 ""}  } { { "dynamic_clk_divider.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/dynamic_clk_divider.vhd" 10 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dynamic_clk_divider:div1|divided_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/" { { 0 { 0 ""} 0 234 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1642070226794 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dynamic_clk_divider:div2\|divided_clk  " "Automatically promoted node dynamic_clk_divider:div2\|divided_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1642070226794 ""}  } { { "dynamic_clk_divider.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/dynamic_clk_divider.vhd" 10 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dynamic_clk_divider:div2|divided_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/" { { 0 { 0 ""} 0 279 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1642070226794 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dynamic_clk_divider:div3\|divided_clk~0  " "Automatically promoted node dynamic_clk_divider:div3\|divided_clk~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1642070226794 ""}  } { { "dynamic_clk_divider.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/dynamic_clk_divider.vhd" 10 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dynamic_clk_divider:div3|divided_clk~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/" { { 0 { 0 ""} 0 371 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1642070226794 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dynamic_clk_divider:system_clk_divider\|div_counter\[25\]  " "Automatically promoted node dynamic_clk_divider:system_clk_divider\|div_counter\[25\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1642070226794 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dynamic_clk_divider:system_clk_divider\|Add0~50 " "Destination node dynamic_clk_divider:system_clk_divider\|Add0~50" {  } { { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/13.1/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dynamic_clk_divider:system_clk_divider|Add0~50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/" { { 0 { 0 ""} 0 517 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1642070226794 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Selector4~0 " "Destination node Selector4~0" {  } { { "slot_machine_four_digit.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/slot_machine_four_digit.vhd" 95 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Selector4~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/" { { 0 { 0 ""} 0 421 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1642070226794 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dynamic_clk_divider:system_clk_divider\|Equal0~0 " "Destination node dynamic_clk_divider:system_clk_divider\|Equal0~0" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/13.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dynamic_clk_divider:system_clk_divider|Equal0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/" { { 0 { 0 ""} 0 519 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1642070226794 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "current_state.T7 " "Destination node current_state.T7" {  } { { "slot_machine_four_digit.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/slot_machine_four_digit.vhd" 46 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { current_state.T7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/" { { 0 { 0 ""} 0 124 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1642070226794 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "current_state.T5 " "Destination node current_state.T5" {  } { { "slot_machine_four_digit.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/slot_machine_four_digit.vhd" 46 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { current_state.T5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/" { { 0 { 0 ""} 0 122 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1642070226794 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "current_state.T3 " "Destination node current_state.T3" {  } { { "slot_machine_four_digit.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/slot_machine_four_digit.vhd" 46 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { current_state.T3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/" { { 0 { 0 ""} 0 120 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1642070226794 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "current_state.T1 " "Destination node current_state.T1" {  } { { "slot_machine_four_digit.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/slot_machine_four_digit.vhd" 46 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { current_state.T1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/" { { 0 { 0 ""} 0 118 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1642070226794 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "current_state.T4 " "Destination node current_state.T4" {  } { { "slot_machine_four_digit.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/slot_machine_four_digit.vhd" 46 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { current_state.T4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/" { { 0 { 0 ""} 0 121 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1642070226794 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "current_state.spinning " "Destination node current_state.spinning" {  } { { "slot_machine_four_digit.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/slot_machine_four_digit.vhd" 46 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { current_state.spinning } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/" { { 0 { 0 ""} 0 116 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1642070226794 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "current_state.T2 " "Destination node current_state.T2" {  } { { "slot_machine_four_digit.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/slot_machine_four_digit.vhd" 46 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { current_state.T2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/" { { 0 { 0 ""} 0 119 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1642070226794 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1642070226794 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1642070226794 ""}  } { { "dynamic_clk_divider.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/dynamic_clk_divider.vhd" 31 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dynamic_clk_divider:system_clk_divider|div_counter[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/" { { 0 { 0 ""} 0 87 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1642070226794 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1642070227046 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1642070227046 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1642070227046 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1642070227047 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1642070227049 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1642070227049 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1642070227049 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1642070227050 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1642070227050 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1642070227052 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1642070227052 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1642070227105 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1642070228033 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1642070228208 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1642070228215 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1642070229069 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1642070229070 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1642070229319 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X10_Y10 X20_Y19 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X10_Y10 to location X20_Y19" {  } { { "loc" "" { Generic "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X10_Y10 to location X20_Y19"} { { 11 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X10_Y10 to location X20_Y19"} 10 10 11 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1642070230041 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1642070230041 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1642070231720 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1642070231720 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1642070231720 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.47 " "Total time spent on timing analysis during the Fitter is 0.47 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1642070231732 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1642070231769 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1642070232044 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1642070232105 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1642070232247 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1642070232583 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/output_files/slot_machine_four_digit.fit.smsg " "Generated suppressed messages file C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/output_files/slot_machine_four_digit.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1642070233232 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4977 " "Peak virtual memory: 4977 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1642070233542 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 13 18:37:13 2022 " "Processing ended: Thu Jan 13 18:37:13 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1642070233542 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1642070233542 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1642070233542 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1642070233542 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1642070234942 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.4 Build 182 03/12/2014 SJ Web Edition " "Version 13.1.4 Build 182 03/12/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1642070234943 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 13 18:37:14 2022 " "Processing started: Thu Jan 13 18:37:14 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1642070234943 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1642070234943 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off slot_machine_four_digit -c slot_machine_four_digit " "Command: quartus_asm --read_settings_files=off --write_settings_files=off slot_machine_four_digit -c slot_machine_four_digit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1642070234943 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1642070235608 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1642070235655 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4583 " "Peak virtual memory: 4583 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1642070235917 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 13 18:37:15 2022 " "Processing ended: Thu Jan 13 18:37:15 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1642070235917 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1642070235917 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1642070235917 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1642070235917 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1642070236525 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1642070237409 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.4 Build 182 03/12/2014 SJ Web Edition " "Version 13.1.4 Build 182 03/12/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1642070237410 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 13 18:37:17 2022 " "Processing started: Thu Jan 13 18:37:17 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1642070237410 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1642070237410 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta slot_machine_four_digit -c slot_machine_four_digit " "Command: quartus_sta slot_machine_four_digit -c slot_machine_four_digit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1642070237410 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1642070237483 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1642070237618 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1642070237618 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1642070237663 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1642070237663 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "slot_machine_four_digit.sdc " "Synopsys Design Constraints File file not found: 'slot_machine_four_digit.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1642070237846 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1642070237846 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1642070237849 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name dynamic_clk_divider:system_clk_divider\|div_counter\[25\] dynamic_clk_divider:system_clk_divider\|div_counter\[25\] " "create_clock -period 1.000 -name dynamic_clk_divider:system_clk_divider\|div_counter\[25\] dynamic_clk_divider:system_clk_divider\|div_counter\[25\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1642070237849 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name dynamic_clk_divider:div0\|div_counter\[22\] dynamic_clk_divider:div0\|div_counter\[22\] " "create_clock -period 1.000 -name dynamic_clk_divider:div0\|div_counter\[22\] dynamic_clk_divider:div0\|div_counter\[22\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1642070237849 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name dynamic_clk_divider:div1\|div_counter\[22\] dynamic_clk_divider:div1\|div_counter\[22\] " "create_clock -period 1.000 -name dynamic_clk_divider:div1\|div_counter\[22\] dynamic_clk_divider:div1\|div_counter\[22\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1642070237849 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name dynamic_clk_divider:div2\|div_counter\[22\] dynamic_clk_divider:div2\|div_counter\[22\] " "create_clock -period 1.000 -name dynamic_clk_divider:div2\|div_counter\[22\] dynamic_clk_divider:div2\|div_counter\[22\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1642070237849 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name dynamic_clk_divider:div3\|div_counter\[22\] dynamic_clk_divider:div3\|div_counter\[22\] " "create_clock -period 1.000 -name dynamic_clk_divider:div3\|div_counter\[22\] dynamic_clk_divider:div3\|div_counter\[22\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1642070237849 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1642070237849 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1642070237948 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1642070237949 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1642070237950 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1642070237958 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1642070237998 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1642070237998 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.514 " "Worst-case setup slack is -4.514" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642070238003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642070238003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.514             -16.709 dynamic_clk_divider:div0\|div_counter\[22\]  " "   -4.514             -16.709 dynamic_clk_divider:div0\|div_counter\[22\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642070238003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.254            -438.984 clk  " "   -4.254            -438.984 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642070238003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.552             -13.042 dynamic_clk_divider:div2\|div_counter\[22\]  " "   -3.552             -13.042 dynamic_clk_divider:div2\|div_counter\[22\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642070238003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.419             -12.389 dynamic_clk_divider:div1\|div_counter\[22\]  " "   -3.419             -12.389 dynamic_clk_divider:div1\|div_counter\[22\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642070238003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.068             -11.017 dynamic_clk_divider:div3\|div_counter\[22\]  " "   -3.068             -11.017 dynamic_clk_divider:div3\|div_counter\[22\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642070238003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.834              -1.688 dynamic_clk_divider:system_clk_divider\|div_counter\[25\]  " "   -0.834              -1.688 dynamic_clk_divider:system_clk_divider\|div_counter\[25\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642070238003 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1642070238003 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.839 " "Worst-case hold slack is -0.839" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642070238009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642070238009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.839             -12.493 clk  " "   -0.839             -12.493 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642070238009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.328               0.000 dynamic_clk_divider:system_clk_divider\|div_counter\[25\]  " "    0.328               0.000 dynamic_clk_divider:system_clk_divider\|div_counter\[25\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642070238009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.359               0.000 dynamic_clk_divider:div0\|div_counter\[22\]  " "    0.359               0.000 dynamic_clk_divider:div0\|div_counter\[22\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642070238009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.359               0.000 dynamic_clk_divider:div1\|div_counter\[22\]  " "    0.359               0.000 dynamic_clk_divider:div1\|div_counter\[22\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642070238009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.359               0.000 dynamic_clk_divider:div2\|div_counter\[22\]  " "    0.359               0.000 dynamic_clk_divider:div2\|div_counter\[22\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642070238009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.359               0.000 dynamic_clk_divider:div3\|div_counter\[22\]  " "    0.359               0.000 dynamic_clk_divider:div3\|div_counter\[22\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642070238009 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1642070238009 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1642070238014 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1642070238019 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.533 " "Worst-case minimum pulse width slack is -3.533" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642070238023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642070238023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.533            -106.551 dynamic_clk_divider:div0\|div_counter\[22\]  " "   -3.533            -106.551 dynamic_clk_divider:div0\|div_counter\[22\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642070238023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -133.000 clk  " "   -3.000            -133.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642070238023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.645             -71.607 dynamic_clk_divider:div2\|div_counter\[22\]  " "   -2.645             -71.607 dynamic_clk_divider:div2\|div_counter\[22\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642070238023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.316             -68.575 dynamic_clk_divider:div1\|div_counter\[22\]  " "   -2.316             -68.575 dynamic_clk_divider:div1\|div_counter\[22\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642070238023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.027             -45.670 dynamic_clk_divider:div3\|div_counter\[22\]  " "   -2.027             -45.670 dynamic_clk_divider:div3\|div_counter\[22\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642070238023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -12.000 dynamic_clk_divider:system_clk_divider\|div_counter\[25\]  " "   -1.000             -12.000 dynamic_clk_divider:system_clk_divider\|div_counter\[25\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642070238023 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1642070238023 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1642070238190 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1642070238212 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1642070238563 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1642070238622 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1642070238636 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1642070238636 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.971 " "Worst-case setup slack is -3.971" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642070238642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642070238642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.971             -14.663 dynamic_clk_divider:div0\|div_counter\[22\]  " "   -3.971             -14.663 dynamic_clk_divider:div0\|div_counter\[22\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642070238642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.751            -381.676 clk  " "   -3.751            -381.676 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642070238642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.064             -11.187 dynamic_clk_divider:div2\|div_counter\[22\]  " "   -3.064             -11.187 dynamic_clk_divider:div2\|div_counter\[22\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642070238642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.972             -10.728 dynamic_clk_divider:div1\|div_counter\[22\]  " "   -2.972             -10.728 dynamic_clk_divider:div1\|div_counter\[22\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642070238642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.620              -9.360 dynamic_clk_divider:div3\|div_counter\[22\]  " "   -2.620              -9.360 dynamic_clk_divider:div3\|div_counter\[22\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642070238642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.623              -1.011 dynamic_clk_divider:system_clk_divider\|div_counter\[25\]  " "   -0.623              -1.011 dynamic_clk_divider:system_clk_divider\|div_counter\[25\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642070238642 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1642070238642 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.771 " "Worst-case hold slack is -0.771" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642070238653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642070238653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.771             -13.155 clk  " "   -0.771             -13.155 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642070238653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 dynamic_clk_divider:div0\|div_counter\[22\]  " "    0.312               0.000 dynamic_clk_divider:div0\|div_counter\[22\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642070238653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 dynamic_clk_divider:div1\|div_counter\[22\]  " "    0.312               0.000 dynamic_clk_divider:div1\|div_counter\[22\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642070238653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.313               0.000 dynamic_clk_divider:div2\|div_counter\[22\]  " "    0.313               0.000 dynamic_clk_divider:div2\|div_counter\[22\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642070238653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.313               0.000 dynamic_clk_divider:div3\|div_counter\[22\]  " "    0.313               0.000 dynamic_clk_divider:div3\|div_counter\[22\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642070238653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.313               0.000 dynamic_clk_divider:system_clk_divider\|div_counter\[25\]  " "    0.313               0.000 dynamic_clk_divider:system_clk_divider\|div_counter\[25\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642070238653 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1642070238653 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1642070238660 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1642070238667 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.180 " "Worst-case minimum pulse width slack is -3.180" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642070238675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642070238675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.180             -95.592 dynamic_clk_divider:div0\|div_counter\[22\]  " "   -3.180             -95.592 dynamic_clk_divider:div0\|div_counter\[22\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642070238675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -133.000 clk  " "   -3.000            -133.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642070238675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.283             -63.351 dynamic_clk_divider:div2\|div_counter\[22\]  " "   -2.283             -63.351 dynamic_clk_divider:div2\|div_counter\[22\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642070238675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.090             -61.225 dynamic_clk_divider:div1\|div_counter\[22\]  " "   -2.090             -61.225 dynamic_clk_divider:div1\|div_counter\[22\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642070238675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.808             -40.733 dynamic_clk_divider:div3\|div_counter\[22\]  " "   -1.808             -40.733 dynamic_clk_divider:div3\|div_counter\[22\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642070238675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -12.000 dynamic_clk_divider:system_clk_divider\|div_counter\[25\]  " "   -1.000             -12.000 dynamic_clk_divider:system_clk_divider\|div_counter\[25\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642070238675 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1642070238675 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1642070238876 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1642070238972 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1642070238974 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1642070238974 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.059 " "Worst-case setup slack is -2.059" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642070238982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642070238982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.059              -7.534 dynamic_clk_divider:div0\|div_counter\[22\]  " "   -2.059              -7.534 dynamic_clk_divider:div0\|div_counter\[22\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642070238982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.959            -192.053 clk  " "   -1.959            -192.053 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642070238982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.525              -5.496 dynamic_clk_divider:div2\|div_counter\[22\]  " "   -1.525              -5.496 dynamic_clk_divider:div2\|div_counter\[22\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642070238982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.437              -5.046 dynamic_clk_divider:div1\|div_counter\[22\]  " "   -1.437              -5.046 dynamic_clk_divider:div1\|div_counter\[22\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642070238982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.303              -4.495 dynamic_clk_divider:div3\|div_counter\[22\]  " "   -1.303              -4.495 dynamic_clk_divider:div3\|div_counter\[22\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642070238982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.064              -0.064 dynamic_clk_divider:system_clk_divider\|div_counter\[25\]  " "   -0.064              -0.064 dynamic_clk_divider:system_clk_divider\|div_counter\[25\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642070238982 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1642070238982 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.493 " "Worst-case hold slack is -0.493" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642070238995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642070238995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.493             -14.430 clk  " "   -0.493             -14.430 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642070238995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.115               0.000 dynamic_clk_divider:system_clk_divider\|div_counter\[25\]  " "    0.115               0.000 dynamic_clk_divider:system_clk_divider\|div_counter\[25\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642070238995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.188               0.000 dynamic_clk_divider:div0\|div_counter\[22\]  " "    0.188               0.000 dynamic_clk_divider:div0\|div_counter\[22\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642070238995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.188               0.000 dynamic_clk_divider:div1\|div_counter\[22\]  " "    0.188               0.000 dynamic_clk_divider:div1\|div_counter\[22\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642070238995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.188               0.000 dynamic_clk_divider:div2\|div_counter\[22\]  " "    0.188               0.000 dynamic_clk_divider:div2\|div_counter\[22\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642070238995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.188               0.000 dynamic_clk_divider:div3\|div_counter\[22\]  " "    0.188               0.000 dynamic_clk_divider:div3\|div_counter\[22\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642070238995 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1642070238995 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1642070239003 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1642070239010 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642070239019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642070239019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -139.747 clk  " "   -3.000            -139.747 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642070239019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.931             -54.254 dynamic_clk_divider:div0\|div_counter\[22\]  " "   -1.931             -54.254 dynamic_clk_divider:div0\|div_counter\[22\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642070239019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.358             -34.704 dynamic_clk_divider:div2\|div_counter\[22\]  " "   -1.358             -34.704 dynamic_clk_divider:div2\|div_counter\[22\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642070239019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.160             -31.602 dynamic_clk_divider:div1\|div_counter\[22\]  " "   -1.160             -31.602 dynamic_clk_divider:div1\|div_counter\[22\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642070239019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.028             -22.919 dynamic_clk_divider:div3\|div_counter\[22\]  " "   -1.028             -22.919 dynamic_clk_divider:div3\|div_counter\[22\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642070239019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -12.000 dynamic_clk_divider:system_clk_divider\|div_counter\[25\]  " "   -1.000             -12.000 dynamic_clk_divider:system_clk_divider\|div_counter\[25\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642070239019 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1642070239019 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1642070239426 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1642070239427 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4628 " "Peak virtual memory: 4628 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1642070239560 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 13 18:37:19 2022 " "Processing ended: Thu Jan 13 18:37:19 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1642070239560 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1642070239560 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1642070239560 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1642070239560 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1642070241021 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.4 Build 182 03/12/2014 SJ Web Edition " "Version 13.1.4 Build 182 03/12/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1642070241021 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 13 18:37:20 2022 " "Processing started: Thu Jan 13 18:37:20 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1642070241021 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1642070241021 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off slot_machine_four_digit -c slot_machine_four_digit " "Command: quartus_eda --read_settings_files=off --write_settings_files=off slot_machine_four_digit -c slot_machine_four_digit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1642070241022 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "slot_machine_four_digit_6_1200mv_85c_slow.vho C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/simulation/modelsim/ simulation " "Generated file slot_machine_four_digit_6_1200mv_85c_slow.vho in folder \"C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1642070241458 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "slot_machine_four_digit_6_1200mv_0c_slow.vho C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/simulation/modelsim/ simulation " "Generated file slot_machine_four_digit_6_1200mv_0c_slow.vho in folder \"C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1642070241542 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "slot_machine_four_digit_min_1200mv_0c_fast.vho C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/simulation/modelsim/ simulation " "Generated file slot_machine_four_digit_min_1200mv_0c_fast.vho in folder \"C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1642070241622 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "slot_machine_four_digit.vho C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/simulation/modelsim/ simulation " "Generated file slot_machine_four_digit.vho in folder \"C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1642070241704 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "slot_machine_four_digit_6_1200mv_85c_vhd_slow.sdo C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/simulation/modelsim/ simulation " "Generated file slot_machine_four_digit_6_1200mv_85c_vhd_slow.sdo in folder \"C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1642070241766 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "slot_machine_four_digit_6_1200mv_0c_vhd_slow.sdo C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/simulation/modelsim/ simulation " "Generated file slot_machine_four_digit_6_1200mv_0c_vhd_slow.sdo in folder \"C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1642070241834 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "slot_machine_four_digit_min_1200mv_0c_vhd_fast.sdo C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/simulation/modelsim/ simulation " "Generated file slot_machine_four_digit_min_1200mv_0c_vhd_fast.sdo in folder \"C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1642070241901 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "slot_machine_four_digit_vhd.sdo C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/simulation/modelsim/ simulation " "Generated file slot_machine_four_digit_vhd.sdo in folder \"C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_four_digit/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1642070241969 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4553 " "Peak virtual memory: 4553 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1642070242064 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 13 18:37:22 2022 " "Processing ended: Thu Jan 13 18:37:22 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1642070242064 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1642070242064 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1642070242064 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1642070242064 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 125 s " "Quartus II Full Compilation was successful. 0 errors, 125 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1642070242700 ""}
