Analysis & Synthesis report for DE1_SoC_Computer
Mon Nov 25 02:35:16 2024
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages
  6. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Failed - Mon Nov 25 02:35:16 2024           ;
; Quartus Prime Version       ; 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Revision Name               ; DE1_SoC_Computer                            ;
; Top-level Entity Name       ; DE1_SoC_Computer                            ;
; Family                      ; Cyclone V                                   ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                   ;
; Total registers             ; N/A until Partition Merge                   ;
; Total pins                  ; N/A until Partition Merge                   ;
; Total virtual pins          ; N/A until Partition Merge                   ;
; Total block memory bits     ; N/A until Partition Merge                   ;
; Total PLLs                  ; N/A until Partition Merge                   ;
; Total DLLs                  ; N/A until Partition Merge                   ;
+-----------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; DE1_SoC_Computer   ; DE1_SoC_Computer   ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Maximum processors allowed for parallel compilation                             ; All                ;                    ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                               ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Mon Nov 25 02:35:01 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC_Computer -c DE1_SoC_Computer
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/computer_system.v
    Info (12023): Found entity 1: Computer_System File: C:/Users/jack8/Desktop/boid_algorithm_on_DE1_SoC/fpga/computer_640_16bit_video/verilog/Computer_System/synthesis/Computer_System.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/jack8/Desktop/boid_algorithm_on_DE1_SoC/fpga/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/jack8/Desktop/boid_algorithm_on_DE1_SoC/fpga/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_irq_mapper_001.sv
    Info (12023): Found entity 1: Computer_System_irq_mapper_001 File: C:/Users/jack8/Desktop/boid_algorithm_on_DE1_SoC/fpga/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/Computer_System_irq_mapper_001.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_irq_mapper.sv
    Info (12023): Found entity 1: Computer_System_irq_mapper File: C:/Users/jack8/Desktop/boid_algorithm_on_DE1_SoC/fpga/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/Computer_System_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_2.v
    Info (12023): Found entity 1: Computer_System_mm_interconnect_2 File: C:/Users/jack8/Desktop/boid_algorithm_on_DE1_SoC/fpga/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/Users/jack8/Desktop/boid_algorithm_on_DE1_SoC/fpga/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: C:/Users/jack8/Desktop/boid_algorithm_on_DE1_SoC/fpga/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_1.v
    Info (12023): Found entity 1: Computer_System_mm_interconnect_1 File: C:/Users/jack8/Desktop/boid_algorithm_on_DE1_SoC/fpga/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_1_avalon_st_adapter_001.v
    Info (12023): Found entity 1: Computer_System_mm_interconnect_1_avalon_st_adapter_001 File: C:/Users/jack8/Desktop/boid_algorithm_on_DE1_SoC/fpga/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_avalon_st_adapter_001.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_1_avalon_st_adapter_001_error_adapter_0.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_1_avalon_st_adapter_001_error_adapter_0 File: C:/Users/jack8/Desktop/boid_algorithm_on_DE1_SoC/fpga/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_avalon_st_adapter_001_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_1_avalon_st_adapter.v
    Info (12023): Found entity 1: Computer_System_mm_interconnect_1_avalon_st_adapter File: C:/Users/jack8/Desktop/boid_algorithm_on_DE1_SoC/fpga/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_1_avalon_st_adapter_error_adapter_0 File: C:/Users/jack8/Desktop/boid_algorithm_on_DE1_SoC/fpga/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter File: C:/Users/jack8/Desktop/boid_algorithm_on_DE1_SoC/fpga/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: C:/Users/jack8/Desktop/boid_algorithm_on_DE1_SoC/fpga/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/Users/jack8/Desktop/boid_algorithm_on_DE1_SoC/fpga/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_1_rsp_mux_002.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_1_rsp_mux_002 File: C:/Users/jack8/Desktop/boid_algorithm_on_DE1_SoC/fpga/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_mux_002.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: C:/Users/jack8/Desktop/boid_algorithm_on_DE1_SoC/fpga/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: C:/Users/jack8/Desktop/boid_algorithm_on_DE1_SoC/fpga/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_1_rsp_mux.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_1_rsp_mux File: C:/Users/jack8/Desktop/boid_algorithm_on_DE1_SoC/fpga/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_1_rsp_demux_001.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_1_rsp_demux_001 File: C:/Users/jack8/Desktop/boid_algorithm_on_DE1_SoC/fpga/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_1_rsp_demux.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_1_rsp_demux File: C:/Users/jack8/Desktop/boid_algorithm_on_DE1_SoC/fpga/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_1_cmd_mux_001.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_1_cmd_mux_001 File: C:/Users/jack8/Desktop/boid_algorithm_on_DE1_SoC/fpga/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_1_cmd_mux.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_1_cmd_mux File: C:/Users/jack8/Desktop/boid_algorithm_on_DE1_SoC/fpga/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_1_cmd_demux_002.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_1_cmd_demux_002 File: C:/Users/jack8/Desktop/boid_algorithm_on_DE1_SoC/fpga/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_demux_002.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_1_cmd_demux.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_1_cmd_demux File: C:/Users/jack8/Desktop/boid_algorithm_on_DE1_SoC/fpga/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter File: C:/Users/jack8/Desktop/boid_algorithm_on_DE1_SoC/fpga/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only File: C:/Users/jack8/Desktop/boid_algorithm_on_DE1_SoC/fpga/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv Line: 39
Info (12021): Found 5 design units, including 5 entities, in source file computer_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment File: C:/Users/jack8/Desktop/boid_algorithm_on_DE1_SoC/fpga/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 40
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder File: C:/Users/jack8/Desktop/boid_algorithm_on_DE1_SoC/fpga/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 55
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor File: C:/Users/jack8/Desktop/boid_algorithm_on_DE1_SoC/fpga/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 77
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min File: C:/Users/jack8/Desktop/boid_algorithm_on_DE1_SoC/fpga/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 98
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1 File: C:/Users/jack8/Desktop/boid_algorithm_on_DE1_SoC/fpga/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new File: C:/Users/jack8/Desktop/boid_algorithm_on_DE1_SoC/fpga/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter File: C:/Users/jack8/Desktop/boid_algorithm_on_DE1_SoC/fpga/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/altera_incr_burst_converter.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter File: C:/Users/jack8/Desktop/boid_algorithm_on_DE1_SoC/fpga/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/altera_wrap_burst_converter.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter File: C:/Users/jack8/Desktop/boid_algorithm_on_DE1_SoC/fpga/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/altera_default_burst_converter.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: C:/Users/jack8/Desktop/boid_algorithm_on_DE1_SoC/fpga/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: C:/Users/jack8/Desktop/boid_algorithm_on_DE1_SoC/fpga/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter File: C:/Users/jack8/Desktop/boid_algorithm_on_DE1_SoC/fpga/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv Line: 49
Info (12021): Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory File: C:/Users/jack8/Desktop/boid_algorithm_on_DE1_SoC/fpga/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 28
    Info (12023): Found entity 2: memory_pointer_controller File: C:/Users/jack8/Desktop/boid_algorithm_on_DE1_SoC/fpga/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 185
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/Users/jack8/Desktop/boid_algorithm_on_DE1_SoC/fpga/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_1_router_004.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_1_router_004_default_decode File: C:/Users/jack8/Desktop/boid_algorithm_on_DE1_SoC/fpga/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_004.sv Line: 45
    Info (12023): Found entity 2: Computer_System_mm_interconnect_1_router_004 File: C:/Users/jack8/Desktop/boid_algorithm_on_DE1_SoC/fpga/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_004.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_1_router_003.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_1_router_003_default_decode File: C:/Users/jack8/Desktop/boid_algorithm_on_DE1_SoC/fpga/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_003.sv Line: 45
    Info (12023): Found entity 2: Computer_System_mm_interconnect_1_router_003 File: C:/Users/jack8/Desktop/boid_algorithm_on_DE1_SoC/fpga/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_003.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_1_router_002.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_1_router_002_default_decode File: C:/Users/jack8/Desktop/boid_algorithm_on_DE1_SoC/fpga/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_002.sv Line: 45
    Info (12023): Found entity 2: Computer_System_mm_interconnect_1_router_002 File: C:/Users/jack8/Desktop/boid_algorithm_on_DE1_SoC/fpga/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_1_router.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_1_router_default_decode File: C:/Users/jack8/Desktop/boid_algorithm_on_DE1_SoC/fpga/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router.sv Line: 45
    Info (12023): Found entity 2: Computer_System_mm_interconnect_1_router File: C:/Users/jack8/Desktop/boid_algorithm_on_DE1_SoC/fpga/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: C:/Users/jack8/Desktop/boid_algorithm_on_DE1_SoC/fpga/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: C:/Users/jack8/Desktop/boid_algorithm_on_DE1_SoC/fpga/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_axi_master_ni.sv
    Info (12023): Found entity 1: altera_merlin_axi_master_ni File: C:/Users/jack8/Desktop/boid_algorithm_on_DE1_SoC/fpga/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0.v
    Info (12023): Found entity 1: Computer_System_mm_interconnect_0 File: C:/Users/jack8/Desktop/boid_algorithm_on_DE1_SoC/fpga/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: Computer_System_mm_interconnect_0_avalon_st_adapter File: C:/Users/jack8/Desktop/boid_algorithm_on_DE1_SoC/fpga/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: C:/Users/jack8/Desktop/boid_algorithm_on_DE1_SoC/fpga/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_mux_002.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_0_rsp_mux_002 File: C:/Users/jack8/Desktop/boid_algorithm_on_DE1_SoC/fpga/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux_002.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_0_rsp_mux File: C:/Users/jack8/Desktop/boid_algorithm_on_DE1_SoC/fpga/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_demux_001.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_0_rsp_demux_001 File: C:/Users/jack8/Desktop/boid_algorithm_on_DE1_SoC/fpga/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_0_rsp_demux File: C:/Users/jack8/Desktop/boid_algorithm_on_DE1_SoC/fpga/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_mux_001.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_0_cmd_mux_001 File: C:/Users/jack8/Desktop/boid_algorithm_on_DE1_SoC/fpga/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_0_cmd_mux File: C:/Users/jack8/Desktop/boid_algorithm_on_DE1_SoC/fpga/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_demux_002.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_0_cmd_demux_002 File: C:/Users/jack8/Desktop/boid_algorithm_on_DE1_SoC/fpga/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux_002.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_0_cmd_demux File: C:/Users/jack8/Desktop/boid_algorithm_on_DE1_SoC/fpga/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_004.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_0_router_004_default_decode File: C:/Users/jack8/Desktop/boid_algorithm_on_DE1_SoC/fpga/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_004.sv Line: 45
    Info (12023): Found entity 2: Computer_System_mm_interconnect_0_router_004 File: C:/Users/jack8/Desktop/boid_algorithm_on_DE1_SoC/fpga/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_004.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_003.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_0_router_003_default_decode File: C:/Users/jack8/Desktop/boid_algorithm_on_DE1_SoC/fpga/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_003.sv Line: 45
    Info (12023): Found entity 2: Computer_System_mm_interconnect_0_router_003 File: C:/Users/jack8/Desktop/boid_algorithm_on_DE1_SoC/fpga/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_003.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_0_router_002_default_decode File: C:/Users/jack8/Desktop/boid_algorithm_on_DE1_SoC/fpga/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: Computer_System_mm_interconnect_0_router_002 File: C:/Users/jack8/Desktop/boid_algorithm_on_DE1_SoC/fpga/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_0_router_default_decode File: C:/Users/jack8/Desktop/boid_algorithm_on_DE1_SoC/fpga/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: Computer_System_mm_interconnect_0_router File: C:/Users/jack8/Desktop/boid_algorithm_on_DE1_SoC/fpga/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_counter.v
    Info (12023): Found entity 1: Computer_System_counter File: C:/Users/jack8/Desktop/boid_algorithm_on_DE1_SoC/fpga/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/Computer_System_counter.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_vga_subsystem.v
    Info (12023): Found entity 1: Computer_System_VGA_Subsystem File: C:/Users/jack8/Desktop/boid_algorithm_on_DE1_SoC/fpga/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_pixel_rgb_resampler.v
    Info (12023): Found entity 1: Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler File: C:/Users/jack8/Desktop/boid_algorithm_on_DE1_SoC/fpga/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_pixel_fifo.v
    Info (12023): Found entity 1: Computer_System_VGA_Subsystem_VGA_Pixel_FIFO File: C:/Users/jack8/Desktop/boid_algorithm_on_DE1_SoC/fpga/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_FIFO.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_pixel_dma.v
    Info (12023): Found entity 1: Computer_System_VGA_Subsystem_VGA_Pixel_DMA File: C:/Users/jack8/Desktop/boid_algorithm_on_DE1_SoC/fpga/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_pll.v
    Info (12023): Found entity 1: Computer_System_VGA_Subsystem_VGA_PLL File: C:/Users/jack8/Desktop/boid_algorithm_on_DE1_SoC/fpga/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_PLL.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v
    Info (12023): Found entity 1: altera_up_avalon_reset_from_locked_signal File: C:/Users/jack8/Desktop/boid_algorithm_on_DE1_SoC/fpga/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_pll_video_pll.v
    Info (12023): Found entity 1: Computer_System_VGA_Subsystem_VGA_PLL_video_pll File: C:/Users/jack8/Desktop/boid_algorithm_on_DE1_SoC/fpga/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_PLL_video_pll.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_dual_clock_fifo.v
    Info (12023): Found entity 1: Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO File: C:/Users/jack8/Desktop/boid_algorithm_on_DE1_SoC/fpga/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_avalon_video_vga_timing.v
    Info (12023): Found entity 1: altera_up_avalon_video_vga_timing File: C:/Users/jack8/Desktop/boid_algorithm_on_DE1_SoC/fpga/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/altera_up_avalon_video_vga_timing.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_controller.v
    Info (12023): Found entity 1: Computer_System_VGA_Subsystem_VGA_Controller File: C:/Users/jack8/Desktop/boid_algorithm_on_DE1_SoC/fpga/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Controller.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_video_128_character_rom.v
    Info (12023): Found entity 1: altera_up_video_128_character_rom File: C:/Users/jack8/Desktop/boid_algorithm_on_DE1_SoC/fpga/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/altera_up_video_128_character_rom.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_video_fb_color_rom.v
    Info (12023): Found entity 1: altera_up_video_fb_color_rom File: C:/Users/jack8/Desktop/boid_algorithm_on_DE1_SoC/fpga/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/altera_up_video_fb_color_rom.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_char_buffer.v
    Info (12023): Found entity 1: Computer_System_VGA_Subsystem_VGA_Char_Buffer File: C:/Users/jack8/Desktop/boid_algorithm_on_DE1_SoC/fpga/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Char_Buffer.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_video_alpha_blender_normal.v
    Info (12023): Found entity 1: altera_up_video_alpha_blender_normal File: C:/Users/jack8/Desktop/boid_algorithm_on_DE1_SoC/fpga/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/altera_up_video_alpha_blender_normal.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_video_alpha_blender_simple.v
    Info (12023): Found entity 1: altera_up_video_alpha_blender_simple File: C:/Users/jack8/Desktop/boid_algorithm_on_DE1_SoC/fpga/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/altera_up_video_alpha_blender_simple.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_alpha_blender.v
    Info (12023): Found entity 1: Computer_System_VGA_Subsystem_VGA_Alpha_Blender File: C:/Users/jack8/Desktop/boid_algorithm_on_DE1_SoC/fpga/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Alpha_Blender.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_system_pll.v
    Info (12023): Found entity 1: Computer_System_System_PLL File: C:/Users/jack8/Desktop/boid_algorithm_on_DE1_SoC/fpga/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_system_pll_sys_pll.v
    Info (12023): Found entity 1: Computer_System_System_PLL_sys_pll File: C:/Users/jack8/Desktop/boid_algorithm_on_DE1_SoC/fpga/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.v Line: 2
Info (12021): Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_sdram.v
    Info (12023): Found entity 1: Computer_System_SDRAM_input_efifo_module File: C:/Users/jack8/Desktop/boid_algorithm_on_DE1_SoC/fpga/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v Line: 21
    Info (12023): Found entity 2: Computer_System_SDRAM File: C:/Users/jack8/Desktop/boid_algorithm_on_DE1_SoC/fpga/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v Line: 159
Info (12021): Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_sdram_test_component.v
    Info (12023): Found entity 1: Computer_System_SDRAM_test_component_ram_module File: C:/Users/jack8/Desktop/boid_algorithm_on_DE1_SoC/fpga/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM_test_component.v Line: 21
    Info (12023): Found entity 2: Computer_System_SDRAM_test_component File: C:/Users/jack8/Desktop/boid_algorithm_on_DE1_SoC/fpga/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM_test_component.v Line: 114
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_avalon_video_dma_ctrl_addr_trans.v
    Info (12023): Found entity 1: altera_up_avalon_video_dma_ctrl_addr_trans File: C:/Users/jack8/Desktop/boid_algorithm_on_DE1_SoC/fpga/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/altera_up_avalon_video_dma_ctrl_addr_trans.v Line: 63
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_onchip_sram.v
    Info (12023): Found entity 1: Computer_System_Onchip_SRAM File: C:/Users/jack8/Desktop/boid_algorithm_on_DE1_SoC/fpga/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/Computer_System_Onchip_SRAM.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_bus_master_audio.v
    Info (12023): Found entity 1: Computer_System_Bus_master_audio File: C:/Users/jack8/Desktop/boid_algorithm_on_DE1_SoC/fpga/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/Computer_System_Bus_master_audio.v Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_audio_subsystem.v
    Info (12023): Found entity 1: Computer_System_Audio_Subsystem File: C:/Users/jack8/Desktop/boid_algorithm_on_DE1_SoC/fpga/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_audio_subsystem_audio_pll.v
    Info (12023): Found entity 1: Computer_System_Audio_Subsystem_Audio_PLL File: C:/Users/jack8/Desktop/boid_algorithm_on_DE1_SoC/fpga/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem_Audio_PLL.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_audio_subsystem_audio_pll_audio_pll.v
    Info (12023): Found entity 1: Computer_System_Audio_Subsystem_Audio_PLL_audio_pll File: C:/Users/jack8/Desktop/boid_algorithm_on_DE1_SoC/fpga/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem_Audio_PLL_audio_pll.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_audio_bit_counter.v
    Info (12023): Found entity 1: altera_up_audio_bit_counter File: C:/Users/jack8/Desktop/boid_algorithm_on_DE1_SoC/fpga/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/altera_up_audio_bit_counter.v Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_audio_in_deserializer.v
    Info (12023): Found entity 1: altera_up_audio_in_deserializer File: C:/Users/jack8/Desktop/boid_algorithm_on_DE1_SoC/fpga/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/altera_up_audio_in_deserializer.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_audio_out_serializer.v
    Info (12023): Found entity 1: altera_up_audio_out_serializer File: C:/Users/jack8/Desktop/boid_algorithm_on_DE1_SoC/fpga/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/altera_up_audio_out_serializer.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_clock_edge.v
    Info (12023): Found entity 1: altera_up_clock_edge File: C:/Users/jack8/Desktop/boid_algorithm_on_DE1_SoC/fpga/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/altera_up_clock_edge.v Line: 29
Warning (10275): Verilog HDL Module Instantiation warning at altera_up_sync_fifo.v(138): ignored dangling comma in List of Port Connections File: C:/Users/jack8/Desktop/boid_algorithm_on_DE1_SoC/fpga/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/altera_up_sync_fifo.v Line: 138
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_sync_fifo.v
    Info (12023): Found entity 1: altera_up_sync_fifo File: C:/Users/jack8/Desktop/boid_algorithm_on_DE1_SoC/fpga/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/altera_up_sync_fifo.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_audio_subsystem_audio.v
    Info (12023): Found entity 1: Computer_System_Audio_Subsystem_Audio File: C:/Users/jack8/Desktop/boid_algorithm_on_DE1_SoC/fpga/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem_Audio.v Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_av_config_serial_bus_controller.v
    Info (12023): Found entity 1: altera_up_av_config_serial_bus_controller File: C:/Users/jack8/Desktop/boid_algorithm_on_DE1_SoC/fpga/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/altera_up_av_config_serial_bus_controller.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_slow_clock_generator.v
    Info (12023): Found entity 1: altera_up_slow_clock_generator File: C:/Users/jack8/Desktop/boid_algorithm_on_DE1_SoC/fpga/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/altera_up_slow_clock_generator.v Line: 34
Warning (10238): Verilog Module Declaration warning at altera_up_av_config_auto_init.v(51): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "altera_up_av_config_auto_init" File: C:/Users/jack8/Desktop/boid_algorithm_on_DE1_SoC/fpga/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init.v Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_av_config_auto_init.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init File: C:/Users/jack8/Desktop/boid_algorithm_on_DE1_SoC/fpga/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_av_config_auto_init_dc2.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_dc2 File: C:/Users/jack8/Desktop/boid_algorithm_on_DE1_SoC/fpga/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_dc2.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_av_config_auto_init_d5m.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_d5m File: C:/Users/jack8/Desktop/boid_algorithm_on_DE1_SoC/fpga/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_d5m.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_av_config_auto_init_lcm.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_lcm File: C:/Users/jack8/Desktop/boid_algorithm_on_DE1_SoC/fpga/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_lcm.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_av_config_auto_init_ltm.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ltm File: C:/Users/jack8/Desktop/boid_algorithm_on_DE1_SoC/fpga/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ltm.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ob_de1_soc File: C:/Users/jack8/Desktop/boid_algorithm_on_DE1_SoC/fpga/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ob_de2_115 File: C:/Users/jack8/Desktop/boid_algorithm_on_DE1_SoC/fpga/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de2i_150.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ob_de2i_150 File: C:/Users/jack8/Desktop/boid_algorithm_on_DE1_SoC/fpga/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de2i_150.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de10_standard.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ob_de10_standard File: C:/Users/jack8/Desktop/boid_algorithm_on_DE1_SoC/fpga/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de10_standard.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ob_audio File: C:/Users/jack8/Desktop/boid_algorithm_on_DE1_SoC/fpga/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ob_adv7180 File: C:/Users/jack8/Desktop/boid_algorithm_on_DE1_SoC/fpga/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ob_adv7181 File: C:/Users/jack8/Desktop/boid_algorithm_on_DE1_SoC/fpga/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_av_config.v
    Info (12023): Found entity 1: Computer_System_AV_Config File: C:/Users/jack8/Desktop/boid_algorithm_on_DE1_SoC/fpga/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/Computer_System_AV_Config.v Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_arm_a9_hps.v
    Info (12023): Found entity 1: Computer_System_ARM_A9_HPS File: C:/Users/jack8/Desktop/boid_algorithm_on_DE1_SoC/fpga/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_arm_a9_hps_hps_io.v
    Info (12023): Found entity 1: Computer_System_ARM_A9_HPS_hps_io File: C:/Users/jack8/Desktop/boid_algorithm_on_DE1_SoC/fpga/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram.v
    Info (12023): Found entity 1: hps_sdram File: C:/Users/jack8/Desktop/boid_algorithm_on_DE1_SoC/fpga/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/hps_sdram.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv
    Info (12023): Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev File: C:/Users/jack8/Desktop/boid_algorithm_on_DE1_SoC/fpga/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_dll_cyclonev File: C:/Users/jack8/Desktop/boid_algorithm_on_DE1_SoC/fpga/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/altera_mem_if_dll_cyclonev.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev File: C:/Users/jack8/Desktop/boid_algorithm_on_DE1_SoC/fpga/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v
    Info (12023): Found entity 1: altera_mem_if_hhp_qseq_synth_top File: C:/Users/jack8/Desktop/boid_algorithm_on_DE1_SoC/fpga/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_oct_cyclonev File: C:/Users/jack8/Desktop/boid_algorithm_on_DE1_SoC/fpga/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/altera_mem_if_oct_cyclonev.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0.sv
    Info (12023): Found entity 1: hps_sdram_p0 File: C:/Users/jack8/Desktop/boid_algorithm_on_DE1_SoC/fpga/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads File: C:/Users/jack8/Desktop/boid_algorithm_on_DE1_SoC/fpga/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_io_pads File: C:/Users/jack8/Desktop/boid_algorithm_on_DE1_SoC/fpga/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_memphy File: C:/Users/jack8/Desktop/boid_algorithm_on_DE1_SoC/fpga/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_ldc File: C:/Users/jack8/Desktop/boid_algorithm_on_DE1_SoC/fpga/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_ldc.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v
    Info (12023): Found entity 1: hps_sdram_p0_altdqdqs File: C:/Users/jack8/Desktop/boid_algorithm_on_DE1_SoC/fpga/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_altdqdqs.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v
    Info (12023): Found entity 1: hps_sdram_p0_clock_pair_generator File: C:/Users/jack8/Desktop/boid_algorithm_on_DE1_SoC/fpga/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v
    Info (12023): Found entity 1: hps_sdram_p0_generic_ddio File: C:/Users/jack8/Desktop/boid_algorithm_on_DE1_SoC/fpga/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_generic_ddio.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_iss_probe.v
    Info (12023): Found entity 1: hps_sdram_p0_iss_probe File: C:/Users/jack8/Desktop/boid_algorithm_on_DE1_SoC/fpga/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_iss_probe.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv
    Info (12023): Found entity 1: hps_sdram_p0_phy_csr File: C:/Users/jack8/Desktop/boid_algorithm_on_DE1_SoC/fpga/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_phy_csr.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_reset.v
    Info (12023): Found entity 1: hps_sdram_p0_reset File: C:/Users/jack8/Desktop/boid_algorithm_on_DE1_SoC/fpga/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_reset.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_reset_sync.v
    Info (12023): Found entity 1: hps_sdram_p0_reset_sync File: C:/Users/jack8/Desktop/boid_algorithm_on_DE1_SoC/fpga/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_reset_sync.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_pll.sv
    Info (12023): Found entity 1: hps_sdram_pll File: C:/Users/jack8/Desktop/boid_algorithm_on_DE1_SoC/fpga/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/hps_sdram_pll.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_arm_a9_hps_hps_io_border.sv
    Info (12023): Found entity 1: Computer_System_ARM_A9_HPS_hps_io_border File: C:/Users/jack8/Desktop/boid_algorithm_on_DE1_SoC/fpga/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_arm_a9_hps_fpga_interfaces.sv
    Info (12023): Found entity 1: Computer_System_ARM_A9_HPS_fpga_interfaces File: C:/Users/jack8/Desktop/boid_algorithm_on_DE1_SoC/fpga/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_fpga_interfaces.sv Line: 14
Info (12021): Found 2 design units, including 2 entities, in source file de1_soc_computer.v
    Info (12023): Found entity 1: DE1_SoC_Computer File: C:/Users/jack8/Desktop/boid_algorithm_on_DE1_SoC/fpga/computer_640_16bit_video/verilog/DE1_SoC_Computer.v Line: 3
    Info (12023): Found entity 2: signed_mult File: C:/Users/jack8/Desktop/boid_algorithm_on_DE1_SoC/fpga/computer_640_16bit_video/verilog/DE1_SoC_Computer.v Line: 1345
Info (12021): Found 1 design units, including 1 entities, in source file hex_decoder.v
    Info (12023): Found entity 1: HexDigit File: C:/Users/jack8/Desktop/boid_algorithm_on_DE1_SoC/fpga/computer_640_16bit_video/verilog/hex_decoder.v Line: 3
Warning (10236): Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for "pll_dr_clk" File: C:/Users/jack8/Desktop/boid_algorithm_on_DE1_SoC/fpga/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/hps_sdram_pll.sv Line: 168
Warning (10037): Verilog HDL or VHDL warning at Computer_System_SDRAM.v(318): conditional expression evaluates to a constant File: C:/Users/jack8/Desktop/boid_algorithm_on_DE1_SoC/fpga/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v Line: 318
Warning (10037): Verilog HDL or VHDL warning at Computer_System_SDRAM.v(328): conditional expression evaluates to a constant File: C:/Users/jack8/Desktop/boid_algorithm_on_DE1_SoC/fpga/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v Line: 328
Warning (10037): Verilog HDL or VHDL warning at Computer_System_SDRAM.v(338): conditional expression evaluates to a constant File: C:/Users/jack8/Desktop/boid_algorithm_on_DE1_SoC/fpga/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v Line: 338
Warning (10037): Verilog HDL or VHDL warning at Computer_System_SDRAM.v(682): conditional expression evaluates to a constant File: C:/Users/jack8/Desktop/boid_algorithm_on_DE1_SoC/fpga/computer_640_16bit_video/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v Line: 682
Error (10839): Verilog HDL error at DE1_SoC_Computer.v(431): declaring nested module declarations is a SystemVerilog feature File: C:/Users/jack8/Desktop/boid_algorithm_on_DE1_SoC/fpga/computer_640_16bit_video/verilog/DE1_SoC_Computer.v Line: 431
Info (144001): Generated suppressed messages file C:/Users/jack8/Desktop/boid_algorithm_on_DE1_SoC/fpga/computer_640_16bit_video/verilog/DE1_SoC_Computer.map.smsg
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 7 warnings
    Error: Peak virtual memory: 4864 megabytes
    Error: Processing ended: Mon Nov 25 02:37:22 2024
    Error: Elapsed time: 00:02:21
    Error: Total CPU time (on all processors): 00:02:17


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/jack8/Desktop/boid_algorithm_on_DE1_SoC/fpga/computer_640_16bit_video/verilog/DE1_SoC_Computer.map.smsg.


