ARM GAS  /var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"BLDC_controller.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.plook_u8s16_evencka,"ax",%progbits
  18              		.align	1
  19              		.global	plook_u8s16_evencka
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  24              	plook_u8s16_evencka:
  25              	.LVL0:
  26              	.LFB0:
  27              		.file 1 "Src/BLDC_controller.c"
   1:Src/BLDC_controller.c **** /*
   2:Src/BLDC_controller.c ****  * File: BLDC_controller.c
   3:Src/BLDC_controller.c ****  *
   4:Src/BLDC_controller.c ****  * Code generated for Simulink model 'BLDC_controller'.
   5:Src/BLDC_controller.c ****  *
   6:Src/BLDC_controller.c ****  * Model version                  : 1.1297
   7:Src/BLDC_controller.c ****  * Simulink Coder version         : 8.13 (R2017b) 24-Jul-2017
   8:Src/BLDC_controller.c ****  * C/C++ source code generated on : Sun Mar  6 11:02:11 2022
   9:Src/BLDC_controller.c ****  *
  10:Src/BLDC_controller.c ****  * Target selection: ert.tlc
  11:Src/BLDC_controller.c ****  * Embedded hardware selection: ARM Compatible->ARM Cortex
  12:Src/BLDC_controller.c ****  * Emulation hardware selection:
  13:Src/BLDC_controller.c ****  *    Differs from embedded hardware (MATLAB Host)
  14:Src/BLDC_controller.c ****  * Code generation objectives:
  15:Src/BLDC_controller.c ****  *    1. Execution efficiency
  16:Src/BLDC_controller.c ****  *    2. RAM efficiency
  17:Src/BLDC_controller.c ****  * Validation result: Not run
  18:Src/BLDC_controller.c ****  */
  19:Src/BLDC_controller.c **** 
  20:Src/BLDC_controller.c **** #include "BLDC_controller.h"
  21:Src/BLDC_controller.c **** 
  22:Src/BLDC_controller.c **** /* Named constants for Chart: '<S5>/F03_02_Control_Mode_Manager' */
  23:Src/BLDC_controller.c **** #define IN_ACTIVE                      ((uint8_T)1U)
  24:Src/BLDC_controller.c **** #define IN_NO_ACTIVE_CHILD             ((uint8_T)0U)
  25:Src/BLDC_controller.c **** #define IN_OPEN                        ((uint8_T)2U)
  26:Src/BLDC_controller.c **** #define IN_SPEED_MODE                  ((uint8_T)1U)
  27:Src/BLDC_controller.c **** #define IN_TORQUE_MODE                 ((uint8_T)2U)
  28:Src/BLDC_controller.c **** #define IN_VOLTAGE_MODE                ((uint8_T)3U)
  29:Src/BLDC_controller.c **** #define OPEN_MODE                      ((uint8_T)0U)
  30:Src/BLDC_controller.c **** #define SPD_MODE                       ((uint8_T)2U)
  31:Src/BLDC_controller.c **** #define TRQ_MODE                       ((uint8_T)3U)
ARM GAS  /var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s 			page 2


  32:Src/BLDC_controller.c **** #define VLT_MODE                       ((uint8_T)1U)
  33:Src/BLDC_controller.c **** #ifndef UCHAR_MAX
  34:Src/BLDC_controller.c **** #include <limits.h>
  35:Src/BLDC_controller.c **** #endif
  36:Src/BLDC_controller.c **** 
  37:Src/BLDC_controller.c **** #if ( UCHAR_MAX != (0xFFU) ) || ( SCHAR_MAX != (0x7F) )
  38:Src/BLDC_controller.c **** #error Code was generated for compiler with different sized uchar/char. \
  39:Src/BLDC_controller.c **** Consider adjusting Test hardware word size settings on the \
  40:Src/BLDC_controller.c **** Hardware Implementation pane to match your compiler word sizes as \
  41:Src/BLDC_controller.c **** defined in limits.h of the compiler. Alternatively, you can \
  42:Src/BLDC_controller.c **** select the Test hardware is the same as production hardware option and \
  43:Src/BLDC_controller.c **** select the Enable portable word sizes option on the Code Generation > \
  44:Src/BLDC_controller.c **** Verification pane for ERT based targets, which will disable the \
  45:Src/BLDC_controller.c **** preprocessor word size checks.
  46:Src/BLDC_controller.c **** #endif
  47:Src/BLDC_controller.c **** 
  48:Src/BLDC_controller.c **** #if ( USHRT_MAX != (0xFFFFU) ) || ( SHRT_MAX != (0x7FFF) )
  49:Src/BLDC_controller.c **** #error Code was generated for compiler with different sized ushort/short. \
  50:Src/BLDC_controller.c **** Consider adjusting Test hardware word size settings on the \
  51:Src/BLDC_controller.c **** Hardware Implementation pane to match your compiler word sizes as \
  52:Src/BLDC_controller.c **** defined in limits.h of the compiler. Alternatively, you can \
  53:Src/BLDC_controller.c **** select the Test hardware is the same as production hardware option and \
  54:Src/BLDC_controller.c **** select the Enable portable word sizes option on the Code Generation > \
  55:Src/BLDC_controller.c **** Verification pane for ERT based targets, which will disable the \
  56:Src/BLDC_controller.c **** preprocessor word size checks.
  57:Src/BLDC_controller.c **** #endif
  58:Src/BLDC_controller.c **** 
  59:Src/BLDC_controller.c **** #if ( UINT_MAX != (0xFFFFFFFFU) ) || ( INT_MAX != (0x7FFFFFFF) )
  60:Src/BLDC_controller.c **** #error Code was generated for compiler with different sized uint/int. \
  61:Src/BLDC_controller.c **** Consider adjusting Test hardware word size settings on the \
  62:Src/BLDC_controller.c **** Hardware Implementation pane to match your compiler word sizes as \
  63:Src/BLDC_controller.c **** defined in limits.h of the compiler. Alternatively, you can \
  64:Src/BLDC_controller.c **** select the Test hardware is the same as production hardware option and \
  65:Src/BLDC_controller.c **** select the Enable portable word sizes option on the Code Generation > \
  66:Src/BLDC_controller.c **** Verification pane for ERT based targets, which will disable the \
  67:Src/BLDC_controller.c **** preprocessor word size checks.
  68:Src/BLDC_controller.c **** #endif
  69:Src/BLDC_controller.c **** 
  70:Src/BLDC_controller.c **** #if ( ULONG_MAX != (0xFFFFFFFFU) ) || ( LONG_MAX != (0x7FFFFFFF) )
  71:Src/BLDC_controller.c **** #error Code was generated for compiler with different sized ulong/long. \
  72:Src/BLDC_controller.c **** Consider adjusting Test hardware word size settings on the \
  73:Src/BLDC_controller.c **** Hardware Implementation pane to match your compiler word sizes as \
  74:Src/BLDC_controller.c **** defined in limits.h of the compiler. Alternatively, you can \
  75:Src/BLDC_controller.c **** select the Test hardware is the same as production hardware option and \
  76:Src/BLDC_controller.c **** select the Enable portable word sizes option on the Code Generation > \
  77:Src/BLDC_controller.c **** Verification pane for ERT based targets, which will disable the \
  78:Src/BLDC_controller.c **** preprocessor word size checks.
  79:Src/BLDC_controller.c **** #endif
  80:Src/BLDC_controller.c **** 
  81:Src/BLDC_controller.c **** #if 0
  82:Src/BLDC_controller.c **** 
  83:Src/BLDC_controller.c **** /* Skip this size verification because of preprocessor limitation */
  84:Src/BLDC_controller.c **** #if ( ULLONG_MAX != (0xFFFFFFFFFFFFFFFFULL) ) || ( LLONG_MAX != (0x7FFFFFFFFFFFFFFFLL) )
  85:Src/BLDC_controller.c **** #error Code was generated for compiler with different sized ulong_long/long_long. \
  86:Src/BLDC_controller.c **** Consider adjusting Test hardware word size settings on the \
  87:Src/BLDC_controller.c **** Hardware Implementation pane to match your compiler word sizes as \
  88:Src/BLDC_controller.c **** defined in limits.h of the compiler. Alternatively, you can \
ARM GAS  /var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s 			page 3


  89:Src/BLDC_controller.c **** select the Test hardware is the same as production hardware option and \
  90:Src/BLDC_controller.c **** select the Enable portable word sizes option on the Code Generation > \
  91:Src/BLDC_controller.c **** Verification pane for ERT based targets, which will disable the \
  92:Src/BLDC_controller.c **** preprocessor word size checks.
  93:Src/BLDC_controller.c **** #endif
  94:Src/BLDC_controller.c **** #endif
  95:Src/BLDC_controller.c **** 
  96:Src/BLDC_controller.c **** uint8_T plook_u8s16_evencka(int16_T u, int16_T bp0, uint16_T bpSpace, uint32_T
  97:Src/BLDC_controller.c ****   maxIndex);
  98:Src/BLDC_controller.c **** uint8_T plook_u8u16_evencka(uint16_T u, uint16_T bp0, uint16_T bpSpace, uint32_T
  99:Src/BLDC_controller.c ****   maxIndex);
 100:Src/BLDC_controller.c **** int32_T div_nde_s32_floor(int32_T numerator, int32_T denominator);
 101:Src/BLDC_controller.c **** extern void Counter_Init(DW_Counter *localDW, int16_T rtp_z_cntInit);
 102:Src/BLDC_controller.c **** extern int16_T Counter(int16_T rtu_inc, int16_T rtu_max, boolean_T rtu_rst,
 103:Src/BLDC_controller.c ****   DW_Counter *localDW);
 104:Src/BLDC_controller.c **** extern void Low_Pass_Filter_Reset(DW_Low_Pass_Filter *localDW);
 105:Src/BLDC_controller.c **** extern void Low_Pass_Filter(const int16_T rtu_u[2], uint16_T rtu_coef, int16_T
 106:Src/BLDC_controller.c ****   rty_y[2], DW_Low_Pass_Filter *localDW);
 107:Src/BLDC_controller.c **** extern void Counter_b_Init(DW_Counter_b *localDW, uint16_T rtp_z_cntInit);
 108:Src/BLDC_controller.c **** extern void Counter_n(uint16_T rtu_inc, uint16_T rtu_max, boolean_T rtu_rst,
 109:Src/BLDC_controller.c ****                       uint16_T *rty_cnt, DW_Counter_b *localDW);
 110:Src/BLDC_controller.c **** extern void either_edge(boolean_T rtu_u, boolean_T *rty_y, DW_either_edge
 111:Src/BLDC_controller.c ****   *localDW);
 112:Src/BLDC_controller.c **** extern void Debounce_Filter_Init(DW_Debounce_Filter *localDW);
 113:Src/BLDC_controller.c **** extern void Debounce_Filter(boolean_T rtu_u, uint16_T rtu_tAcv, uint16_T
 114:Src/BLDC_controller.c ****   rtu_tDeacv, boolean_T *rty_y, DW_Debounce_Filter *localDW);
 115:Src/BLDC_controller.c **** extern void I_backCalc_fixdt_Init(DW_I_backCalc_fixdt *localDW, int32_T
 116:Src/BLDC_controller.c ****   rtp_yInit);
 117:Src/BLDC_controller.c **** extern void I_backCalc_fixdt_Reset(DW_I_backCalc_fixdt *localDW, int32_T
 118:Src/BLDC_controller.c ****   rtp_yInit);
 119:Src/BLDC_controller.c **** extern void I_backCalc_fixdt(int16_T rtu_err, uint16_T rtu_I, uint16_T rtu_Kb,
 120:Src/BLDC_controller.c ****   int16_T rtu_satMax, int16_T rtu_satMin, int16_T *rty_out, DW_I_backCalc_fixdt *
 121:Src/BLDC_controller.c ****   localDW);
 122:Src/BLDC_controller.c **** extern void PI_clamp_fixdt_Init(DW_PI_clamp_fixdt *localDW);
 123:Src/BLDC_controller.c **** extern void PI_clamp_fixdt_Reset(DW_PI_clamp_fixdt *localDW);
 124:Src/BLDC_controller.c **** extern void PI_clamp_fixdt(int16_T rtu_err, uint16_T rtu_P, uint16_T rtu_I,
 125:Src/BLDC_controller.c ****   int32_T rtu_init, int16_T rtu_satMax, int16_T rtu_satMin, int32_T
 126:Src/BLDC_controller.c ****   rtu_ext_limProt, int16_T *rty_out, DW_PI_clamp_fixdt *localDW);
 127:Src/BLDC_controller.c **** extern void PI_clamp_fixdt_d_Init(DW_PI_clamp_fixdt_m *localDW);
 128:Src/BLDC_controller.c **** extern void PI_clamp_fixdt_b_Reset(DW_PI_clamp_fixdt_m *localDW);
 129:Src/BLDC_controller.c **** extern void PI_clamp_fixdt_l(int16_T rtu_err, uint16_T rtu_P, uint16_T rtu_I,
 130:Src/BLDC_controller.c ****   int16_T rtu_init, int16_T rtu_satMax, int16_T rtu_satMin, int32_T
 131:Src/BLDC_controller.c ****   rtu_ext_limProt, int16_T *rty_out, DW_PI_clamp_fixdt_m *localDW);
 132:Src/BLDC_controller.c **** extern void PI_clamp_fixdt_f_Init(DW_PI_clamp_fixdt_g *localDW);
 133:Src/BLDC_controller.c **** extern void PI_clamp_fixdt_g_Reset(DW_PI_clamp_fixdt_g *localDW);
 134:Src/BLDC_controller.c **** extern void PI_clamp_fixdt_k(int16_T rtu_err, uint16_T rtu_P, uint16_T rtu_I,
 135:Src/BLDC_controller.c ****   int16_T rtu_init, int16_T rtu_satMax, int16_T rtu_satMin, int32_T
 136:Src/BLDC_controller.c ****   rtu_ext_limProt, int16_T *rty_out, DW_PI_clamp_fixdt_g *localDW);
 137:Src/BLDC_controller.c **** uint8_T plook_u8s16_evencka(int16_T u, int16_T bp0, uint16_T bpSpace, uint32_T
 138:Src/BLDC_controller.c ****   maxIndex)
 139:Src/BLDC_controller.c **** {
  28              		.loc 1 139 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
 140:Src/BLDC_controller.c ****   uint8_T bpIndex;
ARM GAS  /var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s 			page 4


  33              		.loc 1 140 3 view .LVU1
 141:Src/BLDC_controller.c ****   uint16_T fbpIndex;
  34              		.loc 1 141 3 view .LVU2
 142:Src/BLDC_controller.c **** 
 143:Src/BLDC_controller.c ****   /* Prelookup - Index only
 144:Src/BLDC_controller.c ****      Index Search method: 'even'
 145:Src/BLDC_controller.c ****      Extrapolation method: 'Clip'
 146:Src/BLDC_controller.c ****      Use previous index: 'off'
 147:Src/BLDC_controller.c ****      Use last breakpoint for index at or above upper limit: 'on'
 148:Src/BLDC_controller.c ****      Remove protection against out-of-range input in generated code: 'off'
 149:Src/BLDC_controller.c ****    */
 150:Src/BLDC_controller.c ****   if (u <= bp0) {
  35              		.loc 1 150 3 view .LVU3
  36              		.loc 1 150 6 is_stmt 0 view .LVU4
  37 0000 8842     		cmp	r0, r1
  38 0002 09DD     		ble	.L4
 151:Src/BLDC_controller.c ****     bpIndex = 0U;
 152:Src/BLDC_controller.c ****   } else {
 153:Src/BLDC_controller.c ****     fbpIndex = (uint16_T)((uint32_T)(uint16_T)(u - bp0) / bpSpace);
  39              		.loc 1 153 5 is_stmt 1 view .LVU5
  40              		.loc 1 153 37 is_stmt 0 view .LVU6
  41 0004 401A     		subs	r0, r0, r1
  42              	.LVL1:
  43              		.loc 1 153 37 view .LVU7
  44 0006 80B2     		uxth	r0, r0
  45              		.loc 1 153 14 view .LVU8
  46 0008 B0FBF2F0 		udiv	r0, r0, r2
  47              	.LVL2:
 154:Src/BLDC_controller.c ****     if (fbpIndex < maxIndex) {
  48              		.loc 1 154 5 is_stmt 1 view .LVU9
  49              		.loc 1 154 8 is_stmt 0 view .LVU10
  50 000c 9842     		cmp	r0, r3
  51 000e 01D2     		bcs	.L3
 155:Src/BLDC_controller.c ****       bpIndex = (uint8_T)fbpIndex;
  52              		.loc 1 155 7 is_stmt 1 view .LVU11
  53              		.loc 1 155 15 is_stmt 0 view .LVU12
  54 0010 C0B2     		uxtb	r0, r0
  55              	.LVL3:
  56              		.loc 1 155 15 view .LVU13
  57 0012 7047     		bx	lr
  58              	.LVL4:
  59              	.L3:
 156:Src/BLDC_controller.c ****     } else {
 157:Src/BLDC_controller.c ****       bpIndex = (uint8_T)maxIndex;
  60              		.loc 1 157 7 is_stmt 1 view .LVU14
  61              		.loc 1 157 15 is_stmt 0 view .LVU15
  62 0014 D8B2     		uxtb	r0, r3
  63              	.LVL5:
  64              		.loc 1 157 15 view .LVU16
  65 0016 7047     		bx	lr
  66              	.LVL6:
  67              	.L4:
 151:Src/BLDC_controller.c ****   } else {
  68              		.loc 1 151 13 view .LVU17
  69 0018 0020     		movs	r0, #0
  70              	.LVL7:
 158:Src/BLDC_controller.c ****     }
ARM GAS  /var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s 			page 5


 159:Src/BLDC_controller.c ****   }
 160:Src/BLDC_controller.c **** 
 161:Src/BLDC_controller.c ****   return bpIndex;
  71              		.loc 1 161 3 is_stmt 1 view .LVU18
 162:Src/BLDC_controller.c **** }
  72              		.loc 1 162 1 is_stmt 0 view .LVU19
  73 001a 7047     		bx	lr
  74              		.cfi_endproc
  75              	.LFE0:
  77              		.section	.text.plook_u8u16_evencka,"ax",%progbits
  78              		.align	1
  79              		.global	plook_u8u16_evencka
  80              		.syntax unified
  81              		.thumb
  82              		.thumb_func
  84              	plook_u8u16_evencka:
  85              	.LVL8:
  86              	.LFB1:
 163:Src/BLDC_controller.c **** 
 164:Src/BLDC_controller.c **** uint8_T plook_u8u16_evencka(uint16_T u, uint16_T bp0, uint16_T bpSpace, uint32_T
 165:Src/BLDC_controller.c ****   maxIndex)
 166:Src/BLDC_controller.c **** {
  87              		.loc 1 166 1 is_stmt 1 view -0
  88              		.cfi_startproc
  89              		@ args = 0, pretend = 0, frame = 0
  90              		@ frame_needed = 0, uses_anonymous_args = 0
  91              		@ link register save eliminated.
 167:Src/BLDC_controller.c ****   uint8_T bpIndex;
  92              		.loc 1 167 3 view .LVU21
 168:Src/BLDC_controller.c ****   uint16_T fbpIndex;
  93              		.loc 1 168 3 view .LVU22
 169:Src/BLDC_controller.c **** 
 170:Src/BLDC_controller.c ****   /* Prelookup - Index only
 171:Src/BLDC_controller.c ****      Index Search method: 'even'
 172:Src/BLDC_controller.c ****      Extrapolation method: 'Clip'
 173:Src/BLDC_controller.c ****      Use previous index: 'off'
 174:Src/BLDC_controller.c ****      Use last breakpoint for index at or above upper limit: 'on'
 175:Src/BLDC_controller.c ****      Remove protection against out-of-range input in generated code: 'off'
 176:Src/BLDC_controller.c ****    */
 177:Src/BLDC_controller.c ****   if (u <= bp0) {
  94              		.loc 1 177 3 view .LVU23
  95              		.loc 1 177 6 is_stmt 0 view .LVU24
  96 0000 8842     		cmp	r0, r1
  97 0002 09D9     		bls	.L8
 178:Src/BLDC_controller.c ****     bpIndex = 0U;
 179:Src/BLDC_controller.c ****   } else {
 180:Src/BLDC_controller.c ****     fbpIndex = (uint16_T)((uint32_T)(uint16_T)((uint32_T)u - bp0) / bpSpace);
  98              		.loc 1 180 5 is_stmt 1 view .LVU25
  99              		.loc 1 180 37 is_stmt 0 view .LVU26
 100 0004 401A     		subs	r0, r0, r1
 101              	.LVL9:
 102              		.loc 1 180 37 view .LVU27
 103 0006 80B2     		uxth	r0, r0
 104              		.loc 1 180 14 view .LVU28
 105 0008 B0FBF2F0 		udiv	r0, r0, r2
 106              	.LVL10:
 181:Src/BLDC_controller.c ****     if (fbpIndex < maxIndex) {
ARM GAS  /var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s 			page 6


 107              		.loc 1 181 5 is_stmt 1 view .LVU29
 108              		.loc 1 181 8 is_stmt 0 view .LVU30
 109 000c 9842     		cmp	r0, r3
 110 000e 01D2     		bcs	.L7
 182:Src/BLDC_controller.c ****       bpIndex = (uint8_T)fbpIndex;
 111              		.loc 1 182 7 is_stmt 1 view .LVU31
 112              		.loc 1 182 15 is_stmt 0 view .LVU32
 113 0010 C0B2     		uxtb	r0, r0
 114              	.LVL11:
 115              		.loc 1 182 15 view .LVU33
 116 0012 7047     		bx	lr
 117              	.LVL12:
 118              	.L7:
 183:Src/BLDC_controller.c ****     } else {
 184:Src/BLDC_controller.c ****       bpIndex = (uint8_T)maxIndex;
 119              		.loc 1 184 7 is_stmt 1 view .LVU34
 120              		.loc 1 184 15 is_stmt 0 view .LVU35
 121 0014 D8B2     		uxtb	r0, r3
 122              	.LVL13:
 123              		.loc 1 184 15 view .LVU36
 124 0016 7047     		bx	lr
 125              	.LVL14:
 126              	.L8:
 178:Src/BLDC_controller.c ****   } else {
 127              		.loc 1 178 13 view .LVU37
 128 0018 0020     		movs	r0, #0
 129              	.LVL15:
 185:Src/BLDC_controller.c ****     }
 186:Src/BLDC_controller.c ****   }
 187:Src/BLDC_controller.c **** 
 188:Src/BLDC_controller.c ****   return bpIndex;
 130              		.loc 1 188 3 is_stmt 1 view .LVU38
 189:Src/BLDC_controller.c **** }
 131              		.loc 1 189 1 is_stmt 0 view .LVU39
 132 001a 7047     		bx	lr
 133              		.cfi_endproc
 134              	.LFE1:
 136              		.section	.text.div_nde_s32_floor,"ax",%progbits
 137              		.align	1
 138              		.global	div_nde_s32_floor
 139              		.syntax unified
 140              		.thumb
 141              		.thumb_func
 143              	div_nde_s32_floor:
 144              	.LVL16:
 145              	.LFB2:
 190:Src/BLDC_controller.c **** 
 191:Src/BLDC_controller.c **** int32_T div_nde_s32_floor(int32_T numerator, int32_T denominator)
 192:Src/BLDC_controller.c **** {
 146              		.loc 1 192 1 is_stmt 1 view -0
 147              		.cfi_startproc
 148              		@ args = 0, pretend = 0, frame = 0
 149              		@ frame_needed = 0, uses_anonymous_args = 0
 150              		@ link register save eliminated.
 193:Src/BLDC_controller.c ****   return (((numerator < 0) != (denominator < 0)) && (numerator % denominator !=
 151              		.loc 1 193 3 view .LVU41
 152              		.loc 1 193 28 is_stmt 0 view .LVU42
ARM GAS  /var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s 			page 7


 153 0000 CB0F     		lsrs	r3, r1, #31
 194:Src/BLDC_controller.c ****            0) ? -1 : 0) + numerator / denominator;
 154              		.loc 1 194 20 view .LVU43
 155 0002 B3EBD07F 		cmp	r3, r0, lsr #31
 156 0006 07D0     		beq	.L11
 193:Src/BLDC_controller.c ****   return (((numerator < 0) != (denominator < 0)) && (numerator % denominator !=
 157              		.loc 1 193 64 view .LVU44
 158 0008 90FBF1F3 		sdiv	r3, r0, r1
 159 000c 01FB1303 		mls	r3, r1, r3, r0
 193:Src/BLDC_controller.c ****   return (((numerator < 0) != (denominator < 0)) && (numerator % denominator !=
 160              		.loc 1 193 50 view .LVU45
 161 0010 1BB1     		cbz	r3, .L10
 162              		.loc 1 194 20 view .LVU46
 163 0012 4FF0FF33 		mov	r3, #-1
 164 0016 00E0     		b	.L10
 165              	.L11:
 166 0018 0023     		movs	r3, #0
 167              	.L10:
 168              		.loc 1 194 37 discriminator 3 view .LVU47
 169 001a 90FBF1F0 		sdiv	r0, r0, r1
 170              	.LVL17:
 195:Src/BLDC_controller.c **** }
 171              		.loc 1 195 1 discriminator 3 view .LVU48
 172 001e 1844     		add	r0, r0, r3
 173 0020 7047     		bx	lr
 174              		.cfi_endproc
 175              	.LFE2:
 177              		.section	.text.Counter_Init,"ax",%progbits
 178              		.align	1
 179              		.global	Counter_Init
 180              		.syntax unified
 181              		.thumb
 182              		.thumb_func
 184              	Counter_Init:
 185              	.LVL18:
 186              	.LFB3:
 196:Src/BLDC_controller.c **** 
 197:Src/BLDC_controller.c **** /* System initialize for atomic system: '<S13>/Counter' */
 198:Src/BLDC_controller.c **** void Counter_Init(DW_Counter *localDW, int16_T rtp_z_cntInit)
 199:Src/BLDC_controller.c **** {
 187              		.loc 1 199 1 is_stmt 1 view -0
 188              		.cfi_startproc
 189              		@ args = 0, pretend = 0, frame = 0
 190              		@ frame_needed = 0, uses_anonymous_args = 0
 191              		@ link register save eliminated.
 200:Src/BLDC_controller.c ****   /* InitializeConditions for UnitDelay: '<S18>/UnitDelay' */
 201:Src/BLDC_controller.c ****   localDW->UnitDelay_DSTATE = rtp_z_cntInit;
 192              		.loc 1 201 3 view .LVU50
 193              		.loc 1 201 29 is_stmt 0 view .LVU51
 194 0000 0180     		strh	r1, [r0]	@ movhi
 202:Src/BLDC_controller.c **** }
 195              		.loc 1 202 1 view .LVU52
 196 0002 7047     		bx	lr
 197              		.cfi_endproc
 198              	.LFE3:
 200              		.section	.text.Counter,"ax",%progbits
 201              		.align	1
ARM GAS  /var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s 			page 8


 202              		.global	Counter
 203              		.syntax unified
 204              		.thumb
 205              		.thumb_func
 207              	Counter:
 208              	.LVL19:
 209              	.LFB4:
 203:Src/BLDC_controller.c **** 
 204:Src/BLDC_controller.c **** /* Output and update for atomic system: '<S13>/Counter' */
 205:Src/BLDC_controller.c **** int16_T Counter(int16_T rtu_inc, int16_T rtu_max, boolean_T rtu_rst, DW_Counter *
 206:Src/BLDC_controller.c ****                 localDW)
 207:Src/BLDC_controller.c **** {
 210              		.loc 1 207 1 is_stmt 1 view -0
 211              		.cfi_startproc
 212              		@ args = 0, pretend = 0, frame = 0
 213              		@ frame_needed = 0, uses_anonymous_args = 0
 214              		@ link register save eliminated.
 208:Src/BLDC_controller.c ****   int16_T rtu_rst_0;
 215              		.loc 1 208 3 view .LVU54
 209:Src/BLDC_controller.c ****   int16_T rty_cnt_0;
 216              		.loc 1 209 3 view .LVU55
 210:Src/BLDC_controller.c **** 
 211:Src/BLDC_controller.c ****   /* Switch: '<S18>/Switch1' incorporates:
 212:Src/BLDC_controller.c ****    *  Constant: '<S18>/Constant23'
 213:Src/BLDC_controller.c ****    *  UnitDelay: '<S18>/UnitDelay'
 214:Src/BLDC_controller.c ****    */
 215:Src/BLDC_controller.c ****   if (rtu_rst) {
 217              		.loc 1 215 3 view .LVU56
 218              		.loc 1 215 6 is_stmt 0 view .LVU57
 219 0000 3AB9     		cbnz	r2, .L18
 216:Src/BLDC_controller.c ****     rtu_rst_0 = 0;
 217:Src/BLDC_controller.c ****   } else {
 218:Src/BLDC_controller.c ****     rtu_rst_0 = localDW->UnitDelay_DSTATE;
 220              		.loc 1 218 5 is_stmt 1 view .LVU58
 221              		.loc 1 218 15 is_stmt 0 view .LVU59
 222 0002 B3F90020 		ldrsh	r2, [r3]
 223              	.LVL20:
 224              	.L15:
 219:Src/BLDC_controller.c ****   }
 220:Src/BLDC_controller.c **** 
 221:Src/BLDC_controller.c ****   /* End of Switch: '<S18>/Switch1' */
 222:Src/BLDC_controller.c **** 
 223:Src/BLDC_controller.c ****   /* Sum: '<S16>/Sum1' */
 224:Src/BLDC_controller.c ****   rty_cnt_0 = (int16_T)(rtu_inc + rtu_rst_0);
 225              		.loc 1 224 3 is_stmt 1 view .LVU60
 226              		.loc 1 224 33 is_stmt 0 view .LVU61
 227 0006 1044     		add	r0, r0, r2
 228              	.LVL21:
 229              		.loc 1 224 13 view .LVU62
 230 0008 00B2     		sxth	r0, r0
 231              	.LVL22:
 225:Src/BLDC_controller.c **** 
 226:Src/BLDC_controller.c ****   /* MinMax: '<S16>/MinMax' */
 227:Src/BLDC_controller.c ****   if (rty_cnt_0 < rtu_max) {
 232              		.loc 1 227 3 is_stmt 1 view .LVU63
 233              		.loc 1 227 6 is_stmt 0 view .LVU64
 234 000a 8842     		cmp	r0, r1
ARM GAS  /var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s 			page 9


 235 000c 03DA     		bge	.L16
 228:Src/BLDC_controller.c ****     /* Update for UnitDelay: '<S18>/UnitDelay' */
 229:Src/BLDC_controller.c ****     localDW->UnitDelay_DSTATE = rty_cnt_0;
 236              		.loc 1 229 5 is_stmt 1 view .LVU65
 237              		.loc 1 229 31 is_stmt 0 view .LVU66
 238 000e 1880     		strh	r0, [r3]	@ movhi
 239 0010 7047     		bx	lr
 240              	.LVL23:
 241              	.L18:
 216:Src/BLDC_controller.c ****   } else {
 242              		.loc 1 216 15 view .LVU67
 243 0012 0022     		movs	r2, #0
 244              	.LVL24:
 216:Src/BLDC_controller.c ****   } else {
 245              		.loc 1 216 15 view .LVU68
 246 0014 F7E7     		b	.L15
 247              	.LVL25:
 248              	.L16:
 230:Src/BLDC_controller.c ****   } else {
 231:Src/BLDC_controller.c ****     /* Update for UnitDelay: '<S18>/UnitDelay' */
 232:Src/BLDC_controller.c ****     localDW->UnitDelay_DSTATE = rtu_max;
 249              		.loc 1 232 5 is_stmt 1 view .LVU69
 250              		.loc 1 232 31 is_stmt 0 view .LVU70
 251 0016 1980     		strh	r1, [r3]	@ movhi
 233:Src/BLDC_controller.c ****   }
 234:Src/BLDC_controller.c **** 
 235:Src/BLDC_controller.c ****   /* End of MinMax: '<S16>/MinMax' */
 236:Src/BLDC_controller.c ****   return rty_cnt_0;
 252              		.loc 1 236 3 is_stmt 1 view .LVU71
 237:Src/BLDC_controller.c **** }
 253              		.loc 1 237 1 is_stmt 0 view .LVU72
 254 0018 7047     		bx	lr
 255              		.cfi_endproc
 256              	.LFE4:
 258              		.section	.text.Low_Pass_Filter_Reset,"ax",%progbits
 259              		.align	1
 260              		.global	Low_Pass_Filter_Reset
 261              		.syntax unified
 262              		.thumb
 263              		.thumb_func
 265              	Low_Pass_Filter_Reset:
 266              	.LVL26:
 267              	.LFB5:
 238:Src/BLDC_controller.c **** 
 239:Src/BLDC_controller.c **** /* System reset for atomic system: '<S50>/Low_Pass_Filter' */
 240:Src/BLDC_controller.c **** void Low_Pass_Filter_Reset(DW_Low_Pass_Filter *localDW)
 241:Src/BLDC_controller.c **** {
 268              		.loc 1 241 1 is_stmt 1 view -0
 269              		.cfi_startproc
 270              		@ args = 0, pretend = 0, frame = 0
 271              		@ frame_needed = 0, uses_anonymous_args = 0
 272              		@ link register save eliminated.
 242:Src/BLDC_controller.c ****   /* InitializeConditions for UnitDelay: '<S56>/UnitDelay1' */
 243:Src/BLDC_controller.c ****   localDW->UnitDelay1_DSTATE[0] = 0;
 273              		.loc 1 243 3 view .LVU74
 274              		.loc 1 243 33 is_stmt 0 view .LVU75
 275 0000 0023     		movs	r3, #0
ARM GAS  /var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s 			page 10


 276 0002 0360     		str	r3, [r0]
 244:Src/BLDC_controller.c ****   localDW->UnitDelay1_DSTATE[1] = 0;
 277              		.loc 1 244 3 is_stmt 1 view .LVU76
 278              		.loc 1 244 33 is_stmt 0 view .LVU77
 279 0004 4360     		str	r3, [r0, #4]
 245:Src/BLDC_controller.c **** }
 280              		.loc 1 245 1 view .LVU78
 281 0006 7047     		bx	lr
 282              		.cfi_endproc
 283              	.LFE5:
 285              		.section	.text.Low_Pass_Filter,"ax",%progbits
 286              		.align	1
 287              		.global	Low_Pass_Filter
 288              		.syntax unified
 289              		.thumb
 290              		.thumb_func
 292              	Low_Pass_Filter:
 293              	.LVL27:
 294              	.LFB6:
 246:Src/BLDC_controller.c **** 
 247:Src/BLDC_controller.c **** /* Output and update for atomic system: '<S50>/Low_Pass_Filter' */
 248:Src/BLDC_controller.c **** void Low_Pass_Filter(const int16_T rtu_u[2], uint16_T rtu_coef, int16_T rty_y[2],
 249:Src/BLDC_controller.c ****                      DW_Low_Pass_Filter *localDW)
 250:Src/BLDC_controller.c **** {
 295              		.loc 1 250 1 is_stmt 1 view -0
 296              		.cfi_startproc
 297              		@ args = 0, pretend = 0, frame = 0
 298              		@ frame_needed = 0, uses_anonymous_args = 0
 299              		@ link register save eliminated.
 300              		.loc 1 250 1 is_stmt 0 view .LVU80
 301 0000 30B4     		push	{r4, r5}
 302              	.LCFI0:
 303              		.cfi_def_cfa_offset 8
 304              		.cfi_offset 4, -8
 305              		.cfi_offset 5, -4
 306 0002 8446     		mov	ip, r0
 251:Src/BLDC_controller.c ****   int32_T rtb_Sum3_g;
 307              		.loc 1 251 3 is_stmt 1 view .LVU81
 252:Src/BLDC_controller.c **** 
 253:Src/BLDC_controller.c ****   /* Sum: '<S56>/Sum2' incorporates:
 254:Src/BLDC_controller.c ****    *  UnitDelay: '<S56>/UnitDelay1'
 255:Src/BLDC_controller.c ****    */
 256:Src/BLDC_controller.c ****   rtb_Sum3_g = rtu_u[0] - (localDW->UnitDelay1_DSTATE[0] >> 16);
 308              		.loc 1 256 3 view .LVU82
 309              		.loc 1 256 21 is_stmt 0 view .LVU83
 310 0004 B0F90040 		ldrsh	r4, [r0]
 311              		.loc 1 256 54 view .LVU84
 312 0008 1D68     		ldr	r5, [r3]
 313              		.loc 1 256 14 view .LVU85
 314 000a A4EB2544 		sub	r4, r4, r5, asr #16
 315              	.LVL28:
 257:Src/BLDC_controller.c ****   if (rtb_Sum3_g > 32767) {
 316              		.loc 1 257 3 is_stmt 1 view .LVU86
 317              		.loc 1 257 6 is_stmt 0 view .LVU87
 318 000e B4F5004F 		cmp	r4, #32768
 319 0012 04DA     		bge	.L23
 258:Src/BLDC_controller.c ****     rtb_Sum3_g = 32767;
ARM GAS  /var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s 			page 11


 259:Src/BLDC_controller.c ****   } else {
 260:Src/BLDC_controller.c ****     if (rtb_Sum3_g < -32768) {
 320              		.loc 1 260 5 is_stmt 1 view .LVU88
 321              		.loc 1 260 8 is_stmt 0 view .LVU89
 322 0014 14F5004F 		cmn	r4, #32768
 323 0018 03DA     		bge	.L21
 261:Src/BLDC_controller.c ****       rtb_Sum3_g = -32768;
 324              		.loc 1 261 18 view .LVU90
 325 001a 0F4C     		ldr	r4, .L28
 326              	.LVL29:
 327              		.loc 1 261 18 view .LVU91
 328 001c 01E0     		b	.L21
 329              	.LVL30:
 330              	.L23:
 258:Src/BLDC_controller.c ****     rtb_Sum3_g = 32767;
 331              		.loc 1 258 16 view .LVU92
 332 001e 47F6FF74 		movw	r4, #32767
 333              	.LVL31:
 334              	.L21:
 262:Src/BLDC_controller.c ****     }
 263:Src/BLDC_controller.c ****   }
 264:Src/BLDC_controller.c **** 
 265:Src/BLDC_controller.c ****   /* Sum: '<S56>/Sum3' incorporates:
 266:Src/BLDC_controller.c ****    *  Product: '<S56>/Divide3'
 267:Src/BLDC_controller.c ****    *  Sum: '<S56>/Sum2'
 268:Src/BLDC_controller.c ****    *  UnitDelay: '<S56>/UnitDelay1'
 269:Src/BLDC_controller.c ****    */
 270:Src/BLDC_controller.c ****   rtb_Sum3_g = rtu_coef * rtb_Sum3_g + localDW->UnitDelay1_DSTATE[0];
 335              		.loc 1 270 3 is_stmt 1 view .LVU93
 336              		.loc 1 270 14 is_stmt 0 view .LVU94
 337 0022 04FB0154 		mla	r4, r4, r1, r5
 338              	.LVL32:
 271:Src/BLDC_controller.c **** 
 272:Src/BLDC_controller.c ****   /* DataTypeConversion: '<S56>/Data Type Conversion' */
 273:Src/BLDC_controller.c ****   rty_y[0] = (int16_T)(rtb_Sum3_g >> 16);
 339              		.loc 1 273 3 is_stmt 1 view .LVU95
 340              		.loc 1 273 14 is_stmt 0 view .LVU96
 341 0026 2014     		asrs	r0, r4, #16
 342              	.LVL33:
 343              		.loc 1 273 12 view .LVU97
 344 0028 1080     		strh	r0, [r2]	@ movhi
 274:Src/BLDC_controller.c **** 
 275:Src/BLDC_controller.c ****   /* Update for UnitDelay: '<S56>/UnitDelay1' */
 276:Src/BLDC_controller.c ****   localDW->UnitDelay1_DSTATE[0] = rtb_Sum3_g;
 345              		.loc 1 276 3 is_stmt 1 view .LVU98
 346              		.loc 1 276 33 is_stmt 0 view .LVU99
 347 002a 1C60     		str	r4, [r3]
 277:Src/BLDC_controller.c **** 
 278:Src/BLDC_controller.c ****   /* Sum: '<S56>/Sum2' incorporates:
 279:Src/BLDC_controller.c ****    *  UnitDelay: '<S56>/UnitDelay1'
 280:Src/BLDC_controller.c ****    */
 281:Src/BLDC_controller.c ****   rtb_Sum3_g = rtu_u[1] - (localDW->UnitDelay1_DSTATE[1] >> 16);
 348              		.loc 1 281 3 is_stmt 1 view .LVU100
 349              		.loc 1 281 21 is_stmt 0 view .LVU101
 350 002c BCF90200 		ldrsh	r0, [ip, #2]
 351              		.loc 1 281 54 view .LVU102
 352 0030 5C68     		ldr	r4, [r3, #4]
ARM GAS  /var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s 			page 12


 353              	.LVL34:
 354              		.loc 1 281 14 view .LVU103
 355 0032 A0EB2440 		sub	r0, r0, r4, asr #16
 356              	.LVL35:
 282:Src/BLDC_controller.c ****   if (rtb_Sum3_g > 32767) {
 357              		.loc 1 282 3 is_stmt 1 view .LVU104
 358              		.loc 1 282 6 is_stmt 0 view .LVU105
 359 0036 B0F5004F 		cmp	r0, #32768
 360 003a 04DA     		bge	.L25
 283:Src/BLDC_controller.c ****     rtb_Sum3_g = 32767;
 284:Src/BLDC_controller.c ****   } else {
 285:Src/BLDC_controller.c ****     if (rtb_Sum3_g < -32768) {
 361              		.loc 1 285 5 is_stmt 1 view .LVU106
 362              		.loc 1 285 8 is_stmt 0 view .LVU107
 363 003c 10F5004F 		cmn	r0, #32768
 364 0040 03DA     		bge	.L22
 286:Src/BLDC_controller.c ****       rtb_Sum3_g = -32768;
 365              		.loc 1 286 18 view .LVU108
 366 0042 0548     		ldr	r0, .L28
 367              	.LVL36:
 368              		.loc 1 286 18 view .LVU109
 369 0044 01E0     		b	.L22
 370              	.LVL37:
 371              	.L25:
 283:Src/BLDC_controller.c ****     rtb_Sum3_g = 32767;
 372              		.loc 1 283 16 view .LVU110
 373 0046 47F6FF70 		movw	r0, #32767
 374              	.LVL38:
 375              	.L22:
 287:Src/BLDC_controller.c ****     }
 288:Src/BLDC_controller.c ****   }
 289:Src/BLDC_controller.c **** 
 290:Src/BLDC_controller.c ****   /* Sum: '<S56>/Sum3' incorporates:
 291:Src/BLDC_controller.c ****    *  Product: '<S56>/Divide3'
 292:Src/BLDC_controller.c ****    *  Sum: '<S56>/Sum2'
 293:Src/BLDC_controller.c ****    *  UnitDelay: '<S56>/UnitDelay1'
 294:Src/BLDC_controller.c ****    */
 295:Src/BLDC_controller.c ****   rtb_Sum3_g = rtu_coef * rtb_Sum3_g + localDW->UnitDelay1_DSTATE[1];
 376              		.loc 1 295 3 is_stmt 1 view .LVU111
 377              		.loc 1 295 14 is_stmt 0 view .LVU112
 378 004a 00FB0140 		mla	r0, r0, r1, r4
 379              	.LVL39:
 296:Src/BLDC_controller.c **** 
 297:Src/BLDC_controller.c ****   /* DataTypeConversion: '<S56>/Data Type Conversion' */
 298:Src/BLDC_controller.c ****   rty_y[1] = (int16_T)(rtb_Sum3_g >> 16);
 380              		.loc 1 298 3 is_stmt 1 view .LVU113
 381              		.loc 1 298 14 is_stmt 0 view .LVU114
 382 004e 0114     		asrs	r1, r0, #16
 383              	.LVL40:
 384              		.loc 1 298 12 view .LVU115
 385 0050 5180     		strh	r1, [r2, #2]	@ movhi
 299:Src/BLDC_controller.c **** 
 300:Src/BLDC_controller.c ****   /* Update for UnitDelay: '<S56>/UnitDelay1' */
 301:Src/BLDC_controller.c ****   localDW->UnitDelay1_DSTATE[1] = rtb_Sum3_g;
 386              		.loc 1 301 3 is_stmt 1 view .LVU116
 387              		.loc 1 301 33 is_stmt 0 view .LVU117
 388 0052 5860     		str	r0, [r3, #4]
ARM GAS  /var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s 			page 13


 302:Src/BLDC_controller.c **** }
 389              		.loc 1 302 1 view .LVU118
 390 0054 30BC     		pop	{r4, r5}
 391              	.LCFI1:
 392              		.cfi_restore 5
 393              		.cfi_restore 4
 394              		.cfi_def_cfa_offset 0
 395 0056 7047     		bx	lr
 396              	.L29:
 397              		.align	2
 398              	.L28:
 399 0058 0080FFFF 		.word	-32768
 400              		.cfi_endproc
 401              	.LFE6:
 403              		.section	.text.Counter_b_Init,"ax",%progbits
 404              		.align	1
 405              		.global	Counter_b_Init
 406              		.syntax unified
 407              		.thumb
 408              		.thumb_func
 410              	Counter_b_Init:
 411              	.LVL41:
 412              	.LFB7:
 303:Src/BLDC_controller.c **** 
 304:Src/BLDC_controller.c **** /*
 305:Src/BLDC_controller.c ****  * System initialize for atomic system:
 306:Src/BLDC_controller.c ****  *    '<S25>/Counter'
 307:Src/BLDC_controller.c ****  *    '<S24>/Counter'
 308:Src/BLDC_controller.c ****  */
 309:Src/BLDC_controller.c **** void Counter_b_Init(DW_Counter_b *localDW, uint16_T rtp_z_cntInit)
 310:Src/BLDC_controller.c **** {
 413              		.loc 1 310 1 is_stmt 1 view -0
 414              		.cfi_startproc
 415              		@ args = 0, pretend = 0, frame = 0
 416              		@ frame_needed = 0, uses_anonymous_args = 0
 417              		@ link register save eliminated.
 311:Src/BLDC_controller.c ****   /* InitializeConditions for UnitDelay: '<S30>/UnitDelay' */
 312:Src/BLDC_controller.c ****   localDW->UnitDelay_DSTATE = rtp_z_cntInit;
 418              		.loc 1 312 3 view .LVU120
 419              		.loc 1 312 29 is_stmt 0 view .LVU121
 420 0000 0180     		strh	r1, [r0]	@ movhi
 313:Src/BLDC_controller.c **** }
 421              		.loc 1 313 1 view .LVU122
 422 0002 7047     		bx	lr
 423              		.cfi_endproc
 424              	.LFE7:
 426              		.section	.text.Counter_n,"ax",%progbits
 427              		.align	1
 428              		.global	Counter_n
 429              		.syntax unified
 430              		.thumb
 431              		.thumb_func
 433              	Counter_n:
 434              	.LVL42:
 435              	.LFB8:
 314:Src/BLDC_controller.c **** 
 315:Src/BLDC_controller.c **** /*
ARM GAS  /var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s 			page 14


 316:Src/BLDC_controller.c ****  * Output and update for atomic system:
 317:Src/BLDC_controller.c ****  *    '<S25>/Counter'
 318:Src/BLDC_controller.c ****  *    '<S24>/Counter'
 319:Src/BLDC_controller.c ****  */
 320:Src/BLDC_controller.c **** void Counter_n(uint16_T rtu_inc, uint16_T rtu_max, boolean_T rtu_rst, uint16_T
 321:Src/BLDC_controller.c ****                *rty_cnt, DW_Counter_b *localDW)
 322:Src/BLDC_controller.c **** {
 436              		.loc 1 322 1 is_stmt 1 view -0
 437              		.cfi_startproc
 438              		@ args = 4, pretend = 0, frame = 0
 439              		@ frame_needed = 0, uses_anonymous_args = 0
 440              		@ link register save eliminated.
 441              		.loc 1 322 1 is_stmt 0 view .LVU124
 442 0000 10B4     		push	{r4}
 443              	.LCFI2:
 444              		.cfi_def_cfa_offset 4
 445              		.cfi_offset 4, -4
 446 0002 019C     		ldr	r4, [sp, #4]
 323:Src/BLDC_controller.c ****   uint16_T rtu_rst_0;
 447              		.loc 1 323 3 is_stmt 1 view .LVU125
 324:Src/BLDC_controller.c **** 
 325:Src/BLDC_controller.c ****   /* Switch: '<S30>/Switch1' incorporates:
 326:Src/BLDC_controller.c ****    *  Constant: '<S30>/Constant23'
 327:Src/BLDC_controller.c ****    *  UnitDelay: '<S30>/UnitDelay'
 328:Src/BLDC_controller.c ****    */
 329:Src/BLDC_controller.c ****   if (rtu_rst) {
 448              		.loc 1 329 3 view .LVU126
 449              		.loc 1 329 6 is_stmt 0 view .LVU127
 450 0004 42B9     		cbnz	r2, .L35
 330:Src/BLDC_controller.c ****     rtu_rst_0 = 0U;
 331:Src/BLDC_controller.c ****   } else {
 332:Src/BLDC_controller.c ****     rtu_rst_0 = localDW->UnitDelay_DSTATE;
 451              		.loc 1 332 5 is_stmt 1 view .LVU128
 452              		.loc 1 332 15 is_stmt 0 view .LVU129
 453 0006 2288     		ldrh	r2, [r4]
 454              	.LVL43:
 455              	.L32:
 333:Src/BLDC_controller.c ****   }
 334:Src/BLDC_controller.c **** 
 335:Src/BLDC_controller.c ****   /* End of Switch: '<S30>/Switch1' */
 336:Src/BLDC_controller.c **** 
 337:Src/BLDC_controller.c ****   /* Sum: '<S29>/Sum1' */
 338:Src/BLDC_controller.c ****   *rty_cnt = (uint16_T)((uint32_T)rtu_inc + rtu_rst_0);
 456              		.loc 1 338 3 is_stmt 1 view .LVU130
 457              		.loc 1 338 14 is_stmt 0 view .LVU131
 458 0008 1044     		add	r0, r0, r2
 459              	.LVL44:
 460              		.loc 1 338 14 view .LVU132
 461 000a 80B2     		uxth	r0, r0
 462              		.loc 1 338 12 view .LVU133
 463 000c 1880     		strh	r0, [r3]	@ movhi
 339:Src/BLDC_controller.c **** 
 340:Src/BLDC_controller.c ****   /* MinMax: '<S29>/MinMax' */
 341:Src/BLDC_controller.c ****   if (*rty_cnt < rtu_max) {
 464              		.loc 1 341 3 is_stmt 1 view .LVU134
 465              		.loc 1 341 6 is_stmt 0 view .LVU135
 466 000e 8842     		cmp	r0, r1
ARM GAS  /var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s 			page 15


 467 0010 04D2     		bcs	.L33
 342:Src/BLDC_controller.c ****     /* Update for UnitDelay: '<S30>/UnitDelay' */
 343:Src/BLDC_controller.c ****     localDW->UnitDelay_DSTATE = *rty_cnt;
 468              		.loc 1 343 5 is_stmt 1 view .LVU136
 469              		.loc 1 343 31 is_stmt 0 view .LVU137
 470 0012 2080     		strh	r0, [r4]	@ movhi
 471              	.L31:
 344:Src/BLDC_controller.c ****   } else {
 345:Src/BLDC_controller.c ****     /* Update for UnitDelay: '<S30>/UnitDelay' */
 346:Src/BLDC_controller.c ****     localDW->UnitDelay_DSTATE = rtu_max;
 347:Src/BLDC_controller.c ****   }
 348:Src/BLDC_controller.c **** 
 349:Src/BLDC_controller.c ****   /* End of MinMax: '<S29>/MinMax' */
 350:Src/BLDC_controller.c **** }
 472              		.loc 1 350 1 view .LVU138
 473 0014 10BC     		pop	{r4}
 474              	.LCFI3:
 475              		.cfi_remember_state
 476              		.cfi_restore 4
 477              		.cfi_def_cfa_offset 0
 478              	.LVL45:
 479              		.loc 1 350 1 view .LVU139
 480 0016 7047     		bx	lr
 481              	.LVL46:
 482              	.L35:
 483              	.LCFI4:
 484              		.cfi_restore_state
 330:Src/BLDC_controller.c ****   } else {
 485              		.loc 1 330 15 view .LVU140
 486 0018 0022     		movs	r2, #0
 487              	.LVL47:
 330:Src/BLDC_controller.c ****   } else {
 488              		.loc 1 330 15 view .LVU141
 489 001a F5E7     		b	.L32
 490              	.LVL48:
 491              	.L33:
 346:Src/BLDC_controller.c ****   }
 492              		.loc 1 346 5 is_stmt 1 view .LVU142
 346:Src/BLDC_controller.c ****   }
 493              		.loc 1 346 31 is_stmt 0 view .LVU143
 494 001c 2180     		strh	r1, [r4]	@ movhi
 495              		.loc 1 350 1 view .LVU144
 496 001e F9E7     		b	.L31
 497              		.cfi_endproc
 498              	.LFE8:
 500              		.section	.text.either_edge,"ax",%progbits
 501              		.align	1
 502              		.global	either_edge
 503              		.syntax unified
 504              		.thumb
 505              		.thumb_func
 507              	either_edge:
 508              	.LVL49:
 509              	.LFB9:
 351:Src/BLDC_controller.c **** 
 352:Src/BLDC_controller.c **** /*
 353:Src/BLDC_controller.c ****  * Output and update for atomic system:
ARM GAS  /var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s 			page 16


 354:Src/BLDC_controller.c ****  *    '<S21>/either_edge'
 355:Src/BLDC_controller.c ****  *    '<S20>/either_edge'
 356:Src/BLDC_controller.c ****  */
 357:Src/BLDC_controller.c **** void either_edge(boolean_T rtu_u, boolean_T *rty_y, DW_either_edge *localDW)
 358:Src/BLDC_controller.c **** {
 510              		.loc 1 358 1 is_stmt 1 view -0
 511              		.cfi_startproc
 512              		@ args = 0, pretend = 0, frame = 0
 513              		@ frame_needed = 0, uses_anonymous_args = 0
 514              		@ link register save eliminated.
 359:Src/BLDC_controller.c ****   /* RelationalOperator: '<S26>/Relational Operator' incorporates:
 360:Src/BLDC_controller.c ****    *  UnitDelay: '<S26>/UnitDelay'
 361:Src/BLDC_controller.c ****    */
 362:Src/BLDC_controller.c ****   *rty_y = (rtu_u != localDW->UnitDelay_DSTATE);
 515              		.loc 1 362 3 view .LVU146
 516              		.loc 1 362 29 is_stmt 0 view .LVU147
 517 0000 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 518              		.loc 1 362 19 view .LVU148
 519 0002 1B1A     		subs	r3, r3, r0
 520 0004 18BF     		it	ne
 521 0006 0123     		movne	r3, #1
 522              		.loc 1 362 10 view .LVU149
 523 0008 0B70     		strb	r3, [r1]
 363:Src/BLDC_controller.c **** 
 364:Src/BLDC_controller.c ****   /* Update for UnitDelay: '<S26>/UnitDelay' */
 365:Src/BLDC_controller.c ****   localDW->UnitDelay_DSTATE = rtu_u;
 524              		.loc 1 365 3 is_stmt 1 view .LVU150
 525              		.loc 1 365 29 is_stmt 0 view .LVU151
 526 000a 1070     		strb	r0, [r2]
 366:Src/BLDC_controller.c **** }
 527              		.loc 1 366 1 view .LVU152
 528 000c 7047     		bx	lr
 529              		.cfi_endproc
 530              	.LFE9:
 532              		.section	.text.Debounce_Filter_Init,"ax",%progbits
 533              		.align	1
 534              		.global	Debounce_Filter_Init
 535              		.syntax unified
 536              		.thumb
 537              		.thumb_func
 539              	Debounce_Filter_Init:
 540              	.LVL50:
 541              	.LFB10:
 367:Src/BLDC_controller.c **** 
 368:Src/BLDC_controller.c **** /* System initialize for atomic system: '<S20>/Debounce_Filter' */
 369:Src/BLDC_controller.c **** void Debounce_Filter_Init(DW_Debounce_Filter *localDW)
 370:Src/BLDC_controller.c **** {
 542              		.loc 1 370 1 is_stmt 1 view -0
 543              		.cfi_startproc
 544              		@ args = 0, pretend = 0, frame = 0
 545              		@ frame_needed = 0, uses_anonymous_args = 0
 546              		.loc 1 370 1 is_stmt 0 view .LVU154
 547 0000 10B5     		push	{r4, lr}
 548              	.LCFI5:
 549              		.cfi_def_cfa_offset 8
 550              		.cfi_offset 4, -8
 551              		.cfi_offset 14, -4
ARM GAS  /var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s 			page 17


 552 0002 0446     		mov	r4, r0
 371:Src/BLDC_controller.c ****   /* SystemInitialize for IfAction SubSystem: '<S21>/Qualification' */
 372:Src/BLDC_controller.c **** 
 373:Src/BLDC_controller.c ****   /* SystemInitialize for Atomic SubSystem: '<S25>/Counter' */
 374:Src/BLDC_controller.c ****   Counter_b_Init(&localDW->Counter_n1, 0U);
 553              		.loc 1 374 3 is_stmt 1 view .LVU155
 554 0004 0021     		movs	r1, #0
 555 0006 0430     		adds	r0, r0, #4
 556              	.LVL51:
 557              		.loc 1 374 3 is_stmt 0 view .LVU156
 558 0008 FFF7FEFF 		bl	Counter_b_Init
 559              	.LVL52:
 375:Src/BLDC_controller.c **** 
 376:Src/BLDC_controller.c ****   /* End of SystemInitialize for SubSystem: '<S25>/Counter' */
 377:Src/BLDC_controller.c **** 
 378:Src/BLDC_controller.c ****   /* End of SystemInitialize for SubSystem: '<S21>/Qualification' */
 379:Src/BLDC_controller.c **** 
 380:Src/BLDC_controller.c ****   /* SystemInitialize for IfAction SubSystem: '<S21>/Dequalification' */
 381:Src/BLDC_controller.c **** 
 382:Src/BLDC_controller.c ****   /* SystemInitialize for Atomic SubSystem: '<S24>/Counter' */
 383:Src/BLDC_controller.c ****   Counter_b_Init(&localDW->Counter_e, 0U);
 560              		.loc 1 383 3 is_stmt 1 view .LVU157
 561 000c 0021     		movs	r1, #0
 562 000e A01C     		adds	r0, r4, #2
 563 0010 FFF7FEFF 		bl	Counter_b_Init
 564              	.LVL53:
 384:Src/BLDC_controller.c **** 
 385:Src/BLDC_controller.c ****   /* End of SystemInitialize for SubSystem: '<S24>/Counter' */
 386:Src/BLDC_controller.c **** 
 387:Src/BLDC_controller.c ****   /* End of SystemInitialize for SubSystem: '<S21>/Dequalification' */
 388:Src/BLDC_controller.c **** }
 565              		.loc 1 388 1 is_stmt 0 view .LVU158
 566 0014 10BD     		pop	{r4, pc}
 567              		.loc 1 388 1 view .LVU159
 568              		.cfi_endproc
 569              	.LFE10:
 571              		.section	.text.Debounce_Filter,"ax",%progbits
 572              		.align	1
 573              		.global	Debounce_Filter
 574              		.syntax unified
 575              		.thumb
 576              		.thumb_func
 578              	Debounce_Filter:
 579              	.LVL54:
 580              	.LFB11:
 389:Src/BLDC_controller.c **** 
 390:Src/BLDC_controller.c **** /* Output and update for atomic system: '<S20>/Debounce_Filter' */
 391:Src/BLDC_controller.c **** void Debounce_Filter(boolean_T rtu_u, uint16_T rtu_tAcv, uint16_T rtu_tDeacv,
 392:Src/BLDC_controller.c ****                      boolean_T *rty_y, DW_Debounce_Filter *localDW)
 393:Src/BLDC_controller.c **** {
 581              		.loc 1 393 1 is_stmt 1 view -0
 582              		.cfi_startproc
 583              		@ args = 4, pretend = 0, frame = 8
 584              		@ frame_needed = 0, uses_anonymous_args = 0
 585              		.loc 1 393 1 is_stmt 0 view .LVU161
 586 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 587              	.LCFI6:
ARM GAS  /var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s 			page 18


 588              		.cfi_def_cfa_offset 24
 589              		.cfi_offset 4, -24
 590              		.cfi_offset 5, -20
 591              		.cfi_offset 6, -16
 592              		.cfi_offset 7, -12
 593              		.cfi_offset 8, -8
 594              		.cfi_offset 14, -4
 595 0004 84B0     		sub	sp, sp, #16
 596              	.LCFI7:
 597              		.cfi_def_cfa_offset 40
 598 0006 0646     		mov	r6, r0
 599 0008 8846     		mov	r8, r1
 600 000a 1746     		mov	r7, r2
 601 000c 1D46     		mov	r5, r3
 602 000e 0A9C     		ldr	r4, [sp, #40]
 394:Src/BLDC_controller.c ****   uint16_T rtb_Sum1_n;
 603              		.loc 1 394 3 is_stmt 1 view .LVU162
 395:Src/BLDC_controller.c ****   boolean_T rtb_RelationalOperator_g;
 604              		.loc 1 395 3 view .LVU163
 396:Src/BLDC_controller.c **** 
 397:Src/BLDC_controller.c ****   /* Outputs for Atomic SubSystem: '<S21>/either_edge' */
 398:Src/BLDC_controller.c ****   either_edge(rtu_u, &rtb_RelationalOperator_g, &localDW->either_edge_p);
 605              		.loc 1 398 3 view .LVU164
 606 0010 2246     		mov	r2, r4
 607              	.LVL55:
 608              		.loc 1 398 3 is_stmt 0 view .LVU165
 609 0012 0DF10D01 		add	r1, sp, #13
 610              	.LVL56:
 611              		.loc 1 398 3 view .LVU166
 612 0016 FFF7FEFF 		bl	either_edge
 613              	.LVL57:
 399:Src/BLDC_controller.c **** 
 400:Src/BLDC_controller.c ****   /* End of Outputs for SubSystem: '<S21>/either_edge' */
 401:Src/BLDC_controller.c **** 
 402:Src/BLDC_controller.c ****   /* If: '<S21>/If2' incorporates:
 403:Src/BLDC_controller.c ****    *  Constant: '<S24>/Constant6'
 404:Src/BLDC_controller.c ****    *  Constant: '<S25>/Constant6'
 405:Src/BLDC_controller.c ****    *  Inport: '<S23>/yPrev'
 406:Src/BLDC_controller.c ****    *  Logic: '<S21>/Logical Operator1'
 407:Src/BLDC_controller.c ****    *  Logic: '<S21>/Logical Operator2'
 408:Src/BLDC_controller.c ****    *  Logic: '<S21>/Logical Operator3'
 409:Src/BLDC_controller.c ****    *  Logic: '<S21>/Logical Operator4'
 410:Src/BLDC_controller.c ****    *  UnitDelay: '<S21>/UnitDelay'
 411:Src/BLDC_controller.c ****    */
 412:Src/BLDC_controller.c ****   if (rtu_u && (!localDW->UnitDelay_DSTATE)) {
 614              		.loc 1 412 3 is_stmt 1 view .LVU167
 615              		.loc 1 412 6 is_stmt 0 view .LVU168
 616 001a 0EB1     		cbz	r6, .L41
 617              		.loc 1 412 25 discriminator 1 view .LVU169
 618 001c A379     		ldrb	r3, [r4, #6]	@ zero_extendqisi2
 619              		.loc 1 412 13 discriminator 1 view .LVU170
 620 001e 4BB1     		cbz	r3, .L51
 621              	.L41:
 413:Src/BLDC_controller.c ****     /* Outputs for IfAction SubSystem: '<S21>/Qualification' incorporates:
 414:Src/BLDC_controller.c ****      *  ActionPort: '<S25>/Action Port'
 415:Src/BLDC_controller.c ****      */
 416:Src/BLDC_controller.c **** 
ARM GAS  /var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s 			page 19


 417:Src/BLDC_controller.c ****     /* Outputs for Atomic SubSystem: '<S25>/Counter' */
 418:Src/BLDC_controller.c ****     Counter_n(1U, rtu_tAcv, rtb_RelationalOperator_g, &rtb_Sum1_n,
 419:Src/BLDC_controller.c ****               &localDW->Counter_n1);
 420:Src/BLDC_controller.c **** 
 421:Src/BLDC_controller.c ****     /* End of Outputs for SubSystem: '<S25>/Counter' */
 422:Src/BLDC_controller.c **** 
 423:Src/BLDC_controller.c ****     /* Switch: '<S25>/Switch2' incorporates:
 424:Src/BLDC_controller.c ****      *  Constant: '<S25>/Constant6'
 425:Src/BLDC_controller.c ****      *  RelationalOperator: '<S25>/Relational Operator2'
 426:Src/BLDC_controller.c ****      */
 427:Src/BLDC_controller.c ****     *rty_y = ((rtb_Sum1_n > rtu_tAcv) || localDW->UnitDelay_DSTATE);
 428:Src/BLDC_controller.c **** 
 429:Src/BLDC_controller.c ****     /* End of Outputs for SubSystem: '<S21>/Qualification' */
 430:Src/BLDC_controller.c ****   } else if ((!rtu_u) && localDW->UnitDelay_DSTATE) {
 622              		.loc 1 430 10 is_stmt 1 view .LVU171
 623              		.loc 1 430 13 is_stmt 0 view .LVU172
 624 0020 0EB9     		cbnz	r6, .L44
 625              		.loc 1 430 33 discriminator 1 view .LVU173
 626 0022 A379     		ldrb	r3, [r4, #6]	@ zero_extendqisi2
 627              		.loc 1 430 23 discriminator 1 view .LVU174
 628 0024 EBB9     		cbnz	r3, .L52
 629              	.L44:
 431:Src/BLDC_controller.c ****     /* Outputs for IfAction SubSystem: '<S21>/Dequalification' incorporates:
 432:Src/BLDC_controller.c ****      *  ActionPort: '<S24>/Action Port'
 433:Src/BLDC_controller.c ****      */
 434:Src/BLDC_controller.c **** 
 435:Src/BLDC_controller.c ****     /* Outputs for Atomic SubSystem: '<S24>/Counter' */
 436:Src/BLDC_controller.c ****     Counter_n(1U, rtu_tDeacv, rtb_RelationalOperator_g, &rtb_Sum1_n,
 437:Src/BLDC_controller.c ****               &localDW->Counter_e);
 438:Src/BLDC_controller.c **** 
 439:Src/BLDC_controller.c ****     /* End of Outputs for SubSystem: '<S24>/Counter' */
 440:Src/BLDC_controller.c **** 
 441:Src/BLDC_controller.c ****     /* Switch: '<S24>/Switch2' incorporates:
 442:Src/BLDC_controller.c ****      *  Constant: '<S24>/Constant6'
 443:Src/BLDC_controller.c ****      *  RelationalOperator: '<S24>/Relational Operator2'
 444:Src/BLDC_controller.c ****      */
 445:Src/BLDC_controller.c ****     *rty_y = ((!(rtb_Sum1_n > rtu_tDeacv)) && localDW->UnitDelay_DSTATE);
 446:Src/BLDC_controller.c **** 
 447:Src/BLDC_controller.c ****     /* End of Outputs for SubSystem: '<S21>/Dequalification' */
 448:Src/BLDC_controller.c ****   } else {
 449:Src/BLDC_controller.c ****     /* Outputs for IfAction SubSystem: '<S21>/Default' incorporates:
 450:Src/BLDC_controller.c ****      *  ActionPort: '<S23>/Action Port'
 451:Src/BLDC_controller.c ****      */
 452:Src/BLDC_controller.c ****     *rty_y = localDW->UnitDelay_DSTATE;
 630              		.loc 1 452 5 is_stmt 1 view .LVU175
 631              		.loc 1 452 21 is_stmt 0 view .LVU176
 632 0026 A379     		ldrb	r3, [r4, #6]	@ zero_extendqisi2
 633              		.loc 1 452 12 view .LVU177
 634 0028 2B70     		strb	r3, [r5]
 635              	.L43:
 453:Src/BLDC_controller.c **** 
 454:Src/BLDC_controller.c ****     /* End of Outputs for SubSystem: '<S21>/Default' */
 455:Src/BLDC_controller.c ****   }
 456:Src/BLDC_controller.c **** 
 457:Src/BLDC_controller.c ****   /* End of If: '<S21>/If2' */
 458:Src/BLDC_controller.c **** 
 459:Src/BLDC_controller.c ****   /* Update for UnitDelay: '<S21>/UnitDelay' */
ARM GAS  /var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s 			page 20


 460:Src/BLDC_controller.c ****   localDW->UnitDelay_DSTATE = *rty_y;
 636              		.loc 1 460 3 is_stmt 1 view .LVU178
 637              		.loc 1 460 31 is_stmt 0 view .LVU179
 638 002a 2B78     		ldrb	r3, [r5]	@ zero_extendqisi2
 639              		.loc 1 460 29 view .LVU180
 640 002c A371     		strb	r3, [r4, #6]
 461:Src/BLDC_controller.c **** }
 641              		.loc 1 461 1 view .LVU181
 642 002e 04B0     		add	sp, sp, #16
 643              	.LCFI8:
 644              		.cfi_remember_state
 645              		.cfi_def_cfa_offset 24
 646              		@ sp needed
 647 0030 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 648              	.LVL58:
 649              	.L51:
 650              	.LCFI9:
 651              		.cfi_restore_state
 418:Src/BLDC_controller.c ****               &localDW->Counter_n1);
 652              		.loc 1 418 5 is_stmt 1 view .LVU182
 653 0034 231D     		adds	r3, r4, #4
 654 0036 0093     		str	r3, [sp]
 655 0038 0DF10E03 		add	r3, sp, #14
 656 003c 9DF80D20 		ldrb	r2, [sp, #13]	@ zero_extendqisi2
 657 0040 4146     		mov	r1, r8
 658 0042 0120     		movs	r0, #1
 659 0044 FFF7FEFF 		bl	Counter_n
 660              	.LVL59:
 427:Src/BLDC_controller.c **** 
 661              		.loc 1 427 5 view .LVU183
 427:Src/BLDC_controller.c **** 
 662              		.loc 1 427 27 is_stmt 0 view .LVU184
 663 0048 BDF80E30 		ldrh	r3, [sp, #14]
 427:Src/BLDC_controller.c **** 
 664              		.loc 1 427 39 view .LVU185
 665 004c 4345     		cmp	r3, r8
 666 004e 03D8     		bhi	.L46
 427:Src/BLDC_controller.c **** 
 667              		.loc 1 427 49 discriminator 2 view .LVU186
 668 0050 A379     		ldrb	r3, [r4, #6]	@ zero_extendqisi2
 427:Src/BLDC_controller.c **** 
 669              		.loc 1 427 39 discriminator 2 view .LVU187
 670 0052 23B1     		cbz	r3, .L47
 427:Src/BLDC_controller.c **** 
 671              		.loc 1 427 39 view .LVU188
 672 0054 0123     		movs	r3, #1
 673 0056 00E0     		b	.L42
 674              	.L46:
 675 0058 0123     		movs	r3, #1
 676              	.L42:
 427:Src/BLDC_controller.c **** 
 677              		.loc 1 427 12 discriminator 6 view .LVU189
 678 005a 2B70     		strb	r3, [r5]
 679 005c E5E7     		b	.L43
 680              	.L47:
 427:Src/BLDC_controller.c **** 
 681              		.loc 1 427 39 view .LVU190
ARM GAS  /var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s 			page 21


 682 005e 0023     		movs	r3, #0
 683 0060 FBE7     		b	.L42
 684              	.L52:
 436:Src/BLDC_controller.c ****               &localDW->Counter_e);
 685              		.loc 1 436 5 is_stmt 1 view .LVU191
 686 0062 A31C     		adds	r3, r4, #2
 687 0064 0093     		str	r3, [sp]
 688 0066 0DF10E03 		add	r3, sp, #14
 689 006a 9DF80D20 		ldrb	r2, [sp, #13]	@ zero_extendqisi2
 690 006e 3946     		mov	r1, r7
 691 0070 0120     		movs	r0, #1
 692 0072 FFF7FEFF 		bl	Counter_n
 693              	.LVL60:
 445:Src/BLDC_controller.c **** 
 694              		.loc 1 445 5 view .LVU192
 445:Src/BLDC_controller.c **** 
 695              		.loc 1 445 16 is_stmt 0 view .LVU193
 696 0076 BDF80E30 		ldrh	r3, [sp, #14]
 445:Src/BLDC_controller.c **** 
 697              		.loc 1 445 44 view .LVU194
 698 007a BB42     		cmp	r3, r7
 699 007c 03D8     		bhi	.L48
 445:Src/BLDC_controller.c **** 
 700              		.loc 1 445 54 discriminator 1 view .LVU195
 701 007e A379     		ldrb	r3, [r4, #6]	@ zero_extendqisi2
 445:Src/BLDC_controller.c **** 
 702              		.loc 1 445 44 discriminator 1 view .LVU196
 703 0080 13B1     		cbz	r3, .L45
 445:Src/BLDC_controller.c **** 
 704              		.loc 1 445 44 view .LVU197
 705 0082 0123     		movs	r3, #1
 706 0084 00E0     		b	.L45
 707              	.L48:
 708 0086 0023     		movs	r3, #0
 709              	.L45:
 445:Src/BLDC_controller.c **** 
 710              		.loc 1 445 12 discriminator 6 view .LVU198
 711 0088 2B70     		strb	r3, [r5]
 712 008a CEE7     		b	.L43
 713              		.cfi_endproc
 714              	.LFE11:
 716              		.section	.text.I_backCalc_fixdt_Init,"ax",%progbits
 717              		.align	1
 718              		.global	I_backCalc_fixdt_Init
 719              		.syntax unified
 720              		.thumb
 721              		.thumb_func
 723              	I_backCalc_fixdt_Init:
 724              	.LVL61:
 725              	.LFB12:
 462:Src/BLDC_controller.c **** 
 463:Src/BLDC_controller.c **** /*
 464:Src/BLDC_controller.c ****  * System initialize for atomic system:
 465:Src/BLDC_controller.c ****  *    '<S83>/I_backCalc_fixdt'
 466:Src/BLDC_controller.c ****  *    '<S83>/I_backCalc_fixdt1'
 467:Src/BLDC_controller.c ****  *    '<S82>/I_backCalc_fixdt'
 468:Src/BLDC_controller.c ****  */
ARM GAS  /var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s 			page 22


 469:Src/BLDC_controller.c **** void I_backCalc_fixdt_Init(DW_I_backCalc_fixdt *localDW, int32_T rtp_yInit)
 470:Src/BLDC_controller.c **** {
 726              		.loc 1 470 1 is_stmt 1 view -0
 727              		.cfi_startproc
 728              		@ args = 0, pretend = 0, frame = 0
 729              		@ frame_needed = 0, uses_anonymous_args = 0
 730              		@ link register save eliminated.
 471:Src/BLDC_controller.c ****   /* InitializeConditions for UnitDelay: '<S90>/UnitDelay' */
 472:Src/BLDC_controller.c ****   localDW->UnitDelay_DSTATE_m = rtp_yInit;
 731              		.loc 1 472 3 view .LVU200
 732              		.loc 1 472 31 is_stmt 0 view .LVU201
 733 0000 4160     		str	r1, [r0, #4]
 473:Src/BLDC_controller.c **** }
 734              		.loc 1 473 1 view .LVU202
 735 0002 7047     		bx	lr
 736              		.cfi_endproc
 737              	.LFE12:
 739              		.section	.text.I_backCalc_fixdt_Reset,"ax",%progbits
 740              		.align	1
 741              		.global	I_backCalc_fixdt_Reset
 742              		.syntax unified
 743              		.thumb
 744              		.thumb_func
 746              	I_backCalc_fixdt_Reset:
 747              	.LVL62:
 748              	.LFB13:
 474:Src/BLDC_controller.c **** 
 475:Src/BLDC_controller.c **** /*
 476:Src/BLDC_controller.c ****  * System reset for atomic system:
 477:Src/BLDC_controller.c ****  *    '<S83>/I_backCalc_fixdt'
 478:Src/BLDC_controller.c ****  *    '<S83>/I_backCalc_fixdt1'
 479:Src/BLDC_controller.c ****  *    '<S82>/I_backCalc_fixdt'
 480:Src/BLDC_controller.c ****  */
 481:Src/BLDC_controller.c **** void I_backCalc_fixdt_Reset(DW_I_backCalc_fixdt *localDW, int32_T rtp_yInit)
 482:Src/BLDC_controller.c **** {
 749              		.loc 1 482 1 is_stmt 1 view -0
 750              		.cfi_startproc
 751              		@ args = 0, pretend = 0, frame = 0
 752              		@ frame_needed = 0, uses_anonymous_args = 0
 753              		@ link register save eliminated.
 483:Src/BLDC_controller.c ****   /* InitializeConditions for UnitDelay: '<S88>/UnitDelay' */
 484:Src/BLDC_controller.c ****   localDW->UnitDelay_DSTATE = 0;
 754              		.loc 1 484 3 view .LVU204
 755              		.loc 1 484 29 is_stmt 0 view .LVU205
 756 0000 0023     		movs	r3, #0
 757 0002 0360     		str	r3, [r0]
 485:Src/BLDC_controller.c **** 
 486:Src/BLDC_controller.c ****   /* InitializeConditions for UnitDelay: '<S90>/UnitDelay' */
 487:Src/BLDC_controller.c ****   localDW->UnitDelay_DSTATE_m = rtp_yInit;
 758              		.loc 1 487 3 is_stmt 1 view .LVU206
 759              		.loc 1 487 31 is_stmt 0 view .LVU207
 760 0004 4160     		str	r1, [r0, #4]
 488:Src/BLDC_controller.c **** }
 761              		.loc 1 488 1 view .LVU208
 762 0006 7047     		bx	lr
 763              		.cfi_endproc
 764              	.LFE13:
ARM GAS  /var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s 			page 23


 766              		.section	.text.I_backCalc_fixdt,"ax",%progbits
 767              		.align	1
 768              		.global	I_backCalc_fixdt
 769              		.syntax unified
 770              		.thumb
 771              		.thumb_func
 773              	I_backCalc_fixdt:
 774              	.LVL63:
 775              	.LFB14:
 489:Src/BLDC_controller.c **** 
 490:Src/BLDC_controller.c **** /*
 491:Src/BLDC_controller.c ****  * Output and update for atomic system:
 492:Src/BLDC_controller.c ****  *    '<S83>/I_backCalc_fixdt'
 493:Src/BLDC_controller.c ****  *    '<S83>/I_backCalc_fixdt1'
 494:Src/BLDC_controller.c ****  *    '<S82>/I_backCalc_fixdt'
 495:Src/BLDC_controller.c ****  */
 496:Src/BLDC_controller.c **** void I_backCalc_fixdt(int16_T rtu_err, uint16_T rtu_I, uint16_T rtu_Kb, int16_T
 497:Src/BLDC_controller.c ****                       rtu_satMax, int16_T rtu_satMin, int16_T *rty_out,
 498:Src/BLDC_controller.c ****                       DW_I_backCalc_fixdt *localDW)
 499:Src/BLDC_controller.c **** {
 776              		.loc 1 499 1 is_stmt 1 view -0
 777              		.cfi_startproc
 778              		@ args = 12, pretend = 0, frame = 0
 779              		@ frame_needed = 0, uses_anonymous_args = 0
 780              		.loc 1 499 1 is_stmt 0 view .LVU210
 781 0000 30B5     		push	{r4, r5, lr}
 782              	.LCFI10:
 783              		.cfi_def_cfa_offset 12
 784              		.cfi_offset 4, -12
 785              		.cfi_offset 5, -8
 786              		.cfi_offset 14, -4
 787 0002 BDF90CE0 		ldrsh	lr, [sp, #12]
 788 0006 049D     		ldr	r5, [sp, #16]
 789 0008 059C     		ldr	r4, [sp, #20]
 500:Src/BLDC_controller.c ****   int32_T rtb_Sum1_o;
 790              		.loc 1 500 3 is_stmt 1 view .LVU211
 501:Src/BLDC_controller.c ****   int16_T rtb_DataTypeConversion1_gf;
 791              		.loc 1 501 3 view .LVU212
 502:Src/BLDC_controller.c **** 
 503:Src/BLDC_controller.c ****   /* Sum: '<S88>/Sum2' incorporates:
 504:Src/BLDC_controller.c ****    *  Product: '<S88>/Divide2'
 505:Src/BLDC_controller.c ****    *  UnitDelay: '<S88>/UnitDelay'
 506:Src/BLDC_controller.c ****    */
 507:Src/BLDC_controller.c ****   rtb_Sum1_o = (rtu_err * rtu_I) >> 4;
 792              		.loc 1 507 3 view .LVU213
 793              		.loc 1 507 25 is_stmt 0 view .LVU214
 794 000a 00FB01F1 		mul	r1, r0, r1
 795              	.LVL64:
 508:Src/BLDC_controller.c ****   if ((rtb_Sum1_o < 0) && (localDW->UnitDelay_DSTATE < MIN_int32_T - rtb_Sum1_o))
 796              		.loc 1 508 3 is_stmt 1 view .LVU215
 797              		.loc 1 508 6 is_stmt 0 view .LVU216
 798 000e 0911     		asrs	r1, r1, #4
 799              	.LVL65:
 800              		.loc 1 508 6 view .LVU217
 801 0010 1CD4     		bmi	.L65
 802              	.LVL66:
 803              	.L56:
ARM GAS  /var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s 			page 24


 509:Src/BLDC_controller.c ****   {
 510:Src/BLDC_controller.c ****     rtb_Sum1_o = MIN_int32_T;
 511:Src/BLDC_controller.c ****   } else if ((rtb_Sum1_o > 0) && (localDW->UnitDelay_DSTATE > MAX_int32_T
 804              		.loc 1 511 10 is_stmt 1 view .LVU218
 805              		.loc 1 511 13 is_stmt 0 view .LVU219
 806 0012 0029     		cmp	r1, #0
 807 0014 06DD     		ble	.L58
 512:Src/BLDC_controller.c ****               - rtb_Sum1_o)) {
 808              		.loc 1 512 15 discriminator 1 view .LVU220
 809 0016 6FF00040 		mvn	r0, #-2147483648
 810 001a 401A     		subs	r0, r0, r1
 511:Src/BLDC_controller.c ****               - rtb_Sum1_o)) {
 811              		.loc 1 511 31 discriminator 1 view .LVU221
 812 001c D4F800C0 		ldr	ip, [r4]
 813 0020 8445     		cmp	ip, r0
 814 0022 1CDC     		bgt	.L63
 815              	.L58:
 513:Src/BLDC_controller.c ****     rtb_Sum1_o = MAX_int32_T;
 514:Src/BLDC_controller.c ****   } else {
 515:Src/BLDC_controller.c ****     rtb_Sum1_o += localDW->UnitDelay_DSTATE;
 816              		.loc 1 515 5 is_stmt 1 view .LVU222
 817              		.loc 1 515 26 is_stmt 0 view .LVU223
 818 0024 2068     		ldr	r0, [r4]
 819              		.loc 1 515 16 view .LVU224
 820 0026 0844     		add	r0, r0, r1
 821              	.LVL67:
 822              	.L57:
 516:Src/BLDC_controller.c ****   }
 517:Src/BLDC_controller.c **** 
 518:Src/BLDC_controller.c ****   /* End of Sum: '<S88>/Sum2' */
 519:Src/BLDC_controller.c **** 
 520:Src/BLDC_controller.c ****   /* Sum: '<S90>/Sum1' incorporates:
 521:Src/BLDC_controller.c ****    *  UnitDelay: '<S90>/UnitDelay'
 522:Src/BLDC_controller.c ****    */
 523:Src/BLDC_controller.c ****   rtb_Sum1_o += localDW->UnitDelay_DSTATE_m;
 823              		.loc 1 523 3 is_stmt 1 view .LVU225
 824              		.loc 1 523 24 is_stmt 0 view .LVU226
 825 0028 6168     		ldr	r1, [r4, #4]
 826              		.loc 1 523 14 view .LVU227
 827 002a 0144     		add	r1, r1, r0
 828              	.LVL68:
 524:Src/BLDC_controller.c **** 
 525:Src/BLDC_controller.c ****   /* DataTypeConversion: '<S90>/Data Type Conversion1' */
 526:Src/BLDC_controller.c ****   rtb_DataTypeConversion1_gf = (int16_T)(rtb_Sum1_o >> 12);
 829              		.loc 1 526 3 is_stmt 1 view .LVU228
 830              		.loc 1 526 53 is_stmt 0 view .LVU229
 831 002c 4FEA213C 		asr	ip, r1, #12
 832              		.loc 1 526 30 view .LVU230
 833 0030 41F30F30 		sbfx	r0, r1, #12, #16
 834              	.LVL69:
 527:Src/BLDC_controller.c **** 
 528:Src/BLDC_controller.c ****   /* Switch: '<S91>/Switch2' incorporates:
 529:Src/BLDC_controller.c ****    *  RelationalOperator: '<S91>/LowerRelop1'
 530:Src/BLDC_controller.c ****    *  RelationalOperator: '<S91>/UpperRelop'
 531:Src/BLDC_controller.c ****    *  Switch: '<S91>/Switch'
 532:Src/BLDC_controller.c ****    */
 533:Src/BLDC_controller.c ****   if (rtb_DataTypeConversion1_gf > rtu_satMax) {
ARM GAS  /var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s 			page 25


 835              		.loc 1 533 3 is_stmt 1 view .LVU231
 836              		.loc 1 533 6 is_stmt 0 view .LVU232
 837 0034 9842     		cmp	r0, r3
 838 0036 15DD     		ble	.L59
 534:Src/BLDC_controller.c ****     *rty_out = rtu_satMax;
 839              		.loc 1 534 5 is_stmt 1 view .LVU233
 840              		.loc 1 534 14 is_stmt 0 view .LVU234
 841 0038 2B80     		strh	r3, [r5]	@ movhi
 842              	.L60:
 535:Src/BLDC_controller.c ****   } else if (rtb_DataTypeConversion1_gf < rtu_satMin) {
 536:Src/BLDC_controller.c ****     /* Switch: '<S91>/Switch' */
 537:Src/BLDC_controller.c ****     *rty_out = rtu_satMin;
 538:Src/BLDC_controller.c ****   } else {
 539:Src/BLDC_controller.c ****     *rty_out = rtb_DataTypeConversion1_gf;
 540:Src/BLDC_controller.c ****   }
 541:Src/BLDC_controller.c **** 
 542:Src/BLDC_controller.c ****   /* End of Switch: '<S91>/Switch2' */
 543:Src/BLDC_controller.c **** 
 544:Src/BLDC_controller.c ****   /* Update for UnitDelay: '<S88>/UnitDelay' incorporates:
 545:Src/BLDC_controller.c ****    *  Product: '<S88>/Divide1'
 546:Src/BLDC_controller.c ****    *  Sum: '<S88>/Sum3'
 547:Src/BLDC_controller.c ****    */
 548:Src/BLDC_controller.c ****   localDW->UnitDelay_DSTATE = (int16_T)(*rty_out - rtb_DataTypeConversion1_gf) *
 843              		.loc 1 548 3 is_stmt 1 view .LVU235
 844              		.loc 1 548 41 is_stmt 0 view .LVU236
 845 003a 2B88     		ldrh	r3, [r5]
 846              	.LVL70:
 847              		.loc 1 548 50 view .LVU237
 848 003c A3EB0C03 		sub	r3, r3, ip
 849              		.loc 1 548 31 view .LVU238
 850 0040 1BB2     		sxth	r3, r3
 851              		.loc 1 548 80 view .LVU239
 852 0042 03FB02F2 		mul	r2, r3, r2
 853              	.LVL71:
 854              		.loc 1 548 29 view .LVU240
 855 0046 2260     		str	r2, [r4]
 549:Src/BLDC_controller.c ****     rtu_Kb;
 550:Src/BLDC_controller.c **** 
 551:Src/BLDC_controller.c ****   /* Update for UnitDelay: '<S90>/UnitDelay' */
 552:Src/BLDC_controller.c ****   localDW->UnitDelay_DSTATE_m = rtb_Sum1_o;
 856              		.loc 1 552 3 is_stmt 1 view .LVU241
 857              		.loc 1 552 31 is_stmt 0 view .LVU242
 858 0048 6160     		str	r1, [r4, #4]
 553:Src/BLDC_controller.c **** }
 859              		.loc 1 553 1 view .LVU243
 860 004a 30BD     		pop	{r4, r5, pc}
 861              	.LVL72:
 862              	.L65:
 508:Src/BLDC_controller.c ****   {
 863              		.loc 1 508 68 discriminator 1 view .LVU244
 864 004c C1F10040 		rsb	r0, r1, #-2147483648
 865              	.LVL73:
 508:Src/BLDC_controller.c ****   {
 866              		.loc 1 508 24 discriminator 1 view .LVU245
 867 0050 D4F800C0 		ldr	ip, [r4]
 868 0054 8445     		cmp	ip, r0
 869 0056 DCDA     		bge	.L56
ARM GAS  /var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s 			page 26


 510:Src/BLDC_controller.c ****   } else if ((rtb_Sum1_o > 0) && (localDW->UnitDelay_DSTATE > MAX_int32_T
 870              		.loc 1 510 16 view .LVU246
 871 0058 4FF00040 		mov	r0, #-2147483648
 872 005c E4E7     		b	.L57
 873              	.L63:
 513:Src/BLDC_controller.c ****   } else {
 874              		.loc 1 513 16 view .LVU247
 875 005e 6FF00040 		mvn	r0, #-2147483648
 876 0062 E1E7     		b	.L57
 877              	.LVL74:
 878              	.L59:
 535:Src/BLDC_controller.c ****     /* Switch: '<S91>/Switch' */
 879              		.loc 1 535 10 is_stmt 1 view .LVU248
 535:Src/BLDC_controller.c ****     /* Switch: '<S91>/Switch' */
 880              		.loc 1 535 13 is_stmt 0 view .LVU249
 881 0064 7045     		cmp	r0, lr
 882 0066 02DA     		bge	.L61
 537:Src/BLDC_controller.c ****   } else {
 883              		.loc 1 537 5 is_stmt 1 view .LVU250
 537:Src/BLDC_controller.c ****   } else {
 884              		.loc 1 537 14 is_stmt 0 view .LVU251
 885 0068 A5F800E0 		strh	lr, [r5]	@ movhi
 886 006c E5E7     		b	.L60
 887              	.L61:
 539:Src/BLDC_controller.c ****   }
 888              		.loc 1 539 5 is_stmt 1 view .LVU252
 539:Src/BLDC_controller.c ****   }
 889              		.loc 1 539 14 is_stmt 0 view .LVU253
 890 006e 2880     		strh	r0, [r5]	@ movhi
 891 0070 E3E7     		b	.L60
 892              		.cfi_endproc
 893              	.LFE14:
 895              		.section	.text.PI_clamp_fixdt_Init,"ax",%progbits
 896              		.align	1
 897              		.global	PI_clamp_fixdt_Init
 898              		.syntax unified
 899              		.thumb
 900              		.thumb_func
 902              	PI_clamp_fixdt_Init:
 903              	.LVL75:
 904              	.LFB15:
 554:Src/BLDC_controller.c **** 
 555:Src/BLDC_controller.c **** /* System initialize for atomic system: '<S63>/PI_clamp_fixdt' */
 556:Src/BLDC_controller.c **** void PI_clamp_fixdt_Init(DW_PI_clamp_fixdt *localDW)
 557:Src/BLDC_controller.c **** {
 905              		.loc 1 557 1 is_stmt 1 view -0
 906              		.cfi_startproc
 907              		@ args = 0, pretend = 0, frame = 0
 908              		@ frame_needed = 0, uses_anonymous_args = 0
 909              		@ link register save eliminated.
 558:Src/BLDC_controller.c ****   /* InitializeConditions for Delay: '<S77>/Resettable Delay' */
 559:Src/BLDC_controller.c ****   localDW->icLoad = 1U;
 910              		.loc 1 559 3 view .LVU255
 911              		.loc 1 559 19 is_stmt 0 view .LVU256
 912 0000 0123     		movs	r3, #1
 913 0002 0371     		strb	r3, [r0, #4]
 560:Src/BLDC_controller.c **** }
ARM GAS  /var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s 			page 27


 914              		.loc 1 560 1 view .LVU257
 915 0004 7047     		bx	lr
 916              		.cfi_endproc
 917              	.LFE15:
 919              		.section	.text.PI_clamp_fixdt_Reset,"ax",%progbits
 920              		.align	1
 921              		.global	PI_clamp_fixdt_Reset
 922              		.syntax unified
 923              		.thumb
 924              		.thumb_func
 926              	PI_clamp_fixdt_Reset:
 927              	.LVL76:
 928              	.LFB16:
 561:Src/BLDC_controller.c **** 
 562:Src/BLDC_controller.c **** /* System reset for atomic system: '<S63>/PI_clamp_fixdt' */
 563:Src/BLDC_controller.c **** void PI_clamp_fixdt_Reset(DW_PI_clamp_fixdt *localDW)
 564:Src/BLDC_controller.c **** {
 929              		.loc 1 564 1 is_stmt 1 view -0
 930              		.cfi_startproc
 931              		@ args = 0, pretend = 0, frame = 0
 932              		@ frame_needed = 0, uses_anonymous_args = 0
 933              		@ link register save eliminated.
 565:Src/BLDC_controller.c ****   /* InitializeConditions for UnitDelay: '<S74>/UnitDelay1' */
 566:Src/BLDC_controller.c ****   localDW->UnitDelay1_DSTATE = false;
 934              		.loc 1 566 3 view .LVU259
 935              		.loc 1 566 30 is_stmt 0 view .LVU260
 936 0000 0023     		movs	r3, #0
 937 0002 4371     		strb	r3, [r0, #5]
 567:Src/BLDC_controller.c **** 
 568:Src/BLDC_controller.c ****   /* InitializeConditions for Delay: '<S77>/Resettable Delay' */
 569:Src/BLDC_controller.c ****   localDW->icLoad = 1U;
 938              		.loc 1 569 3 is_stmt 1 view .LVU261
 939              		.loc 1 569 19 is_stmt 0 view .LVU262
 940 0004 0123     		movs	r3, #1
 941 0006 0371     		strb	r3, [r0, #4]
 570:Src/BLDC_controller.c **** }
 942              		.loc 1 570 1 view .LVU263
 943 0008 7047     		bx	lr
 944              		.cfi_endproc
 945              	.LFE16:
 947              		.section	.text.PI_clamp_fixdt,"ax",%progbits
 948              		.align	1
 949              		.global	PI_clamp_fixdt
 950              		.syntax unified
 951              		.thumb
 952              		.thumb_func
 954              	PI_clamp_fixdt:
 955              	.LVL77:
 956              	.LFB17:
 571:Src/BLDC_controller.c **** 
 572:Src/BLDC_controller.c **** /* Output and update for atomic system: '<S63>/PI_clamp_fixdt' */
 573:Src/BLDC_controller.c **** void PI_clamp_fixdt(int16_T rtu_err, uint16_T rtu_P, uint16_T rtu_I, int32_T
 574:Src/BLDC_controller.c ****                     rtu_init, int16_T rtu_satMax, int16_T rtu_satMin, int32_T
 575:Src/BLDC_controller.c ****                     rtu_ext_limProt, int16_T *rty_out, DW_PI_clamp_fixdt
 576:Src/BLDC_controller.c ****                     *localDW)
 577:Src/BLDC_controller.c **** {
 957              		.loc 1 577 1 is_stmt 1 view -0
ARM GAS  /var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s 			page 28


 958              		.cfi_startproc
 959              		@ args = 20, pretend = 0, frame = 0
 960              		@ frame_needed = 0, uses_anonymous_args = 0
 961              		.loc 1 577 1 is_stmt 0 view .LVU265
 962 0000 70B5     		push	{r4, r5, r6, lr}
 963              	.LCFI11:
 964              		.cfi_def_cfa_offset 16
 965              		.cfi_offset 4, -16
 966              		.cfi_offset 5, -12
 967              		.cfi_offset 6, -8
 968              		.cfi_offset 14, -4
 969 0002 BDF910E0 		ldrsh	lr, [sp, #16]
 970 0006 BDF91460 		ldrsh	r6, [sp, #20]
 971 000a 069D     		ldr	r5, [sp, #24]
 972 000c 089C     		ldr	r4, [sp, #32]
 578:Src/BLDC_controller.c ****   boolean_T rtb_LowerRelop1_c0;
 973              		.loc 1 578 3 is_stmt 1 view .LVU266
 579:Src/BLDC_controller.c ****   boolean_T rtb_UpperRelop_f;
 974              		.loc 1 579 3 view .LVU267
 580:Src/BLDC_controller.c ****   int32_T rtb_Sum1_p0;
 975              		.loc 1 580 3 view .LVU268
 581:Src/BLDC_controller.c ****   int32_T q0;
 976              		.loc 1 581 3 view .LVU269
 582:Src/BLDC_controller.c ****   int32_T tmp;
 977              		.loc 1 582 3 view .LVU270
 583:Src/BLDC_controller.c ****   int16_T tmp_0;
 978              		.loc 1 583 3 view .LVU271
 584:Src/BLDC_controller.c **** 
 585:Src/BLDC_controller.c ****   /* Sum: '<S74>/Sum2' incorporates:
 586:Src/BLDC_controller.c ****    *  Product: '<S74>/Divide2'
 587:Src/BLDC_controller.c ****    */
 588:Src/BLDC_controller.c ****   q0 = rtu_err * rtu_I;
 979              		.loc 1 588 3 view .LVU272
 980              		.loc 1 588 6 is_stmt 0 view .LVU273
 981 000e 00FB02F2 		mul	r2, r0, r2
 982              	.LVL78:
 589:Src/BLDC_controller.c ****   if ((q0 < 0) && (rtu_ext_limProt < MIN_int32_T - q0)) {
 983              		.loc 1 589 3 is_stmt 1 view .LVU274
 984              		.loc 1 589 6 is_stmt 0 view .LVU275
 985 0012 002A     		cmp	r2, #0
 986 0014 1CDB     		blt	.L95
 987              	.L69:
 590:Src/BLDC_controller.c ****     q0 = MIN_int32_T;
 591:Src/BLDC_controller.c ****   } else if ((q0 > 0) && (rtu_ext_limProt > MAX_int32_T - q0)) {
 988              		.loc 1 591 10 is_stmt 1 view .LVU276
 989              		.loc 1 591 13 is_stmt 0 view .LVU277
 990 0016 002A     		cmp	r2, #0
 991 0018 05DD     		ble	.L71
 992              		.loc 1 591 57 discriminator 1 view .LVU278
 993 001a 6FF0004C 		mvn	ip, #-2147483648
 994 001e ACEB020C 		sub	ip, ip, r2
 995              		.loc 1 591 23 discriminator 1 view .LVU279
 996 0022 AC45     		cmp	ip, r5
 997 0024 1BDB     		blt	.L83
 998              	.L71:
 592:Src/BLDC_controller.c ****     q0 = MAX_int32_T;
 593:Src/BLDC_controller.c ****   } else {
ARM GAS  /var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s 			page 29


 594:Src/BLDC_controller.c ****     q0 += rtu_ext_limProt;
 999              		.loc 1 594 5 is_stmt 1 view .LVU280
 1000              		.loc 1 594 8 is_stmt 0 view .LVU281
 1001 0026 02EB050C 		add	ip, r2, r5
 1002              	.LVL79:
 1003              	.L70:
 595:Src/BLDC_controller.c ****   }
 596:Src/BLDC_controller.c **** 
 597:Src/BLDC_controller.c ****   /* Delay: '<S77>/Resettable Delay' */
 598:Src/BLDC_controller.c ****   if (localDW->icLoad != 0) {
 1004              		.loc 1 598 3 is_stmt 1 view .LVU282
 1005              		.loc 1 598 14 is_stmt 0 view .LVU283
 1006 002a 2279     		ldrb	r2, [r4, #4]	@ zero_extendqisi2
 1007              		.loc 1 598 6 view .LVU284
 1008 002c 02B1     		cbz	r2, .L72
 599:Src/BLDC_controller.c ****     localDW->ResettableDelay_DSTATE = rtu_init;
 1009              		.loc 1 599 5 is_stmt 1 view .LVU285
 1010              		.loc 1 599 37 is_stmt 0 view .LVU286
 1011 002e 2360     		str	r3, [r4]
 1012              	.L72:
 600:Src/BLDC_controller.c ****   }
 601:Src/BLDC_controller.c **** 
 602:Src/BLDC_controller.c ****   /* Switch: '<S74>/Switch1' incorporates:
 603:Src/BLDC_controller.c ****    *  Constant: '<S74>/Constant'
 604:Src/BLDC_controller.c ****    *  Sum: '<S74>/Sum2'
 605:Src/BLDC_controller.c ****    *  UnitDelay: '<S74>/UnitDelay1'
 606:Src/BLDC_controller.c ****    */
 607:Src/BLDC_controller.c ****   if (localDW->UnitDelay1_DSTATE) {
 1013              		.loc 1 607 3 is_stmt 1 view .LVU287
 1014              		.loc 1 607 14 is_stmt 0 view .LVU288
 1015 0030 6379     		ldrb	r3, [r4, #5]	@ zero_extendqisi2
 1016              	.LVL80:
 1017              		.loc 1 607 6 view .LVU289
 1018 0032 BBB1     		cbz	r3, .L84
 608:Src/BLDC_controller.c ****     tmp = 0;
 1019              		.loc 1 608 9 view .LVU290
 1020 0034 0023     		movs	r3, #0
 1021              	.L73:
 1022              	.LVL81:
 609:Src/BLDC_controller.c ****   } else {
 610:Src/BLDC_controller.c ****     tmp = q0;
 611:Src/BLDC_controller.c ****   }
 612:Src/BLDC_controller.c **** 
 613:Src/BLDC_controller.c ****   /* End of Switch: '<S74>/Switch1' */
 614:Src/BLDC_controller.c **** 
 615:Src/BLDC_controller.c ****   /* Sum: '<S77>/Sum1' incorporates:
 616:Src/BLDC_controller.c ****    *  Delay: '<S77>/Resettable Delay'
 617:Src/BLDC_controller.c ****    */
 618:Src/BLDC_controller.c ****   rtb_Sum1_p0 = tmp + localDW->ResettableDelay_DSTATE;
 1023              		.loc 1 618 3 is_stmt 1 view .LVU291
 1024              		.loc 1 618 30 is_stmt 0 view .LVU292
 1025 0036 2568     		ldr	r5, [r4]
 1026              		.loc 1 618 15 view .LVU293
 1027 0038 1D44     		add	r5, r5, r3
 1028              	.LVL82:
 619:Src/BLDC_controller.c **** 
 620:Src/BLDC_controller.c ****   /* Product: '<S74>/Divide5' */
ARM GAS  /var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s 			page 30


 621:Src/BLDC_controller.c ****   tmp = (rtu_err * rtu_P) >> 11;
 1029              		.loc 1 621 3 is_stmt 1 view .LVU294
 1030              		.loc 1 621 18 is_stmt 0 view .LVU295
 1031 003a 00FB01F1 		mul	r1, r0, r1
 1032              	.LVL83:
 1033              		.loc 1 621 7 view .LVU296
 1034 003e CB12     		asrs	r3, r1, #11
 1035              	.LVL84:
 622:Src/BLDC_controller.c ****   if (tmp > 32767) {
 1036              		.loc 1 622 3 is_stmt 1 view .LVU297
 1037              		.loc 1 622 6 is_stmt 0 view .LVU298
 1038 0040 B1F1806F 		cmp	r1, #67108864
 1039 0044 10DA     		bge	.L85
 623:Src/BLDC_controller.c ****     tmp = 32767;
 624:Src/BLDC_controller.c ****   } else {
 625:Src/BLDC_controller.c ****     if (tmp < -32768) {
 1040              		.loc 1 625 5 is_stmt 1 view .LVU299
 1041              		.loc 1 625 8 is_stmt 0 view .LVU300
 1042 0046 13F5004F 		cmn	r3, #32768
 1043 004a 0FDA     		bge	.L74
 626:Src/BLDC_controller.c ****       tmp = -32768;
 1044              		.loc 1 626 11 view .LVU301
 1045 004c 284B     		ldr	r3, .L97
 1046              	.LVL85:
 1047              		.loc 1 626 11 view .LVU302
 1048 004e 0DE0     		b	.L74
 1049              	.LVL86:
 1050              	.L95:
 589:Src/BLDC_controller.c ****     q0 = MIN_int32_T;
 1051              		.loc 1 589 50 discriminator 1 view .LVU303
 1052 0050 C2F1004C 		rsb	ip, r2, #-2147483648
 589:Src/BLDC_controller.c ****     q0 = MIN_int32_T;
 1053              		.loc 1 589 16 discriminator 1 view .LVU304
 1054 0054 AC45     		cmp	ip, r5
 1055 0056 DEDD     		ble	.L69
 590:Src/BLDC_controller.c ****   } else if ((q0 > 0) && (rtu_ext_limProt > MAX_int32_T - q0)) {
 1056              		.loc 1 590 8 view .LVU305
 1057 0058 4FF0004C 		mov	ip, #-2147483648
 1058 005c E5E7     		b	.L70
 1059              	.L83:
 592:Src/BLDC_controller.c ****   } else {
 1060              		.loc 1 592 8 view .LVU306
 1061 005e 6FF0004C 		mvn	ip, #-2147483648
 1062 0062 E2E7     		b	.L70
 1063              	.LVL87:
 1064              	.L84:
 610:Src/BLDC_controller.c ****   }
 1065              		.loc 1 610 9 view .LVU307
 1066 0064 6346     		mov	r3, ip
 1067 0066 E6E7     		b	.L73
 1068              	.LVL88:
 1069              	.L85:
 623:Src/BLDC_controller.c ****   } else {
 1070              		.loc 1 623 9 view .LVU308
 1071 0068 47F6FF73 		movw	r3, #32767
 1072              	.LVL89:
 1073              	.L74:
ARM GAS  /var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s 			page 31


 627:Src/BLDC_controller.c ****     }
 628:Src/BLDC_controller.c ****   }
 629:Src/BLDC_controller.c **** 
 630:Src/BLDC_controller.c ****   /* Sum: '<S74>/Sum1' incorporates:
 631:Src/BLDC_controller.c ****    *  DataTypeConversion: '<S77>/Data Type Conversion1'
 632:Src/BLDC_controller.c ****    *  Product: '<S74>/Divide5'
 633:Src/BLDC_controller.c ****    */
 634:Src/BLDC_controller.c ****   tmp = (((rtb_Sum1_p0 >> 16) << 1) + tmp) >> 1;
 1074              		.loc 1 634 3 is_stmt 1 view .LVU309
 1075              		.loc 1 634 24 is_stmt 0 view .LVU310
 1076 006c 2A14     		asrs	r2, r5, #16
 1077              		.loc 1 634 37 view .LVU311
 1078 006e 03EB4202 		add	r2, r3, r2, lsl #1
 1079              		.loc 1 634 7 view .LVU312
 1080 0072 5310     		asrs	r3, r2, #1
 1081              	.LVL90:
 635:Src/BLDC_controller.c ****   if (tmp > 32767) {
 1082              		.loc 1 635 3 is_stmt 1 view .LVU313
 1083              		.loc 1 635 6 is_stmt 0 view .LVU314
 1084 0074 B2F5803F 		cmp	r2, #65536
 1085 0078 04DA     		bge	.L87
 636:Src/BLDC_controller.c ****     tmp = 32767;
 637:Src/BLDC_controller.c ****   } else {
 638:Src/BLDC_controller.c ****     if (tmp < -32768) {
 1086              		.loc 1 638 5 is_stmt 1 view .LVU315
 1087              		.loc 1 638 8 is_stmt 0 view .LVU316
 1088 007a 13F5004F 		cmn	r3, #32768
 1089 007e 03DA     		bge	.L75
 639:Src/BLDC_controller.c ****       tmp = -32768;
 1090              		.loc 1 639 11 view .LVU317
 1091 0080 1B4B     		ldr	r3, .L97
 1092              	.LVL91:
 1093              		.loc 1 639 11 view .LVU318
 1094 0082 01E0     		b	.L75
 1095              	.LVL92:
 1096              	.L87:
 636:Src/BLDC_controller.c ****     tmp = 32767;
 1097              		.loc 1 636 9 view .LVU319
 1098 0084 47F6FF73 		movw	r3, #32767
 1099              	.LVL93:
 1100              	.L75:
 640:Src/BLDC_controller.c ****     }
 641:Src/BLDC_controller.c ****   }
 642:Src/BLDC_controller.c **** 
 643:Src/BLDC_controller.c ****   /* RelationalOperator: '<S78>/LowerRelop1' incorporates:
 644:Src/BLDC_controller.c ****    *  Sum: '<S74>/Sum1'
 645:Src/BLDC_controller.c ****    */
 646:Src/BLDC_controller.c ****   rtb_LowerRelop1_c0 = ((int16_T)tmp > rtu_satMax);
 1101              		.loc 1 646 3 is_stmt 1 view .LVU320
 1102              		.loc 1 646 25 is_stmt 0 view .LVU321
 1103 0088 1BB2     		sxth	r3, r3
 1104              	.LVL94:
 647:Src/BLDC_controller.c **** 
 648:Src/BLDC_controller.c ****   /* RelationalOperator: '<S78>/UpperRelop' incorporates:
 649:Src/BLDC_controller.c ****    *  Sum: '<S74>/Sum1'
 650:Src/BLDC_controller.c ****    */
 651:Src/BLDC_controller.c ****   rtb_UpperRelop_f = ((int16_T)tmp < rtu_satMin);
ARM GAS  /var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s 			page 32


 1105              		.loc 1 651 3 is_stmt 1 view .LVU322
 652:Src/BLDC_controller.c **** 
 653:Src/BLDC_controller.c ****   /* Switch: '<S78>/Switch1' incorporates:
 654:Src/BLDC_controller.c ****    *  Sum: '<S74>/Sum1'
 655:Src/BLDC_controller.c ****    *  Switch: '<S78>/Switch3'
 656:Src/BLDC_controller.c ****    */
 657:Src/BLDC_controller.c ****   if (rtb_LowerRelop1_c0) {
 1106              		.loc 1 657 3 view .LVU323
 1107              		.loc 1 657 6 is_stmt 0 view .LVU324
 1108 008a 7345     		cmp	r3, lr
 1109 008c 18DD     		ble	.L76
 658:Src/BLDC_controller.c ****     *rty_out = rtu_satMax;
 1110              		.loc 1 658 5 is_stmt 1 view .LVU325
 1111              		.loc 1 658 14 is_stmt 0 view .LVU326
 1112 008e 079A     		ldr	r2, [sp, #28]
 1113 0090 A2F800E0 		strh	lr, [r2]	@ movhi
 1114              	.L77:
 659:Src/BLDC_controller.c ****   } else if (rtb_UpperRelop_f) {
 660:Src/BLDC_controller.c ****     /* Switch: '<S78>/Switch3' */
 661:Src/BLDC_controller.c ****     *rty_out = rtu_satMin;
 662:Src/BLDC_controller.c ****   } else {
 663:Src/BLDC_controller.c ****     *rty_out = (int16_T)tmp;
 664:Src/BLDC_controller.c ****   }
 665:Src/BLDC_controller.c **** 
 666:Src/BLDC_controller.c ****   /* End of Switch: '<S78>/Switch1' */
 667:Src/BLDC_controller.c **** 
 668:Src/BLDC_controller.c ****   /* Signum: '<S76>/SignDeltaU2' incorporates:
 669:Src/BLDC_controller.c ****    *  Sum: '<S74>/Sum2'
 670:Src/BLDC_controller.c ****    */
 671:Src/BLDC_controller.c ****   if (q0 < 0) {
 1115              		.loc 1 671 3 is_stmt 1 view .LVU327
 1116              		.loc 1 671 6 is_stmt 0 view .LVU328
 1117 0094 BCF1000F 		cmp	ip, #0
 1118 0098 1ADB     		blt	.L89
 672:Src/BLDC_controller.c ****     q0 = -1;
 673:Src/BLDC_controller.c ****   } else {
 674:Src/BLDC_controller.c ****     q0 = (q0 > 0);
 1119              		.loc 1 674 5 is_stmt 1 view .LVU329
 1120              		.loc 1 674 14 is_stmt 0 view .LVU330
 1121 009a BCF1000F 		cmp	ip, #0
 1122 009e D4BF     		ite	le
 1123 00a0 0022     		movle	r2, #0
 1124 00a2 0122     		movgt	r2, #1
 1125              	.LVL95:
 1126              	.L79:
 675:Src/BLDC_controller.c ****   }
 676:Src/BLDC_controller.c **** 
 677:Src/BLDC_controller.c ****   /* End of Signum: '<S76>/SignDeltaU2' */
 678:Src/BLDC_controller.c **** 
 679:Src/BLDC_controller.c ****   /* Signum: '<S76>/SignDeltaU3' incorporates:
 680:Src/BLDC_controller.c ****    *  Sum: '<S74>/Sum1'
 681:Src/BLDC_controller.c ****    */
 682:Src/BLDC_controller.c ****   if ((int16_T)tmp < 0) {
 1127              		.loc 1 682 3 is_stmt 1 view .LVU331
 1128              		.loc 1 682 6 is_stmt 0 view .LVU332
 1129 00a4 002B     		cmp	r3, #0
 1130 00a6 16DB     		blt	.L90
ARM GAS  /var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s 			page 33


 683:Src/BLDC_controller.c ****     tmp_0 = -1;
 684:Src/BLDC_controller.c ****   } else {
 685:Src/BLDC_controller.c ****     tmp_0 = (int16_T)((int16_T)tmp > 0);
 1131              		.loc 1 685 5 is_stmt 1 view .LVU333
 1132              		.loc 1 685 11 is_stmt 0 view .LVU334
 1133 00a8 002B     		cmp	r3, #0
 1134 00aa D4BF     		ite	le
 1135 00ac 0021     		movle	r1, #0
 1136 00ae 0121     		movgt	r1, #1
 1137              	.LVL96:
 1138              	.L80:
 686:Src/BLDC_controller.c ****   }
 687:Src/BLDC_controller.c **** 
 688:Src/BLDC_controller.c ****   /* End of Signum: '<S76>/SignDeltaU3' */
 689:Src/BLDC_controller.c **** 
 690:Src/BLDC_controller.c ****   /* Update for UnitDelay: '<S74>/UnitDelay1' incorporates:
 691:Src/BLDC_controller.c ****    *  DataTypeConversion: '<S76>/DataTypeConv4'
 692:Src/BLDC_controller.c ****    *  Logic: '<S74>/AND1'
 693:Src/BLDC_controller.c ****    *  Logic: '<S76>/AND1'
 694:Src/BLDC_controller.c ****    *  RelationalOperator: '<S76>/Equal1'
 695:Src/BLDC_controller.c ****    */
 696:Src/BLDC_controller.c ****   localDW->UnitDelay1_DSTATE = ((q0 == tmp_0) && (rtb_LowerRelop1_c0 ||
 1139              		.loc 1 696 3 is_stmt 1 view .LVU335
 1140              		.loc 1 696 47 is_stmt 0 view .LVU336
 1141 00b0 9142     		cmp	r1, r2
 1142 00b2 13D0     		beq	.L96
 1143 00b4 0023     		movs	r3, #0
 1144              	.LVL97:
 1145              	.L81:
 1146              		.loc 1 696 30 discriminator 8 view .LVU337
 1147 00b6 6371     		strb	r3, [r4, #5]
 697:Src/BLDC_controller.c ****     rtb_UpperRelop_f));
 698:Src/BLDC_controller.c **** 
 699:Src/BLDC_controller.c ****   /* Update for Delay: '<S77>/Resettable Delay' */
 700:Src/BLDC_controller.c ****   localDW->icLoad = 0U;
 1148              		.loc 1 700 3 is_stmt 1 discriminator 8 view .LVU338
 1149              		.loc 1 700 19 is_stmt 0 discriminator 8 view .LVU339
 1150 00b8 0023     		movs	r3, #0
 1151 00ba 2371     		strb	r3, [r4, #4]
 701:Src/BLDC_controller.c ****   localDW->ResettableDelay_DSTATE = rtb_Sum1_p0;
 1152              		.loc 1 701 3 is_stmt 1 discriminator 8 view .LVU340
 1153              		.loc 1 701 35 is_stmt 0 discriminator 8 view .LVU341
 1154 00bc 2560     		str	r5, [r4]
 702:Src/BLDC_controller.c **** }
 1155              		.loc 1 702 1 discriminator 8 view .LVU342
 1156 00be 70BD     		pop	{r4, r5, r6, pc}
 1157              	.LVL98:
 1158              	.L76:
 659:Src/BLDC_controller.c ****     /* Switch: '<S78>/Switch3' */
 1159              		.loc 1 659 10 is_stmt 1 view .LVU343
 659:Src/BLDC_controller.c ****     /* Switch: '<S78>/Switch3' */
 1160              		.loc 1 659 13 is_stmt 0 view .LVU344
 1161 00c0 B342     		cmp	r3, r6
 1162 00c2 02DA     		bge	.L78
 661:Src/BLDC_controller.c ****   } else {
 1163              		.loc 1 661 5 is_stmt 1 view .LVU345
 661:Src/BLDC_controller.c ****   } else {
ARM GAS  /var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s 			page 34


 1164              		.loc 1 661 14 is_stmt 0 view .LVU346
 1165 00c4 079A     		ldr	r2, [sp, #28]
 1166 00c6 1680     		strh	r6, [r2]	@ movhi
 1167 00c8 E4E7     		b	.L77
 1168              	.L78:
 663:Src/BLDC_controller.c ****   }
 1169              		.loc 1 663 5 is_stmt 1 view .LVU347
 663:Src/BLDC_controller.c ****   }
 1170              		.loc 1 663 14 is_stmt 0 view .LVU348
 1171 00ca 079A     		ldr	r2, [sp, #28]
 1172 00cc 1380     		strh	r3, [r2]	@ movhi
 1173 00ce E1E7     		b	.L77
 1174              	.L89:
 672:Src/BLDC_controller.c ****   } else {
 1175              		.loc 1 672 8 view .LVU349
 1176 00d0 4FF0FF32 		mov	r2, #-1
 1177 00d4 E6E7     		b	.L79
 1178              	.LVL99:
 1179              	.L90:
 683:Src/BLDC_controller.c ****   } else {
 1180              		.loc 1 683 11 view .LVU350
 1181 00d6 4FF0FF31 		mov	r1, #-1
 1182 00da E9E7     		b	.L80
 1183              	.LVL100:
 1184              	.L96:
 696:Src/BLDC_controller.c ****     rtb_UpperRelop_f));
 1185              		.loc 1 696 47 discriminator 1 view .LVU351
 1186 00dc 7345     		cmp	r3, lr
 1187 00de 03DC     		bgt	.L92
 696:Src/BLDC_controller.c ****     rtb_UpperRelop_f));
 1188              		.loc 1 696 70 discriminator 4 view .LVU352
 1189 00e0 B342     		cmp	r3, r6
 1190 00e2 03DB     		blt	.L93
 696:Src/BLDC_controller.c ****     rtb_UpperRelop_f));
 1191              		.loc 1 696 47 view .LVU353
 1192 00e4 0023     		movs	r3, #0
 1193              	.LVL101:
 696:Src/BLDC_controller.c ****     rtb_UpperRelop_f));
 1194              		.loc 1 696 47 view .LVU354
 1195 00e6 E6E7     		b	.L81
 1196              	.LVL102:
 1197              	.L92:
 696:Src/BLDC_controller.c ****     rtb_UpperRelop_f));
 1198              		.loc 1 696 47 view .LVU355
 1199 00e8 0123     		movs	r3, #1
 1200              	.LVL103:
 696:Src/BLDC_controller.c ****     rtb_UpperRelop_f));
 1201              		.loc 1 696 47 view .LVU356
 1202 00ea E4E7     		b	.L81
 1203              	.LVL104:
 1204              	.L93:
 696:Src/BLDC_controller.c ****     rtb_UpperRelop_f));
 1205              		.loc 1 696 47 view .LVU357
 1206 00ec 0123     		movs	r3, #1
 1207              	.LVL105:
 696:Src/BLDC_controller.c ****     rtb_UpperRelop_f));
 1208              		.loc 1 696 47 view .LVU358
ARM GAS  /var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s 			page 35


 1209 00ee E2E7     		b	.L81
 1210              	.L98:
 1211              		.align	2
 1212              	.L97:
 1213 00f0 0080FFFF 		.word	-32768
 1214              		.cfi_endproc
 1215              	.LFE17:
 1217              		.section	.text.PI_clamp_fixdt_d_Init,"ax",%progbits
 1218              		.align	1
 1219              		.global	PI_clamp_fixdt_d_Init
 1220              		.syntax unified
 1221              		.thumb
 1222              		.thumb_func
 1224              	PI_clamp_fixdt_d_Init:
 1225              	.LVL106:
 1226              	.LFB18:
 703:Src/BLDC_controller.c **** 
 704:Src/BLDC_controller.c **** /* System initialize for atomic system: '<S61>/PI_clamp_fixdt' */
 705:Src/BLDC_controller.c **** void PI_clamp_fixdt_d_Init(DW_PI_clamp_fixdt_m *localDW)
 706:Src/BLDC_controller.c **** {
 1227              		.loc 1 706 1 is_stmt 1 view -0
 1228              		.cfi_startproc
 1229              		@ args = 0, pretend = 0, frame = 0
 1230              		@ frame_needed = 0, uses_anonymous_args = 0
 1231              		@ link register save eliminated.
 707:Src/BLDC_controller.c ****   /* InitializeConditions for Delay: '<S67>/Resettable Delay' */
 708:Src/BLDC_controller.c ****   localDW->icLoad = 1U;
 1232              		.loc 1 708 3 view .LVU360
 1233              		.loc 1 708 19 is_stmt 0 view .LVU361
 1234 0000 0123     		movs	r3, #1
 1235 0002 0371     		strb	r3, [r0, #4]
 709:Src/BLDC_controller.c **** }
 1236              		.loc 1 709 1 view .LVU362
 1237 0004 7047     		bx	lr
 1238              		.cfi_endproc
 1239              	.LFE18:
 1241              		.section	.text.PI_clamp_fixdt_b_Reset,"ax",%progbits
 1242              		.align	1
 1243              		.global	PI_clamp_fixdt_b_Reset
 1244              		.syntax unified
 1245              		.thumb
 1246              		.thumb_func
 1248              	PI_clamp_fixdt_b_Reset:
 1249              	.LVL107:
 1250              	.LFB19:
 710:Src/BLDC_controller.c **** 
 711:Src/BLDC_controller.c **** /* System reset for atomic system: '<S61>/PI_clamp_fixdt' */
 712:Src/BLDC_controller.c **** void PI_clamp_fixdt_b_Reset(DW_PI_clamp_fixdt_m *localDW)
 713:Src/BLDC_controller.c **** {
 1251              		.loc 1 713 1 is_stmt 1 view -0
 1252              		.cfi_startproc
 1253              		@ args = 0, pretend = 0, frame = 0
 1254              		@ frame_needed = 0, uses_anonymous_args = 0
 1255              		@ link register save eliminated.
 714:Src/BLDC_controller.c ****   /* InitializeConditions for UnitDelay: '<S65>/UnitDelay1' */
 715:Src/BLDC_controller.c ****   localDW->UnitDelay1_DSTATE = false;
 1256              		.loc 1 715 3 view .LVU364
ARM GAS  /var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s 			page 36


 1257              		.loc 1 715 30 is_stmt 0 view .LVU365
 1258 0000 0023     		movs	r3, #0
 1259 0002 4371     		strb	r3, [r0, #5]
 716:Src/BLDC_controller.c **** 
 717:Src/BLDC_controller.c ****   /* InitializeConditions for Delay: '<S67>/Resettable Delay' */
 718:Src/BLDC_controller.c ****   localDW->icLoad = 1U;
 1260              		.loc 1 718 3 is_stmt 1 view .LVU366
 1261              		.loc 1 718 19 is_stmt 0 view .LVU367
 1262 0004 0123     		movs	r3, #1
 1263 0006 0371     		strb	r3, [r0, #4]
 719:Src/BLDC_controller.c **** }
 1264              		.loc 1 719 1 view .LVU368
 1265 0008 7047     		bx	lr
 1266              		.cfi_endproc
 1267              	.LFE19:
 1269              		.section	.text.PI_clamp_fixdt_l,"ax",%progbits
 1270              		.align	1
 1271              		.global	PI_clamp_fixdt_l
 1272              		.syntax unified
 1273              		.thumb
 1274              		.thumb_func
 1276              	PI_clamp_fixdt_l:
 1277              	.LVL108:
 1278              	.LFB20:
 720:Src/BLDC_controller.c **** 
 721:Src/BLDC_controller.c **** /* Output and update for atomic system: '<S61>/PI_clamp_fixdt' */
 722:Src/BLDC_controller.c **** void PI_clamp_fixdt_l(int16_T rtu_err, uint16_T rtu_P, uint16_T rtu_I, int16_T
 723:Src/BLDC_controller.c ****                       rtu_init, int16_T rtu_satMax, int16_T rtu_satMin, int32_T
 724:Src/BLDC_controller.c ****                       rtu_ext_limProt, int16_T *rty_out, DW_PI_clamp_fixdt_m
 725:Src/BLDC_controller.c ****                       *localDW)
 726:Src/BLDC_controller.c **** {
 1279              		.loc 1 726 1 is_stmt 1 view -0
 1280              		.cfi_startproc
 1281              		@ args = 20, pretend = 0, frame = 0
 1282              		@ frame_needed = 0, uses_anonymous_args = 0
 1283              		.loc 1 726 1 is_stmt 0 view .LVU370
 1284 0000 70B5     		push	{r4, r5, r6, lr}
 1285              	.LCFI12:
 1286              		.cfi_def_cfa_offset 16
 1287              		.cfi_offset 4, -16
 1288              		.cfi_offset 5, -12
 1289              		.cfi_offset 6, -8
 1290              		.cfi_offset 14, -4
 1291 0002 BDF910E0 		ldrsh	lr, [sp, #16]
 1292 0006 BDF91460 		ldrsh	r6, [sp, #20]
 1293 000a 069D     		ldr	r5, [sp, #24]
 1294 000c 089C     		ldr	r4, [sp, #32]
 727:Src/BLDC_controller.c ****   boolean_T rtb_LowerRelop1_l;
 1295              		.loc 1 727 3 is_stmt 1 view .LVU371
 728:Src/BLDC_controller.c ****   boolean_T rtb_UpperRelop_l;
 1296              		.loc 1 728 3 view .LVU372
 729:Src/BLDC_controller.c ****   int32_T rtb_Sum1_ni;
 1297              		.loc 1 729 3 view .LVU373
 730:Src/BLDC_controller.c ****   int32_T q0;
 1298              		.loc 1 730 3 view .LVU374
 731:Src/BLDC_controller.c ****   int32_T tmp;
 1299              		.loc 1 731 3 view .LVU375
ARM GAS  /var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s 			page 37


 732:Src/BLDC_controller.c ****   int16_T tmp_0;
 1300              		.loc 1 732 3 view .LVU376
 733:Src/BLDC_controller.c **** 
 734:Src/BLDC_controller.c ****   /* Sum: '<S65>/Sum2' incorporates:
 735:Src/BLDC_controller.c ****    *  Product: '<S65>/Divide2'
 736:Src/BLDC_controller.c ****    */
 737:Src/BLDC_controller.c ****   q0 = rtu_err * rtu_I;
 1301              		.loc 1 737 3 view .LVU377
 1302              		.loc 1 737 6 is_stmt 0 view .LVU378
 1303 000e 00FB02F2 		mul	r2, r0, r2
 1304              	.LVL109:
 738:Src/BLDC_controller.c ****   if ((q0 < 0) && (rtu_ext_limProt < MIN_int32_T - q0)) {
 1305              		.loc 1 738 3 is_stmt 1 view .LVU379
 1306              		.loc 1 738 6 is_stmt 0 view .LVU380
 1307 0012 002A     		cmp	r2, #0
 1308 0014 1DDB     		blt	.L128
 1309              	.L102:
 739:Src/BLDC_controller.c ****     q0 = MIN_int32_T;
 740:Src/BLDC_controller.c ****   } else if ((q0 > 0) && (rtu_ext_limProt > MAX_int32_T - q0)) {
 1310              		.loc 1 740 10 is_stmt 1 view .LVU381
 1311              		.loc 1 740 13 is_stmt 0 view .LVU382
 1312 0016 002A     		cmp	r2, #0
 1313 0018 05DD     		ble	.L104
 1314              		.loc 1 740 57 discriminator 1 view .LVU383
 1315 001a 6FF0004C 		mvn	ip, #-2147483648
 1316 001e ACEB020C 		sub	ip, ip, r2
 1317              		.loc 1 740 23 discriminator 1 view .LVU384
 1318 0022 AC45     		cmp	ip, r5
 1319 0024 1CDB     		blt	.L116
 1320              	.L104:
 741:Src/BLDC_controller.c ****     q0 = MAX_int32_T;
 742:Src/BLDC_controller.c ****   } else {
 743:Src/BLDC_controller.c ****     q0 += rtu_ext_limProt;
 1321              		.loc 1 743 5 is_stmt 1 view .LVU385
 1322              		.loc 1 743 8 is_stmt 0 view .LVU386
 1323 0026 02EB050C 		add	ip, r2, r5
 1324              	.LVL110:
 1325              	.L103:
 744:Src/BLDC_controller.c ****   }
 745:Src/BLDC_controller.c **** 
 746:Src/BLDC_controller.c ****   /* Delay: '<S67>/Resettable Delay' */
 747:Src/BLDC_controller.c ****   if (localDW->icLoad != 0) {
 1326              		.loc 1 747 3 is_stmt 1 view .LVU387
 1327              		.loc 1 747 14 is_stmt 0 view .LVU388
 1328 002a 2279     		ldrb	r2, [r4, #4]	@ zero_extendqisi2
 1329              		.loc 1 747 6 view .LVU389
 1330 002c 0AB1     		cbz	r2, .L105
 748:Src/BLDC_controller.c ****     localDW->ResettableDelay_DSTATE = rtu_init << 16;
 1331              		.loc 1 748 5 is_stmt 1 view .LVU390
 1332              		.loc 1 748 48 is_stmt 0 view .LVU391
 1333 002e 1B04     		lsls	r3, r3, #16
 1334              	.LVL111:
 1335              		.loc 1 748 37 view .LVU392
 1336 0030 2360     		str	r3, [r4]
 1337              	.L105:
 749:Src/BLDC_controller.c ****   }
 750:Src/BLDC_controller.c **** 
ARM GAS  /var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s 			page 38


 751:Src/BLDC_controller.c ****   /* Switch: '<S65>/Switch1' incorporates:
 752:Src/BLDC_controller.c ****    *  Constant: '<S65>/Constant'
 753:Src/BLDC_controller.c ****    *  Sum: '<S65>/Sum2'
 754:Src/BLDC_controller.c ****    *  UnitDelay: '<S65>/UnitDelay1'
 755:Src/BLDC_controller.c ****    */
 756:Src/BLDC_controller.c ****   if (localDW->UnitDelay1_DSTATE) {
 1338              		.loc 1 756 3 is_stmt 1 view .LVU393
 1339              		.loc 1 756 14 is_stmt 0 view .LVU394
 1340 0032 6379     		ldrb	r3, [r4, #5]	@ zero_extendqisi2
 1341              		.loc 1 756 6 view .LVU395
 1342 0034 BBB1     		cbz	r3, .L117
 757:Src/BLDC_controller.c ****     tmp = 0;
 1343              		.loc 1 757 9 view .LVU396
 1344 0036 0023     		movs	r3, #0
 1345              	.L106:
 1346              	.LVL112:
 758:Src/BLDC_controller.c ****   } else {
 759:Src/BLDC_controller.c ****     tmp = q0;
 760:Src/BLDC_controller.c ****   }
 761:Src/BLDC_controller.c **** 
 762:Src/BLDC_controller.c ****   /* End of Switch: '<S65>/Switch1' */
 763:Src/BLDC_controller.c **** 
 764:Src/BLDC_controller.c ****   /* Sum: '<S67>/Sum1' incorporates:
 765:Src/BLDC_controller.c ****    *  Delay: '<S67>/Resettable Delay'
 766:Src/BLDC_controller.c ****    */
 767:Src/BLDC_controller.c ****   rtb_Sum1_ni = tmp + localDW->ResettableDelay_DSTATE;
 1347              		.loc 1 767 3 is_stmt 1 view .LVU397
 1348              		.loc 1 767 30 is_stmt 0 view .LVU398
 1349 0038 2568     		ldr	r5, [r4]
 1350              		.loc 1 767 15 view .LVU399
 1351 003a 1D44     		add	r5, r5, r3
 1352              	.LVL113:
 768:Src/BLDC_controller.c **** 
 769:Src/BLDC_controller.c ****   /* Product: '<S65>/Divide5' */
 770:Src/BLDC_controller.c ****   tmp = (rtu_err * rtu_P) >> 11;
 1353              		.loc 1 770 3 is_stmt 1 view .LVU400
 1354              		.loc 1 770 18 is_stmt 0 view .LVU401
 1355 003c 00FB01F1 		mul	r1, r0, r1
 1356              	.LVL114:
 1357              		.loc 1 770 7 view .LVU402
 1358 0040 CB12     		asrs	r3, r1, #11
 1359              	.LVL115:
 771:Src/BLDC_controller.c ****   if (tmp > 32767) {
 1360              		.loc 1 771 3 is_stmt 1 view .LVU403
 1361              		.loc 1 771 6 is_stmt 0 view .LVU404
 1362 0042 B1F1806F 		cmp	r1, #67108864
 1363 0046 10DA     		bge	.L118
 772:Src/BLDC_controller.c ****     tmp = 32767;
 773:Src/BLDC_controller.c ****   } else {
 774:Src/BLDC_controller.c ****     if (tmp < -32768) {
 1364              		.loc 1 774 5 is_stmt 1 view .LVU405
 1365              		.loc 1 774 8 is_stmt 0 view .LVU406
 1366 0048 13F5004F 		cmn	r3, #32768
 1367 004c 0FDA     		bge	.L107
 775:Src/BLDC_controller.c ****       tmp = -32768;
 1368              		.loc 1 775 11 view .LVU407
 1369 004e 294B     		ldr	r3, .L130
ARM GAS  /var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s 			page 39


 1370              	.LVL116:
 1371              		.loc 1 775 11 view .LVU408
 1372 0050 0DE0     		b	.L107
 1373              	.LVL117:
 1374              	.L128:
 738:Src/BLDC_controller.c ****     q0 = MIN_int32_T;
 1375              		.loc 1 738 50 discriminator 1 view .LVU409
 1376 0052 C2F1004C 		rsb	ip, r2, #-2147483648
 738:Src/BLDC_controller.c ****     q0 = MIN_int32_T;
 1377              		.loc 1 738 16 discriminator 1 view .LVU410
 1378 0056 AC45     		cmp	ip, r5
 1379 0058 DDDD     		ble	.L102
 739:Src/BLDC_controller.c ****   } else if ((q0 > 0) && (rtu_ext_limProt > MAX_int32_T - q0)) {
 1380              		.loc 1 739 8 view .LVU411
 1381 005a 4FF0004C 		mov	ip, #-2147483648
 1382 005e E4E7     		b	.L103
 1383              	.L116:
 741:Src/BLDC_controller.c ****   } else {
 1384              		.loc 1 741 8 view .LVU412
 1385 0060 6FF0004C 		mvn	ip, #-2147483648
 1386 0064 E1E7     		b	.L103
 1387              	.LVL118:
 1388              	.L117:
 759:Src/BLDC_controller.c ****   }
 1389              		.loc 1 759 9 view .LVU413
 1390 0066 6346     		mov	r3, ip
 1391 0068 E6E7     		b	.L106
 1392              	.LVL119:
 1393              	.L118:
 772:Src/BLDC_controller.c ****   } else {
 1394              		.loc 1 772 9 view .LVU414
 1395 006a 47F6FF73 		movw	r3, #32767
 1396              	.LVL120:
 1397              	.L107:
 776:Src/BLDC_controller.c ****     }
 777:Src/BLDC_controller.c ****   }
 778:Src/BLDC_controller.c **** 
 779:Src/BLDC_controller.c ****   /* Sum: '<S65>/Sum1' incorporates:
 780:Src/BLDC_controller.c ****    *  DataTypeConversion: '<S67>/Data Type Conversion1'
 781:Src/BLDC_controller.c ****    *  Product: '<S65>/Divide5'
 782:Src/BLDC_controller.c ****    */
 783:Src/BLDC_controller.c ****   tmp = (((rtb_Sum1_ni >> 16) << 1) + tmp) >> 1;
 1398              		.loc 1 783 3 is_stmt 1 view .LVU415
 1399              		.loc 1 783 24 is_stmt 0 view .LVU416
 1400 006e 2A14     		asrs	r2, r5, #16
 1401              		.loc 1 783 37 view .LVU417
 1402 0070 03EB4202 		add	r2, r3, r2, lsl #1
 1403              		.loc 1 783 7 view .LVU418
 1404 0074 5310     		asrs	r3, r2, #1
 1405              	.LVL121:
 784:Src/BLDC_controller.c ****   if (tmp > 32767) {
 1406              		.loc 1 784 3 is_stmt 1 view .LVU419
 1407              		.loc 1 784 6 is_stmt 0 view .LVU420
 1408 0076 B2F5803F 		cmp	r2, #65536
 1409 007a 04DA     		bge	.L120
 785:Src/BLDC_controller.c ****     tmp = 32767;
 786:Src/BLDC_controller.c ****   } else {
ARM GAS  /var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s 			page 40


 787:Src/BLDC_controller.c ****     if (tmp < -32768) {
 1410              		.loc 1 787 5 is_stmt 1 view .LVU421
 1411              		.loc 1 787 8 is_stmt 0 view .LVU422
 1412 007c 13F5004F 		cmn	r3, #32768
 1413 0080 03DA     		bge	.L108
 788:Src/BLDC_controller.c ****       tmp = -32768;
 1414              		.loc 1 788 11 view .LVU423
 1415 0082 1C4B     		ldr	r3, .L130
 1416              	.LVL122:
 1417              		.loc 1 788 11 view .LVU424
 1418 0084 01E0     		b	.L108
 1419              	.LVL123:
 1420              	.L120:
 785:Src/BLDC_controller.c ****     tmp = 32767;
 1421              		.loc 1 785 9 view .LVU425
 1422 0086 47F6FF73 		movw	r3, #32767
 1423              	.LVL124:
 1424              	.L108:
 789:Src/BLDC_controller.c ****     }
 790:Src/BLDC_controller.c ****   }
 791:Src/BLDC_controller.c **** 
 792:Src/BLDC_controller.c ****   /* RelationalOperator: '<S68>/LowerRelop1' incorporates:
 793:Src/BLDC_controller.c ****    *  Sum: '<S65>/Sum1'
 794:Src/BLDC_controller.c ****    */
 795:Src/BLDC_controller.c ****   rtb_LowerRelop1_l = ((int16_T)tmp > rtu_satMax);
 1425              		.loc 1 795 3 is_stmt 1 view .LVU426
 1426              		.loc 1 795 24 is_stmt 0 view .LVU427
 1427 008a 1BB2     		sxth	r3, r3
 1428              	.LVL125:
 796:Src/BLDC_controller.c **** 
 797:Src/BLDC_controller.c ****   /* RelationalOperator: '<S68>/UpperRelop' incorporates:
 798:Src/BLDC_controller.c ****    *  Sum: '<S65>/Sum1'
 799:Src/BLDC_controller.c ****    */
 800:Src/BLDC_controller.c ****   rtb_UpperRelop_l = ((int16_T)tmp < rtu_satMin);
 1429              		.loc 1 800 3 is_stmt 1 view .LVU428
 801:Src/BLDC_controller.c **** 
 802:Src/BLDC_controller.c ****   /* Switch: '<S68>/Switch1' incorporates:
 803:Src/BLDC_controller.c ****    *  Sum: '<S65>/Sum1'
 804:Src/BLDC_controller.c ****    *  Switch: '<S68>/Switch3'
 805:Src/BLDC_controller.c ****    */
 806:Src/BLDC_controller.c ****   if (rtb_LowerRelop1_l) {
 1430              		.loc 1 806 3 view .LVU429
 1431              		.loc 1 806 6 is_stmt 0 view .LVU430
 1432 008c 7345     		cmp	r3, lr
 1433 008e 18DD     		ble	.L109
 807:Src/BLDC_controller.c ****     *rty_out = rtu_satMax;
 1434              		.loc 1 807 5 is_stmt 1 view .LVU431
 1435              		.loc 1 807 14 is_stmt 0 view .LVU432
 1436 0090 079A     		ldr	r2, [sp, #28]
 1437 0092 A2F800E0 		strh	lr, [r2]	@ movhi
 1438              	.L110:
 808:Src/BLDC_controller.c ****   } else if (rtb_UpperRelop_l) {
 809:Src/BLDC_controller.c ****     /* Switch: '<S68>/Switch3' */
 810:Src/BLDC_controller.c ****     *rty_out = rtu_satMin;
 811:Src/BLDC_controller.c ****   } else {
 812:Src/BLDC_controller.c ****     *rty_out = (int16_T)tmp;
 813:Src/BLDC_controller.c ****   }
ARM GAS  /var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s 			page 41


 814:Src/BLDC_controller.c **** 
 815:Src/BLDC_controller.c ****   /* End of Switch: '<S68>/Switch1' */
 816:Src/BLDC_controller.c **** 
 817:Src/BLDC_controller.c ****   /* Signum: '<S66>/SignDeltaU2' incorporates:
 818:Src/BLDC_controller.c ****    *  Sum: '<S65>/Sum2'
 819:Src/BLDC_controller.c ****    */
 820:Src/BLDC_controller.c ****   if (q0 < 0) {
 1439              		.loc 1 820 3 is_stmt 1 view .LVU433
 1440              		.loc 1 820 6 is_stmt 0 view .LVU434
 1441 0096 BCF1000F 		cmp	ip, #0
 1442 009a 1ADB     		blt	.L122
 821:Src/BLDC_controller.c ****     q0 = -1;
 822:Src/BLDC_controller.c ****   } else {
 823:Src/BLDC_controller.c ****     q0 = (q0 > 0);
 1443              		.loc 1 823 5 is_stmt 1 view .LVU435
 1444              		.loc 1 823 14 is_stmt 0 view .LVU436
 1445 009c BCF1000F 		cmp	ip, #0
 1446 00a0 D4BF     		ite	le
 1447 00a2 0022     		movle	r2, #0
 1448 00a4 0122     		movgt	r2, #1
 1449              	.LVL126:
 1450              	.L112:
 824:Src/BLDC_controller.c ****   }
 825:Src/BLDC_controller.c **** 
 826:Src/BLDC_controller.c ****   /* End of Signum: '<S66>/SignDeltaU2' */
 827:Src/BLDC_controller.c **** 
 828:Src/BLDC_controller.c ****   /* Signum: '<S66>/SignDeltaU3' incorporates:
 829:Src/BLDC_controller.c ****    *  Sum: '<S65>/Sum1'
 830:Src/BLDC_controller.c ****    */
 831:Src/BLDC_controller.c ****   if ((int16_T)tmp < 0) {
 1451              		.loc 1 831 3 is_stmt 1 view .LVU437
 1452              		.loc 1 831 6 is_stmt 0 view .LVU438
 1453 00a6 002B     		cmp	r3, #0
 1454 00a8 16DB     		blt	.L123
 832:Src/BLDC_controller.c ****     tmp_0 = -1;
 833:Src/BLDC_controller.c ****   } else {
 834:Src/BLDC_controller.c ****     tmp_0 = (int16_T)((int16_T)tmp > 0);
 1455              		.loc 1 834 5 is_stmt 1 view .LVU439
 1456              		.loc 1 834 11 is_stmt 0 view .LVU440
 1457 00aa 002B     		cmp	r3, #0
 1458 00ac D4BF     		ite	le
 1459 00ae 0021     		movle	r1, #0
 1460 00b0 0121     		movgt	r1, #1
 1461              	.LVL127:
 1462              	.L113:
 835:Src/BLDC_controller.c ****   }
 836:Src/BLDC_controller.c **** 
 837:Src/BLDC_controller.c ****   /* End of Signum: '<S66>/SignDeltaU3' */
 838:Src/BLDC_controller.c **** 
 839:Src/BLDC_controller.c ****   /* Update for UnitDelay: '<S65>/UnitDelay1' incorporates:
 840:Src/BLDC_controller.c ****    *  DataTypeConversion: '<S66>/DataTypeConv4'
 841:Src/BLDC_controller.c ****    *  Logic: '<S65>/AND1'
 842:Src/BLDC_controller.c ****    *  Logic: '<S66>/AND1'
 843:Src/BLDC_controller.c ****    *  RelationalOperator: '<S66>/Equal1'
 844:Src/BLDC_controller.c ****    */
 845:Src/BLDC_controller.c ****   localDW->UnitDelay1_DSTATE = ((q0 == tmp_0) && (rtb_LowerRelop1_l ||
 1463              		.loc 1 845 3 is_stmt 1 view .LVU441
ARM GAS  /var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s 			page 42


 1464              		.loc 1 845 47 is_stmt 0 view .LVU442
 1465 00b2 9142     		cmp	r1, r2
 1466 00b4 13D0     		beq	.L129
 1467 00b6 0023     		movs	r3, #0
 1468              	.LVL128:
 1469              	.L114:
 1470              		.loc 1 845 30 discriminator 8 view .LVU443
 1471 00b8 6371     		strb	r3, [r4, #5]
 846:Src/BLDC_controller.c ****     rtb_UpperRelop_l));
 847:Src/BLDC_controller.c **** 
 848:Src/BLDC_controller.c ****   /* Update for Delay: '<S67>/Resettable Delay' */
 849:Src/BLDC_controller.c ****   localDW->icLoad = 0U;
 1472              		.loc 1 849 3 is_stmt 1 discriminator 8 view .LVU444
 1473              		.loc 1 849 19 is_stmt 0 discriminator 8 view .LVU445
 1474 00ba 0023     		movs	r3, #0
 1475 00bc 2371     		strb	r3, [r4, #4]
 850:Src/BLDC_controller.c ****   localDW->ResettableDelay_DSTATE = rtb_Sum1_ni;
 1476              		.loc 1 850 3 is_stmt 1 discriminator 8 view .LVU446
 1477              		.loc 1 850 35 is_stmt 0 discriminator 8 view .LVU447
 1478 00be 2560     		str	r5, [r4]
 851:Src/BLDC_controller.c **** }
 1479              		.loc 1 851 1 discriminator 8 view .LVU448
 1480 00c0 70BD     		pop	{r4, r5, r6, pc}
 1481              	.LVL129:
 1482              	.L109:
 808:Src/BLDC_controller.c ****     /* Switch: '<S68>/Switch3' */
 1483              		.loc 1 808 10 is_stmt 1 view .LVU449
 808:Src/BLDC_controller.c ****     /* Switch: '<S68>/Switch3' */
 1484              		.loc 1 808 13 is_stmt 0 view .LVU450
 1485 00c2 B342     		cmp	r3, r6
 1486 00c4 02DA     		bge	.L111
 810:Src/BLDC_controller.c ****   } else {
 1487              		.loc 1 810 5 is_stmt 1 view .LVU451
 810:Src/BLDC_controller.c ****   } else {
 1488              		.loc 1 810 14 is_stmt 0 view .LVU452
 1489 00c6 079A     		ldr	r2, [sp, #28]
 1490 00c8 1680     		strh	r6, [r2]	@ movhi
 1491 00ca E4E7     		b	.L110
 1492              	.L111:
 812:Src/BLDC_controller.c ****   }
 1493              		.loc 1 812 5 is_stmt 1 view .LVU453
 812:Src/BLDC_controller.c ****   }
 1494              		.loc 1 812 14 is_stmt 0 view .LVU454
 1495 00cc 079A     		ldr	r2, [sp, #28]
 1496 00ce 1380     		strh	r3, [r2]	@ movhi
 1497 00d0 E1E7     		b	.L110
 1498              	.L122:
 821:Src/BLDC_controller.c ****   } else {
 1499              		.loc 1 821 8 view .LVU455
 1500 00d2 4FF0FF32 		mov	r2, #-1
 1501 00d6 E6E7     		b	.L112
 1502              	.LVL130:
 1503              	.L123:
 832:Src/BLDC_controller.c ****   } else {
 1504              		.loc 1 832 11 view .LVU456
 1505 00d8 4FF0FF31 		mov	r1, #-1
 1506 00dc E9E7     		b	.L113
ARM GAS  /var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s 			page 43


 1507              	.LVL131:
 1508              	.L129:
 845:Src/BLDC_controller.c ****     rtb_UpperRelop_l));
 1509              		.loc 1 845 47 discriminator 1 view .LVU457
 1510 00de 7345     		cmp	r3, lr
 1511 00e0 03DC     		bgt	.L125
 845:Src/BLDC_controller.c ****     rtb_UpperRelop_l));
 1512              		.loc 1 845 69 discriminator 4 view .LVU458
 1513 00e2 B342     		cmp	r3, r6
 1514 00e4 03DB     		blt	.L126
 845:Src/BLDC_controller.c ****     rtb_UpperRelop_l));
 1515              		.loc 1 845 47 view .LVU459
 1516 00e6 0023     		movs	r3, #0
 1517              	.LVL132:
 845:Src/BLDC_controller.c ****     rtb_UpperRelop_l));
 1518              		.loc 1 845 47 view .LVU460
 1519 00e8 E6E7     		b	.L114
 1520              	.LVL133:
 1521              	.L125:
 845:Src/BLDC_controller.c ****     rtb_UpperRelop_l));
 1522              		.loc 1 845 47 view .LVU461
 1523 00ea 0123     		movs	r3, #1
 1524              	.LVL134:
 845:Src/BLDC_controller.c ****     rtb_UpperRelop_l));
 1525              		.loc 1 845 47 view .LVU462
 1526 00ec E4E7     		b	.L114
 1527              	.LVL135:
 1528              	.L126:
 845:Src/BLDC_controller.c ****     rtb_UpperRelop_l));
 1529              		.loc 1 845 47 view .LVU463
 1530 00ee 0123     		movs	r3, #1
 1531              	.LVL136:
 845:Src/BLDC_controller.c ****     rtb_UpperRelop_l));
 1532              		.loc 1 845 47 view .LVU464
 1533 00f0 E2E7     		b	.L114
 1534              	.L131:
 1535 00f2 00BF     		.align	2
 1536              	.L130:
 1537 00f4 0080FFFF 		.word	-32768
 1538              		.cfi_endproc
 1539              	.LFE20:
 1541              		.section	.text.PI_clamp_fixdt_f_Init,"ax",%progbits
 1542              		.align	1
 1543              		.global	PI_clamp_fixdt_f_Init
 1544              		.syntax unified
 1545              		.thumb
 1546              		.thumb_func
 1548              	PI_clamp_fixdt_f_Init:
 1549              	.LVL137:
 1550              	.LFB21:
 852:Src/BLDC_controller.c **** 
 853:Src/BLDC_controller.c **** /* System initialize for atomic system: '<S62>/PI_clamp_fixdt' */
 854:Src/BLDC_controller.c **** void PI_clamp_fixdt_f_Init(DW_PI_clamp_fixdt_g *localDW)
 855:Src/BLDC_controller.c **** {
 1551              		.loc 1 855 1 is_stmt 1 view -0
 1552              		.cfi_startproc
 1553              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s 			page 44


 1554              		@ frame_needed = 0, uses_anonymous_args = 0
 1555              		@ link register save eliminated.
 856:Src/BLDC_controller.c ****   /* InitializeConditions for Delay: '<S72>/Resettable Delay' */
 857:Src/BLDC_controller.c ****   localDW->icLoad = 1U;
 1556              		.loc 1 857 3 view .LVU466
 1557              		.loc 1 857 19 is_stmt 0 view .LVU467
 1558 0000 0123     		movs	r3, #1
 1559 0002 8370     		strb	r3, [r0, #2]
 858:Src/BLDC_controller.c **** }
 1560              		.loc 1 858 1 view .LVU468
 1561 0004 7047     		bx	lr
 1562              		.cfi_endproc
 1563              	.LFE21:
 1565              		.section	.text.PI_clamp_fixdt_g_Reset,"ax",%progbits
 1566              		.align	1
 1567              		.global	PI_clamp_fixdt_g_Reset
 1568              		.syntax unified
 1569              		.thumb
 1570              		.thumb_func
 1572              	PI_clamp_fixdt_g_Reset:
 1573              	.LVL138:
 1574              	.LFB22:
 859:Src/BLDC_controller.c **** 
 860:Src/BLDC_controller.c **** /* System reset for atomic system: '<S62>/PI_clamp_fixdt' */
 861:Src/BLDC_controller.c **** void PI_clamp_fixdt_g_Reset(DW_PI_clamp_fixdt_g *localDW)
 862:Src/BLDC_controller.c **** {
 1575              		.loc 1 862 1 is_stmt 1 view -0
 1576              		.cfi_startproc
 1577              		@ args = 0, pretend = 0, frame = 0
 1578              		@ frame_needed = 0, uses_anonymous_args = 0
 1579              		@ link register save eliminated.
 863:Src/BLDC_controller.c ****   /* InitializeConditions for UnitDelay: '<S69>/UnitDelay1' */
 864:Src/BLDC_controller.c ****   localDW->UnitDelay1_DSTATE = false;
 1580              		.loc 1 864 3 view .LVU470
 1581              		.loc 1 864 30 is_stmt 0 view .LVU471
 1582 0000 0023     		movs	r3, #0
 1583 0002 C370     		strb	r3, [r0, #3]
 865:Src/BLDC_controller.c **** 
 866:Src/BLDC_controller.c ****   /* InitializeConditions for Delay: '<S72>/Resettable Delay' */
 867:Src/BLDC_controller.c ****   localDW->icLoad = 1U;
 1584              		.loc 1 867 3 is_stmt 1 view .LVU472
 1585              		.loc 1 867 19 is_stmt 0 view .LVU473
 1586 0004 0123     		movs	r3, #1
 1587 0006 8370     		strb	r3, [r0, #2]
 868:Src/BLDC_controller.c **** }
 1588              		.loc 1 868 1 view .LVU474
 1589 0008 7047     		bx	lr
 1590              		.cfi_endproc
 1591              	.LFE22:
 1593              		.section	.text.PI_clamp_fixdt_k,"ax",%progbits
 1594              		.align	1
 1595              		.global	PI_clamp_fixdt_k
 1596              		.syntax unified
 1597              		.thumb
 1598              		.thumb_func
 1600              	PI_clamp_fixdt_k:
 1601              	.LVL139:
ARM GAS  /var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s 			page 45


 1602              	.LFB23:
 869:Src/BLDC_controller.c **** 
 870:Src/BLDC_controller.c **** /* Output and update for atomic system: '<S62>/PI_clamp_fixdt' */
 871:Src/BLDC_controller.c **** void PI_clamp_fixdt_k(int16_T rtu_err, uint16_T rtu_P, uint16_T rtu_I, int16_T
 872:Src/BLDC_controller.c ****                       rtu_init, int16_T rtu_satMax, int16_T rtu_satMin, int32_T
 873:Src/BLDC_controller.c ****                       rtu_ext_limProt, int16_T *rty_out, DW_PI_clamp_fixdt_g
 874:Src/BLDC_controller.c ****                       *localDW)
 875:Src/BLDC_controller.c **** {
 1603              		.loc 1 875 1 is_stmt 1 view -0
 1604              		.cfi_startproc
 1605              		@ args = 20, pretend = 0, frame = 0
 1606              		@ frame_needed = 0, uses_anonymous_args = 0
 1607              		.loc 1 875 1 is_stmt 0 view .LVU476
 1608 0000 70B5     		push	{r4, r5, r6, lr}
 1609              	.LCFI13:
 1610              		.cfi_def_cfa_offset 16
 1611              		.cfi_offset 4, -16
 1612              		.cfi_offset 5, -12
 1613              		.cfi_offset 6, -8
 1614              		.cfi_offset 14, -4
 1615 0002 BDF910E0 		ldrsh	lr, [sp, #16]
 1616 0006 BDF91450 		ldrsh	r5, [sp, #20]
 1617 000a 069E     		ldr	r6, [sp, #24]
 1618 000c 089C     		ldr	r4, [sp, #32]
 876:Src/BLDC_controller.c ****   boolean_T rtb_LowerRelop1_i3;
 1619              		.loc 1 876 3 is_stmt 1 view .LVU477
 877:Src/BLDC_controller.c ****   boolean_T rtb_UpperRelop_i;
 1620              		.loc 1 877 3 view .LVU478
 878:Src/BLDC_controller.c ****   int16_T rtb_Sum1_bm;
 1621              		.loc 1 878 3 view .LVU479
 879:Src/BLDC_controller.c ****   int16_T tmp;
 1622              		.loc 1 879 3 view .LVU480
 880:Src/BLDC_controller.c ****   int32_T tmp_0;
 1623              		.loc 1 880 3 view .LVU481
 881:Src/BLDC_controller.c ****   int32_T q0;
 1624              		.loc 1 881 3 view .LVU482
 882:Src/BLDC_controller.c **** 
 883:Src/BLDC_controller.c ****   /* Sum: '<S69>/Sum2' incorporates:
 884:Src/BLDC_controller.c ****    *  Product: '<S69>/Divide2'
 885:Src/BLDC_controller.c ****    */
 886:Src/BLDC_controller.c ****   q0 = rtu_err * rtu_I;
 1625              		.loc 1 886 3 view .LVU483
 1626              		.loc 1 886 6 is_stmt 0 view .LVU484
 1627 000e 00FB02F2 		mul	r2, r0, r2
 1628              	.LVL140:
 887:Src/BLDC_controller.c ****   if ((q0 < 0) && (rtu_ext_limProt < MIN_int32_T - q0)) {
 1629              		.loc 1 887 3 is_stmt 1 view .LVU485
 1630              		.loc 1 887 6 is_stmt 0 view .LVU486
 1631 0012 002A     		cmp	r2, #0
 1632 0014 15DB     		blt	.L163
 1633              	.L135:
 888:Src/BLDC_controller.c ****     q0 = MIN_int32_T;
 889:Src/BLDC_controller.c ****   } else if ((q0 > 0) && (rtu_ext_limProt > MAX_int32_T - q0)) {
 1634              		.loc 1 889 10 is_stmt 1 view .LVU487
 1635              		.loc 1 889 13 is_stmt 0 view .LVU488
 1636 0016 002A     		cmp	r2, #0
 1637 0018 05DD     		ble	.L137
ARM GAS  /var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s 			page 46


 1638              		.loc 1 889 57 discriminator 1 view .LVU489
 1639 001a 6FF0004C 		mvn	ip, #-2147483648
 1640 001e ACEB020C 		sub	ip, ip, r2
 1641              		.loc 1 889 23 discriminator 1 view .LVU490
 1642 0022 B445     		cmp	ip, r6
 1643 0024 14DB     		blt	.L150
 1644              	.L137:
 890:Src/BLDC_controller.c ****     q0 = MAX_int32_T;
 891:Src/BLDC_controller.c ****   } else {
 892:Src/BLDC_controller.c ****     q0 += rtu_ext_limProt;
 1645              		.loc 1 892 5 is_stmt 1 view .LVU491
 1646              		.loc 1 892 8 is_stmt 0 view .LVU492
 1647 0026 02EB060C 		add	ip, r2, r6
 1648              	.LVL141:
 1649              	.L136:
 893:Src/BLDC_controller.c ****   }
 894:Src/BLDC_controller.c **** 
 895:Src/BLDC_controller.c ****   /* Delay: '<S72>/Resettable Delay' */
 896:Src/BLDC_controller.c ****   if (localDW->icLoad != 0) {
 1650              		.loc 1 896 3 is_stmt 1 view .LVU493
 1651              		.loc 1 896 14 is_stmt 0 view .LVU494
 1652 002a A278     		ldrb	r2, [r4, #2]	@ zero_extendqisi2
 1653              		.loc 1 896 6 view .LVU495
 1654 002c 02B1     		cbz	r2, .L138
 897:Src/BLDC_controller.c ****     localDW->ResettableDelay_DSTATE = rtu_init;
 1655              		.loc 1 897 5 is_stmt 1 view .LVU496
 1656              		.loc 1 897 37 is_stmt 0 view .LVU497
 1657 002e 2380     		strh	r3, [r4]	@ movhi
 1658              	.L138:
 898:Src/BLDC_controller.c ****   }
 899:Src/BLDC_controller.c **** 
 900:Src/BLDC_controller.c ****   /* Switch: '<S69>/Switch1' incorporates:
 901:Src/BLDC_controller.c ****    *  Constant: '<S69>/Constant'
 902:Src/BLDC_controller.c ****    *  Sum: '<S69>/Sum2'
 903:Src/BLDC_controller.c ****    *  UnitDelay: '<S69>/UnitDelay1'
 904:Src/BLDC_controller.c ****    */
 905:Src/BLDC_controller.c ****   if (localDW->UnitDelay1_DSTATE) {
 1659              		.loc 1 905 3 is_stmt 1 view .LVU498
 1660              		.loc 1 905 14 is_stmt 0 view .LVU499
 1661 0030 E378     		ldrb	r3, [r4, #3]	@ zero_extendqisi2
 1662              	.LVL142:
 1663              		.loc 1 905 6 view .LVU500
 1664 0032 9BB9     		cbnz	r3, .L151
 906:Src/BLDC_controller.c ****     tmp = 0;
 907:Src/BLDC_controller.c ****   } else {
 908:Src/BLDC_controller.c ****     tmp = (int16_T)(((q0 < 0 ? 65535 : 0) + q0) >> 16);
 1665              		.loc 1 908 5 is_stmt 1 view .LVU501
 1666              		.loc 1 908 38 is_stmt 0 view .LVU502
 1667 0034 BCF1000F 		cmp	ip, #0
 1668 0038 0DDB     		blt	.L164
 1669 003a 0022     		movs	r2, #0
 1670              	.L140:
 1671              		.loc 1 908 43 discriminator 4 view .LVU503
 1672 003c 6244     		add	r2, r2, ip
 1673              		.loc 1 908 9 discriminator 4 view .LVU504
 1674 003e 1314     		asrs	r3, r2, #16
 1675              	.LVL143:
ARM GAS  /var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s 			page 47


 1676              		.loc 1 908 9 discriminator 4 view .LVU505
 1677 0040 0DE0     		b	.L139
 1678              	.LVL144:
 1679              	.L163:
 887:Src/BLDC_controller.c ****     q0 = MIN_int32_T;
 1680              		.loc 1 887 50 discriminator 1 view .LVU506
 1681 0042 C2F1004C 		rsb	ip, r2, #-2147483648
 887:Src/BLDC_controller.c ****     q0 = MIN_int32_T;
 1682              		.loc 1 887 16 discriminator 1 view .LVU507
 1683 0046 B445     		cmp	ip, r6
 1684 0048 E5DD     		ble	.L135
 888:Src/BLDC_controller.c ****   } else if ((q0 > 0) && (rtu_ext_limProt > MAX_int32_T - q0)) {
 1685              		.loc 1 888 8 view .LVU508
 1686 004a 4FF0004C 		mov	ip, #-2147483648
 1687 004e ECE7     		b	.L136
 1688              	.L150:
 890:Src/BLDC_controller.c ****   } else {
 1689              		.loc 1 890 8 view .LVU509
 1690 0050 6FF0004C 		mvn	ip, #-2147483648
 1691 0054 E9E7     		b	.L136
 1692              	.LVL145:
 1693              	.L164:
 1694              		.loc 1 908 38 view .LVU510
 1695 0056 4FF6FF72 		movw	r2, #65535
 1696 005a EFE7     		b	.L140
 1697              	.L151:
 906:Src/BLDC_controller.c ****   } else {
 1698              		.loc 1 906 9 view .LVU511
 1699 005c 0023     		movs	r3, #0
 1700              	.L139:
 1701              	.LVL146:
 909:Src/BLDC_controller.c ****   }
 910:Src/BLDC_controller.c **** 
 911:Src/BLDC_controller.c ****   /* End of Switch: '<S69>/Switch1' */
 912:Src/BLDC_controller.c **** 
 913:Src/BLDC_controller.c ****   /* Sum: '<S72>/Sum1' incorporates:
 914:Src/BLDC_controller.c ****    *  Delay: '<S72>/Resettable Delay'
 915:Src/BLDC_controller.c ****    */
 916:Src/BLDC_controller.c ****   rtb_Sum1_bm = (int16_T)(tmp + localDW->ResettableDelay_DSTATE);
 1702              		.loc 1 916 3 is_stmt 1 view .LVU512
 1703              		.loc 1 916 40 is_stmt 0 view .LVU513
 1704 005e 2288     		ldrh	r2, [r4]
 1705              		.loc 1 916 31 view .LVU514
 1706 0060 1A44     		add	r2, r2, r3
 1707              		.loc 1 916 15 view .LVU515
 1708 0062 12B2     		sxth	r2, r2
 1709              	.LVL147:
 917:Src/BLDC_controller.c **** 
 918:Src/BLDC_controller.c ****   /* Product: '<S69>/Divide5' */
 919:Src/BLDC_controller.c ****   tmp_0 = (rtu_err * rtu_P) >> 11;
 1710              		.loc 1 919 3 is_stmt 1 view .LVU516
 1711              		.loc 1 919 20 is_stmt 0 view .LVU517
 1712 0064 00FB01F1 		mul	r1, r0, r1
 1713              	.LVL148:
 1714              		.loc 1 919 9 view .LVU518
 1715 0068 CB12     		asrs	r3, r1, #11
 1716              	.LVL149:
ARM GAS  /var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s 			page 48


 920:Src/BLDC_controller.c ****   if (tmp_0 > 32767) {
 1717              		.loc 1 920 3 is_stmt 1 view .LVU519
 1718              		.loc 1 920 6 is_stmt 0 view .LVU520
 1719 006a B1F1806F 		cmp	r1, #67108864
 1720 006e 04DA     		bge	.L153
 921:Src/BLDC_controller.c ****     tmp_0 = 32767;
 922:Src/BLDC_controller.c ****   } else {
 923:Src/BLDC_controller.c ****     if (tmp_0 < -32768) {
 1721              		.loc 1 923 5 is_stmt 1 view .LVU521
 1722              		.loc 1 923 8 is_stmt 0 view .LVU522
 1723 0070 13F5004F 		cmn	r3, #32768
 1724 0074 03DA     		bge	.L141
 924:Src/BLDC_controller.c ****       tmp_0 = -32768;
 1725              		.loc 1 924 13 view .LVU523
 1726 0076 234B     		ldr	r3, .L166
 1727              	.LVL150:
 1728              		.loc 1 924 13 view .LVU524
 1729 0078 01E0     		b	.L141
 1730              	.LVL151:
 1731              	.L153:
 921:Src/BLDC_controller.c ****     tmp_0 = 32767;
 1732              		.loc 1 921 11 view .LVU525
 1733 007a 47F6FF73 		movw	r3, #32767
 1734              	.LVL152:
 1735              	.L141:
 925:Src/BLDC_controller.c ****     }
 926:Src/BLDC_controller.c ****   }
 927:Src/BLDC_controller.c **** 
 928:Src/BLDC_controller.c ****   /* Sum: '<S69>/Sum1' incorporates:
 929:Src/BLDC_controller.c ****    *  Product: '<S69>/Divide5'
 930:Src/BLDC_controller.c ****    */
 931:Src/BLDC_controller.c ****   tmp_0 = ((rtb_Sum1_bm << 1) + tmp_0) >> 1;
 1736              		.loc 1 931 3 is_stmt 1 view .LVU526
 1737              		.loc 1 931 31 is_stmt 0 view .LVU527
 1738 007e 03EB4201 		add	r1, r3, r2, lsl #1
 1739              		.loc 1 931 9 view .LVU528
 1740 0082 4B10     		asrs	r3, r1, #1
 1741              	.LVL153:
 932:Src/BLDC_controller.c ****   if (tmp_0 > 32767) {
 1742              		.loc 1 932 3 is_stmt 1 view .LVU529
 1743              		.loc 1 932 6 is_stmt 0 view .LVU530
 1744 0084 B1F5803F 		cmp	r1, #65536
 1745 0088 04DA     		bge	.L155
 933:Src/BLDC_controller.c ****     tmp_0 = 32767;
 934:Src/BLDC_controller.c ****   } else {
 935:Src/BLDC_controller.c ****     if (tmp_0 < -32768) {
 1746              		.loc 1 935 5 is_stmt 1 view .LVU531
 1747              		.loc 1 935 8 is_stmt 0 view .LVU532
 1748 008a 13F5004F 		cmn	r3, #32768
 1749 008e 03DA     		bge	.L142
 936:Src/BLDC_controller.c ****       tmp_0 = -32768;
 1750              		.loc 1 936 13 view .LVU533
 1751 0090 1C4B     		ldr	r3, .L166
 1752              	.LVL154:
 1753              		.loc 1 936 13 view .LVU534
 1754 0092 01E0     		b	.L142
 1755              	.LVL155:
ARM GAS  /var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s 			page 49


 1756              	.L155:
 933:Src/BLDC_controller.c ****     tmp_0 = 32767;
 1757              		.loc 1 933 11 view .LVU535
 1758 0094 47F6FF73 		movw	r3, #32767
 1759              	.LVL156:
 1760              	.L142:
 937:Src/BLDC_controller.c ****     }
 938:Src/BLDC_controller.c ****   }
 939:Src/BLDC_controller.c **** 
 940:Src/BLDC_controller.c ****   /* RelationalOperator: '<S73>/LowerRelop1' incorporates:
 941:Src/BLDC_controller.c ****    *  Sum: '<S69>/Sum1'
 942:Src/BLDC_controller.c ****    */
 943:Src/BLDC_controller.c ****   rtb_LowerRelop1_i3 = ((int16_T)tmp_0 > rtu_satMax);
 1761              		.loc 1 943 3 is_stmt 1 view .LVU536
 1762              		.loc 1 943 25 is_stmt 0 view .LVU537
 1763 0098 1BB2     		sxth	r3, r3
 1764              	.LVL157:
 944:Src/BLDC_controller.c **** 
 945:Src/BLDC_controller.c ****   /* RelationalOperator: '<S73>/UpperRelop' incorporates:
 946:Src/BLDC_controller.c ****    *  Sum: '<S69>/Sum1'
 947:Src/BLDC_controller.c ****    */
 948:Src/BLDC_controller.c ****   rtb_UpperRelop_i = ((int16_T)tmp_0 < rtu_satMin);
 1765              		.loc 1 948 3 is_stmt 1 view .LVU538
 949:Src/BLDC_controller.c **** 
 950:Src/BLDC_controller.c ****   /* Switch: '<S73>/Switch1' incorporates:
 951:Src/BLDC_controller.c ****    *  Sum: '<S69>/Sum1'
 952:Src/BLDC_controller.c ****    *  Switch: '<S73>/Switch3'
 953:Src/BLDC_controller.c ****    */
 954:Src/BLDC_controller.c ****   if (rtb_LowerRelop1_i3) {
 1766              		.loc 1 954 3 view .LVU539
 1767              		.loc 1 954 6 is_stmt 0 view .LVU540
 1768 009a 7345     		cmp	r3, lr
 1769 009c 1ADD     		ble	.L143
 955:Src/BLDC_controller.c ****     *rty_out = rtu_satMax;
 1770              		.loc 1 955 5 is_stmt 1 view .LVU541
 1771              		.loc 1 955 14 is_stmt 0 view .LVU542
 1772 009e 0799     		ldr	r1, [sp, #28]
 1773 00a0 A1F800E0 		strh	lr, [r1]	@ movhi
 1774              	.L144:
 956:Src/BLDC_controller.c ****   } else if (rtb_UpperRelop_i) {
 957:Src/BLDC_controller.c ****     /* Switch: '<S73>/Switch3' */
 958:Src/BLDC_controller.c ****     *rty_out = rtu_satMin;
 959:Src/BLDC_controller.c ****   } else {
 960:Src/BLDC_controller.c ****     *rty_out = (int16_T)tmp_0;
 961:Src/BLDC_controller.c ****   }
 962:Src/BLDC_controller.c **** 
 963:Src/BLDC_controller.c ****   /* End of Switch: '<S73>/Switch1' */
 964:Src/BLDC_controller.c **** 
 965:Src/BLDC_controller.c ****   /* Signum: '<S71>/SignDeltaU2' incorporates:
 966:Src/BLDC_controller.c ****    *  Sum: '<S69>/Sum2'
 967:Src/BLDC_controller.c ****    */
 968:Src/BLDC_controller.c ****   if (q0 < 0) {
 1775              		.loc 1 968 3 is_stmt 1 view .LVU543
 1776              		.loc 1 968 6 is_stmt 0 view .LVU544
 1777 00a4 BCF1000F 		cmp	ip, #0
 1778 00a8 1CDB     		blt	.L157
 969:Src/BLDC_controller.c ****     q0 = -1;
ARM GAS  /var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s 			page 50


 970:Src/BLDC_controller.c ****   } else {
 971:Src/BLDC_controller.c ****     q0 = (q0 > 0);
 1779              		.loc 1 971 5 is_stmt 1 view .LVU545
 1780              		.loc 1 971 14 is_stmt 0 view .LVU546
 1781 00aa BCF1000F 		cmp	ip, #0
 1782 00ae D4BF     		ite	le
 1783 00b0 4FF0000C 		movle	ip, #0
 1784              	.LVL158:
 1785              		.loc 1 971 14 view .LVU547
 1786 00b4 4FF0010C 		movgt	ip, #1
 1787              	.LVL159:
 1788              	.L146:
 972:Src/BLDC_controller.c ****   }
 973:Src/BLDC_controller.c **** 
 974:Src/BLDC_controller.c ****   /* End of Signum: '<S71>/SignDeltaU2' */
 975:Src/BLDC_controller.c **** 
 976:Src/BLDC_controller.c ****   /* Signum: '<S71>/SignDeltaU3' incorporates:
 977:Src/BLDC_controller.c ****    *  Sum: '<S69>/Sum1'
 978:Src/BLDC_controller.c ****    */
 979:Src/BLDC_controller.c ****   if ((int16_T)tmp_0 < 0) {
 1789              		.loc 1 979 3 is_stmt 1 view .LVU548
 1790              		.loc 1 979 6 is_stmt 0 view .LVU549
 1791 00b8 002B     		cmp	r3, #0
 1792 00ba 16DB     		blt	.L158
 980:Src/BLDC_controller.c ****     tmp = -1;
 981:Src/BLDC_controller.c ****   } else {
 982:Src/BLDC_controller.c ****     tmp = (int16_T)((int16_T)tmp_0 > 0);
 1793              		.loc 1 982 5 is_stmt 1 view .LVU550
 1794              		.loc 1 982 9 is_stmt 0 view .LVU551
 1795 00bc 002B     		cmp	r3, #0
 1796 00be D4BF     		ite	le
 1797 00c0 0021     		movle	r1, #0
 1798 00c2 0121     		movgt	r1, #1
 1799              	.LVL160:
 1800              	.L147:
 983:Src/BLDC_controller.c ****   }
 984:Src/BLDC_controller.c **** 
 985:Src/BLDC_controller.c ****   /* End of Signum: '<S71>/SignDeltaU3' */
 986:Src/BLDC_controller.c **** 
 987:Src/BLDC_controller.c ****   /* Update for UnitDelay: '<S69>/UnitDelay1' incorporates:
 988:Src/BLDC_controller.c ****    *  DataTypeConversion: '<S71>/DataTypeConv4'
 989:Src/BLDC_controller.c ****    *  Logic: '<S69>/AND1'
 990:Src/BLDC_controller.c ****    *  Logic: '<S71>/AND1'
 991:Src/BLDC_controller.c ****    *  RelationalOperator: '<S71>/Equal1'
 992:Src/BLDC_controller.c ****    */
 993:Src/BLDC_controller.c ****   localDW->UnitDelay1_DSTATE = ((q0 == tmp) && (rtb_LowerRelop1_i3 ||
 1801              		.loc 1 993 3 is_stmt 1 view .LVU552
 1802              		.loc 1 993 45 is_stmt 0 view .LVU553
 1803 00c4 6145     		cmp	r1, ip
 1804 00c6 13D0     		beq	.L165
 1805 00c8 0023     		movs	r3, #0
 1806              	.LVL161:
 1807              	.L148:
 1808              		.loc 1 993 30 discriminator 8 view .LVU554
 1809 00ca E370     		strb	r3, [r4, #3]
 994:Src/BLDC_controller.c ****     rtb_UpperRelop_i));
 995:Src/BLDC_controller.c **** 
ARM GAS  /var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s 			page 51


 996:Src/BLDC_controller.c ****   /* Update for Delay: '<S72>/Resettable Delay' */
 997:Src/BLDC_controller.c ****   localDW->icLoad = 0U;
 1810              		.loc 1 997 3 is_stmt 1 discriminator 8 view .LVU555
 1811              		.loc 1 997 19 is_stmt 0 discriminator 8 view .LVU556
 1812 00cc 0023     		movs	r3, #0
 1813 00ce A370     		strb	r3, [r4, #2]
 998:Src/BLDC_controller.c ****   localDW->ResettableDelay_DSTATE = rtb_Sum1_bm;
 1814              		.loc 1 998 3 is_stmt 1 discriminator 8 view .LVU557
 1815              		.loc 1 998 35 is_stmt 0 discriminator 8 view .LVU558
 1816 00d0 2280     		strh	r2, [r4]	@ movhi
 999:Src/BLDC_controller.c **** }
 1817              		.loc 1 999 1 discriminator 8 view .LVU559
 1818 00d2 70BD     		pop	{r4, r5, r6, pc}
 1819              	.LVL162:
 1820              	.L143:
 956:Src/BLDC_controller.c ****     /* Switch: '<S73>/Switch3' */
 1821              		.loc 1 956 10 is_stmt 1 view .LVU560
 956:Src/BLDC_controller.c ****     /* Switch: '<S73>/Switch3' */
 1822              		.loc 1 956 13 is_stmt 0 view .LVU561
 1823 00d4 AB42     		cmp	r3, r5
 1824 00d6 02DA     		bge	.L145
 958:Src/BLDC_controller.c ****   } else {
 1825              		.loc 1 958 5 is_stmt 1 view .LVU562
 958:Src/BLDC_controller.c ****   } else {
 1826              		.loc 1 958 14 is_stmt 0 view .LVU563
 1827 00d8 0799     		ldr	r1, [sp, #28]
 1828 00da 0D80     		strh	r5, [r1]	@ movhi
 1829 00dc E2E7     		b	.L144
 1830              	.L145:
 960:Src/BLDC_controller.c ****   }
 1831              		.loc 1 960 5 is_stmt 1 view .LVU564
 960:Src/BLDC_controller.c ****   }
 1832              		.loc 1 960 14 is_stmt 0 view .LVU565
 1833 00de 0799     		ldr	r1, [sp, #28]
 1834 00e0 0B80     		strh	r3, [r1]	@ movhi
 1835 00e2 DFE7     		b	.L144
 1836              	.L157:
 969:Src/BLDC_controller.c ****   } else {
 1837              		.loc 1 969 8 view .LVU566
 1838 00e4 4FF0FF3C 		mov	ip, #-1
 1839              	.LVL163:
 969:Src/BLDC_controller.c ****   } else {
 1840              		.loc 1 969 8 view .LVU567
 1841 00e8 E6E7     		b	.L146
 1842              	.LVL164:
 1843              	.L158:
 980:Src/BLDC_controller.c ****   } else {
 1844              		.loc 1 980 9 view .LVU568
 1845 00ea 4FF0FF31 		mov	r1, #-1
 1846 00ee E9E7     		b	.L147
 1847              	.LVL165:
 1848              	.L165:
 993:Src/BLDC_controller.c ****     rtb_UpperRelop_i));
 1849              		.loc 1 993 45 discriminator 1 view .LVU569
 1850 00f0 7345     		cmp	r3, lr
 1851 00f2 03DC     		bgt	.L160
 993:Src/BLDC_controller.c ****     rtb_UpperRelop_i));
ARM GAS  /var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s 			page 52


 1852              		.loc 1 993 68 discriminator 4 view .LVU570
 1853 00f4 AB42     		cmp	r3, r5
 1854 00f6 03DB     		blt	.L161
 993:Src/BLDC_controller.c ****     rtb_UpperRelop_i));
 1855              		.loc 1 993 45 view .LVU571
 1856 00f8 0023     		movs	r3, #0
 1857              	.LVL166:
 993:Src/BLDC_controller.c ****     rtb_UpperRelop_i));
 1858              		.loc 1 993 45 view .LVU572
 1859 00fa E6E7     		b	.L148
 1860              	.LVL167:
 1861              	.L160:
 993:Src/BLDC_controller.c ****     rtb_UpperRelop_i));
 1862              		.loc 1 993 45 view .LVU573
 1863 00fc 0123     		movs	r3, #1
 1864              	.LVL168:
 993:Src/BLDC_controller.c ****     rtb_UpperRelop_i));
 1865              		.loc 1 993 45 view .LVU574
 1866 00fe E4E7     		b	.L148
 1867              	.LVL169:
 1868              	.L161:
 993:Src/BLDC_controller.c ****     rtb_UpperRelop_i));
 1869              		.loc 1 993 45 view .LVU575
 1870 0100 0123     		movs	r3, #1
 1871              	.LVL170:
 993:Src/BLDC_controller.c ****     rtb_UpperRelop_i));
 1872              		.loc 1 993 45 view .LVU576
 1873 0102 E2E7     		b	.L148
 1874              	.L167:
 1875              		.align	2
 1876              	.L166:
 1877 0104 0080FFFF 		.word	-32768
 1878              		.cfi_endproc
 1879              	.LFE23:
 1881              		.section	.text.BLDC_controller_step,"ax",%progbits
 1882              		.align	1
 1883              		.global	BLDC_controller_step
 1884              		.syntax unified
 1885              		.thumb
 1886              		.thumb_func
 1888              	BLDC_controller_step:
 1889              	.LVL171:
 1890              	.LFB24:
1000:Src/BLDC_controller.c **** 
1001:Src/BLDC_controller.c **** /* Model step function */
1002:Src/BLDC_controller.c **** void BLDC_controller_step(RT_MODEL *const rtM)
1003:Src/BLDC_controller.c **** {
 1891              		.loc 1 1003 1 is_stmt 1 view -0
 1892              		.cfi_startproc
 1893              		@ args = 0, pretend = 0, frame = 56
 1894              		@ frame_needed = 0, uses_anonymous_args = 0
 1895              		.loc 1 1003 1 is_stmt 0 view .LVU578
 1896 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
 1897              	.LCFI14:
 1898              		.cfi_def_cfa_offset 36
 1899              		.cfi_offset 4, -36
 1900              		.cfi_offset 5, -32
ARM GAS  /var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s 			page 53


 1901              		.cfi_offset 6, -28
 1902              		.cfi_offset 7, -24
 1903              		.cfi_offset 8, -20
 1904              		.cfi_offset 9, -16
 1905              		.cfi_offset 10, -12
 1906              		.cfi_offset 11, -8
 1907              		.cfi_offset 14, -4
 1908 0004 95B0     		sub	sp, sp, #84
 1909              	.LCFI15:
 1910              		.cfi_def_cfa_offset 120
1004:Src/BLDC_controller.c ****   P *rtP = ((P *) rtM->defaultParam);
 1911              		.loc 1 1004 3 is_stmt 1 view .LVU579
 1912              		.loc 1 1004 6 is_stmt 0 view .LVU580
 1913 0006 0568     		ldr	r5, [r0]
 1914              	.LVL172:
1005:Src/BLDC_controller.c ****   DW *rtDW = ((DW *) rtM->dwork);
 1915              		.loc 1 1005 3 is_stmt 1 view .LVU581
 1916              		.loc 1 1005 7 is_stmt 0 view .LVU582
 1917 0008 C468     		ldr	r4, [r0, #12]
 1918              	.LVL173:
1006:Src/BLDC_controller.c ****   ExtU *rtU = (ExtU *) rtM->inputs;
 1919              		.loc 1 1006 3 is_stmt 1 view .LVU583
 1920              		.loc 1 1006 9 is_stmt 0 view .LVU584
 1921 000a 4668     		ldr	r6, [r0, #4]
 1922              	.LVL174:
1007:Src/BLDC_controller.c ****   ExtY *rtY = (ExtY *) rtM->outputs;
 1923              		.loc 1 1007 3 is_stmt 1 view .LVU585
 1924              		.loc 1 1007 9 is_stmt 0 view .LVU586
 1925 000c 8768     		ldr	r7, [r0, #8]
 1926              	.LVL175:
1008:Src/BLDC_controller.c ****   boolean_T rtb_LogicalOperator;
 1927              		.loc 1 1008 3 is_stmt 1 view .LVU587
1009:Src/BLDC_controller.c ****   int8_T rtb_Sum2_h;
 1928              		.loc 1 1009 3 view .LVU588
1010:Src/BLDC_controller.c ****   boolean_T rtb_RelationalOperator4_d;
 1929              		.loc 1 1010 3 view .LVU589
1011:Src/BLDC_controller.c ****   boolean_T rtb_UnitDelay5_e;
 1930              		.loc 1 1011 3 view .LVU590
1012:Src/BLDC_controller.c ****   uint8_T rtb_a_elecAngle_XA_g;
 1931              		.loc 1 1012 3 view .LVU591
1013:Src/BLDC_controller.c ****   boolean_T rtb_LogicalOperator1_j;
 1932              		.loc 1 1013 3 view .LVU592
1014:Src/BLDC_controller.c ****   boolean_T rtb_LogicalOperator2_p;
 1933              		.loc 1 1014 3 view .LVU593
1015:Src/BLDC_controller.c ****   boolean_T rtb_RelationalOperator1_mv;
 1934              		.loc 1 1015 3 view .LVU594
1016:Src/BLDC_controller.c ****   int16_T rtb_Switch1_l;
 1935              		.loc 1 1016 3 view .LVU595
1017:Src/BLDC_controller.c ****   int16_T rtb_Saturation;
 1936              		.loc 1 1017 3 view .LVU596
1018:Src/BLDC_controller.c ****   int16_T rtb_Saturation1;
 1937              		.loc 1 1018 3 view .LVU597
1019:Src/BLDC_controller.c ****   int32_T rtb_Sum1_jt;
 1938              		.loc 1 1019 3 view .LVU598
1020:Src/BLDC_controller.c ****   int16_T rtb_Merge_m;
 1939              		.loc 1 1020 3 view .LVU599
1021:Src/BLDC_controller.c ****   int16_T rtb_Merge1;
ARM GAS  /var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s 			page 54


 1940              		.loc 1 1021 3 view .LVU600
1022:Src/BLDC_controller.c ****   uint16_T rtb_Divide14_e;
 1941              		.loc 1 1022 3 view .LVU601
1023:Src/BLDC_controller.c ****   uint16_T rtb_Divide1_f;
 1942              		.loc 1 1023 3 view .LVU602
1024:Src/BLDC_controller.c ****   int16_T rtb_TmpSignalConversionAtLow_Pa[2];
 1943              		.loc 1 1024 3 view .LVU603
1025:Src/BLDC_controller.c ****   int32_T rtb_Switch1;
 1944              		.loc 1 1025 3 view .LVU604
1026:Src/BLDC_controller.c ****   int32_T rtb_Sum1;
 1945              		.loc 1 1026 3 view .LVU605
1027:Src/BLDC_controller.c ****   int32_T rtb_Gain3;
 1946              		.loc 1 1027 3 view .LVU606
1028:Src/BLDC_controller.c ****   uint8_T Sum;
 1947              		.loc 1 1028 3 view .LVU607
1029:Src/BLDC_controller.c ****   int16_T Switch2;
 1948              		.loc 1 1029 3 view .LVU608
1030:Src/BLDC_controller.c ****   int16_T Abs5;
 1949              		.loc 1 1030 3 view .LVU609
1031:Src/BLDC_controller.c ****   int16_T DataTypeConversion2;
 1950              		.loc 1 1031 3 view .LVU610
1032:Src/BLDC_controller.c ****   int16_T tmp[4];
 1951              		.loc 1 1032 3 view .LVU611
1033:Src/BLDC_controller.c ****   int8_T UnitDelay3;
 1952              		.loc 1 1033 3 view .LVU612
1034:Src/BLDC_controller.c **** 
1035:Src/BLDC_controller.c ****   /* Outputs for Atomic SubSystem: '<Root>/BLDC_controller' */
1036:Src/BLDC_controller.c ****   /* Sum: '<S11>/Sum' incorporates:
1037:Src/BLDC_controller.c ****    *  Gain: '<S11>/g_Ha'
1038:Src/BLDC_controller.c ****    *  Gain: '<S11>/g_Hb'
1039:Src/BLDC_controller.c ****    *  Inport: '<Root>/b_hallA '
1040:Src/BLDC_controller.c ****    *  Inport: '<Root>/b_hallB'
1041:Src/BLDC_controller.c ****    *  Inport: '<Root>/b_hallC'
1042:Src/BLDC_controller.c ****    */
1043:Src/BLDC_controller.c ****   Sum = (uint8_T)((uint32_T)(uint8_T)((uint32_T)(uint8_T)(rtU->b_hallA << 2) +
 1953              		.loc 1 1043 3 view .LVU613
 1954              		.loc 1 1043 62 is_stmt 0 view .LVU614
 1955 000e 3179     		ldrb	r1, [r6, #4]	@ zero_extendqisi2
 1956              		.loc 1 1043 49 view .LVU615
 1957 0010 8A00     		lsls	r2, r1, #2
 1958 0012 D2B2     		uxtb	r2, r2
1044:Src/BLDC_controller.c ****     (uint8_T)(rtU->b_hallB << 1)) + rtU->b_hallC);
 1959              		.loc 1 1044 18 view .LVU616
 1960 0014 7379     		ldrb	r3, [r6, #5]	@ zero_extendqisi2
 1961              		.loc 1 1044 5 view .LVU617
 1962 0016 5800     		lsls	r0, r3, #1
 1963              	.LVL176:
 1964              		.loc 1 1044 5 view .LVU618
 1965 0018 C0B2     		uxtb	r0, r0
1043:Src/BLDC_controller.c ****     (uint8_T)(rtU->b_hallB << 1)) + rtU->b_hallC);
 1966              		.loc 1 1043 29 view .LVU619
 1967 001a 0244     		add	r2, r2, r0
 1968 001c D2B2     		uxtb	r2, r2
 1969              		.loc 1 1044 40 view .LVU620
 1970 001e B079     		ldrb	r0, [r6, #6]	@ zero_extendqisi2
1043:Src/BLDC_controller.c ****     (uint8_T)(rtU->b_hallB << 1)) + rtU->b_hallC);
 1971              		.loc 1 1043 7 view .LVU621
ARM GAS  /var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s 			page 55


 1972 0020 0244     		add	r2, r2, r0
 1973 0022 5FFA82FB 		uxtb	fp, r2
 1974              	.LVL177:
1045:Src/BLDC_controller.c **** 
1046:Src/BLDC_controller.c ****   /* Logic: '<S10>/Logical Operator' incorporates:
1047:Src/BLDC_controller.c ****    *  Inport: '<Root>/b_hallA '
1048:Src/BLDC_controller.c ****    *  Inport: '<Root>/b_hallB'
1049:Src/BLDC_controller.c ****    *  Inport: '<Root>/b_hallC'
1050:Src/BLDC_controller.c ****    *  UnitDelay: '<S10>/UnitDelay1'
1051:Src/BLDC_controller.c ****    *  UnitDelay: '<S10>/UnitDelay2'
1052:Src/BLDC_controller.c ****    *  UnitDelay: '<S10>/UnitDelay3'
1053:Src/BLDC_controller.c ****    */
1054:Src/BLDC_controller.c ****   rtb_LogicalOperator = (boolean_T)((rtU->b_hallA != 0) ^ (rtU->b_hallB != 0) ^
 1975              		.loc 1 1054 3 is_stmt 1 view .LVU622
 1976              		.loc 1 1054 73 is_stmt 0 view .LVU623
 1977 0026 003B     		subs	r3, r3, #0
 1978 0028 18BF     		it	ne
 1979 002a 0123     		movne	r3, #1
1055:Src/BLDC_controller.c ****     (rtU->b_hallC != 0) ^ (rtDW->UnitDelay3_DSTATE_fy != 0) ^
 1980              		.loc 1 1055 32 view .LVU624
 1981 002c 94F89AC0 		ldrb	ip, [r4, #154]	@ zero_extendqisi2
1056:Src/BLDC_controller.c ****     (rtDW->UnitDelay1_DSTATE != 0)) ^ (rtDW->UnitDelay2_DSTATE_f != 0);
 1982              		.loc 1 1056 10 view .LVU625
 1983 0030 94F89B20 		ldrb	r2, [r4, #155]	@ zero_extendqisi2
 1984 0034 0029     		cmp	r1, #0
 1985 0036 18BF     		it	ne
 1986 0038 83F00103 		eorne	r3, r3, #1
 1987 003c 0028     		cmp	r0, #0
 1988 003e 18BF     		it	ne
 1989 0040 83F00103 		eorne	r3, r3, #1
 1990 0044 BCF1000F 		cmp	ip, #0
 1991 0048 18BF     		it	ne
 1992 004a 83F00103 		eorne	r3, r3, #1
 1993 004e 002A     		cmp	r2, #0
 1994 0050 18BF     		it	ne
 1995 0052 83F00103 		eorne	r3, r3, #1
 1996              		.loc 1 1056 44 view .LVU626
 1997 0056 94F89C10 		ldrb	r1, [r4, #156]	@ zero_extendqisi2
 1998              		.loc 1 1056 66 view .LVU627
 1999 005a 0039     		subs	r1, r1, #0
 2000 005c 18BF     		it	ne
 2001 005e 0121     		movne	r1, #1
1054:Src/BLDC_controller.c ****     (rtU->b_hallC != 0) ^ (rtDW->UnitDelay3_DSTATE_fy != 0) ^
 2002              		.loc 1 1054 23 view .LVU628
 2003 0060 81EA0302 		eor	r2, r1, r3
 2004              	.LVL178:
1057:Src/BLDC_controller.c **** 
1058:Src/BLDC_controller.c ****   /* If: '<S13>/If2' incorporates:
1059:Src/BLDC_controller.c ****    *  If: '<S3>/If2'
1060:Src/BLDC_controller.c ****    *  Inport: '<S17>/z_counterRawPrev'
1061:Src/BLDC_controller.c ****    *  UnitDelay: '<S13>/UnitDelay3'
1062:Src/BLDC_controller.c ****    */
1063:Src/BLDC_controller.c ****   if (rtb_LogicalOperator) {
 2005              		.loc 1 1063 3 is_stmt 1 view .LVU629
 2006              		.loc 1 1063 6 is_stmt 0 view .LVU630
 2007 0064 9942     		cmp	r1, r3
 2008 0066 56D0     		beq	.L169
ARM GAS  /var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s 			page 56


1064:Src/BLDC_controller.c ****     /* Outputs for IfAction SubSystem: '<S3>/F01_03_Direction_Detection' incorporates:
1065:Src/BLDC_controller.c ****      *  ActionPort: '<S12>/Action Port'
1066:Src/BLDC_controller.c ****      */
1067:Src/BLDC_controller.c ****     /* UnitDelay: '<S12>/UnitDelay3' */
1068:Src/BLDC_controller.c ****     UnitDelay3 = rtDW->Switch2_e;
 2009              		.loc 1 1068 5 is_stmt 1 view .LVU631
 2010              		.loc 1 1068 16 is_stmt 0 view .LVU632
 2011 0068 94F98E00 		ldrsb	r0, [r4, #142]
 2012              	.LVL179:
1069:Src/BLDC_controller.c **** 
1070:Src/BLDC_controller.c ****     /* Sum: '<S12>/Sum2' incorporates:
1071:Src/BLDC_controller.c ****      *  Constant: '<S11>/vec_hallToPos'
1072:Src/BLDC_controller.c ****      *  Selector: '<S11>/Selector'
1073:Src/BLDC_controller.c ****      *  UnitDelay: '<S12>/UnitDelay2'
1074:Src/BLDC_controller.c ****      */
1075:Src/BLDC_controller.c ****     rtb_Sum2_h = (int8_T)(rtConstP.vec_hallToPos_Value[Sum] -
 2013              		.loc 1 1075 5 is_stmt 1 view .LVU633
 2014              		.loc 1 1075 55 is_stmt 0 view .LVU634
 2015 006c B54B     		ldr	r3, .L469
 2016 006e 5B44     		add	r3, r3, fp
 2017 0070 93F98817 		ldrsb	r1, [r3, #1928]
 2018 0074 CBB2     		uxtb	r3, r1
1076:Src/BLDC_controller.c ****                           rtDW->UnitDelay2_DSTATE_b);
 2019              		.loc 1 1076 31 view .LVU635
 2020 0076 94F88FC0 		ldrb	ip, [r4, #143]	@ zero_extendqisi2
1075:Src/BLDC_controller.c ****                           rtDW->UnitDelay2_DSTATE_b);
 2021              		.loc 1 1075 61 view .LVU636
 2022 007a A3EB0C03 		sub	r3, r3, ip
1075:Src/BLDC_controller.c ****                           rtDW->UnitDelay2_DSTATE_b);
 2023              		.loc 1 1075 16 view .LVU637
 2024 007e 5BB2     		sxtb	r3, r3
 2025              	.LVL180:
1077:Src/BLDC_controller.c **** 
1078:Src/BLDC_controller.c ****     /* Switch: '<S12>/Switch2' incorporates:
1079:Src/BLDC_controller.c ****      *  Constant: '<S12>/Constant20'
1080:Src/BLDC_controller.c ****      *  Constant: '<S12>/Constant23'
1081:Src/BLDC_controller.c ****      *  Constant: '<S12>/Constant24'
1082:Src/BLDC_controller.c ****      *  Constant: '<S12>/Constant8'
1083:Src/BLDC_controller.c ****      *  Logic: '<S12>/Logical Operator3'
1084:Src/BLDC_controller.c ****      *  RelationalOperator: '<S12>/Relational Operator1'
1085:Src/BLDC_controller.c ****      *  RelationalOperator: '<S12>/Relational Operator6'
1086:Src/BLDC_controller.c ****      */
1087:Src/BLDC_controller.c ****     if ((rtb_Sum2_h == 1) || (rtb_Sum2_h == -5)) {
 2026              		.loc 1 1087 5 is_stmt 1 view .LVU638
 2027              		.loc 1 1087 8 is_stmt 0 view .LVU639
 2028 0080 012B     		cmp	r3, #1
 2029 0082 06D0     		beq	.L170
 2030              		.loc 1 1087 27 discriminator 1 view .LVU640
 2031 0084 13F1050F 		cmn	r3, #5
 2032 0088 03D0     		beq	.L170
1088:Src/BLDC_controller.c ****       rtDW->Switch2_e = 1;
1089:Src/BLDC_controller.c ****     } else {
1090:Src/BLDC_controller.c ****       rtDW->Switch2_e = -1;
 2033              		.loc 1 1090 7 is_stmt 1 view .LVU641
 2034              		.loc 1 1090 23 is_stmt 0 view .LVU642
 2035 008a FF23     		movs	r3, #255
 2036              	.LVL181:
ARM GAS  /var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s 			page 57


 2037              		.loc 1 1090 23 view .LVU643
 2038 008c 84F88E30 		strb	r3, [r4, #142]
 2039 0090 02E0     		b	.L172
 2040              	.LVL182:
 2041              	.L170:
1088:Src/BLDC_controller.c ****       rtDW->Switch2_e = 1;
 2042              		.loc 1 1088 7 is_stmt 1 view .LVU644
1088:Src/BLDC_controller.c ****       rtDW->Switch2_e = 1;
 2043              		.loc 1 1088 23 is_stmt 0 view .LVU645
 2044 0092 0123     		movs	r3, #1
 2045              	.LVL183:
1088:Src/BLDC_controller.c ****       rtDW->Switch2_e = 1;
 2046              		.loc 1 1088 23 view .LVU646
 2047 0094 84F88E30 		strb	r3, [r4, #142]
 2048              	.L172:
1091:Src/BLDC_controller.c ****     }
1092:Src/BLDC_controller.c **** 
1093:Src/BLDC_controller.c ****     /* End of Switch: '<S12>/Switch2' */
1094:Src/BLDC_controller.c **** 
1095:Src/BLDC_controller.c ****     /* Update for UnitDelay: '<S12>/UnitDelay2' incorporates:
1096:Src/BLDC_controller.c ****      *  Constant: '<S11>/vec_hallToPos'
1097:Src/BLDC_controller.c ****      *  Selector: '<S11>/Selector'
1098:Src/BLDC_controller.c ****      */
1099:Src/BLDC_controller.c ****     rtDW->UnitDelay2_DSTATE_b = rtConstP.vec_hallToPos_Value[Sum];
 2049              		.loc 1 1099 5 is_stmt 1 view .LVU647
 2050              		.loc 1 1099 31 is_stmt 0 view .LVU648
 2051 0098 84F88F10 		strb	r1, [r4, #143]
1100:Src/BLDC_controller.c **** 
1101:Src/BLDC_controller.c ****     /* End of Outputs for SubSystem: '<S3>/F01_03_Direction_Detection' */
1102:Src/BLDC_controller.c **** 
1103:Src/BLDC_controller.c ****     /* Outputs for IfAction SubSystem: '<S13>/Raw_Motor_Speed_Estimation' incorporates:
1104:Src/BLDC_controller.c ****      *  ActionPort: '<S17>/Action Port'
1105:Src/BLDC_controller.c ****      */
1106:Src/BLDC_controller.c ****     rtDW->z_counterRawPrev = rtDW->UnitDelay3_DSTATE;
 2052              		.loc 1 1106 5 is_stmt 1 view .LVU649
 2053              		.loc 1 1106 34 is_stmt 0 view .LVU650
 2054 009c B4F98010 		ldrsh	r1, [r4, #128]
 2055              	.LVL184:
 2056              		.loc 1 1106 28 view .LVU651
 2057 00a0 A4F85610 		strh	r1, [r4, #86]	@ movhi
1107:Src/BLDC_controller.c **** 
1108:Src/BLDC_controller.c ****     /* Sum: '<S17>/Sum7' incorporates:
1109:Src/BLDC_controller.c ****      *  Inport: '<S17>/z_counterRawPrev'
1110:Src/BLDC_controller.c ****      *  UnitDelay: '<S13>/UnitDelay3'
1111:Src/BLDC_controller.c ****      *  UnitDelay: '<S17>/UnitDelay4'
1112:Src/BLDC_controller.c ****      */
1113:Src/BLDC_controller.c ****     Switch2 = (int16_T)(rtDW->z_counterRawPrev - rtDW->UnitDelay4_DSTATE);
 2058              		.loc 1 1113 5 is_stmt 1 view .LVU652
 2059              		.loc 1 1113 29 is_stmt 0 view .LVU653
 2060 00a4 1FFA81FE 		uxth	lr, r1
 2061              		.loc 1 1113 54 view .LVU654
 2062 00a8 B4F882C0 		ldrh	ip, [r4, #130]
 2063              	.LVL185:
 2064              		.loc 1 1113 48 view .LVU655
 2065 00ac AEEB0C03 		sub	r3, lr, ip
 2066              		.loc 1 1113 13 view .LVU656
 2067 00b0 1BB2     		sxth	r3, r3
ARM GAS  /var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s 			page 58


 2068              	.LVL186:
1114:Src/BLDC_controller.c **** 
1115:Src/BLDC_controller.c ****     /* Abs: '<S17>/Abs2' */
1116:Src/BLDC_controller.c ****     if (Switch2 < 0) {
 2069              		.loc 1 1116 5 is_stmt 1 view .LVU657
 2070              		.loc 1 1116 8 is_stmt 0 view .LVU658
 2071 00b2 002B     		cmp	r3, #0
 2072 00b4 43DB     		blt	.L435
 2073              	.LVL187:
 2074              	.L173:
1117:Src/BLDC_controller.c ****       rtb_Switch1_l = (int16_T)-Switch2;
1118:Src/BLDC_controller.c ****     } else {
1119:Src/BLDC_controller.c ****       rtb_Switch1_l = Switch2;
1120:Src/BLDC_controller.c ****     }
1121:Src/BLDC_controller.c **** 
1122:Src/BLDC_controller.c ****     /* End of Abs: '<S17>/Abs2' */
1123:Src/BLDC_controller.c **** 
1124:Src/BLDC_controller.c ****     /* Relay: '<S17>/dz_cntTrnsDet' */
1125:Src/BLDC_controller.c ****     if (rtb_Switch1_l >= rtP->dz_cntTrnsDetHi) {
 2075              		.loc 1 1125 5 is_stmt 1 view .LVU659
 2076              		.loc 1 1125 29 is_stmt 0 view .LVU660
 2077 00b6 B5F904C0 		ldrsh	ip, [r5, #4]
 2078              	.LVL188:
 2079              		.loc 1 1125 8 view .LVU661
 2080 00ba 9C45     		cmp	ip, r3
 2081 00bc 43DC     		bgt	.L174
1126:Src/BLDC_controller.c ****       rtDW->dz_cntTrnsDet_Mode = true;
 2082              		.loc 1 1126 7 is_stmt 1 view .LVU662
 2083              		.loc 1 1126 32 is_stmt 0 view .LVU663
 2084 00be 0123     		movs	r3, #1
 2085              	.LVL189:
 2086              		.loc 1 1126 32 view .LVU664
 2087 00c0 84F8A930 		strb	r3, [r4, #169]
 2088              	.L175:
1127:Src/BLDC_controller.c ****     } else {
1128:Src/BLDC_controller.c ****       if (rtb_Switch1_l <= rtP->dz_cntTrnsDetLo) {
1129:Src/BLDC_controller.c ****         rtDW->dz_cntTrnsDet_Mode = false;
1130:Src/BLDC_controller.c ****       }
1131:Src/BLDC_controller.c ****     }
1132:Src/BLDC_controller.c **** 
1133:Src/BLDC_controller.c ****     rtDW->dz_cntTrnsDet = rtDW->dz_cntTrnsDet_Mode;
 2089              		.loc 1 1133 5 is_stmt 1 view .LVU665
 2090              		.loc 1 1133 31 is_stmt 0 view .LVU666
 2091 00c4 94F8A980 		ldrb	r8, [r4, #169]	@ zero_extendqisi2
 2092              		.loc 1 1133 25 view .LVU667
 2093 00c8 84F8A280 		strb	r8, [r4, #162]
1134:Src/BLDC_controller.c **** 
1135:Src/BLDC_controller.c ****     /* End of Relay: '<S17>/dz_cntTrnsDet' */
1136:Src/BLDC_controller.c **** 
1137:Src/BLDC_controller.c ****     /* RelationalOperator: '<S17>/Relational Operator4' */
1138:Src/BLDC_controller.c ****     rtb_RelationalOperator4_d = (rtDW->Switch2_e != UnitDelay3);
 2094              		.loc 1 1138 5 is_stmt 1 view .LVU668
 2095              		.loc 1 1138 38 is_stmt 0 view .LVU669
 2096 00cc 94F98E30 		ldrsb	r3, [r4, #142]
 2097              		.loc 1 1138 50 view .LVU670
 2098 00d0 8342     		cmp	r3, r0
 2099 00d2 14BF     		ite	ne
ARM GAS  /var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s 			page 59


 2100 00d4 4FF0010C 		movne	ip, #1
 2101 00d8 4FF0000C 		moveq	ip, #0
 2102              	.LVL190:
1139:Src/BLDC_controller.c **** 
1140:Src/BLDC_controller.c ****     /* Switch: '<S17>/Switch3' incorporates:
1141:Src/BLDC_controller.c ****      *  Constant: '<S17>/Constant4'
1142:Src/BLDC_controller.c ****      *  Logic: '<S17>/Logical Operator1'
1143:Src/BLDC_controller.c ****      *  Switch: '<S17>/Switch1'
1144:Src/BLDC_controller.c ****      *  Switch: '<S17>/Switch2'
1145:Src/BLDC_controller.c ****      *  UnitDelay: '<S17>/UnitDelay1'
1146:Src/BLDC_controller.c ****      */
1147:Src/BLDC_controller.c ****     if (rtb_RelationalOperator4_d && rtDW->UnitDelay1_DSTATE_n) {
 2103              		.loc 1 1147 5 is_stmt 1 view .LVU671
 2104              		.loc 1 1147 8 is_stmt 0 view .LVU672
 2105 00dc 04D0     		beq	.L176
 2106              		.loc 1 1147 42 discriminator 1 view .LVU673
 2107 00de 94F8A790 		ldrb	r9, [r4, #167]	@ zero_extendqisi2
 2108              		.loc 1 1147 35 discriminator 1 view .LVU674
 2109 00e2 B9F1000F 		cmp	r9, #0
 2110 00e6 56D1     		bne	.L348
 2111              	.L176:
1148:Src/BLDC_controller.c ****       rtb_Switch1_l = 0;
1149:Src/BLDC_controller.c ****     } else if (rtb_RelationalOperator4_d) {
 2112              		.loc 1 1149 12 is_stmt 1 view .LVU675
 2113              		.loc 1 1149 15 is_stmt 0 view .LVU676
 2114 00e8 8342     		cmp	r3, r0
 2115 00ea 34D0     		beq	.L178
1150:Src/BLDC_controller.c ****       /* Switch: '<S17>/Switch2' incorporates:
1151:Src/BLDC_controller.c ****        *  UnitDelay: '<S13>/UnitDelay4'
1152:Src/BLDC_controller.c ****        */
1153:Src/BLDC_controller.c ****       rtb_Switch1_l = rtDW->UnitDelay4_DSTATE_e;
 2116              		.loc 1 1153 7 is_stmt 1 view .LVU677
 2117              		.loc 1 1153 21 is_stmt 0 view .LVU678
 2118 00ec B4F98A00 		ldrsh	r0, [r4, #138]
 2119              	.LVL191:
 2120              	.L177:
1154:Src/BLDC_controller.c ****     } else if (rtDW->dz_cntTrnsDet) {
1155:Src/BLDC_controller.c ****       /* Switch: '<S17>/Switch1' incorporates:
1156:Src/BLDC_controller.c ****        *  Constant: '<S17>/cf_speedCoef'
1157:Src/BLDC_controller.c ****        *  Product: '<S17>/Divide14'
1158:Src/BLDC_controller.c ****        *  Switch: '<S17>/Switch2'
1159:Src/BLDC_controller.c ****        */
1160:Src/BLDC_controller.c ****       rtb_Switch1_l = (int16_T)((rtP->cf_speedCoef << 4) /
1161:Src/BLDC_controller.c ****         rtDW->z_counterRawPrev);
1162:Src/BLDC_controller.c ****     } else {
1163:Src/BLDC_controller.c ****       /* Switch: '<S17>/Switch1' incorporates:
1164:Src/BLDC_controller.c ****        *  Constant: '<S17>/cf_speedCoef'
1165:Src/BLDC_controller.c ****        *  Gain: '<S17>/g_Ha'
1166:Src/BLDC_controller.c ****        *  Product: '<S17>/Divide13'
1167:Src/BLDC_controller.c ****        *  Sum: '<S17>/Sum13'
1168:Src/BLDC_controller.c ****        *  Switch: '<S17>/Switch2'
1169:Src/BLDC_controller.c ****        *  UnitDelay: '<S17>/UnitDelay2'
1170:Src/BLDC_controller.c ****        *  UnitDelay: '<S17>/UnitDelay3'
1171:Src/BLDC_controller.c ****        *  UnitDelay: '<S17>/UnitDelay5'
1172:Src/BLDC_controller.c ****        */
1173:Src/BLDC_controller.c ****       rtb_Switch1_l = (int16_T)(((uint16_T)(rtP->cf_speedCoef << 2) << 4) /
1174:Src/BLDC_controller.c ****         (int16_T)(((rtDW->UnitDelay2_DSTATE + rtDW->UnitDelay3_DSTATE_o) +
ARM GAS  /var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s 			page 60


1175:Src/BLDC_controller.c ****                    rtDW->UnitDelay5_DSTATE) + rtDW->z_counterRawPrev));
1176:Src/BLDC_controller.c ****     }
1177:Src/BLDC_controller.c **** 
1178:Src/BLDC_controller.c ****     /* End of Switch: '<S17>/Switch3' */
1179:Src/BLDC_controller.c **** 
1180:Src/BLDC_controller.c ****     /* Product: '<S17>/Divide11' */
1181:Src/BLDC_controller.c ****     rtDW->Divide11 = (int16_T)(rtb_Switch1_l * rtDW->Switch2_e);
 2121              		.loc 1 1181 5 is_stmt 1 view .LVU679
 2122              		.loc 1 1181 52 is_stmt 0 view .LVU680
 2123 00f0 9BB2     		uxth	r3, r3
 2124              		.loc 1 1181 46 view .LVU681
 2125 00f2 00FB03F3 		mul	r3, r0, r3
 2126              		.loc 1 1181 20 view .LVU682
 2127 00f6 A4F87A30 		strh	r3, [r4, #122]	@ movhi
1182:Src/BLDC_controller.c **** 
1183:Src/BLDC_controller.c ****     /* Update for UnitDelay: '<S17>/UnitDelay4' */
1184:Src/BLDC_controller.c ****     rtDW->UnitDelay4_DSTATE = rtDW->z_counterRawPrev;
 2128              		.loc 1 1184 5 is_stmt 1 view .LVU683
 2129              		.loc 1 1184 29 is_stmt 0 view .LVU684
 2130 00fa A4F88210 		strh	r1, [r4, #130]	@ movhi
 2131              	.LVL192:
1185:Src/BLDC_controller.c **** 
1186:Src/BLDC_controller.c ****     /* Update for UnitDelay: '<S17>/UnitDelay2' incorporates:
1187:Src/BLDC_controller.c ****      *  UnitDelay: '<S17>/UnitDelay3'
1188:Src/BLDC_controller.c ****      */
1189:Src/BLDC_controller.c ****     rtDW->UnitDelay2_DSTATE = rtDW->UnitDelay3_DSTATE_o;
 2132              		.loc 1 1189 5 is_stmt 1 view .LVU685
 2133              		.loc 1 1189 35 is_stmt 0 view .LVU686
 2134 00fe B4F98630 		ldrsh	r3, [r4, #134]
 2135              		.loc 1 1189 29 view .LVU687
 2136 0102 A4F88430 		strh	r3, [r4, #132]	@ movhi
1190:Src/BLDC_controller.c **** 
1191:Src/BLDC_controller.c ****     /* Update for UnitDelay: '<S17>/UnitDelay3' incorporates:
1192:Src/BLDC_controller.c ****      *  UnitDelay: '<S17>/UnitDelay5'
1193:Src/BLDC_controller.c ****      */
1194:Src/BLDC_controller.c ****     rtDW->UnitDelay3_DSTATE_o = rtDW->UnitDelay5_DSTATE;
 2137              		.loc 1 1194 5 is_stmt 1 view .LVU688
 2138              		.loc 1 1194 37 is_stmt 0 view .LVU689
 2139 0106 B4F98830 		ldrsh	r3, [r4, #136]
 2140              		.loc 1 1194 31 view .LVU690
 2141 010a A4F88630 		strh	r3, [r4, #134]	@ movhi
1195:Src/BLDC_controller.c **** 
1196:Src/BLDC_controller.c ****     /* Update for UnitDelay: '<S17>/UnitDelay5' */
1197:Src/BLDC_controller.c ****     rtDW->UnitDelay5_DSTATE = rtDW->z_counterRawPrev;
 2142              		.loc 1 1197 5 is_stmt 1 view .LVU691
 2143              		.loc 1 1197 29 is_stmt 0 view .LVU692
 2144 010e A4F88810 		strh	r1, [r4, #136]	@ movhi
1198:Src/BLDC_controller.c **** 
1199:Src/BLDC_controller.c ****     /* Update for UnitDelay: '<S17>/UnitDelay1' */
1200:Src/BLDC_controller.c ****     rtDW->UnitDelay1_DSTATE_n = rtb_RelationalOperator4_d;
 2145              		.loc 1 1200 5 is_stmt 1 view .LVU693
 2146              		.loc 1 1200 31 is_stmt 0 view .LVU694
 2147 0112 84F8A7C0 		strb	ip, [r4, #167]
 2148              	.LVL193:
 2149              	.L169:
1201:Src/BLDC_controller.c **** 
1202:Src/BLDC_controller.c ****     /* End of Outputs for SubSystem: '<S13>/Raw_Motor_Speed_Estimation' */
ARM GAS  /var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s 			page 61


1203:Src/BLDC_controller.c ****   }
1204:Src/BLDC_controller.c **** 
1205:Src/BLDC_controller.c ****   /* End of If: '<S13>/If2' */
1206:Src/BLDC_controller.c **** 
1207:Src/BLDC_controller.c ****   /* Outputs for Atomic SubSystem: '<S13>/Counter' */
1208:Src/BLDC_controller.c **** 
1209:Src/BLDC_controller.c ****   /* Constant: '<S13>/Constant6' incorporates:
1210:Src/BLDC_controller.c ****    *  Constant: '<S13>/z_maxCntRst2'
1211:Src/BLDC_controller.c ****    */
1212:Src/BLDC_controller.c ****   rtb_Switch1_l = (int16_T) Counter(1, rtP->z_maxCntRst, rtb_LogicalOperator,
 2150              		.loc 1 1212 3 is_stmt 1 view .LVU695
 2151              		.loc 1 1212 29 is_stmt 0 view .LVU696
 2152 0116 04F14003 		add	r3, r4, #64
 2153 011a B5F90A10 		ldrsh	r1, [r5, #10]
 2154 011e 0120     		movs	r0, #1
 2155 0120 FFF7FEFF 		bl	Counter
 2156              	.LVL194:
 2157              		.loc 1 1212 29 view .LVU697
 2158 0124 0C90     		str	r0, [sp, #48]
 2159              	.LVL195:
1213:Src/BLDC_controller.c ****     &rtDW->Counter_e);
1214:Src/BLDC_controller.c **** 
1215:Src/BLDC_controller.c ****   /* End of Outputs for SubSystem: '<S13>/Counter' */
1216:Src/BLDC_controller.c **** 
1217:Src/BLDC_controller.c ****   /* Switch: '<S13>/Switch2' incorporates:
1218:Src/BLDC_controller.c ****    *  Constant: '<S13>/Constant4'
1219:Src/BLDC_controller.c ****    *  Constant: '<S13>/z_maxCntRst'
1220:Src/BLDC_controller.c ****    *  RelationalOperator: '<S13>/Relational Operator2'
1221:Src/BLDC_controller.c ****    */
1222:Src/BLDC_controller.c ****   if (rtb_Switch1_l > rtP->z_maxCntRst) {
 2160              		.loc 1 1222 3 is_stmt 1 view .LVU698
 2161              		.loc 1 1222 26 is_stmt 0 view .LVU699
 2162 0126 B5F90A30 		ldrsh	r3, [r5, #10]
 2163              		.loc 1 1222 6 view .LVU700
 2164 012a 8342     		cmp	r3, r0
 2165 012c 39DB     		blt	.L349
1223:Src/BLDC_controller.c ****     Switch2 = 0;
1224:Src/BLDC_controller.c ****   } else {
1225:Src/BLDC_controller.c ****     Switch2 = rtDW->Divide11;
 2166              		.loc 1 1225 5 is_stmt 1 view .LVU701
 2167              		.loc 1 1225 13 is_stmt 0 view .LVU702
 2168 012e B4F97A30 		ldrsh	r3, [r4, #122]
 2169 0132 0B93     		str	r3, [sp, #44]
 2170              	.LVL196:
1226:Src/BLDC_controller.c ****   }
1227:Src/BLDC_controller.c **** 
1228:Src/BLDC_controller.c ****   /* End of Switch: '<S13>/Switch2' */
1229:Src/BLDC_controller.c **** 
1230:Src/BLDC_controller.c ****   /* Abs: '<S13>/Abs5' */
1231:Src/BLDC_controller.c ****   if (Switch2 < 0) {
 2171              		.loc 1 1231 3 is_stmt 1 view .LVU703
 2172              		.loc 1 1231 6 is_stmt 0 view .LVU704
 2173 0134 002B     		cmp	r3, #0
 2174 0136 30DB     		blt	.L436
1225:Src/BLDC_controller.c ****   }
 2175              		.loc 1 1225 13 view .LVU705
 2176 0138 0B9B     		ldr	r3, [sp, #44]
ARM GAS  /var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s 			page 62


1225:Src/BLDC_controller.c ****   }
 2177              		.loc 1 1225 13 view .LVU706
 2178 013a 0793     		str	r3, [sp, #28]
 2179 013c 34E0     		b	.L180
 2180              	.LVL197:
 2181              	.L435:
1117:Src/BLDC_controller.c ****     } else {
 2182              		.loc 1 1117 7 is_stmt 1 view .LVU707
1117:Src/BLDC_controller.c ****     } else {
 2183              		.loc 1 1117 23 is_stmt 0 view .LVU708
 2184 013e ACEB0E03 		sub	r3, ip, lr
 2185              	.LVL198:
1117:Src/BLDC_controller.c ****     } else {
 2186              		.loc 1 1117 21 view .LVU709
 2187 0142 1BB2     		sxth	r3, r3
 2188              	.LVL199:
1117:Src/BLDC_controller.c ****     } else {
 2189              		.loc 1 1117 21 view .LVU710
 2190 0144 B7E7     		b	.L173
 2191              	.LVL200:
 2192              	.L174:
1128:Src/BLDC_controller.c ****         rtDW->dz_cntTrnsDet_Mode = false;
 2193              		.loc 1 1128 7 is_stmt 1 view .LVU711
1128:Src/BLDC_controller.c ****         rtDW->dz_cntTrnsDet_Mode = false;
 2194              		.loc 1 1128 31 is_stmt 0 view .LVU712
 2195 0146 B5F906C0 		ldrsh	ip, [r5, #6]
1128:Src/BLDC_controller.c ****         rtDW->dz_cntTrnsDet_Mode = false;
 2196              		.loc 1 1128 10 view .LVU713
 2197 014a 9C45     		cmp	ip, r3
 2198 014c BADB     		blt	.L175
1129:Src/BLDC_controller.c ****       }
 2199              		.loc 1 1129 9 is_stmt 1 view .LVU714
1129:Src/BLDC_controller.c ****       }
 2200              		.loc 1 1129 34 is_stmt 0 view .LVU715
 2201 014e 0023     		movs	r3, #0
 2202              	.LVL201:
1129:Src/BLDC_controller.c ****       }
 2203              		.loc 1 1129 34 view .LVU716
 2204 0150 84F8A930 		strb	r3, [r4, #169]
 2205 0154 B6E7     		b	.L175
 2206              	.LVL202:
 2207              	.L178:
1154:Src/BLDC_controller.c ****       /* Switch: '<S17>/Switch1' incorporates:
 2208              		.loc 1 1154 12 is_stmt 1 view .LVU717
1154:Src/BLDC_controller.c ****       /* Switch: '<S17>/Switch1' incorporates:
 2209              		.loc 1 1154 15 is_stmt 0 view .LVU718
 2210 0156 B8F1000F 		cmp	r8, #0
 2211 015a 05D0     		beq	.L179
1160:Src/BLDC_controller.c ****         rtDW->z_counterRawPrev);
 2212              		.loc 1 1160 7 is_stmt 1 view .LVU719
1160:Src/BLDC_controller.c ****         rtDW->z_counterRawPrev);
 2213              		.loc 1 1160 37 is_stmt 0 view .LVU720
 2214 015c A889     		ldrh	r0, [r5, #12]
 2215              	.LVL203:
1160:Src/BLDC_controller.c ****         rtDW->z_counterRawPrev);
 2216              		.loc 1 1160 52 view .LVU721
 2217 015e 0001     		lsls	r0, r0, #4
ARM GAS  /var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s 			page 63


1160:Src/BLDC_controller.c ****         rtDW->z_counterRawPrev);
 2218              		.loc 1 1160 58 view .LVU722
 2219 0160 90FBF1F0 		sdiv	r0, r0, r1
1160:Src/BLDC_controller.c ****         rtDW->z_counterRawPrev);
 2220              		.loc 1 1160 21 view .LVU723
 2221 0164 00B2     		sxth	r0, r0
 2222              	.LVL204:
1160:Src/BLDC_controller.c ****         rtDW->z_counterRawPrev);
 2223              		.loc 1 1160 21 view .LVU724
 2224 0166 C3E7     		b	.L177
 2225              	.LVL205:
 2226              	.L179:
1173:Src/BLDC_controller.c ****         (int16_T)(((rtDW->UnitDelay2_DSTATE + rtDW->UnitDelay3_DSTATE_o) +
 2227              		.loc 1 1173 7 is_stmt 1 view .LVU725
1173:Src/BLDC_controller.c ****         (int16_T)(((rtDW->UnitDelay2_DSTATE + rtDW->UnitDelay3_DSTATE_o) +
 2228              		.loc 1 1173 48 is_stmt 0 view .LVU726
 2229 0168 A889     		ldrh	r0, [r5, #12]
 2230              	.LVL206:
1173:Src/BLDC_controller.c ****         (int16_T)(((rtDW->UnitDelay2_DSTATE + rtDW->UnitDelay3_DSTATE_o) +
 2231              		.loc 1 1173 34 view .LVU727
 2232 016a 8000     		lsls	r0, r0, #2
 2233 016c 80B2     		uxth	r0, r0
1173:Src/BLDC_controller.c ****         (int16_T)(((rtDW->UnitDelay2_DSTATE + rtDW->UnitDelay3_DSTATE_o) +
 2234              		.loc 1 1173 69 view .LVU728
 2235 016e 0001     		lsls	r0, r0, #4
1174:Src/BLDC_controller.c ****                    rtDW->UnitDelay5_DSTATE) + rtDW->z_counterRawPrev));
 2236              		.loc 1 1174 25 view .LVU729
 2237 0170 B4F88480 		ldrh	r8, [r4, #132]
1174:Src/BLDC_controller.c ****                    rtDW->UnitDelay5_DSTATE) + rtDW->z_counterRawPrev));
 2238              		.loc 1 1174 51 view .LVU730
 2239 0174 B4F88690 		ldrh	r9, [r4, #134]
1174:Src/BLDC_controller.c ****                    rtDW->UnitDelay5_DSTATE) + rtDW->z_counterRawPrev));
 2240              		.loc 1 1174 45 view .LVU731
 2241 0178 C844     		add	r8, r8, r9
 2242 017a 1FFA88F8 		uxth	r8, r8
1175:Src/BLDC_controller.c ****     }
 2243              		.loc 1 1175 24 view .LVU732
 2244 017e B4F88890 		ldrh	r9, [r4, #136]
1174:Src/BLDC_controller.c ****                    rtDW->UnitDelay5_DSTATE) + rtDW->z_counterRawPrev));
 2245              		.loc 1 1174 74 view .LVU733
 2246 0182 C844     		add	r8, r8, r9
 2247 0184 1FFA88F8 		uxth	r8, r8
1175:Src/BLDC_controller.c ****     }
 2248              		.loc 1 1175 45 view .LVU734
 2249 0188 C644     		add	lr, lr, r8
 2250              	.LVL207:
1174:Src/BLDC_controller.c ****                    rtDW->UnitDelay5_DSTATE) + rtDW->z_counterRawPrev));
 2251              		.loc 1 1174 9 view .LVU735
 2252 018a 0FFA8EFE 		sxth	lr, lr
1173:Src/BLDC_controller.c ****         (int16_T)(((rtDW->UnitDelay2_DSTATE + rtDW->UnitDelay3_DSTATE_o) +
 2253              		.loc 1 1173 75 view .LVU736
 2254 018e 90FBFEF0 		sdiv	r0, r0, lr
1173:Src/BLDC_controller.c ****         (int16_T)(((rtDW->UnitDelay2_DSTATE + rtDW->UnitDelay3_DSTATE_o) +
 2255              		.loc 1 1173 21 view .LVU737
 2256 0192 00B2     		sxth	r0, r0
 2257              	.LVL208:
1173:Src/BLDC_controller.c ****         (int16_T)(((rtDW->UnitDelay2_DSTATE + rtDW->UnitDelay3_DSTATE_o) +
ARM GAS  /var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s 			page 64


 2258              		.loc 1 1173 21 view .LVU738
 2259 0194 ACE7     		b	.L177
 2260              	.LVL209:
 2261              	.L348:
1148:Src/BLDC_controller.c ****     } else if (rtb_RelationalOperator4_d) {
 2262              		.loc 1 1148 21 view .LVU739
 2263 0196 0020     		movs	r0, #0
 2264              	.LVL210:
1148:Src/BLDC_controller.c ****     } else if (rtb_RelationalOperator4_d) {
 2265              		.loc 1 1148 21 view .LVU740
 2266 0198 AAE7     		b	.L177
 2267              	.LVL211:
 2268              	.L436:
1232:Src/BLDC_controller.c ****     Abs5 = (int16_T)-Switch2;
 2269              		.loc 1 1232 5 is_stmt 1 view .LVU741
 2270              		.loc 1 1232 12 is_stmt 0 view .LVU742
 2271 019a 5B42     		rsbs	r3, r3, #0
 2272              	.LVL212:
 2273              		.loc 1 1232 10 view .LVU743
 2274 019c 1BB2     		sxth	r3, r3
 2275 019e 0793     		str	r3, [sp, #28]
 2276              	.LVL213:
 2277              		.loc 1 1232 10 view .LVU744
 2278 01a0 02E0     		b	.L180
 2279              	.LVL214:
 2280              	.L349:
1223:Src/BLDC_controller.c ****   } else {
 2281              		.loc 1 1223 13 view .LVU745
 2282 01a2 0023     		movs	r3, #0
 2283 01a4 0B93     		str	r3, [sp, #44]
 2284 01a6 0793     		str	r3, [sp, #28]
 2285              	.L180:
 2286              	.LVL215:
1233:Src/BLDC_controller.c ****   } else {
1234:Src/BLDC_controller.c ****     Abs5 = Switch2;
1235:Src/BLDC_controller.c ****   }
1236:Src/BLDC_controller.c **** 
1237:Src/BLDC_controller.c ****   /* End of Abs: '<S13>/Abs5' */
1238:Src/BLDC_controller.c **** 
1239:Src/BLDC_controller.c ****   /* Relay: '<S13>/n_commDeacv' */
1240:Src/BLDC_controller.c ****   if (Abs5 >= rtP->n_commDeacvHi) {
 2287              		.loc 1 1240 3 is_stmt 1 view .LVU746
 2288              		.loc 1 1240 18 is_stmt 0 view .LVU747
 2289 01a8 B5F9D430 		ldrsh	r3, [r5, #212]
 2290              		.loc 1 1240 6 view .LVU748
 2291 01ac 079A     		ldr	r2, [sp, #28]
 2292 01ae 9342     		cmp	r3, r2
 2293 01b0 0DDC     		bgt	.L181
1241:Src/BLDC_controller.c ****     rtDW->n_commDeacv_Mode = true;
 2294              		.loc 1 1241 5 is_stmt 1 view .LVU749
 2295              		.loc 1 1241 28 is_stmt 0 view .LVU750
 2296 01b2 0123     		movs	r3, #1
 2297 01b4 84F8A830 		strb	r3, [r4, #168]
 2298              	.L182:
1242:Src/BLDC_controller.c ****   } else {
1243:Src/BLDC_controller.c ****     if (Abs5 <= rtP->n_commAcvLo) {
1244:Src/BLDC_controller.c ****       rtDW->n_commDeacv_Mode = false;
ARM GAS  /var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s 			page 65


1245:Src/BLDC_controller.c ****     }
1246:Src/BLDC_controller.c ****   }
1247:Src/BLDC_controller.c **** 
1248:Src/BLDC_controller.c ****   /* Logic: '<S13>/Logical Operator3' incorporates:
1249:Src/BLDC_controller.c ****    *  Constant: '<S13>/b_angleMeasEna'
1250:Src/BLDC_controller.c ****    *  Logic: '<S13>/Logical Operator1'
1251:Src/BLDC_controller.c ****    *  Logic: '<S13>/Logical Operator2'
1252:Src/BLDC_controller.c ****    *  Relay: '<S13>/n_commDeacv'
1253:Src/BLDC_controller.c ****    */
1254:Src/BLDC_controller.c ****   rtb_LogicalOperator = (rtP->b_angleMeasEna || (rtDW->n_commDeacv_Mode &&
 2299              		.loc 1 1254 3 is_stmt 1 view .LVU751
 2300              		.loc 1 1254 29 is_stmt 0 view .LVU752
 2301 01b8 95F8FB30 		ldrb	r3, [r5, #251]	@ zero_extendqisi2
 2302              		.loc 1 1254 46 view .LVU753
 2303 01bc 83B9     		cbnz	r3, .L351
 2304              		.loc 1 1254 54 discriminator 2 view .LVU754
 2305 01be 94F8A820 		ldrb	r2, [r4, #168]	@ zero_extendqisi2
 2306              		.loc 1 1254 46 discriminator 2 view .LVU755
 2307 01c2 5AB3     		cbz	r2, .L352
1255:Src/BLDC_controller.c ****     (!rtDW->dz_cntTrnsDet)));
 2308              		.loc 1 1255 11 discriminator 3 view .LVU756
 2309 01c4 94F8A220 		ldrb	r2, [r4, #162]	@ zero_extendqisi2
1254:Src/BLDC_controller.c ****     (!rtDW->dz_cntTrnsDet)));
 2310              		.loc 1 1254 73 discriminator 3 view .LVU757
 2311 01c8 52B3     		cbz	r2, .L353
1254:Src/BLDC_controller.c ****     (!rtDW->dz_cntTrnsDet)));
 2312              		.loc 1 1254 46 view .LVU758
 2313 01ca 0022     		movs	r2, #0
 2314 01cc 09E0     		b	.L183
 2315              	.L181:
1243:Src/BLDC_controller.c ****       rtDW->n_commDeacv_Mode = false;
 2316              		.loc 1 1243 5 is_stmt 1 view .LVU759
1243:Src/BLDC_controller.c ****       rtDW->n_commDeacv_Mode = false;
 2317              		.loc 1 1243 20 is_stmt 0 view .LVU760
 2318 01ce B5F9D230 		ldrsh	r3, [r5, #210]
1243:Src/BLDC_controller.c ****       rtDW->n_commDeacv_Mode = false;
 2319              		.loc 1 1243 8 view .LVU761
 2320 01d2 079A     		ldr	r2, [sp, #28]
 2321 01d4 9342     		cmp	r3, r2
 2322 01d6 EFDB     		blt	.L182
1244:Src/BLDC_controller.c ****     }
 2323              		.loc 1 1244 7 is_stmt 1 view .LVU762
1244:Src/BLDC_controller.c ****     }
 2324              		.loc 1 1244 30 is_stmt 0 view .LVU763
 2325 01d8 0023     		movs	r3, #0
 2326 01da 84F8A830 		strb	r3, [r4, #168]
 2327 01de EBE7     		b	.L182
 2328              	.L351:
1254:Src/BLDC_controller.c ****     (!rtDW->dz_cntTrnsDet)));
 2329              		.loc 1 1254 46 view .LVU764
 2330 01e0 0122     		movs	r2, #1
 2331              	.L183:
1254:Src/BLDC_controller.c ****     (!rtDW->dz_cntTrnsDet)));
 2332              		.loc 1 1254 23 discriminator 8 view .LVU765
 2333 01e2 D2B2     		uxtb	r2, r2
 2334 01e4 0892     		str	r2, [sp, #32]
 2335              	.LVL216:
ARM GAS  /var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s 			page 66


1256:Src/BLDC_controller.c **** 
1257:Src/BLDC_controller.c ****   /* UnitDelay: '<S2>/UnitDelay2' */
1258:Src/BLDC_controller.c ****   rtb_RelationalOperator4_d = rtDW->UnitDelay2_DSTATE_c;
 2336              		.loc 1 1258 3 is_stmt 1 discriminator 8 view .LVU766
 2337              		.loc 1 1258 29 is_stmt 0 discriminator 8 view .LVU767
 2338 01e6 94F8A320 		ldrb	r2, [r4, #163]	@ zero_extendqisi2
 2339 01ea 0D92     		str	r2, [sp, #52]
 2340              	.LVL217:
1259:Src/BLDC_controller.c **** 
1260:Src/BLDC_controller.c ****   /* UnitDelay: '<S2>/UnitDelay5' */
1261:Src/BLDC_controller.c ****   rtb_UnitDelay5_e = rtDW->UnitDelay5_DSTATE_m;
 2341              		.loc 1 1261 3 is_stmt 1 discriminator 8 view .LVU768
 2342              		.loc 1 1261 20 is_stmt 0 discriminator 8 view .LVU769
 2343 01ec 94F8A420 		ldrb	r2, [r4, #164]	@ zero_extendqisi2
 2344 01f0 0E92     		str	r2, [sp, #56]
 2345              	.LVL218:
1262:Src/BLDC_controller.c **** 
1263:Src/BLDC_controller.c ****   /* DataTypeConversion: '<S1>/Data Type Conversion2' incorporates:
1264:Src/BLDC_controller.c ****    *  Inport: '<Root>/r_inpTgt'
1265:Src/BLDC_controller.c ****    */
1266:Src/BLDC_controller.c ****   DataTypeConversion2 = (int16_T)(rtU->r_inpTgt << 4);
 2346              		.loc 1 1266 3 is_stmt 1 discriminator 8 view .LVU770
 2347              		.loc 1 1266 38 is_stmt 0 discriminator 8 view .LVU771
 2348 01f2 B6F90220 		ldrsh	r2, [r6, #2]
 2349              		.loc 1 1266 49 discriminator 8 view .LVU772
 2350 01f6 1201     		lsls	r2, r2, #4
 2351 01f8 0F92     		str	r2, [sp, #60]
 2352              		.loc 1 1266 23 discriminator 8 view .LVU773
 2353 01fa 12B2     		sxth	r2, r2
 2354 01fc 0992     		str	r2, [sp, #36]
 2355              	.LVL219:
1267:Src/BLDC_controller.c **** 
1268:Src/BLDC_controller.c ****   /* Saturate: '<S1>/Saturation' incorporates:
1269:Src/BLDC_controller.c ****    *  Inport: '<Root>/i_phaAB'
1270:Src/BLDC_controller.c ****    */
1271:Src/BLDC_controller.c ****   rtb_Gain3 = rtU->i_phaAB << 4;
 2356              		.loc 1 1271 3 is_stmt 1 discriminator 8 view .LVU774
 2357              		.loc 1 1271 18 is_stmt 0 discriminator 8 view .LVU775
 2358 01fe B6F90820 		ldrsh	r2, [r6, #8]
 2359              		.loc 1 1271 13 discriminator 8 view .LVU776
 2360 0202 4FEA021A 		lsl	r10, r2, #4
 2361              	.LVL220:
1272:Src/BLDC_controller.c ****   if (rtb_Gain3 >= 27200) {
 2362              		.loc 1 1272 3 is_stmt 1 discriminator 8 view .LVU777
 2363              		.loc 1 1272 6 is_stmt 0 discriminator 8 view .LVU778
 2364 0206 46F63F21 		movw	r1, #27199
 2365 020a B1EB021F 		cmp	r1, r2, lsl #4
 2366 020e 09DB     		blt	.L354
1273:Src/BLDC_controller.c ****     rtb_Saturation = 27200;
1274:Src/BLDC_controller.c ****   } else if (rtb_Gain3 <= -27200) {
 2367              		.loc 1 1274 10 is_stmt 1 view .LVU779
 2368              		.loc 1 1274 13 is_stmt 0 view .LVU780
 2369 0210 4D4A     		ldr	r2, .L469+4
 2370 0212 9245     		cmp	r10, r2
 2371 0214 17DB     		blt	.L355
1275:Src/BLDC_controller.c ****     rtb_Saturation = -27200;
1276:Src/BLDC_controller.c ****   } else {
ARM GAS  /var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s 			page 67


1277:Src/BLDC_controller.c ****     rtb_Saturation = (int16_T)(rtU->i_phaAB << 4);
 2372              		.loc 1 1277 5 is_stmt 1 view .LVU781
 2373              		.loc 1 1277 20 is_stmt 0 view .LVU782
 2374 0216 0FFA8AFA 		sxth	r10, r10
 2375              	.LVL221:
 2376              		.loc 1 1277 20 view .LVU783
 2377 021a 05E0     		b	.L184
 2378              	.LVL222:
 2379              	.L352:
1254:Src/BLDC_controller.c ****     (!rtDW->dz_cntTrnsDet)));
 2380              		.loc 1 1254 46 view .LVU784
 2381 021c 0022     		movs	r2, #0
 2382 021e E0E7     		b	.L183
 2383              	.L353:
 2384 0220 0122     		movs	r2, #1
 2385 0222 DEE7     		b	.L183
 2386              	.LVL223:
 2387              	.L354:
1273:Src/BLDC_controller.c ****     rtb_Saturation = 27200;
 2388              		.loc 1 1273 20 view .LVU785
 2389 0224 46F6402A 		movw	r10, #27200
 2390              	.LVL224:
 2391              	.L184:
1278:Src/BLDC_controller.c ****   }
1279:Src/BLDC_controller.c **** 
1280:Src/BLDC_controller.c ****   /* End of Saturate: '<S1>/Saturation' */
1281:Src/BLDC_controller.c **** 
1282:Src/BLDC_controller.c ****   /* Saturate: '<S1>/Saturation1' incorporates:
1283:Src/BLDC_controller.c ****    *  Inport: '<Root>/i_phaBC'
1284:Src/BLDC_controller.c ****    */
1285:Src/BLDC_controller.c ****   rtb_Gain3 = rtU->i_phaBC << 4;
 2392              		.loc 1 1285 3 is_stmt 1 view .LVU786
 2393              		.loc 1 1285 18 is_stmt 0 view .LVU787
 2394 0228 B6F90A20 		ldrsh	r2, [r6, #10]
 2395              		.loc 1 1285 13 view .LVU788
 2396 022c 4FEA0218 		lsl	r8, r2, #4
 2397              	.LVL225:
1286:Src/BLDC_controller.c ****   if (rtb_Gain3 >= 27200) {
 2398              		.loc 1 1286 3 is_stmt 1 view .LVU789
 2399              		.loc 1 1286 6 is_stmt 0 view .LVU790
 2400 0230 46F63F21 		movw	r1, #27199
 2401 0234 B1EB021F 		cmp	r1, r2, lsl #4
 2402 0238 08DB     		blt	.L356
1287:Src/BLDC_controller.c ****     rtb_Saturation1 = 27200;
1288:Src/BLDC_controller.c ****   } else if (rtb_Gain3 <= -27200) {
 2403              		.loc 1 1288 10 is_stmt 1 view .LVU791
 2404              		.loc 1 1288 13 is_stmt 0 view .LVU792
 2405 023a 434A     		ldr	r2, .L469+4
 2406 023c 9045     		cmp	r8, r2
 2407 023e 79DB     		blt	.L357
1289:Src/BLDC_controller.c ****     rtb_Saturation1 = -27200;
1290:Src/BLDC_controller.c ****   } else {
1291:Src/BLDC_controller.c ****     rtb_Saturation1 = (int16_T)(rtU->i_phaBC << 4);
 2408              		.loc 1 1291 5 is_stmt 1 view .LVU793
 2409              		.loc 1 1291 21 is_stmt 0 view .LVU794
 2410 0240 0FFA88F8 		sxth	r8, r8
 2411              	.LVL226:
ARM GAS  /var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s 			page 68


 2412              		.loc 1 1291 21 view .LVU795
 2413 0244 04E0     		b	.L185
 2414              	.LVL227:
 2415              	.L355:
1275:Src/BLDC_controller.c ****   } else {
 2416              		.loc 1 1275 20 view .LVU796
 2417 0246 DFF804A1 		ldr	r10, .L469+8
 2418              	.LVL228:
1275:Src/BLDC_controller.c ****   } else {
 2419              		.loc 1 1275 20 view .LVU797
 2420 024a EDE7     		b	.L184
 2421              	.LVL229:
 2422              	.L356:
1287:Src/BLDC_controller.c ****     rtb_Saturation1 = 27200;
 2423              		.loc 1 1287 21 view .LVU798
 2424 024c 46F64028 		movw	r8, #27200
 2425              	.LVL230:
 2426              	.L185:
1292:Src/BLDC_controller.c ****   }
1293:Src/BLDC_controller.c **** 
1294:Src/BLDC_controller.c ****   /* End of Saturate: '<S1>/Saturation1' */
1295:Src/BLDC_controller.c **** 
1296:Src/BLDC_controller.c ****   /* If: '<S3>/If1' incorporates:
1297:Src/BLDC_controller.c ****    *  Constant: '<S3>/b_angleMeasEna'
1298:Src/BLDC_controller.c ****    */
1299:Src/BLDC_controller.c ****   if (!rtP->b_angleMeasEna) {
 2427              		.loc 1 1299 3 is_stmt 1 view .LVU799
 2428              		.loc 1 1299 6 is_stmt 0 view .LVU800
 2429 0250 002B     		cmp	r3, #0
 2430 0252 40F09380 		bne	.L186
1300:Src/BLDC_controller.c ****     /* Outputs for IfAction SubSystem: '<S3>/F01_05_Electrical_Angle_Estimation' incorporates:
1301:Src/BLDC_controller.c ****      *  ActionPort: '<S14>/Action Port'
1302:Src/BLDC_controller.c ****      */
1303:Src/BLDC_controller.c ****     /* Switch: '<S14>/Switch2' incorporates:
1304:Src/BLDC_controller.c ****      *  Constant: '<S14>/Constant16'
1305:Src/BLDC_controller.c ****      *  Product: '<S14>/Divide1'
1306:Src/BLDC_controller.c ****      *  Product: '<S14>/Divide3'
1307:Src/BLDC_controller.c ****      *  RelationalOperator: '<S14>/Relational Operator7'
1308:Src/BLDC_controller.c ****      *  Sum: '<S14>/Sum3'
1309:Src/BLDC_controller.c ****      *  Switch: '<S14>/Switch3'
1310:Src/BLDC_controller.c ****      */
1311:Src/BLDC_controller.c ****     if (rtb_LogicalOperator) {
 2431              		.loc 1 1311 5 is_stmt 1 view .LVU801
 2432              		.loc 1 1311 8 is_stmt 0 view .LVU802
 2433 0256 089B     		ldr	r3, [sp, #32]
 2434 0258 002B     		cmp	r3, #0
 2435 025a 7BD0     		beq	.L187
1312:Src/BLDC_controller.c ****       /* MinMax: '<S14>/MinMax' */
1313:Src/BLDC_controller.c ****       rtb_Merge_m = rtb_Switch1_l;
 2436              		.loc 1 1313 7 is_stmt 1 view .LVU803
 2437              	.LVL231:
1314:Src/BLDC_controller.c ****       if (!(rtb_Merge_m < rtDW->z_counterRawPrev)) {
 2438              		.loc 1 1314 7 view .LVU804
 2439              		.loc 1 1314 31 is_stmt 0 view .LVU805
 2440 025c B4F95600 		ldrsh	r0, [r4, #86]
 2441              	.LVL232:
 2442              		.loc 1 1314 10 view .LVU806
ARM GAS  /var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s 			page 69


 2443 0260 0C9B     		ldr	r3, [sp, #48]
 2444 0262 9842     		cmp	r0, r3
 2445 0264 00DC     		bgt	.L188
1315:Src/BLDC_controller.c ****         rtb_Merge_m = rtDW->z_counterRawPrev;
 2446              		.loc 1 1315 21 view .LVU807
 2447 0266 0346     		mov	r3, r0
 2448              	.L188:
 2449              	.LVL233:
1316:Src/BLDC_controller.c ****       }
1317:Src/BLDC_controller.c **** 
1318:Src/BLDC_controller.c ****       /* End of MinMax: '<S14>/MinMax' */
1319:Src/BLDC_controller.c **** 
1320:Src/BLDC_controller.c ****       /* Switch: '<S14>/Switch3' incorporates:
1321:Src/BLDC_controller.c ****        *  Constant: '<S11>/vec_hallToPos'
1322:Src/BLDC_controller.c ****        *  Constant: '<S14>/Constant16'
1323:Src/BLDC_controller.c ****        *  RelationalOperator: '<S14>/Relational Operator7'
1324:Src/BLDC_controller.c ****        *  Selector: '<S11>/Selector'
1325:Src/BLDC_controller.c ****        *  Sum: '<S14>/Sum1'
1326:Src/BLDC_controller.c ****        */
1327:Src/BLDC_controller.c ****       if (rtDW->Switch2_e == 1) {
 2450              		.loc 1 1327 7 is_stmt 1 view .LVU808
 2451              		.loc 1 1327 15 is_stmt 0 view .LVU809
 2452 0268 94F98E10 		ldrsb	r1, [r4, #142]
 2453              		.loc 1 1327 10 view .LVU810
 2454 026c 0129     		cmp	r1, #1
 2455 026e 64D0     		beq	.L437
1328:Src/BLDC_controller.c ****         rtb_Sum2_h = rtConstP.vec_hallToPos_Value[Sum];
1329:Src/BLDC_controller.c ****       } else {
1330:Src/BLDC_controller.c ****         rtb_Sum2_h = (int8_T)(rtConstP.vec_hallToPos_Value[Sum] + 1);
 2456              		.loc 1 1330 9 is_stmt 1 view .LVU811
 2457              		.loc 1 1330 59 is_stmt 0 view .LVU812
 2458 0270 344A     		ldr	r2, .L469
 2459 0272 5A44     		add	r2, r2, fp
 2460 0274 92F88827 		ldrb	r2, [r2, #1928]	@ zero_extendqisi2
 2461              		.loc 1 1330 65 view .LVU813
 2462 0278 0132     		adds	r2, r2, #1
 2463              		.loc 1 1330 20 view .LVU814
 2464 027a 52B2     		sxtb	r2, r2
 2465              	.LVL234:
 2466              	.L190:
1331:Src/BLDC_controller.c ****       }
1332:Src/BLDC_controller.c **** 
1333:Src/BLDC_controller.c ****       rtb_Merge_m = (int16_T)(((int16_T)((int16_T)((rtb_Merge_m << 14) /
 2467              		.loc 1 1333 7 is_stmt 1 view .LVU815
 2468              		.loc 1 1333 65 is_stmt 0 view .LVU816
 2469 027c 9B03     		lsls	r3, r3, #14
 2470              	.LVL235:
 2471              		.loc 1 1333 72 view .LVU817
 2472 027e 93FBF0F3 		sdiv	r3, r3, r0
 2473              		.loc 1 1333 42 view .LVU818
 2474 0282 9BB2     		uxth	r3, r3
1334:Src/BLDC_controller.c ****         rtDW->z_counterRawPrev) * rtDW->Switch2_e) + (rtb_Sum2_h << 14)) >> 2);
 2475              		.loc 1 1334 39 view .LVU819
 2476 0284 89B2     		uxth	r1, r1
 2477              		.loc 1 1334 33 view .LVU820
 2478 0286 01FB03F3 		mul	r3, r1, r3
1333:Src/BLDC_controller.c ****         rtDW->z_counterRawPrev) * rtDW->Switch2_e) + (rtb_Sum2_h << 14)) >> 2);
ARM GAS  /var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s 			page 70


 2479              		.loc 1 1333 32 view .LVU821
 2480 028a 1BB2     		sxth	r3, r3
 2481              		.loc 1 1334 52 view .LVU822
 2482 028c 03EB8233 		add	r3, r3, r2, lsl #14
1333:Src/BLDC_controller.c ****         rtDW->z_counterRawPrev) * rtDW->Switch2_e) + (rtb_Sum2_h << 14)) >> 2);
 2483              		.loc 1 1333 19 view .LVU823
 2484 0290 43F38F03 		sbfx	r3, r3, #2, #16
 2485              	.LVL236:
 2486              	.L191:
1335:Src/BLDC_controller.c ****     } else {
1336:Src/BLDC_controller.c ****       if (rtDW->Switch2_e == 1) {
1337:Src/BLDC_controller.c ****         /* Switch: '<S14>/Switch3' incorporates:
1338:Src/BLDC_controller.c ****          *  Constant: '<S11>/vec_hallToPos'
1339:Src/BLDC_controller.c ****          *  Selector: '<S11>/Selector'
1340:Src/BLDC_controller.c ****          */
1341:Src/BLDC_controller.c ****         rtb_Sum2_h = rtConstP.vec_hallToPos_Value[Sum];
1342:Src/BLDC_controller.c ****       } else {
1343:Src/BLDC_controller.c ****         /* Switch: '<S14>/Switch3' incorporates:
1344:Src/BLDC_controller.c ****          *  Constant: '<S11>/vec_hallToPos'
1345:Src/BLDC_controller.c ****          *  Selector: '<S11>/Selector'
1346:Src/BLDC_controller.c ****          *  Sum: '<S14>/Sum1'
1347:Src/BLDC_controller.c ****          */
1348:Src/BLDC_controller.c ****         rtb_Sum2_h = (int8_T)(rtConstP.vec_hallToPos_Value[Sum] + 1);
1349:Src/BLDC_controller.c ****       }
1350:Src/BLDC_controller.c **** 
1351:Src/BLDC_controller.c ****       rtb_Merge_m = (int16_T)(rtb_Sum2_h << 12);
1352:Src/BLDC_controller.c ****     }
1353:Src/BLDC_controller.c **** 
1354:Src/BLDC_controller.c ****     /* End of Switch: '<S14>/Switch2' */
1355:Src/BLDC_controller.c **** 
1356:Src/BLDC_controller.c ****     /* MinMax: '<S14>/MinMax1' incorporates:
1357:Src/BLDC_controller.c ****      *  Constant: '<S14>/Constant1'
1358:Src/BLDC_controller.c ****      */
1359:Src/BLDC_controller.c ****     if (!(rtb_Merge_m > 0)) {
 2487              		.loc 1 1359 5 is_stmt 1 view .LVU824
 2488              		.loc 1 1359 8 is_stmt 0 view .LVU825
 2489 0294 002B     		cmp	r3, #0
 2490 0296 6FDD     		ble	.L438
 2491              	.LVL237:
 2492              	.L194:
1360:Src/BLDC_controller.c ****       rtb_Merge_m = 0;
1361:Src/BLDC_controller.c ****     }
1362:Src/BLDC_controller.c **** 
1363:Src/BLDC_controller.c ****     /* End of MinMax: '<S14>/MinMax1' */
1364:Src/BLDC_controller.c **** 
1365:Src/BLDC_controller.c ****     /* SignalConversion: '<S14>/Signal Conversion2' incorporates:
1366:Src/BLDC_controller.c ****      *  Product: '<S14>/Divide2'
1367:Src/BLDC_controller.c ****      */
1368:Src/BLDC_controller.c ****     rtb_Merge_m = (int16_T)((15 * rtb_Merge_m) >> 4);
 2493              		.loc 1 1368 5 is_stmt 1 view .LVU826
 2494              		.loc 1 1368 33 is_stmt 0 view .LVU827
 2495 0298 C3EB0313 		rsb	r3, r3, r3, lsl #4
 2496              	.LVL238:
 2497              		.loc 1 1368 17 view .LVU828
 2498 029c 43F30F13 		sbfx	r3, r3, #4, #16
 2499 02a0 0A93     		str	r3, [sp, #40]
 2500              	.LVL239:
ARM GAS  /var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s 			page 71


 2501              	.L195:
1369:Src/BLDC_controller.c **** 
1370:Src/BLDC_controller.c ****     /* End of Outputs for SubSystem: '<S3>/F01_05_Electrical_Angle_Estimation' */
1371:Src/BLDC_controller.c ****   } else {
1372:Src/BLDC_controller.c ****     /* Outputs for IfAction SubSystem: '<S3>/F01_06_Electrical_Angle_Measurement' incorporates:
1373:Src/BLDC_controller.c ****      *  ActionPort: '<S15>/Action Port'
1374:Src/BLDC_controller.c ****      */
1375:Src/BLDC_controller.c ****     /* Sum: '<S15>/Sum1' incorporates:
1376:Src/BLDC_controller.c ****      *  Constant: '<S15>/Constant2'
1377:Src/BLDC_controller.c ****      *  Constant: '<S15>/n_polePairs'
1378:Src/BLDC_controller.c ****      *  Inport: '<Root>/a_mechAngle'
1379:Src/BLDC_controller.c ****      *  Product: '<S15>/Divide'
1380:Src/BLDC_controller.c ****      */
1381:Src/BLDC_controller.c ****     rtb_Sum1_jt = rtU->a_mechAngle * rtP->n_polePairs - 480;
1382:Src/BLDC_controller.c **** 
1383:Src/BLDC_controller.c ****     /* DataTypeConversion: '<S15>/Data Type Conversion20' incorporates:
1384:Src/BLDC_controller.c ****      *  Constant: '<S15>/a_elecPeriod'
1385:Src/BLDC_controller.c ****      *  Product: '<S19>/Divide2'
1386:Src/BLDC_controller.c ****      *  Product: '<S19>/Divide3'
1387:Src/BLDC_controller.c ****      *  Sum: '<S19>/Sum3'
1388:Src/BLDC_controller.c ****      */
1389:Src/BLDC_controller.c ****     rtb_Merge_m = (int16_T)((int16_T)(rtb_Sum1_jt - ((int16_T)((int16_T)
1390:Src/BLDC_controller.c ****       div_nde_s32_floor(rtb_Sum1_jt, 5760) * 360) << 4)) << 2);
1391:Src/BLDC_controller.c **** 
1392:Src/BLDC_controller.c ****     /* End of Outputs for SubSystem: '<S3>/F01_06_Electrical_Angle_Measurement' */
1393:Src/BLDC_controller.c ****   }
1394:Src/BLDC_controller.c **** 
1395:Src/BLDC_controller.c ****   /* End of If: '<S3>/If1' */
1396:Src/BLDC_controller.c **** 
1397:Src/BLDC_controller.c ****   /* If: '<S7>/If1' incorporates:
1398:Src/BLDC_controller.c ****    *  Constant: '<S1>/z_ctrlTypSel'
1399:Src/BLDC_controller.c ****    */
1400:Src/BLDC_controller.c ****   rtb_Sum2_h = rtDW->If1_ActiveSubsystem;
 2502              		.loc 1 1400 3 is_stmt 1 view .LVU829
 2503              		.loc 1 1400 14 is_stmt 0 view .LVU830
 2504 02a2 94F99030 		ldrsb	r3, [r4, #144]
 2505              	.LVL240:
1401:Src/BLDC_controller.c ****   UnitDelay3 = -1;
 2506              		.loc 1 1401 3 is_stmt 1 view .LVU831
1402:Src/BLDC_controller.c ****   if (rtP->z_ctrlTypSel == 2) {
 2507              		.loc 1 1402 3 view .LVU832
 2508              		.loc 1 1402 10 is_stmt 0 view .LVU833
 2509 02a6 95F8F920 		ldrb	r2, [r5, #249]	@ zero_extendqisi2
 2510              		.loc 1 1402 6 view .LVU834
 2511 02aa 022A     		cmp	r2, #2
 2512 02ac 00F08680 		beq	.L360
1401:Src/BLDC_controller.c ****   UnitDelay3 = -1;
 2513              		.loc 1 1401 14 view .LVU835
 2514 02b0 4FF0FF39 		mov	r9, #-1
 2515              	.L196:
 2516              	.LVL241:
1403:Src/BLDC_controller.c ****     UnitDelay3 = 0;
1404:Src/BLDC_controller.c ****   }
1405:Src/BLDC_controller.c **** 
1406:Src/BLDC_controller.c ****   rtDW->If1_ActiveSubsystem = UnitDelay3;
 2517              		.loc 1 1406 3 is_stmt 1 view .LVU836
 2518              		.loc 1 1406 29 is_stmt 0 view .LVU837
ARM GAS  /var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s 			page 72


 2519 02b4 84F89090 		strb	r9, [r4, #144]
1407:Src/BLDC_controller.c ****   if ((rtb_Sum2_h != UnitDelay3) && (rtb_Sum2_h == 0)) {
 2520              		.loc 1 1407 3 is_stmt 1 view .LVU838
 2521              		.loc 1 1407 6 is_stmt 0 view .LVU839
 2522 02b8 9945     		cmp	r9, r3
 2523 02ba 17D0     		beq	.L197
 2524              		.loc 1 1407 34 discriminator 1 view .LVU840
 2525 02bc B3B9     		cbnz	r3, .L197
1408:Src/BLDC_controller.c ****     /* Disable for If: '<S45>/If2' */
1409:Src/BLDC_controller.c ****     if (rtDW->If2_ActiveSubsystem_a == 0) {
 2526              		.loc 1 1409 5 is_stmt 1 view .LVU841
 2527              		.loc 1 1409 13 is_stmt 0 view .LVU842
 2528 02be 94F99830 		ldrsb	r3, [r4, #152]
 2529              	.LVL242:
 2530              		.loc 1 1409 8 view .LVU843
 2531 02c2 2BB9     		cbnz	r3, .L198
1410:Src/BLDC_controller.c ****       /* Disable for Outport: '<S50>/iq' */
1411:Src/BLDC_controller.c ****       rtDW->DataTypeConversion[0] = 0;
 2532              		.loc 1 1411 7 is_stmt 1 view .LVU844
 2533              		.loc 1 1411 35 is_stmt 0 view .LVU845
 2534 02c4 A4F85230 		strh	r3, [r4, #82]	@ movhi
1412:Src/BLDC_controller.c **** 
1413:Src/BLDC_controller.c ****       /* Disable for Outport: '<S50>/iqAbs' */
1414:Src/BLDC_controller.c ****       rtDW->Abs5_h = 0;
 2535              		.loc 1 1414 7 is_stmt 1 view .LVU846
 2536              		.loc 1 1414 20 is_stmt 0 view .LVU847
 2537 02c8 A4F87830 		strh	r3, [r4, #120]	@ movhi
1415:Src/BLDC_controller.c **** 
1416:Src/BLDC_controller.c ****       /* Disable for Outport: '<S50>/id' */
1417:Src/BLDC_controller.c ****       rtDW->DataTypeConversion[1] = 0;
 2538              		.loc 1 1417 7 is_stmt 1 view .LVU848
 2539              		.loc 1 1417 35 is_stmt 0 view .LVU849
 2540 02cc A4F85430 		strh	r3, [r4, #84]	@ movhi
 2541              	.L198:
1418:Src/BLDC_controller.c ****     }
1419:Src/BLDC_controller.c **** 
1420:Src/BLDC_controller.c ****     rtDW->If2_ActiveSubsystem_a = -1;
 2542              		.loc 1 1420 5 is_stmt 1 view .LVU850
 2543              		.loc 1 1420 33 is_stmt 0 view .LVU851
 2544 02d0 FF23     		movs	r3, #255
 2545 02d2 84F89830 		strb	r3, [r4, #152]
1421:Src/BLDC_controller.c **** 
1422:Src/BLDC_controller.c ****     /* End of Disable for If: '<S45>/If2' */
1423:Src/BLDC_controller.c **** 
1424:Src/BLDC_controller.c ****     /* Disable for Outport: '<S45>/r_sin' */
1425:Src/BLDC_controller.c ****     rtDW->r_sin_M1 = 0;
 2546              		.loc 1 1425 5 is_stmt 1 view .LVU852
 2547              		.loc 1 1425 20 is_stmt 0 view .LVU853
 2548 02d6 0023     		movs	r3, #0
 2549 02d8 A4F87C30 		strh	r3, [r4, #124]	@ movhi
1426:Src/BLDC_controller.c **** 
1427:Src/BLDC_controller.c ****     /* Disable for Outport: '<S45>/r_cos' */
1428:Src/BLDC_controller.c ****     rtDW->r_cos_M1 = 0;
 2550              		.loc 1 1428 5 is_stmt 1 view .LVU854
 2551              		.loc 1 1428 20 is_stmt 0 view .LVU855
 2552 02dc A4F87E30 		strh	r3, [r4, #126]	@ movhi
1429:Src/BLDC_controller.c **** 
ARM GAS  /var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s 			page 73


1430:Src/BLDC_controller.c ****     /* Disable for Outport: '<S45>/iq' */
1431:Src/BLDC_controller.c ****     rtDW->DataTypeConversion[0] = 0;
 2553              		.loc 1 1431 5 is_stmt 1 view .LVU856
 2554              		.loc 1 1431 33 is_stmt 0 view .LVU857
 2555 02e0 A4F85230 		strh	r3, [r4, #82]	@ movhi
1432:Src/BLDC_controller.c **** 
1433:Src/BLDC_controller.c ****     /* Disable for Outport: '<S45>/id' */
1434:Src/BLDC_controller.c ****     rtDW->DataTypeConversion[1] = 0;
 2556              		.loc 1 1434 5 is_stmt 1 view .LVU858
 2557              		.loc 1 1434 33 is_stmt 0 view .LVU859
 2558 02e4 A4F85430 		strh	r3, [r4, #84]	@ movhi
1435:Src/BLDC_controller.c **** 
1436:Src/BLDC_controller.c ****     /* Disable for Outport: '<S45>/iqAbs' */
1437:Src/BLDC_controller.c ****     rtDW->Abs5_h = 0;
 2559              		.loc 1 1437 5 is_stmt 1 view .LVU860
 2560              		.loc 1 1437 18 is_stmt 0 view .LVU861
 2561 02e8 A4F87830 		strh	r3, [r4, #120]	@ movhi
 2562              	.L197:
1438:Src/BLDC_controller.c ****   }
1439:Src/BLDC_controller.c **** 
1440:Src/BLDC_controller.c ****   if (UnitDelay3 == 0) {
 2563              		.loc 1 1440 3 is_stmt 1 view .LVU862
 2564              		.loc 1 1440 6 is_stmt 0 view .LVU863
 2565 02ec B9F1000F 		cmp	r9, #0
 2566 02f0 40F03881 		bne	.L199
1441:Src/BLDC_controller.c ****     /* Outputs for IfAction SubSystem: '<S7>/Clarke_Park_Transform_Forward' incorporates:
1442:Src/BLDC_controller.c ****      *  ActionPort: '<S45>/Action Port'
1443:Src/BLDC_controller.c ****      */
1444:Src/BLDC_controller.c ****     /* If: '<S49>/If1' incorporates:
1445:Src/BLDC_controller.c ****      *  Constant: '<S49>/z_selPhaCurMeasABC'
1446:Src/BLDC_controller.c ****      */
1447:Src/BLDC_controller.c ****     if (rtP->z_selPhaCurMeasABC == 0) {
 2567              		.loc 1 1447 5 is_stmt 1 view .LVU864
 2568              		.loc 1 1447 12 is_stmt 0 view .LVU865
 2569 02f4 95F8FA30 		ldrb	r3, [r5, #250]	@ zero_extendqisi2
 2570              		.loc 1 1447 8 view .LVU866
 2571 02f8 002B     		cmp	r3, #0
 2572 02fa 40F0AF80 		bne	.L200
1448:Src/BLDC_controller.c ****       /* Outputs for IfAction SubSystem: '<S49>/Clarke_PhasesAB' incorporates:
1449:Src/BLDC_controller.c ****        *  ActionPort: '<S53>/Action Port'
1450:Src/BLDC_controller.c ****        */
1451:Src/BLDC_controller.c ****       /* Gain: '<S53>/Gain4' */
1452:Src/BLDC_controller.c ****       rtb_Gain3 = 18919 * rtb_Saturation;
 2573              		.loc 1 1452 7 is_stmt 1 view .LVU867
 2574              		.loc 1 1452 17 is_stmt 0 view .LVU868
 2575 02fe 44F6E712 		movw	r2, #18919
 2576 0302 02FB0AF1 		mul	r1, r2, r10
 2577              	.LVL243:
1453:Src/BLDC_controller.c **** 
1454:Src/BLDC_controller.c ****       /* Gain: '<S53>/Gain2' */
1455:Src/BLDC_controller.c ****       rtb_Sum1_jt = 18919 * rtb_Saturation1;
 2578              		.loc 1 1455 7 is_stmt 1 view .LVU869
 2579              		.loc 1 1455 19 is_stmt 0 view .LVU870
 2580 0306 02FB08F8 		mul	r8, r2, r8
 2581              	.LVL244:
1456:Src/BLDC_controller.c **** 
1457:Src/BLDC_controller.c ****       /* Sum: '<S53>/Sum1' incorporates:
ARM GAS  /var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s 			page 74


1458:Src/BLDC_controller.c ****        *  Gain: '<S53>/Gain2'
1459:Src/BLDC_controller.c ****        *  Gain: '<S53>/Gain4'
1460:Src/BLDC_controller.c ****        */
1461:Src/BLDC_controller.c ****       rtb_Gain3 = (((rtb_Gain3 < 0 ? 32767 : 0) + rtb_Gain3) >> 15) + (int16_T)
 2582              		.loc 1 1461 7 is_stmt 1 view .LVU871
 2583              		.loc 1 1461 44 is_stmt 0 view .LVU872
 2584 030a 0029     		cmp	r1, #0
 2585 030c 59DB     		blt	.L439
 2586 030e 0023     		movs	r3, #0
 2587              	.L201:
 2588              		.loc 1 1461 49 discriminator 4 view .LVU873
 2589 0310 0B44     		add	r3, r3, r1
 2590              		.loc 1 1461 62 discriminator 4 view .LVU874
 2591 0312 DB13     		asrs	r3, r3, #15
1462:Src/BLDC_controller.c ****         (((rtb_Sum1_jt < 0 ? 16383 : 0) + rtb_Sum1_jt) >> 14);
 2592              		.loc 1 1462 36 discriminator 4 view .LVU875
 2593 0314 B8F1000F 		cmp	r8, #0
 2594 0318 56DB     		blt	.L440
 2595              		.loc 1 1462 36 view .LVU876
 2596 031a 0022     		movs	r2, #0
 2597              	.L202:
 2598              		.loc 1 1462 41 discriminator 4 view .LVU877
 2599 031c 9044     		add	r8, r8, r2
 2600              	.LVL245:
1461:Src/BLDC_controller.c ****         (((rtb_Sum1_jt < 0 ? 16383 : 0) + rtb_Sum1_jt) >> 14);
 2601              		.loc 1 1461 71 discriminator 4 view .LVU878
 2602 031e 48F38F38 		sbfx	r8, r8, #14, #16
1461:Src/BLDC_controller.c ****         (((rtb_Sum1_jt < 0 ? 16383 : 0) + rtb_Sum1_jt) >> 14);
 2603              		.loc 1 1461 17 discriminator 4 view .LVU879
 2604 0322 4344     		add	r3, r3, r8
 2605              	.LVL246:
1463:Src/BLDC_controller.c ****       if (rtb_Gain3 > 32767) {
 2606              		.loc 1 1463 7 is_stmt 1 discriminator 4 view .LVU880
 2607              		.loc 1 1463 10 is_stmt 0 discriminator 4 view .LVU881
 2608 0324 B3F5004F 		cmp	r3, #32768
 2609 0328 51DA     		bge	.L363
1464:Src/BLDC_controller.c ****         rtb_Gain3 = 32767;
1465:Src/BLDC_controller.c ****       } else {
1466:Src/BLDC_controller.c ****         if (rtb_Gain3 < -32768) {
 2610              		.loc 1 1466 9 is_stmt 1 view .LVU882
 2611              		.loc 1 1466 12 is_stmt 0 view .LVU883
 2612 032a 13F5004F 		cmn	r3, #32768
 2613 032e 50DA     		bge	.L203
1467:Src/BLDC_controller.c ****           rtb_Gain3 = -32768;
 2614              		.loc 1 1467 21 view .LVU884
 2615 0330 074B     		ldr	r3, .L469+12
 2616              	.LVL247:
 2617              		.loc 1 1467 21 view .LVU885
 2618 0332 4EE0     		b	.L203
 2619              	.LVL248:
 2620              	.L357:
1289:Src/BLDC_controller.c ****   } else {
 2621              		.loc 1 1289 21 view .LVU886
 2622 0334 DFF81480 		ldr	r8, .L469+8
 2623              	.LVL249:
1289:Src/BLDC_controller.c ****   } else {
 2624              		.loc 1 1289 21 view .LVU887
ARM GAS  /var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s 			page 75


 2625 0338 8AE7     		b	.L185
 2626              	.LVL250:
 2627              	.L437:
1328:Src/BLDC_controller.c ****       } else {
 2628              		.loc 1 1328 9 is_stmt 1 view .LVU888
1328:Src/BLDC_controller.c ****       } else {
 2629              		.loc 1 1328 20 is_stmt 0 view .LVU889
 2630 033a 024A     		ldr	r2, .L469
 2631 033c 5A44     		add	r2, r2, fp
 2632 033e 92F98827 		ldrsb	r2, [r2, #1928]
 2633              	.LVL251:
1328:Src/BLDC_controller.c ****       } else {
 2634              		.loc 1 1328 20 view .LVU890
 2635 0342 9BE7     		b	.L190
 2636              	.L470:
 2637              		.align	2
 2638              	.L469:
 2639 0344 00000000 		.word	rtConstP
 2640 0348 C195FFFF 		.word	-27199
 2641 034c C095FFFF 		.word	-27200
 2642 0350 0080FFFF 		.word	-32768
 2643              	.LVL252:
 2644              	.L187:
1336:Src/BLDC_controller.c ****         /* Switch: '<S14>/Switch3' incorporates:
 2645              		.loc 1 1336 7 is_stmt 1 view .LVU891
1336:Src/BLDC_controller.c ****         /* Switch: '<S14>/Switch3' incorporates:
 2646              		.loc 1 1336 15 is_stmt 0 view .LVU892
 2647 0354 94F98E30 		ldrsb	r3, [r4, #142]
1336:Src/BLDC_controller.c ****         /* Switch: '<S14>/Switch3' incorporates:
 2648              		.loc 1 1336 10 view .LVU893
 2649 0358 012B     		cmp	r3, #1
 2650 035a 08D0     		beq	.L441
1348:Src/BLDC_controller.c ****       }
 2651              		.loc 1 1348 9 is_stmt 1 view .LVU894
1348:Src/BLDC_controller.c ****       }
 2652              		.loc 1 1348 59 is_stmt 0 view .LVU895
 2653 035c BB4B     		ldr	r3, .L471
 2654 035e 5B44     		add	r3, r3, fp
 2655 0360 93F88837 		ldrb	r3, [r3, #1928]	@ zero_extendqisi2
1348:Src/BLDC_controller.c ****       }
 2656              		.loc 1 1348 65 view .LVU896
 2657 0364 0133     		adds	r3, r3, #1
1348:Src/BLDC_controller.c ****       }
 2658              		.loc 1 1348 20 view .LVU897
 2659 0366 5BB2     		sxtb	r3, r3
 2660              	.LVL253:
 2661              	.L193:
1351:Src/BLDC_controller.c ****     }
 2662              		.loc 1 1351 7 is_stmt 1 view .LVU898
1351:Src/BLDC_controller.c ****     }
 2663              		.loc 1 1351 42 is_stmt 0 view .LVU899
 2664 0368 1B03     		lsls	r3, r3, #12
 2665              	.LVL254:
1351:Src/BLDC_controller.c ****     }
 2666              		.loc 1 1351 19 view .LVU900
 2667 036a 1BB2     		sxth	r3, r3
 2668              	.LVL255:
ARM GAS  /var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s 			page 76


1351:Src/BLDC_controller.c ****     }
 2669              		.loc 1 1351 19 view .LVU901
 2670 036c 92E7     		b	.L191
 2671              	.LVL256:
 2672              	.L441:
1341:Src/BLDC_controller.c ****       } else {
 2673              		.loc 1 1341 9 is_stmt 1 view .LVU902
1341:Src/BLDC_controller.c ****       } else {
 2674              		.loc 1 1341 20 is_stmt 0 view .LVU903
 2675 036e B74B     		ldr	r3, .L471
 2676 0370 5B44     		add	r3, r3, fp
 2677 0372 93F98837 		ldrsb	r3, [r3, #1928]
 2678              	.LVL257:
1341:Src/BLDC_controller.c ****       } else {
 2679              		.loc 1 1341 20 view .LVU904
 2680 0376 F7E7     		b	.L193
 2681              	.LVL258:
 2682              	.L438:
1360:Src/BLDC_controller.c ****     }
 2683              		.loc 1 1360 19 view .LVU905
 2684 0378 0023     		movs	r3, #0
 2685              	.LVL259:
1360:Src/BLDC_controller.c ****     }
 2686              		.loc 1 1360 19 view .LVU906
 2687 037a 8DE7     		b	.L194
 2688              	.LVL260:
 2689              	.L186:
1381:Src/BLDC_controller.c **** 
 2690              		.loc 1 1381 5 is_stmt 1 view .LVU907
1381:Src/BLDC_controller.c **** 
 2691              		.loc 1 1381 22 is_stmt 0 view .LVU908
 2692 037c B6F90E90 		ldrsh	r9, [r6, #14]
1381:Src/BLDC_controller.c **** 
 2693              		.loc 1 1381 41 view .LVU909
 2694 0380 95F8F830 		ldrb	r3, [r5, #248]	@ zero_extendqisi2
1381:Src/BLDC_controller.c **** 
 2695              		.loc 1 1381 36 view .LVU910
 2696 0384 03FB09F9 		mul	r9, r3, r9
1381:Src/BLDC_controller.c **** 
 2697              		.loc 1 1381 17 view .LVU911
 2698 0388 A9F5F079 		sub	r9, r9, #480
 2699              	.LVL261:
1389:Src/BLDC_controller.c ****       div_nde_s32_floor(rtb_Sum1_jt, 5760) * 360) << 4)) << 2);
 2700              		.loc 1 1389 5 is_stmt 1 view .LVU912
1390:Src/BLDC_controller.c **** 
 2701              		.loc 1 1390 7 is_stmt 0 view .LVU913
 2702 038c 4FF4B451 		mov	r1, #5760
 2703 0390 4846     		mov	r0, r9
 2704              	.LVL262:
1390:Src/BLDC_controller.c **** 
 2705              		.loc 1 1390 7 view .LVU914
 2706 0392 FFF7FEFF 		bl	div_nde_s32_floor
 2707              	.LVL263:
1389:Src/BLDC_controller.c ****       div_nde_s32_floor(rtb_Sum1_jt, 5760) * 360) << 4)) << 2);
 2708              		.loc 1 1389 64 view .LVU915
 2709 0396 80B2     		uxth	r0, r0
1390:Src/BLDC_controller.c **** 
ARM GAS  /var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s 			page 77


 2710              		.loc 1 1390 44 view .LVU916
 2711 0398 00EB4000 		add	r0, r0, r0, lsl #1
 2712 039c C0EB0013 		rsb	r3, r0, r0, lsl #4
 2713 03a0 DB00     		lsls	r3, r3, #3
 2714 03a2 9BB2     		uxth	r3, r3
1390:Src/BLDC_controller.c **** 
 2715              		.loc 1 1390 51 view .LVU917
 2716 03a4 1B01     		lsls	r3, r3, #4
 2717 03a6 9BB2     		uxth	r3, r3
1389:Src/BLDC_controller.c ****       div_nde_s32_floor(rtb_Sum1_jt, 5760) * 360) << 4)) << 2);
 2718              		.loc 1 1389 51 view .LVU918
 2719 03a8 A9EB0309 		sub	r9, r9, r3
 2720              	.LVL264:
1389:Src/BLDC_controller.c ****       div_nde_s32_floor(rtb_Sum1_jt, 5760) * 360) << 4)) << 2);
 2721              		.loc 1 1389 29 view .LVU919
 2722 03ac 0FFA89F9 		sxth	r9, r9
1390:Src/BLDC_controller.c **** 
 2723              		.loc 1 1390 58 view .LVU920
 2724 03b0 4FEA8909 		lsl	r9, r9, #2
1389:Src/BLDC_controller.c ****       div_nde_s32_floor(rtb_Sum1_jt, 5760) * 360) << 4)) << 2);
 2725              		.loc 1 1389 17 view .LVU921
 2726 03b4 0FFA89F3 		sxth	r3, r9
 2727 03b8 0A93     		str	r3, [sp, #40]
 2728              	.LVL265:
1389:Src/BLDC_controller.c ****       div_nde_s32_floor(rtb_Sum1_jt, 5760) * 360) << 4)) << 2);
 2729              		.loc 1 1389 17 view .LVU922
 2730 03ba 72E7     		b	.L195
 2731              	.LVL266:
 2732              	.L360:
1403:Src/BLDC_controller.c ****   }
 2733              		.loc 1 1403 16 view .LVU923
 2734 03bc 4FF00009 		mov	r9, #0
 2735 03c0 78E7     		b	.L196
 2736              	.LVL267:
 2737              	.L439:
1461:Src/BLDC_controller.c ****         (((rtb_Sum1_jt < 0 ? 16383 : 0) + rtb_Sum1_jt) >> 14);
 2738              		.loc 1 1461 44 view .LVU924
 2739 03c2 47F6FF73 		movw	r3, #32767
 2740 03c6 A3E7     		b	.L201
 2741              	.L440:
1462:Src/BLDC_controller.c ****       if (rtb_Gain3 > 32767) {
 2742              		.loc 1 1462 36 view .LVU925
 2743 03c8 43F6FF72 		movw	r2, #16383
 2744 03cc A6E7     		b	.L202
 2745              	.LVL268:
 2746              	.L363:
1464:Src/BLDC_controller.c ****       } else {
 2747              		.loc 1 1464 19 view .LVU926
 2748 03ce 47F6FF73 		movw	r3, #32767
 2749              	.LVL269:
 2750              	.L203:
1468:Src/BLDC_controller.c ****         }
1469:Src/BLDC_controller.c ****       }
1470:Src/BLDC_controller.c **** 
1471:Src/BLDC_controller.c ****       rtb_Merge1 = (int16_T)rtb_Gain3;
 2751              		.loc 1 1471 7 is_stmt 1 view .LVU927
 2752              		.loc 1 1471 18 is_stmt 0 view .LVU928
ARM GAS  /var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s 			page 78


 2753 03d2 0FFA83F8 		sxth	r8, r3
 2754              	.LVL270:
 2755              	.L204:
1472:Src/BLDC_controller.c **** 
1473:Src/BLDC_controller.c ****       /* End of Sum: '<S53>/Sum1' */
1474:Src/BLDC_controller.c ****       /* End of Outputs for SubSystem: '<S49>/Clarke_PhasesAB' */
1475:Src/BLDC_controller.c ****     } else if (rtP->z_selPhaCurMeasABC == 1) {
1476:Src/BLDC_controller.c ****       /* Outputs for IfAction SubSystem: '<S49>/Clarke_PhasesBC' incorporates:
1477:Src/BLDC_controller.c ****        *  ActionPort: '<S55>/Action Port'
1478:Src/BLDC_controller.c ****        */
1479:Src/BLDC_controller.c ****       /* Sum: '<S55>/Sum3' */
1480:Src/BLDC_controller.c ****       rtb_Gain3 = rtb_Saturation - rtb_Saturation1;
1481:Src/BLDC_controller.c ****       if (rtb_Gain3 > 32767) {
1482:Src/BLDC_controller.c ****         rtb_Gain3 = 32767;
1483:Src/BLDC_controller.c ****       } else {
1484:Src/BLDC_controller.c ****         if (rtb_Gain3 < -32768) {
1485:Src/BLDC_controller.c ****           rtb_Gain3 = -32768;
1486:Src/BLDC_controller.c ****         }
1487:Src/BLDC_controller.c ****       }
1488:Src/BLDC_controller.c **** 
1489:Src/BLDC_controller.c ****       /* Gain: '<S55>/Gain2' incorporates:
1490:Src/BLDC_controller.c ****        *  Sum: '<S55>/Sum3'
1491:Src/BLDC_controller.c ****        */
1492:Src/BLDC_controller.c ****       rtb_Gain3 *= 18919;
1493:Src/BLDC_controller.c ****       rtb_Merge1 = (int16_T)(((rtb_Gain3 < 0 ? 32767 : 0) + rtb_Gain3) >> 15);
1494:Src/BLDC_controller.c **** 
1495:Src/BLDC_controller.c ****       /* Sum: '<S55>/Sum1' */
1496:Src/BLDC_controller.c ****       rtb_Gain3 = -rtb_Saturation - rtb_Saturation1;
1497:Src/BLDC_controller.c ****       if (rtb_Gain3 > 32767) {
1498:Src/BLDC_controller.c ****         rtb_Gain3 = 32767;
1499:Src/BLDC_controller.c ****       } else {
1500:Src/BLDC_controller.c ****         if (rtb_Gain3 < -32768) {
1501:Src/BLDC_controller.c ****           rtb_Gain3 = -32768;
1502:Src/BLDC_controller.c ****         }
1503:Src/BLDC_controller.c ****       }
1504:Src/BLDC_controller.c **** 
1505:Src/BLDC_controller.c ****       rtb_Saturation = (int16_T)rtb_Gain3;
1506:Src/BLDC_controller.c **** 
1507:Src/BLDC_controller.c ****       /* End of Sum: '<S55>/Sum1' */
1508:Src/BLDC_controller.c ****       /* End of Outputs for SubSystem: '<S49>/Clarke_PhasesBC' */
1509:Src/BLDC_controller.c ****     } else {
1510:Src/BLDC_controller.c ****       /* Outputs for IfAction SubSystem: '<S49>/Clarke_PhasesAC' incorporates:
1511:Src/BLDC_controller.c ****        *  ActionPort: '<S54>/Action Port'
1512:Src/BLDC_controller.c ****        */
1513:Src/BLDC_controller.c ****       /* Gain: '<S54>/Gain4' */
1514:Src/BLDC_controller.c ****       rtb_Gain3 = 18919 * rtb_Saturation;
1515:Src/BLDC_controller.c **** 
1516:Src/BLDC_controller.c ****       /* Gain: '<S54>/Gain2' */
1517:Src/BLDC_controller.c ****       rtb_Sum1_jt = 18919 * rtb_Saturation1;
1518:Src/BLDC_controller.c **** 
1519:Src/BLDC_controller.c ****       /* Sum: '<S54>/Sum1' incorporates:
1520:Src/BLDC_controller.c ****        *  Gain: '<S54>/Gain2'
1521:Src/BLDC_controller.c ****        *  Gain: '<S54>/Gain4'
1522:Src/BLDC_controller.c ****        */
1523:Src/BLDC_controller.c ****       rtb_Gain3 = -(((rtb_Gain3 < 0 ? 32767 : 0) + rtb_Gain3) >> 15) - (int16_T)
1524:Src/BLDC_controller.c ****         (((rtb_Sum1_jt < 0 ? 16383 : 0) + rtb_Sum1_jt) >> 14);
1525:Src/BLDC_controller.c ****       if (rtb_Gain3 > 32767) {
ARM GAS  /var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s 			page 79


1526:Src/BLDC_controller.c ****         rtb_Gain3 = 32767;
1527:Src/BLDC_controller.c ****       } else {
1528:Src/BLDC_controller.c ****         if (rtb_Gain3 < -32768) {
1529:Src/BLDC_controller.c ****           rtb_Gain3 = -32768;
1530:Src/BLDC_controller.c ****         }
1531:Src/BLDC_controller.c ****       }
1532:Src/BLDC_controller.c **** 
1533:Src/BLDC_controller.c ****       rtb_Merge1 = (int16_T)rtb_Gain3;
1534:Src/BLDC_controller.c **** 
1535:Src/BLDC_controller.c ****       /* End of Sum: '<S54>/Sum1' */
1536:Src/BLDC_controller.c ****       /* End of Outputs for SubSystem: '<S49>/Clarke_PhasesAC' */
1537:Src/BLDC_controller.c ****     }
1538:Src/BLDC_controller.c **** 
1539:Src/BLDC_controller.c ****     /* End of If: '<S49>/If1' */
1540:Src/BLDC_controller.c **** 
1541:Src/BLDC_controller.c ****     /* PreLookup: '<S52>/a_elecAngle_XA' */
1542:Src/BLDC_controller.c ****     rtb_a_elecAngle_XA_g = plook_u8s16_evencka(rtb_Merge_m, 0, 128U, 180U);
 2756              		.loc 1 1542 5 is_stmt 1 view .LVU929
 2757              		.loc 1 1542 28 is_stmt 0 view .LVU930
 2758 03d6 B423     		movs	r3, #180
 2759 03d8 8022     		movs	r2, #128
 2760 03da 0021     		movs	r1, #0
 2761 03dc 0A98     		ldr	r0, [sp, #40]
 2762 03de FFF7FEFF 		bl	plook_u8s16_evencka
 2763              	.LVL271:
1543:Src/BLDC_controller.c **** 
1544:Src/BLDC_controller.c ****     /* Interpolation_n-D: '<S52>/r_sin_M1' */
1545:Src/BLDC_controller.c ****     rtDW->r_sin_M1 = rtConstP.r_sin_M1_Table[rtb_a_elecAngle_XA_g];
 2764              		.loc 1 1545 5 is_stmt 1 view .LVU931
 2765              		.loc 1 1545 45 is_stmt 0 view .LVU932
 2766 03e2 9A4B     		ldr	r3, .L471
 2767 03e4 33F91020 		ldrsh	r2, [r3, r0, lsl #1]
 2768              		.loc 1 1545 20 view .LVU933
 2769 03e8 A4F87C20 		strh	r2, [r4, #124]	@ movhi
1546:Src/BLDC_controller.c **** 
1547:Src/BLDC_controller.c ****     /* Interpolation_n-D: '<S52>/r_cos_M1' */
1548:Src/BLDC_controller.c ****     rtDW->r_cos_M1 = rtConstP.r_cos_M1_Table[rtb_a_elecAngle_XA_g];
 2770              		.loc 1 1548 5 is_stmt 1 view .LVU934
 2771              		.loc 1 1548 45 is_stmt 0 view .LVU935
 2772 03ec B430     		adds	r0, r0, #180
 2773              	.LVL272:
 2774              		.loc 1 1548 45 view .LVU936
 2775 03ee 03EB4000 		add	r0, r3, r0, lsl #1
 2776 03f2 B0F90230 		ldrsh	r3, [r0, #2]
 2777              		.loc 1 1548 20 view .LVU937
 2778 03f6 A4F87E30 		strh	r3, [r4, #126]	@ movhi
1549:Src/BLDC_controller.c **** 
1550:Src/BLDC_controller.c ****     /* If: '<S45>/If2' incorporates:
1551:Src/BLDC_controller.c ****      *  Constant: '<S50>/cf_currFilt'
1552:Src/BLDC_controller.c ****      *  Inport: '<Root>/b_motEna'
1553:Src/BLDC_controller.c ****      */
1554:Src/BLDC_controller.c ****     rtb_Sum2_h = rtDW->If2_ActiveSubsystem_a;
 2779              		.loc 1 1554 5 is_stmt 1 view .LVU938
 2780              		.loc 1 1554 16 is_stmt 0 view .LVU939
 2781 03fa 94F99830 		ldrsb	r3, [r4, #152]
 2782              	.LVL273:
1555:Src/BLDC_controller.c ****     UnitDelay3 = -1;
ARM GAS  /var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s 			page 80


 2783              		.loc 1 1555 5 is_stmt 1 view .LVU940
1556:Src/BLDC_controller.c ****     if (rtU->b_motEna) {
 2784              		.loc 1 1556 5 view .LVU941
 2785              		.loc 1 1556 12 is_stmt 0 view .LVU942
 2786 03fe 3278     		ldrb	r2, [r6]	@ zero_extendqisi2
 2787              		.loc 1 1556 8 view .LVU943
 2788 0400 0AB9     		cbnz	r2, .L212
1555:Src/BLDC_controller.c ****     UnitDelay3 = -1;
 2789              		.loc 1 1555 16 view .LVU944
 2790 0402 4FF0FF39 		mov	r9, #-1
 2791              	.L212:
 2792              	.LVL274:
1557:Src/BLDC_controller.c ****       UnitDelay3 = 0;
1558:Src/BLDC_controller.c ****     }
1559:Src/BLDC_controller.c **** 
1560:Src/BLDC_controller.c ****     rtDW->If2_ActiveSubsystem_a = UnitDelay3;
 2793              		.loc 1 1560 5 is_stmt 1 view .LVU945
 2794              		.loc 1 1560 33 is_stmt 0 view .LVU946
 2795 0406 84F89890 		strb	r9, [r4, #152]
1561:Src/BLDC_controller.c ****     if ((rtb_Sum2_h != UnitDelay3) && (rtb_Sum2_h == 0)) {
 2796              		.loc 1 1561 5 is_stmt 1 view .LVU947
 2797              		.loc 1 1561 8 is_stmt 0 view .LVU948
 2798 040a 9945     		cmp	r9, r3
 2799 040c 07D0     		beq	.L213
 2800              		.loc 1 1561 36 discriminator 1 view .LVU949
 2801 040e 33B9     		cbnz	r3, .L213
1562:Src/BLDC_controller.c ****       /* Disable for Outport: '<S50>/iq' */
1563:Src/BLDC_controller.c ****       rtDW->DataTypeConversion[0] = 0;
 2802              		.loc 1 1563 7 is_stmt 1 view .LVU950
 2803              		.loc 1 1563 35 is_stmt 0 view .LVU951
 2804 0410 0022     		movs	r2, #0
 2805 0412 A4F85220 		strh	r2, [r4, #82]	@ movhi
1564:Src/BLDC_controller.c **** 
1565:Src/BLDC_controller.c ****       /* Disable for Outport: '<S50>/iqAbs' */
1566:Src/BLDC_controller.c ****       rtDW->Abs5_h = 0;
 2806              		.loc 1 1566 7 is_stmt 1 view .LVU952
 2807              		.loc 1 1566 20 is_stmt 0 view .LVU953
 2808 0416 A4F87820 		strh	r2, [r4, #120]	@ movhi
1567:Src/BLDC_controller.c **** 
1568:Src/BLDC_controller.c ****       /* Disable for Outport: '<S50>/id' */
1569:Src/BLDC_controller.c ****       rtDW->DataTypeConversion[1] = 0;
 2809              		.loc 1 1569 7 is_stmt 1 view .LVU954
 2810              		.loc 1 1569 35 is_stmt 0 view .LVU955
 2811 041a A4F85420 		strh	r2, [r4, #84]	@ movhi
 2812              	.L213:
1570:Src/BLDC_controller.c ****     }
1571:Src/BLDC_controller.c **** 
1572:Src/BLDC_controller.c ****     if (UnitDelay3 == 0) {
 2813              		.loc 1 1572 5 is_stmt 1 view .LVU956
 2814              		.loc 1 1572 8 is_stmt 0 view .LVU957
 2815 041e B9F1000F 		cmp	r9, #0
 2816 0422 40F09F80 		bne	.L199
1573:Src/BLDC_controller.c ****       if (0 != rtb_Sum2_h) {
 2817              		.loc 1 1573 7 is_stmt 1 view .LVU958
 2818              		.loc 1 1573 10 is_stmt 0 view .LVU959
 2819 0426 002B     		cmp	r3, #0
 2820 0428 6FD1     		bne	.L442
ARM GAS  /var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s 			page 81


 2821              	.LVL275:
 2822              	.L214:
1574:Src/BLDC_controller.c ****         /* SystemReset for IfAction SubSystem: '<S45>/Current_Filtering' incorporates:
1575:Src/BLDC_controller.c ****          *  ActionPort: '<S50>/Action Port'
1576:Src/BLDC_controller.c ****          */
1577:Src/BLDC_controller.c **** 
1578:Src/BLDC_controller.c ****         /* SystemReset for Atomic SubSystem: '<S50>/Low_Pass_Filter' */
1579:Src/BLDC_controller.c **** 
1580:Src/BLDC_controller.c ****         /* SystemReset for If: '<S45>/If2' */
1581:Src/BLDC_controller.c ****         Low_Pass_Filter_Reset(&rtDW->Low_Pass_Filter_m);
1582:Src/BLDC_controller.c **** 
1583:Src/BLDC_controller.c ****         /* End of SystemReset for SubSystem: '<S50>/Low_Pass_Filter' */
1584:Src/BLDC_controller.c **** 
1585:Src/BLDC_controller.c ****         /* End of SystemReset for SubSystem: '<S45>/Current_Filtering' */
1586:Src/BLDC_controller.c ****       }
1587:Src/BLDC_controller.c **** 
1588:Src/BLDC_controller.c ****       /* Sum: '<S51>/Sum6' incorporates:
1589:Src/BLDC_controller.c ****        *  Product: '<S51>/Divide1'
1590:Src/BLDC_controller.c ****        *  Product: '<S51>/Divide4'
1591:Src/BLDC_controller.c ****        */
1592:Src/BLDC_controller.c ****       rtb_Gain3 = (int16_T)((rtb_Merge1 * rtDW->r_cos_M1) >> 14) - (int16_T)
 2823              		.loc 1 1592 7 is_stmt 1 view .LVU960
 2824              		.loc 1 1592 41 is_stmt 0 view .LVU961
 2825 042a 4246     		mov	r2, r8
 2826              		.loc 1 1592 47 view .LVU962
 2827 042c B4F97E30 		ldrsh	r3, [r4, #126]
 2828              		.loc 1 1592 41 view .LVU963
 2829 0430 03FB08F8 		mul	r8, r3, r8
 2830              	.LVL276:
 2831              		.loc 1 1592 19 view .LVU964
 2832 0434 48F38F38 		sbfx	r8, r8, #14, #16
1593:Src/BLDC_controller.c ****         ((rtb_Saturation * rtDW->r_sin_M1) >> 14);
 2833              		.loc 1 1593 26 view .LVU965
 2834 0438 5046     		mov	r0, r10
 2835              		.loc 1 1593 32 view .LVU966
 2836 043a B4F97C10 		ldrsh	r1, [r4, #124]
 2837              		.loc 1 1593 26 view .LVU967
 2838 043e 01FB0AFA 		mul	r10, r1, r10
 2839              	.LVL277:
1592:Src/BLDC_controller.c ****         ((rtb_Saturation * rtDW->r_sin_M1) >> 14);
 2840              		.loc 1 1592 68 view .LVU968
 2841 0442 4AF38F3A 		sbfx	r10, r10, #14, #16
1592:Src/BLDC_controller.c ****         ((rtb_Saturation * rtDW->r_sin_M1) >> 14);
 2842              		.loc 1 1592 17 view .LVU969
 2843 0446 A8EB0A08 		sub	r8, r8, r10
 2844              	.LVL278:
1594:Src/BLDC_controller.c ****       if (rtb_Gain3 > 32767) {
 2845              		.loc 1 1594 7 is_stmt 1 view .LVU970
 2846              		.loc 1 1594 10 is_stmt 0 view .LVU971
 2847 044a B8F5004F 		cmp	r8, #32768
 2848 044e 61DA     		bge	.L374
1595:Src/BLDC_controller.c ****         rtb_Gain3 = 32767;
1596:Src/BLDC_controller.c ****       } else {
1597:Src/BLDC_controller.c ****         if (rtb_Gain3 < -32768) {
 2849              		.loc 1 1597 9 is_stmt 1 view .LVU972
 2850              		.loc 1 1597 12 is_stmt 0 view .LVU973
 2851 0450 18F5004F 		cmn	r8, #32768
ARM GAS  /var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s 			page 82


 2852 0454 60DA     		bge	.L215
1598:Src/BLDC_controller.c ****           rtb_Gain3 = -32768;
 2853              		.loc 1 1598 21 view .LVU974
 2854 0456 DFF8F881 		ldr	r8, .L471+4
 2855              	.LVL279:
 2856              		.loc 1 1598 21 view .LVU975
 2857 045a 5DE0     		b	.L215
 2858              	.LVL280:
 2859              	.L200:
1475:Src/BLDC_controller.c ****       /* Outputs for IfAction SubSystem: '<S49>/Clarke_PhasesBC' incorporates:
 2860              		.loc 1 1475 12 is_stmt 1 view .LVU976
1475:Src/BLDC_controller.c ****       /* Outputs for IfAction SubSystem: '<S49>/Clarke_PhasesBC' incorporates:
 2861              		.loc 1 1475 15 is_stmt 0 view .LVU977
 2862 045c 012B     		cmp	r3, #1
 2863 045e 1CD0     		beq	.L443
1514:Src/BLDC_controller.c **** 
 2864              		.loc 1 1514 7 is_stmt 1 view .LVU978
1514:Src/BLDC_controller.c **** 
 2865              		.loc 1 1514 17 is_stmt 0 view .LVU979
 2866 0460 44F6E712 		movw	r2, #18919
 2867 0464 02FB0AF1 		mul	r1, r2, r10
 2868              	.LVL281:
1517:Src/BLDC_controller.c **** 
 2869              		.loc 1 1517 7 is_stmt 1 view .LVU980
1517:Src/BLDC_controller.c **** 
 2870              		.loc 1 1517 19 is_stmt 0 view .LVU981
 2871 0468 02FB08F2 		mul	r2, r2, r8
 2872              	.LVL282:
1523:Src/BLDC_controller.c ****         (((rtb_Sum1_jt < 0 ? 16383 : 0) + rtb_Sum1_jt) >> 14);
 2873              		.loc 1 1523 7 is_stmt 1 view .LVU982
1523:Src/BLDC_controller.c ****         (((rtb_Sum1_jt < 0 ? 16383 : 0) + rtb_Sum1_jt) >> 14);
 2874              		.loc 1 1523 45 is_stmt 0 view .LVU983
 2875 046c 0029     		cmp	r1, #0
 2876 046e 41DB     		blt	.L444
 2877 0470 0023     		movs	r3, #0
 2878              	.L209:
1523:Src/BLDC_controller.c ****         (((rtb_Sum1_jt < 0 ? 16383 : 0) + rtb_Sum1_jt) >> 14);
 2879              		.loc 1 1523 50 discriminator 4 view .LVU984
 2880 0472 0B44     		add	r3, r3, r1
1523:Src/BLDC_controller.c ****         (((rtb_Sum1_jt < 0 ? 16383 : 0) + rtb_Sum1_jt) >> 14);
 2881              		.loc 1 1523 63 discriminator 4 view .LVU985
 2882 0474 DB13     		asrs	r3, r3, #15
1523:Src/BLDC_controller.c ****         (((rtb_Sum1_jt < 0 ? 16383 : 0) + rtb_Sum1_jt) >> 14);
 2883              		.loc 1 1523 19 discriminator 4 view .LVU986
 2884 0476 5B42     		rsbs	r3, r3, #0
1524:Src/BLDC_controller.c ****       if (rtb_Gain3 > 32767) {
 2885              		.loc 1 1524 36 discriminator 4 view .LVU987
 2886 0478 002A     		cmp	r2, #0
 2887 047a 3EDB     		blt	.L445
1524:Src/BLDC_controller.c ****       if (rtb_Gain3 > 32767) {
 2888              		.loc 1 1524 36 view .LVU988
 2889 047c 4FF00008 		mov	r8, #0
 2890              	.LVL283:
 2891              	.L210:
1524:Src/BLDC_controller.c ****       if (rtb_Gain3 > 32767) {
 2892              		.loc 1 1524 41 discriminator 4 view .LVU989
 2893 0480 9044     		add	r8, r8, r2
ARM GAS  /var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s 			page 83


1523:Src/BLDC_controller.c ****         (((rtb_Sum1_jt < 0 ? 16383 : 0) + rtb_Sum1_jt) >> 14);
 2894              		.loc 1 1523 72 discriminator 4 view .LVU990
 2895 0482 48F38F38 		sbfx	r8, r8, #14, #16
1523:Src/BLDC_controller.c ****         (((rtb_Sum1_jt < 0 ? 16383 : 0) + rtb_Sum1_jt) >> 14);
 2896              		.loc 1 1523 17 discriminator 4 view .LVU991
 2897 0486 A3EB0803 		sub	r3, r3, r8
 2898              	.LVL284:
1525:Src/BLDC_controller.c ****         rtb_Gain3 = 32767;
 2899              		.loc 1 1525 7 is_stmt 1 discriminator 4 view .LVU992
1525:Src/BLDC_controller.c ****         rtb_Gain3 = 32767;
 2900              		.loc 1 1525 10 is_stmt 0 discriminator 4 view .LVU993
 2901 048a B3F5004F 		cmp	r3, #32768
 2902 048e 37DA     		bge	.L372
1528:Src/BLDC_controller.c ****           rtb_Gain3 = -32768;
 2903              		.loc 1 1528 9 is_stmt 1 view .LVU994
1528:Src/BLDC_controller.c ****           rtb_Gain3 = -32768;
 2904              		.loc 1 1528 12 is_stmt 0 view .LVU995
 2905 0490 13F5004F 		cmn	r3, #32768
 2906 0494 36DA     		bge	.L211
1529:Src/BLDC_controller.c ****         }
 2907              		.loc 1 1529 21 view .LVU996
 2908 0496 6E4B     		ldr	r3, .L471+4
 2909              	.LVL285:
1529:Src/BLDC_controller.c ****         }
 2910              		.loc 1 1529 21 view .LVU997
 2911 0498 34E0     		b	.L211
 2912              	.LVL286:
 2913              	.L443:
1480:Src/BLDC_controller.c ****       if (rtb_Gain3 > 32767) {
 2914              		.loc 1 1480 7 is_stmt 1 view .LVU998
1480:Src/BLDC_controller.c ****       if (rtb_Gain3 > 32767) {
 2915              		.loc 1 1480 34 is_stmt 0 view .LVU999
 2916 049a 5346     		mov	r3, r10
 2917 049c 4146     		mov	r1, r8
1480:Src/BLDC_controller.c ****       if (rtb_Gain3 > 32767) {
 2918              		.loc 1 1480 17 view .LVU1000
 2919 049e AAEB0802 		sub	r2, r10, r8
 2920              	.LVL287:
1481:Src/BLDC_controller.c ****         rtb_Gain3 = 32767;
 2921              		.loc 1 1481 7 is_stmt 1 view .LVU1001
1481:Src/BLDC_controller.c ****         rtb_Gain3 = 32767;
 2922              		.loc 1 1481 10 is_stmt 0 view .LVU1002
 2923 04a2 B2F5004F 		cmp	r2, #32768
 2924 04a6 04DA     		bge	.L365
1484:Src/BLDC_controller.c ****           rtb_Gain3 = -32768;
 2925              		.loc 1 1484 9 is_stmt 1 view .LVU1003
1484:Src/BLDC_controller.c ****           rtb_Gain3 = -32768;
 2926              		.loc 1 1484 12 is_stmt 0 view .LVU1004
 2927 04a8 12F5004F 		cmn	r2, #32768
 2928 04ac 03DA     		bge	.L206
1485:Src/BLDC_controller.c ****         }
 2929              		.loc 1 1485 21 view .LVU1005
 2930 04ae 684A     		ldr	r2, .L471+4
 2931              	.LVL288:
1485:Src/BLDC_controller.c ****         }
 2932              		.loc 1 1485 21 view .LVU1006
 2933 04b0 01E0     		b	.L206
ARM GAS  /var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s 			page 84


 2934              	.LVL289:
 2935              	.L365:
1482:Src/BLDC_controller.c ****       } else {
 2936              		.loc 1 1482 19 view .LVU1007
 2937 04b2 47F6FF72 		movw	r2, #32767
 2938              	.LVL290:
 2939              	.L206:
1492:Src/BLDC_controller.c ****       rtb_Merge1 = (int16_T)(((rtb_Gain3 < 0 ? 32767 : 0) + rtb_Gain3) >> 15);
 2940              		.loc 1 1492 7 is_stmt 1 view .LVU1008
1492:Src/BLDC_controller.c ****       rtb_Merge1 = (int16_T)(((rtb_Gain3 < 0 ? 32767 : 0) + rtb_Gain3) >> 15);
 2941              		.loc 1 1492 17 is_stmt 0 view .LVU1009
 2942 04b6 44F6E718 		movw	r8, #18919
 2943              	.LVL291:
1492:Src/BLDC_controller.c ****       rtb_Merge1 = (int16_T)(((rtb_Gain3 < 0 ? 32767 : 0) + rtb_Gain3) >> 15);
 2944              		.loc 1 1492 17 view .LVU1010
 2945 04ba 08FB02F8 		mul	r8, r8, r2
 2946              	.LVL292:
1493:Src/BLDC_controller.c **** 
 2947              		.loc 1 1493 7 is_stmt 1 view .LVU1011
1493:Src/BLDC_controller.c **** 
 2948              		.loc 1 1493 54 is_stmt 0 view .LVU1012
 2949 04be B8F1000F 		cmp	r8, #0
 2950 04c2 0FDB     		blt	.L446
 2951 04c4 0022     		movs	r2, #0
 2952              	.L207:
1493:Src/BLDC_controller.c **** 
 2953              		.loc 1 1493 59 discriminator 4 view .LVU1013
 2954 04c6 9044     		add	r8, r8, r2
 2955              	.LVL293:
1493:Src/BLDC_controller.c **** 
 2956              		.loc 1 1493 18 discriminator 4 view .LVU1014
 2957 04c8 48F3CF38 		sbfx	r8, r8, #15, #16
 2958              	.LVL294:
1496:Src/BLDC_controller.c ****       if (rtb_Gain3 > 32767) {
 2959              		.loc 1 1496 7 is_stmt 1 discriminator 4 view .LVU1015
1496:Src/BLDC_controller.c ****       if (rtb_Gain3 > 32767) {
 2960              		.loc 1 1496 19 is_stmt 0 discriminator 4 view .LVU1016
 2961 04cc C3F1000A 		rsb	r10, r3, #0
 2962              	.LVL295:
1496:Src/BLDC_controller.c ****       if (rtb_Gain3 > 32767) {
 2963              		.loc 1 1496 17 discriminator 4 view .LVU1017
 2964 04d0 AAEB0101 		sub	r1, r10, r1
 2965              	.LVL296:
1497:Src/BLDC_controller.c ****         rtb_Gain3 = 32767;
 2966              		.loc 1 1497 7 is_stmt 1 discriminator 4 view .LVU1018
1497:Src/BLDC_controller.c ****         rtb_Gain3 = 32767;
 2967              		.loc 1 1497 10 is_stmt 0 discriminator 4 view .LVU1019
 2968 04d4 B1F5004F 		cmp	r1, #32768
 2969 04d8 07DA     		bge	.L368
1500:Src/BLDC_controller.c ****           rtb_Gain3 = -32768;
 2970              		.loc 1 1500 9 is_stmt 1 view .LVU1020
1500:Src/BLDC_controller.c ****           rtb_Gain3 = -32768;
 2971              		.loc 1 1500 12 is_stmt 0 view .LVU1021
 2972 04da 11F5004F 		cmn	r1, #32768
 2973 04de 06DA     		bge	.L208
1501:Src/BLDC_controller.c ****         }
 2974              		.loc 1 1501 21 view .LVU1022
ARM GAS  /var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s 			page 85


 2975 04e0 5B49     		ldr	r1, .L471+4
 2976              	.LVL297:
1501:Src/BLDC_controller.c ****         }
 2977              		.loc 1 1501 21 view .LVU1023
 2978 04e2 04E0     		b	.L208
 2979              	.LVL298:
 2980              	.L446:
1493:Src/BLDC_controller.c **** 
 2981              		.loc 1 1493 54 view .LVU1024
 2982 04e4 47F6FF72 		movw	r2, #32767
 2983 04e8 EDE7     		b	.L207
 2984              	.LVL299:
 2985              	.L368:
1498:Src/BLDC_controller.c ****       } else {
 2986              		.loc 1 1498 19 view .LVU1025
 2987 04ea 47F6FF71 		movw	r1, #32767
 2988              	.LVL300:
 2989              	.L208:
1505:Src/BLDC_controller.c **** 
 2990              		.loc 1 1505 7 is_stmt 1 view .LVU1026
1505:Src/BLDC_controller.c **** 
 2991              		.loc 1 1505 22 is_stmt 0 view .LVU1027
 2992 04ee 0FFA81FA 		sxth	r10, r1
 2993              	.LVL301:
1505:Src/BLDC_controller.c **** 
 2994              		.loc 1 1505 22 view .LVU1028
 2995 04f2 70E7     		b	.L204
 2996              	.LVL302:
 2997              	.L444:
1523:Src/BLDC_controller.c ****         (((rtb_Sum1_jt < 0 ? 16383 : 0) + rtb_Sum1_jt) >> 14);
 2998              		.loc 1 1523 45 view .LVU1029
 2999 04f4 47F6FF73 		movw	r3, #32767
 3000 04f8 BBE7     		b	.L209
 3001              	.L445:
1524:Src/BLDC_controller.c ****       if (rtb_Gain3 > 32767) {
 3002              		.loc 1 1524 36 view .LVU1030
 3003 04fa 43F6FF78 		movw	r8, #16383
 3004              	.LVL303:
1524:Src/BLDC_controller.c ****       if (rtb_Gain3 > 32767) {
 3005              		.loc 1 1524 36 view .LVU1031
 3006 04fe BFE7     		b	.L210
 3007              	.LVL304:
 3008              	.L372:
1526:Src/BLDC_controller.c ****       } else {
 3009              		.loc 1 1526 19 view .LVU1032
 3010 0500 47F6FF73 		movw	r3, #32767
 3011              	.LVL305:
 3012              	.L211:
1533:Src/BLDC_controller.c **** 
 3013              		.loc 1 1533 7 is_stmt 1 view .LVU1033
1533:Src/BLDC_controller.c **** 
 3014              		.loc 1 1533 18 is_stmt 0 view .LVU1034
 3015 0504 0FFA83F8 		sxth	r8, r3
 3016              	.LVL306:
1533:Src/BLDC_controller.c **** 
 3017              		.loc 1 1533 18 view .LVU1035
 3018 0508 65E7     		b	.L204
ARM GAS  /var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s 			page 86


 3019              	.LVL307:
 3020              	.L442:
1581:Src/BLDC_controller.c **** 
 3021              		.loc 1 1581 9 is_stmt 1 view .LVU1036
 3022 050a 04F13800 		add	r0, r4, #56
 3023 050e FFF7FEFF 		bl	Low_Pass_Filter_Reset
 3024              	.LVL308:
1581:Src/BLDC_controller.c **** 
 3025              		.loc 1 1581 9 is_stmt 0 view .LVU1037
 3026 0512 8AE7     		b	.L214
 3027              	.LVL309:
 3028              	.L374:
1595:Src/BLDC_controller.c ****       } else {
 3029              		.loc 1 1595 19 view .LVU1038
 3030 0514 47F6FF78 		movw	r8, #32767
 3031              	.LVL310:
 3032              	.L215:
1599:Src/BLDC_controller.c ****         }
1600:Src/BLDC_controller.c ****       }
1601:Src/BLDC_controller.c **** 
1602:Src/BLDC_controller.c ****       /* Outputs for IfAction SubSystem: '<S45>/Current_Filtering' incorporates:
1603:Src/BLDC_controller.c ****        *  ActionPort: '<S50>/Action Port'
1604:Src/BLDC_controller.c ****        */
1605:Src/BLDC_controller.c ****       /* SignalConversion: '<S50>/TmpSignal ConversionAtLow_Pass_FilterInport1' incorporates:
1606:Src/BLDC_controller.c ****        *  Sum: '<S51>/Sum6'
1607:Src/BLDC_controller.c ****        */
1608:Src/BLDC_controller.c ****       rtb_TmpSignalConversionAtLow_Pa[0] = (int16_T)rtb_Gain3;
 3033              		.loc 1 1608 7 is_stmt 1 view .LVU1039
 3034              		.loc 1 1608 42 is_stmt 0 view .LVU1040
 3035 0518 ADF84880 		strh	r8, [sp, #72]	@ movhi
1609:Src/BLDC_controller.c **** 
1610:Src/BLDC_controller.c ****       /* End of Outputs for SubSystem: '<S45>/Current_Filtering' */
1611:Src/BLDC_controller.c **** 
1612:Src/BLDC_controller.c ****       /* Sum: '<S51>/Sum1' incorporates:
1613:Src/BLDC_controller.c ****        *  Product: '<S51>/Divide2'
1614:Src/BLDC_controller.c ****        *  Product: '<S51>/Divide3'
1615:Src/BLDC_controller.c ****        */
1616:Src/BLDC_controller.c ****       rtb_Gain3 = (int16_T)((rtb_Saturation * rtDW->r_cos_M1) >> 14) + (int16_T)
 3036              		.loc 1 1616 7 is_stmt 1 view .LVU1041
 3037              		.loc 1 1616 45 is_stmt 0 view .LVU1042
 3038 051c 00FB03F3 		mul	r3, r0, r3
 3039              		.loc 1 1616 19 view .LVU1043
 3040 0520 43F38F33 		sbfx	r3, r3, #14, #16
1617:Src/BLDC_controller.c ****         ((rtb_Merge1 * rtDW->r_sin_M1) >> 14);
 3041              		.loc 1 1617 22 view .LVU1044
 3042 0524 01FB02F2 		mul	r2, r1, r2
1616:Src/BLDC_controller.c ****         ((rtb_Merge1 * rtDW->r_sin_M1) >> 14);
 3043              		.loc 1 1616 72 view .LVU1045
 3044 0528 42F38F32 		sbfx	r2, r2, #14, #16
1616:Src/BLDC_controller.c ****         ((rtb_Merge1 * rtDW->r_sin_M1) >> 14);
 3045              		.loc 1 1616 17 view .LVU1046
 3046 052c 1344     		add	r3, r3, r2
 3047              	.LVL311:
1618:Src/BLDC_controller.c ****       if (rtb_Gain3 > 32767) {
 3048              		.loc 1 1618 7 is_stmt 1 view .LVU1047
 3049              		.loc 1 1618 10 is_stmt 0 view .LVU1048
 3050 052e B3F5004F 		cmp	r3, #32768
ARM GAS  /var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s 			page 87


 3051 0532 04DA     		bge	.L376
1619:Src/BLDC_controller.c ****         rtb_Gain3 = 32767;
1620:Src/BLDC_controller.c ****       } else {
1621:Src/BLDC_controller.c ****         if (rtb_Gain3 < -32768) {
 3052              		.loc 1 1621 9 is_stmt 1 view .LVU1049
 3053              		.loc 1 1621 12 is_stmt 0 view .LVU1050
 3054 0534 13F5004F 		cmn	r3, #32768
 3055 0538 03DA     		bge	.L216
1622:Src/BLDC_controller.c ****           rtb_Gain3 = -32768;
 3056              		.loc 1 1622 21 view .LVU1051
 3057 053a 454B     		ldr	r3, .L471+4
 3058              	.LVL312:
 3059              		.loc 1 1622 21 view .LVU1052
 3060 053c 01E0     		b	.L216
 3061              	.LVL313:
 3062              	.L376:
1619:Src/BLDC_controller.c ****         rtb_Gain3 = 32767;
 3063              		.loc 1 1619 19 view .LVU1053
 3064 053e 47F6FF73 		movw	r3, #32767
 3065              	.LVL314:
 3066              	.L216:
1623:Src/BLDC_controller.c ****         }
1624:Src/BLDC_controller.c ****       }
1625:Src/BLDC_controller.c **** 
1626:Src/BLDC_controller.c ****       /* Outputs for IfAction SubSystem: '<S45>/Current_Filtering' incorporates:
1627:Src/BLDC_controller.c ****        *  ActionPort: '<S50>/Action Port'
1628:Src/BLDC_controller.c ****        */
1629:Src/BLDC_controller.c ****       /* SignalConversion: '<S50>/TmpSignal ConversionAtLow_Pass_FilterInport1' incorporates:
1630:Src/BLDC_controller.c ****        *  Sum: '<S51>/Sum1'
1631:Src/BLDC_controller.c ****        */
1632:Src/BLDC_controller.c ****       rtb_TmpSignalConversionAtLow_Pa[1] = (int16_T)rtb_Gain3;
 3067              		.loc 1 1632 7 is_stmt 1 view .LVU1054
 3068              		.loc 1 1632 42 is_stmt 0 view .LVU1055
 3069 0542 ADF84A30 		strh	r3, [sp, #74]	@ movhi
1633:Src/BLDC_controller.c **** 
1634:Src/BLDC_controller.c ****       /* Outputs for Atomic SubSystem: '<S50>/Low_Pass_Filter' */
1635:Src/BLDC_controller.c ****       Low_Pass_Filter(rtb_TmpSignalConversionAtLow_Pa, rtP->cf_currFilt,
 3070              		.loc 1 1635 7 is_stmt 1 view .LVU1056
 3071 0546 04F13803 		add	r3, r4, #56
 3072              	.LVL315:
 3073              		.loc 1 1635 7 is_stmt 0 view .LVU1057
 3074 054a 04F15202 		add	r2, r4, #82
 3075 054e B5F8EC10 		ldrh	r1, [r5, #236]
 3076 0552 12A8     		add	r0, sp, #72
 3077 0554 FFF7FEFF 		bl	Low_Pass_Filter
 3078              	.LVL316:
1636:Src/BLDC_controller.c ****                       rtDW->DataTypeConversion, &rtDW->Low_Pass_Filter_m);
1637:Src/BLDC_controller.c **** 
1638:Src/BLDC_controller.c ****       /* End of Outputs for SubSystem: '<S50>/Low_Pass_Filter' */
1639:Src/BLDC_controller.c **** 
1640:Src/BLDC_controller.c ****       /* Abs: '<S50>/Abs5' incorporates:
1641:Src/BLDC_controller.c ****        *  Constant: '<S50>/cf_currFilt'
1642:Src/BLDC_controller.c ****        */
1643:Src/BLDC_controller.c ****       if (rtDW->DataTypeConversion[0] < 0) {
 3079              		.loc 1 1643 7 is_stmt 1 view .LVU1058
 3080              		.loc 1 1643 35 is_stmt 0 view .LVU1059
 3081 0558 B4F95230 		ldrsh	r3, [r4, #82]
ARM GAS  /var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s 			page 88


 3082              		.loc 1 1643 10 view .LVU1060
 3083 055c 002B     		cmp	r3, #0
 3084 055e 4CDB     		blt	.L447
1644:Src/BLDC_controller.c ****         rtDW->Abs5_h = (int16_T)-rtDW->DataTypeConversion[0];
1645:Src/BLDC_controller.c ****       } else {
1646:Src/BLDC_controller.c ****         rtDW->Abs5_h = rtDW->DataTypeConversion[0];
 3085              		.loc 1 1646 9 is_stmt 1 view .LVU1061
 3086              		.loc 1 1646 22 is_stmt 0 view .LVU1062
 3087 0560 A4F87830 		strh	r3, [r4, #120]	@ movhi
 3088              	.L199:
1647:Src/BLDC_controller.c ****       }
1648:Src/BLDC_controller.c **** 
1649:Src/BLDC_controller.c ****       /* End of Abs: '<S50>/Abs5' */
1650:Src/BLDC_controller.c ****       /* End of Outputs for SubSystem: '<S45>/Current_Filtering' */
1651:Src/BLDC_controller.c ****     }
1652:Src/BLDC_controller.c **** 
1653:Src/BLDC_controller.c ****     /* End of If: '<S45>/If2' */
1654:Src/BLDC_controller.c ****     /* End of Outputs for SubSystem: '<S7>/Clarke_Park_Transform_Forward' */
1655:Src/BLDC_controller.c ****   }
1656:Src/BLDC_controller.c **** 
1657:Src/BLDC_controller.c ****   /* End of If: '<S7>/If1' */
1658:Src/BLDC_controller.c **** 
1659:Src/BLDC_controller.c ****   /* Chart: '<S1>/Task_Scheduler' incorporates:
1660:Src/BLDC_controller.c ****    *  UnitDelay: '<S2>/UnitDelay2'
1661:Src/BLDC_controller.c ****    *  UnitDelay: '<S2>/UnitDelay5'
1662:Src/BLDC_controller.c ****    *  UnitDelay: '<S2>/UnitDelay6'
1663:Src/BLDC_controller.c ****    */
1664:Src/BLDC_controller.c ****   if (rtDW->UnitDelay2_DSTATE_c) {
 3089              		.loc 1 1664 3 is_stmt 1 view .LVU1063
 3090              		.loc 1 1664 11 is_stmt 0 view .LVU1064
 3091 0564 94F8A330 		ldrb	r3, [r4, #163]	@ zero_extendqisi2
 3092              		.loc 1 1664 6 view .LVU1065
 3093 0568 002B     		cmp	r3, #0
 3094 056a 00F00782 		beq	.L218
1665:Src/BLDC_controller.c ****     /* Outputs for Function Call SubSystem: '<S1>/F02_Diagnostics' */
1666:Src/BLDC_controller.c ****     /* If: '<S4>/If2' incorporates:
1667:Src/BLDC_controller.c ****      *  Constant: '<S20>/CTRL_COMM2'
1668:Src/BLDC_controller.c ****      *  Constant: '<S20>/t_errDequal'
1669:Src/BLDC_controller.c ****      *  Constant: '<S20>/t_errQual'
1670:Src/BLDC_controller.c ****      *  Constant: '<S4>/b_diagEna'
1671:Src/BLDC_controller.c ****      *  RelationalOperator: '<S20>/Relational Operator2'
1672:Src/BLDC_controller.c ****      */
1673:Src/BLDC_controller.c ****     if (rtP->b_diagEna) {
 3095              		.loc 1 1673 5 is_stmt 1 view .LVU1066
 3096              		.loc 1 1673 12 is_stmt 0 view .LVU1067
 3097 056e 95F8FD30 		ldrb	r3, [r5, #253]	@ zero_extendqisi2
 3098              		.loc 1 1673 8 view .LVU1068
 3099 0572 002B     		cmp	r3, #0
 3100 0574 35D0     		beq	.L219
1674:Src/BLDC_controller.c ****       /* Outputs for IfAction SubSystem: '<S4>/Diagnostics_Enabled' incorporates:
1675:Src/BLDC_controller.c ****        *  ActionPort: '<S20>/Action Port'
1676:Src/BLDC_controller.c ****        */
1677:Src/BLDC_controller.c ****       /* Switch: '<S20>/Switch3' incorporates:
1678:Src/BLDC_controller.c ****        *  Abs: '<S20>/Abs4'
1679:Src/BLDC_controller.c ****        *  Constant: '<S13>/n_stdStillDet'
1680:Src/BLDC_controller.c ****        *  Constant: '<S20>/CTRL_COMM4'
1681:Src/BLDC_controller.c ****        *  Constant: '<S20>/r_errInpTgtThres'
ARM GAS  /var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s 			page 89


1682:Src/BLDC_controller.c ****        *  Inport: '<Root>/b_motEna'
1683:Src/BLDC_controller.c ****        *  Logic: '<S20>/Logical Operator1'
1684:Src/BLDC_controller.c ****        *  RelationalOperator: '<S13>/Relational Operator9'
1685:Src/BLDC_controller.c ****        *  RelationalOperator: '<S20>/Relational Operator7'
1686:Src/BLDC_controller.c ****        *  S-Function (sfix_bitop): '<S20>/Bitwise Operator1'
1687:Src/BLDC_controller.c ****        *  UnitDelay: '<S20>/UnitDelay'
1688:Src/BLDC_controller.c ****        *  UnitDelay: '<S8>/UnitDelay4'
1689:Src/BLDC_controller.c ****        */
1690:Src/BLDC_controller.c ****       if ((rtDW->UnitDelay_DSTATE_e & 4) != 0) {
 3101              		.loc 1 1690 7 is_stmt 1 view .LVU1069
 3102              		.loc 1 1690 16 is_stmt 0 view .LVU1070
 3103 0576 94F89D30 		ldrb	r3, [r4, #157]	@ zero_extendqisi2
 3104              		.loc 1 1690 10 view .LVU1071
 3105 057a 13F0040F 		tst	r3, #4
 3106 057e 41D0     		beq	.L220
1691:Src/BLDC_controller.c ****         rtb_RelationalOperator1_mv = true;
 3107              		.loc 1 1691 9 is_stmt 1 view .LVU1072
 3108              		.loc 1 1691 36 is_stmt 0 view .LVU1073
 3109 0580 0123     		movs	r3, #1
 3110 0582 8DF84F30 		strb	r3, [sp, #79]
 3111              	.L221:
1692:Src/BLDC_controller.c ****       } else {
1693:Src/BLDC_controller.c ****         if (rtDW->UnitDelay4_DSTATE_eu < 0) {
1694:Src/BLDC_controller.c ****           /* Abs: '<S20>/Abs4' incorporates:
1695:Src/BLDC_controller.c ****            *  UnitDelay: '<S8>/UnitDelay4'
1696:Src/BLDC_controller.c ****            */
1697:Src/BLDC_controller.c ****           rtb_Saturation1 = (int16_T)-rtDW->UnitDelay4_DSTATE_eu;
1698:Src/BLDC_controller.c ****         } else {
1699:Src/BLDC_controller.c ****           /* Abs: '<S20>/Abs4' incorporates:
1700:Src/BLDC_controller.c ****            *  UnitDelay: '<S8>/UnitDelay4'
1701:Src/BLDC_controller.c ****            */
1702:Src/BLDC_controller.c ****           rtb_Saturation1 = rtDW->UnitDelay4_DSTATE_eu;
1703:Src/BLDC_controller.c ****         }
1704:Src/BLDC_controller.c **** 
1705:Src/BLDC_controller.c ****         rtb_RelationalOperator1_mv = (rtU->b_motEna && (Abs5 <
1706:Src/BLDC_controller.c ****           rtP->n_stdStillDet) && (rtb_Saturation1 > rtP->r_errInpTgtThres));
1707:Src/BLDC_controller.c ****       }
1708:Src/BLDC_controller.c **** 
1709:Src/BLDC_controller.c ****       /* End of Switch: '<S20>/Switch3' */
1710:Src/BLDC_controller.c **** 
1711:Src/BLDC_controller.c ****       /* Sum: '<S20>/Sum' incorporates:
1712:Src/BLDC_controller.c ****        *  Constant: '<S20>/CTRL_COMM'
1713:Src/BLDC_controller.c ****        *  Constant: '<S20>/CTRL_COMM1'
1714:Src/BLDC_controller.c ****        *  DataTypeConversion: '<S20>/Data Type Conversion3'
1715:Src/BLDC_controller.c ****        *  Gain: '<S20>/g_Hb'
1716:Src/BLDC_controller.c ****        *  Gain: '<S20>/g_Hb1'
1717:Src/BLDC_controller.c ****        *  RelationalOperator: '<S20>/Relational Operator1'
1718:Src/BLDC_controller.c ****        *  RelationalOperator: '<S20>/Relational Operator3'
1719:Src/BLDC_controller.c ****        */
1720:Src/BLDC_controller.c ****       rtb_a_elecAngle_XA_g = (uint8_T)(((uint32_T)((Sum == 7) << 1) + (Sum == 0))
 3112              		.loc 1 1720 7 is_stmt 1 view .LVU1074
 3113              		.loc 1 1720 63 is_stmt 0 view .LVU1075
 3114 0586 BBF1070F 		cmp	fp, #7
 3115 058a 58D0     		beq	.L448
 3116 058c 4FF00008 		mov	r8, #0
 3117              	.L224:
 3118              		.loc 1 1720 69 discriminator 4 view .LVU1076
ARM GAS  /var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s 			page 90


 3119 0590 BBF1000F 		cmp	fp, #0
 3120 0594 08BF     		it	eq
 3121 0596 08F10108 		addeq	r8, r8, #1
1721:Src/BLDC_controller.c ****         + (rtb_RelationalOperator1_mv << 2));
 3122              		.loc 1 1721 39 discriminator 4 view .LVU1077
 3123 059a 9DF84F30 		ldrb	r3, [sp, #79]	@ zero_extendqisi2
 3124 059e 9B00     		lsls	r3, r3, #2
 3125 05a0 DBB2     		uxtb	r3, r3
1720:Src/BLDC_controller.c ****         + (rtb_RelationalOperator1_mv << 2));
 3126              		.loc 1 1720 28 discriminator 4 view .LVU1078
 3127 05a2 9844     		add	r8, r8, r3
 3128              	.LVL317:
1722:Src/BLDC_controller.c **** 
1723:Src/BLDC_controller.c ****       /* Outputs for Atomic SubSystem: '<S20>/Debounce_Filter' */
1724:Src/BLDC_controller.c ****       Debounce_Filter(rtb_a_elecAngle_XA_g != 0, rtP->t_errQual,
 3129              		.loc 1 1724 7 is_stmt 1 discriminator 4 view .LVU1079
 3130 05a4 EA89     		ldrh	r2, [r5, #14]
 3131 05a6 298A     		ldrh	r1, [r5, #16]
 3132 05a8 18F0FF08 		ands	r8, r8, #255
 3133              	.LVL318:
 3134              		.loc 1 1724 7 is_stmt 0 discriminator 4 view .LVU1080
 3135 05ac 04F12E03 		add	r3, r4, #46
 3136 05b0 0093     		str	r3, [sp]
 3137 05b2 04F1A103 		add	r3, r4, #161
 3138 05b6 14BF     		ite	ne
 3139 05b8 0120     		movne	r0, #1
 3140 05ba 0020     		moveq	r0, #0
 3141 05bc FFF7FEFF 		bl	Debounce_Filter
 3142              	.LVL319:
1725:Src/BLDC_controller.c ****                       rtP->t_errDequal, &rtDW->Merge_p, &rtDW->Debounce_Filter_k);
1726:Src/BLDC_controller.c **** 
1727:Src/BLDC_controller.c ****       /* End of Outputs for SubSystem: '<S20>/Debounce_Filter' */
1728:Src/BLDC_controller.c **** 
1729:Src/BLDC_controller.c ****       /* Outputs for Atomic SubSystem: '<S20>/either_edge' */
1730:Src/BLDC_controller.c ****       either_edge(rtDW->Merge_p, &rtb_RelationalOperator1_mv,
 3143              		.loc 1 1730 7 is_stmt 1 discriminator 4 view .LVU1081
 3144 05c0 04F12C02 		add	r2, r4, #44
 3145 05c4 0DF14F01 		add	r1, sp, #79
 3146 05c8 94F8A100 		ldrb	r0, [r4, #161]	@ zero_extendqisi2
 3147 05cc FFF7FEFF 		bl	either_edge
 3148              	.LVL320:
1731:Src/BLDC_controller.c ****                   &rtDW->either_edge_i);
1732:Src/BLDC_controller.c **** 
1733:Src/BLDC_controller.c ****       /* End of Outputs for SubSystem: '<S20>/either_edge' */
1734:Src/BLDC_controller.c **** 
1735:Src/BLDC_controller.c ****       /* Switch: '<S20>/Switch1' incorporates:
1736:Src/BLDC_controller.c ****        *  Constant: '<S20>/CTRL_COMM2'
1737:Src/BLDC_controller.c ****        *  Constant: '<S20>/t_errDequal'
1738:Src/BLDC_controller.c ****        *  Constant: '<S20>/t_errQual'
1739:Src/BLDC_controller.c ****        *  RelationalOperator: '<S20>/Relational Operator2'
1740:Src/BLDC_controller.c ****        */
1741:Src/BLDC_controller.c ****       if (rtb_RelationalOperator1_mv) {
 3149              		.loc 1 1741 7 discriminator 4 view .LVU1082
 3150              		.loc 1 1741 11 is_stmt 0 discriminator 4 view .LVU1083
 3151 05d0 9DF84F30 		ldrb	r3, [sp, #79]	@ zero_extendqisi2
 3152              		.loc 1 1741 10 discriminator 4 view .LVU1084
 3153 05d4 002B     		cmp	r3, #0
ARM GAS  /var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s 			page 91


 3154 05d6 35D0     		beq	.L225
1742:Src/BLDC_controller.c ****         /* Outport: '<Root>/z_errCode' */
1743:Src/BLDC_controller.c ****         rtY->z_errCode = rtb_a_elecAngle_XA_g;
 3155              		.loc 1 1743 9 is_stmt 1 view .LVU1085
 3156              		.loc 1 1743 24 is_stmt 0 view .LVU1086
 3157 05d8 87F80680 		strb	r8, [r7, #6]
 3158              	.L226:
1744:Src/BLDC_controller.c ****       } else {
1745:Src/BLDC_controller.c ****         /* Outport: '<Root>/z_errCode' incorporates:
1746:Src/BLDC_controller.c ****          *  UnitDelay: '<S20>/UnitDelay'
1747:Src/BLDC_controller.c ****          */
1748:Src/BLDC_controller.c ****         rtY->z_errCode = rtDW->UnitDelay_DSTATE_e;
1749:Src/BLDC_controller.c ****       }
1750:Src/BLDC_controller.c **** 
1751:Src/BLDC_controller.c ****       /* End of Switch: '<S20>/Switch1' */
1752:Src/BLDC_controller.c **** 
1753:Src/BLDC_controller.c ****       /* Update for UnitDelay: '<S20>/UnitDelay' incorporates:
1754:Src/BLDC_controller.c ****        *  Outport: '<Root>/z_errCode'
1755:Src/BLDC_controller.c ****        */
1756:Src/BLDC_controller.c ****       rtDW->UnitDelay_DSTATE_e = rtY->z_errCode;
 3159              		.loc 1 1756 7 is_stmt 1 view .LVU1087
 3160              		.loc 1 1756 37 is_stmt 0 view .LVU1088
 3161 05dc BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 3162              		.loc 1 1756 32 view .LVU1089
 3163 05de 84F89D30 		strb	r3, [r4, #157]
 3164              	.L219:
1757:Src/BLDC_controller.c **** 
1758:Src/BLDC_controller.c ****       /* End of Outputs for SubSystem: '<S4>/Diagnostics_Enabled' */
1759:Src/BLDC_controller.c ****     }
1760:Src/BLDC_controller.c **** 
1761:Src/BLDC_controller.c ****     /* End of If: '<S4>/If2' */
1762:Src/BLDC_controller.c ****     /* End of Outputs for SubSystem: '<S1>/F02_Diagnostics' */
1763:Src/BLDC_controller.c **** 
1764:Src/BLDC_controller.c ****     /* Outputs for Function Call SubSystem: '<S1>/F03_Control_Mode_Manager' */
1765:Src/BLDC_controller.c ****     /* Logic: '<S31>/Logical Operator4' incorporates:
1766:Src/BLDC_controller.c ****      *  Constant: '<S31>/constant8'
1767:Src/BLDC_controller.c ****      *  Inport: '<Root>/b_motEna'
1768:Src/BLDC_controller.c ****      *  Inport: '<Root>/z_ctrlModReq'
1769:Src/BLDC_controller.c ****      *  Logic: '<S31>/Logical Operator7'
1770:Src/BLDC_controller.c ****      *  RelationalOperator: '<S31>/Relational Operator10'
1771:Src/BLDC_controller.c ****      */
1772:Src/BLDC_controller.c ****     rtb_RelationalOperator1_mv = (rtDW->Merge_p || (!rtU->b_motEna) ||
 3165              		.loc 1 1772 5 is_stmt 1 view .LVU1090
 3166              		.loc 1 1772 39 is_stmt 0 view .LVU1091
 3167 05e2 94F8A130 		ldrb	r3, [r4, #161]	@ zero_extendqisi2
 3168              		.loc 1 1772 69 view .LVU1092
 3169 05e6 002B     		cmp	r3, #0
 3170 05e8 34D1     		bne	.L382
 3171              		.loc 1 1772 57 discriminator 2 view .LVU1093
 3172 05ea 3378     		ldrb	r3, [r6]	@ zero_extendqisi2
 3173              		.loc 1 1772 49 discriminator 2 view .LVU1094
 3174 05ec 002B     		cmp	r3, #0
 3175 05ee 3DD0     		beq	.L383
1773:Src/BLDC_controller.c ****       (rtU->z_ctrlModReq == 0));
 3176              		.loc 1 1773 11 discriminator 4 view .LVU1095
 3177 05f0 7378     		ldrb	r3, [r6, #1]	@ zero_extendqisi2
1772:Src/BLDC_controller.c ****       (rtU->z_ctrlModReq == 0));
ARM GAS  /var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s 			page 92


 3178              		.loc 1 1772 69 discriminator 4 view .LVU1096
 3179 05f2 002B     		cmp	r3, #0
 3180 05f4 3CD1     		bne	.L384
1772:Src/BLDC_controller.c ****       (rtU->z_ctrlModReq == 0));
 3181              		.loc 1 1772 69 view .LVU1097
 3182 05f6 0123     		movs	r3, #1
 3183 05f8 2DE0     		b	.L227
 3184              	.L447:
1644:Src/BLDC_controller.c ****       } else {
 3185              		.loc 1 1644 9 is_stmt 1 view .LVU1098
1644:Src/BLDC_controller.c ****       } else {
 3186              		.loc 1 1644 58 is_stmt 0 view .LVU1099
 3187 05fa 9BB2     		uxth	r3, r3
1644:Src/BLDC_controller.c ****       } else {
 3188              		.loc 1 1644 24 view .LVU1100
 3189 05fc 5B42     		rsbs	r3, r3, #0
1644:Src/BLDC_controller.c ****       } else {
 3190              		.loc 1 1644 22 view .LVU1101
 3191 05fe A4F87830 		strh	r3, [r4, #120]	@ movhi
 3192 0602 AFE7     		b	.L199
 3193              	.L220:
1693:Src/BLDC_controller.c ****           /* Abs: '<S20>/Abs4' incorporates:
 3194              		.loc 1 1693 9 is_stmt 1 view .LVU1102
1693:Src/BLDC_controller.c ****           /* Abs: '<S20>/Abs4' incorporates:
 3195              		.loc 1 1693 17 is_stmt 0 view .LVU1103
 3196 0604 B4F98C30 		ldrsh	r3, [r4, #140]
1693:Src/BLDC_controller.c ****           /* Abs: '<S20>/Abs4' incorporates:
 3197              		.loc 1 1693 12 view .LVU1104
 3198 0608 002B     		cmp	r3, #0
 3199 060a 0CDB     		blt	.L449
 3200              	.L222:
 3201              	.LVL321:
1705:Src/BLDC_controller.c ****           rtP->n_stdStillDet) && (rtb_Saturation1 > rtP->r_errInpTgtThres));
 3202              		.loc 1 1705 9 is_stmt 1 view .LVU1105
1705:Src/BLDC_controller.c ****           rtP->n_stdStillDet) && (rtb_Saturation1 > rtP->r_errInpTgtThres));
 3203              		.loc 1 1705 42 is_stmt 0 view .LVU1106
 3204 060c 3278     		ldrb	r2, [r6]	@ zero_extendqisi2
1706:Src/BLDC_controller.c ****       }
 3205              		.loc 1 1706 31 view .LVU1107
 3206 060e 72B1     		cbz	r2, .L378
1706:Src/BLDC_controller.c ****       }
 3207              		.loc 1 1706 14 discriminator 1 view .LVU1108
 3208 0610 B5F9DC20 		ldrsh	r2, [r5, #220]
1705:Src/BLDC_controller.c ****           rtP->n_stdStillDet) && (rtb_Saturation1 > rtP->r_errInpTgtThres));
 3209              		.loc 1 1705 53 discriminator 1 view .LVU1109
 3210 0614 0799     		ldr	r1, [sp, #28]
 3211 0616 8A42     		cmp	r2, r1
 3212 0618 0DDD     		ble	.L379
1706:Src/BLDC_controller.c ****       }
 3213              		.loc 1 1706 56 discriminator 4 view .LVU1110
 3214 061a B5F9DE20 		ldrsh	r2, [r5, #222]
1706:Src/BLDC_controller.c ****       }
 3215              		.loc 1 1706 31 discriminator 4 view .LVU1111
 3216 061e 9A42     		cmp	r2, r3
 3217 0620 0BDB     		blt	.L380
1706:Src/BLDC_controller.c ****       }
 3218              		.loc 1 1706 31 view .LVU1112
ARM GAS  /var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s 			page 93


 3219 0622 0023     		movs	r3, #0
 3220              	.LVL322:
1706:Src/BLDC_controller.c ****       }
 3221              		.loc 1 1706 31 view .LVU1113
 3222 0624 04E0     		b	.L223
 3223              	.L449:
1697:Src/BLDC_controller.c ****         } else {
 3224              		.loc 1 1697 11 is_stmt 1 view .LVU1114
1697:Src/BLDC_controller.c ****         } else {
 3225              		.loc 1 1697 43 is_stmt 0 view .LVU1115
 3226 0626 9BB2     		uxth	r3, r3
1697:Src/BLDC_controller.c ****         } else {
 3227              		.loc 1 1697 29 view .LVU1116
 3228 0628 5B42     		rsbs	r3, r3, #0
1697:Src/BLDC_controller.c ****         } else {
 3229              		.loc 1 1697 27 view .LVU1117
 3230 062a 1BB2     		sxth	r3, r3
 3231              	.LVL323:
1697:Src/BLDC_controller.c ****         } else {
 3232              		.loc 1 1697 27 view .LVU1118
 3233 062c EEE7     		b	.L222
 3234              	.L378:
1706:Src/BLDC_controller.c ****       }
 3235              		.loc 1 1706 31 view .LVU1119
 3236 062e 0023     		movs	r3, #0
 3237              	.LVL324:
 3238              	.L223:
1705:Src/BLDC_controller.c ****           rtP->n_stdStillDet) && (rtb_Saturation1 > rtP->r_errInpTgtThres));
 3239              		.loc 1 1705 36 view .LVU1120
 3240 0630 8DF84F30 		strb	r3, [sp, #79]
 3241 0634 A7E7     		b	.L221
 3242              	.LVL325:
 3243              	.L379:
1706:Src/BLDC_controller.c ****       }
 3244              		.loc 1 1706 31 view .LVU1121
 3245 0636 0023     		movs	r3, #0
 3246              	.LVL326:
1706:Src/BLDC_controller.c ****       }
 3247              		.loc 1 1706 31 view .LVU1122
 3248 0638 FAE7     		b	.L223
 3249              	.LVL327:
 3250              	.L380:
1706:Src/BLDC_controller.c ****       }
 3251              		.loc 1 1706 31 view .LVU1123
 3252 063a 0123     		movs	r3, #1
 3253              	.LVL328:
1706:Src/BLDC_controller.c ****       }
 3254              		.loc 1 1706 31 view .LVU1124
 3255 063c F8E7     		b	.L223
 3256              	.L448:
1720:Src/BLDC_controller.c ****         + (rtb_RelationalOperator1_mv << 2));
 3257              		.loc 1 1720 63 view .LVU1125
 3258 063e 4FF00208 		mov	r8, #2
 3259 0642 A5E7     		b	.L224
 3260              	.L225:
1748:Src/BLDC_controller.c ****       }
 3261              		.loc 1 1748 9 is_stmt 1 view .LVU1126
ARM GAS  /var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s 			page 94


1748:Src/BLDC_controller.c ****       }
 3262              		.loc 1 1748 30 is_stmt 0 view .LVU1127
 3263 0644 94F89D30 		ldrb	r3, [r4, #157]	@ zero_extendqisi2
1748:Src/BLDC_controller.c ****       }
 3264              		.loc 1 1748 24 view .LVU1128
 3265 0648 BB71     		strb	r3, [r7, #6]
 3266 064a C7E7     		b	.L226
 3267              	.L472:
 3268              		.align	2
 3269              	.L471:
 3270 064c 00000000 		.word	rtConstP
 3271 0650 0080FFFF 		.word	-32768
 3272              	.L382:
1772:Src/BLDC_controller.c ****       (rtU->z_ctrlModReq == 0));
 3273              		.loc 1 1772 69 view .LVU1129
 3274 0654 0123     		movs	r3, #1
 3275              	.L227:
1772:Src/BLDC_controller.c ****       (rtU->z_ctrlModReq == 0));
 3276              		.loc 1 1772 32 discriminator 8 view .LVU1130
 3277 0656 DBB2     		uxtb	r3, r3
 3278 0658 8DF84F30 		strb	r3, [sp, #79]
1774:Src/BLDC_controller.c **** 
1775:Src/BLDC_controller.c ****     /* Logic: '<S31>/Logical Operator1' incorporates:
1776:Src/BLDC_controller.c ****      *  Constant: '<S1>/b_cruiseCtrlEna'
1777:Src/BLDC_controller.c ****      *  Constant: '<S31>/constant1'
1778:Src/BLDC_controller.c ****      *  Inport: '<Root>/z_ctrlModReq'
1779:Src/BLDC_controller.c ****      *  RelationalOperator: '<S31>/Relational Operator1'
1780:Src/BLDC_controller.c ****      */
1781:Src/BLDC_controller.c ****     rtb_LogicalOperator1_j = ((rtU->z_ctrlModReq == 2) || rtP->b_cruiseCtrlEna);
 3279              		.loc 1 1781 5 is_stmt 1 discriminator 8 view .LVU1131
 3280              		.loc 1 1781 35 is_stmt 0 discriminator 8 view .LVU1132
 3281 065c 7278     		ldrb	r2, [r6, #1]	@ zero_extendqisi2
 3282              		.loc 1 1781 56 discriminator 8 view .LVU1133
 3283 065e 022A     		cmp	r2, #2
 3284 0660 08D0     		beq	.L385
 3285              		.loc 1 1781 62 discriminator 2 view .LVU1134
 3286 0662 95F8FC10 		ldrb	r1, [r5, #252]	@ zero_extendqisi2
 3287              		.loc 1 1781 56 discriminator 2 view .LVU1135
 3288 0666 41B3     		cbz	r1, .L386
 3289              		.loc 1 1781 56 view .LVU1136
 3290 0668 0121     		movs	r1, #1
 3291 066a 04E0     		b	.L228
 3292              	.L383:
1772:Src/BLDC_controller.c ****       (rtU->z_ctrlModReq == 0));
 3293              		.loc 1 1772 69 view .LVU1137
 3294 066c 0123     		movs	r3, #1
 3295 066e F2E7     		b	.L227
 3296              	.L384:
 3297 0670 0023     		movs	r3, #0
 3298 0672 F0E7     		b	.L227
 3299              	.L385:
 3300              		.loc 1 1781 56 view .LVU1138
 3301 0674 0121     		movs	r1, #1
 3302              	.L228:
 3303              		.loc 1 1781 28 discriminator 6 view .LVU1139
 3304 0676 C8B2     		uxtb	r0, r1
 3305              	.LVL329:
ARM GAS  /var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s 			page 95


1782:Src/BLDC_controller.c **** 
1783:Src/BLDC_controller.c ****     /* Logic: '<S31>/Logical Operator2' incorporates:
1784:Src/BLDC_controller.c ****      *  Constant: '<S1>/b_cruiseCtrlEna'
1785:Src/BLDC_controller.c ****      *  Constant: '<S31>/constant'
1786:Src/BLDC_controller.c ****      *  Inport: '<Root>/z_ctrlModReq'
1787:Src/BLDC_controller.c ****      *  Logic: '<S31>/Logical Operator5'
1788:Src/BLDC_controller.c ****      *  RelationalOperator: '<S31>/Relational Operator4'
1789:Src/BLDC_controller.c ****      */
1790:Src/BLDC_controller.c ****     rtb_LogicalOperator2_p = ((rtU->z_ctrlModReq == 3) && (!rtP->b_cruiseCtrlEna));
 3306              		.loc 1 1790 5 is_stmt 1 discriminator 6 view .LVU1140
 3307              		.loc 1 1790 56 is_stmt 0 discriminator 6 view .LVU1141
 3308 0678 032A     		cmp	r2, #3
 3309 067a 20D0     		beq	.L450
 3310              		.loc 1 1790 56 view .LVU1142
 3311 067c 0022     		movs	r2, #0
 3312              	.L229:
 3313              		.loc 1 1790 28 discriminator 6 view .LVU1143
 3314 067e D1B2     		uxtb	r1, r2
 3315              	.LVL330:
1791:Src/BLDC_controller.c **** 
1792:Src/BLDC_controller.c ****     /* Chart: '<S5>/F03_02_Control_Mode_Manager' incorporates:
1793:Src/BLDC_controller.c ****      *  Constant: '<S31>/constant5'
1794:Src/BLDC_controller.c ****      *  Inport: '<Root>/z_ctrlModReq'
1795:Src/BLDC_controller.c ****      *  Logic: '<S31>/Logical Operator3'
1796:Src/BLDC_controller.c ****      *  Logic: '<S31>/Logical Operator6'
1797:Src/BLDC_controller.c ****      *  Logic: '<S31>/Logical Operator9'
1798:Src/BLDC_controller.c ****      *  RelationalOperator: '<S31>/Relational Operator5'
1799:Src/BLDC_controller.c ****      */
1800:Src/BLDC_controller.c ****     if (rtDW->is_active_c1_BLDC_controller == 0U) {
 3316              		.loc 1 1800 5 is_stmt 1 discriminator 6 view .LVU1144
 3317              		.loc 1 1800 13 is_stmt 0 discriminator 6 view .LVU1145
 3318 0680 94F89E20 		ldrb	r2, [r4, #158]	@ zero_extendqisi2
 3319              		.loc 1 1800 8 discriminator 6 view .LVU1146
 3320 0684 12BB     		cbnz	r2, .L230
1801:Src/BLDC_controller.c ****       rtDW->is_active_c1_BLDC_controller = 1U;
 3321              		.loc 1 1801 7 is_stmt 1 view .LVU1147
 3322              		.loc 1 1801 42 is_stmt 0 view .LVU1148
 3323 0686 0123     		movs	r3, #1
 3324 0688 84F89E30 		strb	r3, [r4, #158]
1802:Src/BLDC_controller.c ****       rtDW->is_c1_BLDC_controller = IN_OPEN;
 3325              		.loc 1 1802 7 is_stmt 1 view .LVU1149
 3326              		.loc 1 1802 35 is_stmt 0 view .LVU1150
 3327 068c 0223     		movs	r3, #2
 3328 068e 84F89F30 		strb	r3, [r4, #159]
1803:Src/BLDC_controller.c ****       rtDW->z_ctrlMod = OPEN_MODE;
 3329              		.loc 1 1803 7 is_stmt 1 view .LVU1151
 3330              		.loc 1 1803 23 is_stmt 0 view .LVU1152
 3331 0692 0023     		movs	r3, #0
 3332 0694 84F89930 		strb	r3, [r4, #153]
 3333              	.L231:
1804:Src/BLDC_controller.c ****     } else if (rtDW->is_c1_BLDC_controller == IN_ACTIVE) {
1805:Src/BLDC_controller.c ****       if (rtb_RelationalOperator1_mv) {
1806:Src/BLDC_controller.c ****         rtDW->is_ACTIVE = IN_NO_ACTIVE_CHILD;
1807:Src/BLDC_controller.c ****         rtDW->is_c1_BLDC_controller = IN_OPEN;
1808:Src/BLDC_controller.c ****         rtDW->z_ctrlMod = OPEN_MODE;
1809:Src/BLDC_controller.c ****       } else {
1810:Src/BLDC_controller.c ****         switch (rtDW->is_ACTIVE) {
ARM GAS  /var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s 			page 96


1811:Src/BLDC_controller.c ****          case IN_SPEED_MODE:
1812:Src/BLDC_controller.c ****           rtDW->z_ctrlMod = SPD_MODE;
1813:Src/BLDC_controller.c ****           if (!rtb_LogicalOperator1_j) {
1814:Src/BLDC_controller.c ****             rtDW->is_ACTIVE = IN_NO_ACTIVE_CHILD;
1815:Src/BLDC_controller.c ****             if (rtb_LogicalOperator2_p) {
1816:Src/BLDC_controller.c ****               rtDW->is_ACTIVE = IN_TORQUE_MODE;
1817:Src/BLDC_controller.c ****               rtDW->z_ctrlMod = TRQ_MODE;
1818:Src/BLDC_controller.c ****             } else {
1819:Src/BLDC_controller.c ****               rtDW->is_ACTIVE = IN_VOLTAGE_MODE;
1820:Src/BLDC_controller.c ****               rtDW->z_ctrlMod = VLT_MODE;
1821:Src/BLDC_controller.c ****             }
1822:Src/BLDC_controller.c ****           }
1823:Src/BLDC_controller.c ****           break;
1824:Src/BLDC_controller.c **** 
1825:Src/BLDC_controller.c ****          case IN_TORQUE_MODE:
1826:Src/BLDC_controller.c ****           rtDW->z_ctrlMod = TRQ_MODE;
1827:Src/BLDC_controller.c ****           if (!rtb_LogicalOperator2_p) {
1828:Src/BLDC_controller.c ****             rtDW->is_ACTIVE = IN_NO_ACTIVE_CHILD;
1829:Src/BLDC_controller.c ****             if (rtb_LogicalOperator1_j) {
1830:Src/BLDC_controller.c ****               rtDW->is_ACTIVE = IN_SPEED_MODE;
1831:Src/BLDC_controller.c ****               rtDW->z_ctrlMod = SPD_MODE;
1832:Src/BLDC_controller.c ****             } else {
1833:Src/BLDC_controller.c ****               rtDW->is_ACTIVE = IN_VOLTAGE_MODE;
1834:Src/BLDC_controller.c ****               rtDW->z_ctrlMod = VLT_MODE;
1835:Src/BLDC_controller.c ****             }
1836:Src/BLDC_controller.c ****           }
1837:Src/BLDC_controller.c ****           break;
1838:Src/BLDC_controller.c **** 
1839:Src/BLDC_controller.c ****          default:
1840:Src/BLDC_controller.c ****           rtDW->z_ctrlMod = VLT_MODE;
1841:Src/BLDC_controller.c ****           if (rtb_LogicalOperator2_p || rtb_LogicalOperator1_j) {
1842:Src/BLDC_controller.c ****             rtDW->is_ACTIVE = IN_NO_ACTIVE_CHILD;
1843:Src/BLDC_controller.c ****             if (rtb_LogicalOperator2_p) {
1844:Src/BLDC_controller.c ****               rtDW->is_ACTIVE = IN_TORQUE_MODE;
1845:Src/BLDC_controller.c ****               rtDW->z_ctrlMod = TRQ_MODE;
1846:Src/BLDC_controller.c ****             } else if (rtb_LogicalOperator1_j) {
1847:Src/BLDC_controller.c ****               rtDW->is_ACTIVE = IN_SPEED_MODE;
1848:Src/BLDC_controller.c ****               rtDW->z_ctrlMod = SPD_MODE;
1849:Src/BLDC_controller.c ****             } else {
1850:Src/BLDC_controller.c ****               rtDW->is_ACTIVE = IN_VOLTAGE_MODE;
1851:Src/BLDC_controller.c ****               rtDW->z_ctrlMod = VLT_MODE;
1852:Src/BLDC_controller.c ****             }
1853:Src/BLDC_controller.c ****           }
1854:Src/BLDC_controller.c ****           break;
1855:Src/BLDC_controller.c ****         }
1856:Src/BLDC_controller.c ****       }
1857:Src/BLDC_controller.c ****     } else {
1858:Src/BLDC_controller.c ****       rtDW->z_ctrlMod = OPEN_MODE;
1859:Src/BLDC_controller.c ****       if ((!rtb_RelationalOperator1_mv) && ((rtU->z_ctrlModReq == 1) ||
1860:Src/BLDC_controller.c ****            rtb_LogicalOperator1_j || rtb_LogicalOperator2_p)) {
1861:Src/BLDC_controller.c ****         rtDW->is_c1_BLDC_controller = IN_ACTIVE;
1862:Src/BLDC_controller.c ****         if (rtb_LogicalOperator2_p) {
1863:Src/BLDC_controller.c ****           rtDW->is_ACTIVE = IN_TORQUE_MODE;
1864:Src/BLDC_controller.c ****           rtDW->z_ctrlMod = TRQ_MODE;
1865:Src/BLDC_controller.c ****         } else if (rtb_LogicalOperator1_j) {
1866:Src/BLDC_controller.c ****           rtDW->is_ACTIVE = IN_SPEED_MODE;
1867:Src/BLDC_controller.c ****           rtDW->z_ctrlMod = SPD_MODE;
ARM GAS  /var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s 			page 97


1868:Src/BLDC_controller.c ****         } else {
1869:Src/BLDC_controller.c ****           rtDW->is_ACTIVE = IN_VOLTAGE_MODE;
1870:Src/BLDC_controller.c ****           rtDW->z_ctrlMod = VLT_MODE;
1871:Src/BLDC_controller.c ****         }
1872:Src/BLDC_controller.c ****       }
1873:Src/BLDC_controller.c ****     }
1874:Src/BLDC_controller.c **** 
1875:Src/BLDC_controller.c ****     /* End of Chart: '<S5>/F03_02_Control_Mode_Manager' */
1876:Src/BLDC_controller.c **** 
1877:Src/BLDC_controller.c ****     /* If: '<S33>/If1' incorporates:
1878:Src/BLDC_controller.c ****      *  Constant: '<S1>/z_ctrlTypSel'
1879:Src/BLDC_controller.c ****      *  Inport: '<S34>/r_inpTgt'
1880:Src/BLDC_controller.c ****      *  Saturate: '<S33>/Saturation'
1881:Src/BLDC_controller.c ****      */
1882:Src/BLDC_controller.c ****     if (rtP->z_ctrlTypSel == 2) {
 3334              		.loc 1 1882 5 is_stmt 1 view .LVU1153
 3335              		.loc 1 1882 12 is_stmt 0 view .LVU1154
 3336 0698 95F8F930 		ldrb	r3, [r5, #249]	@ zero_extendqisi2
 3337              		.loc 1 1882 8 view .LVU1155
 3338 069c 022B     		cmp	r3, #2
 3339 069e 00F09A80 		beq	.L451
1883:Src/BLDC_controller.c ****       /* Outputs for IfAction SubSystem: '<S33>/FOC_Control_Type' incorporates:
1884:Src/BLDC_controller.c ****        *  ActionPort: '<S36>/Action Port'
1885:Src/BLDC_controller.c ****        */
1886:Src/BLDC_controller.c ****       /* SignalConversion: '<S36>/TmpSignal ConversionAtSelectorInport1' incorporates:
1887:Src/BLDC_controller.c ****        *  Constant: '<S36>/Vd_max'
1888:Src/BLDC_controller.c ****        *  Constant: '<S36>/constant1'
1889:Src/BLDC_controller.c ****        *  Constant: '<S36>/i_max'
1890:Src/BLDC_controller.c ****        *  Constant: '<S36>/n_max'
1891:Src/BLDC_controller.c ****        */
1892:Src/BLDC_controller.c ****       tmp[0] = 0;
1893:Src/BLDC_controller.c ****       tmp[1] = rtP->Vd_max;
1894:Src/BLDC_controller.c ****       tmp[2] = rtP->n_max;
1895:Src/BLDC_controller.c ****       tmp[3] = rtP->i_max;
1896:Src/BLDC_controller.c **** 
1897:Src/BLDC_controller.c ****       /* End of Outputs for SubSystem: '<S33>/FOC_Control_Type' */
1898:Src/BLDC_controller.c **** 
1899:Src/BLDC_controller.c ****       /* Saturate: '<S33>/Saturation' */
1900:Src/BLDC_controller.c ****       if (DataTypeConversion2 > 16000) {
1901:Src/BLDC_controller.c ****         DataTypeConversion2 = 16000;
1902:Src/BLDC_controller.c ****       } else {
1903:Src/BLDC_controller.c ****         if (DataTypeConversion2 < -16000) {
1904:Src/BLDC_controller.c ****           DataTypeConversion2 = -16000;
1905:Src/BLDC_controller.c ****         }
1906:Src/BLDC_controller.c ****       }
1907:Src/BLDC_controller.c **** 
1908:Src/BLDC_controller.c ****       /* Outputs for IfAction SubSystem: '<S33>/FOC_Control_Type' incorporates:
1909:Src/BLDC_controller.c ****        *  ActionPort: '<S36>/Action Port'
1910:Src/BLDC_controller.c ****        */
1911:Src/BLDC_controller.c ****       /* Product: '<S36>/Divide1' incorporates:
1912:Src/BLDC_controller.c ****        *  Inport: '<Root>/z_ctrlModReq'
1913:Src/BLDC_controller.c ****        *  Product: '<S36>/Divide4'
1914:Src/BLDC_controller.c ****        *  Selector: '<S36>/Selector'
1915:Src/BLDC_controller.c ****        */
1916:Src/BLDC_controller.c ****       rtb_Saturation = (int16_T)(((uint16_T)((tmp[rtU->z_ctrlModReq] << 5) / 125)
1917:Src/BLDC_controller.c ****         * DataTypeConversion2) >> 12);
1918:Src/BLDC_controller.c **** 
ARM GAS  /var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s 			page 98


1919:Src/BLDC_controller.c ****       /* End of Outputs for SubSystem: '<S33>/FOC_Control_Type' */
1920:Src/BLDC_controller.c ****     } else if (DataTypeConversion2 > 16000) {
 3340              		.loc 1 1920 12 is_stmt 1 view .LVU1156
 3341              		.loc 1 1920 15 is_stmt 0 view .LVU1157
 3342 06a2 099B     		ldr	r3, [sp, #36]
 3343 06a4 B3F57A5F 		cmp	r3, #16000
 3344 06a8 00F31081 		bgt	.L391
1921:Src/BLDC_controller.c ****       /* Outputs for IfAction SubSystem: '<S33>/Default_Control_Type' incorporates:
1922:Src/BLDC_controller.c ****        *  ActionPort: '<S34>/Action Port'
1923:Src/BLDC_controller.c ****        */
1924:Src/BLDC_controller.c ****       /* Saturate: '<S33>/Saturation' incorporates:
1925:Src/BLDC_controller.c ****        *  Inport: '<S34>/r_inpTgt'
1926:Src/BLDC_controller.c ****        */
1927:Src/BLDC_controller.c ****       rtb_Saturation = 16000;
1928:Src/BLDC_controller.c **** 
1929:Src/BLDC_controller.c ****       /* End of Outputs for SubSystem: '<S33>/Default_Control_Type' */
1930:Src/BLDC_controller.c ****     } else if (DataTypeConversion2 < -16000) {
 3345              		.loc 1 1930 12 is_stmt 1 view .LVU1158
 3346              		.loc 1 1930 15 is_stmt 0 view .LVU1159
 3347 06ac 13F57A5F 		cmn	r3, #16000
 3348 06b0 80F2C180 		bge	.L247
1931:Src/BLDC_controller.c ****       /* Outputs for IfAction SubSystem: '<S33>/Default_Control_Type' incorporates:
1932:Src/BLDC_controller.c ****        *  ActionPort: '<S34>/Action Port'
1933:Src/BLDC_controller.c ****        */
1934:Src/BLDC_controller.c ****       /* Saturate: '<S33>/Saturation' incorporates:
1935:Src/BLDC_controller.c ****        *  Inport: '<S34>/r_inpTgt'
1936:Src/BLDC_controller.c ****        */
1937:Src/BLDC_controller.c ****       rtb_Saturation = -16000;
 3349              		.loc 1 1937 22 view .LVU1160
 3350 06b4 AE4B     		ldr	r3, .L473
 3351 06b6 0993     		str	r3, [sp, #36]
 3352              	.LVL331:
 3353              		.loc 1 1937 22 view .LVU1161
 3354 06b8 BDE0     		b	.L247
 3355              	.LVL332:
 3356              	.L386:
1781:Src/BLDC_controller.c **** 
 3357              		.loc 1 1781 56 view .LVU1162
 3358 06ba 0021     		movs	r1, #0
 3359 06bc DBE7     		b	.L228
 3360              	.LVL333:
 3361              	.L450:
1790:Src/BLDC_controller.c **** 
 3362              		.loc 1 1790 64 discriminator 1 view .LVU1163
 3363 06be 95F8FC20 		ldrb	r2, [r5, #252]	@ zero_extendqisi2
1790:Src/BLDC_controller.c **** 
 3364              		.loc 1 1790 56 discriminator 1 view .LVU1164
 3365 06c2 0AB1     		cbz	r2, .L388
1790:Src/BLDC_controller.c **** 
 3366              		.loc 1 1790 56 view .LVU1165
 3367 06c4 0022     		movs	r2, #0
 3368 06c6 DAE7     		b	.L229
 3369              	.L388:
 3370 06c8 0122     		movs	r2, #1
 3371 06ca D8E7     		b	.L229
 3372              	.LVL334:
 3373              	.L230:
ARM GAS  /var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s 			page 99


1804:Src/BLDC_controller.c ****       if (rtb_RelationalOperator1_mv) {
 3374              		.loc 1 1804 12 is_stmt 1 view .LVU1166
1804:Src/BLDC_controller.c ****       if (rtb_RelationalOperator1_mv) {
 3375              		.loc 1 1804 20 is_stmt 0 view .LVU1167
 3376 06cc 94F89F20 		ldrb	r2, [r4, #159]	@ zero_extendqisi2
1804:Src/BLDC_controller.c ****       if (rtb_RelationalOperator1_mv) {
 3377              		.loc 1 1804 15 view .LVU1168
 3378 06d0 012A     		cmp	r2, #1
 3379 06d2 16D0     		beq	.L452
1858:Src/BLDC_controller.c ****       if ((!rtb_RelationalOperator1_mv) && ((rtU->z_ctrlModReq == 1) ||
 3380              		.loc 1 1858 7 is_stmt 1 view .LVU1169
1858:Src/BLDC_controller.c ****       if ((!rtb_RelationalOperator1_mv) && ((rtU->z_ctrlModReq == 1) ||
 3381              		.loc 1 1858 23 is_stmt 0 view .LVU1170
 3382 06d4 0022     		movs	r2, #0
 3383 06d6 84F89920 		strb	r2, [r4, #153]
1859:Src/BLDC_controller.c ****            rtb_LogicalOperator1_j || rtb_LogicalOperator2_p)) {
 3384              		.loc 1 1859 7 is_stmt 1 view .LVU1171
1859:Src/BLDC_controller.c ****            rtb_LogicalOperator1_j || rtb_LogicalOperator2_p)) {
 3385              		.loc 1 1859 10 is_stmt 0 view .LVU1172
 3386 06da 002B     		cmp	r3, #0
 3387 06dc DCD1     		bne	.L231
1859:Src/BLDC_controller.c ****            rtb_LogicalOperator1_j || rtb_LogicalOperator2_p)) {
 3388              		.loc 1 1859 49 discriminator 1 view .LVU1173
 3389 06de 7378     		ldrb	r3, [r6, #1]	@ zero_extendqisi2
1859:Src/BLDC_controller.c ****            rtb_LogicalOperator1_j || rtb_LogicalOperator2_p)) {
 3390              		.loc 1 1859 41 discriminator 1 view .LVU1174
 3391 06e0 012B     		cmp	r3, #1
 3392 06e2 02D0     		beq	.L242
1859:Src/BLDC_controller.c ****            rtb_LogicalOperator1_j || rtb_LogicalOperator2_p)) {
 3393              		.loc 1 1859 70 discriminator 2 view .LVU1175
 3394 06e4 08B9     		cbnz	r0, .L242
1860:Src/BLDC_controller.c ****         rtDW->is_c1_BLDC_controller = IN_ACTIVE;
 3395              		.loc 1 1860 35 view .LVU1176
 3396 06e6 0029     		cmp	r1, #0
 3397 06e8 D6D0     		beq	.L231
 3398              	.L242:
1861:Src/BLDC_controller.c ****         if (rtb_LogicalOperator2_p) {
 3399              		.loc 1 1861 9 is_stmt 1 view .LVU1177
1861:Src/BLDC_controller.c ****         if (rtb_LogicalOperator2_p) {
 3400              		.loc 1 1861 37 is_stmt 0 view .LVU1178
 3401 06ea 0123     		movs	r3, #1
 3402 06ec 84F89F30 		strb	r3, [r4, #159]
1862:Src/BLDC_controller.c ****           rtDW->is_ACTIVE = IN_TORQUE_MODE;
 3403              		.loc 1 1862 9 is_stmt 1 view .LVU1179
1862:Src/BLDC_controller.c ****           rtDW->is_ACTIVE = IN_TORQUE_MODE;
 3404              		.loc 1 1862 12 is_stmt 0 view .LVU1180
 3405 06f0 0029     		cmp	r1, #0
 3406 06f2 61D0     		beq	.L243
1863:Src/BLDC_controller.c ****           rtDW->z_ctrlMod = TRQ_MODE;
 3407              		.loc 1 1863 11 is_stmt 1 view .LVU1181
1863:Src/BLDC_controller.c ****           rtDW->z_ctrlMod = TRQ_MODE;
 3408              		.loc 1 1863 27 is_stmt 0 view .LVU1182
 3409 06f4 0223     		movs	r3, #2
 3410 06f6 84F8A030 		strb	r3, [r4, #160]
1864:Src/BLDC_controller.c ****         } else if (rtb_LogicalOperator1_j) {
 3411              		.loc 1 1864 11 is_stmt 1 view .LVU1183
1864:Src/BLDC_controller.c ****         } else if (rtb_LogicalOperator1_j) {
ARM GAS  /var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s 			page 100


 3412              		.loc 1 1864 27 is_stmt 0 view .LVU1184
 3413 06fa 0323     		movs	r3, #3
 3414 06fc 84F89930 		strb	r3, [r4, #153]
 3415 0700 CAE7     		b	.L231
 3416              	.L452:
1805:Src/BLDC_controller.c ****         rtDW->is_ACTIVE = IN_NO_ACTIVE_CHILD;
 3417              		.loc 1 1805 7 is_stmt 1 view .LVU1185
1805:Src/BLDC_controller.c ****         rtDW->is_ACTIVE = IN_NO_ACTIVE_CHILD;
 3418              		.loc 1 1805 10 is_stmt 0 view .LVU1186
 3419 0702 43B1     		cbz	r3, .L233
1806:Src/BLDC_controller.c ****         rtDW->is_c1_BLDC_controller = IN_OPEN;
 3420              		.loc 1 1806 9 is_stmt 1 view .LVU1187
1806:Src/BLDC_controller.c ****         rtDW->is_c1_BLDC_controller = IN_OPEN;
 3421              		.loc 1 1806 25 is_stmt 0 view .LVU1188
 3422 0704 0023     		movs	r3, #0
 3423 0706 84F8A030 		strb	r3, [r4, #160]
1807:Src/BLDC_controller.c ****         rtDW->z_ctrlMod = OPEN_MODE;
 3424              		.loc 1 1807 9 is_stmt 1 view .LVU1189
1807:Src/BLDC_controller.c ****         rtDW->z_ctrlMod = OPEN_MODE;
 3425              		.loc 1 1807 37 is_stmt 0 view .LVU1190
 3426 070a 0222     		movs	r2, #2
 3427 070c 84F89F20 		strb	r2, [r4, #159]
1808:Src/BLDC_controller.c ****       } else {
 3428              		.loc 1 1808 9 is_stmt 1 view .LVU1191
1808:Src/BLDC_controller.c ****       } else {
 3429              		.loc 1 1808 25 is_stmt 0 view .LVU1192
 3430 0710 84F89930 		strb	r3, [r4, #153]
 3431 0714 C0E7     		b	.L231
 3432              	.L233:
1810:Src/BLDC_controller.c ****          case IN_SPEED_MODE:
 3433              		.loc 1 1810 9 is_stmt 1 view .LVU1193
1810:Src/BLDC_controller.c ****          case IN_SPEED_MODE:
 3434              		.loc 1 1810 21 is_stmt 0 view .LVU1194
 3435 0716 94F8A030 		ldrb	r3, [r4, #160]	@ zero_extendqisi2
1810:Src/BLDC_controller.c ****          case IN_SPEED_MODE:
 3436              		.loc 1 1810 9 view .LVU1195
 3437 071a 012B     		cmp	r3, #1
 3438 071c 12D0     		beq	.L234
 3439 071e 022B     		cmp	r3, #2
 3440 0720 27D0     		beq	.L235
1840:Src/BLDC_controller.c ****           if (rtb_LogicalOperator2_p || rtb_LogicalOperator1_j) {
 3441              		.loc 1 1840 11 is_stmt 1 view .LVU1196
1840:Src/BLDC_controller.c ****           if (rtb_LogicalOperator2_p || rtb_LogicalOperator1_j) {
 3442              		.loc 1 1840 27 is_stmt 0 view .LVU1197
 3443 0722 0123     		movs	r3, #1
 3444 0724 84F89930 		strb	r3, [r4, #153]
1841:Src/BLDC_controller.c ****             rtDW->is_ACTIVE = IN_NO_ACTIVE_CHILD;
 3445              		.loc 1 1841 11 is_stmt 1 view .LVU1198
1841:Src/BLDC_controller.c ****             rtDW->is_ACTIVE = IN_NO_ACTIVE_CHILD;
 3446              		.loc 1 1841 14 is_stmt 0 view .LVU1199
 3447 0728 09B9     		cbnz	r1, .L239
1841:Src/BLDC_controller.c ****             rtDW->is_ACTIVE = IN_NO_ACTIVE_CHILD;
 3448              		.loc 1 1841 38 discriminator 1 view .LVU1200
 3449 072a 0028     		cmp	r0, #0
 3450 072c B4D0     		beq	.L231
 3451              	.L239:
1842:Src/BLDC_controller.c ****             if (rtb_LogicalOperator2_p) {
ARM GAS  /var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s 			page 101


 3452              		.loc 1 1842 13 is_stmt 1 view .LVU1201
1842:Src/BLDC_controller.c ****             if (rtb_LogicalOperator2_p) {
 3453              		.loc 1 1842 29 is_stmt 0 view .LVU1202
 3454 072e 0023     		movs	r3, #0
 3455 0730 84F8A030 		strb	r3, [r4, #160]
1843:Src/BLDC_controller.c ****               rtDW->is_ACTIVE = IN_TORQUE_MODE;
 3456              		.loc 1 1843 13 is_stmt 1 view .LVU1203
1843:Src/BLDC_controller.c ****               rtDW->is_ACTIVE = IN_TORQUE_MODE;
 3457              		.loc 1 1843 16 is_stmt 0 view .LVU1204
 3458 0734 A1B3     		cbz	r1, .L240
1844:Src/BLDC_controller.c ****               rtDW->z_ctrlMod = TRQ_MODE;
 3459              		.loc 1 1844 15 is_stmt 1 view .LVU1205
1844:Src/BLDC_controller.c ****               rtDW->z_ctrlMod = TRQ_MODE;
 3460              		.loc 1 1844 31 is_stmt 0 view .LVU1206
 3461 0736 0223     		movs	r3, #2
 3462 0738 84F8A030 		strb	r3, [r4, #160]
1845:Src/BLDC_controller.c ****             } else if (rtb_LogicalOperator1_j) {
 3463              		.loc 1 1845 15 is_stmt 1 view .LVU1207
1845:Src/BLDC_controller.c ****             } else if (rtb_LogicalOperator1_j) {
 3464              		.loc 1 1845 31 is_stmt 0 view .LVU1208
 3465 073c 0323     		movs	r3, #3
 3466 073e 84F89930 		strb	r3, [r4, #153]
 3467 0742 A9E7     		b	.L231
 3468              	.L234:
1812:Src/BLDC_controller.c ****           if (!rtb_LogicalOperator1_j) {
 3469              		.loc 1 1812 11 is_stmt 1 view .LVU1209
1812:Src/BLDC_controller.c ****           if (!rtb_LogicalOperator1_j) {
 3470              		.loc 1 1812 27 is_stmt 0 view .LVU1210
 3471 0744 0223     		movs	r3, #2
 3472 0746 84F89930 		strb	r3, [r4, #153]
1813:Src/BLDC_controller.c ****             rtDW->is_ACTIVE = IN_NO_ACTIVE_CHILD;
 3473              		.loc 1 1813 11 is_stmt 1 view .LVU1211
1813:Src/BLDC_controller.c ****             rtDW->is_ACTIVE = IN_NO_ACTIVE_CHILD;
 3474              		.loc 1 1813 14 is_stmt 0 view .LVU1212
 3475 074a 0028     		cmp	r0, #0
 3476 074c A4D1     		bne	.L231
1814:Src/BLDC_controller.c ****             if (rtb_LogicalOperator2_p) {
 3477              		.loc 1 1814 13 is_stmt 1 view .LVU1213
1814:Src/BLDC_controller.c ****             if (rtb_LogicalOperator2_p) {
 3478              		.loc 1 1814 29 is_stmt 0 view .LVU1214
 3479 074e 0023     		movs	r3, #0
 3480 0750 84F8A030 		strb	r3, [r4, #160]
1815:Src/BLDC_controller.c ****               rtDW->is_ACTIVE = IN_TORQUE_MODE;
 3481              		.loc 1 1815 13 is_stmt 1 view .LVU1215
1815:Src/BLDC_controller.c ****               rtDW->is_ACTIVE = IN_TORQUE_MODE;
 3482              		.loc 1 1815 16 is_stmt 0 view .LVU1216
 3483 0754 31B1     		cbz	r1, .L237
1816:Src/BLDC_controller.c ****               rtDW->z_ctrlMod = TRQ_MODE;
 3484              		.loc 1 1816 15 is_stmt 1 view .LVU1217
1816:Src/BLDC_controller.c ****               rtDW->z_ctrlMod = TRQ_MODE;
 3485              		.loc 1 1816 31 is_stmt 0 view .LVU1218
 3486 0756 0223     		movs	r3, #2
 3487 0758 84F8A030 		strb	r3, [r4, #160]
1817:Src/BLDC_controller.c ****             } else {
 3488              		.loc 1 1817 15 is_stmt 1 view .LVU1219
1817:Src/BLDC_controller.c ****             } else {
 3489              		.loc 1 1817 31 is_stmt 0 view .LVU1220
ARM GAS  /var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s 			page 102


 3490 075c 0323     		movs	r3, #3
 3491 075e 84F89930 		strb	r3, [r4, #153]
 3492 0762 99E7     		b	.L231
 3493              	.L237:
1819:Src/BLDC_controller.c ****               rtDW->z_ctrlMod = VLT_MODE;
 3494              		.loc 1 1819 15 is_stmt 1 view .LVU1221
1819:Src/BLDC_controller.c ****               rtDW->z_ctrlMod = VLT_MODE;
 3495              		.loc 1 1819 31 is_stmt 0 view .LVU1222
 3496 0764 0323     		movs	r3, #3
 3497 0766 84F8A030 		strb	r3, [r4, #160]
1820:Src/BLDC_controller.c ****             }
 3498              		.loc 1 1820 15 is_stmt 1 view .LVU1223
1820:Src/BLDC_controller.c ****             }
 3499              		.loc 1 1820 31 is_stmt 0 view .LVU1224
 3500 076a 0123     		movs	r3, #1
 3501 076c 84F89930 		strb	r3, [r4, #153]
 3502 0770 92E7     		b	.L231
 3503              	.L235:
1826:Src/BLDC_controller.c ****           if (!rtb_LogicalOperator2_p) {
 3504              		.loc 1 1826 11 is_stmt 1 view .LVU1225
1826:Src/BLDC_controller.c ****           if (!rtb_LogicalOperator2_p) {
 3505              		.loc 1 1826 27 is_stmt 0 view .LVU1226
 3506 0772 0323     		movs	r3, #3
 3507 0774 84F89930 		strb	r3, [r4, #153]
1827:Src/BLDC_controller.c ****             rtDW->is_ACTIVE = IN_NO_ACTIVE_CHILD;
 3508              		.loc 1 1827 11 is_stmt 1 view .LVU1227
1827:Src/BLDC_controller.c ****             rtDW->is_ACTIVE = IN_NO_ACTIVE_CHILD;
 3509              		.loc 1 1827 14 is_stmt 0 view .LVU1228
 3510 0778 0029     		cmp	r1, #0
 3511 077a 8DD1     		bne	.L231
1828:Src/BLDC_controller.c ****             if (rtb_LogicalOperator1_j) {
 3512              		.loc 1 1828 13 is_stmt 1 view .LVU1229
1828:Src/BLDC_controller.c ****             if (rtb_LogicalOperator1_j) {
 3513              		.loc 1 1828 29 is_stmt 0 view .LVU1230
 3514 077c 0023     		movs	r3, #0
 3515 077e 84F8A030 		strb	r3, [r4, #160]
1829:Src/BLDC_controller.c ****               rtDW->is_ACTIVE = IN_SPEED_MODE;
 3516              		.loc 1 1829 13 is_stmt 1 view .LVU1231
1829:Src/BLDC_controller.c ****               rtDW->is_ACTIVE = IN_SPEED_MODE;
 3517              		.loc 1 1829 16 is_stmt 0 view .LVU1232
 3518 0782 30B1     		cbz	r0, .L238
1830:Src/BLDC_controller.c ****               rtDW->z_ctrlMod = SPD_MODE;
 3519              		.loc 1 1830 15 is_stmt 1 view .LVU1233
1830:Src/BLDC_controller.c ****               rtDW->z_ctrlMod = SPD_MODE;
 3520              		.loc 1 1830 31 is_stmt 0 view .LVU1234
 3521 0784 0123     		movs	r3, #1
 3522 0786 84F8A030 		strb	r3, [r4, #160]
1831:Src/BLDC_controller.c ****             } else {
 3523              		.loc 1 1831 15 is_stmt 1 view .LVU1235
1831:Src/BLDC_controller.c ****             } else {
 3524              		.loc 1 1831 31 is_stmt 0 view .LVU1236
 3525 078a 0223     		movs	r3, #2
 3526 078c 84F89930 		strb	r3, [r4, #153]
 3527 0790 82E7     		b	.L231
 3528              	.L238:
1833:Src/BLDC_controller.c ****               rtDW->z_ctrlMod = VLT_MODE;
 3529              		.loc 1 1833 15 is_stmt 1 view .LVU1237
ARM GAS  /var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s 			page 103


1833:Src/BLDC_controller.c ****               rtDW->z_ctrlMod = VLT_MODE;
 3530              		.loc 1 1833 31 is_stmt 0 view .LVU1238
 3531 0792 0323     		movs	r3, #3
 3532 0794 84F8A030 		strb	r3, [r4, #160]
1834:Src/BLDC_controller.c ****             }
 3533              		.loc 1 1834 15 is_stmt 1 view .LVU1239
1834:Src/BLDC_controller.c ****             }
 3534              		.loc 1 1834 31 is_stmt 0 view .LVU1240
 3535 0798 0123     		movs	r3, #1
 3536 079a 84F89930 		strb	r3, [r4, #153]
 3537 079e 7BE7     		b	.L231
 3538              	.L240:
1846:Src/BLDC_controller.c ****               rtDW->is_ACTIVE = IN_SPEED_MODE;
 3539              		.loc 1 1846 20 is_stmt 1 view .LVU1241
1846:Src/BLDC_controller.c ****               rtDW->is_ACTIVE = IN_SPEED_MODE;
 3540              		.loc 1 1846 23 is_stmt 0 view .LVU1242
 3541 07a0 30B1     		cbz	r0, .L241
1847:Src/BLDC_controller.c ****               rtDW->z_ctrlMod = SPD_MODE;
 3542              		.loc 1 1847 15 is_stmt 1 view .LVU1243
1847:Src/BLDC_controller.c ****               rtDW->z_ctrlMod = SPD_MODE;
 3543              		.loc 1 1847 31 is_stmt 0 view .LVU1244
 3544 07a2 0123     		movs	r3, #1
 3545 07a4 84F8A030 		strb	r3, [r4, #160]
1848:Src/BLDC_controller.c ****             } else {
 3546              		.loc 1 1848 15 is_stmt 1 view .LVU1245
1848:Src/BLDC_controller.c ****             } else {
 3547              		.loc 1 1848 31 is_stmt 0 view .LVU1246
 3548 07a8 0223     		movs	r3, #2
 3549 07aa 84F89930 		strb	r3, [r4, #153]
 3550 07ae 73E7     		b	.L231
 3551              	.L241:
1850:Src/BLDC_controller.c ****               rtDW->z_ctrlMod = VLT_MODE;
 3552              		.loc 1 1850 15 is_stmt 1 view .LVU1247
1850:Src/BLDC_controller.c ****               rtDW->z_ctrlMod = VLT_MODE;
 3553              		.loc 1 1850 31 is_stmt 0 view .LVU1248
 3554 07b0 0323     		movs	r3, #3
 3555 07b2 84F8A030 		strb	r3, [r4, #160]
1851:Src/BLDC_controller.c ****             }
 3556              		.loc 1 1851 15 is_stmt 1 view .LVU1249
 3557 07b6 6FE7     		b	.L231
 3558              	.L243:
1865:Src/BLDC_controller.c ****           rtDW->is_ACTIVE = IN_SPEED_MODE;
 3559              		.loc 1 1865 16 view .LVU1250
1865:Src/BLDC_controller.c ****           rtDW->is_ACTIVE = IN_SPEED_MODE;
 3560              		.loc 1 1865 19 is_stmt 0 view .LVU1251
 3561 07b8 30B1     		cbz	r0, .L244
1866:Src/BLDC_controller.c ****           rtDW->z_ctrlMod = SPD_MODE;
 3562              		.loc 1 1866 11 is_stmt 1 view .LVU1252
1866:Src/BLDC_controller.c ****           rtDW->z_ctrlMod = SPD_MODE;
 3563              		.loc 1 1866 27 is_stmt 0 view .LVU1253
 3564 07ba 0123     		movs	r3, #1
 3565 07bc 84F8A030 		strb	r3, [r4, #160]
1867:Src/BLDC_controller.c ****         } else {
 3566              		.loc 1 1867 11 is_stmt 1 view .LVU1254
1867:Src/BLDC_controller.c ****         } else {
 3567              		.loc 1 1867 27 is_stmt 0 view .LVU1255
 3568 07c0 0223     		movs	r3, #2
ARM GAS  /var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s 			page 104


 3569 07c2 84F89930 		strb	r3, [r4, #153]
 3570 07c6 67E7     		b	.L231
 3571              	.L244:
1869:Src/BLDC_controller.c ****           rtDW->z_ctrlMod = VLT_MODE;
 3572              		.loc 1 1869 11 is_stmt 1 view .LVU1256
1869:Src/BLDC_controller.c ****           rtDW->z_ctrlMod = VLT_MODE;
 3573              		.loc 1 1869 27 is_stmt 0 view .LVU1257
 3574 07c8 0323     		movs	r3, #3
 3575 07ca 84F8A030 		strb	r3, [r4, #160]
1870:Src/BLDC_controller.c ****         }
 3576              		.loc 1 1870 11 is_stmt 1 view .LVU1258
1870:Src/BLDC_controller.c ****         }
 3577              		.loc 1 1870 27 is_stmt 0 view .LVU1259
 3578 07ce 0123     		movs	r3, #1
 3579 07d0 84F89930 		strb	r3, [r4, #153]
 3580 07d4 60E7     		b	.L231
 3581              	.L451:
1892:Src/BLDC_controller.c ****       tmp[1] = rtP->Vd_max;
 3582              		.loc 1 1892 7 is_stmt 1 view .LVU1260
1892:Src/BLDC_controller.c ****       tmp[1] = rtP->Vd_max;
 3583              		.loc 1 1892 14 is_stmt 0 view .LVU1261
 3584 07d6 0023     		movs	r3, #0
 3585 07d8 ADF84030 		strh	r3, [sp, #64]	@ movhi
1893:Src/BLDC_controller.c ****       tmp[2] = rtP->n_max;
 3586              		.loc 1 1893 7 is_stmt 1 view .LVU1262
1893:Src/BLDC_controller.c ****       tmp[2] = rtP->n_max;
 3587              		.loc 1 1893 19 is_stmt 0 view .LVU1263
 3588 07dc B5F91230 		ldrsh	r3, [r5, #18]
1893:Src/BLDC_controller.c ****       tmp[2] = rtP->n_max;
 3589              		.loc 1 1893 14 view .LVU1264
 3590 07e0 ADF84230 		strh	r3, [sp, #66]	@ movhi
1894:Src/BLDC_controller.c ****       tmp[3] = rtP->i_max;
 3591              		.loc 1 1894 7 is_stmt 1 view .LVU1265
1894:Src/BLDC_controller.c ****       tmp[3] = rtP->i_max;
 3592              		.loc 1 1894 19 is_stmt 0 view .LVU1266
 3593 07e4 B5F9DA30 		ldrsh	r3, [r5, #218]
1894:Src/BLDC_controller.c ****       tmp[3] = rtP->i_max;
 3594              		.loc 1 1894 14 view .LVU1267
 3595 07e8 ADF84430 		strh	r3, [sp, #68]	@ movhi
1895:Src/BLDC_controller.c **** 
 3596              		.loc 1 1895 7 is_stmt 1 view .LVU1268
1895:Src/BLDC_controller.c **** 
 3597              		.loc 1 1895 19 is_stmt 0 view .LVU1269
 3598 07ec B5F9CE30 		ldrsh	r3, [r5, #206]
1895:Src/BLDC_controller.c **** 
 3599              		.loc 1 1895 14 view .LVU1270
 3600 07f0 ADF84630 		strh	r3, [sp, #70]	@ movhi
1900:Src/BLDC_controller.c ****         DataTypeConversion2 = 16000;
 3601              		.loc 1 1900 7 is_stmt 1 view .LVU1271
1900:Src/BLDC_controller.c ****         DataTypeConversion2 = 16000;
 3602              		.loc 1 1900 10 is_stmt 0 view .LVU1272
 3603 07f4 099B     		ldr	r3, [sp, #36]
 3604 07f6 B3F57A5F 		cmp	r3, #16000
 3605 07fa 05DC     		bgt	.L389
1903:Src/BLDC_controller.c ****           DataTypeConversion2 = -16000;
 3606              		.loc 1 1903 9 is_stmt 1 view .LVU1273
1903:Src/BLDC_controller.c ****           DataTypeConversion2 = -16000;
ARM GAS  /var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s 			page 105


 3607              		.loc 1 1903 12 is_stmt 0 view .LVU1274
 3608 07fc 13F57A5F 		cmn	r3, #16000
 3609 0800 05DA     		bge	.L246
1904:Src/BLDC_controller.c ****         }
 3610              		.loc 1 1904 31 view .LVU1275
 3611 0802 5B4B     		ldr	r3, .L473
 3612 0804 0993     		str	r3, [sp, #36]
 3613              	.LVL335:
1904:Src/BLDC_controller.c ****         }
 3614              		.loc 1 1904 31 view .LVU1276
 3615 0806 02E0     		b	.L246
 3616              	.LVL336:
 3617              	.L389:
1901:Src/BLDC_controller.c ****       } else {
 3618              		.loc 1 1901 29 view .LVU1277
 3619 0808 4FF47A53 		mov	r3, #16000
 3620 080c 0993     		str	r3, [sp, #36]
 3621              	.LVL337:
 3622              	.L246:
1916:Src/BLDC_controller.c ****         * DataTypeConversion2) >> 12);
 3623              		.loc 1 1916 7 is_stmt 1 view .LVU1278
1916:Src/BLDC_controller.c ****         * DataTypeConversion2) >> 12);
 3624              		.loc 1 1916 54 is_stmt 0 view .LVU1279
 3625 080e 7378     		ldrb	r3, [r6, #1]	@ zero_extendqisi2
1916:Src/BLDC_controller.c ****         * DataTypeConversion2) >> 12);
 3626              		.loc 1 1916 50 view .LVU1280
 3627 0810 14AA     		add	r2, sp, #80
 3628 0812 02EB4303 		add	r3, r2, r3, lsl #1
 3629 0816 33F9103C 		ldrsh	r3, [r3, #-16]
1916:Src/BLDC_controller.c ****         * DataTypeConversion2) >> 12);
 3630              		.loc 1 1916 70 view .LVU1281
 3631 081a 5B01     		lsls	r3, r3, #5
1916:Src/BLDC_controller.c ****         * DataTypeConversion2) >> 12);
 3632              		.loc 1 1916 76 view .LVU1282
 3633 081c 554A     		ldr	r2, .L473+4
 3634 081e 82FB0312 		smull	r1, r2, r2, r3
 3635              	.LVL338:
1916:Src/BLDC_controller.c ****         * DataTypeConversion2) >> 12);
 3636              		.loc 1 1916 76 view .LVU1283
 3637 0822 DB17     		asrs	r3, r3, #31
 3638 0824 C3EBE203 		rsb	r3, r3, r2, asr #3
1917:Src/BLDC_controller.c **** 
 3639              		.loc 1 1917 9 view .LVU1284
 3640 0828 9BB2     		uxth	r3, r3
 3641 082a 099A     		ldr	r2, [sp, #36]
 3642 082c 02FB03F3 		mul	r3, r2, r3
1916:Src/BLDC_controller.c ****         * DataTypeConversion2) >> 12);
 3643              		.loc 1 1916 22 view .LVU1285
 3644 0830 43F30F33 		sbfx	r3, r3, #12, #16
 3645 0834 0993     		str	r3, [sp, #36]
 3646              	.LVL339:
 3647              	.L247:
1938:Src/BLDC_controller.c **** 
1939:Src/BLDC_controller.c ****       /* End of Outputs for SubSystem: '<S33>/Default_Control_Type' */
1940:Src/BLDC_controller.c ****     } else {
1941:Src/BLDC_controller.c ****       /* Outputs for IfAction SubSystem: '<S33>/Default_Control_Type' incorporates:
1942:Src/BLDC_controller.c ****        *  ActionPort: '<S34>/Action Port'
ARM GAS  /var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s 			page 106


1943:Src/BLDC_controller.c ****        */
1944:Src/BLDC_controller.c ****       rtb_Saturation = DataTypeConversion2;
1945:Src/BLDC_controller.c **** 
1946:Src/BLDC_controller.c ****       /* End of Outputs for SubSystem: '<S33>/Default_Control_Type' */
1947:Src/BLDC_controller.c ****     }
1948:Src/BLDC_controller.c **** 
1949:Src/BLDC_controller.c ****     /* End of If: '<S33>/If1' */
1950:Src/BLDC_controller.c **** 
1951:Src/BLDC_controller.c ****     /* If: '<S33>/If2' incorporates:
1952:Src/BLDC_controller.c ****      *  Inport: '<S35>/r_inpTgtScaRaw'
1953:Src/BLDC_controller.c ****      */
1954:Src/BLDC_controller.c ****     rtb_Sum2_h = rtDW->If2_ActiveSubsystem_f;
 3648              		.loc 1 1954 5 is_stmt 1 view .LVU1286
 3649              		.loc 1 1954 16 is_stmt 0 view .LVU1287
 3650 0836 94F99710 		ldrsb	r1, [r4, #151]
 3651              	.LVL340:
1955:Src/BLDC_controller.c ****     UnitDelay3 = (int8_T)!(rtDW->z_ctrlMod == 0);
 3652              		.loc 1 1955 5 is_stmt 1 view .LVU1288
 3653              		.loc 1 1955 32 is_stmt 0 view .LVU1289
 3654 083a 94F89930 		ldrb	r3, [r4, #153]	@ zero_extendqisi2
 3655              		.loc 1 1955 18 view .LVU1290
 3656 083e 003B     		subs	r3, r3, #0
 3657 0840 18BF     		it	ne
 3658 0842 0123     		movne	r3, #1
 3659              		.loc 1 1955 16 view .LVU1291
 3660 0844 5AB2     		sxtb	r2, r3
 3661              	.LVL341:
1956:Src/BLDC_controller.c ****     rtDW->If2_ActiveSubsystem_f = UnitDelay3;
 3662              		.loc 1 1956 5 is_stmt 1 view .LVU1292
 3663              		.loc 1 1956 33 is_stmt 0 view .LVU1293
 3664 0846 84F89720 		strb	r2, [r4, #151]
1957:Src/BLDC_controller.c ****     switch (UnitDelay3) {
 3665              		.loc 1 1957 5 is_stmt 1 view .LVU1294
 3666 084a 002B     		cmp	r3, #0
 3667 084c 42D0     		beq	.L248
 3668 084e 002B     		cmp	r3, #0
 3669 0850 40F08580 		bne	.L249
 3670              	.LVL342:
 3671              	.L250:
1958:Src/BLDC_controller.c ****      case 0:
1959:Src/BLDC_controller.c ****       if (UnitDelay3 != rtb_Sum2_h) {
1960:Src/BLDC_controller.c ****         /* SystemReset for IfAction SubSystem: '<S33>/Open_Mode' incorporates:
1961:Src/BLDC_controller.c ****          *  ActionPort: '<S37>/Action Port'
1962:Src/BLDC_controller.c ****          */
1963:Src/BLDC_controller.c ****         /* SystemReset for Atomic SubSystem: '<S37>/rising_edge_init' */
1964:Src/BLDC_controller.c ****         /* SystemReset for If: '<S33>/If2' incorporates:
1965:Src/BLDC_controller.c ****          *  UnitDelay: '<S39>/UnitDelay'
1966:Src/BLDC_controller.c ****          *  UnitDelay: '<S40>/UnitDelay'
1967:Src/BLDC_controller.c ****          */
1968:Src/BLDC_controller.c ****         rtDW->UnitDelay_DSTATE_b = true;
1969:Src/BLDC_controller.c **** 
1970:Src/BLDC_controller.c ****         /* End of SystemReset for SubSystem: '<S37>/rising_edge_init' */
1971:Src/BLDC_controller.c **** 
1972:Src/BLDC_controller.c ****         /* SystemReset for Atomic SubSystem: '<S37>/Rate_Limiter' */
1973:Src/BLDC_controller.c ****         rtDW->UnitDelay_DSTATE = 0;
1974:Src/BLDC_controller.c **** 
1975:Src/BLDC_controller.c ****         /* End of SystemReset for SubSystem: '<S37>/Rate_Limiter' */
ARM GAS  /var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s 			page 107


1976:Src/BLDC_controller.c ****         /* End of SystemReset for SubSystem: '<S33>/Open_Mode' */
1977:Src/BLDC_controller.c ****       }
1978:Src/BLDC_controller.c **** 
1979:Src/BLDC_controller.c ****       /* Outputs for IfAction SubSystem: '<S33>/Open_Mode' incorporates:
1980:Src/BLDC_controller.c ****        *  ActionPort: '<S37>/Action Port'
1981:Src/BLDC_controller.c ****        */
1982:Src/BLDC_controller.c ****       /* DataTypeConversion: '<S37>/Data Type Conversion' incorporates:
1983:Src/BLDC_controller.c ****        *  UnitDelay: '<S8>/UnitDelay4'
1984:Src/BLDC_controller.c ****        */
1985:Src/BLDC_controller.c ****       rtb_Gain3 = rtDW->UnitDelay4_DSTATE_eu << 12;
1986:Src/BLDC_controller.c ****       rtb_Sum1_jt = (rtb_Gain3 & 134217728) != 0 ? rtb_Gain3 | -134217728 :
1987:Src/BLDC_controller.c ****         rtb_Gain3 & 134217727;
1988:Src/BLDC_controller.c **** 
1989:Src/BLDC_controller.c ****       /* Outputs for Atomic SubSystem: '<S37>/rising_edge_init' */
1990:Src/BLDC_controller.c ****       /* UnitDelay: '<S39>/UnitDelay' */
1991:Src/BLDC_controller.c ****       rtb_RelationalOperator1_mv = rtDW->UnitDelay_DSTATE_b;
1992:Src/BLDC_controller.c **** 
1993:Src/BLDC_controller.c ****       /* Update for UnitDelay: '<S39>/UnitDelay' incorporates:
1994:Src/BLDC_controller.c ****        *  Constant: '<S39>/Constant'
1995:Src/BLDC_controller.c ****        */
1996:Src/BLDC_controller.c ****       rtDW->UnitDelay_DSTATE_b = false;
1997:Src/BLDC_controller.c **** 
1998:Src/BLDC_controller.c ****       /* End of Outputs for SubSystem: '<S37>/rising_edge_init' */
1999:Src/BLDC_controller.c **** 
2000:Src/BLDC_controller.c ****       /* Outputs for Atomic SubSystem: '<S37>/Rate_Limiter' */
2001:Src/BLDC_controller.c ****       /* Switch: '<S40>/Switch1' incorporates:
2002:Src/BLDC_controller.c ****        *  UnitDelay: '<S40>/UnitDelay'
2003:Src/BLDC_controller.c ****        */
2004:Src/BLDC_controller.c ****       if (rtb_RelationalOperator1_mv) {
2005:Src/BLDC_controller.c ****         rtb_Switch1 = rtb_Sum1_jt;
2006:Src/BLDC_controller.c ****       } else {
2007:Src/BLDC_controller.c ****         rtb_Switch1 = rtDW->UnitDelay_DSTATE;
2008:Src/BLDC_controller.c ****       }
2009:Src/BLDC_controller.c **** 
2010:Src/BLDC_controller.c ****       /* End of Switch: '<S40>/Switch1' */
2011:Src/BLDC_controller.c **** 
2012:Src/BLDC_controller.c ****       /* Sum: '<S38>/Sum1' */
2013:Src/BLDC_controller.c ****       rtb_Gain3 = -rtb_Switch1;
2014:Src/BLDC_controller.c ****       rtb_Sum1 = (rtb_Gain3 & 134217728) != 0 ? rtb_Gain3 | -134217728 :
2015:Src/BLDC_controller.c ****         rtb_Gain3 & 134217727;
2016:Src/BLDC_controller.c **** 
2017:Src/BLDC_controller.c ****       /* Switch: '<S41>/Switch2' incorporates:
2018:Src/BLDC_controller.c ****        *  Constant: '<S37>/dV_openRate'
2019:Src/BLDC_controller.c ****        *  RelationalOperator: '<S41>/LowerRelop1'
2020:Src/BLDC_controller.c ****        */
2021:Src/BLDC_controller.c ****       if (rtb_Sum1 > rtP->dV_openRate) {
2022:Src/BLDC_controller.c ****         rtb_Sum1 = rtP->dV_openRate;
2023:Src/BLDC_controller.c ****       } else {
2024:Src/BLDC_controller.c ****         /* Gain: '<S37>/Gain3' */
2025:Src/BLDC_controller.c ****         rtb_Gain3 = -rtP->dV_openRate;
2026:Src/BLDC_controller.c ****         rtb_Gain3 = (rtb_Gain3 & 134217728) != 0 ? rtb_Gain3 | -134217728 :
2027:Src/BLDC_controller.c ****           rtb_Gain3 & 134217727;
2028:Src/BLDC_controller.c **** 
2029:Src/BLDC_controller.c ****         /* Switch: '<S41>/Switch' incorporates:
2030:Src/BLDC_controller.c ****          *  RelationalOperator: '<S41>/UpperRelop'
2031:Src/BLDC_controller.c ****          */
2032:Src/BLDC_controller.c ****         if (rtb_Sum1 < rtb_Gain3) {
ARM GAS  /var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s 			page 108


2033:Src/BLDC_controller.c ****           rtb_Sum1 = rtb_Gain3;
2034:Src/BLDC_controller.c ****         }
2035:Src/BLDC_controller.c **** 
2036:Src/BLDC_controller.c ****         /* End of Switch: '<S41>/Switch' */
2037:Src/BLDC_controller.c ****       }
2038:Src/BLDC_controller.c **** 
2039:Src/BLDC_controller.c ****       /* End of Switch: '<S41>/Switch2' */
2040:Src/BLDC_controller.c **** 
2041:Src/BLDC_controller.c ****       /* Sum: '<S38>/Sum2' */
2042:Src/BLDC_controller.c ****       rtb_Gain3 = rtb_Sum1 + rtb_Switch1;
2043:Src/BLDC_controller.c ****       rtb_Switch1 = (rtb_Gain3 & 134217728) != 0 ? rtb_Gain3 | -134217728 :
2044:Src/BLDC_controller.c ****         rtb_Gain3 & 134217727;
2045:Src/BLDC_controller.c **** 
2046:Src/BLDC_controller.c ****       /* Switch: '<S40>/Switch2' */
2047:Src/BLDC_controller.c ****       if (rtb_RelationalOperator1_mv) {
2048:Src/BLDC_controller.c ****         /* Update for UnitDelay: '<S40>/UnitDelay' */
2049:Src/BLDC_controller.c ****         rtDW->UnitDelay_DSTATE = rtb_Sum1_jt;
2050:Src/BLDC_controller.c ****       } else {
2051:Src/BLDC_controller.c ****         /* Update for UnitDelay: '<S40>/UnitDelay' */
2052:Src/BLDC_controller.c ****         rtDW->UnitDelay_DSTATE = rtb_Switch1;
2053:Src/BLDC_controller.c ****       }
2054:Src/BLDC_controller.c **** 
2055:Src/BLDC_controller.c ****       /* End of Switch: '<S40>/Switch2' */
2056:Src/BLDC_controller.c ****       /* End of Outputs for SubSystem: '<S37>/Rate_Limiter' */
2057:Src/BLDC_controller.c **** 
2058:Src/BLDC_controller.c ****       /* DataTypeConversion: '<S37>/Data Type Conversion1' */
2059:Src/BLDC_controller.c ****       rtDW->Merge1 = (int16_T)(rtb_Switch1 >> 12);
2060:Src/BLDC_controller.c **** 
2061:Src/BLDC_controller.c ****       /* End of Outputs for SubSystem: '<S33>/Open_Mode' */
2062:Src/BLDC_controller.c ****       break;
2063:Src/BLDC_controller.c **** 
2064:Src/BLDC_controller.c ****      case 1:
2065:Src/BLDC_controller.c ****       /* Outputs for IfAction SubSystem: '<S33>/Default_Mode' incorporates:
2066:Src/BLDC_controller.c ****        *  ActionPort: '<S35>/Action Port'
2067:Src/BLDC_controller.c ****        */
2068:Src/BLDC_controller.c ****       rtDW->Merge1 = rtb_Saturation;
2069:Src/BLDC_controller.c **** 
2070:Src/BLDC_controller.c ****       /* End of Outputs for SubSystem: '<S33>/Default_Mode' */
2071:Src/BLDC_controller.c ****       break;
2072:Src/BLDC_controller.c ****     }
2073:Src/BLDC_controller.c **** 
2074:Src/BLDC_controller.c ****     /* End of If: '<S33>/If2' */
2075:Src/BLDC_controller.c **** 
2076:Src/BLDC_controller.c ****     /* Abs: '<S5>/Abs1' */
2077:Src/BLDC_controller.c ****     if (rtDW->Merge1 < 0) {
 3672              		.loc 1 2077 5 view .LVU1295
 3673              		.loc 1 2077 13 is_stmt 0 view .LVU1296
 3674 0854 B4F97430 		ldrsh	r3, [r4, #116]
 3675              		.loc 1 2077 8 view .LVU1297
 3676 0858 002B     		cmp	r3, #0
 3677 085a C0F28480 		blt	.L453
2078:Src/BLDC_controller.c ****       rtDW->Abs1 = (int16_T)-rtDW->Merge1;
2079:Src/BLDC_controller.c ****     } else {
2080:Src/BLDC_controller.c ****       rtDW->Abs1 = rtDW->Merge1;
 3678              		.loc 1 2080 7 is_stmt 1 view .LVU1298
 3679              		.loc 1 2080 18 is_stmt 0 view .LVU1299
 3680 085e A4F87630 		strh	r3, [r4, #118]	@ movhi
ARM GAS  /var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s 			page 109


 3681              	.LVL343:
 3682              	.L265:
2081:Src/BLDC_controller.c ****     }
2082:Src/BLDC_controller.c **** 
2083:Src/BLDC_controller.c ****     /* End of Abs: '<S5>/Abs1' */
2084:Src/BLDC_controller.c ****     /* End of Outputs for SubSystem: '<S1>/F03_Control_Mode_Manager' */
2085:Src/BLDC_controller.c ****   } else if (rtDW->UnitDelay5_DSTATE_m) {
2086:Src/BLDC_controller.c ****     /* Outputs for Function Call SubSystem: '<S1>/F04_Field_Weakening' */
2087:Src/BLDC_controller.c ****     /* If: '<S6>/If3' incorporates:
2088:Src/BLDC_controller.c ****      *  Constant: '<S6>/b_fieldWeakEna'
2089:Src/BLDC_controller.c ****      */
2090:Src/BLDC_controller.c ****     if (rtP->b_fieldWeakEna) {
2091:Src/BLDC_controller.c ****       /* Outputs for IfAction SubSystem: '<S6>/Field_Weakening_Enabled' incorporates:
2092:Src/BLDC_controller.c ****        *  ActionPort: '<S42>/Action Port'
2093:Src/BLDC_controller.c ****        */
2094:Src/BLDC_controller.c ****       /* Abs: '<S42>/Abs5' */
2095:Src/BLDC_controller.c ****       if (DataTypeConversion2 < 0) {
2096:Src/BLDC_controller.c ****         DataTypeConversion2 = (int16_T)-DataTypeConversion2;
2097:Src/BLDC_controller.c ****       }
2098:Src/BLDC_controller.c **** 
2099:Src/BLDC_controller.c ****       /* End of Abs: '<S42>/Abs5' */
2100:Src/BLDC_controller.c **** 
2101:Src/BLDC_controller.c ****       /* Switch: '<S44>/Switch2' incorporates:
2102:Src/BLDC_controller.c ****        *  Constant: '<S42>/r_fieldWeakHi'
2103:Src/BLDC_controller.c ****        *  Constant: '<S42>/r_fieldWeakLo'
2104:Src/BLDC_controller.c ****        *  RelationalOperator: '<S44>/LowerRelop1'
2105:Src/BLDC_controller.c ****        *  RelationalOperator: '<S44>/UpperRelop'
2106:Src/BLDC_controller.c ****        *  Switch: '<S44>/Switch'
2107:Src/BLDC_controller.c ****        */
2108:Src/BLDC_controller.c ****       if (DataTypeConversion2 > rtP->r_fieldWeakHi) {
2109:Src/BLDC_controller.c ****         DataTypeConversion2 = rtP->r_fieldWeakHi;
2110:Src/BLDC_controller.c ****       } else {
2111:Src/BLDC_controller.c ****         if (DataTypeConversion2 < rtP->r_fieldWeakLo) {
2112:Src/BLDC_controller.c ****           /* Switch: '<S44>/Switch' incorporates:
2113:Src/BLDC_controller.c ****            *  Constant: '<S42>/r_fieldWeakLo'
2114:Src/BLDC_controller.c ****            */
2115:Src/BLDC_controller.c ****           DataTypeConversion2 = rtP->r_fieldWeakLo;
2116:Src/BLDC_controller.c ****         }
2117:Src/BLDC_controller.c ****       }
2118:Src/BLDC_controller.c **** 
2119:Src/BLDC_controller.c ****       /* End of Switch: '<S44>/Switch2' */
2120:Src/BLDC_controller.c **** 
2121:Src/BLDC_controller.c ****       /* Product: '<S42>/Divide14' incorporates:
2122:Src/BLDC_controller.c ****        *  Constant: '<S42>/r_fieldWeakHi'
2123:Src/BLDC_controller.c ****        *  Constant: '<S42>/r_fieldWeakLo'
2124:Src/BLDC_controller.c ****        *  Sum: '<S42>/Sum1'
2125:Src/BLDC_controller.c ****        *  Sum: '<S42>/Sum3'
2126:Src/BLDC_controller.c ****        */
2127:Src/BLDC_controller.c ****       rtb_Divide14_e = (uint16_T)(((int16_T)(DataTypeConversion2 -
2128:Src/BLDC_controller.c ****         rtP->r_fieldWeakLo) << 15) / (int16_T)(rtP->r_fieldWeakHi -
2129:Src/BLDC_controller.c ****         rtP->r_fieldWeakLo));
2130:Src/BLDC_controller.c **** 
2131:Src/BLDC_controller.c ****       /* Switch: '<S43>/Switch2' incorporates:
2132:Src/BLDC_controller.c ****        *  Constant: '<S42>/n_fieldWeakAuthHi'
2133:Src/BLDC_controller.c ****        *  Constant: '<S42>/n_fieldWeakAuthLo'
2134:Src/BLDC_controller.c ****        *  RelationalOperator: '<S43>/LowerRelop1'
2135:Src/BLDC_controller.c ****        *  RelationalOperator: '<S43>/UpperRelop'
ARM GAS  /var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s 			page 110


2136:Src/BLDC_controller.c ****        *  Switch: '<S43>/Switch'
2137:Src/BLDC_controller.c ****        */
2138:Src/BLDC_controller.c ****       if (Abs5 > rtP->n_fieldWeakAuthHi) {
2139:Src/BLDC_controller.c ****         rtb_Saturation = rtP->n_fieldWeakAuthHi;
2140:Src/BLDC_controller.c ****       } else if (Abs5 < rtP->n_fieldWeakAuthLo) {
2141:Src/BLDC_controller.c ****         /* Switch: '<S43>/Switch' incorporates:
2142:Src/BLDC_controller.c ****          *  Constant: '<S42>/n_fieldWeakAuthLo'
2143:Src/BLDC_controller.c ****          */
2144:Src/BLDC_controller.c ****         rtb_Saturation = rtP->n_fieldWeakAuthLo;
2145:Src/BLDC_controller.c ****       } else {
2146:Src/BLDC_controller.c ****         rtb_Saturation = Abs5;
2147:Src/BLDC_controller.c ****       }
2148:Src/BLDC_controller.c **** 
2149:Src/BLDC_controller.c ****       /* End of Switch: '<S43>/Switch2' */
2150:Src/BLDC_controller.c **** 
2151:Src/BLDC_controller.c ****       /* Product: '<S42>/Divide1' incorporates:
2152:Src/BLDC_controller.c ****        *  Constant: '<S42>/n_fieldWeakAuthHi'
2153:Src/BLDC_controller.c ****        *  Constant: '<S42>/n_fieldWeakAuthLo'
2154:Src/BLDC_controller.c ****        *  Sum: '<S42>/Sum2'
2155:Src/BLDC_controller.c ****        *  Sum: '<S42>/Sum4'
2156:Src/BLDC_controller.c ****        */
2157:Src/BLDC_controller.c ****       rtb_Divide1_f = (uint16_T)(((int16_T)(rtb_Saturation -
2158:Src/BLDC_controller.c ****         rtP->n_fieldWeakAuthLo) << 15) / (int16_T)(rtP->n_fieldWeakAuthHi -
2159:Src/BLDC_controller.c ****         rtP->n_fieldWeakAuthLo));
2160:Src/BLDC_controller.c **** 
2161:Src/BLDC_controller.c ****       /* Switch: '<S42>/Switch1' incorporates:
2162:Src/BLDC_controller.c ****        *  MinMax: '<S42>/MinMax1'
2163:Src/BLDC_controller.c ****        *  RelationalOperator: '<S42>/Relational Operator6'
2164:Src/BLDC_controller.c ****        */
2165:Src/BLDC_controller.c ****       if (rtb_Divide14_e < rtb_Divide1_f) {
2166:Src/BLDC_controller.c ****         /* MinMax: '<S42>/MinMax' */
2167:Src/BLDC_controller.c ****         if (!(rtb_Divide14_e > rtb_Divide1_f)) {
2168:Src/BLDC_controller.c ****           rtb_Divide14_e = rtb_Divide1_f;
2169:Src/BLDC_controller.c ****         }
2170:Src/BLDC_controller.c **** 
2171:Src/BLDC_controller.c ****         /* End of MinMax: '<S42>/MinMax' */
2172:Src/BLDC_controller.c ****       } else {
2173:Src/BLDC_controller.c ****         if (rtb_Divide1_f < rtb_Divide14_e) {
2174:Src/BLDC_controller.c ****           /* MinMax: '<S42>/MinMax1' */
2175:Src/BLDC_controller.c ****           rtb_Divide14_e = rtb_Divide1_f;
2176:Src/BLDC_controller.c ****         }
2177:Src/BLDC_controller.c ****       }
2178:Src/BLDC_controller.c **** 
2179:Src/BLDC_controller.c ****       /* End of Switch: '<S42>/Switch1' */
2180:Src/BLDC_controller.c **** 
2181:Src/BLDC_controller.c ****       /* Switch: '<S42>/Switch2' incorporates:
2182:Src/BLDC_controller.c ****        *  Constant: '<S1>/z_ctrlTypSel'
2183:Src/BLDC_controller.c ****        *  Constant: '<S42>/CTRL_COMM2'
2184:Src/BLDC_controller.c ****        *  Constant: '<S42>/a_phaAdvMax'
2185:Src/BLDC_controller.c ****        *  Constant: '<S42>/id_fieldWeakMax'
2186:Src/BLDC_controller.c ****        *  RelationalOperator: '<S42>/Relational Operator1'
2187:Src/BLDC_controller.c ****        */
2188:Src/BLDC_controller.c ****       if (rtP->z_ctrlTypSel == 2) {
2189:Src/BLDC_controller.c ****         rtb_Saturation1 = rtP->id_fieldWeakMax;
2190:Src/BLDC_controller.c ****       } else {
2191:Src/BLDC_controller.c ****         rtb_Saturation1 = rtP->a_phaAdvMax;
2192:Src/BLDC_controller.c ****       }
ARM GAS  /var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s 			page 111


2193:Src/BLDC_controller.c **** 
2194:Src/BLDC_controller.c ****       /* End of Switch: '<S42>/Switch2' */
2195:Src/BLDC_controller.c **** 
2196:Src/BLDC_controller.c ****       /* Product: '<S42>/Divide3' */
2197:Src/BLDC_controller.c ****       rtDW->Divide3 = (int16_T)((rtb_Saturation1 * rtb_Divide14_e) >> 15);
2198:Src/BLDC_controller.c **** 
2199:Src/BLDC_controller.c ****       /* End of Outputs for SubSystem: '<S6>/Field_Weakening_Enabled' */
2200:Src/BLDC_controller.c ****     }
2201:Src/BLDC_controller.c **** 
2202:Src/BLDC_controller.c ****     /* End of If: '<S6>/If3' */
2203:Src/BLDC_controller.c ****     /* End of Outputs for SubSystem: '<S1>/F04_Field_Weakening' */
2204:Src/BLDC_controller.c **** 
2205:Src/BLDC_controller.c ****     /* Outputs for Function Call SubSystem: '<S7>/Motor_Limitations' */
2206:Src/BLDC_controller.c ****     /* If: '<S48>/If1' incorporates:
2207:Src/BLDC_controller.c ****      *  Constant: '<S1>/z_ctrlTypSel'
2208:Src/BLDC_controller.c ****      *  Constant: '<S80>/Vd_max1'
2209:Src/BLDC_controller.c ****      *  Constant: '<S80>/i_max'
2210:Src/BLDC_controller.c ****      */
2211:Src/BLDC_controller.c ****     rtb_Sum2_h = rtDW->If1_ActiveSubsystem_o;
2212:Src/BLDC_controller.c ****     UnitDelay3 = -1;
2213:Src/BLDC_controller.c ****     if (rtP->z_ctrlTypSel == 2) {
2214:Src/BLDC_controller.c ****       UnitDelay3 = 0;
2215:Src/BLDC_controller.c ****     }
2216:Src/BLDC_controller.c **** 
2217:Src/BLDC_controller.c ****     rtDW->If1_ActiveSubsystem_o = UnitDelay3;
2218:Src/BLDC_controller.c ****     if ((rtb_Sum2_h != UnitDelay3) && (rtb_Sum2_h == 0)) {
2219:Src/BLDC_controller.c ****       /* Disable for SwitchCase: '<S80>/Switch Case' */
2220:Src/BLDC_controller.c ****       rtDW->SwitchCase_ActiveSubsystem_d = -1;
2221:Src/BLDC_controller.c ****     }
2222:Src/BLDC_controller.c **** 
2223:Src/BLDC_controller.c ****     if (UnitDelay3 == 0) {
2224:Src/BLDC_controller.c ****       /* Outputs for IfAction SubSystem: '<S48>/Motor_Limitations_Enabled' incorporates:
2225:Src/BLDC_controller.c ****        *  ActionPort: '<S80>/Action Port'
2226:Src/BLDC_controller.c ****        */
2227:Src/BLDC_controller.c ****       rtDW->Vd_max1 = rtP->Vd_max;
2228:Src/BLDC_controller.c **** 
2229:Src/BLDC_controller.c ****       /* Gain: '<S80>/Gain3' incorporates:
2230:Src/BLDC_controller.c ****        *  Constant: '<S80>/Vd_max1'
2231:Src/BLDC_controller.c ****        */
2232:Src/BLDC_controller.c ****       rtDW->Gain3 = (int16_T)-rtDW->Vd_max1;
2233:Src/BLDC_controller.c **** 
2234:Src/BLDC_controller.c ****       /* Interpolation_n-D: '<S80>/Vq_max_M1' incorporates:
2235:Src/BLDC_controller.c ****        *  Abs: '<S80>/Abs5'
2236:Src/BLDC_controller.c ****        *  PreLookup: '<S80>/Vq_max_XA'
2237:Src/BLDC_controller.c ****        *  UnitDelay: '<S7>/UnitDelay4'
2238:Src/BLDC_controller.c ****        */
2239:Src/BLDC_controller.c ****       if (rtDW->Switch1 < 0) {
2240:Src/BLDC_controller.c ****         rtb_Saturation1 = (int16_T)-rtDW->Switch1;
2241:Src/BLDC_controller.c ****       } else {
2242:Src/BLDC_controller.c ****         rtb_Saturation1 = rtDW->Switch1;
2243:Src/BLDC_controller.c ****       }
2244:Src/BLDC_controller.c **** 
2245:Src/BLDC_controller.c ****       rtDW->Vq_max_M1 = rtP->Vq_max_M1[plook_u8s16_evencka(rtb_Saturation1,
2246:Src/BLDC_controller.c ****         rtP->Vq_max_XA[0], (uint16_T)(rtP->Vq_max_XA[1] - rtP->Vq_max_XA[0]),
2247:Src/BLDC_controller.c ****         45U)];
2248:Src/BLDC_controller.c **** 
2249:Src/BLDC_controller.c ****       /* End of Interpolation_n-D: '<S80>/Vq_max_M1' */
ARM GAS  /var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s 			page 112


2250:Src/BLDC_controller.c **** 
2251:Src/BLDC_controller.c ****       /* Gain: '<S80>/Gain5' */
2252:Src/BLDC_controller.c ****       rtDW->Gain5 = (int16_T)-rtDW->Vq_max_M1;
2253:Src/BLDC_controller.c ****       rtDW->i_max = rtP->i_max;
2254:Src/BLDC_controller.c **** 
2255:Src/BLDC_controller.c ****       /* Interpolation_n-D: '<S80>/iq_maxSca_M1' incorporates:
2256:Src/BLDC_controller.c ****        *  Constant: '<S80>/i_max'
2257:Src/BLDC_controller.c ****        *  Product: '<S80>/Divide4'
2258:Src/BLDC_controller.c ****        */
2259:Src/BLDC_controller.c ****       rtb_Gain3 = rtDW->Divide3 << 16;
2260:Src/BLDC_controller.c ****       rtb_Gain3 = (rtb_Gain3 == MIN_int32_T) && (rtDW->i_max == -1) ?
2261:Src/BLDC_controller.c ****         MAX_int32_T : rtb_Gain3 / rtDW->i_max;
2262:Src/BLDC_controller.c ****       if (rtb_Gain3 < 0) {
2263:Src/BLDC_controller.c ****         rtb_Gain3 = 0;
2264:Src/BLDC_controller.c ****       } else {
2265:Src/BLDC_controller.c ****         if (rtb_Gain3 > 65535) {
2266:Src/BLDC_controller.c ****           rtb_Gain3 = 65535;
2267:Src/BLDC_controller.c ****         }
2268:Src/BLDC_controller.c ****       }
2269:Src/BLDC_controller.c **** 
2270:Src/BLDC_controller.c ****       /* Product: '<S80>/Divide1' incorporates:
2271:Src/BLDC_controller.c ****        *  Interpolation_n-D: '<S80>/iq_maxSca_M1'
2272:Src/BLDC_controller.c ****        *  PreLookup: '<S80>/iq_maxSca_XA'
2273:Src/BLDC_controller.c ****        *  Product: '<S80>/Divide4'
2274:Src/BLDC_controller.c ****        */
2275:Src/BLDC_controller.c ****       rtDW->Divide1_n = (int16_T)
2276:Src/BLDC_controller.c ****         ((rtConstP.iq_maxSca_M1_Table[plook_u8u16_evencka((uint16_T)rtb_Gain3,
2277:Src/BLDC_controller.c ****            0U, 1311U, 49U)] * rtDW->i_max) >> 16);
2278:Src/BLDC_controller.c **** 
2279:Src/BLDC_controller.c ****       /* Gain: '<S80>/Gain1' */
2280:Src/BLDC_controller.c ****       rtDW->Gain1 = (int16_T)-rtDW->Divide1_n;
2281:Src/BLDC_controller.c **** 
2282:Src/BLDC_controller.c ****       /* SwitchCase: '<S80>/Switch Case' incorporates:
2283:Src/BLDC_controller.c ****        *  Constant: '<S80>/n_max1'
2284:Src/BLDC_controller.c ****        *  Constant: '<S82>/Constant1'
2285:Src/BLDC_controller.c ****        *  Constant: '<S82>/cf_KbLimProt'
2286:Src/BLDC_controller.c ****        *  Constant: '<S82>/cf_nKiLimProt'
2287:Src/BLDC_controller.c ****        *  Constant: '<S83>/Constant'
2288:Src/BLDC_controller.c ****        *  Constant: '<S83>/Constant1'
2289:Src/BLDC_controller.c ****        *  Constant: '<S83>/cf_KbLimProt'
2290:Src/BLDC_controller.c ****        *  Constant: '<S83>/cf_iqKiLimProt'
2291:Src/BLDC_controller.c ****        *  Constant: '<S83>/cf_nKiLimProt'
2292:Src/BLDC_controller.c ****        *  Sum: '<S82>/Sum1'
2293:Src/BLDC_controller.c ****        *  Sum: '<S83>/Sum1'
2294:Src/BLDC_controller.c ****        *  Sum: '<S83>/Sum2'
2295:Src/BLDC_controller.c ****        */
2296:Src/BLDC_controller.c ****       rtb_Sum2_h = rtDW->SwitchCase_ActiveSubsystem_d;
2297:Src/BLDC_controller.c ****       UnitDelay3 = -1;
2298:Src/BLDC_controller.c ****       switch (rtDW->z_ctrlMod) {
2299:Src/BLDC_controller.c ****        case 1:
2300:Src/BLDC_controller.c ****         UnitDelay3 = 0;
2301:Src/BLDC_controller.c ****         break;
2302:Src/BLDC_controller.c **** 
2303:Src/BLDC_controller.c ****        case 2:
2304:Src/BLDC_controller.c ****         UnitDelay3 = 1;
2305:Src/BLDC_controller.c ****         break;
2306:Src/BLDC_controller.c **** 
ARM GAS  /var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s 			page 113


2307:Src/BLDC_controller.c ****        case 3:
2308:Src/BLDC_controller.c ****         UnitDelay3 = 2;
2309:Src/BLDC_controller.c ****         break;
2310:Src/BLDC_controller.c ****       }
2311:Src/BLDC_controller.c **** 
2312:Src/BLDC_controller.c ****       rtDW->SwitchCase_ActiveSubsystem_d = UnitDelay3;
2313:Src/BLDC_controller.c ****       switch (UnitDelay3) {
2314:Src/BLDC_controller.c ****        case 0:
2315:Src/BLDC_controller.c ****         if (UnitDelay3 != rtb_Sum2_h) {
2316:Src/BLDC_controller.c ****           /* SystemReset for IfAction SubSystem: '<S80>/Voltage_Mode_Protection' incorporates:
2317:Src/BLDC_controller.c ****            *  ActionPort: '<S83>/Action Port'
2318:Src/BLDC_controller.c ****            */
2319:Src/BLDC_controller.c **** 
2320:Src/BLDC_controller.c ****           /* SystemReset for Atomic SubSystem: '<S83>/I_backCalc_fixdt' */
2321:Src/BLDC_controller.c **** 
2322:Src/BLDC_controller.c ****           /* SystemReset for SwitchCase: '<S80>/Switch Case' */
2323:Src/BLDC_controller.c ****           I_backCalc_fixdt_Reset(&rtDW->I_backCalc_fixdt_i, 65536000);
2324:Src/BLDC_controller.c **** 
2325:Src/BLDC_controller.c ****           /* End of SystemReset for SubSystem: '<S83>/I_backCalc_fixdt' */
2326:Src/BLDC_controller.c **** 
2327:Src/BLDC_controller.c ****           /* SystemReset for Atomic SubSystem: '<S83>/I_backCalc_fixdt1' */
2328:Src/BLDC_controller.c ****           I_backCalc_fixdt_Reset(&rtDW->I_backCalc_fixdt1, 65536000);
2329:Src/BLDC_controller.c **** 
2330:Src/BLDC_controller.c ****           /* End of SystemReset for SubSystem: '<S83>/I_backCalc_fixdt1' */
2331:Src/BLDC_controller.c **** 
2332:Src/BLDC_controller.c ****           /* End of SystemReset for SubSystem: '<S80>/Voltage_Mode_Protection' */
2333:Src/BLDC_controller.c ****         }
2334:Src/BLDC_controller.c **** 
2335:Src/BLDC_controller.c ****         /* Outputs for IfAction SubSystem: '<S80>/Voltage_Mode_Protection' incorporates:
2336:Src/BLDC_controller.c ****          *  ActionPort: '<S83>/Action Port'
2337:Src/BLDC_controller.c ****          */
2338:Src/BLDC_controller.c **** 
2339:Src/BLDC_controller.c ****         /* Outputs for Atomic SubSystem: '<S83>/I_backCalc_fixdt' */
2340:Src/BLDC_controller.c ****         I_backCalc_fixdt((int16_T)(rtDW->Divide1_n - rtDW->Abs5_h),
2341:Src/BLDC_controller.c ****                          rtP->cf_iqKiLimProt, rtP->cf_KbLimProt, rtDW->Abs1, 0,
2342:Src/BLDC_controller.c ****                          &rtDW->Switch2_a, &rtDW->I_backCalc_fixdt_i);
2343:Src/BLDC_controller.c **** 
2344:Src/BLDC_controller.c ****         /* End of Outputs for SubSystem: '<S83>/I_backCalc_fixdt' */
2345:Src/BLDC_controller.c **** 
2346:Src/BLDC_controller.c ****         /* Outputs for Atomic SubSystem: '<S83>/I_backCalc_fixdt1' */
2347:Src/BLDC_controller.c ****         I_backCalc_fixdt((int16_T)(rtP->n_max - Abs5), rtP->cf_nKiLimProt,
2348:Src/BLDC_controller.c ****                          rtP->cf_KbLimProt, rtDW->Abs1, 0, &rtDW->Switch2_o,
2349:Src/BLDC_controller.c ****                          &rtDW->I_backCalc_fixdt1);
2350:Src/BLDC_controller.c **** 
2351:Src/BLDC_controller.c ****         /* End of Outputs for SubSystem: '<S83>/I_backCalc_fixdt1' */
2352:Src/BLDC_controller.c **** 
2353:Src/BLDC_controller.c ****         /* End of Outputs for SubSystem: '<S80>/Voltage_Mode_Protection' */
2354:Src/BLDC_controller.c ****         break;
2355:Src/BLDC_controller.c **** 
2356:Src/BLDC_controller.c ****        case 1:
2357:Src/BLDC_controller.c ****         /* Outputs for IfAction SubSystem: '<S80>/Speed_Mode_Protection' incorporates:
2358:Src/BLDC_controller.c ****          *  ActionPort: '<S81>/Action Port'
2359:Src/BLDC_controller.c ****          */
2360:Src/BLDC_controller.c ****         /* Switch: '<S84>/Switch2' incorporates:
2361:Src/BLDC_controller.c ****          *  RelationalOperator: '<S84>/LowerRelop1'
2362:Src/BLDC_controller.c ****          *  RelationalOperator: '<S84>/UpperRelop'
2363:Src/BLDC_controller.c ****          *  Switch: '<S84>/Switch'
ARM GAS  /var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s 			page 114


2364:Src/BLDC_controller.c ****          */
2365:Src/BLDC_controller.c ****         if (rtDW->DataTypeConversion[0] > rtDW->Divide1_n) {
2366:Src/BLDC_controller.c ****           rtb_Saturation1 = rtDW->Divide1_n;
2367:Src/BLDC_controller.c ****         } else if (rtDW->DataTypeConversion[0] < rtDW->Gain1) {
2368:Src/BLDC_controller.c ****           /* Switch: '<S84>/Switch' */
2369:Src/BLDC_controller.c ****           rtb_Saturation1 = rtDW->Gain1;
2370:Src/BLDC_controller.c ****         } else {
2371:Src/BLDC_controller.c ****           rtb_Saturation1 = rtDW->DataTypeConversion[0];
2372:Src/BLDC_controller.c ****         }
2373:Src/BLDC_controller.c **** 
2374:Src/BLDC_controller.c ****         /* End of Switch: '<S84>/Switch2' */
2375:Src/BLDC_controller.c **** 
2376:Src/BLDC_controller.c ****         /* Product: '<S81>/Divide1' incorporates:
2377:Src/BLDC_controller.c ****          *  Constant: '<S81>/cf_iqKiLimProt'
2378:Src/BLDC_controller.c ****          *  Sum: '<S81>/Sum3'
2379:Src/BLDC_controller.c ****          */
2380:Src/BLDC_controller.c ****         rtDW->Divide1 = (int16_T)(rtb_Saturation1 - rtDW->DataTypeConversion[0])
2381:Src/BLDC_controller.c ****           * rtP->cf_iqKiLimProt;
2382:Src/BLDC_controller.c **** 
2383:Src/BLDC_controller.c ****         /* End of Outputs for SubSystem: '<S80>/Speed_Mode_Protection' */
2384:Src/BLDC_controller.c ****         break;
2385:Src/BLDC_controller.c **** 
2386:Src/BLDC_controller.c ****        case 2:
2387:Src/BLDC_controller.c ****         if (UnitDelay3 != rtb_Sum2_h) {
2388:Src/BLDC_controller.c ****           /* SystemReset for IfAction SubSystem: '<S80>/Torque_Mode_Protection' incorporates:
2389:Src/BLDC_controller.c ****            *  ActionPort: '<S82>/Action Port'
2390:Src/BLDC_controller.c ****            */
2391:Src/BLDC_controller.c **** 
2392:Src/BLDC_controller.c ****           /* SystemReset for Atomic SubSystem: '<S82>/I_backCalc_fixdt' */
2393:Src/BLDC_controller.c **** 
2394:Src/BLDC_controller.c ****           /* SystemReset for SwitchCase: '<S80>/Switch Case' */
2395:Src/BLDC_controller.c ****           I_backCalc_fixdt_Reset(&rtDW->I_backCalc_fixdt_j, 58982400);
2396:Src/BLDC_controller.c **** 
2397:Src/BLDC_controller.c ****           /* End of SystemReset for SubSystem: '<S82>/I_backCalc_fixdt' */
2398:Src/BLDC_controller.c **** 
2399:Src/BLDC_controller.c ****           /* End of SystemReset for SubSystem: '<S80>/Torque_Mode_Protection' */
2400:Src/BLDC_controller.c ****         }
2401:Src/BLDC_controller.c **** 
2402:Src/BLDC_controller.c ****         /* Outputs for IfAction SubSystem: '<S80>/Torque_Mode_Protection' incorporates:
2403:Src/BLDC_controller.c ****          *  ActionPort: '<S82>/Action Port'
2404:Src/BLDC_controller.c ****          */
2405:Src/BLDC_controller.c **** 
2406:Src/BLDC_controller.c ****         /* Outputs for Atomic SubSystem: '<S82>/I_backCalc_fixdt' */
2407:Src/BLDC_controller.c ****         I_backCalc_fixdt((int16_T)(rtP->n_max - Abs5), rtP->cf_nKiLimProt,
2408:Src/BLDC_controller.c ****                          rtP->cf_KbLimProt, rtDW->Vq_max_M1, 0, &rtDW->Switch2_i,
2409:Src/BLDC_controller.c ****                          &rtDW->I_backCalc_fixdt_j);
2410:Src/BLDC_controller.c **** 
2411:Src/BLDC_controller.c ****         /* End of Outputs for SubSystem: '<S82>/I_backCalc_fixdt' */
2412:Src/BLDC_controller.c **** 
2413:Src/BLDC_controller.c ****         /* End of Outputs for SubSystem: '<S80>/Torque_Mode_Protection' */
2414:Src/BLDC_controller.c ****         break;
2415:Src/BLDC_controller.c ****       }
2416:Src/BLDC_controller.c **** 
2417:Src/BLDC_controller.c ****       /* End of SwitchCase: '<S80>/Switch Case' */
2418:Src/BLDC_controller.c **** 
2419:Src/BLDC_controller.c ****       /* Gain: '<S80>/Gain4' */
2420:Src/BLDC_controller.c ****       rtDW->Gain4 = (int16_T)-rtDW->i_max;
ARM GAS  /var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s 			page 115


2421:Src/BLDC_controller.c **** 
2422:Src/BLDC_controller.c ****       /* End of Outputs for SubSystem: '<S48>/Motor_Limitations_Enabled' */
2423:Src/BLDC_controller.c ****     }
2424:Src/BLDC_controller.c **** 
2425:Src/BLDC_controller.c ****     /* End of If: '<S48>/If1' */
2426:Src/BLDC_controller.c ****     /* End of Outputs for SubSystem: '<S7>/Motor_Limitations' */
2427:Src/BLDC_controller.c ****   } else {
2428:Src/BLDC_controller.c ****     if (rtDW->UnitDelay6_DSTATE) {
2429:Src/BLDC_controller.c ****       /* Outputs for Function Call SubSystem: '<S7>/FOC' */
2430:Src/BLDC_controller.c ****       /* If: '<S47>/If1' incorporates:
2431:Src/BLDC_controller.c ****        *  Constant: '<S1>/z_ctrlTypSel'
2432:Src/BLDC_controller.c ****        */
2433:Src/BLDC_controller.c ****       rtb_Sum2_h = rtDW->If1_ActiveSubsystem_j;
2434:Src/BLDC_controller.c ****       UnitDelay3 = -1;
2435:Src/BLDC_controller.c ****       if (rtP->z_ctrlTypSel == 2) {
2436:Src/BLDC_controller.c ****         UnitDelay3 = 0;
2437:Src/BLDC_controller.c ****       }
2438:Src/BLDC_controller.c **** 
2439:Src/BLDC_controller.c ****       rtDW->If1_ActiveSubsystem_j = UnitDelay3;
2440:Src/BLDC_controller.c ****       if ((rtb_Sum2_h != UnitDelay3) && (rtb_Sum2_h == 0)) {
2441:Src/BLDC_controller.c ****         /* Disable for SwitchCase: '<S59>/Switch Case' */
2442:Src/BLDC_controller.c ****         rtDW->SwitchCase_ActiveSubsystem = -1;
2443:Src/BLDC_controller.c **** 
2444:Src/BLDC_controller.c ****         /* Disable for If: '<S59>/If1' */
2445:Src/BLDC_controller.c ****         rtDW->If1_ActiveSubsystem_a = -1;
2446:Src/BLDC_controller.c ****       }
2447:Src/BLDC_controller.c **** 
2448:Src/BLDC_controller.c ****       if (UnitDelay3 == 0) {
2449:Src/BLDC_controller.c ****         /* Outputs for IfAction SubSystem: '<S47>/FOC_Enabled' incorporates:
2450:Src/BLDC_controller.c ****          *  ActionPort: '<S59>/Action Port'
2451:Src/BLDC_controller.c ****          */
2452:Src/BLDC_controller.c ****         /* SwitchCase: '<S59>/Switch Case' incorporates:
2453:Src/BLDC_controller.c ****          *  Constant: '<S61>/cf_nKi'
2454:Src/BLDC_controller.c ****          *  Constant: '<S61>/cf_nKp'
2455:Src/BLDC_controller.c ****          *  Inport: '<S60>/r_inpTgtSca'
2456:Src/BLDC_controller.c ****          *  Sum: '<S61>/Sum3'
2457:Src/BLDC_controller.c ****          *  UnitDelay: '<S8>/UnitDelay4'
2458:Src/BLDC_controller.c ****          */
2459:Src/BLDC_controller.c ****         rtb_Sum2_h = rtDW->SwitchCase_ActiveSubsystem;
2460:Src/BLDC_controller.c ****         switch (rtDW->z_ctrlMod) {
2461:Src/BLDC_controller.c ****          case 1:
2462:Src/BLDC_controller.c ****           break;
2463:Src/BLDC_controller.c **** 
2464:Src/BLDC_controller.c ****          case 2:
2465:Src/BLDC_controller.c ****           UnitDelay3 = 1;
2466:Src/BLDC_controller.c ****           break;
2467:Src/BLDC_controller.c **** 
2468:Src/BLDC_controller.c ****          case 3:
2469:Src/BLDC_controller.c ****           UnitDelay3 = 2;
2470:Src/BLDC_controller.c ****           break;
2471:Src/BLDC_controller.c **** 
2472:Src/BLDC_controller.c ****          default:
2473:Src/BLDC_controller.c ****           UnitDelay3 = 3;
2474:Src/BLDC_controller.c ****           break;
2475:Src/BLDC_controller.c ****         }
2476:Src/BLDC_controller.c **** 
2477:Src/BLDC_controller.c ****         rtDW->SwitchCase_ActiveSubsystem = UnitDelay3;
ARM GAS  /var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s 			page 116


2478:Src/BLDC_controller.c ****         switch (UnitDelay3) {
2479:Src/BLDC_controller.c ****          case 0:
2480:Src/BLDC_controller.c ****           /* Outputs for IfAction SubSystem: '<S59>/Voltage_Mode' incorporates:
2481:Src/BLDC_controller.c ****            *  ActionPort: '<S64>/Action Port'
2482:Src/BLDC_controller.c ****            */
2483:Src/BLDC_controller.c ****           /* MinMax: '<S64>/MinMax' */
2484:Src/BLDC_controller.c ****           if (rtDW->Abs1 < rtDW->Switch2_a) {
2485:Src/BLDC_controller.c ****             DataTypeConversion2 = rtDW->Abs1;
2486:Src/BLDC_controller.c ****           } else {
2487:Src/BLDC_controller.c ****             DataTypeConversion2 = rtDW->Switch2_a;
2488:Src/BLDC_controller.c ****           }
2489:Src/BLDC_controller.c **** 
2490:Src/BLDC_controller.c ****           if (!(DataTypeConversion2 < rtDW->Switch2_o)) {
2491:Src/BLDC_controller.c ****             DataTypeConversion2 = rtDW->Switch2_o;
2492:Src/BLDC_controller.c ****           }
2493:Src/BLDC_controller.c **** 
2494:Src/BLDC_controller.c ****           /* End of MinMax: '<S64>/MinMax' */
2495:Src/BLDC_controller.c **** 
2496:Src/BLDC_controller.c ****           /* Signum: '<S64>/SignDeltaU2' */
2497:Src/BLDC_controller.c ****           if (rtDW->Merge1 < 0) {
2498:Src/BLDC_controller.c ****             rtb_Saturation1 = -1;
2499:Src/BLDC_controller.c ****           } else {
2500:Src/BLDC_controller.c ****             rtb_Saturation1 = (int16_T)(rtDW->Merge1 > 0);
2501:Src/BLDC_controller.c ****           }
2502:Src/BLDC_controller.c **** 
2503:Src/BLDC_controller.c ****           /* End of Signum: '<S64>/SignDeltaU2' */
2504:Src/BLDC_controller.c **** 
2505:Src/BLDC_controller.c ****           /* Product: '<S64>/Divide1' */
2506:Src/BLDC_controller.c ****           rtb_Saturation = (int16_T)(DataTypeConversion2 * rtb_Saturation1);
2507:Src/BLDC_controller.c **** 
2508:Src/BLDC_controller.c ****           /* Switch: '<S79>/Switch2' incorporates:
2509:Src/BLDC_controller.c ****            *  RelationalOperator: '<S79>/LowerRelop1'
2510:Src/BLDC_controller.c ****            *  RelationalOperator: '<S79>/UpperRelop'
2511:Src/BLDC_controller.c ****            *  Switch: '<S79>/Switch'
2512:Src/BLDC_controller.c ****            */
2513:Src/BLDC_controller.c ****           if (rtb_Saturation > rtDW->Vq_max_M1) {
2514:Src/BLDC_controller.c ****             /* SignalConversion: '<S64>/Signal Conversion2' */
2515:Src/BLDC_controller.c ****             rtDW->Merge = rtDW->Vq_max_M1;
2516:Src/BLDC_controller.c ****           } else if (rtb_Saturation < rtDW->Gain5) {
2517:Src/BLDC_controller.c ****             /* Switch: '<S79>/Switch' incorporates:
2518:Src/BLDC_controller.c ****              *  SignalConversion: '<S64>/Signal Conversion2'
2519:Src/BLDC_controller.c ****              */
2520:Src/BLDC_controller.c ****             rtDW->Merge = rtDW->Gain5;
2521:Src/BLDC_controller.c ****           } else {
2522:Src/BLDC_controller.c ****             /* SignalConversion: '<S64>/Signal Conversion2' incorporates:
2523:Src/BLDC_controller.c ****              *  Switch: '<S79>/Switch'
2524:Src/BLDC_controller.c ****              */
2525:Src/BLDC_controller.c ****             rtDW->Merge = rtb_Saturation;
2526:Src/BLDC_controller.c ****           }
2527:Src/BLDC_controller.c **** 
2528:Src/BLDC_controller.c ****           /* End of Switch: '<S79>/Switch2' */
2529:Src/BLDC_controller.c ****           /* End of Outputs for SubSystem: '<S59>/Voltage_Mode' */
2530:Src/BLDC_controller.c ****           break;
2531:Src/BLDC_controller.c **** 
2532:Src/BLDC_controller.c ****          case 1:
2533:Src/BLDC_controller.c ****           if (UnitDelay3 != rtb_Sum2_h) {
2534:Src/BLDC_controller.c ****             /* SystemReset for IfAction SubSystem: '<S59>/Speed_Mode' incorporates:
ARM GAS  /var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s 			page 117


2535:Src/BLDC_controller.c ****              *  ActionPort: '<S61>/Action Port'
2536:Src/BLDC_controller.c ****              */
2537:Src/BLDC_controller.c **** 
2538:Src/BLDC_controller.c ****             /* SystemReset for Atomic SubSystem: '<S61>/PI_clamp_fixdt' */
2539:Src/BLDC_controller.c **** 
2540:Src/BLDC_controller.c ****             /* SystemReset for SwitchCase: '<S59>/Switch Case' */
2541:Src/BLDC_controller.c ****             PI_clamp_fixdt_b_Reset(&rtDW->PI_clamp_fixdt_l4);
2542:Src/BLDC_controller.c **** 
2543:Src/BLDC_controller.c ****             /* End of SystemReset for SubSystem: '<S61>/PI_clamp_fixdt' */
2544:Src/BLDC_controller.c **** 
2545:Src/BLDC_controller.c ****             /* End of SystemReset for SubSystem: '<S59>/Speed_Mode' */
2546:Src/BLDC_controller.c ****           }
2547:Src/BLDC_controller.c **** 
2548:Src/BLDC_controller.c ****           /* Outputs for IfAction SubSystem: '<S59>/Speed_Mode' incorporates:
2549:Src/BLDC_controller.c ****            *  ActionPort: '<S61>/Action Port'
2550:Src/BLDC_controller.c ****            */
2551:Src/BLDC_controller.c ****           /* DataTypeConversion: '<S61>/Data Type Conversion2' incorporates:
2552:Src/BLDC_controller.c ****            *  Constant: '<S61>/n_cruiseMotTgt'
2553:Src/BLDC_controller.c ****            */
2554:Src/BLDC_controller.c ****           rtb_Saturation = (int16_T)(rtP->n_cruiseMotTgt << 4);
2555:Src/BLDC_controller.c **** 
2556:Src/BLDC_controller.c ****           /* Switch: '<S61>/Switch4' incorporates:
2557:Src/BLDC_controller.c ****            *  Constant: '<S1>/b_cruiseCtrlEna'
2558:Src/BLDC_controller.c ****            *  Logic: '<S61>/Logical Operator1'
2559:Src/BLDC_controller.c ****            *  RelationalOperator: '<S61>/Relational Operator3'
2560:Src/BLDC_controller.c ****            */
2561:Src/BLDC_controller.c ****           if (rtP->b_cruiseCtrlEna && (rtb_Saturation != 0)) {
2562:Src/BLDC_controller.c ****             /* Switch: '<S61>/Switch3' incorporates:
2563:Src/BLDC_controller.c ****              *  MinMax: '<S61>/MinMax4'
2564:Src/BLDC_controller.c ****              */
2565:Src/BLDC_controller.c ****             if (rtb_Saturation > 0) {
2566:Src/BLDC_controller.c ****               rtb_TmpSignalConversionAtLow_Pa[0] = rtDW->Vq_max_M1;
2567:Src/BLDC_controller.c **** 
2568:Src/BLDC_controller.c ****               /* MinMax: '<S61>/MinMax3' */
2569:Src/BLDC_controller.c ****               if (rtDW->Merge1 > rtDW->Gain5) {
2570:Src/BLDC_controller.c ****                 rtb_TmpSignalConversionAtLow_Pa[1] = rtDW->Merge1;
2571:Src/BLDC_controller.c ****               } else {
2572:Src/BLDC_controller.c ****                 rtb_TmpSignalConversionAtLow_Pa[1] = rtDW->Gain5;
2573:Src/BLDC_controller.c ****               }
2574:Src/BLDC_controller.c **** 
2575:Src/BLDC_controller.c ****               /* End of MinMax: '<S61>/MinMax3' */
2576:Src/BLDC_controller.c ****             } else {
2577:Src/BLDC_controller.c ****               if (rtDW->Vq_max_M1 < rtDW->Merge1) {
2578:Src/BLDC_controller.c ****                 /* MinMax: '<S61>/MinMax4' */
2579:Src/BLDC_controller.c ****                 rtb_TmpSignalConversionAtLow_Pa[0] = rtDW->Vq_max_M1;
2580:Src/BLDC_controller.c ****               } else {
2581:Src/BLDC_controller.c ****                 rtb_TmpSignalConversionAtLow_Pa[0] = rtDW->Merge1;
2582:Src/BLDC_controller.c ****               }
2583:Src/BLDC_controller.c **** 
2584:Src/BLDC_controller.c ****               rtb_TmpSignalConversionAtLow_Pa[1] = rtDW->Gain5;
2585:Src/BLDC_controller.c ****             }
2586:Src/BLDC_controller.c **** 
2587:Src/BLDC_controller.c ****             /* End of Switch: '<S61>/Switch3' */
2588:Src/BLDC_controller.c ****           } else {
2589:Src/BLDC_controller.c ****             rtb_TmpSignalConversionAtLow_Pa[0] = rtDW->Vq_max_M1;
2590:Src/BLDC_controller.c ****             rtb_TmpSignalConversionAtLow_Pa[1] = rtDW->Gain5;
2591:Src/BLDC_controller.c ****           }
ARM GAS  /var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s 			page 118


2592:Src/BLDC_controller.c **** 
2593:Src/BLDC_controller.c ****           /* End of Switch: '<S61>/Switch4' */
2594:Src/BLDC_controller.c **** 
2595:Src/BLDC_controller.c ****           /* Switch: '<S61>/Switch2' incorporates:
2596:Src/BLDC_controller.c ****            *  Constant: '<S1>/b_cruiseCtrlEna'
2597:Src/BLDC_controller.c ****            */
2598:Src/BLDC_controller.c ****           if (!rtP->b_cruiseCtrlEna) {
2599:Src/BLDC_controller.c ****             rtb_Saturation = rtDW->Merge1;
2600:Src/BLDC_controller.c ****           }
2601:Src/BLDC_controller.c **** 
2602:Src/BLDC_controller.c ****           /* End of Switch: '<S61>/Switch2' */
2603:Src/BLDC_controller.c **** 
2604:Src/BLDC_controller.c ****           /* Sum: '<S61>/Sum3' */
2605:Src/BLDC_controller.c ****           rtb_Gain3 = rtb_Saturation - Switch2;
2606:Src/BLDC_controller.c ****           if (rtb_Gain3 > 32767) {
2607:Src/BLDC_controller.c ****             rtb_Gain3 = 32767;
2608:Src/BLDC_controller.c ****           } else {
2609:Src/BLDC_controller.c ****             if (rtb_Gain3 < -32768) {
2610:Src/BLDC_controller.c ****               rtb_Gain3 = -32768;
2611:Src/BLDC_controller.c ****             }
2612:Src/BLDC_controller.c ****           }
2613:Src/BLDC_controller.c **** 
2614:Src/BLDC_controller.c ****           /* Outputs for Atomic SubSystem: '<S61>/PI_clamp_fixdt' */
2615:Src/BLDC_controller.c ****           PI_clamp_fixdt_l((int16_T)rtb_Gain3, rtP->cf_nKp, rtP->cf_nKi,
2616:Src/BLDC_controller.c ****                            rtDW->UnitDelay4_DSTATE_eu,
2617:Src/BLDC_controller.c ****                            rtb_TmpSignalConversionAtLow_Pa[0],
2618:Src/BLDC_controller.c ****                            rtb_TmpSignalConversionAtLow_Pa[1], rtDW->Divide1,
2619:Src/BLDC_controller.c ****                            &rtDW->Merge, &rtDW->PI_clamp_fixdt_l4);
2620:Src/BLDC_controller.c **** 
2621:Src/BLDC_controller.c ****           /* End of Outputs for SubSystem: '<S61>/PI_clamp_fixdt' */
2622:Src/BLDC_controller.c **** 
2623:Src/BLDC_controller.c ****           /* End of Outputs for SubSystem: '<S59>/Speed_Mode' */
2624:Src/BLDC_controller.c ****           break;
2625:Src/BLDC_controller.c **** 
2626:Src/BLDC_controller.c ****          case 2:
2627:Src/BLDC_controller.c ****           if (UnitDelay3 != rtb_Sum2_h) {
2628:Src/BLDC_controller.c ****             /* SystemReset for IfAction SubSystem: '<S59>/Torque_Mode' incorporates:
2629:Src/BLDC_controller.c ****              *  ActionPort: '<S62>/Action Port'
2630:Src/BLDC_controller.c ****              */
2631:Src/BLDC_controller.c **** 
2632:Src/BLDC_controller.c ****             /* SystemReset for Atomic SubSystem: '<S62>/PI_clamp_fixdt' */
2633:Src/BLDC_controller.c **** 
2634:Src/BLDC_controller.c ****             /* SystemReset for SwitchCase: '<S59>/Switch Case' */
2635:Src/BLDC_controller.c ****             PI_clamp_fixdt_g_Reset(&rtDW->PI_clamp_fixdt_kh);
2636:Src/BLDC_controller.c **** 
2637:Src/BLDC_controller.c ****             /* End of SystemReset for SubSystem: '<S62>/PI_clamp_fixdt' */
2638:Src/BLDC_controller.c **** 
2639:Src/BLDC_controller.c ****             /* End of SystemReset for SubSystem: '<S59>/Torque_Mode' */
2640:Src/BLDC_controller.c ****           }
2641:Src/BLDC_controller.c **** 
2642:Src/BLDC_controller.c ****           /* Outputs for IfAction SubSystem: '<S59>/Torque_Mode' incorporates:
2643:Src/BLDC_controller.c ****            *  ActionPort: '<S62>/Action Port'
2644:Src/BLDC_controller.c ****            */
2645:Src/BLDC_controller.c ****           /* Gain: '<S62>/Gain4' */
2646:Src/BLDC_controller.c ****           rtb_Saturation = (int16_T)-rtDW->Switch2_i;
2647:Src/BLDC_controller.c **** 
2648:Src/BLDC_controller.c ****           /* Switch: '<S70>/Switch2' incorporates:
ARM GAS  /var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s 			page 119


2649:Src/BLDC_controller.c ****            *  RelationalOperator: '<S70>/LowerRelop1'
2650:Src/BLDC_controller.c ****            *  RelationalOperator: '<S70>/UpperRelop'
2651:Src/BLDC_controller.c ****            *  Switch: '<S70>/Switch'
2652:Src/BLDC_controller.c ****            */
2653:Src/BLDC_controller.c ****           if (rtDW->Merge1 > rtDW->Divide1_n) {
2654:Src/BLDC_controller.c ****             rtb_Saturation1 = rtDW->Divide1_n;
2655:Src/BLDC_controller.c ****           } else if (rtDW->Merge1 < rtDW->Gain1) {
2656:Src/BLDC_controller.c ****             /* Switch: '<S70>/Switch' */
2657:Src/BLDC_controller.c ****             rtb_Saturation1 = rtDW->Gain1;
2658:Src/BLDC_controller.c ****           } else {
2659:Src/BLDC_controller.c ****             rtb_Saturation1 = rtDW->Merge1;
2660:Src/BLDC_controller.c ****           }
2661:Src/BLDC_controller.c **** 
2662:Src/BLDC_controller.c ****           /* End of Switch: '<S70>/Switch2' */
2663:Src/BLDC_controller.c **** 
2664:Src/BLDC_controller.c ****           /* Sum: '<S62>/Sum2' */
2665:Src/BLDC_controller.c ****           rtb_Gain3 = rtb_Saturation1 - rtDW->DataTypeConversion[0];
2666:Src/BLDC_controller.c ****           if (rtb_Gain3 > 32767) {
2667:Src/BLDC_controller.c ****             rtb_Gain3 = 32767;
2668:Src/BLDC_controller.c ****           } else {
2669:Src/BLDC_controller.c ****             if (rtb_Gain3 < -32768) {
2670:Src/BLDC_controller.c ****               rtb_Gain3 = -32768;
2671:Src/BLDC_controller.c ****             }
2672:Src/BLDC_controller.c ****           }
2673:Src/BLDC_controller.c **** 
2674:Src/BLDC_controller.c ****           /* MinMax: '<S62>/MinMax1' */
2675:Src/BLDC_controller.c ****           if (rtDW->Vq_max_M1 < rtDW->Switch2_i) {
2676:Src/BLDC_controller.c ****             rtb_Saturation1 = rtDW->Vq_max_M1;
2677:Src/BLDC_controller.c ****           } else {
2678:Src/BLDC_controller.c ****             rtb_Saturation1 = rtDW->Switch2_i;
2679:Src/BLDC_controller.c ****           }
2680:Src/BLDC_controller.c **** 
2681:Src/BLDC_controller.c ****           /* End of MinMax: '<S62>/MinMax1' */
2682:Src/BLDC_controller.c **** 
2683:Src/BLDC_controller.c ****           /* MinMax: '<S62>/MinMax2' */
2684:Src/BLDC_controller.c ****           if (!(rtb_Saturation > rtDW->Gain5)) {
2685:Src/BLDC_controller.c ****             rtb_Saturation = rtDW->Gain5;
2686:Src/BLDC_controller.c ****           }
2687:Src/BLDC_controller.c **** 
2688:Src/BLDC_controller.c ****           /* End of MinMax: '<S62>/MinMax2' */
2689:Src/BLDC_controller.c **** 
2690:Src/BLDC_controller.c ****           /* Outputs for Atomic SubSystem: '<S62>/PI_clamp_fixdt' */
2691:Src/BLDC_controller.c **** 
2692:Src/BLDC_controller.c ****           /* SignalConversion: '<S62>/Signal Conversion2' incorporates:
2693:Src/BLDC_controller.c ****            *  Constant: '<S62>/cf_iqKi'
2694:Src/BLDC_controller.c ****            *  Constant: '<S62>/cf_iqKp'
2695:Src/BLDC_controller.c ****            *  Constant: '<S62>/constant2'
2696:Src/BLDC_controller.c ****            *  Sum: '<S62>/Sum2'
2697:Src/BLDC_controller.c ****            *  UnitDelay: '<S8>/UnitDelay4'
2698:Src/BLDC_controller.c ****            */
2699:Src/BLDC_controller.c ****           PI_clamp_fixdt_k((int16_T)rtb_Gain3, rtP->cf_iqKp, rtP->cf_iqKi,
2700:Src/BLDC_controller.c ****                            rtDW->UnitDelay4_DSTATE_eu, rtb_Saturation1,
2701:Src/BLDC_controller.c ****                            rtb_Saturation, 0, &rtDW->Merge,
2702:Src/BLDC_controller.c ****                            &rtDW->PI_clamp_fixdt_kh);
2703:Src/BLDC_controller.c **** 
2704:Src/BLDC_controller.c ****           /* End of Outputs for SubSystem: '<S62>/PI_clamp_fixdt' */
2705:Src/BLDC_controller.c **** 
ARM GAS  /var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s 			page 120


2706:Src/BLDC_controller.c ****           /* End of Outputs for SubSystem: '<S59>/Torque_Mode' */
2707:Src/BLDC_controller.c ****           break;
2708:Src/BLDC_controller.c **** 
2709:Src/BLDC_controller.c ****          case 3:
2710:Src/BLDC_controller.c ****           /* Outputs for IfAction SubSystem: '<S59>/Open_Mode' incorporates:
2711:Src/BLDC_controller.c ****            *  ActionPort: '<S60>/Action Port'
2712:Src/BLDC_controller.c ****            */
2713:Src/BLDC_controller.c ****           rtDW->Merge = rtDW->Merge1;
2714:Src/BLDC_controller.c **** 
2715:Src/BLDC_controller.c ****           /* End of Outputs for SubSystem: '<S59>/Open_Mode' */
2716:Src/BLDC_controller.c ****           break;
2717:Src/BLDC_controller.c ****         }
2718:Src/BLDC_controller.c **** 
2719:Src/BLDC_controller.c ****         /* End of SwitchCase: '<S59>/Switch Case' */
2720:Src/BLDC_controller.c **** 
2721:Src/BLDC_controller.c ****         /* If: '<S59>/If1' incorporates:
2722:Src/BLDC_controller.c ****          *  Constant: '<S63>/cf_idKi1'
2723:Src/BLDC_controller.c ****          *  Constant: '<S63>/cf_idKp1'
2724:Src/BLDC_controller.c ****          *  Constant: '<S63>/constant1'
2725:Src/BLDC_controller.c ****          *  Constant: '<S63>/constant2'
2726:Src/BLDC_controller.c ****          *  Sum: '<S63>/Sum3'
2727:Src/BLDC_controller.c ****          */
2728:Src/BLDC_controller.c ****         rtb_Sum2_h = rtDW->If1_ActiveSubsystem_a;
2729:Src/BLDC_controller.c ****         UnitDelay3 = -1;
2730:Src/BLDC_controller.c ****         if (rtb_LogicalOperator) {
2731:Src/BLDC_controller.c ****           UnitDelay3 = 0;
2732:Src/BLDC_controller.c ****         }
2733:Src/BLDC_controller.c **** 
2734:Src/BLDC_controller.c ****         rtDW->If1_ActiveSubsystem_a = UnitDelay3;
2735:Src/BLDC_controller.c ****         if (UnitDelay3 == 0) {
2736:Src/BLDC_controller.c ****           if (0 != rtb_Sum2_h) {
2737:Src/BLDC_controller.c ****             /* SystemReset for IfAction SubSystem: '<S59>/Vd_Calculation' incorporates:
2738:Src/BLDC_controller.c ****              *  ActionPort: '<S63>/Action Port'
2739:Src/BLDC_controller.c ****              */
2740:Src/BLDC_controller.c **** 
2741:Src/BLDC_controller.c ****             /* SystemReset for Atomic SubSystem: '<S63>/PI_clamp_fixdt' */
2742:Src/BLDC_controller.c **** 
2743:Src/BLDC_controller.c ****             /* SystemReset for If: '<S59>/If1' */
2744:Src/BLDC_controller.c ****             PI_clamp_fixdt_Reset(&rtDW->PI_clamp_fixdt_i);
2745:Src/BLDC_controller.c **** 
2746:Src/BLDC_controller.c ****             /* End of SystemReset for SubSystem: '<S63>/PI_clamp_fixdt' */
2747:Src/BLDC_controller.c **** 
2748:Src/BLDC_controller.c ****             /* End of SystemReset for SubSystem: '<S59>/Vd_Calculation' */
2749:Src/BLDC_controller.c ****           }
2750:Src/BLDC_controller.c **** 
2751:Src/BLDC_controller.c ****           /* Outputs for IfAction SubSystem: '<S59>/Vd_Calculation' incorporates:
2752:Src/BLDC_controller.c ****            *  ActionPort: '<S63>/Action Port'
2753:Src/BLDC_controller.c ****            */
2754:Src/BLDC_controller.c ****           /* Gain: '<S63>/toNegative' */
2755:Src/BLDC_controller.c ****           rtb_Saturation = (int16_T)-rtDW->Divide3;
2756:Src/BLDC_controller.c **** 
2757:Src/BLDC_controller.c ****           /* Switch: '<S75>/Switch2' incorporates:
2758:Src/BLDC_controller.c ****            *  RelationalOperator: '<S75>/LowerRelop1'
2759:Src/BLDC_controller.c ****            *  RelationalOperator: '<S75>/UpperRelop'
2760:Src/BLDC_controller.c ****            *  Switch: '<S75>/Switch'
2761:Src/BLDC_controller.c ****            */
2762:Src/BLDC_controller.c ****           if (rtb_Saturation > rtDW->i_max) {
ARM GAS  /var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s 			page 121


2763:Src/BLDC_controller.c ****             rtb_Saturation = rtDW->i_max;
2764:Src/BLDC_controller.c ****           } else {
2765:Src/BLDC_controller.c ****             if (rtb_Saturation < rtDW->Gain4) {
2766:Src/BLDC_controller.c ****               /* Switch: '<S75>/Switch' */
2767:Src/BLDC_controller.c ****               rtb_Saturation = rtDW->Gain4;
2768:Src/BLDC_controller.c ****             }
2769:Src/BLDC_controller.c ****           }
2770:Src/BLDC_controller.c **** 
2771:Src/BLDC_controller.c ****           /* End of Switch: '<S75>/Switch2' */
2772:Src/BLDC_controller.c **** 
2773:Src/BLDC_controller.c ****           /* Sum: '<S63>/Sum3' */
2774:Src/BLDC_controller.c ****           rtb_Gain3 = rtb_Saturation - rtDW->DataTypeConversion[1];
2775:Src/BLDC_controller.c ****           if (rtb_Gain3 > 32767) {
2776:Src/BLDC_controller.c ****             rtb_Gain3 = 32767;
2777:Src/BLDC_controller.c ****           } else {
2778:Src/BLDC_controller.c ****             if (rtb_Gain3 < -32768) {
2779:Src/BLDC_controller.c ****               rtb_Gain3 = -32768;
2780:Src/BLDC_controller.c ****             }
2781:Src/BLDC_controller.c ****           }
2782:Src/BLDC_controller.c **** 
2783:Src/BLDC_controller.c ****           /* Outputs for Atomic SubSystem: '<S63>/PI_clamp_fixdt' */
2784:Src/BLDC_controller.c ****           PI_clamp_fixdt((int16_T)rtb_Gain3, rtP->cf_idKp, rtP->cf_idKi, 0,
2785:Src/BLDC_controller.c ****                          rtDW->Vd_max1, rtDW->Gain3, 0, &rtDW->Switch1,
2786:Src/BLDC_controller.c ****                          &rtDW->PI_clamp_fixdt_i);
2787:Src/BLDC_controller.c **** 
2788:Src/BLDC_controller.c ****           /* End of Outputs for SubSystem: '<S63>/PI_clamp_fixdt' */
2789:Src/BLDC_controller.c **** 
2790:Src/BLDC_controller.c ****           /* End of Outputs for SubSystem: '<S59>/Vd_Calculation' */
2791:Src/BLDC_controller.c ****         }
2792:Src/BLDC_controller.c **** 
2793:Src/BLDC_controller.c ****         /* End of If: '<S59>/If1' */
2794:Src/BLDC_controller.c ****         /* End of Outputs for SubSystem: '<S47>/FOC_Enabled' */
2795:Src/BLDC_controller.c ****       }
2796:Src/BLDC_controller.c **** 
2797:Src/BLDC_controller.c ****       /* End of If: '<S47>/If1' */
2798:Src/BLDC_controller.c ****       /* End of Outputs for SubSystem: '<S7>/FOC' */
2799:Src/BLDC_controller.c ****     }
2800:Src/BLDC_controller.c ****   }
2801:Src/BLDC_controller.c **** 
2802:Src/BLDC_controller.c ****   /* End of Chart: '<S1>/Task_Scheduler' */
2803:Src/BLDC_controller.c **** 
2804:Src/BLDC_controller.c ****   /* If: '<S7>/If2' incorporates:
2805:Src/BLDC_controller.c ****    *  Constant: '<S1>/z_ctrlTypSel'
2806:Src/BLDC_controller.c ****    *  Constant: '<S8>/CTRL_COMM1'
2807:Src/BLDC_controller.c ****    *  RelationalOperator: '<S8>/Relational Operator6'
2808:Src/BLDC_controller.c ****    *  Switch: '<S8>/Switch2'
2809:Src/BLDC_controller.c ****    */
2810:Src/BLDC_controller.c ****   rtb_Sum2_h = rtDW->If2_ActiveSubsystem;
 3683              		.loc 1 2810 3 is_stmt 1 view .LVU1300
 3684              		.loc 1 2810 14 is_stmt 0 view .LVU1301
 3685 0862 94F99120 		ldrsb	r2, [r4, #145]
 3686              	.LVL344:
2811:Src/BLDC_controller.c ****   UnitDelay3 = -1;
 3687              		.loc 1 2811 3 is_stmt 1 view .LVU1302
2812:Src/BLDC_controller.c ****   if (rtP->z_ctrlTypSel == 2) {
 3688              		.loc 1 2812 3 view .LVU1303
 3689              		.loc 1 2812 10 is_stmt 0 view .LVU1304
ARM GAS  /var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s 			page 122


 3690 0866 95F8F930 		ldrb	r3, [r5, #249]	@ zero_extendqisi2
 3691              		.loc 1 2812 6 view .LVU1305
 3692 086a 022B     		cmp	r3, #2
 3693 086c 00F03F83 		beq	.L454
2813:Src/BLDC_controller.c ****     rtb_Saturation = rtDW->Merge;
2814:Src/BLDC_controller.c ****     UnitDelay3 = 0;
2815:Src/BLDC_controller.c ****   } else {
2816:Src/BLDC_controller.c ****     rtb_Saturation = rtDW->Merge1;
 3694              		.loc 1 2816 5 is_stmt 1 view .LVU1306
 3695              		.loc 1 2816 20 is_stmt 0 view .LVU1307
 3696 0870 B4F97480 		ldrsh	r8, [r4, #116]
 3697              	.LVL345:
2811:Src/BLDC_controller.c ****   if (rtP->z_ctrlTypSel == 2) {
 3698              		.loc 1 2811 14 view .LVU1308
 3699 0874 4FF0FF33 		mov	r3, #-1
 3700              	.LVL346:
 3701              	.L327:
2817:Src/BLDC_controller.c ****   }
2818:Src/BLDC_controller.c **** 
2819:Src/BLDC_controller.c ****   rtDW->If2_ActiveSubsystem = UnitDelay3;
 3702              		.loc 1 2819 3 is_stmt 1 view .LVU1309
 3703              		.loc 1 2819 29 is_stmt 0 view .LVU1310
 3704 0878 84F89130 		strb	r3, [r4, #145]
2820:Src/BLDC_controller.c ****   if ((rtb_Sum2_h != UnitDelay3) && (rtb_Sum2_h == 0)) {
 3705              		.loc 1 2820 3 is_stmt 1 view .LVU1311
 3706              		.loc 1 2820 6 is_stmt 0 view .LVU1312
 3707 087c 9342     		cmp	r3, r2
 3708 087e 06D0     		beq	.L328
 3709              		.loc 1 2820 34 discriminator 1 view .LVU1313
 3710 0880 2AB9     		cbnz	r2, .L328
2821:Src/BLDC_controller.c ****     /* Disable for Outport: '<S46>/V_phaABC_FOC' */
2822:Src/BLDC_controller.c ****     rtDW->Gain4_e[0] = 0;
 3711              		.loc 1 2822 5 is_stmt 1 view .LVU1314
 3712              		.loc 1 2822 22 is_stmt 0 view .LVU1315
 3713 0882 A4F84C20 		strh	r2, [r4, #76]	@ movhi
2823:Src/BLDC_controller.c ****     rtDW->Gain4_e[1] = 0;
 3714              		.loc 1 2823 5 is_stmt 1 view .LVU1316
 3715              		.loc 1 2823 22 is_stmt 0 view .LVU1317
 3716 0886 A4F84E20 		strh	r2, [r4, #78]	@ movhi
2824:Src/BLDC_controller.c ****     rtDW->Gain4_e[2] = 0;
 3717              		.loc 1 2824 5 is_stmt 1 view .LVU1318
 3718              		.loc 1 2824 22 is_stmt 0 view .LVU1319
 3719 088a A4F85020 		strh	r2, [r4, #80]	@ movhi
 3720              	.L328:
2825:Src/BLDC_controller.c ****   }
2826:Src/BLDC_controller.c **** 
2827:Src/BLDC_controller.c ****   if (UnitDelay3 == 0) {
 3721              		.loc 1 2827 3 is_stmt 1 view .LVU1320
 3722              		.loc 1 2827 6 is_stmt 0 view .LVU1321
 3723 088e 002B     		cmp	r3, #0
 3724 0890 40F0C783 		bne	.L329
2828:Src/BLDC_controller.c ****     /* Outputs for IfAction SubSystem: '<S7>/Clarke_Park_Transform_Inverse' incorporates:
2829:Src/BLDC_controller.c ****      *  ActionPort: '<S46>/Action Port'
2830:Src/BLDC_controller.c ****      */
2831:Src/BLDC_controller.c ****     /* Sum: '<S58>/Sum6' incorporates:
2832:Src/BLDC_controller.c ****      *  Product: '<S58>/Divide1'
2833:Src/BLDC_controller.c ****      *  Product: '<S58>/Divide4'
ARM GAS  /var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s 			page 123


2834:Src/BLDC_controller.c ****      */
2835:Src/BLDC_controller.c ****     rtb_Gain3 = (int16_T)((rtDW->Switch1 * rtDW->r_cos_M1) >> 14) - (int16_T)
 3725              		.loc 1 2835 5 is_stmt 1 view .LVU1322
 3726              		.loc 1 2835 32 is_stmt 0 view .LVU1323
 3727 0894 B4F95A30 		ldrsh	r3, [r4, #90]
 3728              	.LVL347:
 3729              		.loc 1 2835 48 view .LVU1324
 3730 0898 B4F97E10 		ldrsh	r1, [r4, #126]
 3731              		.loc 1 2835 42 view .LVU1325
 3732 089c 01FB03F0 		mul	r0, r1, r3
 3733              		.loc 1 2835 17 view .LVU1326
 3734 08a0 40F38F3E 		sbfx	lr, r0, #14, #16
2836:Src/BLDC_controller.c ****       ((rtDW->Merge * rtDW->r_sin_M1) >> 14);
 3735              		.loc 1 2836 13 view .LVU1327
 3736 08a4 B4F958C0 		ldrsh	ip, [r4, #88]
 3737              		.loc 1 2836 27 view .LVU1328
 3738 08a8 B4F97C20 		ldrsh	r2, [r4, #124]
 3739              	.LVL348:
 3740              		.loc 1 2836 21 view .LVU1329
 3741 08ac 02FB0CF0 		mul	r0, r2, ip
2835:Src/BLDC_controller.c ****       ((rtDW->Merge * rtDW->r_sin_M1) >> 14);
 3742              		.loc 1 2835 69 view .LVU1330
 3743 08b0 40F38F30 		sbfx	r0, r0, #14, #16
2835:Src/BLDC_controller.c ****       ((rtDW->Merge * rtDW->r_sin_M1) >> 14);
 3744              		.loc 1 2835 15 view .LVU1331
 3745 08b4 AEEB0000 		sub	r0, lr, r0
 3746              	.LVL349:
2837:Src/BLDC_controller.c ****     if (rtb_Gain3 > 32767) {
 3747              		.loc 1 2837 5 is_stmt 1 view .LVU1332
 3748              		.loc 1 2837 8 is_stmt 0 view .LVU1333
 3749 08b8 B0F5004F 		cmp	r0, #32768
 3750 08bc 80F21B83 		bge	.L409
2838:Src/BLDC_controller.c ****       rtb_Gain3 = 32767;
2839:Src/BLDC_controller.c ****     } else {
2840:Src/BLDC_controller.c ****       if (rtb_Gain3 < -32768) {
 3751              		.loc 1 2840 7 is_stmt 1 view .LVU1334
 3752              		.loc 1 2840 10 is_stmt 0 view .LVU1335
 3753 08c0 10F5004F 		cmn	r0, #32768
 3754 08c4 80F21983 		bge	.L330
2841:Src/BLDC_controller.c ****         rtb_Gain3 = -32768;
 3755              		.loc 1 2841 19 view .LVU1336
 3756 08c8 2B48     		ldr	r0, .L473+8
 3757              	.LVL350:
 3758              		.loc 1 2841 19 view .LVU1337
 3759 08ca 16E3     		b	.L330
 3760              	.LVL351:
 3761              	.L391:
1927:Src/BLDC_controller.c **** 
 3762              		.loc 1 1927 22 view .LVU1338
 3763 08cc 4FF47A53 		mov	r3, #16000
 3764 08d0 0993     		str	r3, [sp, #36]
 3765              	.LVL352:
1927:Src/BLDC_controller.c **** 
 3766              		.loc 1 1927 22 view .LVU1339
 3767 08d2 B0E7     		b	.L247
 3768              	.LVL353:
 3769              	.L248:
ARM GAS  /var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s 			page 124


1959:Src/BLDC_controller.c ****         /* SystemReset for IfAction SubSystem: '<S33>/Open_Mode' incorporates:
 3770              		.loc 1 1959 7 is_stmt 1 view .LVU1340
1959:Src/BLDC_controller.c ****         /* SystemReset for IfAction SubSystem: '<S33>/Open_Mode' incorporates:
 3771              		.loc 1 1959 10 is_stmt 0 view .LVU1341
 3772 08d4 9142     		cmp	r1, r2
 3773 08d6 04D0     		beq	.L251
1968:Src/BLDC_controller.c **** 
 3774              		.loc 1 1968 9 is_stmt 1 view .LVU1342
1968:Src/BLDC_controller.c **** 
 3775              		.loc 1 1968 34 is_stmt 0 view .LVU1343
 3776 08d8 0123     		movs	r3, #1
 3777 08da 84F8A630 		strb	r3, [r4, #166]
1973:Src/BLDC_controller.c **** 
 3778              		.loc 1 1973 9 is_stmt 1 view .LVU1344
1973:Src/BLDC_controller.c **** 
 3779              		.loc 1 1973 32 is_stmt 0 view .LVU1345
 3780 08de 0023     		movs	r3, #0
 3781 08e0 A364     		str	r3, [r4, #72]
 3782              	.L251:
1985:Src/BLDC_controller.c ****       rtb_Sum1_jt = (rtb_Gain3 & 134217728) != 0 ? rtb_Gain3 | -134217728 :
 3783              		.loc 1 1985 7 is_stmt 1 view .LVU1346
1985:Src/BLDC_controller.c ****       rtb_Sum1_jt = (rtb_Gain3 & 134217728) != 0 ? rtb_Gain3 | -134217728 :
 3784              		.loc 1 1985 23 is_stmt 0 view .LVU1347
 3785 08e2 B4F98C30 		ldrsh	r3, [r4, #140]
1985:Src/BLDC_controller.c ****       rtb_Sum1_jt = (rtb_Gain3 & 134217728) != 0 ? rtb_Gain3 | -134217728 :
 3786              		.loc 1 1985 17 view .LVU1348
 3787 08e6 1A03     		lsls	r2, r3, #12
 3788              	.LVL354:
1986:Src/BLDC_controller.c ****         rtb_Gain3 & 134217727;
 3789              		.loc 1 1986 7 is_stmt 1 view .LVU1349
1986:Src/BLDC_controller.c ****         rtb_Gain3 & 134217727;
 3790              		.loc 1 1986 75 is_stmt 0 view .LVU1350
 3791 08e8 002B     		cmp	r3, #0
 3792 08ea 28DA     		bge	.L252
1986:Src/BLDC_controller.c ****         rtb_Gain3 & 134217727;
 3793              		.loc 1 1986 75 discriminator 1 view .LVU1351
 3794 08ec 42F07842 		orr	r2, r2, #-134217728
 3795              	.LVL355:
 3796              	.L253:
1991:Src/BLDC_controller.c **** 
 3797              		.loc 1 1991 7 is_stmt 1 discriminator 4 view .LVU1352
1991:Src/BLDC_controller.c **** 
 3798              		.loc 1 1991 40 is_stmt 0 discriminator 4 view .LVU1353
 3799 08f0 94F8A610 		ldrb	r1, [r4, #166]	@ zero_extendqisi2
 3800              	.LVL356:
1991:Src/BLDC_controller.c **** 
 3801              		.loc 1 1991 34 discriminator 4 view .LVU1354
 3802 08f4 8DF84F10 		strb	r1, [sp, #79]
1996:Src/BLDC_controller.c **** 
 3803              		.loc 1 1996 7 is_stmt 1 discriminator 4 view .LVU1355
1996:Src/BLDC_controller.c **** 
 3804              		.loc 1 1996 32 is_stmt 0 discriminator 4 view .LVU1356
 3805 08f8 0023     		movs	r3, #0
 3806              	.LVL357:
1996:Src/BLDC_controller.c **** 
 3807              		.loc 1 1996 32 discriminator 4 view .LVU1357
 3808 08fa 84F8A630 		strb	r3, [r4, #166]
ARM GAS  /var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s 			page 125


2004:Src/BLDC_controller.c ****         rtb_Switch1 = rtb_Sum1_jt;
 3809              		.loc 1 2004 7 is_stmt 1 discriminator 4 view .LVU1358
2004:Src/BLDC_controller.c ****         rtb_Switch1 = rtb_Sum1_jt;
 3810              		.loc 1 2004 10 is_stmt 0 discriminator 4 view .LVU1359
 3811 08fe 09BB     		cbnz	r1, .L392
2007:Src/BLDC_controller.c ****       }
 3812              		.loc 1 2007 9 is_stmt 1 view .LVU1360
2007:Src/BLDC_controller.c ****       }
 3813              		.loc 1 2007 21 is_stmt 0 view .LVU1361
 3814 0900 A06C     		ldr	r0, [r4, #72]
 3815              	.LVL358:
 3816              	.L254:
2013:Src/BLDC_controller.c ****       rtb_Sum1 = (rtb_Gain3 & 134217728) != 0 ? rtb_Gain3 | -134217728 :
 3817              		.loc 1 2013 7 is_stmt 1 view .LVU1362
2013:Src/BLDC_controller.c ****       rtb_Sum1 = (rtb_Gain3 & 134217728) != 0 ? rtb_Gain3 | -134217728 :
 3818              		.loc 1 2013 17 is_stmt 0 view .LVU1363
 3819 0902 4342     		rsbs	r3, r0, #0
 3820              	.LVL359:
2014:Src/BLDC_controller.c ****         rtb_Gain3 & 134217727;
 3821              		.loc 1 2014 7 is_stmt 1 view .LVU1364
2014:Src/BLDC_controller.c ****         rtb_Gain3 & 134217727;
 3822              		.loc 1 2014 72 is_stmt 0 view .LVU1365
 3823 0904 13F0006F 		tst	r3, #134217728
 3824 0908 1ED0     		beq	.L255
2014:Src/BLDC_controller.c ****         rtb_Gain3 & 134217727;
 3825              		.loc 1 2014 72 discriminator 1 view .LVU1366
 3826 090a 43F0784C 		orr	ip, r3, #-134217728
 3827              	.L256:
 3828              	.LVL360:
2021:Src/BLDC_controller.c ****         rtb_Sum1 = rtP->dV_openRate;
 3829              		.loc 1 2021 7 is_stmt 1 discriminator 4 view .LVU1367
2021:Src/BLDC_controller.c ****         rtb_Sum1 = rtP->dV_openRate;
 3830              		.loc 1 2021 25 is_stmt 0 discriminator 4 view .LVU1368
 3831 090e 2B68     		ldr	r3, [r5]
 3832              	.LVL361:
2021:Src/BLDC_controller.c ****         rtb_Sum1 = rtP->dV_openRate;
 3833              		.loc 1 2021 10 discriminator 4 view .LVU1369
 3834 0910 6345     		cmp	r3, ip
 3835 0912 08DB     		blt	.L257
2025:Src/BLDC_controller.c ****         rtb_Gain3 = (rtb_Gain3 & 134217728) != 0 ? rtb_Gain3 | -134217728 :
 3836              		.loc 1 2025 9 is_stmt 1 view .LVU1370
2025:Src/BLDC_controller.c ****         rtb_Gain3 = (rtb_Gain3 & 134217728) != 0 ? rtb_Gain3 | -134217728 :
 3837              		.loc 1 2025 19 is_stmt 0 view .LVU1371
 3838 0914 5B42     		rsbs	r3, r3, #0
 3839              	.LVL362:
2026:Src/BLDC_controller.c ****           rtb_Gain3 & 134217727;
 3840              		.loc 1 2026 9 is_stmt 1 view .LVU1372
2026:Src/BLDC_controller.c ****           rtb_Gain3 & 134217727;
 3841              		.loc 1 2026 75 is_stmt 0 view .LVU1373
 3842 0916 13F0006F 		tst	r3, #134217728
 3843 091a 18D0     		beq	.L258
2026:Src/BLDC_controller.c ****           rtb_Gain3 & 134217727;
 3844              		.loc 1 2026 75 discriminator 1 view .LVU1374
 3845 091c 43F07843 		orr	r3, r3, #-134217728
 3846              	.LVL363:
 3847              	.L259:
2032:Src/BLDC_controller.c ****           rtb_Sum1 = rtb_Gain3;
ARM GAS  /var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s 			page 126


 3848              		.loc 1 2032 9 is_stmt 1 discriminator 4 view .LVU1375
2032:Src/BLDC_controller.c ****           rtb_Sum1 = rtb_Gain3;
 3849              		.loc 1 2032 12 is_stmt 0 discriminator 4 view .LVU1376
 3850 0920 9C45     		cmp	ip, r3
 3851 0922 00DB     		blt	.L257
2014:Src/BLDC_controller.c ****         rtb_Gain3 & 134217727;
 3852              		.loc 1 2014 16 view .LVU1377
 3853 0924 6346     		mov	r3, ip
 3854              	.LVL364:
 3855              	.L257:
2042:Src/BLDC_controller.c ****       rtb_Switch1 = (rtb_Gain3 & 134217728) != 0 ? rtb_Gain3 | -134217728 :
 3856              		.loc 1 2042 7 is_stmt 1 view .LVU1378
2042:Src/BLDC_controller.c ****       rtb_Switch1 = (rtb_Gain3 & 134217728) != 0 ? rtb_Gain3 | -134217728 :
 3857              		.loc 1 2042 17 is_stmt 0 view .LVU1379
 3858 0926 0344     		add	r3, r3, r0
 3859              	.LVL365:
2043:Src/BLDC_controller.c ****         rtb_Gain3 & 134217727;
 3860              		.loc 1 2043 7 is_stmt 1 view .LVU1380
2043:Src/BLDC_controller.c ****         rtb_Gain3 & 134217727;
 3861              		.loc 1 2043 75 is_stmt 0 view .LVU1381
 3862 0928 13F0006F 		tst	r3, #134217728
 3863 092c 12D0     		beq	.L260
2043:Src/BLDC_controller.c ****         rtb_Gain3 & 134217727;
 3864              		.loc 1 2043 75 discriminator 1 view .LVU1382
 3865 092e 43F07843 		orr	r3, r3, #-134217728
 3866              	.LVL366:
 3867              	.L261:
2047:Src/BLDC_controller.c ****         /* Update for UnitDelay: '<S40>/UnitDelay' */
 3868              		.loc 1 2047 7 is_stmt 1 discriminator 4 view .LVU1383
2047:Src/BLDC_controller.c ****         /* Update for UnitDelay: '<S40>/UnitDelay' */
 3869              		.loc 1 2047 10 is_stmt 0 discriminator 4 view .LVU1384
 3870 0932 91B1     		cbz	r1, .L262
2049:Src/BLDC_controller.c ****       } else {
 3871              		.loc 1 2049 9 is_stmt 1 view .LVU1385
2049:Src/BLDC_controller.c ****       } else {
 3872              		.loc 1 2049 32 is_stmt 0 view .LVU1386
 3873 0934 A264     		str	r2, [r4, #72]
 3874              	.L263:
2059:Src/BLDC_controller.c **** 
 3875              		.loc 1 2059 7 is_stmt 1 view .LVU1387
2059:Src/BLDC_controller.c **** 
 3876              		.loc 1 2059 22 is_stmt 0 view .LVU1388
 3877 0936 1B13     		asrs	r3, r3, #12
 3878              	.LVL367:
2059:Src/BLDC_controller.c **** 
 3879              		.loc 1 2059 20 view .LVU1389
 3880 0938 A4F87430 		strh	r3, [r4, #116]	@ movhi
2062:Src/BLDC_controller.c **** 
 3881              		.loc 1 2062 7 is_stmt 1 view .LVU1390
 3882 093c 8AE7     		b	.L250
 3883              	.LVL368:
 3884              	.L252:
1986:Src/BLDC_controller.c ****         rtb_Gain3 & 134217727;
 3885              		.loc 1 1986 75 is_stmt 0 discriminator 2 view .LVU1391
 3886 093e 22F07842 		bic	r2, r2, #-134217728
 3887              	.LVL369:
1986:Src/BLDC_controller.c ****         rtb_Gain3 & 134217727;
ARM GAS  /var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s 			page 127


 3888              		.loc 1 1986 75 discriminator 2 view .LVU1392
 3889 0942 D5E7     		b	.L253
 3890              	.LVL370:
 3891              	.L392:
2005:Src/BLDC_controller.c ****       } else {
 3892              		.loc 1 2005 21 view .LVU1393
 3893 0944 1046     		mov	r0, r2
 3894              	.LVL371:
2005:Src/BLDC_controller.c ****       } else {
 3895              		.loc 1 2005 21 view .LVU1394
 3896 0946 DCE7     		b	.L254
 3897              	.LVL372:
 3898              	.L255:
2014:Src/BLDC_controller.c ****         rtb_Gain3 & 134217727;
 3899              		.loc 1 2014 72 discriminator 2 view .LVU1395
 3900 0948 23F0784C 		bic	ip, r3, #-134217728
 3901 094c DFE7     		b	.L256
 3902              	.LVL373:
 3903              	.L258:
2026:Src/BLDC_controller.c ****           rtb_Gain3 & 134217727;
 3904              		.loc 1 2026 75 discriminator 2 view .LVU1396
 3905 094e 23F07843 		bic	r3, r3, #-134217728
 3906              	.LVL374:
2026:Src/BLDC_controller.c ****           rtb_Gain3 & 134217727;
 3907              		.loc 1 2026 75 discriminator 2 view .LVU1397
 3908 0952 E5E7     		b	.L259
 3909              	.LVL375:
 3910              	.L260:
2043:Src/BLDC_controller.c ****         rtb_Gain3 & 134217727;
 3911              		.loc 1 2043 75 discriminator 2 view .LVU1398
 3912 0954 23F07843 		bic	r3, r3, #-134217728
 3913              	.LVL376:
2043:Src/BLDC_controller.c ****         rtb_Gain3 & 134217727;
 3914              		.loc 1 2043 75 discriminator 2 view .LVU1399
 3915 0958 EBE7     		b	.L261
 3916              	.LVL377:
 3917              	.L262:
2052:Src/BLDC_controller.c ****       }
 3918              		.loc 1 2052 9 is_stmt 1 view .LVU1400
2052:Src/BLDC_controller.c ****       }
 3919              		.loc 1 2052 32 is_stmt 0 view .LVU1401
 3920 095a A364     		str	r3, [r4, #72]
 3921 095c EBE7     		b	.L263
 3922              	.LVL378:
 3923              	.L249:
2068:Src/BLDC_controller.c **** 
 3924              		.loc 1 2068 7 is_stmt 1 view .LVU1402
2068:Src/BLDC_controller.c **** 
 3925              		.loc 1 2068 20 is_stmt 0 view .LVU1403
 3926 095e 099B     		ldr	r3, [sp, #36]
 3927 0960 A4F87430 		strh	r3, [r4, #116]	@ movhi
2071:Src/BLDC_controller.c ****     }
 3928              		.loc 1 2071 7 is_stmt 1 view .LVU1404
 3929 0964 76E7     		b	.L250
 3930              	.LVL379:
 3931              	.L453:
2078:Src/BLDC_controller.c ****     } else {
ARM GAS  /var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s 			page 128


 3932              		.loc 1 2078 7 view .LVU1405
2078:Src/BLDC_controller.c ****     } else {
 3933              		.loc 1 2078 34 is_stmt 0 view .LVU1406
 3934 0966 9BB2     		uxth	r3, r3
2078:Src/BLDC_controller.c ****     } else {
 3935              		.loc 1 2078 20 view .LVU1407
 3936 0968 5B42     		rsbs	r3, r3, #0
2078:Src/BLDC_controller.c ****     } else {
 3937              		.loc 1 2078 18 view .LVU1408
 3938 096a A4F87630 		strh	r3, [r4, #118]	@ movhi
 3939 096e 78E7     		b	.L265
 3940              	.L474:
 3941              		.align	2
 3942              	.L473:
 3943 0970 80C1FFFF 		.word	-16000
 3944 0974 D34D6210 		.word	274877907
 3945 0978 0080FFFF 		.word	-32768
 3946              	.LVL380:
 3947              	.L218:
2085:Src/BLDC_controller.c ****     /* Outputs for Function Call SubSystem: '<S1>/F04_Field_Weakening' */
 3948              		.loc 1 2085 10 is_stmt 1 view .LVU1409
2085:Src/BLDC_controller.c ****     /* Outputs for Function Call SubSystem: '<S1>/F04_Field_Weakening' */
 3949              		.loc 1 2085 18 is_stmt 0 view .LVU1410
 3950 097c 94F8A430 		ldrb	r3, [r4, #164]	@ zero_extendqisi2
2085:Src/BLDC_controller.c ****     /* Outputs for Function Call SubSystem: '<S1>/F04_Field_Weakening' */
 3951              		.loc 1 2085 13 view .LVU1411
 3952 0980 002B     		cmp	r3, #0
 3953 0982 00F04D81 		beq	.L266
2090:Src/BLDC_controller.c ****       /* Outputs for IfAction SubSystem: '<S6>/Field_Weakening_Enabled' incorporates:
 3954              		.loc 1 2090 5 is_stmt 1 view .LVU1412
2090:Src/BLDC_controller.c ****       /* Outputs for IfAction SubSystem: '<S6>/Field_Weakening_Enabled' incorporates:
 3955              		.loc 1 2090 12 is_stmt 0 view .LVU1413
 3956 0986 95F8FE30 		ldrb	r3, [r5, #254]	@ zero_extendqisi2
2090:Src/BLDC_controller.c ****       /* Outputs for IfAction SubSystem: '<S6>/Field_Weakening_Enabled' incorporates:
 3957              		.loc 1 2090 8 view .LVU1414
 3958 098a 002B     		cmp	r3, #0
 3959 098c 45D0     		beq	.L267
2095:Src/BLDC_controller.c ****         DataTypeConversion2 = (int16_T)-DataTypeConversion2;
 3960              		.loc 1 2095 7 is_stmt 1 view .LVU1415
2095:Src/BLDC_controller.c ****         DataTypeConversion2 = (int16_T)-DataTypeConversion2;
 3961              		.loc 1 2095 10 is_stmt 0 view .LVU1416
 3962 098e 099B     		ldr	r3, [sp, #36]
 3963 0990 002B     		cmp	r3, #0
 3964 0992 0ADB     		blt	.L455
 3965              	.L268:
2108:Src/BLDC_controller.c ****         DataTypeConversion2 = rtP->r_fieldWeakHi;
 3966              		.loc 1 2108 7 is_stmt 1 view .LVU1417
2108:Src/BLDC_controller.c ****         DataTypeConversion2 = rtP->r_fieldWeakHi;
 3967              		.loc 1 2108 36 is_stmt 0 view .LVU1418
 3968 0994 B5F9E020 		ldrsh	r2, [r5, #224]
2108:Src/BLDC_controller.c ****         DataTypeConversion2 = rtP->r_fieldWeakHi;
 3969              		.loc 1 2108 10 view .LVU1419
 3970 0998 0999     		ldr	r1, [sp, #36]
 3971 099a 8A42     		cmp	r2, r1
 3972 099c 0ADB     		blt	.L393
2111:Src/BLDC_controller.c ****           /* Switch: '<S44>/Switch' incorporates:
 3973              		.loc 1 2111 9 is_stmt 1 view .LVU1420
ARM GAS  /var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s 			page 129


2111:Src/BLDC_controller.c ****           /* Switch: '<S44>/Switch' incorporates:
 3974              		.loc 1 2111 38 is_stmt 0 view .LVU1421
 3975 099e B5F9E230 		ldrsh	r3, [r5, #226]
2111:Src/BLDC_controller.c ****           /* Switch: '<S44>/Switch' incorporates:
 3976              		.loc 1 2111 12 view .LVU1422
 3977 09a2 8B42     		cmp	r3, r1
 3978 09a4 07DC     		bgt	.L269
 3979 09a6 0B46     		mov	r3, r1
 3980 09a8 05E0     		b	.L269
 3981              	.L455:
2096:Src/BLDC_controller.c ****       }
 3982              		.loc 1 2096 9 is_stmt 1 view .LVU1423
2096:Src/BLDC_controller.c ****       }
 3983              		.loc 1 2096 31 is_stmt 0 view .LVU1424
 3984 09aa 0F9B     		ldr	r3, [sp, #60]
 3985 09ac 5B42     		rsbs	r3, r3, #0
2096:Src/BLDC_controller.c ****       }
 3986              		.loc 1 2096 29 view .LVU1425
 3987 09ae 1BB2     		sxth	r3, r3
 3988 09b0 0993     		str	r3, [sp, #36]
 3989              	.LVL381:
2096:Src/BLDC_controller.c ****       }
 3990              		.loc 1 2096 29 view .LVU1426
 3991 09b2 EFE7     		b	.L268
 3992              	.L393:
2109:Src/BLDC_controller.c ****       } else {
 3993              		.loc 1 2109 29 view .LVU1427
 3994 09b4 1346     		mov	r3, r2
 3995              	.L269:
 3996              	.LVL382:
2127:Src/BLDC_controller.c ****         rtP->r_fieldWeakLo) << 15) / (int16_T)(rtP->r_fieldWeakHi -
 3997              		.loc 1 2127 7 is_stmt 1 view .LVU1428
2128:Src/BLDC_controller.c ****         rtP->r_fieldWeakLo));
 3998              		.loc 1 2128 12 is_stmt 0 view .LVU1429
 3999 09b6 B5F8E210 		ldrh	r1, [r5, #226]
2127:Src/BLDC_controller.c ****         rtP->r_fieldWeakLo) << 15) / (int16_T)(rtP->r_fieldWeakHi -
 4000              		.loc 1 2127 66 view .LVU1430
 4001 09ba 5B1A     		subs	r3, r3, r1
 4002              	.LVL383:
2127:Src/BLDC_controller.c ****         rtP->r_fieldWeakLo) << 15) / (int16_T)(rtP->r_fieldWeakHi -
 4003              		.loc 1 2127 36 view .LVU1431
 4004 09bc 1BB2     		sxth	r3, r3
2128:Src/BLDC_controller.c ****         rtP->r_fieldWeakLo));
 4005              		.loc 1 2128 29 view .LVU1432
 4006 09be DB03     		lsls	r3, r3, #15
2128:Src/BLDC_controller.c ****         rtP->r_fieldWeakLo));
 4007              		.loc 1 2128 51 view .LVU1433
 4008 09c0 92B2     		uxth	r2, r2
2128:Src/BLDC_controller.c ****         rtP->r_fieldWeakLo));
 4009              		.loc 1 2128 67 view .LVU1434
 4010 09c2 521A     		subs	r2, r2, r1
2128:Src/BLDC_controller.c ****         rtP->r_fieldWeakLo));
 4011              		.loc 1 2128 38 view .LVU1435
 4012 09c4 12B2     		sxth	r2, r2
2128:Src/BLDC_controller.c ****         rtP->r_fieldWeakLo));
 4013              		.loc 1 2128 36 view .LVU1436
 4014 09c6 93FBF2F3 		sdiv	r3, r3, r2
ARM GAS  /var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s 			page 130


2127:Src/BLDC_controller.c ****         rtP->r_fieldWeakLo) << 15) / (int16_T)(rtP->r_fieldWeakHi -
 4015              		.loc 1 2127 22 view .LVU1437
 4016 09ca 9BB2     		uxth	r3, r3
 4017              	.LVL384:
2138:Src/BLDC_controller.c ****         rtb_Saturation = rtP->n_fieldWeakAuthHi;
 4018              		.loc 1 2138 7 is_stmt 1 view .LVU1438
2138:Src/BLDC_controller.c ****         rtb_Saturation = rtP->n_fieldWeakAuthHi;
 4019              		.loc 1 2138 21 is_stmt 0 view .LVU1439
 4020 09cc B5F9D620 		ldrsh	r2, [r5, #214]
2138:Src/BLDC_controller.c ****         rtb_Saturation = rtP->n_fieldWeakAuthHi;
 4021              		.loc 1 2138 10 view .LVU1440
 4022 09d0 0798     		ldr	r0, [sp, #28]
 4023 09d2 8242     		cmp	r2, r0
 4024 09d4 05DB     		blt	.L394
2140:Src/BLDC_controller.c ****         /* Switch: '<S43>/Switch' incorporates:
 4025              		.loc 1 2140 14 is_stmt 1 view .LVU1441
2140:Src/BLDC_controller.c ****         /* Switch: '<S43>/Switch' incorporates:
 4026              		.loc 1 2140 28 is_stmt 0 view .LVU1442
 4027 09d6 B5F9D810 		ldrsh	r1, [r5, #216]
2140:Src/BLDC_controller.c ****         /* Switch: '<S43>/Switch' incorporates:
 4028              		.loc 1 2140 17 view .LVU1443
 4029 09da 8142     		cmp	r1, r0
 4030 09dc 02DC     		bgt	.L270
2146:Src/BLDC_controller.c ****       }
 4031              		.loc 1 2146 24 view .LVU1444
 4032 09de 0146     		mov	r1, r0
 4033 09e0 00E0     		b	.L270
 4034              	.L394:
2139:Src/BLDC_controller.c ****       } else if (Abs5 < rtP->n_fieldWeakAuthLo) {
 4035              		.loc 1 2139 24 view .LVU1445
 4036 09e2 1146     		mov	r1, r2
 4037              	.L270:
 4038              	.LVL385:
2157:Src/BLDC_controller.c ****         rtP->n_fieldWeakAuthLo) << 15) / (int16_T)(rtP->n_fieldWeakAuthHi -
 4039              		.loc 1 2157 7 is_stmt 1 view .LVU1446
2158:Src/BLDC_controller.c ****         rtP->n_fieldWeakAuthLo));
 4040              		.loc 1 2158 12 is_stmt 0 view .LVU1447
 4041 09e4 B5F8D800 		ldrh	r0, [r5, #216]
2157:Src/BLDC_controller.c ****         rtP->n_fieldWeakAuthLo) << 15) / (int16_T)(rtP->n_fieldWeakAuthHi -
 4042              		.loc 1 2157 60 view .LVU1448
 4043 09e8 091A     		subs	r1, r1, r0
 4044              	.LVL386:
2157:Src/BLDC_controller.c ****         rtP->n_fieldWeakAuthLo) << 15) / (int16_T)(rtP->n_fieldWeakAuthHi -
 4045              		.loc 1 2157 35 view .LVU1449
 4046 09ea 09B2     		sxth	r1, r1
2158:Src/BLDC_controller.c ****         rtP->n_fieldWeakAuthLo));
 4047              		.loc 1 2158 33 view .LVU1450
 4048 09ec C903     		lsls	r1, r1, #15
2158:Src/BLDC_controller.c ****         rtP->n_fieldWeakAuthLo));
 4049              		.loc 1 2158 55 view .LVU1451
 4050 09ee 92B2     		uxth	r2, r2
2158:Src/BLDC_controller.c ****         rtP->n_fieldWeakAuthLo));
 4051              		.loc 1 2158 75 view .LVU1452
 4052 09f0 121A     		subs	r2, r2, r0
2158:Src/BLDC_controller.c ****         rtP->n_fieldWeakAuthLo));
 4053              		.loc 1 2158 42 view .LVU1453
 4054 09f2 12B2     		sxth	r2, r2
ARM GAS  /var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s 			page 131


2158:Src/BLDC_controller.c ****         rtP->n_fieldWeakAuthLo));
 4055              		.loc 1 2158 40 view .LVU1454
 4056 09f4 91FBF2F2 		sdiv	r2, r1, r2
2157:Src/BLDC_controller.c ****         rtP->n_fieldWeakAuthLo) << 15) / (int16_T)(rtP->n_fieldWeakAuthHi -
 4057              		.loc 1 2157 21 view .LVU1455
 4058 09f8 92B2     		uxth	r2, r2
 4059              	.LVL387:
2165:Src/BLDC_controller.c ****         /* MinMax: '<S42>/MinMax' */
 4060              		.loc 1 2165 7 is_stmt 1 view .LVU1456
2165:Src/BLDC_controller.c ****         /* MinMax: '<S42>/MinMax' */
 4061              		.loc 1 2165 10 is_stmt 0 view .LVU1457
 4062 09fa 9342     		cmp	r3, r2
 4063 09fc 01D3     		bcc	.L271
2173:Src/BLDC_controller.c ****           /* MinMax: '<S42>/MinMax1' */
 4064              		.loc 1 2173 9 is_stmt 1 view .LVU1458
2173:Src/BLDC_controller.c ****           /* MinMax: '<S42>/MinMax1' */
 4065              		.loc 1 2173 12 is_stmt 0 view .LVU1459
 4066 09fe 00D8     		bhi	.L271
2127:Src/BLDC_controller.c ****         rtP->r_fieldWeakLo) << 15) / (int16_T)(rtP->r_fieldWeakHi -
 4067              		.loc 1 2127 22 view .LVU1460
 4068 0a00 1A46     		mov	r2, r3
 4069              	.LVL388:
 4070              	.L271:
2188:Src/BLDC_controller.c ****         rtb_Saturation1 = rtP->id_fieldWeakMax;
 4071              		.loc 1 2188 7 is_stmt 1 view .LVU1461
2188:Src/BLDC_controller.c ****         rtb_Saturation1 = rtP->id_fieldWeakMax;
 4072              		.loc 1 2188 14 is_stmt 0 view .LVU1462
 4073 0a02 95F8F930 		ldrb	r3, [r5, #249]	@ zero_extendqisi2
2188:Src/BLDC_controller.c ****         rtb_Saturation1 = rtP->id_fieldWeakMax;
 4074              		.loc 1 2188 10 view .LVU1463
 4075 0a06 022B     		cmp	r3, #2
 4076 0a08 4FD0     		beq	.L456
2191:Src/BLDC_controller.c ****       }
 4077              		.loc 1 2191 9 is_stmt 1 view .LVU1464
2191:Src/BLDC_controller.c ****       }
 4078              		.loc 1 2191 25 is_stmt 0 view .LVU1465
 4079 0a0a B5F9CC30 		ldrsh	r3, [r5, #204]
 4080              	.LVL389:
 4081              	.L273:
2197:Src/BLDC_controller.c **** 
 4082              		.loc 1 2197 7 is_stmt 1 view .LVU1466
2197:Src/BLDC_controller.c **** 
 4083              		.loc 1 2197 50 is_stmt 0 view .LVU1467
 4084 0a0e 03FB02F2 		mul	r2, r3, r2
 4085              	.LVL390:
2197:Src/BLDC_controller.c **** 
 4086              		.loc 1 2197 23 view .LVU1468
 4087 0a12 42F3CF32 		sbfx	r2, r2, #15, #16
2197:Src/BLDC_controller.c **** 
 4088              		.loc 1 2197 21 view .LVU1469
 4089 0a16 A4F87220 		strh	r2, [r4, #114]	@ movhi
 4090              	.LVL391:
 4091              	.L267:
2211:Src/BLDC_controller.c ****     UnitDelay3 = -1;
 4092              		.loc 1 2211 5 is_stmt 1 view .LVU1470
2211:Src/BLDC_controller.c ****     UnitDelay3 = -1;
 4093              		.loc 1 2211 16 is_stmt 0 view .LVU1471
ARM GAS  /var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s 			page 132


 4094 0a1a 94F99520 		ldrsb	r2, [r4, #149]
 4095              	.LVL392:
2212:Src/BLDC_controller.c ****     if (rtP->z_ctrlTypSel == 2) {
 4096              		.loc 1 2212 5 is_stmt 1 view .LVU1472
2213:Src/BLDC_controller.c ****       UnitDelay3 = 0;
 4097              		.loc 1 2213 5 view .LVU1473
2213:Src/BLDC_controller.c ****       UnitDelay3 = 0;
 4098              		.loc 1 2213 12 is_stmt 0 view .LVU1474
 4099 0a1e 95F8F930 		ldrb	r3, [r5, #249]	@ zero_extendqisi2
2213:Src/BLDC_controller.c ****       UnitDelay3 = 0;
 4100              		.loc 1 2213 8 view .LVU1475
 4101 0a22 022B     		cmp	r3, #2
 4102 0a24 44D0     		beq	.L395
2212:Src/BLDC_controller.c ****     if (rtP->z_ctrlTypSel == 2) {
 4103              		.loc 1 2212 16 view .LVU1476
 4104 0a26 4FF0FF33 		mov	r3, #-1
 4105              	.L274:
 4106              	.LVL393:
2217:Src/BLDC_controller.c ****     if ((rtb_Sum2_h != UnitDelay3) && (rtb_Sum2_h == 0)) {
 4107              		.loc 1 2217 5 is_stmt 1 view .LVU1477
2217:Src/BLDC_controller.c ****     if ((rtb_Sum2_h != UnitDelay3) && (rtb_Sum2_h == 0)) {
 4108              		.loc 1 2217 33 is_stmt 0 view .LVU1478
 4109 0a2a 84F89530 		strb	r3, [r4, #149]
2218:Src/BLDC_controller.c ****       /* Disable for SwitchCase: '<S80>/Switch Case' */
 4110              		.loc 1 2218 5 is_stmt 1 view .LVU1479
2218:Src/BLDC_controller.c ****       /* Disable for SwitchCase: '<S80>/Switch Case' */
 4111              		.loc 1 2218 8 is_stmt 0 view .LVU1480
 4112 0a2e 9342     		cmp	r3, r2
 4113 0a30 03D0     		beq	.L275
2218:Src/BLDC_controller.c ****       /* Disable for SwitchCase: '<S80>/Switch Case' */
 4114              		.loc 1 2218 36 discriminator 1 view .LVU1481
 4115 0a32 12B9     		cbnz	r2, .L275
2220:Src/BLDC_controller.c ****     }
 4116              		.loc 1 2220 7 is_stmt 1 view .LVU1482
2220:Src/BLDC_controller.c ****     }
 4117              		.loc 1 2220 42 is_stmt 0 view .LVU1483
 4118 0a34 FF22     		movs	r2, #255
 4119              	.LVL394:
2220:Src/BLDC_controller.c ****     }
 4120              		.loc 1 2220 42 view .LVU1484
 4121 0a36 84F89620 		strb	r2, [r4, #150]
 4122              	.L275:
2223:Src/BLDC_controller.c ****       /* Outputs for IfAction SubSystem: '<S48>/Motor_Limitations_Enabled' incorporates:
 4123              		.loc 1 2223 5 is_stmt 1 view .LVU1485
2223:Src/BLDC_controller.c ****       /* Outputs for IfAction SubSystem: '<S48>/Motor_Limitations_Enabled' incorporates:
 4124              		.loc 1 2223 8 is_stmt 0 view .LVU1486
 4125 0a3a 002B     		cmp	r3, #0
 4126 0a3c 7FF411AF 		bne	.L265
2227:Src/BLDC_controller.c **** 
 4127              		.loc 1 2227 7 is_stmt 1 view .LVU1487
2227:Src/BLDC_controller.c **** 
 4128              		.loc 1 2227 26 is_stmt 0 view .LVU1488
 4129 0a40 B5F91230 		ldrsh	r3, [r5, #18]
 4130              	.LVL395:
2227:Src/BLDC_controller.c **** 
 4131              		.loc 1 2227 21 view .LVU1489
 4132 0a44 A4F85C30 		strh	r3, [r4, #92]	@ movhi
ARM GAS  /var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s 			page 133


2232:Src/BLDC_controller.c **** 
 4133              		.loc 1 2232 7 is_stmt 1 view .LVU1490
2232:Src/BLDC_controller.c **** 
 4134              		.loc 1 2232 35 is_stmt 0 view .LVU1491
 4135 0a48 9BB2     		uxth	r3, r3
2232:Src/BLDC_controller.c **** 
 4136              		.loc 1 2232 21 view .LVU1492
 4137 0a4a 5B42     		rsbs	r3, r3, #0
2232:Src/BLDC_controller.c **** 
 4138              		.loc 1 2232 19 view .LVU1493
 4139 0a4c A4F85E30 		strh	r3, [r4, #94]	@ movhi
2239:Src/BLDC_controller.c ****         rtb_Saturation1 = (int16_T)-rtDW->Switch1;
 4140              		.loc 1 2239 7 is_stmt 1 view .LVU1494
2239:Src/BLDC_controller.c ****         rtb_Saturation1 = (int16_T)-rtDW->Switch1;
 4141              		.loc 1 2239 15 is_stmt 0 view .LVU1495
 4142 0a50 B4F95A00 		ldrsh	r0, [r4, #90]
2239:Src/BLDC_controller.c ****         rtb_Saturation1 = (int16_T)-rtDW->Switch1;
 4143              		.loc 1 2239 10 view .LVU1496
 4144 0a54 0028     		cmp	r0, #0
 4145 0a56 2DDB     		blt	.L457
 4146              	.L276:
 4147              	.LVL396:
2245:Src/BLDC_controller.c ****         rtP->Vq_max_XA[0], (uint16_T)(rtP->Vq_max_XA[1] - rtP->Vq_max_XA[0]),
 4148              		.loc 1 2245 7 is_stmt 1 view .LVU1497
2245:Src/BLDC_controller.c ****         rtP->Vq_max_XA[0], (uint16_T)(rtP->Vq_max_XA[1] - rtP->Vq_max_XA[0]),
 4149              		.loc 1 2245 40 is_stmt 0 view .LVU1498
 4150 0a58 B5F97010 		ldrsh	r1, [r5, #112]
2246:Src/BLDC_controller.c ****         45U)];
 4151              		.loc 1 2246 53 view .LVU1499
 4152 0a5c B5F87220 		ldrh	r2, [r5, #114]
2246:Src/BLDC_controller.c ****         45U)];
 4153              		.loc 1 2246 73 view .LVU1500
 4154 0a60 8BB2     		uxth	r3, r1
2245:Src/BLDC_controller.c ****         rtP->Vq_max_XA[0], (uint16_T)(rtP->Vq_max_XA[1] - rtP->Vq_max_XA[0]),
 4155              		.loc 1 2245 40 view .LVU1501
 4156 0a62 D21A     		subs	r2, r2, r3
 4157 0a64 2D23     		movs	r3, #45
 4158 0a66 92B2     		uxth	r2, r2
 4159 0a68 FFF7FEFF 		bl	plook_u8s16_evencka
 4160              	.LVL397:
2245:Src/BLDC_controller.c ****         rtP->Vq_max_XA[0], (uint16_T)(rtP->Vq_max_XA[1] - rtP->Vq_max_XA[0]),
 4161              		.loc 1 2245 39 view .LVU1502
 4162 0a6c 0830     		adds	r0, r0, #8
 4163 0a6e 05EB4000 		add	r0, r5, r0, lsl #1
 4164 0a72 B0F90430 		ldrsh	r3, [r0, #4]
2245:Src/BLDC_controller.c ****         rtP->Vq_max_XA[0], (uint16_T)(rtP->Vq_max_XA[1] - rtP->Vq_max_XA[0]),
 4165              		.loc 1 2245 23 view .LVU1503
 4166 0a76 A4F86030 		strh	r3, [r4, #96]	@ movhi
2252:Src/BLDC_controller.c ****       rtDW->i_max = rtP->i_max;
 4167              		.loc 1 2252 7 is_stmt 1 view .LVU1504
2252:Src/BLDC_controller.c ****       rtDW->i_max = rtP->i_max;
 4168              		.loc 1 2252 35 is_stmt 0 view .LVU1505
 4169 0a7a 9BB2     		uxth	r3, r3
2252:Src/BLDC_controller.c ****       rtDW->i_max = rtP->i_max;
 4170              		.loc 1 2252 21 view .LVU1506
 4171 0a7c 5B42     		rsbs	r3, r3, #0
2252:Src/BLDC_controller.c ****       rtDW->i_max = rtP->i_max;
ARM GAS  /var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s 			page 134


 4172              		.loc 1 2252 19 view .LVU1507
 4173 0a7e A4F86230 		strh	r3, [r4, #98]	@ movhi
2253:Src/BLDC_controller.c **** 
 4174              		.loc 1 2253 7 is_stmt 1 view .LVU1508
2253:Src/BLDC_controller.c **** 
 4175              		.loc 1 2253 24 is_stmt 0 view .LVU1509
 4176 0a82 B5F9CE80 		ldrsh	r8, [r5, #206]
2253:Src/BLDC_controller.c **** 
 4177              		.loc 1 2253 19 view .LVU1510
 4178 0a86 A4F86480 		strh	r8, [r4, #100]	@ movhi
2259:Src/BLDC_controller.c ****       rtb_Gain3 = (rtb_Gain3 == MIN_int32_T) && (rtDW->i_max == -1) ?
 4179              		.loc 1 2259 7 is_stmt 1 view .LVU1511
2259:Src/BLDC_controller.c ****       rtb_Gain3 = (rtb_Gain3 == MIN_int32_T) && (rtDW->i_max == -1) ?
 4180              		.loc 1 2259 23 is_stmt 0 view .LVU1512
 4181 0a8a B4F97200 		ldrsh	r0, [r4, #114]
2259:Src/BLDC_controller.c ****       rtb_Gain3 = (rtb_Gain3 == MIN_int32_T) && (rtDW->i_max == -1) ?
 4182              		.loc 1 2259 17 view .LVU1513
 4183 0a8e 0004     		lsls	r0, r0, #16
 4184              	.LVL398:
2260:Src/BLDC_controller.c ****         MAX_int32_T : rtb_Gain3 / rtDW->i_max;
 4185              		.loc 1 2260 7 is_stmt 1 view .LVU1514
2261:Src/BLDC_controller.c ****       if (rtb_Gain3 < 0) {
 4186              		.loc 1 2261 21 is_stmt 0 view .LVU1515
 4187 0a90 B0F1004F 		cmp	r0, #-2147483648
 4188 0a94 12D0     		beq	.L458
 4189              	.L277:
2261:Src/BLDC_controller.c ****       if (rtb_Gain3 < 0) {
 4190              		.loc 1 2261 21 discriminator 1 view .LVU1516
 4191 0a96 90FBF8F0 		sdiv	r0, r0, r8
 4192              	.LVL399:
2262:Src/BLDC_controller.c ****         rtb_Gain3 = 0;
 4193              		.loc 1 2262 7 is_stmt 1 discriminator 1 view .LVU1517
2262:Src/BLDC_controller.c ****         rtb_Gain3 = 0;
 4194              		.loc 1 2262 10 is_stmt 0 discriminator 1 view .LVU1518
 4195 0a9a 0028     		cmp	r0, #0
 4196 0a9c 14DB     		blt	.L459
 4197              	.LVL400:
 4198              	.L278:
2265:Src/BLDC_controller.c ****           rtb_Gain3 = 65535;
 4199              		.loc 1 2265 9 is_stmt 1 view .LVU1519
2265:Src/BLDC_controller.c ****           rtb_Gain3 = 65535;
 4200              		.loc 1 2265 12 is_stmt 0 view .LVU1520
 4201 0a9e B0F5803F 		cmp	r0, #65536
 4202 0aa2 12DB     		blt	.L279
2266:Src/BLDC_controller.c ****         }
 4203              		.loc 1 2266 21 view .LVU1521
 4204 0aa4 4FF6FF70 		movw	r0, #65535
 4205 0aa8 0FE0     		b	.L279
 4206              	.LVL401:
 4207              	.L456:
2189:Src/BLDC_controller.c ****       } else {
 4208              		.loc 1 2189 9 is_stmt 1 view .LVU1522
2189:Src/BLDC_controller.c ****       } else {
 4209              		.loc 1 2189 25 is_stmt 0 view .LVU1523
 4210 0aaa B5F9D030 		ldrsh	r3, [r5, #208]
 4211              	.LVL402:
2189:Src/BLDC_controller.c ****       } else {
ARM GAS  /var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s 			page 135


 4212              		.loc 1 2189 25 view .LVU1524
 4213 0aae AEE7     		b	.L273
 4214              	.LVL403:
 4215              	.L395:
2214:Src/BLDC_controller.c ****     }
 4216              		.loc 1 2214 18 view .LVU1525
 4217 0ab0 0023     		movs	r3, #0
 4218 0ab2 BAE7     		b	.L274
 4219              	.LVL404:
 4220              	.L457:
2240:Src/BLDC_controller.c ****       } else {
 4221              		.loc 1 2240 9 is_stmt 1 view .LVU1526
2240:Src/BLDC_controller.c ****       } else {
 4222              		.loc 1 2240 41 is_stmt 0 view .LVU1527
 4223 0ab4 80B2     		uxth	r0, r0
2240:Src/BLDC_controller.c ****       } else {
 4224              		.loc 1 2240 27 view .LVU1528
 4225 0ab6 4042     		rsbs	r0, r0, #0
2240:Src/BLDC_controller.c ****       } else {
 4226              		.loc 1 2240 25 view .LVU1529
 4227 0ab8 00B2     		sxth	r0, r0
 4228              	.LVL405:
2240:Src/BLDC_controller.c ****       } else {
 4229              		.loc 1 2240 25 view .LVU1530
 4230 0aba CDE7     		b	.L276
 4231              	.LVL406:
 4232              	.L458:
2260:Src/BLDC_controller.c ****         MAX_int32_T : rtb_Gain3 / rtDW->i_max;
 4233              		.loc 1 2260 46 view .LVU1531
 4234 0abc B8F1FF3F 		cmp	r8, #-1
 4235 0ac0 E9D1     		bne	.L277
2261:Src/BLDC_controller.c ****       if (rtb_Gain3 < 0) {
 4236              		.loc 1 2261 21 view .LVU1532
 4237 0ac2 6FF00040 		mvn	r0, #-2147483648
 4238              	.LVL407:
2261:Src/BLDC_controller.c ****       if (rtb_Gain3 < 0) {
 4239              		.loc 1 2261 21 view .LVU1533
 4240 0ac6 EAE7     		b	.L278
 4241              	.LVL408:
 4242              	.L459:
2263:Src/BLDC_controller.c ****       } else {
 4243              		.loc 1 2263 19 view .LVU1534
 4244 0ac8 0020     		movs	r0, #0
 4245              	.LVL409:
 4246              	.L279:
2275:Src/BLDC_controller.c ****         ((rtConstP.iq_maxSca_M1_Table[plook_u8u16_evencka((uint16_T)rtb_Gain3,
 4247              		.loc 1 2275 7 is_stmt 1 view .LVU1535
2276:Src/BLDC_controller.c ****            0U, 1311U, 49U)] * rtDW->i_max) >> 16);
 4248              		.loc 1 2276 39 is_stmt 0 view .LVU1536
 4249 0aca 3123     		movs	r3, #49
 4250 0acc 40F21F52 		movw	r2, #1311
 4251 0ad0 0021     		movs	r1, #0
 4252 0ad2 80B2     		uxth	r0, r0
 4253              	.LVL410:
2276:Src/BLDC_controller.c ****            0U, 1311U, 49U)] * rtDW->i_max) >> 16);
 4254              		.loc 1 2276 39 view .LVU1537
 4255 0ad4 FFF7FEFF 		bl	plook_u8u16_evencka
ARM GAS  /var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s 			page 136


 4256              	.LVL411:
2276:Src/BLDC_controller.c ****            0U, 1311U, 49U)] * rtDW->i_max) >> 16);
 4257              		.loc 1 2276 38 view .LVU1538
 4258 0ad8 00F56273 		add	r3, r0, #904
 4259 0adc BC48     		ldr	r0, .L475
 4260 0ade 00EB4300 		add	r0, r0, r3, lsl #1
 4261 0ae2 4388     		ldrh	r3, [r0, #2]
2277:Src/BLDC_controller.c **** 
 4262              		.loc 1 2277 29 view .LVU1539
 4263 0ae4 08FB03F8 		mul	r8, r8, r3
2275:Src/BLDC_controller.c ****         ((rtConstP.iq_maxSca_M1_Table[plook_u8u16_evencka((uint16_T)rtb_Gain3,
 4264              		.loc 1 2275 25 view .LVU1540
 4265 0ae8 4FEA2848 		asr	r8, r8, #16
2275:Src/BLDC_controller.c ****         ((rtConstP.iq_maxSca_M1_Table[plook_u8u16_evencka((uint16_T)rtb_Gain3,
 4266              		.loc 1 2275 23 view .LVU1541
 4267 0aec A4F86680 		strh	r8, [r4, #102]	@ movhi
2280:Src/BLDC_controller.c **** 
 4268              		.loc 1 2280 7 is_stmt 1 view .LVU1542
2280:Src/BLDC_controller.c **** 
 4269              		.loc 1 2280 35 is_stmt 0 view .LVU1543
 4270 0af0 1FFA88F3 		uxth	r3, r8
2280:Src/BLDC_controller.c **** 
 4271              		.loc 1 2280 21 view .LVU1544
 4272 0af4 5B42     		rsbs	r3, r3, #0
 4273 0af6 1BB2     		sxth	r3, r3
2280:Src/BLDC_controller.c **** 
 4274              		.loc 1 2280 19 view .LVU1545
 4275 0af8 A4F86830 		strh	r3, [r4, #104]	@ movhi
2296:Src/BLDC_controller.c ****       UnitDelay3 = -1;
 4276              		.loc 1 2296 7 is_stmt 1 view .LVU1546
2296:Src/BLDC_controller.c ****       UnitDelay3 = -1;
 4277              		.loc 1 2296 18 is_stmt 0 view .LVU1547
 4278 0afc 94F99610 		ldrsb	r1, [r4, #150]
 4279              	.LVL412:
2297:Src/BLDC_controller.c ****       switch (rtDW->z_ctrlMod) {
 4280              		.loc 1 2297 7 is_stmt 1 view .LVU1548
2298:Src/BLDC_controller.c ****        case 1:
 4281              		.loc 1 2298 7 view .LVU1549
2298:Src/BLDC_controller.c ****        case 1:
 4282              		.loc 1 2298 19 is_stmt 0 view .LVU1550
 4283 0b00 94F89920 		ldrb	r2, [r4, #153]	@ zero_extendqisi2
2298:Src/BLDC_controller.c ****        case 1:
 4284              		.loc 1 2298 7 view .LVU1551
 4285 0b04 022A     		cmp	r2, #2
 4286 0b06 2BD0     		beq	.L280
 4287 0b08 032A     		cmp	r2, #3
 4288 0b0a 0AD0     		beq	.L281
 4289 0b0c 012A     		cmp	r2, #1
 4290 0b0e 3BD0     		beq	.L460
2312:Src/BLDC_controller.c ****       switch (UnitDelay3) {
 4291              		.loc 1 2312 7 is_stmt 1 view .LVU1552
2312:Src/BLDC_controller.c ****       switch (UnitDelay3) {
 4292              		.loc 1 2312 42 is_stmt 0 view .LVU1553
 4293 0b10 FF23     		movs	r3, #255
 4294 0b12 84F89630 		strb	r3, [r4, #150]
2313:Src/BLDC_controller.c ****        case 0:
 4295              		.loc 1 2313 7 is_stmt 1 view .LVU1554
ARM GAS  /var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s 			page 137


 4296              	.LVL413:
 4297              	.L290:
2420:Src/BLDC_controller.c **** 
 4298              		.loc 1 2420 7 view .LVU1555
2420:Src/BLDC_controller.c **** 
 4299              		.loc 1 2420 35 is_stmt 0 view .LVU1556
 4300 0b16 B4F86430 		ldrh	r3, [r4, #100]
2420:Src/BLDC_controller.c **** 
 4301              		.loc 1 2420 21 view .LVU1557
 4302 0b1a 5B42     		rsbs	r3, r3, #0
2420:Src/BLDC_controller.c **** 
 4303              		.loc 1 2420 19 view .LVU1558
 4304 0b1c A4F86A30 		strh	r3, [r4, #106]	@ movhi
 4305 0b20 9FE6     		b	.L265
 4306              	.LVL414:
 4307              	.L281:
2308:Src/BLDC_controller.c ****         break;
 4308              		.loc 1 2308 9 is_stmt 1 view .LVU1559
2309:Src/BLDC_controller.c ****       }
 4309              		.loc 1 2309 9 view .LVU1560
2312:Src/BLDC_controller.c ****       switch (UnitDelay3) {
 4310              		.loc 1 2312 7 view .LVU1561
2312:Src/BLDC_controller.c ****       switch (UnitDelay3) {
 4311              		.loc 1 2312 42 is_stmt 0 view .LVU1562
 4312 0b22 0223     		movs	r3, #2
 4313 0b24 84F89630 		strb	r3, [r4, #150]
2313:Src/BLDC_controller.c ****        case 0:
 4314              		.loc 1 2313 7 is_stmt 1 view .LVU1563
2387:Src/BLDC_controller.c ****           /* SystemReset for IfAction SubSystem: '<S80>/Torque_Mode_Protection' incorporates:
 4315              		.loc 1 2387 9 view .LVU1564
2387:Src/BLDC_controller.c ****           /* SystemReset for IfAction SubSystem: '<S80>/Torque_Mode_Protection' incorporates:
 4316              		.loc 1 2387 12 is_stmt 0 view .LVU1565
 4317 0b28 9942     		cmp	r1, r3
 4318 0b2a 72D1     		bne	.L461
 4319              	.LVL415:
 4320              	.L285:
2407:Src/BLDC_controller.c ****                          rtP->cf_KbLimProt, rtDW->Vq_max_M1, 0, &rtDW->Switch2_i,
 4321              		.loc 1 2407 9 is_stmt 1 view .LVU1566
2407:Src/BLDC_controller.c ****                          rtP->cf_KbLimProt, rtDW->Vq_max_M1, 0, &rtDW->Switch2_i,
 4322              		.loc 1 2407 39 is_stmt 0 view .LVU1567
 4323 0b2c B5F8DA00 		ldrh	r0, [r5, #218]
2407:Src/BLDC_controller.c ****                          rtP->cf_KbLimProt, rtDW->Vq_max_M1, 0, &rtDW->Switch2_i,
 4324              		.loc 1 2407 47 view .LVU1568
 4325 0b30 079B     		ldr	r3, [sp, #28]
 4326 0b32 C01A     		subs	r0, r0, r3
2407:Src/BLDC_controller.c ****                          rtP->cf_KbLimProt, rtDW->Vq_max_M1, 0, &rtDW->Switch2_i,
 4327              		.loc 1 2407 9 view .LVU1569
 4328 0b34 B4F96030 		ldrsh	r3, [r4, #96]
 4329 0b38 B5F8E420 		ldrh	r2, [r5, #228]
 4330 0b3c B5F8F610 		ldrh	r1, [r5, #246]
 4331 0b40 04F1140C 		add	ip, r4, #20
 4332 0b44 CDF808C0 		str	ip, [sp, #8]
 4333 0b48 04F16C0C 		add	ip, r4, #108
 4334 0b4c CDF804C0 		str	ip, [sp, #4]
 4335 0b50 4FF0000C 		mov	ip, #0
 4336 0b54 CDF800C0 		str	ip, [sp]
 4337 0b58 00B2     		sxth	r0, r0
ARM GAS  /var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s 			page 138


 4338 0b5a FFF7FEFF 		bl	I_backCalc_fixdt
 4339              	.LVL416:
2414:Src/BLDC_controller.c ****       }
 4340              		.loc 1 2414 9 is_stmt 1 view .LVU1570
 4341 0b5e DAE7     		b	.L290
 4342              	.LVL417:
 4343              	.L280:
2304:Src/BLDC_controller.c ****         break;
 4344              		.loc 1 2304 9 view .LVU1571
2305:Src/BLDC_controller.c **** 
 4345              		.loc 1 2305 9 view .LVU1572
2312:Src/BLDC_controller.c ****       switch (UnitDelay3) {
 4346              		.loc 1 2312 7 view .LVU1573
2312:Src/BLDC_controller.c ****       switch (UnitDelay3) {
 4347              		.loc 1 2312 42 is_stmt 0 view .LVU1574
 4348 0b60 0122     		movs	r2, #1
 4349 0b62 84F89620 		strb	r2, [r4, #150]
2313:Src/BLDC_controller.c ****        case 0:
 4350              		.loc 1 2313 7 is_stmt 1 view .LVU1575
2365:Src/BLDC_controller.c ****           rtb_Saturation1 = rtDW->Divide1_n;
 4351              		.loc 1 2365 9 view .LVU1576
2365:Src/BLDC_controller.c ****           rtb_Saturation1 = rtDW->Divide1_n;
 4352              		.loc 1 2365 37 is_stmt 0 view .LVU1577
 4353 0b66 B4F95220 		ldrsh	r2, [r4, #82]
2365:Src/BLDC_controller.c ****           rtb_Saturation1 = rtDW->Divide1_n;
 4354              		.loc 1 2365 12 view .LVU1578
 4355 0b6a 9045     		cmp	r8, r2
 4356 0b6c 02DB     		blt	.L286
2367:Src/BLDC_controller.c ****           /* Switch: '<S84>/Switch' */
 4357              		.loc 1 2367 16 is_stmt 1 view .LVU1579
2367:Src/BLDC_controller.c ****           /* Switch: '<S84>/Switch' */
 4358              		.loc 1 2367 19 is_stmt 0 view .LVU1580
 4359 0b6e 9342     		cmp	r3, r2
 4360 0b70 4DDD     		ble	.L399
2369:Src/BLDC_controller.c ****         } else {
 4361              		.loc 1 2369 27 view .LVU1581
 4362 0b72 9846     		mov	r8, r3
 4363              	.L286:
 4364              	.LVL418:
2380:Src/BLDC_controller.c ****           * rtP->cf_iqKiLimProt;
 4365              		.loc 1 2380 9 is_stmt 1 view .LVU1582
2380:Src/BLDC_controller.c ****           * rtP->cf_iqKiLimProt;
 4366              		.loc 1 2380 77 is_stmt 0 view .LVU1583
 4367 0b74 93B2     		uxth	r3, r2
2380:Src/BLDC_controller.c ****           * rtP->cf_iqKiLimProt;
 4368              		.loc 1 2380 51 view .LVU1584
 4369 0b76 A8EB0303 		sub	r3, r8, r3
2380:Src/BLDC_controller.c ****           * rtP->cf_iqKiLimProt;
 4370              		.loc 1 2380 25 view .LVU1585
 4371 0b7a 1BB2     		sxth	r3, r3
2381:Src/BLDC_controller.c **** 
 4372              		.loc 1 2381 16 view .LVU1586
 4373 0b7c B5F8F220 		ldrh	r2, [r5, #242]
2381:Src/BLDC_controller.c **** 
 4374              		.loc 1 2381 11 view .LVU1587
 4375 0b80 02FB03F3 		mul	r3, r2, r3
2380:Src/BLDC_controller.c ****           * rtP->cf_iqKiLimProt;
ARM GAS  /var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s 			page 139


 4376              		.loc 1 2380 23 view .LVU1588
 4377 0b84 6364     		str	r3, [r4, #68]
2384:Src/BLDC_controller.c **** 
 4378              		.loc 1 2384 9 is_stmt 1 view .LVU1589
 4379 0b86 C6E7     		b	.L290
 4380              	.LVL419:
 4381              	.L460:
2300:Src/BLDC_controller.c ****         break;
 4382              		.loc 1 2300 9 view .LVU1590
2301:Src/BLDC_controller.c **** 
 4383              		.loc 1 2301 9 view .LVU1591
2312:Src/BLDC_controller.c ****       switch (UnitDelay3) {
 4384              		.loc 1 2312 7 view .LVU1592
2312:Src/BLDC_controller.c ****       switch (UnitDelay3) {
 4385              		.loc 1 2312 42 is_stmt 0 view .LVU1593
 4386 0b88 0023     		movs	r3, #0
 4387 0b8a 84F89630 		strb	r3, [r4, #150]
2313:Src/BLDC_controller.c ****        case 0:
 4388              		.loc 1 2313 7 is_stmt 1 view .LVU1594
2315:Src/BLDC_controller.c ****           /* SystemReset for IfAction SubSystem: '<S80>/Voltage_Mode_Protection' incorporates:
 4389              		.loc 1 2315 9 view .LVU1595
2315:Src/BLDC_controller.c ****           /* SystemReset for IfAction SubSystem: '<S80>/Voltage_Mode_Protection' incorporates:
 4390              		.loc 1 2315 12 is_stmt 0 view .LVU1596
 4391 0b8e 89BB     		cbnz	r1, .L462
 4392              	.LVL420:
 4393              	.L289:
2340:Src/BLDC_controller.c ****                          rtP->cf_iqKiLimProt, rtP->cf_KbLimProt, rtDW->Abs1, 0,
 4394              		.loc 1 2340 9 is_stmt 1 view .LVU1597
2340:Src/BLDC_controller.c ****                          rtP->cf_iqKiLimProt, rtP->cf_KbLimProt, rtDW->Abs1, 0,
 4395              		.loc 1 2340 40 is_stmt 0 view .LVU1598
 4396 0b90 B4F86630 		ldrh	r3, [r4, #102]
2340:Src/BLDC_controller.c ****                          rtP->cf_iqKiLimProt, rtP->cf_KbLimProt, rtDW->Abs1, 0,
 4397              		.loc 1 2340 58 view .LVU1599
 4398 0b94 B4F87800 		ldrh	r0, [r4, #120]
2340:Src/BLDC_controller.c ****                          rtP->cf_iqKiLimProt, rtP->cf_KbLimProt, rtDW->Abs1, 0,
 4399              		.loc 1 2340 52 view .LVU1600
 4400 0b98 181A     		subs	r0, r3, r0
2340:Src/BLDC_controller.c ****                          rtP->cf_iqKiLimProt, rtP->cf_KbLimProt, rtDW->Abs1, 0,
 4401              		.loc 1 2340 9 view .LVU1601
 4402 0b9a B4F97630 		ldrsh	r3, [r4, #118]
 4403 0b9e B5F8E420 		ldrh	r2, [r5, #228]
 4404 0ba2 B5F8F210 		ldrh	r1, [r5, #242]
 4405 0ba6 04F1240C 		add	ip, r4, #36
 4406 0baa CDF808C0 		str	ip, [sp, #8]
 4407 0bae 04F1700C 		add	ip, r4, #112
 4408 0bb2 CDF804C0 		str	ip, [sp, #4]
 4409 0bb6 4FF00008 		mov	r8, #0
 4410 0bba CDF80080 		str	r8, [sp]
 4411 0bbe 00B2     		sxth	r0, r0
 4412 0bc0 FFF7FEFF 		bl	I_backCalc_fixdt
 4413              	.LVL421:
2347:Src/BLDC_controller.c ****                          rtP->cf_KbLimProt, rtDW->Abs1, 0, &rtDW->Switch2_o,
 4414              		.loc 1 2347 9 is_stmt 1 view .LVU1602
2347:Src/BLDC_controller.c ****                          rtP->cf_KbLimProt, rtDW->Abs1, 0, &rtDW->Switch2_o,
 4415              		.loc 1 2347 39 is_stmt 0 view .LVU1603
 4416 0bc4 B5F8DA00 		ldrh	r0, [r5, #218]
2347:Src/BLDC_controller.c ****                          rtP->cf_KbLimProt, rtDW->Abs1, 0, &rtDW->Switch2_o,
ARM GAS  /var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s 			page 140


 4417              		.loc 1 2347 47 view .LVU1604
 4418 0bc8 079B     		ldr	r3, [sp, #28]
 4419 0bca C01A     		subs	r0, r0, r3
2347:Src/BLDC_controller.c ****                          rtP->cf_KbLimProt, rtDW->Abs1, 0, &rtDW->Switch2_o,
 4420              		.loc 1 2347 9 view .LVU1605
 4421 0bcc B4F97630 		ldrsh	r3, [r4, #118]
 4422 0bd0 B5F8E420 		ldrh	r2, [r5, #228]
 4423 0bd4 B5F8F610 		ldrh	r1, [r5, #246]
 4424 0bd8 04F11C0C 		add	ip, r4, #28
 4425 0bdc CDF808C0 		str	ip, [sp, #8]
 4426 0be0 04F16E0C 		add	ip, r4, #110
 4427 0be4 CDF804C0 		str	ip, [sp, #4]
 4428 0be8 CDF80080 		str	r8, [sp]
 4429 0bec 00B2     		sxth	r0, r0
 4430 0bee FFF7FEFF 		bl	I_backCalc_fixdt
 4431              	.LVL422:
2354:Src/BLDC_controller.c **** 
 4432              		.loc 1 2354 9 is_stmt 1 view .LVU1606
 4433 0bf2 90E7     		b	.L290
 4434              	.LVL423:
 4435              	.L462:
2323:Src/BLDC_controller.c **** 
 4436              		.loc 1 2323 11 view .LVU1607
 4437 0bf4 4FF07A71 		mov	r1, #65536000
 4438              	.LVL424:
2323:Src/BLDC_controller.c **** 
 4439              		.loc 1 2323 11 is_stmt 0 view .LVU1608
 4440 0bf8 04F12400 		add	r0, r4, #36
 4441 0bfc FFF7FEFF 		bl	I_backCalc_fixdt_Reset
 4442              	.LVL425:
2328:Src/BLDC_controller.c **** 
 4443              		.loc 1 2328 11 is_stmt 1 view .LVU1609
 4444 0c00 4FF07A71 		mov	r1, #65536000
 4445 0c04 04F11C00 		add	r0, r4, #28
 4446 0c08 FFF7FEFF 		bl	I_backCalc_fixdt_Reset
 4447              	.LVL426:
 4448 0c0c C0E7     		b	.L289
 4449              	.LVL427:
 4450              	.L399:
2371:Src/BLDC_controller.c ****         }
 4451              		.loc 1 2371 27 is_stmt 0 view .LVU1610
 4452 0c0e 9046     		mov	r8, r2
 4453 0c10 B0E7     		b	.L286
 4454              	.LVL428:
 4455              	.L461:
2395:Src/BLDC_controller.c **** 
 4456              		.loc 1 2395 11 is_stmt 1 view .LVU1611
 4457 0c12 4FF06171 		mov	r1, #58982400
 4458              	.LVL429:
2395:Src/BLDC_controller.c **** 
 4459              		.loc 1 2395 11 is_stmt 0 view .LVU1612
 4460 0c16 04F11400 		add	r0, r4, #20
 4461 0c1a FFF7FEFF 		bl	I_backCalc_fixdt_Reset
 4462              	.LVL430:
 4463 0c1e 85E7     		b	.L285
 4464              	.LVL431:
 4465              	.L266:
ARM GAS  /var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s 			page 141


2428:Src/BLDC_controller.c ****       /* Outputs for Function Call SubSystem: '<S7>/FOC' */
 4466              		.loc 1 2428 5 is_stmt 1 view .LVU1613
2428:Src/BLDC_controller.c ****       /* Outputs for Function Call SubSystem: '<S7>/FOC' */
 4467              		.loc 1 2428 13 is_stmt 0 view .LVU1614
 4468 0c20 94F8A530 		ldrb	r3, [r4, #165]	@ zero_extendqisi2
2428:Src/BLDC_controller.c ****       /* Outputs for Function Call SubSystem: '<S7>/FOC' */
 4469              		.loc 1 2428 8 view .LVU1615
 4470 0c24 002B     		cmp	r3, #0
 4471 0c26 3FF41CAE 		beq	.L265
2433:Src/BLDC_controller.c ****       UnitDelay3 = -1;
 4472              		.loc 1 2433 7 is_stmt 1 view .LVU1616
2433:Src/BLDC_controller.c ****       UnitDelay3 = -1;
 4473              		.loc 1 2433 18 is_stmt 0 view .LVU1617
 4474 0c2a 94F99220 		ldrsb	r2, [r4, #146]
 4475              	.LVL432:
2434:Src/BLDC_controller.c ****       if (rtP->z_ctrlTypSel == 2) {
 4476              		.loc 1 2434 7 is_stmt 1 view .LVU1618
2435:Src/BLDC_controller.c ****         UnitDelay3 = 0;
 4477              		.loc 1 2435 7 view .LVU1619
2435:Src/BLDC_controller.c ****         UnitDelay3 = 0;
 4478              		.loc 1 2435 14 is_stmt 0 view .LVU1620
 4479 0c2e 95F8F930 		ldrb	r3, [r5, #249]	@ zero_extendqisi2
2435:Src/BLDC_controller.c ****         UnitDelay3 = 0;
 4480              		.loc 1 2435 10 view .LVU1621
 4481 0c32 022B     		cmp	r3, #2
 4482 0c34 20D0     		beq	.L400
2434:Src/BLDC_controller.c ****       if (rtP->z_ctrlTypSel == 2) {
 4483              		.loc 1 2434 18 view .LVU1622
 4484 0c36 4FF0FF33 		mov	r3, #-1
 4485              	.L291:
 4486              	.LVL433:
2439:Src/BLDC_controller.c ****       if ((rtb_Sum2_h != UnitDelay3) && (rtb_Sum2_h == 0)) {
 4487              		.loc 1 2439 7 is_stmt 1 view .LVU1623
2439:Src/BLDC_controller.c ****       if ((rtb_Sum2_h != UnitDelay3) && (rtb_Sum2_h == 0)) {
 4488              		.loc 1 2439 35 is_stmt 0 view .LVU1624
 4489 0c3a 84F89230 		strb	r3, [r4, #146]
2440:Src/BLDC_controller.c ****         /* Disable for SwitchCase: '<S59>/Switch Case' */
 4490              		.loc 1 2440 7 is_stmt 1 view .LVU1625
2440:Src/BLDC_controller.c ****         /* Disable for SwitchCase: '<S59>/Switch Case' */
 4491              		.loc 1 2440 10 is_stmt 0 view .LVU1626
 4492 0c3e 9342     		cmp	r3, r2
 4493 0c40 05D0     		beq	.L292
2440:Src/BLDC_controller.c ****         /* Disable for SwitchCase: '<S59>/Switch Case' */
 4494              		.loc 1 2440 38 discriminator 1 view .LVU1627
 4495 0c42 22B9     		cbnz	r2, .L292
2442:Src/BLDC_controller.c **** 
 4496              		.loc 1 2442 9 is_stmt 1 view .LVU1628
2442:Src/BLDC_controller.c **** 
 4497              		.loc 1 2442 42 is_stmt 0 view .LVU1629
 4498 0c44 FF22     		movs	r2, #255
 4499              	.LVL434:
2442:Src/BLDC_controller.c **** 
 4500              		.loc 1 2442 42 view .LVU1630
 4501 0c46 84F89320 		strb	r2, [r4, #147]
2445:Src/BLDC_controller.c ****       }
 4502              		.loc 1 2445 9 is_stmt 1 view .LVU1631
2445:Src/BLDC_controller.c ****       }
ARM GAS  /var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s 			page 142


 4503              		.loc 1 2445 37 is_stmt 0 view .LVU1632
 4504 0c4a 84F89420 		strb	r2, [r4, #148]
 4505              	.L292:
2448:Src/BLDC_controller.c ****         /* Outputs for IfAction SubSystem: '<S47>/FOC_Enabled' incorporates:
 4506              		.loc 1 2448 7 is_stmt 1 view .LVU1633
2448:Src/BLDC_controller.c ****         /* Outputs for IfAction SubSystem: '<S47>/FOC_Enabled' incorporates:
 4507              		.loc 1 2448 10 is_stmt 0 view .LVU1634
 4508 0c4e 002B     		cmp	r3, #0
 4509 0c50 7FF407AE 		bne	.L265
2459:Src/BLDC_controller.c ****         switch (rtDW->z_ctrlMod) {
 4510              		.loc 1 2459 9 is_stmt 1 view .LVU1635
2459:Src/BLDC_controller.c ****         switch (rtDW->z_ctrlMod) {
 4511              		.loc 1 2459 20 is_stmt 0 view .LVU1636
 4512 0c54 94F99310 		ldrsb	r1, [r4, #147]
 4513              	.LVL435:
2460:Src/BLDC_controller.c ****          case 1:
 4514              		.loc 1 2460 9 is_stmt 1 view .LVU1637
2460:Src/BLDC_controller.c ****          case 1:
 4515              		.loc 1 2460 21 is_stmt 0 view .LVU1638
 4516 0c58 94F89920 		ldrb	r2, [r4, #153]	@ zero_extendqisi2
2460:Src/BLDC_controller.c ****          case 1:
 4517              		.loc 1 2460 9 view .LVU1639
 4518 0c5c 022A     		cmp	r2, #2
 4519 0c5e 31D0     		beq	.L293
 4520 0c60 032A     		cmp	r2, #3
 4521 0c62 0BD0     		beq	.L294
 4522 0c64 012A     		cmp	r2, #1
 4523 0c66 4BD0     		beq	.L295
2473:Src/BLDC_controller.c ****           break;
 4524              		.loc 1 2473 11 is_stmt 1 view .LVU1640
 4525              	.LVL436:
2474:Src/BLDC_controller.c ****         }
 4526              		.loc 1 2474 11 view .LVU1641
2477:Src/BLDC_controller.c ****         switch (UnitDelay3) {
 4527              		.loc 1 2477 9 view .LVU1642
2477:Src/BLDC_controller.c ****         switch (UnitDelay3) {
 4528              		.loc 1 2477 42 is_stmt 0 view .LVU1643
 4529 0c68 0323     		movs	r3, #3
 4530 0c6a 84F89330 		strb	r3, [r4, #147]
2478:Src/BLDC_controller.c ****          case 0:
 4531              		.loc 1 2478 9 is_stmt 1 view .LVU1644
 4532              	.LVL437:
 4533              	.L296:
2713:Src/BLDC_controller.c **** 
 4534              		.loc 1 2713 11 view .LVU1645
2713:Src/BLDC_controller.c **** 
 4535              		.loc 1 2713 29 is_stmt 0 view .LVU1646
 4536 0c6e B4F97430 		ldrsh	r3, [r4, #116]
2713:Src/BLDC_controller.c **** 
 4537              		.loc 1 2713 23 view .LVU1647
 4538 0c72 A4F85830 		strh	r3, [r4, #88]	@ movhi
2716:Src/BLDC_controller.c ****         }
 4539              		.loc 1 2716 11 is_stmt 1 view .LVU1648
 4540 0c76 CEE0     		b	.L299
 4541              	.LVL438:
 4542              	.L400:
2436:Src/BLDC_controller.c ****       }
ARM GAS  /var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s 			page 143


 4543              		.loc 1 2436 20 is_stmt 0 view .LVU1649
 4544 0c78 0023     		movs	r3, #0
 4545 0c7a DEE7     		b	.L291
 4546              	.LVL439:
 4547              	.L294:
2469:Src/BLDC_controller.c ****           break;
 4548              		.loc 1 2469 11 is_stmt 1 view .LVU1650
2470:Src/BLDC_controller.c **** 
 4549              		.loc 1 2470 11 view .LVU1651
2477:Src/BLDC_controller.c ****         switch (UnitDelay3) {
 4550              		.loc 1 2477 9 view .LVU1652
2477:Src/BLDC_controller.c ****         switch (UnitDelay3) {
 4551              		.loc 1 2477 42 is_stmt 0 view .LVU1653
 4552 0c7c 0223     		movs	r3, #2
 4553 0c7e 84F89330 		strb	r3, [r4, #147]
2478:Src/BLDC_controller.c ****          case 0:
 4554              		.loc 1 2478 9 is_stmt 1 view .LVU1654
 4555              	.LVL440:
 4556              	.L297:
2627:Src/BLDC_controller.c ****             /* SystemReset for IfAction SubSystem: '<S59>/Torque_Mode' incorporates:
 4557              		.loc 1 2627 11 view .LVU1655
2627:Src/BLDC_controller.c ****             /* SystemReset for IfAction SubSystem: '<S59>/Torque_Mode' incorporates:
 4558              		.loc 1 2627 14 is_stmt 0 view .LVU1656
 4559 0c82 8B42     		cmp	r3, r1
 4560 0c84 40F0E980 		bne	.L463
 4561              	.LVL441:
 4562              	.L316:
2646:Src/BLDC_controller.c **** 
 4563              		.loc 1 2646 11 is_stmt 1 view .LVU1657
2646:Src/BLDC_controller.c **** 
 4564              		.loc 1 2646 42 is_stmt 0 view .LVU1658
 4565 0c88 B4F96C80 		ldrsh	r8, [r4, #108]
 4566 0c8c 1FFA88F3 		uxth	r3, r8
2646:Src/BLDC_controller.c **** 
 4567              		.loc 1 2646 28 view .LVU1659
 4568 0c90 5B42     		rsbs	r3, r3, #0
2646:Src/BLDC_controller.c **** 
 4569              		.loc 1 2646 26 view .LVU1660
 4570 0c92 1BB2     		sxth	r3, r3
 4571              	.LVL442:
2653:Src/BLDC_controller.c ****             rtb_Saturation1 = rtDW->Divide1_n;
 4572              		.loc 1 2653 11 is_stmt 1 view .LVU1661
2653:Src/BLDC_controller.c ****             rtb_Saturation1 = rtDW->Divide1_n;
 4573              		.loc 1 2653 19 is_stmt 0 view .LVU1662
 4574 0c94 B4F97420 		ldrsh	r2, [r4, #116]
2653:Src/BLDC_controller.c ****             rtb_Saturation1 = rtDW->Divide1_n;
 4575              		.loc 1 2653 34 view .LVU1663
 4576 0c98 B4F96600 		ldrsh	r0, [r4, #102]
2653:Src/BLDC_controller.c ****             rtb_Saturation1 = rtDW->Divide1_n;
 4577              		.loc 1 2653 14 view .LVU1664
 4578 0c9c 8242     		cmp	r2, r0
 4579 0c9e 04DC     		bgt	.L317
2655:Src/BLDC_controller.c ****             /* Switch: '<S70>/Switch' */
 4580              		.loc 1 2655 18 is_stmt 1 view .LVU1665
2655:Src/BLDC_controller.c ****             /* Switch: '<S70>/Switch' */
 4581              		.loc 1 2655 41 is_stmt 0 view .LVU1666
 4582 0ca0 B4F96800 		ldrsh	r0, [r4, #104]
ARM GAS  /var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s 			page 144


2655:Src/BLDC_controller.c ****             /* Switch: '<S70>/Switch' */
 4583              		.loc 1 2655 21 view .LVU1667
 4584 0ca4 8242     		cmp	r2, r0
 4585 0ca6 00DB     		blt	.L317
2659:Src/BLDC_controller.c ****           }
 4586              		.loc 1 2659 29 view .LVU1668
 4587 0ca8 1046     		mov	r0, r2
 4588              	.L317:
 4589              	.LVL443:
2665:Src/BLDC_controller.c ****           if (rtb_Gain3 > 32767) {
 4590              		.loc 1 2665 11 is_stmt 1 view .LVU1669
2665:Src/BLDC_controller.c ****           if (rtb_Gain3 > 32767) {
 4591              		.loc 1 2665 65 is_stmt 0 view .LVU1670
 4592 0caa B4F95220 		ldrsh	r2, [r4, #82]
2665:Src/BLDC_controller.c ****           if (rtb_Gain3 > 32767) {
 4593              		.loc 1 2665 21 view .LVU1671
 4594 0cae 801A     		subs	r0, r0, r2
 4595              	.LVL444:
2666:Src/BLDC_controller.c ****             rtb_Gain3 = 32767;
 4596              		.loc 1 2666 11 is_stmt 1 view .LVU1672
2666:Src/BLDC_controller.c ****             rtb_Gain3 = 32767;
 4597              		.loc 1 2666 14 is_stmt 0 view .LVU1673
 4598 0cb0 B0F5004F 		cmp	r0, #32768
 4599 0cb4 80F2D580 		bge	.L405
2669:Src/BLDC_controller.c ****               rtb_Gain3 = -32768;
 4600              		.loc 1 2669 13 is_stmt 1 view .LVU1674
2669:Src/BLDC_controller.c ****               rtb_Gain3 = -32768;
 4601              		.loc 1 2669 16 is_stmt 0 view .LVU1675
 4602 0cb8 10F5004F 		cmn	r0, #32768
 4603 0cbc 80F2D380 		bge	.L318
2670:Src/BLDC_controller.c ****             }
 4604              		.loc 1 2670 25 view .LVU1676
 4605 0cc0 4448     		ldr	r0, .L475+4
 4606              	.LVL445:
2670:Src/BLDC_controller.c ****             }
 4607              		.loc 1 2670 25 view .LVU1677
 4608 0cc2 D0E0     		b	.L318
 4609              	.LVL446:
 4610              	.L293:
2465:Src/BLDC_controller.c ****           break;
 4611              		.loc 1 2465 11 is_stmt 1 view .LVU1678
2466:Src/BLDC_controller.c **** 
 4612              		.loc 1 2466 11 view .LVU1679
2477:Src/BLDC_controller.c ****         switch (UnitDelay3) {
 4613              		.loc 1 2477 9 view .LVU1680
2477:Src/BLDC_controller.c ****         switch (UnitDelay3) {
 4614              		.loc 1 2477 42 is_stmt 0 view .LVU1681
 4615 0cc4 0123     		movs	r3, #1
 4616 0cc6 84F89330 		strb	r3, [r4, #147]
2478:Src/BLDC_controller.c ****          case 0:
 4617              		.loc 1 2478 9 is_stmt 1 view .LVU1682
 4618              	.LVL447:
 4619              	.L298:
2533:Src/BLDC_controller.c ****             /* SystemReset for IfAction SubSystem: '<S59>/Speed_Mode' incorporates:
 4620              		.loc 1 2533 11 view .LVU1683
2533:Src/BLDC_controller.c ****             /* SystemReset for IfAction SubSystem: '<S59>/Speed_Mode' incorporates:
 4621              		.loc 1 2533 14 is_stmt 0 view .LVU1684
ARM GAS  /var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s 			page 145


 4622 0cca 8B42     		cmp	r3, r1
 4623 0ccc 53D1     		bne	.L464
 4624              	.LVL448:
 4625              	.L307:
2554:Src/BLDC_controller.c **** 
 4626              		.loc 1 2554 11 is_stmt 1 view .LVU1685
2554:Src/BLDC_controller.c **** 
 4627              		.loc 1 2554 41 is_stmt 0 view .LVU1686
 4628 0cce B5F90800 		ldrsh	r0, [r5, #8]
2554:Src/BLDC_controller.c **** 
 4629              		.loc 1 2554 58 view .LVU1687
 4630 0cd2 0001     		lsls	r0, r0, #4
2554:Src/BLDC_controller.c **** 
 4631              		.loc 1 2554 26 view .LVU1688
 4632 0cd4 00B2     		sxth	r0, r0
 4633              	.LVL449:
2561:Src/BLDC_controller.c ****             /* Switch: '<S61>/Switch3' incorporates:
 4634              		.loc 1 2561 11 is_stmt 1 view .LVU1689
2561:Src/BLDC_controller.c ****             /* Switch: '<S61>/Switch3' incorporates:
 4635              		.loc 1 2561 18 is_stmt 0 view .LVU1690
 4636 0cd6 95F8FC30 		ldrb	r3, [r5, #252]	@ zero_extendqisi2
2561:Src/BLDC_controller.c ****             /* Switch: '<S61>/Switch3' incorporates:
 4637              		.loc 1 2561 14 view .LVU1691
 4638 0cda 002B     		cmp	r3, #0
 4639 0cdc 62D0     		beq	.L308
2561:Src/BLDC_controller.c ****             /* Switch: '<S61>/Switch3' incorporates:
 4640              		.loc 1 2561 36 discriminator 1 view .LVU1692
 4641 0cde 0028     		cmp	r0, #0
 4642 0ce0 60D0     		beq	.L308
2565:Src/BLDC_controller.c ****               rtb_TmpSignalConversionAtLow_Pa[0] = rtDW->Vq_max_M1;
 4643              		.loc 1 2565 13 is_stmt 1 view .LVU1693
2565:Src/BLDC_controller.c ****               rtb_TmpSignalConversionAtLow_Pa[0] = rtDW->Vq_max_M1;
 4644              		.loc 1 2565 16 is_stmt 0 view .LVU1694
 4645 0ce2 0028     		cmp	r0, #0
 4646 0ce4 4EDD     		ble	.L309
2566:Src/BLDC_controller.c **** 
 4647              		.loc 1 2566 15 is_stmt 1 view .LVU1695
2566:Src/BLDC_controller.c **** 
 4648              		.loc 1 2566 56 is_stmt 0 view .LVU1696
 4649 0ce6 B4F96020 		ldrsh	r2, [r4, #96]
2566:Src/BLDC_controller.c **** 
 4650              		.loc 1 2566 50 view .LVU1697
 4651 0cea ADF84820 		strh	r2, [sp, #72]	@ movhi
2569:Src/BLDC_controller.c ****                 rtb_TmpSignalConversionAtLow_Pa[1] = rtDW->Merge1;
 4652              		.loc 1 2569 15 is_stmt 1 view .LVU1698
2569:Src/BLDC_controller.c ****                 rtb_TmpSignalConversionAtLow_Pa[1] = rtDW->Merge1;
 4653              		.loc 1 2569 23 is_stmt 0 view .LVU1699
 4654 0cee B4F97410 		ldrsh	r1, [r4, #116]
2569:Src/BLDC_controller.c ****                 rtb_TmpSignalConversionAtLow_Pa[1] = rtDW->Merge1;
 4655              		.loc 1 2569 38 view .LVU1700
 4656 0cf2 B4F96220 		ldrsh	r2, [r4, #98]
2569:Src/BLDC_controller.c ****                 rtb_TmpSignalConversionAtLow_Pa[1] = rtDW->Merge1;
 4657              		.loc 1 2569 18 view .LVU1701
 4658 0cf6 9142     		cmp	r1, r2
 4659 0cf8 41DD     		ble	.L310
2570:Src/BLDC_controller.c ****               } else {
 4660              		.loc 1 2570 17 is_stmt 1 view .LVU1702
ARM GAS  /var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s 			page 146


2570:Src/BLDC_controller.c ****               } else {
 4661              		.loc 1 2570 52 is_stmt 0 view .LVU1703
 4662 0cfa ADF84A10 		strh	r1, [sp, #74]	@ movhi
 4663 0cfe 59E0     		b	.L311
 4664              	.LVL450:
 4665              	.L295:
2477:Src/BLDC_controller.c ****         switch (UnitDelay3) {
 4666              		.loc 1 2477 9 is_stmt 1 view .LVU1704
2477:Src/BLDC_controller.c ****         switch (UnitDelay3) {
 4667              		.loc 1 2477 42 is_stmt 0 view .LVU1705
 4668 0d00 84F89330 		strb	r3, [r4, #147]
2478:Src/BLDC_controller.c ****          case 0:
 4669              		.loc 1 2478 9 is_stmt 1 view .LVU1706
 4670 0d04 032B     		cmp	r3, #3
 4671 0d06 00F28680 		bhi	.L299
 4672 0d0a 01A2     		adr	r2, .L300
 4673 0d0c 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 4674              		.p2align 2
 4675              	.L300:
 4676 0d10 210D0000 		.word	.L301+1
 4677 0d14 CB0C0000 		.word	.L298+1
 4678 0d18 830C0000 		.word	.L297+1
 4679 0d1c 6F0C0000 		.word	.L296+1
 4680              		.p2align 1
 4681              	.L301:
2484:Src/BLDC_controller.c ****             DataTypeConversion2 = rtDW->Abs1;
 4682              		.loc 1 2484 11 view .LVU1707
2484:Src/BLDC_controller.c ****             DataTypeConversion2 = rtDW->Abs1;
 4683              		.loc 1 2484 19 is_stmt 0 view .LVU1708
 4684 0d20 B4F97620 		ldrsh	r2, [r4, #118]
2484:Src/BLDC_controller.c ****             DataTypeConversion2 = rtDW->Abs1;
 4685              		.loc 1 2484 32 view .LVU1709
 4686 0d24 B4F97030 		ldrsh	r3, [r4, #112]
 4687              	.LVL451:
2484:Src/BLDC_controller.c ****             DataTypeConversion2 = rtDW->Abs1;
 4688              		.loc 1 2484 14 view .LVU1710
 4689 0d28 9A42     		cmp	r2, r3
 4690 0d2a 00DA     		bge	.L302
2485:Src/BLDC_controller.c ****           } else {
 4691              		.loc 1 2485 33 view .LVU1711
 4692 0d2c 1346     		mov	r3, r2
 4693              	.L302:
 4694              	.LVL452:
2490:Src/BLDC_controller.c ****             DataTypeConversion2 = rtDW->Switch2_o;
 4695              		.loc 1 2490 11 is_stmt 1 view .LVU1712
2490:Src/BLDC_controller.c ****             DataTypeConversion2 = rtDW->Switch2_o;
 4696              		.loc 1 2490 43 is_stmt 0 view .LVU1713
 4697 0d2e B4F96E20 		ldrsh	r2, [r4, #110]
2490:Src/BLDC_controller.c ****             DataTypeConversion2 = rtDW->Switch2_o;
 4698              		.loc 1 2490 14 view .LVU1714
 4699 0d32 9A42     		cmp	r2, r3
 4700 0d34 00DD     		ble	.L303
 4701 0d36 1A46     		mov	r2, r3
 4702              	.L303:
 4703              	.LVL453:
2497:Src/BLDC_controller.c ****             rtb_Saturation1 = -1;
 4704              		.loc 1 2497 11 is_stmt 1 view .LVU1715
ARM GAS  /var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s 			page 147


2497:Src/BLDC_controller.c ****             rtb_Saturation1 = -1;
 4705              		.loc 1 2497 19 is_stmt 0 view .LVU1716
 4706 0d38 B4F97430 		ldrsh	r3, [r4, #116]
2497:Src/BLDC_controller.c ****             rtb_Saturation1 = -1;
 4707              		.loc 1 2497 14 view .LVU1717
 4708 0d3c 002B     		cmp	r3, #0
 4709 0d3e 0DDB     		blt	.L401
2500:Src/BLDC_controller.c ****           }
 4710              		.loc 1 2500 13 is_stmt 1 view .LVU1718
2500:Src/BLDC_controller.c ****           }
 4711              		.loc 1 2500 29 is_stmt 0 view .LVU1719
 4712 0d40 002B     		cmp	r3, #0
 4713 0d42 D4BF     		ite	le
 4714 0d44 0023     		movle	r3, #0
 4715 0d46 0123     		movgt	r3, #1
 4716              	.LVL454:
 4717              	.L304:
2506:Src/BLDC_controller.c **** 
 4718              		.loc 1 2506 11 is_stmt 1 view .LVU1720
2506:Src/BLDC_controller.c **** 
 4719              		.loc 1 2506 58 is_stmt 0 view .LVU1721
 4720 0d48 02FB03F3 		mul	r3, r2, r3
 4721              	.LVL455:
2506:Src/BLDC_controller.c **** 
 4722              		.loc 1 2506 26 view .LVU1722
 4723 0d4c 1BB2     		sxth	r3, r3
 4724              	.LVL456:
2513:Src/BLDC_controller.c ****             /* SignalConversion: '<S64>/Signal Conversion2' */
 4725              		.loc 1 2513 11 is_stmt 1 view .LVU1723
2513:Src/BLDC_controller.c ****             /* SignalConversion: '<S64>/Signal Conversion2' */
 4726              		.loc 1 2513 36 is_stmt 0 view .LVU1724
 4727 0d4e B4F96020 		ldrsh	r2, [r4, #96]
 4728              	.LVL457:
2513:Src/BLDC_controller.c ****             /* SignalConversion: '<S64>/Signal Conversion2' */
 4729              		.loc 1 2513 14 view .LVU1725
 4730 0d52 9A42     		cmp	r2, r3
 4731 0d54 05DA     		bge	.L305
2515:Src/BLDC_controller.c ****           } else if (rtb_Saturation < rtDW->Gain5) {
 4732              		.loc 1 2515 13 is_stmt 1 view .LVU1726
2515:Src/BLDC_controller.c ****           } else if (rtb_Saturation < rtDW->Gain5) {
 4733              		.loc 1 2515 25 is_stmt 0 view .LVU1727
 4734 0d56 A4F85820 		strh	r2, [r4, #88]	@ movhi
 4735 0d5a 5CE0     		b	.L299
 4736              	.LVL458:
 4737              	.L401:
2498:Src/BLDC_controller.c ****           } else {
 4738              		.loc 1 2498 29 view .LVU1728
 4739 0d5c 4FF0FF33 		mov	r3, #-1
 4740 0d60 F2E7     		b	.L304
 4741              	.LVL459:
 4742              	.L305:
2516:Src/BLDC_controller.c ****             /* Switch: '<S79>/Switch' incorporates:
 4743              		.loc 1 2516 18 is_stmt 1 view .LVU1729
2516:Src/BLDC_controller.c ****             /* Switch: '<S79>/Switch' incorporates:
 4744              		.loc 1 2516 43 is_stmt 0 view .LVU1730
 4745 0d62 B4F96220 		ldrsh	r2, [r4, #98]
2516:Src/BLDC_controller.c ****             /* Switch: '<S79>/Switch' incorporates:
ARM GAS  /var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s 			page 148


 4746              		.loc 1 2516 21 view .LVU1731
 4747 0d66 9A42     		cmp	r2, r3
 4748 0d68 02DD     		ble	.L306
2520:Src/BLDC_controller.c ****           } else {
 4749              		.loc 1 2520 13 is_stmt 1 view .LVU1732
2520:Src/BLDC_controller.c ****           } else {
 4750              		.loc 1 2520 25 is_stmt 0 view .LVU1733
 4751 0d6a A4F85820 		strh	r2, [r4, #88]	@ movhi
 4752 0d6e 52E0     		b	.L299
 4753              	.L306:
2525:Src/BLDC_controller.c ****           }
 4754              		.loc 1 2525 13 is_stmt 1 view .LVU1734
2525:Src/BLDC_controller.c ****           }
 4755              		.loc 1 2525 25 is_stmt 0 view .LVU1735
 4756 0d70 A4F85830 		strh	r3, [r4, #88]	@ movhi
 4757 0d74 4FE0     		b	.L299
 4758              	.LVL460:
 4759              	.L464:
2541:Src/BLDC_controller.c **** 
 4760              		.loc 1 2541 13 is_stmt 1 view .LVU1736
 4761 0d76 201D     		adds	r0, r4, #4
 4762 0d78 FFF7FEFF 		bl	PI_clamp_fixdt_b_Reset
 4763              	.LVL461:
2541:Src/BLDC_controller.c **** 
 4764              		.loc 1 2541 13 is_stmt 0 view .LVU1737
 4765 0d7c A7E7     		b	.L307
 4766              	.LVL462:
 4767              	.L310:
2572:Src/BLDC_controller.c ****               }
 4768              		.loc 1 2572 17 is_stmt 1 view .LVU1738
2572:Src/BLDC_controller.c ****               }
 4769              		.loc 1 2572 52 is_stmt 0 view .LVU1739
 4770 0d7e ADF84A20 		strh	r2, [sp, #74]	@ movhi
 4771 0d82 17E0     		b	.L311
 4772              	.L309:
2577:Src/BLDC_controller.c ****                 /* MinMax: '<S61>/MinMax4' */
 4773              		.loc 1 2577 15 is_stmt 1 view .LVU1740
2577:Src/BLDC_controller.c ****                 /* MinMax: '<S61>/MinMax4' */
 4774              		.loc 1 2577 23 is_stmt 0 view .LVU1741
 4775 0d84 B4F96010 		ldrsh	r1, [r4, #96]
2577:Src/BLDC_controller.c ****                 /* MinMax: '<S61>/MinMax4' */
 4776              		.loc 1 2577 41 view .LVU1742
 4777 0d88 B4F97420 		ldrsh	r2, [r4, #116]
2577:Src/BLDC_controller.c ****                 /* MinMax: '<S61>/MinMax4' */
 4778              		.loc 1 2577 18 view .LVU1743
 4779 0d8c 9142     		cmp	r1, r2
 4780 0d8e 06DA     		bge	.L312
2579:Src/BLDC_controller.c ****               } else {
 4781              		.loc 1 2579 17 is_stmt 1 view .LVU1744
2579:Src/BLDC_controller.c ****               } else {
 4782              		.loc 1 2579 52 is_stmt 0 view .LVU1745
 4783 0d90 ADF84810 		strh	r1, [sp, #72]	@ movhi
 4784              	.L313:
2584:Src/BLDC_controller.c ****             }
 4785              		.loc 1 2584 15 is_stmt 1 view .LVU1746
2584:Src/BLDC_controller.c ****             }
 4786              		.loc 1 2584 56 is_stmt 0 view .LVU1747
ARM GAS  /var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s 			page 149


 4787 0d94 B4F96220 		ldrsh	r2, [r4, #98]
2584:Src/BLDC_controller.c ****             }
 4788              		.loc 1 2584 50 view .LVU1748
 4789 0d98 ADF84A20 		strh	r2, [sp, #74]	@ movhi
 4790 0d9c 0AE0     		b	.L311
 4791              	.L312:
2581:Src/BLDC_controller.c ****               }
 4792              		.loc 1 2581 17 is_stmt 1 view .LVU1749
2581:Src/BLDC_controller.c ****               }
 4793              		.loc 1 2581 52 is_stmt 0 view .LVU1750
 4794 0d9e ADF84820 		strh	r2, [sp, #72]	@ movhi
 4795 0da2 F7E7     		b	.L313
 4796              	.L308:
2589:Src/BLDC_controller.c ****             rtb_TmpSignalConversionAtLow_Pa[1] = rtDW->Gain5;
 4797              		.loc 1 2589 13 is_stmt 1 view .LVU1751
2589:Src/BLDC_controller.c ****             rtb_TmpSignalConversionAtLow_Pa[1] = rtDW->Gain5;
 4798              		.loc 1 2589 54 is_stmt 0 view .LVU1752
 4799 0da4 B4F96020 		ldrsh	r2, [r4, #96]
2589:Src/BLDC_controller.c ****             rtb_TmpSignalConversionAtLow_Pa[1] = rtDW->Gain5;
 4800              		.loc 1 2589 48 view .LVU1753
 4801 0da8 ADF84820 		strh	r2, [sp, #72]	@ movhi
2590:Src/BLDC_controller.c ****           }
 4802              		.loc 1 2590 13 is_stmt 1 view .LVU1754
2590:Src/BLDC_controller.c ****           }
 4803              		.loc 1 2590 54 is_stmt 0 view .LVU1755
 4804 0dac B4F96220 		ldrsh	r2, [r4, #98]
2590:Src/BLDC_controller.c ****           }
 4805              		.loc 1 2590 48 view .LVU1756
 4806 0db0 ADF84A20 		strh	r2, [sp, #74]	@ movhi
 4807              	.L311:
2598:Src/BLDC_controller.c ****             rtb_Saturation = rtDW->Merge1;
 4808              		.loc 1 2598 11 is_stmt 1 view .LVU1757
2598:Src/BLDC_controller.c ****             rtb_Saturation = rtDW->Merge1;
 4809              		.loc 1 2598 14 is_stmt 0 view .LVU1758
 4810 0db4 0BB9     		cbnz	r3, .L314
2599:Src/BLDC_controller.c ****           }
 4811              		.loc 1 2599 13 is_stmt 1 view .LVU1759
2599:Src/BLDC_controller.c ****           }
 4812              		.loc 1 2599 28 is_stmt 0 view .LVU1760
 4813 0db6 B4F97400 		ldrsh	r0, [r4, #116]
 4814              	.LVL463:
 4815              	.L314:
2605:Src/BLDC_controller.c ****           if (rtb_Gain3 > 32767) {
 4816              		.loc 1 2605 11 is_stmt 1 view .LVU1761
2605:Src/BLDC_controller.c ****           if (rtb_Gain3 > 32767) {
 4817              		.loc 1 2605 21 is_stmt 0 view .LVU1762
 4818 0dba 0B9B     		ldr	r3, [sp, #44]
 4819 0dbc C01A     		subs	r0, r0, r3
 4820              	.LVL464:
2606:Src/BLDC_controller.c ****             rtb_Gain3 = 32767;
 4821              		.loc 1 2606 11 is_stmt 1 view .LVU1763
2606:Src/BLDC_controller.c ****             rtb_Gain3 = 32767;
 4822              		.loc 1 2606 14 is_stmt 0 view .LVU1764
 4823 0dbe B0F5004F 		cmp	r0, #32768
 4824 0dc2 09DA     		bge	.L402
2609:Src/BLDC_controller.c ****               rtb_Gain3 = -32768;
 4825              		.loc 1 2609 13 is_stmt 1 view .LVU1765
ARM GAS  /var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s 			page 150


2609:Src/BLDC_controller.c ****               rtb_Gain3 = -32768;
 4826              		.loc 1 2609 16 is_stmt 0 view .LVU1766
 4827 0dc4 10F5004F 		cmn	r0, #32768
 4828 0dc8 08DA     		bge	.L315
2610:Src/BLDC_controller.c ****             }
 4829              		.loc 1 2610 25 view .LVU1767
 4830 0dca 0248     		ldr	r0, .L475+4
 4831              	.LVL465:
2610:Src/BLDC_controller.c ****             }
 4832              		.loc 1 2610 25 view .LVU1768
 4833 0dcc 06E0     		b	.L315
 4834              	.L476:
 4835 0dce 00BF     		.align	2
 4836              	.L475:
 4837 0dd0 00000000 		.word	rtConstP
 4838 0dd4 0080FFFF 		.word	-32768
 4839              	.LVL466:
 4840              	.L402:
2607:Src/BLDC_controller.c ****           } else {
 4841              		.loc 1 2607 23 view .LVU1769
 4842 0dd8 47F6FF70 		movw	r0, #32767
 4843              	.LVL467:
 4844              	.L315:
2615:Src/BLDC_controller.c ****                            rtDW->UnitDelay4_DSTATE_eu,
 4845              		.loc 1 2615 11 is_stmt 1 view .LVU1770
 4846 0ddc B4F98C30 		ldrsh	r3, [r4, #140]
 4847 0de0 B5F8F420 		ldrh	r2, [r5, #244]
 4848 0de4 B5F8EA10 		ldrh	r1, [r5, #234]
 4849 0de8 04F1040C 		add	ip, r4, #4
 4850 0dec CDF810C0 		str	ip, [sp, #16]
 4851 0df0 04F1580C 		add	ip, r4, #88
 4852 0df4 CDF80CC0 		str	ip, [sp, #12]
 4853 0df8 D4F844C0 		ldr	ip, [r4, #68]
 4854 0dfc CDF808C0 		str	ip, [sp, #8]
 4855 0e00 BDF94AC0 		ldrsh	ip, [sp, #74]
 4856 0e04 CDF804C0 		str	ip, [sp, #4]
 4857 0e08 BDF948C0 		ldrsh	ip, [sp, #72]
 4858 0e0c CDF800C0 		str	ip, [sp]
 4859 0e10 00B2     		sxth	r0, r0
 4860              	.LVL468:
2615:Src/BLDC_controller.c ****                            rtDW->UnitDelay4_DSTATE_eu,
 4861              		.loc 1 2615 11 is_stmt 0 view .LVU1771
 4862 0e12 FFF7FEFF 		bl	PI_clamp_fixdt_l
 4863              	.LVL469:
2624:Src/BLDC_controller.c **** 
 4864              		.loc 1 2624 11 is_stmt 1 view .LVU1772
 4865              	.L299:
2728:Src/BLDC_controller.c ****         UnitDelay3 = -1;
 4866              		.loc 1 2728 9 view .LVU1773
2728:Src/BLDC_controller.c ****         UnitDelay3 = -1;
 4867              		.loc 1 2728 20 is_stmt 0 view .LVU1774
 4868 0e16 94F99430 		ldrsb	r3, [r4, #148]
 4869              	.LVL470:
2729:Src/BLDC_controller.c ****         if (rtb_LogicalOperator) {
 4870              		.loc 1 2729 9 is_stmt 1 view .LVU1775
2730:Src/BLDC_controller.c ****           UnitDelay3 = 0;
 4871              		.loc 1 2730 9 view .LVU1776
ARM GAS  /var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s 			page 151


2730:Src/BLDC_controller.c ****           UnitDelay3 = 0;
 4872              		.loc 1 2730 12 is_stmt 0 view .LVU1777
 4873 0e1a 089A     		ldr	r2, [sp, #32]
 4874 0e1c 002A     		cmp	r2, #0
 4875 0e1e 43D0     		beq	.L321
2731:Src/BLDC_controller.c ****         }
 4876              		.loc 1 2731 11 is_stmt 1 view .LVU1778
 4877              	.LVL471:
2734:Src/BLDC_controller.c ****         if (UnitDelay3 == 0) {
 4878              		.loc 1 2734 9 view .LVU1779
2734:Src/BLDC_controller.c ****         if (UnitDelay3 == 0) {
 4879              		.loc 1 2734 37 is_stmt 0 view .LVU1780
 4880 0e20 0022     		movs	r2, #0
 4881 0e22 84F89420 		strb	r2, [r4, #148]
2735:Src/BLDC_controller.c ****           if (0 != rtb_Sum2_h) {
 4882              		.loc 1 2735 9 is_stmt 1 view .LVU1781
2736:Src/BLDC_controller.c ****             /* SystemReset for IfAction SubSystem: '<S59>/Vd_Calculation' incorporates:
 4883              		.loc 1 2736 11 view .LVU1782
2736:Src/BLDC_controller.c ****             /* SystemReset for IfAction SubSystem: '<S59>/Vd_Calculation' incorporates:
 4884              		.loc 1 2736 14 is_stmt 0 view .LVU1783
 4885 0e26 002B     		cmp	r3, #0
 4886 0e28 42D1     		bne	.L465
 4887              	.LVL472:
 4888              	.L323:
2755:Src/BLDC_controller.c **** 
 4889              		.loc 1 2755 11 is_stmt 1 view .LVU1784
2755:Src/BLDC_controller.c **** 
 4890              		.loc 1 2755 42 is_stmt 0 view .LVU1785
 4891 0e2a B4F87230 		ldrh	r3, [r4, #114]
2755:Src/BLDC_controller.c **** 
 4892              		.loc 1 2755 28 view .LVU1786
 4893 0e2e 5B42     		rsbs	r3, r3, #0
2755:Src/BLDC_controller.c **** 
 4894              		.loc 1 2755 26 view .LVU1787
 4895 0e30 1BB2     		sxth	r3, r3
 4896              	.LVL473:
2762:Src/BLDC_controller.c ****             rtb_Saturation = rtDW->i_max;
 4897              		.loc 1 2762 11 is_stmt 1 view .LVU1788
2762:Src/BLDC_controller.c ****             rtb_Saturation = rtDW->i_max;
 4898              		.loc 1 2762 36 is_stmt 0 view .LVU1789
 4899 0e32 B4F96400 		ldrsh	r0, [r4, #100]
2762:Src/BLDC_controller.c ****             rtb_Saturation = rtDW->i_max;
 4900              		.loc 1 2762 14 view .LVU1790
 4901 0e36 9842     		cmp	r0, r3
 4902 0e38 04DB     		blt	.L324
2765:Src/BLDC_controller.c ****               /* Switch: '<S75>/Switch' */
 4903              		.loc 1 2765 13 is_stmt 1 view .LVU1791
2765:Src/BLDC_controller.c ****               /* Switch: '<S75>/Switch' */
 4904              		.loc 1 2765 38 is_stmt 0 view .LVU1792
 4905 0e3a B4F96A00 		ldrsh	r0, [r4, #106]
2765:Src/BLDC_controller.c ****               /* Switch: '<S75>/Switch' */
 4906              		.loc 1 2765 16 view .LVU1793
 4907 0e3e 9842     		cmp	r0, r3
 4908 0e40 00DC     		bgt	.L324
2755:Src/BLDC_controller.c **** 
 4909              		.loc 1 2755 26 view .LVU1794
 4910 0e42 1846     		mov	r0, r3
ARM GAS  /var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s 			page 152


 4911              	.L324:
 4912              	.LVL474:
2774:Src/BLDC_controller.c ****           if (rtb_Gain3 > 32767) {
 4913              		.loc 1 2774 11 is_stmt 1 view .LVU1795
2774:Src/BLDC_controller.c ****           if (rtb_Gain3 > 32767) {
 4914              		.loc 1 2774 64 is_stmt 0 view .LVU1796
 4915 0e44 B4F95430 		ldrsh	r3, [r4, #84]
2774:Src/BLDC_controller.c ****           if (rtb_Gain3 > 32767) {
 4916              		.loc 1 2774 21 view .LVU1797
 4917 0e48 C01A     		subs	r0, r0, r3
 4918              	.LVL475:
2775:Src/BLDC_controller.c ****             rtb_Gain3 = 32767;
 4919              		.loc 1 2775 11 is_stmt 1 view .LVU1798
2775:Src/BLDC_controller.c ****             rtb_Gain3 = 32767;
 4920              		.loc 1 2775 14 is_stmt 0 view .LVU1799
 4921 0e4a B0F5004F 		cmp	r0, #32768
 4922 0e4e 34DA     		bge	.L407
2778:Src/BLDC_controller.c ****               rtb_Gain3 = -32768;
 4923              		.loc 1 2778 13 is_stmt 1 view .LVU1800
2778:Src/BLDC_controller.c ****               rtb_Gain3 = -32768;
 4924              		.loc 1 2778 16 is_stmt 0 view .LVU1801
 4925 0e50 10F5004F 		cmn	r0, #32768
 4926 0e54 33DA     		bge	.L325
2779:Src/BLDC_controller.c ****             }
 4927              		.loc 1 2779 25 view .LVU1802
 4928 0e56 A448     		ldr	r0, .L477
 4929              	.LVL476:
2779:Src/BLDC_controller.c ****             }
 4930              		.loc 1 2779 25 view .LVU1803
 4931 0e58 31E0     		b	.L325
 4932              	.LVL477:
 4933              	.L463:
2635:Src/BLDC_controller.c **** 
 4934              		.loc 1 2635 13 is_stmt 1 view .LVU1804
 4935 0e5a 2046     		mov	r0, r4
 4936 0e5c FFF7FEFF 		bl	PI_clamp_fixdt_g_Reset
 4937              	.LVL478:
2635:Src/BLDC_controller.c **** 
 4938              		.loc 1 2635 13 is_stmt 0 view .LVU1805
 4939 0e60 12E7     		b	.L316
 4940              	.LVL479:
 4941              	.L405:
2667:Src/BLDC_controller.c ****           } else {
 4942              		.loc 1 2667 23 view .LVU1806
 4943 0e62 47F6FF70 		movw	r0, #32767
 4944              	.LVL480:
 4945              	.L318:
2675:Src/BLDC_controller.c ****             rtb_Saturation1 = rtDW->Vq_max_M1;
 4946              		.loc 1 2675 11 is_stmt 1 view .LVU1807
2675:Src/BLDC_controller.c ****             rtb_Saturation1 = rtDW->Vq_max_M1;
 4947              		.loc 1 2675 19 is_stmt 0 view .LVU1808
 4948 0e66 B4F96020 		ldrsh	r2, [r4, #96]
2675:Src/BLDC_controller.c ****             rtb_Saturation1 = rtDW->Vq_max_M1;
 4949              		.loc 1 2675 14 view .LVU1809
 4950 0e6a 9045     		cmp	r8, r2
 4951 0e6c 00DD     		ble	.L319
2676:Src/BLDC_controller.c ****           } else {
ARM GAS  /var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s 			page 153


 4952              		.loc 1 2676 29 view .LVU1810
 4953 0e6e 9046     		mov	r8, r2
 4954              	.L319:
 4955              	.LVL481:
2684:Src/BLDC_controller.c ****             rtb_Saturation = rtDW->Gain5;
 4956              		.loc 1 2684 11 is_stmt 1 view .LVU1811
2684:Src/BLDC_controller.c ****             rtb_Saturation = rtDW->Gain5;
 4957              		.loc 1 2684 38 is_stmt 0 view .LVU1812
 4958 0e70 B4F962C0 		ldrsh	ip, [r4, #98]
2684:Src/BLDC_controller.c ****             rtb_Saturation = rtDW->Gain5;
 4959              		.loc 1 2684 14 view .LVU1813
 4960 0e74 9C45     		cmp	ip, r3
 4961 0e76 00DA     		bge	.L320
2646:Src/BLDC_controller.c **** 
 4962              		.loc 1 2646 26 view .LVU1814
 4963 0e78 9C46     		mov	ip, r3
 4964              	.L320:
 4965              	.LVL482:
2699:Src/BLDC_controller.c ****                            rtDW->UnitDelay4_DSTATE_eu, rtb_Saturation1,
 4966              		.loc 1 2699 11 is_stmt 1 view .LVU1815
 4967 0e7a B4F98C30 		ldrsh	r3, [r4, #140]
 4968 0e7e B5F8F020 		ldrh	r2, [r5, #240]
 4969 0e82 B5F8E810 		ldrh	r1, [r5, #232]
 4970 0e86 0494     		str	r4, [sp, #16]
 4971 0e88 04F1580E 		add	lr, r4, #88
 4972 0e8c CDF80CE0 		str	lr, [sp, #12]
 4973 0e90 4FF0000E 		mov	lr, #0
 4974 0e94 CDF808E0 		str	lr, [sp, #8]
 4975 0e98 CDF804C0 		str	ip, [sp, #4]
 4976 0e9c CDF80080 		str	r8, [sp]
 4977 0ea0 00B2     		sxth	r0, r0
 4978              	.LVL483:
2699:Src/BLDC_controller.c ****                            rtDW->UnitDelay4_DSTATE_eu, rtb_Saturation1,
 4979              		.loc 1 2699 11 is_stmt 0 view .LVU1816
 4980 0ea2 FFF7FEFF 		bl	PI_clamp_fixdt_k
 4981              	.LVL484:
2707:Src/BLDC_controller.c **** 
 4982              		.loc 1 2707 11 is_stmt 1 view .LVU1817
 4983 0ea6 B6E7     		b	.L299
 4984              	.LVL485:
 4985              	.L321:
2734:Src/BLDC_controller.c ****         if (UnitDelay3 == 0) {
 4986              		.loc 1 2734 9 view .LVU1818
2734:Src/BLDC_controller.c ****         if (UnitDelay3 == 0) {
 4987              		.loc 1 2734 37 is_stmt 0 view .LVU1819
 4988 0ea8 FF23     		movs	r3, #255
 4989              	.LVL486:
2734:Src/BLDC_controller.c ****         if (UnitDelay3 == 0) {
 4990              		.loc 1 2734 37 view .LVU1820
 4991 0eaa 84F89430 		strb	r3, [r4, #148]
 4992              	.LVL487:
2735:Src/BLDC_controller.c ****           if (0 != rtb_Sum2_h) {
 4993              		.loc 1 2735 9 is_stmt 1 view .LVU1821
 4994 0eae D8E4     		b	.L265
 4995              	.LVL488:
 4996              	.L465:
2744:Src/BLDC_controller.c **** 
ARM GAS  /var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s 			page 154


 4997              		.loc 1 2744 13 view .LVU1822
 4998 0eb0 04F10C00 		add	r0, r4, #12
 4999 0eb4 FFF7FEFF 		bl	PI_clamp_fixdt_Reset
 5000              	.LVL489:
2744:Src/BLDC_controller.c **** 
 5001              		.loc 1 2744 13 is_stmt 0 view .LVU1823
 5002 0eb8 B7E7     		b	.L323
 5003              	.LVL490:
 5004              	.L407:
2776:Src/BLDC_controller.c ****           } else {
 5005              		.loc 1 2776 23 view .LVU1824
 5006 0eba 47F6FF70 		movw	r0, #32767
 5007              	.LVL491:
 5008              	.L325:
2784:Src/BLDC_controller.c ****                          rtDW->Vd_max1, rtDW->Gain3, 0, &rtDW->Switch1,
 5009              		.loc 1 2784 11 is_stmt 1 view .LVU1825
 5010 0ebe B5F8EE20 		ldrh	r2, [r5, #238]
 5011 0ec2 B5F8E610 		ldrh	r1, [r5, #230]
 5012 0ec6 04F10C03 		add	r3, r4, #12
 5013 0eca 0493     		str	r3, [sp, #16]
 5014 0ecc 04F15A03 		add	r3, r4, #90
 5015 0ed0 0393     		str	r3, [sp, #12]
 5016 0ed2 0023     		movs	r3, #0
 5017 0ed4 0293     		str	r3, [sp, #8]
 5018 0ed6 B4F95EC0 		ldrsh	ip, [r4, #94]
 5019 0eda CDF804C0 		str	ip, [sp, #4]
 5020 0ede B4F95CC0 		ldrsh	ip, [r4, #92]
 5021 0ee2 CDF800C0 		str	ip, [sp]
 5022 0ee6 00B2     		sxth	r0, r0
 5023              	.LVL492:
2784:Src/BLDC_controller.c ****                          rtDW->Vd_max1, rtDW->Gain3, 0, &rtDW->Switch1,
 5024              		.loc 1 2784 11 is_stmt 0 view .LVU1826
 5025 0ee8 FFF7FEFF 		bl	PI_clamp_fixdt
 5026              	.LVL493:
 5027 0eec B9E4     		b	.L265
 5028              	.LVL494:
 5029              	.L454:
2813:Src/BLDC_controller.c ****     UnitDelay3 = 0;
 5030              		.loc 1 2813 5 is_stmt 1 view .LVU1827
2813:Src/BLDC_controller.c ****     UnitDelay3 = 0;
 5031              		.loc 1 2813 20 is_stmt 0 view .LVU1828
 5032 0eee B4F95880 		ldrsh	r8, [r4, #88]
 5033              	.LVL495:
2814:Src/BLDC_controller.c ****   } else {
 5034              		.loc 1 2814 5 is_stmt 1 view .LVU1829
2814:Src/BLDC_controller.c ****   } else {
 5035              		.loc 1 2814 16 is_stmt 0 view .LVU1830
 5036 0ef2 0023     		movs	r3, #0
 5037 0ef4 C0E4     		b	.L327
 5038              	.LVL496:
 5039              	.L409:
2838:Src/BLDC_controller.c ****     } else {
 5040              		.loc 1 2838 17 view .LVU1831
 5041 0ef6 47F6FF70 		movw	r0, #32767
 5042              	.LVL497:
 5043              	.L330:
2842:Src/BLDC_controller.c ****       }
ARM GAS  /var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s 			page 155


2843:Src/BLDC_controller.c ****     }
2844:Src/BLDC_controller.c **** 
2845:Src/BLDC_controller.c ****     /* Sum: '<S58>/Sum1' incorporates:
2846:Src/BLDC_controller.c ****      *  Product: '<S58>/Divide2'
2847:Src/BLDC_controller.c ****      *  Product: '<S58>/Divide3'
2848:Src/BLDC_controller.c ****      */
2849:Src/BLDC_controller.c ****     rtb_Sum1_jt = (int16_T)((rtDW->Switch1 * rtDW->r_sin_M1) >> 14) + (int16_T)
 5044              		.loc 1 2849 5 is_stmt 1 view .LVU1832
 5045              		.loc 1 2849 44 is_stmt 0 view .LVU1833
 5046 0efa 03FB02F2 		mul	r2, r3, r2
 5047              		.loc 1 2849 19 view .LVU1834
 5048 0efe 42F38F32 		sbfx	r2, r2, #14, #16
2850:Src/BLDC_controller.c ****       ((rtDW->Merge * rtDW->r_cos_M1) >> 14);
 5049              		.loc 1 2850 21 view .LVU1835
 5050 0f02 0CFB01F1 		mul	r1, ip, r1
2849:Src/BLDC_controller.c ****       ((rtDW->Merge * rtDW->r_cos_M1) >> 14);
 5051              		.loc 1 2849 71 view .LVU1836
 5052 0f06 41F38F31 		sbfx	r1, r1, #14, #16
2849:Src/BLDC_controller.c ****       ((rtDW->Merge * rtDW->r_cos_M1) >> 14);
 5053              		.loc 1 2849 17 view .LVU1837
 5054 0f0a 0A44     		add	r2, r2, r1
 5055              	.LVL498:
2851:Src/BLDC_controller.c ****     if (rtb_Sum1_jt > 32767) {
 5056              		.loc 1 2851 5 is_stmt 1 view .LVU1838
 5057              		.loc 1 2851 8 is_stmt 0 view .LVU1839
 5058 0f0c B2F5004F 		cmp	r2, #32768
 5059 0f10 04DA     		bge	.L411
2852:Src/BLDC_controller.c ****       rtb_Sum1_jt = 32767;
2853:Src/BLDC_controller.c ****     } else {
2854:Src/BLDC_controller.c ****       if (rtb_Sum1_jt < -32768) {
 5060              		.loc 1 2854 7 is_stmt 1 view .LVU1840
 5061              		.loc 1 2854 10 is_stmt 0 view .LVU1841
 5062 0f12 12F5004F 		cmn	r2, #32768
 5063 0f16 03DA     		bge	.L331
2855:Src/BLDC_controller.c ****         rtb_Sum1_jt = -32768;
 5064              		.loc 1 2855 21 view .LVU1842
 5065 0f18 734A     		ldr	r2, .L477
 5066              	.LVL499:
 5067              		.loc 1 2855 21 view .LVU1843
 5068 0f1a 01E0     		b	.L331
 5069              	.LVL500:
 5070              	.L411:
2852:Src/BLDC_controller.c ****       rtb_Sum1_jt = 32767;
 5071              		.loc 1 2852 19 view .LVU1844
 5072 0f1c 47F6FF72 		movw	r2, #32767
 5073              	.LVL501:
 5074              	.L331:
2856:Src/BLDC_controller.c ****       }
2857:Src/BLDC_controller.c ****     }
2858:Src/BLDC_controller.c **** 
2859:Src/BLDC_controller.c ****     /* Gain: '<S57>/Gain1' incorporates:
2860:Src/BLDC_controller.c ****      *  Sum: '<S58>/Sum1'
2861:Src/BLDC_controller.c ****      */
2862:Src/BLDC_controller.c ****     rtb_Sum1_jt *= 14189;
 5075              		.loc 1 2862 5 is_stmt 1 view .LVU1845
 5076              		.loc 1 2862 17 is_stmt 0 view .LVU1846
 5077 0f20 43F26D73 		movw	r3, #14189
ARM GAS  /var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s 			page 156


 5078 0f24 03FB02F2 		mul	r2, r3, r2
 5079              	.LVL502:
2863:Src/BLDC_controller.c **** 
2864:Src/BLDC_controller.c ****     /* Sum: '<S57>/Sum6' incorporates:
2865:Src/BLDC_controller.c ****      *  Gain: '<S57>/Gain1'
2866:Src/BLDC_controller.c ****      *  Gain: '<S57>/Gain3'
2867:Src/BLDC_controller.c ****      *  Sum: '<S58>/Sum6'
2868:Src/BLDC_controller.c ****      */
2869:Src/BLDC_controller.c ****     rtb_Sum1_jt = (((rtb_Sum1_jt < 0 ? 16383 : 0) + rtb_Sum1_jt) >> 14) -
 5080              		.loc 1 2869 5 is_stmt 1 view .LVU1847
 5081              		.loc 1 2869 46 is_stmt 0 view .LVU1848
 5082 0f28 002A     		cmp	r2, #0
 5083 0f2a 12DB     		blt	.L466
 5084 0f2c 0023     		movs	r3, #0
 5085              	.L332:
 5086              		.loc 1 2869 51 discriminator 4 view .LVU1849
 5087 0f2e 1344     		add	r3, r3, r2
2870:Src/BLDC_controller.c ****       ((int16_T)(((int16_T)rtb_Gain3 < 0) + (int16_T)rtb_Gain3) >> 1);
 5088              		.loc 1 2870 19 discriminator 4 view .LVU1850
 5089 0f30 01B2     		sxth	r1, r0
 5090              		.loc 1 2870 38 discriminator 4 view .LVU1851
 5091 0f32 C0F3C032 		ubfx	r2, r0, #15, #1
 5092              	.LVL503:
 5093              		.loc 1 2870 45 discriminator 4 view .LVU1852
 5094 0f36 80B2     		uxth	r0, r0
 5095              	.LVL504:
 5096              		.loc 1 2870 43 discriminator 4 view .LVU1853
 5097 0f38 0244     		add	r2, r2, r0
 5098              		.loc 1 2870 65 discriminator 4 view .LVU1854
 5099 0f3a 42F34E02 		sbfx	r2, r2, #1, #15
2869:Src/BLDC_controller.c ****       ((int16_T)(((int16_T)rtb_Gain3 < 0) + (int16_T)rtb_Gain3) >> 1);
 5100              		.loc 1 2869 17 discriminator 4 view .LVU1855
 5101 0f3e C2EBA332 		rsb	r2, r2, r3, asr #14
 5102              	.LVL505:
2871:Src/BLDC_controller.c ****     if (rtb_Sum1_jt > 32767) {
 5103              		.loc 1 2871 5 is_stmt 1 discriminator 4 view .LVU1856
 5104              		.loc 1 2871 8 is_stmt 0 discriminator 4 view .LVU1857
 5105 0f42 B2F5004F 		cmp	r2, #32768
 5106 0f46 07DA     		bge	.L414
2872:Src/BLDC_controller.c ****       rtb_Sum1_jt = 32767;
2873:Src/BLDC_controller.c ****     } else {
2874:Src/BLDC_controller.c ****       if (rtb_Sum1_jt < -32768) {
 5107              		.loc 1 2874 7 is_stmt 1 view .LVU1858
 5108              		.loc 1 2874 10 is_stmt 0 view .LVU1859
 5109 0f48 12F5004F 		cmn	r2, #32768
 5110 0f4c 06DA     		bge	.L333
2875:Src/BLDC_controller.c ****         rtb_Sum1_jt = -32768;
 5111              		.loc 1 2875 21 view .LVU1860
 5112 0f4e 664A     		ldr	r2, .L477
 5113              	.LVL506:
 5114              		.loc 1 2875 21 view .LVU1861
 5115 0f50 04E0     		b	.L333
 5116              	.LVL507:
 5117              	.L466:
2869:Src/BLDC_controller.c ****       ((int16_T)(((int16_T)rtb_Gain3 < 0) + (int16_T)rtb_Gain3) >> 1);
 5118              		.loc 1 2869 46 view .LVU1862
 5119 0f52 43F6FF73 		movw	r3, #16383
ARM GAS  /var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s 			page 157


 5120 0f56 EAE7     		b	.L332
 5121              	.LVL508:
 5122              	.L414:
2872:Src/BLDC_controller.c ****       rtb_Sum1_jt = 32767;
 5123              		.loc 1 2872 19 view .LVU1863
 5124 0f58 47F6FF72 		movw	r2, #32767
 5125              	.LVL509:
 5126              	.L333:
2876:Src/BLDC_controller.c ****       }
2877:Src/BLDC_controller.c ****     }
2878:Src/BLDC_controller.c **** 
2879:Src/BLDC_controller.c ****     /* Sum: '<S57>/Sum2' incorporates:
2880:Src/BLDC_controller.c ****      *  Sum: '<S57>/Sum6'
2881:Src/BLDC_controller.c ****      *  Sum: '<S58>/Sum6'
2882:Src/BLDC_controller.c ****      */
2883:Src/BLDC_controller.c ****     rtb_Switch1 = -(int16_T)rtb_Gain3 - (int16_T)rtb_Sum1_jt;
 5127              		.loc 1 2883 5 is_stmt 1 view .LVU1864
 5128              		.loc 1 2883 19 is_stmt 0 view .LVU1865
 5129 0f5c 4B42     		rsbs	r3, r1, #0
 5130              		.loc 1 2883 41 view .LVU1866
 5131 0f5e 12B2     		sxth	r2, r2
 5132              	.LVL510:
 5133              		.loc 1 2883 41 view .LVU1867
 5134 0f60 1046     		mov	r0, r2
 5135              		.loc 1 2883 17 view .LVU1868
 5136 0f62 9B1A     		subs	r3, r3, r2
 5137              	.LVL511:
2884:Src/BLDC_controller.c ****     if (rtb_Switch1 > 32767) {
 5138              		.loc 1 2884 5 is_stmt 1 view .LVU1869
 5139              		.loc 1 2884 8 is_stmt 0 view .LVU1870
 5140 0f64 B3F5004F 		cmp	r3, #32768
 5141 0f68 04DA     		bge	.L416
2885:Src/BLDC_controller.c ****       rtb_Switch1 = 32767;
2886:Src/BLDC_controller.c ****     } else {
2887:Src/BLDC_controller.c ****       if (rtb_Switch1 < -32768) {
 5142              		.loc 1 2887 7 is_stmt 1 view .LVU1871
 5143              		.loc 1 2887 10 is_stmt 0 view .LVU1872
 5144 0f6a 13F5004F 		cmn	r3, #32768
 5145 0f6e 03DA     		bge	.L334
2888:Src/BLDC_controller.c ****         rtb_Switch1 = -32768;
 5146              		.loc 1 2888 21 view .LVU1873
 5147 0f70 5D4B     		ldr	r3, .L477
 5148              	.LVL512:
 5149              		.loc 1 2888 21 view .LVU1874
 5150 0f72 01E0     		b	.L334
 5151              	.LVL513:
 5152              	.L416:
2885:Src/BLDC_controller.c ****       rtb_Switch1 = 32767;
 5153              		.loc 1 2885 19 view .LVU1875
 5154 0f74 47F6FF73 		movw	r3, #32767
 5155              	.LVL514:
 5156              	.L334:
2889:Src/BLDC_controller.c ****       }
2890:Src/BLDC_controller.c ****     }
2891:Src/BLDC_controller.c **** 
2892:Src/BLDC_controller.c ****     /* MinMax: '<S57>/MinMax1' incorporates:
2893:Src/BLDC_controller.c ****      *  Sum: '<S57>/Sum2'
ARM GAS  /var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s 			page 158


2894:Src/BLDC_controller.c ****      *  Sum: '<S57>/Sum6'
2895:Src/BLDC_controller.c ****      *  Sum: '<S58>/Sum6'
2896:Src/BLDC_controller.c ****      */
2897:Src/BLDC_controller.c ****     DataTypeConversion2 = (int16_T)rtb_Gain3;
 5157              		.loc 1 2897 5 is_stmt 1 view .LVU1876
2898:Src/BLDC_controller.c ****     if (!((int16_T)rtb_Gain3 < (int16_T)rtb_Sum1_jt)) {
 5158              		.loc 1 2898 5 view .LVU1877
 5159              		.loc 1 2898 8 is_stmt 0 view .LVU1878
 5160 0f78 9142     		cmp	r1, r2
 5161 0f7a 13DA     		bge	.L418
2897:Src/BLDC_controller.c ****     if (!((int16_T)rtb_Gain3 < (int16_T)rtb_Sum1_jt)) {
 5162              		.loc 1 2897 25 view .LVU1879
 5163 0f7c 8C46     		mov	ip, r1
 5164              	.L335:
 5165              	.LVL515:
2899:Src/BLDC_controller.c ****       DataTypeConversion2 = (int16_T)rtb_Sum1_jt;
2900:Src/BLDC_controller.c ****     }
2901:Src/BLDC_controller.c **** 
2902:Src/BLDC_controller.c ****     if (!(DataTypeConversion2 < (int16_T)rtb_Switch1)) {
 5166              		.loc 1 2902 5 is_stmt 1 view .LVU1880
 5167              		.loc 1 2902 33 is_stmt 0 view .LVU1881
 5168 0f7e 1BB2     		sxth	r3, r3
 5169              	.LVL516:
 5170              		.loc 1 2902 8 view .LVU1882
 5171 0f80 6345     		cmp	r3, ip
 5172 0f82 00DC     		bgt	.L336
2903:Src/BLDC_controller.c ****       DataTypeConversion2 = (int16_T)rtb_Switch1;
 5173              		.loc 1 2903 27 view .LVU1883
 5174 0f84 9C46     		mov	ip, r3
 5175              	.LVL517:
 5176              	.L336:
2904:Src/BLDC_controller.c ****     }
2905:Src/BLDC_controller.c **** 
2906:Src/BLDC_controller.c ****     /* MinMax: '<S57>/MinMax2' incorporates:
2907:Src/BLDC_controller.c ****      *  Sum: '<S57>/Sum2'
2908:Src/BLDC_controller.c ****      *  Sum: '<S57>/Sum6'
2909:Src/BLDC_controller.c ****      *  Sum: '<S58>/Sum6'
2910:Src/BLDC_controller.c ****      */
2911:Src/BLDC_controller.c ****     rtb_Saturation1 = (int16_T)rtb_Gain3;
 5177              		.loc 1 2911 5 is_stmt 1 view .LVU1884
2912:Src/BLDC_controller.c ****     if (!((int16_T)rtb_Gain3 > (int16_T)rtb_Sum1_jt)) {
 5178              		.loc 1 2912 5 view .LVU1885
 5179              		.loc 1 2912 8 is_stmt 0 view .LVU1886
 5180 0f86 9142     		cmp	r1, r2
 5181 0f88 00DD     		ble	.L337
2911:Src/BLDC_controller.c ****     if (!((int16_T)rtb_Gain3 > (int16_T)rtb_Sum1_jt)) {
 5182              		.loc 1 2911 21 view .LVU1887
 5183 0f8a 0A46     		mov	r2, r1
 5184              	.L337:
 5185              	.LVL518:
2913:Src/BLDC_controller.c ****       rtb_Saturation1 = (int16_T)rtb_Sum1_jt;
2914:Src/BLDC_controller.c ****     }
2915:Src/BLDC_controller.c **** 
2916:Src/BLDC_controller.c ****     if (!(rtb_Saturation1 > (int16_T)rtb_Switch1)) {
 5186              		.loc 1 2916 5 is_stmt 1 view .LVU1888
 5187              		.loc 1 2916 8 is_stmt 0 view .LVU1889
 5188 0f8c 9342     		cmp	r3, r2
ARM GAS  /var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s 			page 159


 5189 0f8e 00DB     		blt	.L338
2917:Src/BLDC_controller.c ****       rtb_Saturation1 = (int16_T)rtb_Switch1;
 5190              		.loc 1 2917 23 view .LVU1890
 5191 0f90 1A46     		mov	r2, r3
 5192              	.LVL519:
 5193              	.L338:
2918:Src/BLDC_controller.c ****     }
2919:Src/BLDC_controller.c **** 
2920:Src/BLDC_controller.c ****     /* Sum: '<S57>/Add' incorporates:
2921:Src/BLDC_controller.c ****      *  MinMax: '<S57>/MinMax1'
2922:Src/BLDC_controller.c ****      *  MinMax: '<S57>/MinMax2'
2923:Src/BLDC_controller.c ****      */
2924:Src/BLDC_controller.c ****     rtb_Sum1 = DataTypeConversion2 + rtb_Saturation1;
 5194              		.loc 1 2924 5 is_stmt 1 view .LVU1891
 5195              		.loc 1 2924 14 is_stmt 0 view .LVU1892
 5196 0f92 6244     		add	r2, r2, ip
 5197              	.LVL520:
2925:Src/BLDC_controller.c ****     if (rtb_Sum1 > 32767) {
 5198              		.loc 1 2925 5 is_stmt 1 view .LVU1893
 5199              		.loc 1 2925 8 is_stmt 0 view .LVU1894
 5200 0f94 B2F5004F 		cmp	r2, #32768
 5201 0f98 06DA     		bge	.L421
2926:Src/BLDC_controller.c ****       rtb_Sum1 = 32767;
2927:Src/BLDC_controller.c ****     } else {
2928:Src/BLDC_controller.c ****       if (rtb_Sum1 < -32768) {
 5202              		.loc 1 2928 7 is_stmt 1 view .LVU1895
 5203              		.loc 1 2928 10 is_stmt 0 view .LVU1896
 5204 0f9a 12F5004F 		cmn	r2, #32768
 5205 0f9e 05DA     		bge	.L339
2929:Src/BLDC_controller.c ****         rtb_Sum1 = -32768;
 5206              		.loc 1 2929 18 view .LVU1897
 5207 0fa0 514A     		ldr	r2, .L477
 5208              	.LVL521:
 5209              		.loc 1 2929 18 view .LVU1898
 5210 0fa2 03E0     		b	.L339
 5211              	.LVL522:
 5212              	.L418:
2899:Src/BLDC_controller.c ****     }
 5213              		.loc 1 2899 27 view .LVU1899
 5214 0fa4 9446     		mov	ip, r2
 5215 0fa6 EAE7     		b	.L335
 5216              	.LVL523:
 5217              	.L421:
2926:Src/BLDC_controller.c ****       rtb_Sum1 = 32767;
 5218              		.loc 1 2926 16 view .LVU1900
 5219 0fa8 47F6FF72 		movw	r2, #32767
 5220              	.LVL524:
 5221              	.L339:
2930:Src/BLDC_controller.c ****       }
2931:Src/BLDC_controller.c ****     }
2932:Src/BLDC_controller.c **** 
2933:Src/BLDC_controller.c ****     /* Gain: '<S57>/Gain2' incorporates:
2934:Src/BLDC_controller.c ****      *  Sum: '<S57>/Add'
2935:Src/BLDC_controller.c ****      */
2936:Src/BLDC_controller.c ****     rtb_Merge1 = (int16_T)(rtb_Sum1 >> 1);
 5222              		.loc 1 2936 5 is_stmt 1 view .LVU1901
 5223              		.loc 1 2936 16 is_stmt 0 view .LVU1902
ARM GAS  /var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s 			page 160


 5224 0fac 42F34F02 		sbfx	r2, r2, #1, #16
 5225              	.LVL525:
2937:Src/BLDC_controller.c **** 
2938:Src/BLDC_controller.c ****     /* Sum: '<S57>/Add1' incorporates:
2939:Src/BLDC_controller.c ****      *  Sum: '<S58>/Sum6'
2940:Src/BLDC_controller.c ****      */
2941:Src/BLDC_controller.c ****     rtb_Gain3 = (int16_T)rtb_Gain3 - rtb_Merge1;
 5226              		.loc 1 2941 5 is_stmt 1 view .LVU1903
 5227              		.loc 1 2941 15 is_stmt 0 view .LVU1904
 5228 0fb0 891A     		subs	r1, r1, r2
 5229              	.LVL526:
2942:Src/BLDC_controller.c ****     if (rtb_Gain3 > 32767) {
 5230              		.loc 1 2942 5 is_stmt 1 view .LVU1905
 5231              		.loc 1 2942 8 is_stmt 0 view .LVU1906
 5232 0fb2 B1F5004F 		cmp	r1, #32768
 5233 0fb6 04DA     		bge	.L423
2943:Src/BLDC_controller.c ****       rtb_Gain3 = 32767;
2944:Src/BLDC_controller.c ****     } else {
2945:Src/BLDC_controller.c ****       if (rtb_Gain3 < -32768) {
 5234              		.loc 1 2945 7 is_stmt 1 view .LVU1907
 5235              		.loc 1 2945 10 is_stmt 0 view .LVU1908
 5236 0fb8 11F5004F 		cmn	r1, #32768
 5237 0fbc 03DA     		bge	.L340
2946:Src/BLDC_controller.c ****         rtb_Gain3 = -32768;
 5238              		.loc 1 2946 19 view .LVU1909
 5239 0fbe 4A49     		ldr	r1, .L477
 5240              	.LVL527:
 5241              		.loc 1 2946 19 view .LVU1910
 5242 0fc0 01E0     		b	.L340
 5243              	.LVL528:
 5244              	.L423:
2943:Src/BLDC_controller.c ****       rtb_Gain3 = 32767;
 5245              		.loc 1 2943 17 view .LVU1911
 5246 0fc2 47F6FF71 		movw	r1, #32767
 5247              	.LVL529:
 5248              	.L340:
2947:Src/BLDC_controller.c ****       }
2948:Src/BLDC_controller.c ****     }
2949:Src/BLDC_controller.c **** 
2950:Src/BLDC_controller.c ****     /* Gain: '<S57>/Gain4' incorporates:
2951:Src/BLDC_controller.c ****      *  Sum: '<S57>/Add1'
2952:Src/BLDC_controller.c ****      */
2953:Src/BLDC_controller.c ****     rtDW->Gain4_e[0] = (int16_T)((18919 * rtb_Gain3) >> 14);
 5249              		.loc 1 2953 5 is_stmt 1 view .LVU1912
 5250              		.loc 1 2953 41 is_stmt 0 view .LVU1913
 5251 0fc6 44F6E71C 		movw	ip, #18919
 5252              	.LVL530:
 5253              		.loc 1 2953 41 view .LVU1914
 5254 0fca 0CFB01F1 		mul	r1, ip, r1
 5255              	.LVL531:
 5256              		.loc 1 2953 24 view .LVU1915
 5257 0fce 41F38F31 		sbfx	r1, r1, #14, #16
 5258              		.loc 1 2953 22 view .LVU1916
 5259 0fd2 A4F84C10 		strh	r1, [r4, #76]	@ movhi
2954:Src/BLDC_controller.c **** 
2955:Src/BLDC_controller.c ****     /* Sum: '<S57>/Add1' incorporates:
2956:Src/BLDC_controller.c ****      *  Sum: '<S57>/Sum6'
ARM GAS  /var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s 			page 161


2957:Src/BLDC_controller.c ****      */
2958:Src/BLDC_controller.c ****     rtb_Gain3 = (int16_T)rtb_Sum1_jt - rtb_Merge1;
 5260              		.loc 1 2958 5 is_stmt 1 view .LVU1917
 5261              		.loc 1 2958 15 is_stmt 0 view .LVU1918
 5262 0fd6 801A     		subs	r0, r0, r2
 5263              	.LVL532:
2959:Src/BLDC_controller.c ****     if (rtb_Gain3 > 32767) {
 5264              		.loc 1 2959 5 is_stmt 1 view .LVU1919
 5265              		.loc 1 2959 8 is_stmt 0 view .LVU1920
 5266 0fd8 B0F5004F 		cmp	r0, #32768
 5267 0fdc 04DA     		bge	.L425
2960:Src/BLDC_controller.c ****       rtb_Gain3 = 32767;
2961:Src/BLDC_controller.c ****     } else {
2962:Src/BLDC_controller.c ****       if (rtb_Gain3 < -32768) {
 5268              		.loc 1 2962 7 is_stmt 1 view .LVU1921
 5269              		.loc 1 2962 10 is_stmt 0 view .LVU1922
 5270 0fde 10F5004F 		cmn	r0, #32768
 5271 0fe2 03DA     		bge	.L341
2963:Src/BLDC_controller.c ****         rtb_Gain3 = -32768;
 5272              		.loc 1 2963 19 view .LVU1923
 5273 0fe4 4048     		ldr	r0, .L477
 5274              	.LVL533:
 5275              		.loc 1 2963 19 view .LVU1924
 5276 0fe6 01E0     		b	.L341
 5277              	.LVL534:
 5278              	.L425:
2960:Src/BLDC_controller.c ****       rtb_Gain3 = 32767;
 5279              		.loc 1 2960 17 view .LVU1925
 5280 0fe8 47F6FF70 		movw	r0, #32767
 5281              	.LVL535:
 5282              	.L341:
2964:Src/BLDC_controller.c ****       }
2965:Src/BLDC_controller.c ****     }
2966:Src/BLDC_controller.c **** 
2967:Src/BLDC_controller.c ****     /* Gain: '<S57>/Gain4' incorporates:
2968:Src/BLDC_controller.c ****      *  Sum: '<S57>/Add1'
2969:Src/BLDC_controller.c ****      */
2970:Src/BLDC_controller.c ****     rtDW->Gain4_e[1] = (int16_T)((18919 * rtb_Gain3) >> 14);
 5283              		.loc 1 2970 5 is_stmt 1 view .LVU1926
 5284              		.loc 1 2970 41 is_stmt 0 view .LVU1927
 5285 0fec 44F6E711 		movw	r1, #18919
 5286 0ff0 01FB00F0 		mul	r0, r1, r0
 5287              	.LVL536:
 5288              		.loc 1 2970 24 view .LVU1928
 5289 0ff4 40F38F30 		sbfx	r0, r0, #14, #16
 5290              		.loc 1 2970 22 view .LVU1929
 5291 0ff8 A4F84E00 		strh	r0, [r4, #78]	@ movhi
2971:Src/BLDC_controller.c **** 
2972:Src/BLDC_controller.c ****     /* Sum: '<S57>/Add1' incorporates:
2973:Src/BLDC_controller.c ****      *  Sum: '<S57>/Sum2'
2974:Src/BLDC_controller.c ****      */
2975:Src/BLDC_controller.c ****     rtb_Gain3 = (int16_T)rtb_Switch1 - rtb_Merge1;
 5292              		.loc 1 2975 5 is_stmt 1 view .LVU1930
 5293              		.loc 1 2975 15 is_stmt 0 view .LVU1931
 5294 0ffc 9A1A     		subs	r2, r3, r2
 5295              	.LVL537:
2976:Src/BLDC_controller.c ****     if (rtb_Gain3 > 32767) {
ARM GAS  /var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s 			page 162


 5296              		.loc 1 2976 5 is_stmt 1 view .LVU1932
 5297              		.loc 1 2976 8 is_stmt 0 view .LVU1933
 5298 0ffe B2F5004F 		cmp	r2, #32768
 5299 1002 04DA     		bge	.L427
2977:Src/BLDC_controller.c ****       rtb_Gain3 = 32767;
2978:Src/BLDC_controller.c ****     } else {
2979:Src/BLDC_controller.c ****       if (rtb_Gain3 < -32768) {
 5300              		.loc 1 2979 7 is_stmt 1 view .LVU1934
 5301              		.loc 1 2979 10 is_stmt 0 view .LVU1935
 5302 1004 12F5004F 		cmn	r2, #32768
 5303 1008 03DA     		bge	.L342
2980:Src/BLDC_controller.c ****         rtb_Gain3 = -32768;
 5304              		.loc 1 2980 19 view .LVU1936
 5305 100a 374A     		ldr	r2, .L477
 5306              	.LVL538:
 5307              		.loc 1 2980 19 view .LVU1937
 5308 100c 01E0     		b	.L342
 5309              	.LVL539:
 5310              	.L427:
2977:Src/BLDC_controller.c ****       rtb_Gain3 = 32767;
 5311              		.loc 1 2977 17 view .LVU1938
 5312 100e 47F6FF72 		movw	r2, #32767
 5313              	.LVL540:
 5314              	.L342:
2981:Src/BLDC_controller.c ****       }
2982:Src/BLDC_controller.c ****     }
2983:Src/BLDC_controller.c **** 
2984:Src/BLDC_controller.c ****     /* Gain: '<S57>/Gain4' incorporates:
2985:Src/BLDC_controller.c ****      *  Sum: '<S57>/Add1'
2986:Src/BLDC_controller.c ****      */
2987:Src/BLDC_controller.c ****     rtDW->Gain4_e[2] = (int16_T)((18919 * rtb_Gain3) >> 14);
 5315              		.loc 1 2987 5 is_stmt 1 view .LVU1939
 5316              		.loc 1 2987 41 is_stmt 0 view .LVU1940
 5317 1012 44F6E713 		movw	r3, #18919
 5318 1016 03FB02F2 		mul	r2, r3, r2
 5319              	.LVL541:
 5320              		.loc 1 2987 24 view .LVU1941
 5321 101a 42F38F32 		sbfx	r2, r2, #14, #16
 5322              		.loc 1 2987 22 view .LVU1942
 5323 101e A4F85020 		strh	r2, [r4, #80]	@ movhi
 5324              	.L329:
2988:Src/BLDC_controller.c **** 
2989:Src/BLDC_controller.c ****     /* End of Outputs for SubSystem: '<S7>/Clarke_Park_Transform_Inverse' */
2990:Src/BLDC_controller.c ****   }
2991:Src/BLDC_controller.c **** 
2992:Src/BLDC_controller.c ****   /* End of If: '<S7>/If2' */
2993:Src/BLDC_controller.c **** 
2994:Src/BLDC_controller.c ****   /* If: '<S8>/If' incorporates:
2995:Src/BLDC_controller.c ****    *  Constant: '<S11>/vec_hallToPos'
2996:Src/BLDC_controller.c ****    *  Constant: '<S1>/z_ctrlTypSel'
2997:Src/BLDC_controller.c ****    *  Constant: '<S8>/CTRL_COMM2'
2998:Src/BLDC_controller.c ****    *  Constant: '<S8>/CTRL_COMM3'
2999:Src/BLDC_controller.c ****    *  Inport: '<S95>/V_phaABC_FOC_in'
3000:Src/BLDC_controller.c ****    *  Logic: '<S8>/Logical Operator1'
3001:Src/BLDC_controller.c ****    *  Logic: '<S8>/Logical Operator2'
3002:Src/BLDC_controller.c ****    *  LookupNDDirect: '<S94>/z_commutMap_M1'
3003:Src/BLDC_controller.c ****    *  RelationalOperator: '<S8>/Relational Operator1'
ARM GAS  /var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s 			page 163


3004:Src/BLDC_controller.c ****    *  RelationalOperator: '<S8>/Relational Operator2'
3005:Src/BLDC_controller.c ****    *  Selector: '<S11>/Selector'
3006:Src/BLDC_controller.c ****    *
3007:Src/BLDC_controller.c ****    * About '<S94>/z_commutMap_M1':
3008:Src/BLDC_controller.c ****    *  2-dimensional Direct Look-Up returning a Column
3009:Src/BLDC_controller.c ****    */
3010:Src/BLDC_controller.c ****   if (rtb_LogicalOperator && (rtP->z_ctrlTypSel == 2)) {
 5325              		.loc 1 3010 3 is_stmt 1 view .LVU1943
 5326              		.loc 1 3010 6 is_stmt 0 view .LVU1944
 5327 1022 089B     		ldr	r3, [sp, #32]
 5328 1024 1BB1     		cbz	r3, .L343
 5329              		.loc 1 3010 34 discriminator 1 view .LVU1945
 5330 1026 95F8F930 		ldrb	r3, [r5, #249]	@ zero_extendqisi2
 5331              		.loc 1 3010 27 discriminator 1 view .LVU1946
 5332 102a 022B     		cmp	r3, #2
 5333 102c 0FD0     		beq	.L467
 5334              	.L343:
3011:Src/BLDC_controller.c ****     /* Outputs for IfAction SubSystem: '<S8>/FOC_Method' incorporates:
3012:Src/BLDC_controller.c ****      *  ActionPort: '<S95>/Action Port'
3013:Src/BLDC_controller.c ****      */
3014:Src/BLDC_controller.c ****     DataTypeConversion2 = rtDW->Gain4_e[0];
3015:Src/BLDC_controller.c ****     rtb_Saturation1 = rtDW->Gain4_e[1];
3016:Src/BLDC_controller.c ****     rtb_Merge1 = rtDW->Gain4_e[2];
3017:Src/BLDC_controller.c **** 
3018:Src/BLDC_controller.c ****     /* End of Outputs for SubSystem: '<S8>/FOC_Method' */
3019:Src/BLDC_controller.c ****   } else if (rtb_LogicalOperator && (rtP->z_ctrlTypSel == 1)) {
 5335              		.loc 1 3019 10 is_stmt 1 view .LVU1947
 5336              		.loc 1 3019 13 is_stmt 0 view .LVU1948
 5337 102e 089B     		ldr	r3, [sp, #32]
 5338 1030 1BB1     		cbz	r3, .L345
 5339              		.loc 1 3019 41 discriminator 1 view .LVU1949
 5340 1032 95F8F930 		ldrb	r3, [r5, #249]	@ zero_extendqisi2
 5341              		.loc 1 3019 34 discriminator 1 view .LVU1950
 5342 1036 012B     		cmp	r3, #1
 5343 1038 10D0     		beq	.L468
 5344              	.L345:
3020:Src/BLDC_controller.c ****     /* Outputs for IfAction SubSystem: '<S8>/SIN_Method' incorporates:
3021:Src/BLDC_controller.c ****      *  ActionPort: '<S96>/Action Port'
3022:Src/BLDC_controller.c ****      */
3023:Src/BLDC_controller.c ****     /* Switch: '<S97>/Switch_PhaAdv' incorporates:
3024:Src/BLDC_controller.c ****      *  Constant: '<S97>/b_fieldWeakEna'
3025:Src/BLDC_controller.c ****      *  Product: '<S98>/Divide2'
3026:Src/BLDC_controller.c ****      *  Product: '<S98>/Divide3'
3027:Src/BLDC_controller.c ****      *  Sum: '<S98>/Sum3'
3028:Src/BLDC_controller.c ****      */
3029:Src/BLDC_controller.c ****     if (rtP->b_fieldWeakEna) {
3030:Src/BLDC_controller.c ****       /* Sum: '<S97>/Sum3' incorporates:
3031:Src/BLDC_controller.c ****        *  Product: '<S97>/Product2'
3032:Src/BLDC_controller.c ****        */
3033:Src/BLDC_controller.c ****       DataTypeConversion2 = (int16_T)((int16_T)((int16_T)(rtDW->Divide3 *
3034:Src/BLDC_controller.c ****         rtDW->Switch2_e) << 2) + rtb_Merge_m);
3035:Src/BLDC_controller.c ****       DataTypeConversion2 -= (int16_T)((int16_T)((int16_T)div_nde_s32_floor
3036:Src/BLDC_controller.c ****         (DataTypeConversion2, 23040) * 360) << 6);
3037:Src/BLDC_controller.c ****     } else {
3038:Src/BLDC_controller.c ****       DataTypeConversion2 = rtb_Merge_m;
3039:Src/BLDC_controller.c ****     }
3040:Src/BLDC_controller.c **** 
ARM GAS  /var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s 			page 164


3041:Src/BLDC_controller.c ****     /* End of Switch: '<S97>/Switch_PhaAdv' */
3042:Src/BLDC_controller.c **** 
3043:Src/BLDC_controller.c ****     /* PreLookup: '<S96>/a_elecAngle_XA' */
3044:Src/BLDC_controller.c ****     Sum = plook_u8s16_evencka(DataTypeConversion2, 0, 128U, 180U);
3045:Src/BLDC_controller.c **** 
3046:Src/BLDC_controller.c ****     /* Product: '<S96>/Divide2' incorporates:
3047:Src/BLDC_controller.c ****      *  Interpolation_n-D: '<S96>/r_sin3PhaA_M1'
3048:Src/BLDC_controller.c ****      *  Interpolation_n-D: '<S96>/r_sin3PhaB_M1'
3049:Src/BLDC_controller.c ****      *  Interpolation_n-D: '<S96>/r_sin3PhaC_M1'
3050:Src/BLDC_controller.c ****      */
3051:Src/BLDC_controller.c ****     DataTypeConversion2 = (int16_T)((rtb_Saturation *
3052:Src/BLDC_controller.c ****       rtConstP.r_sin3PhaA_M1_Table[Sum]) >> 14);
3053:Src/BLDC_controller.c ****     rtb_Saturation1 = (int16_T)((rtb_Saturation *
3054:Src/BLDC_controller.c ****       rtConstP.r_sin3PhaB_M1_Table[Sum]) >> 14);
3055:Src/BLDC_controller.c ****     rtb_Merge1 = (int16_T)((rtb_Saturation * rtConstP.r_sin3PhaC_M1_Table[Sum]) >>
3056:Src/BLDC_controller.c ****       14);
3057:Src/BLDC_controller.c **** 
3058:Src/BLDC_controller.c ****     /* End of Outputs for SubSystem: '<S8>/SIN_Method' */
3059:Src/BLDC_controller.c ****   } else {
3060:Src/BLDC_controller.c ****     /* Outputs for IfAction SubSystem: '<S8>/COM_Method' incorporates:
3061:Src/BLDC_controller.c ****      *  ActionPort: '<S94>/Action Port'
3062:Src/BLDC_controller.c ****      */
3063:Src/BLDC_controller.c ****     if (rtConstP.vec_hallToPos_Value[Sum] > 5) {
 5345              		.loc 1 3063 5 is_stmt 1 view .LVU1951
 5346              		.loc 1 3063 37 is_stmt 0 view .LVU1952
 5347 103a 2C4B     		ldr	r3, .L477+4
 5348 103c 5B44     		add	r3, r3, fp
 5349 103e 93F98807 		ldrsb	r0, [r3, #1928]
 5350              		.loc 1 3063 8 view .LVU1953
 5351 1042 0528     		cmp	r0, #5
 5352 1044 54DC     		bgt	.L430
3064:Src/BLDC_controller.c ****       /* LookupNDDirect: '<S94>/z_commutMap_M1'
3065:Src/BLDC_controller.c ****        *
3066:Src/BLDC_controller.c ****        * About '<S94>/z_commutMap_M1':
3067:Src/BLDC_controller.c ****        *  2-dimensional Direct Look-Up returning a Column
3068:Src/BLDC_controller.c ****        */
3069:Src/BLDC_controller.c ****       rtb_Sum2_h = 5;
3070:Src/BLDC_controller.c ****     } else if (rtConstP.vec_hallToPos_Value[Sum] < 0) {
 5353              		.loc 1 3070 12 is_stmt 1 view .LVU1954
 5354              		.loc 1 3070 15 is_stmt 0 view .LVU1955
 5355 1046 0028     		cmp	r0, #0
 5356 1048 53DA     		bge	.L347
3071:Src/BLDC_controller.c ****       /* LookupNDDirect: '<S94>/z_commutMap_M1'
3072:Src/BLDC_controller.c ****        *
3073:Src/BLDC_controller.c ****        * About '<S94>/z_commutMap_M1':
3074:Src/BLDC_controller.c ****        *  2-dimensional Direct Look-Up returning a Column
3075:Src/BLDC_controller.c ****        */
3076:Src/BLDC_controller.c ****       rtb_Sum2_h = 0;
 5357              		.loc 1 3076 18 view .LVU1956
 5358 104a 0020     		movs	r0, #0
 5359 104c 51E0     		b	.L347
 5360              	.L467:
3014:Src/BLDC_controller.c ****     rtb_Saturation1 = rtDW->Gain4_e[1];
 5361              		.loc 1 3014 5 is_stmt 1 view .LVU1957
3014:Src/BLDC_controller.c ****     rtb_Saturation1 = rtDW->Gain4_e[1];
 5362              		.loc 1 3014 25 is_stmt 0 view .LVU1958
 5363 104e B4F94C10 		ldrsh	r1, [r4, #76]
ARM GAS  /var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s 			page 165


 5364              	.LVL542:
3015:Src/BLDC_controller.c ****     rtb_Merge1 = rtDW->Gain4_e[2];
 5365              		.loc 1 3015 5 is_stmt 1 view .LVU1959
3015:Src/BLDC_controller.c ****     rtb_Merge1 = rtDW->Gain4_e[2];
 5366              		.loc 1 3015 21 is_stmt 0 view .LVU1960
 5367 1052 B4F94E20 		ldrsh	r2, [r4, #78]
 5368              	.LVL543:
3016:Src/BLDC_controller.c **** 
 5369              		.loc 1 3016 5 is_stmt 1 view .LVU1961
3016:Src/BLDC_controller.c **** 
 5370              		.loc 1 3016 16 is_stmt 0 view .LVU1962
 5371 1056 B4F95030 		ldrsh	r3, [r4, #80]
 5372              	.LVL544:
3016:Src/BLDC_controller.c **** 
 5373              		.loc 1 3016 16 view .LVU1963
 5374 105a 66E0     		b	.L344
 5375              	.LVL545:
 5376              	.L468:
3029:Src/BLDC_controller.c ****       /* Sum: '<S97>/Sum3' incorporates:
 5377              		.loc 1 3029 5 is_stmt 1 view .LVU1964
3029:Src/BLDC_controller.c ****       /* Sum: '<S97>/Sum3' incorporates:
 5378              		.loc 1 3029 12 is_stmt 0 view .LVU1965
 5379 105c 95F8FE30 		ldrb	r3, [r5, #254]	@ zero_extendqisi2
3029:Src/BLDC_controller.c ****       /* Sum: '<S97>/Sum3' incorporates:
 5380              		.loc 1 3029 8 view .LVU1966
 5381 1060 002B     		cmp	r3, #0
 5382 1062 3FD0     		beq	.L429
3033:Src/BLDC_controller.c ****         rtDW->Switch2_e) << 2) + rtb_Merge_m);
 5383              		.loc 1 3033 7 is_stmt 1 view .LVU1967
3033:Src/BLDC_controller.c ****         rtDW->Switch2_e) << 2) + rtb_Merge_m);
 5384              		.loc 1 3033 63 is_stmt 0 view .LVU1968
 5385 1064 B4F87200 		ldrh	r0, [r4, #114]
3034:Src/BLDC_controller.c ****       DataTypeConversion2 -= (int16_T)((int16_T)((int16_T)div_nde_s32_floor
 5386              		.loc 1 3034 13 view .LVU1969
 5387 1068 94F98E30 		ldrsb	r3, [r4, #142]
 5388 106c 9BB2     		uxth	r3, r3
3033:Src/BLDC_controller.c ****         rtDW->Switch2_e) << 2) + rtb_Merge_m);
 5389              		.loc 1 3033 73 view .LVU1970
 5390 106e 03FB00F0 		mul	r0, r3, r0
3033:Src/BLDC_controller.c ****         rtDW->Switch2_e) << 2) + rtb_Merge_m);
 5391              		.loc 1 3033 49 view .LVU1971
 5392 1072 00B2     		sxth	r0, r0
3034:Src/BLDC_controller.c ****       DataTypeConversion2 -= (int16_T)((int16_T)((int16_T)div_nde_s32_floor
 5393              		.loc 1 3034 26 view .LVU1972
 5394 1074 8000     		lsls	r0, r0, #2
3033:Src/BLDC_controller.c ****         rtDW->Switch2_e) << 2) + rtb_Merge_m);
 5395              		.loc 1 3033 39 view .LVU1973
 5396 1076 80B2     		uxth	r0, r0
3034:Src/BLDC_controller.c ****       DataTypeConversion2 -= (int16_T)((int16_T)((int16_T)div_nde_s32_floor
 5397              		.loc 1 3034 32 view .LVU1974
 5398 1078 0A9B     		ldr	r3, [sp, #40]
 5399 107a 1844     		add	r0, r0, r3
 5400 107c 85B2     		uxth	r5, r0
 5401              	.LVL546:
3035:Src/BLDC_controller.c ****         (DataTypeConversion2, 23040) * 360) << 6);
 5402              		.loc 1 3035 7 is_stmt 1 view .LVU1975
3035:Src/BLDC_controller.c ****         (DataTypeConversion2, 23040) * 360) << 6);
ARM GAS  /var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s 			page 166


 5403              		.loc 1 3035 59 is_stmt 0 view .LVU1976
 5404 107e 4FF4B441 		mov	r1, #23040
 5405 1082 00B2     		sxth	r0, r0
3035:Src/BLDC_controller.c ****         (DataTypeConversion2, 23040) * 360) << 6);
 5406              		.loc 1 3035 59 view .LVU1977
 5407 1084 FFF7FEFF 		bl	div_nde_s32_floor
 5408              	.LVL547:
3035:Src/BLDC_controller.c ****         (DataTypeConversion2, 23040) * 360) << 6);
 5409              		.loc 1 3035 50 view .LVU1978
 5410 1088 80B2     		uxth	r0, r0
3036:Src/BLDC_controller.c ****     } else {
 5411              		.loc 1 3036 38 view .LVU1979
 5412 108a 00EB4000 		add	r0, r0, r0, lsl #1
 5413 108e C0EB0010 		rsb	r0, r0, r0, lsl #4
 5414 1092 C000     		lsls	r0, r0, #3
3035:Src/BLDC_controller.c ****         (DataTypeConversion2, 23040) * 360) << 6);
 5415              		.loc 1 3035 40 view .LVU1980
 5416 1094 00B2     		sxth	r0, r0
3036:Src/BLDC_controller.c ****     } else {
 5417              		.loc 1 3036 45 view .LVU1981
 5418 1096 8001     		lsls	r0, r0, #6
3035:Src/BLDC_controller.c ****         (DataTypeConversion2, 23040) * 360) << 6);
 5419              		.loc 1 3035 30 view .LVU1982
 5420 1098 80B2     		uxth	r0, r0
3035:Src/BLDC_controller.c ****         (DataTypeConversion2, 23040) * 360) << 6);
 5421              		.loc 1 3035 27 view .LVU1983
 5422 109a 281A     		subs	r0, r5, r0
 5423 109c 00B2     		sxth	r0, r0
 5424              	.LVL548:
 5425              	.L346:
3044:Src/BLDC_controller.c **** 
 5426              		.loc 1 3044 5 is_stmt 1 view .LVU1984
3044:Src/BLDC_controller.c **** 
 5427              		.loc 1 3044 11 is_stmt 0 view .LVU1985
 5428 109e B423     		movs	r3, #180
 5429 10a0 8022     		movs	r2, #128
 5430 10a2 0021     		movs	r1, #0
 5431 10a4 FFF7FEFF 		bl	plook_u8s16_evencka
 5432              	.LVL549:
3051:Src/BLDC_controller.c ****       rtConstP.r_sin3PhaA_M1_Table[Sum]) >> 14);
 5433              		.loc 1 3051 5 is_stmt 1 view .LVU1986
3052:Src/BLDC_controller.c ****     rtb_Saturation1 = (int16_T)((rtb_Saturation *
 5434              		.loc 1 3052 35 is_stmt 0 view .LVU1987
 5435 10a8 104B     		ldr	r3, .L477+4
 5436 10aa 00F5B472 		add	r2, r0, #360
 5437 10ae 03EB4202 		add	r2, r3, r2, lsl #1
 5438 10b2 B2F90410 		ldrsh	r1, [r2, #4]
3051:Src/BLDC_controller.c ****       rtConstP.r_sin3PhaA_M1_Table[Sum]) >> 14);
 5439              		.loc 1 3051 53 view .LVU1988
 5440 10b6 01FB08F1 		mul	r1, r1, r8
3051:Src/BLDC_controller.c ****       rtConstP.r_sin3PhaA_M1_Table[Sum]) >> 14);
 5441              		.loc 1 3051 25 view .LVU1989
 5442 10ba 41F38F31 		sbfx	r1, r1, #14, #16
 5443              	.LVL550:
3053:Src/BLDC_controller.c ****       rtConstP.r_sin3PhaB_M1_Table[Sum]) >> 14);
 5444              		.loc 1 3053 5 is_stmt 1 view .LVU1990
3054:Src/BLDC_controller.c ****     rtb_Merge1 = (int16_T)((rtb_Saturation * rtConstP.r_sin3PhaC_M1_Table[Sum]) >>
ARM GAS  /var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s 			page 167


 5445              		.loc 1 3054 35 is_stmt 0 view .LVU1991
 5446 10be 00F50772 		add	r2, r0, #540
 5447 10c2 03EB4202 		add	r2, r3, r2, lsl #1
 5448 10c6 B2F90620 		ldrsh	r2, [r2, #6]
3053:Src/BLDC_controller.c ****       rtConstP.r_sin3PhaB_M1_Table[Sum]) >> 14);
 5449              		.loc 1 3053 49 view .LVU1992
 5450 10ca 02FB08F2 		mul	r2, r2, r8
3053:Src/BLDC_controller.c ****       rtConstP.r_sin3PhaB_M1_Table[Sum]) >> 14);
 5451              		.loc 1 3053 21 view .LVU1993
 5452 10ce 42F38F32 		sbfx	r2, r2, #14, #16
 5453              	.LVL551:
3055:Src/BLDC_controller.c ****       14);
 5454              		.loc 1 3055 5 is_stmt 1 view .LVU1994
3055:Src/BLDC_controller.c ****       14);
 5455              		.loc 1 3055 74 is_stmt 0 view .LVU1995
 5456 10d2 00F53570 		add	r0, r0, #724
 5457              	.LVL552:
3055:Src/BLDC_controller.c ****       14);
 5458              		.loc 1 3055 74 view .LVU1996
 5459 10d6 33F91030 		ldrsh	r3, [r3, r0, lsl #1]
3055:Src/BLDC_controller.c ****       14);
 5460              		.loc 1 3055 44 view .LVU1997
 5461 10da 03FB08F3 		mul	r3, r3, r8
3055:Src/BLDC_controller.c ****       14);
 5462              		.loc 1 3055 16 view .LVU1998
 5463 10de 43F38F33 		sbfx	r3, r3, #14, #16
 5464              	.LVL553:
3055:Src/BLDC_controller.c ****       14);
 5465              		.loc 1 3055 16 view .LVU1999
 5466 10e2 22E0     		b	.L344
 5467              	.LVL554:
 5468              	.L429:
3038:Src/BLDC_controller.c ****     }
 5469              		.loc 1 3038 27 view .LVU2000
 5470 10e4 0A98     		ldr	r0, [sp, #40]
 5471 10e6 DAE7     		b	.L346
 5472              	.L478:
 5473              		.align	2
 5474              	.L477:
 5475 10e8 0080FFFF 		.word	-32768
 5476 10ec 00000000 		.word	rtConstP
 5477              	.L430:
3069:Src/BLDC_controller.c ****     } else if (rtConstP.vec_hallToPos_Value[Sum] < 0) {
 5478              		.loc 1 3069 18 view .LVU2001
 5479 10f0 0520     		movs	r0, #5
 5480              	.L347:
 5481              	.LVL555:
3077:Src/BLDC_controller.c ****     } else {
3078:Src/BLDC_controller.c ****       /* LookupNDDirect: '<S94>/z_commutMap_M1' incorporates:
3079:Src/BLDC_controller.c ****        *  Constant: '<S11>/vec_hallToPos'
3080:Src/BLDC_controller.c ****        *  Selector: '<S11>/Selector'
3081:Src/BLDC_controller.c ****        *
3082:Src/BLDC_controller.c ****        * About '<S94>/z_commutMap_M1':
3083:Src/BLDC_controller.c ****        *  2-dimensional Direct Look-Up returning a Column
3084:Src/BLDC_controller.c ****        */
3085:Src/BLDC_controller.c ****       rtb_Sum2_h = rtConstP.vec_hallToPos_Value[Sum];
3086:Src/BLDC_controller.c ****     }
ARM GAS  /var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s 			page 168


3087:Src/BLDC_controller.c **** 
3088:Src/BLDC_controller.c ****     /* LookupNDDirect: '<S94>/z_commutMap_M1' incorporates:
3089:Src/BLDC_controller.c ****      *  Constant: '<S11>/vec_hallToPos'
3090:Src/BLDC_controller.c ****      *  Selector: '<S11>/Selector'
3091:Src/BLDC_controller.c ****      *
3092:Src/BLDC_controller.c ****      * About '<S94>/z_commutMap_M1':
3093:Src/BLDC_controller.c ****      *  2-dimensional Direct Look-Up returning a Column
3094:Src/BLDC_controller.c ****      */
3095:Src/BLDC_controller.c ****     rtb_Sum1_jt = rtb_Sum2_h * 3;
 5482              		.loc 1 3095 5 is_stmt 1 view .LVU2002
 5483              		.loc 1 3095 17 is_stmt 0 view .LVU2003
 5484 10f2 00EB4000 		add	r0, r0, r0, lsl #1
 5485              	.LVL556:
3096:Src/BLDC_controller.c **** 
3097:Src/BLDC_controller.c ****     /* Product: '<S94>/Divide2' incorporates:
3098:Src/BLDC_controller.c ****      *  LookupNDDirect: '<S94>/z_commutMap_M1'
3099:Src/BLDC_controller.c ****      *
3100:Src/BLDC_controller.c ****      * About '<S94>/z_commutMap_M1':
3101:Src/BLDC_controller.c ****      *  2-dimensional Direct Look-Up returning a Column
3102:Src/BLDC_controller.c ****      */
3103:Src/BLDC_controller.c ****     DataTypeConversion2 = (int16_T)(rtb_Saturation *
 5486              		.loc 1 3103 5 is_stmt 1 view .LVU2004
3104:Src/BLDC_controller.c ****       rtConstP.z_commutMap_M1_table[rtb_Sum1_jt]);
 5487              		.loc 1 3104 36 is_stmt 0 view .LVU2005
 5488 10f6 264D     		ldr	r5, .L479
 5489              	.LVL557:
 5490              		.loc 1 3104 36 view .LVU2006
 5491 10f8 2B18     		adds	r3, r5, r0
 5492 10fa 93F97617 		ldrsb	r1, [r3, #1910]
 5493 10fe 89B2     		uxth	r1, r1
3103:Src/BLDC_controller.c ****       rtConstP.z_commutMap_M1_table[rtb_Sum1_jt]);
 5494              		.loc 1 3103 52 view .LVU2007
 5495 1100 1FFA88F3 		uxth	r3, r8
 5496 1104 03FB01F1 		mul	r1, r3, r1
3103:Src/BLDC_controller.c ****       rtConstP.z_commutMap_M1_table[rtb_Sum1_jt]);
 5497              		.loc 1 3103 25 view .LVU2008
 5498 1108 09B2     		sxth	r1, r1
 5499              	.LVL558:
3105:Src/BLDC_controller.c ****     rtb_Saturation1 = (int16_T)(rtConstP.z_commutMap_M1_table[1 + rtb_Sum1_jt] *
 5500              		.loc 1 3105 5 is_stmt 1 view .LVU2009
 5501              		.loc 1 3105 65 is_stmt 0 view .LVU2010
 5502 110a 421C     		adds	r2, r0, #1
 5503              		.loc 1 3105 62 view .LVU2011
 5504 110c 2A44     		add	r2, r2, r5
 5505 110e 92F97627 		ldrsb	r2, [r2, #1910]
 5506 1112 92B2     		uxth	r2, r2
 5507              		.loc 1 3105 80 view .LVU2012
 5508 1114 03FB02F2 		mul	r2, r3, r2
 5509              		.loc 1 3105 21 view .LVU2013
 5510 1118 12B2     		sxth	r2, r2
 5511              	.LVL559:
3106:Src/BLDC_controller.c ****       rtb_Saturation);
3107:Src/BLDC_controller.c ****     rtb_Merge1 = (int16_T)(rtConstP.z_commutMap_M1_table[2 + rtb_Sum1_jt] *
 5512              		.loc 1 3107 5 is_stmt 1 view .LVU2014
 5513              		.loc 1 3107 60 is_stmt 0 view .LVU2015
 5514 111a 0230     		adds	r0, r0, #2
 5515              	.LVL560:
ARM GAS  /var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s 			page 169


 5516              		.loc 1 3107 57 view .LVU2016
 5517 111c 2844     		add	r0, r0, r5
 5518              	.LVL561:
 5519              		.loc 1 3107 57 view .LVU2017
 5520 111e 90F97607 		ldrsb	r0, [r0, #1910]
 5521              	.LVL562:
 5522              		.loc 1 3107 57 view .LVU2018
 5523 1122 80B2     		uxth	r0, r0
 5524              		.loc 1 3107 75 view .LVU2019
 5525 1124 00FB03F3 		mul	r3, r0, r3
 5526              		.loc 1 3107 16 view .LVU2020
 5527 1128 1BB2     		sxth	r3, r3
 5528              	.LVL563:
 5529              	.L344:
3108:Src/BLDC_controller.c ****       rtb_Saturation);
3109:Src/BLDC_controller.c **** 
3110:Src/BLDC_controller.c ****     /* End of Outputs for SubSystem: '<S8>/COM_Method' */
3111:Src/BLDC_controller.c ****   }
3112:Src/BLDC_controller.c **** 
3113:Src/BLDC_controller.c ****   /* End of If: '<S8>/If' */
3114:Src/BLDC_controller.c **** 
3115:Src/BLDC_controller.c ****   /* Outport: '<Root>/DC_phaA' incorporates:
3116:Src/BLDC_controller.c ****    *  DataTypeConversion: '<S8>/Data Type Conversion6'
3117:Src/BLDC_controller.c ****    */
3118:Src/BLDC_controller.c ****   rtY->DC_phaA = (int16_T)(DataTypeConversion2 >> 4);
 5530              		.loc 1 3118 3 is_stmt 1 view .LVU2021
 5531              		.loc 1 3118 18 is_stmt 0 view .LVU2022
 5532 112a 0911     		asrs	r1, r1, #4
 5533              	.LVL564:
 5534              		.loc 1 3118 16 view .LVU2023
 5535 112c 3980     		strh	r1, [r7]	@ movhi
3119:Src/BLDC_controller.c **** 
3120:Src/BLDC_controller.c ****   /* Outport: '<Root>/DC_phaB' incorporates:
3121:Src/BLDC_controller.c ****    *  DataTypeConversion: '<S8>/Data Type Conversion6'
3122:Src/BLDC_controller.c ****    */
3123:Src/BLDC_controller.c ****   rtY->DC_phaB = (int16_T)(rtb_Saturation1 >> 4);
 5536              		.loc 1 3123 3 is_stmt 1 view .LVU2024
 5537              		.loc 1 3123 18 is_stmt 0 view .LVU2025
 5538 112e 1211     		asrs	r2, r2, #4
 5539              	.LVL565:
 5540              		.loc 1 3123 16 view .LVU2026
 5541 1130 7A80     		strh	r2, [r7, #2]	@ movhi
3124:Src/BLDC_controller.c **** 
3125:Src/BLDC_controller.c ****   /* Update for UnitDelay: '<S10>/UnitDelay3' incorporates:
3126:Src/BLDC_controller.c ****    *  Inport: '<Root>/b_hallA '
3127:Src/BLDC_controller.c ****    */
3128:Src/BLDC_controller.c ****   rtDW->UnitDelay3_DSTATE_fy = rtU->b_hallA;
 5542              		.loc 1 3128 3 is_stmt 1 view .LVU2027
 5543              		.loc 1 3128 35 is_stmt 0 view .LVU2028
 5544 1132 3279     		ldrb	r2, [r6, #4]	@ zero_extendqisi2
 5545              		.loc 1 3128 30 view .LVU2029
 5546 1134 84F89A20 		strb	r2, [r4, #154]
3129:Src/BLDC_controller.c **** 
3130:Src/BLDC_controller.c ****   /* Update for UnitDelay: '<S10>/UnitDelay1' incorporates:
3131:Src/BLDC_controller.c ****    *  Inport: '<Root>/b_hallB'
3132:Src/BLDC_controller.c ****    */
3133:Src/BLDC_controller.c ****   rtDW->UnitDelay1_DSTATE = rtU->b_hallB;
ARM GAS  /var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s 			page 170


 5547              		.loc 1 3133 3 is_stmt 1 view .LVU2030
 5548              		.loc 1 3133 32 is_stmt 0 view .LVU2031
 5549 1138 7279     		ldrb	r2, [r6, #5]	@ zero_extendqisi2
 5550              		.loc 1 3133 27 view .LVU2032
 5551 113a 84F89B20 		strb	r2, [r4, #155]
3134:Src/BLDC_controller.c **** 
3135:Src/BLDC_controller.c ****   /* Update for UnitDelay: '<S10>/UnitDelay2' incorporates:
3136:Src/BLDC_controller.c ****    *  Inport: '<Root>/b_hallC'
3137:Src/BLDC_controller.c ****    */
3138:Src/BLDC_controller.c ****   rtDW->UnitDelay2_DSTATE_f = rtU->b_hallC;
 5552              		.loc 1 3138 3 is_stmt 1 view .LVU2033
 5553              		.loc 1 3138 34 is_stmt 0 view .LVU2034
 5554 113e B279     		ldrb	r2, [r6, #6]	@ zero_extendqisi2
 5555              		.loc 1 3138 29 view .LVU2035
 5556 1140 84F89C20 		strb	r2, [r4, #156]
3139:Src/BLDC_controller.c **** 
3140:Src/BLDC_controller.c ****   /* Update for UnitDelay: '<S13>/UnitDelay3' */
3141:Src/BLDC_controller.c ****   rtDW->UnitDelay3_DSTATE = rtb_Switch1_l;
 5557              		.loc 1 3141 3 is_stmt 1 view .LVU2036
 5558              		.loc 1 3141 27 is_stmt 0 view .LVU2037
 5559 1144 0C9A     		ldr	r2, [sp, #48]
 5560 1146 A4F88020 		strh	r2, [r4, #128]	@ movhi
3142:Src/BLDC_controller.c **** 
3143:Src/BLDC_controller.c ****   /* Update for UnitDelay: '<S13>/UnitDelay4' */
3144:Src/BLDC_controller.c ****   rtDW->UnitDelay4_DSTATE_e = Abs5;
 5561              		.loc 1 3144 3 is_stmt 1 view .LVU2038
 5562              		.loc 1 3144 29 is_stmt 0 view .LVU2039
 5563 114a 079A     		ldr	r2, [sp, #28]
 5564 114c A4F88A20 		strh	r2, [r4, #138]	@ movhi
3145:Src/BLDC_controller.c **** 
3146:Src/BLDC_controller.c ****   /* Update for UnitDelay: '<S2>/UnitDelay2' incorporates:
3147:Src/BLDC_controller.c ****    *  UnitDelay: '<S2>/UnitDelay6'
3148:Src/BLDC_controller.c ****    */
3149:Src/BLDC_controller.c ****   rtDW->UnitDelay2_DSTATE_c = rtDW->UnitDelay6_DSTATE;
 5565              		.loc 1 3149 3 is_stmt 1 view .LVU2040
 5566              		.loc 1 3149 35 is_stmt 0 view .LVU2041
 5567 1150 94F8A520 		ldrb	r2, [r4, #165]	@ zero_extendqisi2
 5568              		.loc 1 3149 29 view .LVU2042
 5569 1154 84F8A320 		strb	r2, [r4, #163]
3150:Src/BLDC_controller.c **** 
3151:Src/BLDC_controller.c ****   /* Update for UnitDelay: '<S2>/UnitDelay5' */
3152:Src/BLDC_controller.c ****   rtDW->UnitDelay5_DSTATE_m = rtb_RelationalOperator4_d;
 5570              		.loc 1 3152 3 is_stmt 1 view .LVU2043
 5571              		.loc 1 3152 29 is_stmt 0 view .LVU2044
 5572 1158 0D9A     		ldr	r2, [sp, #52]
 5573 115a 84F8A420 		strb	r2, [r4, #164]
3153:Src/BLDC_controller.c **** 
3154:Src/BLDC_controller.c ****   /* Update for UnitDelay: '<S2>/UnitDelay6' */
3155:Src/BLDC_controller.c ****   rtDW->UnitDelay6_DSTATE = rtb_UnitDelay5_e;
 5574              		.loc 1 3155 3 is_stmt 1 view .LVU2045
 5575              		.loc 1 3155 27 is_stmt 0 view .LVU2046
 5576 115e 0E9A     		ldr	r2, [sp, #56]
 5577 1160 84F8A520 		strb	r2, [r4, #165]
3156:Src/BLDC_controller.c **** 
3157:Src/BLDC_controller.c ****   /* Update for UnitDelay: '<S8>/UnitDelay4' */
3158:Src/BLDC_controller.c ****   rtDW->UnitDelay4_DSTATE_eu = rtb_Saturation;
 5578              		.loc 1 3158 3 is_stmt 1 view .LVU2047
ARM GAS  /var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s 			page 171


 5579              		.loc 1 3158 30 is_stmt 0 view .LVU2048
 5580 1164 A4F88C80 		strh	r8, [r4, #140]	@ movhi
3159:Src/BLDC_controller.c **** 
3160:Src/BLDC_controller.c ****   /* Outport: '<Root>/DC_phaC' incorporates:
3161:Src/BLDC_controller.c ****    *  DataTypeConversion: '<S8>/Data Type Conversion6'
3162:Src/BLDC_controller.c ****    */
3163:Src/BLDC_controller.c ****   rtY->DC_phaC = (int16_T)(rtb_Merge1 >> 4);
 5581              		.loc 1 3163 3 is_stmt 1 view .LVU2049
 5582              		.loc 1 3163 18 is_stmt 0 view .LVU2050
 5583 1168 1B11     		asrs	r3, r3, #4
 5584              	.LVL566:
 5585              		.loc 1 3163 16 view .LVU2051
 5586 116a BB80     		strh	r3, [r7, #4]	@ movhi
3164:Src/BLDC_controller.c **** 
3165:Src/BLDC_controller.c ****   /* Outport: '<Root>/n_mot' incorporates:
3166:Src/BLDC_controller.c ****    *  DataTypeConversion: '<S1>/Data Type Conversion1'
3167:Src/BLDC_controller.c ****    */
3168:Src/BLDC_controller.c ****   rtY->n_mot = (int16_T)(Switch2 >> 4);
 5587              		.loc 1 3168 3 is_stmt 1 view .LVU2052
 5588              		.loc 1 3168 16 is_stmt 0 view .LVU2053
 5589 116c 0B9B     		ldr	r3, [sp, #44]
 5590 116e 1B11     		asrs	r3, r3, #4
 5591              		.loc 1 3168 14 view .LVU2054
 5592 1170 3B81     		strh	r3, [r7, #8]	@ movhi
3169:Src/BLDC_controller.c **** 
3170:Src/BLDC_controller.c ****   /* Outport: '<Root>/a_elecAngle' incorporates:
3171:Src/BLDC_controller.c ****    *  DataTypeConversion: '<S1>/Data Type Conversion3'
3172:Src/BLDC_controller.c ****    */
3173:Src/BLDC_controller.c ****   rtY->a_elecAngle = (int16_T)(rtb_Merge_m >> 6);
 5593              		.loc 1 3173 3 is_stmt 1 view .LVU2055
 5594              		.loc 1 3173 22 is_stmt 0 view .LVU2056
 5595 1172 0A9B     		ldr	r3, [sp, #40]
 5596 1174 4FEAA319 		asr	r9, r3, #6
 5597              		.loc 1 3173 20 view .LVU2057
 5598 1178 A7F80A90 		strh	r9, [r7, #10]	@ movhi
3174:Src/BLDC_controller.c **** 
3175:Src/BLDC_controller.c ****   /* End of Outputs for SubSystem: '<Root>/BLDC_controller' */
3176:Src/BLDC_controller.c **** 
3177:Src/BLDC_controller.c ****   /* Outport: '<Root>/iq' */
3178:Src/BLDC_controller.c ****   rtY->iq = rtDW->DataTypeConversion[0];
 5599              		.loc 1 3178 3 is_stmt 1 view .LVU2058
 5600              		.loc 1 3178 37 is_stmt 0 view .LVU2059
 5601 117c B4F95230 		ldrsh	r3, [r4, #82]
 5602              		.loc 1 3178 11 view .LVU2060
 5603 1180 BB81     		strh	r3, [r7, #12]	@ movhi
3179:Src/BLDC_controller.c **** 
3180:Src/BLDC_controller.c ****   /* Outport: '<Root>/id' */
3181:Src/BLDC_controller.c ****   rtY->id = rtDW->DataTypeConversion[1];
 5604              		.loc 1 3181 3 is_stmt 1 view .LVU2061
 5605              		.loc 1 3181 37 is_stmt 0 view .LVU2062
 5606 1182 B4F95430 		ldrsh	r3, [r4, #84]
 5607              		.loc 1 3181 11 view .LVU2063
 5608 1186 FB81     		strh	r3, [r7, #14]	@ movhi
3182:Src/BLDC_controller.c **** }
 5609              		.loc 1 3182 1 view .LVU2064
 5610 1188 15B0     		add	sp, sp, #84
 5611              	.LCFI16:
ARM GAS  /var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s 			page 172


 5612              		.cfi_def_cfa_offset 36
 5613              		@ sp needed
 5614 118a BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 5615              	.LVL567:
 5616              	.L480:
 5617              		.loc 1 3182 1 view .LVU2065
 5618 118e 00BF     		.align	2
 5619              	.L479:
 5620 1190 00000000 		.word	rtConstP
 5621              		.cfi_endproc
 5622              	.LFE24:
 5624              		.section	.text.BLDC_controller_initialize,"ax",%progbits
 5625              		.align	1
 5626              		.global	BLDC_controller_initialize
 5627              		.syntax unified
 5628              		.thumb
 5629              		.thumb_func
 5631              	BLDC_controller_initialize:
 5632              	.LVL568:
 5633              	.LFB25:
3183:Src/BLDC_controller.c **** 
3184:Src/BLDC_controller.c **** /* Model initialize function */
3185:Src/BLDC_controller.c **** void BLDC_controller_initialize(RT_MODEL *const rtM)
3186:Src/BLDC_controller.c **** {
 5634              		.loc 1 3186 1 is_stmt 1 view -0
 5635              		.cfi_startproc
 5636              		@ args = 0, pretend = 0, frame = 0
 5637              		@ frame_needed = 0, uses_anonymous_args = 0
 5638              		.loc 1 3186 1 is_stmt 0 view .LVU2067
 5639 0000 38B5     		push	{r3, r4, r5, lr}
 5640              	.LCFI17:
 5641              		.cfi_def_cfa_offset 16
 5642              		.cfi_offset 3, -16
 5643              		.cfi_offset 4, -12
 5644              		.cfi_offset 5, -8
 5645              		.cfi_offset 14, -4
3187:Src/BLDC_controller.c ****   P *rtP = ((P *) rtM->defaultParam);
 5646              		.loc 1 3187 3 is_stmt 1 view .LVU2068
 5647              		.loc 1 3187 6 is_stmt 0 view .LVU2069
 5648 0002 0268     		ldr	r2, [r0]
 5649              	.LVL569:
3188:Src/BLDC_controller.c ****   DW *rtDW = ((DW *) rtM->dwork);
 5650              		.loc 1 3188 3 is_stmt 1 view .LVU2070
 5651              		.loc 1 3188 7 is_stmt 0 view .LVU2071
 5652 0004 C468     		ldr	r4, [r0, #12]
 5653              	.LVL570:
3189:Src/BLDC_controller.c **** 
3190:Src/BLDC_controller.c ****   /* Start for Atomic SubSystem: '<Root>/BLDC_controller' */
3191:Src/BLDC_controller.c ****   /* Start for If: '<S7>/If1' */
3192:Src/BLDC_controller.c ****   rtDW->If1_ActiveSubsystem = -1;
 5654              		.loc 1 3192 3 is_stmt 1 view .LVU2072
 5655              		.loc 1 3192 29 is_stmt 0 view .LVU2073
 5656 0006 FF23     		movs	r3, #255
 5657 0008 84F89030 		strb	r3, [r4, #144]
3193:Src/BLDC_controller.c **** 
3194:Src/BLDC_controller.c ****   /* Start for IfAction SubSystem: '<S7>/Clarke_Park_Transform_Forward' */
3195:Src/BLDC_controller.c ****   /* Start for If: '<S45>/If2' */
ARM GAS  /var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s 			page 173


3196:Src/BLDC_controller.c ****   rtDW->If2_ActiveSubsystem_a = -1;
 5658              		.loc 1 3196 3 is_stmt 1 view .LVU2074
 5659              		.loc 1 3196 31 is_stmt 0 view .LVU2075
 5660 000c 84F89830 		strb	r3, [r4, #152]
3197:Src/BLDC_controller.c **** 
3198:Src/BLDC_controller.c ****   /* End of Start for SubSystem: '<S7>/Clarke_Park_Transform_Forward' */
3199:Src/BLDC_controller.c **** 
3200:Src/BLDC_controller.c ****   /* Start for Chart: '<S1>/Task_Scheduler' incorporates:
3201:Src/BLDC_controller.c ****    *  SubSystem: '<S1>/F03_Control_Mode_Manager'
3202:Src/BLDC_controller.c ****    */
3203:Src/BLDC_controller.c ****   /* Start for If: '<S33>/If2' */
3204:Src/BLDC_controller.c ****   rtDW->If2_ActiveSubsystem_f = -1;
 5661              		.loc 1 3204 3 is_stmt 1 view .LVU2076
 5662              		.loc 1 3204 31 is_stmt 0 view .LVU2077
 5663 0010 84F89730 		strb	r3, [r4, #151]
3205:Src/BLDC_controller.c **** 
3206:Src/BLDC_controller.c ****   /* Start for Chart: '<S1>/Task_Scheduler' incorporates:
3207:Src/BLDC_controller.c ****    *  SubSystem: '<S7>/Motor_Limitations'
3208:Src/BLDC_controller.c ****    */
3209:Src/BLDC_controller.c ****   /* Start for If: '<S48>/If1' */
3210:Src/BLDC_controller.c ****   rtDW->If1_ActiveSubsystem_o = -1;
 5664              		.loc 1 3210 3 is_stmt 1 view .LVU2078
 5665              		.loc 1 3210 31 is_stmt 0 view .LVU2079
 5666 0014 84F89530 		strb	r3, [r4, #149]
3211:Src/BLDC_controller.c **** 
3212:Src/BLDC_controller.c ****   /* Start for IfAction SubSystem: '<S48>/Motor_Limitations_Enabled' */
3213:Src/BLDC_controller.c ****   /* Start for SwitchCase: '<S80>/Switch Case' */
3214:Src/BLDC_controller.c ****   rtDW->SwitchCase_ActiveSubsystem_d = -1;
 5667              		.loc 1 3214 3 is_stmt 1 view .LVU2080
 5668              		.loc 1 3214 38 is_stmt 0 view .LVU2081
 5669 0018 84F89630 		strb	r3, [r4, #150]
3215:Src/BLDC_controller.c **** 
3216:Src/BLDC_controller.c ****   /* End of Start for SubSystem: '<S48>/Motor_Limitations_Enabled' */
3217:Src/BLDC_controller.c **** 
3218:Src/BLDC_controller.c ****   /* Start for Chart: '<S1>/Task_Scheduler' incorporates:
3219:Src/BLDC_controller.c ****    *  SubSystem: '<S7>/FOC'
3220:Src/BLDC_controller.c ****    */
3221:Src/BLDC_controller.c ****   /* Start for If: '<S47>/If1' */
3222:Src/BLDC_controller.c ****   rtDW->If1_ActiveSubsystem_j = -1;
 5670              		.loc 1 3222 3 is_stmt 1 view .LVU2082
 5671              		.loc 1 3222 31 is_stmt 0 view .LVU2083
 5672 001c 84F89230 		strb	r3, [r4, #146]
3223:Src/BLDC_controller.c **** 
3224:Src/BLDC_controller.c ****   /* Start for IfAction SubSystem: '<S47>/FOC_Enabled' */
3225:Src/BLDC_controller.c ****   /* Start for SwitchCase: '<S59>/Switch Case' */
3226:Src/BLDC_controller.c ****   rtDW->SwitchCase_ActiveSubsystem = -1;
 5673              		.loc 1 3226 3 is_stmt 1 view .LVU2084
 5674              		.loc 1 3226 36 is_stmt 0 view .LVU2085
 5675 0020 84F89330 		strb	r3, [r4, #147]
3227:Src/BLDC_controller.c **** 
3228:Src/BLDC_controller.c ****   /* Start for If: '<S59>/If1' */
3229:Src/BLDC_controller.c ****   rtDW->If1_ActiveSubsystem_a = -1;
 5676              		.loc 1 3229 3 is_stmt 1 view .LVU2086
 5677              		.loc 1 3229 31 is_stmt 0 view .LVU2087
 5678 0024 84F89430 		strb	r3, [r4, #148]
3230:Src/BLDC_controller.c **** 
3231:Src/BLDC_controller.c ****   /* End of Start for SubSystem: '<S47>/FOC_Enabled' */
ARM GAS  /var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s 			page 174


3232:Src/BLDC_controller.c **** 
3233:Src/BLDC_controller.c ****   /* Start for If: '<S7>/If2' */
3234:Src/BLDC_controller.c ****   rtDW->If2_ActiveSubsystem = -1;
 5679              		.loc 1 3234 3 is_stmt 1 view .LVU2088
 5680              		.loc 1 3234 29 is_stmt 0 view .LVU2089
 5681 0028 84F89130 		strb	r3, [r4, #145]
3235:Src/BLDC_controller.c **** 
3236:Src/BLDC_controller.c ****   /* End of Start for SubSystem: '<Root>/BLDC_controller' */
3237:Src/BLDC_controller.c **** 
3238:Src/BLDC_controller.c ****   /* SystemInitialize for Atomic SubSystem: '<Root>/BLDC_controller' */
3239:Src/BLDC_controller.c ****   /* InitializeConditions for UnitDelay: '<S13>/UnitDelay3' */
3240:Src/BLDC_controller.c ****   rtDW->UnitDelay3_DSTATE = rtP->z_maxCntRst;
 5682              		.loc 1 3240 3 is_stmt 1 view .LVU2090
 5683              		.loc 1 3240 32 is_stmt 0 view .LVU2091
 5684 002c B2F90A30 		ldrsh	r3, [r2, #10]
 5685              		.loc 1 3240 27 view .LVU2092
 5686 0030 A4F88030 		strh	r3, [r4, #128]	@ movhi
3241:Src/BLDC_controller.c **** 
3242:Src/BLDC_controller.c ****   /* InitializeConditions for UnitDelay: '<S2>/UnitDelay2' */
3243:Src/BLDC_controller.c ****   rtDW->UnitDelay2_DSTATE_c = true;
 5687              		.loc 1 3243 3 is_stmt 1 view .LVU2093
 5688              		.loc 1 3243 29 is_stmt 0 view .LVU2094
 5689 0034 0125     		movs	r5, #1
 5690 0036 84F8A350 		strb	r5, [r4, #163]
3244:Src/BLDC_controller.c **** 
3245:Src/BLDC_controller.c ****   /* SystemInitialize for IfAction SubSystem: '<S13>/Raw_Motor_Speed_Estimation' */
3246:Src/BLDC_controller.c ****   /* SystemInitialize for Outport: '<S17>/z_counter' */
3247:Src/BLDC_controller.c ****   rtDW->z_counterRawPrev = rtP->z_maxCntRst;
 5691              		.loc 1 3247 3 is_stmt 1 view .LVU2095
 5692              		.loc 1 3247 31 is_stmt 0 view .LVU2096
 5693 003a B2F90A10 		ldrsh	r1, [r2, #10]
 5694              		.loc 1 3247 26 view .LVU2097
 5695 003e A4F85610 		strh	r1, [r4, #86]	@ movhi
3248:Src/BLDC_controller.c **** 
3249:Src/BLDC_controller.c ****   /* End of SystemInitialize for SubSystem: '<S13>/Raw_Motor_Speed_Estimation' */
3250:Src/BLDC_controller.c **** 
3251:Src/BLDC_controller.c ****   /* SystemInitialize for Atomic SubSystem: '<S13>/Counter' */
3252:Src/BLDC_controller.c ****   Counter_Init(&rtDW->Counter_e, rtP->z_maxCntRst);
 5696              		.loc 1 3252 3 is_stmt 1 view .LVU2098
 5697 0042 04F14000 		add	r0, r4, #64
 5698              	.LVL571:
 5699              		.loc 1 3252 3 is_stmt 0 view .LVU2099
 5700 0046 FFF7FEFF 		bl	Counter_Init
 5701              	.LVL572:
3253:Src/BLDC_controller.c **** 
3254:Src/BLDC_controller.c ****   /* End of SystemInitialize for SubSystem: '<S13>/Counter' */
3255:Src/BLDC_controller.c **** 
3256:Src/BLDC_controller.c ****   /* SystemInitialize for Chart: '<S1>/Task_Scheduler' incorporates:
3257:Src/BLDC_controller.c ****    *  SubSystem: '<S1>/F02_Diagnostics'
3258:Src/BLDC_controller.c ****    */
3259:Src/BLDC_controller.c **** 
3260:Src/BLDC_controller.c ****   /* SystemInitialize for IfAction SubSystem: '<S4>/Diagnostics_Enabled' */
3261:Src/BLDC_controller.c **** 
3262:Src/BLDC_controller.c ****   /* SystemInitialize for Atomic SubSystem: '<S20>/Debounce_Filter' */
3263:Src/BLDC_controller.c ****   Debounce_Filter_Init(&rtDW->Debounce_Filter_k);
 5702              		.loc 1 3263 3 is_stmt 1 view .LVU2100
 5703 004a 04F12E00 		add	r0, r4, #46
ARM GAS  /var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s 			page 175


 5704 004e FFF7FEFF 		bl	Debounce_Filter_Init
 5705              	.LVL573:
3264:Src/BLDC_controller.c **** 
3265:Src/BLDC_controller.c ****   /* End of SystemInitialize for SubSystem: '<S20>/Debounce_Filter' */
3266:Src/BLDC_controller.c **** 
3267:Src/BLDC_controller.c ****   /* End of SystemInitialize for SubSystem: '<S4>/Diagnostics_Enabled' */
3268:Src/BLDC_controller.c **** 
3269:Src/BLDC_controller.c ****   /* SystemInitialize for Chart: '<S1>/Task_Scheduler' incorporates:
3270:Src/BLDC_controller.c ****    *  SubSystem: '<S1>/F03_Control_Mode_Manager'
3271:Src/BLDC_controller.c ****    */
3272:Src/BLDC_controller.c ****   /* SystemInitialize for IfAction SubSystem: '<S33>/Open_Mode' */
3273:Src/BLDC_controller.c ****   /* SystemInitialize for Atomic SubSystem: '<S37>/rising_edge_init' */
3274:Src/BLDC_controller.c ****   /* InitializeConditions for UnitDelay: '<S39>/UnitDelay' */
3275:Src/BLDC_controller.c ****   rtDW->UnitDelay_DSTATE_b = true;
 5706              		.loc 1 3275 3 view .LVU2101
 5707              		.loc 1 3275 28 is_stmt 0 view .LVU2102
 5708 0052 84F8A650 		strb	r5, [r4, #166]
3276:Src/BLDC_controller.c **** 
3277:Src/BLDC_controller.c ****   /* End of SystemInitialize for SubSystem: '<S37>/rising_edge_init' */
3278:Src/BLDC_controller.c ****   /* End of SystemInitialize for SubSystem: '<S33>/Open_Mode' */
3279:Src/BLDC_controller.c **** 
3280:Src/BLDC_controller.c ****   /* SystemInitialize for Chart: '<S1>/Task_Scheduler' incorporates:
3281:Src/BLDC_controller.c ****    *  SubSystem: '<S7>/Motor_Limitations'
3282:Src/BLDC_controller.c ****    */
3283:Src/BLDC_controller.c ****   /* SystemInitialize for IfAction SubSystem: '<S48>/Motor_Limitations_Enabled' */
3284:Src/BLDC_controller.c **** 
3285:Src/BLDC_controller.c ****   /* SystemInitialize for IfAction SubSystem: '<S80>/Voltage_Mode_Protection' */
3286:Src/BLDC_controller.c **** 
3287:Src/BLDC_controller.c ****   /* SystemInitialize for Atomic SubSystem: '<S83>/I_backCalc_fixdt' */
3288:Src/BLDC_controller.c ****   I_backCalc_fixdt_Init(&rtDW->I_backCalc_fixdt_i, 65536000);
 5709              		.loc 1 3288 3 is_stmt 1 view .LVU2103
 5710 0056 4FF07A71 		mov	r1, #65536000
 5711 005a 04F12400 		add	r0, r4, #36
 5712 005e FFF7FEFF 		bl	I_backCalc_fixdt_Init
 5713              	.LVL574:
3289:Src/BLDC_controller.c **** 
3290:Src/BLDC_controller.c ****   /* End of SystemInitialize for SubSystem: '<S83>/I_backCalc_fixdt' */
3291:Src/BLDC_controller.c **** 
3292:Src/BLDC_controller.c ****   /* SystemInitialize for Atomic SubSystem: '<S83>/I_backCalc_fixdt1' */
3293:Src/BLDC_controller.c ****   I_backCalc_fixdt_Init(&rtDW->I_backCalc_fixdt1, 65536000);
 5714              		.loc 1 3293 3 view .LVU2104
 5715 0062 4FF07A71 		mov	r1, #65536000
 5716 0066 04F11C00 		add	r0, r4, #28
 5717 006a FFF7FEFF 		bl	I_backCalc_fixdt_Init
 5718              	.LVL575:
3294:Src/BLDC_controller.c **** 
3295:Src/BLDC_controller.c ****   /* End of SystemInitialize for SubSystem: '<S83>/I_backCalc_fixdt1' */
3296:Src/BLDC_controller.c **** 
3297:Src/BLDC_controller.c ****   /* End of SystemInitialize for SubSystem: '<S80>/Voltage_Mode_Protection' */
3298:Src/BLDC_controller.c **** 
3299:Src/BLDC_controller.c ****   /* SystemInitialize for IfAction SubSystem: '<S80>/Torque_Mode_Protection' */
3300:Src/BLDC_controller.c **** 
3301:Src/BLDC_controller.c ****   /* SystemInitialize for Atomic SubSystem: '<S82>/I_backCalc_fixdt' */
3302:Src/BLDC_controller.c ****   I_backCalc_fixdt_Init(&rtDW->I_backCalc_fixdt_j, 58982400);
 5719              		.loc 1 3302 3 view .LVU2105
 5720 006e 4FF06171 		mov	r1, #58982400
 5721 0072 04F11400 		add	r0, r4, #20
ARM GAS  /var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s 			page 176


 5722 0076 FFF7FEFF 		bl	I_backCalc_fixdt_Init
 5723              	.LVL576:
3303:Src/BLDC_controller.c **** 
3304:Src/BLDC_controller.c ****   /* End of SystemInitialize for SubSystem: '<S82>/I_backCalc_fixdt' */
3305:Src/BLDC_controller.c **** 
3306:Src/BLDC_controller.c ****   /* End of SystemInitialize for SubSystem: '<S80>/Torque_Mode_Protection' */
3307:Src/BLDC_controller.c **** 
3308:Src/BLDC_controller.c ****   /* SystemInitialize for Outport: '<S80>/Vd_max' */
3309:Src/BLDC_controller.c ****   rtDW->Vd_max1 = 14400;
 5724              		.loc 1 3309 3 view .LVU2106
 5725              		.loc 1 3309 17 is_stmt 0 view .LVU2107
 5726 007a 4FF46152 		mov	r2, #14400
 5727 007e A4F85C20 		strh	r2, [r4, #92]	@ movhi
3310:Src/BLDC_controller.c **** 
3311:Src/BLDC_controller.c ****   /* SystemInitialize for Outport: '<S80>/Vd_min' */
3312:Src/BLDC_controller.c ****   rtDW->Gain3 = -14400;
 5728              		.loc 1 3312 3 is_stmt 1 view .LVU2108
 5729              		.loc 1 3312 15 is_stmt 0 view .LVU2109
 5730 0082 4CF2C073 		movw	r3, #51136
 5731 0086 A4F85E30 		strh	r3, [r4, #94]	@ movhi
3313:Src/BLDC_controller.c **** 
3314:Src/BLDC_controller.c ****   /* SystemInitialize for Outport: '<S80>/Vq_max' */
3315:Src/BLDC_controller.c ****   rtDW->Vq_max_M1 = 14400;
 5732              		.loc 1 3315 3 is_stmt 1 view .LVU2110
 5733              		.loc 1 3315 19 is_stmt 0 view .LVU2111
 5734 008a A4F86020 		strh	r2, [r4, #96]	@ movhi
3316:Src/BLDC_controller.c **** 
3317:Src/BLDC_controller.c ****   /* SystemInitialize for Outport: '<S80>/Vq_min' */
3318:Src/BLDC_controller.c ****   rtDW->Gain5 = -14400;
 5735              		.loc 1 3318 3 is_stmt 1 view .LVU2112
 5736              		.loc 1 3318 15 is_stmt 0 view .LVU2113
 5737 008e A4F86230 		strh	r3, [r4, #98]	@ movhi
3319:Src/BLDC_controller.c **** 
3320:Src/BLDC_controller.c ****   /* SystemInitialize for Outport: '<S80>/id_max' */
3321:Src/BLDC_controller.c ****   rtDW->i_max = 12000;
 5738              		.loc 1 3321 3 is_stmt 1 view .LVU2114
 5739              		.loc 1 3321 15 is_stmt 0 view .LVU2115
 5740 0092 42F6E062 		movw	r2, #12000
 5741 0096 A4F86420 		strh	r2, [r4, #100]	@ movhi
3322:Src/BLDC_controller.c **** 
3323:Src/BLDC_controller.c ****   /* SystemInitialize for Outport: '<S80>/id_min' */
3324:Src/BLDC_controller.c ****   rtDW->Gain4 = -12000;
 5742              		.loc 1 3324 3 is_stmt 1 view .LVU2116
 5743              		.loc 1 3324 15 is_stmt 0 view .LVU2117
 5744 009a 4DF22013 		movw	r3, #53536
 5745 009e A4F86A30 		strh	r3, [r4, #106]	@ movhi
3325:Src/BLDC_controller.c **** 
3326:Src/BLDC_controller.c ****   /* SystemInitialize for Outport: '<S80>/iq_max' */
3327:Src/BLDC_controller.c ****   rtDW->Divide1_n = 12000;
 5746              		.loc 1 3327 3 is_stmt 1 view .LVU2118
 5747              		.loc 1 3327 19 is_stmt 0 view .LVU2119
 5748 00a2 A4F86620 		strh	r2, [r4, #102]	@ movhi
3328:Src/BLDC_controller.c **** 
3329:Src/BLDC_controller.c ****   /* SystemInitialize for Outport: '<S80>/iq_min' */
3330:Src/BLDC_controller.c ****   rtDW->Gain1 = -12000;
 5749              		.loc 1 3330 3 is_stmt 1 view .LVU2120
 5750              		.loc 1 3330 15 is_stmt 0 view .LVU2121
ARM GAS  /var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s 			page 177


 5751 00a6 A4F86830 		strh	r3, [r4, #104]	@ movhi
3331:Src/BLDC_controller.c **** 
3332:Src/BLDC_controller.c ****   /* End of SystemInitialize for SubSystem: '<S48>/Motor_Limitations_Enabled' */
3333:Src/BLDC_controller.c **** 
3334:Src/BLDC_controller.c ****   /* SystemInitialize for Chart: '<S1>/Task_Scheduler' incorporates:
3335:Src/BLDC_controller.c ****    *  SubSystem: '<S7>/FOC'
3336:Src/BLDC_controller.c ****    */
3337:Src/BLDC_controller.c **** 
3338:Src/BLDC_controller.c ****   /* SystemInitialize for IfAction SubSystem: '<S47>/FOC_Enabled' */
3339:Src/BLDC_controller.c **** 
3340:Src/BLDC_controller.c ****   /* SystemInitialize for IfAction SubSystem: '<S59>/Speed_Mode' */
3341:Src/BLDC_controller.c **** 
3342:Src/BLDC_controller.c ****   /* SystemInitialize for Atomic SubSystem: '<S61>/PI_clamp_fixdt' */
3343:Src/BLDC_controller.c ****   PI_clamp_fixdt_d_Init(&rtDW->PI_clamp_fixdt_l4);
 5752              		.loc 1 3343 3 is_stmt 1 view .LVU2122
 5753 00aa 201D     		adds	r0, r4, #4
 5754 00ac FFF7FEFF 		bl	PI_clamp_fixdt_d_Init
 5755              	.LVL577:
3344:Src/BLDC_controller.c **** 
3345:Src/BLDC_controller.c ****   /* End of SystemInitialize for SubSystem: '<S61>/PI_clamp_fixdt' */
3346:Src/BLDC_controller.c **** 
3347:Src/BLDC_controller.c ****   /* End of SystemInitialize for SubSystem: '<S59>/Speed_Mode' */
3348:Src/BLDC_controller.c **** 
3349:Src/BLDC_controller.c ****   /* SystemInitialize for IfAction SubSystem: '<S59>/Torque_Mode' */
3350:Src/BLDC_controller.c **** 
3351:Src/BLDC_controller.c ****   /* SystemInitialize for Atomic SubSystem: '<S62>/PI_clamp_fixdt' */
3352:Src/BLDC_controller.c ****   PI_clamp_fixdt_f_Init(&rtDW->PI_clamp_fixdt_kh);
 5756              		.loc 1 3352 3 view .LVU2123
 5757 00b0 2046     		mov	r0, r4
 5758 00b2 FFF7FEFF 		bl	PI_clamp_fixdt_f_Init
 5759              	.LVL578:
3353:Src/BLDC_controller.c **** 
3354:Src/BLDC_controller.c ****   /* End of SystemInitialize for SubSystem: '<S62>/PI_clamp_fixdt' */
3355:Src/BLDC_controller.c **** 
3356:Src/BLDC_controller.c ****   /* End of SystemInitialize for SubSystem: '<S59>/Torque_Mode' */
3357:Src/BLDC_controller.c **** 
3358:Src/BLDC_controller.c ****   /* SystemInitialize for IfAction SubSystem: '<S59>/Vd_Calculation' */
3359:Src/BLDC_controller.c **** 
3360:Src/BLDC_controller.c ****   /* SystemInitialize for Atomic SubSystem: '<S63>/PI_clamp_fixdt' */
3361:Src/BLDC_controller.c ****   PI_clamp_fixdt_Init(&rtDW->PI_clamp_fixdt_i);
 5760              		.loc 1 3361 3 view .LVU2124
 5761 00b6 04F10C00 		add	r0, r4, #12
 5762 00ba FFF7FEFF 		bl	PI_clamp_fixdt_Init
 5763              	.LVL579:
3362:Src/BLDC_controller.c **** 
3363:Src/BLDC_controller.c ****   /* End of SystemInitialize for SubSystem: '<S63>/PI_clamp_fixdt' */
3364:Src/BLDC_controller.c **** 
3365:Src/BLDC_controller.c ****   /* End of SystemInitialize for SubSystem: '<S59>/Vd_Calculation' */
3366:Src/BLDC_controller.c **** 
3367:Src/BLDC_controller.c ****   /* End of SystemInitialize for SubSystem: '<S47>/FOC_Enabled' */
3368:Src/BLDC_controller.c **** 
3369:Src/BLDC_controller.c ****   /* End of SystemInitialize for SubSystem: '<Root>/BLDC_controller' */
3370:Src/BLDC_controller.c **** }
 5764              		.loc 1 3370 1 is_stmt 0 view .LVU2125
 5765 00be 38BD     		pop	{r3, r4, r5, pc}
 5766              		.loc 1 3370 1 view .LVU2126
 5767              		.cfi_endproc
ARM GAS  /var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s 			page 178


 5768              	.LFE25:
 5770              		.text
 5771              	.Letext0:
 5772              		.file 2 "Inc/rtwtypes.h"
 5773              		.file 3 "Inc/BLDC_controller.h"
ARM GAS  /var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s 			page 179


DEFINED SYMBOLS
                            *ABS*:0000000000000000 BLDC_controller.c
/var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s:18     .text.plook_u8s16_evencka:0000000000000000 $t
/var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s:24     .text.plook_u8s16_evencka:0000000000000000 plook_u8s16_evencka
/var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s:78     .text.plook_u8u16_evencka:0000000000000000 $t
/var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s:84     .text.plook_u8u16_evencka:0000000000000000 plook_u8u16_evencka
/var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s:137    .text.div_nde_s32_floor:0000000000000000 $t
/var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s:143    .text.div_nde_s32_floor:0000000000000000 div_nde_s32_floor
/var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s:178    .text.Counter_Init:0000000000000000 $t
/var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s:184    .text.Counter_Init:0000000000000000 Counter_Init
/var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s:201    .text.Counter:0000000000000000 $t
/var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s:207    .text.Counter:0000000000000000 Counter
/var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s:259    .text.Low_Pass_Filter_Reset:0000000000000000 $t
/var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s:265    .text.Low_Pass_Filter_Reset:0000000000000000 Low_Pass_Filter_Reset
/var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s:286    .text.Low_Pass_Filter:0000000000000000 $t
/var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s:292    .text.Low_Pass_Filter:0000000000000000 Low_Pass_Filter
/var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s:399    .text.Low_Pass_Filter:0000000000000058 $d
/var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s:404    .text.Counter_b_Init:0000000000000000 $t
/var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s:410    .text.Counter_b_Init:0000000000000000 Counter_b_Init
/var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s:427    .text.Counter_n:0000000000000000 $t
/var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s:433    .text.Counter_n:0000000000000000 Counter_n
/var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s:501    .text.either_edge:0000000000000000 $t
/var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s:507    .text.either_edge:0000000000000000 either_edge
/var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s:533    .text.Debounce_Filter_Init:0000000000000000 $t
/var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s:539    .text.Debounce_Filter_Init:0000000000000000 Debounce_Filter_Init
/var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s:572    .text.Debounce_Filter:0000000000000000 $t
/var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s:578    .text.Debounce_Filter:0000000000000000 Debounce_Filter
/var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s:717    .text.I_backCalc_fixdt_Init:0000000000000000 $t
/var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s:723    .text.I_backCalc_fixdt_Init:0000000000000000 I_backCalc_fixdt_Init
/var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s:740    .text.I_backCalc_fixdt_Reset:0000000000000000 $t
/var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s:746    .text.I_backCalc_fixdt_Reset:0000000000000000 I_backCalc_fixdt_Reset
/var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s:767    .text.I_backCalc_fixdt:0000000000000000 $t
/var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s:773    .text.I_backCalc_fixdt:0000000000000000 I_backCalc_fixdt
/var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s:896    .text.PI_clamp_fixdt_Init:0000000000000000 $t
/var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s:902    .text.PI_clamp_fixdt_Init:0000000000000000 PI_clamp_fixdt_Init
/var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s:920    .text.PI_clamp_fixdt_Reset:0000000000000000 $t
/var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s:926    .text.PI_clamp_fixdt_Reset:0000000000000000 PI_clamp_fixdt_Reset
/var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s:948    .text.PI_clamp_fixdt:0000000000000000 $t
/var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s:954    .text.PI_clamp_fixdt:0000000000000000 PI_clamp_fixdt
/var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s:1213   .text.PI_clamp_fixdt:00000000000000f0 $d
/var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s:1218   .text.PI_clamp_fixdt_d_Init:0000000000000000 $t
/var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s:1224   .text.PI_clamp_fixdt_d_Init:0000000000000000 PI_clamp_fixdt_d_Init
/var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s:1242   .text.PI_clamp_fixdt_b_Reset:0000000000000000 $t
/var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s:1248   .text.PI_clamp_fixdt_b_Reset:0000000000000000 PI_clamp_fixdt_b_Reset
/var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s:1270   .text.PI_clamp_fixdt_l:0000000000000000 $t
/var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s:1276   .text.PI_clamp_fixdt_l:0000000000000000 PI_clamp_fixdt_l
/var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s:1537   .text.PI_clamp_fixdt_l:00000000000000f4 $d
/var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s:1542   .text.PI_clamp_fixdt_f_Init:0000000000000000 $t
/var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s:1548   .text.PI_clamp_fixdt_f_Init:0000000000000000 PI_clamp_fixdt_f_Init
/var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s:1566   .text.PI_clamp_fixdt_g_Reset:0000000000000000 $t
/var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s:1572   .text.PI_clamp_fixdt_g_Reset:0000000000000000 PI_clamp_fixdt_g_Reset
/var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s:1594   .text.PI_clamp_fixdt_k:0000000000000000 $t
/var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s:1600   .text.PI_clamp_fixdt_k:0000000000000000 PI_clamp_fixdt_k
/var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s:1877   .text.PI_clamp_fixdt_k:0000000000000104 $d
/var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s:1882   .text.BLDC_controller_step:0000000000000000 $t
/var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s:1888   .text.BLDC_controller_step:0000000000000000 BLDC_controller_step
/var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s:2639   .text.BLDC_controller_step:0000000000000344 $d
ARM GAS  /var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s 			page 180


/var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s:2647   .text.BLDC_controller_step:0000000000000354 $t
/var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s:3270   .text.BLDC_controller_step:000000000000064c $d
/var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s:3274   .text.BLDC_controller_step:0000000000000654 $t
/var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s:3943   .text.BLDC_controller_step:0000000000000970 $d
/var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s:3950   .text.BLDC_controller_step:000000000000097c $t
/var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s:4676   .text.BLDC_controller_step:0000000000000d10 $d
/var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s:4680   .text.BLDC_controller_step:0000000000000d20 $t
/var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s:4837   .text.BLDC_controller_step:0000000000000dd0 $d
/var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s:4842   .text.BLDC_controller_step:0000000000000dd8 $t
/var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s:5475   .text.BLDC_controller_step:00000000000010e8 $d
/var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s:5479   .text.BLDC_controller_step:00000000000010f0 $t
/var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s:5620   .text.BLDC_controller_step:0000000000001190 $d
/var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s:5625   .text.BLDC_controller_initialize:0000000000000000 $t
/var/folders/2w/5wbrmvx534s_vk8svtxz852c0000gn/T//cccje1sL.s:5631   .text.BLDC_controller_initialize:0000000000000000 BLDC_controller_initialize

UNDEFINED SYMBOLS
rtConstP
