{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1763740192204 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1763740192209 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 21 21:19:52 2025 " "Processing started: Fri Nov 21 21:19:52 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1763740192209 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763740192209 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off i281 -c top_module " "Command: quartus_map --read_settings_files=on --write_settings_files=off i281 -c top_module" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763740192209 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1763740192654 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1763740192654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_module.v 1 1 " "Found 1 design units, including 1 entities, in source file top_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_module " "Found entity 1: top_module" {  } { { "Top_Module.v" "" { Text "D:/SEM3 Done/EE 224/Projects/i281 CPU/EE224-Course-Project-2025/Top_Module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763740200294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763740200294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_select.v 1 1 " "Found 1 design units, including 1 entities, in source file register_select.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register_Select " "Found entity 1: Register_Select" {  } { { "Register_Select.v" "" { Text "D:/SEM3 Done/EE 224/Projects/i281 CPU/EE224-Course-Project-2025/Register_Select.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763740200296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763740200296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers.v 1 1 " "Found 1 design units, including 1 entities, in source file registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 Registers " "Found entity 1: Registers" {  } { { "Registers.v" "" { Text "D:/SEM3 Done/EE 224/Projects/i281 CPU/EE224-Course-Project-2025/Registers.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763740200297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763740200297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_write_enable.v 1 1 " "Found 1 design units, including 1 entities, in source file pc_write_enable.v" { { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "pc_write_enable.v" "" { Text "D:/SEM3 Done/EE 224/Projects/i281 CPU/EE224-Course-Project-2025/pc_write_enable.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763740200299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763740200299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_update_logic.v 1 1 " "Found 1 design units, including 1 entities, in source file pc_update_logic.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc_update_logic " "Found entity 1: pc_update_logic" {  } { { "pc_update_logic.v" "" { Text "D:/SEM3 Done/EE 224/Projects/i281 CPU/EE224-Course-Project-2025/pc_update_logic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763740200300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763740200300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parallel_access_shift_register.v 1 1 " "Found 1 design units, including 1 entities, in source file parallel_access_shift_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 PASR " "Found entity 1: PASR" {  } { { "Parallel_Access_Shift_Register.v" "" { Text "D:/SEM3 Done/EE 224/Projects/i281 CPU/EE224-Course-Project-2025/Parallel_Access_Shift_Register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763740200302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763740200302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "opcode_decoder.v 3 3 " "Found 3 design units, including 3 entities, in source file opcode_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 dec2to4 " "Found entity 1: dec2to4" {  } { { "opcode_decoder.v" "" { Text "D:/SEM3 Done/EE 224/Projects/i281 CPU/EE224-Course-Project-2025/opcode_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763740200304 ""} { "Info" "ISGN_ENTITY_NAME" "2 dec4to16 " "Found entity 2: dec4to16" {  } { { "opcode_decoder.v" "" { Text "D:/SEM3 Done/EE 224/Projects/i281 CPU/EE224-Course-Project-2025/opcode_decoder.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763740200304 ""} { "Info" "ISGN_ENTITY_NAME" "3 opcode_decoder " "Found entity 3: opcode_decoder" {  } { { "opcode_decoder.v" "" { Text "D:/SEM3 Done/EE 224/Projects/i281 CPU/EE224-Course-Project-2025/opcode_decoder.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763740200304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763740200304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flag_calculator.v 1 1 " "Found 1 design units, including 1 entities, in source file flag_calculator.v" { { "Info" "ISGN_ENTITY_NAME" "1 FLAG_CALC " "Found entity 1: FLAG_CALC" {  } { { "Flag_Calculator.v" "" { Text "D:/SEM3 Done/EE 224/Projects/i281 CPU/EE224-Course-Project-2025/Flag_Calculator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763740200305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763740200305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flags.v 1 1 " "Found 1 design units, including 1 entities, in source file flags.v" { { "Info" "ISGN_ENTITY_NAME" "1 Flags " "Found entity 1: Flags" {  } { { "Flags.v" "" { Text "D:/SEM3 Done/EE 224/Projects/i281 CPU/EE224-Course-Project-2025/Flags.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763740200308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763740200308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eight_bit_shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file eight_bit_shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 eight_bit_shifter " "Found entity 1: eight_bit_shifter" {  } { { "eight_bit_shifter.v" "" { Text "D:/SEM3 Done/EE 224/Projects/i281 CPU/EE224-Course-Project-2025/eight_bit_shifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763740200309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763740200309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eight_bit_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file eight_bit_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 eight_bit_adder " "Found entity 1: eight_bit_adder" {  } { { "eight_bit_adder.v" "" { Text "D:/SEM3 Done/EE 224/Projects/i281 CPU/EE224-Course-Project-2025/eight_bit_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763740200311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763740200311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "Datapath.v" "" { Text "D:/SEM3 Done/EE 224/Projects/i281 CPU/EE224-Course-Project-2025/Datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763740200312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763740200312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory.v 1 1 " "Found 1 design units, including 1 entities, in source file datamemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemory " "Found entity 1: DataMemory" {  } { { "DataMemory.v" "" { Text "D:/SEM3 Done/EE 224/Projects/i281 CPU/EE224-Course-Project-2025/DataMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763740200314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763740200314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_final.v 1 1 " "Found 1 design units, including 1 entities, in source file control_final.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_block " "Found entity 1: control_block" {  } { { "control_final.v" "" { Text "D:/SEM3 Done/EE 224/Projects/i281 CPU/EE224-Course-Project-2025/control_final.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763740200316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763740200316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file code_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 code_memory " "Found entity 1: code_memory" {  } { { "code_memory.v" "" { Text "D:/SEM3 Done/EE 224/Projects/i281 CPU/EE224-Course-Project-2025/code_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763740200318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763740200318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "D:/SEM3 Done/EE 224/Projects/i281 CPU/EE224-Course-Project-2025/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763740200319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763740200319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_top_module.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_top_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_top_module " "Found entity 1: tb_top_module" {  } { { "tb_top_module.v" "" { Text "D:/SEM3 Done/EE 224/Projects/i281 CPU/EE224-Course-Project-2025/tb_top_module.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763740200321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763740200321 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_module " "Elaborating entity \"top_module\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1763740200347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "code_memory code_memory:CodeMem " "Elaborating entity \"code_memory\" for hierarchy \"code_memory:CodeMem\"" {  } { { "Top_Module.v" "CodeMem" { Text "D:/SEM3 Done/EE 224/Projects/i281 CPU/EE224-Course-Project-2025/Top_Module.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763740200349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "opcode_decoder opcode_decoder:OpcodeDec " "Elaborating entity \"opcode_decoder\" for hierarchy \"opcode_decoder:OpcodeDec\"" {  } { { "Top_Module.v" "OpcodeDec" { Text "D:/SEM3 Done/EE 224/Projects/i281 CPU/EE224-Course-Project-2025/Top_Module.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763740200368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec4to16 opcode_decoder:OpcodeDec\|dec4to16:Dec6 " "Elaborating entity \"dec4to16\" for hierarchy \"opcode_decoder:OpcodeDec\|dec4to16:Dec6\"" {  } { { "opcode_decoder.v" "Dec6" { Text "D:/SEM3 Done/EE 224/Projects/i281 CPU/EE224-Course-Project-2025/opcode_decoder.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763740200369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec2to4 opcode_decoder:OpcodeDec\|dec4to16:Dec6\|dec2to4:Dec1 " "Elaborating entity \"dec2to4\" for hierarchy \"opcode_decoder:OpcodeDec\|dec4to16:Dec6\|dec2to4:Dec1\"" {  } { { "opcode_decoder.v" "Dec1" { Text "D:/SEM3 Done/EE 224/Projects/i281 CPU/EE224-Course-Project-2025/opcode_decoder.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763740200370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_block control_block:ControlUnit " "Elaborating entity \"control_block\" for hierarchy \"control_block:ControlUnit\"" {  } { { "Top_Module.v" "ControlUnit" { Text "D:/SEM3 Done/EE 224/Projects/i281 CPU/EE224-Course-Project-2025/Top_Module.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763740200373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_update_logic pc_update_logic:PCUpdateLogic " "Elaborating entity \"pc_update_logic\" for hierarchy \"pc_update_logic:PCUpdateLogic\"" {  } { { "Top_Module.v" "PCUpdateLogic" { Text "D:/SEM3 Done/EE 224/Projects/i281 CPU/EE224-Course-Project-2025/Top_Module.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763740200375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_counter program_counter:ProgramCounter " "Elaborating entity \"program_counter\" for hierarchy \"program_counter:ProgramCounter\"" {  } { { "Top_Module.v" "ProgramCounter" { Text "D:/SEM3 Done/EE 224/Projects/i281 CPU/EE224-Course-Project-2025/Top_Module.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763740200376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Datapath Datapath:Datapath " "Elaborating entity \"Datapath\" for hierarchy \"Datapath:Datapath\"" {  } { { "Top_Module.v" "Datapath" { Text "D:/SEM3 Done/EE 224/Projects/i281 CPU/EE224-Course-Project-2025/Top_Module.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763740200377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registers Datapath:Datapath\|Registers:regs_inst " "Elaborating entity \"Registers\" for hierarchy \"Datapath:Datapath\|Registers:regs_inst\"" {  } { { "Datapath.v" "regs_inst" { Text "D:/SEM3 Done/EE 224/Projects/i281 CPU/EE224-Course-Project-2025/Datapath.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763740200378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PASR Datapath:Datapath\|Registers:regs_inst\|PASR:regA " "Elaborating entity \"PASR\" for hierarchy \"Datapath:Datapath\|Registers:regs_inst\|PASR:regA\"" {  } { { "Registers.v" "regA" { Text "D:/SEM3 Done/EE 224/Projects/i281 CPU/EE224-Course-Project-2025/Registers.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763740200380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_Select Datapath:Datapath\|Registers:regs_inst\|Register_Select:RS " "Elaborating entity \"Register_Select\" for hierarchy \"Datapath:Datapath\|Registers:regs_inst\|Register_Select:RS\"" {  } { { "Registers.v" "RS" { Text "D:/SEM3 Done/EE 224/Projects/i281 CPU/EE224-Course-Project-2025/Registers.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763740200382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU Datapath:Datapath\|ALU:alu_inst " "Elaborating entity \"ALU\" for hierarchy \"Datapath:Datapath\|ALU:alu_inst\"" {  } { { "Datapath.v" "alu_inst" { Text "D:/SEM3 Done/EE 224/Projects/i281 CPU/EE224-Course-Project-2025/Datapath.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763740200384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eight_bit_adder Datapath:Datapath\|ALU:alu_inst\|eight_bit_adder:adder_inst " "Elaborating entity \"eight_bit_adder\" for hierarchy \"Datapath:Datapath\|ALU:alu_inst\|eight_bit_adder:adder_inst\"" {  } { { "ALU.v" "adder_inst" { Text "D:/SEM3 Done/EE 224/Projects/i281 CPU/EE224-Course-Project-2025/ALU.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763740200385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eight_bit_shifter Datapath:Datapath\|ALU:alu_inst\|eight_bit_shifter:shifter_inst " "Elaborating entity \"eight_bit_shifter\" for hierarchy \"Datapath:Datapath\|ALU:alu_inst\|eight_bit_shifter:shifter_inst\"" {  } { { "ALU.v" "shifter_inst" { Text "D:/SEM3 Done/EE 224/Projects/i281 CPU/EE224-Course-Project-2025/ALU.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763740200386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FLAG_CALC Datapath:Datapath\|ALU:alu_inst\|FLAG_CALC:flag_calc_inst " "Elaborating entity \"FLAG_CALC\" for hierarchy \"Datapath:Datapath\|ALU:alu_inst\|FLAG_CALC:flag_calc_inst\"" {  } { { "ALU.v" "flag_calc_inst" { Text "D:/SEM3 Done/EE 224/Projects/i281 CPU/EE224-Course-Project-2025/ALU.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763740200387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Flags Datapath:Datapath\|Flags:flags_reg_inst " "Elaborating entity \"Flags\" for hierarchy \"Datapath:Datapath\|Flags:flags_reg_inst\"" {  } { { "Datapath.v" "flags_reg_inst" { Text "D:/SEM3 Done/EE 224/Projects/i281 CPU/EE224-Course-Project-2025/Datapath.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763740200388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataMemory Datapath:Datapath\|DataMemory:data_mem_inst " "Elaborating entity \"DataMemory\" for hierarchy \"Datapath:Datapath\|DataMemory:data_mem_inst\"" {  } { { "Datapath.v" "data_mem_inst" { Text "D:/SEM3 Done/EE 224/Projects/i281 CPU/EE224-Course-Project-2025/Datapath.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763740200389 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1763740201365 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763740201365 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "16 " "Design contains 16 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Switches\[0\] " "No output dependent on input pin \"Switches\[0\]\"" {  } { { "Top_Module.v" "" { Text "D:/SEM3 Done/EE 224/Projects/i281 CPU/EE224-Course-Project-2025/Top_Module.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1763740201389 "|top_module|Switches[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Switches\[1\] " "No output dependent on input pin \"Switches\[1\]\"" {  } { { "Top_Module.v" "" { Text "D:/SEM3 Done/EE 224/Projects/i281 CPU/EE224-Course-Project-2025/Top_Module.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1763740201389 "|top_module|Switches[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Switches\[2\] " "No output dependent on input pin \"Switches\[2\]\"" {  } { { "Top_Module.v" "" { Text "D:/SEM3 Done/EE 224/Projects/i281 CPU/EE224-Course-Project-2025/Top_Module.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1763740201389 "|top_module|Switches[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Switches\[3\] " "No output dependent on input pin \"Switches\[3\]\"" {  } { { "Top_Module.v" "" { Text "D:/SEM3 Done/EE 224/Projects/i281 CPU/EE224-Course-Project-2025/Top_Module.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1763740201389 "|top_module|Switches[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Switches\[4\] " "No output dependent on input pin \"Switches\[4\]\"" {  } { { "Top_Module.v" "" { Text "D:/SEM3 Done/EE 224/Projects/i281 CPU/EE224-Course-Project-2025/Top_Module.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1763740201389 "|top_module|Switches[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Switches\[5\] " "No output dependent on input pin \"Switches\[5\]\"" {  } { { "Top_Module.v" "" { Text "D:/SEM3 Done/EE 224/Projects/i281 CPU/EE224-Course-Project-2025/Top_Module.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1763740201389 "|top_module|Switches[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Switches\[6\] " "No output dependent on input pin \"Switches\[6\]\"" {  } { { "Top_Module.v" "" { Text "D:/SEM3 Done/EE 224/Projects/i281 CPU/EE224-Course-Project-2025/Top_Module.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1763740201389 "|top_module|Switches[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Switches\[7\] " "No output dependent on input pin \"Switches\[7\]\"" {  } { { "Top_Module.v" "" { Text "D:/SEM3 Done/EE 224/Projects/i281 CPU/EE224-Course-Project-2025/Top_Module.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1763740201389 "|top_module|Switches[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Switches\[8\] " "No output dependent on input pin \"Switches\[8\]\"" {  } { { "Top_Module.v" "" { Text "D:/SEM3 Done/EE 224/Projects/i281 CPU/EE224-Course-Project-2025/Top_Module.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1763740201389 "|top_module|Switches[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Switches\[9\] " "No output dependent on input pin \"Switches\[9\]\"" {  } { { "Top_Module.v" "" { Text "D:/SEM3 Done/EE 224/Projects/i281 CPU/EE224-Course-Project-2025/Top_Module.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1763740201389 "|top_module|Switches[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Switches\[10\] " "No output dependent on input pin \"Switches\[10\]\"" {  } { { "Top_Module.v" "" { Text "D:/SEM3 Done/EE 224/Projects/i281 CPU/EE224-Course-Project-2025/Top_Module.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1763740201389 "|top_module|Switches[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Switches\[11\] " "No output dependent on input pin \"Switches\[11\]\"" {  } { { "Top_Module.v" "" { Text "D:/SEM3 Done/EE 224/Projects/i281 CPU/EE224-Course-Project-2025/Top_Module.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1763740201389 "|top_module|Switches[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Switches\[12\] " "No output dependent on input pin \"Switches\[12\]\"" {  } { { "Top_Module.v" "" { Text "D:/SEM3 Done/EE 224/Projects/i281 CPU/EE224-Course-Project-2025/Top_Module.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1763740201389 "|top_module|Switches[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Switches\[13\] " "No output dependent on input pin \"Switches\[13\]\"" {  } { { "Top_Module.v" "" { Text "D:/SEM3 Done/EE 224/Projects/i281 CPU/EE224-Course-Project-2025/Top_Module.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1763740201389 "|top_module|Switches[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Switches\[14\] " "No output dependent on input pin \"Switches\[14\]\"" {  } { { "Top_Module.v" "" { Text "D:/SEM3 Done/EE 224/Projects/i281 CPU/EE224-Course-Project-2025/Top_Module.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1763740201389 "|top_module|Switches[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Switches\[15\] " "No output dependent on input pin \"Switches\[15\]\"" {  } { { "Top_Module.v" "" { Text "D:/SEM3 Done/EE 224/Projects/i281 CPU/EE224-Course-Project-2025/Top_Module.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1763740201389 "|top_module|Switches[15]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1763740201389 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "16 " "Implemented 16 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1763740201390 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1763740201390 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1763740201390 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4738 " "Peak virtual memory: 4738 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1763740201411 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 21 21:20:01 2025 " "Processing ended: Fri Nov 21 21:20:01 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1763740201411 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1763740201411 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1763740201411 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1763740201411 ""}
