# Reading pref.tcl
# do {C:/Users/ShifT/GitHub/POP_timing_FPGA/toplevel_testbench/toplevel_testbench.mdo}
# Loading project toplevel_testbench
# Compile of top_testbench.v was successful.
# vsim -L work -L pmi_work -L ovi_machxo2 top_testbench 
# Start time: 16:04:27 on Feb 23,2022
# //  ModelSim - Lattice FPGA Edition 2020.3 Oct 14 2020
# //
# //  Copyright 1991-2020 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim - Lattice FPGA Edition and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading work.top_testbench
# Loading work.clocks
# Loading ovi_machxo2.OSCH
# Loading work.DIV4PLL
# Loading ovi_machxo2.VLO
# Loading ovi_machxo2.EHXPLLJ
# Loading work.POPtimers
# Loading work.count_n
# Loading work.comparator
# Loading work.countupdownpreload
# Loading work.slow_clock_pulse
# Loading work.quad_state_machine
# .main_pane.wave.interior.cs.body.pw.wf
add wave -position insertpoint  \
sim:/top_testbench/POPtimers/systemcounter/count
add wave -position insertpoint  \
sim:/top_testbench/POPtimers/MW2/b
add wave -position insertpoint  \
sim:/top_testbench/POPtimers/MW3/b
add wave -position insertpoint  \
sim:/top_testbench/POPtimers/loopcounter/b
add wave -position insertpoint  \
sim:/top_testbench/POPtimers/piecounter/count
add wave -position insertpoint  \
sim:/top_testbench/POPtimers/freepcounter/count
run -all
# ** Note: $finish    : C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/top_testbench.v(106)
#    Time: 33560 us  Iteration: 0  Instance: /top_testbench
# 1
# Break in Module top_testbench at C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/top_testbench.v line 106
