// Seed: 3934483673
module module_0 (
    output supply1 id_0,
    input wor id_1,
    input supply0 id_2
);
  assign id_0 = 'b0;
  wire id_4, id_5;
  logic id_6 = id_4;
  assign id_5 = id_5 * id_4;
  assign id_0 = id_6;
  generate
    parameter id_7 = ~1 - 1;
  endgenerate
  assign id_0 = 1;
endmodule
module module_1 (
    input wor id_0,
    input wire id_1
    , id_6,
    output wire id_2
    , id_7,
    input tri id_3
    , id_8,
    output supply1 id_4
);
  logic id_9;
  module_0 modCall_1 (
      id_4,
      id_1,
      id_1
  );
  logic id_10;
  id_11 :
  assert property (@(negedge id_11) id_7) $unsigned(47);
  ;
endmodule
