// Seed: 478152162
module module_0;
  assign id_1 = id_1;
  assign id_1 = 1 - 1;
  wire id_2;
  wire id_3;
endmodule
module module_1 (
    output tri   id_0
    , id_15,
    input  tri   id_1,
    input  wire  id_2,
    input  wand  id_3,
    output wire  id_4,
    input  tri1  id_5,
    output tri0  id_6,
    input  wire  id_7,
    output uwire id_8,
    input  wor   id_9,
    input  wor   id_10,
    input  tri   id_11,
    input  uwire id_12,
    input  tri0  id_13
);
  wire id_16, id_17;
  module_0 modCall_1 ();
endmodule
