
reading lef ...

units:       1000
#layers:     13
#macros:     442
#vias:       25
#viarulegen: 25

reading def ...
defIn read 10000 components
defIn read 20000 components
defIn read 30000 components
defIn read 40000 components
defIn read 50000 components
defIn read 60000 components
defIn read 10000 nets

design:      picorv32a
die area:    ( 0 0 ) ( 731615 742335 )
trackPts:    12
defvias:     4
#components: 67170
#terminals:  429
#snets:      2
#nets:       17997

reading guide ...
guideIn read 100000 guides

#guides:     137084
Warning: met2 does not have viaDef align with layer direction, generating new viaDef via2_FR...
Warning: met4 does not have viaDef align with layer direction, generating new viaDef via4_FR...
done initConstraintLayerIdx
List of default vias:
  Layer mcon
    default via: L1M1_PR_MR
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: via2_FR
  Layer via3
    default via: M3M4_PR_M
  Layer via4
    default via: via4_FR
Writing reference output def...

libcell analysis ...

instance analysis ...
  complete 10000 instances
  complete 20000 instances
  complete 30000 instances
  complete 40000 instances
  complete 50000 instances
  complete 60000 instances
#unique instances = 393

init region query ...
  complete 10000 insts
  complete 20000 insts
  complete 30000 insts
  complete 40000 insts
  complete 50000 insts
  complete 60000 insts
  complete FR_MASTERSLICE
  complete FR_VIA
  complete li1
  complete mcon
  complete met1
  complete via
  complete met2
  complete via2
  complete met3
  complete via3
  complete met4
  complete via4
  complete met5

FR_MASTERSLICE shape region query size = 0
FR_VIA shape region query size = 0
li1 shape region query size = 800227
mcon shape region query size = 839943
met1 shape region query size = 175484
via shape region query size = 5300
met2 shape region query size = 2893
via2 shape region query size = 5300
met3 shape region query size = 2816
via3 shape region query size = 5300
met4 shape region query size = 1395
via4 shape region query size = 50
met5 shape region query size = 70


start pin access
  complete 100 pins
  complete 200 pins
  complete 300 pins
  complete 400 pins
  complete 500 pins
  complete 600 pins
  complete 700 pins
  complete 800 pins
  complete 900 pins
  complete 1000 pins
  complete 1555 pins
  complete 100 unique inst patterns
  complete 200 unique inst patterns
  complete 300 unique inst patterns
  complete 387 unique inst patterns
  complete 1000 groups
  complete 2000 groups
  complete 3000 groups
  complete 4000 groups
  complete 5000 groups
  complete 6000 groups
  complete 7000 groups
  complete 8000 groups
  complete 9000 groups
  complete 10000 groups
  complete 17626 groups
Expt1 runtime (pin-level access point gen): 3.82007
Expt2 runtime (design-level access pattern gen): 1.23678
#scanned instances     = 67170
#unique  instances     = 393
#stdCellGenAp          = 9799
#stdCellValidPlanarAp  = 142
#stdCellValidViaAp     = 7125
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 60379
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0

complete pin access
cpu time = 00:00:17, elapsed time = 00:00:05, memory = 154.01 (MB), peak = 171.59 (MB)

post process guides ...
GCELLGRID X 0 DO 107 STEP 6900 ;
GCELLGRID Y 0 DO 106 STEP 6900 ;
  complete 10000 orig guides
  complete 20000 orig guides
  complete 30000 orig guides
  complete 40000 orig guides
  complete 50000 orig guides
  complete 60000 orig guides
  complete 70000 orig guides
  complete 80000 orig guides
  complete 90000 orig guides
  complete 100000 orig guides
  complete FR_MASTERSLICE
  complete FR_VIA
  complete li1
  complete mcon
  complete met1
  complete via
  complete met2
  complete via2
  complete met3
  complete via3
  complete met4
  complete via4
  complete met5
  complete 10000 nets

building cmap ... 

init guide query ...
  complete 10000 nets (guide)
  complete FR_MASTERSLICE (guide)
  complete FR_VIA (guide)
  complete li1 (guide)
  complete mcon (guide)
  complete met1 (guide)
  complete via (guide)
  complete met2 (guide)
  complete via2 (guide)
  complete met3 (guide)
  complete via3 (guide)
  complete met4 (guide)
  complete via4 (guide)
  complete met5 (guide)

FR_MASTERSLICE guide region query size = 0
FR_VIA guide region query size = 0
li1 guide region query size = 49843
mcon guide region query size = 0
met1 guide region query size = 43696
via guide region query size = 0
met2 guide region query size = 23935
via2 guide region query size = 0
met3 guide region query size = 966
via3 guide region query size = 0
met4 guide region query size = 117
via4 guide region query size = 0
met5 guide region query size = 0

init gr pin query ...


start track assignment
Done with 73895 vertical wires in 3 frboxes and 44662 horizontal wires in 3 frboxes.
Done with 10784 vertical wires in 3 frboxes and 16671 horizontal wires in 3 frboxes.

complete track assignment
cpu time = 00:00:30, elapsed time = 00:00:16, memory = 294.24 (MB), peak = 419.71 (MB)

post processing ...

start routing data preparation
initVia2ViaMinLen_minSpc li1 (d2d, d2u, u2d, u2u) = (0, 0, 0, 370)
initVia2ViaMinLen_minSpc met1 (d2d, d2u, u2d, u2u) = (430, 445, 445, 460)
initVia2ViaMinLen_minSpc met2 (d2d, d2u, u2d, u2u) = (460, 485, 485, 630)
initVia2ViaMinLen_minSpc met3 (d2d, d2u, u2d, u2u) = (630, 655, 655, 680)
initVia2ViaMinLen_minSpc met4 (d2d, d2u, u2d, u2u) = (630, 1055, 1055, 3020)
initVia2ViaMinLen_minSpc met5 (d2d, d2u, u2d, u2u) = (1480, 0, 0, 0)
initVia2ViaMinLen_minimumcut li1 (d2d, d2u, u2d, u2u) = (0, 0, 0, 370)
initVia2ViaMinLen_minimumcut li1 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met1 (d2d, d2u, u2d, u2u) = (430, 445, 445, 460)
initVia2ViaMinLen_minimumcut met1 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met2 (d2d, d2u, u2d, u2u) = (460, 485, 485, 630)
initVia2ViaMinLen_minimumcut met2 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met3 (d2d, d2u, u2d, u2u) = (630, 655, 655, 680)
initVia2ViaMinLen_minimumcut met3 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met4 (d2d, d2u, u2d, u2u) = (630, 1055, 1055, 3020)
initVia2ViaMinLen_minimumcut met4 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met5 (d2d, d2u, u2d, u2u) = (1480, 0, 0, 0)
initVia2ViaMinLen_minimumcut met5 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLenNew_minSpc li1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (0, 0, 0, 0, 0, 0, 430, 370)
initVia2ViaMinLenNew_minSpc met1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (430, 370, 445, 385, 445, 385, 460, 460)
initVia2ViaMinLenNew_minSpc met2 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (460, 460, 410, 485, 410, 485, 630, 630)
initVia2ViaMinLenNew_minSpc met3 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (630, 630, 655, 625, 655, 625, 680, 630)
initVia2ViaMinLenNew_minSpc met4 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (680, 630, 1055, 1055, 1055, 1055, 3020, 3020)
initVia2ViaMinLenNew_minSpc met5 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1480, 1480, 0, 0, 0, 0, 0, 0)
initVia2ViaMinLenNew_minimumcut li1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (0, 0, 0, 0, 0, 0, 430, 370)
initVia2ViaMinLenNew_minimumcut met1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (430, 370, 445, 385, 445, 385, 460, 460)
initVia2ViaMinLenNew_minimumcut met2 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (460, 460, 410, 485, 410, 485, 630, 630)
initVia2ViaMinLenNew_minimumcut met3 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (630, 630, 655, 625, 655, 625, 680, 630)
initVia2ViaMinLenNew_minimumcut met4 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (680, 630, 1055, 1055, 1055, 1055, 3020, 3020)
initVia2ViaMinLenNew_minimumcut met5 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1480, 1480, 0, 0, 0, 0, 0, 0)
initVia2ViaMinLenNew_cutSpc li1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (0, 0, 0, 0, 0, 0, 430, 370)
initVia2ViaMinLenNew_cutSpc met1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (430, 370, 445, 385, 445, 385, 460, 460)
initVia2ViaMinLenNew_cutSpc met2 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (460, 460, 410, 485, 410, 485, 630, 630)
initVia2ViaMinLenNew_cutSpc met3 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (630, 630, 655, 625, 655, 625, 680, 630)
initVia2ViaMinLenNew_cutSpc met4 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (680, 630, 1055, 1055, 1055, 1055, 3020, 3020)
initVia2ViaMinLenNew_cutSpc met5 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1600, 1600, 0, 0, 0, 0, 0, 0)
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 294.24 (MB), peak = 419.71 (MB)

start detail routing ...
start 0th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:19, memory = 392.98 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:42, memory = 403.62 (MB)
    completing 30% with 3616 violations
    elapsed time = 00:00:48, memory = 403.63 (MB)
    completing 40% with 3616 violations
    elapsed time = 00:01:16, memory = 425.80 (MB)
    completing 50% with 3616 violations
    elapsed time = 00:01:28, memory = 427.66 (MB)
    completing 60% with 7318 violations
    elapsed time = 00:01:52, memory = 416.85 (MB)
    completing 70% with 7318 violations
    elapsed time = 00:02:15, memory = 421.86 (MB)
    completing 80% with 10834 violations
    elapsed time = 00:02:25, memory = 413.83 (MB)
    completing 90% with 10834 violations
    elapsed time = 00:03:01, memory = 428.27 (MB)
    completing 100% with 14662 violations
    elapsed time = 00:03:14, memory = 339.09 (MB)
  number of violations = 17840
cpu time = 00:12:36, elapsed time = 00:03:17, memory = 731.47 (MB), peak = 731.68 (MB)
total wire length = 1107198 um
total wire length on LAYER li1 = 545 um
total wire length on LAYER met1 = 519073 um
total wire length on LAYER met2 = 477857 um
total wire length on LAYER met3 = 88719 um
total wire length on LAYER met4 = 21002 um
total wire length on LAYER met5 = 0 um
total number of vias = 142549
up-via summary (total 142549):

-------------------------
 FR_MASTERSLICE         0
            li1     60488
           met1     78471
           met2      3309
           met3       281
           met4         0
-------------------------
                   142549


start 1st optimization iteration ...
    completing 10% with 17840 violations
    elapsed time = 00:00:17, memory = 823.46 (MB)
    completing 20% with 17840 violations
    elapsed time = 00:00:44, memory = 831.43 (MB)
    completing 30% with 15077 violations
    elapsed time = 00:00:52, memory = 777.86 (MB)
    completing 40% with 15077 violations
    elapsed time = 00:01:21, memory = 824.77 (MB)
    completing 50% with 15077 violations
    elapsed time = 00:01:38, memory = 831.98 (MB)
    completing 60% with 12655 violations
    elapsed time = 00:02:01, memory = 823.88 (MB)
    completing 70% with 12655 violations
    elapsed time = 00:02:26, memory = 833.08 (MB)
    completing 80% with 10417 violations
    elapsed time = 00:02:37, memory = 799.96 (MB)
    completing 90% with 10417 violations
    elapsed time = 00:03:12, memory = 826.69 (MB)
    completing 100% with 7878 violations
    elapsed time = 00:03:24, memory = 687.50 (MB)
  number of violations = 7878
cpu time = 00:12:57, elapsed time = 00:03:25, memory = 687.50 (MB), peak = 833.91 (MB)
total wire length = 1101936 um
total wire length on LAYER li1 = 535 um
total wire length on LAYER met1 = 516023 um
total wire length on LAYER met2 = 474765 um
total wire length on LAYER met3 = 89658 um
total wire length on LAYER met4 = 20953 um
total wire length on LAYER met5 = 0 um
total number of vias = 142402
up-via summary (total 142402):

-------------------------
 FR_MASTERSLICE         0
            li1     60496
           met1     78053
           met2      3565
           met3       288
           met4         0
-------------------------
                   142402


start 2nd optimization iteration ...
    completing 10% with 7878 violations
    elapsed time = 00:00:11, memory = 805.06 (MB)
    completing 20% with 7878 violations
    elapsed time = 00:00:38, memory = 822.59 (MB)
    completing 30% with 7833 violations
    elapsed time = 00:00:46, memory = 804.19 (MB)
    completing 40% with 7833 violations
    elapsed time = 00:01:15, memory = 824.58 (MB)
    completing 50% with 7833 violations
    elapsed time = 00:01:32, memory = 831.79 (MB)
    completing 60% with 7863 violations
    elapsed time = 00:01:52, memory = 813.04 (MB)
    completing 70% with 7863 violations
    elapsed time = 00:02:21, memory = 837.26 (MB)
    completing 80% with 7839 violations
    elapsed time = 00:02:28, memory = 785.55 (MB)
    completing 90% with 7839 violations
    elapsed time = 00:03:01, memory = 824.26 (MB)
    completing 100% with 7496 violations
    elapsed time = 00:03:15, memory = 736.91 (MB)
  number of violations = 7502
cpu time = 00:12:32, elapsed time = 00:03:17, memory = 736.91 (MB), peak = 837.43 (MB)
total wire length = 1099709 um
total wire length on LAYER li1 = 543 um
total wire length on LAYER met1 = 515355 um
total wire length on LAYER met2 = 473356 um
total wire length on LAYER met3 = 89548 um
total wire length on LAYER met4 = 20906 um
total wire length on LAYER met5 = 0 um
total number of vias = 141949
up-via summary (total 141949):

-------------------------
 FR_MASTERSLICE         0
            li1     60478
           met1     77618
           met2      3573
           met3       280
           met4         0
-------------------------
                   141949


start 3rd optimization iteration ...
    completing 10% with 7502 violations
    elapsed time = 00:00:11, memory = 826.63 (MB)
    completing 20% with 7502 violations
    elapsed time = 00:00:27, memory = 844.89 (MB)
    completing 30% with 5786 violations
    elapsed time = 00:00:30, memory = 789.25 (MB)
    completing 40% with 5786 violations
    elapsed time = 00:00:52, memory = 842.48 (MB)
    completing 50% with 5786 violations
    elapsed time = 00:01:03, memory = 845.06 (MB)
    completing 60% with 4138 violations
    elapsed time = 00:01:18, memory = 839.09 (MB)
    completing 70% with 4138 violations
    elapsed time = 00:01:31, memory = 855.10 (MB)
    completing 80% with 2531 violations
    elapsed time = 00:01:40, memory = 810.52 (MB)
    completing 90% with 2531 violations
    elapsed time = 00:02:01, memory = 833.98 (MB)
    completing 100% with 846 violations
    elapsed time = 00:02:10, memory = 687.34 (MB)
  number of violations = 846
cpu time = 00:08:07, elapsed time = 00:02:10, memory = 687.34 (MB), peak = 856.20 (MB)
total wire length = 1096511 um
total wire length on LAYER li1 = 437 um
total wire length on LAYER met1 = 479217 um
total wire length on LAYER met2 = 471508 um
total wire length on LAYER met3 = 122816 um
total wire length on LAYER met4 = 22532 um
total wire length on LAYER met5 = 0 um
total number of vias = 144985
up-via summary (total 144985):

-------------------------
 FR_MASTERSLICE         0
            li1     60327
           met1     77632
           met2      6599
           met3       427
           met4         0
-------------------------
                   144985


start 4th optimization iteration ...
    completing 10% with 846 violations
    elapsed time = 00:00:02, memory = 806.70 (MB)
    completing 20% with 846 violations
    elapsed time = 00:00:05, memory = 822.42 (MB)
    completing 30% with 686 violations
    elapsed time = 00:00:08, memory = 763.72 (MB)
    completing 40% with 686 violations
    elapsed time = 00:00:14, memory = 824.65 (MB)
    completing 50% with 686 violations
    elapsed time = 00:00:16, memory = 832.31 (MB)
    completing 60% with 476 violations
    elapsed time = 00:00:21, memory = 827.50 (MB)
    completing 70% with 476 violations
    elapsed time = 00:00:25, memory = 834.98 (MB)
    completing 80% with 269 violations
    elapsed time = 00:00:26, memory = 793.66 (MB)
    completing 90% with 269 violations
    elapsed time = 00:00:33, memory = 817.05 (MB)
    completing 100% with 21 violations
    elapsed time = 00:00:35, memory = 817.07 (MB)
  number of violations = 21
cpu time = 00:02:12, elapsed time = 00:00:36, memory = 817.07 (MB), peak = 856.20 (MB)
total wire length = 1096506 um
total wire length on LAYER li1 = 436 um
total wire length on LAYER met1 = 477441 um
total wire length on LAYER met2 = 471383 um
total wire length on LAYER met3 = 124597 um
total wire length on LAYER met4 = 22647 um
total wire length on LAYER met5 = 0 um
total number of vias = 145071
up-via summary (total 145071):

-------------------------
 FR_MASTERSLICE         0
            li1     60319
           met1     77606
           met2      6715
           met3       431
           met4         0
-------------------------
                   145071


start 5th optimization iteration ...
    completing 10% with 21 violations
    elapsed time = 00:00:01, memory = 817.07 (MB)
    completing 20% with 21 violations
    elapsed time = 00:00:02, memory = 823.40 (MB)
    completing 30% with 16 violations
    elapsed time = 00:00:06, memory = 786.12 (MB)
    completing 40% with 16 violations
    elapsed time = 00:00:08, memory = 815.00 (MB)
    completing 50% with 16 violations
    elapsed time = 00:00:10, memory = 816.03 (MB)
    completing 60% with 12 violations
    elapsed time = 00:00:12, memory = 816.03 (MB)
    completing 70% with 12 violations
    elapsed time = 00:00:14, memory = 816.03 (MB)
    completing 80% with 10 violations
    elapsed time = 00:00:15, memory = 816.03 (MB)
    completing 90% with 10 violations
    elapsed time = 00:00:17, memory = 817.06 (MB)
    completing 100% with 4 violations
    elapsed time = 00:00:18, memory = 817.21 (MB)
  number of violations = 4
cpu time = 00:01:01, elapsed time = 00:00:19, memory = 817.21 (MB), peak = 856.20 (MB)
total wire length = 1096479 um
total wire length on LAYER li1 = 435 um
total wire length on LAYER met1 = 477407 um
total wire length on LAYER met2 = 471365 um
total wire length on LAYER met3 = 124624 um
total wire length on LAYER met4 = 22647 um
total wire length on LAYER met5 = 0 um
total number of vias = 145066
up-via summary (total 145066):

-------------------------
 FR_MASTERSLICE         0
            li1     60317
           met1     77600
           met2      6718
           met3       431
           met4         0
-------------------------
                   145066


start 6th optimization iteration ...
    completing 10% with 4 violations
    elapsed time = 00:00:01, memory = 817.21 (MB)
    completing 20% with 4 violations
    elapsed time = 00:00:02, memory = 817.30 (MB)
    completing 30% with 2 violations
    elapsed time = 00:00:03, memory = 817.30 (MB)
    completing 40% with 2 violations
    elapsed time = 00:00:04, memory = 817.30 (MB)
    completing 50% with 2 violations
    elapsed time = 00:00:04, memory = 817.30 (MB)
    completing 60% with 2 violations
    elapsed time = 00:00:06, memory = 817.30 (MB)
    completing 70% with 2 violations
    elapsed time = 00:00:07, memory = 817.30 (MB)
    completing 80% with 2 violations
    elapsed time = 00:00:07, memory = 817.30 (MB)
    completing 90% with 2 violations
    elapsed time = 00:00:08, memory = 817.30 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:09, memory = 817.30 (MB)
  number of violations = 0
cpu time = 00:00:34, elapsed time = 00:00:09, memory = 817.30 (MB), peak = 856.20 (MB)
total wire length = 1096476 um
total wire length on LAYER li1 = 435 um
total wire length on LAYER met1 = 477402 um
total wire length on LAYER met2 = 471363 um
total wire length on LAYER met3 = 124628 um
total wire length on LAYER met4 = 22647 um
total wire length on LAYER met5 = 0 um
total number of vias = 145066
up-via summary (total 145066):

-------------------------
 FR_MASTERSLICE         0
            li1     60317
           met1     77598
           met2      6720
           met3       431
           met4         0
-------------------------
                   145066


start 17th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 817.30 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:01, memory = 817.30 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:02, memory = 817.30 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:03, memory = 817.30 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:04, memory = 817.30 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:04, memory = 817.30 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:06, memory = 817.30 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:06, memory = 817.30 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:07, memory = 817.30 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:08, memory = 817.30 (MB)
  number of violations = 0
cpu time = 00:00:31, elapsed time = 00:00:08, memory = 817.30 (MB), peak = 856.20 (MB)
total wire length = 1096476 um
total wire length on LAYER li1 = 435 um
total wire length on LAYER met1 = 477402 um
total wire length on LAYER met2 = 471363 um
total wire length on LAYER met3 = 124628 um
total wire length on LAYER met4 = 22647 um
total wire length on LAYER met5 = 0 um
total number of vias = 145066
up-via summary (total 145066):

-------------------------
 FR_MASTERSLICE         0
            li1     60317
           met1     77598
           met2      6720
           met3       431
           met4         0
-------------------------
                   145066


start 25th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 817.30 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:02, memory = 817.30 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:03, memory = 817.30 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:04, memory = 817.30 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:04, memory = 817.30 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:05, memory = 817.30 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:06, memory = 817.30 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:07, memory = 817.30 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:08, memory = 817.30 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:09, memory = 817.30 (MB)
  number of violations = 0
cpu time = 00:00:34, elapsed time = 00:00:09, memory = 817.30 (MB), peak = 856.20 (MB)
total wire length = 1096476 um
total wire length on LAYER li1 = 435 um
total wire length on LAYER met1 = 477402 um
total wire length on LAYER met2 = 471363 um
total wire length on LAYER met3 = 124628 um
total wire length on LAYER met4 = 22647 um
total wire length on LAYER met5 = 0 um
total number of vias = 145066
up-via summary (total 145066):

-------------------------
 FR_MASTERSLICE         0
            li1     60317
           met1     77598
           met2      6720
           met3       431
           met4         0
-------------------------
                   145066


start 33rd optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:01, memory = 817.30 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:02, memory = 817.30 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:03, memory = 817.30 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:04, memory = 817.30 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:06, memory = 817.30 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:07, memory = 817.30 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:08, memory = 817.30 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:09, memory = 817.30 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:11, memory = 817.30 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:12, memory = 817.30 (MB)
  number of violations = 0
cpu time = 00:00:45, elapsed time = 00:00:12, memory = 817.30 (MB), peak = 856.20 (MB)
total wire length = 1096476 um
total wire length on LAYER li1 = 435 um
total wire length on LAYER met1 = 477402 um
total wire length on LAYER met2 = 471363 um
total wire length on LAYER met3 = 124628 um
total wire length on LAYER met4 = 22647 um
total wire length on LAYER met5 = 0 um
total number of vias = 145066
up-via summary (total 145066):

-------------------------
 FR_MASTERSLICE         0
            li1     60317
           met1     77598
           met2      6720
           met3       431
           met4         0
-------------------------
                   145066


start 41st optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:01, memory = 817.30 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:02, memory = 817.30 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:03, memory = 817.30 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:04, memory = 817.30 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:05, memory = 817.30 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:06, memory = 817.30 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:07, memory = 817.30 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:08, memory = 817.30 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:09, memory = 817.30 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:10, memory = 817.30 (MB)
  number of violations = 0
cpu time = 00:00:38, elapsed time = 00:00:10, memory = 817.30 (MB), peak = 856.20 (MB)
total wire length = 1096476 um
total wire length on LAYER li1 = 435 um
total wire length on LAYER met1 = 477402 um
total wire length on LAYER met2 = 471363 um
total wire length on LAYER met3 = 124628 um
total wire length on LAYER met4 = 22647 um
total wire length on LAYER met5 = 0 um
total number of vias = 145066
up-via summary (total 145066):

-------------------------
 FR_MASTERSLICE         0
            li1     60317
           met1     77598
           met2      6720
           met3       431
           met4         0
-------------------------
                   145066


start 49th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:01, memory = 817.30 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:02, memory = 817.30 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:03, memory = 817.30 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:04, memory = 817.30 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:05, memory = 817.30 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:06, memory = 817.30 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:07, memory = 817.30 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:08, memory = 817.30 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:09, memory = 817.30 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:10, memory = 817.30 (MB)
  number of violations = 0
cpu time = 00:00:37, elapsed time = 00:00:10, memory = 817.30 (MB), peak = 856.20 (MB)
total wire length = 1096476 um
total wire length on LAYER li1 = 435 um
total wire length on LAYER met1 = 477402 um
total wire length on LAYER met2 = 471363 um
total wire length on LAYER met3 = 124628 um
total wire length on LAYER met4 = 22647 um
total wire length on LAYER met5 = 0 um
total number of vias = 145066
up-via summary (total 145066):

-------------------------
 FR_MASTERSLICE         0
            li1     60317
           met1     77598
           met2      6720
           met3       431
           met4         0
-------------------------
                   145066


start 57th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:01, memory = 817.30 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:02, memory = 817.30 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:03, memory = 817.30 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:04, memory = 817.30 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:05, memory = 817.30 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:07, memory = 817.30 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:08, memory = 817.30 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:09, memory = 817.30 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:10, memory = 817.30 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:11, memory = 817.30 (MB)
  number of violations = 0
cpu time = 00:00:42, elapsed time = 00:00:11, memory = 817.30 (MB), peak = 856.20 (MB)
total wire length = 1096476 um
total wire length on LAYER li1 = 435 um
total wire length on LAYER met1 = 477402 um
total wire length on LAYER met2 = 471363 um
total wire length on LAYER met3 = 124628 um
total wire length on LAYER met4 = 22647 um
total wire length on LAYER met5 = 0 um
total number of vias = 145066
up-via summary (total 145066):

-------------------------
 FR_MASTERSLICE         0
            li1     60317
           met1     77598
           met2      6720
           met3       431
           met4         0
-------------------------
                   145066


complete detail routing
total wire length = 1096476 um
total wire length on LAYER li1 = 435 um
total wire length on LAYER met1 = 477402 um
total wire length on LAYER met2 = 471363 um
total wire length on LAYER met3 = 124628 um
total wire length on LAYER met4 = 22647 um
total wire length on LAYER met5 = 0 um
total number of vias = 145066
up-via summary (total 145066):

-------------------------
 FR_MASTERSLICE         0
            li1     60317
           met1     77598
           met2      6720
           met3       431
           met4         0
-------------------------
                   145066

cpu time = 00:53:53, elapsed time = 00:14:20, memory = 817.30 (MB), peak = 856.20 (MB)

post processing ...

Runtime taken (hrt): 887.755
