// Seed: 2921511519
module module_0 (
    input wor id_0,
    input wor id_1
);
  logic [7:0] id_3;
  assign id_3[-1] = id_3;
  parameter id_4 = 1;
  initial begin : LABEL_0
    id_3 += {id_4};
  end
  assign id_3 = id_4;
endmodule
module module_1 #(
    parameter id_3 = 32'd76
) (
    input uwire id_0,
    input supply0 id_1,
    input wand id_2,
    input supply0 _id_3,
    input supply0 id_4,
    input supply1 id_5,
    input supply0 id_6,
    input tri id_7,
    output tri id_8,
    input wor id_9
);
  logic [id_3 : 1  !=  -1] id_11 = -1;
  logic id_12;
  module_0 modCall_1 (
      id_0,
      id_7
  );
endmodule
