block/LAYER:
  description: no description available.
  items:
    - name: LAYCTRL
      description: Layer Control Register.
      byte_offset: 0
      fieldset: LAYCTRL
    - name: ALPHAS
      description: Layer Alpha Register.
      byte_offset: 4
      fieldset: ALPHAS
    - name: LAYSIZE
      description: Layer Size Register.
      byte_offset: 8
      fieldset: LAYSIZE
    - name: LAYPOS
      description: Layer Position Register.
      byte_offset: 12
      fieldset: LAYPOS
    - name: START0
      description: Layer Buffer Pointer Register.
      byte_offset: 16
      fieldset: START0
    - name: LINECFG
      description: Layer Bus Config Register.
      byte_offset: 24
      fieldset: LINECFG
    - name: BG_CL
      description: Layer Background Color Register.
      byte_offset: 28
      fieldset: BG_CL
    - name: CSC_COEF0
      description: Layer Color Space Conversion Config Register 0.
      byte_offset: 32
      fieldset: CSC_COEF0
    - name: CSC_COEF1
      description: Layer Color Space Conversion Config Register 1.
      byte_offset: 36
      fieldset: CSC_COEF1
    - name: CSC_COEF2
      description: Layer Color Space Conversion Config Register 2.
      byte_offset: 40
      fieldset: CSC_COEF2
block/LCDC:
  description: LCDC.
  items:
    - name: CTRL
      description: Control Register.
      byte_offset: 0
      fieldset: CTRL
    - name: BGND_CL
      description: Background Color Register.
      byte_offset: 4
      fieldset: BGND_CL
    - name: DISP_WN_SIZE
      description: Display Window Size Register.
      byte_offset: 8
      fieldset: DISP_WN_SIZE
    - name: HSYNC_PARA
      description: HSYNC Config Register.
      byte_offset: 12
      fieldset: HSYNC_PARA
    - name: VSYNC_PARA
      description: VSYNC Config Register.
      byte_offset: 16
      fieldset: VSYNC_PARA
    - name: DMA_ST
      description: DMA Status Register.
      byte_offset: 20
      fieldset: DMA_ST
    - name: ST
      description: Status Register.
      byte_offset: 24
      fieldset: ST
    - name: INT_EN
      description: Interrupt Enable Register.
      byte_offset: 28
      fieldset: INT_EN
    - name: TXFIFO
      description: TX FIFO Register.
      byte_offset: 32
      fieldset: TXFIFO
    - name: LAYER
      description: no description available.
      array:
        len: 8
        stride: 64
      byte_offset: 512
      block: LAYER
    - name: CLUT_LOAD
      description: Clut Load Control Register.
      byte_offset: 1024
      fieldset: CLUT_LOAD
fieldset/ALPHAS:
  description: Layer Alpha Register.
  fields:
    - name: IND
      description: The system alpha value for the input stream from previous stage (DST).
      bit_offset: 0
      bit_size: 8
    - name: LOCD
      description: The system alpha value for the data stream of current layer stream (SRC).
      bit_offset: 8
      bit_size: 8
fieldset/BGND_CL:
  description: Background Color Register.
  fields:
    - name: B
      description: Blue component of the default color displayed in the sectors where no layer is active.
      bit_offset: 0
      bit_size: 8
    - name: G
      description: Green component of the default color displayed in the sectors where no layer is active.
      bit_offset: 8
      bit_size: 8
    - name: R
      description: Red component of the default color displayed in the sectors where no layer is active.
      bit_offset: 16
      bit_size: 8
fieldset/BG_CL:
  description: Layer Background Color Register.
  fields:
    - name: ARGB
      description: ARGB8888. It is only useful in the last active stage in the pipeline.
      bit_offset: 0
      bit_size: 32
fieldset/CLUT_LOAD:
  description: Clut Load Control Register.
  fields:
    - name: UPDATE_EN
      description: CLUT Update Enable The bit is written to 1 when software want to update the Color Look Up Tables during display. If set to 1, software update selected CLUT due to SEL_CLUT_NUM setting, the table will be copied from CLUT8 during vertical blanking period after SHADOW_LOAD_EN is set to 1. If set to 0, software can update CLUT8 directly according to the CLUT memory map. Hardware will automatically clear this bit when selected CLUT is updated according to SEL_CLUT_NUM.
      bit_offset: 0
      bit_size: 1
    - name: SEL_NUM
      description: Selected CLUT Number The SEL_CLUT_NUM is used to select which plane's CLUT need to be updated. The hardware can only backup one CLUT setting and load, so the SEL_CLUT_NUM can't be changed when CLUT_LOAD[UPDATE_EN] is 1. . 3'h0 - PLANE 0 . 3'h1 - PLANE 1 . ------ . 3'h7 - PLANE 7 CLUT 8 can be modified via APB even when display is on. Currently CLUT for plane 0..7 cannot be modified via APB when display is on. Can only be updated via CLUT_LOAD[UPDATE_EN] bit.
      bit_offset: 4
      bit_size: 3
fieldset/CSC_COEF0:
  description: Layer Color Space Conversion Config Register 0.
  fields:
    - name: Y_OFFSET
      description: Two's compliment amplitude offset implicit in the Y data Y_OFFSET. For YUV, this is typically 0 and for YCbCr, this is typically -16 (0x1F0).
      bit_offset: 0
      bit_size: 9
    - name: UV_OFFSET
      description: Two's compliment phase offset implicit for CbCr data UV_OFFSET. Generally used for YCbCr to RGB conversion. YCbCr=0x180, YUV=0x000 (typically -128 or 0x180 to indicate normalized -0.5 to 0.5 range).
      bit_offset: 9
      bit_size: 9
    - name: C0
      description: Two's compliment Y multiplier coefficient C0. YUV=0x100 (1.000) YCbCr=0x12A (1.164).
      bit_offset: 18
      bit_size: 11
    - name: ENABLE
      description: Enable the CSC unit in the LCDC plane data path. 0b - The CSC is bypassed and the input pixels are RGB data already 1b - The CSC is enabled and the pixels will be converted to RGB data This bit will be shadowed.
      bit_offset: 30
      bit_size: 1
    - name: YCBCR_MODE
      description: This bit changes the behavior when performing U/V converting. 0b - Converting YUV to RGB data 1b - Converting YCbCr to RGB data.
      bit_offset: 31
      bit_size: 1
fieldset/CSC_COEF1:
  description: Layer Color Space Conversion Config Register 1.
  fields:
    - name: C4
      description: Two's compliment Blue U/Cb multiplier coefficient C4. YUV=0x208 (2.032) YCbCr=0x204 (2.017).
      bit_offset: 0
      bit_size: 11
    - name: C1
      description: Two's compliment Red V/Cr multiplier coefficient C1. YUV=0x123 (1.140) YCbCr=0x198 (1.596).
      bit_offset: 16
      bit_size: 11
fieldset/CSC_COEF2:
  description: Layer Color Space Conversion Config Register 2.
  fields:
    - name: C3
      description: Two's compliment Green U/Cb multiplier coefficient C3. YUV=0x79C (-0.394) YCbCr=0x79C (-0.392).
      bit_offset: 0
      bit_size: 11
    - name: C2
      description: Two's compliment Green V/Cr multiplier coefficient C2. YUV=0x76B (-0.581) YCbCr=0x730 (-0.813).
      bit_offset: 16
      bit_size: 11
fieldset/CTRL:
  description: Control Register.
  fields:
    - name: INV_HSYNC
      description: Polarity of HSYNC 0b - HSYNC signal active HIGH 1b - HSYNC signal active LOW.
      bit_offset: 0
      bit_size: 1
    - name: INV_VSYNC
      description: Polarity of VSYNC 0b - VSYNC signal active HIGH 1b - VSYNC signal active LOW.
      bit_offset: 1
      bit_size: 1
    - name: INV_HREF
      description: Polarity of HREF 0b - HREF signal active HIGH, indicating active pixel data 1b - HREF signal active LOW.
      bit_offset: 2
      bit_size: 1
    - name: INV_PXCLK
      description: Polarity change of Pixel Clock. 0b - LCDC outputs data on the rising edge, and Display samples data on the falling edge 1b - LCDC outputs data on the falling edge, Display samples data on the rising edge.
      bit_offset: 3
      bit_size: 1
    - name: INV_PXDATA
      description: Indicates if value at the output (pixel data output) needs to be negated. 0b - Output is to remain same as the data inside memory 1b - Output to be negated from the data inside memory.
      bit_offset: 4
      bit_size: 1
    - name: ARQOS
      description: ARQOS for bus fabric arbitration.
      bit_offset: 20
      bit_size: 4
    - name: BGDCL4CLR
      description: background color for clear mode when the alpha channel is 0.
      bit_offset: 24
      bit_size: 1
    - name: DISP_MODE
      description: LCDIF operating mode. 00b - Normal mode. Panel content controlled by layer configuration. 01b - Test Mode1.(BGND Color Display) 10b - Test Mode2.(Column Color Bar) 11b - Test Mode3.(Row Color Bar).
      bit_offset: 25
      bit_size: 2
    - name: LINE_PATTERN
      description: LCDIF line output order. 000b - RGB. 001b - RBG. 010b - GBR. 011b - GRB. 100b - BRG. 101b - BGR.
      bit_offset: 27
      bit_size: 3
    - name: DISP_ON
      description: "Display panel On/Off mode. 0b - Display Off. 1b - Display On. Display can be set off at any time, but it can only be set on after VS_BLANK status is asserted. So a good procedure to stop and turn on the display is: 1) clr VS_BLANK status 2) assert software reset 3) de-assert software reset 4) set display off 5) check VS_BLANK status until it is asserted, 6)reset the module, change settings 7) set display on."
      bit_offset: 30
      bit_size: 1
    - name: SW_RST
      description: Software reset, high active. When write 1 ,all internal logical will be reset. 0b - No action 1b - All LCDC internal registers are forced into their reset state. Interface registers are not affected.
      bit_offset: 31
      bit_size: 1
fieldset/DISP_WN_SIZE:
  description: Display Window Size Register.
  fields:
    - name: X
      description: Sets the display size horizontal resolution in pixels.
      bit_offset: 0
      bit_size: 12
    - name: Y
      description: Sets the display size vertical resolution in pixels.
      bit_offset: 16
      bit_size: 12
fieldset/DMA_ST:
  description: DMA Status Register.
  fields:
    - name: DMA0_DONE
      description: Plane n frame 0 dma done. W1C.
      bit_offset: 8
      bit_size: 8
    - name: DMA1_DONE
      description: Plane n frame 1 dma done. W1C.
      bit_offset: 16
      bit_size: 8
    - name: DMA_ERR
      description: plane n axi error. W1C.
      bit_offset: 24
      bit_size: 8
fieldset/HSYNC_PARA:
  description: HSYNC Config Register.
  fields:
    - name: PW
      description: HSYNC active pulse width (in pixel clock cycles). Pulse width has a minimum value of 1.
      bit_offset: 0
      bit_size: 9
    - name: BP
      description: HSYNC back-porch pulse width (in pixel clock cycles). If zero, indicates no back-porch for HSYNC.
      bit_offset: 11
      bit_size: 9
    - name: FP
      description: HSYNC front-porch pulse width (in pixel clock cycles). If zero, indicates no front-porch for HSYNC.
      bit_offset: 22
      bit_size: 9
fieldset/INT_EN:
  description: Interrupt Enable Register.
  fields:
    - name: VSYNC
      description: Interrupt enable for end of sof.
      bit_offset: 0
      bit_size: 1
    - name: UNDERRUN
      description: Interrupt enable for underrun.
      bit_offset: 1
      bit_size: 1
    - name: VS_BLANK
      description: Interrupt enable for start of sof.
      bit_offset: 2
      bit_size: 1
    - name: URGENT_UNDERRUN
      description: Asserted when the output buffer urgent underrun condition encountered.
      bit_offset: 3
      bit_size: 1
    - name: DMA_DONE
      description: Interrupt enable for DMA done.
      bit_offset: 16
      bit_size: 8
    - name: DMA_ERR
      description: Interrupt enable for DMA error.
      bit_offset: 24
      bit_size: 8
fieldset/LAYCTRL:
  description: Layer Control Register.
  fields:
    - name: EN
      description: Asserted when the layer is enabled. If this layer is not enabled, it means a bypassing plane.
      bit_offset: 0
      bit_size: 1
    - name: AB_MODE
      description: "Alpha Blending Mode 0: SKBlendMode_Clear; 1: SKBlendMode_Src ; 2: SKBlendMode_Dst 3: SKBlendMode_SrcOver 4: SKBlendMode_DstOver 5: SKBlendMode_SrcIn 6: SKBlendMode_DstIn 7: SKBlendMode_SrcOut 8: SKBlendMode_DstOut 9: SKBlendMode_SrcATop 10: SKBlendMode_DstATop 11: SKBlendMode_Xor 12: SKBlendMode_Plus (The conventional blending mode) 13: SKBlendMode_Modulate 14: SRC org 15: DST org Others: Reserved."
      bit_offset: 2
      bit_size: 4
    - name: INALPHA_OP
      description: "The usage of the INALPHA[7:0]: (The system alpha value is not the data valid mask, the non-zero alpha value per pixel indicates a valid pixel. If no such per pixel alpha value, it means all the pixels are valid) 0: the INALPHA[7:0] is invalid, use the alpha value from previous pipeline 1: the INALPHA[7:0] is used to override the alpha value from previous pipeline. (useful when the corresponding data stream has no alpha info) 2: the INALPHA[7:0] is used to scale the alpha value from previous pipeline Others: Reserved."
      bit_offset: 6
      bit_size: 2
    - name: LOCALPHA_OP
      description: "The usage of the LOCALPHA[7:0]: (The system alpha value is not the data valid mask, the non-zero alpha value per pixel indicates a valid pixel. If no such per pixel alpha value, it means all the pixels are valid) 0: the LOCALPHA[7:0] is invalid, use the alpha value from the data stream 1: the LOCALPHA[7:0] is used to override the alpha value in the data stream (useful when the data stream has no alpha info) 2: the LOCALPHA[7:0] is used to scale the alpha value from the data stream Others: Reserved."
      bit_offset: 8
      bit_size: 2
    - name: PIXFORMAT
      description: Layer encoding format (bit per pixel) 0000b - 1 bpp (pixel width must be multiples of 32), pixel sequence is from LSB to MSB in 32b word. 0001b - 2 bpp (pixel width must be multiples of 16), pixel sequence is from LSB to MSB in 32b word. 0010b - 4 bpp (pixel width must be multiples of 8), pixel sequence is from LSB to MSB in 32b word. 0011b - 8 bpp (pixel width must be multiples of 4), pixel sequence is from LSB to MSB in 32b word. 0100b - 16 bpp (RGB565), the low byte contains the full R component. 0111b - YCbCr422 (Only layer 0/1 can support this format), byte sequence determined by LAYCTRL[YUV_FORMAT] 1001b - 32 bpp (ARGB8888), byte sequence as B,G,R,A 1011b - Y8 (pixel width must be multiples of 4), byte sequence as Y1,Y2,Y3,Y4.
      bit_offset: 10
      bit_size: 4
    - name: YUV_FORMAT
      description: "The YUV422 input format selection. 00b - The YVYU422 8bit sequence is U1,Y1,V1,Y2 01b - The YVYU422 8bit sequence is V1,Y1,U1,Y2 10b - The YVYU422 8bit sequence is Y1,U1,Y2,V1 11b - The YVYU422 8bit sequence is Y1,V1,Y2,U1 If not YUV422 mode, FORMAT[0]: asserted to exchange sequence inside the bytes. Org [15:8]-->New[8:15], Org [7:0]-->New[0:7]. (First exchange) FORMAT[1]: asserted to exchange the sequence of the odd and even 8 bits. Org Even [7:0]-->New[15:8], Org Odd [15:8]-->New[7:0]. (Second exchange)."
      bit_offset: 14
      bit_size: 2
    - name: SHADOW_LOAD_EN
      description: Shadow Load Enable The SHADOW_LOAD_EN bit is written to 1 by software after all DMA control registers are written. If set to 1, shadowed control registers are updated to the active control registers on internal logical VSYNC of next frame. If set to 0, shadowed control registers are not loaded into the active control registers. The previous active control register settings will be used to process the next frame. Hardware will automatically clear this bit, when the shadow registers are loaded to the active control regsisters.
      bit_offset: 16
      bit_size: 1
    - name: PACK_DIR
      description: "The byte sequence of the 4 bytes in a 32-bit word. 1: {A0, A1, A2, A3} byte re-ordered. 0: {A3, A2, A1, A0} the normal case with no byte re-order."
      bit_offset: 19
      bit_size: 1
fieldset/LAYPOS:
  description: Layer Position Register.
  fields:
    - name: X
      description: The horizontal position of left-hand column of the layer, where 0 is the left-hand column of the panel, positive values are to the right the left-hand column of the panel.
      bit_offset: 0
      bit_size: 16
    - name: Y
      description: The vertical position of top row of the layer, where 0 is the top row of the panel, positive values are below the top row of the panel.
      bit_offset: 16
      bit_size: 16
fieldset/LAYSIZE:
  description: Layer Size Register.
  fields:
    - name: WIDTH
      description: "Width of the layer in pixels (Note: not actual width-1) The layer width must be in multiples of the number of pixels that can be stored in 32 bits, and therefore differs depending on color encoding. For example, if 2 bits per pixel format is used, then the layer width must be configured in multiples of 16."
      bit_offset: 0
      bit_size: 12
    - name: HEIGHT
      description: Height of the layer in pixels.
      bit_offset: 16
      bit_size: 12
fieldset/LINECFG:
  description: Layer Bus Config Register.
  fields:
    - name: PITCH
      description: Number of bytes between 2 vertically adjacent pixels in system memory. Byte granularity is supported, but SW should align to 64B boundary.
      bit_offset: 0
      bit_size: 16
    - name: MAX_OT
      description: the number of outstanding axi read transactions. If zero, it means max 8.
      bit_offset: 21
      bit_size: 3
    - name: MPT_SIZE
      description: "Maximal Per Transfer Data Size: 0: 64 bytes 1: 128 bytes 2: 256 bytes 3: 512 bytes 4: 1024 bytes."
      bit_offset: 29
      bit_size: 3
fieldset/ST:
  description: Status Register.
  fields:
    - name: VSYNC
      description: Asserted when in vertical blanking period. At the end of VSYNC.
      bit_offset: 0
      bit_size: 1
    - name: UNDERRUN
      description: Asserted when the output buffer underrun condition encountered.
      bit_offset: 1
      bit_size: 1
    - name: VS_BLANK
      description: Asserted when in vertical blanking period. At the start of VSYNC.
      bit_offset: 2
      bit_size: 1
    - name: URGENT_UNDERRUN
      description: Asserted when the output buffer urgent underrun condition encountered.
      bit_offset: 3
      bit_size: 1
fieldset/START0:
  description: Layer Buffer Pointer Register.
  fields:
    - name: ADDR0
      description: Input buffer Start address 0.
      bit_offset: 0
      bit_size: 32
fieldset/TXFIFO:
  description: TX FIFO Register.
  fields:
    - name: THRSH
      description: Threshold to start the lcd raster (0--0x7F).
      bit_offset: 0
      bit_size: 8
fieldset/VSYNC_PARA:
  description: VSYNC Config Register.
  fields:
    - name: PW
      description: VSYNC active pulse width (in horizontal line cycles). Pulse width has a minimum value of 1.
      bit_offset: 0
      bit_size: 9
    - name: BP
      description: VSYNC back-porch pulse width (in horizontal line cycles). If zero, means no back-porch for VSYNC.
      bit_offset: 11
      bit_size: 9
    - name: FP
      description: VSYNC front-porch pulse width (in horizontal line cycles). If zero, means no front-porch for VSYNC.
      bit_offset: 22
      bit_size: 9
