/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [7:0] _00_;
  reg [7:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [2:0] celloutsig_0_12z;
  wire [15:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [3:0] celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire [7:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_2z;
  wire [23:0] celloutsig_0_3z;
  wire celloutsig_0_5z;
  wire [14:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [21:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_14z;
  wire [3:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [11:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [13:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_10z = celloutsig_0_3z[13] | celloutsig_0_2z;
  assign celloutsig_0_11z = celloutsig_0_6z[10] | celloutsig_0_1z;
  assign celloutsig_0_15z = celloutsig_0_3z[17] | celloutsig_0_8z;
  assign celloutsig_0_18z = celloutsig_0_1z | celloutsig_0_5z;
  assign celloutsig_1_2z = celloutsig_1_1z[5] | in_data[127];
  assign celloutsig_1_4z = celloutsig_1_2z | celloutsig_1_0z[0];
  assign celloutsig_1_7z = ~(celloutsig_1_4z ^ celloutsig_1_0z[9]);
  assign celloutsig_0_1z = ~(in_data[3] ^ in_data[75]);
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z[0])
    if (!celloutsig_1_18z[0]) _00_ <= 8'h00;
    else _00_ <= { celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_12z, celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_10z };
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z[0])
    if (!celloutsig_1_18z[0]) _01_ <= 8'h00;
    else _01_ <= in_data[78:71];
  assign celloutsig_0_22z = { celloutsig_0_6z[14:5], celloutsig_0_2z, celloutsig_0_12z, celloutsig_0_2z } === { celloutsig_0_6z[6:3], celloutsig_0_2z, celloutsig_0_11z, _01_, celloutsig_0_7z };
  assign celloutsig_0_3z = ~ in_data[66:43];
  assign celloutsig_1_18z = ~ { in_data[115:114], celloutsig_1_2z, celloutsig_1_8z };
  assign celloutsig_1_1z = ~ in_data[179:168];
  assign celloutsig_0_6z = { celloutsig_0_3z[16:5], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z } | celloutsig_0_3z[23:9];
  assign celloutsig_0_16z = { celloutsig_0_11z, celloutsig_0_12z } | { _00_[5:4], celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_5z = in_data[74] & in_data[88];
  assign celloutsig_0_12z = { celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_10z } <<< { celloutsig_0_6z[8:7], celloutsig_0_1z };
  assign celloutsig_0_14z = { _00_[7:5], celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, _00_ } <<< { celloutsig_0_3z[19:17], _00_, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_10z };
  assign celloutsig_1_0z = in_data[161:140] <<< in_data[142:121];
  assign celloutsig_0_21z = { celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_15z, celloutsig_0_16z, celloutsig_0_18z } ^ { celloutsig_0_14z[8:4], celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_10z };
  assign celloutsig_1_3z = celloutsig_1_0z[13:0] ^ celloutsig_1_0z[18:5];
  assign celloutsig_0_0z = ~((in_data[48] & in_data[67]) | (in_data[51] & in_data[93]));
  assign celloutsig_1_6z = ~((celloutsig_1_4z & in_data[128]) | (celloutsig_1_5z & celloutsig_1_3z[12]));
  assign celloutsig_1_8z = ~((celloutsig_1_2z & celloutsig_1_1z[3]) | (celloutsig_1_1z[11] & celloutsig_1_6z));
  assign celloutsig_1_9z = ~((celloutsig_1_0z[3] & celloutsig_1_4z) | (celloutsig_1_7z & celloutsig_1_6z));
  assign celloutsig_1_10z = ~((celloutsig_1_8z & celloutsig_1_6z) | (celloutsig_1_6z & celloutsig_1_1z[6]));
  assign celloutsig_1_14z = ~((celloutsig_1_10z & celloutsig_1_6z) | (celloutsig_1_9z & celloutsig_1_10z));
  assign celloutsig_1_19z = ~((celloutsig_1_9z & celloutsig_1_9z) | (celloutsig_1_8z & celloutsig_1_14z));
  assign celloutsig_0_7z = ~((celloutsig_0_2z & celloutsig_0_2z) | (celloutsig_0_3z[13] & celloutsig_0_1z));
  assign celloutsig_0_8z = ~((celloutsig_0_2z & celloutsig_0_7z) | (celloutsig_0_0z & celloutsig_0_3z[16]));
  assign celloutsig_0_9z = ~((celloutsig_0_3z[16] & in_data[79]) | (celloutsig_0_3z[2] & celloutsig_0_8z));
  assign celloutsig_0_2z = ~((celloutsig_0_0z & in_data[61]) | (celloutsig_0_1z & celloutsig_0_1z));
  assign celloutsig_1_5z = ~((in_data[122] & celloutsig_1_4z) | (in_data[170] & celloutsig_1_0z[21]));
  assign { out_data[131:128], out_data[96], out_data[39:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_21z, celloutsig_0_22z };
endmodule
