# shift_reg_siso
This project implements a simple **4-bit Serial-In Serial-Out shift register** in Verilog, along with a self-checking testbench.
