#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Wed May 29 23:31:03 2019
# Process ID: 9784
# Log file: F:/git/FPGA/Examination/MIAO/planAhead_run_1/planAhead.log
# Journal file: F:/git/FPGA/Examination/MIAO/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
start_gui
source F:/git/FPGA/Examination/MIAO/pa.fromNetlist.tcl
startgroup
set_property package_pin P17 [get_ports {an[0]}]
endgroup
startgroup
set_property package_pin P18 [get_ports {an[1]}]
endgroup
startgroup
set_property package_pin N15 [get_ports {an[2]}]
endgroup
startgroup
set_property package_pin N16 [get_ports {an[3]}]
endgroup
set_property package_pin "" [get_ports [list  {seg[1]}]]
startgroup
set_property package_pin T17 [get_ports {seg[0]}]
endgroup
startgroup
set_property package_pin T18 [get_ports {seg[1]}]
endgroup
startgroup
set_property package_pin U17 [get_ports {seg[2]}]
endgroup
startgroup
set_property package_pin U18 [get_ports {seg[3]}]
endgroup
startgroup
set_property package_pin M14 [get_ports {seg[4]}]
endgroup
startgroup
set_property package_pin N14 [get_ports {seg[5]}]
endgroup
startgroup
set_property package_pin L14 [get_ports {seg[6]}]
endgroup
startgroup
set_property package_pin M13 [get_ports {seg[7]}]
endgroup
startgroup
set_property package_pin M14 [get_ports {seg[4]}]
endgroup
startgroup
set_property package_pin V10 [get_ports clk]
endgroup
set_property package_pin "" [get_ports [list  inc]]
startgroup
set_property package_pin T10 [get_ports dispen]
endgroup
startgroup
set_property package_pin D9 [get_ports inc]
endgroup
startgroup
set_property package_pin T5 [get_ports rst]
endgroup
startgroup
set_property package_pin C4 [get_ports start]
endgroup
startgroup
set_property package_pin C9 [get_ports stop]
endgroup
save_constraints
