<profile>

<section name = "Vitis HLS Report for 'runge_kutta_45_Pipeline_23'" level="0">
<item name = "Date">Mon Jun 26 10:21:39 2023
</item>
<item name = "Version">2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)</item>
<item name = "Project">rk45_vitis</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">50.00 ns, 3.899 ns, 13.50 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">5, 5, 0.250 us, 0.250 us, 5, 5, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">3, 3, 2, 1, 1, 3, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 22, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 63, -</column>
<column name="Register">-, -, 262, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="empty_fu_137_p2">+, 0, 0, 10, 2, 1</column>
<column name="ap_condition_170">and, 0, 0, 2, 1, 1</column>
<column name="exitcond519136_fu_131_p2">icmp, 0, 0, 8, 2, 2</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_loop_index2741_t_load">9, 2, 2, 4</column>
<column name="cr_V_1_5_fu_48">9, 2, 85, 170</column>
<column name="cr_V_1_6_fu_52">9, 2, 85, 170</column>
<column name="cr_V_1_fu_44">9, 2, 85, 170</column>
<column name="loop_index2741_t_fu_40">9, 2, 2, 4</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="cr_V_1_5_fu_48">85, 0, 85, 0</column>
<column name="cr_V_1_6_fu_52">85, 0, 85, 0</column>
<column name="cr_V_1_fu_44">85, 0, 85, 0</column>
<column name="loop_index2741_t_fu_40">2, 0, 2, 0</column>
<column name="loop_index2741_t_load_reg_208">2, 0, 2, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, runge_kutta_45_Pipeline_23, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, runge_kutta_45_Pipeline_23, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, runge_kutta_45_Pipeline_23, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, runge_kutta_45_Pipeline_23, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, runge_kutta_45_Pipeline_23, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, runge_kutta_45_Pipeline_23, return value</column>
<column name="cr_V_2_2_010269">in, 85, ap_none, cr_V_2_2_010269, scalar</column>
<column name="cr_V_1_2_010170">in, 85, ap_none, cr_V_1_2_010170, scalar</column>
<column name="cr_V_0_2_010071">in, 85, ap_none, cr_V_0_2_010071, scalar</column>
<column name="c_V_address0">out, 3, ap_memory, c_V, array</column>
<column name="c_V_ce0">out, 1, ap_memory, c_V, array</column>
<column name="c_V_q0">in, 85, ap_memory, c_V, array</column>
<column name="cr_V_2_2_1_out">out, 85, ap_vld, cr_V_2_2_1_out, pointer</column>
<column name="cr_V_2_2_1_out_ap_vld">out, 1, ap_vld, cr_V_2_2_1_out, pointer</column>
<column name="cr_V_1_2_1_out">out, 85, ap_vld, cr_V_1_2_1_out, pointer</column>
<column name="cr_V_1_2_1_out_ap_vld">out, 1, ap_vld, cr_V_1_2_1_out, pointer</column>
<column name="cr_V_0_2_1_out">out, 85, ap_vld, cr_V_0_2_1_out, pointer</column>
<column name="cr_V_0_2_1_out_ap_vld">out, 1, ap_vld, cr_V_0_2_1_out, pointer</column>
</table>
</item>
</section>
</profile>
