<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>F:\Project\Sipeed\FPGA\Tang_Primer\CPU\CPU\impl\gwsynthesis\top.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>F:\Project\Sipeed\FPGA\Tang_Primer\CPU\CPU\src\top.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>F:\Project\Sipeed\FPGA\Tang_Primer\CPU\CPU\src\top.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10.02</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2A-LV18PG256C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2A-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Wed Oct  9 22:28:13 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>8459</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>5863</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.518</td>
<td></td>
<td></td>
<td>clk </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>27.000(MHz)</td>
<td>39.077(MHz)</td>
<td>11</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>11.447</td>
<td>CPU/ID_EX/IMMop_reg/qout_0_s0/Q</td>
<td>BUS/RAM/data_mem/ram_ram_55_0_s/DI[0]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>25.555</td>
</tr>
<tr>
<td>2</td>
<td>11.478</td>
<td>CPU/ID_EX/IMMop_reg/qout_0_s0/Q</td>
<td>BUS/RAM/data_mem/ram_ram_63_0_s/DI[0]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>25.525</td>
</tr>
<tr>
<td>3</td>
<td>11.490</td>
<td>CPU/ID_EX/IMMop_reg/qout_0_s0/Q</td>
<td>BUS/RAM/data_mem/ram_ram_54_3_s/DI[3]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>25.512</td>
</tr>
<tr>
<td>4</td>
<td>11.499</td>
<td>CPU/ID_EX/IMMop_reg/qout_0_s0/Q</td>
<td>BUS/RAM/data_mem/ram_ram_43_3_s/DI[3]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>25.504</td>
</tr>
<tr>
<td>5</td>
<td>11.505</td>
<td>CPU/ID_EX/IMMop_reg/qout_0_s0/Q</td>
<td>BUS/RAM/data_mem/ram_ram_63_3_s/DI[3]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>25.497</td>
</tr>
<tr>
<td>6</td>
<td>11.509</td>
<td>CPU/ID_EX/IMMop_reg/qout_0_s0/Q</td>
<td>BUS/RAM/data_mem/ram_ram_51_3_s/DI[3]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>25.494</td>
</tr>
<tr>
<td>7</td>
<td>11.548</td>
<td>CPU/ID_EX/IMMop_reg/qout_0_s0/Q</td>
<td>BUS/RAM/data_mem/ram_ram_62_0_s/DI[0]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>25.455</td>
</tr>
<tr>
<td>8</td>
<td>11.552</td>
<td>CPU/ID_EX/IMMop_reg/qout_0_s0/Q</td>
<td>BUS/RAM/data_mem/ram_ram_62_3_s/DI[3]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>25.450</td>
</tr>
<tr>
<td>9</td>
<td>11.575</td>
<td>CPU/ID_EX/IMMop_reg/qout_0_s0/Q</td>
<td>BUS/RAM/data_mem/ram_ram_60_0_s/DI[0]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>25.427</td>
</tr>
<tr>
<td>10</td>
<td>11.575</td>
<td>CPU/ID_EX/IMMop_reg/qout_0_s0/Q</td>
<td>BUS/RAM/data_mem/ram_ram_45_3_s/DI[3]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>25.427</td>
</tr>
<tr>
<td>11</td>
<td>11.595</td>
<td>CPU/ID_EX/IMMop_reg/qout_0_s0/Q</td>
<td>BUS/RAM/data_mem/ram_ram_49_3_s/DI[3]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>25.407</td>
</tr>
<tr>
<td>12</td>
<td>11.615</td>
<td>CPU/ID_EX/IMMop_reg/qout_0_s0/Q</td>
<td>BUS/RAM/data_mem/ram_ram_41_3_s/DI[3]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>25.388</td>
</tr>
<tr>
<td>13</td>
<td>11.628</td>
<td>CPU/ID_EX/IMMop_reg/qout_0_s0/Q</td>
<td>BUS/RAM/data_mem/ram_ram_37_3_s/DI[3]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>25.374</td>
</tr>
<tr>
<td>14</td>
<td>11.672</td>
<td>CPU/ID_EX/IMMop_reg/qout_0_s0/Q</td>
<td>BUS/RAM/data_mem/ram_ram_53_1_s/DI[0]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>25.331</td>
</tr>
<tr>
<td>15</td>
<td>11.695</td>
<td>CPU/ID_EX/IMMop_reg/qout_0_s0/Q</td>
<td>BUS/RAM/data_mem/ram_ram_56_1_s/DI[0]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>25.307</td>
</tr>
<tr>
<td>16</td>
<td>11.699</td>
<td>CPU/ID_EX/IMMop_reg/qout_0_s0/Q</td>
<td>BUS/RAM/data_mem/ram_ram_62_1_s/DI[0]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>25.303</td>
</tr>
<tr>
<td>17</td>
<td>11.700</td>
<td>CPU/ID_EX/IMMop_reg/qout_0_s0/Q</td>
<td>BUS/RAM/data_mem/ram_ram_60_1_s/DI[0]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>25.303</td>
</tr>
<tr>
<td>18</td>
<td>11.713</td>
<td>CPU/ID_EX/IMMop_reg/qout_0_s0/Q</td>
<td>BUS/RAM/data_mem/ram_ram_61_0_s/DI[0]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>25.289</td>
</tr>
<tr>
<td>19</td>
<td>11.736</td>
<td>CPU/ID_EX/IMMop_reg/qout_0_s0/Q</td>
<td>BUS/RAM/data_mem/ram_ram_59_0_s/DI[0]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>25.266</td>
</tr>
<tr>
<td>20</td>
<td>11.746</td>
<td>CPU/ID_EX/IMMop_reg/qout_0_s0/Q</td>
<td>BUS/RAM/data_mem/ram_ram_47_3_s/DI[3]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>25.256</td>
</tr>
<tr>
<td>21</td>
<td>11.746</td>
<td>CPU/ID_EX/IMMop_reg/qout_0_s0/Q</td>
<td>BUS/RAM/data_mem/ram_ram_39_3_s/DI[3]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>25.256</td>
</tr>
<tr>
<td>22</td>
<td>11.747</td>
<td>CPU/ID_EX/IMMop_reg/qout_0_s0/Q</td>
<td>BUS/RAM/data_mem/ram_ram_56_0_s/DI[0]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>25.256</td>
</tr>
<tr>
<td>23</td>
<td>11.752</td>
<td>CPU/ID_EX/IMMop_reg/qout_0_s0/Q</td>
<td>BUS/RAM/data_mem/ram_ram_33_0_s/DI[0]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>25.251</td>
</tr>
<tr>
<td>24</td>
<td>11.758</td>
<td>CPU/ID_EX/IMMop_reg/qout_0_s0/Q</td>
<td>CPU/Reg/rf_rf_0_1_s0/DI[0]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>25.244</td>
</tr>
<tr>
<td>25</td>
<td>11.799</td>
<td>CPU/ID_EX/IMMop_reg/qout_0_s0/Q</td>
<td>BUS/RAM/data_mem/ram_ram_25_3_s/DI[3]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>25.203</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.346</td>
<td>BUS/UART/rx/rx_data_0_s0/Q</td>
<td>BUS/ROM/inst_mem/ram_ram_48_0_s/DI[0]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.356</td>
</tr>
<tr>
<td>2</td>
<td>0.425</td>
<td>BUS/Timer/Counter/counter_6_s0/Q</td>
<td>BUS/Timer/Counter/counter_6_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>3</td>
<td>0.425</td>
<td>BUS/Timer/Counter/counter_22_s0/Q</td>
<td>BUS/Timer/Counter/counter_22_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>4</td>
<td>0.425</td>
<td>BUS/UART/rx/cycle_cnt_0_s0/Q</td>
<td>BUS/UART/rx/cycle_cnt_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>5</td>
<td>0.425</td>
<td>BUS/UART/rx/cycle_cnt_2_s0/Q</td>
<td>BUS/UART/rx/cycle_cnt_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>6</td>
<td>0.425</td>
<td>BUS/UART/rx/cycle_cnt_6_s0/Q</td>
<td>BUS/UART/rx/cycle_cnt_6_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>7</td>
<td>0.425</td>
<td>BUS/UART/rx/cycle_cnt_8_s0/Q</td>
<td>BUS/UART/rx/cycle_cnt_8_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>8</td>
<td>0.425</td>
<td>BUS/UART/rx/cycle_cnt_12_s0/Q</td>
<td>BUS/UART/rx/cycle_cnt_12_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>9</td>
<td>0.425</td>
<td>BUS/UART/rx/cycle_cnt_14_s0/Q</td>
<td>BUS/UART/rx/cycle_cnt_14_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>10</td>
<td>0.425</td>
<td>BUS/UART/tx/bitpos_2_s1/Q</td>
<td>BUS/UART/tx/bitpos_2_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>11</td>
<td>0.425</td>
<td>BUS/UART/tx/tx_clkcnt_0_s0/Q</td>
<td>BUS/UART/tx/tx_clkcnt_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>12</td>
<td>0.425</td>
<td>BUS/UART/tx/tx_clkcnt_2_s0/Q</td>
<td>BUS/UART/tx/tx_clkcnt_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>13</td>
<td>0.425</td>
<td>BUS/UART/tx/tx_clkcnt_6_s0/Q</td>
<td>BUS/UART/tx/tx_clkcnt_6_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>14</td>
<td>0.425</td>
<td>BUS/UART/tx/tx_clkcnt_8_s0/Q</td>
<td>BUS/UART/tx/tx_clkcnt_8_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>15</td>
<td>0.425</td>
<td>BUS/ROM/data_addr_2_s0/Q</td>
<td>BUS/ROM/data_addr_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>16</td>
<td>0.425</td>
<td>BUS/ROM/data_addr_6_s0/Q</td>
<td>BUS/ROM/data_addr_6_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>17</td>
<td>0.425</td>
<td>BUS/ROM/data_addr_8_s0/Q</td>
<td>BUS/ROM/data_addr_8_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>18</td>
<td>0.425</td>
<td>BUS/ROM/data_addr_12_s0/Q</td>
<td>BUS/ROM/data_addr_12_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>19</td>
<td>0.425</td>
<td>BUS/ROM/data_addr_14_s0/Q</td>
<td>BUS/ROM/data_addr_14_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>20</td>
<td>0.425</td>
<td>CPU/CSR/cycle_2_s0/Q</td>
<td>CPU/CSR/cycle_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>21</td>
<td>0.425</td>
<td>CPU/CSR/cycle_6_s0/Q</td>
<td>CPU/CSR/cycle_6_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>22</td>
<td>0.425</td>
<td>CPU/CSR/cycle_8_s0/Q</td>
<td>CPU/CSR/cycle_8_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>23</td>
<td>0.425</td>
<td>CPU/CSR/cycle_12_s0/Q</td>
<td>CPU/CSR/cycle_12_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>24</td>
<td>0.425</td>
<td>CPU/CSR/cycle_14_s0/Q</td>
<td>CPU/CSR/cycle_14_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>25</td>
<td>0.425</td>
<td>CPU/CSR/cycle_18_s0/Q</td>
<td>CPU/CSR/cycle_18_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>15.833</td>
<td>16.833</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>CPU/CLINT/cause_2_s0</td>
</tr>
<tr>
<td>2</td>
<td>15.833</td>
<td>16.833</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>CPU/CLINT/inst_addr_reg_14_s0</td>
</tr>
<tr>
<td>3</td>
<td>15.833</td>
<td>16.833</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>CPU/CLINT/inst_addr_reg_10_s0</td>
</tr>
<tr>
<td>4</td>
<td>15.833</td>
<td>16.833</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>CPU/CLINT/inst_addr_reg_2_s0</td>
</tr>
<tr>
<td>5</td>
<td>15.833</td>
<td>16.833</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>CPU/CLINT/int_mstatus_5_s0</td>
</tr>
<tr>
<td>6</td>
<td>15.833</td>
<td>16.833</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>CPU/CLINT/int_mepc_9_s2</td>
</tr>
<tr>
<td>7</td>
<td>15.833</td>
<td>16.833</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>CPU/CSR/mie_9_s0</td>
</tr>
<tr>
<td>8</td>
<td>15.833</td>
<td>16.833</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>CPU/Reg/rf_ER_CL_s33</td>
</tr>
<tr>
<td>9</td>
<td>15.833</td>
<td>16.833</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>CPU/Reg/rf_ER_CL_s31</td>
</tr>
<tr>
<td>10</td>
<td>15.833</td>
<td>16.833</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>CPU/CSR/mie_10_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.447</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.915</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.362</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/IMMop_reg/qout_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/RAM/data_mem/ram_ram_55_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1013</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C8[1][A]</td>
<td>CPU/ID_EX/IMMop_reg/qout_0_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>51</td>
<td>R18C8[1][A]</td>
<td style=" font-weight:bold;">CPU/ID_EX/IMMop_reg/qout_0_s0/Q</td>
</tr>
<tr>
<td>6.144</td>
<td>1.553</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C13[2][B]</td>
<td>CPU/EX/ALU_Bin_2_s0/I2</td>
</tr>
<tr>
<td>6.515</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>46</td>
<td>R34C13[2][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU_Bin_2_s0/F</td>
</tr>
<tr>
<td>8.713</td>
<td>2.198</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R37[1][A]</td>
<td>CPU/EX/ALU/mult_64_s1/B[2]</td>
</tr>
<tr>
<td>12.353</td>
<td>3.640</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R37[1][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mult_64_s1/DOUT[3]</td>
</tr>
<tr>
<td>12.765</td>
<td>0.412</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C13[3][A]</td>
<td>CPU/EX/ALU/mem_addr_3_s4/I0</td>
</tr>
<tr>
<td>13.320</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C13[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s4/F</td>
</tr>
<tr>
<td>14.247</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C14[3][A]</td>
<td>CPU/EX/ALU/mem_addr_3_s0/I3</td>
</tr>
<tr>
<td>14.802</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>513</td>
<td>R44C14[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s0/F</td>
</tr>
<tr>
<td>20.657</td>
<td>5.855</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R23C41</td>
<td>BUS/RAM/data_mem/ram_ram_50_0_s/AD[3]</td>
</tr>
<tr>
<td>21.174</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C41</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_ram_50_0_s/DO[0]</td>
</tr>
<tr>
<td>22.206</td>
<td>1.032</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C31[3][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_1_G[1]_s24/I1</td>
</tr>
<tr>
<td>22.659</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C31[3][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_1_G[1]_s24/F</td>
</tr>
<tr>
<td>22.659</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C31[3][A]</td>
<td>BUS/RAM/data_mem/ram_DOL_1_G[1]_s11/I1</td>
</tr>
<tr>
<td>22.762</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C31[3][A]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_1_G[1]_s11/O</td>
</tr>
<tr>
<td>22.762</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C31[2][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_1_G[1]_s5/I0</td>
</tr>
<tr>
<td>22.865</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C31[2][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_1_G[1]_s5/O</td>
</tr>
<tr>
<td>22.865</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C31[1][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_1_G[1]_s2/I0</td>
</tr>
<tr>
<td>22.968</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C31[1][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_1_G[1]_s2/O</td>
</tr>
<tr>
<td>22.968</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C31[3][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_1_G[1]_s0/I1</td>
</tr>
<tr>
<td>23.071</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C31[3][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_1_G[1]_s0/O</td>
</tr>
<tr>
<td>24.052</td>
<td>0.981</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C27[3][A]</td>
<td>CPU/Reg/ID_RD_0_s5/I0</td>
</tr>
<tr>
<td>24.569</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C27[3][A]</td>
<td style=" background: #97FFFF;">CPU/Reg/ID_RD_0_s5/F</td>
</tr>
<tr>
<td>25.524</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C10[2][A]</td>
<td>CPU/Reg/ID_RD_0_s1/I2</td>
</tr>
<tr>
<td>26.079</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R34C10[2][A]</td>
<td style=" background: #97FFFF;">CPU/Reg/ID_RD_0_s1/F</td>
</tr>
<tr>
<td>26.995</td>
<td>0.916</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C13[2][B]</td>
<td>BUS/Timer/mem_data_0_s0/I2</td>
</tr>
<tr>
<td>27.550</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>67</td>
<td>R30C13[2][B]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_0_s0/F</td>
</tr>
<tr>
<td>29.915</td>
<td>2.365</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C43</td>
<td style=" font-weight:bold;">BUS/RAM/data_mem/ram_ram_55_0_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1013</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C43</td>
<td>BUS/RAM/data_mem/ram_ram_55_0_s/CLK</td>
</tr>
<tr>
<td>41.362</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C43</td>
<td>BUS/RAM/data_mem/ram_ram_55_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.130, 31.813%; route: 17.193, 67.279%; tC2Q: 0.232, 0.908%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.478</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.884</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.362</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/IMMop_reg/qout_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/RAM/data_mem/ram_ram_63_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1013</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C8[1][A]</td>
<td>CPU/ID_EX/IMMop_reg/qout_0_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>51</td>
<td>R18C8[1][A]</td>
<td style=" font-weight:bold;">CPU/ID_EX/IMMop_reg/qout_0_s0/Q</td>
</tr>
<tr>
<td>6.144</td>
<td>1.553</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C13[2][B]</td>
<td>CPU/EX/ALU_Bin_2_s0/I2</td>
</tr>
<tr>
<td>6.515</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>46</td>
<td>R34C13[2][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU_Bin_2_s0/F</td>
</tr>
<tr>
<td>8.713</td>
<td>2.198</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R37[1][A]</td>
<td>CPU/EX/ALU/mult_64_s1/B[2]</td>
</tr>
<tr>
<td>12.353</td>
<td>3.640</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R37[1][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mult_64_s1/DOUT[3]</td>
</tr>
<tr>
<td>12.765</td>
<td>0.412</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C13[3][A]</td>
<td>CPU/EX/ALU/mem_addr_3_s4/I0</td>
</tr>
<tr>
<td>13.320</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C13[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s4/F</td>
</tr>
<tr>
<td>14.247</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C14[3][A]</td>
<td>CPU/EX/ALU/mem_addr_3_s0/I3</td>
</tr>
<tr>
<td>14.802</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>513</td>
<td>R44C14[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s0/F</td>
</tr>
<tr>
<td>20.657</td>
<td>5.855</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R23C41</td>
<td>BUS/RAM/data_mem/ram_ram_50_0_s/AD[3]</td>
</tr>
<tr>
<td>21.174</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C41</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_ram_50_0_s/DO[0]</td>
</tr>
<tr>
<td>22.206</td>
<td>1.032</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C31[3][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_1_G[1]_s24/I1</td>
</tr>
<tr>
<td>22.659</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C31[3][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_1_G[1]_s24/F</td>
</tr>
<tr>
<td>22.659</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C31[3][A]</td>
<td>BUS/RAM/data_mem/ram_DOL_1_G[1]_s11/I1</td>
</tr>
<tr>
<td>22.762</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C31[3][A]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_1_G[1]_s11/O</td>
</tr>
<tr>
<td>22.762</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C31[2][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_1_G[1]_s5/I0</td>
</tr>
<tr>
<td>22.865</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C31[2][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_1_G[1]_s5/O</td>
</tr>
<tr>
<td>22.865</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C31[1][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_1_G[1]_s2/I0</td>
</tr>
<tr>
<td>22.968</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C31[1][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_1_G[1]_s2/O</td>
</tr>
<tr>
<td>22.968</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C31[3][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_1_G[1]_s0/I1</td>
</tr>
<tr>
<td>23.071</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C31[3][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_1_G[1]_s0/O</td>
</tr>
<tr>
<td>24.052</td>
<td>0.981</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C27[3][A]</td>
<td>CPU/Reg/ID_RD_0_s5/I0</td>
</tr>
<tr>
<td>24.569</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C27[3][A]</td>
<td style=" background: #97FFFF;">CPU/Reg/ID_RD_0_s5/F</td>
</tr>
<tr>
<td>25.524</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C10[2][A]</td>
<td>CPU/Reg/ID_RD_0_s1/I2</td>
</tr>
<tr>
<td>26.079</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R34C10[2][A]</td>
<td style=" background: #97FFFF;">CPU/Reg/ID_RD_0_s1/F</td>
</tr>
<tr>
<td>26.995</td>
<td>0.916</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C13[2][B]</td>
<td>BUS/Timer/mem_data_0_s0/I2</td>
</tr>
<tr>
<td>27.550</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>67</td>
<td>R30C13[2][B]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_0_s0/F</td>
</tr>
<tr>
<td>29.884</td>
<td>2.334</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C51</td>
<td style=" font-weight:bold;">BUS/RAM/data_mem/ram_ram_63_0_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1013</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C51</td>
<td>BUS/RAM/data_mem/ram_ram_63_0_s/CLK</td>
</tr>
<tr>
<td>41.362</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C51</td>
<td>BUS/RAM/data_mem/ram_ram_63_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.130, 31.852%; route: 17.163, 67.239%; tC2Q: 0.232, 0.909%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.490</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.871</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.362</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/IMMop_reg/qout_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/RAM/data_mem/ram_ram_54_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1013</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C8[1][A]</td>
<td>CPU/ID_EX/IMMop_reg/qout_0_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>51</td>
<td>R18C8[1][A]</td>
<td style=" font-weight:bold;">CPU/ID_EX/IMMop_reg/qout_0_s0/Q</td>
</tr>
<tr>
<td>6.144</td>
<td>1.553</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C13[2][B]</td>
<td>CPU/EX/ALU_Bin_2_s0/I2</td>
</tr>
<tr>
<td>6.515</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>46</td>
<td>R34C13[2][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU_Bin_2_s0/F</td>
</tr>
<tr>
<td>8.713</td>
<td>2.198</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R37[1][A]</td>
<td>CPU/EX/ALU/mult_64_s1/B[2]</td>
</tr>
<tr>
<td>12.353</td>
<td>3.640</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R37[1][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mult_64_s1/DOUT[3]</td>
</tr>
<tr>
<td>12.765</td>
<td>0.412</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C13[3][A]</td>
<td>CPU/EX/ALU/mem_addr_3_s4/I0</td>
</tr>
<tr>
<td>13.320</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C13[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s4/F</td>
</tr>
<tr>
<td>14.247</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C14[3][A]</td>
<td>CPU/EX/ALU/mem_addr_3_s0/I3</td>
</tr>
<tr>
<td>14.802</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>513</td>
<td>R44C14[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s0/F</td>
</tr>
<tr>
<td>20.431</td>
<td>5.628</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R15C34</td>
<td>BUS/RAM/data_mem/ram_ram_35_3_s/AD[3]</td>
</tr>
<tr>
<td>20.948</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C34</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_ram_35_3_s/DO[3]</td>
</tr>
<tr>
<td>22.311</td>
<td>1.364</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C37[3][A]</td>
<td>BUS/RAM/data_mem/ram_DOL_947_G[1]_s23/I1</td>
</tr>
<tr>
<td>22.828</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C37[3][A]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_947_G[1]_s23/F</td>
</tr>
<tr>
<td>22.828</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C37[3][A]</td>
<td>BUS/RAM/data_mem/ram_DOL_947_G[1]_s11/I0</td>
</tr>
<tr>
<td>22.931</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C37[3][A]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_947_G[1]_s11/O</td>
</tr>
<tr>
<td>22.931</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C37[2][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_947_G[1]_s5/I0</td>
</tr>
<tr>
<td>23.034</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C37[2][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_947_G[1]_s5/O</td>
</tr>
<tr>
<td>23.034</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C37[1][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_947_G[1]_s2/I0</td>
</tr>
<tr>
<td>23.137</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C37[1][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_947_G[1]_s2/O</td>
</tr>
<tr>
<td>23.137</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C37[3][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_947_G[1]_s0/I1</td>
</tr>
<tr>
<td>23.240</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C37[3][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_947_G[1]_s0/O</td>
</tr>
<tr>
<td>24.080</td>
<td>0.840</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C29[3][A]</td>
<td>CPU/WB/EX_WB_data_15_s7/I1</td>
</tr>
<tr>
<td>24.533</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C29[3][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_15_s7/F</td>
</tr>
<tr>
<td>25.638</td>
<td>1.105</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C23[0][A]</td>
<td>CPU/WB/EX_WB_data_15_s0/I3</td>
</tr>
<tr>
<td>26.155</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C23[0][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_15_s0/F</td>
</tr>
<tr>
<td>26.948</td>
<td>0.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C15[3][A]</td>
<td>BUS/Timer/mem_data_15_s/I2</td>
</tr>
<tr>
<td>27.401</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>65</td>
<td>R21C15[3][A]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_15_s/F</td>
</tr>
<tr>
<td>29.871</td>
<td>2.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C43</td>
<td style=" font-weight:bold;">BUS/RAM/data_mem/ram_ram_54_3_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1013</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C43</td>
<td>BUS/RAM/data_mem/ram_ram_54_3_s/CLK</td>
</tr>
<tr>
<td>41.362</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C43</td>
<td>BUS/RAM/data_mem/ram_ram_54_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.990, 31.318%; route: 17.290, 67.772%; tC2Q: 0.232, 0.909%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.499</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.863</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.362</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/IMMop_reg/qout_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/RAM/data_mem/ram_ram_43_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1013</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C8[1][A]</td>
<td>CPU/ID_EX/IMMop_reg/qout_0_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>51</td>
<td>R18C8[1][A]</td>
<td style=" font-weight:bold;">CPU/ID_EX/IMMop_reg/qout_0_s0/Q</td>
</tr>
<tr>
<td>6.144</td>
<td>1.553</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C13[2][B]</td>
<td>CPU/EX/ALU_Bin_2_s0/I2</td>
</tr>
<tr>
<td>6.515</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>46</td>
<td>R34C13[2][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU_Bin_2_s0/F</td>
</tr>
<tr>
<td>8.713</td>
<td>2.198</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R37[1][A]</td>
<td>CPU/EX/ALU/mult_64_s1/B[2]</td>
</tr>
<tr>
<td>12.353</td>
<td>3.640</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R37[1][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mult_64_s1/DOUT[3]</td>
</tr>
<tr>
<td>12.765</td>
<td>0.412</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C13[3][A]</td>
<td>CPU/EX/ALU/mem_addr_3_s4/I0</td>
</tr>
<tr>
<td>13.320</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C13[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s4/F</td>
</tr>
<tr>
<td>14.247</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C14[3][A]</td>
<td>CPU/EX/ALU/mem_addr_3_s0/I3</td>
</tr>
<tr>
<td>14.802</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>513</td>
<td>R44C14[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s0/F</td>
</tr>
<tr>
<td>20.431</td>
<td>5.628</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R15C34</td>
<td>BUS/RAM/data_mem/ram_ram_35_3_s/AD[3]</td>
</tr>
<tr>
<td>20.948</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C34</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_ram_35_3_s/DO[3]</td>
</tr>
<tr>
<td>22.311</td>
<td>1.364</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C37[3][A]</td>
<td>BUS/RAM/data_mem/ram_DOL_947_G[1]_s23/I1</td>
</tr>
<tr>
<td>22.828</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C37[3][A]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_947_G[1]_s23/F</td>
</tr>
<tr>
<td>22.828</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C37[3][A]</td>
<td>BUS/RAM/data_mem/ram_DOL_947_G[1]_s11/I0</td>
</tr>
<tr>
<td>22.931</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C37[3][A]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_947_G[1]_s11/O</td>
</tr>
<tr>
<td>22.931</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C37[2][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_947_G[1]_s5/I0</td>
</tr>
<tr>
<td>23.034</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C37[2][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_947_G[1]_s5/O</td>
</tr>
<tr>
<td>23.034</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C37[1][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_947_G[1]_s2/I0</td>
</tr>
<tr>
<td>23.137</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C37[1][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_947_G[1]_s2/O</td>
</tr>
<tr>
<td>23.137</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C37[3][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_947_G[1]_s0/I1</td>
</tr>
<tr>
<td>23.240</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C37[3][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_947_G[1]_s0/O</td>
</tr>
<tr>
<td>24.080</td>
<td>0.840</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C29[3][A]</td>
<td>CPU/WB/EX_WB_data_15_s7/I1</td>
</tr>
<tr>
<td>24.533</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C29[3][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_15_s7/F</td>
</tr>
<tr>
<td>25.638</td>
<td>1.105</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C23[0][A]</td>
<td>CPU/WB/EX_WB_data_15_s0/I3</td>
</tr>
<tr>
<td>26.155</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C23[0][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_15_s0/F</td>
</tr>
<tr>
<td>26.948</td>
<td>0.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C15[3][A]</td>
<td>BUS/Timer/mem_data_15_s/I2</td>
</tr>
<tr>
<td>27.401</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>65</td>
<td>R21C15[3][A]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_15_s/F</td>
</tr>
<tr>
<td>29.863</td>
<td>2.462</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C37</td>
<td style=" font-weight:bold;">BUS/RAM/data_mem/ram_ram_43_3_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1013</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C37</td>
<td>BUS/RAM/data_mem/ram_ram_43_3_s/CLK</td>
</tr>
<tr>
<td>41.362</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C37</td>
<td>BUS/RAM/data_mem/ram_ram_43_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.990, 31.329%; route: 17.282, 67.761%; tC2Q: 0.232, 0.910%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.505</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.857</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.362</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/IMMop_reg/qout_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/RAM/data_mem/ram_ram_63_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1013</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C8[1][A]</td>
<td>CPU/ID_EX/IMMop_reg/qout_0_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>51</td>
<td>R18C8[1][A]</td>
<td style=" font-weight:bold;">CPU/ID_EX/IMMop_reg/qout_0_s0/Q</td>
</tr>
<tr>
<td>6.144</td>
<td>1.553</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C13[2][B]</td>
<td>CPU/EX/ALU_Bin_2_s0/I2</td>
</tr>
<tr>
<td>6.515</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>46</td>
<td>R34C13[2][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU_Bin_2_s0/F</td>
</tr>
<tr>
<td>8.713</td>
<td>2.198</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R37[1][A]</td>
<td>CPU/EX/ALU/mult_64_s1/B[2]</td>
</tr>
<tr>
<td>12.353</td>
<td>3.640</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R37[1][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mult_64_s1/DOUT[3]</td>
</tr>
<tr>
<td>12.765</td>
<td>0.412</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C13[3][A]</td>
<td>CPU/EX/ALU/mem_addr_3_s4/I0</td>
</tr>
<tr>
<td>13.320</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C13[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s4/F</td>
</tr>
<tr>
<td>14.247</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C14[3][A]</td>
<td>CPU/EX/ALU/mem_addr_3_s0/I3</td>
</tr>
<tr>
<td>14.802</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>513</td>
<td>R44C14[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s0/F</td>
</tr>
<tr>
<td>20.431</td>
<td>5.628</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R15C34</td>
<td>BUS/RAM/data_mem/ram_ram_35_3_s/AD[3]</td>
</tr>
<tr>
<td>20.948</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C34</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_ram_35_3_s/DO[3]</td>
</tr>
<tr>
<td>22.311</td>
<td>1.364</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C37[3][A]</td>
<td>BUS/RAM/data_mem/ram_DOL_947_G[1]_s23/I1</td>
</tr>
<tr>
<td>22.828</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C37[3][A]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_947_G[1]_s23/F</td>
</tr>
<tr>
<td>22.828</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C37[3][A]</td>
<td>BUS/RAM/data_mem/ram_DOL_947_G[1]_s11/I0</td>
</tr>
<tr>
<td>22.931</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C37[3][A]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_947_G[1]_s11/O</td>
</tr>
<tr>
<td>22.931</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C37[2][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_947_G[1]_s5/I0</td>
</tr>
<tr>
<td>23.034</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C37[2][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_947_G[1]_s5/O</td>
</tr>
<tr>
<td>23.034</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C37[1][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_947_G[1]_s2/I0</td>
</tr>
<tr>
<td>23.137</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C37[1][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_947_G[1]_s2/O</td>
</tr>
<tr>
<td>23.137</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C37[3][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_947_G[1]_s0/I1</td>
</tr>
<tr>
<td>23.240</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C37[3][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_947_G[1]_s0/O</td>
</tr>
<tr>
<td>24.080</td>
<td>0.840</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C29[3][A]</td>
<td>CPU/WB/EX_WB_data_15_s7/I1</td>
</tr>
<tr>
<td>24.533</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C29[3][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_15_s7/F</td>
</tr>
<tr>
<td>25.638</td>
<td>1.105</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C23[0][A]</td>
<td>CPU/WB/EX_WB_data_15_s0/I3</td>
</tr>
<tr>
<td>26.155</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C23[0][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_15_s0/F</td>
</tr>
<tr>
<td>26.948</td>
<td>0.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C15[3][A]</td>
<td>BUS/Timer/mem_data_15_s/I2</td>
</tr>
<tr>
<td>27.401</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>65</td>
<td>R21C15[3][A]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_15_s/F</td>
</tr>
<tr>
<td>29.857</td>
<td>2.456</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C53</td>
<td style=" font-weight:bold;">BUS/RAM/data_mem/ram_ram_63_3_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1013</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C53</td>
<td>BUS/RAM/data_mem/ram_ram_63_3_s/CLK</td>
</tr>
<tr>
<td>41.362</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C53</td>
<td>BUS/RAM/data_mem/ram_ram_63_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.990, 31.336%; route: 17.275, 67.754%; tC2Q: 0.232, 0.910%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.509</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.853</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.362</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/IMMop_reg/qout_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/RAM/data_mem/ram_ram_51_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1013</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C8[1][A]</td>
<td>CPU/ID_EX/IMMop_reg/qout_0_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>51</td>
<td>R18C8[1][A]</td>
<td style=" font-weight:bold;">CPU/ID_EX/IMMop_reg/qout_0_s0/Q</td>
</tr>
<tr>
<td>6.144</td>
<td>1.553</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C13[2][B]</td>
<td>CPU/EX/ALU_Bin_2_s0/I2</td>
</tr>
<tr>
<td>6.515</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>46</td>
<td>R34C13[2][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU_Bin_2_s0/F</td>
</tr>
<tr>
<td>8.713</td>
<td>2.198</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R37[1][A]</td>
<td>CPU/EX/ALU/mult_64_s1/B[2]</td>
</tr>
<tr>
<td>12.353</td>
<td>3.640</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R37[1][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mult_64_s1/DOUT[3]</td>
</tr>
<tr>
<td>12.765</td>
<td>0.412</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C13[3][A]</td>
<td>CPU/EX/ALU/mem_addr_3_s4/I0</td>
</tr>
<tr>
<td>13.320</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C13[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s4/F</td>
</tr>
<tr>
<td>14.247</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C14[3][A]</td>
<td>CPU/EX/ALU/mem_addr_3_s0/I3</td>
</tr>
<tr>
<td>14.802</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>513</td>
<td>R44C14[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s0/F</td>
</tr>
<tr>
<td>20.431</td>
<td>5.628</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R15C34</td>
<td>BUS/RAM/data_mem/ram_ram_35_3_s/AD[3]</td>
</tr>
<tr>
<td>20.948</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C34</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_ram_35_3_s/DO[3]</td>
</tr>
<tr>
<td>22.311</td>
<td>1.364</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C37[3][A]</td>
<td>BUS/RAM/data_mem/ram_DOL_947_G[1]_s23/I1</td>
</tr>
<tr>
<td>22.828</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C37[3][A]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_947_G[1]_s23/F</td>
</tr>
<tr>
<td>22.828</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C37[3][A]</td>
<td>BUS/RAM/data_mem/ram_DOL_947_G[1]_s11/I0</td>
</tr>
<tr>
<td>22.931</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C37[3][A]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_947_G[1]_s11/O</td>
</tr>
<tr>
<td>22.931</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C37[2][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_947_G[1]_s5/I0</td>
</tr>
<tr>
<td>23.034</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C37[2][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_947_G[1]_s5/O</td>
</tr>
<tr>
<td>23.034</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C37[1][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_947_G[1]_s2/I0</td>
</tr>
<tr>
<td>23.137</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C37[1][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_947_G[1]_s2/O</td>
</tr>
<tr>
<td>23.137</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C37[3][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_947_G[1]_s0/I1</td>
</tr>
<tr>
<td>23.240</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C37[3][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_947_G[1]_s0/O</td>
</tr>
<tr>
<td>24.080</td>
<td>0.840</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C29[3][A]</td>
<td>CPU/WB/EX_WB_data_15_s7/I1</td>
</tr>
<tr>
<td>24.533</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C29[3][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_15_s7/F</td>
</tr>
<tr>
<td>25.638</td>
<td>1.105</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C23[0][A]</td>
<td>CPU/WB/EX_WB_data_15_s0/I3</td>
</tr>
<tr>
<td>26.155</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C23[0][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_15_s0/F</td>
</tr>
<tr>
<td>26.948</td>
<td>0.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C15[3][A]</td>
<td>BUS/Timer/mem_data_15_s/I2</td>
</tr>
<tr>
<td>27.401</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>65</td>
<td>R21C15[3][A]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_15_s/F</td>
</tr>
<tr>
<td>29.853</td>
<td>2.452</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C41</td>
<td style=" font-weight:bold;">BUS/RAM/data_mem/ram_ram_51_3_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1013</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C41</td>
<td>BUS/RAM/data_mem/ram_ram_51_3_s/CLK</td>
</tr>
<tr>
<td>41.362</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C41</td>
<td>BUS/RAM/data_mem/ram_ram_51_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.990, 31.341%; route: 17.272, 67.749%; tC2Q: 0.232, 0.910%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.548</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.814</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.362</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/IMMop_reg/qout_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/RAM/data_mem/ram_ram_62_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1013</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C8[1][A]</td>
<td>CPU/ID_EX/IMMop_reg/qout_0_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>51</td>
<td>R18C8[1][A]</td>
<td style=" font-weight:bold;">CPU/ID_EX/IMMop_reg/qout_0_s0/Q</td>
</tr>
<tr>
<td>6.144</td>
<td>1.553</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C13[2][B]</td>
<td>CPU/EX/ALU_Bin_2_s0/I2</td>
</tr>
<tr>
<td>6.515</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>46</td>
<td>R34C13[2][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU_Bin_2_s0/F</td>
</tr>
<tr>
<td>8.713</td>
<td>2.198</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R37[1][A]</td>
<td>CPU/EX/ALU/mult_64_s1/B[2]</td>
</tr>
<tr>
<td>12.353</td>
<td>3.640</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R37[1][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mult_64_s1/DOUT[3]</td>
</tr>
<tr>
<td>12.765</td>
<td>0.412</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C13[3][A]</td>
<td>CPU/EX/ALU/mem_addr_3_s4/I0</td>
</tr>
<tr>
<td>13.320</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C13[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s4/F</td>
</tr>
<tr>
<td>14.247</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C14[3][A]</td>
<td>CPU/EX/ALU/mem_addr_3_s0/I3</td>
</tr>
<tr>
<td>14.802</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>513</td>
<td>R44C14[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s0/F</td>
</tr>
<tr>
<td>20.657</td>
<td>5.855</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R23C41</td>
<td>BUS/RAM/data_mem/ram_ram_50_0_s/AD[3]</td>
</tr>
<tr>
<td>21.174</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C41</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_ram_50_0_s/DO[0]</td>
</tr>
<tr>
<td>22.206</td>
<td>1.032</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C31[3][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_1_G[1]_s24/I1</td>
</tr>
<tr>
<td>22.659</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C31[3][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_1_G[1]_s24/F</td>
</tr>
<tr>
<td>22.659</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C31[3][A]</td>
<td>BUS/RAM/data_mem/ram_DOL_1_G[1]_s11/I1</td>
</tr>
<tr>
<td>22.762</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C31[3][A]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_1_G[1]_s11/O</td>
</tr>
<tr>
<td>22.762</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C31[2][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_1_G[1]_s5/I0</td>
</tr>
<tr>
<td>22.865</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C31[2][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_1_G[1]_s5/O</td>
</tr>
<tr>
<td>22.865</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C31[1][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_1_G[1]_s2/I0</td>
</tr>
<tr>
<td>22.968</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C31[1][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_1_G[1]_s2/O</td>
</tr>
<tr>
<td>22.968</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C31[3][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_1_G[1]_s0/I1</td>
</tr>
<tr>
<td>23.071</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C31[3][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_1_G[1]_s0/O</td>
</tr>
<tr>
<td>24.052</td>
<td>0.981</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C27[3][A]</td>
<td>CPU/Reg/ID_RD_0_s5/I0</td>
</tr>
<tr>
<td>24.569</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C27[3][A]</td>
<td style=" background: #97FFFF;">CPU/Reg/ID_RD_0_s5/F</td>
</tr>
<tr>
<td>25.524</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C10[2][A]</td>
<td>CPU/Reg/ID_RD_0_s1/I2</td>
</tr>
<tr>
<td>26.079</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R34C10[2][A]</td>
<td style=" background: #97FFFF;">CPU/Reg/ID_RD_0_s1/F</td>
</tr>
<tr>
<td>26.995</td>
<td>0.916</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C13[2][B]</td>
<td>BUS/Timer/mem_data_0_s0/I2</td>
</tr>
<tr>
<td>27.550</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>67</td>
<td>R30C13[2][B]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_0_s0/F</td>
</tr>
<tr>
<td>29.814</td>
<td>2.264</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C50</td>
<td style=" font-weight:bold;">BUS/RAM/data_mem/ram_ram_62_0_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1013</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C50</td>
<td>BUS/RAM/data_mem/ram_ram_62_0_s/CLK</td>
</tr>
<tr>
<td>41.362</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C50</td>
<td>BUS/RAM/data_mem/ram_ram_62_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.130, 31.939%; route: 17.093, 67.150%; tC2Q: 0.232, 0.911%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.552</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.809</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.362</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/IMMop_reg/qout_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/RAM/data_mem/ram_ram_62_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1013</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C8[1][A]</td>
<td>CPU/ID_EX/IMMop_reg/qout_0_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>51</td>
<td>R18C8[1][A]</td>
<td style=" font-weight:bold;">CPU/ID_EX/IMMop_reg/qout_0_s0/Q</td>
</tr>
<tr>
<td>6.144</td>
<td>1.553</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C13[2][B]</td>
<td>CPU/EX/ALU_Bin_2_s0/I2</td>
</tr>
<tr>
<td>6.515</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>46</td>
<td>R34C13[2][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU_Bin_2_s0/F</td>
</tr>
<tr>
<td>8.713</td>
<td>2.198</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R37[1][A]</td>
<td>CPU/EX/ALU/mult_64_s1/B[2]</td>
</tr>
<tr>
<td>12.353</td>
<td>3.640</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R37[1][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mult_64_s1/DOUT[3]</td>
</tr>
<tr>
<td>12.765</td>
<td>0.412</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C13[3][A]</td>
<td>CPU/EX/ALU/mem_addr_3_s4/I0</td>
</tr>
<tr>
<td>13.320</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C13[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s4/F</td>
</tr>
<tr>
<td>14.247</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C14[3][A]</td>
<td>CPU/EX/ALU/mem_addr_3_s0/I3</td>
</tr>
<tr>
<td>14.802</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>513</td>
<td>R44C14[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s0/F</td>
</tr>
<tr>
<td>20.431</td>
<td>5.628</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R15C34</td>
<td>BUS/RAM/data_mem/ram_ram_35_3_s/AD[3]</td>
</tr>
<tr>
<td>20.948</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C34</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_ram_35_3_s/DO[3]</td>
</tr>
<tr>
<td>22.311</td>
<td>1.364</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C37[3][A]</td>
<td>BUS/RAM/data_mem/ram_DOL_947_G[1]_s23/I1</td>
</tr>
<tr>
<td>22.828</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C37[3][A]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_947_G[1]_s23/F</td>
</tr>
<tr>
<td>22.828</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C37[3][A]</td>
<td>BUS/RAM/data_mem/ram_DOL_947_G[1]_s11/I0</td>
</tr>
<tr>
<td>22.931</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C37[3][A]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_947_G[1]_s11/O</td>
</tr>
<tr>
<td>22.931</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C37[2][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_947_G[1]_s5/I0</td>
</tr>
<tr>
<td>23.034</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C37[2][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_947_G[1]_s5/O</td>
</tr>
<tr>
<td>23.034</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C37[1][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_947_G[1]_s2/I0</td>
</tr>
<tr>
<td>23.137</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C37[1][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_947_G[1]_s2/O</td>
</tr>
<tr>
<td>23.137</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C37[3][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_947_G[1]_s0/I1</td>
</tr>
<tr>
<td>23.240</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C37[3][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_947_G[1]_s0/O</td>
</tr>
<tr>
<td>24.080</td>
<td>0.840</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C29[3][A]</td>
<td>CPU/WB/EX_WB_data_15_s7/I1</td>
</tr>
<tr>
<td>24.533</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C29[3][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_15_s7/F</td>
</tr>
<tr>
<td>25.638</td>
<td>1.105</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C23[0][A]</td>
<td>CPU/WB/EX_WB_data_15_s0/I3</td>
</tr>
<tr>
<td>26.155</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C23[0][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_15_s0/F</td>
</tr>
<tr>
<td>26.948</td>
<td>0.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C15[3][A]</td>
<td>BUS/Timer/mem_data_15_s/I2</td>
</tr>
<tr>
<td>27.401</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>65</td>
<td>R21C15[3][A]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_15_s/F</td>
</tr>
<tr>
<td>29.809</td>
<td>2.408</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C51</td>
<td style=" font-weight:bold;">BUS/RAM/data_mem/ram_ram_62_3_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1013</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C51</td>
<td>BUS/RAM/data_mem/ram_ram_62_3_s/CLK</td>
</tr>
<tr>
<td>41.362</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C51</td>
<td>BUS/RAM/data_mem/ram_ram_62_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.990, 31.395%; route: 17.228, 67.694%; tC2Q: 0.232, 0.912%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.575</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.787</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.362</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/IMMop_reg/qout_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/RAM/data_mem/ram_ram_60_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1013</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C8[1][A]</td>
<td>CPU/ID_EX/IMMop_reg/qout_0_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>51</td>
<td>R18C8[1][A]</td>
<td style=" font-weight:bold;">CPU/ID_EX/IMMop_reg/qout_0_s0/Q</td>
</tr>
<tr>
<td>6.144</td>
<td>1.553</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C13[2][B]</td>
<td>CPU/EX/ALU_Bin_2_s0/I2</td>
</tr>
<tr>
<td>6.515</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>46</td>
<td>R34C13[2][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU_Bin_2_s0/F</td>
</tr>
<tr>
<td>8.713</td>
<td>2.198</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R37[1][A]</td>
<td>CPU/EX/ALU/mult_64_s1/B[2]</td>
</tr>
<tr>
<td>12.353</td>
<td>3.640</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R37[1][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mult_64_s1/DOUT[3]</td>
</tr>
<tr>
<td>12.765</td>
<td>0.412</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C13[3][A]</td>
<td>CPU/EX/ALU/mem_addr_3_s4/I0</td>
</tr>
<tr>
<td>13.320</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C13[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s4/F</td>
</tr>
<tr>
<td>14.247</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C14[3][A]</td>
<td>CPU/EX/ALU/mem_addr_3_s0/I3</td>
</tr>
<tr>
<td>14.802</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>513</td>
<td>R44C14[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s0/F</td>
</tr>
<tr>
<td>20.657</td>
<td>5.855</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R23C41</td>
<td>BUS/RAM/data_mem/ram_ram_50_0_s/AD[3]</td>
</tr>
<tr>
<td>21.174</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C41</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_ram_50_0_s/DO[0]</td>
</tr>
<tr>
<td>22.206</td>
<td>1.032</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C31[3][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_1_G[1]_s24/I1</td>
</tr>
<tr>
<td>22.659</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C31[3][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_1_G[1]_s24/F</td>
</tr>
<tr>
<td>22.659</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C31[3][A]</td>
<td>BUS/RAM/data_mem/ram_DOL_1_G[1]_s11/I1</td>
</tr>
<tr>
<td>22.762</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C31[3][A]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_1_G[1]_s11/O</td>
</tr>
<tr>
<td>22.762</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C31[2][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_1_G[1]_s5/I0</td>
</tr>
<tr>
<td>22.865</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C31[2][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_1_G[1]_s5/O</td>
</tr>
<tr>
<td>22.865</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C31[1][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_1_G[1]_s2/I0</td>
</tr>
<tr>
<td>22.968</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C31[1][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_1_G[1]_s2/O</td>
</tr>
<tr>
<td>22.968</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C31[3][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_1_G[1]_s0/I1</td>
</tr>
<tr>
<td>23.071</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C31[3][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_1_G[1]_s0/O</td>
</tr>
<tr>
<td>24.052</td>
<td>0.981</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C27[3][A]</td>
<td>CPU/Reg/ID_RD_0_s5/I0</td>
</tr>
<tr>
<td>24.569</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C27[3][A]</td>
<td style=" background: #97FFFF;">CPU/Reg/ID_RD_0_s5/F</td>
</tr>
<tr>
<td>25.524</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C10[2][A]</td>
<td>CPU/Reg/ID_RD_0_s1/I2</td>
</tr>
<tr>
<td>26.079</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R34C10[2][A]</td>
<td style=" background: #97FFFF;">CPU/Reg/ID_RD_0_s1/F</td>
</tr>
<tr>
<td>26.995</td>
<td>0.916</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C13[2][B]</td>
<td>BUS/Timer/mem_data_0_s0/I2</td>
</tr>
<tr>
<td>27.550</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>67</td>
<td>R30C13[2][B]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_0_s0/F</td>
</tr>
<tr>
<td>29.787</td>
<td>2.236</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C48</td>
<td style=" font-weight:bold;">BUS/RAM/data_mem/ram_ram_60_0_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1013</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C48</td>
<td>BUS/RAM/data_mem/ram_ram_60_0_s/CLK</td>
</tr>
<tr>
<td>41.362</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C48</td>
<td>BUS/RAM/data_mem/ram_ram_60_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.130, 31.973%; route: 17.065, 67.114%; tC2Q: 0.232, 0.912%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.575</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.786</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.362</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/IMMop_reg/qout_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/RAM/data_mem/ram_ram_45_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1013</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C8[1][A]</td>
<td>CPU/ID_EX/IMMop_reg/qout_0_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>51</td>
<td>R18C8[1][A]</td>
<td style=" font-weight:bold;">CPU/ID_EX/IMMop_reg/qout_0_s0/Q</td>
</tr>
<tr>
<td>6.144</td>
<td>1.553</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C13[2][B]</td>
<td>CPU/EX/ALU_Bin_2_s0/I2</td>
</tr>
<tr>
<td>6.515</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>46</td>
<td>R34C13[2][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU_Bin_2_s0/F</td>
</tr>
<tr>
<td>8.713</td>
<td>2.198</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R37[1][A]</td>
<td>CPU/EX/ALU/mult_64_s1/B[2]</td>
</tr>
<tr>
<td>12.353</td>
<td>3.640</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R37[1][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mult_64_s1/DOUT[3]</td>
</tr>
<tr>
<td>12.765</td>
<td>0.412</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C13[3][A]</td>
<td>CPU/EX/ALU/mem_addr_3_s4/I0</td>
</tr>
<tr>
<td>13.320</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C13[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s4/F</td>
</tr>
<tr>
<td>14.247</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C14[3][A]</td>
<td>CPU/EX/ALU/mem_addr_3_s0/I3</td>
</tr>
<tr>
<td>14.802</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>513</td>
<td>R44C14[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s0/F</td>
</tr>
<tr>
<td>20.431</td>
<td>5.628</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R15C34</td>
<td>BUS/RAM/data_mem/ram_ram_35_3_s/AD[3]</td>
</tr>
<tr>
<td>20.948</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C34</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_ram_35_3_s/DO[3]</td>
</tr>
<tr>
<td>22.311</td>
<td>1.364</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C37[3][A]</td>
<td>BUS/RAM/data_mem/ram_DOL_947_G[1]_s23/I1</td>
</tr>
<tr>
<td>22.828</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C37[3][A]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_947_G[1]_s23/F</td>
</tr>
<tr>
<td>22.828</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C37[3][A]</td>
<td>BUS/RAM/data_mem/ram_DOL_947_G[1]_s11/I0</td>
</tr>
<tr>
<td>22.931</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C37[3][A]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_947_G[1]_s11/O</td>
</tr>
<tr>
<td>22.931</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C37[2][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_947_G[1]_s5/I0</td>
</tr>
<tr>
<td>23.034</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C37[2][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_947_G[1]_s5/O</td>
</tr>
<tr>
<td>23.034</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C37[1][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_947_G[1]_s2/I0</td>
</tr>
<tr>
<td>23.137</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C37[1][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_947_G[1]_s2/O</td>
</tr>
<tr>
<td>23.137</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C37[3][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_947_G[1]_s0/I1</td>
</tr>
<tr>
<td>23.240</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C37[3][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_947_G[1]_s0/O</td>
</tr>
<tr>
<td>24.080</td>
<td>0.840</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C29[3][A]</td>
<td>CPU/WB/EX_WB_data_15_s7/I1</td>
</tr>
<tr>
<td>24.533</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C29[3][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_15_s7/F</td>
</tr>
<tr>
<td>25.638</td>
<td>1.105</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C23[0][A]</td>
<td>CPU/WB/EX_WB_data_15_s0/I3</td>
</tr>
<tr>
<td>26.155</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C23[0][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_15_s0/F</td>
</tr>
<tr>
<td>26.948</td>
<td>0.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C15[3][A]</td>
<td>BUS/Timer/mem_data_15_s/I2</td>
</tr>
<tr>
<td>27.401</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>65</td>
<td>R21C15[3][A]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_15_s/F</td>
</tr>
<tr>
<td>29.786</td>
<td>2.385</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C38</td>
<td style=" font-weight:bold;">BUS/RAM/data_mem/ram_ram_45_3_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1013</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C38</td>
<td>BUS/RAM/data_mem/ram_ram_45_3_s/CLK</td>
</tr>
<tr>
<td>41.362</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C38</td>
<td>BUS/RAM/data_mem/ram_ram_45_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.990, 31.423%; route: 17.205, 67.664%; tC2Q: 0.232, 0.912%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.595</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.767</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.362</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/IMMop_reg/qout_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/RAM/data_mem/ram_ram_49_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1013</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C8[1][A]</td>
<td>CPU/ID_EX/IMMop_reg/qout_0_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>51</td>
<td>R18C8[1][A]</td>
<td style=" font-weight:bold;">CPU/ID_EX/IMMop_reg/qout_0_s0/Q</td>
</tr>
<tr>
<td>6.144</td>
<td>1.553</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C13[2][B]</td>
<td>CPU/EX/ALU_Bin_2_s0/I2</td>
</tr>
<tr>
<td>6.515</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>46</td>
<td>R34C13[2][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU_Bin_2_s0/F</td>
</tr>
<tr>
<td>8.713</td>
<td>2.198</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R37[1][A]</td>
<td>CPU/EX/ALU/mult_64_s1/B[2]</td>
</tr>
<tr>
<td>12.353</td>
<td>3.640</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R37[1][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mult_64_s1/DOUT[3]</td>
</tr>
<tr>
<td>12.765</td>
<td>0.412</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C13[3][A]</td>
<td>CPU/EX/ALU/mem_addr_3_s4/I0</td>
</tr>
<tr>
<td>13.320</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C13[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s4/F</td>
</tr>
<tr>
<td>14.247</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C14[3][A]</td>
<td>CPU/EX/ALU/mem_addr_3_s0/I3</td>
</tr>
<tr>
<td>14.802</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>513</td>
<td>R44C14[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s0/F</td>
</tr>
<tr>
<td>20.431</td>
<td>5.628</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R15C34</td>
<td>BUS/RAM/data_mem/ram_ram_35_3_s/AD[3]</td>
</tr>
<tr>
<td>20.948</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C34</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_ram_35_3_s/DO[3]</td>
</tr>
<tr>
<td>22.311</td>
<td>1.364</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C37[3][A]</td>
<td>BUS/RAM/data_mem/ram_DOL_947_G[1]_s23/I1</td>
</tr>
<tr>
<td>22.828</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C37[3][A]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_947_G[1]_s23/F</td>
</tr>
<tr>
<td>22.828</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C37[3][A]</td>
<td>BUS/RAM/data_mem/ram_DOL_947_G[1]_s11/I0</td>
</tr>
<tr>
<td>22.931</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C37[3][A]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_947_G[1]_s11/O</td>
</tr>
<tr>
<td>22.931</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C37[2][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_947_G[1]_s5/I0</td>
</tr>
<tr>
<td>23.034</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C37[2][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_947_G[1]_s5/O</td>
</tr>
<tr>
<td>23.034</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C37[1][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_947_G[1]_s2/I0</td>
</tr>
<tr>
<td>23.137</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C37[1][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_947_G[1]_s2/O</td>
</tr>
<tr>
<td>23.137</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C37[3][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_947_G[1]_s0/I1</td>
</tr>
<tr>
<td>23.240</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C37[3][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_947_G[1]_s0/O</td>
</tr>
<tr>
<td>24.080</td>
<td>0.840</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C29[3][A]</td>
<td>CPU/WB/EX_WB_data_15_s7/I1</td>
</tr>
<tr>
<td>24.533</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C29[3][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_15_s7/F</td>
</tr>
<tr>
<td>25.638</td>
<td>1.105</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C23[0][A]</td>
<td>CPU/WB/EX_WB_data_15_s0/I3</td>
</tr>
<tr>
<td>26.155</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C23[0][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_15_s0/F</td>
</tr>
<tr>
<td>26.948</td>
<td>0.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C15[3][A]</td>
<td>BUS/Timer/mem_data_15_s/I2</td>
</tr>
<tr>
<td>27.401</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>65</td>
<td>R21C15[3][A]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_15_s/F</td>
</tr>
<tr>
<td>29.767</td>
<td>2.366</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C40</td>
<td style=" font-weight:bold;">BUS/RAM/data_mem/ram_ram_49_3_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1013</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C40</td>
<td>BUS/RAM/data_mem/ram_ram_49_3_s/CLK</td>
</tr>
<tr>
<td>41.362</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C40</td>
<td>BUS/RAM/data_mem/ram_ram_49_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.990, 31.448%; route: 17.185, 67.639%; tC2Q: 0.232, 0.913%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.615</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.747</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.362</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/IMMop_reg/qout_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/RAM/data_mem/ram_ram_41_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1013</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C8[1][A]</td>
<td>CPU/ID_EX/IMMop_reg/qout_0_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>51</td>
<td>R18C8[1][A]</td>
<td style=" font-weight:bold;">CPU/ID_EX/IMMop_reg/qout_0_s0/Q</td>
</tr>
<tr>
<td>6.144</td>
<td>1.553</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C13[2][B]</td>
<td>CPU/EX/ALU_Bin_2_s0/I2</td>
</tr>
<tr>
<td>6.515</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>46</td>
<td>R34C13[2][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU_Bin_2_s0/F</td>
</tr>
<tr>
<td>8.713</td>
<td>2.198</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R37[1][A]</td>
<td>CPU/EX/ALU/mult_64_s1/B[2]</td>
</tr>
<tr>
<td>12.353</td>
<td>3.640</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R37[1][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mult_64_s1/DOUT[3]</td>
</tr>
<tr>
<td>12.765</td>
<td>0.412</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C13[3][A]</td>
<td>CPU/EX/ALU/mem_addr_3_s4/I0</td>
</tr>
<tr>
<td>13.320</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C13[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s4/F</td>
</tr>
<tr>
<td>14.247</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C14[3][A]</td>
<td>CPU/EX/ALU/mem_addr_3_s0/I3</td>
</tr>
<tr>
<td>14.802</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>513</td>
<td>R44C14[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s0/F</td>
</tr>
<tr>
<td>20.431</td>
<td>5.628</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R15C34</td>
<td>BUS/RAM/data_mem/ram_ram_35_3_s/AD[3]</td>
</tr>
<tr>
<td>20.948</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C34</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_ram_35_3_s/DO[3]</td>
</tr>
<tr>
<td>22.311</td>
<td>1.364</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C37[3][A]</td>
<td>BUS/RAM/data_mem/ram_DOL_947_G[1]_s23/I1</td>
</tr>
<tr>
<td>22.828</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C37[3][A]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_947_G[1]_s23/F</td>
</tr>
<tr>
<td>22.828</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C37[3][A]</td>
<td>BUS/RAM/data_mem/ram_DOL_947_G[1]_s11/I0</td>
</tr>
<tr>
<td>22.931</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C37[3][A]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_947_G[1]_s11/O</td>
</tr>
<tr>
<td>22.931</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C37[2][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_947_G[1]_s5/I0</td>
</tr>
<tr>
<td>23.034</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C37[2][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_947_G[1]_s5/O</td>
</tr>
<tr>
<td>23.034</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C37[1][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_947_G[1]_s2/I0</td>
</tr>
<tr>
<td>23.137</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C37[1][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_947_G[1]_s2/O</td>
</tr>
<tr>
<td>23.137</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C37[3][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_947_G[1]_s0/I1</td>
</tr>
<tr>
<td>23.240</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C37[3][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_947_G[1]_s0/O</td>
</tr>
<tr>
<td>24.080</td>
<td>0.840</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C29[3][A]</td>
<td>CPU/WB/EX_WB_data_15_s7/I1</td>
</tr>
<tr>
<td>24.533</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C29[3][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_15_s7/F</td>
</tr>
<tr>
<td>25.638</td>
<td>1.105</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C23[0][A]</td>
<td>CPU/WB/EX_WB_data_15_s0/I3</td>
</tr>
<tr>
<td>26.155</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C23[0][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_15_s0/F</td>
</tr>
<tr>
<td>26.948</td>
<td>0.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C15[3][A]</td>
<td>BUS/Timer/mem_data_15_s/I2</td>
</tr>
<tr>
<td>27.401</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>65</td>
<td>R21C15[3][A]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_15_s/F</td>
</tr>
<tr>
<td>29.747</td>
<td>2.346</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C36</td>
<td style=" font-weight:bold;">BUS/RAM/data_mem/ram_ram_41_3_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1013</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C36</td>
<td>BUS/RAM/data_mem/ram_ram_41_3_s/CLK</td>
</tr>
<tr>
<td>41.362</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C36</td>
<td>BUS/RAM/data_mem/ram_ram_41_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.990, 31.472%; route: 17.166, 67.614%; tC2Q: 0.232, 0.914%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.628</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.734</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.362</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/IMMop_reg/qout_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/RAM/data_mem/ram_ram_37_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1013</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C8[1][A]</td>
<td>CPU/ID_EX/IMMop_reg/qout_0_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>51</td>
<td>R18C8[1][A]</td>
<td style=" font-weight:bold;">CPU/ID_EX/IMMop_reg/qout_0_s0/Q</td>
</tr>
<tr>
<td>6.144</td>
<td>1.553</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C13[2][B]</td>
<td>CPU/EX/ALU_Bin_2_s0/I2</td>
</tr>
<tr>
<td>6.515</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>46</td>
<td>R34C13[2][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU_Bin_2_s0/F</td>
</tr>
<tr>
<td>8.713</td>
<td>2.198</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R37[1][A]</td>
<td>CPU/EX/ALU/mult_64_s1/B[2]</td>
</tr>
<tr>
<td>12.353</td>
<td>3.640</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R37[1][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mult_64_s1/DOUT[3]</td>
</tr>
<tr>
<td>12.765</td>
<td>0.412</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C13[3][A]</td>
<td>CPU/EX/ALU/mem_addr_3_s4/I0</td>
</tr>
<tr>
<td>13.320</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C13[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s4/F</td>
</tr>
<tr>
<td>14.247</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C14[3][A]</td>
<td>CPU/EX/ALU/mem_addr_3_s0/I3</td>
</tr>
<tr>
<td>14.802</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>513</td>
<td>R44C14[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s0/F</td>
</tr>
<tr>
<td>20.431</td>
<td>5.628</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R15C34</td>
<td>BUS/RAM/data_mem/ram_ram_35_3_s/AD[3]</td>
</tr>
<tr>
<td>20.948</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C34</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_ram_35_3_s/DO[3]</td>
</tr>
<tr>
<td>22.311</td>
<td>1.364</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C37[3][A]</td>
<td>BUS/RAM/data_mem/ram_DOL_947_G[1]_s23/I1</td>
</tr>
<tr>
<td>22.828</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C37[3][A]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_947_G[1]_s23/F</td>
</tr>
<tr>
<td>22.828</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C37[3][A]</td>
<td>BUS/RAM/data_mem/ram_DOL_947_G[1]_s11/I0</td>
</tr>
<tr>
<td>22.931</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C37[3][A]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_947_G[1]_s11/O</td>
</tr>
<tr>
<td>22.931</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C37[2][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_947_G[1]_s5/I0</td>
</tr>
<tr>
<td>23.034</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C37[2][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_947_G[1]_s5/O</td>
</tr>
<tr>
<td>23.034</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C37[1][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_947_G[1]_s2/I0</td>
</tr>
<tr>
<td>23.137</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C37[1][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_947_G[1]_s2/O</td>
</tr>
<tr>
<td>23.137</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C37[3][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_947_G[1]_s0/I1</td>
</tr>
<tr>
<td>23.240</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C37[3][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_947_G[1]_s0/O</td>
</tr>
<tr>
<td>24.080</td>
<td>0.840</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C29[3][A]</td>
<td>CPU/WB/EX_WB_data_15_s7/I1</td>
</tr>
<tr>
<td>24.533</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C29[3][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_15_s7/F</td>
</tr>
<tr>
<td>25.638</td>
<td>1.105</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C23[0][A]</td>
<td>CPU/WB/EX_WB_data_15_s0/I3</td>
</tr>
<tr>
<td>26.155</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C23[0][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_15_s0/F</td>
</tr>
<tr>
<td>26.948</td>
<td>0.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C15[3][A]</td>
<td>BUS/Timer/mem_data_15_s/I2</td>
</tr>
<tr>
<td>27.401</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>65</td>
<td>R21C15[3][A]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_15_s/F</td>
</tr>
<tr>
<td>29.734</td>
<td>2.332</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C34</td>
<td style=" font-weight:bold;">BUS/RAM/data_mem/ram_ram_37_3_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1013</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C34</td>
<td>BUS/RAM/data_mem/ram_ram_37_3_s/CLK</td>
</tr>
<tr>
<td>41.362</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C34</td>
<td>BUS/RAM/data_mem/ram_ram_37_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.990, 31.489%; route: 17.152, 67.597%; tC2Q: 0.232, 0.914%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.672</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.690</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.362</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/IMMop_reg/qout_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/RAM/data_mem/ram_ram_53_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1013</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C8[1][A]</td>
<td>CPU/ID_EX/IMMop_reg/qout_0_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>51</td>
<td>R18C8[1][A]</td>
<td style=" font-weight:bold;">CPU/ID_EX/IMMop_reg/qout_0_s0/Q</td>
</tr>
<tr>
<td>6.144</td>
<td>1.553</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C13[2][B]</td>
<td>CPU/EX/ALU_Bin_2_s0/I2</td>
</tr>
<tr>
<td>6.515</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>46</td>
<td>R34C13[2][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU_Bin_2_s0/F</td>
</tr>
<tr>
<td>8.713</td>
<td>2.198</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R37[1][A]</td>
<td>CPU/EX/ALU/mult_64_s1/B[2]</td>
</tr>
<tr>
<td>12.353</td>
<td>3.640</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R37[1][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mult_64_s1/DOUT[3]</td>
</tr>
<tr>
<td>12.765</td>
<td>0.412</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C13[3][A]</td>
<td>CPU/EX/ALU/mem_addr_3_s4/I0</td>
</tr>
<tr>
<td>13.320</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C13[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s4/F</td>
</tr>
<tr>
<td>14.247</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C14[3][A]</td>
<td>CPU/EX/ALU/mem_addr_3_s0/I3</td>
</tr>
<tr>
<td>14.802</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>513</td>
<td>R44C14[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s0/F</td>
</tr>
<tr>
<td>20.852</td>
<td>6.050</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R14C33</td>
<td>BUS/RAM/data_mem/ram_ram_33_1_s/AD[3]</td>
</tr>
<tr>
<td>21.369</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C33</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_ram_33_1_s/DO[0]</td>
</tr>
<tr>
<td>22.699</td>
<td>1.331</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C37[3][A]</td>
<td>BUS/RAM/data_mem/ram_DOL_254_G[1]_s15/I1</td>
</tr>
<tr>
<td>23.254</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C37[3][A]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_254_G[1]_s15/F</td>
</tr>
<tr>
<td>23.254</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C37[3][A]</td>
<td>BUS/RAM/data_mem/ram_DOL_254_G[1]_s7/I0</td>
</tr>
<tr>
<td>23.357</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C37[3][A]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_254_G[1]_s7/O</td>
</tr>
<tr>
<td>23.357</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C37[2][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_254_G[1]_s3/I0</td>
</tr>
<tr>
<td>23.460</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C37[2][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_254_G[1]_s3/O</td>
</tr>
<tr>
<td>23.460</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C37[1][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_254_G[1]_s1/I0</td>
</tr>
<tr>
<td>23.563</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C37[1][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_254_G[1]_s1/O</td>
</tr>
<tr>
<td>23.563</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C36[3][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_254_G[1]_s0/I0</td>
</tr>
<tr>
<td>23.666</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C36[3][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_254_G[1]_s0/O</td>
</tr>
<tr>
<td>24.777</td>
<td>1.111</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C30[0][B]</td>
<td>BUS/Timer/mem_data_4_s3/I1</td>
</tr>
<tr>
<td>25.332</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[0][B]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_4_s3/F</td>
</tr>
<tr>
<td>26.210</td>
<td>0.878</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C14[0][A]</td>
<td>BUS/Timer/mem_data_4_s0/I3</td>
</tr>
<tr>
<td>26.759</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R29C14[0][A]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_4_s0/F</td>
</tr>
<tr>
<td>26.935</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C13[0][B]</td>
<td>BUS/Timer/mem_data_4_s7/I0</td>
</tr>
<tr>
<td>27.388</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>66</td>
<td>R29C13[0][B]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_4_s7/F</td>
</tr>
<tr>
<td>29.690</td>
<td>2.302</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C42</td>
<td style=" font-weight:bold;">BUS/RAM/data_mem/ram_ram_53_1_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1013</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C42</td>
<td>BUS/RAM/data_mem/ram_ram_53_1_s/CLK</td>
</tr>
<tr>
<td>41.362</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C42</td>
<td>BUS/RAM/data_mem/ram_ram_53_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.162, 32.222%; route: 16.937, 66.862%; tC2Q: 0.232, 0.916%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.695</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.666</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.362</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/IMMop_reg/qout_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/RAM/data_mem/ram_ram_56_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1013</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C8[1][A]</td>
<td>CPU/ID_EX/IMMop_reg/qout_0_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>51</td>
<td>R18C8[1][A]</td>
<td style=" font-weight:bold;">CPU/ID_EX/IMMop_reg/qout_0_s0/Q</td>
</tr>
<tr>
<td>6.144</td>
<td>1.553</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C13[2][B]</td>
<td>CPU/EX/ALU_Bin_2_s0/I2</td>
</tr>
<tr>
<td>6.515</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>46</td>
<td>R34C13[2][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU_Bin_2_s0/F</td>
</tr>
<tr>
<td>8.713</td>
<td>2.198</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R37[1][A]</td>
<td>CPU/EX/ALU/mult_64_s1/B[2]</td>
</tr>
<tr>
<td>12.353</td>
<td>3.640</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R37[1][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mult_64_s1/DOUT[3]</td>
</tr>
<tr>
<td>12.765</td>
<td>0.412</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C13[3][A]</td>
<td>CPU/EX/ALU/mem_addr_3_s4/I0</td>
</tr>
<tr>
<td>13.320</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C13[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s4/F</td>
</tr>
<tr>
<td>14.247</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C14[3][A]</td>
<td>CPU/EX/ALU/mem_addr_3_s0/I3</td>
</tr>
<tr>
<td>14.802</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>513</td>
<td>R44C14[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s0/F</td>
</tr>
<tr>
<td>20.852</td>
<td>6.050</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R14C33</td>
<td>BUS/RAM/data_mem/ram_ram_33_1_s/AD[3]</td>
</tr>
<tr>
<td>21.369</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C33</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_ram_33_1_s/DO[0]</td>
</tr>
<tr>
<td>22.699</td>
<td>1.331</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C37[3][A]</td>
<td>BUS/RAM/data_mem/ram_DOL_254_G[1]_s15/I1</td>
</tr>
<tr>
<td>23.254</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C37[3][A]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_254_G[1]_s15/F</td>
</tr>
<tr>
<td>23.254</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C37[3][A]</td>
<td>BUS/RAM/data_mem/ram_DOL_254_G[1]_s7/I0</td>
</tr>
<tr>
<td>23.357</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C37[3][A]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_254_G[1]_s7/O</td>
</tr>
<tr>
<td>23.357</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C37[2][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_254_G[1]_s3/I0</td>
</tr>
<tr>
<td>23.460</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C37[2][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_254_G[1]_s3/O</td>
</tr>
<tr>
<td>23.460</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C37[1][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_254_G[1]_s1/I0</td>
</tr>
<tr>
<td>23.563</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C37[1][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_254_G[1]_s1/O</td>
</tr>
<tr>
<td>23.563</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C36[3][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_254_G[1]_s0/I0</td>
</tr>
<tr>
<td>23.666</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C36[3][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_254_G[1]_s0/O</td>
</tr>
<tr>
<td>24.777</td>
<td>1.111</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C30[0][B]</td>
<td>BUS/Timer/mem_data_4_s3/I1</td>
</tr>
<tr>
<td>25.332</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[0][B]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_4_s3/F</td>
</tr>
<tr>
<td>26.210</td>
<td>0.878</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C14[0][A]</td>
<td>BUS/Timer/mem_data_4_s0/I3</td>
</tr>
<tr>
<td>26.759</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R29C14[0][A]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_4_s0/F</td>
</tr>
<tr>
<td>26.935</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C13[0][B]</td>
<td>BUS/Timer/mem_data_4_s7/I0</td>
</tr>
<tr>
<td>27.388</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>66</td>
<td>R29C13[0][B]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_4_s7/F</td>
</tr>
<tr>
<td>29.666</td>
<td>2.278</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C44</td>
<td style=" font-weight:bold;">BUS/RAM/data_mem/ram_ram_56_1_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1013</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C44</td>
<td>BUS/RAM/data_mem/ram_ram_56_1_s/CLK</td>
</tr>
<tr>
<td>41.362</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C44</td>
<td>BUS/RAM/data_mem/ram_ram_56_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.162, 32.252%; route: 16.913, 66.831%; tC2Q: 0.232, 0.917%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.699</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.662</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.362</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/IMMop_reg/qout_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/RAM/data_mem/ram_ram_62_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1013</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C8[1][A]</td>
<td>CPU/ID_EX/IMMop_reg/qout_0_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>51</td>
<td>R18C8[1][A]</td>
<td style=" font-weight:bold;">CPU/ID_EX/IMMop_reg/qout_0_s0/Q</td>
</tr>
<tr>
<td>6.144</td>
<td>1.553</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C13[2][B]</td>
<td>CPU/EX/ALU_Bin_2_s0/I2</td>
</tr>
<tr>
<td>6.515</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>46</td>
<td>R34C13[2][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU_Bin_2_s0/F</td>
</tr>
<tr>
<td>8.713</td>
<td>2.198</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R37[1][A]</td>
<td>CPU/EX/ALU/mult_64_s1/B[2]</td>
</tr>
<tr>
<td>12.353</td>
<td>3.640</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R37[1][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mult_64_s1/DOUT[3]</td>
</tr>
<tr>
<td>12.765</td>
<td>0.412</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C13[3][A]</td>
<td>CPU/EX/ALU/mem_addr_3_s4/I0</td>
</tr>
<tr>
<td>13.320</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C13[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s4/F</td>
</tr>
<tr>
<td>14.247</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C14[3][A]</td>
<td>CPU/EX/ALU/mem_addr_3_s0/I3</td>
</tr>
<tr>
<td>14.802</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>513</td>
<td>R44C14[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s0/F</td>
</tr>
<tr>
<td>20.852</td>
<td>6.050</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R14C33</td>
<td>BUS/RAM/data_mem/ram_ram_33_1_s/AD[3]</td>
</tr>
<tr>
<td>21.369</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C33</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_ram_33_1_s/DO[0]</td>
</tr>
<tr>
<td>22.699</td>
<td>1.331</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C37[3][A]</td>
<td>BUS/RAM/data_mem/ram_DOL_254_G[1]_s15/I1</td>
</tr>
<tr>
<td>23.254</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C37[3][A]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_254_G[1]_s15/F</td>
</tr>
<tr>
<td>23.254</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C37[3][A]</td>
<td>BUS/RAM/data_mem/ram_DOL_254_G[1]_s7/I0</td>
</tr>
<tr>
<td>23.357</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C37[3][A]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_254_G[1]_s7/O</td>
</tr>
<tr>
<td>23.357</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C37[2][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_254_G[1]_s3/I0</td>
</tr>
<tr>
<td>23.460</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C37[2][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_254_G[1]_s3/O</td>
</tr>
<tr>
<td>23.460</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C37[1][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_254_G[1]_s1/I0</td>
</tr>
<tr>
<td>23.563</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C37[1][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_254_G[1]_s1/O</td>
</tr>
<tr>
<td>23.563</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C36[3][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_254_G[1]_s0/I0</td>
</tr>
<tr>
<td>23.666</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C36[3][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_254_G[1]_s0/O</td>
</tr>
<tr>
<td>24.777</td>
<td>1.111</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C30[0][B]</td>
<td>BUS/Timer/mem_data_4_s3/I1</td>
</tr>
<tr>
<td>25.332</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[0][B]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_4_s3/F</td>
</tr>
<tr>
<td>26.210</td>
<td>0.878</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C14[0][A]</td>
<td>BUS/Timer/mem_data_4_s0/I3</td>
</tr>
<tr>
<td>26.759</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R29C14[0][A]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_4_s0/F</td>
</tr>
<tr>
<td>26.935</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C13[0][B]</td>
<td>BUS/Timer/mem_data_4_s7/I0</td>
</tr>
<tr>
<td>27.388</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>66</td>
<td>R29C13[0][B]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_4_s7/F</td>
</tr>
<tr>
<td>29.662</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C50</td>
<td style=" font-weight:bold;">BUS/RAM/data_mem/ram_ram_62_1_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1013</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C50</td>
<td>BUS/RAM/data_mem/ram_ram_62_1_s/CLK</td>
</tr>
<tr>
<td>41.362</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C50</td>
<td>BUS/RAM/data_mem/ram_ram_62_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.162, 32.257%; route: 16.909, 66.826%; tC2Q: 0.232, 0.917%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.700</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.662</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.362</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/IMMop_reg/qout_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/RAM/data_mem/ram_ram_60_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1013</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C8[1][A]</td>
<td>CPU/ID_EX/IMMop_reg/qout_0_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>51</td>
<td>R18C8[1][A]</td>
<td style=" font-weight:bold;">CPU/ID_EX/IMMop_reg/qout_0_s0/Q</td>
</tr>
<tr>
<td>6.144</td>
<td>1.553</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C13[2][B]</td>
<td>CPU/EX/ALU_Bin_2_s0/I2</td>
</tr>
<tr>
<td>6.515</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>46</td>
<td>R34C13[2][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU_Bin_2_s0/F</td>
</tr>
<tr>
<td>8.713</td>
<td>2.198</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R37[1][A]</td>
<td>CPU/EX/ALU/mult_64_s1/B[2]</td>
</tr>
<tr>
<td>12.353</td>
<td>3.640</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R37[1][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mult_64_s1/DOUT[3]</td>
</tr>
<tr>
<td>12.765</td>
<td>0.412</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C13[3][A]</td>
<td>CPU/EX/ALU/mem_addr_3_s4/I0</td>
</tr>
<tr>
<td>13.320</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C13[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s4/F</td>
</tr>
<tr>
<td>14.247</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C14[3][A]</td>
<td>CPU/EX/ALU/mem_addr_3_s0/I3</td>
</tr>
<tr>
<td>14.802</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>513</td>
<td>R44C14[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s0/F</td>
</tr>
<tr>
<td>20.852</td>
<td>6.050</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R14C33</td>
<td>BUS/RAM/data_mem/ram_ram_33_1_s/AD[3]</td>
</tr>
<tr>
<td>21.369</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C33</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_ram_33_1_s/DO[0]</td>
</tr>
<tr>
<td>22.699</td>
<td>1.331</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C37[3][A]</td>
<td>BUS/RAM/data_mem/ram_DOL_254_G[1]_s15/I1</td>
</tr>
<tr>
<td>23.254</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C37[3][A]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_254_G[1]_s15/F</td>
</tr>
<tr>
<td>23.254</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C37[3][A]</td>
<td>BUS/RAM/data_mem/ram_DOL_254_G[1]_s7/I0</td>
</tr>
<tr>
<td>23.357</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C37[3][A]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_254_G[1]_s7/O</td>
</tr>
<tr>
<td>23.357</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C37[2][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_254_G[1]_s3/I0</td>
</tr>
<tr>
<td>23.460</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C37[2][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_254_G[1]_s3/O</td>
</tr>
<tr>
<td>23.460</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C37[1][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_254_G[1]_s1/I0</td>
</tr>
<tr>
<td>23.563</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C37[1][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_254_G[1]_s1/O</td>
</tr>
<tr>
<td>23.563</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C36[3][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_254_G[1]_s0/I0</td>
</tr>
<tr>
<td>23.666</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C36[3][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_254_G[1]_s0/O</td>
</tr>
<tr>
<td>24.777</td>
<td>1.111</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C30[0][B]</td>
<td>BUS/Timer/mem_data_4_s3/I1</td>
</tr>
<tr>
<td>25.332</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[0][B]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_4_s3/F</td>
</tr>
<tr>
<td>26.210</td>
<td>0.878</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C14[0][A]</td>
<td>BUS/Timer/mem_data_4_s0/I3</td>
</tr>
<tr>
<td>26.759</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R29C14[0][A]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_4_s0/F</td>
</tr>
<tr>
<td>26.935</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C13[0][B]</td>
<td>BUS/Timer/mem_data_4_s7/I0</td>
</tr>
<tr>
<td>27.388</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>66</td>
<td>R29C13[0][B]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_4_s7/F</td>
</tr>
<tr>
<td>29.662</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C48</td>
<td style=" font-weight:bold;">BUS/RAM/data_mem/ram_ram_60_1_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1013</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C48</td>
<td>BUS/RAM/data_mem/ram_ram_60_1_s/CLK</td>
</tr>
<tr>
<td>41.362</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C48</td>
<td>BUS/RAM/data_mem/ram_ram_60_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.162, 32.258%; route: 16.909, 66.826%; tC2Q: 0.232, 0.917%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.713</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.649</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.362</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/IMMop_reg/qout_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/RAM/data_mem/ram_ram_61_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1013</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C8[1][A]</td>
<td>CPU/ID_EX/IMMop_reg/qout_0_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>51</td>
<td>R18C8[1][A]</td>
<td style=" font-weight:bold;">CPU/ID_EX/IMMop_reg/qout_0_s0/Q</td>
</tr>
<tr>
<td>6.144</td>
<td>1.553</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C13[2][B]</td>
<td>CPU/EX/ALU_Bin_2_s0/I2</td>
</tr>
<tr>
<td>6.515</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>46</td>
<td>R34C13[2][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU_Bin_2_s0/F</td>
</tr>
<tr>
<td>8.713</td>
<td>2.198</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R37[1][A]</td>
<td>CPU/EX/ALU/mult_64_s1/B[2]</td>
</tr>
<tr>
<td>12.353</td>
<td>3.640</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R37[1][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mult_64_s1/DOUT[3]</td>
</tr>
<tr>
<td>12.765</td>
<td>0.412</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C13[3][A]</td>
<td>CPU/EX/ALU/mem_addr_3_s4/I0</td>
</tr>
<tr>
<td>13.320</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C13[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s4/F</td>
</tr>
<tr>
<td>14.247</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C14[3][A]</td>
<td>CPU/EX/ALU/mem_addr_3_s0/I3</td>
</tr>
<tr>
<td>14.802</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>513</td>
<td>R44C14[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s0/F</td>
</tr>
<tr>
<td>20.657</td>
<td>5.855</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R23C41</td>
<td>BUS/RAM/data_mem/ram_ram_50_0_s/AD[3]</td>
</tr>
<tr>
<td>21.174</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C41</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_ram_50_0_s/DO[0]</td>
</tr>
<tr>
<td>22.206</td>
<td>1.032</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C31[3][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_1_G[1]_s24/I1</td>
</tr>
<tr>
<td>22.659</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C31[3][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_1_G[1]_s24/F</td>
</tr>
<tr>
<td>22.659</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C31[3][A]</td>
<td>BUS/RAM/data_mem/ram_DOL_1_G[1]_s11/I1</td>
</tr>
<tr>
<td>22.762</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C31[3][A]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_1_G[1]_s11/O</td>
</tr>
<tr>
<td>22.762</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C31[2][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_1_G[1]_s5/I0</td>
</tr>
<tr>
<td>22.865</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C31[2][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_1_G[1]_s5/O</td>
</tr>
<tr>
<td>22.865</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C31[1][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_1_G[1]_s2/I0</td>
</tr>
<tr>
<td>22.968</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C31[1][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_1_G[1]_s2/O</td>
</tr>
<tr>
<td>22.968</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C31[3][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_1_G[1]_s0/I1</td>
</tr>
<tr>
<td>23.071</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C31[3][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_1_G[1]_s0/O</td>
</tr>
<tr>
<td>24.052</td>
<td>0.981</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C27[3][A]</td>
<td>CPU/Reg/ID_RD_0_s5/I0</td>
</tr>
<tr>
<td>24.569</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C27[3][A]</td>
<td style=" background: #97FFFF;">CPU/Reg/ID_RD_0_s5/F</td>
</tr>
<tr>
<td>25.524</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C10[2][A]</td>
<td>CPU/Reg/ID_RD_0_s1/I2</td>
</tr>
<tr>
<td>26.079</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R34C10[2][A]</td>
<td style=" background: #97FFFF;">CPU/Reg/ID_RD_0_s1/F</td>
</tr>
<tr>
<td>26.995</td>
<td>0.916</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C13[2][B]</td>
<td>BUS/Timer/mem_data_0_s0/I2</td>
</tr>
<tr>
<td>27.550</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>67</td>
<td>R30C13[2][B]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_0_s0/F</td>
</tr>
<tr>
<td>29.649</td>
<td>2.099</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C49</td>
<td style=" font-weight:bold;">BUS/RAM/data_mem/ram_ram_61_0_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1013</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C49</td>
<td>BUS/RAM/data_mem/ram_ram_61_0_s/CLK</td>
</tr>
<tr>
<td>41.362</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C49</td>
<td>BUS/RAM/data_mem/ram_ram_61_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.130, 32.148%; route: 16.927, 66.935%; tC2Q: 0.232, 0.917%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.736</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.626</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.362</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/IMMop_reg/qout_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/RAM/data_mem/ram_ram_59_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1013</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C8[1][A]</td>
<td>CPU/ID_EX/IMMop_reg/qout_0_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>51</td>
<td>R18C8[1][A]</td>
<td style=" font-weight:bold;">CPU/ID_EX/IMMop_reg/qout_0_s0/Q</td>
</tr>
<tr>
<td>6.144</td>
<td>1.553</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C13[2][B]</td>
<td>CPU/EX/ALU_Bin_2_s0/I2</td>
</tr>
<tr>
<td>6.515</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>46</td>
<td>R34C13[2][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU_Bin_2_s0/F</td>
</tr>
<tr>
<td>8.713</td>
<td>2.198</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R37[1][A]</td>
<td>CPU/EX/ALU/mult_64_s1/B[2]</td>
</tr>
<tr>
<td>12.353</td>
<td>3.640</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R37[1][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mult_64_s1/DOUT[3]</td>
</tr>
<tr>
<td>12.765</td>
<td>0.412</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C13[3][A]</td>
<td>CPU/EX/ALU/mem_addr_3_s4/I0</td>
</tr>
<tr>
<td>13.320</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C13[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s4/F</td>
</tr>
<tr>
<td>14.247</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C14[3][A]</td>
<td>CPU/EX/ALU/mem_addr_3_s0/I3</td>
</tr>
<tr>
<td>14.802</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>513</td>
<td>R44C14[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s0/F</td>
</tr>
<tr>
<td>20.657</td>
<td>5.855</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R23C41</td>
<td>BUS/RAM/data_mem/ram_ram_50_0_s/AD[3]</td>
</tr>
<tr>
<td>21.174</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C41</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_ram_50_0_s/DO[0]</td>
</tr>
<tr>
<td>22.206</td>
<td>1.032</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C31[3][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_1_G[1]_s24/I1</td>
</tr>
<tr>
<td>22.659</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C31[3][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_1_G[1]_s24/F</td>
</tr>
<tr>
<td>22.659</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C31[3][A]</td>
<td>BUS/RAM/data_mem/ram_DOL_1_G[1]_s11/I1</td>
</tr>
<tr>
<td>22.762</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C31[3][A]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_1_G[1]_s11/O</td>
</tr>
<tr>
<td>22.762</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C31[2][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_1_G[1]_s5/I0</td>
</tr>
<tr>
<td>22.865</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C31[2][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_1_G[1]_s5/O</td>
</tr>
<tr>
<td>22.865</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C31[1][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_1_G[1]_s2/I0</td>
</tr>
<tr>
<td>22.968</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C31[1][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_1_G[1]_s2/O</td>
</tr>
<tr>
<td>22.968</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C31[3][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_1_G[1]_s0/I1</td>
</tr>
<tr>
<td>23.071</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C31[3][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_1_G[1]_s0/O</td>
</tr>
<tr>
<td>24.052</td>
<td>0.981</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C27[3][A]</td>
<td>CPU/Reg/ID_RD_0_s5/I0</td>
</tr>
<tr>
<td>24.569</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C27[3][A]</td>
<td style=" background: #97FFFF;">CPU/Reg/ID_RD_0_s5/F</td>
</tr>
<tr>
<td>25.524</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C10[2][A]</td>
<td>CPU/Reg/ID_RD_0_s1/I2</td>
</tr>
<tr>
<td>26.079</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R34C10[2][A]</td>
<td style=" background: #97FFFF;">CPU/Reg/ID_RD_0_s1/F</td>
</tr>
<tr>
<td>26.995</td>
<td>0.916</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C13[2][B]</td>
<td>BUS/Timer/mem_data_0_s0/I2</td>
</tr>
<tr>
<td>27.550</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>67</td>
<td>R30C13[2][B]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_0_s0/F</td>
</tr>
<tr>
<td>29.626</td>
<td>2.075</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C47</td>
<td style=" font-weight:bold;">BUS/RAM/data_mem/ram_ram_59_0_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1013</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C47</td>
<td>BUS/RAM/data_mem/ram_ram_59_0_s/CLK</td>
</tr>
<tr>
<td>41.362</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C47</td>
<td>BUS/RAM/data_mem/ram_ram_59_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.130, 32.177%; route: 16.904, 66.904%; tC2Q: 0.232, 0.918%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.746</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.615</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.362</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/IMMop_reg/qout_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/RAM/data_mem/ram_ram_47_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1013</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C8[1][A]</td>
<td>CPU/ID_EX/IMMop_reg/qout_0_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>51</td>
<td>R18C8[1][A]</td>
<td style=" font-weight:bold;">CPU/ID_EX/IMMop_reg/qout_0_s0/Q</td>
</tr>
<tr>
<td>6.144</td>
<td>1.553</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C13[2][B]</td>
<td>CPU/EX/ALU_Bin_2_s0/I2</td>
</tr>
<tr>
<td>6.515</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>46</td>
<td>R34C13[2][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU_Bin_2_s0/F</td>
</tr>
<tr>
<td>8.713</td>
<td>2.198</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R37[1][A]</td>
<td>CPU/EX/ALU/mult_64_s1/B[2]</td>
</tr>
<tr>
<td>12.353</td>
<td>3.640</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R37[1][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mult_64_s1/DOUT[3]</td>
</tr>
<tr>
<td>12.765</td>
<td>0.412</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C13[3][A]</td>
<td>CPU/EX/ALU/mem_addr_3_s4/I0</td>
</tr>
<tr>
<td>13.320</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C13[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s4/F</td>
</tr>
<tr>
<td>14.247</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C14[3][A]</td>
<td>CPU/EX/ALU/mem_addr_3_s0/I3</td>
</tr>
<tr>
<td>14.802</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>513</td>
<td>R44C14[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s0/F</td>
</tr>
<tr>
<td>20.431</td>
<td>5.628</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R15C34</td>
<td>BUS/RAM/data_mem/ram_ram_35_3_s/AD[3]</td>
</tr>
<tr>
<td>20.948</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C34</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_ram_35_3_s/DO[3]</td>
</tr>
<tr>
<td>22.311</td>
<td>1.364</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C37[3][A]</td>
<td>BUS/RAM/data_mem/ram_DOL_947_G[1]_s23/I1</td>
</tr>
<tr>
<td>22.828</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C37[3][A]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_947_G[1]_s23/F</td>
</tr>
<tr>
<td>22.828</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C37[3][A]</td>
<td>BUS/RAM/data_mem/ram_DOL_947_G[1]_s11/I0</td>
</tr>
<tr>
<td>22.931</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C37[3][A]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_947_G[1]_s11/O</td>
</tr>
<tr>
<td>22.931</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C37[2][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_947_G[1]_s5/I0</td>
</tr>
<tr>
<td>23.034</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C37[2][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_947_G[1]_s5/O</td>
</tr>
<tr>
<td>23.034</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C37[1][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_947_G[1]_s2/I0</td>
</tr>
<tr>
<td>23.137</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C37[1][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_947_G[1]_s2/O</td>
</tr>
<tr>
<td>23.137</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C37[3][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_947_G[1]_s0/I1</td>
</tr>
<tr>
<td>23.240</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C37[3][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_947_G[1]_s0/O</td>
</tr>
<tr>
<td>24.080</td>
<td>0.840</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C29[3][A]</td>
<td>CPU/WB/EX_WB_data_15_s7/I1</td>
</tr>
<tr>
<td>24.533</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C29[3][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_15_s7/F</td>
</tr>
<tr>
<td>25.638</td>
<td>1.105</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C23[0][A]</td>
<td>CPU/WB/EX_WB_data_15_s0/I3</td>
</tr>
<tr>
<td>26.155</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C23[0][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_15_s0/F</td>
</tr>
<tr>
<td>26.948</td>
<td>0.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C15[3][A]</td>
<td>BUS/Timer/mem_data_15_s/I2</td>
</tr>
<tr>
<td>27.401</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>65</td>
<td>R21C15[3][A]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_15_s/F</td>
</tr>
<tr>
<td>29.615</td>
<td>2.214</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C39</td>
<td style=" font-weight:bold;">BUS/RAM/data_mem/ram_ram_47_3_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1013</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C39</td>
<td>BUS/RAM/data_mem/ram_ram_47_3_s/CLK</td>
</tr>
<tr>
<td>41.362</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C39</td>
<td>BUS/RAM/data_mem/ram_ram_47_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.990, 31.636%; route: 17.034, 67.445%; tC2Q: 0.232, 0.919%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.746</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.615</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.362</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/IMMop_reg/qout_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/RAM/data_mem/ram_ram_39_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1013</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C8[1][A]</td>
<td>CPU/ID_EX/IMMop_reg/qout_0_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>51</td>
<td>R18C8[1][A]</td>
<td style=" font-weight:bold;">CPU/ID_EX/IMMop_reg/qout_0_s0/Q</td>
</tr>
<tr>
<td>6.144</td>
<td>1.553</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C13[2][B]</td>
<td>CPU/EX/ALU_Bin_2_s0/I2</td>
</tr>
<tr>
<td>6.515</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>46</td>
<td>R34C13[2][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU_Bin_2_s0/F</td>
</tr>
<tr>
<td>8.713</td>
<td>2.198</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R37[1][A]</td>
<td>CPU/EX/ALU/mult_64_s1/B[2]</td>
</tr>
<tr>
<td>12.353</td>
<td>3.640</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R37[1][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mult_64_s1/DOUT[3]</td>
</tr>
<tr>
<td>12.765</td>
<td>0.412</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C13[3][A]</td>
<td>CPU/EX/ALU/mem_addr_3_s4/I0</td>
</tr>
<tr>
<td>13.320</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C13[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s4/F</td>
</tr>
<tr>
<td>14.247</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C14[3][A]</td>
<td>CPU/EX/ALU/mem_addr_3_s0/I3</td>
</tr>
<tr>
<td>14.802</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>513</td>
<td>R44C14[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s0/F</td>
</tr>
<tr>
<td>20.431</td>
<td>5.628</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R15C34</td>
<td>BUS/RAM/data_mem/ram_ram_35_3_s/AD[3]</td>
</tr>
<tr>
<td>20.948</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C34</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_ram_35_3_s/DO[3]</td>
</tr>
<tr>
<td>22.311</td>
<td>1.364</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C37[3][A]</td>
<td>BUS/RAM/data_mem/ram_DOL_947_G[1]_s23/I1</td>
</tr>
<tr>
<td>22.828</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C37[3][A]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_947_G[1]_s23/F</td>
</tr>
<tr>
<td>22.828</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C37[3][A]</td>
<td>BUS/RAM/data_mem/ram_DOL_947_G[1]_s11/I0</td>
</tr>
<tr>
<td>22.931</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C37[3][A]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_947_G[1]_s11/O</td>
</tr>
<tr>
<td>22.931</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C37[2][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_947_G[1]_s5/I0</td>
</tr>
<tr>
<td>23.034</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C37[2][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_947_G[1]_s5/O</td>
</tr>
<tr>
<td>23.034</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C37[1][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_947_G[1]_s2/I0</td>
</tr>
<tr>
<td>23.137</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C37[1][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_947_G[1]_s2/O</td>
</tr>
<tr>
<td>23.137</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C37[3][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_947_G[1]_s0/I1</td>
</tr>
<tr>
<td>23.240</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C37[3][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_947_G[1]_s0/O</td>
</tr>
<tr>
<td>24.080</td>
<td>0.840</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C29[3][A]</td>
<td>CPU/WB/EX_WB_data_15_s7/I1</td>
</tr>
<tr>
<td>24.533</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C29[3][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_15_s7/F</td>
</tr>
<tr>
<td>25.638</td>
<td>1.105</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C23[0][A]</td>
<td>CPU/WB/EX_WB_data_15_s0/I3</td>
</tr>
<tr>
<td>26.155</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C23[0][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_15_s0/F</td>
</tr>
<tr>
<td>26.948</td>
<td>0.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C15[3][A]</td>
<td>BUS/Timer/mem_data_15_s/I2</td>
</tr>
<tr>
<td>27.401</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>65</td>
<td>R21C15[3][A]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_15_s/F</td>
</tr>
<tr>
<td>29.615</td>
<td>2.214</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C35</td>
<td style=" font-weight:bold;">BUS/RAM/data_mem/ram_ram_39_3_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1013</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C35</td>
<td>BUS/RAM/data_mem/ram_ram_39_3_s/CLK</td>
</tr>
<tr>
<td>41.362</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C35</td>
<td>BUS/RAM/data_mem/ram_ram_39_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.990, 31.636%; route: 17.034, 67.445%; tC2Q: 0.232, 0.919%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.747</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.615</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.362</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/IMMop_reg/qout_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/RAM/data_mem/ram_ram_56_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1013</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C8[1][A]</td>
<td>CPU/ID_EX/IMMop_reg/qout_0_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>51</td>
<td>R18C8[1][A]</td>
<td style=" font-weight:bold;">CPU/ID_EX/IMMop_reg/qout_0_s0/Q</td>
</tr>
<tr>
<td>6.144</td>
<td>1.553</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C13[2][B]</td>
<td>CPU/EX/ALU_Bin_2_s0/I2</td>
</tr>
<tr>
<td>6.515</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>46</td>
<td>R34C13[2][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU_Bin_2_s0/F</td>
</tr>
<tr>
<td>8.713</td>
<td>2.198</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R37[1][A]</td>
<td>CPU/EX/ALU/mult_64_s1/B[2]</td>
</tr>
<tr>
<td>12.353</td>
<td>3.640</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R37[1][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mult_64_s1/DOUT[3]</td>
</tr>
<tr>
<td>12.765</td>
<td>0.412</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C13[3][A]</td>
<td>CPU/EX/ALU/mem_addr_3_s4/I0</td>
</tr>
<tr>
<td>13.320</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C13[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s4/F</td>
</tr>
<tr>
<td>14.247</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C14[3][A]</td>
<td>CPU/EX/ALU/mem_addr_3_s0/I3</td>
</tr>
<tr>
<td>14.802</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>513</td>
<td>R44C14[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s0/F</td>
</tr>
<tr>
<td>20.657</td>
<td>5.855</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R23C41</td>
<td>BUS/RAM/data_mem/ram_ram_50_0_s/AD[3]</td>
</tr>
<tr>
<td>21.174</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C41</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_ram_50_0_s/DO[0]</td>
</tr>
<tr>
<td>22.206</td>
<td>1.032</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C31[3][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_1_G[1]_s24/I1</td>
</tr>
<tr>
<td>22.659</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C31[3][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_1_G[1]_s24/F</td>
</tr>
<tr>
<td>22.659</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C31[3][A]</td>
<td>BUS/RAM/data_mem/ram_DOL_1_G[1]_s11/I1</td>
</tr>
<tr>
<td>22.762</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C31[3][A]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_1_G[1]_s11/O</td>
</tr>
<tr>
<td>22.762</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C31[2][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_1_G[1]_s5/I0</td>
</tr>
<tr>
<td>22.865</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C31[2][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_1_G[1]_s5/O</td>
</tr>
<tr>
<td>22.865</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C31[1][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_1_G[1]_s2/I0</td>
</tr>
<tr>
<td>22.968</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C31[1][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_1_G[1]_s2/O</td>
</tr>
<tr>
<td>22.968</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C31[3][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_1_G[1]_s0/I1</td>
</tr>
<tr>
<td>23.071</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C31[3][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_1_G[1]_s0/O</td>
</tr>
<tr>
<td>24.052</td>
<td>0.981</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C27[3][A]</td>
<td>CPU/Reg/ID_RD_0_s5/I0</td>
</tr>
<tr>
<td>24.569</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C27[3][A]</td>
<td style=" background: #97FFFF;">CPU/Reg/ID_RD_0_s5/F</td>
</tr>
<tr>
<td>25.524</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C10[2][A]</td>
<td>CPU/Reg/ID_RD_0_s1/I2</td>
</tr>
<tr>
<td>26.079</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R34C10[2][A]</td>
<td style=" background: #97FFFF;">CPU/Reg/ID_RD_0_s1/F</td>
</tr>
<tr>
<td>26.995</td>
<td>0.916</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C13[2][B]</td>
<td>BUS/Timer/mem_data_0_s0/I2</td>
</tr>
<tr>
<td>27.550</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>67</td>
<td>R30C13[2][B]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_0_s0/F</td>
</tr>
<tr>
<td>29.615</td>
<td>2.065</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C44</td>
<td style=" font-weight:bold;">BUS/RAM/data_mem/ram_ram_56_0_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1013</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C44</td>
<td>BUS/RAM/data_mem/ram_ram_56_0_s/CLK</td>
</tr>
<tr>
<td>41.362</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C44</td>
<td>BUS/RAM/data_mem/ram_ram_56_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.130, 32.191%; route: 16.894, 66.891%; tC2Q: 0.232, 0.919%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.752</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.610</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.362</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/IMMop_reg/qout_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/RAM/data_mem/ram_ram_33_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1013</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C8[1][A]</td>
<td>CPU/ID_EX/IMMop_reg/qout_0_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>51</td>
<td>R18C8[1][A]</td>
<td style=" font-weight:bold;">CPU/ID_EX/IMMop_reg/qout_0_s0/Q</td>
</tr>
<tr>
<td>6.144</td>
<td>1.553</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C13[2][B]</td>
<td>CPU/EX/ALU_Bin_2_s0/I2</td>
</tr>
<tr>
<td>6.515</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>46</td>
<td>R34C13[2][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU_Bin_2_s0/F</td>
</tr>
<tr>
<td>8.713</td>
<td>2.198</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R37[1][A]</td>
<td>CPU/EX/ALU/mult_64_s1/B[2]</td>
</tr>
<tr>
<td>12.353</td>
<td>3.640</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R37[1][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mult_64_s1/DOUT[3]</td>
</tr>
<tr>
<td>12.765</td>
<td>0.412</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C13[3][A]</td>
<td>CPU/EX/ALU/mem_addr_3_s4/I0</td>
</tr>
<tr>
<td>13.320</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C13[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s4/F</td>
</tr>
<tr>
<td>14.247</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C14[3][A]</td>
<td>CPU/EX/ALU/mem_addr_3_s0/I3</td>
</tr>
<tr>
<td>14.802</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>513</td>
<td>R44C14[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s0/F</td>
</tr>
<tr>
<td>20.657</td>
<td>5.855</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R23C41</td>
<td>BUS/RAM/data_mem/ram_ram_50_0_s/AD[3]</td>
</tr>
<tr>
<td>21.174</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C41</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_ram_50_0_s/DO[0]</td>
</tr>
<tr>
<td>22.206</td>
<td>1.032</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C31[3][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_1_G[1]_s24/I1</td>
</tr>
<tr>
<td>22.659</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C31[3][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_1_G[1]_s24/F</td>
</tr>
<tr>
<td>22.659</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C31[3][A]</td>
<td>BUS/RAM/data_mem/ram_DOL_1_G[1]_s11/I1</td>
</tr>
<tr>
<td>22.762</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C31[3][A]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_1_G[1]_s11/O</td>
</tr>
<tr>
<td>22.762</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C31[2][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_1_G[1]_s5/I0</td>
</tr>
<tr>
<td>22.865</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C31[2][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_1_G[1]_s5/O</td>
</tr>
<tr>
<td>22.865</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C31[1][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_1_G[1]_s2/I0</td>
</tr>
<tr>
<td>22.968</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C31[1][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_1_G[1]_s2/O</td>
</tr>
<tr>
<td>22.968</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C31[3][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_1_G[1]_s0/I1</td>
</tr>
<tr>
<td>23.071</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C31[3][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_1_G[1]_s0/O</td>
</tr>
<tr>
<td>24.052</td>
<td>0.981</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C27[3][A]</td>
<td>CPU/Reg/ID_RD_0_s5/I0</td>
</tr>
<tr>
<td>24.569</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C27[3][A]</td>
<td style=" background: #97FFFF;">CPU/Reg/ID_RD_0_s5/F</td>
</tr>
<tr>
<td>25.524</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C10[2][A]</td>
<td>CPU/Reg/ID_RD_0_s1/I2</td>
</tr>
<tr>
<td>26.079</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R34C10[2][A]</td>
<td style=" background: #97FFFF;">CPU/Reg/ID_RD_0_s1/F</td>
</tr>
<tr>
<td>26.995</td>
<td>0.916</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C13[2][B]</td>
<td>BUS/Timer/mem_data_0_s0/I2</td>
</tr>
<tr>
<td>27.550</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>67</td>
<td>R30C13[2][B]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_0_s0/F</td>
</tr>
<tr>
<td>29.610</td>
<td>2.060</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C32</td>
<td style=" font-weight:bold;">BUS/RAM/data_mem/ram_ram_33_0_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1013</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C32</td>
<td>BUS/RAM/data_mem/ram_ram_33_0_s/CLK</td>
</tr>
<tr>
<td>41.362</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C32</td>
<td>BUS/RAM/data_mem/ram_ram_33_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.130, 32.197%; route: 16.889, 66.884%; tC2Q: 0.232, 0.919%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.758</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.603</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.362</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/IMMop_reg/qout_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/Reg/rf_rf_0_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1013</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C8[1][A]</td>
<td>CPU/ID_EX/IMMop_reg/qout_0_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>51</td>
<td>R18C8[1][A]</td>
<td style=" font-weight:bold;">CPU/ID_EX/IMMop_reg/qout_0_s0/Q</td>
</tr>
<tr>
<td>6.144</td>
<td>1.553</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C13[2][B]</td>
<td>CPU/EX/ALU_Bin_2_s0/I2</td>
</tr>
<tr>
<td>6.515</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>46</td>
<td>R34C13[2][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU_Bin_2_s0/F</td>
</tr>
<tr>
<td>8.713</td>
<td>2.198</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R37[1][A]</td>
<td>CPU/EX/ALU/mult_64_s1/B[2]</td>
</tr>
<tr>
<td>12.353</td>
<td>3.640</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R37[1][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mult_64_s1/DOUT[3]</td>
</tr>
<tr>
<td>12.765</td>
<td>0.412</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C13[3][A]</td>
<td>CPU/EX/ALU/mem_addr_3_s4/I0</td>
</tr>
<tr>
<td>13.320</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C13[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s4/F</td>
</tr>
<tr>
<td>14.247</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C14[3][A]</td>
<td>CPU/EX/ALU/mem_addr_3_s0/I3</td>
</tr>
<tr>
<td>14.802</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>513</td>
<td>R44C14[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s0/F</td>
</tr>
<tr>
<td>20.852</td>
<td>6.050</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R14C33</td>
<td>BUS/RAM/data_mem/ram_ram_33_1_s/AD[3]</td>
</tr>
<tr>
<td>21.369</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C33</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_ram_33_1_s/DO[0]</td>
</tr>
<tr>
<td>22.699</td>
<td>1.331</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C37[3][A]</td>
<td>BUS/RAM/data_mem/ram_DOL_254_G[1]_s15/I1</td>
</tr>
<tr>
<td>23.254</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C37[3][A]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_254_G[1]_s15/F</td>
</tr>
<tr>
<td>23.254</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C37[3][A]</td>
<td>BUS/RAM/data_mem/ram_DOL_254_G[1]_s7/I0</td>
</tr>
<tr>
<td>23.357</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C37[3][A]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_254_G[1]_s7/O</td>
</tr>
<tr>
<td>23.357</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C37[2][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_254_G[1]_s3/I0</td>
</tr>
<tr>
<td>23.460</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C37[2][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_254_G[1]_s3/O</td>
</tr>
<tr>
<td>23.460</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C37[1][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_254_G[1]_s1/I0</td>
</tr>
<tr>
<td>23.563</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C37[1][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_254_G[1]_s1/O</td>
</tr>
<tr>
<td>23.563</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C36[3][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_254_G[1]_s0/I0</td>
</tr>
<tr>
<td>23.666</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C36[3][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_254_G[1]_s0/O</td>
</tr>
<tr>
<td>24.777</td>
<td>1.111</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C30[0][B]</td>
<td>BUS/Timer/mem_data_4_s3/I1</td>
</tr>
<tr>
<td>25.332</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[0][B]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_4_s3/F</td>
</tr>
<tr>
<td>26.210</td>
<td>0.878</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C14[0][A]</td>
<td>BUS/Timer/mem_data_4_s0/I3</td>
</tr>
<tr>
<td>26.759</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R29C14[0][A]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_4_s0/F</td>
</tr>
<tr>
<td>26.935</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C13[2][B]</td>
<td>CPU/Reg/ID_RD_4_s0/I0</td>
</tr>
<tr>
<td>27.388</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R29C13[2][B]</td>
<td style=" background: #97FFFF;">CPU/Reg/ID_RD_4_s0/F</td>
</tr>
<tr>
<td>28.490</td>
<td>1.102</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C12[1][B]</td>
<td>CPU/WB/EX_WB_data_4_s/I0</td>
</tr>
<tr>
<td>28.943</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C12[1][B]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_4_s/F</td>
</tr>
<tr>
<td>29.603</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C9</td>
<td style=" font-weight:bold;">CPU/Reg/rf_rf_0_1_s0/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1013</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C9</td>
<td>CPU/Reg/rf_rf_0_1_s0/CLK</td>
</tr>
<tr>
<td>41.362</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C9</td>
<td>CPU/Reg/rf_rf_0_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.615, 34.127%; route: 16.397, 64.954%; tC2Q: 0.232, 0.919%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.799</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.563</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.362</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/IMMop_reg/qout_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/RAM/data_mem/ram_ram_25_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1013</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C8[1][A]</td>
<td>CPU/ID_EX/IMMop_reg/qout_0_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>51</td>
<td>R18C8[1][A]</td>
<td style=" font-weight:bold;">CPU/ID_EX/IMMop_reg/qout_0_s0/Q</td>
</tr>
<tr>
<td>6.144</td>
<td>1.553</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C13[2][B]</td>
<td>CPU/EX/ALU_Bin_2_s0/I2</td>
</tr>
<tr>
<td>6.515</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>46</td>
<td>R34C13[2][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU_Bin_2_s0/F</td>
</tr>
<tr>
<td>8.713</td>
<td>2.198</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R37[1][A]</td>
<td>CPU/EX/ALU/mult_64_s1/B[2]</td>
</tr>
<tr>
<td>12.353</td>
<td>3.640</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R37[1][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mult_64_s1/DOUT[3]</td>
</tr>
<tr>
<td>12.765</td>
<td>0.412</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C13[3][A]</td>
<td>CPU/EX/ALU/mem_addr_3_s4/I0</td>
</tr>
<tr>
<td>13.320</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C13[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s4/F</td>
</tr>
<tr>
<td>14.247</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C14[3][A]</td>
<td>CPU/EX/ALU/mem_addr_3_s0/I3</td>
</tr>
<tr>
<td>14.802</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>513</td>
<td>R44C14[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s0/F</td>
</tr>
<tr>
<td>20.431</td>
<td>5.628</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R15C34</td>
<td>BUS/RAM/data_mem/ram_ram_35_3_s/AD[3]</td>
</tr>
<tr>
<td>20.948</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C34</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_ram_35_3_s/DO[3]</td>
</tr>
<tr>
<td>22.311</td>
<td>1.364</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C37[3][A]</td>
<td>BUS/RAM/data_mem/ram_DOL_947_G[1]_s23/I1</td>
</tr>
<tr>
<td>22.828</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C37[3][A]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_947_G[1]_s23/F</td>
</tr>
<tr>
<td>22.828</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C37[3][A]</td>
<td>BUS/RAM/data_mem/ram_DOL_947_G[1]_s11/I0</td>
</tr>
<tr>
<td>22.931</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C37[3][A]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_947_G[1]_s11/O</td>
</tr>
<tr>
<td>22.931</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C37[2][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_947_G[1]_s5/I0</td>
</tr>
<tr>
<td>23.034</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C37[2][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_947_G[1]_s5/O</td>
</tr>
<tr>
<td>23.034</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C37[1][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_947_G[1]_s2/I0</td>
</tr>
<tr>
<td>23.137</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C37[1][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_947_G[1]_s2/O</td>
</tr>
<tr>
<td>23.137</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C37[3][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_947_G[1]_s0/I1</td>
</tr>
<tr>
<td>23.240</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C37[3][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_947_G[1]_s0/O</td>
</tr>
<tr>
<td>24.080</td>
<td>0.840</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C29[3][A]</td>
<td>CPU/WB/EX_WB_data_15_s7/I1</td>
</tr>
<tr>
<td>24.533</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C29[3][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_15_s7/F</td>
</tr>
<tr>
<td>25.638</td>
<td>1.105</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C23[0][A]</td>
<td>CPU/WB/EX_WB_data_15_s0/I3</td>
</tr>
<tr>
<td>26.155</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C23[0][A]</td>
<td style=" background: #97FFFF;">CPU/WB/EX_WB_data_15_s0/F</td>
</tr>
<tr>
<td>26.948</td>
<td>0.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C15[3][A]</td>
<td>BUS/Timer/mem_data_15_s/I2</td>
</tr>
<tr>
<td>27.401</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>65</td>
<td>R21C15[3][A]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_15_s/F</td>
</tr>
<tr>
<td>29.563</td>
<td>2.162</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C29</td>
<td style=" font-weight:bold;">BUS/RAM/data_mem/ram_ram_25_3_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1013</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C29</td>
<td>BUS/RAM/data_mem/ram_ram_25_3_s/CLK</td>
</tr>
<tr>
<td>41.362</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C29</td>
<td>BUS/RAM/data_mem/ram_ram_25_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.990, 31.702%; route: 16.981, 67.377%; tC2Q: 0.232, 0.921%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.346</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.260</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.913</td>
</tr>
<tr>
<td class="label">From</td>
<td>BUS/UART/rx/rx_data_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/ROM/inst_mem/ram_ram_48_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1013</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C45[1][A]</td>
<td>BUS/UART/rx/rx_data_0_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>66</td>
<td>R13C45[1][A]</td>
<td style=" font-weight:bold;">BUS/UART/rx/rx_data_0_s0/Q</td>
</tr>
<tr>
<td>3.260</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C45</td>
<td style=" font-weight:bold;">BUS/ROM/inst_mem/ram_ram_48_0_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1013</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C45</td>
<td>BUS/ROM/inst_mem/ram_ram_48_0_s/CLK</td>
</tr>
<tr>
<td>2.913</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C45</td>
<td>BUS/ROM/inst_mem/ram_ram_48_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.154, 43.303%; tC2Q: 0.202, 56.697%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>BUS/Timer/Counter/counter_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/Timer/Counter/counter_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1013</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C8[1][A]</td>
<td>BUS/Timer/Counter/counter_6_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R31C8[1][A]</td>
<td style=" font-weight:bold;">BUS/Timer/Counter/counter_6_s0/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C8[1][A]</td>
<td>BUS/Timer/Counter/n231_s2/I3</td>
</tr>
<tr>
<td>3.340</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C8[1][A]</td>
<td style=" background: #97FFFF;">BUS/Timer/Counter/n231_s2/F</td>
</tr>
<tr>
<td>3.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C8[1][A]</td>
<td style=" font-weight:bold;">BUS/Timer/Counter/counter_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1013</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C8[1][A]</td>
<td>BUS/Timer/Counter/counter_6_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C8[1][A]</td>
<td>BUS/Timer/Counter/counter_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>BUS/Timer/Counter/counter_22_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/Timer/Counter/counter_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1013</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C8[0][A]</td>
<td>BUS/Timer/Counter/counter_22_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R29C8[0][A]</td>
<td style=" font-weight:bold;">BUS/Timer/Counter/counter_22_s0/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C8[0][A]</td>
<td>BUS/Timer/Counter/n215_s2/I1</td>
</tr>
<tr>
<td>3.340</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C8[0][A]</td>
<td style=" background: #97FFFF;">BUS/Timer/Counter/n215_s2/F</td>
</tr>
<tr>
<td>3.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C8[0][A]</td>
<td style=" font-weight:bold;">BUS/Timer/Counter/counter_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1013</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C8[0][A]</td>
<td>BUS/Timer/Counter/counter_22_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C8[0][A]</td>
<td>BUS/Timer/Counter/counter_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>BUS/UART/rx/cycle_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/UART/rx/cycle_cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1013</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C39[1][A]</td>
<td>BUS/UART/rx/cycle_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R30C39[1][A]</td>
<td style=" font-weight:bold;">BUS/UART/rx/cycle_cnt_0_s0/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C39[1][A]</td>
<td>BUS/UART/rx/n34_s2/I0</td>
</tr>
<tr>
<td>3.340</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C39[1][A]</td>
<td style=" background: #97FFFF;">BUS/UART/rx/n34_s2/F</td>
</tr>
<tr>
<td>3.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C39[1][A]</td>
<td style=" font-weight:bold;">BUS/UART/rx/cycle_cnt_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1013</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C39[1][A]</td>
<td>BUS/UART/rx/cycle_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C39[1][A]</td>
<td>BUS/UART/rx/cycle_cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>BUS/UART/rx/cycle_cnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/UART/rx/cycle_cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1013</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C29[1][A]</td>
<td>BUS/UART/rx/cycle_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R9C29[1][A]</td>
<td style=" font-weight:bold;">BUS/UART/rx/cycle_cnt_2_s0/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C29[1][A]</td>
<td>BUS/UART/rx/n32_s/I1</td>
</tr>
<tr>
<td>3.340</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C29[1][A]</td>
<td style=" background: #97FFFF;">BUS/UART/rx/n32_s/SUM</td>
</tr>
<tr>
<td>3.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C29[1][A]</td>
<td style=" font-weight:bold;">BUS/UART/rx/cycle_cnt_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1013</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C29[1][A]</td>
<td>BUS/UART/rx/cycle_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C29[1][A]</td>
<td>BUS/UART/rx/cycle_cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>BUS/UART/rx/cycle_cnt_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/UART/rx/cycle_cnt_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1013</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C30[0][A]</td>
<td>BUS/UART/rx/cycle_cnt_6_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C30[0][A]</td>
<td style=" font-weight:bold;">BUS/UART/rx/cycle_cnt_6_s0/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C30[0][A]</td>
<td>BUS/UART/rx/n28_s/I1</td>
</tr>
<tr>
<td>3.340</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C30[0][A]</td>
<td style=" background: #97FFFF;">BUS/UART/rx/n28_s/SUM</td>
</tr>
<tr>
<td>3.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C30[0][A]</td>
<td style=" font-weight:bold;">BUS/UART/rx/cycle_cnt_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1013</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C30[0][A]</td>
<td>BUS/UART/rx/cycle_cnt_6_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C30[0][A]</td>
<td>BUS/UART/rx/cycle_cnt_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>BUS/UART/rx/cycle_cnt_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/UART/rx/cycle_cnt_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1013</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C30[1][A]</td>
<td>BUS/UART/rx/cycle_cnt_8_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C30[1][A]</td>
<td style=" font-weight:bold;">BUS/UART/rx/cycle_cnt_8_s0/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C30[1][A]</td>
<td>BUS/UART/rx/n26_s/I1</td>
</tr>
<tr>
<td>3.340</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C30[1][A]</td>
<td style=" background: #97FFFF;">BUS/UART/rx/n26_s/SUM</td>
</tr>
<tr>
<td>3.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C30[1][A]</td>
<td style=" font-weight:bold;">BUS/UART/rx/cycle_cnt_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1013</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C30[1][A]</td>
<td>BUS/UART/rx/cycle_cnt_8_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C30[1][A]</td>
<td>BUS/UART/rx/cycle_cnt_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>BUS/UART/rx/cycle_cnt_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/UART/rx/cycle_cnt_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1013</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C31[0][A]</td>
<td>BUS/UART/rx/cycle_cnt_12_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C31[0][A]</td>
<td style=" font-weight:bold;">BUS/UART/rx/cycle_cnt_12_s0/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C31[0][A]</td>
<td>BUS/UART/rx/n22_s/I1</td>
</tr>
<tr>
<td>3.340</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C31[0][A]</td>
<td style=" background: #97FFFF;">BUS/UART/rx/n22_s/SUM</td>
</tr>
<tr>
<td>3.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C31[0][A]</td>
<td style=" font-weight:bold;">BUS/UART/rx/cycle_cnt_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1013</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C31[0][A]</td>
<td>BUS/UART/rx/cycle_cnt_12_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C31[0][A]</td>
<td>BUS/UART/rx/cycle_cnt_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>BUS/UART/rx/cycle_cnt_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/UART/rx/cycle_cnt_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1013</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C31[1][A]</td>
<td>BUS/UART/rx/cycle_cnt_14_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C31[1][A]</td>
<td style=" font-weight:bold;">BUS/UART/rx/cycle_cnt_14_s0/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C31[1][A]</td>
<td>BUS/UART/rx/n20_s/I1</td>
</tr>
<tr>
<td>3.340</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C31[1][A]</td>
<td style=" background: #97FFFF;">BUS/UART/rx/n20_s/SUM</td>
</tr>
<tr>
<td>3.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C31[1][A]</td>
<td style=" font-weight:bold;">BUS/UART/rx/cycle_cnt_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1013</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C31[1][A]</td>
<td>BUS/UART/rx/cycle_cnt_14_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C31[1][A]</td>
<td>BUS/UART/rx/cycle_cnt_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>BUS/UART/tx/bitpos_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/UART/tx/bitpos_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1013</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C36[0][A]</td>
<td>BUS/UART/tx/bitpos_2_s1/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R30C36[0][A]</td>
<td style=" font-weight:bold;">BUS/UART/tx/bitpos_2_s1/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C36[0][A]</td>
<td>BUS/UART/tx/n82_s6/I2</td>
</tr>
<tr>
<td>3.340</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C36[0][A]</td>
<td style=" background: #97FFFF;">BUS/UART/tx/n82_s6/F</td>
</tr>
<tr>
<td>3.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C36[0][A]</td>
<td style=" font-weight:bold;">BUS/UART/tx/bitpos_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1013</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C36[0][A]</td>
<td>BUS/UART/tx/bitpos_2_s1/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C36[0][A]</td>
<td>BUS/UART/tx/bitpos_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>BUS/UART/tx/tx_clkcnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/UART/tx/tx_clkcnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1013</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C38[0][A]</td>
<td>BUS/UART/tx/tx_clkcnt_0_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R29C38[0][A]</td>
<td style=" font-weight:bold;">BUS/UART/tx/tx_clkcnt_0_s0/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C38[0][A]</td>
<td>BUS/UART/tx/n18_s2/I0</td>
</tr>
<tr>
<td>3.340</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C38[0][A]</td>
<td style=" background: #97FFFF;">BUS/UART/tx/n18_s2/F</td>
</tr>
<tr>
<td>3.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[0][A]</td>
<td style=" font-weight:bold;">BUS/UART/tx/tx_clkcnt_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1013</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C38[0][A]</td>
<td>BUS/UART/tx/tx_clkcnt_0_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C38[0][A]</td>
<td>BUS/UART/tx/tx_clkcnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>BUS/UART/tx/tx_clkcnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/UART/tx/tx_clkcnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1013</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C35[1][A]</td>
<td>BUS/UART/tx/tx_clkcnt_2_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R29C35[1][A]</td>
<td style=" font-weight:bold;">BUS/UART/tx/tx_clkcnt_2_s0/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[1][A]</td>
<td>BUS/UART/tx/n16_s/I1</td>
</tr>
<tr>
<td>3.340</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C35[1][A]</td>
<td style=" background: #97FFFF;">BUS/UART/tx/n16_s/SUM</td>
</tr>
<tr>
<td>3.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C35[1][A]</td>
<td style=" font-weight:bold;">BUS/UART/tx/tx_clkcnt_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1013</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C35[1][A]</td>
<td>BUS/UART/tx/tx_clkcnt_2_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C35[1][A]</td>
<td>BUS/UART/tx/tx_clkcnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>BUS/UART/tx/tx_clkcnt_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/UART/tx/tx_clkcnt_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1013</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C36[0][A]</td>
<td>BUS/UART/tx/tx_clkcnt_6_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R29C36[0][A]</td>
<td style=" font-weight:bold;">BUS/UART/tx/tx_clkcnt_6_s0/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C36[0][A]</td>
<td>BUS/UART/tx/n12_s/I1</td>
</tr>
<tr>
<td>3.340</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C36[0][A]</td>
<td style=" background: #97FFFF;">BUS/UART/tx/n12_s/SUM</td>
</tr>
<tr>
<td>3.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C36[0][A]</td>
<td style=" font-weight:bold;">BUS/UART/tx/tx_clkcnt_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1013</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C36[0][A]</td>
<td>BUS/UART/tx/tx_clkcnt_6_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C36[0][A]</td>
<td>BUS/UART/tx/tx_clkcnt_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>BUS/UART/tx/tx_clkcnt_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/UART/tx/tx_clkcnt_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1013</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C36[1][A]</td>
<td>BUS/UART/tx/tx_clkcnt_8_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R29C36[1][A]</td>
<td style=" font-weight:bold;">BUS/UART/tx/tx_clkcnt_8_s0/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C36[1][A]</td>
<td>BUS/UART/tx/n10_s/I1</td>
</tr>
<tr>
<td>3.340</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C36[1][A]</td>
<td style=" background: #97FFFF;">BUS/UART/tx/n10_s/SUM</td>
</tr>
<tr>
<td>3.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C36[1][A]</td>
<td style=" font-weight:bold;">BUS/UART/tx/tx_clkcnt_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1013</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C36[1][A]</td>
<td>BUS/UART/tx/tx_clkcnt_8_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C36[1][A]</td>
<td>BUS/UART/tx/tx_clkcnt_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>BUS/ROM/data_addr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/ROM/data_addr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1013</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C16[1][A]</td>
<td>BUS/ROM/data_addr_2_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R27C16[1][A]</td>
<td style=" font-weight:bold;">BUS/ROM/data_addr_2_s0/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C16[1][A]</td>
<td>BUS/ROM/n37_s/I1</td>
</tr>
<tr>
<td>3.340</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C16[1][A]</td>
<td style=" background: #97FFFF;">BUS/ROM/n37_s/SUM</td>
</tr>
<tr>
<td>3.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C16[1][A]</td>
<td style=" font-weight:bold;">BUS/ROM/data_addr_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1013</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C16[1][A]</td>
<td>BUS/ROM/data_addr_2_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C16[1][A]</td>
<td>BUS/ROM/data_addr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>BUS/ROM/data_addr_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/ROM/data_addr_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1013</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C17[0][A]</td>
<td>BUS/ROM/data_addr_6_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R27C17[0][A]</td>
<td style=" font-weight:bold;">BUS/ROM/data_addr_6_s0/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C17[0][A]</td>
<td>BUS/ROM/n33_s/I1</td>
</tr>
<tr>
<td>3.340</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C17[0][A]</td>
<td style=" background: #97FFFF;">BUS/ROM/n33_s/SUM</td>
</tr>
<tr>
<td>3.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C17[0][A]</td>
<td style=" font-weight:bold;">BUS/ROM/data_addr_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1013</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C17[0][A]</td>
<td>BUS/ROM/data_addr_6_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C17[0][A]</td>
<td>BUS/ROM/data_addr_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>BUS/ROM/data_addr_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/ROM/data_addr_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1013</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C17[1][A]</td>
<td>BUS/ROM/data_addr_8_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R27C17[1][A]</td>
<td style=" font-weight:bold;">BUS/ROM/data_addr_8_s0/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C17[1][A]</td>
<td>BUS/ROM/n31_s/I1</td>
</tr>
<tr>
<td>3.340</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C17[1][A]</td>
<td style=" background: #97FFFF;">BUS/ROM/n31_s/SUM</td>
</tr>
<tr>
<td>3.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C17[1][A]</td>
<td style=" font-weight:bold;">BUS/ROM/data_addr_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1013</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C17[1][A]</td>
<td>BUS/ROM/data_addr_8_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C17[1][A]</td>
<td>BUS/ROM/data_addr_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>BUS/ROM/data_addr_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/ROM/data_addr_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1013</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C18[0][A]</td>
<td>BUS/ROM/data_addr_12_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R27C18[0][A]</td>
<td style=" font-weight:bold;">BUS/ROM/data_addr_12_s0/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C18[0][A]</td>
<td>BUS/ROM/n27_s/I1</td>
</tr>
<tr>
<td>3.340</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C18[0][A]</td>
<td style=" background: #97FFFF;">BUS/ROM/n27_s/SUM</td>
</tr>
<tr>
<td>3.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C18[0][A]</td>
<td style=" font-weight:bold;">BUS/ROM/data_addr_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1013</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C18[0][A]</td>
<td>BUS/ROM/data_addr_12_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C18[0][A]</td>
<td>BUS/ROM/data_addr_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>BUS/ROM/data_addr_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/ROM/data_addr_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1013</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C18[1][A]</td>
<td>BUS/ROM/data_addr_14_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R27C18[1][A]</td>
<td style=" font-weight:bold;">BUS/ROM/data_addr_14_s0/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C18[1][A]</td>
<td>BUS/ROM/n25_s/I1</td>
</tr>
<tr>
<td>3.340</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C18[1][A]</td>
<td style=" background: #97FFFF;">BUS/ROM/n25_s/SUM</td>
</tr>
<tr>
<td>3.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C18[1][A]</td>
<td style=" font-weight:bold;">BUS/ROM/data_addr_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1013</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C18[1][A]</td>
<td>BUS/ROM/data_addr_14_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C18[1][A]</td>
<td>BUS/ROM/data_addr_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/CSR/cycle_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/CSR/cycle_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1013</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C9[1][A]</td>
<td>CPU/CSR/cycle_2_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R25C9[1][A]</td>
<td style=" font-weight:bold;">CPU/CSR/cycle_2_s0/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C9[1][A]</td>
<td>CPU/CSR/n86_s/I1</td>
</tr>
<tr>
<td>3.340</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C9[1][A]</td>
<td style=" background: #97FFFF;">CPU/CSR/n86_s/SUM</td>
</tr>
<tr>
<td>3.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C9[1][A]</td>
<td style=" font-weight:bold;">CPU/CSR/cycle_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1013</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C9[1][A]</td>
<td>CPU/CSR/cycle_2_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C9[1][A]</td>
<td>CPU/CSR/cycle_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/CSR/cycle_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/CSR/cycle_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1013</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C10[0][A]</td>
<td>CPU/CSR/cycle_6_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R25C10[0][A]</td>
<td style=" font-weight:bold;">CPU/CSR/cycle_6_s0/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C10[0][A]</td>
<td>CPU/CSR/n82_s/I1</td>
</tr>
<tr>
<td>3.340</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C10[0][A]</td>
<td style=" background: #97FFFF;">CPU/CSR/n82_s/SUM</td>
</tr>
<tr>
<td>3.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C10[0][A]</td>
<td style=" font-weight:bold;">CPU/CSR/cycle_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1013</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C10[0][A]</td>
<td>CPU/CSR/cycle_6_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C10[0][A]</td>
<td>CPU/CSR/cycle_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/CSR/cycle_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/CSR/cycle_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1013</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C10[1][A]</td>
<td>CPU/CSR/cycle_8_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R25C10[1][A]</td>
<td style=" font-weight:bold;">CPU/CSR/cycle_8_s0/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C10[1][A]</td>
<td>CPU/CSR/n80_s/I1</td>
</tr>
<tr>
<td>3.340</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C10[1][A]</td>
<td style=" background: #97FFFF;">CPU/CSR/n80_s/SUM</td>
</tr>
<tr>
<td>3.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C10[1][A]</td>
<td style=" font-weight:bold;">CPU/CSR/cycle_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1013</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C10[1][A]</td>
<td>CPU/CSR/cycle_8_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C10[1][A]</td>
<td>CPU/CSR/cycle_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/CSR/cycle_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/CSR/cycle_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1013</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C11[0][A]</td>
<td>CPU/CSR/cycle_12_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R25C11[0][A]</td>
<td style=" font-weight:bold;">CPU/CSR/cycle_12_s0/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C11[0][A]</td>
<td>CPU/CSR/n76_s/I1</td>
</tr>
<tr>
<td>3.340</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C11[0][A]</td>
<td style=" background: #97FFFF;">CPU/CSR/n76_s/SUM</td>
</tr>
<tr>
<td>3.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C11[0][A]</td>
<td style=" font-weight:bold;">CPU/CSR/cycle_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1013</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C11[0][A]</td>
<td>CPU/CSR/cycle_12_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C11[0][A]</td>
<td>CPU/CSR/cycle_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/CSR/cycle_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/CSR/cycle_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1013</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C11[1][A]</td>
<td>CPU/CSR/cycle_14_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R25C11[1][A]</td>
<td style=" font-weight:bold;">CPU/CSR/cycle_14_s0/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C11[1][A]</td>
<td>CPU/CSR/n74_s/I1</td>
</tr>
<tr>
<td>3.340</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C11[1][A]</td>
<td style=" background: #97FFFF;">CPU/CSR/n74_s/SUM</td>
</tr>
<tr>
<td>3.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C11[1][A]</td>
<td style=" font-weight:bold;">CPU/CSR/cycle_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1013</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C11[1][A]</td>
<td>CPU/CSR/cycle_14_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C11[1][A]</td>
<td>CPU/CSR/cycle_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/CSR/cycle_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/CSR/cycle_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1013</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C12[0][A]</td>
<td>CPU/CSR/cycle_18_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R25C12[0][A]</td>
<td style=" font-weight:bold;">CPU/CSR/cycle_18_s0/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C12[0][A]</td>
<td>CPU/CSR/n70_s/I1</td>
</tr>
<tr>
<td>3.340</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C12[0][A]</td>
<td style=" background: #97FFFF;">CPU/CSR/n70_s/SUM</td>
</tr>
<tr>
<td>3.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C12[0][A]</td>
<td style=" font-weight:bold;">CPU/CSR/cycle_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1013</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C12[0][A]</td>
<td>CPU/CSR/cycle_18_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C12[0][A]</td>
<td>CPU/CSR/cycle_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.833</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.833</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>CPU/CLINT/cause_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.107</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>CPU/CLINT/cause_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.940</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>CPU/CLINT/cause_2_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.833</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.833</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>CPU/CLINT/inst_addr_reg_14_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.107</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>CPU/CLINT/inst_addr_reg_14_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.940</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>CPU/CLINT/inst_addr_reg_14_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.833</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.833</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>CPU/CLINT/inst_addr_reg_10_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.107</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>CPU/CLINT/inst_addr_reg_10_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.940</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>CPU/CLINT/inst_addr_reg_10_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.833</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.833</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>CPU/CLINT/inst_addr_reg_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.107</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>CPU/CLINT/inst_addr_reg_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.940</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>CPU/CLINT/inst_addr_reg_2_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.833</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.833</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>CPU/CLINT/int_mstatus_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.107</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>CPU/CLINT/int_mstatus_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.940</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>CPU/CLINT/int_mstatus_5_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.833</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.833</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>CPU/CLINT/int_mepc_9_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.107</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>CPU/CLINT/int_mepc_9_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.940</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>CPU/CLINT/int_mepc_9_s2/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.833</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.833</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>CPU/CSR/mie_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.107</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>CPU/CSR/mie_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.940</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>CPU/CSR/mie_9_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.833</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.833</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>CPU/Reg/rf_ER_CL_s33</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.107</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>CPU/Reg/rf_ER_CL_s33/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.940</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>CPU/Reg/rf_ER_CL_s33/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.833</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.833</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>CPU/Reg/rf_ER_CL_s31</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.107</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>CPU/Reg/rf_ER_CL_s31/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.940</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>CPU/Reg/rf_ER_CL_s31/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.833</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.833</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>CPU/CSR/mie_10_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.107</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>CPU/CSR/mie_10_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.940</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>CPU/CSR/mie_10_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>1013</td>
<td>clk_d</td>
<td>11.447</td>
<td>2.274</td>
</tr>
<tr>
<td>576</td>
<td>ROM_addr[9]</td>
<td>26.430</td>
<td>3.704</td>
</tr>
<tr>
<td>518</td>
<td>mem_addr[9]</td>
<td>16.372</td>
<td>2.113</td>
</tr>
<tr>
<td>513</td>
<td>mem_addr[0]</td>
<td>22.162</td>
<td>5.079</td>
</tr>
<tr>
<td>513</td>
<td>mem_addr[1]</td>
<td>21.560</td>
<td>4.642</td>
</tr>
<tr>
<td>513</td>
<td>mem_addr[2]</td>
<td>21.560</td>
<td>5.294</td>
</tr>
<tr>
<td>513</td>
<td>mem_addr[3]</td>
<td>20.381</td>
<td>6.178</td>
</tr>
<tr>
<td>512</td>
<td>ROM_addr[0]</td>
<td>30.167</td>
<td>5.162</td>
</tr>
<tr>
<td>512</td>
<td>ROM_addr[1]</td>
<td>30.383</td>
<td>5.185</td>
</tr>
<tr>
<td>512</td>
<td>ROM_addr[2]</td>
<td>30.558</td>
<td>4.738</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R17C11</td>
<td>87.50%</td>
</tr>
<tr>
<td>R25C11</td>
<td>87.50%</td>
</tr>
<tr>
<td>R30C12</td>
<td>87.50%</td>
</tr>
<tr>
<td>R16C14</td>
<td>86.11%</td>
</tr>
<tr>
<td>R16C12</td>
<td>86.11%</td>
</tr>
<tr>
<td>R11C17</td>
<td>86.11%</td>
</tr>
<tr>
<td>R26C14</td>
<td>86.11%</td>
</tr>
<tr>
<td>R11C30</td>
<td>84.72%</td>
</tr>
<tr>
<td>R27C12</td>
<td>84.72%</td>
</tr>
<tr>
<td>R27C13</td>
<td>84.72%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk -period 37.037 [get_ports {clk}] -add</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
