<stg><name>grayscale_accel2</name>


<trans_list>

<trans id="67" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="68" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="69" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="70" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="71" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="72" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="8" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii.exit:0 %cols_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %cols

]]></Node>
<StgValue><ssdm name="cols_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii.exit:1 %rows_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %rows

]]></Node>
<StgValue><ssdm name="rows_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii.exit:2 %img_out_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %img_out

]]></Node>
<StgValue><ssdm name="img_out_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii.exit:3 %img_inp_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %img_inp

]]></Node>
<StgValue><ssdm name="img_inp_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="64">
<![CDATA[
_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii.exit:4 %in_mat_cols_c10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="in_mat_cols_c10"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="64">
<![CDATA[
_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii.exit:5 %in_mat_rows_c9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="in_mat_rows_c9"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="64" op_0_bw="64">
<![CDATA[
_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii.exit:6 %img_out_c = alloca i64 1

]]></Node>
<StgValue><ssdm name="img_out_c"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="64">
<![CDATA[
_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii.exit:7 %img_inp_c = alloca i64 1

]]></Node>
<StgValue><ssdm name="img_inp_c"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="64">
<![CDATA[
_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii.exit:8 %dst_mat_cols_c = alloca i64 1

]]></Node>
<StgValue><ssdm name="dst_mat_cols_c"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="64">
<![CDATA[
_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii.exit:9 %dst_mat_rows_c = alloca i64 1

]]></Node>
<StgValue><ssdm name="dst_mat_rows_c"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="64">
<![CDATA[
_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii.exit:10 %in_mat_cols_c = alloca i64 1

]]></Node>
<StgValue><ssdm name="in_mat_cols_c"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="64">
<![CDATA[
_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii.exit:11 %in_mat_rows_c = alloca i64 1

]]></Node>
<StgValue><ssdm name="in_mat_rows_c"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="24" op_0_bw="64">
<![CDATA[
_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii.exit:29 %in_mat_data = alloca i64 1

]]></Node>
<StgValue><ssdm name="in_mat_data"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="64">
<![CDATA[
_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii.exit:32 %dst_mat_data = alloca i64 1

]]></Node>
<StgValue><ssdm name="dst_mat_data"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="64" op_4_bw="64" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="64" op_10_bw="64">
<![CDATA[
_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii.exit:47 %call_ln20 = call void @Block__ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii.exit1_proc19, i32 %rows_read, i32 %cols_read, i64 %img_inp_read, i64 %img_out_read, i32 %in_mat_rows_c, i32 %in_mat_cols_c, i32 %dst_mat_rows_c, i32 %dst_mat_cols_c, i64 %img_inp_c, i64 %img_out_c

]]></Node>
<StgValue><ssdm name="call_ln20"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="23" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="24" op_3_bw="64" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0">
<![CDATA[
_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii.exit:52 %call_ln43 = call void @Array2xfMat<64, 9, 1080, 1920, 1>, i64 %gmem1, i24 %in_mat_data, i64 %img_inp_c, i32 %in_mat_rows_c, i32 %in_mat_cols_c, i32 %in_mat_rows_c9, i32 %in_mat_cols_c10

]]></Node>
<StgValue><ssdm name="call_ln43"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="24" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="24" op_3_bw="64" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0">
<![CDATA[
_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii.exit:52 %call_ln43 = call void @Array2xfMat<64, 9, 1080, 1920, 1>, i64 %gmem1, i24 %in_mat_data, i64 %img_inp_c, i32 %in_mat_rows_c, i32 %in_mat_cols_c, i32 %in_mat_rows_c9, i32 %in_mat_cols_c10

]]></Node>
<StgValue><ssdm name="call_ln43"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="25" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii.exit:53 %call_ln45 = call void @rgb2gray<9, 0, 1080, 1920, 1>, i24 %in_mat_data, i8 %dst_mat_data, i32 %in_mat_rows_c9, i32 %in_mat_cols_c10

]]></Node>
<StgValue><ssdm name="call_ln45"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="26" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii.exit:53 %call_ln45 = call void @rgb2gray<9, 0, 1080, 1920, 1>, i24 %in_mat_data, i8 %dst_mat_data, i32 %in_mat_rows_c9, i32 %in_mat_cols_c10

]]></Node>
<StgValue><ssdm name="call_ln45"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="27" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="32" op_4_bw="32" op_5_bw="64" op_6_bw="0" op_7_bw="0">
<![CDATA[
_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii.exit:54 %call_ln47 = call void @xfMat2Array<64, 0, 1080, 1920, 1, 1>, i8 %dst_mat_data, i64 %gmem2, i32 %dst_mat_rows_c, i32 %dst_mat_cols_c, i64 %img_out_c

]]></Node>
<StgValue><ssdm name="call_ln47"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="28" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii.exit:12 %specdataflowpipeline_ln0 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty

]]></Node>
<StgValue><ssdm name="specdataflowpipeline_ln0"/></StgValue>
</operation>

<operation id="29" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii.exit:13 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_8

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="30" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii.exit:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem1, void @empty_9, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_10, void @empty_4, void @empty, i32 16, i32 16, i32 16, i32 16, void @empty, void @empty

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="31" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii.exit:15 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %gmem1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="32" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii.exit:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem2, void @empty_9, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_3, void @empty_4, void @empty, i32 16, i32 16, i32 16, i32 16, void @empty, void @empty

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="33" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii.exit:17 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %gmem2

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="34" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii.exit:18 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %img_inp, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_11, void @empty_14, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty_15

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="35" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii.exit:19 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %img_inp, void @empty_16, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty_15

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="36" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii.exit:20 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %img_out, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_11, void @empty_17, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty_15

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="37" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii.exit:21 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %img_out, void @empty_16, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty_15

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="38" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii.exit:22 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %rows

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="39" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii.exit:23 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %rows, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_11, void @empty_19, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="40" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii.exit:24 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %rows, void @empty_16, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="41" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii.exit:25 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %cols

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="42" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii.exit:26 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %cols, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_11, void @empty_5, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="43" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii.exit:27 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %cols, void @empty_16, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="44" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii.exit:28 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_11, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="45" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="24" op_8_bw="24">
<![CDATA[
_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii.exit:30 %empty = specchannel i32 @_ssdm_op_SpecChannel, void @in_mat_OC_data_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i24 %in_mat_data, i24 %in_mat_data

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="46" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii.exit:31 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %in_mat_data, void @empty_18, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="47" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8">
<![CDATA[
_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii.exit:33 %empty_41 = specchannel i32 @_ssdm_op_SpecChannel, void @dst_mat_OC_data_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i8 %dst_mat_data, i8 %dst_mat_data

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>

<operation id="48" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii.exit:34 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %dst_mat_data, void @empty_18, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="49" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii.exit:35 %empty_42 = specchannel i32 @_ssdm_op_SpecChannel, void @in_mat_OC_rows_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %in_mat_rows_c, i32 %in_mat_rows_c

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="50" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii.exit:36 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_mat_rows_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="51" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii.exit:37 %empty_43 = specchannel i32 @_ssdm_op_SpecChannel, void @in_mat_OC_cols_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %in_mat_cols_c, i32 %in_mat_cols_c

]]></Node>
<StgValue><ssdm name="empty_43"/></StgValue>
</operation>

<operation id="52" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii.exit:38 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_mat_cols_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="53" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii.exit:39 %empty_44 = specchannel i32 @_ssdm_op_SpecChannel, void @dst_mat_OC_rows_c_str, i32 1, void @p_str, void @p_str, i32 4, i32 0, i32 %dst_mat_rows_c, i32 %dst_mat_rows_c

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>

<operation id="54" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii.exit:40 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dst_mat_rows_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="55" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii.exit:41 %empty_45 = specchannel i32 @_ssdm_op_SpecChannel, void @dst_mat_OC_cols_c_str, i32 1, void @p_str, void @p_str, i32 4, i32 0, i32 %dst_mat_cols_c, i32 %dst_mat_cols_c

]]></Node>
<StgValue><ssdm name="empty_45"/></StgValue>
</operation>

<operation id="56" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii.exit:42 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dst_mat_cols_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="57" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii.exit:43 %empty_46 = specchannel i32 @_ssdm_op_SpecChannel, void @img_inp_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i64 %img_inp_c, i64 %img_inp_c

]]></Node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>

<operation id="58" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii.exit:44 %specinterface_ln20 = specinterface void @_ssdm_op_SpecInterface, i64 %img_inp_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln20"/></StgValue>
</operation>

<operation id="59" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii.exit:45 %empty_47 = specchannel i32 @_ssdm_op_SpecChannel, void @img_out_c_str, i32 1, void @p_str, void @p_str, i32 4, i32 0, i64 %img_out_c, i64 %img_out_c

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>

<operation id="60" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii.exit:46 %specinterface_ln21 = specinterface void @_ssdm_op_SpecInterface, i64 %img_out_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln21"/></StgValue>
</operation>

<operation id="61" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii.exit:48 %empty_48 = specchannel i32 @_ssdm_op_SpecChannel, void @in_mat_OC_rows_c9_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %in_mat_rows_c9, i32 %in_mat_rows_c9

]]></Node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>

<operation id="62" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii.exit:49 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_mat_rows_c9, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="63" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii.exit:50 %empty_49 = specchannel i32 @_ssdm_op_SpecChannel, void @in_mat_OC_cols_c10_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %in_mat_cols_c10, i32 %in_mat_cols_c10

]]></Node>
<StgValue><ssdm name="empty_49"/></StgValue>
</operation>

<operation id="64" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii.exit:51 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_mat_cols_c10, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="65" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="32" op_4_bw="32" op_5_bw="64" op_6_bw="0" op_7_bw="0">
<![CDATA[
_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii.exit:54 %call_ln47 = call void @xfMat2Array<64, 0, 1080, 1920, 1, 1>, i8 %dst_mat_data, i64 %gmem2, i32 %dst_mat_rows_c, i32 %dst_mat_cols_c, i64 %img_out_c

]]></Node>
<StgValue><ssdm name="call_ln47"/></StgValue>
</operation>

<operation id="66" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0">
<![CDATA[
_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii.exit:55 %ret_ln48 = ret

]]></Node>
<StgValue><ssdm name="ret_ln48"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
