stat,raw_value,agg_value
POWER_LLC_LINEFILL_BUF_R,1540,1540
POWER_LLC_LINEFILL_BUF_W,1539,1539
POWER_LLC_LINEFILL_BUF_R_TAG,1540,1540
POWER_LLC_WB_BUF_R,0,0
POWER_LLC_WB_BUF_W,0,0
POWER_LLC_WB_BUF_R_TAG,0,0
POWER_LLC_R,380,380
POWER_LLC_W,1539,1539
POWER_LLC_R_TAG,1919,1919
POWER_MC_R,7539,7539
POWER_MC_W,1539,1539
POWER_BLOCK_STATES_R_CORE_0,20633,20633
POWER_BLOCK_STATES_W_CORE_0,20633,20633
POWER_FETCH_QUEUE_R_CORE_0,15842,15842
POWER_FETCH_QUEUE_W_CORE_0,15842,15842
POWER_INST_QUEUE_R_CORE_0,20642,20642
POWER_INST_QUEUE_W_CORE_0,15842,15842
POWER_BR_PRED_R_CORE_0,130,130
POWER_BR_PRED_W_CORE_0,130,130
POWER_RAS_R_CORE_0,32,32
POWER_RAS_W_CORE_0,0,0
POWER_ICACHE_R_CORE_0,15842,15842
POWER_ICACHE_W_CORE_0,3,3
POWER_ICACHE_R_TAG_CORE_0,15929,15929
POWER_ICACHE_MISS_BUF_R_CORE_0,0,0
POWER_ICACHE_MISS_BUF_W_CORE_0,174,174
POWER_ICACHE_MISS_BUF_R_TAG_CORE_0,87,87
POWER_ICACHE_MISS_BUF_W_TAG_CORE_0,0,0
POWER_ICACHE_TOT_ACC_CORE_0,0,0
POWER_ICACHE_CONF_CORE_0,0,0
POWER_INST_DECODER_R_CORE_0,15842,15842
POWER_INST_DECODER_W_CORE_0,0,0
POWER_MICRO_OP_SEQ_R_CORE_0,0,0
POWER_MICRO_OP_SEQ_W_CORE_0,0,0
POWER_OPERAND_DECODER_R_CORE_0,15842,15842
POWER_OPERAND_DECODER_W_CORE_0,0,0
POWER_UOP_QUEUE_R_CORE_0,20642,20642
POWER_UOP_QUEUE_W_CORE_0,15842,15842
POWER_REG_RENAMING_TABLE_R_CORE_0,0,0
POWER_REG_RENAMING_TABLE_W_CORE_0,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_0,15842,15842
POWER_FREELIST_R_CORE_0,0,0
POWER_FREELIST_W_CORE_0,0,0
POWER_RESERVATION_STATION_R_CORE_0,46423,46423
POWER_RESERVATION_STATION_W_CORE_0,15842,15842
POWER_RESERVATION_STATION_R_TAG_CORE_0,15842,15842
POWER_RESERVATION_STATION_W_TAG_CORE_0,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_0,15842,15842
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_0,15842,15842
POWER_PAYLOAD_RAM_R_CORE_0,15842,15842
POWER_PAYLOAD_RAM_W_CORE_0,15842,15842
POWER_EX_ALU_R_CORE_0,6850,6850
POWER_EX_FPU_R_CORE_0,0,0
POWER_EX_MUL_R_CORE_0,0,0
POWER_EX_SFU_R_CORE_0,0,0
POWER_REORDER_BUF_R_CORE_0,0,0
POWER_REORDER_BUF_W_CORE_0,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_0,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_0,15842,15842
POWER_FP_RENAME_R_CORE_0,0,0
POWER_FP_RENAME_W_CORE_0,0,0
POWER_LOAD_QUEUE_R_CORE_0,0,0
POWER_LOAD_QUEUE_W_CORE_0,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_0,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_0,0,0
POWER_STORE_QUEUE_R_CORE_0,0,0
POWER_STORE_QUEUE_W_CORE_0,0,0
POWER_STORE_QUEUE_R_TAG_CORE_0,0,0
POWER_STORE_QUEUE_W_TAG_CORE_0,0,0
POWER_DATA_TLB_R_CORE_0,0,0
POWER_DATA_TLB_W_CORE_0,0,0
POWER_DATA_TLB_R_TAG_CORE_0,0,0
POWER_DATA_TLB_W_TAG_CORE_0,0,0
POWER_INT_REGFILE_R_CORE_0,22692,22692
POWER_INT_REGFILE_W_CORE_0,15842,15842
POWER_FP_REGFILE_R_CORE_0,0,0
POWER_FP_REGFILE_W_CORE_0,0,0
POWER_GP_REGISTER_R_CORE_0,22692,22692
POWER_GP_REGISTER_W_CORE_0,15842,15842
POWER_FP_REGISTER_R_CORE_0,0,0
POWER_FP_REGISTER_W_CORE_0,0,0
POWER_SEGMENT_REGISTER_R_CORE_0,8992,8992
POWER_SEGMENT_REGISTER_W_CORE_0,8992,8992
POWER_CONTROL_REGISTER_R_CORE_0,0,0
POWER_CONTROL_REGISTER_W_CORE_0,0,0
POWER_FLAG_REGISTER_R_CORE_0,0,0
POWER_FLAG_REGISTER_W_CORE_0,0,0
POWER_EXEC_BYPASS_CORE_0,15842,15842
POWER_LOAD_BYPASS_CORE_0,477,477
POWER_PIPELINE_CORE_0,15842,15842
POWER_DCACHE_MISS_BUF_R_CORE_0,477,477
POWER_DCACHE_MISS_BUF_R_TAG_CORE_0,288,288
POWER_DCACHE_MISS_BUF_W_CORE_0,288,288
POWER_DCACHE_MISS_BUF_W_TAG_CORE_0,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_0,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_0,159,159
POWER_DCACHE_LINEFILL_BUF_W_CORE_0,159,159
POWER_L2CACHE_LINEFILL_BUF_W_CORE_0,159,159
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_0,159,159
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_0,159,159
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_0,159,159
POWER_DCACHE_WB_BUF_R_CORE_0,0,0
POWER_L2CACHE_WB_BUF_R_CORE_0,0,0
POWER_DCACHE_WB_BUF_W_CORE_0,0,0
POWER_L2CACHE_WB_BUF_W_CORE_0,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_0,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_0,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_0,0,0
POWER_DCACHE_R_CORE_0,0,0
POWER_L2CACHE_R_CORE_0,0,0
POWER_DCACHE_W_CORE_0,256,256
POWER_L2CACHE_W_CORE_0,0,0
POWER_DCACHE_R_TAG_CORE_0,288,288
POWER_L2CACHE_R_TAG_CORE_0,0,0
POWER_CONST_CACHE_R_CORE_0,0,0
POWER_CONST_CACHE_W_CORE_0,0,0
POWER_CONST_CACHE_R_TAG_CORE_0,0,0
POWER_CONST_CACHE_W_TAG_CORE_0,0,0
POWER_TEXTURE_CACHE_R_CORE_0,0,0
POWER_TEXTURE_CACHE_W_CORE_0,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_0,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_0,0,0
POWER_SHARED_MEM_R_CORE_0,8704,8704
POWER_SHARED_MEM_W_CORE_0,0,0
POWER_SHARED_MEM_R_TAG_CORE_0,8704,8704
POWER_SHARED_MEM_W_TAG_CORE_0,0,0
POWER_BLOCK_STATES_R_CORE_1,20639,20639
POWER_BLOCK_STATES_W_CORE_1,20639,20639
POWER_FETCH_QUEUE_R_CORE_1,15842,15842
POWER_FETCH_QUEUE_W_CORE_1,15842,15842
POWER_INST_QUEUE_R_CORE_1,20586,20586
POWER_INST_QUEUE_W_CORE_1,15842,15842
POWER_BR_PRED_R_CORE_1,130,130
POWER_BR_PRED_W_CORE_1,130,130
POWER_RAS_R_CORE_1,32,32
POWER_RAS_W_CORE_1,0,0
POWER_ICACHE_R_CORE_1,15842,15842
POWER_ICACHE_W_CORE_1,3,3
POWER_ICACHE_R_TAG_CORE_1,15921,15921
POWER_ICACHE_MISS_BUF_R_CORE_1,3,3
POWER_ICACHE_MISS_BUF_W_CORE_1,158,158
POWER_ICACHE_MISS_BUF_R_TAG_CORE_1,79,79
POWER_ICACHE_MISS_BUF_W_TAG_CORE_1,0,0
POWER_ICACHE_TOT_ACC_CORE_1,0,0
POWER_ICACHE_CONF_CORE_1,0,0
POWER_INST_DECODER_R_CORE_1,15842,15842
POWER_INST_DECODER_W_CORE_1,0,0
POWER_MICRO_OP_SEQ_R_CORE_1,0,0
POWER_MICRO_OP_SEQ_W_CORE_1,0,0
POWER_OPERAND_DECODER_R_CORE_1,15842,15842
POWER_OPERAND_DECODER_W_CORE_1,0,0
POWER_UOP_QUEUE_R_CORE_1,20586,20586
POWER_UOP_QUEUE_W_CORE_1,15842,15842
POWER_REG_RENAMING_TABLE_R_CORE_1,0,0
POWER_REG_RENAMING_TABLE_W_CORE_1,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_1,15842,15842
POWER_FREELIST_R_CORE_1,0,0
POWER_FREELIST_W_CORE_1,0,0
POWER_RESERVATION_STATION_R_CORE_1,46712,46712
POWER_RESERVATION_STATION_W_CORE_1,15842,15842
POWER_RESERVATION_STATION_R_TAG_CORE_1,15842,15842
POWER_RESERVATION_STATION_W_TAG_CORE_1,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_1,15842,15842
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_1,15842,15842
POWER_PAYLOAD_RAM_R_CORE_1,15842,15842
POWER_PAYLOAD_RAM_W_CORE_1,15842,15842
POWER_EX_ALU_R_CORE_1,6850,6850
POWER_EX_FPU_R_CORE_1,0,0
POWER_EX_MUL_R_CORE_1,0,0
POWER_EX_SFU_R_CORE_1,0,0
POWER_REORDER_BUF_R_CORE_1,0,0
POWER_REORDER_BUF_W_CORE_1,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_1,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_1,15842,15842
POWER_FP_RENAME_R_CORE_1,0,0
POWER_FP_RENAME_W_CORE_1,0,0
POWER_LOAD_QUEUE_R_CORE_1,0,0
POWER_LOAD_QUEUE_W_CORE_1,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_1,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_1,0,0
POWER_STORE_QUEUE_R_CORE_1,0,0
POWER_STORE_QUEUE_W_CORE_1,0,0
POWER_STORE_QUEUE_R_TAG_CORE_1,0,0
POWER_STORE_QUEUE_W_TAG_CORE_1,0,0
POWER_DATA_TLB_R_CORE_1,0,0
POWER_DATA_TLB_W_CORE_1,0,0
POWER_DATA_TLB_R_TAG_CORE_1,0,0
POWER_DATA_TLB_W_TAG_CORE_1,0,0
POWER_INT_REGFILE_R_CORE_1,22692,22692
POWER_INT_REGFILE_W_CORE_1,15842,15842
POWER_FP_REGFILE_R_CORE_1,0,0
POWER_FP_REGFILE_W_CORE_1,0,0
POWER_GP_REGISTER_R_CORE_1,22692,22692
POWER_GP_REGISTER_W_CORE_1,15842,15842
POWER_FP_REGISTER_R_CORE_1,0,0
POWER_FP_REGISTER_W_CORE_1,0,0
POWER_SEGMENT_REGISTER_R_CORE_1,8992,8992
POWER_SEGMENT_REGISTER_W_CORE_1,8992,8992
POWER_CONTROL_REGISTER_R_CORE_1,0,0
POWER_CONTROL_REGISTER_W_CORE_1,0,0
POWER_FLAG_REGISTER_R_CORE_1,0,0
POWER_FLAG_REGISTER_W_CORE_1,0,0
POWER_EXEC_BYPASS_CORE_1,15842,15842
POWER_LOAD_BYPASS_CORE_1,387,387
POWER_PIPELINE_CORE_1,15842,15842
POWER_DCACHE_MISS_BUF_R_CORE_1,384,384
POWER_DCACHE_MISS_BUF_R_TAG_CORE_1,288,288
POWER_DCACHE_MISS_BUF_W_CORE_1,288,288
POWER_DCACHE_MISS_BUF_W_TAG_CORE_1,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_1,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_1,129,129
POWER_DCACHE_LINEFILL_BUF_W_CORE_1,129,129
POWER_L2CACHE_LINEFILL_BUF_W_CORE_1,129,129
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_1,129,129
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_1,129,129
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_1,129,129
POWER_DCACHE_WB_BUF_R_CORE_1,0,0
POWER_L2CACHE_WB_BUF_R_CORE_1,0,0
POWER_DCACHE_WB_BUF_W_CORE_1,0,0
POWER_L2CACHE_WB_BUF_W_CORE_1,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_1,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_1,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_1,0,0
POWER_DCACHE_R_CORE_1,0,0
POWER_L2CACHE_R_CORE_1,0,0
POWER_DCACHE_W_CORE_1,256,256
POWER_L2CACHE_W_CORE_1,0,0
POWER_DCACHE_R_TAG_CORE_1,288,288
POWER_L2CACHE_R_TAG_CORE_1,0,0
POWER_CONST_CACHE_R_CORE_1,0,0
POWER_CONST_CACHE_W_CORE_1,0,0
POWER_CONST_CACHE_R_TAG_CORE_1,0,0
POWER_CONST_CACHE_W_TAG_CORE_1,0,0
POWER_TEXTURE_CACHE_R_CORE_1,0,0
POWER_TEXTURE_CACHE_W_CORE_1,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_1,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_1,0,0
POWER_SHARED_MEM_R_CORE_1,8704,8704
POWER_SHARED_MEM_W_CORE_1,0,0
POWER_SHARED_MEM_R_TAG_CORE_1,8704,8704
POWER_SHARED_MEM_W_TAG_CORE_1,0,0
POWER_BLOCK_STATES_R_CORE_2,20645,20645
POWER_BLOCK_STATES_W_CORE_2,20645,20645
POWER_FETCH_QUEUE_R_CORE_2,15842,15842
POWER_FETCH_QUEUE_W_CORE_2,15842,15842
POWER_INST_QUEUE_R_CORE_2,21461,21461
POWER_INST_QUEUE_W_CORE_2,15842,15842
POWER_BR_PRED_R_CORE_2,130,130
POWER_BR_PRED_W_CORE_2,130,130
POWER_RAS_R_CORE_2,32,32
POWER_RAS_W_CORE_2,0,0
POWER_ICACHE_R_CORE_2,15842,15842
POWER_ICACHE_W_CORE_2,3,3
POWER_ICACHE_R_TAG_CORE_2,15913,15913
POWER_ICACHE_MISS_BUF_R_CORE_2,3,3
POWER_ICACHE_MISS_BUF_W_CORE_2,142,142
POWER_ICACHE_MISS_BUF_R_TAG_CORE_2,71,71
POWER_ICACHE_MISS_BUF_W_TAG_CORE_2,0,0
POWER_ICACHE_TOT_ACC_CORE_2,0,0
POWER_ICACHE_CONF_CORE_2,0,0
POWER_INST_DECODER_R_CORE_2,15842,15842
POWER_INST_DECODER_W_CORE_2,0,0
POWER_MICRO_OP_SEQ_R_CORE_2,0,0
POWER_MICRO_OP_SEQ_W_CORE_2,0,0
POWER_OPERAND_DECODER_R_CORE_2,15842,15842
POWER_OPERAND_DECODER_W_CORE_2,0,0
POWER_UOP_QUEUE_R_CORE_2,21461,21461
POWER_UOP_QUEUE_W_CORE_2,15842,15842
POWER_REG_RENAMING_TABLE_R_CORE_2,0,0
POWER_REG_RENAMING_TABLE_W_CORE_2,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_2,15842,15842
POWER_FREELIST_R_CORE_2,0,0
POWER_FREELIST_W_CORE_2,0,0
POWER_RESERVATION_STATION_R_CORE_2,49679,49679
POWER_RESERVATION_STATION_W_CORE_2,15842,15842
POWER_RESERVATION_STATION_R_TAG_CORE_2,15842,15842
POWER_RESERVATION_STATION_W_TAG_CORE_2,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_2,15842,15842
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_2,15842,15842
POWER_PAYLOAD_RAM_R_CORE_2,15842,15842
POWER_PAYLOAD_RAM_W_CORE_2,15842,15842
POWER_EX_ALU_R_CORE_2,6850,6850
POWER_EX_FPU_R_CORE_2,0,0
POWER_EX_MUL_R_CORE_2,0,0
POWER_EX_SFU_R_CORE_2,0,0
POWER_REORDER_BUF_R_CORE_2,0,0
POWER_REORDER_BUF_W_CORE_2,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_2,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_2,15842,15842
POWER_FP_RENAME_R_CORE_2,0,0
POWER_FP_RENAME_W_CORE_2,0,0
POWER_LOAD_QUEUE_R_CORE_2,0,0
POWER_LOAD_QUEUE_W_CORE_2,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_2,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_2,0,0
POWER_STORE_QUEUE_R_CORE_2,0,0
POWER_STORE_QUEUE_W_CORE_2,0,0
POWER_STORE_QUEUE_R_TAG_CORE_2,0,0
POWER_STORE_QUEUE_W_TAG_CORE_2,0,0
POWER_DATA_TLB_R_CORE_2,0,0
POWER_DATA_TLB_W_CORE_2,0,0
POWER_DATA_TLB_R_TAG_CORE_2,0,0
POWER_DATA_TLB_W_TAG_CORE_2,0,0
POWER_INT_REGFILE_R_CORE_2,22692,22692
POWER_INT_REGFILE_W_CORE_2,15842,15842
POWER_FP_REGFILE_R_CORE_2,0,0
POWER_FP_REGFILE_W_CORE_2,0,0
POWER_GP_REGISTER_R_CORE_2,22692,22692
POWER_GP_REGISTER_W_CORE_2,15842,15842
POWER_FP_REGISTER_R_CORE_2,0,0
POWER_FP_REGISTER_W_CORE_2,0,0
POWER_SEGMENT_REGISTER_R_CORE_2,8992,8992
POWER_SEGMENT_REGISTER_W_CORE_2,8992,8992
POWER_CONTROL_REGISTER_R_CORE_2,0,0
POWER_CONTROL_REGISTER_W_CORE_2,0,0
POWER_FLAG_REGISTER_R_CORE_2,0,0
POWER_FLAG_REGISTER_W_CORE_2,0,0
POWER_EXEC_BYPASS_CORE_2,15842,15842
POWER_LOAD_BYPASS_CORE_2,423,423
POWER_PIPELINE_CORE_2,15842,15842
POWER_DCACHE_MISS_BUF_R_CORE_2,420,420
POWER_DCACHE_MISS_BUF_R_TAG_CORE_2,288,288
POWER_DCACHE_MISS_BUF_W_CORE_2,288,288
POWER_DCACHE_MISS_BUF_W_TAG_CORE_2,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_2,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_2,141,141
POWER_DCACHE_LINEFILL_BUF_W_CORE_2,141,141
POWER_L2CACHE_LINEFILL_BUF_W_CORE_2,141,141
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_2,141,141
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_2,141,141
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_2,141,141
POWER_DCACHE_WB_BUF_R_CORE_2,0,0
POWER_L2CACHE_WB_BUF_R_CORE_2,0,0
POWER_DCACHE_WB_BUF_W_CORE_2,0,0
POWER_L2CACHE_WB_BUF_W_CORE_2,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_2,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_2,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_2,0,0
POWER_DCACHE_R_CORE_2,0,0
POWER_L2CACHE_R_CORE_2,0,0
POWER_DCACHE_W_CORE_2,256,256
POWER_L2CACHE_W_CORE_2,0,0
POWER_DCACHE_R_TAG_CORE_2,288,288
POWER_L2CACHE_R_TAG_CORE_2,0,0
POWER_CONST_CACHE_R_CORE_2,0,0
POWER_CONST_CACHE_W_CORE_2,0,0
POWER_CONST_CACHE_R_TAG_CORE_2,0,0
POWER_CONST_CACHE_W_TAG_CORE_2,0,0
POWER_TEXTURE_CACHE_R_CORE_2,0,0
POWER_TEXTURE_CACHE_W_CORE_2,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_2,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_2,0,0
POWER_SHARED_MEM_R_CORE_2,8704,8704
POWER_SHARED_MEM_W_CORE_2,0,0
POWER_SHARED_MEM_R_TAG_CORE_2,8704,8704
POWER_SHARED_MEM_W_TAG_CORE_2,0,0
POWER_BLOCK_STATES_R_CORE_3,20625,20625
POWER_BLOCK_STATES_W_CORE_3,20625,20625
POWER_FETCH_QUEUE_R_CORE_3,15842,15842
POWER_FETCH_QUEUE_W_CORE_3,15842,15842
POWER_INST_QUEUE_R_CORE_3,21513,21513
POWER_INST_QUEUE_W_CORE_3,15842,15842
POWER_BR_PRED_R_CORE_3,130,130
POWER_BR_PRED_W_CORE_3,130,130
POWER_RAS_R_CORE_3,32,32
POWER_RAS_W_CORE_3,0,0
POWER_ICACHE_R_CORE_3,15842,15842
POWER_ICACHE_W_CORE_3,3,3
POWER_ICACHE_R_TAG_CORE_3,15937,15937
POWER_ICACHE_MISS_BUF_R_CORE_3,3,3
POWER_ICACHE_MISS_BUF_W_CORE_3,190,190
POWER_ICACHE_MISS_BUF_R_TAG_CORE_3,95,95
POWER_ICACHE_MISS_BUF_W_TAG_CORE_3,0,0
POWER_ICACHE_TOT_ACC_CORE_3,0,0
POWER_ICACHE_CONF_CORE_3,0,0
POWER_INST_DECODER_R_CORE_3,15842,15842
POWER_INST_DECODER_W_CORE_3,0,0
POWER_MICRO_OP_SEQ_R_CORE_3,0,0
POWER_MICRO_OP_SEQ_W_CORE_3,0,0
POWER_OPERAND_DECODER_R_CORE_3,15842,15842
POWER_OPERAND_DECODER_W_CORE_3,0,0
POWER_UOP_QUEUE_R_CORE_3,21513,21513
POWER_UOP_QUEUE_W_CORE_3,15842,15842
POWER_REG_RENAMING_TABLE_R_CORE_3,0,0
POWER_REG_RENAMING_TABLE_W_CORE_3,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_3,15842,15842
POWER_FREELIST_R_CORE_3,0,0
POWER_FREELIST_W_CORE_3,0,0
POWER_RESERVATION_STATION_R_CORE_3,48131,48131
POWER_RESERVATION_STATION_W_CORE_3,15842,15842
POWER_RESERVATION_STATION_R_TAG_CORE_3,15842,15842
POWER_RESERVATION_STATION_W_TAG_CORE_3,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_3,15842,15842
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_3,15842,15842
POWER_PAYLOAD_RAM_R_CORE_3,15842,15842
POWER_PAYLOAD_RAM_W_CORE_3,15842,15842
POWER_EX_ALU_R_CORE_3,6850,6850
POWER_EX_FPU_R_CORE_3,0,0
POWER_EX_MUL_R_CORE_3,0,0
POWER_EX_SFU_R_CORE_3,0,0
POWER_REORDER_BUF_R_CORE_3,0,0
POWER_REORDER_BUF_W_CORE_3,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_3,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_3,15842,15842
POWER_FP_RENAME_R_CORE_3,0,0
POWER_FP_RENAME_W_CORE_3,0,0
POWER_LOAD_QUEUE_R_CORE_3,0,0
POWER_LOAD_QUEUE_W_CORE_3,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_3,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_3,0,0
POWER_STORE_QUEUE_R_CORE_3,0,0
POWER_STORE_QUEUE_W_CORE_3,0,0
POWER_STORE_QUEUE_R_TAG_CORE_3,0,0
POWER_STORE_QUEUE_W_TAG_CORE_3,0,0
POWER_DATA_TLB_R_CORE_3,0,0
POWER_DATA_TLB_W_CORE_3,0,0
POWER_DATA_TLB_R_TAG_CORE_3,0,0
POWER_DATA_TLB_W_TAG_CORE_3,0,0
POWER_INT_REGFILE_R_CORE_3,22692,22692
POWER_INT_REGFILE_W_CORE_3,15842,15842
POWER_FP_REGFILE_R_CORE_3,0,0
POWER_FP_REGFILE_W_CORE_3,0,0
POWER_GP_REGISTER_R_CORE_3,22692,22692
POWER_GP_REGISTER_W_CORE_3,15842,15842
POWER_FP_REGISTER_R_CORE_3,0,0
POWER_FP_REGISTER_W_CORE_3,0,0
POWER_SEGMENT_REGISTER_R_CORE_3,8992,8992
POWER_SEGMENT_REGISTER_W_CORE_3,8992,8992
POWER_CONTROL_REGISTER_R_CORE_3,0,0
POWER_CONTROL_REGISTER_W_CORE_3,0,0
POWER_FLAG_REGISTER_R_CORE_3,0,0
POWER_FLAG_REGISTER_W_CORE_3,0,0
POWER_EXEC_BYPASS_CORE_3,15842,15842
POWER_LOAD_BYPASS_CORE_3,321,321
POWER_PIPELINE_CORE_3,15842,15842
POWER_DCACHE_MISS_BUF_R_CORE_3,318,318
POWER_DCACHE_MISS_BUF_R_TAG_CORE_3,288,288
POWER_DCACHE_MISS_BUF_W_CORE_3,288,288
POWER_DCACHE_MISS_BUF_W_TAG_CORE_3,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_3,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_3,107,107
POWER_DCACHE_LINEFILL_BUF_W_CORE_3,107,107
POWER_L2CACHE_LINEFILL_BUF_W_CORE_3,107,107
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_3,107,107
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_3,107,107
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_3,107,107
POWER_DCACHE_WB_BUF_R_CORE_3,0,0
POWER_L2CACHE_WB_BUF_R_CORE_3,0,0
POWER_DCACHE_WB_BUF_W_CORE_3,0,0
POWER_L2CACHE_WB_BUF_W_CORE_3,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_3,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_3,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_3,0,0
POWER_DCACHE_R_CORE_3,0,0
POWER_L2CACHE_R_CORE_3,0,0
POWER_DCACHE_W_CORE_3,256,256
POWER_L2CACHE_W_CORE_3,0,0
POWER_DCACHE_R_TAG_CORE_3,288,288
POWER_L2CACHE_R_TAG_CORE_3,0,0
POWER_CONST_CACHE_R_CORE_3,0,0
POWER_CONST_CACHE_W_CORE_3,0,0
POWER_CONST_CACHE_R_TAG_CORE_3,0,0
POWER_CONST_CACHE_W_TAG_CORE_3,0,0
POWER_TEXTURE_CACHE_R_CORE_3,0,0
POWER_TEXTURE_CACHE_W_CORE_3,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_3,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_3,0,0
POWER_SHARED_MEM_R_CORE_3,8704,8704
POWER_SHARED_MEM_W_CORE_3,0,0
POWER_SHARED_MEM_R_TAG_CORE_3,8704,8704
POWER_SHARED_MEM_W_TAG_CORE_3,0,0
POWER_BLOCK_STATES_R_CORE_4,20633,20633
POWER_BLOCK_STATES_W_CORE_4,20633,20633
POWER_FETCH_QUEUE_R_CORE_4,15842,15842
POWER_FETCH_QUEUE_W_CORE_4,15842,15842
POWER_INST_QUEUE_R_CORE_4,20647,20647
POWER_INST_QUEUE_W_CORE_4,15842,15842
POWER_BR_PRED_R_CORE_4,130,130
POWER_BR_PRED_W_CORE_4,130,130
POWER_RAS_R_CORE_4,32,32
POWER_RAS_W_CORE_4,0,0
POWER_ICACHE_R_CORE_4,15842,15842
POWER_ICACHE_W_CORE_4,3,3
POWER_ICACHE_R_TAG_CORE_4,15929,15929
POWER_ICACHE_MISS_BUF_R_CORE_4,0,0
POWER_ICACHE_MISS_BUF_W_CORE_4,174,174
POWER_ICACHE_MISS_BUF_R_TAG_CORE_4,87,87
POWER_ICACHE_MISS_BUF_W_TAG_CORE_4,0,0
POWER_ICACHE_TOT_ACC_CORE_4,0,0
POWER_ICACHE_CONF_CORE_4,0,0
POWER_INST_DECODER_R_CORE_4,15842,15842
POWER_INST_DECODER_W_CORE_4,0,0
POWER_MICRO_OP_SEQ_R_CORE_4,0,0
POWER_MICRO_OP_SEQ_W_CORE_4,0,0
POWER_OPERAND_DECODER_R_CORE_4,15842,15842
POWER_OPERAND_DECODER_W_CORE_4,0,0
POWER_UOP_QUEUE_R_CORE_4,20647,20647
POWER_UOP_QUEUE_W_CORE_4,15842,15842
POWER_REG_RENAMING_TABLE_R_CORE_4,0,0
POWER_REG_RENAMING_TABLE_W_CORE_4,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_4,15842,15842
POWER_FREELIST_R_CORE_4,0,0
POWER_FREELIST_W_CORE_4,0,0
POWER_RESERVATION_STATION_R_CORE_4,46432,46432
POWER_RESERVATION_STATION_W_CORE_4,15842,15842
POWER_RESERVATION_STATION_R_TAG_CORE_4,15842,15842
POWER_RESERVATION_STATION_W_TAG_CORE_4,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_4,15842,15842
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_4,15842,15842
POWER_PAYLOAD_RAM_R_CORE_4,15842,15842
POWER_PAYLOAD_RAM_W_CORE_4,15842,15842
POWER_EX_ALU_R_CORE_4,6850,6850
POWER_EX_FPU_R_CORE_4,0,0
POWER_EX_MUL_R_CORE_4,0,0
POWER_EX_SFU_R_CORE_4,0,0
POWER_REORDER_BUF_R_CORE_4,0,0
POWER_REORDER_BUF_W_CORE_4,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_4,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_4,15842,15842
POWER_FP_RENAME_R_CORE_4,0,0
POWER_FP_RENAME_W_CORE_4,0,0
POWER_LOAD_QUEUE_R_CORE_4,0,0
POWER_LOAD_QUEUE_W_CORE_4,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_4,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_4,0,0
POWER_STORE_QUEUE_R_CORE_4,0,0
POWER_STORE_QUEUE_W_CORE_4,0,0
POWER_STORE_QUEUE_R_TAG_CORE_4,0,0
POWER_STORE_QUEUE_W_TAG_CORE_4,0,0
POWER_DATA_TLB_R_CORE_4,0,0
POWER_DATA_TLB_W_CORE_4,0,0
POWER_DATA_TLB_R_TAG_CORE_4,0,0
POWER_DATA_TLB_W_TAG_CORE_4,0,0
POWER_INT_REGFILE_R_CORE_4,22692,22692
POWER_INT_REGFILE_W_CORE_4,15842,15842
POWER_FP_REGFILE_R_CORE_4,0,0
POWER_FP_REGFILE_W_CORE_4,0,0
POWER_GP_REGISTER_R_CORE_4,22692,22692
POWER_GP_REGISTER_W_CORE_4,15842,15842
POWER_FP_REGISTER_R_CORE_4,0,0
POWER_FP_REGISTER_W_CORE_4,0,0
POWER_SEGMENT_REGISTER_R_CORE_4,8992,8992
POWER_SEGMENT_REGISTER_W_CORE_4,8992,8992
POWER_CONTROL_REGISTER_R_CORE_4,0,0
POWER_CONTROL_REGISTER_W_CORE_4,0,0
POWER_FLAG_REGISTER_R_CORE_4,0,0
POWER_FLAG_REGISTER_W_CORE_4,0,0
POWER_EXEC_BYPASS_CORE_4,15842,15842
POWER_LOAD_BYPASS_CORE_4,480,480
POWER_PIPELINE_CORE_4,15842,15842
POWER_DCACHE_MISS_BUF_R_CORE_4,480,480
POWER_DCACHE_MISS_BUF_R_TAG_CORE_4,288,288
POWER_DCACHE_MISS_BUF_W_CORE_4,288,288
POWER_DCACHE_MISS_BUF_W_TAG_CORE_4,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_4,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_4,160,160
POWER_DCACHE_LINEFILL_BUF_W_CORE_4,160,160
POWER_L2CACHE_LINEFILL_BUF_W_CORE_4,160,160
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_4,160,160
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_4,160,160
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_4,160,160
POWER_DCACHE_WB_BUF_R_CORE_4,0,0
POWER_L2CACHE_WB_BUF_R_CORE_4,0,0
POWER_DCACHE_WB_BUF_W_CORE_4,0,0
POWER_L2CACHE_WB_BUF_W_CORE_4,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_4,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_4,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_4,0,0
POWER_DCACHE_R_CORE_4,0,0
POWER_L2CACHE_R_CORE_4,0,0
POWER_DCACHE_W_CORE_4,256,256
POWER_L2CACHE_W_CORE_4,0,0
POWER_DCACHE_R_TAG_CORE_4,288,288
POWER_L2CACHE_R_TAG_CORE_4,0,0
POWER_CONST_CACHE_R_CORE_4,0,0
POWER_CONST_CACHE_W_CORE_4,0,0
POWER_CONST_CACHE_R_TAG_CORE_4,0,0
POWER_CONST_CACHE_W_TAG_CORE_4,0,0
POWER_TEXTURE_CACHE_R_CORE_4,0,0
POWER_TEXTURE_CACHE_W_CORE_4,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_4,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_4,0,0
POWER_SHARED_MEM_R_CORE_4,8704,8704
POWER_SHARED_MEM_W_CORE_4,0,0
POWER_SHARED_MEM_R_TAG_CORE_4,8704,8704
POWER_SHARED_MEM_W_TAG_CORE_4,0,0
POWER_BLOCK_STATES_R_CORE_5,20639,20639
POWER_BLOCK_STATES_W_CORE_5,20639,20639
POWER_FETCH_QUEUE_R_CORE_5,15842,15842
POWER_FETCH_QUEUE_W_CORE_5,15842,15842
POWER_INST_QUEUE_R_CORE_5,20597,20597
POWER_INST_QUEUE_W_CORE_5,15842,15842
POWER_BR_PRED_R_CORE_5,130,130
POWER_BR_PRED_W_CORE_5,130,130
POWER_RAS_R_CORE_5,32,32
POWER_RAS_W_CORE_5,0,0
POWER_ICACHE_R_CORE_5,15842,15842
POWER_ICACHE_W_CORE_5,3,3
POWER_ICACHE_R_TAG_CORE_5,15929,15929
POWER_ICACHE_MISS_BUF_R_CORE_5,3,3
POWER_ICACHE_MISS_BUF_W_CORE_5,174,174
POWER_ICACHE_MISS_BUF_R_TAG_CORE_5,87,87
POWER_ICACHE_MISS_BUF_W_TAG_CORE_5,0,0
POWER_ICACHE_TOT_ACC_CORE_5,0,0
POWER_ICACHE_CONF_CORE_5,0,0
POWER_INST_DECODER_R_CORE_5,15842,15842
POWER_INST_DECODER_W_CORE_5,0,0
POWER_MICRO_OP_SEQ_R_CORE_5,0,0
POWER_MICRO_OP_SEQ_W_CORE_5,0,0
POWER_OPERAND_DECODER_R_CORE_5,15842,15842
POWER_OPERAND_DECODER_W_CORE_5,0,0
POWER_UOP_QUEUE_R_CORE_5,20597,20597
POWER_UOP_QUEUE_W_CORE_5,15842,15842
POWER_REG_RENAMING_TABLE_R_CORE_5,0,0
POWER_REG_RENAMING_TABLE_W_CORE_5,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_5,15842,15842
POWER_FREELIST_R_CORE_5,0,0
POWER_FREELIST_W_CORE_5,0,0
POWER_RESERVATION_STATION_R_CORE_5,46657,46657
POWER_RESERVATION_STATION_W_CORE_5,15842,15842
POWER_RESERVATION_STATION_R_TAG_CORE_5,15842,15842
POWER_RESERVATION_STATION_W_TAG_CORE_5,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_5,15842,15842
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_5,15842,15842
POWER_PAYLOAD_RAM_R_CORE_5,15842,15842
POWER_PAYLOAD_RAM_W_CORE_5,15842,15842
POWER_EX_ALU_R_CORE_5,6850,6850
POWER_EX_FPU_R_CORE_5,0,0
POWER_EX_MUL_R_CORE_5,0,0
POWER_EX_SFU_R_CORE_5,0,0
POWER_REORDER_BUF_R_CORE_5,0,0
POWER_REORDER_BUF_W_CORE_5,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_5,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_5,15842,15842
POWER_FP_RENAME_R_CORE_5,0,0
POWER_FP_RENAME_W_CORE_5,0,0
POWER_LOAD_QUEUE_R_CORE_5,0,0
POWER_LOAD_QUEUE_W_CORE_5,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_5,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_5,0,0
POWER_STORE_QUEUE_R_CORE_5,0,0
POWER_STORE_QUEUE_W_CORE_5,0,0
POWER_STORE_QUEUE_R_TAG_CORE_5,0,0
POWER_STORE_QUEUE_W_TAG_CORE_5,0,0
POWER_DATA_TLB_R_CORE_5,0,0
POWER_DATA_TLB_W_CORE_5,0,0
POWER_DATA_TLB_R_TAG_CORE_5,0,0
POWER_DATA_TLB_W_TAG_CORE_5,0,0
POWER_INT_REGFILE_R_CORE_5,22692,22692
POWER_INT_REGFILE_W_CORE_5,15842,15842
POWER_FP_REGFILE_R_CORE_5,0,0
POWER_FP_REGFILE_W_CORE_5,0,0
POWER_GP_REGISTER_R_CORE_5,22692,22692
POWER_GP_REGISTER_W_CORE_5,15842,15842
POWER_FP_REGISTER_R_CORE_5,0,0
POWER_FP_REGISTER_W_CORE_5,0,0
POWER_SEGMENT_REGISTER_R_CORE_5,8992,8992
POWER_SEGMENT_REGISTER_W_CORE_5,8992,8992
POWER_CONTROL_REGISTER_R_CORE_5,0,0
POWER_CONTROL_REGISTER_W_CORE_5,0,0
POWER_FLAG_REGISTER_R_CORE_5,0,0
POWER_FLAG_REGISTER_W_CORE_5,0,0
POWER_EXEC_BYPASS_CORE_5,15842,15842
POWER_LOAD_BYPASS_CORE_5,510,510
POWER_PIPELINE_CORE_5,15842,15842
POWER_DCACHE_MISS_BUF_R_CORE_5,507,507
POWER_DCACHE_MISS_BUF_R_TAG_CORE_5,288,288
POWER_DCACHE_MISS_BUF_W_CORE_5,288,288
POWER_DCACHE_MISS_BUF_W_TAG_CORE_5,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_5,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_5,170,170
POWER_DCACHE_LINEFILL_BUF_W_CORE_5,170,170
POWER_L2CACHE_LINEFILL_BUF_W_CORE_5,170,170
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_5,170,170
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_5,170,170
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_5,170,170
POWER_DCACHE_WB_BUF_R_CORE_5,0,0
POWER_L2CACHE_WB_BUF_R_CORE_5,0,0
POWER_DCACHE_WB_BUF_W_CORE_5,0,0
POWER_L2CACHE_WB_BUF_W_CORE_5,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_5,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_5,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_5,0,0
POWER_DCACHE_R_CORE_5,0,0
POWER_L2CACHE_R_CORE_5,0,0
POWER_DCACHE_W_CORE_5,256,256
POWER_L2CACHE_W_CORE_5,0,0
POWER_DCACHE_R_TAG_CORE_5,288,288
POWER_L2CACHE_R_TAG_CORE_5,0,0
POWER_CONST_CACHE_R_CORE_5,0,0
POWER_CONST_CACHE_W_CORE_5,0,0
POWER_CONST_CACHE_R_TAG_CORE_5,0,0
POWER_CONST_CACHE_W_TAG_CORE_5,0,0
POWER_TEXTURE_CACHE_R_CORE_5,0,0
POWER_TEXTURE_CACHE_W_CORE_5,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_5,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_5,0,0
POWER_SHARED_MEM_R_CORE_5,8704,8704
POWER_SHARED_MEM_W_CORE_5,0,0
POWER_SHARED_MEM_R_TAG_CORE_5,8704,8704
POWER_SHARED_MEM_W_TAG_CORE_5,0,0
POWER_BLOCK_STATES_R_CORE_6,20627,20627
POWER_BLOCK_STATES_W_CORE_6,20627,20627
POWER_FETCH_QUEUE_R_CORE_6,15842,15842
POWER_FETCH_QUEUE_W_CORE_6,15842,15842
POWER_INST_QUEUE_R_CORE_6,21479,21479
POWER_INST_QUEUE_W_CORE_6,15842,15842
POWER_BR_PRED_R_CORE_6,130,130
POWER_BR_PRED_W_CORE_6,130,130
POWER_RAS_R_CORE_6,32,32
POWER_RAS_W_CORE_6,0,0
POWER_ICACHE_R_CORE_6,15842,15842
POWER_ICACHE_W_CORE_6,3,3
POWER_ICACHE_R_TAG_CORE_6,15937,15937
POWER_ICACHE_MISS_BUF_R_CORE_6,0,0
POWER_ICACHE_MISS_BUF_W_CORE_6,190,190
POWER_ICACHE_MISS_BUF_R_TAG_CORE_6,95,95
POWER_ICACHE_MISS_BUF_W_TAG_CORE_6,0,0
POWER_ICACHE_TOT_ACC_CORE_6,0,0
POWER_ICACHE_CONF_CORE_6,0,0
POWER_INST_DECODER_R_CORE_6,15842,15842
POWER_INST_DECODER_W_CORE_6,0,0
POWER_MICRO_OP_SEQ_R_CORE_6,0,0
POWER_MICRO_OP_SEQ_W_CORE_6,0,0
POWER_OPERAND_DECODER_R_CORE_6,15842,15842
POWER_OPERAND_DECODER_W_CORE_6,0,0
POWER_UOP_QUEUE_R_CORE_6,21479,21479
POWER_UOP_QUEUE_W_CORE_6,15842,15842
POWER_REG_RENAMING_TABLE_R_CORE_6,0,0
POWER_REG_RENAMING_TABLE_W_CORE_6,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_6,15842,15842
POWER_FREELIST_R_CORE_6,0,0
POWER_FREELIST_W_CORE_6,0,0
POWER_RESERVATION_STATION_R_CORE_6,49841,49841
POWER_RESERVATION_STATION_W_CORE_6,15842,15842
POWER_RESERVATION_STATION_R_TAG_CORE_6,15842,15842
POWER_RESERVATION_STATION_W_TAG_CORE_6,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_6,15842,15842
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_6,15842,15842
POWER_PAYLOAD_RAM_R_CORE_6,15842,15842
POWER_PAYLOAD_RAM_W_CORE_6,15842,15842
POWER_EX_ALU_R_CORE_6,6850,6850
POWER_EX_FPU_R_CORE_6,0,0
POWER_EX_MUL_R_CORE_6,0,0
POWER_EX_SFU_R_CORE_6,0,0
POWER_REORDER_BUF_R_CORE_6,0,0
POWER_REORDER_BUF_W_CORE_6,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_6,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_6,15842,15842
POWER_FP_RENAME_R_CORE_6,0,0
POWER_FP_RENAME_W_CORE_6,0,0
POWER_LOAD_QUEUE_R_CORE_6,0,0
POWER_LOAD_QUEUE_W_CORE_6,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_6,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_6,0,0
POWER_STORE_QUEUE_R_CORE_6,0,0
POWER_STORE_QUEUE_W_CORE_6,0,0
POWER_STORE_QUEUE_R_TAG_CORE_6,0,0
POWER_STORE_QUEUE_W_TAG_CORE_6,0,0
POWER_DATA_TLB_R_CORE_6,0,0
POWER_DATA_TLB_W_CORE_6,0,0
POWER_DATA_TLB_R_TAG_CORE_6,0,0
POWER_DATA_TLB_W_TAG_CORE_6,0,0
POWER_INT_REGFILE_R_CORE_6,22692,22692
POWER_INT_REGFILE_W_CORE_6,15842,15842
POWER_FP_REGFILE_R_CORE_6,0,0
POWER_FP_REGFILE_W_CORE_6,0,0
POWER_GP_REGISTER_R_CORE_6,22692,22692
POWER_GP_REGISTER_W_CORE_6,15842,15842
POWER_FP_REGISTER_R_CORE_6,0,0
POWER_FP_REGISTER_W_CORE_6,0,0
POWER_SEGMENT_REGISTER_R_CORE_6,8992,8992
POWER_SEGMENT_REGISTER_W_CORE_6,8992,8992
POWER_CONTROL_REGISTER_R_CORE_6,0,0
POWER_CONTROL_REGISTER_W_CORE_6,0,0
POWER_FLAG_REGISTER_R_CORE_6,0,0
POWER_FLAG_REGISTER_W_CORE_6,0,0
POWER_EXEC_BYPASS_CORE_6,15842,15842
POWER_LOAD_BYPASS_CORE_6,474,474
POWER_PIPELINE_CORE_6,15842,15842
POWER_DCACHE_MISS_BUF_R_CORE_6,474,474
POWER_DCACHE_MISS_BUF_R_TAG_CORE_6,288,288
POWER_DCACHE_MISS_BUF_W_CORE_6,288,288
POWER_DCACHE_MISS_BUF_W_TAG_CORE_6,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_6,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_6,158,158
POWER_DCACHE_LINEFILL_BUF_W_CORE_6,158,158
POWER_L2CACHE_LINEFILL_BUF_W_CORE_6,158,158
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_6,158,158
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_6,158,158
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_6,158,158
POWER_DCACHE_WB_BUF_R_CORE_6,0,0
POWER_L2CACHE_WB_BUF_R_CORE_6,0,0
POWER_DCACHE_WB_BUF_W_CORE_6,0,0
POWER_L2CACHE_WB_BUF_W_CORE_6,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_6,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_6,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_6,0,0
POWER_DCACHE_R_CORE_6,0,0
POWER_L2CACHE_R_CORE_6,0,0
POWER_DCACHE_W_CORE_6,256,256
POWER_L2CACHE_W_CORE_6,0,0
POWER_DCACHE_R_TAG_CORE_6,288,288
POWER_L2CACHE_R_TAG_CORE_6,0,0
POWER_CONST_CACHE_R_CORE_6,0,0
POWER_CONST_CACHE_W_CORE_6,0,0
POWER_CONST_CACHE_R_TAG_CORE_6,0,0
POWER_CONST_CACHE_W_TAG_CORE_6,0,0
POWER_TEXTURE_CACHE_R_CORE_6,0,0
POWER_TEXTURE_CACHE_W_CORE_6,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_6,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_6,0,0
POWER_SHARED_MEM_R_CORE_6,8704,8704
POWER_SHARED_MEM_W_CORE_6,0,0
POWER_SHARED_MEM_R_TAG_CORE_6,8704,8704
POWER_SHARED_MEM_W_TAG_CORE_6,0,0
POWER_BLOCK_STATES_R_CORE_7,20625,20625
POWER_BLOCK_STATES_W_CORE_7,20625,20625
POWER_FETCH_QUEUE_R_CORE_7,15842,15842
POWER_FETCH_QUEUE_W_CORE_7,15842,15842
POWER_INST_QUEUE_R_CORE_7,21448,21448
POWER_INST_QUEUE_W_CORE_7,15842,15842
POWER_BR_PRED_R_CORE_7,130,130
POWER_BR_PRED_W_CORE_7,130,130
POWER_RAS_R_CORE_7,32,32
POWER_RAS_W_CORE_7,0,0
POWER_ICACHE_R_CORE_7,15842,15842
POWER_ICACHE_W_CORE_7,3,3
POWER_ICACHE_R_TAG_CORE_7,15933,15933
POWER_ICACHE_MISS_BUF_R_CORE_7,0,0
POWER_ICACHE_MISS_BUF_W_CORE_7,182,182
POWER_ICACHE_MISS_BUF_R_TAG_CORE_7,91,91
POWER_ICACHE_MISS_BUF_W_TAG_CORE_7,0,0
POWER_ICACHE_TOT_ACC_CORE_7,0,0
POWER_ICACHE_CONF_CORE_7,0,0
POWER_INST_DECODER_R_CORE_7,15842,15842
POWER_INST_DECODER_W_CORE_7,0,0
POWER_MICRO_OP_SEQ_R_CORE_7,0,0
POWER_MICRO_OP_SEQ_W_CORE_7,0,0
POWER_OPERAND_DECODER_R_CORE_7,15842,15842
POWER_OPERAND_DECODER_W_CORE_7,0,0
POWER_UOP_QUEUE_R_CORE_7,21448,21448
POWER_UOP_QUEUE_W_CORE_7,15842,15842
POWER_REG_RENAMING_TABLE_R_CORE_7,0,0
POWER_REG_RENAMING_TABLE_W_CORE_7,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_7,15842,15842
POWER_FREELIST_R_CORE_7,0,0
POWER_FREELIST_W_CORE_7,0,0
POWER_RESERVATION_STATION_R_CORE_7,48093,48093
POWER_RESERVATION_STATION_W_CORE_7,15842,15842
POWER_RESERVATION_STATION_R_TAG_CORE_7,15842,15842
POWER_RESERVATION_STATION_W_TAG_CORE_7,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_7,15842,15842
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_7,15842,15842
POWER_PAYLOAD_RAM_R_CORE_7,15842,15842
POWER_PAYLOAD_RAM_W_CORE_7,15842,15842
POWER_EX_ALU_R_CORE_7,6850,6850
POWER_EX_FPU_R_CORE_7,0,0
POWER_EX_MUL_R_CORE_7,0,0
POWER_EX_SFU_R_CORE_7,0,0
POWER_REORDER_BUF_R_CORE_7,0,0
POWER_REORDER_BUF_W_CORE_7,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_7,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_7,15842,15842
POWER_FP_RENAME_R_CORE_7,0,0
POWER_FP_RENAME_W_CORE_7,0,0
POWER_LOAD_QUEUE_R_CORE_7,0,0
POWER_LOAD_QUEUE_W_CORE_7,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_7,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_7,0,0
POWER_STORE_QUEUE_R_CORE_7,0,0
POWER_STORE_QUEUE_W_CORE_7,0,0
POWER_STORE_QUEUE_R_TAG_CORE_7,0,0
POWER_STORE_QUEUE_W_TAG_CORE_7,0,0
POWER_DATA_TLB_R_CORE_7,0,0
POWER_DATA_TLB_W_CORE_7,0,0
POWER_DATA_TLB_R_TAG_CORE_7,0,0
POWER_DATA_TLB_W_TAG_CORE_7,0,0
POWER_INT_REGFILE_R_CORE_7,22692,22692
POWER_INT_REGFILE_W_CORE_7,15842,15842
POWER_FP_REGFILE_R_CORE_7,0,0
POWER_FP_REGFILE_W_CORE_7,0,0
POWER_GP_REGISTER_R_CORE_7,22692,22692
POWER_GP_REGISTER_W_CORE_7,15842,15842
POWER_FP_REGISTER_R_CORE_7,0,0
POWER_FP_REGISTER_W_CORE_7,0,0
POWER_SEGMENT_REGISTER_R_CORE_7,8992,8992
POWER_SEGMENT_REGISTER_W_CORE_7,8992,8992
POWER_CONTROL_REGISTER_R_CORE_7,0,0
POWER_CONTROL_REGISTER_W_CORE_7,0,0
POWER_FLAG_REGISTER_R_CORE_7,0,0
POWER_FLAG_REGISTER_W_CORE_7,0,0
POWER_EXEC_BYPASS_CORE_7,15842,15842
POWER_LOAD_BYPASS_CORE_7,363,363
POWER_PIPELINE_CORE_7,15842,15842
POWER_DCACHE_MISS_BUF_R_CORE_7,363,363
POWER_DCACHE_MISS_BUF_R_TAG_CORE_7,288,288
POWER_DCACHE_MISS_BUF_W_CORE_7,288,288
POWER_DCACHE_MISS_BUF_W_TAG_CORE_7,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_7,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_7,121,121
POWER_DCACHE_LINEFILL_BUF_W_CORE_7,121,121
POWER_L2CACHE_LINEFILL_BUF_W_CORE_7,121,121
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_7,121,121
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_7,121,121
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_7,121,121
POWER_DCACHE_WB_BUF_R_CORE_7,0,0
POWER_L2CACHE_WB_BUF_R_CORE_7,0,0
POWER_DCACHE_WB_BUF_W_CORE_7,0,0
POWER_L2CACHE_WB_BUF_W_CORE_7,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_7,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_7,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_7,0,0
POWER_DCACHE_R_CORE_7,0,0
POWER_L2CACHE_R_CORE_7,0,0
POWER_DCACHE_W_CORE_7,256,256
POWER_L2CACHE_W_CORE_7,0,0
POWER_DCACHE_R_TAG_CORE_7,288,288
POWER_L2CACHE_R_TAG_CORE_7,0,0
POWER_CONST_CACHE_R_CORE_7,0,0
POWER_CONST_CACHE_W_CORE_7,0,0
POWER_CONST_CACHE_R_TAG_CORE_7,0,0
POWER_CONST_CACHE_W_TAG_CORE_7,0,0
POWER_TEXTURE_CACHE_R_CORE_7,0,0
POWER_TEXTURE_CACHE_W_CORE_7,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_7,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_7,0,0
POWER_SHARED_MEM_R_CORE_7,8704,8704
POWER_SHARED_MEM_W_CORE_7,0,0
POWER_SHARED_MEM_R_TAG_CORE_7,8704,8704
POWER_SHARED_MEM_W_TAG_CORE_7,0,0
POWER_BLOCK_STATES_R_CORE_8,20633,20633
POWER_BLOCK_STATES_W_CORE_8,20633,20633
POWER_FETCH_QUEUE_R_CORE_8,15842,15842
POWER_FETCH_QUEUE_W_CORE_8,15842,15842
POWER_INST_QUEUE_R_CORE_8,20661,20661
POWER_INST_QUEUE_W_CORE_8,15842,15842
POWER_BR_PRED_R_CORE_8,130,130
POWER_BR_PRED_W_CORE_8,130,130
POWER_RAS_R_CORE_8,32,32
POWER_RAS_W_CORE_8,0,0
POWER_ICACHE_R_CORE_8,15842,15842
POWER_ICACHE_W_CORE_8,3,3
POWER_ICACHE_R_TAG_CORE_8,15929,15929
POWER_ICACHE_MISS_BUF_R_CORE_8,0,0
POWER_ICACHE_MISS_BUF_W_CORE_8,174,174
POWER_ICACHE_MISS_BUF_R_TAG_CORE_8,87,87
POWER_ICACHE_MISS_BUF_W_TAG_CORE_8,0,0
POWER_ICACHE_TOT_ACC_CORE_8,0,0
POWER_ICACHE_CONF_CORE_8,0,0
POWER_INST_DECODER_R_CORE_8,15842,15842
POWER_INST_DECODER_W_CORE_8,0,0
POWER_MICRO_OP_SEQ_R_CORE_8,0,0
POWER_MICRO_OP_SEQ_W_CORE_8,0,0
POWER_OPERAND_DECODER_R_CORE_8,15842,15842
POWER_OPERAND_DECODER_W_CORE_8,0,0
POWER_UOP_QUEUE_R_CORE_8,20661,20661
POWER_UOP_QUEUE_W_CORE_8,15842,15842
POWER_REG_RENAMING_TABLE_R_CORE_8,0,0
POWER_REG_RENAMING_TABLE_W_CORE_8,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_8,15842,15842
POWER_FREELIST_R_CORE_8,0,0
POWER_FREELIST_W_CORE_8,0,0
POWER_RESERVATION_STATION_R_CORE_8,46445,46445
POWER_RESERVATION_STATION_W_CORE_8,15842,15842
POWER_RESERVATION_STATION_R_TAG_CORE_8,15842,15842
POWER_RESERVATION_STATION_W_TAG_CORE_8,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_8,15842,15842
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_8,15842,15842
POWER_PAYLOAD_RAM_R_CORE_8,15842,15842
POWER_PAYLOAD_RAM_W_CORE_8,15842,15842
POWER_EX_ALU_R_CORE_8,6850,6850
POWER_EX_FPU_R_CORE_8,0,0
POWER_EX_MUL_R_CORE_8,0,0
POWER_EX_SFU_R_CORE_8,0,0
POWER_REORDER_BUF_R_CORE_8,0,0
POWER_REORDER_BUF_W_CORE_8,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_8,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_8,15842,15842
POWER_FP_RENAME_R_CORE_8,0,0
POWER_FP_RENAME_W_CORE_8,0,0
POWER_LOAD_QUEUE_R_CORE_8,0,0
POWER_LOAD_QUEUE_W_CORE_8,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_8,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_8,0,0
POWER_STORE_QUEUE_R_CORE_8,0,0
POWER_STORE_QUEUE_W_CORE_8,0,0
POWER_STORE_QUEUE_R_TAG_CORE_8,0,0
POWER_STORE_QUEUE_W_TAG_CORE_8,0,0
POWER_DATA_TLB_R_CORE_8,0,0
POWER_DATA_TLB_W_CORE_8,0,0
POWER_DATA_TLB_R_TAG_CORE_8,0,0
POWER_DATA_TLB_W_TAG_CORE_8,0,0
POWER_INT_REGFILE_R_CORE_8,22692,22692
POWER_INT_REGFILE_W_CORE_8,15842,15842
POWER_FP_REGFILE_R_CORE_8,0,0
POWER_FP_REGFILE_W_CORE_8,0,0
POWER_GP_REGISTER_R_CORE_8,22692,22692
POWER_GP_REGISTER_W_CORE_8,15842,15842
POWER_FP_REGISTER_R_CORE_8,0,0
POWER_FP_REGISTER_W_CORE_8,0,0
POWER_SEGMENT_REGISTER_R_CORE_8,8992,8992
POWER_SEGMENT_REGISTER_W_CORE_8,8992,8992
POWER_CONTROL_REGISTER_R_CORE_8,0,0
POWER_CONTROL_REGISTER_W_CORE_8,0,0
POWER_FLAG_REGISTER_R_CORE_8,0,0
POWER_FLAG_REGISTER_W_CORE_8,0,0
POWER_EXEC_BYPASS_CORE_8,15842,15842
POWER_LOAD_BYPASS_CORE_8,276,276
POWER_PIPELINE_CORE_8,15842,15842
POWER_DCACHE_MISS_BUF_R_CORE_8,276,276
POWER_DCACHE_MISS_BUF_R_TAG_CORE_8,288,288
POWER_DCACHE_MISS_BUF_W_CORE_8,288,288
POWER_DCACHE_MISS_BUF_W_TAG_CORE_8,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_8,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_8,92,92
POWER_DCACHE_LINEFILL_BUF_W_CORE_8,92,92
POWER_L2CACHE_LINEFILL_BUF_W_CORE_8,92,92
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_8,92,92
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_8,92,92
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_8,92,92
POWER_DCACHE_WB_BUF_R_CORE_8,0,0
POWER_L2CACHE_WB_BUF_R_CORE_8,0,0
POWER_DCACHE_WB_BUF_W_CORE_8,0,0
POWER_L2CACHE_WB_BUF_W_CORE_8,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_8,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_8,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_8,0,0
POWER_DCACHE_R_CORE_8,0,0
POWER_L2CACHE_R_CORE_8,0,0
POWER_DCACHE_W_CORE_8,256,256
POWER_L2CACHE_W_CORE_8,0,0
POWER_DCACHE_R_TAG_CORE_8,288,288
POWER_L2CACHE_R_TAG_CORE_8,0,0
POWER_CONST_CACHE_R_CORE_8,0,0
POWER_CONST_CACHE_W_CORE_8,0,0
POWER_CONST_CACHE_R_TAG_CORE_8,0,0
POWER_CONST_CACHE_W_TAG_CORE_8,0,0
POWER_TEXTURE_CACHE_R_CORE_8,0,0
POWER_TEXTURE_CACHE_W_CORE_8,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_8,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_8,0,0
POWER_SHARED_MEM_R_CORE_8,8704,8704
POWER_SHARED_MEM_W_CORE_8,0,0
POWER_SHARED_MEM_R_TAG_CORE_8,8704,8704
POWER_SHARED_MEM_W_TAG_CORE_8,0,0
POWER_BLOCK_STATES_R_CORE_9,20639,20639
POWER_BLOCK_STATES_W_CORE_9,20639,20639
POWER_FETCH_QUEUE_R_CORE_9,15842,15842
POWER_FETCH_QUEUE_W_CORE_9,15842,15842
POWER_INST_QUEUE_R_CORE_9,20605,20605
POWER_INST_QUEUE_W_CORE_9,15842,15842
POWER_BR_PRED_R_CORE_9,130,130
POWER_BR_PRED_W_CORE_9,130,130
POWER_RAS_R_CORE_9,32,32
POWER_RAS_W_CORE_9,0,0
POWER_ICACHE_R_CORE_9,15842,15842
POWER_ICACHE_W_CORE_9,3,3
POWER_ICACHE_R_TAG_CORE_9,15929,15929
POWER_ICACHE_MISS_BUF_R_CORE_9,0,0
POWER_ICACHE_MISS_BUF_W_CORE_9,174,174
POWER_ICACHE_MISS_BUF_R_TAG_CORE_9,87,87
POWER_ICACHE_MISS_BUF_W_TAG_CORE_9,0,0
POWER_ICACHE_TOT_ACC_CORE_9,0,0
POWER_ICACHE_CONF_CORE_9,0,0
POWER_INST_DECODER_R_CORE_9,15842,15842
POWER_INST_DECODER_W_CORE_9,0,0
POWER_MICRO_OP_SEQ_R_CORE_9,0,0
POWER_MICRO_OP_SEQ_W_CORE_9,0,0
POWER_OPERAND_DECODER_R_CORE_9,15842,15842
POWER_OPERAND_DECODER_W_CORE_9,0,0
POWER_UOP_QUEUE_R_CORE_9,20605,20605
POWER_UOP_QUEUE_W_CORE_9,15842,15842
POWER_REG_RENAMING_TABLE_R_CORE_9,0,0
POWER_REG_RENAMING_TABLE_W_CORE_9,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_9,15842,15842
POWER_FREELIST_R_CORE_9,0,0
POWER_FREELIST_W_CORE_9,0,0
POWER_RESERVATION_STATION_R_CORE_9,46707,46707
POWER_RESERVATION_STATION_W_CORE_9,15842,15842
POWER_RESERVATION_STATION_R_TAG_CORE_9,15842,15842
POWER_RESERVATION_STATION_W_TAG_CORE_9,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_9,15842,15842
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_9,15842,15842
POWER_PAYLOAD_RAM_R_CORE_9,15842,15842
POWER_PAYLOAD_RAM_W_CORE_9,15842,15842
POWER_EX_ALU_R_CORE_9,6850,6850
POWER_EX_FPU_R_CORE_9,0,0
POWER_EX_MUL_R_CORE_9,0,0
POWER_EX_SFU_R_CORE_9,0,0
POWER_REORDER_BUF_R_CORE_9,0,0
POWER_REORDER_BUF_W_CORE_9,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_9,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_9,15842,15842
POWER_FP_RENAME_R_CORE_9,0,0
POWER_FP_RENAME_W_CORE_9,0,0
POWER_LOAD_QUEUE_R_CORE_9,0,0
POWER_LOAD_QUEUE_W_CORE_9,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_9,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_9,0,0
POWER_STORE_QUEUE_R_CORE_9,0,0
POWER_STORE_QUEUE_W_CORE_9,0,0
POWER_STORE_QUEUE_R_TAG_CORE_9,0,0
POWER_STORE_QUEUE_W_TAG_CORE_9,0,0
POWER_DATA_TLB_R_CORE_9,0,0
POWER_DATA_TLB_W_CORE_9,0,0
POWER_DATA_TLB_R_TAG_CORE_9,0,0
POWER_DATA_TLB_W_TAG_CORE_9,0,0
POWER_INT_REGFILE_R_CORE_9,22692,22692
POWER_INT_REGFILE_W_CORE_9,15842,15842
POWER_FP_REGFILE_R_CORE_9,0,0
POWER_FP_REGFILE_W_CORE_9,0,0
POWER_GP_REGISTER_R_CORE_9,22692,22692
POWER_GP_REGISTER_W_CORE_9,15842,15842
POWER_FP_REGISTER_R_CORE_9,0,0
POWER_FP_REGISTER_W_CORE_9,0,0
POWER_SEGMENT_REGISTER_R_CORE_9,8992,8992
POWER_SEGMENT_REGISTER_W_CORE_9,8992,8992
POWER_CONTROL_REGISTER_R_CORE_9,0,0
POWER_CONTROL_REGISTER_W_CORE_9,0,0
POWER_FLAG_REGISTER_R_CORE_9,0,0
POWER_FLAG_REGISTER_W_CORE_9,0,0
POWER_EXEC_BYPASS_CORE_9,15842,15842
POWER_LOAD_BYPASS_CORE_9,393,393
POWER_PIPELINE_CORE_9,15842,15842
POWER_DCACHE_MISS_BUF_R_CORE_9,393,393
POWER_DCACHE_MISS_BUF_R_TAG_CORE_9,288,288
POWER_DCACHE_MISS_BUF_W_CORE_9,288,288
POWER_DCACHE_MISS_BUF_W_TAG_CORE_9,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_9,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_9,131,131
POWER_DCACHE_LINEFILL_BUF_W_CORE_9,131,131
POWER_L2CACHE_LINEFILL_BUF_W_CORE_9,131,131
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_9,131,131
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_9,131,131
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_9,131,131
POWER_DCACHE_WB_BUF_R_CORE_9,0,0
POWER_L2CACHE_WB_BUF_R_CORE_9,0,0
POWER_DCACHE_WB_BUF_W_CORE_9,0,0
POWER_L2CACHE_WB_BUF_W_CORE_9,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_9,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_9,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_9,0,0
POWER_DCACHE_R_CORE_9,0,0
POWER_L2CACHE_R_CORE_9,0,0
POWER_DCACHE_W_CORE_9,256,256
POWER_L2CACHE_W_CORE_9,0,0
POWER_DCACHE_R_TAG_CORE_9,288,288
POWER_L2CACHE_R_TAG_CORE_9,0,0
POWER_CONST_CACHE_R_CORE_9,0,0
POWER_CONST_CACHE_W_CORE_9,0,0
POWER_CONST_CACHE_R_TAG_CORE_9,0,0
POWER_CONST_CACHE_W_TAG_CORE_9,0,0
POWER_TEXTURE_CACHE_R_CORE_9,0,0
POWER_TEXTURE_CACHE_W_CORE_9,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_9,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_9,0,0
POWER_SHARED_MEM_R_CORE_9,8704,8704
POWER_SHARED_MEM_W_CORE_9,0,0
POWER_SHARED_MEM_R_TAG_CORE_9,8704,8704
POWER_SHARED_MEM_W_TAG_CORE_9,0,0
POWER_BLOCK_STATES_R_CORE_10,20691,20691
POWER_BLOCK_STATES_W_CORE_10,20691,20691
POWER_FETCH_QUEUE_R_CORE_10,15842,15842
POWER_FETCH_QUEUE_W_CORE_10,15842,15842
POWER_INST_QUEUE_R_CORE_10,21261,21261
POWER_INST_QUEUE_W_CORE_10,15842,15842
POWER_BR_PRED_R_CORE_10,130,130
POWER_BR_PRED_W_CORE_10,130,130
POWER_RAS_R_CORE_10,32,32
POWER_RAS_W_CORE_10,0,0
POWER_ICACHE_R_CORE_10,15842,15842
POWER_ICACHE_W_CORE_10,3,3
POWER_ICACHE_R_TAG_CORE_10,15937,15937
POWER_ICACHE_MISS_BUF_R_CORE_10,3,3
POWER_ICACHE_MISS_BUF_W_CORE_10,190,190
POWER_ICACHE_MISS_BUF_R_TAG_CORE_10,95,95
POWER_ICACHE_MISS_BUF_W_TAG_CORE_10,0,0
POWER_ICACHE_TOT_ACC_CORE_10,0,0
POWER_ICACHE_CONF_CORE_10,0,0
POWER_INST_DECODER_R_CORE_10,15842,15842
POWER_INST_DECODER_W_CORE_10,0,0
POWER_MICRO_OP_SEQ_R_CORE_10,0,0
POWER_MICRO_OP_SEQ_W_CORE_10,0,0
POWER_OPERAND_DECODER_R_CORE_10,15842,15842
POWER_OPERAND_DECODER_W_CORE_10,0,0
POWER_UOP_QUEUE_R_CORE_10,21261,21261
POWER_UOP_QUEUE_W_CORE_10,15842,15842
POWER_REG_RENAMING_TABLE_R_CORE_10,0,0
POWER_REG_RENAMING_TABLE_W_CORE_10,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_10,15842,15842
POWER_FREELIST_R_CORE_10,0,0
POWER_FREELIST_W_CORE_10,0,0
POWER_RESERVATION_STATION_R_CORE_10,48088,48088
POWER_RESERVATION_STATION_W_CORE_10,15842,15842
POWER_RESERVATION_STATION_R_TAG_CORE_10,15842,15842
POWER_RESERVATION_STATION_W_TAG_CORE_10,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_10,15842,15842
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_10,15842,15842
POWER_PAYLOAD_RAM_R_CORE_10,15842,15842
POWER_PAYLOAD_RAM_W_CORE_10,15842,15842
POWER_EX_ALU_R_CORE_10,6850,6850
POWER_EX_FPU_R_CORE_10,0,0
POWER_EX_MUL_R_CORE_10,0,0
POWER_EX_SFU_R_CORE_10,0,0
POWER_REORDER_BUF_R_CORE_10,0,0
POWER_REORDER_BUF_W_CORE_10,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_10,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_10,15842,15842
POWER_FP_RENAME_R_CORE_10,0,0
POWER_FP_RENAME_W_CORE_10,0,0
POWER_LOAD_QUEUE_R_CORE_10,0,0
POWER_LOAD_QUEUE_W_CORE_10,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_10,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_10,0,0
POWER_STORE_QUEUE_R_CORE_10,0,0
POWER_STORE_QUEUE_W_CORE_10,0,0
POWER_STORE_QUEUE_R_TAG_CORE_10,0,0
POWER_STORE_QUEUE_W_TAG_CORE_10,0,0
POWER_DATA_TLB_R_CORE_10,0,0
POWER_DATA_TLB_W_CORE_10,0,0
POWER_DATA_TLB_R_TAG_CORE_10,0,0
POWER_DATA_TLB_W_TAG_CORE_10,0,0
POWER_INT_REGFILE_R_CORE_10,22692,22692
POWER_INT_REGFILE_W_CORE_10,15842,15842
POWER_FP_REGFILE_R_CORE_10,0,0
POWER_FP_REGFILE_W_CORE_10,0,0
POWER_GP_REGISTER_R_CORE_10,22692,22692
POWER_GP_REGISTER_W_CORE_10,15842,15842
POWER_FP_REGISTER_R_CORE_10,0,0
POWER_FP_REGISTER_W_CORE_10,0,0
POWER_SEGMENT_REGISTER_R_CORE_10,8992,8992
POWER_SEGMENT_REGISTER_W_CORE_10,8992,8992
POWER_CONTROL_REGISTER_R_CORE_10,0,0
POWER_CONTROL_REGISTER_W_CORE_10,0,0
POWER_FLAG_REGISTER_R_CORE_10,0,0
POWER_FLAG_REGISTER_W_CORE_10,0,0
POWER_EXEC_BYPASS_CORE_10,15842,15842
POWER_LOAD_BYPASS_CORE_10,270,270
POWER_PIPELINE_CORE_10,15842,15842
POWER_DCACHE_MISS_BUF_R_CORE_10,267,267
POWER_DCACHE_MISS_BUF_R_TAG_CORE_10,288,288
POWER_DCACHE_MISS_BUF_W_CORE_10,288,288
POWER_DCACHE_MISS_BUF_W_TAG_CORE_10,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_10,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_10,90,90
POWER_DCACHE_LINEFILL_BUF_W_CORE_10,90,90
POWER_L2CACHE_LINEFILL_BUF_W_CORE_10,90,90
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_10,90,90
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_10,90,90
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_10,90,90
POWER_DCACHE_WB_BUF_R_CORE_10,0,0
POWER_L2CACHE_WB_BUF_R_CORE_10,0,0
POWER_DCACHE_WB_BUF_W_CORE_10,0,0
POWER_L2CACHE_WB_BUF_W_CORE_10,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_10,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_10,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_10,0,0
POWER_DCACHE_R_CORE_10,0,0
POWER_L2CACHE_R_CORE_10,0,0
POWER_DCACHE_W_CORE_10,256,256
POWER_L2CACHE_W_CORE_10,0,0
POWER_DCACHE_R_TAG_CORE_10,288,288
POWER_L2CACHE_R_TAG_CORE_10,0,0
POWER_CONST_CACHE_R_CORE_10,0,0
POWER_CONST_CACHE_W_CORE_10,0,0
POWER_CONST_CACHE_R_TAG_CORE_10,0,0
POWER_CONST_CACHE_W_TAG_CORE_10,0,0
POWER_TEXTURE_CACHE_R_CORE_10,0,0
POWER_TEXTURE_CACHE_W_CORE_10,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_10,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_10,0,0
POWER_SHARED_MEM_R_CORE_10,8704,8704
POWER_SHARED_MEM_W_CORE_10,0,0
POWER_SHARED_MEM_R_TAG_CORE_10,8704,8704
POWER_SHARED_MEM_W_TAG_CORE_10,0,0
POWER_BLOCK_STATES_R_CORE_11,20623,20623
POWER_BLOCK_STATES_W_CORE_11,20623,20623
POWER_FETCH_QUEUE_R_CORE_11,15842,15842
POWER_FETCH_QUEUE_W_CORE_11,15842,15842
POWER_INST_QUEUE_R_CORE_11,22377,22377
POWER_INST_QUEUE_W_CORE_11,15842,15842
POWER_BR_PRED_R_CORE_11,130,130
POWER_BR_PRED_W_CORE_11,130,130
POWER_RAS_R_CORE_11,32,32
POWER_RAS_W_CORE_11,0,0
POWER_ICACHE_R_CORE_11,15842,15842
POWER_ICACHE_W_CORE_11,3,3
POWER_ICACHE_R_TAG_CORE_11,15933,15933
POWER_ICACHE_MISS_BUF_R_CORE_11,0,0
POWER_ICACHE_MISS_BUF_W_CORE_11,182,182
POWER_ICACHE_MISS_BUF_R_TAG_CORE_11,91,91
POWER_ICACHE_MISS_BUF_W_TAG_CORE_11,0,0
POWER_ICACHE_TOT_ACC_CORE_11,0,0
POWER_ICACHE_CONF_CORE_11,0,0
POWER_INST_DECODER_R_CORE_11,15842,15842
POWER_INST_DECODER_W_CORE_11,0,0
POWER_MICRO_OP_SEQ_R_CORE_11,0,0
POWER_MICRO_OP_SEQ_W_CORE_11,0,0
POWER_OPERAND_DECODER_R_CORE_11,15842,15842
POWER_OPERAND_DECODER_W_CORE_11,0,0
POWER_UOP_QUEUE_R_CORE_11,22377,22377
POWER_UOP_QUEUE_W_CORE_11,15842,15842
POWER_REG_RENAMING_TABLE_R_CORE_11,0,0
POWER_REG_RENAMING_TABLE_W_CORE_11,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_11,15842,15842
POWER_FREELIST_R_CORE_11,0,0
POWER_FREELIST_W_CORE_11,0,0
POWER_RESERVATION_STATION_R_CORE_11,52727,52727
POWER_RESERVATION_STATION_W_CORE_11,15842,15842
POWER_RESERVATION_STATION_R_TAG_CORE_11,15842,15842
POWER_RESERVATION_STATION_W_TAG_CORE_11,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_11,15842,15842
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_11,15842,15842
POWER_PAYLOAD_RAM_R_CORE_11,15842,15842
POWER_PAYLOAD_RAM_W_CORE_11,15842,15842
POWER_EX_ALU_R_CORE_11,6850,6850
POWER_EX_FPU_R_CORE_11,0,0
POWER_EX_MUL_R_CORE_11,0,0
POWER_EX_SFU_R_CORE_11,0,0
POWER_REORDER_BUF_R_CORE_11,0,0
POWER_REORDER_BUF_W_CORE_11,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_11,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_11,15842,15842
POWER_FP_RENAME_R_CORE_11,0,0
POWER_FP_RENAME_W_CORE_11,0,0
POWER_LOAD_QUEUE_R_CORE_11,0,0
POWER_LOAD_QUEUE_W_CORE_11,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_11,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_11,0,0
POWER_STORE_QUEUE_R_CORE_11,0,0
POWER_STORE_QUEUE_W_CORE_11,0,0
POWER_STORE_QUEUE_R_TAG_CORE_11,0,0
POWER_STORE_QUEUE_W_TAG_CORE_11,0,0
POWER_DATA_TLB_R_CORE_11,0,0
POWER_DATA_TLB_W_CORE_11,0,0
POWER_DATA_TLB_R_TAG_CORE_11,0,0
POWER_DATA_TLB_W_TAG_CORE_11,0,0
POWER_INT_REGFILE_R_CORE_11,22692,22692
POWER_INT_REGFILE_W_CORE_11,15842,15842
POWER_FP_REGFILE_R_CORE_11,0,0
POWER_FP_REGFILE_W_CORE_11,0,0
POWER_GP_REGISTER_R_CORE_11,22692,22692
POWER_GP_REGISTER_W_CORE_11,15842,15842
POWER_FP_REGISTER_R_CORE_11,0,0
POWER_FP_REGISTER_W_CORE_11,0,0
POWER_SEGMENT_REGISTER_R_CORE_11,8992,8992
POWER_SEGMENT_REGISTER_W_CORE_11,8992,8992
POWER_CONTROL_REGISTER_R_CORE_11,0,0
POWER_CONTROL_REGISTER_W_CORE_11,0,0
POWER_FLAG_REGISTER_R_CORE_11,0,0
POWER_FLAG_REGISTER_W_CORE_11,0,0
POWER_EXEC_BYPASS_CORE_11,15842,15842
POWER_LOAD_BYPASS_CORE_11,144,144
POWER_PIPELINE_CORE_11,15842,15842
POWER_DCACHE_MISS_BUF_R_CORE_11,144,144
POWER_DCACHE_MISS_BUF_R_TAG_CORE_11,288,288
POWER_DCACHE_MISS_BUF_W_CORE_11,288,288
POWER_DCACHE_MISS_BUF_W_TAG_CORE_11,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_11,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_11,48,48
POWER_DCACHE_LINEFILL_BUF_W_CORE_11,48,48
POWER_L2CACHE_LINEFILL_BUF_W_CORE_11,48,48
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_11,48,48
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_11,48,48
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_11,48,48
POWER_DCACHE_WB_BUF_R_CORE_11,0,0
POWER_L2CACHE_WB_BUF_R_CORE_11,0,0
POWER_DCACHE_WB_BUF_W_CORE_11,0,0
POWER_L2CACHE_WB_BUF_W_CORE_11,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_11,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_11,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_11,0,0
POWER_DCACHE_R_CORE_11,0,0
POWER_L2CACHE_R_CORE_11,0,0
POWER_DCACHE_W_CORE_11,256,256
POWER_L2CACHE_W_CORE_11,0,0
POWER_DCACHE_R_TAG_CORE_11,288,288
POWER_L2CACHE_R_TAG_CORE_11,0,0
POWER_CONST_CACHE_R_CORE_11,0,0
POWER_CONST_CACHE_W_CORE_11,0,0
POWER_CONST_CACHE_R_TAG_CORE_11,0,0
POWER_CONST_CACHE_W_TAG_CORE_11,0,0
POWER_TEXTURE_CACHE_R_CORE_11,0,0
POWER_TEXTURE_CACHE_W_CORE_11,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_11,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_11,0,0
POWER_SHARED_MEM_R_CORE_11,8704,8704
POWER_SHARED_MEM_W_CORE_11,0,0
POWER_SHARED_MEM_R_TAG_CORE_11,8704,8704
POWER_SHARED_MEM_W_TAG_CORE_11,0,0
POWER_BLOCK_STATES_R_CORE_12,20631,20631
POWER_BLOCK_STATES_W_CORE_12,20631,20631
POWER_FETCH_QUEUE_R_CORE_12,15842,15842
POWER_FETCH_QUEUE_W_CORE_12,15842,15842
POWER_INST_QUEUE_R_CORE_12,20694,20694
POWER_INST_QUEUE_W_CORE_12,15842,15842
POWER_BR_PRED_R_CORE_12,130,130
POWER_BR_PRED_W_CORE_12,130,130
POWER_RAS_R_CORE_12,32,32
POWER_RAS_W_CORE_12,0,0
POWER_ICACHE_R_CORE_12,15842,15842
POWER_ICACHE_W_CORE_12,3,3
POWER_ICACHE_R_TAG_CORE_12,15925,15925
POWER_ICACHE_MISS_BUF_R_CORE_12,0,0
POWER_ICACHE_MISS_BUF_W_CORE_12,166,166
POWER_ICACHE_MISS_BUF_R_TAG_CORE_12,83,83
POWER_ICACHE_MISS_BUF_W_TAG_CORE_12,0,0
POWER_ICACHE_TOT_ACC_CORE_12,0,0
POWER_ICACHE_CONF_CORE_12,0,0
POWER_INST_DECODER_R_CORE_12,15842,15842
POWER_INST_DECODER_W_CORE_12,0,0
POWER_MICRO_OP_SEQ_R_CORE_12,0,0
POWER_MICRO_OP_SEQ_W_CORE_12,0,0
POWER_OPERAND_DECODER_R_CORE_12,15842,15842
POWER_OPERAND_DECODER_W_CORE_12,0,0
POWER_UOP_QUEUE_R_CORE_12,20694,20694
POWER_UOP_QUEUE_W_CORE_12,15842,15842
POWER_REG_RENAMING_TABLE_R_CORE_12,0,0
POWER_REG_RENAMING_TABLE_W_CORE_12,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_12,15842,15842
POWER_FREELIST_R_CORE_12,0,0
POWER_FREELIST_W_CORE_12,0,0
POWER_RESERVATION_STATION_R_CORE_12,46496,46496
POWER_RESERVATION_STATION_W_CORE_12,15842,15842
POWER_RESERVATION_STATION_R_TAG_CORE_12,15842,15842
POWER_RESERVATION_STATION_W_TAG_CORE_12,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_12,15842,15842
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_12,15842,15842
POWER_PAYLOAD_RAM_R_CORE_12,15842,15842
POWER_PAYLOAD_RAM_W_CORE_12,15842,15842
POWER_EX_ALU_R_CORE_12,6850,6850
POWER_EX_FPU_R_CORE_12,0,0
POWER_EX_MUL_R_CORE_12,0,0
POWER_EX_SFU_R_CORE_12,0,0
POWER_REORDER_BUF_R_CORE_12,0,0
POWER_REORDER_BUF_W_CORE_12,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_12,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_12,15842,15842
POWER_FP_RENAME_R_CORE_12,0,0
POWER_FP_RENAME_W_CORE_12,0,0
POWER_LOAD_QUEUE_R_CORE_12,0,0
POWER_LOAD_QUEUE_W_CORE_12,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_12,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_12,0,0
POWER_STORE_QUEUE_R_CORE_12,0,0
POWER_STORE_QUEUE_W_CORE_12,0,0
POWER_STORE_QUEUE_R_TAG_CORE_12,0,0
POWER_STORE_QUEUE_W_TAG_CORE_12,0,0
POWER_DATA_TLB_R_CORE_12,0,0
POWER_DATA_TLB_W_CORE_12,0,0
POWER_DATA_TLB_R_TAG_CORE_12,0,0
POWER_DATA_TLB_W_TAG_CORE_12,0,0
POWER_INT_REGFILE_R_CORE_12,22692,22692
POWER_INT_REGFILE_W_CORE_12,15842,15842
POWER_FP_REGFILE_R_CORE_12,0,0
POWER_FP_REGFILE_W_CORE_12,0,0
POWER_GP_REGISTER_R_CORE_12,22692,22692
POWER_GP_REGISTER_W_CORE_12,15842,15842
POWER_FP_REGISTER_R_CORE_12,0,0
POWER_FP_REGISTER_W_CORE_12,0,0
POWER_SEGMENT_REGISTER_R_CORE_12,8992,8992
POWER_SEGMENT_REGISTER_W_CORE_12,8992,8992
POWER_CONTROL_REGISTER_R_CORE_12,0,0
POWER_CONTROL_REGISTER_W_CORE_12,0,0
POWER_FLAG_REGISTER_R_CORE_12,0,0
POWER_FLAG_REGISTER_W_CORE_12,0,0
POWER_EXEC_BYPASS_CORE_12,15842,15842
POWER_LOAD_BYPASS_CORE_12,486,486
POWER_PIPELINE_CORE_12,15842,15842
POWER_DCACHE_MISS_BUF_R_CORE_12,486,486
POWER_DCACHE_MISS_BUF_R_TAG_CORE_12,288,288
POWER_DCACHE_MISS_BUF_W_CORE_12,288,288
POWER_DCACHE_MISS_BUF_W_TAG_CORE_12,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_12,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_12,162,162
POWER_DCACHE_LINEFILL_BUF_W_CORE_12,162,162
POWER_L2CACHE_LINEFILL_BUF_W_CORE_12,162,162
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_12,162,162
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_12,162,162
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_12,162,162
POWER_DCACHE_WB_BUF_R_CORE_12,0,0
POWER_L2CACHE_WB_BUF_R_CORE_12,0,0
POWER_DCACHE_WB_BUF_W_CORE_12,0,0
POWER_L2CACHE_WB_BUF_W_CORE_12,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_12,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_12,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_12,0,0
POWER_DCACHE_R_CORE_12,0,0
POWER_L2CACHE_R_CORE_12,0,0
POWER_DCACHE_W_CORE_12,256,256
POWER_L2CACHE_W_CORE_12,0,0
POWER_DCACHE_R_TAG_CORE_12,288,288
POWER_L2CACHE_R_TAG_CORE_12,0,0
POWER_CONST_CACHE_R_CORE_12,0,0
POWER_CONST_CACHE_W_CORE_12,0,0
POWER_CONST_CACHE_R_TAG_CORE_12,0,0
POWER_CONST_CACHE_W_TAG_CORE_12,0,0
POWER_TEXTURE_CACHE_R_CORE_12,0,0
POWER_TEXTURE_CACHE_W_CORE_12,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_12,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_12,0,0
POWER_SHARED_MEM_R_CORE_12,8704,8704
POWER_SHARED_MEM_W_CORE_12,0,0
POWER_SHARED_MEM_R_TAG_CORE_12,8704,8704
POWER_SHARED_MEM_W_TAG_CORE_12,0,0
POWER_BLOCK_STATES_R_CORE_13,20637,20637
POWER_BLOCK_STATES_W_CORE_13,20637,20637
POWER_FETCH_QUEUE_R_CORE_13,15842,15842
POWER_FETCH_QUEUE_W_CORE_13,15842,15842
POWER_INST_QUEUE_R_CORE_13,20658,20658
POWER_INST_QUEUE_W_CORE_13,15842,15842
POWER_BR_PRED_R_CORE_13,130,130
POWER_BR_PRED_W_CORE_13,130,130
POWER_RAS_R_CORE_13,32,32
POWER_RAS_W_CORE_13,0,0
POWER_ICACHE_R_CORE_13,15842,15842
POWER_ICACHE_W_CORE_13,3,3
POWER_ICACHE_R_TAG_CORE_13,15913,15913
POWER_ICACHE_MISS_BUF_R_CORE_13,0,0
POWER_ICACHE_MISS_BUF_W_CORE_13,142,142
POWER_ICACHE_MISS_BUF_R_TAG_CORE_13,71,71
POWER_ICACHE_MISS_BUF_W_TAG_CORE_13,0,0
POWER_ICACHE_TOT_ACC_CORE_13,0,0
POWER_ICACHE_CONF_CORE_13,0,0
POWER_INST_DECODER_R_CORE_13,15842,15842
POWER_INST_DECODER_W_CORE_13,0,0
POWER_MICRO_OP_SEQ_R_CORE_13,0,0
POWER_MICRO_OP_SEQ_W_CORE_13,0,0
POWER_OPERAND_DECODER_R_CORE_13,15842,15842
POWER_OPERAND_DECODER_W_CORE_13,0,0
POWER_UOP_QUEUE_R_CORE_13,20658,20658
POWER_UOP_QUEUE_W_CORE_13,15842,15842
POWER_REG_RENAMING_TABLE_R_CORE_13,0,0
POWER_REG_RENAMING_TABLE_W_CORE_13,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_13,15842,15842
POWER_FREELIST_R_CORE_13,0,0
POWER_FREELIST_W_CORE_13,0,0
POWER_RESERVATION_STATION_R_CORE_13,46775,46775
POWER_RESERVATION_STATION_W_CORE_13,15842,15842
POWER_RESERVATION_STATION_R_TAG_CORE_13,15842,15842
POWER_RESERVATION_STATION_W_TAG_CORE_13,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_13,15842,15842
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_13,15842,15842
POWER_PAYLOAD_RAM_R_CORE_13,15842,15842
POWER_PAYLOAD_RAM_W_CORE_13,15842,15842
POWER_EX_ALU_R_CORE_13,6850,6850
POWER_EX_FPU_R_CORE_13,0,0
POWER_EX_MUL_R_CORE_13,0,0
POWER_EX_SFU_R_CORE_13,0,0
POWER_REORDER_BUF_R_CORE_13,0,0
POWER_REORDER_BUF_W_CORE_13,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_13,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_13,15842,15842
POWER_FP_RENAME_R_CORE_13,0,0
POWER_FP_RENAME_W_CORE_13,0,0
POWER_LOAD_QUEUE_R_CORE_13,0,0
POWER_LOAD_QUEUE_W_CORE_13,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_13,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_13,0,0
POWER_STORE_QUEUE_R_CORE_13,0,0
POWER_STORE_QUEUE_W_CORE_13,0,0
POWER_STORE_QUEUE_R_TAG_CORE_13,0,0
POWER_STORE_QUEUE_W_TAG_CORE_13,0,0
POWER_DATA_TLB_R_CORE_13,0,0
POWER_DATA_TLB_W_CORE_13,0,0
POWER_DATA_TLB_R_TAG_CORE_13,0,0
POWER_DATA_TLB_W_TAG_CORE_13,0,0
POWER_INT_REGFILE_R_CORE_13,22692,22692
POWER_INT_REGFILE_W_CORE_13,15842,15842
POWER_FP_REGFILE_R_CORE_13,0,0
POWER_FP_REGFILE_W_CORE_13,0,0
POWER_GP_REGISTER_R_CORE_13,22692,22692
POWER_GP_REGISTER_W_CORE_13,15842,15842
POWER_FP_REGISTER_R_CORE_13,0,0
POWER_FP_REGISTER_W_CORE_13,0,0
POWER_SEGMENT_REGISTER_R_CORE_13,8992,8992
POWER_SEGMENT_REGISTER_W_CORE_13,8992,8992
POWER_CONTROL_REGISTER_R_CORE_13,0,0
POWER_CONTROL_REGISTER_W_CORE_13,0,0
POWER_FLAG_REGISTER_R_CORE_13,0,0
POWER_FLAG_REGISTER_W_CORE_13,0,0
POWER_EXEC_BYPASS_CORE_13,15842,15842
POWER_LOAD_BYPASS_CORE_13,309,309
POWER_PIPELINE_CORE_13,15842,15842
POWER_DCACHE_MISS_BUF_R_CORE_13,309,309
POWER_DCACHE_MISS_BUF_R_TAG_CORE_13,288,288
POWER_DCACHE_MISS_BUF_W_CORE_13,288,288
POWER_DCACHE_MISS_BUF_W_TAG_CORE_13,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_13,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_13,103,103
POWER_DCACHE_LINEFILL_BUF_W_CORE_13,103,103
POWER_L2CACHE_LINEFILL_BUF_W_CORE_13,103,103
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_13,103,103
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_13,103,103
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_13,103,103
POWER_DCACHE_WB_BUF_R_CORE_13,0,0
POWER_L2CACHE_WB_BUF_R_CORE_13,0,0
POWER_DCACHE_WB_BUF_W_CORE_13,0,0
POWER_L2CACHE_WB_BUF_W_CORE_13,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_13,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_13,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_13,0,0
POWER_DCACHE_R_CORE_13,0,0
POWER_L2CACHE_R_CORE_13,0,0
POWER_DCACHE_W_CORE_13,256,256
POWER_L2CACHE_W_CORE_13,0,0
POWER_DCACHE_R_TAG_CORE_13,288,288
POWER_L2CACHE_R_TAG_CORE_13,0,0
POWER_CONST_CACHE_R_CORE_13,0,0
POWER_CONST_CACHE_W_CORE_13,0,0
POWER_CONST_CACHE_R_TAG_CORE_13,0,0
POWER_CONST_CACHE_W_TAG_CORE_13,0,0
POWER_TEXTURE_CACHE_R_CORE_13,0,0
POWER_TEXTURE_CACHE_W_CORE_13,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_13,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_13,0,0
POWER_SHARED_MEM_R_CORE_13,8704,8704
POWER_SHARED_MEM_W_CORE_13,0,0
POWER_SHARED_MEM_R_TAG_CORE_13,8704,8704
POWER_SHARED_MEM_W_TAG_CORE_13,0,0
POWER_BLOCK_STATES_R_CORE_14,20693,20693
POWER_BLOCK_STATES_W_CORE_14,20693,20693
POWER_FETCH_QUEUE_R_CORE_14,15842,15842
POWER_FETCH_QUEUE_W_CORE_14,15842,15842
POWER_INST_QUEUE_R_CORE_14,21257,21257
POWER_INST_QUEUE_W_CORE_14,15842,15842
POWER_BR_PRED_R_CORE_14,130,130
POWER_BR_PRED_W_CORE_14,130,130
POWER_RAS_R_CORE_14,32,32
POWER_RAS_W_CORE_14,0,0
POWER_ICACHE_R_CORE_14,15842,15842
POWER_ICACHE_W_CORE_14,3,3
POWER_ICACHE_R_TAG_CORE_14,15937,15937
POWER_ICACHE_MISS_BUF_R_CORE_14,3,3
POWER_ICACHE_MISS_BUF_W_CORE_14,190,190
POWER_ICACHE_MISS_BUF_R_TAG_CORE_14,95,95
POWER_ICACHE_MISS_BUF_W_TAG_CORE_14,0,0
POWER_ICACHE_TOT_ACC_CORE_14,0,0
POWER_ICACHE_CONF_CORE_14,0,0
POWER_INST_DECODER_R_CORE_14,15842,15842
POWER_INST_DECODER_W_CORE_14,0,0
POWER_MICRO_OP_SEQ_R_CORE_14,0,0
POWER_MICRO_OP_SEQ_W_CORE_14,0,0
POWER_OPERAND_DECODER_R_CORE_14,15842,15842
POWER_OPERAND_DECODER_W_CORE_14,0,0
POWER_UOP_QUEUE_R_CORE_14,21257,21257
POWER_UOP_QUEUE_W_CORE_14,15842,15842
POWER_REG_RENAMING_TABLE_R_CORE_14,0,0
POWER_REG_RENAMING_TABLE_W_CORE_14,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_14,15842,15842
POWER_FREELIST_R_CORE_14,0,0
POWER_FREELIST_W_CORE_14,0,0
POWER_RESERVATION_STATION_R_CORE_14,48097,48097
POWER_RESERVATION_STATION_W_CORE_14,15842,15842
POWER_RESERVATION_STATION_R_TAG_CORE_14,15842,15842
POWER_RESERVATION_STATION_W_TAG_CORE_14,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_14,15842,15842
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_14,15842,15842
POWER_PAYLOAD_RAM_R_CORE_14,15842,15842
POWER_PAYLOAD_RAM_W_CORE_14,15842,15842
POWER_EX_ALU_R_CORE_14,6850,6850
POWER_EX_FPU_R_CORE_14,0,0
POWER_EX_MUL_R_CORE_14,0,0
POWER_EX_SFU_R_CORE_14,0,0
POWER_REORDER_BUF_R_CORE_14,0,0
POWER_REORDER_BUF_W_CORE_14,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_14,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_14,15842,15842
POWER_FP_RENAME_R_CORE_14,0,0
POWER_FP_RENAME_W_CORE_14,0,0
POWER_LOAD_QUEUE_R_CORE_14,0,0
POWER_LOAD_QUEUE_W_CORE_14,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_14,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_14,0,0
POWER_STORE_QUEUE_R_CORE_14,0,0
POWER_STORE_QUEUE_W_CORE_14,0,0
POWER_STORE_QUEUE_R_TAG_CORE_14,0,0
POWER_STORE_QUEUE_W_TAG_CORE_14,0,0
POWER_DATA_TLB_R_CORE_14,0,0
POWER_DATA_TLB_W_CORE_14,0,0
POWER_DATA_TLB_R_TAG_CORE_14,0,0
POWER_DATA_TLB_W_TAG_CORE_14,0,0
POWER_INT_REGFILE_R_CORE_14,22692,22692
POWER_INT_REGFILE_W_CORE_14,15842,15842
POWER_FP_REGFILE_R_CORE_14,0,0
POWER_FP_REGFILE_W_CORE_14,0,0
POWER_GP_REGISTER_R_CORE_14,22692,22692
POWER_GP_REGISTER_W_CORE_14,15842,15842
POWER_FP_REGISTER_R_CORE_14,0,0
POWER_FP_REGISTER_W_CORE_14,0,0
POWER_SEGMENT_REGISTER_R_CORE_14,8992,8992
POWER_SEGMENT_REGISTER_W_CORE_14,8992,8992
POWER_CONTROL_REGISTER_R_CORE_14,0,0
POWER_CONTROL_REGISTER_W_CORE_14,0,0
POWER_FLAG_REGISTER_R_CORE_14,0,0
POWER_FLAG_REGISTER_W_CORE_14,0,0
POWER_EXEC_BYPASS_CORE_14,15842,15842
POWER_LOAD_BYPASS_CORE_14,270,270
POWER_PIPELINE_CORE_14,15842,15842
POWER_DCACHE_MISS_BUF_R_CORE_14,267,267
POWER_DCACHE_MISS_BUF_R_TAG_CORE_14,288,288
POWER_DCACHE_MISS_BUF_W_CORE_14,288,288
POWER_DCACHE_MISS_BUF_W_TAG_CORE_14,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_14,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_14,90,90
POWER_DCACHE_LINEFILL_BUF_W_CORE_14,90,90
POWER_L2CACHE_LINEFILL_BUF_W_CORE_14,90,90
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_14,90,90
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_14,90,90
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_14,90,90
POWER_DCACHE_WB_BUF_R_CORE_14,0,0
POWER_L2CACHE_WB_BUF_R_CORE_14,0,0
POWER_DCACHE_WB_BUF_W_CORE_14,0,0
POWER_L2CACHE_WB_BUF_W_CORE_14,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_14,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_14,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_14,0,0
POWER_DCACHE_R_CORE_14,0,0
POWER_L2CACHE_R_CORE_14,0,0
POWER_DCACHE_W_CORE_14,256,256
POWER_L2CACHE_W_CORE_14,0,0
POWER_DCACHE_R_TAG_CORE_14,288,288
POWER_L2CACHE_R_TAG_CORE_14,0,0
POWER_CONST_CACHE_R_CORE_14,0,0
POWER_CONST_CACHE_W_CORE_14,0,0
POWER_CONST_CACHE_R_TAG_CORE_14,0,0
POWER_CONST_CACHE_W_TAG_CORE_14,0,0
POWER_TEXTURE_CACHE_R_CORE_14,0,0
POWER_TEXTURE_CACHE_W_CORE_14,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_14,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_14,0,0
POWER_SHARED_MEM_R_CORE_14,8704,8704
POWER_SHARED_MEM_W_CORE_14,0,0
POWER_SHARED_MEM_R_TAG_CORE_14,8704,8704
POWER_SHARED_MEM_W_TAG_CORE_14,0,0
POWER_BLOCK_STATES_R_CORE_15,20623,20623
POWER_BLOCK_STATES_W_CORE_15,20623,20623
POWER_FETCH_QUEUE_R_CORE_15,15842,15842
POWER_FETCH_QUEUE_W_CORE_15,15842,15842
POWER_INST_QUEUE_R_CORE_15,22374,22374
POWER_INST_QUEUE_W_CORE_15,15842,15842
POWER_BR_PRED_R_CORE_15,130,130
POWER_BR_PRED_W_CORE_15,130,130
POWER_RAS_R_CORE_15,32,32
POWER_RAS_W_CORE_15,0,0
POWER_ICACHE_R_CORE_15,15842,15842
POWER_ICACHE_W_CORE_15,3,3
POWER_ICACHE_R_TAG_CORE_15,15933,15933
POWER_ICACHE_MISS_BUF_R_CORE_15,0,0
POWER_ICACHE_MISS_BUF_W_CORE_15,182,182
POWER_ICACHE_MISS_BUF_R_TAG_CORE_15,91,91
POWER_ICACHE_MISS_BUF_W_TAG_CORE_15,0,0
POWER_ICACHE_TOT_ACC_CORE_15,0,0
POWER_ICACHE_CONF_CORE_15,0,0
POWER_INST_DECODER_R_CORE_15,15842,15842
POWER_INST_DECODER_W_CORE_15,0,0
POWER_MICRO_OP_SEQ_R_CORE_15,0,0
POWER_MICRO_OP_SEQ_W_CORE_15,0,0
POWER_OPERAND_DECODER_R_CORE_15,15842,15842
POWER_OPERAND_DECODER_W_CORE_15,0,0
POWER_UOP_QUEUE_R_CORE_15,22374,22374
POWER_UOP_QUEUE_W_CORE_15,15842,15842
POWER_REG_RENAMING_TABLE_R_CORE_15,0,0
POWER_REG_RENAMING_TABLE_W_CORE_15,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_15,15842,15842
POWER_FREELIST_R_CORE_15,0,0
POWER_FREELIST_W_CORE_15,0,0
POWER_RESERVATION_STATION_R_CORE_15,52738,52738
POWER_RESERVATION_STATION_W_CORE_15,15842,15842
POWER_RESERVATION_STATION_R_TAG_CORE_15,15842,15842
POWER_RESERVATION_STATION_W_TAG_CORE_15,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_15,15842,15842
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_15,15842,15842
POWER_PAYLOAD_RAM_R_CORE_15,15842,15842
POWER_PAYLOAD_RAM_W_CORE_15,15842,15842
POWER_EX_ALU_R_CORE_15,6850,6850
POWER_EX_FPU_R_CORE_15,0,0
POWER_EX_MUL_R_CORE_15,0,0
POWER_EX_SFU_R_CORE_15,0,0
POWER_REORDER_BUF_R_CORE_15,0,0
POWER_REORDER_BUF_W_CORE_15,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_15,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_15,15842,15842
POWER_FP_RENAME_R_CORE_15,0,0
POWER_FP_RENAME_W_CORE_15,0,0
POWER_LOAD_QUEUE_R_CORE_15,0,0
POWER_LOAD_QUEUE_W_CORE_15,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_15,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_15,0,0
POWER_STORE_QUEUE_R_CORE_15,0,0
POWER_STORE_QUEUE_W_CORE_15,0,0
POWER_STORE_QUEUE_R_TAG_CORE_15,0,0
POWER_STORE_QUEUE_W_TAG_CORE_15,0,0
POWER_DATA_TLB_R_CORE_15,0,0
POWER_DATA_TLB_W_CORE_15,0,0
POWER_DATA_TLB_R_TAG_CORE_15,0,0
POWER_DATA_TLB_W_TAG_CORE_15,0,0
POWER_INT_REGFILE_R_CORE_15,22692,22692
POWER_INT_REGFILE_W_CORE_15,15842,15842
POWER_FP_REGFILE_R_CORE_15,0,0
POWER_FP_REGFILE_W_CORE_15,0,0
POWER_GP_REGISTER_R_CORE_15,22692,22692
POWER_GP_REGISTER_W_CORE_15,15842,15842
POWER_FP_REGISTER_R_CORE_15,0,0
POWER_FP_REGISTER_W_CORE_15,0,0
POWER_SEGMENT_REGISTER_R_CORE_15,8992,8992
POWER_SEGMENT_REGISTER_W_CORE_15,8992,8992
POWER_CONTROL_REGISTER_R_CORE_15,0,0
POWER_CONTROL_REGISTER_W_CORE_15,0,0
POWER_FLAG_REGISTER_R_CORE_15,0,0
POWER_FLAG_REGISTER_W_CORE_15,0,0
POWER_EXEC_BYPASS_CORE_15,15842,15842
POWER_LOAD_BYPASS_CORE_15,174,174
POWER_PIPELINE_CORE_15,15842,15842
POWER_DCACHE_MISS_BUF_R_CORE_15,174,174
POWER_DCACHE_MISS_BUF_R_TAG_CORE_15,288,288
POWER_DCACHE_MISS_BUF_W_CORE_15,288,288
POWER_DCACHE_MISS_BUF_W_TAG_CORE_15,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_15,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_15,58,58
POWER_DCACHE_LINEFILL_BUF_W_CORE_15,58,58
POWER_L2CACHE_LINEFILL_BUF_W_CORE_15,58,58
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_15,58,58
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_15,58,58
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_15,58,58
POWER_DCACHE_WB_BUF_R_CORE_15,0,0
POWER_L2CACHE_WB_BUF_R_CORE_15,0,0
POWER_DCACHE_WB_BUF_W_CORE_15,0,0
POWER_L2CACHE_WB_BUF_W_CORE_15,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_15,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_15,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_15,0,0
POWER_DCACHE_R_CORE_15,0,0
POWER_L2CACHE_R_CORE_15,0,0
POWER_DCACHE_W_CORE_15,256,256
POWER_L2CACHE_W_CORE_15,0,0
POWER_DCACHE_R_TAG_CORE_15,288,288
POWER_L2CACHE_R_TAG_CORE_15,0,0
POWER_CONST_CACHE_R_CORE_15,0,0
POWER_CONST_CACHE_W_CORE_15,0,0
POWER_CONST_CACHE_R_TAG_CORE_15,0,0
POWER_CONST_CACHE_W_TAG_CORE_15,0,0
POWER_TEXTURE_CACHE_R_CORE_15,0,0
POWER_TEXTURE_CACHE_W_CORE_15,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_15,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_15,0,0
POWER_SHARED_MEM_R_CORE_15,8704,8704
POWER_SHARED_MEM_W_CORE_15,0,0
POWER_SHARED_MEM_R_TAG_CORE_15,8704,8704
POWER_SHARED_MEM_W_TAG_CORE_15,0,0
POWER_BLOCK_STATES_R_CORE_16,0,0
POWER_BLOCK_STATES_W_CORE_16,0,0
POWER_FETCH_QUEUE_R_CORE_16,0,0
POWER_FETCH_QUEUE_W_CORE_16,0,0
POWER_INST_QUEUE_R_CORE_16,0,0
POWER_INST_QUEUE_W_CORE_16,0,0
POWER_BR_PRED_R_CORE_16,0,0
POWER_BR_PRED_W_CORE_16,0,0
POWER_RAS_R_CORE_16,0,0
POWER_RAS_W_CORE_16,0,0
POWER_ICACHE_R_CORE_16,0,0
POWER_ICACHE_W_CORE_16,0,0
POWER_ICACHE_R_TAG_CORE_16,0,0
POWER_ICACHE_MISS_BUF_R_CORE_16,0,0
POWER_ICACHE_MISS_BUF_W_CORE_16,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_16,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_16,0,0
POWER_ICACHE_TOT_ACC_CORE_16,0,0
POWER_ICACHE_CONF_CORE_16,0,0
POWER_INST_DECODER_R_CORE_16,0,0
POWER_INST_DECODER_W_CORE_16,0,0
POWER_MICRO_OP_SEQ_R_CORE_16,0,0
POWER_MICRO_OP_SEQ_W_CORE_16,0,0
POWER_OPERAND_DECODER_R_CORE_16,0,0
POWER_OPERAND_DECODER_W_CORE_16,0,0
POWER_UOP_QUEUE_R_CORE_16,0,0
POWER_UOP_QUEUE_W_CORE_16,0,0
POWER_REG_RENAMING_TABLE_R_CORE_16,0,0
POWER_REG_RENAMING_TABLE_W_CORE_16,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_16,0,0
POWER_FREELIST_R_CORE_16,0,0
POWER_FREELIST_W_CORE_16,0,0
POWER_RESERVATION_STATION_R_CORE_16,0,0
POWER_RESERVATION_STATION_W_CORE_16,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_16,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_16,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_16,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_16,0,0
POWER_PAYLOAD_RAM_R_CORE_16,0,0
POWER_PAYLOAD_RAM_W_CORE_16,0,0
POWER_EX_ALU_R_CORE_16,0,0
POWER_EX_FPU_R_CORE_16,0,0
POWER_EX_MUL_R_CORE_16,0,0
POWER_EX_SFU_R_CORE_16,0,0
POWER_REORDER_BUF_R_CORE_16,0,0
POWER_REORDER_BUF_W_CORE_16,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_16,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_16,0,0
POWER_FP_RENAME_R_CORE_16,0,0
POWER_FP_RENAME_W_CORE_16,0,0
POWER_LOAD_QUEUE_R_CORE_16,0,0
POWER_LOAD_QUEUE_W_CORE_16,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_16,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_16,0,0
POWER_STORE_QUEUE_R_CORE_16,0,0
POWER_STORE_QUEUE_W_CORE_16,0,0
POWER_STORE_QUEUE_R_TAG_CORE_16,0,0
POWER_STORE_QUEUE_W_TAG_CORE_16,0,0
POWER_DATA_TLB_R_CORE_16,0,0
POWER_DATA_TLB_W_CORE_16,0,0
POWER_DATA_TLB_R_TAG_CORE_16,0,0
POWER_DATA_TLB_W_TAG_CORE_16,0,0
POWER_INT_REGFILE_R_CORE_16,0,0
POWER_INT_REGFILE_W_CORE_16,0,0
POWER_FP_REGFILE_R_CORE_16,0,0
POWER_FP_REGFILE_W_CORE_16,0,0
POWER_GP_REGISTER_R_CORE_16,0,0
POWER_GP_REGISTER_W_CORE_16,0,0
POWER_FP_REGISTER_R_CORE_16,0,0
POWER_FP_REGISTER_W_CORE_16,0,0
POWER_SEGMENT_REGISTER_R_CORE_16,0,0
POWER_SEGMENT_REGISTER_W_CORE_16,0,0
POWER_CONTROL_REGISTER_R_CORE_16,0,0
POWER_CONTROL_REGISTER_W_CORE_16,0,0
POWER_FLAG_REGISTER_R_CORE_16,0,0
POWER_FLAG_REGISTER_W_CORE_16,0,0
POWER_EXEC_BYPASS_CORE_16,0,0
POWER_LOAD_BYPASS_CORE_16,0,0
POWER_PIPELINE_CORE_16,0,0
POWER_DCACHE_MISS_BUF_R_CORE_16,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_16,0,0
POWER_DCACHE_MISS_BUF_W_CORE_16,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_16,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_16,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_16,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_16,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_16,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_16,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_16,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_16,0,0
POWER_DCACHE_WB_BUF_R_CORE_16,0,0
POWER_L2CACHE_WB_BUF_R_CORE_16,0,0
POWER_DCACHE_WB_BUF_W_CORE_16,0,0
POWER_L2CACHE_WB_BUF_W_CORE_16,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_16,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_16,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_16,0,0
POWER_DCACHE_R_CORE_16,0,0
POWER_L2CACHE_R_CORE_16,0,0
POWER_DCACHE_W_CORE_16,0,0
POWER_L2CACHE_W_CORE_16,0,0
POWER_DCACHE_R_TAG_CORE_16,0,0
POWER_L2CACHE_R_TAG_CORE_16,0,0
POWER_CONST_CACHE_R_CORE_16,0,0
POWER_CONST_CACHE_W_CORE_16,0,0
POWER_CONST_CACHE_R_TAG_CORE_16,0,0
POWER_CONST_CACHE_W_TAG_CORE_16,0,0
POWER_TEXTURE_CACHE_R_CORE_16,0,0
POWER_TEXTURE_CACHE_W_CORE_16,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_16,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_16,0,0
POWER_SHARED_MEM_R_CORE_16,0,0
POWER_SHARED_MEM_W_CORE_16,0,0
POWER_SHARED_MEM_R_TAG_CORE_16,0,0
POWER_SHARED_MEM_W_TAG_CORE_16,0,0
POWER_BLOCK_STATES_R_CORE_17,0,0
POWER_BLOCK_STATES_W_CORE_17,0,0
POWER_FETCH_QUEUE_R_CORE_17,0,0
POWER_FETCH_QUEUE_W_CORE_17,0,0
POWER_INST_QUEUE_R_CORE_17,0,0
POWER_INST_QUEUE_W_CORE_17,0,0
POWER_BR_PRED_R_CORE_17,0,0
POWER_BR_PRED_W_CORE_17,0,0
POWER_RAS_R_CORE_17,0,0
POWER_RAS_W_CORE_17,0,0
POWER_ICACHE_R_CORE_17,0,0
POWER_ICACHE_W_CORE_17,0,0
POWER_ICACHE_R_TAG_CORE_17,0,0
POWER_ICACHE_MISS_BUF_R_CORE_17,0,0
POWER_ICACHE_MISS_BUF_W_CORE_17,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_17,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_17,0,0
POWER_ICACHE_TOT_ACC_CORE_17,0,0
POWER_ICACHE_CONF_CORE_17,0,0
POWER_INST_DECODER_R_CORE_17,0,0
POWER_INST_DECODER_W_CORE_17,0,0
POWER_MICRO_OP_SEQ_R_CORE_17,0,0
POWER_MICRO_OP_SEQ_W_CORE_17,0,0
POWER_OPERAND_DECODER_R_CORE_17,0,0
POWER_OPERAND_DECODER_W_CORE_17,0,0
POWER_UOP_QUEUE_R_CORE_17,0,0
POWER_UOP_QUEUE_W_CORE_17,0,0
POWER_REG_RENAMING_TABLE_R_CORE_17,0,0
POWER_REG_RENAMING_TABLE_W_CORE_17,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_17,0,0
POWER_FREELIST_R_CORE_17,0,0
POWER_FREELIST_W_CORE_17,0,0
POWER_RESERVATION_STATION_R_CORE_17,0,0
POWER_RESERVATION_STATION_W_CORE_17,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_17,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_17,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_17,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_17,0,0
POWER_PAYLOAD_RAM_R_CORE_17,0,0
POWER_PAYLOAD_RAM_W_CORE_17,0,0
POWER_EX_ALU_R_CORE_17,0,0
POWER_EX_FPU_R_CORE_17,0,0
POWER_EX_MUL_R_CORE_17,0,0
POWER_EX_SFU_R_CORE_17,0,0
POWER_REORDER_BUF_R_CORE_17,0,0
POWER_REORDER_BUF_W_CORE_17,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_17,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_17,0,0
POWER_FP_RENAME_R_CORE_17,0,0
POWER_FP_RENAME_W_CORE_17,0,0
POWER_LOAD_QUEUE_R_CORE_17,0,0
POWER_LOAD_QUEUE_W_CORE_17,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_17,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_17,0,0
POWER_STORE_QUEUE_R_CORE_17,0,0
POWER_STORE_QUEUE_W_CORE_17,0,0
POWER_STORE_QUEUE_R_TAG_CORE_17,0,0
POWER_STORE_QUEUE_W_TAG_CORE_17,0,0
POWER_DATA_TLB_R_CORE_17,0,0
POWER_DATA_TLB_W_CORE_17,0,0
POWER_DATA_TLB_R_TAG_CORE_17,0,0
POWER_DATA_TLB_W_TAG_CORE_17,0,0
POWER_INT_REGFILE_R_CORE_17,0,0
POWER_INT_REGFILE_W_CORE_17,0,0
POWER_FP_REGFILE_R_CORE_17,0,0
POWER_FP_REGFILE_W_CORE_17,0,0
POWER_GP_REGISTER_R_CORE_17,0,0
POWER_GP_REGISTER_W_CORE_17,0,0
POWER_FP_REGISTER_R_CORE_17,0,0
POWER_FP_REGISTER_W_CORE_17,0,0
POWER_SEGMENT_REGISTER_R_CORE_17,0,0
POWER_SEGMENT_REGISTER_W_CORE_17,0,0
POWER_CONTROL_REGISTER_R_CORE_17,0,0
POWER_CONTROL_REGISTER_W_CORE_17,0,0
POWER_FLAG_REGISTER_R_CORE_17,0,0
POWER_FLAG_REGISTER_W_CORE_17,0,0
POWER_EXEC_BYPASS_CORE_17,0,0
POWER_LOAD_BYPASS_CORE_17,0,0
POWER_PIPELINE_CORE_17,0,0
POWER_DCACHE_MISS_BUF_R_CORE_17,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_17,0,0
POWER_DCACHE_MISS_BUF_W_CORE_17,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_17,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_17,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_17,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_17,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_17,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_17,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_17,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_17,0,0
POWER_DCACHE_WB_BUF_R_CORE_17,0,0
POWER_L2CACHE_WB_BUF_R_CORE_17,0,0
POWER_DCACHE_WB_BUF_W_CORE_17,0,0
POWER_L2CACHE_WB_BUF_W_CORE_17,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_17,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_17,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_17,0,0
POWER_DCACHE_R_CORE_17,0,0
POWER_L2CACHE_R_CORE_17,0,0
POWER_DCACHE_W_CORE_17,0,0
POWER_L2CACHE_W_CORE_17,0,0
POWER_DCACHE_R_TAG_CORE_17,0,0
POWER_L2CACHE_R_TAG_CORE_17,0,0
POWER_CONST_CACHE_R_CORE_17,0,0
POWER_CONST_CACHE_W_CORE_17,0,0
POWER_CONST_CACHE_R_TAG_CORE_17,0,0
POWER_CONST_CACHE_W_TAG_CORE_17,0,0
POWER_TEXTURE_CACHE_R_CORE_17,0,0
POWER_TEXTURE_CACHE_W_CORE_17,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_17,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_17,0,0
POWER_SHARED_MEM_R_CORE_17,0,0
POWER_SHARED_MEM_W_CORE_17,0,0
POWER_SHARED_MEM_R_TAG_CORE_17,0,0
POWER_SHARED_MEM_W_TAG_CORE_17,0,0
POWER_BLOCK_STATES_R_CORE_18,0,0
POWER_BLOCK_STATES_W_CORE_18,0,0
POWER_FETCH_QUEUE_R_CORE_18,0,0
POWER_FETCH_QUEUE_W_CORE_18,0,0
POWER_INST_QUEUE_R_CORE_18,0,0
POWER_INST_QUEUE_W_CORE_18,0,0
POWER_BR_PRED_R_CORE_18,0,0
POWER_BR_PRED_W_CORE_18,0,0
POWER_RAS_R_CORE_18,0,0
POWER_RAS_W_CORE_18,0,0
POWER_ICACHE_R_CORE_18,0,0
POWER_ICACHE_W_CORE_18,0,0
POWER_ICACHE_R_TAG_CORE_18,0,0
POWER_ICACHE_MISS_BUF_R_CORE_18,0,0
POWER_ICACHE_MISS_BUF_W_CORE_18,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_18,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_18,0,0
POWER_ICACHE_TOT_ACC_CORE_18,0,0
POWER_ICACHE_CONF_CORE_18,0,0
POWER_INST_DECODER_R_CORE_18,0,0
POWER_INST_DECODER_W_CORE_18,0,0
POWER_MICRO_OP_SEQ_R_CORE_18,0,0
POWER_MICRO_OP_SEQ_W_CORE_18,0,0
POWER_OPERAND_DECODER_R_CORE_18,0,0
POWER_OPERAND_DECODER_W_CORE_18,0,0
POWER_UOP_QUEUE_R_CORE_18,0,0
POWER_UOP_QUEUE_W_CORE_18,0,0
POWER_REG_RENAMING_TABLE_R_CORE_18,0,0
POWER_REG_RENAMING_TABLE_W_CORE_18,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_18,0,0
POWER_FREELIST_R_CORE_18,0,0
POWER_FREELIST_W_CORE_18,0,0
POWER_RESERVATION_STATION_R_CORE_18,0,0
POWER_RESERVATION_STATION_W_CORE_18,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_18,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_18,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_18,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_18,0,0
POWER_PAYLOAD_RAM_R_CORE_18,0,0
POWER_PAYLOAD_RAM_W_CORE_18,0,0
POWER_EX_ALU_R_CORE_18,0,0
POWER_EX_FPU_R_CORE_18,0,0
POWER_EX_MUL_R_CORE_18,0,0
POWER_EX_SFU_R_CORE_18,0,0
POWER_REORDER_BUF_R_CORE_18,0,0
POWER_REORDER_BUF_W_CORE_18,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_18,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_18,0,0
POWER_FP_RENAME_R_CORE_18,0,0
POWER_FP_RENAME_W_CORE_18,0,0
POWER_LOAD_QUEUE_R_CORE_18,0,0
POWER_LOAD_QUEUE_W_CORE_18,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_18,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_18,0,0
POWER_STORE_QUEUE_R_CORE_18,0,0
POWER_STORE_QUEUE_W_CORE_18,0,0
POWER_STORE_QUEUE_R_TAG_CORE_18,0,0
POWER_STORE_QUEUE_W_TAG_CORE_18,0,0
POWER_DATA_TLB_R_CORE_18,0,0
POWER_DATA_TLB_W_CORE_18,0,0
POWER_DATA_TLB_R_TAG_CORE_18,0,0
POWER_DATA_TLB_W_TAG_CORE_18,0,0
POWER_INT_REGFILE_R_CORE_18,0,0
POWER_INT_REGFILE_W_CORE_18,0,0
POWER_FP_REGFILE_R_CORE_18,0,0
POWER_FP_REGFILE_W_CORE_18,0,0
POWER_GP_REGISTER_R_CORE_18,0,0
POWER_GP_REGISTER_W_CORE_18,0,0
POWER_FP_REGISTER_R_CORE_18,0,0
POWER_FP_REGISTER_W_CORE_18,0,0
POWER_SEGMENT_REGISTER_R_CORE_18,0,0
POWER_SEGMENT_REGISTER_W_CORE_18,0,0
POWER_CONTROL_REGISTER_R_CORE_18,0,0
POWER_CONTROL_REGISTER_W_CORE_18,0,0
POWER_FLAG_REGISTER_R_CORE_18,0,0
POWER_FLAG_REGISTER_W_CORE_18,0,0
POWER_EXEC_BYPASS_CORE_18,0,0
POWER_LOAD_BYPASS_CORE_18,0,0
POWER_PIPELINE_CORE_18,0,0
POWER_DCACHE_MISS_BUF_R_CORE_18,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_18,0,0
POWER_DCACHE_MISS_BUF_W_CORE_18,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_18,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_18,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_18,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_18,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_18,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_18,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_18,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_18,0,0
POWER_DCACHE_WB_BUF_R_CORE_18,0,0
POWER_L2CACHE_WB_BUF_R_CORE_18,0,0
POWER_DCACHE_WB_BUF_W_CORE_18,0,0
POWER_L2CACHE_WB_BUF_W_CORE_18,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_18,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_18,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_18,0,0
POWER_DCACHE_R_CORE_18,0,0
POWER_L2CACHE_R_CORE_18,0,0
POWER_DCACHE_W_CORE_18,0,0
POWER_L2CACHE_W_CORE_18,0,0
POWER_DCACHE_R_TAG_CORE_18,0,0
POWER_L2CACHE_R_TAG_CORE_18,0,0
POWER_CONST_CACHE_R_CORE_18,0,0
POWER_CONST_CACHE_W_CORE_18,0,0
POWER_CONST_CACHE_R_TAG_CORE_18,0,0
POWER_CONST_CACHE_W_TAG_CORE_18,0,0
POWER_TEXTURE_CACHE_R_CORE_18,0,0
POWER_TEXTURE_CACHE_W_CORE_18,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_18,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_18,0,0
POWER_SHARED_MEM_R_CORE_18,0,0
POWER_SHARED_MEM_W_CORE_18,0,0
POWER_SHARED_MEM_R_TAG_CORE_18,0,0
POWER_SHARED_MEM_W_TAG_CORE_18,0,0
POWER_BLOCK_STATES_R_CORE_19,0,0
POWER_BLOCK_STATES_W_CORE_19,0,0
POWER_FETCH_QUEUE_R_CORE_19,0,0
POWER_FETCH_QUEUE_W_CORE_19,0,0
POWER_INST_QUEUE_R_CORE_19,0,0
POWER_INST_QUEUE_W_CORE_19,0,0
POWER_BR_PRED_R_CORE_19,0,0
POWER_BR_PRED_W_CORE_19,0,0
POWER_RAS_R_CORE_19,0,0
POWER_RAS_W_CORE_19,0,0
POWER_ICACHE_R_CORE_19,0,0
POWER_ICACHE_W_CORE_19,0,0
POWER_ICACHE_R_TAG_CORE_19,0,0
POWER_ICACHE_MISS_BUF_R_CORE_19,0,0
POWER_ICACHE_MISS_BUF_W_CORE_19,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_19,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_19,0,0
POWER_ICACHE_TOT_ACC_CORE_19,0,0
POWER_ICACHE_CONF_CORE_19,0,0
POWER_INST_DECODER_R_CORE_19,0,0
POWER_INST_DECODER_W_CORE_19,0,0
POWER_MICRO_OP_SEQ_R_CORE_19,0,0
POWER_MICRO_OP_SEQ_W_CORE_19,0,0
POWER_OPERAND_DECODER_R_CORE_19,0,0
POWER_OPERAND_DECODER_W_CORE_19,0,0
POWER_UOP_QUEUE_R_CORE_19,0,0
POWER_UOP_QUEUE_W_CORE_19,0,0
POWER_REG_RENAMING_TABLE_R_CORE_19,0,0
POWER_REG_RENAMING_TABLE_W_CORE_19,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_19,0,0
POWER_FREELIST_R_CORE_19,0,0
POWER_FREELIST_W_CORE_19,0,0
POWER_RESERVATION_STATION_R_CORE_19,0,0
POWER_RESERVATION_STATION_W_CORE_19,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_19,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_19,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_19,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_19,0,0
POWER_PAYLOAD_RAM_R_CORE_19,0,0
POWER_PAYLOAD_RAM_W_CORE_19,0,0
POWER_EX_ALU_R_CORE_19,0,0
POWER_EX_FPU_R_CORE_19,0,0
POWER_EX_MUL_R_CORE_19,0,0
POWER_EX_SFU_R_CORE_19,0,0
POWER_REORDER_BUF_R_CORE_19,0,0
POWER_REORDER_BUF_W_CORE_19,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_19,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_19,0,0
POWER_FP_RENAME_R_CORE_19,0,0
POWER_FP_RENAME_W_CORE_19,0,0
POWER_LOAD_QUEUE_R_CORE_19,0,0
POWER_LOAD_QUEUE_W_CORE_19,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_19,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_19,0,0
POWER_STORE_QUEUE_R_CORE_19,0,0
POWER_STORE_QUEUE_W_CORE_19,0,0
POWER_STORE_QUEUE_R_TAG_CORE_19,0,0
POWER_STORE_QUEUE_W_TAG_CORE_19,0,0
POWER_DATA_TLB_R_CORE_19,0,0
POWER_DATA_TLB_W_CORE_19,0,0
POWER_DATA_TLB_R_TAG_CORE_19,0,0
POWER_DATA_TLB_W_TAG_CORE_19,0,0
POWER_INT_REGFILE_R_CORE_19,0,0
POWER_INT_REGFILE_W_CORE_19,0,0
POWER_FP_REGFILE_R_CORE_19,0,0
POWER_FP_REGFILE_W_CORE_19,0,0
POWER_GP_REGISTER_R_CORE_19,0,0
POWER_GP_REGISTER_W_CORE_19,0,0
POWER_FP_REGISTER_R_CORE_19,0,0
POWER_FP_REGISTER_W_CORE_19,0,0
POWER_SEGMENT_REGISTER_R_CORE_19,0,0
POWER_SEGMENT_REGISTER_W_CORE_19,0,0
POWER_CONTROL_REGISTER_R_CORE_19,0,0
POWER_CONTROL_REGISTER_W_CORE_19,0,0
POWER_FLAG_REGISTER_R_CORE_19,0,0
POWER_FLAG_REGISTER_W_CORE_19,0,0
POWER_EXEC_BYPASS_CORE_19,0,0
POWER_LOAD_BYPASS_CORE_19,0,0
POWER_PIPELINE_CORE_19,0,0
POWER_DCACHE_MISS_BUF_R_CORE_19,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_19,0,0
POWER_DCACHE_MISS_BUF_W_CORE_19,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_19,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_19,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_19,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_19,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_19,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_19,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_19,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_19,0,0
POWER_DCACHE_WB_BUF_R_CORE_19,0,0
POWER_L2CACHE_WB_BUF_R_CORE_19,0,0
POWER_DCACHE_WB_BUF_W_CORE_19,0,0
POWER_L2CACHE_WB_BUF_W_CORE_19,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_19,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_19,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_19,0,0
POWER_DCACHE_R_CORE_19,0,0
POWER_L2CACHE_R_CORE_19,0,0
POWER_DCACHE_W_CORE_19,0,0
POWER_L2CACHE_W_CORE_19,0,0
POWER_DCACHE_R_TAG_CORE_19,0,0
POWER_L2CACHE_R_TAG_CORE_19,0,0
POWER_CONST_CACHE_R_CORE_19,0,0
POWER_CONST_CACHE_W_CORE_19,0,0
POWER_CONST_CACHE_R_TAG_CORE_19,0,0
POWER_CONST_CACHE_W_TAG_CORE_19,0,0
POWER_TEXTURE_CACHE_R_CORE_19,0,0
POWER_TEXTURE_CACHE_W_CORE_19,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_19,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_19,0,0
POWER_SHARED_MEM_R_CORE_19,0,0
POWER_SHARED_MEM_W_CORE_19,0,0
POWER_SHARED_MEM_R_TAG_CORE_19,0,0
POWER_SHARED_MEM_W_TAG_CORE_19,0,0
POWER_BLOCK_STATES_R_CORE_20,0,0
POWER_BLOCK_STATES_W_CORE_20,0,0
POWER_FETCH_QUEUE_R_CORE_20,0,0
POWER_FETCH_QUEUE_W_CORE_20,0,0
POWER_INST_QUEUE_R_CORE_20,0,0
POWER_INST_QUEUE_W_CORE_20,0,0
POWER_BR_PRED_R_CORE_20,0,0
POWER_BR_PRED_W_CORE_20,0,0
POWER_RAS_R_CORE_20,0,0
POWER_RAS_W_CORE_20,0,0
POWER_ICACHE_R_CORE_20,0,0
POWER_ICACHE_W_CORE_20,0,0
POWER_ICACHE_R_TAG_CORE_20,0,0
POWER_ICACHE_MISS_BUF_R_CORE_20,0,0
POWER_ICACHE_MISS_BUF_W_CORE_20,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_20,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_20,0,0
POWER_ICACHE_TOT_ACC_CORE_20,0,0
POWER_ICACHE_CONF_CORE_20,0,0
POWER_INST_DECODER_R_CORE_20,0,0
POWER_INST_DECODER_W_CORE_20,0,0
POWER_MICRO_OP_SEQ_R_CORE_20,0,0
POWER_MICRO_OP_SEQ_W_CORE_20,0,0
POWER_OPERAND_DECODER_R_CORE_20,0,0
POWER_OPERAND_DECODER_W_CORE_20,0,0
POWER_UOP_QUEUE_R_CORE_20,0,0
POWER_UOP_QUEUE_W_CORE_20,0,0
POWER_REG_RENAMING_TABLE_R_CORE_20,0,0
POWER_REG_RENAMING_TABLE_W_CORE_20,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_20,0,0
POWER_FREELIST_R_CORE_20,0,0
POWER_FREELIST_W_CORE_20,0,0
POWER_RESERVATION_STATION_R_CORE_20,0,0
POWER_RESERVATION_STATION_W_CORE_20,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_20,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_20,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_20,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_20,0,0
POWER_PAYLOAD_RAM_R_CORE_20,0,0
POWER_PAYLOAD_RAM_W_CORE_20,0,0
POWER_EX_ALU_R_CORE_20,0,0
POWER_EX_FPU_R_CORE_20,0,0
POWER_EX_MUL_R_CORE_20,0,0
POWER_EX_SFU_R_CORE_20,0,0
POWER_REORDER_BUF_R_CORE_20,0,0
POWER_REORDER_BUF_W_CORE_20,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_20,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_20,0,0
POWER_FP_RENAME_R_CORE_20,0,0
POWER_FP_RENAME_W_CORE_20,0,0
POWER_LOAD_QUEUE_R_CORE_20,0,0
POWER_LOAD_QUEUE_W_CORE_20,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_20,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_20,0,0
POWER_STORE_QUEUE_R_CORE_20,0,0
POWER_STORE_QUEUE_W_CORE_20,0,0
POWER_STORE_QUEUE_R_TAG_CORE_20,0,0
POWER_STORE_QUEUE_W_TAG_CORE_20,0,0
POWER_DATA_TLB_R_CORE_20,0,0
POWER_DATA_TLB_W_CORE_20,0,0
POWER_DATA_TLB_R_TAG_CORE_20,0,0
POWER_DATA_TLB_W_TAG_CORE_20,0,0
POWER_INT_REGFILE_R_CORE_20,0,0
POWER_INT_REGFILE_W_CORE_20,0,0
POWER_FP_REGFILE_R_CORE_20,0,0
POWER_FP_REGFILE_W_CORE_20,0,0
POWER_GP_REGISTER_R_CORE_20,0,0
POWER_GP_REGISTER_W_CORE_20,0,0
POWER_FP_REGISTER_R_CORE_20,0,0
POWER_FP_REGISTER_W_CORE_20,0,0
POWER_SEGMENT_REGISTER_R_CORE_20,0,0
POWER_SEGMENT_REGISTER_W_CORE_20,0,0
POWER_CONTROL_REGISTER_R_CORE_20,0,0
POWER_CONTROL_REGISTER_W_CORE_20,0,0
POWER_FLAG_REGISTER_R_CORE_20,0,0
POWER_FLAG_REGISTER_W_CORE_20,0,0
POWER_EXEC_BYPASS_CORE_20,0,0
POWER_LOAD_BYPASS_CORE_20,0,0
POWER_PIPELINE_CORE_20,0,0
POWER_DCACHE_MISS_BUF_R_CORE_20,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_20,0,0
POWER_DCACHE_MISS_BUF_W_CORE_20,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_20,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_20,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_20,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_20,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_20,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_20,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_20,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_20,0,0
POWER_DCACHE_WB_BUF_R_CORE_20,0,0
POWER_L2CACHE_WB_BUF_R_CORE_20,0,0
POWER_DCACHE_WB_BUF_W_CORE_20,0,0
POWER_L2CACHE_WB_BUF_W_CORE_20,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_20,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_20,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_20,0,0
POWER_DCACHE_R_CORE_20,0,0
POWER_L2CACHE_R_CORE_20,0,0
POWER_DCACHE_W_CORE_20,0,0
POWER_L2CACHE_W_CORE_20,0,0
POWER_DCACHE_R_TAG_CORE_20,0,0
POWER_L2CACHE_R_TAG_CORE_20,0,0
POWER_CONST_CACHE_R_CORE_20,0,0
POWER_CONST_CACHE_W_CORE_20,0,0
POWER_CONST_CACHE_R_TAG_CORE_20,0,0
POWER_CONST_CACHE_W_TAG_CORE_20,0,0
POWER_TEXTURE_CACHE_R_CORE_20,0,0
POWER_TEXTURE_CACHE_W_CORE_20,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_20,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_20,0,0
POWER_SHARED_MEM_R_CORE_20,0,0
POWER_SHARED_MEM_W_CORE_20,0,0
POWER_SHARED_MEM_R_TAG_CORE_20,0,0
POWER_SHARED_MEM_W_TAG_CORE_20,0,0
POWER_BLOCK_STATES_R_CORE_21,0,0
POWER_BLOCK_STATES_W_CORE_21,0,0
POWER_FETCH_QUEUE_R_CORE_21,0,0
POWER_FETCH_QUEUE_W_CORE_21,0,0
POWER_INST_QUEUE_R_CORE_21,0,0
POWER_INST_QUEUE_W_CORE_21,0,0
POWER_BR_PRED_R_CORE_21,0,0
POWER_BR_PRED_W_CORE_21,0,0
POWER_RAS_R_CORE_21,0,0
POWER_RAS_W_CORE_21,0,0
POWER_ICACHE_R_CORE_21,0,0
POWER_ICACHE_W_CORE_21,0,0
POWER_ICACHE_R_TAG_CORE_21,0,0
POWER_ICACHE_MISS_BUF_R_CORE_21,0,0
POWER_ICACHE_MISS_BUF_W_CORE_21,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_21,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_21,0,0
POWER_ICACHE_TOT_ACC_CORE_21,0,0
POWER_ICACHE_CONF_CORE_21,0,0
POWER_INST_DECODER_R_CORE_21,0,0
POWER_INST_DECODER_W_CORE_21,0,0
POWER_MICRO_OP_SEQ_R_CORE_21,0,0
POWER_MICRO_OP_SEQ_W_CORE_21,0,0
POWER_OPERAND_DECODER_R_CORE_21,0,0
POWER_OPERAND_DECODER_W_CORE_21,0,0
POWER_UOP_QUEUE_R_CORE_21,0,0
POWER_UOP_QUEUE_W_CORE_21,0,0
POWER_REG_RENAMING_TABLE_R_CORE_21,0,0
POWER_REG_RENAMING_TABLE_W_CORE_21,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_21,0,0
POWER_FREELIST_R_CORE_21,0,0
POWER_FREELIST_W_CORE_21,0,0
POWER_RESERVATION_STATION_R_CORE_21,0,0
POWER_RESERVATION_STATION_W_CORE_21,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_21,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_21,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_21,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_21,0,0
POWER_PAYLOAD_RAM_R_CORE_21,0,0
POWER_PAYLOAD_RAM_W_CORE_21,0,0
POWER_EX_ALU_R_CORE_21,0,0
POWER_EX_FPU_R_CORE_21,0,0
POWER_EX_MUL_R_CORE_21,0,0
POWER_EX_SFU_R_CORE_21,0,0
POWER_REORDER_BUF_R_CORE_21,0,0
POWER_REORDER_BUF_W_CORE_21,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_21,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_21,0,0
POWER_FP_RENAME_R_CORE_21,0,0
POWER_FP_RENAME_W_CORE_21,0,0
POWER_LOAD_QUEUE_R_CORE_21,0,0
POWER_LOAD_QUEUE_W_CORE_21,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_21,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_21,0,0
POWER_STORE_QUEUE_R_CORE_21,0,0
POWER_STORE_QUEUE_W_CORE_21,0,0
POWER_STORE_QUEUE_R_TAG_CORE_21,0,0
POWER_STORE_QUEUE_W_TAG_CORE_21,0,0
POWER_DATA_TLB_R_CORE_21,0,0
POWER_DATA_TLB_W_CORE_21,0,0
POWER_DATA_TLB_R_TAG_CORE_21,0,0
POWER_DATA_TLB_W_TAG_CORE_21,0,0
POWER_INT_REGFILE_R_CORE_21,0,0
POWER_INT_REGFILE_W_CORE_21,0,0
POWER_FP_REGFILE_R_CORE_21,0,0
POWER_FP_REGFILE_W_CORE_21,0,0
POWER_GP_REGISTER_R_CORE_21,0,0
POWER_GP_REGISTER_W_CORE_21,0,0
POWER_FP_REGISTER_R_CORE_21,0,0
POWER_FP_REGISTER_W_CORE_21,0,0
POWER_SEGMENT_REGISTER_R_CORE_21,0,0
POWER_SEGMENT_REGISTER_W_CORE_21,0,0
POWER_CONTROL_REGISTER_R_CORE_21,0,0
POWER_CONTROL_REGISTER_W_CORE_21,0,0
POWER_FLAG_REGISTER_R_CORE_21,0,0
POWER_FLAG_REGISTER_W_CORE_21,0,0
POWER_EXEC_BYPASS_CORE_21,0,0
POWER_LOAD_BYPASS_CORE_21,0,0
POWER_PIPELINE_CORE_21,0,0
POWER_DCACHE_MISS_BUF_R_CORE_21,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_21,0,0
POWER_DCACHE_MISS_BUF_W_CORE_21,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_21,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_21,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_21,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_21,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_21,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_21,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_21,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_21,0,0
POWER_DCACHE_WB_BUF_R_CORE_21,0,0
POWER_L2CACHE_WB_BUF_R_CORE_21,0,0
POWER_DCACHE_WB_BUF_W_CORE_21,0,0
POWER_L2CACHE_WB_BUF_W_CORE_21,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_21,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_21,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_21,0,0
POWER_DCACHE_R_CORE_21,0,0
POWER_L2CACHE_R_CORE_21,0,0
POWER_DCACHE_W_CORE_21,0,0
POWER_L2CACHE_W_CORE_21,0,0
POWER_DCACHE_R_TAG_CORE_21,0,0
POWER_L2CACHE_R_TAG_CORE_21,0,0
POWER_CONST_CACHE_R_CORE_21,0,0
POWER_CONST_CACHE_W_CORE_21,0,0
POWER_CONST_CACHE_R_TAG_CORE_21,0,0
POWER_CONST_CACHE_W_TAG_CORE_21,0,0
POWER_TEXTURE_CACHE_R_CORE_21,0,0
POWER_TEXTURE_CACHE_W_CORE_21,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_21,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_21,0,0
POWER_SHARED_MEM_R_CORE_21,0,0
POWER_SHARED_MEM_W_CORE_21,0,0
POWER_SHARED_MEM_R_TAG_CORE_21,0,0
POWER_SHARED_MEM_W_TAG_CORE_21,0,0
POWER_BLOCK_STATES_R_CORE_22,0,0
POWER_BLOCK_STATES_W_CORE_22,0,0
POWER_FETCH_QUEUE_R_CORE_22,0,0
POWER_FETCH_QUEUE_W_CORE_22,0,0
POWER_INST_QUEUE_R_CORE_22,0,0
POWER_INST_QUEUE_W_CORE_22,0,0
POWER_BR_PRED_R_CORE_22,0,0
POWER_BR_PRED_W_CORE_22,0,0
POWER_RAS_R_CORE_22,0,0
POWER_RAS_W_CORE_22,0,0
POWER_ICACHE_R_CORE_22,0,0
POWER_ICACHE_W_CORE_22,0,0
POWER_ICACHE_R_TAG_CORE_22,0,0
POWER_ICACHE_MISS_BUF_R_CORE_22,0,0
POWER_ICACHE_MISS_BUF_W_CORE_22,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_22,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_22,0,0
POWER_ICACHE_TOT_ACC_CORE_22,0,0
POWER_ICACHE_CONF_CORE_22,0,0
POWER_INST_DECODER_R_CORE_22,0,0
POWER_INST_DECODER_W_CORE_22,0,0
POWER_MICRO_OP_SEQ_R_CORE_22,0,0
POWER_MICRO_OP_SEQ_W_CORE_22,0,0
POWER_OPERAND_DECODER_R_CORE_22,0,0
POWER_OPERAND_DECODER_W_CORE_22,0,0
POWER_UOP_QUEUE_R_CORE_22,0,0
POWER_UOP_QUEUE_W_CORE_22,0,0
POWER_REG_RENAMING_TABLE_R_CORE_22,0,0
POWER_REG_RENAMING_TABLE_W_CORE_22,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_22,0,0
POWER_FREELIST_R_CORE_22,0,0
POWER_FREELIST_W_CORE_22,0,0
POWER_RESERVATION_STATION_R_CORE_22,0,0
POWER_RESERVATION_STATION_W_CORE_22,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_22,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_22,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_22,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_22,0,0
POWER_PAYLOAD_RAM_R_CORE_22,0,0
POWER_PAYLOAD_RAM_W_CORE_22,0,0
POWER_EX_ALU_R_CORE_22,0,0
POWER_EX_FPU_R_CORE_22,0,0
POWER_EX_MUL_R_CORE_22,0,0
POWER_EX_SFU_R_CORE_22,0,0
POWER_REORDER_BUF_R_CORE_22,0,0
POWER_REORDER_BUF_W_CORE_22,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_22,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_22,0,0
POWER_FP_RENAME_R_CORE_22,0,0
POWER_FP_RENAME_W_CORE_22,0,0
POWER_LOAD_QUEUE_R_CORE_22,0,0
POWER_LOAD_QUEUE_W_CORE_22,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_22,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_22,0,0
POWER_STORE_QUEUE_R_CORE_22,0,0
POWER_STORE_QUEUE_W_CORE_22,0,0
POWER_STORE_QUEUE_R_TAG_CORE_22,0,0
POWER_STORE_QUEUE_W_TAG_CORE_22,0,0
POWER_DATA_TLB_R_CORE_22,0,0
POWER_DATA_TLB_W_CORE_22,0,0
POWER_DATA_TLB_R_TAG_CORE_22,0,0
POWER_DATA_TLB_W_TAG_CORE_22,0,0
POWER_INT_REGFILE_R_CORE_22,0,0
POWER_INT_REGFILE_W_CORE_22,0,0
POWER_FP_REGFILE_R_CORE_22,0,0
POWER_FP_REGFILE_W_CORE_22,0,0
POWER_GP_REGISTER_R_CORE_22,0,0
POWER_GP_REGISTER_W_CORE_22,0,0
POWER_FP_REGISTER_R_CORE_22,0,0
POWER_FP_REGISTER_W_CORE_22,0,0
POWER_SEGMENT_REGISTER_R_CORE_22,0,0
POWER_SEGMENT_REGISTER_W_CORE_22,0,0
POWER_CONTROL_REGISTER_R_CORE_22,0,0
POWER_CONTROL_REGISTER_W_CORE_22,0,0
POWER_FLAG_REGISTER_R_CORE_22,0,0
POWER_FLAG_REGISTER_W_CORE_22,0,0
POWER_EXEC_BYPASS_CORE_22,0,0
POWER_LOAD_BYPASS_CORE_22,0,0
POWER_PIPELINE_CORE_22,0,0
POWER_DCACHE_MISS_BUF_R_CORE_22,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_22,0,0
POWER_DCACHE_MISS_BUF_W_CORE_22,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_22,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_22,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_22,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_22,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_22,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_22,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_22,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_22,0,0
POWER_DCACHE_WB_BUF_R_CORE_22,0,0
POWER_L2CACHE_WB_BUF_R_CORE_22,0,0
POWER_DCACHE_WB_BUF_W_CORE_22,0,0
POWER_L2CACHE_WB_BUF_W_CORE_22,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_22,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_22,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_22,0,0
POWER_DCACHE_R_CORE_22,0,0
POWER_L2CACHE_R_CORE_22,0,0
POWER_DCACHE_W_CORE_22,0,0
POWER_L2CACHE_W_CORE_22,0,0
POWER_DCACHE_R_TAG_CORE_22,0,0
POWER_L2CACHE_R_TAG_CORE_22,0,0
POWER_CONST_CACHE_R_CORE_22,0,0
POWER_CONST_CACHE_W_CORE_22,0,0
POWER_CONST_CACHE_R_TAG_CORE_22,0,0
POWER_CONST_CACHE_W_TAG_CORE_22,0,0
POWER_TEXTURE_CACHE_R_CORE_22,0,0
POWER_TEXTURE_CACHE_W_CORE_22,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_22,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_22,0,0
POWER_SHARED_MEM_R_CORE_22,0,0
POWER_SHARED_MEM_W_CORE_22,0,0
POWER_SHARED_MEM_R_TAG_CORE_22,0,0
POWER_SHARED_MEM_W_TAG_CORE_22,0,0
POWER_BLOCK_STATES_R_CORE_23,0,0
POWER_BLOCK_STATES_W_CORE_23,0,0
POWER_FETCH_QUEUE_R_CORE_23,0,0
POWER_FETCH_QUEUE_W_CORE_23,0,0
POWER_INST_QUEUE_R_CORE_23,0,0
POWER_INST_QUEUE_W_CORE_23,0,0
POWER_BR_PRED_R_CORE_23,0,0
POWER_BR_PRED_W_CORE_23,0,0
POWER_RAS_R_CORE_23,0,0
POWER_RAS_W_CORE_23,0,0
POWER_ICACHE_R_CORE_23,0,0
POWER_ICACHE_W_CORE_23,0,0
POWER_ICACHE_R_TAG_CORE_23,0,0
POWER_ICACHE_MISS_BUF_R_CORE_23,0,0
POWER_ICACHE_MISS_BUF_W_CORE_23,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_23,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_23,0,0
POWER_ICACHE_TOT_ACC_CORE_23,0,0
POWER_ICACHE_CONF_CORE_23,0,0
POWER_INST_DECODER_R_CORE_23,0,0
POWER_INST_DECODER_W_CORE_23,0,0
POWER_MICRO_OP_SEQ_R_CORE_23,0,0
POWER_MICRO_OP_SEQ_W_CORE_23,0,0
POWER_OPERAND_DECODER_R_CORE_23,0,0
POWER_OPERAND_DECODER_W_CORE_23,0,0
POWER_UOP_QUEUE_R_CORE_23,0,0
POWER_UOP_QUEUE_W_CORE_23,0,0
POWER_REG_RENAMING_TABLE_R_CORE_23,0,0
POWER_REG_RENAMING_TABLE_W_CORE_23,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_23,0,0
POWER_FREELIST_R_CORE_23,0,0
POWER_FREELIST_W_CORE_23,0,0
POWER_RESERVATION_STATION_R_CORE_23,0,0
POWER_RESERVATION_STATION_W_CORE_23,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_23,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_23,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_23,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_23,0,0
POWER_PAYLOAD_RAM_R_CORE_23,0,0
POWER_PAYLOAD_RAM_W_CORE_23,0,0
POWER_EX_ALU_R_CORE_23,0,0
POWER_EX_FPU_R_CORE_23,0,0
POWER_EX_MUL_R_CORE_23,0,0
POWER_EX_SFU_R_CORE_23,0,0
POWER_REORDER_BUF_R_CORE_23,0,0
POWER_REORDER_BUF_W_CORE_23,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_23,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_23,0,0
POWER_FP_RENAME_R_CORE_23,0,0
POWER_FP_RENAME_W_CORE_23,0,0
POWER_LOAD_QUEUE_R_CORE_23,0,0
POWER_LOAD_QUEUE_W_CORE_23,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_23,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_23,0,0
POWER_STORE_QUEUE_R_CORE_23,0,0
POWER_STORE_QUEUE_W_CORE_23,0,0
POWER_STORE_QUEUE_R_TAG_CORE_23,0,0
POWER_STORE_QUEUE_W_TAG_CORE_23,0,0
POWER_DATA_TLB_R_CORE_23,0,0
POWER_DATA_TLB_W_CORE_23,0,0
POWER_DATA_TLB_R_TAG_CORE_23,0,0
POWER_DATA_TLB_W_TAG_CORE_23,0,0
POWER_INT_REGFILE_R_CORE_23,0,0
POWER_INT_REGFILE_W_CORE_23,0,0
POWER_FP_REGFILE_R_CORE_23,0,0
POWER_FP_REGFILE_W_CORE_23,0,0
POWER_GP_REGISTER_R_CORE_23,0,0
POWER_GP_REGISTER_W_CORE_23,0,0
POWER_FP_REGISTER_R_CORE_23,0,0
POWER_FP_REGISTER_W_CORE_23,0,0
POWER_SEGMENT_REGISTER_R_CORE_23,0,0
POWER_SEGMENT_REGISTER_W_CORE_23,0,0
POWER_CONTROL_REGISTER_R_CORE_23,0,0
POWER_CONTROL_REGISTER_W_CORE_23,0,0
POWER_FLAG_REGISTER_R_CORE_23,0,0
POWER_FLAG_REGISTER_W_CORE_23,0,0
POWER_EXEC_BYPASS_CORE_23,0,0
POWER_LOAD_BYPASS_CORE_23,0,0
POWER_PIPELINE_CORE_23,0,0
POWER_DCACHE_MISS_BUF_R_CORE_23,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_23,0,0
POWER_DCACHE_MISS_BUF_W_CORE_23,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_23,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_23,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_23,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_23,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_23,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_23,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_23,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_23,0,0
POWER_DCACHE_WB_BUF_R_CORE_23,0,0
POWER_L2CACHE_WB_BUF_R_CORE_23,0,0
POWER_DCACHE_WB_BUF_W_CORE_23,0,0
POWER_L2CACHE_WB_BUF_W_CORE_23,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_23,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_23,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_23,0,0
POWER_DCACHE_R_CORE_23,0,0
POWER_L2CACHE_R_CORE_23,0,0
POWER_DCACHE_W_CORE_23,0,0
POWER_L2CACHE_W_CORE_23,0,0
POWER_DCACHE_R_TAG_CORE_23,0,0
POWER_L2CACHE_R_TAG_CORE_23,0,0
POWER_CONST_CACHE_R_CORE_23,0,0
POWER_CONST_CACHE_W_CORE_23,0,0
POWER_CONST_CACHE_R_TAG_CORE_23,0,0
POWER_CONST_CACHE_W_TAG_CORE_23,0,0
POWER_TEXTURE_CACHE_R_CORE_23,0,0
POWER_TEXTURE_CACHE_W_CORE_23,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_23,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_23,0,0
POWER_SHARED_MEM_R_CORE_23,0,0
POWER_SHARED_MEM_W_CORE_23,0,0
POWER_SHARED_MEM_R_TAG_CORE_23,0,0
POWER_SHARED_MEM_W_TAG_CORE_23,0,0
POWER_BLOCK_STATES_R_CORE_24,0,0
POWER_BLOCK_STATES_W_CORE_24,0,0
POWER_FETCH_QUEUE_R_CORE_24,0,0
POWER_FETCH_QUEUE_W_CORE_24,0,0
POWER_INST_QUEUE_R_CORE_24,0,0
POWER_INST_QUEUE_W_CORE_24,0,0
POWER_BR_PRED_R_CORE_24,0,0
POWER_BR_PRED_W_CORE_24,0,0
POWER_RAS_R_CORE_24,0,0
POWER_RAS_W_CORE_24,0,0
POWER_ICACHE_R_CORE_24,0,0
POWER_ICACHE_W_CORE_24,0,0
POWER_ICACHE_R_TAG_CORE_24,0,0
POWER_ICACHE_MISS_BUF_R_CORE_24,0,0
POWER_ICACHE_MISS_BUF_W_CORE_24,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_24,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_24,0,0
POWER_ICACHE_TOT_ACC_CORE_24,0,0
POWER_ICACHE_CONF_CORE_24,0,0
POWER_INST_DECODER_R_CORE_24,0,0
POWER_INST_DECODER_W_CORE_24,0,0
POWER_MICRO_OP_SEQ_R_CORE_24,0,0
POWER_MICRO_OP_SEQ_W_CORE_24,0,0
POWER_OPERAND_DECODER_R_CORE_24,0,0
POWER_OPERAND_DECODER_W_CORE_24,0,0
POWER_UOP_QUEUE_R_CORE_24,0,0
POWER_UOP_QUEUE_W_CORE_24,0,0
POWER_REG_RENAMING_TABLE_R_CORE_24,0,0
POWER_REG_RENAMING_TABLE_W_CORE_24,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_24,0,0
POWER_FREELIST_R_CORE_24,0,0
POWER_FREELIST_W_CORE_24,0,0
POWER_RESERVATION_STATION_R_CORE_24,0,0
POWER_RESERVATION_STATION_W_CORE_24,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_24,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_24,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_24,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_24,0,0
POWER_PAYLOAD_RAM_R_CORE_24,0,0
POWER_PAYLOAD_RAM_W_CORE_24,0,0
POWER_EX_ALU_R_CORE_24,0,0
POWER_EX_FPU_R_CORE_24,0,0
POWER_EX_MUL_R_CORE_24,0,0
POWER_EX_SFU_R_CORE_24,0,0
POWER_REORDER_BUF_R_CORE_24,0,0
POWER_REORDER_BUF_W_CORE_24,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_24,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_24,0,0
POWER_FP_RENAME_R_CORE_24,0,0
POWER_FP_RENAME_W_CORE_24,0,0
POWER_LOAD_QUEUE_R_CORE_24,0,0
POWER_LOAD_QUEUE_W_CORE_24,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_24,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_24,0,0
POWER_STORE_QUEUE_R_CORE_24,0,0
POWER_STORE_QUEUE_W_CORE_24,0,0
POWER_STORE_QUEUE_R_TAG_CORE_24,0,0
POWER_STORE_QUEUE_W_TAG_CORE_24,0,0
POWER_DATA_TLB_R_CORE_24,0,0
POWER_DATA_TLB_W_CORE_24,0,0
POWER_DATA_TLB_R_TAG_CORE_24,0,0
POWER_DATA_TLB_W_TAG_CORE_24,0,0
POWER_INT_REGFILE_R_CORE_24,0,0
POWER_INT_REGFILE_W_CORE_24,0,0
POWER_FP_REGFILE_R_CORE_24,0,0
POWER_FP_REGFILE_W_CORE_24,0,0
POWER_GP_REGISTER_R_CORE_24,0,0
POWER_GP_REGISTER_W_CORE_24,0,0
POWER_FP_REGISTER_R_CORE_24,0,0
POWER_FP_REGISTER_W_CORE_24,0,0
POWER_SEGMENT_REGISTER_R_CORE_24,0,0
POWER_SEGMENT_REGISTER_W_CORE_24,0,0
POWER_CONTROL_REGISTER_R_CORE_24,0,0
POWER_CONTROL_REGISTER_W_CORE_24,0,0
POWER_FLAG_REGISTER_R_CORE_24,0,0
POWER_FLAG_REGISTER_W_CORE_24,0,0
POWER_EXEC_BYPASS_CORE_24,0,0
POWER_LOAD_BYPASS_CORE_24,0,0
POWER_PIPELINE_CORE_24,0,0
POWER_DCACHE_MISS_BUF_R_CORE_24,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_24,0,0
POWER_DCACHE_MISS_BUF_W_CORE_24,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_24,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_24,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_24,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_24,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_24,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_24,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_24,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_24,0,0
POWER_DCACHE_WB_BUF_R_CORE_24,0,0
POWER_L2CACHE_WB_BUF_R_CORE_24,0,0
POWER_DCACHE_WB_BUF_W_CORE_24,0,0
POWER_L2CACHE_WB_BUF_W_CORE_24,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_24,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_24,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_24,0,0
POWER_DCACHE_R_CORE_24,0,0
POWER_L2CACHE_R_CORE_24,0,0
POWER_DCACHE_W_CORE_24,0,0
POWER_L2CACHE_W_CORE_24,0,0
POWER_DCACHE_R_TAG_CORE_24,0,0
POWER_L2CACHE_R_TAG_CORE_24,0,0
POWER_CONST_CACHE_R_CORE_24,0,0
POWER_CONST_CACHE_W_CORE_24,0,0
POWER_CONST_CACHE_R_TAG_CORE_24,0,0
POWER_CONST_CACHE_W_TAG_CORE_24,0,0
POWER_TEXTURE_CACHE_R_CORE_24,0,0
POWER_TEXTURE_CACHE_W_CORE_24,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_24,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_24,0,0
POWER_SHARED_MEM_R_CORE_24,0,0
POWER_SHARED_MEM_W_CORE_24,0,0
POWER_SHARED_MEM_R_TAG_CORE_24,0,0
POWER_SHARED_MEM_W_TAG_CORE_24,0,0
POWER_BLOCK_STATES_R_CORE_25,0,0
POWER_BLOCK_STATES_W_CORE_25,0,0
POWER_FETCH_QUEUE_R_CORE_25,0,0
POWER_FETCH_QUEUE_W_CORE_25,0,0
POWER_INST_QUEUE_R_CORE_25,0,0
POWER_INST_QUEUE_W_CORE_25,0,0
POWER_BR_PRED_R_CORE_25,0,0
POWER_BR_PRED_W_CORE_25,0,0
POWER_RAS_R_CORE_25,0,0
POWER_RAS_W_CORE_25,0,0
POWER_ICACHE_R_CORE_25,0,0
POWER_ICACHE_W_CORE_25,0,0
POWER_ICACHE_R_TAG_CORE_25,0,0
POWER_ICACHE_MISS_BUF_R_CORE_25,0,0
POWER_ICACHE_MISS_BUF_W_CORE_25,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_25,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_25,0,0
POWER_ICACHE_TOT_ACC_CORE_25,0,0
POWER_ICACHE_CONF_CORE_25,0,0
POWER_INST_DECODER_R_CORE_25,0,0
POWER_INST_DECODER_W_CORE_25,0,0
POWER_MICRO_OP_SEQ_R_CORE_25,0,0
POWER_MICRO_OP_SEQ_W_CORE_25,0,0
POWER_OPERAND_DECODER_R_CORE_25,0,0
POWER_OPERAND_DECODER_W_CORE_25,0,0
POWER_UOP_QUEUE_R_CORE_25,0,0
POWER_UOP_QUEUE_W_CORE_25,0,0
POWER_REG_RENAMING_TABLE_R_CORE_25,0,0
POWER_REG_RENAMING_TABLE_W_CORE_25,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_25,0,0
POWER_FREELIST_R_CORE_25,0,0
POWER_FREELIST_W_CORE_25,0,0
POWER_RESERVATION_STATION_R_CORE_25,0,0
POWER_RESERVATION_STATION_W_CORE_25,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_25,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_25,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_25,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_25,0,0
POWER_PAYLOAD_RAM_R_CORE_25,0,0
POWER_PAYLOAD_RAM_W_CORE_25,0,0
POWER_EX_ALU_R_CORE_25,0,0
POWER_EX_FPU_R_CORE_25,0,0
POWER_EX_MUL_R_CORE_25,0,0
POWER_EX_SFU_R_CORE_25,0,0
POWER_REORDER_BUF_R_CORE_25,0,0
POWER_REORDER_BUF_W_CORE_25,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_25,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_25,0,0
POWER_FP_RENAME_R_CORE_25,0,0
POWER_FP_RENAME_W_CORE_25,0,0
POWER_LOAD_QUEUE_R_CORE_25,0,0
POWER_LOAD_QUEUE_W_CORE_25,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_25,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_25,0,0
POWER_STORE_QUEUE_R_CORE_25,0,0
POWER_STORE_QUEUE_W_CORE_25,0,0
POWER_STORE_QUEUE_R_TAG_CORE_25,0,0
POWER_STORE_QUEUE_W_TAG_CORE_25,0,0
POWER_DATA_TLB_R_CORE_25,0,0
POWER_DATA_TLB_W_CORE_25,0,0
POWER_DATA_TLB_R_TAG_CORE_25,0,0
POWER_DATA_TLB_W_TAG_CORE_25,0,0
POWER_INT_REGFILE_R_CORE_25,0,0
POWER_INT_REGFILE_W_CORE_25,0,0
POWER_FP_REGFILE_R_CORE_25,0,0
POWER_FP_REGFILE_W_CORE_25,0,0
POWER_GP_REGISTER_R_CORE_25,0,0
POWER_GP_REGISTER_W_CORE_25,0,0
POWER_FP_REGISTER_R_CORE_25,0,0
POWER_FP_REGISTER_W_CORE_25,0,0
POWER_SEGMENT_REGISTER_R_CORE_25,0,0
POWER_SEGMENT_REGISTER_W_CORE_25,0,0
POWER_CONTROL_REGISTER_R_CORE_25,0,0
POWER_CONTROL_REGISTER_W_CORE_25,0,0
POWER_FLAG_REGISTER_R_CORE_25,0,0
POWER_FLAG_REGISTER_W_CORE_25,0,0
POWER_EXEC_BYPASS_CORE_25,0,0
POWER_LOAD_BYPASS_CORE_25,0,0
POWER_PIPELINE_CORE_25,0,0
POWER_DCACHE_MISS_BUF_R_CORE_25,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_25,0,0
POWER_DCACHE_MISS_BUF_W_CORE_25,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_25,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_25,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_25,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_25,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_25,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_25,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_25,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_25,0,0
POWER_DCACHE_WB_BUF_R_CORE_25,0,0
POWER_L2CACHE_WB_BUF_R_CORE_25,0,0
POWER_DCACHE_WB_BUF_W_CORE_25,0,0
POWER_L2CACHE_WB_BUF_W_CORE_25,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_25,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_25,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_25,0,0
POWER_DCACHE_R_CORE_25,0,0
POWER_L2CACHE_R_CORE_25,0,0
POWER_DCACHE_W_CORE_25,0,0
POWER_L2CACHE_W_CORE_25,0,0
POWER_DCACHE_R_TAG_CORE_25,0,0
POWER_L2CACHE_R_TAG_CORE_25,0,0
POWER_CONST_CACHE_R_CORE_25,0,0
POWER_CONST_CACHE_W_CORE_25,0,0
POWER_CONST_CACHE_R_TAG_CORE_25,0,0
POWER_CONST_CACHE_W_TAG_CORE_25,0,0
POWER_TEXTURE_CACHE_R_CORE_25,0,0
POWER_TEXTURE_CACHE_W_CORE_25,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_25,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_25,0,0
POWER_SHARED_MEM_R_CORE_25,0,0
POWER_SHARED_MEM_W_CORE_25,0,0
POWER_SHARED_MEM_R_TAG_CORE_25,0,0
POWER_SHARED_MEM_W_TAG_CORE_25,0,0
POWER_BLOCK_STATES_R_CORE_26,0,0
POWER_BLOCK_STATES_W_CORE_26,0,0
POWER_FETCH_QUEUE_R_CORE_26,0,0
POWER_FETCH_QUEUE_W_CORE_26,0,0
POWER_INST_QUEUE_R_CORE_26,0,0
POWER_INST_QUEUE_W_CORE_26,0,0
POWER_BR_PRED_R_CORE_26,0,0
POWER_BR_PRED_W_CORE_26,0,0
POWER_RAS_R_CORE_26,0,0
POWER_RAS_W_CORE_26,0,0
POWER_ICACHE_R_CORE_26,0,0
POWER_ICACHE_W_CORE_26,0,0
POWER_ICACHE_R_TAG_CORE_26,0,0
POWER_ICACHE_MISS_BUF_R_CORE_26,0,0
POWER_ICACHE_MISS_BUF_W_CORE_26,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_26,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_26,0,0
POWER_ICACHE_TOT_ACC_CORE_26,0,0
POWER_ICACHE_CONF_CORE_26,0,0
POWER_INST_DECODER_R_CORE_26,0,0
POWER_INST_DECODER_W_CORE_26,0,0
POWER_MICRO_OP_SEQ_R_CORE_26,0,0
POWER_MICRO_OP_SEQ_W_CORE_26,0,0
POWER_OPERAND_DECODER_R_CORE_26,0,0
POWER_OPERAND_DECODER_W_CORE_26,0,0
POWER_UOP_QUEUE_R_CORE_26,0,0
POWER_UOP_QUEUE_W_CORE_26,0,0
POWER_REG_RENAMING_TABLE_R_CORE_26,0,0
POWER_REG_RENAMING_TABLE_W_CORE_26,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_26,0,0
POWER_FREELIST_R_CORE_26,0,0
POWER_FREELIST_W_CORE_26,0,0
POWER_RESERVATION_STATION_R_CORE_26,0,0
POWER_RESERVATION_STATION_W_CORE_26,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_26,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_26,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_26,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_26,0,0
POWER_PAYLOAD_RAM_R_CORE_26,0,0
POWER_PAYLOAD_RAM_W_CORE_26,0,0
POWER_EX_ALU_R_CORE_26,0,0
POWER_EX_FPU_R_CORE_26,0,0
POWER_EX_MUL_R_CORE_26,0,0
POWER_EX_SFU_R_CORE_26,0,0
POWER_REORDER_BUF_R_CORE_26,0,0
POWER_REORDER_BUF_W_CORE_26,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_26,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_26,0,0
POWER_FP_RENAME_R_CORE_26,0,0
POWER_FP_RENAME_W_CORE_26,0,0
POWER_LOAD_QUEUE_R_CORE_26,0,0
POWER_LOAD_QUEUE_W_CORE_26,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_26,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_26,0,0
POWER_STORE_QUEUE_R_CORE_26,0,0
POWER_STORE_QUEUE_W_CORE_26,0,0
POWER_STORE_QUEUE_R_TAG_CORE_26,0,0
POWER_STORE_QUEUE_W_TAG_CORE_26,0,0
POWER_DATA_TLB_R_CORE_26,0,0
POWER_DATA_TLB_W_CORE_26,0,0
POWER_DATA_TLB_R_TAG_CORE_26,0,0
POWER_DATA_TLB_W_TAG_CORE_26,0,0
POWER_INT_REGFILE_R_CORE_26,0,0
POWER_INT_REGFILE_W_CORE_26,0,0
POWER_FP_REGFILE_R_CORE_26,0,0
POWER_FP_REGFILE_W_CORE_26,0,0
POWER_GP_REGISTER_R_CORE_26,0,0
POWER_GP_REGISTER_W_CORE_26,0,0
POWER_FP_REGISTER_R_CORE_26,0,0
POWER_FP_REGISTER_W_CORE_26,0,0
POWER_SEGMENT_REGISTER_R_CORE_26,0,0
POWER_SEGMENT_REGISTER_W_CORE_26,0,0
POWER_CONTROL_REGISTER_R_CORE_26,0,0
POWER_CONTROL_REGISTER_W_CORE_26,0,0
POWER_FLAG_REGISTER_R_CORE_26,0,0
POWER_FLAG_REGISTER_W_CORE_26,0,0
POWER_EXEC_BYPASS_CORE_26,0,0
POWER_LOAD_BYPASS_CORE_26,0,0
POWER_PIPELINE_CORE_26,0,0
POWER_DCACHE_MISS_BUF_R_CORE_26,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_26,0,0
POWER_DCACHE_MISS_BUF_W_CORE_26,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_26,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_26,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_26,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_26,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_26,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_26,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_26,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_26,0,0
POWER_DCACHE_WB_BUF_R_CORE_26,0,0
POWER_L2CACHE_WB_BUF_R_CORE_26,0,0
POWER_DCACHE_WB_BUF_W_CORE_26,0,0
POWER_L2CACHE_WB_BUF_W_CORE_26,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_26,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_26,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_26,0,0
POWER_DCACHE_R_CORE_26,0,0
POWER_L2CACHE_R_CORE_26,0,0
POWER_DCACHE_W_CORE_26,0,0
POWER_L2CACHE_W_CORE_26,0,0
POWER_DCACHE_R_TAG_CORE_26,0,0
POWER_L2CACHE_R_TAG_CORE_26,0,0
POWER_CONST_CACHE_R_CORE_26,0,0
POWER_CONST_CACHE_W_CORE_26,0,0
POWER_CONST_CACHE_R_TAG_CORE_26,0,0
POWER_CONST_CACHE_W_TAG_CORE_26,0,0
POWER_TEXTURE_CACHE_R_CORE_26,0,0
POWER_TEXTURE_CACHE_W_CORE_26,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_26,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_26,0,0
POWER_SHARED_MEM_R_CORE_26,0,0
POWER_SHARED_MEM_W_CORE_26,0,0
POWER_SHARED_MEM_R_TAG_CORE_26,0,0
POWER_SHARED_MEM_W_TAG_CORE_26,0,0
POWER_BLOCK_STATES_R_CORE_27,0,0
POWER_BLOCK_STATES_W_CORE_27,0,0
POWER_FETCH_QUEUE_R_CORE_27,0,0
POWER_FETCH_QUEUE_W_CORE_27,0,0
POWER_INST_QUEUE_R_CORE_27,0,0
POWER_INST_QUEUE_W_CORE_27,0,0
POWER_BR_PRED_R_CORE_27,0,0
POWER_BR_PRED_W_CORE_27,0,0
POWER_RAS_R_CORE_27,0,0
POWER_RAS_W_CORE_27,0,0
POWER_ICACHE_R_CORE_27,0,0
POWER_ICACHE_W_CORE_27,0,0
POWER_ICACHE_R_TAG_CORE_27,0,0
POWER_ICACHE_MISS_BUF_R_CORE_27,0,0
POWER_ICACHE_MISS_BUF_W_CORE_27,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_27,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_27,0,0
POWER_ICACHE_TOT_ACC_CORE_27,0,0
POWER_ICACHE_CONF_CORE_27,0,0
POWER_INST_DECODER_R_CORE_27,0,0
POWER_INST_DECODER_W_CORE_27,0,0
POWER_MICRO_OP_SEQ_R_CORE_27,0,0
POWER_MICRO_OP_SEQ_W_CORE_27,0,0
POWER_OPERAND_DECODER_R_CORE_27,0,0
POWER_OPERAND_DECODER_W_CORE_27,0,0
POWER_UOP_QUEUE_R_CORE_27,0,0
POWER_UOP_QUEUE_W_CORE_27,0,0
POWER_REG_RENAMING_TABLE_R_CORE_27,0,0
POWER_REG_RENAMING_TABLE_W_CORE_27,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_27,0,0
POWER_FREELIST_R_CORE_27,0,0
POWER_FREELIST_W_CORE_27,0,0
POWER_RESERVATION_STATION_R_CORE_27,0,0
POWER_RESERVATION_STATION_W_CORE_27,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_27,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_27,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_27,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_27,0,0
POWER_PAYLOAD_RAM_R_CORE_27,0,0
POWER_PAYLOAD_RAM_W_CORE_27,0,0
POWER_EX_ALU_R_CORE_27,0,0
POWER_EX_FPU_R_CORE_27,0,0
POWER_EX_MUL_R_CORE_27,0,0
POWER_EX_SFU_R_CORE_27,0,0
POWER_REORDER_BUF_R_CORE_27,0,0
POWER_REORDER_BUF_W_CORE_27,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_27,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_27,0,0
POWER_FP_RENAME_R_CORE_27,0,0
POWER_FP_RENAME_W_CORE_27,0,0
POWER_LOAD_QUEUE_R_CORE_27,0,0
POWER_LOAD_QUEUE_W_CORE_27,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_27,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_27,0,0
POWER_STORE_QUEUE_R_CORE_27,0,0
POWER_STORE_QUEUE_W_CORE_27,0,0
POWER_STORE_QUEUE_R_TAG_CORE_27,0,0
POWER_STORE_QUEUE_W_TAG_CORE_27,0,0
POWER_DATA_TLB_R_CORE_27,0,0
POWER_DATA_TLB_W_CORE_27,0,0
POWER_DATA_TLB_R_TAG_CORE_27,0,0
POWER_DATA_TLB_W_TAG_CORE_27,0,0
POWER_INT_REGFILE_R_CORE_27,0,0
POWER_INT_REGFILE_W_CORE_27,0,0
POWER_FP_REGFILE_R_CORE_27,0,0
POWER_FP_REGFILE_W_CORE_27,0,0
POWER_GP_REGISTER_R_CORE_27,0,0
POWER_GP_REGISTER_W_CORE_27,0,0
POWER_FP_REGISTER_R_CORE_27,0,0
POWER_FP_REGISTER_W_CORE_27,0,0
POWER_SEGMENT_REGISTER_R_CORE_27,0,0
POWER_SEGMENT_REGISTER_W_CORE_27,0,0
POWER_CONTROL_REGISTER_R_CORE_27,0,0
POWER_CONTROL_REGISTER_W_CORE_27,0,0
POWER_FLAG_REGISTER_R_CORE_27,0,0
POWER_FLAG_REGISTER_W_CORE_27,0,0
POWER_EXEC_BYPASS_CORE_27,0,0
POWER_LOAD_BYPASS_CORE_27,0,0
POWER_PIPELINE_CORE_27,0,0
POWER_DCACHE_MISS_BUF_R_CORE_27,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_27,0,0
POWER_DCACHE_MISS_BUF_W_CORE_27,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_27,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_27,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_27,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_27,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_27,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_27,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_27,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_27,0,0
POWER_DCACHE_WB_BUF_R_CORE_27,0,0
POWER_L2CACHE_WB_BUF_R_CORE_27,0,0
POWER_DCACHE_WB_BUF_W_CORE_27,0,0
POWER_L2CACHE_WB_BUF_W_CORE_27,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_27,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_27,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_27,0,0
POWER_DCACHE_R_CORE_27,0,0
POWER_L2CACHE_R_CORE_27,0,0
POWER_DCACHE_W_CORE_27,0,0
POWER_L2CACHE_W_CORE_27,0,0
POWER_DCACHE_R_TAG_CORE_27,0,0
POWER_L2CACHE_R_TAG_CORE_27,0,0
POWER_CONST_CACHE_R_CORE_27,0,0
POWER_CONST_CACHE_W_CORE_27,0,0
POWER_CONST_CACHE_R_TAG_CORE_27,0,0
POWER_CONST_CACHE_W_TAG_CORE_27,0,0
POWER_TEXTURE_CACHE_R_CORE_27,0,0
POWER_TEXTURE_CACHE_W_CORE_27,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_27,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_27,0,0
POWER_SHARED_MEM_R_CORE_27,0,0
POWER_SHARED_MEM_W_CORE_27,0,0
POWER_SHARED_MEM_R_TAG_CORE_27,0,0
POWER_SHARED_MEM_W_TAG_CORE_27,0,0
POWER_BLOCK_STATES_R_CORE_28,0,0
POWER_BLOCK_STATES_W_CORE_28,0,0
POWER_FETCH_QUEUE_R_CORE_28,0,0
POWER_FETCH_QUEUE_W_CORE_28,0,0
POWER_INST_QUEUE_R_CORE_28,0,0
POWER_INST_QUEUE_W_CORE_28,0,0
POWER_BR_PRED_R_CORE_28,0,0
POWER_BR_PRED_W_CORE_28,0,0
POWER_RAS_R_CORE_28,0,0
POWER_RAS_W_CORE_28,0,0
POWER_ICACHE_R_CORE_28,0,0
POWER_ICACHE_W_CORE_28,0,0
POWER_ICACHE_R_TAG_CORE_28,0,0
POWER_ICACHE_MISS_BUF_R_CORE_28,0,0
POWER_ICACHE_MISS_BUF_W_CORE_28,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_28,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_28,0,0
POWER_ICACHE_TOT_ACC_CORE_28,0,0
POWER_ICACHE_CONF_CORE_28,0,0
POWER_INST_DECODER_R_CORE_28,0,0
POWER_INST_DECODER_W_CORE_28,0,0
POWER_MICRO_OP_SEQ_R_CORE_28,0,0
POWER_MICRO_OP_SEQ_W_CORE_28,0,0
POWER_OPERAND_DECODER_R_CORE_28,0,0
POWER_OPERAND_DECODER_W_CORE_28,0,0
POWER_UOP_QUEUE_R_CORE_28,0,0
POWER_UOP_QUEUE_W_CORE_28,0,0
POWER_REG_RENAMING_TABLE_R_CORE_28,0,0
POWER_REG_RENAMING_TABLE_W_CORE_28,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_28,0,0
POWER_FREELIST_R_CORE_28,0,0
POWER_FREELIST_W_CORE_28,0,0
POWER_RESERVATION_STATION_R_CORE_28,0,0
POWER_RESERVATION_STATION_W_CORE_28,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_28,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_28,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_28,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_28,0,0
POWER_PAYLOAD_RAM_R_CORE_28,0,0
POWER_PAYLOAD_RAM_W_CORE_28,0,0
POWER_EX_ALU_R_CORE_28,0,0
POWER_EX_FPU_R_CORE_28,0,0
POWER_EX_MUL_R_CORE_28,0,0
POWER_EX_SFU_R_CORE_28,0,0
POWER_REORDER_BUF_R_CORE_28,0,0
POWER_REORDER_BUF_W_CORE_28,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_28,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_28,0,0
POWER_FP_RENAME_R_CORE_28,0,0
POWER_FP_RENAME_W_CORE_28,0,0
POWER_LOAD_QUEUE_R_CORE_28,0,0
POWER_LOAD_QUEUE_W_CORE_28,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_28,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_28,0,0
POWER_STORE_QUEUE_R_CORE_28,0,0
POWER_STORE_QUEUE_W_CORE_28,0,0
POWER_STORE_QUEUE_R_TAG_CORE_28,0,0
POWER_STORE_QUEUE_W_TAG_CORE_28,0,0
POWER_DATA_TLB_R_CORE_28,0,0
POWER_DATA_TLB_W_CORE_28,0,0
POWER_DATA_TLB_R_TAG_CORE_28,0,0
POWER_DATA_TLB_W_TAG_CORE_28,0,0
POWER_INT_REGFILE_R_CORE_28,0,0
POWER_INT_REGFILE_W_CORE_28,0,0
POWER_FP_REGFILE_R_CORE_28,0,0
POWER_FP_REGFILE_W_CORE_28,0,0
POWER_GP_REGISTER_R_CORE_28,0,0
POWER_GP_REGISTER_W_CORE_28,0,0
POWER_FP_REGISTER_R_CORE_28,0,0
POWER_FP_REGISTER_W_CORE_28,0,0
POWER_SEGMENT_REGISTER_R_CORE_28,0,0
POWER_SEGMENT_REGISTER_W_CORE_28,0,0
POWER_CONTROL_REGISTER_R_CORE_28,0,0
POWER_CONTROL_REGISTER_W_CORE_28,0,0
POWER_FLAG_REGISTER_R_CORE_28,0,0
POWER_FLAG_REGISTER_W_CORE_28,0,0
POWER_EXEC_BYPASS_CORE_28,0,0
POWER_LOAD_BYPASS_CORE_28,0,0
POWER_PIPELINE_CORE_28,0,0
POWER_DCACHE_MISS_BUF_R_CORE_28,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_28,0,0
POWER_DCACHE_MISS_BUF_W_CORE_28,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_28,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_28,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_28,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_28,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_28,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_28,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_28,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_28,0,0
POWER_DCACHE_WB_BUF_R_CORE_28,0,0
POWER_L2CACHE_WB_BUF_R_CORE_28,0,0
POWER_DCACHE_WB_BUF_W_CORE_28,0,0
POWER_L2CACHE_WB_BUF_W_CORE_28,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_28,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_28,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_28,0,0
POWER_DCACHE_R_CORE_28,0,0
POWER_L2CACHE_R_CORE_28,0,0
POWER_DCACHE_W_CORE_28,0,0
POWER_L2CACHE_W_CORE_28,0,0
POWER_DCACHE_R_TAG_CORE_28,0,0
POWER_L2CACHE_R_TAG_CORE_28,0,0
POWER_CONST_CACHE_R_CORE_28,0,0
POWER_CONST_CACHE_W_CORE_28,0,0
POWER_CONST_CACHE_R_TAG_CORE_28,0,0
POWER_CONST_CACHE_W_TAG_CORE_28,0,0
POWER_TEXTURE_CACHE_R_CORE_28,0,0
POWER_TEXTURE_CACHE_W_CORE_28,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_28,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_28,0,0
POWER_SHARED_MEM_R_CORE_28,0,0
POWER_SHARED_MEM_W_CORE_28,0,0
POWER_SHARED_MEM_R_TAG_CORE_28,0,0
POWER_SHARED_MEM_W_TAG_CORE_28,0,0
POWER_BLOCK_STATES_R_CORE_29,0,0
POWER_BLOCK_STATES_W_CORE_29,0,0
POWER_FETCH_QUEUE_R_CORE_29,0,0
POWER_FETCH_QUEUE_W_CORE_29,0,0
POWER_INST_QUEUE_R_CORE_29,0,0
POWER_INST_QUEUE_W_CORE_29,0,0
POWER_BR_PRED_R_CORE_29,0,0
POWER_BR_PRED_W_CORE_29,0,0
POWER_RAS_R_CORE_29,0,0
POWER_RAS_W_CORE_29,0,0
POWER_ICACHE_R_CORE_29,0,0
POWER_ICACHE_W_CORE_29,0,0
POWER_ICACHE_R_TAG_CORE_29,0,0
POWER_ICACHE_MISS_BUF_R_CORE_29,0,0
POWER_ICACHE_MISS_BUF_W_CORE_29,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_29,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_29,0,0
POWER_ICACHE_TOT_ACC_CORE_29,0,0
POWER_ICACHE_CONF_CORE_29,0,0
POWER_INST_DECODER_R_CORE_29,0,0
POWER_INST_DECODER_W_CORE_29,0,0
POWER_MICRO_OP_SEQ_R_CORE_29,0,0
POWER_MICRO_OP_SEQ_W_CORE_29,0,0
POWER_OPERAND_DECODER_R_CORE_29,0,0
POWER_OPERAND_DECODER_W_CORE_29,0,0
POWER_UOP_QUEUE_R_CORE_29,0,0
POWER_UOP_QUEUE_W_CORE_29,0,0
POWER_REG_RENAMING_TABLE_R_CORE_29,0,0
POWER_REG_RENAMING_TABLE_W_CORE_29,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_29,0,0
POWER_FREELIST_R_CORE_29,0,0
POWER_FREELIST_W_CORE_29,0,0
POWER_RESERVATION_STATION_R_CORE_29,0,0
POWER_RESERVATION_STATION_W_CORE_29,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_29,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_29,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_29,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_29,0,0
POWER_PAYLOAD_RAM_R_CORE_29,0,0
POWER_PAYLOAD_RAM_W_CORE_29,0,0
POWER_EX_ALU_R_CORE_29,0,0
POWER_EX_FPU_R_CORE_29,0,0
POWER_EX_MUL_R_CORE_29,0,0
POWER_EX_SFU_R_CORE_29,0,0
POWER_REORDER_BUF_R_CORE_29,0,0
POWER_REORDER_BUF_W_CORE_29,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_29,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_29,0,0
POWER_FP_RENAME_R_CORE_29,0,0
POWER_FP_RENAME_W_CORE_29,0,0
POWER_LOAD_QUEUE_R_CORE_29,0,0
POWER_LOAD_QUEUE_W_CORE_29,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_29,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_29,0,0
POWER_STORE_QUEUE_R_CORE_29,0,0
POWER_STORE_QUEUE_W_CORE_29,0,0
POWER_STORE_QUEUE_R_TAG_CORE_29,0,0
POWER_STORE_QUEUE_W_TAG_CORE_29,0,0
POWER_DATA_TLB_R_CORE_29,0,0
POWER_DATA_TLB_W_CORE_29,0,0
POWER_DATA_TLB_R_TAG_CORE_29,0,0
POWER_DATA_TLB_W_TAG_CORE_29,0,0
POWER_INT_REGFILE_R_CORE_29,0,0
POWER_INT_REGFILE_W_CORE_29,0,0
POWER_FP_REGFILE_R_CORE_29,0,0
POWER_FP_REGFILE_W_CORE_29,0,0
POWER_GP_REGISTER_R_CORE_29,0,0
POWER_GP_REGISTER_W_CORE_29,0,0
POWER_FP_REGISTER_R_CORE_29,0,0
POWER_FP_REGISTER_W_CORE_29,0,0
POWER_SEGMENT_REGISTER_R_CORE_29,0,0
POWER_SEGMENT_REGISTER_W_CORE_29,0,0
POWER_CONTROL_REGISTER_R_CORE_29,0,0
POWER_CONTROL_REGISTER_W_CORE_29,0,0
POWER_FLAG_REGISTER_R_CORE_29,0,0
POWER_FLAG_REGISTER_W_CORE_29,0,0
POWER_EXEC_BYPASS_CORE_29,0,0
POWER_LOAD_BYPASS_CORE_29,0,0
POWER_PIPELINE_CORE_29,0,0
POWER_DCACHE_MISS_BUF_R_CORE_29,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_29,0,0
POWER_DCACHE_MISS_BUF_W_CORE_29,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_29,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_29,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_29,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_29,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_29,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_29,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_29,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_29,0,0
POWER_DCACHE_WB_BUF_R_CORE_29,0,0
POWER_L2CACHE_WB_BUF_R_CORE_29,0,0
POWER_DCACHE_WB_BUF_W_CORE_29,0,0
POWER_L2CACHE_WB_BUF_W_CORE_29,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_29,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_29,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_29,0,0
POWER_DCACHE_R_CORE_29,0,0
POWER_L2CACHE_R_CORE_29,0,0
POWER_DCACHE_W_CORE_29,0,0
POWER_L2CACHE_W_CORE_29,0,0
POWER_DCACHE_R_TAG_CORE_29,0,0
POWER_L2CACHE_R_TAG_CORE_29,0,0
POWER_CONST_CACHE_R_CORE_29,0,0
POWER_CONST_CACHE_W_CORE_29,0,0
POWER_CONST_CACHE_R_TAG_CORE_29,0,0
POWER_CONST_CACHE_W_TAG_CORE_29,0,0
POWER_TEXTURE_CACHE_R_CORE_29,0,0
POWER_TEXTURE_CACHE_W_CORE_29,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_29,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_29,0,0
POWER_SHARED_MEM_R_CORE_29,0,0
POWER_SHARED_MEM_W_CORE_29,0,0
POWER_SHARED_MEM_R_TAG_CORE_29,0,0
POWER_SHARED_MEM_W_TAG_CORE_29,0,0
POWER_BLOCK_STATES_R_CORE_30,0,0
POWER_BLOCK_STATES_W_CORE_30,0,0
POWER_FETCH_QUEUE_R_CORE_30,0,0
POWER_FETCH_QUEUE_W_CORE_30,0,0
POWER_INST_QUEUE_R_CORE_30,0,0
POWER_INST_QUEUE_W_CORE_30,0,0
POWER_BR_PRED_R_CORE_30,0,0
POWER_BR_PRED_W_CORE_30,0,0
POWER_RAS_R_CORE_30,0,0
POWER_RAS_W_CORE_30,0,0
POWER_ICACHE_R_CORE_30,0,0
POWER_ICACHE_W_CORE_30,0,0
POWER_ICACHE_R_TAG_CORE_30,0,0
POWER_ICACHE_MISS_BUF_R_CORE_30,0,0
POWER_ICACHE_MISS_BUF_W_CORE_30,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_30,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_30,0,0
POWER_ICACHE_TOT_ACC_CORE_30,0,0
POWER_ICACHE_CONF_CORE_30,0,0
POWER_INST_DECODER_R_CORE_30,0,0
POWER_INST_DECODER_W_CORE_30,0,0
POWER_MICRO_OP_SEQ_R_CORE_30,0,0
POWER_MICRO_OP_SEQ_W_CORE_30,0,0
POWER_OPERAND_DECODER_R_CORE_30,0,0
POWER_OPERAND_DECODER_W_CORE_30,0,0
POWER_UOP_QUEUE_R_CORE_30,0,0
POWER_UOP_QUEUE_W_CORE_30,0,0
POWER_REG_RENAMING_TABLE_R_CORE_30,0,0
POWER_REG_RENAMING_TABLE_W_CORE_30,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_30,0,0
POWER_FREELIST_R_CORE_30,0,0
POWER_FREELIST_W_CORE_30,0,0
POWER_RESERVATION_STATION_R_CORE_30,0,0
POWER_RESERVATION_STATION_W_CORE_30,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_30,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_30,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_30,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_30,0,0
POWER_PAYLOAD_RAM_R_CORE_30,0,0
POWER_PAYLOAD_RAM_W_CORE_30,0,0
POWER_EX_ALU_R_CORE_30,0,0
POWER_EX_FPU_R_CORE_30,0,0
POWER_EX_MUL_R_CORE_30,0,0
POWER_EX_SFU_R_CORE_30,0,0
POWER_REORDER_BUF_R_CORE_30,0,0
POWER_REORDER_BUF_W_CORE_30,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_30,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_30,0,0
POWER_FP_RENAME_R_CORE_30,0,0
POWER_FP_RENAME_W_CORE_30,0,0
POWER_LOAD_QUEUE_R_CORE_30,0,0
POWER_LOAD_QUEUE_W_CORE_30,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_30,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_30,0,0
POWER_STORE_QUEUE_R_CORE_30,0,0
POWER_STORE_QUEUE_W_CORE_30,0,0
POWER_STORE_QUEUE_R_TAG_CORE_30,0,0
POWER_STORE_QUEUE_W_TAG_CORE_30,0,0
POWER_DATA_TLB_R_CORE_30,0,0
POWER_DATA_TLB_W_CORE_30,0,0
POWER_DATA_TLB_R_TAG_CORE_30,0,0
POWER_DATA_TLB_W_TAG_CORE_30,0,0
POWER_INT_REGFILE_R_CORE_30,0,0
POWER_INT_REGFILE_W_CORE_30,0,0
POWER_FP_REGFILE_R_CORE_30,0,0
POWER_FP_REGFILE_W_CORE_30,0,0
POWER_GP_REGISTER_R_CORE_30,0,0
POWER_GP_REGISTER_W_CORE_30,0,0
POWER_FP_REGISTER_R_CORE_30,0,0
POWER_FP_REGISTER_W_CORE_30,0,0
POWER_SEGMENT_REGISTER_R_CORE_30,0,0
POWER_SEGMENT_REGISTER_W_CORE_30,0,0
POWER_CONTROL_REGISTER_R_CORE_30,0,0
POWER_CONTROL_REGISTER_W_CORE_30,0,0
POWER_FLAG_REGISTER_R_CORE_30,0,0
POWER_FLAG_REGISTER_W_CORE_30,0,0
POWER_EXEC_BYPASS_CORE_30,0,0
POWER_LOAD_BYPASS_CORE_30,0,0
POWER_PIPELINE_CORE_30,0,0
POWER_DCACHE_MISS_BUF_R_CORE_30,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_30,0,0
POWER_DCACHE_MISS_BUF_W_CORE_30,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_30,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_30,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_30,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_30,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_30,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_30,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_30,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_30,0,0
POWER_DCACHE_WB_BUF_R_CORE_30,0,0
POWER_L2CACHE_WB_BUF_R_CORE_30,0,0
POWER_DCACHE_WB_BUF_W_CORE_30,0,0
POWER_L2CACHE_WB_BUF_W_CORE_30,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_30,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_30,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_30,0,0
POWER_DCACHE_R_CORE_30,0,0
POWER_L2CACHE_R_CORE_30,0,0
POWER_DCACHE_W_CORE_30,0,0
POWER_L2CACHE_W_CORE_30,0,0
POWER_DCACHE_R_TAG_CORE_30,0,0
POWER_L2CACHE_R_TAG_CORE_30,0,0
POWER_CONST_CACHE_R_CORE_30,0,0
POWER_CONST_CACHE_W_CORE_30,0,0
POWER_CONST_CACHE_R_TAG_CORE_30,0,0
POWER_CONST_CACHE_W_TAG_CORE_30,0,0
POWER_TEXTURE_CACHE_R_CORE_30,0,0
POWER_TEXTURE_CACHE_W_CORE_30,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_30,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_30,0,0
POWER_SHARED_MEM_R_CORE_30,0,0
POWER_SHARED_MEM_W_CORE_30,0,0
POWER_SHARED_MEM_R_TAG_CORE_30,0,0
POWER_SHARED_MEM_W_TAG_CORE_30,0,0
POWER_BLOCK_STATES_R_CORE_31,0,0
POWER_BLOCK_STATES_W_CORE_31,0,0
POWER_FETCH_QUEUE_R_CORE_31,0,0
POWER_FETCH_QUEUE_W_CORE_31,0,0
POWER_INST_QUEUE_R_CORE_31,0,0
POWER_INST_QUEUE_W_CORE_31,0,0
POWER_BR_PRED_R_CORE_31,0,0
POWER_BR_PRED_W_CORE_31,0,0
POWER_RAS_R_CORE_31,0,0
POWER_RAS_W_CORE_31,0,0
POWER_ICACHE_R_CORE_31,0,0
POWER_ICACHE_W_CORE_31,0,0
POWER_ICACHE_R_TAG_CORE_31,0,0
POWER_ICACHE_MISS_BUF_R_CORE_31,0,0
POWER_ICACHE_MISS_BUF_W_CORE_31,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_31,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_31,0,0
POWER_ICACHE_TOT_ACC_CORE_31,0,0
POWER_ICACHE_CONF_CORE_31,0,0
POWER_INST_DECODER_R_CORE_31,0,0
POWER_INST_DECODER_W_CORE_31,0,0
POWER_MICRO_OP_SEQ_R_CORE_31,0,0
POWER_MICRO_OP_SEQ_W_CORE_31,0,0
POWER_OPERAND_DECODER_R_CORE_31,0,0
POWER_OPERAND_DECODER_W_CORE_31,0,0
POWER_UOP_QUEUE_R_CORE_31,0,0
POWER_UOP_QUEUE_W_CORE_31,0,0
POWER_REG_RENAMING_TABLE_R_CORE_31,0,0
POWER_REG_RENAMING_TABLE_W_CORE_31,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_31,0,0
POWER_FREELIST_R_CORE_31,0,0
POWER_FREELIST_W_CORE_31,0,0
POWER_RESERVATION_STATION_R_CORE_31,0,0
POWER_RESERVATION_STATION_W_CORE_31,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_31,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_31,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_31,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_31,0,0
POWER_PAYLOAD_RAM_R_CORE_31,0,0
POWER_PAYLOAD_RAM_W_CORE_31,0,0
POWER_EX_ALU_R_CORE_31,0,0
POWER_EX_FPU_R_CORE_31,0,0
POWER_EX_MUL_R_CORE_31,0,0
POWER_EX_SFU_R_CORE_31,0,0
POWER_REORDER_BUF_R_CORE_31,0,0
POWER_REORDER_BUF_W_CORE_31,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_31,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_31,0,0
POWER_FP_RENAME_R_CORE_31,0,0
POWER_FP_RENAME_W_CORE_31,0,0
POWER_LOAD_QUEUE_R_CORE_31,0,0
POWER_LOAD_QUEUE_W_CORE_31,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_31,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_31,0,0
POWER_STORE_QUEUE_R_CORE_31,0,0
POWER_STORE_QUEUE_W_CORE_31,0,0
POWER_STORE_QUEUE_R_TAG_CORE_31,0,0
POWER_STORE_QUEUE_W_TAG_CORE_31,0,0
POWER_DATA_TLB_R_CORE_31,0,0
POWER_DATA_TLB_W_CORE_31,0,0
POWER_DATA_TLB_R_TAG_CORE_31,0,0
POWER_DATA_TLB_W_TAG_CORE_31,0,0
POWER_INT_REGFILE_R_CORE_31,0,0
POWER_INT_REGFILE_W_CORE_31,0,0
POWER_FP_REGFILE_R_CORE_31,0,0
POWER_FP_REGFILE_W_CORE_31,0,0
POWER_GP_REGISTER_R_CORE_31,0,0
POWER_GP_REGISTER_W_CORE_31,0,0
POWER_FP_REGISTER_R_CORE_31,0,0
POWER_FP_REGISTER_W_CORE_31,0,0
POWER_SEGMENT_REGISTER_R_CORE_31,0,0
POWER_SEGMENT_REGISTER_W_CORE_31,0,0
POWER_CONTROL_REGISTER_R_CORE_31,0,0
POWER_CONTROL_REGISTER_W_CORE_31,0,0
POWER_FLAG_REGISTER_R_CORE_31,0,0
POWER_FLAG_REGISTER_W_CORE_31,0,0
POWER_EXEC_BYPASS_CORE_31,0,0
POWER_LOAD_BYPASS_CORE_31,0,0
POWER_PIPELINE_CORE_31,0,0
POWER_DCACHE_MISS_BUF_R_CORE_31,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_31,0,0
POWER_DCACHE_MISS_BUF_W_CORE_31,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_31,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_31,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_31,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_31,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_31,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_31,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_31,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_31,0,0
POWER_DCACHE_WB_BUF_R_CORE_31,0,0
POWER_L2CACHE_WB_BUF_R_CORE_31,0,0
POWER_DCACHE_WB_BUF_W_CORE_31,0,0
POWER_L2CACHE_WB_BUF_W_CORE_31,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_31,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_31,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_31,0,0
POWER_DCACHE_R_CORE_31,0,0
POWER_L2CACHE_R_CORE_31,0,0
POWER_DCACHE_W_CORE_31,0,0
POWER_L2CACHE_W_CORE_31,0,0
POWER_DCACHE_R_TAG_CORE_31,0,0
POWER_L2CACHE_R_TAG_CORE_31,0,0
POWER_CONST_CACHE_R_CORE_31,0,0
POWER_CONST_CACHE_W_CORE_31,0,0
POWER_CONST_CACHE_R_TAG_CORE_31,0,0
POWER_CONST_CACHE_W_TAG_CORE_31,0,0
POWER_TEXTURE_CACHE_R_CORE_31,0,0
POWER_TEXTURE_CACHE_W_CORE_31,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_31,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_31,0,0
POWER_SHARED_MEM_R_CORE_31,0,0
POWER_SHARED_MEM_W_CORE_31,0,0
POWER_SHARED_MEM_R_TAG_CORE_31,0,0
POWER_SHARED_MEM_W_TAG_CORE_31,0,0
POWER_BLOCK_STATES_R_CORE_32,0,0
POWER_BLOCK_STATES_W_CORE_32,0,0
POWER_FETCH_QUEUE_R_CORE_32,0,0
POWER_FETCH_QUEUE_W_CORE_32,0,0
POWER_INST_QUEUE_R_CORE_32,0,0
POWER_INST_QUEUE_W_CORE_32,0,0
POWER_BR_PRED_R_CORE_32,0,0
POWER_BR_PRED_W_CORE_32,0,0
POWER_RAS_R_CORE_32,0,0
POWER_RAS_W_CORE_32,0,0
POWER_ICACHE_R_CORE_32,0,0
POWER_ICACHE_W_CORE_32,0,0
POWER_ICACHE_R_TAG_CORE_32,0,0
POWER_ICACHE_MISS_BUF_R_CORE_32,0,0
POWER_ICACHE_MISS_BUF_W_CORE_32,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_32,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_32,0,0
POWER_ICACHE_TOT_ACC_CORE_32,0,0
POWER_ICACHE_CONF_CORE_32,0,0
POWER_INST_DECODER_R_CORE_32,0,0
POWER_INST_DECODER_W_CORE_32,0,0
POWER_MICRO_OP_SEQ_R_CORE_32,0,0
POWER_MICRO_OP_SEQ_W_CORE_32,0,0
POWER_OPERAND_DECODER_R_CORE_32,0,0
POWER_OPERAND_DECODER_W_CORE_32,0,0
POWER_UOP_QUEUE_R_CORE_32,0,0
POWER_UOP_QUEUE_W_CORE_32,0,0
POWER_REG_RENAMING_TABLE_R_CORE_32,0,0
POWER_REG_RENAMING_TABLE_W_CORE_32,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_32,0,0
POWER_FREELIST_R_CORE_32,0,0
POWER_FREELIST_W_CORE_32,0,0
POWER_RESERVATION_STATION_R_CORE_32,0,0
POWER_RESERVATION_STATION_W_CORE_32,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_32,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_32,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_32,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_32,0,0
POWER_PAYLOAD_RAM_R_CORE_32,0,0
POWER_PAYLOAD_RAM_W_CORE_32,0,0
POWER_EX_ALU_R_CORE_32,0,0
POWER_EX_FPU_R_CORE_32,0,0
POWER_EX_MUL_R_CORE_32,0,0
POWER_EX_SFU_R_CORE_32,0,0
POWER_REORDER_BUF_R_CORE_32,0,0
POWER_REORDER_BUF_W_CORE_32,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_32,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_32,0,0
POWER_FP_RENAME_R_CORE_32,0,0
POWER_FP_RENAME_W_CORE_32,0,0
POWER_LOAD_QUEUE_R_CORE_32,0,0
POWER_LOAD_QUEUE_W_CORE_32,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_32,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_32,0,0
POWER_STORE_QUEUE_R_CORE_32,0,0
POWER_STORE_QUEUE_W_CORE_32,0,0
POWER_STORE_QUEUE_R_TAG_CORE_32,0,0
POWER_STORE_QUEUE_W_TAG_CORE_32,0,0
POWER_DATA_TLB_R_CORE_32,0,0
POWER_DATA_TLB_W_CORE_32,0,0
POWER_DATA_TLB_R_TAG_CORE_32,0,0
POWER_DATA_TLB_W_TAG_CORE_32,0,0
POWER_INT_REGFILE_R_CORE_32,0,0
POWER_INT_REGFILE_W_CORE_32,0,0
POWER_FP_REGFILE_R_CORE_32,0,0
POWER_FP_REGFILE_W_CORE_32,0,0
POWER_GP_REGISTER_R_CORE_32,0,0
POWER_GP_REGISTER_W_CORE_32,0,0
POWER_FP_REGISTER_R_CORE_32,0,0
POWER_FP_REGISTER_W_CORE_32,0,0
POWER_SEGMENT_REGISTER_R_CORE_32,0,0
POWER_SEGMENT_REGISTER_W_CORE_32,0,0
POWER_CONTROL_REGISTER_R_CORE_32,0,0
POWER_CONTROL_REGISTER_W_CORE_32,0,0
POWER_FLAG_REGISTER_R_CORE_32,0,0
POWER_FLAG_REGISTER_W_CORE_32,0,0
POWER_EXEC_BYPASS_CORE_32,0,0
POWER_LOAD_BYPASS_CORE_32,0,0
POWER_PIPELINE_CORE_32,0,0
POWER_DCACHE_MISS_BUF_R_CORE_32,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_32,0,0
POWER_DCACHE_MISS_BUF_W_CORE_32,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_32,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_32,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_32,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_32,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_32,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_32,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_32,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_32,0,0
POWER_DCACHE_WB_BUF_R_CORE_32,0,0
POWER_L2CACHE_WB_BUF_R_CORE_32,0,0
POWER_DCACHE_WB_BUF_W_CORE_32,0,0
POWER_L2CACHE_WB_BUF_W_CORE_32,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_32,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_32,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_32,0,0
POWER_DCACHE_R_CORE_32,0,0
POWER_L2CACHE_R_CORE_32,0,0
POWER_DCACHE_W_CORE_32,0,0
POWER_L2CACHE_W_CORE_32,0,0
POWER_DCACHE_R_TAG_CORE_32,0,0
POWER_L2CACHE_R_TAG_CORE_32,0,0
POWER_CONST_CACHE_R_CORE_32,0,0
POWER_CONST_CACHE_W_CORE_32,0,0
POWER_CONST_CACHE_R_TAG_CORE_32,0,0
POWER_CONST_CACHE_W_TAG_CORE_32,0,0
POWER_TEXTURE_CACHE_R_CORE_32,0,0
POWER_TEXTURE_CACHE_W_CORE_32,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_32,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_32,0,0
POWER_SHARED_MEM_R_CORE_32,0,0
POWER_SHARED_MEM_W_CORE_32,0,0
POWER_SHARED_MEM_R_TAG_CORE_32,0,0
POWER_SHARED_MEM_W_TAG_CORE_32,0,0
POWER_BLOCK_STATES_R_CORE_33,0,0
POWER_BLOCK_STATES_W_CORE_33,0,0
POWER_FETCH_QUEUE_R_CORE_33,0,0
POWER_FETCH_QUEUE_W_CORE_33,0,0
POWER_INST_QUEUE_R_CORE_33,0,0
POWER_INST_QUEUE_W_CORE_33,0,0
POWER_BR_PRED_R_CORE_33,0,0
POWER_BR_PRED_W_CORE_33,0,0
POWER_RAS_R_CORE_33,0,0
POWER_RAS_W_CORE_33,0,0
POWER_ICACHE_R_CORE_33,0,0
POWER_ICACHE_W_CORE_33,0,0
POWER_ICACHE_R_TAG_CORE_33,0,0
POWER_ICACHE_MISS_BUF_R_CORE_33,0,0
POWER_ICACHE_MISS_BUF_W_CORE_33,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_33,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_33,0,0
POWER_ICACHE_TOT_ACC_CORE_33,0,0
POWER_ICACHE_CONF_CORE_33,0,0
POWER_INST_DECODER_R_CORE_33,0,0
POWER_INST_DECODER_W_CORE_33,0,0
POWER_MICRO_OP_SEQ_R_CORE_33,0,0
POWER_MICRO_OP_SEQ_W_CORE_33,0,0
POWER_OPERAND_DECODER_R_CORE_33,0,0
POWER_OPERAND_DECODER_W_CORE_33,0,0
POWER_UOP_QUEUE_R_CORE_33,0,0
POWER_UOP_QUEUE_W_CORE_33,0,0
POWER_REG_RENAMING_TABLE_R_CORE_33,0,0
POWER_REG_RENAMING_TABLE_W_CORE_33,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_33,0,0
POWER_FREELIST_R_CORE_33,0,0
POWER_FREELIST_W_CORE_33,0,0
POWER_RESERVATION_STATION_R_CORE_33,0,0
POWER_RESERVATION_STATION_W_CORE_33,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_33,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_33,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_33,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_33,0,0
POWER_PAYLOAD_RAM_R_CORE_33,0,0
POWER_PAYLOAD_RAM_W_CORE_33,0,0
POWER_EX_ALU_R_CORE_33,0,0
POWER_EX_FPU_R_CORE_33,0,0
POWER_EX_MUL_R_CORE_33,0,0
POWER_EX_SFU_R_CORE_33,0,0
POWER_REORDER_BUF_R_CORE_33,0,0
POWER_REORDER_BUF_W_CORE_33,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_33,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_33,0,0
POWER_FP_RENAME_R_CORE_33,0,0
POWER_FP_RENAME_W_CORE_33,0,0
POWER_LOAD_QUEUE_R_CORE_33,0,0
POWER_LOAD_QUEUE_W_CORE_33,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_33,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_33,0,0
POWER_STORE_QUEUE_R_CORE_33,0,0
POWER_STORE_QUEUE_W_CORE_33,0,0
POWER_STORE_QUEUE_R_TAG_CORE_33,0,0
POWER_STORE_QUEUE_W_TAG_CORE_33,0,0
POWER_DATA_TLB_R_CORE_33,0,0
POWER_DATA_TLB_W_CORE_33,0,0
POWER_DATA_TLB_R_TAG_CORE_33,0,0
POWER_DATA_TLB_W_TAG_CORE_33,0,0
POWER_INT_REGFILE_R_CORE_33,0,0
POWER_INT_REGFILE_W_CORE_33,0,0
POWER_FP_REGFILE_R_CORE_33,0,0
POWER_FP_REGFILE_W_CORE_33,0,0
POWER_GP_REGISTER_R_CORE_33,0,0
POWER_GP_REGISTER_W_CORE_33,0,0
POWER_FP_REGISTER_R_CORE_33,0,0
POWER_FP_REGISTER_W_CORE_33,0,0
POWER_SEGMENT_REGISTER_R_CORE_33,0,0
POWER_SEGMENT_REGISTER_W_CORE_33,0,0
POWER_CONTROL_REGISTER_R_CORE_33,0,0
POWER_CONTROL_REGISTER_W_CORE_33,0,0
POWER_FLAG_REGISTER_R_CORE_33,0,0
POWER_FLAG_REGISTER_W_CORE_33,0,0
POWER_EXEC_BYPASS_CORE_33,0,0
POWER_LOAD_BYPASS_CORE_33,0,0
POWER_PIPELINE_CORE_33,0,0
POWER_DCACHE_MISS_BUF_R_CORE_33,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_33,0,0
POWER_DCACHE_MISS_BUF_W_CORE_33,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_33,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_33,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_33,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_33,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_33,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_33,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_33,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_33,0,0
POWER_DCACHE_WB_BUF_R_CORE_33,0,0
POWER_L2CACHE_WB_BUF_R_CORE_33,0,0
POWER_DCACHE_WB_BUF_W_CORE_33,0,0
POWER_L2CACHE_WB_BUF_W_CORE_33,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_33,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_33,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_33,0,0
POWER_DCACHE_R_CORE_33,0,0
POWER_L2CACHE_R_CORE_33,0,0
POWER_DCACHE_W_CORE_33,0,0
POWER_L2CACHE_W_CORE_33,0,0
POWER_DCACHE_R_TAG_CORE_33,0,0
POWER_L2CACHE_R_TAG_CORE_33,0,0
POWER_CONST_CACHE_R_CORE_33,0,0
POWER_CONST_CACHE_W_CORE_33,0,0
POWER_CONST_CACHE_R_TAG_CORE_33,0,0
POWER_CONST_CACHE_W_TAG_CORE_33,0,0
POWER_TEXTURE_CACHE_R_CORE_33,0,0
POWER_TEXTURE_CACHE_W_CORE_33,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_33,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_33,0,0
POWER_SHARED_MEM_R_CORE_33,0,0
POWER_SHARED_MEM_W_CORE_33,0,0
POWER_SHARED_MEM_R_TAG_CORE_33,0,0
POWER_SHARED_MEM_W_TAG_CORE_33,0,0
POWER_BLOCK_STATES_R_CORE_34,0,0
POWER_BLOCK_STATES_W_CORE_34,0,0
POWER_FETCH_QUEUE_R_CORE_34,0,0
POWER_FETCH_QUEUE_W_CORE_34,0,0
POWER_INST_QUEUE_R_CORE_34,0,0
POWER_INST_QUEUE_W_CORE_34,0,0
POWER_BR_PRED_R_CORE_34,0,0
POWER_BR_PRED_W_CORE_34,0,0
POWER_RAS_R_CORE_34,0,0
POWER_RAS_W_CORE_34,0,0
POWER_ICACHE_R_CORE_34,0,0
POWER_ICACHE_W_CORE_34,0,0
POWER_ICACHE_R_TAG_CORE_34,0,0
POWER_ICACHE_MISS_BUF_R_CORE_34,0,0
POWER_ICACHE_MISS_BUF_W_CORE_34,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_34,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_34,0,0
POWER_ICACHE_TOT_ACC_CORE_34,0,0
POWER_ICACHE_CONF_CORE_34,0,0
POWER_INST_DECODER_R_CORE_34,0,0
POWER_INST_DECODER_W_CORE_34,0,0
POWER_MICRO_OP_SEQ_R_CORE_34,0,0
POWER_MICRO_OP_SEQ_W_CORE_34,0,0
POWER_OPERAND_DECODER_R_CORE_34,0,0
POWER_OPERAND_DECODER_W_CORE_34,0,0
POWER_UOP_QUEUE_R_CORE_34,0,0
POWER_UOP_QUEUE_W_CORE_34,0,0
POWER_REG_RENAMING_TABLE_R_CORE_34,0,0
POWER_REG_RENAMING_TABLE_W_CORE_34,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_34,0,0
POWER_FREELIST_R_CORE_34,0,0
POWER_FREELIST_W_CORE_34,0,0
POWER_RESERVATION_STATION_R_CORE_34,0,0
POWER_RESERVATION_STATION_W_CORE_34,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_34,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_34,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_34,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_34,0,0
POWER_PAYLOAD_RAM_R_CORE_34,0,0
POWER_PAYLOAD_RAM_W_CORE_34,0,0
POWER_EX_ALU_R_CORE_34,0,0
POWER_EX_FPU_R_CORE_34,0,0
POWER_EX_MUL_R_CORE_34,0,0
POWER_EX_SFU_R_CORE_34,0,0
POWER_REORDER_BUF_R_CORE_34,0,0
POWER_REORDER_BUF_W_CORE_34,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_34,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_34,0,0
POWER_FP_RENAME_R_CORE_34,0,0
POWER_FP_RENAME_W_CORE_34,0,0
POWER_LOAD_QUEUE_R_CORE_34,0,0
POWER_LOAD_QUEUE_W_CORE_34,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_34,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_34,0,0
POWER_STORE_QUEUE_R_CORE_34,0,0
POWER_STORE_QUEUE_W_CORE_34,0,0
POWER_STORE_QUEUE_R_TAG_CORE_34,0,0
POWER_STORE_QUEUE_W_TAG_CORE_34,0,0
POWER_DATA_TLB_R_CORE_34,0,0
POWER_DATA_TLB_W_CORE_34,0,0
POWER_DATA_TLB_R_TAG_CORE_34,0,0
POWER_DATA_TLB_W_TAG_CORE_34,0,0
POWER_INT_REGFILE_R_CORE_34,0,0
POWER_INT_REGFILE_W_CORE_34,0,0
POWER_FP_REGFILE_R_CORE_34,0,0
POWER_FP_REGFILE_W_CORE_34,0,0
POWER_GP_REGISTER_R_CORE_34,0,0
POWER_GP_REGISTER_W_CORE_34,0,0
POWER_FP_REGISTER_R_CORE_34,0,0
POWER_FP_REGISTER_W_CORE_34,0,0
POWER_SEGMENT_REGISTER_R_CORE_34,0,0
POWER_SEGMENT_REGISTER_W_CORE_34,0,0
POWER_CONTROL_REGISTER_R_CORE_34,0,0
POWER_CONTROL_REGISTER_W_CORE_34,0,0
POWER_FLAG_REGISTER_R_CORE_34,0,0
POWER_FLAG_REGISTER_W_CORE_34,0,0
POWER_EXEC_BYPASS_CORE_34,0,0
POWER_LOAD_BYPASS_CORE_34,0,0
POWER_PIPELINE_CORE_34,0,0
POWER_DCACHE_MISS_BUF_R_CORE_34,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_34,0,0
POWER_DCACHE_MISS_BUF_W_CORE_34,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_34,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_34,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_34,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_34,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_34,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_34,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_34,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_34,0,0
POWER_DCACHE_WB_BUF_R_CORE_34,0,0
POWER_L2CACHE_WB_BUF_R_CORE_34,0,0
POWER_DCACHE_WB_BUF_W_CORE_34,0,0
POWER_L2CACHE_WB_BUF_W_CORE_34,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_34,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_34,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_34,0,0
POWER_DCACHE_R_CORE_34,0,0
POWER_L2CACHE_R_CORE_34,0,0
POWER_DCACHE_W_CORE_34,0,0
POWER_L2CACHE_W_CORE_34,0,0
POWER_DCACHE_R_TAG_CORE_34,0,0
POWER_L2CACHE_R_TAG_CORE_34,0,0
POWER_CONST_CACHE_R_CORE_34,0,0
POWER_CONST_CACHE_W_CORE_34,0,0
POWER_CONST_CACHE_R_TAG_CORE_34,0,0
POWER_CONST_CACHE_W_TAG_CORE_34,0,0
POWER_TEXTURE_CACHE_R_CORE_34,0,0
POWER_TEXTURE_CACHE_W_CORE_34,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_34,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_34,0,0
POWER_SHARED_MEM_R_CORE_34,0,0
POWER_SHARED_MEM_W_CORE_34,0,0
POWER_SHARED_MEM_R_TAG_CORE_34,0,0
POWER_SHARED_MEM_W_TAG_CORE_34,0,0
POWER_BLOCK_STATES_R_CORE_35,0,0
POWER_BLOCK_STATES_W_CORE_35,0,0
POWER_FETCH_QUEUE_R_CORE_35,0,0
POWER_FETCH_QUEUE_W_CORE_35,0,0
POWER_INST_QUEUE_R_CORE_35,0,0
POWER_INST_QUEUE_W_CORE_35,0,0
POWER_BR_PRED_R_CORE_35,0,0
POWER_BR_PRED_W_CORE_35,0,0
POWER_RAS_R_CORE_35,0,0
POWER_RAS_W_CORE_35,0,0
POWER_ICACHE_R_CORE_35,0,0
POWER_ICACHE_W_CORE_35,0,0
POWER_ICACHE_R_TAG_CORE_35,0,0
POWER_ICACHE_MISS_BUF_R_CORE_35,0,0
POWER_ICACHE_MISS_BUF_W_CORE_35,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_35,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_35,0,0
POWER_ICACHE_TOT_ACC_CORE_35,0,0
POWER_ICACHE_CONF_CORE_35,0,0
POWER_INST_DECODER_R_CORE_35,0,0
POWER_INST_DECODER_W_CORE_35,0,0
POWER_MICRO_OP_SEQ_R_CORE_35,0,0
POWER_MICRO_OP_SEQ_W_CORE_35,0,0
POWER_OPERAND_DECODER_R_CORE_35,0,0
POWER_OPERAND_DECODER_W_CORE_35,0,0
POWER_UOP_QUEUE_R_CORE_35,0,0
POWER_UOP_QUEUE_W_CORE_35,0,0
POWER_REG_RENAMING_TABLE_R_CORE_35,0,0
POWER_REG_RENAMING_TABLE_W_CORE_35,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_35,0,0
POWER_FREELIST_R_CORE_35,0,0
POWER_FREELIST_W_CORE_35,0,0
POWER_RESERVATION_STATION_R_CORE_35,0,0
POWER_RESERVATION_STATION_W_CORE_35,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_35,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_35,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_35,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_35,0,0
POWER_PAYLOAD_RAM_R_CORE_35,0,0
POWER_PAYLOAD_RAM_W_CORE_35,0,0
POWER_EX_ALU_R_CORE_35,0,0
POWER_EX_FPU_R_CORE_35,0,0
POWER_EX_MUL_R_CORE_35,0,0
POWER_EX_SFU_R_CORE_35,0,0
POWER_REORDER_BUF_R_CORE_35,0,0
POWER_REORDER_BUF_W_CORE_35,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_35,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_35,0,0
POWER_FP_RENAME_R_CORE_35,0,0
POWER_FP_RENAME_W_CORE_35,0,0
POWER_LOAD_QUEUE_R_CORE_35,0,0
POWER_LOAD_QUEUE_W_CORE_35,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_35,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_35,0,0
POWER_STORE_QUEUE_R_CORE_35,0,0
POWER_STORE_QUEUE_W_CORE_35,0,0
POWER_STORE_QUEUE_R_TAG_CORE_35,0,0
POWER_STORE_QUEUE_W_TAG_CORE_35,0,0
POWER_DATA_TLB_R_CORE_35,0,0
POWER_DATA_TLB_W_CORE_35,0,0
POWER_DATA_TLB_R_TAG_CORE_35,0,0
POWER_DATA_TLB_W_TAG_CORE_35,0,0
POWER_INT_REGFILE_R_CORE_35,0,0
POWER_INT_REGFILE_W_CORE_35,0,0
POWER_FP_REGFILE_R_CORE_35,0,0
POWER_FP_REGFILE_W_CORE_35,0,0
POWER_GP_REGISTER_R_CORE_35,0,0
POWER_GP_REGISTER_W_CORE_35,0,0
POWER_FP_REGISTER_R_CORE_35,0,0
POWER_FP_REGISTER_W_CORE_35,0,0
POWER_SEGMENT_REGISTER_R_CORE_35,0,0
POWER_SEGMENT_REGISTER_W_CORE_35,0,0
POWER_CONTROL_REGISTER_R_CORE_35,0,0
POWER_CONTROL_REGISTER_W_CORE_35,0,0
POWER_FLAG_REGISTER_R_CORE_35,0,0
POWER_FLAG_REGISTER_W_CORE_35,0,0
POWER_EXEC_BYPASS_CORE_35,0,0
POWER_LOAD_BYPASS_CORE_35,0,0
POWER_PIPELINE_CORE_35,0,0
POWER_DCACHE_MISS_BUF_R_CORE_35,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_35,0,0
POWER_DCACHE_MISS_BUF_W_CORE_35,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_35,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_35,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_35,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_35,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_35,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_35,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_35,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_35,0,0
POWER_DCACHE_WB_BUF_R_CORE_35,0,0
POWER_L2CACHE_WB_BUF_R_CORE_35,0,0
POWER_DCACHE_WB_BUF_W_CORE_35,0,0
POWER_L2CACHE_WB_BUF_W_CORE_35,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_35,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_35,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_35,0,0
POWER_DCACHE_R_CORE_35,0,0
POWER_L2CACHE_R_CORE_35,0,0
POWER_DCACHE_W_CORE_35,0,0
POWER_L2CACHE_W_CORE_35,0,0
POWER_DCACHE_R_TAG_CORE_35,0,0
POWER_L2CACHE_R_TAG_CORE_35,0,0
POWER_CONST_CACHE_R_CORE_35,0,0
POWER_CONST_CACHE_W_CORE_35,0,0
POWER_CONST_CACHE_R_TAG_CORE_35,0,0
POWER_CONST_CACHE_W_TAG_CORE_35,0,0
POWER_TEXTURE_CACHE_R_CORE_35,0,0
POWER_TEXTURE_CACHE_W_CORE_35,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_35,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_35,0,0
POWER_SHARED_MEM_R_CORE_35,0,0
POWER_SHARED_MEM_W_CORE_35,0,0
POWER_SHARED_MEM_R_TAG_CORE_35,0,0
POWER_SHARED_MEM_W_TAG_CORE_35,0,0
POWER_BLOCK_STATES_R_CORE_36,0,0
POWER_BLOCK_STATES_W_CORE_36,0,0
POWER_FETCH_QUEUE_R_CORE_36,0,0
POWER_FETCH_QUEUE_W_CORE_36,0,0
POWER_INST_QUEUE_R_CORE_36,0,0
POWER_INST_QUEUE_W_CORE_36,0,0
POWER_BR_PRED_R_CORE_36,0,0
POWER_BR_PRED_W_CORE_36,0,0
POWER_RAS_R_CORE_36,0,0
POWER_RAS_W_CORE_36,0,0
POWER_ICACHE_R_CORE_36,0,0
POWER_ICACHE_W_CORE_36,0,0
POWER_ICACHE_R_TAG_CORE_36,0,0
POWER_ICACHE_MISS_BUF_R_CORE_36,0,0
POWER_ICACHE_MISS_BUF_W_CORE_36,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_36,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_36,0,0
POWER_ICACHE_TOT_ACC_CORE_36,0,0
POWER_ICACHE_CONF_CORE_36,0,0
POWER_INST_DECODER_R_CORE_36,0,0
POWER_INST_DECODER_W_CORE_36,0,0
POWER_MICRO_OP_SEQ_R_CORE_36,0,0
POWER_MICRO_OP_SEQ_W_CORE_36,0,0
POWER_OPERAND_DECODER_R_CORE_36,0,0
POWER_OPERAND_DECODER_W_CORE_36,0,0
POWER_UOP_QUEUE_R_CORE_36,0,0
POWER_UOP_QUEUE_W_CORE_36,0,0
POWER_REG_RENAMING_TABLE_R_CORE_36,0,0
POWER_REG_RENAMING_TABLE_W_CORE_36,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_36,0,0
POWER_FREELIST_R_CORE_36,0,0
POWER_FREELIST_W_CORE_36,0,0
POWER_RESERVATION_STATION_R_CORE_36,0,0
POWER_RESERVATION_STATION_W_CORE_36,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_36,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_36,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_36,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_36,0,0
POWER_PAYLOAD_RAM_R_CORE_36,0,0
POWER_PAYLOAD_RAM_W_CORE_36,0,0
POWER_EX_ALU_R_CORE_36,0,0
POWER_EX_FPU_R_CORE_36,0,0
POWER_EX_MUL_R_CORE_36,0,0
POWER_EX_SFU_R_CORE_36,0,0
POWER_REORDER_BUF_R_CORE_36,0,0
POWER_REORDER_BUF_W_CORE_36,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_36,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_36,0,0
POWER_FP_RENAME_R_CORE_36,0,0
POWER_FP_RENAME_W_CORE_36,0,0
POWER_LOAD_QUEUE_R_CORE_36,0,0
POWER_LOAD_QUEUE_W_CORE_36,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_36,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_36,0,0
POWER_STORE_QUEUE_R_CORE_36,0,0
POWER_STORE_QUEUE_W_CORE_36,0,0
POWER_STORE_QUEUE_R_TAG_CORE_36,0,0
POWER_STORE_QUEUE_W_TAG_CORE_36,0,0
POWER_DATA_TLB_R_CORE_36,0,0
POWER_DATA_TLB_W_CORE_36,0,0
POWER_DATA_TLB_R_TAG_CORE_36,0,0
POWER_DATA_TLB_W_TAG_CORE_36,0,0
POWER_INT_REGFILE_R_CORE_36,0,0
POWER_INT_REGFILE_W_CORE_36,0,0
POWER_FP_REGFILE_R_CORE_36,0,0
POWER_FP_REGFILE_W_CORE_36,0,0
POWER_GP_REGISTER_R_CORE_36,0,0
POWER_GP_REGISTER_W_CORE_36,0,0
POWER_FP_REGISTER_R_CORE_36,0,0
POWER_FP_REGISTER_W_CORE_36,0,0
POWER_SEGMENT_REGISTER_R_CORE_36,0,0
POWER_SEGMENT_REGISTER_W_CORE_36,0,0
POWER_CONTROL_REGISTER_R_CORE_36,0,0
POWER_CONTROL_REGISTER_W_CORE_36,0,0
POWER_FLAG_REGISTER_R_CORE_36,0,0
POWER_FLAG_REGISTER_W_CORE_36,0,0
POWER_EXEC_BYPASS_CORE_36,0,0
POWER_LOAD_BYPASS_CORE_36,0,0
POWER_PIPELINE_CORE_36,0,0
POWER_DCACHE_MISS_BUF_R_CORE_36,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_36,0,0
POWER_DCACHE_MISS_BUF_W_CORE_36,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_36,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_36,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_36,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_36,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_36,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_36,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_36,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_36,0,0
POWER_DCACHE_WB_BUF_R_CORE_36,0,0
POWER_L2CACHE_WB_BUF_R_CORE_36,0,0
POWER_DCACHE_WB_BUF_W_CORE_36,0,0
POWER_L2CACHE_WB_BUF_W_CORE_36,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_36,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_36,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_36,0,0
POWER_DCACHE_R_CORE_36,0,0
POWER_L2CACHE_R_CORE_36,0,0
POWER_DCACHE_W_CORE_36,0,0
POWER_L2CACHE_W_CORE_36,0,0
POWER_DCACHE_R_TAG_CORE_36,0,0
POWER_L2CACHE_R_TAG_CORE_36,0,0
POWER_CONST_CACHE_R_CORE_36,0,0
POWER_CONST_CACHE_W_CORE_36,0,0
POWER_CONST_CACHE_R_TAG_CORE_36,0,0
POWER_CONST_CACHE_W_TAG_CORE_36,0,0
POWER_TEXTURE_CACHE_R_CORE_36,0,0
POWER_TEXTURE_CACHE_W_CORE_36,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_36,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_36,0,0
POWER_SHARED_MEM_R_CORE_36,0,0
POWER_SHARED_MEM_W_CORE_36,0,0
POWER_SHARED_MEM_R_TAG_CORE_36,0,0
POWER_SHARED_MEM_W_TAG_CORE_36,0,0
POWER_BLOCK_STATES_R_CORE_37,0,0
POWER_BLOCK_STATES_W_CORE_37,0,0
POWER_FETCH_QUEUE_R_CORE_37,0,0
POWER_FETCH_QUEUE_W_CORE_37,0,0
POWER_INST_QUEUE_R_CORE_37,0,0
POWER_INST_QUEUE_W_CORE_37,0,0
POWER_BR_PRED_R_CORE_37,0,0
POWER_BR_PRED_W_CORE_37,0,0
POWER_RAS_R_CORE_37,0,0
POWER_RAS_W_CORE_37,0,0
POWER_ICACHE_R_CORE_37,0,0
POWER_ICACHE_W_CORE_37,0,0
POWER_ICACHE_R_TAG_CORE_37,0,0
POWER_ICACHE_MISS_BUF_R_CORE_37,0,0
POWER_ICACHE_MISS_BUF_W_CORE_37,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_37,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_37,0,0
POWER_ICACHE_TOT_ACC_CORE_37,0,0
POWER_ICACHE_CONF_CORE_37,0,0
POWER_INST_DECODER_R_CORE_37,0,0
POWER_INST_DECODER_W_CORE_37,0,0
POWER_MICRO_OP_SEQ_R_CORE_37,0,0
POWER_MICRO_OP_SEQ_W_CORE_37,0,0
POWER_OPERAND_DECODER_R_CORE_37,0,0
POWER_OPERAND_DECODER_W_CORE_37,0,0
POWER_UOP_QUEUE_R_CORE_37,0,0
POWER_UOP_QUEUE_W_CORE_37,0,0
POWER_REG_RENAMING_TABLE_R_CORE_37,0,0
POWER_REG_RENAMING_TABLE_W_CORE_37,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_37,0,0
POWER_FREELIST_R_CORE_37,0,0
POWER_FREELIST_W_CORE_37,0,0
POWER_RESERVATION_STATION_R_CORE_37,0,0
POWER_RESERVATION_STATION_W_CORE_37,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_37,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_37,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_37,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_37,0,0
POWER_PAYLOAD_RAM_R_CORE_37,0,0
POWER_PAYLOAD_RAM_W_CORE_37,0,0
POWER_EX_ALU_R_CORE_37,0,0
POWER_EX_FPU_R_CORE_37,0,0
POWER_EX_MUL_R_CORE_37,0,0
POWER_EX_SFU_R_CORE_37,0,0
POWER_REORDER_BUF_R_CORE_37,0,0
POWER_REORDER_BUF_W_CORE_37,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_37,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_37,0,0
POWER_FP_RENAME_R_CORE_37,0,0
POWER_FP_RENAME_W_CORE_37,0,0
POWER_LOAD_QUEUE_R_CORE_37,0,0
POWER_LOAD_QUEUE_W_CORE_37,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_37,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_37,0,0
POWER_STORE_QUEUE_R_CORE_37,0,0
POWER_STORE_QUEUE_W_CORE_37,0,0
POWER_STORE_QUEUE_R_TAG_CORE_37,0,0
POWER_STORE_QUEUE_W_TAG_CORE_37,0,0
POWER_DATA_TLB_R_CORE_37,0,0
POWER_DATA_TLB_W_CORE_37,0,0
POWER_DATA_TLB_R_TAG_CORE_37,0,0
POWER_DATA_TLB_W_TAG_CORE_37,0,0
POWER_INT_REGFILE_R_CORE_37,0,0
POWER_INT_REGFILE_W_CORE_37,0,0
POWER_FP_REGFILE_R_CORE_37,0,0
POWER_FP_REGFILE_W_CORE_37,0,0
POWER_GP_REGISTER_R_CORE_37,0,0
POWER_GP_REGISTER_W_CORE_37,0,0
POWER_FP_REGISTER_R_CORE_37,0,0
POWER_FP_REGISTER_W_CORE_37,0,0
POWER_SEGMENT_REGISTER_R_CORE_37,0,0
POWER_SEGMENT_REGISTER_W_CORE_37,0,0
POWER_CONTROL_REGISTER_R_CORE_37,0,0
POWER_CONTROL_REGISTER_W_CORE_37,0,0
POWER_FLAG_REGISTER_R_CORE_37,0,0
POWER_FLAG_REGISTER_W_CORE_37,0,0
POWER_EXEC_BYPASS_CORE_37,0,0
POWER_LOAD_BYPASS_CORE_37,0,0
POWER_PIPELINE_CORE_37,0,0
POWER_DCACHE_MISS_BUF_R_CORE_37,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_37,0,0
POWER_DCACHE_MISS_BUF_W_CORE_37,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_37,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_37,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_37,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_37,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_37,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_37,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_37,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_37,0,0
POWER_DCACHE_WB_BUF_R_CORE_37,0,0
POWER_L2CACHE_WB_BUF_R_CORE_37,0,0
POWER_DCACHE_WB_BUF_W_CORE_37,0,0
POWER_L2CACHE_WB_BUF_W_CORE_37,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_37,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_37,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_37,0,0
POWER_DCACHE_R_CORE_37,0,0
POWER_L2CACHE_R_CORE_37,0,0
POWER_DCACHE_W_CORE_37,0,0
POWER_L2CACHE_W_CORE_37,0,0
POWER_DCACHE_R_TAG_CORE_37,0,0
POWER_L2CACHE_R_TAG_CORE_37,0,0
POWER_CONST_CACHE_R_CORE_37,0,0
POWER_CONST_CACHE_W_CORE_37,0,0
POWER_CONST_CACHE_R_TAG_CORE_37,0,0
POWER_CONST_CACHE_W_TAG_CORE_37,0,0
POWER_TEXTURE_CACHE_R_CORE_37,0,0
POWER_TEXTURE_CACHE_W_CORE_37,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_37,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_37,0,0
POWER_SHARED_MEM_R_CORE_37,0,0
POWER_SHARED_MEM_W_CORE_37,0,0
POWER_SHARED_MEM_R_TAG_CORE_37,0,0
POWER_SHARED_MEM_W_TAG_CORE_37,0,0
POWER_BLOCK_STATES_R_CORE_38,0,0
POWER_BLOCK_STATES_W_CORE_38,0,0
POWER_FETCH_QUEUE_R_CORE_38,0,0
POWER_FETCH_QUEUE_W_CORE_38,0,0
POWER_INST_QUEUE_R_CORE_38,0,0
POWER_INST_QUEUE_W_CORE_38,0,0
POWER_BR_PRED_R_CORE_38,0,0
POWER_BR_PRED_W_CORE_38,0,0
POWER_RAS_R_CORE_38,0,0
POWER_RAS_W_CORE_38,0,0
POWER_ICACHE_R_CORE_38,0,0
POWER_ICACHE_W_CORE_38,0,0
POWER_ICACHE_R_TAG_CORE_38,0,0
POWER_ICACHE_MISS_BUF_R_CORE_38,0,0
POWER_ICACHE_MISS_BUF_W_CORE_38,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_38,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_38,0,0
POWER_ICACHE_TOT_ACC_CORE_38,0,0
POWER_ICACHE_CONF_CORE_38,0,0
POWER_INST_DECODER_R_CORE_38,0,0
POWER_INST_DECODER_W_CORE_38,0,0
POWER_MICRO_OP_SEQ_R_CORE_38,0,0
POWER_MICRO_OP_SEQ_W_CORE_38,0,0
POWER_OPERAND_DECODER_R_CORE_38,0,0
POWER_OPERAND_DECODER_W_CORE_38,0,0
POWER_UOP_QUEUE_R_CORE_38,0,0
POWER_UOP_QUEUE_W_CORE_38,0,0
POWER_REG_RENAMING_TABLE_R_CORE_38,0,0
POWER_REG_RENAMING_TABLE_W_CORE_38,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_38,0,0
POWER_FREELIST_R_CORE_38,0,0
POWER_FREELIST_W_CORE_38,0,0
POWER_RESERVATION_STATION_R_CORE_38,0,0
POWER_RESERVATION_STATION_W_CORE_38,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_38,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_38,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_38,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_38,0,0
POWER_PAYLOAD_RAM_R_CORE_38,0,0
POWER_PAYLOAD_RAM_W_CORE_38,0,0
POWER_EX_ALU_R_CORE_38,0,0
POWER_EX_FPU_R_CORE_38,0,0
POWER_EX_MUL_R_CORE_38,0,0
POWER_EX_SFU_R_CORE_38,0,0
POWER_REORDER_BUF_R_CORE_38,0,0
POWER_REORDER_BUF_W_CORE_38,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_38,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_38,0,0
POWER_FP_RENAME_R_CORE_38,0,0
POWER_FP_RENAME_W_CORE_38,0,0
POWER_LOAD_QUEUE_R_CORE_38,0,0
POWER_LOAD_QUEUE_W_CORE_38,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_38,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_38,0,0
POWER_STORE_QUEUE_R_CORE_38,0,0
POWER_STORE_QUEUE_W_CORE_38,0,0
POWER_STORE_QUEUE_R_TAG_CORE_38,0,0
POWER_STORE_QUEUE_W_TAG_CORE_38,0,0
POWER_DATA_TLB_R_CORE_38,0,0
POWER_DATA_TLB_W_CORE_38,0,0
POWER_DATA_TLB_R_TAG_CORE_38,0,0
POWER_DATA_TLB_W_TAG_CORE_38,0,0
POWER_INT_REGFILE_R_CORE_38,0,0
POWER_INT_REGFILE_W_CORE_38,0,0
POWER_FP_REGFILE_R_CORE_38,0,0
POWER_FP_REGFILE_W_CORE_38,0,0
POWER_GP_REGISTER_R_CORE_38,0,0
POWER_GP_REGISTER_W_CORE_38,0,0
POWER_FP_REGISTER_R_CORE_38,0,0
POWER_FP_REGISTER_W_CORE_38,0,0
POWER_SEGMENT_REGISTER_R_CORE_38,0,0
POWER_SEGMENT_REGISTER_W_CORE_38,0,0
POWER_CONTROL_REGISTER_R_CORE_38,0,0
POWER_CONTROL_REGISTER_W_CORE_38,0,0
POWER_FLAG_REGISTER_R_CORE_38,0,0
POWER_FLAG_REGISTER_W_CORE_38,0,0
POWER_EXEC_BYPASS_CORE_38,0,0
POWER_LOAD_BYPASS_CORE_38,0,0
POWER_PIPELINE_CORE_38,0,0
POWER_DCACHE_MISS_BUF_R_CORE_38,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_38,0,0
POWER_DCACHE_MISS_BUF_W_CORE_38,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_38,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_38,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_38,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_38,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_38,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_38,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_38,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_38,0,0
POWER_DCACHE_WB_BUF_R_CORE_38,0,0
POWER_L2CACHE_WB_BUF_R_CORE_38,0,0
POWER_DCACHE_WB_BUF_W_CORE_38,0,0
POWER_L2CACHE_WB_BUF_W_CORE_38,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_38,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_38,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_38,0,0
POWER_DCACHE_R_CORE_38,0,0
POWER_L2CACHE_R_CORE_38,0,0
POWER_DCACHE_W_CORE_38,0,0
POWER_L2CACHE_W_CORE_38,0,0
POWER_DCACHE_R_TAG_CORE_38,0,0
POWER_L2CACHE_R_TAG_CORE_38,0,0
POWER_CONST_CACHE_R_CORE_38,0,0
POWER_CONST_CACHE_W_CORE_38,0,0
POWER_CONST_CACHE_R_TAG_CORE_38,0,0
POWER_CONST_CACHE_W_TAG_CORE_38,0,0
POWER_TEXTURE_CACHE_R_CORE_38,0,0
POWER_TEXTURE_CACHE_W_CORE_38,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_38,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_38,0,0
POWER_SHARED_MEM_R_CORE_38,0,0
POWER_SHARED_MEM_W_CORE_38,0,0
POWER_SHARED_MEM_R_TAG_CORE_38,0,0
POWER_SHARED_MEM_W_TAG_CORE_38,0,0
POWER_BLOCK_STATES_R_CORE_39,0,0
POWER_BLOCK_STATES_W_CORE_39,0,0
POWER_FETCH_QUEUE_R_CORE_39,0,0
POWER_FETCH_QUEUE_W_CORE_39,0,0
POWER_INST_QUEUE_R_CORE_39,0,0
POWER_INST_QUEUE_W_CORE_39,0,0
POWER_BR_PRED_R_CORE_39,0,0
POWER_BR_PRED_W_CORE_39,0,0
POWER_RAS_R_CORE_39,0,0
POWER_RAS_W_CORE_39,0,0
POWER_ICACHE_R_CORE_39,0,0
POWER_ICACHE_W_CORE_39,0,0
POWER_ICACHE_R_TAG_CORE_39,0,0
POWER_ICACHE_MISS_BUF_R_CORE_39,0,0
POWER_ICACHE_MISS_BUF_W_CORE_39,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_39,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_39,0,0
POWER_ICACHE_TOT_ACC_CORE_39,0,0
POWER_ICACHE_CONF_CORE_39,0,0
POWER_INST_DECODER_R_CORE_39,0,0
POWER_INST_DECODER_W_CORE_39,0,0
POWER_MICRO_OP_SEQ_R_CORE_39,0,0
POWER_MICRO_OP_SEQ_W_CORE_39,0,0
POWER_OPERAND_DECODER_R_CORE_39,0,0
POWER_OPERAND_DECODER_W_CORE_39,0,0
POWER_UOP_QUEUE_R_CORE_39,0,0
POWER_UOP_QUEUE_W_CORE_39,0,0
POWER_REG_RENAMING_TABLE_R_CORE_39,0,0
POWER_REG_RENAMING_TABLE_W_CORE_39,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_39,0,0
POWER_FREELIST_R_CORE_39,0,0
POWER_FREELIST_W_CORE_39,0,0
POWER_RESERVATION_STATION_R_CORE_39,0,0
POWER_RESERVATION_STATION_W_CORE_39,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_39,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_39,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_39,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_39,0,0
POWER_PAYLOAD_RAM_R_CORE_39,0,0
POWER_PAYLOAD_RAM_W_CORE_39,0,0
POWER_EX_ALU_R_CORE_39,0,0
POWER_EX_FPU_R_CORE_39,0,0
POWER_EX_MUL_R_CORE_39,0,0
POWER_EX_SFU_R_CORE_39,0,0
POWER_REORDER_BUF_R_CORE_39,0,0
POWER_REORDER_BUF_W_CORE_39,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_39,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_39,0,0
POWER_FP_RENAME_R_CORE_39,0,0
POWER_FP_RENAME_W_CORE_39,0,0
POWER_LOAD_QUEUE_R_CORE_39,0,0
POWER_LOAD_QUEUE_W_CORE_39,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_39,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_39,0,0
POWER_STORE_QUEUE_R_CORE_39,0,0
POWER_STORE_QUEUE_W_CORE_39,0,0
POWER_STORE_QUEUE_R_TAG_CORE_39,0,0
POWER_STORE_QUEUE_W_TAG_CORE_39,0,0
POWER_DATA_TLB_R_CORE_39,0,0
POWER_DATA_TLB_W_CORE_39,0,0
POWER_DATA_TLB_R_TAG_CORE_39,0,0
POWER_DATA_TLB_W_TAG_CORE_39,0,0
POWER_INT_REGFILE_R_CORE_39,0,0
POWER_INT_REGFILE_W_CORE_39,0,0
POWER_FP_REGFILE_R_CORE_39,0,0
POWER_FP_REGFILE_W_CORE_39,0,0
POWER_GP_REGISTER_R_CORE_39,0,0
POWER_GP_REGISTER_W_CORE_39,0,0
POWER_FP_REGISTER_R_CORE_39,0,0
POWER_FP_REGISTER_W_CORE_39,0,0
POWER_SEGMENT_REGISTER_R_CORE_39,0,0
POWER_SEGMENT_REGISTER_W_CORE_39,0,0
POWER_CONTROL_REGISTER_R_CORE_39,0,0
POWER_CONTROL_REGISTER_W_CORE_39,0,0
POWER_FLAG_REGISTER_R_CORE_39,0,0
POWER_FLAG_REGISTER_W_CORE_39,0,0
POWER_EXEC_BYPASS_CORE_39,0,0
POWER_LOAD_BYPASS_CORE_39,0,0
POWER_PIPELINE_CORE_39,0,0
POWER_DCACHE_MISS_BUF_R_CORE_39,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_39,0,0
POWER_DCACHE_MISS_BUF_W_CORE_39,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_39,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_39,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_39,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_39,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_39,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_39,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_39,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_39,0,0
POWER_DCACHE_WB_BUF_R_CORE_39,0,0
POWER_L2CACHE_WB_BUF_R_CORE_39,0,0
POWER_DCACHE_WB_BUF_W_CORE_39,0,0
POWER_L2CACHE_WB_BUF_W_CORE_39,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_39,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_39,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_39,0,0
POWER_DCACHE_R_CORE_39,0,0
POWER_L2CACHE_R_CORE_39,0,0
POWER_DCACHE_W_CORE_39,0,0
POWER_L2CACHE_W_CORE_39,0,0
POWER_DCACHE_R_TAG_CORE_39,0,0
POWER_L2CACHE_R_TAG_CORE_39,0,0
POWER_CONST_CACHE_R_CORE_39,0,0
POWER_CONST_CACHE_W_CORE_39,0,0
POWER_CONST_CACHE_R_TAG_CORE_39,0,0
POWER_CONST_CACHE_W_TAG_CORE_39,0,0
POWER_TEXTURE_CACHE_R_CORE_39,0,0
POWER_TEXTURE_CACHE_W_CORE_39,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_39,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_39,0,0
POWER_SHARED_MEM_R_CORE_39,0,0
POWER_SHARED_MEM_W_CORE_39,0,0
POWER_SHARED_MEM_R_TAG_CORE_39,0,0
POWER_SHARED_MEM_W_TAG_CORE_39,0,0
POWER_BLOCK_STATES_R_CORE_40,0,0
POWER_BLOCK_STATES_W_CORE_40,0,0
POWER_FETCH_QUEUE_R_CORE_40,0,0
POWER_FETCH_QUEUE_W_CORE_40,0,0
POWER_INST_QUEUE_R_CORE_40,0,0
POWER_INST_QUEUE_W_CORE_40,0,0
POWER_BR_PRED_R_CORE_40,0,0
POWER_BR_PRED_W_CORE_40,0,0
POWER_RAS_R_CORE_40,0,0
POWER_RAS_W_CORE_40,0,0
POWER_ICACHE_R_CORE_40,0,0
POWER_ICACHE_W_CORE_40,0,0
POWER_ICACHE_R_TAG_CORE_40,0,0
POWER_ICACHE_MISS_BUF_R_CORE_40,0,0
POWER_ICACHE_MISS_BUF_W_CORE_40,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_40,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_40,0,0
POWER_ICACHE_TOT_ACC_CORE_40,0,0
POWER_ICACHE_CONF_CORE_40,0,0
POWER_INST_DECODER_R_CORE_40,0,0
POWER_INST_DECODER_W_CORE_40,0,0
POWER_MICRO_OP_SEQ_R_CORE_40,0,0
POWER_MICRO_OP_SEQ_W_CORE_40,0,0
POWER_OPERAND_DECODER_R_CORE_40,0,0
POWER_OPERAND_DECODER_W_CORE_40,0,0
POWER_UOP_QUEUE_R_CORE_40,0,0
POWER_UOP_QUEUE_W_CORE_40,0,0
POWER_REG_RENAMING_TABLE_R_CORE_40,0,0
POWER_REG_RENAMING_TABLE_W_CORE_40,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_40,0,0
POWER_FREELIST_R_CORE_40,0,0
POWER_FREELIST_W_CORE_40,0,0
POWER_RESERVATION_STATION_R_CORE_40,0,0
POWER_RESERVATION_STATION_W_CORE_40,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_40,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_40,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_40,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_40,0,0
POWER_PAYLOAD_RAM_R_CORE_40,0,0
POWER_PAYLOAD_RAM_W_CORE_40,0,0
POWER_EX_ALU_R_CORE_40,0,0
POWER_EX_FPU_R_CORE_40,0,0
POWER_EX_MUL_R_CORE_40,0,0
POWER_EX_SFU_R_CORE_40,0,0
POWER_REORDER_BUF_R_CORE_40,0,0
POWER_REORDER_BUF_W_CORE_40,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_40,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_40,0,0
POWER_FP_RENAME_R_CORE_40,0,0
POWER_FP_RENAME_W_CORE_40,0,0
POWER_LOAD_QUEUE_R_CORE_40,0,0
POWER_LOAD_QUEUE_W_CORE_40,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_40,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_40,0,0
POWER_STORE_QUEUE_R_CORE_40,0,0
POWER_STORE_QUEUE_W_CORE_40,0,0
POWER_STORE_QUEUE_R_TAG_CORE_40,0,0
POWER_STORE_QUEUE_W_TAG_CORE_40,0,0
POWER_DATA_TLB_R_CORE_40,0,0
POWER_DATA_TLB_W_CORE_40,0,0
POWER_DATA_TLB_R_TAG_CORE_40,0,0
POWER_DATA_TLB_W_TAG_CORE_40,0,0
POWER_INT_REGFILE_R_CORE_40,0,0
POWER_INT_REGFILE_W_CORE_40,0,0
POWER_FP_REGFILE_R_CORE_40,0,0
POWER_FP_REGFILE_W_CORE_40,0,0
POWER_GP_REGISTER_R_CORE_40,0,0
POWER_GP_REGISTER_W_CORE_40,0,0
POWER_FP_REGISTER_R_CORE_40,0,0
POWER_FP_REGISTER_W_CORE_40,0,0
POWER_SEGMENT_REGISTER_R_CORE_40,0,0
POWER_SEGMENT_REGISTER_W_CORE_40,0,0
POWER_CONTROL_REGISTER_R_CORE_40,0,0
POWER_CONTROL_REGISTER_W_CORE_40,0,0
POWER_FLAG_REGISTER_R_CORE_40,0,0
POWER_FLAG_REGISTER_W_CORE_40,0,0
POWER_EXEC_BYPASS_CORE_40,0,0
POWER_LOAD_BYPASS_CORE_40,0,0
POWER_PIPELINE_CORE_40,0,0
POWER_DCACHE_MISS_BUF_R_CORE_40,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_40,0,0
POWER_DCACHE_MISS_BUF_W_CORE_40,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_40,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_40,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_40,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_40,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_40,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_40,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_40,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_40,0,0
POWER_DCACHE_WB_BUF_R_CORE_40,0,0
POWER_L2CACHE_WB_BUF_R_CORE_40,0,0
POWER_DCACHE_WB_BUF_W_CORE_40,0,0
POWER_L2CACHE_WB_BUF_W_CORE_40,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_40,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_40,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_40,0,0
POWER_DCACHE_R_CORE_40,0,0
POWER_L2CACHE_R_CORE_40,0,0
POWER_DCACHE_W_CORE_40,0,0
POWER_L2CACHE_W_CORE_40,0,0
POWER_DCACHE_R_TAG_CORE_40,0,0
POWER_L2CACHE_R_TAG_CORE_40,0,0
POWER_CONST_CACHE_R_CORE_40,0,0
POWER_CONST_CACHE_W_CORE_40,0,0
POWER_CONST_CACHE_R_TAG_CORE_40,0,0
POWER_CONST_CACHE_W_TAG_CORE_40,0,0
POWER_TEXTURE_CACHE_R_CORE_40,0,0
POWER_TEXTURE_CACHE_W_CORE_40,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_40,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_40,0,0
POWER_SHARED_MEM_R_CORE_40,0,0
POWER_SHARED_MEM_W_CORE_40,0,0
POWER_SHARED_MEM_R_TAG_CORE_40,0,0
POWER_SHARED_MEM_W_TAG_CORE_40,0,0
POWER_BLOCK_STATES_R_CORE_41,0,0
POWER_BLOCK_STATES_W_CORE_41,0,0
POWER_FETCH_QUEUE_R_CORE_41,0,0
POWER_FETCH_QUEUE_W_CORE_41,0,0
POWER_INST_QUEUE_R_CORE_41,0,0
POWER_INST_QUEUE_W_CORE_41,0,0
POWER_BR_PRED_R_CORE_41,0,0
POWER_BR_PRED_W_CORE_41,0,0
POWER_RAS_R_CORE_41,0,0
POWER_RAS_W_CORE_41,0,0
POWER_ICACHE_R_CORE_41,0,0
POWER_ICACHE_W_CORE_41,0,0
POWER_ICACHE_R_TAG_CORE_41,0,0
POWER_ICACHE_MISS_BUF_R_CORE_41,0,0
POWER_ICACHE_MISS_BUF_W_CORE_41,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_41,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_41,0,0
POWER_ICACHE_TOT_ACC_CORE_41,0,0
POWER_ICACHE_CONF_CORE_41,0,0
POWER_INST_DECODER_R_CORE_41,0,0
POWER_INST_DECODER_W_CORE_41,0,0
POWER_MICRO_OP_SEQ_R_CORE_41,0,0
POWER_MICRO_OP_SEQ_W_CORE_41,0,0
POWER_OPERAND_DECODER_R_CORE_41,0,0
POWER_OPERAND_DECODER_W_CORE_41,0,0
POWER_UOP_QUEUE_R_CORE_41,0,0
POWER_UOP_QUEUE_W_CORE_41,0,0
POWER_REG_RENAMING_TABLE_R_CORE_41,0,0
POWER_REG_RENAMING_TABLE_W_CORE_41,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_41,0,0
POWER_FREELIST_R_CORE_41,0,0
POWER_FREELIST_W_CORE_41,0,0
POWER_RESERVATION_STATION_R_CORE_41,0,0
POWER_RESERVATION_STATION_W_CORE_41,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_41,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_41,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_41,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_41,0,0
POWER_PAYLOAD_RAM_R_CORE_41,0,0
POWER_PAYLOAD_RAM_W_CORE_41,0,0
POWER_EX_ALU_R_CORE_41,0,0
POWER_EX_FPU_R_CORE_41,0,0
POWER_EX_MUL_R_CORE_41,0,0
POWER_EX_SFU_R_CORE_41,0,0
POWER_REORDER_BUF_R_CORE_41,0,0
POWER_REORDER_BUF_W_CORE_41,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_41,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_41,0,0
POWER_FP_RENAME_R_CORE_41,0,0
POWER_FP_RENAME_W_CORE_41,0,0
POWER_LOAD_QUEUE_R_CORE_41,0,0
POWER_LOAD_QUEUE_W_CORE_41,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_41,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_41,0,0
POWER_STORE_QUEUE_R_CORE_41,0,0
POWER_STORE_QUEUE_W_CORE_41,0,0
POWER_STORE_QUEUE_R_TAG_CORE_41,0,0
POWER_STORE_QUEUE_W_TAG_CORE_41,0,0
POWER_DATA_TLB_R_CORE_41,0,0
POWER_DATA_TLB_W_CORE_41,0,0
POWER_DATA_TLB_R_TAG_CORE_41,0,0
POWER_DATA_TLB_W_TAG_CORE_41,0,0
POWER_INT_REGFILE_R_CORE_41,0,0
POWER_INT_REGFILE_W_CORE_41,0,0
POWER_FP_REGFILE_R_CORE_41,0,0
POWER_FP_REGFILE_W_CORE_41,0,0
POWER_GP_REGISTER_R_CORE_41,0,0
POWER_GP_REGISTER_W_CORE_41,0,0
POWER_FP_REGISTER_R_CORE_41,0,0
POWER_FP_REGISTER_W_CORE_41,0,0
POWER_SEGMENT_REGISTER_R_CORE_41,0,0
POWER_SEGMENT_REGISTER_W_CORE_41,0,0
POWER_CONTROL_REGISTER_R_CORE_41,0,0
POWER_CONTROL_REGISTER_W_CORE_41,0,0
POWER_FLAG_REGISTER_R_CORE_41,0,0
POWER_FLAG_REGISTER_W_CORE_41,0,0
POWER_EXEC_BYPASS_CORE_41,0,0
POWER_LOAD_BYPASS_CORE_41,0,0
POWER_PIPELINE_CORE_41,0,0
POWER_DCACHE_MISS_BUF_R_CORE_41,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_41,0,0
POWER_DCACHE_MISS_BUF_W_CORE_41,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_41,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_41,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_41,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_41,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_41,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_41,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_41,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_41,0,0
POWER_DCACHE_WB_BUF_R_CORE_41,0,0
POWER_L2CACHE_WB_BUF_R_CORE_41,0,0
POWER_DCACHE_WB_BUF_W_CORE_41,0,0
POWER_L2CACHE_WB_BUF_W_CORE_41,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_41,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_41,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_41,0,0
POWER_DCACHE_R_CORE_41,0,0
POWER_L2CACHE_R_CORE_41,0,0
POWER_DCACHE_W_CORE_41,0,0
POWER_L2CACHE_W_CORE_41,0,0
POWER_DCACHE_R_TAG_CORE_41,0,0
POWER_L2CACHE_R_TAG_CORE_41,0,0
POWER_CONST_CACHE_R_CORE_41,0,0
POWER_CONST_CACHE_W_CORE_41,0,0
POWER_CONST_CACHE_R_TAG_CORE_41,0,0
POWER_CONST_CACHE_W_TAG_CORE_41,0,0
POWER_TEXTURE_CACHE_R_CORE_41,0,0
POWER_TEXTURE_CACHE_W_CORE_41,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_41,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_41,0,0
POWER_SHARED_MEM_R_CORE_41,0,0
POWER_SHARED_MEM_W_CORE_41,0,0
POWER_SHARED_MEM_R_TAG_CORE_41,0,0
POWER_SHARED_MEM_W_TAG_CORE_41,0,0
POWER_BLOCK_STATES_R_CORE_42,0,0
POWER_BLOCK_STATES_W_CORE_42,0,0
POWER_FETCH_QUEUE_R_CORE_42,0,0
POWER_FETCH_QUEUE_W_CORE_42,0,0
POWER_INST_QUEUE_R_CORE_42,0,0
POWER_INST_QUEUE_W_CORE_42,0,0
POWER_BR_PRED_R_CORE_42,0,0
POWER_BR_PRED_W_CORE_42,0,0
POWER_RAS_R_CORE_42,0,0
POWER_RAS_W_CORE_42,0,0
POWER_ICACHE_R_CORE_42,0,0
POWER_ICACHE_W_CORE_42,0,0
POWER_ICACHE_R_TAG_CORE_42,0,0
POWER_ICACHE_MISS_BUF_R_CORE_42,0,0
POWER_ICACHE_MISS_BUF_W_CORE_42,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_42,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_42,0,0
POWER_ICACHE_TOT_ACC_CORE_42,0,0
POWER_ICACHE_CONF_CORE_42,0,0
POWER_INST_DECODER_R_CORE_42,0,0
POWER_INST_DECODER_W_CORE_42,0,0
POWER_MICRO_OP_SEQ_R_CORE_42,0,0
POWER_MICRO_OP_SEQ_W_CORE_42,0,0
POWER_OPERAND_DECODER_R_CORE_42,0,0
POWER_OPERAND_DECODER_W_CORE_42,0,0
POWER_UOP_QUEUE_R_CORE_42,0,0
POWER_UOP_QUEUE_W_CORE_42,0,0
POWER_REG_RENAMING_TABLE_R_CORE_42,0,0
POWER_REG_RENAMING_TABLE_W_CORE_42,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_42,0,0
POWER_FREELIST_R_CORE_42,0,0
POWER_FREELIST_W_CORE_42,0,0
POWER_RESERVATION_STATION_R_CORE_42,0,0
POWER_RESERVATION_STATION_W_CORE_42,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_42,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_42,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_42,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_42,0,0
POWER_PAYLOAD_RAM_R_CORE_42,0,0
POWER_PAYLOAD_RAM_W_CORE_42,0,0
POWER_EX_ALU_R_CORE_42,0,0
POWER_EX_FPU_R_CORE_42,0,0
POWER_EX_MUL_R_CORE_42,0,0
POWER_EX_SFU_R_CORE_42,0,0
POWER_REORDER_BUF_R_CORE_42,0,0
POWER_REORDER_BUF_W_CORE_42,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_42,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_42,0,0
POWER_FP_RENAME_R_CORE_42,0,0
POWER_FP_RENAME_W_CORE_42,0,0
POWER_LOAD_QUEUE_R_CORE_42,0,0
POWER_LOAD_QUEUE_W_CORE_42,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_42,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_42,0,0
POWER_STORE_QUEUE_R_CORE_42,0,0
POWER_STORE_QUEUE_W_CORE_42,0,0
POWER_STORE_QUEUE_R_TAG_CORE_42,0,0
POWER_STORE_QUEUE_W_TAG_CORE_42,0,0
POWER_DATA_TLB_R_CORE_42,0,0
POWER_DATA_TLB_W_CORE_42,0,0
POWER_DATA_TLB_R_TAG_CORE_42,0,0
POWER_DATA_TLB_W_TAG_CORE_42,0,0
POWER_INT_REGFILE_R_CORE_42,0,0
POWER_INT_REGFILE_W_CORE_42,0,0
POWER_FP_REGFILE_R_CORE_42,0,0
POWER_FP_REGFILE_W_CORE_42,0,0
POWER_GP_REGISTER_R_CORE_42,0,0
POWER_GP_REGISTER_W_CORE_42,0,0
POWER_FP_REGISTER_R_CORE_42,0,0
POWER_FP_REGISTER_W_CORE_42,0,0
POWER_SEGMENT_REGISTER_R_CORE_42,0,0
POWER_SEGMENT_REGISTER_W_CORE_42,0,0
POWER_CONTROL_REGISTER_R_CORE_42,0,0
POWER_CONTROL_REGISTER_W_CORE_42,0,0
POWER_FLAG_REGISTER_R_CORE_42,0,0
POWER_FLAG_REGISTER_W_CORE_42,0,0
POWER_EXEC_BYPASS_CORE_42,0,0
POWER_LOAD_BYPASS_CORE_42,0,0
POWER_PIPELINE_CORE_42,0,0
POWER_DCACHE_MISS_BUF_R_CORE_42,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_42,0,0
POWER_DCACHE_MISS_BUF_W_CORE_42,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_42,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_42,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_42,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_42,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_42,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_42,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_42,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_42,0,0
POWER_DCACHE_WB_BUF_R_CORE_42,0,0
POWER_L2CACHE_WB_BUF_R_CORE_42,0,0
POWER_DCACHE_WB_BUF_W_CORE_42,0,0
POWER_L2CACHE_WB_BUF_W_CORE_42,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_42,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_42,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_42,0,0
POWER_DCACHE_R_CORE_42,0,0
POWER_L2CACHE_R_CORE_42,0,0
POWER_DCACHE_W_CORE_42,0,0
POWER_L2CACHE_W_CORE_42,0,0
POWER_DCACHE_R_TAG_CORE_42,0,0
POWER_L2CACHE_R_TAG_CORE_42,0,0
POWER_CONST_CACHE_R_CORE_42,0,0
POWER_CONST_CACHE_W_CORE_42,0,0
POWER_CONST_CACHE_R_TAG_CORE_42,0,0
POWER_CONST_CACHE_W_TAG_CORE_42,0,0
POWER_TEXTURE_CACHE_R_CORE_42,0,0
POWER_TEXTURE_CACHE_W_CORE_42,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_42,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_42,0,0
POWER_SHARED_MEM_R_CORE_42,0,0
POWER_SHARED_MEM_W_CORE_42,0,0
POWER_SHARED_MEM_R_TAG_CORE_42,0,0
POWER_SHARED_MEM_W_TAG_CORE_42,0,0
POWER_BLOCK_STATES_R_CORE_43,0,0
POWER_BLOCK_STATES_W_CORE_43,0,0
POWER_FETCH_QUEUE_R_CORE_43,0,0
POWER_FETCH_QUEUE_W_CORE_43,0,0
POWER_INST_QUEUE_R_CORE_43,0,0
POWER_INST_QUEUE_W_CORE_43,0,0
POWER_BR_PRED_R_CORE_43,0,0
POWER_BR_PRED_W_CORE_43,0,0
POWER_RAS_R_CORE_43,0,0
POWER_RAS_W_CORE_43,0,0
POWER_ICACHE_R_CORE_43,0,0
POWER_ICACHE_W_CORE_43,0,0
POWER_ICACHE_R_TAG_CORE_43,0,0
POWER_ICACHE_MISS_BUF_R_CORE_43,0,0
POWER_ICACHE_MISS_BUF_W_CORE_43,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_43,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_43,0,0
POWER_ICACHE_TOT_ACC_CORE_43,0,0
POWER_ICACHE_CONF_CORE_43,0,0
POWER_INST_DECODER_R_CORE_43,0,0
POWER_INST_DECODER_W_CORE_43,0,0
POWER_MICRO_OP_SEQ_R_CORE_43,0,0
POWER_MICRO_OP_SEQ_W_CORE_43,0,0
POWER_OPERAND_DECODER_R_CORE_43,0,0
POWER_OPERAND_DECODER_W_CORE_43,0,0
POWER_UOP_QUEUE_R_CORE_43,0,0
POWER_UOP_QUEUE_W_CORE_43,0,0
POWER_REG_RENAMING_TABLE_R_CORE_43,0,0
POWER_REG_RENAMING_TABLE_W_CORE_43,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_43,0,0
POWER_FREELIST_R_CORE_43,0,0
POWER_FREELIST_W_CORE_43,0,0
POWER_RESERVATION_STATION_R_CORE_43,0,0
POWER_RESERVATION_STATION_W_CORE_43,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_43,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_43,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_43,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_43,0,0
POWER_PAYLOAD_RAM_R_CORE_43,0,0
POWER_PAYLOAD_RAM_W_CORE_43,0,0
POWER_EX_ALU_R_CORE_43,0,0
POWER_EX_FPU_R_CORE_43,0,0
POWER_EX_MUL_R_CORE_43,0,0
POWER_EX_SFU_R_CORE_43,0,0
POWER_REORDER_BUF_R_CORE_43,0,0
POWER_REORDER_BUF_W_CORE_43,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_43,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_43,0,0
POWER_FP_RENAME_R_CORE_43,0,0
POWER_FP_RENAME_W_CORE_43,0,0
POWER_LOAD_QUEUE_R_CORE_43,0,0
POWER_LOAD_QUEUE_W_CORE_43,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_43,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_43,0,0
POWER_STORE_QUEUE_R_CORE_43,0,0
POWER_STORE_QUEUE_W_CORE_43,0,0
POWER_STORE_QUEUE_R_TAG_CORE_43,0,0
POWER_STORE_QUEUE_W_TAG_CORE_43,0,0
POWER_DATA_TLB_R_CORE_43,0,0
POWER_DATA_TLB_W_CORE_43,0,0
POWER_DATA_TLB_R_TAG_CORE_43,0,0
POWER_DATA_TLB_W_TAG_CORE_43,0,0
POWER_INT_REGFILE_R_CORE_43,0,0
POWER_INT_REGFILE_W_CORE_43,0,0
POWER_FP_REGFILE_R_CORE_43,0,0
POWER_FP_REGFILE_W_CORE_43,0,0
POWER_GP_REGISTER_R_CORE_43,0,0
POWER_GP_REGISTER_W_CORE_43,0,0
POWER_FP_REGISTER_R_CORE_43,0,0
POWER_FP_REGISTER_W_CORE_43,0,0
POWER_SEGMENT_REGISTER_R_CORE_43,0,0
POWER_SEGMENT_REGISTER_W_CORE_43,0,0
POWER_CONTROL_REGISTER_R_CORE_43,0,0
POWER_CONTROL_REGISTER_W_CORE_43,0,0
POWER_FLAG_REGISTER_R_CORE_43,0,0
POWER_FLAG_REGISTER_W_CORE_43,0,0
POWER_EXEC_BYPASS_CORE_43,0,0
POWER_LOAD_BYPASS_CORE_43,0,0
POWER_PIPELINE_CORE_43,0,0
POWER_DCACHE_MISS_BUF_R_CORE_43,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_43,0,0
POWER_DCACHE_MISS_BUF_W_CORE_43,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_43,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_43,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_43,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_43,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_43,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_43,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_43,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_43,0,0
POWER_DCACHE_WB_BUF_R_CORE_43,0,0
POWER_L2CACHE_WB_BUF_R_CORE_43,0,0
POWER_DCACHE_WB_BUF_W_CORE_43,0,0
POWER_L2CACHE_WB_BUF_W_CORE_43,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_43,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_43,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_43,0,0
POWER_DCACHE_R_CORE_43,0,0
POWER_L2CACHE_R_CORE_43,0,0
POWER_DCACHE_W_CORE_43,0,0
POWER_L2CACHE_W_CORE_43,0,0
POWER_DCACHE_R_TAG_CORE_43,0,0
POWER_L2CACHE_R_TAG_CORE_43,0,0
POWER_CONST_CACHE_R_CORE_43,0,0
POWER_CONST_CACHE_W_CORE_43,0,0
POWER_CONST_CACHE_R_TAG_CORE_43,0,0
POWER_CONST_CACHE_W_TAG_CORE_43,0,0
POWER_TEXTURE_CACHE_R_CORE_43,0,0
POWER_TEXTURE_CACHE_W_CORE_43,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_43,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_43,0,0
POWER_SHARED_MEM_R_CORE_43,0,0
POWER_SHARED_MEM_W_CORE_43,0,0
POWER_SHARED_MEM_R_TAG_CORE_43,0,0
POWER_SHARED_MEM_W_TAG_CORE_43,0,0
POWER_BLOCK_STATES_R_CORE_44,0,0
POWER_BLOCK_STATES_W_CORE_44,0,0
POWER_FETCH_QUEUE_R_CORE_44,0,0
POWER_FETCH_QUEUE_W_CORE_44,0,0
POWER_INST_QUEUE_R_CORE_44,0,0
POWER_INST_QUEUE_W_CORE_44,0,0
POWER_BR_PRED_R_CORE_44,0,0
POWER_BR_PRED_W_CORE_44,0,0
POWER_RAS_R_CORE_44,0,0
POWER_RAS_W_CORE_44,0,0
POWER_ICACHE_R_CORE_44,0,0
POWER_ICACHE_W_CORE_44,0,0
POWER_ICACHE_R_TAG_CORE_44,0,0
POWER_ICACHE_MISS_BUF_R_CORE_44,0,0
POWER_ICACHE_MISS_BUF_W_CORE_44,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_44,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_44,0,0
POWER_ICACHE_TOT_ACC_CORE_44,0,0
POWER_ICACHE_CONF_CORE_44,0,0
POWER_INST_DECODER_R_CORE_44,0,0
POWER_INST_DECODER_W_CORE_44,0,0
POWER_MICRO_OP_SEQ_R_CORE_44,0,0
POWER_MICRO_OP_SEQ_W_CORE_44,0,0
POWER_OPERAND_DECODER_R_CORE_44,0,0
POWER_OPERAND_DECODER_W_CORE_44,0,0
POWER_UOP_QUEUE_R_CORE_44,0,0
POWER_UOP_QUEUE_W_CORE_44,0,0
POWER_REG_RENAMING_TABLE_R_CORE_44,0,0
POWER_REG_RENAMING_TABLE_W_CORE_44,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_44,0,0
POWER_FREELIST_R_CORE_44,0,0
POWER_FREELIST_W_CORE_44,0,0
POWER_RESERVATION_STATION_R_CORE_44,0,0
POWER_RESERVATION_STATION_W_CORE_44,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_44,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_44,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_44,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_44,0,0
POWER_PAYLOAD_RAM_R_CORE_44,0,0
POWER_PAYLOAD_RAM_W_CORE_44,0,0
POWER_EX_ALU_R_CORE_44,0,0
POWER_EX_FPU_R_CORE_44,0,0
POWER_EX_MUL_R_CORE_44,0,0
POWER_EX_SFU_R_CORE_44,0,0
POWER_REORDER_BUF_R_CORE_44,0,0
POWER_REORDER_BUF_W_CORE_44,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_44,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_44,0,0
POWER_FP_RENAME_R_CORE_44,0,0
POWER_FP_RENAME_W_CORE_44,0,0
POWER_LOAD_QUEUE_R_CORE_44,0,0
POWER_LOAD_QUEUE_W_CORE_44,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_44,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_44,0,0
POWER_STORE_QUEUE_R_CORE_44,0,0
POWER_STORE_QUEUE_W_CORE_44,0,0
POWER_STORE_QUEUE_R_TAG_CORE_44,0,0
POWER_STORE_QUEUE_W_TAG_CORE_44,0,0
POWER_DATA_TLB_R_CORE_44,0,0
POWER_DATA_TLB_W_CORE_44,0,0
POWER_DATA_TLB_R_TAG_CORE_44,0,0
POWER_DATA_TLB_W_TAG_CORE_44,0,0
POWER_INT_REGFILE_R_CORE_44,0,0
POWER_INT_REGFILE_W_CORE_44,0,0
POWER_FP_REGFILE_R_CORE_44,0,0
POWER_FP_REGFILE_W_CORE_44,0,0
POWER_GP_REGISTER_R_CORE_44,0,0
POWER_GP_REGISTER_W_CORE_44,0,0
POWER_FP_REGISTER_R_CORE_44,0,0
POWER_FP_REGISTER_W_CORE_44,0,0
POWER_SEGMENT_REGISTER_R_CORE_44,0,0
POWER_SEGMENT_REGISTER_W_CORE_44,0,0
POWER_CONTROL_REGISTER_R_CORE_44,0,0
POWER_CONTROL_REGISTER_W_CORE_44,0,0
POWER_FLAG_REGISTER_R_CORE_44,0,0
POWER_FLAG_REGISTER_W_CORE_44,0,0
POWER_EXEC_BYPASS_CORE_44,0,0
POWER_LOAD_BYPASS_CORE_44,0,0
POWER_PIPELINE_CORE_44,0,0
POWER_DCACHE_MISS_BUF_R_CORE_44,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_44,0,0
POWER_DCACHE_MISS_BUF_W_CORE_44,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_44,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_44,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_44,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_44,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_44,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_44,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_44,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_44,0,0
POWER_DCACHE_WB_BUF_R_CORE_44,0,0
POWER_L2CACHE_WB_BUF_R_CORE_44,0,0
POWER_DCACHE_WB_BUF_W_CORE_44,0,0
POWER_L2CACHE_WB_BUF_W_CORE_44,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_44,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_44,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_44,0,0
POWER_DCACHE_R_CORE_44,0,0
POWER_L2CACHE_R_CORE_44,0,0
POWER_DCACHE_W_CORE_44,0,0
POWER_L2CACHE_W_CORE_44,0,0
POWER_DCACHE_R_TAG_CORE_44,0,0
POWER_L2CACHE_R_TAG_CORE_44,0,0
POWER_CONST_CACHE_R_CORE_44,0,0
POWER_CONST_CACHE_W_CORE_44,0,0
POWER_CONST_CACHE_R_TAG_CORE_44,0,0
POWER_CONST_CACHE_W_TAG_CORE_44,0,0
POWER_TEXTURE_CACHE_R_CORE_44,0,0
POWER_TEXTURE_CACHE_W_CORE_44,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_44,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_44,0,0
POWER_SHARED_MEM_R_CORE_44,0,0
POWER_SHARED_MEM_W_CORE_44,0,0
POWER_SHARED_MEM_R_TAG_CORE_44,0,0
POWER_SHARED_MEM_W_TAG_CORE_44,0,0
POWER_BLOCK_STATES_R_CORE_45,0,0
POWER_BLOCK_STATES_W_CORE_45,0,0
POWER_FETCH_QUEUE_R_CORE_45,0,0
POWER_FETCH_QUEUE_W_CORE_45,0,0
POWER_INST_QUEUE_R_CORE_45,0,0
POWER_INST_QUEUE_W_CORE_45,0,0
POWER_BR_PRED_R_CORE_45,0,0
POWER_BR_PRED_W_CORE_45,0,0
POWER_RAS_R_CORE_45,0,0
POWER_RAS_W_CORE_45,0,0
POWER_ICACHE_R_CORE_45,0,0
POWER_ICACHE_W_CORE_45,0,0
POWER_ICACHE_R_TAG_CORE_45,0,0
POWER_ICACHE_MISS_BUF_R_CORE_45,0,0
POWER_ICACHE_MISS_BUF_W_CORE_45,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_45,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_45,0,0
POWER_ICACHE_TOT_ACC_CORE_45,0,0
POWER_ICACHE_CONF_CORE_45,0,0
POWER_INST_DECODER_R_CORE_45,0,0
POWER_INST_DECODER_W_CORE_45,0,0
POWER_MICRO_OP_SEQ_R_CORE_45,0,0
POWER_MICRO_OP_SEQ_W_CORE_45,0,0
POWER_OPERAND_DECODER_R_CORE_45,0,0
POWER_OPERAND_DECODER_W_CORE_45,0,0
POWER_UOP_QUEUE_R_CORE_45,0,0
POWER_UOP_QUEUE_W_CORE_45,0,0
POWER_REG_RENAMING_TABLE_R_CORE_45,0,0
POWER_REG_RENAMING_TABLE_W_CORE_45,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_45,0,0
POWER_FREELIST_R_CORE_45,0,0
POWER_FREELIST_W_CORE_45,0,0
POWER_RESERVATION_STATION_R_CORE_45,0,0
POWER_RESERVATION_STATION_W_CORE_45,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_45,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_45,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_45,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_45,0,0
POWER_PAYLOAD_RAM_R_CORE_45,0,0
POWER_PAYLOAD_RAM_W_CORE_45,0,0
POWER_EX_ALU_R_CORE_45,0,0
POWER_EX_FPU_R_CORE_45,0,0
POWER_EX_MUL_R_CORE_45,0,0
POWER_EX_SFU_R_CORE_45,0,0
POWER_REORDER_BUF_R_CORE_45,0,0
POWER_REORDER_BUF_W_CORE_45,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_45,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_45,0,0
POWER_FP_RENAME_R_CORE_45,0,0
POWER_FP_RENAME_W_CORE_45,0,0
POWER_LOAD_QUEUE_R_CORE_45,0,0
POWER_LOAD_QUEUE_W_CORE_45,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_45,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_45,0,0
POWER_STORE_QUEUE_R_CORE_45,0,0
POWER_STORE_QUEUE_W_CORE_45,0,0
POWER_STORE_QUEUE_R_TAG_CORE_45,0,0
POWER_STORE_QUEUE_W_TAG_CORE_45,0,0
POWER_DATA_TLB_R_CORE_45,0,0
POWER_DATA_TLB_W_CORE_45,0,0
POWER_DATA_TLB_R_TAG_CORE_45,0,0
POWER_DATA_TLB_W_TAG_CORE_45,0,0
POWER_INT_REGFILE_R_CORE_45,0,0
POWER_INT_REGFILE_W_CORE_45,0,0
POWER_FP_REGFILE_R_CORE_45,0,0
POWER_FP_REGFILE_W_CORE_45,0,0
POWER_GP_REGISTER_R_CORE_45,0,0
POWER_GP_REGISTER_W_CORE_45,0,0
POWER_FP_REGISTER_R_CORE_45,0,0
POWER_FP_REGISTER_W_CORE_45,0,0
POWER_SEGMENT_REGISTER_R_CORE_45,0,0
POWER_SEGMENT_REGISTER_W_CORE_45,0,0
POWER_CONTROL_REGISTER_R_CORE_45,0,0
POWER_CONTROL_REGISTER_W_CORE_45,0,0
POWER_FLAG_REGISTER_R_CORE_45,0,0
POWER_FLAG_REGISTER_W_CORE_45,0,0
POWER_EXEC_BYPASS_CORE_45,0,0
POWER_LOAD_BYPASS_CORE_45,0,0
POWER_PIPELINE_CORE_45,0,0
POWER_DCACHE_MISS_BUF_R_CORE_45,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_45,0,0
POWER_DCACHE_MISS_BUF_W_CORE_45,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_45,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_45,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_45,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_45,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_45,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_45,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_45,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_45,0,0
POWER_DCACHE_WB_BUF_R_CORE_45,0,0
POWER_L2CACHE_WB_BUF_R_CORE_45,0,0
POWER_DCACHE_WB_BUF_W_CORE_45,0,0
POWER_L2CACHE_WB_BUF_W_CORE_45,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_45,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_45,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_45,0,0
POWER_DCACHE_R_CORE_45,0,0
POWER_L2CACHE_R_CORE_45,0,0
POWER_DCACHE_W_CORE_45,0,0
POWER_L2CACHE_W_CORE_45,0,0
POWER_DCACHE_R_TAG_CORE_45,0,0
POWER_L2CACHE_R_TAG_CORE_45,0,0
POWER_CONST_CACHE_R_CORE_45,0,0
POWER_CONST_CACHE_W_CORE_45,0,0
POWER_CONST_CACHE_R_TAG_CORE_45,0,0
POWER_CONST_CACHE_W_TAG_CORE_45,0,0
POWER_TEXTURE_CACHE_R_CORE_45,0,0
POWER_TEXTURE_CACHE_W_CORE_45,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_45,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_45,0,0
POWER_SHARED_MEM_R_CORE_45,0,0
POWER_SHARED_MEM_W_CORE_45,0,0
POWER_SHARED_MEM_R_TAG_CORE_45,0,0
POWER_SHARED_MEM_W_TAG_CORE_45,0,0
POWER_BLOCK_STATES_R_CORE_46,0,0
POWER_BLOCK_STATES_W_CORE_46,0,0
POWER_FETCH_QUEUE_R_CORE_46,0,0
POWER_FETCH_QUEUE_W_CORE_46,0,0
POWER_INST_QUEUE_R_CORE_46,0,0
POWER_INST_QUEUE_W_CORE_46,0,0
POWER_BR_PRED_R_CORE_46,0,0
POWER_BR_PRED_W_CORE_46,0,0
POWER_RAS_R_CORE_46,0,0
POWER_RAS_W_CORE_46,0,0
POWER_ICACHE_R_CORE_46,0,0
POWER_ICACHE_W_CORE_46,0,0
POWER_ICACHE_R_TAG_CORE_46,0,0
POWER_ICACHE_MISS_BUF_R_CORE_46,0,0
POWER_ICACHE_MISS_BUF_W_CORE_46,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_46,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_46,0,0
POWER_ICACHE_TOT_ACC_CORE_46,0,0
POWER_ICACHE_CONF_CORE_46,0,0
POWER_INST_DECODER_R_CORE_46,0,0
POWER_INST_DECODER_W_CORE_46,0,0
POWER_MICRO_OP_SEQ_R_CORE_46,0,0
POWER_MICRO_OP_SEQ_W_CORE_46,0,0
POWER_OPERAND_DECODER_R_CORE_46,0,0
POWER_OPERAND_DECODER_W_CORE_46,0,0
POWER_UOP_QUEUE_R_CORE_46,0,0
POWER_UOP_QUEUE_W_CORE_46,0,0
POWER_REG_RENAMING_TABLE_R_CORE_46,0,0
POWER_REG_RENAMING_TABLE_W_CORE_46,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_46,0,0
POWER_FREELIST_R_CORE_46,0,0
POWER_FREELIST_W_CORE_46,0,0
POWER_RESERVATION_STATION_R_CORE_46,0,0
POWER_RESERVATION_STATION_W_CORE_46,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_46,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_46,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_46,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_46,0,0
POWER_PAYLOAD_RAM_R_CORE_46,0,0
POWER_PAYLOAD_RAM_W_CORE_46,0,0
POWER_EX_ALU_R_CORE_46,0,0
POWER_EX_FPU_R_CORE_46,0,0
POWER_EX_MUL_R_CORE_46,0,0
POWER_EX_SFU_R_CORE_46,0,0
POWER_REORDER_BUF_R_CORE_46,0,0
POWER_REORDER_BUF_W_CORE_46,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_46,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_46,0,0
POWER_FP_RENAME_R_CORE_46,0,0
POWER_FP_RENAME_W_CORE_46,0,0
POWER_LOAD_QUEUE_R_CORE_46,0,0
POWER_LOAD_QUEUE_W_CORE_46,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_46,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_46,0,0
POWER_STORE_QUEUE_R_CORE_46,0,0
POWER_STORE_QUEUE_W_CORE_46,0,0
POWER_STORE_QUEUE_R_TAG_CORE_46,0,0
POWER_STORE_QUEUE_W_TAG_CORE_46,0,0
POWER_DATA_TLB_R_CORE_46,0,0
POWER_DATA_TLB_W_CORE_46,0,0
POWER_DATA_TLB_R_TAG_CORE_46,0,0
POWER_DATA_TLB_W_TAG_CORE_46,0,0
POWER_INT_REGFILE_R_CORE_46,0,0
POWER_INT_REGFILE_W_CORE_46,0,0
POWER_FP_REGFILE_R_CORE_46,0,0
POWER_FP_REGFILE_W_CORE_46,0,0
POWER_GP_REGISTER_R_CORE_46,0,0
POWER_GP_REGISTER_W_CORE_46,0,0
POWER_FP_REGISTER_R_CORE_46,0,0
POWER_FP_REGISTER_W_CORE_46,0,0
POWER_SEGMENT_REGISTER_R_CORE_46,0,0
POWER_SEGMENT_REGISTER_W_CORE_46,0,0
POWER_CONTROL_REGISTER_R_CORE_46,0,0
POWER_CONTROL_REGISTER_W_CORE_46,0,0
POWER_FLAG_REGISTER_R_CORE_46,0,0
POWER_FLAG_REGISTER_W_CORE_46,0,0
POWER_EXEC_BYPASS_CORE_46,0,0
POWER_LOAD_BYPASS_CORE_46,0,0
POWER_PIPELINE_CORE_46,0,0
POWER_DCACHE_MISS_BUF_R_CORE_46,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_46,0,0
POWER_DCACHE_MISS_BUF_W_CORE_46,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_46,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_46,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_46,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_46,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_46,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_46,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_46,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_46,0,0
POWER_DCACHE_WB_BUF_R_CORE_46,0,0
POWER_L2CACHE_WB_BUF_R_CORE_46,0,0
POWER_DCACHE_WB_BUF_W_CORE_46,0,0
POWER_L2CACHE_WB_BUF_W_CORE_46,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_46,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_46,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_46,0,0
POWER_DCACHE_R_CORE_46,0,0
POWER_L2CACHE_R_CORE_46,0,0
POWER_DCACHE_W_CORE_46,0,0
POWER_L2CACHE_W_CORE_46,0,0
POWER_DCACHE_R_TAG_CORE_46,0,0
POWER_L2CACHE_R_TAG_CORE_46,0,0
POWER_CONST_CACHE_R_CORE_46,0,0
POWER_CONST_CACHE_W_CORE_46,0,0
POWER_CONST_CACHE_R_TAG_CORE_46,0,0
POWER_CONST_CACHE_W_TAG_CORE_46,0,0
POWER_TEXTURE_CACHE_R_CORE_46,0,0
POWER_TEXTURE_CACHE_W_CORE_46,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_46,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_46,0,0
POWER_SHARED_MEM_R_CORE_46,0,0
POWER_SHARED_MEM_W_CORE_46,0,0
POWER_SHARED_MEM_R_TAG_CORE_46,0,0
POWER_SHARED_MEM_W_TAG_CORE_46,0,0
POWER_BLOCK_STATES_R_CORE_47,0,0
POWER_BLOCK_STATES_W_CORE_47,0,0
POWER_FETCH_QUEUE_R_CORE_47,0,0
POWER_FETCH_QUEUE_W_CORE_47,0,0
POWER_INST_QUEUE_R_CORE_47,0,0
POWER_INST_QUEUE_W_CORE_47,0,0
POWER_BR_PRED_R_CORE_47,0,0
POWER_BR_PRED_W_CORE_47,0,0
POWER_RAS_R_CORE_47,0,0
POWER_RAS_W_CORE_47,0,0
POWER_ICACHE_R_CORE_47,0,0
POWER_ICACHE_W_CORE_47,0,0
POWER_ICACHE_R_TAG_CORE_47,0,0
POWER_ICACHE_MISS_BUF_R_CORE_47,0,0
POWER_ICACHE_MISS_BUF_W_CORE_47,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_47,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_47,0,0
POWER_ICACHE_TOT_ACC_CORE_47,0,0
POWER_ICACHE_CONF_CORE_47,0,0
POWER_INST_DECODER_R_CORE_47,0,0
POWER_INST_DECODER_W_CORE_47,0,0
POWER_MICRO_OP_SEQ_R_CORE_47,0,0
POWER_MICRO_OP_SEQ_W_CORE_47,0,0
POWER_OPERAND_DECODER_R_CORE_47,0,0
POWER_OPERAND_DECODER_W_CORE_47,0,0
POWER_UOP_QUEUE_R_CORE_47,0,0
POWER_UOP_QUEUE_W_CORE_47,0,0
POWER_REG_RENAMING_TABLE_R_CORE_47,0,0
POWER_REG_RENAMING_TABLE_W_CORE_47,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_47,0,0
POWER_FREELIST_R_CORE_47,0,0
POWER_FREELIST_W_CORE_47,0,0
POWER_RESERVATION_STATION_R_CORE_47,0,0
POWER_RESERVATION_STATION_W_CORE_47,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_47,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_47,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_47,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_47,0,0
POWER_PAYLOAD_RAM_R_CORE_47,0,0
POWER_PAYLOAD_RAM_W_CORE_47,0,0
POWER_EX_ALU_R_CORE_47,0,0
POWER_EX_FPU_R_CORE_47,0,0
POWER_EX_MUL_R_CORE_47,0,0
POWER_EX_SFU_R_CORE_47,0,0
POWER_REORDER_BUF_R_CORE_47,0,0
POWER_REORDER_BUF_W_CORE_47,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_47,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_47,0,0
POWER_FP_RENAME_R_CORE_47,0,0
POWER_FP_RENAME_W_CORE_47,0,0
POWER_LOAD_QUEUE_R_CORE_47,0,0
POWER_LOAD_QUEUE_W_CORE_47,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_47,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_47,0,0
POWER_STORE_QUEUE_R_CORE_47,0,0
POWER_STORE_QUEUE_W_CORE_47,0,0
POWER_STORE_QUEUE_R_TAG_CORE_47,0,0
POWER_STORE_QUEUE_W_TAG_CORE_47,0,0
POWER_DATA_TLB_R_CORE_47,0,0
POWER_DATA_TLB_W_CORE_47,0,0
POWER_DATA_TLB_R_TAG_CORE_47,0,0
POWER_DATA_TLB_W_TAG_CORE_47,0,0
POWER_INT_REGFILE_R_CORE_47,0,0
POWER_INT_REGFILE_W_CORE_47,0,0
POWER_FP_REGFILE_R_CORE_47,0,0
POWER_FP_REGFILE_W_CORE_47,0,0
POWER_GP_REGISTER_R_CORE_47,0,0
POWER_GP_REGISTER_W_CORE_47,0,0
POWER_FP_REGISTER_R_CORE_47,0,0
POWER_FP_REGISTER_W_CORE_47,0,0
POWER_SEGMENT_REGISTER_R_CORE_47,0,0
POWER_SEGMENT_REGISTER_W_CORE_47,0,0
POWER_CONTROL_REGISTER_R_CORE_47,0,0
POWER_CONTROL_REGISTER_W_CORE_47,0,0
POWER_FLAG_REGISTER_R_CORE_47,0,0
POWER_FLAG_REGISTER_W_CORE_47,0,0
POWER_EXEC_BYPASS_CORE_47,0,0
POWER_LOAD_BYPASS_CORE_47,0,0
POWER_PIPELINE_CORE_47,0,0
POWER_DCACHE_MISS_BUF_R_CORE_47,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_47,0,0
POWER_DCACHE_MISS_BUF_W_CORE_47,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_47,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_47,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_47,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_47,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_47,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_47,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_47,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_47,0,0
POWER_DCACHE_WB_BUF_R_CORE_47,0,0
POWER_L2CACHE_WB_BUF_R_CORE_47,0,0
POWER_DCACHE_WB_BUF_W_CORE_47,0,0
POWER_L2CACHE_WB_BUF_W_CORE_47,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_47,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_47,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_47,0,0
POWER_DCACHE_R_CORE_47,0,0
POWER_L2CACHE_R_CORE_47,0,0
POWER_DCACHE_W_CORE_47,0,0
POWER_L2CACHE_W_CORE_47,0,0
POWER_DCACHE_R_TAG_CORE_47,0,0
POWER_L2CACHE_R_TAG_CORE_47,0,0
POWER_CONST_CACHE_R_CORE_47,0,0
POWER_CONST_CACHE_W_CORE_47,0,0
POWER_CONST_CACHE_R_TAG_CORE_47,0,0
POWER_CONST_CACHE_W_TAG_CORE_47,0,0
POWER_TEXTURE_CACHE_R_CORE_47,0,0
POWER_TEXTURE_CACHE_W_CORE_47,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_47,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_47,0,0
POWER_SHARED_MEM_R_CORE_47,0,0
POWER_SHARED_MEM_W_CORE_47,0,0
POWER_SHARED_MEM_R_TAG_CORE_47,0,0
POWER_SHARED_MEM_W_TAG_CORE_47,0,0
POWER_BLOCK_STATES_R_CORE_48,0,0
POWER_BLOCK_STATES_W_CORE_48,0,0
POWER_FETCH_QUEUE_R_CORE_48,0,0
POWER_FETCH_QUEUE_W_CORE_48,0,0
POWER_INST_QUEUE_R_CORE_48,0,0
POWER_INST_QUEUE_W_CORE_48,0,0
POWER_BR_PRED_R_CORE_48,0,0
POWER_BR_PRED_W_CORE_48,0,0
POWER_RAS_R_CORE_48,0,0
POWER_RAS_W_CORE_48,0,0
POWER_ICACHE_R_CORE_48,0,0
POWER_ICACHE_W_CORE_48,0,0
POWER_ICACHE_R_TAG_CORE_48,0,0
POWER_ICACHE_MISS_BUF_R_CORE_48,0,0
POWER_ICACHE_MISS_BUF_W_CORE_48,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_48,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_48,0,0
POWER_ICACHE_TOT_ACC_CORE_48,0,0
POWER_ICACHE_CONF_CORE_48,0,0
POWER_INST_DECODER_R_CORE_48,0,0
POWER_INST_DECODER_W_CORE_48,0,0
POWER_MICRO_OP_SEQ_R_CORE_48,0,0
POWER_MICRO_OP_SEQ_W_CORE_48,0,0
POWER_OPERAND_DECODER_R_CORE_48,0,0
POWER_OPERAND_DECODER_W_CORE_48,0,0
POWER_UOP_QUEUE_R_CORE_48,0,0
POWER_UOP_QUEUE_W_CORE_48,0,0
POWER_REG_RENAMING_TABLE_R_CORE_48,0,0
POWER_REG_RENAMING_TABLE_W_CORE_48,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_48,0,0
POWER_FREELIST_R_CORE_48,0,0
POWER_FREELIST_W_CORE_48,0,0
POWER_RESERVATION_STATION_R_CORE_48,0,0
POWER_RESERVATION_STATION_W_CORE_48,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_48,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_48,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_48,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_48,0,0
POWER_PAYLOAD_RAM_R_CORE_48,0,0
POWER_PAYLOAD_RAM_W_CORE_48,0,0
POWER_EX_ALU_R_CORE_48,0,0
POWER_EX_FPU_R_CORE_48,0,0
POWER_EX_MUL_R_CORE_48,0,0
POWER_EX_SFU_R_CORE_48,0,0
POWER_REORDER_BUF_R_CORE_48,0,0
POWER_REORDER_BUF_W_CORE_48,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_48,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_48,0,0
POWER_FP_RENAME_R_CORE_48,0,0
POWER_FP_RENAME_W_CORE_48,0,0
POWER_LOAD_QUEUE_R_CORE_48,0,0
POWER_LOAD_QUEUE_W_CORE_48,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_48,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_48,0,0
POWER_STORE_QUEUE_R_CORE_48,0,0
POWER_STORE_QUEUE_W_CORE_48,0,0
POWER_STORE_QUEUE_R_TAG_CORE_48,0,0
POWER_STORE_QUEUE_W_TAG_CORE_48,0,0
POWER_DATA_TLB_R_CORE_48,0,0
POWER_DATA_TLB_W_CORE_48,0,0
POWER_DATA_TLB_R_TAG_CORE_48,0,0
POWER_DATA_TLB_W_TAG_CORE_48,0,0
POWER_INT_REGFILE_R_CORE_48,0,0
POWER_INT_REGFILE_W_CORE_48,0,0
POWER_FP_REGFILE_R_CORE_48,0,0
POWER_FP_REGFILE_W_CORE_48,0,0
POWER_GP_REGISTER_R_CORE_48,0,0
POWER_GP_REGISTER_W_CORE_48,0,0
POWER_FP_REGISTER_R_CORE_48,0,0
POWER_FP_REGISTER_W_CORE_48,0,0
POWER_SEGMENT_REGISTER_R_CORE_48,0,0
POWER_SEGMENT_REGISTER_W_CORE_48,0,0
POWER_CONTROL_REGISTER_R_CORE_48,0,0
POWER_CONTROL_REGISTER_W_CORE_48,0,0
POWER_FLAG_REGISTER_R_CORE_48,0,0
POWER_FLAG_REGISTER_W_CORE_48,0,0
POWER_EXEC_BYPASS_CORE_48,0,0
POWER_LOAD_BYPASS_CORE_48,0,0
POWER_PIPELINE_CORE_48,0,0
POWER_DCACHE_MISS_BUF_R_CORE_48,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_48,0,0
POWER_DCACHE_MISS_BUF_W_CORE_48,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_48,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_48,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_48,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_48,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_48,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_48,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_48,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_48,0,0
POWER_DCACHE_WB_BUF_R_CORE_48,0,0
POWER_L2CACHE_WB_BUF_R_CORE_48,0,0
POWER_DCACHE_WB_BUF_W_CORE_48,0,0
POWER_L2CACHE_WB_BUF_W_CORE_48,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_48,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_48,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_48,0,0
POWER_DCACHE_R_CORE_48,0,0
POWER_L2CACHE_R_CORE_48,0,0
POWER_DCACHE_W_CORE_48,0,0
POWER_L2CACHE_W_CORE_48,0,0
POWER_DCACHE_R_TAG_CORE_48,0,0
POWER_L2CACHE_R_TAG_CORE_48,0,0
POWER_CONST_CACHE_R_CORE_48,0,0
POWER_CONST_CACHE_W_CORE_48,0,0
POWER_CONST_CACHE_R_TAG_CORE_48,0,0
POWER_CONST_CACHE_W_TAG_CORE_48,0,0
POWER_TEXTURE_CACHE_R_CORE_48,0,0
POWER_TEXTURE_CACHE_W_CORE_48,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_48,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_48,0,0
POWER_SHARED_MEM_R_CORE_48,0,0
POWER_SHARED_MEM_W_CORE_48,0,0
POWER_SHARED_MEM_R_TAG_CORE_48,0,0
POWER_SHARED_MEM_W_TAG_CORE_48,0,0
POWER_BLOCK_STATES_R_CORE_49,0,0
POWER_BLOCK_STATES_W_CORE_49,0,0
POWER_FETCH_QUEUE_R_CORE_49,0,0
POWER_FETCH_QUEUE_W_CORE_49,0,0
POWER_INST_QUEUE_R_CORE_49,0,0
POWER_INST_QUEUE_W_CORE_49,0,0
POWER_BR_PRED_R_CORE_49,0,0
POWER_BR_PRED_W_CORE_49,0,0
POWER_RAS_R_CORE_49,0,0
POWER_RAS_W_CORE_49,0,0
POWER_ICACHE_R_CORE_49,0,0
POWER_ICACHE_W_CORE_49,0,0
POWER_ICACHE_R_TAG_CORE_49,0,0
POWER_ICACHE_MISS_BUF_R_CORE_49,0,0
POWER_ICACHE_MISS_BUF_W_CORE_49,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_49,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_49,0,0
POWER_ICACHE_TOT_ACC_CORE_49,0,0
POWER_ICACHE_CONF_CORE_49,0,0
POWER_INST_DECODER_R_CORE_49,0,0
POWER_INST_DECODER_W_CORE_49,0,0
POWER_MICRO_OP_SEQ_R_CORE_49,0,0
POWER_MICRO_OP_SEQ_W_CORE_49,0,0
POWER_OPERAND_DECODER_R_CORE_49,0,0
POWER_OPERAND_DECODER_W_CORE_49,0,0
POWER_UOP_QUEUE_R_CORE_49,0,0
POWER_UOP_QUEUE_W_CORE_49,0,0
POWER_REG_RENAMING_TABLE_R_CORE_49,0,0
POWER_REG_RENAMING_TABLE_W_CORE_49,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_49,0,0
POWER_FREELIST_R_CORE_49,0,0
POWER_FREELIST_W_CORE_49,0,0
POWER_RESERVATION_STATION_R_CORE_49,0,0
POWER_RESERVATION_STATION_W_CORE_49,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_49,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_49,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_49,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_49,0,0
POWER_PAYLOAD_RAM_R_CORE_49,0,0
POWER_PAYLOAD_RAM_W_CORE_49,0,0
POWER_EX_ALU_R_CORE_49,0,0
POWER_EX_FPU_R_CORE_49,0,0
POWER_EX_MUL_R_CORE_49,0,0
POWER_EX_SFU_R_CORE_49,0,0
POWER_REORDER_BUF_R_CORE_49,0,0
POWER_REORDER_BUF_W_CORE_49,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_49,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_49,0,0
POWER_FP_RENAME_R_CORE_49,0,0
POWER_FP_RENAME_W_CORE_49,0,0
POWER_LOAD_QUEUE_R_CORE_49,0,0
POWER_LOAD_QUEUE_W_CORE_49,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_49,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_49,0,0
POWER_STORE_QUEUE_R_CORE_49,0,0
POWER_STORE_QUEUE_W_CORE_49,0,0
POWER_STORE_QUEUE_R_TAG_CORE_49,0,0
POWER_STORE_QUEUE_W_TAG_CORE_49,0,0
POWER_DATA_TLB_R_CORE_49,0,0
POWER_DATA_TLB_W_CORE_49,0,0
POWER_DATA_TLB_R_TAG_CORE_49,0,0
POWER_DATA_TLB_W_TAG_CORE_49,0,0
POWER_INT_REGFILE_R_CORE_49,0,0
POWER_INT_REGFILE_W_CORE_49,0,0
POWER_FP_REGFILE_R_CORE_49,0,0
POWER_FP_REGFILE_W_CORE_49,0,0
POWER_GP_REGISTER_R_CORE_49,0,0
POWER_GP_REGISTER_W_CORE_49,0,0
POWER_FP_REGISTER_R_CORE_49,0,0
POWER_FP_REGISTER_W_CORE_49,0,0
POWER_SEGMENT_REGISTER_R_CORE_49,0,0
POWER_SEGMENT_REGISTER_W_CORE_49,0,0
POWER_CONTROL_REGISTER_R_CORE_49,0,0
POWER_CONTROL_REGISTER_W_CORE_49,0,0
POWER_FLAG_REGISTER_R_CORE_49,0,0
POWER_FLAG_REGISTER_W_CORE_49,0,0
POWER_EXEC_BYPASS_CORE_49,0,0
POWER_LOAD_BYPASS_CORE_49,0,0
POWER_PIPELINE_CORE_49,0,0
POWER_DCACHE_MISS_BUF_R_CORE_49,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_49,0,0
POWER_DCACHE_MISS_BUF_W_CORE_49,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_49,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_49,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_49,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_49,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_49,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_49,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_49,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_49,0,0
POWER_DCACHE_WB_BUF_R_CORE_49,0,0
POWER_L2CACHE_WB_BUF_R_CORE_49,0,0
POWER_DCACHE_WB_BUF_W_CORE_49,0,0
POWER_L2CACHE_WB_BUF_W_CORE_49,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_49,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_49,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_49,0,0
POWER_DCACHE_R_CORE_49,0,0
POWER_L2CACHE_R_CORE_49,0,0
POWER_DCACHE_W_CORE_49,0,0
POWER_L2CACHE_W_CORE_49,0,0
POWER_DCACHE_R_TAG_CORE_49,0,0
POWER_L2CACHE_R_TAG_CORE_49,0,0
POWER_CONST_CACHE_R_CORE_49,0,0
POWER_CONST_CACHE_W_CORE_49,0,0
POWER_CONST_CACHE_R_TAG_CORE_49,0,0
POWER_CONST_CACHE_W_TAG_CORE_49,0,0
POWER_TEXTURE_CACHE_R_CORE_49,0,0
POWER_TEXTURE_CACHE_W_CORE_49,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_49,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_49,0,0
POWER_SHARED_MEM_R_CORE_49,0,0
POWER_SHARED_MEM_W_CORE_49,0,0
POWER_SHARED_MEM_R_TAG_CORE_49,0,0
POWER_SHARED_MEM_W_TAG_CORE_49,0,0
POWER_BLOCK_STATES_R_CORE_50,0,0
POWER_BLOCK_STATES_W_CORE_50,0,0
POWER_FETCH_QUEUE_R_CORE_50,0,0
POWER_FETCH_QUEUE_W_CORE_50,0,0
POWER_INST_QUEUE_R_CORE_50,0,0
POWER_INST_QUEUE_W_CORE_50,0,0
POWER_BR_PRED_R_CORE_50,0,0
POWER_BR_PRED_W_CORE_50,0,0
POWER_RAS_R_CORE_50,0,0
POWER_RAS_W_CORE_50,0,0
POWER_ICACHE_R_CORE_50,0,0
POWER_ICACHE_W_CORE_50,0,0
POWER_ICACHE_R_TAG_CORE_50,0,0
POWER_ICACHE_MISS_BUF_R_CORE_50,0,0
POWER_ICACHE_MISS_BUF_W_CORE_50,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_50,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_50,0,0
POWER_ICACHE_TOT_ACC_CORE_50,0,0
POWER_ICACHE_CONF_CORE_50,0,0
POWER_INST_DECODER_R_CORE_50,0,0
POWER_INST_DECODER_W_CORE_50,0,0
POWER_MICRO_OP_SEQ_R_CORE_50,0,0
POWER_MICRO_OP_SEQ_W_CORE_50,0,0
POWER_OPERAND_DECODER_R_CORE_50,0,0
POWER_OPERAND_DECODER_W_CORE_50,0,0
POWER_UOP_QUEUE_R_CORE_50,0,0
POWER_UOP_QUEUE_W_CORE_50,0,0
POWER_REG_RENAMING_TABLE_R_CORE_50,0,0
POWER_REG_RENAMING_TABLE_W_CORE_50,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_50,0,0
POWER_FREELIST_R_CORE_50,0,0
POWER_FREELIST_W_CORE_50,0,0
POWER_RESERVATION_STATION_R_CORE_50,0,0
POWER_RESERVATION_STATION_W_CORE_50,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_50,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_50,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_50,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_50,0,0
POWER_PAYLOAD_RAM_R_CORE_50,0,0
POWER_PAYLOAD_RAM_W_CORE_50,0,0
POWER_EX_ALU_R_CORE_50,0,0
POWER_EX_FPU_R_CORE_50,0,0
POWER_EX_MUL_R_CORE_50,0,0
POWER_EX_SFU_R_CORE_50,0,0
POWER_REORDER_BUF_R_CORE_50,0,0
POWER_REORDER_BUF_W_CORE_50,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_50,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_50,0,0
POWER_FP_RENAME_R_CORE_50,0,0
POWER_FP_RENAME_W_CORE_50,0,0
POWER_LOAD_QUEUE_R_CORE_50,0,0
POWER_LOAD_QUEUE_W_CORE_50,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_50,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_50,0,0
POWER_STORE_QUEUE_R_CORE_50,0,0
POWER_STORE_QUEUE_W_CORE_50,0,0
POWER_STORE_QUEUE_R_TAG_CORE_50,0,0
POWER_STORE_QUEUE_W_TAG_CORE_50,0,0
POWER_DATA_TLB_R_CORE_50,0,0
POWER_DATA_TLB_W_CORE_50,0,0
POWER_DATA_TLB_R_TAG_CORE_50,0,0
POWER_DATA_TLB_W_TAG_CORE_50,0,0
POWER_INT_REGFILE_R_CORE_50,0,0
POWER_INT_REGFILE_W_CORE_50,0,0
POWER_FP_REGFILE_R_CORE_50,0,0
POWER_FP_REGFILE_W_CORE_50,0,0
POWER_GP_REGISTER_R_CORE_50,0,0
POWER_GP_REGISTER_W_CORE_50,0,0
POWER_FP_REGISTER_R_CORE_50,0,0
POWER_FP_REGISTER_W_CORE_50,0,0
POWER_SEGMENT_REGISTER_R_CORE_50,0,0
POWER_SEGMENT_REGISTER_W_CORE_50,0,0
POWER_CONTROL_REGISTER_R_CORE_50,0,0
POWER_CONTROL_REGISTER_W_CORE_50,0,0
POWER_FLAG_REGISTER_R_CORE_50,0,0
POWER_FLAG_REGISTER_W_CORE_50,0,0
POWER_EXEC_BYPASS_CORE_50,0,0
POWER_LOAD_BYPASS_CORE_50,0,0
POWER_PIPELINE_CORE_50,0,0
POWER_DCACHE_MISS_BUF_R_CORE_50,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_50,0,0
POWER_DCACHE_MISS_BUF_W_CORE_50,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_50,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_50,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_50,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_50,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_50,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_50,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_50,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_50,0,0
POWER_DCACHE_WB_BUF_R_CORE_50,0,0
POWER_L2CACHE_WB_BUF_R_CORE_50,0,0
POWER_DCACHE_WB_BUF_W_CORE_50,0,0
POWER_L2CACHE_WB_BUF_W_CORE_50,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_50,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_50,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_50,0,0
POWER_DCACHE_R_CORE_50,0,0
POWER_L2CACHE_R_CORE_50,0,0
POWER_DCACHE_W_CORE_50,0,0
POWER_L2CACHE_W_CORE_50,0,0
POWER_DCACHE_R_TAG_CORE_50,0,0
POWER_L2CACHE_R_TAG_CORE_50,0,0
POWER_CONST_CACHE_R_CORE_50,0,0
POWER_CONST_CACHE_W_CORE_50,0,0
POWER_CONST_CACHE_R_TAG_CORE_50,0,0
POWER_CONST_CACHE_W_TAG_CORE_50,0,0
POWER_TEXTURE_CACHE_R_CORE_50,0,0
POWER_TEXTURE_CACHE_W_CORE_50,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_50,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_50,0,0
POWER_SHARED_MEM_R_CORE_50,0,0
POWER_SHARED_MEM_W_CORE_50,0,0
POWER_SHARED_MEM_R_TAG_CORE_50,0,0
POWER_SHARED_MEM_W_TAG_CORE_50,0,0
POWER_BLOCK_STATES_R_CORE_51,0,0
POWER_BLOCK_STATES_W_CORE_51,0,0
POWER_FETCH_QUEUE_R_CORE_51,0,0
POWER_FETCH_QUEUE_W_CORE_51,0,0
POWER_INST_QUEUE_R_CORE_51,0,0
POWER_INST_QUEUE_W_CORE_51,0,0
POWER_BR_PRED_R_CORE_51,0,0
POWER_BR_PRED_W_CORE_51,0,0
POWER_RAS_R_CORE_51,0,0
POWER_RAS_W_CORE_51,0,0
POWER_ICACHE_R_CORE_51,0,0
POWER_ICACHE_W_CORE_51,0,0
POWER_ICACHE_R_TAG_CORE_51,0,0
POWER_ICACHE_MISS_BUF_R_CORE_51,0,0
POWER_ICACHE_MISS_BUF_W_CORE_51,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_51,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_51,0,0
POWER_ICACHE_TOT_ACC_CORE_51,0,0
POWER_ICACHE_CONF_CORE_51,0,0
POWER_INST_DECODER_R_CORE_51,0,0
POWER_INST_DECODER_W_CORE_51,0,0
POWER_MICRO_OP_SEQ_R_CORE_51,0,0
POWER_MICRO_OP_SEQ_W_CORE_51,0,0
POWER_OPERAND_DECODER_R_CORE_51,0,0
POWER_OPERAND_DECODER_W_CORE_51,0,0
POWER_UOP_QUEUE_R_CORE_51,0,0
POWER_UOP_QUEUE_W_CORE_51,0,0
POWER_REG_RENAMING_TABLE_R_CORE_51,0,0
POWER_REG_RENAMING_TABLE_W_CORE_51,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_51,0,0
POWER_FREELIST_R_CORE_51,0,0
POWER_FREELIST_W_CORE_51,0,0
POWER_RESERVATION_STATION_R_CORE_51,0,0
POWER_RESERVATION_STATION_W_CORE_51,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_51,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_51,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_51,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_51,0,0
POWER_PAYLOAD_RAM_R_CORE_51,0,0
POWER_PAYLOAD_RAM_W_CORE_51,0,0
POWER_EX_ALU_R_CORE_51,0,0
POWER_EX_FPU_R_CORE_51,0,0
POWER_EX_MUL_R_CORE_51,0,0
POWER_EX_SFU_R_CORE_51,0,0
POWER_REORDER_BUF_R_CORE_51,0,0
POWER_REORDER_BUF_W_CORE_51,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_51,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_51,0,0
POWER_FP_RENAME_R_CORE_51,0,0
POWER_FP_RENAME_W_CORE_51,0,0
POWER_LOAD_QUEUE_R_CORE_51,0,0
POWER_LOAD_QUEUE_W_CORE_51,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_51,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_51,0,0
POWER_STORE_QUEUE_R_CORE_51,0,0
POWER_STORE_QUEUE_W_CORE_51,0,0
POWER_STORE_QUEUE_R_TAG_CORE_51,0,0
POWER_STORE_QUEUE_W_TAG_CORE_51,0,0
POWER_DATA_TLB_R_CORE_51,0,0
POWER_DATA_TLB_W_CORE_51,0,0
POWER_DATA_TLB_R_TAG_CORE_51,0,0
POWER_DATA_TLB_W_TAG_CORE_51,0,0
POWER_INT_REGFILE_R_CORE_51,0,0
POWER_INT_REGFILE_W_CORE_51,0,0
POWER_FP_REGFILE_R_CORE_51,0,0
POWER_FP_REGFILE_W_CORE_51,0,0
POWER_GP_REGISTER_R_CORE_51,0,0
POWER_GP_REGISTER_W_CORE_51,0,0
POWER_FP_REGISTER_R_CORE_51,0,0
POWER_FP_REGISTER_W_CORE_51,0,0
POWER_SEGMENT_REGISTER_R_CORE_51,0,0
POWER_SEGMENT_REGISTER_W_CORE_51,0,0
POWER_CONTROL_REGISTER_R_CORE_51,0,0
POWER_CONTROL_REGISTER_W_CORE_51,0,0
POWER_FLAG_REGISTER_R_CORE_51,0,0
POWER_FLAG_REGISTER_W_CORE_51,0,0
POWER_EXEC_BYPASS_CORE_51,0,0
POWER_LOAD_BYPASS_CORE_51,0,0
POWER_PIPELINE_CORE_51,0,0
POWER_DCACHE_MISS_BUF_R_CORE_51,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_51,0,0
POWER_DCACHE_MISS_BUF_W_CORE_51,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_51,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_51,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_51,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_51,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_51,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_51,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_51,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_51,0,0
POWER_DCACHE_WB_BUF_R_CORE_51,0,0
POWER_L2CACHE_WB_BUF_R_CORE_51,0,0
POWER_DCACHE_WB_BUF_W_CORE_51,0,0
POWER_L2CACHE_WB_BUF_W_CORE_51,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_51,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_51,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_51,0,0
POWER_DCACHE_R_CORE_51,0,0
POWER_L2CACHE_R_CORE_51,0,0
POWER_DCACHE_W_CORE_51,0,0
POWER_L2CACHE_W_CORE_51,0,0
POWER_DCACHE_R_TAG_CORE_51,0,0
POWER_L2CACHE_R_TAG_CORE_51,0,0
POWER_CONST_CACHE_R_CORE_51,0,0
POWER_CONST_CACHE_W_CORE_51,0,0
POWER_CONST_CACHE_R_TAG_CORE_51,0,0
POWER_CONST_CACHE_W_TAG_CORE_51,0,0
POWER_TEXTURE_CACHE_R_CORE_51,0,0
POWER_TEXTURE_CACHE_W_CORE_51,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_51,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_51,0,0
POWER_SHARED_MEM_R_CORE_51,0,0
POWER_SHARED_MEM_W_CORE_51,0,0
POWER_SHARED_MEM_R_TAG_CORE_51,0,0
POWER_SHARED_MEM_W_TAG_CORE_51,0,0
POWER_BLOCK_STATES_R_CORE_52,0,0
POWER_BLOCK_STATES_W_CORE_52,0,0
POWER_FETCH_QUEUE_R_CORE_52,0,0
POWER_FETCH_QUEUE_W_CORE_52,0,0
POWER_INST_QUEUE_R_CORE_52,0,0
POWER_INST_QUEUE_W_CORE_52,0,0
POWER_BR_PRED_R_CORE_52,0,0
POWER_BR_PRED_W_CORE_52,0,0
POWER_RAS_R_CORE_52,0,0
POWER_RAS_W_CORE_52,0,0
POWER_ICACHE_R_CORE_52,0,0
POWER_ICACHE_W_CORE_52,0,0
POWER_ICACHE_R_TAG_CORE_52,0,0
POWER_ICACHE_MISS_BUF_R_CORE_52,0,0
POWER_ICACHE_MISS_BUF_W_CORE_52,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_52,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_52,0,0
POWER_ICACHE_TOT_ACC_CORE_52,0,0
POWER_ICACHE_CONF_CORE_52,0,0
POWER_INST_DECODER_R_CORE_52,0,0
POWER_INST_DECODER_W_CORE_52,0,0
POWER_MICRO_OP_SEQ_R_CORE_52,0,0
POWER_MICRO_OP_SEQ_W_CORE_52,0,0
POWER_OPERAND_DECODER_R_CORE_52,0,0
POWER_OPERAND_DECODER_W_CORE_52,0,0
POWER_UOP_QUEUE_R_CORE_52,0,0
POWER_UOP_QUEUE_W_CORE_52,0,0
POWER_REG_RENAMING_TABLE_R_CORE_52,0,0
POWER_REG_RENAMING_TABLE_W_CORE_52,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_52,0,0
POWER_FREELIST_R_CORE_52,0,0
POWER_FREELIST_W_CORE_52,0,0
POWER_RESERVATION_STATION_R_CORE_52,0,0
POWER_RESERVATION_STATION_W_CORE_52,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_52,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_52,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_52,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_52,0,0
POWER_PAYLOAD_RAM_R_CORE_52,0,0
POWER_PAYLOAD_RAM_W_CORE_52,0,0
POWER_EX_ALU_R_CORE_52,0,0
POWER_EX_FPU_R_CORE_52,0,0
POWER_EX_MUL_R_CORE_52,0,0
POWER_EX_SFU_R_CORE_52,0,0
POWER_REORDER_BUF_R_CORE_52,0,0
POWER_REORDER_BUF_W_CORE_52,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_52,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_52,0,0
POWER_FP_RENAME_R_CORE_52,0,0
POWER_FP_RENAME_W_CORE_52,0,0
POWER_LOAD_QUEUE_R_CORE_52,0,0
POWER_LOAD_QUEUE_W_CORE_52,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_52,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_52,0,0
POWER_STORE_QUEUE_R_CORE_52,0,0
POWER_STORE_QUEUE_W_CORE_52,0,0
POWER_STORE_QUEUE_R_TAG_CORE_52,0,0
POWER_STORE_QUEUE_W_TAG_CORE_52,0,0
POWER_DATA_TLB_R_CORE_52,0,0
POWER_DATA_TLB_W_CORE_52,0,0
POWER_DATA_TLB_R_TAG_CORE_52,0,0
POWER_DATA_TLB_W_TAG_CORE_52,0,0
POWER_INT_REGFILE_R_CORE_52,0,0
POWER_INT_REGFILE_W_CORE_52,0,0
POWER_FP_REGFILE_R_CORE_52,0,0
POWER_FP_REGFILE_W_CORE_52,0,0
POWER_GP_REGISTER_R_CORE_52,0,0
POWER_GP_REGISTER_W_CORE_52,0,0
POWER_FP_REGISTER_R_CORE_52,0,0
POWER_FP_REGISTER_W_CORE_52,0,0
POWER_SEGMENT_REGISTER_R_CORE_52,0,0
POWER_SEGMENT_REGISTER_W_CORE_52,0,0
POWER_CONTROL_REGISTER_R_CORE_52,0,0
POWER_CONTROL_REGISTER_W_CORE_52,0,0
POWER_FLAG_REGISTER_R_CORE_52,0,0
POWER_FLAG_REGISTER_W_CORE_52,0,0
POWER_EXEC_BYPASS_CORE_52,0,0
POWER_LOAD_BYPASS_CORE_52,0,0
POWER_PIPELINE_CORE_52,0,0
POWER_DCACHE_MISS_BUF_R_CORE_52,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_52,0,0
POWER_DCACHE_MISS_BUF_W_CORE_52,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_52,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_52,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_52,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_52,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_52,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_52,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_52,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_52,0,0
POWER_DCACHE_WB_BUF_R_CORE_52,0,0
POWER_L2CACHE_WB_BUF_R_CORE_52,0,0
POWER_DCACHE_WB_BUF_W_CORE_52,0,0
POWER_L2CACHE_WB_BUF_W_CORE_52,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_52,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_52,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_52,0,0
POWER_DCACHE_R_CORE_52,0,0
POWER_L2CACHE_R_CORE_52,0,0
POWER_DCACHE_W_CORE_52,0,0
POWER_L2CACHE_W_CORE_52,0,0
POWER_DCACHE_R_TAG_CORE_52,0,0
POWER_L2CACHE_R_TAG_CORE_52,0,0
POWER_CONST_CACHE_R_CORE_52,0,0
POWER_CONST_CACHE_W_CORE_52,0,0
POWER_CONST_CACHE_R_TAG_CORE_52,0,0
POWER_CONST_CACHE_W_TAG_CORE_52,0,0
POWER_TEXTURE_CACHE_R_CORE_52,0,0
POWER_TEXTURE_CACHE_W_CORE_52,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_52,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_52,0,0
POWER_SHARED_MEM_R_CORE_52,0,0
POWER_SHARED_MEM_W_CORE_52,0,0
POWER_SHARED_MEM_R_TAG_CORE_52,0,0
POWER_SHARED_MEM_W_TAG_CORE_52,0,0
POWER_BLOCK_STATES_R_CORE_53,0,0
POWER_BLOCK_STATES_W_CORE_53,0,0
POWER_FETCH_QUEUE_R_CORE_53,0,0
POWER_FETCH_QUEUE_W_CORE_53,0,0
POWER_INST_QUEUE_R_CORE_53,0,0
POWER_INST_QUEUE_W_CORE_53,0,0
POWER_BR_PRED_R_CORE_53,0,0
POWER_BR_PRED_W_CORE_53,0,0
POWER_RAS_R_CORE_53,0,0
POWER_RAS_W_CORE_53,0,0
POWER_ICACHE_R_CORE_53,0,0
POWER_ICACHE_W_CORE_53,0,0
POWER_ICACHE_R_TAG_CORE_53,0,0
POWER_ICACHE_MISS_BUF_R_CORE_53,0,0
POWER_ICACHE_MISS_BUF_W_CORE_53,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_53,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_53,0,0
POWER_ICACHE_TOT_ACC_CORE_53,0,0
POWER_ICACHE_CONF_CORE_53,0,0
POWER_INST_DECODER_R_CORE_53,0,0
POWER_INST_DECODER_W_CORE_53,0,0
POWER_MICRO_OP_SEQ_R_CORE_53,0,0
POWER_MICRO_OP_SEQ_W_CORE_53,0,0
POWER_OPERAND_DECODER_R_CORE_53,0,0
POWER_OPERAND_DECODER_W_CORE_53,0,0
POWER_UOP_QUEUE_R_CORE_53,0,0
POWER_UOP_QUEUE_W_CORE_53,0,0
POWER_REG_RENAMING_TABLE_R_CORE_53,0,0
POWER_REG_RENAMING_TABLE_W_CORE_53,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_53,0,0
POWER_FREELIST_R_CORE_53,0,0
POWER_FREELIST_W_CORE_53,0,0
POWER_RESERVATION_STATION_R_CORE_53,0,0
POWER_RESERVATION_STATION_W_CORE_53,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_53,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_53,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_53,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_53,0,0
POWER_PAYLOAD_RAM_R_CORE_53,0,0
POWER_PAYLOAD_RAM_W_CORE_53,0,0
POWER_EX_ALU_R_CORE_53,0,0
POWER_EX_FPU_R_CORE_53,0,0
POWER_EX_MUL_R_CORE_53,0,0
POWER_EX_SFU_R_CORE_53,0,0
POWER_REORDER_BUF_R_CORE_53,0,0
POWER_REORDER_BUF_W_CORE_53,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_53,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_53,0,0
POWER_FP_RENAME_R_CORE_53,0,0
POWER_FP_RENAME_W_CORE_53,0,0
POWER_LOAD_QUEUE_R_CORE_53,0,0
POWER_LOAD_QUEUE_W_CORE_53,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_53,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_53,0,0
POWER_STORE_QUEUE_R_CORE_53,0,0
POWER_STORE_QUEUE_W_CORE_53,0,0
POWER_STORE_QUEUE_R_TAG_CORE_53,0,0
POWER_STORE_QUEUE_W_TAG_CORE_53,0,0
POWER_DATA_TLB_R_CORE_53,0,0
POWER_DATA_TLB_W_CORE_53,0,0
POWER_DATA_TLB_R_TAG_CORE_53,0,0
POWER_DATA_TLB_W_TAG_CORE_53,0,0
POWER_INT_REGFILE_R_CORE_53,0,0
POWER_INT_REGFILE_W_CORE_53,0,0
POWER_FP_REGFILE_R_CORE_53,0,0
POWER_FP_REGFILE_W_CORE_53,0,0
POWER_GP_REGISTER_R_CORE_53,0,0
POWER_GP_REGISTER_W_CORE_53,0,0
POWER_FP_REGISTER_R_CORE_53,0,0
POWER_FP_REGISTER_W_CORE_53,0,0
POWER_SEGMENT_REGISTER_R_CORE_53,0,0
POWER_SEGMENT_REGISTER_W_CORE_53,0,0
POWER_CONTROL_REGISTER_R_CORE_53,0,0
POWER_CONTROL_REGISTER_W_CORE_53,0,0
POWER_FLAG_REGISTER_R_CORE_53,0,0
POWER_FLAG_REGISTER_W_CORE_53,0,0
POWER_EXEC_BYPASS_CORE_53,0,0
POWER_LOAD_BYPASS_CORE_53,0,0
POWER_PIPELINE_CORE_53,0,0
POWER_DCACHE_MISS_BUF_R_CORE_53,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_53,0,0
POWER_DCACHE_MISS_BUF_W_CORE_53,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_53,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_53,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_53,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_53,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_53,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_53,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_53,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_53,0,0
POWER_DCACHE_WB_BUF_R_CORE_53,0,0
POWER_L2CACHE_WB_BUF_R_CORE_53,0,0
POWER_DCACHE_WB_BUF_W_CORE_53,0,0
POWER_L2CACHE_WB_BUF_W_CORE_53,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_53,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_53,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_53,0,0
POWER_DCACHE_R_CORE_53,0,0
POWER_L2CACHE_R_CORE_53,0,0
POWER_DCACHE_W_CORE_53,0,0
POWER_L2CACHE_W_CORE_53,0,0
POWER_DCACHE_R_TAG_CORE_53,0,0
POWER_L2CACHE_R_TAG_CORE_53,0,0
POWER_CONST_CACHE_R_CORE_53,0,0
POWER_CONST_CACHE_W_CORE_53,0,0
POWER_CONST_CACHE_R_TAG_CORE_53,0,0
POWER_CONST_CACHE_W_TAG_CORE_53,0,0
POWER_TEXTURE_CACHE_R_CORE_53,0,0
POWER_TEXTURE_CACHE_W_CORE_53,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_53,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_53,0,0
POWER_SHARED_MEM_R_CORE_53,0,0
POWER_SHARED_MEM_W_CORE_53,0,0
POWER_SHARED_MEM_R_TAG_CORE_53,0,0
POWER_SHARED_MEM_W_TAG_CORE_53,0,0
POWER_BLOCK_STATES_R_CORE_54,0,0
POWER_BLOCK_STATES_W_CORE_54,0,0
POWER_FETCH_QUEUE_R_CORE_54,0,0
POWER_FETCH_QUEUE_W_CORE_54,0,0
POWER_INST_QUEUE_R_CORE_54,0,0
POWER_INST_QUEUE_W_CORE_54,0,0
POWER_BR_PRED_R_CORE_54,0,0
POWER_BR_PRED_W_CORE_54,0,0
POWER_RAS_R_CORE_54,0,0
POWER_RAS_W_CORE_54,0,0
POWER_ICACHE_R_CORE_54,0,0
POWER_ICACHE_W_CORE_54,0,0
POWER_ICACHE_R_TAG_CORE_54,0,0
POWER_ICACHE_MISS_BUF_R_CORE_54,0,0
POWER_ICACHE_MISS_BUF_W_CORE_54,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_54,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_54,0,0
POWER_ICACHE_TOT_ACC_CORE_54,0,0
POWER_ICACHE_CONF_CORE_54,0,0
POWER_INST_DECODER_R_CORE_54,0,0
POWER_INST_DECODER_W_CORE_54,0,0
POWER_MICRO_OP_SEQ_R_CORE_54,0,0
POWER_MICRO_OP_SEQ_W_CORE_54,0,0
POWER_OPERAND_DECODER_R_CORE_54,0,0
POWER_OPERAND_DECODER_W_CORE_54,0,0
POWER_UOP_QUEUE_R_CORE_54,0,0
POWER_UOP_QUEUE_W_CORE_54,0,0
POWER_REG_RENAMING_TABLE_R_CORE_54,0,0
POWER_REG_RENAMING_TABLE_W_CORE_54,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_54,0,0
POWER_FREELIST_R_CORE_54,0,0
POWER_FREELIST_W_CORE_54,0,0
POWER_RESERVATION_STATION_R_CORE_54,0,0
POWER_RESERVATION_STATION_W_CORE_54,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_54,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_54,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_54,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_54,0,0
POWER_PAYLOAD_RAM_R_CORE_54,0,0
POWER_PAYLOAD_RAM_W_CORE_54,0,0
POWER_EX_ALU_R_CORE_54,0,0
POWER_EX_FPU_R_CORE_54,0,0
POWER_EX_MUL_R_CORE_54,0,0
POWER_EX_SFU_R_CORE_54,0,0
POWER_REORDER_BUF_R_CORE_54,0,0
POWER_REORDER_BUF_W_CORE_54,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_54,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_54,0,0
POWER_FP_RENAME_R_CORE_54,0,0
POWER_FP_RENAME_W_CORE_54,0,0
POWER_LOAD_QUEUE_R_CORE_54,0,0
POWER_LOAD_QUEUE_W_CORE_54,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_54,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_54,0,0
POWER_STORE_QUEUE_R_CORE_54,0,0
POWER_STORE_QUEUE_W_CORE_54,0,0
POWER_STORE_QUEUE_R_TAG_CORE_54,0,0
POWER_STORE_QUEUE_W_TAG_CORE_54,0,0
POWER_DATA_TLB_R_CORE_54,0,0
POWER_DATA_TLB_W_CORE_54,0,0
POWER_DATA_TLB_R_TAG_CORE_54,0,0
POWER_DATA_TLB_W_TAG_CORE_54,0,0
POWER_INT_REGFILE_R_CORE_54,0,0
POWER_INT_REGFILE_W_CORE_54,0,0
POWER_FP_REGFILE_R_CORE_54,0,0
POWER_FP_REGFILE_W_CORE_54,0,0
POWER_GP_REGISTER_R_CORE_54,0,0
POWER_GP_REGISTER_W_CORE_54,0,0
POWER_FP_REGISTER_R_CORE_54,0,0
POWER_FP_REGISTER_W_CORE_54,0,0
POWER_SEGMENT_REGISTER_R_CORE_54,0,0
POWER_SEGMENT_REGISTER_W_CORE_54,0,0
POWER_CONTROL_REGISTER_R_CORE_54,0,0
POWER_CONTROL_REGISTER_W_CORE_54,0,0
POWER_FLAG_REGISTER_R_CORE_54,0,0
POWER_FLAG_REGISTER_W_CORE_54,0,0
POWER_EXEC_BYPASS_CORE_54,0,0
POWER_LOAD_BYPASS_CORE_54,0,0
POWER_PIPELINE_CORE_54,0,0
POWER_DCACHE_MISS_BUF_R_CORE_54,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_54,0,0
POWER_DCACHE_MISS_BUF_W_CORE_54,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_54,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_54,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_54,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_54,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_54,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_54,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_54,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_54,0,0
POWER_DCACHE_WB_BUF_R_CORE_54,0,0
POWER_L2CACHE_WB_BUF_R_CORE_54,0,0
POWER_DCACHE_WB_BUF_W_CORE_54,0,0
POWER_L2CACHE_WB_BUF_W_CORE_54,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_54,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_54,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_54,0,0
POWER_DCACHE_R_CORE_54,0,0
POWER_L2CACHE_R_CORE_54,0,0
POWER_DCACHE_W_CORE_54,0,0
POWER_L2CACHE_W_CORE_54,0,0
POWER_DCACHE_R_TAG_CORE_54,0,0
POWER_L2CACHE_R_TAG_CORE_54,0,0
POWER_CONST_CACHE_R_CORE_54,0,0
POWER_CONST_CACHE_W_CORE_54,0,0
POWER_CONST_CACHE_R_TAG_CORE_54,0,0
POWER_CONST_CACHE_W_TAG_CORE_54,0,0
POWER_TEXTURE_CACHE_R_CORE_54,0,0
POWER_TEXTURE_CACHE_W_CORE_54,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_54,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_54,0,0
POWER_SHARED_MEM_R_CORE_54,0,0
POWER_SHARED_MEM_W_CORE_54,0,0
POWER_SHARED_MEM_R_TAG_CORE_54,0,0
POWER_SHARED_MEM_W_TAG_CORE_54,0,0
POWER_BLOCK_STATES_R_CORE_55,0,0
POWER_BLOCK_STATES_W_CORE_55,0,0
POWER_FETCH_QUEUE_R_CORE_55,0,0
POWER_FETCH_QUEUE_W_CORE_55,0,0
POWER_INST_QUEUE_R_CORE_55,0,0
POWER_INST_QUEUE_W_CORE_55,0,0
POWER_BR_PRED_R_CORE_55,0,0
POWER_BR_PRED_W_CORE_55,0,0
POWER_RAS_R_CORE_55,0,0
POWER_RAS_W_CORE_55,0,0
POWER_ICACHE_R_CORE_55,0,0
POWER_ICACHE_W_CORE_55,0,0
POWER_ICACHE_R_TAG_CORE_55,0,0
POWER_ICACHE_MISS_BUF_R_CORE_55,0,0
POWER_ICACHE_MISS_BUF_W_CORE_55,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_55,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_55,0,0
POWER_ICACHE_TOT_ACC_CORE_55,0,0
POWER_ICACHE_CONF_CORE_55,0,0
POWER_INST_DECODER_R_CORE_55,0,0
POWER_INST_DECODER_W_CORE_55,0,0
POWER_MICRO_OP_SEQ_R_CORE_55,0,0
POWER_MICRO_OP_SEQ_W_CORE_55,0,0
POWER_OPERAND_DECODER_R_CORE_55,0,0
POWER_OPERAND_DECODER_W_CORE_55,0,0
POWER_UOP_QUEUE_R_CORE_55,0,0
POWER_UOP_QUEUE_W_CORE_55,0,0
POWER_REG_RENAMING_TABLE_R_CORE_55,0,0
POWER_REG_RENAMING_TABLE_W_CORE_55,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_55,0,0
POWER_FREELIST_R_CORE_55,0,0
POWER_FREELIST_W_CORE_55,0,0
POWER_RESERVATION_STATION_R_CORE_55,0,0
POWER_RESERVATION_STATION_W_CORE_55,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_55,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_55,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_55,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_55,0,0
POWER_PAYLOAD_RAM_R_CORE_55,0,0
POWER_PAYLOAD_RAM_W_CORE_55,0,0
POWER_EX_ALU_R_CORE_55,0,0
POWER_EX_FPU_R_CORE_55,0,0
POWER_EX_MUL_R_CORE_55,0,0
POWER_EX_SFU_R_CORE_55,0,0
POWER_REORDER_BUF_R_CORE_55,0,0
POWER_REORDER_BUF_W_CORE_55,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_55,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_55,0,0
POWER_FP_RENAME_R_CORE_55,0,0
POWER_FP_RENAME_W_CORE_55,0,0
POWER_LOAD_QUEUE_R_CORE_55,0,0
POWER_LOAD_QUEUE_W_CORE_55,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_55,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_55,0,0
POWER_STORE_QUEUE_R_CORE_55,0,0
POWER_STORE_QUEUE_W_CORE_55,0,0
POWER_STORE_QUEUE_R_TAG_CORE_55,0,0
POWER_STORE_QUEUE_W_TAG_CORE_55,0,0
POWER_DATA_TLB_R_CORE_55,0,0
POWER_DATA_TLB_W_CORE_55,0,0
POWER_DATA_TLB_R_TAG_CORE_55,0,0
POWER_DATA_TLB_W_TAG_CORE_55,0,0
POWER_INT_REGFILE_R_CORE_55,0,0
POWER_INT_REGFILE_W_CORE_55,0,0
POWER_FP_REGFILE_R_CORE_55,0,0
POWER_FP_REGFILE_W_CORE_55,0,0
POWER_GP_REGISTER_R_CORE_55,0,0
POWER_GP_REGISTER_W_CORE_55,0,0
POWER_FP_REGISTER_R_CORE_55,0,0
POWER_FP_REGISTER_W_CORE_55,0,0
POWER_SEGMENT_REGISTER_R_CORE_55,0,0
POWER_SEGMENT_REGISTER_W_CORE_55,0,0
POWER_CONTROL_REGISTER_R_CORE_55,0,0
POWER_CONTROL_REGISTER_W_CORE_55,0,0
POWER_FLAG_REGISTER_R_CORE_55,0,0
POWER_FLAG_REGISTER_W_CORE_55,0,0
POWER_EXEC_BYPASS_CORE_55,0,0
POWER_LOAD_BYPASS_CORE_55,0,0
POWER_PIPELINE_CORE_55,0,0
POWER_DCACHE_MISS_BUF_R_CORE_55,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_55,0,0
POWER_DCACHE_MISS_BUF_W_CORE_55,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_55,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_55,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_55,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_55,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_55,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_55,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_55,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_55,0,0
POWER_DCACHE_WB_BUF_R_CORE_55,0,0
POWER_L2CACHE_WB_BUF_R_CORE_55,0,0
POWER_DCACHE_WB_BUF_W_CORE_55,0,0
POWER_L2CACHE_WB_BUF_W_CORE_55,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_55,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_55,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_55,0,0
POWER_DCACHE_R_CORE_55,0,0
POWER_L2CACHE_R_CORE_55,0,0
POWER_DCACHE_W_CORE_55,0,0
POWER_L2CACHE_W_CORE_55,0,0
POWER_DCACHE_R_TAG_CORE_55,0,0
POWER_L2CACHE_R_TAG_CORE_55,0,0
POWER_CONST_CACHE_R_CORE_55,0,0
POWER_CONST_CACHE_W_CORE_55,0,0
POWER_CONST_CACHE_R_TAG_CORE_55,0,0
POWER_CONST_CACHE_W_TAG_CORE_55,0,0
POWER_TEXTURE_CACHE_R_CORE_55,0,0
POWER_TEXTURE_CACHE_W_CORE_55,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_55,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_55,0,0
POWER_SHARED_MEM_R_CORE_55,0,0
POWER_SHARED_MEM_W_CORE_55,0,0
POWER_SHARED_MEM_R_TAG_CORE_55,0,0
POWER_SHARED_MEM_W_TAG_CORE_55,0,0
POWER_BLOCK_STATES_R_CORE_56,0,0
POWER_BLOCK_STATES_W_CORE_56,0,0
POWER_FETCH_QUEUE_R_CORE_56,0,0
POWER_FETCH_QUEUE_W_CORE_56,0,0
POWER_INST_QUEUE_R_CORE_56,0,0
POWER_INST_QUEUE_W_CORE_56,0,0
POWER_BR_PRED_R_CORE_56,0,0
POWER_BR_PRED_W_CORE_56,0,0
POWER_RAS_R_CORE_56,0,0
POWER_RAS_W_CORE_56,0,0
POWER_ICACHE_R_CORE_56,0,0
POWER_ICACHE_W_CORE_56,0,0
POWER_ICACHE_R_TAG_CORE_56,0,0
POWER_ICACHE_MISS_BUF_R_CORE_56,0,0
POWER_ICACHE_MISS_BUF_W_CORE_56,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_56,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_56,0,0
POWER_ICACHE_TOT_ACC_CORE_56,0,0
POWER_ICACHE_CONF_CORE_56,0,0
POWER_INST_DECODER_R_CORE_56,0,0
POWER_INST_DECODER_W_CORE_56,0,0
POWER_MICRO_OP_SEQ_R_CORE_56,0,0
POWER_MICRO_OP_SEQ_W_CORE_56,0,0
POWER_OPERAND_DECODER_R_CORE_56,0,0
POWER_OPERAND_DECODER_W_CORE_56,0,0
POWER_UOP_QUEUE_R_CORE_56,0,0
POWER_UOP_QUEUE_W_CORE_56,0,0
POWER_REG_RENAMING_TABLE_R_CORE_56,0,0
POWER_REG_RENAMING_TABLE_W_CORE_56,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_56,0,0
POWER_FREELIST_R_CORE_56,0,0
POWER_FREELIST_W_CORE_56,0,0
POWER_RESERVATION_STATION_R_CORE_56,0,0
POWER_RESERVATION_STATION_W_CORE_56,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_56,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_56,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_56,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_56,0,0
POWER_PAYLOAD_RAM_R_CORE_56,0,0
POWER_PAYLOAD_RAM_W_CORE_56,0,0
POWER_EX_ALU_R_CORE_56,0,0
POWER_EX_FPU_R_CORE_56,0,0
POWER_EX_MUL_R_CORE_56,0,0
POWER_EX_SFU_R_CORE_56,0,0
POWER_REORDER_BUF_R_CORE_56,0,0
POWER_REORDER_BUF_W_CORE_56,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_56,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_56,0,0
POWER_FP_RENAME_R_CORE_56,0,0
POWER_FP_RENAME_W_CORE_56,0,0
POWER_LOAD_QUEUE_R_CORE_56,0,0
POWER_LOAD_QUEUE_W_CORE_56,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_56,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_56,0,0
POWER_STORE_QUEUE_R_CORE_56,0,0
POWER_STORE_QUEUE_W_CORE_56,0,0
POWER_STORE_QUEUE_R_TAG_CORE_56,0,0
POWER_STORE_QUEUE_W_TAG_CORE_56,0,0
POWER_DATA_TLB_R_CORE_56,0,0
POWER_DATA_TLB_W_CORE_56,0,0
POWER_DATA_TLB_R_TAG_CORE_56,0,0
POWER_DATA_TLB_W_TAG_CORE_56,0,0
POWER_INT_REGFILE_R_CORE_56,0,0
POWER_INT_REGFILE_W_CORE_56,0,0
POWER_FP_REGFILE_R_CORE_56,0,0
POWER_FP_REGFILE_W_CORE_56,0,0
POWER_GP_REGISTER_R_CORE_56,0,0
POWER_GP_REGISTER_W_CORE_56,0,0
POWER_FP_REGISTER_R_CORE_56,0,0
POWER_FP_REGISTER_W_CORE_56,0,0
POWER_SEGMENT_REGISTER_R_CORE_56,0,0
POWER_SEGMENT_REGISTER_W_CORE_56,0,0
POWER_CONTROL_REGISTER_R_CORE_56,0,0
POWER_CONTROL_REGISTER_W_CORE_56,0,0
POWER_FLAG_REGISTER_R_CORE_56,0,0
POWER_FLAG_REGISTER_W_CORE_56,0,0
POWER_EXEC_BYPASS_CORE_56,0,0
POWER_LOAD_BYPASS_CORE_56,0,0
POWER_PIPELINE_CORE_56,0,0
POWER_DCACHE_MISS_BUF_R_CORE_56,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_56,0,0
POWER_DCACHE_MISS_BUF_W_CORE_56,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_56,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_56,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_56,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_56,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_56,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_56,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_56,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_56,0,0
POWER_DCACHE_WB_BUF_R_CORE_56,0,0
POWER_L2CACHE_WB_BUF_R_CORE_56,0,0
POWER_DCACHE_WB_BUF_W_CORE_56,0,0
POWER_L2CACHE_WB_BUF_W_CORE_56,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_56,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_56,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_56,0,0
POWER_DCACHE_R_CORE_56,0,0
POWER_L2CACHE_R_CORE_56,0,0
POWER_DCACHE_W_CORE_56,0,0
POWER_L2CACHE_W_CORE_56,0,0
POWER_DCACHE_R_TAG_CORE_56,0,0
POWER_L2CACHE_R_TAG_CORE_56,0,0
POWER_CONST_CACHE_R_CORE_56,0,0
POWER_CONST_CACHE_W_CORE_56,0,0
POWER_CONST_CACHE_R_TAG_CORE_56,0,0
POWER_CONST_CACHE_W_TAG_CORE_56,0,0
POWER_TEXTURE_CACHE_R_CORE_56,0,0
POWER_TEXTURE_CACHE_W_CORE_56,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_56,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_56,0,0
POWER_SHARED_MEM_R_CORE_56,0,0
POWER_SHARED_MEM_W_CORE_56,0,0
POWER_SHARED_MEM_R_TAG_CORE_56,0,0
POWER_SHARED_MEM_W_TAG_CORE_56,0,0
POWER_BLOCK_STATES_R_CORE_57,0,0
POWER_BLOCK_STATES_W_CORE_57,0,0
POWER_FETCH_QUEUE_R_CORE_57,0,0
POWER_FETCH_QUEUE_W_CORE_57,0,0
POWER_INST_QUEUE_R_CORE_57,0,0
POWER_INST_QUEUE_W_CORE_57,0,0
POWER_BR_PRED_R_CORE_57,0,0
POWER_BR_PRED_W_CORE_57,0,0
POWER_RAS_R_CORE_57,0,0
POWER_RAS_W_CORE_57,0,0
POWER_ICACHE_R_CORE_57,0,0
POWER_ICACHE_W_CORE_57,0,0
POWER_ICACHE_R_TAG_CORE_57,0,0
POWER_ICACHE_MISS_BUF_R_CORE_57,0,0
POWER_ICACHE_MISS_BUF_W_CORE_57,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_57,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_57,0,0
POWER_ICACHE_TOT_ACC_CORE_57,0,0
POWER_ICACHE_CONF_CORE_57,0,0
POWER_INST_DECODER_R_CORE_57,0,0
POWER_INST_DECODER_W_CORE_57,0,0
POWER_MICRO_OP_SEQ_R_CORE_57,0,0
POWER_MICRO_OP_SEQ_W_CORE_57,0,0
POWER_OPERAND_DECODER_R_CORE_57,0,0
POWER_OPERAND_DECODER_W_CORE_57,0,0
POWER_UOP_QUEUE_R_CORE_57,0,0
POWER_UOP_QUEUE_W_CORE_57,0,0
POWER_REG_RENAMING_TABLE_R_CORE_57,0,0
POWER_REG_RENAMING_TABLE_W_CORE_57,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_57,0,0
POWER_FREELIST_R_CORE_57,0,0
POWER_FREELIST_W_CORE_57,0,0
POWER_RESERVATION_STATION_R_CORE_57,0,0
POWER_RESERVATION_STATION_W_CORE_57,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_57,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_57,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_57,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_57,0,0
POWER_PAYLOAD_RAM_R_CORE_57,0,0
POWER_PAYLOAD_RAM_W_CORE_57,0,0
POWER_EX_ALU_R_CORE_57,0,0
POWER_EX_FPU_R_CORE_57,0,0
POWER_EX_MUL_R_CORE_57,0,0
POWER_EX_SFU_R_CORE_57,0,0
POWER_REORDER_BUF_R_CORE_57,0,0
POWER_REORDER_BUF_W_CORE_57,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_57,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_57,0,0
POWER_FP_RENAME_R_CORE_57,0,0
POWER_FP_RENAME_W_CORE_57,0,0
POWER_LOAD_QUEUE_R_CORE_57,0,0
POWER_LOAD_QUEUE_W_CORE_57,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_57,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_57,0,0
POWER_STORE_QUEUE_R_CORE_57,0,0
POWER_STORE_QUEUE_W_CORE_57,0,0
POWER_STORE_QUEUE_R_TAG_CORE_57,0,0
POWER_STORE_QUEUE_W_TAG_CORE_57,0,0
POWER_DATA_TLB_R_CORE_57,0,0
POWER_DATA_TLB_W_CORE_57,0,0
POWER_DATA_TLB_R_TAG_CORE_57,0,0
POWER_DATA_TLB_W_TAG_CORE_57,0,0
POWER_INT_REGFILE_R_CORE_57,0,0
POWER_INT_REGFILE_W_CORE_57,0,0
POWER_FP_REGFILE_R_CORE_57,0,0
POWER_FP_REGFILE_W_CORE_57,0,0
POWER_GP_REGISTER_R_CORE_57,0,0
POWER_GP_REGISTER_W_CORE_57,0,0
POWER_FP_REGISTER_R_CORE_57,0,0
POWER_FP_REGISTER_W_CORE_57,0,0
POWER_SEGMENT_REGISTER_R_CORE_57,0,0
POWER_SEGMENT_REGISTER_W_CORE_57,0,0
POWER_CONTROL_REGISTER_R_CORE_57,0,0
POWER_CONTROL_REGISTER_W_CORE_57,0,0
POWER_FLAG_REGISTER_R_CORE_57,0,0
POWER_FLAG_REGISTER_W_CORE_57,0,0
POWER_EXEC_BYPASS_CORE_57,0,0
POWER_LOAD_BYPASS_CORE_57,0,0
POWER_PIPELINE_CORE_57,0,0
POWER_DCACHE_MISS_BUF_R_CORE_57,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_57,0,0
POWER_DCACHE_MISS_BUF_W_CORE_57,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_57,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_57,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_57,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_57,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_57,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_57,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_57,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_57,0,0
POWER_DCACHE_WB_BUF_R_CORE_57,0,0
POWER_L2CACHE_WB_BUF_R_CORE_57,0,0
POWER_DCACHE_WB_BUF_W_CORE_57,0,0
POWER_L2CACHE_WB_BUF_W_CORE_57,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_57,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_57,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_57,0,0
POWER_DCACHE_R_CORE_57,0,0
POWER_L2CACHE_R_CORE_57,0,0
POWER_DCACHE_W_CORE_57,0,0
POWER_L2CACHE_W_CORE_57,0,0
POWER_DCACHE_R_TAG_CORE_57,0,0
POWER_L2CACHE_R_TAG_CORE_57,0,0
POWER_CONST_CACHE_R_CORE_57,0,0
POWER_CONST_CACHE_W_CORE_57,0,0
POWER_CONST_CACHE_R_TAG_CORE_57,0,0
POWER_CONST_CACHE_W_TAG_CORE_57,0,0
POWER_TEXTURE_CACHE_R_CORE_57,0,0
POWER_TEXTURE_CACHE_W_CORE_57,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_57,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_57,0,0
POWER_SHARED_MEM_R_CORE_57,0,0
POWER_SHARED_MEM_W_CORE_57,0,0
POWER_SHARED_MEM_R_TAG_CORE_57,0,0
POWER_SHARED_MEM_W_TAG_CORE_57,0,0
POWER_BLOCK_STATES_R_CORE_58,0,0
POWER_BLOCK_STATES_W_CORE_58,0,0
POWER_FETCH_QUEUE_R_CORE_58,0,0
POWER_FETCH_QUEUE_W_CORE_58,0,0
POWER_INST_QUEUE_R_CORE_58,0,0
POWER_INST_QUEUE_W_CORE_58,0,0
POWER_BR_PRED_R_CORE_58,0,0
POWER_BR_PRED_W_CORE_58,0,0
POWER_RAS_R_CORE_58,0,0
POWER_RAS_W_CORE_58,0,0
POWER_ICACHE_R_CORE_58,0,0
POWER_ICACHE_W_CORE_58,0,0
POWER_ICACHE_R_TAG_CORE_58,0,0
POWER_ICACHE_MISS_BUF_R_CORE_58,0,0
POWER_ICACHE_MISS_BUF_W_CORE_58,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_58,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_58,0,0
POWER_ICACHE_TOT_ACC_CORE_58,0,0
POWER_ICACHE_CONF_CORE_58,0,0
POWER_INST_DECODER_R_CORE_58,0,0
POWER_INST_DECODER_W_CORE_58,0,0
POWER_MICRO_OP_SEQ_R_CORE_58,0,0
POWER_MICRO_OP_SEQ_W_CORE_58,0,0
POWER_OPERAND_DECODER_R_CORE_58,0,0
POWER_OPERAND_DECODER_W_CORE_58,0,0
POWER_UOP_QUEUE_R_CORE_58,0,0
POWER_UOP_QUEUE_W_CORE_58,0,0
POWER_REG_RENAMING_TABLE_R_CORE_58,0,0
POWER_REG_RENAMING_TABLE_W_CORE_58,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_58,0,0
POWER_FREELIST_R_CORE_58,0,0
POWER_FREELIST_W_CORE_58,0,0
POWER_RESERVATION_STATION_R_CORE_58,0,0
POWER_RESERVATION_STATION_W_CORE_58,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_58,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_58,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_58,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_58,0,0
POWER_PAYLOAD_RAM_R_CORE_58,0,0
POWER_PAYLOAD_RAM_W_CORE_58,0,0
POWER_EX_ALU_R_CORE_58,0,0
POWER_EX_FPU_R_CORE_58,0,0
POWER_EX_MUL_R_CORE_58,0,0
POWER_EX_SFU_R_CORE_58,0,0
POWER_REORDER_BUF_R_CORE_58,0,0
POWER_REORDER_BUF_W_CORE_58,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_58,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_58,0,0
POWER_FP_RENAME_R_CORE_58,0,0
POWER_FP_RENAME_W_CORE_58,0,0
POWER_LOAD_QUEUE_R_CORE_58,0,0
POWER_LOAD_QUEUE_W_CORE_58,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_58,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_58,0,0
POWER_STORE_QUEUE_R_CORE_58,0,0
POWER_STORE_QUEUE_W_CORE_58,0,0
POWER_STORE_QUEUE_R_TAG_CORE_58,0,0
POWER_STORE_QUEUE_W_TAG_CORE_58,0,0
POWER_DATA_TLB_R_CORE_58,0,0
POWER_DATA_TLB_W_CORE_58,0,0
POWER_DATA_TLB_R_TAG_CORE_58,0,0
POWER_DATA_TLB_W_TAG_CORE_58,0,0
POWER_INT_REGFILE_R_CORE_58,0,0
POWER_INT_REGFILE_W_CORE_58,0,0
POWER_FP_REGFILE_R_CORE_58,0,0
POWER_FP_REGFILE_W_CORE_58,0,0
POWER_GP_REGISTER_R_CORE_58,0,0
POWER_GP_REGISTER_W_CORE_58,0,0
POWER_FP_REGISTER_R_CORE_58,0,0
POWER_FP_REGISTER_W_CORE_58,0,0
POWER_SEGMENT_REGISTER_R_CORE_58,0,0
POWER_SEGMENT_REGISTER_W_CORE_58,0,0
POWER_CONTROL_REGISTER_R_CORE_58,0,0
POWER_CONTROL_REGISTER_W_CORE_58,0,0
POWER_FLAG_REGISTER_R_CORE_58,0,0
POWER_FLAG_REGISTER_W_CORE_58,0,0
POWER_EXEC_BYPASS_CORE_58,0,0
POWER_LOAD_BYPASS_CORE_58,0,0
POWER_PIPELINE_CORE_58,0,0
POWER_DCACHE_MISS_BUF_R_CORE_58,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_58,0,0
POWER_DCACHE_MISS_BUF_W_CORE_58,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_58,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_58,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_58,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_58,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_58,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_58,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_58,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_58,0,0
POWER_DCACHE_WB_BUF_R_CORE_58,0,0
POWER_L2CACHE_WB_BUF_R_CORE_58,0,0
POWER_DCACHE_WB_BUF_W_CORE_58,0,0
POWER_L2CACHE_WB_BUF_W_CORE_58,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_58,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_58,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_58,0,0
POWER_DCACHE_R_CORE_58,0,0
POWER_L2CACHE_R_CORE_58,0,0
POWER_DCACHE_W_CORE_58,0,0
POWER_L2CACHE_W_CORE_58,0,0
POWER_DCACHE_R_TAG_CORE_58,0,0
POWER_L2CACHE_R_TAG_CORE_58,0,0
POWER_CONST_CACHE_R_CORE_58,0,0
POWER_CONST_CACHE_W_CORE_58,0,0
POWER_CONST_CACHE_R_TAG_CORE_58,0,0
POWER_CONST_CACHE_W_TAG_CORE_58,0,0
POWER_TEXTURE_CACHE_R_CORE_58,0,0
POWER_TEXTURE_CACHE_W_CORE_58,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_58,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_58,0,0
POWER_SHARED_MEM_R_CORE_58,0,0
POWER_SHARED_MEM_W_CORE_58,0,0
POWER_SHARED_MEM_R_TAG_CORE_58,0,0
POWER_SHARED_MEM_W_TAG_CORE_58,0,0
POWER_BLOCK_STATES_R_CORE_59,0,0
POWER_BLOCK_STATES_W_CORE_59,0,0
POWER_FETCH_QUEUE_R_CORE_59,0,0
POWER_FETCH_QUEUE_W_CORE_59,0,0
POWER_INST_QUEUE_R_CORE_59,0,0
POWER_INST_QUEUE_W_CORE_59,0,0
POWER_BR_PRED_R_CORE_59,0,0
POWER_BR_PRED_W_CORE_59,0,0
POWER_RAS_R_CORE_59,0,0
POWER_RAS_W_CORE_59,0,0
POWER_ICACHE_R_CORE_59,0,0
POWER_ICACHE_W_CORE_59,0,0
POWER_ICACHE_R_TAG_CORE_59,0,0
POWER_ICACHE_MISS_BUF_R_CORE_59,0,0
POWER_ICACHE_MISS_BUF_W_CORE_59,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_59,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_59,0,0
POWER_ICACHE_TOT_ACC_CORE_59,0,0
POWER_ICACHE_CONF_CORE_59,0,0
POWER_INST_DECODER_R_CORE_59,0,0
POWER_INST_DECODER_W_CORE_59,0,0
POWER_MICRO_OP_SEQ_R_CORE_59,0,0
POWER_MICRO_OP_SEQ_W_CORE_59,0,0
POWER_OPERAND_DECODER_R_CORE_59,0,0
POWER_OPERAND_DECODER_W_CORE_59,0,0
POWER_UOP_QUEUE_R_CORE_59,0,0
POWER_UOP_QUEUE_W_CORE_59,0,0
POWER_REG_RENAMING_TABLE_R_CORE_59,0,0
POWER_REG_RENAMING_TABLE_W_CORE_59,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_59,0,0
POWER_FREELIST_R_CORE_59,0,0
POWER_FREELIST_W_CORE_59,0,0
POWER_RESERVATION_STATION_R_CORE_59,0,0
POWER_RESERVATION_STATION_W_CORE_59,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_59,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_59,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_59,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_59,0,0
POWER_PAYLOAD_RAM_R_CORE_59,0,0
POWER_PAYLOAD_RAM_W_CORE_59,0,0
POWER_EX_ALU_R_CORE_59,0,0
POWER_EX_FPU_R_CORE_59,0,0
POWER_EX_MUL_R_CORE_59,0,0
POWER_EX_SFU_R_CORE_59,0,0
POWER_REORDER_BUF_R_CORE_59,0,0
POWER_REORDER_BUF_W_CORE_59,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_59,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_59,0,0
POWER_FP_RENAME_R_CORE_59,0,0
POWER_FP_RENAME_W_CORE_59,0,0
POWER_LOAD_QUEUE_R_CORE_59,0,0
POWER_LOAD_QUEUE_W_CORE_59,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_59,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_59,0,0
POWER_STORE_QUEUE_R_CORE_59,0,0
POWER_STORE_QUEUE_W_CORE_59,0,0
POWER_STORE_QUEUE_R_TAG_CORE_59,0,0
POWER_STORE_QUEUE_W_TAG_CORE_59,0,0
POWER_DATA_TLB_R_CORE_59,0,0
POWER_DATA_TLB_W_CORE_59,0,0
POWER_DATA_TLB_R_TAG_CORE_59,0,0
POWER_DATA_TLB_W_TAG_CORE_59,0,0
POWER_INT_REGFILE_R_CORE_59,0,0
POWER_INT_REGFILE_W_CORE_59,0,0
POWER_FP_REGFILE_R_CORE_59,0,0
POWER_FP_REGFILE_W_CORE_59,0,0
POWER_GP_REGISTER_R_CORE_59,0,0
POWER_GP_REGISTER_W_CORE_59,0,0
POWER_FP_REGISTER_R_CORE_59,0,0
POWER_FP_REGISTER_W_CORE_59,0,0
POWER_SEGMENT_REGISTER_R_CORE_59,0,0
POWER_SEGMENT_REGISTER_W_CORE_59,0,0
POWER_CONTROL_REGISTER_R_CORE_59,0,0
POWER_CONTROL_REGISTER_W_CORE_59,0,0
POWER_FLAG_REGISTER_R_CORE_59,0,0
POWER_FLAG_REGISTER_W_CORE_59,0,0
POWER_EXEC_BYPASS_CORE_59,0,0
POWER_LOAD_BYPASS_CORE_59,0,0
POWER_PIPELINE_CORE_59,0,0
POWER_DCACHE_MISS_BUF_R_CORE_59,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_59,0,0
POWER_DCACHE_MISS_BUF_W_CORE_59,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_59,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_59,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_59,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_59,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_59,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_59,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_59,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_59,0,0
POWER_DCACHE_WB_BUF_R_CORE_59,0,0
POWER_L2CACHE_WB_BUF_R_CORE_59,0,0
POWER_DCACHE_WB_BUF_W_CORE_59,0,0
POWER_L2CACHE_WB_BUF_W_CORE_59,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_59,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_59,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_59,0,0
POWER_DCACHE_R_CORE_59,0,0
POWER_L2CACHE_R_CORE_59,0,0
POWER_DCACHE_W_CORE_59,0,0
POWER_L2CACHE_W_CORE_59,0,0
POWER_DCACHE_R_TAG_CORE_59,0,0
POWER_L2CACHE_R_TAG_CORE_59,0,0
POWER_CONST_CACHE_R_CORE_59,0,0
POWER_CONST_CACHE_W_CORE_59,0,0
POWER_CONST_CACHE_R_TAG_CORE_59,0,0
POWER_CONST_CACHE_W_TAG_CORE_59,0,0
POWER_TEXTURE_CACHE_R_CORE_59,0,0
POWER_TEXTURE_CACHE_W_CORE_59,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_59,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_59,0,0
POWER_SHARED_MEM_R_CORE_59,0,0
POWER_SHARED_MEM_W_CORE_59,0,0
POWER_SHARED_MEM_R_TAG_CORE_59,0,0
POWER_SHARED_MEM_W_TAG_CORE_59,0,0
POWER_BLOCK_STATES_R_CORE_60,0,0
POWER_BLOCK_STATES_W_CORE_60,0,0
POWER_FETCH_QUEUE_R_CORE_60,0,0
POWER_FETCH_QUEUE_W_CORE_60,0,0
POWER_INST_QUEUE_R_CORE_60,0,0
POWER_INST_QUEUE_W_CORE_60,0,0
POWER_BR_PRED_R_CORE_60,0,0
POWER_BR_PRED_W_CORE_60,0,0
POWER_RAS_R_CORE_60,0,0
POWER_RAS_W_CORE_60,0,0
POWER_ICACHE_R_CORE_60,0,0
POWER_ICACHE_W_CORE_60,0,0
POWER_ICACHE_R_TAG_CORE_60,0,0
POWER_ICACHE_MISS_BUF_R_CORE_60,0,0
POWER_ICACHE_MISS_BUF_W_CORE_60,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_60,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_60,0,0
POWER_ICACHE_TOT_ACC_CORE_60,0,0
POWER_ICACHE_CONF_CORE_60,0,0
POWER_INST_DECODER_R_CORE_60,0,0
POWER_INST_DECODER_W_CORE_60,0,0
POWER_MICRO_OP_SEQ_R_CORE_60,0,0
POWER_MICRO_OP_SEQ_W_CORE_60,0,0
POWER_OPERAND_DECODER_R_CORE_60,0,0
POWER_OPERAND_DECODER_W_CORE_60,0,0
POWER_UOP_QUEUE_R_CORE_60,0,0
POWER_UOP_QUEUE_W_CORE_60,0,0
POWER_REG_RENAMING_TABLE_R_CORE_60,0,0
POWER_REG_RENAMING_TABLE_W_CORE_60,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_60,0,0
POWER_FREELIST_R_CORE_60,0,0
POWER_FREELIST_W_CORE_60,0,0
POWER_RESERVATION_STATION_R_CORE_60,0,0
POWER_RESERVATION_STATION_W_CORE_60,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_60,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_60,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_60,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_60,0,0
POWER_PAYLOAD_RAM_R_CORE_60,0,0
POWER_PAYLOAD_RAM_W_CORE_60,0,0
POWER_EX_ALU_R_CORE_60,0,0
POWER_EX_FPU_R_CORE_60,0,0
POWER_EX_MUL_R_CORE_60,0,0
POWER_EX_SFU_R_CORE_60,0,0
POWER_REORDER_BUF_R_CORE_60,0,0
POWER_REORDER_BUF_W_CORE_60,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_60,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_60,0,0
POWER_FP_RENAME_R_CORE_60,0,0
POWER_FP_RENAME_W_CORE_60,0,0
POWER_LOAD_QUEUE_R_CORE_60,0,0
POWER_LOAD_QUEUE_W_CORE_60,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_60,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_60,0,0
POWER_STORE_QUEUE_R_CORE_60,0,0
POWER_STORE_QUEUE_W_CORE_60,0,0
POWER_STORE_QUEUE_R_TAG_CORE_60,0,0
POWER_STORE_QUEUE_W_TAG_CORE_60,0,0
POWER_DATA_TLB_R_CORE_60,0,0
POWER_DATA_TLB_W_CORE_60,0,0
POWER_DATA_TLB_R_TAG_CORE_60,0,0
POWER_DATA_TLB_W_TAG_CORE_60,0,0
POWER_INT_REGFILE_R_CORE_60,0,0
POWER_INT_REGFILE_W_CORE_60,0,0
POWER_FP_REGFILE_R_CORE_60,0,0
POWER_FP_REGFILE_W_CORE_60,0,0
POWER_GP_REGISTER_R_CORE_60,0,0
POWER_GP_REGISTER_W_CORE_60,0,0
POWER_FP_REGISTER_R_CORE_60,0,0
POWER_FP_REGISTER_W_CORE_60,0,0
POWER_SEGMENT_REGISTER_R_CORE_60,0,0
POWER_SEGMENT_REGISTER_W_CORE_60,0,0
POWER_CONTROL_REGISTER_R_CORE_60,0,0
POWER_CONTROL_REGISTER_W_CORE_60,0,0
POWER_FLAG_REGISTER_R_CORE_60,0,0
POWER_FLAG_REGISTER_W_CORE_60,0,0
POWER_EXEC_BYPASS_CORE_60,0,0
POWER_LOAD_BYPASS_CORE_60,0,0
POWER_PIPELINE_CORE_60,0,0
POWER_DCACHE_MISS_BUF_R_CORE_60,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_60,0,0
POWER_DCACHE_MISS_BUF_W_CORE_60,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_60,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_60,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_60,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_60,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_60,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_60,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_60,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_60,0,0
POWER_DCACHE_WB_BUF_R_CORE_60,0,0
POWER_L2CACHE_WB_BUF_R_CORE_60,0,0
POWER_DCACHE_WB_BUF_W_CORE_60,0,0
POWER_L2CACHE_WB_BUF_W_CORE_60,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_60,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_60,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_60,0,0
POWER_DCACHE_R_CORE_60,0,0
POWER_L2CACHE_R_CORE_60,0,0
POWER_DCACHE_W_CORE_60,0,0
POWER_L2CACHE_W_CORE_60,0,0
POWER_DCACHE_R_TAG_CORE_60,0,0
POWER_L2CACHE_R_TAG_CORE_60,0,0
POWER_CONST_CACHE_R_CORE_60,0,0
POWER_CONST_CACHE_W_CORE_60,0,0
POWER_CONST_CACHE_R_TAG_CORE_60,0,0
POWER_CONST_CACHE_W_TAG_CORE_60,0,0
POWER_TEXTURE_CACHE_R_CORE_60,0,0
POWER_TEXTURE_CACHE_W_CORE_60,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_60,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_60,0,0
POWER_SHARED_MEM_R_CORE_60,0,0
POWER_SHARED_MEM_W_CORE_60,0,0
POWER_SHARED_MEM_R_TAG_CORE_60,0,0
POWER_SHARED_MEM_W_TAG_CORE_60,0,0
POWER_BLOCK_STATES_R_CORE_61,0,0
POWER_BLOCK_STATES_W_CORE_61,0,0
POWER_FETCH_QUEUE_R_CORE_61,0,0
POWER_FETCH_QUEUE_W_CORE_61,0,0
POWER_INST_QUEUE_R_CORE_61,0,0
POWER_INST_QUEUE_W_CORE_61,0,0
POWER_BR_PRED_R_CORE_61,0,0
POWER_BR_PRED_W_CORE_61,0,0
POWER_RAS_R_CORE_61,0,0
POWER_RAS_W_CORE_61,0,0
POWER_ICACHE_R_CORE_61,0,0
POWER_ICACHE_W_CORE_61,0,0
POWER_ICACHE_R_TAG_CORE_61,0,0
POWER_ICACHE_MISS_BUF_R_CORE_61,0,0
POWER_ICACHE_MISS_BUF_W_CORE_61,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_61,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_61,0,0
POWER_ICACHE_TOT_ACC_CORE_61,0,0
POWER_ICACHE_CONF_CORE_61,0,0
POWER_INST_DECODER_R_CORE_61,0,0
POWER_INST_DECODER_W_CORE_61,0,0
POWER_MICRO_OP_SEQ_R_CORE_61,0,0
POWER_MICRO_OP_SEQ_W_CORE_61,0,0
POWER_OPERAND_DECODER_R_CORE_61,0,0
POWER_OPERAND_DECODER_W_CORE_61,0,0
POWER_UOP_QUEUE_R_CORE_61,0,0
POWER_UOP_QUEUE_W_CORE_61,0,0
POWER_REG_RENAMING_TABLE_R_CORE_61,0,0
POWER_REG_RENAMING_TABLE_W_CORE_61,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_61,0,0
POWER_FREELIST_R_CORE_61,0,0
POWER_FREELIST_W_CORE_61,0,0
POWER_RESERVATION_STATION_R_CORE_61,0,0
POWER_RESERVATION_STATION_W_CORE_61,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_61,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_61,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_61,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_61,0,0
POWER_PAYLOAD_RAM_R_CORE_61,0,0
POWER_PAYLOAD_RAM_W_CORE_61,0,0
POWER_EX_ALU_R_CORE_61,0,0
POWER_EX_FPU_R_CORE_61,0,0
POWER_EX_MUL_R_CORE_61,0,0
POWER_EX_SFU_R_CORE_61,0,0
POWER_REORDER_BUF_R_CORE_61,0,0
POWER_REORDER_BUF_W_CORE_61,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_61,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_61,0,0
POWER_FP_RENAME_R_CORE_61,0,0
POWER_FP_RENAME_W_CORE_61,0,0
POWER_LOAD_QUEUE_R_CORE_61,0,0
POWER_LOAD_QUEUE_W_CORE_61,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_61,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_61,0,0
POWER_STORE_QUEUE_R_CORE_61,0,0
POWER_STORE_QUEUE_W_CORE_61,0,0
POWER_STORE_QUEUE_R_TAG_CORE_61,0,0
POWER_STORE_QUEUE_W_TAG_CORE_61,0,0
POWER_DATA_TLB_R_CORE_61,0,0
POWER_DATA_TLB_W_CORE_61,0,0
POWER_DATA_TLB_R_TAG_CORE_61,0,0
POWER_DATA_TLB_W_TAG_CORE_61,0,0
POWER_INT_REGFILE_R_CORE_61,0,0
POWER_INT_REGFILE_W_CORE_61,0,0
POWER_FP_REGFILE_R_CORE_61,0,0
POWER_FP_REGFILE_W_CORE_61,0,0
POWER_GP_REGISTER_R_CORE_61,0,0
POWER_GP_REGISTER_W_CORE_61,0,0
POWER_FP_REGISTER_R_CORE_61,0,0
POWER_FP_REGISTER_W_CORE_61,0,0
POWER_SEGMENT_REGISTER_R_CORE_61,0,0
POWER_SEGMENT_REGISTER_W_CORE_61,0,0
POWER_CONTROL_REGISTER_R_CORE_61,0,0
POWER_CONTROL_REGISTER_W_CORE_61,0,0
POWER_FLAG_REGISTER_R_CORE_61,0,0
POWER_FLAG_REGISTER_W_CORE_61,0,0
POWER_EXEC_BYPASS_CORE_61,0,0
POWER_LOAD_BYPASS_CORE_61,0,0
POWER_PIPELINE_CORE_61,0,0
POWER_DCACHE_MISS_BUF_R_CORE_61,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_61,0,0
POWER_DCACHE_MISS_BUF_W_CORE_61,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_61,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_61,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_61,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_61,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_61,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_61,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_61,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_61,0,0
POWER_DCACHE_WB_BUF_R_CORE_61,0,0
POWER_L2CACHE_WB_BUF_R_CORE_61,0,0
POWER_DCACHE_WB_BUF_W_CORE_61,0,0
POWER_L2CACHE_WB_BUF_W_CORE_61,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_61,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_61,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_61,0,0
POWER_DCACHE_R_CORE_61,0,0
POWER_L2CACHE_R_CORE_61,0,0
POWER_DCACHE_W_CORE_61,0,0
POWER_L2CACHE_W_CORE_61,0,0
POWER_DCACHE_R_TAG_CORE_61,0,0
POWER_L2CACHE_R_TAG_CORE_61,0,0
POWER_CONST_CACHE_R_CORE_61,0,0
POWER_CONST_CACHE_W_CORE_61,0,0
POWER_CONST_CACHE_R_TAG_CORE_61,0,0
POWER_CONST_CACHE_W_TAG_CORE_61,0,0
POWER_TEXTURE_CACHE_R_CORE_61,0,0
POWER_TEXTURE_CACHE_W_CORE_61,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_61,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_61,0,0
POWER_SHARED_MEM_R_CORE_61,0,0
POWER_SHARED_MEM_W_CORE_61,0,0
POWER_SHARED_MEM_R_TAG_CORE_61,0,0
POWER_SHARED_MEM_W_TAG_CORE_61,0,0
POWER_BLOCK_STATES_R_CORE_62,0,0
POWER_BLOCK_STATES_W_CORE_62,0,0
POWER_FETCH_QUEUE_R_CORE_62,0,0
POWER_FETCH_QUEUE_W_CORE_62,0,0
POWER_INST_QUEUE_R_CORE_62,0,0
POWER_INST_QUEUE_W_CORE_62,0,0
POWER_BR_PRED_R_CORE_62,0,0
POWER_BR_PRED_W_CORE_62,0,0
POWER_RAS_R_CORE_62,0,0
POWER_RAS_W_CORE_62,0,0
POWER_ICACHE_R_CORE_62,0,0
POWER_ICACHE_W_CORE_62,0,0
POWER_ICACHE_R_TAG_CORE_62,0,0
POWER_ICACHE_MISS_BUF_R_CORE_62,0,0
POWER_ICACHE_MISS_BUF_W_CORE_62,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_62,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_62,0,0
POWER_ICACHE_TOT_ACC_CORE_62,0,0
POWER_ICACHE_CONF_CORE_62,0,0
POWER_INST_DECODER_R_CORE_62,0,0
POWER_INST_DECODER_W_CORE_62,0,0
POWER_MICRO_OP_SEQ_R_CORE_62,0,0
POWER_MICRO_OP_SEQ_W_CORE_62,0,0
POWER_OPERAND_DECODER_R_CORE_62,0,0
POWER_OPERAND_DECODER_W_CORE_62,0,0
POWER_UOP_QUEUE_R_CORE_62,0,0
POWER_UOP_QUEUE_W_CORE_62,0,0
POWER_REG_RENAMING_TABLE_R_CORE_62,0,0
POWER_REG_RENAMING_TABLE_W_CORE_62,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_62,0,0
POWER_FREELIST_R_CORE_62,0,0
POWER_FREELIST_W_CORE_62,0,0
POWER_RESERVATION_STATION_R_CORE_62,0,0
POWER_RESERVATION_STATION_W_CORE_62,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_62,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_62,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_62,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_62,0,0
POWER_PAYLOAD_RAM_R_CORE_62,0,0
POWER_PAYLOAD_RAM_W_CORE_62,0,0
POWER_EX_ALU_R_CORE_62,0,0
POWER_EX_FPU_R_CORE_62,0,0
POWER_EX_MUL_R_CORE_62,0,0
POWER_EX_SFU_R_CORE_62,0,0
POWER_REORDER_BUF_R_CORE_62,0,0
POWER_REORDER_BUF_W_CORE_62,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_62,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_62,0,0
POWER_FP_RENAME_R_CORE_62,0,0
POWER_FP_RENAME_W_CORE_62,0,0
POWER_LOAD_QUEUE_R_CORE_62,0,0
POWER_LOAD_QUEUE_W_CORE_62,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_62,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_62,0,0
POWER_STORE_QUEUE_R_CORE_62,0,0
POWER_STORE_QUEUE_W_CORE_62,0,0
POWER_STORE_QUEUE_R_TAG_CORE_62,0,0
POWER_STORE_QUEUE_W_TAG_CORE_62,0,0
POWER_DATA_TLB_R_CORE_62,0,0
POWER_DATA_TLB_W_CORE_62,0,0
POWER_DATA_TLB_R_TAG_CORE_62,0,0
POWER_DATA_TLB_W_TAG_CORE_62,0,0
POWER_INT_REGFILE_R_CORE_62,0,0
POWER_INT_REGFILE_W_CORE_62,0,0
POWER_FP_REGFILE_R_CORE_62,0,0
POWER_FP_REGFILE_W_CORE_62,0,0
POWER_GP_REGISTER_R_CORE_62,0,0
POWER_GP_REGISTER_W_CORE_62,0,0
POWER_FP_REGISTER_R_CORE_62,0,0
POWER_FP_REGISTER_W_CORE_62,0,0
POWER_SEGMENT_REGISTER_R_CORE_62,0,0
POWER_SEGMENT_REGISTER_W_CORE_62,0,0
POWER_CONTROL_REGISTER_R_CORE_62,0,0
POWER_CONTROL_REGISTER_W_CORE_62,0,0
POWER_FLAG_REGISTER_R_CORE_62,0,0
POWER_FLAG_REGISTER_W_CORE_62,0,0
POWER_EXEC_BYPASS_CORE_62,0,0
POWER_LOAD_BYPASS_CORE_62,0,0
POWER_PIPELINE_CORE_62,0,0
POWER_DCACHE_MISS_BUF_R_CORE_62,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_62,0,0
POWER_DCACHE_MISS_BUF_W_CORE_62,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_62,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_62,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_62,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_62,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_62,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_62,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_62,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_62,0,0
POWER_DCACHE_WB_BUF_R_CORE_62,0,0
POWER_L2CACHE_WB_BUF_R_CORE_62,0,0
POWER_DCACHE_WB_BUF_W_CORE_62,0,0
POWER_L2CACHE_WB_BUF_W_CORE_62,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_62,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_62,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_62,0,0
POWER_DCACHE_R_CORE_62,0,0
POWER_L2CACHE_R_CORE_62,0,0
POWER_DCACHE_W_CORE_62,0,0
POWER_L2CACHE_W_CORE_62,0,0
POWER_DCACHE_R_TAG_CORE_62,0,0
POWER_L2CACHE_R_TAG_CORE_62,0,0
POWER_CONST_CACHE_R_CORE_62,0,0
POWER_CONST_CACHE_W_CORE_62,0,0
POWER_CONST_CACHE_R_TAG_CORE_62,0,0
POWER_CONST_CACHE_W_TAG_CORE_62,0,0
POWER_TEXTURE_CACHE_R_CORE_62,0,0
POWER_TEXTURE_CACHE_W_CORE_62,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_62,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_62,0,0
POWER_SHARED_MEM_R_CORE_62,0,0
POWER_SHARED_MEM_W_CORE_62,0,0
POWER_SHARED_MEM_R_TAG_CORE_62,0,0
POWER_SHARED_MEM_W_TAG_CORE_62,0,0
POWER_BLOCK_STATES_R_CORE_63,0,0
POWER_BLOCK_STATES_W_CORE_63,0,0
POWER_FETCH_QUEUE_R_CORE_63,0,0
POWER_FETCH_QUEUE_W_CORE_63,0,0
POWER_INST_QUEUE_R_CORE_63,0,0
POWER_INST_QUEUE_W_CORE_63,0,0
POWER_BR_PRED_R_CORE_63,0,0
POWER_BR_PRED_W_CORE_63,0,0
POWER_RAS_R_CORE_63,0,0
POWER_RAS_W_CORE_63,0,0
POWER_ICACHE_R_CORE_63,0,0
POWER_ICACHE_W_CORE_63,0,0
POWER_ICACHE_R_TAG_CORE_63,0,0
POWER_ICACHE_MISS_BUF_R_CORE_63,0,0
POWER_ICACHE_MISS_BUF_W_CORE_63,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_63,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_63,0,0
POWER_ICACHE_TOT_ACC_CORE_63,0,0
POWER_ICACHE_CONF_CORE_63,0,0
POWER_INST_DECODER_R_CORE_63,0,0
POWER_INST_DECODER_W_CORE_63,0,0
POWER_MICRO_OP_SEQ_R_CORE_63,0,0
POWER_MICRO_OP_SEQ_W_CORE_63,0,0
POWER_OPERAND_DECODER_R_CORE_63,0,0
POWER_OPERAND_DECODER_W_CORE_63,0,0
POWER_UOP_QUEUE_R_CORE_63,0,0
POWER_UOP_QUEUE_W_CORE_63,0,0
POWER_REG_RENAMING_TABLE_R_CORE_63,0,0
POWER_REG_RENAMING_TABLE_W_CORE_63,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_63,0,0
POWER_FREELIST_R_CORE_63,0,0
POWER_FREELIST_W_CORE_63,0,0
POWER_RESERVATION_STATION_R_CORE_63,0,0
POWER_RESERVATION_STATION_W_CORE_63,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_63,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_63,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_63,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_63,0,0
POWER_PAYLOAD_RAM_R_CORE_63,0,0
POWER_PAYLOAD_RAM_W_CORE_63,0,0
POWER_EX_ALU_R_CORE_63,0,0
POWER_EX_FPU_R_CORE_63,0,0
POWER_EX_MUL_R_CORE_63,0,0
POWER_EX_SFU_R_CORE_63,0,0
POWER_REORDER_BUF_R_CORE_63,0,0
POWER_REORDER_BUF_W_CORE_63,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_63,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_63,0,0
POWER_FP_RENAME_R_CORE_63,0,0
POWER_FP_RENAME_W_CORE_63,0,0
POWER_LOAD_QUEUE_R_CORE_63,0,0
POWER_LOAD_QUEUE_W_CORE_63,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_63,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_63,0,0
POWER_STORE_QUEUE_R_CORE_63,0,0
POWER_STORE_QUEUE_W_CORE_63,0,0
POWER_STORE_QUEUE_R_TAG_CORE_63,0,0
POWER_STORE_QUEUE_W_TAG_CORE_63,0,0
POWER_DATA_TLB_R_CORE_63,0,0
POWER_DATA_TLB_W_CORE_63,0,0
POWER_DATA_TLB_R_TAG_CORE_63,0,0
POWER_DATA_TLB_W_TAG_CORE_63,0,0
POWER_INT_REGFILE_R_CORE_63,0,0
POWER_INT_REGFILE_W_CORE_63,0,0
POWER_FP_REGFILE_R_CORE_63,0,0
POWER_FP_REGFILE_W_CORE_63,0,0
POWER_GP_REGISTER_R_CORE_63,0,0
POWER_GP_REGISTER_W_CORE_63,0,0
POWER_FP_REGISTER_R_CORE_63,0,0
POWER_FP_REGISTER_W_CORE_63,0,0
POWER_SEGMENT_REGISTER_R_CORE_63,0,0
POWER_SEGMENT_REGISTER_W_CORE_63,0,0
POWER_CONTROL_REGISTER_R_CORE_63,0,0
POWER_CONTROL_REGISTER_W_CORE_63,0,0
POWER_FLAG_REGISTER_R_CORE_63,0,0
POWER_FLAG_REGISTER_W_CORE_63,0,0
POWER_EXEC_BYPASS_CORE_63,0,0
POWER_LOAD_BYPASS_CORE_63,0,0
POWER_PIPELINE_CORE_63,0,0
POWER_DCACHE_MISS_BUF_R_CORE_63,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_63,0,0
POWER_DCACHE_MISS_BUF_W_CORE_63,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_63,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_63,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_63,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_63,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_63,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_63,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_63,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_63,0,0
POWER_DCACHE_WB_BUF_R_CORE_63,0,0
POWER_L2CACHE_WB_BUF_R_CORE_63,0,0
POWER_DCACHE_WB_BUF_W_CORE_63,0,0
POWER_L2CACHE_WB_BUF_W_CORE_63,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_63,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_63,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_63,0,0
POWER_DCACHE_R_CORE_63,0,0
POWER_L2CACHE_R_CORE_63,0,0
POWER_DCACHE_W_CORE_63,0,0
POWER_L2CACHE_W_CORE_63,0,0
POWER_DCACHE_R_TAG_CORE_63,0,0
POWER_L2CACHE_R_TAG_CORE_63,0,0
POWER_CONST_CACHE_R_CORE_63,0,0
POWER_CONST_CACHE_W_CORE_63,0,0
POWER_CONST_CACHE_R_TAG_CORE_63,0,0
POWER_CONST_CACHE_W_TAG_CORE_63,0,0
POWER_TEXTURE_CACHE_R_CORE_63,0,0
POWER_TEXTURE_CACHE_W_CORE_63,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_63,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_63,0,0
POWER_SHARED_MEM_R_CORE_63,0,0
POWER_SHARED_MEM_W_CORE_63,0,0
POWER_SHARED_MEM_R_TAG_CORE_63,0,0
POWER_SHARED_MEM_W_TAG_CORE_63,0,0
POWER_BLOCK_STATES_R_CORE_64,0,0
POWER_BLOCK_STATES_W_CORE_64,0,0
POWER_FETCH_QUEUE_R_CORE_64,0,0
POWER_FETCH_QUEUE_W_CORE_64,0,0
POWER_INST_QUEUE_R_CORE_64,0,0
POWER_INST_QUEUE_W_CORE_64,0,0
POWER_BR_PRED_R_CORE_64,0,0
POWER_BR_PRED_W_CORE_64,0,0
POWER_RAS_R_CORE_64,0,0
POWER_RAS_W_CORE_64,0,0
POWER_ICACHE_R_CORE_64,0,0
POWER_ICACHE_W_CORE_64,0,0
POWER_ICACHE_R_TAG_CORE_64,0,0
POWER_ICACHE_MISS_BUF_R_CORE_64,0,0
POWER_ICACHE_MISS_BUF_W_CORE_64,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_64,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_64,0,0
POWER_ICACHE_TOT_ACC_CORE_64,0,0
POWER_ICACHE_CONF_CORE_64,0,0
POWER_INST_DECODER_R_CORE_64,0,0
POWER_INST_DECODER_W_CORE_64,0,0
POWER_MICRO_OP_SEQ_R_CORE_64,0,0
POWER_MICRO_OP_SEQ_W_CORE_64,0,0
POWER_OPERAND_DECODER_R_CORE_64,0,0
POWER_OPERAND_DECODER_W_CORE_64,0,0
POWER_UOP_QUEUE_R_CORE_64,0,0
POWER_UOP_QUEUE_W_CORE_64,0,0
POWER_REG_RENAMING_TABLE_R_CORE_64,0,0
POWER_REG_RENAMING_TABLE_W_CORE_64,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_64,0,0
POWER_FREELIST_R_CORE_64,0,0
POWER_FREELIST_W_CORE_64,0,0
POWER_RESERVATION_STATION_R_CORE_64,0,0
POWER_RESERVATION_STATION_W_CORE_64,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_64,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_64,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_64,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_64,0,0
POWER_PAYLOAD_RAM_R_CORE_64,0,0
POWER_PAYLOAD_RAM_W_CORE_64,0,0
POWER_EX_ALU_R_CORE_64,0,0
POWER_EX_FPU_R_CORE_64,0,0
POWER_EX_MUL_R_CORE_64,0,0
POWER_EX_SFU_R_CORE_64,0,0
POWER_REORDER_BUF_R_CORE_64,0,0
POWER_REORDER_BUF_W_CORE_64,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_64,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_64,0,0
POWER_FP_RENAME_R_CORE_64,0,0
POWER_FP_RENAME_W_CORE_64,0,0
POWER_LOAD_QUEUE_R_CORE_64,0,0
POWER_LOAD_QUEUE_W_CORE_64,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_64,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_64,0,0
POWER_STORE_QUEUE_R_CORE_64,0,0
POWER_STORE_QUEUE_W_CORE_64,0,0
POWER_STORE_QUEUE_R_TAG_CORE_64,0,0
POWER_STORE_QUEUE_W_TAG_CORE_64,0,0
POWER_DATA_TLB_R_CORE_64,0,0
POWER_DATA_TLB_W_CORE_64,0,0
POWER_DATA_TLB_R_TAG_CORE_64,0,0
POWER_DATA_TLB_W_TAG_CORE_64,0,0
POWER_INT_REGFILE_R_CORE_64,0,0
POWER_INT_REGFILE_W_CORE_64,0,0
POWER_FP_REGFILE_R_CORE_64,0,0
POWER_FP_REGFILE_W_CORE_64,0,0
POWER_GP_REGISTER_R_CORE_64,0,0
POWER_GP_REGISTER_W_CORE_64,0,0
POWER_FP_REGISTER_R_CORE_64,0,0
POWER_FP_REGISTER_W_CORE_64,0,0
POWER_SEGMENT_REGISTER_R_CORE_64,0,0
POWER_SEGMENT_REGISTER_W_CORE_64,0,0
POWER_CONTROL_REGISTER_R_CORE_64,0,0
POWER_CONTROL_REGISTER_W_CORE_64,0,0
POWER_FLAG_REGISTER_R_CORE_64,0,0
POWER_FLAG_REGISTER_W_CORE_64,0,0
POWER_EXEC_BYPASS_CORE_64,0,0
POWER_LOAD_BYPASS_CORE_64,0,0
POWER_PIPELINE_CORE_64,0,0
POWER_DCACHE_MISS_BUF_R_CORE_64,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_64,0,0
POWER_DCACHE_MISS_BUF_W_CORE_64,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_64,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_64,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_64,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_64,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_64,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_64,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_64,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_64,0,0
POWER_DCACHE_WB_BUF_R_CORE_64,0,0
POWER_L2CACHE_WB_BUF_R_CORE_64,0,0
POWER_DCACHE_WB_BUF_W_CORE_64,0,0
POWER_L2CACHE_WB_BUF_W_CORE_64,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_64,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_64,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_64,0,0
POWER_DCACHE_R_CORE_64,0,0
POWER_L2CACHE_R_CORE_64,0,0
POWER_DCACHE_W_CORE_64,0,0
POWER_L2CACHE_W_CORE_64,0,0
POWER_DCACHE_R_TAG_CORE_64,0,0
POWER_L2CACHE_R_TAG_CORE_64,0,0
POWER_CONST_CACHE_R_CORE_64,0,0
POWER_CONST_CACHE_W_CORE_64,0,0
POWER_CONST_CACHE_R_TAG_CORE_64,0,0
POWER_CONST_CACHE_W_TAG_CORE_64,0,0
POWER_TEXTURE_CACHE_R_CORE_64,0,0
POWER_TEXTURE_CACHE_W_CORE_64,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_64,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_64,0,0
POWER_SHARED_MEM_R_CORE_64,0,0
POWER_SHARED_MEM_W_CORE_64,0,0
POWER_SHARED_MEM_R_TAG_CORE_64,0,0
POWER_SHARED_MEM_W_TAG_CORE_64,0,0
POWER_BLOCK_STATES_R_CORE_65,0,0
POWER_BLOCK_STATES_W_CORE_65,0,0
POWER_FETCH_QUEUE_R_CORE_65,0,0
POWER_FETCH_QUEUE_W_CORE_65,0,0
POWER_INST_QUEUE_R_CORE_65,0,0
POWER_INST_QUEUE_W_CORE_65,0,0
POWER_BR_PRED_R_CORE_65,0,0
POWER_BR_PRED_W_CORE_65,0,0
POWER_RAS_R_CORE_65,0,0
POWER_RAS_W_CORE_65,0,0
POWER_ICACHE_R_CORE_65,0,0
POWER_ICACHE_W_CORE_65,0,0
POWER_ICACHE_R_TAG_CORE_65,0,0
POWER_ICACHE_MISS_BUF_R_CORE_65,0,0
POWER_ICACHE_MISS_BUF_W_CORE_65,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_65,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_65,0,0
POWER_ICACHE_TOT_ACC_CORE_65,0,0
POWER_ICACHE_CONF_CORE_65,0,0
POWER_INST_DECODER_R_CORE_65,0,0
POWER_INST_DECODER_W_CORE_65,0,0
POWER_MICRO_OP_SEQ_R_CORE_65,0,0
POWER_MICRO_OP_SEQ_W_CORE_65,0,0
POWER_OPERAND_DECODER_R_CORE_65,0,0
POWER_OPERAND_DECODER_W_CORE_65,0,0
POWER_UOP_QUEUE_R_CORE_65,0,0
POWER_UOP_QUEUE_W_CORE_65,0,0
POWER_REG_RENAMING_TABLE_R_CORE_65,0,0
POWER_REG_RENAMING_TABLE_W_CORE_65,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_65,0,0
POWER_FREELIST_R_CORE_65,0,0
POWER_FREELIST_W_CORE_65,0,0
POWER_RESERVATION_STATION_R_CORE_65,0,0
POWER_RESERVATION_STATION_W_CORE_65,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_65,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_65,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_65,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_65,0,0
POWER_PAYLOAD_RAM_R_CORE_65,0,0
POWER_PAYLOAD_RAM_W_CORE_65,0,0
POWER_EX_ALU_R_CORE_65,0,0
POWER_EX_FPU_R_CORE_65,0,0
POWER_EX_MUL_R_CORE_65,0,0
POWER_EX_SFU_R_CORE_65,0,0
POWER_REORDER_BUF_R_CORE_65,0,0
POWER_REORDER_BUF_W_CORE_65,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_65,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_65,0,0
POWER_FP_RENAME_R_CORE_65,0,0
POWER_FP_RENAME_W_CORE_65,0,0
POWER_LOAD_QUEUE_R_CORE_65,0,0
POWER_LOAD_QUEUE_W_CORE_65,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_65,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_65,0,0
POWER_STORE_QUEUE_R_CORE_65,0,0
POWER_STORE_QUEUE_W_CORE_65,0,0
POWER_STORE_QUEUE_R_TAG_CORE_65,0,0
POWER_STORE_QUEUE_W_TAG_CORE_65,0,0
POWER_DATA_TLB_R_CORE_65,0,0
POWER_DATA_TLB_W_CORE_65,0,0
POWER_DATA_TLB_R_TAG_CORE_65,0,0
POWER_DATA_TLB_W_TAG_CORE_65,0,0
POWER_INT_REGFILE_R_CORE_65,0,0
POWER_INT_REGFILE_W_CORE_65,0,0
POWER_FP_REGFILE_R_CORE_65,0,0
POWER_FP_REGFILE_W_CORE_65,0,0
POWER_GP_REGISTER_R_CORE_65,0,0
POWER_GP_REGISTER_W_CORE_65,0,0
POWER_FP_REGISTER_R_CORE_65,0,0
POWER_FP_REGISTER_W_CORE_65,0,0
POWER_SEGMENT_REGISTER_R_CORE_65,0,0
POWER_SEGMENT_REGISTER_W_CORE_65,0,0
POWER_CONTROL_REGISTER_R_CORE_65,0,0
POWER_CONTROL_REGISTER_W_CORE_65,0,0
POWER_FLAG_REGISTER_R_CORE_65,0,0
POWER_FLAG_REGISTER_W_CORE_65,0,0
POWER_EXEC_BYPASS_CORE_65,0,0
POWER_LOAD_BYPASS_CORE_65,0,0
POWER_PIPELINE_CORE_65,0,0
POWER_DCACHE_MISS_BUF_R_CORE_65,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_65,0,0
POWER_DCACHE_MISS_BUF_W_CORE_65,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_65,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_65,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_65,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_65,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_65,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_65,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_65,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_65,0,0
POWER_DCACHE_WB_BUF_R_CORE_65,0,0
POWER_L2CACHE_WB_BUF_R_CORE_65,0,0
POWER_DCACHE_WB_BUF_W_CORE_65,0,0
POWER_L2CACHE_WB_BUF_W_CORE_65,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_65,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_65,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_65,0,0
POWER_DCACHE_R_CORE_65,0,0
POWER_L2CACHE_R_CORE_65,0,0
POWER_DCACHE_W_CORE_65,0,0
POWER_L2CACHE_W_CORE_65,0,0
POWER_DCACHE_R_TAG_CORE_65,0,0
POWER_L2CACHE_R_TAG_CORE_65,0,0
POWER_CONST_CACHE_R_CORE_65,0,0
POWER_CONST_CACHE_W_CORE_65,0,0
POWER_CONST_CACHE_R_TAG_CORE_65,0,0
POWER_CONST_CACHE_W_TAG_CORE_65,0,0
POWER_TEXTURE_CACHE_R_CORE_65,0,0
POWER_TEXTURE_CACHE_W_CORE_65,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_65,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_65,0,0
POWER_SHARED_MEM_R_CORE_65,0,0
POWER_SHARED_MEM_W_CORE_65,0,0
POWER_SHARED_MEM_R_TAG_CORE_65,0,0
POWER_SHARED_MEM_W_TAG_CORE_65,0,0
POWER_BLOCK_STATES_R_CORE_66,0,0
POWER_BLOCK_STATES_W_CORE_66,0,0
POWER_FETCH_QUEUE_R_CORE_66,0,0
POWER_FETCH_QUEUE_W_CORE_66,0,0
POWER_INST_QUEUE_R_CORE_66,0,0
POWER_INST_QUEUE_W_CORE_66,0,0
POWER_BR_PRED_R_CORE_66,0,0
POWER_BR_PRED_W_CORE_66,0,0
POWER_RAS_R_CORE_66,0,0
POWER_RAS_W_CORE_66,0,0
POWER_ICACHE_R_CORE_66,0,0
POWER_ICACHE_W_CORE_66,0,0
POWER_ICACHE_R_TAG_CORE_66,0,0
POWER_ICACHE_MISS_BUF_R_CORE_66,0,0
POWER_ICACHE_MISS_BUF_W_CORE_66,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_66,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_66,0,0
POWER_ICACHE_TOT_ACC_CORE_66,0,0
POWER_ICACHE_CONF_CORE_66,0,0
POWER_INST_DECODER_R_CORE_66,0,0
POWER_INST_DECODER_W_CORE_66,0,0
POWER_MICRO_OP_SEQ_R_CORE_66,0,0
POWER_MICRO_OP_SEQ_W_CORE_66,0,0
POWER_OPERAND_DECODER_R_CORE_66,0,0
POWER_OPERAND_DECODER_W_CORE_66,0,0
POWER_UOP_QUEUE_R_CORE_66,0,0
POWER_UOP_QUEUE_W_CORE_66,0,0
POWER_REG_RENAMING_TABLE_R_CORE_66,0,0
POWER_REG_RENAMING_TABLE_W_CORE_66,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_66,0,0
POWER_FREELIST_R_CORE_66,0,0
POWER_FREELIST_W_CORE_66,0,0
POWER_RESERVATION_STATION_R_CORE_66,0,0
POWER_RESERVATION_STATION_W_CORE_66,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_66,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_66,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_66,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_66,0,0
POWER_PAYLOAD_RAM_R_CORE_66,0,0
POWER_PAYLOAD_RAM_W_CORE_66,0,0
POWER_EX_ALU_R_CORE_66,0,0
POWER_EX_FPU_R_CORE_66,0,0
POWER_EX_MUL_R_CORE_66,0,0
POWER_EX_SFU_R_CORE_66,0,0
POWER_REORDER_BUF_R_CORE_66,0,0
POWER_REORDER_BUF_W_CORE_66,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_66,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_66,0,0
POWER_FP_RENAME_R_CORE_66,0,0
POWER_FP_RENAME_W_CORE_66,0,0
POWER_LOAD_QUEUE_R_CORE_66,0,0
POWER_LOAD_QUEUE_W_CORE_66,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_66,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_66,0,0
POWER_STORE_QUEUE_R_CORE_66,0,0
POWER_STORE_QUEUE_W_CORE_66,0,0
POWER_STORE_QUEUE_R_TAG_CORE_66,0,0
POWER_STORE_QUEUE_W_TAG_CORE_66,0,0
POWER_DATA_TLB_R_CORE_66,0,0
POWER_DATA_TLB_W_CORE_66,0,0
POWER_DATA_TLB_R_TAG_CORE_66,0,0
POWER_DATA_TLB_W_TAG_CORE_66,0,0
POWER_INT_REGFILE_R_CORE_66,0,0
POWER_INT_REGFILE_W_CORE_66,0,0
POWER_FP_REGFILE_R_CORE_66,0,0
POWER_FP_REGFILE_W_CORE_66,0,0
POWER_GP_REGISTER_R_CORE_66,0,0
POWER_GP_REGISTER_W_CORE_66,0,0
POWER_FP_REGISTER_R_CORE_66,0,0
POWER_FP_REGISTER_W_CORE_66,0,0
POWER_SEGMENT_REGISTER_R_CORE_66,0,0
POWER_SEGMENT_REGISTER_W_CORE_66,0,0
POWER_CONTROL_REGISTER_R_CORE_66,0,0
POWER_CONTROL_REGISTER_W_CORE_66,0,0
POWER_FLAG_REGISTER_R_CORE_66,0,0
POWER_FLAG_REGISTER_W_CORE_66,0,0
POWER_EXEC_BYPASS_CORE_66,0,0
POWER_LOAD_BYPASS_CORE_66,0,0
POWER_PIPELINE_CORE_66,0,0
POWER_DCACHE_MISS_BUF_R_CORE_66,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_66,0,0
POWER_DCACHE_MISS_BUF_W_CORE_66,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_66,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_66,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_66,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_66,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_66,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_66,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_66,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_66,0,0
POWER_DCACHE_WB_BUF_R_CORE_66,0,0
POWER_L2CACHE_WB_BUF_R_CORE_66,0,0
POWER_DCACHE_WB_BUF_W_CORE_66,0,0
POWER_L2CACHE_WB_BUF_W_CORE_66,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_66,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_66,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_66,0,0
POWER_DCACHE_R_CORE_66,0,0
POWER_L2CACHE_R_CORE_66,0,0
POWER_DCACHE_W_CORE_66,0,0
POWER_L2CACHE_W_CORE_66,0,0
POWER_DCACHE_R_TAG_CORE_66,0,0
POWER_L2CACHE_R_TAG_CORE_66,0,0
POWER_CONST_CACHE_R_CORE_66,0,0
POWER_CONST_CACHE_W_CORE_66,0,0
POWER_CONST_CACHE_R_TAG_CORE_66,0,0
POWER_CONST_CACHE_W_TAG_CORE_66,0,0
POWER_TEXTURE_CACHE_R_CORE_66,0,0
POWER_TEXTURE_CACHE_W_CORE_66,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_66,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_66,0,0
POWER_SHARED_MEM_R_CORE_66,0,0
POWER_SHARED_MEM_W_CORE_66,0,0
POWER_SHARED_MEM_R_TAG_CORE_66,0,0
POWER_SHARED_MEM_W_TAG_CORE_66,0,0
POWER_BLOCK_STATES_R_CORE_67,0,0
POWER_BLOCK_STATES_W_CORE_67,0,0
POWER_FETCH_QUEUE_R_CORE_67,0,0
POWER_FETCH_QUEUE_W_CORE_67,0,0
POWER_INST_QUEUE_R_CORE_67,0,0
POWER_INST_QUEUE_W_CORE_67,0,0
POWER_BR_PRED_R_CORE_67,0,0
POWER_BR_PRED_W_CORE_67,0,0
POWER_RAS_R_CORE_67,0,0
POWER_RAS_W_CORE_67,0,0
POWER_ICACHE_R_CORE_67,0,0
POWER_ICACHE_W_CORE_67,0,0
POWER_ICACHE_R_TAG_CORE_67,0,0
POWER_ICACHE_MISS_BUF_R_CORE_67,0,0
POWER_ICACHE_MISS_BUF_W_CORE_67,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_67,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_67,0,0
POWER_ICACHE_TOT_ACC_CORE_67,0,0
POWER_ICACHE_CONF_CORE_67,0,0
POWER_INST_DECODER_R_CORE_67,0,0
POWER_INST_DECODER_W_CORE_67,0,0
POWER_MICRO_OP_SEQ_R_CORE_67,0,0
POWER_MICRO_OP_SEQ_W_CORE_67,0,0
POWER_OPERAND_DECODER_R_CORE_67,0,0
POWER_OPERAND_DECODER_W_CORE_67,0,0
POWER_UOP_QUEUE_R_CORE_67,0,0
POWER_UOP_QUEUE_W_CORE_67,0,0
POWER_REG_RENAMING_TABLE_R_CORE_67,0,0
POWER_REG_RENAMING_TABLE_W_CORE_67,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_67,0,0
POWER_FREELIST_R_CORE_67,0,0
POWER_FREELIST_W_CORE_67,0,0
POWER_RESERVATION_STATION_R_CORE_67,0,0
POWER_RESERVATION_STATION_W_CORE_67,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_67,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_67,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_67,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_67,0,0
POWER_PAYLOAD_RAM_R_CORE_67,0,0
POWER_PAYLOAD_RAM_W_CORE_67,0,0
POWER_EX_ALU_R_CORE_67,0,0
POWER_EX_FPU_R_CORE_67,0,0
POWER_EX_MUL_R_CORE_67,0,0
POWER_EX_SFU_R_CORE_67,0,0
POWER_REORDER_BUF_R_CORE_67,0,0
POWER_REORDER_BUF_W_CORE_67,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_67,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_67,0,0
POWER_FP_RENAME_R_CORE_67,0,0
POWER_FP_RENAME_W_CORE_67,0,0
POWER_LOAD_QUEUE_R_CORE_67,0,0
POWER_LOAD_QUEUE_W_CORE_67,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_67,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_67,0,0
POWER_STORE_QUEUE_R_CORE_67,0,0
POWER_STORE_QUEUE_W_CORE_67,0,0
POWER_STORE_QUEUE_R_TAG_CORE_67,0,0
POWER_STORE_QUEUE_W_TAG_CORE_67,0,0
POWER_DATA_TLB_R_CORE_67,0,0
POWER_DATA_TLB_W_CORE_67,0,0
POWER_DATA_TLB_R_TAG_CORE_67,0,0
POWER_DATA_TLB_W_TAG_CORE_67,0,0
POWER_INT_REGFILE_R_CORE_67,0,0
POWER_INT_REGFILE_W_CORE_67,0,0
POWER_FP_REGFILE_R_CORE_67,0,0
POWER_FP_REGFILE_W_CORE_67,0,0
POWER_GP_REGISTER_R_CORE_67,0,0
POWER_GP_REGISTER_W_CORE_67,0,0
POWER_FP_REGISTER_R_CORE_67,0,0
POWER_FP_REGISTER_W_CORE_67,0,0
POWER_SEGMENT_REGISTER_R_CORE_67,0,0
POWER_SEGMENT_REGISTER_W_CORE_67,0,0
POWER_CONTROL_REGISTER_R_CORE_67,0,0
POWER_CONTROL_REGISTER_W_CORE_67,0,0
POWER_FLAG_REGISTER_R_CORE_67,0,0
POWER_FLAG_REGISTER_W_CORE_67,0,0
POWER_EXEC_BYPASS_CORE_67,0,0
POWER_LOAD_BYPASS_CORE_67,0,0
POWER_PIPELINE_CORE_67,0,0
POWER_DCACHE_MISS_BUF_R_CORE_67,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_67,0,0
POWER_DCACHE_MISS_BUF_W_CORE_67,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_67,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_67,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_67,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_67,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_67,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_67,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_67,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_67,0,0
POWER_DCACHE_WB_BUF_R_CORE_67,0,0
POWER_L2CACHE_WB_BUF_R_CORE_67,0,0
POWER_DCACHE_WB_BUF_W_CORE_67,0,0
POWER_L2CACHE_WB_BUF_W_CORE_67,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_67,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_67,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_67,0,0
POWER_DCACHE_R_CORE_67,0,0
POWER_L2CACHE_R_CORE_67,0,0
POWER_DCACHE_W_CORE_67,0,0
POWER_L2CACHE_W_CORE_67,0,0
POWER_DCACHE_R_TAG_CORE_67,0,0
POWER_L2CACHE_R_TAG_CORE_67,0,0
POWER_CONST_CACHE_R_CORE_67,0,0
POWER_CONST_CACHE_W_CORE_67,0,0
POWER_CONST_CACHE_R_TAG_CORE_67,0,0
POWER_CONST_CACHE_W_TAG_CORE_67,0,0
POWER_TEXTURE_CACHE_R_CORE_67,0,0
POWER_TEXTURE_CACHE_W_CORE_67,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_67,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_67,0,0
POWER_SHARED_MEM_R_CORE_67,0,0
POWER_SHARED_MEM_W_CORE_67,0,0
POWER_SHARED_MEM_R_TAG_CORE_67,0,0
POWER_SHARED_MEM_W_TAG_CORE_67,0,0
POWER_BLOCK_STATES_R_CORE_68,0,0
POWER_BLOCK_STATES_W_CORE_68,0,0
POWER_FETCH_QUEUE_R_CORE_68,0,0
POWER_FETCH_QUEUE_W_CORE_68,0,0
POWER_INST_QUEUE_R_CORE_68,0,0
POWER_INST_QUEUE_W_CORE_68,0,0
POWER_BR_PRED_R_CORE_68,0,0
POWER_BR_PRED_W_CORE_68,0,0
POWER_RAS_R_CORE_68,0,0
POWER_RAS_W_CORE_68,0,0
POWER_ICACHE_R_CORE_68,0,0
POWER_ICACHE_W_CORE_68,0,0
POWER_ICACHE_R_TAG_CORE_68,0,0
POWER_ICACHE_MISS_BUF_R_CORE_68,0,0
POWER_ICACHE_MISS_BUF_W_CORE_68,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_68,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_68,0,0
POWER_ICACHE_TOT_ACC_CORE_68,0,0
POWER_ICACHE_CONF_CORE_68,0,0
POWER_INST_DECODER_R_CORE_68,0,0
POWER_INST_DECODER_W_CORE_68,0,0
POWER_MICRO_OP_SEQ_R_CORE_68,0,0
POWER_MICRO_OP_SEQ_W_CORE_68,0,0
POWER_OPERAND_DECODER_R_CORE_68,0,0
POWER_OPERAND_DECODER_W_CORE_68,0,0
POWER_UOP_QUEUE_R_CORE_68,0,0
POWER_UOP_QUEUE_W_CORE_68,0,0
POWER_REG_RENAMING_TABLE_R_CORE_68,0,0
POWER_REG_RENAMING_TABLE_W_CORE_68,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_68,0,0
POWER_FREELIST_R_CORE_68,0,0
POWER_FREELIST_W_CORE_68,0,0
POWER_RESERVATION_STATION_R_CORE_68,0,0
POWER_RESERVATION_STATION_W_CORE_68,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_68,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_68,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_68,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_68,0,0
POWER_PAYLOAD_RAM_R_CORE_68,0,0
POWER_PAYLOAD_RAM_W_CORE_68,0,0
POWER_EX_ALU_R_CORE_68,0,0
POWER_EX_FPU_R_CORE_68,0,0
POWER_EX_MUL_R_CORE_68,0,0
POWER_EX_SFU_R_CORE_68,0,0
POWER_REORDER_BUF_R_CORE_68,0,0
POWER_REORDER_BUF_W_CORE_68,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_68,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_68,0,0
POWER_FP_RENAME_R_CORE_68,0,0
POWER_FP_RENAME_W_CORE_68,0,0
POWER_LOAD_QUEUE_R_CORE_68,0,0
POWER_LOAD_QUEUE_W_CORE_68,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_68,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_68,0,0
POWER_STORE_QUEUE_R_CORE_68,0,0
POWER_STORE_QUEUE_W_CORE_68,0,0
POWER_STORE_QUEUE_R_TAG_CORE_68,0,0
POWER_STORE_QUEUE_W_TAG_CORE_68,0,0
POWER_DATA_TLB_R_CORE_68,0,0
POWER_DATA_TLB_W_CORE_68,0,0
POWER_DATA_TLB_R_TAG_CORE_68,0,0
POWER_DATA_TLB_W_TAG_CORE_68,0,0
POWER_INT_REGFILE_R_CORE_68,0,0
POWER_INT_REGFILE_W_CORE_68,0,0
POWER_FP_REGFILE_R_CORE_68,0,0
POWER_FP_REGFILE_W_CORE_68,0,0
POWER_GP_REGISTER_R_CORE_68,0,0
POWER_GP_REGISTER_W_CORE_68,0,0
POWER_FP_REGISTER_R_CORE_68,0,0
POWER_FP_REGISTER_W_CORE_68,0,0
POWER_SEGMENT_REGISTER_R_CORE_68,0,0
POWER_SEGMENT_REGISTER_W_CORE_68,0,0
POWER_CONTROL_REGISTER_R_CORE_68,0,0
POWER_CONTROL_REGISTER_W_CORE_68,0,0
POWER_FLAG_REGISTER_R_CORE_68,0,0
POWER_FLAG_REGISTER_W_CORE_68,0,0
POWER_EXEC_BYPASS_CORE_68,0,0
POWER_LOAD_BYPASS_CORE_68,0,0
POWER_PIPELINE_CORE_68,0,0
POWER_DCACHE_MISS_BUF_R_CORE_68,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_68,0,0
POWER_DCACHE_MISS_BUF_W_CORE_68,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_68,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_68,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_68,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_68,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_68,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_68,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_68,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_68,0,0
POWER_DCACHE_WB_BUF_R_CORE_68,0,0
POWER_L2CACHE_WB_BUF_R_CORE_68,0,0
POWER_DCACHE_WB_BUF_W_CORE_68,0,0
POWER_L2CACHE_WB_BUF_W_CORE_68,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_68,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_68,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_68,0,0
POWER_DCACHE_R_CORE_68,0,0
POWER_L2CACHE_R_CORE_68,0,0
POWER_DCACHE_W_CORE_68,0,0
POWER_L2CACHE_W_CORE_68,0,0
POWER_DCACHE_R_TAG_CORE_68,0,0
POWER_L2CACHE_R_TAG_CORE_68,0,0
POWER_CONST_CACHE_R_CORE_68,0,0
POWER_CONST_CACHE_W_CORE_68,0,0
POWER_CONST_CACHE_R_TAG_CORE_68,0,0
POWER_CONST_CACHE_W_TAG_CORE_68,0,0
POWER_TEXTURE_CACHE_R_CORE_68,0,0
POWER_TEXTURE_CACHE_W_CORE_68,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_68,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_68,0,0
POWER_SHARED_MEM_R_CORE_68,0,0
POWER_SHARED_MEM_W_CORE_68,0,0
POWER_SHARED_MEM_R_TAG_CORE_68,0,0
POWER_SHARED_MEM_W_TAG_CORE_68,0,0
POWER_BLOCK_STATES_R_CORE_69,0,0
POWER_BLOCK_STATES_W_CORE_69,0,0
POWER_FETCH_QUEUE_R_CORE_69,0,0
POWER_FETCH_QUEUE_W_CORE_69,0,0
POWER_INST_QUEUE_R_CORE_69,0,0
POWER_INST_QUEUE_W_CORE_69,0,0
POWER_BR_PRED_R_CORE_69,0,0
POWER_BR_PRED_W_CORE_69,0,0
POWER_RAS_R_CORE_69,0,0
POWER_RAS_W_CORE_69,0,0
POWER_ICACHE_R_CORE_69,0,0
POWER_ICACHE_W_CORE_69,0,0
POWER_ICACHE_R_TAG_CORE_69,0,0
POWER_ICACHE_MISS_BUF_R_CORE_69,0,0
POWER_ICACHE_MISS_BUF_W_CORE_69,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_69,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_69,0,0
POWER_ICACHE_TOT_ACC_CORE_69,0,0
POWER_ICACHE_CONF_CORE_69,0,0
POWER_INST_DECODER_R_CORE_69,0,0
POWER_INST_DECODER_W_CORE_69,0,0
POWER_MICRO_OP_SEQ_R_CORE_69,0,0
POWER_MICRO_OP_SEQ_W_CORE_69,0,0
POWER_OPERAND_DECODER_R_CORE_69,0,0
POWER_OPERAND_DECODER_W_CORE_69,0,0
POWER_UOP_QUEUE_R_CORE_69,0,0
POWER_UOP_QUEUE_W_CORE_69,0,0
POWER_REG_RENAMING_TABLE_R_CORE_69,0,0
POWER_REG_RENAMING_TABLE_W_CORE_69,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_69,0,0
POWER_FREELIST_R_CORE_69,0,0
POWER_FREELIST_W_CORE_69,0,0
POWER_RESERVATION_STATION_R_CORE_69,0,0
POWER_RESERVATION_STATION_W_CORE_69,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_69,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_69,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_69,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_69,0,0
POWER_PAYLOAD_RAM_R_CORE_69,0,0
POWER_PAYLOAD_RAM_W_CORE_69,0,0
POWER_EX_ALU_R_CORE_69,0,0
POWER_EX_FPU_R_CORE_69,0,0
POWER_EX_MUL_R_CORE_69,0,0
POWER_EX_SFU_R_CORE_69,0,0
POWER_REORDER_BUF_R_CORE_69,0,0
POWER_REORDER_BUF_W_CORE_69,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_69,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_69,0,0
POWER_FP_RENAME_R_CORE_69,0,0
POWER_FP_RENAME_W_CORE_69,0,0
POWER_LOAD_QUEUE_R_CORE_69,0,0
POWER_LOAD_QUEUE_W_CORE_69,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_69,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_69,0,0
POWER_STORE_QUEUE_R_CORE_69,0,0
POWER_STORE_QUEUE_W_CORE_69,0,0
POWER_STORE_QUEUE_R_TAG_CORE_69,0,0
POWER_STORE_QUEUE_W_TAG_CORE_69,0,0
POWER_DATA_TLB_R_CORE_69,0,0
POWER_DATA_TLB_W_CORE_69,0,0
POWER_DATA_TLB_R_TAG_CORE_69,0,0
POWER_DATA_TLB_W_TAG_CORE_69,0,0
POWER_INT_REGFILE_R_CORE_69,0,0
POWER_INT_REGFILE_W_CORE_69,0,0
POWER_FP_REGFILE_R_CORE_69,0,0
POWER_FP_REGFILE_W_CORE_69,0,0
POWER_GP_REGISTER_R_CORE_69,0,0
POWER_GP_REGISTER_W_CORE_69,0,0
POWER_FP_REGISTER_R_CORE_69,0,0
POWER_FP_REGISTER_W_CORE_69,0,0
POWER_SEGMENT_REGISTER_R_CORE_69,0,0
POWER_SEGMENT_REGISTER_W_CORE_69,0,0
POWER_CONTROL_REGISTER_R_CORE_69,0,0
POWER_CONTROL_REGISTER_W_CORE_69,0,0
POWER_FLAG_REGISTER_R_CORE_69,0,0
POWER_FLAG_REGISTER_W_CORE_69,0,0
POWER_EXEC_BYPASS_CORE_69,0,0
POWER_LOAD_BYPASS_CORE_69,0,0
POWER_PIPELINE_CORE_69,0,0
POWER_DCACHE_MISS_BUF_R_CORE_69,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_69,0,0
POWER_DCACHE_MISS_BUF_W_CORE_69,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_69,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_69,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_69,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_69,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_69,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_69,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_69,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_69,0,0
POWER_DCACHE_WB_BUF_R_CORE_69,0,0
POWER_L2CACHE_WB_BUF_R_CORE_69,0,0
POWER_DCACHE_WB_BUF_W_CORE_69,0,0
POWER_L2CACHE_WB_BUF_W_CORE_69,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_69,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_69,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_69,0,0
POWER_DCACHE_R_CORE_69,0,0
POWER_L2CACHE_R_CORE_69,0,0
POWER_DCACHE_W_CORE_69,0,0
POWER_L2CACHE_W_CORE_69,0,0
POWER_DCACHE_R_TAG_CORE_69,0,0
POWER_L2CACHE_R_TAG_CORE_69,0,0
POWER_CONST_CACHE_R_CORE_69,0,0
POWER_CONST_CACHE_W_CORE_69,0,0
POWER_CONST_CACHE_R_TAG_CORE_69,0,0
POWER_CONST_CACHE_W_TAG_CORE_69,0,0
POWER_TEXTURE_CACHE_R_CORE_69,0,0
POWER_TEXTURE_CACHE_W_CORE_69,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_69,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_69,0,0
POWER_SHARED_MEM_R_CORE_69,0,0
POWER_SHARED_MEM_W_CORE_69,0,0
POWER_SHARED_MEM_R_TAG_CORE_69,0,0
POWER_SHARED_MEM_W_TAG_CORE_69,0,0
POWER_BLOCK_STATES_R_CORE_70,0,0
POWER_BLOCK_STATES_W_CORE_70,0,0
POWER_FETCH_QUEUE_R_CORE_70,0,0
POWER_FETCH_QUEUE_W_CORE_70,0,0
POWER_INST_QUEUE_R_CORE_70,0,0
POWER_INST_QUEUE_W_CORE_70,0,0
POWER_BR_PRED_R_CORE_70,0,0
POWER_BR_PRED_W_CORE_70,0,0
POWER_RAS_R_CORE_70,0,0
POWER_RAS_W_CORE_70,0,0
POWER_ICACHE_R_CORE_70,0,0
POWER_ICACHE_W_CORE_70,0,0
POWER_ICACHE_R_TAG_CORE_70,0,0
POWER_ICACHE_MISS_BUF_R_CORE_70,0,0
POWER_ICACHE_MISS_BUF_W_CORE_70,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_70,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_70,0,0
POWER_ICACHE_TOT_ACC_CORE_70,0,0
POWER_ICACHE_CONF_CORE_70,0,0
POWER_INST_DECODER_R_CORE_70,0,0
POWER_INST_DECODER_W_CORE_70,0,0
POWER_MICRO_OP_SEQ_R_CORE_70,0,0
POWER_MICRO_OP_SEQ_W_CORE_70,0,0
POWER_OPERAND_DECODER_R_CORE_70,0,0
POWER_OPERAND_DECODER_W_CORE_70,0,0
POWER_UOP_QUEUE_R_CORE_70,0,0
POWER_UOP_QUEUE_W_CORE_70,0,0
POWER_REG_RENAMING_TABLE_R_CORE_70,0,0
POWER_REG_RENAMING_TABLE_W_CORE_70,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_70,0,0
POWER_FREELIST_R_CORE_70,0,0
POWER_FREELIST_W_CORE_70,0,0
POWER_RESERVATION_STATION_R_CORE_70,0,0
POWER_RESERVATION_STATION_W_CORE_70,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_70,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_70,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_70,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_70,0,0
POWER_PAYLOAD_RAM_R_CORE_70,0,0
POWER_PAYLOAD_RAM_W_CORE_70,0,0
POWER_EX_ALU_R_CORE_70,0,0
POWER_EX_FPU_R_CORE_70,0,0
POWER_EX_MUL_R_CORE_70,0,0
POWER_EX_SFU_R_CORE_70,0,0
POWER_REORDER_BUF_R_CORE_70,0,0
POWER_REORDER_BUF_W_CORE_70,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_70,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_70,0,0
POWER_FP_RENAME_R_CORE_70,0,0
POWER_FP_RENAME_W_CORE_70,0,0
POWER_LOAD_QUEUE_R_CORE_70,0,0
POWER_LOAD_QUEUE_W_CORE_70,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_70,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_70,0,0
POWER_STORE_QUEUE_R_CORE_70,0,0
POWER_STORE_QUEUE_W_CORE_70,0,0
POWER_STORE_QUEUE_R_TAG_CORE_70,0,0
POWER_STORE_QUEUE_W_TAG_CORE_70,0,0
POWER_DATA_TLB_R_CORE_70,0,0
POWER_DATA_TLB_W_CORE_70,0,0
POWER_DATA_TLB_R_TAG_CORE_70,0,0
POWER_DATA_TLB_W_TAG_CORE_70,0,0
POWER_INT_REGFILE_R_CORE_70,0,0
POWER_INT_REGFILE_W_CORE_70,0,0
POWER_FP_REGFILE_R_CORE_70,0,0
POWER_FP_REGFILE_W_CORE_70,0,0
POWER_GP_REGISTER_R_CORE_70,0,0
POWER_GP_REGISTER_W_CORE_70,0,0
POWER_FP_REGISTER_R_CORE_70,0,0
POWER_FP_REGISTER_W_CORE_70,0,0
POWER_SEGMENT_REGISTER_R_CORE_70,0,0
POWER_SEGMENT_REGISTER_W_CORE_70,0,0
POWER_CONTROL_REGISTER_R_CORE_70,0,0
POWER_CONTROL_REGISTER_W_CORE_70,0,0
POWER_FLAG_REGISTER_R_CORE_70,0,0
POWER_FLAG_REGISTER_W_CORE_70,0,0
POWER_EXEC_BYPASS_CORE_70,0,0
POWER_LOAD_BYPASS_CORE_70,0,0
POWER_PIPELINE_CORE_70,0,0
POWER_DCACHE_MISS_BUF_R_CORE_70,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_70,0,0
POWER_DCACHE_MISS_BUF_W_CORE_70,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_70,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_70,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_70,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_70,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_70,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_70,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_70,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_70,0,0
POWER_DCACHE_WB_BUF_R_CORE_70,0,0
POWER_L2CACHE_WB_BUF_R_CORE_70,0,0
POWER_DCACHE_WB_BUF_W_CORE_70,0,0
POWER_L2CACHE_WB_BUF_W_CORE_70,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_70,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_70,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_70,0,0
POWER_DCACHE_R_CORE_70,0,0
POWER_L2CACHE_R_CORE_70,0,0
POWER_DCACHE_W_CORE_70,0,0
POWER_L2CACHE_W_CORE_70,0,0
POWER_DCACHE_R_TAG_CORE_70,0,0
POWER_L2CACHE_R_TAG_CORE_70,0,0
POWER_CONST_CACHE_R_CORE_70,0,0
POWER_CONST_CACHE_W_CORE_70,0,0
POWER_CONST_CACHE_R_TAG_CORE_70,0,0
POWER_CONST_CACHE_W_TAG_CORE_70,0,0
POWER_TEXTURE_CACHE_R_CORE_70,0,0
POWER_TEXTURE_CACHE_W_CORE_70,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_70,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_70,0,0
POWER_SHARED_MEM_R_CORE_70,0,0
POWER_SHARED_MEM_W_CORE_70,0,0
POWER_SHARED_MEM_R_TAG_CORE_70,0,0
POWER_SHARED_MEM_W_TAG_CORE_70,0,0
POWER_BLOCK_STATES_R_CORE_71,0,0
POWER_BLOCK_STATES_W_CORE_71,0,0
POWER_FETCH_QUEUE_R_CORE_71,0,0
POWER_FETCH_QUEUE_W_CORE_71,0,0
POWER_INST_QUEUE_R_CORE_71,0,0
POWER_INST_QUEUE_W_CORE_71,0,0
POWER_BR_PRED_R_CORE_71,0,0
POWER_BR_PRED_W_CORE_71,0,0
POWER_RAS_R_CORE_71,0,0
POWER_RAS_W_CORE_71,0,0
POWER_ICACHE_R_CORE_71,0,0
POWER_ICACHE_W_CORE_71,0,0
POWER_ICACHE_R_TAG_CORE_71,0,0
POWER_ICACHE_MISS_BUF_R_CORE_71,0,0
POWER_ICACHE_MISS_BUF_W_CORE_71,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_71,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_71,0,0
POWER_ICACHE_TOT_ACC_CORE_71,0,0
POWER_ICACHE_CONF_CORE_71,0,0
POWER_INST_DECODER_R_CORE_71,0,0
POWER_INST_DECODER_W_CORE_71,0,0
POWER_MICRO_OP_SEQ_R_CORE_71,0,0
POWER_MICRO_OP_SEQ_W_CORE_71,0,0
POWER_OPERAND_DECODER_R_CORE_71,0,0
POWER_OPERAND_DECODER_W_CORE_71,0,0
POWER_UOP_QUEUE_R_CORE_71,0,0
POWER_UOP_QUEUE_W_CORE_71,0,0
POWER_REG_RENAMING_TABLE_R_CORE_71,0,0
POWER_REG_RENAMING_TABLE_W_CORE_71,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_71,0,0
POWER_FREELIST_R_CORE_71,0,0
POWER_FREELIST_W_CORE_71,0,0
POWER_RESERVATION_STATION_R_CORE_71,0,0
POWER_RESERVATION_STATION_W_CORE_71,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_71,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_71,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_71,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_71,0,0
POWER_PAYLOAD_RAM_R_CORE_71,0,0
POWER_PAYLOAD_RAM_W_CORE_71,0,0
POWER_EX_ALU_R_CORE_71,0,0
POWER_EX_FPU_R_CORE_71,0,0
POWER_EX_MUL_R_CORE_71,0,0
POWER_EX_SFU_R_CORE_71,0,0
POWER_REORDER_BUF_R_CORE_71,0,0
POWER_REORDER_BUF_W_CORE_71,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_71,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_71,0,0
POWER_FP_RENAME_R_CORE_71,0,0
POWER_FP_RENAME_W_CORE_71,0,0
POWER_LOAD_QUEUE_R_CORE_71,0,0
POWER_LOAD_QUEUE_W_CORE_71,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_71,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_71,0,0
POWER_STORE_QUEUE_R_CORE_71,0,0
POWER_STORE_QUEUE_W_CORE_71,0,0
POWER_STORE_QUEUE_R_TAG_CORE_71,0,0
POWER_STORE_QUEUE_W_TAG_CORE_71,0,0
POWER_DATA_TLB_R_CORE_71,0,0
POWER_DATA_TLB_W_CORE_71,0,0
POWER_DATA_TLB_R_TAG_CORE_71,0,0
POWER_DATA_TLB_W_TAG_CORE_71,0,0
POWER_INT_REGFILE_R_CORE_71,0,0
POWER_INT_REGFILE_W_CORE_71,0,0
POWER_FP_REGFILE_R_CORE_71,0,0
POWER_FP_REGFILE_W_CORE_71,0,0
POWER_GP_REGISTER_R_CORE_71,0,0
POWER_GP_REGISTER_W_CORE_71,0,0
POWER_FP_REGISTER_R_CORE_71,0,0
POWER_FP_REGISTER_W_CORE_71,0,0
POWER_SEGMENT_REGISTER_R_CORE_71,0,0
POWER_SEGMENT_REGISTER_W_CORE_71,0,0
POWER_CONTROL_REGISTER_R_CORE_71,0,0
POWER_CONTROL_REGISTER_W_CORE_71,0,0
POWER_FLAG_REGISTER_R_CORE_71,0,0
POWER_FLAG_REGISTER_W_CORE_71,0,0
POWER_EXEC_BYPASS_CORE_71,0,0
POWER_LOAD_BYPASS_CORE_71,0,0
POWER_PIPELINE_CORE_71,0,0
POWER_DCACHE_MISS_BUF_R_CORE_71,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_71,0,0
POWER_DCACHE_MISS_BUF_W_CORE_71,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_71,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_71,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_71,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_71,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_71,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_71,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_71,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_71,0,0
POWER_DCACHE_WB_BUF_R_CORE_71,0,0
POWER_L2CACHE_WB_BUF_R_CORE_71,0,0
POWER_DCACHE_WB_BUF_W_CORE_71,0,0
POWER_L2CACHE_WB_BUF_W_CORE_71,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_71,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_71,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_71,0,0
POWER_DCACHE_R_CORE_71,0,0
POWER_L2CACHE_R_CORE_71,0,0
POWER_DCACHE_W_CORE_71,0,0
POWER_L2CACHE_W_CORE_71,0,0
POWER_DCACHE_R_TAG_CORE_71,0,0
POWER_L2CACHE_R_TAG_CORE_71,0,0
POWER_CONST_CACHE_R_CORE_71,0,0
POWER_CONST_CACHE_W_CORE_71,0,0
POWER_CONST_CACHE_R_TAG_CORE_71,0,0
POWER_CONST_CACHE_W_TAG_CORE_71,0,0
POWER_TEXTURE_CACHE_R_CORE_71,0,0
POWER_TEXTURE_CACHE_W_CORE_71,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_71,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_71,0,0
POWER_SHARED_MEM_R_CORE_71,0,0
POWER_SHARED_MEM_W_CORE_71,0,0
POWER_SHARED_MEM_R_TAG_CORE_71,0,0
POWER_SHARED_MEM_W_TAG_CORE_71,0,0
POWER_BLOCK_STATES_R_CORE_72,0,0
POWER_BLOCK_STATES_W_CORE_72,0,0
POWER_FETCH_QUEUE_R_CORE_72,0,0
POWER_FETCH_QUEUE_W_CORE_72,0,0
POWER_INST_QUEUE_R_CORE_72,0,0
POWER_INST_QUEUE_W_CORE_72,0,0
POWER_BR_PRED_R_CORE_72,0,0
POWER_BR_PRED_W_CORE_72,0,0
POWER_RAS_R_CORE_72,0,0
POWER_RAS_W_CORE_72,0,0
POWER_ICACHE_R_CORE_72,0,0
POWER_ICACHE_W_CORE_72,0,0
POWER_ICACHE_R_TAG_CORE_72,0,0
POWER_ICACHE_MISS_BUF_R_CORE_72,0,0
POWER_ICACHE_MISS_BUF_W_CORE_72,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_72,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_72,0,0
POWER_ICACHE_TOT_ACC_CORE_72,0,0
POWER_ICACHE_CONF_CORE_72,0,0
POWER_INST_DECODER_R_CORE_72,0,0
POWER_INST_DECODER_W_CORE_72,0,0
POWER_MICRO_OP_SEQ_R_CORE_72,0,0
POWER_MICRO_OP_SEQ_W_CORE_72,0,0
POWER_OPERAND_DECODER_R_CORE_72,0,0
POWER_OPERAND_DECODER_W_CORE_72,0,0
POWER_UOP_QUEUE_R_CORE_72,0,0
POWER_UOP_QUEUE_W_CORE_72,0,0
POWER_REG_RENAMING_TABLE_R_CORE_72,0,0
POWER_REG_RENAMING_TABLE_W_CORE_72,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_72,0,0
POWER_FREELIST_R_CORE_72,0,0
POWER_FREELIST_W_CORE_72,0,0
POWER_RESERVATION_STATION_R_CORE_72,0,0
POWER_RESERVATION_STATION_W_CORE_72,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_72,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_72,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_72,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_72,0,0
POWER_PAYLOAD_RAM_R_CORE_72,0,0
POWER_PAYLOAD_RAM_W_CORE_72,0,0
POWER_EX_ALU_R_CORE_72,0,0
POWER_EX_FPU_R_CORE_72,0,0
POWER_EX_MUL_R_CORE_72,0,0
POWER_EX_SFU_R_CORE_72,0,0
POWER_REORDER_BUF_R_CORE_72,0,0
POWER_REORDER_BUF_W_CORE_72,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_72,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_72,0,0
POWER_FP_RENAME_R_CORE_72,0,0
POWER_FP_RENAME_W_CORE_72,0,0
POWER_LOAD_QUEUE_R_CORE_72,0,0
POWER_LOAD_QUEUE_W_CORE_72,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_72,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_72,0,0
POWER_STORE_QUEUE_R_CORE_72,0,0
POWER_STORE_QUEUE_W_CORE_72,0,0
POWER_STORE_QUEUE_R_TAG_CORE_72,0,0
POWER_STORE_QUEUE_W_TAG_CORE_72,0,0
POWER_DATA_TLB_R_CORE_72,0,0
POWER_DATA_TLB_W_CORE_72,0,0
POWER_DATA_TLB_R_TAG_CORE_72,0,0
POWER_DATA_TLB_W_TAG_CORE_72,0,0
POWER_INT_REGFILE_R_CORE_72,0,0
POWER_INT_REGFILE_W_CORE_72,0,0
POWER_FP_REGFILE_R_CORE_72,0,0
POWER_FP_REGFILE_W_CORE_72,0,0
POWER_GP_REGISTER_R_CORE_72,0,0
POWER_GP_REGISTER_W_CORE_72,0,0
POWER_FP_REGISTER_R_CORE_72,0,0
POWER_FP_REGISTER_W_CORE_72,0,0
POWER_SEGMENT_REGISTER_R_CORE_72,0,0
POWER_SEGMENT_REGISTER_W_CORE_72,0,0
POWER_CONTROL_REGISTER_R_CORE_72,0,0
POWER_CONTROL_REGISTER_W_CORE_72,0,0
POWER_FLAG_REGISTER_R_CORE_72,0,0
POWER_FLAG_REGISTER_W_CORE_72,0,0
POWER_EXEC_BYPASS_CORE_72,0,0
POWER_LOAD_BYPASS_CORE_72,0,0
POWER_PIPELINE_CORE_72,0,0
POWER_DCACHE_MISS_BUF_R_CORE_72,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_72,0,0
POWER_DCACHE_MISS_BUF_W_CORE_72,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_72,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_72,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_72,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_72,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_72,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_72,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_72,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_72,0,0
POWER_DCACHE_WB_BUF_R_CORE_72,0,0
POWER_L2CACHE_WB_BUF_R_CORE_72,0,0
POWER_DCACHE_WB_BUF_W_CORE_72,0,0
POWER_L2CACHE_WB_BUF_W_CORE_72,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_72,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_72,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_72,0,0
POWER_DCACHE_R_CORE_72,0,0
POWER_L2CACHE_R_CORE_72,0,0
POWER_DCACHE_W_CORE_72,0,0
POWER_L2CACHE_W_CORE_72,0,0
POWER_DCACHE_R_TAG_CORE_72,0,0
POWER_L2CACHE_R_TAG_CORE_72,0,0
POWER_CONST_CACHE_R_CORE_72,0,0
POWER_CONST_CACHE_W_CORE_72,0,0
POWER_CONST_CACHE_R_TAG_CORE_72,0,0
POWER_CONST_CACHE_W_TAG_CORE_72,0,0
POWER_TEXTURE_CACHE_R_CORE_72,0,0
POWER_TEXTURE_CACHE_W_CORE_72,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_72,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_72,0,0
POWER_SHARED_MEM_R_CORE_72,0,0
POWER_SHARED_MEM_W_CORE_72,0,0
POWER_SHARED_MEM_R_TAG_CORE_72,0,0
POWER_SHARED_MEM_W_TAG_CORE_72,0,0
POWER_BLOCK_STATES_R_CORE_73,0,0
POWER_BLOCK_STATES_W_CORE_73,0,0
POWER_FETCH_QUEUE_R_CORE_73,0,0
POWER_FETCH_QUEUE_W_CORE_73,0,0
POWER_INST_QUEUE_R_CORE_73,0,0
POWER_INST_QUEUE_W_CORE_73,0,0
POWER_BR_PRED_R_CORE_73,0,0
POWER_BR_PRED_W_CORE_73,0,0
POWER_RAS_R_CORE_73,0,0
POWER_RAS_W_CORE_73,0,0
POWER_ICACHE_R_CORE_73,0,0
POWER_ICACHE_W_CORE_73,0,0
POWER_ICACHE_R_TAG_CORE_73,0,0
POWER_ICACHE_MISS_BUF_R_CORE_73,0,0
POWER_ICACHE_MISS_BUF_W_CORE_73,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_73,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_73,0,0
POWER_ICACHE_TOT_ACC_CORE_73,0,0
POWER_ICACHE_CONF_CORE_73,0,0
POWER_INST_DECODER_R_CORE_73,0,0
POWER_INST_DECODER_W_CORE_73,0,0
POWER_MICRO_OP_SEQ_R_CORE_73,0,0
POWER_MICRO_OP_SEQ_W_CORE_73,0,0
POWER_OPERAND_DECODER_R_CORE_73,0,0
POWER_OPERAND_DECODER_W_CORE_73,0,0
POWER_UOP_QUEUE_R_CORE_73,0,0
POWER_UOP_QUEUE_W_CORE_73,0,0
POWER_REG_RENAMING_TABLE_R_CORE_73,0,0
POWER_REG_RENAMING_TABLE_W_CORE_73,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_73,0,0
POWER_FREELIST_R_CORE_73,0,0
POWER_FREELIST_W_CORE_73,0,0
POWER_RESERVATION_STATION_R_CORE_73,0,0
POWER_RESERVATION_STATION_W_CORE_73,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_73,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_73,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_73,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_73,0,0
POWER_PAYLOAD_RAM_R_CORE_73,0,0
POWER_PAYLOAD_RAM_W_CORE_73,0,0
POWER_EX_ALU_R_CORE_73,0,0
POWER_EX_FPU_R_CORE_73,0,0
POWER_EX_MUL_R_CORE_73,0,0
POWER_EX_SFU_R_CORE_73,0,0
POWER_REORDER_BUF_R_CORE_73,0,0
POWER_REORDER_BUF_W_CORE_73,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_73,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_73,0,0
POWER_FP_RENAME_R_CORE_73,0,0
POWER_FP_RENAME_W_CORE_73,0,0
POWER_LOAD_QUEUE_R_CORE_73,0,0
POWER_LOAD_QUEUE_W_CORE_73,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_73,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_73,0,0
POWER_STORE_QUEUE_R_CORE_73,0,0
POWER_STORE_QUEUE_W_CORE_73,0,0
POWER_STORE_QUEUE_R_TAG_CORE_73,0,0
POWER_STORE_QUEUE_W_TAG_CORE_73,0,0
POWER_DATA_TLB_R_CORE_73,0,0
POWER_DATA_TLB_W_CORE_73,0,0
POWER_DATA_TLB_R_TAG_CORE_73,0,0
POWER_DATA_TLB_W_TAG_CORE_73,0,0
POWER_INT_REGFILE_R_CORE_73,0,0
POWER_INT_REGFILE_W_CORE_73,0,0
POWER_FP_REGFILE_R_CORE_73,0,0
POWER_FP_REGFILE_W_CORE_73,0,0
POWER_GP_REGISTER_R_CORE_73,0,0
POWER_GP_REGISTER_W_CORE_73,0,0
POWER_FP_REGISTER_R_CORE_73,0,0
POWER_FP_REGISTER_W_CORE_73,0,0
POWER_SEGMENT_REGISTER_R_CORE_73,0,0
POWER_SEGMENT_REGISTER_W_CORE_73,0,0
POWER_CONTROL_REGISTER_R_CORE_73,0,0
POWER_CONTROL_REGISTER_W_CORE_73,0,0
POWER_FLAG_REGISTER_R_CORE_73,0,0
POWER_FLAG_REGISTER_W_CORE_73,0,0
POWER_EXEC_BYPASS_CORE_73,0,0
POWER_LOAD_BYPASS_CORE_73,0,0
POWER_PIPELINE_CORE_73,0,0
POWER_DCACHE_MISS_BUF_R_CORE_73,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_73,0,0
POWER_DCACHE_MISS_BUF_W_CORE_73,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_73,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_73,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_73,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_73,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_73,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_73,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_73,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_73,0,0
POWER_DCACHE_WB_BUF_R_CORE_73,0,0
POWER_L2CACHE_WB_BUF_R_CORE_73,0,0
POWER_DCACHE_WB_BUF_W_CORE_73,0,0
POWER_L2CACHE_WB_BUF_W_CORE_73,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_73,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_73,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_73,0,0
POWER_DCACHE_R_CORE_73,0,0
POWER_L2CACHE_R_CORE_73,0,0
POWER_DCACHE_W_CORE_73,0,0
POWER_L2CACHE_W_CORE_73,0,0
POWER_DCACHE_R_TAG_CORE_73,0,0
POWER_L2CACHE_R_TAG_CORE_73,0,0
POWER_CONST_CACHE_R_CORE_73,0,0
POWER_CONST_CACHE_W_CORE_73,0,0
POWER_CONST_CACHE_R_TAG_CORE_73,0,0
POWER_CONST_CACHE_W_TAG_CORE_73,0,0
POWER_TEXTURE_CACHE_R_CORE_73,0,0
POWER_TEXTURE_CACHE_W_CORE_73,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_73,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_73,0,0
POWER_SHARED_MEM_R_CORE_73,0,0
POWER_SHARED_MEM_W_CORE_73,0,0
POWER_SHARED_MEM_R_TAG_CORE_73,0,0
POWER_SHARED_MEM_W_TAG_CORE_73,0,0
POWER_BLOCK_STATES_R_CORE_74,0,0
POWER_BLOCK_STATES_W_CORE_74,0,0
POWER_FETCH_QUEUE_R_CORE_74,0,0
POWER_FETCH_QUEUE_W_CORE_74,0,0
POWER_INST_QUEUE_R_CORE_74,0,0
POWER_INST_QUEUE_W_CORE_74,0,0
POWER_BR_PRED_R_CORE_74,0,0
POWER_BR_PRED_W_CORE_74,0,0
POWER_RAS_R_CORE_74,0,0
POWER_RAS_W_CORE_74,0,0
POWER_ICACHE_R_CORE_74,0,0
POWER_ICACHE_W_CORE_74,0,0
POWER_ICACHE_R_TAG_CORE_74,0,0
POWER_ICACHE_MISS_BUF_R_CORE_74,0,0
POWER_ICACHE_MISS_BUF_W_CORE_74,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_74,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_74,0,0
POWER_ICACHE_TOT_ACC_CORE_74,0,0
POWER_ICACHE_CONF_CORE_74,0,0
POWER_INST_DECODER_R_CORE_74,0,0
POWER_INST_DECODER_W_CORE_74,0,0
POWER_MICRO_OP_SEQ_R_CORE_74,0,0
POWER_MICRO_OP_SEQ_W_CORE_74,0,0
POWER_OPERAND_DECODER_R_CORE_74,0,0
POWER_OPERAND_DECODER_W_CORE_74,0,0
POWER_UOP_QUEUE_R_CORE_74,0,0
POWER_UOP_QUEUE_W_CORE_74,0,0
POWER_REG_RENAMING_TABLE_R_CORE_74,0,0
POWER_REG_RENAMING_TABLE_W_CORE_74,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_74,0,0
POWER_FREELIST_R_CORE_74,0,0
POWER_FREELIST_W_CORE_74,0,0
POWER_RESERVATION_STATION_R_CORE_74,0,0
POWER_RESERVATION_STATION_W_CORE_74,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_74,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_74,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_74,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_74,0,0
POWER_PAYLOAD_RAM_R_CORE_74,0,0
POWER_PAYLOAD_RAM_W_CORE_74,0,0
POWER_EX_ALU_R_CORE_74,0,0
POWER_EX_FPU_R_CORE_74,0,0
POWER_EX_MUL_R_CORE_74,0,0
POWER_EX_SFU_R_CORE_74,0,0
POWER_REORDER_BUF_R_CORE_74,0,0
POWER_REORDER_BUF_W_CORE_74,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_74,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_74,0,0
POWER_FP_RENAME_R_CORE_74,0,0
POWER_FP_RENAME_W_CORE_74,0,0
POWER_LOAD_QUEUE_R_CORE_74,0,0
POWER_LOAD_QUEUE_W_CORE_74,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_74,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_74,0,0
POWER_STORE_QUEUE_R_CORE_74,0,0
POWER_STORE_QUEUE_W_CORE_74,0,0
POWER_STORE_QUEUE_R_TAG_CORE_74,0,0
POWER_STORE_QUEUE_W_TAG_CORE_74,0,0
POWER_DATA_TLB_R_CORE_74,0,0
POWER_DATA_TLB_W_CORE_74,0,0
POWER_DATA_TLB_R_TAG_CORE_74,0,0
POWER_DATA_TLB_W_TAG_CORE_74,0,0
POWER_INT_REGFILE_R_CORE_74,0,0
POWER_INT_REGFILE_W_CORE_74,0,0
POWER_FP_REGFILE_R_CORE_74,0,0
POWER_FP_REGFILE_W_CORE_74,0,0
POWER_GP_REGISTER_R_CORE_74,0,0
POWER_GP_REGISTER_W_CORE_74,0,0
POWER_FP_REGISTER_R_CORE_74,0,0
POWER_FP_REGISTER_W_CORE_74,0,0
POWER_SEGMENT_REGISTER_R_CORE_74,0,0
POWER_SEGMENT_REGISTER_W_CORE_74,0,0
POWER_CONTROL_REGISTER_R_CORE_74,0,0
POWER_CONTROL_REGISTER_W_CORE_74,0,0
POWER_FLAG_REGISTER_R_CORE_74,0,0
POWER_FLAG_REGISTER_W_CORE_74,0,0
POWER_EXEC_BYPASS_CORE_74,0,0
POWER_LOAD_BYPASS_CORE_74,0,0
POWER_PIPELINE_CORE_74,0,0
POWER_DCACHE_MISS_BUF_R_CORE_74,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_74,0,0
POWER_DCACHE_MISS_BUF_W_CORE_74,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_74,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_74,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_74,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_74,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_74,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_74,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_74,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_74,0,0
POWER_DCACHE_WB_BUF_R_CORE_74,0,0
POWER_L2CACHE_WB_BUF_R_CORE_74,0,0
POWER_DCACHE_WB_BUF_W_CORE_74,0,0
POWER_L2CACHE_WB_BUF_W_CORE_74,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_74,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_74,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_74,0,0
POWER_DCACHE_R_CORE_74,0,0
POWER_L2CACHE_R_CORE_74,0,0
POWER_DCACHE_W_CORE_74,0,0
POWER_L2CACHE_W_CORE_74,0,0
POWER_DCACHE_R_TAG_CORE_74,0,0
POWER_L2CACHE_R_TAG_CORE_74,0,0
POWER_CONST_CACHE_R_CORE_74,0,0
POWER_CONST_CACHE_W_CORE_74,0,0
POWER_CONST_CACHE_R_TAG_CORE_74,0,0
POWER_CONST_CACHE_W_TAG_CORE_74,0,0
POWER_TEXTURE_CACHE_R_CORE_74,0,0
POWER_TEXTURE_CACHE_W_CORE_74,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_74,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_74,0,0
POWER_SHARED_MEM_R_CORE_74,0,0
POWER_SHARED_MEM_W_CORE_74,0,0
POWER_SHARED_MEM_R_TAG_CORE_74,0,0
POWER_SHARED_MEM_W_TAG_CORE_74,0,0
POWER_BLOCK_STATES_R_CORE_75,0,0
POWER_BLOCK_STATES_W_CORE_75,0,0
POWER_FETCH_QUEUE_R_CORE_75,0,0
POWER_FETCH_QUEUE_W_CORE_75,0,0
POWER_INST_QUEUE_R_CORE_75,0,0
POWER_INST_QUEUE_W_CORE_75,0,0
POWER_BR_PRED_R_CORE_75,0,0
POWER_BR_PRED_W_CORE_75,0,0
POWER_RAS_R_CORE_75,0,0
POWER_RAS_W_CORE_75,0,0
POWER_ICACHE_R_CORE_75,0,0
POWER_ICACHE_W_CORE_75,0,0
POWER_ICACHE_R_TAG_CORE_75,0,0
POWER_ICACHE_MISS_BUF_R_CORE_75,0,0
POWER_ICACHE_MISS_BUF_W_CORE_75,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_75,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_75,0,0
POWER_ICACHE_TOT_ACC_CORE_75,0,0
POWER_ICACHE_CONF_CORE_75,0,0
POWER_INST_DECODER_R_CORE_75,0,0
POWER_INST_DECODER_W_CORE_75,0,0
POWER_MICRO_OP_SEQ_R_CORE_75,0,0
POWER_MICRO_OP_SEQ_W_CORE_75,0,0
POWER_OPERAND_DECODER_R_CORE_75,0,0
POWER_OPERAND_DECODER_W_CORE_75,0,0
POWER_UOP_QUEUE_R_CORE_75,0,0
POWER_UOP_QUEUE_W_CORE_75,0,0
POWER_REG_RENAMING_TABLE_R_CORE_75,0,0
POWER_REG_RENAMING_TABLE_W_CORE_75,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_75,0,0
POWER_FREELIST_R_CORE_75,0,0
POWER_FREELIST_W_CORE_75,0,0
POWER_RESERVATION_STATION_R_CORE_75,0,0
POWER_RESERVATION_STATION_W_CORE_75,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_75,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_75,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_75,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_75,0,0
POWER_PAYLOAD_RAM_R_CORE_75,0,0
POWER_PAYLOAD_RAM_W_CORE_75,0,0
POWER_EX_ALU_R_CORE_75,0,0
POWER_EX_FPU_R_CORE_75,0,0
POWER_EX_MUL_R_CORE_75,0,0
POWER_EX_SFU_R_CORE_75,0,0
POWER_REORDER_BUF_R_CORE_75,0,0
POWER_REORDER_BUF_W_CORE_75,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_75,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_75,0,0
POWER_FP_RENAME_R_CORE_75,0,0
POWER_FP_RENAME_W_CORE_75,0,0
POWER_LOAD_QUEUE_R_CORE_75,0,0
POWER_LOAD_QUEUE_W_CORE_75,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_75,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_75,0,0
POWER_STORE_QUEUE_R_CORE_75,0,0
POWER_STORE_QUEUE_W_CORE_75,0,0
POWER_STORE_QUEUE_R_TAG_CORE_75,0,0
POWER_STORE_QUEUE_W_TAG_CORE_75,0,0
POWER_DATA_TLB_R_CORE_75,0,0
POWER_DATA_TLB_W_CORE_75,0,0
POWER_DATA_TLB_R_TAG_CORE_75,0,0
POWER_DATA_TLB_W_TAG_CORE_75,0,0
POWER_INT_REGFILE_R_CORE_75,0,0
POWER_INT_REGFILE_W_CORE_75,0,0
POWER_FP_REGFILE_R_CORE_75,0,0
POWER_FP_REGFILE_W_CORE_75,0,0
POWER_GP_REGISTER_R_CORE_75,0,0
POWER_GP_REGISTER_W_CORE_75,0,0
POWER_FP_REGISTER_R_CORE_75,0,0
POWER_FP_REGISTER_W_CORE_75,0,0
POWER_SEGMENT_REGISTER_R_CORE_75,0,0
POWER_SEGMENT_REGISTER_W_CORE_75,0,0
POWER_CONTROL_REGISTER_R_CORE_75,0,0
POWER_CONTROL_REGISTER_W_CORE_75,0,0
POWER_FLAG_REGISTER_R_CORE_75,0,0
POWER_FLAG_REGISTER_W_CORE_75,0,0
POWER_EXEC_BYPASS_CORE_75,0,0
POWER_LOAD_BYPASS_CORE_75,0,0
POWER_PIPELINE_CORE_75,0,0
POWER_DCACHE_MISS_BUF_R_CORE_75,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_75,0,0
POWER_DCACHE_MISS_BUF_W_CORE_75,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_75,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_75,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_75,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_75,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_75,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_75,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_75,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_75,0,0
POWER_DCACHE_WB_BUF_R_CORE_75,0,0
POWER_L2CACHE_WB_BUF_R_CORE_75,0,0
POWER_DCACHE_WB_BUF_W_CORE_75,0,0
POWER_L2CACHE_WB_BUF_W_CORE_75,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_75,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_75,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_75,0,0
POWER_DCACHE_R_CORE_75,0,0
POWER_L2CACHE_R_CORE_75,0,0
POWER_DCACHE_W_CORE_75,0,0
POWER_L2CACHE_W_CORE_75,0,0
POWER_DCACHE_R_TAG_CORE_75,0,0
POWER_L2CACHE_R_TAG_CORE_75,0,0
POWER_CONST_CACHE_R_CORE_75,0,0
POWER_CONST_CACHE_W_CORE_75,0,0
POWER_CONST_CACHE_R_TAG_CORE_75,0,0
POWER_CONST_CACHE_W_TAG_CORE_75,0,0
POWER_TEXTURE_CACHE_R_CORE_75,0,0
POWER_TEXTURE_CACHE_W_CORE_75,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_75,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_75,0,0
POWER_SHARED_MEM_R_CORE_75,0,0
POWER_SHARED_MEM_W_CORE_75,0,0
POWER_SHARED_MEM_R_TAG_CORE_75,0,0
POWER_SHARED_MEM_W_TAG_CORE_75,0,0
POWER_BLOCK_STATES_R_CORE_76,0,0
POWER_BLOCK_STATES_W_CORE_76,0,0
POWER_FETCH_QUEUE_R_CORE_76,0,0
POWER_FETCH_QUEUE_W_CORE_76,0,0
POWER_INST_QUEUE_R_CORE_76,0,0
POWER_INST_QUEUE_W_CORE_76,0,0
POWER_BR_PRED_R_CORE_76,0,0
POWER_BR_PRED_W_CORE_76,0,0
POWER_RAS_R_CORE_76,0,0
POWER_RAS_W_CORE_76,0,0
POWER_ICACHE_R_CORE_76,0,0
POWER_ICACHE_W_CORE_76,0,0
POWER_ICACHE_R_TAG_CORE_76,0,0
POWER_ICACHE_MISS_BUF_R_CORE_76,0,0
POWER_ICACHE_MISS_BUF_W_CORE_76,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_76,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_76,0,0
POWER_ICACHE_TOT_ACC_CORE_76,0,0
POWER_ICACHE_CONF_CORE_76,0,0
POWER_INST_DECODER_R_CORE_76,0,0
POWER_INST_DECODER_W_CORE_76,0,0
POWER_MICRO_OP_SEQ_R_CORE_76,0,0
POWER_MICRO_OP_SEQ_W_CORE_76,0,0
POWER_OPERAND_DECODER_R_CORE_76,0,0
POWER_OPERAND_DECODER_W_CORE_76,0,0
POWER_UOP_QUEUE_R_CORE_76,0,0
POWER_UOP_QUEUE_W_CORE_76,0,0
POWER_REG_RENAMING_TABLE_R_CORE_76,0,0
POWER_REG_RENAMING_TABLE_W_CORE_76,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_76,0,0
POWER_FREELIST_R_CORE_76,0,0
POWER_FREELIST_W_CORE_76,0,0
POWER_RESERVATION_STATION_R_CORE_76,0,0
POWER_RESERVATION_STATION_W_CORE_76,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_76,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_76,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_76,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_76,0,0
POWER_PAYLOAD_RAM_R_CORE_76,0,0
POWER_PAYLOAD_RAM_W_CORE_76,0,0
POWER_EX_ALU_R_CORE_76,0,0
POWER_EX_FPU_R_CORE_76,0,0
POWER_EX_MUL_R_CORE_76,0,0
POWER_EX_SFU_R_CORE_76,0,0
POWER_REORDER_BUF_R_CORE_76,0,0
POWER_REORDER_BUF_W_CORE_76,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_76,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_76,0,0
POWER_FP_RENAME_R_CORE_76,0,0
POWER_FP_RENAME_W_CORE_76,0,0
POWER_LOAD_QUEUE_R_CORE_76,0,0
POWER_LOAD_QUEUE_W_CORE_76,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_76,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_76,0,0
POWER_STORE_QUEUE_R_CORE_76,0,0
POWER_STORE_QUEUE_W_CORE_76,0,0
POWER_STORE_QUEUE_R_TAG_CORE_76,0,0
POWER_STORE_QUEUE_W_TAG_CORE_76,0,0
POWER_DATA_TLB_R_CORE_76,0,0
POWER_DATA_TLB_W_CORE_76,0,0
POWER_DATA_TLB_R_TAG_CORE_76,0,0
POWER_DATA_TLB_W_TAG_CORE_76,0,0
POWER_INT_REGFILE_R_CORE_76,0,0
POWER_INT_REGFILE_W_CORE_76,0,0
POWER_FP_REGFILE_R_CORE_76,0,0
POWER_FP_REGFILE_W_CORE_76,0,0
POWER_GP_REGISTER_R_CORE_76,0,0
POWER_GP_REGISTER_W_CORE_76,0,0
POWER_FP_REGISTER_R_CORE_76,0,0
POWER_FP_REGISTER_W_CORE_76,0,0
POWER_SEGMENT_REGISTER_R_CORE_76,0,0
POWER_SEGMENT_REGISTER_W_CORE_76,0,0
POWER_CONTROL_REGISTER_R_CORE_76,0,0
POWER_CONTROL_REGISTER_W_CORE_76,0,0
POWER_FLAG_REGISTER_R_CORE_76,0,0
POWER_FLAG_REGISTER_W_CORE_76,0,0
POWER_EXEC_BYPASS_CORE_76,0,0
POWER_LOAD_BYPASS_CORE_76,0,0
POWER_PIPELINE_CORE_76,0,0
POWER_DCACHE_MISS_BUF_R_CORE_76,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_76,0,0
POWER_DCACHE_MISS_BUF_W_CORE_76,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_76,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_76,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_76,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_76,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_76,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_76,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_76,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_76,0,0
POWER_DCACHE_WB_BUF_R_CORE_76,0,0
POWER_L2CACHE_WB_BUF_R_CORE_76,0,0
POWER_DCACHE_WB_BUF_W_CORE_76,0,0
POWER_L2CACHE_WB_BUF_W_CORE_76,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_76,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_76,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_76,0,0
POWER_DCACHE_R_CORE_76,0,0
POWER_L2CACHE_R_CORE_76,0,0
POWER_DCACHE_W_CORE_76,0,0
POWER_L2CACHE_W_CORE_76,0,0
POWER_DCACHE_R_TAG_CORE_76,0,0
POWER_L2CACHE_R_TAG_CORE_76,0,0
POWER_CONST_CACHE_R_CORE_76,0,0
POWER_CONST_CACHE_W_CORE_76,0,0
POWER_CONST_CACHE_R_TAG_CORE_76,0,0
POWER_CONST_CACHE_W_TAG_CORE_76,0,0
POWER_TEXTURE_CACHE_R_CORE_76,0,0
POWER_TEXTURE_CACHE_W_CORE_76,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_76,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_76,0,0
POWER_SHARED_MEM_R_CORE_76,0,0
POWER_SHARED_MEM_W_CORE_76,0,0
POWER_SHARED_MEM_R_TAG_CORE_76,0,0
POWER_SHARED_MEM_W_TAG_CORE_76,0,0
POWER_BLOCK_STATES_R_CORE_77,0,0
POWER_BLOCK_STATES_W_CORE_77,0,0
POWER_FETCH_QUEUE_R_CORE_77,0,0
POWER_FETCH_QUEUE_W_CORE_77,0,0
POWER_INST_QUEUE_R_CORE_77,0,0
POWER_INST_QUEUE_W_CORE_77,0,0
POWER_BR_PRED_R_CORE_77,0,0
POWER_BR_PRED_W_CORE_77,0,0
POWER_RAS_R_CORE_77,0,0
POWER_RAS_W_CORE_77,0,0
POWER_ICACHE_R_CORE_77,0,0
POWER_ICACHE_W_CORE_77,0,0
POWER_ICACHE_R_TAG_CORE_77,0,0
POWER_ICACHE_MISS_BUF_R_CORE_77,0,0
POWER_ICACHE_MISS_BUF_W_CORE_77,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_77,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_77,0,0
POWER_ICACHE_TOT_ACC_CORE_77,0,0
POWER_ICACHE_CONF_CORE_77,0,0
POWER_INST_DECODER_R_CORE_77,0,0
POWER_INST_DECODER_W_CORE_77,0,0
POWER_MICRO_OP_SEQ_R_CORE_77,0,0
POWER_MICRO_OP_SEQ_W_CORE_77,0,0
POWER_OPERAND_DECODER_R_CORE_77,0,0
POWER_OPERAND_DECODER_W_CORE_77,0,0
POWER_UOP_QUEUE_R_CORE_77,0,0
POWER_UOP_QUEUE_W_CORE_77,0,0
POWER_REG_RENAMING_TABLE_R_CORE_77,0,0
POWER_REG_RENAMING_TABLE_W_CORE_77,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_77,0,0
POWER_FREELIST_R_CORE_77,0,0
POWER_FREELIST_W_CORE_77,0,0
POWER_RESERVATION_STATION_R_CORE_77,0,0
POWER_RESERVATION_STATION_W_CORE_77,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_77,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_77,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_77,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_77,0,0
POWER_PAYLOAD_RAM_R_CORE_77,0,0
POWER_PAYLOAD_RAM_W_CORE_77,0,0
POWER_EX_ALU_R_CORE_77,0,0
POWER_EX_FPU_R_CORE_77,0,0
POWER_EX_MUL_R_CORE_77,0,0
POWER_EX_SFU_R_CORE_77,0,0
POWER_REORDER_BUF_R_CORE_77,0,0
POWER_REORDER_BUF_W_CORE_77,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_77,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_77,0,0
POWER_FP_RENAME_R_CORE_77,0,0
POWER_FP_RENAME_W_CORE_77,0,0
POWER_LOAD_QUEUE_R_CORE_77,0,0
POWER_LOAD_QUEUE_W_CORE_77,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_77,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_77,0,0
POWER_STORE_QUEUE_R_CORE_77,0,0
POWER_STORE_QUEUE_W_CORE_77,0,0
POWER_STORE_QUEUE_R_TAG_CORE_77,0,0
POWER_STORE_QUEUE_W_TAG_CORE_77,0,0
POWER_DATA_TLB_R_CORE_77,0,0
POWER_DATA_TLB_W_CORE_77,0,0
POWER_DATA_TLB_R_TAG_CORE_77,0,0
POWER_DATA_TLB_W_TAG_CORE_77,0,0
POWER_INT_REGFILE_R_CORE_77,0,0
POWER_INT_REGFILE_W_CORE_77,0,0
POWER_FP_REGFILE_R_CORE_77,0,0
POWER_FP_REGFILE_W_CORE_77,0,0
POWER_GP_REGISTER_R_CORE_77,0,0
POWER_GP_REGISTER_W_CORE_77,0,0
POWER_FP_REGISTER_R_CORE_77,0,0
POWER_FP_REGISTER_W_CORE_77,0,0
POWER_SEGMENT_REGISTER_R_CORE_77,0,0
POWER_SEGMENT_REGISTER_W_CORE_77,0,0
POWER_CONTROL_REGISTER_R_CORE_77,0,0
POWER_CONTROL_REGISTER_W_CORE_77,0,0
POWER_FLAG_REGISTER_R_CORE_77,0,0
POWER_FLAG_REGISTER_W_CORE_77,0,0
POWER_EXEC_BYPASS_CORE_77,0,0
POWER_LOAD_BYPASS_CORE_77,0,0
POWER_PIPELINE_CORE_77,0,0
POWER_DCACHE_MISS_BUF_R_CORE_77,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_77,0,0
POWER_DCACHE_MISS_BUF_W_CORE_77,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_77,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_77,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_77,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_77,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_77,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_77,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_77,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_77,0,0
POWER_DCACHE_WB_BUF_R_CORE_77,0,0
POWER_L2CACHE_WB_BUF_R_CORE_77,0,0
POWER_DCACHE_WB_BUF_W_CORE_77,0,0
POWER_L2CACHE_WB_BUF_W_CORE_77,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_77,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_77,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_77,0,0
POWER_DCACHE_R_CORE_77,0,0
POWER_L2CACHE_R_CORE_77,0,0
POWER_DCACHE_W_CORE_77,0,0
POWER_L2CACHE_W_CORE_77,0,0
POWER_DCACHE_R_TAG_CORE_77,0,0
POWER_L2CACHE_R_TAG_CORE_77,0,0
POWER_CONST_CACHE_R_CORE_77,0,0
POWER_CONST_CACHE_W_CORE_77,0,0
POWER_CONST_CACHE_R_TAG_CORE_77,0,0
POWER_CONST_CACHE_W_TAG_CORE_77,0,0
POWER_TEXTURE_CACHE_R_CORE_77,0,0
POWER_TEXTURE_CACHE_W_CORE_77,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_77,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_77,0,0
POWER_SHARED_MEM_R_CORE_77,0,0
POWER_SHARED_MEM_W_CORE_77,0,0
POWER_SHARED_MEM_R_TAG_CORE_77,0,0
POWER_SHARED_MEM_W_TAG_CORE_77,0,0
POWER_BLOCK_STATES_R_CORE_78,0,0
POWER_BLOCK_STATES_W_CORE_78,0,0
POWER_FETCH_QUEUE_R_CORE_78,0,0
POWER_FETCH_QUEUE_W_CORE_78,0,0
POWER_INST_QUEUE_R_CORE_78,0,0
POWER_INST_QUEUE_W_CORE_78,0,0
POWER_BR_PRED_R_CORE_78,0,0
POWER_BR_PRED_W_CORE_78,0,0
POWER_RAS_R_CORE_78,0,0
POWER_RAS_W_CORE_78,0,0
POWER_ICACHE_R_CORE_78,0,0
POWER_ICACHE_W_CORE_78,0,0
POWER_ICACHE_R_TAG_CORE_78,0,0
POWER_ICACHE_MISS_BUF_R_CORE_78,0,0
POWER_ICACHE_MISS_BUF_W_CORE_78,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_78,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_78,0,0
POWER_ICACHE_TOT_ACC_CORE_78,0,0
POWER_ICACHE_CONF_CORE_78,0,0
POWER_INST_DECODER_R_CORE_78,0,0
POWER_INST_DECODER_W_CORE_78,0,0
POWER_MICRO_OP_SEQ_R_CORE_78,0,0
POWER_MICRO_OP_SEQ_W_CORE_78,0,0
POWER_OPERAND_DECODER_R_CORE_78,0,0
POWER_OPERAND_DECODER_W_CORE_78,0,0
POWER_UOP_QUEUE_R_CORE_78,0,0
POWER_UOP_QUEUE_W_CORE_78,0,0
POWER_REG_RENAMING_TABLE_R_CORE_78,0,0
POWER_REG_RENAMING_TABLE_W_CORE_78,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_78,0,0
POWER_FREELIST_R_CORE_78,0,0
POWER_FREELIST_W_CORE_78,0,0
POWER_RESERVATION_STATION_R_CORE_78,0,0
POWER_RESERVATION_STATION_W_CORE_78,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_78,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_78,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_78,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_78,0,0
POWER_PAYLOAD_RAM_R_CORE_78,0,0
POWER_PAYLOAD_RAM_W_CORE_78,0,0
POWER_EX_ALU_R_CORE_78,0,0
POWER_EX_FPU_R_CORE_78,0,0
POWER_EX_MUL_R_CORE_78,0,0
POWER_EX_SFU_R_CORE_78,0,0
POWER_REORDER_BUF_R_CORE_78,0,0
POWER_REORDER_BUF_W_CORE_78,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_78,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_78,0,0
POWER_FP_RENAME_R_CORE_78,0,0
POWER_FP_RENAME_W_CORE_78,0,0
POWER_LOAD_QUEUE_R_CORE_78,0,0
POWER_LOAD_QUEUE_W_CORE_78,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_78,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_78,0,0
POWER_STORE_QUEUE_R_CORE_78,0,0
POWER_STORE_QUEUE_W_CORE_78,0,0
POWER_STORE_QUEUE_R_TAG_CORE_78,0,0
POWER_STORE_QUEUE_W_TAG_CORE_78,0,0
POWER_DATA_TLB_R_CORE_78,0,0
POWER_DATA_TLB_W_CORE_78,0,0
POWER_DATA_TLB_R_TAG_CORE_78,0,0
POWER_DATA_TLB_W_TAG_CORE_78,0,0
POWER_INT_REGFILE_R_CORE_78,0,0
POWER_INT_REGFILE_W_CORE_78,0,0
POWER_FP_REGFILE_R_CORE_78,0,0
POWER_FP_REGFILE_W_CORE_78,0,0
POWER_GP_REGISTER_R_CORE_78,0,0
POWER_GP_REGISTER_W_CORE_78,0,0
POWER_FP_REGISTER_R_CORE_78,0,0
POWER_FP_REGISTER_W_CORE_78,0,0
POWER_SEGMENT_REGISTER_R_CORE_78,0,0
POWER_SEGMENT_REGISTER_W_CORE_78,0,0
POWER_CONTROL_REGISTER_R_CORE_78,0,0
POWER_CONTROL_REGISTER_W_CORE_78,0,0
POWER_FLAG_REGISTER_R_CORE_78,0,0
POWER_FLAG_REGISTER_W_CORE_78,0,0
POWER_EXEC_BYPASS_CORE_78,0,0
POWER_LOAD_BYPASS_CORE_78,0,0
POWER_PIPELINE_CORE_78,0,0
POWER_DCACHE_MISS_BUF_R_CORE_78,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_78,0,0
POWER_DCACHE_MISS_BUF_W_CORE_78,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_78,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_78,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_78,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_78,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_78,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_78,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_78,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_78,0,0
POWER_DCACHE_WB_BUF_R_CORE_78,0,0
POWER_L2CACHE_WB_BUF_R_CORE_78,0,0
POWER_DCACHE_WB_BUF_W_CORE_78,0,0
POWER_L2CACHE_WB_BUF_W_CORE_78,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_78,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_78,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_78,0,0
POWER_DCACHE_R_CORE_78,0,0
POWER_L2CACHE_R_CORE_78,0,0
POWER_DCACHE_W_CORE_78,0,0
POWER_L2CACHE_W_CORE_78,0,0
POWER_DCACHE_R_TAG_CORE_78,0,0
POWER_L2CACHE_R_TAG_CORE_78,0,0
POWER_CONST_CACHE_R_CORE_78,0,0
POWER_CONST_CACHE_W_CORE_78,0,0
POWER_CONST_CACHE_R_TAG_CORE_78,0,0
POWER_CONST_CACHE_W_TAG_CORE_78,0,0
POWER_TEXTURE_CACHE_R_CORE_78,0,0
POWER_TEXTURE_CACHE_W_CORE_78,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_78,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_78,0,0
POWER_SHARED_MEM_R_CORE_78,0,0
POWER_SHARED_MEM_W_CORE_78,0,0
POWER_SHARED_MEM_R_TAG_CORE_78,0,0
POWER_SHARED_MEM_W_TAG_CORE_78,0,0
POWER_BLOCK_STATES_R_CORE_79,0,0
POWER_BLOCK_STATES_W_CORE_79,0,0
POWER_FETCH_QUEUE_R_CORE_79,0,0
POWER_FETCH_QUEUE_W_CORE_79,0,0
POWER_INST_QUEUE_R_CORE_79,0,0
POWER_INST_QUEUE_W_CORE_79,0,0
POWER_BR_PRED_R_CORE_79,0,0
POWER_BR_PRED_W_CORE_79,0,0
POWER_RAS_R_CORE_79,0,0
POWER_RAS_W_CORE_79,0,0
POWER_ICACHE_R_CORE_79,0,0
POWER_ICACHE_W_CORE_79,0,0
POWER_ICACHE_R_TAG_CORE_79,0,0
POWER_ICACHE_MISS_BUF_R_CORE_79,0,0
POWER_ICACHE_MISS_BUF_W_CORE_79,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_79,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_79,0,0
POWER_ICACHE_TOT_ACC_CORE_79,0,0
POWER_ICACHE_CONF_CORE_79,0,0
POWER_INST_DECODER_R_CORE_79,0,0
POWER_INST_DECODER_W_CORE_79,0,0
POWER_MICRO_OP_SEQ_R_CORE_79,0,0
POWER_MICRO_OP_SEQ_W_CORE_79,0,0
POWER_OPERAND_DECODER_R_CORE_79,0,0
POWER_OPERAND_DECODER_W_CORE_79,0,0
POWER_UOP_QUEUE_R_CORE_79,0,0
POWER_UOP_QUEUE_W_CORE_79,0,0
POWER_REG_RENAMING_TABLE_R_CORE_79,0,0
POWER_REG_RENAMING_TABLE_W_CORE_79,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_79,0,0
POWER_FREELIST_R_CORE_79,0,0
POWER_FREELIST_W_CORE_79,0,0
POWER_RESERVATION_STATION_R_CORE_79,0,0
POWER_RESERVATION_STATION_W_CORE_79,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_79,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_79,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_79,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_79,0,0
POWER_PAYLOAD_RAM_R_CORE_79,0,0
POWER_PAYLOAD_RAM_W_CORE_79,0,0
POWER_EX_ALU_R_CORE_79,0,0
POWER_EX_FPU_R_CORE_79,0,0
POWER_EX_MUL_R_CORE_79,0,0
POWER_EX_SFU_R_CORE_79,0,0
POWER_REORDER_BUF_R_CORE_79,0,0
POWER_REORDER_BUF_W_CORE_79,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_79,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_79,0,0
POWER_FP_RENAME_R_CORE_79,0,0
POWER_FP_RENAME_W_CORE_79,0,0
POWER_LOAD_QUEUE_R_CORE_79,0,0
POWER_LOAD_QUEUE_W_CORE_79,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_79,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_79,0,0
POWER_STORE_QUEUE_R_CORE_79,0,0
POWER_STORE_QUEUE_W_CORE_79,0,0
POWER_STORE_QUEUE_R_TAG_CORE_79,0,0
POWER_STORE_QUEUE_W_TAG_CORE_79,0,0
POWER_DATA_TLB_R_CORE_79,0,0
POWER_DATA_TLB_W_CORE_79,0,0
POWER_DATA_TLB_R_TAG_CORE_79,0,0
POWER_DATA_TLB_W_TAG_CORE_79,0,0
POWER_INT_REGFILE_R_CORE_79,0,0
POWER_INT_REGFILE_W_CORE_79,0,0
POWER_FP_REGFILE_R_CORE_79,0,0
POWER_FP_REGFILE_W_CORE_79,0,0
POWER_GP_REGISTER_R_CORE_79,0,0
POWER_GP_REGISTER_W_CORE_79,0,0
POWER_FP_REGISTER_R_CORE_79,0,0
POWER_FP_REGISTER_W_CORE_79,0,0
POWER_SEGMENT_REGISTER_R_CORE_79,0,0
POWER_SEGMENT_REGISTER_W_CORE_79,0,0
POWER_CONTROL_REGISTER_R_CORE_79,0,0
POWER_CONTROL_REGISTER_W_CORE_79,0,0
POWER_FLAG_REGISTER_R_CORE_79,0,0
POWER_FLAG_REGISTER_W_CORE_79,0,0
POWER_EXEC_BYPASS_CORE_79,0,0
POWER_LOAD_BYPASS_CORE_79,0,0
POWER_PIPELINE_CORE_79,0,0
POWER_DCACHE_MISS_BUF_R_CORE_79,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_79,0,0
POWER_DCACHE_MISS_BUF_W_CORE_79,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_79,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_79,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_79,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_79,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_79,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_79,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_79,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_79,0,0
POWER_DCACHE_WB_BUF_R_CORE_79,0,0
POWER_L2CACHE_WB_BUF_R_CORE_79,0,0
POWER_DCACHE_WB_BUF_W_CORE_79,0,0
POWER_L2CACHE_WB_BUF_W_CORE_79,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_79,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_79,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_79,0,0
POWER_DCACHE_R_CORE_79,0,0
POWER_L2CACHE_R_CORE_79,0,0
POWER_DCACHE_W_CORE_79,0,0
POWER_L2CACHE_W_CORE_79,0,0
POWER_DCACHE_R_TAG_CORE_79,0,0
POWER_L2CACHE_R_TAG_CORE_79,0,0
POWER_CONST_CACHE_R_CORE_79,0,0
POWER_CONST_CACHE_W_CORE_79,0,0
POWER_CONST_CACHE_R_TAG_CORE_79,0,0
POWER_CONST_CACHE_W_TAG_CORE_79,0,0
POWER_TEXTURE_CACHE_R_CORE_79,0,0
POWER_TEXTURE_CACHE_W_CORE_79,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_79,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_79,0,0
POWER_SHARED_MEM_R_CORE_79,0,0
POWER_SHARED_MEM_W_CORE_79,0,0
POWER_SHARED_MEM_R_TAG_CORE_79,0,0
POWER_SHARED_MEM_W_TAG_CORE_79,0,0
POWER_BLOCK_STATES_R_CORE_80,0,0
POWER_BLOCK_STATES_W_CORE_80,0,0
POWER_FETCH_QUEUE_R_CORE_80,0,0
POWER_FETCH_QUEUE_W_CORE_80,0,0
POWER_INST_QUEUE_R_CORE_80,0,0
POWER_INST_QUEUE_W_CORE_80,0,0
POWER_BR_PRED_R_CORE_80,0,0
POWER_BR_PRED_W_CORE_80,0,0
POWER_RAS_R_CORE_80,0,0
POWER_RAS_W_CORE_80,0,0
POWER_ICACHE_R_CORE_80,0,0
POWER_ICACHE_W_CORE_80,0,0
POWER_ICACHE_R_TAG_CORE_80,0,0
POWER_ICACHE_MISS_BUF_R_CORE_80,0,0
POWER_ICACHE_MISS_BUF_W_CORE_80,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_80,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_80,0,0
POWER_ICACHE_TOT_ACC_CORE_80,0,0
POWER_ICACHE_CONF_CORE_80,0,0
POWER_INST_DECODER_R_CORE_80,0,0
POWER_INST_DECODER_W_CORE_80,0,0
POWER_MICRO_OP_SEQ_R_CORE_80,0,0
POWER_MICRO_OP_SEQ_W_CORE_80,0,0
POWER_OPERAND_DECODER_R_CORE_80,0,0
POWER_OPERAND_DECODER_W_CORE_80,0,0
POWER_UOP_QUEUE_R_CORE_80,0,0
POWER_UOP_QUEUE_W_CORE_80,0,0
POWER_REG_RENAMING_TABLE_R_CORE_80,0,0
POWER_REG_RENAMING_TABLE_W_CORE_80,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_80,0,0
POWER_FREELIST_R_CORE_80,0,0
POWER_FREELIST_W_CORE_80,0,0
POWER_RESERVATION_STATION_R_CORE_80,0,0
POWER_RESERVATION_STATION_W_CORE_80,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_80,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_80,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_80,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_80,0,0
POWER_PAYLOAD_RAM_R_CORE_80,0,0
POWER_PAYLOAD_RAM_W_CORE_80,0,0
POWER_EX_ALU_R_CORE_80,0,0
POWER_EX_FPU_R_CORE_80,0,0
POWER_EX_MUL_R_CORE_80,0,0
POWER_EX_SFU_R_CORE_80,0,0
POWER_REORDER_BUF_R_CORE_80,0,0
POWER_REORDER_BUF_W_CORE_80,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_80,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_80,0,0
POWER_FP_RENAME_R_CORE_80,0,0
POWER_FP_RENAME_W_CORE_80,0,0
POWER_LOAD_QUEUE_R_CORE_80,0,0
POWER_LOAD_QUEUE_W_CORE_80,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_80,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_80,0,0
POWER_STORE_QUEUE_R_CORE_80,0,0
POWER_STORE_QUEUE_W_CORE_80,0,0
POWER_STORE_QUEUE_R_TAG_CORE_80,0,0
POWER_STORE_QUEUE_W_TAG_CORE_80,0,0
POWER_DATA_TLB_R_CORE_80,0,0
POWER_DATA_TLB_W_CORE_80,0,0
POWER_DATA_TLB_R_TAG_CORE_80,0,0
POWER_DATA_TLB_W_TAG_CORE_80,0,0
POWER_INT_REGFILE_R_CORE_80,0,0
POWER_INT_REGFILE_W_CORE_80,0,0
POWER_FP_REGFILE_R_CORE_80,0,0
POWER_FP_REGFILE_W_CORE_80,0,0
POWER_GP_REGISTER_R_CORE_80,0,0
POWER_GP_REGISTER_W_CORE_80,0,0
POWER_FP_REGISTER_R_CORE_80,0,0
POWER_FP_REGISTER_W_CORE_80,0,0
POWER_SEGMENT_REGISTER_R_CORE_80,0,0
POWER_SEGMENT_REGISTER_W_CORE_80,0,0
POWER_CONTROL_REGISTER_R_CORE_80,0,0
POWER_CONTROL_REGISTER_W_CORE_80,0,0
POWER_FLAG_REGISTER_R_CORE_80,0,0
POWER_FLAG_REGISTER_W_CORE_80,0,0
POWER_EXEC_BYPASS_CORE_80,0,0
POWER_LOAD_BYPASS_CORE_80,0,0
POWER_PIPELINE_CORE_80,0,0
POWER_DCACHE_MISS_BUF_R_CORE_80,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_80,0,0
POWER_DCACHE_MISS_BUF_W_CORE_80,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_80,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_80,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_80,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_80,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_80,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_80,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_80,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_80,0,0
POWER_DCACHE_WB_BUF_R_CORE_80,0,0
POWER_L2CACHE_WB_BUF_R_CORE_80,0,0
POWER_DCACHE_WB_BUF_W_CORE_80,0,0
POWER_L2CACHE_WB_BUF_W_CORE_80,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_80,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_80,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_80,0,0
POWER_DCACHE_R_CORE_80,0,0
POWER_L2CACHE_R_CORE_80,0,0
POWER_DCACHE_W_CORE_80,0,0
POWER_L2CACHE_W_CORE_80,0,0
POWER_DCACHE_R_TAG_CORE_80,0,0
POWER_L2CACHE_R_TAG_CORE_80,0,0
POWER_CONST_CACHE_R_CORE_80,0,0
POWER_CONST_CACHE_W_CORE_80,0,0
POWER_CONST_CACHE_R_TAG_CORE_80,0,0
POWER_CONST_CACHE_W_TAG_CORE_80,0,0
POWER_TEXTURE_CACHE_R_CORE_80,0,0
POWER_TEXTURE_CACHE_W_CORE_80,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_80,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_80,0,0
POWER_SHARED_MEM_R_CORE_80,0,0
POWER_SHARED_MEM_W_CORE_80,0,0
POWER_SHARED_MEM_R_TAG_CORE_80,0,0
POWER_SHARED_MEM_W_TAG_CORE_80,0,0
POWER_BLOCK_STATES_R_CORE_81,0,0
POWER_BLOCK_STATES_W_CORE_81,0,0
POWER_FETCH_QUEUE_R_CORE_81,0,0
POWER_FETCH_QUEUE_W_CORE_81,0,0
POWER_INST_QUEUE_R_CORE_81,0,0
POWER_INST_QUEUE_W_CORE_81,0,0
POWER_BR_PRED_R_CORE_81,0,0
POWER_BR_PRED_W_CORE_81,0,0
POWER_RAS_R_CORE_81,0,0
POWER_RAS_W_CORE_81,0,0
POWER_ICACHE_R_CORE_81,0,0
POWER_ICACHE_W_CORE_81,0,0
POWER_ICACHE_R_TAG_CORE_81,0,0
POWER_ICACHE_MISS_BUF_R_CORE_81,0,0
POWER_ICACHE_MISS_BUF_W_CORE_81,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_81,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_81,0,0
POWER_ICACHE_TOT_ACC_CORE_81,0,0
POWER_ICACHE_CONF_CORE_81,0,0
POWER_INST_DECODER_R_CORE_81,0,0
POWER_INST_DECODER_W_CORE_81,0,0
POWER_MICRO_OP_SEQ_R_CORE_81,0,0
POWER_MICRO_OP_SEQ_W_CORE_81,0,0
POWER_OPERAND_DECODER_R_CORE_81,0,0
POWER_OPERAND_DECODER_W_CORE_81,0,0
POWER_UOP_QUEUE_R_CORE_81,0,0
POWER_UOP_QUEUE_W_CORE_81,0,0
POWER_REG_RENAMING_TABLE_R_CORE_81,0,0
POWER_REG_RENAMING_TABLE_W_CORE_81,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_81,0,0
POWER_FREELIST_R_CORE_81,0,0
POWER_FREELIST_W_CORE_81,0,0
POWER_RESERVATION_STATION_R_CORE_81,0,0
POWER_RESERVATION_STATION_W_CORE_81,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_81,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_81,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_81,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_81,0,0
POWER_PAYLOAD_RAM_R_CORE_81,0,0
POWER_PAYLOAD_RAM_W_CORE_81,0,0
POWER_EX_ALU_R_CORE_81,0,0
POWER_EX_FPU_R_CORE_81,0,0
POWER_EX_MUL_R_CORE_81,0,0
POWER_EX_SFU_R_CORE_81,0,0
POWER_REORDER_BUF_R_CORE_81,0,0
POWER_REORDER_BUF_W_CORE_81,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_81,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_81,0,0
POWER_FP_RENAME_R_CORE_81,0,0
POWER_FP_RENAME_W_CORE_81,0,0
POWER_LOAD_QUEUE_R_CORE_81,0,0
POWER_LOAD_QUEUE_W_CORE_81,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_81,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_81,0,0
POWER_STORE_QUEUE_R_CORE_81,0,0
POWER_STORE_QUEUE_W_CORE_81,0,0
POWER_STORE_QUEUE_R_TAG_CORE_81,0,0
POWER_STORE_QUEUE_W_TAG_CORE_81,0,0
POWER_DATA_TLB_R_CORE_81,0,0
POWER_DATA_TLB_W_CORE_81,0,0
POWER_DATA_TLB_R_TAG_CORE_81,0,0
POWER_DATA_TLB_W_TAG_CORE_81,0,0
POWER_INT_REGFILE_R_CORE_81,0,0
POWER_INT_REGFILE_W_CORE_81,0,0
POWER_FP_REGFILE_R_CORE_81,0,0
POWER_FP_REGFILE_W_CORE_81,0,0
POWER_GP_REGISTER_R_CORE_81,0,0
POWER_GP_REGISTER_W_CORE_81,0,0
POWER_FP_REGISTER_R_CORE_81,0,0
POWER_FP_REGISTER_W_CORE_81,0,0
POWER_SEGMENT_REGISTER_R_CORE_81,0,0
POWER_SEGMENT_REGISTER_W_CORE_81,0,0
POWER_CONTROL_REGISTER_R_CORE_81,0,0
POWER_CONTROL_REGISTER_W_CORE_81,0,0
POWER_FLAG_REGISTER_R_CORE_81,0,0
POWER_FLAG_REGISTER_W_CORE_81,0,0
POWER_EXEC_BYPASS_CORE_81,0,0
POWER_LOAD_BYPASS_CORE_81,0,0
POWER_PIPELINE_CORE_81,0,0
POWER_DCACHE_MISS_BUF_R_CORE_81,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_81,0,0
POWER_DCACHE_MISS_BUF_W_CORE_81,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_81,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_81,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_81,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_81,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_81,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_81,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_81,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_81,0,0
POWER_DCACHE_WB_BUF_R_CORE_81,0,0
POWER_L2CACHE_WB_BUF_R_CORE_81,0,0
POWER_DCACHE_WB_BUF_W_CORE_81,0,0
POWER_L2CACHE_WB_BUF_W_CORE_81,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_81,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_81,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_81,0,0
POWER_DCACHE_R_CORE_81,0,0
POWER_L2CACHE_R_CORE_81,0,0
POWER_DCACHE_W_CORE_81,0,0
POWER_L2CACHE_W_CORE_81,0,0
POWER_DCACHE_R_TAG_CORE_81,0,0
POWER_L2CACHE_R_TAG_CORE_81,0,0
POWER_CONST_CACHE_R_CORE_81,0,0
POWER_CONST_CACHE_W_CORE_81,0,0
POWER_CONST_CACHE_R_TAG_CORE_81,0,0
POWER_CONST_CACHE_W_TAG_CORE_81,0,0
POWER_TEXTURE_CACHE_R_CORE_81,0,0
POWER_TEXTURE_CACHE_W_CORE_81,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_81,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_81,0,0
POWER_SHARED_MEM_R_CORE_81,0,0
POWER_SHARED_MEM_W_CORE_81,0,0
POWER_SHARED_MEM_R_TAG_CORE_81,0,0
POWER_SHARED_MEM_W_TAG_CORE_81,0,0
POWER_BLOCK_STATES_R_CORE_82,0,0
POWER_BLOCK_STATES_W_CORE_82,0,0
POWER_FETCH_QUEUE_R_CORE_82,0,0
POWER_FETCH_QUEUE_W_CORE_82,0,0
POWER_INST_QUEUE_R_CORE_82,0,0
POWER_INST_QUEUE_W_CORE_82,0,0
POWER_BR_PRED_R_CORE_82,0,0
POWER_BR_PRED_W_CORE_82,0,0
POWER_RAS_R_CORE_82,0,0
POWER_RAS_W_CORE_82,0,0
POWER_ICACHE_R_CORE_82,0,0
POWER_ICACHE_W_CORE_82,0,0
POWER_ICACHE_R_TAG_CORE_82,0,0
POWER_ICACHE_MISS_BUF_R_CORE_82,0,0
POWER_ICACHE_MISS_BUF_W_CORE_82,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_82,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_82,0,0
POWER_ICACHE_TOT_ACC_CORE_82,0,0
POWER_ICACHE_CONF_CORE_82,0,0
POWER_INST_DECODER_R_CORE_82,0,0
POWER_INST_DECODER_W_CORE_82,0,0
POWER_MICRO_OP_SEQ_R_CORE_82,0,0
POWER_MICRO_OP_SEQ_W_CORE_82,0,0
POWER_OPERAND_DECODER_R_CORE_82,0,0
POWER_OPERAND_DECODER_W_CORE_82,0,0
POWER_UOP_QUEUE_R_CORE_82,0,0
POWER_UOP_QUEUE_W_CORE_82,0,0
POWER_REG_RENAMING_TABLE_R_CORE_82,0,0
POWER_REG_RENAMING_TABLE_W_CORE_82,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_82,0,0
POWER_FREELIST_R_CORE_82,0,0
POWER_FREELIST_W_CORE_82,0,0
POWER_RESERVATION_STATION_R_CORE_82,0,0
POWER_RESERVATION_STATION_W_CORE_82,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_82,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_82,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_82,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_82,0,0
POWER_PAYLOAD_RAM_R_CORE_82,0,0
POWER_PAYLOAD_RAM_W_CORE_82,0,0
POWER_EX_ALU_R_CORE_82,0,0
POWER_EX_FPU_R_CORE_82,0,0
POWER_EX_MUL_R_CORE_82,0,0
POWER_EX_SFU_R_CORE_82,0,0
POWER_REORDER_BUF_R_CORE_82,0,0
POWER_REORDER_BUF_W_CORE_82,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_82,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_82,0,0
POWER_FP_RENAME_R_CORE_82,0,0
POWER_FP_RENAME_W_CORE_82,0,0
POWER_LOAD_QUEUE_R_CORE_82,0,0
POWER_LOAD_QUEUE_W_CORE_82,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_82,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_82,0,0
POWER_STORE_QUEUE_R_CORE_82,0,0
POWER_STORE_QUEUE_W_CORE_82,0,0
POWER_STORE_QUEUE_R_TAG_CORE_82,0,0
POWER_STORE_QUEUE_W_TAG_CORE_82,0,0
POWER_DATA_TLB_R_CORE_82,0,0
POWER_DATA_TLB_W_CORE_82,0,0
POWER_DATA_TLB_R_TAG_CORE_82,0,0
POWER_DATA_TLB_W_TAG_CORE_82,0,0
POWER_INT_REGFILE_R_CORE_82,0,0
POWER_INT_REGFILE_W_CORE_82,0,0
POWER_FP_REGFILE_R_CORE_82,0,0
POWER_FP_REGFILE_W_CORE_82,0,0
POWER_GP_REGISTER_R_CORE_82,0,0
POWER_GP_REGISTER_W_CORE_82,0,0
POWER_FP_REGISTER_R_CORE_82,0,0
POWER_FP_REGISTER_W_CORE_82,0,0
POWER_SEGMENT_REGISTER_R_CORE_82,0,0
POWER_SEGMENT_REGISTER_W_CORE_82,0,0
POWER_CONTROL_REGISTER_R_CORE_82,0,0
POWER_CONTROL_REGISTER_W_CORE_82,0,0
POWER_FLAG_REGISTER_R_CORE_82,0,0
POWER_FLAG_REGISTER_W_CORE_82,0,0
POWER_EXEC_BYPASS_CORE_82,0,0
POWER_LOAD_BYPASS_CORE_82,0,0
POWER_PIPELINE_CORE_82,0,0
POWER_DCACHE_MISS_BUF_R_CORE_82,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_82,0,0
POWER_DCACHE_MISS_BUF_W_CORE_82,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_82,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_82,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_82,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_82,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_82,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_82,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_82,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_82,0,0
POWER_DCACHE_WB_BUF_R_CORE_82,0,0
POWER_L2CACHE_WB_BUF_R_CORE_82,0,0
POWER_DCACHE_WB_BUF_W_CORE_82,0,0
POWER_L2CACHE_WB_BUF_W_CORE_82,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_82,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_82,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_82,0,0
POWER_DCACHE_R_CORE_82,0,0
POWER_L2CACHE_R_CORE_82,0,0
POWER_DCACHE_W_CORE_82,0,0
POWER_L2CACHE_W_CORE_82,0,0
POWER_DCACHE_R_TAG_CORE_82,0,0
POWER_L2CACHE_R_TAG_CORE_82,0,0
POWER_CONST_CACHE_R_CORE_82,0,0
POWER_CONST_CACHE_W_CORE_82,0,0
POWER_CONST_CACHE_R_TAG_CORE_82,0,0
POWER_CONST_CACHE_W_TAG_CORE_82,0,0
POWER_TEXTURE_CACHE_R_CORE_82,0,0
POWER_TEXTURE_CACHE_W_CORE_82,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_82,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_82,0,0
POWER_SHARED_MEM_R_CORE_82,0,0
POWER_SHARED_MEM_W_CORE_82,0,0
POWER_SHARED_MEM_R_TAG_CORE_82,0,0
POWER_SHARED_MEM_W_TAG_CORE_82,0,0
POWER_BLOCK_STATES_R_CORE_83,0,0
POWER_BLOCK_STATES_W_CORE_83,0,0
POWER_FETCH_QUEUE_R_CORE_83,0,0
POWER_FETCH_QUEUE_W_CORE_83,0,0
POWER_INST_QUEUE_R_CORE_83,0,0
POWER_INST_QUEUE_W_CORE_83,0,0
POWER_BR_PRED_R_CORE_83,0,0
POWER_BR_PRED_W_CORE_83,0,0
POWER_RAS_R_CORE_83,0,0
POWER_RAS_W_CORE_83,0,0
POWER_ICACHE_R_CORE_83,0,0
POWER_ICACHE_W_CORE_83,0,0
POWER_ICACHE_R_TAG_CORE_83,0,0
POWER_ICACHE_MISS_BUF_R_CORE_83,0,0
POWER_ICACHE_MISS_BUF_W_CORE_83,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_83,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_83,0,0
POWER_ICACHE_TOT_ACC_CORE_83,0,0
POWER_ICACHE_CONF_CORE_83,0,0
POWER_INST_DECODER_R_CORE_83,0,0
POWER_INST_DECODER_W_CORE_83,0,0
POWER_MICRO_OP_SEQ_R_CORE_83,0,0
POWER_MICRO_OP_SEQ_W_CORE_83,0,0
POWER_OPERAND_DECODER_R_CORE_83,0,0
POWER_OPERAND_DECODER_W_CORE_83,0,0
POWER_UOP_QUEUE_R_CORE_83,0,0
POWER_UOP_QUEUE_W_CORE_83,0,0
POWER_REG_RENAMING_TABLE_R_CORE_83,0,0
POWER_REG_RENAMING_TABLE_W_CORE_83,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_83,0,0
POWER_FREELIST_R_CORE_83,0,0
POWER_FREELIST_W_CORE_83,0,0
POWER_RESERVATION_STATION_R_CORE_83,0,0
POWER_RESERVATION_STATION_W_CORE_83,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_83,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_83,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_83,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_83,0,0
POWER_PAYLOAD_RAM_R_CORE_83,0,0
POWER_PAYLOAD_RAM_W_CORE_83,0,0
POWER_EX_ALU_R_CORE_83,0,0
POWER_EX_FPU_R_CORE_83,0,0
POWER_EX_MUL_R_CORE_83,0,0
POWER_EX_SFU_R_CORE_83,0,0
POWER_REORDER_BUF_R_CORE_83,0,0
POWER_REORDER_BUF_W_CORE_83,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_83,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_83,0,0
POWER_FP_RENAME_R_CORE_83,0,0
POWER_FP_RENAME_W_CORE_83,0,0
POWER_LOAD_QUEUE_R_CORE_83,0,0
POWER_LOAD_QUEUE_W_CORE_83,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_83,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_83,0,0
POWER_STORE_QUEUE_R_CORE_83,0,0
POWER_STORE_QUEUE_W_CORE_83,0,0
POWER_STORE_QUEUE_R_TAG_CORE_83,0,0
POWER_STORE_QUEUE_W_TAG_CORE_83,0,0
POWER_DATA_TLB_R_CORE_83,0,0
POWER_DATA_TLB_W_CORE_83,0,0
POWER_DATA_TLB_R_TAG_CORE_83,0,0
POWER_DATA_TLB_W_TAG_CORE_83,0,0
POWER_INT_REGFILE_R_CORE_83,0,0
POWER_INT_REGFILE_W_CORE_83,0,0
POWER_FP_REGFILE_R_CORE_83,0,0
POWER_FP_REGFILE_W_CORE_83,0,0
POWER_GP_REGISTER_R_CORE_83,0,0
POWER_GP_REGISTER_W_CORE_83,0,0
POWER_FP_REGISTER_R_CORE_83,0,0
POWER_FP_REGISTER_W_CORE_83,0,0
POWER_SEGMENT_REGISTER_R_CORE_83,0,0
POWER_SEGMENT_REGISTER_W_CORE_83,0,0
POWER_CONTROL_REGISTER_R_CORE_83,0,0
POWER_CONTROL_REGISTER_W_CORE_83,0,0
POWER_FLAG_REGISTER_R_CORE_83,0,0
POWER_FLAG_REGISTER_W_CORE_83,0,0
POWER_EXEC_BYPASS_CORE_83,0,0
POWER_LOAD_BYPASS_CORE_83,0,0
POWER_PIPELINE_CORE_83,0,0
POWER_DCACHE_MISS_BUF_R_CORE_83,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_83,0,0
POWER_DCACHE_MISS_BUF_W_CORE_83,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_83,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_83,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_83,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_83,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_83,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_83,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_83,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_83,0,0
POWER_DCACHE_WB_BUF_R_CORE_83,0,0
POWER_L2CACHE_WB_BUF_R_CORE_83,0,0
POWER_DCACHE_WB_BUF_W_CORE_83,0,0
POWER_L2CACHE_WB_BUF_W_CORE_83,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_83,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_83,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_83,0,0
POWER_DCACHE_R_CORE_83,0,0
POWER_L2CACHE_R_CORE_83,0,0
POWER_DCACHE_W_CORE_83,0,0
POWER_L2CACHE_W_CORE_83,0,0
POWER_DCACHE_R_TAG_CORE_83,0,0
POWER_L2CACHE_R_TAG_CORE_83,0,0
POWER_CONST_CACHE_R_CORE_83,0,0
POWER_CONST_CACHE_W_CORE_83,0,0
POWER_CONST_CACHE_R_TAG_CORE_83,0,0
POWER_CONST_CACHE_W_TAG_CORE_83,0,0
POWER_TEXTURE_CACHE_R_CORE_83,0,0
POWER_TEXTURE_CACHE_W_CORE_83,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_83,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_83,0,0
POWER_SHARED_MEM_R_CORE_83,0,0
POWER_SHARED_MEM_W_CORE_83,0,0
POWER_SHARED_MEM_R_TAG_CORE_83,0,0
POWER_SHARED_MEM_W_TAG_CORE_83,0,0
