// Seed: 1401349804
module module_0 (
    output id_0,
    input id_1,
    output reg id_2
);
  initial begin
    id_2 <= 1;
    id_0 <= id_1 || id_1 - id_1;
  end
endmodule
