
led_PWM_2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000012a8  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000010  08001430  08001430  00011430  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08001440  08001440  00011440  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08001448  08001448  00011448  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800144c  0800144c  0001144c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         0000000c  20000000  08001450  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .ccmram       00000000  10000000  10000000  0002000c  2**0
                  CONTENTS
  8 .bss          00000060  2000000c  2000000c  0002000c  2**2
                  ALLOC
  9 ._user_heap_stack 00000600  2000006c  2000006c  0002000c  2**0
                  ALLOC
 10 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 11 .debug_info   000093e4  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 0000164f  00000000  00000000  00029420  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    00004893  00000000  00000000  0002aa6f  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000006e0  00000000  00000000  0002f308  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000008c0  00000000  00000000  0002f9e8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_line   00003413  00000000  00000000  000302a8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_str    00002de6  00000000  00000000  000336bb  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .comment      0000007c  00000000  00000000  000364a1  2**0
                  CONTENTS, READONLY
 19 .debug_frame  00001434  00000000  00000000  00036520  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000000c 	.word	0x2000000c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08001418 	.word	0x08001418

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000010 	.word	0x20000010
 80001c4:	08001418 	.word	0x08001418

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295
 80001dc:	f000 b97a 	b.w	80004d4 <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	468c      	mov	ip, r1
 80001fe:	460d      	mov	r5, r1
 8000200:	4604      	mov	r4, r0
 8000202:	9e08      	ldr	r6, [sp, #32]
 8000204:	2b00      	cmp	r3, #0
 8000206:	d151      	bne.n	80002ac <__udivmoddi4+0xb4>
 8000208:	428a      	cmp	r2, r1
 800020a:	4617      	mov	r7, r2
 800020c:	d96d      	bls.n	80002ea <__udivmoddi4+0xf2>
 800020e:	fab2 fe82 	clz	lr, r2
 8000212:	f1be 0f00 	cmp.w	lr, #0
 8000216:	d00b      	beq.n	8000230 <__udivmoddi4+0x38>
 8000218:	f1ce 0c20 	rsb	ip, lr, #32
 800021c:	fa01 f50e 	lsl.w	r5, r1, lr
 8000220:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000224:	fa02 f70e 	lsl.w	r7, r2, lr
 8000228:	ea4c 0c05 	orr.w	ip, ip, r5
 800022c:	fa00 f40e 	lsl.w	r4, r0, lr
 8000230:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 8000234:	0c25      	lsrs	r5, r4, #16
 8000236:	fbbc f8fa 	udiv	r8, ip, sl
 800023a:	fa1f f987 	uxth.w	r9, r7
 800023e:	fb0a cc18 	mls	ip, sl, r8, ip
 8000242:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000246:	fb08 f309 	mul.w	r3, r8, r9
 800024a:	42ab      	cmp	r3, r5
 800024c:	d90a      	bls.n	8000264 <__udivmoddi4+0x6c>
 800024e:	19ed      	adds	r5, r5, r7
 8000250:	f108 32ff 	add.w	r2, r8, #4294967295
 8000254:	f080 8123 	bcs.w	800049e <__udivmoddi4+0x2a6>
 8000258:	42ab      	cmp	r3, r5
 800025a:	f240 8120 	bls.w	800049e <__udivmoddi4+0x2a6>
 800025e:	f1a8 0802 	sub.w	r8, r8, #2
 8000262:	443d      	add	r5, r7
 8000264:	1aed      	subs	r5, r5, r3
 8000266:	b2a4      	uxth	r4, r4
 8000268:	fbb5 f0fa 	udiv	r0, r5, sl
 800026c:	fb0a 5510 	mls	r5, sl, r0, r5
 8000270:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000274:	fb00 f909 	mul.w	r9, r0, r9
 8000278:	45a1      	cmp	r9, r4
 800027a:	d909      	bls.n	8000290 <__udivmoddi4+0x98>
 800027c:	19e4      	adds	r4, r4, r7
 800027e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000282:	f080 810a 	bcs.w	800049a <__udivmoddi4+0x2a2>
 8000286:	45a1      	cmp	r9, r4
 8000288:	f240 8107 	bls.w	800049a <__udivmoddi4+0x2a2>
 800028c:	3802      	subs	r0, #2
 800028e:	443c      	add	r4, r7
 8000290:	eba4 0409 	sub.w	r4, r4, r9
 8000294:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000298:	2100      	movs	r1, #0
 800029a:	2e00      	cmp	r6, #0
 800029c:	d061      	beq.n	8000362 <__udivmoddi4+0x16a>
 800029e:	fa24 f40e 	lsr.w	r4, r4, lr
 80002a2:	2300      	movs	r3, #0
 80002a4:	6034      	str	r4, [r6, #0]
 80002a6:	6073      	str	r3, [r6, #4]
 80002a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ac:	428b      	cmp	r3, r1
 80002ae:	d907      	bls.n	80002c0 <__udivmoddi4+0xc8>
 80002b0:	2e00      	cmp	r6, #0
 80002b2:	d054      	beq.n	800035e <__udivmoddi4+0x166>
 80002b4:	2100      	movs	r1, #0
 80002b6:	e886 0021 	stmia.w	r6, {r0, r5}
 80002ba:	4608      	mov	r0, r1
 80002bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002c0:	fab3 f183 	clz	r1, r3
 80002c4:	2900      	cmp	r1, #0
 80002c6:	f040 808e 	bne.w	80003e6 <__udivmoddi4+0x1ee>
 80002ca:	42ab      	cmp	r3, r5
 80002cc:	d302      	bcc.n	80002d4 <__udivmoddi4+0xdc>
 80002ce:	4282      	cmp	r2, r0
 80002d0:	f200 80fa 	bhi.w	80004c8 <__udivmoddi4+0x2d0>
 80002d4:	1a84      	subs	r4, r0, r2
 80002d6:	eb65 0503 	sbc.w	r5, r5, r3
 80002da:	2001      	movs	r0, #1
 80002dc:	46ac      	mov	ip, r5
 80002de:	2e00      	cmp	r6, #0
 80002e0:	d03f      	beq.n	8000362 <__udivmoddi4+0x16a>
 80002e2:	e886 1010 	stmia.w	r6, {r4, ip}
 80002e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ea:	b912      	cbnz	r2, 80002f2 <__udivmoddi4+0xfa>
 80002ec:	2701      	movs	r7, #1
 80002ee:	fbb7 f7f2 	udiv	r7, r7, r2
 80002f2:	fab7 fe87 	clz	lr, r7
 80002f6:	f1be 0f00 	cmp.w	lr, #0
 80002fa:	d134      	bne.n	8000366 <__udivmoddi4+0x16e>
 80002fc:	1beb      	subs	r3, r5, r7
 80002fe:	0c3a      	lsrs	r2, r7, #16
 8000300:	fa1f fc87 	uxth.w	ip, r7
 8000304:	2101      	movs	r1, #1
 8000306:	fbb3 f8f2 	udiv	r8, r3, r2
 800030a:	0c25      	lsrs	r5, r4, #16
 800030c:	fb02 3318 	mls	r3, r2, r8, r3
 8000310:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000314:	fb0c f308 	mul.w	r3, ip, r8
 8000318:	42ab      	cmp	r3, r5
 800031a:	d907      	bls.n	800032c <__udivmoddi4+0x134>
 800031c:	19ed      	adds	r5, r5, r7
 800031e:	f108 30ff 	add.w	r0, r8, #4294967295
 8000322:	d202      	bcs.n	800032a <__udivmoddi4+0x132>
 8000324:	42ab      	cmp	r3, r5
 8000326:	f200 80d1 	bhi.w	80004cc <__udivmoddi4+0x2d4>
 800032a:	4680      	mov	r8, r0
 800032c:	1aed      	subs	r5, r5, r3
 800032e:	b2a3      	uxth	r3, r4
 8000330:	fbb5 f0f2 	udiv	r0, r5, r2
 8000334:	fb02 5510 	mls	r5, r2, r0, r5
 8000338:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 800033c:	fb0c fc00 	mul.w	ip, ip, r0
 8000340:	45a4      	cmp	ip, r4
 8000342:	d907      	bls.n	8000354 <__udivmoddi4+0x15c>
 8000344:	19e4      	adds	r4, r4, r7
 8000346:	f100 33ff 	add.w	r3, r0, #4294967295
 800034a:	d202      	bcs.n	8000352 <__udivmoddi4+0x15a>
 800034c:	45a4      	cmp	ip, r4
 800034e:	f200 80b8 	bhi.w	80004c2 <__udivmoddi4+0x2ca>
 8000352:	4618      	mov	r0, r3
 8000354:	eba4 040c 	sub.w	r4, r4, ip
 8000358:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 800035c:	e79d      	b.n	800029a <__udivmoddi4+0xa2>
 800035e:	4631      	mov	r1, r6
 8000360:	4630      	mov	r0, r6
 8000362:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000366:	f1ce 0420 	rsb	r4, lr, #32
 800036a:	fa05 f30e 	lsl.w	r3, r5, lr
 800036e:	fa07 f70e 	lsl.w	r7, r7, lr
 8000372:	fa20 f804 	lsr.w	r8, r0, r4
 8000376:	0c3a      	lsrs	r2, r7, #16
 8000378:	fa25 f404 	lsr.w	r4, r5, r4
 800037c:	ea48 0803 	orr.w	r8, r8, r3
 8000380:	fbb4 f1f2 	udiv	r1, r4, r2
 8000384:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000388:	fb02 4411 	mls	r4, r2, r1, r4
 800038c:	fa1f fc87 	uxth.w	ip, r7
 8000390:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 8000394:	fb01 f30c 	mul.w	r3, r1, ip
 8000398:	42ab      	cmp	r3, r5
 800039a:	fa00 f40e 	lsl.w	r4, r0, lr
 800039e:	d909      	bls.n	80003b4 <__udivmoddi4+0x1bc>
 80003a0:	19ed      	adds	r5, r5, r7
 80003a2:	f101 30ff 	add.w	r0, r1, #4294967295
 80003a6:	f080 808a 	bcs.w	80004be <__udivmoddi4+0x2c6>
 80003aa:	42ab      	cmp	r3, r5
 80003ac:	f240 8087 	bls.w	80004be <__udivmoddi4+0x2c6>
 80003b0:	3902      	subs	r1, #2
 80003b2:	443d      	add	r5, r7
 80003b4:	1aeb      	subs	r3, r5, r3
 80003b6:	fa1f f588 	uxth.w	r5, r8
 80003ba:	fbb3 f0f2 	udiv	r0, r3, r2
 80003be:	fb02 3310 	mls	r3, r2, r0, r3
 80003c2:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 80003c6:	fb00 f30c 	mul.w	r3, r0, ip
 80003ca:	42ab      	cmp	r3, r5
 80003cc:	d907      	bls.n	80003de <__udivmoddi4+0x1e6>
 80003ce:	19ed      	adds	r5, r5, r7
 80003d0:	f100 38ff 	add.w	r8, r0, #4294967295
 80003d4:	d26f      	bcs.n	80004b6 <__udivmoddi4+0x2be>
 80003d6:	42ab      	cmp	r3, r5
 80003d8:	d96d      	bls.n	80004b6 <__udivmoddi4+0x2be>
 80003da:	3802      	subs	r0, #2
 80003dc:	443d      	add	r5, r7
 80003de:	1aeb      	subs	r3, r5, r3
 80003e0:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003e4:	e78f      	b.n	8000306 <__udivmoddi4+0x10e>
 80003e6:	f1c1 0720 	rsb	r7, r1, #32
 80003ea:	fa22 f807 	lsr.w	r8, r2, r7
 80003ee:	408b      	lsls	r3, r1
 80003f0:	fa05 f401 	lsl.w	r4, r5, r1
 80003f4:	ea48 0303 	orr.w	r3, r8, r3
 80003f8:	fa20 fe07 	lsr.w	lr, r0, r7
 80003fc:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000400:	40fd      	lsrs	r5, r7
 8000402:	ea4e 0e04 	orr.w	lr, lr, r4
 8000406:	fbb5 f9fc 	udiv	r9, r5, ip
 800040a:	ea4f 441e 	mov.w	r4, lr, lsr #16
 800040e:	fb0c 5519 	mls	r5, ip, r9, r5
 8000412:	fa1f f883 	uxth.w	r8, r3
 8000416:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 800041a:	fb09 f408 	mul.w	r4, r9, r8
 800041e:	42ac      	cmp	r4, r5
 8000420:	fa02 f201 	lsl.w	r2, r2, r1
 8000424:	fa00 fa01 	lsl.w	sl, r0, r1
 8000428:	d908      	bls.n	800043c <__udivmoddi4+0x244>
 800042a:	18ed      	adds	r5, r5, r3
 800042c:	f109 30ff 	add.w	r0, r9, #4294967295
 8000430:	d243      	bcs.n	80004ba <__udivmoddi4+0x2c2>
 8000432:	42ac      	cmp	r4, r5
 8000434:	d941      	bls.n	80004ba <__udivmoddi4+0x2c2>
 8000436:	f1a9 0902 	sub.w	r9, r9, #2
 800043a:	441d      	add	r5, r3
 800043c:	1b2d      	subs	r5, r5, r4
 800043e:	fa1f fe8e 	uxth.w	lr, lr
 8000442:	fbb5 f0fc 	udiv	r0, r5, ip
 8000446:	fb0c 5510 	mls	r5, ip, r0, r5
 800044a:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 800044e:	fb00 f808 	mul.w	r8, r0, r8
 8000452:	45a0      	cmp	r8, r4
 8000454:	d907      	bls.n	8000466 <__udivmoddi4+0x26e>
 8000456:	18e4      	adds	r4, r4, r3
 8000458:	f100 35ff 	add.w	r5, r0, #4294967295
 800045c:	d229      	bcs.n	80004b2 <__udivmoddi4+0x2ba>
 800045e:	45a0      	cmp	r8, r4
 8000460:	d927      	bls.n	80004b2 <__udivmoddi4+0x2ba>
 8000462:	3802      	subs	r0, #2
 8000464:	441c      	add	r4, r3
 8000466:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800046a:	eba4 0408 	sub.w	r4, r4, r8
 800046e:	fba0 8902 	umull	r8, r9, r0, r2
 8000472:	454c      	cmp	r4, r9
 8000474:	46c6      	mov	lr, r8
 8000476:	464d      	mov	r5, r9
 8000478:	d315      	bcc.n	80004a6 <__udivmoddi4+0x2ae>
 800047a:	d012      	beq.n	80004a2 <__udivmoddi4+0x2aa>
 800047c:	b156      	cbz	r6, 8000494 <__udivmoddi4+0x29c>
 800047e:	ebba 030e 	subs.w	r3, sl, lr
 8000482:	eb64 0405 	sbc.w	r4, r4, r5
 8000486:	fa04 f707 	lsl.w	r7, r4, r7
 800048a:	40cb      	lsrs	r3, r1
 800048c:	431f      	orrs	r7, r3
 800048e:	40cc      	lsrs	r4, r1
 8000490:	6037      	str	r7, [r6, #0]
 8000492:	6074      	str	r4, [r6, #4]
 8000494:	2100      	movs	r1, #0
 8000496:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800049a:	4618      	mov	r0, r3
 800049c:	e6f8      	b.n	8000290 <__udivmoddi4+0x98>
 800049e:	4690      	mov	r8, r2
 80004a0:	e6e0      	b.n	8000264 <__udivmoddi4+0x6c>
 80004a2:	45c2      	cmp	sl, r8
 80004a4:	d2ea      	bcs.n	800047c <__udivmoddi4+0x284>
 80004a6:	ebb8 0e02 	subs.w	lr, r8, r2
 80004aa:	eb69 0503 	sbc.w	r5, r9, r3
 80004ae:	3801      	subs	r0, #1
 80004b0:	e7e4      	b.n	800047c <__udivmoddi4+0x284>
 80004b2:	4628      	mov	r0, r5
 80004b4:	e7d7      	b.n	8000466 <__udivmoddi4+0x26e>
 80004b6:	4640      	mov	r0, r8
 80004b8:	e791      	b.n	80003de <__udivmoddi4+0x1e6>
 80004ba:	4681      	mov	r9, r0
 80004bc:	e7be      	b.n	800043c <__udivmoddi4+0x244>
 80004be:	4601      	mov	r1, r0
 80004c0:	e778      	b.n	80003b4 <__udivmoddi4+0x1bc>
 80004c2:	3802      	subs	r0, #2
 80004c4:	443c      	add	r4, r7
 80004c6:	e745      	b.n	8000354 <__udivmoddi4+0x15c>
 80004c8:	4608      	mov	r0, r1
 80004ca:	e708      	b.n	80002de <__udivmoddi4+0xe6>
 80004cc:	f1a8 0802 	sub.w	r8, r8, #2
 80004d0:	443d      	add	r5, r7
 80004d2:	e72b      	b.n	800032c <__udivmoddi4+0x134>

080004d4 <__aeabi_idiv0>:
 80004d4:	4770      	bx	lr
 80004d6:	bf00      	nop

080004d8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80004d8:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80004da:	4a0e      	ldr	r2, [pc, #56]	; (8000514 <HAL_InitTick+0x3c>)
 80004dc:	4b0e      	ldr	r3, [pc, #56]	; (8000518 <HAL_InitTick+0x40>)
{
 80004de:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80004e0:	7818      	ldrb	r0, [r3, #0]
 80004e2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80004e6:	fbb3 f3f0 	udiv	r3, r3, r0
 80004ea:	6810      	ldr	r0, [r2, #0]
 80004ec:	fbb0 f0f3 	udiv	r0, r0, r3
 80004f0:	f000 f888 	bl	8000604 <HAL_SYSTICK_Config>
 80004f4:	4604      	mov	r4, r0
 80004f6:	b958      	cbnz	r0, 8000510 <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80004f8:	2d0f      	cmp	r5, #15
 80004fa:	d809      	bhi.n	8000510 <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80004fc:	4602      	mov	r2, r0
 80004fe:	4629      	mov	r1, r5
 8000500:	f04f 30ff 	mov.w	r0, #4294967295
 8000504:	f000 f84a 	bl	800059c <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000508:	4b04      	ldr	r3, [pc, #16]	; (800051c <HAL_InitTick+0x44>)
 800050a:	4620      	mov	r0, r4
 800050c:	601d      	str	r5, [r3, #0]
 800050e:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8000510:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8000512:	bd38      	pop	{r3, r4, r5, pc}
 8000514:	20000008 	.word	0x20000008
 8000518:	20000000 	.word	0x20000000
 800051c:	20000004 	.word	0x20000004

08000520 <HAL_Init>:
{
 8000520:	b508      	push	{r3, lr}
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000522:	4b0b      	ldr	r3, [pc, #44]	; (8000550 <HAL_Init+0x30>)
 8000524:	681a      	ldr	r2, [r3, #0]
 8000526:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800052a:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800052c:	681a      	ldr	r2, [r3, #0]
 800052e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8000532:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000534:	681a      	ldr	r2, [r3, #0]
 8000536:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800053a:	601a      	str	r2, [r3, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800053c:	2003      	movs	r0, #3
 800053e:	f000 f81b 	bl	8000578 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8000542:	2000      	movs	r0, #0
 8000544:	f7ff ffc8 	bl	80004d8 <HAL_InitTick>
  HAL_MspInit();
 8000548:	f000 fe9a 	bl	8001280 <HAL_MspInit>
}
 800054c:	2000      	movs	r0, #0
 800054e:	bd08      	pop	{r3, pc}
 8000550:	40023c00 	.word	0x40023c00

08000554 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8000554:	4a03      	ldr	r2, [pc, #12]	; (8000564 <HAL_IncTick+0x10>)
 8000556:	4b04      	ldr	r3, [pc, #16]	; (8000568 <HAL_IncTick+0x14>)
 8000558:	6811      	ldr	r1, [r2, #0]
 800055a:	781b      	ldrb	r3, [r3, #0]
 800055c:	440b      	add	r3, r1
 800055e:	6013      	str	r3, [r2, #0]
 8000560:	4770      	bx	lr
 8000562:	bf00      	nop
 8000564:	20000028 	.word	0x20000028
 8000568:	20000000 	.word	0x20000000

0800056c <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 800056c:	4b01      	ldr	r3, [pc, #4]	; (8000574 <HAL_GetTick+0x8>)
 800056e:	6818      	ldr	r0, [r3, #0]
}
 8000570:	4770      	bx	lr
 8000572:	bf00      	nop
 8000574:	20000028 	.word	0x20000028

08000578 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000578:	4a07      	ldr	r2, [pc, #28]	; (8000598 <HAL_NVIC_SetPriorityGrouping+0x20>)
 800057a:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800057c:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000580:	041b      	lsls	r3, r3, #16
 8000582:	0c1b      	lsrs	r3, r3, #16
 8000584:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000588:	0200      	lsls	r0, r0, #8
 800058a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800058e:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value  =  (reg_value                                   |
 8000592:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8000594:	60d3      	str	r3, [r2, #12]
 8000596:	4770      	bx	lr
 8000598:	e000ed00 	.word	0xe000ed00

0800059c <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800059c:	4b17      	ldr	r3, [pc, #92]	; (80005fc <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800059e:	b530      	push	{r4, r5, lr}
 80005a0:	68dc      	ldr	r4, [r3, #12]
 80005a2:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80005a6:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80005aa:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80005ac:	2b04      	cmp	r3, #4
 80005ae:	bf28      	it	cs
 80005b0:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80005b2:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80005b4:	f04f 0501 	mov.w	r5, #1
 80005b8:	fa05 f303 	lsl.w	r3, r5, r3
 80005bc:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80005c0:	bf8c      	ite	hi
 80005c2:	3c03      	subhi	r4, #3
 80005c4:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80005c6:	4019      	ands	r1, r3
 80005c8:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80005ca:	fa05 f404 	lsl.w	r4, r5, r4
 80005ce:	3c01      	subs	r4, #1
 80005d0:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) >= 0)
 80005d2:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80005d4:	ea42 0201 	orr.w	r2, r2, r1
 80005d8:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80005dc:	bfad      	iteet	ge
 80005de:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80005e2:	f000 000f 	andlt.w	r0, r0, #15
 80005e6:	4b06      	ldrlt	r3, [pc, #24]	; (8000600 <HAL_NVIC_SetPriority+0x64>)
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80005e8:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80005ec:	bfb5      	itete	lt
 80005ee:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80005f0:	b2d2      	uxtbge	r2, r2
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80005f2:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80005f4:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 80005f8:	bd30      	pop	{r4, r5, pc}
 80005fa:	bf00      	nop
 80005fc:	e000ed00 	.word	0xe000ed00
 8000600:	e000ed14 	.word	0xe000ed14

08000604 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000604:	3801      	subs	r0, #1
 8000606:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 800060a:	d20a      	bcs.n	8000622 <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800060c:	4b06      	ldr	r3, [pc, #24]	; (8000628 <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800060e:	4a07      	ldr	r2, [pc, #28]	; (800062c <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000610:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000612:	21f0      	movs	r1, #240	; 0xf0
 8000614:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000618:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800061a:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800061c:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800061e:	601a      	str	r2, [r3, #0]
 8000620:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8000622:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000624:	4770      	bx	lr
 8000626:	bf00      	nop
 8000628:	e000e010 	.word	0xe000e010
 800062c:	e000ed00 	.word	0xe000ed00

08000630 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000630:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000634:	b085      	sub	sp, #20
  for(position = 0U; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000636:	680b      	ldr	r3, [r1, #0]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000638:	f8df 81ac 	ldr.w	r8, [pc, #428]	; 80007e8 <HAL_GPIO_Init+0x1b8>
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800063c:	4a68      	ldr	r2, [pc, #416]	; (80007e0 <HAL_GPIO_Init+0x1b0>)
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800063e:	f8df 91ac 	ldr.w	r9, [pc, #428]	; 80007ec <HAL_GPIO_Init+0x1bc>
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000642:	9301      	str	r3, [sp, #4]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000644:	2300      	movs	r3, #0
    ioposition = 0x01U << position;
 8000646:	2401      	movs	r4, #1
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000648:	9d01      	ldr	r5, [sp, #4]
    ioposition = 0x01U << position;
 800064a:	409c      	lsls	r4, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800064c:	4025      	ands	r5, r4
    if(iocurrent == ioposition)
 800064e:	42ac      	cmp	r4, r5
 8000650:	f040 80b0 	bne.w	80007b4 <HAL_GPIO_Init+0x184>
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000654:	684c      	ldr	r4, [r1, #4]
 8000656:	f024 0c10 	bic.w	ip, r4, #16
 800065a:	f10c 36ff 	add.w	r6, ip, #4294967295
 800065e:	2e01      	cmp	r6, #1
 8000660:	ea4f 0e43 	mov.w	lr, r3, lsl #1
 8000664:	d812      	bhi.n	800068c <HAL_GPIO_Init+0x5c>
        temp = GPIOx->OSPEEDR; 
 8000666:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000668:	2603      	movs	r6, #3
 800066a:	fa06 f60e 	lsl.w	r6, r6, lr
 800066e:	ea27 0706 	bic.w	r7, r7, r6
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000672:	68ce      	ldr	r6, [r1, #12]
 8000674:	fa06 f60e 	lsl.w	r6, r6, lr
 8000678:	433e      	orrs	r6, r7
        GPIOx->OSPEEDR = temp;
 800067a:	6086      	str	r6, [r0, #8]
        temp = GPIOx->OTYPER;
 800067c:	6847      	ldr	r7, [r0, #4]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800067e:	f3c4 1600 	ubfx	r6, r4, #4, #1
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000682:	ea27 0705 	bic.w	r7, r7, r5
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000686:	409e      	lsls	r6, r3
 8000688:	433e      	orrs	r6, r7
        GPIOx->OTYPER = temp;
 800068a:	6046      	str	r6, [r0, #4]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800068c:	2603      	movs	r6, #3
      temp = GPIOx->PUPDR;
 800068e:	68c7      	ldr	r7, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000690:	fa06 f60e 	lsl.w	r6, r6, lr
 8000694:	43f6      	mvns	r6, r6
 8000696:	ea07 0a06 	and.w	sl, r7, r6
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800069a:	688f      	ldr	r7, [r1, #8]
 800069c:	fa07 f70e 	lsl.w	r7, r7, lr
 80006a0:	ea47 070a 	orr.w	r7, r7, sl
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80006a4:	f1bc 0f02 	cmp.w	ip, #2
      GPIOx->PUPDR = temp;
 80006a8:	60c7      	str	r7, [r0, #12]
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80006aa:	d116      	bne.n	80006da <HAL_GPIO_Init+0xaa>
        temp = GPIOx->AFR[position >> 3U];
 80006ac:	ea4f 0ad3 	mov.w	sl, r3, lsr #3
 80006b0:	eb00 0a8a 	add.w	sl, r0, sl, lsl #2
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80006b4:	f003 0b07 	and.w	fp, r3, #7
        temp = GPIOx->AFR[position >> 3U];
 80006b8:	f8da 7020 	ldr.w	r7, [sl, #32]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80006bc:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 80006c0:	f04f 0c0f 	mov.w	ip, #15
 80006c4:	fa0c fc0b 	lsl.w	ip, ip, fp
 80006c8:	ea27 0c0c 	bic.w	ip, r7, ip
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80006cc:	690f      	ldr	r7, [r1, #16]
 80006ce:	fa07 f70b 	lsl.w	r7, r7, fp
 80006d2:	ea47 070c 	orr.w	r7, r7, ip
        GPIOx->AFR[position >> 3U] = temp;
 80006d6:	f8ca 7020 	str.w	r7, [sl, #32]
      temp = GPIOx->MODER;
 80006da:	6807      	ldr	r7, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80006dc:	403e      	ands	r6, r7
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80006de:	f004 0703 	and.w	r7, r4, #3
 80006e2:	fa07 fe0e 	lsl.w	lr, r7, lr
 80006e6:	ea4e 0606 	orr.w	r6, lr, r6
      GPIOx->MODER = temp;
 80006ea:	6006      	str	r6, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80006ec:	00e6      	lsls	r6, r4, #3
 80006ee:	d561      	bpl.n	80007b4 <HAL_GPIO_Init+0x184>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80006f0:	f04f 0b00 	mov.w	fp, #0
 80006f4:	f8cd b00c 	str.w	fp, [sp, #12]
 80006f8:	f8d8 7044 	ldr.w	r7, [r8, #68]	; 0x44
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80006fc:	4e39      	ldr	r6, [pc, #228]	; (80007e4 <HAL_GPIO_Init+0x1b4>)
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80006fe:	f447 4780 	orr.w	r7, r7, #16384	; 0x4000
 8000702:	f8c8 7044 	str.w	r7, [r8, #68]	; 0x44
 8000706:	f8d8 7044 	ldr.w	r7, [r8, #68]	; 0x44
 800070a:	f407 4780 	and.w	r7, r7, #16384	; 0x4000
 800070e:	9703      	str	r7, [sp, #12]
 8000710:	9f03      	ldr	r7, [sp, #12]
 8000712:	f023 0703 	bic.w	r7, r3, #3
 8000716:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
 800071a:	f507 379c 	add.w	r7, r7, #79872	; 0x13800
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800071e:	f003 0c03 	and.w	ip, r3, #3
        temp = SYSCFG->EXTICR[position >> 2U];
 8000722:	f8d7 a008 	ldr.w	sl, [r7, #8]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000726:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 800072a:	f04f 0e0f 	mov.w	lr, #15
 800072e:	fa0e fe0c 	lsl.w	lr, lr, ip
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000732:	42b0      	cmp	r0, r6
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000734:	ea2a 0e0e 	bic.w	lr, sl, lr
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000738:	d043      	beq.n	80007c2 <HAL_GPIO_Init+0x192>
 800073a:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 800073e:	42b0      	cmp	r0, r6
 8000740:	d041      	beq.n	80007c6 <HAL_GPIO_Init+0x196>
 8000742:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8000746:	42b0      	cmp	r0, r6
 8000748:	d03f      	beq.n	80007ca <HAL_GPIO_Init+0x19a>
 800074a:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 800074e:	42b0      	cmp	r0, r6
 8000750:	d03d      	beq.n	80007ce <HAL_GPIO_Init+0x19e>
 8000752:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8000756:	42b0      	cmp	r0, r6
 8000758:	d03b      	beq.n	80007d2 <HAL_GPIO_Init+0x1a2>
 800075a:	4548      	cmp	r0, r9
 800075c:	d03b      	beq.n	80007d6 <HAL_GPIO_Init+0x1a6>
 800075e:	f506 6600 	add.w	r6, r6, #2048	; 0x800
 8000762:	42b0      	cmp	r0, r6
 8000764:	d039      	beq.n	80007da <HAL_GPIO_Init+0x1aa>
 8000766:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 800076a:	42b0      	cmp	r0, r6
 800076c:	bf14      	ite	ne
 800076e:	2608      	movne	r6, #8
 8000770:	2607      	moveq	r6, #7
 8000772:	fa06 f60c 	lsl.w	r6, r6, ip
 8000776:	ea46 060e 	orr.w	r6, r6, lr
        SYSCFG->EXTICR[position >> 2U] = temp;
 800077a:	60be      	str	r6, [r7, #8]
        temp = EXTI->IMR;
 800077c:	6816      	ldr	r6, [r2, #0]
        temp &= ~((uint32_t)iocurrent);
 800077e:	43ef      	mvns	r7, r5
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000780:	f414 3f80 	tst.w	r4, #65536	; 0x10000
        temp &= ~((uint32_t)iocurrent);
 8000784:	bf0c      	ite	eq
 8000786:	403e      	andeq	r6, r7
        {
          temp |= iocurrent;
 8000788:	432e      	orrne	r6, r5
        }
        EXTI->IMR = temp;
 800078a:	6016      	str	r6, [r2, #0]

        temp = EXTI->EMR;
 800078c:	6856      	ldr	r6, [r2, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800078e:	f414 3f00 	tst.w	r4, #131072	; 0x20000
        temp &= ~((uint32_t)iocurrent);
 8000792:	bf0c      	ite	eq
 8000794:	403e      	andeq	r6, r7
        {
          temp |= iocurrent;
 8000796:	432e      	orrne	r6, r5
        }
        EXTI->EMR = temp;
 8000798:	6056      	str	r6, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800079a:	6896      	ldr	r6, [r2, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800079c:	f414 1f80 	tst.w	r4, #1048576	; 0x100000
        temp &= ~((uint32_t)iocurrent);
 80007a0:	bf0c      	ite	eq
 80007a2:	403e      	andeq	r6, r7
        {
          temp |= iocurrent;
 80007a4:	432e      	orrne	r6, r5
        }
        EXTI->RTSR = temp;
 80007a6:	6096      	str	r6, [r2, #8]

        temp = EXTI->FTSR;
 80007a8:	68d6      	ldr	r6, [r2, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80007aa:	02a4      	lsls	r4, r4, #10
        temp &= ~((uint32_t)iocurrent);
 80007ac:	bf54      	ite	pl
 80007ae:	403e      	andpl	r6, r7
        {
          temp |= iocurrent;
 80007b0:	432e      	orrmi	r6, r5
        }
        EXTI->FTSR = temp;
 80007b2:	60d6      	str	r6, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80007b4:	3301      	adds	r3, #1
 80007b6:	2b10      	cmp	r3, #16
 80007b8:	f47f af45 	bne.w	8000646 <HAL_GPIO_Init+0x16>
      }
    }
  }
}
 80007bc:	b005      	add	sp, #20
 80007be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80007c2:	465e      	mov	r6, fp
 80007c4:	e7d5      	b.n	8000772 <HAL_GPIO_Init+0x142>
 80007c6:	2601      	movs	r6, #1
 80007c8:	e7d3      	b.n	8000772 <HAL_GPIO_Init+0x142>
 80007ca:	2602      	movs	r6, #2
 80007cc:	e7d1      	b.n	8000772 <HAL_GPIO_Init+0x142>
 80007ce:	2603      	movs	r6, #3
 80007d0:	e7cf      	b.n	8000772 <HAL_GPIO_Init+0x142>
 80007d2:	2604      	movs	r6, #4
 80007d4:	e7cd      	b.n	8000772 <HAL_GPIO_Init+0x142>
 80007d6:	2605      	movs	r6, #5
 80007d8:	e7cb      	b.n	8000772 <HAL_GPIO_Init+0x142>
 80007da:	2606      	movs	r6, #6
 80007dc:	e7c9      	b.n	8000772 <HAL_GPIO_Init+0x142>
 80007de:	bf00      	nop
 80007e0:	40013c00 	.word	0x40013c00
 80007e4:	40020000 	.word	0x40020000
 80007e8:	40023800 	.word	0x40023800
 80007ec:	40021400 	.word	0x40021400

080007f0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80007f0:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80007f4:	4604      	mov	r4, r0
 80007f6:	b908      	cbnz	r0, 80007fc <HAL_RCC_OscConfig+0xc>
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
      {
        return HAL_ERROR;
 80007f8:	2001      	movs	r0, #1
 80007fa:	e03f      	b.n	800087c <HAL_RCC_OscConfig+0x8c>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80007fc:	6803      	ldr	r3, [r0, #0]
 80007fe:	07dd      	lsls	r5, r3, #31
 8000800:	d410      	bmi.n	8000824 <HAL_RCC_OscConfig+0x34>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000802:	6823      	ldr	r3, [r4, #0]
 8000804:	0798      	lsls	r0, r3, #30
 8000806:	d45a      	bmi.n	80008be <HAL_RCC_OscConfig+0xce>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000808:	6823      	ldr	r3, [r4, #0]
 800080a:	071a      	lsls	r2, r3, #28
 800080c:	f100 809c 	bmi.w	8000948 <HAL_RCC_OscConfig+0x158>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000810:	6823      	ldr	r3, [r4, #0]
 8000812:	075b      	lsls	r3, r3, #29
 8000814:	f100 80ba 	bmi.w	800098c <HAL_RCC_OscConfig+0x19c>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000818:	69a0      	ldr	r0, [r4, #24]
 800081a:	2800      	cmp	r0, #0
 800081c:	f040 811b 	bne.w	8000a56 <HAL_RCC_OscConfig+0x266>
          return HAL_ERROR;
        }
      }
    }
  }
  return HAL_OK;
 8000820:	2000      	movs	r0, #0
 8000822:	e02b      	b.n	800087c <HAL_RCC_OscConfig+0x8c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8000824:	4ba4      	ldr	r3, [pc, #656]	; (8000ab8 <HAL_RCC_OscConfig+0x2c8>)
 8000826:	689a      	ldr	r2, [r3, #8]
 8000828:	f002 020c 	and.w	r2, r2, #12
 800082c:	2a04      	cmp	r2, #4
 800082e:	d007      	beq.n	8000840 <HAL_RCC_OscConfig+0x50>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000830:	689a      	ldr	r2, [r3, #8]
 8000832:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8000836:	2a08      	cmp	r2, #8
 8000838:	d10a      	bne.n	8000850 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800083a:	685b      	ldr	r3, [r3, #4]
 800083c:	0259      	lsls	r1, r3, #9
 800083e:	d507      	bpl.n	8000850 <HAL_RCC_OscConfig+0x60>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000840:	4b9d      	ldr	r3, [pc, #628]	; (8000ab8 <HAL_RCC_OscConfig+0x2c8>)
 8000842:	681b      	ldr	r3, [r3, #0]
 8000844:	039a      	lsls	r2, r3, #14
 8000846:	d5dc      	bpl.n	8000802 <HAL_RCC_OscConfig+0x12>
 8000848:	6863      	ldr	r3, [r4, #4]
 800084a:	2b00      	cmp	r3, #0
 800084c:	d1d9      	bne.n	8000802 <HAL_RCC_OscConfig+0x12>
 800084e:	e7d3      	b.n	80007f8 <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000850:	6863      	ldr	r3, [r4, #4]
 8000852:	4d99      	ldr	r5, [pc, #612]	; (8000ab8 <HAL_RCC_OscConfig+0x2c8>)
 8000854:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000858:	d113      	bne.n	8000882 <HAL_RCC_OscConfig+0x92>
 800085a:	682b      	ldr	r3, [r5, #0]
 800085c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000860:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8000862:	f7ff fe83 	bl	800056c <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000866:	4d94      	ldr	r5, [pc, #592]	; (8000ab8 <HAL_RCC_OscConfig+0x2c8>)
        tickstart = HAL_GetTick();
 8000868:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800086a:	682b      	ldr	r3, [r5, #0]
 800086c:	039b      	lsls	r3, r3, #14
 800086e:	d4c8      	bmi.n	8000802 <HAL_RCC_OscConfig+0x12>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000870:	f7ff fe7c 	bl	800056c <HAL_GetTick>
 8000874:	1b80      	subs	r0, r0, r6
 8000876:	2864      	cmp	r0, #100	; 0x64
 8000878:	d9f7      	bls.n	800086a <HAL_RCC_OscConfig+0x7a>
            return HAL_TIMEOUT;
 800087a:	2003      	movs	r0, #3
}
 800087c:	b002      	add	sp, #8
 800087e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000882:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000886:	d104      	bne.n	8000892 <HAL_RCC_OscConfig+0xa2>
 8000888:	682b      	ldr	r3, [r5, #0]
 800088a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800088e:	602b      	str	r3, [r5, #0]
 8000890:	e7e3      	b.n	800085a <HAL_RCC_OscConfig+0x6a>
 8000892:	682a      	ldr	r2, [r5, #0]
 8000894:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8000898:	602a      	str	r2, [r5, #0]
 800089a:	682a      	ldr	r2, [r5, #0]
 800089c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80008a0:	602a      	str	r2, [r5, #0]
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80008a2:	2b00      	cmp	r3, #0
 80008a4:	d1dd      	bne.n	8000862 <HAL_RCC_OscConfig+0x72>
        tickstart = HAL_GetTick();
 80008a6:	f7ff fe61 	bl	800056c <HAL_GetTick>
 80008aa:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80008ac:	682b      	ldr	r3, [r5, #0]
 80008ae:	039f      	lsls	r7, r3, #14
 80008b0:	d5a7      	bpl.n	8000802 <HAL_RCC_OscConfig+0x12>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80008b2:	f7ff fe5b 	bl	800056c <HAL_GetTick>
 80008b6:	1b80      	subs	r0, r0, r6
 80008b8:	2864      	cmp	r0, #100	; 0x64
 80008ba:	d9f7      	bls.n	80008ac <HAL_RCC_OscConfig+0xbc>
 80008bc:	e7dd      	b.n	800087a <HAL_RCC_OscConfig+0x8a>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80008be:	4b7e      	ldr	r3, [pc, #504]	; (8000ab8 <HAL_RCC_OscConfig+0x2c8>)
 80008c0:	689a      	ldr	r2, [r3, #8]
 80008c2:	f012 0f0c 	tst.w	r2, #12
 80008c6:	d007      	beq.n	80008d8 <HAL_RCC_OscConfig+0xe8>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80008c8:	689a      	ldr	r2, [r3, #8]
 80008ca:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80008ce:	2a08      	cmp	r2, #8
 80008d0:	d111      	bne.n	80008f6 <HAL_RCC_OscConfig+0x106>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80008d2:	685b      	ldr	r3, [r3, #4]
 80008d4:	025e      	lsls	r6, r3, #9
 80008d6:	d40e      	bmi.n	80008f6 <HAL_RCC_OscConfig+0x106>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80008d8:	4b77      	ldr	r3, [pc, #476]	; (8000ab8 <HAL_RCC_OscConfig+0x2c8>)
 80008da:	681a      	ldr	r2, [r3, #0]
 80008dc:	0795      	lsls	r5, r2, #30
 80008de:	d502      	bpl.n	80008e6 <HAL_RCC_OscConfig+0xf6>
 80008e0:	68e2      	ldr	r2, [r4, #12]
 80008e2:	2a01      	cmp	r2, #1
 80008e4:	d188      	bne.n	80007f8 <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80008e6:	681a      	ldr	r2, [r3, #0]
 80008e8:	6921      	ldr	r1, [r4, #16]
 80008ea:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 80008ee:	ea42 02c1 	orr.w	r2, r2, r1, lsl #3
 80008f2:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80008f4:	e788      	b.n	8000808 <HAL_RCC_OscConfig+0x18>
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80008f6:	68e2      	ldr	r2, [r4, #12]
 80008f8:	4b70      	ldr	r3, [pc, #448]	; (8000abc <HAL_RCC_OscConfig+0x2cc>)
 80008fa:	b1b2      	cbz	r2, 800092a <HAL_RCC_OscConfig+0x13a>
        __HAL_RCC_HSI_ENABLE();
 80008fc:	2201      	movs	r2, #1
 80008fe:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000900:	f7ff fe34 	bl	800056c <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000904:	4d6c      	ldr	r5, [pc, #432]	; (8000ab8 <HAL_RCC_OscConfig+0x2c8>)
        tickstart = HAL_GetTick();
 8000906:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000908:	682b      	ldr	r3, [r5, #0]
 800090a:	0798      	lsls	r0, r3, #30
 800090c:	d507      	bpl.n	800091e <HAL_RCC_OscConfig+0x12e>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800090e:	682b      	ldr	r3, [r5, #0]
 8000910:	6922      	ldr	r2, [r4, #16]
 8000912:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8000916:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 800091a:	602b      	str	r3, [r5, #0]
 800091c:	e774      	b.n	8000808 <HAL_RCC_OscConfig+0x18>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800091e:	f7ff fe25 	bl	800056c <HAL_GetTick>
 8000922:	1b80      	subs	r0, r0, r6
 8000924:	2802      	cmp	r0, #2
 8000926:	d9ef      	bls.n	8000908 <HAL_RCC_OscConfig+0x118>
 8000928:	e7a7      	b.n	800087a <HAL_RCC_OscConfig+0x8a>
        __HAL_RCC_HSI_DISABLE();
 800092a:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 800092c:	f7ff fe1e 	bl	800056c <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000930:	4d61      	ldr	r5, [pc, #388]	; (8000ab8 <HAL_RCC_OscConfig+0x2c8>)
        tickstart = HAL_GetTick();
 8000932:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000934:	682b      	ldr	r3, [r5, #0]
 8000936:	0799      	lsls	r1, r3, #30
 8000938:	f57f af66 	bpl.w	8000808 <HAL_RCC_OscConfig+0x18>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800093c:	f7ff fe16 	bl	800056c <HAL_GetTick>
 8000940:	1b80      	subs	r0, r0, r6
 8000942:	2802      	cmp	r0, #2
 8000944:	d9f6      	bls.n	8000934 <HAL_RCC_OscConfig+0x144>
 8000946:	e798      	b.n	800087a <HAL_RCC_OscConfig+0x8a>
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8000948:	6962      	ldr	r2, [r4, #20]
 800094a:	4b5d      	ldr	r3, [pc, #372]	; (8000ac0 <HAL_RCC_OscConfig+0x2d0>)
 800094c:	b17a      	cbz	r2, 800096e <HAL_RCC_OscConfig+0x17e>
      __HAL_RCC_LSI_ENABLE();
 800094e:	2201      	movs	r2, #1
 8000950:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8000952:	f7ff fe0b 	bl	800056c <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000956:	4d58      	ldr	r5, [pc, #352]	; (8000ab8 <HAL_RCC_OscConfig+0x2c8>)
      tickstart = HAL_GetTick();
 8000958:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800095a:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 800095c:	079f      	lsls	r7, r3, #30
 800095e:	f53f af57 	bmi.w	8000810 <HAL_RCC_OscConfig+0x20>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000962:	f7ff fe03 	bl	800056c <HAL_GetTick>
 8000966:	1b80      	subs	r0, r0, r6
 8000968:	2802      	cmp	r0, #2
 800096a:	d9f6      	bls.n	800095a <HAL_RCC_OscConfig+0x16a>
 800096c:	e785      	b.n	800087a <HAL_RCC_OscConfig+0x8a>
      __HAL_RCC_LSI_DISABLE();
 800096e:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8000970:	f7ff fdfc 	bl	800056c <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000974:	4d50      	ldr	r5, [pc, #320]	; (8000ab8 <HAL_RCC_OscConfig+0x2c8>)
      tickstart = HAL_GetTick();
 8000976:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000978:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 800097a:	0798      	lsls	r0, r3, #30
 800097c:	f57f af48 	bpl.w	8000810 <HAL_RCC_OscConfig+0x20>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000980:	f7ff fdf4 	bl	800056c <HAL_GetTick>
 8000984:	1b80      	subs	r0, r0, r6
 8000986:	2802      	cmp	r0, #2
 8000988:	d9f6      	bls.n	8000978 <HAL_RCC_OscConfig+0x188>
 800098a:	e776      	b.n	800087a <HAL_RCC_OscConfig+0x8a>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800098c:	4b4a      	ldr	r3, [pc, #296]	; (8000ab8 <HAL_RCC_OscConfig+0x2c8>)
 800098e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000990:	f012 5280 	ands.w	r2, r2, #268435456	; 0x10000000
 8000994:	d128      	bne.n	80009e8 <HAL_RCC_OscConfig+0x1f8>
      __HAL_RCC_PWR_CLK_ENABLE();
 8000996:	9201      	str	r2, [sp, #4]
 8000998:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800099a:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800099e:	641a      	str	r2, [r3, #64]	; 0x40
 80009a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80009a2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80009a6:	9301      	str	r3, [sp, #4]
 80009a8:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 80009aa:	2601      	movs	r6, #1
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80009ac:	4d45      	ldr	r5, [pc, #276]	; (8000ac4 <HAL_RCC_OscConfig+0x2d4>)
 80009ae:	682b      	ldr	r3, [r5, #0]
 80009b0:	05d9      	lsls	r1, r3, #23
 80009b2:	d51b      	bpl.n	80009ec <HAL_RCC_OscConfig+0x1fc>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80009b4:	68a3      	ldr	r3, [r4, #8]
 80009b6:	4d40      	ldr	r5, [pc, #256]	; (8000ab8 <HAL_RCC_OscConfig+0x2c8>)
 80009b8:	2b01      	cmp	r3, #1
 80009ba:	d127      	bne.n	8000a0c <HAL_RCC_OscConfig+0x21c>
 80009bc:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 80009be:	f043 0301 	orr.w	r3, r3, #1
 80009c2:	672b      	str	r3, [r5, #112]	; 0x70
      tickstart = HAL_GetTick();
 80009c4:	f7ff fdd2 	bl	800056c <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80009c8:	4d3b      	ldr	r5, [pc, #236]	; (8000ab8 <HAL_RCC_OscConfig+0x2c8>)
      tickstart = HAL_GetTick();
 80009ca:	4607      	mov	r7, r0
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80009cc:	f241 3888 	movw	r8, #5000	; 0x1388
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80009d0:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 80009d2:	079b      	lsls	r3, r3, #30
 80009d4:	d539      	bpl.n	8000a4a <HAL_RCC_OscConfig+0x25a>
    if(pwrclkchanged == SET)
 80009d6:	2e00      	cmp	r6, #0
 80009d8:	f43f af1e 	beq.w	8000818 <HAL_RCC_OscConfig+0x28>
      __HAL_RCC_PWR_CLK_DISABLE();
 80009dc:	4a36      	ldr	r2, [pc, #216]	; (8000ab8 <HAL_RCC_OscConfig+0x2c8>)
 80009de:	6c13      	ldr	r3, [r2, #64]	; 0x40
 80009e0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80009e4:	6413      	str	r3, [r2, #64]	; 0x40
 80009e6:	e717      	b.n	8000818 <HAL_RCC_OscConfig+0x28>
    FlagStatus       pwrclkchanged = RESET;
 80009e8:	2600      	movs	r6, #0
 80009ea:	e7df      	b.n	80009ac <HAL_RCC_OscConfig+0x1bc>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80009ec:	682b      	ldr	r3, [r5, #0]
 80009ee:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80009f2:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 80009f4:	f7ff fdba 	bl	800056c <HAL_GetTick>
 80009f8:	4607      	mov	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80009fa:	682b      	ldr	r3, [r5, #0]
 80009fc:	05da      	lsls	r2, r3, #23
 80009fe:	d4d9      	bmi.n	80009b4 <HAL_RCC_OscConfig+0x1c4>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000a00:	f7ff fdb4 	bl	800056c <HAL_GetTick>
 8000a04:	1bc0      	subs	r0, r0, r7
 8000a06:	2802      	cmp	r0, #2
 8000a08:	d9f7      	bls.n	80009fa <HAL_RCC_OscConfig+0x20a>
 8000a0a:	e736      	b.n	800087a <HAL_RCC_OscConfig+0x8a>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000a0c:	2b05      	cmp	r3, #5
 8000a0e:	d104      	bne.n	8000a1a <HAL_RCC_OscConfig+0x22a>
 8000a10:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8000a12:	f043 0304 	orr.w	r3, r3, #4
 8000a16:	672b      	str	r3, [r5, #112]	; 0x70
 8000a18:	e7d0      	b.n	80009bc <HAL_RCC_OscConfig+0x1cc>
 8000a1a:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 8000a1c:	f022 0201 	bic.w	r2, r2, #1
 8000a20:	672a      	str	r2, [r5, #112]	; 0x70
 8000a22:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 8000a24:	f022 0204 	bic.w	r2, r2, #4
 8000a28:	672a      	str	r2, [r5, #112]	; 0x70
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8000a2a:	2b00      	cmp	r3, #0
 8000a2c:	d1ca      	bne.n	80009c4 <HAL_RCC_OscConfig+0x1d4>
      tickstart = HAL_GetTick();
 8000a2e:	f7ff fd9d 	bl	800056c <HAL_GetTick>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000a32:	f241 3888 	movw	r8, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8000a36:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000a38:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8000a3a:	0798      	lsls	r0, r3, #30
 8000a3c:	d5cb      	bpl.n	80009d6 <HAL_RCC_OscConfig+0x1e6>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000a3e:	f7ff fd95 	bl	800056c <HAL_GetTick>
 8000a42:	1bc0      	subs	r0, r0, r7
 8000a44:	4540      	cmp	r0, r8
 8000a46:	d9f7      	bls.n	8000a38 <HAL_RCC_OscConfig+0x248>
 8000a48:	e717      	b.n	800087a <HAL_RCC_OscConfig+0x8a>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000a4a:	f7ff fd8f 	bl	800056c <HAL_GetTick>
 8000a4e:	1bc0      	subs	r0, r0, r7
 8000a50:	4540      	cmp	r0, r8
 8000a52:	d9bd      	bls.n	80009d0 <HAL_RCC_OscConfig+0x1e0>
 8000a54:	e711      	b.n	800087a <HAL_RCC_OscConfig+0x8a>
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8000a56:	4d18      	ldr	r5, [pc, #96]	; (8000ab8 <HAL_RCC_OscConfig+0x2c8>)
 8000a58:	68ab      	ldr	r3, [r5, #8]
 8000a5a:	f003 030c 	and.w	r3, r3, #12
 8000a5e:	2b08      	cmp	r3, #8
 8000a60:	d047      	beq.n	8000af2 <HAL_RCC_OscConfig+0x302>
 8000a62:	4e19      	ldr	r6, [pc, #100]	; (8000ac8 <HAL_RCC_OscConfig+0x2d8>)
 8000a64:	2300      	movs	r3, #0
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000a66:	2802      	cmp	r0, #2
        __HAL_RCC_PLL_DISABLE();
 8000a68:	6033      	str	r3, [r6, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000a6a:	d135      	bne.n	8000ad8 <HAL_RCC_OscConfig+0x2e8>
        tickstart = HAL_GetTick();
 8000a6c:	f7ff fd7e 	bl	800056c <HAL_GetTick>
 8000a70:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000a72:	682b      	ldr	r3, [r5, #0]
 8000a74:	0199      	lsls	r1, r3, #6
 8000a76:	d429      	bmi.n	8000acc <HAL_RCC_OscConfig+0x2dc>
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8000a78:	6a22      	ldr	r2, [r4, #32]
 8000a7a:	69e3      	ldr	r3, [r4, #28]
 8000a7c:	4313      	orrs	r3, r2
 8000a7e:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8000a80:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8000a84:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8000a86:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8000a8a:	6aa2      	ldr	r2, [r4, #40]	; 0x28
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000a8c:	4c0a      	ldr	r4, [pc, #40]	; (8000ab8 <HAL_RCC_OscConfig+0x2c8>)
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8000a8e:	0852      	lsrs	r2, r2, #1
 8000a90:	3a01      	subs	r2, #1
 8000a92:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000a96:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 8000a98:	2301      	movs	r3, #1
 8000a9a:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 8000a9c:	f7ff fd66 	bl	800056c <HAL_GetTick>
 8000aa0:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000aa2:	6823      	ldr	r3, [r4, #0]
 8000aa4:	019a      	lsls	r2, r3, #6
 8000aa6:	f53f aebb 	bmi.w	8000820 <HAL_RCC_OscConfig+0x30>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000aaa:	f7ff fd5f 	bl	800056c <HAL_GetTick>
 8000aae:	1b40      	subs	r0, r0, r5
 8000ab0:	2802      	cmp	r0, #2
 8000ab2:	d9f6      	bls.n	8000aa2 <HAL_RCC_OscConfig+0x2b2>
 8000ab4:	e6e1      	b.n	800087a <HAL_RCC_OscConfig+0x8a>
 8000ab6:	bf00      	nop
 8000ab8:	40023800 	.word	0x40023800
 8000abc:	42470000 	.word	0x42470000
 8000ac0:	42470e80 	.word	0x42470e80
 8000ac4:	40007000 	.word	0x40007000
 8000ac8:	42470060 	.word	0x42470060
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000acc:	f7ff fd4e 	bl	800056c <HAL_GetTick>
 8000ad0:	1bc0      	subs	r0, r0, r7
 8000ad2:	2802      	cmp	r0, #2
 8000ad4:	d9cd      	bls.n	8000a72 <HAL_RCC_OscConfig+0x282>
 8000ad6:	e6d0      	b.n	800087a <HAL_RCC_OscConfig+0x8a>
        tickstart = HAL_GetTick();
 8000ad8:	f7ff fd48 	bl	800056c <HAL_GetTick>
 8000adc:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000ade:	682b      	ldr	r3, [r5, #0]
 8000ae0:	019b      	lsls	r3, r3, #6
 8000ae2:	f57f ae9d 	bpl.w	8000820 <HAL_RCC_OscConfig+0x30>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000ae6:	f7ff fd41 	bl	800056c <HAL_GetTick>
 8000aea:	1b00      	subs	r0, r0, r4
 8000aec:	2802      	cmp	r0, #2
 8000aee:	d9f6      	bls.n	8000ade <HAL_RCC_OscConfig+0x2ee>
 8000af0:	e6c3      	b.n	800087a <HAL_RCC_OscConfig+0x8a>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8000af2:	2801      	cmp	r0, #1
 8000af4:	f43f aec2 	beq.w	800087c <HAL_RCC_OscConfig+0x8c>
        pll_config = RCC->CFGR;
 8000af8:	68a8      	ldr	r0, [r5, #8]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000afa:	69e3      	ldr	r3, [r4, #28]
 8000afc:	f400 0280 	and.w	r2, r0, #4194304	; 0x400000
 8000b00:	429a      	cmp	r2, r3
 8000b02:	f47f ae79 	bne.w	80007f8 <HAL_RCC_OscConfig+0x8>
 8000b06:	6a22      	ldr	r2, [r4, #32]
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8000b08:	f000 033f 	and.w	r3, r0, #63	; 0x3f
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000b0c:	4293      	cmp	r3, r2
 8000b0e:	f47f ae73 	bne.w	80007f8 <HAL_RCC_OscConfig+0x8>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8000b12:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8000b14:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8000b18:	4003      	ands	r3, r0
 8000b1a:	4293      	cmp	r3, r2
 8000b1c:	f47f ae6c 	bne.w	80007f8 <HAL_RCC_OscConfig+0x8>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8000b20:	6aa2      	ldr	r2, [r4, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8000b22:	f400 3340 	and.w	r3, r0, #196608	; 0x30000
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8000b26:	4293      	cmp	r3, r2
 8000b28:	f47f ae66 	bne.w	80007f8 <HAL_RCC_OscConfig+0x8>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8000b2c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8000b2e:	f000 6070 	and.w	r0, r0, #251658240	; 0xf000000
    return HAL_ERROR;
 8000b32:	1ac0      	subs	r0, r0, r3
 8000b34:	bf18      	it	ne
 8000b36:	2001      	movne	r0, #1
 8000b38:	e6a0      	b.n	800087c <HAL_RCC_OscConfig+0x8c>
 8000b3a:	bf00      	nop

08000b3c <HAL_RCC_GetSysClockFreq>:
{
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8000b3c:	4913      	ldr	r1, [pc, #76]	; (8000b8c <HAL_RCC_GetSysClockFreq+0x50>)
{
 8000b3e:	b508      	push	{r3, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8000b40:	688b      	ldr	r3, [r1, #8]
 8000b42:	f003 030c 	and.w	r3, r3, #12
 8000b46:	2b04      	cmp	r3, #4
 8000b48:	d003      	beq.n	8000b52 <HAL_RCC_GetSysClockFreq+0x16>
 8000b4a:	2b08      	cmp	r3, #8
 8000b4c:	d003      	beq.n	8000b56 <HAL_RCC_GetSysClockFreq+0x1a>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8000b4e:	4810      	ldr	r0, [pc, #64]	; (8000b90 <HAL_RCC_GetSysClockFreq+0x54>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8000b50:	bd08      	pop	{r3, pc}
      sysclockfreq = HSE_VALUE;
 8000b52:	4810      	ldr	r0, [pc, #64]	; (8000b94 <HAL_RCC_GetSysClockFreq+0x58>)
 8000b54:	bd08      	pop	{r3, pc}
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8000b56:	684a      	ldr	r2, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8000b58:	684b      	ldr	r3, [r1, #4]
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000b5a:	6849      	ldr	r1, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8000b5c:	f413 0380 	ands.w	r3, r3, #4194304	; 0x400000
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000b60:	bf14      	ite	ne
 8000b62:	480c      	ldrne	r0, [pc, #48]	; (8000b94 <HAL_RCC_GetSysClockFreq+0x58>)
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000b64:	480a      	ldreq	r0, [pc, #40]	; (8000b90 <HAL_RCC_GetSysClockFreq+0x54>)
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000b66:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8000b6a:	bf18      	it	ne
 8000b6c:	2300      	movne	r3, #0
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8000b6e:	f002 023f 	and.w	r2, r2, #63	; 0x3f
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000b72:	fba1 0100 	umull	r0, r1, r1, r0
 8000b76:	f7ff fb27 	bl	80001c8 <__aeabi_uldivmod>
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8000b7a:	4b04      	ldr	r3, [pc, #16]	; (8000b8c <HAL_RCC_GetSysClockFreq+0x50>)
 8000b7c:	685b      	ldr	r3, [r3, #4]
 8000b7e:	f3c3 4301 	ubfx	r3, r3, #16, #2
 8000b82:	3301      	adds	r3, #1
 8000b84:	005b      	lsls	r3, r3, #1
      sysclockfreq = pllvco/pllp;
 8000b86:	fbb0 f0f3 	udiv	r0, r0, r3
 8000b8a:	bd08      	pop	{r3, pc}
 8000b8c:	40023800 	.word	0x40023800
 8000b90:	00f42400 	.word	0x00f42400
 8000b94:	017d7840 	.word	0x017d7840

08000b98 <HAL_RCC_ClockConfig>:
{
 8000b98:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000b9c:	460d      	mov	r5, r1
  if(RCC_ClkInitStruct == NULL)
 8000b9e:	4604      	mov	r4, r0
 8000ba0:	b910      	cbnz	r0, 8000ba8 <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 8000ba2:	2001      	movs	r0, #1
 8000ba4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8000ba8:	4b44      	ldr	r3, [pc, #272]	; (8000cbc <HAL_RCC_ClockConfig+0x124>)
 8000baa:	681a      	ldr	r2, [r3, #0]
 8000bac:	f002 020f 	and.w	r2, r2, #15
 8000bb0:	428a      	cmp	r2, r1
 8000bb2:	d329      	bcc.n	8000c08 <HAL_RCC_ClockConfig+0x70>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000bb4:	6821      	ldr	r1, [r4, #0]
 8000bb6:	078f      	lsls	r7, r1, #30
 8000bb8:	d42e      	bmi.n	8000c18 <HAL_RCC_ClockConfig+0x80>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000bba:	07c8      	lsls	r0, r1, #31
 8000bbc:	d441      	bmi.n	8000c42 <HAL_RCC_ClockConfig+0xaa>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8000bbe:	4b3f      	ldr	r3, [pc, #252]	; (8000cbc <HAL_RCC_ClockConfig+0x124>)
 8000bc0:	681a      	ldr	r2, [r3, #0]
 8000bc2:	f002 020f 	and.w	r2, r2, #15
 8000bc6:	4295      	cmp	r5, r2
 8000bc8:	d367      	bcc.n	8000c9a <HAL_RCC_ClockConfig+0x102>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000bca:	6822      	ldr	r2, [r4, #0]
 8000bcc:	0751      	lsls	r1, r2, #29
 8000bce:	d46d      	bmi.n	8000cac <HAL_RCC_ClockConfig+0x114>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000bd0:	0713      	lsls	r3, r2, #28
 8000bd2:	d507      	bpl.n	8000be4 <HAL_RCC_ClockConfig+0x4c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8000bd4:	4a3a      	ldr	r2, [pc, #232]	; (8000cc0 <HAL_RCC_ClockConfig+0x128>)
 8000bd6:	6921      	ldr	r1, [r4, #16]
 8000bd8:	6893      	ldr	r3, [r2, #8]
 8000bda:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8000bde:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8000be2:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8000be4:	f7ff ffaa 	bl	8000b3c <HAL_RCC_GetSysClockFreq>
 8000be8:	4b35      	ldr	r3, [pc, #212]	; (8000cc0 <HAL_RCC_ClockConfig+0x128>)
 8000bea:	4a36      	ldr	r2, [pc, #216]	; (8000cc4 <HAL_RCC_ClockConfig+0x12c>)
 8000bec:	689b      	ldr	r3, [r3, #8]
 8000bee:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8000bf2:	5cd3      	ldrb	r3, [r2, r3]
 8000bf4:	40d8      	lsrs	r0, r3
 8000bf6:	4b34      	ldr	r3, [pc, #208]	; (8000cc8 <HAL_RCC_ClockConfig+0x130>)
 8000bf8:	6018      	str	r0, [r3, #0]
  HAL_InitTick (uwTickPrio);
 8000bfa:	4b34      	ldr	r3, [pc, #208]	; (8000ccc <HAL_RCC_ClockConfig+0x134>)
 8000bfc:	6818      	ldr	r0, [r3, #0]
 8000bfe:	f7ff fc6b 	bl	80004d8 <HAL_InitTick>
  return HAL_OK;
 8000c02:	2000      	movs	r0, #0
 8000c04:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000c08:	b2ca      	uxtb	r2, r1
 8000c0a:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8000c0c:	681b      	ldr	r3, [r3, #0]
 8000c0e:	f003 030f 	and.w	r3, r3, #15
 8000c12:	4299      	cmp	r1, r3
 8000c14:	d1c5      	bne.n	8000ba2 <HAL_RCC_ClockConfig+0xa>
 8000c16:	e7cd      	b.n	8000bb4 <HAL_RCC_ClockConfig+0x1c>
 8000c18:	4b29      	ldr	r3, [pc, #164]	; (8000cc0 <HAL_RCC_ClockConfig+0x128>)
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000c1a:	f011 0f04 	tst.w	r1, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8000c1e:	bf1e      	ittt	ne
 8000c20:	689a      	ldrne	r2, [r3, #8]
 8000c22:	f442 52e0 	orrne.w	r2, r2, #7168	; 0x1c00
 8000c26:	609a      	strne	r2, [r3, #8]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000c28:	070e      	lsls	r6, r1, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8000c2a:	bf42      	ittt	mi
 8000c2c:	689a      	ldrmi	r2, [r3, #8]
 8000c2e:	f442 4260 	orrmi.w	r2, r2, #57344	; 0xe000
 8000c32:	609a      	strmi	r2, [r3, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000c34:	689a      	ldr	r2, [r3, #8]
 8000c36:	68a0      	ldr	r0, [r4, #8]
 8000c38:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8000c3c:	4302      	orrs	r2, r0
 8000c3e:	609a      	str	r2, [r3, #8]
 8000c40:	e7bb      	b.n	8000bba <HAL_RCC_ClockConfig+0x22>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000c42:	6862      	ldr	r2, [r4, #4]
 8000c44:	4b1e      	ldr	r3, [pc, #120]	; (8000cc0 <HAL_RCC_ClockConfig+0x128>)
 8000c46:	2a01      	cmp	r2, #1
 8000c48:	d11d      	bne.n	8000c86 <HAL_RCC_ClockConfig+0xee>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000c4a:	681b      	ldr	r3, [r3, #0]
 8000c4c:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000c50:	d0a7      	beq.n	8000ba2 <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000c52:	4e1b      	ldr	r6, [pc, #108]	; (8000cc0 <HAL_RCC_ClockConfig+0x128>)
 8000c54:	68b3      	ldr	r3, [r6, #8]
 8000c56:	f023 0303 	bic.w	r3, r3, #3
 8000c5a:	4313      	orrs	r3, r2
 8000c5c:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 8000c5e:	f7ff fc85 	bl	800056c <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000c62:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 8000c66:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8000c68:	68b3      	ldr	r3, [r6, #8]
 8000c6a:	6862      	ldr	r2, [r4, #4]
 8000c6c:	f003 030c 	and.w	r3, r3, #12
 8000c70:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8000c74:	d0a3      	beq.n	8000bbe <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000c76:	f7ff fc79 	bl	800056c <HAL_GetTick>
 8000c7a:	1bc0      	subs	r0, r0, r7
 8000c7c:	4540      	cmp	r0, r8
 8000c7e:	d9f3      	bls.n	8000c68 <HAL_RCC_ClockConfig+0xd0>
        return HAL_TIMEOUT;
 8000c80:	2003      	movs	r0, #3
}
 8000c82:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8000c86:	1e91      	subs	r1, r2, #2
 8000c88:	2901      	cmp	r1, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000c8a:	681b      	ldr	r3, [r3, #0]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8000c8c:	d802      	bhi.n	8000c94 <HAL_RCC_ClockConfig+0xfc>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000c8e:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8000c92:	e7dd      	b.n	8000c50 <HAL_RCC_ClockConfig+0xb8>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000c94:	f013 0f02 	tst.w	r3, #2
 8000c98:	e7da      	b.n	8000c50 <HAL_RCC_ClockConfig+0xb8>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000c9a:	b2ea      	uxtb	r2, r5
 8000c9c:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8000c9e:	681b      	ldr	r3, [r3, #0]
 8000ca0:	f003 030f 	and.w	r3, r3, #15
 8000ca4:	429d      	cmp	r5, r3
 8000ca6:	f47f af7c 	bne.w	8000ba2 <HAL_RCC_ClockConfig+0xa>
 8000caa:	e78e      	b.n	8000bca <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8000cac:	4904      	ldr	r1, [pc, #16]	; (8000cc0 <HAL_RCC_ClockConfig+0x128>)
 8000cae:	68e0      	ldr	r0, [r4, #12]
 8000cb0:	688b      	ldr	r3, [r1, #8]
 8000cb2:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 8000cb6:	4303      	orrs	r3, r0
 8000cb8:	608b      	str	r3, [r1, #8]
 8000cba:	e789      	b.n	8000bd0 <HAL_RCC_ClockConfig+0x38>
 8000cbc:	40023c00 	.word	0x40023c00
 8000cc0:	40023800 	.word	0x40023800
 8000cc4:	08001430 	.word	0x08001430
 8000cc8:	20000008 	.word	0x20000008
 8000ccc:	20000004 	.word	0x20000004

08000cd0 <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8000cd0:	6a03      	ldr	r3, [r0, #32]
 8000cd2:	f023 0301 	bic.w	r3, r3, #1
 8000cd6:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8000cd8:	6a03      	ldr	r3, [r0, #32]
{
 8000cda:	b570      	push	{r4, r5, r6, lr}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8000cdc:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8000cde:	6982      	ldr	r2, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8000ce0:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8000ce2:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 8000ce6:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8000ce8:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC1P;
 8000cea:	f023 0302 	bic.w	r3, r3, #2
  tmpccer |= OC_Config->OCPolarity;
 8000cee:	432b      	orrs	r3, r5

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8000cf0:	4d0e      	ldr	r5, [pc, #56]	; (8000d2c <TIM_OC1_SetConfig+0x5c>)
 8000cf2:	42a8      	cmp	r0, r5
 8000cf4:	d002      	beq.n	8000cfc <TIM_OC1_SetConfig+0x2c>
 8000cf6:	4e0e      	ldr	r6, [pc, #56]	; (8000d30 <TIM_OC1_SetConfig+0x60>)
 8000cf8:	42b0      	cmp	r0, r6
 8000cfa:	d110      	bne.n	8000d1e <TIM_OC1_SetConfig+0x4e>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8000cfc:	68ce      	ldr	r6, [r1, #12]
    tmpccer &= ~TIM_CCER_CC1NP;
 8000cfe:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 8000d02:	4333      	orrs	r3, r6
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8000d04:	42a8      	cmp	r0, r5
    tmpccer &= ~TIM_CCER_CC1NE;
 8000d06:	f023 0304 	bic.w	r3, r3, #4
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8000d0a:	d002      	beq.n	8000d12 <TIM_OC1_SetConfig+0x42>
 8000d0c:	4d08      	ldr	r5, [pc, #32]	; (8000d30 <TIM_OC1_SetConfig+0x60>)
 8000d0e:	42a8      	cmp	r0, r5
 8000d10:	d105      	bne.n	8000d1e <TIM_OC1_SetConfig+0x4e>
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8000d12:	694d      	ldr	r5, [r1, #20]
 8000d14:	698e      	ldr	r6, [r1, #24]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8000d16:	f424 7440 	bic.w	r4, r4, #768	; 0x300
    tmpcr2 |= OC_Config->OCNIdleState;
 8000d1a:	4335      	orrs	r5, r6
 8000d1c:	432c      	orrs	r4, r5
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8000d1e:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8000d20:	6182      	str	r2, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8000d22:	684a      	ldr	r2, [r1, #4]
 8000d24:	6342      	str	r2, [r0, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8000d26:	6203      	str	r3, [r0, #32]
 8000d28:	bd70      	pop	{r4, r5, r6, pc}
 8000d2a:	bf00      	nop
 8000d2c:	40010000 	.word	0x40010000
 8000d30:	40010400 	.word	0x40010400

08000d34 <TIM_OC3_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8000d34:	6a03      	ldr	r3, [r0, #32]
 8000d36:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000d3a:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8000d3c:	6a03      	ldr	r3, [r0, #32]
{
 8000d3e:	b570      	push	{r4, r5, r6, lr}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8000d40:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8000d42:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8000d44:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8000d46:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 8000d4a:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8000d4c:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC3P;
 8000d4e:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8000d52:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8000d56:	4d11      	ldr	r5, [pc, #68]	; (8000d9c <TIM_OC3_SetConfig+0x68>)
 8000d58:	42a8      	cmp	r0, r5
 8000d5a:	d003      	beq.n	8000d64 <TIM_OC3_SetConfig+0x30>
 8000d5c:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000d60:	42a8      	cmp	r0, r5
 8000d62:	d114      	bne.n	8000d8e <TIM_OC3_SetConfig+0x5a>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8000d64:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 8000d66:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8000d6a:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8000d6e:	4d0b      	ldr	r5, [pc, #44]	; (8000d9c <TIM_OC3_SetConfig+0x68>)
 8000d70:	42a8      	cmp	r0, r5
    tmpccer &= ~TIM_CCER_CC3NE;
 8000d72:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8000d76:	d003      	beq.n	8000d80 <TIM_OC3_SetConfig+0x4c>
 8000d78:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000d7c:	42a8      	cmp	r0, r5
 8000d7e:	d106      	bne.n	8000d8e <TIM_OC3_SetConfig+0x5a>

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8000d80:	694d      	ldr	r5, [r1, #20]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8000d82:	698e      	ldr	r6, [r1, #24]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8000d84:	f424 5440 	bic.w	r4, r4, #12288	; 0x3000
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8000d88:	4335      	orrs	r5, r6
 8000d8a:	ea44 1405 	orr.w	r4, r4, r5, lsl #4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8000d8e:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8000d90:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8000d92:	684a      	ldr	r2, [r1, #4]
 8000d94:	63c2      	str	r2, [r0, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8000d96:	6203      	str	r3, [r0, #32]
 8000d98:	bd70      	pop	{r4, r5, r6, pc}
 8000d9a:	bf00      	nop
 8000d9c:	40010000 	.word	0x40010000

08000da0 <TIM_OC4_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8000da0:	6a03      	ldr	r3, [r0, #32]
 8000da2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8000da6:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8000da8:	6a03      	ldr	r3, [r0, #32]
{
 8000daa:	b530      	push	{r4, r5, lr}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8000dac:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8000dae:	69c2      	ldr	r2, [r0, #28]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8000db0:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8000db2:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8000db6:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8000dba:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC4P;
 8000dbc:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8000dc0:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8000dc4:	4d08      	ldr	r5, [pc, #32]	; (8000de8 <TIM_OC4_SetConfig+0x48>)
 8000dc6:	42a8      	cmp	r0, r5
 8000dc8:	d003      	beq.n	8000dd2 <TIM_OC4_SetConfig+0x32>
 8000dca:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000dce:	42a8      	cmp	r0, r5
 8000dd0:	d104      	bne.n	8000ddc <TIM_OC4_SetConfig+0x3c>

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8000dd2:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS4;
 8000dd4:	f424 4480 	bic.w	r4, r4, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8000dd8:	ea44 1485 	orr.w	r4, r4, r5, lsl #6
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8000ddc:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8000dde:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8000de0:	684a      	ldr	r2, [r1, #4]
 8000de2:	6402      	str	r2, [r0, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8000de4:	6203      	str	r3, [r0, #32]
 8000de6:	bd30      	pop	{r4, r5, pc}
 8000de8:	40010000 	.word	0x40010000

08000dec <TIM_Base_SetConfig>:
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8000dec:	4a30      	ldr	r2, [pc, #192]	; (8000eb0 <TIM_Base_SetConfig+0xc4>)
  tmpcr1 = TIMx->CR1;
 8000dee:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8000df0:	4290      	cmp	r0, r2
 8000df2:	d012      	beq.n	8000e1a <TIM_Base_SetConfig+0x2e>
 8000df4:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8000df8:	d00f      	beq.n	8000e1a <TIM_Base_SetConfig+0x2e>
 8000dfa:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 8000dfe:	4290      	cmp	r0, r2
 8000e00:	d00b      	beq.n	8000e1a <TIM_Base_SetConfig+0x2e>
 8000e02:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000e06:	4290      	cmp	r0, r2
 8000e08:	d007      	beq.n	8000e1a <TIM_Base_SetConfig+0x2e>
 8000e0a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000e0e:	4290      	cmp	r0, r2
 8000e10:	d003      	beq.n	8000e1a <TIM_Base_SetConfig+0x2e>
 8000e12:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 8000e16:	4290      	cmp	r0, r2
 8000e18:	d119      	bne.n	8000e4e <TIM_Base_SetConfig+0x62>
    tmpcr1 |= Structure->CounterMode;
 8000e1a:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8000e1c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8000e20:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8000e22:	4a23      	ldr	r2, [pc, #140]	; (8000eb0 <TIM_Base_SetConfig+0xc4>)
 8000e24:	4290      	cmp	r0, r2
 8000e26:	d029      	beq.n	8000e7c <TIM_Base_SetConfig+0x90>
 8000e28:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8000e2c:	d026      	beq.n	8000e7c <TIM_Base_SetConfig+0x90>
 8000e2e:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 8000e32:	4290      	cmp	r0, r2
 8000e34:	d022      	beq.n	8000e7c <TIM_Base_SetConfig+0x90>
 8000e36:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000e3a:	4290      	cmp	r0, r2
 8000e3c:	d01e      	beq.n	8000e7c <TIM_Base_SetConfig+0x90>
 8000e3e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000e42:	4290      	cmp	r0, r2
 8000e44:	d01a      	beq.n	8000e7c <TIM_Base_SetConfig+0x90>
 8000e46:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 8000e4a:	4290      	cmp	r0, r2
 8000e4c:	d016      	beq.n	8000e7c <TIM_Base_SetConfig+0x90>
 8000e4e:	4a19      	ldr	r2, [pc, #100]	; (8000eb4 <TIM_Base_SetConfig+0xc8>)
 8000e50:	4290      	cmp	r0, r2
 8000e52:	d013      	beq.n	8000e7c <TIM_Base_SetConfig+0x90>
 8000e54:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000e58:	4290      	cmp	r0, r2
 8000e5a:	d00f      	beq.n	8000e7c <TIM_Base_SetConfig+0x90>
 8000e5c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000e60:	4290      	cmp	r0, r2
 8000e62:	d00b      	beq.n	8000e7c <TIM_Base_SetConfig+0x90>
 8000e64:	f5a2 3298 	sub.w	r2, r2, #77824	; 0x13000
 8000e68:	4290      	cmp	r0, r2
 8000e6a:	d007      	beq.n	8000e7c <TIM_Base_SetConfig+0x90>
 8000e6c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000e70:	4290      	cmp	r0, r2
 8000e72:	d003      	beq.n	8000e7c <TIM_Base_SetConfig+0x90>
 8000e74:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000e78:	4290      	cmp	r0, r2
 8000e7a:	d103      	bne.n	8000e84 <TIM_Base_SetConfig+0x98>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8000e7c:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 8000e7e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8000e82:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8000e84:	694a      	ldr	r2, [r1, #20]
 8000e86:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8000e8a:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8000e8c:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8000e8e:	688b      	ldr	r3, [r1, #8]
 8000e90:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8000e92:	680b      	ldr	r3, [r1, #0]
 8000e94:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8000e96:	4b06      	ldr	r3, [pc, #24]	; (8000eb0 <TIM_Base_SetConfig+0xc4>)
 8000e98:	4298      	cmp	r0, r3
 8000e9a:	d003      	beq.n	8000ea4 <TIM_Base_SetConfig+0xb8>
 8000e9c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8000ea0:	4298      	cmp	r0, r3
 8000ea2:	d101      	bne.n	8000ea8 <TIM_Base_SetConfig+0xbc>
    TIMx->RCR = Structure->RepetitionCounter;
 8000ea4:	690b      	ldr	r3, [r1, #16]
 8000ea6:	6303      	str	r3, [r0, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 8000ea8:	2301      	movs	r3, #1
 8000eaa:	6143      	str	r3, [r0, #20]
 8000eac:	4770      	bx	lr
 8000eae:	bf00      	nop
 8000eb0:	40010000 	.word	0x40010000
 8000eb4:	40014000 	.word	0x40014000

08000eb8 <HAL_TIM_PWM_Init>:
{
 8000eb8:	b510      	push	{r4, lr}
  if (htim == NULL)
 8000eba:	4604      	mov	r4, r0
 8000ebc:	b1a0      	cbz	r0, 8000ee8 <HAL_TIM_PWM_Init+0x30>
  if (htim->State == HAL_TIM_STATE_RESET)
 8000ebe:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8000ec2:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8000ec6:	b91b      	cbnz	r3, 8000ed0 <HAL_TIM_PWM_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8000ec8:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 8000ecc:	f000 f9f4 	bl	80012b8 <HAL_TIM_PWM_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8000ed0:	2302      	movs	r3, #2
 8000ed2:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8000ed6:	6820      	ldr	r0, [r4, #0]
 8000ed8:	1d21      	adds	r1, r4, #4
 8000eda:	f7ff ff87 	bl	8000dec <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 8000ede:	2301      	movs	r3, #1
 8000ee0:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8000ee4:	2000      	movs	r0, #0
 8000ee6:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8000ee8:	2001      	movs	r0, #1
}
 8000eea:	bd10      	pop	{r4, pc}

08000eec <TIM_OC2_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8000eec:	6a03      	ldr	r3, [r0, #32]
 8000eee:	f023 0310 	bic.w	r3, r3, #16
 8000ef2:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 8000ef4:	6a03      	ldr	r3, [r0, #32]
{
 8000ef6:	b570      	push	{r4, r5, r6, lr}
  tmpcr2 =  TIMx->CR2;
 8000ef8:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 8000efa:	6982      	ldr	r2, [r0, #24]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8000efc:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8000efe:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8000f02:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8000f06:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC2P;
 8000f08:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8000f0c:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8000f10:	4d10      	ldr	r5, [pc, #64]	; (8000f54 <TIM_OC2_SetConfig+0x68>)
 8000f12:	42a8      	cmp	r0, r5
 8000f14:	d003      	beq.n	8000f1e <TIM_OC2_SetConfig+0x32>
 8000f16:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000f1a:	42a8      	cmp	r0, r5
 8000f1c:	d114      	bne.n	8000f48 <TIM_OC2_SetConfig+0x5c>
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8000f1e:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 8000f20:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8000f24:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8000f28:	4d0a      	ldr	r5, [pc, #40]	; (8000f54 <TIM_OC2_SetConfig+0x68>)
 8000f2a:	42a8      	cmp	r0, r5
    tmpccer &= ~TIM_CCER_CC2NE;
 8000f2c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8000f30:	d003      	beq.n	8000f3a <TIM_OC2_SetConfig+0x4e>
 8000f32:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000f36:	42a8      	cmp	r0, r5
 8000f38:	d106      	bne.n	8000f48 <TIM_OC2_SetConfig+0x5c>
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8000f3a:	694d      	ldr	r5, [r1, #20]
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8000f3c:	698e      	ldr	r6, [r1, #24]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8000f3e:	f424 6440 	bic.w	r4, r4, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8000f42:	4335      	orrs	r5, r6
 8000f44:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
  TIMx->CR2 = tmpcr2;
 8000f48:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8000f4a:	6182      	str	r2, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8000f4c:	684a      	ldr	r2, [r1, #4]
 8000f4e:	6382      	str	r2, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 8000f50:	6203      	str	r3, [r0, #32]
 8000f52:	bd70      	pop	{r4, r5, r6, pc}
 8000f54:	40010000 	.word	0x40010000

08000f58 <HAL_TIM_PWM_ConfigChannel>:
{
 8000f58:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 8000f5a:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8000f5e:	2b01      	cmp	r3, #1
{
 8000f60:	4604      	mov	r4, r0
 8000f62:	f04f 0002 	mov.w	r0, #2
  __HAL_LOCK(htim);
 8000f66:	d025      	beq.n	8000fb4 <HAL_TIM_PWM_ConfigChannel+0x5c>
 8000f68:	2301      	movs	r3, #1
 8000f6a:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 8000f6e:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
  switch (Channel)
 8000f72:	2a0c      	cmp	r2, #12
 8000f74:	d818      	bhi.n	8000fa8 <HAL_TIM_PWM_ConfigChannel+0x50>
 8000f76:	e8df f002 	tbb	[pc, r2]
 8000f7a:	1707      	.short	0x1707
 8000f7c:	171e1717 	.word	0x171e1717
 8000f80:	172f1717 	.word	0x172f1717
 8000f84:	1717      	.short	0x1717
 8000f86:	40          	.byte	0x40
 8000f87:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8000f88:	6820      	ldr	r0, [r4, #0]
 8000f8a:	f7ff fea1 	bl	8000cd0 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8000f8e:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8000f90:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8000f92:	699a      	ldr	r2, [r3, #24]
 8000f94:	f042 0208 	orr.w	r2, r2, #8
 8000f98:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8000f9a:	699a      	ldr	r2, [r3, #24]
 8000f9c:	f022 0204 	bic.w	r2, r2, #4
 8000fa0:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8000fa2:	699a      	ldr	r2, [r3, #24]
 8000fa4:	430a      	orrs	r2, r1
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8000fa6:	619a      	str	r2, [r3, #24]
  htim->State = HAL_TIM_STATE_READY;
 8000fa8:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 8000faa:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8000fac:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8000fb0:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 8000fb4:	bd38      	pop	{r3, r4, r5, pc}
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8000fb6:	6820      	ldr	r0, [r4, #0]
 8000fb8:	f7ff ff98 	bl	8000eec <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8000fbc:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8000fbe:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8000fc0:	699a      	ldr	r2, [r3, #24]
 8000fc2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8000fc6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8000fc8:	699a      	ldr	r2, [r3, #24]
 8000fca:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8000fce:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8000fd0:	699a      	ldr	r2, [r3, #24]
 8000fd2:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8000fd6:	e7e6      	b.n	8000fa6 <HAL_TIM_PWM_ConfigChannel+0x4e>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8000fd8:	6820      	ldr	r0, [r4, #0]
 8000fda:	f7ff feab 	bl	8000d34 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8000fde:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8000fe0:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8000fe2:	69da      	ldr	r2, [r3, #28]
 8000fe4:	f042 0208 	orr.w	r2, r2, #8
 8000fe8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8000fea:	69da      	ldr	r2, [r3, #28]
 8000fec:	f022 0204 	bic.w	r2, r2, #4
 8000ff0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8000ff2:	69da      	ldr	r2, [r3, #28]
 8000ff4:	430a      	orrs	r2, r1
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8000ff6:	61da      	str	r2, [r3, #28]
      break;
 8000ff8:	e7d6      	b.n	8000fa8 <HAL_TIM_PWM_ConfigChannel+0x50>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8000ffa:	6820      	ldr	r0, [r4, #0]
 8000ffc:	f7ff fed0 	bl	8000da0 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8001000:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8001002:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8001004:	69da      	ldr	r2, [r3, #28]
 8001006:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800100a:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800100c:	69da      	ldr	r2, [r3, #28]
 800100e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001012:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8001014:	69da      	ldr	r2, [r3, #28]
 8001016:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 800101a:	e7ec      	b.n	8000ff6 <HAL_TIM_PWM_ConfigChannel+0x9e>

0800101c <TIM_CCxChannelCmd>:
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800101c:	6a03      	ldr	r3, [r0, #32]
  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800101e:	f001 011f 	and.w	r1, r1, #31
{
 8001022:	b510      	push	{r4, lr}
  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8001024:	2401      	movs	r4, #1
 8001026:	408c      	lsls	r4, r1
  TIMx->CCER &= ~tmp;
 8001028:	ea23 0304 	bic.w	r3, r3, r4
 800102c:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800102e:	6a03      	ldr	r3, [r0, #32]
 8001030:	408a      	lsls	r2, r1
 8001032:	431a      	orrs	r2, r3
 8001034:	6202      	str	r2, [r0, #32]
 8001036:	bd10      	pop	{r4, pc}

08001038 <HAL_TIM_PWM_Start>:
{
 8001038:	b510      	push	{r4, lr}
 800103a:	4604      	mov	r4, r0
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800103c:	2201      	movs	r2, #1
 800103e:	6800      	ldr	r0, [r0, #0]
 8001040:	f7ff ffec 	bl	800101c <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8001044:	6823      	ldr	r3, [r4, #0]
 8001046:	4a0b      	ldr	r2, [pc, #44]	; (8001074 <HAL_TIM_PWM_Start+0x3c>)
 8001048:	4293      	cmp	r3, r2
 800104a:	d00e      	beq.n	800106a <HAL_TIM_PWM_Start+0x32>
 800104c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001050:	4293      	cmp	r3, r2
 8001052:	d00a      	beq.n	800106a <HAL_TIM_PWM_Start+0x32>
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001054:	689a      	ldr	r2, [r3, #8]
 8001056:	f002 0207 	and.w	r2, r2, #7
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800105a:	2a06      	cmp	r2, #6
 800105c:	d003      	beq.n	8001066 <HAL_TIM_PWM_Start+0x2e>
    __HAL_TIM_ENABLE(htim);
 800105e:	681a      	ldr	r2, [r3, #0]
 8001060:	f042 0201 	orr.w	r2, r2, #1
 8001064:	601a      	str	r2, [r3, #0]
}
 8001066:	2000      	movs	r0, #0
 8001068:	bd10      	pop	{r4, pc}
    __HAL_TIM_MOE_ENABLE(htim);
 800106a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800106c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001070:	645a      	str	r2, [r3, #68]	; 0x44
 8001072:	e7ef      	b.n	8001054 <HAL_TIM_PWM_Start+0x1c>
 8001074:	40010000 	.word	0x40010000

08001078 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8001078:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 800107c:	2b01      	cmp	r3, #1
{
 800107e:	b530      	push	{r4, r5, lr}
 8001080:	f04f 0302 	mov.w	r3, #2
  __HAL_LOCK(htim);
 8001084:	d035      	beq.n	80010f2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001086:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800108a:	6803      	ldr	r3, [r0, #0]
  tmpsmcr = htim->Instance->SMCR;

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800108c:	680d      	ldr	r5, [r1, #0]
  tmpcr2 = htim->Instance->CR2;
 800108e:	685c      	ldr	r4, [r3, #4]
  tmpcr2 &= ~TIM_CR2_MMS;
 8001090:	f024 0470 	bic.w	r4, r4, #112	; 0x70
  __HAL_LOCK(htim);
 8001094:	2201      	movs	r2, #1
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8001096:	432c      	orrs	r4, r5
  __HAL_LOCK(htim);
 8001098:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
  tmpsmcr = htim->Instance->SMCR;
 800109c:	689a      	ldr	r2, [r3, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800109e:	605c      	str	r4, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80010a0:	4c15      	ldr	r4, [pc, #84]	; (80010f8 <HAL_TIMEx_MasterConfigSynchronization+0x80>)
 80010a2:	42a3      	cmp	r3, r4
 80010a4:	d01a      	beq.n	80010dc <HAL_TIMEx_MasterConfigSynchronization+0x64>
 80010a6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80010aa:	d017      	beq.n	80010dc <HAL_TIMEx_MasterConfigSynchronization+0x64>
 80010ac:	f5a4 447c 	sub.w	r4, r4, #64512	; 0xfc00
 80010b0:	42a3      	cmp	r3, r4
 80010b2:	d013      	beq.n	80010dc <HAL_TIMEx_MasterConfigSynchronization+0x64>
 80010b4:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 80010b8:	42a3      	cmp	r3, r4
 80010ba:	d00f      	beq.n	80010dc <HAL_TIMEx_MasterConfigSynchronization+0x64>
 80010bc:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 80010c0:	42a3      	cmp	r3, r4
 80010c2:	d00b      	beq.n	80010dc <HAL_TIMEx_MasterConfigSynchronization+0x64>
 80010c4:	f504 4478 	add.w	r4, r4, #63488	; 0xf800
 80010c8:	42a3      	cmp	r3, r4
 80010ca:	d007      	beq.n	80010dc <HAL_TIMEx_MasterConfigSynchronization+0x64>
 80010cc:	f504 5470 	add.w	r4, r4, #15360	; 0x3c00
 80010d0:	42a3      	cmp	r3, r4
 80010d2:	d003      	beq.n	80010dc <HAL_TIMEx_MasterConfigSynchronization+0x64>
 80010d4:	f5a4 3494 	sub.w	r4, r4, #75776	; 0x12800
 80010d8:	42a3      	cmp	r3, r4
 80010da:	d104      	bne.n	80010e6 <HAL_TIMEx_MasterConfigSynchronization+0x6e>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80010dc:	6849      	ldr	r1, [r1, #4]
    tmpsmcr &= ~TIM_SMCR_MSM;
 80010de:	f022 0280 	bic.w	r2, r2, #128	; 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80010e2:	430a      	orrs	r2, r1

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80010e4:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80010e6:	2301      	movs	r3, #1
 80010e8:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80010ec:	2300      	movs	r3, #0
 80010ee:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  __HAL_LOCK(htim);
 80010f2:	4618      	mov	r0, r3

  return HAL_OK;
}
 80010f4:	bd30      	pop	{r4, r5, pc}
 80010f6:	bf00      	nop
 80010f8:	40010000 	.word	0x40010000

080010fc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80010fc:	b530      	push	{r4, r5, lr}
 80010fe:	b095      	sub	sp, #84	; 0x54
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001100:	2230      	movs	r2, #48	; 0x30
 8001102:	2100      	movs	r1, #0
 8001104:	a808      	add	r0, sp, #32
 8001106:	f000 f97f 	bl	8001408 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800110a:	2100      	movs	r1, #0
 800110c:	2214      	movs	r2, #20
 800110e:	a803      	add	r0, sp, #12
 8001110:	f000 f97a 	bl	8001408 <memset>

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001114:	2400      	movs	r4, #0
 8001116:	4b1d      	ldr	r3, [pc, #116]	; (800118c <SystemClock_Config+0x90>)
 8001118:	9401      	str	r4, [sp, #4]
 800111a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800111c:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001120:	641a      	str	r2, [r3, #64]	; 0x40
 8001122:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001124:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001128:	9301      	str	r3, [sp, #4]
 800112a:	9b01      	ldr	r3, [sp, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800112c:	4b18      	ldr	r3, [pc, #96]	; (8001190 <SystemClock_Config+0x94>)
 800112e:	9402      	str	r4, [sp, #8]
 8001130:	681a      	ldr	r2, [r3, #0]
 8001132:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001136:	601a      	str	r2, [r3, #0]
 8001138:	681b      	ldr	r3, [r3, #0]
 800113a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800113e:	9302      	str	r3, [sp, #8]
 8001140:	9b02      	ldr	r3, [sp, #8]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001142:	2301      	movs	r3, #1
 8001144:	9308      	str	r3, [sp, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001146:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800114a:	9309      	str	r3, [sp, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800114c:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001150:	930f      	str	r3, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 8001152:	2319      	movs	r3, #25
 8001154:	9310      	str	r3, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001156:	f44f 73a8 	mov.w	r3, #336	; 0x150
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800115a:	2502      	movs	r5, #2
  RCC_OscInitStruct.PLL.PLLN = 336;
 800115c:	9311      	str	r3, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
  RCC_OscInitStruct.PLL.PLLQ = 4;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800115e:	a808      	add	r0, sp, #32
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001160:	2304      	movs	r3, #4
 8001162:	9313      	str	r3, [sp, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001164:	950e      	str	r5, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001166:	9512      	str	r5, [sp, #72]	; 0x48
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001168:	f7ff fb42 	bl	80007f0 <HAL_RCC_OscConfig>
  {
    Error_Handler();
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800116c:	230f      	movs	r3, #15
 800116e:	9303      	str	r3, [sp, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001170:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001174:	9306      	str	r3, [sp, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001176:	2105      	movs	r1, #5
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001178:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800117c:	a803      	add	r0, sp, #12
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800117e:	9504      	str	r5, [sp, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001180:	9405      	str	r4, [sp, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001182:	9307      	str	r3, [sp, #28]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001184:	f7ff fd08 	bl	8000b98 <HAL_RCC_ClockConfig>
  {
    Error_Handler();
  }
}
 8001188:	b015      	add	sp, #84	; 0x54
 800118a:	bd30      	pop	{r4, r5, pc}
 800118c:	40023800 	.word	0x40023800
 8001190:	40007000 	.word	0x40007000

08001194 <main>:
{
 8001194:	b500      	push	{lr}
 8001196:	b08d      	sub	sp, #52	; 0x34
  */
static void MX_GPIO_Init(void)
{

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001198:	2500      	movs	r5, #0
  HAL_Init();
 800119a:	f7ff f9c1 	bl	8000520 <HAL_Init>
  SystemClock_Config();
 800119e:	f7ff ffad 	bl	80010fc <SystemClock_Config>
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80011a2:	4b34      	ldr	r3, [pc, #208]	; (8001274 <main+0xe0>)
 80011a4:	9501      	str	r5, [sp, #4]
 80011a6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  htim4.Instance = TIM4;
 80011a8:	4c33      	ldr	r4, [pc, #204]	; (8001278 <main+0xe4>)
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80011aa:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80011ae:	631a      	str	r2, [r3, #48]	; 0x30
 80011b0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80011b2:	f002 0280 	and.w	r2, r2, #128	; 0x80
 80011b6:	9201      	str	r2, [sp, #4]
 80011b8:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80011ba:	9502      	str	r5, [sp, #8]
 80011bc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80011be:	f042 0208 	orr.w	r2, r2, #8
 80011c2:	631a      	str	r2, [r3, #48]	; 0x30
 80011c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80011c6:	9503      	str	r5, [sp, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80011c8:	f003 0308 	and.w	r3, r3, #8
  TIM_OC_InitTypeDef sConfigOC = {0};
 80011cc:	4629      	mov	r1, r5
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80011ce:	9302      	str	r3, [sp, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80011d0:	221c      	movs	r2, #28
 80011d2:	a805      	add	r0, sp, #20
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80011d4:	9b02      	ldr	r3, [sp, #8]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80011d6:	9504      	str	r5, [sp, #16]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80011d8:	f000 f916 	bl	8001408 <memset>
  htim4.Init.Prescaler = 8300;
 80011dc:	4a27      	ldr	r2, [pc, #156]	; (800127c <main+0xe8>)
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80011de:	60a5      	str	r5, [r4, #8]
  htim4.Init.Prescaler = 8300;
 80011e0:	f242 036c 	movw	r3, #8300	; 0x206c
 80011e4:	e884 000c 	stmia.w	r4, {r2, r3}
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 80011e8:	4620      	mov	r0, r4
  htim4.Init.Period = 999;
 80011ea:	f240 33e7 	movw	r3, #999	; 0x3e7
 80011ee:	60e3      	str	r3, [r4, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80011f0:	6125      	str	r5, [r4, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80011f2:	61a5      	str	r5, [r4, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 80011f4:	f7ff fe60 	bl	8000eb8 <HAL_TIM_PWM_Init>
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80011f8:	a903      	add	r1, sp, #12
 80011fa:	4620      	mov	r0, r4
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80011fc:	9503      	str	r5, [sp, #12]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80011fe:	9504      	str	r5, [sp, #16]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001200:	f7ff ff3a 	bl	8001078 <HAL_TIMEx_MasterConfigSynchronization>
  sConfigOC.OCMode = TIM_OCMODE_PWM2;
 8001204:	2370      	movs	r3, #112	; 0x70
 8001206:	9305      	str	r3, [sp, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001208:	462a      	mov	r2, r5
  sConfigOC.Pulse = 250;
 800120a:	23fa      	movs	r3, #250	; 0xfa
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800120c:	a905      	add	r1, sp, #20
 800120e:	4620      	mov	r0, r4
  sConfigOC.Pulse = 250;
 8001210:	9306      	str	r3, [sp, #24]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001212:	9507      	str	r5, [sp, #28]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001214:	9509      	str	r5, [sp, #36]	; 0x24
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001216:	f7ff fe9f 	bl	8000f58 <HAL_TIM_PWM_ConfigChannel>
  sConfigOC.Pulse = 400;
 800121a:	f44f 73c8 	mov.w	r3, #400	; 0x190
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800121e:	2204      	movs	r2, #4
 8001220:	a905      	add	r1, sp, #20
 8001222:	4620      	mov	r0, r4
  sConfigOC.Pulse = 400;
 8001224:	9306      	str	r3, [sp, #24]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001226:	f7ff fe97 	bl	8000f58 <HAL_TIM_PWM_ConfigChannel>
  sConfigOC.Pulse = 600;
 800122a:	f44f 7316 	mov.w	r3, #600	; 0x258
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800122e:	2208      	movs	r2, #8
 8001230:	a905      	add	r1, sp, #20
 8001232:	4620      	mov	r0, r4
  sConfigOC.Pulse = 600;
 8001234:	9306      	str	r3, [sp, #24]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001236:	f7ff fe8f 	bl	8000f58 <HAL_TIM_PWM_ConfigChannel>
  sConfigOC.Pulse = 800;
 800123a:	f44f 7348 	mov.w	r3, #800	; 0x320
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800123e:	220c      	movs	r2, #12
 8001240:	a905      	add	r1, sp, #20
 8001242:	4620      	mov	r0, r4
  sConfigOC.Pulse = 800;
 8001244:	9306      	str	r3, [sp, #24]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001246:	f7ff fe87 	bl	8000f58 <HAL_TIM_PWM_ConfigChannel>
  HAL_TIM_MspPostInit(&htim4);
 800124a:	4620      	mov	r0, r4
 800124c:	f000 f84c 	bl	80012e8 <HAL_TIM_MspPostInit>
   HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 8001250:	4629      	mov	r1, r5
 8001252:	4620      	mov	r0, r4
 8001254:	f7ff fef0 	bl	8001038 <HAL_TIM_PWM_Start>
   HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_2);
 8001258:	2104      	movs	r1, #4
 800125a:	4620      	mov	r0, r4
 800125c:	f7ff feec 	bl	8001038 <HAL_TIM_PWM_Start>
   HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);
 8001260:	2108      	movs	r1, #8
 8001262:	4620      	mov	r0, r4
 8001264:	f7ff fee8 	bl	8001038 <HAL_TIM_PWM_Start>
   HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_4);
 8001268:	210c      	movs	r1, #12
 800126a:	4620      	mov	r0, r4
 800126c:	f7ff fee4 	bl	8001038 <HAL_TIM_PWM_Start>
 8001270:	e7fe      	b.n	8001270 <main+0xdc>
 8001272:	bf00      	nop
 8001274:	40023800 	.word	0x40023800
 8001278:	2000002c 	.word	0x2000002c
 800127c:	40000800 	.word	0x40000800

08001280 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001280:	b082      	sub	sp, #8
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001282:	4b0c      	ldr	r3, [pc, #48]	; (80012b4 <HAL_MspInit+0x34>)
 8001284:	2100      	movs	r1, #0
 8001286:	9100      	str	r1, [sp, #0]
 8001288:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800128a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800128e:	645a      	str	r2, [r3, #68]	; 0x44
 8001290:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001292:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8001296:	9200      	str	r2, [sp, #0]
 8001298:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 800129a:	9101      	str	r1, [sp, #4]
 800129c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800129e:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80012a2:	641a      	str	r2, [r3, #64]	; 0x40
 80012a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012a6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80012aa:	9301      	str	r3, [sp, #4]
 80012ac:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80012ae:	b002      	add	sp, #8
 80012b0:	4770      	bx	lr
 80012b2:	bf00      	nop
 80012b4:	40023800 	.word	0x40023800

080012b8 <HAL_TIM_PWM_MspInit>:
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
  if(htim_pwm->Instance==TIM4)
 80012b8:	6802      	ldr	r2, [r0, #0]
 80012ba:	4b09      	ldr	r3, [pc, #36]	; (80012e0 <HAL_TIM_PWM_MspInit+0x28>)
 80012bc:	429a      	cmp	r2, r3
{
 80012be:	b082      	sub	sp, #8
  if(htim_pwm->Instance==TIM4)
 80012c0:	d10b      	bne.n	80012da <HAL_TIM_PWM_MspInit+0x22>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 80012c2:	2300      	movs	r3, #0
 80012c4:	9301      	str	r3, [sp, #4]
 80012c6:	4b07      	ldr	r3, [pc, #28]	; (80012e4 <HAL_TIM_PWM_MspInit+0x2c>)
 80012c8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80012ca:	f042 0204 	orr.w	r2, r2, #4
 80012ce:	641a      	str	r2, [r3, #64]	; 0x40
 80012d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012d2:	f003 0304 	and.w	r3, r3, #4
 80012d6:	9301      	str	r3, [sp, #4]
 80012d8:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 80012da:	b002      	add	sp, #8
 80012dc:	4770      	bx	lr
 80012de:	bf00      	nop
 80012e0:	40000800 	.word	0x40000800
 80012e4:	40023800 	.word	0x40023800

080012e8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80012e8:	b510      	push	{r4, lr}
 80012ea:	4604      	mov	r4, r0
 80012ec:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012ee:	2214      	movs	r2, #20
 80012f0:	2100      	movs	r1, #0
 80012f2:	a801      	add	r0, sp, #4
 80012f4:	f000 f888 	bl	8001408 <memset>
  if(htim->Instance==TIM4)
 80012f8:	6822      	ldr	r2, [r4, #0]
 80012fa:	4b0d      	ldr	r3, [pc, #52]	; (8001330 <HAL_TIM_MspPostInit+0x48>)
 80012fc:	429a      	cmp	r2, r3
 80012fe:	d115      	bne.n	800132c <HAL_TIM_MspPostInit+0x44>
  {
  /* USER CODE BEGIN TIM4_MspPostInit 0 */

  /* USER CODE END TIM4_MspPostInit 0 */
  
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001300:	2300      	movs	r3, #0
 8001302:	9300      	str	r3, [sp, #0]
 8001304:	4b0b      	ldr	r3, [pc, #44]	; (8001334 <HAL_TIM_MspPostInit+0x4c>)
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001306:	480c      	ldr	r0, [pc, #48]	; (8001338 <HAL_TIM_MspPostInit+0x50>)
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001308:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800130a:	f042 0208 	orr.w	r2, r2, #8
 800130e:	631a      	str	r2, [r3, #48]	; 0x30
 8001310:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001312:	f003 0308 	and.w	r3, r3, #8
 8001316:	9300      	str	r3, [sp, #0]
 8001318:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 800131a:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 800131e:	9301      	str	r3, [sp, #4]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001320:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001322:	2302      	movs	r3, #2
 8001324:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001326:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001328:	f7ff f982 	bl	8000630 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 800132c:	b006      	add	sp, #24
 800132e:	bd10      	pop	{r4, pc}
 8001330:	40000800 	.word	0x40000800
 8001334:	40023800 	.word	0x40023800
 8001338:	40020c00 	.word	0x40020c00

0800133c <NMI_Handler>:
 800133c:	4770      	bx	lr

0800133e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800133e:	e7fe      	b.n	800133e <HardFault_Handler>

08001340 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001340:	e7fe      	b.n	8001340 <MemManage_Handler>

08001342 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001342:	e7fe      	b.n	8001342 <BusFault_Handler>

08001344 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001344:	e7fe      	b.n	8001344 <UsageFault_Handler>

08001346 <SVC_Handler>:
 8001346:	4770      	bx	lr

08001348 <DebugMon_Handler>:
 8001348:	4770      	bx	lr

0800134a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800134a:	4770      	bx	lr

0800134c <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800134c:	f7ff b902 	b.w	8000554 <HAL_IncTick>

08001350 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001350:	4b05      	ldr	r3, [pc, #20]	; (8001368 <SystemInit+0x18>)
 8001352:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8001356:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 800135a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800135e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001362:	609a      	str	r2, [r3, #8]
 8001364:	4770      	bx	lr
 8001366:	bf00      	nop
 8001368:	e000ed00 	.word	0xe000ed00

0800136c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 800136c:	f8df d034 	ldr.w	sp, [pc, #52]	; 80013a4 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8001370:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8001372:	e003      	b.n	800137c <LoopCopyDataInit>

08001374 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8001374:	4b0c      	ldr	r3, [pc, #48]	; (80013a8 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8001376:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8001378:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800137a:	3104      	adds	r1, #4

0800137c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800137c:	480b      	ldr	r0, [pc, #44]	; (80013ac <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800137e:	4b0c      	ldr	r3, [pc, #48]	; (80013b0 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8001380:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8001382:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8001384:	d3f6      	bcc.n	8001374 <CopyDataInit>
  ldr  r2, =_sbss
 8001386:	4a0b      	ldr	r2, [pc, #44]	; (80013b4 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8001388:	e002      	b.n	8001390 <LoopFillZerobss>

0800138a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800138a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800138c:	f842 3b04 	str.w	r3, [r2], #4

08001390 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8001390:	4b09      	ldr	r3, [pc, #36]	; (80013b8 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8001392:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8001394:	d3f9      	bcc.n	800138a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001396:	f7ff ffdb 	bl	8001350 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800139a:	f000 f811 	bl	80013c0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800139e:	f7ff fef9 	bl	8001194 <main>
  bx  lr    
 80013a2:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80013a4:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 80013a8:	08001450 	.word	0x08001450
  ldr  r0, =_sdata
 80013ac:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80013b0:	2000000c 	.word	0x2000000c
  ldr  r2, =_sbss
 80013b4:	2000000c 	.word	0x2000000c
  ldr  r3, = _ebss
 80013b8:	2000006c 	.word	0x2000006c

080013bc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80013bc:	e7fe      	b.n	80013bc <ADC_IRQHandler>
	...

080013c0 <__libc_init_array>:
 80013c0:	b570      	push	{r4, r5, r6, lr}
 80013c2:	4e0d      	ldr	r6, [pc, #52]	; (80013f8 <__libc_init_array+0x38>)
 80013c4:	4c0d      	ldr	r4, [pc, #52]	; (80013fc <__libc_init_array+0x3c>)
 80013c6:	1ba4      	subs	r4, r4, r6
 80013c8:	10a4      	asrs	r4, r4, #2
 80013ca:	2500      	movs	r5, #0
 80013cc:	42a5      	cmp	r5, r4
 80013ce:	d109      	bne.n	80013e4 <__libc_init_array+0x24>
 80013d0:	4e0b      	ldr	r6, [pc, #44]	; (8001400 <__libc_init_array+0x40>)
 80013d2:	4c0c      	ldr	r4, [pc, #48]	; (8001404 <__libc_init_array+0x44>)
 80013d4:	f000 f820 	bl	8001418 <_init>
 80013d8:	1ba4      	subs	r4, r4, r6
 80013da:	10a4      	asrs	r4, r4, #2
 80013dc:	2500      	movs	r5, #0
 80013de:	42a5      	cmp	r5, r4
 80013e0:	d105      	bne.n	80013ee <__libc_init_array+0x2e>
 80013e2:	bd70      	pop	{r4, r5, r6, pc}
 80013e4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80013e8:	4798      	blx	r3
 80013ea:	3501      	adds	r5, #1
 80013ec:	e7ee      	b.n	80013cc <__libc_init_array+0xc>
 80013ee:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80013f2:	4798      	blx	r3
 80013f4:	3501      	adds	r5, #1
 80013f6:	e7f2      	b.n	80013de <__libc_init_array+0x1e>
 80013f8:	08001448 	.word	0x08001448
 80013fc:	08001448 	.word	0x08001448
 8001400:	08001448 	.word	0x08001448
 8001404:	0800144c 	.word	0x0800144c

08001408 <memset>:
 8001408:	4402      	add	r2, r0
 800140a:	4603      	mov	r3, r0
 800140c:	4293      	cmp	r3, r2
 800140e:	d100      	bne.n	8001412 <memset+0xa>
 8001410:	4770      	bx	lr
 8001412:	f803 1b01 	strb.w	r1, [r3], #1
 8001416:	e7f9      	b.n	800140c <memset+0x4>

08001418 <_init>:
 8001418:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800141a:	bf00      	nop
 800141c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800141e:	bc08      	pop	{r3}
 8001420:	469e      	mov	lr, r3
 8001422:	4770      	bx	lr

08001424 <_fini>:
 8001424:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001426:	bf00      	nop
 8001428:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800142a:	bc08      	pop	{r3}
 800142c:	469e      	mov	lr, r3
 800142e:	4770      	bx	lr
