# Reading C:/intelFPGA_lite/16.1/modelsim_ase/tcl/vsim/pref.tcl
# do Rock_paper_scissors_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/16.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/tut2project/New\ folder\ (2) {C:/intelFPGA_lite/tut2project/New folder (2)/RPS.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:02 on May 11,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/tut2project/New folder (2)" C:/intelFPGA_lite/tut2project/New folder (2)/RPS.v 
# -- Compiling module RPS
# 
# Top level modules:
# 	RPS
# End time: 12:00:03 on May 11,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/tut2project/New\ folder\ (2) {C:/intelFPGA_lite/tut2project/New folder (2)/mod10_counter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:03 on May 11,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/tut2project/New folder (2)" C:/intelFPGA_lite/tut2project/New folder (2)/mod10_counter.v 
# -- Compiling module mod10_counter
# 
# Top level modules:
# 	mod10_counter
# End time: 12:00:03 on May 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/tut2project/New\ folder\ (2) {C:/intelFPGA_lite/tut2project/New folder (2)/half_adder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:03 on May 11,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/tut2project/New folder (2)" C:/intelFPGA_lite/tut2project/New folder (2)/half_adder.v 
# -- Compiling module half_adder
# 
# Top level modules:
# 	half_adder
# End time: 12:00:03 on May 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/tut2project/New\ folder\ (2) {C:/intelFPGA_lite/tut2project/New folder (2)/full_adder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:03 on May 11,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/tut2project/New folder (2)" C:/intelFPGA_lite/tut2project/New folder (2)/full_adder.v 
# -- Compiling module full_adder
# 
# Top level modules:
# 	full_adder
# End time: 12:00:03 on May 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/tut2project/New\ folder\ (2) {C:/intelFPGA_lite/tut2project/New folder (2)/adder_4bit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:03 on May 11,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/tut2project/New folder (2)" C:/intelFPGA_lite/tut2project/New folder (2)/adder_4bit.v 
# -- Compiling module adder_4bit
# 
# Top level modules:
# 	adder_4bit
# End time: 12:00:03 on May 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/tut2project/New\ folder\ (2) {C:/intelFPGA_lite/tut2project/New folder (2)/clock_devider.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:03 on May 11,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/tut2project/New folder (2)" C:/intelFPGA_lite/tut2project/New folder (2)/clock_devider.v 
# -- Compiling module clock_devider
# 
# Top level modules:
# 	clock_devider
# End time: 12:00:03 on May 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/tut2project/New\ folder\ (2) {C:/intelFPGA_lite/tut2project/New folder (2)/block_counter2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:03 on May 11,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/tut2project/New folder (2)" C:/intelFPGA_lite/tut2project/New folder (2)/block_counter2.v 
# -- Compiling module block_counter2
# 
# Top level modules:
# 	block_counter2
# End time: 12:00:03 on May 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/tut2project/New\ folder\ (2) {C:/intelFPGA_lite/tut2project/New folder (2)/RPS_testbench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:03 on May 11,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/tut2project/New folder (2)" C:/intelFPGA_lite/tut2project/New folder (2)/RPS_testbench.v 
# -- Compiling module RPS_testbench
# 
# Top level modules:
# 	RPS_testbench
# End time: 12:00:03 on May 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneiv_hssi_ver -L cycloneiv_pcie_hip_ver -L cycloneiv_ver -L rtl_work -L work -voptargs="+acc"  RPS_testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneiv_hssi_ver -L cycloneiv_pcie_hip_ver -L cycloneiv_ver -L rtl_work -L work -voptargs=""+acc"" RPS_testbench 
# Start time: 12:00:03 on May 11,2020
# Loading work.RPS_testbench
# Loading work.block_counter2
# Loading work.clock_devider
# Loading work.mod10_counter
# Loading work.adder_4bit
# Loading work.full_adder
# Loading work.half_adder
# Loading work.RPS
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# clk=0, rst=1, win=0, player=0, p0guess=0, p1guess=0, count= 0
# clk=1, rst=1, win=0, player=0, p0guess=0, p1guess=0, count= 0
# clk=0, rst=1, win=0, player=0, p0guess=0, p1guess=0, count= 0
# clk=1, rst=1, win=0, player=0, p0guess=0, p1guess=0, count= 0
# clk=0, rst=1, win=0, player=0, p0guess=0, p1guess=0, count= 0
# clk=1, rst=0, win=0, player=0, p0guess=0, p1guess=0, count= 0
# clk=0, rst=0, win=0, player=0, p0guess=0, p1guess=0, count= 0
# clk=1, rst=0, win=0, player=0, p0guess=0, p1guess=0, count= 0
# clk=0, rst=0, win=0, player=0, p0guess=0, p1guess=0, count= 0
# clk=1, rst=0, win=0, player=0, p0guess=0, p1guess=0, count= 0
# clk=0, rst=1, win=0, player=0, p0guess=0, p1guess=0, count= 0
# clk=1, rst=1, win=1, player=0, p0guess=0, p1guess=1, count= 1
# clk=0, rst=1, win=1, player=0, p0guess=0, p1guess=1, count= 1
# clk=1, rst=1, win=1, player=0, p0guess=0, p1guess=1, count= 1
# clk=0, rst=1, win=1, player=0, p0guess=0, p1guess=1, count= 1
# clk=1, rst=1, win=1, player=1, p0guess=0, p1guess=2, count= 2
# clk=0, rst=1, win=1, player=1, p0guess=0, p1guess=2, count= 2
# clk=1, rst=1, win=1, player=1, p0guess=0, p1guess=2, count= 2
# clk=0, rst=1, win=1, player=1, p0guess=0, p1guess=2, count= 2
# clk=1, rst=1, win=1, player=1, p0guess=0, p1guess=3, count= 3
# clk=0, rst=0, win=0, player=0, p0guess=0, p1guess=3, count= 3
# clk=1, rst=0, win=0, player=0, p0guess=0, p1guess=3, count= 3
# clk=0, rst=0, win=0, player=0, p0guess=0, p1guess=3, count= 3
# clk=1, rst=0, win=0, player=0, p0guess=0, p1guess=3, count= 3
# clk=0, rst=0, win=0, player=0, p0guess=0, p1guess=3, count= 3
# clk=1, rst=1, win=1, player=1, p0guess=1, p1guess=0, count= 4
# clk=0, rst=1, win=1, player=1, p0guess=1, p1guess=0, count= 4
# clk=1, rst=1, win=1, player=1, p0guess=1, p1guess=0, count= 4
# clk=0, rst=1, win=1, player=1, p0guess=1, p1guess=0, count= 4
# clk=1, rst=1, win=0, player=1, p0guess=1, p1guess=1, count= 5
# clk=0, rst=1, win=0, player=1, p0guess=1, p1guess=1, count= 5
# clk=1, rst=1, win=0, player=1, p0guess=1, p1guess=1, count= 5
# clk=0, rst=1, win=0, player=1, p0guess=1, p1guess=1, count= 5
# clk=1, rst=1, win=1, player=0, p0guess=1, p1guess=2, count= 6
# clk=0, rst=1, win=1, player=0, p0guess=1, p1guess=2, count= 6
# clk=1, rst=1, win=1, player=0, p0guess=1, p1guess=2, count= 6
# clk=0, rst=1, win=1, player=0, p0guess=1, p1guess=2, count= 6
# clk=1, rst=1, win=1, player=0, p0guess=1, p1guess=3, count= 7
# clk=0, rst=1, win=1, player=0, p0guess=1, p1guess=3, count= 7
# clk=1, rst=1, win=1, player=0, p0guess=1, p1guess=3, count= 7
# clk=0, rst=1, win=1, player=0, p0guess=1, p1guess=3, count= 7
# clk=1, rst=1, win=1, player=0, p0guess=2, p1guess=0, count= 8
# clk=0, rst=1, win=1, player=0, p0guess=2, p1guess=0, count= 8
# clk=1, rst=1, win=1, player=0, p0guess=2, p1guess=0, count= 8
# clk=0, rst=1, win=1, player=0, p0guess=2, p1guess=0, count= 8
# clk=1, rst=1, win=1, player=1, p0guess=2, p1guess=1, count= 9
# clk=0, rst=1, win=1, player=1, p0guess=2, p1guess=1, count= 9
# clk=1, rst=1, win=1, player=1, p0guess=2, p1guess=1, count= 9
# clk=0, rst=1, win=1, player=1, p0guess=2, p1guess=1, count= 9
# clk=1, rst=1, win=0, player=0, p0guess=0, p1guess=0, count= 0
# clk=0, rst=1, win=0, player=0, p0guess=0, p1guess=0, count= 0
# clk=1, rst=1, win=0, player=0, p0guess=0, p1guess=0, count= 0
# clk=0, rst=1, win=0, player=0, p0guess=0, p1guess=0, count= 0
# clk=1, rst=1, win=1, player=0, p0guess=0, p1guess=1, count= 1
# clk=0, rst=1, win=1, player=0, p0guess=0, p1guess=1, count= 1
# clk=1, rst=1, win=1, player=0, p0guess=0, p1guess=1, count= 1
# clk=0, rst=1, win=1, player=0, p0guess=0, p1guess=1, count= 1
# clk=1, rst=1, win=1, player=1, p0guess=0, p1guess=2, count= 2
# clk=0, rst=1, win=1, player=1, p0guess=0, p1guess=2, count= 2
# clk=1, rst=1, win=1, player=1, p0guess=0, p1guess=2, count= 2
# clk=0, rst=1, win=1, player=1, p0guess=0, p1guess=2, count= 2
# clk=1, rst=1, win=1, player=1, p0guess=0, p1guess=3, count= 3
# clk=0, rst=1, win=1, player=1, p0guess=0, p1guess=3, count= 3
# clk=1, rst=1, win=1, player=1, p0guess=0, p1guess=3, count= 3
# clk=0, rst=1, win=1, player=1, p0guess=0, p1guess=3, count= 3
# clk=1, rst=1, win=1, player=1, p0guess=1, p1guess=0, count= 4
# clk=0, rst=1, win=1, player=1, p0guess=1, p1guess=0, count= 4
# clk=1, rst=1, win=1, player=1, p0guess=1, p1guess=0, count= 4
# clk=0, rst=1, win=1, player=1, p0guess=1, p1guess=0, count= 4
# clk=1, rst=1, win=0, player=1, p0guess=1, p1guess=1, count= 5
# clk=0, rst=1, win=0, player=1, p0guess=1, p1guess=1, count= 5
# clk=1, rst=1, win=0, player=1, p0guess=1, p1guess=1, count= 5
# clk=0, rst=1, win=0, player=1, p0guess=1, p1guess=1, count= 5
# clk=1, rst=1, win=1, player=0, p0guess=1, p1guess=2, count= 6
# clk=0, rst=1, win=1, player=0, p0guess=1, p1guess=2, count= 6
# clk=1, rst=1, win=1, player=0, p0guess=1, p1guess=2, count= 6
# clk=0, rst=1, win=1, player=0, p0guess=1, p1guess=2, count= 6
# clk=1, rst=1, win=1, player=0, p0guess=1, p1guess=3, count= 7
# clk=0, rst=1, win=1, player=0, p0guess=1, p1guess=3, count= 7
# clk=1, rst=1, win=1, player=0, p0guess=1, p1guess=3, count= 7
# clk=0, rst=1, win=1, player=0, p0guess=1, p1guess=3, count= 7
# clk=1, rst=1, win=1, player=0, p0guess=2, p1guess=0, count= 8
# clk=0, rst=1, win=1, player=0, p0guess=2, p1guess=0, count= 8
# clk=1, rst=1, win=1, player=0, p0guess=2, p1guess=0, count= 8
# clk=0, rst=1, win=1, player=0, p0guess=2, p1guess=0, count= 8
# clk=1, rst=1, win=1, player=1, p0guess=2, p1guess=1, count= 9
# clk=0, rst=1, win=1, player=1, p0guess=2, p1guess=1, count= 9
# clk=1, rst=1, win=1, player=1, p0guess=2, p1guess=1, count= 9
# clk=0, rst=1, win=1, player=1, p0guess=2, p1guess=1, count= 9
# clk=1, rst=1, win=0, player=0, p0guess=0, p1guess=0, count= 0
# clk=0, rst=1, win=0, player=0, p0guess=0, p1guess=0, count= 0
# clk=1, rst=1, win=0, player=0, p0guess=0, p1guess=0, count= 0
# clk=0, rst=1, win=0, player=0, p0guess=0, p1guess=0, count= 0
# clk=1, rst=1, win=1, player=0, p0guess=0, p1guess=1, count= 1
# clk=0, rst=1, win=1, player=0, p0guess=0, p1guess=1, count= 1
# clk=1, rst=1, win=1, player=0, p0guess=0, p1guess=1, count= 1
# clk=0, rst=1, win=1, player=0, p0guess=0, p1guess=1, count= 1
# clk=1, rst=1, win=1, player=1, p0guess=0, p1guess=2, count= 2
# clk=0, rst=1, win=1, player=1, p0guess=0, p1guess=2, count= 2
# clk=1, rst=1, win=1, player=1, p0guess=0, p1guess=2, count= 2
# ** Note: $stop    : C:/intelFPGA_lite/tut2project/New folder (2)/RPS_testbench.v(35)
#    Time: 1 us  Iteration: 0  Instance: /RPS_testbench
# Break in Module RPS_testbench at C:/intelFPGA_lite/tut2project/New folder (2)/RPS_testbench.v line 35
# End time: 12:07:47 on May 11,2020, Elapsed time: 0:07:44
# Errors: 0, Warnings: 0
