
Flappy_Bird.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005e54  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00003138  08005fe4  08005fe4  00015fe4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800911c  0800911c  00020078  2**0
                  CONTENTS
  4 .ARM          00000008  0800911c  0800911c  0001911c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009124  08009124  00020078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009124  08009124  00019124  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009128  08009128  00019128  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000078  20000000  0800912c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020078  2**0
                  CONTENTS
 10 .bss          00000218  20000078  20000078  00020078  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000290  20000290  00020078  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 13 .debug_info   00014863  00000000  00000000  000200a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000312c  00000000  00000000  0003490b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000fd8  00000000  00000000  00037a38  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000e50  00000000  00000000  00038a10  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00023e61  00000000  00000000  00039860  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000135cc  00000000  00000000  0005d6c1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000cf79a  00000000  00000000  00070c8d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  00140427  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00004b20  00000000  00000000  0014047c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000078 	.word	0x20000078
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08005fcc 	.word	0x08005fcc

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000007c 	.word	0x2000007c
 80001cc:	08005fcc 	.word	0x08005fcc

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b96e 	b.w	8000574 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	4604      	mov	r4, r0
 80002b8:	468c      	mov	ip, r1
 80002ba:	2b00      	cmp	r3, #0
 80002bc:	f040 8083 	bne.w	80003c6 <__udivmoddi4+0x116>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d947      	bls.n	8000356 <__udivmoddi4+0xa6>
 80002c6:	fab2 f282 	clz	r2, r2
 80002ca:	b142      	cbz	r2, 80002de <__udivmoddi4+0x2e>
 80002cc:	f1c2 0020 	rsb	r0, r2, #32
 80002d0:	fa24 f000 	lsr.w	r0, r4, r0
 80002d4:	4091      	lsls	r1, r2
 80002d6:	4097      	lsls	r7, r2
 80002d8:	ea40 0c01 	orr.w	ip, r0, r1
 80002dc:	4094      	lsls	r4, r2
 80002de:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80002e2:	0c23      	lsrs	r3, r4, #16
 80002e4:	fbbc f6f8 	udiv	r6, ip, r8
 80002e8:	fa1f fe87 	uxth.w	lr, r7
 80002ec:	fb08 c116 	mls	r1, r8, r6, ip
 80002f0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002f4:	fb06 f10e 	mul.w	r1, r6, lr
 80002f8:	4299      	cmp	r1, r3
 80002fa:	d909      	bls.n	8000310 <__udivmoddi4+0x60>
 80002fc:	18fb      	adds	r3, r7, r3
 80002fe:	f106 30ff 	add.w	r0, r6, #4294967295
 8000302:	f080 8119 	bcs.w	8000538 <__udivmoddi4+0x288>
 8000306:	4299      	cmp	r1, r3
 8000308:	f240 8116 	bls.w	8000538 <__udivmoddi4+0x288>
 800030c:	3e02      	subs	r6, #2
 800030e:	443b      	add	r3, r7
 8000310:	1a5b      	subs	r3, r3, r1
 8000312:	b2a4      	uxth	r4, r4
 8000314:	fbb3 f0f8 	udiv	r0, r3, r8
 8000318:	fb08 3310 	mls	r3, r8, r0, r3
 800031c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000320:	fb00 fe0e 	mul.w	lr, r0, lr
 8000324:	45a6      	cmp	lr, r4
 8000326:	d909      	bls.n	800033c <__udivmoddi4+0x8c>
 8000328:	193c      	adds	r4, r7, r4
 800032a:	f100 33ff 	add.w	r3, r0, #4294967295
 800032e:	f080 8105 	bcs.w	800053c <__udivmoddi4+0x28c>
 8000332:	45a6      	cmp	lr, r4
 8000334:	f240 8102 	bls.w	800053c <__udivmoddi4+0x28c>
 8000338:	3802      	subs	r0, #2
 800033a:	443c      	add	r4, r7
 800033c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000340:	eba4 040e 	sub.w	r4, r4, lr
 8000344:	2600      	movs	r6, #0
 8000346:	b11d      	cbz	r5, 8000350 <__udivmoddi4+0xa0>
 8000348:	40d4      	lsrs	r4, r2
 800034a:	2300      	movs	r3, #0
 800034c:	e9c5 4300 	strd	r4, r3, [r5]
 8000350:	4631      	mov	r1, r6
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	b902      	cbnz	r2, 800035a <__udivmoddi4+0xaa>
 8000358:	deff      	udf	#255	; 0xff
 800035a:	fab2 f282 	clz	r2, r2
 800035e:	2a00      	cmp	r2, #0
 8000360:	d150      	bne.n	8000404 <__udivmoddi4+0x154>
 8000362:	1bcb      	subs	r3, r1, r7
 8000364:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000368:	fa1f f887 	uxth.w	r8, r7
 800036c:	2601      	movs	r6, #1
 800036e:	fbb3 fcfe 	udiv	ip, r3, lr
 8000372:	0c21      	lsrs	r1, r4, #16
 8000374:	fb0e 331c 	mls	r3, lr, ip, r3
 8000378:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800037c:	fb08 f30c 	mul.w	r3, r8, ip
 8000380:	428b      	cmp	r3, r1
 8000382:	d907      	bls.n	8000394 <__udivmoddi4+0xe4>
 8000384:	1879      	adds	r1, r7, r1
 8000386:	f10c 30ff 	add.w	r0, ip, #4294967295
 800038a:	d202      	bcs.n	8000392 <__udivmoddi4+0xe2>
 800038c:	428b      	cmp	r3, r1
 800038e:	f200 80e9 	bhi.w	8000564 <__udivmoddi4+0x2b4>
 8000392:	4684      	mov	ip, r0
 8000394:	1ac9      	subs	r1, r1, r3
 8000396:	b2a3      	uxth	r3, r4
 8000398:	fbb1 f0fe 	udiv	r0, r1, lr
 800039c:	fb0e 1110 	mls	r1, lr, r0, r1
 80003a0:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80003a4:	fb08 f800 	mul.w	r8, r8, r0
 80003a8:	45a0      	cmp	r8, r4
 80003aa:	d907      	bls.n	80003bc <__udivmoddi4+0x10c>
 80003ac:	193c      	adds	r4, r7, r4
 80003ae:	f100 33ff 	add.w	r3, r0, #4294967295
 80003b2:	d202      	bcs.n	80003ba <__udivmoddi4+0x10a>
 80003b4:	45a0      	cmp	r8, r4
 80003b6:	f200 80d9 	bhi.w	800056c <__udivmoddi4+0x2bc>
 80003ba:	4618      	mov	r0, r3
 80003bc:	eba4 0408 	sub.w	r4, r4, r8
 80003c0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003c4:	e7bf      	b.n	8000346 <__udivmoddi4+0x96>
 80003c6:	428b      	cmp	r3, r1
 80003c8:	d909      	bls.n	80003de <__udivmoddi4+0x12e>
 80003ca:	2d00      	cmp	r5, #0
 80003cc:	f000 80b1 	beq.w	8000532 <__udivmoddi4+0x282>
 80003d0:	2600      	movs	r6, #0
 80003d2:	e9c5 0100 	strd	r0, r1, [r5]
 80003d6:	4630      	mov	r0, r6
 80003d8:	4631      	mov	r1, r6
 80003da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003de:	fab3 f683 	clz	r6, r3
 80003e2:	2e00      	cmp	r6, #0
 80003e4:	d14a      	bne.n	800047c <__udivmoddi4+0x1cc>
 80003e6:	428b      	cmp	r3, r1
 80003e8:	d302      	bcc.n	80003f0 <__udivmoddi4+0x140>
 80003ea:	4282      	cmp	r2, r0
 80003ec:	f200 80b8 	bhi.w	8000560 <__udivmoddi4+0x2b0>
 80003f0:	1a84      	subs	r4, r0, r2
 80003f2:	eb61 0103 	sbc.w	r1, r1, r3
 80003f6:	2001      	movs	r0, #1
 80003f8:	468c      	mov	ip, r1
 80003fa:	2d00      	cmp	r5, #0
 80003fc:	d0a8      	beq.n	8000350 <__udivmoddi4+0xa0>
 80003fe:	e9c5 4c00 	strd	r4, ip, [r5]
 8000402:	e7a5      	b.n	8000350 <__udivmoddi4+0xa0>
 8000404:	f1c2 0320 	rsb	r3, r2, #32
 8000408:	fa20 f603 	lsr.w	r6, r0, r3
 800040c:	4097      	lsls	r7, r2
 800040e:	fa01 f002 	lsl.w	r0, r1, r2
 8000412:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000416:	40d9      	lsrs	r1, r3
 8000418:	4330      	orrs	r0, r6
 800041a:	0c03      	lsrs	r3, r0, #16
 800041c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000420:	fa1f f887 	uxth.w	r8, r7
 8000424:	fb0e 1116 	mls	r1, lr, r6, r1
 8000428:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800042c:	fb06 f108 	mul.w	r1, r6, r8
 8000430:	4299      	cmp	r1, r3
 8000432:	fa04 f402 	lsl.w	r4, r4, r2
 8000436:	d909      	bls.n	800044c <__udivmoddi4+0x19c>
 8000438:	18fb      	adds	r3, r7, r3
 800043a:	f106 3cff 	add.w	ip, r6, #4294967295
 800043e:	f080 808d 	bcs.w	800055c <__udivmoddi4+0x2ac>
 8000442:	4299      	cmp	r1, r3
 8000444:	f240 808a 	bls.w	800055c <__udivmoddi4+0x2ac>
 8000448:	3e02      	subs	r6, #2
 800044a:	443b      	add	r3, r7
 800044c:	1a5b      	subs	r3, r3, r1
 800044e:	b281      	uxth	r1, r0
 8000450:	fbb3 f0fe 	udiv	r0, r3, lr
 8000454:	fb0e 3310 	mls	r3, lr, r0, r3
 8000458:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800045c:	fb00 f308 	mul.w	r3, r0, r8
 8000460:	428b      	cmp	r3, r1
 8000462:	d907      	bls.n	8000474 <__udivmoddi4+0x1c4>
 8000464:	1879      	adds	r1, r7, r1
 8000466:	f100 3cff 	add.w	ip, r0, #4294967295
 800046a:	d273      	bcs.n	8000554 <__udivmoddi4+0x2a4>
 800046c:	428b      	cmp	r3, r1
 800046e:	d971      	bls.n	8000554 <__udivmoddi4+0x2a4>
 8000470:	3802      	subs	r0, #2
 8000472:	4439      	add	r1, r7
 8000474:	1acb      	subs	r3, r1, r3
 8000476:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800047a:	e778      	b.n	800036e <__udivmoddi4+0xbe>
 800047c:	f1c6 0c20 	rsb	ip, r6, #32
 8000480:	fa03 f406 	lsl.w	r4, r3, r6
 8000484:	fa22 f30c 	lsr.w	r3, r2, ip
 8000488:	431c      	orrs	r4, r3
 800048a:	fa20 f70c 	lsr.w	r7, r0, ip
 800048e:	fa01 f306 	lsl.w	r3, r1, r6
 8000492:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000496:	fa21 f10c 	lsr.w	r1, r1, ip
 800049a:	431f      	orrs	r7, r3
 800049c:	0c3b      	lsrs	r3, r7, #16
 800049e:	fbb1 f9fe 	udiv	r9, r1, lr
 80004a2:	fa1f f884 	uxth.w	r8, r4
 80004a6:	fb0e 1119 	mls	r1, lr, r9, r1
 80004aa:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80004ae:	fb09 fa08 	mul.w	sl, r9, r8
 80004b2:	458a      	cmp	sl, r1
 80004b4:	fa02 f206 	lsl.w	r2, r2, r6
 80004b8:	fa00 f306 	lsl.w	r3, r0, r6
 80004bc:	d908      	bls.n	80004d0 <__udivmoddi4+0x220>
 80004be:	1861      	adds	r1, r4, r1
 80004c0:	f109 30ff 	add.w	r0, r9, #4294967295
 80004c4:	d248      	bcs.n	8000558 <__udivmoddi4+0x2a8>
 80004c6:	458a      	cmp	sl, r1
 80004c8:	d946      	bls.n	8000558 <__udivmoddi4+0x2a8>
 80004ca:	f1a9 0902 	sub.w	r9, r9, #2
 80004ce:	4421      	add	r1, r4
 80004d0:	eba1 010a 	sub.w	r1, r1, sl
 80004d4:	b2bf      	uxth	r7, r7
 80004d6:	fbb1 f0fe 	udiv	r0, r1, lr
 80004da:	fb0e 1110 	mls	r1, lr, r0, r1
 80004de:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 80004e2:	fb00 f808 	mul.w	r8, r0, r8
 80004e6:	45b8      	cmp	r8, r7
 80004e8:	d907      	bls.n	80004fa <__udivmoddi4+0x24a>
 80004ea:	19e7      	adds	r7, r4, r7
 80004ec:	f100 31ff 	add.w	r1, r0, #4294967295
 80004f0:	d22e      	bcs.n	8000550 <__udivmoddi4+0x2a0>
 80004f2:	45b8      	cmp	r8, r7
 80004f4:	d92c      	bls.n	8000550 <__udivmoddi4+0x2a0>
 80004f6:	3802      	subs	r0, #2
 80004f8:	4427      	add	r7, r4
 80004fa:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004fe:	eba7 0708 	sub.w	r7, r7, r8
 8000502:	fba0 8902 	umull	r8, r9, r0, r2
 8000506:	454f      	cmp	r7, r9
 8000508:	46c6      	mov	lr, r8
 800050a:	4649      	mov	r1, r9
 800050c:	d31a      	bcc.n	8000544 <__udivmoddi4+0x294>
 800050e:	d017      	beq.n	8000540 <__udivmoddi4+0x290>
 8000510:	b15d      	cbz	r5, 800052a <__udivmoddi4+0x27a>
 8000512:	ebb3 020e 	subs.w	r2, r3, lr
 8000516:	eb67 0701 	sbc.w	r7, r7, r1
 800051a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800051e:	40f2      	lsrs	r2, r6
 8000520:	ea4c 0202 	orr.w	r2, ip, r2
 8000524:	40f7      	lsrs	r7, r6
 8000526:	e9c5 2700 	strd	r2, r7, [r5]
 800052a:	2600      	movs	r6, #0
 800052c:	4631      	mov	r1, r6
 800052e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000532:	462e      	mov	r6, r5
 8000534:	4628      	mov	r0, r5
 8000536:	e70b      	b.n	8000350 <__udivmoddi4+0xa0>
 8000538:	4606      	mov	r6, r0
 800053a:	e6e9      	b.n	8000310 <__udivmoddi4+0x60>
 800053c:	4618      	mov	r0, r3
 800053e:	e6fd      	b.n	800033c <__udivmoddi4+0x8c>
 8000540:	4543      	cmp	r3, r8
 8000542:	d2e5      	bcs.n	8000510 <__udivmoddi4+0x260>
 8000544:	ebb8 0e02 	subs.w	lr, r8, r2
 8000548:	eb69 0104 	sbc.w	r1, r9, r4
 800054c:	3801      	subs	r0, #1
 800054e:	e7df      	b.n	8000510 <__udivmoddi4+0x260>
 8000550:	4608      	mov	r0, r1
 8000552:	e7d2      	b.n	80004fa <__udivmoddi4+0x24a>
 8000554:	4660      	mov	r0, ip
 8000556:	e78d      	b.n	8000474 <__udivmoddi4+0x1c4>
 8000558:	4681      	mov	r9, r0
 800055a:	e7b9      	b.n	80004d0 <__udivmoddi4+0x220>
 800055c:	4666      	mov	r6, ip
 800055e:	e775      	b.n	800044c <__udivmoddi4+0x19c>
 8000560:	4630      	mov	r0, r6
 8000562:	e74a      	b.n	80003fa <__udivmoddi4+0x14a>
 8000564:	f1ac 0c02 	sub.w	ip, ip, #2
 8000568:	4439      	add	r1, r7
 800056a:	e713      	b.n	8000394 <__udivmoddi4+0xe4>
 800056c:	3802      	subs	r0, #2
 800056e:	443c      	add	r4, r7
 8000570:	e724      	b.n	80003bc <__udivmoddi4+0x10c>
 8000572:	bf00      	nop

08000574 <__aeabi_idiv0>:
 8000574:	4770      	bx	lr
 8000576:	bf00      	nop

08000578 <game_init>:
 * @brief  	Init Pac-Man game
 * @param  	None
 * @note  	Call when you want to init game
 * @retval 	None
 */
void game_init(void) {
 8000578:	b580      	push	{r7, lr}
 800057a:	b086      	sub	sp, #24
 800057c:	af04      	add	r7, sp, #16
	/*
	 * DONE (can be modified)
	 *
	 * 1. Draw a frame for the maze
	 */
	lcd_clear(SKY_COLOR);
 800057e:	f647 507c 	movw	r0, #32124	; 0x7d7c
 8000582:	f000 fe8b 	bl	800129c <lcd_clear>
	// draw ground
	lcd_fill(0, 220, 319, 239, GROUND_COLOR);
 8000586:	f64b 4340 	movw	r3, #48192	; 0xbc40
 800058a:	9300      	str	r3, [sp, #0]
 800058c:	23ef      	movs	r3, #239	; 0xef
 800058e:	f240 123f 	movw	r2, #319	; 0x13f
 8000592:	21dc      	movs	r1, #220	; 0xdc
 8000594:	2000      	movs	r0, #0
 8000596:	f000 feb3 	bl	8001300 <lcd_fill>
	lcd_draw_rectangle(0, 220, 319, 239, 0x0000);  // black frame
 800059a:	2300      	movs	r3, #0
 800059c:	9300      	str	r3, [sp, #0]
 800059e:	23ef      	movs	r3, #239	; 0xef
 80005a0:	f240 123f 	movw	r2, #319	; 0x13f
 80005a4:	21dc      	movs	r1, #220	; 0xdc
 80005a6:	2000      	movs	r0, #0
 80005a8:	f000 ff7b 	bl	80014a2 <lcd_draw_rectangle>

	// Title & score
	lcd_show_string_center(0, 100, "FLAPPY BIRD", 0xFFFF, SKY_COLOR, 24, 0);
 80005ac:	2300      	movs	r3, #0
 80005ae:	9302      	str	r3, [sp, #8]
 80005b0:	2318      	movs	r3, #24
 80005b2:	9301      	str	r3, [sp, #4]
 80005b4:	f647 537c 	movw	r3, #32124	; 0x7d7c
 80005b8:	9300      	str	r3, [sp, #0]
 80005ba:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80005be:	4a32      	ldr	r2, [pc, #200]	; (8000688 <game_init+0x110>)
 80005c0:	2164      	movs	r1, #100	; 0x64
 80005c2:	2000      	movs	r0, #0
 80005c4:	f001 fb54 	bl	8001c70 <lcd_show_string_center>
	lcd_show_string(20, 250, "Score: 0", 0xFFFF, SKY_COLOR, 16, 0);
 80005c8:	2300      	movs	r3, #0
 80005ca:	9302      	str	r3, [sp, #8]
 80005cc:	2310      	movs	r3, #16
 80005ce:	9301      	str	r3, [sp, #4]
 80005d0:	f647 537c 	movw	r3, #32124	; 0x7d7c
 80005d4:	9300      	str	r3, [sp, #0]
 80005d6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80005da:	4a2c      	ldr	r2, [pc, #176]	; (800068c <game_init+0x114>)
 80005dc:	21fa      	movs	r1, #250	; 0xfa
 80005de:	2014      	movs	r0, #20
 80005e0:	f001 fae2 	bl	8001ba8 <lcd_show_string>
	lcd_show_string_center(0, 150, "Press UP to START", 0xFFFF, SKY_COLOR, 16, 0);
 80005e4:	2300      	movs	r3, #0
 80005e6:	9302      	str	r3, [sp, #8]
 80005e8:	2310      	movs	r3, #16
 80005ea:	9301      	str	r3, [sp, #4]
 80005ec:	f647 537c 	movw	r3, #32124	; 0x7d7c
 80005f0:	9300      	str	r3, [sp, #0]
 80005f2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80005f6:	4a26      	ldr	r2, [pc, #152]	; (8000690 <game_init+0x118>)
 80005f8:	2196      	movs	r1, #150	; 0x96
 80005fa:	2000      	movs	r0, #0
 80005fc:	f001 fb38 	bl	8001c70 <lcd_show_string_center>
	 * TO DO
	 *
	 * 3. Init Bird object.
	 * - Firstly, you have to initialize default values for the bird object.
	 */
	bird.y = 120;
 8000600:	4b24      	ldr	r3, [pc, #144]	; (8000694 <game_init+0x11c>)
 8000602:	2278      	movs	r2, #120	; 0x78
 8000604:	601a      	str	r2, [r3, #0]
	bird.y_pre = bird.y;
 8000606:	4b23      	ldr	r3, [pc, #140]	; (8000694 <game_init+0x11c>)
 8000608:	681b      	ldr	r3, [r3, #0]
 800060a:	4a22      	ldr	r2, [pc, #136]	; (8000694 <game_init+0x11c>)
 800060c:	6053      	str	r3, [r2, #4]
	bird.velocity = 0;
 800060e:	4b21      	ldr	r3, [pc, #132]	; (8000694 <game_init+0x11c>)
 8000610:	2200      	movs	r2, #0
 8000612:	609a      	str	r2, [r3, #8]
	 * TO DO
	 *
	 * 4. Init Pipes object.
	 * - Firstly, you have to initialize default values for the pipe objects.
	 */
	for (int i = 0; i < NUM_PIPES; i++) {
 8000614:	2300      	movs	r3, #0
 8000616:	607b      	str	r3, [r7, #4]
 8000618:	e029      	b.n	800066e <game_init+0xf6>
	    pipes[i].x = 150 + i * 100;
 800061a:	687b      	ldr	r3, [r7, #4]
 800061c:	2264      	movs	r2, #100	; 0x64
 800061e:	fb02 f303 	mul.w	r3, r2, r3
 8000622:	f103 0196 	add.w	r1, r3, #150	; 0x96
 8000626:	481c      	ldr	r0, [pc, #112]	; (8000698 <game_init+0x120>)
 8000628:	687a      	ldr	r2, [r7, #4]
 800062a:	4613      	mov	r3, r2
 800062c:	005b      	lsls	r3, r3, #1
 800062e:	4413      	add	r3, r2
 8000630:	009b      	lsls	r3, r3, #2
 8000632:	4403      	add	r3, r0
 8000634:	6019      	str	r1, [r3, #0]
	    pipes[i].gap_y = 70 + rand() % 90;  // Gap random 70-150
 8000636:	f004 faf5 	bl	8004c24 <rand>
 800063a:	4603      	mov	r3, r0
 800063c:	4a17      	ldr	r2, [pc, #92]	; (800069c <game_init+0x124>)
 800063e:	fb82 1203 	smull	r1, r2, r2, r3
 8000642:	441a      	add	r2, r3
 8000644:	1191      	asrs	r1, r2, #6
 8000646:	17da      	asrs	r2, r3, #31
 8000648:	1a8a      	subs	r2, r1, r2
 800064a:	215a      	movs	r1, #90	; 0x5a
 800064c:	fb01 f202 	mul.w	r2, r1, r2
 8000650:	1a9a      	subs	r2, r3, r2
 8000652:	f102 0146 	add.w	r1, r2, #70	; 0x46
 8000656:	4810      	ldr	r0, [pc, #64]	; (8000698 <game_init+0x120>)
 8000658:	687a      	ldr	r2, [r7, #4]
 800065a:	4613      	mov	r3, r2
 800065c:	005b      	lsls	r3, r3, #1
 800065e:	4413      	add	r3, r2
 8000660:	009b      	lsls	r3, r3, #2
 8000662:	4403      	add	r3, r0
 8000664:	3308      	adds	r3, #8
 8000666:	6019      	str	r1, [r3, #0]
	for (int i = 0; i < NUM_PIPES; i++) {
 8000668:	687b      	ldr	r3, [r7, #4]
 800066a:	3301      	adds	r3, #1
 800066c:	607b      	str	r3, [r7, #4]
 800066e:	687b      	ldr	r3, [r7, #4]
 8000670:	2b01      	cmp	r3, #1
 8000672:	ddd2      	ble.n	800061a <game_init+0xa2>
	}

	score = 0;
 8000674:	4b0a      	ldr	r3, [pc, #40]	; (80006a0 <game_init+0x128>)
 8000676:	2200      	movs	r2, #0
 8000678:	601a      	str	r2, [r3, #0]
	game_state = 0;
 800067a:	4b0a      	ldr	r3, [pc, #40]	; (80006a4 <game_init+0x12c>)
 800067c:	2200      	movs	r2, #0
 800067e:	601a      	str	r2, [r3, #0]

}
 8000680:	bf00      	nop
 8000682:	3708      	adds	r7, #8
 8000684:	46bd      	mov	sp, r7
 8000686:	bd80      	pop	{r7, pc}
 8000688:	08005fe4 	.word	0x08005fe4
 800068c:	08005ff0 	.word	0x08005ff0
 8000690:	08005ffc 	.word	0x08005ffc
 8000694:	200000fc 	.word	0x200000fc
 8000698:	200000e4 	.word	0x200000e4
 800069c:	b60b60b7 	.word	0xb60b60b7
 80006a0:	20000094 	.word	0x20000094
 80006a4:	20000098 	.word	0x20000098

080006a8 <game_process>:
 * @brief  	Process game
 * @param  	None
 * @note  	Call in loop (main)
 * @retval 	None
 */
void game_process(void) {
 80006a8:	b580      	push	{r7, lr}
 80006aa:	b082      	sub	sp, #8
 80006ac:	af02      	add	r7, sp, #8
	static uint8_t counter_game = 0;
	counter_game = (counter_game + 1) % 2;
 80006ae:	4b1c      	ldr	r3, [pc, #112]	; (8000720 <game_process+0x78>)
 80006b0:	781b      	ldrb	r3, [r3, #0]
 80006b2:	3301      	adds	r3, #1
 80006b4:	2b00      	cmp	r3, #0
 80006b6:	f003 0301 	and.w	r3, r3, #1
 80006ba:	bfb8      	it	lt
 80006bc:	425b      	neglt	r3, r3
 80006be:	b2da      	uxtb	r2, r3
 80006c0:	4b17      	ldr	r3, [pc, #92]	; (8000720 <game_process+0x78>)
 80006c2:	701a      	strb	r2, [r3, #0]

//	pacman_direction_process(); // Put this function here to read buttons.

	if (game_state == 0) {  // Menu: chờ start
 80006c4:	4b17      	ldr	r3, [pc, #92]	; (8000724 <game_process+0x7c>)
 80006c6:	681b      	ldr	r3, [r3, #0]
 80006c8:	2b00      	cmp	r3, #0
 80006ca:	d116      	bne.n	80006fa <game_process+0x52>
	    if (is_button_up()) {
 80006cc:	f000 fb14 	bl	8000cf8 <is_button_up>
 80006d0:	4603      	mov	r3, r0
 80006d2:	2b00      	cmp	r3, #0
 80006d4:	d020      	beq.n	8000718 <game_process+0x70>
	        game_state = 1;
 80006d6:	4b13      	ldr	r3, [pc, #76]	; (8000724 <game_process+0x7c>)
 80006d8:	2201      	movs	r2, #1
 80006da:	601a      	str	r2, [r3, #0]
	        lcd_clear(SKY_COLOR);
 80006dc:	f647 507c 	movw	r0, #32124	; 0x7d7c
 80006e0:	f000 fddc 	bl	800129c <lcd_clear>
	        lcd_fill(0, 220, 319, 239, GROUND_COLOR);
 80006e4:	f64b 4340 	movw	r3, #48192	; 0xbc40
 80006e8:	9300      	str	r3, [sp, #0]
 80006ea:	23ef      	movs	r3, #239	; 0xef
 80006ec:	f240 123f 	movw	r2, #319	; 0x13f
 80006f0:	21dc      	movs	r1, #220	; 0xdc
 80006f2:	2000      	movs	r0, #0
 80006f4:	f000 fe04 	bl	8001300 <lcd_fill>
	    }
	    return;
 80006f8:	e00e      	b.n	8000718 <game_process+0x70>
	}

	// Jump input (mỗi frame kiểm tra)
	bird_direction_process();
 80006fa:	f000 f8bd 	bl	8000878 <bird_direction_process>

	if (counter_game == 0) {
 80006fe:	4b08      	ldr	r3, [pc, #32]	; (8000720 <game_process+0x78>)
 8000700:	781b      	ldrb	r3, [r3, #0]
 8000702:	2b00      	cmp	r3, #0
 8000704:	d109      	bne.n	800071a <game_process+0x72>
		bird_moving_process();
 8000706:	f000 f8c7 	bl	8000898 <bird_moving_process>
		pipes_update();
 800070a:	f000 f93f 	bl	800098c <pipes_update>

		game_handler();
 800070e:	f000 f847 	bl	80007a0 <game_handler>
		game_draw();
 8000712:	f000 f809 	bl	8000728 <game_draw>
 8000716:	e000      	b.n	800071a <game_process+0x72>
	    return;
 8000718:	bf00      	nop
	}
}
 800071a:	46bd      	mov	sp, r7
 800071c:	bd80      	pop	{r7, pc}
 800071e:	bf00      	nop
 8000720:	2000009c 	.word	0x2000009c
 8000724:	20000098 	.word	0x20000098

08000728 <game_draw>:

/* Private Functions ---------------------------------------------------------*/
void game_draw(void) {
 8000728:	b580      	push	{r7, lr}
 800072a:	b08a      	sub	sp, #40	; 0x28
 800072c:	af04      	add	r7, sp, #16
	 * Draw Bird and Pipes.
	 *
	 * Hint: Remember to delete the object in the previous position, before drawing the new one.
	 */
	// Xóa bird cũ
	bird_draw(bird.y_pre, SKY_COLOR);
 800072e:	4b19      	ldr	r3, [pc, #100]	; (8000794 <game_draw+0x6c>)
 8000730:	685b      	ldr	r3, [r3, #4]
 8000732:	f647 517c 	movw	r1, #32124	; 0x7d7c
 8000736:	4618      	mov	r0, r3
 8000738:	f000 fac6 	bl	8000cc8 <bird_draw>

	// Vẽ mới
	bird_draw(bird.y, BIRD_COLOR);
 800073c:	4b15      	ldr	r3, [pc, #84]	; (8000794 <game_draw+0x6c>)
 800073e:	681b      	ldr	r3, [r3, #0]
 8000740:	f64f 71e0 	movw	r1, #65504	; 0xffe0
 8000744:	4618      	mov	r0, r3
 8000746:	f000 fabf 	bl	8000cc8 <bird_draw>
	pipes_draw();
 800074a:	f000 f983 	bl	8000a54 <pipes_draw>

	// Cập nhật score (cho score hiển thị ra led_7seg)
	char buf[20];
	sprintf(buf, "Score: %d", score);
 800074e:	4b12      	ldr	r3, [pc, #72]	; (8000798 <game_draw+0x70>)
 8000750:	681a      	ldr	r2, [r3, #0]
 8000752:	1d3b      	adds	r3, r7, #4
 8000754:	4911      	ldr	r1, [pc, #68]	; (800079c <game_draw+0x74>)
 8000756:	4618      	mov	r0, r3
 8000758:	f004 faa4 	bl	8004ca4 <siprintf>
	lcd_fill(20, 250, 150, 270, SKY_COLOR);
 800075c:	f647 537c 	movw	r3, #32124	; 0x7d7c
 8000760:	9300      	str	r3, [sp, #0]
 8000762:	f44f 7387 	mov.w	r3, #270	; 0x10e
 8000766:	2296      	movs	r2, #150	; 0x96
 8000768:	21fa      	movs	r1, #250	; 0xfa
 800076a:	2014      	movs	r0, #20
 800076c:	f000 fdc8 	bl	8001300 <lcd_fill>
	lcd_show_string(20, 250, buf, 0xFFFF, SKY_COLOR, 16, 0);
 8000770:	1d3a      	adds	r2, r7, #4
 8000772:	2300      	movs	r3, #0
 8000774:	9302      	str	r3, [sp, #8]
 8000776:	2310      	movs	r3, #16
 8000778:	9301      	str	r3, [sp, #4]
 800077a:	f647 537c 	movw	r3, #32124	; 0x7d7c
 800077e:	9300      	str	r3, [sp, #0]
 8000780:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000784:	21fa      	movs	r1, #250	; 0xfa
 8000786:	2014      	movs	r0, #20
 8000788:	f001 fa0e 	bl	8001ba8 <lcd_show_string>
}
 800078c:	bf00      	nop
 800078e:	3718      	adds	r7, #24
 8000790:	46bd      	mov	sp, r7
 8000792:	bd80      	pop	{r7, pc}
 8000794:	200000fc 	.word	0x200000fc
 8000798:	20000094 	.word	0x20000094
 800079c:	08006010 	.word	0x08006010

080007a0 <game_handler>:

void game_handler(void) {
 80007a0:	b580      	push	{r7, lr}
 80007a2:	b082      	sub	sp, #8
 80007a4:	af00      	add	r7, sp, #0
	 * 1. Check the loss condition, show something, and restart the game.
	 * 2. Check the win condition, show something, and restart the game.
	 * 3. Check if Bird has passed through gap between 2 pipes, then update the score.
	 */
	// Game over: chạm ground/top/pipe
	if (bird.y > 205 || bird.y < 0) {
 80007a6:	4b31      	ldr	r3, [pc, #196]	; (800086c <game_handler+0xcc>)
 80007a8:	681b      	ldr	r3, [r3, #0]
 80007aa:	2bcd      	cmp	r3, #205	; 0xcd
 80007ac:	dc03      	bgt.n	80007b6 <game_handler+0x16>
 80007ae:	4b2f      	ldr	r3, [pc, #188]	; (800086c <game_handler+0xcc>)
 80007b0:	681b      	ldr	r3, [r3, #0]
 80007b2:	2b00      	cmp	r3, #0
 80007b4:	da02      	bge.n	80007bc <game_handler+0x1c>
	// chạm nền         chạm trần
	    game_over();
 80007b6:	f000 f889 	bl	80008cc <game_over>
	    return;
 80007ba:	e054      	b.n	8000866 <game_handler+0xc6>
	}

	for (int i = 0; i < NUM_PIPES; i++) {
 80007bc:	2300      	movs	r3, #0
 80007be:	607b      	str	r3, [r7, #4]
 80007c0:	e04e      	b.n	8000860 <game_handler+0xc0>
	    if (bird.y < pipes[i].gap_y - PIPE_GAP/2 || bird.y + BIRD_SIZE > pipes[i].gap_y + PIPE_GAP/2) {
 80007c2:	4b2a      	ldr	r3, [pc, #168]	; (800086c <game_handler+0xcc>)
 80007c4:	6819      	ldr	r1, [r3, #0]
 80007c6:	482a      	ldr	r0, [pc, #168]	; (8000870 <game_handler+0xd0>)
 80007c8:	687a      	ldr	r2, [r7, #4]
 80007ca:	4613      	mov	r3, r2
 80007cc:	005b      	lsls	r3, r3, #1
 80007ce:	4413      	add	r3, r2
 80007d0:	009b      	lsls	r3, r3, #2
 80007d2:	4403      	add	r3, r0
 80007d4:	3308      	adds	r3, #8
 80007d6:	681b      	ldr	r3, [r3, #0]
 80007d8:	3b3c      	subs	r3, #60	; 0x3c
 80007da:	4299      	cmp	r1, r3
 80007dc:	db0d      	blt.n	80007fa <game_handler+0x5a>
 80007de:	4b23      	ldr	r3, [pc, #140]	; (800086c <game_handler+0xcc>)
 80007e0:	6819      	ldr	r1, [r3, #0]
 80007e2:	4823      	ldr	r0, [pc, #140]	; (8000870 <game_handler+0xd0>)
 80007e4:	687a      	ldr	r2, [r7, #4]
 80007e6:	4613      	mov	r3, r2
 80007e8:	005b      	lsls	r3, r3, #1
 80007ea:	4413      	add	r3, r2
 80007ec:	009b      	lsls	r3, r3, #2
 80007ee:	4403      	add	r3, r0
 80007f0:	3308      	adds	r3, #8
 80007f2:	681b      	ldr	r3, [r3, #0]
 80007f4:	332c      	adds	r3, #44	; 0x2c
 80007f6:	4299      	cmp	r1, r3
 80007f8:	dd16      	ble.n	8000828 <game_handler+0x88>
	        if (BIRD_X + BIRD_SIZE > pipes[i].x && BIRD_X < pipes[i].x + PIPE_WIDTH) {
 80007fa:	491d      	ldr	r1, [pc, #116]	; (8000870 <game_handler+0xd0>)
 80007fc:	687a      	ldr	r2, [r7, #4]
 80007fe:	4613      	mov	r3, r2
 8000800:	005b      	lsls	r3, r3, #1
 8000802:	4413      	add	r3, r2
 8000804:	009b      	lsls	r3, r3, #2
 8000806:	440b      	add	r3, r1
 8000808:	681b      	ldr	r3, [r3, #0]
 800080a:	2b41      	cmp	r3, #65	; 0x41
 800080c:	dc0c      	bgt.n	8000828 <game_handler+0x88>
 800080e:	4918      	ldr	r1, [pc, #96]	; (8000870 <game_handler+0xd0>)
 8000810:	687a      	ldr	r2, [r7, #4]
 8000812:	4613      	mov	r3, r2
 8000814:	005b      	lsls	r3, r3, #1
 8000816:	4413      	add	r3, r2
 8000818:	009b      	lsls	r3, r3, #2
 800081a:	440b      	add	r3, r1
 800081c:	681b      	ldr	r3, [r3, #0]
 800081e:	2b0a      	cmp	r3, #10
 8000820:	dd02      	ble.n	8000828 <game_handler+0x88>
	            game_over();
 8000822:	f000 f853 	bl	80008cc <game_over>
	            return;
 8000826:	e01e      	b.n	8000866 <game_handler+0xc6>
	        }
	    }
	    // Score khi qua pipe
	    if (pipes[i].x + PIPE_WIDTH < BIRD_X && pipes[i].x + PIPE_WIDTH > BIRD_X - PIPE_SPEED) {
 8000828:	4911      	ldr	r1, [pc, #68]	; (8000870 <game_handler+0xd0>)
 800082a:	687a      	ldr	r2, [r7, #4]
 800082c:	4613      	mov	r3, r2
 800082e:	005b      	lsls	r3, r3, #1
 8000830:	4413      	add	r3, r2
 8000832:	009b      	lsls	r3, r3, #2
 8000834:	440b      	add	r3, r1
 8000836:	681b      	ldr	r3, [r3, #0]
 8000838:	2b09      	cmp	r3, #9
 800083a:	dc0e      	bgt.n	800085a <game_handler+0xba>
 800083c:	490c      	ldr	r1, [pc, #48]	; (8000870 <game_handler+0xd0>)
 800083e:	687a      	ldr	r2, [r7, #4]
 8000840:	4613      	mov	r3, r2
 8000842:	005b      	lsls	r3, r3, #1
 8000844:	4413      	add	r3, r2
 8000846:	009b      	lsls	r3, r3, #2
 8000848:	440b      	add	r3, r1
 800084a:	681b      	ldr	r3, [r3, #0]
 800084c:	2b07      	cmp	r3, #7
 800084e:	dd04      	ble.n	800085a <game_handler+0xba>
	        score++;
 8000850:	4b08      	ldr	r3, [pc, #32]	; (8000874 <game_handler+0xd4>)
 8000852:	681b      	ldr	r3, [r3, #0]
 8000854:	3301      	adds	r3, #1
 8000856:	4a07      	ldr	r2, [pc, #28]	; (8000874 <game_handler+0xd4>)
 8000858:	6013      	str	r3, [r2, #0]
	for (int i = 0; i < NUM_PIPES; i++) {
 800085a:	687b      	ldr	r3, [r7, #4]
 800085c:	3301      	adds	r3, #1
 800085e:	607b      	str	r3, [r7, #4]
 8000860:	687b      	ldr	r3, [r7, #4]
 8000862:	2b01      	cmp	r3, #1
 8000864:	ddad      	ble.n	80007c2 <game_handler+0x22>
	    }
	}
}
 8000866:	3708      	adds	r7, #8
 8000868:	46bd      	mov	sp, r7
 800086a:	bd80      	pop	{r7, pc}
 800086c:	200000fc 	.word	0x200000fc
 8000870:	200000e4 	.word	0x200000e4
 8000874:	20000094 	.word	0x20000094

08000878 <bird_direction_process>:

void bird_direction_process(void) {
 8000878:	b580      	push	{r7, lr}
 800087a:	af00      	add	r7, sp, #0
	/*
	 * TO DO
	 *
	 * Let user use button to control Bird.
	 */
	if (is_button_up()) {
 800087c:	f000 fa3c 	bl	8000cf8 <is_button_up>
 8000880:	4603      	mov	r3, r0
 8000882:	2b00      	cmp	r3, #0
 8000884:	d003      	beq.n	800088e <bird_direction_process+0x16>
		 bird.velocity = JUMP_FORCE;
 8000886:	4b03      	ldr	r3, [pc, #12]	; (8000894 <bird_direction_process+0x1c>)
 8000888:	f06f 0207 	mvn.w	r2, #7
 800088c:	609a      	str	r2, [r3, #8]
	}
}
 800088e:	bf00      	nop
 8000890:	bd80      	pop	{r7, pc}
 8000892:	bf00      	nop
 8000894:	200000fc 	.word	0x200000fc

08000898 <bird_moving_process>:

void bird_moving_process(void) {
 8000898:	b480      	push	{r7}
 800089a:	af00      	add	r7, sp, #0
	 * TO DO
	 *
	 * Update Bird's current and previous position based on current direction.
	 *
	 */
	bird.velocity += GRAVITY; // di xuong
 800089c:	4b0a      	ldr	r3, [pc, #40]	; (80008c8 <bird_moving_process+0x30>)
 800089e:	689b      	ldr	r3, [r3, #8]
 80008a0:	3301      	adds	r3, #1
 80008a2:	4a09      	ldr	r2, [pc, #36]	; (80008c8 <bird_moving_process+0x30>)
 80008a4:	6093      	str	r3, [r2, #8]
	bird.y_pre = bird.y;
 80008a6:	4b08      	ldr	r3, [pc, #32]	; (80008c8 <bird_moving_process+0x30>)
 80008a8:	681b      	ldr	r3, [r3, #0]
 80008aa:	4a07      	ldr	r2, [pc, #28]	; (80008c8 <bird_moving_process+0x30>)
 80008ac:	6053      	str	r3, [r2, #4]
	bird.y += bird.velocity; // +JUMP_FORECE di xuong
 80008ae:	4b06      	ldr	r3, [pc, #24]	; (80008c8 <bird_moving_process+0x30>)
 80008b0:	681a      	ldr	r2, [r3, #0]
 80008b2:	4b05      	ldr	r3, [pc, #20]	; (80008c8 <bird_moving_process+0x30>)
 80008b4:	689b      	ldr	r3, [r3, #8]
 80008b6:	4413      	add	r3, r2
 80008b8:	4a03      	ldr	r2, [pc, #12]	; (80008c8 <bird_moving_process+0x30>)
 80008ba:	6013      	str	r3, [r2, #0]
}
 80008bc:	bf00      	nop
 80008be:	46bd      	mov	sp, r7
 80008c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008c4:	4770      	bx	lr
 80008c6:	bf00      	nop
 80008c8:	200000fc 	.word	0x200000fc

080008cc <game_over>:

void game_over(void) {
 80008cc:	b580      	push	{r7, lr}
 80008ce:	b08a      	sub	sp, #40	; 0x28
 80008d0:	af04      	add	r7, sp, #16
    game_state = 2;
 80008d2:	4b2a      	ldr	r3, [pc, #168]	; (800097c <game_over+0xb0>)
 80008d4:	2202      	movs	r2, #2
 80008d6:	601a      	str	r2, [r3, #0]
    lcd_fill(60, 80, 180, 160, 0xF800);  // Nền đỏ
 80008d8:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 80008dc:	9300      	str	r3, [sp, #0]
 80008de:	23a0      	movs	r3, #160	; 0xa0
 80008e0:	22b4      	movs	r2, #180	; 0xb4
 80008e2:	2150      	movs	r1, #80	; 0x50
 80008e4:	203c      	movs	r0, #60	; 0x3c
 80008e6:	f000 fd0b 	bl	8001300 <lcd_fill>
    lcd_show_string_center(-20, 100, "GAME OVER", 0xFFFF, 0xF800, 24, 0);
 80008ea:	2300      	movs	r3, #0
 80008ec:	9302      	str	r3, [sp, #8]
 80008ee:	2318      	movs	r3, #24
 80008f0:	9301      	str	r3, [sp, #4]
 80008f2:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 80008f6:	9300      	str	r3, [sp, #0]
 80008f8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80008fc:	4a20      	ldr	r2, [pc, #128]	; (8000980 <game_over+0xb4>)
 80008fe:	2164      	movs	r1, #100	; 0x64
 8000900:	f64f 70ec 	movw	r0, #65516	; 0xffec
 8000904:	f001 f9b4 	bl	8001c70 <lcd_show_string_center>
    lcd_show_string_center(0, 130, "Score:", 0xFFFF, 0xF800, 20, 0);
 8000908:	2300      	movs	r3, #0
 800090a:	9302      	str	r3, [sp, #8]
 800090c:	2314      	movs	r3, #20
 800090e:	9301      	str	r3, [sp, #4]
 8000910:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8000914:	9300      	str	r3, [sp, #0]
 8000916:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800091a:	4a1a      	ldr	r2, [pc, #104]	; (8000984 <game_over+0xb8>)
 800091c:	2182      	movs	r1, #130	; 0x82
 800091e:	2000      	movs	r0, #0
 8000920:	f001 f9a6 	bl	8001c70 <lcd_show_string_center>
    char buf[20];
//    sprintf(buf, "%d", score);
    lcd_show_string_center(0, 155, buf, 0xFFFF, 0xF800, 20, 0);
 8000924:	1d3a      	adds	r2, r7, #4
 8000926:	2300      	movs	r3, #0
 8000928:	9302      	str	r3, [sp, #8]
 800092a:	2314      	movs	r3, #20
 800092c:	9301      	str	r3, [sp, #4]
 800092e:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8000932:	9300      	str	r3, [sp, #0]
 8000934:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000938:	219b      	movs	r1, #155	; 0x9b
 800093a:	2000      	movs	r0, #0
 800093c:	f001 f998 	bl	8001c70 <lcd_show_string_center>
    lcd_show_string_center(0, 190, "UP to Restart", 0xFFFF, 0xF800, 16, 0);
 8000940:	2300      	movs	r3, #0
 8000942:	9302      	str	r3, [sp, #8]
 8000944:	2310      	movs	r3, #16
 8000946:	9301      	str	r3, [sp, #4]
 8000948:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 800094c:	9300      	str	r3, [sp, #0]
 800094e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000952:	4a0d      	ldr	r2, [pc, #52]	; (8000988 <game_over+0xbc>)
 8000954:	21be      	movs	r1, #190	; 0xbe
 8000956:	2000      	movs	r0, #0
 8000958:	f001 f98a 	bl	8001c70 <lcd_show_string_center>

    HAL_Delay(1000);
 800095c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000960:	f001 fec4 	bl	80026ec <HAL_Delay>
    while (!is_button_up());  // Chờ nhấn
 8000964:	bf00      	nop
 8000966:	f000 f9c7 	bl	8000cf8 <is_button_up>
 800096a:	4603      	mov	r3, r0
 800096c:	2b00      	cmp	r3, #0
 800096e:	d0fa      	beq.n	8000966 <game_over+0x9a>
    game_init();
 8000970:	f7ff fe02 	bl	8000578 <game_init>
}
 8000974:	bf00      	nop
 8000976:	3718      	adds	r7, #24
 8000978:	46bd      	mov	sp, r7
 800097a:	bd80      	pop	{r7, pc}
 800097c:	20000098 	.word	0x20000098
 8000980:	0800601c 	.word	0x0800601c
 8000984:	08006028 	.word	0x08006028
 8000988:	08006030 	.word	0x08006030

0800098c <pipes_update>:

void pipes_update(void) {
 800098c:	b580      	push	{r7, lr}
 800098e:	b082      	sub	sp, #8
 8000990:	af00      	add	r7, sp, #0
    for (int i = 0; i < NUM_PIPES; i++) {
 8000992:	2300      	movs	r3, #0
 8000994:	607b      	str	r3, [r7, #4]
 8000996:	e051      	b.n	8000a3c <pipes_update+0xb0>
    	pipes[i].x_pre = pipes[i].x;
 8000998:	492c      	ldr	r1, [pc, #176]	; (8000a4c <pipes_update+0xc0>)
 800099a:	687a      	ldr	r2, [r7, #4]
 800099c:	4613      	mov	r3, r2
 800099e:	005b      	lsls	r3, r3, #1
 80009a0:	4413      	add	r3, r2
 80009a2:	009b      	lsls	r3, r3, #2
 80009a4:	440b      	add	r3, r1
 80009a6:	6819      	ldr	r1, [r3, #0]
 80009a8:	4828      	ldr	r0, [pc, #160]	; (8000a4c <pipes_update+0xc0>)
 80009aa:	687a      	ldr	r2, [r7, #4]
 80009ac:	4613      	mov	r3, r2
 80009ae:	005b      	lsls	r3, r3, #1
 80009b0:	4413      	add	r3, r2
 80009b2:	009b      	lsls	r3, r3, #2
 80009b4:	4403      	add	r3, r0
 80009b6:	3304      	adds	r3, #4
 80009b8:	6019      	str	r1, [r3, #0]
        pipes[i].x -= PIPE_SPEED;
 80009ba:	4924      	ldr	r1, [pc, #144]	; (8000a4c <pipes_update+0xc0>)
 80009bc:	687a      	ldr	r2, [r7, #4]
 80009be:	4613      	mov	r3, r2
 80009c0:	005b      	lsls	r3, r3, #1
 80009c2:	4413      	add	r3, r2
 80009c4:	009b      	lsls	r3, r3, #2
 80009c6:	440b      	add	r3, r1
 80009c8:	681b      	ldr	r3, [r3, #0]
 80009ca:	1ed9      	subs	r1, r3, #3
 80009cc:	481f      	ldr	r0, [pc, #124]	; (8000a4c <pipes_update+0xc0>)
 80009ce:	687a      	ldr	r2, [r7, #4]
 80009d0:	4613      	mov	r3, r2
 80009d2:	005b      	lsls	r3, r3, #1
 80009d4:	4413      	add	r3, r2
 80009d6:	009b      	lsls	r3, r3, #2
 80009d8:	4403      	add	r3, r0
 80009da:	6019      	str	r1, [r3, #0]
        if (pipes[i].x + PIPE_WIDTH < 0) {
 80009dc:	491b      	ldr	r1, [pc, #108]	; (8000a4c <pipes_update+0xc0>)
 80009de:	687a      	ldr	r2, [r7, #4]
 80009e0:	4613      	mov	r3, r2
 80009e2:	005b      	lsls	r3, r3, #1
 80009e4:	4413      	add	r3, r2
 80009e6:	009b      	lsls	r3, r3, #2
 80009e8:	440b      	add	r3, r1
 80009ea:	681b      	ldr	r3, [r3, #0]
 80009ec:	f113 0f28 	cmn.w	r3, #40	; 0x28
 80009f0:	da21      	bge.n	8000a36 <pipes_update+0xaa>
            pipes[i].x = 240;
 80009f2:	4916      	ldr	r1, [pc, #88]	; (8000a4c <pipes_update+0xc0>)
 80009f4:	687a      	ldr	r2, [r7, #4]
 80009f6:	4613      	mov	r3, r2
 80009f8:	005b      	lsls	r3, r3, #1
 80009fa:	4413      	add	r3, r2
 80009fc:	009b      	lsls	r3, r3, #2
 80009fe:	440b      	add	r3, r1
 8000a00:	22f0      	movs	r2, #240	; 0xf0
 8000a02:	601a      	str	r2, [r3, #0]
            pipes[i].gap_y = 70 + rand() % 80;
 8000a04:	f004 f90e 	bl	8004c24 <rand>
 8000a08:	4601      	mov	r1, r0
 8000a0a:	4b11      	ldr	r3, [pc, #68]	; (8000a50 <pipes_update+0xc4>)
 8000a0c:	fb83 2301 	smull	r2, r3, r3, r1
 8000a10:	115a      	asrs	r2, r3, #5
 8000a12:	17cb      	asrs	r3, r1, #31
 8000a14:	1ad2      	subs	r2, r2, r3
 8000a16:	4613      	mov	r3, r2
 8000a18:	009b      	lsls	r3, r3, #2
 8000a1a:	4413      	add	r3, r2
 8000a1c:	011b      	lsls	r3, r3, #4
 8000a1e:	1aca      	subs	r2, r1, r3
 8000a20:	f102 0146 	add.w	r1, r2, #70	; 0x46
 8000a24:	4809      	ldr	r0, [pc, #36]	; (8000a4c <pipes_update+0xc0>)
 8000a26:	687a      	ldr	r2, [r7, #4]
 8000a28:	4613      	mov	r3, r2
 8000a2a:	005b      	lsls	r3, r3, #1
 8000a2c:	4413      	add	r3, r2
 8000a2e:	009b      	lsls	r3, r3, #2
 8000a30:	4403      	add	r3, r0
 8000a32:	3308      	adds	r3, #8
 8000a34:	6019      	str	r1, [r3, #0]
    for (int i = 0; i < NUM_PIPES; i++) {
 8000a36:	687b      	ldr	r3, [r7, #4]
 8000a38:	3301      	adds	r3, #1
 8000a3a:	607b      	str	r3, [r7, #4]
 8000a3c:	687b      	ldr	r3, [r7, #4]
 8000a3e:	2b01      	cmp	r3, #1
 8000a40:	ddaa      	ble.n	8000998 <pipes_update+0xc>
            nên chia ra phần trên là 60 và phần dưới là 60. Vì vậy nên chiều cao
            của ống trên phải lớn hơn hoặc bằng 60 và ống dưới phải bé hơn hoặc bằng
            160 (220 là mặt đất) */
        }
    }
}
 8000a42:	bf00      	nop
 8000a44:	bf00      	nop
 8000a46:	3708      	adds	r7, #8
 8000a48:	46bd      	mov	sp, r7
 8000a4a:	bd80      	pop	{r7, pc}
 8000a4c:	200000e4 	.word	0x200000e4
 8000a50:	66666667 	.word	0x66666667

08000a54 <pipes_draw>:

void pipes_draw(void) {
 8000a54:	b590      	push	{r4, r7, lr}
 8000a56:	b085      	sub	sp, #20
 8000a58:	af02      	add	r7, sp, #8
	/*
	* TO DO
	*
	* Draw whatever you like
	*/
    for (int i = 0; i < NUM_PIPES; i++) {
 8000a5a:	2300      	movs	r3, #0
 8000a5c:	607b      	str	r3, [r7, #4]
 8000a5e:	e128      	b.n	8000cb2 <pipes_draw+0x25e>
    	if (pipes[i].x >= 0) {
 8000a60:	4998      	ldr	r1, [pc, #608]	; (8000cc4 <pipes_draw+0x270>)
 8000a62:	687a      	ldr	r2, [r7, #4]
 8000a64:	4613      	mov	r3, r2
 8000a66:	005b      	lsls	r3, r3, #1
 8000a68:	4413      	add	r3, r2
 8000a6a:	009b      	lsls	r3, r3, #2
 8000a6c:	440b      	add	r3, r1
 8000a6e:	681b      	ldr	r3, [r3, #0]
 8000a70:	2b00      	cmp	r3, #0
 8000a72:	f2c0 809f 	blt.w	8000bb4 <pipes_draw+0x160>
			// Pipe trên
			lcd_fill(pipes[i].x_pre, 0, pipes[i].x_pre + PIPE_WIDTH, pipes[i].gap_y - PIPE_GAP/2, SKY_COLOR);
 8000a76:	4993      	ldr	r1, [pc, #588]	; (8000cc4 <pipes_draw+0x270>)
 8000a78:	687a      	ldr	r2, [r7, #4]
 8000a7a:	4613      	mov	r3, r2
 8000a7c:	005b      	lsls	r3, r3, #1
 8000a7e:	4413      	add	r3, r2
 8000a80:	009b      	lsls	r3, r3, #2
 8000a82:	440b      	add	r3, r1
 8000a84:	3304      	adds	r3, #4
 8000a86:	681b      	ldr	r3, [r3, #0]
 8000a88:	b298      	uxth	r0, r3
 8000a8a:	498e      	ldr	r1, [pc, #568]	; (8000cc4 <pipes_draw+0x270>)
 8000a8c:	687a      	ldr	r2, [r7, #4]
 8000a8e:	4613      	mov	r3, r2
 8000a90:	005b      	lsls	r3, r3, #1
 8000a92:	4413      	add	r3, r2
 8000a94:	009b      	lsls	r3, r3, #2
 8000a96:	440b      	add	r3, r1
 8000a98:	3304      	adds	r3, #4
 8000a9a:	681b      	ldr	r3, [r3, #0]
 8000a9c:	b29b      	uxth	r3, r3
 8000a9e:	3328      	adds	r3, #40	; 0x28
 8000aa0:	b299      	uxth	r1, r3
 8000aa2:	4c88      	ldr	r4, [pc, #544]	; (8000cc4 <pipes_draw+0x270>)
 8000aa4:	687a      	ldr	r2, [r7, #4]
 8000aa6:	4613      	mov	r3, r2
 8000aa8:	005b      	lsls	r3, r3, #1
 8000aaa:	4413      	add	r3, r2
 8000aac:	009b      	lsls	r3, r3, #2
 8000aae:	4423      	add	r3, r4
 8000ab0:	3308      	adds	r3, #8
 8000ab2:	681b      	ldr	r3, [r3, #0]
 8000ab4:	b29b      	uxth	r3, r3
 8000ab6:	3b3c      	subs	r3, #60	; 0x3c
 8000ab8:	b29b      	uxth	r3, r3
 8000aba:	f647 527c 	movw	r2, #32124	; 0x7d7c
 8000abe:	9200      	str	r2, [sp, #0]
 8000ac0:	460a      	mov	r2, r1
 8000ac2:	2100      	movs	r1, #0
 8000ac4:	f000 fc1c 	bl	8001300 <lcd_fill>
			lcd_fill(pipes[i].x, 0, pipes[i].x + PIPE_WIDTH, pipes[i].gap_y - PIPE_GAP/2, PIPE_COLOR);
 8000ac8:	497e      	ldr	r1, [pc, #504]	; (8000cc4 <pipes_draw+0x270>)
 8000aca:	687a      	ldr	r2, [r7, #4]
 8000acc:	4613      	mov	r3, r2
 8000ace:	005b      	lsls	r3, r3, #1
 8000ad0:	4413      	add	r3, r2
 8000ad2:	009b      	lsls	r3, r3, #2
 8000ad4:	440b      	add	r3, r1
 8000ad6:	681b      	ldr	r3, [r3, #0]
 8000ad8:	b298      	uxth	r0, r3
 8000ada:	497a      	ldr	r1, [pc, #488]	; (8000cc4 <pipes_draw+0x270>)
 8000adc:	687a      	ldr	r2, [r7, #4]
 8000ade:	4613      	mov	r3, r2
 8000ae0:	005b      	lsls	r3, r3, #1
 8000ae2:	4413      	add	r3, r2
 8000ae4:	009b      	lsls	r3, r3, #2
 8000ae6:	440b      	add	r3, r1
 8000ae8:	681b      	ldr	r3, [r3, #0]
 8000aea:	b29b      	uxth	r3, r3
 8000aec:	3328      	adds	r3, #40	; 0x28
 8000aee:	b299      	uxth	r1, r3
 8000af0:	4c74      	ldr	r4, [pc, #464]	; (8000cc4 <pipes_draw+0x270>)
 8000af2:	687a      	ldr	r2, [r7, #4]
 8000af4:	4613      	mov	r3, r2
 8000af6:	005b      	lsls	r3, r3, #1
 8000af8:	4413      	add	r3, r2
 8000afa:	009b      	lsls	r3, r3, #2
 8000afc:	4423      	add	r3, r4
 8000afe:	3308      	adds	r3, #8
 8000b00:	681b      	ldr	r3, [r3, #0]
 8000b02:	b29b      	uxth	r3, r3
 8000b04:	3b3c      	subs	r3, #60	; 0x3c
 8000b06:	b29b      	uxth	r3, r3
 8000b08:	f44f 62fc 	mov.w	r2, #2016	; 0x7e0
 8000b0c:	9200      	str	r2, [sp, #0]
 8000b0e:	460a      	mov	r2, r1
 8000b10:	2100      	movs	r1, #0
 8000b12:	f000 fbf5 	bl	8001300 <lcd_fill>
			// Pipe dưới
			lcd_fill(pipes[i].x_pre, pipes[i].gap_y + PIPE_GAP/2, pipes[i].x_pre + PIPE_WIDTH, 219, SKY_COLOR);
 8000b16:	496b      	ldr	r1, [pc, #428]	; (8000cc4 <pipes_draw+0x270>)
 8000b18:	687a      	ldr	r2, [r7, #4]
 8000b1a:	4613      	mov	r3, r2
 8000b1c:	005b      	lsls	r3, r3, #1
 8000b1e:	4413      	add	r3, r2
 8000b20:	009b      	lsls	r3, r3, #2
 8000b22:	440b      	add	r3, r1
 8000b24:	3304      	adds	r3, #4
 8000b26:	681b      	ldr	r3, [r3, #0]
 8000b28:	b298      	uxth	r0, r3
 8000b2a:	4966      	ldr	r1, [pc, #408]	; (8000cc4 <pipes_draw+0x270>)
 8000b2c:	687a      	ldr	r2, [r7, #4]
 8000b2e:	4613      	mov	r3, r2
 8000b30:	005b      	lsls	r3, r3, #1
 8000b32:	4413      	add	r3, r2
 8000b34:	009b      	lsls	r3, r3, #2
 8000b36:	440b      	add	r3, r1
 8000b38:	3308      	adds	r3, #8
 8000b3a:	681b      	ldr	r3, [r3, #0]
 8000b3c:	b29b      	uxth	r3, r3
 8000b3e:	333c      	adds	r3, #60	; 0x3c
 8000b40:	b299      	uxth	r1, r3
 8000b42:	4c60      	ldr	r4, [pc, #384]	; (8000cc4 <pipes_draw+0x270>)
 8000b44:	687a      	ldr	r2, [r7, #4]
 8000b46:	4613      	mov	r3, r2
 8000b48:	005b      	lsls	r3, r3, #1
 8000b4a:	4413      	add	r3, r2
 8000b4c:	009b      	lsls	r3, r3, #2
 8000b4e:	4423      	add	r3, r4
 8000b50:	3304      	adds	r3, #4
 8000b52:	681b      	ldr	r3, [r3, #0]
 8000b54:	b29b      	uxth	r3, r3
 8000b56:	3328      	adds	r3, #40	; 0x28
 8000b58:	b29a      	uxth	r2, r3
 8000b5a:	f647 537c 	movw	r3, #32124	; 0x7d7c
 8000b5e:	9300      	str	r3, [sp, #0]
 8000b60:	23db      	movs	r3, #219	; 0xdb
 8000b62:	f000 fbcd 	bl	8001300 <lcd_fill>
			lcd_fill(pipes[i].x, pipes[i].gap_y + PIPE_GAP/2, pipes[i].x + PIPE_WIDTH, 219, PIPE_COLOR);
 8000b66:	4957      	ldr	r1, [pc, #348]	; (8000cc4 <pipes_draw+0x270>)
 8000b68:	687a      	ldr	r2, [r7, #4]
 8000b6a:	4613      	mov	r3, r2
 8000b6c:	005b      	lsls	r3, r3, #1
 8000b6e:	4413      	add	r3, r2
 8000b70:	009b      	lsls	r3, r3, #2
 8000b72:	440b      	add	r3, r1
 8000b74:	681b      	ldr	r3, [r3, #0]
 8000b76:	b298      	uxth	r0, r3
 8000b78:	4952      	ldr	r1, [pc, #328]	; (8000cc4 <pipes_draw+0x270>)
 8000b7a:	687a      	ldr	r2, [r7, #4]
 8000b7c:	4613      	mov	r3, r2
 8000b7e:	005b      	lsls	r3, r3, #1
 8000b80:	4413      	add	r3, r2
 8000b82:	009b      	lsls	r3, r3, #2
 8000b84:	440b      	add	r3, r1
 8000b86:	3308      	adds	r3, #8
 8000b88:	681b      	ldr	r3, [r3, #0]
 8000b8a:	b29b      	uxth	r3, r3
 8000b8c:	333c      	adds	r3, #60	; 0x3c
 8000b8e:	b299      	uxth	r1, r3
 8000b90:	4c4c      	ldr	r4, [pc, #304]	; (8000cc4 <pipes_draw+0x270>)
 8000b92:	687a      	ldr	r2, [r7, #4]
 8000b94:	4613      	mov	r3, r2
 8000b96:	005b      	lsls	r3, r3, #1
 8000b98:	4413      	add	r3, r2
 8000b9a:	009b      	lsls	r3, r3, #2
 8000b9c:	4423      	add	r3, r4
 8000b9e:	681b      	ldr	r3, [r3, #0]
 8000ba0:	b29b      	uxth	r3, r3
 8000ba2:	3328      	adds	r3, #40	; 0x28
 8000ba4:	b29a      	uxth	r2, r3
 8000ba6:	f44f 63fc 	mov.w	r3, #2016	; 0x7e0
 8000baa:	9300      	str	r3, [sp, #0]
 8000bac:	23db      	movs	r3, #219	; 0xdb
 8000bae:	f000 fba7 	bl	8001300 <lcd_fill>
 8000bb2:	e07b      	b.n	8000cac <pipes_draw+0x258>
    	}
    	else {
    		// Pipe trên
    		lcd_fill(0, 0, pipes[i].x_pre + PIPE_WIDTH, pipes[i].gap_y - PIPE_GAP/2, SKY_COLOR);
 8000bb4:	4943      	ldr	r1, [pc, #268]	; (8000cc4 <pipes_draw+0x270>)
 8000bb6:	687a      	ldr	r2, [r7, #4]
 8000bb8:	4613      	mov	r3, r2
 8000bba:	005b      	lsls	r3, r3, #1
 8000bbc:	4413      	add	r3, r2
 8000bbe:	009b      	lsls	r3, r3, #2
 8000bc0:	440b      	add	r3, r1
 8000bc2:	3304      	adds	r3, #4
 8000bc4:	681b      	ldr	r3, [r3, #0]
 8000bc6:	b29b      	uxth	r3, r3
 8000bc8:	3328      	adds	r3, #40	; 0x28
 8000bca:	b299      	uxth	r1, r3
 8000bcc:	483d      	ldr	r0, [pc, #244]	; (8000cc4 <pipes_draw+0x270>)
 8000bce:	687a      	ldr	r2, [r7, #4]
 8000bd0:	4613      	mov	r3, r2
 8000bd2:	005b      	lsls	r3, r3, #1
 8000bd4:	4413      	add	r3, r2
 8000bd6:	009b      	lsls	r3, r3, #2
 8000bd8:	4403      	add	r3, r0
 8000bda:	3308      	adds	r3, #8
 8000bdc:	681b      	ldr	r3, [r3, #0]
 8000bde:	b29b      	uxth	r3, r3
 8000be0:	3b3c      	subs	r3, #60	; 0x3c
 8000be2:	b29b      	uxth	r3, r3
 8000be4:	f647 527c 	movw	r2, #32124	; 0x7d7c
 8000be8:	9200      	str	r2, [sp, #0]
 8000bea:	460a      	mov	r2, r1
 8000bec:	2100      	movs	r1, #0
 8000bee:	2000      	movs	r0, #0
 8000bf0:	f000 fb86 	bl	8001300 <lcd_fill>
    		lcd_fill(0, 0, pipes[i].x + PIPE_WIDTH, pipes[i].gap_y - PIPE_GAP/2, PIPE_COLOR);
 8000bf4:	4933      	ldr	r1, [pc, #204]	; (8000cc4 <pipes_draw+0x270>)
 8000bf6:	687a      	ldr	r2, [r7, #4]
 8000bf8:	4613      	mov	r3, r2
 8000bfa:	005b      	lsls	r3, r3, #1
 8000bfc:	4413      	add	r3, r2
 8000bfe:	009b      	lsls	r3, r3, #2
 8000c00:	440b      	add	r3, r1
 8000c02:	681b      	ldr	r3, [r3, #0]
 8000c04:	b29b      	uxth	r3, r3
 8000c06:	3328      	adds	r3, #40	; 0x28
 8000c08:	b299      	uxth	r1, r3
 8000c0a:	482e      	ldr	r0, [pc, #184]	; (8000cc4 <pipes_draw+0x270>)
 8000c0c:	687a      	ldr	r2, [r7, #4]
 8000c0e:	4613      	mov	r3, r2
 8000c10:	005b      	lsls	r3, r3, #1
 8000c12:	4413      	add	r3, r2
 8000c14:	009b      	lsls	r3, r3, #2
 8000c16:	4403      	add	r3, r0
 8000c18:	3308      	adds	r3, #8
 8000c1a:	681b      	ldr	r3, [r3, #0]
 8000c1c:	b29b      	uxth	r3, r3
 8000c1e:	3b3c      	subs	r3, #60	; 0x3c
 8000c20:	b29b      	uxth	r3, r3
 8000c22:	f44f 62fc 	mov.w	r2, #2016	; 0x7e0
 8000c26:	9200      	str	r2, [sp, #0]
 8000c28:	460a      	mov	r2, r1
 8000c2a:	2100      	movs	r1, #0
 8000c2c:	2000      	movs	r0, #0
 8000c2e:	f000 fb67 	bl	8001300 <lcd_fill>
    		// Pipe dưới
            lcd_fill(0, pipes[i].gap_y + PIPE_GAP/2, pipes[i].x_pre + PIPE_WIDTH, 219, SKY_COLOR);
 8000c32:	4924      	ldr	r1, [pc, #144]	; (8000cc4 <pipes_draw+0x270>)
 8000c34:	687a      	ldr	r2, [r7, #4]
 8000c36:	4613      	mov	r3, r2
 8000c38:	005b      	lsls	r3, r3, #1
 8000c3a:	4413      	add	r3, r2
 8000c3c:	009b      	lsls	r3, r3, #2
 8000c3e:	440b      	add	r3, r1
 8000c40:	3308      	adds	r3, #8
 8000c42:	681b      	ldr	r3, [r3, #0]
 8000c44:	b29b      	uxth	r3, r3
 8000c46:	333c      	adds	r3, #60	; 0x3c
 8000c48:	b299      	uxth	r1, r3
 8000c4a:	481e      	ldr	r0, [pc, #120]	; (8000cc4 <pipes_draw+0x270>)
 8000c4c:	687a      	ldr	r2, [r7, #4]
 8000c4e:	4613      	mov	r3, r2
 8000c50:	005b      	lsls	r3, r3, #1
 8000c52:	4413      	add	r3, r2
 8000c54:	009b      	lsls	r3, r3, #2
 8000c56:	4403      	add	r3, r0
 8000c58:	3304      	adds	r3, #4
 8000c5a:	681b      	ldr	r3, [r3, #0]
 8000c5c:	b29b      	uxth	r3, r3
 8000c5e:	3328      	adds	r3, #40	; 0x28
 8000c60:	b29a      	uxth	r2, r3
 8000c62:	f647 537c 	movw	r3, #32124	; 0x7d7c
 8000c66:	9300      	str	r3, [sp, #0]
 8000c68:	23db      	movs	r3, #219	; 0xdb
 8000c6a:	2000      	movs	r0, #0
 8000c6c:	f000 fb48 	bl	8001300 <lcd_fill>
            lcd_fill(0, pipes[i].gap_y + PIPE_GAP/2, pipes[i].x + PIPE_WIDTH, 219, PIPE_COLOR);
 8000c70:	4914      	ldr	r1, [pc, #80]	; (8000cc4 <pipes_draw+0x270>)
 8000c72:	687a      	ldr	r2, [r7, #4]
 8000c74:	4613      	mov	r3, r2
 8000c76:	005b      	lsls	r3, r3, #1
 8000c78:	4413      	add	r3, r2
 8000c7a:	009b      	lsls	r3, r3, #2
 8000c7c:	440b      	add	r3, r1
 8000c7e:	3308      	adds	r3, #8
 8000c80:	681b      	ldr	r3, [r3, #0]
 8000c82:	b29b      	uxth	r3, r3
 8000c84:	333c      	adds	r3, #60	; 0x3c
 8000c86:	b299      	uxth	r1, r3
 8000c88:	480e      	ldr	r0, [pc, #56]	; (8000cc4 <pipes_draw+0x270>)
 8000c8a:	687a      	ldr	r2, [r7, #4]
 8000c8c:	4613      	mov	r3, r2
 8000c8e:	005b      	lsls	r3, r3, #1
 8000c90:	4413      	add	r3, r2
 8000c92:	009b      	lsls	r3, r3, #2
 8000c94:	4403      	add	r3, r0
 8000c96:	681b      	ldr	r3, [r3, #0]
 8000c98:	b29b      	uxth	r3, r3
 8000c9a:	3328      	adds	r3, #40	; 0x28
 8000c9c:	b29a      	uxth	r2, r3
 8000c9e:	f44f 63fc 	mov.w	r3, #2016	; 0x7e0
 8000ca2:	9300      	str	r3, [sp, #0]
 8000ca4:	23db      	movs	r3, #219	; 0xdb
 8000ca6:	2000      	movs	r0, #0
 8000ca8:	f000 fb2a 	bl	8001300 <lcd_fill>
    for (int i = 0; i < NUM_PIPES; i++) {
 8000cac:	687b      	ldr	r3, [r7, #4]
 8000cae:	3301      	adds	r3, #1
 8000cb0:	607b      	str	r3, [r7, #4]
 8000cb2:	687b      	ldr	r3, [r7, #4]
 8000cb4:	2b01      	cmp	r3, #1
 8000cb6:	f77f aed3 	ble.w	8000a60 <pipes_draw+0xc>
    	}
    }
}
 8000cba:	bf00      	nop
 8000cbc:	bf00      	nop
 8000cbe:	370c      	adds	r7, #12
 8000cc0:	46bd      	mov	sp, r7
 8000cc2:	bd90      	pop	{r4, r7, pc}
 8000cc4:	200000e4 	.word	0x200000e4

08000cc8 <bird_draw>:

void bird_draw(int y, uint16_t color) {
 8000cc8:	b580      	push	{r7, lr}
 8000cca:	b086      	sub	sp, #24
 8000ccc:	af02      	add	r7, sp, #8
 8000cce:	6078      	str	r0, [r7, #4]
 8000cd0:	460b      	mov	r3, r1
 8000cd2:	807b      	strh	r3, [r7, #2]
	/*
	* TO DO
	*
	* Draw whatever you like
	*/
    int x = BIRD_X;
 8000cd4:	2332      	movs	r3, #50	; 0x32
 8000cd6:	60fb      	str	r3, [r7, #12]
    lcd_draw_circle(x + 8, y + 8, color, BIRD_SIZE/2, 1);  // Thân chim
 8000cd8:	68fb      	ldr	r3, [r7, #12]
 8000cda:	f103 0008 	add.w	r0, r3, #8
 8000cde:	687b      	ldr	r3, [r7, #4]
 8000ce0:	f103 0108 	add.w	r1, r3, #8
 8000ce4:	887a      	ldrh	r2, [r7, #2]
 8000ce6:	2301      	movs	r3, #1
 8000ce8:	9300      	str	r3, [sp, #0]
 8000cea:	2308      	movs	r3, #8
 8000cec:	f000 feef 	bl	8001ace <lcd_draw_circle>
//    lcd_fill(x + 12, y + 4, x + 18, y + 12, color);       // Cánh
}
 8000cf0:	bf00      	nop
 8000cf2:	3710      	adds	r7, #16
 8000cf4:	46bd      	mov	sp, r7
 8000cf6:	bd80      	pop	{r7, pc}

08000cf8 <is_button_up>:

uint8_t is_button_up(void) {
 8000cf8:	b480      	push	{r7}
 8000cfa:	af00      	add	r7, sp, #0
	/*
	 * TO DO
	 */
	if(button_count[0] == 1) {
 8000cfc:	4b07      	ldr	r3, [pc, #28]	; (8000d1c <is_button_up+0x24>)
 8000cfe:	881b      	ldrh	r3, [r3, #0]
 8000d00:	2b01      	cmp	r3, #1
 8000d02:	d104      	bne.n	8000d0e <is_button_up+0x16>
		button_count[0] = 0;
 8000d04:	4b05      	ldr	r3, [pc, #20]	; (8000d1c <is_button_up+0x24>)
 8000d06:	2200      	movs	r2, #0
 8000d08:	801a      	strh	r2, [r3, #0]
		return 1;
 8000d0a:	2301      	movs	r3, #1
 8000d0c:	e000      	b.n	8000d10 <is_button_up+0x18>
	}
	return 0;
 8000d0e:	2300      	movs	r3, #0
}
 8000d10:	4618      	mov	r0, r3
 8000d12:	46bd      	mov	sp, r7
 8000d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d18:	4770      	bx	lr
 8000d1a:	bf00      	nop
 8000d1c:	200000a0 	.word	0x200000a0

08000d20 <button_init>:
/**
 * @brief  	Init matrix button
 * @param  	None
 * @retval 	None
 */
void button_init() {
 8000d20:	b580      	push	{r7, lr}
 8000d22:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, 1);
 8000d24:	2201      	movs	r2, #1
 8000d26:	2108      	movs	r1, #8
 8000d28:	4802      	ldr	r0, [pc, #8]	; (8000d34 <button_init+0x14>)
 8000d2a:	f001 ffb1 	bl	8002c90 <HAL_GPIO_WritePin>
}
 8000d2e:	bf00      	nop
 8000d30:	bd80      	pop	{r7, pc}
 8000d32:	bf00      	nop
 8000d34:	40020c00 	.word	0x40020c00

08000d38 <button_scan>:
 * @brief  	Scan matrix button
 * @param  	None
 * @note  	Call every 50ms
 * @retval 	None
 */
void button_scan() {
 8000d38:	b580      	push	{r7, lr}
 8000d3a:	b084      	sub	sp, #16
 8000d3c:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, 0);
 8000d3e:	2200      	movs	r2, #0
 8000d40:	2108      	movs	r1, #8
 8000d42:	482f      	ldr	r0, [pc, #188]	; (8000e00 <button_scan+0xc8>)
 8000d44:	f001 ffa4 	bl	8002c90 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, 1);
 8000d48:	2201      	movs	r2, #1
 8000d4a:	2108      	movs	r1, #8
 8000d4c:	482c      	ldr	r0, [pc, #176]	; (8000e00 <button_scan+0xc8>)
 8000d4e:	f001 ff9f 	bl	8002c90 <HAL_GPIO_WritePin>
	HAL_SPI_Receive(&hspi1, (void*) &button_spi_buffer, 2, 10);
 8000d52:	230a      	movs	r3, #10
 8000d54:	2202      	movs	r2, #2
 8000d56:	492b      	ldr	r1, [pc, #172]	; (8000e04 <button_scan+0xcc>)
 8000d58:	482b      	ldr	r0, [pc, #172]	; (8000e08 <button_scan+0xd0>)
 8000d5a:	f002 fdb8 	bl	80038ce <HAL_SPI_Receive>

	int button_index = 0;
 8000d5e:	2300      	movs	r3, #0
 8000d60:	60fb      	str	r3, [r7, #12]
	uint16_t mask = 0x8000;
 8000d62:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000d66:	817b      	strh	r3, [r7, #10]
	for (int i = 0; i < 16; i++) {
 8000d68:	2300      	movs	r3, #0
 8000d6a:	607b      	str	r3, [r7, #4]
 8000d6c:	e03f      	b.n	8000dee <button_scan+0xb6>
		if (i >= 0 && i <= 3) {
 8000d6e:	687b      	ldr	r3, [r7, #4]
 8000d70:	2b00      	cmp	r3, #0
 8000d72:	db06      	blt.n	8000d82 <button_scan+0x4a>
 8000d74:	687b      	ldr	r3, [r7, #4]
 8000d76:	2b03      	cmp	r3, #3
 8000d78:	dc03      	bgt.n	8000d82 <button_scan+0x4a>
			button_index = i + 4;
 8000d7a:	687b      	ldr	r3, [r7, #4]
 8000d7c:	3304      	adds	r3, #4
 8000d7e:	60fb      	str	r3, [r7, #12]
 8000d80:	e018      	b.n	8000db4 <button_scan+0x7c>
		} else if (i >= 4 && i <= 7) {
 8000d82:	687b      	ldr	r3, [r7, #4]
 8000d84:	2b03      	cmp	r3, #3
 8000d86:	dd07      	ble.n	8000d98 <button_scan+0x60>
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	2b07      	cmp	r3, #7
 8000d8c:	dc04      	bgt.n	8000d98 <button_scan+0x60>
			button_index = 7 - i;
 8000d8e:	687b      	ldr	r3, [r7, #4]
 8000d90:	f1c3 0307 	rsb	r3, r3, #7
 8000d94:	60fb      	str	r3, [r7, #12]
 8000d96:	e00d      	b.n	8000db4 <button_scan+0x7c>
		} else if (i >= 8 && i <= 11) {
 8000d98:	687b      	ldr	r3, [r7, #4]
 8000d9a:	2b07      	cmp	r3, #7
 8000d9c:	dd06      	ble.n	8000dac <button_scan+0x74>
 8000d9e:	687b      	ldr	r3, [r7, #4]
 8000da0:	2b0b      	cmp	r3, #11
 8000da2:	dc03      	bgt.n	8000dac <button_scan+0x74>
			button_index = i + 4;
 8000da4:	687b      	ldr	r3, [r7, #4]
 8000da6:	3304      	adds	r3, #4
 8000da8:	60fb      	str	r3, [r7, #12]
 8000daa:	e003      	b.n	8000db4 <button_scan+0x7c>
		} else {
			button_index = 23 - i;
 8000dac:	687b      	ldr	r3, [r7, #4]
 8000dae:	f1c3 0317 	rsb	r3, r3, #23
 8000db2:	60fb      	str	r3, [r7, #12]
		}
		if (button_spi_buffer & mask)
 8000db4:	4b13      	ldr	r3, [pc, #76]	; (8000e04 <button_scan+0xcc>)
 8000db6:	881a      	ldrh	r2, [r3, #0]
 8000db8:	897b      	ldrh	r3, [r7, #10]
 8000dba:	4013      	ands	r3, r2
 8000dbc:	b29b      	uxth	r3, r3
 8000dbe:	2b00      	cmp	r3, #0
 8000dc0:	d005      	beq.n	8000dce <button_scan+0x96>
			button_count[button_index] = 0;
 8000dc2:	4a12      	ldr	r2, [pc, #72]	; (8000e0c <button_scan+0xd4>)
 8000dc4:	68fb      	ldr	r3, [r7, #12]
 8000dc6:	2100      	movs	r1, #0
 8000dc8:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 8000dcc:	e009      	b.n	8000de2 <button_scan+0xaa>
		else
			button_count[button_index]++;
 8000dce:	4a0f      	ldr	r2, [pc, #60]	; (8000e0c <button_scan+0xd4>)
 8000dd0:	68fb      	ldr	r3, [r7, #12]
 8000dd2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000dd6:	3301      	adds	r3, #1
 8000dd8:	b299      	uxth	r1, r3
 8000dda:	4a0c      	ldr	r2, [pc, #48]	; (8000e0c <button_scan+0xd4>)
 8000ddc:	68fb      	ldr	r3, [r7, #12]
 8000dde:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		mask = mask >> 1;
 8000de2:	897b      	ldrh	r3, [r7, #10]
 8000de4:	085b      	lsrs	r3, r3, #1
 8000de6:	817b      	strh	r3, [r7, #10]
	for (int i = 0; i < 16; i++) {
 8000de8:	687b      	ldr	r3, [r7, #4]
 8000dea:	3301      	adds	r3, #1
 8000dec:	607b      	str	r3, [r7, #4]
 8000dee:	687b      	ldr	r3, [r7, #4]
 8000df0:	2b0f      	cmp	r3, #15
 8000df2:	ddbc      	ble.n	8000d6e <button_scan+0x36>
	}
}
 8000df4:	bf00      	nop
 8000df6:	bf00      	nop
 8000df8:	3710      	adds	r7, #16
 8000dfa:	46bd      	mov	sp, r7
 8000dfc:	bd80      	pop	{r7, pc}
 8000dfe:	bf00      	nop
 8000e00:	40020c00 	.word	0x40020c00
 8000e04:	200000c0 	.word	0x200000c0
 8000e08:	20000194 	.word	0x20000194
 8000e0c:	200000a0 	.word	0x200000a0

08000e10 <MX_FSMC_Init>:

SRAM_HandleTypeDef hsram1;

/* FSMC initialization function */
void MX_FSMC_Init(void)
{
 8000e10:	b580      	push	{r7, lr}
 8000e12:	b08e      	sub	sp, #56	; 0x38
 8000e14:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_Init 0 */

  /* USER CODE END FSMC_Init 0 */

  FSMC_NORSRAM_TimingTypeDef Timing = {0};
 8000e16:	f107 031c 	add.w	r3, r7, #28
 8000e1a:	2200      	movs	r2, #0
 8000e1c:	601a      	str	r2, [r3, #0]
 8000e1e:	605a      	str	r2, [r3, #4]
 8000e20:	609a      	str	r2, [r3, #8]
 8000e22:	60da      	str	r2, [r3, #12]
 8000e24:	611a      	str	r2, [r3, #16]
 8000e26:	615a      	str	r2, [r3, #20]
 8000e28:	619a      	str	r2, [r3, #24]
  FSMC_NORSRAM_TimingTypeDef ExtTiming = {0};
 8000e2a:	463b      	mov	r3, r7
 8000e2c:	2200      	movs	r2, #0
 8000e2e:	601a      	str	r2, [r3, #0]
 8000e30:	605a      	str	r2, [r3, #4]
 8000e32:	609a      	str	r2, [r3, #8]
 8000e34:	60da      	str	r2, [r3, #12]
 8000e36:	611a      	str	r2, [r3, #16]
 8000e38:	615a      	str	r2, [r3, #20]
 8000e3a:	619a      	str	r2, [r3, #24]

  /* USER CODE END FSMC_Init 1 */

  /** Perform the SRAM1 memory initialization sequence
  */
  hsram1.Instance = FSMC_NORSRAM_DEVICE;
 8000e3c:	4b2f      	ldr	r3, [pc, #188]	; (8000efc <MX_FSMC_Init+0xec>)
 8000e3e:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 8000e42:	601a      	str	r2, [r3, #0]
  hsram1.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 8000e44:	4b2d      	ldr	r3, [pc, #180]	; (8000efc <MX_FSMC_Init+0xec>)
 8000e46:	4a2e      	ldr	r2, [pc, #184]	; (8000f00 <MX_FSMC_Init+0xf0>)
 8000e48:	605a      	str	r2, [r3, #4]
  /* hsram1.Init */
  hsram1.Init.NSBank = FSMC_NORSRAM_BANK1;
 8000e4a:	4b2c      	ldr	r3, [pc, #176]	; (8000efc <MX_FSMC_Init+0xec>)
 8000e4c:	2200      	movs	r2, #0
 8000e4e:	609a      	str	r2, [r3, #8]
  hsram1.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
 8000e50:	4b2a      	ldr	r3, [pc, #168]	; (8000efc <MX_FSMC_Init+0xec>)
 8000e52:	2200      	movs	r2, #0
 8000e54:	60da      	str	r2, [r3, #12]
  hsram1.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
 8000e56:	4b29      	ldr	r3, [pc, #164]	; (8000efc <MX_FSMC_Init+0xec>)
 8000e58:	2200      	movs	r2, #0
 8000e5a:	611a      	str	r2, [r3, #16]
  hsram1.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 8000e5c:	4b27      	ldr	r3, [pc, #156]	; (8000efc <MX_FSMC_Init+0xec>)
 8000e5e:	2210      	movs	r2, #16
 8000e60:	615a      	str	r2, [r3, #20]
  hsram1.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 8000e62:	4b26      	ldr	r3, [pc, #152]	; (8000efc <MX_FSMC_Init+0xec>)
 8000e64:	2200      	movs	r2, #0
 8000e66:	619a      	str	r2, [r3, #24]
  hsram1.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 8000e68:	4b24      	ldr	r3, [pc, #144]	; (8000efc <MX_FSMC_Init+0xec>)
 8000e6a:	2200      	movs	r2, #0
 8000e6c:	61da      	str	r2, [r3, #28]
  hsram1.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
 8000e6e:	4b23      	ldr	r3, [pc, #140]	; (8000efc <MX_FSMC_Init+0xec>)
 8000e70:	2200      	movs	r2, #0
 8000e72:	621a      	str	r2, [r3, #32]
  hsram1.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 8000e74:	4b21      	ldr	r3, [pc, #132]	; (8000efc <MX_FSMC_Init+0xec>)
 8000e76:	2200      	movs	r2, #0
 8000e78:	625a      	str	r2, [r3, #36]	; 0x24
  hsram1.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
 8000e7a:	4b20      	ldr	r3, [pc, #128]	; (8000efc <MX_FSMC_Init+0xec>)
 8000e7c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000e80:	629a      	str	r2, [r3, #40]	; 0x28
  hsram1.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 8000e82:	4b1e      	ldr	r3, [pc, #120]	; (8000efc <MX_FSMC_Init+0xec>)
 8000e84:	2200      	movs	r2, #0
 8000e86:	62da      	str	r2, [r3, #44]	; 0x2c
  hsram1.Init.ExtendedMode = FSMC_EXTENDED_MODE_ENABLE;
 8000e88:	4b1c      	ldr	r3, [pc, #112]	; (8000efc <MX_FSMC_Init+0xec>)
 8000e8a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000e8e:	631a      	str	r2, [r3, #48]	; 0x30
  hsram1.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 8000e90:	4b1a      	ldr	r3, [pc, #104]	; (8000efc <MX_FSMC_Init+0xec>)
 8000e92:	2200      	movs	r2, #0
 8000e94:	635a      	str	r2, [r3, #52]	; 0x34
  hsram1.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 8000e96:	4b19      	ldr	r3, [pc, #100]	; (8000efc <MX_FSMC_Init+0xec>)
 8000e98:	2200      	movs	r2, #0
 8000e9a:	639a      	str	r2, [r3, #56]	; 0x38
  hsram1.Init.PageSize = FSMC_PAGE_SIZE_NONE;
 8000e9c:	4b17      	ldr	r3, [pc, #92]	; (8000efc <MX_FSMC_Init+0xec>)
 8000e9e:	2200      	movs	r2, #0
 8000ea0:	645a      	str	r2, [r3, #68]	; 0x44
  /* Timing */
  Timing.AddressSetupTime = 0xf;
 8000ea2:	230f      	movs	r3, #15
 8000ea4:	61fb      	str	r3, [r7, #28]
  Timing.AddressHoldTime = 15;
 8000ea6:	230f      	movs	r3, #15
 8000ea8:	623b      	str	r3, [r7, #32]
  Timing.DataSetupTime = 60;
 8000eaa:	233c      	movs	r3, #60	; 0x3c
 8000eac:	627b      	str	r3, [r7, #36]	; 0x24
  Timing.BusTurnAroundDuration = 0;
 8000eae:	2300      	movs	r3, #0
 8000eb0:	62bb      	str	r3, [r7, #40]	; 0x28
  Timing.CLKDivision = 16;
 8000eb2:	2310      	movs	r3, #16
 8000eb4:	62fb      	str	r3, [r7, #44]	; 0x2c
  Timing.DataLatency = 17;
 8000eb6:	2311      	movs	r3, #17
 8000eb8:	633b      	str	r3, [r7, #48]	; 0x30
  Timing.AccessMode = FSMC_ACCESS_MODE_A;
 8000eba:	2300      	movs	r3, #0
 8000ebc:	637b      	str	r3, [r7, #52]	; 0x34
  /* ExtTiming */
  ExtTiming.AddressSetupTime = 8;
 8000ebe:	2308      	movs	r3, #8
 8000ec0:	603b      	str	r3, [r7, #0]
  ExtTiming.AddressHoldTime = 15;
 8000ec2:	230f      	movs	r3, #15
 8000ec4:	607b      	str	r3, [r7, #4]
  ExtTiming.DataSetupTime = 9;
 8000ec6:	2309      	movs	r3, #9
 8000ec8:	60bb      	str	r3, [r7, #8]
  ExtTiming.BusTurnAroundDuration = 0;
 8000eca:	2300      	movs	r3, #0
 8000ecc:	60fb      	str	r3, [r7, #12]
  ExtTiming.CLKDivision = 16;
 8000ece:	2310      	movs	r3, #16
 8000ed0:	613b      	str	r3, [r7, #16]
  ExtTiming.DataLatency = 17;
 8000ed2:	2311      	movs	r3, #17
 8000ed4:	617b      	str	r3, [r7, #20]
  ExtTiming.AccessMode = FSMC_ACCESS_MODE_A;
 8000ed6:	2300      	movs	r3, #0
 8000ed8:	61bb      	str	r3, [r7, #24]

  if (HAL_SRAM_Init(&hsram1, &Timing, &ExtTiming) != HAL_OK)
 8000eda:	463a      	mov	r2, r7
 8000edc:	f107 031c 	add.w	r3, r7, #28
 8000ee0:	4619      	mov	r1, r3
 8000ee2:	4806      	ldr	r0, [pc, #24]	; (8000efc <MX_FSMC_Init+0xec>)
 8000ee4:	f003 f8d6 	bl	8004094 <HAL_SRAM_Init>
 8000ee8:	4603      	mov	r3, r0
 8000eea:	2b00      	cmp	r3, #0
 8000eec:	d001      	beq.n	8000ef2 <MX_FSMC_Init+0xe2>
  {
    Error_Handler( );
 8000eee:	f001 f829 	bl	8001f44 <Error_Handler>
  }

  /* USER CODE BEGIN FSMC_Init 2 */

  /* USER CODE END FSMC_Init 2 */
}
 8000ef2:	bf00      	nop
 8000ef4:	3738      	adds	r7, #56	; 0x38
 8000ef6:	46bd      	mov	sp, r7
 8000ef8:	bd80      	pop	{r7, pc}
 8000efa:	bf00      	nop
 8000efc:	20000108 	.word	0x20000108
 8000f00:	a0000104 	.word	0xa0000104

08000f04 <HAL_FSMC_MspInit>:

static uint32_t FSMC_Initialized = 0;

static void HAL_FSMC_MspInit(void){
 8000f04:	b580      	push	{r7, lr}
 8000f06:	b086      	sub	sp, #24
 8000f08:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_MspInit 0 */

  /* USER CODE END FSMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f0a:	1d3b      	adds	r3, r7, #4
 8000f0c:	2200      	movs	r2, #0
 8000f0e:	601a      	str	r2, [r3, #0]
 8000f10:	605a      	str	r2, [r3, #4]
 8000f12:	609a      	str	r2, [r3, #8]
 8000f14:	60da      	str	r2, [r3, #12]
 8000f16:	611a      	str	r2, [r3, #16]
  if (FSMC_Initialized) {
 8000f18:	4b1c      	ldr	r3, [pc, #112]	; (8000f8c <HAL_FSMC_MspInit+0x88>)
 8000f1a:	681b      	ldr	r3, [r3, #0]
 8000f1c:	2b00      	cmp	r3, #0
 8000f1e:	d131      	bne.n	8000f84 <HAL_FSMC_MspInit+0x80>
    return;
  }
  FSMC_Initialized = 1;
 8000f20:	4b1a      	ldr	r3, [pc, #104]	; (8000f8c <HAL_FSMC_MspInit+0x88>)
 8000f22:	2201      	movs	r2, #1
 8000f24:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FSMC_CLK_ENABLE();
 8000f26:	2300      	movs	r3, #0
 8000f28:	603b      	str	r3, [r7, #0]
 8000f2a:	4b19      	ldr	r3, [pc, #100]	; (8000f90 <HAL_FSMC_MspInit+0x8c>)
 8000f2c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000f2e:	4a18      	ldr	r2, [pc, #96]	; (8000f90 <HAL_FSMC_MspInit+0x8c>)
 8000f30:	f043 0301 	orr.w	r3, r3, #1
 8000f34:	6393      	str	r3, [r2, #56]	; 0x38
 8000f36:	4b16      	ldr	r3, [pc, #88]	; (8000f90 <HAL_FSMC_MspInit+0x8c>)
 8000f38:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000f3a:	f003 0301 	and.w	r3, r3, #1
 8000f3e:	603b      	str	r3, [r7, #0]
 8000f40:	683b      	ldr	r3, [r7, #0]
  PD4   ------> FSMC_NOE
  PD5   ------> FSMC_NWE
  PD7   ------> FSMC_NE1
  */
  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9
 8000f42:	f64f 7388 	movw	r3, #65416	; 0xff88
 8000f46:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
                          |GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f48:	2302      	movs	r3, #2
 8000f4a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f4c:	2300      	movs	r3, #0
 8000f4e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f50:	2303      	movs	r3, #3
 8000f52:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8000f54:	230c      	movs	r3, #12
 8000f56:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000f58:	1d3b      	adds	r3, r7, #4
 8000f5a:	4619      	mov	r1, r3
 8000f5c:	480d      	ldr	r0, [pc, #52]	; (8000f94 <HAL_FSMC_MspInit+0x90>)
 8000f5e:	f001 fcfb 	bl	8002958 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14
 8000f62:	f24c 73b3 	movw	r3, #51123	; 0xc7b3
 8000f66:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4
                          |GPIO_PIN_5|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f68:	2302      	movs	r3, #2
 8000f6a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f6c:	2300      	movs	r3, #0
 8000f6e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f70:	2303      	movs	r3, #3
 8000f72:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8000f74:	230c      	movs	r3, #12
 8000f76:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000f78:	1d3b      	adds	r3, r7, #4
 8000f7a:	4619      	mov	r1, r3
 8000f7c:	4806      	ldr	r0, [pc, #24]	; (8000f98 <HAL_FSMC_MspInit+0x94>)
 8000f7e:	f001 fceb 	bl	8002958 <HAL_GPIO_Init>
 8000f82:	e000      	b.n	8000f86 <HAL_FSMC_MspInit+0x82>
    return;
 8000f84:	bf00      	nop

  /* USER CODE BEGIN FSMC_MspInit 1 */

  /* USER CODE END FSMC_MspInit 1 */
}
 8000f86:	3718      	adds	r7, #24
 8000f88:	46bd      	mov	sp, r7
 8000f8a:	bd80      	pop	{r7, pc}
 8000f8c:	200000c4 	.word	0x200000c4
 8000f90:	40023800 	.word	0x40023800
 8000f94:	40021000 	.word	0x40021000
 8000f98:	40020c00 	.word	0x40020c00

08000f9c <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* sramHandle){
 8000f9c:	b580      	push	{r7, lr}
 8000f9e:	b082      	sub	sp, #8
 8000fa0:	af00      	add	r7, sp, #0
 8000fa2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FSMC_MspInit();
 8000fa4:	f7ff ffae 	bl	8000f04 <HAL_FSMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 8000fa8:	bf00      	nop
 8000faa:	3708      	adds	r7, #8
 8000fac:	46bd      	mov	sp, r7
 8000fae:	bd80      	pop	{r7, pc}

08000fb0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000fb0:	b580      	push	{r7, lr}
 8000fb2:	b08c      	sub	sp, #48	; 0x30
 8000fb4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fb6:	f107 031c 	add.w	r3, r7, #28
 8000fba:	2200      	movs	r2, #0
 8000fbc:	601a      	str	r2, [r3, #0]
 8000fbe:	605a      	str	r2, [r3, #4]
 8000fc0:	609a      	str	r2, [r3, #8]
 8000fc2:	60da      	str	r2, [r3, #12]
 8000fc4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000fc6:	2300      	movs	r3, #0
 8000fc8:	61bb      	str	r3, [r7, #24]
 8000fca:	4b6f      	ldr	r3, [pc, #444]	; (8001188 <MX_GPIO_Init+0x1d8>)
 8000fcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fce:	4a6e      	ldr	r2, [pc, #440]	; (8001188 <MX_GPIO_Init+0x1d8>)
 8000fd0:	f043 0310 	orr.w	r3, r3, #16
 8000fd4:	6313      	str	r3, [r2, #48]	; 0x30
 8000fd6:	4b6c      	ldr	r3, [pc, #432]	; (8001188 <MX_GPIO_Init+0x1d8>)
 8000fd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fda:	f003 0310 	and.w	r3, r3, #16
 8000fde:	61bb      	str	r3, [r7, #24]
 8000fe0:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000fe2:	2300      	movs	r3, #0
 8000fe4:	617b      	str	r3, [r7, #20]
 8000fe6:	4b68      	ldr	r3, [pc, #416]	; (8001188 <MX_GPIO_Init+0x1d8>)
 8000fe8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fea:	4a67      	ldr	r2, [pc, #412]	; (8001188 <MX_GPIO_Init+0x1d8>)
 8000fec:	f043 0304 	orr.w	r3, r3, #4
 8000ff0:	6313      	str	r3, [r2, #48]	; 0x30
 8000ff2:	4b65      	ldr	r3, [pc, #404]	; (8001188 <MX_GPIO_Init+0x1d8>)
 8000ff4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ff6:	f003 0304 	and.w	r3, r3, #4
 8000ffa:	617b      	str	r3, [r7, #20]
 8000ffc:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000ffe:	2300      	movs	r3, #0
 8001000:	613b      	str	r3, [r7, #16]
 8001002:	4b61      	ldr	r3, [pc, #388]	; (8001188 <MX_GPIO_Init+0x1d8>)
 8001004:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001006:	4a60      	ldr	r2, [pc, #384]	; (8001188 <MX_GPIO_Init+0x1d8>)
 8001008:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800100c:	6313      	str	r3, [r2, #48]	; 0x30
 800100e:	4b5e      	ldr	r3, [pc, #376]	; (8001188 <MX_GPIO_Init+0x1d8>)
 8001010:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001012:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001016:	613b      	str	r3, [r7, #16]
 8001018:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800101a:	2300      	movs	r3, #0
 800101c:	60fb      	str	r3, [r7, #12]
 800101e:	4b5a      	ldr	r3, [pc, #360]	; (8001188 <MX_GPIO_Init+0x1d8>)
 8001020:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001022:	4a59      	ldr	r2, [pc, #356]	; (8001188 <MX_GPIO_Init+0x1d8>)
 8001024:	f043 0301 	orr.w	r3, r3, #1
 8001028:	6313      	str	r3, [r2, #48]	; 0x30
 800102a:	4b57      	ldr	r3, [pc, #348]	; (8001188 <MX_GPIO_Init+0x1d8>)
 800102c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800102e:	f003 0301 	and.w	r3, r3, #1
 8001032:	60fb      	str	r3, [r7, #12]
 8001034:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001036:	2300      	movs	r3, #0
 8001038:	60bb      	str	r3, [r7, #8]
 800103a:	4b53      	ldr	r3, [pc, #332]	; (8001188 <MX_GPIO_Init+0x1d8>)
 800103c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800103e:	4a52      	ldr	r2, [pc, #328]	; (8001188 <MX_GPIO_Init+0x1d8>)
 8001040:	f043 0308 	orr.w	r3, r3, #8
 8001044:	6313      	str	r3, [r2, #48]	; 0x30
 8001046:	4b50      	ldr	r3, [pc, #320]	; (8001188 <MX_GPIO_Init+0x1d8>)
 8001048:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800104a:	f003 0308 	and.w	r3, r3, #8
 800104e:	60bb      	str	r3, [r7, #8]
 8001050:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001052:	2300      	movs	r3, #0
 8001054:	607b      	str	r3, [r7, #4]
 8001056:	4b4c      	ldr	r3, [pc, #304]	; (8001188 <MX_GPIO_Init+0x1d8>)
 8001058:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800105a:	4a4b      	ldr	r2, [pc, #300]	; (8001188 <MX_GPIO_Init+0x1d8>)
 800105c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001060:	6313      	str	r3, [r2, #48]	; 0x30
 8001062:	4b49      	ldr	r3, [pc, #292]	; (8001188 <MX_GPIO_Init+0x1d8>)
 8001064:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001066:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800106a:	607b      	str	r3, [r7, #4]
 800106c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800106e:	2300      	movs	r3, #0
 8001070:	603b      	str	r3, [r7, #0]
 8001072:	4b45      	ldr	r3, [pc, #276]	; (8001188 <MX_GPIO_Init+0x1d8>)
 8001074:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001076:	4a44      	ldr	r2, [pc, #272]	; (8001188 <MX_GPIO_Init+0x1d8>)
 8001078:	f043 0302 	orr.w	r3, r3, #2
 800107c:	6313      	str	r3, [r2, #48]	; 0x30
 800107e:	4b42      	ldr	r3, [pc, #264]	; (8001188 <MX_GPIO_Init+0x1d8>)
 8001080:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001082:	f003 0302 	and.w	r3, r3, #2
 8001086:	603b      	str	r3, [r7, #0]
 8001088:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, DEBUG_LED_Pin|OUTPUT_Y0_Pin|OUTPUT_Y1_Pin, GPIO_PIN_RESET);
 800108a:	2200      	movs	r2, #0
 800108c:	2170      	movs	r1, #112	; 0x70
 800108e:	483f      	ldr	r0, [pc, #252]	; (800118c <MX_GPIO_Init+0x1dc>)
 8001090:	f001 fdfe 	bl	8002c90 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(FSMC_RES_GPIO_Port, FSMC_RES_Pin, GPIO_PIN_RESET);
 8001094:	2200      	movs	r2, #0
 8001096:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800109a:	483d      	ldr	r0, [pc, #244]	; (8001190 <MX_GPIO_Init+0x1e0>)
 800109c:	f001 fdf8 	bl	8002c90 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD_LATCH_GPIO_Port, LD_LATCH_Pin, GPIO_PIN_RESET);
 80010a0:	2200      	movs	r2, #0
 80010a2:	2140      	movs	r1, #64	; 0x40
 80010a4:	483b      	ldr	r0, [pc, #236]	; (8001194 <MX_GPIO_Init+0x1e4>)
 80010a6:	f001 fdf3 	bl	8002c90 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(FSMC_BLK_GPIO_Port, FSMC_BLK_Pin, GPIO_PIN_RESET);
 80010aa:	2200      	movs	r2, #0
 80010ac:	f44f 7180 	mov.w	r1, #256	; 0x100
 80010b0:	4839      	ldr	r0, [pc, #228]	; (8001198 <MX_GPIO_Init+0x1e8>)
 80010b2:	f001 fded 	bl	8002c90 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, GPIO_PIN_RESET);
 80010b6:	2200      	movs	r2, #0
 80010b8:	2108      	movs	r1, #8
 80010ba:	4838      	ldr	r0, [pc, #224]	; (800119c <MX_GPIO_Init+0x1ec>)
 80010bc:	f001 fde8 	bl	8002c90 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = DEBUG_LED_Pin|OUTPUT_Y0_Pin|OUTPUT_Y1_Pin;
 80010c0:	2370      	movs	r3, #112	; 0x70
 80010c2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010c4:	2301      	movs	r3, #1
 80010c6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010c8:	2300      	movs	r3, #0
 80010ca:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010cc:	2300      	movs	r3, #0
 80010ce:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80010d0:	f107 031c 	add.w	r3, r7, #28
 80010d4:	4619      	mov	r1, r3
 80010d6:	482d      	ldr	r0, [pc, #180]	; (800118c <MX_GPIO_Init+0x1dc>)
 80010d8:	f001 fc3e 	bl	8002958 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = FSMC_RES_Pin;
 80010dc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80010e0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010e2:	2301      	movs	r3, #1
 80010e4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010e6:	2300      	movs	r3, #0
 80010e8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010ea:	2300      	movs	r3, #0
 80010ec:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(FSMC_RES_GPIO_Port, &GPIO_InitStruct);
 80010ee:	f107 031c 	add.w	r3, r7, #28
 80010f2:	4619      	mov	r1, r3
 80010f4:	4826      	ldr	r0, [pc, #152]	; (8001190 <MX_GPIO_Init+0x1e0>)
 80010f6:	f001 fc2f 	bl	8002958 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = INPUT_X0_Pin|INPUT_X1_Pin;
 80010fa:	23c0      	movs	r3, #192	; 0xc0
 80010fc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80010fe:	2300      	movs	r3, #0
 8001100:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001102:	2300      	movs	r3, #0
 8001104:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001106:	f107 031c 	add.w	r3, r7, #28
 800110a:	4619      	mov	r1, r3
 800110c:	4822      	ldr	r0, [pc, #136]	; (8001198 <MX_GPIO_Init+0x1e8>)
 800110e:	f001 fc23 	bl	8002958 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = INPUT_X2_Pin|INPUT_X3_Pin;
 8001112:	2330      	movs	r3, #48	; 0x30
 8001114:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001116:	2300      	movs	r3, #0
 8001118:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800111a:	2300      	movs	r3, #0
 800111c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800111e:	f107 031c 	add.w	r3, r7, #28
 8001122:	4619      	mov	r1, r3
 8001124:	481a      	ldr	r0, [pc, #104]	; (8001190 <MX_GPIO_Init+0x1e0>)
 8001126:	f001 fc17 	bl	8002958 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD_LATCH_Pin;
 800112a:	2340      	movs	r3, #64	; 0x40
 800112c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800112e:	2301      	movs	r3, #1
 8001130:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001132:	2300      	movs	r3, #0
 8001134:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001136:	2300      	movs	r3, #0
 8001138:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(LD_LATCH_GPIO_Port, &GPIO_InitStruct);
 800113a:	f107 031c 	add.w	r3, r7, #28
 800113e:	4619      	mov	r1, r3
 8001140:	4814      	ldr	r0, [pc, #80]	; (8001194 <MX_GPIO_Init+0x1e4>)
 8001142:	f001 fc09 	bl	8002958 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = FSMC_BLK_Pin;
 8001146:	f44f 7380 	mov.w	r3, #256	; 0x100
 800114a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800114c:	2301      	movs	r3, #1
 800114e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001150:	2300      	movs	r3, #0
 8001152:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001154:	2300      	movs	r3, #0
 8001156:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(FSMC_BLK_GPIO_Port, &GPIO_InitStruct);
 8001158:	f107 031c 	add.w	r3, r7, #28
 800115c:	4619      	mov	r1, r3
 800115e:	480e      	ldr	r0, [pc, #56]	; (8001198 <MX_GPIO_Init+0x1e8>)
 8001160:	f001 fbfa 	bl	8002958 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BTN_LOAD_Pin;
 8001164:	2308      	movs	r3, #8
 8001166:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001168:	2301      	movs	r3, #1
 800116a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800116c:	2300      	movs	r3, #0
 800116e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001170:	2300      	movs	r3, #0
 8001172:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(BTN_LOAD_GPIO_Port, &GPIO_InitStruct);
 8001174:	f107 031c 	add.w	r3, r7, #28
 8001178:	4619      	mov	r1, r3
 800117a:	4808      	ldr	r0, [pc, #32]	; (800119c <MX_GPIO_Init+0x1ec>)
 800117c:	f001 fbec 	bl	8002958 <HAL_GPIO_Init>

}
 8001180:	bf00      	nop
 8001182:	3730      	adds	r7, #48	; 0x30
 8001184:	46bd      	mov	sp, r7
 8001186:	bd80      	pop	{r7, pc}
 8001188:	40023800 	.word	0x40023800
 800118c:	40021000 	.word	0x40021000
 8001190:	40020800 	.word	0x40020800
 8001194:	40021800 	.word	0x40021800
 8001198:	40020000 	.word	0x40020000
 800119c:	40020c00 	.word	0x40020c00

080011a0 <LCD_WR_REG>:

static void LCD_WR_DATA(uint16_t data);
static uint16_t LCD_RD_DATA(void);
static uint32_t mypow(uint8_t m, uint8_t n);

void LCD_WR_REG(uint16_t reg) {
 80011a0:	b480      	push	{r7}
 80011a2:	b083      	sub	sp, #12
 80011a4:	af00      	add	r7, sp, #0
 80011a6:	4603      	mov	r3, r0
 80011a8:	80fb      	strh	r3, [r7, #6]
	LCD->LCD_REG = reg;
 80011aa:	4a04      	ldr	r2, [pc, #16]	; (80011bc <LCD_WR_REG+0x1c>)
 80011ac:	88fb      	ldrh	r3, [r7, #6]
 80011ae:	8013      	strh	r3, [r2, #0]
}
 80011b0:	bf00      	nop
 80011b2:	370c      	adds	r7, #12
 80011b4:	46bd      	mov	sp, r7
 80011b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ba:	4770      	bx	lr
 80011bc:	600ffffe 	.word	0x600ffffe

080011c0 <LCD_WR_DATA>:

void LCD_WR_DATA(uint16_t data) {
 80011c0:	b480      	push	{r7}
 80011c2:	b083      	sub	sp, #12
 80011c4:	af00      	add	r7, sp, #0
 80011c6:	4603      	mov	r3, r0
 80011c8:	80fb      	strh	r3, [r7, #6]
	LCD->LCD_RAM = data;
 80011ca:	4a04      	ldr	r2, [pc, #16]	; (80011dc <LCD_WR_DATA+0x1c>)
 80011cc:	88fb      	ldrh	r3, [r7, #6]
 80011ce:	8053      	strh	r3, [r2, #2]
}
 80011d0:	bf00      	nop
 80011d2:	370c      	adds	r7, #12
 80011d4:	46bd      	mov	sp, r7
 80011d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011da:	4770      	bx	lr
 80011dc:	600ffffe 	.word	0x600ffffe

080011e0 <LCD_RD_DATA>:

uint16_t LCD_RD_DATA(void) {
 80011e0:	b480      	push	{r7}
 80011e2:	b083      	sub	sp, #12
 80011e4:	af00      	add	r7, sp, #0
	__IO uint16_t ram;
	ram = LCD->LCD_RAM;
 80011e6:	4b06      	ldr	r3, [pc, #24]	; (8001200 <LCD_RD_DATA+0x20>)
 80011e8:	885b      	ldrh	r3, [r3, #2]
 80011ea:	b29b      	uxth	r3, r3
 80011ec:	80fb      	strh	r3, [r7, #6]
	return ram;
 80011ee:	88fb      	ldrh	r3, [r7, #6]
 80011f0:	b29b      	uxth	r3, r3
}
 80011f2:	4618      	mov	r0, r3
 80011f4:	370c      	adds	r7, #12
 80011f6:	46bd      	mov	sp, r7
 80011f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011fc:	4770      	bx	lr
 80011fe:	bf00      	nop
 8001200:	600ffffe 	.word	0x600ffffe

08001204 <lcd_set_address>:


void lcd_set_address(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2) {
 8001204:	b590      	push	{r4, r7, lr}
 8001206:	b083      	sub	sp, #12
 8001208:	af00      	add	r7, sp, #0
 800120a:	4604      	mov	r4, r0
 800120c:	4608      	mov	r0, r1
 800120e:	4611      	mov	r1, r2
 8001210:	461a      	mov	r2, r3
 8001212:	4623      	mov	r3, r4
 8001214:	80fb      	strh	r3, [r7, #6]
 8001216:	4603      	mov	r3, r0
 8001218:	80bb      	strh	r3, [r7, #4]
 800121a:	460b      	mov	r3, r1
 800121c:	807b      	strh	r3, [r7, #2]
 800121e:	4613      	mov	r3, r2
 8001220:	803b      	strh	r3, [r7, #0]
	LCD_WR_REG(0x2a);
 8001222:	202a      	movs	r0, #42	; 0x2a
 8001224:	f7ff ffbc 	bl	80011a0 <LCD_WR_REG>
	LCD_WR_DATA(x1 >> 8);
 8001228:	88fb      	ldrh	r3, [r7, #6]
 800122a:	0a1b      	lsrs	r3, r3, #8
 800122c:	b29b      	uxth	r3, r3
 800122e:	4618      	mov	r0, r3
 8001230:	f7ff ffc6 	bl	80011c0 <LCD_WR_DATA>
	LCD_WR_DATA(x1 & 0xff);
 8001234:	88fb      	ldrh	r3, [r7, #6]
 8001236:	b2db      	uxtb	r3, r3
 8001238:	b29b      	uxth	r3, r3
 800123a:	4618      	mov	r0, r3
 800123c:	f7ff ffc0 	bl	80011c0 <LCD_WR_DATA>
	LCD_WR_DATA(x2 >> 8);
 8001240:	887b      	ldrh	r3, [r7, #2]
 8001242:	0a1b      	lsrs	r3, r3, #8
 8001244:	b29b      	uxth	r3, r3
 8001246:	4618      	mov	r0, r3
 8001248:	f7ff ffba 	bl	80011c0 <LCD_WR_DATA>
	LCD_WR_DATA(x2 & 0xff);
 800124c:	887b      	ldrh	r3, [r7, #2]
 800124e:	b2db      	uxtb	r3, r3
 8001250:	b29b      	uxth	r3, r3
 8001252:	4618      	mov	r0, r3
 8001254:	f7ff ffb4 	bl	80011c0 <LCD_WR_DATA>
	LCD_WR_REG(0x2b);
 8001258:	202b      	movs	r0, #43	; 0x2b
 800125a:	f7ff ffa1 	bl	80011a0 <LCD_WR_REG>
	LCD_WR_DATA(y1 >> 8);
 800125e:	88bb      	ldrh	r3, [r7, #4]
 8001260:	0a1b      	lsrs	r3, r3, #8
 8001262:	b29b      	uxth	r3, r3
 8001264:	4618      	mov	r0, r3
 8001266:	f7ff ffab 	bl	80011c0 <LCD_WR_DATA>
	LCD_WR_DATA(y1 & 0xff);
 800126a:	88bb      	ldrh	r3, [r7, #4]
 800126c:	b2db      	uxtb	r3, r3
 800126e:	b29b      	uxth	r3, r3
 8001270:	4618      	mov	r0, r3
 8001272:	f7ff ffa5 	bl	80011c0 <LCD_WR_DATA>
	LCD_WR_DATA(y2 >> 8);
 8001276:	883b      	ldrh	r3, [r7, #0]
 8001278:	0a1b      	lsrs	r3, r3, #8
 800127a:	b29b      	uxth	r3, r3
 800127c:	4618      	mov	r0, r3
 800127e:	f7ff ff9f 	bl	80011c0 <LCD_WR_DATA>
	LCD_WR_DATA(y2 & 0xff);
 8001282:	883b      	ldrh	r3, [r7, #0]
 8001284:	b2db      	uxtb	r3, r3
 8001286:	b29b      	uxth	r3, r3
 8001288:	4618      	mov	r0, r3
 800128a:	f7ff ff99 	bl	80011c0 <LCD_WR_DATA>
	LCD_WR_REG(0x2c);
 800128e:	202c      	movs	r0, #44	; 0x2c
 8001290:	f7ff ff86 	bl	80011a0 <LCD_WR_REG>
}
 8001294:	bf00      	nop
 8001296:	370c      	adds	r7, #12
 8001298:	46bd      	mov	sp, r7
 800129a:	bd90      	pop	{r4, r7, pc}

0800129c <lcd_clear>:
/**
 * @brief  Fill all pixels with a color
 * @param  color Color to fill the screen
 * @retval None
 */
void lcd_clear(uint16_t color) {
 800129c:	b580      	push	{r7, lr}
 800129e:	b084      	sub	sp, #16
 80012a0:	af00      	add	r7, sp, #0
 80012a2:	4603      	mov	r3, r0
 80012a4:	80fb      	strh	r3, [r7, #6]
	uint16_t i, j;
	lcd_set_address(0, 0, lcddev.width - 1, lcddev.height - 1);
 80012a6:	4b15      	ldr	r3, [pc, #84]	; (80012fc <lcd_clear+0x60>)
 80012a8:	881b      	ldrh	r3, [r3, #0]
 80012aa:	3b01      	subs	r3, #1
 80012ac:	b29a      	uxth	r2, r3
 80012ae:	4b13      	ldr	r3, [pc, #76]	; (80012fc <lcd_clear+0x60>)
 80012b0:	885b      	ldrh	r3, [r3, #2]
 80012b2:	3b01      	subs	r3, #1
 80012b4:	b29b      	uxth	r3, r3
 80012b6:	2100      	movs	r1, #0
 80012b8:	2000      	movs	r0, #0
 80012ba:	f7ff ffa3 	bl	8001204 <lcd_set_address>
	for (i = 0; i < lcddev.width; i++) {
 80012be:	2300      	movs	r3, #0
 80012c0:	81fb      	strh	r3, [r7, #14]
 80012c2:	e011      	b.n	80012e8 <lcd_clear+0x4c>
		for (j = 0; j < lcddev.height; j++) {
 80012c4:	2300      	movs	r3, #0
 80012c6:	81bb      	strh	r3, [r7, #12]
 80012c8:	e006      	b.n	80012d8 <lcd_clear+0x3c>
			LCD_WR_DATA(color);
 80012ca:	88fb      	ldrh	r3, [r7, #6]
 80012cc:	4618      	mov	r0, r3
 80012ce:	f7ff ff77 	bl	80011c0 <LCD_WR_DATA>
		for (j = 0; j < lcddev.height; j++) {
 80012d2:	89bb      	ldrh	r3, [r7, #12]
 80012d4:	3301      	adds	r3, #1
 80012d6:	81bb      	strh	r3, [r7, #12]
 80012d8:	4b08      	ldr	r3, [pc, #32]	; (80012fc <lcd_clear+0x60>)
 80012da:	885b      	ldrh	r3, [r3, #2]
 80012dc:	89ba      	ldrh	r2, [r7, #12]
 80012de:	429a      	cmp	r2, r3
 80012e0:	d3f3      	bcc.n	80012ca <lcd_clear+0x2e>
	for (i = 0; i < lcddev.width; i++) {
 80012e2:	89fb      	ldrh	r3, [r7, #14]
 80012e4:	3301      	adds	r3, #1
 80012e6:	81fb      	strh	r3, [r7, #14]
 80012e8:	4b04      	ldr	r3, [pc, #16]	; (80012fc <lcd_clear+0x60>)
 80012ea:	881b      	ldrh	r3, [r3, #0]
 80012ec:	89fa      	ldrh	r2, [r7, #14]
 80012ee:	429a      	cmp	r2, r3
 80012f0:	d3e8      	bcc.n	80012c4 <lcd_clear+0x28>
		}
	}
}
 80012f2:	bf00      	nop
 80012f4:	bf00      	nop
 80012f6:	3710      	adds	r7, #16
 80012f8:	46bd      	mov	sp, r7
 80012fa:	bd80      	pop	{r7, pc}
 80012fc:	20000158 	.word	0x20000158

08001300 <lcd_fill>:
 * @param  yend	End row
 * @param  color Color to fill
 * @retval None
 */
void lcd_fill(uint16_t xsta, uint16_t ysta, uint16_t xend, uint16_t yend,
		uint16_t color) {
 8001300:	b590      	push	{r4, r7, lr}
 8001302:	b085      	sub	sp, #20
 8001304:	af00      	add	r7, sp, #0
 8001306:	4604      	mov	r4, r0
 8001308:	4608      	mov	r0, r1
 800130a:	4611      	mov	r1, r2
 800130c:	461a      	mov	r2, r3
 800130e:	4623      	mov	r3, r4
 8001310:	80fb      	strh	r3, [r7, #6]
 8001312:	4603      	mov	r3, r0
 8001314:	80bb      	strh	r3, [r7, #4]
 8001316:	460b      	mov	r3, r1
 8001318:	807b      	strh	r3, [r7, #2]
 800131a:	4613      	mov	r3, r2
 800131c:	803b      	strh	r3, [r7, #0]
	uint16_t i, j;
	lcd_set_address(xsta, ysta, xend - 1, yend - 1);
 800131e:	887b      	ldrh	r3, [r7, #2]
 8001320:	3b01      	subs	r3, #1
 8001322:	b29a      	uxth	r2, r3
 8001324:	883b      	ldrh	r3, [r7, #0]
 8001326:	3b01      	subs	r3, #1
 8001328:	b29b      	uxth	r3, r3
 800132a:	88b9      	ldrh	r1, [r7, #4]
 800132c:	88f8      	ldrh	r0, [r7, #6]
 800132e:	f7ff ff69 	bl	8001204 <lcd_set_address>
	for (i = ysta; i < yend; i++) {
 8001332:	88bb      	ldrh	r3, [r7, #4]
 8001334:	81fb      	strh	r3, [r7, #14]
 8001336:	e010      	b.n	800135a <lcd_fill+0x5a>
		for (j = xsta; j < xend; j++) {
 8001338:	88fb      	ldrh	r3, [r7, #6]
 800133a:	81bb      	strh	r3, [r7, #12]
 800133c:	e006      	b.n	800134c <lcd_fill+0x4c>
			LCD_WR_DATA(color);
 800133e:	8c3b      	ldrh	r3, [r7, #32]
 8001340:	4618      	mov	r0, r3
 8001342:	f7ff ff3d 	bl	80011c0 <LCD_WR_DATA>
		for (j = xsta; j < xend; j++) {
 8001346:	89bb      	ldrh	r3, [r7, #12]
 8001348:	3301      	adds	r3, #1
 800134a:	81bb      	strh	r3, [r7, #12]
 800134c:	89ba      	ldrh	r2, [r7, #12]
 800134e:	887b      	ldrh	r3, [r7, #2]
 8001350:	429a      	cmp	r2, r3
 8001352:	d3f4      	bcc.n	800133e <lcd_fill+0x3e>
	for (i = ysta; i < yend; i++) {
 8001354:	89fb      	ldrh	r3, [r7, #14]
 8001356:	3301      	adds	r3, #1
 8001358:	81fb      	strh	r3, [r7, #14]
 800135a:	89fa      	ldrh	r2, [r7, #14]
 800135c:	883b      	ldrh	r3, [r7, #0]
 800135e:	429a      	cmp	r2, r3
 8001360:	d3ea      	bcc.n	8001338 <lcd_fill+0x38>
		}
	}
}
 8001362:	bf00      	nop
 8001364:	bf00      	nop
 8001366:	3714      	adds	r7, #20
 8001368:	46bd      	mov	sp, r7
 800136a:	bd90      	pop	{r4, r7, pc}

0800136c <lcd_draw_point>:
 * @param  x X coordinate
 * @param  y Y coordinate
 * @param  color Color to fill
 * @retval None
 */
void lcd_draw_point(uint16_t x, uint16_t y, uint16_t color) {
 800136c:	b580      	push	{r7, lr}
 800136e:	b082      	sub	sp, #8
 8001370:	af00      	add	r7, sp, #0
 8001372:	4603      	mov	r3, r0
 8001374:	80fb      	strh	r3, [r7, #6]
 8001376:	460b      	mov	r3, r1
 8001378:	80bb      	strh	r3, [r7, #4]
 800137a:	4613      	mov	r3, r2
 800137c:	807b      	strh	r3, [r7, #2]
	lcd_set_address(x, y, x, y);
 800137e:	88bb      	ldrh	r3, [r7, #4]
 8001380:	88fa      	ldrh	r2, [r7, #6]
 8001382:	88b9      	ldrh	r1, [r7, #4]
 8001384:	88f8      	ldrh	r0, [r7, #6]
 8001386:	f7ff ff3d 	bl	8001204 <lcd_set_address>
	LCD_WR_DATA(color);
 800138a:	887b      	ldrh	r3, [r7, #2]
 800138c:	4618      	mov	r0, r3
 800138e:	f7ff ff17 	bl	80011c0 <LCD_WR_DATA>
}
 8001392:	bf00      	nop
 8001394:	3708      	adds	r7, #8
 8001396:	46bd      	mov	sp, r7
 8001398:	bd80      	pop	{r7, pc}

0800139a <lcd_draw_line>:
 * @param  y2 Y coordinate of end point
 * @param  color Color to fill
 * @retval None
 */
void lcd_draw_line(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2,
		uint16_t color) {
 800139a:	b590      	push	{r4, r7, lr}
 800139c:	b08d      	sub	sp, #52	; 0x34
 800139e:	af00      	add	r7, sp, #0
 80013a0:	4604      	mov	r4, r0
 80013a2:	4608      	mov	r0, r1
 80013a4:	4611      	mov	r1, r2
 80013a6:	461a      	mov	r2, r3
 80013a8:	4623      	mov	r3, r4
 80013aa:	80fb      	strh	r3, [r7, #6]
 80013ac:	4603      	mov	r3, r0
 80013ae:	80bb      	strh	r3, [r7, #4]
 80013b0:	460b      	mov	r3, r1
 80013b2:	807b      	strh	r3, [r7, #2]
 80013b4:	4613      	mov	r3, r2
 80013b6:	803b      	strh	r3, [r7, #0]
	uint16_t t;
	int xerr = 0, yerr = 0, delta_x, delta_y, distance;
 80013b8:	2300      	movs	r3, #0
 80013ba:	62bb      	str	r3, [r7, #40]	; 0x28
 80013bc:	2300      	movs	r3, #0
 80013be:	627b      	str	r3, [r7, #36]	; 0x24
	int incx, incy, uRow, uCol;
	delta_x = x2 - x1;
 80013c0:	887a      	ldrh	r2, [r7, #2]
 80013c2:	88fb      	ldrh	r3, [r7, #6]
 80013c4:	1ad3      	subs	r3, r2, r3
 80013c6:	623b      	str	r3, [r7, #32]
	delta_y = y2 - y1;
 80013c8:	883a      	ldrh	r2, [r7, #0]
 80013ca:	88bb      	ldrh	r3, [r7, #4]
 80013cc:	1ad3      	subs	r3, r2, r3
 80013ce:	61fb      	str	r3, [r7, #28]
	uRow = x1;
 80013d0:	88fb      	ldrh	r3, [r7, #6]
 80013d2:	60fb      	str	r3, [r7, #12]
	uCol = y1;
 80013d4:	88bb      	ldrh	r3, [r7, #4]
 80013d6:	60bb      	str	r3, [r7, #8]
	if (delta_x > 0)
 80013d8:	6a3b      	ldr	r3, [r7, #32]
 80013da:	2b00      	cmp	r3, #0
 80013dc:	dd02      	ble.n	80013e4 <lcd_draw_line+0x4a>
		incx = 1;
 80013de:	2301      	movs	r3, #1
 80013e0:	617b      	str	r3, [r7, #20]
 80013e2:	e00b      	b.n	80013fc <lcd_draw_line+0x62>
	else if (delta_x == 0)
 80013e4:	6a3b      	ldr	r3, [r7, #32]
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	d102      	bne.n	80013f0 <lcd_draw_line+0x56>
		incx = 0;
 80013ea:	2300      	movs	r3, #0
 80013ec:	617b      	str	r3, [r7, #20]
 80013ee:	e005      	b.n	80013fc <lcd_draw_line+0x62>
	else {
		incx = -1;
 80013f0:	f04f 33ff 	mov.w	r3, #4294967295
 80013f4:	617b      	str	r3, [r7, #20]
		delta_x = -delta_x;
 80013f6:	6a3b      	ldr	r3, [r7, #32]
 80013f8:	425b      	negs	r3, r3
 80013fa:	623b      	str	r3, [r7, #32]
	}
	if (delta_y > 0)
 80013fc:	69fb      	ldr	r3, [r7, #28]
 80013fe:	2b00      	cmp	r3, #0
 8001400:	dd02      	ble.n	8001408 <lcd_draw_line+0x6e>
		incy = 1;
 8001402:	2301      	movs	r3, #1
 8001404:	613b      	str	r3, [r7, #16]
 8001406:	e00b      	b.n	8001420 <lcd_draw_line+0x86>
	else if (delta_y == 0)
 8001408:	69fb      	ldr	r3, [r7, #28]
 800140a:	2b00      	cmp	r3, #0
 800140c:	d102      	bne.n	8001414 <lcd_draw_line+0x7a>
		incy = 0;
 800140e:	2300      	movs	r3, #0
 8001410:	613b      	str	r3, [r7, #16]
 8001412:	e005      	b.n	8001420 <lcd_draw_line+0x86>
	else {
		incy = -1;
 8001414:	f04f 33ff 	mov.w	r3, #4294967295
 8001418:	613b      	str	r3, [r7, #16]
		delta_y = -delta_y;
 800141a:	69fb      	ldr	r3, [r7, #28]
 800141c:	425b      	negs	r3, r3
 800141e:	61fb      	str	r3, [r7, #28]
	}
	if (delta_x > delta_y)
 8001420:	6a3a      	ldr	r2, [r7, #32]
 8001422:	69fb      	ldr	r3, [r7, #28]
 8001424:	429a      	cmp	r2, r3
 8001426:	dd02      	ble.n	800142e <lcd_draw_line+0x94>
		distance = delta_x;
 8001428:	6a3b      	ldr	r3, [r7, #32]
 800142a:	61bb      	str	r3, [r7, #24]
 800142c:	e001      	b.n	8001432 <lcd_draw_line+0x98>
	else
		distance = delta_y;
 800142e:	69fb      	ldr	r3, [r7, #28]
 8001430:	61bb      	str	r3, [r7, #24]
	for (t = 0; t < distance + 1; t++) {
 8001432:	2300      	movs	r3, #0
 8001434:	85fb      	strh	r3, [r7, #46]	; 0x2e
 8001436:	e02b      	b.n	8001490 <lcd_draw_line+0xf6>
		lcd_draw_point(uRow, uCol, color);
 8001438:	68fb      	ldr	r3, [r7, #12]
 800143a:	b29b      	uxth	r3, r3
 800143c:	68ba      	ldr	r2, [r7, #8]
 800143e:	b291      	uxth	r1, r2
 8001440:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 8001444:	4618      	mov	r0, r3
 8001446:	f7ff ff91 	bl	800136c <lcd_draw_point>
		xerr += delta_x;
 800144a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800144c:	6a3b      	ldr	r3, [r7, #32]
 800144e:	4413      	add	r3, r2
 8001450:	62bb      	str	r3, [r7, #40]	; 0x28
		yerr += delta_y;
 8001452:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001454:	69fb      	ldr	r3, [r7, #28]
 8001456:	4413      	add	r3, r2
 8001458:	627b      	str	r3, [r7, #36]	; 0x24
		if (xerr > distance) {
 800145a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800145c:	69bb      	ldr	r3, [r7, #24]
 800145e:	429a      	cmp	r2, r3
 8001460:	dd07      	ble.n	8001472 <lcd_draw_line+0xd8>
			xerr -= distance;
 8001462:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001464:	69bb      	ldr	r3, [r7, #24]
 8001466:	1ad3      	subs	r3, r2, r3
 8001468:	62bb      	str	r3, [r7, #40]	; 0x28
			uRow += incx;
 800146a:	68fa      	ldr	r2, [r7, #12]
 800146c:	697b      	ldr	r3, [r7, #20]
 800146e:	4413      	add	r3, r2
 8001470:	60fb      	str	r3, [r7, #12]
		}
		if (yerr > distance) {
 8001472:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001474:	69bb      	ldr	r3, [r7, #24]
 8001476:	429a      	cmp	r2, r3
 8001478:	dd07      	ble.n	800148a <lcd_draw_line+0xf0>
			yerr -= distance;
 800147a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800147c:	69bb      	ldr	r3, [r7, #24]
 800147e:	1ad3      	subs	r3, r2, r3
 8001480:	627b      	str	r3, [r7, #36]	; 0x24
			uCol += incy;
 8001482:	68ba      	ldr	r2, [r7, #8]
 8001484:	693b      	ldr	r3, [r7, #16]
 8001486:	4413      	add	r3, r2
 8001488:	60bb      	str	r3, [r7, #8]
	for (t = 0; t < distance + 1; t++) {
 800148a:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800148c:	3301      	adds	r3, #1
 800148e:	85fb      	strh	r3, [r7, #46]	; 0x2e
 8001490:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8001492:	69ba      	ldr	r2, [r7, #24]
 8001494:	429a      	cmp	r2, r3
 8001496:	dacf      	bge.n	8001438 <lcd_draw_line+0x9e>
		}
	}
}
 8001498:	bf00      	nop
 800149a:	bf00      	nop
 800149c:	3734      	adds	r7, #52	; 0x34
 800149e:	46bd      	mov	sp, r7
 80014a0:	bd90      	pop	{r4, r7, pc}

080014a2 <lcd_draw_rectangle>:

void lcd_draw_rectangle(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2,
		uint16_t color) {
 80014a2:	b590      	push	{r4, r7, lr}
 80014a4:	b085      	sub	sp, #20
 80014a6:	af02      	add	r7, sp, #8
 80014a8:	4604      	mov	r4, r0
 80014aa:	4608      	mov	r0, r1
 80014ac:	4611      	mov	r1, r2
 80014ae:	461a      	mov	r2, r3
 80014b0:	4623      	mov	r3, r4
 80014b2:	80fb      	strh	r3, [r7, #6]
 80014b4:	4603      	mov	r3, r0
 80014b6:	80bb      	strh	r3, [r7, #4]
 80014b8:	460b      	mov	r3, r1
 80014ba:	807b      	strh	r3, [r7, #2]
 80014bc:	4613      	mov	r3, r2
 80014be:	803b      	strh	r3, [r7, #0]
	lcd_draw_line(x1, y1, x2, y1, color);
 80014c0:	88bc      	ldrh	r4, [r7, #4]
 80014c2:	887a      	ldrh	r2, [r7, #2]
 80014c4:	88b9      	ldrh	r1, [r7, #4]
 80014c6:	88f8      	ldrh	r0, [r7, #6]
 80014c8:	8b3b      	ldrh	r3, [r7, #24]
 80014ca:	9300      	str	r3, [sp, #0]
 80014cc:	4623      	mov	r3, r4
 80014ce:	f7ff ff64 	bl	800139a <lcd_draw_line>
	lcd_draw_line(x1, y1, x1, y2, color);
 80014d2:	883c      	ldrh	r4, [r7, #0]
 80014d4:	88fa      	ldrh	r2, [r7, #6]
 80014d6:	88b9      	ldrh	r1, [r7, #4]
 80014d8:	88f8      	ldrh	r0, [r7, #6]
 80014da:	8b3b      	ldrh	r3, [r7, #24]
 80014dc:	9300      	str	r3, [sp, #0]
 80014de:	4623      	mov	r3, r4
 80014e0:	f7ff ff5b 	bl	800139a <lcd_draw_line>
	lcd_draw_line(x1, y2, x2, y2, color);
 80014e4:	883c      	ldrh	r4, [r7, #0]
 80014e6:	887a      	ldrh	r2, [r7, #2]
 80014e8:	8839      	ldrh	r1, [r7, #0]
 80014ea:	88f8      	ldrh	r0, [r7, #6]
 80014ec:	8b3b      	ldrh	r3, [r7, #24]
 80014ee:	9300      	str	r3, [sp, #0]
 80014f0:	4623      	mov	r3, r4
 80014f2:	f7ff ff52 	bl	800139a <lcd_draw_line>
	lcd_draw_line(x2, y1, x2, y2, color);
 80014f6:	883c      	ldrh	r4, [r7, #0]
 80014f8:	887a      	ldrh	r2, [r7, #2]
 80014fa:	88b9      	ldrh	r1, [r7, #4]
 80014fc:	8878      	ldrh	r0, [r7, #2]
 80014fe:	8b3b      	ldrh	r3, [r7, #24]
 8001500:	9300      	str	r3, [sp, #0]
 8001502:	4623      	mov	r3, r4
 8001504:	f7ff ff49 	bl	800139a <lcd_draw_line>
}
 8001508:	bf00      	nop
 800150a:	370c      	adds	r7, #12
 800150c:	46bd      	mov	sp, r7
 800150e:	bd90      	pop	{r4, r7, pc}

08001510 <lcd_show_char>:

void lcd_show_char(uint16_t x, uint16_t y, uint8_t character, uint16_t fc,
		uint16_t bc, uint8_t sizey, uint8_t mode) {
 8001510:	b590      	push	{r4, r7, lr}
 8001512:	b087      	sub	sp, #28
 8001514:	af00      	add	r7, sp, #0
 8001516:	4604      	mov	r4, r0
 8001518:	4608      	mov	r0, r1
 800151a:	4611      	mov	r1, r2
 800151c:	461a      	mov	r2, r3
 800151e:	4623      	mov	r3, r4
 8001520:	80fb      	strh	r3, [r7, #6]
 8001522:	4603      	mov	r3, r0
 8001524:	80bb      	strh	r3, [r7, #4]
 8001526:	460b      	mov	r3, r1
 8001528:	70fb      	strb	r3, [r7, #3]
 800152a:	4613      	mov	r3, r2
 800152c:	803b      	strh	r3, [r7, #0]
	uint8_t temp, sizex, t, m = 0;
 800152e:	2300      	movs	r3, #0
 8001530:	757b      	strb	r3, [r7, #21]
	uint16_t i, TypefaceNum;
	uint16_t x0 = x;
 8001532:	88fb      	ldrh	r3, [r7, #6]
 8001534:	823b      	strh	r3, [r7, #16]
	sizex = sizey / 2;
 8001536:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800153a:	085b      	lsrs	r3, r3, #1
 800153c:	73fb      	strb	r3, [r7, #15]
	TypefaceNum = (sizex / 8 + ((sizex % 8) ? 1 : 0)) * sizey;
 800153e:	7bfb      	ldrb	r3, [r7, #15]
 8001540:	08db      	lsrs	r3, r3, #3
 8001542:	b2db      	uxtb	r3, r3
 8001544:	461a      	mov	r2, r3
 8001546:	7bfb      	ldrb	r3, [r7, #15]
 8001548:	f003 0307 	and.w	r3, r3, #7
 800154c:	b2db      	uxtb	r3, r3
 800154e:	2b00      	cmp	r3, #0
 8001550:	bf14      	ite	ne
 8001552:	2301      	movne	r3, #1
 8001554:	2300      	moveq	r3, #0
 8001556:	b2db      	uxtb	r3, r3
 8001558:	4413      	add	r3, r2
 800155a:	b29a      	uxth	r2, r3
 800155c:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001560:	b29b      	uxth	r3, r3
 8001562:	fb12 f303 	smulbb	r3, r2, r3
 8001566:	81bb      	strh	r3, [r7, #12]
	character = character - ' ';
 8001568:	78fb      	ldrb	r3, [r7, #3]
 800156a:	3b20      	subs	r3, #32
 800156c:	70fb      	strb	r3, [r7, #3]
	lcd_set_address(x, y, x + sizex - 1, y + sizey - 1);
 800156e:	7bfb      	ldrb	r3, [r7, #15]
 8001570:	b29a      	uxth	r2, r3
 8001572:	88fb      	ldrh	r3, [r7, #6]
 8001574:	4413      	add	r3, r2
 8001576:	b29b      	uxth	r3, r3
 8001578:	3b01      	subs	r3, #1
 800157a:	b29c      	uxth	r4, r3
 800157c:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001580:	b29a      	uxth	r2, r3
 8001582:	88bb      	ldrh	r3, [r7, #4]
 8001584:	4413      	add	r3, r2
 8001586:	b29b      	uxth	r3, r3
 8001588:	3b01      	subs	r3, #1
 800158a:	b29b      	uxth	r3, r3
 800158c:	88b9      	ldrh	r1, [r7, #4]
 800158e:	88f8      	ldrh	r0, [r7, #6]
 8001590:	4622      	mov	r2, r4
 8001592:	f7ff fe37 	bl	8001204 <lcd_set_address>
	for (i = 0; i < TypefaceNum; i++) {
 8001596:	2300      	movs	r3, #0
 8001598:	827b      	strh	r3, [r7, #18]
 800159a:	e07a      	b.n	8001692 <lcd_show_char+0x182>
		if (sizey == 12)
 800159c:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80015a0:	2b0c      	cmp	r3, #12
 80015a2:	d028      	beq.n	80015f6 <lcd_show_char+0xe6>
			;
		else if (sizey == 16)
 80015a4:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80015a8:	2b10      	cmp	r3, #16
 80015aa:	d108      	bne.n	80015be <lcd_show_char+0xae>
			temp = ascii_1608[character][i];
 80015ac:	78fa      	ldrb	r2, [r7, #3]
 80015ae:	8a7b      	ldrh	r3, [r7, #18]
 80015b0:	493c      	ldr	r1, [pc, #240]	; (80016a4 <lcd_show_char+0x194>)
 80015b2:	0112      	lsls	r2, r2, #4
 80015b4:	440a      	add	r2, r1
 80015b6:	4413      	add	r3, r2
 80015b8:	781b      	ldrb	r3, [r3, #0]
 80015ba:	75fb      	strb	r3, [r7, #23]
 80015bc:	e01b      	b.n	80015f6 <lcd_show_char+0xe6>
		else if (sizey == 24)
 80015be:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80015c2:	2b18      	cmp	r3, #24
 80015c4:	d10b      	bne.n	80015de <lcd_show_char+0xce>
			temp = ascii_2412[character][i];
 80015c6:	78fa      	ldrb	r2, [r7, #3]
 80015c8:	8a79      	ldrh	r1, [r7, #18]
 80015ca:	4837      	ldr	r0, [pc, #220]	; (80016a8 <lcd_show_char+0x198>)
 80015cc:	4613      	mov	r3, r2
 80015ce:	005b      	lsls	r3, r3, #1
 80015d0:	4413      	add	r3, r2
 80015d2:	011b      	lsls	r3, r3, #4
 80015d4:	4403      	add	r3, r0
 80015d6:	440b      	add	r3, r1
 80015d8:	781b      	ldrb	r3, [r3, #0]
 80015da:	75fb      	strb	r3, [r7, #23]
 80015dc:	e00b      	b.n	80015f6 <lcd_show_char+0xe6>
		else if (sizey == 32)
 80015de:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80015e2:	2b20      	cmp	r3, #32
 80015e4:	d15a      	bne.n	800169c <lcd_show_char+0x18c>
			temp = ascii_3216[character][i];
 80015e6:	78fa      	ldrb	r2, [r7, #3]
 80015e8:	8a7b      	ldrh	r3, [r7, #18]
 80015ea:	4930      	ldr	r1, [pc, #192]	; (80016ac <lcd_show_char+0x19c>)
 80015ec:	0192      	lsls	r2, r2, #6
 80015ee:	440a      	add	r2, r1
 80015f0:	4413      	add	r3, r2
 80015f2:	781b      	ldrb	r3, [r3, #0]
 80015f4:	75fb      	strb	r3, [r7, #23]
		else
			return;
		for (t = 0; t < 8; t++) {
 80015f6:	2300      	movs	r3, #0
 80015f8:	75bb      	strb	r3, [r7, #22]
 80015fa:	e044      	b.n	8001686 <lcd_show_char+0x176>
			if (!mode) {
 80015fc:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8001600:	2b00      	cmp	r3, #0
 8001602:	d120      	bne.n	8001646 <lcd_show_char+0x136>
				if (temp & (0x01 << t))
 8001604:	7dfa      	ldrb	r2, [r7, #23]
 8001606:	7dbb      	ldrb	r3, [r7, #22]
 8001608:	fa42 f303 	asr.w	r3, r2, r3
 800160c:	f003 0301 	and.w	r3, r3, #1
 8001610:	2b00      	cmp	r3, #0
 8001612:	d004      	beq.n	800161e <lcd_show_char+0x10e>
					LCD_WR_DATA(fc);
 8001614:	883b      	ldrh	r3, [r7, #0]
 8001616:	4618      	mov	r0, r3
 8001618:	f7ff fdd2 	bl	80011c0 <LCD_WR_DATA>
 800161c:	e003      	b.n	8001626 <lcd_show_char+0x116>
				else
					LCD_WR_DATA(bc);
 800161e:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8001620:	4618      	mov	r0, r3
 8001622:	f7ff fdcd 	bl	80011c0 <LCD_WR_DATA>
				m++;
 8001626:	7d7b      	ldrb	r3, [r7, #21]
 8001628:	3301      	adds	r3, #1
 800162a:	757b      	strb	r3, [r7, #21]
				if (m % sizex == 0) {
 800162c:	7d7b      	ldrb	r3, [r7, #21]
 800162e:	7bfa      	ldrb	r2, [r7, #15]
 8001630:	fbb3 f1f2 	udiv	r1, r3, r2
 8001634:	fb02 f201 	mul.w	r2, r2, r1
 8001638:	1a9b      	subs	r3, r3, r2
 800163a:	b2db      	uxtb	r3, r3
 800163c:	2b00      	cmp	r3, #0
 800163e:	d11f      	bne.n	8001680 <lcd_show_char+0x170>
					m = 0;
 8001640:	2300      	movs	r3, #0
 8001642:	757b      	strb	r3, [r7, #21]
					break;
 8001644:	e022      	b.n	800168c <lcd_show_char+0x17c>
				}
			} else {
				if (temp & (0x01 << t))
 8001646:	7dfa      	ldrb	r2, [r7, #23]
 8001648:	7dbb      	ldrb	r3, [r7, #22]
 800164a:	fa42 f303 	asr.w	r3, r2, r3
 800164e:	f003 0301 	and.w	r3, r3, #1
 8001652:	2b00      	cmp	r3, #0
 8001654:	d005      	beq.n	8001662 <lcd_show_char+0x152>
					lcd_draw_point(x, y, fc);
 8001656:	883a      	ldrh	r2, [r7, #0]
 8001658:	88b9      	ldrh	r1, [r7, #4]
 800165a:	88fb      	ldrh	r3, [r7, #6]
 800165c:	4618      	mov	r0, r3
 800165e:	f7ff fe85 	bl	800136c <lcd_draw_point>
				x++;
 8001662:	88fb      	ldrh	r3, [r7, #6]
 8001664:	3301      	adds	r3, #1
 8001666:	80fb      	strh	r3, [r7, #6]
				if ((x - x0) == sizex) {
 8001668:	88fa      	ldrh	r2, [r7, #6]
 800166a:	8a3b      	ldrh	r3, [r7, #16]
 800166c:	1ad2      	subs	r2, r2, r3
 800166e:	7bfb      	ldrb	r3, [r7, #15]
 8001670:	429a      	cmp	r2, r3
 8001672:	d105      	bne.n	8001680 <lcd_show_char+0x170>
					x = x0;
 8001674:	8a3b      	ldrh	r3, [r7, #16]
 8001676:	80fb      	strh	r3, [r7, #6]
					y++;
 8001678:	88bb      	ldrh	r3, [r7, #4]
 800167a:	3301      	adds	r3, #1
 800167c:	80bb      	strh	r3, [r7, #4]
					break;
 800167e:	e005      	b.n	800168c <lcd_show_char+0x17c>
		for (t = 0; t < 8; t++) {
 8001680:	7dbb      	ldrb	r3, [r7, #22]
 8001682:	3301      	adds	r3, #1
 8001684:	75bb      	strb	r3, [r7, #22]
 8001686:	7dbb      	ldrb	r3, [r7, #22]
 8001688:	2b07      	cmp	r3, #7
 800168a:	d9b7      	bls.n	80015fc <lcd_show_char+0xec>
	for (i = 0; i < TypefaceNum; i++) {
 800168c:	8a7b      	ldrh	r3, [r7, #18]
 800168e:	3301      	adds	r3, #1
 8001690:	827b      	strh	r3, [r7, #18]
 8001692:	8a7a      	ldrh	r2, [r7, #18]
 8001694:	89bb      	ldrh	r3, [r7, #12]
 8001696:	429a      	cmp	r2, r3
 8001698:	d380      	bcc.n	800159c <lcd_show_char+0x8c>
 800169a:	e000      	b.n	800169e <lcd_show_char+0x18e>
			return;
 800169c:	bf00      	nop
				}
			}
		}
	}
}
 800169e:	371c      	adds	r7, #28
 80016a0:	46bd      	mov	sp, r7
 80016a2:	bd90      	pop	{r4, r7, pc}
 80016a4:	08006040 	.word	0x08006040
 80016a8:	08006630 	.word	0x08006630
 80016ac:	08007800 	.word	0x08007800

080016b0 <lcd_set_direction>:
			k++;
		}
	}
}

void lcd_set_direction(uint8_t dir) {
 80016b0:	b480      	push	{r7}
 80016b2:	b083      	sub	sp, #12
 80016b4:	af00      	add	r7, sp, #0
 80016b6:	4603      	mov	r3, r0
 80016b8:	71fb      	strb	r3, [r7, #7]
	if ((dir >> 4) % 4) {
 80016ba:	79fb      	ldrb	r3, [r7, #7]
 80016bc:	091b      	lsrs	r3, r3, #4
 80016be:	b2db      	uxtb	r3, r3
 80016c0:	f003 0303 	and.w	r3, r3, #3
 80016c4:	b2db      	uxtb	r3, r3
 80016c6:	2b00      	cmp	r3, #0
 80016c8:	d007      	beq.n	80016da <lcd_set_direction+0x2a>
		lcddev.width = 320;
 80016ca:	4b0a      	ldr	r3, [pc, #40]	; (80016f4 <lcd_set_direction+0x44>)
 80016cc:	f44f 72a0 	mov.w	r2, #320	; 0x140
 80016d0:	801a      	strh	r2, [r3, #0]
		lcddev.height = 240;
 80016d2:	4b08      	ldr	r3, [pc, #32]	; (80016f4 <lcd_set_direction+0x44>)
 80016d4:	22f0      	movs	r2, #240	; 0xf0
 80016d6:	805a      	strh	r2, [r3, #2]
	} else {
		lcddev.width = 240;
		lcddev.height = 320;
	}
}
 80016d8:	e006      	b.n	80016e8 <lcd_set_direction+0x38>
		lcddev.width = 240;
 80016da:	4b06      	ldr	r3, [pc, #24]	; (80016f4 <lcd_set_direction+0x44>)
 80016dc:	22f0      	movs	r2, #240	; 0xf0
 80016de:	801a      	strh	r2, [r3, #0]
		lcddev.height = 320;
 80016e0:	4b04      	ldr	r3, [pc, #16]	; (80016f4 <lcd_set_direction+0x44>)
 80016e2:	f44f 72a0 	mov.w	r2, #320	; 0x140
 80016e6:	805a      	strh	r2, [r3, #2]
}
 80016e8:	bf00      	nop
 80016ea:	370c      	adds	r7, #12
 80016ec:	46bd      	mov	sp, r7
 80016ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f2:	4770      	bx	lr
 80016f4:	20000158 	.word	0x20000158

080016f8 <lcd_init>:

void lcd_init(void) {
 80016f8:	b580      	push	{r7, lr}
 80016fa:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(FSMC_RES_GPIO_Port, FSMC_RES_Pin, GPIO_PIN_RESET);
 80016fc:	2200      	movs	r2, #0
 80016fe:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001702:	48aa      	ldr	r0, [pc, #680]	; (80019ac <lcd_init+0x2b4>)
 8001704:	f001 fac4 	bl	8002c90 <HAL_GPIO_WritePin>
	HAL_Delay(500);
 8001708:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800170c:	f000 ffee 	bl	80026ec <HAL_Delay>
	HAL_GPIO_WritePin(FSMC_RES_GPIO_Port, FSMC_RES_Pin, GPIO_PIN_SET);
 8001710:	2201      	movs	r2, #1
 8001712:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001716:	48a5      	ldr	r0, [pc, #660]	; (80019ac <lcd_init+0x2b4>)
 8001718:	f001 faba 	bl	8002c90 <HAL_GPIO_WritePin>
	HAL_Delay(500);
 800171c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001720:	f000 ffe4 	bl	80026ec <HAL_Delay>
	lcd_set_direction(DFT_SCAN_DIR);
 8001724:	2000      	movs	r0, #0
 8001726:	f7ff ffc3 	bl	80016b0 <lcd_set_direction>
	LCD_WR_REG(0XD3);
 800172a:	20d3      	movs	r0, #211	; 0xd3
 800172c:	f7ff fd38 	bl	80011a0 <LCD_WR_REG>
	lcddev.id = LCD_RD_DATA();
 8001730:	f7ff fd56 	bl	80011e0 <LCD_RD_DATA>
 8001734:	4603      	mov	r3, r0
 8001736:	461a      	mov	r2, r3
 8001738:	4b9d      	ldr	r3, [pc, #628]	; (80019b0 <lcd_init+0x2b8>)
 800173a:	809a      	strh	r2, [r3, #4]
	lcddev.id = LCD_RD_DATA();
 800173c:	f7ff fd50 	bl	80011e0 <LCD_RD_DATA>
 8001740:	4603      	mov	r3, r0
 8001742:	461a      	mov	r2, r3
 8001744:	4b9a      	ldr	r3, [pc, #616]	; (80019b0 <lcd_init+0x2b8>)
 8001746:	809a      	strh	r2, [r3, #4]
	lcddev.id = LCD_RD_DATA();
 8001748:	f7ff fd4a 	bl	80011e0 <LCD_RD_DATA>
 800174c:	4603      	mov	r3, r0
 800174e:	461a      	mov	r2, r3
 8001750:	4b97      	ldr	r3, [pc, #604]	; (80019b0 <lcd_init+0x2b8>)
 8001752:	809a      	strh	r2, [r3, #4]
	lcddev.id <<= 8;
 8001754:	4b96      	ldr	r3, [pc, #600]	; (80019b0 <lcd_init+0x2b8>)
 8001756:	889b      	ldrh	r3, [r3, #4]
 8001758:	021b      	lsls	r3, r3, #8
 800175a:	b29a      	uxth	r2, r3
 800175c:	4b94      	ldr	r3, [pc, #592]	; (80019b0 <lcd_init+0x2b8>)
 800175e:	809a      	strh	r2, [r3, #4]
	lcddev.id |= LCD_RD_DATA();
 8001760:	f7ff fd3e 	bl	80011e0 <LCD_RD_DATA>
 8001764:	4603      	mov	r3, r0
 8001766:	461a      	mov	r2, r3
 8001768:	4b91      	ldr	r3, [pc, #580]	; (80019b0 <lcd_init+0x2b8>)
 800176a:	889b      	ldrh	r3, [r3, #4]
 800176c:	4313      	orrs	r3, r2
 800176e:	b29a      	uxth	r2, r3
 8001770:	4b8f      	ldr	r3, [pc, #572]	; (80019b0 <lcd_init+0x2b8>)
 8001772:	809a      	strh	r2, [r3, #4]

	LCD_WR_REG(0xCF);
 8001774:	20cf      	movs	r0, #207	; 0xcf
 8001776:	f7ff fd13 	bl	80011a0 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 800177a:	2000      	movs	r0, #0
 800177c:	f7ff fd20 	bl	80011c0 <LCD_WR_DATA>
	LCD_WR_DATA(0xC1);
 8001780:	20c1      	movs	r0, #193	; 0xc1
 8001782:	f7ff fd1d 	bl	80011c0 <LCD_WR_DATA>
	LCD_WR_DATA(0X30);
 8001786:	2030      	movs	r0, #48	; 0x30
 8001788:	f7ff fd1a 	bl	80011c0 <LCD_WR_DATA>
	LCD_WR_REG(0xED);
 800178c:	20ed      	movs	r0, #237	; 0xed
 800178e:	f7ff fd07 	bl	80011a0 <LCD_WR_REG>
	LCD_WR_DATA(0x64);
 8001792:	2064      	movs	r0, #100	; 0x64
 8001794:	f7ff fd14 	bl	80011c0 <LCD_WR_DATA>
	LCD_WR_DATA(0x03);
 8001798:	2003      	movs	r0, #3
 800179a:	f7ff fd11 	bl	80011c0 <LCD_WR_DATA>
	LCD_WR_DATA(0X12);
 800179e:	2012      	movs	r0, #18
 80017a0:	f7ff fd0e 	bl	80011c0 <LCD_WR_DATA>
	LCD_WR_DATA(0X81);
 80017a4:	2081      	movs	r0, #129	; 0x81
 80017a6:	f7ff fd0b 	bl	80011c0 <LCD_WR_DATA>
	LCD_WR_REG(0xE8);
 80017aa:	20e8      	movs	r0, #232	; 0xe8
 80017ac:	f7ff fcf8 	bl	80011a0 <LCD_WR_REG>
	LCD_WR_DATA(0x85);
 80017b0:	2085      	movs	r0, #133	; 0x85
 80017b2:	f7ff fd05 	bl	80011c0 <LCD_WR_DATA>
	LCD_WR_DATA(0x10);
 80017b6:	2010      	movs	r0, #16
 80017b8:	f7ff fd02 	bl	80011c0 <LCD_WR_DATA>
	LCD_WR_DATA(0x7A);
 80017bc:	207a      	movs	r0, #122	; 0x7a
 80017be:	f7ff fcff 	bl	80011c0 <LCD_WR_DATA>
	LCD_WR_REG(0xCB);
 80017c2:	20cb      	movs	r0, #203	; 0xcb
 80017c4:	f7ff fcec 	bl	80011a0 <LCD_WR_REG>
	LCD_WR_DATA(0x39);
 80017c8:	2039      	movs	r0, #57	; 0x39
 80017ca:	f7ff fcf9 	bl	80011c0 <LCD_WR_DATA>
	LCD_WR_DATA(0x2C);
 80017ce:	202c      	movs	r0, #44	; 0x2c
 80017d0:	f7ff fcf6 	bl	80011c0 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 80017d4:	2000      	movs	r0, #0
 80017d6:	f7ff fcf3 	bl	80011c0 <LCD_WR_DATA>
	LCD_WR_DATA(0x34);
 80017da:	2034      	movs	r0, #52	; 0x34
 80017dc:	f7ff fcf0 	bl	80011c0 <LCD_WR_DATA>
	LCD_WR_DATA(0x02);
 80017e0:	2002      	movs	r0, #2
 80017e2:	f7ff fced 	bl	80011c0 <LCD_WR_DATA>
	LCD_WR_REG(0xF7);
 80017e6:	20f7      	movs	r0, #247	; 0xf7
 80017e8:	f7ff fcda 	bl	80011a0 <LCD_WR_REG>
	LCD_WR_DATA(0x20);
 80017ec:	2020      	movs	r0, #32
 80017ee:	f7ff fce7 	bl	80011c0 <LCD_WR_DATA>
	LCD_WR_REG(0xEA);
 80017f2:	20ea      	movs	r0, #234	; 0xea
 80017f4:	f7ff fcd4 	bl	80011a0 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 80017f8:	2000      	movs	r0, #0
 80017fa:	f7ff fce1 	bl	80011c0 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 80017fe:	2000      	movs	r0, #0
 8001800:	f7ff fcde 	bl	80011c0 <LCD_WR_DATA>
	LCD_WR_REG(0xC0);    //Power control
 8001804:	20c0      	movs	r0, #192	; 0xc0
 8001806:	f7ff fccb 	bl	80011a0 <LCD_WR_REG>
	LCD_WR_DATA(0x1B);   //VRH[5:0]
 800180a:	201b      	movs	r0, #27
 800180c:	f7ff fcd8 	bl	80011c0 <LCD_WR_DATA>
	LCD_WR_REG(0xC1);    //Power control
 8001810:	20c1      	movs	r0, #193	; 0xc1
 8001812:	f7ff fcc5 	bl	80011a0 <LCD_WR_REG>
	LCD_WR_DATA(0x01);   //SAP[2:0];BT[3:0]
 8001816:	2001      	movs	r0, #1
 8001818:	f7ff fcd2 	bl	80011c0 <LCD_WR_DATA>
	LCD_WR_REG(0xC5);    //VCM control
 800181c:	20c5      	movs	r0, #197	; 0xc5
 800181e:	f7ff fcbf 	bl	80011a0 <LCD_WR_REG>
	LCD_WR_DATA(0x30); 	 //3F
 8001822:	2030      	movs	r0, #48	; 0x30
 8001824:	f7ff fccc 	bl	80011c0 <LCD_WR_DATA>
	LCD_WR_DATA(0x30); 	 //3C
 8001828:	2030      	movs	r0, #48	; 0x30
 800182a:	f7ff fcc9 	bl	80011c0 <LCD_WR_DATA>
	LCD_WR_REG(0xC7);    //VCM control2
 800182e:	20c7      	movs	r0, #199	; 0xc7
 8001830:	f7ff fcb6 	bl	80011a0 <LCD_WR_REG>
	LCD_WR_DATA(0XB7);
 8001834:	20b7      	movs	r0, #183	; 0xb7
 8001836:	f7ff fcc3 	bl	80011c0 <LCD_WR_DATA>
	LCD_WR_REG(0x36);    // Memory Access Control
 800183a:	2036      	movs	r0, #54	; 0x36
 800183c:	f7ff fcb0 	bl	80011a0 <LCD_WR_REG>

	LCD_WR_DATA(0x08 | DFT_SCAN_DIR);
 8001840:	2008      	movs	r0, #8
 8001842:	f7ff fcbd 	bl	80011c0 <LCD_WR_DATA>
	LCD_WR_REG(0x3A);
 8001846:	203a      	movs	r0, #58	; 0x3a
 8001848:	f7ff fcaa 	bl	80011a0 <LCD_WR_REG>
	LCD_WR_DATA(0x55);
 800184c:	2055      	movs	r0, #85	; 0x55
 800184e:	f7ff fcb7 	bl	80011c0 <LCD_WR_DATA>
	LCD_WR_REG(0xB1);
 8001852:	20b1      	movs	r0, #177	; 0xb1
 8001854:	f7ff fca4 	bl	80011a0 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8001858:	2000      	movs	r0, #0
 800185a:	f7ff fcb1 	bl	80011c0 <LCD_WR_DATA>
	LCD_WR_DATA(0x1A);
 800185e:	201a      	movs	r0, #26
 8001860:	f7ff fcae 	bl	80011c0 <LCD_WR_DATA>
	LCD_WR_REG(0xB6);    // Display Function Control
 8001864:	20b6      	movs	r0, #182	; 0xb6
 8001866:	f7ff fc9b 	bl	80011a0 <LCD_WR_REG>
	LCD_WR_DATA(0x0A);
 800186a:	200a      	movs	r0, #10
 800186c:	f7ff fca8 	bl	80011c0 <LCD_WR_DATA>
	LCD_WR_DATA(0xA2);
 8001870:	20a2      	movs	r0, #162	; 0xa2
 8001872:	f7ff fca5 	bl	80011c0 <LCD_WR_DATA>
	LCD_WR_REG(0xF2);    // 3Gamma Function Disable
 8001876:	20f2      	movs	r0, #242	; 0xf2
 8001878:	f7ff fc92 	bl	80011a0 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 800187c:	2000      	movs	r0, #0
 800187e:	f7ff fc9f 	bl	80011c0 <LCD_WR_DATA>
	LCD_WR_REG(0x26);    //Gamma curve selected
 8001882:	2026      	movs	r0, #38	; 0x26
 8001884:	f7ff fc8c 	bl	80011a0 <LCD_WR_REG>
	LCD_WR_DATA(0x01);
 8001888:	2001      	movs	r0, #1
 800188a:	f7ff fc99 	bl	80011c0 <LCD_WR_DATA>
	LCD_WR_REG(0xE0);    //Set Gamma
 800188e:	20e0      	movs	r0, #224	; 0xe0
 8001890:	f7ff fc86 	bl	80011a0 <LCD_WR_REG>
	LCD_WR_DATA(0x0F);
 8001894:	200f      	movs	r0, #15
 8001896:	f7ff fc93 	bl	80011c0 <LCD_WR_DATA>
	LCD_WR_DATA(0x2A);
 800189a:	202a      	movs	r0, #42	; 0x2a
 800189c:	f7ff fc90 	bl	80011c0 <LCD_WR_DATA>
	LCD_WR_DATA(0x28);
 80018a0:	2028      	movs	r0, #40	; 0x28
 80018a2:	f7ff fc8d 	bl	80011c0 <LCD_WR_DATA>
	LCD_WR_DATA(0x08);
 80018a6:	2008      	movs	r0, #8
 80018a8:	f7ff fc8a 	bl	80011c0 <LCD_WR_DATA>
	LCD_WR_DATA(0x0E);
 80018ac:	200e      	movs	r0, #14
 80018ae:	f7ff fc87 	bl	80011c0 <LCD_WR_DATA>
	LCD_WR_DATA(0x08);
 80018b2:	2008      	movs	r0, #8
 80018b4:	f7ff fc84 	bl	80011c0 <LCD_WR_DATA>
	LCD_WR_DATA(0x54);
 80018b8:	2054      	movs	r0, #84	; 0x54
 80018ba:	f7ff fc81 	bl	80011c0 <LCD_WR_DATA>
	LCD_WR_DATA(0XA9);
 80018be:	20a9      	movs	r0, #169	; 0xa9
 80018c0:	f7ff fc7e 	bl	80011c0 <LCD_WR_DATA>
	LCD_WR_DATA(0x43);
 80018c4:	2043      	movs	r0, #67	; 0x43
 80018c6:	f7ff fc7b 	bl	80011c0 <LCD_WR_DATA>
	LCD_WR_DATA(0x0A);
 80018ca:	200a      	movs	r0, #10
 80018cc:	f7ff fc78 	bl	80011c0 <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 80018d0:	200f      	movs	r0, #15
 80018d2:	f7ff fc75 	bl	80011c0 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 80018d6:	2000      	movs	r0, #0
 80018d8:	f7ff fc72 	bl	80011c0 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 80018dc:	2000      	movs	r0, #0
 80018de:	f7ff fc6f 	bl	80011c0 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 80018e2:	2000      	movs	r0, #0
 80018e4:	f7ff fc6c 	bl	80011c0 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 80018e8:	2000      	movs	r0, #0
 80018ea:	f7ff fc69 	bl	80011c0 <LCD_WR_DATA>
	LCD_WR_REG(0XE1);    //Set Gamma
 80018ee:	20e1      	movs	r0, #225	; 0xe1
 80018f0:	f7ff fc56 	bl	80011a0 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 80018f4:	2000      	movs	r0, #0
 80018f6:	f7ff fc63 	bl	80011c0 <LCD_WR_DATA>
	LCD_WR_DATA(0x15);
 80018fa:	2015      	movs	r0, #21
 80018fc:	f7ff fc60 	bl	80011c0 <LCD_WR_DATA>
	LCD_WR_DATA(0x17);
 8001900:	2017      	movs	r0, #23
 8001902:	f7ff fc5d 	bl	80011c0 <LCD_WR_DATA>
	LCD_WR_DATA(0x07);
 8001906:	2007      	movs	r0, #7
 8001908:	f7ff fc5a 	bl	80011c0 <LCD_WR_DATA>
	LCD_WR_DATA(0x11);
 800190c:	2011      	movs	r0, #17
 800190e:	f7ff fc57 	bl	80011c0 <LCD_WR_DATA>
	LCD_WR_DATA(0x06);
 8001912:	2006      	movs	r0, #6
 8001914:	f7ff fc54 	bl	80011c0 <LCD_WR_DATA>
	LCD_WR_DATA(0x2B);
 8001918:	202b      	movs	r0, #43	; 0x2b
 800191a:	f7ff fc51 	bl	80011c0 <LCD_WR_DATA>
	LCD_WR_DATA(0x56);
 800191e:	2056      	movs	r0, #86	; 0x56
 8001920:	f7ff fc4e 	bl	80011c0 <LCD_WR_DATA>
	LCD_WR_DATA(0x3C);
 8001924:	203c      	movs	r0, #60	; 0x3c
 8001926:	f7ff fc4b 	bl	80011c0 <LCD_WR_DATA>
	LCD_WR_DATA(0x05);
 800192a:	2005      	movs	r0, #5
 800192c:	f7ff fc48 	bl	80011c0 <LCD_WR_DATA>
	LCD_WR_DATA(0x10);
 8001930:	2010      	movs	r0, #16
 8001932:	f7ff fc45 	bl	80011c0 <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 8001936:	200f      	movs	r0, #15
 8001938:	f7ff fc42 	bl	80011c0 <LCD_WR_DATA>
	LCD_WR_DATA(0x3F);
 800193c:	203f      	movs	r0, #63	; 0x3f
 800193e:	f7ff fc3f 	bl	80011c0 <LCD_WR_DATA>
	LCD_WR_DATA(0x3F);
 8001942:	203f      	movs	r0, #63	; 0x3f
 8001944:	f7ff fc3c 	bl	80011c0 <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 8001948:	200f      	movs	r0, #15
 800194a:	f7ff fc39 	bl	80011c0 <LCD_WR_DATA>
	LCD_WR_REG(0x2B);
 800194e:	202b      	movs	r0, #43	; 0x2b
 8001950:	f7ff fc26 	bl	80011a0 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8001954:	2000      	movs	r0, #0
 8001956:	f7ff fc33 	bl	80011c0 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 800195a:	2000      	movs	r0, #0
 800195c:	f7ff fc30 	bl	80011c0 <LCD_WR_DATA>
	LCD_WR_DATA(0x01);
 8001960:	2001      	movs	r0, #1
 8001962:	f7ff fc2d 	bl	80011c0 <LCD_WR_DATA>
	LCD_WR_DATA(0x3f);
 8001966:	203f      	movs	r0, #63	; 0x3f
 8001968:	f7ff fc2a 	bl	80011c0 <LCD_WR_DATA>
	LCD_WR_REG(0x2A);
 800196c:	202a      	movs	r0, #42	; 0x2a
 800196e:	f7ff fc17 	bl	80011a0 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8001972:	2000      	movs	r0, #0
 8001974:	f7ff fc24 	bl	80011c0 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001978:	2000      	movs	r0, #0
 800197a:	f7ff fc21 	bl	80011c0 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 800197e:	2000      	movs	r0, #0
 8001980:	f7ff fc1e 	bl	80011c0 <LCD_WR_DATA>
	LCD_WR_DATA(0xef);
 8001984:	20ef      	movs	r0, #239	; 0xef
 8001986:	f7ff fc1b 	bl	80011c0 <LCD_WR_DATA>
	LCD_WR_REG(0x11); // Exit Sleep
 800198a:	2011      	movs	r0, #17
 800198c:	f7ff fc08 	bl	80011a0 <LCD_WR_REG>
	HAL_Delay(120);
 8001990:	2078      	movs	r0, #120	; 0x78
 8001992:	f000 feab 	bl	80026ec <HAL_Delay>
	LCD_WR_REG(0x29); // Display on
 8001996:	2029      	movs	r0, #41	; 0x29
 8001998:	f7ff fc02 	bl	80011a0 <LCD_WR_REG>
	HAL_GPIO_WritePin(FSMC_BLK_GPIO_Port, FSMC_BLK_Pin, 1);
 800199c:	2201      	movs	r2, #1
 800199e:	f44f 7180 	mov.w	r1, #256	; 0x100
 80019a2:	4804      	ldr	r0, [pc, #16]	; (80019b4 <lcd_init+0x2bc>)
 80019a4:	f001 f974 	bl	8002c90 <HAL_GPIO_WritePin>
}
 80019a8:	bf00      	nop
 80019aa:	bd80      	pop	{r7, pc}
 80019ac:	40020800 	.word	0x40020800
 80019b0:	20000158 	.word	0x20000158
 80019b4:	40020000 	.word	0x40020000

080019b8 <_draw_circle_8>:

static void _draw_circle_8(int xc, int yc, int x, int y, uint16_t c) {
 80019b8:	b580      	push	{r7, lr}
 80019ba:	b084      	sub	sp, #16
 80019bc:	af00      	add	r7, sp, #0
 80019be:	60f8      	str	r0, [r7, #12]
 80019c0:	60b9      	str	r1, [r7, #8]
 80019c2:	607a      	str	r2, [r7, #4]
 80019c4:	603b      	str	r3, [r7, #0]
	lcd_draw_point(xc + x, yc + y, c);
 80019c6:	68fb      	ldr	r3, [r7, #12]
 80019c8:	b29a      	uxth	r2, r3
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	b29b      	uxth	r3, r3
 80019ce:	4413      	add	r3, r2
 80019d0:	b298      	uxth	r0, r3
 80019d2:	68bb      	ldr	r3, [r7, #8]
 80019d4:	b29a      	uxth	r2, r3
 80019d6:	683b      	ldr	r3, [r7, #0]
 80019d8:	b29b      	uxth	r3, r3
 80019da:	4413      	add	r3, r2
 80019dc:	b29b      	uxth	r3, r3
 80019de:	8b3a      	ldrh	r2, [r7, #24]
 80019e0:	4619      	mov	r1, r3
 80019e2:	f7ff fcc3 	bl	800136c <lcd_draw_point>

	lcd_draw_point(xc - x, yc + y, c);
 80019e6:	68fb      	ldr	r3, [r7, #12]
 80019e8:	b29a      	uxth	r2, r3
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	b29b      	uxth	r3, r3
 80019ee:	1ad3      	subs	r3, r2, r3
 80019f0:	b298      	uxth	r0, r3
 80019f2:	68bb      	ldr	r3, [r7, #8]
 80019f4:	b29a      	uxth	r2, r3
 80019f6:	683b      	ldr	r3, [r7, #0]
 80019f8:	b29b      	uxth	r3, r3
 80019fa:	4413      	add	r3, r2
 80019fc:	b29b      	uxth	r3, r3
 80019fe:	8b3a      	ldrh	r2, [r7, #24]
 8001a00:	4619      	mov	r1, r3
 8001a02:	f7ff fcb3 	bl	800136c <lcd_draw_point>

	lcd_draw_point(xc + x, yc - y, c);
 8001a06:	68fb      	ldr	r3, [r7, #12]
 8001a08:	b29a      	uxth	r2, r3
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	b29b      	uxth	r3, r3
 8001a0e:	4413      	add	r3, r2
 8001a10:	b298      	uxth	r0, r3
 8001a12:	68bb      	ldr	r3, [r7, #8]
 8001a14:	b29a      	uxth	r2, r3
 8001a16:	683b      	ldr	r3, [r7, #0]
 8001a18:	b29b      	uxth	r3, r3
 8001a1a:	1ad3      	subs	r3, r2, r3
 8001a1c:	b29b      	uxth	r3, r3
 8001a1e:	8b3a      	ldrh	r2, [r7, #24]
 8001a20:	4619      	mov	r1, r3
 8001a22:	f7ff fca3 	bl	800136c <lcd_draw_point>

	lcd_draw_point(xc - x, yc - y, c);
 8001a26:	68fb      	ldr	r3, [r7, #12]
 8001a28:	b29a      	uxth	r2, r3
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	b29b      	uxth	r3, r3
 8001a2e:	1ad3      	subs	r3, r2, r3
 8001a30:	b298      	uxth	r0, r3
 8001a32:	68bb      	ldr	r3, [r7, #8]
 8001a34:	b29a      	uxth	r2, r3
 8001a36:	683b      	ldr	r3, [r7, #0]
 8001a38:	b29b      	uxth	r3, r3
 8001a3a:	1ad3      	subs	r3, r2, r3
 8001a3c:	b29b      	uxth	r3, r3
 8001a3e:	8b3a      	ldrh	r2, [r7, #24]
 8001a40:	4619      	mov	r1, r3
 8001a42:	f7ff fc93 	bl	800136c <lcd_draw_point>

	lcd_draw_point(xc + y, yc + x, c);
 8001a46:	68fb      	ldr	r3, [r7, #12]
 8001a48:	b29a      	uxth	r2, r3
 8001a4a:	683b      	ldr	r3, [r7, #0]
 8001a4c:	b29b      	uxth	r3, r3
 8001a4e:	4413      	add	r3, r2
 8001a50:	b298      	uxth	r0, r3
 8001a52:	68bb      	ldr	r3, [r7, #8]
 8001a54:	b29a      	uxth	r2, r3
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	b29b      	uxth	r3, r3
 8001a5a:	4413      	add	r3, r2
 8001a5c:	b29b      	uxth	r3, r3
 8001a5e:	8b3a      	ldrh	r2, [r7, #24]
 8001a60:	4619      	mov	r1, r3
 8001a62:	f7ff fc83 	bl	800136c <lcd_draw_point>

	lcd_draw_point(xc - y, yc + x, c);
 8001a66:	68fb      	ldr	r3, [r7, #12]
 8001a68:	b29a      	uxth	r2, r3
 8001a6a:	683b      	ldr	r3, [r7, #0]
 8001a6c:	b29b      	uxth	r3, r3
 8001a6e:	1ad3      	subs	r3, r2, r3
 8001a70:	b298      	uxth	r0, r3
 8001a72:	68bb      	ldr	r3, [r7, #8]
 8001a74:	b29a      	uxth	r2, r3
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	b29b      	uxth	r3, r3
 8001a7a:	4413      	add	r3, r2
 8001a7c:	b29b      	uxth	r3, r3
 8001a7e:	8b3a      	ldrh	r2, [r7, #24]
 8001a80:	4619      	mov	r1, r3
 8001a82:	f7ff fc73 	bl	800136c <lcd_draw_point>

	lcd_draw_point(xc + y, yc - x, c);
 8001a86:	68fb      	ldr	r3, [r7, #12]
 8001a88:	b29a      	uxth	r2, r3
 8001a8a:	683b      	ldr	r3, [r7, #0]
 8001a8c:	b29b      	uxth	r3, r3
 8001a8e:	4413      	add	r3, r2
 8001a90:	b298      	uxth	r0, r3
 8001a92:	68bb      	ldr	r3, [r7, #8]
 8001a94:	b29a      	uxth	r2, r3
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	b29b      	uxth	r3, r3
 8001a9a:	1ad3      	subs	r3, r2, r3
 8001a9c:	b29b      	uxth	r3, r3
 8001a9e:	8b3a      	ldrh	r2, [r7, #24]
 8001aa0:	4619      	mov	r1, r3
 8001aa2:	f7ff fc63 	bl	800136c <lcd_draw_point>

	lcd_draw_point(xc - y, yc - x, c);
 8001aa6:	68fb      	ldr	r3, [r7, #12]
 8001aa8:	b29a      	uxth	r2, r3
 8001aaa:	683b      	ldr	r3, [r7, #0]
 8001aac:	b29b      	uxth	r3, r3
 8001aae:	1ad3      	subs	r3, r2, r3
 8001ab0:	b298      	uxth	r0, r3
 8001ab2:	68bb      	ldr	r3, [r7, #8]
 8001ab4:	b29a      	uxth	r2, r3
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	b29b      	uxth	r3, r3
 8001aba:	1ad3      	subs	r3, r2, r3
 8001abc:	b29b      	uxth	r3, r3
 8001abe:	8b3a      	ldrh	r2, [r7, #24]
 8001ac0:	4619      	mov	r1, r3
 8001ac2:	f7ff fc53 	bl	800136c <lcd_draw_point>
}
 8001ac6:	bf00      	nop
 8001ac8:	3710      	adds	r7, #16
 8001aca:	46bd      	mov	sp, r7
 8001acc:	bd80      	pop	{r7, pc}

08001ace <lcd_draw_circle>:

void lcd_draw_circle(int xc, int yc, uint16_t c, int r, int fill)
{
 8001ace:	b580      	push	{r7, lr}
 8001ad0:	b08a      	sub	sp, #40	; 0x28
 8001ad2:	af02      	add	r7, sp, #8
 8001ad4:	60f8      	str	r0, [r7, #12]
 8001ad6:	60b9      	str	r1, [r7, #8]
 8001ad8:	603b      	str	r3, [r7, #0]
 8001ada:	4613      	mov	r3, r2
 8001adc:	80fb      	strh	r3, [r7, #6]
	int x = 0, y = r, yi, d;
 8001ade:	2300      	movs	r3, #0
 8001ae0:	61fb      	str	r3, [r7, #28]
 8001ae2:	683b      	ldr	r3, [r7, #0]
 8001ae4:	61bb      	str	r3, [r7, #24]

	d = 3 - 2 * r;
 8001ae6:	683b      	ldr	r3, [r7, #0]
 8001ae8:	005b      	lsls	r3, r3, #1
 8001aea:	f1c3 0303 	rsb	r3, r3, #3
 8001aee:	613b      	str	r3, [r7, #16]

	if (fill) {
 8001af0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d04f      	beq.n	8001b96 <lcd_draw_circle+0xc8>
		while (x <= y) {
 8001af6:	e029      	b.n	8001b4c <lcd_draw_circle+0x7e>
			for (yi = x; yi <= y; yi++)
 8001af8:	69fb      	ldr	r3, [r7, #28]
 8001afa:	617b      	str	r3, [r7, #20]
 8001afc:	e00a      	b.n	8001b14 <lcd_draw_circle+0x46>
				_draw_circle_8(xc, yc, x, yi, c);
 8001afe:	88fb      	ldrh	r3, [r7, #6]
 8001b00:	9300      	str	r3, [sp, #0]
 8001b02:	697b      	ldr	r3, [r7, #20]
 8001b04:	69fa      	ldr	r2, [r7, #28]
 8001b06:	68b9      	ldr	r1, [r7, #8]
 8001b08:	68f8      	ldr	r0, [r7, #12]
 8001b0a:	f7ff ff55 	bl	80019b8 <_draw_circle_8>
			for (yi = x; yi <= y; yi++)
 8001b0e:	697b      	ldr	r3, [r7, #20]
 8001b10:	3301      	adds	r3, #1
 8001b12:	617b      	str	r3, [r7, #20]
 8001b14:	697a      	ldr	r2, [r7, #20]
 8001b16:	69bb      	ldr	r3, [r7, #24]
 8001b18:	429a      	cmp	r2, r3
 8001b1a:	ddf0      	ble.n	8001afe <lcd_draw_circle+0x30>

			if (d < 0) {
 8001b1c:	693b      	ldr	r3, [r7, #16]
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	da06      	bge.n	8001b30 <lcd_draw_circle+0x62>
				d = d + 4 * x + 6;
 8001b22:	69fb      	ldr	r3, [r7, #28]
 8001b24:	009a      	lsls	r2, r3, #2
 8001b26:	693b      	ldr	r3, [r7, #16]
 8001b28:	4413      	add	r3, r2
 8001b2a:	3306      	adds	r3, #6
 8001b2c:	613b      	str	r3, [r7, #16]
 8001b2e:	e00a      	b.n	8001b46 <lcd_draw_circle+0x78>
			} else {
				d = d + 4 * (x - y) + 10;
 8001b30:	69fa      	ldr	r2, [r7, #28]
 8001b32:	69bb      	ldr	r3, [r7, #24]
 8001b34:	1ad3      	subs	r3, r2, r3
 8001b36:	009a      	lsls	r2, r3, #2
 8001b38:	693b      	ldr	r3, [r7, #16]
 8001b3a:	4413      	add	r3, r2
 8001b3c:	330a      	adds	r3, #10
 8001b3e:	613b      	str	r3, [r7, #16]
				y--;
 8001b40:	69bb      	ldr	r3, [r7, #24]
 8001b42:	3b01      	subs	r3, #1
 8001b44:	61bb      	str	r3, [r7, #24]
			}
			x++;
 8001b46:	69fb      	ldr	r3, [r7, #28]
 8001b48:	3301      	adds	r3, #1
 8001b4a:	61fb      	str	r3, [r7, #28]
		while (x <= y) {
 8001b4c:	69fa      	ldr	r2, [r7, #28]
 8001b4e:	69bb      	ldr	r3, [r7, #24]
 8001b50:	429a      	cmp	r2, r3
 8001b52:	ddd1      	ble.n	8001af8 <lcd_draw_circle+0x2a>
				y--;
			}
			x++;
		}
	}
}
 8001b54:	e023      	b.n	8001b9e <lcd_draw_circle+0xd0>
			_draw_circle_8(xc, yc, x, y, c);
 8001b56:	88fb      	ldrh	r3, [r7, #6]
 8001b58:	9300      	str	r3, [sp, #0]
 8001b5a:	69bb      	ldr	r3, [r7, #24]
 8001b5c:	69fa      	ldr	r2, [r7, #28]
 8001b5e:	68b9      	ldr	r1, [r7, #8]
 8001b60:	68f8      	ldr	r0, [r7, #12]
 8001b62:	f7ff ff29 	bl	80019b8 <_draw_circle_8>
			if (d < 0) {
 8001b66:	693b      	ldr	r3, [r7, #16]
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	da06      	bge.n	8001b7a <lcd_draw_circle+0xac>
				d = d + 4 * x + 6;
 8001b6c:	69fb      	ldr	r3, [r7, #28]
 8001b6e:	009a      	lsls	r2, r3, #2
 8001b70:	693b      	ldr	r3, [r7, #16]
 8001b72:	4413      	add	r3, r2
 8001b74:	3306      	adds	r3, #6
 8001b76:	613b      	str	r3, [r7, #16]
 8001b78:	e00a      	b.n	8001b90 <lcd_draw_circle+0xc2>
				d = d + 4 * (x - y) + 10;
 8001b7a:	69fa      	ldr	r2, [r7, #28]
 8001b7c:	69bb      	ldr	r3, [r7, #24]
 8001b7e:	1ad3      	subs	r3, r2, r3
 8001b80:	009a      	lsls	r2, r3, #2
 8001b82:	693b      	ldr	r3, [r7, #16]
 8001b84:	4413      	add	r3, r2
 8001b86:	330a      	adds	r3, #10
 8001b88:	613b      	str	r3, [r7, #16]
				y--;
 8001b8a:	69bb      	ldr	r3, [r7, #24]
 8001b8c:	3b01      	subs	r3, #1
 8001b8e:	61bb      	str	r3, [r7, #24]
			x++;
 8001b90:	69fb      	ldr	r3, [r7, #28]
 8001b92:	3301      	adds	r3, #1
 8001b94:	61fb      	str	r3, [r7, #28]
		while (x <= y) {
 8001b96:	69fa      	ldr	r2, [r7, #28]
 8001b98:	69bb      	ldr	r3, [r7, #24]
 8001b9a:	429a      	cmp	r2, r3
 8001b9c:	dddb      	ble.n	8001b56 <lcd_draw_circle+0x88>
}
 8001b9e:	bf00      	nop
 8001ba0:	3720      	adds	r7, #32
 8001ba2:	46bd      	mov	sp, r7
 8001ba4:	bd80      	pop	{r7, pc}
	...

08001ba8 <lcd_show_string>:

void lcd_show_string(uint16_t x, uint16_t y, char *str, uint16_t fc, uint16_t bc,
		uint8_t sizey, uint8_t mode) {
 8001ba8:	b590      	push	{r4, r7, lr}
 8001baa:	b08b      	sub	sp, #44	; 0x2c
 8001bac:	af04      	add	r7, sp, #16
 8001bae:	60ba      	str	r2, [r7, #8]
 8001bb0:	461a      	mov	r2, r3
 8001bb2:	4603      	mov	r3, r0
 8001bb4:	81fb      	strh	r3, [r7, #14]
 8001bb6:	460b      	mov	r3, r1
 8001bb8:	81bb      	strh	r3, [r7, #12]
 8001bba:	4613      	mov	r3, r2
 8001bbc:	80fb      	strh	r3, [r7, #6]
	uint16_t x0 = x;
 8001bbe:	89fb      	ldrh	r3, [r7, #14]
 8001bc0:	82bb      	strh	r3, [r7, #20]
	uint8_t bHz = 0;
 8001bc2:	2300      	movs	r3, #0
 8001bc4:	75fb      	strb	r3, [r7, #23]
	while (*str != 0) {
 8001bc6:	e048      	b.n	8001c5a <lcd_show_string+0xb2>
		if (!bHz) {
 8001bc8:	7dfb      	ldrb	r3, [r7, #23]
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	d145      	bne.n	8001c5a <lcd_show_string+0xb2>
			if (x > (lcddev.width - sizey / 2) || y > (lcddev.height - sizey))
 8001bce:	89fa      	ldrh	r2, [r7, #14]
 8001bd0:	4b26      	ldr	r3, [pc, #152]	; (8001c6c <lcd_show_string+0xc4>)
 8001bd2:	881b      	ldrh	r3, [r3, #0]
 8001bd4:	4619      	mov	r1, r3
 8001bd6:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001bda:	085b      	lsrs	r3, r3, #1
 8001bdc:	b2db      	uxtb	r3, r3
 8001bde:	1acb      	subs	r3, r1, r3
 8001be0:	429a      	cmp	r2, r3
 8001be2:	dc3f      	bgt.n	8001c64 <lcd_show_string+0xbc>
 8001be4:	89ba      	ldrh	r2, [r7, #12]
 8001be6:	4b21      	ldr	r3, [pc, #132]	; (8001c6c <lcd_show_string+0xc4>)
 8001be8:	885b      	ldrh	r3, [r3, #2]
 8001bea:	4619      	mov	r1, r3
 8001bec:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001bf0:	1acb      	subs	r3, r1, r3
 8001bf2:	429a      	cmp	r2, r3
 8001bf4:	dc36      	bgt.n	8001c64 <lcd_show_string+0xbc>
				return;
			if (*str > 0x80)
 8001bf6:	68bb      	ldr	r3, [r7, #8]
 8001bf8:	781b      	ldrb	r3, [r3, #0]
 8001bfa:	2b80      	cmp	r3, #128	; 0x80
 8001bfc:	d902      	bls.n	8001c04 <lcd_show_string+0x5c>
				bHz = 1;
 8001bfe:	2301      	movs	r3, #1
 8001c00:	75fb      	strb	r3, [r7, #23]
 8001c02:	e02a      	b.n	8001c5a <lcd_show_string+0xb2>
			else {
				if (*str == 0x0D) {
 8001c04:	68bb      	ldr	r3, [r7, #8]
 8001c06:	781b      	ldrb	r3, [r3, #0]
 8001c08:	2b0d      	cmp	r3, #13
 8001c0a:	d10b      	bne.n	8001c24 <lcd_show_string+0x7c>
					y += sizey;
 8001c0c:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001c10:	b29a      	uxth	r2, r3
 8001c12:	89bb      	ldrh	r3, [r7, #12]
 8001c14:	4413      	add	r3, r2
 8001c16:	81bb      	strh	r3, [r7, #12]
					x = x0;
 8001c18:	8abb      	ldrh	r3, [r7, #20]
 8001c1a:	81fb      	strh	r3, [r7, #14]
					str++;
 8001c1c:	68bb      	ldr	r3, [r7, #8]
 8001c1e:	3301      	adds	r3, #1
 8001c20:	60bb      	str	r3, [r7, #8]
 8001c22:	e017      	b.n	8001c54 <lcd_show_string+0xac>
				} else {
					lcd_show_char(x, y, *str, fc, bc, sizey, mode);
 8001c24:	68bb      	ldr	r3, [r7, #8]
 8001c26:	781a      	ldrb	r2, [r3, #0]
 8001c28:	88fc      	ldrh	r4, [r7, #6]
 8001c2a:	89b9      	ldrh	r1, [r7, #12]
 8001c2c:	89f8      	ldrh	r0, [r7, #14]
 8001c2e:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8001c32:	9302      	str	r3, [sp, #8]
 8001c34:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001c38:	9301      	str	r3, [sp, #4]
 8001c3a:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8001c3c:	9300      	str	r3, [sp, #0]
 8001c3e:	4623      	mov	r3, r4
 8001c40:	f7ff fc66 	bl	8001510 <lcd_show_char>
					x += sizey / 2;
 8001c44:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001c48:	085b      	lsrs	r3, r3, #1
 8001c4a:	b2db      	uxtb	r3, r3
 8001c4c:	b29a      	uxth	r2, r3
 8001c4e:	89fb      	ldrh	r3, [r7, #14]
 8001c50:	4413      	add	r3, r2
 8001c52:	81fb      	strh	r3, [r7, #14]
				}
				str++;
 8001c54:	68bb      	ldr	r3, [r7, #8]
 8001c56:	3301      	adds	r3, #1
 8001c58:	60bb      	str	r3, [r7, #8]
	while (*str != 0) {
 8001c5a:	68bb      	ldr	r3, [r7, #8]
 8001c5c:	781b      	ldrb	r3, [r3, #0]
 8001c5e:	2b00      	cmp	r3, #0
 8001c60:	d1b2      	bne.n	8001bc8 <lcd_show_string+0x20>
 8001c62:	e000      	b.n	8001c66 <lcd_show_string+0xbe>
				return;
 8001c64:	bf00      	nop
			}
		}
	}
}
 8001c66:	371c      	adds	r7, #28
 8001c68:	46bd      	mov	sp, r7
 8001c6a:	bd90      	pop	{r4, r7, pc}
 8001c6c:	20000158 	.word	0x20000158

08001c70 <lcd_show_string_center>:

void lcd_show_string_center(uint16_t x, uint16_t y, char *str, uint16_t fc, uint16_t bc,
		uint8_t sizey, uint8_t mode) {
 8001c70:	b580      	push	{r7, lr}
 8001c72:	b08a      	sub	sp, #40	; 0x28
 8001c74:	af04      	add	r7, sp, #16
 8001c76:	60ba      	str	r2, [r7, #8]
 8001c78:	461a      	mov	r2, r3
 8001c7a:	4603      	mov	r3, r0
 8001c7c:	81fb      	strh	r3, [r7, #14]
 8001c7e:	460b      	mov	r3, r1
 8001c80:	81bb      	strh	r3, [r7, #12]
 8001c82:	4613      	mov	r3, r2
 8001c84:	80fb      	strh	r3, [r7, #6]
	uint16_t len = strlen((const char*) str);
 8001c86:	68b8      	ldr	r0, [r7, #8]
 8001c88:	f7fe faa2 	bl	80001d0 <strlen>
 8001c8c:	4603      	mov	r3, r0
 8001c8e:	82fb      	strh	r3, [r7, #22]
	uint16_t x1 = (lcddev.width - len * 8) / 2;
 8001c90:	4b0f      	ldr	r3, [pc, #60]	; (8001cd0 <lcd_show_string_center+0x60>)
 8001c92:	881b      	ldrh	r3, [r3, #0]
 8001c94:	461a      	mov	r2, r3
 8001c96:	8afb      	ldrh	r3, [r7, #22]
 8001c98:	00db      	lsls	r3, r3, #3
 8001c9a:	1ad3      	subs	r3, r2, r3
 8001c9c:	0fda      	lsrs	r2, r3, #31
 8001c9e:	4413      	add	r3, r2
 8001ca0:	105b      	asrs	r3, r3, #1
 8001ca2:	82bb      	strh	r3, [r7, #20]
	lcd_show_string(x + x1, y, str, fc, bc, sizey, mode);
 8001ca4:	89fa      	ldrh	r2, [r7, #14]
 8001ca6:	8abb      	ldrh	r3, [r7, #20]
 8001ca8:	4413      	add	r3, r2
 8001caa:	b298      	uxth	r0, r3
 8001cac:	88fa      	ldrh	r2, [r7, #6]
 8001cae:	89b9      	ldrh	r1, [r7, #12]
 8001cb0:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8001cb4:	9302      	str	r3, [sp, #8]
 8001cb6:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8001cba:	9301      	str	r3, [sp, #4]
 8001cbc:	8c3b      	ldrh	r3, [r7, #32]
 8001cbe:	9300      	str	r3, [sp, #0]
 8001cc0:	4613      	mov	r3, r2
 8001cc2:	68ba      	ldr	r2, [r7, #8]
 8001cc4:	f7ff ff70 	bl	8001ba8 <lcd_show_string>
}
 8001cc8:	bf00      	nop
 8001cca:	3718      	adds	r7, #24
 8001ccc:	46bd      	mov	sp, r7
 8001cce:	bd80      	pop	{r7, pc}
 8001cd0:	20000158 	.word	0x20000158

08001cd4 <led_7seg_init>:
/**
 * @brief  	Init led 7 segment
 * @param  	None
 * @retval 	None
 */
void led_7seg_init() {
 8001cd4:	b580      	push	{r7, lr}
 8001cd6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LD_LATCH_GPIO_Port, LD_LATCH_Pin, 1);
 8001cd8:	2201      	movs	r2, #1
 8001cda:	2140      	movs	r1, #64	; 0x40
 8001cdc:	4802      	ldr	r0, [pc, #8]	; (8001ce8 <led_7seg_init+0x14>)
 8001cde:	f000 ffd7 	bl	8002c90 <HAL_GPIO_WritePin>
}
 8001ce2:	bf00      	nop
 8001ce4:	bd80      	pop	{r7, pc}
 8001ce6:	bf00      	nop
 8001ce8:	40021800 	.word	0x40021800

08001cec <led_7seg_display>:
 * @brief	Scan led 7 segment
 * @param	None
 * @note	Call in 1ms interrupt (Be called in default in Timer 4 callback function)
 * @retval 	None
 */
void led_7seg_display() {
 8001cec:	b580      	push	{r7, lr}
 8001cee:	af00      	add	r7, sp, #0
	spi_buffer &= 0x00ff;
 8001cf0:	4b3f      	ldr	r3, [pc, #252]	; (8001df0 <led_7seg_display+0x104>)
 8001cf2:	881b      	ldrh	r3, [r3, #0]
 8001cf4:	b2db      	uxtb	r3, r3
 8001cf6:	b29a      	uxth	r2, r3
 8001cf8:	4b3d      	ldr	r3, [pc, #244]	; (8001df0 <led_7seg_display+0x104>)
 8001cfa:	801a      	strh	r2, [r3, #0]
	spi_buffer |= led_7seg[led_7seg_index] << 8;
 8001cfc:	4b3d      	ldr	r3, [pc, #244]	; (8001df4 <led_7seg_display+0x108>)
 8001cfe:	881b      	ldrh	r3, [r3, #0]
 8001d00:	461a      	mov	r2, r3
 8001d02:	4b3d      	ldr	r3, [pc, #244]	; (8001df8 <led_7seg_display+0x10c>)
 8001d04:	5c9b      	ldrb	r3, [r3, r2]
 8001d06:	021b      	lsls	r3, r3, #8
 8001d08:	b21a      	sxth	r2, r3
 8001d0a:	4b39      	ldr	r3, [pc, #228]	; (8001df0 <led_7seg_display+0x104>)
 8001d0c:	881b      	ldrh	r3, [r3, #0]
 8001d0e:	b21b      	sxth	r3, r3
 8001d10:	4313      	orrs	r3, r2
 8001d12:	b21b      	sxth	r3, r3
 8001d14:	b29a      	uxth	r2, r3
 8001d16:	4b36      	ldr	r3, [pc, #216]	; (8001df0 <led_7seg_display+0x104>)
 8001d18:	801a      	strh	r2, [r3, #0]

	switch (led_7seg_index) {
 8001d1a:	4b36      	ldr	r3, [pc, #216]	; (8001df4 <led_7seg_display+0x108>)
 8001d1c:	881b      	ldrh	r3, [r3, #0]
 8001d1e:	2b03      	cmp	r3, #3
 8001d20:	d846      	bhi.n	8001db0 <led_7seg_display+0xc4>
 8001d22:	a201      	add	r2, pc, #4	; (adr r2, 8001d28 <led_7seg_display+0x3c>)
 8001d24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001d28:	08001d39 	.word	0x08001d39
 8001d2c:	08001d57 	.word	0x08001d57
 8001d30:	08001d75 	.word	0x08001d75
 8001d34:	08001d93 	.word	0x08001d93
	case 0:
		spi_buffer |= 0x00b0;
 8001d38:	4b2d      	ldr	r3, [pc, #180]	; (8001df0 <led_7seg_display+0x104>)
 8001d3a:	881b      	ldrh	r3, [r3, #0]
 8001d3c:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 8001d40:	b29a      	uxth	r2, r3
 8001d42:	4b2b      	ldr	r3, [pc, #172]	; (8001df0 <led_7seg_display+0x104>)
 8001d44:	801a      	strh	r2, [r3, #0]
		spi_buffer &= 0xffbf;
 8001d46:	4b2a      	ldr	r3, [pc, #168]	; (8001df0 <led_7seg_display+0x104>)
 8001d48:	881b      	ldrh	r3, [r3, #0]
 8001d4a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8001d4e:	b29a      	uxth	r2, r3
 8001d50:	4b27      	ldr	r3, [pc, #156]	; (8001df0 <led_7seg_display+0x104>)
 8001d52:	801a      	strh	r2, [r3, #0]
		break;
 8001d54:	e02d      	b.n	8001db2 <led_7seg_display+0xc6>
	case 1:
		spi_buffer |= 0x00d0;
 8001d56:	4b26      	ldr	r3, [pc, #152]	; (8001df0 <led_7seg_display+0x104>)
 8001d58:	881b      	ldrh	r3, [r3, #0]
 8001d5a:	f043 03d0 	orr.w	r3, r3, #208	; 0xd0
 8001d5e:	b29a      	uxth	r2, r3
 8001d60:	4b23      	ldr	r3, [pc, #140]	; (8001df0 <led_7seg_display+0x104>)
 8001d62:	801a      	strh	r2, [r3, #0]
		spi_buffer &= 0xffdf;
 8001d64:	4b22      	ldr	r3, [pc, #136]	; (8001df0 <led_7seg_display+0x104>)
 8001d66:	881b      	ldrh	r3, [r3, #0]
 8001d68:	f023 0320 	bic.w	r3, r3, #32
 8001d6c:	b29a      	uxth	r2, r3
 8001d6e:	4b20      	ldr	r3, [pc, #128]	; (8001df0 <led_7seg_display+0x104>)
 8001d70:	801a      	strh	r2, [r3, #0]
		break;
 8001d72:	e01e      	b.n	8001db2 <led_7seg_display+0xc6>
	case 2:
		spi_buffer |= 0x00e0;
 8001d74:	4b1e      	ldr	r3, [pc, #120]	; (8001df0 <led_7seg_display+0x104>)
 8001d76:	881b      	ldrh	r3, [r3, #0]
 8001d78:	f043 03e0 	orr.w	r3, r3, #224	; 0xe0
 8001d7c:	b29a      	uxth	r2, r3
 8001d7e:	4b1c      	ldr	r3, [pc, #112]	; (8001df0 <led_7seg_display+0x104>)
 8001d80:	801a      	strh	r2, [r3, #0]
		spi_buffer &= 0xffef;
 8001d82:	4b1b      	ldr	r3, [pc, #108]	; (8001df0 <led_7seg_display+0x104>)
 8001d84:	881b      	ldrh	r3, [r3, #0]
 8001d86:	f023 0310 	bic.w	r3, r3, #16
 8001d8a:	b29a      	uxth	r2, r3
 8001d8c:	4b18      	ldr	r3, [pc, #96]	; (8001df0 <led_7seg_display+0x104>)
 8001d8e:	801a      	strh	r2, [r3, #0]
		break;
 8001d90:	e00f      	b.n	8001db2 <led_7seg_display+0xc6>
	case 3:
		spi_buffer |= 0x0070;
 8001d92:	4b17      	ldr	r3, [pc, #92]	; (8001df0 <led_7seg_display+0x104>)
 8001d94:	881b      	ldrh	r3, [r3, #0]
 8001d96:	f043 0370 	orr.w	r3, r3, #112	; 0x70
 8001d9a:	b29a      	uxth	r2, r3
 8001d9c:	4b14      	ldr	r3, [pc, #80]	; (8001df0 <led_7seg_display+0x104>)
 8001d9e:	801a      	strh	r2, [r3, #0]
		spi_buffer &= 0xff7f;
 8001da0:	4b13      	ldr	r3, [pc, #76]	; (8001df0 <led_7seg_display+0x104>)
 8001da2:	881b      	ldrh	r3, [r3, #0]
 8001da4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001da8:	b29a      	uxth	r2, r3
 8001daa:	4b11      	ldr	r3, [pc, #68]	; (8001df0 <led_7seg_display+0x104>)
 8001dac:	801a      	strh	r2, [r3, #0]
		break;
 8001dae:	e000      	b.n	8001db2 <led_7seg_display+0xc6>
	default:
		break;
 8001db0:	bf00      	nop
	}

	led_7seg_index = (led_7seg_index + 1) % 4;
 8001db2:	4b10      	ldr	r3, [pc, #64]	; (8001df4 <led_7seg_display+0x108>)
 8001db4:	881b      	ldrh	r3, [r3, #0]
 8001db6:	3301      	adds	r3, #1
 8001db8:	425a      	negs	r2, r3
 8001dba:	f003 0303 	and.w	r3, r3, #3
 8001dbe:	f002 0203 	and.w	r2, r2, #3
 8001dc2:	bf58      	it	pl
 8001dc4:	4253      	negpl	r3, r2
 8001dc6:	b29a      	uxth	r2, r3
 8001dc8:	4b0a      	ldr	r3, [pc, #40]	; (8001df4 <led_7seg_display+0x108>)
 8001dca:	801a      	strh	r2, [r3, #0]

	HAL_GPIO_WritePin(LD_LATCH_GPIO_Port, LD_LATCH_Pin, 0);
 8001dcc:	2200      	movs	r2, #0
 8001dce:	2140      	movs	r1, #64	; 0x40
 8001dd0:	480a      	ldr	r0, [pc, #40]	; (8001dfc <led_7seg_display+0x110>)
 8001dd2:	f000 ff5d 	bl	8002c90 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (void*) &spi_buffer, 2, 1);
 8001dd6:	2301      	movs	r3, #1
 8001dd8:	2202      	movs	r2, #2
 8001dda:	4905      	ldr	r1, [pc, #20]	; (8001df0 <led_7seg_display+0x104>)
 8001ddc:	4808      	ldr	r0, [pc, #32]	; (8001e00 <led_7seg_display+0x114>)
 8001dde:	f001 fc3a 	bl	8003656 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(LD_LATCH_GPIO_Port, LD_LATCH_Pin, 1);
 8001de2:	2201      	movs	r2, #1
 8001de4:	2140      	movs	r1, #64	; 0x40
 8001de6:	4805      	ldr	r0, [pc, #20]	; (8001dfc <led_7seg_display+0x110>)
 8001de8:	f000 ff52 	bl	8002c90 <HAL_GPIO_WritePin>
}
 8001dec:	bf00      	nop
 8001dee:	bd80      	pop	{r7, pc}
 8001df0:	20000004 	.word	0x20000004
 8001df4:	200000c8 	.word	0x200000c8
 8001df8:	20000000 	.word	0x20000000
 8001dfc:	40021800 	.word	0x40021800
 8001e00:	20000194 	.word	0x20000194

08001e04 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001e04:	b580      	push	{r7, lr}
 8001e06:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001e08:	f000 fbfe 	bl	8002608 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001e0c:	f000 f81a 	bl	8001e44 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001e10:	f7ff f8ce 	bl	8000fb0 <MX_GPIO_Init>
  MX_FSMC_Init();
 8001e14:	f7fe fffc 	bl	8000e10 <MX_FSMC_Init>
  MX_SPI1_Init();
 8001e18:	f000 f932 	bl	8002080 <MX_SPI1_Init>
  MX_TIM2_Init();
 8001e1c:	f000 faec 	bl	80023f8 <MX_TIM2_Init>
  MX_TIM4_Init();
 8001e20:	f000 fb36 	bl	8002490 <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */
  init_system();
 8001e24:	f000 f878 	bl	8001f18 <init_system>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  if (timer2_flag) {
 8001e28:	4b05      	ldr	r3, [pc, #20]	; (8001e40 <main+0x3c>)
 8001e2a:	781b      	ldrb	r3, [r3, #0]
 8001e2c:	2b00      	cmp	r3, #0
 8001e2e:	d0fb      	beq.n	8001e28 <main+0x24>
		  timer2_flag = 0;
 8001e30:	4b03      	ldr	r3, [pc, #12]	; (8001e40 <main+0x3c>)
 8001e32:	2200      	movs	r2, #0
 8001e34:	701a      	strb	r2, [r3, #0]
		  button_scan();
 8001e36:	f7fe ff7f 	bl	8000d38 <button_scan>

		  game_process();
 8001e3a:	f7fe fc35 	bl	80006a8 <game_process>
	  if (timer2_flag) {
 8001e3e:	e7f3      	b.n	8001e28 <main+0x24>
 8001e40:	200000ca 	.word	0x200000ca

08001e44 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001e44:	b580      	push	{r7, lr}
 8001e46:	b094      	sub	sp, #80	; 0x50
 8001e48:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001e4a:	f107 0320 	add.w	r3, r7, #32
 8001e4e:	2230      	movs	r2, #48	; 0x30
 8001e50:	2100      	movs	r1, #0
 8001e52:	4618      	mov	r0, r3
 8001e54:	f002 fede 	bl	8004c14 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001e58:	f107 030c 	add.w	r3, r7, #12
 8001e5c:	2200      	movs	r2, #0
 8001e5e:	601a      	str	r2, [r3, #0]
 8001e60:	605a      	str	r2, [r3, #4]
 8001e62:	609a      	str	r2, [r3, #8]
 8001e64:	60da      	str	r2, [r3, #12]
 8001e66:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001e68:	2300      	movs	r3, #0
 8001e6a:	60bb      	str	r3, [r7, #8]
 8001e6c:	4b28      	ldr	r3, [pc, #160]	; (8001f10 <SystemClock_Config+0xcc>)
 8001e6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e70:	4a27      	ldr	r2, [pc, #156]	; (8001f10 <SystemClock_Config+0xcc>)
 8001e72:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001e76:	6413      	str	r3, [r2, #64]	; 0x40
 8001e78:	4b25      	ldr	r3, [pc, #148]	; (8001f10 <SystemClock_Config+0xcc>)
 8001e7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e7c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e80:	60bb      	str	r3, [r7, #8]
 8001e82:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001e84:	2300      	movs	r3, #0
 8001e86:	607b      	str	r3, [r7, #4]
 8001e88:	4b22      	ldr	r3, [pc, #136]	; (8001f14 <SystemClock_Config+0xd0>)
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	4a21      	ldr	r2, [pc, #132]	; (8001f14 <SystemClock_Config+0xd0>)
 8001e8e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001e92:	6013      	str	r3, [r2, #0]
 8001e94:	4b1f      	ldr	r3, [pc, #124]	; (8001f14 <SystemClock_Config+0xd0>)
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001e9c:	607b      	str	r3, [r7, #4]
 8001e9e:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001ea0:	2302      	movs	r3, #2
 8001ea2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001ea4:	2301      	movs	r3, #1
 8001ea6:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001ea8:	2310      	movs	r3, #16
 8001eaa:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001eac:	2302      	movs	r3, #2
 8001eae:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001eb0:	2300      	movs	r3, #0
 8001eb2:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001eb4:	2308      	movs	r3, #8
 8001eb6:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001eb8:	23a8      	movs	r3, #168	; 0xa8
 8001eba:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001ebc:	2302      	movs	r3, #2
 8001ebe:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001ec0:	2304      	movs	r3, #4
 8001ec2:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001ec4:	f107 0320 	add.w	r3, r7, #32
 8001ec8:	4618      	mov	r0, r3
 8001eca:	f000 fefb 	bl	8002cc4 <HAL_RCC_OscConfig>
 8001ece:	4603      	mov	r3, r0
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	d001      	beq.n	8001ed8 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001ed4:	f000 f836 	bl	8001f44 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001ed8:	230f      	movs	r3, #15
 8001eda:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001edc:	2302      	movs	r3, #2
 8001ede:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001ee0:	2300      	movs	r3, #0
 8001ee2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001ee4:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001ee8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 8001eea:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001eee:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001ef0:	f107 030c 	add.w	r3, r7, #12
 8001ef4:	2105      	movs	r1, #5
 8001ef6:	4618      	mov	r0, r3
 8001ef8:	f001 f95c 	bl	80031b4 <HAL_RCC_ClockConfig>
 8001efc:	4603      	mov	r3, r0
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d001      	beq.n	8001f06 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001f02:	f000 f81f 	bl	8001f44 <Error_Handler>
  }
}
 8001f06:	bf00      	nop
 8001f08:	3750      	adds	r7, #80	; 0x50
 8001f0a:	46bd      	mov	sp, r7
 8001f0c:	bd80      	pop	{r7, pc}
 8001f0e:	bf00      	nop
 8001f10:	40023800 	.word	0x40023800
 8001f14:	40007000 	.word	0x40007000

08001f18 <init_system>:
////
//  /* USER CODE END FSMC_Init 2 */
//}

/* USER CODE BEGIN 4 */
void init_system() {
 8001f18:	b580      	push	{r7, lr}
 8001f1a:	af00      	add	r7, sp, #0
	button_init();
 8001f1c:	f7fe ff00 	bl	8000d20 <button_init>
	led_7seg_init();
 8001f20:	f7ff fed8 	bl	8001cd4 <led_7seg_init>
	lcd_init();
 8001f24:	f7ff fbe8 	bl	80016f8 <lcd_init>

	timer2_init();
 8001f28:	f000 f812 	bl	8001f50 <timer2_init>
	timer2_set(50);
 8001f2c:	2032      	movs	r0, #50	; 0x32
 8001f2e:	f000 f823 	bl	8001f78 <timer2_set>

	timer4_init();
 8001f32:	f000 f817 	bl	8001f64 <timer4_init>
	timer4_set(1);
 8001f36:	2001      	movs	r0, #1
 8001f38:	f000 f83a 	bl	8001fb0 <timer4_set>

	game_init();
 8001f3c:	f7fe fb1c 	bl	8000578 <game_init>
}
 8001f40:	bf00      	nop
 8001f42:	bd80      	pop	{r7, pc}

08001f44 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001f44:	b480      	push	{r7}
 8001f46:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001f48:	b672      	cpsid	i
}
 8001f4a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001f4c:	e7fe      	b.n	8001f4c <Error_Handler+0x8>
	...

08001f50 <timer2_init>:
/**
 * @brief  	Init timer interrupt
 * @param  	None
 * @retval 	None
 */
void timer2_init(void) {
 8001f50:	b580      	push	{r7, lr}
 8001f52:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start_IT(&htim2);
 8001f54:	4802      	ldr	r0, [pc, #8]	; (8001f60 <timer2_init+0x10>)
 8001f56:	f002 f931 	bl	80041bc <HAL_TIM_Base_Start_IT>
}
 8001f5a:	bf00      	nop
 8001f5c:	bd80      	pop	{r7, pc}
 8001f5e:	bf00      	nop
 8001f60:	20000234 	.word	0x20000234

08001f64 <timer4_init>:

void timer4_init(void) {
 8001f64:	b580      	push	{r7, lr}
 8001f66:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start_IT(&htim4);
 8001f68:	4802      	ldr	r0, [pc, #8]	; (8001f74 <timer4_init+0x10>)
 8001f6a:	f002 f927 	bl	80041bc <HAL_TIM_Base_Start_IT>
}
 8001f6e:	bf00      	nop
 8001f70:	bd80      	pop	{r7, pc}
 8001f72:	bf00      	nop
 8001f74:	200001ec 	.word	0x200001ec

08001f78 <timer2_set>:
/**
 * @brief	Set duration of software timer interrupt
 * @param	duration Duration of software timer interrupt
 * @retval 	None
 */
void timer2_set(int ms) {
 8001f78:	b480      	push	{r7}
 8001f7a:	b083      	sub	sp, #12
 8001f7c:	af00      	add	r7, sp, #0
 8001f7e:	6078      	str	r0, [r7, #4]
	timer2_mul = ms / TIMER_CYCLE_2;
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	b29a      	uxth	r2, r3
 8001f84:	4b07      	ldr	r3, [pc, #28]	; (8001fa4 <timer2_set+0x2c>)
 8001f86:	801a      	strh	r2, [r3, #0]
	timer2_counter = timer2_mul;
 8001f88:	4b06      	ldr	r3, [pc, #24]	; (8001fa4 <timer2_set+0x2c>)
 8001f8a:	881a      	ldrh	r2, [r3, #0]
 8001f8c:	4b06      	ldr	r3, [pc, #24]	; (8001fa8 <timer2_set+0x30>)
 8001f8e:	801a      	strh	r2, [r3, #0]
	timer2_flag = 0;
 8001f90:	4b06      	ldr	r3, [pc, #24]	; (8001fac <timer2_set+0x34>)
 8001f92:	2200      	movs	r2, #0
 8001f94:	701a      	strb	r2, [r3, #0]
}
 8001f96:	bf00      	nop
 8001f98:	370c      	adds	r7, #12
 8001f9a:	46bd      	mov	sp, r7
 8001f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fa0:	4770      	bx	lr
 8001fa2:	bf00      	nop
 8001fa4:	200000ce 	.word	0x200000ce
 8001fa8:	200000cc 	.word	0x200000cc
 8001fac:	200000ca 	.word	0x200000ca

08001fb0 <timer4_set>:

void timer4_set(int ms) {
 8001fb0:	b480      	push	{r7}
 8001fb2:	b083      	sub	sp, #12
 8001fb4:	af00      	add	r7, sp, #0
 8001fb6:	6078      	str	r0, [r7, #4]
	timer4_mul = ms / TIMER_CYCLE_4;
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	b29a      	uxth	r2, r3
 8001fbc:	4b07      	ldr	r3, [pc, #28]	; (8001fdc <timer4_set+0x2c>)
 8001fbe:	801a      	strh	r2, [r3, #0]
	timer4_counter = timer4_mul;
 8001fc0:	4b06      	ldr	r3, [pc, #24]	; (8001fdc <timer4_set+0x2c>)
 8001fc2:	881a      	ldrh	r2, [r3, #0]
 8001fc4:	4b06      	ldr	r3, [pc, #24]	; (8001fe0 <timer4_set+0x30>)
 8001fc6:	801a      	strh	r2, [r3, #0]
	timer4_flag = 0;
 8001fc8:	4b06      	ldr	r3, [pc, #24]	; (8001fe4 <timer4_set+0x34>)
 8001fca:	2200      	movs	r2, #0
 8001fcc:	701a      	strb	r2, [r3, #0]
}
 8001fce:	bf00      	nop
 8001fd0:	370c      	adds	r7, #12
 8001fd2:	46bd      	mov	sp, r7
 8001fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd8:	4770      	bx	lr
 8001fda:	bf00      	nop
 8001fdc:	200000d4 	.word	0x200000d4
 8001fe0:	200000d2 	.word	0x200000d2
 8001fe4:	200000d0 	.word	0x200000d0

08001fe8 <HAL_TIM_PeriodElapsedCallback>:
 * @brief  	Timer interrupt routine
 * @param  	htim TIM Base handle
 * @note	This callback function is called by system
 * @retval 	None
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8001fe8:	b580      	push	{r7, lr}
 8001fea:	b082      	sub	sp, #8
 8001fec:	af00      	add	r7, sp, #0
 8001fee:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM2) {
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001ff8:	d114      	bne.n	8002024 <HAL_TIM_PeriodElapsedCallback+0x3c>
		if (timer2_counter > 0) {
 8001ffa:	4b1a      	ldr	r3, [pc, #104]	; (8002064 <HAL_TIM_PeriodElapsedCallback+0x7c>)
 8001ffc:	881b      	ldrh	r3, [r3, #0]
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d010      	beq.n	8002024 <HAL_TIM_PeriodElapsedCallback+0x3c>
			timer2_counter--;
 8002002:	4b18      	ldr	r3, [pc, #96]	; (8002064 <HAL_TIM_PeriodElapsedCallback+0x7c>)
 8002004:	881b      	ldrh	r3, [r3, #0]
 8002006:	3b01      	subs	r3, #1
 8002008:	b29a      	uxth	r2, r3
 800200a:	4b16      	ldr	r3, [pc, #88]	; (8002064 <HAL_TIM_PeriodElapsedCallback+0x7c>)
 800200c:	801a      	strh	r2, [r3, #0]
			if (timer2_counter == 0) {
 800200e:	4b15      	ldr	r3, [pc, #84]	; (8002064 <HAL_TIM_PeriodElapsedCallback+0x7c>)
 8002010:	881b      	ldrh	r3, [r3, #0]
 8002012:	2b00      	cmp	r3, #0
 8002014:	d106      	bne.n	8002024 <HAL_TIM_PeriodElapsedCallback+0x3c>
				timer2_flag = 1;
 8002016:	4b14      	ldr	r3, [pc, #80]	; (8002068 <HAL_TIM_PeriodElapsedCallback+0x80>)
 8002018:	2201      	movs	r2, #1
 800201a:	701a      	strb	r2, [r3, #0]
				timer2_counter = timer2_mul;
 800201c:	4b13      	ldr	r3, [pc, #76]	; (800206c <HAL_TIM_PeriodElapsedCallback+0x84>)
 800201e:	881a      	ldrh	r2, [r3, #0]
 8002020:	4b10      	ldr	r3, [pc, #64]	; (8002064 <HAL_TIM_PeriodElapsedCallback+0x7c>)
 8002022:	801a      	strh	r2, [r3, #0]
			}
		}
	}

	if (htim->Instance == TIM4) {
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	4a11      	ldr	r2, [pc, #68]	; (8002070 <HAL_TIM_PeriodElapsedCallback+0x88>)
 800202a:	4293      	cmp	r3, r2
 800202c:	d116      	bne.n	800205c <HAL_TIM_PeriodElapsedCallback+0x74>
		if (timer4_counter > 0) {
 800202e:	4b11      	ldr	r3, [pc, #68]	; (8002074 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8002030:	881b      	ldrh	r3, [r3, #0]
 8002032:	2b00      	cmp	r3, #0
 8002034:	d010      	beq.n	8002058 <HAL_TIM_PeriodElapsedCallback+0x70>
			timer4_counter--;
 8002036:	4b0f      	ldr	r3, [pc, #60]	; (8002074 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8002038:	881b      	ldrh	r3, [r3, #0]
 800203a:	3b01      	subs	r3, #1
 800203c:	b29a      	uxth	r2, r3
 800203e:	4b0d      	ldr	r3, [pc, #52]	; (8002074 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8002040:	801a      	strh	r2, [r3, #0]
			if (timer4_counter == 0) {
 8002042:	4b0c      	ldr	r3, [pc, #48]	; (8002074 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8002044:	881b      	ldrh	r3, [r3, #0]
 8002046:	2b00      	cmp	r3, #0
 8002048:	d106      	bne.n	8002058 <HAL_TIM_PeriodElapsedCallback+0x70>
				timer4_flag = 1;
 800204a:	4b0b      	ldr	r3, [pc, #44]	; (8002078 <HAL_TIM_PeriodElapsedCallback+0x90>)
 800204c:	2201      	movs	r2, #1
 800204e:	701a      	strb	r2, [r3, #0]
				timer4_counter = timer4_mul;
 8002050:	4b0a      	ldr	r3, [pc, #40]	; (800207c <HAL_TIM_PeriodElapsedCallback+0x94>)
 8002052:	881a      	ldrh	r2, [r3, #0]
 8002054:	4b07      	ldr	r3, [pc, #28]	; (8002074 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8002056:	801a      	strh	r2, [r3, #0]
			}
		}

		led_7seg_display();
 8002058:	f7ff fe48 	bl	8001cec <led_7seg_display>
	}
}
 800205c:	bf00      	nop
 800205e:	3708      	adds	r7, #8
 8002060:	46bd      	mov	sp, r7
 8002062:	bd80      	pop	{r7, pc}
 8002064:	200000cc 	.word	0x200000cc
 8002068:	200000ca 	.word	0x200000ca
 800206c:	200000ce 	.word	0x200000ce
 8002070:	40000800 	.word	0x40000800
 8002074:	200000d2 	.word	0x200000d2
 8002078:	200000d0 	.word	0x200000d0
 800207c:	200000d4 	.word	0x200000d4

08002080 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8002080:	b580      	push	{r7, lr}
 8002082:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8002084:	4b17      	ldr	r3, [pc, #92]	; (80020e4 <MX_SPI1_Init+0x64>)
 8002086:	4a18      	ldr	r2, [pc, #96]	; (80020e8 <MX_SPI1_Init+0x68>)
 8002088:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800208a:	4b16      	ldr	r3, [pc, #88]	; (80020e4 <MX_SPI1_Init+0x64>)
 800208c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002090:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002092:	4b14      	ldr	r3, [pc, #80]	; (80020e4 <MX_SPI1_Init+0x64>)
 8002094:	2200      	movs	r2, #0
 8002096:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002098:	4b12      	ldr	r3, [pc, #72]	; (80020e4 <MX_SPI1_Init+0x64>)
 800209a:	2200      	movs	r2, #0
 800209c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800209e:	4b11      	ldr	r3, [pc, #68]	; (80020e4 <MX_SPI1_Init+0x64>)
 80020a0:	2200      	movs	r2, #0
 80020a2:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80020a4:	4b0f      	ldr	r3, [pc, #60]	; (80020e4 <MX_SPI1_Init+0x64>)
 80020a6:	2200      	movs	r2, #0
 80020a8:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80020aa:	4b0e      	ldr	r3, [pc, #56]	; (80020e4 <MX_SPI1_Init+0x64>)
 80020ac:	f44f 7200 	mov.w	r2, #512	; 0x200
 80020b0:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80020b2:	4b0c      	ldr	r3, [pc, #48]	; (80020e4 <MX_SPI1_Init+0x64>)
 80020b4:	2200      	movs	r2, #0
 80020b6:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80020b8:	4b0a      	ldr	r3, [pc, #40]	; (80020e4 <MX_SPI1_Init+0x64>)
 80020ba:	2200      	movs	r2, #0
 80020bc:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80020be:	4b09      	ldr	r3, [pc, #36]	; (80020e4 <MX_SPI1_Init+0x64>)
 80020c0:	2200      	movs	r2, #0
 80020c2:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80020c4:	4b07      	ldr	r3, [pc, #28]	; (80020e4 <MX_SPI1_Init+0x64>)
 80020c6:	2200      	movs	r2, #0
 80020c8:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80020ca:	4b06      	ldr	r3, [pc, #24]	; (80020e4 <MX_SPI1_Init+0x64>)
 80020cc:	220a      	movs	r2, #10
 80020ce:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80020d0:	4804      	ldr	r0, [pc, #16]	; (80020e4 <MX_SPI1_Init+0x64>)
 80020d2:	f001 fa37 	bl	8003544 <HAL_SPI_Init>
 80020d6:	4603      	mov	r3, r0
 80020d8:	2b00      	cmp	r3, #0
 80020da:	d001      	beq.n	80020e0 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80020dc:	f7ff ff32 	bl	8001f44 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80020e0:	bf00      	nop
 80020e2:	bd80      	pop	{r7, pc}
 80020e4:	20000194 	.word	0x20000194
 80020e8:	40013000 	.word	0x40013000

080020ec <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80020ec:	b580      	push	{r7, lr}
 80020ee:	b08a      	sub	sp, #40	; 0x28
 80020f0:	af00      	add	r7, sp, #0
 80020f2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020f4:	f107 0314 	add.w	r3, r7, #20
 80020f8:	2200      	movs	r2, #0
 80020fa:	601a      	str	r2, [r3, #0]
 80020fc:	605a      	str	r2, [r3, #4]
 80020fe:	609a      	str	r2, [r3, #8]
 8002100:	60da      	str	r2, [r3, #12]
 8002102:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	4a19      	ldr	r2, [pc, #100]	; (8002170 <HAL_SPI_MspInit+0x84>)
 800210a:	4293      	cmp	r3, r2
 800210c:	d12b      	bne.n	8002166 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800210e:	2300      	movs	r3, #0
 8002110:	613b      	str	r3, [r7, #16]
 8002112:	4b18      	ldr	r3, [pc, #96]	; (8002174 <HAL_SPI_MspInit+0x88>)
 8002114:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002116:	4a17      	ldr	r2, [pc, #92]	; (8002174 <HAL_SPI_MspInit+0x88>)
 8002118:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800211c:	6453      	str	r3, [r2, #68]	; 0x44
 800211e:	4b15      	ldr	r3, [pc, #84]	; (8002174 <HAL_SPI_MspInit+0x88>)
 8002120:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002122:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002126:	613b      	str	r3, [r7, #16]
 8002128:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800212a:	2300      	movs	r3, #0
 800212c:	60fb      	str	r3, [r7, #12]
 800212e:	4b11      	ldr	r3, [pc, #68]	; (8002174 <HAL_SPI_MspInit+0x88>)
 8002130:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002132:	4a10      	ldr	r2, [pc, #64]	; (8002174 <HAL_SPI_MspInit+0x88>)
 8002134:	f043 0302 	orr.w	r3, r3, #2
 8002138:	6313      	str	r3, [r2, #48]	; 0x30
 800213a:	4b0e      	ldr	r3, [pc, #56]	; (8002174 <HAL_SPI_MspInit+0x88>)
 800213c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800213e:	f003 0302 	and.w	r3, r3, #2
 8002142:	60fb      	str	r3, [r7, #12]
 8002144:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8002146:	2338      	movs	r3, #56	; 0x38
 8002148:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800214a:	2302      	movs	r3, #2
 800214c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800214e:	2300      	movs	r3, #0
 8002150:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002152:	2303      	movs	r3, #3
 8002154:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002156:	2305      	movs	r3, #5
 8002158:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800215a:	f107 0314 	add.w	r3, r7, #20
 800215e:	4619      	mov	r1, r3
 8002160:	4805      	ldr	r0, [pc, #20]	; (8002178 <HAL_SPI_MspInit+0x8c>)
 8002162:	f000 fbf9 	bl	8002958 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8002166:	bf00      	nop
 8002168:	3728      	adds	r7, #40	; 0x28
 800216a:	46bd      	mov	sp, r7
 800216c:	bd80      	pop	{r7, pc}
 800216e:	bf00      	nop
 8002170:	40013000 	.word	0x40013000
 8002174:	40023800 	.word	0x40023800
 8002178:	40020400 	.word	0x40020400

0800217c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800217c:	b480      	push	{r7}
 800217e:	b083      	sub	sp, #12
 8002180:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002182:	2300      	movs	r3, #0
 8002184:	607b      	str	r3, [r7, #4]
 8002186:	4b10      	ldr	r3, [pc, #64]	; (80021c8 <HAL_MspInit+0x4c>)
 8002188:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800218a:	4a0f      	ldr	r2, [pc, #60]	; (80021c8 <HAL_MspInit+0x4c>)
 800218c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002190:	6453      	str	r3, [r2, #68]	; 0x44
 8002192:	4b0d      	ldr	r3, [pc, #52]	; (80021c8 <HAL_MspInit+0x4c>)
 8002194:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002196:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800219a:	607b      	str	r3, [r7, #4]
 800219c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800219e:	2300      	movs	r3, #0
 80021a0:	603b      	str	r3, [r7, #0]
 80021a2:	4b09      	ldr	r3, [pc, #36]	; (80021c8 <HAL_MspInit+0x4c>)
 80021a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021a6:	4a08      	ldr	r2, [pc, #32]	; (80021c8 <HAL_MspInit+0x4c>)
 80021a8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80021ac:	6413      	str	r3, [r2, #64]	; 0x40
 80021ae:	4b06      	ldr	r3, [pc, #24]	; (80021c8 <HAL_MspInit+0x4c>)
 80021b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021b2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80021b6:	603b      	str	r3, [r7, #0]
 80021b8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80021ba:	bf00      	nop
 80021bc:	370c      	adds	r7, #12
 80021be:	46bd      	mov	sp, r7
 80021c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c4:	4770      	bx	lr
 80021c6:	bf00      	nop
 80021c8:	40023800 	.word	0x40023800

080021cc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80021cc:	b480      	push	{r7}
 80021ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80021d0:	e7fe      	b.n	80021d0 <NMI_Handler+0x4>

080021d2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80021d2:	b480      	push	{r7}
 80021d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80021d6:	e7fe      	b.n	80021d6 <HardFault_Handler+0x4>

080021d8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80021d8:	b480      	push	{r7}
 80021da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80021dc:	e7fe      	b.n	80021dc <MemManage_Handler+0x4>

080021de <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80021de:	b480      	push	{r7}
 80021e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80021e2:	e7fe      	b.n	80021e2 <BusFault_Handler+0x4>

080021e4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80021e4:	b480      	push	{r7}
 80021e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80021e8:	e7fe      	b.n	80021e8 <UsageFault_Handler+0x4>

080021ea <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80021ea:	b480      	push	{r7}
 80021ec:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80021ee:	bf00      	nop
 80021f0:	46bd      	mov	sp, r7
 80021f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f6:	4770      	bx	lr

080021f8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80021f8:	b480      	push	{r7}
 80021fa:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80021fc:	bf00      	nop
 80021fe:	46bd      	mov	sp, r7
 8002200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002204:	4770      	bx	lr

08002206 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002206:	b480      	push	{r7}
 8002208:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800220a:	bf00      	nop
 800220c:	46bd      	mov	sp, r7
 800220e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002212:	4770      	bx	lr

08002214 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002214:	b580      	push	{r7, lr}
 8002216:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002218:	f000 fa48 	bl	80026ac <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800221c:	bf00      	nop
 800221e:	bd80      	pop	{r7, pc}

08002220 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002220:	b580      	push	{r7, lr}
 8002222:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002224:	4802      	ldr	r0, [pc, #8]	; (8002230 <TIM2_IRQHandler+0x10>)
 8002226:	f002 f839 	bl	800429c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800222a:	bf00      	nop
 800222c:	bd80      	pop	{r7, pc}
 800222e:	bf00      	nop
 8002230:	20000234 	.word	0x20000234

08002234 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8002234:	b580      	push	{r7, lr}
 8002236:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8002238:	4802      	ldr	r0, [pc, #8]	; (8002244 <TIM4_IRQHandler+0x10>)
 800223a:	f002 f82f 	bl	800429c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 800223e:	bf00      	nop
 8002240:	bd80      	pop	{r7, pc}
 8002242:	bf00      	nop
 8002244:	200001ec 	.word	0x200001ec

08002248 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002248:	b480      	push	{r7}
 800224a:	af00      	add	r7, sp, #0
	return 1;
 800224c:	2301      	movs	r3, #1
}
 800224e:	4618      	mov	r0, r3
 8002250:	46bd      	mov	sp, r7
 8002252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002256:	4770      	bx	lr

08002258 <_kill>:

int _kill(int pid, int sig)
{
 8002258:	b580      	push	{r7, lr}
 800225a:	b082      	sub	sp, #8
 800225c:	af00      	add	r7, sp, #0
 800225e:	6078      	str	r0, [r7, #4]
 8002260:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002262:	f002 fcad 	bl	8004bc0 <__errno>
 8002266:	4603      	mov	r3, r0
 8002268:	2216      	movs	r2, #22
 800226a:	601a      	str	r2, [r3, #0]
	return -1;
 800226c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002270:	4618      	mov	r0, r3
 8002272:	3708      	adds	r7, #8
 8002274:	46bd      	mov	sp, r7
 8002276:	bd80      	pop	{r7, pc}

08002278 <_exit>:

void _exit (int status)
{
 8002278:	b580      	push	{r7, lr}
 800227a:	b082      	sub	sp, #8
 800227c:	af00      	add	r7, sp, #0
 800227e:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002280:	f04f 31ff 	mov.w	r1, #4294967295
 8002284:	6878      	ldr	r0, [r7, #4]
 8002286:	f7ff ffe7 	bl	8002258 <_kill>
	while (1) {}		/* Make sure we hang here */
 800228a:	e7fe      	b.n	800228a <_exit+0x12>

0800228c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800228c:	b580      	push	{r7, lr}
 800228e:	b086      	sub	sp, #24
 8002290:	af00      	add	r7, sp, #0
 8002292:	60f8      	str	r0, [r7, #12]
 8002294:	60b9      	str	r1, [r7, #8]
 8002296:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002298:	2300      	movs	r3, #0
 800229a:	617b      	str	r3, [r7, #20]
 800229c:	e00a      	b.n	80022b4 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800229e:	f3af 8000 	nop.w
 80022a2:	4601      	mov	r1, r0
 80022a4:	68bb      	ldr	r3, [r7, #8]
 80022a6:	1c5a      	adds	r2, r3, #1
 80022a8:	60ba      	str	r2, [r7, #8]
 80022aa:	b2ca      	uxtb	r2, r1
 80022ac:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80022ae:	697b      	ldr	r3, [r7, #20]
 80022b0:	3301      	adds	r3, #1
 80022b2:	617b      	str	r3, [r7, #20]
 80022b4:	697a      	ldr	r2, [r7, #20]
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	429a      	cmp	r2, r3
 80022ba:	dbf0      	blt.n	800229e <_read+0x12>
	}

return len;
 80022bc:	687b      	ldr	r3, [r7, #4]
}
 80022be:	4618      	mov	r0, r3
 80022c0:	3718      	adds	r7, #24
 80022c2:	46bd      	mov	sp, r7
 80022c4:	bd80      	pop	{r7, pc}

080022c6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80022c6:	b580      	push	{r7, lr}
 80022c8:	b086      	sub	sp, #24
 80022ca:	af00      	add	r7, sp, #0
 80022cc:	60f8      	str	r0, [r7, #12]
 80022ce:	60b9      	str	r1, [r7, #8]
 80022d0:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80022d2:	2300      	movs	r3, #0
 80022d4:	617b      	str	r3, [r7, #20]
 80022d6:	e009      	b.n	80022ec <_write+0x26>
	{
		__io_putchar(*ptr++);
 80022d8:	68bb      	ldr	r3, [r7, #8]
 80022da:	1c5a      	adds	r2, r3, #1
 80022dc:	60ba      	str	r2, [r7, #8]
 80022de:	781b      	ldrb	r3, [r3, #0]
 80022e0:	4618      	mov	r0, r3
 80022e2:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80022e6:	697b      	ldr	r3, [r7, #20]
 80022e8:	3301      	adds	r3, #1
 80022ea:	617b      	str	r3, [r7, #20]
 80022ec:	697a      	ldr	r2, [r7, #20]
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	429a      	cmp	r2, r3
 80022f2:	dbf1      	blt.n	80022d8 <_write+0x12>
	}
	return len;
 80022f4:	687b      	ldr	r3, [r7, #4]
}
 80022f6:	4618      	mov	r0, r3
 80022f8:	3718      	adds	r7, #24
 80022fa:	46bd      	mov	sp, r7
 80022fc:	bd80      	pop	{r7, pc}

080022fe <_close>:

int _close(int file)
{
 80022fe:	b480      	push	{r7}
 8002300:	b083      	sub	sp, #12
 8002302:	af00      	add	r7, sp, #0
 8002304:	6078      	str	r0, [r7, #4]
	return -1;
 8002306:	f04f 33ff 	mov.w	r3, #4294967295
}
 800230a:	4618      	mov	r0, r3
 800230c:	370c      	adds	r7, #12
 800230e:	46bd      	mov	sp, r7
 8002310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002314:	4770      	bx	lr

08002316 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002316:	b480      	push	{r7}
 8002318:	b083      	sub	sp, #12
 800231a:	af00      	add	r7, sp, #0
 800231c:	6078      	str	r0, [r7, #4]
 800231e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002320:	683b      	ldr	r3, [r7, #0]
 8002322:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002326:	605a      	str	r2, [r3, #4]
	return 0;
 8002328:	2300      	movs	r3, #0
}
 800232a:	4618      	mov	r0, r3
 800232c:	370c      	adds	r7, #12
 800232e:	46bd      	mov	sp, r7
 8002330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002334:	4770      	bx	lr

08002336 <_isatty>:

int _isatty(int file)
{
 8002336:	b480      	push	{r7}
 8002338:	b083      	sub	sp, #12
 800233a:	af00      	add	r7, sp, #0
 800233c:	6078      	str	r0, [r7, #4]
	return 1;
 800233e:	2301      	movs	r3, #1
}
 8002340:	4618      	mov	r0, r3
 8002342:	370c      	adds	r7, #12
 8002344:	46bd      	mov	sp, r7
 8002346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800234a:	4770      	bx	lr

0800234c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800234c:	b480      	push	{r7}
 800234e:	b085      	sub	sp, #20
 8002350:	af00      	add	r7, sp, #0
 8002352:	60f8      	str	r0, [r7, #12]
 8002354:	60b9      	str	r1, [r7, #8]
 8002356:	607a      	str	r2, [r7, #4]
	return 0;
 8002358:	2300      	movs	r3, #0
}
 800235a:	4618      	mov	r0, r3
 800235c:	3714      	adds	r7, #20
 800235e:	46bd      	mov	sp, r7
 8002360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002364:	4770      	bx	lr
	...

08002368 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002368:	b580      	push	{r7, lr}
 800236a:	b086      	sub	sp, #24
 800236c:	af00      	add	r7, sp, #0
 800236e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002370:	4a14      	ldr	r2, [pc, #80]	; (80023c4 <_sbrk+0x5c>)
 8002372:	4b15      	ldr	r3, [pc, #84]	; (80023c8 <_sbrk+0x60>)
 8002374:	1ad3      	subs	r3, r2, r3
 8002376:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002378:	697b      	ldr	r3, [r7, #20]
 800237a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800237c:	4b13      	ldr	r3, [pc, #76]	; (80023cc <_sbrk+0x64>)
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	2b00      	cmp	r3, #0
 8002382:	d102      	bne.n	800238a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002384:	4b11      	ldr	r3, [pc, #68]	; (80023cc <_sbrk+0x64>)
 8002386:	4a12      	ldr	r2, [pc, #72]	; (80023d0 <_sbrk+0x68>)
 8002388:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800238a:	4b10      	ldr	r3, [pc, #64]	; (80023cc <_sbrk+0x64>)
 800238c:	681a      	ldr	r2, [r3, #0]
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	4413      	add	r3, r2
 8002392:	693a      	ldr	r2, [r7, #16]
 8002394:	429a      	cmp	r2, r3
 8002396:	d207      	bcs.n	80023a8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002398:	f002 fc12 	bl	8004bc0 <__errno>
 800239c:	4603      	mov	r3, r0
 800239e:	220c      	movs	r2, #12
 80023a0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80023a2:	f04f 33ff 	mov.w	r3, #4294967295
 80023a6:	e009      	b.n	80023bc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80023a8:	4b08      	ldr	r3, [pc, #32]	; (80023cc <_sbrk+0x64>)
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80023ae:	4b07      	ldr	r3, [pc, #28]	; (80023cc <_sbrk+0x64>)
 80023b0:	681a      	ldr	r2, [r3, #0]
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	4413      	add	r3, r2
 80023b6:	4a05      	ldr	r2, [pc, #20]	; (80023cc <_sbrk+0x64>)
 80023b8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80023ba:	68fb      	ldr	r3, [r7, #12]
}
 80023bc:	4618      	mov	r0, r3
 80023be:	3718      	adds	r7, #24
 80023c0:	46bd      	mov	sp, r7
 80023c2:	bd80      	pop	{r7, pc}
 80023c4:	20020000 	.word	0x20020000
 80023c8:	00000400 	.word	0x00000400
 80023cc:	200000d8 	.word	0x200000d8
 80023d0:	20000290 	.word	0x20000290

080023d4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80023d4:	b480      	push	{r7}
 80023d6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80023d8:	4b06      	ldr	r3, [pc, #24]	; (80023f4 <SystemInit+0x20>)
 80023da:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80023de:	4a05      	ldr	r2, [pc, #20]	; (80023f4 <SystemInit+0x20>)
 80023e0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80023e4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80023e8:	bf00      	nop
 80023ea:	46bd      	mov	sp, r7
 80023ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f0:	4770      	bx	lr
 80023f2:	bf00      	nop
 80023f4:	e000ed00 	.word	0xe000ed00

080023f8 <MX_TIM2_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim4;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80023f8:	b580      	push	{r7, lr}
 80023fa:	b086      	sub	sp, #24
 80023fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80023fe:	f107 0308 	add.w	r3, r7, #8
 8002402:	2200      	movs	r2, #0
 8002404:	601a      	str	r2, [r3, #0]
 8002406:	605a      	str	r2, [r3, #4]
 8002408:	609a      	str	r2, [r3, #8]
 800240a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800240c:	463b      	mov	r3, r7
 800240e:	2200      	movs	r2, #0
 8002410:	601a      	str	r2, [r3, #0]
 8002412:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002414:	4b1d      	ldr	r3, [pc, #116]	; (800248c <MX_TIM2_Init+0x94>)
 8002416:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800241a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 840-1;
 800241c:	4b1b      	ldr	r3, [pc, #108]	; (800248c <MX_TIM2_Init+0x94>)
 800241e:	f240 3247 	movw	r2, #839	; 0x347
 8002422:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002424:	4b19      	ldr	r3, [pc, #100]	; (800248c <MX_TIM2_Init+0x94>)
 8002426:	2200      	movs	r2, #0
 8002428:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 100-1;
 800242a:	4b18      	ldr	r3, [pc, #96]	; (800248c <MX_TIM2_Init+0x94>)
 800242c:	2263      	movs	r2, #99	; 0x63
 800242e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002430:	4b16      	ldr	r3, [pc, #88]	; (800248c <MX_TIM2_Init+0x94>)
 8002432:	2200      	movs	r2, #0
 8002434:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002436:	4b15      	ldr	r3, [pc, #84]	; (800248c <MX_TIM2_Init+0x94>)
 8002438:	2200      	movs	r2, #0
 800243a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800243c:	4813      	ldr	r0, [pc, #76]	; (800248c <MX_TIM2_Init+0x94>)
 800243e:	f001 fe6d 	bl	800411c <HAL_TIM_Base_Init>
 8002442:	4603      	mov	r3, r0
 8002444:	2b00      	cmp	r3, #0
 8002446:	d001      	beq.n	800244c <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8002448:	f7ff fd7c 	bl	8001f44 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800244c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002450:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002452:	f107 0308 	add.w	r3, r7, #8
 8002456:	4619      	mov	r1, r3
 8002458:	480c      	ldr	r0, [pc, #48]	; (800248c <MX_TIM2_Init+0x94>)
 800245a:	f002 f827 	bl	80044ac <HAL_TIM_ConfigClockSource>
 800245e:	4603      	mov	r3, r0
 8002460:	2b00      	cmp	r3, #0
 8002462:	d001      	beq.n	8002468 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8002464:	f7ff fd6e 	bl	8001f44 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002468:	2300      	movs	r3, #0
 800246a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800246c:	2300      	movs	r3, #0
 800246e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002470:	463b      	mov	r3, r7
 8002472:	4619      	mov	r1, r3
 8002474:	4805      	ldr	r0, [pc, #20]	; (800248c <MX_TIM2_Init+0x94>)
 8002476:	f002 fa43 	bl	8004900 <HAL_TIMEx_MasterConfigSynchronization>
 800247a:	4603      	mov	r3, r0
 800247c:	2b00      	cmp	r3, #0
 800247e:	d001      	beq.n	8002484 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8002480:	f7ff fd60 	bl	8001f44 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002484:	bf00      	nop
 8002486:	3718      	adds	r7, #24
 8002488:	46bd      	mov	sp, r7
 800248a:	bd80      	pop	{r7, pc}
 800248c:	20000234 	.word	0x20000234

08002490 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8002490:	b580      	push	{r7, lr}
 8002492:	b086      	sub	sp, #24
 8002494:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002496:	f107 0308 	add.w	r3, r7, #8
 800249a:	2200      	movs	r2, #0
 800249c:	601a      	str	r2, [r3, #0]
 800249e:	605a      	str	r2, [r3, #4]
 80024a0:	609a      	str	r2, [r3, #8]
 80024a2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80024a4:	463b      	mov	r3, r7
 80024a6:	2200      	movs	r2, #0
 80024a8:	601a      	str	r2, [r3, #0]
 80024aa:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80024ac:	4b1d      	ldr	r3, [pc, #116]	; (8002524 <MX_TIM4_Init+0x94>)
 80024ae:	4a1e      	ldr	r2, [pc, #120]	; (8002528 <MX_TIM4_Init+0x98>)
 80024b0:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 840-1;
 80024b2:	4b1c      	ldr	r3, [pc, #112]	; (8002524 <MX_TIM4_Init+0x94>)
 80024b4:	f240 3247 	movw	r2, #839	; 0x347
 80024b8:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80024ba:	4b1a      	ldr	r3, [pc, #104]	; (8002524 <MX_TIM4_Init+0x94>)
 80024bc:	2200      	movs	r2, #0
 80024be:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 100-1;
 80024c0:	4b18      	ldr	r3, [pc, #96]	; (8002524 <MX_TIM4_Init+0x94>)
 80024c2:	2263      	movs	r2, #99	; 0x63
 80024c4:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80024c6:	4b17      	ldr	r3, [pc, #92]	; (8002524 <MX_TIM4_Init+0x94>)
 80024c8:	2200      	movs	r2, #0
 80024ca:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80024cc:	4b15      	ldr	r3, [pc, #84]	; (8002524 <MX_TIM4_Init+0x94>)
 80024ce:	2200      	movs	r2, #0
 80024d0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80024d2:	4814      	ldr	r0, [pc, #80]	; (8002524 <MX_TIM4_Init+0x94>)
 80024d4:	f001 fe22 	bl	800411c <HAL_TIM_Base_Init>
 80024d8:	4603      	mov	r3, r0
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d001      	beq.n	80024e2 <MX_TIM4_Init+0x52>
  {
    Error_Handler();
 80024de:	f7ff fd31 	bl	8001f44 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80024e2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80024e6:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80024e8:	f107 0308 	add.w	r3, r7, #8
 80024ec:	4619      	mov	r1, r3
 80024ee:	480d      	ldr	r0, [pc, #52]	; (8002524 <MX_TIM4_Init+0x94>)
 80024f0:	f001 ffdc 	bl	80044ac <HAL_TIM_ConfigClockSource>
 80024f4:	4603      	mov	r3, r0
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d001      	beq.n	80024fe <MX_TIM4_Init+0x6e>
  {
    Error_Handler();
 80024fa:	f7ff fd23 	bl	8001f44 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80024fe:	2300      	movs	r3, #0
 8002500:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002502:	2300      	movs	r3, #0
 8002504:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002506:	463b      	mov	r3, r7
 8002508:	4619      	mov	r1, r3
 800250a:	4806      	ldr	r0, [pc, #24]	; (8002524 <MX_TIM4_Init+0x94>)
 800250c:	f002 f9f8 	bl	8004900 <HAL_TIMEx_MasterConfigSynchronization>
 8002510:	4603      	mov	r3, r0
 8002512:	2b00      	cmp	r3, #0
 8002514:	d001      	beq.n	800251a <MX_TIM4_Init+0x8a>
  {
    Error_Handler();
 8002516:	f7ff fd15 	bl	8001f44 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 800251a:	bf00      	nop
 800251c:	3718      	adds	r7, #24
 800251e:	46bd      	mov	sp, r7
 8002520:	bd80      	pop	{r7, pc}
 8002522:	bf00      	nop
 8002524:	200001ec 	.word	0x200001ec
 8002528:	40000800 	.word	0x40000800

0800252c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 800252c:	b580      	push	{r7, lr}
 800252e:	b084      	sub	sp, #16
 8002530:	af00      	add	r7, sp, #0
 8002532:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800253c:	d116      	bne.n	800256c <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800253e:	2300      	movs	r3, #0
 8002540:	60fb      	str	r3, [r7, #12]
 8002542:	4b1a      	ldr	r3, [pc, #104]	; (80025ac <HAL_TIM_Base_MspInit+0x80>)
 8002544:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002546:	4a19      	ldr	r2, [pc, #100]	; (80025ac <HAL_TIM_Base_MspInit+0x80>)
 8002548:	f043 0301 	orr.w	r3, r3, #1
 800254c:	6413      	str	r3, [r2, #64]	; 0x40
 800254e:	4b17      	ldr	r3, [pc, #92]	; (80025ac <HAL_TIM_Base_MspInit+0x80>)
 8002550:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002552:	f003 0301 	and.w	r3, r3, #1
 8002556:	60fb      	str	r3, [r7, #12]
 8002558:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800255a:	2200      	movs	r2, #0
 800255c:	2100      	movs	r1, #0
 800255e:	201c      	movs	r0, #28
 8002560:	f000 f9c3 	bl	80028ea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002564:	201c      	movs	r0, #28
 8002566:	f000 f9dc 	bl	8002922 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 800256a:	e01a      	b.n	80025a2 <HAL_TIM_Base_MspInit+0x76>
  else if(tim_baseHandle->Instance==TIM4)
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	4a0f      	ldr	r2, [pc, #60]	; (80025b0 <HAL_TIM_Base_MspInit+0x84>)
 8002572:	4293      	cmp	r3, r2
 8002574:	d115      	bne.n	80025a2 <HAL_TIM_Base_MspInit+0x76>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002576:	2300      	movs	r3, #0
 8002578:	60bb      	str	r3, [r7, #8]
 800257a:	4b0c      	ldr	r3, [pc, #48]	; (80025ac <HAL_TIM_Base_MspInit+0x80>)
 800257c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800257e:	4a0b      	ldr	r2, [pc, #44]	; (80025ac <HAL_TIM_Base_MspInit+0x80>)
 8002580:	f043 0304 	orr.w	r3, r3, #4
 8002584:	6413      	str	r3, [r2, #64]	; 0x40
 8002586:	4b09      	ldr	r3, [pc, #36]	; (80025ac <HAL_TIM_Base_MspInit+0x80>)
 8002588:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800258a:	f003 0304 	and.w	r3, r3, #4
 800258e:	60bb      	str	r3, [r7, #8]
 8002590:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8002592:	2200      	movs	r2, #0
 8002594:	2100      	movs	r1, #0
 8002596:	201e      	movs	r0, #30
 8002598:	f000 f9a7 	bl	80028ea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 800259c:	201e      	movs	r0, #30
 800259e:	f000 f9c0 	bl	8002922 <HAL_NVIC_EnableIRQ>
}
 80025a2:	bf00      	nop
 80025a4:	3710      	adds	r7, #16
 80025a6:	46bd      	mov	sp, r7
 80025a8:	bd80      	pop	{r7, pc}
 80025aa:	bf00      	nop
 80025ac:	40023800 	.word	0x40023800
 80025b0:	40000800 	.word	0x40000800

080025b4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80025b4:	f8df d034 	ldr.w	sp, [pc, #52]	; 80025ec <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80025b8:	480d      	ldr	r0, [pc, #52]	; (80025f0 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80025ba:	490e      	ldr	r1, [pc, #56]	; (80025f4 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80025bc:	4a0e      	ldr	r2, [pc, #56]	; (80025f8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80025be:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80025c0:	e002      	b.n	80025c8 <LoopCopyDataInit>

080025c2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80025c2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80025c4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80025c6:	3304      	adds	r3, #4

080025c8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80025c8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80025ca:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80025cc:	d3f9      	bcc.n	80025c2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80025ce:	4a0b      	ldr	r2, [pc, #44]	; (80025fc <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80025d0:	4c0b      	ldr	r4, [pc, #44]	; (8002600 <LoopFillZerobss+0x26>)
  movs r3, #0
 80025d2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80025d4:	e001      	b.n	80025da <LoopFillZerobss>

080025d6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80025d6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80025d8:	3204      	adds	r2, #4

080025da <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80025da:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80025dc:	d3fb      	bcc.n	80025d6 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80025de:	f7ff fef9 	bl	80023d4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80025e2:	f002 faf3 	bl	8004bcc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80025e6:	f7ff fc0d 	bl	8001e04 <main>
  bx  lr    
 80025ea:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80025ec:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80025f0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80025f4:	20000078 	.word	0x20000078
  ldr r2, =_sidata
 80025f8:	0800912c 	.word	0x0800912c
  ldr r2, =_sbss
 80025fc:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 8002600:	20000290 	.word	0x20000290

08002604 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002604:	e7fe      	b.n	8002604 <ADC_IRQHandler>
	...

08002608 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002608:	b580      	push	{r7, lr}
 800260a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800260c:	4b0e      	ldr	r3, [pc, #56]	; (8002648 <HAL_Init+0x40>)
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	4a0d      	ldr	r2, [pc, #52]	; (8002648 <HAL_Init+0x40>)
 8002612:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002616:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002618:	4b0b      	ldr	r3, [pc, #44]	; (8002648 <HAL_Init+0x40>)
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	4a0a      	ldr	r2, [pc, #40]	; (8002648 <HAL_Init+0x40>)
 800261e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002622:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002624:	4b08      	ldr	r3, [pc, #32]	; (8002648 <HAL_Init+0x40>)
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	4a07      	ldr	r2, [pc, #28]	; (8002648 <HAL_Init+0x40>)
 800262a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800262e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002630:	2003      	movs	r0, #3
 8002632:	f000 f94f 	bl	80028d4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002636:	200f      	movs	r0, #15
 8002638:	f000 f808 	bl	800264c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800263c:	f7ff fd9e 	bl	800217c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002640:	2300      	movs	r3, #0
}
 8002642:	4618      	mov	r0, r3
 8002644:	bd80      	pop	{r7, pc}
 8002646:	bf00      	nop
 8002648:	40023c00 	.word	0x40023c00

0800264c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800264c:	b580      	push	{r7, lr}
 800264e:	b082      	sub	sp, #8
 8002650:	af00      	add	r7, sp, #0
 8002652:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002654:	4b12      	ldr	r3, [pc, #72]	; (80026a0 <HAL_InitTick+0x54>)
 8002656:	681a      	ldr	r2, [r3, #0]
 8002658:	4b12      	ldr	r3, [pc, #72]	; (80026a4 <HAL_InitTick+0x58>)
 800265a:	781b      	ldrb	r3, [r3, #0]
 800265c:	4619      	mov	r1, r3
 800265e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002662:	fbb3 f3f1 	udiv	r3, r3, r1
 8002666:	fbb2 f3f3 	udiv	r3, r2, r3
 800266a:	4618      	mov	r0, r3
 800266c:	f000 f967 	bl	800293e <HAL_SYSTICK_Config>
 8002670:	4603      	mov	r3, r0
 8002672:	2b00      	cmp	r3, #0
 8002674:	d001      	beq.n	800267a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002676:	2301      	movs	r3, #1
 8002678:	e00e      	b.n	8002698 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	2b0f      	cmp	r3, #15
 800267e:	d80a      	bhi.n	8002696 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002680:	2200      	movs	r2, #0
 8002682:	6879      	ldr	r1, [r7, #4]
 8002684:	f04f 30ff 	mov.w	r0, #4294967295
 8002688:	f000 f92f 	bl	80028ea <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800268c:	4a06      	ldr	r2, [pc, #24]	; (80026a8 <HAL_InitTick+0x5c>)
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002692:	2300      	movs	r3, #0
 8002694:	e000      	b.n	8002698 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002696:	2301      	movs	r3, #1
}
 8002698:	4618      	mov	r0, r3
 800269a:	3708      	adds	r7, #8
 800269c:	46bd      	mov	sp, r7
 800269e:	bd80      	pop	{r7, pc}
 80026a0:	20000008 	.word	0x20000008
 80026a4:	20000010 	.word	0x20000010
 80026a8:	2000000c 	.word	0x2000000c

080026ac <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80026ac:	b480      	push	{r7}
 80026ae:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80026b0:	4b06      	ldr	r3, [pc, #24]	; (80026cc <HAL_IncTick+0x20>)
 80026b2:	781b      	ldrb	r3, [r3, #0]
 80026b4:	461a      	mov	r2, r3
 80026b6:	4b06      	ldr	r3, [pc, #24]	; (80026d0 <HAL_IncTick+0x24>)
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	4413      	add	r3, r2
 80026bc:	4a04      	ldr	r2, [pc, #16]	; (80026d0 <HAL_IncTick+0x24>)
 80026be:	6013      	str	r3, [r2, #0]
}
 80026c0:	bf00      	nop
 80026c2:	46bd      	mov	sp, r7
 80026c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c8:	4770      	bx	lr
 80026ca:	bf00      	nop
 80026cc:	20000010 	.word	0x20000010
 80026d0:	2000027c 	.word	0x2000027c

080026d4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80026d4:	b480      	push	{r7}
 80026d6:	af00      	add	r7, sp, #0
  return uwTick;
 80026d8:	4b03      	ldr	r3, [pc, #12]	; (80026e8 <HAL_GetTick+0x14>)
 80026da:	681b      	ldr	r3, [r3, #0]
}
 80026dc:	4618      	mov	r0, r3
 80026de:	46bd      	mov	sp, r7
 80026e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026e4:	4770      	bx	lr
 80026e6:	bf00      	nop
 80026e8:	2000027c 	.word	0x2000027c

080026ec <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80026ec:	b580      	push	{r7, lr}
 80026ee:	b084      	sub	sp, #16
 80026f0:	af00      	add	r7, sp, #0
 80026f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80026f4:	f7ff ffee 	bl	80026d4 <HAL_GetTick>
 80026f8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80026fe:	68fb      	ldr	r3, [r7, #12]
 8002700:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002704:	d005      	beq.n	8002712 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002706:	4b0a      	ldr	r3, [pc, #40]	; (8002730 <HAL_Delay+0x44>)
 8002708:	781b      	ldrb	r3, [r3, #0]
 800270a:	461a      	mov	r2, r3
 800270c:	68fb      	ldr	r3, [r7, #12]
 800270e:	4413      	add	r3, r2
 8002710:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002712:	bf00      	nop
 8002714:	f7ff ffde 	bl	80026d4 <HAL_GetTick>
 8002718:	4602      	mov	r2, r0
 800271a:	68bb      	ldr	r3, [r7, #8]
 800271c:	1ad3      	subs	r3, r2, r3
 800271e:	68fa      	ldr	r2, [r7, #12]
 8002720:	429a      	cmp	r2, r3
 8002722:	d8f7      	bhi.n	8002714 <HAL_Delay+0x28>
  {
  }
}
 8002724:	bf00      	nop
 8002726:	bf00      	nop
 8002728:	3710      	adds	r7, #16
 800272a:	46bd      	mov	sp, r7
 800272c:	bd80      	pop	{r7, pc}
 800272e:	bf00      	nop
 8002730:	20000010 	.word	0x20000010

08002734 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002734:	b480      	push	{r7}
 8002736:	b085      	sub	sp, #20
 8002738:	af00      	add	r7, sp, #0
 800273a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	f003 0307 	and.w	r3, r3, #7
 8002742:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002744:	4b0c      	ldr	r3, [pc, #48]	; (8002778 <__NVIC_SetPriorityGrouping+0x44>)
 8002746:	68db      	ldr	r3, [r3, #12]
 8002748:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800274a:	68ba      	ldr	r2, [r7, #8]
 800274c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002750:	4013      	ands	r3, r2
 8002752:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002754:	68fb      	ldr	r3, [r7, #12]
 8002756:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002758:	68bb      	ldr	r3, [r7, #8]
 800275a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800275c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002760:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002764:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002766:	4a04      	ldr	r2, [pc, #16]	; (8002778 <__NVIC_SetPriorityGrouping+0x44>)
 8002768:	68bb      	ldr	r3, [r7, #8]
 800276a:	60d3      	str	r3, [r2, #12]
}
 800276c:	bf00      	nop
 800276e:	3714      	adds	r7, #20
 8002770:	46bd      	mov	sp, r7
 8002772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002776:	4770      	bx	lr
 8002778:	e000ed00 	.word	0xe000ed00

0800277c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800277c:	b480      	push	{r7}
 800277e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002780:	4b04      	ldr	r3, [pc, #16]	; (8002794 <__NVIC_GetPriorityGrouping+0x18>)
 8002782:	68db      	ldr	r3, [r3, #12]
 8002784:	0a1b      	lsrs	r3, r3, #8
 8002786:	f003 0307 	and.w	r3, r3, #7
}
 800278a:	4618      	mov	r0, r3
 800278c:	46bd      	mov	sp, r7
 800278e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002792:	4770      	bx	lr
 8002794:	e000ed00 	.word	0xe000ed00

08002798 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002798:	b480      	push	{r7}
 800279a:	b083      	sub	sp, #12
 800279c:	af00      	add	r7, sp, #0
 800279e:	4603      	mov	r3, r0
 80027a0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80027a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	db0b      	blt.n	80027c2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80027aa:	79fb      	ldrb	r3, [r7, #7]
 80027ac:	f003 021f 	and.w	r2, r3, #31
 80027b0:	4907      	ldr	r1, [pc, #28]	; (80027d0 <__NVIC_EnableIRQ+0x38>)
 80027b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027b6:	095b      	lsrs	r3, r3, #5
 80027b8:	2001      	movs	r0, #1
 80027ba:	fa00 f202 	lsl.w	r2, r0, r2
 80027be:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80027c2:	bf00      	nop
 80027c4:	370c      	adds	r7, #12
 80027c6:	46bd      	mov	sp, r7
 80027c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027cc:	4770      	bx	lr
 80027ce:	bf00      	nop
 80027d0:	e000e100 	.word	0xe000e100

080027d4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80027d4:	b480      	push	{r7}
 80027d6:	b083      	sub	sp, #12
 80027d8:	af00      	add	r7, sp, #0
 80027da:	4603      	mov	r3, r0
 80027dc:	6039      	str	r1, [r7, #0]
 80027de:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80027e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	db0a      	blt.n	80027fe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80027e8:	683b      	ldr	r3, [r7, #0]
 80027ea:	b2da      	uxtb	r2, r3
 80027ec:	490c      	ldr	r1, [pc, #48]	; (8002820 <__NVIC_SetPriority+0x4c>)
 80027ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027f2:	0112      	lsls	r2, r2, #4
 80027f4:	b2d2      	uxtb	r2, r2
 80027f6:	440b      	add	r3, r1
 80027f8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80027fc:	e00a      	b.n	8002814 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80027fe:	683b      	ldr	r3, [r7, #0]
 8002800:	b2da      	uxtb	r2, r3
 8002802:	4908      	ldr	r1, [pc, #32]	; (8002824 <__NVIC_SetPriority+0x50>)
 8002804:	79fb      	ldrb	r3, [r7, #7]
 8002806:	f003 030f 	and.w	r3, r3, #15
 800280a:	3b04      	subs	r3, #4
 800280c:	0112      	lsls	r2, r2, #4
 800280e:	b2d2      	uxtb	r2, r2
 8002810:	440b      	add	r3, r1
 8002812:	761a      	strb	r2, [r3, #24]
}
 8002814:	bf00      	nop
 8002816:	370c      	adds	r7, #12
 8002818:	46bd      	mov	sp, r7
 800281a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800281e:	4770      	bx	lr
 8002820:	e000e100 	.word	0xe000e100
 8002824:	e000ed00 	.word	0xe000ed00

08002828 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002828:	b480      	push	{r7}
 800282a:	b089      	sub	sp, #36	; 0x24
 800282c:	af00      	add	r7, sp, #0
 800282e:	60f8      	str	r0, [r7, #12]
 8002830:	60b9      	str	r1, [r7, #8]
 8002832:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	f003 0307 	and.w	r3, r3, #7
 800283a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800283c:	69fb      	ldr	r3, [r7, #28]
 800283e:	f1c3 0307 	rsb	r3, r3, #7
 8002842:	2b04      	cmp	r3, #4
 8002844:	bf28      	it	cs
 8002846:	2304      	movcs	r3, #4
 8002848:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800284a:	69fb      	ldr	r3, [r7, #28]
 800284c:	3304      	adds	r3, #4
 800284e:	2b06      	cmp	r3, #6
 8002850:	d902      	bls.n	8002858 <NVIC_EncodePriority+0x30>
 8002852:	69fb      	ldr	r3, [r7, #28]
 8002854:	3b03      	subs	r3, #3
 8002856:	e000      	b.n	800285a <NVIC_EncodePriority+0x32>
 8002858:	2300      	movs	r3, #0
 800285a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800285c:	f04f 32ff 	mov.w	r2, #4294967295
 8002860:	69bb      	ldr	r3, [r7, #24]
 8002862:	fa02 f303 	lsl.w	r3, r2, r3
 8002866:	43da      	mvns	r2, r3
 8002868:	68bb      	ldr	r3, [r7, #8]
 800286a:	401a      	ands	r2, r3
 800286c:	697b      	ldr	r3, [r7, #20]
 800286e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002870:	f04f 31ff 	mov.w	r1, #4294967295
 8002874:	697b      	ldr	r3, [r7, #20]
 8002876:	fa01 f303 	lsl.w	r3, r1, r3
 800287a:	43d9      	mvns	r1, r3
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002880:	4313      	orrs	r3, r2
         );
}
 8002882:	4618      	mov	r0, r3
 8002884:	3724      	adds	r7, #36	; 0x24
 8002886:	46bd      	mov	sp, r7
 8002888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800288c:	4770      	bx	lr
	...

08002890 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002890:	b580      	push	{r7, lr}
 8002892:	b082      	sub	sp, #8
 8002894:	af00      	add	r7, sp, #0
 8002896:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	3b01      	subs	r3, #1
 800289c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80028a0:	d301      	bcc.n	80028a6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80028a2:	2301      	movs	r3, #1
 80028a4:	e00f      	b.n	80028c6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80028a6:	4a0a      	ldr	r2, [pc, #40]	; (80028d0 <SysTick_Config+0x40>)
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	3b01      	subs	r3, #1
 80028ac:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80028ae:	210f      	movs	r1, #15
 80028b0:	f04f 30ff 	mov.w	r0, #4294967295
 80028b4:	f7ff ff8e 	bl	80027d4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80028b8:	4b05      	ldr	r3, [pc, #20]	; (80028d0 <SysTick_Config+0x40>)
 80028ba:	2200      	movs	r2, #0
 80028bc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80028be:	4b04      	ldr	r3, [pc, #16]	; (80028d0 <SysTick_Config+0x40>)
 80028c0:	2207      	movs	r2, #7
 80028c2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80028c4:	2300      	movs	r3, #0
}
 80028c6:	4618      	mov	r0, r3
 80028c8:	3708      	adds	r7, #8
 80028ca:	46bd      	mov	sp, r7
 80028cc:	bd80      	pop	{r7, pc}
 80028ce:	bf00      	nop
 80028d0:	e000e010 	.word	0xe000e010

080028d4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80028d4:	b580      	push	{r7, lr}
 80028d6:	b082      	sub	sp, #8
 80028d8:	af00      	add	r7, sp, #0
 80028da:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80028dc:	6878      	ldr	r0, [r7, #4]
 80028de:	f7ff ff29 	bl	8002734 <__NVIC_SetPriorityGrouping>
}
 80028e2:	bf00      	nop
 80028e4:	3708      	adds	r7, #8
 80028e6:	46bd      	mov	sp, r7
 80028e8:	bd80      	pop	{r7, pc}

080028ea <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80028ea:	b580      	push	{r7, lr}
 80028ec:	b086      	sub	sp, #24
 80028ee:	af00      	add	r7, sp, #0
 80028f0:	4603      	mov	r3, r0
 80028f2:	60b9      	str	r1, [r7, #8]
 80028f4:	607a      	str	r2, [r7, #4]
 80028f6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80028f8:	2300      	movs	r3, #0
 80028fa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80028fc:	f7ff ff3e 	bl	800277c <__NVIC_GetPriorityGrouping>
 8002900:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002902:	687a      	ldr	r2, [r7, #4]
 8002904:	68b9      	ldr	r1, [r7, #8]
 8002906:	6978      	ldr	r0, [r7, #20]
 8002908:	f7ff ff8e 	bl	8002828 <NVIC_EncodePriority>
 800290c:	4602      	mov	r2, r0
 800290e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002912:	4611      	mov	r1, r2
 8002914:	4618      	mov	r0, r3
 8002916:	f7ff ff5d 	bl	80027d4 <__NVIC_SetPriority>
}
 800291a:	bf00      	nop
 800291c:	3718      	adds	r7, #24
 800291e:	46bd      	mov	sp, r7
 8002920:	bd80      	pop	{r7, pc}

08002922 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002922:	b580      	push	{r7, lr}
 8002924:	b082      	sub	sp, #8
 8002926:	af00      	add	r7, sp, #0
 8002928:	4603      	mov	r3, r0
 800292a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800292c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002930:	4618      	mov	r0, r3
 8002932:	f7ff ff31 	bl	8002798 <__NVIC_EnableIRQ>
}
 8002936:	bf00      	nop
 8002938:	3708      	adds	r7, #8
 800293a:	46bd      	mov	sp, r7
 800293c:	bd80      	pop	{r7, pc}

0800293e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800293e:	b580      	push	{r7, lr}
 8002940:	b082      	sub	sp, #8
 8002942:	af00      	add	r7, sp, #0
 8002944:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002946:	6878      	ldr	r0, [r7, #4]
 8002948:	f7ff ffa2 	bl	8002890 <SysTick_Config>
 800294c:	4603      	mov	r3, r0
}
 800294e:	4618      	mov	r0, r3
 8002950:	3708      	adds	r7, #8
 8002952:	46bd      	mov	sp, r7
 8002954:	bd80      	pop	{r7, pc}
	...

08002958 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002958:	b480      	push	{r7}
 800295a:	b089      	sub	sp, #36	; 0x24
 800295c:	af00      	add	r7, sp, #0
 800295e:	6078      	str	r0, [r7, #4]
 8002960:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002962:	2300      	movs	r3, #0
 8002964:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002966:	2300      	movs	r3, #0
 8002968:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800296a:	2300      	movs	r3, #0
 800296c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800296e:	2300      	movs	r3, #0
 8002970:	61fb      	str	r3, [r7, #28]
 8002972:	e16b      	b.n	8002c4c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002974:	2201      	movs	r2, #1
 8002976:	69fb      	ldr	r3, [r7, #28]
 8002978:	fa02 f303 	lsl.w	r3, r2, r3
 800297c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800297e:	683b      	ldr	r3, [r7, #0]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	697a      	ldr	r2, [r7, #20]
 8002984:	4013      	ands	r3, r2
 8002986:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002988:	693a      	ldr	r2, [r7, #16]
 800298a:	697b      	ldr	r3, [r7, #20]
 800298c:	429a      	cmp	r2, r3
 800298e:	f040 815a 	bne.w	8002c46 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002992:	683b      	ldr	r3, [r7, #0]
 8002994:	685b      	ldr	r3, [r3, #4]
 8002996:	f003 0303 	and.w	r3, r3, #3
 800299a:	2b01      	cmp	r3, #1
 800299c:	d005      	beq.n	80029aa <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800299e:	683b      	ldr	r3, [r7, #0]
 80029a0:	685b      	ldr	r3, [r3, #4]
 80029a2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80029a6:	2b02      	cmp	r3, #2
 80029a8:	d130      	bne.n	8002a0c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	689b      	ldr	r3, [r3, #8]
 80029ae:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80029b0:	69fb      	ldr	r3, [r7, #28]
 80029b2:	005b      	lsls	r3, r3, #1
 80029b4:	2203      	movs	r2, #3
 80029b6:	fa02 f303 	lsl.w	r3, r2, r3
 80029ba:	43db      	mvns	r3, r3
 80029bc:	69ba      	ldr	r2, [r7, #24]
 80029be:	4013      	ands	r3, r2
 80029c0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80029c2:	683b      	ldr	r3, [r7, #0]
 80029c4:	68da      	ldr	r2, [r3, #12]
 80029c6:	69fb      	ldr	r3, [r7, #28]
 80029c8:	005b      	lsls	r3, r3, #1
 80029ca:	fa02 f303 	lsl.w	r3, r2, r3
 80029ce:	69ba      	ldr	r2, [r7, #24]
 80029d0:	4313      	orrs	r3, r2
 80029d2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	69ba      	ldr	r2, [r7, #24]
 80029d8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	685b      	ldr	r3, [r3, #4]
 80029de:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80029e0:	2201      	movs	r2, #1
 80029e2:	69fb      	ldr	r3, [r7, #28]
 80029e4:	fa02 f303 	lsl.w	r3, r2, r3
 80029e8:	43db      	mvns	r3, r3
 80029ea:	69ba      	ldr	r2, [r7, #24]
 80029ec:	4013      	ands	r3, r2
 80029ee:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80029f0:	683b      	ldr	r3, [r7, #0]
 80029f2:	685b      	ldr	r3, [r3, #4]
 80029f4:	091b      	lsrs	r3, r3, #4
 80029f6:	f003 0201 	and.w	r2, r3, #1
 80029fa:	69fb      	ldr	r3, [r7, #28]
 80029fc:	fa02 f303 	lsl.w	r3, r2, r3
 8002a00:	69ba      	ldr	r2, [r7, #24]
 8002a02:	4313      	orrs	r3, r2
 8002a04:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	69ba      	ldr	r2, [r7, #24]
 8002a0a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002a0c:	683b      	ldr	r3, [r7, #0]
 8002a0e:	685b      	ldr	r3, [r3, #4]
 8002a10:	f003 0303 	and.w	r3, r3, #3
 8002a14:	2b03      	cmp	r3, #3
 8002a16:	d017      	beq.n	8002a48 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	68db      	ldr	r3, [r3, #12]
 8002a1c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002a1e:	69fb      	ldr	r3, [r7, #28]
 8002a20:	005b      	lsls	r3, r3, #1
 8002a22:	2203      	movs	r2, #3
 8002a24:	fa02 f303 	lsl.w	r3, r2, r3
 8002a28:	43db      	mvns	r3, r3
 8002a2a:	69ba      	ldr	r2, [r7, #24]
 8002a2c:	4013      	ands	r3, r2
 8002a2e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002a30:	683b      	ldr	r3, [r7, #0]
 8002a32:	689a      	ldr	r2, [r3, #8]
 8002a34:	69fb      	ldr	r3, [r7, #28]
 8002a36:	005b      	lsls	r3, r3, #1
 8002a38:	fa02 f303 	lsl.w	r3, r2, r3
 8002a3c:	69ba      	ldr	r2, [r7, #24]
 8002a3e:	4313      	orrs	r3, r2
 8002a40:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	69ba      	ldr	r2, [r7, #24]
 8002a46:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002a48:	683b      	ldr	r3, [r7, #0]
 8002a4a:	685b      	ldr	r3, [r3, #4]
 8002a4c:	f003 0303 	and.w	r3, r3, #3
 8002a50:	2b02      	cmp	r3, #2
 8002a52:	d123      	bne.n	8002a9c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002a54:	69fb      	ldr	r3, [r7, #28]
 8002a56:	08da      	lsrs	r2, r3, #3
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	3208      	adds	r2, #8
 8002a5c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002a60:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002a62:	69fb      	ldr	r3, [r7, #28]
 8002a64:	f003 0307 	and.w	r3, r3, #7
 8002a68:	009b      	lsls	r3, r3, #2
 8002a6a:	220f      	movs	r2, #15
 8002a6c:	fa02 f303 	lsl.w	r3, r2, r3
 8002a70:	43db      	mvns	r3, r3
 8002a72:	69ba      	ldr	r2, [r7, #24]
 8002a74:	4013      	ands	r3, r2
 8002a76:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002a78:	683b      	ldr	r3, [r7, #0]
 8002a7a:	691a      	ldr	r2, [r3, #16]
 8002a7c:	69fb      	ldr	r3, [r7, #28]
 8002a7e:	f003 0307 	and.w	r3, r3, #7
 8002a82:	009b      	lsls	r3, r3, #2
 8002a84:	fa02 f303 	lsl.w	r3, r2, r3
 8002a88:	69ba      	ldr	r2, [r7, #24]
 8002a8a:	4313      	orrs	r3, r2
 8002a8c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002a8e:	69fb      	ldr	r3, [r7, #28]
 8002a90:	08da      	lsrs	r2, r3, #3
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	3208      	adds	r2, #8
 8002a96:	69b9      	ldr	r1, [r7, #24]
 8002a98:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002aa2:	69fb      	ldr	r3, [r7, #28]
 8002aa4:	005b      	lsls	r3, r3, #1
 8002aa6:	2203      	movs	r2, #3
 8002aa8:	fa02 f303 	lsl.w	r3, r2, r3
 8002aac:	43db      	mvns	r3, r3
 8002aae:	69ba      	ldr	r2, [r7, #24]
 8002ab0:	4013      	ands	r3, r2
 8002ab2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002ab4:	683b      	ldr	r3, [r7, #0]
 8002ab6:	685b      	ldr	r3, [r3, #4]
 8002ab8:	f003 0203 	and.w	r2, r3, #3
 8002abc:	69fb      	ldr	r3, [r7, #28]
 8002abe:	005b      	lsls	r3, r3, #1
 8002ac0:	fa02 f303 	lsl.w	r3, r2, r3
 8002ac4:	69ba      	ldr	r2, [r7, #24]
 8002ac6:	4313      	orrs	r3, r2
 8002ac8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	69ba      	ldr	r2, [r7, #24]
 8002ace:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002ad0:	683b      	ldr	r3, [r7, #0]
 8002ad2:	685b      	ldr	r3, [r3, #4]
 8002ad4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	f000 80b4 	beq.w	8002c46 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002ade:	2300      	movs	r3, #0
 8002ae0:	60fb      	str	r3, [r7, #12]
 8002ae2:	4b60      	ldr	r3, [pc, #384]	; (8002c64 <HAL_GPIO_Init+0x30c>)
 8002ae4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ae6:	4a5f      	ldr	r2, [pc, #380]	; (8002c64 <HAL_GPIO_Init+0x30c>)
 8002ae8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002aec:	6453      	str	r3, [r2, #68]	; 0x44
 8002aee:	4b5d      	ldr	r3, [pc, #372]	; (8002c64 <HAL_GPIO_Init+0x30c>)
 8002af0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002af2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002af6:	60fb      	str	r3, [r7, #12]
 8002af8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002afa:	4a5b      	ldr	r2, [pc, #364]	; (8002c68 <HAL_GPIO_Init+0x310>)
 8002afc:	69fb      	ldr	r3, [r7, #28]
 8002afe:	089b      	lsrs	r3, r3, #2
 8002b00:	3302      	adds	r3, #2
 8002b02:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002b06:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002b08:	69fb      	ldr	r3, [r7, #28]
 8002b0a:	f003 0303 	and.w	r3, r3, #3
 8002b0e:	009b      	lsls	r3, r3, #2
 8002b10:	220f      	movs	r2, #15
 8002b12:	fa02 f303 	lsl.w	r3, r2, r3
 8002b16:	43db      	mvns	r3, r3
 8002b18:	69ba      	ldr	r2, [r7, #24]
 8002b1a:	4013      	ands	r3, r2
 8002b1c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	4a52      	ldr	r2, [pc, #328]	; (8002c6c <HAL_GPIO_Init+0x314>)
 8002b22:	4293      	cmp	r3, r2
 8002b24:	d02b      	beq.n	8002b7e <HAL_GPIO_Init+0x226>
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	4a51      	ldr	r2, [pc, #324]	; (8002c70 <HAL_GPIO_Init+0x318>)
 8002b2a:	4293      	cmp	r3, r2
 8002b2c:	d025      	beq.n	8002b7a <HAL_GPIO_Init+0x222>
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	4a50      	ldr	r2, [pc, #320]	; (8002c74 <HAL_GPIO_Init+0x31c>)
 8002b32:	4293      	cmp	r3, r2
 8002b34:	d01f      	beq.n	8002b76 <HAL_GPIO_Init+0x21e>
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	4a4f      	ldr	r2, [pc, #316]	; (8002c78 <HAL_GPIO_Init+0x320>)
 8002b3a:	4293      	cmp	r3, r2
 8002b3c:	d019      	beq.n	8002b72 <HAL_GPIO_Init+0x21a>
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	4a4e      	ldr	r2, [pc, #312]	; (8002c7c <HAL_GPIO_Init+0x324>)
 8002b42:	4293      	cmp	r3, r2
 8002b44:	d013      	beq.n	8002b6e <HAL_GPIO_Init+0x216>
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	4a4d      	ldr	r2, [pc, #308]	; (8002c80 <HAL_GPIO_Init+0x328>)
 8002b4a:	4293      	cmp	r3, r2
 8002b4c:	d00d      	beq.n	8002b6a <HAL_GPIO_Init+0x212>
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	4a4c      	ldr	r2, [pc, #304]	; (8002c84 <HAL_GPIO_Init+0x32c>)
 8002b52:	4293      	cmp	r3, r2
 8002b54:	d007      	beq.n	8002b66 <HAL_GPIO_Init+0x20e>
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	4a4b      	ldr	r2, [pc, #300]	; (8002c88 <HAL_GPIO_Init+0x330>)
 8002b5a:	4293      	cmp	r3, r2
 8002b5c:	d101      	bne.n	8002b62 <HAL_GPIO_Init+0x20a>
 8002b5e:	2307      	movs	r3, #7
 8002b60:	e00e      	b.n	8002b80 <HAL_GPIO_Init+0x228>
 8002b62:	2308      	movs	r3, #8
 8002b64:	e00c      	b.n	8002b80 <HAL_GPIO_Init+0x228>
 8002b66:	2306      	movs	r3, #6
 8002b68:	e00a      	b.n	8002b80 <HAL_GPIO_Init+0x228>
 8002b6a:	2305      	movs	r3, #5
 8002b6c:	e008      	b.n	8002b80 <HAL_GPIO_Init+0x228>
 8002b6e:	2304      	movs	r3, #4
 8002b70:	e006      	b.n	8002b80 <HAL_GPIO_Init+0x228>
 8002b72:	2303      	movs	r3, #3
 8002b74:	e004      	b.n	8002b80 <HAL_GPIO_Init+0x228>
 8002b76:	2302      	movs	r3, #2
 8002b78:	e002      	b.n	8002b80 <HAL_GPIO_Init+0x228>
 8002b7a:	2301      	movs	r3, #1
 8002b7c:	e000      	b.n	8002b80 <HAL_GPIO_Init+0x228>
 8002b7e:	2300      	movs	r3, #0
 8002b80:	69fa      	ldr	r2, [r7, #28]
 8002b82:	f002 0203 	and.w	r2, r2, #3
 8002b86:	0092      	lsls	r2, r2, #2
 8002b88:	4093      	lsls	r3, r2
 8002b8a:	69ba      	ldr	r2, [r7, #24]
 8002b8c:	4313      	orrs	r3, r2
 8002b8e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002b90:	4935      	ldr	r1, [pc, #212]	; (8002c68 <HAL_GPIO_Init+0x310>)
 8002b92:	69fb      	ldr	r3, [r7, #28]
 8002b94:	089b      	lsrs	r3, r3, #2
 8002b96:	3302      	adds	r3, #2
 8002b98:	69ba      	ldr	r2, [r7, #24]
 8002b9a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002b9e:	4b3b      	ldr	r3, [pc, #236]	; (8002c8c <HAL_GPIO_Init+0x334>)
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002ba4:	693b      	ldr	r3, [r7, #16]
 8002ba6:	43db      	mvns	r3, r3
 8002ba8:	69ba      	ldr	r2, [r7, #24]
 8002baa:	4013      	ands	r3, r2
 8002bac:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002bae:	683b      	ldr	r3, [r7, #0]
 8002bb0:	685b      	ldr	r3, [r3, #4]
 8002bb2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d003      	beq.n	8002bc2 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8002bba:	69ba      	ldr	r2, [r7, #24]
 8002bbc:	693b      	ldr	r3, [r7, #16]
 8002bbe:	4313      	orrs	r3, r2
 8002bc0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002bc2:	4a32      	ldr	r2, [pc, #200]	; (8002c8c <HAL_GPIO_Init+0x334>)
 8002bc4:	69bb      	ldr	r3, [r7, #24]
 8002bc6:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002bc8:	4b30      	ldr	r3, [pc, #192]	; (8002c8c <HAL_GPIO_Init+0x334>)
 8002bca:	685b      	ldr	r3, [r3, #4]
 8002bcc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002bce:	693b      	ldr	r3, [r7, #16]
 8002bd0:	43db      	mvns	r3, r3
 8002bd2:	69ba      	ldr	r2, [r7, #24]
 8002bd4:	4013      	ands	r3, r2
 8002bd6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002bd8:	683b      	ldr	r3, [r7, #0]
 8002bda:	685b      	ldr	r3, [r3, #4]
 8002bdc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	d003      	beq.n	8002bec <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002be4:	69ba      	ldr	r2, [r7, #24]
 8002be6:	693b      	ldr	r3, [r7, #16]
 8002be8:	4313      	orrs	r3, r2
 8002bea:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002bec:	4a27      	ldr	r2, [pc, #156]	; (8002c8c <HAL_GPIO_Init+0x334>)
 8002bee:	69bb      	ldr	r3, [r7, #24]
 8002bf0:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002bf2:	4b26      	ldr	r3, [pc, #152]	; (8002c8c <HAL_GPIO_Init+0x334>)
 8002bf4:	689b      	ldr	r3, [r3, #8]
 8002bf6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002bf8:	693b      	ldr	r3, [r7, #16]
 8002bfa:	43db      	mvns	r3, r3
 8002bfc:	69ba      	ldr	r2, [r7, #24]
 8002bfe:	4013      	ands	r3, r2
 8002c00:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002c02:	683b      	ldr	r3, [r7, #0]
 8002c04:	685b      	ldr	r3, [r3, #4]
 8002c06:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d003      	beq.n	8002c16 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8002c0e:	69ba      	ldr	r2, [r7, #24]
 8002c10:	693b      	ldr	r3, [r7, #16]
 8002c12:	4313      	orrs	r3, r2
 8002c14:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002c16:	4a1d      	ldr	r2, [pc, #116]	; (8002c8c <HAL_GPIO_Init+0x334>)
 8002c18:	69bb      	ldr	r3, [r7, #24]
 8002c1a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002c1c:	4b1b      	ldr	r3, [pc, #108]	; (8002c8c <HAL_GPIO_Init+0x334>)
 8002c1e:	68db      	ldr	r3, [r3, #12]
 8002c20:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002c22:	693b      	ldr	r3, [r7, #16]
 8002c24:	43db      	mvns	r3, r3
 8002c26:	69ba      	ldr	r2, [r7, #24]
 8002c28:	4013      	ands	r3, r2
 8002c2a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002c2c:	683b      	ldr	r3, [r7, #0]
 8002c2e:	685b      	ldr	r3, [r3, #4]
 8002c30:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d003      	beq.n	8002c40 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8002c38:	69ba      	ldr	r2, [r7, #24]
 8002c3a:	693b      	ldr	r3, [r7, #16]
 8002c3c:	4313      	orrs	r3, r2
 8002c3e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002c40:	4a12      	ldr	r2, [pc, #72]	; (8002c8c <HAL_GPIO_Init+0x334>)
 8002c42:	69bb      	ldr	r3, [r7, #24]
 8002c44:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002c46:	69fb      	ldr	r3, [r7, #28]
 8002c48:	3301      	adds	r3, #1
 8002c4a:	61fb      	str	r3, [r7, #28]
 8002c4c:	69fb      	ldr	r3, [r7, #28]
 8002c4e:	2b0f      	cmp	r3, #15
 8002c50:	f67f ae90 	bls.w	8002974 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002c54:	bf00      	nop
 8002c56:	bf00      	nop
 8002c58:	3724      	adds	r7, #36	; 0x24
 8002c5a:	46bd      	mov	sp, r7
 8002c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c60:	4770      	bx	lr
 8002c62:	bf00      	nop
 8002c64:	40023800 	.word	0x40023800
 8002c68:	40013800 	.word	0x40013800
 8002c6c:	40020000 	.word	0x40020000
 8002c70:	40020400 	.word	0x40020400
 8002c74:	40020800 	.word	0x40020800
 8002c78:	40020c00 	.word	0x40020c00
 8002c7c:	40021000 	.word	0x40021000
 8002c80:	40021400 	.word	0x40021400
 8002c84:	40021800 	.word	0x40021800
 8002c88:	40021c00 	.word	0x40021c00
 8002c8c:	40013c00 	.word	0x40013c00

08002c90 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002c90:	b480      	push	{r7}
 8002c92:	b083      	sub	sp, #12
 8002c94:	af00      	add	r7, sp, #0
 8002c96:	6078      	str	r0, [r7, #4]
 8002c98:	460b      	mov	r3, r1
 8002c9a:	807b      	strh	r3, [r7, #2]
 8002c9c:	4613      	mov	r3, r2
 8002c9e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002ca0:	787b      	ldrb	r3, [r7, #1]
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d003      	beq.n	8002cae <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002ca6:	887a      	ldrh	r2, [r7, #2]
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002cac:	e003      	b.n	8002cb6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002cae:	887b      	ldrh	r3, [r7, #2]
 8002cb0:	041a      	lsls	r2, r3, #16
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	619a      	str	r2, [r3, #24]
}
 8002cb6:	bf00      	nop
 8002cb8:	370c      	adds	r7, #12
 8002cba:	46bd      	mov	sp, r7
 8002cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cc0:	4770      	bx	lr
	...

08002cc4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002cc4:	b580      	push	{r7, lr}
 8002cc6:	b086      	sub	sp, #24
 8002cc8:	af00      	add	r7, sp, #0
 8002cca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d101      	bne.n	8002cd6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002cd2:	2301      	movs	r3, #1
 8002cd4:	e264      	b.n	80031a0 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	f003 0301 	and.w	r3, r3, #1
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d075      	beq.n	8002dce <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002ce2:	4ba3      	ldr	r3, [pc, #652]	; (8002f70 <HAL_RCC_OscConfig+0x2ac>)
 8002ce4:	689b      	ldr	r3, [r3, #8]
 8002ce6:	f003 030c 	and.w	r3, r3, #12
 8002cea:	2b04      	cmp	r3, #4
 8002cec:	d00c      	beq.n	8002d08 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002cee:	4ba0      	ldr	r3, [pc, #640]	; (8002f70 <HAL_RCC_OscConfig+0x2ac>)
 8002cf0:	689b      	ldr	r3, [r3, #8]
 8002cf2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002cf6:	2b08      	cmp	r3, #8
 8002cf8:	d112      	bne.n	8002d20 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002cfa:	4b9d      	ldr	r3, [pc, #628]	; (8002f70 <HAL_RCC_OscConfig+0x2ac>)
 8002cfc:	685b      	ldr	r3, [r3, #4]
 8002cfe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002d02:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002d06:	d10b      	bne.n	8002d20 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002d08:	4b99      	ldr	r3, [pc, #612]	; (8002f70 <HAL_RCC_OscConfig+0x2ac>)
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d05b      	beq.n	8002dcc <HAL_RCC_OscConfig+0x108>
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	685b      	ldr	r3, [r3, #4]
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d157      	bne.n	8002dcc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002d1c:	2301      	movs	r3, #1
 8002d1e:	e23f      	b.n	80031a0 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	685b      	ldr	r3, [r3, #4]
 8002d24:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002d28:	d106      	bne.n	8002d38 <HAL_RCC_OscConfig+0x74>
 8002d2a:	4b91      	ldr	r3, [pc, #580]	; (8002f70 <HAL_RCC_OscConfig+0x2ac>)
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	4a90      	ldr	r2, [pc, #576]	; (8002f70 <HAL_RCC_OscConfig+0x2ac>)
 8002d30:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002d34:	6013      	str	r3, [r2, #0]
 8002d36:	e01d      	b.n	8002d74 <HAL_RCC_OscConfig+0xb0>
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	685b      	ldr	r3, [r3, #4]
 8002d3c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002d40:	d10c      	bne.n	8002d5c <HAL_RCC_OscConfig+0x98>
 8002d42:	4b8b      	ldr	r3, [pc, #556]	; (8002f70 <HAL_RCC_OscConfig+0x2ac>)
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	4a8a      	ldr	r2, [pc, #552]	; (8002f70 <HAL_RCC_OscConfig+0x2ac>)
 8002d48:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002d4c:	6013      	str	r3, [r2, #0]
 8002d4e:	4b88      	ldr	r3, [pc, #544]	; (8002f70 <HAL_RCC_OscConfig+0x2ac>)
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	4a87      	ldr	r2, [pc, #540]	; (8002f70 <HAL_RCC_OscConfig+0x2ac>)
 8002d54:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002d58:	6013      	str	r3, [r2, #0]
 8002d5a:	e00b      	b.n	8002d74 <HAL_RCC_OscConfig+0xb0>
 8002d5c:	4b84      	ldr	r3, [pc, #528]	; (8002f70 <HAL_RCC_OscConfig+0x2ac>)
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	4a83      	ldr	r2, [pc, #524]	; (8002f70 <HAL_RCC_OscConfig+0x2ac>)
 8002d62:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002d66:	6013      	str	r3, [r2, #0]
 8002d68:	4b81      	ldr	r3, [pc, #516]	; (8002f70 <HAL_RCC_OscConfig+0x2ac>)
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	4a80      	ldr	r2, [pc, #512]	; (8002f70 <HAL_RCC_OscConfig+0x2ac>)
 8002d6e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002d72:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	685b      	ldr	r3, [r3, #4]
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d013      	beq.n	8002da4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d7c:	f7ff fcaa 	bl	80026d4 <HAL_GetTick>
 8002d80:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d82:	e008      	b.n	8002d96 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002d84:	f7ff fca6 	bl	80026d4 <HAL_GetTick>
 8002d88:	4602      	mov	r2, r0
 8002d8a:	693b      	ldr	r3, [r7, #16]
 8002d8c:	1ad3      	subs	r3, r2, r3
 8002d8e:	2b64      	cmp	r3, #100	; 0x64
 8002d90:	d901      	bls.n	8002d96 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002d92:	2303      	movs	r3, #3
 8002d94:	e204      	b.n	80031a0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d96:	4b76      	ldr	r3, [pc, #472]	; (8002f70 <HAL_RCC_OscConfig+0x2ac>)
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d0f0      	beq.n	8002d84 <HAL_RCC_OscConfig+0xc0>
 8002da2:	e014      	b.n	8002dce <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002da4:	f7ff fc96 	bl	80026d4 <HAL_GetTick>
 8002da8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002daa:	e008      	b.n	8002dbe <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002dac:	f7ff fc92 	bl	80026d4 <HAL_GetTick>
 8002db0:	4602      	mov	r2, r0
 8002db2:	693b      	ldr	r3, [r7, #16]
 8002db4:	1ad3      	subs	r3, r2, r3
 8002db6:	2b64      	cmp	r3, #100	; 0x64
 8002db8:	d901      	bls.n	8002dbe <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002dba:	2303      	movs	r3, #3
 8002dbc:	e1f0      	b.n	80031a0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002dbe:	4b6c      	ldr	r3, [pc, #432]	; (8002f70 <HAL_RCC_OscConfig+0x2ac>)
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d1f0      	bne.n	8002dac <HAL_RCC_OscConfig+0xe8>
 8002dca:	e000      	b.n	8002dce <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002dcc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	f003 0302 	and.w	r3, r3, #2
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d063      	beq.n	8002ea2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002dda:	4b65      	ldr	r3, [pc, #404]	; (8002f70 <HAL_RCC_OscConfig+0x2ac>)
 8002ddc:	689b      	ldr	r3, [r3, #8]
 8002dde:	f003 030c 	and.w	r3, r3, #12
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d00b      	beq.n	8002dfe <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002de6:	4b62      	ldr	r3, [pc, #392]	; (8002f70 <HAL_RCC_OscConfig+0x2ac>)
 8002de8:	689b      	ldr	r3, [r3, #8]
 8002dea:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002dee:	2b08      	cmp	r3, #8
 8002df0:	d11c      	bne.n	8002e2c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002df2:	4b5f      	ldr	r3, [pc, #380]	; (8002f70 <HAL_RCC_OscConfig+0x2ac>)
 8002df4:	685b      	ldr	r3, [r3, #4]
 8002df6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d116      	bne.n	8002e2c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002dfe:	4b5c      	ldr	r3, [pc, #368]	; (8002f70 <HAL_RCC_OscConfig+0x2ac>)
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	f003 0302 	and.w	r3, r3, #2
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d005      	beq.n	8002e16 <HAL_RCC_OscConfig+0x152>
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	68db      	ldr	r3, [r3, #12]
 8002e0e:	2b01      	cmp	r3, #1
 8002e10:	d001      	beq.n	8002e16 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002e12:	2301      	movs	r3, #1
 8002e14:	e1c4      	b.n	80031a0 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002e16:	4b56      	ldr	r3, [pc, #344]	; (8002f70 <HAL_RCC_OscConfig+0x2ac>)
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	691b      	ldr	r3, [r3, #16]
 8002e22:	00db      	lsls	r3, r3, #3
 8002e24:	4952      	ldr	r1, [pc, #328]	; (8002f70 <HAL_RCC_OscConfig+0x2ac>)
 8002e26:	4313      	orrs	r3, r2
 8002e28:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002e2a:	e03a      	b.n	8002ea2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	68db      	ldr	r3, [r3, #12]
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d020      	beq.n	8002e76 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002e34:	4b4f      	ldr	r3, [pc, #316]	; (8002f74 <HAL_RCC_OscConfig+0x2b0>)
 8002e36:	2201      	movs	r2, #1
 8002e38:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e3a:	f7ff fc4b 	bl	80026d4 <HAL_GetTick>
 8002e3e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002e40:	e008      	b.n	8002e54 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002e42:	f7ff fc47 	bl	80026d4 <HAL_GetTick>
 8002e46:	4602      	mov	r2, r0
 8002e48:	693b      	ldr	r3, [r7, #16]
 8002e4a:	1ad3      	subs	r3, r2, r3
 8002e4c:	2b02      	cmp	r3, #2
 8002e4e:	d901      	bls.n	8002e54 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002e50:	2303      	movs	r3, #3
 8002e52:	e1a5      	b.n	80031a0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002e54:	4b46      	ldr	r3, [pc, #280]	; (8002f70 <HAL_RCC_OscConfig+0x2ac>)
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	f003 0302 	and.w	r3, r3, #2
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	d0f0      	beq.n	8002e42 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002e60:	4b43      	ldr	r3, [pc, #268]	; (8002f70 <HAL_RCC_OscConfig+0x2ac>)
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	691b      	ldr	r3, [r3, #16]
 8002e6c:	00db      	lsls	r3, r3, #3
 8002e6e:	4940      	ldr	r1, [pc, #256]	; (8002f70 <HAL_RCC_OscConfig+0x2ac>)
 8002e70:	4313      	orrs	r3, r2
 8002e72:	600b      	str	r3, [r1, #0]
 8002e74:	e015      	b.n	8002ea2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002e76:	4b3f      	ldr	r3, [pc, #252]	; (8002f74 <HAL_RCC_OscConfig+0x2b0>)
 8002e78:	2200      	movs	r2, #0
 8002e7a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e7c:	f7ff fc2a 	bl	80026d4 <HAL_GetTick>
 8002e80:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002e82:	e008      	b.n	8002e96 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002e84:	f7ff fc26 	bl	80026d4 <HAL_GetTick>
 8002e88:	4602      	mov	r2, r0
 8002e8a:	693b      	ldr	r3, [r7, #16]
 8002e8c:	1ad3      	subs	r3, r2, r3
 8002e8e:	2b02      	cmp	r3, #2
 8002e90:	d901      	bls.n	8002e96 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002e92:	2303      	movs	r3, #3
 8002e94:	e184      	b.n	80031a0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002e96:	4b36      	ldr	r3, [pc, #216]	; (8002f70 <HAL_RCC_OscConfig+0x2ac>)
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	f003 0302 	and.w	r3, r3, #2
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	d1f0      	bne.n	8002e84 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	f003 0308 	and.w	r3, r3, #8
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d030      	beq.n	8002f10 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	695b      	ldr	r3, [r3, #20]
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d016      	beq.n	8002ee4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002eb6:	4b30      	ldr	r3, [pc, #192]	; (8002f78 <HAL_RCC_OscConfig+0x2b4>)
 8002eb8:	2201      	movs	r2, #1
 8002eba:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ebc:	f7ff fc0a 	bl	80026d4 <HAL_GetTick>
 8002ec0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002ec2:	e008      	b.n	8002ed6 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002ec4:	f7ff fc06 	bl	80026d4 <HAL_GetTick>
 8002ec8:	4602      	mov	r2, r0
 8002eca:	693b      	ldr	r3, [r7, #16]
 8002ecc:	1ad3      	subs	r3, r2, r3
 8002ece:	2b02      	cmp	r3, #2
 8002ed0:	d901      	bls.n	8002ed6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002ed2:	2303      	movs	r3, #3
 8002ed4:	e164      	b.n	80031a0 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002ed6:	4b26      	ldr	r3, [pc, #152]	; (8002f70 <HAL_RCC_OscConfig+0x2ac>)
 8002ed8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002eda:	f003 0302 	and.w	r3, r3, #2
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d0f0      	beq.n	8002ec4 <HAL_RCC_OscConfig+0x200>
 8002ee2:	e015      	b.n	8002f10 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002ee4:	4b24      	ldr	r3, [pc, #144]	; (8002f78 <HAL_RCC_OscConfig+0x2b4>)
 8002ee6:	2200      	movs	r2, #0
 8002ee8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002eea:	f7ff fbf3 	bl	80026d4 <HAL_GetTick>
 8002eee:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002ef0:	e008      	b.n	8002f04 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002ef2:	f7ff fbef 	bl	80026d4 <HAL_GetTick>
 8002ef6:	4602      	mov	r2, r0
 8002ef8:	693b      	ldr	r3, [r7, #16]
 8002efa:	1ad3      	subs	r3, r2, r3
 8002efc:	2b02      	cmp	r3, #2
 8002efe:	d901      	bls.n	8002f04 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8002f00:	2303      	movs	r3, #3
 8002f02:	e14d      	b.n	80031a0 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002f04:	4b1a      	ldr	r3, [pc, #104]	; (8002f70 <HAL_RCC_OscConfig+0x2ac>)
 8002f06:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002f08:	f003 0302 	and.w	r3, r3, #2
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	d1f0      	bne.n	8002ef2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	f003 0304 	and.w	r3, r3, #4
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	f000 80a0 	beq.w	800305e <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002f1e:	2300      	movs	r3, #0
 8002f20:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002f22:	4b13      	ldr	r3, [pc, #76]	; (8002f70 <HAL_RCC_OscConfig+0x2ac>)
 8002f24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f26:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d10f      	bne.n	8002f4e <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002f2e:	2300      	movs	r3, #0
 8002f30:	60bb      	str	r3, [r7, #8]
 8002f32:	4b0f      	ldr	r3, [pc, #60]	; (8002f70 <HAL_RCC_OscConfig+0x2ac>)
 8002f34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f36:	4a0e      	ldr	r2, [pc, #56]	; (8002f70 <HAL_RCC_OscConfig+0x2ac>)
 8002f38:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002f3c:	6413      	str	r3, [r2, #64]	; 0x40
 8002f3e:	4b0c      	ldr	r3, [pc, #48]	; (8002f70 <HAL_RCC_OscConfig+0x2ac>)
 8002f40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f42:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002f46:	60bb      	str	r3, [r7, #8]
 8002f48:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002f4a:	2301      	movs	r3, #1
 8002f4c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f4e:	4b0b      	ldr	r3, [pc, #44]	; (8002f7c <HAL_RCC_OscConfig+0x2b8>)
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	d121      	bne.n	8002f9e <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002f5a:	4b08      	ldr	r3, [pc, #32]	; (8002f7c <HAL_RCC_OscConfig+0x2b8>)
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	4a07      	ldr	r2, [pc, #28]	; (8002f7c <HAL_RCC_OscConfig+0x2b8>)
 8002f60:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002f64:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002f66:	f7ff fbb5 	bl	80026d4 <HAL_GetTick>
 8002f6a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f6c:	e011      	b.n	8002f92 <HAL_RCC_OscConfig+0x2ce>
 8002f6e:	bf00      	nop
 8002f70:	40023800 	.word	0x40023800
 8002f74:	42470000 	.word	0x42470000
 8002f78:	42470e80 	.word	0x42470e80
 8002f7c:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002f80:	f7ff fba8 	bl	80026d4 <HAL_GetTick>
 8002f84:	4602      	mov	r2, r0
 8002f86:	693b      	ldr	r3, [r7, #16]
 8002f88:	1ad3      	subs	r3, r2, r3
 8002f8a:	2b02      	cmp	r3, #2
 8002f8c:	d901      	bls.n	8002f92 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8002f8e:	2303      	movs	r3, #3
 8002f90:	e106      	b.n	80031a0 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f92:	4b85      	ldr	r3, [pc, #532]	; (80031a8 <HAL_RCC_OscConfig+0x4e4>)
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d0f0      	beq.n	8002f80 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	689b      	ldr	r3, [r3, #8]
 8002fa2:	2b01      	cmp	r3, #1
 8002fa4:	d106      	bne.n	8002fb4 <HAL_RCC_OscConfig+0x2f0>
 8002fa6:	4b81      	ldr	r3, [pc, #516]	; (80031ac <HAL_RCC_OscConfig+0x4e8>)
 8002fa8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002faa:	4a80      	ldr	r2, [pc, #512]	; (80031ac <HAL_RCC_OscConfig+0x4e8>)
 8002fac:	f043 0301 	orr.w	r3, r3, #1
 8002fb0:	6713      	str	r3, [r2, #112]	; 0x70
 8002fb2:	e01c      	b.n	8002fee <HAL_RCC_OscConfig+0x32a>
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	689b      	ldr	r3, [r3, #8]
 8002fb8:	2b05      	cmp	r3, #5
 8002fba:	d10c      	bne.n	8002fd6 <HAL_RCC_OscConfig+0x312>
 8002fbc:	4b7b      	ldr	r3, [pc, #492]	; (80031ac <HAL_RCC_OscConfig+0x4e8>)
 8002fbe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002fc0:	4a7a      	ldr	r2, [pc, #488]	; (80031ac <HAL_RCC_OscConfig+0x4e8>)
 8002fc2:	f043 0304 	orr.w	r3, r3, #4
 8002fc6:	6713      	str	r3, [r2, #112]	; 0x70
 8002fc8:	4b78      	ldr	r3, [pc, #480]	; (80031ac <HAL_RCC_OscConfig+0x4e8>)
 8002fca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002fcc:	4a77      	ldr	r2, [pc, #476]	; (80031ac <HAL_RCC_OscConfig+0x4e8>)
 8002fce:	f043 0301 	orr.w	r3, r3, #1
 8002fd2:	6713      	str	r3, [r2, #112]	; 0x70
 8002fd4:	e00b      	b.n	8002fee <HAL_RCC_OscConfig+0x32a>
 8002fd6:	4b75      	ldr	r3, [pc, #468]	; (80031ac <HAL_RCC_OscConfig+0x4e8>)
 8002fd8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002fda:	4a74      	ldr	r2, [pc, #464]	; (80031ac <HAL_RCC_OscConfig+0x4e8>)
 8002fdc:	f023 0301 	bic.w	r3, r3, #1
 8002fe0:	6713      	str	r3, [r2, #112]	; 0x70
 8002fe2:	4b72      	ldr	r3, [pc, #456]	; (80031ac <HAL_RCC_OscConfig+0x4e8>)
 8002fe4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002fe6:	4a71      	ldr	r2, [pc, #452]	; (80031ac <HAL_RCC_OscConfig+0x4e8>)
 8002fe8:	f023 0304 	bic.w	r3, r3, #4
 8002fec:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	689b      	ldr	r3, [r3, #8]
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d015      	beq.n	8003022 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ff6:	f7ff fb6d 	bl	80026d4 <HAL_GetTick>
 8002ffa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002ffc:	e00a      	b.n	8003014 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002ffe:	f7ff fb69 	bl	80026d4 <HAL_GetTick>
 8003002:	4602      	mov	r2, r0
 8003004:	693b      	ldr	r3, [r7, #16]
 8003006:	1ad3      	subs	r3, r2, r3
 8003008:	f241 3288 	movw	r2, #5000	; 0x1388
 800300c:	4293      	cmp	r3, r2
 800300e:	d901      	bls.n	8003014 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8003010:	2303      	movs	r3, #3
 8003012:	e0c5      	b.n	80031a0 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003014:	4b65      	ldr	r3, [pc, #404]	; (80031ac <HAL_RCC_OscConfig+0x4e8>)
 8003016:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003018:	f003 0302 	and.w	r3, r3, #2
 800301c:	2b00      	cmp	r3, #0
 800301e:	d0ee      	beq.n	8002ffe <HAL_RCC_OscConfig+0x33a>
 8003020:	e014      	b.n	800304c <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003022:	f7ff fb57 	bl	80026d4 <HAL_GetTick>
 8003026:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003028:	e00a      	b.n	8003040 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800302a:	f7ff fb53 	bl	80026d4 <HAL_GetTick>
 800302e:	4602      	mov	r2, r0
 8003030:	693b      	ldr	r3, [r7, #16]
 8003032:	1ad3      	subs	r3, r2, r3
 8003034:	f241 3288 	movw	r2, #5000	; 0x1388
 8003038:	4293      	cmp	r3, r2
 800303a:	d901      	bls.n	8003040 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 800303c:	2303      	movs	r3, #3
 800303e:	e0af      	b.n	80031a0 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003040:	4b5a      	ldr	r3, [pc, #360]	; (80031ac <HAL_RCC_OscConfig+0x4e8>)
 8003042:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003044:	f003 0302 	and.w	r3, r3, #2
 8003048:	2b00      	cmp	r3, #0
 800304a:	d1ee      	bne.n	800302a <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800304c:	7dfb      	ldrb	r3, [r7, #23]
 800304e:	2b01      	cmp	r3, #1
 8003050:	d105      	bne.n	800305e <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003052:	4b56      	ldr	r3, [pc, #344]	; (80031ac <HAL_RCC_OscConfig+0x4e8>)
 8003054:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003056:	4a55      	ldr	r2, [pc, #340]	; (80031ac <HAL_RCC_OscConfig+0x4e8>)
 8003058:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800305c:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	699b      	ldr	r3, [r3, #24]
 8003062:	2b00      	cmp	r3, #0
 8003064:	f000 809b 	beq.w	800319e <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003068:	4b50      	ldr	r3, [pc, #320]	; (80031ac <HAL_RCC_OscConfig+0x4e8>)
 800306a:	689b      	ldr	r3, [r3, #8]
 800306c:	f003 030c 	and.w	r3, r3, #12
 8003070:	2b08      	cmp	r3, #8
 8003072:	d05c      	beq.n	800312e <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	699b      	ldr	r3, [r3, #24]
 8003078:	2b02      	cmp	r3, #2
 800307a:	d141      	bne.n	8003100 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800307c:	4b4c      	ldr	r3, [pc, #304]	; (80031b0 <HAL_RCC_OscConfig+0x4ec>)
 800307e:	2200      	movs	r2, #0
 8003080:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003082:	f7ff fb27 	bl	80026d4 <HAL_GetTick>
 8003086:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003088:	e008      	b.n	800309c <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800308a:	f7ff fb23 	bl	80026d4 <HAL_GetTick>
 800308e:	4602      	mov	r2, r0
 8003090:	693b      	ldr	r3, [r7, #16]
 8003092:	1ad3      	subs	r3, r2, r3
 8003094:	2b02      	cmp	r3, #2
 8003096:	d901      	bls.n	800309c <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8003098:	2303      	movs	r3, #3
 800309a:	e081      	b.n	80031a0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800309c:	4b43      	ldr	r3, [pc, #268]	; (80031ac <HAL_RCC_OscConfig+0x4e8>)
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d1f0      	bne.n	800308a <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	69da      	ldr	r2, [r3, #28]
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	6a1b      	ldr	r3, [r3, #32]
 80030b0:	431a      	orrs	r2, r3
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030b6:	019b      	lsls	r3, r3, #6
 80030b8:	431a      	orrs	r2, r3
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030be:	085b      	lsrs	r3, r3, #1
 80030c0:	3b01      	subs	r3, #1
 80030c2:	041b      	lsls	r3, r3, #16
 80030c4:	431a      	orrs	r2, r3
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030ca:	061b      	lsls	r3, r3, #24
 80030cc:	4937      	ldr	r1, [pc, #220]	; (80031ac <HAL_RCC_OscConfig+0x4e8>)
 80030ce:	4313      	orrs	r3, r2
 80030d0:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80030d2:	4b37      	ldr	r3, [pc, #220]	; (80031b0 <HAL_RCC_OscConfig+0x4ec>)
 80030d4:	2201      	movs	r2, #1
 80030d6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80030d8:	f7ff fafc 	bl	80026d4 <HAL_GetTick>
 80030dc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80030de:	e008      	b.n	80030f2 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80030e0:	f7ff faf8 	bl	80026d4 <HAL_GetTick>
 80030e4:	4602      	mov	r2, r0
 80030e6:	693b      	ldr	r3, [r7, #16]
 80030e8:	1ad3      	subs	r3, r2, r3
 80030ea:	2b02      	cmp	r3, #2
 80030ec:	d901      	bls.n	80030f2 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 80030ee:	2303      	movs	r3, #3
 80030f0:	e056      	b.n	80031a0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80030f2:	4b2e      	ldr	r3, [pc, #184]	; (80031ac <HAL_RCC_OscConfig+0x4e8>)
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d0f0      	beq.n	80030e0 <HAL_RCC_OscConfig+0x41c>
 80030fe:	e04e      	b.n	800319e <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003100:	4b2b      	ldr	r3, [pc, #172]	; (80031b0 <HAL_RCC_OscConfig+0x4ec>)
 8003102:	2200      	movs	r2, #0
 8003104:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003106:	f7ff fae5 	bl	80026d4 <HAL_GetTick>
 800310a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800310c:	e008      	b.n	8003120 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800310e:	f7ff fae1 	bl	80026d4 <HAL_GetTick>
 8003112:	4602      	mov	r2, r0
 8003114:	693b      	ldr	r3, [r7, #16]
 8003116:	1ad3      	subs	r3, r2, r3
 8003118:	2b02      	cmp	r3, #2
 800311a:	d901      	bls.n	8003120 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 800311c:	2303      	movs	r3, #3
 800311e:	e03f      	b.n	80031a0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003120:	4b22      	ldr	r3, [pc, #136]	; (80031ac <HAL_RCC_OscConfig+0x4e8>)
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003128:	2b00      	cmp	r3, #0
 800312a:	d1f0      	bne.n	800310e <HAL_RCC_OscConfig+0x44a>
 800312c:	e037      	b.n	800319e <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	699b      	ldr	r3, [r3, #24]
 8003132:	2b01      	cmp	r3, #1
 8003134:	d101      	bne.n	800313a <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8003136:	2301      	movs	r3, #1
 8003138:	e032      	b.n	80031a0 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800313a:	4b1c      	ldr	r3, [pc, #112]	; (80031ac <HAL_RCC_OscConfig+0x4e8>)
 800313c:	685b      	ldr	r3, [r3, #4]
 800313e:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	699b      	ldr	r3, [r3, #24]
 8003144:	2b01      	cmp	r3, #1
 8003146:	d028      	beq.n	800319a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003152:	429a      	cmp	r2, r3
 8003154:	d121      	bne.n	800319a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003160:	429a      	cmp	r2, r3
 8003162:	d11a      	bne.n	800319a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003164:	68fa      	ldr	r2, [r7, #12]
 8003166:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800316a:	4013      	ands	r3, r2
 800316c:	687a      	ldr	r2, [r7, #4]
 800316e:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003170:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003172:	4293      	cmp	r3, r2
 8003174:	d111      	bne.n	800319a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003180:	085b      	lsrs	r3, r3, #1
 8003182:	3b01      	subs	r3, #1
 8003184:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003186:	429a      	cmp	r2, r3
 8003188:	d107      	bne.n	800319a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003194:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003196:	429a      	cmp	r2, r3
 8003198:	d001      	beq.n	800319e <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 800319a:	2301      	movs	r3, #1
 800319c:	e000      	b.n	80031a0 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 800319e:	2300      	movs	r3, #0
}
 80031a0:	4618      	mov	r0, r3
 80031a2:	3718      	adds	r7, #24
 80031a4:	46bd      	mov	sp, r7
 80031a6:	bd80      	pop	{r7, pc}
 80031a8:	40007000 	.word	0x40007000
 80031ac:	40023800 	.word	0x40023800
 80031b0:	42470060 	.word	0x42470060

080031b4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80031b4:	b580      	push	{r7, lr}
 80031b6:	b084      	sub	sp, #16
 80031b8:	af00      	add	r7, sp, #0
 80031ba:	6078      	str	r0, [r7, #4]
 80031bc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d101      	bne.n	80031c8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80031c4:	2301      	movs	r3, #1
 80031c6:	e0cc      	b.n	8003362 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80031c8:	4b68      	ldr	r3, [pc, #416]	; (800336c <HAL_RCC_ClockConfig+0x1b8>)
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	f003 0307 	and.w	r3, r3, #7
 80031d0:	683a      	ldr	r2, [r7, #0]
 80031d2:	429a      	cmp	r2, r3
 80031d4:	d90c      	bls.n	80031f0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80031d6:	4b65      	ldr	r3, [pc, #404]	; (800336c <HAL_RCC_ClockConfig+0x1b8>)
 80031d8:	683a      	ldr	r2, [r7, #0]
 80031da:	b2d2      	uxtb	r2, r2
 80031dc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80031de:	4b63      	ldr	r3, [pc, #396]	; (800336c <HAL_RCC_ClockConfig+0x1b8>)
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	f003 0307 	and.w	r3, r3, #7
 80031e6:	683a      	ldr	r2, [r7, #0]
 80031e8:	429a      	cmp	r2, r3
 80031ea:	d001      	beq.n	80031f0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80031ec:	2301      	movs	r3, #1
 80031ee:	e0b8      	b.n	8003362 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	f003 0302 	and.w	r3, r3, #2
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d020      	beq.n	800323e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	f003 0304 	and.w	r3, r3, #4
 8003204:	2b00      	cmp	r3, #0
 8003206:	d005      	beq.n	8003214 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003208:	4b59      	ldr	r3, [pc, #356]	; (8003370 <HAL_RCC_ClockConfig+0x1bc>)
 800320a:	689b      	ldr	r3, [r3, #8]
 800320c:	4a58      	ldr	r2, [pc, #352]	; (8003370 <HAL_RCC_ClockConfig+0x1bc>)
 800320e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003212:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	f003 0308 	and.w	r3, r3, #8
 800321c:	2b00      	cmp	r3, #0
 800321e:	d005      	beq.n	800322c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003220:	4b53      	ldr	r3, [pc, #332]	; (8003370 <HAL_RCC_ClockConfig+0x1bc>)
 8003222:	689b      	ldr	r3, [r3, #8]
 8003224:	4a52      	ldr	r2, [pc, #328]	; (8003370 <HAL_RCC_ClockConfig+0x1bc>)
 8003226:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800322a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800322c:	4b50      	ldr	r3, [pc, #320]	; (8003370 <HAL_RCC_ClockConfig+0x1bc>)
 800322e:	689b      	ldr	r3, [r3, #8]
 8003230:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	689b      	ldr	r3, [r3, #8]
 8003238:	494d      	ldr	r1, [pc, #308]	; (8003370 <HAL_RCC_ClockConfig+0x1bc>)
 800323a:	4313      	orrs	r3, r2
 800323c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	f003 0301 	and.w	r3, r3, #1
 8003246:	2b00      	cmp	r3, #0
 8003248:	d044      	beq.n	80032d4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	685b      	ldr	r3, [r3, #4]
 800324e:	2b01      	cmp	r3, #1
 8003250:	d107      	bne.n	8003262 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003252:	4b47      	ldr	r3, [pc, #284]	; (8003370 <HAL_RCC_ClockConfig+0x1bc>)
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800325a:	2b00      	cmp	r3, #0
 800325c:	d119      	bne.n	8003292 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800325e:	2301      	movs	r3, #1
 8003260:	e07f      	b.n	8003362 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	685b      	ldr	r3, [r3, #4]
 8003266:	2b02      	cmp	r3, #2
 8003268:	d003      	beq.n	8003272 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800326e:	2b03      	cmp	r3, #3
 8003270:	d107      	bne.n	8003282 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003272:	4b3f      	ldr	r3, [pc, #252]	; (8003370 <HAL_RCC_ClockConfig+0x1bc>)
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800327a:	2b00      	cmp	r3, #0
 800327c:	d109      	bne.n	8003292 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800327e:	2301      	movs	r3, #1
 8003280:	e06f      	b.n	8003362 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003282:	4b3b      	ldr	r3, [pc, #236]	; (8003370 <HAL_RCC_ClockConfig+0x1bc>)
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	f003 0302 	and.w	r3, r3, #2
 800328a:	2b00      	cmp	r3, #0
 800328c:	d101      	bne.n	8003292 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800328e:	2301      	movs	r3, #1
 8003290:	e067      	b.n	8003362 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003292:	4b37      	ldr	r3, [pc, #220]	; (8003370 <HAL_RCC_ClockConfig+0x1bc>)
 8003294:	689b      	ldr	r3, [r3, #8]
 8003296:	f023 0203 	bic.w	r2, r3, #3
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	685b      	ldr	r3, [r3, #4]
 800329e:	4934      	ldr	r1, [pc, #208]	; (8003370 <HAL_RCC_ClockConfig+0x1bc>)
 80032a0:	4313      	orrs	r3, r2
 80032a2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80032a4:	f7ff fa16 	bl	80026d4 <HAL_GetTick>
 80032a8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80032aa:	e00a      	b.n	80032c2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80032ac:	f7ff fa12 	bl	80026d4 <HAL_GetTick>
 80032b0:	4602      	mov	r2, r0
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	1ad3      	subs	r3, r2, r3
 80032b6:	f241 3288 	movw	r2, #5000	; 0x1388
 80032ba:	4293      	cmp	r3, r2
 80032bc:	d901      	bls.n	80032c2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80032be:	2303      	movs	r3, #3
 80032c0:	e04f      	b.n	8003362 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80032c2:	4b2b      	ldr	r3, [pc, #172]	; (8003370 <HAL_RCC_ClockConfig+0x1bc>)
 80032c4:	689b      	ldr	r3, [r3, #8]
 80032c6:	f003 020c 	and.w	r2, r3, #12
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	685b      	ldr	r3, [r3, #4]
 80032ce:	009b      	lsls	r3, r3, #2
 80032d0:	429a      	cmp	r2, r3
 80032d2:	d1eb      	bne.n	80032ac <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80032d4:	4b25      	ldr	r3, [pc, #148]	; (800336c <HAL_RCC_ClockConfig+0x1b8>)
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	f003 0307 	and.w	r3, r3, #7
 80032dc:	683a      	ldr	r2, [r7, #0]
 80032de:	429a      	cmp	r2, r3
 80032e0:	d20c      	bcs.n	80032fc <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80032e2:	4b22      	ldr	r3, [pc, #136]	; (800336c <HAL_RCC_ClockConfig+0x1b8>)
 80032e4:	683a      	ldr	r2, [r7, #0]
 80032e6:	b2d2      	uxtb	r2, r2
 80032e8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80032ea:	4b20      	ldr	r3, [pc, #128]	; (800336c <HAL_RCC_ClockConfig+0x1b8>)
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	f003 0307 	and.w	r3, r3, #7
 80032f2:	683a      	ldr	r2, [r7, #0]
 80032f4:	429a      	cmp	r2, r3
 80032f6:	d001      	beq.n	80032fc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80032f8:	2301      	movs	r3, #1
 80032fa:	e032      	b.n	8003362 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	f003 0304 	and.w	r3, r3, #4
 8003304:	2b00      	cmp	r3, #0
 8003306:	d008      	beq.n	800331a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003308:	4b19      	ldr	r3, [pc, #100]	; (8003370 <HAL_RCC_ClockConfig+0x1bc>)
 800330a:	689b      	ldr	r3, [r3, #8]
 800330c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	68db      	ldr	r3, [r3, #12]
 8003314:	4916      	ldr	r1, [pc, #88]	; (8003370 <HAL_RCC_ClockConfig+0x1bc>)
 8003316:	4313      	orrs	r3, r2
 8003318:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	f003 0308 	and.w	r3, r3, #8
 8003322:	2b00      	cmp	r3, #0
 8003324:	d009      	beq.n	800333a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003326:	4b12      	ldr	r3, [pc, #72]	; (8003370 <HAL_RCC_ClockConfig+0x1bc>)
 8003328:	689b      	ldr	r3, [r3, #8]
 800332a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	691b      	ldr	r3, [r3, #16]
 8003332:	00db      	lsls	r3, r3, #3
 8003334:	490e      	ldr	r1, [pc, #56]	; (8003370 <HAL_RCC_ClockConfig+0x1bc>)
 8003336:	4313      	orrs	r3, r2
 8003338:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800333a:	f000 f821 	bl	8003380 <HAL_RCC_GetSysClockFreq>
 800333e:	4602      	mov	r2, r0
 8003340:	4b0b      	ldr	r3, [pc, #44]	; (8003370 <HAL_RCC_ClockConfig+0x1bc>)
 8003342:	689b      	ldr	r3, [r3, #8]
 8003344:	091b      	lsrs	r3, r3, #4
 8003346:	f003 030f 	and.w	r3, r3, #15
 800334a:	490a      	ldr	r1, [pc, #40]	; (8003374 <HAL_RCC_ClockConfig+0x1c0>)
 800334c:	5ccb      	ldrb	r3, [r1, r3]
 800334e:	fa22 f303 	lsr.w	r3, r2, r3
 8003352:	4a09      	ldr	r2, [pc, #36]	; (8003378 <HAL_RCC_ClockConfig+0x1c4>)
 8003354:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003356:	4b09      	ldr	r3, [pc, #36]	; (800337c <HAL_RCC_ClockConfig+0x1c8>)
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	4618      	mov	r0, r3
 800335c:	f7ff f976 	bl	800264c <HAL_InitTick>

  return HAL_OK;
 8003360:	2300      	movs	r3, #0
}
 8003362:	4618      	mov	r0, r3
 8003364:	3710      	adds	r7, #16
 8003366:	46bd      	mov	sp, r7
 8003368:	bd80      	pop	{r7, pc}
 800336a:	bf00      	nop
 800336c:	40023c00 	.word	0x40023c00
 8003370:	40023800 	.word	0x40023800
 8003374:	08008fc0 	.word	0x08008fc0
 8003378:	20000008 	.word	0x20000008
 800337c:	2000000c 	.word	0x2000000c

08003380 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003380:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8003384:	b084      	sub	sp, #16
 8003386:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003388:	2300      	movs	r3, #0
 800338a:	607b      	str	r3, [r7, #4]
 800338c:	2300      	movs	r3, #0
 800338e:	60fb      	str	r3, [r7, #12]
 8003390:	2300      	movs	r3, #0
 8003392:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8003394:	2300      	movs	r3, #0
 8003396:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003398:	4b67      	ldr	r3, [pc, #412]	; (8003538 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800339a:	689b      	ldr	r3, [r3, #8]
 800339c:	f003 030c 	and.w	r3, r3, #12
 80033a0:	2b08      	cmp	r3, #8
 80033a2:	d00d      	beq.n	80033c0 <HAL_RCC_GetSysClockFreq+0x40>
 80033a4:	2b08      	cmp	r3, #8
 80033a6:	f200 80bd 	bhi.w	8003524 <HAL_RCC_GetSysClockFreq+0x1a4>
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d002      	beq.n	80033b4 <HAL_RCC_GetSysClockFreq+0x34>
 80033ae:	2b04      	cmp	r3, #4
 80033b0:	d003      	beq.n	80033ba <HAL_RCC_GetSysClockFreq+0x3a>
 80033b2:	e0b7      	b.n	8003524 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80033b4:	4b61      	ldr	r3, [pc, #388]	; (800353c <HAL_RCC_GetSysClockFreq+0x1bc>)
 80033b6:	60bb      	str	r3, [r7, #8]
       break;
 80033b8:	e0b7      	b.n	800352a <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80033ba:	4b61      	ldr	r3, [pc, #388]	; (8003540 <HAL_RCC_GetSysClockFreq+0x1c0>)
 80033bc:	60bb      	str	r3, [r7, #8]
      break;
 80033be:	e0b4      	b.n	800352a <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80033c0:	4b5d      	ldr	r3, [pc, #372]	; (8003538 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80033c2:	685b      	ldr	r3, [r3, #4]
 80033c4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80033c8:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80033ca:	4b5b      	ldr	r3, [pc, #364]	; (8003538 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80033cc:	685b      	ldr	r3, [r3, #4]
 80033ce:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d04d      	beq.n	8003472 <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80033d6:	4b58      	ldr	r3, [pc, #352]	; (8003538 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80033d8:	685b      	ldr	r3, [r3, #4]
 80033da:	099b      	lsrs	r3, r3, #6
 80033dc:	461a      	mov	r2, r3
 80033de:	f04f 0300 	mov.w	r3, #0
 80033e2:	f240 10ff 	movw	r0, #511	; 0x1ff
 80033e6:	f04f 0100 	mov.w	r1, #0
 80033ea:	ea02 0800 	and.w	r8, r2, r0
 80033ee:	ea03 0901 	and.w	r9, r3, r1
 80033f2:	4640      	mov	r0, r8
 80033f4:	4649      	mov	r1, r9
 80033f6:	f04f 0200 	mov.w	r2, #0
 80033fa:	f04f 0300 	mov.w	r3, #0
 80033fe:	014b      	lsls	r3, r1, #5
 8003400:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8003404:	0142      	lsls	r2, r0, #5
 8003406:	4610      	mov	r0, r2
 8003408:	4619      	mov	r1, r3
 800340a:	ebb0 0008 	subs.w	r0, r0, r8
 800340e:	eb61 0109 	sbc.w	r1, r1, r9
 8003412:	f04f 0200 	mov.w	r2, #0
 8003416:	f04f 0300 	mov.w	r3, #0
 800341a:	018b      	lsls	r3, r1, #6
 800341c:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8003420:	0182      	lsls	r2, r0, #6
 8003422:	1a12      	subs	r2, r2, r0
 8003424:	eb63 0301 	sbc.w	r3, r3, r1
 8003428:	f04f 0000 	mov.w	r0, #0
 800342c:	f04f 0100 	mov.w	r1, #0
 8003430:	00d9      	lsls	r1, r3, #3
 8003432:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8003436:	00d0      	lsls	r0, r2, #3
 8003438:	4602      	mov	r2, r0
 800343a:	460b      	mov	r3, r1
 800343c:	eb12 0208 	adds.w	r2, r2, r8
 8003440:	eb43 0309 	adc.w	r3, r3, r9
 8003444:	f04f 0000 	mov.w	r0, #0
 8003448:	f04f 0100 	mov.w	r1, #0
 800344c:	0259      	lsls	r1, r3, #9
 800344e:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8003452:	0250      	lsls	r0, r2, #9
 8003454:	4602      	mov	r2, r0
 8003456:	460b      	mov	r3, r1
 8003458:	4610      	mov	r0, r2
 800345a:	4619      	mov	r1, r3
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	461a      	mov	r2, r3
 8003460:	f04f 0300 	mov.w	r3, #0
 8003464:	f7fc ff0c 	bl	8000280 <__aeabi_uldivmod>
 8003468:	4602      	mov	r2, r0
 800346a:	460b      	mov	r3, r1
 800346c:	4613      	mov	r3, r2
 800346e:	60fb      	str	r3, [r7, #12]
 8003470:	e04a      	b.n	8003508 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003472:	4b31      	ldr	r3, [pc, #196]	; (8003538 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003474:	685b      	ldr	r3, [r3, #4]
 8003476:	099b      	lsrs	r3, r3, #6
 8003478:	461a      	mov	r2, r3
 800347a:	f04f 0300 	mov.w	r3, #0
 800347e:	f240 10ff 	movw	r0, #511	; 0x1ff
 8003482:	f04f 0100 	mov.w	r1, #0
 8003486:	ea02 0400 	and.w	r4, r2, r0
 800348a:	ea03 0501 	and.w	r5, r3, r1
 800348e:	4620      	mov	r0, r4
 8003490:	4629      	mov	r1, r5
 8003492:	f04f 0200 	mov.w	r2, #0
 8003496:	f04f 0300 	mov.w	r3, #0
 800349a:	014b      	lsls	r3, r1, #5
 800349c:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80034a0:	0142      	lsls	r2, r0, #5
 80034a2:	4610      	mov	r0, r2
 80034a4:	4619      	mov	r1, r3
 80034a6:	1b00      	subs	r0, r0, r4
 80034a8:	eb61 0105 	sbc.w	r1, r1, r5
 80034ac:	f04f 0200 	mov.w	r2, #0
 80034b0:	f04f 0300 	mov.w	r3, #0
 80034b4:	018b      	lsls	r3, r1, #6
 80034b6:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80034ba:	0182      	lsls	r2, r0, #6
 80034bc:	1a12      	subs	r2, r2, r0
 80034be:	eb63 0301 	sbc.w	r3, r3, r1
 80034c2:	f04f 0000 	mov.w	r0, #0
 80034c6:	f04f 0100 	mov.w	r1, #0
 80034ca:	00d9      	lsls	r1, r3, #3
 80034cc:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80034d0:	00d0      	lsls	r0, r2, #3
 80034d2:	4602      	mov	r2, r0
 80034d4:	460b      	mov	r3, r1
 80034d6:	1912      	adds	r2, r2, r4
 80034d8:	eb45 0303 	adc.w	r3, r5, r3
 80034dc:	f04f 0000 	mov.w	r0, #0
 80034e0:	f04f 0100 	mov.w	r1, #0
 80034e4:	0299      	lsls	r1, r3, #10
 80034e6:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 80034ea:	0290      	lsls	r0, r2, #10
 80034ec:	4602      	mov	r2, r0
 80034ee:	460b      	mov	r3, r1
 80034f0:	4610      	mov	r0, r2
 80034f2:	4619      	mov	r1, r3
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	461a      	mov	r2, r3
 80034f8:	f04f 0300 	mov.w	r3, #0
 80034fc:	f7fc fec0 	bl	8000280 <__aeabi_uldivmod>
 8003500:	4602      	mov	r2, r0
 8003502:	460b      	mov	r3, r1
 8003504:	4613      	mov	r3, r2
 8003506:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003508:	4b0b      	ldr	r3, [pc, #44]	; (8003538 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800350a:	685b      	ldr	r3, [r3, #4]
 800350c:	0c1b      	lsrs	r3, r3, #16
 800350e:	f003 0303 	and.w	r3, r3, #3
 8003512:	3301      	adds	r3, #1
 8003514:	005b      	lsls	r3, r3, #1
 8003516:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8003518:	68fa      	ldr	r2, [r7, #12]
 800351a:	683b      	ldr	r3, [r7, #0]
 800351c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003520:	60bb      	str	r3, [r7, #8]
      break;
 8003522:	e002      	b.n	800352a <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003524:	4b05      	ldr	r3, [pc, #20]	; (800353c <HAL_RCC_GetSysClockFreq+0x1bc>)
 8003526:	60bb      	str	r3, [r7, #8]
      break;
 8003528:	bf00      	nop
    }
  }
  return sysclockfreq;
 800352a:	68bb      	ldr	r3, [r7, #8]
}
 800352c:	4618      	mov	r0, r3
 800352e:	3710      	adds	r7, #16
 8003530:	46bd      	mov	sp, r7
 8003532:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8003536:	bf00      	nop
 8003538:	40023800 	.word	0x40023800
 800353c:	00f42400 	.word	0x00f42400
 8003540:	007a1200 	.word	0x007a1200

08003544 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003544:	b580      	push	{r7, lr}
 8003546:	b082      	sub	sp, #8
 8003548:	af00      	add	r7, sp, #0
 800354a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	2b00      	cmp	r3, #0
 8003550:	d101      	bne.n	8003556 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003552:	2301      	movs	r3, #1
 8003554:	e07b      	b.n	800364e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800355a:	2b00      	cmp	r3, #0
 800355c:	d108      	bne.n	8003570 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	685b      	ldr	r3, [r3, #4]
 8003562:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003566:	d009      	beq.n	800357c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	2200      	movs	r2, #0
 800356c:	61da      	str	r2, [r3, #28]
 800356e:	e005      	b.n	800357c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	2200      	movs	r2, #0
 8003574:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	2200      	movs	r2, #0
 800357a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	2200      	movs	r2, #0
 8003580:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003588:	b2db      	uxtb	r3, r3
 800358a:	2b00      	cmp	r3, #0
 800358c:	d106      	bne.n	800359c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	2200      	movs	r2, #0
 8003592:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003596:	6878      	ldr	r0, [r7, #4]
 8003598:	f7fe fda8 	bl	80020ec <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	2202      	movs	r2, #2
 80035a0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	681a      	ldr	r2, [r3, #0]
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80035b2:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	685b      	ldr	r3, [r3, #4]
 80035b8:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	689b      	ldr	r3, [r3, #8]
 80035c0:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80035c4:	431a      	orrs	r2, r3
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	68db      	ldr	r3, [r3, #12]
 80035ca:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80035ce:	431a      	orrs	r2, r3
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	691b      	ldr	r3, [r3, #16]
 80035d4:	f003 0302 	and.w	r3, r3, #2
 80035d8:	431a      	orrs	r2, r3
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	695b      	ldr	r3, [r3, #20]
 80035de:	f003 0301 	and.w	r3, r3, #1
 80035e2:	431a      	orrs	r2, r3
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	699b      	ldr	r3, [r3, #24]
 80035e8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80035ec:	431a      	orrs	r2, r3
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	69db      	ldr	r3, [r3, #28]
 80035f2:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80035f6:	431a      	orrs	r2, r3
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	6a1b      	ldr	r3, [r3, #32]
 80035fc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003600:	ea42 0103 	orr.w	r1, r2, r3
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003608:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	430a      	orrs	r2, r1
 8003612:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	699b      	ldr	r3, [r3, #24]
 8003618:	0c1b      	lsrs	r3, r3, #16
 800361a:	f003 0104 	and.w	r1, r3, #4
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003622:	f003 0210 	and.w	r2, r3, #16
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	430a      	orrs	r2, r1
 800362c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	69da      	ldr	r2, [r3, #28]
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800363c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	2200      	movs	r2, #0
 8003642:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	2201      	movs	r2, #1
 8003648:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800364c:	2300      	movs	r3, #0
}
 800364e:	4618      	mov	r0, r3
 8003650:	3708      	adds	r7, #8
 8003652:	46bd      	mov	sp, r7
 8003654:	bd80      	pop	{r7, pc}

08003656 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003656:	b580      	push	{r7, lr}
 8003658:	b088      	sub	sp, #32
 800365a:	af00      	add	r7, sp, #0
 800365c:	60f8      	str	r0, [r7, #12]
 800365e:	60b9      	str	r1, [r7, #8]
 8003660:	603b      	str	r3, [r7, #0]
 8003662:	4613      	mov	r3, r2
 8003664:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003666:	2300      	movs	r3, #0
 8003668:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003670:	2b01      	cmp	r3, #1
 8003672:	d101      	bne.n	8003678 <HAL_SPI_Transmit+0x22>
 8003674:	2302      	movs	r3, #2
 8003676:	e126      	b.n	80038c6 <HAL_SPI_Transmit+0x270>
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	2201      	movs	r2, #1
 800367c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003680:	f7ff f828 	bl	80026d4 <HAL_GetTick>
 8003684:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8003686:	88fb      	ldrh	r3, [r7, #6]
 8003688:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003690:	b2db      	uxtb	r3, r3
 8003692:	2b01      	cmp	r3, #1
 8003694:	d002      	beq.n	800369c <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8003696:	2302      	movs	r3, #2
 8003698:	77fb      	strb	r3, [r7, #31]
    goto error;
 800369a:	e10b      	b.n	80038b4 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 800369c:	68bb      	ldr	r3, [r7, #8]
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d002      	beq.n	80036a8 <HAL_SPI_Transmit+0x52>
 80036a2:	88fb      	ldrh	r3, [r7, #6]
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	d102      	bne.n	80036ae <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80036a8:	2301      	movs	r3, #1
 80036aa:	77fb      	strb	r3, [r7, #31]
    goto error;
 80036ac:	e102      	b.n	80038b4 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	2203      	movs	r2, #3
 80036b2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	2200      	movs	r2, #0
 80036ba:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	68ba      	ldr	r2, [r7, #8]
 80036c0:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	88fa      	ldrh	r2, [r7, #6]
 80036c6:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	88fa      	ldrh	r2, [r7, #6]
 80036cc:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	2200      	movs	r2, #0
 80036d2:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	2200      	movs	r2, #0
 80036d8:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	2200      	movs	r2, #0
 80036de:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	2200      	movs	r2, #0
 80036e4:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	2200      	movs	r2, #0
 80036ea:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	689b      	ldr	r3, [r3, #8]
 80036f0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80036f4:	d10f      	bne.n	8003716 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	681a      	ldr	r2, [r3, #0]
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003704:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	681a      	ldr	r2, [r3, #0]
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003714:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003720:	2b40      	cmp	r3, #64	; 0x40
 8003722:	d007      	beq.n	8003734 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	681a      	ldr	r2, [r3, #0]
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003732:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003734:	68fb      	ldr	r3, [r7, #12]
 8003736:	68db      	ldr	r3, [r3, #12]
 8003738:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800373c:	d14b      	bne.n	80037d6 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	685b      	ldr	r3, [r3, #4]
 8003742:	2b00      	cmp	r3, #0
 8003744:	d002      	beq.n	800374c <HAL_SPI_Transmit+0xf6>
 8003746:	8afb      	ldrh	r3, [r7, #22]
 8003748:	2b01      	cmp	r3, #1
 800374a:	d13e      	bne.n	80037ca <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003750:	881a      	ldrh	r2, [r3, #0]
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800375c:	1c9a      	adds	r2, r3, #2
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003766:	b29b      	uxth	r3, r3
 8003768:	3b01      	subs	r3, #1
 800376a:	b29a      	uxth	r2, r3
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003770:	e02b      	b.n	80037ca <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	689b      	ldr	r3, [r3, #8]
 8003778:	f003 0302 	and.w	r3, r3, #2
 800377c:	2b02      	cmp	r3, #2
 800377e:	d112      	bne.n	80037a6 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003784:	881a      	ldrh	r2, [r3, #0]
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003790:	1c9a      	adds	r2, r3, #2
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800379a:	b29b      	uxth	r3, r3
 800379c:	3b01      	subs	r3, #1
 800379e:	b29a      	uxth	r2, r3
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	86da      	strh	r2, [r3, #54]	; 0x36
 80037a4:	e011      	b.n	80037ca <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80037a6:	f7fe ff95 	bl	80026d4 <HAL_GetTick>
 80037aa:	4602      	mov	r2, r0
 80037ac:	69bb      	ldr	r3, [r7, #24]
 80037ae:	1ad3      	subs	r3, r2, r3
 80037b0:	683a      	ldr	r2, [r7, #0]
 80037b2:	429a      	cmp	r2, r3
 80037b4:	d803      	bhi.n	80037be <HAL_SPI_Transmit+0x168>
 80037b6:	683b      	ldr	r3, [r7, #0]
 80037b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80037bc:	d102      	bne.n	80037c4 <HAL_SPI_Transmit+0x16e>
 80037be:	683b      	ldr	r3, [r7, #0]
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	d102      	bne.n	80037ca <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 80037c4:	2303      	movs	r3, #3
 80037c6:	77fb      	strb	r3, [r7, #31]
          goto error;
 80037c8:	e074      	b.n	80038b4 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80037ce:	b29b      	uxth	r3, r3
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	d1ce      	bne.n	8003772 <HAL_SPI_Transmit+0x11c>
 80037d4:	e04c      	b.n	8003870 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	685b      	ldr	r3, [r3, #4]
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d002      	beq.n	80037e4 <HAL_SPI_Transmit+0x18e>
 80037de:	8afb      	ldrh	r3, [r7, #22]
 80037e0:	2b01      	cmp	r3, #1
 80037e2:	d140      	bne.n	8003866 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	330c      	adds	r3, #12
 80037ee:	7812      	ldrb	r2, [r2, #0]
 80037f0:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037f6:	1c5a      	adds	r2, r3, #1
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003800:	b29b      	uxth	r3, r3
 8003802:	3b01      	subs	r3, #1
 8003804:	b29a      	uxth	r2, r3
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 800380a:	e02c      	b.n	8003866 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	689b      	ldr	r3, [r3, #8]
 8003812:	f003 0302 	and.w	r3, r3, #2
 8003816:	2b02      	cmp	r3, #2
 8003818:	d113      	bne.n	8003842 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	330c      	adds	r3, #12
 8003824:	7812      	ldrb	r2, [r2, #0]
 8003826:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800382c:	1c5a      	adds	r2, r3, #1
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003836:	b29b      	uxth	r3, r3
 8003838:	3b01      	subs	r3, #1
 800383a:	b29a      	uxth	r2, r3
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	86da      	strh	r2, [r3, #54]	; 0x36
 8003840:	e011      	b.n	8003866 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003842:	f7fe ff47 	bl	80026d4 <HAL_GetTick>
 8003846:	4602      	mov	r2, r0
 8003848:	69bb      	ldr	r3, [r7, #24]
 800384a:	1ad3      	subs	r3, r2, r3
 800384c:	683a      	ldr	r2, [r7, #0]
 800384e:	429a      	cmp	r2, r3
 8003850:	d803      	bhi.n	800385a <HAL_SPI_Transmit+0x204>
 8003852:	683b      	ldr	r3, [r7, #0]
 8003854:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003858:	d102      	bne.n	8003860 <HAL_SPI_Transmit+0x20a>
 800385a:	683b      	ldr	r3, [r7, #0]
 800385c:	2b00      	cmp	r3, #0
 800385e:	d102      	bne.n	8003866 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8003860:	2303      	movs	r3, #3
 8003862:	77fb      	strb	r3, [r7, #31]
          goto error;
 8003864:	e026      	b.n	80038b4 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800386a:	b29b      	uxth	r3, r3
 800386c:	2b00      	cmp	r3, #0
 800386e:	d1cd      	bne.n	800380c <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003870:	69ba      	ldr	r2, [r7, #24]
 8003872:	6839      	ldr	r1, [r7, #0]
 8003874:	68f8      	ldr	r0, [r7, #12]
 8003876:	f000 fbcb 	bl	8004010 <SPI_EndRxTxTransaction>
 800387a:	4603      	mov	r3, r0
 800387c:	2b00      	cmp	r3, #0
 800387e:	d002      	beq.n	8003886 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	2220      	movs	r2, #32
 8003884:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	689b      	ldr	r3, [r3, #8]
 800388a:	2b00      	cmp	r3, #0
 800388c:	d10a      	bne.n	80038a4 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800388e:	2300      	movs	r3, #0
 8003890:	613b      	str	r3, [r7, #16]
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	68db      	ldr	r3, [r3, #12]
 8003898:	613b      	str	r3, [r7, #16]
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	689b      	ldr	r3, [r3, #8]
 80038a0:	613b      	str	r3, [r7, #16]
 80038a2:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	d002      	beq.n	80038b2 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 80038ac:	2301      	movs	r3, #1
 80038ae:	77fb      	strb	r3, [r7, #31]
 80038b0:	e000      	b.n	80038b4 <HAL_SPI_Transmit+0x25e>
  }

error:
 80038b2:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	2201      	movs	r2, #1
 80038b8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	2200      	movs	r2, #0
 80038c0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80038c4:	7ffb      	ldrb	r3, [r7, #31]
}
 80038c6:	4618      	mov	r0, r3
 80038c8:	3720      	adds	r7, #32
 80038ca:	46bd      	mov	sp, r7
 80038cc:	bd80      	pop	{r7, pc}

080038ce <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80038ce:	b580      	push	{r7, lr}
 80038d0:	b088      	sub	sp, #32
 80038d2:	af02      	add	r7, sp, #8
 80038d4:	60f8      	str	r0, [r7, #12]
 80038d6:	60b9      	str	r1, [r7, #8]
 80038d8:	603b      	str	r3, [r7, #0]
 80038da:	4613      	mov	r3, r2
 80038dc:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80038de:	2300      	movs	r3, #0
 80038e0:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	685b      	ldr	r3, [r3, #4]
 80038e6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80038ea:	d112      	bne.n	8003912 <HAL_SPI_Receive+0x44>
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	689b      	ldr	r3, [r3, #8]
 80038f0:	2b00      	cmp	r3, #0
 80038f2:	d10e      	bne.n	8003912 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	2204      	movs	r2, #4
 80038f8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80038fc:	88fa      	ldrh	r2, [r7, #6]
 80038fe:	683b      	ldr	r3, [r7, #0]
 8003900:	9300      	str	r3, [sp, #0]
 8003902:	4613      	mov	r3, r2
 8003904:	68ba      	ldr	r2, [r7, #8]
 8003906:	68b9      	ldr	r1, [r7, #8]
 8003908:	68f8      	ldr	r0, [r7, #12]
 800390a:	f000 f8f1 	bl	8003af0 <HAL_SPI_TransmitReceive>
 800390e:	4603      	mov	r3, r0
 8003910:	e0ea      	b.n	8003ae8 <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003918:	2b01      	cmp	r3, #1
 800391a:	d101      	bne.n	8003920 <HAL_SPI_Receive+0x52>
 800391c:	2302      	movs	r3, #2
 800391e:	e0e3      	b.n	8003ae8 <HAL_SPI_Receive+0x21a>
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	2201      	movs	r2, #1
 8003924:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003928:	f7fe fed4 	bl	80026d4 <HAL_GetTick>
 800392c:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003934:	b2db      	uxtb	r3, r3
 8003936:	2b01      	cmp	r3, #1
 8003938:	d002      	beq.n	8003940 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 800393a:	2302      	movs	r3, #2
 800393c:	75fb      	strb	r3, [r7, #23]
    goto error;
 800393e:	e0ca      	b.n	8003ad6 <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 8003940:	68bb      	ldr	r3, [r7, #8]
 8003942:	2b00      	cmp	r3, #0
 8003944:	d002      	beq.n	800394c <HAL_SPI_Receive+0x7e>
 8003946:	88fb      	ldrh	r3, [r7, #6]
 8003948:	2b00      	cmp	r3, #0
 800394a:	d102      	bne.n	8003952 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 800394c:	2301      	movs	r3, #1
 800394e:	75fb      	strb	r3, [r7, #23]
    goto error;
 8003950:	e0c1      	b.n	8003ad6 <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	2204      	movs	r2, #4
 8003956:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	2200      	movs	r2, #0
 800395e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	68ba      	ldr	r2, [r7, #8]
 8003964:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	88fa      	ldrh	r2, [r7, #6]
 800396a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	88fa      	ldrh	r2, [r7, #6]
 8003970:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	2200      	movs	r2, #0
 8003976:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	2200      	movs	r2, #0
 800397c:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	2200      	movs	r2, #0
 8003982:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	2200      	movs	r2, #0
 8003988:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	2200      	movs	r2, #0
 800398e:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	689b      	ldr	r3, [r3, #8]
 8003994:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003998:	d10f      	bne.n	80039ba <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	681a      	ldr	r2, [r3, #0]
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80039a8:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	681a      	ldr	r2, [r3, #0]
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80039b8:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80039c4:	2b40      	cmp	r3, #64	; 0x40
 80039c6:	d007      	beq.n	80039d8 <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	681a      	ldr	r2, [r3, #0]
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80039d6:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	68db      	ldr	r3, [r3, #12]
 80039dc:	2b00      	cmp	r3, #0
 80039de:	d162      	bne.n	8003aa6 <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80039e0:	e02e      	b.n	8003a40 <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	689b      	ldr	r3, [r3, #8]
 80039e8:	f003 0301 	and.w	r3, r3, #1
 80039ec:	2b01      	cmp	r3, #1
 80039ee:	d115      	bne.n	8003a1c <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	f103 020c 	add.w	r2, r3, #12
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80039fc:	7812      	ldrb	r2, [r2, #0]
 80039fe:	b2d2      	uxtb	r2, r2
 8003a00:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a06:	1c5a      	adds	r2, r3, #1
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003a10:	b29b      	uxth	r3, r3
 8003a12:	3b01      	subs	r3, #1
 8003a14:	b29a      	uxth	r2, r3
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	87da      	strh	r2, [r3, #62]	; 0x3e
 8003a1a:	e011      	b.n	8003a40 <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003a1c:	f7fe fe5a 	bl	80026d4 <HAL_GetTick>
 8003a20:	4602      	mov	r2, r0
 8003a22:	693b      	ldr	r3, [r7, #16]
 8003a24:	1ad3      	subs	r3, r2, r3
 8003a26:	683a      	ldr	r2, [r7, #0]
 8003a28:	429a      	cmp	r2, r3
 8003a2a:	d803      	bhi.n	8003a34 <HAL_SPI_Receive+0x166>
 8003a2c:	683b      	ldr	r3, [r7, #0]
 8003a2e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a32:	d102      	bne.n	8003a3a <HAL_SPI_Receive+0x16c>
 8003a34:	683b      	ldr	r3, [r7, #0]
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d102      	bne.n	8003a40 <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 8003a3a:	2303      	movs	r3, #3
 8003a3c:	75fb      	strb	r3, [r7, #23]
          goto error;
 8003a3e:	e04a      	b.n	8003ad6 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003a44:	b29b      	uxth	r3, r3
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d1cb      	bne.n	80039e2 <HAL_SPI_Receive+0x114>
 8003a4a:	e031      	b.n	8003ab0 <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	689b      	ldr	r3, [r3, #8]
 8003a52:	f003 0301 	and.w	r3, r3, #1
 8003a56:	2b01      	cmp	r3, #1
 8003a58:	d113      	bne.n	8003a82 <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003a5a:	68fb      	ldr	r3, [r7, #12]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	68da      	ldr	r2, [r3, #12]
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a64:	b292      	uxth	r2, r2
 8003a66:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a6c:	1c9a      	adds	r2, r3, #2
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8003a72:	68fb      	ldr	r3, [r7, #12]
 8003a74:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003a76:	b29b      	uxth	r3, r3
 8003a78:	3b01      	subs	r3, #1
 8003a7a:	b29a      	uxth	r2, r3
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8003a80:	e011      	b.n	8003aa6 <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003a82:	f7fe fe27 	bl	80026d4 <HAL_GetTick>
 8003a86:	4602      	mov	r2, r0
 8003a88:	693b      	ldr	r3, [r7, #16]
 8003a8a:	1ad3      	subs	r3, r2, r3
 8003a8c:	683a      	ldr	r2, [r7, #0]
 8003a8e:	429a      	cmp	r2, r3
 8003a90:	d803      	bhi.n	8003a9a <HAL_SPI_Receive+0x1cc>
 8003a92:	683b      	ldr	r3, [r7, #0]
 8003a94:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a98:	d102      	bne.n	8003aa0 <HAL_SPI_Receive+0x1d2>
 8003a9a:	683b      	ldr	r3, [r7, #0]
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d102      	bne.n	8003aa6 <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 8003aa0:	2303      	movs	r3, #3
 8003aa2:	75fb      	strb	r3, [r7, #23]
          goto error;
 8003aa4:	e017      	b.n	8003ad6 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003aaa:	b29b      	uxth	r3, r3
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d1cd      	bne.n	8003a4c <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003ab0:	693a      	ldr	r2, [r7, #16]
 8003ab2:	6839      	ldr	r1, [r7, #0]
 8003ab4:	68f8      	ldr	r0, [r7, #12]
 8003ab6:	f000 fa45 	bl	8003f44 <SPI_EndRxTransaction>
 8003aba:	4603      	mov	r3, r0
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	d002      	beq.n	8003ac6 <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	2220      	movs	r2, #32
 8003ac4:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	d002      	beq.n	8003ad4 <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 8003ace:	2301      	movs	r3, #1
 8003ad0:	75fb      	strb	r3, [r7, #23]
 8003ad2:	e000      	b.n	8003ad6 <HAL_SPI_Receive+0x208>
  }

error :
 8003ad4:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	2201      	movs	r2, #1
 8003ada:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	2200      	movs	r2, #0
 8003ae2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8003ae6:	7dfb      	ldrb	r3, [r7, #23]
}
 8003ae8:	4618      	mov	r0, r3
 8003aea:	3718      	adds	r7, #24
 8003aec:	46bd      	mov	sp, r7
 8003aee:	bd80      	pop	{r7, pc}

08003af0 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8003af0:	b580      	push	{r7, lr}
 8003af2:	b08c      	sub	sp, #48	; 0x30
 8003af4:	af00      	add	r7, sp, #0
 8003af6:	60f8      	str	r0, [r7, #12]
 8003af8:	60b9      	str	r1, [r7, #8]
 8003afa:	607a      	str	r2, [r7, #4]
 8003afc:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8003afe:	2301      	movs	r3, #1
 8003b00:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8003b02:	2300      	movs	r3, #0
 8003b04:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003b0e:	2b01      	cmp	r3, #1
 8003b10:	d101      	bne.n	8003b16 <HAL_SPI_TransmitReceive+0x26>
 8003b12:	2302      	movs	r3, #2
 8003b14:	e18a      	b.n	8003e2c <HAL_SPI_TransmitReceive+0x33c>
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	2201      	movs	r2, #1
 8003b1a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003b1e:	f7fe fdd9 	bl	80026d4 <HAL_GetTick>
 8003b22:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003b2a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	685b      	ldr	r3, [r3, #4]
 8003b32:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8003b34:	887b      	ldrh	r3, [r7, #2]
 8003b36:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8003b38:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003b3c:	2b01      	cmp	r3, #1
 8003b3e:	d00f      	beq.n	8003b60 <HAL_SPI_TransmitReceive+0x70>
 8003b40:	69fb      	ldr	r3, [r7, #28]
 8003b42:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003b46:	d107      	bne.n	8003b58 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	689b      	ldr	r3, [r3, #8]
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	d103      	bne.n	8003b58 <HAL_SPI_TransmitReceive+0x68>
 8003b50:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003b54:	2b04      	cmp	r3, #4
 8003b56:	d003      	beq.n	8003b60 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8003b58:	2302      	movs	r3, #2
 8003b5a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8003b5e:	e15b      	b.n	8003e18 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8003b60:	68bb      	ldr	r3, [r7, #8]
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d005      	beq.n	8003b72 <HAL_SPI_TransmitReceive+0x82>
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	d002      	beq.n	8003b72 <HAL_SPI_TransmitReceive+0x82>
 8003b6c:	887b      	ldrh	r3, [r7, #2]
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d103      	bne.n	8003b7a <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8003b72:	2301      	movs	r3, #1
 8003b74:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8003b78:	e14e      	b.n	8003e18 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003b80:	b2db      	uxtb	r3, r3
 8003b82:	2b04      	cmp	r3, #4
 8003b84:	d003      	beq.n	8003b8e <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	2205      	movs	r2, #5
 8003b8a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	2200      	movs	r2, #0
 8003b92:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	687a      	ldr	r2, [r7, #4]
 8003b98:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	887a      	ldrh	r2, [r7, #2]
 8003b9e:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	887a      	ldrh	r2, [r7, #2]
 8003ba4:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	68ba      	ldr	r2, [r7, #8]
 8003baa:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	887a      	ldrh	r2, [r7, #2]
 8003bb0:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	887a      	ldrh	r2, [r7, #2]
 8003bb6:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	2200      	movs	r2, #0
 8003bbc:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	2200      	movs	r2, #0
 8003bc2:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003bce:	2b40      	cmp	r3, #64	; 0x40
 8003bd0:	d007      	beq.n	8003be2 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	681a      	ldr	r2, [r3, #0]
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003be0:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	68db      	ldr	r3, [r3, #12]
 8003be6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003bea:	d178      	bne.n	8003cde <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	685b      	ldr	r3, [r3, #4]
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d002      	beq.n	8003bfa <HAL_SPI_TransmitReceive+0x10a>
 8003bf4:	8b7b      	ldrh	r3, [r7, #26]
 8003bf6:	2b01      	cmp	r3, #1
 8003bf8:	d166      	bne.n	8003cc8 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bfe:	881a      	ldrh	r2, [r3, #0]
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c0a:	1c9a      	adds	r2, r3, #2
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003c14:	b29b      	uxth	r3, r3
 8003c16:	3b01      	subs	r3, #1
 8003c18:	b29a      	uxth	r2, r3
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003c1e:	e053      	b.n	8003cc8 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	689b      	ldr	r3, [r3, #8]
 8003c26:	f003 0302 	and.w	r3, r3, #2
 8003c2a:	2b02      	cmp	r3, #2
 8003c2c:	d11b      	bne.n	8003c66 <HAL_SPI_TransmitReceive+0x176>
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003c32:	b29b      	uxth	r3, r3
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d016      	beq.n	8003c66 <HAL_SPI_TransmitReceive+0x176>
 8003c38:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003c3a:	2b01      	cmp	r3, #1
 8003c3c:	d113      	bne.n	8003c66 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c42:	881a      	ldrh	r2, [r3, #0]
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c4e:	1c9a      	adds	r2, r3, #2
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003c58:	b29b      	uxth	r3, r3
 8003c5a:	3b01      	subs	r3, #1
 8003c5c:	b29a      	uxth	r2, r3
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003c62:	2300      	movs	r3, #0
 8003c64:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	689b      	ldr	r3, [r3, #8]
 8003c6c:	f003 0301 	and.w	r3, r3, #1
 8003c70:	2b01      	cmp	r3, #1
 8003c72:	d119      	bne.n	8003ca8 <HAL_SPI_TransmitReceive+0x1b8>
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003c78:	b29b      	uxth	r3, r3
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d014      	beq.n	8003ca8 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	68da      	ldr	r2, [r3, #12]
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c88:	b292      	uxth	r2, r2
 8003c8a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c90:	1c9a      	adds	r2, r3, #2
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003c9a:	b29b      	uxth	r3, r3
 8003c9c:	3b01      	subs	r3, #1
 8003c9e:	b29a      	uxth	r2, r3
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003ca4:	2301      	movs	r3, #1
 8003ca6:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8003ca8:	f7fe fd14 	bl	80026d4 <HAL_GetTick>
 8003cac:	4602      	mov	r2, r0
 8003cae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cb0:	1ad3      	subs	r3, r2, r3
 8003cb2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003cb4:	429a      	cmp	r2, r3
 8003cb6:	d807      	bhi.n	8003cc8 <HAL_SPI_TransmitReceive+0x1d8>
 8003cb8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003cba:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003cbe:	d003      	beq.n	8003cc8 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8003cc0:	2303      	movs	r3, #3
 8003cc2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8003cc6:	e0a7      	b.n	8003e18 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003ccc:	b29b      	uxth	r3, r3
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d1a6      	bne.n	8003c20 <HAL_SPI_TransmitReceive+0x130>
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003cd6:	b29b      	uxth	r3, r3
 8003cd8:	2b00      	cmp	r3, #0
 8003cda:	d1a1      	bne.n	8003c20 <HAL_SPI_TransmitReceive+0x130>
 8003cdc:	e07c      	b.n	8003dd8 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003cde:	68fb      	ldr	r3, [r7, #12]
 8003ce0:	685b      	ldr	r3, [r3, #4]
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d002      	beq.n	8003cec <HAL_SPI_TransmitReceive+0x1fc>
 8003ce6:	8b7b      	ldrh	r3, [r7, #26]
 8003ce8:	2b01      	cmp	r3, #1
 8003cea:	d16b      	bne.n	8003dc4 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	330c      	adds	r3, #12
 8003cf6:	7812      	ldrb	r2, [r2, #0]
 8003cf8:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cfe:	1c5a      	adds	r2, r3, #1
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003d08:	b29b      	uxth	r3, r3
 8003d0a:	3b01      	subs	r3, #1
 8003d0c:	b29a      	uxth	r2, r3
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003d12:	e057      	b.n	8003dc4 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	689b      	ldr	r3, [r3, #8]
 8003d1a:	f003 0302 	and.w	r3, r3, #2
 8003d1e:	2b02      	cmp	r3, #2
 8003d20:	d11c      	bne.n	8003d5c <HAL_SPI_TransmitReceive+0x26c>
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003d26:	b29b      	uxth	r3, r3
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	d017      	beq.n	8003d5c <HAL_SPI_TransmitReceive+0x26c>
 8003d2c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003d2e:	2b01      	cmp	r3, #1
 8003d30:	d114      	bne.n	8003d5c <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	330c      	adds	r3, #12
 8003d3c:	7812      	ldrb	r2, [r2, #0]
 8003d3e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d44:	1c5a      	adds	r2, r3, #1
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003d4e:	b29b      	uxth	r3, r3
 8003d50:	3b01      	subs	r3, #1
 8003d52:	b29a      	uxth	r2, r3
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003d58:	2300      	movs	r3, #0
 8003d5a:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	689b      	ldr	r3, [r3, #8]
 8003d62:	f003 0301 	and.w	r3, r3, #1
 8003d66:	2b01      	cmp	r3, #1
 8003d68:	d119      	bne.n	8003d9e <HAL_SPI_TransmitReceive+0x2ae>
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003d6e:	b29b      	uxth	r3, r3
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	d014      	beq.n	8003d9e <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	68da      	ldr	r2, [r3, #12]
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d7e:	b2d2      	uxtb	r2, r2
 8003d80:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d86:	1c5a      	adds	r2, r3, #1
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003d90:	b29b      	uxth	r3, r3
 8003d92:	3b01      	subs	r3, #1
 8003d94:	b29a      	uxth	r2, r3
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003d9a:	2301      	movs	r3, #1
 8003d9c:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8003d9e:	f7fe fc99 	bl	80026d4 <HAL_GetTick>
 8003da2:	4602      	mov	r2, r0
 8003da4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003da6:	1ad3      	subs	r3, r2, r3
 8003da8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003daa:	429a      	cmp	r2, r3
 8003dac:	d803      	bhi.n	8003db6 <HAL_SPI_TransmitReceive+0x2c6>
 8003dae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003db0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003db4:	d102      	bne.n	8003dbc <HAL_SPI_TransmitReceive+0x2cc>
 8003db6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	d103      	bne.n	8003dc4 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8003dbc:	2303      	movs	r3, #3
 8003dbe:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8003dc2:	e029      	b.n	8003e18 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003dc8:	b29b      	uxth	r3, r3
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d1a2      	bne.n	8003d14 <HAL_SPI_TransmitReceive+0x224>
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003dd2:	b29b      	uxth	r3, r3
 8003dd4:	2b00      	cmp	r3, #0
 8003dd6:	d19d      	bne.n	8003d14 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003dd8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003dda:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003ddc:	68f8      	ldr	r0, [r7, #12]
 8003dde:	f000 f917 	bl	8004010 <SPI_EndRxTxTransaction>
 8003de2:	4603      	mov	r3, r0
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	d006      	beq.n	8003df6 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8003de8:	2301      	movs	r3, #1
 8003dea:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	2220      	movs	r2, #32
 8003df2:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8003df4:	e010      	b.n	8003e18 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	689b      	ldr	r3, [r3, #8]
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d10b      	bne.n	8003e16 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003dfe:	2300      	movs	r3, #0
 8003e00:	617b      	str	r3, [r7, #20]
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	68db      	ldr	r3, [r3, #12]
 8003e08:	617b      	str	r3, [r7, #20]
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	689b      	ldr	r3, [r3, #8]
 8003e10:	617b      	str	r3, [r7, #20]
 8003e12:	697b      	ldr	r3, [r7, #20]
 8003e14:	e000      	b.n	8003e18 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8003e16:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	2201      	movs	r2, #1
 8003e1c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	2200      	movs	r2, #0
 8003e24:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8003e28:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8003e2c:	4618      	mov	r0, r3
 8003e2e:	3730      	adds	r7, #48	; 0x30
 8003e30:	46bd      	mov	sp, r7
 8003e32:	bd80      	pop	{r7, pc}

08003e34 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003e34:	b580      	push	{r7, lr}
 8003e36:	b088      	sub	sp, #32
 8003e38:	af00      	add	r7, sp, #0
 8003e3a:	60f8      	str	r0, [r7, #12]
 8003e3c:	60b9      	str	r1, [r7, #8]
 8003e3e:	603b      	str	r3, [r7, #0]
 8003e40:	4613      	mov	r3, r2
 8003e42:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003e44:	f7fe fc46 	bl	80026d4 <HAL_GetTick>
 8003e48:	4602      	mov	r2, r0
 8003e4a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003e4c:	1a9b      	subs	r3, r3, r2
 8003e4e:	683a      	ldr	r2, [r7, #0]
 8003e50:	4413      	add	r3, r2
 8003e52:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003e54:	f7fe fc3e 	bl	80026d4 <HAL_GetTick>
 8003e58:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003e5a:	4b39      	ldr	r3, [pc, #228]	; (8003f40 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	015b      	lsls	r3, r3, #5
 8003e60:	0d1b      	lsrs	r3, r3, #20
 8003e62:	69fa      	ldr	r2, [r7, #28]
 8003e64:	fb02 f303 	mul.w	r3, r2, r3
 8003e68:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003e6a:	e054      	b.n	8003f16 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003e6c:	683b      	ldr	r3, [r7, #0]
 8003e6e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e72:	d050      	beq.n	8003f16 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003e74:	f7fe fc2e 	bl	80026d4 <HAL_GetTick>
 8003e78:	4602      	mov	r2, r0
 8003e7a:	69bb      	ldr	r3, [r7, #24]
 8003e7c:	1ad3      	subs	r3, r2, r3
 8003e7e:	69fa      	ldr	r2, [r7, #28]
 8003e80:	429a      	cmp	r2, r3
 8003e82:	d902      	bls.n	8003e8a <SPI_WaitFlagStateUntilTimeout+0x56>
 8003e84:	69fb      	ldr	r3, [r7, #28]
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d13d      	bne.n	8003f06 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	685a      	ldr	r2, [r3, #4]
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8003e98:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	685b      	ldr	r3, [r3, #4]
 8003e9e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003ea2:	d111      	bne.n	8003ec8 <SPI_WaitFlagStateUntilTimeout+0x94>
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	689b      	ldr	r3, [r3, #8]
 8003ea8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003eac:	d004      	beq.n	8003eb8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	689b      	ldr	r3, [r3, #8]
 8003eb2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003eb6:	d107      	bne.n	8003ec8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	681a      	ldr	r2, [r3, #0]
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003ec6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ecc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003ed0:	d10f      	bne.n	8003ef2 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	681a      	ldr	r2, [r3, #0]
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003ee0:	601a      	str	r2, [r3, #0]
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	681a      	ldr	r2, [r3, #0]
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003ef0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	2201      	movs	r2, #1
 8003ef6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	2200      	movs	r2, #0
 8003efe:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8003f02:	2303      	movs	r3, #3
 8003f04:	e017      	b.n	8003f36 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8003f06:	697b      	ldr	r3, [r7, #20]
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	d101      	bne.n	8003f10 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8003f0c:	2300      	movs	r3, #0
 8003f0e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8003f10:	697b      	ldr	r3, [r7, #20]
 8003f12:	3b01      	subs	r3, #1
 8003f14:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	689a      	ldr	r2, [r3, #8]
 8003f1c:	68bb      	ldr	r3, [r7, #8]
 8003f1e:	4013      	ands	r3, r2
 8003f20:	68ba      	ldr	r2, [r7, #8]
 8003f22:	429a      	cmp	r2, r3
 8003f24:	bf0c      	ite	eq
 8003f26:	2301      	moveq	r3, #1
 8003f28:	2300      	movne	r3, #0
 8003f2a:	b2db      	uxtb	r3, r3
 8003f2c:	461a      	mov	r2, r3
 8003f2e:	79fb      	ldrb	r3, [r7, #7]
 8003f30:	429a      	cmp	r2, r3
 8003f32:	d19b      	bne.n	8003e6c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8003f34:	2300      	movs	r3, #0
}
 8003f36:	4618      	mov	r0, r3
 8003f38:	3720      	adds	r7, #32
 8003f3a:	46bd      	mov	sp, r7
 8003f3c:	bd80      	pop	{r7, pc}
 8003f3e:	bf00      	nop
 8003f40:	20000008 	.word	0x20000008

08003f44 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8003f44:	b580      	push	{r7, lr}
 8003f46:	b086      	sub	sp, #24
 8003f48:	af02      	add	r7, sp, #8
 8003f4a:	60f8      	str	r0, [r7, #12]
 8003f4c:	60b9      	str	r1, [r7, #8]
 8003f4e:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	685b      	ldr	r3, [r3, #4]
 8003f54:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003f58:	d111      	bne.n	8003f7e <SPI_EndRxTransaction+0x3a>
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	689b      	ldr	r3, [r3, #8]
 8003f5e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003f62:	d004      	beq.n	8003f6e <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	689b      	ldr	r3, [r3, #8]
 8003f68:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003f6c:	d107      	bne.n	8003f7e <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	681a      	ldr	r2, [r3, #0]
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003f7c:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	685b      	ldr	r3, [r3, #4]
 8003f82:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003f86:	d12a      	bne.n	8003fde <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	689b      	ldr	r3, [r3, #8]
 8003f8c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003f90:	d012      	beq.n	8003fb8 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	9300      	str	r3, [sp, #0]
 8003f96:	68bb      	ldr	r3, [r7, #8]
 8003f98:	2200      	movs	r2, #0
 8003f9a:	2180      	movs	r1, #128	; 0x80
 8003f9c:	68f8      	ldr	r0, [r7, #12]
 8003f9e:	f7ff ff49 	bl	8003e34 <SPI_WaitFlagStateUntilTimeout>
 8003fa2:	4603      	mov	r3, r0
 8003fa4:	2b00      	cmp	r3, #0
 8003fa6:	d02d      	beq.n	8004004 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003fac:	f043 0220 	orr.w	r2, r3, #32
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8003fb4:	2303      	movs	r3, #3
 8003fb6:	e026      	b.n	8004006 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	9300      	str	r3, [sp, #0]
 8003fbc:	68bb      	ldr	r3, [r7, #8]
 8003fbe:	2200      	movs	r2, #0
 8003fc0:	2101      	movs	r1, #1
 8003fc2:	68f8      	ldr	r0, [r7, #12]
 8003fc4:	f7ff ff36 	bl	8003e34 <SPI_WaitFlagStateUntilTimeout>
 8003fc8:	4603      	mov	r3, r0
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d01a      	beq.n	8004004 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003fd2:	f043 0220 	orr.w	r2, r3, #32
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8003fda:	2303      	movs	r3, #3
 8003fdc:	e013      	b.n	8004006 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	9300      	str	r3, [sp, #0]
 8003fe2:	68bb      	ldr	r3, [r7, #8]
 8003fe4:	2200      	movs	r2, #0
 8003fe6:	2101      	movs	r1, #1
 8003fe8:	68f8      	ldr	r0, [r7, #12]
 8003fea:	f7ff ff23 	bl	8003e34 <SPI_WaitFlagStateUntilTimeout>
 8003fee:	4603      	mov	r3, r0
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d007      	beq.n	8004004 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003ff8:	f043 0220 	orr.w	r2, r3, #32
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8004000:	2303      	movs	r3, #3
 8004002:	e000      	b.n	8004006 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8004004:	2300      	movs	r3, #0
}
 8004006:	4618      	mov	r0, r3
 8004008:	3710      	adds	r7, #16
 800400a:	46bd      	mov	sp, r7
 800400c:	bd80      	pop	{r7, pc}
	...

08004010 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004010:	b580      	push	{r7, lr}
 8004012:	b088      	sub	sp, #32
 8004014:	af02      	add	r7, sp, #8
 8004016:	60f8      	str	r0, [r7, #12]
 8004018:	60b9      	str	r1, [r7, #8]
 800401a:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800401c:	4b1b      	ldr	r3, [pc, #108]	; (800408c <SPI_EndRxTxTransaction+0x7c>)
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	4a1b      	ldr	r2, [pc, #108]	; (8004090 <SPI_EndRxTxTransaction+0x80>)
 8004022:	fba2 2303 	umull	r2, r3, r2, r3
 8004026:	0d5b      	lsrs	r3, r3, #21
 8004028:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800402c:	fb02 f303 	mul.w	r3, r2, r3
 8004030:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	685b      	ldr	r3, [r3, #4]
 8004036:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800403a:	d112      	bne.n	8004062 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	9300      	str	r3, [sp, #0]
 8004040:	68bb      	ldr	r3, [r7, #8]
 8004042:	2200      	movs	r2, #0
 8004044:	2180      	movs	r1, #128	; 0x80
 8004046:	68f8      	ldr	r0, [r7, #12]
 8004048:	f7ff fef4 	bl	8003e34 <SPI_WaitFlagStateUntilTimeout>
 800404c:	4603      	mov	r3, r0
 800404e:	2b00      	cmp	r3, #0
 8004050:	d016      	beq.n	8004080 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004052:	68fb      	ldr	r3, [r7, #12]
 8004054:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004056:	f043 0220 	orr.w	r2, r3, #32
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800405e:	2303      	movs	r3, #3
 8004060:	e00f      	b.n	8004082 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8004062:	697b      	ldr	r3, [r7, #20]
 8004064:	2b00      	cmp	r3, #0
 8004066:	d00a      	beq.n	800407e <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8004068:	697b      	ldr	r3, [r7, #20]
 800406a:	3b01      	subs	r3, #1
 800406c:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	689b      	ldr	r3, [r3, #8]
 8004074:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004078:	2b80      	cmp	r3, #128	; 0x80
 800407a:	d0f2      	beq.n	8004062 <SPI_EndRxTxTransaction+0x52>
 800407c:	e000      	b.n	8004080 <SPI_EndRxTxTransaction+0x70>
        break;
 800407e:	bf00      	nop
  }

  return HAL_OK;
 8004080:	2300      	movs	r3, #0
}
 8004082:	4618      	mov	r0, r3
 8004084:	3718      	adds	r7, #24
 8004086:	46bd      	mov	sp, r7
 8004088:	bd80      	pop	{r7, pc}
 800408a:	bf00      	nop
 800408c:	20000008 	.word	0x20000008
 8004090:	165e9f81 	.word	0x165e9f81

08004094 <HAL_SRAM_Init>:
  * @param  Timing Pointer to SRAM control timing structure 
  * @param  ExtTiming Pointer to SRAM extended mode timing structure  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FMC_NORSRAM_TimingTypeDef *Timing, FMC_NORSRAM_TimingTypeDef *ExtTiming)
{ 
 8004094:	b580      	push	{r7, lr}
 8004096:	b084      	sub	sp, #16
 8004098:	af00      	add	r7, sp, #0
 800409a:	60f8      	str	r0, [r7, #12]
 800409c:	60b9      	str	r1, [r7, #8]
 800409e:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if(hsram == NULL)
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d101      	bne.n	80040aa <HAL_SRAM_Init+0x16>
  {
     return HAL_ERROR;
 80040a6:	2301      	movs	r3, #1
 80040a8:	e034      	b.n	8004114 <HAL_SRAM_Init+0x80>
  }
  
  if(hsram->State == HAL_SRAM_STATE_RESET)
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 80040b0:	b2db      	uxtb	r3, r3
 80040b2:	2b00      	cmp	r3, #0
 80040b4:	d106      	bne.n	80040c4 <HAL_SRAM_Init+0x30>
  {  
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	2200      	movs	r2, #0
 80040ba:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 80040be:	68f8      	ldr	r0, [r7, #12]
 80040c0:	f7fc ff6c 	bl	8000f9c <HAL_SRAM_MspInit>
#endif
  }
  
  /* Initialize SRAM control Interface */
  FMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	681a      	ldr	r2, [r3, #0]
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	3308      	adds	r3, #8
 80040cc:	4619      	mov	r1, r3
 80040ce:	4610      	mov	r0, r2
 80040d0:	f000 fca6 	bl	8004a20 <FSMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  FMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank); 
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	6818      	ldr	r0, [r3, #0]
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	689b      	ldr	r3, [r3, #8]
 80040dc:	461a      	mov	r2, r3
 80040de:	68b9      	ldr	r1, [r7, #8]
 80040e0:	f000 fcf0 	bl	8004ac4 <FSMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  FMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,  hsram->Init.ExtendedMode);  
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	6858      	ldr	r0, [r3, #4]
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	689a      	ldr	r2, [r3, #8]
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040f0:	6879      	ldr	r1, [r7, #4]
 80040f2:	f000 fd25 	bl	8004b40 <FSMC_NORSRAM_Extended_Timing_Init>
  
  /* Enable the NORSRAM device */
  __FMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank); 
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	68fa      	ldr	r2, [r7, #12]
 80040fc:	6892      	ldr	r2, [r2, #8]
 80040fe:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	68fa      	ldr	r2, [r7, #12]
 8004108:	6892      	ldr	r2, [r2, #8]
 800410a:	f041 0101 	orr.w	r1, r1, #1
 800410e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  
  return HAL_OK;
 8004112:	2300      	movs	r3, #0
}
 8004114:	4618      	mov	r0, r3
 8004116:	3710      	adds	r7, #16
 8004118:	46bd      	mov	sp, r7
 800411a:	bd80      	pop	{r7, pc}

0800411c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800411c:	b580      	push	{r7, lr}
 800411e:	b082      	sub	sp, #8
 8004120:	af00      	add	r7, sp, #0
 8004122:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	2b00      	cmp	r3, #0
 8004128:	d101      	bne.n	800412e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800412a:	2301      	movs	r3, #1
 800412c:	e041      	b.n	80041b2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004134:	b2db      	uxtb	r3, r3
 8004136:	2b00      	cmp	r3, #0
 8004138:	d106      	bne.n	8004148 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	2200      	movs	r2, #0
 800413e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004142:	6878      	ldr	r0, [r7, #4]
 8004144:	f7fe f9f2 	bl	800252c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	2202      	movs	r2, #2
 800414c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	681a      	ldr	r2, [r3, #0]
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	3304      	adds	r3, #4
 8004158:	4619      	mov	r1, r3
 800415a:	4610      	mov	r0, r2
 800415c:	f000 fa96 	bl	800468c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	2201      	movs	r2, #1
 8004164:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	2201      	movs	r2, #1
 800416c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	2201      	movs	r2, #1
 8004174:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	2201      	movs	r2, #1
 800417c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	2201      	movs	r2, #1
 8004184:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	2201      	movs	r2, #1
 800418c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	2201      	movs	r2, #1
 8004194:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	2201      	movs	r2, #1
 800419c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	2201      	movs	r2, #1
 80041a4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	2201      	movs	r2, #1
 80041ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80041b0:	2300      	movs	r3, #0
}
 80041b2:	4618      	mov	r0, r3
 80041b4:	3708      	adds	r7, #8
 80041b6:	46bd      	mov	sp, r7
 80041b8:	bd80      	pop	{r7, pc}
	...

080041bc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80041bc:	b480      	push	{r7}
 80041be:	b085      	sub	sp, #20
 80041c0:	af00      	add	r7, sp, #0
 80041c2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80041ca:	b2db      	uxtb	r3, r3
 80041cc:	2b01      	cmp	r3, #1
 80041ce:	d001      	beq.n	80041d4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80041d0:	2301      	movs	r3, #1
 80041d2:	e04e      	b.n	8004272 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	2202      	movs	r2, #2
 80041d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	68da      	ldr	r2, [r3, #12]
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	f042 0201 	orr.w	r2, r2, #1
 80041ea:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	4a23      	ldr	r2, [pc, #140]	; (8004280 <HAL_TIM_Base_Start_IT+0xc4>)
 80041f2:	4293      	cmp	r3, r2
 80041f4:	d022      	beq.n	800423c <HAL_TIM_Base_Start_IT+0x80>
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80041fe:	d01d      	beq.n	800423c <HAL_TIM_Base_Start_IT+0x80>
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	4a1f      	ldr	r2, [pc, #124]	; (8004284 <HAL_TIM_Base_Start_IT+0xc8>)
 8004206:	4293      	cmp	r3, r2
 8004208:	d018      	beq.n	800423c <HAL_TIM_Base_Start_IT+0x80>
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	4a1e      	ldr	r2, [pc, #120]	; (8004288 <HAL_TIM_Base_Start_IT+0xcc>)
 8004210:	4293      	cmp	r3, r2
 8004212:	d013      	beq.n	800423c <HAL_TIM_Base_Start_IT+0x80>
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	4a1c      	ldr	r2, [pc, #112]	; (800428c <HAL_TIM_Base_Start_IT+0xd0>)
 800421a:	4293      	cmp	r3, r2
 800421c:	d00e      	beq.n	800423c <HAL_TIM_Base_Start_IT+0x80>
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	4a1b      	ldr	r2, [pc, #108]	; (8004290 <HAL_TIM_Base_Start_IT+0xd4>)
 8004224:	4293      	cmp	r3, r2
 8004226:	d009      	beq.n	800423c <HAL_TIM_Base_Start_IT+0x80>
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	4a19      	ldr	r2, [pc, #100]	; (8004294 <HAL_TIM_Base_Start_IT+0xd8>)
 800422e:	4293      	cmp	r3, r2
 8004230:	d004      	beq.n	800423c <HAL_TIM_Base_Start_IT+0x80>
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	4a18      	ldr	r2, [pc, #96]	; (8004298 <HAL_TIM_Base_Start_IT+0xdc>)
 8004238:	4293      	cmp	r3, r2
 800423a:	d111      	bne.n	8004260 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	689b      	ldr	r3, [r3, #8]
 8004242:	f003 0307 	and.w	r3, r3, #7
 8004246:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	2b06      	cmp	r3, #6
 800424c:	d010      	beq.n	8004270 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	681a      	ldr	r2, [r3, #0]
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	f042 0201 	orr.w	r2, r2, #1
 800425c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800425e:	e007      	b.n	8004270 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	681a      	ldr	r2, [r3, #0]
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	f042 0201 	orr.w	r2, r2, #1
 800426e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004270:	2300      	movs	r3, #0
}
 8004272:	4618      	mov	r0, r3
 8004274:	3714      	adds	r7, #20
 8004276:	46bd      	mov	sp, r7
 8004278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800427c:	4770      	bx	lr
 800427e:	bf00      	nop
 8004280:	40010000 	.word	0x40010000
 8004284:	40000400 	.word	0x40000400
 8004288:	40000800 	.word	0x40000800
 800428c:	40000c00 	.word	0x40000c00
 8004290:	40010400 	.word	0x40010400
 8004294:	40014000 	.word	0x40014000
 8004298:	40001800 	.word	0x40001800

0800429c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800429c:	b580      	push	{r7, lr}
 800429e:	b082      	sub	sp, #8
 80042a0:	af00      	add	r7, sp, #0
 80042a2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	691b      	ldr	r3, [r3, #16]
 80042aa:	f003 0302 	and.w	r3, r3, #2
 80042ae:	2b02      	cmp	r3, #2
 80042b0:	d122      	bne.n	80042f8 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	68db      	ldr	r3, [r3, #12]
 80042b8:	f003 0302 	and.w	r3, r3, #2
 80042bc:	2b02      	cmp	r3, #2
 80042be:	d11b      	bne.n	80042f8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	f06f 0202 	mvn.w	r2, #2
 80042c8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	2201      	movs	r2, #1
 80042ce:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	699b      	ldr	r3, [r3, #24]
 80042d6:	f003 0303 	and.w	r3, r3, #3
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d003      	beq.n	80042e6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80042de:	6878      	ldr	r0, [r7, #4]
 80042e0:	f000 f9b5 	bl	800464e <HAL_TIM_IC_CaptureCallback>
 80042e4:	e005      	b.n	80042f2 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80042e6:	6878      	ldr	r0, [r7, #4]
 80042e8:	f000 f9a7 	bl	800463a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80042ec:	6878      	ldr	r0, [r7, #4]
 80042ee:	f000 f9b8 	bl	8004662 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	2200      	movs	r2, #0
 80042f6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	691b      	ldr	r3, [r3, #16]
 80042fe:	f003 0304 	and.w	r3, r3, #4
 8004302:	2b04      	cmp	r3, #4
 8004304:	d122      	bne.n	800434c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	68db      	ldr	r3, [r3, #12]
 800430c:	f003 0304 	and.w	r3, r3, #4
 8004310:	2b04      	cmp	r3, #4
 8004312:	d11b      	bne.n	800434c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	f06f 0204 	mvn.w	r2, #4
 800431c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	2202      	movs	r2, #2
 8004322:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	699b      	ldr	r3, [r3, #24]
 800432a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800432e:	2b00      	cmp	r3, #0
 8004330:	d003      	beq.n	800433a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004332:	6878      	ldr	r0, [r7, #4]
 8004334:	f000 f98b 	bl	800464e <HAL_TIM_IC_CaptureCallback>
 8004338:	e005      	b.n	8004346 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800433a:	6878      	ldr	r0, [r7, #4]
 800433c:	f000 f97d 	bl	800463a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004340:	6878      	ldr	r0, [r7, #4]
 8004342:	f000 f98e 	bl	8004662 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	2200      	movs	r2, #0
 800434a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	691b      	ldr	r3, [r3, #16]
 8004352:	f003 0308 	and.w	r3, r3, #8
 8004356:	2b08      	cmp	r3, #8
 8004358:	d122      	bne.n	80043a0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	68db      	ldr	r3, [r3, #12]
 8004360:	f003 0308 	and.w	r3, r3, #8
 8004364:	2b08      	cmp	r3, #8
 8004366:	d11b      	bne.n	80043a0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	f06f 0208 	mvn.w	r2, #8
 8004370:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	2204      	movs	r2, #4
 8004376:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	69db      	ldr	r3, [r3, #28]
 800437e:	f003 0303 	and.w	r3, r3, #3
 8004382:	2b00      	cmp	r3, #0
 8004384:	d003      	beq.n	800438e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004386:	6878      	ldr	r0, [r7, #4]
 8004388:	f000 f961 	bl	800464e <HAL_TIM_IC_CaptureCallback>
 800438c:	e005      	b.n	800439a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800438e:	6878      	ldr	r0, [r7, #4]
 8004390:	f000 f953 	bl	800463a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004394:	6878      	ldr	r0, [r7, #4]
 8004396:	f000 f964 	bl	8004662 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	2200      	movs	r2, #0
 800439e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	691b      	ldr	r3, [r3, #16]
 80043a6:	f003 0310 	and.w	r3, r3, #16
 80043aa:	2b10      	cmp	r3, #16
 80043ac:	d122      	bne.n	80043f4 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	68db      	ldr	r3, [r3, #12]
 80043b4:	f003 0310 	and.w	r3, r3, #16
 80043b8:	2b10      	cmp	r3, #16
 80043ba:	d11b      	bne.n	80043f4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	f06f 0210 	mvn.w	r2, #16
 80043c4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	2208      	movs	r2, #8
 80043ca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	69db      	ldr	r3, [r3, #28]
 80043d2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d003      	beq.n	80043e2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80043da:	6878      	ldr	r0, [r7, #4]
 80043dc:	f000 f937 	bl	800464e <HAL_TIM_IC_CaptureCallback>
 80043e0:	e005      	b.n	80043ee <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80043e2:	6878      	ldr	r0, [r7, #4]
 80043e4:	f000 f929 	bl	800463a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80043e8:	6878      	ldr	r0, [r7, #4]
 80043ea:	f000 f93a 	bl	8004662 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	2200      	movs	r2, #0
 80043f2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	691b      	ldr	r3, [r3, #16]
 80043fa:	f003 0301 	and.w	r3, r3, #1
 80043fe:	2b01      	cmp	r3, #1
 8004400:	d10e      	bne.n	8004420 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	68db      	ldr	r3, [r3, #12]
 8004408:	f003 0301 	and.w	r3, r3, #1
 800440c:	2b01      	cmp	r3, #1
 800440e:	d107      	bne.n	8004420 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	f06f 0201 	mvn.w	r2, #1
 8004418:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800441a:	6878      	ldr	r0, [r7, #4]
 800441c:	f7fd fde4 	bl	8001fe8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	691b      	ldr	r3, [r3, #16]
 8004426:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800442a:	2b80      	cmp	r3, #128	; 0x80
 800442c:	d10e      	bne.n	800444c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	68db      	ldr	r3, [r3, #12]
 8004434:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004438:	2b80      	cmp	r3, #128	; 0x80
 800443a:	d107      	bne.n	800444c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004444:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004446:	6878      	ldr	r0, [r7, #4]
 8004448:	f000 fae0 	bl	8004a0c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	691b      	ldr	r3, [r3, #16]
 8004452:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004456:	2b40      	cmp	r3, #64	; 0x40
 8004458:	d10e      	bne.n	8004478 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	68db      	ldr	r3, [r3, #12]
 8004460:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004464:	2b40      	cmp	r3, #64	; 0x40
 8004466:	d107      	bne.n	8004478 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004470:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004472:	6878      	ldr	r0, [r7, #4]
 8004474:	f000 f8ff 	bl	8004676 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	691b      	ldr	r3, [r3, #16]
 800447e:	f003 0320 	and.w	r3, r3, #32
 8004482:	2b20      	cmp	r3, #32
 8004484:	d10e      	bne.n	80044a4 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	68db      	ldr	r3, [r3, #12]
 800448c:	f003 0320 	and.w	r3, r3, #32
 8004490:	2b20      	cmp	r3, #32
 8004492:	d107      	bne.n	80044a4 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	f06f 0220 	mvn.w	r2, #32
 800449c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800449e:	6878      	ldr	r0, [r7, #4]
 80044a0:	f000 faaa 	bl	80049f8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80044a4:	bf00      	nop
 80044a6:	3708      	adds	r7, #8
 80044a8:	46bd      	mov	sp, r7
 80044aa:	bd80      	pop	{r7, pc}

080044ac <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80044ac:	b580      	push	{r7, lr}
 80044ae:	b084      	sub	sp, #16
 80044b0:	af00      	add	r7, sp, #0
 80044b2:	6078      	str	r0, [r7, #4]
 80044b4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80044b6:	2300      	movs	r3, #0
 80044b8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80044c0:	2b01      	cmp	r3, #1
 80044c2:	d101      	bne.n	80044c8 <HAL_TIM_ConfigClockSource+0x1c>
 80044c4:	2302      	movs	r3, #2
 80044c6:	e0b4      	b.n	8004632 <HAL_TIM_ConfigClockSource+0x186>
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	2201      	movs	r2, #1
 80044cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	2202      	movs	r2, #2
 80044d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	689b      	ldr	r3, [r3, #8]
 80044de:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80044e0:	68bb      	ldr	r3, [r7, #8]
 80044e2:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80044e6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80044e8:	68bb      	ldr	r3, [r7, #8]
 80044ea:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80044ee:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	68ba      	ldr	r2, [r7, #8]
 80044f6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80044f8:	683b      	ldr	r3, [r7, #0]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004500:	d03e      	beq.n	8004580 <HAL_TIM_ConfigClockSource+0xd4>
 8004502:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004506:	f200 8087 	bhi.w	8004618 <HAL_TIM_ConfigClockSource+0x16c>
 800450a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800450e:	f000 8086 	beq.w	800461e <HAL_TIM_ConfigClockSource+0x172>
 8004512:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004516:	d87f      	bhi.n	8004618 <HAL_TIM_ConfigClockSource+0x16c>
 8004518:	2b70      	cmp	r3, #112	; 0x70
 800451a:	d01a      	beq.n	8004552 <HAL_TIM_ConfigClockSource+0xa6>
 800451c:	2b70      	cmp	r3, #112	; 0x70
 800451e:	d87b      	bhi.n	8004618 <HAL_TIM_ConfigClockSource+0x16c>
 8004520:	2b60      	cmp	r3, #96	; 0x60
 8004522:	d050      	beq.n	80045c6 <HAL_TIM_ConfigClockSource+0x11a>
 8004524:	2b60      	cmp	r3, #96	; 0x60
 8004526:	d877      	bhi.n	8004618 <HAL_TIM_ConfigClockSource+0x16c>
 8004528:	2b50      	cmp	r3, #80	; 0x50
 800452a:	d03c      	beq.n	80045a6 <HAL_TIM_ConfigClockSource+0xfa>
 800452c:	2b50      	cmp	r3, #80	; 0x50
 800452e:	d873      	bhi.n	8004618 <HAL_TIM_ConfigClockSource+0x16c>
 8004530:	2b40      	cmp	r3, #64	; 0x40
 8004532:	d058      	beq.n	80045e6 <HAL_TIM_ConfigClockSource+0x13a>
 8004534:	2b40      	cmp	r3, #64	; 0x40
 8004536:	d86f      	bhi.n	8004618 <HAL_TIM_ConfigClockSource+0x16c>
 8004538:	2b30      	cmp	r3, #48	; 0x30
 800453a:	d064      	beq.n	8004606 <HAL_TIM_ConfigClockSource+0x15a>
 800453c:	2b30      	cmp	r3, #48	; 0x30
 800453e:	d86b      	bhi.n	8004618 <HAL_TIM_ConfigClockSource+0x16c>
 8004540:	2b20      	cmp	r3, #32
 8004542:	d060      	beq.n	8004606 <HAL_TIM_ConfigClockSource+0x15a>
 8004544:	2b20      	cmp	r3, #32
 8004546:	d867      	bhi.n	8004618 <HAL_TIM_ConfigClockSource+0x16c>
 8004548:	2b00      	cmp	r3, #0
 800454a:	d05c      	beq.n	8004606 <HAL_TIM_ConfigClockSource+0x15a>
 800454c:	2b10      	cmp	r3, #16
 800454e:	d05a      	beq.n	8004606 <HAL_TIM_ConfigClockSource+0x15a>
 8004550:	e062      	b.n	8004618 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	6818      	ldr	r0, [r3, #0]
 8004556:	683b      	ldr	r3, [r7, #0]
 8004558:	6899      	ldr	r1, [r3, #8]
 800455a:	683b      	ldr	r3, [r7, #0]
 800455c:	685a      	ldr	r2, [r3, #4]
 800455e:	683b      	ldr	r3, [r7, #0]
 8004560:	68db      	ldr	r3, [r3, #12]
 8004562:	f000 f9ad 	bl	80048c0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	689b      	ldr	r3, [r3, #8]
 800456c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800456e:	68bb      	ldr	r3, [r7, #8]
 8004570:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004574:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	68ba      	ldr	r2, [r7, #8]
 800457c:	609a      	str	r2, [r3, #8]
      break;
 800457e:	e04f      	b.n	8004620 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	6818      	ldr	r0, [r3, #0]
 8004584:	683b      	ldr	r3, [r7, #0]
 8004586:	6899      	ldr	r1, [r3, #8]
 8004588:	683b      	ldr	r3, [r7, #0]
 800458a:	685a      	ldr	r2, [r3, #4]
 800458c:	683b      	ldr	r3, [r7, #0]
 800458e:	68db      	ldr	r3, [r3, #12]
 8004590:	f000 f996 	bl	80048c0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	689a      	ldr	r2, [r3, #8]
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80045a2:	609a      	str	r2, [r3, #8]
      break;
 80045a4:	e03c      	b.n	8004620 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	6818      	ldr	r0, [r3, #0]
 80045aa:	683b      	ldr	r3, [r7, #0]
 80045ac:	6859      	ldr	r1, [r3, #4]
 80045ae:	683b      	ldr	r3, [r7, #0]
 80045b0:	68db      	ldr	r3, [r3, #12]
 80045b2:	461a      	mov	r2, r3
 80045b4:	f000 f90a 	bl	80047cc <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	2150      	movs	r1, #80	; 0x50
 80045be:	4618      	mov	r0, r3
 80045c0:	f000 f963 	bl	800488a <TIM_ITRx_SetConfig>
      break;
 80045c4:	e02c      	b.n	8004620 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	6818      	ldr	r0, [r3, #0]
 80045ca:	683b      	ldr	r3, [r7, #0]
 80045cc:	6859      	ldr	r1, [r3, #4]
 80045ce:	683b      	ldr	r3, [r7, #0]
 80045d0:	68db      	ldr	r3, [r3, #12]
 80045d2:	461a      	mov	r2, r3
 80045d4:	f000 f929 	bl	800482a <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	2160      	movs	r1, #96	; 0x60
 80045de:	4618      	mov	r0, r3
 80045e0:	f000 f953 	bl	800488a <TIM_ITRx_SetConfig>
      break;
 80045e4:	e01c      	b.n	8004620 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	6818      	ldr	r0, [r3, #0]
 80045ea:	683b      	ldr	r3, [r7, #0]
 80045ec:	6859      	ldr	r1, [r3, #4]
 80045ee:	683b      	ldr	r3, [r7, #0]
 80045f0:	68db      	ldr	r3, [r3, #12]
 80045f2:	461a      	mov	r2, r3
 80045f4:	f000 f8ea 	bl	80047cc <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	2140      	movs	r1, #64	; 0x40
 80045fe:	4618      	mov	r0, r3
 8004600:	f000 f943 	bl	800488a <TIM_ITRx_SetConfig>
      break;
 8004604:	e00c      	b.n	8004620 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	681a      	ldr	r2, [r3, #0]
 800460a:	683b      	ldr	r3, [r7, #0]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	4619      	mov	r1, r3
 8004610:	4610      	mov	r0, r2
 8004612:	f000 f93a 	bl	800488a <TIM_ITRx_SetConfig>
      break;
 8004616:	e003      	b.n	8004620 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004618:	2301      	movs	r3, #1
 800461a:	73fb      	strb	r3, [r7, #15]
      break;
 800461c:	e000      	b.n	8004620 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800461e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	2201      	movs	r2, #1
 8004624:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	2200      	movs	r2, #0
 800462c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004630:	7bfb      	ldrb	r3, [r7, #15]
}
 8004632:	4618      	mov	r0, r3
 8004634:	3710      	adds	r7, #16
 8004636:	46bd      	mov	sp, r7
 8004638:	bd80      	pop	{r7, pc}

0800463a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800463a:	b480      	push	{r7}
 800463c:	b083      	sub	sp, #12
 800463e:	af00      	add	r7, sp, #0
 8004640:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004642:	bf00      	nop
 8004644:	370c      	adds	r7, #12
 8004646:	46bd      	mov	sp, r7
 8004648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800464c:	4770      	bx	lr

0800464e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800464e:	b480      	push	{r7}
 8004650:	b083      	sub	sp, #12
 8004652:	af00      	add	r7, sp, #0
 8004654:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004656:	bf00      	nop
 8004658:	370c      	adds	r7, #12
 800465a:	46bd      	mov	sp, r7
 800465c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004660:	4770      	bx	lr

08004662 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004662:	b480      	push	{r7}
 8004664:	b083      	sub	sp, #12
 8004666:	af00      	add	r7, sp, #0
 8004668:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800466a:	bf00      	nop
 800466c:	370c      	adds	r7, #12
 800466e:	46bd      	mov	sp, r7
 8004670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004674:	4770      	bx	lr

08004676 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004676:	b480      	push	{r7}
 8004678:	b083      	sub	sp, #12
 800467a:	af00      	add	r7, sp, #0
 800467c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800467e:	bf00      	nop
 8004680:	370c      	adds	r7, #12
 8004682:	46bd      	mov	sp, r7
 8004684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004688:	4770      	bx	lr
	...

0800468c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800468c:	b480      	push	{r7}
 800468e:	b085      	sub	sp, #20
 8004690:	af00      	add	r7, sp, #0
 8004692:	6078      	str	r0, [r7, #4]
 8004694:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	4a40      	ldr	r2, [pc, #256]	; (80047a0 <TIM_Base_SetConfig+0x114>)
 80046a0:	4293      	cmp	r3, r2
 80046a2:	d013      	beq.n	80046cc <TIM_Base_SetConfig+0x40>
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80046aa:	d00f      	beq.n	80046cc <TIM_Base_SetConfig+0x40>
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	4a3d      	ldr	r2, [pc, #244]	; (80047a4 <TIM_Base_SetConfig+0x118>)
 80046b0:	4293      	cmp	r3, r2
 80046b2:	d00b      	beq.n	80046cc <TIM_Base_SetConfig+0x40>
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	4a3c      	ldr	r2, [pc, #240]	; (80047a8 <TIM_Base_SetConfig+0x11c>)
 80046b8:	4293      	cmp	r3, r2
 80046ba:	d007      	beq.n	80046cc <TIM_Base_SetConfig+0x40>
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	4a3b      	ldr	r2, [pc, #236]	; (80047ac <TIM_Base_SetConfig+0x120>)
 80046c0:	4293      	cmp	r3, r2
 80046c2:	d003      	beq.n	80046cc <TIM_Base_SetConfig+0x40>
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	4a3a      	ldr	r2, [pc, #232]	; (80047b0 <TIM_Base_SetConfig+0x124>)
 80046c8:	4293      	cmp	r3, r2
 80046ca:	d108      	bne.n	80046de <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80046d2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80046d4:	683b      	ldr	r3, [r7, #0]
 80046d6:	685b      	ldr	r3, [r3, #4]
 80046d8:	68fa      	ldr	r2, [r7, #12]
 80046da:	4313      	orrs	r3, r2
 80046dc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	4a2f      	ldr	r2, [pc, #188]	; (80047a0 <TIM_Base_SetConfig+0x114>)
 80046e2:	4293      	cmp	r3, r2
 80046e4:	d02b      	beq.n	800473e <TIM_Base_SetConfig+0xb2>
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80046ec:	d027      	beq.n	800473e <TIM_Base_SetConfig+0xb2>
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	4a2c      	ldr	r2, [pc, #176]	; (80047a4 <TIM_Base_SetConfig+0x118>)
 80046f2:	4293      	cmp	r3, r2
 80046f4:	d023      	beq.n	800473e <TIM_Base_SetConfig+0xb2>
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	4a2b      	ldr	r2, [pc, #172]	; (80047a8 <TIM_Base_SetConfig+0x11c>)
 80046fa:	4293      	cmp	r3, r2
 80046fc:	d01f      	beq.n	800473e <TIM_Base_SetConfig+0xb2>
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	4a2a      	ldr	r2, [pc, #168]	; (80047ac <TIM_Base_SetConfig+0x120>)
 8004702:	4293      	cmp	r3, r2
 8004704:	d01b      	beq.n	800473e <TIM_Base_SetConfig+0xb2>
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	4a29      	ldr	r2, [pc, #164]	; (80047b0 <TIM_Base_SetConfig+0x124>)
 800470a:	4293      	cmp	r3, r2
 800470c:	d017      	beq.n	800473e <TIM_Base_SetConfig+0xb2>
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	4a28      	ldr	r2, [pc, #160]	; (80047b4 <TIM_Base_SetConfig+0x128>)
 8004712:	4293      	cmp	r3, r2
 8004714:	d013      	beq.n	800473e <TIM_Base_SetConfig+0xb2>
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	4a27      	ldr	r2, [pc, #156]	; (80047b8 <TIM_Base_SetConfig+0x12c>)
 800471a:	4293      	cmp	r3, r2
 800471c:	d00f      	beq.n	800473e <TIM_Base_SetConfig+0xb2>
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	4a26      	ldr	r2, [pc, #152]	; (80047bc <TIM_Base_SetConfig+0x130>)
 8004722:	4293      	cmp	r3, r2
 8004724:	d00b      	beq.n	800473e <TIM_Base_SetConfig+0xb2>
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	4a25      	ldr	r2, [pc, #148]	; (80047c0 <TIM_Base_SetConfig+0x134>)
 800472a:	4293      	cmp	r3, r2
 800472c:	d007      	beq.n	800473e <TIM_Base_SetConfig+0xb2>
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	4a24      	ldr	r2, [pc, #144]	; (80047c4 <TIM_Base_SetConfig+0x138>)
 8004732:	4293      	cmp	r3, r2
 8004734:	d003      	beq.n	800473e <TIM_Base_SetConfig+0xb2>
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	4a23      	ldr	r2, [pc, #140]	; (80047c8 <TIM_Base_SetConfig+0x13c>)
 800473a:	4293      	cmp	r3, r2
 800473c:	d108      	bne.n	8004750 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004744:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004746:	683b      	ldr	r3, [r7, #0]
 8004748:	68db      	ldr	r3, [r3, #12]
 800474a:	68fa      	ldr	r2, [r7, #12]
 800474c:	4313      	orrs	r3, r2
 800474e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004756:	683b      	ldr	r3, [r7, #0]
 8004758:	695b      	ldr	r3, [r3, #20]
 800475a:	4313      	orrs	r3, r2
 800475c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	68fa      	ldr	r2, [r7, #12]
 8004762:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004764:	683b      	ldr	r3, [r7, #0]
 8004766:	689a      	ldr	r2, [r3, #8]
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800476c:	683b      	ldr	r3, [r7, #0]
 800476e:	681a      	ldr	r2, [r3, #0]
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	4a0a      	ldr	r2, [pc, #40]	; (80047a0 <TIM_Base_SetConfig+0x114>)
 8004778:	4293      	cmp	r3, r2
 800477a:	d003      	beq.n	8004784 <TIM_Base_SetConfig+0xf8>
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	4a0c      	ldr	r2, [pc, #48]	; (80047b0 <TIM_Base_SetConfig+0x124>)
 8004780:	4293      	cmp	r3, r2
 8004782:	d103      	bne.n	800478c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004784:	683b      	ldr	r3, [r7, #0]
 8004786:	691a      	ldr	r2, [r3, #16]
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	2201      	movs	r2, #1
 8004790:	615a      	str	r2, [r3, #20]
}
 8004792:	bf00      	nop
 8004794:	3714      	adds	r7, #20
 8004796:	46bd      	mov	sp, r7
 8004798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800479c:	4770      	bx	lr
 800479e:	bf00      	nop
 80047a0:	40010000 	.word	0x40010000
 80047a4:	40000400 	.word	0x40000400
 80047a8:	40000800 	.word	0x40000800
 80047ac:	40000c00 	.word	0x40000c00
 80047b0:	40010400 	.word	0x40010400
 80047b4:	40014000 	.word	0x40014000
 80047b8:	40014400 	.word	0x40014400
 80047bc:	40014800 	.word	0x40014800
 80047c0:	40001800 	.word	0x40001800
 80047c4:	40001c00 	.word	0x40001c00
 80047c8:	40002000 	.word	0x40002000

080047cc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80047cc:	b480      	push	{r7}
 80047ce:	b087      	sub	sp, #28
 80047d0:	af00      	add	r7, sp, #0
 80047d2:	60f8      	str	r0, [r7, #12]
 80047d4:	60b9      	str	r1, [r7, #8]
 80047d6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	6a1b      	ldr	r3, [r3, #32]
 80047dc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	6a1b      	ldr	r3, [r3, #32]
 80047e2:	f023 0201 	bic.w	r2, r3, #1
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	699b      	ldr	r3, [r3, #24]
 80047ee:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80047f0:	693b      	ldr	r3, [r7, #16]
 80047f2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80047f6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	011b      	lsls	r3, r3, #4
 80047fc:	693a      	ldr	r2, [r7, #16]
 80047fe:	4313      	orrs	r3, r2
 8004800:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004802:	697b      	ldr	r3, [r7, #20]
 8004804:	f023 030a 	bic.w	r3, r3, #10
 8004808:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800480a:	697a      	ldr	r2, [r7, #20]
 800480c:	68bb      	ldr	r3, [r7, #8]
 800480e:	4313      	orrs	r3, r2
 8004810:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	693a      	ldr	r2, [r7, #16]
 8004816:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	697a      	ldr	r2, [r7, #20]
 800481c:	621a      	str	r2, [r3, #32]
}
 800481e:	bf00      	nop
 8004820:	371c      	adds	r7, #28
 8004822:	46bd      	mov	sp, r7
 8004824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004828:	4770      	bx	lr

0800482a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800482a:	b480      	push	{r7}
 800482c:	b087      	sub	sp, #28
 800482e:	af00      	add	r7, sp, #0
 8004830:	60f8      	str	r0, [r7, #12]
 8004832:	60b9      	str	r1, [r7, #8]
 8004834:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	6a1b      	ldr	r3, [r3, #32]
 800483a:	f023 0210 	bic.w	r2, r3, #16
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004842:	68fb      	ldr	r3, [r7, #12]
 8004844:	699b      	ldr	r3, [r3, #24]
 8004846:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	6a1b      	ldr	r3, [r3, #32]
 800484c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800484e:	697b      	ldr	r3, [r7, #20]
 8004850:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004854:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	031b      	lsls	r3, r3, #12
 800485a:	697a      	ldr	r2, [r7, #20]
 800485c:	4313      	orrs	r3, r2
 800485e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004860:	693b      	ldr	r3, [r7, #16]
 8004862:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004866:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004868:	68bb      	ldr	r3, [r7, #8]
 800486a:	011b      	lsls	r3, r3, #4
 800486c:	693a      	ldr	r2, [r7, #16]
 800486e:	4313      	orrs	r3, r2
 8004870:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	697a      	ldr	r2, [r7, #20]
 8004876:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	693a      	ldr	r2, [r7, #16]
 800487c:	621a      	str	r2, [r3, #32]
}
 800487e:	bf00      	nop
 8004880:	371c      	adds	r7, #28
 8004882:	46bd      	mov	sp, r7
 8004884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004888:	4770      	bx	lr

0800488a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800488a:	b480      	push	{r7}
 800488c:	b085      	sub	sp, #20
 800488e:	af00      	add	r7, sp, #0
 8004890:	6078      	str	r0, [r7, #4]
 8004892:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	689b      	ldr	r3, [r3, #8]
 8004898:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80048a0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80048a2:	683a      	ldr	r2, [r7, #0]
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	4313      	orrs	r3, r2
 80048a8:	f043 0307 	orr.w	r3, r3, #7
 80048ac:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	68fa      	ldr	r2, [r7, #12]
 80048b2:	609a      	str	r2, [r3, #8]
}
 80048b4:	bf00      	nop
 80048b6:	3714      	adds	r7, #20
 80048b8:	46bd      	mov	sp, r7
 80048ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048be:	4770      	bx	lr

080048c0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80048c0:	b480      	push	{r7}
 80048c2:	b087      	sub	sp, #28
 80048c4:	af00      	add	r7, sp, #0
 80048c6:	60f8      	str	r0, [r7, #12]
 80048c8:	60b9      	str	r1, [r7, #8]
 80048ca:	607a      	str	r2, [r7, #4]
 80048cc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	689b      	ldr	r3, [r3, #8]
 80048d2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80048d4:	697b      	ldr	r3, [r7, #20]
 80048d6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80048da:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80048dc:	683b      	ldr	r3, [r7, #0]
 80048de:	021a      	lsls	r2, r3, #8
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	431a      	orrs	r2, r3
 80048e4:	68bb      	ldr	r3, [r7, #8]
 80048e6:	4313      	orrs	r3, r2
 80048e8:	697a      	ldr	r2, [r7, #20]
 80048ea:	4313      	orrs	r3, r2
 80048ec:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	697a      	ldr	r2, [r7, #20]
 80048f2:	609a      	str	r2, [r3, #8]
}
 80048f4:	bf00      	nop
 80048f6:	371c      	adds	r7, #28
 80048f8:	46bd      	mov	sp, r7
 80048fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048fe:	4770      	bx	lr

08004900 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004900:	b480      	push	{r7}
 8004902:	b085      	sub	sp, #20
 8004904:	af00      	add	r7, sp, #0
 8004906:	6078      	str	r0, [r7, #4]
 8004908:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004910:	2b01      	cmp	r3, #1
 8004912:	d101      	bne.n	8004918 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004914:	2302      	movs	r3, #2
 8004916:	e05a      	b.n	80049ce <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	2201      	movs	r2, #1
 800491c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	2202      	movs	r2, #2
 8004924:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	685b      	ldr	r3, [r3, #4]
 800492e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	689b      	ldr	r3, [r3, #8]
 8004936:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800493e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004940:	683b      	ldr	r3, [r7, #0]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	68fa      	ldr	r2, [r7, #12]
 8004946:	4313      	orrs	r3, r2
 8004948:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	68fa      	ldr	r2, [r7, #12]
 8004950:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	4a21      	ldr	r2, [pc, #132]	; (80049dc <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8004958:	4293      	cmp	r3, r2
 800495a:	d022      	beq.n	80049a2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004964:	d01d      	beq.n	80049a2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	4a1d      	ldr	r2, [pc, #116]	; (80049e0 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800496c:	4293      	cmp	r3, r2
 800496e:	d018      	beq.n	80049a2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	4a1b      	ldr	r2, [pc, #108]	; (80049e4 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8004976:	4293      	cmp	r3, r2
 8004978:	d013      	beq.n	80049a2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	4a1a      	ldr	r2, [pc, #104]	; (80049e8 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8004980:	4293      	cmp	r3, r2
 8004982:	d00e      	beq.n	80049a2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	4a18      	ldr	r2, [pc, #96]	; (80049ec <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800498a:	4293      	cmp	r3, r2
 800498c:	d009      	beq.n	80049a2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	4a17      	ldr	r2, [pc, #92]	; (80049f0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8004994:	4293      	cmp	r3, r2
 8004996:	d004      	beq.n	80049a2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	4a15      	ldr	r2, [pc, #84]	; (80049f4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800499e:	4293      	cmp	r3, r2
 80049a0:	d10c      	bne.n	80049bc <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80049a2:	68bb      	ldr	r3, [r7, #8]
 80049a4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80049a8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80049aa:	683b      	ldr	r3, [r7, #0]
 80049ac:	685b      	ldr	r3, [r3, #4]
 80049ae:	68ba      	ldr	r2, [r7, #8]
 80049b0:	4313      	orrs	r3, r2
 80049b2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	68ba      	ldr	r2, [r7, #8]
 80049ba:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	2201      	movs	r2, #1
 80049c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	2200      	movs	r2, #0
 80049c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80049cc:	2300      	movs	r3, #0
}
 80049ce:	4618      	mov	r0, r3
 80049d0:	3714      	adds	r7, #20
 80049d2:	46bd      	mov	sp, r7
 80049d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049d8:	4770      	bx	lr
 80049da:	bf00      	nop
 80049dc:	40010000 	.word	0x40010000
 80049e0:	40000400 	.word	0x40000400
 80049e4:	40000800 	.word	0x40000800
 80049e8:	40000c00 	.word	0x40000c00
 80049ec:	40010400 	.word	0x40010400
 80049f0:	40014000 	.word	0x40014000
 80049f4:	40001800 	.word	0x40001800

080049f8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80049f8:	b480      	push	{r7}
 80049fa:	b083      	sub	sp, #12
 80049fc:	af00      	add	r7, sp, #0
 80049fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004a00:	bf00      	nop
 8004a02:	370c      	adds	r7, #12
 8004a04:	46bd      	mov	sp, r7
 8004a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a0a:	4770      	bx	lr

08004a0c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004a0c:	b480      	push	{r7}
 8004a0e:	b083      	sub	sp, #12
 8004a10:	af00      	add	r7, sp, #0
 8004a12:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004a14:	bf00      	nop
 8004a16:	370c      	adds	r7, #12
 8004a18:	46bd      	mov	sp, r7
 8004a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a1e:	4770      	bx	lr

08004a20 <FSMC_NORSRAM_Init>:
  * @param  Device Pointer to NORSRAM device instance
  * @param  Init Pointer to NORSRAM Initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_InitTypeDef* Init)
{ 
 8004a20:	b480      	push	{r7}
 8004a22:	b085      	sub	sp, #20
 8004a24:	af00      	add	r7, sp, #0
 8004a26:	6078      	str	r0, [r7, #4]
 8004a28:	6039      	str	r1, [r7, #0]
  uint32_t tmpr = 0U;
 8004a2a:	2300      	movs	r3, #0
 8004a2c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_FSMC_WRITE_FIFO(Init->WriteFifo));
  assert_param(IS_FSMC_CONTINOUS_CLOCK(Init->ContinuousClock));
#endif /* STM32F412Zx || STM32F412Vx || STM32F413xx || STM32F423xx */
  
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Init->NSBank];
 8004a2e:	683b      	ldr	r3, [r7, #0]
 8004a30:	681a      	ldr	r2, [r3, #0]
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004a38:	60fb      	str	r3, [r7, #12]

#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx)
  /* Clear MBKEN, MUXEN, MTYP, MWID, FACCEN, BURSTEN, WAITPOL, WRAPMOD, WAITCFG, WREN,
           WAITEN, EXTMOD, ASYNCWAIT, CPSIZE and CBURSTRW bits */
  tmpr &= ((uint32_t)~(FSMC_BCR1_MBKEN     | FSMC_BCR1_MUXEN    | FSMC_BCR1_MTYP     | \
 8004a3a:	68fa      	ldr	r2, [r7, #12]
 8004a3c:	4b20      	ldr	r3, [pc, #128]	; (8004ac0 <FSMC_NORSRAM_Init+0xa0>)
 8004a3e:	4013      	ands	r3, r2
 8004a40:	60fb      	str	r3, [r7, #12]
                       FSMC_BCR1_MWID      | FSMC_BCR1_FACCEN   | FSMC_BCR1_BURSTEN  | \
                       FSMC_BCR1_WAITPOL   | FSMC_BCR1_WRAPMOD  | FSMC_BCR1_WAITCFG  | \
                       FSMC_BCR1_WREN      | FSMC_BCR1_WAITEN   | FSMC_BCR1_EXTMOD   | \
                       FSMC_BCR1_ASYNCWAIT | FSMC_BCR1_CPSIZE   | FSMC_BCR1_CBURSTRW));
  /* Set NORSRAM device control parameters */
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 8004a42:	683b      	ldr	r3, [r7, #0]
 8004a44:	685a      	ldr	r2, [r3, #4]
                     Init->MemoryType           |\
 8004a46:	683b      	ldr	r3, [r7, #0]
 8004a48:	689b      	ldr	r3, [r3, #8]
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 8004a4a:	431a      	orrs	r2, r3
                     Init->MemoryDataWidth      |\
 8004a4c:	683b      	ldr	r3, [r7, #0]
 8004a4e:	68db      	ldr	r3, [r3, #12]
                     Init->MemoryType           |\
 8004a50:	431a      	orrs	r2, r3
                     Init->BurstAccessMode      |\
 8004a52:	683b      	ldr	r3, [r7, #0]
 8004a54:	691b      	ldr	r3, [r3, #16]
                     Init->MemoryDataWidth      |\
 8004a56:	431a      	orrs	r2, r3
                     Init->WaitSignalPolarity   |\
 8004a58:	683b      	ldr	r3, [r7, #0]
 8004a5a:	695b      	ldr	r3, [r3, #20]
                     Init->BurstAccessMode      |\
 8004a5c:	431a      	orrs	r2, r3
                     Init->WrapMode             |\
 8004a5e:	683b      	ldr	r3, [r7, #0]
 8004a60:	699b      	ldr	r3, [r3, #24]
                     Init->WaitSignalPolarity   |\
 8004a62:	431a      	orrs	r2, r3
                     Init->WaitSignalActive     |\
 8004a64:	683b      	ldr	r3, [r7, #0]
 8004a66:	69db      	ldr	r3, [r3, #28]
                     Init->WrapMode             |\
 8004a68:	431a      	orrs	r2, r3
                     Init->WriteOperation       |\
 8004a6a:	683b      	ldr	r3, [r7, #0]
 8004a6c:	6a1b      	ldr	r3, [r3, #32]
                     Init->WaitSignalActive     |\
 8004a6e:	431a      	orrs	r2, r3
                     Init->WaitSignal           |\
 8004a70:	683b      	ldr	r3, [r7, #0]
 8004a72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                     Init->WriteOperation       |\
 8004a74:	431a      	orrs	r2, r3
                     Init->ExtendedMode         |\
 8004a76:	683b      	ldr	r3, [r7, #0]
 8004a78:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                     Init->WaitSignal           |\
 8004a7a:	431a      	orrs	r2, r3
                     Init->AsynchronousWait     |\
 8004a7c:	683b      	ldr	r3, [r7, #0]
 8004a7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
                     Init->ExtendedMode         |\
 8004a80:	431a      	orrs	r2, r3
                     Init->PageSize             |\
 8004a82:	683b      	ldr	r3, [r7, #0]
 8004a84:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
                     Init->AsynchronousWait     |\
 8004a86:	431a      	orrs	r2, r3
                     Init->WriteBurst
 8004a88:	683b      	ldr	r3, [r7, #0]
 8004a8a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
                     Init->PageSize             |\
 8004a8c:	4313      	orrs	r3, r2
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 8004a8e:	68fa      	ldr	r2, [r7, #12]
 8004a90:	4313      	orrs	r3, r2
 8004a92:	60fb      	str	r3, [r7, #12]
                     Init->ContinuousClock      |\
                     Init->PageSize             |\
                     Init->WriteFifo);
#endif /* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx */ 
            
  if(Init->MemoryType == FSMC_MEMORY_TYPE_NOR)
 8004a94:	683b      	ldr	r3, [r7, #0]
 8004a96:	689b      	ldr	r3, [r3, #8]
 8004a98:	2b08      	cmp	r3, #8
 8004a9a:	d103      	bne.n	8004aa4 <FSMC_NORSRAM_Init+0x84>
  {
    tmpr |= (uint32_t)FSMC_NORSRAM_FLASH_ACCESS_ENABLE;
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004aa2:	60fb      	str	r3, [r7, #12]
  }

  Device->BTCR[Init->NSBank] = tmpr;
 8004aa4:	683b      	ldr	r3, [r7, #0]
 8004aa6:	681a      	ldr	r2, [r3, #0]
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	68f9      	ldr	r1, [r7, #12]
 8004aac:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  {
    Device->BTCR[FSMC_NORSRAM_BANK1] |= (uint32_t)(Init->WriteFifo);
  }
#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */

  return HAL_OK;
 8004ab0:	2300      	movs	r3, #0
}
 8004ab2:	4618      	mov	r0, r3
 8004ab4:	3714      	adds	r7, #20
 8004ab6:	46bd      	mov	sp, r7
 8004ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004abc:	4770      	bx	lr
 8004abe:	bf00      	nop
 8004ac0:	fff00080 	.word	0xfff00080

08004ac4 <FSMC_NORSRAM_Timing_Init>:
  * @param  Timing Pointer to NORSRAM Timing structure
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Timing_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8004ac4:	b480      	push	{r7}
 8004ac6:	b087      	sub	sp, #28
 8004ac8:	af00      	add	r7, sp, #0
 8004aca:	60f8      	str	r0, [r7, #12]
 8004acc:	60b9      	str	r1, [r7, #8]
 8004ace:	607a      	str	r2, [r7, #4]
  uint32_t tmpr = 0U;
 8004ad0:	2300      	movs	r3, #0
 8004ad2:	617b      	str	r3, [r7, #20]
  assert_param(IS_FSMC_DATA_LATENCY(Timing->DataLatency));
  assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FSMC_NORSRAM_BANK(Bank));
  
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Bank + 1U];
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	1c5a      	adds	r2, r3, #1
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004ade:	617b      	str	r3, [r7, #20]

  /* Clear ADDSET, ADDHLD, DATAST, BUSTURN, CLKDIV, DATLAT and ACCMOD bits */
  tmpr &= ((uint32_t)~(FSMC_BTR1_ADDSET  | FSMC_BTR1_ADDHLD | FSMC_BTR1_DATAST | \
 8004ae0:	697b      	ldr	r3, [r7, #20]
 8004ae2:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
 8004ae6:	617b      	str	r3, [r7, #20]
                       FSMC_BTR1_BUSTURN | FSMC_BTR1_CLKDIV | FSMC_BTR1_DATLAT | \
                       FSMC_BTR1_ACCMOD));
  
  /* Set FSMC_NORSRAM device timing parameters */  
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8004ae8:	68bb      	ldr	r3, [r7, #8]
 8004aea:	681a      	ldr	r2, [r3, #0]
                    ((Timing->AddressHoldTime) << 4U)          |\
 8004aec:	68bb      	ldr	r3, [r7, #8]
 8004aee:	685b      	ldr	r3, [r3, #4]
 8004af0:	011b      	lsls	r3, r3, #4
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8004af2:	431a      	orrs	r2, r3
                    ((Timing->DataSetupTime) << 8U)            |\
 8004af4:	68bb      	ldr	r3, [r7, #8]
 8004af6:	689b      	ldr	r3, [r3, #8]
 8004af8:	021b      	lsls	r3, r3, #8
                    ((Timing->AddressHoldTime) << 4U)          |\
 8004afa:	431a      	orrs	r2, r3
                    ((Timing->BusTurnAroundDuration) << 16U)   |\
 8004afc:	68bb      	ldr	r3, [r7, #8]
 8004afe:	68db      	ldr	r3, [r3, #12]
 8004b00:	041b      	lsls	r3, r3, #16
                    ((Timing->DataSetupTime) << 8U)            |\
 8004b02:	431a      	orrs	r2, r3
                    (((Timing->CLKDivision)-1U) << 20U)        |\
 8004b04:	68bb      	ldr	r3, [r7, #8]
 8004b06:	691b      	ldr	r3, [r3, #16]
 8004b08:	3b01      	subs	r3, #1
 8004b0a:	051b      	lsls	r3, r3, #20
                    ((Timing->BusTurnAroundDuration) << 16U)   |\
 8004b0c:	431a      	orrs	r2, r3
                    (((Timing->DataLatency)-2U) << 24U)        |\
 8004b0e:	68bb      	ldr	r3, [r7, #8]
 8004b10:	695b      	ldr	r3, [r3, #20]
 8004b12:	3b02      	subs	r3, #2
 8004b14:	061b      	lsls	r3, r3, #24
                    (((Timing->CLKDivision)-1U) << 20U)        |\
 8004b16:	431a      	orrs	r2, r3
                    (Timing->AccessMode));
 8004b18:	68bb      	ldr	r3, [r7, #8]
 8004b1a:	699b      	ldr	r3, [r3, #24]
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8004b1c:	4313      	orrs	r3, r2
 8004b1e:	697a      	ldr	r2, [r7, #20]
 8004b20:	4313      	orrs	r3, r2
 8004b22:	617b      	str	r3, [r7, #20]
  
  Device->BTCR[Bank + 1] = tmpr; 
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	1c5a      	adds	r2, r3, #1
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	6979      	ldr	r1, [r7, #20]
 8004b2c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    tmpr |= (uint32_t)(((Timing->CLKDivision)-1U) << 20U);
    Device->BTCR[FSMC_NORSRAM_BANK1 + 1U] = tmpr;
  }
#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */

  return HAL_OK;
 8004b30:	2300      	movs	r3, #0
}
 8004b32:	4618      	mov	r0, r3
 8004b34:	371c      	adds	r7, #28
 8004b36:	46bd      	mov	sp, r7
 8004b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b3c:	4770      	bx	lr
	...

08004b40 <FSMC_NORSRAM_Extended_Timing_Init>:
  * @param  Timing Pointer to NORSRAM Timing structure
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Extended_Timing_Init(FSMC_NORSRAM_EXTENDED_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank, uint32_t ExtendedMode)
{
 8004b40:	b480      	push	{r7}
 8004b42:	b087      	sub	sp, #28
 8004b44:	af00      	add	r7, sp, #0
 8004b46:	60f8      	str	r0, [r7, #12]
 8004b48:	60b9      	str	r1, [r7, #8]
 8004b4a:	607a      	str	r2, [r7, #4]
 8004b4c:	603b      	str	r3, [r7, #0]
  uint32_t tmpr = 0U;
 8004b4e:	2300      	movs	r3, #0
 8004b50:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_FSMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if(ExtendedMode == FSMC_EXTENDED_MODE_ENABLE)
 8004b52:	683b      	ldr	r3, [r7, #0]
 8004b54:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004b58:	d122      	bne.n	8004ba0 <FSMC_NORSRAM_Extended_Timing_Init+0x60>
    assert_param(IS_FSMC_TURNAROUND_TIME(Timing->BusTurnAroundDuration));
    assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FSMC_NORSRAM_BANK(Bank));
  
    /* Get the BWTR register value */
    tmpr = Device->BWTR[Bank];
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	687a      	ldr	r2, [r7, #4]
 8004b5e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004b62:	617b      	str	r3, [r7, #20]
    
    /* Clear ADDSET, ADDHLD, DATAST, BUSTURN and ACCMOD bits */
    tmpr &= ((uint32_t)~(FSMC_BWTR1_ADDSET  | FSMC_BWTR1_ADDHLD | FSMC_BWTR1_DATAST | \
 8004b64:	697a      	ldr	r2, [r7, #20]
 8004b66:	4b15      	ldr	r3, [pc, #84]	; (8004bbc <FSMC_NORSRAM_Extended_Timing_Init+0x7c>)
 8004b68:	4013      	ands	r3, r2
 8004b6a:	617b      	str	r3, [r7, #20]
                         FSMC_BWTR1_BUSTURN | FSMC_BWTR1_ACCMOD));

    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8004b6c:	68bb      	ldr	r3, [r7, #8]
 8004b6e:	681a      	ldr	r2, [r3, #0]
                      ((Timing->AddressHoldTime) << 4U)          |\
 8004b70:	68bb      	ldr	r3, [r7, #8]
 8004b72:	685b      	ldr	r3, [r3, #4]
 8004b74:	011b      	lsls	r3, r3, #4
    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8004b76:	431a      	orrs	r2, r3
                      ((Timing->DataSetupTime) << 8U)            |\
 8004b78:	68bb      	ldr	r3, [r7, #8]
 8004b7a:	689b      	ldr	r3, [r3, #8]
 8004b7c:	021b      	lsls	r3, r3, #8
                      ((Timing->AddressHoldTime) << 4U)          |\
 8004b7e:	431a      	orrs	r2, r3
                      ((Timing->BusTurnAroundDuration) << 16U)   |\
 8004b80:	68bb      	ldr	r3, [r7, #8]
 8004b82:	68db      	ldr	r3, [r3, #12]
 8004b84:	041b      	lsls	r3, r3, #16
                      ((Timing->DataSetupTime) << 8U)            |\
 8004b86:	431a      	orrs	r2, r3
                      (Timing->AccessMode));
 8004b88:	68bb      	ldr	r3, [r7, #8]
 8004b8a:	699b      	ldr	r3, [r3, #24]
                      ((Timing->BusTurnAroundDuration) << 16U)   |\
 8004b8c:	4313      	orrs	r3, r2
    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8004b8e:	697a      	ldr	r2, [r7, #20]
 8004b90:	4313      	orrs	r3, r2
 8004b92:	617b      	str	r3, [r7, #20]
    
    Device->BWTR[Bank] = tmpr;
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	687a      	ldr	r2, [r7, #4]
 8004b98:	6979      	ldr	r1, [r7, #20]
 8004b9a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8004b9e:	e005      	b.n	8004bac <FSMC_NORSRAM_Extended_Timing_Init+0x6c>
  }
  else                                        
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	687a      	ldr	r2, [r7, #4]
 8004ba4:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 8004ba8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }   
  
  return HAL_OK;  
 8004bac:	2300      	movs	r3, #0
}
 8004bae:	4618      	mov	r0, r3
 8004bb0:	371c      	adds	r7, #28
 8004bb2:	46bd      	mov	sp, r7
 8004bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bb8:	4770      	bx	lr
 8004bba:	bf00      	nop
 8004bbc:	cff00000 	.word	0xcff00000

08004bc0 <__errno>:
 8004bc0:	4b01      	ldr	r3, [pc, #4]	; (8004bc8 <__errno+0x8>)
 8004bc2:	6818      	ldr	r0, [r3, #0]
 8004bc4:	4770      	bx	lr
 8004bc6:	bf00      	nop
 8004bc8:	20000014 	.word	0x20000014

08004bcc <__libc_init_array>:
 8004bcc:	b570      	push	{r4, r5, r6, lr}
 8004bce:	4d0d      	ldr	r5, [pc, #52]	; (8004c04 <__libc_init_array+0x38>)
 8004bd0:	4c0d      	ldr	r4, [pc, #52]	; (8004c08 <__libc_init_array+0x3c>)
 8004bd2:	1b64      	subs	r4, r4, r5
 8004bd4:	10a4      	asrs	r4, r4, #2
 8004bd6:	2600      	movs	r6, #0
 8004bd8:	42a6      	cmp	r6, r4
 8004bda:	d109      	bne.n	8004bf0 <__libc_init_array+0x24>
 8004bdc:	4d0b      	ldr	r5, [pc, #44]	; (8004c0c <__libc_init_array+0x40>)
 8004bde:	4c0c      	ldr	r4, [pc, #48]	; (8004c10 <__libc_init_array+0x44>)
 8004be0:	f001 f9f4 	bl	8005fcc <_init>
 8004be4:	1b64      	subs	r4, r4, r5
 8004be6:	10a4      	asrs	r4, r4, #2
 8004be8:	2600      	movs	r6, #0
 8004bea:	42a6      	cmp	r6, r4
 8004bec:	d105      	bne.n	8004bfa <__libc_init_array+0x2e>
 8004bee:	bd70      	pop	{r4, r5, r6, pc}
 8004bf0:	f855 3b04 	ldr.w	r3, [r5], #4
 8004bf4:	4798      	blx	r3
 8004bf6:	3601      	adds	r6, #1
 8004bf8:	e7ee      	b.n	8004bd8 <__libc_init_array+0xc>
 8004bfa:	f855 3b04 	ldr.w	r3, [r5], #4
 8004bfe:	4798      	blx	r3
 8004c00:	3601      	adds	r6, #1
 8004c02:	e7f2      	b.n	8004bea <__libc_init_array+0x1e>
 8004c04:	08009124 	.word	0x08009124
 8004c08:	08009124 	.word	0x08009124
 8004c0c:	08009124 	.word	0x08009124
 8004c10:	08009128 	.word	0x08009128

08004c14 <memset>:
 8004c14:	4402      	add	r2, r0
 8004c16:	4603      	mov	r3, r0
 8004c18:	4293      	cmp	r3, r2
 8004c1a:	d100      	bne.n	8004c1e <memset+0xa>
 8004c1c:	4770      	bx	lr
 8004c1e:	f803 1b01 	strb.w	r1, [r3], #1
 8004c22:	e7f9      	b.n	8004c18 <memset+0x4>

08004c24 <rand>:
 8004c24:	4b17      	ldr	r3, [pc, #92]	; (8004c84 <rand+0x60>)
 8004c26:	b510      	push	{r4, lr}
 8004c28:	681c      	ldr	r4, [r3, #0]
 8004c2a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8004c2c:	b9b3      	cbnz	r3, 8004c5c <rand+0x38>
 8004c2e:	2018      	movs	r0, #24
 8004c30:	f000 f888 	bl	8004d44 <malloc>
 8004c34:	63a0      	str	r0, [r4, #56]	; 0x38
 8004c36:	b928      	cbnz	r0, 8004c44 <rand+0x20>
 8004c38:	4602      	mov	r2, r0
 8004c3a:	4b13      	ldr	r3, [pc, #76]	; (8004c88 <rand+0x64>)
 8004c3c:	4813      	ldr	r0, [pc, #76]	; (8004c8c <rand+0x68>)
 8004c3e:	214e      	movs	r1, #78	; 0x4e
 8004c40:	f000 f850 	bl	8004ce4 <__assert_func>
 8004c44:	4a12      	ldr	r2, [pc, #72]	; (8004c90 <rand+0x6c>)
 8004c46:	4b13      	ldr	r3, [pc, #76]	; (8004c94 <rand+0x70>)
 8004c48:	e9c0 2300 	strd	r2, r3, [r0]
 8004c4c:	4b12      	ldr	r3, [pc, #72]	; (8004c98 <rand+0x74>)
 8004c4e:	6083      	str	r3, [r0, #8]
 8004c50:	230b      	movs	r3, #11
 8004c52:	8183      	strh	r3, [r0, #12]
 8004c54:	2201      	movs	r2, #1
 8004c56:	2300      	movs	r3, #0
 8004c58:	e9c0 2304 	strd	r2, r3, [r0, #16]
 8004c5c:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8004c5e:	480f      	ldr	r0, [pc, #60]	; (8004c9c <rand+0x78>)
 8004c60:	690a      	ldr	r2, [r1, #16]
 8004c62:	694b      	ldr	r3, [r1, #20]
 8004c64:	4c0e      	ldr	r4, [pc, #56]	; (8004ca0 <rand+0x7c>)
 8004c66:	4350      	muls	r0, r2
 8004c68:	fb04 0003 	mla	r0, r4, r3, r0
 8004c6c:	fba2 3404 	umull	r3, r4, r2, r4
 8004c70:	1c5a      	adds	r2, r3, #1
 8004c72:	4404      	add	r4, r0
 8004c74:	f144 0000 	adc.w	r0, r4, #0
 8004c78:	e9c1 2004 	strd	r2, r0, [r1, #16]
 8004c7c:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8004c80:	bd10      	pop	{r4, pc}
 8004c82:	bf00      	nop
 8004c84:	20000014 	.word	0x20000014
 8004c88:	08008fd4 	.word	0x08008fd4
 8004c8c:	08008feb 	.word	0x08008feb
 8004c90:	abcd330e 	.word	0xabcd330e
 8004c94:	e66d1234 	.word	0xe66d1234
 8004c98:	0005deec 	.word	0x0005deec
 8004c9c:	5851f42d 	.word	0x5851f42d
 8004ca0:	4c957f2d 	.word	0x4c957f2d

08004ca4 <siprintf>:
 8004ca4:	b40e      	push	{r1, r2, r3}
 8004ca6:	b500      	push	{lr}
 8004ca8:	b09c      	sub	sp, #112	; 0x70
 8004caa:	ab1d      	add	r3, sp, #116	; 0x74
 8004cac:	9002      	str	r0, [sp, #8]
 8004cae:	9006      	str	r0, [sp, #24]
 8004cb0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8004cb4:	4809      	ldr	r0, [pc, #36]	; (8004cdc <siprintf+0x38>)
 8004cb6:	9107      	str	r1, [sp, #28]
 8004cb8:	9104      	str	r1, [sp, #16]
 8004cba:	4909      	ldr	r1, [pc, #36]	; (8004ce0 <siprintf+0x3c>)
 8004cbc:	f853 2b04 	ldr.w	r2, [r3], #4
 8004cc0:	9105      	str	r1, [sp, #20]
 8004cc2:	6800      	ldr	r0, [r0, #0]
 8004cc4:	9301      	str	r3, [sp, #4]
 8004cc6:	a902      	add	r1, sp, #8
 8004cc8:	f000 f94a 	bl	8004f60 <_svfiprintf_r>
 8004ccc:	9b02      	ldr	r3, [sp, #8]
 8004cce:	2200      	movs	r2, #0
 8004cd0:	701a      	strb	r2, [r3, #0]
 8004cd2:	b01c      	add	sp, #112	; 0x70
 8004cd4:	f85d eb04 	ldr.w	lr, [sp], #4
 8004cd8:	b003      	add	sp, #12
 8004cda:	4770      	bx	lr
 8004cdc:	20000014 	.word	0x20000014
 8004ce0:	ffff0208 	.word	0xffff0208

08004ce4 <__assert_func>:
 8004ce4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8004ce6:	4614      	mov	r4, r2
 8004ce8:	461a      	mov	r2, r3
 8004cea:	4b09      	ldr	r3, [pc, #36]	; (8004d10 <__assert_func+0x2c>)
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	4605      	mov	r5, r0
 8004cf0:	68d8      	ldr	r0, [r3, #12]
 8004cf2:	b14c      	cbz	r4, 8004d08 <__assert_func+0x24>
 8004cf4:	4b07      	ldr	r3, [pc, #28]	; (8004d14 <__assert_func+0x30>)
 8004cf6:	9100      	str	r1, [sp, #0]
 8004cf8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8004cfc:	4906      	ldr	r1, [pc, #24]	; (8004d18 <__assert_func+0x34>)
 8004cfe:	462b      	mov	r3, r5
 8004d00:	f000 f80e 	bl	8004d20 <fiprintf>
 8004d04:	f000 fdea 	bl	80058dc <abort>
 8004d08:	4b04      	ldr	r3, [pc, #16]	; (8004d1c <__assert_func+0x38>)
 8004d0a:	461c      	mov	r4, r3
 8004d0c:	e7f3      	b.n	8004cf6 <__assert_func+0x12>
 8004d0e:	bf00      	nop
 8004d10:	20000014 	.word	0x20000014
 8004d14:	0800904a 	.word	0x0800904a
 8004d18:	08009057 	.word	0x08009057
 8004d1c:	08009085 	.word	0x08009085

08004d20 <fiprintf>:
 8004d20:	b40e      	push	{r1, r2, r3}
 8004d22:	b503      	push	{r0, r1, lr}
 8004d24:	4601      	mov	r1, r0
 8004d26:	ab03      	add	r3, sp, #12
 8004d28:	4805      	ldr	r0, [pc, #20]	; (8004d40 <fiprintf+0x20>)
 8004d2a:	f853 2b04 	ldr.w	r2, [r3], #4
 8004d2e:	6800      	ldr	r0, [r0, #0]
 8004d30:	9301      	str	r3, [sp, #4]
 8004d32:	f000 fa3f 	bl	80051b4 <_vfiprintf_r>
 8004d36:	b002      	add	sp, #8
 8004d38:	f85d eb04 	ldr.w	lr, [sp], #4
 8004d3c:	b003      	add	sp, #12
 8004d3e:	4770      	bx	lr
 8004d40:	20000014 	.word	0x20000014

08004d44 <malloc>:
 8004d44:	4b02      	ldr	r3, [pc, #8]	; (8004d50 <malloc+0xc>)
 8004d46:	4601      	mov	r1, r0
 8004d48:	6818      	ldr	r0, [r3, #0]
 8004d4a:	f000 b853 	b.w	8004df4 <_malloc_r>
 8004d4e:	bf00      	nop
 8004d50:	20000014 	.word	0x20000014

08004d54 <_free_r>:
 8004d54:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8004d56:	2900      	cmp	r1, #0
 8004d58:	d048      	beq.n	8004dec <_free_r+0x98>
 8004d5a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004d5e:	9001      	str	r0, [sp, #4]
 8004d60:	2b00      	cmp	r3, #0
 8004d62:	f1a1 0404 	sub.w	r4, r1, #4
 8004d66:	bfb8      	it	lt
 8004d68:	18e4      	addlt	r4, r4, r3
 8004d6a:	f001 f805 	bl	8005d78 <__malloc_lock>
 8004d6e:	4a20      	ldr	r2, [pc, #128]	; (8004df0 <_free_r+0x9c>)
 8004d70:	9801      	ldr	r0, [sp, #4]
 8004d72:	6813      	ldr	r3, [r2, #0]
 8004d74:	4615      	mov	r5, r2
 8004d76:	b933      	cbnz	r3, 8004d86 <_free_r+0x32>
 8004d78:	6063      	str	r3, [r4, #4]
 8004d7a:	6014      	str	r4, [r2, #0]
 8004d7c:	b003      	add	sp, #12
 8004d7e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004d82:	f000 bfff 	b.w	8005d84 <__malloc_unlock>
 8004d86:	42a3      	cmp	r3, r4
 8004d88:	d90b      	bls.n	8004da2 <_free_r+0x4e>
 8004d8a:	6821      	ldr	r1, [r4, #0]
 8004d8c:	1862      	adds	r2, r4, r1
 8004d8e:	4293      	cmp	r3, r2
 8004d90:	bf04      	itt	eq
 8004d92:	681a      	ldreq	r2, [r3, #0]
 8004d94:	685b      	ldreq	r3, [r3, #4]
 8004d96:	6063      	str	r3, [r4, #4]
 8004d98:	bf04      	itt	eq
 8004d9a:	1852      	addeq	r2, r2, r1
 8004d9c:	6022      	streq	r2, [r4, #0]
 8004d9e:	602c      	str	r4, [r5, #0]
 8004da0:	e7ec      	b.n	8004d7c <_free_r+0x28>
 8004da2:	461a      	mov	r2, r3
 8004da4:	685b      	ldr	r3, [r3, #4]
 8004da6:	b10b      	cbz	r3, 8004dac <_free_r+0x58>
 8004da8:	42a3      	cmp	r3, r4
 8004daa:	d9fa      	bls.n	8004da2 <_free_r+0x4e>
 8004dac:	6811      	ldr	r1, [r2, #0]
 8004dae:	1855      	adds	r5, r2, r1
 8004db0:	42a5      	cmp	r5, r4
 8004db2:	d10b      	bne.n	8004dcc <_free_r+0x78>
 8004db4:	6824      	ldr	r4, [r4, #0]
 8004db6:	4421      	add	r1, r4
 8004db8:	1854      	adds	r4, r2, r1
 8004dba:	42a3      	cmp	r3, r4
 8004dbc:	6011      	str	r1, [r2, #0]
 8004dbe:	d1dd      	bne.n	8004d7c <_free_r+0x28>
 8004dc0:	681c      	ldr	r4, [r3, #0]
 8004dc2:	685b      	ldr	r3, [r3, #4]
 8004dc4:	6053      	str	r3, [r2, #4]
 8004dc6:	4421      	add	r1, r4
 8004dc8:	6011      	str	r1, [r2, #0]
 8004dca:	e7d7      	b.n	8004d7c <_free_r+0x28>
 8004dcc:	d902      	bls.n	8004dd4 <_free_r+0x80>
 8004dce:	230c      	movs	r3, #12
 8004dd0:	6003      	str	r3, [r0, #0]
 8004dd2:	e7d3      	b.n	8004d7c <_free_r+0x28>
 8004dd4:	6825      	ldr	r5, [r4, #0]
 8004dd6:	1961      	adds	r1, r4, r5
 8004dd8:	428b      	cmp	r3, r1
 8004dda:	bf04      	itt	eq
 8004ddc:	6819      	ldreq	r1, [r3, #0]
 8004dde:	685b      	ldreq	r3, [r3, #4]
 8004de0:	6063      	str	r3, [r4, #4]
 8004de2:	bf04      	itt	eq
 8004de4:	1949      	addeq	r1, r1, r5
 8004de6:	6021      	streq	r1, [r4, #0]
 8004de8:	6054      	str	r4, [r2, #4]
 8004dea:	e7c7      	b.n	8004d7c <_free_r+0x28>
 8004dec:	b003      	add	sp, #12
 8004dee:	bd30      	pop	{r4, r5, pc}
 8004df0:	200000dc 	.word	0x200000dc

08004df4 <_malloc_r>:
 8004df4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004df6:	1ccd      	adds	r5, r1, #3
 8004df8:	f025 0503 	bic.w	r5, r5, #3
 8004dfc:	3508      	adds	r5, #8
 8004dfe:	2d0c      	cmp	r5, #12
 8004e00:	bf38      	it	cc
 8004e02:	250c      	movcc	r5, #12
 8004e04:	2d00      	cmp	r5, #0
 8004e06:	4606      	mov	r6, r0
 8004e08:	db01      	blt.n	8004e0e <_malloc_r+0x1a>
 8004e0a:	42a9      	cmp	r1, r5
 8004e0c:	d903      	bls.n	8004e16 <_malloc_r+0x22>
 8004e0e:	230c      	movs	r3, #12
 8004e10:	6033      	str	r3, [r6, #0]
 8004e12:	2000      	movs	r0, #0
 8004e14:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004e16:	f000 ffaf 	bl	8005d78 <__malloc_lock>
 8004e1a:	4921      	ldr	r1, [pc, #132]	; (8004ea0 <_malloc_r+0xac>)
 8004e1c:	680a      	ldr	r2, [r1, #0]
 8004e1e:	4614      	mov	r4, r2
 8004e20:	b99c      	cbnz	r4, 8004e4a <_malloc_r+0x56>
 8004e22:	4f20      	ldr	r7, [pc, #128]	; (8004ea4 <_malloc_r+0xb0>)
 8004e24:	683b      	ldr	r3, [r7, #0]
 8004e26:	b923      	cbnz	r3, 8004e32 <_malloc_r+0x3e>
 8004e28:	4621      	mov	r1, r4
 8004e2a:	4630      	mov	r0, r6
 8004e2c:	f000 fc86 	bl	800573c <_sbrk_r>
 8004e30:	6038      	str	r0, [r7, #0]
 8004e32:	4629      	mov	r1, r5
 8004e34:	4630      	mov	r0, r6
 8004e36:	f000 fc81 	bl	800573c <_sbrk_r>
 8004e3a:	1c43      	adds	r3, r0, #1
 8004e3c:	d123      	bne.n	8004e86 <_malloc_r+0x92>
 8004e3e:	230c      	movs	r3, #12
 8004e40:	6033      	str	r3, [r6, #0]
 8004e42:	4630      	mov	r0, r6
 8004e44:	f000 ff9e 	bl	8005d84 <__malloc_unlock>
 8004e48:	e7e3      	b.n	8004e12 <_malloc_r+0x1e>
 8004e4a:	6823      	ldr	r3, [r4, #0]
 8004e4c:	1b5b      	subs	r3, r3, r5
 8004e4e:	d417      	bmi.n	8004e80 <_malloc_r+0x8c>
 8004e50:	2b0b      	cmp	r3, #11
 8004e52:	d903      	bls.n	8004e5c <_malloc_r+0x68>
 8004e54:	6023      	str	r3, [r4, #0]
 8004e56:	441c      	add	r4, r3
 8004e58:	6025      	str	r5, [r4, #0]
 8004e5a:	e004      	b.n	8004e66 <_malloc_r+0x72>
 8004e5c:	6863      	ldr	r3, [r4, #4]
 8004e5e:	42a2      	cmp	r2, r4
 8004e60:	bf0c      	ite	eq
 8004e62:	600b      	streq	r3, [r1, #0]
 8004e64:	6053      	strne	r3, [r2, #4]
 8004e66:	4630      	mov	r0, r6
 8004e68:	f000 ff8c 	bl	8005d84 <__malloc_unlock>
 8004e6c:	f104 000b 	add.w	r0, r4, #11
 8004e70:	1d23      	adds	r3, r4, #4
 8004e72:	f020 0007 	bic.w	r0, r0, #7
 8004e76:	1ac2      	subs	r2, r0, r3
 8004e78:	d0cc      	beq.n	8004e14 <_malloc_r+0x20>
 8004e7a:	1a1b      	subs	r3, r3, r0
 8004e7c:	50a3      	str	r3, [r4, r2]
 8004e7e:	e7c9      	b.n	8004e14 <_malloc_r+0x20>
 8004e80:	4622      	mov	r2, r4
 8004e82:	6864      	ldr	r4, [r4, #4]
 8004e84:	e7cc      	b.n	8004e20 <_malloc_r+0x2c>
 8004e86:	1cc4      	adds	r4, r0, #3
 8004e88:	f024 0403 	bic.w	r4, r4, #3
 8004e8c:	42a0      	cmp	r0, r4
 8004e8e:	d0e3      	beq.n	8004e58 <_malloc_r+0x64>
 8004e90:	1a21      	subs	r1, r4, r0
 8004e92:	4630      	mov	r0, r6
 8004e94:	f000 fc52 	bl	800573c <_sbrk_r>
 8004e98:	3001      	adds	r0, #1
 8004e9a:	d1dd      	bne.n	8004e58 <_malloc_r+0x64>
 8004e9c:	e7cf      	b.n	8004e3e <_malloc_r+0x4a>
 8004e9e:	bf00      	nop
 8004ea0:	200000dc 	.word	0x200000dc
 8004ea4:	200000e0 	.word	0x200000e0

08004ea8 <__ssputs_r>:
 8004ea8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004eac:	688e      	ldr	r6, [r1, #8]
 8004eae:	429e      	cmp	r6, r3
 8004eb0:	4682      	mov	sl, r0
 8004eb2:	460c      	mov	r4, r1
 8004eb4:	4690      	mov	r8, r2
 8004eb6:	461f      	mov	r7, r3
 8004eb8:	d838      	bhi.n	8004f2c <__ssputs_r+0x84>
 8004eba:	898a      	ldrh	r2, [r1, #12]
 8004ebc:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8004ec0:	d032      	beq.n	8004f28 <__ssputs_r+0x80>
 8004ec2:	6825      	ldr	r5, [r4, #0]
 8004ec4:	6909      	ldr	r1, [r1, #16]
 8004ec6:	eba5 0901 	sub.w	r9, r5, r1
 8004eca:	6965      	ldr	r5, [r4, #20]
 8004ecc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004ed0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8004ed4:	3301      	adds	r3, #1
 8004ed6:	444b      	add	r3, r9
 8004ed8:	106d      	asrs	r5, r5, #1
 8004eda:	429d      	cmp	r5, r3
 8004edc:	bf38      	it	cc
 8004ede:	461d      	movcc	r5, r3
 8004ee0:	0553      	lsls	r3, r2, #21
 8004ee2:	d531      	bpl.n	8004f48 <__ssputs_r+0xa0>
 8004ee4:	4629      	mov	r1, r5
 8004ee6:	f7ff ff85 	bl	8004df4 <_malloc_r>
 8004eea:	4606      	mov	r6, r0
 8004eec:	b950      	cbnz	r0, 8004f04 <__ssputs_r+0x5c>
 8004eee:	230c      	movs	r3, #12
 8004ef0:	f8ca 3000 	str.w	r3, [sl]
 8004ef4:	89a3      	ldrh	r3, [r4, #12]
 8004ef6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004efa:	81a3      	strh	r3, [r4, #12]
 8004efc:	f04f 30ff 	mov.w	r0, #4294967295
 8004f00:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004f04:	6921      	ldr	r1, [r4, #16]
 8004f06:	464a      	mov	r2, r9
 8004f08:	f000 ff0e 	bl	8005d28 <memcpy>
 8004f0c:	89a3      	ldrh	r3, [r4, #12]
 8004f0e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8004f12:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004f16:	81a3      	strh	r3, [r4, #12]
 8004f18:	6126      	str	r6, [r4, #16]
 8004f1a:	6165      	str	r5, [r4, #20]
 8004f1c:	444e      	add	r6, r9
 8004f1e:	eba5 0509 	sub.w	r5, r5, r9
 8004f22:	6026      	str	r6, [r4, #0]
 8004f24:	60a5      	str	r5, [r4, #8]
 8004f26:	463e      	mov	r6, r7
 8004f28:	42be      	cmp	r6, r7
 8004f2a:	d900      	bls.n	8004f2e <__ssputs_r+0x86>
 8004f2c:	463e      	mov	r6, r7
 8004f2e:	4632      	mov	r2, r6
 8004f30:	6820      	ldr	r0, [r4, #0]
 8004f32:	4641      	mov	r1, r8
 8004f34:	f000 ff06 	bl	8005d44 <memmove>
 8004f38:	68a3      	ldr	r3, [r4, #8]
 8004f3a:	6822      	ldr	r2, [r4, #0]
 8004f3c:	1b9b      	subs	r3, r3, r6
 8004f3e:	4432      	add	r2, r6
 8004f40:	60a3      	str	r3, [r4, #8]
 8004f42:	6022      	str	r2, [r4, #0]
 8004f44:	2000      	movs	r0, #0
 8004f46:	e7db      	b.n	8004f00 <__ssputs_r+0x58>
 8004f48:	462a      	mov	r2, r5
 8004f4a:	f000 ff21 	bl	8005d90 <_realloc_r>
 8004f4e:	4606      	mov	r6, r0
 8004f50:	2800      	cmp	r0, #0
 8004f52:	d1e1      	bne.n	8004f18 <__ssputs_r+0x70>
 8004f54:	6921      	ldr	r1, [r4, #16]
 8004f56:	4650      	mov	r0, sl
 8004f58:	f7ff fefc 	bl	8004d54 <_free_r>
 8004f5c:	e7c7      	b.n	8004eee <__ssputs_r+0x46>
	...

08004f60 <_svfiprintf_r>:
 8004f60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004f64:	4698      	mov	r8, r3
 8004f66:	898b      	ldrh	r3, [r1, #12]
 8004f68:	061b      	lsls	r3, r3, #24
 8004f6a:	b09d      	sub	sp, #116	; 0x74
 8004f6c:	4607      	mov	r7, r0
 8004f6e:	460d      	mov	r5, r1
 8004f70:	4614      	mov	r4, r2
 8004f72:	d50e      	bpl.n	8004f92 <_svfiprintf_r+0x32>
 8004f74:	690b      	ldr	r3, [r1, #16]
 8004f76:	b963      	cbnz	r3, 8004f92 <_svfiprintf_r+0x32>
 8004f78:	2140      	movs	r1, #64	; 0x40
 8004f7a:	f7ff ff3b 	bl	8004df4 <_malloc_r>
 8004f7e:	6028      	str	r0, [r5, #0]
 8004f80:	6128      	str	r0, [r5, #16]
 8004f82:	b920      	cbnz	r0, 8004f8e <_svfiprintf_r+0x2e>
 8004f84:	230c      	movs	r3, #12
 8004f86:	603b      	str	r3, [r7, #0]
 8004f88:	f04f 30ff 	mov.w	r0, #4294967295
 8004f8c:	e0d1      	b.n	8005132 <_svfiprintf_r+0x1d2>
 8004f8e:	2340      	movs	r3, #64	; 0x40
 8004f90:	616b      	str	r3, [r5, #20]
 8004f92:	2300      	movs	r3, #0
 8004f94:	9309      	str	r3, [sp, #36]	; 0x24
 8004f96:	2320      	movs	r3, #32
 8004f98:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004f9c:	f8cd 800c 	str.w	r8, [sp, #12]
 8004fa0:	2330      	movs	r3, #48	; 0x30
 8004fa2:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800514c <_svfiprintf_r+0x1ec>
 8004fa6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004faa:	f04f 0901 	mov.w	r9, #1
 8004fae:	4623      	mov	r3, r4
 8004fb0:	469a      	mov	sl, r3
 8004fb2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004fb6:	b10a      	cbz	r2, 8004fbc <_svfiprintf_r+0x5c>
 8004fb8:	2a25      	cmp	r2, #37	; 0x25
 8004fba:	d1f9      	bne.n	8004fb0 <_svfiprintf_r+0x50>
 8004fbc:	ebba 0b04 	subs.w	fp, sl, r4
 8004fc0:	d00b      	beq.n	8004fda <_svfiprintf_r+0x7a>
 8004fc2:	465b      	mov	r3, fp
 8004fc4:	4622      	mov	r2, r4
 8004fc6:	4629      	mov	r1, r5
 8004fc8:	4638      	mov	r0, r7
 8004fca:	f7ff ff6d 	bl	8004ea8 <__ssputs_r>
 8004fce:	3001      	adds	r0, #1
 8004fd0:	f000 80aa 	beq.w	8005128 <_svfiprintf_r+0x1c8>
 8004fd4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004fd6:	445a      	add	r2, fp
 8004fd8:	9209      	str	r2, [sp, #36]	; 0x24
 8004fda:	f89a 3000 	ldrb.w	r3, [sl]
 8004fde:	2b00      	cmp	r3, #0
 8004fe0:	f000 80a2 	beq.w	8005128 <_svfiprintf_r+0x1c8>
 8004fe4:	2300      	movs	r3, #0
 8004fe6:	f04f 32ff 	mov.w	r2, #4294967295
 8004fea:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004fee:	f10a 0a01 	add.w	sl, sl, #1
 8004ff2:	9304      	str	r3, [sp, #16]
 8004ff4:	9307      	str	r3, [sp, #28]
 8004ff6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004ffa:	931a      	str	r3, [sp, #104]	; 0x68
 8004ffc:	4654      	mov	r4, sl
 8004ffe:	2205      	movs	r2, #5
 8005000:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005004:	4851      	ldr	r0, [pc, #324]	; (800514c <_svfiprintf_r+0x1ec>)
 8005006:	f7fb f8eb 	bl	80001e0 <memchr>
 800500a:	9a04      	ldr	r2, [sp, #16]
 800500c:	b9d8      	cbnz	r0, 8005046 <_svfiprintf_r+0xe6>
 800500e:	06d0      	lsls	r0, r2, #27
 8005010:	bf44      	itt	mi
 8005012:	2320      	movmi	r3, #32
 8005014:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005018:	0711      	lsls	r1, r2, #28
 800501a:	bf44      	itt	mi
 800501c:	232b      	movmi	r3, #43	; 0x2b
 800501e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005022:	f89a 3000 	ldrb.w	r3, [sl]
 8005026:	2b2a      	cmp	r3, #42	; 0x2a
 8005028:	d015      	beq.n	8005056 <_svfiprintf_r+0xf6>
 800502a:	9a07      	ldr	r2, [sp, #28]
 800502c:	4654      	mov	r4, sl
 800502e:	2000      	movs	r0, #0
 8005030:	f04f 0c0a 	mov.w	ip, #10
 8005034:	4621      	mov	r1, r4
 8005036:	f811 3b01 	ldrb.w	r3, [r1], #1
 800503a:	3b30      	subs	r3, #48	; 0x30
 800503c:	2b09      	cmp	r3, #9
 800503e:	d94e      	bls.n	80050de <_svfiprintf_r+0x17e>
 8005040:	b1b0      	cbz	r0, 8005070 <_svfiprintf_r+0x110>
 8005042:	9207      	str	r2, [sp, #28]
 8005044:	e014      	b.n	8005070 <_svfiprintf_r+0x110>
 8005046:	eba0 0308 	sub.w	r3, r0, r8
 800504a:	fa09 f303 	lsl.w	r3, r9, r3
 800504e:	4313      	orrs	r3, r2
 8005050:	9304      	str	r3, [sp, #16]
 8005052:	46a2      	mov	sl, r4
 8005054:	e7d2      	b.n	8004ffc <_svfiprintf_r+0x9c>
 8005056:	9b03      	ldr	r3, [sp, #12]
 8005058:	1d19      	adds	r1, r3, #4
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	9103      	str	r1, [sp, #12]
 800505e:	2b00      	cmp	r3, #0
 8005060:	bfbb      	ittet	lt
 8005062:	425b      	neglt	r3, r3
 8005064:	f042 0202 	orrlt.w	r2, r2, #2
 8005068:	9307      	strge	r3, [sp, #28]
 800506a:	9307      	strlt	r3, [sp, #28]
 800506c:	bfb8      	it	lt
 800506e:	9204      	strlt	r2, [sp, #16]
 8005070:	7823      	ldrb	r3, [r4, #0]
 8005072:	2b2e      	cmp	r3, #46	; 0x2e
 8005074:	d10c      	bne.n	8005090 <_svfiprintf_r+0x130>
 8005076:	7863      	ldrb	r3, [r4, #1]
 8005078:	2b2a      	cmp	r3, #42	; 0x2a
 800507a:	d135      	bne.n	80050e8 <_svfiprintf_r+0x188>
 800507c:	9b03      	ldr	r3, [sp, #12]
 800507e:	1d1a      	adds	r2, r3, #4
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	9203      	str	r2, [sp, #12]
 8005084:	2b00      	cmp	r3, #0
 8005086:	bfb8      	it	lt
 8005088:	f04f 33ff 	movlt.w	r3, #4294967295
 800508c:	3402      	adds	r4, #2
 800508e:	9305      	str	r3, [sp, #20]
 8005090:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800515c <_svfiprintf_r+0x1fc>
 8005094:	7821      	ldrb	r1, [r4, #0]
 8005096:	2203      	movs	r2, #3
 8005098:	4650      	mov	r0, sl
 800509a:	f7fb f8a1 	bl	80001e0 <memchr>
 800509e:	b140      	cbz	r0, 80050b2 <_svfiprintf_r+0x152>
 80050a0:	2340      	movs	r3, #64	; 0x40
 80050a2:	eba0 000a 	sub.w	r0, r0, sl
 80050a6:	fa03 f000 	lsl.w	r0, r3, r0
 80050aa:	9b04      	ldr	r3, [sp, #16]
 80050ac:	4303      	orrs	r3, r0
 80050ae:	3401      	adds	r4, #1
 80050b0:	9304      	str	r3, [sp, #16]
 80050b2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80050b6:	4826      	ldr	r0, [pc, #152]	; (8005150 <_svfiprintf_r+0x1f0>)
 80050b8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80050bc:	2206      	movs	r2, #6
 80050be:	f7fb f88f 	bl	80001e0 <memchr>
 80050c2:	2800      	cmp	r0, #0
 80050c4:	d038      	beq.n	8005138 <_svfiprintf_r+0x1d8>
 80050c6:	4b23      	ldr	r3, [pc, #140]	; (8005154 <_svfiprintf_r+0x1f4>)
 80050c8:	bb1b      	cbnz	r3, 8005112 <_svfiprintf_r+0x1b2>
 80050ca:	9b03      	ldr	r3, [sp, #12]
 80050cc:	3307      	adds	r3, #7
 80050ce:	f023 0307 	bic.w	r3, r3, #7
 80050d2:	3308      	adds	r3, #8
 80050d4:	9303      	str	r3, [sp, #12]
 80050d6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80050d8:	4433      	add	r3, r6
 80050da:	9309      	str	r3, [sp, #36]	; 0x24
 80050dc:	e767      	b.n	8004fae <_svfiprintf_r+0x4e>
 80050de:	fb0c 3202 	mla	r2, ip, r2, r3
 80050e2:	460c      	mov	r4, r1
 80050e4:	2001      	movs	r0, #1
 80050e6:	e7a5      	b.n	8005034 <_svfiprintf_r+0xd4>
 80050e8:	2300      	movs	r3, #0
 80050ea:	3401      	adds	r4, #1
 80050ec:	9305      	str	r3, [sp, #20]
 80050ee:	4619      	mov	r1, r3
 80050f0:	f04f 0c0a 	mov.w	ip, #10
 80050f4:	4620      	mov	r0, r4
 80050f6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80050fa:	3a30      	subs	r2, #48	; 0x30
 80050fc:	2a09      	cmp	r2, #9
 80050fe:	d903      	bls.n	8005108 <_svfiprintf_r+0x1a8>
 8005100:	2b00      	cmp	r3, #0
 8005102:	d0c5      	beq.n	8005090 <_svfiprintf_r+0x130>
 8005104:	9105      	str	r1, [sp, #20]
 8005106:	e7c3      	b.n	8005090 <_svfiprintf_r+0x130>
 8005108:	fb0c 2101 	mla	r1, ip, r1, r2
 800510c:	4604      	mov	r4, r0
 800510e:	2301      	movs	r3, #1
 8005110:	e7f0      	b.n	80050f4 <_svfiprintf_r+0x194>
 8005112:	ab03      	add	r3, sp, #12
 8005114:	9300      	str	r3, [sp, #0]
 8005116:	462a      	mov	r2, r5
 8005118:	4b0f      	ldr	r3, [pc, #60]	; (8005158 <_svfiprintf_r+0x1f8>)
 800511a:	a904      	add	r1, sp, #16
 800511c:	4638      	mov	r0, r7
 800511e:	f3af 8000 	nop.w
 8005122:	1c42      	adds	r2, r0, #1
 8005124:	4606      	mov	r6, r0
 8005126:	d1d6      	bne.n	80050d6 <_svfiprintf_r+0x176>
 8005128:	89ab      	ldrh	r3, [r5, #12]
 800512a:	065b      	lsls	r3, r3, #25
 800512c:	f53f af2c 	bmi.w	8004f88 <_svfiprintf_r+0x28>
 8005130:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005132:	b01d      	add	sp, #116	; 0x74
 8005134:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005138:	ab03      	add	r3, sp, #12
 800513a:	9300      	str	r3, [sp, #0]
 800513c:	462a      	mov	r2, r5
 800513e:	4b06      	ldr	r3, [pc, #24]	; (8005158 <_svfiprintf_r+0x1f8>)
 8005140:	a904      	add	r1, sp, #16
 8005142:	4638      	mov	r0, r7
 8005144:	f000 f9d4 	bl	80054f0 <_printf_i>
 8005148:	e7eb      	b.n	8005122 <_svfiprintf_r+0x1c2>
 800514a:	bf00      	nop
 800514c:	08009086 	.word	0x08009086
 8005150:	08009090 	.word	0x08009090
 8005154:	00000000 	.word	0x00000000
 8005158:	08004ea9 	.word	0x08004ea9
 800515c:	0800908c 	.word	0x0800908c

08005160 <__sfputc_r>:
 8005160:	6893      	ldr	r3, [r2, #8]
 8005162:	3b01      	subs	r3, #1
 8005164:	2b00      	cmp	r3, #0
 8005166:	b410      	push	{r4}
 8005168:	6093      	str	r3, [r2, #8]
 800516a:	da08      	bge.n	800517e <__sfputc_r+0x1e>
 800516c:	6994      	ldr	r4, [r2, #24]
 800516e:	42a3      	cmp	r3, r4
 8005170:	db01      	blt.n	8005176 <__sfputc_r+0x16>
 8005172:	290a      	cmp	r1, #10
 8005174:	d103      	bne.n	800517e <__sfputc_r+0x1e>
 8005176:	f85d 4b04 	ldr.w	r4, [sp], #4
 800517a:	f000 baef 	b.w	800575c <__swbuf_r>
 800517e:	6813      	ldr	r3, [r2, #0]
 8005180:	1c58      	adds	r0, r3, #1
 8005182:	6010      	str	r0, [r2, #0]
 8005184:	7019      	strb	r1, [r3, #0]
 8005186:	4608      	mov	r0, r1
 8005188:	f85d 4b04 	ldr.w	r4, [sp], #4
 800518c:	4770      	bx	lr

0800518e <__sfputs_r>:
 800518e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005190:	4606      	mov	r6, r0
 8005192:	460f      	mov	r7, r1
 8005194:	4614      	mov	r4, r2
 8005196:	18d5      	adds	r5, r2, r3
 8005198:	42ac      	cmp	r4, r5
 800519a:	d101      	bne.n	80051a0 <__sfputs_r+0x12>
 800519c:	2000      	movs	r0, #0
 800519e:	e007      	b.n	80051b0 <__sfputs_r+0x22>
 80051a0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80051a4:	463a      	mov	r2, r7
 80051a6:	4630      	mov	r0, r6
 80051a8:	f7ff ffda 	bl	8005160 <__sfputc_r>
 80051ac:	1c43      	adds	r3, r0, #1
 80051ae:	d1f3      	bne.n	8005198 <__sfputs_r+0xa>
 80051b0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080051b4 <_vfiprintf_r>:
 80051b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80051b8:	460d      	mov	r5, r1
 80051ba:	b09d      	sub	sp, #116	; 0x74
 80051bc:	4614      	mov	r4, r2
 80051be:	4698      	mov	r8, r3
 80051c0:	4606      	mov	r6, r0
 80051c2:	b118      	cbz	r0, 80051cc <_vfiprintf_r+0x18>
 80051c4:	6983      	ldr	r3, [r0, #24]
 80051c6:	b90b      	cbnz	r3, 80051cc <_vfiprintf_r+0x18>
 80051c8:	f000 fcaa 	bl	8005b20 <__sinit>
 80051cc:	4b89      	ldr	r3, [pc, #548]	; (80053f4 <_vfiprintf_r+0x240>)
 80051ce:	429d      	cmp	r5, r3
 80051d0:	d11b      	bne.n	800520a <_vfiprintf_r+0x56>
 80051d2:	6875      	ldr	r5, [r6, #4]
 80051d4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80051d6:	07d9      	lsls	r1, r3, #31
 80051d8:	d405      	bmi.n	80051e6 <_vfiprintf_r+0x32>
 80051da:	89ab      	ldrh	r3, [r5, #12]
 80051dc:	059a      	lsls	r2, r3, #22
 80051de:	d402      	bmi.n	80051e6 <_vfiprintf_r+0x32>
 80051e0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80051e2:	f000 fd3b 	bl	8005c5c <__retarget_lock_acquire_recursive>
 80051e6:	89ab      	ldrh	r3, [r5, #12]
 80051e8:	071b      	lsls	r3, r3, #28
 80051ea:	d501      	bpl.n	80051f0 <_vfiprintf_r+0x3c>
 80051ec:	692b      	ldr	r3, [r5, #16]
 80051ee:	b9eb      	cbnz	r3, 800522c <_vfiprintf_r+0x78>
 80051f0:	4629      	mov	r1, r5
 80051f2:	4630      	mov	r0, r6
 80051f4:	f000 fb04 	bl	8005800 <__swsetup_r>
 80051f8:	b1c0      	cbz	r0, 800522c <_vfiprintf_r+0x78>
 80051fa:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80051fc:	07dc      	lsls	r4, r3, #31
 80051fe:	d50e      	bpl.n	800521e <_vfiprintf_r+0x6a>
 8005200:	f04f 30ff 	mov.w	r0, #4294967295
 8005204:	b01d      	add	sp, #116	; 0x74
 8005206:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800520a:	4b7b      	ldr	r3, [pc, #492]	; (80053f8 <_vfiprintf_r+0x244>)
 800520c:	429d      	cmp	r5, r3
 800520e:	d101      	bne.n	8005214 <_vfiprintf_r+0x60>
 8005210:	68b5      	ldr	r5, [r6, #8]
 8005212:	e7df      	b.n	80051d4 <_vfiprintf_r+0x20>
 8005214:	4b79      	ldr	r3, [pc, #484]	; (80053fc <_vfiprintf_r+0x248>)
 8005216:	429d      	cmp	r5, r3
 8005218:	bf08      	it	eq
 800521a:	68f5      	ldreq	r5, [r6, #12]
 800521c:	e7da      	b.n	80051d4 <_vfiprintf_r+0x20>
 800521e:	89ab      	ldrh	r3, [r5, #12]
 8005220:	0598      	lsls	r0, r3, #22
 8005222:	d4ed      	bmi.n	8005200 <_vfiprintf_r+0x4c>
 8005224:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005226:	f000 fd1a 	bl	8005c5e <__retarget_lock_release_recursive>
 800522a:	e7e9      	b.n	8005200 <_vfiprintf_r+0x4c>
 800522c:	2300      	movs	r3, #0
 800522e:	9309      	str	r3, [sp, #36]	; 0x24
 8005230:	2320      	movs	r3, #32
 8005232:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005236:	f8cd 800c 	str.w	r8, [sp, #12]
 800523a:	2330      	movs	r3, #48	; 0x30
 800523c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8005400 <_vfiprintf_r+0x24c>
 8005240:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005244:	f04f 0901 	mov.w	r9, #1
 8005248:	4623      	mov	r3, r4
 800524a:	469a      	mov	sl, r3
 800524c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005250:	b10a      	cbz	r2, 8005256 <_vfiprintf_r+0xa2>
 8005252:	2a25      	cmp	r2, #37	; 0x25
 8005254:	d1f9      	bne.n	800524a <_vfiprintf_r+0x96>
 8005256:	ebba 0b04 	subs.w	fp, sl, r4
 800525a:	d00b      	beq.n	8005274 <_vfiprintf_r+0xc0>
 800525c:	465b      	mov	r3, fp
 800525e:	4622      	mov	r2, r4
 8005260:	4629      	mov	r1, r5
 8005262:	4630      	mov	r0, r6
 8005264:	f7ff ff93 	bl	800518e <__sfputs_r>
 8005268:	3001      	adds	r0, #1
 800526a:	f000 80aa 	beq.w	80053c2 <_vfiprintf_r+0x20e>
 800526e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005270:	445a      	add	r2, fp
 8005272:	9209      	str	r2, [sp, #36]	; 0x24
 8005274:	f89a 3000 	ldrb.w	r3, [sl]
 8005278:	2b00      	cmp	r3, #0
 800527a:	f000 80a2 	beq.w	80053c2 <_vfiprintf_r+0x20e>
 800527e:	2300      	movs	r3, #0
 8005280:	f04f 32ff 	mov.w	r2, #4294967295
 8005284:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005288:	f10a 0a01 	add.w	sl, sl, #1
 800528c:	9304      	str	r3, [sp, #16]
 800528e:	9307      	str	r3, [sp, #28]
 8005290:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005294:	931a      	str	r3, [sp, #104]	; 0x68
 8005296:	4654      	mov	r4, sl
 8005298:	2205      	movs	r2, #5
 800529a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800529e:	4858      	ldr	r0, [pc, #352]	; (8005400 <_vfiprintf_r+0x24c>)
 80052a0:	f7fa ff9e 	bl	80001e0 <memchr>
 80052a4:	9a04      	ldr	r2, [sp, #16]
 80052a6:	b9d8      	cbnz	r0, 80052e0 <_vfiprintf_r+0x12c>
 80052a8:	06d1      	lsls	r1, r2, #27
 80052aa:	bf44      	itt	mi
 80052ac:	2320      	movmi	r3, #32
 80052ae:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80052b2:	0713      	lsls	r3, r2, #28
 80052b4:	bf44      	itt	mi
 80052b6:	232b      	movmi	r3, #43	; 0x2b
 80052b8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80052bc:	f89a 3000 	ldrb.w	r3, [sl]
 80052c0:	2b2a      	cmp	r3, #42	; 0x2a
 80052c2:	d015      	beq.n	80052f0 <_vfiprintf_r+0x13c>
 80052c4:	9a07      	ldr	r2, [sp, #28]
 80052c6:	4654      	mov	r4, sl
 80052c8:	2000      	movs	r0, #0
 80052ca:	f04f 0c0a 	mov.w	ip, #10
 80052ce:	4621      	mov	r1, r4
 80052d0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80052d4:	3b30      	subs	r3, #48	; 0x30
 80052d6:	2b09      	cmp	r3, #9
 80052d8:	d94e      	bls.n	8005378 <_vfiprintf_r+0x1c4>
 80052da:	b1b0      	cbz	r0, 800530a <_vfiprintf_r+0x156>
 80052dc:	9207      	str	r2, [sp, #28]
 80052de:	e014      	b.n	800530a <_vfiprintf_r+0x156>
 80052e0:	eba0 0308 	sub.w	r3, r0, r8
 80052e4:	fa09 f303 	lsl.w	r3, r9, r3
 80052e8:	4313      	orrs	r3, r2
 80052ea:	9304      	str	r3, [sp, #16]
 80052ec:	46a2      	mov	sl, r4
 80052ee:	e7d2      	b.n	8005296 <_vfiprintf_r+0xe2>
 80052f0:	9b03      	ldr	r3, [sp, #12]
 80052f2:	1d19      	adds	r1, r3, #4
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	9103      	str	r1, [sp, #12]
 80052f8:	2b00      	cmp	r3, #0
 80052fa:	bfbb      	ittet	lt
 80052fc:	425b      	neglt	r3, r3
 80052fe:	f042 0202 	orrlt.w	r2, r2, #2
 8005302:	9307      	strge	r3, [sp, #28]
 8005304:	9307      	strlt	r3, [sp, #28]
 8005306:	bfb8      	it	lt
 8005308:	9204      	strlt	r2, [sp, #16]
 800530a:	7823      	ldrb	r3, [r4, #0]
 800530c:	2b2e      	cmp	r3, #46	; 0x2e
 800530e:	d10c      	bne.n	800532a <_vfiprintf_r+0x176>
 8005310:	7863      	ldrb	r3, [r4, #1]
 8005312:	2b2a      	cmp	r3, #42	; 0x2a
 8005314:	d135      	bne.n	8005382 <_vfiprintf_r+0x1ce>
 8005316:	9b03      	ldr	r3, [sp, #12]
 8005318:	1d1a      	adds	r2, r3, #4
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	9203      	str	r2, [sp, #12]
 800531e:	2b00      	cmp	r3, #0
 8005320:	bfb8      	it	lt
 8005322:	f04f 33ff 	movlt.w	r3, #4294967295
 8005326:	3402      	adds	r4, #2
 8005328:	9305      	str	r3, [sp, #20]
 800532a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8005410 <_vfiprintf_r+0x25c>
 800532e:	7821      	ldrb	r1, [r4, #0]
 8005330:	2203      	movs	r2, #3
 8005332:	4650      	mov	r0, sl
 8005334:	f7fa ff54 	bl	80001e0 <memchr>
 8005338:	b140      	cbz	r0, 800534c <_vfiprintf_r+0x198>
 800533a:	2340      	movs	r3, #64	; 0x40
 800533c:	eba0 000a 	sub.w	r0, r0, sl
 8005340:	fa03 f000 	lsl.w	r0, r3, r0
 8005344:	9b04      	ldr	r3, [sp, #16]
 8005346:	4303      	orrs	r3, r0
 8005348:	3401      	adds	r4, #1
 800534a:	9304      	str	r3, [sp, #16]
 800534c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005350:	482c      	ldr	r0, [pc, #176]	; (8005404 <_vfiprintf_r+0x250>)
 8005352:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005356:	2206      	movs	r2, #6
 8005358:	f7fa ff42 	bl	80001e0 <memchr>
 800535c:	2800      	cmp	r0, #0
 800535e:	d03f      	beq.n	80053e0 <_vfiprintf_r+0x22c>
 8005360:	4b29      	ldr	r3, [pc, #164]	; (8005408 <_vfiprintf_r+0x254>)
 8005362:	bb1b      	cbnz	r3, 80053ac <_vfiprintf_r+0x1f8>
 8005364:	9b03      	ldr	r3, [sp, #12]
 8005366:	3307      	adds	r3, #7
 8005368:	f023 0307 	bic.w	r3, r3, #7
 800536c:	3308      	adds	r3, #8
 800536e:	9303      	str	r3, [sp, #12]
 8005370:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005372:	443b      	add	r3, r7
 8005374:	9309      	str	r3, [sp, #36]	; 0x24
 8005376:	e767      	b.n	8005248 <_vfiprintf_r+0x94>
 8005378:	fb0c 3202 	mla	r2, ip, r2, r3
 800537c:	460c      	mov	r4, r1
 800537e:	2001      	movs	r0, #1
 8005380:	e7a5      	b.n	80052ce <_vfiprintf_r+0x11a>
 8005382:	2300      	movs	r3, #0
 8005384:	3401      	adds	r4, #1
 8005386:	9305      	str	r3, [sp, #20]
 8005388:	4619      	mov	r1, r3
 800538a:	f04f 0c0a 	mov.w	ip, #10
 800538e:	4620      	mov	r0, r4
 8005390:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005394:	3a30      	subs	r2, #48	; 0x30
 8005396:	2a09      	cmp	r2, #9
 8005398:	d903      	bls.n	80053a2 <_vfiprintf_r+0x1ee>
 800539a:	2b00      	cmp	r3, #0
 800539c:	d0c5      	beq.n	800532a <_vfiprintf_r+0x176>
 800539e:	9105      	str	r1, [sp, #20]
 80053a0:	e7c3      	b.n	800532a <_vfiprintf_r+0x176>
 80053a2:	fb0c 2101 	mla	r1, ip, r1, r2
 80053a6:	4604      	mov	r4, r0
 80053a8:	2301      	movs	r3, #1
 80053aa:	e7f0      	b.n	800538e <_vfiprintf_r+0x1da>
 80053ac:	ab03      	add	r3, sp, #12
 80053ae:	9300      	str	r3, [sp, #0]
 80053b0:	462a      	mov	r2, r5
 80053b2:	4b16      	ldr	r3, [pc, #88]	; (800540c <_vfiprintf_r+0x258>)
 80053b4:	a904      	add	r1, sp, #16
 80053b6:	4630      	mov	r0, r6
 80053b8:	f3af 8000 	nop.w
 80053bc:	4607      	mov	r7, r0
 80053be:	1c78      	adds	r0, r7, #1
 80053c0:	d1d6      	bne.n	8005370 <_vfiprintf_r+0x1bc>
 80053c2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80053c4:	07d9      	lsls	r1, r3, #31
 80053c6:	d405      	bmi.n	80053d4 <_vfiprintf_r+0x220>
 80053c8:	89ab      	ldrh	r3, [r5, #12]
 80053ca:	059a      	lsls	r2, r3, #22
 80053cc:	d402      	bmi.n	80053d4 <_vfiprintf_r+0x220>
 80053ce:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80053d0:	f000 fc45 	bl	8005c5e <__retarget_lock_release_recursive>
 80053d4:	89ab      	ldrh	r3, [r5, #12]
 80053d6:	065b      	lsls	r3, r3, #25
 80053d8:	f53f af12 	bmi.w	8005200 <_vfiprintf_r+0x4c>
 80053dc:	9809      	ldr	r0, [sp, #36]	; 0x24
 80053de:	e711      	b.n	8005204 <_vfiprintf_r+0x50>
 80053e0:	ab03      	add	r3, sp, #12
 80053e2:	9300      	str	r3, [sp, #0]
 80053e4:	462a      	mov	r2, r5
 80053e6:	4b09      	ldr	r3, [pc, #36]	; (800540c <_vfiprintf_r+0x258>)
 80053e8:	a904      	add	r1, sp, #16
 80053ea:	4630      	mov	r0, r6
 80053ec:	f000 f880 	bl	80054f0 <_printf_i>
 80053f0:	e7e4      	b.n	80053bc <_vfiprintf_r+0x208>
 80053f2:	bf00      	nop
 80053f4:	080090dc 	.word	0x080090dc
 80053f8:	080090fc 	.word	0x080090fc
 80053fc:	080090bc 	.word	0x080090bc
 8005400:	08009086 	.word	0x08009086
 8005404:	08009090 	.word	0x08009090
 8005408:	00000000 	.word	0x00000000
 800540c:	0800518f 	.word	0x0800518f
 8005410:	0800908c 	.word	0x0800908c

08005414 <_printf_common>:
 8005414:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005418:	4616      	mov	r6, r2
 800541a:	4699      	mov	r9, r3
 800541c:	688a      	ldr	r2, [r1, #8]
 800541e:	690b      	ldr	r3, [r1, #16]
 8005420:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005424:	4293      	cmp	r3, r2
 8005426:	bfb8      	it	lt
 8005428:	4613      	movlt	r3, r2
 800542a:	6033      	str	r3, [r6, #0]
 800542c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005430:	4607      	mov	r7, r0
 8005432:	460c      	mov	r4, r1
 8005434:	b10a      	cbz	r2, 800543a <_printf_common+0x26>
 8005436:	3301      	adds	r3, #1
 8005438:	6033      	str	r3, [r6, #0]
 800543a:	6823      	ldr	r3, [r4, #0]
 800543c:	0699      	lsls	r1, r3, #26
 800543e:	bf42      	ittt	mi
 8005440:	6833      	ldrmi	r3, [r6, #0]
 8005442:	3302      	addmi	r3, #2
 8005444:	6033      	strmi	r3, [r6, #0]
 8005446:	6825      	ldr	r5, [r4, #0]
 8005448:	f015 0506 	ands.w	r5, r5, #6
 800544c:	d106      	bne.n	800545c <_printf_common+0x48>
 800544e:	f104 0a19 	add.w	sl, r4, #25
 8005452:	68e3      	ldr	r3, [r4, #12]
 8005454:	6832      	ldr	r2, [r6, #0]
 8005456:	1a9b      	subs	r3, r3, r2
 8005458:	42ab      	cmp	r3, r5
 800545a:	dc26      	bgt.n	80054aa <_printf_common+0x96>
 800545c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005460:	1e13      	subs	r3, r2, #0
 8005462:	6822      	ldr	r2, [r4, #0]
 8005464:	bf18      	it	ne
 8005466:	2301      	movne	r3, #1
 8005468:	0692      	lsls	r2, r2, #26
 800546a:	d42b      	bmi.n	80054c4 <_printf_common+0xb0>
 800546c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005470:	4649      	mov	r1, r9
 8005472:	4638      	mov	r0, r7
 8005474:	47c0      	blx	r8
 8005476:	3001      	adds	r0, #1
 8005478:	d01e      	beq.n	80054b8 <_printf_common+0xa4>
 800547a:	6823      	ldr	r3, [r4, #0]
 800547c:	68e5      	ldr	r5, [r4, #12]
 800547e:	6832      	ldr	r2, [r6, #0]
 8005480:	f003 0306 	and.w	r3, r3, #6
 8005484:	2b04      	cmp	r3, #4
 8005486:	bf08      	it	eq
 8005488:	1aad      	subeq	r5, r5, r2
 800548a:	68a3      	ldr	r3, [r4, #8]
 800548c:	6922      	ldr	r2, [r4, #16]
 800548e:	bf0c      	ite	eq
 8005490:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005494:	2500      	movne	r5, #0
 8005496:	4293      	cmp	r3, r2
 8005498:	bfc4      	itt	gt
 800549a:	1a9b      	subgt	r3, r3, r2
 800549c:	18ed      	addgt	r5, r5, r3
 800549e:	2600      	movs	r6, #0
 80054a0:	341a      	adds	r4, #26
 80054a2:	42b5      	cmp	r5, r6
 80054a4:	d11a      	bne.n	80054dc <_printf_common+0xc8>
 80054a6:	2000      	movs	r0, #0
 80054a8:	e008      	b.n	80054bc <_printf_common+0xa8>
 80054aa:	2301      	movs	r3, #1
 80054ac:	4652      	mov	r2, sl
 80054ae:	4649      	mov	r1, r9
 80054b0:	4638      	mov	r0, r7
 80054b2:	47c0      	blx	r8
 80054b4:	3001      	adds	r0, #1
 80054b6:	d103      	bne.n	80054c0 <_printf_common+0xac>
 80054b8:	f04f 30ff 	mov.w	r0, #4294967295
 80054bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80054c0:	3501      	adds	r5, #1
 80054c2:	e7c6      	b.n	8005452 <_printf_common+0x3e>
 80054c4:	18e1      	adds	r1, r4, r3
 80054c6:	1c5a      	adds	r2, r3, #1
 80054c8:	2030      	movs	r0, #48	; 0x30
 80054ca:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80054ce:	4422      	add	r2, r4
 80054d0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80054d4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80054d8:	3302      	adds	r3, #2
 80054da:	e7c7      	b.n	800546c <_printf_common+0x58>
 80054dc:	2301      	movs	r3, #1
 80054de:	4622      	mov	r2, r4
 80054e0:	4649      	mov	r1, r9
 80054e2:	4638      	mov	r0, r7
 80054e4:	47c0      	blx	r8
 80054e6:	3001      	adds	r0, #1
 80054e8:	d0e6      	beq.n	80054b8 <_printf_common+0xa4>
 80054ea:	3601      	adds	r6, #1
 80054ec:	e7d9      	b.n	80054a2 <_printf_common+0x8e>
	...

080054f0 <_printf_i>:
 80054f0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80054f4:	460c      	mov	r4, r1
 80054f6:	4691      	mov	r9, r2
 80054f8:	7e27      	ldrb	r7, [r4, #24]
 80054fa:	990c      	ldr	r1, [sp, #48]	; 0x30
 80054fc:	2f78      	cmp	r7, #120	; 0x78
 80054fe:	4680      	mov	r8, r0
 8005500:	469a      	mov	sl, r3
 8005502:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005506:	d807      	bhi.n	8005518 <_printf_i+0x28>
 8005508:	2f62      	cmp	r7, #98	; 0x62
 800550a:	d80a      	bhi.n	8005522 <_printf_i+0x32>
 800550c:	2f00      	cmp	r7, #0
 800550e:	f000 80d8 	beq.w	80056c2 <_printf_i+0x1d2>
 8005512:	2f58      	cmp	r7, #88	; 0x58
 8005514:	f000 80a3 	beq.w	800565e <_printf_i+0x16e>
 8005518:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800551c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005520:	e03a      	b.n	8005598 <_printf_i+0xa8>
 8005522:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005526:	2b15      	cmp	r3, #21
 8005528:	d8f6      	bhi.n	8005518 <_printf_i+0x28>
 800552a:	a001      	add	r0, pc, #4	; (adr r0, 8005530 <_printf_i+0x40>)
 800552c:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8005530:	08005589 	.word	0x08005589
 8005534:	0800559d 	.word	0x0800559d
 8005538:	08005519 	.word	0x08005519
 800553c:	08005519 	.word	0x08005519
 8005540:	08005519 	.word	0x08005519
 8005544:	08005519 	.word	0x08005519
 8005548:	0800559d 	.word	0x0800559d
 800554c:	08005519 	.word	0x08005519
 8005550:	08005519 	.word	0x08005519
 8005554:	08005519 	.word	0x08005519
 8005558:	08005519 	.word	0x08005519
 800555c:	080056a9 	.word	0x080056a9
 8005560:	080055cd 	.word	0x080055cd
 8005564:	0800568b 	.word	0x0800568b
 8005568:	08005519 	.word	0x08005519
 800556c:	08005519 	.word	0x08005519
 8005570:	080056cb 	.word	0x080056cb
 8005574:	08005519 	.word	0x08005519
 8005578:	080055cd 	.word	0x080055cd
 800557c:	08005519 	.word	0x08005519
 8005580:	08005519 	.word	0x08005519
 8005584:	08005693 	.word	0x08005693
 8005588:	680b      	ldr	r3, [r1, #0]
 800558a:	1d1a      	adds	r2, r3, #4
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	600a      	str	r2, [r1, #0]
 8005590:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8005594:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005598:	2301      	movs	r3, #1
 800559a:	e0a3      	b.n	80056e4 <_printf_i+0x1f4>
 800559c:	6825      	ldr	r5, [r4, #0]
 800559e:	6808      	ldr	r0, [r1, #0]
 80055a0:	062e      	lsls	r6, r5, #24
 80055a2:	f100 0304 	add.w	r3, r0, #4
 80055a6:	d50a      	bpl.n	80055be <_printf_i+0xce>
 80055a8:	6805      	ldr	r5, [r0, #0]
 80055aa:	600b      	str	r3, [r1, #0]
 80055ac:	2d00      	cmp	r5, #0
 80055ae:	da03      	bge.n	80055b8 <_printf_i+0xc8>
 80055b0:	232d      	movs	r3, #45	; 0x2d
 80055b2:	426d      	negs	r5, r5
 80055b4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80055b8:	485e      	ldr	r0, [pc, #376]	; (8005734 <_printf_i+0x244>)
 80055ba:	230a      	movs	r3, #10
 80055bc:	e019      	b.n	80055f2 <_printf_i+0x102>
 80055be:	f015 0f40 	tst.w	r5, #64	; 0x40
 80055c2:	6805      	ldr	r5, [r0, #0]
 80055c4:	600b      	str	r3, [r1, #0]
 80055c6:	bf18      	it	ne
 80055c8:	b22d      	sxthne	r5, r5
 80055ca:	e7ef      	b.n	80055ac <_printf_i+0xbc>
 80055cc:	680b      	ldr	r3, [r1, #0]
 80055ce:	6825      	ldr	r5, [r4, #0]
 80055d0:	1d18      	adds	r0, r3, #4
 80055d2:	6008      	str	r0, [r1, #0]
 80055d4:	0628      	lsls	r0, r5, #24
 80055d6:	d501      	bpl.n	80055dc <_printf_i+0xec>
 80055d8:	681d      	ldr	r5, [r3, #0]
 80055da:	e002      	b.n	80055e2 <_printf_i+0xf2>
 80055dc:	0669      	lsls	r1, r5, #25
 80055de:	d5fb      	bpl.n	80055d8 <_printf_i+0xe8>
 80055e0:	881d      	ldrh	r5, [r3, #0]
 80055e2:	4854      	ldr	r0, [pc, #336]	; (8005734 <_printf_i+0x244>)
 80055e4:	2f6f      	cmp	r7, #111	; 0x6f
 80055e6:	bf0c      	ite	eq
 80055e8:	2308      	moveq	r3, #8
 80055ea:	230a      	movne	r3, #10
 80055ec:	2100      	movs	r1, #0
 80055ee:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80055f2:	6866      	ldr	r6, [r4, #4]
 80055f4:	60a6      	str	r6, [r4, #8]
 80055f6:	2e00      	cmp	r6, #0
 80055f8:	bfa2      	ittt	ge
 80055fa:	6821      	ldrge	r1, [r4, #0]
 80055fc:	f021 0104 	bicge.w	r1, r1, #4
 8005600:	6021      	strge	r1, [r4, #0]
 8005602:	b90d      	cbnz	r5, 8005608 <_printf_i+0x118>
 8005604:	2e00      	cmp	r6, #0
 8005606:	d04d      	beq.n	80056a4 <_printf_i+0x1b4>
 8005608:	4616      	mov	r6, r2
 800560a:	fbb5 f1f3 	udiv	r1, r5, r3
 800560e:	fb03 5711 	mls	r7, r3, r1, r5
 8005612:	5dc7      	ldrb	r7, [r0, r7]
 8005614:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005618:	462f      	mov	r7, r5
 800561a:	42bb      	cmp	r3, r7
 800561c:	460d      	mov	r5, r1
 800561e:	d9f4      	bls.n	800560a <_printf_i+0x11a>
 8005620:	2b08      	cmp	r3, #8
 8005622:	d10b      	bne.n	800563c <_printf_i+0x14c>
 8005624:	6823      	ldr	r3, [r4, #0]
 8005626:	07df      	lsls	r7, r3, #31
 8005628:	d508      	bpl.n	800563c <_printf_i+0x14c>
 800562a:	6923      	ldr	r3, [r4, #16]
 800562c:	6861      	ldr	r1, [r4, #4]
 800562e:	4299      	cmp	r1, r3
 8005630:	bfde      	ittt	le
 8005632:	2330      	movle	r3, #48	; 0x30
 8005634:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005638:	f106 36ff 	addle.w	r6, r6, #4294967295
 800563c:	1b92      	subs	r2, r2, r6
 800563e:	6122      	str	r2, [r4, #16]
 8005640:	f8cd a000 	str.w	sl, [sp]
 8005644:	464b      	mov	r3, r9
 8005646:	aa03      	add	r2, sp, #12
 8005648:	4621      	mov	r1, r4
 800564a:	4640      	mov	r0, r8
 800564c:	f7ff fee2 	bl	8005414 <_printf_common>
 8005650:	3001      	adds	r0, #1
 8005652:	d14c      	bne.n	80056ee <_printf_i+0x1fe>
 8005654:	f04f 30ff 	mov.w	r0, #4294967295
 8005658:	b004      	add	sp, #16
 800565a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800565e:	4835      	ldr	r0, [pc, #212]	; (8005734 <_printf_i+0x244>)
 8005660:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8005664:	6823      	ldr	r3, [r4, #0]
 8005666:	680e      	ldr	r6, [r1, #0]
 8005668:	061f      	lsls	r7, r3, #24
 800566a:	f856 5b04 	ldr.w	r5, [r6], #4
 800566e:	600e      	str	r6, [r1, #0]
 8005670:	d514      	bpl.n	800569c <_printf_i+0x1ac>
 8005672:	07d9      	lsls	r1, r3, #31
 8005674:	bf44      	itt	mi
 8005676:	f043 0320 	orrmi.w	r3, r3, #32
 800567a:	6023      	strmi	r3, [r4, #0]
 800567c:	b91d      	cbnz	r5, 8005686 <_printf_i+0x196>
 800567e:	6823      	ldr	r3, [r4, #0]
 8005680:	f023 0320 	bic.w	r3, r3, #32
 8005684:	6023      	str	r3, [r4, #0]
 8005686:	2310      	movs	r3, #16
 8005688:	e7b0      	b.n	80055ec <_printf_i+0xfc>
 800568a:	6823      	ldr	r3, [r4, #0]
 800568c:	f043 0320 	orr.w	r3, r3, #32
 8005690:	6023      	str	r3, [r4, #0]
 8005692:	2378      	movs	r3, #120	; 0x78
 8005694:	4828      	ldr	r0, [pc, #160]	; (8005738 <_printf_i+0x248>)
 8005696:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800569a:	e7e3      	b.n	8005664 <_printf_i+0x174>
 800569c:	065e      	lsls	r6, r3, #25
 800569e:	bf48      	it	mi
 80056a0:	b2ad      	uxthmi	r5, r5
 80056a2:	e7e6      	b.n	8005672 <_printf_i+0x182>
 80056a4:	4616      	mov	r6, r2
 80056a6:	e7bb      	b.n	8005620 <_printf_i+0x130>
 80056a8:	680b      	ldr	r3, [r1, #0]
 80056aa:	6826      	ldr	r6, [r4, #0]
 80056ac:	6960      	ldr	r0, [r4, #20]
 80056ae:	1d1d      	adds	r5, r3, #4
 80056b0:	600d      	str	r5, [r1, #0]
 80056b2:	0635      	lsls	r5, r6, #24
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	d501      	bpl.n	80056bc <_printf_i+0x1cc>
 80056b8:	6018      	str	r0, [r3, #0]
 80056ba:	e002      	b.n	80056c2 <_printf_i+0x1d2>
 80056bc:	0671      	lsls	r1, r6, #25
 80056be:	d5fb      	bpl.n	80056b8 <_printf_i+0x1c8>
 80056c0:	8018      	strh	r0, [r3, #0]
 80056c2:	2300      	movs	r3, #0
 80056c4:	6123      	str	r3, [r4, #16]
 80056c6:	4616      	mov	r6, r2
 80056c8:	e7ba      	b.n	8005640 <_printf_i+0x150>
 80056ca:	680b      	ldr	r3, [r1, #0]
 80056cc:	1d1a      	adds	r2, r3, #4
 80056ce:	600a      	str	r2, [r1, #0]
 80056d0:	681e      	ldr	r6, [r3, #0]
 80056d2:	6862      	ldr	r2, [r4, #4]
 80056d4:	2100      	movs	r1, #0
 80056d6:	4630      	mov	r0, r6
 80056d8:	f7fa fd82 	bl	80001e0 <memchr>
 80056dc:	b108      	cbz	r0, 80056e2 <_printf_i+0x1f2>
 80056de:	1b80      	subs	r0, r0, r6
 80056e0:	6060      	str	r0, [r4, #4]
 80056e2:	6863      	ldr	r3, [r4, #4]
 80056e4:	6123      	str	r3, [r4, #16]
 80056e6:	2300      	movs	r3, #0
 80056e8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80056ec:	e7a8      	b.n	8005640 <_printf_i+0x150>
 80056ee:	6923      	ldr	r3, [r4, #16]
 80056f0:	4632      	mov	r2, r6
 80056f2:	4649      	mov	r1, r9
 80056f4:	4640      	mov	r0, r8
 80056f6:	47d0      	blx	sl
 80056f8:	3001      	adds	r0, #1
 80056fa:	d0ab      	beq.n	8005654 <_printf_i+0x164>
 80056fc:	6823      	ldr	r3, [r4, #0]
 80056fe:	079b      	lsls	r3, r3, #30
 8005700:	d413      	bmi.n	800572a <_printf_i+0x23a>
 8005702:	68e0      	ldr	r0, [r4, #12]
 8005704:	9b03      	ldr	r3, [sp, #12]
 8005706:	4298      	cmp	r0, r3
 8005708:	bfb8      	it	lt
 800570a:	4618      	movlt	r0, r3
 800570c:	e7a4      	b.n	8005658 <_printf_i+0x168>
 800570e:	2301      	movs	r3, #1
 8005710:	4632      	mov	r2, r6
 8005712:	4649      	mov	r1, r9
 8005714:	4640      	mov	r0, r8
 8005716:	47d0      	blx	sl
 8005718:	3001      	adds	r0, #1
 800571a:	d09b      	beq.n	8005654 <_printf_i+0x164>
 800571c:	3501      	adds	r5, #1
 800571e:	68e3      	ldr	r3, [r4, #12]
 8005720:	9903      	ldr	r1, [sp, #12]
 8005722:	1a5b      	subs	r3, r3, r1
 8005724:	42ab      	cmp	r3, r5
 8005726:	dcf2      	bgt.n	800570e <_printf_i+0x21e>
 8005728:	e7eb      	b.n	8005702 <_printf_i+0x212>
 800572a:	2500      	movs	r5, #0
 800572c:	f104 0619 	add.w	r6, r4, #25
 8005730:	e7f5      	b.n	800571e <_printf_i+0x22e>
 8005732:	bf00      	nop
 8005734:	08009097 	.word	0x08009097
 8005738:	080090a8 	.word	0x080090a8

0800573c <_sbrk_r>:
 800573c:	b538      	push	{r3, r4, r5, lr}
 800573e:	4d06      	ldr	r5, [pc, #24]	; (8005758 <_sbrk_r+0x1c>)
 8005740:	2300      	movs	r3, #0
 8005742:	4604      	mov	r4, r0
 8005744:	4608      	mov	r0, r1
 8005746:	602b      	str	r3, [r5, #0]
 8005748:	f7fc fe0e 	bl	8002368 <_sbrk>
 800574c:	1c43      	adds	r3, r0, #1
 800574e:	d102      	bne.n	8005756 <_sbrk_r+0x1a>
 8005750:	682b      	ldr	r3, [r5, #0]
 8005752:	b103      	cbz	r3, 8005756 <_sbrk_r+0x1a>
 8005754:	6023      	str	r3, [r4, #0]
 8005756:	bd38      	pop	{r3, r4, r5, pc}
 8005758:	2000028c 	.word	0x2000028c

0800575c <__swbuf_r>:
 800575c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800575e:	460e      	mov	r6, r1
 8005760:	4614      	mov	r4, r2
 8005762:	4605      	mov	r5, r0
 8005764:	b118      	cbz	r0, 800576e <__swbuf_r+0x12>
 8005766:	6983      	ldr	r3, [r0, #24]
 8005768:	b90b      	cbnz	r3, 800576e <__swbuf_r+0x12>
 800576a:	f000 f9d9 	bl	8005b20 <__sinit>
 800576e:	4b21      	ldr	r3, [pc, #132]	; (80057f4 <__swbuf_r+0x98>)
 8005770:	429c      	cmp	r4, r3
 8005772:	d12b      	bne.n	80057cc <__swbuf_r+0x70>
 8005774:	686c      	ldr	r4, [r5, #4]
 8005776:	69a3      	ldr	r3, [r4, #24]
 8005778:	60a3      	str	r3, [r4, #8]
 800577a:	89a3      	ldrh	r3, [r4, #12]
 800577c:	071a      	lsls	r2, r3, #28
 800577e:	d52f      	bpl.n	80057e0 <__swbuf_r+0x84>
 8005780:	6923      	ldr	r3, [r4, #16]
 8005782:	b36b      	cbz	r3, 80057e0 <__swbuf_r+0x84>
 8005784:	6923      	ldr	r3, [r4, #16]
 8005786:	6820      	ldr	r0, [r4, #0]
 8005788:	1ac0      	subs	r0, r0, r3
 800578a:	6963      	ldr	r3, [r4, #20]
 800578c:	b2f6      	uxtb	r6, r6
 800578e:	4283      	cmp	r3, r0
 8005790:	4637      	mov	r7, r6
 8005792:	dc04      	bgt.n	800579e <__swbuf_r+0x42>
 8005794:	4621      	mov	r1, r4
 8005796:	4628      	mov	r0, r5
 8005798:	f000 f92e 	bl	80059f8 <_fflush_r>
 800579c:	bb30      	cbnz	r0, 80057ec <__swbuf_r+0x90>
 800579e:	68a3      	ldr	r3, [r4, #8]
 80057a0:	3b01      	subs	r3, #1
 80057a2:	60a3      	str	r3, [r4, #8]
 80057a4:	6823      	ldr	r3, [r4, #0]
 80057a6:	1c5a      	adds	r2, r3, #1
 80057a8:	6022      	str	r2, [r4, #0]
 80057aa:	701e      	strb	r6, [r3, #0]
 80057ac:	6963      	ldr	r3, [r4, #20]
 80057ae:	3001      	adds	r0, #1
 80057b0:	4283      	cmp	r3, r0
 80057b2:	d004      	beq.n	80057be <__swbuf_r+0x62>
 80057b4:	89a3      	ldrh	r3, [r4, #12]
 80057b6:	07db      	lsls	r3, r3, #31
 80057b8:	d506      	bpl.n	80057c8 <__swbuf_r+0x6c>
 80057ba:	2e0a      	cmp	r6, #10
 80057bc:	d104      	bne.n	80057c8 <__swbuf_r+0x6c>
 80057be:	4621      	mov	r1, r4
 80057c0:	4628      	mov	r0, r5
 80057c2:	f000 f919 	bl	80059f8 <_fflush_r>
 80057c6:	b988      	cbnz	r0, 80057ec <__swbuf_r+0x90>
 80057c8:	4638      	mov	r0, r7
 80057ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80057cc:	4b0a      	ldr	r3, [pc, #40]	; (80057f8 <__swbuf_r+0x9c>)
 80057ce:	429c      	cmp	r4, r3
 80057d0:	d101      	bne.n	80057d6 <__swbuf_r+0x7a>
 80057d2:	68ac      	ldr	r4, [r5, #8]
 80057d4:	e7cf      	b.n	8005776 <__swbuf_r+0x1a>
 80057d6:	4b09      	ldr	r3, [pc, #36]	; (80057fc <__swbuf_r+0xa0>)
 80057d8:	429c      	cmp	r4, r3
 80057da:	bf08      	it	eq
 80057dc:	68ec      	ldreq	r4, [r5, #12]
 80057de:	e7ca      	b.n	8005776 <__swbuf_r+0x1a>
 80057e0:	4621      	mov	r1, r4
 80057e2:	4628      	mov	r0, r5
 80057e4:	f000 f80c 	bl	8005800 <__swsetup_r>
 80057e8:	2800      	cmp	r0, #0
 80057ea:	d0cb      	beq.n	8005784 <__swbuf_r+0x28>
 80057ec:	f04f 37ff 	mov.w	r7, #4294967295
 80057f0:	e7ea      	b.n	80057c8 <__swbuf_r+0x6c>
 80057f2:	bf00      	nop
 80057f4:	080090dc 	.word	0x080090dc
 80057f8:	080090fc 	.word	0x080090fc
 80057fc:	080090bc 	.word	0x080090bc

08005800 <__swsetup_r>:
 8005800:	4b32      	ldr	r3, [pc, #200]	; (80058cc <__swsetup_r+0xcc>)
 8005802:	b570      	push	{r4, r5, r6, lr}
 8005804:	681d      	ldr	r5, [r3, #0]
 8005806:	4606      	mov	r6, r0
 8005808:	460c      	mov	r4, r1
 800580a:	b125      	cbz	r5, 8005816 <__swsetup_r+0x16>
 800580c:	69ab      	ldr	r3, [r5, #24]
 800580e:	b913      	cbnz	r3, 8005816 <__swsetup_r+0x16>
 8005810:	4628      	mov	r0, r5
 8005812:	f000 f985 	bl	8005b20 <__sinit>
 8005816:	4b2e      	ldr	r3, [pc, #184]	; (80058d0 <__swsetup_r+0xd0>)
 8005818:	429c      	cmp	r4, r3
 800581a:	d10f      	bne.n	800583c <__swsetup_r+0x3c>
 800581c:	686c      	ldr	r4, [r5, #4]
 800581e:	89a3      	ldrh	r3, [r4, #12]
 8005820:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005824:	0719      	lsls	r1, r3, #28
 8005826:	d42c      	bmi.n	8005882 <__swsetup_r+0x82>
 8005828:	06dd      	lsls	r5, r3, #27
 800582a:	d411      	bmi.n	8005850 <__swsetup_r+0x50>
 800582c:	2309      	movs	r3, #9
 800582e:	6033      	str	r3, [r6, #0]
 8005830:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8005834:	81a3      	strh	r3, [r4, #12]
 8005836:	f04f 30ff 	mov.w	r0, #4294967295
 800583a:	e03e      	b.n	80058ba <__swsetup_r+0xba>
 800583c:	4b25      	ldr	r3, [pc, #148]	; (80058d4 <__swsetup_r+0xd4>)
 800583e:	429c      	cmp	r4, r3
 8005840:	d101      	bne.n	8005846 <__swsetup_r+0x46>
 8005842:	68ac      	ldr	r4, [r5, #8]
 8005844:	e7eb      	b.n	800581e <__swsetup_r+0x1e>
 8005846:	4b24      	ldr	r3, [pc, #144]	; (80058d8 <__swsetup_r+0xd8>)
 8005848:	429c      	cmp	r4, r3
 800584a:	bf08      	it	eq
 800584c:	68ec      	ldreq	r4, [r5, #12]
 800584e:	e7e6      	b.n	800581e <__swsetup_r+0x1e>
 8005850:	0758      	lsls	r0, r3, #29
 8005852:	d512      	bpl.n	800587a <__swsetup_r+0x7a>
 8005854:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005856:	b141      	cbz	r1, 800586a <__swsetup_r+0x6a>
 8005858:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800585c:	4299      	cmp	r1, r3
 800585e:	d002      	beq.n	8005866 <__swsetup_r+0x66>
 8005860:	4630      	mov	r0, r6
 8005862:	f7ff fa77 	bl	8004d54 <_free_r>
 8005866:	2300      	movs	r3, #0
 8005868:	6363      	str	r3, [r4, #52]	; 0x34
 800586a:	89a3      	ldrh	r3, [r4, #12]
 800586c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8005870:	81a3      	strh	r3, [r4, #12]
 8005872:	2300      	movs	r3, #0
 8005874:	6063      	str	r3, [r4, #4]
 8005876:	6923      	ldr	r3, [r4, #16]
 8005878:	6023      	str	r3, [r4, #0]
 800587a:	89a3      	ldrh	r3, [r4, #12]
 800587c:	f043 0308 	orr.w	r3, r3, #8
 8005880:	81a3      	strh	r3, [r4, #12]
 8005882:	6923      	ldr	r3, [r4, #16]
 8005884:	b94b      	cbnz	r3, 800589a <__swsetup_r+0x9a>
 8005886:	89a3      	ldrh	r3, [r4, #12]
 8005888:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800588c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005890:	d003      	beq.n	800589a <__swsetup_r+0x9a>
 8005892:	4621      	mov	r1, r4
 8005894:	4630      	mov	r0, r6
 8005896:	f000 fa07 	bl	8005ca8 <__smakebuf_r>
 800589a:	89a0      	ldrh	r0, [r4, #12]
 800589c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80058a0:	f010 0301 	ands.w	r3, r0, #1
 80058a4:	d00a      	beq.n	80058bc <__swsetup_r+0xbc>
 80058a6:	2300      	movs	r3, #0
 80058a8:	60a3      	str	r3, [r4, #8]
 80058aa:	6963      	ldr	r3, [r4, #20]
 80058ac:	425b      	negs	r3, r3
 80058ae:	61a3      	str	r3, [r4, #24]
 80058b0:	6923      	ldr	r3, [r4, #16]
 80058b2:	b943      	cbnz	r3, 80058c6 <__swsetup_r+0xc6>
 80058b4:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80058b8:	d1ba      	bne.n	8005830 <__swsetup_r+0x30>
 80058ba:	bd70      	pop	{r4, r5, r6, pc}
 80058bc:	0781      	lsls	r1, r0, #30
 80058be:	bf58      	it	pl
 80058c0:	6963      	ldrpl	r3, [r4, #20]
 80058c2:	60a3      	str	r3, [r4, #8]
 80058c4:	e7f4      	b.n	80058b0 <__swsetup_r+0xb0>
 80058c6:	2000      	movs	r0, #0
 80058c8:	e7f7      	b.n	80058ba <__swsetup_r+0xba>
 80058ca:	bf00      	nop
 80058cc:	20000014 	.word	0x20000014
 80058d0:	080090dc 	.word	0x080090dc
 80058d4:	080090fc 	.word	0x080090fc
 80058d8:	080090bc 	.word	0x080090bc

080058dc <abort>:
 80058dc:	b508      	push	{r3, lr}
 80058de:	2006      	movs	r0, #6
 80058e0:	f000 faa4 	bl	8005e2c <raise>
 80058e4:	2001      	movs	r0, #1
 80058e6:	f7fc fcc7 	bl	8002278 <_exit>
	...

080058ec <__sflush_r>:
 80058ec:	898a      	ldrh	r2, [r1, #12]
 80058ee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80058f2:	4605      	mov	r5, r0
 80058f4:	0710      	lsls	r0, r2, #28
 80058f6:	460c      	mov	r4, r1
 80058f8:	d458      	bmi.n	80059ac <__sflush_r+0xc0>
 80058fa:	684b      	ldr	r3, [r1, #4]
 80058fc:	2b00      	cmp	r3, #0
 80058fe:	dc05      	bgt.n	800590c <__sflush_r+0x20>
 8005900:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8005902:	2b00      	cmp	r3, #0
 8005904:	dc02      	bgt.n	800590c <__sflush_r+0x20>
 8005906:	2000      	movs	r0, #0
 8005908:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800590c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800590e:	2e00      	cmp	r6, #0
 8005910:	d0f9      	beq.n	8005906 <__sflush_r+0x1a>
 8005912:	2300      	movs	r3, #0
 8005914:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8005918:	682f      	ldr	r7, [r5, #0]
 800591a:	602b      	str	r3, [r5, #0]
 800591c:	d032      	beq.n	8005984 <__sflush_r+0x98>
 800591e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8005920:	89a3      	ldrh	r3, [r4, #12]
 8005922:	075a      	lsls	r2, r3, #29
 8005924:	d505      	bpl.n	8005932 <__sflush_r+0x46>
 8005926:	6863      	ldr	r3, [r4, #4]
 8005928:	1ac0      	subs	r0, r0, r3
 800592a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800592c:	b10b      	cbz	r3, 8005932 <__sflush_r+0x46>
 800592e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005930:	1ac0      	subs	r0, r0, r3
 8005932:	2300      	movs	r3, #0
 8005934:	4602      	mov	r2, r0
 8005936:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005938:	6a21      	ldr	r1, [r4, #32]
 800593a:	4628      	mov	r0, r5
 800593c:	47b0      	blx	r6
 800593e:	1c43      	adds	r3, r0, #1
 8005940:	89a3      	ldrh	r3, [r4, #12]
 8005942:	d106      	bne.n	8005952 <__sflush_r+0x66>
 8005944:	6829      	ldr	r1, [r5, #0]
 8005946:	291d      	cmp	r1, #29
 8005948:	d82c      	bhi.n	80059a4 <__sflush_r+0xb8>
 800594a:	4a2a      	ldr	r2, [pc, #168]	; (80059f4 <__sflush_r+0x108>)
 800594c:	40ca      	lsrs	r2, r1
 800594e:	07d6      	lsls	r6, r2, #31
 8005950:	d528      	bpl.n	80059a4 <__sflush_r+0xb8>
 8005952:	2200      	movs	r2, #0
 8005954:	6062      	str	r2, [r4, #4]
 8005956:	04d9      	lsls	r1, r3, #19
 8005958:	6922      	ldr	r2, [r4, #16]
 800595a:	6022      	str	r2, [r4, #0]
 800595c:	d504      	bpl.n	8005968 <__sflush_r+0x7c>
 800595e:	1c42      	adds	r2, r0, #1
 8005960:	d101      	bne.n	8005966 <__sflush_r+0x7a>
 8005962:	682b      	ldr	r3, [r5, #0]
 8005964:	b903      	cbnz	r3, 8005968 <__sflush_r+0x7c>
 8005966:	6560      	str	r0, [r4, #84]	; 0x54
 8005968:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800596a:	602f      	str	r7, [r5, #0]
 800596c:	2900      	cmp	r1, #0
 800596e:	d0ca      	beq.n	8005906 <__sflush_r+0x1a>
 8005970:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005974:	4299      	cmp	r1, r3
 8005976:	d002      	beq.n	800597e <__sflush_r+0x92>
 8005978:	4628      	mov	r0, r5
 800597a:	f7ff f9eb 	bl	8004d54 <_free_r>
 800597e:	2000      	movs	r0, #0
 8005980:	6360      	str	r0, [r4, #52]	; 0x34
 8005982:	e7c1      	b.n	8005908 <__sflush_r+0x1c>
 8005984:	6a21      	ldr	r1, [r4, #32]
 8005986:	2301      	movs	r3, #1
 8005988:	4628      	mov	r0, r5
 800598a:	47b0      	blx	r6
 800598c:	1c41      	adds	r1, r0, #1
 800598e:	d1c7      	bne.n	8005920 <__sflush_r+0x34>
 8005990:	682b      	ldr	r3, [r5, #0]
 8005992:	2b00      	cmp	r3, #0
 8005994:	d0c4      	beq.n	8005920 <__sflush_r+0x34>
 8005996:	2b1d      	cmp	r3, #29
 8005998:	d001      	beq.n	800599e <__sflush_r+0xb2>
 800599a:	2b16      	cmp	r3, #22
 800599c:	d101      	bne.n	80059a2 <__sflush_r+0xb6>
 800599e:	602f      	str	r7, [r5, #0]
 80059a0:	e7b1      	b.n	8005906 <__sflush_r+0x1a>
 80059a2:	89a3      	ldrh	r3, [r4, #12]
 80059a4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80059a8:	81a3      	strh	r3, [r4, #12]
 80059aa:	e7ad      	b.n	8005908 <__sflush_r+0x1c>
 80059ac:	690f      	ldr	r7, [r1, #16]
 80059ae:	2f00      	cmp	r7, #0
 80059b0:	d0a9      	beq.n	8005906 <__sflush_r+0x1a>
 80059b2:	0793      	lsls	r3, r2, #30
 80059b4:	680e      	ldr	r6, [r1, #0]
 80059b6:	bf08      	it	eq
 80059b8:	694b      	ldreq	r3, [r1, #20]
 80059ba:	600f      	str	r7, [r1, #0]
 80059bc:	bf18      	it	ne
 80059be:	2300      	movne	r3, #0
 80059c0:	eba6 0807 	sub.w	r8, r6, r7
 80059c4:	608b      	str	r3, [r1, #8]
 80059c6:	f1b8 0f00 	cmp.w	r8, #0
 80059ca:	dd9c      	ble.n	8005906 <__sflush_r+0x1a>
 80059cc:	6a21      	ldr	r1, [r4, #32]
 80059ce:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80059d0:	4643      	mov	r3, r8
 80059d2:	463a      	mov	r2, r7
 80059d4:	4628      	mov	r0, r5
 80059d6:	47b0      	blx	r6
 80059d8:	2800      	cmp	r0, #0
 80059da:	dc06      	bgt.n	80059ea <__sflush_r+0xfe>
 80059dc:	89a3      	ldrh	r3, [r4, #12]
 80059de:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80059e2:	81a3      	strh	r3, [r4, #12]
 80059e4:	f04f 30ff 	mov.w	r0, #4294967295
 80059e8:	e78e      	b.n	8005908 <__sflush_r+0x1c>
 80059ea:	4407      	add	r7, r0
 80059ec:	eba8 0800 	sub.w	r8, r8, r0
 80059f0:	e7e9      	b.n	80059c6 <__sflush_r+0xda>
 80059f2:	bf00      	nop
 80059f4:	20400001 	.word	0x20400001

080059f8 <_fflush_r>:
 80059f8:	b538      	push	{r3, r4, r5, lr}
 80059fa:	690b      	ldr	r3, [r1, #16]
 80059fc:	4605      	mov	r5, r0
 80059fe:	460c      	mov	r4, r1
 8005a00:	b913      	cbnz	r3, 8005a08 <_fflush_r+0x10>
 8005a02:	2500      	movs	r5, #0
 8005a04:	4628      	mov	r0, r5
 8005a06:	bd38      	pop	{r3, r4, r5, pc}
 8005a08:	b118      	cbz	r0, 8005a12 <_fflush_r+0x1a>
 8005a0a:	6983      	ldr	r3, [r0, #24]
 8005a0c:	b90b      	cbnz	r3, 8005a12 <_fflush_r+0x1a>
 8005a0e:	f000 f887 	bl	8005b20 <__sinit>
 8005a12:	4b14      	ldr	r3, [pc, #80]	; (8005a64 <_fflush_r+0x6c>)
 8005a14:	429c      	cmp	r4, r3
 8005a16:	d11b      	bne.n	8005a50 <_fflush_r+0x58>
 8005a18:	686c      	ldr	r4, [r5, #4]
 8005a1a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005a1e:	2b00      	cmp	r3, #0
 8005a20:	d0ef      	beq.n	8005a02 <_fflush_r+0xa>
 8005a22:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8005a24:	07d0      	lsls	r0, r2, #31
 8005a26:	d404      	bmi.n	8005a32 <_fflush_r+0x3a>
 8005a28:	0599      	lsls	r1, r3, #22
 8005a2a:	d402      	bmi.n	8005a32 <_fflush_r+0x3a>
 8005a2c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005a2e:	f000 f915 	bl	8005c5c <__retarget_lock_acquire_recursive>
 8005a32:	4628      	mov	r0, r5
 8005a34:	4621      	mov	r1, r4
 8005a36:	f7ff ff59 	bl	80058ec <__sflush_r>
 8005a3a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005a3c:	07da      	lsls	r2, r3, #31
 8005a3e:	4605      	mov	r5, r0
 8005a40:	d4e0      	bmi.n	8005a04 <_fflush_r+0xc>
 8005a42:	89a3      	ldrh	r3, [r4, #12]
 8005a44:	059b      	lsls	r3, r3, #22
 8005a46:	d4dd      	bmi.n	8005a04 <_fflush_r+0xc>
 8005a48:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005a4a:	f000 f908 	bl	8005c5e <__retarget_lock_release_recursive>
 8005a4e:	e7d9      	b.n	8005a04 <_fflush_r+0xc>
 8005a50:	4b05      	ldr	r3, [pc, #20]	; (8005a68 <_fflush_r+0x70>)
 8005a52:	429c      	cmp	r4, r3
 8005a54:	d101      	bne.n	8005a5a <_fflush_r+0x62>
 8005a56:	68ac      	ldr	r4, [r5, #8]
 8005a58:	e7df      	b.n	8005a1a <_fflush_r+0x22>
 8005a5a:	4b04      	ldr	r3, [pc, #16]	; (8005a6c <_fflush_r+0x74>)
 8005a5c:	429c      	cmp	r4, r3
 8005a5e:	bf08      	it	eq
 8005a60:	68ec      	ldreq	r4, [r5, #12]
 8005a62:	e7da      	b.n	8005a1a <_fflush_r+0x22>
 8005a64:	080090dc 	.word	0x080090dc
 8005a68:	080090fc 	.word	0x080090fc
 8005a6c:	080090bc 	.word	0x080090bc

08005a70 <std>:
 8005a70:	2300      	movs	r3, #0
 8005a72:	b510      	push	{r4, lr}
 8005a74:	4604      	mov	r4, r0
 8005a76:	e9c0 3300 	strd	r3, r3, [r0]
 8005a7a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005a7e:	6083      	str	r3, [r0, #8]
 8005a80:	8181      	strh	r1, [r0, #12]
 8005a82:	6643      	str	r3, [r0, #100]	; 0x64
 8005a84:	81c2      	strh	r2, [r0, #14]
 8005a86:	6183      	str	r3, [r0, #24]
 8005a88:	4619      	mov	r1, r3
 8005a8a:	2208      	movs	r2, #8
 8005a8c:	305c      	adds	r0, #92	; 0x5c
 8005a8e:	f7ff f8c1 	bl	8004c14 <memset>
 8005a92:	4b05      	ldr	r3, [pc, #20]	; (8005aa8 <std+0x38>)
 8005a94:	6263      	str	r3, [r4, #36]	; 0x24
 8005a96:	4b05      	ldr	r3, [pc, #20]	; (8005aac <std+0x3c>)
 8005a98:	62a3      	str	r3, [r4, #40]	; 0x28
 8005a9a:	4b05      	ldr	r3, [pc, #20]	; (8005ab0 <std+0x40>)
 8005a9c:	62e3      	str	r3, [r4, #44]	; 0x2c
 8005a9e:	4b05      	ldr	r3, [pc, #20]	; (8005ab4 <std+0x44>)
 8005aa0:	6224      	str	r4, [r4, #32]
 8005aa2:	6323      	str	r3, [r4, #48]	; 0x30
 8005aa4:	bd10      	pop	{r4, pc}
 8005aa6:	bf00      	nop
 8005aa8:	08005e65 	.word	0x08005e65
 8005aac:	08005e87 	.word	0x08005e87
 8005ab0:	08005ebf 	.word	0x08005ebf
 8005ab4:	08005ee3 	.word	0x08005ee3

08005ab8 <_cleanup_r>:
 8005ab8:	4901      	ldr	r1, [pc, #4]	; (8005ac0 <_cleanup_r+0x8>)
 8005aba:	f000 b8af 	b.w	8005c1c <_fwalk_reent>
 8005abe:	bf00      	nop
 8005ac0:	080059f9 	.word	0x080059f9

08005ac4 <__sfmoreglue>:
 8005ac4:	b570      	push	{r4, r5, r6, lr}
 8005ac6:	1e4a      	subs	r2, r1, #1
 8005ac8:	2568      	movs	r5, #104	; 0x68
 8005aca:	4355      	muls	r5, r2
 8005acc:	460e      	mov	r6, r1
 8005ace:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8005ad2:	f7ff f98f 	bl	8004df4 <_malloc_r>
 8005ad6:	4604      	mov	r4, r0
 8005ad8:	b140      	cbz	r0, 8005aec <__sfmoreglue+0x28>
 8005ada:	2100      	movs	r1, #0
 8005adc:	e9c0 1600 	strd	r1, r6, [r0]
 8005ae0:	300c      	adds	r0, #12
 8005ae2:	60a0      	str	r0, [r4, #8]
 8005ae4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8005ae8:	f7ff f894 	bl	8004c14 <memset>
 8005aec:	4620      	mov	r0, r4
 8005aee:	bd70      	pop	{r4, r5, r6, pc}

08005af0 <__sfp_lock_acquire>:
 8005af0:	4801      	ldr	r0, [pc, #4]	; (8005af8 <__sfp_lock_acquire+0x8>)
 8005af2:	f000 b8b3 	b.w	8005c5c <__retarget_lock_acquire_recursive>
 8005af6:	bf00      	nop
 8005af8:	20000288 	.word	0x20000288

08005afc <__sfp_lock_release>:
 8005afc:	4801      	ldr	r0, [pc, #4]	; (8005b04 <__sfp_lock_release+0x8>)
 8005afe:	f000 b8ae 	b.w	8005c5e <__retarget_lock_release_recursive>
 8005b02:	bf00      	nop
 8005b04:	20000288 	.word	0x20000288

08005b08 <__sinit_lock_acquire>:
 8005b08:	4801      	ldr	r0, [pc, #4]	; (8005b10 <__sinit_lock_acquire+0x8>)
 8005b0a:	f000 b8a7 	b.w	8005c5c <__retarget_lock_acquire_recursive>
 8005b0e:	bf00      	nop
 8005b10:	20000283 	.word	0x20000283

08005b14 <__sinit_lock_release>:
 8005b14:	4801      	ldr	r0, [pc, #4]	; (8005b1c <__sinit_lock_release+0x8>)
 8005b16:	f000 b8a2 	b.w	8005c5e <__retarget_lock_release_recursive>
 8005b1a:	bf00      	nop
 8005b1c:	20000283 	.word	0x20000283

08005b20 <__sinit>:
 8005b20:	b510      	push	{r4, lr}
 8005b22:	4604      	mov	r4, r0
 8005b24:	f7ff fff0 	bl	8005b08 <__sinit_lock_acquire>
 8005b28:	69a3      	ldr	r3, [r4, #24]
 8005b2a:	b11b      	cbz	r3, 8005b34 <__sinit+0x14>
 8005b2c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005b30:	f7ff bff0 	b.w	8005b14 <__sinit_lock_release>
 8005b34:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8005b38:	6523      	str	r3, [r4, #80]	; 0x50
 8005b3a:	4b13      	ldr	r3, [pc, #76]	; (8005b88 <__sinit+0x68>)
 8005b3c:	4a13      	ldr	r2, [pc, #76]	; (8005b8c <__sinit+0x6c>)
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	62a2      	str	r2, [r4, #40]	; 0x28
 8005b42:	42a3      	cmp	r3, r4
 8005b44:	bf04      	itt	eq
 8005b46:	2301      	moveq	r3, #1
 8005b48:	61a3      	streq	r3, [r4, #24]
 8005b4a:	4620      	mov	r0, r4
 8005b4c:	f000 f820 	bl	8005b90 <__sfp>
 8005b50:	6060      	str	r0, [r4, #4]
 8005b52:	4620      	mov	r0, r4
 8005b54:	f000 f81c 	bl	8005b90 <__sfp>
 8005b58:	60a0      	str	r0, [r4, #8]
 8005b5a:	4620      	mov	r0, r4
 8005b5c:	f000 f818 	bl	8005b90 <__sfp>
 8005b60:	2200      	movs	r2, #0
 8005b62:	60e0      	str	r0, [r4, #12]
 8005b64:	2104      	movs	r1, #4
 8005b66:	6860      	ldr	r0, [r4, #4]
 8005b68:	f7ff ff82 	bl	8005a70 <std>
 8005b6c:	68a0      	ldr	r0, [r4, #8]
 8005b6e:	2201      	movs	r2, #1
 8005b70:	2109      	movs	r1, #9
 8005b72:	f7ff ff7d 	bl	8005a70 <std>
 8005b76:	68e0      	ldr	r0, [r4, #12]
 8005b78:	2202      	movs	r2, #2
 8005b7a:	2112      	movs	r1, #18
 8005b7c:	f7ff ff78 	bl	8005a70 <std>
 8005b80:	2301      	movs	r3, #1
 8005b82:	61a3      	str	r3, [r4, #24]
 8005b84:	e7d2      	b.n	8005b2c <__sinit+0xc>
 8005b86:	bf00      	nop
 8005b88:	08008fd0 	.word	0x08008fd0
 8005b8c:	08005ab9 	.word	0x08005ab9

08005b90 <__sfp>:
 8005b90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005b92:	4607      	mov	r7, r0
 8005b94:	f7ff ffac 	bl	8005af0 <__sfp_lock_acquire>
 8005b98:	4b1e      	ldr	r3, [pc, #120]	; (8005c14 <__sfp+0x84>)
 8005b9a:	681e      	ldr	r6, [r3, #0]
 8005b9c:	69b3      	ldr	r3, [r6, #24]
 8005b9e:	b913      	cbnz	r3, 8005ba6 <__sfp+0x16>
 8005ba0:	4630      	mov	r0, r6
 8005ba2:	f7ff ffbd 	bl	8005b20 <__sinit>
 8005ba6:	3648      	adds	r6, #72	; 0x48
 8005ba8:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8005bac:	3b01      	subs	r3, #1
 8005bae:	d503      	bpl.n	8005bb8 <__sfp+0x28>
 8005bb0:	6833      	ldr	r3, [r6, #0]
 8005bb2:	b30b      	cbz	r3, 8005bf8 <__sfp+0x68>
 8005bb4:	6836      	ldr	r6, [r6, #0]
 8005bb6:	e7f7      	b.n	8005ba8 <__sfp+0x18>
 8005bb8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8005bbc:	b9d5      	cbnz	r5, 8005bf4 <__sfp+0x64>
 8005bbe:	4b16      	ldr	r3, [pc, #88]	; (8005c18 <__sfp+0x88>)
 8005bc0:	60e3      	str	r3, [r4, #12]
 8005bc2:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8005bc6:	6665      	str	r5, [r4, #100]	; 0x64
 8005bc8:	f000 f847 	bl	8005c5a <__retarget_lock_init_recursive>
 8005bcc:	f7ff ff96 	bl	8005afc <__sfp_lock_release>
 8005bd0:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8005bd4:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8005bd8:	6025      	str	r5, [r4, #0]
 8005bda:	61a5      	str	r5, [r4, #24]
 8005bdc:	2208      	movs	r2, #8
 8005bde:	4629      	mov	r1, r5
 8005be0:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8005be4:	f7ff f816 	bl	8004c14 <memset>
 8005be8:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8005bec:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8005bf0:	4620      	mov	r0, r4
 8005bf2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005bf4:	3468      	adds	r4, #104	; 0x68
 8005bf6:	e7d9      	b.n	8005bac <__sfp+0x1c>
 8005bf8:	2104      	movs	r1, #4
 8005bfa:	4638      	mov	r0, r7
 8005bfc:	f7ff ff62 	bl	8005ac4 <__sfmoreglue>
 8005c00:	4604      	mov	r4, r0
 8005c02:	6030      	str	r0, [r6, #0]
 8005c04:	2800      	cmp	r0, #0
 8005c06:	d1d5      	bne.n	8005bb4 <__sfp+0x24>
 8005c08:	f7ff ff78 	bl	8005afc <__sfp_lock_release>
 8005c0c:	230c      	movs	r3, #12
 8005c0e:	603b      	str	r3, [r7, #0]
 8005c10:	e7ee      	b.n	8005bf0 <__sfp+0x60>
 8005c12:	bf00      	nop
 8005c14:	08008fd0 	.word	0x08008fd0
 8005c18:	ffff0001 	.word	0xffff0001

08005c1c <_fwalk_reent>:
 8005c1c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005c20:	4606      	mov	r6, r0
 8005c22:	4688      	mov	r8, r1
 8005c24:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8005c28:	2700      	movs	r7, #0
 8005c2a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005c2e:	f1b9 0901 	subs.w	r9, r9, #1
 8005c32:	d505      	bpl.n	8005c40 <_fwalk_reent+0x24>
 8005c34:	6824      	ldr	r4, [r4, #0]
 8005c36:	2c00      	cmp	r4, #0
 8005c38:	d1f7      	bne.n	8005c2a <_fwalk_reent+0xe>
 8005c3a:	4638      	mov	r0, r7
 8005c3c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005c40:	89ab      	ldrh	r3, [r5, #12]
 8005c42:	2b01      	cmp	r3, #1
 8005c44:	d907      	bls.n	8005c56 <_fwalk_reent+0x3a>
 8005c46:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005c4a:	3301      	adds	r3, #1
 8005c4c:	d003      	beq.n	8005c56 <_fwalk_reent+0x3a>
 8005c4e:	4629      	mov	r1, r5
 8005c50:	4630      	mov	r0, r6
 8005c52:	47c0      	blx	r8
 8005c54:	4307      	orrs	r7, r0
 8005c56:	3568      	adds	r5, #104	; 0x68
 8005c58:	e7e9      	b.n	8005c2e <_fwalk_reent+0x12>

08005c5a <__retarget_lock_init_recursive>:
 8005c5a:	4770      	bx	lr

08005c5c <__retarget_lock_acquire_recursive>:
 8005c5c:	4770      	bx	lr

08005c5e <__retarget_lock_release_recursive>:
 8005c5e:	4770      	bx	lr

08005c60 <__swhatbuf_r>:
 8005c60:	b570      	push	{r4, r5, r6, lr}
 8005c62:	460e      	mov	r6, r1
 8005c64:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005c68:	2900      	cmp	r1, #0
 8005c6a:	b096      	sub	sp, #88	; 0x58
 8005c6c:	4614      	mov	r4, r2
 8005c6e:	461d      	mov	r5, r3
 8005c70:	da07      	bge.n	8005c82 <__swhatbuf_r+0x22>
 8005c72:	2300      	movs	r3, #0
 8005c74:	602b      	str	r3, [r5, #0]
 8005c76:	89b3      	ldrh	r3, [r6, #12]
 8005c78:	061a      	lsls	r2, r3, #24
 8005c7a:	d410      	bmi.n	8005c9e <__swhatbuf_r+0x3e>
 8005c7c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005c80:	e00e      	b.n	8005ca0 <__swhatbuf_r+0x40>
 8005c82:	466a      	mov	r2, sp
 8005c84:	f000 f954 	bl	8005f30 <_fstat_r>
 8005c88:	2800      	cmp	r0, #0
 8005c8a:	dbf2      	blt.n	8005c72 <__swhatbuf_r+0x12>
 8005c8c:	9a01      	ldr	r2, [sp, #4]
 8005c8e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8005c92:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8005c96:	425a      	negs	r2, r3
 8005c98:	415a      	adcs	r2, r3
 8005c9a:	602a      	str	r2, [r5, #0]
 8005c9c:	e7ee      	b.n	8005c7c <__swhatbuf_r+0x1c>
 8005c9e:	2340      	movs	r3, #64	; 0x40
 8005ca0:	2000      	movs	r0, #0
 8005ca2:	6023      	str	r3, [r4, #0]
 8005ca4:	b016      	add	sp, #88	; 0x58
 8005ca6:	bd70      	pop	{r4, r5, r6, pc}

08005ca8 <__smakebuf_r>:
 8005ca8:	898b      	ldrh	r3, [r1, #12]
 8005caa:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8005cac:	079d      	lsls	r5, r3, #30
 8005cae:	4606      	mov	r6, r0
 8005cb0:	460c      	mov	r4, r1
 8005cb2:	d507      	bpl.n	8005cc4 <__smakebuf_r+0x1c>
 8005cb4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8005cb8:	6023      	str	r3, [r4, #0]
 8005cba:	6123      	str	r3, [r4, #16]
 8005cbc:	2301      	movs	r3, #1
 8005cbe:	6163      	str	r3, [r4, #20]
 8005cc0:	b002      	add	sp, #8
 8005cc2:	bd70      	pop	{r4, r5, r6, pc}
 8005cc4:	ab01      	add	r3, sp, #4
 8005cc6:	466a      	mov	r2, sp
 8005cc8:	f7ff ffca 	bl	8005c60 <__swhatbuf_r>
 8005ccc:	9900      	ldr	r1, [sp, #0]
 8005cce:	4605      	mov	r5, r0
 8005cd0:	4630      	mov	r0, r6
 8005cd2:	f7ff f88f 	bl	8004df4 <_malloc_r>
 8005cd6:	b948      	cbnz	r0, 8005cec <__smakebuf_r+0x44>
 8005cd8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005cdc:	059a      	lsls	r2, r3, #22
 8005cde:	d4ef      	bmi.n	8005cc0 <__smakebuf_r+0x18>
 8005ce0:	f023 0303 	bic.w	r3, r3, #3
 8005ce4:	f043 0302 	orr.w	r3, r3, #2
 8005ce8:	81a3      	strh	r3, [r4, #12]
 8005cea:	e7e3      	b.n	8005cb4 <__smakebuf_r+0xc>
 8005cec:	4b0d      	ldr	r3, [pc, #52]	; (8005d24 <__smakebuf_r+0x7c>)
 8005cee:	62b3      	str	r3, [r6, #40]	; 0x28
 8005cf0:	89a3      	ldrh	r3, [r4, #12]
 8005cf2:	6020      	str	r0, [r4, #0]
 8005cf4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005cf8:	81a3      	strh	r3, [r4, #12]
 8005cfa:	9b00      	ldr	r3, [sp, #0]
 8005cfc:	6163      	str	r3, [r4, #20]
 8005cfe:	9b01      	ldr	r3, [sp, #4]
 8005d00:	6120      	str	r0, [r4, #16]
 8005d02:	b15b      	cbz	r3, 8005d1c <__smakebuf_r+0x74>
 8005d04:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005d08:	4630      	mov	r0, r6
 8005d0a:	f000 f923 	bl	8005f54 <_isatty_r>
 8005d0e:	b128      	cbz	r0, 8005d1c <__smakebuf_r+0x74>
 8005d10:	89a3      	ldrh	r3, [r4, #12]
 8005d12:	f023 0303 	bic.w	r3, r3, #3
 8005d16:	f043 0301 	orr.w	r3, r3, #1
 8005d1a:	81a3      	strh	r3, [r4, #12]
 8005d1c:	89a0      	ldrh	r0, [r4, #12]
 8005d1e:	4305      	orrs	r5, r0
 8005d20:	81a5      	strh	r5, [r4, #12]
 8005d22:	e7cd      	b.n	8005cc0 <__smakebuf_r+0x18>
 8005d24:	08005ab9 	.word	0x08005ab9

08005d28 <memcpy>:
 8005d28:	440a      	add	r2, r1
 8005d2a:	4291      	cmp	r1, r2
 8005d2c:	f100 33ff 	add.w	r3, r0, #4294967295
 8005d30:	d100      	bne.n	8005d34 <memcpy+0xc>
 8005d32:	4770      	bx	lr
 8005d34:	b510      	push	{r4, lr}
 8005d36:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005d3a:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005d3e:	4291      	cmp	r1, r2
 8005d40:	d1f9      	bne.n	8005d36 <memcpy+0xe>
 8005d42:	bd10      	pop	{r4, pc}

08005d44 <memmove>:
 8005d44:	4288      	cmp	r0, r1
 8005d46:	b510      	push	{r4, lr}
 8005d48:	eb01 0402 	add.w	r4, r1, r2
 8005d4c:	d902      	bls.n	8005d54 <memmove+0x10>
 8005d4e:	4284      	cmp	r4, r0
 8005d50:	4623      	mov	r3, r4
 8005d52:	d807      	bhi.n	8005d64 <memmove+0x20>
 8005d54:	1e43      	subs	r3, r0, #1
 8005d56:	42a1      	cmp	r1, r4
 8005d58:	d008      	beq.n	8005d6c <memmove+0x28>
 8005d5a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005d5e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005d62:	e7f8      	b.n	8005d56 <memmove+0x12>
 8005d64:	4402      	add	r2, r0
 8005d66:	4601      	mov	r1, r0
 8005d68:	428a      	cmp	r2, r1
 8005d6a:	d100      	bne.n	8005d6e <memmove+0x2a>
 8005d6c:	bd10      	pop	{r4, pc}
 8005d6e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005d72:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005d76:	e7f7      	b.n	8005d68 <memmove+0x24>

08005d78 <__malloc_lock>:
 8005d78:	4801      	ldr	r0, [pc, #4]	; (8005d80 <__malloc_lock+0x8>)
 8005d7a:	f7ff bf6f 	b.w	8005c5c <__retarget_lock_acquire_recursive>
 8005d7e:	bf00      	nop
 8005d80:	20000284 	.word	0x20000284

08005d84 <__malloc_unlock>:
 8005d84:	4801      	ldr	r0, [pc, #4]	; (8005d8c <__malloc_unlock+0x8>)
 8005d86:	f7ff bf6a 	b.w	8005c5e <__retarget_lock_release_recursive>
 8005d8a:	bf00      	nop
 8005d8c:	20000284 	.word	0x20000284

08005d90 <_realloc_r>:
 8005d90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005d92:	4607      	mov	r7, r0
 8005d94:	4614      	mov	r4, r2
 8005d96:	460e      	mov	r6, r1
 8005d98:	b921      	cbnz	r1, 8005da4 <_realloc_r+0x14>
 8005d9a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8005d9e:	4611      	mov	r1, r2
 8005da0:	f7ff b828 	b.w	8004df4 <_malloc_r>
 8005da4:	b922      	cbnz	r2, 8005db0 <_realloc_r+0x20>
 8005da6:	f7fe ffd5 	bl	8004d54 <_free_r>
 8005daa:	4625      	mov	r5, r4
 8005dac:	4628      	mov	r0, r5
 8005dae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005db0:	f000 f8f2 	bl	8005f98 <_malloc_usable_size_r>
 8005db4:	42a0      	cmp	r0, r4
 8005db6:	d20f      	bcs.n	8005dd8 <_realloc_r+0x48>
 8005db8:	4621      	mov	r1, r4
 8005dba:	4638      	mov	r0, r7
 8005dbc:	f7ff f81a 	bl	8004df4 <_malloc_r>
 8005dc0:	4605      	mov	r5, r0
 8005dc2:	2800      	cmp	r0, #0
 8005dc4:	d0f2      	beq.n	8005dac <_realloc_r+0x1c>
 8005dc6:	4631      	mov	r1, r6
 8005dc8:	4622      	mov	r2, r4
 8005dca:	f7ff ffad 	bl	8005d28 <memcpy>
 8005dce:	4631      	mov	r1, r6
 8005dd0:	4638      	mov	r0, r7
 8005dd2:	f7fe ffbf 	bl	8004d54 <_free_r>
 8005dd6:	e7e9      	b.n	8005dac <_realloc_r+0x1c>
 8005dd8:	4635      	mov	r5, r6
 8005dda:	e7e7      	b.n	8005dac <_realloc_r+0x1c>

08005ddc <_raise_r>:
 8005ddc:	291f      	cmp	r1, #31
 8005dde:	b538      	push	{r3, r4, r5, lr}
 8005de0:	4604      	mov	r4, r0
 8005de2:	460d      	mov	r5, r1
 8005de4:	d904      	bls.n	8005df0 <_raise_r+0x14>
 8005de6:	2316      	movs	r3, #22
 8005de8:	6003      	str	r3, [r0, #0]
 8005dea:	f04f 30ff 	mov.w	r0, #4294967295
 8005dee:	bd38      	pop	{r3, r4, r5, pc}
 8005df0:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8005df2:	b112      	cbz	r2, 8005dfa <_raise_r+0x1e>
 8005df4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8005df8:	b94b      	cbnz	r3, 8005e0e <_raise_r+0x32>
 8005dfa:	4620      	mov	r0, r4
 8005dfc:	f000 f830 	bl	8005e60 <_getpid_r>
 8005e00:	462a      	mov	r2, r5
 8005e02:	4601      	mov	r1, r0
 8005e04:	4620      	mov	r0, r4
 8005e06:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005e0a:	f000 b817 	b.w	8005e3c <_kill_r>
 8005e0e:	2b01      	cmp	r3, #1
 8005e10:	d00a      	beq.n	8005e28 <_raise_r+0x4c>
 8005e12:	1c59      	adds	r1, r3, #1
 8005e14:	d103      	bne.n	8005e1e <_raise_r+0x42>
 8005e16:	2316      	movs	r3, #22
 8005e18:	6003      	str	r3, [r0, #0]
 8005e1a:	2001      	movs	r0, #1
 8005e1c:	e7e7      	b.n	8005dee <_raise_r+0x12>
 8005e1e:	2400      	movs	r4, #0
 8005e20:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8005e24:	4628      	mov	r0, r5
 8005e26:	4798      	blx	r3
 8005e28:	2000      	movs	r0, #0
 8005e2a:	e7e0      	b.n	8005dee <_raise_r+0x12>

08005e2c <raise>:
 8005e2c:	4b02      	ldr	r3, [pc, #8]	; (8005e38 <raise+0xc>)
 8005e2e:	4601      	mov	r1, r0
 8005e30:	6818      	ldr	r0, [r3, #0]
 8005e32:	f7ff bfd3 	b.w	8005ddc <_raise_r>
 8005e36:	bf00      	nop
 8005e38:	20000014 	.word	0x20000014

08005e3c <_kill_r>:
 8005e3c:	b538      	push	{r3, r4, r5, lr}
 8005e3e:	4d07      	ldr	r5, [pc, #28]	; (8005e5c <_kill_r+0x20>)
 8005e40:	2300      	movs	r3, #0
 8005e42:	4604      	mov	r4, r0
 8005e44:	4608      	mov	r0, r1
 8005e46:	4611      	mov	r1, r2
 8005e48:	602b      	str	r3, [r5, #0]
 8005e4a:	f7fc fa05 	bl	8002258 <_kill>
 8005e4e:	1c43      	adds	r3, r0, #1
 8005e50:	d102      	bne.n	8005e58 <_kill_r+0x1c>
 8005e52:	682b      	ldr	r3, [r5, #0]
 8005e54:	b103      	cbz	r3, 8005e58 <_kill_r+0x1c>
 8005e56:	6023      	str	r3, [r4, #0]
 8005e58:	bd38      	pop	{r3, r4, r5, pc}
 8005e5a:	bf00      	nop
 8005e5c:	2000028c 	.word	0x2000028c

08005e60 <_getpid_r>:
 8005e60:	f7fc b9f2 	b.w	8002248 <_getpid>

08005e64 <__sread>:
 8005e64:	b510      	push	{r4, lr}
 8005e66:	460c      	mov	r4, r1
 8005e68:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005e6c:	f000 f89c 	bl	8005fa8 <_read_r>
 8005e70:	2800      	cmp	r0, #0
 8005e72:	bfab      	itete	ge
 8005e74:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8005e76:	89a3      	ldrhlt	r3, [r4, #12]
 8005e78:	181b      	addge	r3, r3, r0
 8005e7a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8005e7e:	bfac      	ite	ge
 8005e80:	6563      	strge	r3, [r4, #84]	; 0x54
 8005e82:	81a3      	strhlt	r3, [r4, #12]
 8005e84:	bd10      	pop	{r4, pc}

08005e86 <__swrite>:
 8005e86:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005e8a:	461f      	mov	r7, r3
 8005e8c:	898b      	ldrh	r3, [r1, #12]
 8005e8e:	05db      	lsls	r3, r3, #23
 8005e90:	4605      	mov	r5, r0
 8005e92:	460c      	mov	r4, r1
 8005e94:	4616      	mov	r6, r2
 8005e96:	d505      	bpl.n	8005ea4 <__swrite+0x1e>
 8005e98:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005e9c:	2302      	movs	r3, #2
 8005e9e:	2200      	movs	r2, #0
 8005ea0:	f000 f868 	bl	8005f74 <_lseek_r>
 8005ea4:	89a3      	ldrh	r3, [r4, #12]
 8005ea6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005eaa:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005eae:	81a3      	strh	r3, [r4, #12]
 8005eb0:	4632      	mov	r2, r6
 8005eb2:	463b      	mov	r3, r7
 8005eb4:	4628      	mov	r0, r5
 8005eb6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005eba:	f000 b817 	b.w	8005eec <_write_r>

08005ebe <__sseek>:
 8005ebe:	b510      	push	{r4, lr}
 8005ec0:	460c      	mov	r4, r1
 8005ec2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005ec6:	f000 f855 	bl	8005f74 <_lseek_r>
 8005eca:	1c43      	adds	r3, r0, #1
 8005ecc:	89a3      	ldrh	r3, [r4, #12]
 8005ece:	bf15      	itete	ne
 8005ed0:	6560      	strne	r0, [r4, #84]	; 0x54
 8005ed2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8005ed6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8005eda:	81a3      	strheq	r3, [r4, #12]
 8005edc:	bf18      	it	ne
 8005ede:	81a3      	strhne	r3, [r4, #12]
 8005ee0:	bd10      	pop	{r4, pc}

08005ee2 <__sclose>:
 8005ee2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005ee6:	f000 b813 	b.w	8005f10 <_close_r>
	...

08005eec <_write_r>:
 8005eec:	b538      	push	{r3, r4, r5, lr}
 8005eee:	4d07      	ldr	r5, [pc, #28]	; (8005f0c <_write_r+0x20>)
 8005ef0:	4604      	mov	r4, r0
 8005ef2:	4608      	mov	r0, r1
 8005ef4:	4611      	mov	r1, r2
 8005ef6:	2200      	movs	r2, #0
 8005ef8:	602a      	str	r2, [r5, #0]
 8005efa:	461a      	mov	r2, r3
 8005efc:	f7fc f9e3 	bl	80022c6 <_write>
 8005f00:	1c43      	adds	r3, r0, #1
 8005f02:	d102      	bne.n	8005f0a <_write_r+0x1e>
 8005f04:	682b      	ldr	r3, [r5, #0]
 8005f06:	b103      	cbz	r3, 8005f0a <_write_r+0x1e>
 8005f08:	6023      	str	r3, [r4, #0]
 8005f0a:	bd38      	pop	{r3, r4, r5, pc}
 8005f0c:	2000028c 	.word	0x2000028c

08005f10 <_close_r>:
 8005f10:	b538      	push	{r3, r4, r5, lr}
 8005f12:	4d06      	ldr	r5, [pc, #24]	; (8005f2c <_close_r+0x1c>)
 8005f14:	2300      	movs	r3, #0
 8005f16:	4604      	mov	r4, r0
 8005f18:	4608      	mov	r0, r1
 8005f1a:	602b      	str	r3, [r5, #0]
 8005f1c:	f7fc f9ef 	bl	80022fe <_close>
 8005f20:	1c43      	adds	r3, r0, #1
 8005f22:	d102      	bne.n	8005f2a <_close_r+0x1a>
 8005f24:	682b      	ldr	r3, [r5, #0]
 8005f26:	b103      	cbz	r3, 8005f2a <_close_r+0x1a>
 8005f28:	6023      	str	r3, [r4, #0]
 8005f2a:	bd38      	pop	{r3, r4, r5, pc}
 8005f2c:	2000028c 	.word	0x2000028c

08005f30 <_fstat_r>:
 8005f30:	b538      	push	{r3, r4, r5, lr}
 8005f32:	4d07      	ldr	r5, [pc, #28]	; (8005f50 <_fstat_r+0x20>)
 8005f34:	2300      	movs	r3, #0
 8005f36:	4604      	mov	r4, r0
 8005f38:	4608      	mov	r0, r1
 8005f3a:	4611      	mov	r1, r2
 8005f3c:	602b      	str	r3, [r5, #0]
 8005f3e:	f7fc f9ea 	bl	8002316 <_fstat>
 8005f42:	1c43      	adds	r3, r0, #1
 8005f44:	d102      	bne.n	8005f4c <_fstat_r+0x1c>
 8005f46:	682b      	ldr	r3, [r5, #0]
 8005f48:	b103      	cbz	r3, 8005f4c <_fstat_r+0x1c>
 8005f4a:	6023      	str	r3, [r4, #0]
 8005f4c:	bd38      	pop	{r3, r4, r5, pc}
 8005f4e:	bf00      	nop
 8005f50:	2000028c 	.word	0x2000028c

08005f54 <_isatty_r>:
 8005f54:	b538      	push	{r3, r4, r5, lr}
 8005f56:	4d06      	ldr	r5, [pc, #24]	; (8005f70 <_isatty_r+0x1c>)
 8005f58:	2300      	movs	r3, #0
 8005f5a:	4604      	mov	r4, r0
 8005f5c:	4608      	mov	r0, r1
 8005f5e:	602b      	str	r3, [r5, #0]
 8005f60:	f7fc f9e9 	bl	8002336 <_isatty>
 8005f64:	1c43      	adds	r3, r0, #1
 8005f66:	d102      	bne.n	8005f6e <_isatty_r+0x1a>
 8005f68:	682b      	ldr	r3, [r5, #0]
 8005f6a:	b103      	cbz	r3, 8005f6e <_isatty_r+0x1a>
 8005f6c:	6023      	str	r3, [r4, #0]
 8005f6e:	bd38      	pop	{r3, r4, r5, pc}
 8005f70:	2000028c 	.word	0x2000028c

08005f74 <_lseek_r>:
 8005f74:	b538      	push	{r3, r4, r5, lr}
 8005f76:	4d07      	ldr	r5, [pc, #28]	; (8005f94 <_lseek_r+0x20>)
 8005f78:	4604      	mov	r4, r0
 8005f7a:	4608      	mov	r0, r1
 8005f7c:	4611      	mov	r1, r2
 8005f7e:	2200      	movs	r2, #0
 8005f80:	602a      	str	r2, [r5, #0]
 8005f82:	461a      	mov	r2, r3
 8005f84:	f7fc f9e2 	bl	800234c <_lseek>
 8005f88:	1c43      	adds	r3, r0, #1
 8005f8a:	d102      	bne.n	8005f92 <_lseek_r+0x1e>
 8005f8c:	682b      	ldr	r3, [r5, #0]
 8005f8e:	b103      	cbz	r3, 8005f92 <_lseek_r+0x1e>
 8005f90:	6023      	str	r3, [r4, #0]
 8005f92:	bd38      	pop	{r3, r4, r5, pc}
 8005f94:	2000028c 	.word	0x2000028c

08005f98 <_malloc_usable_size_r>:
 8005f98:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005f9c:	1f18      	subs	r0, r3, #4
 8005f9e:	2b00      	cmp	r3, #0
 8005fa0:	bfbc      	itt	lt
 8005fa2:	580b      	ldrlt	r3, [r1, r0]
 8005fa4:	18c0      	addlt	r0, r0, r3
 8005fa6:	4770      	bx	lr

08005fa8 <_read_r>:
 8005fa8:	b538      	push	{r3, r4, r5, lr}
 8005faa:	4d07      	ldr	r5, [pc, #28]	; (8005fc8 <_read_r+0x20>)
 8005fac:	4604      	mov	r4, r0
 8005fae:	4608      	mov	r0, r1
 8005fb0:	4611      	mov	r1, r2
 8005fb2:	2200      	movs	r2, #0
 8005fb4:	602a      	str	r2, [r5, #0]
 8005fb6:	461a      	mov	r2, r3
 8005fb8:	f7fc f968 	bl	800228c <_read>
 8005fbc:	1c43      	adds	r3, r0, #1
 8005fbe:	d102      	bne.n	8005fc6 <_read_r+0x1e>
 8005fc0:	682b      	ldr	r3, [r5, #0]
 8005fc2:	b103      	cbz	r3, 8005fc6 <_read_r+0x1e>
 8005fc4:	6023      	str	r3, [r4, #0]
 8005fc6:	bd38      	pop	{r3, r4, r5, pc}
 8005fc8:	2000028c 	.word	0x2000028c

08005fcc <_init>:
 8005fcc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005fce:	bf00      	nop
 8005fd0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005fd2:	bc08      	pop	{r3}
 8005fd4:	469e      	mov	lr, r3
 8005fd6:	4770      	bx	lr

08005fd8 <_fini>:
 8005fd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005fda:	bf00      	nop
 8005fdc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005fde:	bc08      	pop	{r3}
 8005fe0:	469e      	mov	lr, r3
 8005fe2:	4770      	bx	lr
