#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Aug 29 21:02:48 2024
# Process ID: 24904
# Current directory: C:/Xilinx/rain-projects/adder_32_1bit
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent22904 C:\Xilinx\rain-projects\adder_32_1bit\adder_32_1bit.xpr
# Log file: C:/Xilinx/rain-projects/adder_32_1bit/vivado.log
# Journal file: C:/Xilinx/rain-projects/adder_32_1bit\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Xilinx/rain-projects/adder_32_1bit/adder_32_1bit.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/rain-projects/adder_32_1bit/adder_32_1bit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_adder_32bit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/rain-projects/adder_32_1bit/adder_32_1bit.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_adder_32bit_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/rain-projects/adder_32_1bit/adder_32_1bit.srcs/sources_1/new/adder_32_1bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/rain-projects/adder_32_1bit/adder_32_1bit.srcs/sim_1/new/adder_32_1bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_adder_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/rain-projects/adder_32_1bit/adder_32_1bit.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/rain-projects/adder_32_1bit/adder_32_1bit.sim/sim_1/behav/xsim'
"xelab -wto 36cac46cad2f4c068831a53c8b7bd8ef --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_adder_32bit_behav xil_defaultlib.tb_adder_32bit xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 36cac46cad2f4c068831a53c8b7bd8ef --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_adder_32bit_behav xil_defaultlib.tb_adder_32bit xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Xilinx/rain-projects/adder_32_1bit/adder_32_1bit.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adder_32bit
Compiling module xil_defaultlib.tb_adder_32bit
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_adder_32bit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Xilinx/rain-projects/adder_32_1bit/adder_32_1bit.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_adder_32bit_behav -key {Behavioral:sim_1:Functional:tb_adder_32bit} -tclbatch {tb_adder_32bit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_adder_32bit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Test Case 1: A = 00000001, B = 00000001, Cin = 0, F = 00000002, Cout = 0
Test Case 2: A = ffffffff, B = 00000001, Cin = 0, F = 00000000, Cout = 1
Test Case 3: A = ffffffff, B = ffffffff, Cin = 1, F = ffffffff, Cout = 1
$stop called at time : 30 ns : File "C:/Xilinx/rain-projects/adder_32_1bit/adder_32_1bit.srcs/sim_1/new/adder_32_1bit_tb.v" Line 42
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_adder_32bit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 853.219 ; gain = 32.816
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Aug 29 21:05:58 2024...
