m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/College_Assignments/S3/LD_lab_Assigments/Verilog Codes/sixteen_bit_incrementer/simulation/modelsim
vandgate
Z1 !s110 1697884272
!i10b 1
!s100 Bk]_:=Vg=hM<efEXHG42g3
I1Y[F0bnPH98?[zd2@S^Q92
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
Z3 w1697884024
Z4 8D:/College_Assignments/S3/LD_lab_Assigments/Verilog Codes/sixteen_bit_incrementer/sixteen_bit_incrementer.v
Z5 FD:/College_Assignments/S3/LD_lab_Assigments/Verilog Codes/sixteen_bit_incrementer/sixteen_bit_incrementer.v
L0 1
Z6 OV;L;10.5b;63
r1
!s85 0
31
Z7 !s108 1697884272.000000
Z8 !s107 D:/College_Assignments/S3/LD_lab_Assigments/Verilog Codes/sixteen_bit_incrementer/sixteen_bit_incrementer.v|
Z9 !s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/College_Assignments/S3/LD_lab_Assigments/Verilog Codes/sixteen_bit_incrementer|D:/College_Assignments/S3/LD_lab_Assigments/Verilog Codes/sixteen_bit_incrementer/sixteen_bit_incrementer.v|
!i113 1
Z10 o-vlog01compat -work work
Z11 !s92 -vlog01compat -work work {+incdir+D:/College_Assignments/S3/LD_lab_Assigments/Verilog Codes/sixteen_bit_incrementer}
Z12 tCvgOpt 0
vfull_add
R1
!i10b 1
!s100 fkYJfSed1fSQP5VHCnzh31
I?jiMf13:fLcV8Mc=NP@Wl3
R2
R0
R3
R4
R5
L0 28
R6
r1
!s85 0
31
R7
R8
R9
!i113 1
R10
R11
R12
vhalf_add
R1
!i10b 1
!s100 kE:mIaT24[5zoTRSIDmjW3
I7XKKjLz55<n3A@zR3:b;X1
R2
R0
R3
R4
R5
L0 23
R6
r1
!s85 0
31
R7
R8
R9
!i113 1
R10
R11
R12
vorgate
R1
!i10b 1
!s100 WWMnCi;21BTjm1oZE];^11
Ii<PV90Ya1flklGV]fhm4c0
R2
R0
R3
R4
R5
L0 7
R6
r1
!s85 0
31
R7
R8
R9
!i113 1
R10
R11
R12
vsixteen_bit_incrementer
R1
!i10b 1
!s100 =aL;=LZ<A64c`3:bFH@hD1
I[XmYd55Az585]cFbFWaXO0
R2
R0
R3
R4
R5
L0 36
R6
r1
!s85 0
31
R7
R8
R9
!i113 1
R10
R11
R12
vsixteen_bit_incrementer_test
R1
!i10b 1
!s100 9]SA1nUai>3gO@mc8]TJA2
ICbo]f1c]<iJfLboQ<JK6>1
R2
R0
w1697884088
8D:/College_Assignments/S3/LD_lab_Assigments/Verilog Codes/sixteen_bit_incrementer/sixteen_bit_incrementer_test.v
FD:/College_Assignments/S3/LD_lab_Assigments/Verilog Codes/sixteen_bit_incrementer/sixteen_bit_incrementer_test.v
L0 1
R6
r1
!s85 0
31
R7
!s107 D:/College_Assignments/S3/LD_lab_Assigments/Verilog Codes/sixteen_bit_incrementer/sixteen_bit_incrementer_test.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/College_Assignments/S3/LD_lab_Assigments/Verilog Codes/sixteen_bit_incrementer|D:/College_Assignments/S3/LD_lab_Assigments/Verilog Codes/sixteen_bit_incrementer/sixteen_bit_incrementer_test.v|
!i113 1
R10
R11
R12
vxorgate
R1
!i10b 1
!s100 YeZ3TaYHlYPI>WVeMORj12
I1?>Be:d0IZf:2bc;JNZn_0
R2
R0
R3
R4
R5
L0 14
R6
r1
!s85 0
31
R7
R8
R9
!i113 1
R10
R11
R12
