{"sha": "c1294253310014627d4294ae67eafef10c4c77e2", "node_id": "C_kwDOANBUbNoAKGMxMjk0MjUzMzEwMDE0NjI3ZDQyOTRhZTY3ZWFmZWYxMGM0Yzc3ZTI", "commit": {"author": {"name": "Ju-Zhe Zhong", "email": "juzhe.zhong@rivai.ai", "date": "2023-02-09T21:55:02Z"}, "committer": {"name": "Kito Cheng", "email": "kito.cheng@sifive.com", "date": "2023-02-12T07:26:32Z"}, "message": "RISC-V: Add vmv C API tests\n\ngcc/testsuite/ChangeLog:\n\n\t* gcc.target/riscv/rvv/base/vmv_v_v-1.c: New test.\n\t* gcc.target/riscv/rvv/base/vmv_v_v-2.c: New test.\n\t* gcc.target/riscv/rvv/base/vmv_v_v-3.c: New test.\n\t* gcc.target/riscv/rvv/base/vmv_v_v_tu-1.c: New test.\n\t* gcc.target/riscv/rvv/base/vmv_v_v_tu-2.c: New test.\n\t* gcc.target/riscv/rvv/base/vmv_v_v_tu-3.c: New test.", "tree": {"sha": "ce731cadf0e87deb5d977b5377765b2e0d5e58d4", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/ce731cadf0e87deb5d977b5377765b2e0d5e58d4"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/c1294253310014627d4294ae67eafef10c4c77e2", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/c1294253310014627d4294ae67eafef10c4c77e2", "html_url": "https://github.com/Rust-GCC/gccrs/commit/c1294253310014627d4294ae67eafef10c4c77e2", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/c1294253310014627d4294ae67eafef10c4c77e2/comments", "author": {"login": "zhongjuzhe", "id": 66454988, "node_id": "MDQ6VXNlcjY2NDU0OTg4", "avatar_url": "https://avatars.githubusercontent.com/u/66454988?v=4", "gravatar_id": "", "url": "https://api.github.com/users/zhongjuzhe", "html_url": "https://github.com/zhongjuzhe", "followers_url": "https://api.github.com/users/zhongjuzhe/followers", "following_url": "https://api.github.com/users/zhongjuzhe/following{/other_user}", "gists_url": "https://api.github.com/users/zhongjuzhe/gists{/gist_id}", "starred_url": "https://api.github.com/users/zhongjuzhe/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/zhongjuzhe/subscriptions", "organizations_url": "https://api.github.com/users/zhongjuzhe/orgs", "repos_url": "https://api.github.com/users/zhongjuzhe/repos", "events_url": "https://api.github.com/users/zhongjuzhe/events{/privacy}", "received_events_url": "https://api.github.com/users/zhongjuzhe/received_events", "type": "User", "site_admin": false}, "committer": {"login": "kito-cheng", "id": 2723185, "node_id": "MDQ6VXNlcjI3MjMxODU=", "avatar_url": "https://avatars.githubusercontent.com/u/2723185?v=4", "gravatar_id": "", "url": "https://api.github.com/users/kito-cheng", "html_url": "https://github.com/kito-cheng", "followers_url": "https://api.github.com/users/kito-cheng/followers", "following_url": "https://api.github.com/users/kito-cheng/following{/other_user}", "gists_url": "https://api.github.com/users/kito-cheng/gists{/gist_id}", "starred_url": "https://api.github.com/users/kito-cheng/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/kito-cheng/subscriptions", "organizations_url": "https://api.github.com/users/kito-cheng/orgs", "repos_url": "https://api.github.com/users/kito-cheng/repos", "events_url": "https://api.github.com/users/kito-cheng/events{/privacy}", "received_events_url": "https://api.github.com/users/kito-cheng/received_events", "type": "User", "site_admin": false}, "parents": [{"sha": "fb03f2acfb724ba224de422f107cbece3efc7c34", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/fb03f2acfb724ba224de422f107cbece3efc7c34", "html_url": "https://github.com/Rust-GCC/gccrs/commit/fb03f2acfb724ba224de422f107cbece3efc7c34"}], "stats": {"total": 1656, "additions": 1656, "deletions": 0}, "files": [{"sha": "c485b1df458e68510d1e7a0287998751394af926", "filename": "gcc/testsuite/gcc.target/riscv/rvv/base/vmv_v_v-1.c", "status": "added", "additions": 276, "deletions": 0, "changes": 276, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/c1294253310014627d4294ae67eafef10c4c77e2/gcc%2Ftestsuite%2Fgcc.target%2Friscv%2Frvv%2Fbase%2Fvmv_v_v-1.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/c1294253310014627d4294ae67eafef10c4c77e2/gcc%2Ftestsuite%2Fgcc.target%2Friscv%2Frvv%2Fbase%2Fvmv_v_v-1.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Friscv%2Frvv%2Fbase%2Fvmv_v_v-1.c?ref=c1294253310014627d4294ae67eafef10c4c77e2", "patch": "@@ -0,0 +1,276 @@\n+/* { dg-do compile } */\n+/* { dg-options \"-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2\" } */\n+\n+#include \"riscv_vector.h\"\n+\n+vint8mf8_t test___riscv_vmv_v_v_i8mf8(vint8mf8_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_i8mf8(src,vl);\n+}\n+\n+\n+vint8mf4_t test___riscv_vmv_v_v_i8mf4(vint8mf4_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_i8mf4(src,vl);\n+}\n+\n+\n+vint8mf2_t test___riscv_vmv_v_v_i8mf2(vint8mf2_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_i8mf2(src,vl);\n+}\n+\n+\n+vint8m1_t test___riscv_vmv_v_v_i8m1(vint8m1_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_i8m1(src,vl);\n+}\n+\n+\n+vint8m2_t test___riscv_vmv_v_v_i8m2(vint8m2_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_i8m2(src,vl);\n+}\n+\n+\n+vint8m4_t test___riscv_vmv_v_v_i8m4(vint8m4_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_i8m4(src,vl);\n+}\n+\n+\n+vint8m8_t test___riscv_vmv_v_v_i8m8(vint8m8_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_i8m8(src,vl);\n+}\n+\n+\n+vint16mf4_t test___riscv_vmv_v_v_i16mf4(vint16mf4_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_i16mf4(src,vl);\n+}\n+\n+\n+vint16mf2_t test___riscv_vmv_v_v_i16mf2(vint16mf2_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_i16mf2(src,vl);\n+}\n+\n+\n+vint16m1_t test___riscv_vmv_v_v_i16m1(vint16m1_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_i16m1(src,vl);\n+}\n+\n+\n+vint16m2_t test___riscv_vmv_v_v_i16m2(vint16m2_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_i16m2(src,vl);\n+}\n+\n+\n+vint16m4_t test___riscv_vmv_v_v_i16m4(vint16m4_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_i16m4(src,vl);\n+}\n+\n+\n+vint16m8_t test___riscv_vmv_v_v_i16m8(vint16m8_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_i16m8(src,vl);\n+}\n+\n+\n+vint32mf2_t test___riscv_vmv_v_v_i32mf2(vint32mf2_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_i32mf2(src,vl);\n+}\n+\n+\n+vint32m1_t test___riscv_vmv_v_v_i32m1(vint32m1_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_i32m1(src,vl);\n+}\n+\n+\n+vint32m2_t test___riscv_vmv_v_v_i32m2(vint32m2_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_i32m2(src,vl);\n+}\n+\n+\n+vint32m4_t test___riscv_vmv_v_v_i32m4(vint32m4_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_i32m4(src,vl);\n+}\n+\n+\n+vint32m8_t test___riscv_vmv_v_v_i32m8(vint32m8_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_i32m8(src,vl);\n+}\n+\n+\n+vint64m1_t test___riscv_vmv_v_v_i64m1(vint64m1_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_i64m1(src,vl);\n+}\n+\n+\n+vint64m2_t test___riscv_vmv_v_v_i64m2(vint64m2_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_i64m2(src,vl);\n+}\n+\n+\n+vint64m4_t test___riscv_vmv_v_v_i64m4(vint64m4_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_i64m4(src,vl);\n+}\n+\n+\n+vint64m8_t test___riscv_vmv_v_v_i64m8(vint64m8_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_i64m8(src,vl);\n+}\n+\n+\n+vuint8mf8_t test___riscv_vmv_v_v_u8mf8(vuint8mf8_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_u8mf8(src,vl);\n+}\n+\n+\n+vuint8mf4_t test___riscv_vmv_v_v_u8mf4(vuint8mf4_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_u8mf4(src,vl);\n+}\n+\n+\n+vuint8mf2_t test___riscv_vmv_v_v_u8mf2(vuint8mf2_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_u8mf2(src,vl);\n+}\n+\n+\n+vuint8m1_t test___riscv_vmv_v_v_u8m1(vuint8m1_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_u8m1(src,vl);\n+}\n+\n+\n+vuint8m2_t test___riscv_vmv_v_v_u8m2(vuint8m2_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_u8m2(src,vl);\n+}\n+\n+\n+vuint8m4_t test___riscv_vmv_v_v_u8m4(vuint8m4_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_u8m4(src,vl);\n+}\n+\n+\n+vuint8m8_t test___riscv_vmv_v_v_u8m8(vuint8m8_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_u8m8(src,vl);\n+}\n+\n+\n+vuint16mf4_t test___riscv_vmv_v_v_u16mf4(vuint16mf4_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_u16mf4(src,vl);\n+}\n+\n+\n+vuint16mf2_t test___riscv_vmv_v_v_u16mf2(vuint16mf2_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_u16mf2(src,vl);\n+}\n+\n+\n+vuint16m1_t test___riscv_vmv_v_v_u16m1(vuint16m1_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_u16m1(src,vl);\n+}\n+\n+\n+vuint16m2_t test___riscv_vmv_v_v_u16m2(vuint16m2_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_u16m2(src,vl);\n+}\n+\n+\n+vuint16m4_t test___riscv_vmv_v_v_u16m4(vuint16m4_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_u16m4(src,vl);\n+}\n+\n+\n+vuint16m8_t test___riscv_vmv_v_v_u16m8(vuint16m8_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_u16m8(src,vl);\n+}\n+\n+\n+vuint32mf2_t test___riscv_vmv_v_v_u32mf2(vuint32mf2_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_u32mf2(src,vl);\n+}\n+\n+\n+vuint32m1_t test___riscv_vmv_v_v_u32m1(vuint32m1_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_u32m1(src,vl);\n+}\n+\n+\n+vuint32m2_t test___riscv_vmv_v_v_u32m2(vuint32m2_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_u32m2(src,vl);\n+}\n+\n+\n+vuint32m4_t test___riscv_vmv_v_v_u32m4(vuint32m4_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_u32m4(src,vl);\n+}\n+\n+\n+vuint32m8_t test___riscv_vmv_v_v_u32m8(vuint32m8_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_u32m8(src,vl);\n+}\n+\n+\n+vuint64m1_t test___riscv_vmv_v_v_u64m1(vuint64m1_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_u64m1(src,vl);\n+}\n+\n+\n+vuint64m2_t test___riscv_vmv_v_v_u64m2(vuint64m2_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_u64m2(src,vl);\n+}\n+\n+\n+vuint64m4_t test___riscv_vmv_v_v_u64m4(vuint64m4_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_u64m4(src,vl);\n+}\n+\n+\n+vuint64m8_t test___riscv_vmv_v_v_u64m8(vuint64m8_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_u64m8(src,vl);\n+}\n+\n+\n+\n+/* { dg-final { scan-assembler-times {vsetvli\\s+zero,\\s*[a-x0-9]+,\\s*e8,\\s*mf8,\\s*t[au],\\s*m[au]\\s+vmv\\.v\\.v\\s+v[0-9]+,\\s*v[0-9]+} 2 } } */\n+/* { dg-final { scan-assembler-times {vsetvli\\s+zero,\\s*[a-x0-9]+,\\s*e8,\\s*mf4,\\s*t[au],\\s*m[au]\\s+vmv\\.v\\.v\\s+v[0-9]+,\\s*v[0-9]+} 2 } } */\n+/* { dg-final { scan-assembler-times {vsetvli\\s+zero,\\s*[a-x0-9]+,\\s*e8,\\s*mf2,\\s*t[au],\\s*m[au]\\s+vmv\\.v\\.v\\s+v[0-9]+,\\s*v[0-9]+} 2 } } */\n+/* { dg-final { scan-assembler-times {vsetvli\\s+zero,\\s*[a-x0-9]+,\\s*e16,\\s*mf4,\\s*t[au],\\s*m[au]\\s+vmv\\.v\\.v\\s+v[0-9]+,\\s*v[0-9]+} 2 } } */\n+/* { dg-final { scan-assembler-times {vsetvli\\s+zero,\\s*[a-x0-9]+,\\s*e16,\\s*mf2,\\s*t[au],\\s*m[au]\\s+vmv\\.v\\.v\\s+v[0-9]+,\\s*v[0-9]+} 2 } } */\n+/* { dg-final { scan-assembler-times {vsetvli\\s+zero,\\s*[a-x0-9]+,\\s*e32,\\s*mf2,\\s*t[au],\\s*m[au]\\s+vmv\\.v\\.v\\s+v[0-9]+,\\s*v[0-9]+} 2 } } */"}, {"sha": "f276d78ecb297fae3676143b88e23513142a201b", "filename": "gcc/testsuite/gcc.target/riscv/rvv/base/vmv_v_v-2.c", "status": "added", "additions": 276, "deletions": 0, "changes": 276, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/c1294253310014627d4294ae67eafef10c4c77e2/gcc%2Ftestsuite%2Fgcc.target%2Friscv%2Frvv%2Fbase%2Fvmv_v_v-2.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/c1294253310014627d4294ae67eafef10c4c77e2/gcc%2Ftestsuite%2Fgcc.target%2Friscv%2Frvv%2Fbase%2Fvmv_v_v-2.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Friscv%2Frvv%2Fbase%2Fvmv_v_v-2.c?ref=c1294253310014627d4294ae67eafef10c4c77e2", "patch": "@@ -0,0 +1,276 @@\n+/* { dg-do compile } */\n+/* { dg-options \"-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2\" } */\n+\n+#include \"riscv_vector.h\"\n+\n+vint8mf8_t test___riscv_vmv_v_v_i8mf8(vint8mf8_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_i8mf8(src,31);\n+}\n+\n+\n+vint8mf4_t test___riscv_vmv_v_v_i8mf4(vint8mf4_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_i8mf4(src,31);\n+}\n+\n+\n+vint8mf2_t test___riscv_vmv_v_v_i8mf2(vint8mf2_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_i8mf2(src,31);\n+}\n+\n+\n+vint8m1_t test___riscv_vmv_v_v_i8m1(vint8m1_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_i8m1(src,31);\n+}\n+\n+\n+vint8m2_t test___riscv_vmv_v_v_i8m2(vint8m2_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_i8m2(src,31);\n+}\n+\n+\n+vint8m4_t test___riscv_vmv_v_v_i8m4(vint8m4_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_i8m4(src,31);\n+}\n+\n+\n+vint8m8_t test___riscv_vmv_v_v_i8m8(vint8m8_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_i8m8(src,31);\n+}\n+\n+\n+vint16mf4_t test___riscv_vmv_v_v_i16mf4(vint16mf4_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_i16mf4(src,31);\n+}\n+\n+\n+vint16mf2_t test___riscv_vmv_v_v_i16mf2(vint16mf2_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_i16mf2(src,31);\n+}\n+\n+\n+vint16m1_t test___riscv_vmv_v_v_i16m1(vint16m1_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_i16m1(src,31);\n+}\n+\n+\n+vint16m2_t test___riscv_vmv_v_v_i16m2(vint16m2_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_i16m2(src,31);\n+}\n+\n+\n+vint16m4_t test___riscv_vmv_v_v_i16m4(vint16m4_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_i16m4(src,31);\n+}\n+\n+\n+vint16m8_t test___riscv_vmv_v_v_i16m8(vint16m8_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_i16m8(src,31);\n+}\n+\n+\n+vint32mf2_t test___riscv_vmv_v_v_i32mf2(vint32mf2_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_i32mf2(src,31);\n+}\n+\n+\n+vint32m1_t test___riscv_vmv_v_v_i32m1(vint32m1_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_i32m1(src,31);\n+}\n+\n+\n+vint32m2_t test___riscv_vmv_v_v_i32m2(vint32m2_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_i32m2(src,31);\n+}\n+\n+\n+vint32m4_t test___riscv_vmv_v_v_i32m4(vint32m4_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_i32m4(src,31);\n+}\n+\n+\n+vint32m8_t test___riscv_vmv_v_v_i32m8(vint32m8_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_i32m8(src,31);\n+}\n+\n+\n+vint64m1_t test___riscv_vmv_v_v_i64m1(vint64m1_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_i64m1(src,31);\n+}\n+\n+\n+vint64m2_t test___riscv_vmv_v_v_i64m2(vint64m2_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_i64m2(src,31);\n+}\n+\n+\n+vint64m4_t test___riscv_vmv_v_v_i64m4(vint64m4_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_i64m4(src,31);\n+}\n+\n+\n+vint64m8_t test___riscv_vmv_v_v_i64m8(vint64m8_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_i64m8(src,31);\n+}\n+\n+\n+vuint8mf8_t test___riscv_vmv_v_v_u8mf8(vuint8mf8_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_u8mf8(src,31);\n+}\n+\n+\n+vuint8mf4_t test___riscv_vmv_v_v_u8mf4(vuint8mf4_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_u8mf4(src,31);\n+}\n+\n+\n+vuint8mf2_t test___riscv_vmv_v_v_u8mf2(vuint8mf2_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_u8mf2(src,31);\n+}\n+\n+\n+vuint8m1_t test___riscv_vmv_v_v_u8m1(vuint8m1_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_u8m1(src,31);\n+}\n+\n+\n+vuint8m2_t test___riscv_vmv_v_v_u8m2(vuint8m2_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_u8m2(src,31);\n+}\n+\n+\n+vuint8m4_t test___riscv_vmv_v_v_u8m4(vuint8m4_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_u8m4(src,31);\n+}\n+\n+\n+vuint8m8_t test___riscv_vmv_v_v_u8m8(vuint8m8_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_u8m8(src,31);\n+}\n+\n+\n+vuint16mf4_t test___riscv_vmv_v_v_u16mf4(vuint16mf4_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_u16mf4(src,31);\n+}\n+\n+\n+vuint16mf2_t test___riscv_vmv_v_v_u16mf2(vuint16mf2_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_u16mf2(src,31);\n+}\n+\n+\n+vuint16m1_t test___riscv_vmv_v_v_u16m1(vuint16m1_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_u16m1(src,31);\n+}\n+\n+\n+vuint16m2_t test___riscv_vmv_v_v_u16m2(vuint16m2_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_u16m2(src,31);\n+}\n+\n+\n+vuint16m4_t test___riscv_vmv_v_v_u16m4(vuint16m4_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_u16m4(src,31);\n+}\n+\n+\n+vuint16m8_t test___riscv_vmv_v_v_u16m8(vuint16m8_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_u16m8(src,31);\n+}\n+\n+\n+vuint32mf2_t test___riscv_vmv_v_v_u32mf2(vuint32mf2_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_u32mf2(src,31);\n+}\n+\n+\n+vuint32m1_t test___riscv_vmv_v_v_u32m1(vuint32m1_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_u32m1(src,31);\n+}\n+\n+\n+vuint32m2_t test___riscv_vmv_v_v_u32m2(vuint32m2_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_u32m2(src,31);\n+}\n+\n+\n+vuint32m4_t test___riscv_vmv_v_v_u32m4(vuint32m4_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_u32m4(src,31);\n+}\n+\n+\n+vuint32m8_t test___riscv_vmv_v_v_u32m8(vuint32m8_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_u32m8(src,31);\n+}\n+\n+\n+vuint64m1_t test___riscv_vmv_v_v_u64m1(vuint64m1_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_u64m1(src,31);\n+}\n+\n+\n+vuint64m2_t test___riscv_vmv_v_v_u64m2(vuint64m2_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_u64m2(src,31);\n+}\n+\n+\n+vuint64m4_t test___riscv_vmv_v_v_u64m4(vuint64m4_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_u64m4(src,31);\n+}\n+\n+\n+vuint64m8_t test___riscv_vmv_v_v_u64m8(vuint64m8_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_u64m8(src,31);\n+}\n+\n+\n+\n+/* { dg-final { scan-assembler-times {vsetivli\\s+zero,\\s*31,\\s*e8,\\s*mf8,\\s*t[au],\\s*m[au]\\s+vmv\\.v\\.v\\s+v[0-9]+,\\s*v[0-9]+} 2 } } */\n+/* { dg-final { scan-assembler-times {vsetivli\\s+zero,\\s*31,\\s*e8,\\s*mf4,\\s*t[au],\\s*m[au]\\s+vmv\\.v\\.v\\s+v[0-9]+,\\s*v[0-9]+} 2 } } */\n+/* { dg-final { scan-assembler-times {vsetivli\\s+zero,\\s*31,\\s*e8,\\s*mf2,\\s*t[au],\\s*m[au]\\s+vmv\\.v\\.v\\s+v[0-9]+,\\s*v[0-9]+} 2 } } */\n+/* { dg-final { scan-assembler-times {vsetivli\\s+zero,\\s*31,\\s*e16,\\s*mf4,\\s*t[au],\\s*m[au]\\s+vmv\\.v\\.v\\s+v[0-9]+,\\s*v[0-9]+} 2 } } */\n+/* { dg-final { scan-assembler-times {vsetivli\\s+zero,\\s*31,\\s*e16,\\s*mf2,\\s*t[au],\\s*m[au]\\s+vmv\\.v\\.v\\s+v[0-9]+,\\s*v[0-9]+} 2 } } */\n+/* { dg-final { scan-assembler-times {vsetivli\\s+zero,\\s*31,\\s*e32,\\s*mf2,\\s*t[au],\\s*m[au]\\s+vmv\\.v\\.v\\s+v[0-9]+,\\s*v[0-9]+} 2 } } */"}, {"sha": "7ce80d3efe4cadea1749407bf778aa774533903f", "filename": "gcc/testsuite/gcc.target/riscv/rvv/base/vmv_v_v-3.c", "status": "added", "additions": 276, "deletions": 0, "changes": 276, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/c1294253310014627d4294ae67eafef10c4c77e2/gcc%2Ftestsuite%2Fgcc.target%2Friscv%2Frvv%2Fbase%2Fvmv_v_v-3.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/c1294253310014627d4294ae67eafef10c4c77e2/gcc%2Ftestsuite%2Fgcc.target%2Friscv%2Frvv%2Fbase%2Fvmv_v_v-3.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Friscv%2Frvv%2Fbase%2Fvmv_v_v-3.c?ref=c1294253310014627d4294ae67eafef10c4c77e2", "patch": "@@ -0,0 +1,276 @@\n+/* { dg-do compile } */\n+/* { dg-options \"-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2\" } */\n+\n+#include \"riscv_vector.h\"\n+\n+vint8mf8_t test___riscv_vmv_v_v_i8mf8(vint8mf8_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_i8mf8(src,32);\n+}\n+\n+\n+vint8mf4_t test___riscv_vmv_v_v_i8mf4(vint8mf4_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_i8mf4(src,32);\n+}\n+\n+\n+vint8mf2_t test___riscv_vmv_v_v_i8mf2(vint8mf2_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_i8mf2(src,32);\n+}\n+\n+\n+vint8m1_t test___riscv_vmv_v_v_i8m1(vint8m1_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_i8m1(src,32);\n+}\n+\n+\n+vint8m2_t test___riscv_vmv_v_v_i8m2(vint8m2_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_i8m2(src,32);\n+}\n+\n+\n+vint8m4_t test___riscv_vmv_v_v_i8m4(vint8m4_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_i8m4(src,32);\n+}\n+\n+\n+vint8m8_t test___riscv_vmv_v_v_i8m8(vint8m8_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_i8m8(src,32);\n+}\n+\n+\n+vint16mf4_t test___riscv_vmv_v_v_i16mf4(vint16mf4_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_i16mf4(src,32);\n+}\n+\n+\n+vint16mf2_t test___riscv_vmv_v_v_i16mf2(vint16mf2_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_i16mf2(src,32);\n+}\n+\n+\n+vint16m1_t test___riscv_vmv_v_v_i16m1(vint16m1_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_i16m1(src,32);\n+}\n+\n+\n+vint16m2_t test___riscv_vmv_v_v_i16m2(vint16m2_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_i16m2(src,32);\n+}\n+\n+\n+vint16m4_t test___riscv_vmv_v_v_i16m4(vint16m4_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_i16m4(src,32);\n+}\n+\n+\n+vint16m8_t test___riscv_vmv_v_v_i16m8(vint16m8_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_i16m8(src,32);\n+}\n+\n+\n+vint32mf2_t test___riscv_vmv_v_v_i32mf2(vint32mf2_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_i32mf2(src,32);\n+}\n+\n+\n+vint32m1_t test___riscv_vmv_v_v_i32m1(vint32m1_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_i32m1(src,32);\n+}\n+\n+\n+vint32m2_t test___riscv_vmv_v_v_i32m2(vint32m2_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_i32m2(src,32);\n+}\n+\n+\n+vint32m4_t test___riscv_vmv_v_v_i32m4(vint32m4_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_i32m4(src,32);\n+}\n+\n+\n+vint32m8_t test___riscv_vmv_v_v_i32m8(vint32m8_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_i32m8(src,32);\n+}\n+\n+\n+vint64m1_t test___riscv_vmv_v_v_i64m1(vint64m1_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_i64m1(src,32);\n+}\n+\n+\n+vint64m2_t test___riscv_vmv_v_v_i64m2(vint64m2_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_i64m2(src,32);\n+}\n+\n+\n+vint64m4_t test___riscv_vmv_v_v_i64m4(vint64m4_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_i64m4(src,32);\n+}\n+\n+\n+vint64m8_t test___riscv_vmv_v_v_i64m8(vint64m8_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_i64m8(src,32);\n+}\n+\n+\n+vuint8mf8_t test___riscv_vmv_v_v_u8mf8(vuint8mf8_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_u8mf8(src,32);\n+}\n+\n+\n+vuint8mf4_t test___riscv_vmv_v_v_u8mf4(vuint8mf4_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_u8mf4(src,32);\n+}\n+\n+\n+vuint8mf2_t test___riscv_vmv_v_v_u8mf2(vuint8mf2_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_u8mf2(src,32);\n+}\n+\n+\n+vuint8m1_t test___riscv_vmv_v_v_u8m1(vuint8m1_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_u8m1(src,32);\n+}\n+\n+\n+vuint8m2_t test___riscv_vmv_v_v_u8m2(vuint8m2_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_u8m2(src,32);\n+}\n+\n+\n+vuint8m4_t test___riscv_vmv_v_v_u8m4(vuint8m4_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_u8m4(src,32);\n+}\n+\n+\n+vuint8m8_t test___riscv_vmv_v_v_u8m8(vuint8m8_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_u8m8(src,32);\n+}\n+\n+\n+vuint16mf4_t test___riscv_vmv_v_v_u16mf4(vuint16mf4_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_u16mf4(src,32);\n+}\n+\n+\n+vuint16mf2_t test___riscv_vmv_v_v_u16mf2(vuint16mf2_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_u16mf2(src,32);\n+}\n+\n+\n+vuint16m1_t test___riscv_vmv_v_v_u16m1(vuint16m1_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_u16m1(src,32);\n+}\n+\n+\n+vuint16m2_t test___riscv_vmv_v_v_u16m2(vuint16m2_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_u16m2(src,32);\n+}\n+\n+\n+vuint16m4_t test___riscv_vmv_v_v_u16m4(vuint16m4_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_u16m4(src,32);\n+}\n+\n+\n+vuint16m8_t test___riscv_vmv_v_v_u16m8(vuint16m8_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_u16m8(src,32);\n+}\n+\n+\n+vuint32mf2_t test___riscv_vmv_v_v_u32mf2(vuint32mf2_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_u32mf2(src,32);\n+}\n+\n+\n+vuint32m1_t test___riscv_vmv_v_v_u32m1(vuint32m1_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_u32m1(src,32);\n+}\n+\n+\n+vuint32m2_t test___riscv_vmv_v_v_u32m2(vuint32m2_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_u32m2(src,32);\n+}\n+\n+\n+vuint32m4_t test___riscv_vmv_v_v_u32m4(vuint32m4_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_u32m4(src,32);\n+}\n+\n+\n+vuint32m8_t test___riscv_vmv_v_v_u32m8(vuint32m8_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_u32m8(src,32);\n+}\n+\n+\n+vuint64m1_t test___riscv_vmv_v_v_u64m1(vuint64m1_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_u64m1(src,32);\n+}\n+\n+\n+vuint64m2_t test___riscv_vmv_v_v_u64m2(vuint64m2_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_u64m2(src,32);\n+}\n+\n+\n+vuint64m4_t test___riscv_vmv_v_v_u64m4(vuint64m4_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_u64m4(src,32);\n+}\n+\n+\n+vuint64m8_t test___riscv_vmv_v_v_u64m8(vuint64m8_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_u64m8(src,32);\n+}\n+\n+\n+\n+/* { dg-final { scan-assembler-times {vsetvli\\s+zero,\\s*[a-x0-9]+,\\s*e8,\\s*mf8,\\s*t[au],\\s*m[au]\\s+vmv\\.v\\.v\\s+v[0-9]+,\\s*v[0-9]+} 2 } } */\n+/* { dg-final { scan-assembler-times {vsetvli\\s+zero,\\s*[a-x0-9]+,\\s*e8,\\s*mf4,\\s*t[au],\\s*m[au]\\s+vmv\\.v\\.v\\s+v[0-9]+,\\s*v[0-9]+} 2 } } */\n+/* { dg-final { scan-assembler-times {vsetvli\\s+zero,\\s*[a-x0-9]+,\\s*e8,\\s*mf2,\\s*t[au],\\s*m[au]\\s+vmv\\.v\\.v\\s+v[0-9]+,\\s*v[0-9]+} 2 } } */\n+/* { dg-final { scan-assembler-times {vsetvli\\s+zero,\\s*[a-x0-9]+,\\s*e16,\\s*mf4,\\s*t[au],\\s*m[au]\\s+vmv\\.v\\.v\\s+v[0-9]+,\\s*v[0-9]+} 2 } } */\n+/* { dg-final { scan-assembler-times {vsetvli\\s+zero,\\s*[a-x0-9]+,\\s*e16,\\s*mf2,\\s*t[au],\\s*m[au]\\s+vmv\\.v\\.v\\s+v[0-9]+,\\s*v[0-9]+} 2 } } */\n+/* { dg-final { scan-assembler-times {vsetvli\\s+zero,\\s*[a-x0-9]+,\\s*e32,\\s*mf2,\\s*t[au],\\s*m[au]\\s+vmv\\.v\\.v\\s+v[0-9]+,\\s*v[0-9]+} 2 } } */"}, {"sha": "fdd76c1b5860bb1b6e588b41fcc5e7827173b522", "filename": "gcc/testsuite/gcc.target/riscv/rvv/base/vmv_v_v_tu-1.c", "status": "added", "additions": 276, "deletions": 0, "changes": 276, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/c1294253310014627d4294ae67eafef10c4c77e2/gcc%2Ftestsuite%2Fgcc.target%2Friscv%2Frvv%2Fbase%2Fvmv_v_v_tu-1.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/c1294253310014627d4294ae67eafef10c4c77e2/gcc%2Ftestsuite%2Fgcc.target%2Friscv%2Frvv%2Fbase%2Fvmv_v_v_tu-1.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Friscv%2Frvv%2Fbase%2Fvmv_v_v_tu-1.c?ref=c1294253310014627d4294ae67eafef10c4c77e2", "patch": "@@ -0,0 +1,276 @@\n+/* { dg-do compile } */\n+/* { dg-options \"-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2\" } */\n+\n+#include \"riscv_vector.h\"\n+\n+vint8mf8_t test___riscv_vmv_v_v_i8mf8_tu(vint8mf8_t merge,vint8mf8_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_i8mf8_tu(merge,src,vl);\n+}\n+\n+\n+vint8mf4_t test___riscv_vmv_v_v_i8mf4_tu(vint8mf4_t merge,vint8mf4_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_i8mf4_tu(merge,src,vl);\n+}\n+\n+\n+vint8mf2_t test___riscv_vmv_v_v_i8mf2_tu(vint8mf2_t merge,vint8mf2_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_i8mf2_tu(merge,src,vl);\n+}\n+\n+\n+vint8m1_t test___riscv_vmv_v_v_i8m1_tu(vint8m1_t merge,vint8m1_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_i8m1_tu(merge,src,vl);\n+}\n+\n+\n+vint8m2_t test___riscv_vmv_v_v_i8m2_tu(vint8m2_t merge,vint8m2_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_i8m2_tu(merge,src,vl);\n+}\n+\n+\n+vint8m4_t test___riscv_vmv_v_v_i8m4_tu(vint8m4_t merge,vint8m4_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_i8m4_tu(merge,src,vl);\n+}\n+\n+\n+vint8m8_t test___riscv_vmv_v_v_i8m8_tu(vint8m8_t merge,vint8m8_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_i8m8_tu(merge,src,vl);\n+}\n+\n+\n+vint16mf4_t test___riscv_vmv_v_v_i16mf4_tu(vint16mf4_t merge,vint16mf4_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_i16mf4_tu(merge,src,vl);\n+}\n+\n+\n+vint16mf2_t test___riscv_vmv_v_v_i16mf2_tu(vint16mf2_t merge,vint16mf2_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_i16mf2_tu(merge,src,vl);\n+}\n+\n+\n+vint16m1_t test___riscv_vmv_v_v_i16m1_tu(vint16m1_t merge,vint16m1_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_i16m1_tu(merge,src,vl);\n+}\n+\n+\n+vint16m2_t test___riscv_vmv_v_v_i16m2_tu(vint16m2_t merge,vint16m2_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_i16m2_tu(merge,src,vl);\n+}\n+\n+\n+vint16m4_t test___riscv_vmv_v_v_i16m4_tu(vint16m4_t merge,vint16m4_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_i16m4_tu(merge,src,vl);\n+}\n+\n+\n+vint16m8_t test___riscv_vmv_v_v_i16m8_tu(vint16m8_t merge,vint16m8_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_i16m8_tu(merge,src,vl);\n+}\n+\n+\n+vint32mf2_t test___riscv_vmv_v_v_i32mf2_tu(vint32mf2_t merge,vint32mf2_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_i32mf2_tu(merge,src,vl);\n+}\n+\n+\n+vint32m1_t test___riscv_vmv_v_v_i32m1_tu(vint32m1_t merge,vint32m1_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_i32m1_tu(merge,src,vl);\n+}\n+\n+\n+vint32m2_t test___riscv_vmv_v_v_i32m2_tu(vint32m2_t merge,vint32m2_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_i32m2_tu(merge,src,vl);\n+}\n+\n+\n+vint32m4_t test___riscv_vmv_v_v_i32m4_tu(vint32m4_t merge,vint32m4_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_i32m4_tu(merge,src,vl);\n+}\n+\n+\n+vint32m8_t test___riscv_vmv_v_v_i32m8_tu(vint32m8_t merge,vint32m8_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_i32m8_tu(merge,src,vl);\n+}\n+\n+\n+vint64m1_t test___riscv_vmv_v_v_i64m1_tu(vint64m1_t merge,vint64m1_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_i64m1_tu(merge,src,vl);\n+}\n+\n+\n+vint64m2_t test___riscv_vmv_v_v_i64m2_tu(vint64m2_t merge,vint64m2_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_i64m2_tu(merge,src,vl);\n+}\n+\n+\n+vint64m4_t test___riscv_vmv_v_v_i64m4_tu(vint64m4_t merge,vint64m4_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_i64m4_tu(merge,src,vl);\n+}\n+\n+\n+vint64m8_t test___riscv_vmv_v_v_i64m8_tu(vint64m8_t merge,vint64m8_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_i64m8_tu(merge,src,vl);\n+}\n+\n+\n+vuint8mf8_t test___riscv_vmv_v_v_u8mf8_tu(vuint8mf8_t merge,vuint8mf8_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_u8mf8_tu(merge,src,vl);\n+}\n+\n+\n+vuint8mf4_t test___riscv_vmv_v_v_u8mf4_tu(vuint8mf4_t merge,vuint8mf4_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_u8mf4_tu(merge,src,vl);\n+}\n+\n+\n+vuint8mf2_t test___riscv_vmv_v_v_u8mf2_tu(vuint8mf2_t merge,vuint8mf2_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_u8mf2_tu(merge,src,vl);\n+}\n+\n+\n+vuint8m1_t test___riscv_vmv_v_v_u8m1_tu(vuint8m1_t merge,vuint8m1_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_u8m1_tu(merge,src,vl);\n+}\n+\n+\n+vuint8m2_t test___riscv_vmv_v_v_u8m2_tu(vuint8m2_t merge,vuint8m2_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_u8m2_tu(merge,src,vl);\n+}\n+\n+\n+vuint8m4_t test___riscv_vmv_v_v_u8m4_tu(vuint8m4_t merge,vuint8m4_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_u8m4_tu(merge,src,vl);\n+}\n+\n+\n+vuint8m8_t test___riscv_vmv_v_v_u8m8_tu(vuint8m8_t merge,vuint8m8_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_u8m8_tu(merge,src,vl);\n+}\n+\n+\n+vuint16mf4_t test___riscv_vmv_v_v_u16mf4_tu(vuint16mf4_t merge,vuint16mf4_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_u16mf4_tu(merge,src,vl);\n+}\n+\n+\n+vuint16mf2_t test___riscv_vmv_v_v_u16mf2_tu(vuint16mf2_t merge,vuint16mf2_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_u16mf2_tu(merge,src,vl);\n+}\n+\n+\n+vuint16m1_t test___riscv_vmv_v_v_u16m1_tu(vuint16m1_t merge,vuint16m1_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_u16m1_tu(merge,src,vl);\n+}\n+\n+\n+vuint16m2_t test___riscv_vmv_v_v_u16m2_tu(vuint16m2_t merge,vuint16m2_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_u16m2_tu(merge,src,vl);\n+}\n+\n+\n+vuint16m4_t test___riscv_vmv_v_v_u16m4_tu(vuint16m4_t merge,vuint16m4_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_u16m4_tu(merge,src,vl);\n+}\n+\n+\n+vuint16m8_t test___riscv_vmv_v_v_u16m8_tu(vuint16m8_t merge,vuint16m8_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_u16m8_tu(merge,src,vl);\n+}\n+\n+\n+vuint32mf2_t test___riscv_vmv_v_v_u32mf2_tu(vuint32mf2_t merge,vuint32mf2_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_u32mf2_tu(merge,src,vl);\n+}\n+\n+\n+vuint32m1_t test___riscv_vmv_v_v_u32m1_tu(vuint32m1_t merge,vuint32m1_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_u32m1_tu(merge,src,vl);\n+}\n+\n+\n+vuint32m2_t test___riscv_vmv_v_v_u32m2_tu(vuint32m2_t merge,vuint32m2_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_u32m2_tu(merge,src,vl);\n+}\n+\n+\n+vuint32m4_t test___riscv_vmv_v_v_u32m4_tu(vuint32m4_t merge,vuint32m4_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_u32m4_tu(merge,src,vl);\n+}\n+\n+\n+vuint32m8_t test___riscv_vmv_v_v_u32m8_tu(vuint32m8_t merge,vuint32m8_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_u32m8_tu(merge,src,vl);\n+}\n+\n+\n+vuint64m1_t test___riscv_vmv_v_v_u64m1_tu(vuint64m1_t merge,vuint64m1_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_u64m1_tu(merge,src,vl);\n+}\n+\n+\n+vuint64m2_t test___riscv_vmv_v_v_u64m2_tu(vuint64m2_t merge,vuint64m2_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_u64m2_tu(merge,src,vl);\n+}\n+\n+\n+vuint64m4_t test___riscv_vmv_v_v_u64m4_tu(vuint64m4_t merge,vuint64m4_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_u64m4_tu(merge,src,vl);\n+}\n+\n+\n+vuint64m8_t test___riscv_vmv_v_v_u64m8_tu(vuint64m8_t merge,vuint64m8_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_u64m8_tu(merge,src,vl);\n+}\n+\n+\n+\n+/* { dg-final { scan-assembler-times {vsetvli\\s+zero,\\s*[a-x0-9]+,\\s*e8,\\s*mf8,\\s*tu,\\s*m[au]\\s+vmv\\.v\\.v\\s+v[0-9]+,\\s*v[0-9]+} 2 } } */\n+/* { dg-final { scan-assembler-times {vsetvli\\s+zero,\\s*[a-x0-9]+,\\s*e8,\\s*mf4,\\s*tu,\\s*m[au]\\s+vmv\\.v\\.v\\s+v[0-9]+,\\s*v[0-9]+} 2 } } */\n+/* { dg-final { scan-assembler-times {vsetvli\\s+zero,\\s*[a-x0-9]+,\\s*e8,\\s*mf2,\\s*tu,\\s*m[au]\\s+vmv\\.v\\.v\\s+v[0-9]+,\\s*v[0-9]+} 2 } } */\n+/* { dg-final { scan-assembler-times {vsetvli\\s+zero,\\s*[a-x0-9]+,\\s*e16,\\s*mf4,\\s*tu,\\s*m[au]\\s+vmv\\.v\\.v\\s+v[0-9]+,\\s*v[0-9]+} 2 } } */\n+/* { dg-final { scan-assembler-times {vsetvli\\s+zero,\\s*[a-x0-9]+,\\s*e16,\\s*mf2,\\s*tu,\\s*m[au]\\s+vmv\\.v\\.v\\s+v[0-9]+,\\s*v[0-9]+} 2 } } */\n+/* { dg-final { scan-assembler-times {vsetvli\\s+zero,\\s*[a-x0-9]+,\\s*e32,\\s*mf2,\\s*tu,\\s*m[au]\\s+vmv\\.v\\.v\\s+v[0-9]+,\\s*v[0-9]+} 2 } } */"}, {"sha": "74e3453bcb21d3cbc874c319d333172c829ecd41", "filename": "gcc/testsuite/gcc.target/riscv/rvv/base/vmv_v_v_tu-2.c", "status": "added", "additions": 276, "deletions": 0, "changes": 276, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/c1294253310014627d4294ae67eafef10c4c77e2/gcc%2Ftestsuite%2Fgcc.target%2Friscv%2Frvv%2Fbase%2Fvmv_v_v_tu-2.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/c1294253310014627d4294ae67eafef10c4c77e2/gcc%2Ftestsuite%2Fgcc.target%2Friscv%2Frvv%2Fbase%2Fvmv_v_v_tu-2.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Friscv%2Frvv%2Fbase%2Fvmv_v_v_tu-2.c?ref=c1294253310014627d4294ae67eafef10c4c77e2", "patch": "@@ -0,0 +1,276 @@\n+/* { dg-do compile } */\n+/* { dg-options \"-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2\" } */\n+\n+#include \"riscv_vector.h\"\n+\n+vint8mf8_t test___riscv_vmv_v_v_i8mf8_tu(vint8mf8_t merge,vint8mf8_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_i8mf8_tu(merge,src,31);\n+}\n+\n+\n+vint8mf4_t test___riscv_vmv_v_v_i8mf4_tu(vint8mf4_t merge,vint8mf4_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_i8mf4_tu(merge,src,31);\n+}\n+\n+\n+vint8mf2_t test___riscv_vmv_v_v_i8mf2_tu(vint8mf2_t merge,vint8mf2_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_i8mf2_tu(merge,src,31);\n+}\n+\n+\n+vint8m1_t test___riscv_vmv_v_v_i8m1_tu(vint8m1_t merge,vint8m1_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_i8m1_tu(merge,src,31);\n+}\n+\n+\n+vint8m2_t test___riscv_vmv_v_v_i8m2_tu(vint8m2_t merge,vint8m2_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_i8m2_tu(merge,src,31);\n+}\n+\n+\n+vint8m4_t test___riscv_vmv_v_v_i8m4_tu(vint8m4_t merge,vint8m4_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_i8m4_tu(merge,src,31);\n+}\n+\n+\n+vint8m8_t test___riscv_vmv_v_v_i8m8_tu(vint8m8_t merge,vint8m8_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_i8m8_tu(merge,src,31);\n+}\n+\n+\n+vint16mf4_t test___riscv_vmv_v_v_i16mf4_tu(vint16mf4_t merge,vint16mf4_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_i16mf4_tu(merge,src,31);\n+}\n+\n+\n+vint16mf2_t test___riscv_vmv_v_v_i16mf2_tu(vint16mf2_t merge,vint16mf2_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_i16mf2_tu(merge,src,31);\n+}\n+\n+\n+vint16m1_t test___riscv_vmv_v_v_i16m1_tu(vint16m1_t merge,vint16m1_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_i16m1_tu(merge,src,31);\n+}\n+\n+\n+vint16m2_t test___riscv_vmv_v_v_i16m2_tu(vint16m2_t merge,vint16m2_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_i16m2_tu(merge,src,31);\n+}\n+\n+\n+vint16m4_t test___riscv_vmv_v_v_i16m4_tu(vint16m4_t merge,vint16m4_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_i16m4_tu(merge,src,31);\n+}\n+\n+\n+vint16m8_t test___riscv_vmv_v_v_i16m8_tu(vint16m8_t merge,vint16m8_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_i16m8_tu(merge,src,31);\n+}\n+\n+\n+vint32mf2_t test___riscv_vmv_v_v_i32mf2_tu(vint32mf2_t merge,vint32mf2_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_i32mf2_tu(merge,src,31);\n+}\n+\n+\n+vint32m1_t test___riscv_vmv_v_v_i32m1_tu(vint32m1_t merge,vint32m1_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_i32m1_tu(merge,src,31);\n+}\n+\n+\n+vint32m2_t test___riscv_vmv_v_v_i32m2_tu(vint32m2_t merge,vint32m2_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_i32m2_tu(merge,src,31);\n+}\n+\n+\n+vint32m4_t test___riscv_vmv_v_v_i32m4_tu(vint32m4_t merge,vint32m4_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_i32m4_tu(merge,src,31);\n+}\n+\n+\n+vint32m8_t test___riscv_vmv_v_v_i32m8_tu(vint32m8_t merge,vint32m8_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_i32m8_tu(merge,src,31);\n+}\n+\n+\n+vint64m1_t test___riscv_vmv_v_v_i64m1_tu(vint64m1_t merge,vint64m1_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_i64m1_tu(merge,src,31);\n+}\n+\n+\n+vint64m2_t test___riscv_vmv_v_v_i64m2_tu(vint64m2_t merge,vint64m2_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_i64m2_tu(merge,src,31);\n+}\n+\n+\n+vint64m4_t test___riscv_vmv_v_v_i64m4_tu(vint64m4_t merge,vint64m4_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_i64m4_tu(merge,src,31);\n+}\n+\n+\n+vint64m8_t test___riscv_vmv_v_v_i64m8_tu(vint64m8_t merge,vint64m8_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_i64m8_tu(merge,src,31);\n+}\n+\n+\n+vuint8mf8_t test___riscv_vmv_v_v_u8mf8_tu(vuint8mf8_t merge,vuint8mf8_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_u8mf8_tu(merge,src,31);\n+}\n+\n+\n+vuint8mf4_t test___riscv_vmv_v_v_u8mf4_tu(vuint8mf4_t merge,vuint8mf4_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_u8mf4_tu(merge,src,31);\n+}\n+\n+\n+vuint8mf2_t test___riscv_vmv_v_v_u8mf2_tu(vuint8mf2_t merge,vuint8mf2_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_u8mf2_tu(merge,src,31);\n+}\n+\n+\n+vuint8m1_t test___riscv_vmv_v_v_u8m1_tu(vuint8m1_t merge,vuint8m1_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_u8m1_tu(merge,src,31);\n+}\n+\n+\n+vuint8m2_t test___riscv_vmv_v_v_u8m2_tu(vuint8m2_t merge,vuint8m2_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_u8m2_tu(merge,src,31);\n+}\n+\n+\n+vuint8m4_t test___riscv_vmv_v_v_u8m4_tu(vuint8m4_t merge,vuint8m4_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_u8m4_tu(merge,src,31);\n+}\n+\n+\n+vuint8m8_t test___riscv_vmv_v_v_u8m8_tu(vuint8m8_t merge,vuint8m8_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_u8m8_tu(merge,src,31);\n+}\n+\n+\n+vuint16mf4_t test___riscv_vmv_v_v_u16mf4_tu(vuint16mf4_t merge,vuint16mf4_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_u16mf4_tu(merge,src,31);\n+}\n+\n+\n+vuint16mf2_t test___riscv_vmv_v_v_u16mf2_tu(vuint16mf2_t merge,vuint16mf2_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_u16mf2_tu(merge,src,31);\n+}\n+\n+\n+vuint16m1_t test___riscv_vmv_v_v_u16m1_tu(vuint16m1_t merge,vuint16m1_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_u16m1_tu(merge,src,31);\n+}\n+\n+\n+vuint16m2_t test___riscv_vmv_v_v_u16m2_tu(vuint16m2_t merge,vuint16m2_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_u16m2_tu(merge,src,31);\n+}\n+\n+\n+vuint16m4_t test___riscv_vmv_v_v_u16m4_tu(vuint16m4_t merge,vuint16m4_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_u16m4_tu(merge,src,31);\n+}\n+\n+\n+vuint16m8_t test___riscv_vmv_v_v_u16m8_tu(vuint16m8_t merge,vuint16m8_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_u16m8_tu(merge,src,31);\n+}\n+\n+\n+vuint32mf2_t test___riscv_vmv_v_v_u32mf2_tu(vuint32mf2_t merge,vuint32mf2_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_u32mf2_tu(merge,src,31);\n+}\n+\n+\n+vuint32m1_t test___riscv_vmv_v_v_u32m1_tu(vuint32m1_t merge,vuint32m1_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_u32m1_tu(merge,src,31);\n+}\n+\n+\n+vuint32m2_t test___riscv_vmv_v_v_u32m2_tu(vuint32m2_t merge,vuint32m2_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_u32m2_tu(merge,src,31);\n+}\n+\n+\n+vuint32m4_t test___riscv_vmv_v_v_u32m4_tu(vuint32m4_t merge,vuint32m4_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_u32m4_tu(merge,src,31);\n+}\n+\n+\n+vuint32m8_t test___riscv_vmv_v_v_u32m8_tu(vuint32m8_t merge,vuint32m8_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_u32m8_tu(merge,src,31);\n+}\n+\n+\n+vuint64m1_t test___riscv_vmv_v_v_u64m1_tu(vuint64m1_t merge,vuint64m1_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_u64m1_tu(merge,src,31);\n+}\n+\n+\n+vuint64m2_t test___riscv_vmv_v_v_u64m2_tu(vuint64m2_t merge,vuint64m2_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_u64m2_tu(merge,src,31);\n+}\n+\n+\n+vuint64m4_t test___riscv_vmv_v_v_u64m4_tu(vuint64m4_t merge,vuint64m4_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_u64m4_tu(merge,src,31);\n+}\n+\n+\n+vuint64m8_t test___riscv_vmv_v_v_u64m8_tu(vuint64m8_t merge,vuint64m8_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_u64m8_tu(merge,src,31);\n+}\n+\n+\n+\n+/* { dg-final { scan-assembler-times {vsetivli\\s+zero,\\s*31,\\s*e8,\\s*mf8,\\s*tu,\\s*m[au]\\s+vmv\\.v\\.v\\s+v[0-9]+,\\s*v[0-9]+} 2 } } */\n+/* { dg-final { scan-assembler-times {vsetivli\\s+zero,\\s*31,\\s*e8,\\s*mf4,\\s*tu,\\s*m[au]\\s+vmv\\.v\\.v\\s+v[0-9]+,\\s*v[0-9]+} 2 } } */\n+/* { dg-final { scan-assembler-times {vsetivli\\s+zero,\\s*31,\\s*e8,\\s*mf2,\\s*tu,\\s*m[au]\\s+vmv\\.v\\.v\\s+v[0-9]+,\\s*v[0-9]+} 2 } } */\n+/* { dg-final { scan-assembler-times {vsetivli\\s+zero,\\s*31,\\s*e16,\\s*mf4,\\s*tu,\\s*m[au]\\s+vmv\\.v\\.v\\s+v[0-9]+,\\s*v[0-9]+} 2 } } */\n+/* { dg-final { scan-assembler-times {vsetivli\\s+zero,\\s*31,\\s*e16,\\s*mf2,\\s*tu,\\s*m[au]\\s+vmv\\.v\\.v\\s+v[0-9]+,\\s*v[0-9]+} 2 } } */\n+/* { dg-final { scan-assembler-times {vsetivli\\s+zero,\\s*31,\\s*e32,\\s*mf2,\\s*tu,\\s*m[au]\\s+vmv\\.v\\.v\\s+v[0-9]+,\\s*v[0-9]+} 2 } } */"}, {"sha": "9ff1d6eee187f246e926eb8cfe9cf35780d661f8", "filename": "gcc/testsuite/gcc.target/riscv/rvv/base/vmv_v_v_tu-3.c", "status": "added", "additions": 276, "deletions": 0, "changes": 276, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/c1294253310014627d4294ae67eafef10c4c77e2/gcc%2Ftestsuite%2Fgcc.target%2Friscv%2Frvv%2Fbase%2Fvmv_v_v_tu-3.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/c1294253310014627d4294ae67eafef10c4c77e2/gcc%2Ftestsuite%2Fgcc.target%2Friscv%2Frvv%2Fbase%2Fvmv_v_v_tu-3.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Friscv%2Frvv%2Fbase%2Fvmv_v_v_tu-3.c?ref=c1294253310014627d4294ae67eafef10c4c77e2", "patch": "@@ -0,0 +1,276 @@\n+/* { dg-do compile } */\n+/* { dg-options \"-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2\" } */\n+\n+#include \"riscv_vector.h\"\n+\n+vint8mf8_t test___riscv_vmv_v_v_i8mf8_tu(vint8mf8_t merge,vint8mf8_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_i8mf8_tu(merge,src,32);\n+}\n+\n+\n+vint8mf4_t test___riscv_vmv_v_v_i8mf4_tu(vint8mf4_t merge,vint8mf4_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_i8mf4_tu(merge,src,32);\n+}\n+\n+\n+vint8mf2_t test___riscv_vmv_v_v_i8mf2_tu(vint8mf2_t merge,vint8mf2_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_i8mf2_tu(merge,src,32);\n+}\n+\n+\n+vint8m1_t test___riscv_vmv_v_v_i8m1_tu(vint8m1_t merge,vint8m1_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_i8m1_tu(merge,src,32);\n+}\n+\n+\n+vint8m2_t test___riscv_vmv_v_v_i8m2_tu(vint8m2_t merge,vint8m2_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_i8m2_tu(merge,src,32);\n+}\n+\n+\n+vint8m4_t test___riscv_vmv_v_v_i8m4_tu(vint8m4_t merge,vint8m4_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_i8m4_tu(merge,src,32);\n+}\n+\n+\n+vint8m8_t test___riscv_vmv_v_v_i8m8_tu(vint8m8_t merge,vint8m8_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_i8m8_tu(merge,src,32);\n+}\n+\n+\n+vint16mf4_t test___riscv_vmv_v_v_i16mf4_tu(vint16mf4_t merge,vint16mf4_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_i16mf4_tu(merge,src,32);\n+}\n+\n+\n+vint16mf2_t test___riscv_vmv_v_v_i16mf2_tu(vint16mf2_t merge,vint16mf2_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_i16mf2_tu(merge,src,32);\n+}\n+\n+\n+vint16m1_t test___riscv_vmv_v_v_i16m1_tu(vint16m1_t merge,vint16m1_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_i16m1_tu(merge,src,32);\n+}\n+\n+\n+vint16m2_t test___riscv_vmv_v_v_i16m2_tu(vint16m2_t merge,vint16m2_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_i16m2_tu(merge,src,32);\n+}\n+\n+\n+vint16m4_t test___riscv_vmv_v_v_i16m4_tu(vint16m4_t merge,vint16m4_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_i16m4_tu(merge,src,32);\n+}\n+\n+\n+vint16m8_t test___riscv_vmv_v_v_i16m8_tu(vint16m8_t merge,vint16m8_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_i16m8_tu(merge,src,32);\n+}\n+\n+\n+vint32mf2_t test___riscv_vmv_v_v_i32mf2_tu(vint32mf2_t merge,vint32mf2_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_i32mf2_tu(merge,src,32);\n+}\n+\n+\n+vint32m1_t test___riscv_vmv_v_v_i32m1_tu(vint32m1_t merge,vint32m1_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_i32m1_tu(merge,src,32);\n+}\n+\n+\n+vint32m2_t test___riscv_vmv_v_v_i32m2_tu(vint32m2_t merge,vint32m2_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_i32m2_tu(merge,src,32);\n+}\n+\n+\n+vint32m4_t test___riscv_vmv_v_v_i32m4_tu(vint32m4_t merge,vint32m4_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_i32m4_tu(merge,src,32);\n+}\n+\n+\n+vint32m8_t test___riscv_vmv_v_v_i32m8_tu(vint32m8_t merge,vint32m8_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_i32m8_tu(merge,src,32);\n+}\n+\n+\n+vint64m1_t test___riscv_vmv_v_v_i64m1_tu(vint64m1_t merge,vint64m1_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_i64m1_tu(merge,src,32);\n+}\n+\n+\n+vint64m2_t test___riscv_vmv_v_v_i64m2_tu(vint64m2_t merge,vint64m2_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_i64m2_tu(merge,src,32);\n+}\n+\n+\n+vint64m4_t test___riscv_vmv_v_v_i64m4_tu(vint64m4_t merge,vint64m4_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_i64m4_tu(merge,src,32);\n+}\n+\n+\n+vint64m8_t test___riscv_vmv_v_v_i64m8_tu(vint64m8_t merge,vint64m8_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_i64m8_tu(merge,src,32);\n+}\n+\n+\n+vuint8mf8_t test___riscv_vmv_v_v_u8mf8_tu(vuint8mf8_t merge,vuint8mf8_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_u8mf8_tu(merge,src,32);\n+}\n+\n+\n+vuint8mf4_t test___riscv_vmv_v_v_u8mf4_tu(vuint8mf4_t merge,vuint8mf4_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_u8mf4_tu(merge,src,32);\n+}\n+\n+\n+vuint8mf2_t test___riscv_vmv_v_v_u8mf2_tu(vuint8mf2_t merge,vuint8mf2_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_u8mf2_tu(merge,src,32);\n+}\n+\n+\n+vuint8m1_t test___riscv_vmv_v_v_u8m1_tu(vuint8m1_t merge,vuint8m1_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_u8m1_tu(merge,src,32);\n+}\n+\n+\n+vuint8m2_t test___riscv_vmv_v_v_u8m2_tu(vuint8m2_t merge,vuint8m2_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_u8m2_tu(merge,src,32);\n+}\n+\n+\n+vuint8m4_t test___riscv_vmv_v_v_u8m4_tu(vuint8m4_t merge,vuint8m4_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_u8m4_tu(merge,src,32);\n+}\n+\n+\n+vuint8m8_t test___riscv_vmv_v_v_u8m8_tu(vuint8m8_t merge,vuint8m8_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_u8m8_tu(merge,src,32);\n+}\n+\n+\n+vuint16mf4_t test___riscv_vmv_v_v_u16mf4_tu(vuint16mf4_t merge,vuint16mf4_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_u16mf4_tu(merge,src,32);\n+}\n+\n+\n+vuint16mf2_t test___riscv_vmv_v_v_u16mf2_tu(vuint16mf2_t merge,vuint16mf2_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_u16mf2_tu(merge,src,32);\n+}\n+\n+\n+vuint16m1_t test___riscv_vmv_v_v_u16m1_tu(vuint16m1_t merge,vuint16m1_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_u16m1_tu(merge,src,32);\n+}\n+\n+\n+vuint16m2_t test___riscv_vmv_v_v_u16m2_tu(vuint16m2_t merge,vuint16m2_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_u16m2_tu(merge,src,32);\n+}\n+\n+\n+vuint16m4_t test___riscv_vmv_v_v_u16m4_tu(vuint16m4_t merge,vuint16m4_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_u16m4_tu(merge,src,32);\n+}\n+\n+\n+vuint16m8_t test___riscv_vmv_v_v_u16m8_tu(vuint16m8_t merge,vuint16m8_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_u16m8_tu(merge,src,32);\n+}\n+\n+\n+vuint32mf2_t test___riscv_vmv_v_v_u32mf2_tu(vuint32mf2_t merge,vuint32mf2_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_u32mf2_tu(merge,src,32);\n+}\n+\n+\n+vuint32m1_t test___riscv_vmv_v_v_u32m1_tu(vuint32m1_t merge,vuint32m1_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_u32m1_tu(merge,src,32);\n+}\n+\n+\n+vuint32m2_t test___riscv_vmv_v_v_u32m2_tu(vuint32m2_t merge,vuint32m2_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_u32m2_tu(merge,src,32);\n+}\n+\n+\n+vuint32m4_t test___riscv_vmv_v_v_u32m4_tu(vuint32m4_t merge,vuint32m4_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_u32m4_tu(merge,src,32);\n+}\n+\n+\n+vuint32m8_t test___riscv_vmv_v_v_u32m8_tu(vuint32m8_t merge,vuint32m8_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_u32m8_tu(merge,src,32);\n+}\n+\n+\n+vuint64m1_t test___riscv_vmv_v_v_u64m1_tu(vuint64m1_t merge,vuint64m1_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_u64m1_tu(merge,src,32);\n+}\n+\n+\n+vuint64m2_t test___riscv_vmv_v_v_u64m2_tu(vuint64m2_t merge,vuint64m2_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_u64m2_tu(merge,src,32);\n+}\n+\n+\n+vuint64m4_t test___riscv_vmv_v_v_u64m4_tu(vuint64m4_t merge,vuint64m4_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_u64m4_tu(merge,src,32);\n+}\n+\n+\n+vuint64m8_t test___riscv_vmv_v_v_u64m8_tu(vuint64m8_t merge,vuint64m8_t src,size_t vl)\n+{\n+    return __riscv_vmv_v_v_u64m8_tu(merge,src,32);\n+}\n+\n+\n+\n+/* { dg-final { scan-assembler-times {vsetvli\\s+zero,\\s*[a-x0-9]+,\\s*e8,\\s*mf8,\\s*tu,\\s*m[au]\\s+vmv\\.v\\.v\\s+v[0-9]+,\\s*v[0-9]+} 2 } } */\n+/* { dg-final { scan-assembler-times {vsetvli\\s+zero,\\s*[a-x0-9]+,\\s*e8,\\s*mf4,\\s*tu,\\s*m[au]\\s+vmv\\.v\\.v\\s+v[0-9]+,\\s*v[0-9]+} 2 } } */\n+/* { dg-final { scan-assembler-times {vsetvli\\s+zero,\\s*[a-x0-9]+,\\s*e8,\\s*mf2,\\s*tu,\\s*m[au]\\s+vmv\\.v\\.v\\s+v[0-9]+,\\s*v[0-9]+} 2 } } */\n+/* { dg-final { scan-assembler-times {vsetvli\\s+zero,\\s*[a-x0-9]+,\\s*e16,\\s*mf4,\\s*tu,\\s*m[au]\\s+vmv\\.v\\.v\\s+v[0-9]+,\\s*v[0-9]+} 2 } } */\n+/* { dg-final { scan-assembler-times {vsetvli\\s+zero,\\s*[a-x0-9]+,\\s*e16,\\s*mf2,\\s*tu,\\s*m[au]\\s+vmv\\.v\\.v\\s+v[0-9]+,\\s*v[0-9]+} 2 } } */\n+/* { dg-final { scan-assembler-times {vsetvli\\s+zero,\\s*[a-x0-9]+,\\s*e32,\\s*mf2,\\s*tu,\\s*m[au]\\s+vmv\\.v\\.v\\s+v[0-9]+,\\s*v[0-9]+} 2 } } */"}]}