#! /mingw64/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\msys64\mingw64\lib\ivl\system.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\v2005_math.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\va_math.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\v2009.vpi";
S_000001fbd5bafdf0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001fbd5bab730 .scope module, "tb_motores_alternados" "tb_motores_alternados" 3 37;
 .timescale -9 -12;
P_000001fbd5bae870 .param/l "CLK_HZ_SIM" 1 3 41, C4<00000000000000011000011010100000>;
P_000001fbd5bae8a8 .param/l "T_NORMAL_S_SIM" 1 3 43, C4<00000000000000000000000000000101>;
P_000001fbd5bae8e0 .param/l "T_TEST_S_SIM" 1 3 44, C4<00000000000000000000000000000010>;
v000001fbd5bab2d0_0 .var "I1", 0 0;
v000001fbd5baabf0_0 .var "I2", 0 0;
v000001fbd5bab190_0 .var "I3", 0 0;
v000001fbd5baad30_0 .var "I4", 0 0;
v000001fbd5baae70_0 .var "I5", 0 0;
v000001fbd5bab370_0 .net "O1", 0 0, L_000001fbd5b9f290;  1 drivers
v000001fbd5b9ea70_0 .net "O2", 0 0, L_000001fbd5b9ee30;  1 drivers
v000001fbd5b9eb10_0 .net "O3", 0 0, L_000001fbd5b90cc0;  1 drivers
v000001fbd5b9f510_0 .net "O4", 0 0, L_000001fbd5b90e80;  1 drivers
v000001fbd5b9f150_0 .net "O5", 0 0, L_000001fbd5c138b0;  1 drivers
v000001fbd5b9e890_0 .var "clk", 0 0;
E_000001fbd5b9ffe0 .event posedge, v000001fbd5ba9d90_0;
S_000001fbd5bab8c0 .scope module, "dut" "motores_alternados" 3 65, 4 54 0, S_000001fbd5bab730;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "I1";
    .port_info 2 /INPUT 1 "I2";
    .port_info 3 /INPUT 1 "I3";
    .port_info 4 /INPUT 1 "I4";
    .port_info 5 /INPUT 1 "I5";
    .port_info 6 /OUTPUT 1 "O1";
    .port_info 7 /OUTPUT 1 "O2";
    .port_info 8 /OUTPUT 1 "O3";
    .port_info 9 /OUTPUT 1 "O4";
    .port_info 10 /OUTPUT 1 "O5";
P_000001fbd5ba3300 .param/l "CLK_HZ" 0 4 55, +C4<00000000000000011000011010100000>;
P_000001fbd5ba3338 .param/l "CNT1W" 1 4 78, +C4<00000000000000000000000000010001>;
P_000001fbd5ba3370 .param/l "CNT2W" 1 4 90, +C4<00000000000000000000000000010000>;
P_000001fbd5ba33a8 .param/l "T_NORMAL_S" 0 4 56, +C4<00000000000000000000000000000101>;
P_000001fbd5ba33e0 .param/l "T_TEST_S" 0 4 57, +C4<00000000000000000000000000000010>;
enum000001fbd5b99070 .enum4 (2)
   "IDLE" 2'b00,
   "M1_ON" 2'b01,
   "M2_ON" 2'b10
 ;
L_000001fbd5b90b70 .functor AND 1, L_000001fbd5b9f0b0, L_000001fbd5b9ec50, C4<1>, C4<1>;
L_000001fbd5b91120 .functor AND 1, L_000001fbd5b9ecf0, L_000001fbd5b9ed90, C4<1>, C4<1>;
L_000001fbd5b90e80 .functor OR 1, L_000001fbd5b9f330, L_000001fbd5c14030, C4<0>, C4<0>;
L_000001fbd5b90cc0 .functor BUFZ 1, v000001fbd5baa8d0_0, C4<0>, C4<0>, C4<0>;
v000001fbd5ba9750_0 .net "I1", 0 0, v000001fbd5bab2d0_0;  1 drivers
v000001fbd5bab410_0 .net "I2", 0 0, v000001fbd5baabf0_0;  1 drivers
v000001fbd5bab4b0_0 .net "I3", 0 0, v000001fbd5bab190_0;  1 drivers
v000001fbd5baa010_0 .net "I4", 0 0, v000001fbd5baad30_0;  1 drivers
v000001fbd5bab550_0 .var "I4_q", 0 0;
v000001fbd5ba9a70_0 .net "I5", 0 0, v000001fbd5baae70_0;  1 drivers
v000001fbd5ba96b0_0 .net "O1", 0 0, L_000001fbd5b9f290;  alias, 1 drivers
v000001fbd5baa790_0 .net "O2", 0 0, L_000001fbd5b9ee30;  alias, 1 drivers
v000001fbd5baa150_0 .net "O3", 0 0, L_000001fbd5b90cc0;  alias, 1 drivers
v000001fbd5baac90_0 .net "O4", 0 0, L_000001fbd5b90e80;  alias, 1 drivers
v000001fbd5ba9b10_0 .net "O5", 0 0, L_000001fbd5c138b0;  alias, 1 drivers
v000001fbd5ba9bb0_0 .net *"_ivl_0", 31 0, L_000001fbd5b9f1f0;  1 drivers
v000001fbd5ba9f70_0 .net *"_ivl_10", 0 0, L_000001fbd5b9f0b0;  1 drivers
L_000001fbd5c70160 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001fbd5ba97f0_0 .net/2u *"_ivl_12", 1 0, L_000001fbd5c70160;  1 drivers
v000001fbd5ba9890_0 .net *"_ivl_14", 0 0, L_000001fbd5b9ec50;  1 drivers
L_000001fbd5c701a8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001fbd5baa470_0 .net/2u *"_ivl_18", 1 0, L_000001fbd5c701a8;  1 drivers
v000001fbd5ba9ed0_0 .net *"_ivl_20", 0 0, L_000001fbd5b9ecf0;  1 drivers
L_000001fbd5c701f0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001fbd5bab230_0 .net/2u *"_ivl_22", 1 0, L_000001fbd5c701f0;  1 drivers
v000001fbd5ba9930_0 .net *"_ivl_24", 0 0, L_000001fbd5b9ed90;  1 drivers
L_000001fbd5c70238 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001fbd5baadd0_0 .net/2u *"_ivl_28", 1 0, L_000001fbd5c70238;  1 drivers
L_000001fbd5c70088 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fbd5baa1f0_0 .net *"_ivl_3", 14 0, L_000001fbd5c70088;  1 drivers
L_000001fbd5c70280 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001fbd5baa3d0_0 .net/2u *"_ivl_32", 1 0, L_000001fbd5c70280;  1 drivers
L_000001fbd5c702c8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001fbd5baa0b0_0 .net/2u *"_ivl_36", 1 0, L_000001fbd5c702c8;  1 drivers
v000001fbd5bab0f0_0 .net *"_ivl_38", 0 0, L_000001fbd5b9f330;  1 drivers
L_000001fbd5c700d0 .functor BUFT 1, C4<00000000000000011000011010011111>, C4<0>, C4<0>, C4<0>;
v000001fbd5baa290_0 .net/2u *"_ivl_4", 31 0, L_000001fbd5c700d0;  1 drivers
L_000001fbd5c70310 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001fbd5ba9c50_0 .net/2u *"_ivl_40", 1 0, L_000001fbd5c70310;  1 drivers
v000001fbd5ba9cf0_0 .net *"_ivl_42", 0 0, L_000001fbd5c14030;  1 drivers
L_000001fbd5c70118 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001fbd5baa330_0 .net/2u *"_ivl_8", 1 0, L_000001fbd5c70118;  1 drivers
v000001fbd5ba9d90_0 .net "clk", 0 0, v000001fbd5b9e890_0;  1 drivers
v000001fbd5baa510_0 .var "cnt_1hz", 16 0;
v000001fbd5baa5b0_0 .var "cnt_hb", 15 0;
v000001fbd5baa650_0 .net "enter_M1", 0 0, L_000001fbd5b90b70;  1 drivers
v000001fbd5bab050_0 .net "enter_M2", 0 0, L_000001fbd5b91120;  1 drivers
v000001fbd5baa6f0_0 .net "hb_idle", 0 0, L_000001fbd5c12d70;  1 drivers
v000001fbd5baa830_0 .var "hb_run", 0 0;
v000001fbd5baa8d0_0 .var "o3_ff", 0 0;
v000001fbd5baafb0_0 .var "sec_count", 15 0;
v000001fbd5baab50_0 .var "state", 1 0;
v000001fbd5baa970_0 .var "state_n", 1 0;
v000001fbd5baaa10_0 .var "target_s", 15 0;
v000001fbd5baaf10_0 .var "test_mode", 0 0;
v000001fbd5baaab0_0 .net "tick_1hz", 0 0, L_000001fbd5b9f3d0;  1 drivers
E_000001fbd5ba0be0 .event posedge, v000001fbd5bab4b0_0, v000001fbd5ba9d90_0;
E_000001fbd5ba0120/0 .event anyedge, v000001fbd5baab50_0, v000001fbd5ba9750_0, v000001fbd5bab410_0, v000001fbd5bab4b0_0;
E_000001fbd5ba0120/1 .event anyedge, v000001fbd5baafb0_0, v000001fbd5baaa10_0;
E_000001fbd5ba0120 .event/or E_000001fbd5ba0120/0, E_000001fbd5ba0120/1;
L_000001fbd5b9f1f0 .concat [ 17 15 0 0], v000001fbd5baa510_0, L_000001fbd5c70088;
L_000001fbd5b9f3d0 .cmp/eq 32, L_000001fbd5b9f1f0, L_000001fbd5c700d0;
L_000001fbd5b9f0b0 .cmp/eq 2, v000001fbd5baa970_0, L_000001fbd5c70118;
L_000001fbd5b9ec50 .cmp/ne 2, v000001fbd5baab50_0, L_000001fbd5c70160;
L_000001fbd5b9ecf0 .cmp/eq 2, v000001fbd5baa970_0, L_000001fbd5c701a8;
L_000001fbd5b9ed90 .cmp/ne 2, v000001fbd5baab50_0, L_000001fbd5c701f0;
L_000001fbd5b9f290 .cmp/eq 2, v000001fbd5baab50_0, L_000001fbd5c70238;
L_000001fbd5b9ee30 .cmp/eq 2, v000001fbd5baab50_0, L_000001fbd5c70280;
L_000001fbd5b9f330 .cmp/eq 2, v000001fbd5baab50_0, L_000001fbd5c702c8;
L_000001fbd5c14030 .cmp/eq 2, v000001fbd5baab50_0, L_000001fbd5c70310;
L_000001fbd5c12d70 .part v000001fbd5baa5b0_0, 15, 1;
L_000001fbd5c138b0 .functor MUXZ 1, L_000001fbd5c12d70, v000001fbd5baa830_0, L_000001fbd5b90e80, C4<>;
    .scope S_000001fbd5bab8c0;
T_0 ;
    %wait E_000001fbd5ba0be0;
    %load/vec4 v000001fbd5bab4b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v000001fbd5baa510_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001fbd5baaab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v000001fbd5baa510_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v000001fbd5baa510_0;
    %addi 1, 0, 17;
    %assign/vec4 v000001fbd5baa510_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001fbd5bab8c0;
T_1 ;
    %wait E_000001fbd5ba0be0;
    %load/vec4 v000001fbd5bab4b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001fbd5baa5b0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001fbd5baa5b0_0;
    %pad/u 32;
    %cmpi/e 49999, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001fbd5baa5b0_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v000001fbd5baa5b0_0;
    %addi 1, 0, 16;
    %assign/vec4 v000001fbd5baa5b0_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001fbd5bab8c0;
T_2 ;
    %wait E_000001fbd5ba0be0;
    %load/vec4 v000001fbd5bab4b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fbd5baaf10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fbd5bab550_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001fbd5baa010_0;
    %assign/vec4 v000001fbd5bab550_0, 0;
    %load/vec4 v000001fbd5baa010_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v000001fbd5bab550_0;
    %nor/r;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v000001fbd5baaf10_0;
    %inv;
    %assign/vec4 v000001fbd5baaf10_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001fbd5bab8c0;
T_3 ;
    %wait E_000001fbd5ba0be0;
    %load/vec4 v000001fbd5bab4b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 5, 0, 16;
    %assign/vec4 v000001fbd5baaa10_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001fbd5baa650_0;
    %flag_set/vec4 8;
    %jmp/1 T_3.4, 8;
    %load/vec4 v000001fbd5bab050_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_3.4;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v000001fbd5baaf10_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.5, 8;
    %pushi/vec4 2, 0, 32;
    %jmp/1 T_3.6, 8;
T_3.5 ; End of true expr.
    %pushi/vec4 5, 0, 32;
    %jmp/0 T_3.6, 8;
 ; End of false expr.
    %blend;
T_3.6;
    %pad/s 16;
    %assign/vec4 v000001fbd5baaa10_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001fbd5bab8c0;
T_4 ;
    %wait E_000001fbd5ba0be0;
    %load/vec4 v000001fbd5bab4b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001fbd5baafb0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001fbd5baa970_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_4.2, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001fbd5baafb0_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v000001fbd5baaab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000001fbd5baafb0_0;
    %addi 1, 0, 16;
    %assign/vec4 v000001fbd5baafb0_0, 0;
T_4.4 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001fbd5bab8c0;
T_5 ;
    %wait E_000001fbd5ba0120;
    %load/vec4 v000001fbd5baab50_0;
    %store/vec4 v000001fbd5baa970_0, 0, 2;
    %load/vec4 v000001fbd5baab50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001fbd5baa970_0, 0, 2;
    %jmp T_5.4;
T_5.0 ;
    %load/vec4 v000001fbd5ba9750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001fbd5baa970_0, 0, 2;
T_5.5 ;
    %jmp T_5.4;
T_5.1 ;
    %load/vec4 v000001fbd5bab410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.7, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001fbd5baa970_0, 0, 2;
    %jmp T_5.8;
T_5.7 ;
    %load/vec4 v000001fbd5bab4b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.9, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001fbd5baa970_0, 0, 2;
    %jmp T_5.10;
T_5.9 ;
    %load/vec4 v000001fbd5baaa10_0;
    %load/vec4 v000001fbd5baafb0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_5.11, 5;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001fbd5baa970_0, 0, 2;
T_5.11 ;
T_5.10 ;
T_5.8 ;
    %jmp T_5.4;
T_5.2 ;
    %load/vec4 v000001fbd5bab410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.13, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001fbd5baa970_0, 0, 2;
    %jmp T_5.14;
T_5.13 ;
    %load/vec4 v000001fbd5bab4b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.15, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001fbd5baa970_0, 0, 2;
    %jmp T_5.16;
T_5.15 ;
    %load/vec4 v000001fbd5baaa10_0;
    %load/vec4 v000001fbd5baafb0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_5.17, 5;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001fbd5baa970_0, 0, 2;
T_5.17 ;
T_5.16 ;
T_5.14 ;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000001fbd5bab8c0;
T_6 ;
    %wait E_000001fbd5ba0be0;
    %load/vec4 v000001fbd5bab4b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001fbd5baab50_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000001fbd5baa970_0;
    %assign/vec4 v000001fbd5baab50_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000001fbd5bab8c0;
T_7 ;
    %wait E_000001fbd5ba0be0;
    %load/vec4 v000001fbd5bab4b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fbd5baa8d0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001fbd5baac90_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.4, 9;
    %load/vec4 v000001fbd5baaab0_0;
    %and;
T_7.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000001fbd5baa8d0_0;
    %inv;
    %assign/vec4 v000001fbd5baa8d0_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v000001fbd5baac90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.5, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fbd5baa8d0_0, 0;
T_7.5 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001fbd5bab8c0;
T_8 ;
    %wait E_000001fbd5ba0be0;
    %load/vec4 v000001fbd5bab4b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fbd5baa830_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000001fbd5baaab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v000001fbd5baa830_0;
    %inv;
    %assign/vec4 v000001fbd5baa830_0, 0;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000001fbd5bab730;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fbd5b9e890_0, 0, 1;
T_9.0 ;
    %delay 5000000, 0;
    %load/vec4 v000001fbd5b9e890_0;
    %inv;
    %store/vec4 v000001fbd5b9e890_0, 0, 1;
    %jmp T_9.0;
    %end;
    .thread T_9;
    .scope S_000001fbd5bab730;
T_10 ;
    %vpi_call/w 3 73 "$dumpfile", "tb_motores_alternados.vcd" {0 0 0};
    %vpi_call/w 3 74 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001fbd5bab730 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fbd5bab2d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fbd5baabf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fbd5bab190_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fbd5baad30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fbd5baae70_0, 0, 1;
    %pushi/vec4 20, 0, 32;
T_10.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.1, 5;
    %jmp/1 T_10.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001fbd5b9ffe0;
    %jmp T_10.0;
T_10.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 83 "$display", "SIM: Acionando START em modo normal (T=%0ds)", P_000001fbd5bae8a8 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fbd5bab2d0_0, 0, 1;
    %pushi/vec4 3, 0, 32;
T_10.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.3, 5;
    %jmp/1 T_10.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001fbd5b9ffe0;
    %jmp T_10.2;
T_10.3 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fbd5bab2d0_0, 0, 1;
    %pushi/vec4 1200000, 0, 32;
T_10.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_10.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001fbd5b9ffe0;
    %jmp T_10.4;
T_10.5 ;
    %pop/vec4 1;
    %vpi_call/w 3 93 "$display", "SIM: Ativando Modo de Teste (I4=1, T=%0ds)", P_000001fbd5bae8e0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fbd5baad30_0, 0, 1;
    %pushi/vec4 800000, 0, 32;
T_10.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_10.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001fbd5b9ffe0;
    %jmp T_10.6;
T_10.7 ;
    %pop/vec4 1;
    %vpi_call/w 3 100 "$display", "SIM: Desativando Modo de Teste e acionando STOP" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fbd5baad30_0, 0, 1;
    %pushi/vec4 600000, 0, 32;
T_10.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_10.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001fbd5b9ffe0;
    %jmp T_10.8;
T_10.9 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fbd5baabf0_0, 0, 1;
    %pushi/vec4 3, 0, 32;
T_10.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.11, 5;
    %jmp/1 T_10.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001fbd5b9ffe0;
    %jmp T_10.10;
T_10.11 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fbd5baabf0_0, 0, 1;
    %pushi/vec4 200000, 0, 32;
T_10.12 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_10.13, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001fbd5b9ffe0;
    %jmp T_10.12;
T_10.13 ;
    %pop/vec4 1;
    %vpi_call/w 3 112 "$display", "SIM: Novo START ap\303\263s STOP, deve come\303\247ar com M1" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fbd5bab2d0_0, 0, 1;
    %pushi/vec4 3, 0, 32;
T_10.14 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.15, 5;
    %jmp/1 T_10.15, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001fbd5b9ffe0;
    %jmp T_10.14;
T_10.15 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fbd5bab2d0_0, 0, 1;
    %pushi/vec4 300000, 0, 32;
T_10.16 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_10.17, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001fbd5b9ffe0;
    %jmp T_10.16;
T_10.17 ;
    %pop/vec4 1;
    %vpi_call/w 3 119 "$display", "SIM: Acionando RESET" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fbd5bab190_0, 0, 1;
    %pushi/vec4 3, 0, 32;
T_10.18 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.19, 5;
    %jmp/1 T_10.19, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001fbd5b9ffe0;
    %jmp T_10.18;
T_10.19 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fbd5bab190_0, 0, 1;
    %pushi/vec4 200000, 0, 32;
T_10.20 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_10.21, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001fbd5b9ffe0;
    %jmp T_10.20;
T_10.21 ;
    %pop/vec4 1;
    %vpi_call/w 3 125 "$display", "SIM: Simula\303\247\303\243o conclu\303\255da com sucesso." {0 0 0};
    %vpi_call/w 3 126 "$finish" {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "tb_motores_alternados.sv";
    "motores_alternados.sv";
