/******************************************************************************
 * COPYRIGHT CRAY INC. ar_nl_lclk_defs.h
 * FILE: ar_nl_lclk_defs.h
 * Created by v2h.c on Wed Oct  8 14:39:00 2014
 ******************************************************************************/

#ifndef _AR_NL_LCLK_DEFS_H_
#define _AR_NL_LCLK_DEFS_H_

#define AR_NL_LCLK_N_MMRS                                         	184
#define AR_NL_LCLK_N_DESCS                                        	0

/*
 *  AR NL_LCLK MMR TABLE ADDRESS DEFINES
 */

/*
 *  AR NL_LCLK MMR ADDRESS DEFINES
 */
#define AR_NL_LCLK_DBG_LM_CTL                                       	(AR_NL_LCLK_BASE+0x0000000000ull)
#define AR_NL_LCLK_DBG_LM_CTL_SIZE                                  	0x0000000008ull
#define AR_NL_LCLK_DBG_LM_CTL_LIMIT                                 	AR_NL_LCLK_DBG_LM_CTL+AR_NL_LCLK_DBG_LM_CTL_SIZE-1
#define AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK              	(AR_NL_LCLK_BASE+0x0000000000ull)
#define AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_SIZE         	0x0000000018ull
#define AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_LIMIT        	AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK+AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_SIZE-1
#define AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_MID_NETLINK             	(AR_NL_LCLK_BASE+0x0000000000ull)
#define AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_MID_NETLINK_SIZE        	0x0000000010ull
#define AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_MID_NETLINK_LIMIT       	AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_MID_NETLINK+AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_MID_NETLINK_SIZE-1
#define AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_LO_NETLINK              	(AR_NL_LCLK_BASE+0x0000000000ull)
#define AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_LO_NETLINK_SIZE         	0x0000000008ull
#define AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_LO_NETLINK_LIMIT        	AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_LO_NETLINK+AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_LO_NETLINK_SIZE-1
#define AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK                	(AR_NL_LCLK_BASE+0x0000000000ull)
#define AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_SIZE           	0x0000000018ull
#define AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_LIMIT          	AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK+AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_SIZE-1
#define AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_MID_NETLINK               	(AR_NL_LCLK_BASE+0x0000000000ull)
#define AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_MID_NETLINK_SIZE          	0x0000000010ull
#define AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_MID_NETLINK_LIMIT         	AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_MID_NETLINK+AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_MID_NETLINK_SIZE-1
#define AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_LO_NETLINK                	(AR_NL_LCLK_BASE+0x0000000000ull)
#define AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_LO_NETLINK_SIZE           	0x0000000008ull
#define AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_LO_NETLINK_LIMIT          	AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_LO_NETLINK+AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_LO_NETLINK_SIZE-1
#define AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK              	(AR_NL_LCLK_BASE+0x0000000000ull)
#define AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_SIZE         	0x0000000018ull
#define AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_LIMIT        	AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK+AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_SIZE-1
#define AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_MID_NETLINK             	(AR_NL_LCLK_BASE+0x0000000000ull)
#define AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_MID_NETLINK_SIZE        	0x0000000010ull
#define AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_MID_NETLINK_LIMIT       	AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_MID_NETLINK+AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_MID_NETLINK_SIZE-1
#define AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_LO_NETLINK              	(AR_NL_LCLK_BASE+0x0000000000ull)
#define AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_LO_NETLINK_SIZE         	0x0000000008ull
#define AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_LO_NETLINK_LIMIT        	AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_LO_NETLINK+AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_LO_NETLINK_SIZE-1
#define AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK                 	(AR_NL_LCLK_BASE+0x0000000000ull)
#define AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_SIZE            	0x0000000018ull
#define AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_LIMIT           	AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK+AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_SIZE-1
#define AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_MID_NETLINK                	(AR_NL_LCLK_BASE+0x0000000000ull)
#define AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_MID_NETLINK_SIZE           	0x0000000010ull
#define AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_MID_NETLINK_LIMIT          	AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_MID_NETLINK+AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_MID_NETLINK_SIZE-1
#define AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_LO_NETLINK                 	(AR_NL_LCLK_BASE+0x0000000000ull)
#define AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_LO_NETLINK_SIZE            	0x0000000008ull
#define AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_LO_NETLINK_LIMIT           	AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_LO_NETLINK+AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_LO_NETLINK_SIZE-1
#define AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK             	(AR_NL_LCLK_BASE+0x0000000000ull)
#define AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_SIZE        	0x0000000018ull
#define AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_LIMIT       	AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK+AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_SIZE-1
#define AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_MID_NETLINK            	(AR_NL_LCLK_BASE+0x0000000000ull)
#define AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_MID_NETLINK_SIZE       	0x0000000010ull
#define AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_MID_NETLINK_LIMIT      	AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_MID_NETLINK+AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_MID_NETLINK_SIZE-1
#define AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_LO_NETLINK             	(AR_NL_LCLK_BASE+0x0000000000ull)
#define AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_LO_NETLINK_SIZE        	0x0000000008ull
#define AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_LO_NETLINK_LIMIT       	AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_LO_NETLINK+AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_LO_NETLINK_SIZE-1
#define AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK                	(AR_NL_LCLK_BASE+0x0000000000ull)
#define AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_SIZE           	0x0000000018ull
#define AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_LIMIT          	AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK+AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_SIZE-1
#define AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_MID_NETLINK               	(AR_NL_LCLK_BASE+0x0000000000ull)
#define AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_MID_NETLINK_SIZE          	0x0000000010ull
#define AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_MID_NETLINK_LIMIT         	AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_MID_NETLINK+AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_MID_NETLINK_SIZE-1
#define AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_LO_NETLINK                	(AR_NL_LCLK_BASE+0x0000000000ull)
#define AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_LO_NETLINK_SIZE           	0x0000000008ull
#define AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_LO_NETLINK_LIMIT          	AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_LO_NETLINK+AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_LO_NETLINK_SIZE-1
#define AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_HI_NETLINK                 	(AR_NL_LCLK_BASE+0x0000000000ull)
#define AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_HI_NETLINK_SIZE            	0x0000000018ull
#define AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_HI_NETLINK_LIMIT           	AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_HI_NETLINK+AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_HI_NETLINK_SIZE-1
#define AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_MID_NETLINK                	(AR_NL_LCLK_BASE+0x0000000000ull)
#define AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_MID_NETLINK_SIZE           	0x0000000010ull
#define AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_MID_NETLINK_LIMIT          	AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_MID_NETLINK+AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_MID_NETLINK_SIZE-1
#define AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_LO_NETLINK                 	(AR_NL_LCLK_BASE+0x0000000000ull)
#define AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_LO_NETLINK_SIZE            	0x0000000008ull
#define AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_LO_NETLINK_LIMIT           	AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_LO_NETLINK+AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_LO_NETLINK_SIZE-1
#define AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_HI_NETLINK                 	(AR_NL_LCLK_BASE+0x0000000000ull)
#define AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_HI_NETLINK_SIZE            	0x0000000018ull
#define AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_HI_NETLINK_LIMIT           	AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_HI_NETLINK+AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_HI_NETLINK_SIZE-1
#define AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_MID_NETLINK                	(AR_NL_LCLK_BASE+0x0000000000ull)
#define AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_MID_NETLINK_SIZE           	0x0000000010ull
#define AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_MID_NETLINK_LIMIT          	AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_MID_NETLINK+AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_MID_NETLINK_SIZE-1
#define AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_LO_NETLINK                 	(AR_NL_LCLK_BASE+0x0000000000ull)
#define AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_LO_NETLINK_SIZE            	0x0000000008ull
#define AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_LO_NETLINK_LIMIT           	AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_LO_NETLINK+AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_LO_NETLINK_SIZE-1
#define AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_HI_NETLINK                  	(AR_NL_LCLK_BASE+0x0000000000ull)
#define AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_HI_NETLINK_SIZE             	0x0000000018ull
#define AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_HI_NETLINK_LIMIT            	AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_HI_NETLINK+AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_HI_NETLINK_SIZE-1
#define AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_MID_NETLINK                 	(AR_NL_LCLK_BASE+0x0000000000ull)
#define AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_MID_NETLINK_SIZE            	0x0000000010ull
#define AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_MID_NETLINK_LIMIT           	AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_MID_NETLINK+AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_MID_NETLINK_SIZE-1
#define AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_LO_NETLINK                  	(AR_NL_LCLK_BASE+0x0000000000ull)
#define AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_LO_NETLINK_SIZE             	0x0000000008ull
#define AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_LO_NETLINK_LIMIT            	AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_LO_NETLINK+AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_LO_NETLINK_SIZE-1
#define AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_HI_NETLINK                	(AR_NL_LCLK_BASE+0x0000000000ull)
#define AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_HI_NETLINK_SIZE           	0x0000000018ull
#define AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_HI_NETLINK_LIMIT          	AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_HI_NETLINK+AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_HI_NETLINK_SIZE-1
#define AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_MID_NETLINK               	(AR_NL_LCLK_BASE+0x0000000000ull)
#define AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_MID_NETLINK_SIZE          	0x0000000010ull
#define AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_MID_NETLINK_LIMIT         	AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_MID_NETLINK+AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_MID_NETLINK_SIZE-1
#define AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_LO_NETLINK                	(AR_NL_LCLK_BASE+0x0000000000ull)
#define AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_LO_NETLINK_SIZE           	0x0000000008ull
#define AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_LO_NETLINK_LIMIT          	AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_LO_NETLINK+AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_LO_NETLINK_SIZE-1
#define AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_HI_NETLINK                	(AR_NL_LCLK_BASE+0x0000000000ull)
#define AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_HI_NETLINK_SIZE           	0x0000000018ull
#define AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_HI_NETLINK_LIMIT          	AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_HI_NETLINK+AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_HI_NETLINK_SIZE-1
#define AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_MID_NETLINK               	(AR_NL_LCLK_BASE+0x0000000000ull)
#define AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_MID_NETLINK_SIZE          	0x0000000010ull
#define AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_MID_NETLINK_LIMIT         	AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_MID_NETLINK+AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_MID_NETLINK_SIZE-1
#define AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_LO_NETLINK                	(AR_NL_LCLK_BASE+0x0000000000ull)
#define AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_LO_NETLINK_SIZE           	0x0000000008ull
#define AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_LO_NETLINK_LIMIT          	AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_LO_NETLINK+AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_LO_NETLINK_SIZE-1
#define AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_HI_NETLINK                 	(AR_NL_LCLK_BASE+0x0000000000ull)
#define AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_HI_NETLINK_SIZE            	0x0000000018ull
#define AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_HI_NETLINK_LIMIT           	AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_HI_NETLINK+AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_HI_NETLINK_SIZE-1
#define AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_MID_NETLINK                	(AR_NL_LCLK_BASE+0x0000000000ull)
#define AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_MID_NETLINK_SIZE           	0x0000000010ull
#define AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_MID_NETLINK_LIMIT          	AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_MID_NETLINK+AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_MID_NETLINK_SIZE-1
#define AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_LO_NETLINK                 	(AR_NL_LCLK_BASE+0x0000000000ull)
#define AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_LO_NETLINK_SIZE            	0x0000000008ull
#define AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_LO_NETLINK_LIMIT           	AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_LO_NETLINK+AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_LO_NETLINK_SIZE-1
#define AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_HI_NETLINK                 	(AR_NL_LCLK_BASE+0x0000000000ull)
#define AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_HI_NETLINK_SIZE            	0x0000000018ull
#define AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_HI_NETLINK_LIMIT           	AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_HI_NETLINK+AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_HI_NETLINK_SIZE-1
#define AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_MID_NETLINK                	(AR_NL_LCLK_BASE+0x0000000000ull)
#define AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_MID_NETLINK_SIZE           	0x0000000010ull
#define AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_MID_NETLINK_LIMIT          	AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_MID_NETLINK+AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_MID_NETLINK_SIZE-1
#define AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_LO_NETLINK                 	(AR_NL_LCLK_BASE+0x0000000000ull)
#define AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_LO_NETLINK_SIZE            	0x0000000008ull
#define AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_LO_NETLINK_LIMIT           	AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_LO_NETLINK+AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_LO_NETLINK_SIZE-1
#define AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_HI_NETLINK                 	(AR_NL_LCLK_BASE+0x0000000000ull)
#define AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_HI_NETLINK_SIZE            	0x0000000018ull
#define AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_HI_NETLINK_LIMIT           	AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_HI_NETLINK+AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_HI_NETLINK_SIZE-1
#define AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_MID_NETLINK                	(AR_NL_LCLK_BASE+0x0000000000ull)
#define AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_MID_NETLINK_SIZE           	0x0000000010ull
#define AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_MID_NETLINK_LIMIT          	AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_MID_NETLINK+AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_MID_NETLINK_SIZE-1
#define AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_LO_NETLINK                 	(AR_NL_LCLK_BASE+0x0000000000ull)
#define AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_LO_NETLINK_SIZE            	0x0000000008ull
#define AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_LO_NETLINK_LIMIT           	AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_LO_NETLINK+AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_LO_NETLINK_SIZE-1
#define AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_HI_NETLINK                  	(AR_NL_LCLK_BASE+0x0000000000ull)
#define AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_HI_NETLINK_SIZE             	0x0000000018ull
#define AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_HI_NETLINK_LIMIT            	AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_HI_NETLINK+AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_HI_NETLINK_SIZE-1
#define AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_MID_NETLINK                 	(AR_NL_LCLK_BASE+0x0000000000ull)
#define AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_MID_NETLINK_SIZE            	0x0000000010ull
#define AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_MID_NETLINK_LIMIT           	AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_MID_NETLINK+AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_MID_NETLINK_SIZE-1
#define AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_LO_NETLINK                  	(AR_NL_LCLK_BASE+0x0000000000ull)
#define AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_LO_NETLINK_SIZE             	0x0000000008ull
#define AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_LO_NETLINK_LIMIT            	AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_LO_NETLINK+AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_LO_NETLINK_SIZE-1
#define AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_HI_NETLINK                	(AR_NL_LCLK_BASE+0x0000000000ull)
#define AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_HI_NETLINK_SIZE           	0x0000000018ull
#define AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_HI_NETLINK_LIMIT          	AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_HI_NETLINK+AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_HI_NETLINK_SIZE-1
#define AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_MID_NETLINK               	(AR_NL_LCLK_BASE+0x0000000000ull)
#define AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_MID_NETLINK_SIZE          	0x0000000010ull
#define AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_MID_NETLINK_LIMIT         	AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_MID_NETLINK+AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_MID_NETLINK_SIZE-1
#define AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_LO_NETLINK                	(AR_NL_LCLK_BASE+0x0000000000ull)
#define AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_LO_NETLINK_SIZE           	0x0000000008ull
#define AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_LO_NETLINK_LIMIT          	AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_LO_NETLINK+AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_LO_NETLINK_SIZE-1
#define AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_HI_NETLINK                	(AR_NL_LCLK_BASE+0x0000000000ull)
#define AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_HI_NETLINK_SIZE           	0x0000000018ull
#define AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_HI_NETLINK_LIMIT          	AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_HI_NETLINK+AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_HI_NETLINK_SIZE-1
#define AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_MID_NETLINK               	(AR_NL_LCLK_BASE+0x0000000000ull)
#define AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_MID_NETLINK_SIZE          	0x0000000010ull
#define AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_MID_NETLINK_LIMIT         	AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_MID_NETLINK+AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_MID_NETLINK_SIZE-1
#define AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_LO_NETLINK                	(AR_NL_LCLK_BASE+0x0000000000ull)
#define AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_LO_NETLINK_SIZE           	0x0000000008ull
#define AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_LO_NETLINK_LIMIT          	AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_LO_NETLINK+AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_LO_NETLINK_SIZE-1
#define AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_HI_NETLINK                 	(AR_NL_LCLK_BASE+0x0000000000ull)
#define AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_HI_NETLINK_SIZE            	0x0000000018ull
#define AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_HI_NETLINK_LIMIT           	AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_HI_NETLINK+AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_HI_NETLINK_SIZE-1
#define AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_MID_NETLINK                	(AR_NL_LCLK_BASE+0x0000000000ull)
#define AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_MID_NETLINK_SIZE           	0x0000000010ull
#define AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_MID_NETLINK_LIMIT          	AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_MID_NETLINK+AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_MID_NETLINK_SIZE-1
#define AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_LO_NETLINK                 	(AR_NL_LCLK_BASE+0x0000000000ull)
#define AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_LO_NETLINK_SIZE            	0x0000000008ull
#define AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_LO_NETLINK_LIMIT           	AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_LO_NETLINK+AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_LO_NETLINK_SIZE-1
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_HI_NETLINK                     	(AR_NL_LCLK_BASE+0x0000000000ull)
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_HI_NETLINK_SIZE                	0x0000000018ull
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_HI_NETLINK_LIMIT               	AR_NL_LCLK_MMR_BLOCK_CCLK_19_HI_NETLINK+AR_NL_LCLK_MMR_BLOCK_CCLK_19_HI_NETLINK_SIZE-1
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK                    	(AR_NL_LCLK_BASE+0x0000000000ull)
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_SIZE               	0x0000000010ull
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_LIMIT              	AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK+AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_SIZE-1
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK                     	(AR_NL_LCLK_BASE+0x0000000000ull)
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_SIZE                	0x0000000008ull
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_LIMIT               	AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK+AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_SIZE-1
#define AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_HI_NETLINK                 	(AR_NL_LCLK_BASE+0x0000000000ull)
#define AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_HI_NETLINK_SIZE            	0x0000000018ull
#define AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_HI_NETLINK_LIMIT           	AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_HI_NETLINK+AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_HI_NETLINK_SIZE-1
#define AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_MID_NETLINK                	(AR_NL_LCLK_BASE+0x0000000000ull)
#define AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_MID_NETLINK_SIZE           	0x0000000010ull
#define AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_MID_NETLINK_LIMIT          	AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_MID_NETLINK+AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_MID_NETLINK_SIZE-1
#define AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_LO_NETLINK                 	(AR_NL_LCLK_BASE+0x0000000000ull)
#define AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_LO_NETLINK_SIZE            	0x0000000008ull
#define AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_LO_NETLINK_LIMIT           	AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_LO_NETLINK+AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_LO_NETLINK_SIZE-1
#define AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_HI_NETLINK                 	(AR_NL_LCLK_BASE+0x0000000000ull)
#define AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_HI_NETLINK_SIZE            	0x0000000018ull
#define AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_HI_NETLINK_LIMIT           	AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_HI_NETLINK+AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_HI_NETLINK_SIZE-1
#define AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_MID_NETLINK                	(AR_NL_LCLK_BASE+0x0000000000ull)
#define AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_MID_NETLINK_SIZE           	0x0000000010ull
#define AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_MID_NETLINK_LIMIT          	AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_MID_NETLINK+AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_MID_NETLINK_SIZE-1
#define AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_LO_NETLINK                 	(AR_NL_LCLK_BASE+0x0000000000ull)
#define AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_LO_NETLINK_SIZE            	0x0000000008ull
#define AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_LO_NETLINK_LIMIT           	AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_LO_NETLINK+AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_LO_NETLINK_SIZE-1
#define AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_HI_NETLINK                 	(AR_NL_LCLK_BASE+0x0000000000ull)
#define AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_HI_NETLINK_SIZE            	0x0000000018ull
#define AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_HI_NETLINK_LIMIT           	AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_HI_NETLINK+AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_HI_NETLINK_SIZE-1
#define AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_MID_NETLINK                	(AR_NL_LCLK_BASE+0x0000000000ull)
#define AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_MID_NETLINK_SIZE           	0x0000000010ull
#define AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_MID_NETLINK_LIMIT          	AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_MID_NETLINK+AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_MID_NETLINK_SIZE-1
#define AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_LO_NETLINK                 	(AR_NL_LCLK_BASE+0x0000000000ull)
#define AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_LO_NETLINK_SIZE            	0x0000000008ull
#define AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_LO_NETLINK_LIMIT           	AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_LO_NETLINK+AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_LO_NETLINK_SIZE-1
#define AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_HI_NETLINK                 	(AR_NL_LCLK_BASE+0x0000000000ull)
#define AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_HI_NETLINK_SIZE            	0x0000000018ull
#define AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_HI_NETLINK_LIMIT           	AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_HI_NETLINK+AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_HI_NETLINK_SIZE-1
#define AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_MID_NETLINK                	(AR_NL_LCLK_BASE+0x0000000000ull)
#define AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_MID_NETLINK_SIZE           	0x0000000010ull
#define AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_MID_NETLINK_LIMIT          	AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_MID_NETLINK+AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_MID_NETLINK_SIZE-1
#define AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_LO_NETLINK                 	(AR_NL_LCLK_BASE+0x0000000000ull)
#define AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_LO_NETLINK_SIZE            	0x0000000008ull
#define AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_LO_NETLINK_LIMIT           	AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_LO_NETLINK+AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_LO_NETLINK_SIZE-1
#define AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_HI_NETLINK                	(AR_NL_LCLK_BASE+0x0000000000ull)
#define AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_HI_NETLINK_SIZE           	0x0000000018ull
#define AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_HI_NETLINK_LIMIT          	AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_HI_NETLINK+AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_HI_NETLINK_SIZE-1
#define AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_MID_NETLINK               	(AR_NL_LCLK_BASE+0x0000000000ull)
#define AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_MID_NETLINK_SIZE          	0x0000000010ull
#define AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_MID_NETLINK_LIMIT         	AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_MID_NETLINK+AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_MID_NETLINK_SIZE-1
#define AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_LO_NETLINK                	(AR_NL_LCLK_BASE+0x0000000000ull)
#define AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_LO_NETLINK_SIZE           	0x0000000008ull
#define AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_LO_NETLINK_LIMIT          	AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_LO_NETLINK+AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_LO_NETLINK_SIZE-1
#define AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_HI_NETLINK                	(AR_NL_LCLK_BASE+0x0000000000ull)
#define AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_HI_NETLINK_SIZE           	0x0000000018ull
#define AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_HI_NETLINK_LIMIT          	AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_HI_NETLINK+AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_HI_NETLINK_SIZE-1
#define AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_MID_NETLINK               	(AR_NL_LCLK_BASE+0x0000000000ull)
#define AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_MID_NETLINK_SIZE          	0x0000000010ull
#define AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_MID_NETLINK_LIMIT         	AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_MID_NETLINK+AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_MID_NETLINK_SIZE-1
#define AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_LO_NETLINK                	(AR_NL_LCLK_BASE+0x0000000000ull)
#define AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_LO_NETLINK_SIZE           	0x0000000008ull
#define AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_LO_NETLINK_LIMIT          	AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_LO_NETLINK+AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_LO_NETLINK_SIZE-1
#define AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_HI_NETLINK                	(AR_NL_LCLK_BASE+0x0000000000ull)
#define AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_HI_NETLINK_SIZE           	0x0000000018ull
#define AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_HI_NETLINK_LIMIT          	AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_HI_NETLINK+AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_HI_NETLINK_SIZE-1
#define AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_MID_NETLINK               	(AR_NL_LCLK_BASE+0x0000000000ull)
#define AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_MID_NETLINK_SIZE          	0x0000000010ull
#define AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_MID_NETLINK_LIMIT         	AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_MID_NETLINK+AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_MID_NETLINK_SIZE-1
#define AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_LO_NETLINK                	(AR_NL_LCLK_BASE+0x0000000000ull)
#define AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_LO_NETLINK_SIZE           	0x0000000008ull
#define AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_LO_NETLINK_LIMIT          	AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_LO_NETLINK+AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_LO_NETLINK_SIZE-1
#define AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_HI_NETLINK                	(AR_NL_LCLK_BASE+0x0000000000ull)
#define AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_HI_NETLINK_SIZE           	0x0000000018ull
#define AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_HI_NETLINK_LIMIT          	AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_HI_NETLINK+AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_HI_NETLINK_SIZE-1
#define AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_MID_NETLINK               	(AR_NL_LCLK_BASE+0x0000000000ull)
#define AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_MID_NETLINK_SIZE          	0x0000000010ull
#define AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_MID_NETLINK_LIMIT         	AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_MID_NETLINK+AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_MID_NETLINK_SIZE-1
#define AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_LO_NETLINK                	(AR_NL_LCLK_BASE+0x0000000000ull)
#define AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_LO_NETLINK_SIZE           	0x0000000008ull
#define AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_LO_NETLINK_LIMIT          	AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_LO_NETLINK+AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_LO_NETLINK_SIZE-1
#define AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_HI_NETLINK                 	(AR_NL_LCLK_BASE+0x0000000000ull)
#define AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_HI_NETLINK_SIZE            	0x0000000018ull
#define AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_HI_NETLINK_LIMIT           	AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_HI_NETLINK+AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_HI_NETLINK_SIZE-1
#define AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_MID_NETLINK                	(AR_NL_LCLK_BASE+0x0000000000ull)
#define AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_MID_NETLINK_SIZE           	0x0000000010ull
#define AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_MID_NETLINK_LIMIT          	AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_MID_NETLINK+AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_MID_NETLINK_SIZE-1
#define AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_LO_NETLINK                 	(AR_NL_LCLK_BASE+0x0000000000ull)
#define AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_LO_NETLINK_SIZE            	0x0000000008ull
#define AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_LO_NETLINK_LIMIT           	AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_LO_NETLINK+AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_LO_NETLINK_SIZE-1
#define AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_HI_NETLINK                 	(AR_NL_LCLK_BASE+0x0000000000ull)
#define AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_HI_NETLINK_SIZE            	0x0000000018ull
#define AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_HI_NETLINK_LIMIT           	AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_HI_NETLINK+AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_HI_NETLINK_SIZE-1
#define AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_MID_NETLINK                	(AR_NL_LCLK_BASE+0x0000000000ull)
#define AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_MID_NETLINK_SIZE           	0x0000000010ull
#define AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_MID_NETLINK_LIMIT          	AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_MID_NETLINK+AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_MID_NETLINK_SIZE-1
#define AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_LO_NETLINK                 	(AR_NL_LCLK_BASE+0x0000000000ull)
#define AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_LO_NETLINK_SIZE            	0x0000000008ull
#define AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_LO_NETLINK_LIMIT           	AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_LO_NETLINK+AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_LO_NETLINK_SIZE-1
#define AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_HI_NETLINK                 	(AR_NL_LCLK_BASE+0x0000000000ull)
#define AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_HI_NETLINK_SIZE            	0x0000000018ull
#define AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_HI_NETLINK_LIMIT           	AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_HI_NETLINK+AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_HI_NETLINK_SIZE-1
#define AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_MID_NETLINK                	(AR_NL_LCLK_BASE+0x0000000000ull)
#define AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_MID_NETLINK_SIZE           	0x0000000010ull
#define AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_MID_NETLINK_LIMIT          	AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_MID_NETLINK+AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_MID_NETLINK_SIZE-1
#define AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_LO_NETLINK                 	(AR_NL_LCLK_BASE+0x0000000000ull)
#define AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_LO_NETLINK_SIZE            	0x0000000008ull
#define AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_LO_NETLINK_LIMIT           	AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_LO_NETLINK+AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_LO_NETLINK_SIZE-1
#define AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_HI_NETLINK                 	(AR_NL_LCLK_BASE+0x0000000000ull)
#define AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_HI_NETLINK_SIZE            	0x0000000018ull
#define AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_HI_NETLINK_LIMIT           	AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_HI_NETLINK+AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_HI_NETLINK_SIZE-1
#define AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_MID_NETLINK                	(AR_NL_LCLK_BASE+0x0000000000ull)
#define AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_MID_NETLINK_SIZE           	0x0000000010ull
#define AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_MID_NETLINK_LIMIT          	AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_MID_NETLINK+AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_MID_NETLINK_SIZE-1
#define AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_LO_NETLINK                 	(AR_NL_LCLK_BASE+0x0000000000ull)
#define AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_LO_NETLINK_SIZE            	0x0000000008ull
#define AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_LO_NETLINK_LIMIT           	AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_LO_NETLINK+AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_LO_NETLINK_SIZE-1
#define AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_HI_NETLINK                	(AR_NL_LCLK_BASE+0x0000000000ull)
#define AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_HI_NETLINK_SIZE           	0x0000000018ull
#define AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_HI_NETLINK_LIMIT          	AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_HI_NETLINK+AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_HI_NETLINK_SIZE-1
#define AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_MID_NETLINK               	(AR_NL_LCLK_BASE+0x0000000000ull)
#define AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_MID_NETLINK_SIZE          	0x0000000010ull
#define AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_MID_NETLINK_LIMIT         	AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_MID_NETLINK+AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_MID_NETLINK_SIZE-1
#define AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_LO_NETLINK                	(AR_NL_LCLK_BASE+0x0000000000ull)
#define AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_LO_NETLINK_SIZE           	0x0000000008ull
#define AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_LO_NETLINK_LIMIT          	AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_LO_NETLINK+AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_LO_NETLINK_SIZE-1
#define AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_HI_NETLINK                	(AR_NL_LCLK_BASE+0x0000000000ull)
#define AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_HI_NETLINK_SIZE           	0x0000000018ull
#define AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_HI_NETLINK_LIMIT          	AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_HI_NETLINK+AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_HI_NETLINK_SIZE-1
#define AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_MID_NETLINK               	(AR_NL_LCLK_BASE+0x0000000000ull)
#define AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_MID_NETLINK_SIZE          	0x0000000010ull
#define AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_MID_NETLINK_LIMIT         	AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_MID_NETLINK+AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_MID_NETLINK_SIZE-1
#define AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_LO_NETLINK                	(AR_NL_LCLK_BASE+0x0000000000ull)
#define AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_LO_NETLINK_SIZE           	0x0000000008ull
#define AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_LO_NETLINK_LIMIT          	AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_LO_NETLINK+AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_LO_NETLINK_SIZE-1
#define AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_HI_NETLINK                	(AR_NL_LCLK_BASE+0x0000000000ull)
#define AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_HI_NETLINK_SIZE           	0x0000000018ull
#define AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_HI_NETLINK_LIMIT          	AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_HI_NETLINK+AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_HI_NETLINK_SIZE-1
#define AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_MID_NETLINK               	(AR_NL_LCLK_BASE+0x0000000000ull)
#define AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_MID_NETLINK_SIZE          	0x0000000010ull
#define AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_MID_NETLINK_LIMIT         	AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_MID_NETLINK+AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_MID_NETLINK_SIZE-1
#define AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_LO_NETLINK                	(AR_NL_LCLK_BASE+0x0000000000ull)
#define AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_LO_NETLINK_SIZE           	0x0000000008ull
#define AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_LO_NETLINK_LIMIT          	AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_LO_NETLINK+AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_LO_NETLINK_SIZE-1
#define AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_HI_NETLINK                	(AR_NL_LCLK_BASE+0x0000000000ull)
#define AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_HI_NETLINK_SIZE           	0x0000000018ull
#define AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_HI_NETLINK_LIMIT          	AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_HI_NETLINK+AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_HI_NETLINK_SIZE-1
#define AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_MID_NETLINK               	(AR_NL_LCLK_BASE+0x0000000000ull)
#define AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_MID_NETLINK_SIZE          	0x0000000010ull
#define AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_MID_NETLINK_LIMIT         	AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_MID_NETLINK+AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_MID_NETLINK_SIZE-1
#define AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_LO_NETLINK                	(AR_NL_LCLK_BASE+0x0000000000ull)
#define AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_LO_NETLINK_SIZE           	0x0000000008ull
#define AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_LO_NETLINK_LIMIT          	AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_LO_NETLINK+AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_LO_NETLINK_SIZE-1
#define AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_HI_NETLINK                 	(AR_NL_LCLK_BASE+0x0000000000ull)
#define AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_HI_NETLINK_SIZE            	0x0000000018ull
#define AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_HI_NETLINK_LIMIT           	AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_HI_NETLINK+AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_HI_NETLINK_SIZE-1
#define AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_MID_NETLINK                	(AR_NL_LCLK_BASE+0x0000000000ull)
#define AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_MID_NETLINK_SIZE           	0x0000000010ull
#define AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_MID_NETLINK_LIMIT          	AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_MID_NETLINK+AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_MID_NETLINK_SIZE-1
#define AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_LO_NETLINK                 	(AR_NL_LCLK_BASE+0x0000000000ull)
#define AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_LO_NETLINK_SIZE            	0x0000000008ull
#define AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_LO_NETLINK_LIMIT           	AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_LO_NETLINK+AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_LO_NETLINK_SIZE-1
#define AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_HI_NETLINK                 	(AR_NL_LCLK_BASE+0x0000000000ull)
#define AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_HI_NETLINK_SIZE            	0x0000000018ull
#define AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_HI_NETLINK_LIMIT           	AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_HI_NETLINK+AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_HI_NETLINK_SIZE-1
#define AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_MID_NETLINK                	(AR_NL_LCLK_BASE+0x0000000000ull)
#define AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_MID_NETLINK_SIZE           	0x0000000010ull
#define AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_MID_NETLINK_LIMIT          	AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_MID_NETLINK+AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_MID_NETLINK_SIZE-1
#define AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_LO_NETLINK                 	(AR_NL_LCLK_BASE+0x0000000000ull)
#define AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_LO_NETLINK_SIZE            	0x0000000008ull
#define AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_LO_NETLINK_LIMIT           	AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_LO_NETLINK+AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_LO_NETLINK_SIZE-1
#define AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_HI_NETLINK                 	(AR_NL_LCLK_BASE+0x0000000000ull)
#define AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_HI_NETLINK_SIZE            	0x0000000018ull
#define AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_HI_NETLINK_LIMIT           	AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_HI_NETLINK+AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_HI_NETLINK_SIZE-1
#define AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_MID_NETLINK                	(AR_NL_LCLK_BASE+0x0000000000ull)
#define AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_MID_NETLINK_SIZE           	0x0000000010ull
#define AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_MID_NETLINK_LIMIT          	AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_MID_NETLINK+AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_MID_NETLINK_SIZE-1
#define AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_LO_NETLINK                 	(AR_NL_LCLK_BASE+0x0000000000ull)
#define AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_LO_NETLINK_SIZE            	0x0000000008ull
#define AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_LO_NETLINK_LIMIT           	AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_LO_NETLINK+AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_LO_NETLINK_SIZE-1
#define AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_HI_NETLINK                	(AR_NL_LCLK_BASE+0x0000000000ull)
#define AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_HI_NETLINK_SIZE           	0x0000000018ull
#define AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_HI_NETLINK_LIMIT          	AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_HI_NETLINK+AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_HI_NETLINK_SIZE-1
#define AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_MID_NETLINK               	(AR_NL_LCLK_BASE+0x0000000000ull)
#define AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_MID_NETLINK_SIZE          	0x0000000010ull
#define AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_MID_NETLINK_LIMIT         	AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_MID_NETLINK+AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_MID_NETLINK_SIZE-1
#define AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_LO_NETLINK                	(AR_NL_LCLK_BASE+0x0000000000ull)
#define AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_LO_NETLINK_SIZE           	0x0000000008ull
#define AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_LO_NETLINK_LIMIT          	AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_LO_NETLINK+AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_LO_NETLINK_SIZE-1
#define AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_HI_NETLINK                	(AR_NL_LCLK_BASE+0x0000000000ull)
#define AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_HI_NETLINK_SIZE           	0x0000000018ull
#define AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_HI_NETLINK_LIMIT          	AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_HI_NETLINK+AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_HI_NETLINK_SIZE-1
#define AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_MID_NETLINK               	(AR_NL_LCLK_BASE+0x0000000000ull)
#define AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_MID_NETLINK_SIZE          	0x0000000010ull
#define AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_MID_NETLINK_LIMIT         	AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_MID_NETLINK+AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_MID_NETLINK_SIZE-1
#define AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_LO_NETLINK                	(AR_NL_LCLK_BASE+0x0000000000ull)
#define AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_LO_NETLINK_SIZE           	0x0000000008ull
#define AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_LO_NETLINK_LIMIT          	AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_LO_NETLINK+AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_LO_NETLINK_SIZE-1
#define AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_HI_NETLINK                	(AR_NL_LCLK_BASE+0x0000000000ull)
#define AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_HI_NETLINK_SIZE           	0x0000000018ull
#define AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_HI_NETLINK_LIMIT          	AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_HI_NETLINK+AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_HI_NETLINK_SIZE-1
#define AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_MID_NETLINK               	(AR_NL_LCLK_BASE+0x0000000000ull)
#define AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_MID_NETLINK_SIZE          	0x0000000010ull
#define AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_MID_NETLINK_LIMIT         	AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_MID_NETLINK+AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_MID_NETLINK_SIZE-1
#define AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_LO_NETLINK                	(AR_NL_LCLK_BASE+0x0000000000ull)
#define AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_LO_NETLINK_SIZE           	0x0000000008ull
#define AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_LO_NETLINK_LIMIT          	AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_LO_NETLINK+AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_LO_NETLINK_SIZE-1
#define AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_HI_NETLINK                	(AR_NL_LCLK_BASE+0x0000000000ull)
#define AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_HI_NETLINK_SIZE           	0x0000000018ull
#define AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_HI_NETLINK_LIMIT          	AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_HI_NETLINK+AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_HI_NETLINK_SIZE-1
#define AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_MID_NETLINK               	(AR_NL_LCLK_BASE+0x0000000000ull)
#define AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_MID_NETLINK_SIZE          	0x0000000010ull
#define AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_MID_NETLINK_LIMIT         	AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_MID_NETLINK+AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_MID_NETLINK_SIZE-1
#define AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_LO_NETLINK                	(AR_NL_LCLK_BASE+0x0000000000ull)
#define AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_LO_NETLINK_SIZE           	0x0000000008ull
#define AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_LO_NETLINK_LIMIT          	AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_LO_NETLINK+AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_LO_NETLINK_SIZE-1
#define AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_HI_NETLINK                	(AR_NL_LCLK_BASE+0x0000000000ull)
#define AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_HI_NETLINK_SIZE           	0x0000000018ull
#define AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_HI_NETLINK_LIMIT          	AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_HI_NETLINK+AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_HI_NETLINK_SIZE-1
#define AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_MID_NETLINK               	(AR_NL_LCLK_BASE+0x0000000000ull)
#define AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_MID_NETLINK_SIZE          	0x0000000010ull
#define AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_MID_NETLINK_LIMIT         	AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_MID_NETLINK+AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_MID_NETLINK_SIZE-1
#define AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_LO_NETLINK                	(AR_NL_LCLK_BASE+0x0000000000ull)
#define AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_LO_NETLINK_SIZE           	0x0000000008ull
#define AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_LO_NETLINK_LIMIT          	AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_LO_NETLINK+AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_LO_NETLINK_SIZE-1
#define AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_HI_NETLINK                	(AR_NL_LCLK_BASE+0x0000000000ull)
#define AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_HI_NETLINK_SIZE           	0x0000000018ull
#define AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_HI_NETLINK_LIMIT          	AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_HI_NETLINK+AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_HI_NETLINK_SIZE-1
#define AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_MID_NETLINK               	(AR_NL_LCLK_BASE+0x0000000000ull)
#define AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_MID_NETLINK_SIZE          	0x0000000010ull
#define AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_MID_NETLINK_LIMIT         	AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_MID_NETLINK+AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_MID_NETLINK_SIZE-1
#define AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_LO_NETLINK                	(AR_NL_LCLK_BASE+0x0000000000ull)
#define AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_LO_NETLINK_SIZE           	0x0000000008ull
#define AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_LO_NETLINK_LIMIT          	AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_LO_NETLINK+AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_LO_NETLINK_SIZE-1
#define AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_HI_NETLINK                	(AR_NL_LCLK_BASE+0x0000000000ull)
#define AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_HI_NETLINK_SIZE           	0x0000000018ull
#define AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_HI_NETLINK_LIMIT          	AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_HI_NETLINK+AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_HI_NETLINK_SIZE-1
#define AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_MID_NETLINK               	(AR_NL_LCLK_BASE+0x0000000000ull)
#define AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_MID_NETLINK_SIZE          	0x0000000010ull
#define AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_MID_NETLINK_LIMIT         	AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_MID_NETLINK+AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_MID_NETLINK_SIZE-1
#define AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_LO_NETLINK                	(AR_NL_LCLK_BASE+0x0000000000ull)
#define AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_LO_NETLINK_SIZE           	0x0000000008ull
#define AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_LO_NETLINK_LIMIT          	AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_LO_NETLINK+AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_LO_NETLINK_SIZE-1
#define AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_HI_NETLINK                	(AR_NL_LCLK_BASE+0x0000000000ull)
#define AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_HI_NETLINK_SIZE           	0x0000000018ull
#define AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_HI_NETLINK_LIMIT          	AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_HI_NETLINK+AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_HI_NETLINK_SIZE-1
#define AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_MID_NETLINK               	(AR_NL_LCLK_BASE+0x0000000000ull)
#define AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_MID_NETLINK_SIZE          	0x0000000010ull
#define AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_MID_NETLINK_LIMIT         	AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_MID_NETLINK+AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_MID_NETLINK_SIZE-1
#define AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_LO_NETLINK                	(AR_NL_LCLK_BASE+0x0000000000ull)
#define AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_LO_NETLINK_SIZE           	0x0000000008ull
#define AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_LO_NETLINK_LIMIT          	AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_LO_NETLINK+AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_LO_NETLINK_SIZE-1
#define AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_HI_NETLINK                	(AR_NL_LCLK_BASE+0x0000000000ull)
#define AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_HI_NETLINK_SIZE           	0x0000000018ull
#define AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_HI_NETLINK_LIMIT          	AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_HI_NETLINK+AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_HI_NETLINK_SIZE-1
#define AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_MID_NETLINK               	(AR_NL_LCLK_BASE+0x0000000000ull)
#define AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_MID_NETLINK_SIZE          	0x0000000010ull
#define AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_MID_NETLINK_LIMIT         	AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_MID_NETLINK+AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_MID_NETLINK_SIZE-1
#define AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_LO_NETLINK                	(AR_NL_LCLK_BASE+0x0000000000ull)
#define AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_LO_NETLINK_SIZE           	0x0000000008ull
#define AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_LO_NETLINK_LIMIT          	AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_LO_NETLINK+AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_LO_NETLINK_SIZE-1
#define AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_HI_NETLINK                	(AR_NL_LCLK_BASE+0x0000000000ull)
#define AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_HI_NETLINK_SIZE           	0x0000000018ull
#define AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_HI_NETLINK_LIMIT          	AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_HI_NETLINK+AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_HI_NETLINK_SIZE-1
#define AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_MID_NETLINK               	(AR_NL_LCLK_BASE+0x0000000000ull)
#define AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_MID_NETLINK_SIZE          	0x0000000010ull
#define AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_MID_NETLINK_LIMIT         	AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_MID_NETLINK+AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_MID_NETLINK_SIZE-1
#define AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_LO_NETLINK                	(AR_NL_LCLK_BASE+0x0000000000ull)
#define AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_LO_NETLINK_SIZE           	0x0000000008ull
#define AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_LO_NETLINK_LIMIT          	AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_LO_NETLINK+AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_LO_NETLINK_SIZE-1
#define AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_HI_NETLINK                	(AR_NL_LCLK_BASE+0x0000000000ull)
#define AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_HI_NETLINK_SIZE           	0x0000000018ull
#define AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_HI_NETLINK_LIMIT          	AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_HI_NETLINK+AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_HI_NETLINK_SIZE-1
#define AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_MID_NETLINK               	(AR_NL_LCLK_BASE+0x0000000000ull)
#define AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_MID_NETLINK_SIZE          	0x0000000010ull
#define AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_MID_NETLINK_LIMIT         	AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_MID_NETLINK+AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_MID_NETLINK_SIZE-1
#define AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_LO_NETLINK                	(AR_NL_LCLK_BASE+0x0000000000ull)
#define AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_LO_NETLINK_SIZE           	0x0000000008ull
#define AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_LO_NETLINK_LIMIT          	AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_LO_NETLINK+AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_LO_NETLINK_SIZE-1
#define AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_HI_NETLINK                	(AR_NL_LCLK_BASE+0x0000000000ull)
#define AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_HI_NETLINK_SIZE           	0x0000000018ull
#define AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_HI_NETLINK_LIMIT          	AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_HI_NETLINK+AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_HI_NETLINK_SIZE-1
#define AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_MID_NETLINK               	(AR_NL_LCLK_BASE+0x0000000000ull)
#define AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_MID_NETLINK_SIZE          	0x0000000010ull
#define AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_MID_NETLINK_LIMIT         	AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_MID_NETLINK+AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_MID_NETLINK_SIZE-1
#define AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_LO_NETLINK                	(AR_NL_LCLK_BASE+0x0000000000ull)
#define AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_LO_NETLINK_SIZE           	0x0000000008ull
#define AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_LO_NETLINK_LIMIT          	AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_LO_NETLINK+AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_LO_NETLINK_SIZE-1
#define AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_HI_NETLINK                	(AR_NL_LCLK_BASE+0x0000000000ull)
#define AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_HI_NETLINK_SIZE           	0x0000000018ull
#define AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_HI_NETLINK_LIMIT          	AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_HI_NETLINK+AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_HI_NETLINK_SIZE-1
#define AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_MID_NETLINK               	(AR_NL_LCLK_BASE+0x0000000000ull)
#define AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_MID_NETLINK_SIZE          	0x0000000010ull
#define AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_MID_NETLINK_LIMIT         	AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_MID_NETLINK+AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_MID_NETLINK_SIZE-1
#define AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_LO_NETLINK                	(AR_NL_LCLK_BASE+0x0000000000ull)
#define AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_LO_NETLINK_SIZE           	0x0000000008ull
#define AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_LO_NETLINK_LIMIT          	AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_LO_NETLINK+AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_LO_NETLINK_SIZE-1
#define AR_NL_LCLK_DBG_LM_PTRS                                      	(AR_NL_LCLK_BASE+0x0000000008ull)
#define AR_NL_LCLK_DBG_LM_PTRS_SIZE                                 	0x0000000008ull
#define AR_NL_LCLK_DBG_LM_PTRS_LIMIT                                	AR_NL_LCLK_DBG_LM_PTRS+AR_NL_LCLK_DBG_LM_PTRS_SIZE-1
#define AR_NL_LCLK_DBG_LM_READ_LO                                   	(AR_NL_LCLK_BASE+0x0000000010ull)
#define AR_NL_LCLK_DBG_LM_READ_LO_SIZE                              	0x0000000008ull
#define AR_NL_LCLK_DBG_LM_READ_LO_LIMIT                             	AR_NL_LCLK_DBG_LM_READ_LO+AR_NL_LCLK_DBG_LM_READ_LO_SIZE-1
#define AR_NL_LCLK_DBG_LM_READ_MID                                  	(AR_NL_LCLK_BASE+0x0000000018ull)
#define AR_NL_LCLK_DBG_LM_READ_MID_SIZE                             	0x0000000008ull
#define AR_NL_LCLK_DBG_LM_READ_MID_LIMIT                            	AR_NL_LCLK_DBG_LM_READ_MID+AR_NL_LCLK_DBG_LM_READ_MID_SIZE-1
#define AR_NL_LCLK_DBG_LM_READ_HI                                   	(AR_NL_LCLK_BASE+0x0000000020ull)
#define AR_NL_LCLK_DBG_LM_READ_HI_SIZE                              	0x0000000008ull
#define AR_NL_LCLK_DBG_LM_READ_HI_LIMIT                             	AR_NL_LCLK_DBG_LM_READ_HI+AR_NL_LCLK_DBG_LM_READ_HI_SIZE-1
#define AR_NL_LCLK_DBG_LM_SNAP_SEL                                  	(AR_NL_LCLK_BASE+0x0000000030ull)
#define AR_NL_LCLK_DBG_LM_SNAP_SEL_SIZE                             	0x0000000008ull
#define AR_NL_LCLK_DBG_LM_SNAP_SEL_LIMIT                            	AR_NL_LCLK_DBG_LM_SNAP_SEL+AR_NL_LCLK_DBG_LM_SNAP_SEL_SIZE-1
#define AR_NL_LCLK_DBG_LM_SNAP_DLO                                  	(AR_NL_LCLK_BASE+0x0000000038ull)
#define AR_NL_LCLK_DBG_LM_SNAP_DLO_SIZE                             	0x0000000008ull
#define AR_NL_LCLK_DBG_LM_SNAP_DLO_LIMIT                            	AR_NL_LCLK_DBG_LM_SNAP_DLO+AR_NL_LCLK_DBG_LM_SNAP_DLO_SIZE-1
#define AR_NL_LCLK_DBG_LM_SNAP_DMID                                 	(AR_NL_LCLK_BASE+0x0000000040ull)
#define AR_NL_LCLK_DBG_LM_SNAP_DMID_SIZE                            	0x0000000008ull
#define AR_NL_LCLK_DBG_LM_SNAP_DMID_LIMIT                           	AR_NL_LCLK_DBG_LM_SNAP_DMID+AR_NL_LCLK_DBG_LM_SNAP_DMID_SIZE-1
#define AR_NL_LCLK_DBG_LM_SNAP_DHI                                  	(AR_NL_LCLK_BASE+0x0000000048ull)
#define AR_NL_LCLK_DBG_LM_SNAP_DHI_SIZE                             	0x0000000008ull
#define AR_NL_LCLK_DBG_LM_SNAP_DHI_LIMIT                            	AR_NL_LCLK_DBG_LM_SNAP_DHI+AR_NL_LCLK_DBG_LM_SNAP_DHI_SIZE-1
#define AR_NL_LCLK_DBG_LM_REM_TRIG                                  	(AR_NL_LCLK_BASE+0x0000000050ull)
#define AR_NL_LCLK_DBG_LM_REM_TRIG_SIZE                             	0x0000000008ull
#define AR_NL_LCLK_DBG_LM_REM_TRIG_LIMIT                            	AR_NL_LCLK_DBG_LM_REM_TRIG+AR_NL_LCLK_DBG_LM_REM_TRIG_SIZE-1
#define AR_NL_LCLK_DBG_LM_TRIG_STS                                  	(AR_NL_LCLK_BASE+0x0000000058ull)
#define AR_NL_LCLK_DBG_LM_TRIG_STS_SIZE                             	0x0000000008ull
#define AR_NL_LCLK_DBG_LM_TRIG_STS_LIMIT                            	AR_NL_LCLK_DBG_LM_TRIG_STS+AR_NL_LCLK_DBG_LM_TRIG_STS_SIZE-1
#define AR_NL_LCLK_DBG_ERRINJ_LM                                    	(AR_NL_LCLK_BASE+0x0000000060ull)
#define AR_NL_LCLK_DBG_ERRINJ_LM_SIZE                               	0x0000000008ull
#define AR_NL_LCLK_DBG_ERRINJ_LM_LIMIT                              	AR_NL_LCLK_DBG_ERRINJ_LM+AR_NL_LCLK_DBG_ERRINJ_LM_SIZE-1
#define AR_NL_LCLK_ERR_INFO_LM_PERR                                 	(AR_NL_LCLK_BASE+0x0000000068ull)
#define AR_NL_LCLK_ERR_INFO_LM_PERR_SIZE                            	0x0000000008ull
#define AR_NL_LCLK_ERR_INFO_LM_PERR_LIMIT                           	AR_NL_LCLK_ERR_INFO_LM_PERR+AR_NL_LCLK_ERR_INFO_LM_PERR_SIZE-1
#define AR_NL_LCLK_ERR_INFO_LM_PERR_CNT                             	(AR_NL_LCLK_BASE+0x0000000070ull)
#define AR_NL_LCLK_ERR_INFO_LM_PERR_CNT_SIZE                        	0x0000000008ull
#define AR_NL_LCLK_ERR_INFO_LM_PERR_CNT_LIMIT                       	AR_NL_LCLK_ERR_INFO_LM_PERR_CNT+AR_NL_LCLK_ERR_INFO_LM_PERR_CNT_SIZE-1
#define AR_NL_LCLK_DBG_LM_CAP_SEL                                   	(AR_NL_LCLK_BASE+0x0000000078ull)
#define AR_NL_LCLK_DBG_LM_CAP_SEL_SIZE                              	0x0000000008ull
#define AR_NL_LCLK_DBG_LM_CAP_SEL_LIMIT                             	AR_NL_LCLK_DBG_LM_CAP_SEL+AR_NL_LCLK_DBG_LM_CAP_SEL_SIZE-1
#define AR_NL_LCLK_DBG_LM_T0_CMP_LO                                 	(AR_NL_LCLK_BASE+0x0000000080ull)
#define AR_NL_LCLK_DBG_LM_T0_CMP_LO_SIZE                            	0x0000000008ull
#define AR_NL_LCLK_DBG_LM_T0_CMP_LO_LIMIT                           	AR_NL_LCLK_DBG_LM_T0_CMP_LO+AR_NL_LCLK_DBG_LM_T0_CMP_LO_SIZE-1
#define AR_NL_LCLK_DBG_LM_T0_CMP_MID                                	(AR_NL_LCLK_BASE+0x0000000088ull)
#define AR_NL_LCLK_DBG_LM_T0_CMP_MID_SIZE                           	0x0000000008ull
#define AR_NL_LCLK_DBG_LM_T0_CMP_MID_LIMIT                          	AR_NL_LCLK_DBG_LM_T0_CMP_MID+AR_NL_LCLK_DBG_LM_T0_CMP_MID_SIZE-1
#define AR_NL_LCLK_DBG_LM_T0_CMP_HI                                 	(AR_NL_LCLK_BASE+0x0000000090ull)
#define AR_NL_LCLK_DBG_LM_T0_CMP_HI_SIZE                            	0x0000000008ull
#define AR_NL_LCLK_DBG_LM_T0_CMP_HI_LIMIT                           	AR_NL_LCLK_DBG_LM_T0_CMP_HI+AR_NL_LCLK_DBG_LM_T0_CMP_HI_SIZE-1
#define AR_NL_LCLK_DBG_LM_T0_MODE                                   	(AR_NL_LCLK_BASE+0x0000000098ull)
#define AR_NL_LCLK_DBG_LM_T0_MODE_SIZE                              	0x0000000008ull
#define AR_NL_LCLK_DBG_LM_T0_MODE_LIMIT                             	AR_NL_LCLK_DBG_LM_T0_MODE+AR_NL_LCLK_DBG_LM_T0_MODE_SIZE-1
#define AR_NL_LCLK_DBG_LM_T0_MASK_LO                                	(AR_NL_LCLK_BASE+0x00000000a0ull)
#define AR_NL_LCLK_DBG_LM_T0_MASK_LO_SIZE                           	0x0000000008ull
#define AR_NL_LCLK_DBG_LM_T0_MASK_LO_LIMIT                          	AR_NL_LCLK_DBG_LM_T0_MASK_LO+AR_NL_LCLK_DBG_LM_T0_MASK_LO_SIZE-1
#define AR_NL_LCLK_DBG_LM_T0_MASK_MID                               	(AR_NL_LCLK_BASE+0x00000000a8ull)
#define AR_NL_LCLK_DBG_LM_T0_MASK_MID_SIZE                          	0x0000000008ull
#define AR_NL_LCLK_DBG_LM_T0_MASK_MID_LIMIT                         	AR_NL_LCLK_DBG_LM_T0_MASK_MID+AR_NL_LCLK_DBG_LM_T0_MASK_MID_SIZE-1
#define AR_NL_LCLK_DBG_LM_T0_MASK_HI                                	(AR_NL_LCLK_BASE+0x00000000b0ull)
#define AR_NL_LCLK_DBG_LM_T0_MASK_HI_SIZE                           	0x0000000008ull
#define AR_NL_LCLK_DBG_LM_T0_MASK_HI_LIMIT                          	AR_NL_LCLK_DBG_LM_T0_MASK_HI+AR_NL_LCLK_DBG_LM_T0_MASK_HI_SIZE-1
#define AR_NL_LCLK_DBG_LM_TRIG_SEL                                  	(AR_NL_LCLK_BASE+0x00000000b8ull)
#define AR_NL_LCLK_DBG_LM_TRIG_SEL_SIZE                             	0x0000000008ull
#define AR_NL_LCLK_DBG_LM_TRIG_SEL_LIMIT                            	AR_NL_LCLK_DBG_LM_TRIG_SEL+AR_NL_LCLK_DBG_LM_TRIG_SEL_SIZE-1
#define AR_NL_LCLK_DBG_LM_T1_CMP_LO                                 	(AR_NL_LCLK_BASE+0x00000000c0ull)
#define AR_NL_LCLK_DBG_LM_T1_CMP_LO_SIZE                            	0x0000000008ull
#define AR_NL_LCLK_DBG_LM_T1_CMP_LO_LIMIT                           	AR_NL_LCLK_DBG_LM_T1_CMP_LO+AR_NL_LCLK_DBG_LM_T1_CMP_LO_SIZE-1
#define AR_NL_LCLK_DBG_LM_T1_CMP_MID                                	(AR_NL_LCLK_BASE+0x00000000c8ull)
#define AR_NL_LCLK_DBG_LM_T1_CMP_MID_SIZE                           	0x0000000008ull
#define AR_NL_LCLK_DBG_LM_T1_CMP_MID_LIMIT                          	AR_NL_LCLK_DBG_LM_T1_CMP_MID+AR_NL_LCLK_DBG_LM_T1_CMP_MID_SIZE-1
#define AR_NL_LCLK_DBG_LM_T1_CMP_HI                                 	(AR_NL_LCLK_BASE+0x00000000d0ull)
#define AR_NL_LCLK_DBG_LM_T1_CMP_HI_SIZE                            	0x0000000008ull
#define AR_NL_LCLK_DBG_LM_T1_CMP_HI_LIMIT                           	AR_NL_LCLK_DBG_LM_T1_CMP_HI+AR_NL_LCLK_DBG_LM_T1_CMP_HI_SIZE-1
#define AR_NL_LCLK_DBG_LM_T1_MODE                                   	(AR_NL_LCLK_BASE+0x00000000d8ull)
#define AR_NL_LCLK_DBG_LM_T1_MODE_SIZE                              	0x0000000008ull
#define AR_NL_LCLK_DBG_LM_T1_MODE_LIMIT                             	AR_NL_LCLK_DBG_LM_T1_MODE+AR_NL_LCLK_DBG_LM_T1_MODE_SIZE-1
#define AR_NL_LCLK_DBG_LM_T1_MASK_LO                                	(AR_NL_LCLK_BASE+0x00000000e0ull)
#define AR_NL_LCLK_DBG_LM_T1_MASK_LO_SIZE                           	0x0000000008ull
#define AR_NL_LCLK_DBG_LM_T1_MASK_LO_LIMIT                          	AR_NL_LCLK_DBG_LM_T1_MASK_LO+AR_NL_LCLK_DBG_LM_T1_MASK_LO_SIZE-1
#define AR_NL_LCLK_DBG_LM_T1_MASK_MID                               	(AR_NL_LCLK_BASE+0x00000000e8ull)
#define AR_NL_LCLK_DBG_LM_T1_MASK_MID_SIZE                          	0x0000000008ull
#define AR_NL_LCLK_DBG_LM_T1_MASK_MID_LIMIT                         	AR_NL_LCLK_DBG_LM_T1_MASK_MID+AR_NL_LCLK_DBG_LM_T1_MASK_MID_SIZE-1
#define AR_NL_LCLK_DBG_LM_T1_MASK_HI                                	(AR_NL_LCLK_BASE+0x00000000f0ull)
#define AR_NL_LCLK_DBG_LM_T1_MASK_HI_SIZE                           	0x0000000008ull
#define AR_NL_LCLK_DBG_LM_T1_MASK_HI_LIMIT                          	AR_NL_LCLK_DBG_LM_T1_MASK_HI+AR_NL_LCLK_DBG_LM_T1_MASK_HI_SIZE-1
#define AR_NL_LCLK_DBG_LM_MUX_SEL                                   	(AR_NL_LCLK_BASE+0x00000000f8ull)
#define AR_NL_LCLK_DBG_LM_MUX_SEL_SIZE                              	0x0000000008ull
#define AR_NL_LCLK_DBG_LM_MUX_SEL_LIMIT                             	AR_NL_LCLK_DBG_LM_MUX_SEL+AR_NL_LCLK_DBG_LM_MUX_SEL_SIZE-1

/*
 *  AR_NL_LCLK_DBG_LM_CTL DEFINES
 */
#define AR_NL_LCLK_DBG_LM_CTL_LM_RST_MASK                                    	0x8000000000000000ull
#define AR_NL_LCLK_DBG_LM_CTL_LM_TRIG_STATE_MASK                             	0x003f000000000000ull
#define AR_NL_LCLK_DBG_LM_CTL_LM_CTL_T0_CNT_MASK                             	0x000003ff00000000ull
#define AR_NL_LCLK_DBG_LM_CTL_LM_CTL_T1_CNT_MASK                             	0x0000000003ff0000ull
#define AR_NL_LCLK_DBG_LM_CTL_LM_TRIG_EN_MASK                                	0x0000000000000ff0ull
#define AR_NL_LCLK_DBG_LM_CTL_LM_CTL_MODE_MASK                               	0x000000000000000full
#define AR_NL_LCLK_DBG_LM_CTL_LM_RST_BP                                      	63
#define AR_NL_LCLK_DBG_LM_CTL_LM_TRIG_STATE_BP                               	48
#define AR_NL_LCLK_DBG_LM_CTL_LM_CTL_T0_CNT_BP                               	32
#define AR_NL_LCLK_DBG_LM_CTL_LM_CTL_T1_CNT_BP                               	16
#define AR_NL_LCLK_DBG_LM_CTL_LM_TRIG_EN_BP                                  	4
#define AR_NL_LCLK_DBG_LM_CTL_LM_CTL_MODE_BP                                 	0
#define AR_NL_LCLK_DBG_LM_CTL_LM_RST_QW                                      	0
#define AR_NL_LCLK_DBG_LM_CTL_LM_TRIG_STATE_QW                               	0
#define AR_NL_LCLK_DBG_LM_CTL_LM_CTL_T0_CNT_QW                               	0
#define AR_NL_LCLK_DBG_LM_CTL_LM_CTL_T1_CNT_QW                               	0
#define AR_NL_LCLK_DBG_LM_CTL_LM_TRIG_EN_QW                                  	0
#define AR_NL_LCLK_DBG_LM_CTL_LM_CTL_MODE_QW                                 	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK DEFINES
 */
#define AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_NIC_FULL_MASK         	0x8000000000000000ull
#define AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_HALT_REQ_MASK         	0x4000000000000000ull
#define AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_NIC_CREDITS_11_0_MASK 	0x3ffc000000000000ull
#define AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_Q_EN_LB_SB_3_0_MASK   	0x0003c00000000000ull
#define AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_Q_EN_NIC_SB_3_0_MASK  	0x00003c0000000000ull
#define AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_Q_ENABLE_3_0_MASK     	0x000003c000000000ull
#define AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_KILL_PKT_1_MASK       	0x0000002000000000ull
#define AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_KILL_PKT_0_MASK       	0x0000001000000000ull
#define AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_LB_SB_3_0_MASK        	0x0000000f00000000ull
#define AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_NIC_SB_3_0_MASK       	0x00000000f0000000ull
#define AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_Q_DATA_MASK           	0x0000000008000000ull
#define AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_Q_HEAD_MASK           	0x0000000004000000ull
#define AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_Q_FLIT_CNTR_6_0_MASK  	0x0000000003f00000ull
#define AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_LB_SB_3_OR_REQ_SB_3_MASK	0x0000000000080000ull
#define AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_LB_SB_2_OR_REQ_SB_2_MASK	0x0000000000040000ull
#define AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_LB_SB_1_OR_REQ_SB_1_MASK	0x0000000000020000ull
#define AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_LB_SB_0_OR_REQ_SB_0_MASK	0x0000000000010000ull
#define AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_PARITY_3_MASK         	0x0000000000008000ull
#define AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_RC_1_MASK             	0x0000000000004000ull
#define AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_LSTATUS_5_0_MASK      	0x0000000000003f00ull
#define AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_LB_MASK               	0x0000000000000080ull
#define AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_PORTID_2_0_MASK       	0x0000000000000070ull
#define AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_TGTID_1_0_MASK        	0x000000000000000cull
#define AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_UNUSED_129_125_MASK   	0x0000000000000003ull
#define AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_NIC_FULL_BP           	63
#define AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_HALT_REQ_BP           	62
#define AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_NIC_CREDITS_11_0_BP   	50
#define AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_Q_EN_LB_SB_3_0_BP     	46
#define AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_Q_EN_NIC_SB_3_0_BP    	42
#define AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_Q_ENABLE_3_0_BP       	38
#define AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_KILL_PKT_1_BP         	37
#define AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_KILL_PKT_0_BP         	36
#define AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_LB_SB_3_0_BP          	32
#define AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_NIC_SB_3_0_BP         	28
#define AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_Q_DATA_BP             	27
#define AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_Q_HEAD_BP             	26
#define AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_Q_FLIT_CNTR_6_0_BP    	20
#define AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_LB_SB_3_OR_REQ_SB_3_BP	19
#define AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_LB_SB_2_OR_REQ_SB_2_BP	18
#define AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_LB_SB_1_OR_REQ_SB_1_BP	17
#define AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_LB_SB_0_OR_REQ_SB_0_BP	16
#define AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_PARITY_3_BP           	15
#define AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_RC_1_BP               	14
#define AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_LSTATUS_5_0_BP        	8
#define AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_LB_BP                 	7
#define AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_PORTID_2_0_BP         	4
#define AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_TGTID_1_0_BP          	2
#define AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_UNUSED_129_125_BP     	0
#define AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_NIC_FULL_QW           	2
#define AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_HALT_REQ_QW           	2
#define AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_NIC_CREDITS_11_0_QW   	2
#define AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_Q_EN_LB_SB_3_0_QW     	2
#define AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_Q_EN_NIC_SB_3_0_QW    	2
#define AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_Q_ENABLE_3_0_QW       	2
#define AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_KILL_PKT_1_QW         	2
#define AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_KILL_PKT_0_QW         	2
#define AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_LB_SB_3_0_QW          	2
#define AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_NIC_SB_3_0_QW         	2
#define AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_Q_DATA_QW             	2
#define AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_Q_HEAD_QW             	2
#define AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_Q_FLIT_CNTR_6_0_QW    	2
#define AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_LB_SB_3_OR_REQ_SB_3_QW	2
#define AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_LB_SB_2_OR_REQ_SB_2_QW	2
#define AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_LB_SB_1_OR_REQ_SB_1_QW	2
#define AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_LB_SB_0_OR_REQ_SB_0_QW	2
#define AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_PARITY_3_QW           	2
#define AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_RC_1_QW               	2
#define AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_LSTATUS_5_0_QW        	2
#define AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_LB_QW                 	2
#define AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_PORTID_2_0_QW         	2
#define AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_TGTID_1_0_QW          	2
#define AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_UNUSED_129_125_QW     	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_MID_NETLINK DEFINES
 */
#define AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_MID_NETLINK_UNUSED_129_125_MASK  	0xe000000000000000ull
#define AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_MID_NETLINK_SSID_8_0_MASK        	0x1ff0000000000000ull
#define AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_MID_NETLINK_ADDR_5_2_MASK        	0x000f000000000000ull
#define AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_MID_NETLINK_CNT_BM_3_0_MASK      	0x0000f00000000000ull
#define AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_MID_NETLINK_PARITY_2_MASK        	0x0000080000000000ull
#define AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_MID_NETLINK_RC_0_MASK            	0x0000040000000000ull
#define AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_MID_NETLINK_PKTID_11_0_MASK      	0x000003ffc0000000ull
#define AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_MID_NETLINK_MDH_11_0_MASK        	0x000000003ffc0000ull
#define AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_MID_NETLINK_RC_2_MASK            	0x0000000000020000ull
#define AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_MID_NETLINK_REQCMD_8_0_MASK      	0x000000000001ff00ull
#define AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_MID_NETLINK_PARITY_1_MASK        	0x0000000000000080ull
#define AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_MID_NETLINK_UV_MASK              	0x0000000000000040ull
#define AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_MID_NETLINK_ADDR_39_6_MASK       	0x000000000000003full
#define AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_MID_NETLINK_UNUSED_129_125_BP    	61
#define AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_MID_NETLINK_SSID_8_0_BP          	52
#define AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_MID_NETLINK_ADDR_5_2_BP          	48
#define AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_MID_NETLINK_CNT_BM_3_0_BP        	44
#define AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_MID_NETLINK_PARITY_2_BP          	43
#define AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_MID_NETLINK_RC_0_BP              	42
#define AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_MID_NETLINK_PKTID_11_0_BP        	30
#define AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_MID_NETLINK_MDH_11_0_BP          	18
#define AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_MID_NETLINK_RC_2_BP              	17
#define AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_MID_NETLINK_REQCMD_8_0_BP        	8
#define AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_MID_NETLINK_PARITY_1_BP          	7
#define AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_MID_NETLINK_UV_BP                	6
#define AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_MID_NETLINK_ADDR_39_6_BP         	0
#define AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_MID_NETLINK_UNUSED_129_125_QW    	1
#define AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_MID_NETLINK_SSID_8_0_QW          	1
#define AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_MID_NETLINK_ADDR_5_2_QW          	1
#define AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_MID_NETLINK_CNT_BM_3_0_QW        	1
#define AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_MID_NETLINK_PARITY_2_QW          	1
#define AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_MID_NETLINK_RC_0_QW              	1
#define AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_MID_NETLINK_PKTID_11_0_QW        	1
#define AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_MID_NETLINK_MDH_11_0_QW          	1
#define AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_MID_NETLINK_RC_2_QW              	1
#define AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_MID_NETLINK_REQCMD_8_0_QW        	1
#define AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_MID_NETLINK_PARITY_1_QW          	1
#define AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_MID_NETLINK_UV_QW                	1
#define AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_MID_NETLINK_ADDR_39_6_QW         	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_LO_NETLINK DEFINES
 */
#define AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_LO_NETLINK_ADDR_39_6_MASK        	0xfffffff000000000ull
#define AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_LO_NETLINK_PARITY_0_MASK         	0x0000000800000000ull
#define AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_LO_NETLINK_UNUSUED_MASK          	0x0000000400000000ull
#define AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_LO_NETLINK_PKEY_15_0_MASK        	0x00000003fffc0000ull
#define AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_LO_NETLINK_DSTID_1_0_MASK        	0x0000000000030000ull
#define AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_LO_NETLINK_DST_15_0_MASK         	0x000000000000ffffull
#define AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_LO_NETLINK_ADDR_39_6_BP          	36
#define AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_LO_NETLINK_PARITY_0_BP           	35
#define AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_LO_NETLINK_UNUSUED_BP            	34
#define AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_LO_NETLINK_PKEY_15_0_BP          	18
#define AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_LO_NETLINK_DSTID_1_0_BP          	16
#define AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_LO_NETLINK_DST_15_0_BP           	0
#define AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_LO_NETLINK_ADDR_39_6_QW          	0
#define AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_LO_NETLINK_PARITY_0_QW           	0
#define AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_LO_NETLINK_UNUSUED_QW            	0
#define AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_LO_NETLINK_PKEY_15_0_QW          	0
#define AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_LO_NETLINK_DSTID_1_0_QW          	0
#define AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_LO_NETLINK_DST_15_0_QW           	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK DEFINES
 */
#define AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_NIC_FULL_MASK           	0x8000000000000000ull
#define AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_HALT_REQ_MASK           	0x4000000000000000ull
#define AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_NIC_CREDITS_11_0_MASK   	0x3ffc000000000000ull
#define AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_Q_EN_LB_SB_3_0_MASK     	0x0003c00000000000ull
#define AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_Q_EN_NIC_SB_3_0_MASK    	0x00003c0000000000ull
#define AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_Q_ENABLE_3_0_MASK       	0x000003c000000000ull
#define AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_KILL_PKT_1_MASK         	0x0000002000000000ull
#define AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_KILL_PKT_0_MASK         	0x0000001000000000ull
#define AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_LB_SB_3_0_MASK          	0x0000000f00000000ull
#define AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_NIC_SB_3_0_MASK         	0x00000000f0000000ull
#define AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_Q_DATA_MASK             	0x0000000008000000ull
#define AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_Q_HEAD_MASK             	0x0000000004000000ull
#define AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_Q_FLIT_CNTR_6_0_MASK    	0x0000000003f00000ull
#define AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_LB_SB_3_OR_REQ_SB_3_MASK	0x0000000000080000ull
#define AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_LB_SB_2_OR_REQ_SB_2_MASK	0x0000000000040000ull
#define AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_LB_SB_1_OR_REQ_SB_1_MASK	0x0000000000020000ull
#define AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_LB_SB_0_OR_REQ_SB_0_MASK	0x0000000000010000ull
#define AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_PARITY_3_MASK           	0x0000000000008000ull
#define AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_RC_1_MASK               	0x0000000000004000ull
#define AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_LSTATUS_5_0_MASK        	0x0000000000003f00ull
#define AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_LB_MASK                 	0x0000000000000080ull
#define AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_PORTID_2_0_MASK         	0x0000000000000070ull
#define AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_TGTID_1_0_MASK          	0x000000000000000cull
#define AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_UNUSED_129_125_MASK     	0x0000000000000003ull
#define AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_NIC_FULL_BP             	63
#define AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_HALT_REQ_BP             	62
#define AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_NIC_CREDITS_11_0_BP     	50
#define AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_Q_EN_LB_SB_3_0_BP       	46
#define AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_Q_EN_NIC_SB_3_0_BP      	42
#define AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_Q_ENABLE_3_0_BP         	38
#define AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_KILL_PKT_1_BP           	37
#define AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_KILL_PKT_0_BP           	36
#define AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_LB_SB_3_0_BP            	32
#define AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_NIC_SB_3_0_BP           	28
#define AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_Q_DATA_BP               	27
#define AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_Q_HEAD_BP               	26
#define AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_Q_FLIT_CNTR_6_0_BP      	20
#define AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_LB_SB_3_OR_REQ_SB_3_BP  	19
#define AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_LB_SB_2_OR_REQ_SB_2_BP  	18
#define AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_LB_SB_1_OR_REQ_SB_1_BP  	17
#define AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_LB_SB_0_OR_REQ_SB_0_BP  	16
#define AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_PARITY_3_BP             	15
#define AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_RC_1_BP                 	14
#define AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_LSTATUS_5_0_BP          	8
#define AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_LB_BP                   	7
#define AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_PORTID_2_0_BP           	4
#define AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_TGTID_1_0_BP            	2
#define AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_UNUSED_129_125_BP       	0
#define AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_NIC_FULL_QW             	2
#define AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_HALT_REQ_QW             	2
#define AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_NIC_CREDITS_11_0_QW     	2
#define AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_Q_EN_LB_SB_3_0_QW       	2
#define AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_Q_EN_NIC_SB_3_0_QW      	2
#define AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_Q_ENABLE_3_0_QW         	2
#define AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_KILL_PKT_1_QW           	2
#define AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_KILL_PKT_0_QW           	2
#define AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_LB_SB_3_0_QW            	2
#define AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_NIC_SB_3_0_QW           	2
#define AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_Q_DATA_QW               	2
#define AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_Q_HEAD_QW               	2
#define AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_Q_FLIT_CNTR_6_0_QW      	2
#define AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_LB_SB_3_OR_REQ_SB_3_QW  	2
#define AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_LB_SB_2_OR_REQ_SB_2_QW  	2
#define AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_LB_SB_1_OR_REQ_SB_1_QW  	2
#define AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_LB_SB_0_OR_REQ_SB_0_QW  	2
#define AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_PARITY_3_QW             	2
#define AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_RC_1_QW                 	2
#define AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_LSTATUS_5_0_QW          	2
#define AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_LB_QW                   	2
#define AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_PORTID_2_0_QW           	2
#define AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_TGTID_1_0_QW            	2
#define AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_UNUSED_129_125_QW       	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_MID_NETLINK DEFINES
 */
#define AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_MID_NETLINK_UNUSED_129_125_MASK    	0xe000000000000000ull
#define AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_MID_NETLINK_SSID_8_0_MASK          	0x1ff0000000000000ull
#define AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_MID_NETLINK_ADDR_5_2_MASK          	0x000f000000000000ull
#define AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_MID_NETLINK_CNT_BM_3_0_MASK        	0x0000f00000000000ull
#define AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_MID_NETLINK_PARITY_2_MASK          	0x0000080000000000ull
#define AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_MID_NETLINK_RC_0_MASK              	0x0000040000000000ull
#define AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_MID_NETLINK_PKTID_11_0_MASK        	0x000003ffc0000000ull
#define AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_MID_NETLINK_MDH_11_0_MASK          	0x000000003ffc0000ull
#define AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_MID_NETLINK_RC_2_MASK              	0x0000000000020000ull
#define AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_MID_NETLINK_REQCMD_8_0_MASK        	0x000000000001ff00ull
#define AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_MID_NETLINK_PARITY_1_MASK          	0x0000000000000080ull
#define AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_MID_NETLINK_UV_MASK                	0x0000000000000040ull
#define AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_MID_NETLINK_ADDR_39_6_MASK         	0x000000000000003full
#define AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_MID_NETLINK_UNUSED_129_125_BP      	61
#define AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_MID_NETLINK_SSID_8_0_BP            	52
#define AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_MID_NETLINK_ADDR_5_2_BP            	48
#define AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_MID_NETLINK_CNT_BM_3_0_BP          	44
#define AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_MID_NETLINK_PARITY_2_BP            	43
#define AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_MID_NETLINK_RC_0_BP                	42
#define AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_MID_NETLINK_PKTID_11_0_BP          	30
#define AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_MID_NETLINK_MDH_11_0_BP            	18
#define AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_MID_NETLINK_RC_2_BP                	17
#define AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_MID_NETLINK_REQCMD_8_0_BP          	8
#define AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_MID_NETLINK_PARITY_1_BP            	7
#define AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_MID_NETLINK_UV_BP                  	6
#define AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_MID_NETLINK_ADDR_39_6_BP           	0
#define AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_MID_NETLINK_UNUSED_129_125_QW      	1
#define AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_MID_NETLINK_SSID_8_0_QW            	1
#define AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_MID_NETLINK_ADDR_5_2_QW            	1
#define AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_MID_NETLINK_CNT_BM_3_0_QW          	1
#define AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_MID_NETLINK_PARITY_2_QW            	1
#define AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_MID_NETLINK_RC_0_QW                	1
#define AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_MID_NETLINK_PKTID_11_0_QW          	1
#define AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_MID_NETLINK_MDH_11_0_QW            	1
#define AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_MID_NETLINK_RC_2_QW                	1
#define AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_MID_NETLINK_REQCMD_8_0_QW          	1
#define AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_MID_NETLINK_PARITY_1_QW            	1
#define AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_MID_NETLINK_UV_QW                  	1
#define AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_MID_NETLINK_ADDR_39_6_QW           	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_LO_NETLINK DEFINES
 */
#define AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_LO_NETLINK_ADDR_39_6_MASK          	0xfffffff000000000ull
#define AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_LO_NETLINK_PARITY_0_MASK           	0x0000000800000000ull
#define AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_LO_NETLINK_UNUSUED_MASK            	0x0000000400000000ull
#define AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_LO_NETLINK_PKEY_15_0_MASK          	0x00000003fffc0000ull
#define AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_LO_NETLINK_DSTID_1_0_MASK          	0x0000000000030000ull
#define AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_LO_NETLINK_DST_15_0_MASK           	0x000000000000ffffull
#define AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_LO_NETLINK_ADDR_39_6_BP            	36
#define AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_LO_NETLINK_PARITY_0_BP             	35
#define AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_LO_NETLINK_UNUSUED_BP              	34
#define AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_LO_NETLINK_PKEY_15_0_BP            	18
#define AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_LO_NETLINK_DSTID_1_0_BP            	16
#define AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_LO_NETLINK_DST_15_0_BP             	0
#define AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_LO_NETLINK_ADDR_39_6_QW            	0
#define AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_LO_NETLINK_PARITY_0_QW             	0
#define AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_LO_NETLINK_UNUSUED_QW              	0
#define AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_LO_NETLINK_PKEY_15_0_QW            	0
#define AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_LO_NETLINK_DSTID_1_0_QW            	0
#define AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_LO_NETLINK_DST_15_0_QW             	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK DEFINES
 */
#define AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_NIC_FULL_MASK         	0x8000000000000000ull
#define AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_HALT_REQ_MASK         	0x4000000000000000ull
#define AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_NIC_CREDITS_11_0_MASK 	0x3ffc000000000000ull
#define AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_Q_EN_LB_SB_3_0_MASK   	0x0003c00000000000ull
#define AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_Q_EN_NIC_SB_3_0_MASK  	0x00003c0000000000ull
#define AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_Q_ENABLE_3_0_MASK     	0x000003c000000000ull
#define AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_KILL_PKT_1_MASK       	0x0000002000000000ull
#define AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_KILL_PKT_0_MASK       	0x0000001000000000ull
#define AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_LB_SB_3_0_MASK        	0x0000000f00000000ull
#define AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_NIC_SB_3_0_MASK       	0x00000000f0000000ull
#define AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_Q_DATA_MASK           	0x0000000008000000ull
#define AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_Q_HEAD_MASK           	0x0000000004000000ull
#define AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_Q_FLIT_CNTR_6_0_MASK  	0x0000000003f00000ull
#define AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_LB_SB_3_OR_REQ_SB_3_MASK	0x0000000000080000ull
#define AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_LB_SB_2_OR_REQ_SB_2_MASK	0x0000000000040000ull
#define AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_LB_SB_1_OR_REQ_SB_1_MASK	0x0000000000020000ull
#define AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_LB_SB_0_OR_REQ_SB_0_MASK	0x0000000000010000ull
#define AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_PARITY_3_MASK         	0x0000000000008000ull
#define AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_RC_1_MASK             	0x0000000000004000ull
#define AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_LSTATUS_5_0_MASK      	0x0000000000003f00ull
#define AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_LB_MASK               	0x0000000000000080ull
#define AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_PORTID_2_0_MASK       	0x0000000000000070ull
#define AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_UNUSED_131_108_MASK   	0x000000000000000full
#define AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_NIC_FULL_BP           	63
#define AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_HALT_REQ_BP           	62
#define AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_NIC_CREDITS_11_0_BP   	50
#define AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_Q_EN_LB_SB_3_0_BP     	46
#define AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_Q_EN_NIC_SB_3_0_BP    	42
#define AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_Q_ENABLE_3_0_BP       	38
#define AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_KILL_PKT_1_BP         	37
#define AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_KILL_PKT_0_BP         	36
#define AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_LB_SB_3_0_BP          	32
#define AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_NIC_SB_3_0_BP         	28
#define AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_Q_DATA_BP             	27
#define AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_Q_HEAD_BP             	26
#define AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_Q_FLIT_CNTR_6_0_BP    	20
#define AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_LB_SB_3_OR_REQ_SB_3_BP	19
#define AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_LB_SB_2_OR_REQ_SB_2_BP	18
#define AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_LB_SB_1_OR_REQ_SB_1_BP	17
#define AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_LB_SB_0_OR_REQ_SB_0_BP	16
#define AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_PARITY_3_BP           	15
#define AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_RC_1_BP               	14
#define AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_LSTATUS_5_0_BP        	8
#define AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_LB_BP                 	7
#define AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_PORTID_2_0_BP         	4
#define AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_UNUSED_131_108_BP     	0
#define AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_NIC_FULL_QW           	2
#define AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_HALT_REQ_QW           	2
#define AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_NIC_CREDITS_11_0_QW   	2
#define AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_Q_EN_LB_SB_3_0_QW     	2
#define AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_Q_EN_NIC_SB_3_0_QW    	2
#define AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_Q_ENABLE_3_0_QW       	2
#define AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_KILL_PKT_1_QW         	2
#define AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_KILL_PKT_0_QW         	2
#define AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_LB_SB_3_0_QW          	2
#define AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_NIC_SB_3_0_QW         	2
#define AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_Q_DATA_QW             	2
#define AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_Q_HEAD_QW             	2
#define AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_Q_FLIT_CNTR_6_0_QW    	2
#define AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_LB_SB_3_OR_REQ_SB_3_QW	2
#define AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_LB_SB_2_OR_REQ_SB_2_QW	2
#define AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_LB_SB_1_OR_REQ_SB_1_QW	2
#define AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_LB_SB_0_OR_REQ_SB_0_QW	2
#define AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_PARITY_3_QW           	2
#define AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_RC_1_QW               	2
#define AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_LSTATUS_5_0_QW        	2
#define AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_LB_QW                 	2
#define AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_PORTID_2_0_QW         	2
#define AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_UNUSED_131_108_QW     	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_MID_NETLINK DEFINES
 */
#define AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_MID_NETLINK_UNUSED_131_108_MASK  	0xfffff00000000000ull
#define AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_MID_NETLINK_PARITY_2_MASK        	0x0000080000000000ull
#define AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_MID_NETLINK_RC_0_MASK            	0x0000040000000000ull
#define AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_MID_NETLINK_PKTID_11_0_MASK      	0x000003ffc0000000ull
#define AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_MID_NETLINK_UNUSUED_MASK         	0x000000003ffc0000ull
#define AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_MID_NETLINK_RC_2_MASK            	0x0000000000020000ull
#define AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_MID_NETLINK_RSTATUS_5_0_MASK     	0x000000000001f800ull
#define AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_MID_NETLINK_RSPCMD_2_0_MASK      	0x0000000000000700ull
#define AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_MID_NETLINK_PARITY_1_MASK        	0x0000000000000080ull
#define AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_MID_NETLINK_UV_MASK              	0x0000000000000040ull
#define AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_MID_NETLINK_UNUSED_69_36_MASK    	0x000000000000003full
#define AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_MID_NETLINK_UNUSED_131_108_BP    	44
#define AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_MID_NETLINK_PARITY_2_BP          	43
#define AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_MID_NETLINK_RC_0_BP              	42
#define AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_MID_NETLINK_PKTID_11_0_BP        	30
#define AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_MID_NETLINK_UNUSUED_BP           	18
#define AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_MID_NETLINK_RC_2_BP              	17
#define AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_MID_NETLINK_RSTATUS_5_0_BP       	11
#define AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_MID_NETLINK_RSPCMD_2_0_BP        	8
#define AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_MID_NETLINK_PARITY_1_BP          	7
#define AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_MID_NETLINK_UV_BP                	6
#define AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_MID_NETLINK_UNUSED_69_36_BP      	0
#define AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_MID_NETLINK_UNUSED_131_108_QW    	1
#define AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_MID_NETLINK_PARITY_2_QW          	1
#define AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_MID_NETLINK_RC_0_QW              	1
#define AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_MID_NETLINK_PKTID_11_0_QW        	1
#define AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_MID_NETLINK_UNUSUED_QW           	1
#define AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_MID_NETLINK_RC_2_QW              	1
#define AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_MID_NETLINK_RSTATUS_5_0_QW       	1
#define AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_MID_NETLINK_RSPCMD_2_0_QW        	1
#define AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_MID_NETLINK_PARITY_1_QW          	1
#define AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_MID_NETLINK_UV_QW                	1
#define AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_MID_NETLINK_UNUSED_69_36_QW      	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_LO_NETLINK DEFINES
 */
#define AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_LO_NETLINK_UNUSED_69_36_MASK     	0xfffffff000000000ull
#define AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_LO_NETLINK_PARITY_0_MASK         	0x0000000800000000ull
#define AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_LO_NETLINK_UNUSED_34_18_MASK     	0x00000007fffc0000ull
#define AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_LO_NETLINK_SRCID_1_0_MASK        	0x0000000000030000ull
#define AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_LO_NETLINK_SRC_15_0_MASK         	0x000000000000ffffull
#define AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_LO_NETLINK_UNUSED_69_36_BP       	36
#define AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_LO_NETLINK_PARITY_0_BP           	35
#define AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_LO_NETLINK_UNUSED_34_18_BP       	18
#define AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_LO_NETLINK_SRCID_1_0_BP          	16
#define AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_LO_NETLINK_SRC_15_0_BP           	0
#define AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_LO_NETLINK_UNUSED_69_36_QW       	0
#define AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_LO_NETLINK_PARITY_0_QW           	0
#define AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_LO_NETLINK_UNUSED_34_18_QW       	0
#define AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_LO_NETLINK_SRCID_1_0_QW          	0
#define AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_LO_NETLINK_SRC_15_0_QW           	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK DEFINES
 */
#define AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_NIC_FULL_MASK            	0x8000000000000000ull
#define AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_HALT_REQ_MASK            	0x4000000000000000ull
#define AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_NIC_CREDITS_11_0_MASK    	0x3ffc000000000000ull
#define AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_Q_EN_LB_SB_3_0_MASK      	0x0003c00000000000ull
#define AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_Q_EN_NIC_SB_3_0_MASK     	0x00003c0000000000ull
#define AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_Q_ENABLE_3_0_MASK        	0x000003c000000000ull
#define AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_KILL_PKT_1_MASK          	0x0000002000000000ull
#define AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_KILL_PKT_0_MASK          	0x0000001000000000ull
#define AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_LB_SB_3_0_MASK           	0x0000000f00000000ull
#define AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_NIC_SB_3_0_MASK          	0x00000000f0000000ull
#define AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_Q_DATA_MASK              	0x0000000008000000ull
#define AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_Q_HEAD_MASK              	0x0000000004000000ull
#define AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_Q_FLIT_CNTR_6_0_MASK     	0x0000000003f00000ull
#define AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_LB_SB_3_OR_REQ_SB_3_MASK 	0x0000000000080000ull
#define AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_LB_SB_2_OR_REQ_SB_2_MASK 	0x0000000000040000ull
#define AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_LB_SB_1_OR_REQ_SB_1_MASK 	0x0000000000020000ull
#define AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_LB_SB_0_OR_REQ_SB_0_MASK 	0x0000000000010000ull
#define AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_PARITY_3_MASK            	0x0000000000008000ull
#define AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_RC_1_MASK                	0x0000000000004000ull
#define AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_LSTATUS_5_0_MASK         	0x0000000000003f00ull
#define AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_LB_MASK                  	0x0000000000000080ull
#define AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_PORTID_2_0_MASK          	0x0000000000000070ull
#define AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_UNUSED_131_108_MASK      	0x000000000000000full
#define AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_NIC_FULL_BP              	63
#define AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_HALT_REQ_BP              	62
#define AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_NIC_CREDITS_11_0_BP      	50
#define AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_Q_EN_LB_SB_3_0_BP        	46
#define AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_Q_EN_NIC_SB_3_0_BP       	42
#define AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_Q_ENABLE_3_0_BP          	38
#define AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_KILL_PKT_1_BP            	37
#define AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_KILL_PKT_0_BP            	36
#define AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_LB_SB_3_0_BP             	32
#define AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_NIC_SB_3_0_BP            	28
#define AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_Q_DATA_BP                	27
#define AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_Q_HEAD_BP                	26
#define AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_Q_FLIT_CNTR_6_0_BP       	20
#define AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_LB_SB_3_OR_REQ_SB_3_BP   	19
#define AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_LB_SB_2_OR_REQ_SB_2_BP   	18
#define AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_LB_SB_1_OR_REQ_SB_1_BP   	17
#define AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_LB_SB_0_OR_REQ_SB_0_BP   	16
#define AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_PARITY_3_BP              	15
#define AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_RC_1_BP                  	14
#define AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_LSTATUS_5_0_BP           	8
#define AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_LB_BP                    	7
#define AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_PORTID_2_0_BP            	4
#define AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_UNUSED_131_108_BP        	0
#define AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_NIC_FULL_QW              	2
#define AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_HALT_REQ_QW              	2
#define AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_NIC_CREDITS_11_0_QW      	2
#define AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_Q_EN_LB_SB_3_0_QW        	2
#define AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_Q_EN_NIC_SB_3_0_QW       	2
#define AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_Q_ENABLE_3_0_QW          	2
#define AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_KILL_PKT_1_QW            	2
#define AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_KILL_PKT_0_QW            	2
#define AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_LB_SB_3_0_QW             	2
#define AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_NIC_SB_3_0_QW            	2
#define AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_Q_DATA_QW                	2
#define AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_Q_HEAD_QW                	2
#define AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_Q_FLIT_CNTR_6_0_QW       	2
#define AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_LB_SB_3_OR_REQ_SB_3_QW   	2
#define AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_LB_SB_2_OR_REQ_SB_2_QW   	2
#define AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_LB_SB_1_OR_REQ_SB_1_QW   	2
#define AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_LB_SB_0_OR_REQ_SB_0_QW   	2
#define AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_PARITY_3_QW              	2
#define AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_RC_1_QW                  	2
#define AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_LSTATUS_5_0_QW           	2
#define AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_LB_QW                    	2
#define AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_PORTID_2_0_QW            	2
#define AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_UNUSED_131_108_QW        	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_MID_NETLINK DEFINES
 */
#define AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_MID_NETLINK_UNUSED_131_108_MASK     	0xfffff00000000000ull
#define AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_MID_NETLINK_PARITY_2_MASK           	0x0000080000000000ull
#define AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_MID_NETLINK_RC_0_MASK               	0x0000040000000000ull
#define AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_MID_NETLINK_PKTID_11_0_MASK         	0x000003ffc0000000ull
#define AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_MID_NETLINK_UNUSUED_MASK            	0x000000003ffc0000ull
#define AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_MID_NETLINK_RC_2_MASK               	0x0000000000020000ull
#define AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_MID_NETLINK_RSTATUS_5_0_MASK        	0x000000000001f800ull
#define AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_MID_NETLINK_RSPCMD_2_0_MASK         	0x0000000000000700ull
#define AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_MID_NETLINK_PARITY_1_MASK           	0x0000000000000080ull
#define AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_MID_NETLINK_UV_MASK                 	0x0000000000000040ull
#define AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_MID_NETLINK_UNUSED_69_36_MASK       	0x000000000000003full
#define AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_MID_NETLINK_UNUSED_131_108_BP       	44
#define AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_MID_NETLINK_PARITY_2_BP             	43
#define AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_MID_NETLINK_RC_0_BP                 	42
#define AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_MID_NETLINK_PKTID_11_0_BP           	30
#define AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_MID_NETLINK_UNUSUED_BP              	18
#define AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_MID_NETLINK_RC_2_BP                 	17
#define AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_MID_NETLINK_RSTATUS_5_0_BP          	11
#define AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_MID_NETLINK_RSPCMD_2_0_BP           	8
#define AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_MID_NETLINK_PARITY_1_BP             	7
#define AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_MID_NETLINK_UV_BP                   	6
#define AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_MID_NETLINK_UNUSED_69_36_BP         	0
#define AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_MID_NETLINK_UNUSED_131_108_QW       	1
#define AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_MID_NETLINK_PARITY_2_QW             	1
#define AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_MID_NETLINK_RC_0_QW                 	1
#define AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_MID_NETLINK_PKTID_11_0_QW           	1
#define AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_MID_NETLINK_UNUSUED_QW              	1
#define AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_MID_NETLINK_RC_2_QW                 	1
#define AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_MID_NETLINK_RSTATUS_5_0_QW          	1
#define AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_MID_NETLINK_RSPCMD_2_0_QW           	1
#define AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_MID_NETLINK_PARITY_1_QW             	1
#define AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_MID_NETLINK_UV_QW                   	1
#define AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_MID_NETLINK_UNUSED_69_36_QW         	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_LO_NETLINK DEFINES
 */
#define AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_LO_NETLINK_UNUSED_69_36_MASK        	0xfffffff000000000ull
#define AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_LO_NETLINK_PARITY_0_MASK            	0x0000000800000000ull
#define AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_LO_NETLINK_UNUSED_34_18_MASK        	0x00000007fffc0000ull
#define AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_LO_NETLINK_SRCID_1_0_MASK           	0x0000000000030000ull
#define AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_LO_NETLINK_SRC_15_0_MASK            	0x000000000000ffffull
#define AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_LO_NETLINK_UNUSED_69_36_BP          	36
#define AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_LO_NETLINK_PARITY_0_BP              	35
#define AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_LO_NETLINK_UNUSED_34_18_BP          	18
#define AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_LO_NETLINK_SRCID_1_0_BP             	16
#define AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_LO_NETLINK_SRC_15_0_BP              	0
#define AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_LO_NETLINK_UNUSED_69_36_QW          	0
#define AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_LO_NETLINK_PARITY_0_QW              	0
#define AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_LO_NETLINK_UNUSED_34_18_QW          	0
#define AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_LO_NETLINK_SRCID_1_0_QW             	0
#define AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_LO_NETLINK_SRC_15_0_QW              	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK DEFINES
 */
#define AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_NIC_FULL_MASK        	0x8000000000000000ull
#define AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_HALT_REQ_MASK        	0x4000000000000000ull
#define AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_NIC_CREDITS_11_0_MASK	0x3ffc000000000000ull
#define AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_Q_EN_LB_SB_3_0_MASK  	0x0003c00000000000ull
#define AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_Q_EN_NIC_SB_3_0_MASK 	0x00003c0000000000ull
#define AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_Q_ENABLE_3_0_MASK    	0x000003c000000000ull
#define AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_KILL_PKT_1_MASK      	0x0000002000000000ull
#define AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_KILL_PKT_0_MASK      	0x0000001000000000ull
#define AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_LB_SB_3_0_MASK       	0x0000000f00000000ull
#define AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_NIC_SB_3_0_MASK      	0x00000000f0000000ull
#define AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_Q_DATA_MASK          	0x0000000008000000ull
#define AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_Q_HEAD_MASK          	0x0000000004000000ull
#define AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_Q_FLIT_CNTR_6_0_MASK 	0x0000000003f00000ull
#define AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_LB_SB_3_OR_REQ_SB_3_MASK	0x0000000000080000ull
#define AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_LB_SB_2_OR_REQ_SB_2_MASK	0x0000000000040000ull
#define AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_LB_SB_1_OR_REQ_SB_1_MASK	0x0000000000020000ull
#define AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_LB_SB_0_OR_REQ_SB_0_MASK	0x0000000000010000ull
#define AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_PARITY_3_MASK        	0x0000000000008000ull
#define AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_RC_1_MASK            	0x0000000000004000ull
#define AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_LSTATUS_5_0_MASK     	0x0000000000003f00ull
#define AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_LB_MASK              	0x0000000000000080ull
#define AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_PORTID_2_0_MASK      	0x0000000000000070ull
#define AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_UNUSED_131_108_MASK  	0x000000000000000full
#define AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_NIC_FULL_BP          	63
#define AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_HALT_REQ_BP          	62
#define AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_NIC_CREDITS_11_0_BP  	50
#define AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_Q_EN_LB_SB_3_0_BP    	46
#define AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_Q_EN_NIC_SB_3_0_BP   	42
#define AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_Q_ENABLE_3_0_BP      	38
#define AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_KILL_PKT_1_BP        	37
#define AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_KILL_PKT_0_BP        	36
#define AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_LB_SB_3_0_BP         	32
#define AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_NIC_SB_3_0_BP        	28
#define AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_Q_DATA_BP            	27
#define AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_Q_HEAD_BP            	26
#define AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_Q_FLIT_CNTR_6_0_BP   	20
#define AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_LB_SB_3_OR_REQ_SB_3_BP	19
#define AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_LB_SB_2_OR_REQ_SB_2_BP	18
#define AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_LB_SB_1_OR_REQ_SB_1_BP	17
#define AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_LB_SB_0_OR_REQ_SB_0_BP	16
#define AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_PARITY_3_BP          	15
#define AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_RC_1_BP              	14
#define AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_LSTATUS_5_0_BP       	8
#define AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_LB_BP                	7
#define AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_PORTID_2_0_BP        	4
#define AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_UNUSED_131_108_BP    	0
#define AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_NIC_FULL_QW          	2
#define AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_HALT_REQ_QW          	2
#define AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_NIC_CREDITS_11_0_QW  	2
#define AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_Q_EN_LB_SB_3_0_QW    	2
#define AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_Q_EN_NIC_SB_3_0_QW   	2
#define AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_Q_ENABLE_3_0_QW      	2
#define AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_KILL_PKT_1_QW        	2
#define AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_KILL_PKT_0_QW        	2
#define AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_LB_SB_3_0_QW         	2
#define AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_NIC_SB_3_0_QW        	2
#define AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_Q_DATA_QW            	2
#define AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_Q_HEAD_QW            	2
#define AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_Q_FLIT_CNTR_6_0_QW   	2
#define AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_LB_SB_3_OR_REQ_SB_3_QW	2
#define AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_LB_SB_2_OR_REQ_SB_2_QW	2
#define AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_LB_SB_1_OR_REQ_SB_1_QW	2
#define AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_LB_SB_0_OR_REQ_SB_0_QW	2
#define AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_PARITY_3_QW          	2
#define AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_RC_1_QW              	2
#define AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_LSTATUS_5_0_QW       	2
#define AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_LB_QW                	2
#define AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_PORTID_2_0_QW        	2
#define AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_UNUSED_131_108_QW    	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_MID_NETLINK DEFINES
 */
#define AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_MID_NETLINK_UNUSED_131_108_MASK 	0xfffff00000000000ull
#define AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_MID_NETLINK_PARITY_2_MASK       	0x0000080000000000ull
#define AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_MID_NETLINK_RC_0_MASK           	0x0000040000000000ull
#define AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_MID_NETLINK_PKTID_11_0_MASK     	0x000003ffc0000000ull
#define AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_MID_NETLINK_UNUSUED_MASK        	0x000000003ffc0000ull
#define AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_MID_NETLINK_RC_2_MASK           	0x0000000000020000ull
#define AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_MID_NETLINK_RSTATUS_5_0_MASK    	0x000000000001f800ull
#define AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_MID_NETLINK_RSPCMD_2_0_MASK     	0x0000000000000700ull
#define AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_MID_NETLINK_PARITY_1_MASK       	0x0000000000000080ull
#define AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_MID_NETLINK_UV_MASK             	0x0000000000000040ull
#define AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_MID_NETLINK_UNUSED_69_36_MASK   	0x000000000000003full
#define AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_MID_NETLINK_UNUSED_131_108_BP   	44
#define AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_MID_NETLINK_PARITY_2_BP         	43
#define AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_MID_NETLINK_RC_0_BP             	42
#define AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_MID_NETLINK_PKTID_11_0_BP       	30
#define AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_MID_NETLINK_UNUSUED_BP          	18
#define AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_MID_NETLINK_RC_2_BP             	17
#define AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_MID_NETLINK_RSTATUS_5_0_BP      	11
#define AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_MID_NETLINK_RSPCMD_2_0_BP       	8
#define AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_MID_NETLINK_PARITY_1_BP         	7
#define AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_MID_NETLINK_UV_BP               	6
#define AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_MID_NETLINK_UNUSED_69_36_BP     	0
#define AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_MID_NETLINK_UNUSED_131_108_QW   	1
#define AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_MID_NETLINK_PARITY_2_QW         	1
#define AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_MID_NETLINK_RC_0_QW             	1
#define AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_MID_NETLINK_PKTID_11_0_QW       	1
#define AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_MID_NETLINK_UNUSUED_QW          	1
#define AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_MID_NETLINK_RC_2_QW             	1
#define AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_MID_NETLINK_RSTATUS_5_0_QW      	1
#define AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_MID_NETLINK_RSPCMD_2_0_QW       	1
#define AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_MID_NETLINK_PARITY_1_QW         	1
#define AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_MID_NETLINK_UV_QW               	1
#define AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_MID_NETLINK_UNUSED_69_36_QW     	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_LO_NETLINK DEFINES
 */
#define AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_LO_NETLINK_UNUSED_69_36_MASK    	0xfffffff000000000ull
#define AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_LO_NETLINK_PARITY_0_MASK        	0x0000000800000000ull
#define AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_LO_NETLINK_UNUSED_34_18_MASK    	0x00000007fffc0000ull
#define AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_LO_NETLINK_SRCID_1_0_MASK       	0x0000000000030000ull
#define AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_LO_NETLINK_SRC_15_0_MASK        	0x000000000000ffffull
#define AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_LO_NETLINK_UNUSED_69_36_BP      	36
#define AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_LO_NETLINK_PARITY_0_BP          	35
#define AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_LO_NETLINK_UNUSED_34_18_BP      	18
#define AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_LO_NETLINK_SRCID_1_0_BP         	16
#define AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_LO_NETLINK_SRC_15_0_BP          	0
#define AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_LO_NETLINK_UNUSED_69_36_QW      	0
#define AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_LO_NETLINK_PARITY_0_QW          	0
#define AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_LO_NETLINK_UNUSED_34_18_QW      	0
#define AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_LO_NETLINK_SRCID_1_0_QW         	0
#define AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_LO_NETLINK_SRC_15_0_QW          	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK DEFINES
 */
#define AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_NIC_FULL_MASK           	0x8000000000000000ull
#define AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_HALT_REQ_MASK           	0x4000000000000000ull
#define AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_NIC_CREDITS_11_0_MASK   	0x3ffc000000000000ull
#define AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_Q_EN_LB_SB_3_0_MASK     	0x0003c00000000000ull
#define AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_Q_EN_NIC_SB_3_0_MASK    	0x00003c0000000000ull
#define AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_Q_ENABLE_3_0_MASK       	0x000003c000000000ull
#define AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_KILL_PKT_1_MASK         	0x0000002000000000ull
#define AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_KILL_PKT_0_MASK         	0x0000001000000000ull
#define AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_LB_SB_3_0_MASK          	0x0000000f00000000ull
#define AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_NIC_SB_3_0_MASK         	0x00000000f0000000ull
#define AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_Q_DATA_MASK             	0x0000000008000000ull
#define AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_Q_HEAD_MASK             	0x0000000004000000ull
#define AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_Q_FLIT_CNTR_6_0_MASK    	0x0000000003f00000ull
#define AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_LB_SB_3_OR_REQ_SB_3_MASK	0x0000000000080000ull
#define AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_LB_SB_2_OR_REQ_SB_2_MASK	0x0000000000040000ull
#define AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_LB_SB_1_OR_REQ_SB_1_MASK	0x0000000000020000ull
#define AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_LB_SB_0_OR_REQ_SB_0_MASK	0x0000000000010000ull
#define AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_PARITY_3_MASK           	0x0000000000008000ull
#define AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_RC_1_MASK               	0x0000000000004000ull
#define AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_LSTATUS_5_0_MASK        	0x0000000000003f00ull
#define AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_LB_MASK                 	0x0000000000000080ull
#define AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_PORTID_2_0_MASK         	0x0000000000000070ull
#define AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_UNUSED_131_108_MASK     	0x000000000000000full
#define AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_NIC_FULL_BP             	63
#define AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_HALT_REQ_BP             	62
#define AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_NIC_CREDITS_11_0_BP     	50
#define AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_Q_EN_LB_SB_3_0_BP       	46
#define AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_Q_EN_NIC_SB_3_0_BP      	42
#define AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_Q_ENABLE_3_0_BP         	38
#define AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_KILL_PKT_1_BP           	37
#define AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_KILL_PKT_0_BP           	36
#define AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_LB_SB_3_0_BP            	32
#define AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_NIC_SB_3_0_BP           	28
#define AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_Q_DATA_BP               	27
#define AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_Q_HEAD_BP               	26
#define AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_Q_FLIT_CNTR_6_0_BP      	20
#define AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_LB_SB_3_OR_REQ_SB_3_BP  	19
#define AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_LB_SB_2_OR_REQ_SB_2_BP  	18
#define AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_LB_SB_1_OR_REQ_SB_1_BP  	17
#define AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_LB_SB_0_OR_REQ_SB_0_BP  	16
#define AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_PARITY_3_BP             	15
#define AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_RC_1_BP                 	14
#define AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_LSTATUS_5_0_BP          	8
#define AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_LB_BP                   	7
#define AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_PORTID_2_0_BP           	4
#define AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_UNUSED_131_108_BP       	0
#define AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_NIC_FULL_QW             	2
#define AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_HALT_REQ_QW             	2
#define AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_NIC_CREDITS_11_0_QW     	2
#define AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_Q_EN_LB_SB_3_0_QW       	2
#define AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_Q_EN_NIC_SB_3_0_QW      	2
#define AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_Q_ENABLE_3_0_QW         	2
#define AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_KILL_PKT_1_QW           	2
#define AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_KILL_PKT_0_QW           	2
#define AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_LB_SB_3_0_QW            	2
#define AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_NIC_SB_3_0_QW           	2
#define AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_Q_DATA_QW               	2
#define AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_Q_HEAD_QW               	2
#define AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_Q_FLIT_CNTR_6_0_QW      	2
#define AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_LB_SB_3_OR_REQ_SB_3_QW  	2
#define AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_LB_SB_2_OR_REQ_SB_2_QW  	2
#define AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_LB_SB_1_OR_REQ_SB_1_QW  	2
#define AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_LB_SB_0_OR_REQ_SB_0_QW  	2
#define AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_PARITY_3_QW             	2
#define AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_RC_1_QW                 	2
#define AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_LSTATUS_5_0_QW          	2
#define AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_LB_QW                   	2
#define AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_PORTID_2_0_QW           	2
#define AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_UNUSED_131_108_QW       	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_MID_NETLINK DEFINES
 */
#define AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_MID_NETLINK_UNUSED_131_108_MASK    	0xfffff00000000000ull
#define AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_MID_NETLINK_PARITY_2_MASK          	0x0000080000000000ull
#define AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_MID_NETLINK_RC_0_MASK              	0x0000040000000000ull
#define AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_MID_NETLINK_PKTID_11_0_MASK        	0x000003ffc0000000ull
#define AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_MID_NETLINK_UNUSUED_MASK           	0x000000003ffc0000ull
#define AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_MID_NETLINK_RC_2_MASK              	0x0000000000020000ull
#define AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_MID_NETLINK_RSTATUS_5_0_MASK       	0x000000000001f800ull
#define AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_MID_NETLINK_RSPCMD_2_0_MASK        	0x0000000000000700ull
#define AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_MID_NETLINK_PARITY_1_MASK          	0x0000000000000080ull
#define AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_MID_NETLINK_UV_MASK                	0x0000000000000040ull
#define AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_MID_NETLINK_UNUSED_69_36_MASK      	0x000000000000003full
#define AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_MID_NETLINK_UNUSED_131_108_BP      	44
#define AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_MID_NETLINK_PARITY_2_BP            	43
#define AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_MID_NETLINK_RC_0_BP                	42
#define AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_MID_NETLINK_PKTID_11_0_BP          	30
#define AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_MID_NETLINK_UNUSUED_BP             	18
#define AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_MID_NETLINK_RC_2_BP                	17
#define AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_MID_NETLINK_RSTATUS_5_0_BP         	11
#define AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_MID_NETLINK_RSPCMD_2_0_BP          	8
#define AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_MID_NETLINK_PARITY_1_BP            	7
#define AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_MID_NETLINK_UV_BP                  	6
#define AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_MID_NETLINK_UNUSED_69_36_BP        	0
#define AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_MID_NETLINK_UNUSED_131_108_QW      	1
#define AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_MID_NETLINK_PARITY_2_QW            	1
#define AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_MID_NETLINK_RC_0_QW                	1
#define AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_MID_NETLINK_PKTID_11_0_QW          	1
#define AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_MID_NETLINK_UNUSUED_QW             	1
#define AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_MID_NETLINK_RC_2_QW                	1
#define AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_MID_NETLINK_RSTATUS_5_0_QW         	1
#define AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_MID_NETLINK_RSPCMD_2_0_QW          	1
#define AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_MID_NETLINK_PARITY_1_QW            	1
#define AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_MID_NETLINK_UV_QW                  	1
#define AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_MID_NETLINK_UNUSED_69_36_QW        	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_LO_NETLINK DEFINES
 */
#define AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_LO_NETLINK_UNUSED_69_36_MASK       	0xfffffff000000000ull
#define AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_LO_NETLINK_PARITY_0_MASK           	0x0000000800000000ull
#define AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_LO_NETLINK_UNUSED_34_18_MASK       	0x00000007fffc0000ull
#define AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_LO_NETLINK_SRCID_1_0_MASK          	0x0000000000030000ull
#define AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_LO_NETLINK_SRC_15_0_MASK           	0x000000000000ffffull
#define AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_LO_NETLINK_UNUSED_69_36_BP         	36
#define AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_LO_NETLINK_PARITY_0_BP             	35
#define AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_LO_NETLINK_UNUSED_34_18_BP         	18
#define AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_LO_NETLINK_SRCID_1_0_BP            	16
#define AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_LO_NETLINK_SRC_15_0_BP             	0
#define AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_LO_NETLINK_UNUSED_69_36_QW         	0
#define AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_LO_NETLINK_PARITY_0_QW             	0
#define AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_LO_NETLINK_UNUSED_34_18_QW         	0
#define AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_LO_NETLINK_SRCID_1_0_QW            	0
#define AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_LO_NETLINK_SRC_15_0_QW             	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_HI_NETLINK DEFINES
 */
#define AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_HI_NETLINK_BLOCK_MASK               	0xff00000000000000ull
#define AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_HI_NETLINK_UNUSED_183_166_MASK      	0x00ffffc000000000ull
#define AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_HI_NETLINK_LREQ_REN_MASK            	0x0000002000000000ull
#define AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_HI_NETLINK_R_NICBUF_EMPTY_MASK      	0x0000001000000000ull
#define AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_HI_NETLINK_R_NICBUF_DST_3_0_MASK    	0x0000000f00000000ull
#define AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_HI_NETLINK_R_FLIT_VLD_3_0_MASK      	0x00000000f0000000ull
#define AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_HI_NETLINK_Q_DATA_MASK              	0x0000000008000000ull
#define AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_HI_NETLINK_Q_HEAD_MASK              	0x0000000004000000ull
#define AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_HI_NETLINK_Q_FLIT_CNTR_MASK         	0x0000000003f00000ull
#define AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_HI_NETLINK_R_FLIT2TILE_147_MASK     	0x0000000000080000ull
#define AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_HI_NETLINK_R_FLIT2TILE_146_MASK     	0x0000000000040000ull
#define AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_HI_NETLINK_R_FLIT2TILE_145_MASK     	0x0000000000020000ull
#define AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_HI_NETLINK_R_FLIT2TILE_144_MASK     	0x0000000000010000ull
#define AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_HI_NETLINK_PARITY_3_MASK            	0x0000000000008000ull
#define AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_HI_NETLINK_RC_1_MASK                	0x0000000000004000ull
#define AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_HI_NETLINK_UNUSED_141_136_MASK      	0x0000000000003f00ull
#define AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_HI_NETLINK_LB_MASK                  	0x0000000000000080ull
#define AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_HI_NETLINK_PORTID_2_0_MASK          	0x0000000000000070ull
#define AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_HI_NETLINK_UNUSED_131_127_MASK      	0x000000000000000full
#define AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_HI_NETLINK_BLOCK_BP                 	56
#define AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_HI_NETLINK_UNUSED_183_166_BP        	38
#define AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_HI_NETLINK_LREQ_REN_BP              	37
#define AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_HI_NETLINK_R_NICBUF_EMPTY_BP        	36
#define AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_HI_NETLINK_R_NICBUF_DST_3_0_BP      	32
#define AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_HI_NETLINK_R_FLIT_VLD_3_0_BP        	28
#define AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_HI_NETLINK_Q_DATA_BP                	27
#define AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_HI_NETLINK_Q_HEAD_BP                	26
#define AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_HI_NETLINK_Q_FLIT_CNTR_BP           	20
#define AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_HI_NETLINK_R_FLIT2TILE_147_BP       	19
#define AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_HI_NETLINK_R_FLIT2TILE_146_BP       	18
#define AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_HI_NETLINK_R_FLIT2TILE_145_BP       	17
#define AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_HI_NETLINK_R_FLIT2TILE_144_BP       	16
#define AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_HI_NETLINK_PARITY_3_BP              	15
#define AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_HI_NETLINK_RC_1_BP                  	14
#define AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_HI_NETLINK_UNUSED_141_136_BP        	8
#define AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_HI_NETLINK_LB_BP                    	7
#define AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_HI_NETLINK_PORTID_2_0_BP            	4
#define AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_HI_NETLINK_UNUSED_131_127_BP        	0
#define AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_HI_NETLINK_BLOCK_QW                 	2
#define AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_HI_NETLINK_UNUSED_183_166_QW        	2
#define AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_HI_NETLINK_LREQ_REN_QW              	2
#define AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_HI_NETLINK_R_NICBUF_EMPTY_QW        	2
#define AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_HI_NETLINK_R_NICBUF_DST_3_0_QW      	2
#define AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_HI_NETLINK_R_FLIT_VLD_3_0_QW        	2
#define AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_HI_NETLINK_Q_DATA_QW                	2
#define AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_HI_NETLINK_Q_HEAD_QW                	2
#define AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_HI_NETLINK_Q_FLIT_CNTR_QW           	2
#define AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_HI_NETLINK_R_FLIT2TILE_147_QW       	2
#define AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_HI_NETLINK_R_FLIT2TILE_146_QW       	2
#define AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_HI_NETLINK_R_FLIT2TILE_145_QW       	2
#define AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_HI_NETLINK_R_FLIT2TILE_144_QW       	2
#define AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_HI_NETLINK_PARITY_3_QW              	2
#define AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_HI_NETLINK_RC_1_QW                  	2
#define AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_HI_NETLINK_UNUSED_141_136_QW        	2
#define AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_HI_NETLINK_LB_QW                    	2
#define AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_HI_NETLINK_PORTID_2_0_QW            	2
#define AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_HI_NETLINK_UNUSED_131_127_QW        	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_MID_NETLINK DEFINES
 */
#define AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_MID_NETLINK_UNUSED_131_127_MASK     	0x8000000000000000ull
#define AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_MID_NETLINK_PKTSRC_1_0_MASK         	0x6000000000000000ull
#define AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_MID_NETLINK_SSID_8_0_MASK           	0x1ff0000000000000ull
#define AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_MID_NETLINK_ADDR_5_2_MASK           	0x000f000000000000ull
#define AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_MID_NETLINK_CNT_BM_3_0_MASK         	0x0000f00000000000ull
#define AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_MID_NETLINK_PARITY_2_MASK           	0x0000080000000000ull
#define AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_MID_NETLINK_RC_0_MASK               	0x0000040000000000ull
#define AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_MID_NETLINK_PKTID_11_0_MASK         	0x000003ffc0000000ull
#define AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_MID_NETLINK_MDH_11_0_MASK           	0x000000003ffc0000ull
#define AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_MID_NETLINK_RC_2_MASK               	0x0000000000020000ull
#define AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_MID_NETLINK_REQCMD_8_0_MASK         	0x000000000001ff00ull
#define AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_MID_NETLINK_PARITY_1_MASK           	0x0000000000000080ull
#define AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_MID_NETLINK_UV_MASK                 	0x0000000000000040ull
#define AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_MID_NETLINK_ADDR_39_6_MASK          	0x000000000000003full
#define AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_MID_NETLINK_UNUSED_131_127_BP       	63
#define AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_MID_NETLINK_PKTSRC_1_0_BP           	61
#define AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_MID_NETLINK_SSID_8_0_BP             	52
#define AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_MID_NETLINK_ADDR_5_2_BP             	48
#define AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_MID_NETLINK_CNT_BM_3_0_BP           	44
#define AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_MID_NETLINK_PARITY_2_BP             	43
#define AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_MID_NETLINK_RC_0_BP                 	42
#define AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_MID_NETLINK_PKTID_11_0_BP           	30
#define AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_MID_NETLINK_MDH_11_0_BP             	18
#define AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_MID_NETLINK_RC_2_BP                 	17
#define AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_MID_NETLINK_REQCMD_8_0_BP           	8
#define AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_MID_NETLINK_PARITY_1_BP             	7
#define AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_MID_NETLINK_UV_BP                   	6
#define AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_MID_NETLINK_ADDR_39_6_BP            	0
#define AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_MID_NETLINK_UNUSED_131_127_QW       	1
#define AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_MID_NETLINK_PKTSRC_1_0_QW           	1
#define AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_MID_NETLINK_SSID_8_0_QW             	1
#define AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_MID_NETLINK_ADDR_5_2_QW             	1
#define AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_MID_NETLINK_CNT_BM_3_0_QW           	1
#define AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_MID_NETLINK_PARITY_2_QW             	1
#define AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_MID_NETLINK_RC_0_QW                 	1
#define AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_MID_NETLINK_PKTID_11_0_QW           	1
#define AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_MID_NETLINK_MDH_11_0_QW             	1
#define AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_MID_NETLINK_RC_2_QW                 	1
#define AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_MID_NETLINK_REQCMD_8_0_QW           	1
#define AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_MID_NETLINK_PARITY_1_QW             	1
#define AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_MID_NETLINK_UV_QW                   	1
#define AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_MID_NETLINK_ADDR_39_6_QW            	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_LO_NETLINK DEFINES
 */
#define AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_LO_NETLINK_ADDR_39_6_MASK           	0xfffffff000000000ull
#define AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_LO_NETLINK_PARITY_0_MASK            	0x0000000800000000ull
#define AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_LO_NETLINK_UNUSUED_MASK             	0x0000000400000000ull
#define AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_LO_NETLINK_PKEY_15_0_MASK           	0x00000003fffc0000ull
#define AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_LO_NETLINK_DSTID_1_0_MASK           	0x0000000000030000ull
#define AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_LO_NETLINK_DST_15_0_MASK            	0x000000000000ffffull
#define AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_LO_NETLINK_ADDR_39_6_BP             	36
#define AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_LO_NETLINK_PARITY_0_BP              	35
#define AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_LO_NETLINK_UNUSUED_BP               	34
#define AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_LO_NETLINK_PKEY_15_0_BP             	18
#define AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_LO_NETLINK_DSTID_1_0_BP             	16
#define AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_LO_NETLINK_DST_15_0_BP              	0
#define AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_LO_NETLINK_ADDR_39_6_QW             	0
#define AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_LO_NETLINK_PARITY_0_QW              	0
#define AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_LO_NETLINK_UNUSUED_QW               	0
#define AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_LO_NETLINK_PKEY_15_0_QW             	0
#define AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_LO_NETLINK_DSTID_1_0_QW             	0
#define AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_LO_NETLINK_DST_15_0_QW              	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_HI_NETLINK DEFINES
 */
#define AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_HI_NETLINK_BLOCK_MASK               	0xff00000000000000ull
#define AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_HI_NETLINK_UNUSED_183_166_MASK      	0x00ffffc000000000ull
#define AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_HI_NETLINK_LREQ_REN_MASK            	0x0000002000000000ull
#define AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_HI_NETLINK_R_NICBUF_EMPTY_MASK      	0x0000001000000000ull
#define AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_HI_NETLINK_R_NICBUF_DST_3_0_MASK    	0x0000000f00000000ull
#define AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_HI_NETLINK_R_FLIT_VLD_3_0_MASK      	0x00000000f0000000ull
#define AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_HI_NETLINK_Q_DATA_MASK              	0x0000000008000000ull
#define AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_HI_NETLINK_Q_HEAD_MASK              	0x0000000004000000ull
#define AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_HI_NETLINK_Q_FLIT_CNTR_MASK         	0x0000000003f00000ull
#define AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_HI_NETLINK_R_FLIT2TILE_147_MASK     	0x0000000000080000ull
#define AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_HI_NETLINK_R_FLIT2TILE_146_MASK     	0x0000000000040000ull
#define AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_HI_NETLINK_R_FLIT2TILE_145_MASK     	0x0000000000020000ull
#define AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_HI_NETLINK_R_FLIT2TILE_144_MASK     	0x0000000000010000ull
#define AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_HI_NETLINK_PARITY_3_MASK            	0x0000000000008000ull
#define AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_HI_NETLINK_RC_1_MASK                	0x0000000000004000ull
#define AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_HI_NETLINK_UNUSED_141_136_MASK      	0x0000000000003f00ull
#define AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_HI_NETLINK_LB_MASK                  	0x0000000000000080ull
#define AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_HI_NETLINK_PORTID_2_0_MASK          	0x0000000000000070ull
#define AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_HI_NETLINK_UNUSED_131_127_MASK      	0x000000000000000full
#define AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_HI_NETLINK_BLOCK_BP                 	56
#define AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_HI_NETLINK_UNUSED_183_166_BP        	38
#define AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_HI_NETLINK_LREQ_REN_BP              	37
#define AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_HI_NETLINK_R_NICBUF_EMPTY_BP        	36
#define AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_HI_NETLINK_R_NICBUF_DST_3_0_BP      	32
#define AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_HI_NETLINK_R_FLIT_VLD_3_0_BP        	28
#define AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_HI_NETLINK_Q_DATA_BP                	27
#define AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_HI_NETLINK_Q_HEAD_BP                	26
#define AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_HI_NETLINK_Q_FLIT_CNTR_BP           	20
#define AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_HI_NETLINK_R_FLIT2TILE_147_BP       	19
#define AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_HI_NETLINK_R_FLIT2TILE_146_BP       	18
#define AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_HI_NETLINK_R_FLIT2TILE_145_BP       	17
#define AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_HI_NETLINK_R_FLIT2TILE_144_BP       	16
#define AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_HI_NETLINK_PARITY_3_BP              	15
#define AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_HI_NETLINK_RC_1_BP                  	14
#define AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_HI_NETLINK_UNUSED_141_136_BP        	8
#define AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_HI_NETLINK_LB_BP                    	7
#define AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_HI_NETLINK_PORTID_2_0_BP            	4
#define AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_HI_NETLINK_UNUSED_131_127_BP        	0
#define AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_HI_NETLINK_BLOCK_QW                 	2
#define AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_HI_NETLINK_UNUSED_183_166_QW        	2
#define AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_HI_NETLINK_LREQ_REN_QW              	2
#define AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_HI_NETLINK_R_NICBUF_EMPTY_QW        	2
#define AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_HI_NETLINK_R_NICBUF_DST_3_0_QW      	2
#define AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_HI_NETLINK_R_FLIT_VLD_3_0_QW        	2
#define AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_HI_NETLINK_Q_DATA_QW                	2
#define AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_HI_NETLINK_Q_HEAD_QW                	2
#define AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_HI_NETLINK_Q_FLIT_CNTR_QW           	2
#define AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_HI_NETLINK_R_FLIT2TILE_147_QW       	2
#define AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_HI_NETLINK_R_FLIT2TILE_146_QW       	2
#define AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_HI_NETLINK_R_FLIT2TILE_145_QW       	2
#define AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_HI_NETLINK_R_FLIT2TILE_144_QW       	2
#define AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_HI_NETLINK_PARITY_3_QW              	2
#define AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_HI_NETLINK_RC_1_QW                  	2
#define AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_HI_NETLINK_UNUSED_141_136_QW        	2
#define AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_HI_NETLINK_LB_QW                    	2
#define AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_HI_NETLINK_PORTID_2_0_QW            	2
#define AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_HI_NETLINK_UNUSED_131_127_QW        	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_MID_NETLINK DEFINES
 */
#define AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_MID_NETLINK_UNUSED_131_127_MASK     	0x8000000000000000ull
#define AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_MID_NETLINK_PKTSRC_1_0_MASK         	0x6000000000000000ull
#define AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_MID_NETLINK_SSID_8_0_MASK           	0x1ff0000000000000ull
#define AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_MID_NETLINK_ADDR_5_2_MASK           	0x000f000000000000ull
#define AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_MID_NETLINK_CNT_BM_3_0_MASK         	0x0000f00000000000ull
#define AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_MID_NETLINK_PARITY_2_MASK           	0x0000080000000000ull
#define AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_MID_NETLINK_RC_0_MASK               	0x0000040000000000ull
#define AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_MID_NETLINK_PKTID_11_0_MASK         	0x000003ffc0000000ull
#define AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_MID_NETLINK_MDH_11_0_MASK           	0x000000003ffc0000ull
#define AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_MID_NETLINK_RC_2_MASK               	0x0000000000020000ull
#define AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_MID_NETLINK_REQCMD_8_0_MASK         	0x000000000001ff00ull
#define AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_MID_NETLINK_PARITY_1_MASK           	0x0000000000000080ull
#define AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_MID_NETLINK_UV_MASK                 	0x0000000000000040ull
#define AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_MID_NETLINK_ADDR_39_6_MASK          	0x000000000000003full
#define AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_MID_NETLINK_UNUSED_131_127_BP       	63
#define AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_MID_NETLINK_PKTSRC_1_0_BP           	61
#define AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_MID_NETLINK_SSID_8_0_BP             	52
#define AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_MID_NETLINK_ADDR_5_2_BP             	48
#define AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_MID_NETLINK_CNT_BM_3_0_BP           	44
#define AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_MID_NETLINK_PARITY_2_BP             	43
#define AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_MID_NETLINK_RC_0_BP                 	42
#define AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_MID_NETLINK_PKTID_11_0_BP           	30
#define AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_MID_NETLINK_MDH_11_0_BP             	18
#define AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_MID_NETLINK_RC_2_BP                 	17
#define AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_MID_NETLINK_REQCMD_8_0_BP           	8
#define AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_MID_NETLINK_PARITY_1_BP             	7
#define AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_MID_NETLINK_UV_BP                   	6
#define AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_MID_NETLINK_ADDR_39_6_BP            	0
#define AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_MID_NETLINK_UNUSED_131_127_QW       	1
#define AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_MID_NETLINK_PKTSRC_1_0_QW           	1
#define AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_MID_NETLINK_SSID_8_0_QW             	1
#define AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_MID_NETLINK_ADDR_5_2_QW             	1
#define AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_MID_NETLINK_CNT_BM_3_0_QW           	1
#define AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_MID_NETLINK_PARITY_2_QW             	1
#define AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_MID_NETLINK_RC_0_QW                 	1
#define AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_MID_NETLINK_PKTID_11_0_QW           	1
#define AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_MID_NETLINK_MDH_11_0_QW             	1
#define AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_MID_NETLINK_RC_2_QW                 	1
#define AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_MID_NETLINK_REQCMD_8_0_QW           	1
#define AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_MID_NETLINK_PARITY_1_QW             	1
#define AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_MID_NETLINK_UV_QW                   	1
#define AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_MID_NETLINK_ADDR_39_6_QW            	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_LO_NETLINK DEFINES
 */
#define AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_LO_NETLINK_ADDR_39_6_MASK           	0xfffffff000000000ull
#define AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_LO_NETLINK_PARITY_0_MASK            	0x0000000800000000ull
#define AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_LO_NETLINK_UNUSUED_MASK             	0x0000000400000000ull
#define AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_LO_NETLINK_PKEY_15_0_MASK           	0x00000003fffc0000ull
#define AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_LO_NETLINK_DSTID_1_0_MASK           	0x0000000000030000ull
#define AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_LO_NETLINK_DST_15_0_MASK            	0x000000000000ffffull
#define AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_LO_NETLINK_ADDR_39_6_BP             	36
#define AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_LO_NETLINK_PARITY_0_BP              	35
#define AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_LO_NETLINK_UNUSUED_BP               	34
#define AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_LO_NETLINK_PKEY_15_0_BP             	18
#define AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_LO_NETLINK_DSTID_1_0_BP             	16
#define AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_LO_NETLINK_DST_15_0_BP              	0
#define AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_LO_NETLINK_ADDR_39_6_QW             	0
#define AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_LO_NETLINK_PARITY_0_QW              	0
#define AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_LO_NETLINK_UNUSUED_QW               	0
#define AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_LO_NETLINK_PKEY_15_0_QW             	0
#define AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_LO_NETLINK_DSTID_1_0_QW             	0
#define AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_LO_NETLINK_DST_15_0_QW              	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_HI_NETLINK DEFINES
 */
#define AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_HI_NETLINK_BLOCK_MASK                	0xff00000000000000ull
#define AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_HI_NETLINK_UNUSED_183_166_MASK       	0x00ffffc000000000ull
#define AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_HI_NETLINK_LREQ_REN_MASK             	0x0000002000000000ull
#define AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_HI_NETLINK_R_NICBUF_EMPTY_MASK       	0x0000001000000000ull
#define AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_HI_NETLINK_R_NICBUF_DST_3_0_MASK     	0x0000000f00000000ull
#define AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_HI_NETLINK_R_FLIT_VLD_3_0_MASK       	0x00000000f0000000ull
#define AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_HI_NETLINK_Q_DATA_MASK               	0x0000000008000000ull
#define AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_HI_NETLINK_Q_HEAD_MASK               	0x0000000004000000ull
#define AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_HI_NETLINK_Q_FLIT_CNTR_MASK          	0x0000000003f00000ull
#define AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_HI_NETLINK_R_FLIT2TILE_147_MASK      	0x0000000000080000ull
#define AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_HI_NETLINK_R_FLIT2TILE_146_MASK      	0x0000000000040000ull
#define AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_HI_NETLINK_R_FLIT2TILE_145_MASK      	0x0000000000020000ull
#define AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_HI_NETLINK_R_FLIT2TILE_144_MASK      	0x0000000000010000ull
#define AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_HI_NETLINK_PARITY_3_MASK             	0x0000000000008000ull
#define AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_HI_NETLINK_RC_1_MASK                 	0x0000000000004000ull
#define AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_HI_NETLINK_UNUSED_141_136_MASK       	0x0000000000003f00ull
#define AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_HI_NETLINK_LB_MASK                   	0x0000000000000080ull
#define AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_HI_NETLINK_PORTID_2_0_MASK           	0x0000000000000070ull
#define AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_HI_NETLINK_UNUSED_131_127_MASK       	0x000000000000000full
#define AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_HI_NETLINK_BLOCK_BP                  	56
#define AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_HI_NETLINK_UNUSED_183_166_BP         	38
#define AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_HI_NETLINK_LREQ_REN_BP               	37
#define AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_HI_NETLINK_R_NICBUF_EMPTY_BP         	36
#define AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_HI_NETLINK_R_NICBUF_DST_3_0_BP       	32
#define AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_HI_NETLINK_R_FLIT_VLD_3_0_BP         	28
#define AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_HI_NETLINK_Q_DATA_BP                 	27
#define AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_HI_NETLINK_Q_HEAD_BP                 	26
#define AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_HI_NETLINK_Q_FLIT_CNTR_BP            	20
#define AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_HI_NETLINK_R_FLIT2TILE_147_BP        	19
#define AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_HI_NETLINK_R_FLIT2TILE_146_BP        	18
#define AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_HI_NETLINK_R_FLIT2TILE_145_BP        	17
#define AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_HI_NETLINK_R_FLIT2TILE_144_BP        	16
#define AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_HI_NETLINK_PARITY_3_BP               	15
#define AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_HI_NETLINK_RC_1_BP                   	14
#define AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_HI_NETLINK_UNUSED_141_136_BP         	8
#define AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_HI_NETLINK_LB_BP                     	7
#define AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_HI_NETLINK_PORTID_2_0_BP             	4
#define AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_HI_NETLINK_UNUSED_131_127_BP         	0
#define AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_HI_NETLINK_BLOCK_QW                  	2
#define AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_HI_NETLINK_UNUSED_183_166_QW         	2
#define AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_HI_NETLINK_LREQ_REN_QW               	2
#define AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_HI_NETLINK_R_NICBUF_EMPTY_QW         	2
#define AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_HI_NETLINK_R_NICBUF_DST_3_0_QW       	2
#define AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_HI_NETLINK_R_FLIT_VLD_3_0_QW         	2
#define AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_HI_NETLINK_Q_DATA_QW                 	2
#define AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_HI_NETLINK_Q_HEAD_QW                 	2
#define AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_HI_NETLINK_Q_FLIT_CNTR_QW            	2
#define AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_HI_NETLINK_R_FLIT2TILE_147_QW        	2
#define AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_HI_NETLINK_R_FLIT2TILE_146_QW        	2
#define AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_HI_NETLINK_R_FLIT2TILE_145_QW        	2
#define AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_HI_NETLINK_R_FLIT2TILE_144_QW        	2
#define AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_HI_NETLINK_PARITY_3_QW               	2
#define AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_HI_NETLINK_RC_1_QW                   	2
#define AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_HI_NETLINK_UNUSED_141_136_QW         	2
#define AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_HI_NETLINK_LB_QW                     	2
#define AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_HI_NETLINK_PORTID_2_0_QW             	2
#define AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_HI_NETLINK_UNUSED_131_127_QW         	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_MID_NETLINK DEFINES
 */
#define AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_MID_NETLINK_UNUSED_131_127_MASK      	0x8000000000000000ull
#define AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_MID_NETLINK_PKTSRC_1_0_MASK          	0x6000000000000000ull
#define AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_MID_NETLINK_SSID_8_0_MASK            	0x1ff0000000000000ull
#define AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_MID_NETLINK_ADDR_5_2_MASK            	0x000f000000000000ull
#define AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_MID_NETLINK_CNT_BM_3_0_MASK          	0x0000f00000000000ull
#define AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_MID_NETLINK_PARITY_2_MASK            	0x0000080000000000ull
#define AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_MID_NETLINK_RC_0_MASK                	0x0000040000000000ull
#define AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_MID_NETLINK_PKTID_11_0_MASK          	0x000003ffc0000000ull
#define AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_MID_NETLINK_MDH_11_0_MASK            	0x000000003ffc0000ull
#define AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_MID_NETLINK_RC_2_MASK                	0x0000000000020000ull
#define AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_MID_NETLINK_REQCMD_8_0_MASK          	0x000000000001ff00ull
#define AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_MID_NETLINK_PARITY_1_MASK            	0x0000000000000080ull
#define AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_MID_NETLINK_UV_MASK                  	0x0000000000000040ull
#define AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_MID_NETLINK_ADDR_39_6_MASK           	0x000000000000003full
#define AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_MID_NETLINK_UNUSED_131_127_BP        	63
#define AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_MID_NETLINK_PKTSRC_1_0_BP            	61
#define AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_MID_NETLINK_SSID_8_0_BP              	52
#define AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_MID_NETLINK_ADDR_5_2_BP              	48
#define AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_MID_NETLINK_CNT_BM_3_0_BP            	44
#define AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_MID_NETLINK_PARITY_2_BP              	43
#define AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_MID_NETLINK_RC_0_BP                  	42
#define AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_MID_NETLINK_PKTID_11_0_BP            	30
#define AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_MID_NETLINK_MDH_11_0_BP              	18
#define AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_MID_NETLINK_RC_2_BP                  	17
#define AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_MID_NETLINK_REQCMD_8_0_BP            	8
#define AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_MID_NETLINK_PARITY_1_BP              	7
#define AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_MID_NETLINK_UV_BP                    	6
#define AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_MID_NETLINK_ADDR_39_6_BP             	0
#define AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_MID_NETLINK_UNUSED_131_127_QW        	1
#define AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_MID_NETLINK_PKTSRC_1_0_QW            	1
#define AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_MID_NETLINK_SSID_8_0_QW              	1
#define AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_MID_NETLINK_ADDR_5_2_QW              	1
#define AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_MID_NETLINK_CNT_BM_3_0_QW            	1
#define AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_MID_NETLINK_PARITY_2_QW              	1
#define AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_MID_NETLINK_RC_0_QW                  	1
#define AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_MID_NETLINK_PKTID_11_0_QW            	1
#define AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_MID_NETLINK_MDH_11_0_QW              	1
#define AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_MID_NETLINK_RC_2_QW                  	1
#define AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_MID_NETLINK_REQCMD_8_0_QW            	1
#define AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_MID_NETLINK_PARITY_1_QW              	1
#define AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_MID_NETLINK_UV_QW                    	1
#define AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_MID_NETLINK_ADDR_39_6_QW             	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_LO_NETLINK DEFINES
 */
#define AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_LO_NETLINK_ADDR_39_6_MASK            	0xfffffff000000000ull
#define AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_LO_NETLINK_PARITY_0_MASK             	0x0000000800000000ull
#define AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_LO_NETLINK_UNUSUED_MASK              	0x0000000400000000ull
#define AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_LO_NETLINK_PKEY_15_0_MASK            	0x00000003fffc0000ull
#define AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_LO_NETLINK_DSTID_1_0_MASK            	0x0000000000030000ull
#define AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_LO_NETLINK_DST_15_0_MASK             	0x000000000000ffffull
#define AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_LO_NETLINK_ADDR_39_6_BP              	36
#define AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_LO_NETLINK_PARITY_0_BP               	35
#define AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_LO_NETLINK_UNUSUED_BP                	34
#define AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_LO_NETLINK_PKEY_15_0_BP              	18
#define AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_LO_NETLINK_DSTID_1_0_BP              	16
#define AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_LO_NETLINK_DST_15_0_BP               	0
#define AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_LO_NETLINK_ADDR_39_6_QW              	0
#define AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_LO_NETLINK_PARITY_0_QW               	0
#define AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_LO_NETLINK_UNUSUED_QW                	0
#define AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_LO_NETLINK_PKEY_15_0_QW              	0
#define AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_LO_NETLINK_DSTID_1_0_QW              	0
#define AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_LO_NETLINK_DST_15_0_QW               	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_HI_NETLINK DEFINES
 */
#define AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_HI_NETLINK_BLOCK_MASK              	0xff00000000000000ull
#define AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_HI_NETLINK_UNUSED_183_166_MASK     	0x00ffffc000000000ull
#define AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_HI_NETLINK_LREQ_REN_MASK           	0x0000002000000000ull
#define AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_HI_NETLINK_R_NICBUF_EMPTY_MASK     	0x0000001000000000ull
#define AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_HI_NETLINK_R_NICBUF_DST_3_0_MASK   	0x0000000f00000000ull
#define AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_HI_NETLINK_R_FLIT_VLD_3_0_MASK     	0x00000000f0000000ull
#define AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_HI_NETLINK_Q_DATA_MASK             	0x0000000008000000ull
#define AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_HI_NETLINK_Q_HEAD_MASK             	0x0000000004000000ull
#define AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_HI_NETLINK_Q_FLIT_CNTR_MASK        	0x0000000003f00000ull
#define AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_HI_NETLINK_R_FLIT2TILE_147_MASK    	0x0000000000080000ull
#define AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_HI_NETLINK_R_FLIT2TILE_146_MASK    	0x0000000000040000ull
#define AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_HI_NETLINK_R_FLIT2TILE_145_MASK    	0x0000000000020000ull
#define AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_HI_NETLINK_R_FLIT2TILE_144_MASK    	0x0000000000010000ull
#define AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_HI_NETLINK_PARITY_3_MASK           	0x0000000000008000ull
#define AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_HI_NETLINK_RC_1_MASK               	0x0000000000004000ull
#define AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_HI_NETLINK_UNUSED_141_136_MASK     	0x0000000000003f00ull
#define AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_HI_NETLINK_LB_MASK                 	0x0000000000000080ull
#define AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_HI_NETLINK_PORTID_2_0_MASK         	0x0000000000000070ull
#define AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_HI_NETLINK_UNUSED_131_127_MASK     	0x000000000000000full
#define AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_HI_NETLINK_BLOCK_BP                	56
#define AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_HI_NETLINK_UNUSED_183_166_BP       	38
#define AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_HI_NETLINK_LREQ_REN_BP             	37
#define AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_HI_NETLINK_R_NICBUF_EMPTY_BP       	36
#define AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_HI_NETLINK_R_NICBUF_DST_3_0_BP     	32
#define AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_HI_NETLINK_R_FLIT_VLD_3_0_BP       	28
#define AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_HI_NETLINK_Q_DATA_BP               	27
#define AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_HI_NETLINK_Q_HEAD_BP               	26
#define AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_HI_NETLINK_Q_FLIT_CNTR_BP          	20
#define AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_HI_NETLINK_R_FLIT2TILE_147_BP      	19
#define AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_HI_NETLINK_R_FLIT2TILE_146_BP      	18
#define AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_HI_NETLINK_R_FLIT2TILE_145_BP      	17
#define AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_HI_NETLINK_R_FLIT2TILE_144_BP      	16
#define AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_HI_NETLINK_PARITY_3_BP             	15
#define AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_HI_NETLINK_RC_1_BP                 	14
#define AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_HI_NETLINK_UNUSED_141_136_BP       	8
#define AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_HI_NETLINK_LB_BP                   	7
#define AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_HI_NETLINK_PORTID_2_0_BP           	4
#define AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_HI_NETLINK_UNUSED_131_127_BP       	0
#define AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_HI_NETLINK_BLOCK_QW                	2
#define AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_HI_NETLINK_UNUSED_183_166_QW       	2
#define AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_HI_NETLINK_LREQ_REN_QW             	2
#define AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_HI_NETLINK_R_NICBUF_EMPTY_QW       	2
#define AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_HI_NETLINK_R_NICBUF_DST_3_0_QW     	2
#define AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_HI_NETLINK_R_FLIT_VLD_3_0_QW       	2
#define AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_HI_NETLINK_Q_DATA_QW               	2
#define AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_HI_NETLINK_Q_HEAD_QW               	2
#define AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_HI_NETLINK_Q_FLIT_CNTR_QW          	2
#define AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_HI_NETLINK_R_FLIT2TILE_147_QW      	2
#define AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_HI_NETLINK_R_FLIT2TILE_146_QW      	2
#define AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_HI_NETLINK_R_FLIT2TILE_145_QW      	2
#define AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_HI_NETLINK_R_FLIT2TILE_144_QW      	2
#define AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_HI_NETLINK_PARITY_3_QW             	2
#define AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_HI_NETLINK_RC_1_QW                 	2
#define AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_HI_NETLINK_UNUSED_141_136_QW       	2
#define AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_HI_NETLINK_LB_QW                   	2
#define AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_HI_NETLINK_PORTID_2_0_QW           	2
#define AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_HI_NETLINK_UNUSED_131_127_QW       	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_MID_NETLINK DEFINES
 */
#define AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_MID_NETLINK_UNUSED_131_127_MASK    	0x8000000000000000ull
#define AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_MID_NETLINK_PKTSRC_1_0_MASK        	0x6000000000000000ull
#define AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_MID_NETLINK_SSID_8_0_MASK          	0x1ff0000000000000ull
#define AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_MID_NETLINK_ADDR_5_2_MASK          	0x000f000000000000ull
#define AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_MID_NETLINK_CNT_BM_3_0_MASK        	0x0000f00000000000ull
#define AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_MID_NETLINK_PARITY_2_MASK          	0x0000080000000000ull
#define AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_MID_NETLINK_RC_0_MASK              	0x0000040000000000ull
#define AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_MID_NETLINK_PKTID_11_0_MASK        	0x000003ffc0000000ull
#define AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_MID_NETLINK_MDH_11_0_MASK          	0x000000003ffc0000ull
#define AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_MID_NETLINK_RC_2_MASK              	0x0000000000020000ull
#define AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_MID_NETLINK_REQCMD_8_0_MASK        	0x000000000001ff00ull
#define AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_MID_NETLINK_PARITY_1_MASK          	0x0000000000000080ull
#define AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_MID_NETLINK_UV_MASK                	0x0000000000000040ull
#define AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_MID_NETLINK_ADDR_39_6_MASK         	0x000000000000003full
#define AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_MID_NETLINK_UNUSED_131_127_BP      	63
#define AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_MID_NETLINK_PKTSRC_1_0_BP          	61
#define AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_MID_NETLINK_SSID_8_0_BP            	52
#define AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_MID_NETLINK_ADDR_5_2_BP            	48
#define AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_MID_NETLINK_CNT_BM_3_0_BP          	44
#define AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_MID_NETLINK_PARITY_2_BP            	43
#define AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_MID_NETLINK_RC_0_BP                	42
#define AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_MID_NETLINK_PKTID_11_0_BP          	30
#define AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_MID_NETLINK_MDH_11_0_BP            	18
#define AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_MID_NETLINK_RC_2_BP                	17
#define AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_MID_NETLINK_REQCMD_8_0_BP          	8
#define AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_MID_NETLINK_PARITY_1_BP            	7
#define AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_MID_NETLINK_UV_BP                  	6
#define AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_MID_NETLINK_ADDR_39_6_BP           	0
#define AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_MID_NETLINK_UNUSED_131_127_QW      	1
#define AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_MID_NETLINK_PKTSRC_1_0_QW          	1
#define AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_MID_NETLINK_SSID_8_0_QW            	1
#define AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_MID_NETLINK_ADDR_5_2_QW            	1
#define AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_MID_NETLINK_CNT_BM_3_0_QW          	1
#define AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_MID_NETLINK_PARITY_2_QW            	1
#define AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_MID_NETLINK_RC_0_QW                	1
#define AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_MID_NETLINK_PKTID_11_0_QW          	1
#define AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_MID_NETLINK_MDH_11_0_QW            	1
#define AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_MID_NETLINK_RC_2_QW                	1
#define AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_MID_NETLINK_REQCMD_8_0_QW          	1
#define AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_MID_NETLINK_PARITY_1_QW            	1
#define AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_MID_NETLINK_UV_QW                  	1
#define AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_MID_NETLINK_ADDR_39_6_QW           	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_LO_NETLINK DEFINES
 */
#define AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_LO_NETLINK_ADDR_39_6_MASK          	0xfffffff000000000ull
#define AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_LO_NETLINK_PARITY_0_MASK           	0x0000000800000000ull
#define AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_LO_NETLINK_UNUSUED_MASK            	0x0000000400000000ull
#define AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_LO_NETLINK_PKEY_15_0_MASK          	0x00000003fffc0000ull
#define AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_LO_NETLINK_DSTID_1_0_MASK          	0x0000000000030000ull
#define AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_LO_NETLINK_DST_15_0_MASK           	0x000000000000ffffull
#define AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_LO_NETLINK_ADDR_39_6_BP            	36
#define AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_LO_NETLINK_PARITY_0_BP             	35
#define AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_LO_NETLINK_UNUSUED_BP              	34
#define AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_LO_NETLINK_PKEY_15_0_BP            	18
#define AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_LO_NETLINK_DSTID_1_0_BP            	16
#define AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_LO_NETLINK_DST_15_0_BP             	0
#define AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_LO_NETLINK_ADDR_39_6_QW            	0
#define AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_LO_NETLINK_PARITY_0_QW             	0
#define AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_LO_NETLINK_UNUSUED_QW              	0
#define AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_LO_NETLINK_PKEY_15_0_QW            	0
#define AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_LO_NETLINK_DSTID_1_0_QW            	0
#define AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_LO_NETLINK_DST_15_0_QW             	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_HI_NETLINK DEFINES
 */
#define AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_HI_NETLINK_BLOCK_MASK              	0xff00000000000000ull
#define AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_HI_NETLINK_UNUSED_183_166_MASK     	0x00ffffc000000000ull
#define AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_HI_NETLINK_LREQ_REN_MASK           	0x0000002000000000ull
#define AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_HI_NETLINK_R_NICBUF_EMPTY_MASK     	0x0000001000000000ull
#define AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_HI_NETLINK_R_NICBUF_DST_3_0_MASK   	0x0000000f00000000ull
#define AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_HI_NETLINK_R_FLIT_VLD_3_0_MASK     	0x00000000f0000000ull
#define AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_HI_NETLINK_Q_DATA_MASK             	0x0000000008000000ull
#define AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_HI_NETLINK_Q_HEAD_MASK             	0x0000000004000000ull
#define AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_HI_NETLINK_Q_FLIT_CNTR_MASK        	0x0000000003f00000ull
#define AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_HI_NETLINK_R_FLIT2TILE_147_MASK    	0x0000000000080000ull
#define AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_HI_NETLINK_R_FLIT2TILE_146_MASK    	0x0000000000040000ull
#define AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_HI_NETLINK_R_FLIT2TILE_145_MASK    	0x0000000000020000ull
#define AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_HI_NETLINK_R_FLIT2TILE_144_MASK    	0x0000000000010000ull
#define AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_HI_NETLINK_PARITY_3_MASK           	0x0000000000008000ull
#define AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_HI_NETLINK_RC_1_MASK               	0x0000000000004000ull
#define AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_HI_NETLINK_UNUSED_141_136_MASK     	0x0000000000003f00ull
#define AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_HI_NETLINK_LB_MASK                 	0x0000000000000080ull
#define AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_HI_NETLINK_PORTID_2_0_MASK         	0x0000000000000070ull
#define AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_HI_NETLINK_UNUSED_131_127_MASK     	0x000000000000000full
#define AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_HI_NETLINK_BLOCK_BP                	56
#define AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_HI_NETLINK_UNUSED_183_166_BP       	38
#define AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_HI_NETLINK_LREQ_REN_BP             	37
#define AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_HI_NETLINK_R_NICBUF_EMPTY_BP       	36
#define AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_HI_NETLINK_R_NICBUF_DST_3_0_BP     	32
#define AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_HI_NETLINK_R_FLIT_VLD_3_0_BP       	28
#define AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_HI_NETLINK_Q_DATA_BP               	27
#define AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_HI_NETLINK_Q_HEAD_BP               	26
#define AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_HI_NETLINK_Q_FLIT_CNTR_BP          	20
#define AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_HI_NETLINK_R_FLIT2TILE_147_BP      	19
#define AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_HI_NETLINK_R_FLIT2TILE_146_BP      	18
#define AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_HI_NETLINK_R_FLIT2TILE_145_BP      	17
#define AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_HI_NETLINK_R_FLIT2TILE_144_BP      	16
#define AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_HI_NETLINK_PARITY_3_BP             	15
#define AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_HI_NETLINK_RC_1_BP                 	14
#define AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_HI_NETLINK_UNUSED_141_136_BP       	8
#define AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_HI_NETLINK_LB_BP                   	7
#define AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_HI_NETLINK_PORTID_2_0_BP           	4
#define AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_HI_NETLINK_UNUSED_131_127_BP       	0
#define AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_HI_NETLINK_BLOCK_QW                	2
#define AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_HI_NETLINK_UNUSED_183_166_QW       	2
#define AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_HI_NETLINK_LREQ_REN_QW             	2
#define AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_HI_NETLINK_R_NICBUF_EMPTY_QW       	2
#define AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_HI_NETLINK_R_NICBUF_DST_3_0_QW     	2
#define AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_HI_NETLINK_R_FLIT_VLD_3_0_QW       	2
#define AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_HI_NETLINK_Q_DATA_QW               	2
#define AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_HI_NETLINK_Q_HEAD_QW               	2
#define AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_HI_NETLINK_Q_FLIT_CNTR_QW          	2
#define AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_HI_NETLINK_R_FLIT2TILE_147_QW      	2
#define AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_HI_NETLINK_R_FLIT2TILE_146_QW      	2
#define AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_HI_NETLINK_R_FLIT2TILE_145_QW      	2
#define AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_HI_NETLINK_R_FLIT2TILE_144_QW      	2
#define AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_HI_NETLINK_PARITY_3_QW             	2
#define AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_HI_NETLINK_RC_1_QW                 	2
#define AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_HI_NETLINK_UNUSED_141_136_QW       	2
#define AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_HI_NETLINK_LB_QW                   	2
#define AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_HI_NETLINK_PORTID_2_0_QW           	2
#define AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_HI_NETLINK_UNUSED_131_127_QW       	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_MID_NETLINK DEFINES
 */
#define AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_MID_NETLINK_UNUSED_131_127_MASK    	0x8000000000000000ull
#define AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_MID_NETLINK_PKTSRC_1_0_MASK        	0x6000000000000000ull
#define AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_MID_NETLINK_SSID_8_0_MASK          	0x1ff0000000000000ull
#define AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_MID_NETLINK_ADDR_5_2_MASK          	0x000f000000000000ull
#define AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_MID_NETLINK_CNT_BM_3_0_MASK        	0x0000f00000000000ull
#define AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_MID_NETLINK_PARITY_2_MASK          	0x0000080000000000ull
#define AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_MID_NETLINK_RC_0_MASK              	0x0000040000000000ull
#define AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_MID_NETLINK_PKTID_11_0_MASK        	0x000003ffc0000000ull
#define AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_MID_NETLINK_MDH_11_0_MASK          	0x000000003ffc0000ull
#define AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_MID_NETLINK_RC_2_MASK              	0x0000000000020000ull
#define AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_MID_NETLINK_REQCMD_8_0_MASK        	0x000000000001ff00ull
#define AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_MID_NETLINK_PARITY_1_MASK          	0x0000000000000080ull
#define AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_MID_NETLINK_UV_MASK                	0x0000000000000040ull
#define AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_MID_NETLINK_ADDR_39_6_MASK         	0x000000000000003full
#define AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_MID_NETLINK_UNUSED_131_127_BP      	63
#define AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_MID_NETLINK_PKTSRC_1_0_BP          	61
#define AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_MID_NETLINK_SSID_8_0_BP            	52
#define AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_MID_NETLINK_ADDR_5_2_BP            	48
#define AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_MID_NETLINK_CNT_BM_3_0_BP          	44
#define AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_MID_NETLINK_PARITY_2_BP            	43
#define AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_MID_NETLINK_RC_0_BP                	42
#define AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_MID_NETLINK_PKTID_11_0_BP          	30
#define AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_MID_NETLINK_MDH_11_0_BP            	18
#define AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_MID_NETLINK_RC_2_BP                	17
#define AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_MID_NETLINK_REQCMD_8_0_BP          	8
#define AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_MID_NETLINK_PARITY_1_BP            	7
#define AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_MID_NETLINK_UV_BP                  	6
#define AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_MID_NETLINK_ADDR_39_6_BP           	0
#define AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_MID_NETLINK_UNUSED_131_127_QW      	1
#define AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_MID_NETLINK_PKTSRC_1_0_QW          	1
#define AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_MID_NETLINK_SSID_8_0_QW            	1
#define AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_MID_NETLINK_ADDR_5_2_QW            	1
#define AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_MID_NETLINK_CNT_BM_3_0_QW          	1
#define AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_MID_NETLINK_PARITY_2_QW            	1
#define AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_MID_NETLINK_RC_0_QW                	1
#define AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_MID_NETLINK_PKTID_11_0_QW          	1
#define AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_MID_NETLINK_MDH_11_0_QW            	1
#define AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_MID_NETLINK_RC_2_QW                	1
#define AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_MID_NETLINK_REQCMD_8_0_QW          	1
#define AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_MID_NETLINK_PARITY_1_QW            	1
#define AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_MID_NETLINK_UV_QW                  	1
#define AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_MID_NETLINK_ADDR_39_6_QW           	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_LO_NETLINK DEFINES
 */
#define AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_LO_NETLINK_ADDR_39_6_MASK          	0xfffffff000000000ull
#define AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_LO_NETLINK_PARITY_0_MASK           	0x0000000800000000ull
#define AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_LO_NETLINK_UNUSUED_MASK            	0x0000000400000000ull
#define AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_LO_NETLINK_PKEY_15_0_MASK          	0x00000003fffc0000ull
#define AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_LO_NETLINK_DSTID_1_0_MASK          	0x0000000000030000ull
#define AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_LO_NETLINK_DST_15_0_MASK           	0x000000000000ffffull
#define AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_LO_NETLINK_ADDR_39_6_BP            	36
#define AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_LO_NETLINK_PARITY_0_BP             	35
#define AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_LO_NETLINK_UNUSUED_BP              	34
#define AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_LO_NETLINK_PKEY_15_0_BP            	18
#define AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_LO_NETLINK_DSTID_1_0_BP            	16
#define AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_LO_NETLINK_DST_15_0_BP             	0
#define AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_LO_NETLINK_ADDR_39_6_QW            	0
#define AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_LO_NETLINK_PARITY_0_QW             	0
#define AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_LO_NETLINK_UNUSUED_QW              	0
#define AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_LO_NETLINK_PKEY_15_0_QW            	0
#define AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_LO_NETLINK_DSTID_1_0_QW            	0
#define AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_LO_NETLINK_DST_15_0_QW             	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_HI_NETLINK DEFINES
 */
#define AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_HI_NETLINK_BLOCK_MASK               	0xff00000000000000ull
#define AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_HI_NETLINK_UNUSED_183_166_MASK      	0x00ffffc000000000ull
#define AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_HI_NETLINK_LREQ_REN_MASK            	0x0000002000000000ull
#define AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_HI_NETLINK_R_NICBUF_EMPTY_MASK      	0x0000001000000000ull
#define AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_HI_NETLINK_R_NICBUF_DST_3_0_MASK    	0x0000000f00000000ull
#define AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_HI_NETLINK_R_FLIT_VLD_3_0_MASK      	0x00000000f0000000ull
#define AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_HI_NETLINK_Q_DATA_MASK              	0x0000000008000000ull
#define AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_HI_NETLINK_Q_HEAD_MASK              	0x0000000004000000ull
#define AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_HI_NETLINK_Q_FLIT_CNTR_MASK         	0x0000000003f00000ull
#define AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_HI_NETLINK_R_FLIT2TILE_147_MASK     	0x0000000000080000ull
#define AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_HI_NETLINK_R_FLIT2TILE_146_MASK     	0x0000000000040000ull
#define AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_HI_NETLINK_R_FLIT2TILE_145_MASK     	0x0000000000020000ull
#define AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_HI_NETLINK_R_FLIT2TILE_144_MASK     	0x0000000000010000ull
#define AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_HI_NETLINK_PARITY_3_MASK            	0x0000000000008000ull
#define AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_HI_NETLINK_RC_1_MASK                	0x0000000000004000ull
#define AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_HI_NETLINK_UNUSED_141_136_MASK      	0x0000000000003f00ull
#define AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_HI_NETLINK_LB_MASK                  	0x0000000000000080ull
#define AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_HI_NETLINK_PORTID_2_0_MASK          	0x0000000000000070ull
#define AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_HI_NETLINK_UNUSED_131_127_MASK      	0x000000000000000full
#define AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_HI_NETLINK_BLOCK_BP                 	56
#define AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_HI_NETLINK_UNUSED_183_166_BP        	38
#define AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_HI_NETLINK_LREQ_REN_BP              	37
#define AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_HI_NETLINK_R_NICBUF_EMPTY_BP        	36
#define AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_HI_NETLINK_R_NICBUF_DST_3_0_BP      	32
#define AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_HI_NETLINK_R_FLIT_VLD_3_0_BP        	28
#define AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_HI_NETLINK_Q_DATA_BP                	27
#define AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_HI_NETLINK_Q_HEAD_BP                	26
#define AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_HI_NETLINK_Q_FLIT_CNTR_BP           	20
#define AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_HI_NETLINK_R_FLIT2TILE_147_BP       	19
#define AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_HI_NETLINK_R_FLIT2TILE_146_BP       	18
#define AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_HI_NETLINK_R_FLIT2TILE_145_BP       	17
#define AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_HI_NETLINK_R_FLIT2TILE_144_BP       	16
#define AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_HI_NETLINK_PARITY_3_BP              	15
#define AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_HI_NETLINK_RC_1_BP                  	14
#define AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_HI_NETLINK_UNUSED_141_136_BP        	8
#define AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_HI_NETLINK_LB_BP                    	7
#define AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_HI_NETLINK_PORTID_2_0_BP            	4
#define AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_HI_NETLINK_UNUSED_131_127_BP        	0
#define AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_HI_NETLINK_BLOCK_QW                 	2
#define AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_HI_NETLINK_UNUSED_183_166_QW        	2
#define AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_HI_NETLINK_LREQ_REN_QW              	2
#define AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_HI_NETLINK_R_NICBUF_EMPTY_QW        	2
#define AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_HI_NETLINK_R_NICBUF_DST_3_0_QW      	2
#define AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_HI_NETLINK_R_FLIT_VLD_3_0_QW        	2
#define AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_HI_NETLINK_Q_DATA_QW                	2
#define AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_HI_NETLINK_Q_HEAD_QW                	2
#define AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_HI_NETLINK_Q_FLIT_CNTR_QW           	2
#define AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_HI_NETLINK_R_FLIT2TILE_147_QW       	2
#define AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_HI_NETLINK_R_FLIT2TILE_146_QW       	2
#define AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_HI_NETLINK_R_FLIT2TILE_145_QW       	2
#define AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_HI_NETLINK_R_FLIT2TILE_144_QW       	2
#define AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_HI_NETLINK_PARITY_3_QW              	2
#define AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_HI_NETLINK_RC_1_QW                  	2
#define AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_HI_NETLINK_UNUSED_141_136_QW        	2
#define AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_HI_NETLINK_LB_QW                    	2
#define AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_HI_NETLINK_PORTID_2_0_QW            	2
#define AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_HI_NETLINK_UNUSED_131_127_QW        	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_MID_NETLINK DEFINES
 */
#define AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_MID_NETLINK_UNUSED_131_127_MASK     	0x8000000000000000ull
#define AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_MID_NETLINK_PKTSRC_1_0_MASK         	0x6000000000000000ull
#define AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_MID_NETLINK_SSID_8_0_MASK           	0x1ff0000000000000ull
#define AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_MID_NETLINK_ADDR_5_2_MASK           	0x000f000000000000ull
#define AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_MID_NETLINK_CNT_BM_3_0_MASK         	0x0000f00000000000ull
#define AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_MID_NETLINK_PARITY_2_MASK           	0x0000080000000000ull
#define AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_MID_NETLINK_RC_0_MASK               	0x0000040000000000ull
#define AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_MID_NETLINK_PKTID_11_0_MASK         	0x000003ffc0000000ull
#define AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_MID_NETLINK_MDH_11_0_MASK           	0x000000003ffc0000ull
#define AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_MID_NETLINK_RC_2_MASK               	0x0000000000020000ull
#define AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_MID_NETLINK_REQCMD_8_0_MASK         	0x000000000001ff00ull
#define AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_MID_NETLINK_PARITY_1_MASK           	0x0000000000000080ull
#define AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_MID_NETLINK_UV_MASK                 	0x0000000000000040ull
#define AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_MID_NETLINK_ADDR_39_6_MASK          	0x000000000000003full
#define AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_MID_NETLINK_UNUSED_131_127_BP       	63
#define AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_MID_NETLINK_PKTSRC_1_0_BP           	61
#define AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_MID_NETLINK_SSID_8_0_BP             	52
#define AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_MID_NETLINK_ADDR_5_2_BP             	48
#define AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_MID_NETLINK_CNT_BM_3_0_BP           	44
#define AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_MID_NETLINK_PARITY_2_BP             	43
#define AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_MID_NETLINK_RC_0_BP                 	42
#define AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_MID_NETLINK_PKTID_11_0_BP           	30
#define AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_MID_NETLINK_MDH_11_0_BP             	18
#define AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_MID_NETLINK_RC_2_BP                 	17
#define AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_MID_NETLINK_REQCMD_8_0_BP           	8
#define AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_MID_NETLINK_PARITY_1_BP             	7
#define AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_MID_NETLINK_UV_BP                   	6
#define AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_MID_NETLINK_ADDR_39_6_BP            	0
#define AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_MID_NETLINK_UNUSED_131_127_QW       	1
#define AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_MID_NETLINK_PKTSRC_1_0_QW           	1
#define AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_MID_NETLINK_SSID_8_0_QW             	1
#define AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_MID_NETLINK_ADDR_5_2_QW             	1
#define AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_MID_NETLINK_CNT_BM_3_0_QW           	1
#define AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_MID_NETLINK_PARITY_2_QW             	1
#define AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_MID_NETLINK_RC_0_QW                 	1
#define AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_MID_NETLINK_PKTID_11_0_QW           	1
#define AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_MID_NETLINK_MDH_11_0_QW             	1
#define AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_MID_NETLINK_RC_2_QW                 	1
#define AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_MID_NETLINK_REQCMD_8_0_QW           	1
#define AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_MID_NETLINK_PARITY_1_QW             	1
#define AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_MID_NETLINK_UV_QW                   	1
#define AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_MID_NETLINK_ADDR_39_6_QW            	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_LO_NETLINK DEFINES
 */
#define AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_LO_NETLINK_ADDR_39_6_MASK           	0xfffffff000000000ull
#define AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_LO_NETLINK_PARITY_0_MASK            	0x0000000800000000ull
#define AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_LO_NETLINK_UNUSUED_MASK             	0x0000000400000000ull
#define AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_LO_NETLINK_PKEY_15_0_MASK           	0x00000003fffc0000ull
#define AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_LO_NETLINK_DSTID_1_0_MASK           	0x0000000000030000ull
#define AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_LO_NETLINK_DST_15_0_MASK            	0x000000000000ffffull
#define AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_LO_NETLINK_ADDR_39_6_BP             	36
#define AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_LO_NETLINK_PARITY_0_BP              	35
#define AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_LO_NETLINK_UNUSUED_BP               	34
#define AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_LO_NETLINK_PKEY_15_0_BP             	18
#define AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_LO_NETLINK_DSTID_1_0_BP             	16
#define AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_LO_NETLINK_DST_15_0_BP              	0
#define AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_LO_NETLINK_ADDR_39_6_QW             	0
#define AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_LO_NETLINK_PARITY_0_QW              	0
#define AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_LO_NETLINK_UNUSUED_QW               	0
#define AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_LO_NETLINK_PKEY_15_0_QW             	0
#define AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_LO_NETLINK_DSTID_1_0_QW             	0
#define AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_LO_NETLINK_DST_15_0_QW              	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_HI_NETLINK DEFINES
 */
#define AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_HI_NETLINK_BLOCK_MASK               	0xff00000000000000ull
#define AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_HI_NETLINK_UNUSED_183_166_MASK      	0x00ffffc000000000ull
#define AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_HI_NETLINK_LREQ_REN_MASK            	0x0000002000000000ull
#define AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_HI_NETLINK_R_NICBUF_EMPTY_MASK      	0x0000001000000000ull
#define AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_HI_NETLINK_R_NICBUF_DST_3_0_MASK    	0x0000000f00000000ull
#define AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_HI_NETLINK_R_FLIT_VLD_3_0_MASK      	0x00000000f0000000ull
#define AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_HI_NETLINK_Q_DATA_MASK              	0x0000000008000000ull
#define AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_HI_NETLINK_Q_HEAD_MASK              	0x0000000004000000ull
#define AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_HI_NETLINK_Q_FLIT_CNTR_MASK         	0x0000000003f00000ull
#define AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_HI_NETLINK_R_FLIT2TILE_147_MASK     	0x0000000000080000ull
#define AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_HI_NETLINK_R_FLIT2TILE_146_MASK     	0x0000000000040000ull
#define AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_HI_NETLINK_R_FLIT2TILE_145_MASK     	0x0000000000020000ull
#define AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_HI_NETLINK_R_FLIT2TILE_144_MASK     	0x0000000000010000ull
#define AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_HI_NETLINK_PARITY_3_MASK            	0x0000000000008000ull
#define AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_HI_NETLINK_RC_1_MASK                	0x0000000000004000ull
#define AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_HI_NETLINK_UNUSUED_MASK             	0x0000000000003f00ull
#define AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_HI_NETLINK_LB_MASK                  	0x0000000000000080ull
#define AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_HI_NETLINK_PORTID_2_0_MASK          	0x0000000000000070ull
#define AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_HI_NETLINK_UNUSED_131_108_MASK      	0x000000000000000full
#define AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_HI_NETLINK_BLOCK_BP                 	56
#define AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_HI_NETLINK_UNUSED_183_166_BP        	38
#define AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_HI_NETLINK_LREQ_REN_BP              	37
#define AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_HI_NETLINK_R_NICBUF_EMPTY_BP        	36
#define AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_HI_NETLINK_R_NICBUF_DST_3_0_BP      	32
#define AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_HI_NETLINK_R_FLIT_VLD_3_0_BP        	28
#define AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_HI_NETLINK_Q_DATA_BP                	27
#define AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_HI_NETLINK_Q_HEAD_BP                	26
#define AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_HI_NETLINK_Q_FLIT_CNTR_BP           	20
#define AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_HI_NETLINK_R_FLIT2TILE_147_BP       	19
#define AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_HI_NETLINK_R_FLIT2TILE_146_BP       	18
#define AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_HI_NETLINK_R_FLIT2TILE_145_BP       	17
#define AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_HI_NETLINK_R_FLIT2TILE_144_BP       	16
#define AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_HI_NETLINK_PARITY_3_BP              	15
#define AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_HI_NETLINK_RC_1_BP                  	14
#define AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_HI_NETLINK_UNUSUED_BP               	8
#define AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_HI_NETLINK_LB_BP                    	7
#define AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_HI_NETLINK_PORTID_2_0_BP            	4
#define AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_HI_NETLINK_UNUSED_131_108_BP        	0
#define AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_HI_NETLINK_BLOCK_QW                 	2
#define AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_HI_NETLINK_UNUSED_183_166_QW        	2
#define AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_HI_NETLINK_LREQ_REN_QW              	2
#define AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_HI_NETLINK_R_NICBUF_EMPTY_QW        	2
#define AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_HI_NETLINK_R_NICBUF_DST_3_0_QW      	2
#define AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_HI_NETLINK_R_FLIT_VLD_3_0_QW        	2
#define AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_HI_NETLINK_Q_DATA_QW                	2
#define AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_HI_NETLINK_Q_HEAD_QW                	2
#define AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_HI_NETLINK_Q_FLIT_CNTR_QW           	2
#define AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_HI_NETLINK_R_FLIT2TILE_147_QW       	2
#define AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_HI_NETLINK_R_FLIT2TILE_146_QW       	2
#define AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_HI_NETLINK_R_FLIT2TILE_145_QW       	2
#define AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_HI_NETLINK_R_FLIT2TILE_144_QW       	2
#define AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_HI_NETLINK_PARITY_3_QW              	2
#define AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_HI_NETLINK_RC_1_QW                  	2
#define AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_HI_NETLINK_UNUSUED_QW               	2
#define AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_HI_NETLINK_LB_QW                    	2
#define AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_HI_NETLINK_PORTID_2_0_QW            	2
#define AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_HI_NETLINK_UNUSED_131_108_QW        	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_MID_NETLINK DEFINES
 */
#define AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_MID_NETLINK_UNUSED_131_108_MASK     	0xfffff00000000000ull
#define AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_MID_NETLINK_PARITY_2_MASK           	0x0000080000000000ull
#define AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_MID_NETLINK_RC_0_MASK               	0x0000040000000000ull
#define AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_MID_NETLINK_PKTID_11_0_MASK         	0x000003ffc0000000ull
#define AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_MID_NETLINK_UNUSED_93_82_MASK       	0x000000003ffc0000ull
#define AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_MID_NETLINK_RC_2_MASK               	0x0000000000020000ull
#define AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_MID_NETLINK_RSTATUS_5_0_MASK        	0x000000000001f800ull
#define AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_MID_NETLINK_RSPCMD_2_0_MASK         	0x0000000000000700ull
#define AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_MID_NETLINK_PARITY_1_MASK           	0x0000000000000080ull
#define AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_MID_NETLINK_UV_MASK                 	0x0000000000000040ull
#define AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_MID_NETLINK_UNUSED_69_36_MASK       	0x000000000000003full
#define AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_MID_NETLINK_UNUSED_131_108_BP       	44
#define AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_MID_NETLINK_PARITY_2_BP             	43
#define AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_MID_NETLINK_RC_0_BP                 	42
#define AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_MID_NETLINK_PKTID_11_0_BP           	30
#define AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_MID_NETLINK_UNUSED_93_82_BP         	18
#define AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_MID_NETLINK_RC_2_BP                 	17
#define AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_MID_NETLINK_RSTATUS_5_0_BP          	11
#define AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_MID_NETLINK_RSPCMD_2_0_BP           	8
#define AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_MID_NETLINK_PARITY_1_BP             	7
#define AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_MID_NETLINK_UV_BP                   	6
#define AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_MID_NETLINK_UNUSED_69_36_BP         	0
#define AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_MID_NETLINK_UNUSED_131_108_QW       	1
#define AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_MID_NETLINK_PARITY_2_QW             	1
#define AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_MID_NETLINK_RC_0_QW                 	1
#define AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_MID_NETLINK_PKTID_11_0_QW           	1
#define AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_MID_NETLINK_UNUSED_93_82_QW         	1
#define AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_MID_NETLINK_RC_2_QW                 	1
#define AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_MID_NETLINK_RSTATUS_5_0_QW          	1
#define AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_MID_NETLINK_RSPCMD_2_0_QW           	1
#define AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_MID_NETLINK_PARITY_1_QW             	1
#define AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_MID_NETLINK_UV_QW                   	1
#define AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_MID_NETLINK_UNUSED_69_36_QW         	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_LO_NETLINK DEFINES
 */
#define AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_LO_NETLINK_UNUSED_69_36_MASK        	0xfffffff000000000ull
#define AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_LO_NETLINK_PARITY_0_MASK            	0x0000000800000000ull
#define AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_LO_NETLINK_UNUSUED_MASK             	0x00000007fffc0000ull
#define AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_LO_NETLINK_SRCID_1_0_MASK           	0x0000000000030000ull
#define AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_LO_NETLINK_SRC_15_0_MASK            	0x000000000000ffffull
#define AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_LO_NETLINK_UNUSED_69_36_BP          	36
#define AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_LO_NETLINK_PARITY_0_BP              	35
#define AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_LO_NETLINK_UNUSUED_BP               	18
#define AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_LO_NETLINK_SRCID_1_0_BP             	16
#define AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_LO_NETLINK_SRC_15_0_BP              	0
#define AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_LO_NETLINK_UNUSED_69_36_QW          	0
#define AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_LO_NETLINK_PARITY_0_QW              	0
#define AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_LO_NETLINK_UNUSUED_QW               	0
#define AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_LO_NETLINK_SRCID_1_0_QW             	0
#define AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_LO_NETLINK_SRC_15_0_QW              	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_HI_NETLINK DEFINES
 */
#define AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_HI_NETLINK_BLOCK_MASK               	0xff00000000000000ull
#define AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_HI_NETLINK_UNUSED_183_166_MASK      	0x00ffffc000000000ull
#define AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_HI_NETLINK_LREQ_REN_MASK            	0x0000002000000000ull
#define AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_HI_NETLINK_R_NICBUF_EMPTY_MASK      	0x0000001000000000ull
#define AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_HI_NETLINK_R_NICBUF_DST_3_0_MASK    	0x0000000f00000000ull
#define AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_HI_NETLINK_R_FLIT_VLD_3_0_MASK      	0x00000000f0000000ull
#define AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_HI_NETLINK_Q_DATA_MASK              	0x0000000008000000ull
#define AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_HI_NETLINK_Q_HEAD_MASK              	0x0000000004000000ull
#define AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_HI_NETLINK_Q_FLIT_CNTR_MASK         	0x0000000003f00000ull
#define AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_HI_NETLINK_R_FLIT2TILE_147_MASK     	0x0000000000080000ull
#define AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_HI_NETLINK_R_FLIT2TILE_146_MASK     	0x0000000000040000ull
#define AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_HI_NETLINK_R_FLIT2TILE_145_MASK     	0x0000000000020000ull
#define AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_HI_NETLINK_R_FLIT2TILE_144_MASK     	0x0000000000010000ull
#define AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_HI_NETLINK_PARITY_3_MASK            	0x0000000000008000ull
#define AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_HI_NETLINK_RC_1_MASK                	0x0000000000004000ull
#define AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_HI_NETLINK_UNUSUED_MASK             	0x0000000000003f00ull
#define AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_HI_NETLINK_LB_MASK                  	0x0000000000000080ull
#define AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_HI_NETLINK_PORTID_2_0_MASK          	0x0000000000000070ull
#define AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_HI_NETLINK_UNUSED_131_108_MASK      	0x000000000000000full
#define AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_HI_NETLINK_BLOCK_BP                 	56
#define AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_HI_NETLINK_UNUSED_183_166_BP        	38
#define AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_HI_NETLINK_LREQ_REN_BP              	37
#define AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_HI_NETLINK_R_NICBUF_EMPTY_BP        	36
#define AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_HI_NETLINK_R_NICBUF_DST_3_0_BP      	32
#define AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_HI_NETLINK_R_FLIT_VLD_3_0_BP        	28
#define AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_HI_NETLINK_Q_DATA_BP                	27
#define AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_HI_NETLINK_Q_HEAD_BP                	26
#define AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_HI_NETLINK_Q_FLIT_CNTR_BP           	20
#define AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_HI_NETLINK_R_FLIT2TILE_147_BP       	19
#define AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_HI_NETLINK_R_FLIT2TILE_146_BP       	18
#define AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_HI_NETLINK_R_FLIT2TILE_145_BP       	17
#define AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_HI_NETLINK_R_FLIT2TILE_144_BP       	16
#define AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_HI_NETLINK_PARITY_3_BP              	15
#define AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_HI_NETLINK_RC_1_BP                  	14
#define AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_HI_NETLINK_UNUSUED_BP               	8
#define AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_HI_NETLINK_LB_BP                    	7
#define AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_HI_NETLINK_PORTID_2_0_BP            	4
#define AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_HI_NETLINK_UNUSED_131_108_BP        	0
#define AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_HI_NETLINK_BLOCK_QW                 	2
#define AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_HI_NETLINK_UNUSED_183_166_QW        	2
#define AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_HI_NETLINK_LREQ_REN_QW              	2
#define AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_HI_NETLINK_R_NICBUF_EMPTY_QW        	2
#define AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_HI_NETLINK_R_NICBUF_DST_3_0_QW      	2
#define AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_HI_NETLINK_R_FLIT_VLD_3_0_QW        	2
#define AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_HI_NETLINK_Q_DATA_QW                	2
#define AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_HI_NETLINK_Q_HEAD_QW                	2
#define AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_HI_NETLINK_Q_FLIT_CNTR_QW           	2
#define AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_HI_NETLINK_R_FLIT2TILE_147_QW       	2
#define AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_HI_NETLINK_R_FLIT2TILE_146_QW       	2
#define AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_HI_NETLINK_R_FLIT2TILE_145_QW       	2
#define AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_HI_NETLINK_R_FLIT2TILE_144_QW       	2
#define AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_HI_NETLINK_PARITY_3_QW              	2
#define AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_HI_NETLINK_RC_1_QW                  	2
#define AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_HI_NETLINK_UNUSUED_QW               	2
#define AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_HI_NETLINK_LB_QW                    	2
#define AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_HI_NETLINK_PORTID_2_0_QW            	2
#define AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_HI_NETLINK_UNUSED_131_108_QW        	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_MID_NETLINK DEFINES
 */
#define AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_MID_NETLINK_UNUSED_131_108_MASK     	0xfffff00000000000ull
#define AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_MID_NETLINK_PARITY_2_MASK           	0x0000080000000000ull
#define AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_MID_NETLINK_RC_0_MASK               	0x0000040000000000ull
#define AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_MID_NETLINK_PKTID_11_0_MASK         	0x000003ffc0000000ull
#define AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_MID_NETLINK_UNUSED_93_82_MASK       	0x000000003ffc0000ull
#define AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_MID_NETLINK_RC_2_MASK               	0x0000000000020000ull
#define AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_MID_NETLINK_RSTATUS_5_0_MASK        	0x000000000001f800ull
#define AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_MID_NETLINK_RSPCMD_2_0_MASK         	0x0000000000000700ull
#define AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_MID_NETLINK_PARITY_1_MASK           	0x0000000000000080ull
#define AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_MID_NETLINK_UV_MASK                 	0x0000000000000040ull
#define AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_MID_NETLINK_UNUSED_69_36_MASK       	0x000000000000003full
#define AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_MID_NETLINK_UNUSED_131_108_BP       	44
#define AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_MID_NETLINK_PARITY_2_BP             	43
#define AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_MID_NETLINK_RC_0_BP                 	42
#define AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_MID_NETLINK_PKTID_11_0_BP           	30
#define AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_MID_NETLINK_UNUSED_93_82_BP         	18
#define AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_MID_NETLINK_RC_2_BP                 	17
#define AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_MID_NETLINK_RSTATUS_5_0_BP          	11
#define AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_MID_NETLINK_RSPCMD_2_0_BP           	8
#define AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_MID_NETLINK_PARITY_1_BP             	7
#define AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_MID_NETLINK_UV_BP                   	6
#define AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_MID_NETLINK_UNUSED_69_36_BP         	0
#define AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_MID_NETLINK_UNUSED_131_108_QW       	1
#define AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_MID_NETLINK_PARITY_2_QW             	1
#define AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_MID_NETLINK_RC_0_QW                 	1
#define AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_MID_NETLINK_PKTID_11_0_QW           	1
#define AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_MID_NETLINK_UNUSED_93_82_QW         	1
#define AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_MID_NETLINK_RC_2_QW                 	1
#define AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_MID_NETLINK_RSTATUS_5_0_QW          	1
#define AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_MID_NETLINK_RSPCMD_2_0_QW           	1
#define AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_MID_NETLINK_PARITY_1_QW             	1
#define AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_MID_NETLINK_UV_QW                   	1
#define AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_MID_NETLINK_UNUSED_69_36_QW         	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_LO_NETLINK DEFINES
 */
#define AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_LO_NETLINK_UNUSED_69_36_MASK        	0xfffffff000000000ull
#define AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_LO_NETLINK_PARITY_0_MASK            	0x0000000800000000ull
#define AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_LO_NETLINK_UNUSUED_MASK             	0x00000007fffc0000ull
#define AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_LO_NETLINK_SRCID_1_0_MASK           	0x0000000000030000ull
#define AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_LO_NETLINK_SRC_15_0_MASK            	0x000000000000ffffull
#define AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_LO_NETLINK_UNUSED_69_36_BP          	36
#define AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_LO_NETLINK_PARITY_0_BP              	35
#define AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_LO_NETLINK_UNUSUED_BP               	18
#define AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_LO_NETLINK_SRCID_1_0_BP             	16
#define AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_LO_NETLINK_SRC_15_0_BP              	0
#define AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_LO_NETLINK_UNUSED_69_36_QW          	0
#define AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_LO_NETLINK_PARITY_0_QW              	0
#define AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_LO_NETLINK_UNUSUED_QW               	0
#define AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_LO_NETLINK_SRCID_1_0_QW             	0
#define AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_LO_NETLINK_SRC_15_0_QW              	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_HI_NETLINK DEFINES
 */
#define AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_HI_NETLINK_BLOCK_MASK                	0xff00000000000000ull
#define AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_HI_NETLINK_UNUSED_183_166_MASK       	0x00ffffc000000000ull
#define AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_HI_NETLINK_LREQ_REN_MASK             	0x0000002000000000ull
#define AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_HI_NETLINK_R_NICBUF_EMPTY_MASK       	0x0000001000000000ull
#define AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_HI_NETLINK_R_NICBUF_DST_3_0_MASK     	0x0000000f00000000ull
#define AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_HI_NETLINK_R_FLIT_VLD_3_0_MASK       	0x00000000f0000000ull
#define AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_HI_NETLINK_Q_DATA_MASK               	0x0000000008000000ull
#define AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_HI_NETLINK_Q_HEAD_MASK               	0x0000000004000000ull
#define AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_HI_NETLINK_Q_FLIT_CNTR_MASK          	0x0000000003f00000ull
#define AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_HI_NETLINK_R_FLIT2TILE_147_MASK      	0x0000000000080000ull
#define AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_HI_NETLINK_R_FLIT2TILE_146_MASK      	0x0000000000040000ull
#define AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_HI_NETLINK_R_FLIT2TILE_145_MASK      	0x0000000000020000ull
#define AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_HI_NETLINK_R_FLIT2TILE_144_MASK      	0x0000000000010000ull
#define AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_HI_NETLINK_PARITY_3_MASK             	0x0000000000008000ull
#define AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_HI_NETLINK_RC_1_MASK                 	0x0000000000004000ull
#define AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_HI_NETLINK_UNUSUED_MASK              	0x0000000000003f00ull
#define AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_HI_NETLINK_LB_MASK                   	0x0000000000000080ull
#define AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_HI_NETLINK_PORTID_2_0_MASK           	0x0000000000000070ull
#define AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_HI_NETLINK_UNUSED_131_108_MASK       	0x000000000000000full
#define AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_HI_NETLINK_BLOCK_BP                  	56
#define AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_HI_NETLINK_UNUSED_183_166_BP         	38
#define AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_HI_NETLINK_LREQ_REN_BP               	37
#define AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_HI_NETLINK_R_NICBUF_EMPTY_BP         	36
#define AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_HI_NETLINK_R_NICBUF_DST_3_0_BP       	32
#define AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_HI_NETLINK_R_FLIT_VLD_3_0_BP         	28
#define AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_HI_NETLINK_Q_DATA_BP                 	27
#define AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_HI_NETLINK_Q_HEAD_BP                 	26
#define AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_HI_NETLINK_Q_FLIT_CNTR_BP            	20
#define AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_HI_NETLINK_R_FLIT2TILE_147_BP        	19
#define AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_HI_NETLINK_R_FLIT2TILE_146_BP        	18
#define AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_HI_NETLINK_R_FLIT2TILE_145_BP        	17
#define AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_HI_NETLINK_R_FLIT2TILE_144_BP        	16
#define AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_HI_NETLINK_PARITY_3_BP               	15
#define AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_HI_NETLINK_RC_1_BP                   	14
#define AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_HI_NETLINK_UNUSUED_BP                	8
#define AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_HI_NETLINK_LB_BP                     	7
#define AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_HI_NETLINK_PORTID_2_0_BP             	4
#define AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_HI_NETLINK_UNUSED_131_108_BP         	0
#define AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_HI_NETLINK_BLOCK_QW                  	2
#define AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_HI_NETLINK_UNUSED_183_166_QW         	2
#define AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_HI_NETLINK_LREQ_REN_QW               	2
#define AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_HI_NETLINK_R_NICBUF_EMPTY_QW         	2
#define AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_HI_NETLINK_R_NICBUF_DST_3_0_QW       	2
#define AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_HI_NETLINK_R_FLIT_VLD_3_0_QW         	2
#define AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_HI_NETLINK_Q_DATA_QW                 	2
#define AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_HI_NETLINK_Q_HEAD_QW                 	2
#define AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_HI_NETLINK_Q_FLIT_CNTR_QW            	2
#define AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_HI_NETLINK_R_FLIT2TILE_147_QW        	2
#define AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_HI_NETLINK_R_FLIT2TILE_146_QW        	2
#define AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_HI_NETLINK_R_FLIT2TILE_145_QW        	2
#define AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_HI_NETLINK_R_FLIT2TILE_144_QW        	2
#define AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_HI_NETLINK_PARITY_3_QW               	2
#define AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_HI_NETLINK_RC_1_QW                   	2
#define AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_HI_NETLINK_UNUSUED_QW                	2
#define AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_HI_NETLINK_LB_QW                     	2
#define AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_HI_NETLINK_PORTID_2_0_QW             	2
#define AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_HI_NETLINK_UNUSED_131_108_QW         	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_MID_NETLINK DEFINES
 */
#define AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_MID_NETLINK_UNUSED_131_108_MASK      	0xfffff00000000000ull
#define AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_MID_NETLINK_PARITY_2_MASK            	0x0000080000000000ull
#define AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_MID_NETLINK_RC_0_MASK                	0x0000040000000000ull
#define AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_MID_NETLINK_PKTID_11_0_MASK          	0x000003ffc0000000ull
#define AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_MID_NETLINK_UNUSED_93_82_MASK        	0x000000003ffc0000ull
#define AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_MID_NETLINK_RC_2_MASK                	0x0000000000020000ull
#define AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_MID_NETLINK_RSTATUS_5_0_MASK         	0x000000000001f800ull
#define AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_MID_NETLINK_RSPCMD_2_0_MASK          	0x0000000000000700ull
#define AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_MID_NETLINK_PARITY_1_MASK            	0x0000000000000080ull
#define AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_MID_NETLINK_UV_MASK                  	0x0000000000000040ull
#define AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_MID_NETLINK_UNUSED_69_36_MASK        	0x000000000000003full
#define AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_MID_NETLINK_UNUSED_131_108_BP        	44
#define AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_MID_NETLINK_PARITY_2_BP              	43
#define AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_MID_NETLINK_RC_0_BP                  	42
#define AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_MID_NETLINK_PKTID_11_0_BP            	30
#define AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_MID_NETLINK_UNUSED_93_82_BP          	18
#define AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_MID_NETLINK_RC_2_BP                  	17
#define AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_MID_NETLINK_RSTATUS_5_0_BP           	11
#define AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_MID_NETLINK_RSPCMD_2_0_BP            	8
#define AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_MID_NETLINK_PARITY_1_BP              	7
#define AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_MID_NETLINK_UV_BP                    	6
#define AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_MID_NETLINK_UNUSED_69_36_BP          	0
#define AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_MID_NETLINK_UNUSED_131_108_QW        	1
#define AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_MID_NETLINK_PARITY_2_QW              	1
#define AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_MID_NETLINK_RC_0_QW                  	1
#define AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_MID_NETLINK_PKTID_11_0_QW            	1
#define AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_MID_NETLINK_UNUSED_93_82_QW          	1
#define AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_MID_NETLINK_RC_2_QW                  	1
#define AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_MID_NETLINK_RSTATUS_5_0_QW           	1
#define AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_MID_NETLINK_RSPCMD_2_0_QW            	1
#define AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_MID_NETLINK_PARITY_1_QW              	1
#define AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_MID_NETLINK_UV_QW                    	1
#define AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_MID_NETLINK_UNUSED_69_36_QW          	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_LO_NETLINK DEFINES
 */
#define AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_LO_NETLINK_UNUSED_69_36_MASK         	0xfffffff000000000ull
#define AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_LO_NETLINK_PARITY_0_MASK             	0x0000000800000000ull
#define AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_LO_NETLINK_UNUSUED_MASK              	0x00000007fffc0000ull
#define AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_LO_NETLINK_SRCID_1_0_MASK            	0x0000000000030000ull
#define AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_LO_NETLINK_SRC_15_0_MASK             	0x000000000000ffffull
#define AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_LO_NETLINK_UNUSED_69_36_BP           	36
#define AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_LO_NETLINK_PARITY_0_BP               	35
#define AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_LO_NETLINK_UNUSUED_BP                	18
#define AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_LO_NETLINK_SRCID_1_0_BP              	16
#define AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_LO_NETLINK_SRC_15_0_BP               	0
#define AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_LO_NETLINK_UNUSED_69_36_QW           	0
#define AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_LO_NETLINK_PARITY_0_QW               	0
#define AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_LO_NETLINK_UNUSUED_QW                	0
#define AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_LO_NETLINK_SRCID_1_0_QW              	0
#define AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_LO_NETLINK_SRC_15_0_QW               	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_HI_NETLINK DEFINES
 */
#define AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_HI_NETLINK_BLOCK_MASK              	0xff00000000000000ull
#define AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_HI_NETLINK_UNUSED_183_166_MASK     	0x00ffffc000000000ull
#define AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_HI_NETLINK_LREQ_REN_MASK           	0x0000002000000000ull
#define AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_HI_NETLINK_R_NICBUF_EMPTY_MASK     	0x0000001000000000ull
#define AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_HI_NETLINK_R_NICBUF_DST_3_0_MASK   	0x0000000f00000000ull
#define AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_HI_NETLINK_R_FLIT_VLD_3_0_MASK     	0x00000000f0000000ull
#define AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_HI_NETLINK_Q_DATA_MASK             	0x0000000008000000ull
#define AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_HI_NETLINK_Q_HEAD_MASK             	0x0000000004000000ull
#define AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_HI_NETLINK_Q_FLIT_CNTR_MASK        	0x0000000003f00000ull
#define AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_HI_NETLINK_R_FLIT2TILE_147_MASK    	0x0000000000080000ull
#define AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_HI_NETLINK_R_FLIT2TILE_146_MASK    	0x0000000000040000ull
#define AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_HI_NETLINK_R_FLIT2TILE_145_MASK    	0x0000000000020000ull
#define AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_HI_NETLINK_R_FLIT2TILE_144_MASK    	0x0000000000010000ull
#define AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_HI_NETLINK_PARITY_3_MASK           	0x0000000000008000ull
#define AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_HI_NETLINK_RC_1_MASK               	0x0000000000004000ull
#define AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_HI_NETLINK_UNUSUED_MASK            	0x0000000000003f00ull
#define AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_HI_NETLINK_LB_MASK                 	0x0000000000000080ull
#define AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_HI_NETLINK_PORTID_2_0_MASK         	0x0000000000000070ull
#define AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_HI_NETLINK_UNUSED_131_108_MASK     	0x000000000000000full
#define AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_HI_NETLINK_BLOCK_BP                	56
#define AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_HI_NETLINK_UNUSED_183_166_BP       	38
#define AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_HI_NETLINK_LREQ_REN_BP             	37
#define AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_HI_NETLINK_R_NICBUF_EMPTY_BP       	36
#define AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_HI_NETLINK_R_NICBUF_DST_3_0_BP     	32
#define AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_HI_NETLINK_R_FLIT_VLD_3_0_BP       	28
#define AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_HI_NETLINK_Q_DATA_BP               	27
#define AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_HI_NETLINK_Q_HEAD_BP               	26
#define AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_HI_NETLINK_Q_FLIT_CNTR_BP          	20
#define AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_HI_NETLINK_R_FLIT2TILE_147_BP      	19
#define AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_HI_NETLINK_R_FLIT2TILE_146_BP      	18
#define AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_HI_NETLINK_R_FLIT2TILE_145_BP      	17
#define AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_HI_NETLINK_R_FLIT2TILE_144_BP      	16
#define AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_HI_NETLINK_PARITY_3_BP             	15
#define AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_HI_NETLINK_RC_1_BP                 	14
#define AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_HI_NETLINK_UNUSUED_BP              	8
#define AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_HI_NETLINK_LB_BP                   	7
#define AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_HI_NETLINK_PORTID_2_0_BP           	4
#define AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_HI_NETLINK_UNUSED_131_108_BP       	0
#define AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_HI_NETLINK_BLOCK_QW                	2
#define AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_HI_NETLINK_UNUSED_183_166_QW       	2
#define AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_HI_NETLINK_LREQ_REN_QW             	2
#define AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_HI_NETLINK_R_NICBUF_EMPTY_QW       	2
#define AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_HI_NETLINK_R_NICBUF_DST_3_0_QW     	2
#define AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_HI_NETLINK_R_FLIT_VLD_3_0_QW       	2
#define AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_HI_NETLINK_Q_DATA_QW               	2
#define AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_HI_NETLINK_Q_HEAD_QW               	2
#define AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_HI_NETLINK_Q_FLIT_CNTR_QW          	2
#define AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_HI_NETLINK_R_FLIT2TILE_147_QW      	2
#define AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_HI_NETLINK_R_FLIT2TILE_146_QW      	2
#define AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_HI_NETLINK_R_FLIT2TILE_145_QW      	2
#define AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_HI_NETLINK_R_FLIT2TILE_144_QW      	2
#define AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_HI_NETLINK_PARITY_3_QW             	2
#define AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_HI_NETLINK_RC_1_QW                 	2
#define AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_HI_NETLINK_UNUSUED_QW              	2
#define AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_HI_NETLINK_LB_QW                   	2
#define AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_HI_NETLINK_PORTID_2_0_QW           	2
#define AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_HI_NETLINK_UNUSED_131_108_QW       	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_MID_NETLINK DEFINES
 */
#define AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_MID_NETLINK_UNUSED_131_108_MASK    	0xfffff00000000000ull
#define AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_MID_NETLINK_PARITY_2_MASK          	0x0000080000000000ull
#define AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_MID_NETLINK_RC_0_MASK              	0x0000040000000000ull
#define AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_MID_NETLINK_PKTID_11_0_MASK        	0x000003ffc0000000ull
#define AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_MID_NETLINK_UNUSED_93_82_MASK      	0x000000003ffc0000ull
#define AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_MID_NETLINK_RC_2_MASK              	0x0000000000020000ull
#define AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_MID_NETLINK_RSTATUS_5_0_MASK       	0x000000000001f800ull
#define AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_MID_NETLINK_RSPCMD_2_0_MASK        	0x0000000000000700ull
#define AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_MID_NETLINK_PARITY_1_MASK          	0x0000000000000080ull
#define AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_MID_NETLINK_UV_MASK                	0x0000000000000040ull
#define AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_MID_NETLINK_UNUSED_69_36_MASK      	0x000000000000003full
#define AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_MID_NETLINK_UNUSED_131_108_BP      	44
#define AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_MID_NETLINK_PARITY_2_BP            	43
#define AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_MID_NETLINK_RC_0_BP                	42
#define AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_MID_NETLINK_PKTID_11_0_BP          	30
#define AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_MID_NETLINK_UNUSED_93_82_BP        	18
#define AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_MID_NETLINK_RC_2_BP                	17
#define AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_MID_NETLINK_RSTATUS_5_0_BP         	11
#define AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_MID_NETLINK_RSPCMD_2_0_BP          	8
#define AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_MID_NETLINK_PARITY_1_BP            	7
#define AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_MID_NETLINK_UV_BP                  	6
#define AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_MID_NETLINK_UNUSED_69_36_BP        	0
#define AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_MID_NETLINK_UNUSED_131_108_QW      	1
#define AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_MID_NETLINK_PARITY_2_QW            	1
#define AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_MID_NETLINK_RC_0_QW                	1
#define AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_MID_NETLINK_PKTID_11_0_QW          	1
#define AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_MID_NETLINK_UNUSED_93_82_QW        	1
#define AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_MID_NETLINK_RC_2_QW                	1
#define AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_MID_NETLINK_RSTATUS_5_0_QW         	1
#define AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_MID_NETLINK_RSPCMD_2_0_QW          	1
#define AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_MID_NETLINK_PARITY_1_QW            	1
#define AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_MID_NETLINK_UV_QW                  	1
#define AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_MID_NETLINK_UNUSED_69_36_QW        	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_LO_NETLINK DEFINES
 */
#define AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_LO_NETLINK_UNUSED_69_36_MASK       	0xfffffff000000000ull
#define AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_LO_NETLINK_PARITY_0_MASK           	0x0000000800000000ull
#define AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_LO_NETLINK_UNUSUED_MASK            	0x00000007fffc0000ull
#define AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_LO_NETLINK_SRCID_1_0_MASK          	0x0000000000030000ull
#define AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_LO_NETLINK_SRC_15_0_MASK           	0x000000000000ffffull
#define AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_LO_NETLINK_UNUSED_69_36_BP         	36
#define AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_LO_NETLINK_PARITY_0_BP             	35
#define AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_LO_NETLINK_UNUSUED_BP              	18
#define AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_LO_NETLINK_SRCID_1_0_BP            	16
#define AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_LO_NETLINK_SRC_15_0_BP             	0
#define AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_LO_NETLINK_UNUSED_69_36_QW         	0
#define AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_LO_NETLINK_PARITY_0_QW             	0
#define AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_LO_NETLINK_UNUSUED_QW              	0
#define AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_LO_NETLINK_SRCID_1_0_QW            	0
#define AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_LO_NETLINK_SRC_15_0_QW             	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_HI_NETLINK DEFINES
 */
#define AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_HI_NETLINK_BLOCK_MASK              	0xff00000000000000ull
#define AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_HI_NETLINK_UNUSED_183_166_MASK     	0x00ffffc000000000ull
#define AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_HI_NETLINK_LREQ_REN_MASK           	0x0000002000000000ull
#define AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_HI_NETLINK_R_NICBUF_EMPTY_MASK     	0x0000001000000000ull
#define AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_HI_NETLINK_R_NICBUF_DST_3_0_MASK   	0x0000000f00000000ull
#define AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_HI_NETLINK_R_FLIT_VLD_3_0_MASK     	0x00000000f0000000ull
#define AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_HI_NETLINK_Q_DATA_MASK             	0x0000000008000000ull
#define AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_HI_NETLINK_Q_HEAD_MASK             	0x0000000004000000ull
#define AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_HI_NETLINK_Q_FLIT_CNTR_MASK        	0x0000000003f00000ull
#define AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_HI_NETLINK_R_FLIT2TILE_147_MASK    	0x0000000000080000ull
#define AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_HI_NETLINK_R_FLIT2TILE_146_MASK    	0x0000000000040000ull
#define AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_HI_NETLINK_R_FLIT2TILE_145_MASK    	0x0000000000020000ull
#define AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_HI_NETLINK_R_FLIT2TILE_144_MASK    	0x0000000000010000ull
#define AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_HI_NETLINK_PARITY_3_MASK           	0x0000000000008000ull
#define AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_HI_NETLINK_RC_1_MASK               	0x0000000000004000ull
#define AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_HI_NETLINK_UNUSUED_MASK            	0x0000000000003f00ull
#define AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_HI_NETLINK_LB_MASK                 	0x0000000000000080ull
#define AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_HI_NETLINK_PORTID_2_0_MASK         	0x0000000000000070ull
#define AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_HI_NETLINK_UNUSED_131_108_MASK     	0x000000000000000full
#define AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_HI_NETLINK_BLOCK_BP                	56
#define AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_HI_NETLINK_UNUSED_183_166_BP       	38
#define AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_HI_NETLINK_LREQ_REN_BP             	37
#define AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_HI_NETLINK_R_NICBUF_EMPTY_BP       	36
#define AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_HI_NETLINK_R_NICBUF_DST_3_0_BP     	32
#define AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_HI_NETLINK_R_FLIT_VLD_3_0_BP       	28
#define AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_HI_NETLINK_Q_DATA_BP               	27
#define AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_HI_NETLINK_Q_HEAD_BP               	26
#define AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_HI_NETLINK_Q_FLIT_CNTR_BP          	20
#define AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_HI_NETLINK_R_FLIT2TILE_147_BP      	19
#define AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_HI_NETLINK_R_FLIT2TILE_146_BP      	18
#define AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_HI_NETLINK_R_FLIT2TILE_145_BP      	17
#define AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_HI_NETLINK_R_FLIT2TILE_144_BP      	16
#define AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_HI_NETLINK_PARITY_3_BP             	15
#define AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_HI_NETLINK_RC_1_BP                 	14
#define AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_HI_NETLINK_UNUSUED_BP              	8
#define AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_HI_NETLINK_LB_BP                   	7
#define AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_HI_NETLINK_PORTID_2_0_BP           	4
#define AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_HI_NETLINK_UNUSED_131_108_BP       	0
#define AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_HI_NETLINK_BLOCK_QW                	2
#define AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_HI_NETLINK_UNUSED_183_166_QW       	2
#define AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_HI_NETLINK_LREQ_REN_QW             	2
#define AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_HI_NETLINK_R_NICBUF_EMPTY_QW       	2
#define AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_HI_NETLINK_R_NICBUF_DST_3_0_QW     	2
#define AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_HI_NETLINK_R_FLIT_VLD_3_0_QW       	2
#define AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_HI_NETLINK_Q_DATA_QW               	2
#define AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_HI_NETLINK_Q_HEAD_QW               	2
#define AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_HI_NETLINK_Q_FLIT_CNTR_QW          	2
#define AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_HI_NETLINK_R_FLIT2TILE_147_QW      	2
#define AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_HI_NETLINK_R_FLIT2TILE_146_QW      	2
#define AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_HI_NETLINK_R_FLIT2TILE_145_QW      	2
#define AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_HI_NETLINK_R_FLIT2TILE_144_QW      	2
#define AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_HI_NETLINK_PARITY_3_QW             	2
#define AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_HI_NETLINK_RC_1_QW                 	2
#define AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_HI_NETLINK_UNUSUED_QW              	2
#define AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_HI_NETLINK_LB_QW                   	2
#define AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_HI_NETLINK_PORTID_2_0_QW           	2
#define AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_HI_NETLINK_UNUSED_131_108_QW       	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_MID_NETLINK DEFINES
 */
#define AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_MID_NETLINK_UNUSED_131_108_MASK    	0xfffff00000000000ull
#define AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_MID_NETLINK_PARITY_2_MASK          	0x0000080000000000ull
#define AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_MID_NETLINK_RC_0_MASK              	0x0000040000000000ull
#define AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_MID_NETLINK_PKTID_11_0_MASK        	0x000003ffc0000000ull
#define AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_MID_NETLINK_UNUSED_93_82_MASK      	0x000000003ffc0000ull
#define AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_MID_NETLINK_RC_2_MASK              	0x0000000000020000ull
#define AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_MID_NETLINK_RSTATUS_5_0_MASK       	0x000000000001f800ull
#define AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_MID_NETLINK_RSPCMD_2_0_MASK        	0x0000000000000700ull
#define AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_MID_NETLINK_PARITY_1_MASK          	0x0000000000000080ull
#define AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_MID_NETLINK_UV_MASK                	0x0000000000000040ull
#define AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_MID_NETLINK_UNUSED_69_36_MASK      	0x000000000000003full
#define AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_MID_NETLINK_UNUSED_131_108_BP      	44
#define AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_MID_NETLINK_PARITY_2_BP            	43
#define AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_MID_NETLINK_RC_0_BP                	42
#define AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_MID_NETLINK_PKTID_11_0_BP          	30
#define AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_MID_NETLINK_UNUSED_93_82_BP        	18
#define AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_MID_NETLINK_RC_2_BP                	17
#define AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_MID_NETLINK_RSTATUS_5_0_BP         	11
#define AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_MID_NETLINK_RSPCMD_2_0_BP          	8
#define AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_MID_NETLINK_PARITY_1_BP            	7
#define AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_MID_NETLINK_UV_BP                  	6
#define AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_MID_NETLINK_UNUSED_69_36_BP        	0
#define AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_MID_NETLINK_UNUSED_131_108_QW      	1
#define AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_MID_NETLINK_PARITY_2_QW            	1
#define AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_MID_NETLINK_RC_0_QW                	1
#define AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_MID_NETLINK_PKTID_11_0_QW          	1
#define AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_MID_NETLINK_UNUSED_93_82_QW        	1
#define AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_MID_NETLINK_RC_2_QW                	1
#define AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_MID_NETLINK_RSTATUS_5_0_QW         	1
#define AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_MID_NETLINK_RSPCMD_2_0_QW          	1
#define AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_MID_NETLINK_PARITY_1_QW            	1
#define AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_MID_NETLINK_UV_QW                  	1
#define AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_MID_NETLINK_UNUSED_69_36_QW        	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_LO_NETLINK DEFINES
 */
#define AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_LO_NETLINK_UNUSED_69_36_MASK       	0xfffffff000000000ull
#define AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_LO_NETLINK_PARITY_0_MASK           	0x0000000800000000ull
#define AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_LO_NETLINK_UNUSUED_MASK            	0x00000007fffc0000ull
#define AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_LO_NETLINK_SRCID_1_0_MASK          	0x0000000000030000ull
#define AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_LO_NETLINK_SRC_15_0_MASK           	0x000000000000ffffull
#define AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_LO_NETLINK_UNUSED_69_36_BP         	36
#define AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_LO_NETLINK_PARITY_0_BP             	35
#define AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_LO_NETLINK_UNUSUED_BP              	18
#define AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_LO_NETLINK_SRCID_1_0_BP            	16
#define AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_LO_NETLINK_SRC_15_0_BP             	0
#define AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_LO_NETLINK_UNUSED_69_36_QW         	0
#define AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_LO_NETLINK_PARITY_0_QW             	0
#define AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_LO_NETLINK_UNUSUED_QW              	0
#define AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_LO_NETLINK_SRCID_1_0_QW            	0
#define AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_LO_NETLINK_SRC_15_0_QW             	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_HI_NETLINK DEFINES
 */
#define AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_HI_NETLINK_BLOCK_MASK               	0xff00000000000000ull
#define AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_HI_NETLINK_UNUSED_183_166_MASK      	0x00ffffc000000000ull
#define AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_HI_NETLINK_LREQ_REN_MASK            	0x0000002000000000ull
#define AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_HI_NETLINK_R_NICBUF_EMPTY_MASK      	0x0000001000000000ull
#define AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_HI_NETLINK_R_NICBUF_DST_3_0_MASK    	0x0000000f00000000ull
#define AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_HI_NETLINK_R_FLIT_VLD_3_0_MASK      	0x00000000f0000000ull
#define AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_HI_NETLINK_Q_DATA_MASK              	0x0000000008000000ull
#define AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_HI_NETLINK_Q_HEAD_MASK              	0x0000000004000000ull
#define AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_HI_NETLINK_Q_FLIT_CNTR_MASK         	0x0000000003f00000ull
#define AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_HI_NETLINK_R_FLIT2TILE_147_MASK     	0x0000000000080000ull
#define AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_HI_NETLINK_R_FLIT2TILE_146_MASK     	0x0000000000040000ull
#define AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_HI_NETLINK_R_FLIT2TILE_145_MASK     	0x0000000000020000ull
#define AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_HI_NETLINK_R_FLIT2TILE_144_MASK     	0x0000000000010000ull
#define AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_HI_NETLINK_PARITY_3_MASK            	0x0000000000008000ull
#define AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_HI_NETLINK_RC_1_MASK                	0x0000000000004000ull
#define AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_HI_NETLINK_UNUSUED_MASK             	0x0000000000003f00ull
#define AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_HI_NETLINK_LB_MASK                  	0x0000000000000080ull
#define AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_HI_NETLINK_PORTID_2_0_MASK          	0x0000000000000070ull
#define AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_HI_NETLINK_UNUSED_131_108_MASK      	0x000000000000000full
#define AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_HI_NETLINK_BLOCK_BP                 	56
#define AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_HI_NETLINK_UNUSED_183_166_BP        	38
#define AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_HI_NETLINK_LREQ_REN_BP              	37
#define AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_HI_NETLINK_R_NICBUF_EMPTY_BP        	36
#define AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_HI_NETLINK_R_NICBUF_DST_3_0_BP      	32
#define AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_HI_NETLINK_R_FLIT_VLD_3_0_BP        	28
#define AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_HI_NETLINK_Q_DATA_BP                	27
#define AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_HI_NETLINK_Q_HEAD_BP                	26
#define AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_HI_NETLINK_Q_FLIT_CNTR_BP           	20
#define AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_HI_NETLINK_R_FLIT2TILE_147_BP       	19
#define AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_HI_NETLINK_R_FLIT2TILE_146_BP       	18
#define AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_HI_NETLINK_R_FLIT2TILE_145_BP       	17
#define AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_HI_NETLINK_R_FLIT2TILE_144_BP       	16
#define AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_HI_NETLINK_PARITY_3_BP              	15
#define AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_HI_NETLINK_RC_1_BP                  	14
#define AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_HI_NETLINK_UNUSUED_BP               	8
#define AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_HI_NETLINK_LB_BP                    	7
#define AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_HI_NETLINK_PORTID_2_0_BP            	4
#define AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_HI_NETLINK_UNUSED_131_108_BP        	0
#define AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_HI_NETLINK_BLOCK_QW                 	2
#define AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_HI_NETLINK_UNUSED_183_166_QW        	2
#define AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_HI_NETLINK_LREQ_REN_QW              	2
#define AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_HI_NETLINK_R_NICBUF_EMPTY_QW        	2
#define AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_HI_NETLINK_R_NICBUF_DST_3_0_QW      	2
#define AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_HI_NETLINK_R_FLIT_VLD_3_0_QW        	2
#define AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_HI_NETLINK_Q_DATA_QW                	2
#define AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_HI_NETLINK_Q_HEAD_QW                	2
#define AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_HI_NETLINK_Q_FLIT_CNTR_QW           	2
#define AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_HI_NETLINK_R_FLIT2TILE_147_QW       	2
#define AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_HI_NETLINK_R_FLIT2TILE_146_QW       	2
#define AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_HI_NETLINK_R_FLIT2TILE_145_QW       	2
#define AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_HI_NETLINK_R_FLIT2TILE_144_QW       	2
#define AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_HI_NETLINK_PARITY_3_QW              	2
#define AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_HI_NETLINK_RC_1_QW                  	2
#define AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_HI_NETLINK_UNUSUED_QW               	2
#define AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_HI_NETLINK_LB_QW                    	2
#define AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_HI_NETLINK_PORTID_2_0_QW            	2
#define AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_HI_NETLINK_UNUSED_131_108_QW        	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_MID_NETLINK DEFINES
 */
#define AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_MID_NETLINK_UNUSED_131_108_MASK     	0xfffff00000000000ull
#define AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_MID_NETLINK_PARITY_2_MASK           	0x0000080000000000ull
#define AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_MID_NETLINK_RC_0_MASK               	0x0000040000000000ull
#define AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_MID_NETLINK_PKTID_11_0_MASK         	0x000003ffc0000000ull
#define AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_MID_NETLINK_UNUSED_93_82_MASK       	0x000000003ffc0000ull
#define AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_MID_NETLINK_RC_2_MASK               	0x0000000000020000ull
#define AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_MID_NETLINK_RSTATUS_5_0_MASK        	0x000000000001f800ull
#define AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_MID_NETLINK_RSPCMD_2_0_MASK         	0x0000000000000700ull
#define AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_MID_NETLINK_PARITY_1_MASK           	0x0000000000000080ull
#define AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_MID_NETLINK_UV_MASK                 	0x0000000000000040ull
#define AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_MID_NETLINK_UNUSED_69_36_MASK       	0x000000000000003full
#define AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_MID_NETLINK_UNUSED_131_108_BP       	44
#define AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_MID_NETLINK_PARITY_2_BP             	43
#define AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_MID_NETLINK_RC_0_BP                 	42
#define AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_MID_NETLINK_PKTID_11_0_BP           	30
#define AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_MID_NETLINK_UNUSED_93_82_BP         	18
#define AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_MID_NETLINK_RC_2_BP                 	17
#define AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_MID_NETLINK_RSTATUS_5_0_BP          	11
#define AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_MID_NETLINK_RSPCMD_2_0_BP           	8
#define AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_MID_NETLINK_PARITY_1_BP             	7
#define AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_MID_NETLINK_UV_BP                   	6
#define AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_MID_NETLINK_UNUSED_69_36_BP         	0
#define AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_MID_NETLINK_UNUSED_131_108_QW       	1
#define AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_MID_NETLINK_PARITY_2_QW             	1
#define AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_MID_NETLINK_RC_0_QW                 	1
#define AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_MID_NETLINK_PKTID_11_0_QW           	1
#define AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_MID_NETLINK_UNUSED_93_82_QW         	1
#define AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_MID_NETLINK_RC_2_QW                 	1
#define AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_MID_NETLINK_RSTATUS_5_0_QW          	1
#define AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_MID_NETLINK_RSPCMD_2_0_QW           	1
#define AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_MID_NETLINK_PARITY_1_QW             	1
#define AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_MID_NETLINK_UV_QW                   	1
#define AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_MID_NETLINK_UNUSED_69_36_QW         	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_LO_NETLINK DEFINES
 */
#define AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_LO_NETLINK_UNUSED_69_36_MASK        	0xfffffff000000000ull
#define AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_LO_NETLINK_PARITY_0_MASK            	0x0000000800000000ull
#define AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_LO_NETLINK_UNUSUED_MASK             	0x00000007fffc0000ull
#define AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_LO_NETLINK_SRCID_1_0_MASK           	0x0000000000030000ull
#define AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_LO_NETLINK_SRC_15_0_MASK            	0x000000000000ffffull
#define AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_LO_NETLINK_UNUSED_69_36_BP          	36
#define AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_LO_NETLINK_PARITY_0_BP              	35
#define AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_LO_NETLINK_UNUSUED_BP               	18
#define AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_LO_NETLINK_SRCID_1_0_BP             	16
#define AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_LO_NETLINK_SRC_15_0_BP              	0
#define AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_LO_NETLINK_UNUSED_69_36_QW          	0
#define AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_LO_NETLINK_PARITY_0_QW              	0
#define AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_LO_NETLINK_UNUSUED_QW               	0
#define AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_LO_NETLINK_SRCID_1_0_QW             	0
#define AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_LO_NETLINK_SRC_15_0_QW              	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_MMR_BLOCK_CCLK_19_HI_NETLINK DEFINES
 */
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_HI_NETLINK_UNUSED_191_166_MASK          	0xffffffc000000000ull
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_HI_NETLINK_OS_INT_MASK                  	0x0000003c00000000ull
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_HI_NETLINK_HSS_INT_MASK                 	0x0000000200000000ull
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_HI_NETLINK_NL_LB_RING_ACK_MASK          	0x0000000100000000ull
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_HI_NETLINK_RING_OUT_MASK                	0x00000000ffff0000ull
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_HI_NETLINK_Q_RING_IN_MASK               	0x000000000000ffffull
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_HI_NETLINK_UNUSED_191_166_BP            	38
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_HI_NETLINK_OS_INT_BP                    	34
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_HI_NETLINK_HSS_INT_BP                   	33
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_HI_NETLINK_NL_LB_RING_ACK_BP            	32
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_HI_NETLINK_RING_OUT_BP                  	16
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_HI_NETLINK_Q_RING_IN_BP                 	0
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_HI_NETLINK_UNUSED_191_166_QW            	2
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_HI_NETLINK_OS_INT_QW                    	2
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_HI_NETLINK_HSS_INT_QW                   	2
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_HI_NETLINK_NL_LB_RING_ACK_QW            	2
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_HI_NETLINK_RING_OUT_QW                  	2
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_HI_NETLINK_Q_RING_IN_QW                 	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK DEFINES
 */
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_UNUSED_127_124_MASK         	0xf000000000000000ull
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_LM_LCLK_TRIG1_AND_0_MASK    	0x0800000000000000ull
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_LM_LCLK_TRIG1_OR_0_MASK     	0x0400000000000000ull
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_LM_CCLK_TRIG1_AND_0_MASK    	0x0200000000000000ull
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_LM_CCLK_TRIG1_OR_0_MASK     	0x0100000000000000ull
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_LM_LCLK_PERR_MASK           	0x0080000000000000ull
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_LM_CCLK_PERR_MASK           	0x0040000000000000ull
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_PERF_CNTR_PERR_UP_MASK      	0x0020000000000000ull
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_PERF_CNTR_PERR_LO_MASK      	0x0010000000000000ull
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_CNTR_OVFLOW_MASK            	0x0008000000000000ull
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_RSP_BUF_UNFLOW_MASK     	0x0004000000000000ull
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_RSP_BUF_OVFLOW_MASK     	0x0002000000000000ull
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_RSP_SQUASH_MASK         	0x0001000000000000ull
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_RSP_MBE_MASK            	0x0000800000000000ull
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_RSP_SBE_MASK            	0x0000400000000000ull
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_RSP_BAD_CRC_MASK        	0x0000200000000000ull
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_RSP_BAD_BIT_MASK        	0x0000100000000000ull
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_RSP_SUPER_PKT_MASK      	0x0000080000000000ull
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_RSP_MALFORMED_MASK      	0x0000040000000000ull
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_RSP_BAD_VC_MASK         	0x0000020000000000ull
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_RSP_BAD_TGTID_MASK      	0x0000010000000000ull
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_RSP_BAD_TGT_MASK        	0x0000008000000000ull
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_REQ_BUF_UNFLOW_MASK     	0x0000004000000000ull
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_REQ_BUF_OVFLOW_MASK     	0x0000002000000000ull
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_REQ_SQUASH_MASK         	0x0000001000000000ull
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_REQ_MBE_MASK            	0x0000000800000000ull
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_REQ_SBE_MASK            	0x0000000400000000ull
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_REQ_BAD_CRC_MASK        	0x0000000200000000ull
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_REQ_BAD_BIT_MASK        	0x0000000100000000ull
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_REQ_SUPER_PKT_MASK      	0x0000000080000000ull
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_REQ_MALFORMED_MASK      	0x0000000040000000ull
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_REQ_BAD_VC_MASK         	0x0000000020000000ull
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_REQ_BAD_TGTID_MASK      	0x0000000010000000ull
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_REQ_BAD_TGT_MASK        	0x0000000008000000ull
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_F2P_RSP_BUF_UNFLOW_MASK     	0x0000000004000000ull
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_F2P_RSP_BUF_OVFLOW_MASK     	0x0000000002000000ull
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_F2P_RSP_BAD_TAIL_MASK       	0x0000000001000000ull
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_F2P_RSP_BAD_BIT_MASK        	0x0000000000800000ull
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_F2P_RSP_SUPER_PKT_MASK      	0x0000000000400000ull
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_F2P_RSP_PE_MASK             	0x0000000000200000ull
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_F2P_RSP_MBE_MASK            	0x0000000000100000ull
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_F2P_RSP_SBE_MASK            	0x0000000000080000ull
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_F2P_REQ_BUF_UNFLOW_MASK     	0x0000000000040000ull
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_F2P_REQ_BUF_OVFLOW_MASK     	0x0000000000020000ull
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_F2P_REQ_BAD_TAIL_MASK       	0x0000000000010000ull
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_F2P_REQ_BAD_BIT_MASK        	0x0000000000008000ull
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_F2P_REQ_SUPER_PKT_MASK      	0x0000000000004000ull
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_F2P_REQ_PE_MASK             	0x0000000000002000ull
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_F2P_REQ_MBE_MASK            	0x0000000000001000ull
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_F2P_REQ_SBE_MASK            	0x0000000000000800ull
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_NIC_RSP_WEDGED_MASK         	0x0000000000000400ull
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_NIC_RSP_BUF_UNFLOW_MASK     	0x0000000000000200ull
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_NIC_RSP_BUF_OVFLOW_MASK     	0x0000000000000100ull
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_NIC_RSP_SUPER_PKT_MASK      	0x0000000000000080ull
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_NIC_RSP_BUBBLE_MASK         	0x0000000000000040ull
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_NIC_REQ_WEDGED_MASK         	0x0000000000000020ull
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_NIC_REQ_BUF_UNFLOW_MASK     	0x0000000000000010ull
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_NIC_REQ_BUF_OVFLOW_MASK     	0x0000000000000008ull
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_NIC_REQ_SUPER_PKT_MASK      	0x0000000000000004ull
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_NIC_REQ_BUBBLE_MASK         	0x0000000000000002ull
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_DIAG_ONLY_MASK              	0x0000000000000001ull
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_UNUSED_127_124_BP           	60
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_LM_LCLK_TRIG1_AND_0_BP      	59
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_LM_LCLK_TRIG1_OR_0_BP       	58
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_LM_CCLK_TRIG1_AND_0_BP      	57
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_LM_CCLK_TRIG1_OR_0_BP       	56
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_LM_LCLK_PERR_BP             	55
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_LM_CCLK_PERR_BP             	54
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_PERF_CNTR_PERR_UP_BP        	53
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_PERF_CNTR_PERR_LO_BP        	52
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_CNTR_OVFLOW_BP              	51
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_RSP_BUF_UNFLOW_BP       	50
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_RSP_BUF_OVFLOW_BP       	49
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_RSP_SQUASH_BP           	48
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_RSP_MBE_BP              	47
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_RSP_SBE_BP              	46
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_RSP_BAD_CRC_BP          	45
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_RSP_BAD_BIT_BP          	44
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_RSP_SUPER_PKT_BP        	43
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_RSP_MALFORMED_BP        	42
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_RSP_BAD_VC_BP           	41
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_RSP_BAD_TGTID_BP        	40
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_RSP_BAD_TGT_BP          	39
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_REQ_BUF_UNFLOW_BP       	38
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_REQ_BUF_OVFLOW_BP       	37
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_REQ_SQUASH_BP           	36
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_REQ_MBE_BP              	35
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_REQ_SBE_BP              	34
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_REQ_BAD_CRC_BP          	33
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_REQ_BAD_BIT_BP          	32
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_REQ_SUPER_PKT_BP        	31
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_REQ_MALFORMED_BP        	30
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_REQ_BAD_VC_BP           	29
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_REQ_BAD_TGTID_BP        	28
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_REQ_BAD_TGT_BP          	27
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_F2P_RSP_BUF_UNFLOW_BP       	26
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_F2P_RSP_BUF_OVFLOW_BP       	25
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_F2P_RSP_BAD_TAIL_BP         	24
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_F2P_RSP_BAD_BIT_BP          	23
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_F2P_RSP_SUPER_PKT_BP        	22
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_F2P_RSP_PE_BP               	21
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_F2P_RSP_MBE_BP              	20
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_F2P_RSP_SBE_BP              	19
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_F2P_REQ_BUF_UNFLOW_BP       	18
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_F2P_REQ_BUF_OVFLOW_BP       	17
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_F2P_REQ_BAD_TAIL_BP         	16
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_F2P_REQ_BAD_BIT_BP          	15
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_F2P_REQ_SUPER_PKT_BP        	14
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_F2P_REQ_PE_BP               	13
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_F2P_REQ_MBE_BP              	12
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_F2P_REQ_SBE_BP              	11
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_NIC_RSP_WEDGED_BP           	10
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_NIC_RSP_BUF_UNFLOW_BP       	9
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_NIC_RSP_BUF_OVFLOW_BP       	8
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_NIC_RSP_SUPER_PKT_BP        	7
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_NIC_RSP_BUBBLE_BP           	6
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_NIC_REQ_WEDGED_BP           	5
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_NIC_REQ_BUF_UNFLOW_BP       	4
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_NIC_REQ_BUF_OVFLOW_BP       	3
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_NIC_REQ_SUPER_PKT_BP        	2
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_NIC_REQ_BUBBLE_BP           	1
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_DIAG_ONLY_BP                	0
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_UNUSED_127_124_QW           	1
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_LM_LCLK_TRIG1_AND_0_QW      	1
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_LM_LCLK_TRIG1_OR_0_QW       	1
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_LM_CCLK_TRIG1_AND_0_QW      	1
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_LM_CCLK_TRIG1_OR_0_QW       	1
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_LM_LCLK_PERR_QW             	1
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_LM_CCLK_PERR_QW             	1
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_PERF_CNTR_PERR_UP_QW        	1
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_PERF_CNTR_PERR_LO_QW        	1
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_CNTR_OVFLOW_QW              	1
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_RSP_BUF_UNFLOW_QW       	1
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_RSP_BUF_OVFLOW_QW       	1
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_RSP_SQUASH_QW           	1
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_RSP_MBE_QW              	1
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_RSP_SBE_QW              	1
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_RSP_BAD_CRC_QW          	1
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_RSP_BAD_BIT_QW          	1
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_RSP_SUPER_PKT_QW        	1
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_RSP_MALFORMED_QW        	1
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_RSP_BAD_VC_QW           	1
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_RSP_BAD_TGTID_QW        	1
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_RSP_BAD_TGT_QW          	1
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_REQ_BUF_UNFLOW_QW       	1
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_REQ_BUF_OVFLOW_QW       	1
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_REQ_SQUASH_QW           	1
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_REQ_MBE_QW              	1
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_REQ_SBE_QW              	1
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_REQ_BAD_CRC_QW          	1
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_REQ_BAD_BIT_QW          	1
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_REQ_SUPER_PKT_QW        	1
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_REQ_MALFORMED_QW        	1
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_REQ_BAD_VC_QW           	1
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_REQ_BAD_TGTID_QW        	1
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_REQ_BAD_TGT_QW          	1
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_F2P_RSP_BUF_UNFLOW_QW       	1
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_F2P_RSP_BUF_OVFLOW_QW       	1
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_F2P_RSP_BAD_TAIL_QW         	1
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_F2P_RSP_BAD_BIT_QW          	1
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_F2P_RSP_SUPER_PKT_QW        	1
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_F2P_RSP_PE_QW               	1
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_F2P_RSP_MBE_QW              	1
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_F2P_RSP_SBE_QW              	1
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_F2P_REQ_BUF_UNFLOW_QW       	1
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_F2P_REQ_BUF_OVFLOW_QW       	1
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_F2P_REQ_BAD_TAIL_QW         	1
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_F2P_REQ_BAD_BIT_QW          	1
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_F2P_REQ_SUPER_PKT_QW        	1
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_F2P_REQ_PE_QW               	1
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_F2P_REQ_MBE_QW              	1
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_F2P_REQ_SBE_QW              	1
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_NIC_RSP_WEDGED_QW           	1
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_NIC_RSP_BUF_UNFLOW_QW       	1
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_NIC_RSP_BUF_OVFLOW_QW       	1
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_NIC_RSP_SUPER_PKT_QW        	1
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_NIC_RSP_BUBBLE_QW           	1
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_NIC_REQ_WEDGED_QW           	1
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_NIC_REQ_BUF_UNFLOW_QW       	1
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_NIC_REQ_BUF_OVFLOW_QW       	1
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_NIC_REQ_SUPER_PKT_QW        	1
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_NIC_REQ_BUBBLE_QW           	1
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_DIAG_ONLY_QW                	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK DEFINES
 */
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_UNUSED_63_60_MASK            	0xf000000000000000ull
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_LM_LCLK_TRIG1_AND_0_MASK     	0x0800000000000000ull
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_LM_LCLK_TRIG1_OR_0_MASK      	0x0400000000000000ull
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_LM_CCLK_TRIG1_AND_0_MASK     	0x0200000000000000ull
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_LM_CCLK_TRIG1_OR_0_MASK      	0x0100000000000000ull
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_LM_LCLK_PERR_MASK            	0x0080000000000000ull
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_LM_CCLK_PERR_MASK            	0x0040000000000000ull
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_PERF_CNTR_PERR_UP_MASK       	0x0020000000000000ull
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_PERF_CNTR_PERR_LO_MASK       	0x0010000000000000ull
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_CNTR_OVFLOW_MASK             	0x0008000000000000ull
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_RSP_BUF_UNFLOW_MASK      	0x0004000000000000ull
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_RSP_BUF_OVFLOW_MASK      	0x0002000000000000ull
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_RSP_SQUASH_MASK          	0x0001000000000000ull
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_RSP_MBE_MASK             	0x0000800000000000ull
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_RSP_SBE_MASK             	0x0000400000000000ull
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_RSP_BAD_CRC_MASK         	0x0000200000000000ull
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_RSP_BAD_BIT_MASK         	0x0000100000000000ull
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_RSP_SUPER_PKT_MASK       	0x0000080000000000ull
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_RSP_MALFORMED_MASK       	0x0000040000000000ull
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_RSP_BAD_VC_MASK          	0x0000020000000000ull
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_RSP_BAD_TGTID_MASK       	0x0000010000000000ull
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_RSP_BAD_TGT_MASK         	0x0000008000000000ull
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_REQ_BUF_UNFLOW_MASK      	0x0000004000000000ull
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_REQ_BUF_OVFLOW_MASK      	0x0000002000000000ull
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_REQ_SQUASH_MASK          	0x0000001000000000ull
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_REQ_MBE_MASK             	0x0000000800000000ull
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_REQ_SBE_MASK             	0x0000000400000000ull
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_REQ_BAD_CRC_MASK         	0x0000000200000000ull
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_REQ_BAD_BIT_MASK         	0x0000000100000000ull
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_REQ_SUPER_PKT_MASK       	0x0000000080000000ull
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_REQ_MALFORMED_MASK       	0x0000000040000000ull
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_REQ_BAD_VC_MASK          	0x0000000020000000ull
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_REQ_BAD_TGTID_MASK       	0x0000000010000000ull
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_REQ_BAD_TGT_MASK         	0x0000000008000000ull
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_F2P_RSP_BUF_UNFLOW_MASK      	0x0000000004000000ull
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_F2P_RSP_BUF_OVFLOW_MASK      	0x0000000002000000ull
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_F2P_RSP_BAD_TAIL_MASK        	0x0000000001000000ull
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_F2P_RSP_BAD_BIT_MASK         	0x0000000000800000ull
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_F2P_RSP_SUPER_PKT_MASK       	0x0000000000400000ull
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_F2P_RSP_PE_MASK              	0x0000000000200000ull
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_F2P_RSP_MBE_MASK             	0x0000000000100000ull
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_F2P_RSP_SBE_MASK             	0x0000000000080000ull
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_F2P_REQ_BUF_UNFLOW_MASK      	0x0000000000040000ull
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_F2P_REQ_BUF_OVFLOW_MASK      	0x0000000000020000ull
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_F2P_REQ_BAD_TAIL_MASK        	0x0000000000010000ull
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_F2P_REQ_BAD_BIT_MASK         	0x0000000000008000ull
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_F2P_REQ_SUPER_PKT_MASK       	0x0000000000004000ull
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_F2P_REQ_PE_MASK              	0x0000000000002000ull
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_F2P_REQ_MBE_MASK             	0x0000000000001000ull
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_F2P_REQ_SBE_MASK             	0x0000000000000800ull
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_NIC_RSP_WEDGED_MASK          	0x0000000000000400ull
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_NIC_RSP_BUF_UNFLOW_MASK      	0x0000000000000200ull
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_NIC_RSP_BUF_OVFLOW_MASK      	0x0000000000000100ull
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_NIC_RSP_SUPER_PKT_MASK       	0x0000000000000080ull
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_NIC_RSP_BUBBLE_MASK          	0x0000000000000040ull
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_NIC_REQ_WEDGED_MASK          	0x0000000000000020ull
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_NIC_REQ_BUF_UNFLOW_MASK      	0x0000000000000010ull
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_NIC_REQ_BUF_OVFLOW_MASK      	0x0000000000000008ull
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_NIC_REQ_SUPER_PKT_MASK       	0x0000000000000004ull
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_NIC_REQ_BUBBLE_MASK          	0x0000000000000002ull
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_DIAG_ONLY_MASK               	0x0000000000000001ull
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_UNUSED_63_60_BP              	60
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_LM_LCLK_TRIG1_AND_0_BP       	59
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_LM_LCLK_TRIG1_OR_0_BP        	58
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_LM_CCLK_TRIG1_AND_0_BP       	57
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_LM_CCLK_TRIG1_OR_0_BP        	56
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_LM_LCLK_PERR_BP              	55
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_LM_CCLK_PERR_BP              	54
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_PERF_CNTR_PERR_UP_BP         	53
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_PERF_CNTR_PERR_LO_BP         	52
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_CNTR_OVFLOW_BP               	51
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_RSP_BUF_UNFLOW_BP        	50
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_RSP_BUF_OVFLOW_BP        	49
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_RSP_SQUASH_BP            	48
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_RSP_MBE_BP               	47
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_RSP_SBE_BP               	46
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_RSP_BAD_CRC_BP           	45
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_RSP_BAD_BIT_BP           	44
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_RSP_SUPER_PKT_BP         	43
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_RSP_MALFORMED_BP         	42
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_RSP_BAD_VC_BP            	41
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_RSP_BAD_TGTID_BP         	40
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_RSP_BAD_TGT_BP           	39
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_REQ_BUF_UNFLOW_BP        	38
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_REQ_BUF_OVFLOW_BP        	37
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_REQ_SQUASH_BP            	36
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_REQ_MBE_BP               	35
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_REQ_SBE_BP               	34
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_REQ_BAD_CRC_BP           	33
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_REQ_BAD_BIT_BP           	32
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_REQ_SUPER_PKT_BP         	31
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_REQ_MALFORMED_BP         	30
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_REQ_BAD_VC_BP            	29
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_REQ_BAD_TGTID_BP         	28
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_REQ_BAD_TGT_BP           	27
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_F2P_RSP_BUF_UNFLOW_BP        	26
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_F2P_RSP_BUF_OVFLOW_BP        	25
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_F2P_RSP_BAD_TAIL_BP          	24
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_F2P_RSP_BAD_BIT_BP           	23
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_F2P_RSP_SUPER_PKT_BP         	22
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_F2P_RSP_PE_BP                	21
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_F2P_RSP_MBE_BP               	20
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_F2P_RSP_SBE_BP               	19
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_F2P_REQ_BUF_UNFLOW_BP        	18
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_F2P_REQ_BUF_OVFLOW_BP        	17
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_F2P_REQ_BAD_TAIL_BP          	16
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_F2P_REQ_BAD_BIT_BP           	15
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_F2P_REQ_SUPER_PKT_BP         	14
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_F2P_REQ_PE_BP                	13
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_F2P_REQ_MBE_BP               	12
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_F2P_REQ_SBE_BP               	11
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_NIC_RSP_WEDGED_BP            	10
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_NIC_RSP_BUF_UNFLOW_BP        	9
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_NIC_RSP_BUF_OVFLOW_BP        	8
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_NIC_RSP_SUPER_PKT_BP         	7
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_NIC_RSP_BUBBLE_BP            	6
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_NIC_REQ_WEDGED_BP            	5
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_NIC_REQ_BUF_UNFLOW_BP        	4
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_NIC_REQ_BUF_OVFLOW_BP        	3
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_NIC_REQ_SUPER_PKT_BP         	2
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_NIC_REQ_BUBBLE_BP            	1
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_DIAG_ONLY_BP                 	0
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_UNUSED_63_60_QW              	0
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_LM_LCLK_TRIG1_AND_0_QW       	0
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_LM_LCLK_TRIG1_OR_0_QW        	0
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_LM_CCLK_TRIG1_AND_0_QW       	0
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_LM_CCLK_TRIG1_OR_0_QW        	0
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_LM_LCLK_PERR_QW              	0
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_LM_CCLK_PERR_QW              	0
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_PERF_CNTR_PERR_UP_QW         	0
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_PERF_CNTR_PERR_LO_QW         	0
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_CNTR_OVFLOW_QW               	0
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_RSP_BUF_UNFLOW_QW        	0
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_RSP_BUF_OVFLOW_QW        	0
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_RSP_SQUASH_QW            	0
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_RSP_MBE_QW               	0
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_RSP_SBE_QW               	0
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_RSP_BAD_CRC_QW           	0
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_RSP_BAD_BIT_QW           	0
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_RSP_SUPER_PKT_QW         	0
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_RSP_MALFORMED_QW         	0
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_RSP_BAD_VC_QW            	0
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_RSP_BAD_TGTID_QW         	0
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_RSP_BAD_TGT_QW           	0
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_REQ_BUF_UNFLOW_QW        	0
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_REQ_BUF_OVFLOW_QW        	0
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_REQ_SQUASH_QW            	0
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_REQ_MBE_QW               	0
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_REQ_SBE_QW               	0
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_REQ_BAD_CRC_QW           	0
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_REQ_BAD_BIT_QW           	0
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_REQ_SUPER_PKT_QW         	0
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_REQ_MALFORMED_QW         	0
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_REQ_BAD_VC_QW            	0
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_REQ_BAD_TGTID_QW         	0
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_REQ_BAD_TGT_QW           	0
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_F2P_RSP_BUF_UNFLOW_QW        	0
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_F2P_RSP_BUF_OVFLOW_QW        	0
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_F2P_RSP_BAD_TAIL_QW          	0
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_F2P_RSP_BAD_BIT_QW           	0
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_F2P_RSP_SUPER_PKT_QW         	0
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_F2P_RSP_PE_QW                	0
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_F2P_RSP_MBE_QW               	0
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_F2P_RSP_SBE_QW               	0
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_F2P_REQ_BUF_UNFLOW_QW        	0
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_F2P_REQ_BUF_OVFLOW_QW        	0
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_F2P_REQ_BAD_TAIL_QW          	0
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_F2P_REQ_BAD_BIT_QW           	0
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_F2P_REQ_SUPER_PKT_QW         	0
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_F2P_REQ_PE_QW                	0
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_F2P_REQ_MBE_QW               	0
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_F2P_REQ_SBE_QW               	0
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_NIC_RSP_WEDGED_QW            	0
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_NIC_RSP_BUF_UNFLOW_QW        	0
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_NIC_RSP_BUF_OVFLOW_QW        	0
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_NIC_RSP_SUPER_PKT_QW         	0
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_NIC_RSP_BUBBLE_QW            	0
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_NIC_REQ_WEDGED_QW            	0
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_NIC_REQ_BUF_UNFLOW_QW        	0
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_NIC_REQ_BUF_OVFLOW_QW        	0
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_NIC_REQ_SUPER_PKT_QW         	0
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_NIC_REQ_BUBBLE_QW            	0
#define AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_DIAG_ONLY_QW                 	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_HI_NETLINK DEFINES
 */
#define AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_HI_NETLINK_UNUSED_191_128_MASK      	0xffffffffffffffffull
#define AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_HI_NETLINK_UNUSED_191_128_BP        	0
#define AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_HI_NETLINK_UNUSED_191_128_QW        	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_MID_NETLINK DEFINES
 */
#define AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_MID_NETLINK_BLOCK_MASK              	0x00000000ff000000ull
#define AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_MID_NETLINK_UNUSED_87_82_MASK       	0x0000000000fc0000ull
#define AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_MID_NETLINK_ERROR_TYPE_1_MASK       	0x0000000000020000ull
#define AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_MID_NETLINK_ERROR_TYPE_0_MASK       	0x0000000000010000ull
#define AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_MID_NETLINK_UNUSED_79_MASK          	0x0000000000008000ull
#define AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_MID_NETLINK_Q_SYNDROME_6_0_MASK     	0x0000000000007f00ull
#define AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_MID_NETLINK_UNUSED_71_MASK          	0x0000000000000080ull
#define AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_MID_NETLINK_LAST_PHIT_IS_EVEN_MASK  	0x0000000000000040ull
#define AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_MID_NETLINK_VALID_MASK              	0x0000000000000020ull
#define AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_MID_NETLINK_GOOD_MASK               	0x0000000000000010ull
#define AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_MID_NETLINK_BAD_MASK                	0x0000000000000008ull
#define AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_MID_NETLINK_EOP_MASK                	0x0000000000000004ull
#define AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_MID_NETLINK_DATA_MASK               	0x0000000000000002ull
#define AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_MID_NETLINK_HEAD_MASK               	0x0000000000000001ull
#define AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_MID_NETLINK_BLOCK_BP                	24
#define AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_MID_NETLINK_UNUSED_87_82_BP         	18
#define AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_MID_NETLINK_ERROR_TYPE_1_BP         	17
#define AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_MID_NETLINK_ERROR_TYPE_0_BP         	16
#define AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_MID_NETLINK_UNUSED_79_BP            	15
#define AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_MID_NETLINK_Q_SYNDROME_6_0_BP       	8
#define AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_MID_NETLINK_UNUSED_71_BP            	7
#define AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_MID_NETLINK_LAST_PHIT_IS_EVEN_BP    	6
#define AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_MID_NETLINK_VALID_BP                	5
#define AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_MID_NETLINK_GOOD_BP                 	4
#define AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_MID_NETLINK_BAD_BP                  	3
#define AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_MID_NETLINK_EOP_BP                  	2
#define AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_MID_NETLINK_DATA_BP                 	1
#define AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_MID_NETLINK_HEAD_BP                 	0
#define AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_MID_NETLINK_BLOCK_QW                	1
#define AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_MID_NETLINK_UNUSED_87_82_QW         	1
#define AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_MID_NETLINK_ERROR_TYPE_1_QW         	1
#define AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_MID_NETLINK_ERROR_TYPE_0_QW         	1
#define AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_MID_NETLINK_UNUSED_79_QW            	1
#define AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_MID_NETLINK_Q_SYNDROME_6_0_QW       	1
#define AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_MID_NETLINK_UNUSED_71_QW            	1
#define AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_MID_NETLINK_LAST_PHIT_IS_EVEN_QW    	1
#define AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_MID_NETLINK_VALID_QW                	1
#define AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_MID_NETLINK_GOOD_QW                 	1
#define AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_MID_NETLINK_BAD_QW                  	1
#define AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_MID_NETLINK_EOP_QW                  	1
#define AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_MID_NETLINK_DATA_QW                 	1
#define AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_MID_NETLINK_HEAD_QW                 	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_LO_NETLINK DEFINES
 */
#define AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_LO_NETLINK_Q_PHIT_CNTR_7_0_MASK     	0xff00000000000000ull
#define AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_LO_NETLINK_ECC_6_0_MASK             	0x00fe000000000000ull
#define AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_LO_NETLINK_VALID_MASK               	0x0001000000000000ull
#define AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_LO_NETLINK_TAIL_OR_ADDR_27_MASK     	0x0000800000000000ull
#define AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_LO_NETLINK_ADDR_26_6_MASK           	0x00007ffffc000000ull
#define AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_LO_NETLINK_TGTID_1_0_MASK           	0x0000000003000000ull
#define AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_LO_NETLINK_TGT_15_0_MASK            	0x0000000000ffff00ull
#define AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_LO_NETLINK_TR_MASK                  	0x0000000000000080ull
#define AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_LO_NETLINK_UNUSED_6_MASK            	0x0000000000000040ull
#define AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_LO_NETLINK_RC_2_0_MASK              	0x0000000000000038ull
#define AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_LO_NETLINK_VC_MASK                  	0x0000000000000007ull
#define AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_LO_NETLINK_Q_PHIT_CNTR_7_0_BP       	56
#define AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_LO_NETLINK_ECC_6_0_BP               	49
#define AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_LO_NETLINK_VALID_BP                 	48
#define AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_LO_NETLINK_TAIL_OR_ADDR_27_BP       	47
#define AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_LO_NETLINK_ADDR_26_6_BP             	26
#define AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_LO_NETLINK_TGTID_1_0_BP             	24
#define AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_LO_NETLINK_TGT_15_0_BP              	8
#define AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_LO_NETLINK_TR_BP                    	7
#define AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_LO_NETLINK_UNUSED_6_BP              	6
#define AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_LO_NETLINK_RC_2_0_BP                	3
#define AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_LO_NETLINK_VC_BP                    	0
#define AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_LO_NETLINK_Q_PHIT_CNTR_7_0_QW       	0
#define AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_LO_NETLINK_ECC_6_0_QW               	0
#define AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_LO_NETLINK_VALID_QW                 	0
#define AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_LO_NETLINK_TAIL_OR_ADDR_27_QW       	0
#define AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_LO_NETLINK_ADDR_26_6_QW             	0
#define AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_LO_NETLINK_TGTID_1_0_QW             	0
#define AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_LO_NETLINK_TGT_15_0_QW              	0
#define AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_LO_NETLINK_TR_QW                    	0
#define AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_LO_NETLINK_UNUSED_6_QW              	0
#define AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_LO_NETLINK_RC_2_0_QW                	0
#define AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_LO_NETLINK_VC_QW                    	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_HI_NETLINK DEFINES
 */
#define AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_HI_NETLINK_UNUSED_191_128_MASK      	0xffffffffffffffffull
#define AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_HI_NETLINK_UNUSED_191_128_BP        	0
#define AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_HI_NETLINK_UNUSED_191_128_QW        	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_MID_NETLINK DEFINES
 */
#define AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_MID_NETLINK_BLOCK_MASK              	0x00000000ff000000ull
#define AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_MID_NETLINK_UNUSED_87_82_MASK       	0x0000000000fc0000ull
#define AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_MID_NETLINK_ERROR_TYPE_1_MASK       	0x0000000000020000ull
#define AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_MID_NETLINK_ERROR_TYPE_0_MASK       	0x0000000000010000ull
#define AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_MID_NETLINK_UNUSED_79_MASK          	0x0000000000008000ull
#define AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_MID_NETLINK_Q_SYNDROME_6_0_MASK     	0x0000000000007f00ull
#define AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_MID_NETLINK_UNUSED_71_MASK          	0x0000000000000080ull
#define AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_MID_NETLINK_LAST_PHIT_IS_EVEN_MASK  	0x0000000000000040ull
#define AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_MID_NETLINK_VALID_MASK              	0x0000000000000020ull
#define AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_MID_NETLINK_GOOD_MASK               	0x0000000000000010ull
#define AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_MID_NETLINK_BAD_MASK                	0x0000000000000008ull
#define AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_MID_NETLINK_EOP_MASK                	0x0000000000000004ull
#define AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_MID_NETLINK_DATA_MASK               	0x0000000000000002ull
#define AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_MID_NETLINK_HEAD_MASK               	0x0000000000000001ull
#define AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_MID_NETLINK_BLOCK_BP                	24
#define AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_MID_NETLINK_UNUSED_87_82_BP         	18
#define AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_MID_NETLINK_ERROR_TYPE_1_BP         	17
#define AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_MID_NETLINK_ERROR_TYPE_0_BP         	16
#define AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_MID_NETLINK_UNUSED_79_BP            	15
#define AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_MID_NETLINK_Q_SYNDROME_6_0_BP       	8
#define AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_MID_NETLINK_UNUSED_71_BP            	7
#define AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_MID_NETLINK_LAST_PHIT_IS_EVEN_BP    	6
#define AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_MID_NETLINK_VALID_BP                	5
#define AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_MID_NETLINK_GOOD_BP                 	4
#define AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_MID_NETLINK_BAD_BP                  	3
#define AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_MID_NETLINK_EOP_BP                  	2
#define AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_MID_NETLINK_DATA_BP                 	1
#define AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_MID_NETLINK_HEAD_BP                 	0
#define AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_MID_NETLINK_BLOCK_QW                	1
#define AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_MID_NETLINK_UNUSED_87_82_QW         	1
#define AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_MID_NETLINK_ERROR_TYPE_1_QW         	1
#define AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_MID_NETLINK_ERROR_TYPE_0_QW         	1
#define AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_MID_NETLINK_UNUSED_79_QW            	1
#define AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_MID_NETLINK_Q_SYNDROME_6_0_QW       	1
#define AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_MID_NETLINK_UNUSED_71_QW            	1
#define AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_MID_NETLINK_LAST_PHIT_IS_EVEN_QW    	1
#define AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_MID_NETLINK_VALID_QW                	1
#define AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_MID_NETLINK_GOOD_QW                 	1
#define AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_MID_NETLINK_BAD_QW                  	1
#define AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_MID_NETLINK_EOP_QW                  	1
#define AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_MID_NETLINK_DATA_QW                 	1
#define AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_MID_NETLINK_HEAD_QW                 	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_LO_NETLINK DEFINES
 */
#define AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_LO_NETLINK_Q_PHIT_CNTR_7_0_MASK     	0xff00000000000000ull
#define AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_LO_NETLINK_ECC_6_0_MASK             	0x00fe000000000000ull
#define AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_LO_NETLINK_VALID_MASK               	0x0001000000000000ull
#define AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_LO_NETLINK_TAIL_OR_ADDR_27_MASK     	0x0000800000000000ull
#define AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_LO_NETLINK_ADDR_26_6_MASK           	0x00007ffffc000000ull
#define AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_LO_NETLINK_TGTID_1_0_MASK           	0x0000000003000000ull
#define AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_LO_NETLINK_TGT_15_0_MASK            	0x0000000000ffff00ull
#define AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_LO_NETLINK_TR_MASK                  	0x0000000000000080ull
#define AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_LO_NETLINK_UNUSED_6_MASK            	0x0000000000000040ull
#define AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_LO_NETLINK_RC_2_0_MASK              	0x0000000000000038ull
#define AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_LO_NETLINK_VC_MASK                  	0x0000000000000007ull
#define AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_LO_NETLINK_Q_PHIT_CNTR_7_0_BP       	56
#define AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_LO_NETLINK_ECC_6_0_BP               	49
#define AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_LO_NETLINK_VALID_BP                 	48
#define AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_LO_NETLINK_TAIL_OR_ADDR_27_BP       	47
#define AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_LO_NETLINK_ADDR_26_6_BP             	26
#define AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_LO_NETLINK_TGTID_1_0_BP             	24
#define AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_LO_NETLINK_TGT_15_0_BP              	8
#define AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_LO_NETLINK_TR_BP                    	7
#define AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_LO_NETLINK_UNUSED_6_BP              	6
#define AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_LO_NETLINK_RC_2_0_BP                	3
#define AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_LO_NETLINK_VC_BP                    	0
#define AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_LO_NETLINK_Q_PHIT_CNTR_7_0_QW       	0
#define AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_LO_NETLINK_ECC_6_0_QW               	0
#define AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_LO_NETLINK_VALID_QW                 	0
#define AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_LO_NETLINK_TAIL_OR_ADDR_27_QW       	0
#define AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_LO_NETLINK_ADDR_26_6_QW             	0
#define AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_LO_NETLINK_TGTID_1_0_QW             	0
#define AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_LO_NETLINK_TGT_15_0_QW              	0
#define AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_LO_NETLINK_TR_QW                    	0
#define AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_LO_NETLINK_UNUSED_6_QW              	0
#define AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_LO_NETLINK_RC_2_0_QW                	0
#define AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_LO_NETLINK_VC_QW                    	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_HI_NETLINK DEFINES
 */
#define AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_HI_NETLINK_UNUSED_191_128_MASK      	0xffffffffffffffffull
#define AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_HI_NETLINK_UNUSED_191_128_BP        	0
#define AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_HI_NETLINK_UNUSED_191_128_QW        	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_MID_NETLINK DEFINES
 */
#define AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_MID_NETLINK_BLOCK_MASK              	0x00000000ff000000ull
#define AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_MID_NETLINK_UNUSED_87_82_MASK       	0x0000000000fc0000ull
#define AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_MID_NETLINK_ERROR_TYPE_1_MASK       	0x0000000000020000ull
#define AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_MID_NETLINK_ERROR_TYPE_0_MASK       	0x0000000000010000ull
#define AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_MID_NETLINK_UNUSED_79_MASK          	0x0000000000008000ull
#define AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_MID_NETLINK_Q_SYNDROME_6_0_MASK     	0x0000000000007f00ull
#define AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_MID_NETLINK_UNUSED_71_MASK          	0x0000000000000080ull
#define AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_MID_NETLINK_LAST_PHIT_IS_EVEN_MASK  	0x0000000000000040ull
#define AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_MID_NETLINK_VALID_MASK              	0x0000000000000020ull
#define AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_MID_NETLINK_GOOD_MASK               	0x0000000000000010ull
#define AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_MID_NETLINK_BAD_MASK                	0x0000000000000008ull
#define AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_MID_NETLINK_EOP_MASK                	0x0000000000000004ull
#define AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_MID_NETLINK_DATA_MASK               	0x0000000000000002ull
#define AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_MID_NETLINK_HEAD_MASK               	0x0000000000000001ull
#define AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_MID_NETLINK_BLOCK_BP                	24
#define AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_MID_NETLINK_UNUSED_87_82_BP         	18
#define AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_MID_NETLINK_ERROR_TYPE_1_BP         	17
#define AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_MID_NETLINK_ERROR_TYPE_0_BP         	16
#define AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_MID_NETLINK_UNUSED_79_BP            	15
#define AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_MID_NETLINK_Q_SYNDROME_6_0_BP       	8
#define AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_MID_NETLINK_UNUSED_71_BP            	7
#define AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_MID_NETLINK_LAST_PHIT_IS_EVEN_BP    	6
#define AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_MID_NETLINK_VALID_BP                	5
#define AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_MID_NETLINK_GOOD_BP                 	4
#define AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_MID_NETLINK_BAD_BP                  	3
#define AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_MID_NETLINK_EOP_BP                  	2
#define AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_MID_NETLINK_DATA_BP                 	1
#define AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_MID_NETLINK_HEAD_BP                 	0
#define AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_MID_NETLINK_BLOCK_QW                	1
#define AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_MID_NETLINK_UNUSED_87_82_QW         	1
#define AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_MID_NETLINK_ERROR_TYPE_1_QW         	1
#define AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_MID_NETLINK_ERROR_TYPE_0_QW         	1
#define AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_MID_NETLINK_UNUSED_79_QW            	1
#define AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_MID_NETLINK_Q_SYNDROME_6_0_QW       	1
#define AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_MID_NETLINK_UNUSED_71_QW            	1
#define AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_MID_NETLINK_LAST_PHIT_IS_EVEN_QW    	1
#define AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_MID_NETLINK_VALID_QW                	1
#define AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_MID_NETLINK_GOOD_QW                 	1
#define AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_MID_NETLINK_BAD_QW                  	1
#define AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_MID_NETLINK_EOP_QW                  	1
#define AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_MID_NETLINK_DATA_QW                 	1
#define AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_MID_NETLINK_HEAD_QW                 	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_LO_NETLINK DEFINES
 */
#define AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_LO_NETLINK_Q_PHIT_CNTR_7_0_MASK     	0xff00000000000000ull
#define AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_LO_NETLINK_ECC_6_0_MASK             	0x00fe000000000000ull
#define AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_LO_NETLINK_VALID_MASK               	0x0001000000000000ull
#define AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_LO_NETLINK_TAIL_OR_ADDR_27_MASK     	0x0000800000000000ull
#define AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_LO_NETLINK_ADDR_26_6_MASK           	0x00007ffffc000000ull
#define AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_LO_NETLINK_TGTID_1_0_MASK           	0x0000000003000000ull
#define AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_LO_NETLINK_TGT_15_0_MASK            	0x0000000000ffff00ull
#define AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_LO_NETLINK_TR_MASK                  	0x0000000000000080ull
#define AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_LO_NETLINK_UNUSED_6_MASK            	0x0000000000000040ull
#define AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_LO_NETLINK_RC_2_0_MASK              	0x0000000000000038ull
#define AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_LO_NETLINK_VC_MASK                  	0x0000000000000007ull
#define AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_LO_NETLINK_Q_PHIT_CNTR_7_0_BP       	56
#define AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_LO_NETLINK_ECC_6_0_BP               	49
#define AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_LO_NETLINK_VALID_BP                 	48
#define AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_LO_NETLINK_TAIL_OR_ADDR_27_BP       	47
#define AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_LO_NETLINK_ADDR_26_6_BP             	26
#define AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_LO_NETLINK_TGTID_1_0_BP             	24
#define AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_LO_NETLINK_TGT_15_0_BP              	8
#define AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_LO_NETLINK_TR_BP                    	7
#define AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_LO_NETLINK_UNUSED_6_BP              	6
#define AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_LO_NETLINK_RC_2_0_BP                	3
#define AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_LO_NETLINK_VC_BP                    	0
#define AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_LO_NETLINK_Q_PHIT_CNTR_7_0_QW       	0
#define AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_LO_NETLINK_ECC_6_0_QW               	0
#define AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_LO_NETLINK_VALID_QW                 	0
#define AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_LO_NETLINK_TAIL_OR_ADDR_27_QW       	0
#define AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_LO_NETLINK_ADDR_26_6_QW             	0
#define AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_LO_NETLINK_TGTID_1_0_QW             	0
#define AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_LO_NETLINK_TGT_15_0_QW              	0
#define AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_LO_NETLINK_TR_QW                    	0
#define AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_LO_NETLINK_UNUSED_6_QW              	0
#define AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_LO_NETLINK_RC_2_0_QW                	0
#define AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_LO_NETLINK_VC_QW                    	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_HI_NETLINK DEFINES
 */
#define AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_HI_NETLINK_UNUSED_191_128_MASK      	0xffffffffffffffffull
#define AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_HI_NETLINK_UNUSED_191_128_BP        	0
#define AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_HI_NETLINK_UNUSED_191_128_QW        	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_MID_NETLINK DEFINES
 */
#define AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_MID_NETLINK_BLOCK_MASK              	0x00000000ff000000ull
#define AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_MID_NETLINK_UNUSED_87_82_MASK       	0x0000000000fc0000ull
#define AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_MID_NETLINK_ERROR_TYPE_1_MASK       	0x0000000000020000ull
#define AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_MID_NETLINK_ERROR_TYPE_0_MASK       	0x0000000000010000ull
#define AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_MID_NETLINK_UNUSED_79_MASK          	0x0000000000008000ull
#define AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_MID_NETLINK_Q_SYNDROME_6_0_MASK     	0x0000000000007f00ull
#define AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_MID_NETLINK_UNUSED_71_MASK          	0x0000000000000080ull
#define AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_MID_NETLINK_LAST_PHIT_IS_EVEN_MASK  	0x0000000000000040ull
#define AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_MID_NETLINK_VALID_MASK              	0x0000000000000020ull
#define AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_MID_NETLINK_GOOD_MASK               	0x0000000000000010ull
#define AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_MID_NETLINK_BAD_MASK                	0x0000000000000008ull
#define AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_MID_NETLINK_EOP_MASK                	0x0000000000000004ull
#define AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_MID_NETLINK_DATA_MASK               	0x0000000000000002ull
#define AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_MID_NETLINK_HEAD_MASK               	0x0000000000000001ull
#define AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_MID_NETLINK_BLOCK_BP                	24
#define AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_MID_NETLINK_UNUSED_87_82_BP         	18
#define AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_MID_NETLINK_ERROR_TYPE_1_BP         	17
#define AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_MID_NETLINK_ERROR_TYPE_0_BP         	16
#define AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_MID_NETLINK_UNUSED_79_BP            	15
#define AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_MID_NETLINK_Q_SYNDROME_6_0_BP       	8
#define AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_MID_NETLINK_UNUSED_71_BP            	7
#define AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_MID_NETLINK_LAST_PHIT_IS_EVEN_BP    	6
#define AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_MID_NETLINK_VALID_BP                	5
#define AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_MID_NETLINK_GOOD_BP                 	4
#define AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_MID_NETLINK_BAD_BP                  	3
#define AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_MID_NETLINK_EOP_BP                  	2
#define AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_MID_NETLINK_DATA_BP                 	1
#define AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_MID_NETLINK_HEAD_BP                 	0
#define AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_MID_NETLINK_BLOCK_QW                	1
#define AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_MID_NETLINK_UNUSED_87_82_QW         	1
#define AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_MID_NETLINK_ERROR_TYPE_1_QW         	1
#define AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_MID_NETLINK_ERROR_TYPE_0_QW         	1
#define AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_MID_NETLINK_UNUSED_79_QW            	1
#define AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_MID_NETLINK_Q_SYNDROME_6_0_QW       	1
#define AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_MID_NETLINK_UNUSED_71_QW            	1
#define AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_MID_NETLINK_LAST_PHIT_IS_EVEN_QW    	1
#define AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_MID_NETLINK_VALID_QW                	1
#define AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_MID_NETLINK_GOOD_QW                 	1
#define AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_MID_NETLINK_BAD_QW                  	1
#define AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_MID_NETLINK_EOP_QW                  	1
#define AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_MID_NETLINK_DATA_QW                 	1
#define AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_MID_NETLINK_HEAD_QW                 	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_LO_NETLINK DEFINES
 */
#define AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_LO_NETLINK_Q_PHIT_CNTR_7_0_MASK     	0xff00000000000000ull
#define AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_LO_NETLINK_ECC_6_0_MASK             	0x00fe000000000000ull
#define AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_LO_NETLINK_VALID_MASK               	0x0001000000000000ull
#define AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_LO_NETLINK_TAIL_OR_ADDR_27_MASK     	0x0000800000000000ull
#define AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_LO_NETLINK_ADDR_26_6_MASK           	0x00007ffffc000000ull
#define AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_LO_NETLINK_TGTID_1_0_MASK           	0x0000000003000000ull
#define AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_LO_NETLINK_TGT_15_0_MASK            	0x0000000000ffff00ull
#define AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_LO_NETLINK_TR_MASK                  	0x0000000000000080ull
#define AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_LO_NETLINK_UNUSED_6_MASK            	0x0000000000000040ull
#define AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_LO_NETLINK_RC_2_0_MASK              	0x0000000000000038ull
#define AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_LO_NETLINK_VC_MASK                  	0x0000000000000007ull
#define AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_LO_NETLINK_Q_PHIT_CNTR_7_0_BP       	56
#define AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_LO_NETLINK_ECC_6_0_BP               	49
#define AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_LO_NETLINK_VALID_BP                 	48
#define AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_LO_NETLINK_TAIL_OR_ADDR_27_BP       	47
#define AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_LO_NETLINK_ADDR_26_6_BP             	26
#define AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_LO_NETLINK_TGTID_1_0_BP             	24
#define AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_LO_NETLINK_TGT_15_0_BP              	8
#define AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_LO_NETLINK_TR_BP                    	7
#define AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_LO_NETLINK_UNUSED_6_BP              	6
#define AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_LO_NETLINK_RC_2_0_BP                	3
#define AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_LO_NETLINK_VC_BP                    	0
#define AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_LO_NETLINK_Q_PHIT_CNTR_7_0_QW       	0
#define AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_LO_NETLINK_ECC_6_0_QW               	0
#define AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_LO_NETLINK_VALID_QW                 	0
#define AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_LO_NETLINK_TAIL_OR_ADDR_27_QW       	0
#define AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_LO_NETLINK_ADDR_26_6_QW             	0
#define AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_LO_NETLINK_TGTID_1_0_QW             	0
#define AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_LO_NETLINK_TGT_15_0_QW              	0
#define AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_LO_NETLINK_TR_QW                    	0
#define AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_LO_NETLINK_UNUSED_6_QW              	0
#define AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_LO_NETLINK_RC_2_0_QW                	0
#define AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_LO_NETLINK_VC_QW                    	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_HI_NETLINK DEFINES
 */
#define AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_HI_NETLINK_UNUSED_191_128_MASK     	0xffffffffffffffffull
#define AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_HI_NETLINK_UNUSED_191_128_BP       	0
#define AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_HI_NETLINK_UNUSED_191_128_QW       	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_MID_NETLINK DEFINES
 */
#define AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_MID_NETLINK_BLOCK_MASK             	0x00000000ff000000ull
#define AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_MID_NETLINK_UNUSED_87_82_MASK      	0x0000000000fc0000ull
#define AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_MID_NETLINK_ERROR_TYPE_1_MASK      	0x0000000000020000ull
#define AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_MID_NETLINK_ERROR_TYPE_0_MASK      	0x0000000000010000ull
#define AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_MID_NETLINK_UNUSED_79_MASK         	0x0000000000008000ull
#define AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_MID_NETLINK_Q_SYNDROME_6_0_MASK    	0x0000000000007f00ull
#define AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_MID_NETLINK_UNUSED_71_MASK         	0x0000000000000080ull
#define AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_MID_NETLINK_LAST_PHIT_IS_EVEN_MASK 	0x0000000000000040ull
#define AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_MID_NETLINK_VALID_MASK             	0x0000000000000020ull
#define AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_MID_NETLINK_GOOD_MASK              	0x0000000000000010ull
#define AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_MID_NETLINK_BAD_MASK               	0x0000000000000008ull
#define AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_MID_NETLINK_EOP_MASK               	0x0000000000000004ull
#define AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_MID_NETLINK_DATA_MASK              	0x0000000000000002ull
#define AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_MID_NETLINK_HEAD_MASK              	0x0000000000000001ull
#define AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_MID_NETLINK_BLOCK_BP               	24
#define AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_MID_NETLINK_UNUSED_87_82_BP        	18
#define AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_MID_NETLINK_ERROR_TYPE_1_BP        	17
#define AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_MID_NETLINK_ERROR_TYPE_0_BP        	16
#define AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_MID_NETLINK_UNUSED_79_BP           	15
#define AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_MID_NETLINK_Q_SYNDROME_6_0_BP      	8
#define AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_MID_NETLINK_UNUSED_71_BP           	7
#define AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_MID_NETLINK_LAST_PHIT_IS_EVEN_BP   	6
#define AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_MID_NETLINK_VALID_BP               	5
#define AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_MID_NETLINK_GOOD_BP                	4
#define AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_MID_NETLINK_BAD_BP                 	3
#define AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_MID_NETLINK_EOP_BP                 	2
#define AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_MID_NETLINK_DATA_BP                	1
#define AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_MID_NETLINK_HEAD_BP                	0
#define AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_MID_NETLINK_BLOCK_QW               	1
#define AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_MID_NETLINK_UNUSED_87_82_QW        	1
#define AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_MID_NETLINK_ERROR_TYPE_1_QW        	1
#define AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_MID_NETLINK_ERROR_TYPE_0_QW        	1
#define AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_MID_NETLINK_UNUSED_79_QW           	1
#define AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_MID_NETLINK_Q_SYNDROME_6_0_QW      	1
#define AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_MID_NETLINK_UNUSED_71_QW           	1
#define AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_MID_NETLINK_LAST_PHIT_IS_EVEN_QW   	1
#define AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_MID_NETLINK_VALID_QW               	1
#define AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_MID_NETLINK_GOOD_QW                	1
#define AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_MID_NETLINK_BAD_QW                 	1
#define AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_MID_NETLINK_EOP_QW                 	1
#define AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_MID_NETLINK_DATA_QW                	1
#define AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_MID_NETLINK_HEAD_QW                	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_LO_NETLINK DEFINES
 */
#define AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_LO_NETLINK_Q_PHIT_CNTR_7_0_MASK    	0xff00000000000000ull
#define AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_LO_NETLINK_ECC_6_0_MASK            	0x00fe000000000000ull
#define AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_LO_NETLINK_VALID_MASK              	0x0001000000000000ull
#define AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_LO_NETLINK_TAIL_OR_ADDR_27_MASK    	0x0000800000000000ull
#define AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_LO_NETLINK_ADDR_26_6_MASK          	0x00007ffffc000000ull
#define AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_LO_NETLINK_TGTID_1_0_MASK          	0x0000000003000000ull
#define AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_LO_NETLINK_TGT_15_0_MASK           	0x0000000000ffff00ull
#define AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_LO_NETLINK_TR_MASK                 	0x0000000000000080ull
#define AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_LO_NETLINK_UNUSED_6_MASK           	0x0000000000000040ull
#define AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_LO_NETLINK_RC_2_0_MASK             	0x0000000000000038ull
#define AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_LO_NETLINK_VC_MASK                 	0x0000000000000007ull
#define AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_LO_NETLINK_Q_PHIT_CNTR_7_0_BP      	56
#define AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_LO_NETLINK_ECC_6_0_BP              	49
#define AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_LO_NETLINK_VALID_BP                	48
#define AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_LO_NETLINK_TAIL_OR_ADDR_27_BP      	47
#define AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_LO_NETLINK_ADDR_26_6_BP            	26
#define AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_LO_NETLINK_TGTID_1_0_BP            	24
#define AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_LO_NETLINK_TGT_15_0_BP             	8
#define AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_LO_NETLINK_TR_BP                   	7
#define AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_LO_NETLINK_UNUSED_6_BP             	6
#define AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_LO_NETLINK_RC_2_0_BP               	3
#define AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_LO_NETLINK_VC_BP                   	0
#define AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_LO_NETLINK_Q_PHIT_CNTR_7_0_QW      	0
#define AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_LO_NETLINK_ECC_6_0_QW              	0
#define AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_LO_NETLINK_VALID_QW                	0
#define AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_LO_NETLINK_TAIL_OR_ADDR_27_QW      	0
#define AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_LO_NETLINK_ADDR_26_6_QW            	0
#define AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_LO_NETLINK_TGTID_1_0_QW            	0
#define AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_LO_NETLINK_TGT_15_0_QW             	0
#define AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_LO_NETLINK_TR_QW                   	0
#define AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_LO_NETLINK_UNUSED_6_QW             	0
#define AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_LO_NETLINK_RC_2_0_QW               	0
#define AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_LO_NETLINK_VC_QW                   	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_HI_NETLINK DEFINES
 */
#define AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_HI_NETLINK_UNUSED_191_128_MASK     	0xffffffffffffffffull
#define AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_HI_NETLINK_UNUSED_191_128_BP       	0
#define AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_HI_NETLINK_UNUSED_191_128_QW       	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_MID_NETLINK DEFINES
 */
#define AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_MID_NETLINK_BLOCK_MASK             	0x00000000ff000000ull
#define AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_MID_NETLINK_UNUSED_87_82_MASK      	0x0000000000fc0000ull
#define AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_MID_NETLINK_ERROR_TYPE_1_MASK      	0x0000000000020000ull
#define AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_MID_NETLINK_ERROR_TYPE_0_MASK      	0x0000000000010000ull
#define AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_MID_NETLINK_UNUSED_79_MASK         	0x0000000000008000ull
#define AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_MID_NETLINK_Q_SYNDROME_6_0_MASK    	0x0000000000007f00ull
#define AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_MID_NETLINK_UNUSED_71_MASK         	0x0000000000000080ull
#define AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_MID_NETLINK_LAST_PHIT_IS_EVEN_MASK 	0x0000000000000040ull
#define AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_MID_NETLINK_VALID_MASK             	0x0000000000000020ull
#define AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_MID_NETLINK_GOOD_MASK              	0x0000000000000010ull
#define AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_MID_NETLINK_BAD_MASK               	0x0000000000000008ull
#define AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_MID_NETLINK_EOP_MASK               	0x0000000000000004ull
#define AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_MID_NETLINK_DATA_MASK              	0x0000000000000002ull
#define AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_MID_NETLINK_HEAD_MASK              	0x0000000000000001ull
#define AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_MID_NETLINK_BLOCK_BP               	24
#define AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_MID_NETLINK_UNUSED_87_82_BP        	18
#define AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_MID_NETLINK_ERROR_TYPE_1_BP        	17
#define AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_MID_NETLINK_ERROR_TYPE_0_BP        	16
#define AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_MID_NETLINK_UNUSED_79_BP           	15
#define AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_MID_NETLINK_Q_SYNDROME_6_0_BP      	8
#define AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_MID_NETLINK_UNUSED_71_BP           	7
#define AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_MID_NETLINK_LAST_PHIT_IS_EVEN_BP   	6
#define AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_MID_NETLINK_VALID_BP               	5
#define AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_MID_NETLINK_GOOD_BP                	4
#define AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_MID_NETLINK_BAD_BP                 	3
#define AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_MID_NETLINK_EOP_BP                 	2
#define AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_MID_NETLINK_DATA_BP                	1
#define AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_MID_NETLINK_HEAD_BP                	0
#define AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_MID_NETLINK_BLOCK_QW               	1
#define AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_MID_NETLINK_UNUSED_87_82_QW        	1
#define AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_MID_NETLINK_ERROR_TYPE_1_QW        	1
#define AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_MID_NETLINK_ERROR_TYPE_0_QW        	1
#define AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_MID_NETLINK_UNUSED_79_QW           	1
#define AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_MID_NETLINK_Q_SYNDROME_6_0_QW      	1
#define AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_MID_NETLINK_UNUSED_71_QW           	1
#define AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_MID_NETLINK_LAST_PHIT_IS_EVEN_QW   	1
#define AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_MID_NETLINK_VALID_QW               	1
#define AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_MID_NETLINK_GOOD_QW                	1
#define AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_MID_NETLINK_BAD_QW                 	1
#define AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_MID_NETLINK_EOP_QW                 	1
#define AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_MID_NETLINK_DATA_QW                	1
#define AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_MID_NETLINK_HEAD_QW                	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_LO_NETLINK DEFINES
 */
#define AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_LO_NETLINK_Q_PHIT_CNTR_7_0_MASK    	0xff00000000000000ull
#define AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_LO_NETLINK_ECC_6_0_MASK            	0x00fe000000000000ull
#define AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_LO_NETLINK_VALID_MASK              	0x0001000000000000ull
#define AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_LO_NETLINK_TAIL_OR_ADDR_27_MASK    	0x0000800000000000ull
#define AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_LO_NETLINK_ADDR_26_6_MASK          	0x00007ffffc000000ull
#define AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_LO_NETLINK_TGTID_1_0_MASK          	0x0000000003000000ull
#define AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_LO_NETLINK_TGT_15_0_MASK           	0x0000000000ffff00ull
#define AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_LO_NETLINK_TR_MASK                 	0x0000000000000080ull
#define AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_LO_NETLINK_UNUSED_6_MASK           	0x0000000000000040ull
#define AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_LO_NETLINK_RC_2_0_MASK             	0x0000000000000038ull
#define AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_LO_NETLINK_VC_MASK                 	0x0000000000000007ull
#define AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_LO_NETLINK_Q_PHIT_CNTR_7_0_BP      	56
#define AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_LO_NETLINK_ECC_6_0_BP              	49
#define AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_LO_NETLINK_VALID_BP                	48
#define AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_LO_NETLINK_TAIL_OR_ADDR_27_BP      	47
#define AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_LO_NETLINK_ADDR_26_6_BP            	26
#define AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_LO_NETLINK_TGTID_1_0_BP            	24
#define AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_LO_NETLINK_TGT_15_0_BP             	8
#define AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_LO_NETLINK_TR_BP                   	7
#define AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_LO_NETLINK_UNUSED_6_BP             	6
#define AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_LO_NETLINK_RC_2_0_BP               	3
#define AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_LO_NETLINK_VC_BP                   	0
#define AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_LO_NETLINK_Q_PHIT_CNTR_7_0_QW      	0
#define AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_LO_NETLINK_ECC_6_0_QW              	0
#define AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_LO_NETLINK_VALID_QW                	0
#define AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_LO_NETLINK_TAIL_OR_ADDR_27_QW      	0
#define AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_LO_NETLINK_ADDR_26_6_QW            	0
#define AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_LO_NETLINK_TGTID_1_0_QW            	0
#define AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_LO_NETLINK_TGT_15_0_QW             	0
#define AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_LO_NETLINK_TR_QW                   	0
#define AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_LO_NETLINK_UNUSED_6_QW             	0
#define AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_LO_NETLINK_RC_2_0_QW               	0
#define AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_LO_NETLINK_VC_QW                   	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_HI_NETLINK DEFINES
 */
#define AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_HI_NETLINK_UNUSED_191_128_MASK     	0xffffffffffffffffull
#define AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_HI_NETLINK_UNUSED_191_128_BP       	0
#define AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_HI_NETLINK_UNUSED_191_128_QW       	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_MID_NETLINK DEFINES
 */
#define AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_MID_NETLINK_BLOCK_MASK             	0x00000000ff000000ull
#define AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_MID_NETLINK_UNUSED_87_82_MASK      	0x0000000000fc0000ull
#define AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_MID_NETLINK_ERROR_TYPE_1_MASK      	0x0000000000020000ull
#define AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_MID_NETLINK_ERROR_TYPE_0_MASK      	0x0000000000010000ull
#define AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_MID_NETLINK_UNUSED_79_MASK         	0x0000000000008000ull
#define AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_MID_NETLINK_Q_SYNDROME_6_0_MASK    	0x0000000000007f00ull
#define AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_MID_NETLINK_UNUSED_71_MASK         	0x0000000000000080ull
#define AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_MID_NETLINK_LAST_PHIT_IS_EVEN_MASK 	0x0000000000000040ull
#define AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_MID_NETLINK_VALID_MASK             	0x0000000000000020ull
#define AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_MID_NETLINK_GOOD_MASK              	0x0000000000000010ull
#define AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_MID_NETLINK_BAD_MASK               	0x0000000000000008ull
#define AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_MID_NETLINK_EOP_MASK               	0x0000000000000004ull
#define AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_MID_NETLINK_DATA_MASK              	0x0000000000000002ull
#define AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_MID_NETLINK_HEAD_MASK              	0x0000000000000001ull
#define AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_MID_NETLINK_BLOCK_BP               	24
#define AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_MID_NETLINK_UNUSED_87_82_BP        	18
#define AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_MID_NETLINK_ERROR_TYPE_1_BP        	17
#define AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_MID_NETLINK_ERROR_TYPE_0_BP        	16
#define AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_MID_NETLINK_UNUSED_79_BP           	15
#define AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_MID_NETLINK_Q_SYNDROME_6_0_BP      	8
#define AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_MID_NETLINK_UNUSED_71_BP           	7
#define AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_MID_NETLINK_LAST_PHIT_IS_EVEN_BP   	6
#define AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_MID_NETLINK_VALID_BP               	5
#define AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_MID_NETLINK_GOOD_BP                	4
#define AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_MID_NETLINK_BAD_BP                 	3
#define AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_MID_NETLINK_EOP_BP                 	2
#define AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_MID_NETLINK_DATA_BP                	1
#define AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_MID_NETLINK_HEAD_BP                	0
#define AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_MID_NETLINK_BLOCK_QW               	1
#define AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_MID_NETLINK_UNUSED_87_82_QW        	1
#define AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_MID_NETLINK_ERROR_TYPE_1_QW        	1
#define AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_MID_NETLINK_ERROR_TYPE_0_QW        	1
#define AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_MID_NETLINK_UNUSED_79_QW           	1
#define AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_MID_NETLINK_Q_SYNDROME_6_0_QW      	1
#define AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_MID_NETLINK_UNUSED_71_QW           	1
#define AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_MID_NETLINK_LAST_PHIT_IS_EVEN_QW   	1
#define AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_MID_NETLINK_VALID_QW               	1
#define AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_MID_NETLINK_GOOD_QW                	1
#define AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_MID_NETLINK_BAD_QW                 	1
#define AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_MID_NETLINK_EOP_QW                 	1
#define AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_MID_NETLINK_DATA_QW                	1
#define AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_MID_NETLINK_HEAD_QW                	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_LO_NETLINK DEFINES
 */
#define AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_LO_NETLINK_Q_PHIT_CNTR_7_0_MASK    	0xff00000000000000ull
#define AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_LO_NETLINK_ECC_6_0_MASK            	0x00fe000000000000ull
#define AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_LO_NETLINK_VALID_MASK              	0x0001000000000000ull
#define AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_LO_NETLINK_TAIL_OR_ADDR_27_MASK    	0x0000800000000000ull
#define AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_LO_NETLINK_ADDR_26_6_MASK          	0x00007ffffc000000ull
#define AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_LO_NETLINK_TGTID_1_0_MASK          	0x0000000003000000ull
#define AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_LO_NETLINK_TGT_15_0_MASK           	0x0000000000ffff00ull
#define AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_LO_NETLINK_TR_MASK                 	0x0000000000000080ull
#define AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_LO_NETLINK_UNUSED_6_MASK           	0x0000000000000040ull
#define AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_LO_NETLINK_RC_2_0_MASK             	0x0000000000000038ull
#define AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_LO_NETLINK_VC_MASK                 	0x0000000000000007ull
#define AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_LO_NETLINK_Q_PHIT_CNTR_7_0_BP      	56
#define AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_LO_NETLINK_ECC_6_0_BP              	49
#define AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_LO_NETLINK_VALID_BP                	48
#define AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_LO_NETLINK_TAIL_OR_ADDR_27_BP      	47
#define AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_LO_NETLINK_ADDR_26_6_BP            	26
#define AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_LO_NETLINK_TGTID_1_0_BP            	24
#define AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_LO_NETLINK_TGT_15_0_BP             	8
#define AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_LO_NETLINK_TR_BP                   	7
#define AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_LO_NETLINK_UNUSED_6_BP             	6
#define AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_LO_NETLINK_RC_2_0_BP               	3
#define AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_LO_NETLINK_VC_BP                   	0
#define AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_LO_NETLINK_Q_PHIT_CNTR_7_0_QW      	0
#define AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_LO_NETLINK_ECC_6_0_QW              	0
#define AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_LO_NETLINK_VALID_QW                	0
#define AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_LO_NETLINK_TAIL_OR_ADDR_27_QW      	0
#define AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_LO_NETLINK_ADDR_26_6_QW            	0
#define AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_LO_NETLINK_TGTID_1_0_QW            	0
#define AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_LO_NETLINK_TGT_15_0_QW             	0
#define AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_LO_NETLINK_TR_QW                   	0
#define AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_LO_NETLINK_UNUSED_6_QW             	0
#define AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_LO_NETLINK_RC_2_0_QW               	0
#define AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_LO_NETLINK_VC_QW                   	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_HI_NETLINK DEFINES
 */
#define AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_HI_NETLINK_UNUSED_191_128_MASK     	0xffffffffffffffffull
#define AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_HI_NETLINK_UNUSED_191_128_BP       	0
#define AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_HI_NETLINK_UNUSED_191_128_QW       	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_MID_NETLINK DEFINES
 */
#define AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_MID_NETLINK_BLOCK_MASK             	0x00000000ff000000ull
#define AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_MID_NETLINK_UNUSED_87_82_MASK      	0x0000000000fc0000ull
#define AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_MID_NETLINK_ERROR_TYPE_1_MASK      	0x0000000000020000ull
#define AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_MID_NETLINK_ERROR_TYPE_0_MASK      	0x0000000000010000ull
#define AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_MID_NETLINK_UNUSED_79_MASK         	0x0000000000008000ull
#define AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_MID_NETLINK_Q_SYNDROME_6_0_MASK    	0x0000000000007f00ull
#define AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_MID_NETLINK_UNUSED_71_MASK         	0x0000000000000080ull
#define AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_MID_NETLINK_LAST_PHIT_IS_EVEN_MASK 	0x0000000000000040ull
#define AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_MID_NETLINK_VALID_MASK             	0x0000000000000020ull
#define AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_MID_NETLINK_GOOD_MASK              	0x0000000000000010ull
#define AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_MID_NETLINK_BAD_MASK               	0x0000000000000008ull
#define AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_MID_NETLINK_EOP_MASK               	0x0000000000000004ull
#define AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_MID_NETLINK_DATA_MASK              	0x0000000000000002ull
#define AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_MID_NETLINK_HEAD_MASK              	0x0000000000000001ull
#define AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_MID_NETLINK_BLOCK_BP               	24
#define AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_MID_NETLINK_UNUSED_87_82_BP        	18
#define AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_MID_NETLINK_ERROR_TYPE_1_BP        	17
#define AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_MID_NETLINK_ERROR_TYPE_0_BP        	16
#define AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_MID_NETLINK_UNUSED_79_BP           	15
#define AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_MID_NETLINK_Q_SYNDROME_6_0_BP      	8
#define AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_MID_NETLINK_UNUSED_71_BP           	7
#define AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_MID_NETLINK_LAST_PHIT_IS_EVEN_BP   	6
#define AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_MID_NETLINK_VALID_BP               	5
#define AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_MID_NETLINK_GOOD_BP                	4
#define AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_MID_NETLINK_BAD_BP                 	3
#define AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_MID_NETLINK_EOP_BP                 	2
#define AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_MID_NETLINK_DATA_BP                	1
#define AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_MID_NETLINK_HEAD_BP                	0
#define AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_MID_NETLINK_BLOCK_QW               	1
#define AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_MID_NETLINK_UNUSED_87_82_QW        	1
#define AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_MID_NETLINK_ERROR_TYPE_1_QW        	1
#define AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_MID_NETLINK_ERROR_TYPE_0_QW        	1
#define AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_MID_NETLINK_UNUSED_79_QW           	1
#define AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_MID_NETLINK_Q_SYNDROME_6_0_QW      	1
#define AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_MID_NETLINK_UNUSED_71_QW           	1
#define AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_MID_NETLINK_LAST_PHIT_IS_EVEN_QW   	1
#define AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_MID_NETLINK_VALID_QW               	1
#define AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_MID_NETLINK_GOOD_QW                	1
#define AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_MID_NETLINK_BAD_QW                 	1
#define AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_MID_NETLINK_EOP_QW                 	1
#define AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_MID_NETLINK_DATA_QW                	1
#define AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_MID_NETLINK_HEAD_QW                	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_LO_NETLINK DEFINES
 */
#define AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_LO_NETLINK_Q_PHIT_CNTR_7_0_MASK    	0xff00000000000000ull
#define AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_LO_NETLINK_ECC_6_0_MASK            	0x00fe000000000000ull
#define AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_LO_NETLINK_VALID_MASK              	0x0001000000000000ull
#define AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_LO_NETLINK_TAIL_OR_ADDR_27_MASK    	0x0000800000000000ull
#define AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_LO_NETLINK_ADDR_26_6_MASK          	0x00007ffffc000000ull
#define AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_LO_NETLINK_TGTID_1_0_MASK          	0x0000000003000000ull
#define AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_LO_NETLINK_TGT_15_0_MASK           	0x0000000000ffff00ull
#define AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_LO_NETLINK_TR_MASK                 	0x0000000000000080ull
#define AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_LO_NETLINK_UNUSED_6_MASK           	0x0000000000000040ull
#define AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_LO_NETLINK_RC_2_0_MASK             	0x0000000000000038ull
#define AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_LO_NETLINK_VC_MASK                 	0x0000000000000007ull
#define AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_LO_NETLINK_Q_PHIT_CNTR_7_0_BP      	56
#define AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_LO_NETLINK_ECC_6_0_BP              	49
#define AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_LO_NETLINK_VALID_BP                	48
#define AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_LO_NETLINK_TAIL_OR_ADDR_27_BP      	47
#define AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_LO_NETLINK_ADDR_26_6_BP            	26
#define AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_LO_NETLINK_TGTID_1_0_BP            	24
#define AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_LO_NETLINK_TGT_15_0_BP             	8
#define AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_LO_NETLINK_TR_BP                   	7
#define AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_LO_NETLINK_UNUSED_6_BP             	6
#define AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_LO_NETLINK_RC_2_0_BP               	3
#define AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_LO_NETLINK_VC_BP                   	0
#define AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_LO_NETLINK_Q_PHIT_CNTR_7_0_QW      	0
#define AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_LO_NETLINK_ECC_6_0_QW              	0
#define AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_LO_NETLINK_VALID_QW                	0
#define AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_LO_NETLINK_TAIL_OR_ADDR_27_QW      	0
#define AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_LO_NETLINK_ADDR_26_6_QW            	0
#define AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_LO_NETLINK_TGTID_1_0_QW            	0
#define AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_LO_NETLINK_TGT_15_0_QW             	0
#define AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_LO_NETLINK_TR_QW                   	0
#define AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_LO_NETLINK_UNUSED_6_QW             	0
#define AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_LO_NETLINK_RC_2_0_QW               	0
#define AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_LO_NETLINK_VC_QW                   	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_HI_NETLINK DEFINES
 */
#define AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_HI_NETLINK_UNUSED_191_128_MASK      	0xffffffffffffffffull
#define AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_HI_NETLINK_UNUSED_191_128_BP        	0
#define AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_HI_NETLINK_UNUSED_191_128_QW        	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_MID_NETLINK DEFINES
 */
#define AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_MID_NETLINK_BLOCK_MASK              	0x00000000ff000000ull
#define AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_MID_NETLINK_UNUSED_87_82_MASK       	0x0000000000fc0000ull
#define AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_MID_NETLINK_ERROR_TYPE_1_MASK       	0x0000000000020000ull
#define AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_MID_NETLINK_ERROR_TYPE_0_MASK       	0x0000000000010000ull
#define AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_MID_NETLINK_UNUSED_79_MASK          	0x0000000000008000ull
#define AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_MID_NETLINK_Q_SYNDROME_6_0_MASK     	0x0000000000007f00ull
#define AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_MID_NETLINK_UNUSED_71_MASK          	0x0000000000000080ull
#define AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_MID_NETLINK_LAST_PHIT_IS_EVEN_MASK  	0x0000000000000040ull
#define AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_MID_NETLINK_VALID_MASK              	0x0000000000000020ull
#define AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_MID_NETLINK_GOOD_MASK               	0x0000000000000010ull
#define AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_MID_NETLINK_BAD_MASK                	0x0000000000000008ull
#define AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_MID_NETLINK_EOP_MASK                	0x0000000000000004ull
#define AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_MID_NETLINK_DATA_MASK               	0x0000000000000002ull
#define AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_MID_NETLINK_HEAD_MASK               	0x0000000000000001ull
#define AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_MID_NETLINK_BLOCK_BP                	24
#define AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_MID_NETLINK_UNUSED_87_82_BP         	18
#define AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_MID_NETLINK_ERROR_TYPE_1_BP         	17
#define AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_MID_NETLINK_ERROR_TYPE_0_BP         	16
#define AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_MID_NETLINK_UNUSED_79_BP            	15
#define AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_MID_NETLINK_Q_SYNDROME_6_0_BP       	8
#define AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_MID_NETLINK_UNUSED_71_BP            	7
#define AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_MID_NETLINK_LAST_PHIT_IS_EVEN_BP    	6
#define AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_MID_NETLINK_VALID_BP                	5
#define AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_MID_NETLINK_GOOD_BP                 	4
#define AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_MID_NETLINK_BAD_BP                  	3
#define AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_MID_NETLINK_EOP_BP                  	2
#define AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_MID_NETLINK_DATA_BP                 	1
#define AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_MID_NETLINK_HEAD_BP                 	0
#define AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_MID_NETLINK_BLOCK_QW                	1
#define AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_MID_NETLINK_UNUSED_87_82_QW         	1
#define AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_MID_NETLINK_ERROR_TYPE_1_QW         	1
#define AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_MID_NETLINK_ERROR_TYPE_0_QW         	1
#define AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_MID_NETLINK_UNUSED_79_QW            	1
#define AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_MID_NETLINK_Q_SYNDROME_6_0_QW       	1
#define AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_MID_NETLINK_UNUSED_71_QW            	1
#define AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_MID_NETLINK_LAST_PHIT_IS_EVEN_QW    	1
#define AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_MID_NETLINK_VALID_QW                	1
#define AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_MID_NETLINK_GOOD_QW                 	1
#define AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_MID_NETLINK_BAD_QW                  	1
#define AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_MID_NETLINK_EOP_QW                  	1
#define AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_MID_NETLINK_DATA_QW                 	1
#define AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_MID_NETLINK_HEAD_QW                 	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_LO_NETLINK DEFINES
 */
#define AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_LO_NETLINK_Q_PHIT_CNTR_7_0_MASK     	0xff00000000000000ull
#define AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_LO_NETLINK_ECC_6_0_MASK             	0x00fe000000000000ull
#define AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_LO_NETLINK_VALID_MASK               	0x0001000000000000ull
#define AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_LO_NETLINK_UNUSED_47_MASK           	0x0000800000000000ull
#define AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_LO_NETLINK_UNUSED_46_42_MASK        	0x00007c0000000000ull
#define AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_LO_NETLINK_PKTID_11_0_MASK          	0x000003ffc0000000ull
#define AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_LO_NETLINK_E_MASK                   	0x0000000020000000ull
#define AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_LO_NETLINK_RSPCMD_2_0_MASK          	0x000000001c000000ull
#define AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_LO_NETLINK_TGTID_1_0_MASK           	0x0000000003000000ull
#define AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_LO_NETLINK_TGT_15_0_MASK            	0x0000000000ffff00ull
#define AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_LO_NETLINK_TR_MASK                  	0x0000000000000080ull
#define AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_LO_NETLINK_UNUSED_6_MASK            	0x0000000000000040ull
#define AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_LO_NETLINK_RC_2_0_MASK              	0x0000000000000038ull
#define AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_LO_NETLINK_VC_MASK                  	0x0000000000000007ull
#define AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_LO_NETLINK_Q_PHIT_CNTR_7_0_BP       	56
#define AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_LO_NETLINK_ECC_6_0_BP               	49
#define AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_LO_NETLINK_VALID_BP                 	48
#define AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_LO_NETLINK_UNUSED_47_BP             	47
#define AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_LO_NETLINK_UNUSED_46_42_BP          	42
#define AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_LO_NETLINK_PKTID_11_0_BP            	30
#define AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_LO_NETLINK_E_BP                     	29
#define AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_LO_NETLINK_RSPCMD_2_0_BP            	26
#define AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_LO_NETLINK_TGTID_1_0_BP             	24
#define AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_LO_NETLINK_TGT_15_0_BP              	8
#define AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_LO_NETLINK_TR_BP                    	7
#define AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_LO_NETLINK_UNUSED_6_BP              	6
#define AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_LO_NETLINK_RC_2_0_BP                	3
#define AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_LO_NETLINK_VC_BP                    	0
#define AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_LO_NETLINK_Q_PHIT_CNTR_7_0_QW       	0
#define AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_LO_NETLINK_ECC_6_0_QW               	0
#define AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_LO_NETLINK_VALID_QW                 	0
#define AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_LO_NETLINK_UNUSED_47_QW             	0
#define AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_LO_NETLINK_UNUSED_46_42_QW          	0
#define AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_LO_NETLINK_PKTID_11_0_QW            	0
#define AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_LO_NETLINK_E_QW                     	0
#define AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_LO_NETLINK_RSPCMD_2_0_QW            	0
#define AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_LO_NETLINK_TGTID_1_0_QW             	0
#define AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_LO_NETLINK_TGT_15_0_QW              	0
#define AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_LO_NETLINK_TR_QW                    	0
#define AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_LO_NETLINK_UNUSED_6_QW              	0
#define AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_LO_NETLINK_RC_2_0_QW                	0
#define AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_LO_NETLINK_VC_QW                    	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_HI_NETLINK DEFINES
 */
#define AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_HI_NETLINK_UNUSED_191_128_MASK      	0xffffffffffffffffull
#define AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_HI_NETLINK_UNUSED_191_128_BP        	0
#define AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_HI_NETLINK_UNUSED_191_128_QW        	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_MID_NETLINK DEFINES
 */
#define AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_MID_NETLINK_BLOCK_MASK              	0x00000000ff000000ull
#define AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_MID_NETLINK_UNUSED_87_82_MASK       	0x0000000000fc0000ull
#define AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_MID_NETLINK_ERROR_TYPE_1_MASK       	0x0000000000020000ull
#define AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_MID_NETLINK_ERROR_TYPE_0_MASK       	0x0000000000010000ull
#define AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_MID_NETLINK_UNUSED_79_MASK          	0x0000000000008000ull
#define AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_MID_NETLINK_Q_SYNDROME_6_0_MASK     	0x0000000000007f00ull
#define AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_MID_NETLINK_UNUSED_71_MASK          	0x0000000000000080ull
#define AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_MID_NETLINK_LAST_PHIT_IS_EVEN_MASK  	0x0000000000000040ull
#define AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_MID_NETLINK_VALID_MASK              	0x0000000000000020ull
#define AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_MID_NETLINK_GOOD_MASK               	0x0000000000000010ull
#define AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_MID_NETLINK_BAD_MASK                	0x0000000000000008ull
#define AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_MID_NETLINK_EOP_MASK                	0x0000000000000004ull
#define AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_MID_NETLINK_DATA_MASK               	0x0000000000000002ull
#define AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_MID_NETLINK_HEAD_MASK               	0x0000000000000001ull
#define AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_MID_NETLINK_BLOCK_BP                	24
#define AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_MID_NETLINK_UNUSED_87_82_BP         	18
#define AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_MID_NETLINK_ERROR_TYPE_1_BP         	17
#define AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_MID_NETLINK_ERROR_TYPE_0_BP         	16
#define AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_MID_NETLINK_UNUSED_79_BP            	15
#define AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_MID_NETLINK_Q_SYNDROME_6_0_BP       	8
#define AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_MID_NETLINK_UNUSED_71_BP            	7
#define AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_MID_NETLINK_LAST_PHIT_IS_EVEN_BP    	6
#define AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_MID_NETLINK_VALID_BP                	5
#define AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_MID_NETLINK_GOOD_BP                 	4
#define AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_MID_NETLINK_BAD_BP                  	3
#define AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_MID_NETLINK_EOP_BP                  	2
#define AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_MID_NETLINK_DATA_BP                 	1
#define AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_MID_NETLINK_HEAD_BP                 	0
#define AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_MID_NETLINK_BLOCK_QW                	1
#define AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_MID_NETLINK_UNUSED_87_82_QW         	1
#define AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_MID_NETLINK_ERROR_TYPE_1_QW         	1
#define AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_MID_NETLINK_ERROR_TYPE_0_QW         	1
#define AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_MID_NETLINK_UNUSED_79_QW            	1
#define AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_MID_NETLINK_Q_SYNDROME_6_0_QW       	1
#define AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_MID_NETLINK_UNUSED_71_QW            	1
#define AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_MID_NETLINK_LAST_PHIT_IS_EVEN_QW    	1
#define AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_MID_NETLINK_VALID_QW                	1
#define AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_MID_NETLINK_GOOD_QW                 	1
#define AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_MID_NETLINK_BAD_QW                  	1
#define AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_MID_NETLINK_EOP_QW                  	1
#define AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_MID_NETLINK_DATA_QW                 	1
#define AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_MID_NETLINK_HEAD_QW                 	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_LO_NETLINK DEFINES
 */
#define AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_LO_NETLINK_Q_PHIT_CNTR_7_0_MASK     	0xff00000000000000ull
#define AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_LO_NETLINK_ECC_6_0_MASK             	0x00fe000000000000ull
#define AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_LO_NETLINK_VALID_MASK               	0x0001000000000000ull
#define AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_LO_NETLINK_UNUSED_47_MASK           	0x0000800000000000ull
#define AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_LO_NETLINK_UNUSED_46_42_MASK        	0x00007c0000000000ull
#define AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_LO_NETLINK_PKTID_11_0_MASK          	0x000003ffc0000000ull
#define AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_LO_NETLINK_E_MASK                   	0x0000000020000000ull
#define AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_LO_NETLINK_RSPCMD_2_0_MASK          	0x000000001c000000ull
#define AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_LO_NETLINK_TGTID_1_0_MASK           	0x0000000003000000ull
#define AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_LO_NETLINK_TGT_15_0_MASK            	0x0000000000ffff00ull
#define AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_LO_NETLINK_TR_MASK                  	0x0000000000000080ull
#define AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_LO_NETLINK_UNUSED_6_MASK            	0x0000000000000040ull
#define AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_LO_NETLINK_RC_2_0_MASK              	0x0000000000000038ull
#define AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_LO_NETLINK_VC_MASK                  	0x0000000000000007ull
#define AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_LO_NETLINK_Q_PHIT_CNTR_7_0_BP       	56
#define AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_LO_NETLINK_ECC_6_0_BP               	49
#define AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_LO_NETLINK_VALID_BP                 	48
#define AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_LO_NETLINK_UNUSED_47_BP             	47
#define AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_LO_NETLINK_UNUSED_46_42_BP          	42
#define AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_LO_NETLINK_PKTID_11_0_BP            	30
#define AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_LO_NETLINK_E_BP                     	29
#define AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_LO_NETLINK_RSPCMD_2_0_BP            	26
#define AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_LO_NETLINK_TGTID_1_0_BP             	24
#define AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_LO_NETLINK_TGT_15_0_BP              	8
#define AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_LO_NETLINK_TR_BP                    	7
#define AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_LO_NETLINK_UNUSED_6_BP              	6
#define AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_LO_NETLINK_RC_2_0_BP                	3
#define AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_LO_NETLINK_VC_BP                    	0
#define AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_LO_NETLINK_Q_PHIT_CNTR_7_0_QW       	0
#define AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_LO_NETLINK_ECC_6_0_QW               	0
#define AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_LO_NETLINK_VALID_QW                 	0
#define AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_LO_NETLINK_UNUSED_47_QW             	0
#define AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_LO_NETLINK_UNUSED_46_42_QW          	0
#define AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_LO_NETLINK_PKTID_11_0_QW            	0
#define AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_LO_NETLINK_E_QW                     	0
#define AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_LO_NETLINK_RSPCMD_2_0_QW            	0
#define AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_LO_NETLINK_TGTID_1_0_QW             	0
#define AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_LO_NETLINK_TGT_15_0_QW              	0
#define AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_LO_NETLINK_TR_QW                    	0
#define AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_LO_NETLINK_UNUSED_6_QW              	0
#define AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_LO_NETLINK_RC_2_0_QW                	0
#define AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_LO_NETLINK_VC_QW                    	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_HI_NETLINK DEFINES
 */
#define AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_HI_NETLINK_UNUSED_191_128_MASK      	0xffffffffffffffffull
#define AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_HI_NETLINK_UNUSED_191_128_BP        	0
#define AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_HI_NETLINK_UNUSED_191_128_QW        	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_MID_NETLINK DEFINES
 */
#define AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_MID_NETLINK_BLOCK_MASK              	0x00000000ff000000ull
#define AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_MID_NETLINK_UNUSED_87_82_MASK       	0x0000000000fc0000ull
#define AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_MID_NETLINK_ERROR_TYPE_1_MASK       	0x0000000000020000ull
#define AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_MID_NETLINK_ERROR_TYPE_0_MASK       	0x0000000000010000ull
#define AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_MID_NETLINK_UNUSED_79_MASK          	0x0000000000008000ull
#define AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_MID_NETLINK_Q_SYNDROME_6_0_MASK     	0x0000000000007f00ull
#define AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_MID_NETLINK_UNUSED_71_MASK          	0x0000000000000080ull
#define AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_MID_NETLINK_LAST_PHIT_IS_EVEN_MASK  	0x0000000000000040ull
#define AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_MID_NETLINK_VALID_MASK              	0x0000000000000020ull
#define AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_MID_NETLINK_GOOD_MASK               	0x0000000000000010ull
#define AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_MID_NETLINK_BAD_MASK                	0x0000000000000008ull
#define AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_MID_NETLINK_EOP_MASK                	0x0000000000000004ull
#define AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_MID_NETLINK_DATA_MASK               	0x0000000000000002ull
#define AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_MID_NETLINK_HEAD_MASK               	0x0000000000000001ull
#define AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_MID_NETLINK_BLOCK_BP                	24
#define AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_MID_NETLINK_UNUSED_87_82_BP         	18
#define AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_MID_NETLINK_ERROR_TYPE_1_BP         	17
#define AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_MID_NETLINK_ERROR_TYPE_0_BP         	16
#define AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_MID_NETLINK_UNUSED_79_BP            	15
#define AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_MID_NETLINK_Q_SYNDROME_6_0_BP       	8
#define AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_MID_NETLINK_UNUSED_71_BP            	7
#define AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_MID_NETLINK_LAST_PHIT_IS_EVEN_BP    	6
#define AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_MID_NETLINK_VALID_BP                	5
#define AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_MID_NETLINK_GOOD_BP                 	4
#define AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_MID_NETLINK_BAD_BP                  	3
#define AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_MID_NETLINK_EOP_BP                  	2
#define AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_MID_NETLINK_DATA_BP                 	1
#define AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_MID_NETLINK_HEAD_BP                 	0
#define AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_MID_NETLINK_BLOCK_QW                	1
#define AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_MID_NETLINK_UNUSED_87_82_QW         	1
#define AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_MID_NETLINK_ERROR_TYPE_1_QW         	1
#define AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_MID_NETLINK_ERROR_TYPE_0_QW         	1
#define AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_MID_NETLINK_UNUSED_79_QW            	1
#define AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_MID_NETLINK_Q_SYNDROME_6_0_QW       	1
#define AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_MID_NETLINK_UNUSED_71_QW            	1
#define AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_MID_NETLINK_LAST_PHIT_IS_EVEN_QW    	1
#define AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_MID_NETLINK_VALID_QW                	1
#define AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_MID_NETLINK_GOOD_QW                 	1
#define AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_MID_NETLINK_BAD_QW                  	1
#define AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_MID_NETLINK_EOP_QW                  	1
#define AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_MID_NETLINK_DATA_QW                 	1
#define AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_MID_NETLINK_HEAD_QW                 	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_LO_NETLINK DEFINES
 */
#define AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_LO_NETLINK_Q_PHIT_CNTR_7_0_MASK     	0xff00000000000000ull
#define AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_LO_NETLINK_ECC_6_0_MASK             	0x00fe000000000000ull
#define AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_LO_NETLINK_VALID_MASK               	0x0001000000000000ull
#define AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_LO_NETLINK_UNUSED_47_MASK           	0x0000800000000000ull
#define AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_LO_NETLINK_UNUSED_46_42_MASK        	0x00007c0000000000ull
#define AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_LO_NETLINK_PKTID_11_0_MASK          	0x000003ffc0000000ull
#define AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_LO_NETLINK_E_MASK                   	0x0000000020000000ull
#define AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_LO_NETLINK_RSPCMD_2_0_MASK          	0x000000001c000000ull
#define AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_LO_NETLINK_TGTID_1_0_MASK           	0x0000000003000000ull
#define AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_LO_NETLINK_TGT_15_0_MASK            	0x0000000000ffff00ull
#define AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_LO_NETLINK_TR_MASK                  	0x0000000000000080ull
#define AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_LO_NETLINK_UNUSED_6_MASK            	0x0000000000000040ull
#define AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_LO_NETLINK_RC_2_0_MASK              	0x0000000000000038ull
#define AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_LO_NETLINK_VC_MASK                  	0x0000000000000007ull
#define AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_LO_NETLINK_Q_PHIT_CNTR_7_0_BP       	56
#define AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_LO_NETLINK_ECC_6_0_BP               	49
#define AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_LO_NETLINK_VALID_BP                 	48
#define AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_LO_NETLINK_UNUSED_47_BP             	47
#define AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_LO_NETLINK_UNUSED_46_42_BP          	42
#define AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_LO_NETLINK_PKTID_11_0_BP            	30
#define AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_LO_NETLINK_E_BP                     	29
#define AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_LO_NETLINK_RSPCMD_2_0_BP            	26
#define AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_LO_NETLINK_TGTID_1_0_BP             	24
#define AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_LO_NETLINK_TGT_15_0_BP              	8
#define AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_LO_NETLINK_TR_BP                    	7
#define AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_LO_NETLINK_UNUSED_6_BP              	6
#define AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_LO_NETLINK_RC_2_0_BP                	3
#define AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_LO_NETLINK_VC_BP                    	0
#define AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_LO_NETLINK_Q_PHIT_CNTR_7_0_QW       	0
#define AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_LO_NETLINK_ECC_6_0_QW               	0
#define AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_LO_NETLINK_VALID_QW                 	0
#define AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_LO_NETLINK_UNUSED_47_QW             	0
#define AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_LO_NETLINK_UNUSED_46_42_QW          	0
#define AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_LO_NETLINK_PKTID_11_0_QW            	0
#define AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_LO_NETLINK_E_QW                     	0
#define AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_LO_NETLINK_RSPCMD_2_0_QW            	0
#define AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_LO_NETLINK_TGTID_1_0_QW             	0
#define AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_LO_NETLINK_TGT_15_0_QW              	0
#define AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_LO_NETLINK_TR_QW                    	0
#define AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_LO_NETLINK_UNUSED_6_QW              	0
#define AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_LO_NETLINK_RC_2_0_QW                	0
#define AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_LO_NETLINK_VC_QW                    	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_HI_NETLINK DEFINES
 */
#define AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_HI_NETLINK_UNUSED_191_128_MASK      	0xffffffffffffffffull
#define AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_HI_NETLINK_UNUSED_191_128_BP        	0
#define AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_HI_NETLINK_UNUSED_191_128_QW        	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_MID_NETLINK DEFINES
 */
#define AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_MID_NETLINK_BLOCK_MASK              	0x00000000ff000000ull
#define AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_MID_NETLINK_UNUSED_87_82_MASK       	0x0000000000fc0000ull
#define AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_MID_NETLINK_ERROR_TYPE_1_MASK       	0x0000000000020000ull
#define AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_MID_NETLINK_ERROR_TYPE_0_MASK       	0x0000000000010000ull
#define AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_MID_NETLINK_UNUSED_79_MASK          	0x0000000000008000ull
#define AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_MID_NETLINK_Q_SYNDROME_6_0_MASK     	0x0000000000007f00ull
#define AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_MID_NETLINK_UNUSED_71_MASK          	0x0000000000000080ull
#define AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_MID_NETLINK_LAST_PHIT_IS_EVEN_MASK  	0x0000000000000040ull
#define AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_MID_NETLINK_VALID_MASK              	0x0000000000000020ull
#define AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_MID_NETLINK_GOOD_MASK               	0x0000000000000010ull
#define AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_MID_NETLINK_BAD_MASK                	0x0000000000000008ull
#define AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_MID_NETLINK_EOP_MASK                	0x0000000000000004ull
#define AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_MID_NETLINK_DATA_MASK               	0x0000000000000002ull
#define AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_MID_NETLINK_HEAD_MASK               	0x0000000000000001ull
#define AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_MID_NETLINK_BLOCK_BP                	24
#define AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_MID_NETLINK_UNUSED_87_82_BP         	18
#define AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_MID_NETLINK_ERROR_TYPE_1_BP         	17
#define AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_MID_NETLINK_ERROR_TYPE_0_BP         	16
#define AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_MID_NETLINK_UNUSED_79_BP            	15
#define AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_MID_NETLINK_Q_SYNDROME_6_0_BP       	8
#define AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_MID_NETLINK_UNUSED_71_BP            	7
#define AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_MID_NETLINK_LAST_PHIT_IS_EVEN_BP    	6
#define AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_MID_NETLINK_VALID_BP                	5
#define AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_MID_NETLINK_GOOD_BP                 	4
#define AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_MID_NETLINK_BAD_BP                  	3
#define AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_MID_NETLINK_EOP_BP                  	2
#define AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_MID_NETLINK_DATA_BP                 	1
#define AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_MID_NETLINK_HEAD_BP                 	0
#define AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_MID_NETLINK_BLOCK_QW                	1
#define AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_MID_NETLINK_UNUSED_87_82_QW         	1
#define AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_MID_NETLINK_ERROR_TYPE_1_QW         	1
#define AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_MID_NETLINK_ERROR_TYPE_0_QW         	1
#define AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_MID_NETLINK_UNUSED_79_QW            	1
#define AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_MID_NETLINK_Q_SYNDROME_6_0_QW       	1
#define AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_MID_NETLINK_UNUSED_71_QW            	1
#define AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_MID_NETLINK_LAST_PHIT_IS_EVEN_QW    	1
#define AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_MID_NETLINK_VALID_QW                	1
#define AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_MID_NETLINK_GOOD_QW                 	1
#define AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_MID_NETLINK_BAD_QW                  	1
#define AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_MID_NETLINK_EOP_QW                  	1
#define AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_MID_NETLINK_DATA_QW                 	1
#define AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_MID_NETLINK_HEAD_QW                 	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_LO_NETLINK DEFINES
 */
#define AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_LO_NETLINK_Q_PHIT_CNTR_7_0_MASK     	0xff00000000000000ull
#define AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_LO_NETLINK_ECC_6_0_MASK             	0x00fe000000000000ull
#define AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_LO_NETLINK_VALID_MASK               	0x0001000000000000ull
#define AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_LO_NETLINK_UNUSED_47_MASK           	0x0000800000000000ull
#define AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_LO_NETLINK_UNUSED_46_42_MASK        	0x00007c0000000000ull
#define AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_LO_NETLINK_PKTID_11_0_MASK          	0x000003ffc0000000ull
#define AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_LO_NETLINK_E_MASK                   	0x0000000020000000ull
#define AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_LO_NETLINK_RSPCMD_2_0_MASK          	0x000000001c000000ull
#define AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_LO_NETLINK_TGTID_1_0_MASK           	0x0000000003000000ull
#define AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_LO_NETLINK_TGT_15_0_MASK            	0x0000000000ffff00ull
#define AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_LO_NETLINK_TR_MASK                  	0x0000000000000080ull
#define AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_LO_NETLINK_UNUSED_6_MASK            	0x0000000000000040ull
#define AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_LO_NETLINK_RC_2_0_MASK              	0x0000000000000038ull
#define AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_LO_NETLINK_VC_MASK                  	0x0000000000000007ull
#define AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_LO_NETLINK_Q_PHIT_CNTR_7_0_BP       	56
#define AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_LO_NETLINK_ECC_6_0_BP               	49
#define AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_LO_NETLINK_VALID_BP                 	48
#define AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_LO_NETLINK_UNUSED_47_BP             	47
#define AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_LO_NETLINK_UNUSED_46_42_BP          	42
#define AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_LO_NETLINK_PKTID_11_0_BP            	30
#define AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_LO_NETLINK_E_BP                     	29
#define AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_LO_NETLINK_RSPCMD_2_0_BP            	26
#define AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_LO_NETLINK_TGTID_1_0_BP             	24
#define AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_LO_NETLINK_TGT_15_0_BP              	8
#define AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_LO_NETLINK_TR_BP                    	7
#define AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_LO_NETLINK_UNUSED_6_BP              	6
#define AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_LO_NETLINK_RC_2_0_BP                	3
#define AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_LO_NETLINK_VC_BP                    	0
#define AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_LO_NETLINK_Q_PHIT_CNTR_7_0_QW       	0
#define AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_LO_NETLINK_ECC_6_0_QW               	0
#define AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_LO_NETLINK_VALID_QW                 	0
#define AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_LO_NETLINK_UNUSED_47_QW             	0
#define AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_LO_NETLINK_UNUSED_46_42_QW          	0
#define AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_LO_NETLINK_PKTID_11_0_QW            	0
#define AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_LO_NETLINK_E_QW                     	0
#define AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_LO_NETLINK_RSPCMD_2_0_QW            	0
#define AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_LO_NETLINK_TGTID_1_0_QW             	0
#define AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_LO_NETLINK_TGT_15_0_QW              	0
#define AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_LO_NETLINK_TR_QW                    	0
#define AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_LO_NETLINK_UNUSED_6_QW              	0
#define AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_LO_NETLINK_RC_2_0_QW                	0
#define AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_LO_NETLINK_VC_QW                    	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_HI_NETLINK DEFINES
 */
#define AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_HI_NETLINK_UNUSED_191_128_MASK     	0xffffffffffffffffull
#define AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_HI_NETLINK_UNUSED_191_128_BP       	0
#define AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_HI_NETLINK_UNUSED_191_128_QW       	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_MID_NETLINK DEFINES
 */
#define AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_MID_NETLINK_BLOCK_MASK             	0x00000000ff000000ull
#define AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_MID_NETLINK_UNUSED_87_82_MASK      	0x0000000000fc0000ull
#define AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_MID_NETLINK_ERROR_TYPE_1_MASK      	0x0000000000020000ull
#define AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_MID_NETLINK_ERROR_TYPE_0_MASK      	0x0000000000010000ull
#define AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_MID_NETLINK_UNUSED_79_MASK         	0x0000000000008000ull
#define AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_MID_NETLINK_Q_SYNDROME_6_0_MASK    	0x0000000000007f00ull
#define AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_MID_NETLINK_UNUSED_71_MASK         	0x0000000000000080ull
#define AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_MID_NETLINK_LAST_PHIT_IS_EVEN_MASK 	0x0000000000000040ull
#define AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_MID_NETLINK_VALID_MASK             	0x0000000000000020ull
#define AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_MID_NETLINK_GOOD_MASK              	0x0000000000000010ull
#define AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_MID_NETLINK_BAD_MASK               	0x0000000000000008ull
#define AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_MID_NETLINK_EOP_MASK               	0x0000000000000004ull
#define AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_MID_NETLINK_DATA_MASK              	0x0000000000000002ull
#define AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_MID_NETLINK_HEAD_MASK              	0x0000000000000001ull
#define AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_MID_NETLINK_BLOCK_BP               	24
#define AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_MID_NETLINK_UNUSED_87_82_BP        	18
#define AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_MID_NETLINK_ERROR_TYPE_1_BP        	17
#define AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_MID_NETLINK_ERROR_TYPE_0_BP        	16
#define AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_MID_NETLINK_UNUSED_79_BP           	15
#define AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_MID_NETLINK_Q_SYNDROME_6_0_BP      	8
#define AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_MID_NETLINK_UNUSED_71_BP           	7
#define AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_MID_NETLINK_LAST_PHIT_IS_EVEN_BP   	6
#define AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_MID_NETLINK_VALID_BP               	5
#define AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_MID_NETLINK_GOOD_BP                	4
#define AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_MID_NETLINK_BAD_BP                 	3
#define AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_MID_NETLINK_EOP_BP                 	2
#define AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_MID_NETLINK_DATA_BP                	1
#define AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_MID_NETLINK_HEAD_BP                	0
#define AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_MID_NETLINK_BLOCK_QW               	1
#define AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_MID_NETLINK_UNUSED_87_82_QW        	1
#define AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_MID_NETLINK_ERROR_TYPE_1_QW        	1
#define AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_MID_NETLINK_ERROR_TYPE_0_QW        	1
#define AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_MID_NETLINK_UNUSED_79_QW           	1
#define AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_MID_NETLINK_Q_SYNDROME_6_0_QW      	1
#define AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_MID_NETLINK_UNUSED_71_QW           	1
#define AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_MID_NETLINK_LAST_PHIT_IS_EVEN_QW   	1
#define AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_MID_NETLINK_VALID_QW               	1
#define AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_MID_NETLINK_GOOD_QW                	1
#define AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_MID_NETLINK_BAD_QW                 	1
#define AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_MID_NETLINK_EOP_QW                 	1
#define AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_MID_NETLINK_DATA_QW                	1
#define AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_MID_NETLINK_HEAD_QW                	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_LO_NETLINK DEFINES
 */
#define AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_LO_NETLINK_Q_PHIT_CNTR_7_0_MASK    	0xff00000000000000ull
#define AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_LO_NETLINK_ECC_6_0_MASK            	0x00fe000000000000ull
#define AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_LO_NETLINK_VALID_MASK              	0x0001000000000000ull
#define AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_LO_NETLINK_UNUSED_47_MASK          	0x0000800000000000ull
#define AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_LO_NETLINK_UNUSED_46_42_MASK       	0x00007c0000000000ull
#define AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_LO_NETLINK_PKTID_11_0_MASK         	0x000003ffc0000000ull
#define AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_LO_NETLINK_E_MASK                  	0x0000000020000000ull
#define AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_LO_NETLINK_RSPCMD_2_0_MASK         	0x000000001c000000ull
#define AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_LO_NETLINK_TGTID_1_0_MASK          	0x0000000003000000ull
#define AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_LO_NETLINK_TGT_15_0_MASK           	0x0000000000ffff00ull
#define AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_LO_NETLINK_TR_MASK                 	0x0000000000000080ull
#define AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_LO_NETLINK_UNUSED_6_MASK           	0x0000000000000040ull
#define AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_LO_NETLINK_RC_2_0_MASK             	0x0000000000000038ull
#define AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_LO_NETLINK_VC_MASK                 	0x0000000000000007ull
#define AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_LO_NETLINK_Q_PHIT_CNTR_7_0_BP      	56
#define AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_LO_NETLINK_ECC_6_0_BP              	49
#define AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_LO_NETLINK_VALID_BP                	48
#define AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_LO_NETLINK_UNUSED_47_BP            	47
#define AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_LO_NETLINK_UNUSED_46_42_BP         	42
#define AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_LO_NETLINK_PKTID_11_0_BP           	30
#define AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_LO_NETLINK_E_BP                    	29
#define AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_LO_NETLINK_RSPCMD_2_0_BP           	26
#define AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_LO_NETLINK_TGTID_1_0_BP            	24
#define AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_LO_NETLINK_TGT_15_0_BP             	8
#define AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_LO_NETLINK_TR_BP                   	7
#define AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_LO_NETLINK_UNUSED_6_BP             	6
#define AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_LO_NETLINK_RC_2_0_BP               	3
#define AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_LO_NETLINK_VC_BP                   	0
#define AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_LO_NETLINK_Q_PHIT_CNTR_7_0_QW      	0
#define AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_LO_NETLINK_ECC_6_0_QW              	0
#define AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_LO_NETLINK_VALID_QW                	0
#define AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_LO_NETLINK_UNUSED_47_QW            	0
#define AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_LO_NETLINK_UNUSED_46_42_QW         	0
#define AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_LO_NETLINK_PKTID_11_0_QW           	0
#define AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_LO_NETLINK_E_QW                    	0
#define AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_LO_NETLINK_RSPCMD_2_0_QW           	0
#define AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_LO_NETLINK_TGTID_1_0_QW            	0
#define AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_LO_NETLINK_TGT_15_0_QW             	0
#define AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_LO_NETLINK_TR_QW                   	0
#define AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_LO_NETLINK_UNUSED_6_QW             	0
#define AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_LO_NETLINK_RC_2_0_QW               	0
#define AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_LO_NETLINK_VC_QW                   	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_HI_NETLINK DEFINES
 */
#define AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_HI_NETLINK_UNUSED_191_128_MASK     	0xffffffffffffffffull
#define AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_HI_NETLINK_UNUSED_191_128_BP       	0
#define AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_HI_NETLINK_UNUSED_191_128_QW       	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_MID_NETLINK DEFINES
 */
#define AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_MID_NETLINK_BLOCK_MASK             	0x00000000ff000000ull
#define AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_MID_NETLINK_UNUSED_87_82_MASK      	0x0000000000fc0000ull
#define AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_MID_NETLINK_ERROR_TYPE_1_MASK      	0x0000000000020000ull
#define AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_MID_NETLINK_ERROR_TYPE_0_MASK      	0x0000000000010000ull
#define AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_MID_NETLINK_UNUSED_79_MASK         	0x0000000000008000ull
#define AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_MID_NETLINK_Q_SYNDROME_6_0_MASK    	0x0000000000007f00ull
#define AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_MID_NETLINK_UNUSED_71_MASK         	0x0000000000000080ull
#define AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_MID_NETLINK_LAST_PHIT_IS_EVEN_MASK 	0x0000000000000040ull
#define AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_MID_NETLINK_VALID_MASK             	0x0000000000000020ull
#define AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_MID_NETLINK_GOOD_MASK              	0x0000000000000010ull
#define AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_MID_NETLINK_BAD_MASK               	0x0000000000000008ull
#define AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_MID_NETLINK_EOP_MASK               	0x0000000000000004ull
#define AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_MID_NETLINK_DATA_MASK              	0x0000000000000002ull
#define AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_MID_NETLINK_HEAD_MASK              	0x0000000000000001ull
#define AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_MID_NETLINK_BLOCK_BP               	24
#define AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_MID_NETLINK_UNUSED_87_82_BP        	18
#define AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_MID_NETLINK_ERROR_TYPE_1_BP        	17
#define AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_MID_NETLINK_ERROR_TYPE_0_BP        	16
#define AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_MID_NETLINK_UNUSED_79_BP           	15
#define AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_MID_NETLINK_Q_SYNDROME_6_0_BP      	8
#define AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_MID_NETLINK_UNUSED_71_BP           	7
#define AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_MID_NETLINK_LAST_PHIT_IS_EVEN_BP   	6
#define AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_MID_NETLINK_VALID_BP               	5
#define AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_MID_NETLINK_GOOD_BP                	4
#define AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_MID_NETLINK_BAD_BP                 	3
#define AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_MID_NETLINK_EOP_BP                 	2
#define AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_MID_NETLINK_DATA_BP                	1
#define AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_MID_NETLINK_HEAD_BP                	0
#define AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_MID_NETLINK_BLOCK_QW               	1
#define AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_MID_NETLINK_UNUSED_87_82_QW        	1
#define AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_MID_NETLINK_ERROR_TYPE_1_QW        	1
#define AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_MID_NETLINK_ERROR_TYPE_0_QW        	1
#define AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_MID_NETLINK_UNUSED_79_QW           	1
#define AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_MID_NETLINK_Q_SYNDROME_6_0_QW      	1
#define AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_MID_NETLINK_UNUSED_71_QW           	1
#define AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_MID_NETLINK_LAST_PHIT_IS_EVEN_QW   	1
#define AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_MID_NETLINK_VALID_QW               	1
#define AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_MID_NETLINK_GOOD_QW                	1
#define AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_MID_NETLINK_BAD_QW                 	1
#define AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_MID_NETLINK_EOP_QW                 	1
#define AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_MID_NETLINK_DATA_QW                	1
#define AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_MID_NETLINK_HEAD_QW                	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_LO_NETLINK DEFINES
 */
#define AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_LO_NETLINK_Q_PHIT_CNTR_7_0_MASK    	0xff00000000000000ull
#define AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_LO_NETLINK_ECC_6_0_MASK            	0x00fe000000000000ull
#define AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_LO_NETLINK_VALID_MASK              	0x0001000000000000ull
#define AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_LO_NETLINK_UNUSED_47_MASK          	0x0000800000000000ull
#define AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_LO_NETLINK_UNUSED_46_42_MASK       	0x00007c0000000000ull
#define AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_LO_NETLINK_PKTID_11_0_MASK         	0x000003ffc0000000ull
#define AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_LO_NETLINK_E_MASK                  	0x0000000020000000ull
#define AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_LO_NETLINK_RSPCMD_2_0_MASK         	0x000000001c000000ull
#define AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_LO_NETLINK_TGTID_1_0_MASK          	0x0000000003000000ull
#define AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_LO_NETLINK_TGT_15_0_MASK           	0x0000000000ffff00ull
#define AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_LO_NETLINK_TR_MASK                 	0x0000000000000080ull
#define AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_LO_NETLINK_UNUSED_6_MASK           	0x0000000000000040ull
#define AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_LO_NETLINK_RC_2_0_MASK             	0x0000000000000038ull
#define AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_LO_NETLINK_VC_MASK                 	0x0000000000000007ull
#define AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_LO_NETLINK_Q_PHIT_CNTR_7_0_BP      	56
#define AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_LO_NETLINK_ECC_6_0_BP              	49
#define AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_LO_NETLINK_VALID_BP                	48
#define AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_LO_NETLINK_UNUSED_47_BP            	47
#define AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_LO_NETLINK_UNUSED_46_42_BP         	42
#define AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_LO_NETLINK_PKTID_11_0_BP           	30
#define AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_LO_NETLINK_E_BP                    	29
#define AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_LO_NETLINK_RSPCMD_2_0_BP           	26
#define AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_LO_NETLINK_TGTID_1_0_BP            	24
#define AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_LO_NETLINK_TGT_15_0_BP             	8
#define AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_LO_NETLINK_TR_BP                   	7
#define AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_LO_NETLINK_UNUSED_6_BP             	6
#define AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_LO_NETLINK_RC_2_0_BP               	3
#define AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_LO_NETLINK_VC_BP                   	0
#define AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_LO_NETLINK_Q_PHIT_CNTR_7_0_QW      	0
#define AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_LO_NETLINK_ECC_6_0_QW              	0
#define AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_LO_NETLINK_VALID_QW                	0
#define AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_LO_NETLINK_UNUSED_47_QW            	0
#define AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_LO_NETLINK_UNUSED_46_42_QW         	0
#define AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_LO_NETLINK_PKTID_11_0_QW           	0
#define AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_LO_NETLINK_E_QW                    	0
#define AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_LO_NETLINK_RSPCMD_2_0_QW           	0
#define AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_LO_NETLINK_TGTID_1_0_QW            	0
#define AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_LO_NETLINK_TGT_15_0_QW             	0
#define AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_LO_NETLINK_TR_QW                   	0
#define AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_LO_NETLINK_UNUSED_6_QW             	0
#define AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_LO_NETLINK_RC_2_0_QW               	0
#define AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_LO_NETLINK_VC_QW                   	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_HI_NETLINK DEFINES
 */
#define AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_HI_NETLINK_UNUSED_191_128_MASK     	0xffffffffffffffffull
#define AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_HI_NETLINK_UNUSED_191_128_BP       	0
#define AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_HI_NETLINK_UNUSED_191_128_QW       	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_MID_NETLINK DEFINES
 */
#define AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_MID_NETLINK_BLOCK_MASK             	0x00000000ff000000ull
#define AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_MID_NETLINK_UNUSED_87_82_MASK      	0x0000000000fc0000ull
#define AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_MID_NETLINK_ERROR_TYPE_1_MASK      	0x0000000000020000ull
#define AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_MID_NETLINK_ERROR_TYPE_0_MASK      	0x0000000000010000ull
#define AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_MID_NETLINK_UNUSED_79_MASK         	0x0000000000008000ull
#define AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_MID_NETLINK_Q_SYNDROME_6_0_MASK    	0x0000000000007f00ull
#define AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_MID_NETLINK_UNUSED_71_MASK         	0x0000000000000080ull
#define AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_MID_NETLINK_LAST_PHIT_IS_EVEN_MASK 	0x0000000000000040ull
#define AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_MID_NETLINK_VALID_MASK             	0x0000000000000020ull
#define AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_MID_NETLINK_GOOD_MASK              	0x0000000000000010ull
#define AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_MID_NETLINK_BAD_MASK               	0x0000000000000008ull
#define AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_MID_NETLINK_EOP_MASK               	0x0000000000000004ull
#define AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_MID_NETLINK_DATA_MASK              	0x0000000000000002ull
#define AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_MID_NETLINK_HEAD_MASK              	0x0000000000000001ull
#define AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_MID_NETLINK_BLOCK_BP               	24
#define AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_MID_NETLINK_UNUSED_87_82_BP        	18
#define AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_MID_NETLINK_ERROR_TYPE_1_BP        	17
#define AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_MID_NETLINK_ERROR_TYPE_0_BP        	16
#define AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_MID_NETLINK_UNUSED_79_BP           	15
#define AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_MID_NETLINK_Q_SYNDROME_6_0_BP      	8
#define AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_MID_NETLINK_UNUSED_71_BP           	7
#define AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_MID_NETLINK_LAST_PHIT_IS_EVEN_BP   	6
#define AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_MID_NETLINK_VALID_BP               	5
#define AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_MID_NETLINK_GOOD_BP                	4
#define AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_MID_NETLINK_BAD_BP                 	3
#define AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_MID_NETLINK_EOP_BP                 	2
#define AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_MID_NETLINK_DATA_BP                	1
#define AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_MID_NETLINK_HEAD_BP                	0
#define AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_MID_NETLINK_BLOCK_QW               	1
#define AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_MID_NETLINK_UNUSED_87_82_QW        	1
#define AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_MID_NETLINK_ERROR_TYPE_1_QW        	1
#define AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_MID_NETLINK_ERROR_TYPE_0_QW        	1
#define AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_MID_NETLINK_UNUSED_79_QW           	1
#define AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_MID_NETLINK_Q_SYNDROME_6_0_QW      	1
#define AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_MID_NETLINK_UNUSED_71_QW           	1
#define AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_MID_NETLINK_LAST_PHIT_IS_EVEN_QW   	1
#define AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_MID_NETLINK_VALID_QW               	1
#define AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_MID_NETLINK_GOOD_QW                	1
#define AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_MID_NETLINK_BAD_QW                 	1
#define AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_MID_NETLINK_EOP_QW                 	1
#define AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_MID_NETLINK_DATA_QW                	1
#define AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_MID_NETLINK_HEAD_QW                	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_LO_NETLINK DEFINES
 */
#define AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_LO_NETLINK_Q_PHIT_CNTR_7_0_MASK    	0xff00000000000000ull
#define AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_LO_NETLINK_ECC_6_0_MASK            	0x00fe000000000000ull
#define AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_LO_NETLINK_VALID_MASK              	0x0001000000000000ull
#define AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_LO_NETLINK_UNUSED_47_MASK          	0x0000800000000000ull
#define AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_LO_NETLINK_UNUSED_46_42_MASK       	0x00007c0000000000ull
#define AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_LO_NETLINK_PKTID_11_0_MASK         	0x000003ffc0000000ull
#define AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_LO_NETLINK_E_MASK                  	0x0000000020000000ull
#define AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_LO_NETLINK_RSPCMD_2_0_MASK         	0x000000001c000000ull
#define AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_LO_NETLINK_TGTID_1_0_MASK          	0x0000000003000000ull
#define AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_LO_NETLINK_TGT_15_0_MASK           	0x0000000000ffff00ull
#define AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_LO_NETLINK_TR_MASK                 	0x0000000000000080ull
#define AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_LO_NETLINK_UNUSED_6_MASK           	0x0000000000000040ull
#define AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_LO_NETLINK_RC_2_0_MASK             	0x0000000000000038ull
#define AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_LO_NETLINK_VC_MASK                 	0x0000000000000007ull
#define AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_LO_NETLINK_Q_PHIT_CNTR_7_0_BP      	56
#define AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_LO_NETLINK_ECC_6_0_BP              	49
#define AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_LO_NETLINK_VALID_BP                	48
#define AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_LO_NETLINK_UNUSED_47_BP            	47
#define AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_LO_NETLINK_UNUSED_46_42_BP         	42
#define AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_LO_NETLINK_PKTID_11_0_BP           	30
#define AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_LO_NETLINK_E_BP                    	29
#define AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_LO_NETLINK_RSPCMD_2_0_BP           	26
#define AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_LO_NETLINK_TGTID_1_0_BP            	24
#define AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_LO_NETLINK_TGT_15_0_BP             	8
#define AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_LO_NETLINK_TR_BP                   	7
#define AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_LO_NETLINK_UNUSED_6_BP             	6
#define AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_LO_NETLINK_RC_2_0_BP               	3
#define AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_LO_NETLINK_VC_BP                   	0
#define AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_LO_NETLINK_Q_PHIT_CNTR_7_0_QW      	0
#define AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_LO_NETLINK_ECC_6_0_QW              	0
#define AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_LO_NETLINK_VALID_QW                	0
#define AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_LO_NETLINK_UNUSED_47_QW            	0
#define AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_LO_NETLINK_UNUSED_46_42_QW         	0
#define AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_LO_NETLINK_PKTID_11_0_QW           	0
#define AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_LO_NETLINK_E_QW                    	0
#define AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_LO_NETLINK_RSPCMD_2_0_QW           	0
#define AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_LO_NETLINK_TGTID_1_0_QW            	0
#define AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_LO_NETLINK_TGT_15_0_QW             	0
#define AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_LO_NETLINK_TR_QW                   	0
#define AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_LO_NETLINK_UNUSED_6_QW             	0
#define AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_LO_NETLINK_RC_2_0_QW               	0
#define AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_LO_NETLINK_VC_QW                   	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_HI_NETLINK DEFINES
 */
#define AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_HI_NETLINK_UNUSED_191_128_MASK     	0xffffffffffffffffull
#define AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_HI_NETLINK_UNUSED_191_128_BP       	0
#define AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_HI_NETLINK_UNUSED_191_128_QW       	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_MID_NETLINK DEFINES
 */
#define AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_MID_NETLINK_BLOCK_MASK             	0x00000000ff000000ull
#define AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_MID_NETLINK_UNUSED_87_82_MASK      	0x0000000000fc0000ull
#define AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_MID_NETLINK_ERROR_TYPE_1_MASK      	0x0000000000020000ull
#define AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_MID_NETLINK_ERROR_TYPE_0_MASK      	0x0000000000010000ull
#define AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_MID_NETLINK_UNUSED_79_MASK         	0x0000000000008000ull
#define AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_MID_NETLINK_Q_SYNDROME_6_0_MASK    	0x0000000000007f00ull
#define AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_MID_NETLINK_UNUSED_71_MASK         	0x0000000000000080ull
#define AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_MID_NETLINK_LAST_PHIT_IS_EVEN_MASK 	0x0000000000000040ull
#define AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_MID_NETLINK_VALID_MASK             	0x0000000000000020ull
#define AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_MID_NETLINK_GOOD_MASK              	0x0000000000000010ull
#define AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_MID_NETLINK_BAD_MASK               	0x0000000000000008ull
#define AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_MID_NETLINK_EOP_MASK               	0x0000000000000004ull
#define AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_MID_NETLINK_DATA_MASK              	0x0000000000000002ull
#define AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_MID_NETLINK_HEAD_MASK              	0x0000000000000001ull
#define AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_MID_NETLINK_BLOCK_BP               	24
#define AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_MID_NETLINK_UNUSED_87_82_BP        	18
#define AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_MID_NETLINK_ERROR_TYPE_1_BP        	17
#define AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_MID_NETLINK_ERROR_TYPE_0_BP        	16
#define AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_MID_NETLINK_UNUSED_79_BP           	15
#define AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_MID_NETLINK_Q_SYNDROME_6_0_BP      	8
#define AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_MID_NETLINK_UNUSED_71_BP           	7
#define AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_MID_NETLINK_LAST_PHIT_IS_EVEN_BP   	6
#define AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_MID_NETLINK_VALID_BP               	5
#define AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_MID_NETLINK_GOOD_BP                	4
#define AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_MID_NETLINK_BAD_BP                 	3
#define AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_MID_NETLINK_EOP_BP                 	2
#define AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_MID_NETLINK_DATA_BP                	1
#define AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_MID_NETLINK_HEAD_BP                	0
#define AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_MID_NETLINK_BLOCK_QW               	1
#define AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_MID_NETLINK_UNUSED_87_82_QW        	1
#define AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_MID_NETLINK_ERROR_TYPE_1_QW        	1
#define AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_MID_NETLINK_ERROR_TYPE_0_QW        	1
#define AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_MID_NETLINK_UNUSED_79_QW           	1
#define AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_MID_NETLINK_Q_SYNDROME_6_0_QW      	1
#define AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_MID_NETLINK_UNUSED_71_QW           	1
#define AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_MID_NETLINK_LAST_PHIT_IS_EVEN_QW   	1
#define AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_MID_NETLINK_VALID_QW               	1
#define AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_MID_NETLINK_GOOD_QW                	1
#define AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_MID_NETLINK_BAD_QW                 	1
#define AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_MID_NETLINK_EOP_QW                 	1
#define AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_MID_NETLINK_DATA_QW                	1
#define AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_MID_NETLINK_HEAD_QW                	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_LO_NETLINK DEFINES
 */
#define AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_LO_NETLINK_Q_PHIT_CNTR_7_0_MASK    	0xff00000000000000ull
#define AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_LO_NETLINK_ECC_6_0_MASK            	0x00fe000000000000ull
#define AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_LO_NETLINK_VALID_MASK              	0x0001000000000000ull
#define AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_LO_NETLINK_UNUSED_47_MASK          	0x0000800000000000ull
#define AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_LO_NETLINK_UNUSED_46_42_MASK       	0x00007c0000000000ull
#define AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_LO_NETLINK_PKTID_11_0_MASK         	0x000003ffc0000000ull
#define AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_LO_NETLINK_E_MASK                  	0x0000000020000000ull
#define AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_LO_NETLINK_RSPCMD_2_0_MASK         	0x000000001c000000ull
#define AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_LO_NETLINK_TGTID_1_0_MASK          	0x0000000003000000ull
#define AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_LO_NETLINK_TGT_15_0_MASK           	0x0000000000ffff00ull
#define AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_LO_NETLINK_TR_MASK                 	0x0000000000000080ull
#define AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_LO_NETLINK_UNUSED_6_MASK           	0x0000000000000040ull
#define AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_LO_NETLINK_RC_2_0_MASK             	0x0000000000000038ull
#define AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_LO_NETLINK_VC_MASK                 	0x0000000000000007ull
#define AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_LO_NETLINK_Q_PHIT_CNTR_7_0_BP      	56
#define AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_LO_NETLINK_ECC_6_0_BP              	49
#define AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_LO_NETLINK_VALID_BP                	48
#define AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_LO_NETLINK_UNUSED_47_BP            	47
#define AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_LO_NETLINK_UNUSED_46_42_BP         	42
#define AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_LO_NETLINK_PKTID_11_0_BP           	30
#define AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_LO_NETLINK_E_BP                    	29
#define AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_LO_NETLINK_RSPCMD_2_0_BP           	26
#define AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_LO_NETLINK_TGTID_1_0_BP            	24
#define AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_LO_NETLINK_TGT_15_0_BP             	8
#define AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_LO_NETLINK_TR_BP                   	7
#define AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_LO_NETLINK_UNUSED_6_BP             	6
#define AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_LO_NETLINK_RC_2_0_BP               	3
#define AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_LO_NETLINK_VC_BP                   	0
#define AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_LO_NETLINK_Q_PHIT_CNTR_7_0_QW      	0
#define AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_LO_NETLINK_ECC_6_0_QW              	0
#define AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_LO_NETLINK_VALID_QW                	0
#define AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_LO_NETLINK_UNUSED_47_QW            	0
#define AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_LO_NETLINK_UNUSED_46_42_QW         	0
#define AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_LO_NETLINK_PKTID_11_0_QW           	0
#define AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_LO_NETLINK_E_QW                    	0
#define AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_LO_NETLINK_RSPCMD_2_0_QW           	0
#define AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_LO_NETLINK_TGTID_1_0_QW            	0
#define AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_LO_NETLINK_TGT_15_0_QW             	0
#define AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_LO_NETLINK_TR_QW                   	0
#define AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_LO_NETLINK_UNUSED_6_QW             	0
#define AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_LO_NETLINK_RC_2_0_QW               	0
#define AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_LO_NETLINK_VC_QW                   	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_HI_NETLINK DEFINES
 */
#define AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_HI_NETLINK_UNUSED_191_128_MASK      	0xffffffffffffffffull
#define AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_HI_NETLINK_UNUSED_191_128_BP        	0
#define AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_HI_NETLINK_UNUSED_191_128_QW        	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_MID_NETLINK DEFINES
 */
#define AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_MID_NETLINK_BLOCK_MASK              	0x00000000ff000000ull
#define AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_MID_NETLINK_Q_PHCRDTS_7_0_MASK      	0x0000000000ff0000ull
#define AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_MID_NETLINK_Q_CREDITS_7_0_MASK      	0x000000000000ff00ull
#define AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_MID_NETLINK_UNUSED_71_MASK          	0x0000000000000080ull
#define AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_MID_NETLINK_TR_BIT_MASK             	0x0000000000000020ull
#define AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_MID_NETLINK_B_BIT_MASK              	0x0000000000000010ull
#define AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_MID_NETLINK_PKT_EOP_MASK            	0x0000000000000008ull
#define AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_MID_NETLINK_SND_EOP_MASK            	0x0000000000000004ull
#define AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_MID_NETLINK_DATA_MASK               	0x0000000000000002ull
#define AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_MID_NETLINK_HEAD_MASK               	0x0000000000000001ull
#define AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_MID_NETLINK_BLOCK_BP                	24
#define AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_MID_NETLINK_Q_PHCRDTS_7_0_BP        	16
#define AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_MID_NETLINK_Q_CREDITS_7_0_BP        	8
#define AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_MID_NETLINK_UNUSED_71_BP            	7
#define AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_MID_NETLINK_TR_BIT_BP               	5
#define AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_MID_NETLINK_B_BIT_BP                	4
#define AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_MID_NETLINK_PKT_EOP_BP              	3
#define AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_MID_NETLINK_SND_EOP_BP              	2
#define AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_MID_NETLINK_DATA_BP                 	1
#define AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_MID_NETLINK_HEAD_BP                 	0
#define AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_MID_NETLINK_BLOCK_QW                	1
#define AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_MID_NETLINK_Q_PHCRDTS_7_0_QW        	1
#define AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_MID_NETLINK_Q_CREDITS_7_0_QW        	1
#define AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_MID_NETLINK_UNUSED_71_QW            	1
#define AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_MID_NETLINK_TR_BIT_QW               	1
#define AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_MID_NETLINK_B_BIT_QW                	1
#define AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_MID_NETLINK_PKT_EOP_QW              	1
#define AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_MID_NETLINK_SND_EOP_QW              	1
#define AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_MID_NETLINK_DATA_QW                 	1
#define AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_MID_NETLINK_HEAD_QW                 	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_LO_NETLINK DEFINES
 */
#define AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_LO_NETLINK_Q_PHIT_CNTR_7_0_MASK     	0xff00000000000000ull
#define AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_LO_NETLINK_ECC_6_0_MASK             	0x00fe000000000000ull
#define AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_LO_NETLINK_VALID_MASK               	0x0001000000000000ull
#define AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_LO_NETLINK_TAIL_OR_ADDR_27_MASK     	0x0000800000000000ull
#define AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_LO_NETLINK_ADDR_26_6_MASK           	0x00007ffffc000000ull
#define AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_LO_NETLINK_TGTID_1_0_MASK           	0x0000000003000000ull
#define AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_LO_NETLINK_TGT_15_0_MASK            	0x0000000000ffff00ull
#define AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_LO_NETLINK_TR_MASK                  	0x0000000000000080ull
#define AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_LO_NETLINK_UNUSED_6_MASK            	0x0000000000000040ull
#define AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_LO_NETLINK_RC_2_0_MASK              	0x0000000000000038ull
#define AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_LO_NETLINK_VC_MASK                  	0x0000000000000007ull
#define AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_LO_NETLINK_Q_PHIT_CNTR_7_0_BP       	56
#define AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_LO_NETLINK_ECC_6_0_BP               	49
#define AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_LO_NETLINK_VALID_BP                 	48
#define AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_LO_NETLINK_TAIL_OR_ADDR_27_BP       	47
#define AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_LO_NETLINK_ADDR_26_6_BP             	26
#define AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_LO_NETLINK_TGTID_1_0_BP             	24
#define AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_LO_NETLINK_TGT_15_0_BP              	8
#define AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_LO_NETLINK_TR_BP                    	7
#define AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_LO_NETLINK_UNUSED_6_BP              	6
#define AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_LO_NETLINK_RC_2_0_BP                	3
#define AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_LO_NETLINK_VC_BP                    	0
#define AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_LO_NETLINK_Q_PHIT_CNTR_7_0_QW       	0
#define AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_LO_NETLINK_ECC_6_0_QW               	0
#define AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_LO_NETLINK_VALID_QW                 	0
#define AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_LO_NETLINK_TAIL_OR_ADDR_27_QW       	0
#define AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_LO_NETLINK_ADDR_26_6_QW             	0
#define AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_LO_NETLINK_TGTID_1_0_QW             	0
#define AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_LO_NETLINK_TGT_15_0_QW              	0
#define AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_LO_NETLINK_TR_QW                    	0
#define AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_LO_NETLINK_UNUSED_6_QW              	0
#define AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_LO_NETLINK_RC_2_0_QW                	0
#define AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_LO_NETLINK_VC_QW                    	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_HI_NETLINK DEFINES
 */
#define AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_HI_NETLINK_UNUSED_191_128_MASK      	0xffffffffffffffffull
#define AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_HI_NETLINK_UNUSED_191_128_BP        	0
#define AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_HI_NETLINK_UNUSED_191_128_QW        	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_MID_NETLINK DEFINES
 */
#define AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_MID_NETLINK_BLOCK_MASK              	0x00000000ff000000ull
#define AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_MID_NETLINK_Q_PHCRDTS_7_0_MASK      	0x0000000000ff0000ull
#define AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_MID_NETLINK_Q_CREDITS_7_0_MASK      	0x000000000000ff00ull
#define AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_MID_NETLINK_UNUSED_71_MASK          	0x0000000000000080ull
#define AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_MID_NETLINK_TR_BIT_MASK             	0x0000000000000020ull
#define AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_MID_NETLINK_B_BIT_MASK              	0x0000000000000010ull
#define AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_MID_NETLINK_PKT_EOP_MASK            	0x0000000000000008ull
#define AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_MID_NETLINK_SND_EOP_MASK            	0x0000000000000004ull
#define AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_MID_NETLINK_DATA_MASK               	0x0000000000000002ull
#define AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_MID_NETLINK_HEAD_MASK               	0x0000000000000001ull
#define AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_MID_NETLINK_BLOCK_BP                	24
#define AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_MID_NETLINK_Q_PHCRDTS_7_0_BP        	16
#define AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_MID_NETLINK_Q_CREDITS_7_0_BP        	8
#define AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_MID_NETLINK_UNUSED_71_BP            	7
#define AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_MID_NETLINK_TR_BIT_BP               	5
#define AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_MID_NETLINK_B_BIT_BP                	4
#define AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_MID_NETLINK_PKT_EOP_BP              	3
#define AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_MID_NETLINK_SND_EOP_BP              	2
#define AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_MID_NETLINK_DATA_BP                 	1
#define AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_MID_NETLINK_HEAD_BP                 	0
#define AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_MID_NETLINK_BLOCK_QW                	1
#define AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_MID_NETLINK_Q_PHCRDTS_7_0_QW        	1
#define AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_MID_NETLINK_Q_CREDITS_7_0_QW        	1
#define AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_MID_NETLINK_UNUSED_71_QW            	1
#define AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_MID_NETLINK_TR_BIT_QW               	1
#define AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_MID_NETLINK_B_BIT_QW                	1
#define AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_MID_NETLINK_PKT_EOP_QW              	1
#define AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_MID_NETLINK_SND_EOP_QW              	1
#define AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_MID_NETLINK_DATA_QW                 	1
#define AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_MID_NETLINK_HEAD_QW                 	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_LO_NETLINK DEFINES
 */
#define AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_LO_NETLINK_Q_PHIT_CNTR_7_0_MASK     	0xff00000000000000ull
#define AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_LO_NETLINK_ECC_6_0_MASK             	0x00fe000000000000ull
#define AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_LO_NETLINK_VALID_MASK               	0x0001000000000000ull
#define AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_LO_NETLINK_TAIL_OR_ADDR_27_MASK     	0x0000800000000000ull
#define AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_LO_NETLINK_ADDR_26_6_MASK           	0x00007ffffc000000ull
#define AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_LO_NETLINK_TGTID_1_0_MASK           	0x0000000003000000ull
#define AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_LO_NETLINK_TGT_15_0_MASK            	0x0000000000ffff00ull
#define AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_LO_NETLINK_TR_MASK                  	0x0000000000000080ull
#define AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_LO_NETLINK_UNUSED_6_MASK            	0x0000000000000040ull
#define AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_LO_NETLINK_RC_2_0_MASK              	0x0000000000000038ull
#define AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_LO_NETLINK_VC_MASK                  	0x0000000000000007ull
#define AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_LO_NETLINK_Q_PHIT_CNTR_7_0_BP       	56
#define AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_LO_NETLINK_ECC_6_0_BP               	49
#define AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_LO_NETLINK_VALID_BP                 	48
#define AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_LO_NETLINK_TAIL_OR_ADDR_27_BP       	47
#define AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_LO_NETLINK_ADDR_26_6_BP             	26
#define AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_LO_NETLINK_TGTID_1_0_BP             	24
#define AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_LO_NETLINK_TGT_15_0_BP              	8
#define AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_LO_NETLINK_TR_BP                    	7
#define AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_LO_NETLINK_UNUSED_6_BP              	6
#define AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_LO_NETLINK_RC_2_0_BP                	3
#define AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_LO_NETLINK_VC_BP                    	0
#define AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_LO_NETLINK_Q_PHIT_CNTR_7_0_QW       	0
#define AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_LO_NETLINK_ECC_6_0_QW               	0
#define AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_LO_NETLINK_VALID_QW                 	0
#define AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_LO_NETLINK_TAIL_OR_ADDR_27_QW       	0
#define AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_LO_NETLINK_ADDR_26_6_QW             	0
#define AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_LO_NETLINK_TGTID_1_0_QW             	0
#define AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_LO_NETLINK_TGT_15_0_QW              	0
#define AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_LO_NETLINK_TR_QW                    	0
#define AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_LO_NETLINK_UNUSED_6_QW              	0
#define AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_LO_NETLINK_RC_2_0_QW                	0
#define AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_LO_NETLINK_VC_QW                    	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_HI_NETLINK DEFINES
 */
#define AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_HI_NETLINK_UNUSED_191_128_MASK      	0xffffffffffffffffull
#define AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_HI_NETLINK_UNUSED_191_128_BP        	0
#define AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_HI_NETLINK_UNUSED_191_128_QW        	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_MID_NETLINK DEFINES
 */
#define AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_MID_NETLINK_BLOCK_MASK              	0x00000000ff000000ull
#define AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_MID_NETLINK_Q_PHCRDTS_7_0_MASK      	0x0000000000ff0000ull
#define AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_MID_NETLINK_Q_CREDITS_7_0_MASK      	0x000000000000ff00ull
#define AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_MID_NETLINK_UNUSED_71_MASK          	0x0000000000000080ull
#define AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_MID_NETLINK_TR_BIT_MASK             	0x0000000000000020ull
#define AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_MID_NETLINK_B_BIT_MASK              	0x0000000000000010ull
#define AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_MID_NETLINK_PKT_EOP_MASK            	0x0000000000000008ull
#define AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_MID_NETLINK_SND_EOP_MASK            	0x0000000000000004ull
#define AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_MID_NETLINK_DATA_MASK               	0x0000000000000002ull
#define AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_MID_NETLINK_HEAD_MASK               	0x0000000000000001ull
#define AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_MID_NETLINK_BLOCK_BP                	24
#define AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_MID_NETLINK_Q_PHCRDTS_7_0_BP        	16
#define AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_MID_NETLINK_Q_CREDITS_7_0_BP        	8
#define AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_MID_NETLINK_UNUSED_71_BP            	7
#define AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_MID_NETLINK_TR_BIT_BP               	5
#define AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_MID_NETLINK_B_BIT_BP                	4
#define AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_MID_NETLINK_PKT_EOP_BP              	3
#define AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_MID_NETLINK_SND_EOP_BP              	2
#define AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_MID_NETLINK_DATA_BP                 	1
#define AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_MID_NETLINK_HEAD_BP                 	0
#define AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_MID_NETLINK_BLOCK_QW                	1
#define AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_MID_NETLINK_Q_PHCRDTS_7_0_QW        	1
#define AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_MID_NETLINK_Q_CREDITS_7_0_QW        	1
#define AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_MID_NETLINK_UNUSED_71_QW            	1
#define AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_MID_NETLINK_TR_BIT_QW               	1
#define AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_MID_NETLINK_B_BIT_QW                	1
#define AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_MID_NETLINK_PKT_EOP_QW              	1
#define AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_MID_NETLINK_SND_EOP_QW              	1
#define AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_MID_NETLINK_DATA_QW                 	1
#define AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_MID_NETLINK_HEAD_QW                 	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_LO_NETLINK DEFINES
 */
#define AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_LO_NETLINK_Q_PHIT_CNTR_7_0_MASK     	0xff00000000000000ull
#define AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_LO_NETLINK_ECC_6_0_MASK             	0x00fe000000000000ull
#define AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_LO_NETLINK_VALID_MASK               	0x0001000000000000ull
#define AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_LO_NETLINK_TAIL_OR_ADDR_27_MASK     	0x0000800000000000ull
#define AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_LO_NETLINK_ADDR_26_6_MASK           	0x00007ffffc000000ull
#define AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_LO_NETLINK_TGTID_1_0_MASK           	0x0000000003000000ull
#define AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_LO_NETLINK_TGT_15_0_MASK            	0x0000000000ffff00ull
#define AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_LO_NETLINK_TR_MASK                  	0x0000000000000080ull
#define AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_LO_NETLINK_UNUSED_6_MASK            	0x0000000000000040ull
#define AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_LO_NETLINK_RC_2_0_MASK              	0x0000000000000038ull
#define AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_LO_NETLINK_VC_MASK                  	0x0000000000000007ull
#define AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_LO_NETLINK_Q_PHIT_CNTR_7_0_BP       	56
#define AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_LO_NETLINK_ECC_6_0_BP               	49
#define AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_LO_NETLINK_VALID_BP                 	48
#define AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_LO_NETLINK_TAIL_OR_ADDR_27_BP       	47
#define AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_LO_NETLINK_ADDR_26_6_BP             	26
#define AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_LO_NETLINK_TGTID_1_0_BP             	24
#define AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_LO_NETLINK_TGT_15_0_BP              	8
#define AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_LO_NETLINK_TR_BP                    	7
#define AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_LO_NETLINK_UNUSED_6_BP              	6
#define AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_LO_NETLINK_RC_2_0_BP                	3
#define AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_LO_NETLINK_VC_BP                    	0
#define AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_LO_NETLINK_Q_PHIT_CNTR_7_0_QW       	0
#define AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_LO_NETLINK_ECC_6_0_QW               	0
#define AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_LO_NETLINK_VALID_QW                 	0
#define AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_LO_NETLINK_TAIL_OR_ADDR_27_QW       	0
#define AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_LO_NETLINK_ADDR_26_6_QW             	0
#define AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_LO_NETLINK_TGTID_1_0_QW             	0
#define AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_LO_NETLINK_TGT_15_0_QW              	0
#define AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_LO_NETLINK_TR_QW                    	0
#define AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_LO_NETLINK_UNUSED_6_QW              	0
#define AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_LO_NETLINK_RC_2_0_QW                	0
#define AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_LO_NETLINK_VC_QW                    	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_HI_NETLINK DEFINES
 */
#define AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_HI_NETLINK_UNUSED_191_128_MASK     	0xffffffffffffffffull
#define AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_HI_NETLINK_UNUSED_191_128_BP       	0
#define AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_HI_NETLINK_UNUSED_191_128_QW       	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_MID_NETLINK DEFINES
 */
#define AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_MID_NETLINK_BLOCK_MASK             	0x00000000ff000000ull
#define AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_MID_NETLINK_Q_PHCRDTS_7_0_MASK     	0x0000000000ff0000ull
#define AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_MID_NETLINK_Q_CREDITS_7_0_MASK     	0x000000000000ff00ull
#define AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_MID_NETLINK_UNUSED_71_MASK         	0x0000000000000080ull
#define AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_MID_NETLINK_TR_BIT_MASK            	0x0000000000000020ull
#define AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_MID_NETLINK_B_BIT_MASK             	0x0000000000000010ull
#define AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_MID_NETLINK_PKT_EOP_MASK           	0x0000000000000008ull
#define AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_MID_NETLINK_SND_EOP_MASK           	0x0000000000000004ull
#define AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_MID_NETLINK_DATA_MASK              	0x0000000000000002ull
#define AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_MID_NETLINK_HEAD_MASK              	0x0000000000000001ull
#define AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_MID_NETLINK_BLOCK_BP               	24
#define AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_MID_NETLINK_Q_PHCRDTS_7_0_BP       	16
#define AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_MID_NETLINK_Q_CREDITS_7_0_BP       	8
#define AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_MID_NETLINK_UNUSED_71_BP           	7
#define AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_MID_NETLINK_TR_BIT_BP              	5
#define AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_MID_NETLINK_B_BIT_BP               	4
#define AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_MID_NETLINK_PKT_EOP_BP             	3
#define AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_MID_NETLINK_SND_EOP_BP             	2
#define AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_MID_NETLINK_DATA_BP                	1
#define AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_MID_NETLINK_HEAD_BP                	0
#define AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_MID_NETLINK_BLOCK_QW               	1
#define AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_MID_NETLINK_Q_PHCRDTS_7_0_QW       	1
#define AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_MID_NETLINK_Q_CREDITS_7_0_QW       	1
#define AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_MID_NETLINK_UNUSED_71_QW           	1
#define AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_MID_NETLINK_TR_BIT_QW              	1
#define AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_MID_NETLINK_B_BIT_QW               	1
#define AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_MID_NETLINK_PKT_EOP_QW             	1
#define AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_MID_NETLINK_SND_EOP_QW             	1
#define AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_MID_NETLINK_DATA_QW                	1
#define AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_MID_NETLINK_HEAD_QW                	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_LO_NETLINK DEFINES
 */
#define AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_LO_NETLINK_Q_PHIT_CNTR_7_0_MASK    	0xff00000000000000ull
#define AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_LO_NETLINK_ECC_6_0_MASK            	0x00fe000000000000ull
#define AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_LO_NETLINK_VALID_MASK              	0x0001000000000000ull
#define AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_LO_NETLINK_TAIL_OR_ADDR_27_MASK    	0x0000800000000000ull
#define AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_LO_NETLINK_ADDR_26_6_MASK          	0x00007ffffc000000ull
#define AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_LO_NETLINK_TGTID_1_0_MASK          	0x0000000003000000ull
#define AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_LO_NETLINK_TGT_15_0_MASK           	0x0000000000ffff00ull
#define AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_LO_NETLINK_TR_MASK                 	0x0000000000000080ull
#define AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_LO_NETLINK_UNUSED_6_MASK           	0x0000000000000040ull
#define AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_LO_NETLINK_RC_2_0_MASK             	0x0000000000000038ull
#define AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_LO_NETLINK_VC_MASK                 	0x0000000000000007ull
#define AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_LO_NETLINK_Q_PHIT_CNTR_7_0_BP      	56
#define AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_LO_NETLINK_ECC_6_0_BP              	49
#define AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_LO_NETLINK_VALID_BP                	48
#define AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_LO_NETLINK_TAIL_OR_ADDR_27_BP      	47
#define AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_LO_NETLINK_ADDR_26_6_BP            	26
#define AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_LO_NETLINK_TGTID_1_0_BP            	24
#define AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_LO_NETLINK_TGT_15_0_BP             	8
#define AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_LO_NETLINK_TR_BP                   	7
#define AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_LO_NETLINK_UNUSED_6_BP             	6
#define AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_LO_NETLINK_RC_2_0_BP               	3
#define AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_LO_NETLINK_VC_BP                   	0
#define AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_LO_NETLINK_Q_PHIT_CNTR_7_0_QW      	0
#define AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_LO_NETLINK_ECC_6_0_QW              	0
#define AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_LO_NETLINK_VALID_QW                	0
#define AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_LO_NETLINK_TAIL_OR_ADDR_27_QW      	0
#define AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_LO_NETLINK_ADDR_26_6_QW            	0
#define AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_LO_NETLINK_TGTID_1_0_QW            	0
#define AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_LO_NETLINK_TGT_15_0_QW             	0
#define AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_LO_NETLINK_TR_QW                   	0
#define AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_LO_NETLINK_UNUSED_6_QW             	0
#define AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_LO_NETLINK_RC_2_0_QW               	0
#define AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_LO_NETLINK_VC_QW                   	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_HI_NETLINK DEFINES
 */
#define AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_HI_NETLINK_UNUSED_191_128_MASK     	0xffffffffffffffffull
#define AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_HI_NETLINK_UNUSED_191_128_BP       	0
#define AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_HI_NETLINK_UNUSED_191_128_QW       	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_MID_NETLINK DEFINES
 */
#define AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_MID_NETLINK_BLOCK_MASK             	0x00000000ff000000ull
#define AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_MID_NETLINK_Q_PHCRDTS_7_0_MASK     	0x0000000000ff0000ull
#define AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_MID_NETLINK_Q_CREDITS_7_0_MASK     	0x000000000000ff00ull
#define AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_MID_NETLINK_UNUSED_71_MASK         	0x0000000000000080ull
#define AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_MID_NETLINK_TR_BIT_MASK            	0x0000000000000020ull
#define AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_MID_NETLINK_B_BIT_MASK             	0x0000000000000010ull
#define AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_MID_NETLINK_PKT_EOP_MASK           	0x0000000000000008ull
#define AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_MID_NETLINK_SND_EOP_MASK           	0x0000000000000004ull
#define AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_MID_NETLINK_DATA_MASK              	0x0000000000000002ull
#define AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_MID_NETLINK_HEAD_MASK              	0x0000000000000001ull
#define AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_MID_NETLINK_BLOCK_BP               	24
#define AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_MID_NETLINK_Q_PHCRDTS_7_0_BP       	16
#define AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_MID_NETLINK_Q_CREDITS_7_0_BP       	8
#define AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_MID_NETLINK_UNUSED_71_BP           	7
#define AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_MID_NETLINK_TR_BIT_BP              	5
#define AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_MID_NETLINK_B_BIT_BP               	4
#define AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_MID_NETLINK_PKT_EOP_BP             	3
#define AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_MID_NETLINK_SND_EOP_BP             	2
#define AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_MID_NETLINK_DATA_BP                	1
#define AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_MID_NETLINK_HEAD_BP                	0
#define AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_MID_NETLINK_BLOCK_QW               	1
#define AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_MID_NETLINK_Q_PHCRDTS_7_0_QW       	1
#define AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_MID_NETLINK_Q_CREDITS_7_0_QW       	1
#define AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_MID_NETLINK_UNUSED_71_QW           	1
#define AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_MID_NETLINK_TR_BIT_QW              	1
#define AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_MID_NETLINK_B_BIT_QW               	1
#define AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_MID_NETLINK_PKT_EOP_QW             	1
#define AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_MID_NETLINK_SND_EOP_QW             	1
#define AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_MID_NETLINK_DATA_QW                	1
#define AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_MID_NETLINK_HEAD_QW                	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_LO_NETLINK DEFINES
 */
#define AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_LO_NETLINK_Q_PHIT_CNTR_7_0_MASK    	0xff00000000000000ull
#define AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_LO_NETLINK_ECC_6_0_MASK            	0x00fe000000000000ull
#define AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_LO_NETLINK_VALID_MASK              	0x0001000000000000ull
#define AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_LO_NETLINK_TAIL_OR_ADDR_27_MASK    	0x0000800000000000ull
#define AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_LO_NETLINK_ADDR_26_6_MASK          	0x00007ffffc000000ull
#define AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_LO_NETLINK_TGTID_1_0_MASK          	0x0000000003000000ull
#define AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_LO_NETLINK_TGT_15_0_MASK           	0x0000000000ffff00ull
#define AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_LO_NETLINK_TR_MASK                 	0x0000000000000080ull
#define AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_LO_NETLINK_UNUSED_6_MASK           	0x0000000000000040ull
#define AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_LO_NETLINK_RC_2_0_MASK             	0x0000000000000038ull
#define AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_LO_NETLINK_VC_MASK                 	0x0000000000000007ull
#define AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_LO_NETLINK_Q_PHIT_CNTR_7_0_BP      	56
#define AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_LO_NETLINK_ECC_6_0_BP              	49
#define AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_LO_NETLINK_VALID_BP                	48
#define AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_LO_NETLINK_TAIL_OR_ADDR_27_BP      	47
#define AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_LO_NETLINK_ADDR_26_6_BP            	26
#define AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_LO_NETLINK_TGTID_1_0_BP            	24
#define AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_LO_NETLINK_TGT_15_0_BP             	8
#define AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_LO_NETLINK_TR_BP                   	7
#define AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_LO_NETLINK_UNUSED_6_BP             	6
#define AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_LO_NETLINK_RC_2_0_BP               	3
#define AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_LO_NETLINK_VC_BP                   	0
#define AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_LO_NETLINK_Q_PHIT_CNTR_7_0_QW      	0
#define AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_LO_NETLINK_ECC_6_0_QW              	0
#define AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_LO_NETLINK_VALID_QW                	0
#define AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_LO_NETLINK_TAIL_OR_ADDR_27_QW      	0
#define AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_LO_NETLINK_ADDR_26_6_QW            	0
#define AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_LO_NETLINK_TGTID_1_0_QW            	0
#define AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_LO_NETLINK_TGT_15_0_QW             	0
#define AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_LO_NETLINK_TR_QW                   	0
#define AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_LO_NETLINK_UNUSED_6_QW             	0
#define AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_LO_NETLINK_RC_2_0_QW               	0
#define AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_LO_NETLINK_VC_QW                   	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_HI_NETLINK DEFINES
 */
#define AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_HI_NETLINK_UNUSED_191_128_MASK     	0xffffffffffffffffull
#define AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_HI_NETLINK_UNUSED_191_128_BP       	0
#define AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_HI_NETLINK_UNUSED_191_128_QW       	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_MID_NETLINK DEFINES
 */
#define AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_MID_NETLINK_BLOCK_MASK             	0x00000000ff000000ull
#define AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_MID_NETLINK_Q_PHCRDTS_7_0_MASK     	0x0000000000ff0000ull
#define AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_MID_NETLINK_Q_CREDITS_7_0_MASK     	0x000000000000ff00ull
#define AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_MID_NETLINK_UNUSED_71_MASK         	0x0000000000000080ull
#define AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_MID_NETLINK_TR_BIT_MASK            	0x0000000000000020ull
#define AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_MID_NETLINK_B_BIT_MASK             	0x0000000000000010ull
#define AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_MID_NETLINK_PKT_EOP_MASK           	0x0000000000000008ull
#define AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_MID_NETLINK_SND_EOP_MASK           	0x0000000000000004ull
#define AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_MID_NETLINK_DATA_MASK              	0x0000000000000002ull
#define AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_MID_NETLINK_HEAD_MASK              	0x0000000000000001ull
#define AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_MID_NETLINK_BLOCK_BP               	24
#define AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_MID_NETLINK_Q_PHCRDTS_7_0_BP       	16
#define AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_MID_NETLINK_Q_CREDITS_7_0_BP       	8
#define AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_MID_NETLINK_UNUSED_71_BP           	7
#define AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_MID_NETLINK_TR_BIT_BP              	5
#define AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_MID_NETLINK_B_BIT_BP               	4
#define AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_MID_NETLINK_PKT_EOP_BP             	3
#define AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_MID_NETLINK_SND_EOP_BP             	2
#define AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_MID_NETLINK_DATA_BP                	1
#define AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_MID_NETLINK_HEAD_BP                	0
#define AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_MID_NETLINK_BLOCK_QW               	1
#define AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_MID_NETLINK_Q_PHCRDTS_7_0_QW       	1
#define AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_MID_NETLINK_Q_CREDITS_7_0_QW       	1
#define AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_MID_NETLINK_UNUSED_71_QW           	1
#define AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_MID_NETLINK_TR_BIT_QW              	1
#define AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_MID_NETLINK_B_BIT_QW               	1
#define AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_MID_NETLINK_PKT_EOP_QW             	1
#define AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_MID_NETLINK_SND_EOP_QW             	1
#define AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_MID_NETLINK_DATA_QW                	1
#define AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_MID_NETLINK_HEAD_QW                	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_LO_NETLINK DEFINES
 */
#define AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_LO_NETLINK_Q_PHIT_CNTR_7_0_MASK    	0xff00000000000000ull
#define AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_LO_NETLINK_ECC_6_0_MASK            	0x00fe000000000000ull
#define AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_LO_NETLINK_VALID_MASK              	0x0001000000000000ull
#define AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_LO_NETLINK_TAIL_OR_ADDR_27_MASK    	0x0000800000000000ull
#define AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_LO_NETLINK_ADDR_26_6_MASK          	0x00007ffffc000000ull
#define AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_LO_NETLINK_TGTID_1_0_MASK          	0x0000000003000000ull
#define AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_LO_NETLINK_TGT_15_0_MASK           	0x0000000000ffff00ull
#define AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_LO_NETLINK_TR_MASK                 	0x0000000000000080ull
#define AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_LO_NETLINK_UNUSED_6_MASK           	0x0000000000000040ull
#define AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_LO_NETLINK_RC_2_0_MASK             	0x0000000000000038ull
#define AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_LO_NETLINK_VC_MASK                 	0x0000000000000007ull
#define AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_LO_NETLINK_Q_PHIT_CNTR_7_0_BP      	56
#define AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_LO_NETLINK_ECC_6_0_BP              	49
#define AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_LO_NETLINK_VALID_BP                	48
#define AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_LO_NETLINK_TAIL_OR_ADDR_27_BP      	47
#define AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_LO_NETLINK_ADDR_26_6_BP            	26
#define AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_LO_NETLINK_TGTID_1_0_BP            	24
#define AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_LO_NETLINK_TGT_15_0_BP             	8
#define AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_LO_NETLINK_TR_BP                   	7
#define AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_LO_NETLINK_UNUSED_6_BP             	6
#define AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_LO_NETLINK_RC_2_0_BP               	3
#define AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_LO_NETLINK_VC_BP                   	0
#define AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_LO_NETLINK_Q_PHIT_CNTR_7_0_QW      	0
#define AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_LO_NETLINK_ECC_6_0_QW              	0
#define AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_LO_NETLINK_VALID_QW                	0
#define AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_LO_NETLINK_TAIL_OR_ADDR_27_QW      	0
#define AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_LO_NETLINK_ADDR_26_6_QW            	0
#define AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_LO_NETLINK_TGTID_1_0_QW            	0
#define AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_LO_NETLINK_TGT_15_0_QW             	0
#define AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_LO_NETLINK_TR_QW                   	0
#define AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_LO_NETLINK_UNUSED_6_QW             	0
#define AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_LO_NETLINK_RC_2_0_QW               	0
#define AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_LO_NETLINK_VC_QW                   	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_HI_NETLINK DEFINES
 */
#define AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_HI_NETLINK_UNUSED_191_128_MASK     	0xffffffffffffffffull
#define AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_HI_NETLINK_UNUSED_191_128_BP       	0
#define AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_HI_NETLINK_UNUSED_191_128_QW       	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_MID_NETLINK DEFINES
 */
#define AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_MID_NETLINK_BLOCK_MASK             	0x00000000ff000000ull
#define AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_MID_NETLINK_Q_PHCRDTS_7_0_MASK     	0x0000000000ff0000ull
#define AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_MID_NETLINK_Q_CREDITS_7_0_MASK     	0x000000000000ff00ull
#define AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_MID_NETLINK_UNUSED_71_MASK         	0x0000000000000080ull
#define AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_MID_NETLINK_TR_BIT_MASK            	0x0000000000000020ull
#define AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_MID_NETLINK_B_BIT_MASK             	0x0000000000000010ull
#define AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_MID_NETLINK_PKT_EOP_MASK           	0x0000000000000008ull
#define AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_MID_NETLINK_SND_EOP_MASK           	0x0000000000000004ull
#define AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_MID_NETLINK_DATA_MASK              	0x0000000000000002ull
#define AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_MID_NETLINK_HEAD_MASK              	0x0000000000000001ull
#define AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_MID_NETLINK_BLOCK_BP               	24
#define AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_MID_NETLINK_Q_PHCRDTS_7_0_BP       	16
#define AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_MID_NETLINK_Q_CREDITS_7_0_BP       	8
#define AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_MID_NETLINK_UNUSED_71_BP           	7
#define AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_MID_NETLINK_TR_BIT_BP              	5
#define AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_MID_NETLINK_B_BIT_BP               	4
#define AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_MID_NETLINK_PKT_EOP_BP             	3
#define AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_MID_NETLINK_SND_EOP_BP             	2
#define AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_MID_NETLINK_DATA_BP                	1
#define AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_MID_NETLINK_HEAD_BP                	0
#define AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_MID_NETLINK_BLOCK_QW               	1
#define AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_MID_NETLINK_Q_PHCRDTS_7_0_QW       	1
#define AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_MID_NETLINK_Q_CREDITS_7_0_QW       	1
#define AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_MID_NETLINK_UNUSED_71_QW           	1
#define AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_MID_NETLINK_TR_BIT_QW              	1
#define AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_MID_NETLINK_B_BIT_QW               	1
#define AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_MID_NETLINK_PKT_EOP_QW             	1
#define AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_MID_NETLINK_SND_EOP_QW             	1
#define AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_MID_NETLINK_DATA_QW                	1
#define AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_MID_NETLINK_HEAD_QW                	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_LO_NETLINK DEFINES
 */
#define AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_LO_NETLINK_Q_PHIT_CNTR_7_0_MASK    	0xff00000000000000ull
#define AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_LO_NETLINK_ECC_6_0_MASK            	0x00fe000000000000ull
#define AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_LO_NETLINK_VALID_MASK              	0x0001000000000000ull
#define AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_LO_NETLINK_TAIL_OR_ADDR_27_MASK    	0x0000800000000000ull
#define AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_LO_NETLINK_ADDR_26_6_MASK          	0x00007ffffc000000ull
#define AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_LO_NETLINK_TGTID_1_0_MASK          	0x0000000003000000ull
#define AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_LO_NETLINK_TGT_15_0_MASK           	0x0000000000ffff00ull
#define AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_LO_NETLINK_TR_MASK                 	0x0000000000000080ull
#define AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_LO_NETLINK_UNUSED_6_MASK           	0x0000000000000040ull
#define AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_LO_NETLINK_RC_2_0_MASK             	0x0000000000000038ull
#define AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_LO_NETLINK_VC_MASK                 	0x0000000000000007ull
#define AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_LO_NETLINK_Q_PHIT_CNTR_7_0_BP      	56
#define AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_LO_NETLINK_ECC_6_0_BP              	49
#define AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_LO_NETLINK_VALID_BP                	48
#define AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_LO_NETLINK_TAIL_OR_ADDR_27_BP      	47
#define AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_LO_NETLINK_ADDR_26_6_BP            	26
#define AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_LO_NETLINK_TGTID_1_0_BP            	24
#define AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_LO_NETLINK_TGT_15_0_BP             	8
#define AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_LO_NETLINK_TR_BP                   	7
#define AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_LO_NETLINK_UNUSED_6_BP             	6
#define AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_LO_NETLINK_RC_2_0_BP               	3
#define AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_LO_NETLINK_VC_BP                   	0
#define AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_LO_NETLINK_Q_PHIT_CNTR_7_0_QW      	0
#define AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_LO_NETLINK_ECC_6_0_QW              	0
#define AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_LO_NETLINK_VALID_QW                	0
#define AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_LO_NETLINK_TAIL_OR_ADDR_27_QW      	0
#define AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_LO_NETLINK_ADDR_26_6_QW            	0
#define AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_LO_NETLINK_TGTID_1_0_QW            	0
#define AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_LO_NETLINK_TGT_15_0_QW             	0
#define AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_LO_NETLINK_TR_QW                   	0
#define AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_LO_NETLINK_UNUSED_6_QW             	0
#define AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_LO_NETLINK_RC_2_0_QW               	0
#define AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_LO_NETLINK_VC_QW                   	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_HI_NETLINK DEFINES
 */
#define AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_HI_NETLINK_UNUSED_191_128_MASK     	0xffffffffffffffffull
#define AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_HI_NETLINK_UNUSED_191_128_BP       	0
#define AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_HI_NETLINK_UNUSED_191_128_QW       	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_MID_NETLINK DEFINES
 */
#define AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_MID_NETLINK_BLOCK_MASK             	0x00000000ff000000ull
#define AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_MID_NETLINK_Q_PHCRDTS_7_0_MASK     	0x0000000000ff0000ull
#define AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_MID_NETLINK_Q_CREDITS_7_0_MASK     	0x000000000000ff00ull
#define AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_MID_NETLINK_UNUSED_71_MASK         	0x0000000000000080ull
#define AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_MID_NETLINK_TR_BIT_MASK            	0x0000000000000020ull
#define AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_MID_NETLINK_B_BIT_MASK             	0x0000000000000010ull
#define AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_MID_NETLINK_PKT_EOP_MASK           	0x0000000000000008ull
#define AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_MID_NETLINK_SND_EOP_MASK           	0x0000000000000004ull
#define AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_MID_NETLINK_DATA_MASK              	0x0000000000000002ull
#define AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_MID_NETLINK_HEAD_MASK              	0x0000000000000001ull
#define AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_MID_NETLINK_BLOCK_BP               	24
#define AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_MID_NETLINK_Q_PHCRDTS_7_0_BP       	16
#define AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_MID_NETLINK_Q_CREDITS_7_0_BP       	8
#define AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_MID_NETLINK_UNUSED_71_BP           	7
#define AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_MID_NETLINK_TR_BIT_BP              	5
#define AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_MID_NETLINK_B_BIT_BP               	4
#define AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_MID_NETLINK_PKT_EOP_BP             	3
#define AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_MID_NETLINK_SND_EOP_BP             	2
#define AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_MID_NETLINK_DATA_BP                	1
#define AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_MID_NETLINK_HEAD_BP                	0
#define AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_MID_NETLINK_BLOCK_QW               	1
#define AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_MID_NETLINK_Q_PHCRDTS_7_0_QW       	1
#define AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_MID_NETLINK_Q_CREDITS_7_0_QW       	1
#define AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_MID_NETLINK_UNUSED_71_QW           	1
#define AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_MID_NETLINK_TR_BIT_QW              	1
#define AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_MID_NETLINK_B_BIT_QW               	1
#define AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_MID_NETLINK_PKT_EOP_QW             	1
#define AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_MID_NETLINK_SND_EOP_QW             	1
#define AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_MID_NETLINK_DATA_QW                	1
#define AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_MID_NETLINK_HEAD_QW                	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_LO_NETLINK DEFINES
 */
#define AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_LO_NETLINK_Q_PHIT_CNTR_7_0_MASK    	0xff00000000000000ull
#define AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_LO_NETLINK_ECC_6_0_MASK            	0x00fe000000000000ull
#define AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_LO_NETLINK_VALID_MASK              	0x0001000000000000ull
#define AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_LO_NETLINK_TAIL_OR_ADDR_27_MASK    	0x0000800000000000ull
#define AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_LO_NETLINK_ADDR_26_6_MASK          	0x00007ffffc000000ull
#define AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_LO_NETLINK_TGTID_1_0_MASK          	0x0000000003000000ull
#define AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_LO_NETLINK_TGT_15_0_MASK           	0x0000000000ffff00ull
#define AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_LO_NETLINK_TR_MASK                 	0x0000000000000080ull
#define AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_LO_NETLINK_UNUSED_6_MASK           	0x0000000000000040ull
#define AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_LO_NETLINK_RC_2_0_MASK             	0x0000000000000038ull
#define AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_LO_NETLINK_VC_MASK                 	0x0000000000000007ull
#define AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_LO_NETLINK_Q_PHIT_CNTR_7_0_BP      	56
#define AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_LO_NETLINK_ECC_6_0_BP              	49
#define AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_LO_NETLINK_VALID_BP                	48
#define AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_LO_NETLINK_TAIL_OR_ADDR_27_BP      	47
#define AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_LO_NETLINK_ADDR_26_6_BP            	26
#define AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_LO_NETLINK_TGTID_1_0_BP            	24
#define AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_LO_NETLINK_TGT_15_0_BP             	8
#define AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_LO_NETLINK_TR_BP                   	7
#define AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_LO_NETLINK_UNUSED_6_BP             	6
#define AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_LO_NETLINK_RC_2_0_BP               	3
#define AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_LO_NETLINK_VC_BP                   	0
#define AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_LO_NETLINK_Q_PHIT_CNTR_7_0_QW      	0
#define AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_LO_NETLINK_ECC_6_0_QW              	0
#define AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_LO_NETLINK_VALID_QW                	0
#define AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_LO_NETLINK_TAIL_OR_ADDR_27_QW      	0
#define AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_LO_NETLINK_ADDR_26_6_QW            	0
#define AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_LO_NETLINK_TGTID_1_0_QW            	0
#define AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_LO_NETLINK_TGT_15_0_QW             	0
#define AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_LO_NETLINK_TR_QW                   	0
#define AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_LO_NETLINK_UNUSED_6_QW             	0
#define AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_LO_NETLINK_RC_2_0_QW               	0
#define AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_LO_NETLINK_VC_QW                   	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_HI_NETLINK DEFINES
 */
#define AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_HI_NETLINK_UNUSED_191_128_MASK     	0xffffffffffffffffull
#define AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_HI_NETLINK_UNUSED_191_128_BP       	0
#define AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_HI_NETLINK_UNUSED_191_128_QW       	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_MID_NETLINK DEFINES
 */
#define AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_MID_NETLINK_BLOCK_MASK             	0x00000000ff000000ull
#define AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_MID_NETLINK_Q_PHCRDTS_7_0_MASK     	0x0000000000ff0000ull
#define AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_MID_NETLINK_Q_CREDITS_7_0_MASK     	0x000000000000ff00ull
#define AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_MID_NETLINK_UNUSED_71_MASK         	0x0000000000000080ull
#define AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_MID_NETLINK_SGL_HD_MASK            	0x0000000000000040ull
#define AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_MID_NETLINK_TR_BIT_MASK            	0x0000000000000020ull
#define AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_MID_NETLINK_B_BIT_MASK             	0x0000000000000010ull
#define AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_MID_NETLINK_PKT_EOP_MASK           	0x0000000000000008ull
#define AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_MID_NETLINK_SND_EOP_MASK           	0x0000000000000004ull
#define AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_MID_NETLINK_DATA_MASK              	0x0000000000000002ull
#define AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_MID_NETLINK_HEAD_MASK              	0x0000000000000001ull
#define AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_MID_NETLINK_BLOCK_BP               	24
#define AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_MID_NETLINK_Q_PHCRDTS_7_0_BP       	16
#define AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_MID_NETLINK_Q_CREDITS_7_0_BP       	8
#define AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_MID_NETLINK_UNUSED_71_BP           	7
#define AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_MID_NETLINK_SGL_HD_BP              	6
#define AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_MID_NETLINK_TR_BIT_BP              	5
#define AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_MID_NETLINK_B_BIT_BP               	4
#define AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_MID_NETLINK_PKT_EOP_BP             	3
#define AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_MID_NETLINK_SND_EOP_BP             	2
#define AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_MID_NETLINK_DATA_BP                	1
#define AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_MID_NETLINK_HEAD_BP                	0
#define AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_MID_NETLINK_BLOCK_QW               	1
#define AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_MID_NETLINK_Q_PHCRDTS_7_0_QW       	1
#define AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_MID_NETLINK_Q_CREDITS_7_0_QW       	1
#define AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_MID_NETLINK_UNUSED_71_QW           	1
#define AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_MID_NETLINK_SGL_HD_QW              	1
#define AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_MID_NETLINK_TR_BIT_QW              	1
#define AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_MID_NETLINK_B_BIT_QW               	1
#define AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_MID_NETLINK_PKT_EOP_QW             	1
#define AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_MID_NETLINK_SND_EOP_QW             	1
#define AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_MID_NETLINK_DATA_QW                	1
#define AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_MID_NETLINK_HEAD_QW                	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_LO_NETLINK DEFINES
 */
#define AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_LO_NETLINK_Q_PHIT_CNTR_7_0_MASK    	0xff00000000000000ull
#define AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_LO_NETLINK_ECC_6_0_MASK            	0x00fe000000000000ull
#define AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_LO_NETLINK_VALID_MASK              	0x0001000000000000ull
#define AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_LO_NETLINK_UNUSED_47_MASK          	0x0000800000000000ull
#define AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_LO_NETLINK_UNUSED_46_42_MASK       	0x00007c0000000000ull
#define AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_LO_NETLINK_PKTID_11_0_MASK         	0x000003ffc0000000ull
#define AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_LO_NETLINK_E_MASK                  	0x0000000020000000ull
#define AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_LO_NETLINK_RSPCMD_2_0_MASK         	0x000000001c000000ull
#define AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_LO_NETLINK_TGTID_1_0_MASK          	0x0000000003000000ull
#define AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_LO_NETLINK_TGT_15_0_MASK           	0x0000000000ffff00ull
#define AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_LO_NETLINK_TR_MASK                 	0x0000000000000080ull
#define AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_LO_NETLINK_UNUSED_6_MASK           	0x0000000000000040ull
#define AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_LO_NETLINK_RC_2_0_MASK             	0x0000000000000038ull
#define AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_LO_NETLINK_VC_MASK                 	0x0000000000000007ull
#define AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_LO_NETLINK_Q_PHIT_CNTR_7_0_BP      	56
#define AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_LO_NETLINK_ECC_6_0_BP              	49
#define AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_LO_NETLINK_VALID_BP                	48
#define AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_LO_NETLINK_UNUSED_47_BP            	47
#define AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_LO_NETLINK_UNUSED_46_42_BP         	42
#define AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_LO_NETLINK_PKTID_11_0_BP           	30
#define AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_LO_NETLINK_E_BP                    	29
#define AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_LO_NETLINK_RSPCMD_2_0_BP           	26
#define AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_LO_NETLINK_TGTID_1_0_BP            	24
#define AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_LO_NETLINK_TGT_15_0_BP             	8
#define AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_LO_NETLINK_TR_BP                   	7
#define AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_LO_NETLINK_UNUSED_6_BP             	6
#define AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_LO_NETLINK_RC_2_0_BP               	3
#define AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_LO_NETLINK_VC_BP                   	0
#define AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_LO_NETLINK_Q_PHIT_CNTR_7_0_QW      	0
#define AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_LO_NETLINK_ECC_6_0_QW              	0
#define AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_LO_NETLINK_VALID_QW                	0
#define AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_LO_NETLINK_UNUSED_47_QW            	0
#define AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_LO_NETLINK_UNUSED_46_42_QW         	0
#define AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_LO_NETLINK_PKTID_11_0_QW           	0
#define AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_LO_NETLINK_E_QW                    	0
#define AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_LO_NETLINK_RSPCMD_2_0_QW           	0
#define AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_LO_NETLINK_TGTID_1_0_QW            	0
#define AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_LO_NETLINK_TGT_15_0_QW             	0
#define AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_LO_NETLINK_TR_QW                   	0
#define AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_LO_NETLINK_UNUSED_6_QW             	0
#define AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_LO_NETLINK_RC_2_0_QW               	0
#define AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_LO_NETLINK_VC_QW                   	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_HI_NETLINK DEFINES
 */
#define AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_HI_NETLINK_UNUSED_191_128_MASK     	0xffffffffffffffffull
#define AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_HI_NETLINK_UNUSED_191_128_BP       	0
#define AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_HI_NETLINK_UNUSED_191_128_QW       	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_MID_NETLINK DEFINES
 */
#define AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_MID_NETLINK_BLOCK_MASK             	0x00000000ff000000ull
#define AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_MID_NETLINK_Q_PHCRDTS_7_0_MASK     	0x0000000000ff0000ull
#define AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_MID_NETLINK_Q_CREDITS_7_0_MASK     	0x000000000000ff00ull
#define AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_MID_NETLINK_UNUSED_71_MASK         	0x0000000000000080ull
#define AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_MID_NETLINK_SGL_HD_MASK            	0x0000000000000040ull
#define AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_MID_NETLINK_TR_BIT_MASK            	0x0000000000000020ull
#define AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_MID_NETLINK_B_BIT_MASK             	0x0000000000000010ull
#define AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_MID_NETLINK_PKT_EOP_MASK           	0x0000000000000008ull
#define AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_MID_NETLINK_SND_EOP_MASK           	0x0000000000000004ull
#define AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_MID_NETLINK_DATA_MASK              	0x0000000000000002ull
#define AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_MID_NETLINK_HEAD_MASK              	0x0000000000000001ull
#define AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_MID_NETLINK_BLOCK_BP               	24
#define AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_MID_NETLINK_Q_PHCRDTS_7_0_BP       	16
#define AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_MID_NETLINK_Q_CREDITS_7_0_BP       	8
#define AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_MID_NETLINK_UNUSED_71_BP           	7
#define AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_MID_NETLINK_SGL_HD_BP              	6
#define AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_MID_NETLINK_TR_BIT_BP              	5
#define AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_MID_NETLINK_B_BIT_BP               	4
#define AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_MID_NETLINK_PKT_EOP_BP             	3
#define AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_MID_NETLINK_SND_EOP_BP             	2
#define AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_MID_NETLINK_DATA_BP                	1
#define AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_MID_NETLINK_HEAD_BP                	0
#define AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_MID_NETLINK_BLOCK_QW               	1
#define AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_MID_NETLINK_Q_PHCRDTS_7_0_QW       	1
#define AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_MID_NETLINK_Q_CREDITS_7_0_QW       	1
#define AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_MID_NETLINK_UNUSED_71_QW           	1
#define AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_MID_NETLINK_SGL_HD_QW              	1
#define AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_MID_NETLINK_TR_BIT_QW              	1
#define AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_MID_NETLINK_B_BIT_QW               	1
#define AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_MID_NETLINK_PKT_EOP_QW             	1
#define AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_MID_NETLINK_SND_EOP_QW             	1
#define AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_MID_NETLINK_DATA_QW                	1
#define AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_MID_NETLINK_HEAD_QW                	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_LO_NETLINK DEFINES
 */
#define AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_LO_NETLINK_Q_PHIT_CNTR_7_0_MASK    	0xff00000000000000ull
#define AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_LO_NETLINK_ECC_6_0_MASK            	0x00fe000000000000ull
#define AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_LO_NETLINK_VALID_MASK              	0x0001000000000000ull
#define AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_LO_NETLINK_UNUSED_47_MASK          	0x0000800000000000ull
#define AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_LO_NETLINK_UNUSED_46_42_MASK       	0x00007c0000000000ull
#define AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_LO_NETLINK_PKTID_11_0_MASK         	0x000003ffc0000000ull
#define AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_LO_NETLINK_E_MASK                  	0x0000000020000000ull
#define AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_LO_NETLINK_RSPCMD_2_0_MASK         	0x000000001c000000ull
#define AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_LO_NETLINK_TGTID_1_0_MASK          	0x0000000003000000ull
#define AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_LO_NETLINK_TGT_15_0_MASK           	0x0000000000ffff00ull
#define AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_LO_NETLINK_TR_MASK                 	0x0000000000000080ull
#define AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_LO_NETLINK_UNUSED_6_MASK           	0x0000000000000040ull
#define AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_LO_NETLINK_RC_2_0_MASK             	0x0000000000000038ull
#define AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_LO_NETLINK_VC_MASK                 	0x0000000000000007ull
#define AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_LO_NETLINK_Q_PHIT_CNTR_7_0_BP      	56
#define AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_LO_NETLINK_ECC_6_0_BP              	49
#define AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_LO_NETLINK_VALID_BP                	48
#define AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_LO_NETLINK_UNUSED_47_BP            	47
#define AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_LO_NETLINK_UNUSED_46_42_BP         	42
#define AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_LO_NETLINK_PKTID_11_0_BP           	30
#define AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_LO_NETLINK_E_BP                    	29
#define AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_LO_NETLINK_RSPCMD_2_0_BP           	26
#define AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_LO_NETLINK_TGTID_1_0_BP            	24
#define AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_LO_NETLINK_TGT_15_0_BP             	8
#define AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_LO_NETLINK_TR_BP                   	7
#define AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_LO_NETLINK_UNUSED_6_BP             	6
#define AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_LO_NETLINK_RC_2_0_BP               	3
#define AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_LO_NETLINK_VC_BP                   	0
#define AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_LO_NETLINK_Q_PHIT_CNTR_7_0_QW      	0
#define AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_LO_NETLINK_ECC_6_0_QW              	0
#define AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_LO_NETLINK_VALID_QW                	0
#define AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_LO_NETLINK_UNUSED_47_QW            	0
#define AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_LO_NETLINK_UNUSED_46_42_QW         	0
#define AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_LO_NETLINK_PKTID_11_0_QW           	0
#define AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_LO_NETLINK_E_QW                    	0
#define AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_LO_NETLINK_RSPCMD_2_0_QW           	0
#define AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_LO_NETLINK_TGTID_1_0_QW            	0
#define AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_LO_NETLINK_TGT_15_0_QW             	0
#define AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_LO_NETLINK_TR_QW                   	0
#define AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_LO_NETLINK_UNUSED_6_QW             	0
#define AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_LO_NETLINK_RC_2_0_QW               	0
#define AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_LO_NETLINK_VC_QW                   	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_HI_NETLINK DEFINES
 */
#define AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_HI_NETLINK_UNUSED_191_128_MASK     	0xffffffffffffffffull
#define AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_HI_NETLINK_UNUSED_191_128_BP       	0
#define AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_HI_NETLINK_UNUSED_191_128_QW       	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_MID_NETLINK DEFINES
 */
#define AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_MID_NETLINK_BLOCK_MASK             	0x00000000ff000000ull
#define AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_MID_NETLINK_Q_PHCRDTS_7_0_MASK     	0x0000000000ff0000ull
#define AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_MID_NETLINK_Q_CREDITS_7_0_MASK     	0x000000000000ff00ull
#define AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_MID_NETLINK_UNUSED_71_MASK         	0x0000000000000080ull
#define AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_MID_NETLINK_SGL_HD_MASK            	0x0000000000000040ull
#define AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_MID_NETLINK_TR_BIT_MASK            	0x0000000000000020ull
#define AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_MID_NETLINK_B_BIT_MASK             	0x0000000000000010ull
#define AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_MID_NETLINK_PKT_EOP_MASK           	0x0000000000000008ull
#define AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_MID_NETLINK_SND_EOP_MASK           	0x0000000000000004ull
#define AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_MID_NETLINK_DATA_MASK              	0x0000000000000002ull
#define AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_MID_NETLINK_HEAD_MASK              	0x0000000000000001ull
#define AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_MID_NETLINK_BLOCK_BP               	24
#define AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_MID_NETLINK_Q_PHCRDTS_7_0_BP       	16
#define AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_MID_NETLINK_Q_CREDITS_7_0_BP       	8
#define AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_MID_NETLINK_UNUSED_71_BP           	7
#define AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_MID_NETLINK_SGL_HD_BP              	6
#define AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_MID_NETLINK_TR_BIT_BP              	5
#define AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_MID_NETLINK_B_BIT_BP               	4
#define AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_MID_NETLINK_PKT_EOP_BP             	3
#define AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_MID_NETLINK_SND_EOP_BP             	2
#define AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_MID_NETLINK_DATA_BP                	1
#define AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_MID_NETLINK_HEAD_BP                	0
#define AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_MID_NETLINK_BLOCK_QW               	1
#define AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_MID_NETLINK_Q_PHCRDTS_7_0_QW       	1
#define AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_MID_NETLINK_Q_CREDITS_7_0_QW       	1
#define AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_MID_NETLINK_UNUSED_71_QW           	1
#define AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_MID_NETLINK_SGL_HD_QW              	1
#define AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_MID_NETLINK_TR_BIT_QW              	1
#define AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_MID_NETLINK_B_BIT_QW               	1
#define AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_MID_NETLINK_PKT_EOP_QW             	1
#define AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_MID_NETLINK_SND_EOP_QW             	1
#define AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_MID_NETLINK_DATA_QW                	1
#define AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_MID_NETLINK_HEAD_QW                	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_LO_NETLINK DEFINES
 */
#define AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_LO_NETLINK_Q_PHIT_CNTR_7_0_MASK    	0xff00000000000000ull
#define AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_LO_NETLINK_ECC_6_0_MASK            	0x00fe000000000000ull
#define AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_LO_NETLINK_VALID_MASK              	0x0001000000000000ull
#define AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_LO_NETLINK_UNUSED_47_MASK          	0x0000800000000000ull
#define AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_LO_NETLINK_UNUSED_46_42_MASK       	0x00007c0000000000ull
#define AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_LO_NETLINK_PKTID_11_0_MASK         	0x000003ffc0000000ull
#define AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_LO_NETLINK_E_MASK                  	0x0000000020000000ull
#define AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_LO_NETLINK_RSPCMD_2_0_MASK         	0x000000001c000000ull
#define AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_LO_NETLINK_TGTID_1_0_MASK          	0x0000000003000000ull
#define AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_LO_NETLINK_TGT_15_0_MASK           	0x0000000000ffff00ull
#define AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_LO_NETLINK_TR_MASK                 	0x0000000000000080ull
#define AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_LO_NETLINK_UNUSED_6_MASK           	0x0000000000000040ull
#define AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_LO_NETLINK_RC_2_0_MASK             	0x0000000000000038ull
#define AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_LO_NETLINK_VC_MASK                 	0x0000000000000007ull
#define AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_LO_NETLINK_Q_PHIT_CNTR_7_0_BP      	56
#define AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_LO_NETLINK_ECC_6_0_BP              	49
#define AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_LO_NETLINK_VALID_BP                	48
#define AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_LO_NETLINK_UNUSED_47_BP            	47
#define AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_LO_NETLINK_UNUSED_46_42_BP         	42
#define AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_LO_NETLINK_PKTID_11_0_BP           	30
#define AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_LO_NETLINK_E_BP                    	29
#define AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_LO_NETLINK_RSPCMD_2_0_BP           	26
#define AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_LO_NETLINK_TGTID_1_0_BP            	24
#define AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_LO_NETLINK_TGT_15_0_BP             	8
#define AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_LO_NETLINK_TR_BP                   	7
#define AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_LO_NETLINK_UNUSED_6_BP             	6
#define AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_LO_NETLINK_RC_2_0_BP               	3
#define AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_LO_NETLINK_VC_BP                   	0
#define AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_LO_NETLINK_Q_PHIT_CNTR_7_0_QW      	0
#define AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_LO_NETLINK_ECC_6_0_QW              	0
#define AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_LO_NETLINK_VALID_QW                	0
#define AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_LO_NETLINK_UNUSED_47_QW            	0
#define AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_LO_NETLINK_UNUSED_46_42_QW         	0
#define AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_LO_NETLINK_PKTID_11_0_QW           	0
#define AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_LO_NETLINK_E_QW                    	0
#define AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_LO_NETLINK_RSPCMD_2_0_QW           	0
#define AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_LO_NETLINK_TGTID_1_0_QW            	0
#define AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_LO_NETLINK_TGT_15_0_QW             	0
#define AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_LO_NETLINK_TR_QW                   	0
#define AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_LO_NETLINK_UNUSED_6_QW             	0
#define AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_LO_NETLINK_RC_2_0_QW               	0
#define AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_LO_NETLINK_VC_QW                   	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_HI_NETLINK DEFINES
 */
#define AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_HI_NETLINK_UNUSED_191_128_MASK     	0xffffffffffffffffull
#define AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_HI_NETLINK_UNUSED_191_128_BP       	0
#define AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_HI_NETLINK_UNUSED_191_128_QW       	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_MID_NETLINK DEFINES
 */
#define AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_MID_NETLINK_BLOCK_MASK             	0x00000000ff000000ull
#define AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_MID_NETLINK_Q_PHCRDTS_7_0_MASK     	0x0000000000ff0000ull
#define AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_MID_NETLINK_Q_CREDITS_7_0_MASK     	0x000000000000ff00ull
#define AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_MID_NETLINK_UNUSED_71_MASK         	0x0000000000000080ull
#define AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_MID_NETLINK_SGL_HD_MASK            	0x0000000000000040ull
#define AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_MID_NETLINK_TR_BIT_MASK            	0x0000000000000020ull
#define AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_MID_NETLINK_B_BIT_MASK             	0x0000000000000010ull
#define AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_MID_NETLINK_PKT_EOP_MASK           	0x0000000000000008ull
#define AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_MID_NETLINK_SND_EOP_MASK           	0x0000000000000004ull
#define AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_MID_NETLINK_DATA_MASK              	0x0000000000000002ull
#define AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_MID_NETLINK_HEAD_MASK              	0x0000000000000001ull
#define AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_MID_NETLINK_BLOCK_BP               	24
#define AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_MID_NETLINK_Q_PHCRDTS_7_0_BP       	16
#define AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_MID_NETLINK_Q_CREDITS_7_0_BP       	8
#define AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_MID_NETLINK_UNUSED_71_BP           	7
#define AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_MID_NETLINK_SGL_HD_BP              	6
#define AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_MID_NETLINK_TR_BIT_BP              	5
#define AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_MID_NETLINK_B_BIT_BP               	4
#define AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_MID_NETLINK_PKT_EOP_BP             	3
#define AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_MID_NETLINK_SND_EOP_BP             	2
#define AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_MID_NETLINK_DATA_BP                	1
#define AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_MID_NETLINK_HEAD_BP                	0
#define AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_MID_NETLINK_BLOCK_QW               	1
#define AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_MID_NETLINK_Q_PHCRDTS_7_0_QW       	1
#define AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_MID_NETLINK_Q_CREDITS_7_0_QW       	1
#define AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_MID_NETLINK_UNUSED_71_QW           	1
#define AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_MID_NETLINK_SGL_HD_QW              	1
#define AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_MID_NETLINK_TR_BIT_QW              	1
#define AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_MID_NETLINK_B_BIT_QW               	1
#define AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_MID_NETLINK_PKT_EOP_QW             	1
#define AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_MID_NETLINK_SND_EOP_QW             	1
#define AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_MID_NETLINK_DATA_QW                	1
#define AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_MID_NETLINK_HEAD_QW                	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_LO_NETLINK DEFINES
 */
#define AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_LO_NETLINK_Q_PHIT_CNTR_7_0_MASK    	0xff00000000000000ull
#define AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_LO_NETLINK_ECC_6_0_MASK            	0x00fe000000000000ull
#define AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_LO_NETLINK_VALID_MASK              	0x0001000000000000ull
#define AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_LO_NETLINK_UNUSED_47_MASK          	0x0000800000000000ull
#define AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_LO_NETLINK_UNUSED_46_42_MASK       	0x00007c0000000000ull
#define AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_LO_NETLINK_PKTID_11_0_MASK         	0x000003ffc0000000ull
#define AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_LO_NETLINK_E_MASK                  	0x0000000020000000ull
#define AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_LO_NETLINK_RSPCMD_2_0_MASK         	0x000000001c000000ull
#define AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_LO_NETLINK_TGTID_1_0_MASK          	0x0000000003000000ull
#define AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_LO_NETLINK_TGT_15_0_MASK           	0x0000000000ffff00ull
#define AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_LO_NETLINK_TR_MASK                 	0x0000000000000080ull
#define AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_LO_NETLINK_UNUSED_6_MASK           	0x0000000000000040ull
#define AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_LO_NETLINK_RC_2_0_MASK             	0x0000000000000038ull
#define AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_LO_NETLINK_VC_MASK                 	0x0000000000000007ull
#define AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_LO_NETLINK_Q_PHIT_CNTR_7_0_BP      	56
#define AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_LO_NETLINK_ECC_6_0_BP              	49
#define AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_LO_NETLINK_VALID_BP                	48
#define AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_LO_NETLINK_UNUSED_47_BP            	47
#define AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_LO_NETLINK_UNUSED_46_42_BP         	42
#define AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_LO_NETLINK_PKTID_11_0_BP           	30
#define AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_LO_NETLINK_E_BP                    	29
#define AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_LO_NETLINK_RSPCMD_2_0_BP           	26
#define AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_LO_NETLINK_TGTID_1_0_BP            	24
#define AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_LO_NETLINK_TGT_15_0_BP             	8
#define AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_LO_NETLINK_TR_BP                   	7
#define AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_LO_NETLINK_UNUSED_6_BP             	6
#define AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_LO_NETLINK_RC_2_0_BP               	3
#define AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_LO_NETLINK_VC_BP                   	0
#define AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_LO_NETLINK_Q_PHIT_CNTR_7_0_QW      	0
#define AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_LO_NETLINK_ECC_6_0_QW              	0
#define AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_LO_NETLINK_VALID_QW                	0
#define AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_LO_NETLINK_UNUSED_47_QW            	0
#define AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_LO_NETLINK_UNUSED_46_42_QW         	0
#define AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_LO_NETLINK_PKTID_11_0_QW           	0
#define AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_LO_NETLINK_E_QW                    	0
#define AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_LO_NETLINK_RSPCMD_2_0_QW           	0
#define AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_LO_NETLINK_TGTID_1_0_QW            	0
#define AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_LO_NETLINK_TGT_15_0_QW             	0
#define AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_LO_NETLINK_TR_QW                   	0
#define AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_LO_NETLINK_UNUSED_6_QW             	0
#define AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_LO_NETLINK_RC_2_0_QW               	0
#define AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_LO_NETLINK_VC_QW                   	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_HI_NETLINK DEFINES
 */
#define AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_HI_NETLINK_UNUSED_191_128_MASK     	0xffffffffffffffffull
#define AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_HI_NETLINK_UNUSED_191_128_BP       	0
#define AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_HI_NETLINK_UNUSED_191_128_QW       	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_MID_NETLINK DEFINES
 */
#define AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_MID_NETLINK_BLOCK_MASK             	0x00000000ff000000ull
#define AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_MID_NETLINK_Q_PHCRDTS_7_0_MASK     	0x0000000000ff0000ull
#define AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_MID_NETLINK_Q_CREDITS_7_0_MASK     	0x000000000000ff00ull
#define AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_MID_NETLINK_UNUSED_71_MASK         	0x0000000000000080ull
#define AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_MID_NETLINK_SGL_HD_MASK            	0x0000000000000040ull
#define AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_MID_NETLINK_TR_BIT_MASK            	0x0000000000000020ull
#define AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_MID_NETLINK_B_BIT_MASK             	0x0000000000000010ull
#define AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_MID_NETLINK_PKT_EOP_MASK           	0x0000000000000008ull
#define AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_MID_NETLINK_SND_EOP_MASK           	0x0000000000000004ull
#define AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_MID_NETLINK_DATA_MASK              	0x0000000000000002ull
#define AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_MID_NETLINK_HEAD_MASK              	0x0000000000000001ull
#define AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_MID_NETLINK_BLOCK_BP               	24
#define AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_MID_NETLINK_Q_PHCRDTS_7_0_BP       	16
#define AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_MID_NETLINK_Q_CREDITS_7_0_BP       	8
#define AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_MID_NETLINK_UNUSED_71_BP           	7
#define AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_MID_NETLINK_SGL_HD_BP              	6
#define AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_MID_NETLINK_TR_BIT_BP              	5
#define AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_MID_NETLINK_B_BIT_BP               	4
#define AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_MID_NETLINK_PKT_EOP_BP             	3
#define AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_MID_NETLINK_SND_EOP_BP             	2
#define AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_MID_NETLINK_DATA_BP                	1
#define AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_MID_NETLINK_HEAD_BP                	0
#define AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_MID_NETLINK_BLOCK_QW               	1
#define AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_MID_NETLINK_Q_PHCRDTS_7_0_QW       	1
#define AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_MID_NETLINK_Q_CREDITS_7_0_QW       	1
#define AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_MID_NETLINK_UNUSED_71_QW           	1
#define AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_MID_NETLINK_SGL_HD_QW              	1
#define AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_MID_NETLINK_TR_BIT_QW              	1
#define AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_MID_NETLINK_B_BIT_QW               	1
#define AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_MID_NETLINK_PKT_EOP_QW             	1
#define AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_MID_NETLINK_SND_EOP_QW             	1
#define AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_MID_NETLINK_DATA_QW                	1
#define AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_MID_NETLINK_HEAD_QW                	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_LO_NETLINK DEFINES
 */
#define AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_LO_NETLINK_Q_PHIT_CNTR_7_0_MASK    	0xff00000000000000ull
#define AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_LO_NETLINK_ECC_6_0_MASK            	0x00fe000000000000ull
#define AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_LO_NETLINK_VALID_MASK              	0x0001000000000000ull
#define AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_LO_NETLINK_UNUSED_47_MASK          	0x0000800000000000ull
#define AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_LO_NETLINK_UNUSED_46_42_MASK       	0x00007c0000000000ull
#define AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_LO_NETLINK_PKTID_11_0_MASK         	0x000003ffc0000000ull
#define AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_LO_NETLINK_E_MASK                  	0x0000000020000000ull
#define AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_LO_NETLINK_RSPCMD_2_0_MASK         	0x000000001c000000ull
#define AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_LO_NETLINK_TGTID_1_0_MASK          	0x0000000003000000ull
#define AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_LO_NETLINK_TGT_15_0_MASK           	0x0000000000ffff00ull
#define AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_LO_NETLINK_TR_MASK                 	0x0000000000000080ull
#define AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_LO_NETLINK_UNUSED_6_MASK           	0x0000000000000040ull
#define AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_LO_NETLINK_RC_2_0_MASK             	0x0000000000000038ull
#define AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_LO_NETLINK_VC_MASK                 	0x0000000000000007ull
#define AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_LO_NETLINK_Q_PHIT_CNTR_7_0_BP      	56
#define AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_LO_NETLINK_ECC_6_0_BP              	49
#define AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_LO_NETLINK_VALID_BP                	48
#define AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_LO_NETLINK_UNUSED_47_BP            	47
#define AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_LO_NETLINK_UNUSED_46_42_BP         	42
#define AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_LO_NETLINK_PKTID_11_0_BP           	30
#define AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_LO_NETLINK_E_BP                    	29
#define AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_LO_NETLINK_RSPCMD_2_0_BP           	26
#define AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_LO_NETLINK_TGTID_1_0_BP            	24
#define AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_LO_NETLINK_TGT_15_0_BP             	8
#define AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_LO_NETLINK_TR_BP                   	7
#define AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_LO_NETLINK_UNUSED_6_BP             	6
#define AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_LO_NETLINK_RC_2_0_BP               	3
#define AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_LO_NETLINK_VC_BP                   	0
#define AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_LO_NETLINK_Q_PHIT_CNTR_7_0_QW      	0
#define AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_LO_NETLINK_ECC_6_0_QW              	0
#define AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_LO_NETLINK_VALID_QW                	0
#define AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_LO_NETLINK_UNUSED_47_QW            	0
#define AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_LO_NETLINK_UNUSED_46_42_QW         	0
#define AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_LO_NETLINK_PKTID_11_0_QW           	0
#define AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_LO_NETLINK_E_QW                    	0
#define AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_LO_NETLINK_RSPCMD_2_0_QW           	0
#define AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_LO_NETLINK_TGTID_1_0_QW            	0
#define AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_LO_NETLINK_TGT_15_0_QW             	0
#define AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_LO_NETLINK_TR_QW                   	0
#define AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_LO_NETLINK_UNUSED_6_QW             	0
#define AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_LO_NETLINK_RC_2_0_QW               	0
#define AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_LO_NETLINK_VC_QW                   	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_HI_NETLINK DEFINES
 */
#define AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_HI_NETLINK_UNUSED_191_128_MASK     	0xffffffffffffffffull
#define AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_HI_NETLINK_UNUSED_191_128_BP       	0
#define AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_HI_NETLINK_UNUSED_191_128_QW       	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_MID_NETLINK DEFINES
 */
#define AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_MID_NETLINK_BLOCK_MASK             	0x00000000ff000000ull
#define AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_MID_NETLINK_Q_PHCRDTS_7_0_MASK     	0x0000000000ff0000ull
#define AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_MID_NETLINK_Q_CREDITS_7_0_MASK     	0x000000000000ff00ull
#define AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_MID_NETLINK_UNUSED_71_MASK         	0x0000000000000080ull
#define AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_MID_NETLINK_SGL_HD_MASK            	0x0000000000000040ull
#define AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_MID_NETLINK_TR_BIT_MASK            	0x0000000000000020ull
#define AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_MID_NETLINK_B_BIT_MASK             	0x0000000000000010ull
#define AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_MID_NETLINK_PKT_EOP_MASK           	0x0000000000000008ull
#define AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_MID_NETLINK_SND_EOP_MASK           	0x0000000000000004ull
#define AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_MID_NETLINK_DATA_MASK              	0x0000000000000002ull
#define AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_MID_NETLINK_HEAD_MASK              	0x0000000000000001ull
#define AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_MID_NETLINK_BLOCK_BP               	24
#define AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_MID_NETLINK_Q_PHCRDTS_7_0_BP       	16
#define AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_MID_NETLINK_Q_CREDITS_7_0_BP       	8
#define AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_MID_NETLINK_UNUSED_71_BP           	7
#define AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_MID_NETLINK_SGL_HD_BP              	6
#define AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_MID_NETLINK_TR_BIT_BP              	5
#define AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_MID_NETLINK_B_BIT_BP               	4
#define AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_MID_NETLINK_PKT_EOP_BP             	3
#define AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_MID_NETLINK_SND_EOP_BP             	2
#define AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_MID_NETLINK_DATA_BP                	1
#define AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_MID_NETLINK_HEAD_BP                	0
#define AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_MID_NETLINK_BLOCK_QW               	1
#define AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_MID_NETLINK_Q_PHCRDTS_7_0_QW       	1
#define AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_MID_NETLINK_Q_CREDITS_7_0_QW       	1
#define AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_MID_NETLINK_UNUSED_71_QW           	1
#define AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_MID_NETLINK_SGL_HD_QW              	1
#define AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_MID_NETLINK_TR_BIT_QW              	1
#define AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_MID_NETLINK_B_BIT_QW               	1
#define AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_MID_NETLINK_PKT_EOP_QW             	1
#define AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_MID_NETLINK_SND_EOP_QW             	1
#define AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_MID_NETLINK_DATA_QW                	1
#define AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_MID_NETLINK_HEAD_QW                	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_LO_NETLINK DEFINES
 */
#define AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_LO_NETLINK_Q_PHIT_CNTR_7_0_MASK    	0xff00000000000000ull
#define AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_LO_NETLINK_ECC_6_0_MASK            	0x00fe000000000000ull
#define AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_LO_NETLINK_VALID_MASK              	0x0001000000000000ull
#define AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_LO_NETLINK_UNUSED_47_MASK          	0x0000800000000000ull
#define AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_LO_NETLINK_UNUSED_46_42_MASK       	0x00007c0000000000ull
#define AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_LO_NETLINK_PKTID_11_0_MASK         	0x000003ffc0000000ull
#define AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_LO_NETLINK_E_MASK                  	0x0000000020000000ull
#define AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_LO_NETLINK_RSPCMD_2_0_MASK         	0x000000001c000000ull
#define AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_LO_NETLINK_TGTID_1_0_MASK          	0x0000000003000000ull
#define AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_LO_NETLINK_TGT_15_0_MASK           	0x0000000000ffff00ull
#define AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_LO_NETLINK_TR_MASK                 	0x0000000000000080ull
#define AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_LO_NETLINK_UNUSED_6_MASK           	0x0000000000000040ull
#define AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_LO_NETLINK_RC_2_0_MASK             	0x0000000000000038ull
#define AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_LO_NETLINK_VC_MASK                 	0x0000000000000007ull
#define AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_LO_NETLINK_Q_PHIT_CNTR_7_0_BP      	56
#define AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_LO_NETLINK_ECC_6_0_BP              	49
#define AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_LO_NETLINK_VALID_BP                	48
#define AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_LO_NETLINK_UNUSED_47_BP            	47
#define AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_LO_NETLINK_UNUSED_46_42_BP         	42
#define AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_LO_NETLINK_PKTID_11_0_BP           	30
#define AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_LO_NETLINK_E_BP                    	29
#define AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_LO_NETLINK_RSPCMD_2_0_BP           	26
#define AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_LO_NETLINK_TGTID_1_0_BP            	24
#define AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_LO_NETLINK_TGT_15_0_BP             	8
#define AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_LO_NETLINK_TR_BP                   	7
#define AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_LO_NETLINK_UNUSED_6_BP             	6
#define AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_LO_NETLINK_RC_2_0_BP               	3
#define AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_LO_NETLINK_VC_BP                   	0
#define AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_LO_NETLINK_Q_PHIT_CNTR_7_0_QW      	0
#define AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_LO_NETLINK_ECC_6_0_QW              	0
#define AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_LO_NETLINK_VALID_QW                	0
#define AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_LO_NETLINK_UNUSED_47_QW            	0
#define AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_LO_NETLINK_UNUSED_46_42_QW         	0
#define AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_LO_NETLINK_PKTID_11_0_QW           	0
#define AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_LO_NETLINK_E_QW                    	0
#define AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_LO_NETLINK_RSPCMD_2_0_QW           	0
#define AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_LO_NETLINK_TGTID_1_0_QW            	0
#define AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_LO_NETLINK_TGT_15_0_QW             	0
#define AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_LO_NETLINK_TR_QW                   	0
#define AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_LO_NETLINK_UNUSED_6_QW             	0
#define AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_LO_NETLINK_RC_2_0_QW               	0
#define AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_LO_NETLINK_VC_QW                   	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_HI_NETLINK DEFINES
 */
#define AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_HI_NETLINK_UNUSED_191_128_MASK     	0xffffffffffffffffull
#define AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_HI_NETLINK_UNUSED_191_128_BP       	0
#define AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_HI_NETLINK_UNUSED_191_128_QW       	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_MID_NETLINK DEFINES
 */
#define AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_MID_NETLINK_BLOCK_MASK             	0x00000000ff000000ull
#define AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_MID_NETLINK_Q_PHCRDTS_7_0_MASK     	0x0000000000ff0000ull
#define AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_MID_NETLINK_Q_CREDITS_7_0_MASK     	0x000000000000ff00ull
#define AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_MID_NETLINK_UNUSED_71_MASK         	0x0000000000000080ull
#define AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_MID_NETLINK_SGL_HD_MASK            	0x0000000000000040ull
#define AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_MID_NETLINK_TR_BIT_MASK            	0x0000000000000020ull
#define AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_MID_NETLINK_B_BIT_MASK             	0x0000000000000010ull
#define AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_MID_NETLINK_PKT_EOP_MASK           	0x0000000000000008ull
#define AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_MID_NETLINK_SND_EOP_MASK           	0x0000000000000004ull
#define AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_MID_NETLINK_DATA_MASK              	0x0000000000000002ull
#define AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_MID_NETLINK_HEAD_MASK              	0x0000000000000001ull
#define AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_MID_NETLINK_BLOCK_BP               	24
#define AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_MID_NETLINK_Q_PHCRDTS_7_0_BP       	16
#define AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_MID_NETLINK_Q_CREDITS_7_0_BP       	8
#define AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_MID_NETLINK_UNUSED_71_BP           	7
#define AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_MID_NETLINK_SGL_HD_BP              	6
#define AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_MID_NETLINK_TR_BIT_BP              	5
#define AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_MID_NETLINK_B_BIT_BP               	4
#define AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_MID_NETLINK_PKT_EOP_BP             	3
#define AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_MID_NETLINK_SND_EOP_BP             	2
#define AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_MID_NETLINK_DATA_BP                	1
#define AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_MID_NETLINK_HEAD_BP                	0
#define AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_MID_NETLINK_BLOCK_QW               	1
#define AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_MID_NETLINK_Q_PHCRDTS_7_0_QW       	1
#define AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_MID_NETLINK_Q_CREDITS_7_0_QW       	1
#define AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_MID_NETLINK_UNUSED_71_QW           	1
#define AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_MID_NETLINK_SGL_HD_QW              	1
#define AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_MID_NETLINK_TR_BIT_QW              	1
#define AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_MID_NETLINK_B_BIT_QW               	1
#define AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_MID_NETLINK_PKT_EOP_QW             	1
#define AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_MID_NETLINK_SND_EOP_QW             	1
#define AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_MID_NETLINK_DATA_QW                	1
#define AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_MID_NETLINK_HEAD_QW                	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_LO_NETLINK DEFINES
 */
#define AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_LO_NETLINK_Q_PHIT_CNTR_7_0_MASK    	0xff00000000000000ull
#define AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_LO_NETLINK_ECC_6_0_MASK            	0x00fe000000000000ull
#define AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_LO_NETLINK_VALID_MASK              	0x0001000000000000ull
#define AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_LO_NETLINK_UNUSED_47_MASK          	0x0000800000000000ull
#define AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_LO_NETLINK_UNUSED_46_42_MASK       	0x00007c0000000000ull
#define AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_LO_NETLINK_PKTID_11_0_MASK         	0x000003ffc0000000ull
#define AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_LO_NETLINK_E_MASK                  	0x0000000020000000ull
#define AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_LO_NETLINK_RSPCMD_2_0_MASK         	0x000000001c000000ull
#define AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_LO_NETLINK_TGTID_1_0_MASK          	0x0000000003000000ull
#define AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_LO_NETLINK_TGT_15_0_MASK           	0x0000000000ffff00ull
#define AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_LO_NETLINK_TR_MASK                 	0x0000000000000080ull
#define AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_LO_NETLINK_UNUSED_6_MASK           	0x0000000000000040ull
#define AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_LO_NETLINK_RC_2_0_MASK             	0x0000000000000038ull
#define AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_LO_NETLINK_VC_MASK                 	0x0000000000000007ull
#define AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_LO_NETLINK_Q_PHIT_CNTR_7_0_BP      	56
#define AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_LO_NETLINK_ECC_6_0_BP              	49
#define AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_LO_NETLINK_VALID_BP                	48
#define AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_LO_NETLINK_UNUSED_47_BP            	47
#define AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_LO_NETLINK_UNUSED_46_42_BP         	42
#define AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_LO_NETLINK_PKTID_11_0_BP           	30
#define AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_LO_NETLINK_E_BP                    	29
#define AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_LO_NETLINK_RSPCMD_2_0_BP           	26
#define AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_LO_NETLINK_TGTID_1_0_BP            	24
#define AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_LO_NETLINK_TGT_15_0_BP             	8
#define AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_LO_NETLINK_TR_BP                   	7
#define AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_LO_NETLINK_UNUSED_6_BP             	6
#define AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_LO_NETLINK_RC_2_0_BP               	3
#define AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_LO_NETLINK_VC_BP                   	0
#define AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_LO_NETLINK_Q_PHIT_CNTR_7_0_QW      	0
#define AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_LO_NETLINK_ECC_6_0_QW              	0
#define AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_LO_NETLINK_VALID_QW                	0
#define AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_LO_NETLINK_UNUSED_47_QW            	0
#define AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_LO_NETLINK_UNUSED_46_42_QW         	0
#define AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_LO_NETLINK_PKTID_11_0_QW           	0
#define AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_LO_NETLINK_E_QW                    	0
#define AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_LO_NETLINK_RSPCMD_2_0_QW           	0
#define AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_LO_NETLINK_TGTID_1_0_QW            	0
#define AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_LO_NETLINK_TGT_15_0_QW             	0
#define AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_LO_NETLINK_TR_QW                   	0
#define AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_LO_NETLINK_UNUSED_6_QW             	0
#define AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_LO_NETLINK_RC_2_0_QW               	0
#define AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_LO_NETLINK_VC_QW                   	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_HI_NETLINK DEFINES
 */
#define AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_HI_NETLINK_UNUSED_191_128_MASK     	0xffffffffffffffffull
#define AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_HI_NETLINK_UNUSED_191_128_BP       	0
#define AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_HI_NETLINK_UNUSED_191_128_QW       	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_MID_NETLINK DEFINES
 */
#define AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_MID_NETLINK_BLOCK_MASK             	0x00000000ff000000ull
#define AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_MID_NETLINK_Q_PHCRDTS_7_0_MASK     	0x0000000000ff0000ull
#define AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_MID_NETLINK_Q_CREDITS_7_0_MASK     	0x000000000000ff00ull
#define AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_MID_NETLINK_UNUSED_71_MASK         	0x0000000000000080ull
#define AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_MID_NETLINK_SGL_HD_MASK            	0x0000000000000040ull
#define AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_MID_NETLINK_TR_BIT_MASK            	0x0000000000000020ull
#define AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_MID_NETLINK_B_BIT_MASK             	0x0000000000000010ull
#define AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_MID_NETLINK_PKT_EOP_MASK           	0x0000000000000008ull
#define AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_MID_NETLINK_SND_EOP_MASK           	0x0000000000000004ull
#define AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_MID_NETLINK_DATA_MASK              	0x0000000000000002ull
#define AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_MID_NETLINK_HEAD_MASK              	0x0000000000000001ull
#define AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_MID_NETLINK_BLOCK_BP               	24
#define AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_MID_NETLINK_Q_PHCRDTS_7_0_BP       	16
#define AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_MID_NETLINK_Q_CREDITS_7_0_BP       	8
#define AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_MID_NETLINK_UNUSED_71_BP           	7
#define AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_MID_NETLINK_SGL_HD_BP              	6
#define AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_MID_NETLINK_TR_BIT_BP              	5
#define AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_MID_NETLINK_B_BIT_BP               	4
#define AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_MID_NETLINK_PKT_EOP_BP             	3
#define AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_MID_NETLINK_SND_EOP_BP             	2
#define AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_MID_NETLINK_DATA_BP                	1
#define AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_MID_NETLINK_HEAD_BP                	0
#define AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_MID_NETLINK_BLOCK_QW               	1
#define AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_MID_NETLINK_Q_PHCRDTS_7_0_QW       	1
#define AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_MID_NETLINK_Q_CREDITS_7_0_QW       	1
#define AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_MID_NETLINK_UNUSED_71_QW           	1
#define AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_MID_NETLINK_SGL_HD_QW              	1
#define AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_MID_NETLINK_TR_BIT_QW              	1
#define AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_MID_NETLINK_B_BIT_QW               	1
#define AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_MID_NETLINK_PKT_EOP_QW             	1
#define AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_MID_NETLINK_SND_EOP_QW             	1
#define AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_MID_NETLINK_DATA_QW                	1
#define AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_MID_NETLINK_HEAD_QW                	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_LO_NETLINK DEFINES
 */
#define AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_LO_NETLINK_Q_PHIT_CNTR_7_0_MASK    	0xff00000000000000ull
#define AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_LO_NETLINK_ECC_6_0_MASK            	0x00fe000000000000ull
#define AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_LO_NETLINK_VALID_MASK              	0x0001000000000000ull
#define AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_LO_NETLINK_UNUSED_47_MASK          	0x0000800000000000ull
#define AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_LO_NETLINK_UNUSED_46_42_MASK       	0x00007c0000000000ull
#define AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_LO_NETLINK_PKTID_11_0_MASK         	0x000003ffc0000000ull
#define AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_LO_NETLINK_E_MASK                  	0x0000000020000000ull
#define AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_LO_NETLINK_RSPCMD_2_0_MASK         	0x000000001c000000ull
#define AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_LO_NETLINK_TGTID_1_0_MASK          	0x0000000003000000ull
#define AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_LO_NETLINK_TGT_15_0_MASK           	0x0000000000ffff00ull
#define AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_LO_NETLINK_TR_MASK                 	0x0000000000000080ull
#define AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_LO_NETLINK_UNUSED_6_MASK           	0x0000000000000040ull
#define AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_LO_NETLINK_RC_2_0_MASK             	0x0000000000000038ull
#define AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_LO_NETLINK_VC_MASK                 	0x0000000000000007ull
#define AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_LO_NETLINK_Q_PHIT_CNTR_7_0_BP      	56
#define AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_LO_NETLINK_ECC_6_0_BP              	49
#define AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_LO_NETLINK_VALID_BP                	48
#define AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_LO_NETLINK_UNUSED_47_BP            	47
#define AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_LO_NETLINK_UNUSED_46_42_BP         	42
#define AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_LO_NETLINK_PKTID_11_0_BP           	30
#define AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_LO_NETLINK_E_BP                    	29
#define AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_LO_NETLINK_RSPCMD_2_0_BP           	26
#define AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_LO_NETLINK_TGTID_1_0_BP            	24
#define AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_LO_NETLINK_TGT_15_0_BP             	8
#define AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_LO_NETLINK_TR_BP                   	7
#define AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_LO_NETLINK_UNUSED_6_BP             	6
#define AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_LO_NETLINK_RC_2_0_BP               	3
#define AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_LO_NETLINK_VC_BP                   	0
#define AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_LO_NETLINK_Q_PHIT_CNTR_7_0_QW      	0
#define AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_LO_NETLINK_ECC_6_0_QW              	0
#define AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_LO_NETLINK_VALID_QW                	0
#define AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_LO_NETLINK_UNUSED_47_QW            	0
#define AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_LO_NETLINK_UNUSED_46_42_QW         	0
#define AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_LO_NETLINK_PKTID_11_0_QW           	0
#define AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_LO_NETLINK_E_QW                    	0
#define AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_LO_NETLINK_RSPCMD_2_0_QW           	0
#define AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_LO_NETLINK_TGTID_1_0_QW            	0
#define AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_LO_NETLINK_TGT_15_0_QW             	0
#define AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_LO_NETLINK_TR_QW                   	0
#define AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_LO_NETLINK_UNUSED_6_QW             	0
#define AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_LO_NETLINK_RC_2_0_QW               	0
#define AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_LO_NETLINK_VC_QW                   	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_DBG_LM_PTRS DEFINES
 */
#define AR_NL_LCLK_DBG_LM_PTRS_LM_TRIG_DELAY_MASK                            	0x00003ff000000000ull
#define AR_NL_LCLK_DBG_LM_PTRS_LM_REC_ACT_MASK                               	0x0000000800000000ull
#define AR_NL_LCLK_DBG_LM_PTRS_LM_REC_DONE_MASK                              	0x0000000400000000ull
#define AR_NL_LCLK_DBG_LM_PTRS_LM_MULT_EVENT_MASK                            	0x0000000200000000ull
#define AR_NL_LCLK_DBG_LM_PTRS_LM_WR_AD_WRAP_MASK                            	0x0000000100000000ull
#define AR_NL_LCLK_DBG_LM_PTRS_LM_RD_PTR_MASK                                	0x00000000ffff0000ull
#define AR_NL_LCLK_DBG_LM_PTRS_LM_WR_PTR_MASK                                	0x000000000000ffffull
#define AR_NL_LCLK_DBG_LM_PTRS_LM_TRIG_DELAY_BP                              	36
#define AR_NL_LCLK_DBG_LM_PTRS_LM_REC_ACT_BP                                 	35
#define AR_NL_LCLK_DBG_LM_PTRS_LM_REC_DONE_BP                                	34
#define AR_NL_LCLK_DBG_LM_PTRS_LM_MULT_EVENT_BP                              	33
#define AR_NL_LCLK_DBG_LM_PTRS_LM_WR_AD_WRAP_BP                              	32
#define AR_NL_LCLK_DBG_LM_PTRS_LM_RD_PTR_BP                                  	16
#define AR_NL_LCLK_DBG_LM_PTRS_LM_WR_PTR_BP                                  	0
#define AR_NL_LCLK_DBG_LM_PTRS_LM_TRIG_DELAY_QW                              	0
#define AR_NL_LCLK_DBG_LM_PTRS_LM_REC_ACT_QW                                 	0
#define AR_NL_LCLK_DBG_LM_PTRS_LM_REC_DONE_QW                                	0
#define AR_NL_LCLK_DBG_LM_PTRS_LM_MULT_EVENT_QW                              	0
#define AR_NL_LCLK_DBG_LM_PTRS_LM_WR_AD_WRAP_QW                              	0
#define AR_NL_LCLK_DBG_LM_PTRS_LM_RD_PTR_QW                                  	0
#define AR_NL_LCLK_DBG_LM_PTRS_LM_WR_PTR_QW                                  	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_DBG_LM_READ_LO DEFINES
 */
#define AR_NL_LCLK_DBG_LM_READ_LO_DATA_MASK                                  	0xffffffffffffffffull
#define AR_NL_LCLK_DBG_LM_READ_LO_DATA_BP                                    	0
#define AR_NL_LCLK_DBG_LM_READ_LO_DATA_QW                                    	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_DBG_LM_READ_MID DEFINES
 */
#define AR_NL_LCLK_DBG_LM_READ_MID_DATA_MASK                                 	0xffffffffffffffffull
#define AR_NL_LCLK_DBG_LM_READ_MID_DATA_BP                                   	0
#define AR_NL_LCLK_DBG_LM_READ_MID_DATA_QW                                   	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_DBG_LM_READ_HI DEFINES
 */
#define AR_NL_LCLK_DBG_LM_READ_HI_DATA_MASK                                  	0xffffffffffffffffull
#define AR_NL_LCLK_DBG_LM_READ_HI_DATA_BP                                    	0
#define AR_NL_LCLK_DBG_LM_READ_HI_DATA_QW                                    	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_DBG_LM_SNAP_SEL DEFINES
 */
#define AR_NL_LCLK_DBG_LM_SNAP_SEL_SEL_MASK                                  	0x0000000000000007ull
#define AR_NL_LCLK_DBG_LM_SNAP_SEL_SEL_BP                                    	0
#define AR_NL_LCLK_DBG_LM_SNAP_SEL_SEL_QW                                    	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_DBG_LM_SNAP_DLO DEFINES
 */
#define AR_NL_LCLK_DBG_LM_SNAP_DLO_DATA_MASK                                 	0xffffffffffffffffull
#define AR_NL_LCLK_DBG_LM_SNAP_DLO_DATA_BP                                   	0
#define AR_NL_LCLK_DBG_LM_SNAP_DLO_DATA_QW                                   	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_DBG_LM_SNAP_DMID DEFINES
 */
#define AR_NL_LCLK_DBG_LM_SNAP_DMID_DATA_MASK                                	0xffffffffffffffffull
#define AR_NL_LCLK_DBG_LM_SNAP_DMID_DATA_BP                                  	0
#define AR_NL_LCLK_DBG_LM_SNAP_DMID_DATA_QW                                  	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_DBG_LM_SNAP_DHI DEFINES
 */
#define AR_NL_LCLK_DBG_LM_SNAP_DHI_DATA_MASK                                 	0xffffffffffffffffull
#define AR_NL_LCLK_DBG_LM_SNAP_DHI_DATA_BP                                   	0
#define AR_NL_LCLK_DBG_LM_SNAP_DHI_DATA_QW                                   	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_DBG_LM_REM_TRIG DEFINES
 */
#define AR_NL_LCLK_DBG_LM_REM_TRIG_LM_PROP_TO_NL_MASK                        	0x0100000000000000ull
#define AR_NL_LCLK_DBG_LM_REM_TRIG_LM_ENABLE_FROM_MMR_MASK                   	0x00ff000000000000ull
#define AR_NL_LCLK_DBG_LM_REM_TRIG_LM_ENABLE_FROM_NL_MASK                    	0x0000ff0000000000ull
#define AR_NL_LCLK_DBG_LM_REM_TRIG_NIC_PROP_TO_NIC3_MASK                     	0x0000008000000000ull
#define AR_NL_LCLK_DBG_LM_REM_TRIG_NIC_PROP_TO_NIC2_MASK                     	0x0000004000000000ull
#define AR_NL_LCLK_DBG_LM_REM_TRIG_NIC_PROP_TO_NIC1_MASK                     	0x0000002000000000ull
#define AR_NL_LCLK_DBG_LM_REM_TRIG_NIC_PROP_TO_NIC0_MASK                     	0x0000001000000000ull
#define AR_NL_LCLK_DBG_LM_REM_TRIG_LM_PROP_TO_NIC_MASK                       	0x0000000f00000000ull
#define AR_NL_LCLK_DBG_LM_REM_TRIG_LM_ENABLE_FROM_NIC3_MASK                  	0x00000000ff000000ull
#define AR_NL_LCLK_DBG_LM_REM_TRIG_LM_ENABLE_FROM_NIC2_MASK                  	0x0000000000ff0000ull
#define AR_NL_LCLK_DBG_LM_REM_TRIG_LM_ENABLE_FROM_NIC1_MASK                  	0x000000000000ff00ull
#define AR_NL_LCLK_DBG_LM_REM_TRIG_LM_ENABLE_FROM_NIC0_MASK                  	0x00000000000000ffull
#define AR_NL_LCLK_DBG_LM_REM_TRIG_LM_PROP_TO_NL_BP                          	56
#define AR_NL_LCLK_DBG_LM_REM_TRIG_LM_ENABLE_FROM_MMR_BP                     	48
#define AR_NL_LCLK_DBG_LM_REM_TRIG_LM_ENABLE_FROM_NL_BP                      	40
#define AR_NL_LCLK_DBG_LM_REM_TRIG_NIC_PROP_TO_NIC3_BP                       	39
#define AR_NL_LCLK_DBG_LM_REM_TRIG_NIC_PROP_TO_NIC2_BP                       	38
#define AR_NL_LCLK_DBG_LM_REM_TRIG_NIC_PROP_TO_NIC1_BP                       	37
#define AR_NL_LCLK_DBG_LM_REM_TRIG_NIC_PROP_TO_NIC0_BP                       	36
#define AR_NL_LCLK_DBG_LM_REM_TRIG_LM_PROP_TO_NIC_BP                         	32
#define AR_NL_LCLK_DBG_LM_REM_TRIG_LM_ENABLE_FROM_NIC3_BP                    	24
#define AR_NL_LCLK_DBG_LM_REM_TRIG_LM_ENABLE_FROM_NIC2_BP                    	16
#define AR_NL_LCLK_DBG_LM_REM_TRIG_LM_ENABLE_FROM_NIC1_BP                    	8
#define AR_NL_LCLK_DBG_LM_REM_TRIG_LM_ENABLE_FROM_NIC0_BP                    	0
#define AR_NL_LCLK_DBG_LM_REM_TRIG_LM_PROP_TO_NL_QW                          	0
#define AR_NL_LCLK_DBG_LM_REM_TRIG_LM_ENABLE_FROM_MMR_QW                     	0
#define AR_NL_LCLK_DBG_LM_REM_TRIG_LM_ENABLE_FROM_NL_QW                      	0
#define AR_NL_LCLK_DBG_LM_REM_TRIG_NIC_PROP_TO_NIC3_QW                       	0
#define AR_NL_LCLK_DBG_LM_REM_TRIG_NIC_PROP_TO_NIC2_QW                       	0
#define AR_NL_LCLK_DBG_LM_REM_TRIG_NIC_PROP_TO_NIC1_QW                       	0
#define AR_NL_LCLK_DBG_LM_REM_TRIG_NIC_PROP_TO_NIC0_QW                       	0
#define AR_NL_LCLK_DBG_LM_REM_TRIG_LM_PROP_TO_NIC_QW                         	0
#define AR_NL_LCLK_DBG_LM_REM_TRIG_LM_ENABLE_FROM_NIC3_QW                    	0
#define AR_NL_LCLK_DBG_LM_REM_TRIG_LM_ENABLE_FROM_NIC2_QW                    	0
#define AR_NL_LCLK_DBG_LM_REM_TRIG_LM_ENABLE_FROM_NIC1_QW                    	0
#define AR_NL_LCLK_DBG_LM_REM_TRIG_LM_ENABLE_FROM_NIC0_QW                    	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_DBG_LM_TRIG_STS DEFINES
 */
#define AR_NL_LCLK_DBG_LM_TRIG_STS_REM_TRIG1_RCV_LAST_MASK                   	0x0000000000000080ull
#define AR_NL_LCLK_DBG_LM_TRIG_STS_REM_TRIG0_RCV_LAST_MASK                   	0x0000000000000040ull
#define AR_NL_LCLK_DBG_LM_TRIG_STS_REM_TRIG1_RCV_FIRST_MASK                  	0x0000000000000020ull
#define AR_NL_LCLK_DBG_LM_TRIG_STS_REM_TRIG0_RCV_FIRST_MASK                  	0x0000000000000010ull
#define AR_NL_LCLK_DBG_LM_TRIG_STS_REM_TRIG1_RCV_MASK                        	0x0000000000000008ull
#define AR_NL_LCLK_DBG_LM_TRIG_STS_REM_TRIG0_RCV_MASK                        	0x0000000000000004ull
#define AR_NL_LCLK_DBG_LM_TRIG_STS_LCL_TRIG1_RCV_MASK                        	0x0000000000000002ull
#define AR_NL_LCLK_DBG_LM_TRIG_STS_LCL_TRIG0_RCV_MASK                        	0x0000000000000001ull
#define AR_NL_LCLK_DBG_LM_TRIG_STS_REM_TRIG1_RCV_LAST_BP                     	7
#define AR_NL_LCLK_DBG_LM_TRIG_STS_REM_TRIG0_RCV_LAST_BP                     	6
#define AR_NL_LCLK_DBG_LM_TRIG_STS_REM_TRIG1_RCV_FIRST_BP                    	5
#define AR_NL_LCLK_DBG_LM_TRIG_STS_REM_TRIG0_RCV_FIRST_BP                    	4
#define AR_NL_LCLK_DBG_LM_TRIG_STS_REM_TRIG1_RCV_BP                          	3
#define AR_NL_LCLK_DBG_LM_TRIG_STS_REM_TRIG0_RCV_BP                          	2
#define AR_NL_LCLK_DBG_LM_TRIG_STS_LCL_TRIG1_RCV_BP                          	1
#define AR_NL_LCLK_DBG_LM_TRIG_STS_LCL_TRIG0_RCV_BP                          	0
#define AR_NL_LCLK_DBG_LM_TRIG_STS_REM_TRIG1_RCV_LAST_QW                     	0
#define AR_NL_LCLK_DBG_LM_TRIG_STS_REM_TRIG0_RCV_LAST_QW                     	0
#define AR_NL_LCLK_DBG_LM_TRIG_STS_REM_TRIG1_RCV_FIRST_QW                    	0
#define AR_NL_LCLK_DBG_LM_TRIG_STS_REM_TRIG0_RCV_FIRST_QW                    	0
#define AR_NL_LCLK_DBG_LM_TRIG_STS_REM_TRIG1_RCV_QW                          	0
#define AR_NL_LCLK_DBG_LM_TRIG_STS_REM_TRIG0_RCV_QW                          	0
#define AR_NL_LCLK_DBG_LM_TRIG_STS_LCL_TRIG1_RCV_QW                          	0
#define AR_NL_LCLK_DBG_LM_TRIG_STS_LCL_TRIG0_RCV_QW                          	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_DBG_ERRINJ_LM DEFINES
 */
#define AR_NL_LCLK_DBG_ERRINJ_LM_ADDRESS_MASK                                	0x000001ff00000000ull
#define AR_NL_LCLK_DBG_ERRINJ_LM_PARITY_MASK                                 	0x0000000000ff0000ull
#define AR_NL_LCLK_DBG_ERRINJ_LM_TRIGGERED_MASK                              	0x0000000000000008ull
#define AR_NL_LCLK_DBG_ERRINJ_LM_MODE_MASK                                   	0x0000000000000006ull
#define AR_NL_LCLK_DBG_ERRINJ_LM_ENABLE_MASK                                 	0x0000000000000001ull
#define AR_NL_LCLK_DBG_ERRINJ_LM_ADDRESS_BP                                  	32
#define AR_NL_LCLK_DBG_ERRINJ_LM_PARITY_BP                                   	16
#define AR_NL_LCLK_DBG_ERRINJ_LM_TRIGGERED_BP                                	3
#define AR_NL_LCLK_DBG_ERRINJ_LM_MODE_BP                                     	1
#define AR_NL_LCLK_DBG_ERRINJ_LM_ENABLE_BP                                   	0
#define AR_NL_LCLK_DBG_ERRINJ_LM_ADDRESS_QW                                  	0
#define AR_NL_LCLK_DBG_ERRINJ_LM_PARITY_QW                                   	0
#define AR_NL_LCLK_DBG_ERRINJ_LM_TRIGGERED_QW                                	0
#define AR_NL_LCLK_DBG_ERRINJ_LM_MODE_QW                                     	0
#define AR_NL_LCLK_DBG_ERRINJ_LM_ENABLE_QW                                   	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_ERR_INFO_LM_PERR DEFINES
 */
#define AR_NL_LCLK_ERR_INFO_LM_PERR_ADDRESS_MASK                             	0x00000000001ff000ull
#define AR_NL_LCLK_ERR_INFO_LM_PERR_MMR_DETECTED_PERR_MASK                   	0x0000000000000008ull
#define AR_NL_LCLK_ERR_INFO_LM_PERR_ADDRESS_BP                               	12
#define AR_NL_LCLK_ERR_INFO_LM_PERR_MMR_DETECTED_PERR_BP                     	3
#define AR_NL_LCLK_ERR_INFO_LM_PERR_ADDRESS_QW                               	0
#define AR_NL_LCLK_ERR_INFO_LM_PERR_MMR_DETECTED_PERR_QW                     	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_ERR_INFO_LM_PERR_CNT DEFINES
 */
#define AR_NL_LCLK_ERR_INFO_LM_PERR_CNT_CNT_MASK                             	0xffffffffffffffffull
#define AR_NL_LCLK_ERR_INFO_LM_PERR_CNT_CNT_BP                               	0
#define AR_NL_LCLK_ERR_INFO_LM_PERR_CNT_CNT_QW                               	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_DBG_LM_CAP_SEL DEFINES
 */
#define AR_NL_LCLK_DBG_LM_CAP_SEL_DATA_SEL_MASK                              	0x00000000000000ffull
#define AR_NL_LCLK_DBG_LM_CAP_SEL_DATA_SEL_BP                                	0
#define AR_NL_LCLK_DBG_LM_CAP_SEL_DATA_SEL_QW                                	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_DBG_LM_T0_CMP_LO DEFINES
 */
#define AR_NL_LCLK_DBG_LM_T0_CMP_LO_DATA_MASK                                	0xffffffffffffffffull
#define AR_NL_LCLK_DBG_LM_T0_CMP_LO_DATA_BP                                  	0
#define AR_NL_LCLK_DBG_LM_T0_CMP_LO_DATA_QW                                  	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_DBG_LM_T0_CMP_MID DEFINES
 */
#define AR_NL_LCLK_DBG_LM_T0_CMP_MID_DATA_MASK                               	0xffffffffffffffffull
#define AR_NL_LCLK_DBG_LM_T0_CMP_MID_DATA_BP                                 	0
#define AR_NL_LCLK_DBG_LM_T0_CMP_MID_DATA_QW                                 	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_DBG_LM_T0_CMP_HI DEFINES
 */
#define AR_NL_LCLK_DBG_LM_T0_CMP_HI_DATA_MASK                                	0xffffffffffffffffull
#define AR_NL_LCLK_DBG_LM_T0_CMP_HI_DATA_BP                                  	0
#define AR_NL_LCLK_DBG_LM_T0_CMP_HI_DATA_QW                                  	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_DBG_LM_T0_MODE DEFINES
 */
#define AR_NL_LCLK_DBG_LM_T0_MODE_DATA_MASK                                  	0x0000000000000003ull
#define AR_NL_LCLK_DBG_LM_T0_MODE_DATA_BP                                    	0
#define AR_NL_LCLK_DBG_LM_T0_MODE_DATA_QW                                    	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_DBG_LM_T0_MASK_LO DEFINES
 */
#define AR_NL_LCLK_DBG_LM_T0_MASK_LO_DATA_MASK                               	0xffffffffffffffffull
#define AR_NL_LCLK_DBG_LM_T0_MASK_LO_DATA_BP                                 	0
#define AR_NL_LCLK_DBG_LM_T0_MASK_LO_DATA_QW                                 	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_DBG_LM_T0_MASK_MID DEFINES
 */
#define AR_NL_LCLK_DBG_LM_T0_MASK_MID_DATA_MASK                              	0xffffffffffffffffull
#define AR_NL_LCLK_DBG_LM_T0_MASK_MID_DATA_BP                                	0
#define AR_NL_LCLK_DBG_LM_T0_MASK_MID_DATA_QW                                	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_DBG_LM_T0_MASK_HI DEFINES
 */
#define AR_NL_LCLK_DBG_LM_T0_MASK_HI_DATA_MASK                               	0xffffffffffffffffull
#define AR_NL_LCLK_DBG_LM_T0_MASK_HI_DATA_BP                                 	0
#define AR_NL_LCLK_DBG_LM_T0_MASK_HI_DATA_QW                                 	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_DBG_LM_TRIG_SEL DEFINES
 */
#define AR_NL_LCLK_DBG_LM_TRIG_SEL_DATA7_SEL_MASK                            	0xff00000000000000ull
#define AR_NL_LCLK_DBG_LM_TRIG_SEL_DATA6_SEL_MASK                            	0x00ff000000000000ull
#define AR_NL_LCLK_DBG_LM_TRIG_SEL_DATA5_SEL_MASK                            	0x0000ff0000000000ull
#define AR_NL_LCLK_DBG_LM_TRIG_SEL_DATA4_SEL_MASK                            	0x000000ff00000000ull
#define AR_NL_LCLK_DBG_LM_TRIG_SEL_DATA3_SEL_MASK                            	0x00000000ff000000ull
#define AR_NL_LCLK_DBG_LM_TRIG_SEL_DATA2_SEL_MASK                            	0x0000000000ff0000ull
#define AR_NL_LCLK_DBG_LM_TRIG_SEL_DATA1_SEL_MASK                            	0x000000000000ff00ull
#define AR_NL_LCLK_DBG_LM_TRIG_SEL_DATA0_SEL_MASK                            	0x00000000000000ffull
#define AR_NL_LCLK_DBG_LM_TRIG_SEL_DATA7_SEL_BP                              	56
#define AR_NL_LCLK_DBG_LM_TRIG_SEL_DATA6_SEL_BP                              	48
#define AR_NL_LCLK_DBG_LM_TRIG_SEL_DATA5_SEL_BP                              	40
#define AR_NL_LCLK_DBG_LM_TRIG_SEL_DATA4_SEL_BP                              	32
#define AR_NL_LCLK_DBG_LM_TRIG_SEL_DATA3_SEL_BP                              	24
#define AR_NL_LCLK_DBG_LM_TRIG_SEL_DATA2_SEL_BP                              	16
#define AR_NL_LCLK_DBG_LM_TRIG_SEL_DATA1_SEL_BP                              	8
#define AR_NL_LCLK_DBG_LM_TRIG_SEL_DATA0_SEL_BP                              	0
#define AR_NL_LCLK_DBG_LM_TRIG_SEL_DATA7_SEL_QW                              	0
#define AR_NL_LCLK_DBG_LM_TRIG_SEL_DATA6_SEL_QW                              	0
#define AR_NL_LCLK_DBG_LM_TRIG_SEL_DATA5_SEL_QW                              	0
#define AR_NL_LCLK_DBG_LM_TRIG_SEL_DATA4_SEL_QW                              	0
#define AR_NL_LCLK_DBG_LM_TRIG_SEL_DATA3_SEL_QW                              	0
#define AR_NL_LCLK_DBG_LM_TRIG_SEL_DATA2_SEL_QW                              	0
#define AR_NL_LCLK_DBG_LM_TRIG_SEL_DATA1_SEL_QW                              	0
#define AR_NL_LCLK_DBG_LM_TRIG_SEL_DATA0_SEL_QW                              	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_DBG_LM_T1_CMP_LO DEFINES
 */
#define AR_NL_LCLK_DBG_LM_T1_CMP_LO_DATA_MASK                                	0xffffffffffffffffull
#define AR_NL_LCLK_DBG_LM_T1_CMP_LO_DATA_BP                                  	0
#define AR_NL_LCLK_DBG_LM_T1_CMP_LO_DATA_QW                                  	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_DBG_LM_T1_CMP_MID DEFINES
 */
#define AR_NL_LCLK_DBG_LM_T1_CMP_MID_DATA_MASK                               	0xffffffffffffffffull
#define AR_NL_LCLK_DBG_LM_T1_CMP_MID_DATA_BP                                 	0
#define AR_NL_LCLK_DBG_LM_T1_CMP_MID_DATA_QW                                 	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_DBG_LM_T1_CMP_HI DEFINES
 */
#define AR_NL_LCLK_DBG_LM_T1_CMP_HI_DATA_MASK                                	0xffffffffffffffffull
#define AR_NL_LCLK_DBG_LM_T1_CMP_HI_DATA_BP                                  	0
#define AR_NL_LCLK_DBG_LM_T1_CMP_HI_DATA_QW                                  	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_DBG_LM_T1_MODE DEFINES
 */
#define AR_NL_LCLK_DBG_LM_T1_MODE_DATA_MASK                                  	0x0000000000000003ull
#define AR_NL_LCLK_DBG_LM_T1_MODE_DATA_BP                                    	0
#define AR_NL_LCLK_DBG_LM_T1_MODE_DATA_QW                                    	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_DBG_LM_T1_MASK_LO DEFINES
 */
#define AR_NL_LCLK_DBG_LM_T1_MASK_LO_DATA_MASK                               	0xffffffffffffffffull
#define AR_NL_LCLK_DBG_LM_T1_MASK_LO_DATA_BP                                 	0
#define AR_NL_LCLK_DBG_LM_T1_MASK_LO_DATA_QW                                 	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_DBG_LM_T1_MASK_MID DEFINES
 */
#define AR_NL_LCLK_DBG_LM_T1_MASK_MID_DATA_MASK                              	0xffffffffffffffffull
#define AR_NL_LCLK_DBG_LM_T1_MASK_MID_DATA_BP                                	0
#define AR_NL_LCLK_DBG_LM_T1_MASK_MID_DATA_QW                                	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_DBG_LM_T1_MASK_HI DEFINES
 */
#define AR_NL_LCLK_DBG_LM_T1_MASK_HI_DATA_MASK                               	0xffffffffffffffffull
#define AR_NL_LCLK_DBG_LM_T1_MASK_HI_DATA_BP                                 	0
#define AR_NL_LCLK_DBG_LM_T1_MASK_HI_DATA_QW                                 	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_NL_LCLK_DBG_LM_MUX_SEL DEFINES
 */
#define AR_NL_LCLK_DBG_LM_MUX_SEL_CAP_SEL_MASK                               	0x0000000000ff0000ull
#define AR_NL_LCLK_DBG_LM_MUX_SEL_TRIG1_SEL_MASK                             	0x000000000000ff00ull
#define AR_NL_LCLK_DBG_LM_MUX_SEL_TRIG0_SEL_MASK                             	0x00000000000000ffull
#define AR_NL_LCLK_DBG_LM_MUX_SEL_DST_15_0_MASK                              	0x000000000000ffffull
#define AR_NL_LCLK_DBG_LM_MUX_SEL_CAP_SEL_BP                                 	16
#define AR_NL_LCLK_DBG_LM_MUX_SEL_TRIG1_SEL_BP                               	8
#define AR_NL_LCLK_DBG_LM_MUX_SEL_TRIG0_SEL_BP                               	0
#define AR_NL_LCLK_DBG_LM_MUX_SEL_DST_15_0_BP                                	0
#define AR_NL_LCLK_DBG_LM_MUX_SEL_CAP_SEL_QW                                 	0
#define AR_NL_LCLK_DBG_LM_MUX_SEL_TRIG1_SEL_QW                               	0
#define AR_NL_LCLK_DBG_LM_MUX_SEL_TRIG0_SEL_QW                               	0
#define AR_NL_LCLK_DBG_LM_MUX_SEL_DST_15_0_QW                                	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */



/*
 *  AR NL_LCLK MACROS
 */
#ifndef RD_FIELD
#define RD_FIELD(d, bp, m)	(((d)&(m))>>(bp))
#endif
#ifndef WR_FIELD
#define WR_FIELD(mmr, d, bp, m)	(mmr = (((mmr) & ~(m)) | ((((uint64_t)(d))<<(bp)) & (m))))
#endif
#define RF_AR_NL_LCLK_DBG_LM_CTL_LM_RST(mmr)                         	RD_FIELD(mmr,\
									AR_NL_LCLK_DBG_LM_CTL_LM_RST_BP,\
									AR_NL_LCLK_DBG_LM_CTL_LM_RST_MASK)
#define WF_AR_NL_LCLK_DBG_LM_CTL_LM_RST(mmr,v)                       	WR_FIELD(mmr,v,\
									AR_NL_LCLK_DBG_LM_CTL_LM_RST_BP,\
									AR_NL_LCLK_DBG_LM_CTL_LM_RST_MASK)
#define RF_AR_NL_LCLK_DBG_LM_CTL_LM_TRIG_STATE(mmr)                  	RD_FIELD(mmr,\
									AR_NL_LCLK_DBG_LM_CTL_LM_TRIG_STATE_BP,\
									AR_NL_LCLK_DBG_LM_CTL_LM_TRIG_STATE_MASK)
#define WF_AR_NL_LCLK_DBG_LM_CTL_LM_TRIG_STATE(mmr,v)                	WR_FIELD(mmr,v,\
									AR_NL_LCLK_DBG_LM_CTL_LM_TRIG_STATE_BP,\
									AR_NL_LCLK_DBG_LM_CTL_LM_TRIG_STATE_MASK)
#define RF_AR_NL_LCLK_DBG_LM_CTL_LM_CTL_T0_CNT(mmr)                  	RD_FIELD(mmr,\
									AR_NL_LCLK_DBG_LM_CTL_LM_CTL_T0_CNT_BP,\
									AR_NL_LCLK_DBG_LM_CTL_LM_CTL_T0_CNT_MASK)
#define WF_AR_NL_LCLK_DBG_LM_CTL_LM_CTL_T0_CNT(mmr,v)                	WR_FIELD(mmr,v,\
									AR_NL_LCLK_DBG_LM_CTL_LM_CTL_T0_CNT_BP,\
									AR_NL_LCLK_DBG_LM_CTL_LM_CTL_T0_CNT_MASK)
#define RF_AR_NL_LCLK_DBG_LM_CTL_LM_CTL_T1_CNT(mmr)                  	RD_FIELD(mmr,\
									AR_NL_LCLK_DBG_LM_CTL_LM_CTL_T1_CNT_BP,\
									AR_NL_LCLK_DBG_LM_CTL_LM_CTL_T1_CNT_MASK)
#define WF_AR_NL_LCLK_DBG_LM_CTL_LM_CTL_T1_CNT(mmr,v)                	WR_FIELD(mmr,v,\
									AR_NL_LCLK_DBG_LM_CTL_LM_CTL_T1_CNT_BP,\
									AR_NL_LCLK_DBG_LM_CTL_LM_CTL_T1_CNT_MASK)
#define RF_AR_NL_LCLK_DBG_LM_CTL_LM_TRIG_EN(mmr)                     	RD_FIELD(mmr,\
									AR_NL_LCLK_DBG_LM_CTL_LM_TRIG_EN_BP,\
									AR_NL_LCLK_DBG_LM_CTL_LM_TRIG_EN_MASK)
#define WF_AR_NL_LCLK_DBG_LM_CTL_LM_TRIG_EN(mmr,v)                   	WR_FIELD(mmr,v,\
									AR_NL_LCLK_DBG_LM_CTL_LM_TRIG_EN_BP,\
									AR_NL_LCLK_DBG_LM_CTL_LM_TRIG_EN_MASK)
#define RF_AR_NL_LCLK_DBG_LM_CTL_LM_CTL_MODE(mmr)                    	RD_FIELD(mmr,\
									AR_NL_LCLK_DBG_LM_CTL_LM_CTL_MODE_BP,\
									AR_NL_LCLK_DBG_LM_CTL_LM_CTL_MODE_MASK)
#define WF_AR_NL_LCLK_DBG_LM_CTL_LM_CTL_MODE(mmr,v)                  	WR_FIELD(mmr,v,\
									AR_NL_LCLK_DBG_LM_CTL_LM_CTL_MODE_BP,\
									AR_NL_LCLK_DBG_LM_CTL_LM_CTL_MODE_MASK)
#define RF_AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_NIC_FULL(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_NIC_FULL_BP,\
									AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_NIC_FULL_MASK)
#define WF_AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_NIC_FULL(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_NIC_FULL_BP,\
									AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_NIC_FULL_MASK)
#define RF_AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_HALT_REQ(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_HALT_REQ_BP,\
									AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_HALT_REQ_MASK)
#define WF_AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_HALT_REQ(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_HALT_REQ_BP,\
									AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_HALT_REQ_MASK)
#define RF_AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_NIC_CREDITS_11_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_NIC_CREDITS_11_0_BP,\
									AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_NIC_CREDITS_11_0_MASK)
#define WF_AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_NIC_CREDITS_11_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_NIC_CREDITS_11_0_BP,\
									AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_NIC_CREDITS_11_0_MASK)
#define RF_AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_Q_EN_LB_SB_3_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_Q_EN_LB_SB_3_0_BP,\
									AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_Q_EN_LB_SB_3_0_MASK)
#define WF_AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_Q_EN_LB_SB_3_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_Q_EN_LB_SB_3_0_BP,\
									AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_Q_EN_LB_SB_3_0_MASK)
#define RF_AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_Q_EN_NIC_SB_3_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_Q_EN_NIC_SB_3_0_BP,\
									AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_Q_EN_NIC_SB_3_0_MASK)
#define WF_AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_Q_EN_NIC_SB_3_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_Q_EN_NIC_SB_3_0_BP,\
									AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_Q_EN_NIC_SB_3_0_MASK)
#define RF_AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_Q_ENABLE_3_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_Q_ENABLE_3_0_BP,\
									AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_Q_ENABLE_3_0_MASK)
#define WF_AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_Q_ENABLE_3_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_Q_ENABLE_3_0_BP,\
									AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_Q_ENABLE_3_0_MASK)
#define RF_AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_KILL_PKT_1(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_KILL_PKT_1_BP,\
									AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_KILL_PKT_1_MASK)
#define WF_AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_KILL_PKT_1(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_KILL_PKT_1_BP,\
									AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_KILL_PKT_1_MASK)
#define RF_AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_KILL_PKT_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_KILL_PKT_0_BP,\
									AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_KILL_PKT_0_MASK)
#define WF_AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_KILL_PKT_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_KILL_PKT_0_BP,\
									AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_KILL_PKT_0_MASK)
#define RF_AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_LB_SB_3_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_LB_SB_3_0_BP,\
									AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_LB_SB_3_0_MASK)
#define WF_AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_LB_SB_3_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_LB_SB_3_0_BP,\
									AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_LB_SB_3_0_MASK)
#define RF_AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_NIC_SB_3_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_NIC_SB_3_0_BP,\
									AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_NIC_SB_3_0_MASK)
#define WF_AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_NIC_SB_3_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_NIC_SB_3_0_BP,\
									AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_NIC_SB_3_0_MASK)
#define RF_AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_Q_DATA(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_Q_DATA_BP,\
									AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_Q_DATA_MASK)
#define WF_AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_Q_DATA(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_Q_DATA_BP,\
									AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_Q_DATA_MASK)
#define RF_AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_Q_HEAD(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_Q_HEAD_BP,\
									AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_Q_HEAD_MASK)
#define WF_AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_Q_HEAD(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_Q_HEAD_BP,\
									AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_Q_HEAD_MASK)
#define RF_AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_Q_FLIT_CNTR_6_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_Q_FLIT_CNTR_6_0_BP,\
									AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_Q_FLIT_CNTR_6_0_MASK)
#define WF_AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_Q_FLIT_CNTR_6_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_Q_FLIT_CNTR_6_0_BP,\
									AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_Q_FLIT_CNTR_6_0_MASK)
#define RF_AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_LB_SB_3_OR_REQ_SB_3(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_LB_SB_3_OR_REQ_SB_3_BP,\
									AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_LB_SB_3_OR_REQ_SB_3_MASK)
#define WF_AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_LB_SB_3_OR_REQ_SB_3(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_LB_SB_3_OR_REQ_SB_3_BP,\
									AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_LB_SB_3_OR_REQ_SB_3_MASK)
#define RF_AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_LB_SB_2_OR_REQ_SB_2(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_LB_SB_2_OR_REQ_SB_2_BP,\
									AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_LB_SB_2_OR_REQ_SB_2_MASK)
#define WF_AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_LB_SB_2_OR_REQ_SB_2(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_LB_SB_2_OR_REQ_SB_2_BP,\
									AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_LB_SB_2_OR_REQ_SB_2_MASK)
#define RF_AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_LB_SB_1_OR_REQ_SB_1(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_LB_SB_1_OR_REQ_SB_1_BP,\
									AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_LB_SB_1_OR_REQ_SB_1_MASK)
#define WF_AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_LB_SB_1_OR_REQ_SB_1(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_LB_SB_1_OR_REQ_SB_1_BP,\
									AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_LB_SB_1_OR_REQ_SB_1_MASK)
#define RF_AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_LB_SB_0_OR_REQ_SB_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_LB_SB_0_OR_REQ_SB_0_BP,\
									AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_LB_SB_0_OR_REQ_SB_0_MASK)
#define WF_AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_LB_SB_0_OR_REQ_SB_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_LB_SB_0_OR_REQ_SB_0_BP,\
									AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_LB_SB_0_OR_REQ_SB_0_MASK)
#define RF_AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_PARITY_3(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_PARITY_3_BP,\
									AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_PARITY_3_MASK)
#define WF_AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_PARITY_3(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_PARITY_3_BP,\
									AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_PARITY_3_MASK)
#define RF_AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_RC_1(mmr)  	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_RC_1_BP,\
									AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_RC_1_MASK)
#define WF_AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_RC_1(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_RC_1_BP,\
									AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_RC_1_MASK)
#define RF_AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_LSTATUS_5_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_LSTATUS_5_0_BP,\
									AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_LSTATUS_5_0_MASK)
#define WF_AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_LSTATUS_5_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_LSTATUS_5_0_BP,\
									AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_LSTATUS_5_0_MASK)
#define RF_AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_LB(mmr)    	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_LB_BP,\
									AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_LB_MASK)
#define WF_AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_LB(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_LB_BP,\
									AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_LB_MASK)
#define RF_AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_PORTID_2_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_PORTID_2_0_BP,\
									AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_PORTID_2_0_MASK)
#define WF_AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_PORTID_2_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_PORTID_2_0_BP,\
									AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_PORTID_2_0_MASK)
#define RF_AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_TGTID_1_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_TGTID_1_0_BP,\
									AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_TGTID_1_0_MASK)
#define WF_AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_TGTID_1_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_TGTID_1_0_BP,\
									AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_TGTID_1_0_MASK)
#define RF_AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_UNUSED_129_125(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_UNUSED_129_125_BP,\
									AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_UNUSED_129_125_MASK)
#define WF_AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_UNUSED_129_125(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_UNUSED_129_125_BP,\
									AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_HI_NETLINK_UNUSED_129_125_MASK)
#define RF_AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_MID_NETLINK_UNUSED_129_125(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_MID_NETLINK_UNUSED_129_125_BP,\
									AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_MID_NETLINK_UNUSED_129_125_MASK)
#define WF_AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_MID_NETLINK_UNUSED_129_125(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_MID_NETLINK_UNUSED_129_125_BP,\
									AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_MID_NETLINK_UNUSED_129_125_MASK)
#define RF_AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_MID_NETLINK_SSID_8_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_MID_NETLINK_SSID_8_0_BP,\
									AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_MID_NETLINK_SSID_8_0_MASK)
#define WF_AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_MID_NETLINK_SSID_8_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_MID_NETLINK_SSID_8_0_BP,\
									AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_MID_NETLINK_SSID_8_0_MASK)
#define RF_AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_MID_NETLINK_ADDR_5_2(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_MID_NETLINK_ADDR_5_2_BP,\
									AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_MID_NETLINK_ADDR_5_2_MASK)
#define WF_AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_MID_NETLINK_ADDR_5_2(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_MID_NETLINK_ADDR_5_2_BP,\
									AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_MID_NETLINK_ADDR_5_2_MASK)
#define RF_AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_MID_NETLINK_CNT_BM_3_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_MID_NETLINK_CNT_BM_3_0_BP,\
									AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_MID_NETLINK_CNT_BM_3_0_MASK)
#define WF_AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_MID_NETLINK_CNT_BM_3_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_MID_NETLINK_CNT_BM_3_0_BP,\
									AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_MID_NETLINK_CNT_BM_3_0_MASK)
#define RF_AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_MID_NETLINK_PARITY_2(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_MID_NETLINK_PARITY_2_BP,\
									AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_MID_NETLINK_PARITY_2_MASK)
#define WF_AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_MID_NETLINK_PARITY_2(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_MID_NETLINK_PARITY_2_BP,\
									AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_MID_NETLINK_PARITY_2_MASK)
#define RF_AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_MID_NETLINK_RC_0(mmr) 	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_MID_NETLINK_RC_0_BP,\
									AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_MID_NETLINK_RC_0_MASK)
#define WF_AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_MID_NETLINK_RC_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_MID_NETLINK_RC_0_BP,\
									AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_MID_NETLINK_RC_0_MASK)
#define RF_AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_MID_NETLINK_PKTID_11_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_MID_NETLINK_PKTID_11_0_BP,\
									AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_MID_NETLINK_PKTID_11_0_MASK)
#define WF_AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_MID_NETLINK_PKTID_11_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_MID_NETLINK_PKTID_11_0_BP,\
									AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_MID_NETLINK_PKTID_11_0_MASK)
#define RF_AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_MID_NETLINK_MDH_11_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_MID_NETLINK_MDH_11_0_BP,\
									AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_MID_NETLINK_MDH_11_0_MASK)
#define WF_AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_MID_NETLINK_MDH_11_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_MID_NETLINK_MDH_11_0_BP,\
									AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_MID_NETLINK_MDH_11_0_MASK)
#define RF_AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_MID_NETLINK_RC_2(mmr) 	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_MID_NETLINK_RC_2_BP,\
									AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_MID_NETLINK_RC_2_MASK)
#define WF_AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_MID_NETLINK_RC_2(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_MID_NETLINK_RC_2_BP,\
									AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_MID_NETLINK_RC_2_MASK)
#define RF_AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_MID_NETLINK_REQCMD_8_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_MID_NETLINK_REQCMD_8_0_BP,\
									AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_MID_NETLINK_REQCMD_8_0_MASK)
#define WF_AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_MID_NETLINK_REQCMD_8_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_MID_NETLINK_REQCMD_8_0_BP,\
									AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_MID_NETLINK_REQCMD_8_0_MASK)
#define RF_AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_MID_NETLINK_PARITY_1(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_MID_NETLINK_PARITY_1_BP,\
									AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_MID_NETLINK_PARITY_1_MASK)
#define WF_AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_MID_NETLINK_PARITY_1(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_MID_NETLINK_PARITY_1_BP,\
									AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_MID_NETLINK_PARITY_1_MASK)
#define RF_AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_MID_NETLINK_UV(mmr)   	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_MID_NETLINK_UV_BP,\
									AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_MID_NETLINK_UV_MASK)
#define WF_AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_MID_NETLINK_UV(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_MID_NETLINK_UV_BP,\
									AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_MID_NETLINK_UV_MASK)
#define RF_AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_MID_NETLINK_ADDR_39_6(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_MID_NETLINK_ADDR_39_6_BP,\
									AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_MID_NETLINK_ADDR_39_6_MASK)
#define WF_AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_MID_NETLINK_ADDR_39_6(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_MID_NETLINK_ADDR_39_6_BP,\
									AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_MID_NETLINK_ADDR_39_6_MASK)
#define RF_AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_LO_NETLINK_ADDR_39_6(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_LO_NETLINK_ADDR_39_6_BP,\
									AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_LO_NETLINK_ADDR_39_6_MASK)
#define WF_AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_LO_NETLINK_ADDR_39_6(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_LO_NETLINK_ADDR_39_6_BP,\
									AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_LO_NETLINK_ADDR_39_6_MASK)
#define RF_AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_LO_NETLINK_PARITY_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_LO_NETLINK_PARITY_0_BP,\
									AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_LO_NETLINK_PARITY_0_MASK)
#define WF_AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_LO_NETLINK_PARITY_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_LO_NETLINK_PARITY_0_BP,\
									AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_LO_NETLINK_PARITY_0_MASK)
#define RF_AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_LO_NETLINK_UNUSUED(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_LO_NETLINK_UNUSUED_BP,\
									AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_LO_NETLINK_UNUSUED_MASK)
#define WF_AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_LO_NETLINK_UNUSUED(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_LO_NETLINK_UNUSUED_BP,\
									AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_LO_NETLINK_UNUSUED_MASK)
#define RF_AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_LO_NETLINK_PKEY_15_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_LO_NETLINK_PKEY_15_0_BP,\
									AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_LO_NETLINK_PKEY_15_0_MASK)
#define WF_AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_LO_NETLINK_PKEY_15_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_LO_NETLINK_PKEY_15_0_BP,\
									AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_LO_NETLINK_PKEY_15_0_MASK)
#define RF_AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_LO_NETLINK_DSTID_1_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_LO_NETLINK_DSTID_1_0_BP,\
									AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_LO_NETLINK_DSTID_1_0_MASK)
#define WF_AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_LO_NETLINK_DSTID_1_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_LO_NETLINK_DSTID_1_0_BP,\
									AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_LO_NETLINK_DSTID_1_0_MASK)
#define RF_AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_LO_NETLINK_DST_15_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_LO_NETLINK_DST_15_0_BP,\
									AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_LO_NETLINK_DST_15_0_MASK)
#define WF_AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_LO_NETLINK_DST_15_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_LO_NETLINK_DST_15_0_BP,\
									AR_NL_LCLK_REQ_TILETONIC2_LB_CCLK_A_LO_NETLINK_DST_15_0_MASK)
#define RF_AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_NIC_FULL(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_NIC_FULL_BP,\
									AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_NIC_FULL_MASK)
#define WF_AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_NIC_FULL(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_NIC_FULL_BP,\
									AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_NIC_FULL_MASK)
#define RF_AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_HALT_REQ(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_HALT_REQ_BP,\
									AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_HALT_REQ_MASK)
#define WF_AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_HALT_REQ(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_HALT_REQ_BP,\
									AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_HALT_REQ_MASK)
#define RF_AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_NIC_CREDITS_11_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_NIC_CREDITS_11_0_BP,\
									AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_NIC_CREDITS_11_0_MASK)
#define WF_AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_NIC_CREDITS_11_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_NIC_CREDITS_11_0_BP,\
									AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_NIC_CREDITS_11_0_MASK)
#define RF_AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_Q_EN_LB_SB_3_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_Q_EN_LB_SB_3_0_BP,\
									AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_Q_EN_LB_SB_3_0_MASK)
#define WF_AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_Q_EN_LB_SB_3_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_Q_EN_LB_SB_3_0_BP,\
									AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_Q_EN_LB_SB_3_0_MASK)
#define RF_AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_Q_EN_NIC_SB_3_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_Q_EN_NIC_SB_3_0_BP,\
									AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_Q_EN_NIC_SB_3_0_MASK)
#define WF_AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_Q_EN_NIC_SB_3_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_Q_EN_NIC_SB_3_0_BP,\
									AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_Q_EN_NIC_SB_3_0_MASK)
#define RF_AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_Q_ENABLE_3_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_Q_ENABLE_3_0_BP,\
									AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_Q_ENABLE_3_0_MASK)
#define WF_AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_Q_ENABLE_3_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_Q_ENABLE_3_0_BP,\
									AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_Q_ENABLE_3_0_MASK)
#define RF_AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_KILL_PKT_1(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_KILL_PKT_1_BP,\
									AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_KILL_PKT_1_MASK)
#define WF_AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_KILL_PKT_1(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_KILL_PKT_1_BP,\
									AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_KILL_PKT_1_MASK)
#define RF_AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_KILL_PKT_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_KILL_PKT_0_BP,\
									AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_KILL_PKT_0_MASK)
#define WF_AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_KILL_PKT_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_KILL_PKT_0_BP,\
									AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_KILL_PKT_0_MASK)
#define RF_AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_LB_SB_3_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_LB_SB_3_0_BP,\
									AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_LB_SB_3_0_MASK)
#define WF_AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_LB_SB_3_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_LB_SB_3_0_BP,\
									AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_LB_SB_3_0_MASK)
#define RF_AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_NIC_SB_3_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_NIC_SB_3_0_BP,\
									AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_NIC_SB_3_0_MASK)
#define WF_AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_NIC_SB_3_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_NIC_SB_3_0_BP,\
									AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_NIC_SB_3_0_MASK)
#define RF_AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_Q_DATA(mmr)  	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_Q_DATA_BP,\
									AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_Q_DATA_MASK)
#define WF_AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_Q_DATA(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_Q_DATA_BP,\
									AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_Q_DATA_MASK)
#define RF_AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_Q_HEAD(mmr)  	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_Q_HEAD_BP,\
									AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_Q_HEAD_MASK)
#define WF_AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_Q_HEAD(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_Q_HEAD_BP,\
									AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_Q_HEAD_MASK)
#define RF_AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_Q_FLIT_CNTR_6_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_Q_FLIT_CNTR_6_0_BP,\
									AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_Q_FLIT_CNTR_6_0_MASK)
#define WF_AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_Q_FLIT_CNTR_6_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_Q_FLIT_CNTR_6_0_BP,\
									AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_Q_FLIT_CNTR_6_0_MASK)
#define RF_AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_LB_SB_3_OR_REQ_SB_3(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_LB_SB_3_OR_REQ_SB_3_BP,\
									AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_LB_SB_3_OR_REQ_SB_3_MASK)
#define WF_AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_LB_SB_3_OR_REQ_SB_3(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_LB_SB_3_OR_REQ_SB_3_BP,\
									AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_LB_SB_3_OR_REQ_SB_3_MASK)
#define RF_AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_LB_SB_2_OR_REQ_SB_2(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_LB_SB_2_OR_REQ_SB_2_BP,\
									AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_LB_SB_2_OR_REQ_SB_2_MASK)
#define WF_AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_LB_SB_2_OR_REQ_SB_2(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_LB_SB_2_OR_REQ_SB_2_BP,\
									AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_LB_SB_2_OR_REQ_SB_2_MASK)
#define RF_AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_LB_SB_1_OR_REQ_SB_1(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_LB_SB_1_OR_REQ_SB_1_BP,\
									AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_LB_SB_1_OR_REQ_SB_1_MASK)
#define WF_AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_LB_SB_1_OR_REQ_SB_1(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_LB_SB_1_OR_REQ_SB_1_BP,\
									AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_LB_SB_1_OR_REQ_SB_1_MASK)
#define RF_AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_LB_SB_0_OR_REQ_SB_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_LB_SB_0_OR_REQ_SB_0_BP,\
									AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_LB_SB_0_OR_REQ_SB_0_MASK)
#define WF_AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_LB_SB_0_OR_REQ_SB_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_LB_SB_0_OR_REQ_SB_0_BP,\
									AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_LB_SB_0_OR_REQ_SB_0_MASK)
#define RF_AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_PARITY_3(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_PARITY_3_BP,\
									AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_PARITY_3_MASK)
#define WF_AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_PARITY_3(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_PARITY_3_BP,\
									AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_PARITY_3_MASK)
#define RF_AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_RC_1(mmr)    	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_RC_1_BP,\
									AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_RC_1_MASK)
#define WF_AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_RC_1(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_RC_1_BP,\
									AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_RC_1_MASK)
#define RF_AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_LSTATUS_5_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_LSTATUS_5_0_BP,\
									AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_LSTATUS_5_0_MASK)
#define WF_AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_LSTATUS_5_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_LSTATUS_5_0_BP,\
									AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_LSTATUS_5_0_MASK)
#define RF_AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_LB(mmr)      	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_LB_BP,\
									AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_LB_MASK)
#define WF_AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_LB(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_LB_BP,\
									AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_LB_MASK)
#define RF_AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_PORTID_2_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_PORTID_2_0_BP,\
									AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_PORTID_2_0_MASK)
#define WF_AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_PORTID_2_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_PORTID_2_0_BP,\
									AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_PORTID_2_0_MASK)
#define RF_AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_TGTID_1_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_TGTID_1_0_BP,\
									AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_TGTID_1_0_MASK)
#define WF_AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_TGTID_1_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_TGTID_1_0_BP,\
									AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_TGTID_1_0_MASK)
#define RF_AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_UNUSED_129_125(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_UNUSED_129_125_BP,\
									AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_UNUSED_129_125_MASK)
#define WF_AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_UNUSED_129_125(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_UNUSED_129_125_BP,\
									AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_HI_NETLINK_UNUSED_129_125_MASK)
#define RF_AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_MID_NETLINK_UNUSED_129_125(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_MID_NETLINK_UNUSED_129_125_BP,\
									AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_MID_NETLINK_UNUSED_129_125_MASK)
#define WF_AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_MID_NETLINK_UNUSED_129_125(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_MID_NETLINK_UNUSED_129_125_BP,\
									AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_MID_NETLINK_UNUSED_129_125_MASK)
#define RF_AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_MID_NETLINK_SSID_8_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_MID_NETLINK_SSID_8_0_BP,\
									AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_MID_NETLINK_SSID_8_0_MASK)
#define WF_AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_MID_NETLINK_SSID_8_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_MID_NETLINK_SSID_8_0_BP,\
									AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_MID_NETLINK_SSID_8_0_MASK)
#define RF_AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_MID_NETLINK_ADDR_5_2(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_MID_NETLINK_ADDR_5_2_BP,\
									AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_MID_NETLINK_ADDR_5_2_MASK)
#define WF_AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_MID_NETLINK_ADDR_5_2(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_MID_NETLINK_ADDR_5_2_BP,\
									AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_MID_NETLINK_ADDR_5_2_MASK)
#define RF_AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_MID_NETLINK_CNT_BM_3_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_MID_NETLINK_CNT_BM_3_0_BP,\
									AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_MID_NETLINK_CNT_BM_3_0_MASK)
#define WF_AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_MID_NETLINK_CNT_BM_3_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_MID_NETLINK_CNT_BM_3_0_BP,\
									AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_MID_NETLINK_CNT_BM_3_0_MASK)
#define RF_AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_MID_NETLINK_PARITY_2(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_MID_NETLINK_PARITY_2_BP,\
									AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_MID_NETLINK_PARITY_2_MASK)
#define WF_AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_MID_NETLINK_PARITY_2(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_MID_NETLINK_PARITY_2_BP,\
									AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_MID_NETLINK_PARITY_2_MASK)
#define RF_AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_MID_NETLINK_RC_0(mmr)   	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_MID_NETLINK_RC_0_BP,\
									AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_MID_NETLINK_RC_0_MASK)
#define WF_AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_MID_NETLINK_RC_0(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_MID_NETLINK_RC_0_BP,\
									AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_MID_NETLINK_RC_0_MASK)
#define RF_AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_MID_NETLINK_PKTID_11_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_MID_NETLINK_PKTID_11_0_BP,\
									AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_MID_NETLINK_PKTID_11_0_MASK)
#define WF_AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_MID_NETLINK_PKTID_11_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_MID_NETLINK_PKTID_11_0_BP,\
									AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_MID_NETLINK_PKTID_11_0_MASK)
#define RF_AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_MID_NETLINK_MDH_11_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_MID_NETLINK_MDH_11_0_BP,\
									AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_MID_NETLINK_MDH_11_0_MASK)
#define WF_AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_MID_NETLINK_MDH_11_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_MID_NETLINK_MDH_11_0_BP,\
									AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_MID_NETLINK_MDH_11_0_MASK)
#define RF_AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_MID_NETLINK_RC_2(mmr)   	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_MID_NETLINK_RC_2_BP,\
									AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_MID_NETLINK_RC_2_MASK)
#define WF_AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_MID_NETLINK_RC_2(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_MID_NETLINK_RC_2_BP,\
									AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_MID_NETLINK_RC_2_MASK)
#define RF_AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_MID_NETLINK_REQCMD_8_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_MID_NETLINK_REQCMD_8_0_BP,\
									AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_MID_NETLINK_REQCMD_8_0_MASK)
#define WF_AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_MID_NETLINK_REQCMD_8_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_MID_NETLINK_REQCMD_8_0_BP,\
									AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_MID_NETLINK_REQCMD_8_0_MASK)
#define RF_AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_MID_NETLINK_PARITY_1(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_MID_NETLINK_PARITY_1_BP,\
									AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_MID_NETLINK_PARITY_1_MASK)
#define WF_AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_MID_NETLINK_PARITY_1(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_MID_NETLINK_PARITY_1_BP,\
									AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_MID_NETLINK_PARITY_1_MASK)
#define RF_AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_MID_NETLINK_UV(mmr)     	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_MID_NETLINK_UV_BP,\
									AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_MID_NETLINK_UV_MASK)
#define WF_AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_MID_NETLINK_UV(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_MID_NETLINK_UV_BP,\
									AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_MID_NETLINK_UV_MASK)
#define RF_AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_MID_NETLINK_ADDR_39_6(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_MID_NETLINK_ADDR_39_6_BP,\
									AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_MID_NETLINK_ADDR_39_6_MASK)
#define WF_AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_MID_NETLINK_ADDR_39_6(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_MID_NETLINK_ADDR_39_6_BP,\
									AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_MID_NETLINK_ADDR_39_6_MASK)
#define RF_AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_LO_NETLINK_ADDR_39_6(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_LO_NETLINK_ADDR_39_6_BP,\
									AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_LO_NETLINK_ADDR_39_6_MASK)
#define WF_AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_LO_NETLINK_ADDR_39_6(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_LO_NETLINK_ADDR_39_6_BP,\
									AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_LO_NETLINK_ADDR_39_6_MASK)
#define RF_AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_LO_NETLINK_PARITY_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_LO_NETLINK_PARITY_0_BP,\
									AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_LO_NETLINK_PARITY_0_MASK)
#define WF_AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_LO_NETLINK_PARITY_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_LO_NETLINK_PARITY_0_BP,\
									AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_LO_NETLINK_PARITY_0_MASK)
#define RF_AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_LO_NETLINK_UNUSUED(mmr) 	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_LO_NETLINK_UNUSUED_BP,\
									AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_LO_NETLINK_UNUSUED_MASK)
#define WF_AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_LO_NETLINK_UNUSUED(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_LO_NETLINK_UNUSUED_BP,\
									AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_LO_NETLINK_UNUSUED_MASK)
#define RF_AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_LO_NETLINK_PKEY_15_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_LO_NETLINK_PKEY_15_0_BP,\
									AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_LO_NETLINK_PKEY_15_0_MASK)
#define WF_AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_LO_NETLINK_PKEY_15_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_LO_NETLINK_PKEY_15_0_BP,\
									AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_LO_NETLINK_PKEY_15_0_MASK)
#define RF_AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_LO_NETLINK_DSTID_1_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_LO_NETLINK_DSTID_1_0_BP,\
									AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_LO_NETLINK_DSTID_1_0_MASK)
#define WF_AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_LO_NETLINK_DSTID_1_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_LO_NETLINK_DSTID_1_0_BP,\
									AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_LO_NETLINK_DSTID_1_0_MASK)
#define RF_AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_LO_NETLINK_DST_15_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_LO_NETLINK_DST_15_0_BP,\
									AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_LO_NETLINK_DST_15_0_MASK)
#define WF_AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_LO_NETLINK_DST_15_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_LO_NETLINK_DST_15_0_BP,\
									AR_NL_LCLK_REQ_TILETONIC3_CCLK_10_LO_NETLINK_DST_15_0_MASK)
#define RF_AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_NIC_FULL(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_NIC_FULL_BP,\
									AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_NIC_FULL_MASK)
#define WF_AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_NIC_FULL(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_NIC_FULL_BP,\
									AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_NIC_FULL_MASK)
#define RF_AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_HALT_REQ(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_HALT_REQ_BP,\
									AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_HALT_REQ_MASK)
#define WF_AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_HALT_REQ(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_HALT_REQ_BP,\
									AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_HALT_REQ_MASK)
#define RF_AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_NIC_CREDITS_11_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_NIC_CREDITS_11_0_BP,\
									AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_NIC_CREDITS_11_0_MASK)
#define WF_AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_NIC_CREDITS_11_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_NIC_CREDITS_11_0_BP,\
									AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_NIC_CREDITS_11_0_MASK)
#define RF_AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_Q_EN_LB_SB_3_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_Q_EN_LB_SB_3_0_BP,\
									AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_Q_EN_LB_SB_3_0_MASK)
#define WF_AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_Q_EN_LB_SB_3_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_Q_EN_LB_SB_3_0_BP,\
									AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_Q_EN_LB_SB_3_0_MASK)
#define RF_AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_Q_EN_NIC_SB_3_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_Q_EN_NIC_SB_3_0_BP,\
									AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_Q_EN_NIC_SB_3_0_MASK)
#define WF_AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_Q_EN_NIC_SB_3_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_Q_EN_NIC_SB_3_0_BP,\
									AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_Q_EN_NIC_SB_3_0_MASK)
#define RF_AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_Q_ENABLE_3_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_Q_ENABLE_3_0_BP,\
									AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_Q_ENABLE_3_0_MASK)
#define WF_AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_Q_ENABLE_3_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_Q_ENABLE_3_0_BP,\
									AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_Q_ENABLE_3_0_MASK)
#define RF_AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_KILL_PKT_1(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_KILL_PKT_1_BP,\
									AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_KILL_PKT_1_MASK)
#define WF_AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_KILL_PKT_1(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_KILL_PKT_1_BP,\
									AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_KILL_PKT_1_MASK)
#define RF_AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_KILL_PKT_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_KILL_PKT_0_BP,\
									AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_KILL_PKT_0_MASK)
#define WF_AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_KILL_PKT_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_KILL_PKT_0_BP,\
									AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_KILL_PKT_0_MASK)
#define RF_AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_LB_SB_3_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_LB_SB_3_0_BP,\
									AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_LB_SB_3_0_MASK)
#define WF_AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_LB_SB_3_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_LB_SB_3_0_BP,\
									AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_LB_SB_3_0_MASK)
#define RF_AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_NIC_SB_3_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_NIC_SB_3_0_BP,\
									AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_NIC_SB_3_0_MASK)
#define WF_AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_NIC_SB_3_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_NIC_SB_3_0_BP,\
									AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_NIC_SB_3_0_MASK)
#define RF_AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_Q_DATA(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_Q_DATA_BP,\
									AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_Q_DATA_MASK)
#define WF_AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_Q_DATA(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_Q_DATA_BP,\
									AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_Q_DATA_MASK)
#define RF_AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_Q_HEAD(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_Q_HEAD_BP,\
									AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_Q_HEAD_MASK)
#define WF_AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_Q_HEAD(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_Q_HEAD_BP,\
									AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_Q_HEAD_MASK)
#define RF_AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_Q_FLIT_CNTR_6_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_Q_FLIT_CNTR_6_0_BP,\
									AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_Q_FLIT_CNTR_6_0_MASK)
#define WF_AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_Q_FLIT_CNTR_6_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_Q_FLIT_CNTR_6_0_BP,\
									AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_Q_FLIT_CNTR_6_0_MASK)
#define RF_AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_LB_SB_3_OR_REQ_SB_3(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_LB_SB_3_OR_REQ_SB_3_BP,\
									AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_LB_SB_3_OR_REQ_SB_3_MASK)
#define WF_AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_LB_SB_3_OR_REQ_SB_3(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_LB_SB_3_OR_REQ_SB_3_BP,\
									AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_LB_SB_3_OR_REQ_SB_3_MASK)
#define RF_AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_LB_SB_2_OR_REQ_SB_2(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_LB_SB_2_OR_REQ_SB_2_BP,\
									AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_LB_SB_2_OR_REQ_SB_2_MASK)
#define WF_AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_LB_SB_2_OR_REQ_SB_2(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_LB_SB_2_OR_REQ_SB_2_BP,\
									AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_LB_SB_2_OR_REQ_SB_2_MASK)
#define RF_AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_LB_SB_1_OR_REQ_SB_1(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_LB_SB_1_OR_REQ_SB_1_BP,\
									AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_LB_SB_1_OR_REQ_SB_1_MASK)
#define WF_AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_LB_SB_1_OR_REQ_SB_1(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_LB_SB_1_OR_REQ_SB_1_BP,\
									AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_LB_SB_1_OR_REQ_SB_1_MASK)
#define RF_AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_LB_SB_0_OR_REQ_SB_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_LB_SB_0_OR_REQ_SB_0_BP,\
									AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_LB_SB_0_OR_REQ_SB_0_MASK)
#define WF_AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_LB_SB_0_OR_REQ_SB_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_LB_SB_0_OR_REQ_SB_0_BP,\
									AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_LB_SB_0_OR_REQ_SB_0_MASK)
#define RF_AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_PARITY_3(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_PARITY_3_BP,\
									AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_PARITY_3_MASK)
#define WF_AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_PARITY_3(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_PARITY_3_BP,\
									AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_PARITY_3_MASK)
#define RF_AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_RC_1(mmr)  	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_RC_1_BP,\
									AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_RC_1_MASK)
#define WF_AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_RC_1(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_RC_1_BP,\
									AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_RC_1_MASK)
#define RF_AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_LSTATUS_5_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_LSTATUS_5_0_BP,\
									AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_LSTATUS_5_0_MASK)
#define WF_AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_LSTATUS_5_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_LSTATUS_5_0_BP,\
									AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_LSTATUS_5_0_MASK)
#define RF_AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_LB(mmr)    	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_LB_BP,\
									AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_LB_MASK)
#define WF_AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_LB(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_LB_BP,\
									AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_LB_MASK)
#define RF_AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_PORTID_2_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_PORTID_2_0_BP,\
									AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_PORTID_2_0_MASK)
#define WF_AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_PORTID_2_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_PORTID_2_0_BP,\
									AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_PORTID_2_0_MASK)
#define RF_AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_UNUSED_131_108(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_UNUSED_131_108_BP,\
									AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_UNUSED_131_108_MASK)
#define WF_AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_UNUSED_131_108(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_UNUSED_131_108_BP,\
									AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_HI_NETLINK_UNUSED_131_108_MASK)
#define RF_AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_MID_NETLINK_UNUSED_131_108(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_MID_NETLINK_UNUSED_131_108_BP,\
									AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_MID_NETLINK_UNUSED_131_108_MASK)
#define WF_AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_MID_NETLINK_UNUSED_131_108(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_MID_NETLINK_UNUSED_131_108_BP,\
									AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_MID_NETLINK_UNUSED_131_108_MASK)
#define RF_AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_MID_NETLINK_PARITY_2(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_MID_NETLINK_PARITY_2_BP,\
									AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_MID_NETLINK_PARITY_2_MASK)
#define WF_AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_MID_NETLINK_PARITY_2(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_MID_NETLINK_PARITY_2_BP,\
									AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_MID_NETLINK_PARITY_2_MASK)
#define RF_AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_MID_NETLINK_RC_0(mmr) 	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_MID_NETLINK_RC_0_BP,\
									AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_MID_NETLINK_RC_0_MASK)
#define WF_AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_MID_NETLINK_RC_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_MID_NETLINK_RC_0_BP,\
									AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_MID_NETLINK_RC_0_MASK)
#define RF_AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_MID_NETLINK_PKTID_11_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_MID_NETLINK_PKTID_11_0_BP,\
									AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_MID_NETLINK_PKTID_11_0_MASK)
#define WF_AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_MID_NETLINK_PKTID_11_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_MID_NETLINK_PKTID_11_0_BP,\
									AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_MID_NETLINK_PKTID_11_0_MASK)
#define RF_AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_MID_NETLINK_UNUSUED(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_MID_NETLINK_UNUSUED_BP,\
									AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_MID_NETLINK_UNUSUED_MASK)
#define WF_AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_MID_NETLINK_UNUSUED(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_MID_NETLINK_UNUSUED_BP,\
									AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_MID_NETLINK_UNUSUED_MASK)
#define RF_AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_MID_NETLINK_RC_2(mmr) 	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_MID_NETLINK_RC_2_BP,\
									AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_MID_NETLINK_RC_2_MASK)
#define WF_AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_MID_NETLINK_RC_2(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_MID_NETLINK_RC_2_BP,\
									AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_MID_NETLINK_RC_2_MASK)
#define RF_AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_MID_NETLINK_RSTATUS_5_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_MID_NETLINK_RSTATUS_5_0_BP,\
									AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_MID_NETLINK_RSTATUS_5_0_MASK)
#define WF_AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_MID_NETLINK_RSTATUS_5_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_MID_NETLINK_RSTATUS_5_0_BP,\
									AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_MID_NETLINK_RSTATUS_5_0_MASK)
#define RF_AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_MID_NETLINK_RSPCMD_2_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_MID_NETLINK_RSPCMD_2_0_BP,\
									AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_MID_NETLINK_RSPCMD_2_0_MASK)
#define WF_AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_MID_NETLINK_RSPCMD_2_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_MID_NETLINK_RSPCMD_2_0_BP,\
									AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_MID_NETLINK_RSPCMD_2_0_MASK)
#define RF_AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_MID_NETLINK_PARITY_1(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_MID_NETLINK_PARITY_1_BP,\
									AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_MID_NETLINK_PARITY_1_MASK)
#define WF_AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_MID_NETLINK_PARITY_1(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_MID_NETLINK_PARITY_1_BP,\
									AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_MID_NETLINK_PARITY_1_MASK)
#define RF_AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_MID_NETLINK_UV(mmr)   	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_MID_NETLINK_UV_BP,\
									AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_MID_NETLINK_UV_MASK)
#define WF_AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_MID_NETLINK_UV(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_MID_NETLINK_UV_BP,\
									AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_MID_NETLINK_UV_MASK)
#define RF_AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_MID_NETLINK_UNUSED_69_36(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_MID_NETLINK_UNUSED_69_36_BP,\
									AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_MID_NETLINK_UNUSED_69_36_MASK)
#define WF_AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_MID_NETLINK_UNUSED_69_36(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_MID_NETLINK_UNUSED_69_36_BP,\
									AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_MID_NETLINK_UNUSED_69_36_MASK)
#define RF_AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_LO_NETLINK_UNUSED_69_36(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_LO_NETLINK_UNUSED_69_36_BP,\
									AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_LO_NETLINK_UNUSED_69_36_MASK)
#define WF_AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_LO_NETLINK_UNUSED_69_36(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_LO_NETLINK_UNUSED_69_36_BP,\
									AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_LO_NETLINK_UNUSED_69_36_MASK)
#define RF_AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_LO_NETLINK_PARITY_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_LO_NETLINK_PARITY_0_BP,\
									AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_LO_NETLINK_PARITY_0_MASK)
#define WF_AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_LO_NETLINK_PARITY_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_LO_NETLINK_PARITY_0_BP,\
									AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_LO_NETLINK_PARITY_0_MASK)
#define RF_AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_LO_NETLINK_UNUSED_34_18(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_LO_NETLINK_UNUSED_34_18_BP,\
									AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_LO_NETLINK_UNUSED_34_18_MASK)
#define WF_AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_LO_NETLINK_UNUSED_34_18(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_LO_NETLINK_UNUSED_34_18_BP,\
									AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_LO_NETLINK_UNUSED_34_18_MASK)
#define RF_AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_LO_NETLINK_SRCID_1_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_LO_NETLINK_SRCID_1_0_BP,\
									AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_LO_NETLINK_SRCID_1_0_MASK)
#define WF_AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_LO_NETLINK_SRCID_1_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_LO_NETLINK_SRCID_1_0_BP,\
									AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_LO_NETLINK_SRCID_1_0_MASK)
#define RF_AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_LO_NETLINK_SRC_15_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_LO_NETLINK_SRC_15_0_BP,\
									AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_LO_NETLINK_SRC_15_0_MASK)
#define WF_AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_LO_NETLINK_SRC_15_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_LO_NETLINK_SRC_15_0_BP,\
									AR_NL_LCLK_RSP_TILETONIC0_LB_CCLK_2_LO_NETLINK_SRC_15_0_MASK)
#define RF_AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_NIC_FULL(mmr) 	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_NIC_FULL_BP,\
									AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_NIC_FULL_MASK)
#define WF_AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_NIC_FULL(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_NIC_FULL_BP,\
									AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_NIC_FULL_MASK)
#define RF_AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_HALT_REQ(mmr) 	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_HALT_REQ_BP,\
									AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_HALT_REQ_MASK)
#define WF_AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_HALT_REQ(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_HALT_REQ_BP,\
									AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_HALT_REQ_MASK)
#define RF_AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_NIC_CREDITS_11_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_NIC_CREDITS_11_0_BP,\
									AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_NIC_CREDITS_11_0_MASK)
#define WF_AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_NIC_CREDITS_11_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_NIC_CREDITS_11_0_BP,\
									AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_NIC_CREDITS_11_0_MASK)
#define RF_AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_Q_EN_LB_SB_3_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_Q_EN_LB_SB_3_0_BP,\
									AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_Q_EN_LB_SB_3_0_MASK)
#define WF_AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_Q_EN_LB_SB_3_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_Q_EN_LB_SB_3_0_BP,\
									AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_Q_EN_LB_SB_3_0_MASK)
#define RF_AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_Q_EN_NIC_SB_3_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_Q_EN_NIC_SB_3_0_BP,\
									AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_Q_EN_NIC_SB_3_0_MASK)
#define WF_AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_Q_EN_NIC_SB_3_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_Q_EN_NIC_SB_3_0_BP,\
									AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_Q_EN_NIC_SB_3_0_MASK)
#define RF_AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_Q_ENABLE_3_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_Q_ENABLE_3_0_BP,\
									AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_Q_ENABLE_3_0_MASK)
#define WF_AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_Q_ENABLE_3_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_Q_ENABLE_3_0_BP,\
									AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_Q_ENABLE_3_0_MASK)
#define RF_AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_KILL_PKT_1(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_KILL_PKT_1_BP,\
									AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_KILL_PKT_1_MASK)
#define WF_AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_KILL_PKT_1(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_KILL_PKT_1_BP,\
									AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_KILL_PKT_1_MASK)
#define RF_AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_KILL_PKT_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_KILL_PKT_0_BP,\
									AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_KILL_PKT_0_MASK)
#define WF_AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_KILL_PKT_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_KILL_PKT_0_BP,\
									AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_KILL_PKT_0_MASK)
#define RF_AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_LB_SB_3_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_LB_SB_3_0_BP,\
									AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_LB_SB_3_0_MASK)
#define WF_AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_LB_SB_3_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_LB_SB_3_0_BP,\
									AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_LB_SB_3_0_MASK)
#define RF_AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_NIC_SB_3_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_NIC_SB_3_0_BP,\
									AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_NIC_SB_3_0_MASK)
#define WF_AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_NIC_SB_3_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_NIC_SB_3_0_BP,\
									AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_NIC_SB_3_0_MASK)
#define RF_AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_Q_DATA(mmr)   	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_Q_DATA_BP,\
									AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_Q_DATA_MASK)
#define WF_AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_Q_DATA(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_Q_DATA_BP,\
									AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_Q_DATA_MASK)
#define RF_AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_Q_HEAD(mmr)   	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_Q_HEAD_BP,\
									AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_Q_HEAD_MASK)
#define WF_AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_Q_HEAD(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_Q_HEAD_BP,\
									AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_Q_HEAD_MASK)
#define RF_AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_Q_FLIT_CNTR_6_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_Q_FLIT_CNTR_6_0_BP,\
									AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_Q_FLIT_CNTR_6_0_MASK)
#define WF_AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_Q_FLIT_CNTR_6_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_Q_FLIT_CNTR_6_0_BP,\
									AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_Q_FLIT_CNTR_6_0_MASK)
#define RF_AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_LB_SB_3_OR_REQ_SB_3(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_LB_SB_3_OR_REQ_SB_3_BP,\
									AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_LB_SB_3_OR_REQ_SB_3_MASK)
#define WF_AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_LB_SB_3_OR_REQ_SB_3(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_LB_SB_3_OR_REQ_SB_3_BP,\
									AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_LB_SB_3_OR_REQ_SB_3_MASK)
#define RF_AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_LB_SB_2_OR_REQ_SB_2(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_LB_SB_2_OR_REQ_SB_2_BP,\
									AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_LB_SB_2_OR_REQ_SB_2_MASK)
#define WF_AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_LB_SB_2_OR_REQ_SB_2(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_LB_SB_2_OR_REQ_SB_2_BP,\
									AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_LB_SB_2_OR_REQ_SB_2_MASK)
#define RF_AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_LB_SB_1_OR_REQ_SB_1(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_LB_SB_1_OR_REQ_SB_1_BP,\
									AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_LB_SB_1_OR_REQ_SB_1_MASK)
#define WF_AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_LB_SB_1_OR_REQ_SB_1(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_LB_SB_1_OR_REQ_SB_1_BP,\
									AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_LB_SB_1_OR_REQ_SB_1_MASK)
#define RF_AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_LB_SB_0_OR_REQ_SB_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_LB_SB_0_OR_REQ_SB_0_BP,\
									AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_LB_SB_0_OR_REQ_SB_0_MASK)
#define WF_AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_LB_SB_0_OR_REQ_SB_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_LB_SB_0_OR_REQ_SB_0_BP,\
									AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_LB_SB_0_OR_REQ_SB_0_MASK)
#define RF_AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_PARITY_3(mmr) 	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_PARITY_3_BP,\
									AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_PARITY_3_MASK)
#define WF_AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_PARITY_3(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_PARITY_3_BP,\
									AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_PARITY_3_MASK)
#define RF_AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_RC_1(mmr)     	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_RC_1_BP,\
									AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_RC_1_MASK)
#define WF_AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_RC_1(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_RC_1_BP,\
									AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_RC_1_MASK)
#define RF_AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_LSTATUS_5_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_LSTATUS_5_0_BP,\
									AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_LSTATUS_5_0_MASK)
#define WF_AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_LSTATUS_5_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_LSTATUS_5_0_BP,\
									AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_LSTATUS_5_0_MASK)
#define RF_AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_LB(mmr)       	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_LB_BP,\
									AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_LB_MASK)
#define WF_AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_LB(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_LB_BP,\
									AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_LB_MASK)
#define RF_AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_PORTID_2_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_PORTID_2_0_BP,\
									AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_PORTID_2_0_MASK)
#define WF_AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_PORTID_2_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_PORTID_2_0_BP,\
									AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_PORTID_2_0_MASK)
#define RF_AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_UNUSED_131_108(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_UNUSED_131_108_BP,\
									AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_UNUSED_131_108_MASK)
#define WF_AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_UNUSED_131_108(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_UNUSED_131_108_BP,\
									AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_HI_NETLINK_UNUSED_131_108_MASK)
#define RF_AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_MID_NETLINK_UNUSED_131_108(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_MID_NETLINK_UNUSED_131_108_BP,\
									AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_MID_NETLINK_UNUSED_131_108_MASK)
#define WF_AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_MID_NETLINK_UNUSED_131_108(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_MID_NETLINK_UNUSED_131_108_BP,\
									AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_MID_NETLINK_UNUSED_131_108_MASK)
#define RF_AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_MID_NETLINK_PARITY_2(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_MID_NETLINK_PARITY_2_BP,\
									AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_MID_NETLINK_PARITY_2_MASK)
#define WF_AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_MID_NETLINK_PARITY_2(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_MID_NETLINK_PARITY_2_BP,\
									AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_MID_NETLINK_PARITY_2_MASK)
#define RF_AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_MID_NETLINK_RC_0(mmr)    	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_MID_NETLINK_RC_0_BP,\
									AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_MID_NETLINK_RC_0_MASK)
#define WF_AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_MID_NETLINK_RC_0(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_MID_NETLINK_RC_0_BP,\
									AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_MID_NETLINK_RC_0_MASK)
#define RF_AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_MID_NETLINK_PKTID_11_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_MID_NETLINK_PKTID_11_0_BP,\
									AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_MID_NETLINK_PKTID_11_0_MASK)
#define WF_AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_MID_NETLINK_PKTID_11_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_MID_NETLINK_PKTID_11_0_BP,\
									AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_MID_NETLINK_PKTID_11_0_MASK)
#define RF_AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_MID_NETLINK_UNUSUED(mmr) 	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_MID_NETLINK_UNUSUED_BP,\
									AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_MID_NETLINK_UNUSUED_MASK)
#define WF_AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_MID_NETLINK_UNUSUED(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_MID_NETLINK_UNUSUED_BP,\
									AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_MID_NETLINK_UNUSUED_MASK)
#define RF_AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_MID_NETLINK_RC_2(mmr)    	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_MID_NETLINK_RC_2_BP,\
									AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_MID_NETLINK_RC_2_MASK)
#define WF_AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_MID_NETLINK_RC_2(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_MID_NETLINK_RC_2_BP,\
									AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_MID_NETLINK_RC_2_MASK)
#define RF_AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_MID_NETLINK_RSTATUS_5_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_MID_NETLINK_RSTATUS_5_0_BP,\
									AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_MID_NETLINK_RSTATUS_5_0_MASK)
#define WF_AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_MID_NETLINK_RSTATUS_5_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_MID_NETLINK_RSTATUS_5_0_BP,\
									AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_MID_NETLINK_RSTATUS_5_0_MASK)
#define RF_AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_MID_NETLINK_RSPCMD_2_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_MID_NETLINK_RSPCMD_2_0_BP,\
									AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_MID_NETLINK_RSPCMD_2_0_MASK)
#define WF_AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_MID_NETLINK_RSPCMD_2_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_MID_NETLINK_RSPCMD_2_0_BP,\
									AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_MID_NETLINK_RSPCMD_2_0_MASK)
#define RF_AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_MID_NETLINK_PARITY_1(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_MID_NETLINK_PARITY_1_BP,\
									AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_MID_NETLINK_PARITY_1_MASK)
#define WF_AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_MID_NETLINK_PARITY_1(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_MID_NETLINK_PARITY_1_BP,\
									AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_MID_NETLINK_PARITY_1_MASK)
#define RF_AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_MID_NETLINK_UV(mmr)      	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_MID_NETLINK_UV_BP,\
									AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_MID_NETLINK_UV_MASK)
#define WF_AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_MID_NETLINK_UV(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_MID_NETLINK_UV_BP,\
									AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_MID_NETLINK_UV_MASK)
#define RF_AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_MID_NETLINK_UNUSED_69_36(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_MID_NETLINK_UNUSED_69_36_BP,\
									AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_MID_NETLINK_UNUSED_69_36_MASK)
#define WF_AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_MID_NETLINK_UNUSED_69_36(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_MID_NETLINK_UNUSED_69_36_BP,\
									AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_MID_NETLINK_UNUSED_69_36_MASK)
#define RF_AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_LO_NETLINK_UNUSED_69_36(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_LO_NETLINK_UNUSED_69_36_BP,\
									AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_LO_NETLINK_UNUSED_69_36_MASK)
#define WF_AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_LO_NETLINK_UNUSED_69_36(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_LO_NETLINK_UNUSED_69_36_BP,\
									AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_LO_NETLINK_UNUSED_69_36_MASK)
#define RF_AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_LO_NETLINK_PARITY_0(mmr) 	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_LO_NETLINK_PARITY_0_BP,\
									AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_LO_NETLINK_PARITY_0_MASK)
#define WF_AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_LO_NETLINK_PARITY_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_LO_NETLINK_PARITY_0_BP,\
									AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_LO_NETLINK_PARITY_0_MASK)
#define RF_AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_LO_NETLINK_UNUSED_34_18(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_LO_NETLINK_UNUSED_34_18_BP,\
									AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_LO_NETLINK_UNUSED_34_18_MASK)
#define WF_AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_LO_NETLINK_UNUSED_34_18(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_LO_NETLINK_UNUSED_34_18_BP,\
									AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_LO_NETLINK_UNUSED_34_18_MASK)
#define RF_AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_LO_NETLINK_SRCID_1_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_LO_NETLINK_SRCID_1_0_BP,\
									AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_LO_NETLINK_SRCID_1_0_MASK)
#define WF_AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_LO_NETLINK_SRCID_1_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_LO_NETLINK_SRCID_1_0_BP,\
									AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_LO_NETLINK_SRCID_1_0_MASK)
#define RF_AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_LO_NETLINK_SRC_15_0(mmr) 	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_LO_NETLINK_SRC_15_0_BP,\
									AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_LO_NETLINK_SRC_15_0_MASK)
#define WF_AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_LO_NETLINK_SRC_15_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_LO_NETLINK_SRC_15_0_BP,\
									AR_NL_LCLK_RSP_TILETONIC1_CCLK_3_LO_NETLINK_SRC_15_0_MASK)
#define RF_AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_NIC_FULL(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_NIC_FULL_BP,\
									AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_NIC_FULL_MASK)
#define WF_AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_NIC_FULL(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_NIC_FULL_BP,\
									AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_NIC_FULL_MASK)
#define RF_AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_HALT_REQ(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_HALT_REQ_BP,\
									AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_HALT_REQ_MASK)
#define WF_AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_HALT_REQ(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_HALT_REQ_BP,\
									AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_HALT_REQ_MASK)
#define RF_AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_NIC_CREDITS_11_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_NIC_CREDITS_11_0_BP,\
									AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_NIC_CREDITS_11_0_MASK)
#define WF_AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_NIC_CREDITS_11_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_NIC_CREDITS_11_0_BP,\
									AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_NIC_CREDITS_11_0_MASK)
#define RF_AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_Q_EN_LB_SB_3_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_Q_EN_LB_SB_3_0_BP,\
									AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_Q_EN_LB_SB_3_0_MASK)
#define WF_AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_Q_EN_LB_SB_3_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_Q_EN_LB_SB_3_0_BP,\
									AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_Q_EN_LB_SB_3_0_MASK)
#define RF_AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_Q_EN_NIC_SB_3_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_Q_EN_NIC_SB_3_0_BP,\
									AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_Q_EN_NIC_SB_3_0_MASK)
#define WF_AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_Q_EN_NIC_SB_3_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_Q_EN_NIC_SB_3_0_BP,\
									AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_Q_EN_NIC_SB_3_0_MASK)
#define RF_AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_Q_ENABLE_3_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_Q_ENABLE_3_0_BP,\
									AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_Q_ENABLE_3_0_MASK)
#define WF_AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_Q_ENABLE_3_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_Q_ENABLE_3_0_BP,\
									AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_Q_ENABLE_3_0_MASK)
#define RF_AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_KILL_PKT_1(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_KILL_PKT_1_BP,\
									AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_KILL_PKT_1_MASK)
#define WF_AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_KILL_PKT_1(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_KILL_PKT_1_BP,\
									AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_KILL_PKT_1_MASK)
#define RF_AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_KILL_PKT_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_KILL_PKT_0_BP,\
									AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_KILL_PKT_0_MASK)
#define WF_AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_KILL_PKT_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_KILL_PKT_0_BP,\
									AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_KILL_PKT_0_MASK)
#define RF_AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_LB_SB_3_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_LB_SB_3_0_BP,\
									AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_LB_SB_3_0_MASK)
#define WF_AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_LB_SB_3_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_LB_SB_3_0_BP,\
									AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_LB_SB_3_0_MASK)
#define RF_AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_NIC_SB_3_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_NIC_SB_3_0_BP,\
									AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_NIC_SB_3_0_MASK)
#define WF_AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_NIC_SB_3_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_NIC_SB_3_0_BP,\
									AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_NIC_SB_3_0_MASK)
#define RF_AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_Q_DATA(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_Q_DATA_BP,\
									AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_Q_DATA_MASK)
#define WF_AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_Q_DATA(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_Q_DATA_BP,\
									AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_Q_DATA_MASK)
#define RF_AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_Q_HEAD(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_Q_HEAD_BP,\
									AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_Q_HEAD_MASK)
#define WF_AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_Q_HEAD(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_Q_HEAD_BP,\
									AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_Q_HEAD_MASK)
#define RF_AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_Q_FLIT_CNTR_6_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_Q_FLIT_CNTR_6_0_BP,\
									AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_Q_FLIT_CNTR_6_0_MASK)
#define WF_AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_Q_FLIT_CNTR_6_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_Q_FLIT_CNTR_6_0_BP,\
									AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_Q_FLIT_CNTR_6_0_MASK)
#define RF_AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_LB_SB_3_OR_REQ_SB_3(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_LB_SB_3_OR_REQ_SB_3_BP,\
									AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_LB_SB_3_OR_REQ_SB_3_MASK)
#define WF_AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_LB_SB_3_OR_REQ_SB_3(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_LB_SB_3_OR_REQ_SB_3_BP,\
									AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_LB_SB_3_OR_REQ_SB_3_MASK)
#define RF_AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_LB_SB_2_OR_REQ_SB_2(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_LB_SB_2_OR_REQ_SB_2_BP,\
									AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_LB_SB_2_OR_REQ_SB_2_MASK)
#define WF_AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_LB_SB_2_OR_REQ_SB_2(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_LB_SB_2_OR_REQ_SB_2_BP,\
									AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_LB_SB_2_OR_REQ_SB_2_MASK)
#define RF_AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_LB_SB_1_OR_REQ_SB_1(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_LB_SB_1_OR_REQ_SB_1_BP,\
									AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_LB_SB_1_OR_REQ_SB_1_MASK)
#define WF_AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_LB_SB_1_OR_REQ_SB_1(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_LB_SB_1_OR_REQ_SB_1_BP,\
									AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_LB_SB_1_OR_REQ_SB_1_MASK)
#define RF_AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_LB_SB_0_OR_REQ_SB_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_LB_SB_0_OR_REQ_SB_0_BP,\
									AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_LB_SB_0_OR_REQ_SB_0_MASK)
#define WF_AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_LB_SB_0_OR_REQ_SB_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_LB_SB_0_OR_REQ_SB_0_BP,\
									AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_LB_SB_0_OR_REQ_SB_0_MASK)
#define RF_AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_PARITY_3(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_PARITY_3_BP,\
									AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_PARITY_3_MASK)
#define WF_AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_PARITY_3(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_PARITY_3_BP,\
									AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_PARITY_3_MASK)
#define RF_AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_RC_1(mmr) 	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_RC_1_BP,\
									AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_RC_1_MASK)
#define WF_AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_RC_1(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_RC_1_BP,\
									AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_RC_1_MASK)
#define RF_AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_LSTATUS_5_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_LSTATUS_5_0_BP,\
									AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_LSTATUS_5_0_MASK)
#define WF_AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_LSTATUS_5_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_LSTATUS_5_0_BP,\
									AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_LSTATUS_5_0_MASK)
#define RF_AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_LB(mmr)   	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_LB_BP,\
									AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_LB_MASK)
#define WF_AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_LB(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_LB_BP,\
									AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_LB_MASK)
#define RF_AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_PORTID_2_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_PORTID_2_0_BP,\
									AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_PORTID_2_0_MASK)
#define WF_AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_PORTID_2_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_PORTID_2_0_BP,\
									AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_PORTID_2_0_MASK)
#define RF_AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_UNUSED_131_108(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_UNUSED_131_108_BP,\
									AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_UNUSED_131_108_MASK)
#define WF_AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_UNUSED_131_108(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_UNUSED_131_108_BP,\
									AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_HI_NETLINK_UNUSED_131_108_MASK)
#define RF_AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_MID_NETLINK_UNUSED_131_108(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_MID_NETLINK_UNUSED_131_108_BP,\
									AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_MID_NETLINK_UNUSED_131_108_MASK)
#define WF_AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_MID_NETLINK_UNUSED_131_108(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_MID_NETLINK_UNUSED_131_108_BP,\
									AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_MID_NETLINK_UNUSED_131_108_MASK)
#define RF_AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_MID_NETLINK_PARITY_2(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_MID_NETLINK_PARITY_2_BP,\
									AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_MID_NETLINK_PARITY_2_MASK)
#define WF_AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_MID_NETLINK_PARITY_2(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_MID_NETLINK_PARITY_2_BP,\
									AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_MID_NETLINK_PARITY_2_MASK)
#define RF_AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_MID_NETLINK_RC_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_MID_NETLINK_RC_0_BP,\
									AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_MID_NETLINK_RC_0_MASK)
#define WF_AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_MID_NETLINK_RC_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_MID_NETLINK_RC_0_BP,\
									AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_MID_NETLINK_RC_0_MASK)
#define RF_AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_MID_NETLINK_PKTID_11_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_MID_NETLINK_PKTID_11_0_BP,\
									AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_MID_NETLINK_PKTID_11_0_MASK)
#define WF_AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_MID_NETLINK_PKTID_11_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_MID_NETLINK_PKTID_11_0_BP,\
									AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_MID_NETLINK_PKTID_11_0_MASK)
#define RF_AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_MID_NETLINK_UNUSUED(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_MID_NETLINK_UNUSUED_BP,\
									AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_MID_NETLINK_UNUSUED_MASK)
#define WF_AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_MID_NETLINK_UNUSUED(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_MID_NETLINK_UNUSUED_BP,\
									AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_MID_NETLINK_UNUSUED_MASK)
#define RF_AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_MID_NETLINK_RC_2(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_MID_NETLINK_RC_2_BP,\
									AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_MID_NETLINK_RC_2_MASK)
#define WF_AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_MID_NETLINK_RC_2(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_MID_NETLINK_RC_2_BP,\
									AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_MID_NETLINK_RC_2_MASK)
#define RF_AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_MID_NETLINK_RSTATUS_5_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_MID_NETLINK_RSTATUS_5_0_BP,\
									AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_MID_NETLINK_RSTATUS_5_0_MASK)
#define WF_AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_MID_NETLINK_RSTATUS_5_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_MID_NETLINK_RSTATUS_5_0_BP,\
									AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_MID_NETLINK_RSTATUS_5_0_MASK)
#define RF_AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_MID_NETLINK_RSPCMD_2_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_MID_NETLINK_RSPCMD_2_0_BP,\
									AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_MID_NETLINK_RSPCMD_2_0_MASK)
#define WF_AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_MID_NETLINK_RSPCMD_2_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_MID_NETLINK_RSPCMD_2_0_BP,\
									AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_MID_NETLINK_RSPCMD_2_0_MASK)
#define RF_AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_MID_NETLINK_PARITY_1(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_MID_NETLINK_PARITY_1_BP,\
									AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_MID_NETLINK_PARITY_1_MASK)
#define WF_AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_MID_NETLINK_PARITY_1(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_MID_NETLINK_PARITY_1_BP,\
									AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_MID_NETLINK_PARITY_1_MASK)
#define RF_AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_MID_NETLINK_UV(mmr)  	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_MID_NETLINK_UV_BP,\
									AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_MID_NETLINK_UV_MASK)
#define WF_AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_MID_NETLINK_UV(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_MID_NETLINK_UV_BP,\
									AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_MID_NETLINK_UV_MASK)
#define RF_AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_MID_NETLINK_UNUSED_69_36(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_MID_NETLINK_UNUSED_69_36_BP,\
									AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_MID_NETLINK_UNUSED_69_36_MASK)
#define WF_AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_MID_NETLINK_UNUSED_69_36(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_MID_NETLINK_UNUSED_69_36_BP,\
									AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_MID_NETLINK_UNUSED_69_36_MASK)
#define RF_AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_LO_NETLINK_UNUSED_69_36(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_LO_NETLINK_UNUSED_69_36_BP,\
									AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_LO_NETLINK_UNUSED_69_36_MASK)
#define WF_AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_LO_NETLINK_UNUSED_69_36(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_LO_NETLINK_UNUSED_69_36_BP,\
									AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_LO_NETLINK_UNUSED_69_36_MASK)
#define RF_AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_LO_NETLINK_PARITY_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_LO_NETLINK_PARITY_0_BP,\
									AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_LO_NETLINK_PARITY_0_MASK)
#define WF_AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_LO_NETLINK_PARITY_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_LO_NETLINK_PARITY_0_BP,\
									AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_LO_NETLINK_PARITY_0_MASK)
#define RF_AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_LO_NETLINK_UNUSED_34_18(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_LO_NETLINK_UNUSED_34_18_BP,\
									AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_LO_NETLINK_UNUSED_34_18_MASK)
#define WF_AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_LO_NETLINK_UNUSED_34_18(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_LO_NETLINK_UNUSED_34_18_BP,\
									AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_LO_NETLINK_UNUSED_34_18_MASK)
#define RF_AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_LO_NETLINK_SRCID_1_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_LO_NETLINK_SRCID_1_0_BP,\
									AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_LO_NETLINK_SRCID_1_0_MASK)
#define WF_AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_LO_NETLINK_SRCID_1_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_LO_NETLINK_SRCID_1_0_BP,\
									AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_LO_NETLINK_SRCID_1_0_MASK)
#define RF_AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_LO_NETLINK_SRC_15_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_LO_NETLINK_SRC_15_0_BP,\
									AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_LO_NETLINK_SRC_15_0_MASK)
#define WF_AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_LO_NETLINK_SRC_15_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_LO_NETLINK_SRC_15_0_BP,\
									AR_NL_LCLK_RSP_TILETONIC2_LB_CCLK_11_LO_NETLINK_SRC_15_0_MASK)
#define RF_AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_NIC_FULL(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_NIC_FULL_BP,\
									AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_NIC_FULL_MASK)
#define WF_AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_NIC_FULL(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_NIC_FULL_BP,\
									AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_NIC_FULL_MASK)
#define RF_AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_HALT_REQ(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_HALT_REQ_BP,\
									AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_HALT_REQ_MASK)
#define WF_AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_HALT_REQ(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_HALT_REQ_BP,\
									AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_HALT_REQ_MASK)
#define RF_AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_NIC_CREDITS_11_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_NIC_CREDITS_11_0_BP,\
									AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_NIC_CREDITS_11_0_MASK)
#define WF_AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_NIC_CREDITS_11_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_NIC_CREDITS_11_0_BP,\
									AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_NIC_CREDITS_11_0_MASK)
#define RF_AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_Q_EN_LB_SB_3_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_Q_EN_LB_SB_3_0_BP,\
									AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_Q_EN_LB_SB_3_0_MASK)
#define WF_AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_Q_EN_LB_SB_3_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_Q_EN_LB_SB_3_0_BP,\
									AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_Q_EN_LB_SB_3_0_MASK)
#define RF_AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_Q_EN_NIC_SB_3_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_Q_EN_NIC_SB_3_0_BP,\
									AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_Q_EN_NIC_SB_3_0_MASK)
#define WF_AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_Q_EN_NIC_SB_3_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_Q_EN_NIC_SB_3_0_BP,\
									AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_Q_EN_NIC_SB_3_0_MASK)
#define RF_AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_Q_ENABLE_3_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_Q_ENABLE_3_0_BP,\
									AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_Q_ENABLE_3_0_MASK)
#define WF_AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_Q_ENABLE_3_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_Q_ENABLE_3_0_BP,\
									AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_Q_ENABLE_3_0_MASK)
#define RF_AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_KILL_PKT_1(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_KILL_PKT_1_BP,\
									AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_KILL_PKT_1_MASK)
#define WF_AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_KILL_PKT_1(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_KILL_PKT_1_BP,\
									AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_KILL_PKT_1_MASK)
#define RF_AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_KILL_PKT_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_KILL_PKT_0_BP,\
									AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_KILL_PKT_0_MASK)
#define WF_AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_KILL_PKT_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_KILL_PKT_0_BP,\
									AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_KILL_PKT_0_MASK)
#define RF_AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_LB_SB_3_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_LB_SB_3_0_BP,\
									AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_LB_SB_3_0_MASK)
#define WF_AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_LB_SB_3_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_LB_SB_3_0_BP,\
									AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_LB_SB_3_0_MASK)
#define RF_AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_NIC_SB_3_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_NIC_SB_3_0_BP,\
									AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_NIC_SB_3_0_MASK)
#define WF_AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_NIC_SB_3_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_NIC_SB_3_0_BP,\
									AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_NIC_SB_3_0_MASK)
#define RF_AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_Q_DATA(mmr)  	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_Q_DATA_BP,\
									AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_Q_DATA_MASK)
#define WF_AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_Q_DATA(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_Q_DATA_BP,\
									AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_Q_DATA_MASK)
#define RF_AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_Q_HEAD(mmr)  	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_Q_HEAD_BP,\
									AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_Q_HEAD_MASK)
#define WF_AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_Q_HEAD(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_Q_HEAD_BP,\
									AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_Q_HEAD_MASK)
#define RF_AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_Q_FLIT_CNTR_6_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_Q_FLIT_CNTR_6_0_BP,\
									AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_Q_FLIT_CNTR_6_0_MASK)
#define WF_AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_Q_FLIT_CNTR_6_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_Q_FLIT_CNTR_6_0_BP,\
									AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_Q_FLIT_CNTR_6_0_MASK)
#define RF_AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_LB_SB_3_OR_REQ_SB_3(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_LB_SB_3_OR_REQ_SB_3_BP,\
									AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_LB_SB_3_OR_REQ_SB_3_MASK)
#define WF_AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_LB_SB_3_OR_REQ_SB_3(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_LB_SB_3_OR_REQ_SB_3_BP,\
									AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_LB_SB_3_OR_REQ_SB_3_MASK)
#define RF_AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_LB_SB_2_OR_REQ_SB_2(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_LB_SB_2_OR_REQ_SB_2_BP,\
									AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_LB_SB_2_OR_REQ_SB_2_MASK)
#define WF_AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_LB_SB_2_OR_REQ_SB_2(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_LB_SB_2_OR_REQ_SB_2_BP,\
									AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_LB_SB_2_OR_REQ_SB_2_MASK)
#define RF_AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_LB_SB_1_OR_REQ_SB_1(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_LB_SB_1_OR_REQ_SB_1_BP,\
									AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_LB_SB_1_OR_REQ_SB_1_MASK)
#define WF_AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_LB_SB_1_OR_REQ_SB_1(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_LB_SB_1_OR_REQ_SB_1_BP,\
									AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_LB_SB_1_OR_REQ_SB_1_MASK)
#define RF_AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_LB_SB_0_OR_REQ_SB_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_LB_SB_0_OR_REQ_SB_0_BP,\
									AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_LB_SB_0_OR_REQ_SB_0_MASK)
#define WF_AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_LB_SB_0_OR_REQ_SB_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_LB_SB_0_OR_REQ_SB_0_BP,\
									AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_LB_SB_0_OR_REQ_SB_0_MASK)
#define RF_AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_PARITY_3(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_PARITY_3_BP,\
									AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_PARITY_3_MASK)
#define WF_AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_PARITY_3(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_PARITY_3_BP,\
									AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_PARITY_3_MASK)
#define RF_AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_RC_1(mmr)    	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_RC_1_BP,\
									AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_RC_1_MASK)
#define WF_AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_RC_1(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_RC_1_BP,\
									AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_RC_1_MASK)
#define RF_AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_LSTATUS_5_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_LSTATUS_5_0_BP,\
									AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_LSTATUS_5_0_MASK)
#define WF_AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_LSTATUS_5_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_LSTATUS_5_0_BP,\
									AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_LSTATUS_5_0_MASK)
#define RF_AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_LB(mmr)      	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_LB_BP,\
									AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_LB_MASK)
#define WF_AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_LB(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_LB_BP,\
									AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_LB_MASK)
#define RF_AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_PORTID_2_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_PORTID_2_0_BP,\
									AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_PORTID_2_0_MASK)
#define WF_AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_PORTID_2_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_PORTID_2_0_BP,\
									AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_PORTID_2_0_MASK)
#define RF_AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_UNUSED_131_108(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_UNUSED_131_108_BP,\
									AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_UNUSED_131_108_MASK)
#define WF_AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_UNUSED_131_108(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_UNUSED_131_108_BP,\
									AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_HI_NETLINK_UNUSED_131_108_MASK)
#define RF_AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_MID_NETLINK_UNUSED_131_108(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_MID_NETLINK_UNUSED_131_108_BP,\
									AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_MID_NETLINK_UNUSED_131_108_MASK)
#define WF_AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_MID_NETLINK_UNUSED_131_108(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_MID_NETLINK_UNUSED_131_108_BP,\
									AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_MID_NETLINK_UNUSED_131_108_MASK)
#define RF_AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_MID_NETLINK_PARITY_2(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_MID_NETLINK_PARITY_2_BP,\
									AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_MID_NETLINK_PARITY_2_MASK)
#define WF_AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_MID_NETLINK_PARITY_2(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_MID_NETLINK_PARITY_2_BP,\
									AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_MID_NETLINK_PARITY_2_MASK)
#define RF_AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_MID_NETLINK_RC_0(mmr)   	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_MID_NETLINK_RC_0_BP,\
									AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_MID_NETLINK_RC_0_MASK)
#define WF_AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_MID_NETLINK_RC_0(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_MID_NETLINK_RC_0_BP,\
									AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_MID_NETLINK_RC_0_MASK)
#define RF_AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_MID_NETLINK_PKTID_11_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_MID_NETLINK_PKTID_11_0_BP,\
									AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_MID_NETLINK_PKTID_11_0_MASK)
#define WF_AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_MID_NETLINK_PKTID_11_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_MID_NETLINK_PKTID_11_0_BP,\
									AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_MID_NETLINK_PKTID_11_0_MASK)
#define RF_AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_MID_NETLINK_UNUSUED(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_MID_NETLINK_UNUSUED_BP,\
									AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_MID_NETLINK_UNUSUED_MASK)
#define WF_AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_MID_NETLINK_UNUSUED(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_MID_NETLINK_UNUSUED_BP,\
									AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_MID_NETLINK_UNUSUED_MASK)
#define RF_AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_MID_NETLINK_RC_2(mmr)   	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_MID_NETLINK_RC_2_BP,\
									AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_MID_NETLINK_RC_2_MASK)
#define WF_AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_MID_NETLINK_RC_2(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_MID_NETLINK_RC_2_BP,\
									AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_MID_NETLINK_RC_2_MASK)
#define RF_AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_MID_NETLINK_RSTATUS_5_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_MID_NETLINK_RSTATUS_5_0_BP,\
									AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_MID_NETLINK_RSTATUS_5_0_MASK)
#define WF_AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_MID_NETLINK_RSTATUS_5_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_MID_NETLINK_RSTATUS_5_0_BP,\
									AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_MID_NETLINK_RSTATUS_5_0_MASK)
#define RF_AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_MID_NETLINK_RSPCMD_2_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_MID_NETLINK_RSPCMD_2_0_BP,\
									AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_MID_NETLINK_RSPCMD_2_0_MASK)
#define WF_AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_MID_NETLINK_RSPCMD_2_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_MID_NETLINK_RSPCMD_2_0_BP,\
									AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_MID_NETLINK_RSPCMD_2_0_MASK)
#define RF_AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_MID_NETLINK_PARITY_1(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_MID_NETLINK_PARITY_1_BP,\
									AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_MID_NETLINK_PARITY_1_MASK)
#define WF_AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_MID_NETLINK_PARITY_1(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_MID_NETLINK_PARITY_1_BP,\
									AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_MID_NETLINK_PARITY_1_MASK)
#define RF_AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_MID_NETLINK_UV(mmr)     	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_MID_NETLINK_UV_BP,\
									AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_MID_NETLINK_UV_MASK)
#define WF_AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_MID_NETLINK_UV(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_MID_NETLINK_UV_BP,\
									AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_MID_NETLINK_UV_MASK)
#define RF_AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_MID_NETLINK_UNUSED_69_36(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_MID_NETLINK_UNUSED_69_36_BP,\
									AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_MID_NETLINK_UNUSED_69_36_MASK)
#define WF_AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_MID_NETLINK_UNUSED_69_36(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_MID_NETLINK_UNUSED_69_36_BP,\
									AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_MID_NETLINK_UNUSED_69_36_MASK)
#define RF_AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_LO_NETLINK_UNUSED_69_36(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_LO_NETLINK_UNUSED_69_36_BP,\
									AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_LO_NETLINK_UNUSED_69_36_MASK)
#define WF_AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_LO_NETLINK_UNUSED_69_36(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_LO_NETLINK_UNUSED_69_36_BP,\
									AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_LO_NETLINK_UNUSED_69_36_MASK)
#define RF_AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_LO_NETLINK_PARITY_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_LO_NETLINK_PARITY_0_BP,\
									AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_LO_NETLINK_PARITY_0_MASK)
#define WF_AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_LO_NETLINK_PARITY_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_LO_NETLINK_PARITY_0_BP,\
									AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_LO_NETLINK_PARITY_0_MASK)
#define RF_AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_LO_NETLINK_UNUSED_34_18(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_LO_NETLINK_UNUSED_34_18_BP,\
									AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_LO_NETLINK_UNUSED_34_18_MASK)
#define WF_AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_LO_NETLINK_UNUSED_34_18(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_LO_NETLINK_UNUSED_34_18_BP,\
									AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_LO_NETLINK_UNUSED_34_18_MASK)
#define RF_AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_LO_NETLINK_SRCID_1_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_LO_NETLINK_SRCID_1_0_BP,\
									AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_LO_NETLINK_SRCID_1_0_MASK)
#define WF_AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_LO_NETLINK_SRCID_1_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_LO_NETLINK_SRCID_1_0_BP,\
									AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_LO_NETLINK_SRCID_1_0_MASK)
#define RF_AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_LO_NETLINK_SRC_15_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_LO_NETLINK_SRC_15_0_BP,\
									AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_LO_NETLINK_SRC_15_0_MASK)
#define WF_AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_LO_NETLINK_SRC_15_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_LO_NETLINK_SRC_15_0_BP,\
									AR_NL_LCLK_RSP_TILETONIC3_CCLK_12_LO_NETLINK_SRC_15_0_MASK)
#define RF_AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_HI_NETLINK_BLOCK(mmr)    	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_HI_NETLINK_BLOCK_BP,\
									AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_HI_NETLINK_BLOCK_MASK)
#define WF_AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_HI_NETLINK_BLOCK(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_HI_NETLINK_BLOCK_BP,\
									AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_HI_NETLINK_BLOCK_MASK)
#define RF_AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_HI_NETLINK_UNUSED_183_166(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_HI_NETLINK_UNUSED_183_166_BP,\
									AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_HI_NETLINK_UNUSED_183_166_MASK)
#define WF_AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_HI_NETLINK_UNUSED_183_166(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_HI_NETLINK_UNUSED_183_166_BP,\
									AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_HI_NETLINK_UNUSED_183_166_MASK)
#define RF_AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_HI_NETLINK_LREQ_REN(mmr) 	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_HI_NETLINK_LREQ_REN_BP,\
									AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_HI_NETLINK_LREQ_REN_MASK)
#define WF_AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_HI_NETLINK_LREQ_REN(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_HI_NETLINK_LREQ_REN_BP,\
									AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_HI_NETLINK_LREQ_REN_MASK)
#define RF_AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_HI_NETLINK_R_NICBUF_EMPTY(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_HI_NETLINK_R_NICBUF_EMPTY_BP,\
									AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_HI_NETLINK_R_NICBUF_EMPTY_MASK)
#define WF_AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_HI_NETLINK_R_NICBUF_EMPTY(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_HI_NETLINK_R_NICBUF_EMPTY_BP,\
									AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_HI_NETLINK_R_NICBUF_EMPTY_MASK)
#define RF_AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_HI_NETLINK_R_NICBUF_DST_3_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_HI_NETLINK_R_NICBUF_DST_3_0_BP,\
									AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_HI_NETLINK_R_NICBUF_DST_3_0_MASK)
#define WF_AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_HI_NETLINK_R_NICBUF_DST_3_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_HI_NETLINK_R_NICBUF_DST_3_0_BP,\
									AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_HI_NETLINK_R_NICBUF_DST_3_0_MASK)
#define RF_AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_HI_NETLINK_R_FLIT_VLD_3_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_HI_NETLINK_R_FLIT_VLD_3_0_BP,\
									AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_HI_NETLINK_R_FLIT_VLD_3_0_MASK)
#define WF_AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_HI_NETLINK_R_FLIT_VLD_3_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_HI_NETLINK_R_FLIT_VLD_3_0_BP,\
									AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_HI_NETLINK_R_FLIT_VLD_3_0_MASK)
#define RF_AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_HI_NETLINK_Q_DATA(mmr)   	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_HI_NETLINK_Q_DATA_BP,\
									AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_HI_NETLINK_Q_DATA_MASK)
#define WF_AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_HI_NETLINK_Q_DATA(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_HI_NETLINK_Q_DATA_BP,\
									AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_HI_NETLINK_Q_DATA_MASK)
#define RF_AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_HI_NETLINK_Q_HEAD(mmr)   	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_HI_NETLINK_Q_HEAD_BP,\
									AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_HI_NETLINK_Q_HEAD_MASK)
#define WF_AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_HI_NETLINK_Q_HEAD(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_HI_NETLINK_Q_HEAD_BP,\
									AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_HI_NETLINK_Q_HEAD_MASK)
#define RF_AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_HI_NETLINK_Q_FLIT_CNTR(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_HI_NETLINK_Q_FLIT_CNTR_BP,\
									AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_HI_NETLINK_Q_FLIT_CNTR_MASK)
#define WF_AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_HI_NETLINK_Q_FLIT_CNTR(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_HI_NETLINK_Q_FLIT_CNTR_BP,\
									AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_HI_NETLINK_Q_FLIT_CNTR_MASK)
#define RF_AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_HI_NETLINK_R_FLIT2TILE_147(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_HI_NETLINK_R_FLIT2TILE_147_BP,\
									AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_HI_NETLINK_R_FLIT2TILE_147_MASK)
#define WF_AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_HI_NETLINK_R_FLIT2TILE_147(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_HI_NETLINK_R_FLIT2TILE_147_BP,\
									AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_HI_NETLINK_R_FLIT2TILE_147_MASK)
#define RF_AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_HI_NETLINK_R_FLIT2TILE_146(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_HI_NETLINK_R_FLIT2TILE_146_BP,\
									AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_HI_NETLINK_R_FLIT2TILE_146_MASK)
#define WF_AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_HI_NETLINK_R_FLIT2TILE_146(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_HI_NETLINK_R_FLIT2TILE_146_BP,\
									AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_HI_NETLINK_R_FLIT2TILE_146_MASK)
#define RF_AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_HI_NETLINK_R_FLIT2TILE_145(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_HI_NETLINK_R_FLIT2TILE_145_BP,\
									AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_HI_NETLINK_R_FLIT2TILE_145_MASK)
#define WF_AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_HI_NETLINK_R_FLIT2TILE_145(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_HI_NETLINK_R_FLIT2TILE_145_BP,\
									AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_HI_NETLINK_R_FLIT2TILE_145_MASK)
#define RF_AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_HI_NETLINK_R_FLIT2TILE_144(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_HI_NETLINK_R_FLIT2TILE_144_BP,\
									AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_HI_NETLINK_R_FLIT2TILE_144_MASK)
#define WF_AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_HI_NETLINK_R_FLIT2TILE_144(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_HI_NETLINK_R_FLIT2TILE_144_BP,\
									AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_HI_NETLINK_R_FLIT2TILE_144_MASK)
#define RF_AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_HI_NETLINK_PARITY_3(mmr) 	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_HI_NETLINK_PARITY_3_BP,\
									AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_HI_NETLINK_PARITY_3_MASK)
#define WF_AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_HI_NETLINK_PARITY_3(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_HI_NETLINK_PARITY_3_BP,\
									AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_HI_NETLINK_PARITY_3_MASK)
#define RF_AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_HI_NETLINK_RC_1(mmr)     	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_HI_NETLINK_RC_1_BP,\
									AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_HI_NETLINK_RC_1_MASK)
#define WF_AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_HI_NETLINK_RC_1(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_HI_NETLINK_RC_1_BP,\
									AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_HI_NETLINK_RC_1_MASK)
#define RF_AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_HI_NETLINK_UNUSED_141_136(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_HI_NETLINK_UNUSED_141_136_BP,\
									AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_HI_NETLINK_UNUSED_141_136_MASK)
#define WF_AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_HI_NETLINK_UNUSED_141_136(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_HI_NETLINK_UNUSED_141_136_BP,\
									AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_HI_NETLINK_UNUSED_141_136_MASK)
#define RF_AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_HI_NETLINK_LB(mmr)       	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_HI_NETLINK_LB_BP,\
									AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_HI_NETLINK_LB_MASK)
#define WF_AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_HI_NETLINK_LB(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_HI_NETLINK_LB_BP,\
									AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_HI_NETLINK_LB_MASK)
#define RF_AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_HI_NETLINK_PORTID_2_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_HI_NETLINK_PORTID_2_0_BP,\
									AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_HI_NETLINK_PORTID_2_0_MASK)
#define WF_AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_HI_NETLINK_PORTID_2_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_HI_NETLINK_PORTID_2_0_BP,\
									AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_HI_NETLINK_PORTID_2_0_MASK)
#define RF_AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_HI_NETLINK_UNUSED_131_127(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_HI_NETLINK_UNUSED_131_127_BP,\
									AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_HI_NETLINK_UNUSED_131_127_MASK)
#define WF_AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_HI_NETLINK_UNUSED_131_127(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_HI_NETLINK_UNUSED_131_127_BP,\
									AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_HI_NETLINK_UNUSED_131_127_MASK)
#define RF_AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_MID_NETLINK_UNUSED_131_127(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_MID_NETLINK_UNUSED_131_127_BP,\
									AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_MID_NETLINK_UNUSED_131_127_MASK)
#define WF_AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_MID_NETLINK_UNUSED_131_127(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_MID_NETLINK_UNUSED_131_127_BP,\
									AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_MID_NETLINK_UNUSED_131_127_MASK)
#define RF_AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_MID_NETLINK_PKTSRC_1_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_MID_NETLINK_PKTSRC_1_0_BP,\
									AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_MID_NETLINK_PKTSRC_1_0_MASK)
#define WF_AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_MID_NETLINK_PKTSRC_1_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_MID_NETLINK_PKTSRC_1_0_BP,\
									AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_MID_NETLINK_PKTSRC_1_0_MASK)
#define RF_AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_MID_NETLINK_SSID_8_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_MID_NETLINK_SSID_8_0_BP,\
									AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_MID_NETLINK_SSID_8_0_MASK)
#define WF_AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_MID_NETLINK_SSID_8_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_MID_NETLINK_SSID_8_0_BP,\
									AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_MID_NETLINK_SSID_8_0_MASK)
#define RF_AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_MID_NETLINK_ADDR_5_2(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_MID_NETLINK_ADDR_5_2_BP,\
									AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_MID_NETLINK_ADDR_5_2_MASK)
#define WF_AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_MID_NETLINK_ADDR_5_2(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_MID_NETLINK_ADDR_5_2_BP,\
									AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_MID_NETLINK_ADDR_5_2_MASK)
#define RF_AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_MID_NETLINK_CNT_BM_3_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_MID_NETLINK_CNT_BM_3_0_BP,\
									AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_MID_NETLINK_CNT_BM_3_0_MASK)
#define WF_AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_MID_NETLINK_CNT_BM_3_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_MID_NETLINK_CNT_BM_3_0_BP,\
									AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_MID_NETLINK_CNT_BM_3_0_MASK)
#define RF_AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_MID_NETLINK_PARITY_2(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_MID_NETLINK_PARITY_2_BP,\
									AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_MID_NETLINK_PARITY_2_MASK)
#define WF_AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_MID_NETLINK_PARITY_2(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_MID_NETLINK_PARITY_2_BP,\
									AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_MID_NETLINK_PARITY_2_MASK)
#define RF_AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_MID_NETLINK_RC_0(mmr)    	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_MID_NETLINK_RC_0_BP,\
									AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_MID_NETLINK_RC_0_MASK)
#define WF_AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_MID_NETLINK_RC_0(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_MID_NETLINK_RC_0_BP,\
									AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_MID_NETLINK_RC_0_MASK)
#define RF_AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_MID_NETLINK_PKTID_11_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_MID_NETLINK_PKTID_11_0_BP,\
									AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_MID_NETLINK_PKTID_11_0_MASK)
#define WF_AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_MID_NETLINK_PKTID_11_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_MID_NETLINK_PKTID_11_0_BP,\
									AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_MID_NETLINK_PKTID_11_0_MASK)
#define RF_AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_MID_NETLINK_MDH_11_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_MID_NETLINK_MDH_11_0_BP,\
									AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_MID_NETLINK_MDH_11_0_MASK)
#define WF_AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_MID_NETLINK_MDH_11_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_MID_NETLINK_MDH_11_0_BP,\
									AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_MID_NETLINK_MDH_11_0_MASK)
#define RF_AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_MID_NETLINK_RC_2(mmr)    	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_MID_NETLINK_RC_2_BP,\
									AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_MID_NETLINK_RC_2_MASK)
#define WF_AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_MID_NETLINK_RC_2(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_MID_NETLINK_RC_2_BP,\
									AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_MID_NETLINK_RC_2_MASK)
#define RF_AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_MID_NETLINK_REQCMD_8_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_MID_NETLINK_REQCMD_8_0_BP,\
									AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_MID_NETLINK_REQCMD_8_0_MASK)
#define WF_AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_MID_NETLINK_REQCMD_8_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_MID_NETLINK_REQCMD_8_0_BP,\
									AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_MID_NETLINK_REQCMD_8_0_MASK)
#define RF_AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_MID_NETLINK_PARITY_1(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_MID_NETLINK_PARITY_1_BP,\
									AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_MID_NETLINK_PARITY_1_MASK)
#define WF_AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_MID_NETLINK_PARITY_1(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_MID_NETLINK_PARITY_1_BP,\
									AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_MID_NETLINK_PARITY_1_MASK)
#define RF_AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_MID_NETLINK_UV(mmr)      	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_MID_NETLINK_UV_BP,\
									AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_MID_NETLINK_UV_MASK)
#define WF_AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_MID_NETLINK_UV(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_MID_NETLINK_UV_BP,\
									AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_MID_NETLINK_UV_MASK)
#define RF_AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_MID_NETLINK_ADDR_39_6(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_MID_NETLINK_ADDR_39_6_BP,\
									AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_MID_NETLINK_ADDR_39_6_MASK)
#define WF_AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_MID_NETLINK_ADDR_39_6(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_MID_NETLINK_ADDR_39_6_BP,\
									AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_MID_NETLINK_ADDR_39_6_MASK)
#define RF_AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_LO_NETLINK_ADDR_39_6(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_LO_NETLINK_ADDR_39_6_BP,\
									AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_LO_NETLINK_ADDR_39_6_MASK)
#define WF_AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_LO_NETLINK_ADDR_39_6(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_LO_NETLINK_ADDR_39_6_BP,\
									AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_LO_NETLINK_ADDR_39_6_MASK)
#define RF_AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_LO_NETLINK_PARITY_0(mmr) 	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_LO_NETLINK_PARITY_0_BP,\
									AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_LO_NETLINK_PARITY_0_MASK)
#define WF_AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_LO_NETLINK_PARITY_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_LO_NETLINK_PARITY_0_BP,\
									AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_LO_NETLINK_PARITY_0_MASK)
#define RF_AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_LO_NETLINK_UNUSUED(mmr)  	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_LO_NETLINK_UNUSUED_BP,\
									AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_LO_NETLINK_UNUSUED_MASK)
#define WF_AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_LO_NETLINK_UNUSUED(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_LO_NETLINK_UNUSUED_BP,\
									AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_LO_NETLINK_UNUSUED_MASK)
#define RF_AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_LO_NETLINK_PKEY_15_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_LO_NETLINK_PKEY_15_0_BP,\
									AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_LO_NETLINK_PKEY_15_0_MASK)
#define WF_AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_LO_NETLINK_PKEY_15_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_LO_NETLINK_PKEY_15_0_BP,\
									AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_LO_NETLINK_PKEY_15_0_MASK)
#define RF_AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_LO_NETLINK_DSTID_1_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_LO_NETLINK_DSTID_1_0_BP,\
									AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_LO_NETLINK_DSTID_1_0_MASK)
#define WF_AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_LO_NETLINK_DSTID_1_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_LO_NETLINK_DSTID_1_0_BP,\
									AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_LO_NETLINK_DSTID_1_0_MASK)
#define RF_AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_LO_NETLINK_DST_15_0(mmr) 	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_LO_NETLINK_DST_15_0_BP,\
									AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_LO_NETLINK_DST_15_0_MASK)
#define WF_AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_LO_NETLINK_DST_15_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_LO_NETLINK_DST_15_0_BP,\
									AR_NL_LCLK_REQ_NIC0TOTILE_CCLK_4_LO_NETLINK_DST_15_0_MASK)
#define RF_AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_HI_NETLINK_BLOCK(mmr)    	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_HI_NETLINK_BLOCK_BP,\
									AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_HI_NETLINK_BLOCK_MASK)
#define WF_AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_HI_NETLINK_BLOCK(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_HI_NETLINK_BLOCK_BP,\
									AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_HI_NETLINK_BLOCK_MASK)
#define RF_AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_HI_NETLINK_UNUSED_183_166(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_HI_NETLINK_UNUSED_183_166_BP,\
									AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_HI_NETLINK_UNUSED_183_166_MASK)
#define WF_AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_HI_NETLINK_UNUSED_183_166(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_HI_NETLINK_UNUSED_183_166_BP,\
									AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_HI_NETLINK_UNUSED_183_166_MASK)
#define RF_AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_HI_NETLINK_LREQ_REN(mmr) 	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_HI_NETLINK_LREQ_REN_BP,\
									AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_HI_NETLINK_LREQ_REN_MASK)
#define WF_AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_HI_NETLINK_LREQ_REN(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_HI_NETLINK_LREQ_REN_BP,\
									AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_HI_NETLINK_LREQ_REN_MASK)
#define RF_AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_HI_NETLINK_R_NICBUF_EMPTY(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_HI_NETLINK_R_NICBUF_EMPTY_BP,\
									AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_HI_NETLINK_R_NICBUF_EMPTY_MASK)
#define WF_AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_HI_NETLINK_R_NICBUF_EMPTY(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_HI_NETLINK_R_NICBUF_EMPTY_BP,\
									AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_HI_NETLINK_R_NICBUF_EMPTY_MASK)
#define RF_AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_HI_NETLINK_R_NICBUF_DST_3_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_HI_NETLINK_R_NICBUF_DST_3_0_BP,\
									AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_HI_NETLINK_R_NICBUF_DST_3_0_MASK)
#define WF_AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_HI_NETLINK_R_NICBUF_DST_3_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_HI_NETLINK_R_NICBUF_DST_3_0_BP,\
									AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_HI_NETLINK_R_NICBUF_DST_3_0_MASK)
#define RF_AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_HI_NETLINK_R_FLIT_VLD_3_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_HI_NETLINK_R_FLIT_VLD_3_0_BP,\
									AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_HI_NETLINK_R_FLIT_VLD_3_0_MASK)
#define WF_AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_HI_NETLINK_R_FLIT_VLD_3_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_HI_NETLINK_R_FLIT_VLD_3_0_BP,\
									AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_HI_NETLINK_R_FLIT_VLD_3_0_MASK)
#define RF_AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_HI_NETLINK_Q_DATA(mmr)   	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_HI_NETLINK_Q_DATA_BP,\
									AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_HI_NETLINK_Q_DATA_MASK)
#define WF_AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_HI_NETLINK_Q_DATA(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_HI_NETLINK_Q_DATA_BP,\
									AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_HI_NETLINK_Q_DATA_MASK)
#define RF_AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_HI_NETLINK_Q_HEAD(mmr)   	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_HI_NETLINK_Q_HEAD_BP,\
									AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_HI_NETLINK_Q_HEAD_MASK)
#define WF_AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_HI_NETLINK_Q_HEAD(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_HI_NETLINK_Q_HEAD_BP,\
									AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_HI_NETLINK_Q_HEAD_MASK)
#define RF_AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_HI_NETLINK_Q_FLIT_CNTR(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_HI_NETLINK_Q_FLIT_CNTR_BP,\
									AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_HI_NETLINK_Q_FLIT_CNTR_MASK)
#define WF_AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_HI_NETLINK_Q_FLIT_CNTR(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_HI_NETLINK_Q_FLIT_CNTR_BP,\
									AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_HI_NETLINK_Q_FLIT_CNTR_MASK)
#define RF_AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_HI_NETLINK_R_FLIT2TILE_147(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_HI_NETLINK_R_FLIT2TILE_147_BP,\
									AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_HI_NETLINK_R_FLIT2TILE_147_MASK)
#define WF_AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_HI_NETLINK_R_FLIT2TILE_147(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_HI_NETLINK_R_FLIT2TILE_147_BP,\
									AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_HI_NETLINK_R_FLIT2TILE_147_MASK)
#define RF_AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_HI_NETLINK_R_FLIT2TILE_146(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_HI_NETLINK_R_FLIT2TILE_146_BP,\
									AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_HI_NETLINK_R_FLIT2TILE_146_MASK)
#define WF_AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_HI_NETLINK_R_FLIT2TILE_146(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_HI_NETLINK_R_FLIT2TILE_146_BP,\
									AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_HI_NETLINK_R_FLIT2TILE_146_MASK)
#define RF_AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_HI_NETLINK_R_FLIT2TILE_145(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_HI_NETLINK_R_FLIT2TILE_145_BP,\
									AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_HI_NETLINK_R_FLIT2TILE_145_MASK)
#define WF_AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_HI_NETLINK_R_FLIT2TILE_145(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_HI_NETLINK_R_FLIT2TILE_145_BP,\
									AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_HI_NETLINK_R_FLIT2TILE_145_MASK)
#define RF_AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_HI_NETLINK_R_FLIT2TILE_144(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_HI_NETLINK_R_FLIT2TILE_144_BP,\
									AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_HI_NETLINK_R_FLIT2TILE_144_MASK)
#define WF_AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_HI_NETLINK_R_FLIT2TILE_144(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_HI_NETLINK_R_FLIT2TILE_144_BP,\
									AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_HI_NETLINK_R_FLIT2TILE_144_MASK)
#define RF_AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_HI_NETLINK_PARITY_3(mmr) 	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_HI_NETLINK_PARITY_3_BP,\
									AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_HI_NETLINK_PARITY_3_MASK)
#define WF_AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_HI_NETLINK_PARITY_3(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_HI_NETLINK_PARITY_3_BP,\
									AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_HI_NETLINK_PARITY_3_MASK)
#define RF_AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_HI_NETLINK_RC_1(mmr)     	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_HI_NETLINK_RC_1_BP,\
									AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_HI_NETLINK_RC_1_MASK)
#define WF_AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_HI_NETLINK_RC_1(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_HI_NETLINK_RC_1_BP,\
									AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_HI_NETLINK_RC_1_MASK)
#define RF_AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_HI_NETLINK_UNUSED_141_136(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_HI_NETLINK_UNUSED_141_136_BP,\
									AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_HI_NETLINK_UNUSED_141_136_MASK)
#define WF_AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_HI_NETLINK_UNUSED_141_136(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_HI_NETLINK_UNUSED_141_136_BP,\
									AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_HI_NETLINK_UNUSED_141_136_MASK)
#define RF_AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_HI_NETLINK_LB(mmr)       	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_HI_NETLINK_LB_BP,\
									AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_HI_NETLINK_LB_MASK)
#define WF_AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_HI_NETLINK_LB(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_HI_NETLINK_LB_BP,\
									AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_HI_NETLINK_LB_MASK)
#define RF_AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_HI_NETLINK_PORTID_2_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_HI_NETLINK_PORTID_2_0_BP,\
									AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_HI_NETLINK_PORTID_2_0_MASK)
#define WF_AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_HI_NETLINK_PORTID_2_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_HI_NETLINK_PORTID_2_0_BP,\
									AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_HI_NETLINK_PORTID_2_0_MASK)
#define RF_AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_HI_NETLINK_UNUSED_131_127(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_HI_NETLINK_UNUSED_131_127_BP,\
									AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_HI_NETLINK_UNUSED_131_127_MASK)
#define WF_AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_HI_NETLINK_UNUSED_131_127(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_HI_NETLINK_UNUSED_131_127_BP,\
									AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_HI_NETLINK_UNUSED_131_127_MASK)
#define RF_AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_MID_NETLINK_UNUSED_131_127(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_MID_NETLINK_UNUSED_131_127_BP,\
									AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_MID_NETLINK_UNUSED_131_127_MASK)
#define WF_AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_MID_NETLINK_UNUSED_131_127(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_MID_NETLINK_UNUSED_131_127_BP,\
									AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_MID_NETLINK_UNUSED_131_127_MASK)
#define RF_AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_MID_NETLINK_PKTSRC_1_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_MID_NETLINK_PKTSRC_1_0_BP,\
									AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_MID_NETLINK_PKTSRC_1_0_MASK)
#define WF_AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_MID_NETLINK_PKTSRC_1_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_MID_NETLINK_PKTSRC_1_0_BP,\
									AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_MID_NETLINK_PKTSRC_1_0_MASK)
#define RF_AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_MID_NETLINK_SSID_8_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_MID_NETLINK_SSID_8_0_BP,\
									AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_MID_NETLINK_SSID_8_0_MASK)
#define WF_AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_MID_NETLINK_SSID_8_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_MID_NETLINK_SSID_8_0_BP,\
									AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_MID_NETLINK_SSID_8_0_MASK)
#define RF_AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_MID_NETLINK_ADDR_5_2(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_MID_NETLINK_ADDR_5_2_BP,\
									AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_MID_NETLINK_ADDR_5_2_MASK)
#define WF_AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_MID_NETLINK_ADDR_5_2(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_MID_NETLINK_ADDR_5_2_BP,\
									AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_MID_NETLINK_ADDR_5_2_MASK)
#define RF_AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_MID_NETLINK_CNT_BM_3_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_MID_NETLINK_CNT_BM_3_0_BP,\
									AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_MID_NETLINK_CNT_BM_3_0_MASK)
#define WF_AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_MID_NETLINK_CNT_BM_3_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_MID_NETLINK_CNT_BM_3_0_BP,\
									AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_MID_NETLINK_CNT_BM_3_0_MASK)
#define RF_AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_MID_NETLINK_PARITY_2(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_MID_NETLINK_PARITY_2_BP,\
									AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_MID_NETLINK_PARITY_2_MASK)
#define WF_AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_MID_NETLINK_PARITY_2(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_MID_NETLINK_PARITY_2_BP,\
									AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_MID_NETLINK_PARITY_2_MASK)
#define RF_AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_MID_NETLINK_RC_0(mmr)    	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_MID_NETLINK_RC_0_BP,\
									AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_MID_NETLINK_RC_0_MASK)
#define WF_AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_MID_NETLINK_RC_0(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_MID_NETLINK_RC_0_BP,\
									AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_MID_NETLINK_RC_0_MASK)
#define RF_AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_MID_NETLINK_PKTID_11_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_MID_NETLINK_PKTID_11_0_BP,\
									AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_MID_NETLINK_PKTID_11_0_MASK)
#define WF_AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_MID_NETLINK_PKTID_11_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_MID_NETLINK_PKTID_11_0_BP,\
									AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_MID_NETLINK_PKTID_11_0_MASK)
#define RF_AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_MID_NETLINK_MDH_11_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_MID_NETLINK_MDH_11_0_BP,\
									AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_MID_NETLINK_MDH_11_0_MASK)
#define WF_AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_MID_NETLINK_MDH_11_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_MID_NETLINK_MDH_11_0_BP,\
									AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_MID_NETLINK_MDH_11_0_MASK)
#define RF_AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_MID_NETLINK_RC_2(mmr)    	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_MID_NETLINK_RC_2_BP,\
									AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_MID_NETLINK_RC_2_MASK)
#define WF_AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_MID_NETLINK_RC_2(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_MID_NETLINK_RC_2_BP,\
									AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_MID_NETLINK_RC_2_MASK)
#define RF_AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_MID_NETLINK_REQCMD_8_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_MID_NETLINK_REQCMD_8_0_BP,\
									AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_MID_NETLINK_REQCMD_8_0_MASK)
#define WF_AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_MID_NETLINK_REQCMD_8_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_MID_NETLINK_REQCMD_8_0_BP,\
									AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_MID_NETLINK_REQCMD_8_0_MASK)
#define RF_AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_MID_NETLINK_PARITY_1(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_MID_NETLINK_PARITY_1_BP,\
									AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_MID_NETLINK_PARITY_1_MASK)
#define WF_AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_MID_NETLINK_PARITY_1(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_MID_NETLINK_PARITY_1_BP,\
									AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_MID_NETLINK_PARITY_1_MASK)
#define RF_AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_MID_NETLINK_UV(mmr)      	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_MID_NETLINK_UV_BP,\
									AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_MID_NETLINK_UV_MASK)
#define WF_AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_MID_NETLINK_UV(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_MID_NETLINK_UV_BP,\
									AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_MID_NETLINK_UV_MASK)
#define RF_AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_MID_NETLINK_ADDR_39_6(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_MID_NETLINK_ADDR_39_6_BP,\
									AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_MID_NETLINK_ADDR_39_6_MASK)
#define WF_AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_MID_NETLINK_ADDR_39_6(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_MID_NETLINK_ADDR_39_6_BP,\
									AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_MID_NETLINK_ADDR_39_6_MASK)
#define RF_AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_LO_NETLINK_ADDR_39_6(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_LO_NETLINK_ADDR_39_6_BP,\
									AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_LO_NETLINK_ADDR_39_6_MASK)
#define WF_AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_LO_NETLINK_ADDR_39_6(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_LO_NETLINK_ADDR_39_6_BP,\
									AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_LO_NETLINK_ADDR_39_6_MASK)
#define RF_AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_LO_NETLINK_PARITY_0(mmr) 	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_LO_NETLINK_PARITY_0_BP,\
									AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_LO_NETLINK_PARITY_0_MASK)
#define WF_AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_LO_NETLINK_PARITY_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_LO_NETLINK_PARITY_0_BP,\
									AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_LO_NETLINK_PARITY_0_MASK)
#define RF_AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_LO_NETLINK_UNUSUED(mmr)  	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_LO_NETLINK_UNUSUED_BP,\
									AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_LO_NETLINK_UNUSUED_MASK)
#define WF_AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_LO_NETLINK_UNUSUED(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_LO_NETLINK_UNUSUED_BP,\
									AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_LO_NETLINK_UNUSUED_MASK)
#define RF_AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_LO_NETLINK_PKEY_15_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_LO_NETLINK_PKEY_15_0_BP,\
									AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_LO_NETLINK_PKEY_15_0_MASK)
#define WF_AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_LO_NETLINK_PKEY_15_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_LO_NETLINK_PKEY_15_0_BP,\
									AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_LO_NETLINK_PKEY_15_0_MASK)
#define RF_AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_LO_NETLINK_DSTID_1_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_LO_NETLINK_DSTID_1_0_BP,\
									AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_LO_NETLINK_DSTID_1_0_MASK)
#define WF_AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_LO_NETLINK_DSTID_1_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_LO_NETLINK_DSTID_1_0_BP,\
									AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_LO_NETLINK_DSTID_1_0_MASK)
#define RF_AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_LO_NETLINK_DST_15_0(mmr) 	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_LO_NETLINK_DST_15_0_BP,\
									AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_LO_NETLINK_DST_15_0_MASK)
#define WF_AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_LO_NETLINK_DST_15_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_LO_NETLINK_DST_15_0_BP,\
									AR_NL_LCLK_REQ_NIC1TOTILE_CCLK_5_LO_NETLINK_DST_15_0_MASK)
#define RF_AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_HI_NETLINK_BLOCK(mmr)     	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_HI_NETLINK_BLOCK_BP,\
									AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_HI_NETLINK_BLOCK_MASK)
#define WF_AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_HI_NETLINK_BLOCK(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_HI_NETLINK_BLOCK_BP,\
									AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_HI_NETLINK_BLOCK_MASK)
#define RF_AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_HI_NETLINK_UNUSED_183_166(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_HI_NETLINK_UNUSED_183_166_BP,\
									AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_HI_NETLINK_UNUSED_183_166_MASK)
#define WF_AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_HI_NETLINK_UNUSED_183_166(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_HI_NETLINK_UNUSED_183_166_BP,\
									AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_HI_NETLINK_UNUSED_183_166_MASK)
#define RF_AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_HI_NETLINK_LREQ_REN(mmr)  	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_HI_NETLINK_LREQ_REN_BP,\
									AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_HI_NETLINK_LREQ_REN_MASK)
#define WF_AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_HI_NETLINK_LREQ_REN(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_HI_NETLINK_LREQ_REN_BP,\
									AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_HI_NETLINK_LREQ_REN_MASK)
#define RF_AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_HI_NETLINK_R_NICBUF_EMPTY(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_HI_NETLINK_R_NICBUF_EMPTY_BP,\
									AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_HI_NETLINK_R_NICBUF_EMPTY_MASK)
#define WF_AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_HI_NETLINK_R_NICBUF_EMPTY(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_HI_NETLINK_R_NICBUF_EMPTY_BP,\
									AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_HI_NETLINK_R_NICBUF_EMPTY_MASK)
#define RF_AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_HI_NETLINK_R_NICBUF_DST_3_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_HI_NETLINK_R_NICBUF_DST_3_0_BP,\
									AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_HI_NETLINK_R_NICBUF_DST_3_0_MASK)
#define WF_AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_HI_NETLINK_R_NICBUF_DST_3_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_HI_NETLINK_R_NICBUF_DST_3_0_BP,\
									AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_HI_NETLINK_R_NICBUF_DST_3_0_MASK)
#define RF_AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_HI_NETLINK_R_FLIT_VLD_3_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_HI_NETLINK_R_FLIT_VLD_3_0_BP,\
									AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_HI_NETLINK_R_FLIT_VLD_3_0_MASK)
#define WF_AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_HI_NETLINK_R_FLIT_VLD_3_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_HI_NETLINK_R_FLIT_VLD_3_0_BP,\
									AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_HI_NETLINK_R_FLIT_VLD_3_0_MASK)
#define RF_AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_HI_NETLINK_Q_DATA(mmr)    	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_HI_NETLINK_Q_DATA_BP,\
									AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_HI_NETLINK_Q_DATA_MASK)
#define WF_AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_HI_NETLINK_Q_DATA(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_HI_NETLINK_Q_DATA_BP,\
									AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_HI_NETLINK_Q_DATA_MASK)
#define RF_AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_HI_NETLINK_Q_HEAD(mmr)    	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_HI_NETLINK_Q_HEAD_BP,\
									AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_HI_NETLINK_Q_HEAD_MASK)
#define WF_AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_HI_NETLINK_Q_HEAD(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_HI_NETLINK_Q_HEAD_BP,\
									AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_HI_NETLINK_Q_HEAD_MASK)
#define RF_AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_HI_NETLINK_Q_FLIT_CNTR(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_HI_NETLINK_Q_FLIT_CNTR_BP,\
									AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_HI_NETLINK_Q_FLIT_CNTR_MASK)
#define WF_AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_HI_NETLINK_Q_FLIT_CNTR(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_HI_NETLINK_Q_FLIT_CNTR_BP,\
									AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_HI_NETLINK_Q_FLIT_CNTR_MASK)
#define RF_AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_HI_NETLINK_R_FLIT2TILE_147(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_HI_NETLINK_R_FLIT2TILE_147_BP,\
									AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_HI_NETLINK_R_FLIT2TILE_147_MASK)
#define WF_AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_HI_NETLINK_R_FLIT2TILE_147(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_HI_NETLINK_R_FLIT2TILE_147_BP,\
									AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_HI_NETLINK_R_FLIT2TILE_147_MASK)
#define RF_AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_HI_NETLINK_R_FLIT2TILE_146(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_HI_NETLINK_R_FLIT2TILE_146_BP,\
									AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_HI_NETLINK_R_FLIT2TILE_146_MASK)
#define WF_AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_HI_NETLINK_R_FLIT2TILE_146(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_HI_NETLINK_R_FLIT2TILE_146_BP,\
									AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_HI_NETLINK_R_FLIT2TILE_146_MASK)
#define RF_AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_HI_NETLINK_R_FLIT2TILE_145(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_HI_NETLINK_R_FLIT2TILE_145_BP,\
									AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_HI_NETLINK_R_FLIT2TILE_145_MASK)
#define WF_AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_HI_NETLINK_R_FLIT2TILE_145(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_HI_NETLINK_R_FLIT2TILE_145_BP,\
									AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_HI_NETLINK_R_FLIT2TILE_145_MASK)
#define RF_AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_HI_NETLINK_R_FLIT2TILE_144(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_HI_NETLINK_R_FLIT2TILE_144_BP,\
									AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_HI_NETLINK_R_FLIT2TILE_144_MASK)
#define WF_AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_HI_NETLINK_R_FLIT2TILE_144(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_HI_NETLINK_R_FLIT2TILE_144_BP,\
									AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_HI_NETLINK_R_FLIT2TILE_144_MASK)
#define RF_AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_HI_NETLINK_PARITY_3(mmr)  	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_HI_NETLINK_PARITY_3_BP,\
									AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_HI_NETLINK_PARITY_3_MASK)
#define WF_AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_HI_NETLINK_PARITY_3(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_HI_NETLINK_PARITY_3_BP,\
									AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_HI_NETLINK_PARITY_3_MASK)
#define RF_AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_HI_NETLINK_RC_1(mmr)      	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_HI_NETLINK_RC_1_BP,\
									AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_HI_NETLINK_RC_1_MASK)
#define WF_AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_HI_NETLINK_RC_1(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_HI_NETLINK_RC_1_BP,\
									AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_HI_NETLINK_RC_1_MASK)
#define RF_AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_HI_NETLINK_UNUSED_141_136(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_HI_NETLINK_UNUSED_141_136_BP,\
									AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_HI_NETLINK_UNUSED_141_136_MASK)
#define WF_AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_HI_NETLINK_UNUSED_141_136(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_HI_NETLINK_UNUSED_141_136_BP,\
									AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_HI_NETLINK_UNUSED_141_136_MASK)
#define RF_AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_HI_NETLINK_LB(mmr)        	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_HI_NETLINK_LB_BP,\
									AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_HI_NETLINK_LB_MASK)
#define WF_AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_HI_NETLINK_LB(mmr,v)      	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_HI_NETLINK_LB_BP,\
									AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_HI_NETLINK_LB_MASK)
#define RF_AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_HI_NETLINK_PORTID_2_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_HI_NETLINK_PORTID_2_0_BP,\
									AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_HI_NETLINK_PORTID_2_0_MASK)
#define WF_AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_HI_NETLINK_PORTID_2_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_HI_NETLINK_PORTID_2_0_BP,\
									AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_HI_NETLINK_PORTID_2_0_MASK)
#define RF_AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_HI_NETLINK_UNUSED_131_127(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_HI_NETLINK_UNUSED_131_127_BP,\
									AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_HI_NETLINK_UNUSED_131_127_MASK)
#define WF_AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_HI_NETLINK_UNUSED_131_127(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_HI_NETLINK_UNUSED_131_127_BP,\
									AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_HI_NETLINK_UNUSED_131_127_MASK)
#define RF_AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_MID_NETLINK_UNUSED_131_127(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_MID_NETLINK_UNUSED_131_127_BP,\
									AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_MID_NETLINK_UNUSED_131_127_MASK)
#define WF_AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_MID_NETLINK_UNUSED_131_127(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_MID_NETLINK_UNUSED_131_127_BP,\
									AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_MID_NETLINK_UNUSED_131_127_MASK)
#define RF_AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_MID_NETLINK_PKTSRC_1_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_MID_NETLINK_PKTSRC_1_0_BP,\
									AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_MID_NETLINK_PKTSRC_1_0_MASK)
#define WF_AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_MID_NETLINK_PKTSRC_1_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_MID_NETLINK_PKTSRC_1_0_BP,\
									AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_MID_NETLINK_PKTSRC_1_0_MASK)
#define RF_AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_MID_NETLINK_SSID_8_0(mmr) 	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_MID_NETLINK_SSID_8_0_BP,\
									AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_MID_NETLINK_SSID_8_0_MASK)
#define WF_AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_MID_NETLINK_SSID_8_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_MID_NETLINK_SSID_8_0_BP,\
									AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_MID_NETLINK_SSID_8_0_MASK)
#define RF_AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_MID_NETLINK_ADDR_5_2(mmr) 	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_MID_NETLINK_ADDR_5_2_BP,\
									AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_MID_NETLINK_ADDR_5_2_MASK)
#define WF_AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_MID_NETLINK_ADDR_5_2(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_MID_NETLINK_ADDR_5_2_BP,\
									AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_MID_NETLINK_ADDR_5_2_MASK)
#define RF_AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_MID_NETLINK_CNT_BM_3_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_MID_NETLINK_CNT_BM_3_0_BP,\
									AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_MID_NETLINK_CNT_BM_3_0_MASK)
#define WF_AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_MID_NETLINK_CNT_BM_3_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_MID_NETLINK_CNT_BM_3_0_BP,\
									AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_MID_NETLINK_CNT_BM_3_0_MASK)
#define RF_AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_MID_NETLINK_PARITY_2(mmr) 	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_MID_NETLINK_PARITY_2_BP,\
									AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_MID_NETLINK_PARITY_2_MASK)
#define WF_AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_MID_NETLINK_PARITY_2(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_MID_NETLINK_PARITY_2_BP,\
									AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_MID_NETLINK_PARITY_2_MASK)
#define RF_AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_MID_NETLINK_RC_0(mmr)     	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_MID_NETLINK_RC_0_BP,\
									AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_MID_NETLINK_RC_0_MASK)
#define WF_AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_MID_NETLINK_RC_0(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_MID_NETLINK_RC_0_BP,\
									AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_MID_NETLINK_RC_0_MASK)
#define RF_AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_MID_NETLINK_PKTID_11_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_MID_NETLINK_PKTID_11_0_BP,\
									AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_MID_NETLINK_PKTID_11_0_MASK)
#define WF_AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_MID_NETLINK_PKTID_11_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_MID_NETLINK_PKTID_11_0_BP,\
									AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_MID_NETLINK_PKTID_11_0_MASK)
#define RF_AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_MID_NETLINK_MDH_11_0(mmr) 	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_MID_NETLINK_MDH_11_0_BP,\
									AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_MID_NETLINK_MDH_11_0_MASK)
#define WF_AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_MID_NETLINK_MDH_11_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_MID_NETLINK_MDH_11_0_BP,\
									AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_MID_NETLINK_MDH_11_0_MASK)
#define RF_AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_MID_NETLINK_RC_2(mmr)     	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_MID_NETLINK_RC_2_BP,\
									AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_MID_NETLINK_RC_2_MASK)
#define WF_AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_MID_NETLINK_RC_2(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_MID_NETLINK_RC_2_BP,\
									AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_MID_NETLINK_RC_2_MASK)
#define RF_AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_MID_NETLINK_REQCMD_8_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_MID_NETLINK_REQCMD_8_0_BP,\
									AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_MID_NETLINK_REQCMD_8_0_MASK)
#define WF_AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_MID_NETLINK_REQCMD_8_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_MID_NETLINK_REQCMD_8_0_BP,\
									AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_MID_NETLINK_REQCMD_8_0_MASK)
#define RF_AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_MID_NETLINK_PARITY_1(mmr) 	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_MID_NETLINK_PARITY_1_BP,\
									AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_MID_NETLINK_PARITY_1_MASK)
#define WF_AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_MID_NETLINK_PARITY_1(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_MID_NETLINK_PARITY_1_BP,\
									AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_MID_NETLINK_PARITY_1_MASK)
#define RF_AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_MID_NETLINK_UV(mmr)       	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_MID_NETLINK_UV_BP,\
									AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_MID_NETLINK_UV_MASK)
#define WF_AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_MID_NETLINK_UV(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_MID_NETLINK_UV_BP,\
									AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_MID_NETLINK_UV_MASK)
#define RF_AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_MID_NETLINK_ADDR_39_6(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_MID_NETLINK_ADDR_39_6_BP,\
									AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_MID_NETLINK_ADDR_39_6_MASK)
#define WF_AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_MID_NETLINK_ADDR_39_6(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_MID_NETLINK_ADDR_39_6_BP,\
									AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_MID_NETLINK_ADDR_39_6_MASK)
#define RF_AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_LO_NETLINK_ADDR_39_6(mmr) 	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_LO_NETLINK_ADDR_39_6_BP,\
									AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_LO_NETLINK_ADDR_39_6_MASK)
#define WF_AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_LO_NETLINK_ADDR_39_6(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_LO_NETLINK_ADDR_39_6_BP,\
									AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_LO_NETLINK_ADDR_39_6_MASK)
#define RF_AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_LO_NETLINK_PARITY_0(mmr)  	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_LO_NETLINK_PARITY_0_BP,\
									AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_LO_NETLINK_PARITY_0_MASK)
#define WF_AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_LO_NETLINK_PARITY_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_LO_NETLINK_PARITY_0_BP,\
									AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_LO_NETLINK_PARITY_0_MASK)
#define RF_AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_LO_NETLINK_UNUSUED(mmr)   	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_LO_NETLINK_UNUSUED_BP,\
									AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_LO_NETLINK_UNUSUED_MASK)
#define WF_AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_LO_NETLINK_UNUSUED(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_LO_NETLINK_UNUSUED_BP,\
									AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_LO_NETLINK_UNUSUED_MASK)
#define RF_AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_LO_NETLINK_PKEY_15_0(mmr) 	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_LO_NETLINK_PKEY_15_0_BP,\
									AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_LO_NETLINK_PKEY_15_0_MASK)
#define WF_AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_LO_NETLINK_PKEY_15_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_LO_NETLINK_PKEY_15_0_BP,\
									AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_LO_NETLINK_PKEY_15_0_MASK)
#define RF_AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_LO_NETLINK_DSTID_1_0(mmr) 	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_LO_NETLINK_DSTID_1_0_BP,\
									AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_LO_NETLINK_DSTID_1_0_MASK)
#define WF_AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_LO_NETLINK_DSTID_1_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_LO_NETLINK_DSTID_1_0_BP,\
									AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_LO_NETLINK_DSTID_1_0_MASK)
#define RF_AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_LO_NETLINK_DST_15_0(mmr)  	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_LO_NETLINK_DST_15_0_BP,\
									AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_LO_NETLINK_DST_15_0_MASK)
#define WF_AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_LO_NETLINK_DST_15_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_LO_NETLINK_DST_15_0_BP,\
									AR_NL_LCLK_REQ_LB0TOTILE_CCLK_6_LO_NETLINK_DST_15_0_MASK)
#define RF_AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_HI_NETLINK_BLOCK(mmr)   	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_HI_NETLINK_BLOCK_BP,\
									AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_HI_NETLINK_BLOCK_MASK)
#define WF_AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_HI_NETLINK_BLOCK(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_HI_NETLINK_BLOCK_BP,\
									AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_HI_NETLINK_BLOCK_MASK)
#define RF_AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_HI_NETLINK_UNUSED_183_166(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_HI_NETLINK_UNUSED_183_166_BP,\
									AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_HI_NETLINK_UNUSED_183_166_MASK)
#define WF_AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_HI_NETLINK_UNUSED_183_166(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_HI_NETLINK_UNUSED_183_166_BP,\
									AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_HI_NETLINK_UNUSED_183_166_MASK)
#define RF_AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_HI_NETLINK_LREQ_REN(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_HI_NETLINK_LREQ_REN_BP,\
									AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_HI_NETLINK_LREQ_REN_MASK)
#define WF_AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_HI_NETLINK_LREQ_REN(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_HI_NETLINK_LREQ_REN_BP,\
									AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_HI_NETLINK_LREQ_REN_MASK)
#define RF_AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_HI_NETLINK_R_NICBUF_EMPTY(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_HI_NETLINK_R_NICBUF_EMPTY_BP,\
									AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_HI_NETLINK_R_NICBUF_EMPTY_MASK)
#define WF_AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_HI_NETLINK_R_NICBUF_EMPTY(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_HI_NETLINK_R_NICBUF_EMPTY_BP,\
									AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_HI_NETLINK_R_NICBUF_EMPTY_MASK)
#define RF_AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_HI_NETLINK_R_NICBUF_DST_3_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_HI_NETLINK_R_NICBUF_DST_3_0_BP,\
									AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_HI_NETLINK_R_NICBUF_DST_3_0_MASK)
#define WF_AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_HI_NETLINK_R_NICBUF_DST_3_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_HI_NETLINK_R_NICBUF_DST_3_0_BP,\
									AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_HI_NETLINK_R_NICBUF_DST_3_0_MASK)
#define RF_AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_HI_NETLINK_R_FLIT_VLD_3_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_HI_NETLINK_R_FLIT_VLD_3_0_BP,\
									AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_HI_NETLINK_R_FLIT_VLD_3_0_MASK)
#define WF_AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_HI_NETLINK_R_FLIT_VLD_3_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_HI_NETLINK_R_FLIT_VLD_3_0_BP,\
									AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_HI_NETLINK_R_FLIT_VLD_3_0_MASK)
#define RF_AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_HI_NETLINK_Q_DATA(mmr)  	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_HI_NETLINK_Q_DATA_BP,\
									AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_HI_NETLINK_Q_DATA_MASK)
#define WF_AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_HI_NETLINK_Q_DATA(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_HI_NETLINK_Q_DATA_BP,\
									AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_HI_NETLINK_Q_DATA_MASK)
#define RF_AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_HI_NETLINK_Q_HEAD(mmr)  	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_HI_NETLINK_Q_HEAD_BP,\
									AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_HI_NETLINK_Q_HEAD_MASK)
#define WF_AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_HI_NETLINK_Q_HEAD(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_HI_NETLINK_Q_HEAD_BP,\
									AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_HI_NETLINK_Q_HEAD_MASK)
#define RF_AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_HI_NETLINK_Q_FLIT_CNTR(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_HI_NETLINK_Q_FLIT_CNTR_BP,\
									AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_HI_NETLINK_Q_FLIT_CNTR_MASK)
#define WF_AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_HI_NETLINK_Q_FLIT_CNTR(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_HI_NETLINK_Q_FLIT_CNTR_BP,\
									AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_HI_NETLINK_Q_FLIT_CNTR_MASK)
#define RF_AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_HI_NETLINK_R_FLIT2TILE_147(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_HI_NETLINK_R_FLIT2TILE_147_BP,\
									AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_HI_NETLINK_R_FLIT2TILE_147_MASK)
#define WF_AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_HI_NETLINK_R_FLIT2TILE_147(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_HI_NETLINK_R_FLIT2TILE_147_BP,\
									AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_HI_NETLINK_R_FLIT2TILE_147_MASK)
#define RF_AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_HI_NETLINK_R_FLIT2TILE_146(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_HI_NETLINK_R_FLIT2TILE_146_BP,\
									AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_HI_NETLINK_R_FLIT2TILE_146_MASK)
#define WF_AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_HI_NETLINK_R_FLIT2TILE_146(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_HI_NETLINK_R_FLIT2TILE_146_BP,\
									AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_HI_NETLINK_R_FLIT2TILE_146_MASK)
#define RF_AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_HI_NETLINK_R_FLIT2TILE_145(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_HI_NETLINK_R_FLIT2TILE_145_BP,\
									AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_HI_NETLINK_R_FLIT2TILE_145_MASK)
#define WF_AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_HI_NETLINK_R_FLIT2TILE_145(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_HI_NETLINK_R_FLIT2TILE_145_BP,\
									AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_HI_NETLINK_R_FLIT2TILE_145_MASK)
#define RF_AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_HI_NETLINK_R_FLIT2TILE_144(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_HI_NETLINK_R_FLIT2TILE_144_BP,\
									AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_HI_NETLINK_R_FLIT2TILE_144_MASK)
#define WF_AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_HI_NETLINK_R_FLIT2TILE_144(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_HI_NETLINK_R_FLIT2TILE_144_BP,\
									AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_HI_NETLINK_R_FLIT2TILE_144_MASK)
#define RF_AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_HI_NETLINK_PARITY_3(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_HI_NETLINK_PARITY_3_BP,\
									AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_HI_NETLINK_PARITY_3_MASK)
#define WF_AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_HI_NETLINK_PARITY_3(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_HI_NETLINK_PARITY_3_BP,\
									AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_HI_NETLINK_PARITY_3_MASK)
#define RF_AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_HI_NETLINK_RC_1(mmr)    	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_HI_NETLINK_RC_1_BP,\
									AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_HI_NETLINK_RC_1_MASK)
#define WF_AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_HI_NETLINK_RC_1(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_HI_NETLINK_RC_1_BP,\
									AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_HI_NETLINK_RC_1_MASK)
#define RF_AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_HI_NETLINK_UNUSED_141_136(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_HI_NETLINK_UNUSED_141_136_BP,\
									AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_HI_NETLINK_UNUSED_141_136_MASK)
#define WF_AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_HI_NETLINK_UNUSED_141_136(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_HI_NETLINK_UNUSED_141_136_BP,\
									AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_HI_NETLINK_UNUSED_141_136_MASK)
#define RF_AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_HI_NETLINK_LB(mmr)      	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_HI_NETLINK_LB_BP,\
									AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_HI_NETLINK_LB_MASK)
#define WF_AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_HI_NETLINK_LB(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_HI_NETLINK_LB_BP,\
									AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_HI_NETLINK_LB_MASK)
#define RF_AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_HI_NETLINK_PORTID_2_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_HI_NETLINK_PORTID_2_0_BP,\
									AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_HI_NETLINK_PORTID_2_0_MASK)
#define WF_AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_HI_NETLINK_PORTID_2_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_HI_NETLINK_PORTID_2_0_BP,\
									AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_HI_NETLINK_PORTID_2_0_MASK)
#define RF_AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_HI_NETLINK_UNUSED_131_127(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_HI_NETLINK_UNUSED_131_127_BP,\
									AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_HI_NETLINK_UNUSED_131_127_MASK)
#define WF_AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_HI_NETLINK_UNUSED_131_127(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_HI_NETLINK_UNUSED_131_127_BP,\
									AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_HI_NETLINK_UNUSED_131_127_MASK)
#define RF_AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_MID_NETLINK_UNUSED_131_127(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_MID_NETLINK_UNUSED_131_127_BP,\
									AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_MID_NETLINK_UNUSED_131_127_MASK)
#define WF_AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_MID_NETLINK_UNUSED_131_127(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_MID_NETLINK_UNUSED_131_127_BP,\
									AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_MID_NETLINK_UNUSED_131_127_MASK)
#define RF_AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_MID_NETLINK_PKTSRC_1_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_MID_NETLINK_PKTSRC_1_0_BP,\
									AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_MID_NETLINK_PKTSRC_1_0_MASK)
#define WF_AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_MID_NETLINK_PKTSRC_1_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_MID_NETLINK_PKTSRC_1_0_BP,\
									AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_MID_NETLINK_PKTSRC_1_0_MASK)
#define RF_AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_MID_NETLINK_SSID_8_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_MID_NETLINK_SSID_8_0_BP,\
									AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_MID_NETLINK_SSID_8_0_MASK)
#define WF_AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_MID_NETLINK_SSID_8_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_MID_NETLINK_SSID_8_0_BP,\
									AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_MID_NETLINK_SSID_8_0_MASK)
#define RF_AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_MID_NETLINK_ADDR_5_2(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_MID_NETLINK_ADDR_5_2_BP,\
									AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_MID_NETLINK_ADDR_5_2_MASK)
#define WF_AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_MID_NETLINK_ADDR_5_2(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_MID_NETLINK_ADDR_5_2_BP,\
									AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_MID_NETLINK_ADDR_5_2_MASK)
#define RF_AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_MID_NETLINK_CNT_BM_3_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_MID_NETLINK_CNT_BM_3_0_BP,\
									AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_MID_NETLINK_CNT_BM_3_0_MASK)
#define WF_AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_MID_NETLINK_CNT_BM_3_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_MID_NETLINK_CNT_BM_3_0_BP,\
									AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_MID_NETLINK_CNT_BM_3_0_MASK)
#define RF_AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_MID_NETLINK_PARITY_2(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_MID_NETLINK_PARITY_2_BP,\
									AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_MID_NETLINK_PARITY_2_MASK)
#define WF_AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_MID_NETLINK_PARITY_2(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_MID_NETLINK_PARITY_2_BP,\
									AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_MID_NETLINK_PARITY_2_MASK)
#define RF_AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_MID_NETLINK_RC_0(mmr)   	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_MID_NETLINK_RC_0_BP,\
									AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_MID_NETLINK_RC_0_MASK)
#define WF_AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_MID_NETLINK_RC_0(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_MID_NETLINK_RC_0_BP,\
									AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_MID_NETLINK_RC_0_MASK)
#define RF_AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_MID_NETLINK_PKTID_11_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_MID_NETLINK_PKTID_11_0_BP,\
									AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_MID_NETLINK_PKTID_11_0_MASK)
#define WF_AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_MID_NETLINK_PKTID_11_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_MID_NETLINK_PKTID_11_0_BP,\
									AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_MID_NETLINK_PKTID_11_0_MASK)
#define RF_AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_MID_NETLINK_MDH_11_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_MID_NETLINK_MDH_11_0_BP,\
									AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_MID_NETLINK_MDH_11_0_MASK)
#define WF_AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_MID_NETLINK_MDH_11_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_MID_NETLINK_MDH_11_0_BP,\
									AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_MID_NETLINK_MDH_11_0_MASK)
#define RF_AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_MID_NETLINK_RC_2(mmr)   	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_MID_NETLINK_RC_2_BP,\
									AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_MID_NETLINK_RC_2_MASK)
#define WF_AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_MID_NETLINK_RC_2(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_MID_NETLINK_RC_2_BP,\
									AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_MID_NETLINK_RC_2_MASK)
#define RF_AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_MID_NETLINK_REQCMD_8_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_MID_NETLINK_REQCMD_8_0_BP,\
									AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_MID_NETLINK_REQCMD_8_0_MASK)
#define WF_AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_MID_NETLINK_REQCMD_8_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_MID_NETLINK_REQCMD_8_0_BP,\
									AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_MID_NETLINK_REQCMD_8_0_MASK)
#define RF_AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_MID_NETLINK_PARITY_1(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_MID_NETLINK_PARITY_1_BP,\
									AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_MID_NETLINK_PARITY_1_MASK)
#define WF_AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_MID_NETLINK_PARITY_1(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_MID_NETLINK_PARITY_1_BP,\
									AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_MID_NETLINK_PARITY_1_MASK)
#define RF_AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_MID_NETLINK_UV(mmr)     	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_MID_NETLINK_UV_BP,\
									AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_MID_NETLINK_UV_MASK)
#define WF_AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_MID_NETLINK_UV(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_MID_NETLINK_UV_BP,\
									AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_MID_NETLINK_UV_MASK)
#define RF_AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_MID_NETLINK_ADDR_39_6(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_MID_NETLINK_ADDR_39_6_BP,\
									AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_MID_NETLINK_ADDR_39_6_MASK)
#define WF_AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_MID_NETLINK_ADDR_39_6(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_MID_NETLINK_ADDR_39_6_BP,\
									AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_MID_NETLINK_ADDR_39_6_MASK)
#define RF_AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_LO_NETLINK_ADDR_39_6(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_LO_NETLINK_ADDR_39_6_BP,\
									AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_LO_NETLINK_ADDR_39_6_MASK)
#define WF_AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_LO_NETLINK_ADDR_39_6(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_LO_NETLINK_ADDR_39_6_BP,\
									AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_LO_NETLINK_ADDR_39_6_MASK)
#define RF_AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_LO_NETLINK_PARITY_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_LO_NETLINK_PARITY_0_BP,\
									AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_LO_NETLINK_PARITY_0_MASK)
#define WF_AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_LO_NETLINK_PARITY_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_LO_NETLINK_PARITY_0_BP,\
									AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_LO_NETLINK_PARITY_0_MASK)
#define RF_AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_LO_NETLINK_UNUSUED(mmr) 	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_LO_NETLINK_UNUSUED_BP,\
									AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_LO_NETLINK_UNUSUED_MASK)
#define WF_AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_LO_NETLINK_UNUSUED(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_LO_NETLINK_UNUSUED_BP,\
									AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_LO_NETLINK_UNUSUED_MASK)
#define RF_AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_LO_NETLINK_PKEY_15_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_LO_NETLINK_PKEY_15_0_BP,\
									AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_LO_NETLINK_PKEY_15_0_MASK)
#define WF_AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_LO_NETLINK_PKEY_15_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_LO_NETLINK_PKEY_15_0_BP,\
									AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_LO_NETLINK_PKEY_15_0_MASK)
#define RF_AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_LO_NETLINK_DSTID_1_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_LO_NETLINK_DSTID_1_0_BP,\
									AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_LO_NETLINK_DSTID_1_0_MASK)
#define WF_AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_LO_NETLINK_DSTID_1_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_LO_NETLINK_DSTID_1_0_BP,\
									AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_LO_NETLINK_DSTID_1_0_MASK)
#define RF_AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_LO_NETLINK_DST_15_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_LO_NETLINK_DST_15_0_BP,\
									AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_LO_NETLINK_DST_15_0_MASK)
#define WF_AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_LO_NETLINK_DST_15_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_LO_NETLINK_DST_15_0_BP,\
									AR_NL_LCLK_REQ_NIC2TOTILE_CCLK_13_LO_NETLINK_DST_15_0_MASK)
#define RF_AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_HI_NETLINK_BLOCK(mmr)   	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_HI_NETLINK_BLOCK_BP,\
									AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_HI_NETLINK_BLOCK_MASK)
#define WF_AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_HI_NETLINK_BLOCK(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_HI_NETLINK_BLOCK_BP,\
									AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_HI_NETLINK_BLOCK_MASK)
#define RF_AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_HI_NETLINK_UNUSED_183_166(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_HI_NETLINK_UNUSED_183_166_BP,\
									AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_HI_NETLINK_UNUSED_183_166_MASK)
#define WF_AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_HI_NETLINK_UNUSED_183_166(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_HI_NETLINK_UNUSED_183_166_BP,\
									AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_HI_NETLINK_UNUSED_183_166_MASK)
#define RF_AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_HI_NETLINK_LREQ_REN(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_HI_NETLINK_LREQ_REN_BP,\
									AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_HI_NETLINK_LREQ_REN_MASK)
#define WF_AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_HI_NETLINK_LREQ_REN(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_HI_NETLINK_LREQ_REN_BP,\
									AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_HI_NETLINK_LREQ_REN_MASK)
#define RF_AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_HI_NETLINK_R_NICBUF_EMPTY(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_HI_NETLINK_R_NICBUF_EMPTY_BP,\
									AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_HI_NETLINK_R_NICBUF_EMPTY_MASK)
#define WF_AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_HI_NETLINK_R_NICBUF_EMPTY(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_HI_NETLINK_R_NICBUF_EMPTY_BP,\
									AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_HI_NETLINK_R_NICBUF_EMPTY_MASK)
#define RF_AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_HI_NETLINK_R_NICBUF_DST_3_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_HI_NETLINK_R_NICBUF_DST_3_0_BP,\
									AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_HI_NETLINK_R_NICBUF_DST_3_0_MASK)
#define WF_AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_HI_NETLINK_R_NICBUF_DST_3_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_HI_NETLINK_R_NICBUF_DST_3_0_BP,\
									AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_HI_NETLINK_R_NICBUF_DST_3_0_MASK)
#define RF_AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_HI_NETLINK_R_FLIT_VLD_3_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_HI_NETLINK_R_FLIT_VLD_3_0_BP,\
									AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_HI_NETLINK_R_FLIT_VLD_3_0_MASK)
#define WF_AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_HI_NETLINK_R_FLIT_VLD_3_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_HI_NETLINK_R_FLIT_VLD_3_0_BP,\
									AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_HI_NETLINK_R_FLIT_VLD_3_0_MASK)
#define RF_AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_HI_NETLINK_Q_DATA(mmr)  	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_HI_NETLINK_Q_DATA_BP,\
									AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_HI_NETLINK_Q_DATA_MASK)
#define WF_AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_HI_NETLINK_Q_DATA(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_HI_NETLINK_Q_DATA_BP,\
									AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_HI_NETLINK_Q_DATA_MASK)
#define RF_AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_HI_NETLINK_Q_HEAD(mmr)  	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_HI_NETLINK_Q_HEAD_BP,\
									AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_HI_NETLINK_Q_HEAD_MASK)
#define WF_AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_HI_NETLINK_Q_HEAD(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_HI_NETLINK_Q_HEAD_BP,\
									AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_HI_NETLINK_Q_HEAD_MASK)
#define RF_AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_HI_NETLINK_Q_FLIT_CNTR(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_HI_NETLINK_Q_FLIT_CNTR_BP,\
									AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_HI_NETLINK_Q_FLIT_CNTR_MASK)
#define WF_AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_HI_NETLINK_Q_FLIT_CNTR(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_HI_NETLINK_Q_FLIT_CNTR_BP,\
									AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_HI_NETLINK_Q_FLIT_CNTR_MASK)
#define RF_AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_HI_NETLINK_R_FLIT2TILE_147(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_HI_NETLINK_R_FLIT2TILE_147_BP,\
									AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_HI_NETLINK_R_FLIT2TILE_147_MASK)
#define WF_AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_HI_NETLINK_R_FLIT2TILE_147(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_HI_NETLINK_R_FLIT2TILE_147_BP,\
									AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_HI_NETLINK_R_FLIT2TILE_147_MASK)
#define RF_AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_HI_NETLINK_R_FLIT2TILE_146(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_HI_NETLINK_R_FLIT2TILE_146_BP,\
									AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_HI_NETLINK_R_FLIT2TILE_146_MASK)
#define WF_AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_HI_NETLINK_R_FLIT2TILE_146(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_HI_NETLINK_R_FLIT2TILE_146_BP,\
									AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_HI_NETLINK_R_FLIT2TILE_146_MASK)
#define RF_AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_HI_NETLINK_R_FLIT2TILE_145(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_HI_NETLINK_R_FLIT2TILE_145_BP,\
									AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_HI_NETLINK_R_FLIT2TILE_145_MASK)
#define WF_AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_HI_NETLINK_R_FLIT2TILE_145(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_HI_NETLINK_R_FLIT2TILE_145_BP,\
									AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_HI_NETLINK_R_FLIT2TILE_145_MASK)
#define RF_AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_HI_NETLINK_R_FLIT2TILE_144(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_HI_NETLINK_R_FLIT2TILE_144_BP,\
									AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_HI_NETLINK_R_FLIT2TILE_144_MASK)
#define WF_AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_HI_NETLINK_R_FLIT2TILE_144(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_HI_NETLINK_R_FLIT2TILE_144_BP,\
									AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_HI_NETLINK_R_FLIT2TILE_144_MASK)
#define RF_AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_HI_NETLINK_PARITY_3(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_HI_NETLINK_PARITY_3_BP,\
									AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_HI_NETLINK_PARITY_3_MASK)
#define WF_AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_HI_NETLINK_PARITY_3(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_HI_NETLINK_PARITY_3_BP,\
									AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_HI_NETLINK_PARITY_3_MASK)
#define RF_AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_HI_NETLINK_RC_1(mmr)    	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_HI_NETLINK_RC_1_BP,\
									AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_HI_NETLINK_RC_1_MASK)
#define WF_AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_HI_NETLINK_RC_1(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_HI_NETLINK_RC_1_BP,\
									AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_HI_NETLINK_RC_1_MASK)
#define RF_AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_HI_NETLINK_UNUSED_141_136(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_HI_NETLINK_UNUSED_141_136_BP,\
									AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_HI_NETLINK_UNUSED_141_136_MASK)
#define WF_AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_HI_NETLINK_UNUSED_141_136(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_HI_NETLINK_UNUSED_141_136_BP,\
									AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_HI_NETLINK_UNUSED_141_136_MASK)
#define RF_AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_HI_NETLINK_LB(mmr)      	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_HI_NETLINK_LB_BP,\
									AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_HI_NETLINK_LB_MASK)
#define WF_AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_HI_NETLINK_LB(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_HI_NETLINK_LB_BP,\
									AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_HI_NETLINK_LB_MASK)
#define RF_AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_HI_NETLINK_PORTID_2_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_HI_NETLINK_PORTID_2_0_BP,\
									AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_HI_NETLINK_PORTID_2_0_MASK)
#define WF_AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_HI_NETLINK_PORTID_2_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_HI_NETLINK_PORTID_2_0_BP,\
									AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_HI_NETLINK_PORTID_2_0_MASK)
#define RF_AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_HI_NETLINK_UNUSED_131_127(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_HI_NETLINK_UNUSED_131_127_BP,\
									AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_HI_NETLINK_UNUSED_131_127_MASK)
#define WF_AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_HI_NETLINK_UNUSED_131_127(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_HI_NETLINK_UNUSED_131_127_BP,\
									AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_HI_NETLINK_UNUSED_131_127_MASK)
#define RF_AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_MID_NETLINK_UNUSED_131_127(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_MID_NETLINK_UNUSED_131_127_BP,\
									AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_MID_NETLINK_UNUSED_131_127_MASK)
#define WF_AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_MID_NETLINK_UNUSED_131_127(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_MID_NETLINK_UNUSED_131_127_BP,\
									AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_MID_NETLINK_UNUSED_131_127_MASK)
#define RF_AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_MID_NETLINK_PKTSRC_1_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_MID_NETLINK_PKTSRC_1_0_BP,\
									AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_MID_NETLINK_PKTSRC_1_0_MASK)
#define WF_AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_MID_NETLINK_PKTSRC_1_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_MID_NETLINK_PKTSRC_1_0_BP,\
									AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_MID_NETLINK_PKTSRC_1_0_MASK)
#define RF_AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_MID_NETLINK_SSID_8_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_MID_NETLINK_SSID_8_0_BP,\
									AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_MID_NETLINK_SSID_8_0_MASK)
#define WF_AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_MID_NETLINK_SSID_8_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_MID_NETLINK_SSID_8_0_BP,\
									AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_MID_NETLINK_SSID_8_0_MASK)
#define RF_AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_MID_NETLINK_ADDR_5_2(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_MID_NETLINK_ADDR_5_2_BP,\
									AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_MID_NETLINK_ADDR_5_2_MASK)
#define WF_AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_MID_NETLINK_ADDR_5_2(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_MID_NETLINK_ADDR_5_2_BP,\
									AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_MID_NETLINK_ADDR_5_2_MASK)
#define RF_AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_MID_NETLINK_CNT_BM_3_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_MID_NETLINK_CNT_BM_3_0_BP,\
									AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_MID_NETLINK_CNT_BM_3_0_MASK)
#define WF_AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_MID_NETLINK_CNT_BM_3_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_MID_NETLINK_CNT_BM_3_0_BP,\
									AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_MID_NETLINK_CNT_BM_3_0_MASK)
#define RF_AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_MID_NETLINK_PARITY_2(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_MID_NETLINK_PARITY_2_BP,\
									AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_MID_NETLINK_PARITY_2_MASK)
#define WF_AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_MID_NETLINK_PARITY_2(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_MID_NETLINK_PARITY_2_BP,\
									AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_MID_NETLINK_PARITY_2_MASK)
#define RF_AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_MID_NETLINK_RC_0(mmr)   	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_MID_NETLINK_RC_0_BP,\
									AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_MID_NETLINK_RC_0_MASK)
#define WF_AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_MID_NETLINK_RC_0(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_MID_NETLINK_RC_0_BP,\
									AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_MID_NETLINK_RC_0_MASK)
#define RF_AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_MID_NETLINK_PKTID_11_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_MID_NETLINK_PKTID_11_0_BP,\
									AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_MID_NETLINK_PKTID_11_0_MASK)
#define WF_AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_MID_NETLINK_PKTID_11_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_MID_NETLINK_PKTID_11_0_BP,\
									AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_MID_NETLINK_PKTID_11_0_MASK)
#define RF_AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_MID_NETLINK_MDH_11_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_MID_NETLINK_MDH_11_0_BP,\
									AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_MID_NETLINK_MDH_11_0_MASK)
#define WF_AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_MID_NETLINK_MDH_11_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_MID_NETLINK_MDH_11_0_BP,\
									AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_MID_NETLINK_MDH_11_0_MASK)
#define RF_AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_MID_NETLINK_RC_2(mmr)   	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_MID_NETLINK_RC_2_BP,\
									AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_MID_NETLINK_RC_2_MASK)
#define WF_AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_MID_NETLINK_RC_2(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_MID_NETLINK_RC_2_BP,\
									AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_MID_NETLINK_RC_2_MASK)
#define RF_AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_MID_NETLINK_REQCMD_8_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_MID_NETLINK_REQCMD_8_0_BP,\
									AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_MID_NETLINK_REQCMD_8_0_MASK)
#define WF_AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_MID_NETLINK_REQCMD_8_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_MID_NETLINK_REQCMD_8_0_BP,\
									AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_MID_NETLINK_REQCMD_8_0_MASK)
#define RF_AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_MID_NETLINK_PARITY_1(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_MID_NETLINK_PARITY_1_BP,\
									AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_MID_NETLINK_PARITY_1_MASK)
#define WF_AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_MID_NETLINK_PARITY_1(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_MID_NETLINK_PARITY_1_BP,\
									AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_MID_NETLINK_PARITY_1_MASK)
#define RF_AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_MID_NETLINK_UV(mmr)     	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_MID_NETLINK_UV_BP,\
									AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_MID_NETLINK_UV_MASK)
#define WF_AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_MID_NETLINK_UV(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_MID_NETLINK_UV_BP,\
									AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_MID_NETLINK_UV_MASK)
#define RF_AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_MID_NETLINK_ADDR_39_6(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_MID_NETLINK_ADDR_39_6_BP,\
									AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_MID_NETLINK_ADDR_39_6_MASK)
#define WF_AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_MID_NETLINK_ADDR_39_6(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_MID_NETLINK_ADDR_39_6_BP,\
									AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_MID_NETLINK_ADDR_39_6_MASK)
#define RF_AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_LO_NETLINK_ADDR_39_6(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_LO_NETLINK_ADDR_39_6_BP,\
									AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_LO_NETLINK_ADDR_39_6_MASK)
#define WF_AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_LO_NETLINK_ADDR_39_6(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_LO_NETLINK_ADDR_39_6_BP,\
									AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_LO_NETLINK_ADDR_39_6_MASK)
#define RF_AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_LO_NETLINK_PARITY_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_LO_NETLINK_PARITY_0_BP,\
									AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_LO_NETLINK_PARITY_0_MASK)
#define WF_AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_LO_NETLINK_PARITY_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_LO_NETLINK_PARITY_0_BP,\
									AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_LO_NETLINK_PARITY_0_MASK)
#define RF_AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_LO_NETLINK_UNUSUED(mmr) 	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_LO_NETLINK_UNUSUED_BP,\
									AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_LO_NETLINK_UNUSUED_MASK)
#define WF_AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_LO_NETLINK_UNUSUED(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_LO_NETLINK_UNUSUED_BP,\
									AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_LO_NETLINK_UNUSUED_MASK)
#define RF_AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_LO_NETLINK_PKEY_15_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_LO_NETLINK_PKEY_15_0_BP,\
									AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_LO_NETLINK_PKEY_15_0_MASK)
#define WF_AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_LO_NETLINK_PKEY_15_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_LO_NETLINK_PKEY_15_0_BP,\
									AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_LO_NETLINK_PKEY_15_0_MASK)
#define RF_AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_LO_NETLINK_DSTID_1_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_LO_NETLINK_DSTID_1_0_BP,\
									AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_LO_NETLINK_DSTID_1_0_MASK)
#define WF_AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_LO_NETLINK_DSTID_1_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_LO_NETLINK_DSTID_1_0_BP,\
									AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_LO_NETLINK_DSTID_1_0_MASK)
#define RF_AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_LO_NETLINK_DST_15_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_LO_NETLINK_DST_15_0_BP,\
									AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_LO_NETLINK_DST_15_0_MASK)
#define WF_AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_LO_NETLINK_DST_15_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_LO_NETLINK_DST_15_0_BP,\
									AR_NL_LCLK_REQ_NIC3TOTILE_CCLK_14_LO_NETLINK_DST_15_0_MASK)
#define RF_AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_HI_NETLINK_BLOCK(mmr)    	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_HI_NETLINK_BLOCK_BP,\
									AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_HI_NETLINK_BLOCK_MASK)
#define WF_AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_HI_NETLINK_BLOCK(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_HI_NETLINK_BLOCK_BP,\
									AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_HI_NETLINK_BLOCK_MASK)
#define RF_AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_HI_NETLINK_UNUSED_183_166(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_HI_NETLINK_UNUSED_183_166_BP,\
									AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_HI_NETLINK_UNUSED_183_166_MASK)
#define WF_AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_HI_NETLINK_UNUSED_183_166(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_HI_NETLINK_UNUSED_183_166_BP,\
									AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_HI_NETLINK_UNUSED_183_166_MASK)
#define RF_AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_HI_NETLINK_LREQ_REN(mmr) 	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_HI_NETLINK_LREQ_REN_BP,\
									AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_HI_NETLINK_LREQ_REN_MASK)
#define WF_AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_HI_NETLINK_LREQ_REN(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_HI_NETLINK_LREQ_REN_BP,\
									AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_HI_NETLINK_LREQ_REN_MASK)
#define RF_AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_HI_NETLINK_R_NICBUF_EMPTY(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_HI_NETLINK_R_NICBUF_EMPTY_BP,\
									AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_HI_NETLINK_R_NICBUF_EMPTY_MASK)
#define WF_AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_HI_NETLINK_R_NICBUF_EMPTY(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_HI_NETLINK_R_NICBUF_EMPTY_BP,\
									AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_HI_NETLINK_R_NICBUF_EMPTY_MASK)
#define RF_AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_HI_NETLINK_R_NICBUF_DST_3_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_HI_NETLINK_R_NICBUF_DST_3_0_BP,\
									AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_HI_NETLINK_R_NICBUF_DST_3_0_MASK)
#define WF_AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_HI_NETLINK_R_NICBUF_DST_3_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_HI_NETLINK_R_NICBUF_DST_3_0_BP,\
									AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_HI_NETLINK_R_NICBUF_DST_3_0_MASK)
#define RF_AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_HI_NETLINK_R_FLIT_VLD_3_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_HI_NETLINK_R_FLIT_VLD_3_0_BP,\
									AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_HI_NETLINK_R_FLIT_VLD_3_0_MASK)
#define WF_AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_HI_NETLINK_R_FLIT_VLD_3_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_HI_NETLINK_R_FLIT_VLD_3_0_BP,\
									AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_HI_NETLINK_R_FLIT_VLD_3_0_MASK)
#define RF_AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_HI_NETLINK_Q_DATA(mmr)   	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_HI_NETLINK_Q_DATA_BP,\
									AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_HI_NETLINK_Q_DATA_MASK)
#define WF_AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_HI_NETLINK_Q_DATA(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_HI_NETLINK_Q_DATA_BP,\
									AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_HI_NETLINK_Q_DATA_MASK)
#define RF_AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_HI_NETLINK_Q_HEAD(mmr)   	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_HI_NETLINK_Q_HEAD_BP,\
									AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_HI_NETLINK_Q_HEAD_MASK)
#define WF_AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_HI_NETLINK_Q_HEAD(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_HI_NETLINK_Q_HEAD_BP,\
									AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_HI_NETLINK_Q_HEAD_MASK)
#define RF_AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_HI_NETLINK_Q_FLIT_CNTR(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_HI_NETLINK_Q_FLIT_CNTR_BP,\
									AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_HI_NETLINK_Q_FLIT_CNTR_MASK)
#define WF_AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_HI_NETLINK_Q_FLIT_CNTR(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_HI_NETLINK_Q_FLIT_CNTR_BP,\
									AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_HI_NETLINK_Q_FLIT_CNTR_MASK)
#define RF_AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_HI_NETLINK_R_FLIT2TILE_147(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_HI_NETLINK_R_FLIT2TILE_147_BP,\
									AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_HI_NETLINK_R_FLIT2TILE_147_MASK)
#define WF_AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_HI_NETLINK_R_FLIT2TILE_147(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_HI_NETLINK_R_FLIT2TILE_147_BP,\
									AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_HI_NETLINK_R_FLIT2TILE_147_MASK)
#define RF_AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_HI_NETLINK_R_FLIT2TILE_146(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_HI_NETLINK_R_FLIT2TILE_146_BP,\
									AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_HI_NETLINK_R_FLIT2TILE_146_MASK)
#define WF_AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_HI_NETLINK_R_FLIT2TILE_146(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_HI_NETLINK_R_FLIT2TILE_146_BP,\
									AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_HI_NETLINK_R_FLIT2TILE_146_MASK)
#define RF_AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_HI_NETLINK_R_FLIT2TILE_145(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_HI_NETLINK_R_FLIT2TILE_145_BP,\
									AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_HI_NETLINK_R_FLIT2TILE_145_MASK)
#define WF_AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_HI_NETLINK_R_FLIT2TILE_145(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_HI_NETLINK_R_FLIT2TILE_145_BP,\
									AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_HI_NETLINK_R_FLIT2TILE_145_MASK)
#define RF_AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_HI_NETLINK_R_FLIT2TILE_144(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_HI_NETLINK_R_FLIT2TILE_144_BP,\
									AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_HI_NETLINK_R_FLIT2TILE_144_MASK)
#define WF_AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_HI_NETLINK_R_FLIT2TILE_144(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_HI_NETLINK_R_FLIT2TILE_144_BP,\
									AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_HI_NETLINK_R_FLIT2TILE_144_MASK)
#define RF_AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_HI_NETLINK_PARITY_3(mmr) 	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_HI_NETLINK_PARITY_3_BP,\
									AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_HI_NETLINK_PARITY_3_MASK)
#define WF_AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_HI_NETLINK_PARITY_3(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_HI_NETLINK_PARITY_3_BP,\
									AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_HI_NETLINK_PARITY_3_MASK)
#define RF_AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_HI_NETLINK_RC_1(mmr)     	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_HI_NETLINK_RC_1_BP,\
									AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_HI_NETLINK_RC_1_MASK)
#define WF_AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_HI_NETLINK_RC_1(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_HI_NETLINK_RC_1_BP,\
									AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_HI_NETLINK_RC_1_MASK)
#define RF_AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_HI_NETLINK_UNUSED_141_136(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_HI_NETLINK_UNUSED_141_136_BP,\
									AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_HI_NETLINK_UNUSED_141_136_MASK)
#define WF_AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_HI_NETLINK_UNUSED_141_136(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_HI_NETLINK_UNUSED_141_136_BP,\
									AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_HI_NETLINK_UNUSED_141_136_MASK)
#define RF_AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_HI_NETLINK_LB(mmr)       	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_HI_NETLINK_LB_BP,\
									AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_HI_NETLINK_LB_MASK)
#define WF_AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_HI_NETLINK_LB(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_HI_NETLINK_LB_BP,\
									AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_HI_NETLINK_LB_MASK)
#define RF_AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_HI_NETLINK_PORTID_2_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_HI_NETLINK_PORTID_2_0_BP,\
									AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_HI_NETLINK_PORTID_2_0_MASK)
#define WF_AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_HI_NETLINK_PORTID_2_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_HI_NETLINK_PORTID_2_0_BP,\
									AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_HI_NETLINK_PORTID_2_0_MASK)
#define RF_AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_HI_NETLINK_UNUSED_131_127(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_HI_NETLINK_UNUSED_131_127_BP,\
									AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_HI_NETLINK_UNUSED_131_127_MASK)
#define WF_AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_HI_NETLINK_UNUSED_131_127(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_HI_NETLINK_UNUSED_131_127_BP,\
									AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_HI_NETLINK_UNUSED_131_127_MASK)
#define RF_AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_MID_NETLINK_UNUSED_131_127(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_MID_NETLINK_UNUSED_131_127_BP,\
									AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_MID_NETLINK_UNUSED_131_127_MASK)
#define WF_AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_MID_NETLINK_UNUSED_131_127(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_MID_NETLINK_UNUSED_131_127_BP,\
									AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_MID_NETLINK_UNUSED_131_127_MASK)
#define RF_AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_MID_NETLINK_PKTSRC_1_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_MID_NETLINK_PKTSRC_1_0_BP,\
									AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_MID_NETLINK_PKTSRC_1_0_MASK)
#define WF_AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_MID_NETLINK_PKTSRC_1_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_MID_NETLINK_PKTSRC_1_0_BP,\
									AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_MID_NETLINK_PKTSRC_1_0_MASK)
#define RF_AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_MID_NETLINK_SSID_8_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_MID_NETLINK_SSID_8_0_BP,\
									AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_MID_NETLINK_SSID_8_0_MASK)
#define WF_AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_MID_NETLINK_SSID_8_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_MID_NETLINK_SSID_8_0_BP,\
									AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_MID_NETLINK_SSID_8_0_MASK)
#define RF_AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_MID_NETLINK_ADDR_5_2(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_MID_NETLINK_ADDR_5_2_BP,\
									AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_MID_NETLINK_ADDR_5_2_MASK)
#define WF_AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_MID_NETLINK_ADDR_5_2(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_MID_NETLINK_ADDR_5_2_BP,\
									AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_MID_NETLINK_ADDR_5_2_MASK)
#define RF_AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_MID_NETLINK_CNT_BM_3_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_MID_NETLINK_CNT_BM_3_0_BP,\
									AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_MID_NETLINK_CNT_BM_3_0_MASK)
#define WF_AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_MID_NETLINK_CNT_BM_3_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_MID_NETLINK_CNT_BM_3_0_BP,\
									AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_MID_NETLINK_CNT_BM_3_0_MASK)
#define RF_AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_MID_NETLINK_PARITY_2(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_MID_NETLINK_PARITY_2_BP,\
									AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_MID_NETLINK_PARITY_2_MASK)
#define WF_AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_MID_NETLINK_PARITY_2(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_MID_NETLINK_PARITY_2_BP,\
									AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_MID_NETLINK_PARITY_2_MASK)
#define RF_AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_MID_NETLINK_RC_0(mmr)    	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_MID_NETLINK_RC_0_BP,\
									AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_MID_NETLINK_RC_0_MASK)
#define WF_AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_MID_NETLINK_RC_0(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_MID_NETLINK_RC_0_BP,\
									AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_MID_NETLINK_RC_0_MASK)
#define RF_AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_MID_NETLINK_PKTID_11_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_MID_NETLINK_PKTID_11_0_BP,\
									AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_MID_NETLINK_PKTID_11_0_MASK)
#define WF_AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_MID_NETLINK_PKTID_11_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_MID_NETLINK_PKTID_11_0_BP,\
									AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_MID_NETLINK_PKTID_11_0_MASK)
#define RF_AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_MID_NETLINK_MDH_11_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_MID_NETLINK_MDH_11_0_BP,\
									AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_MID_NETLINK_MDH_11_0_MASK)
#define WF_AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_MID_NETLINK_MDH_11_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_MID_NETLINK_MDH_11_0_BP,\
									AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_MID_NETLINK_MDH_11_0_MASK)
#define RF_AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_MID_NETLINK_RC_2(mmr)    	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_MID_NETLINK_RC_2_BP,\
									AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_MID_NETLINK_RC_2_MASK)
#define WF_AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_MID_NETLINK_RC_2(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_MID_NETLINK_RC_2_BP,\
									AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_MID_NETLINK_RC_2_MASK)
#define RF_AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_MID_NETLINK_REQCMD_8_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_MID_NETLINK_REQCMD_8_0_BP,\
									AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_MID_NETLINK_REQCMD_8_0_MASK)
#define WF_AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_MID_NETLINK_REQCMD_8_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_MID_NETLINK_REQCMD_8_0_BP,\
									AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_MID_NETLINK_REQCMD_8_0_MASK)
#define RF_AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_MID_NETLINK_PARITY_1(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_MID_NETLINK_PARITY_1_BP,\
									AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_MID_NETLINK_PARITY_1_MASK)
#define WF_AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_MID_NETLINK_PARITY_1(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_MID_NETLINK_PARITY_1_BP,\
									AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_MID_NETLINK_PARITY_1_MASK)
#define RF_AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_MID_NETLINK_UV(mmr)      	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_MID_NETLINK_UV_BP,\
									AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_MID_NETLINK_UV_MASK)
#define WF_AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_MID_NETLINK_UV(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_MID_NETLINK_UV_BP,\
									AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_MID_NETLINK_UV_MASK)
#define RF_AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_MID_NETLINK_ADDR_39_6(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_MID_NETLINK_ADDR_39_6_BP,\
									AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_MID_NETLINK_ADDR_39_6_MASK)
#define WF_AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_MID_NETLINK_ADDR_39_6(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_MID_NETLINK_ADDR_39_6_BP,\
									AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_MID_NETLINK_ADDR_39_6_MASK)
#define RF_AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_LO_NETLINK_ADDR_39_6(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_LO_NETLINK_ADDR_39_6_BP,\
									AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_LO_NETLINK_ADDR_39_6_MASK)
#define WF_AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_LO_NETLINK_ADDR_39_6(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_LO_NETLINK_ADDR_39_6_BP,\
									AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_LO_NETLINK_ADDR_39_6_MASK)
#define RF_AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_LO_NETLINK_PARITY_0(mmr) 	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_LO_NETLINK_PARITY_0_BP,\
									AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_LO_NETLINK_PARITY_0_MASK)
#define WF_AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_LO_NETLINK_PARITY_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_LO_NETLINK_PARITY_0_BP,\
									AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_LO_NETLINK_PARITY_0_MASK)
#define RF_AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_LO_NETLINK_UNUSUED(mmr)  	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_LO_NETLINK_UNUSUED_BP,\
									AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_LO_NETLINK_UNUSUED_MASK)
#define WF_AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_LO_NETLINK_UNUSUED(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_LO_NETLINK_UNUSUED_BP,\
									AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_LO_NETLINK_UNUSUED_MASK)
#define RF_AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_LO_NETLINK_PKEY_15_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_LO_NETLINK_PKEY_15_0_BP,\
									AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_LO_NETLINK_PKEY_15_0_MASK)
#define WF_AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_LO_NETLINK_PKEY_15_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_LO_NETLINK_PKEY_15_0_BP,\
									AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_LO_NETLINK_PKEY_15_0_MASK)
#define RF_AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_LO_NETLINK_DSTID_1_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_LO_NETLINK_DSTID_1_0_BP,\
									AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_LO_NETLINK_DSTID_1_0_MASK)
#define WF_AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_LO_NETLINK_DSTID_1_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_LO_NETLINK_DSTID_1_0_BP,\
									AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_LO_NETLINK_DSTID_1_0_MASK)
#define RF_AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_LO_NETLINK_DST_15_0(mmr) 	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_LO_NETLINK_DST_15_0_BP,\
									AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_LO_NETLINK_DST_15_0_MASK)
#define WF_AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_LO_NETLINK_DST_15_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_LO_NETLINK_DST_15_0_BP,\
									AR_NL_LCLK_REQ_LB1TOTILE_CCLK_15_LO_NETLINK_DST_15_0_MASK)
#define RF_AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_HI_NETLINK_BLOCK(mmr)    	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_HI_NETLINK_BLOCK_BP,\
									AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_HI_NETLINK_BLOCK_MASK)
#define WF_AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_HI_NETLINK_BLOCK(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_HI_NETLINK_BLOCK_BP,\
									AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_HI_NETLINK_BLOCK_MASK)
#define RF_AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_HI_NETLINK_UNUSED_183_166(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_HI_NETLINK_UNUSED_183_166_BP,\
									AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_HI_NETLINK_UNUSED_183_166_MASK)
#define WF_AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_HI_NETLINK_UNUSED_183_166(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_HI_NETLINK_UNUSED_183_166_BP,\
									AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_HI_NETLINK_UNUSED_183_166_MASK)
#define RF_AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_HI_NETLINK_LREQ_REN(mmr) 	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_HI_NETLINK_LREQ_REN_BP,\
									AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_HI_NETLINK_LREQ_REN_MASK)
#define WF_AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_HI_NETLINK_LREQ_REN(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_HI_NETLINK_LREQ_REN_BP,\
									AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_HI_NETLINK_LREQ_REN_MASK)
#define RF_AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_HI_NETLINK_R_NICBUF_EMPTY(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_HI_NETLINK_R_NICBUF_EMPTY_BP,\
									AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_HI_NETLINK_R_NICBUF_EMPTY_MASK)
#define WF_AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_HI_NETLINK_R_NICBUF_EMPTY(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_HI_NETLINK_R_NICBUF_EMPTY_BP,\
									AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_HI_NETLINK_R_NICBUF_EMPTY_MASK)
#define RF_AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_HI_NETLINK_R_NICBUF_DST_3_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_HI_NETLINK_R_NICBUF_DST_3_0_BP,\
									AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_HI_NETLINK_R_NICBUF_DST_3_0_MASK)
#define WF_AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_HI_NETLINK_R_NICBUF_DST_3_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_HI_NETLINK_R_NICBUF_DST_3_0_BP,\
									AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_HI_NETLINK_R_NICBUF_DST_3_0_MASK)
#define RF_AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_HI_NETLINK_R_FLIT_VLD_3_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_HI_NETLINK_R_FLIT_VLD_3_0_BP,\
									AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_HI_NETLINK_R_FLIT_VLD_3_0_MASK)
#define WF_AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_HI_NETLINK_R_FLIT_VLD_3_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_HI_NETLINK_R_FLIT_VLD_3_0_BP,\
									AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_HI_NETLINK_R_FLIT_VLD_3_0_MASK)
#define RF_AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_HI_NETLINK_Q_DATA(mmr)   	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_HI_NETLINK_Q_DATA_BP,\
									AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_HI_NETLINK_Q_DATA_MASK)
#define WF_AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_HI_NETLINK_Q_DATA(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_HI_NETLINK_Q_DATA_BP,\
									AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_HI_NETLINK_Q_DATA_MASK)
#define RF_AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_HI_NETLINK_Q_HEAD(mmr)   	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_HI_NETLINK_Q_HEAD_BP,\
									AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_HI_NETLINK_Q_HEAD_MASK)
#define WF_AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_HI_NETLINK_Q_HEAD(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_HI_NETLINK_Q_HEAD_BP,\
									AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_HI_NETLINK_Q_HEAD_MASK)
#define RF_AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_HI_NETLINK_Q_FLIT_CNTR(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_HI_NETLINK_Q_FLIT_CNTR_BP,\
									AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_HI_NETLINK_Q_FLIT_CNTR_MASK)
#define WF_AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_HI_NETLINK_Q_FLIT_CNTR(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_HI_NETLINK_Q_FLIT_CNTR_BP,\
									AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_HI_NETLINK_Q_FLIT_CNTR_MASK)
#define RF_AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_HI_NETLINK_R_FLIT2TILE_147(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_HI_NETLINK_R_FLIT2TILE_147_BP,\
									AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_HI_NETLINK_R_FLIT2TILE_147_MASK)
#define WF_AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_HI_NETLINK_R_FLIT2TILE_147(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_HI_NETLINK_R_FLIT2TILE_147_BP,\
									AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_HI_NETLINK_R_FLIT2TILE_147_MASK)
#define RF_AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_HI_NETLINK_R_FLIT2TILE_146(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_HI_NETLINK_R_FLIT2TILE_146_BP,\
									AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_HI_NETLINK_R_FLIT2TILE_146_MASK)
#define WF_AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_HI_NETLINK_R_FLIT2TILE_146(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_HI_NETLINK_R_FLIT2TILE_146_BP,\
									AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_HI_NETLINK_R_FLIT2TILE_146_MASK)
#define RF_AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_HI_NETLINK_R_FLIT2TILE_145(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_HI_NETLINK_R_FLIT2TILE_145_BP,\
									AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_HI_NETLINK_R_FLIT2TILE_145_MASK)
#define WF_AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_HI_NETLINK_R_FLIT2TILE_145(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_HI_NETLINK_R_FLIT2TILE_145_BP,\
									AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_HI_NETLINK_R_FLIT2TILE_145_MASK)
#define RF_AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_HI_NETLINK_R_FLIT2TILE_144(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_HI_NETLINK_R_FLIT2TILE_144_BP,\
									AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_HI_NETLINK_R_FLIT2TILE_144_MASK)
#define WF_AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_HI_NETLINK_R_FLIT2TILE_144(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_HI_NETLINK_R_FLIT2TILE_144_BP,\
									AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_HI_NETLINK_R_FLIT2TILE_144_MASK)
#define RF_AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_HI_NETLINK_PARITY_3(mmr) 	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_HI_NETLINK_PARITY_3_BP,\
									AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_HI_NETLINK_PARITY_3_MASK)
#define WF_AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_HI_NETLINK_PARITY_3(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_HI_NETLINK_PARITY_3_BP,\
									AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_HI_NETLINK_PARITY_3_MASK)
#define RF_AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_HI_NETLINK_RC_1(mmr)     	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_HI_NETLINK_RC_1_BP,\
									AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_HI_NETLINK_RC_1_MASK)
#define WF_AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_HI_NETLINK_RC_1(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_HI_NETLINK_RC_1_BP,\
									AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_HI_NETLINK_RC_1_MASK)
#define RF_AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_HI_NETLINK_UNUSUED(mmr)  	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_HI_NETLINK_UNUSUED_BP,\
									AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_HI_NETLINK_UNUSUED_MASK)
#define WF_AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_HI_NETLINK_UNUSUED(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_HI_NETLINK_UNUSUED_BP,\
									AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_HI_NETLINK_UNUSUED_MASK)
#define RF_AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_HI_NETLINK_LB(mmr)       	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_HI_NETLINK_LB_BP,\
									AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_HI_NETLINK_LB_MASK)
#define WF_AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_HI_NETLINK_LB(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_HI_NETLINK_LB_BP,\
									AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_HI_NETLINK_LB_MASK)
#define RF_AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_HI_NETLINK_PORTID_2_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_HI_NETLINK_PORTID_2_0_BP,\
									AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_HI_NETLINK_PORTID_2_0_MASK)
#define WF_AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_HI_NETLINK_PORTID_2_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_HI_NETLINK_PORTID_2_0_BP,\
									AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_HI_NETLINK_PORTID_2_0_MASK)
#define RF_AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_HI_NETLINK_UNUSED_131_108(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_HI_NETLINK_UNUSED_131_108_BP,\
									AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_HI_NETLINK_UNUSED_131_108_MASK)
#define WF_AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_HI_NETLINK_UNUSED_131_108(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_HI_NETLINK_UNUSED_131_108_BP,\
									AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_HI_NETLINK_UNUSED_131_108_MASK)
#define RF_AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_MID_NETLINK_UNUSED_131_108(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_MID_NETLINK_UNUSED_131_108_BP,\
									AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_MID_NETLINK_UNUSED_131_108_MASK)
#define WF_AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_MID_NETLINK_UNUSED_131_108(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_MID_NETLINK_UNUSED_131_108_BP,\
									AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_MID_NETLINK_UNUSED_131_108_MASK)
#define RF_AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_MID_NETLINK_PARITY_2(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_MID_NETLINK_PARITY_2_BP,\
									AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_MID_NETLINK_PARITY_2_MASK)
#define WF_AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_MID_NETLINK_PARITY_2(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_MID_NETLINK_PARITY_2_BP,\
									AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_MID_NETLINK_PARITY_2_MASK)
#define RF_AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_MID_NETLINK_RC_0(mmr)    	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_MID_NETLINK_RC_0_BP,\
									AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_MID_NETLINK_RC_0_MASK)
#define WF_AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_MID_NETLINK_RC_0(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_MID_NETLINK_RC_0_BP,\
									AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_MID_NETLINK_RC_0_MASK)
#define RF_AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_MID_NETLINK_PKTID_11_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_MID_NETLINK_PKTID_11_0_BP,\
									AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_MID_NETLINK_PKTID_11_0_MASK)
#define WF_AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_MID_NETLINK_PKTID_11_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_MID_NETLINK_PKTID_11_0_BP,\
									AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_MID_NETLINK_PKTID_11_0_MASK)
#define RF_AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_MID_NETLINK_UNUSED_93_82(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_MID_NETLINK_UNUSED_93_82_BP,\
									AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_MID_NETLINK_UNUSED_93_82_MASK)
#define WF_AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_MID_NETLINK_UNUSED_93_82(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_MID_NETLINK_UNUSED_93_82_BP,\
									AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_MID_NETLINK_UNUSED_93_82_MASK)
#define RF_AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_MID_NETLINK_RC_2(mmr)    	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_MID_NETLINK_RC_2_BP,\
									AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_MID_NETLINK_RC_2_MASK)
#define WF_AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_MID_NETLINK_RC_2(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_MID_NETLINK_RC_2_BP,\
									AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_MID_NETLINK_RC_2_MASK)
#define RF_AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_MID_NETLINK_RSTATUS_5_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_MID_NETLINK_RSTATUS_5_0_BP,\
									AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_MID_NETLINK_RSTATUS_5_0_MASK)
#define WF_AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_MID_NETLINK_RSTATUS_5_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_MID_NETLINK_RSTATUS_5_0_BP,\
									AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_MID_NETLINK_RSTATUS_5_0_MASK)
#define RF_AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_MID_NETLINK_RSPCMD_2_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_MID_NETLINK_RSPCMD_2_0_BP,\
									AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_MID_NETLINK_RSPCMD_2_0_MASK)
#define WF_AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_MID_NETLINK_RSPCMD_2_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_MID_NETLINK_RSPCMD_2_0_BP,\
									AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_MID_NETLINK_RSPCMD_2_0_MASK)
#define RF_AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_MID_NETLINK_PARITY_1(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_MID_NETLINK_PARITY_1_BP,\
									AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_MID_NETLINK_PARITY_1_MASK)
#define WF_AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_MID_NETLINK_PARITY_1(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_MID_NETLINK_PARITY_1_BP,\
									AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_MID_NETLINK_PARITY_1_MASK)
#define RF_AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_MID_NETLINK_UV(mmr)      	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_MID_NETLINK_UV_BP,\
									AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_MID_NETLINK_UV_MASK)
#define WF_AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_MID_NETLINK_UV(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_MID_NETLINK_UV_BP,\
									AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_MID_NETLINK_UV_MASK)
#define RF_AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_MID_NETLINK_UNUSED_69_36(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_MID_NETLINK_UNUSED_69_36_BP,\
									AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_MID_NETLINK_UNUSED_69_36_MASK)
#define WF_AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_MID_NETLINK_UNUSED_69_36(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_MID_NETLINK_UNUSED_69_36_BP,\
									AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_MID_NETLINK_UNUSED_69_36_MASK)
#define RF_AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_LO_NETLINK_UNUSED_69_36(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_LO_NETLINK_UNUSED_69_36_BP,\
									AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_LO_NETLINK_UNUSED_69_36_MASK)
#define WF_AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_LO_NETLINK_UNUSED_69_36(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_LO_NETLINK_UNUSED_69_36_BP,\
									AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_LO_NETLINK_UNUSED_69_36_MASK)
#define RF_AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_LO_NETLINK_PARITY_0(mmr) 	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_LO_NETLINK_PARITY_0_BP,\
									AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_LO_NETLINK_PARITY_0_MASK)
#define WF_AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_LO_NETLINK_PARITY_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_LO_NETLINK_PARITY_0_BP,\
									AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_LO_NETLINK_PARITY_0_MASK)
#define RF_AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_LO_NETLINK_UNUSUED(mmr)  	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_LO_NETLINK_UNUSUED_BP,\
									AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_LO_NETLINK_UNUSUED_MASK)
#define WF_AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_LO_NETLINK_UNUSUED(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_LO_NETLINK_UNUSUED_BP,\
									AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_LO_NETLINK_UNUSUED_MASK)
#define RF_AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_LO_NETLINK_SRCID_1_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_LO_NETLINK_SRCID_1_0_BP,\
									AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_LO_NETLINK_SRCID_1_0_MASK)
#define WF_AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_LO_NETLINK_SRCID_1_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_LO_NETLINK_SRCID_1_0_BP,\
									AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_LO_NETLINK_SRCID_1_0_MASK)
#define RF_AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_LO_NETLINK_SRC_15_0(mmr) 	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_LO_NETLINK_SRC_15_0_BP,\
									AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_LO_NETLINK_SRC_15_0_MASK)
#define WF_AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_LO_NETLINK_SRC_15_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_LO_NETLINK_SRC_15_0_BP,\
									AR_NL_LCLK_RSP_NIC0TOTILE_CCLK_7_LO_NETLINK_SRC_15_0_MASK)
#define RF_AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_HI_NETLINK_BLOCK(mmr)    	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_HI_NETLINK_BLOCK_BP,\
									AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_HI_NETLINK_BLOCK_MASK)
#define WF_AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_HI_NETLINK_BLOCK(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_HI_NETLINK_BLOCK_BP,\
									AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_HI_NETLINK_BLOCK_MASK)
#define RF_AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_HI_NETLINK_UNUSED_183_166(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_HI_NETLINK_UNUSED_183_166_BP,\
									AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_HI_NETLINK_UNUSED_183_166_MASK)
#define WF_AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_HI_NETLINK_UNUSED_183_166(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_HI_NETLINK_UNUSED_183_166_BP,\
									AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_HI_NETLINK_UNUSED_183_166_MASK)
#define RF_AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_HI_NETLINK_LREQ_REN(mmr) 	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_HI_NETLINK_LREQ_REN_BP,\
									AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_HI_NETLINK_LREQ_REN_MASK)
#define WF_AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_HI_NETLINK_LREQ_REN(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_HI_NETLINK_LREQ_REN_BP,\
									AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_HI_NETLINK_LREQ_REN_MASK)
#define RF_AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_HI_NETLINK_R_NICBUF_EMPTY(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_HI_NETLINK_R_NICBUF_EMPTY_BP,\
									AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_HI_NETLINK_R_NICBUF_EMPTY_MASK)
#define WF_AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_HI_NETLINK_R_NICBUF_EMPTY(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_HI_NETLINK_R_NICBUF_EMPTY_BP,\
									AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_HI_NETLINK_R_NICBUF_EMPTY_MASK)
#define RF_AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_HI_NETLINK_R_NICBUF_DST_3_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_HI_NETLINK_R_NICBUF_DST_3_0_BP,\
									AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_HI_NETLINK_R_NICBUF_DST_3_0_MASK)
#define WF_AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_HI_NETLINK_R_NICBUF_DST_3_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_HI_NETLINK_R_NICBUF_DST_3_0_BP,\
									AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_HI_NETLINK_R_NICBUF_DST_3_0_MASK)
#define RF_AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_HI_NETLINK_R_FLIT_VLD_3_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_HI_NETLINK_R_FLIT_VLD_3_0_BP,\
									AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_HI_NETLINK_R_FLIT_VLD_3_0_MASK)
#define WF_AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_HI_NETLINK_R_FLIT_VLD_3_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_HI_NETLINK_R_FLIT_VLD_3_0_BP,\
									AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_HI_NETLINK_R_FLIT_VLD_3_0_MASK)
#define RF_AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_HI_NETLINK_Q_DATA(mmr)   	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_HI_NETLINK_Q_DATA_BP,\
									AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_HI_NETLINK_Q_DATA_MASK)
#define WF_AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_HI_NETLINK_Q_DATA(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_HI_NETLINK_Q_DATA_BP,\
									AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_HI_NETLINK_Q_DATA_MASK)
#define RF_AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_HI_NETLINK_Q_HEAD(mmr)   	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_HI_NETLINK_Q_HEAD_BP,\
									AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_HI_NETLINK_Q_HEAD_MASK)
#define WF_AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_HI_NETLINK_Q_HEAD(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_HI_NETLINK_Q_HEAD_BP,\
									AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_HI_NETLINK_Q_HEAD_MASK)
#define RF_AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_HI_NETLINK_Q_FLIT_CNTR(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_HI_NETLINK_Q_FLIT_CNTR_BP,\
									AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_HI_NETLINK_Q_FLIT_CNTR_MASK)
#define WF_AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_HI_NETLINK_Q_FLIT_CNTR(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_HI_NETLINK_Q_FLIT_CNTR_BP,\
									AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_HI_NETLINK_Q_FLIT_CNTR_MASK)
#define RF_AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_HI_NETLINK_R_FLIT2TILE_147(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_HI_NETLINK_R_FLIT2TILE_147_BP,\
									AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_HI_NETLINK_R_FLIT2TILE_147_MASK)
#define WF_AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_HI_NETLINK_R_FLIT2TILE_147(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_HI_NETLINK_R_FLIT2TILE_147_BP,\
									AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_HI_NETLINK_R_FLIT2TILE_147_MASK)
#define RF_AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_HI_NETLINK_R_FLIT2TILE_146(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_HI_NETLINK_R_FLIT2TILE_146_BP,\
									AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_HI_NETLINK_R_FLIT2TILE_146_MASK)
#define WF_AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_HI_NETLINK_R_FLIT2TILE_146(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_HI_NETLINK_R_FLIT2TILE_146_BP,\
									AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_HI_NETLINK_R_FLIT2TILE_146_MASK)
#define RF_AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_HI_NETLINK_R_FLIT2TILE_145(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_HI_NETLINK_R_FLIT2TILE_145_BP,\
									AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_HI_NETLINK_R_FLIT2TILE_145_MASK)
#define WF_AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_HI_NETLINK_R_FLIT2TILE_145(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_HI_NETLINK_R_FLIT2TILE_145_BP,\
									AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_HI_NETLINK_R_FLIT2TILE_145_MASK)
#define RF_AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_HI_NETLINK_R_FLIT2TILE_144(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_HI_NETLINK_R_FLIT2TILE_144_BP,\
									AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_HI_NETLINK_R_FLIT2TILE_144_MASK)
#define WF_AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_HI_NETLINK_R_FLIT2TILE_144(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_HI_NETLINK_R_FLIT2TILE_144_BP,\
									AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_HI_NETLINK_R_FLIT2TILE_144_MASK)
#define RF_AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_HI_NETLINK_PARITY_3(mmr) 	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_HI_NETLINK_PARITY_3_BP,\
									AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_HI_NETLINK_PARITY_3_MASK)
#define WF_AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_HI_NETLINK_PARITY_3(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_HI_NETLINK_PARITY_3_BP,\
									AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_HI_NETLINK_PARITY_3_MASK)
#define RF_AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_HI_NETLINK_RC_1(mmr)     	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_HI_NETLINK_RC_1_BP,\
									AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_HI_NETLINK_RC_1_MASK)
#define WF_AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_HI_NETLINK_RC_1(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_HI_NETLINK_RC_1_BP,\
									AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_HI_NETLINK_RC_1_MASK)
#define RF_AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_HI_NETLINK_UNUSUED(mmr)  	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_HI_NETLINK_UNUSUED_BP,\
									AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_HI_NETLINK_UNUSUED_MASK)
#define WF_AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_HI_NETLINK_UNUSUED(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_HI_NETLINK_UNUSUED_BP,\
									AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_HI_NETLINK_UNUSUED_MASK)
#define RF_AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_HI_NETLINK_LB(mmr)       	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_HI_NETLINK_LB_BP,\
									AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_HI_NETLINK_LB_MASK)
#define WF_AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_HI_NETLINK_LB(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_HI_NETLINK_LB_BP,\
									AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_HI_NETLINK_LB_MASK)
#define RF_AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_HI_NETLINK_PORTID_2_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_HI_NETLINK_PORTID_2_0_BP,\
									AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_HI_NETLINK_PORTID_2_0_MASK)
#define WF_AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_HI_NETLINK_PORTID_2_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_HI_NETLINK_PORTID_2_0_BP,\
									AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_HI_NETLINK_PORTID_2_0_MASK)
#define RF_AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_HI_NETLINK_UNUSED_131_108(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_HI_NETLINK_UNUSED_131_108_BP,\
									AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_HI_NETLINK_UNUSED_131_108_MASK)
#define WF_AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_HI_NETLINK_UNUSED_131_108(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_HI_NETLINK_UNUSED_131_108_BP,\
									AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_HI_NETLINK_UNUSED_131_108_MASK)
#define RF_AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_MID_NETLINK_UNUSED_131_108(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_MID_NETLINK_UNUSED_131_108_BP,\
									AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_MID_NETLINK_UNUSED_131_108_MASK)
#define WF_AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_MID_NETLINK_UNUSED_131_108(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_MID_NETLINK_UNUSED_131_108_BP,\
									AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_MID_NETLINK_UNUSED_131_108_MASK)
#define RF_AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_MID_NETLINK_PARITY_2(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_MID_NETLINK_PARITY_2_BP,\
									AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_MID_NETLINK_PARITY_2_MASK)
#define WF_AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_MID_NETLINK_PARITY_2(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_MID_NETLINK_PARITY_2_BP,\
									AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_MID_NETLINK_PARITY_2_MASK)
#define RF_AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_MID_NETLINK_RC_0(mmr)    	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_MID_NETLINK_RC_0_BP,\
									AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_MID_NETLINK_RC_0_MASK)
#define WF_AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_MID_NETLINK_RC_0(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_MID_NETLINK_RC_0_BP,\
									AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_MID_NETLINK_RC_0_MASK)
#define RF_AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_MID_NETLINK_PKTID_11_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_MID_NETLINK_PKTID_11_0_BP,\
									AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_MID_NETLINK_PKTID_11_0_MASK)
#define WF_AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_MID_NETLINK_PKTID_11_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_MID_NETLINK_PKTID_11_0_BP,\
									AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_MID_NETLINK_PKTID_11_0_MASK)
#define RF_AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_MID_NETLINK_UNUSED_93_82(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_MID_NETLINK_UNUSED_93_82_BP,\
									AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_MID_NETLINK_UNUSED_93_82_MASK)
#define WF_AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_MID_NETLINK_UNUSED_93_82(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_MID_NETLINK_UNUSED_93_82_BP,\
									AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_MID_NETLINK_UNUSED_93_82_MASK)
#define RF_AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_MID_NETLINK_RC_2(mmr)    	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_MID_NETLINK_RC_2_BP,\
									AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_MID_NETLINK_RC_2_MASK)
#define WF_AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_MID_NETLINK_RC_2(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_MID_NETLINK_RC_2_BP,\
									AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_MID_NETLINK_RC_2_MASK)
#define RF_AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_MID_NETLINK_RSTATUS_5_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_MID_NETLINK_RSTATUS_5_0_BP,\
									AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_MID_NETLINK_RSTATUS_5_0_MASK)
#define WF_AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_MID_NETLINK_RSTATUS_5_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_MID_NETLINK_RSTATUS_5_0_BP,\
									AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_MID_NETLINK_RSTATUS_5_0_MASK)
#define RF_AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_MID_NETLINK_RSPCMD_2_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_MID_NETLINK_RSPCMD_2_0_BP,\
									AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_MID_NETLINK_RSPCMD_2_0_MASK)
#define WF_AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_MID_NETLINK_RSPCMD_2_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_MID_NETLINK_RSPCMD_2_0_BP,\
									AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_MID_NETLINK_RSPCMD_2_0_MASK)
#define RF_AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_MID_NETLINK_PARITY_1(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_MID_NETLINK_PARITY_1_BP,\
									AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_MID_NETLINK_PARITY_1_MASK)
#define WF_AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_MID_NETLINK_PARITY_1(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_MID_NETLINK_PARITY_1_BP,\
									AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_MID_NETLINK_PARITY_1_MASK)
#define RF_AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_MID_NETLINK_UV(mmr)      	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_MID_NETLINK_UV_BP,\
									AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_MID_NETLINK_UV_MASK)
#define WF_AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_MID_NETLINK_UV(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_MID_NETLINK_UV_BP,\
									AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_MID_NETLINK_UV_MASK)
#define RF_AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_MID_NETLINK_UNUSED_69_36(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_MID_NETLINK_UNUSED_69_36_BP,\
									AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_MID_NETLINK_UNUSED_69_36_MASK)
#define WF_AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_MID_NETLINK_UNUSED_69_36(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_MID_NETLINK_UNUSED_69_36_BP,\
									AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_MID_NETLINK_UNUSED_69_36_MASK)
#define RF_AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_LO_NETLINK_UNUSED_69_36(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_LO_NETLINK_UNUSED_69_36_BP,\
									AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_LO_NETLINK_UNUSED_69_36_MASK)
#define WF_AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_LO_NETLINK_UNUSED_69_36(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_LO_NETLINK_UNUSED_69_36_BP,\
									AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_LO_NETLINK_UNUSED_69_36_MASK)
#define RF_AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_LO_NETLINK_PARITY_0(mmr) 	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_LO_NETLINK_PARITY_0_BP,\
									AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_LO_NETLINK_PARITY_0_MASK)
#define WF_AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_LO_NETLINK_PARITY_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_LO_NETLINK_PARITY_0_BP,\
									AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_LO_NETLINK_PARITY_0_MASK)
#define RF_AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_LO_NETLINK_UNUSUED(mmr)  	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_LO_NETLINK_UNUSUED_BP,\
									AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_LO_NETLINK_UNUSUED_MASK)
#define WF_AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_LO_NETLINK_UNUSUED(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_LO_NETLINK_UNUSUED_BP,\
									AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_LO_NETLINK_UNUSUED_MASK)
#define RF_AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_LO_NETLINK_SRCID_1_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_LO_NETLINK_SRCID_1_0_BP,\
									AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_LO_NETLINK_SRCID_1_0_MASK)
#define WF_AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_LO_NETLINK_SRCID_1_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_LO_NETLINK_SRCID_1_0_BP,\
									AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_LO_NETLINK_SRCID_1_0_MASK)
#define RF_AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_LO_NETLINK_SRC_15_0(mmr) 	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_LO_NETLINK_SRC_15_0_BP,\
									AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_LO_NETLINK_SRC_15_0_MASK)
#define WF_AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_LO_NETLINK_SRC_15_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_LO_NETLINK_SRC_15_0_BP,\
									AR_NL_LCLK_RSP_NIC1TOTILE_CCLK_8_LO_NETLINK_SRC_15_0_MASK)
#define RF_AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_HI_NETLINK_BLOCK(mmr)     	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_HI_NETLINK_BLOCK_BP,\
									AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_HI_NETLINK_BLOCK_MASK)
#define WF_AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_HI_NETLINK_BLOCK(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_HI_NETLINK_BLOCK_BP,\
									AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_HI_NETLINK_BLOCK_MASK)
#define RF_AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_HI_NETLINK_UNUSED_183_166(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_HI_NETLINK_UNUSED_183_166_BP,\
									AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_HI_NETLINK_UNUSED_183_166_MASK)
#define WF_AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_HI_NETLINK_UNUSED_183_166(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_HI_NETLINK_UNUSED_183_166_BP,\
									AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_HI_NETLINK_UNUSED_183_166_MASK)
#define RF_AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_HI_NETLINK_LREQ_REN(mmr)  	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_HI_NETLINK_LREQ_REN_BP,\
									AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_HI_NETLINK_LREQ_REN_MASK)
#define WF_AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_HI_NETLINK_LREQ_REN(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_HI_NETLINK_LREQ_REN_BP,\
									AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_HI_NETLINK_LREQ_REN_MASK)
#define RF_AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_HI_NETLINK_R_NICBUF_EMPTY(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_HI_NETLINK_R_NICBUF_EMPTY_BP,\
									AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_HI_NETLINK_R_NICBUF_EMPTY_MASK)
#define WF_AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_HI_NETLINK_R_NICBUF_EMPTY(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_HI_NETLINK_R_NICBUF_EMPTY_BP,\
									AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_HI_NETLINK_R_NICBUF_EMPTY_MASK)
#define RF_AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_HI_NETLINK_R_NICBUF_DST_3_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_HI_NETLINK_R_NICBUF_DST_3_0_BP,\
									AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_HI_NETLINK_R_NICBUF_DST_3_0_MASK)
#define WF_AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_HI_NETLINK_R_NICBUF_DST_3_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_HI_NETLINK_R_NICBUF_DST_3_0_BP,\
									AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_HI_NETLINK_R_NICBUF_DST_3_0_MASK)
#define RF_AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_HI_NETLINK_R_FLIT_VLD_3_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_HI_NETLINK_R_FLIT_VLD_3_0_BP,\
									AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_HI_NETLINK_R_FLIT_VLD_3_0_MASK)
#define WF_AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_HI_NETLINK_R_FLIT_VLD_3_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_HI_NETLINK_R_FLIT_VLD_3_0_BP,\
									AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_HI_NETLINK_R_FLIT_VLD_3_0_MASK)
#define RF_AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_HI_NETLINK_Q_DATA(mmr)    	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_HI_NETLINK_Q_DATA_BP,\
									AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_HI_NETLINK_Q_DATA_MASK)
#define WF_AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_HI_NETLINK_Q_DATA(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_HI_NETLINK_Q_DATA_BP,\
									AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_HI_NETLINK_Q_DATA_MASK)
#define RF_AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_HI_NETLINK_Q_HEAD(mmr)    	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_HI_NETLINK_Q_HEAD_BP,\
									AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_HI_NETLINK_Q_HEAD_MASK)
#define WF_AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_HI_NETLINK_Q_HEAD(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_HI_NETLINK_Q_HEAD_BP,\
									AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_HI_NETLINK_Q_HEAD_MASK)
#define RF_AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_HI_NETLINK_Q_FLIT_CNTR(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_HI_NETLINK_Q_FLIT_CNTR_BP,\
									AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_HI_NETLINK_Q_FLIT_CNTR_MASK)
#define WF_AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_HI_NETLINK_Q_FLIT_CNTR(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_HI_NETLINK_Q_FLIT_CNTR_BP,\
									AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_HI_NETLINK_Q_FLIT_CNTR_MASK)
#define RF_AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_HI_NETLINK_R_FLIT2TILE_147(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_HI_NETLINK_R_FLIT2TILE_147_BP,\
									AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_HI_NETLINK_R_FLIT2TILE_147_MASK)
#define WF_AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_HI_NETLINK_R_FLIT2TILE_147(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_HI_NETLINK_R_FLIT2TILE_147_BP,\
									AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_HI_NETLINK_R_FLIT2TILE_147_MASK)
#define RF_AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_HI_NETLINK_R_FLIT2TILE_146(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_HI_NETLINK_R_FLIT2TILE_146_BP,\
									AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_HI_NETLINK_R_FLIT2TILE_146_MASK)
#define WF_AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_HI_NETLINK_R_FLIT2TILE_146(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_HI_NETLINK_R_FLIT2TILE_146_BP,\
									AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_HI_NETLINK_R_FLIT2TILE_146_MASK)
#define RF_AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_HI_NETLINK_R_FLIT2TILE_145(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_HI_NETLINK_R_FLIT2TILE_145_BP,\
									AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_HI_NETLINK_R_FLIT2TILE_145_MASK)
#define WF_AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_HI_NETLINK_R_FLIT2TILE_145(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_HI_NETLINK_R_FLIT2TILE_145_BP,\
									AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_HI_NETLINK_R_FLIT2TILE_145_MASK)
#define RF_AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_HI_NETLINK_R_FLIT2TILE_144(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_HI_NETLINK_R_FLIT2TILE_144_BP,\
									AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_HI_NETLINK_R_FLIT2TILE_144_MASK)
#define WF_AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_HI_NETLINK_R_FLIT2TILE_144(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_HI_NETLINK_R_FLIT2TILE_144_BP,\
									AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_HI_NETLINK_R_FLIT2TILE_144_MASK)
#define RF_AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_HI_NETLINK_PARITY_3(mmr)  	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_HI_NETLINK_PARITY_3_BP,\
									AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_HI_NETLINK_PARITY_3_MASK)
#define WF_AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_HI_NETLINK_PARITY_3(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_HI_NETLINK_PARITY_3_BP,\
									AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_HI_NETLINK_PARITY_3_MASK)
#define RF_AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_HI_NETLINK_RC_1(mmr)      	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_HI_NETLINK_RC_1_BP,\
									AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_HI_NETLINK_RC_1_MASK)
#define WF_AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_HI_NETLINK_RC_1(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_HI_NETLINK_RC_1_BP,\
									AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_HI_NETLINK_RC_1_MASK)
#define RF_AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_HI_NETLINK_UNUSUED(mmr)   	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_HI_NETLINK_UNUSUED_BP,\
									AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_HI_NETLINK_UNUSUED_MASK)
#define WF_AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_HI_NETLINK_UNUSUED(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_HI_NETLINK_UNUSUED_BP,\
									AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_HI_NETLINK_UNUSUED_MASK)
#define RF_AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_HI_NETLINK_LB(mmr)        	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_HI_NETLINK_LB_BP,\
									AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_HI_NETLINK_LB_MASK)
#define WF_AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_HI_NETLINK_LB(mmr,v)      	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_HI_NETLINK_LB_BP,\
									AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_HI_NETLINK_LB_MASK)
#define RF_AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_HI_NETLINK_PORTID_2_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_HI_NETLINK_PORTID_2_0_BP,\
									AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_HI_NETLINK_PORTID_2_0_MASK)
#define WF_AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_HI_NETLINK_PORTID_2_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_HI_NETLINK_PORTID_2_0_BP,\
									AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_HI_NETLINK_PORTID_2_0_MASK)
#define RF_AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_HI_NETLINK_UNUSED_131_108(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_HI_NETLINK_UNUSED_131_108_BP,\
									AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_HI_NETLINK_UNUSED_131_108_MASK)
#define WF_AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_HI_NETLINK_UNUSED_131_108(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_HI_NETLINK_UNUSED_131_108_BP,\
									AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_HI_NETLINK_UNUSED_131_108_MASK)
#define RF_AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_MID_NETLINK_UNUSED_131_108(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_MID_NETLINK_UNUSED_131_108_BP,\
									AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_MID_NETLINK_UNUSED_131_108_MASK)
#define WF_AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_MID_NETLINK_UNUSED_131_108(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_MID_NETLINK_UNUSED_131_108_BP,\
									AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_MID_NETLINK_UNUSED_131_108_MASK)
#define RF_AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_MID_NETLINK_PARITY_2(mmr) 	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_MID_NETLINK_PARITY_2_BP,\
									AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_MID_NETLINK_PARITY_2_MASK)
#define WF_AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_MID_NETLINK_PARITY_2(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_MID_NETLINK_PARITY_2_BP,\
									AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_MID_NETLINK_PARITY_2_MASK)
#define RF_AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_MID_NETLINK_RC_0(mmr)     	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_MID_NETLINK_RC_0_BP,\
									AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_MID_NETLINK_RC_0_MASK)
#define WF_AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_MID_NETLINK_RC_0(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_MID_NETLINK_RC_0_BP,\
									AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_MID_NETLINK_RC_0_MASK)
#define RF_AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_MID_NETLINK_PKTID_11_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_MID_NETLINK_PKTID_11_0_BP,\
									AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_MID_NETLINK_PKTID_11_0_MASK)
#define WF_AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_MID_NETLINK_PKTID_11_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_MID_NETLINK_PKTID_11_0_BP,\
									AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_MID_NETLINK_PKTID_11_0_MASK)
#define RF_AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_MID_NETLINK_UNUSED_93_82(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_MID_NETLINK_UNUSED_93_82_BP,\
									AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_MID_NETLINK_UNUSED_93_82_MASK)
#define WF_AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_MID_NETLINK_UNUSED_93_82(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_MID_NETLINK_UNUSED_93_82_BP,\
									AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_MID_NETLINK_UNUSED_93_82_MASK)
#define RF_AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_MID_NETLINK_RC_2(mmr)     	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_MID_NETLINK_RC_2_BP,\
									AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_MID_NETLINK_RC_2_MASK)
#define WF_AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_MID_NETLINK_RC_2(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_MID_NETLINK_RC_2_BP,\
									AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_MID_NETLINK_RC_2_MASK)
#define RF_AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_MID_NETLINK_RSTATUS_5_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_MID_NETLINK_RSTATUS_5_0_BP,\
									AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_MID_NETLINK_RSTATUS_5_0_MASK)
#define WF_AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_MID_NETLINK_RSTATUS_5_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_MID_NETLINK_RSTATUS_5_0_BP,\
									AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_MID_NETLINK_RSTATUS_5_0_MASK)
#define RF_AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_MID_NETLINK_RSPCMD_2_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_MID_NETLINK_RSPCMD_2_0_BP,\
									AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_MID_NETLINK_RSPCMD_2_0_MASK)
#define WF_AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_MID_NETLINK_RSPCMD_2_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_MID_NETLINK_RSPCMD_2_0_BP,\
									AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_MID_NETLINK_RSPCMD_2_0_MASK)
#define RF_AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_MID_NETLINK_PARITY_1(mmr) 	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_MID_NETLINK_PARITY_1_BP,\
									AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_MID_NETLINK_PARITY_1_MASK)
#define WF_AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_MID_NETLINK_PARITY_1(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_MID_NETLINK_PARITY_1_BP,\
									AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_MID_NETLINK_PARITY_1_MASK)
#define RF_AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_MID_NETLINK_UV(mmr)       	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_MID_NETLINK_UV_BP,\
									AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_MID_NETLINK_UV_MASK)
#define WF_AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_MID_NETLINK_UV(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_MID_NETLINK_UV_BP,\
									AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_MID_NETLINK_UV_MASK)
#define RF_AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_MID_NETLINK_UNUSED_69_36(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_MID_NETLINK_UNUSED_69_36_BP,\
									AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_MID_NETLINK_UNUSED_69_36_MASK)
#define WF_AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_MID_NETLINK_UNUSED_69_36(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_MID_NETLINK_UNUSED_69_36_BP,\
									AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_MID_NETLINK_UNUSED_69_36_MASK)
#define RF_AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_LO_NETLINK_UNUSED_69_36(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_LO_NETLINK_UNUSED_69_36_BP,\
									AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_LO_NETLINK_UNUSED_69_36_MASK)
#define WF_AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_LO_NETLINK_UNUSED_69_36(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_LO_NETLINK_UNUSED_69_36_BP,\
									AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_LO_NETLINK_UNUSED_69_36_MASK)
#define RF_AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_LO_NETLINK_PARITY_0(mmr)  	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_LO_NETLINK_PARITY_0_BP,\
									AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_LO_NETLINK_PARITY_0_MASK)
#define WF_AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_LO_NETLINK_PARITY_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_LO_NETLINK_PARITY_0_BP,\
									AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_LO_NETLINK_PARITY_0_MASK)
#define RF_AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_LO_NETLINK_UNUSUED(mmr)   	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_LO_NETLINK_UNUSUED_BP,\
									AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_LO_NETLINK_UNUSUED_MASK)
#define WF_AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_LO_NETLINK_UNUSUED(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_LO_NETLINK_UNUSUED_BP,\
									AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_LO_NETLINK_UNUSUED_MASK)
#define RF_AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_LO_NETLINK_SRCID_1_0(mmr) 	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_LO_NETLINK_SRCID_1_0_BP,\
									AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_LO_NETLINK_SRCID_1_0_MASK)
#define WF_AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_LO_NETLINK_SRCID_1_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_LO_NETLINK_SRCID_1_0_BP,\
									AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_LO_NETLINK_SRCID_1_0_MASK)
#define RF_AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_LO_NETLINK_SRC_15_0(mmr)  	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_LO_NETLINK_SRC_15_0_BP,\
									AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_LO_NETLINK_SRC_15_0_MASK)
#define WF_AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_LO_NETLINK_SRC_15_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_LO_NETLINK_SRC_15_0_BP,\
									AR_NL_LCLK_RSP_LB0TOTILE_CCLK_9_LO_NETLINK_SRC_15_0_MASK)
#define RF_AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_HI_NETLINK_BLOCK(mmr)   	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_HI_NETLINK_BLOCK_BP,\
									AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_HI_NETLINK_BLOCK_MASK)
#define WF_AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_HI_NETLINK_BLOCK(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_HI_NETLINK_BLOCK_BP,\
									AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_HI_NETLINK_BLOCK_MASK)
#define RF_AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_HI_NETLINK_UNUSED_183_166(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_HI_NETLINK_UNUSED_183_166_BP,\
									AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_HI_NETLINK_UNUSED_183_166_MASK)
#define WF_AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_HI_NETLINK_UNUSED_183_166(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_HI_NETLINK_UNUSED_183_166_BP,\
									AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_HI_NETLINK_UNUSED_183_166_MASK)
#define RF_AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_HI_NETLINK_LREQ_REN(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_HI_NETLINK_LREQ_REN_BP,\
									AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_HI_NETLINK_LREQ_REN_MASK)
#define WF_AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_HI_NETLINK_LREQ_REN(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_HI_NETLINK_LREQ_REN_BP,\
									AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_HI_NETLINK_LREQ_REN_MASK)
#define RF_AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_HI_NETLINK_R_NICBUF_EMPTY(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_HI_NETLINK_R_NICBUF_EMPTY_BP,\
									AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_HI_NETLINK_R_NICBUF_EMPTY_MASK)
#define WF_AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_HI_NETLINK_R_NICBUF_EMPTY(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_HI_NETLINK_R_NICBUF_EMPTY_BP,\
									AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_HI_NETLINK_R_NICBUF_EMPTY_MASK)
#define RF_AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_HI_NETLINK_R_NICBUF_DST_3_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_HI_NETLINK_R_NICBUF_DST_3_0_BP,\
									AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_HI_NETLINK_R_NICBUF_DST_3_0_MASK)
#define WF_AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_HI_NETLINK_R_NICBUF_DST_3_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_HI_NETLINK_R_NICBUF_DST_3_0_BP,\
									AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_HI_NETLINK_R_NICBUF_DST_3_0_MASK)
#define RF_AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_HI_NETLINK_R_FLIT_VLD_3_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_HI_NETLINK_R_FLIT_VLD_3_0_BP,\
									AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_HI_NETLINK_R_FLIT_VLD_3_0_MASK)
#define WF_AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_HI_NETLINK_R_FLIT_VLD_3_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_HI_NETLINK_R_FLIT_VLD_3_0_BP,\
									AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_HI_NETLINK_R_FLIT_VLD_3_0_MASK)
#define RF_AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_HI_NETLINK_Q_DATA(mmr)  	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_HI_NETLINK_Q_DATA_BP,\
									AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_HI_NETLINK_Q_DATA_MASK)
#define WF_AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_HI_NETLINK_Q_DATA(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_HI_NETLINK_Q_DATA_BP,\
									AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_HI_NETLINK_Q_DATA_MASK)
#define RF_AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_HI_NETLINK_Q_HEAD(mmr)  	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_HI_NETLINK_Q_HEAD_BP,\
									AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_HI_NETLINK_Q_HEAD_MASK)
#define WF_AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_HI_NETLINK_Q_HEAD(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_HI_NETLINK_Q_HEAD_BP,\
									AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_HI_NETLINK_Q_HEAD_MASK)
#define RF_AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_HI_NETLINK_Q_FLIT_CNTR(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_HI_NETLINK_Q_FLIT_CNTR_BP,\
									AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_HI_NETLINK_Q_FLIT_CNTR_MASK)
#define WF_AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_HI_NETLINK_Q_FLIT_CNTR(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_HI_NETLINK_Q_FLIT_CNTR_BP,\
									AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_HI_NETLINK_Q_FLIT_CNTR_MASK)
#define RF_AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_HI_NETLINK_R_FLIT2TILE_147(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_HI_NETLINK_R_FLIT2TILE_147_BP,\
									AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_HI_NETLINK_R_FLIT2TILE_147_MASK)
#define WF_AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_HI_NETLINK_R_FLIT2TILE_147(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_HI_NETLINK_R_FLIT2TILE_147_BP,\
									AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_HI_NETLINK_R_FLIT2TILE_147_MASK)
#define RF_AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_HI_NETLINK_R_FLIT2TILE_146(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_HI_NETLINK_R_FLIT2TILE_146_BP,\
									AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_HI_NETLINK_R_FLIT2TILE_146_MASK)
#define WF_AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_HI_NETLINK_R_FLIT2TILE_146(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_HI_NETLINK_R_FLIT2TILE_146_BP,\
									AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_HI_NETLINK_R_FLIT2TILE_146_MASK)
#define RF_AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_HI_NETLINK_R_FLIT2TILE_145(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_HI_NETLINK_R_FLIT2TILE_145_BP,\
									AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_HI_NETLINK_R_FLIT2TILE_145_MASK)
#define WF_AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_HI_NETLINK_R_FLIT2TILE_145(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_HI_NETLINK_R_FLIT2TILE_145_BP,\
									AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_HI_NETLINK_R_FLIT2TILE_145_MASK)
#define RF_AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_HI_NETLINK_R_FLIT2TILE_144(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_HI_NETLINK_R_FLIT2TILE_144_BP,\
									AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_HI_NETLINK_R_FLIT2TILE_144_MASK)
#define WF_AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_HI_NETLINK_R_FLIT2TILE_144(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_HI_NETLINK_R_FLIT2TILE_144_BP,\
									AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_HI_NETLINK_R_FLIT2TILE_144_MASK)
#define RF_AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_HI_NETLINK_PARITY_3(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_HI_NETLINK_PARITY_3_BP,\
									AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_HI_NETLINK_PARITY_3_MASK)
#define WF_AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_HI_NETLINK_PARITY_3(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_HI_NETLINK_PARITY_3_BP,\
									AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_HI_NETLINK_PARITY_3_MASK)
#define RF_AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_HI_NETLINK_RC_1(mmr)    	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_HI_NETLINK_RC_1_BP,\
									AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_HI_NETLINK_RC_1_MASK)
#define WF_AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_HI_NETLINK_RC_1(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_HI_NETLINK_RC_1_BP,\
									AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_HI_NETLINK_RC_1_MASK)
#define RF_AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_HI_NETLINK_UNUSUED(mmr) 	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_HI_NETLINK_UNUSUED_BP,\
									AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_HI_NETLINK_UNUSUED_MASK)
#define WF_AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_HI_NETLINK_UNUSUED(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_HI_NETLINK_UNUSUED_BP,\
									AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_HI_NETLINK_UNUSUED_MASK)
#define RF_AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_HI_NETLINK_LB(mmr)      	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_HI_NETLINK_LB_BP,\
									AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_HI_NETLINK_LB_MASK)
#define WF_AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_HI_NETLINK_LB(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_HI_NETLINK_LB_BP,\
									AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_HI_NETLINK_LB_MASK)
#define RF_AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_HI_NETLINK_PORTID_2_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_HI_NETLINK_PORTID_2_0_BP,\
									AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_HI_NETLINK_PORTID_2_0_MASK)
#define WF_AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_HI_NETLINK_PORTID_2_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_HI_NETLINK_PORTID_2_0_BP,\
									AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_HI_NETLINK_PORTID_2_0_MASK)
#define RF_AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_HI_NETLINK_UNUSED_131_108(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_HI_NETLINK_UNUSED_131_108_BP,\
									AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_HI_NETLINK_UNUSED_131_108_MASK)
#define WF_AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_HI_NETLINK_UNUSED_131_108(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_HI_NETLINK_UNUSED_131_108_BP,\
									AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_HI_NETLINK_UNUSED_131_108_MASK)
#define RF_AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_MID_NETLINK_UNUSED_131_108(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_MID_NETLINK_UNUSED_131_108_BP,\
									AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_MID_NETLINK_UNUSED_131_108_MASK)
#define WF_AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_MID_NETLINK_UNUSED_131_108(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_MID_NETLINK_UNUSED_131_108_BP,\
									AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_MID_NETLINK_UNUSED_131_108_MASK)
#define RF_AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_MID_NETLINK_PARITY_2(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_MID_NETLINK_PARITY_2_BP,\
									AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_MID_NETLINK_PARITY_2_MASK)
#define WF_AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_MID_NETLINK_PARITY_2(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_MID_NETLINK_PARITY_2_BP,\
									AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_MID_NETLINK_PARITY_2_MASK)
#define RF_AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_MID_NETLINK_RC_0(mmr)   	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_MID_NETLINK_RC_0_BP,\
									AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_MID_NETLINK_RC_0_MASK)
#define WF_AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_MID_NETLINK_RC_0(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_MID_NETLINK_RC_0_BP,\
									AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_MID_NETLINK_RC_0_MASK)
#define RF_AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_MID_NETLINK_PKTID_11_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_MID_NETLINK_PKTID_11_0_BP,\
									AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_MID_NETLINK_PKTID_11_0_MASK)
#define WF_AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_MID_NETLINK_PKTID_11_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_MID_NETLINK_PKTID_11_0_BP,\
									AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_MID_NETLINK_PKTID_11_0_MASK)
#define RF_AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_MID_NETLINK_UNUSED_93_82(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_MID_NETLINK_UNUSED_93_82_BP,\
									AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_MID_NETLINK_UNUSED_93_82_MASK)
#define WF_AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_MID_NETLINK_UNUSED_93_82(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_MID_NETLINK_UNUSED_93_82_BP,\
									AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_MID_NETLINK_UNUSED_93_82_MASK)
#define RF_AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_MID_NETLINK_RC_2(mmr)   	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_MID_NETLINK_RC_2_BP,\
									AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_MID_NETLINK_RC_2_MASK)
#define WF_AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_MID_NETLINK_RC_2(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_MID_NETLINK_RC_2_BP,\
									AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_MID_NETLINK_RC_2_MASK)
#define RF_AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_MID_NETLINK_RSTATUS_5_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_MID_NETLINK_RSTATUS_5_0_BP,\
									AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_MID_NETLINK_RSTATUS_5_0_MASK)
#define WF_AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_MID_NETLINK_RSTATUS_5_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_MID_NETLINK_RSTATUS_5_0_BP,\
									AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_MID_NETLINK_RSTATUS_5_0_MASK)
#define RF_AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_MID_NETLINK_RSPCMD_2_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_MID_NETLINK_RSPCMD_2_0_BP,\
									AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_MID_NETLINK_RSPCMD_2_0_MASK)
#define WF_AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_MID_NETLINK_RSPCMD_2_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_MID_NETLINK_RSPCMD_2_0_BP,\
									AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_MID_NETLINK_RSPCMD_2_0_MASK)
#define RF_AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_MID_NETLINK_PARITY_1(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_MID_NETLINK_PARITY_1_BP,\
									AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_MID_NETLINK_PARITY_1_MASK)
#define WF_AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_MID_NETLINK_PARITY_1(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_MID_NETLINK_PARITY_1_BP,\
									AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_MID_NETLINK_PARITY_1_MASK)
#define RF_AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_MID_NETLINK_UV(mmr)     	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_MID_NETLINK_UV_BP,\
									AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_MID_NETLINK_UV_MASK)
#define WF_AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_MID_NETLINK_UV(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_MID_NETLINK_UV_BP,\
									AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_MID_NETLINK_UV_MASK)
#define RF_AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_MID_NETLINK_UNUSED_69_36(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_MID_NETLINK_UNUSED_69_36_BP,\
									AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_MID_NETLINK_UNUSED_69_36_MASK)
#define WF_AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_MID_NETLINK_UNUSED_69_36(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_MID_NETLINK_UNUSED_69_36_BP,\
									AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_MID_NETLINK_UNUSED_69_36_MASK)
#define RF_AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_LO_NETLINK_UNUSED_69_36(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_LO_NETLINK_UNUSED_69_36_BP,\
									AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_LO_NETLINK_UNUSED_69_36_MASK)
#define WF_AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_LO_NETLINK_UNUSED_69_36(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_LO_NETLINK_UNUSED_69_36_BP,\
									AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_LO_NETLINK_UNUSED_69_36_MASK)
#define RF_AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_LO_NETLINK_PARITY_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_LO_NETLINK_PARITY_0_BP,\
									AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_LO_NETLINK_PARITY_0_MASK)
#define WF_AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_LO_NETLINK_PARITY_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_LO_NETLINK_PARITY_0_BP,\
									AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_LO_NETLINK_PARITY_0_MASK)
#define RF_AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_LO_NETLINK_UNUSUED(mmr) 	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_LO_NETLINK_UNUSUED_BP,\
									AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_LO_NETLINK_UNUSUED_MASK)
#define WF_AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_LO_NETLINK_UNUSUED(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_LO_NETLINK_UNUSUED_BP,\
									AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_LO_NETLINK_UNUSUED_MASK)
#define RF_AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_LO_NETLINK_SRCID_1_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_LO_NETLINK_SRCID_1_0_BP,\
									AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_LO_NETLINK_SRCID_1_0_MASK)
#define WF_AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_LO_NETLINK_SRCID_1_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_LO_NETLINK_SRCID_1_0_BP,\
									AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_LO_NETLINK_SRCID_1_0_MASK)
#define RF_AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_LO_NETLINK_SRC_15_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_LO_NETLINK_SRC_15_0_BP,\
									AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_LO_NETLINK_SRC_15_0_MASK)
#define WF_AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_LO_NETLINK_SRC_15_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_LO_NETLINK_SRC_15_0_BP,\
									AR_NL_LCLK_RSP_NIC2TOTILE_CCLK_16_LO_NETLINK_SRC_15_0_MASK)
#define RF_AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_HI_NETLINK_BLOCK(mmr)   	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_HI_NETLINK_BLOCK_BP,\
									AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_HI_NETLINK_BLOCK_MASK)
#define WF_AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_HI_NETLINK_BLOCK(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_HI_NETLINK_BLOCK_BP,\
									AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_HI_NETLINK_BLOCK_MASK)
#define RF_AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_HI_NETLINK_UNUSED_183_166(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_HI_NETLINK_UNUSED_183_166_BP,\
									AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_HI_NETLINK_UNUSED_183_166_MASK)
#define WF_AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_HI_NETLINK_UNUSED_183_166(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_HI_NETLINK_UNUSED_183_166_BP,\
									AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_HI_NETLINK_UNUSED_183_166_MASK)
#define RF_AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_HI_NETLINK_LREQ_REN(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_HI_NETLINK_LREQ_REN_BP,\
									AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_HI_NETLINK_LREQ_REN_MASK)
#define WF_AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_HI_NETLINK_LREQ_REN(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_HI_NETLINK_LREQ_REN_BP,\
									AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_HI_NETLINK_LREQ_REN_MASK)
#define RF_AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_HI_NETLINK_R_NICBUF_EMPTY(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_HI_NETLINK_R_NICBUF_EMPTY_BP,\
									AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_HI_NETLINK_R_NICBUF_EMPTY_MASK)
#define WF_AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_HI_NETLINK_R_NICBUF_EMPTY(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_HI_NETLINK_R_NICBUF_EMPTY_BP,\
									AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_HI_NETLINK_R_NICBUF_EMPTY_MASK)
#define RF_AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_HI_NETLINK_R_NICBUF_DST_3_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_HI_NETLINK_R_NICBUF_DST_3_0_BP,\
									AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_HI_NETLINK_R_NICBUF_DST_3_0_MASK)
#define WF_AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_HI_NETLINK_R_NICBUF_DST_3_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_HI_NETLINK_R_NICBUF_DST_3_0_BP,\
									AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_HI_NETLINK_R_NICBUF_DST_3_0_MASK)
#define RF_AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_HI_NETLINK_R_FLIT_VLD_3_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_HI_NETLINK_R_FLIT_VLD_3_0_BP,\
									AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_HI_NETLINK_R_FLIT_VLD_3_0_MASK)
#define WF_AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_HI_NETLINK_R_FLIT_VLD_3_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_HI_NETLINK_R_FLIT_VLD_3_0_BP,\
									AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_HI_NETLINK_R_FLIT_VLD_3_0_MASK)
#define RF_AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_HI_NETLINK_Q_DATA(mmr)  	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_HI_NETLINK_Q_DATA_BP,\
									AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_HI_NETLINK_Q_DATA_MASK)
#define WF_AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_HI_NETLINK_Q_DATA(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_HI_NETLINK_Q_DATA_BP,\
									AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_HI_NETLINK_Q_DATA_MASK)
#define RF_AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_HI_NETLINK_Q_HEAD(mmr)  	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_HI_NETLINK_Q_HEAD_BP,\
									AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_HI_NETLINK_Q_HEAD_MASK)
#define WF_AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_HI_NETLINK_Q_HEAD(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_HI_NETLINK_Q_HEAD_BP,\
									AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_HI_NETLINK_Q_HEAD_MASK)
#define RF_AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_HI_NETLINK_Q_FLIT_CNTR(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_HI_NETLINK_Q_FLIT_CNTR_BP,\
									AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_HI_NETLINK_Q_FLIT_CNTR_MASK)
#define WF_AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_HI_NETLINK_Q_FLIT_CNTR(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_HI_NETLINK_Q_FLIT_CNTR_BP,\
									AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_HI_NETLINK_Q_FLIT_CNTR_MASK)
#define RF_AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_HI_NETLINK_R_FLIT2TILE_147(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_HI_NETLINK_R_FLIT2TILE_147_BP,\
									AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_HI_NETLINK_R_FLIT2TILE_147_MASK)
#define WF_AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_HI_NETLINK_R_FLIT2TILE_147(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_HI_NETLINK_R_FLIT2TILE_147_BP,\
									AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_HI_NETLINK_R_FLIT2TILE_147_MASK)
#define RF_AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_HI_NETLINK_R_FLIT2TILE_146(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_HI_NETLINK_R_FLIT2TILE_146_BP,\
									AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_HI_NETLINK_R_FLIT2TILE_146_MASK)
#define WF_AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_HI_NETLINK_R_FLIT2TILE_146(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_HI_NETLINK_R_FLIT2TILE_146_BP,\
									AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_HI_NETLINK_R_FLIT2TILE_146_MASK)
#define RF_AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_HI_NETLINK_R_FLIT2TILE_145(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_HI_NETLINK_R_FLIT2TILE_145_BP,\
									AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_HI_NETLINK_R_FLIT2TILE_145_MASK)
#define WF_AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_HI_NETLINK_R_FLIT2TILE_145(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_HI_NETLINK_R_FLIT2TILE_145_BP,\
									AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_HI_NETLINK_R_FLIT2TILE_145_MASK)
#define RF_AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_HI_NETLINK_R_FLIT2TILE_144(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_HI_NETLINK_R_FLIT2TILE_144_BP,\
									AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_HI_NETLINK_R_FLIT2TILE_144_MASK)
#define WF_AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_HI_NETLINK_R_FLIT2TILE_144(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_HI_NETLINK_R_FLIT2TILE_144_BP,\
									AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_HI_NETLINK_R_FLIT2TILE_144_MASK)
#define RF_AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_HI_NETLINK_PARITY_3(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_HI_NETLINK_PARITY_3_BP,\
									AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_HI_NETLINK_PARITY_3_MASK)
#define WF_AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_HI_NETLINK_PARITY_3(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_HI_NETLINK_PARITY_3_BP,\
									AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_HI_NETLINK_PARITY_3_MASK)
#define RF_AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_HI_NETLINK_RC_1(mmr)    	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_HI_NETLINK_RC_1_BP,\
									AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_HI_NETLINK_RC_1_MASK)
#define WF_AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_HI_NETLINK_RC_1(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_HI_NETLINK_RC_1_BP,\
									AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_HI_NETLINK_RC_1_MASK)
#define RF_AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_HI_NETLINK_UNUSUED(mmr) 	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_HI_NETLINK_UNUSUED_BP,\
									AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_HI_NETLINK_UNUSUED_MASK)
#define WF_AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_HI_NETLINK_UNUSUED(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_HI_NETLINK_UNUSUED_BP,\
									AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_HI_NETLINK_UNUSUED_MASK)
#define RF_AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_HI_NETLINK_LB(mmr)      	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_HI_NETLINK_LB_BP,\
									AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_HI_NETLINK_LB_MASK)
#define WF_AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_HI_NETLINK_LB(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_HI_NETLINK_LB_BP,\
									AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_HI_NETLINK_LB_MASK)
#define RF_AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_HI_NETLINK_PORTID_2_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_HI_NETLINK_PORTID_2_0_BP,\
									AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_HI_NETLINK_PORTID_2_0_MASK)
#define WF_AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_HI_NETLINK_PORTID_2_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_HI_NETLINK_PORTID_2_0_BP,\
									AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_HI_NETLINK_PORTID_2_0_MASK)
#define RF_AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_HI_NETLINK_UNUSED_131_108(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_HI_NETLINK_UNUSED_131_108_BP,\
									AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_HI_NETLINK_UNUSED_131_108_MASK)
#define WF_AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_HI_NETLINK_UNUSED_131_108(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_HI_NETLINK_UNUSED_131_108_BP,\
									AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_HI_NETLINK_UNUSED_131_108_MASK)
#define RF_AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_MID_NETLINK_UNUSED_131_108(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_MID_NETLINK_UNUSED_131_108_BP,\
									AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_MID_NETLINK_UNUSED_131_108_MASK)
#define WF_AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_MID_NETLINK_UNUSED_131_108(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_MID_NETLINK_UNUSED_131_108_BP,\
									AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_MID_NETLINK_UNUSED_131_108_MASK)
#define RF_AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_MID_NETLINK_PARITY_2(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_MID_NETLINK_PARITY_2_BP,\
									AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_MID_NETLINK_PARITY_2_MASK)
#define WF_AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_MID_NETLINK_PARITY_2(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_MID_NETLINK_PARITY_2_BP,\
									AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_MID_NETLINK_PARITY_2_MASK)
#define RF_AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_MID_NETLINK_RC_0(mmr)   	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_MID_NETLINK_RC_0_BP,\
									AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_MID_NETLINK_RC_0_MASK)
#define WF_AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_MID_NETLINK_RC_0(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_MID_NETLINK_RC_0_BP,\
									AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_MID_NETLINK_RC_0_MASK)
#define RF_AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_MID_NETLINK_PKTID_11_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_MID_NETLINK_PKTID_11_0_BP,\
									AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_MID_NETLINK_PKTID_11_0_MASK)
#define WF_AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_MID_NETLINK_PKTID_11_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_MID_NETLINK_PKTID_11_0_BP,\
									AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_MID_NETLINK_PKTID_11_0_MASK)
#define RF_AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_MID_NETLINK_UNUSED_93_82(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_MID_NETLINK_UNUSED_93_82_BP,\
									AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_MID_NETLINK_UNUSED_93_82_MASK)
#define WF_AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_MID_NETLINK_UNUSED_93_82(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_MID_NETLINK_UNUSED_93_82_BP,\
									AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_MID_NETLINK_UNUSED_93_82_MASK)
#define RF_AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_MID_NETLINK_RC_2(mmr)   	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_MID_NETLINK_RC_2_BP,\
									AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_MID_NETLINK_RC_2_MASK)
#define WF_AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_MID_NETLINK_RC_2(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_MID_NETLINK_RC_2_BP,\
									AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_MID_NETLINK_RC_2_MASK)
#define RF_AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_MID_NETLINK_RSTATUS_5_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_MID_NETLINK_RSTATUS_5_0_BP,\
									AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_MID_NETLINK_RSTATUS_5_0_MASK)
#define WF_AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_MID_NETLINK_RSTATUS_5_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_MID_NETLINK_RSTATUS_5_0_BP,\
									AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_MID_NETLINK_RSTATUS_5_0_MASK)
#define RF_AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_MID_NETLINK_RSPCMD_2_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_MID_NETLINK_RSPCMD_2_0_BP,\
									AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_MID_NETLINK_RSPCMD_2_0_MASK)
#define WF_AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_MID_NETLINK_RSPCMD_2_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_MID_NETLINK_RSPCMD_2_0_BP,\
									AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_MID_NETLINK_RSPCMD_2_0_MASK)
#define RF_AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_MID_NETLINK_PARITY_1(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_MID_NETLINK_PARITY_1_BP,\
									AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_MID_NETLINK_PARITY_1_MASK)
#define WF_AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_MID_NETLINK_PARITY_1(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_MID_NETLINK_PARITY_1_BP,\
									AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_MID_NETLINK_PARITY_1_MASK)
#define RF_AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_MID_NETLINK_UV(mmr)     	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_MID_NETLINK_UV_BP,\
									AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_MID_NETLINK_UV_MASK)
#define WF_AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_MID_NETLINK_UV(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_MID_NETLINK_UV_BP,\
									AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_MID_NETLINK_UV_MASK)
#define RF_AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_MID_NETLINK_UNUSED_69_36(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_MID_NETLINK_UNUSED_69_36_BP,\
									AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_MID_NETLINK_UNUSED_69_36_MASK)
#define WF_AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_MID_NETLINK_UNUSED_69_36(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_MID_NETLINK_UNUSED_69_36_BP,\
									AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_MID_NETLINK_UNUSED_69_36_MASK)
#define RF_AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_LO_NETLINK_UNUSED_69_36(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_LO_NETLINK_UNUSED_69_36_BP,\
									AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_LO_NETLINK_UNUSED_69_36_MASK)
#define WF_AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_LO_NETLINK_UNUSED_69_36(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_LO_NETLINK_UNUSED_69_36_BP,\
									AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_LO_NETLINK_UNUSED_69_36_MASK)
#define RF_AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_LO_NETLINK_PARITY_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_LO_NETLINK_PARITY_0_BP,\
									AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_LO_NETLINK_PARITY_0_MASK)
#define WF_AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_LO_NETLINK_PARITY_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_LO_NETLINK_PARITY_0_BP,\
									AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_LO_NETLINK_PARITY_0_MASK)
#define RF_AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_LO_NETLINK_UNUSUED(mmr) 	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_LO_NETLINK_UNUSUED_BP,\
									AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_LO_NETLINK_UNUSUED_MASK)
#define WF_AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_LO_NETLINK_UNUSUED(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_LO_NETLINK_UNUSUED_BP,\
									AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_LO_NETLINK_UNUSUED_MASK)
#define RF_AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_LO_NETLINK_SRCID_1_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_LO_NETLINK_SRCID_1_0_BP,\
									AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_LO_NETLINK_SRCID_1_0_MASK)
#define WF_AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_LO_NETLINK_SRCID_1_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_LO_NETLINK_SRCID_1_0_BP,\
									AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_LO_NETLINK_SRCID_1_0_MASK)
#define RF_AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_LO_NETLINK_SRC_15_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_LO_NETLINK_SRC_15_0_BP,\
									AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_LO_NETLINK_SRC_15_0_MASK)
#define WF_AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_LO_NETLINK_SRC_15_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_LO_NETLINK_SRC_15_0_BP,\
									AR_NL_LCLK_RSP_NIC3TOTILE_CCLK_17_LO_NETLINK_SRC_15_0_MASK)
#define RF_AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_HI_NETLINK_BLOCK(mmr)    	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_HI_NETLINK_BLOCK_BP,\
									AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_HI_NETLINK_BLOCK_MASK)
#define WF_AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_HI_NETLINK_BLOCK(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_HI_NETLINK_BLOCK_BP,\
									AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_HI_NETLINK_BLOCK_MASK)
#define RF_AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_HI_NETLINK_UNUSED_183_166(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_HI_NETLINK_UNUSED_183_166_BP,\
									AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_HI_NETLINK_UNUSED_183_166_MASK)
#define WF_AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_HI_NETLINK_UNUSED_183_166(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_HI_NETLINK_UNUSED_183_166_BP,\
									AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_HI_NETLINK_UNUSED_183_166_MASK)
#define RF_AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_HI_NETLINK_LREQ_REN(mmr) 	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_HI_NETLINK_LREQ_REN_BP,\
									AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_HI_NETLINK_LREQ_REN_MASK)
#define WF_AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_HI_NETLINK_LREQ_REN(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_HI_NETLINK_LREQ_REN_BP,\
									AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_HI_NETLINK_LREQ_REN_MASK)
#define RF_AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_HI_NETLINK_R_NICBUF_EMPTY(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_HI_NETLINK_R_NICBUF_EMPTY_BP,\
									AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_HI_NETLINK_R_NICBUF_EMPTY_MASK)
#define WF_AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_HI_NETLINK_R_NICBUF_EMPTY(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_HI_NETLINK_R_NICBUF_EMPTY_BP,\
									AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_HI_NETLINK_R_NICBUF_EMPTY_MASK)
#define RF_AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_HI_NETLINK_R_NICBUF_DST_3_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_HI_NETLINK_R_NICBUF_DST_3_0_BP,\
									AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_HI_NETLINK_R_NICBUF_DST_3_0_MASK)
#define WF_AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_HI_NETLINK_R_NICBUF_DST_3_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_HI_NETLINK_R_NICBUF_DST_3_0_BP,\
									AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_HI_NETLINK_R_NICBUF_DST_3_0_MASK)
#define RF_AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_HI_NETLINK_R_FLIT_VLD_3_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_HI_NETLINK_R_FLIT_VLD_3_0_BP,\
									AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_HI_NETLINK_R_FLIT_VLD_3_0_MASK)
#define WF_AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_HI_NETLINK_R_FLIT_VLD_3_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_HI_NETLINK_R_FLIT_VLD_3_0_BP,\
									AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_HI_NETLINK_R_FLIT_VLD_3_0_MASK)
#define RF_AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_HI_NETLINK_Q_DATA(mmr)   	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_HI_NETLINK_Q_DATA_BP,\
									AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_HI_NETLINK_Q_DATA_MASK)
#define WF_AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_HI_NETLINK_Q_DATA(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_HI_NETLINK_Q_DATA_BP,\
									AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_HI_NETLINK_Q_DATA_MASK)
#define RF_AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_HI_NETLINK_Q_HEAD(mmr)   	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_HI_NETLINK_Q_HEAD_BP,\
									AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_HI_NETLINK_Q_HEAD_MASK)
#define WF_AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_HI_NETLINK_Q_HEAD(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_HI_NETLINK_Q_HEAD_BP,\
									AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_HI_NETLINK_Q_HEAD_MASK)
#define RF_AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_HI_NETLINK_Q_FLIT_CNTR(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_HI_NETLINK_Q_FLIT_CNTR_BP,\
									AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_HI_NETLINK_Q_FLIT_CNTR_MASK)
#define WF_AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_HI_NETLINK_Q_FLIT_CNTR(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_HI_NETLINK_Q_FLIT_CNTR_BP,\
									AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_HI_NETLINK_Q_FLIT_CNTR_MASK)
#define RF_AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_HI_NETLINK_R_FLIT2TILE_147(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_HI_NETLINK_R_FLIT2TILE_147_BP,\
									AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_HI_NETLINK_R_FLIT2TILE_147_MASK)
#define WF_AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_HI_NETLINK_R_FLIT2TILE_147(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_HI_NETLINK_R_FLIT2TILE_147_BP,\
									AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_HI_NETLINK_R_FLIT2TILE_147_MASK)
#define RF_AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_HI_NETLINK_R_FLIT2TILE_146(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_HI_NETLINK_R_FLIT2TILE_146_BP,\
									AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_HI_NETLINK_R_FLIT2TILE_146_MASK)
#define WF_AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_HI_NETLINK_R_FLIT2TILE_146(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_HI_NETLINK_R_FLIT2TILE_146_BP,\
									AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_HI_NETLINK_R_FLIT2TILE_146_MASK)
#define RF_AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_HI_NETLINK_R_FLIT2TILE_145(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_HI_NETLINK_R_FLIT2TILE_145_BP,\
									AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_HI_NETLINK_R_FLIT2TILE_145_MASK)
#define WF_AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_HI_NETLINK_R_FLIT2TILE_145(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_HI_NETLINK_R_FLIT2TILE_145_BP,\
									AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_HI_NETLINK_R_FLIT2TILE_145_MASK)
#define RF_AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_HI_NETLINK_R_FLIT2TILE_144(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_HI_NETLINK_R_FLIT2TILE_144_BP,\
									AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_HI_NETLINK_R_FLIT2TILE_144_MASK)
#define WF_AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_HI_NETLINK_R_FLIT2TILE_144(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_HI_NETLINK_R_FLIT2TILE_144_BP,\
									AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_HI_NETLINK_R_FLIT2TILE_144_MASK)
#define RF_AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_HI_NETLINK_PARITY_3(mmr) 	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_HI_NETLINK_PARITY_3_BP,\
									AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_HI_NETLINK_PARITY_3_MASK)
#define WF_AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_HI_NETLINK_PARITY_3(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_HI_NETLINK_PARITY_3_BP,\
									AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_HI_NETLINK_PARITY_3_MASK)
#define RF_AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_HI_NETLINK_RC_1(mmr)     	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_HI_NETLINK_RC_1_BP,\
									AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_HI_NETLINK_RC_1_MASK)
#define WF_AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_HI_NETLINK_RC_1(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_HI_NETLINK_RC_1_BP,\
									AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_HI_NETLINK_RC_1_MASK)
#define RF_AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_HI_NETLINK_UNUSUED(mmr)  	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_HI_NETLINK_UNUSUED_BP,\
									AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_HI_NETLINK_UNUSUED_MASK)
#define WF_AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_HI_NETLINK_UNUSUED(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_HI_NETLINK_UNUSUED_BP,\
									AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_HI_NETLINK_UNUSUED_MASK)
#define RF_AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_HI_NETLINK_LB(mmr)       	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_HI_NETLINK_LB_BP,\
									AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_HI_NETLINK_LB_MASK)
#define WF_AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_HI_NETLINK_LB(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_HI_NETLINK_LB_BP,\
									AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_HI_NETLINK_LB_MASK)
#define RF_AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_HI_NETLINK_PORTID_2_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_HI_NETLINK_PORTID_2_0_BP,\
									AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_HI_NETLINK_PORTID_2_0_MASK)
#define WF_AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_HI_NETLINK_PORTID_2_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_HI_NETLINK_PORTID_2_0_BP,\
									AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_HI_NETLINK_PORTID_2_0_MASK)
#define RF_AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_HI_NETLINK_UNUSED_131_108(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_HI_NETLINK_UNUSED_131_108_BP,\
									AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_HI_NETLINK_UNUSED_131_108_MASK)
#define WF_AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_HI_NETLINK_UNUSED_131_108(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_HI_NETLINK_UNUSED_131_108_BP,\
									AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_HI_NETLINK_UNUSED_131_108_MASK)
#define RF_AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_MID_NETLINK_UNUSED_131_108(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_MID_NETLINK_UNUSED_131_108_BP,\
									AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_MID_NETLINK_UNUSED_131_108_MASK)
#define WF_AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_MID_NETLINK_UNUSED_131_108(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_MID_NETLINK_UNUSED_131_108_BP,\
									AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_MID_NETLINK_UNUSED_131_108_MASK)
#define RF_AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_MID_NETLINK_PARITY_2(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_MID_NETLINK_PARITY_2_BP,\
									AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_MID_NETLINK_PARITY_2_MASK)
#define WF_AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_MID_NETLINK_PARITY_2(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_MID_NETLINK_PARITY_2_BP,\
									AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_MID_NETLINK_PARITY_2_MASK)
#define RF_AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_MID_NETLINK_RC_0(mmr)    	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_MID_NETLINK_RC_0_BP,\
									AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_MID_NETLINK_RC_0_MASK)
#define WF_AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_MID_NETLINK_RC_0(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_MID_NETLINK_RC_0_BP,\
									AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_MID_NETLINK_RC_0_MASK)
#define RF_AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_MID_NETLINK_PKTID_11_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_MID_NETLINK_PKTID_11_0_BP,\
									AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_MID_NETLINK_PKTID_11_0_MASK)
#define WF_AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_MID_NETLINK_PKTID_11_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_MID_NETLINK_PKTID_11_0_BP,\
									AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_MID_NETLINK_PKTID_11_0_MASK)
#define RF_AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_MID_NETLINK_UNUSED_93_82(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_MID_NETLINK_UNUSED_93_82_BP,\
									AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_MID_NETLINK_UNUSED_93_82_MASK)
#define WF_AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_MID_NETLINK_UNUSED_93_82(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_MID_NETLINK_UNUSED_93_82_BP,\
									AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_MID_NETLINK_UNUSED_93_82_MASK)
#define RF_AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_MID_NETLINK_RC_2(mmr)    	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_MID_NETLINK_RC_2_BP,\
									AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_MID_NETLINK_RC_2_MASK)
#define WF_AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_MID_NETLINK_RC_2(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_MID_NETLINK_RC_2_BP,\
									AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_MID_NETLINK_RC_2_MASK)
#define RF_AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_MID_NETLINK_RSTATUS_5_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_MID_NETLINK_RSTATUS_5_0_BP,\
									AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_MID_NETLINK_RSTATUS_5_0_MASK)
#define WF_AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_MID_NETLINK_RSTATUS_5_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_MID_NETLINK_RSTATUS_5_0_BP,\
									AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_MID_NETLINK_RSTATUS_5_0_MASK)
#define RF_AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_MID_NETLINK_RSPCMD_2_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_MID_NETLINK_RSPCMD_2_0_BP,\
									AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_MID_NETLINK_RSPCMD_2_0_MASK)
#define WF_AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_MID_NETLINK_RSPCMD_2_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_MID_NETLINK_RSPCMD_2_0_BP,\
									AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_MID_NETLINK_RSPCMD_2_0_MASK)
#define RF_AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_MID_NETLINK_PARITY_1(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_MID_NETLINK_PARITY_1_BP,\
									AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_MID_NETLINK_PARITY_1_MASK)
#define WF_AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_MID_NETLINK_PARITY_1(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_MID_NETLINK_PARITY_1_BP,\
									AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_MID_NETLINK_PARITY_1_MASK)
#define RF_AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_MID_NETLINK_UV(mmr)      	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_MID_NETLINK_UV_BP,\
									AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_MID_NETLINK_UV_MASK)
#define WF_AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_MID_NETLINK_UV(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_MID_NETLINK_UV_BP,\
									AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_MID_NETLINK_UV_MASK)
#define RF_AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_MID_NETLINK_UNUSED_69_36(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_MID_NETLINK_UNUSED_69_36_BP,\
									AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_MID_NETLINK_UNUSED_69_36_MASK)
#define WF_AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_MID_NETLINK_UNUSED_69_36(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_MID_NETLINK_UNUSED_69_36_BP,\
									AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_MID_NETLINK_UNUSED_69_36_MASK)
#define RF_AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_LO_NETLINK_UNUSED_69_36(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_LO_NETLINK_UNUSED_69_36_BP,\
									AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_LO_NETLINK_UNUSED_69_36_MASK)
#define WF_AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_LO_NETLINK_UNUSED_69_36(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_LO_NETLINK_UNUSED_69_36_BP,\
									AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_LO_NETLINK_UNUSED_69_36_MASK)
#define RF_AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_LO_NETLINK_PARITY_0(mmr) 	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_LO_NETLINK_PARITY_0_BP,\
									AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_LO_NETLINK_PARITY_0_MASK)
#define WF_AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_LO_NETLINK_PARITY_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_LO_NETLINK_PARITY_0_BP,\
									AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_LO_NETLINK_PARITY_0_MASK)
#define RF_AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_LO_NETLINK_UNUSUED(mmr)  	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_LO_NETLINK_UNUSUED_BP,\
									AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_LO_NETLINK_UNUSUED_MASK)
#define WF_AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_LO_NETLINK_UNUSUED(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_LO_NETLINK_UNUSUED_BP,\
									AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_LO_NETLINK_UNUSUED_MASK)
#define RF_AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_LO_NETLINK_SRCID_1_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_LO_NETLINK_SRCID_1_0_BP,\
									AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_LO_NETLINK_SRCID_1_0_MASK)
#define WF_AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_LO_NETLINK_SRCID_1_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_LO_NETLINK_SRCID_1_0_BP,\
									AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_LO_NETLINK_SRCID_1_0_MASK)
#define RF_AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_LO_NETLINK_SRC_15_0(mmr) 	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_LO_NETLINK_SRC_15_0_BP,\
									AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_LO_NETLINK_SRC_15_0_MASK)
#define WF_AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_LO_NETLINK_SRC_15_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_LO_NETLINK_SRC_15_0_BP,\
									AR_NL_LCLK_RSP_LB1TOTILE_CCLK_18_LO_NETLINK_SRC_15_0_MASK)
#define RF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_HI_NETLINK_UNUSED_191_166(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_HI_NETLINK_UNUSED_191_166_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_HI_NETLINK_UNUSED_191_166_MASK)
#define WF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_HI_NETLINK_UNUSED_191_166(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_HI_NETLINK_UNUSED_191_166_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_HI_NETLINK_UNUSED_191_166_MASK)
#define RF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_HI_NETLINK_OS_INT(mmr)       	RD_FIELD(mmr,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_HI_NETLINK_OS_INT_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_HI_NETLINK_OS_INT_MASK)
#define WF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_HI_NETLINK_OS_INT(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_HI_NETLINK_OS_INT_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_HI_NETLINK_OS_INT_MASK)
#define RF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_HI_NETLINK_HSS_INT(mmr)      	RD_FIELD(mmr,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_HI_NETLINK_HSS_INT_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_HI_NETLINK_HSS_INT_MASK)
#define WF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_HI_NETLINK_HSS_INT(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_HI_NETLINK_HSS_INT_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_HI_NETLINK_HSS_INT_MASK)
#define RF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_HI_NETLINK_NL_LB_RING_ACK(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_HI_NETLINK_NL_LB_RING_ACK_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_HI_NETLINK_NL_LB_RING_ACK_MASK)
#define WF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_HI_NETLINK_NL_LB_RING_ACK(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_HI_NETLINK_NL_LB_RING_ACK_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_HI_NETLINK_NL_LB_RING_ACK_MASK)
#define RF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_HI_NETLINK_RING_OUT(mmr)     	RD_FIELD(mmr,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_HI_NETLINK_RING_OUT_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_HI_NETLINK_RING_OUT_MASK)
#define WF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_HI_NETLINK_RING_OUT(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_HI_NETLINK_RING_OUT_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_HI_NETLINK_RING_OUT_MASK)
#define RF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_HI_NETLINK_Q_RING_IN(mmr)    	RD_FIELD(mmr,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_HI_NETLINK_Q_RING_IN_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_HI_NETLINK_Q_RING_IN_MASK)
#define WF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_HI_NETLINK_Q_RING_IN(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_HI_NETLINK_Q_RING_IN_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_HI_NETLINK_Q_RING_IN_MASK)
#define RF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_UNUSED_127_124(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_UNUSED_127_124_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_UNUSED_127_124_MASK)
#define WF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_UNUSED_127_124(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_UNUSED_127_124_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_UNUSED_127_124_MASK)
#define RF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_LM_LCLK_TRIG1_AND_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_LM_LCLK_TRIG1_AND_0_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_LM_LCLK_TRIG1_AND_0_MASK)
#define WF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_LM_LCLK_TRIG1_AND_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_LM_LCLK_TRIG1_AND_0_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_LM_LCLK_TRIG1_AND_0_MASK)
#define RF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_LM_LCLK_TRIG1_OR_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_LM_LCLK_TRIG1_OR_0_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_LM_LCLK_TRIG1_OR_0_MASK)
#define WF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_LM_LCLK_TRIG1_OR_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_LM_LCLK_TRIG1_OR_0_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_LM_LCLK_TRIG1_OR_0_MASK)
#define RF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_LM_CCLK_TRIG1_AND_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_LM_CCLK_TRIG1_AND_0_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_LM_CCLK_TRIG1_AND_0_MASK)
#define WF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_LM_CCLK_TRIG1_AND_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_LM_CCLK_TRIG1_AND_0_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_LM_CCLK_TRIG1_AND_0_MASK)
#define RF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_LM_CCLK_TRIG1_OR_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_LM_CCLK_TRIG1_OR_0_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_LM_CCLK_TRIG1_OR_0_MASK)
#define WF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_LM_CCLK_TRIG1_OR_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_LM_CCLK_TRIG1_OR_0_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_LM_CCLK_TRIG1_OR_0_MASK)
#define RF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_LM_LCLK_PERR(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_LM_LCLK_PERR_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_LM_LCLK_PERR_MASK)
#define WF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_LM_LCLK_PERR(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_LM_LCLK_PERR_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_LM_LCLK_PERR_MASK)
#define RF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_LM_CCLK_PERR(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_LM_CCLK_PERR_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_LM_CCLK_PERR_MASK)
#define WF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_LM_CCLK_PERR(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_LM_CCLK_PERR_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_LM_CCLK_PERR_MASK)
#define RF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_PERF_CNTR_PERR_UP(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_PERF_CNTR_PERR_UP_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_PERF_CNTR_PERR_UP_MASK)
#define WF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_PERF_CNTR_PERR_UP(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_PERF_CNTR_PERR_UP_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_PERF_CNTR_PERR_UP_MASK)
#define RF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_PERF_CNTR_PERR_LO(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_PERF_CNTR_PERR_LO_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_PERF_CNTR_PERR_LO_MASK)
#define WF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_PERF_CNTR_PERR_LO(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_PERF_CNTR_PERR_LO_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_PERF_CNTR_PERR_LO_MASK)
#define RF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_CNTR_OVFLOW(mmr) 	RD_FIELD(mmr,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_CNTR_OVFLOW_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_CNTR_OVFLOW_MASK)
#define WF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_CNTR_OVFLOW(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_CNTR_OVFLOW_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_CNTR_OVFLOW_MASK)
#define RF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_RSP_BUF_UNFLOW(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_RSP_BUF_UNFLOW_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_RSP_BUF_UNFLOW_MASK)
#define WF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_RSP_BUF_UNFLOW(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_RSP_BUF_UNFLOW_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_RSP_BUF_UNFLOW_MASK)
#define RF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_RSP_BUF_OVFLOW(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_RSP_BUF_OVFLOW_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_RSP_BUF_OVFLOW_MASK)
#define WF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_RSP_BUF_OVFLOW(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_RSP_BUF_OVFLOW_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_RSP_BUF_OVFLOW_MASK)
#define RF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_RSP_SQUASH(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_RSP_SQUASH_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_RSP_SQUASH_MASK)
#define WF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_RSP_SQUASH(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_RSP_SQUASH_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_RSP_SQUASH_MASK)
#define RF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_RSP_MBE(mmr) 	RD_FIELD(mmr,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_RSP_MBE_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_RSP_MBE_MASK)
#define WF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_RSP_MBE(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_RSP_MBE_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_RSP_MBE_MASK)
#define RF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_RSP_SBE(mmr) 	RD_FIELD(mmr,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_RSP_SBE_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_RSP_SBE_MASK)
#define WF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_RSP_SBE(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_RSP_SBE_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_RSP_SBE_MASK)
#define RF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_RSP_BAD_CRC(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_RSP_BAD_CRC_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_RSP_BAD_CRC_MASK)
#define WF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_RSP_BAD_CRC(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_RSP_BAD_CRC_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_RSP_BAD_CRC_MASK)
#define RF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_RSP_BAD_BIT(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_RSP_BAD_BIT_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_RSP_BAD_BIT_MASK)
#define WF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_RSP_BAD_BIT(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_RSP_BAD_BIT_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_RSP_BAD_BIT_MASK)
#define RF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_RSP_SUPER_PKT(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_RSP_SUPER_PKT_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_RSP_SUPER_PKT_MASK)
#define WF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_RSP_SUPER_PKT(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_RSP_SUPER_PKT_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_RSP_SUPER_PKT_MASK)
#define RF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_RSP_MALFORMED(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_RSP_MALFORMED_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_RSP_MALFORMED_MASK)
#define WF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_RSP_MALFORMED(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_RSP_MALFORMED_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_RSP_MALFORMED_MASK)
#define RF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_RSP_BAD_VC(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_RSP_BAD_VC_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_RSP_BAD_VC_MASK)
#define WF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_RSP_BAD_VC(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_RSP_BAD_VC_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_RSP_BAD_VC_MASK)
#define RF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_RSP_BAD_TGTID(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_RSP_BAD_TGTID_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_RSP_BAD_TGTID_MASK)
#define WF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_RSP_BAD_TGTID(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_RSP_BAD_TGTID_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_RSP_BAD_TGTID_MASK)
#define RF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_RSP_BAD_TGT(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_RSP_BAD_TGT_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_RSP_BAD_TGT_MASK)
#define WF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_RSP_BAD_TGT(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_RSP_BAD_TGT_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_RSP_BAD_TGT_MASK)
#define RF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_REQ_BUF_UNFLOW(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_REQ_BUF_UNFLOW_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_REQ_BUF_UNFLOW_MASK)
#define WF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_REQ_BUF_UNFLOW(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_REQ_BUF_UNFLOW_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_REQ_BUF_UNFLOW_MASK)
#define RF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_REQ_BUF_OVFLOW(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_REQ_BUF_OVFLOW_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_REQ_BUF_OVFLOW_MASK)
#define WF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_REQ_BUF_OVFLOW(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_REQ_BUF_OVFLOW_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_REQ_BUF_OVFLOW_MASK)
#define RF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_REQ_SQUASH(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_REQ_SQUASH_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_REQ_SQUASH_MASK)
#define WF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_REQ_SQUASH(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_REQ_SQUASH_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_REQ_SQUASH_MASK)
#define RF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_REQ_MBE(mmr) 	RD_FIELD(mmr,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_REQ_MBE_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_REQ_MBE_MASK)
#define WF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_REQ_MBE(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_REQ_MBE_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_REQ_MBE_MASK)
#define RF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_REQ_SBE(mmr) 	RD_FIELD(mmr,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_REQ_SBE_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_REQ_SBE_MASK)
#define WF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_REQ_SBE(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_REQ_SBE_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_REQ_SBE_MASK)
#define RF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_REQ_BAD_CRC(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_REQ_BAD_CRC_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_REQ_BAD_CRC_MASK)
#define WF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_REQ_BAD_CRC(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_REQ_BAD_CRC_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_REQ_BAD_CRC_MASK)
#define RF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_REQ_BAD_BIT(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_REQ_BAD_BIT_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_REQ_BAD_BIT_MASK)
#define WF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_REQ_BAD_BIT(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_REQ_BAD_BIT_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_REQ_BAD_BIT_MASK)
#define RF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_REQ_SUPER_PKT(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_REQ_SUPER_PKT_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_REQ_SUPER_PKT_MASK)
#define WF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_REQ_SUPER_PKT(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_REQ_SUPER_PKT_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_REQ_SUPER_PKT_MASK)
#define RF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_REQ_MALFORMED(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_REQ_MALFORMED_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_REQ_MALFORMED_MASK)
#define WF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_REQ_MALFORMED(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_REQ_MALFORMED_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_REQ_MALFORMED_MASK)
#define RF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_REQ_BAD_VC(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_REQ_BAD_VC_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_REQ_BAD_VC_MASK)
#define WF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_REQ_BAD_VC(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_REQ_BAD_VC_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_REQ_BAD_VC_MASK)
#define RF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_REQ_BAD_TGTID(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_REQ_BAD_TGTID_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_REQ_BAD_TGTID_MASK)
#define WF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_REQ_BAD_TGTID(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_REQ_BAD_TGTID_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_REQ_BAD_TGTID_MASK)
#define RF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_REQ_BAD_TGT(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_REQ_BAD_TGT_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_REQ_BAD_TGT_MASK)
#define WF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_REQ_BAD_TGT(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_REQ_BAD_TGT_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_P2F_REQ_BAD_TGT_MASK)
#define RF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_F2P_RSP_BUF_UNFLOW(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_F2P_RSP_BUF_UNFLOW_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_F2P_RSP_BUF_UNFLOW_MASK)
#define WF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_F2P_RSP_BUF_UNFLOW(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_F2P_RSP_BUF_UNFLOW_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_F2P_RSP_BUF_UNFLOW_MASK)
#define RF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_F2P_RSP_BUF_OVFLOW(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_F2P_RSP_BUF_OVFLOW_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_F2P_RSP_BUF_OVFLOW_MASK)
#define WF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_F2P_RSP_BUF_OVFLOW(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_F2P_RSP_BUF_OVFLOW_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_F2P_RSP_BUF_OVFLOW_MASK)
#define RF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_F2P_RSP_BAD_TAIL(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_F2P_RSP_BAD_TAIL_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_F2P_RSP_BAD_TAIL_MASK)
#define WF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_F2P_RSP_BAD_TAIL(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_F2P_RSP_BAD_TAIL_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_F2P_RSP_BAD_TAIL_MASK)
#define RF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_F2P_RSP_BAD_BIT(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_F2P_RSP_BAD_BIT_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_F2P_RSP_BAD_BIT_MASK)
#define WF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_F2P_RSP_BAD_BIT(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_F2P_RSP_BAD_BIT_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_F2P_RSP_BAD_BIT_MASK)
#define RF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_F2P_RSP_SUPER_PKT(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_F2P_RSP_SUPER_PKT_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_F2P_RSP_SUPER_PKT_MASK)
#define WF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_F2P_RSP_SUPER_PKT(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_F2P_RSP_SUPER_PKT_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_F2P_RSP_SUPER_PKT_MASK)
#define RF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_F2P_RSP_PE(mmr)  	RD_FIELD(mmr,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_F2P_RSP_PE_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_F2P_RSP_PE_MASK)
#define WF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_F2P_RSP_PE(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_F2P_RSP_PE_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_F2P_RSP_PE_MASK)
#define RF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_F2P_RSP_MBE(mmr) 	RD_FIELD(mmr,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_F2P_RSP_MBE_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_F2P_RSP_MBE_MASK)
#define WF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_F2P_RSP_MBE(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_F2P_RSP_MBE_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_F2P_RSP_MBE_MASK)
#define RF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_F2P_RSP_SBE(mmr) 	RD_FIELD(mmr,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_F2P_RSP_SBE_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_F2P_RSP_SBE_MASK)
#define WF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_F2P_RSP_SBE(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_F2P_RSP_SBE_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_F2P_RSP_SBE_MASK)
#define RF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_F2P_REQ_BUF_UNFLOW(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_F2P_REQ_BUF_UNFLOW_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_F2P_REQ_BUF_UNFLOW_MASK)
#define WF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_F2P_REQ_BUF_UNFLOW(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_F2P_REQ_BUF_UNFLOW_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_F2P_REQ_BUF_UNFLOW_MASK)
#define RF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_F2P_REQ_BUF_OVFLOW(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_F2P_REQ_BUF_OVFLOW_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_F2P_REQ_BUF_OVFLOW_MASK)
#define WF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_F2P_REQ_BUF_OVFLOW(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_F2P_REQ_BUF_OVFLOW_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_F2P_REQ_BUF_OVFLOW_MASK)
#define RF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_F2P_REQ_BAD_TAIL(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_F2P_REQ_BAD_TAIL_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_F2P_REQ_BAD_TAIL_MASK)
#define WF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_F2P_REQ_BAD_TAIL(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_F2P_REQ_BAD_TAIL_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_F2P_REQ_BAD_TAIL_MASK)
#define RF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_F2P_REQ_BAD_BIT(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_F2P_REQ_BAD_BIT_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_F2P_REQ_BAD_BIT_MASK)
#define WF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_F2P_REQ_BAD_BIT(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_F2P_REQ_BAD_BIT_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_F2P_REQ_BAD_BIT_MASK)
#define RF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_F2P_REQ_SUPER_PKT(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_F2P_REQ_SUPER_PKT_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_F2P_REQ_SUPER_PKT_MASK)
#define WF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_F2P_REQ_SUPER_PKT(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_F2P_REQ_SUPER_PKT_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_F2P_REQ_SUPER_PKT_MASK)
#define RF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_F2P_REQ_PE(mmr)  	RD_FIELD(mmr,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_F2P_REQ_PE_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_F2P_REQ_PE_MASK)
#define WF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_F2P_REQ_PE(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_F2P_REQ_PE_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_F2P_REQ_PE_MASK)
#define RF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_F2P_REQ_MBE(mmr) 	RD_FIELD(mmr,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_F2P_REQ_MBE_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_F2P_REQ_MBE_MASK)
#define WF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_F2P_REQ_MBE(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_F2P_REQ_MBE_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_F2P_REQ_MBE_MASK)
#define RF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_F2P_REQ_SBE(mmr) 	RD_FIELD(mmr,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_F2P_REQ_SBE_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_F2P_REQ_SBE_MASK)
#define WF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_F2P_REQ_SBE(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_F2P_REQ_SBE_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_F2P_REQ_SBE_MASK)
#define RF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_NIC_RSP_WEDGED(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_NIC_RSP_WEDGED_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_NIC_RSP_WEDGED_MASK)
#define WF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_NIC_RSP_WEDGED(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_NIC_RSP_WEDGED_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_NIC_RSP_WEDGED_MASK)
#define RF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_NIC_RSP_BUF_UNFLOW(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_NIC_RSP_BUF_UNFLOW_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_NIC_RSP_BUF_UNFLOW_MASK)
#define WF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_NIC_RSP_BUF_UNFLOW(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_NIC_RSP_BUF_UNFLOW_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_NIC_RSP_BUF_UNFLOW_MASK)
#define RF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_NIC_RSP_BUF_OVFLOW(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_NIC_RSP_BUF_OVFLOW_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_NIC_RSP_BUF_OVFLOW_MASK)
#define WF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_NIC_RSP_BUF_OVFLOW(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_NIC_RSP_BUF_OVFLOW_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_NIC_RSP_BUF_OVFLOW_MASK)
#define RF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_NIC_RSP_SUPER_PKT(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_NIC_RSP_SUPER_PKT_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_NIC_RSP_SUPER_PKT_MASK)
#define WF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_NIC_RSP_SUPER_PKT(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_NIC_RSP_SUPER_PKT_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_NIC_RSP_SUPER_PKT_MASK)
#define RF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_NIC_RSP_BUBBLE(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_NIC_RSP_BUBBLE_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_NIC_RSP_BUBBLE_MASK)
#define WF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_NIC_RSP_BUBBLE(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_NIC_RSP_BUBBLE_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_NIC_RSP_BUBBLE_MASK)
#define RF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_NIC_REQ_WEDGED(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_NIC_REQ_WEDGED_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_NIC_REQ_WEDGED_MASK)
#define WF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_NIC_REQ_WEDGED(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_NIC_REQ_WEDGED_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_NIC_REQ_WEDGED_MASK)
#define RF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_NIC_REQ_BUF_UNFLOW(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_NIC_REQ_BUF_UNFLOW_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_NIC_REQ_BUF_UNFLOW_MASK)
#define WF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_NIC_REQ_BUF_UNFLOW(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_NIC_REQ_BUF_UNFLOW_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_NIC_REQ_BUF_UNFLOW_MASK)
#define RF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_NIC_REQ_BUF_OVFLOW(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_NIC_REQ_BUF_OVFLOW_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_NIC_REQ_BUF_OVFLOW_MASK)
#define WF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_NIC_REQ_BUF_OVFLOW(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_NIC_REQ_BUF_OVFLOW_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_NIC_REQ_BUF_OVFLOW_MASK)
#define RF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_NIC_REQ_SUPER_PKT(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_NIC_REQ_SUPER_PKT_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_NIC_REQ_SUPER_PKT_MASK)
#define WF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_NIC_REQ_SUPER_PKT(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_NIC_REQ_SUPER_PKT_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_NIC_REQ_SUPER_PKT_MASK)
#define RF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_NIC_REQ_BUBBLE(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_NIC_REQ_BUBBLE_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_NIC_REQ_BUBBLE_MASK)
#define WF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_NIC_REQ_BUBBLE(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_NIC_REQ_BUBBLE_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_NIC_REQ_BUBBLE_MASK)
#define RF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_DIAG_ONLY(mmr)   	RD_FIELD(mmr,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_DIAG_ONLY_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_DIAG_ONLY_MASK)
#define WF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_DIAG_ONLY(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_DIAG_ONLY_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_MID_NETLINK_DIAG_ONLY_MASK)
#define RF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_UNUSED_63_60(mmr) 	RD_FIELD(mmr,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_UNUSED_63_60_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_UNUSED_63_60_MASK)
#define WF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_UNUSED_63_60(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_UNUSED_63_60_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_UNUSED_63_60_MASK)
#define RF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_LM_LCLK_TRIG1_AND_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_LM_LCLK_TRIG1_AND_0_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_LM_LCLK_TRIG1_AND_0_MASK)
#define WF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_LM_LCLK_TRIG1_AND_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_LM_LCLK_TRIG1_AND_0_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_LM_LCLK_TRIG1_AND_0_MASK)
#define RF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_LM_LCLK_TRIG1_OR_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_LM_LCLK_TRIG1_OR_0_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_LM_LCLK_TRIG1_OR_0_MASK)
#define WF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_LM_LCLK_TRIG1_OR_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_LM_LCLK_TRIG1_OR_0_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_LM_LCLK_TRIG1_OR_0_MASK)
#define RF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_LM_CCLK_TRIG1_AND_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_LM_CCLK_TRIG1_AND_0_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_LM_CCLK_TRIG1_AND_0_MASK)
#define WF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_LM_CCLK_TRIG1_AND_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_LM_CCLK_TRIG1_AND_0_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_LM_CCLK_TRIG1_AND_0_MASK)
#define RF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_LM_CCLK_TRIG1_OR_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_LM_CCLK_TRIG1_OR_0_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_LM_CCLK_TRIG1_OR_0_MASK)
#define WF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_LM_CCLK_TRIG1_OR_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_LM_CCLK_TRIG1_OR_0_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_LM_CCLK_TRIG1_OR_0_MASK)
#define RF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_LM_LCLK_PERR(mmr) 	RD_FIELD(mmr,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_LM_LCLK_PERR_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_LM_LCLK_PERR_MASK)
#define WF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_LM_LCLK_PERR(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_LM_LCLK_PERR_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_LM_LCLK_PERR_MASK)
#define RF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_LM_CCLK_PERR(mmr) 	RD_FIELD(mmr,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_LM_CCLK_PERR_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_LM_CCLK_PERR_MASK)
#define WF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_LM_CCLK_PERR(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_LM_CCLK_PERR_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_LM_CCLK_PERR_MASK)
#define RF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_PERF_CNTR_PERR_UP(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_PERF_CNTR_PERR_UP_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_PERF_CNTR_PERR_UP_MASK)
#define WF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_PERF_CNTR_PERR_UP(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_PERF_CNTR_PERR_UP_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_PERF_CNTR_PERR_UP_MASK)
#define RF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_PERF_CNTR_PERR_LO(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_PERF_CNTR_PERR_LO_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_PERF_CNTR_PERR_LO_MASK)
#define WF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_PERF_CNTR_PERR_LO(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_PERF_CNTR_PERR_LO_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_PERF_CNTR_PERR_LO_MASK)
#define RF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_CNTR_OVFLOW(mmr)  	RD_FIELD(mmr,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_CNTR_OVFLOW_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_CNTR_OVFLOW_MASK)
#define WF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_CNTR_OVFLOW(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_CNTR_OVFLOW_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_CNTR_OVFLOW_MASK)
#define RF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_RSP_BUF_UNFLOW(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_RSP_BUF_UNFLOW_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_RSP_BUF_UNFLOW_MASK)
#define WF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_RSP_BUF_UNFLOW(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_RSP_BUF_UNFLOW_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_RSP_BUF_UNFLOW_MASK)
#define RF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_RSP_BUF_OVFLOW(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_RSP_BUF_OVFLOW_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_RSP_BUF_OVFLOW_MASK)
#define WF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_RSP_BUF_OVFLOW(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_RSP_BUF_OVFLOW_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_RSP_BUF_OVFLOW_MASK)
#define RF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_RSP_SQUASH(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_RSP_SQUASH_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_RSP_SQUASH_MASK)
#define WF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_RSP_SQUASH(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_RSP_SQUASH_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_RSP_SQUASH_MASK)
#define RF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_RSP_MBE(mmr)  	RD_FIELD(mmr,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_RSP_MBE_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_RSP_MBE_MASK)
#define WF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_RSP_MBE(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_RSP_MBE_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_RSP_MBE_MASK)
#define RF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_RSP_SBE(mmr)  	RD_FIELD(mmr,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_RSP_SBE_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_RSP_SBE_MASK)
#define WF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_RSP_SBE(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_RSP_SBE_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_RSP_SBE_MASK)
#define RF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_RSP_BAD_CRC(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_RSP_BAD_CRC_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_RSP_BAD_CRC_MASK)
#define WF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_RSP_BAD_CRC(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_RSP_BAD_CRC_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_RSP_BAD_CRC_MASK)
#define RF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_RSP_BAD_BIT(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_RSP_BAD_BIT_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_RSP_BAD_BIT_MASK)
#define WF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_RSP_BAD_BIT(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_RSP_BAD_BIT_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_RSP_BAD_BIT_MASK)
#define RF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_RSP_SUPER_PKT(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_RSP_SUPER_PKT_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_RSP_SUPER_PKT_MASK)
#define WF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_RSP_SUPER_PKT(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_RSP_SUPER_PKT_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_RSP_SUPER_PKT_MASK)
#define RF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_RSP_MALFORMED(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_RSP_MALFORMED_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_RSP_MALFORMED_MASK)
#define WF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_RSP_MALFORMED(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_RSP_MALFORMED_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_RSP_MALFORMED_MASK)
#define RF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_RSP_BAD_VC(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_RSP_BAD_VC_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_RSP_BAD_VC_MASK)
#define WF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_RSP_BAD_VC(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_RSP_BAD_VC_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_RSP_BAD_VC_MASK)
#define RF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_RSP_BAD_TGTID(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_RSP_BAD_TGTID_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_RSP_BAD_TGTID_MASK)
#define WF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_RSP_BAD_TGTID(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_RSP_BAD_TGTID_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_RSP_BAD_TGTID_MASK)
#define RF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_RSP_BAD_TGT(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_RSP_BAD_TGT_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_RSP_BAD_TGT_MASK)
#define WF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_RSP_BAD_TGT(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_RSP_BAD_TGT_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_RSP_BAD_TGT_MASK)
#define RF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_REQ_BUF_UNFLOW(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_REQ_BUF_UNFLOW_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_REQ_BUF_UNFLOW_MASK)
#define WF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_REQ_BUF_UNFLOW(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_REQ_BUF_UNFLOW_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_REQ_BUF_UNFLOW_MASK)
#define RF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_REQ_BUF_OVFLOW(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_REQ_BUF_OVFLOW_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_REQ_BUF_OVFLOW_MASK)
#define WF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_REQ_BUF_OVFLOW(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_REQ_BUF_OVFLOW_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_REQ_BUF_OVFLOW_MASK)
#define RF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_REQ_SQUASH(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_REQ_SQUASH_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_REQ_SQUASH_MASK)
#define WF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_REQ_SQUASH(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_REQ_SQUASH_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_REQ_SQUASH_MASK)
#define RF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_REQ_MBE(mmr)  	RD_FIELD(mmr,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_REQ_MBE_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_REQ_MBE_MASK)
#define WF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_REQ_MBE(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_REQ_MBE_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_REQ_MBE_MASK)
#define RF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_REQ_SBE(mmr)  	RD_FIELD(mmr,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_REQ_SBE_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_REQ_SBE_MASK)
#define WF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_REQ_SBE(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_REQ_SBE_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_REQ_SBE_MASK)
#define RF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_REQ_BAD_CRC(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_REQ_BAD_CRC_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_REQ_BAD_CRC_MASK)
#define WF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_REQ_BAD_CRC(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_REQ_BAD_CRC_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_REQ_BAD_CRC_MASK)
#define RF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_REQ_BAD_BIT(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_REQ_BAD_BIT_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_REQ_BAD_BIT_MASK)
#define WF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_REQ_BAD_BIT(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_REQ_BAD_BIT_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_REQ_BAD_BIT_MASK)
#define RF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_REQ_SUPER_PKT(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_REQ_SUPER_PKT_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_REQ_SUPER_PKT_MASK)
#define WF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_REQ_SUPER_PKT(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_REQ_SUPER_PKT_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_REQ_SUPER_PKT_MASK)
#define RF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_REQ_MALFORMED(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_REQ_MALFORMED_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_REQ_MALFORMED_MASK)
#define WF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_REQ_MALFORMED(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_REQ_MALFORMED_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_REQ_MALFORMED_MASK)
#define RF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_REQ_BAD_VC(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_REQ_BAD_VC_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_REQ_BAD_VC_MASK)
#define WF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_REQ_BAD_VC(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_REQ_BAD_VC_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_REQ_BAD_VC_MASK)
#define RF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_REQ_BAD_TGTID(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_REQ_BAD_TGTID_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_REQ_BAD_TGTID_MASK)
#define WF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_REQ_BAD_TGTID(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_REQ_BAD_TGTID_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_REQ_BAD_TGTID_MASK)
#define RF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_REQ_BAD_TGT(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_REQ_BAD_TGT_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_REQ_BAD_TGT_MASK)
#define WF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_REQ_BAD_TGT(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_REQ_BAD_TGT_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_P2F_REQ_BAD_TGT_MASK)
#define RF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_F2P_RSP_BUF_UNFLOW(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_F2P_RSP_BUF_UNFLOW_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_F2P_RSP_BUF_UNFLOW_MASK)
#define WF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_F2P_RSP_BUF_UNFLOW(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_F2P_RSP_BUF_UNFLOW_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_F2P_RSP_BUF_UNFLOW_MASK)
#define RF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_F2P_RSP_BUF_OVFLOW(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_F2P_RSP_BUF_OVFLOW_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_F2P_RSP_BUF_OVFLOW_MASK)
#define WF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_F2P_RSP_BUF_OVFLOW(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_F2P_RSP_BUF_OVFLOW_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_F2P_RSP_BUF_OVFLOW_MASK)
#define RF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_F2P_RSP_BAD_TAIL(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_F2P_RSP_BAD_TAIL_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_F2P_RSP_BAD_TAIL_MASK)
#define WF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_F2P_RSP_BAD_TAIL(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_F2P_RSP_BAD_TAIL_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_F2P_RSP_BAD_TAIL_MASK)
#define RF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_F2P_RSP_BAD_BIT(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_F2P_RSP_BAD_BIT_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_F2P_RSP_BAD_BIT_MASK)
#define WF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_F2P_RSP_BAD_BIT(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_F2P_RSP_BAD_BIT_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_F2P_RSP_BAD_BIT_MASK)
#define RF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_F2P_RSP_SUPER_PKT(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_F2P_RSP_SUPER_PKT_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_F2P_RSP_SUPER_PKT_MASK)
#define WF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_F2P_RSP_SUPER_PKT(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_F2P_RSP_SUPER_PKT_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_F2P_RSP_SUPER_PKT_MASK)
#define RF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_F2P_RSP_PE(mmr)   	RD_FIELD(mmr,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_F2P_RSP_PE_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_F2P_RSP_PE_MASK)
#define WF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_F2P_RSP_PE(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_F2P_RSP_PE_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_F2P_RSP_PE_MASK)
#define RF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_F2P_RSP_MBE(mmr)  	RD_FIELD(mmr,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_F2P_RSP_MBE_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_F2P_RSP_MBE_MASK)
#define WF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_F2P_RSP_MBE(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_F2P_RSP_MBE_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_F2P_RSP_MBE_MASK)
#define RF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_F2P_RSP_SBE(mmr)  	RD_FIELD(mmr,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_F2P_RSP_SBE_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_F2P_RSP_SBE_MASK)
#define WF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_F2P_RSP_SBE(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_F2P_RSP_SBE_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_F2P_RSP_SBE_MASK)
#define RF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_F2P_REQ_BUF_UNFLOW(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_F2P_REQ_BUF_UNFLOW_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_F2P_REQ_BUF_UNFLOW_MASK)
#define WF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_F2P_REQ_BUF_UNFLOW(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_F2P_REQ_BUF_UNFLOW_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_F2P_REQ_BUF_UNFLOW_MASK)
#define RF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_F2P_REQ_BUF_OVFLOW(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_F2P_REQ_BUF_OVFLOW_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_F2P_REQ_BUF_OVFLOW_MASK)
#define WF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_F2P_REQ_BUF_OVFLOW(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_F2P_REQ_BUF_OVFLOW_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_F2P_REQ_BUF_OVFLOW_MASK)
#define RF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_F2P_REQ_BAD_TAIL(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_F2P_REQ_BAD_TAIL_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_F2P_REQ_BAD_TAIL_MASK)
#define WF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_F2P_REQ_BAD_TAIL(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_F2P_REQ_BAD_TAIL_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_F2P_REQ_BAD_TAIL_MASK)
#define RF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_F2P_REQ_BAD_BIT(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_F2P_REQ_BAD_BIT_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_F2P_REQ_BAD_BIT_MASK)
#define WF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_F2P_REQ_BAD_BIT(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_F2P_REQ_BAD_BIT_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_F2P_REQ_BAD_BIT_MASK)
#define RF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_F2P_REQ_SUPER_PKT(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_F2P_REQ_SUPER_PKT_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_F2P_REQ_SUPER_PKT_MASK)
#define WF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_F2P_REQ_SUPER_PKT(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_F2P_REQ_SUPER_PKT_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_F2P_REQ_SUPER_PKT_MASK)
#define RF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_F2P_REQ_PE(mmr)   	RD_FIELD(mmr,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_F2P_REQ_PE_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_F2P_REQ_PE_MASK)
#define WF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_F2P_REQ_PE(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_F2P_REQ_PE_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_F2P_REQ_PE_MASK)
#define RF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_F2P_REQ_MBE(mmr)  	RD_FIELD(mmr,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_F2P_REQ_MBE_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_F2P_REQ_MBE_MASK)
#define WF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_F2P_REQ_MBE(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_F2P_REQ_MBE_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_F2P_REQ_MBE_MASK)
#define RF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_F2P_REQ_SBE(mmr)  	RD_FIELD(mmr,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_F2P_REQ_SBE_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_F2P_REQ_SBE_MASK)
#define WF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_F2P_REQ_SBE(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_F2P_REQ_SBE_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_F2P_REQ_SBE_MASK)
#define RF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_NIC_RSP_WEDGED(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_NIC_RSP_WEDGED_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_NIC_RSP_WEDGED_MASK)
#define WF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_NIC_RSP_WEDGED(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_NIC_RSP_WEDGED_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_NIC_RSP_WEDGED_MASK)
#define RF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_NIC_RSP_BUF_UNFLOW(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_NIC_RSP_BUF_UNFLOW_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_NIC_RSP_BUF_UNFLOW_MASK)
#define WF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_NIC_RSP_BUF_UNFLOW(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_NIC_RSP_BUF_UNFLOW_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_NIC_RSP_BUF_UNFLOW_MASK)
#define RF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_NIC_RSP_BUF_OVFLOW(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_NIC_RSP_BUF_OVFLOW_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_NIC_RSP_BUF_OVFLOW_MASK)
#define WF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_NIC_RSP_BUF_OVFLOW(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_NIC_RSP_BUF_OVFLOW_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_NIC_RSP_BUF_OVFLOW_MASK)
#define RF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_NIC_RSP_SUPER_PKT(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_NIC_RSP_SUPER_PKT_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_NIC_RSP_SUPER_PKT_MASK)
#define WF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_NIC_RSP_SUPER_PKT(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_NIC_RSP_SUPER_PKT_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_NIC_RSP_SUPER_PKT_MASK)
#define RF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_NIC_RSP_BUBBLE(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_NIC_RSP_BUBBLE_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_NIC_RSP_BUBBLE_MASK)
#define WF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_NIC_RSP_BUBBLE(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_NIC_RSP_BUBBLE_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_NIC_RSP_BUBBLE_MASK)
#define RF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_NIC_REQ_WEDGED(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_NIC_REQ_WEDGED_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_NIC_REQ_WEDGED_MASK)
#define WF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_NIC_REQ_WEDGED(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_NIC_REQ_WEDGED_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_NIC_REQ_WEDGED_MASK)
#define RF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_NIC_REQ_BUF_UNFLOW(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_NIC_REQ_BUF_UNFLOW_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_NIC_REQ_BUF_UNFLOW_MASK)
#define WF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_NIC_REQ_BUF_UNFLOW(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_NIC_REQ_BUF_UNFLOW_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_NIC_REQ_BUF_UNFLOW_MASK)
#define RF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_NIC_REQ_BUF_OVFLOW(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_NIC_REQ_BUF_OVFLOW_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_NIC_REQ_BUF_OVFLOW_MASK)
#define WF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_NIC_REQ_BUF_OVFLOW(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_NIC_REQ_BUF_OVFLOW_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_NIC_REQ_BUF_OVFLOW_MASK)
#define RF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_NIC_REQ_SUPER_PKT(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_NIC_REQ_SUPER_PKT_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_NIC_REQ_SUPER_PKT_MASK)
#define WF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_NIC_REQ_SUPER_PKT(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_NIC_REQ_SUPER_PKT_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_NIC_REQ_SUPER_PKT_MASK)
#define RF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_NIC_REQ_BUBBLE(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_NIC_REQ_BUBBLE_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_NIC_REQ_BUBBLE_MASK)
#define WF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_NIC_REQ_BUBBLE(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_NIC_REQ_BUBBLE_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_NIC_REQ_BUBBLE_MASK)
#define RF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_DIAG_ONLY(mmr)    	RD_FIELD(mmr,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_DIAG_ONLY_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_DIAG_ONLY_MASK)
#define WF_AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_DIAG_ONLY(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_DIAG_ONLY_BP,\
									AR_NL_LCLK_MMR_BLOCK_CCLK_19_LO_NETLINK_DIAG_ONLY_MASK)
#define RF_AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_HI_NETLINK_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_HI_NETLINK_UNUSED_191_128_BP,\
									AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_HI_NETLINK_UNUSED_191_128_MASK)
#define WF_AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_HI_NETLINK_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_HI_NETLINK_UNUSED_191_128_BP,\
									AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_HI_NETLINK_UNUSED_191_128_MASK)
#define RF_AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_MID_NETLINK_BLOCK(mmr)   	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_MID_NETLINK_BLOCK_BP,\
									AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_MID_NETLINK_BLOCK_MASK)
#define WF_AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_MID_NETLINK_BLOCK(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_MID_NETLINK_BLOCK_BP,\
									AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_MID_NETLINK_BLOCK_MASK)
#define RF_AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_MID_NETLINK_UNUSED_87_82(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_MID_NETLINK_UNUSED_87_82_BP,\
									AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_MID_NETLINK_UNUSED_87_82_MASK)
#define WF_AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_MID_NETLINK_UNUSED_87_82(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_MID_NETLINK_UNUSED_87_82_BP,\
									AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_MID_NETLINK_UNUSED_87_82_MASK)
#define RF_AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_MID_NETLINK_ERROR_TYPE_1(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_MID_NETLINK_ERROR_TYPE_1_BP,\
									AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_MID_NETLINK_ERROR_TYPE_1_MASK)
#define WF_AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_MID_NETLINK_ERROR_TYPE_1(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_MID_NETLINK_ERROR_TYPE_1_BP,\
									AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_MID_NETLINK_ERROR_TYPE_1_MASK)
#define RF_AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_MID_NETLINK_ERROR_TYPE_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_MID_NETLINK_ERROR_TYPE_0_BP,\
									AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_MID_NETLINK_ERROR_TYPE_0_MASK)
#define WF_AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_MID_NETLINK_ERROR_TYPE_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_MID_NETLINK_ERROR_TYPE_0_BP,\
									AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_MID_NETLINK_ERROR_TYPE_0_MASK)
#define RF_AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_MID_NETLINK_UNUSED_79(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_MID_NETLINK_UNUSED_79_BP,\
									AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_MID_NETLINK_UNUSED_79_MASK)
#define WF_AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_MID_NETLINK_UNUSED_79(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_MID_NETLINK_UNUSED_79_BP,\
									AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_MID_NETLINK_UNUSED_79_MASK)
#define RF_AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_MID_NETLINK_Q_SYNDROME_6_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_MID_NETLINK_Q_SYNDROME_6_0_BP,\
									AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_MID_NETLINK_Q_SYNDROME_6_0_MASK)
#define WF_AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_MID_NETLINK_Q_SYNDROME_6_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_MID_NETLINK_Q_SYNDROME_6_0_BP,\
									AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_MID_NETLINK_Q_SYNDROME_6_0_MASK)
#define RF_AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_MID_NETLINK_UNUSED_71(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_MID_NETLINK_UNUSED_71_BP,\
									AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_MID_NETLINK_UNUSED_71_MASK)
#define WF_AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_MID_NETLINK_UNUSED_71(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_MID_NETLINK_UNUSED_71_BP,\
									AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_MID_NETLINK_UNUSED_71_MASK)
#define RF_AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_MID_NETLINK_LAST_PHIT_IS_EVEN(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_MID_NETLINK_LAST_PHIT_IS_EVEN_BP,\
									AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_MID_NETLINK_LAST_PHIT_IS_EVEN_MASK)
#define WF_AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_MID_NETLINK_LAST_PHIT_IS_EVEN(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_MID_NETLINK_LAST_PHIT_IS_EVEN_BP,\
									AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_MID_NETLINK_LAST_PHIT_IS_EVEN_MASK)
#define RF_AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_MID_NETLINK_VALID(mmr)   	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_MID_NETLINK_VALID_BP,\
									AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_MID_NETLINK_VALID_MASK)
#define WF_AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_MID_NETLINK_VALID(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_MID_NETLINK_VALID_BP,\
									AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_MID_NETLINK_VALID_MASK)
#define RF_AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_MID_NETLINK_GOOD(mmr)    	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_MID_NETLINK_GOOD_BP,\
									AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_MID_NETLINK_GOOD_MASK)
#define WF_AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_MID_NETLINK_GOOD(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_MID_NETLINK_GOOD_BP,\
									AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_MID_NETLINK_GOOD_MASK)
#define RF_AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_MID_NETLINK_BAD(mmr)     	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_MID_NETLINK_BAD_BP,\
									AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_MID_NETLINK_BAD_MASK)
#define WF_AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_MID_NETLINK_BAD(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_MID_NETLINK_BAD_BP,\
									AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_MID_NETLINK_BAD_MASK)
#define RF_AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_MID_NETLINK_EOP(mmr)     	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_MID_NETLINK_EOP_BP,\
									AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_MID_NETLINK_EOP_MASK)
#define WF_AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_MID_NETLINK_EOP(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_MID_NETLINK_EOP_BP,\
									AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_MID_NETLINK_EOP_MASK)
#define RF_AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_MID_NETLINK_DATA(mmr)    	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_MID_NETLINK_DATA_BP,\
									AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_MID_NETLINK_DATA_MASK)
#define WF_AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_MID_NETLINK_DATA(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_MID_NETLINK_DATA_BP,\
									AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_MID_NETLINK_DATA_MASK)
#define RF_AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_MID_NETLINK_HEAD(mmr)    	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_MID_NETLINK_HEAD_BP,\
									AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_MID_NETLINK_HEAD_MASK)
#define WF_AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_MID_NETLINK_HEAD(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_MID_NETLINK_HEAD_BP,\
									AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_MID_NETLINK_HEAD_MASK)
#define RF_AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_LO_NETLINK_Q_PHIT_CNTR_7_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_LO_NETLINK_Q_PHIT_CNTR_7_0_BP,\
									AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_LO_NETLINK_Q_PHIT_CNTR_7_0_MASK)
#define WF_AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_LO_NETLINK_Q_PHIT_CNTR_7_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_LO_NETLINK_Q_PHIT_CNTR_7_0_BP,\
									AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_LO_NETLINK_Q_PHIT_CNTR_7_0_MASK)
#define RF_AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_LO_NETLINK_ECC_6_0(mmr)  	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_LO_NETLINK_ECC_6_0_BP,\
									AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_LO_NETLINK_ECC_6_0_MASK)
#define WF_AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_LO_NETLINK_ECC_6_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_LO_NETLINK_ECC_6_0_BP,\
									AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_LO_NETLINK_ECC_6_0_MASK)
#define RF_AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_LO_NETLINK_VALID(mmr)    	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_LO_NETLINK_VALID_BP,\
									AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_LO_NETLINK_VALID_MASK)
#define WF_AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_LO_NETLINK_VALID(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_LO_NETLINK_VALID_BP,\
									AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_LO_NETLINK_VALID_MASK)
#define RF_AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_LO_NETLINK_TAIL_OR_ADDR_27(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_LO_NETLINK_TAIL_OR_ADDR_27_BP,\
									AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_LO_NETLINK_TAIL_OR_ADDR_27_MASK)
#define WF_AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_LO_NETLINK_TAIL_OR_ADDR_27(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_LO_NETLINK_TAIL_OR_ADDR_27_BP,\
									AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_LO_NETLINK_TAIL_OR_ADDR_27_MASK)
#define RF_AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_LO_NETLINK_ADDR_26_6(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_LO_NETLINK_ADDR_26_6_BP,\
									AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_LO_NETLINK_ADDR_26_6_MASK)
#define WF_AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_LO_NETLINK_ADDR_26_6(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_LO_NETLINK_ADDR_26_6_BP,\
									AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_LO_NETLINK_ADDR_26_6_MASK)
#define RF_AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_LO_NETLINK_TGTID_1_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_LO_NETLINK_TGTID_1_0_BP,\
									AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_LO_NETLINK_TGTID_1_0_MASK)
#define WF_AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_LO_NETLINK_TGTID_1_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_LO_NETLINK_TGTID_1_0_BP,\
									AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_LO_NETLINK_TGTID_1_0_MASK)
#define RF_AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_LO_NETLINK_TGT_15_0(mmr) 	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_LO_NETLINK_TGT_15_0_BP,\
									AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_LO_NETLINK_TGT_15_0_MASK)
#define WF_AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_LO_NETLINK_TGT_15_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_LO_NETLINK_TGT_15_0_BP,\
									AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_LO_NETLINK_TGT_15_0_MASK)
#define RF_AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_LO_NETLINK_TR(mmr)       	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_LO_NETLINK_TR_BP,\
									AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_LO_NETLINK_TR_MASK)
#define WF_AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_LO_NETLINK_TR(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_LO_NETLINK_TR_BP,\
									AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_LO_NETLINK_TR_MASK)
#define RF_AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_LO_NETLINK_UNUSED_6(mmr) 	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_LO_NETLINK_UNUSED_6_BP,\
									AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_LO_NETLINK_UNUSED_6_MASK)
#define WF_AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_LO_NETLINK_UNUSED_6(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_LO_NETLINK_UNUSED_6_BP,\
									AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_LO_NETLINK_UNUSED_6_MASK)
#define RF_AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_LO_NETLINK_RC_2_0(mmr)   	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_LO_NETLINK_RC_2_0_BP,\
									AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_LO_NETLINK_RC_2_0_MASK)
#define WF_AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_LO_NETLINK_RC_2_0(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_LO_NETLINK_RC_2_0_BP,\
									AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_LO_NETLINK_RC_2_0_MASK)
#define RF_AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_LO_NETLINK_VC(mmr)       	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_LO_NETLINK_VC_BP,\
									AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_LO_NETLINK_VC_MASK)
#define WF_AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_LO_NETLINK_VC(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_LO_NETLINK_VC_BP,\
									AR_NL_LCLK_REQ_TILE0TONIC_LCLK_0_LO_NETLINK_VC_MASK)
#define RF_AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_HI_NETLINK_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_HI_NETLINK_UNUSED_191_128_BP,\
									AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_HI_NETLINK_UNUSED_191_128_MASK)
#define WF_AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_HI_NETLINK_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_HI_NETLINK_UNUSED_191_128_BP,\
									AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_HI_NETLINK_UNUSED_191_128_MASK)
#define RF_AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_MID_NETLINK_BLOCK(mmr)   	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_MID_NETLINK_BLOCK_BP,\
									AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_MID_NETLINK_BLOCK_MASK)
#define WF_AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_MID_NETLINK_BLOCK(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_MID_NETLINK_BLOCK_BP,\
									AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_MID_NETLINK_BLOCK_MASK)
#define RF_AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_MID_NETLINK_UNUSED_87_82(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_MID_NETLINK_UNUSED_87_82_BP,\
									AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_MID_NETLINK_UNUSED_87_82_MASK)
#define WF_AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_MID_NETLINK_UNUSED_87_82(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_MID_NETLINK_UNUSED_87_82_BP,\
									AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_MID_NETLINK_UNUSED_87_82_MASK)
#define RF_AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_MID_NETLINK_ERROR_TYPE_1(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_MID_NETLINK_ERROR_TYPE_1_BP,\
									AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_MID_NETLINK_ERROR_TYPE_1_MASK)
#define WF_AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_MID_NETLINK_ERROR_TYPE_1(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_MID_NETLINK_ERROR_TYPE_1_BP,\
									AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_MID_NETLINK_ERROR_TYPE_1_MASK)
#define RF_AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_MID_NETLINK_ERROR_TYPE_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_MID_NETLINK_ERROR_TYPE_0_BP,\
									AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_MID_NETLINK_ERROR_TYPE_0_MASK)
#define WF_AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_MID_NETLINK_ERROR_TYPE_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_MID_NETLINK_ERROR_TYPE_0_BP,\
									AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_MID_NETLINK_ERROR_TYPE_0_MASK)
#define RF_AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_MID_NETLINK_UNUSED_79(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_MID_NETLINK_UNUSED_79_BP,\
									AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_MID_NETLINK_UNUSED_79_MASK)
#define WF_AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_MID_NETLINK_UNUSED_79(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_MID_NETLINK_UNUSED_79_BP,\
									AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_MID_NETLINK_UNUSED_79_MASK)
#define RF_AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_MID_NETLINK_Q_SYNDROME_6_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_MID_NETLINK_Q_SYNDROME_6_0_BP,\
									AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_MID_NETLINK_Q_SYNDROME_6_0_MASK)
#define WF_AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_MID_NETLINK_Q_SYNDROME_6_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_MID_NETLINK_Q_SYNDROME_6_0_BP,\
									AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_MID_NETLINK_Q_SYNDROME_6_0_MASK)
#define RF_AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_MID_NETLINK_UNUSED_71(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_MID_NETLINK_UNUSED_71_BP,\
									AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_MID_NETLINK_UNUSED_71_MASK)
#define WF_AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_MID_NETLINK_UNUSED_71(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_MID_NETLINK_UNUSED_71_BP,\
									AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_MID_NETLINK_UNUSED_71_MASK)
#define RF_AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_MID_NETLINK_LAST_PHIT_IS_EVEN(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_MID_NETLINK_LAST_PHIT_IS_EVEN_BP,\
									AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_MID_NETLINK_LAST_PHIT_IS_EVEN_MASK)
#define WF_AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_MID_NETLINK_LAST_PHIT_IS_EVEN(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_MID_NETLINK_LAST_PHIT_IS_EVEN_BP,\
									AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_MID_NETLINK_LAST_PHIT_IS_EVEN_MASK)
#define RF_AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_MID_NETLINK_VALID(mmr)   	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_MID_NETLINK_VALID_BP,\
									AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_MID_NETLINK_VALID_MASK)
#define WF_AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_MID_NETLINK_VALID(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_MID_NETLINK_VALID_BP,\
									AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_MID_NETLINK_VALID_MASK)
#define RF_AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_MID_NETLINK_GOOD(mmr)    	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_MID_NETLINK_GOOD_BP,\
									AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_MID_NETLINK_GOOD_MASK)
#define WF_AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_MID_NETLINK_GOOD(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_MID_NETLINK_GOOD_BP,\
									AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_MID_NETLINK_GOOD_MASK)
#define RF_AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_MID_NETLINK_BAD(mmr)     	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_MID_NETLINK_BAD_BP,\
									AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_MID_NETLINK_BAD_MASK)
#define WF_AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_MID_NETLINK_BAD(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_MID_NETLINK_BAD_BP,\
									AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_MID_NETLINK_BAD_MASK)
#define RF_AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_MID_NETLINK_EOP(mmr)     	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_MID_NETLINK_EOP_BP,\
									AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_MID_NETLINK_EOP_MASK)
#define WF_AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_MID_NETLINK_EOP(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_MID_NETLINK_EOP_BP,\
									AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_MID_NETLINK_EOP_MASK)
#define RF_AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_MID_NETLINK_DATA(mmr)    	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_MID_NETLINK_DATA_BP,\
									AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_MID_NETLINK_DATA_MASK)
#define WF_AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_MID_NETLINK_DATA(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_MID_NETLINK_DATA_BP,\
									AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_MID_NETLINK_DATA_MASK)
#define RF_AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_MID_NETLINK_HEAD(mmr)    	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_MID_NETLINK_HEAD_BP,\
									AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_MID_NETLINK_HEAD_MASK)
#define WF_AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_MID_NETLINK_HEAD(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_MID_NETLINK_HEAD_BP,\
									AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_MID_NETLINK_HEAD_MASK)
#define RF_AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_LO_NETLINK_Q_PHIT_CNTR_7_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_LO_NETLINK_Q_PHIT_CNTR_7_0_BP,\
									AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_LO_NETLINK_Q_PHIT_CNTR_7_0_MASK)
#define WF_AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_LO_NETLINK_Q_PHIT_CNTR_7_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_LO_NETLINK_Q_PHIT_CNTR_7_0_BP,\
									AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_LO_NETLINK_Q_PHIT_CNTR_7_0_MASK)
#define RF_AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_LO_NETLINK_ECC_6_0(mmr)  	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_LO_NETLINK_ECC_6_0_BP,\
									AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_LO_NETLINK_ECC_6_0_MASK)
#define WF_AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_LO_NETLINK_ECC_6_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_LO_NETLINK_ECC_6_0_BP,\
									AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_LO_NETLINK_ECC_6_0_MASK)
#define RF_AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_LO_NETLINK_VALID(mmr)    	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_LO_NETLINK_VALID_BP,\
									AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_LO_NETLINK_VALID_MASK)
#define WF_AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_LO_NETLINK_VALID(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_LO_NETLINK_VALID_BP,\
									AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_LO_NETLINK_VALID_MASK)
#define RF_AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_LO_NETLINK_TAIL_OR_ADDR_27(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_LO_NETLINK_TAIL_OR_ADDR_27_BP,\
									AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_LO_NETLINK_TAIL_OR_ADDR_27_MASK)
#define WF_AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_LO_NETLINK_TAIL_OR_ADDR_27(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_LO_NETLINK_TAIL_OR_ADDR_27_BP,\
									AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_LO_NETLINK_TAIL_OR_ADDR_27_MASK)
#define RF_AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_LO_NETLINK_ADDR_26_6(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_LO_NETLINK_ADDR_26_6_BP,\
									AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_LO_NETLINK_ADDR_26_6_MASK)
#define WF_AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_LO_NETLINK_ADDR_26_6(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_LO_NETLINK_ADDR_26_6_BP,\
									AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_LO_NETLINK_ADDR_26_6_MASK)
#define RF_AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_LO_NETLINK_TGTID_1_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_LO_NETLINK_TGTID_1_0_BP,\
									AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_LO_NETLINK_TGTID_1_0_MASK)
#define WF_AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_LO_NETLINK_TGTID_1_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_LO_NETLINK_TGTID_1_0_BP,\
									AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_LO_NETLINK_TGTID_1_0_MASK)
#define RF_AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_LO_NETLINK_TGT_15_0(mmr) 	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_LO_NETLINK_TGT_15_0_BP,\
									AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_LO_NETLINK_TGT_15_0_MASK)
#define WF_AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_LO_NETLINK_TGT_15_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_LO_NETLINK_TGT_15_0_BP,\
									AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_LO_NETLINK_TGT_15_0_MASK)
#define RF_AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_LO_NETLINK_TR(mmr)       	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_LO_NETLINK_TR_BP,\
									AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_LO_NETLINK_TR_MASK)
#define WF_AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_LO_NETLINK_TR(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_LO_NETLINK_TR_BP,\
									AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_LO_NETLINK_TR_MASK)
#define RF_AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_LO_NETLINK_UNUSED_6(mmr) 	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_LO_NETLINK_UNUSED_6_BP,\
									AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_LO_NETLINK_UNUSED_6_MASK)
#define WF_AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_LO_NETLINK_UNUSED_6(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_LO_NETLINK_UNUSED_6_BP,\
									AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_LO_NETLINK_UNUSED_6_MASK)
#define RF_AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_LO_NETLINK_RC_2_0(mmr)   	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_LO_NETLINK_RC_2_0_BP,\
									AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_LO_NETLINK_RC_2_0_MASK)
#define WF_AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_LO_NETLINK_RC_2_0(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_LO_NETLINK_RC_2_0_BP,\
									AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_LO_NETLINK_RC_2_0_MASK)
#define RF_AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_LO_NETLINK_VC(mmr)       	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_LO_NETLINK_VC_BP,\
									AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_LO_NETLINK_VC_MASK)
#define WF_AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_LO_NETLINK_VC(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_LO_NETLINK_VC_BP,\
									AR_NL_LCLK_REQ_TILE1TONIC_LCLK_1_LO_NETLINK_VC_MASK)
#define RF_AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_HI_NETLINK_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_HI_NETLINK_UNUSED_191_128_BP,\
									AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_HI_NETLINK_UNUSED_191_128_MASK)
#define WF_AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_HI_NETLINK_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_HI_NETLINK_UNUSED_191_128_BP,\
									AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_HI_NETLINK_UNUSED_191_128_MASK)
#define RF_AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_MID_NETLINK_BLOCK(mmr)   	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_MID_NETLINK_BLOCK_BP,\
									AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_MID_NETLINK_BLOCK_MASK)
#define WF_AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_MID_NETLINK_BLOCK(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_MID_NETLINK_BLOCK_BP,\
									AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_MID_NETLINK_BLOCK_MASK)
#define RF_AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_MID_NETLINK_UNUSED_87_82(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_MID_NETLINK_UNUSED_87_82_BP,\
									AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_MID_NETLINK_UNUSED_87_82_MASK)
#define WF_AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_MID_NETLINK_UNUSED_87_82(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_MID_NETLINK_UNUSED_87_82_BP,\
									AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_MID_NETLINK_UNUSED_87_82_MASK)
#define RF_AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_MID_NETLINK_ERROR_TYPE_1(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_MID_NETLINK_ERROR_TYPE_1_BP,\
									AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_MID_NETLINK_ERROR_TYPE_1_MASK)
#define WF_AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_MID_NETLINK_ERROR_TYPE_1(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_MID_NETLINK_ERROR_TYPE_1_BP,\
									AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_MID_NETLINK_ERROR_TYPE_1_MASK)
#define RF_AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_MID_NETLINK_ERROR_TYPE_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_MID_NETLINK_ERROR_TYPE_0_BP,\
									AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_MID_NETLINK_ERROR_TYPE_0_MASK)
#define WF_AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_MID_NETLINK_ERROR_TYPE_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_MID_NETLINK_ERROR_TYPE_0_BP,\
									AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_MID_NETLINK_ERROR_TYPE_0_MASK)
#define RF_AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_MID_NETLINK_UNUSED_79(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_MID_NETLINK_UNUSED_79_BP,\
									AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_MID_NETLINK_UNUSED_79_MASK)
#define WF_AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_MID_NETLINK_UNUSED_79(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_MID_NETLINK_UNUSED_79_BP,\
									AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_MID_NETLINK_UNUSED_79_MASK)
#define RF_AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_MID_NETLINK_Q_SYNDROME_6_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_MID_NETLINK_Q_SYNDROME_6_0_BP,\
									AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_MID_NETLINK_Q_SYNDROME_6_0_MASK)
#define WF_AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_MID_NETLINK_Q_SYNDROME_6_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_MID_NETLINK_Q_SYNDROME_6_0_BP,\
									AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_MID_NETLINK_Q_SYNDROME_6_0_MASK)
#define RF_AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_MID_NETLINK_UNUSED_71(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_MID_NETLINK_UNUSED_71_BP,\
									AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_MID_NETLINK_UNUSED_71_MASK)
#define WF_AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_MID_NETLINK_UNUSED_71(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_MID_NETLINK_UNUSED_71_BP,\
									AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_MID_NETLINK_UNUSED_71_MASK)
#define RF_AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_MID_NETLINK_LAST_PHIT_IS_EVEN(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_MID_NETLINK_LAST_PHIT_IS_EVEN_BP,\
									AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_MID_NETLINK_LAST_PHIT_IS_EVEN_MASK)
#define WF_AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_MID_NETLINK_LAST_PHIT_IS_EVEN(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_MID_NETLINK_LAST_PHIT_IS_EVEN_BP,\
									AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_MID_NETLINK_LAST_PHIT_IS_EVEN_MASK)
#define RF_AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_MID_NETLINK_VALID(mmr)   	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_MID_NETLINK_VALID_BP,\
									AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_MID_NETLINK_VALID_MASK)
#define WF_AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_MID_NETLINK_VALID(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_MID_NETLINK_VALID_BP,\
									AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_MID_NETLINK_VALID_MASK)
#define RF_AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_MID_NETLINK_GOOD(mmr)    	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_MID_NETLINK_GOOD_BP,\
									AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_MID_NETLINK_GOOD_MASK)
#define WF_AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_MID_NETLINK_GOOD(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_MID_NETLINK_GOOD_BP,\
									AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_MID_NETLINK_GOOD_MASK)
#define RF_AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_MID_NETLINK_BAD(mmr)     	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_MID_NETLINK_BAD_BP,\
									AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_MID_NETLINK_BAD_MASK)
#define WF_AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_MID_NETLINK_BAD(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_MID_NETLINK_BAD_BP,\
									AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_MID_NETLINK_BAD_MASK)
#define RF_AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_MID_NETLINK_EOP(mmr)     	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_MID_NETLINK_EOP_BP,\
									AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_MID_NETLINK_EOP_MASK)
#define WF_AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_MID_NETLINK_EOP(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_MID_NETLINK_EOP_BP,\
									AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_MID_NETLINK_EOP_MASK)
#define RF_AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_MID_NETLINK_DATA(mmr)    	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_MID_NETLINK_DATA_BP,\
									AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_MID_NETLINK_DATA_MASK)
#define WF_AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_MID_NETLINK_DATA(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_MID_NETLINK_DATA_BP,\
									AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_MID_NETLINK_DATA_MASK)
#define RF_AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_MID_NETLINK_HEAD(mmr)    	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_MID_NETLINK_HEAD_BP,\
									AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_MID_NETLINK_HEAD_MASK)
#define WF_AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_MID_NETLINK_HEAD(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_MID_NETLINK_HEAD_BP,\
									AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_MID_NETLINK_HEAD_MASK)
#define RF_AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_LO_NETLINK_Q_PHIT_CNTR_7_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_LO_NETLINK_Q_PHIT_CNTR_7_0_BP,\
									AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_LO_NETLINK_Q_PHIT_CNTR_7_0_MASK)
#define WF_AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_LO_NETLINK_Q_PHIT_CNTR_7_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_LO_NETLINK_Q_PHIT_CNTR_7_0_BP,\
									AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_LO_NETLINK_Q_PHIT_CNTR_7_0_MASK)
#define RF_AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_LO_NETLINK_ECC_6_0(mmr)  	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_LO_NETLINK_ECC_6_0_BP,\
									AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_LO_NETLINK_ECC_6_0_MASK)
#define WF_AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_LO_NETLINK_ECC_6_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_LO_NETLINK_ECC_6_0_BP,\
									AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_LO_NETLINK_ECC_6_0_MASK)
#define RF_AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_LO_NETLINK_VALID(mmr)    	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_LO_NETLINK_VALID_BP,\
									AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_LO_NETLINK_VALID_MASK)
#define WF_AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_LO_NETLINK_VALID(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_LO_NETLINK_VALID_BP,\
									AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_LO_NETLINK_VALID_MASK)
#define RF_AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_LO_NETLINK_TAIL_OR_ADDR_27(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_LO_NETLINK_TAIL_OR_ADDR_27_BP,\
									AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_LO_NETLINK_TAIL_OR_ADDR_27_MASK)
#define WF_AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_LO_NETLINK_TAIL_OR_ADDR_27(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_LO_NETLINK_TAIL_OR_ADDR_27_BP,\
									AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_LO_NETLINK_TAIL_OR_ADDR_27_MASK)
#define RF_AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_LO_NETLINK_ADDR_26_6(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_LO_NETLINK_ADDR_26_6_BP,\
									AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_LO_NETLINK_ADDR_26_6_MASK)
#define WF_AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_LO_NETLINK_ADDR_26_6(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_LO_NETLINK_ADDR_26_6_BP,\
									AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_LO_NETLINK_ADDR_26_6_MASK)
#define RF_AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_LO_NETLINK_TGTID_1_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_LO_NETLINK_TGTID_1_0_BP,\
									AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_LO_NETLINK_TGTID_1_0_MASK)
#define WF_AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_LO_NETLINK_TGTID_1_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_LO_NETLINK_TGTID_1_0_BP,\
									AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_LO_NETLINK_TGTID_1_0_MASK)
#define RF_AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_LO_NETLINK_TGT_15_0(mmr) 	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_LO_NETLINK_TGT_15_0_BP,\
									AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_LO_NETLINK_TGT_15_0_MASK)
#define WF_AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_LO_NETLINK_TGT_15_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_LO_NETLINK_TGT_15_0_BP,\
									AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_LO_NETLINK_TGT_15_0_MASK)
#define RF_AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_LO_NETLINK_TR(mmr)       	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_LO_NETLINK_TR_BP,\
									AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_LO_NETLINK_TR_MASK)
#define WF_AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_LO_NETLINK_TR(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_LO_NETLINK_TR_BP,\
									AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_LO_NETLINK_TR_MASK)
#define RF_AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_LO_NETLINK_UNUSED_6(mmr) 	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_LO_NETLINK_UNUSED_6_BP,\
									AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_LO_NETLINK_UNUSED_6_MASK)
#define WF_AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_LO_NETLINK_UNUSED_6(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_LO_NETLINK_UNUSED_6_BP,\
									AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_LO_NETLINK_UNUSED_6_MASK)
#define RF_AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_LO_NETLINK_RC_2_0(mmr)   	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_LO_NETLINK_RC_2_0_BP,\
									AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_LO_NETLINK_RC_2_0_MASK)
#define WF_AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_LO_NETLINK_RC_2_0(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_LO_NETLINK_RC_2_0_BP,\
									AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_LO_NETLINK_RC_2_0_MASK)
#define RF_AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_LO_NETLINK_VC(mmr)       	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_LO_NETLINK_VC_BP,\
									AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_LO_NETLINK_VC_MASK)
#define WF_AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_LO_NETLINK_VC(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_LO_NETLINK_VC_BP,\
									AR_NL_LCLK_REQ_TILE2TONIC_LCLK_2_LO_NETLINK_VC_MASK)
#define RF_AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_HI_NETLINK_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_HI_NETLINK_UNUSED_191_128_BP,\
									AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_HI_NETLINK_UNUSED_191_128_MASK)
#define WF_AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_HI_NETLINK_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_HI_NETLINK_UNUSED_191_128_BP,\
									AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_HI_NETLINK_UNUSED_191_128_MASK)
#define RF_AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_MID_NETLINK_BLOCK(mmr)   	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_MID_NETLINK_BLOCK_BP,\
									AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_MID_NETLINK_BLOCK_MASK)
#define WF_AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_MID_NETLINK_BLOCK(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_MID_NETLINK_BLOCK_BP,\
									AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_MID_NETLINK_BLOCK_MASK)
#define RF_AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_MID_NETLINK_UNUSED_87_82(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_MID_NETLINK_UNUSED_87_82_BP,\
									AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_MID_NETLINK_UNUSED_87_82_MASK)
#define WF_AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_MID_NETLINK_UNUSED_87_82(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_MID_NETLINK_UNUSED_87_82_BP,\
									AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_MID_NETLINK_UNUSED_87_82_MASK)
#define RF_AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_MID_NETLINK_ERROR_TYPE_1(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_MID_NETLINK_ERROR_TYPE_1_BP,\
									AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_MID_NETLINK_ERROR_TYPE_1_MASK)
#define WF_AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_MID_NETLINK_ERROR_TYPE_1(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_MID_NETLINK_ERROR_TYPE_1_BP,\
									AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_MID_NETLINK_ERROR_TYPE_1_MASK)
#define RF_AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_MID_NETLINK_ERROR_TYPE_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_MID_NETLINK_ERROR_TYPE_0_BP,\
									AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_MID_NETLINK_ERROR_TYPE_0_MASK)
#define WF_AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_MID_NETLINK_ERROR_TYPE_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_MID_NETLINK_ERROR_TYPE_0_BP,\
									AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_MID_NETLINK_ERROR_TYPE_0_MASK)
#define RF_AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_MID_NETLINK_UNUSED_79(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_MID_NETLINK_UNUSED_79_BP,\
									AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_MID_NETLINK_UNUSED_79_MASK)
#define WF_AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_MID_NETLINK_UNUSED_79(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_MID_NETLINK_UNUSED_79_BP,\
									AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_MID_NETLINK_UNUSED_79_MASK)
#define RF_AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_MID_NETLINK_Q_SYNDROME_6_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_MID_NETLINK_Q_SYNDROME_6_0_BP,\
									AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_MID_NETLINK_Q_SYNDROME_6_0_MASK)
#define WF_AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_MID_NETLINK_Q_SYNDROME_6_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_MID_NETLINK_Q_SYNDROME_6_0_BP,\
									AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_MID_NETLINK_Q_SYNDROME_6_0_MASK)
#define RF_AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_MID_NETLINK_UNUSED_71(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_MID_NETLINK_UNUSED_71_BP,\
									AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_MID_NETLINK_UNUSED_71_MASK)
#define WF_AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_MID_NETLINK_UNUSED_71(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_MID_NETLINK_UNUSED_71_BP,\
									AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_MID_NETLINK_UNUSED_71_MASK)
#define RF_AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_MID_NETLINK_LAST_PHIT_IS_EVEN(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_MID_NETLINK_LAST_PHIT_IS_EVEN_BP,\
									AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_MID_NETLINK_LAST_PHIT_IS_EVEN_MASK)
#define WF_AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_MID_NETLINK_LAST_PHIT_IS_EVEN(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_MID_NETLINK_LAST_PHIT_IS_EVEN_BP,\
									AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_MID_NETLINK_LAST_PHIT_IS_EVEN_MASK)
#define RF_AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_MID_NETLINK_VALID(mmr)   	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_MID_NETLINK_VALID_BP,\
									AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_MID_NETLINK_VALID_MASK)
#define WF_AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_MID_NETLINK_VALID(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_MID_NETLINK_VALID_BP,\
									AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_MID_NETLINK_VALID_MASK)
#define RF_AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_MID_NETLINK_GOOD(mmr)    	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_MID_NETLINK_GOOD_BP,\
									AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_MID_NETLINK_GOOD_MASK)
#define WF_AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_MID_NETLINK_GOOD(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_MID_NETLINK_GOOD_BP,\
									AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_MID_NETLINK_GOOD_MASK)
#define RF_AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_MID_NETLINK_BAD(mmr)     	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_MID_NETLINK_BAD_BP,\
									AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_MID_NETLINK_BAD_MASK)
#define WF_AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_MID_NETLINK_BAD(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_MID_NETLINK_BAD_BP,\
									AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_MID_NETLINK_BAD_MASK)
#define RF_AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_MID_NETLINK_EOP(mmr)     	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_MID_NETLINK_EOP_BP,\
									AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_MID_NETLINK_EOP_MASK)
#define WF_AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_MID_NETLINK_EOP(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_MID_NETLINK_EOP_BP,\
									AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_MID_NETLINK_EOP_MASK)
#define RF_AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_MID_NETLINK_DATA(mmr)    	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_MID_NETLINK_DATA_BP,\
									AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_MID_NETLINK_DATA_MASK)
#define WF_AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_MID_NETLINK_DATA(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_MID_NETLINK_DATA_BP,\
									AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_MID_NETLINK_DATA_MASK)
#define RF_AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_MID_NETLINK_HEAD(mmr)    	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_MID_NETLINK_HEAD_BP,\
									AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_MID_NETLINK_HEAD_MASK)
#define WF_AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_MID_NETLINK_HEAD(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_MID_NETLINK_HEAD_BP,\
									AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_MID_NETLINK_HEAD_MASK)
#define RF_AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_LO_NETLINK_Q_PHIT_CNTR_7_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_LO_NETLINK_Q_PHIT_CNTR_7_0_BP,\
									AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_LO_NETLINK_Q_PHIT_CNTR_7_0_MASK)
#define WF_AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_LO_NETLINK_Q_PHIT_CNTR_7_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_LO_NETLINK_Q_PHIT_CNTR_7_0_BP,\
									AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_LO_NETLINK_Q_PHIT_CNTR_7_0_MASK)
#define RF_AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_LO_NETLINK_ECC_6_0(mmr)  	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_LO_NETLINK_ECC_6_0_BP,\
									AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_LO_NETLINK_ECC_6_0_MASK)
#define WF_AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_LO_NETLINK_ECC_6_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_LO_NETLINK_ECC_6_0_BP,\
									AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_LO_NETLINK_ECC_6_0_MASK)
#define RF_AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_LO_NETLINK_VALID(mmr)    	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_LO_NETLINK_VALID_BP,\
									AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_LO_NETLINK_VALID_MASK)
#define WF_AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_LO_NETLINK_VALID(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_LO_NETLINK_VALID_BP,\
									AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_LO_NETLINK_VALID_MASK)
#define RF_AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_LO_NETLINK_TAIL_OR_ADDR_27(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_LO_NETLINK_TAIL_OR_ADDR_27_BP,\
									AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_LO_NETLINK_TAIL_OR_ADDR_27_MASK)
#define WF_AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_LO_NETLINK_TAIL_OR_ADDR_27(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_LO_NETLINK_TAIL_OR_ADDR_27_BP,\
									AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_LO_NETLINK_TAIL_OR_ADDR_27_MASK)
#define RF_AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_LO_NETLINK_ADDR_26_6(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_LO_NETLINK_ADDR_26_6_BP,\
									AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_LO_NETLINK_ADDR_26_6_MASK)
#define WF_AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_LO_NETLINK_ADDR_26_6(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_LO_NETLINK_ADDR_26_6_BP,\
									AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_LO_NETLINK_ADDR_26_6_MASK)
#define RF_AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_LO_NETLINK_TGTID_1_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_LO_NETLINK_TGTID_1_0_BP,\
									AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_LO_NETLINK_TGTID_1_0_MASK)
#define WF_AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_LO_NETLINK_TGTID_1_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_LO_NETLINK_TGTID_1_0_BP,\
									AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_LO_NETLINK_TGTID_1_0_MASK)
#define RF_AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_LO_NETLINK_TGT_15_0(mmr) 	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_LO_NETLINK_TGT_15_0_BP,\
									AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_LO_NETLINK_TGT_15_0_MASK)
#define WF_AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_LO_NETLINK_TGT_15_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_LO_NETLINK_TGT_15_0_BP,\
									AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_LO_NETLINK_TGT_15_0_MASK)
#define RF_AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_LO_NETLINK_TR(mmr)       	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_LO_NETLINK_TR_BP,\
									AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_LO_NETLINK_TR_MASK)
#define WF_AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_LO_NETLINK_TR(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_LO_NETLINK_TR_BP,\
									AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_LO_NETLINK_TR_MASK)
#define RF_AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_LO_NETLINK_UNUSED_6(mmr) 	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_LO_NETLINK_UNUSED_6_BP,\
									AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_LO_NETLINK_UNUSED_6_MASK)
#define WF_AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_LO_NETLINK_UNUSED_6(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_LO_NETLINK_UNUSED_6_BP,\
									AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_LO_NETLINK_UNUSED_6_MASK)
#define RF_AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_LO_NETLINK_RC_2_0(mmr)   	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_LO_NETLINK_RC_2_0_BP,\
									AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_LO_NETLINK_RC_2_0_MASK)
#define WF_AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_LO_NETLINK_RC_2_0(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_LO_NETLINK_RC_2_0_BP,\
									AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_LO_NETLINK_RC_2_0_MASK)
#define RF_AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_LO_NETLINK_VC(mmr)       	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_LO_NETLINK_VC_BP,\
									AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_LO_NETLINK_VC_MASK)
#define WF_AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_LO_NETLINK_VC(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_LO_NETLINK_VC_BP,\
									AR_NL_LCLK_REQ_TILE3TONIC_LCLK_3_LO_NETLINK_VC_MASK)
#define RF_AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_HI_NETLINK_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_HI_NETLINK_UNUSED_191_128_BP,\
									AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_HI_NETLINK_UNUSED_191_128_MASK)
#define WF_AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_HI_NETLINK_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_HI_NETLINK_UNUSED_191_128_BP,\
									AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_HI_NETLINK_UNUSED_191_128_MASK)
#define RF_AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_MID_NETLINK_BLOCK(mmr)  	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_MID_NETLINK_BLOCK_BP,\
									AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_MID_NETLINK_BLOCK_MASK)
#define WF_AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_MID_NETLINK_BLOCK(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_MID_NETLINK_BLOCK_BP,\
									AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_MID_NETLINK_BLOCK_MASK)
#define RF_AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_MID_NETLINK_UNUSED_87_82(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_MID_NETLINK_UNUSED_87_82_BP,\
									AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_MID_NETLINK_UNUSED_87_82_MASK)
#define WF_AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_MID_NETLINK_UNUSED_87_82(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_MID_NETLINK_UNUSED_87_82_BP,\
									AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_MID_NETLINK_UNUSED_87_82_MASK)
#define RF_AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_MID_NETLINK_ERROR_TYPE_1(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_MID_NETLINK_ERROR_TYPE_1_BP,\
									AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_MID_NETLINK_ERROR_TYPE_1_MASK)
#define WF_AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_MID_NETLINK_ERROR_TYPE_1(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_MID_NETLINK_ERROR_TYPE_1_BP,\
									AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_MID_NETLINK_ERROR_TYPE_1_MASK)
#define RF_AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_MID_NETLINK_ERROR_TYPE_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_MID_NETLINK_ERROR_TYPE_0_BP,\
									AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_MID_NETLINK_ERROR_TYPE_0_MASK)
#define WF_AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_MID_NETLINK_ERROR_TYPE_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_MID_NETLINK_ERROR_TYPE_0_BP,\
									AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_MID_NETLINK_ERROR_TYPE_0_MASK)
#define RF_AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_MID_NETLINK_UNUSED_79(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_MID_NETLINK_UNUSED_79_BP,\
									AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_MID_NETLINK_UNUSED_79_MASK)
#define WF_AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_MID_NETLINK_UNUSED_79(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_MID_NETLINK_UNUSED_79_BP,\
									AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_MID_NETLINK_UNUSED_79_MASK)
#define RF_AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_MID_NETLINK_Q_SYNDROME_6_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_MID_NETLINK_Q_SYNDROME_6_0_BP,\
									AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_MID_NETLINK_Q_SYNDROME_6_0_MASK)
#define WF_AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_MID_NETLINK_Q_SYNDROME_6_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_MID_NETLINK_Q_SYNDROME_6_0_BP,\
									AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_MID_NETLINK_Q_SYNDROME_6_0_MASK)
#define RF_AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_MID_NETLINK_UNUSED_71(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_MID_NETLINK_UNUSED_71_BP,\
									AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_MID_NETLINK_UNUSED_71_MASK)
#define WF_AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_MID_NETLINK_UNUSED_71(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_MID_NETLINK_UNUSED_71_BP,\
									AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_MID_NETLINK_UNUSED_71_MASK)
#define RF_AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_MID_NETLINK_LAST_PHIT_IS_EVEN(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_MID_NETLINK_LAST_PHIT_IS_EVEN_BP,\
									AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_MID_NETLINK_LAST_PHIT_IS_EVEN_MASK)
#define WF_AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_MID_NETLINK_LAST_PHIT_IS_EVEN(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_MID_NETLINK_LAST_PHIT_IS_EVEN_BP,\
									AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_MID_NETLINK_LAST_PHIT_IS_EVEN_MASK)
#define RF_AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_MID_NETLINK_VALID(mmr)  	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_MID_NETLINK_VALID_BP,\
									AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_MID_NETLINK_VALID_MASK)
#define WF_AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_MID_NETLINK_VALID(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_MID_NETLINK_VALID_BP,\
									AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_MID_NETLINK_VALID_MASK)
#define RF_AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_MID_NETLINK_GOOD(mmr)   	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_MID_NETLINK_GOOD_BP,\
									AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_MID_NETLINK_GOOD_MASK)
#define WF_AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_MID_NETLINK_GOOD(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_MID_NETLINK_GOOD_BP,\
									AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_MID_NETLINK_GOOD_MASK)
#define RF_AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_MID_NETLINK_BAD(mmr)    	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_MID_NETLINK_BAD_BP,\
									AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_MID_NETLINK_BAD_MASK)
#define WF_AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_MID_NETLINK_BAD(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_MID_NETLINK_BAD_BP,\
									AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_MID_NETLINK_BAD_MASK)
#define RF_AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_MID_NETLINK_EOP(mmr)    	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_MID_NETLINK_EOP_BP,\
									AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_MID_NETLINK_EOP_MASK)
#define WF_AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_MID_NETLINK_EOP(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_MID_NETLINK_EOP_BP,\
									AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_MID_NETLINK_EOP_MASK)
#define RF_AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_MID_NETLINK_DATA(mmr)   	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_MID_NETLINK_DATA_BP,\
									AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_MID_NETLINK_DATA_MASK)
#define WF_AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_MID_NETLINK_DATA(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_MID_NETLINK_DATA_BP,\
									AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_MID_NETLINK_DATA_MASK)
#define RF_AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_MID_NETLINK_HEAD(mmr)   	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_MID_NETLINK_HEAD_BP,\
									AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_MID_NETLINK_HEAD_MASK)
#define WF_AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_MID_NETLINK_HEAD(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_MID_NETLINK_HEAD_BP,\
									AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_MID_NETLINK_HEAD_MASK)
#define RF_AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_LO_NETLINK_Q_PHIT_CNTR_7_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_LO_NETLINK_Q_PHIT_CNTR_7_0_BP,\
									AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_LO_NETLINK_Q_PHIT_CNTR_7_0_MASK)
#define WF_AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_LO_NETLINK_Q_PHIT_CNTR_7_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_LO_NETLINK_Q_PHIT_CNTR_7_0_BP,\
									AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_LO_NETLINK_Q_PHIT_CNTR_7_0_MASK)
#define RF_AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_LO_NETLINK_ECC_6_0(mmr) 	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_LO_NETLINK_ECC_6_0_BP,\
									AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_LO_NETLINK_ECC_6_0_MASK)
#define WF_AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_LO_NETLINK_ECC_6_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_LO_NETLINK_ECC_6_0_BP,\
									AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_LO_NETLINK_ECC_6_0_MASK)
#define RF_AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_LO_NETLINK_VALID(mmr)   	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_LO_NETLINK_VALID_BP,\
									AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_LO_NETLINK_VALID_MASK)
#define WF_AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_LO_NETLINK_VALID(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_LO_NETLINK_VALID_BP,\
									AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_LO_NETLINK_VALID_MASK)
#define RF_AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_LO_NETLINK_TAIL_OR_ADDR_27(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_LO_NETLINK_TAIL_OR_ADDR_27_BP,\
									AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_LO_NETLINK_TAIL_OR_ADDR_27_MASK)
#define WF_AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_LO_NETLINK_TAIL_OR_ADDR_27(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_LO_NETLINK_TAIL_OR_ADDR_27_BP,\
									AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_LO_NETLINK_TAIL_OR_ADDR_27_MASK)
#define RF_AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_LO_NETLINK_ADDR_26_6(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_LO_NETLINK_ADDR_26_6_BP,\
									AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_LO_NETLINK_ADDR_26_6_MASK)
#define WF_AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_LO_NETLINK_ADDR_26_6(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_LO_NETLINK_ADDR_26_6_BP,\
									AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_LO_NETLINK_ADDR_26_6_MASK)
#define RF_AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_LO_NETLINK_TGTID_1_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_LO_NETLINK_TGTID_1_0_BP,\
									AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_LO_NETLINK_TGTID_1_0_MASK)
#define WF_AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_LO_NETLINK_TGTID_1_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_LO_NETLINK_TGTID_1_0_BP,\
									AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_LO_NETLINK_TGTID_1_0_MASK)
#define RF_AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_LO_NETLINK_TGT_15_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_LO_NETLINK_TGT_15_0_BP,\
									AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_LO_NETLINK_TGT_15_0_MASK)
#define WF_AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_LO_NETLINK_TGT_15_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_LO_NETLINK_TGT_15_0_BP,\
									AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_LO_NETLINK_TGT_15_0_MASK)
#define RF_AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_LO_NETLINK_TR(mmr)      	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_LO_NETLINK_TR_BP,\
									AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_LO_NETLINK_TR_MASK)
#define WF_AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_LO_NETLINK_TR(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_LO_NETLINK_TR_BP,\
									AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_LO_NETLINK_TR_MASK)
#define RF_AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_LO_NETLINK_UNUSED_6(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_LO_NETLINK_UNUSED_6_BP,\
									AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_LO_NETLINK_UNUSED_6_MASK)
#define WF_AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_LO_NETLINK_UNUSED_6(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_LO_NETLINK_UNUSED_6_BP,\
									AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_LO_NETLINK_UNUSED_6_MASK)
#define RF_AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_LO_NETLINK_RC_2_0(mmr)  	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_LO_NETLINK_RC_2_0_BP,\
									AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_LO_NETLINK_RC_2_0_MASK)
#define WF_AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_LO_NETLINK_RC_2_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_LO_NETLINK_RC_2_0_BP,\
									AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_LO_NETLINK_RC_2_0_MASK)
#define RF_AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_LO_NETLINK_VC(mmr)      	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_LO_NETLINK_VC_BP,\
									AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_LO_NETLINK_VC_MASK)
#define WF_AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_LO_NETLINK_VC(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_LO_NETLINK_VC_BP,\
									AR_NL_LCLK_REQ_TILE4TONIC_LCLK_15_LO_NETLINK_VC_MASK)
#define RF_AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_HI_NETLINK_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_HI_NETLINK_UNUSED_191_128_BP,\
									AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_HI_NETLINK_UNUSED_191_128_MASK)
#define WF_AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_HI_NETLINK_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_HI_NETLINK_UNUSED_191_128_BP,\
									AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_HI_NETLINK_UNUSED_191_128_MASK)
#define RF_AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_MID_NETLINK_BLOCK(mmr)  	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_MID_NETLINK_BLOCK_BP,\
									AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_MID_NETLINK_BLOCK_MASK)
#define WF_AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_MID_NETLINK_BLOCK(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_MID_NETLINK_BLOCK_BP,\
									AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_MID_NETLINK_BLOCK_MASK)
#define RF_AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_MID_NETLINK_UNUSED_87_82(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_MID_NETLINK_UNUSED_87_82_BP,\
									AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_MID_NETLINK_UNUSED_87_82_MASK)
#define WF_AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_MID_NETLINK_UNUSED_87_82(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_MID_NETLINK_UNUSED_87_82_BP,\
									AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_MID_NETLINK_UNUSED_87_82_MASK)
#define RF_AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_MID_NETLINK_ERROR_TYPE_1(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_MID_NETLINK_ERROR_TYPE_1_BP,\
									AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_MID_NETLINK_ERROR_TYPE_1_MASK)
#define WF_AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_MID_NETLINK_ERROR_TYPE_1(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_MID_NETLINK_ERROR_TYPE_1_BP,\
									AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_MID_NETLINK_ERROR_TYPE_1_MASK)
#define RF_AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_MID_NETLINK_ERROR_TYPE_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_MID_NETLINK_ERROR_TYPE_0_BP,\
									AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_MID_NETLINK_ERROR_TYPE_0_MASK)
#define WF_AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_MID_NETLINK_ERROR_TYPE_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_MID_NETLINK_ERROR_TYPE_0_BP,\
									AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_MID_NETLINK_ERROR_TYPE_0_MASK)
#define RF_AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_MID_NETLINK_UNUSED_79(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_MID_NETLINK_UNUSED_79_BP,\
									AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_MID_NETLINK_UNUSED_79_MASK)
#define WF_AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_MID_NETLINK_UNUSED_79(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_MID_NETLINK_UNUSED_79_BP,\
									AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_MID_NETLINK_UNUSED_79_MASK)
#define RF_AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_MID_NETLINK_Q_SYNDROME_6_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_MID_NETLINK_Q_SYNDROME_6_0_BP,\
									AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_MID_NETLINK_Q_SYNDROME_6_0_MASK)
#define WF_AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_MID_NETLINK_Q_SYNDROME_6_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_MID_NETLINK_Q_SYNDROME_6_0_BP,\
									AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_MID_NETLINK_Q_SYNDROME_6_0_MASK)
#define RF_AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_MID_NETLINK_UNUSED_71(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_MID_NETLINK_UNUSED_71_BP,\
									AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_MID_NETLINK_UNUSED_71_MASK)
#define WF_AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_MID_NETLINK_UNUSED_71(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_MID_NETLINK_UNUSED_71_BP,\
									AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_MID_NETLINK_UNUSED_71_MASK)
#define RF_AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_MID_NETLINK_LAST_PHIT_IS_EVEN(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_MID_NETLINK_LAST_PHIT_IS_EVEN_BP,\
									AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_MID_NETLINK_LAST_PHIT_IS_EVEN_MASK)
#define WF_AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_MID_NETLINK_LAST_PHIT_IS_EVEN(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_MID_NETLINK_LAST_PHIT_IS_EVEN_BP,\
									AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_MID_NETLINK_LAST_PHIT_IS_EVEN_MASK)
#define RF_AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_MID_NETLINK_VALID(mmr)  	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_MID_NETLINK_VALID_BP,\
									AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_MID_NETLINK_VALID_MASK)
#define WF_AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_MID_NETLINK_VALID(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_MID_NETLINK_VALID_BP,\
									AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_MID_NETLINK_VALID_MASK)
#define RF_AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_MID_NETLINK_GOOD(mmr)   	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_MID_NETLINK_GOOD_BP,\
									AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_MID_NETLINK_GOOD_MASK)
#define WF_AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_MID_NETLINK_GOOD(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_MID_NETLINK_GOOD_BP,\
									AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_MID_NETLINK_GOOD_MASK)
#define RF_AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_MID_NETLINK_BAD(mmr)    	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_MID_NETLINK_BAD_BP,\
									AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_MID_NETLINK_BAD_MASK)
#define WF_AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_MID_NETLINK_BAD(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_MID_NETLINK_BAD_BP,\
									AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_MID_NETLINK_BAD_MASK)
#define RF_AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_MID_NETLINK_EOP(mmr)    	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_MID_NETLINK_EOP_BP,\
									AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_MID_NETLINK_EOP_MASK)
#define WF_AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_MID_NETLINK_EOP(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_MID_NETLINK_EOP_BP,\
									AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_MID_NETLINK_EOP_MASK)
#define RF_AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_MID_NETLINK_DATA(mmr)   	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_MID_NETLINK_DATA_BP,\
									AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_MID_NETLINK_DATA_MASK)
#define WF_AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_MID_NETLINK_DATA(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_MID_NETLINK_DATA_BP,\
									AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_MID_NETLINK_DATA_MASK)
#define RF_AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_MID_NETLINK_HEAD(mmr)   	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_MID_NETLINK_HEAD_BP,\
									AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_MID_NETLINK_HEAD_MASK)
#define WF_AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_MID_NETLINK_HEAD(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_MID_NETLINK_HEAD_BP,\
									AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_MID_NETLINK_HEAD_MASK)
#define RF_AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_LO_NETLINK_Q_PHIT_CNTR_7_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_LO_NETLINK_Q_PHIT_CNTR_7_0_BP,\
									AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_LO_NETLINK_Q_PHIT_CNTR_7_0_MASK)
#define WF_AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_LO_NETLINK_Q_PHIT_CNTR_7_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_LO_NETLINK_Q_PHIT_CNTR_7_0_BP,\
									AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_LO_NETLINK_Q_PHIT_CNTR_7_0_MASK)
#define RF_AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_LO_NETLINK_ECC_6_0(mmr) 	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_LO_NETLINK_ECC_6_0_BP,\
									AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_LO_NETLINK_ECC_6_0_MASK)
#define WF_AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_LO_NETLINK_ECC_6_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_LO_NETLINK_ECC_6_0_BP,\
									AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_LO_NETLINK_ECC_6_0_MASK)
#define RF_AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_LO_NETLINK_VALID(mmr)   	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_LO_NETLINK_VALID_BP,\
									AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_LO_NETLINK_VALID_MASK)
#define WF_AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_LO_NETLINK_VALID(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_LO_NETLINK_VALID_BP,\
									AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_LO_NETLINK_VALID_MASK)
#define RF_AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_LO_NETLINK_TAIL_OR_ADDR_27(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_LO_NETLINK_TAIL_OR_ADDR_27_BP,\
									AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_LO_NETLINK_TAIL_OR_ADDR_27_MASK)
#define WF_AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_LO_NETLINK_TAIL_OR_ADDR_27(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_LO_NETLINK_TAIL_OR_ADDR_27_BP,\
									AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_LO_NETLINK_TAIL_OR_ADDR_27_MASK)
#define RF_AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_LO_NETLINK_ADDR_26_6(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_LO_NETLINK_ADDR_26_6_BP,\
									AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_LO_NETLINK_ADDR_26_6_MASK)
#define WF_AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_LO_NETLINK_ADDR_26_6(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_LO_NETLINK_ADDR_26_6_BP,\
									AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_LO_NETLINK_ADDR_26_6_MASK)
#define RF_AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_LO_NETLINK_TGTID_1_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_LO_NETLINK_TGTID_1_0_BP,\
									AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_LO_NETLINK_TGTID_1_0_MASK)
#define WF_AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_LO_NETLINK_TGTID_1_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_LO_NETLINK_TGTID_1_0_BP,\
									AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_LO_NETLINK_TGTID_1_0_MASK)
#define RF_AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_LO_NETLINK_TGT_15_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_LO_NETLINK_TGT_15_0_BP,\
									AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_LO_NETLINK_TGT_15_0_MASK)
#define WF_AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_LO_NETLINK_TGT_15_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_LO_NETLINK_TGT_15_0_BP,\
									AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_LO_NETLINK_TGT_15_0_MASK)
#define RF_AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_LO_NETLINK_TR(mmr)      	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_LO_NETLINK_TR_BP,\
									AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_LO_NETLINK_TR_MASK)
#define WF_AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_LO_NETLINK_TR(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_LO_NETLINK_TR_BP,\
									AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_LO_NETLINK_TR_MASK)
#define RF_AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_LO_NETLINK_UNUSED_6(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_LO_NETLINK_UNUSED_6_BP,\
									AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_LO_NETLINK_UNUSED_6_MASK)
#define WF_AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_LO_NETLINK_UNUSED_6(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_LO_NETLINK_UNUSED_6_BP,\
									AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_LO_NETLINK_UNUSED_6_MASK)
#define RF_AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_LO_NETLINK_RC_2_0(mmr)  	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_LO_NETLINK_RC_2_0_BP,\
									AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_LO_NETLINK_RC_2_0_MASK)
#define WF_AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_LO_NETLINK_RC_2_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_LO_NETLINK_RC_2_0_BP,\
									AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_LO_NETLINK_RC_2_0_MASK)
#define RF_AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_LO_NETLINK_VC(mmr)      	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_LO_NETLINK_VC_BP,\
									AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_LO_NETLINK_VC_MASK)
#define WF_AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_LO_NETLINK_VC(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_LO_NETLINK_VC_BP,\
									AR_NL_LCLK_REQ_TILE5TONIC_LCLK_16_LO_NETLINK_VC_MASK)
#define RF_AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_HI_NETLINK_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_HI_NETLINK_UNUSED_191_128_BP,\
									AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_HI_NETLINK_UNUSED_191_128_MASK)
#define WF_AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_HI_NETLINK_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_HI_NETLINK_UNUSED_191_128_BP,\
									AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_HI_NETLINK_UNUSED_191_128_MASK)
#define RF_AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_MID_NETLINK_BLOCK(mmr)  	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_MID_NETLINK_BLOCK_BP,\
									AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_MID_NETLINK_BLOCK_MASK)
#define WF_AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_MID_NETLINK_BLOCK(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_MID_NETLINK_BLOCK_BP,\
									AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_MID_NETLINK_BLOCK_MASK)
#define RF_AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_MID_NETLINK_UNUSED_87_82(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_MID_NETLINK_UNUSED_87_82_BP,\
									AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_MID_NETLINK_UNUSED_87_82_MASK)
#define WF_AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_MID_NETLINK_UNUSED_87_82(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_MID_NETLINK_UNUSED_87_82_BP,\
									AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_MID_NETLINK_UNUSED_87_82_MASK)
#define RF_AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_MID_NETLINK_ERROR_TYPE_1(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_MID_NETLINK_ERROR_TYPE_1_BP,\
									AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_MID_NETLINK_ERROR_TYPE_1_MASK)
#define WF_AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_MID_NETLINK_ERROR_TYPE_1(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_MID_NETLINK_ERROR_TYPE_1_BP,\
									AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_MID_NETLINK_ERROR_TYPE_1_MASK)
#define RF_AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_MID_NETLINK_ERROR_TYPE_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_MID_NETLINK_ERROR_TYPE_0_BP,\
									AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_MID_NETLINK_ERROR_TYPE_0_MASK)
#define WF_AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_MID_NETLINK_ERROR_TYPE_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_MID_NETLINK_ERROR_TYPE_0_BP,\
									AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_MID_NETLINK_ERROR_TYPE_0_MASK)
#define RF_AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_MID_NETLINK_UNUSED_79(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_MID_NETLINK_UNUSED_79_BP,\
									AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_MID_NETLINK_UNUSED_79_MASK)
#define WF_AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_MID_NETLINK_UNUSED_79(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_MID_NETLINK_UNUSED_79_BP,\
									AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_MID_NETLINK_UNUSED_79_MASK)
#define RF_AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_MID_NETLINK_Q_SYNDROME_6_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_MID_NETLINK_Q_SYNDROME_6_0_BP,\
									AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_MID_NETLINK_Q_SYNDROME_6_0_MASK)
#define WF_AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_MID_NETLINK_Q_SYNDROME_6_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_MID_NETLINK_Q_SYNDROME_6_0_BP,\
									AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_MID_NETLINK_Q_SYNDROME_6_0_MASK)
#define RF_AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_MID_NETLINK_UNUSED_71(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_MID_NETLINK_UNUSED_71_BP,\
									AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_MID_NETLINK_UNUSED_71_MASK)
#define WF_AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_MID_NETLINK_UNUSED_71(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_MID_NETLINK_UNUSED_71_BP,\
									AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_MID_NETLINK_UNUSED_71_MASK)
#define RF_AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_MID_NETLINK_LAST_PHIT_IS_EVEN(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_MID_NETLINK_LAST_PHIT_IS_EVEN_BP,\
									AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_MID_NETLINK_LAST_PHIT_IS_EVEN_MASK)
#define WF_AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_MID_NETLINK_LAST_PHIT_IS_EVEN(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_MID_NETLINK_LAST_PHIT_IS_EVEN_BP,\
									AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_MID_NETLINK_LAST_PHIT_IS_EVEN_MASK)
#define RF_AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_MID_NETLINK_VALID(mmr)  	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_MID_NETLINK_VALID_BP,\
									AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_MID_NETLINK_VALID_MASK)
#define WF_AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_MID_NETLINK_VALID(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_MID_NETLINK_VALID_BP,\
									AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_MID_NETLINK_VALID_MASK)
#define RF_AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_MID_NETLINK_GOOD(mmr)   	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_MID_NETLINK_GOOD_BP,\
									AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_MID_NETLINK_GOOD_MASK)
#define WF_AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_MID_NETLINK_GOOD(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_MID_NETLINK_GOOD_BP,\
									AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_MID_NETLINK_GOOD_MASK)
#define RF_AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_MID_NETLINK_BAD(mmr)    	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_MID_NETLINK_BAD_BP,\
									AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_MID_NETLINK_BAD_MASK)
#define WF_AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_MID_NETLINK_BAD(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_MID_NETLINK_BAD_BP,\
									AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_MID_NETLINK_BAD_MASK)
#define RF_AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_MID_NETLINK_EOP(mmr)    	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_MID_NETLINK_EOP_BP,\
									AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_MID_NETLINK_EOP_MASK)
#define WF_AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_MID_NETLINK_EOP(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_MID_NETLINK_EOP_BP,\
									AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_MID_NETLINK_EOP_MASK)
#define RF_AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_MID_NETLINK_DATA(mmr)   	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_MID_NETLINK_DATA_BP,\
									AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_MID_NETLINK_DATA_MASK)
#define WF_AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_MID_NETLINK_DATA(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_MID_NETLINK_DATA_BP,\
									AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_MID_NETLINK_DATA_MASK)
#define RF_AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_MID_NETLINK_HEAD(mmr)   	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_MID_NETLINK_HEAD_BP,\
									AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_MID_NETLINK_HEAD_MASK)
#define WF_AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_MID_NETLINK_HEAD(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_MID_NETLINK_HEAD_BP,\
									AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_MID_NETLINK_HEAD_MASK)
#define RF_AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_LO_NETLINK_Q_PHIT_CNTR_7_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_LO_NETLINK_Q_PHIT_CNTR_7_0_BP,\
									AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_LO_NETLINK_Q_PHIT_CNTR_7_0_MASK)
#define WF_AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_LO_NETLINK_Q_PHIT_CNTR_7_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_LO_NETLINK_Q_PHIT_CNTR_7_0_BP,\
									AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_LO_NETLINK_Q_PHIT_CNTR_7_0_MASK)
#define RF_AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_LO_NETLINK_ECC_6_0(mmr) 	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_LO_NETLINK_ECC_6_0_BP,\
									AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_LO_NETLINK_ECC_6_0_MASK)
#define WF_AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_LO_NETLINK_ECC_6_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_LO_NETLINK_ECC_6_0_BP,\
									AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_LO_NETLINK_ECC_6_0_MASK)
#define RF_AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_LO_NETLINK_VALID(mmr)   	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_LO_NETLINK_VALID_BP,\
									AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_LO_NETLINK_VALID_MASK)
#define WF_AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_LO_NETLINK_VALID(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_LO_NETLINK_VALID_BP,\
									AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_LO_NETLINK_VALID_MASK)
#define RF_AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_LO_NETLINK_TAIL_OR_ADDR_27(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_LO_NETLINK_TAIL_OR_ADDR_27_BP,\
									AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_LO_NETLINK_TAIL_OR_ADDR_27_MASK)
#define WF_AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_LO_NETLINK_TAIL_OR_ADDR_27(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_LO_NETLINK_TAIL_OR_ADDR_27_BP,\
									AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_LO_NETLINK_TAIL_OR_ADDR_27_MASK)
#define RF_AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_LO_NETLINK_ADDR_26_6(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_LO_NETLINK_ADDR_26_6_BP,\
									AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_LO_NETLINK_ADDR_26_6_MASK)
#define WF_AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_LO_NETLINK_ADDR_26_6(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_LO_NETLINK_ADDR_26_6_BP,\
									AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_LO_NETLINK_ADDR_26_6_MASK)
#define RF_AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_LO_NETLINK_TGTID_1_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_LO_NETLINK_TGTID_1_0_BP,\
									AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_LO_NETLINK_TGTID_1_0_MASK)
#define WF_AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_LO_NETLINK_TGTID_1_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_LO_NETLINK_TGTID_1_0_BP,\
									AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_LO_NETLINK_TGTID_1_0_MASK)
#define RF_AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_LO_NETLINK_TGT_15_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_LO_NETLINK_TGT_15_0_BP,\
									AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_LO_NETLINK_TGT_15_0_MASK)
#define WF_AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_LO_NETLINK_TGT_15_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_LO_NETLINK_TGT_15_0_BP,\
									AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_LO_NETLINK_TGT_15_0_MASK)
#define RF_AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_LO_NETLINK_TR(mmr)      	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_LO_NETLINK_TR_BP,\
									AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_LO_NETLINK_TR_MASK)
#define WF_AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_LO_NETLINK_TR(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_LO_NETLINK_TR_BP,\
									AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_LO_NETLINK_TR_MASK)
#define RF_AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_LO_NETLINK_UNUSED_6(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_LO_NETLINK_UNUSED_6_BP,\
									AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_LO_NETLINK_UNUSED_6_MASK)
#define WF_AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_LO_NETLINK_UNUSED_6(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_LO_NETLINK_UNUSED_6_BP,\
									AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_LO_NETLINK_UNUSED_6_MASK)
#define RF_AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_LO_NETLINK_RC_2_0(mmr)  	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_LO_NETLINK_RC_2_0_BP,\
									AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_LO_NETLINK_RC_2_0_MASK)
#define WF_AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_LO_NETLINK_RC_2_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_LO_NETLINK_RC_2_0_BP,\
									AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_LO_NETLINK_RC_2_0_MASK)
#define RF_AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_LO_NETLINK_VC(mmr)      	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_LO_NETLINK_VC_BP,\
									AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_LO_NETLINK_VC_MASK)
#define WF_AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_LO_NETLINK_VC(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_LO_NETLINK_VC_BP,\
									AR_NL_LCLK_REQ_TILE6TONIC_LCLK_17_LO_NETLINK_VC_MASK)
#define RF_AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_HI_NETLINK_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_HI_NETLINK_UNUSED_191_128_BP,\
									AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_HI_NETLINK_UNUSED_191_128_MASK)
#define WF_AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_HI_NETLINK_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_HI_NETLINK_UNUSED_191_128_BP,\
									AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_HI_NETLINK_UNUSED_191_128_MASK)
#define RF_AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_MID_NETLINK_BLOCK(mmr)  	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_MID_NETLINK_BLOCK_BP,\
									AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_MID_NETLINK_BLOCK_MASK)
#define WF_AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_MID_NETLINK_BLOCK(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_MID_NETLINK_BLOCK_BP,\
									AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_MID_NETLINK_BLOCK_MASK)
#define RF_AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_MID_NETLINK_UNUSED_87_82(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_MID_NETLINK_UNUSED_87_82_BP,\
									AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_MID_NETLINK_UNUSED_87_82_MASK)
#define WF_AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_MID_NETLINK_UNUSED_87_82(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_MID_NETLINK_UNUSED_87_82_BP,\
									AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_MID_NETLINK_UNUSED_87_82_MASK)
#define RF_AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_MID_NETLINK_ERROR_TYPE_1(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_MID_NETLINK_ERROR_TYPE_1_BP,\
									AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_MID_NETLINK_ERROR_TYPE_1_MASK)
#define WF_AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_MID_NETLINK_ERROR_TYPE_1(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_MID_NETLINK_ERROR_TYPE_1_BP,\
									AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_MID_NETLINK_ERROR_TYPE_1_MASK)
#define RF_AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_MID_NETLINK_ERROR_TYPE_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_MID_NETLINK_ERROR_TYPE_0_BP,\
									AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_MID_NETLINK_ERROR_TYPE_0_MASK)
#define WF_AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_MID_NETLINK_ERROR_TYPE_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_MID_NETLINK_ERROR_TYPE_0_BP,\
									AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_MID_NETLINK_ERROR_TYPE_0_MASK)
#define RF_AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_MID_NETLINK_UNUSED_79(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_MID_NETLINK_UNUSED_79_BP,\
									AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_MID_NETLINK_UNUSED_79_MASK)
#define WF_AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_MID_NETLINK_UNUSED_79(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_MID_NETLINK_UNUSED_79_BP,\
									AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_MID_NETLINK_UNUSED_79_MASK)
#define RF_AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_MID_NETLINK_Q_SYNDROME_6_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_MID_NETLINK_Q_SYNDROME_6_0_BP,\
									AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_MID_NETLINK_Q_SYNDROME_6_0_MASK)
#define WF_AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_MID_NETLINK_Q_SYNDROME_6_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_MID_NETLINK_Q_SYNDROME_6_0_BP,\
									AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_MID_NETLINK_Q_SYNDROME_6_0_MASK)
#define RF_AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_MID_NETLINK_UNUSED_71(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_MID_NETLINK_UNUSED_71_BP,\
									AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_MID_NETLINK_UNUSED_71_MASK)
#define WF_AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_MID_NETLINK_UNUSED_71(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_MID_NETLINK_UNUSED_71_BP,\
									AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_MID_NETLINK_UNUSED_71_MASK)
#define RF_AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_MID_NETLINK_LAST_PHIT_IS_EVEN(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_MID_NETLINK_LAST_PHIT_IS_EVEN_BP,\
									AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_MID_NETLINK_LAST_PHIT_IS_EVEN_MASK)
#define WF_AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_MID_NETLINK_LAST_PHIT_IS_EVEN(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_MID_NETLINK_LAST_PHIT_IS_EVEN_BP,\
									AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_MID_NETLINK_LAST_PHIT_IS_EVEN_MASK)
#define RF_AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_MID_NETLINK_VALID(mmr)  	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_MID_NETLINK_VALID_BP,\
									AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_MID_NETLINK_VALID_MASK)
#define WF_AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_MID_NETLINK_VALID(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_MID_NETLINK_VALID_BP,\
									AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_MID_NETLINK_VALID_MASK)
#define RF_AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_MID_NETLINK_GOOD(mmr)   	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_MID_NETLINK_GOOD_BP,\
									AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_MID_NETLINK_GOOD_MASK)
#define WF_AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_MID_NETLINK_GOOD(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_MID_NETLINK_GOOD_BP,\
									AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_MID_NETLINK_GOOD_MASK)
#define RF_AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_MID_NETLINK_BAD(mmr)    	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_MID_NETLINK_BAD_BP,\
									AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_MID_NETLINK_BAD_MASK)
#define WF_AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_MID_NETLINK_BAD(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_MID_NETLINK_BAD_BP,\
									AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_MID_NETLINK_BAD_MASK)
#define RF_AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_MID_NETLINK_EOP(mmr)    	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_MID_NETLINK_EOP_BP,\
									AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_MID_NETLINK_EOP_MASK)
#define WF_AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_MID_NETLINK_EOP(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_MID_NETLINK_EOP_BP,\
									AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_MID_NETLINK_EOP_MASK)
#define RF_AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_MID_NETLINK_DATA(mmr)   	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_MID_NETLINK_DATA_BP,\
									AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_MID_NETLINK_DATA_MASK)
#define WF_AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_MID_NETLINK_DATA(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_MID_NETLINK_DATA_BP,\
									AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_MID_NETLINK_DATA_MASK)
#define RF_AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_MID_NETLINK_HEAD(mmr)   	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_MID_NETLINK_HEAD_BP,\
									AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_MID_NETLINK_HEAD_MASK)
#define WF_AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_MID_NETLINK_HEAD(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_MID_NETLINK_HEAD_BP,\
									AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_MID_NETLINK_HEAD_MASK)
#define RF_AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_LO_NETLINK_Q_PHIT_CNTR_7_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_LO_NETLINK_Q_PHIT_CNTR_7_0_BP,\
									AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_LO_NETLINK_Q_PHIT_CNTR_7_0_MASK)
#define WF_AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_LO_NETLINK_Q_PHIT_CNTR_7_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_LO_NETLINK_Q_PHIT_CNTR_7_0_BP,\
									AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_LO_NETLINK_Q_PHIT_CNTR_7_0_MASK)
#define RF_AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_LO_NETLINK_ECC_6_0(mmr) 	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_LO_NETLINK_ECC_6_0_BP,\
									AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_LO_NETLINK_ECC_6_0_MASK)
#define WF_AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_LO_NETLINK_ECC_6_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_LO_NETLINK_ECC_6_0_BP,\
									AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_LO_NETLINK_ECC_6_0_MASK)
#define RF_AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_LO_NETLINK_VALID(mmr)   	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_LO_NETLINK_VALID_BP,\
									AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_LO_NETLINK_VALID_MASK)
#define WF_AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_LO_NETLINK_VALID(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_LO_NETLINK_VALID_BP,\
									AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_LO_NETLINK_VALID_MASK)
#define RF_AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_LO_NETLINK_TAIL_OR_ADDR_27(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_LO_NETLINK_TAIL_OR_ADDR_27_BP,\
									AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_LO_NETLINK_TAIL_OR_ADDR_27_MASK)
#define WF_AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_LO_NETLINK_TAIL_OR_ADDR_27(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_LO_NETLINK_TAIL_OR_ADDR_27_BP,\
									AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_LO_NETLINK_TAIL_OR_ADDR_27_MASK)
#define RF_AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_LO_NETLINK_ADDR_26_6(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_LO_NETLINK_ADDR_26_6_BP,\
									AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_LO_NETLINK_ADDR_26_6_MASK)
#define WF_AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_LO_NETLINK_ADDR_26_6(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_LO_NETLINK_ADDR_26_6_BP,\
									AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_LO_NETLINK_ADDR_26_6_MASK)
#define RF_AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_LO_NETLINK_TGTID_1_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_LO_NETLINK_TGTID_1_0_BP,\
									AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_LO_NETLINK_TGTID_1_0_MASK)
#define WF_AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_LO_NETLINK_TGTID_1_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_LO_NETLINK_TGTID_1_0_BP,\
									AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_LO_NETLINK_TGTID_1_0_MASK)
#define RF_AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_LO_NETLINK_TGT_15_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_LO_NETLINK_TGT_15_0_BP,\
									AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_LO_NETLINK_TGT_15_0_MASK)
#define WF_AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_LO_NETLINK_TGT_15_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_LO_NETLINK_TGT_15_0_BP,\
									AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_LO_NETLINK_TGT_15_0_MASK)
#define RF_AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_LO_NETLINK_TR(mmr)      	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_LO_NETLINK_TR_BP,\
									AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_LO_NETLINK_TR_MASK)
#define WF_AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_LO_NETLINK_TR(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_LO_NETLINK_TR_BP,\
									AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_LO_NETLINK_TR_MASK)
#define RF_AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_LO_NETLINK_UNUSED_6(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_LO_NETLINK_UNUSED_6_BP,\
									AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_LO_NETLINK_UNUSED_6_MASK)
#define WF_AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_LO_NETLINK_UNUSED_6(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_LO_NETLINK_UNUSED_6_BP,\
									AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_LO_NETLINK_UNUSED_6_MASK)
#define RF_AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_LO_NETLINK_RC_2_0(mmr)  	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_LO_NETLINK_RC_2_0_BP,\
									AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_LO_NETLINK_RC_2_0_MASK)
#define WF_AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_LO_NETLINK_RC_2_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_LO_NETLINK_RC_2_0_BP,\
									AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_LO_NETLINK_RC_2_0_MASK)
#define RF_AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_LO_NETLINK_VC(mmr)      	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_LO_NETLINK_VC_BP,\
									AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_LO_NETLINK_VC_MASK)
#define WF_AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_LO_NETLINK_VC(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_LO_NETLINK_VC_BP,\
									AR_NL_LCLK_REQ_TILE7TONIC_LCLK_18_LO_NETLINK_VC_MASK)
#define RF_AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_HI_NETLINK_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_HI_NETLINK_UNUSED_191_128_BP,\
									AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_HI_NETLINK_UNUSED_191_128_MASK)
#define WF_AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_HI_NETLINK_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_HI_NETLINK_UNUSED_191_128_BP,\
									AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_HI_NETLINK_UNUSED_191_128_MASK)
#define RF_AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_MID_NETLINK_BLOCK(mmr)   	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_MID_NETLINK_BLOCK_BP,\
									AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_MID_NETLINK_BLOCK_MASK)
#define WF_AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_MID_NETLINK_BLOCK(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_MID_NETLINK_BLOCK_BP,\
									AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_MID_NETLINK_BLOCK_MASK)
#define RF_AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_MID_NETLINK_UNUSED_87_82(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_MID_NETLINK_UNUSED_87_82_BP,\
									AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_MID_NETLINK_UNUSED_87_82_MASK)
#define WF_AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_MID_NETLINK_UNUSED_87_82(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_MID_NETLINK_UNUSED_87_82_BP,\
									AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_MID_NETLINK_UNUSED_87_82_MASK)
#define RF_AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_MID_NETLINK_ERROR_TYPE_1(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_MID_NETLINK_ERROR_TYPE_1_BP,\
									AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_MID_NETLINK_ERROR_TYPE_1_MASK)
#define WF_AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_MID_NETLINK_ERROR_TYPE_1(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_MID_NETLINK_ERROR_TYPE_1_BP,\
									AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_MID_NETLINK_ERROR_TYPE_1_MASK)
#define RF_AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_MID_NETLINK_ERROR_TYPE_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_MID_NETLINK_ERROR_TYPE_0_BP,\
									AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_MID_NETLINK_ERROR_TYPE_0_MASK)
#define WF_AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_MID_NETLINK_ERROR_TYPE_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_MID_NETLINK_ERROR_TYPE_0_BP,\
									AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_MID_NETLINK_ERROR_TYPE_0_MASK)
#define RF_AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_MID_NETLINK_UNUSED_79(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_MID_NETLINK_UNUSED_79_BP,\
									AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_MID_NETLINK_UNUSED_79_MASK)
#define WF_AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_MID_NETLINK_UNUSED_79(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_MID_NETLINK_UNUSED_79_BP,\
									AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_MID_NETLINK_UNUSED_79_MASK)
#define RF_AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_MID_NETLINK_Q_SYNDROME_6_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_MID_NETLINK_Q_SYNDROME_6_0_BP,\
									AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_MID_NETLINK_Q_SYNDROME_6_0_MASK)
#define WF_AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_MID_NETLINK_Q_SYNDROME_6_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_MID_NETLINK_Q_SYNDROME_6_0_BP,\
									AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_MID_NETLINK_Q_SYNDROME_6_0_MASK)
#define RF_AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_MID_NETLINK_UNUSED_71(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_MID_NETLINK_UNUSED_71_BP,\
									AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_MID_NETLINK_UNUSED_71_MASK)
#define WF_AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_MID_NETLINK_UNUSED_71(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_MID_NETLINK_UNUSED_71_BP,\
									AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_MID_NETLINK_UNUSED_71_MASK)
#define RF_AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_MID_NETLINK_LAST_PHIT_IS_EVEN(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_MID_NETLINK_LAST_PHIT_IS_EVEN_BP,\
									AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_MID_NETLINK_LAST_PHIT_IS_EVEN_MASK)
#define WF_AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_MID_NETLINK_LAST_PHIT_IS_EVEN(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_MID_NETLINK_LAST_PHIT_IS_EVEN_BP,\
									AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_MID_NETLINK_LAST_PHIT_IS_EVEN_MASK)
#define RF_AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_MID_NETLINK_VALID(mmr)   	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_MID_NETLINK_VALID_BP,\
									AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_MID_NETLINK_VALID_MASK)
#define WF_AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_MID_NETLINK_VALID(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_MID_NETLINK_VALID_BP,\
									AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_MID_NETLINK_VALID_MASK)
#define RF_AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_MID_NETLINK_GOOD(mmr)    	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_MID_NETLINK_GOOD_BP,\
									AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_MID_NETLINK_GOOD_MASK)
#define WF_AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_MID_NETLINK_GOOD(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_MID_NETLINK_GOOD_BP,\
									AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_MID_NETLINK_GOOD_MASK)
#define RF_AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_MID_NETLINK_BAD(mmr)     	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_MID_NETLINK_BAD_BP,\
									AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_MID_NETLINK_BAD_MASK)
#define WF_AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_MID_NETLINK_BAD(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_MID_NETLINK_BAD_BP,\
									AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_MID_NETLINK_BAD_MASK)
#define RF_AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_MID_NETLINK_EOP(mmr)     	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_MID_NETLINK_EOP_BP,\
									AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_MID_NETLINK_EOP_MASK)
#define WF_AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_MID_NETLINK_EOP(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_MID_NETLINK_EOP_BP,\
									AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_MID_NETLINK_EOP_MASK)
#define RF_AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_MID_NETLINK_DATA(mmr)    	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_MID_NETLINK_DATA_BP,\
									AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_MID_NETLINK_DATA_MASK)
#define WF_AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_MID_NETLINK_DATA(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_MID_NETLINK_DATA_BP,\
									AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_MID_NETLINK_DATA_MASK)
#define RF_AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_MID_NETLINK_HEAD(mmr)    	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_MID_NETLINK_HEAD_BP,\
									AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_MID_NETLINK_HEAD_MASK)
#define WF_AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_MID_NETLINK_HEAD(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_MID_NETLINK_HEAD_BP,\
									AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_MID_NETLINK_HEAD_MASK)
#define RF_AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_LO_NETLINK_Q_PHIT_CNTR_7_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_LO_NETLINK_Q_PHIT_CNTR_7_0_BP,\
									AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_LO_NETLINK_Q_PHIT_CNTR_7_0_MASK)
#define WF_AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_LO_NETLINK_Q_PHIT_CNTR_7_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_LO_NETLINK_Q_PHIT_CNTR_7_0_BP,\
									AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_LO_NETLINK_Q_PHIT_CNTR_7_0_MASK)
#define RF_AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_LO_NETLINK_ECC_6_0(mmr)  	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_LO_NETLINK_ECC_6_0_BP,\
									AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_LO_NETLINK_ECC_6_0_MASK)
#define WF_AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_LO_NETLINK_ECC_6_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_LO_NETLINK_ECC_6_0_BP,\
									AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_LO_NETLINK_ECC_6_0_MASK)
#define RF_AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_LO_NETLINK_VALID(mmr)    	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_LO_NETLINK_VALID_BP,\
									AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_LO_NETLINK_VALID_MASK)
#define WF_AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_LO_NETLINK_VALID(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_LO_NETLINK_VALID_BP,\
									AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_LO_NETLINK_VALID_MASK)
#define RF_AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_LO_NETLINK_UNUSED_47(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_LO_NETLINK_UNUSED_47_BP,\
									AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_LO_NETLINK_UNUSED_47_MASK)
#define WF_AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_LO_NETLINK_UNUSED_47(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_LO_NETLINK_UNUSED_47_BP,\
									AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_LO_NETLINK_UNUSED_47_MASK)
#define RF_AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_LO_NETLINK_UNUSED_46_42(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_LO_NETLINK_UNUSED_46_42_BP,\
									AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_LO_NETLINK_UNUSED_46_42_MASK)
#define WF_AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_LO_NETLINK_UNUSED_46_42(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_LO_NETLINK_UNUSED_46_42_BP,\
									AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_LO_NETLINK_UNUSED_46_42_MASK)
#define RF_AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_LO_NETLINK_PKTID_11_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_LO_NETLINK_PKTID_11_0_BP,\
									AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_LO_NETLINK_PKTID_11_0_MASK)
#define WF_AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_LO_NETLINK_PKTID_11_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_LO_NETLINK_PKTID_11_0_BP,\
									AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_LO_NETLINK_PKTID_11_0_MASK)
#define RF_AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_LO_NETLINK_E(mmr)        	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_LO_NETLINK_E_BP,\
									AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_LO_NETLINK_E_MASK)
#define WF_AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_LO_NETLINK_E(mmr,v)      	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_LO_NETLINK_E_BP,\
									AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_LO_NETLINK_E_MASK)
#define RF_AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_LO_NETLINK_RSPCMD_2_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_LO_NETLINK_RSPCMD_2_0_BP,\
									AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_LO_NETLINK_RSPCMD_2_0_MASK)
#define WF_AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_LO_NETLINK_RSPCMD_2_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_LO_NETLINK_RSPCMD_2_0_BP,\
									AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_LO_NETLINK_RSPCMD_2_0_MASK)
#define RF_AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_LO_NETLINK_TGTID_1_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_LO_NETLINK_TGTID_1_0_BP,\
									AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_LO_NETLINK_TGTID_1_0_MASK)
#define WF_AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_LO_NETLINK_TGTID_1_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_LO_NETLINK_TGTID_1_0_BP,\
									AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_LO_NETLINK_TGTID_1_0_MASK)
#define RF_AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_LO_NETLINK_TGT_15_0(mmr) 	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_LO_NETLINK_TGT_15_0_BP,\
									AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_LO_NETLINK_TGT_15_0_MASK)
#define WF_AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_LO_NETLINK_TGT_15_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_LO_NETLINK_TGT_15_0_BP,\
									AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_LO_NETLINK_TGT_15_0_MASK)
#define RF_AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_LO_NETLINK_TR(mmr)       	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_LO_NETLINK_TR_BP,\
									AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_LO_NETLINK_TR_MASK)
#define WF_AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_LO_NETLINK_TR(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_LO_NETLINK_TR_BP,\
									AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_LO_NETLINK_TR_MASK)
#define RF_AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_LO_NETLINK_UNUSED_6(mmr) 	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_LO_NETLINK_UNUSED_6_BP,\
									AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_LO_NETLINK_UNUSED_6_MASK)
#define WF_AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_LO_NETLINK_UNUSED_6(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_LO_NETLINK_UNUSED_6_BP,\
									AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_LO_NETLINK_UNUSED_6_MASK)
#define RF_AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_LO_NETLINK_RC_2_0(mmr)   	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_LO_NETLINK_RC_2_0_BP,\
									AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_LO_NETLINK_RC_2_0_MASK)
#define WF_AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_LO_NETLINK_RC_2_0(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_LO_NETLINK_RC_2_0_BP,\
									AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_LO_NETLINK_RC_2_0_MASK)
#define RF_AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_LO_NETLINK_VC(mmr)       	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_LO_NETLINK_VC_BP,\
									AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_LO_NETLINK_VC_MASK)
#define WF_AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_LO_NETLINK_VC(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_LO_NETLINK_VC_BP,\
									AR_NL_LCLK_RSP_TILE0TONIC_LCLK_4_LO_NETLINK_VC_MASK)
#define RF_AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_HI_NETLINK_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_HI_NETLINK_UNUSED_191_128_BP,\
									AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_HI_NETLINK_UNUSED_191_128_MASK)
#define WF_AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_HI_NETLINK_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_HI_NETLINK_UNUSED_191_128_BP,\
									AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_HI_NETLINK_UNUSED_191_128_MASK)
#define RF_AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_MID_NETLINK_BLOCK(mmr)   	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_MID_NETLINK_BLOCK_BP,\
									AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_MID_NETLINK_BLOCK_MASK)
#define WF_AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_MID_NETLINK_BLOCK(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_MID_NETLINK_BLOCK_BP,\
									AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_MID_NETLINK_BLOCK_MASK)
#define RF_AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_MID_NETLINK_UNUSED_87_82(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_MID_NETLINK_UNUSED_87_82_BP,\
									AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_MID_NETLINK_UNUSED_87_82_MASK)
#define WF_AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_MID_NETLINK_UNUSED_87_82(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_MID_NETLINK_UNUSED_87_82_BP,\
									AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_MID_NETLINK_UNUSED_87_82_MASK)
#define RF_AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_MID_NETLINK_ERROR_TYPE_1(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_MID_NETLINK_ERROR_TYPE_1_BP,\
									AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_MID_NETLINK_ERROR_TYPE_1_MASK)
#define WF_AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_MID_NETLINK_ERROR_TYPE_1(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_MID_NETLINK_ERROR_TYPE_1_BP,\
									AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_MID_NETLINK_ERROR_TYPE_1_MASK)
#define RF_AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_MID_NETLINK_ERROR_TYPE_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_MID_NETLINK_ERROR_TYPE_0_BP,\
									AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_MID_NETLINK_ERROR_TYPE_0_MASK)
#define WF_AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_MID_NETLINK_ERROR_TYPE_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_MID_NETLINK_ERROR_TYPE_0_BP,\
									AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_MID_NETLINK_ERROR_TYPE_0_MASK)
#define RF_AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_MID_NETLINK_UNUSED_79(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_MID_NETLINK_UNUSED_79_BP,\
									AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_MID_NETLINK_UNUSED_79_MASK)
#define WF_AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_MID_NETLINK_UNUSED_79(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_MID_NETLINK_UNUSED_79_BP,\
									AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_MID_NETLINK_UNUSED_79_MASK)
#define RF_AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_MID_NETLINK_Q_SYNDROME_6_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_MID_NETLINK_Q_SYNDROME_6_0_BP,\
									AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_MID_NETLINK_Q_SYNDROME_6_0_MASK)
#define WF_AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_MID_NETLINK_Q_SYNDROME_6_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_MID_NETLINK_Q_SYNDROME_6_0_BP,\
									AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_MID_NETLINK_Q_SYNDROME_6_0_MASK)
#define RF_AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_MID_NETLINK_UNUSED_71(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_MID_NETLINK_UNUSED_71_BP,\
									AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_MID_NETLINK_UNUSED_71_MASK)
#define WF_AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_MID_NETLINK_UNUSED_71(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_MID_NETLINK_UNUSED_71_BP,\
									AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_MID_NETLINK_UNUSED_71_MASK)
#define RF_AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_MID_NETLINK_LAST_PHIT_IS_EVEN(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_MID_NETLINK_LAST_PHIT_IS_EVEN_BP,\
									AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_MID_NETLINK_LAST_PHIT_IS_EVEN_MASK)
#define WF_AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_MID_NETLINK_LAST_PHIT_IS_EVEN(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_MID_NETLINK_LAST_PHIT_IS_EVEN_BP,\
									AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_MID_NETLINK_LAST_PHIT_IS_EVEN_MASK)
#define RF_AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_MID_NETLINK_VALID(mmr)   	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_MID_NETLINK_VALID_BP,\
									AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_MID_NETLINK_VALID_MASK)
#define WF_AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_MID_NETLINK_VALID(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_MID_NETLINK_VALID_BP,\
									AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_MID_NETLINK_VALID_MASK)
#define RF_AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_MID_NETLINK_GOOD(mmr)    	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_MID_NETLINK_GOOD_BP,\
									AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_MID_NETLINK_GOOD_MASK)
#define WF_AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_MID_NETLINK_GOOD(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_MID_NETLINK_GOOD_BP,\
									AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_MID_NETLINK_GOOD_MASK)
#define RF_AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_MID_NETLINK_BAD(mmr)     	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_MID_NETLINK_BAD_BP,\
									AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_MID_NETLINK_BAD_MASK)
#define WF_AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_MID_NETLINK_BAD(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_MID_NETLINK_BAD_BP,\
									AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_MID_NETLINK_BAD_MASK)
#define RF_AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_MID_NETLINK_EOP(mmr)     	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_MID_NETLINK_EOP_BP,\
									AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_MID_NETLINK_EOP_MASK)
#define WF_AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_MID_NETLINK_EOP(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_MID_NETLINK_EOP_BP,\
									AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_MID_NETLINK_EOP_MASK)
#define RF_AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_MID_NETLINK_DATA(mmr)    	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_MID_NETLINK_DATA_BP,\
									AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_MID_NETLINK_DATA_MASK)
#define WF_AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_MID_NETLINK_DATA(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_MID_NETLINK_DATA_BP,\
									AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_MID_NETLINK_DATA_MASK)
#define RF_AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_MID_NETLINK_HEAD(mmr)    	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_MID_NETLINK_HEAD_BP,\
									AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_MID_NETLINK_HEAD_MASK)
#define WF_AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_MID_NETLINK_HEAD(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_MID_NETLINK_HEAD_BP,\
									AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_MID_NETLINK_HEAD_MASK)
#define RF_AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_LO_NETLINK_Q_PHIT_CNTR_7_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_LO_NETLINK_Q_PHIT_CNTR_7_0_BP,\
									AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_LO_NETLINK_Q_PHIT_CNTR_7_0_MASK)
#define WF_AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_LO_NETLINK_Q_PHIT_CNTR_7_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_LO_NETLINK_Q_PHIT_CNTR_7_0_BP,\
									AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_LO_NETLINK_Q_PHIT_CNTR_7_0_MASK)
#define RF_AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_LO_NETLINK_ECC_6_0(mmr)  	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_LO_NETLINK_ECC_6_0_BP,\
									AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_LO_NETLINK_ECC_6_0_MASK)
#define WF_AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_LO_NETLINK_ECC_6_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_LO_NETLINK_ECC_6_0_BP,\
									AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_LO_NETLINK_ECC_6_0_MASK)
#define RF_AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_LO_NETLINK_VALID(mmr)    	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_LO_NETLINK_VALID_BP,\
									AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_LO_NETLINK_VALID_MASK)
#define WF_AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_LO_NETLINK_VALID(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_LO_NETLINK_VALID_BP,\
									AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_LO_NETLINK_VALID_MASK)
#define RF_AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_LO_NETLINK_UNUSED_47(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_LO_NETLINK_UNUSED_47_BP,\
									AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_LO_NETLINK_UNUSED_47_MASK)
#define WF_AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_LO_NETLINK_UNUSED_47(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_LO_NETLINK_UNUSED_47_BP,\
									AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_LO_NETLINK_UNUSED_47_MASK)
#define RF_AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_LO_NETLINK_UNUSED_46_42(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_LO_NETLINK_UNUSED_46_42_BP,\
									AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_LO_NETLINK_UNUSED_46_42_MASK)
#define WF_AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_LO_NETLINK_UNUSED_46_42(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_LO_NETLINK_UNUSED_46_42_BP,\
									AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_LO_NETLINK_UNUSED_46_42_MASK)
#define RF_AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_LO_NETLINK_PKTID_11_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_LO_NETLINK_PKTID_11_0_BP,\
									AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_LO_NETLINK_PKTID_11_0_MASK)
#define WF_AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_LO_NETLINK_PKTID_11_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_LO_NETLINK_PKTID_11_0_BP,\
									AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_LO_NETLINK_PKTID_11_0_MASK)
#define RF_AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_LO_NETLINK_E(mmr)        	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_LO_NETLINK_E_BP,\
									AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_LO_NETLINK_E_MASK)
#define WF_AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_LO_NETLINK_E(mmr,v)      	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_LO_NETLINK_E_BP,\
									AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_LO_NETLINK_E_MASK)
#define RF_AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_LO_NETLINK_RSPCMD_2_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_LO_NETLINK_RSPCMD_2_0_BP,\
									AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_LO_NETLINK_RSPCMD_2_0_MASK)
#define WF_AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_LO_NETLINK_RSPCMD_2_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_LO_NETLINK_RSPCMD_2_0_BP,\
									AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_LO_NETLINK_RSPCMD_2_0_MASK)
#define RF_AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_LO_NETLINK_TGTID_1_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_LO_NETLINK_TGTID_1_0_BP,\
									AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_LO_NETLINK_TGTID_1_0_MASK)
#define WF_AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_LO_NETLINK_TGTID_1_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_LO_NETLINK_TGTID_1_0_BP,\
									AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_LO_NETLINK_TGTID_1_0_MASK)
#define RF_AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_LO_NETLINK_TGT_15_0(mmr) 	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_LO_NETLINK_TGT_15_0_BP,\
									AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_LO_NETLINK_TGT_15_0_MASK)
#define WF_AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_LO_NETLINK_TGT_15_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_LO_NETLINK_TGT_15_0_BP,\
									AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_LO_NETLINK_TGT_15_0_MASK)
#define RF_AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_LO_NETLINK_TR(mmr)       	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_LO_NETLINK_TR_BP,\
									AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_LO_NETLINK_TR_MASK)
#define WF_AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_LO_NETLINK_TR(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_LO_NETLINK_TR_BP,\
									AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_LO_NETLINK_TR_MASK)
#define RF_AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_LO_NETLINK_UNUSED_6(mmr) 	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_LO_NETLINK_UNUSED_6_BP,\
									AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_LO_NETLINK_UNUSED_6_MASK)
#define WF_AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_LO_NETLINK_UNUSED_6(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_LO_NETLINK_UNUSED_6_BP,\
									AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_LO_NETLINK_UNUSED_6_MASK)
#define RF_AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_LO_NETLINK_RC_2_0(mmr)   	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_LO_NETLINK_RC_2_0_BP,\
									AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_LO_NETLINK_RC_2_0_MASK)
#define WF_AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_LO_NETLINK_RC_2_0(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_LO_NETLINK_RC_2_0_BP,\
									AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_LO_NETLINK_RC_2_0_MASK)
#define RF_AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_LO_NETLINK_VC(mmr)       	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_LO_NETLINK_VC_BP,\
									AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_LO_NETLINK_VC_MASK)
#define WF_AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_LO_NETLINK_VC(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_LO_NETLINK_VC_BP,\
									AR_NL_LCLK_RSP_TILE1TONIC_LCLK_5_LO_NETLINK_VC_MASK)
#define RF_AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_HI_NETLINK_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_HI_NETLINK_UNUSED_191_128_BP,\
									AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_HI_NETLINK_UNUSED_191_128_MASK)
#define WF_AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_HI_NETLINK_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_HI_NETLINK_UNUSED_191_128_BP,\
									AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_HI_NETLINK_UNUSED_191_128_MASK)
#define RF_AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_MID_NETLINK_BLOCK(mmr)   	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_MID_NETLINK_BLOCK_BP,\
									AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_MID_NETLINK_BLOCK_MASK)
#define WF_AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_MID_NETLINK_BLOCK(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_MID_NETLINK_BLOCK_BP,\
									AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_MID_NETLINK_BLOCK_MASK)
#define RF_AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_MID_NETLINK_UNUSED_87_82(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_MID_NETLINK_UNUSED_87_82_BP,\
									AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_MID_NETLINK_UNUSED_87_82_MASK)
#define WF_AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_MID_NETLINK_UNUSED_87_82(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_MID_NETLINK_UNUSED_87_82_BP,\
									AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_MID_NETLINK_UNUSED_87_82_MASK)
#define RF_AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_MID_NETLINK_ERROR_TYPE_1(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_MID_NETLINK_ERROR_TYPE_1_BP,\
									AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_MID_NETLINK_ERROR_TYPE_1_MASK)
#define WF_AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_MID_NETLINK_ERROR_TYPE_1(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_MID_NETLINK_ERROR_TYPE_1_BP,\
									AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_MID_NETLINK_ERROR_TYPE_1_MASK)
#define RF_AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_MID_NETLINK_ERROR_TYPE_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_MID_NETLINK_ERROR_TYPE_0_BP,\
									AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_MID_NETLINK_ERROR_TYPE_0_MASK)
#define WF_AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_MID_NETLINK_ERROR_TYPE_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_MID_NETLINK_ERROR_TYPE_0_BP,\
									AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_MID_NETLINK_ERROR_TYPE_0_MASK)
#define RF_AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_MID_NETLINK_UNUSED_79(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_MID_NETLINK_UNUSED_79_BP,\
									AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_MID_NETLINK_UNUSED_79_MASK)
#define WF_AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_MID_NETLINK_UNUSED_79(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_MID_NETLINK_UNUSED_79_BP,\
									AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_MID_NETLINK_UNUSED_79_MASK)
#define RF_AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_MID_NETLINK_Q_SYNDROME_6_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_MID_NETLINK_Q_SYNDROME_6_0_BP,\
									AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_MID_NETLINK_Q_SYNDROME_6_0_MASK)
#define WF_AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_MID_NETLINK_Q_SYNDROME_6_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_MID_NETLINK_Q_SYNDROME_6_0_BP,\
									AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_MID_NETLINK_Q_SYNDROME_6_0_MASK)
#define RF_AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_MID_NETLINK_UNUSED_71(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_MID_NETLINK_UNUSED_71_BP,\
									AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_MID_NETLINK_UNUSED_71_MASK)
#define WF_AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_MID_NETLINK_UNUSED_71(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_MID_NETLINK_UNUSED_71_BP,\
									AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_MID_NETLINK_UNUSED_71_MASK)
#define RF_AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_MID_NETLINK_LAST_PHIT_IS_EVEN(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_MID_NETLINK_LAST_PHIT_IS_EVEN_BP,\
									AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_MID_NETLINK_LAST_PHIT_IS_EVEN_MASK)
#define WF_AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_MID_NETLINK_LAST_PHIT_IS_EVEN(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_MID_NETLINK_LAST_PHIT_IS_EVEN_BP,\
									AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_MID_NETLINK_LAST_PHIT_IS_EVEN_MASK)
#define RF_AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_MID_NETLINK_VALID(mmr)   	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_MID_NETLINK_VALID_BP,\
									AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_MID_NETLINK_VALID_MASK)
#define WF_AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_MID_NETLINK_VALID(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_MID_NETLINK_VALID_BP,\
									AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_MID_NETLINK_VALID_MASK)
#define RF_AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_MID_NETLINK_GOOD(mmr)    	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_MID_NETLINK_GOOD_BP,\
									AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_MID_NETLINK_GOOD_MASK)
#define WF_AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_MID_NETLINK_GOOD(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_MID_NETLINK_GOOD_BP,\
									AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_MID_NETLINK_GOOD_MASK)
#define RF_AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_MID_NETLINK_BAD(mmr)     	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_MID_NETLINK_BAD_BP,\
									AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_MID_NETLINK_BAD_MASK)
#define WF_AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_MID_NETLINK_BAD(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_MID_NETLINK_BAD_BP,\
									AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_MID_NETLINK_BAD_MASK)
#define RF_AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_MID_NETLINK_EOP(mmr)     	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_MID_NETLINK_EOP_BP,\
									AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_MID_NETLINK_EOP_MASK)
#define WF_AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_MID_NETLINK_EOP(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_MID_NETLINK_EOP_BP,\
									AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_MID_NETLINK_EOP_MASK)
#define RF_AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_MID_NETLINK_DATA(mmr)    	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_MID_NETLINK_DATA_BP,\
									AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_MID_NETLINK_DATA_MASK)
#define WF_AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_MID_NETLINK_DATA(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_MID_NETLINK_DATA_BP,\
									AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_MID_NETLINK_DATA_MASK)
#define RF_AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_MID_NETLINK_HEAD(mmr)    	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_MID_NETLINK_HEAD_BP,\
									AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_MID_NETLINK_HEAD_MASK)
#define WF_AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_MID_NETLINK_HEAD(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_MID_NETLINK_HEAD_BP,\
									AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_MID_NETLINK_HEAD_MASK)
#define RF_AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_LO_NETLINK_Q_PHIT_CNTR_7_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_LO_NETLINK_Q_PHIT_CNTR_7_0_BP,\
									AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_LO_NETLINK_Q_PHIT_CNTR_7_0_MASK)
#define WF_AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_LO_NETLINK_Q_PHIT_CNTR_7_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_LO_NETLINK_Q_PHIT_CNTR_7_0_BP,\
									AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_LO_NETLINK_Q_PHIT_CNTR_7_0_MASK)
#define RF_AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_LO_NETLINK_ECC_6_0(mmr)  	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_LO_NETLINK_ECC_6_0_BP,\
									AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_LO_NETLINK_ECC_6_0_MASK)
#define WF_AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_LO_NETLINK_ECC_6_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_LO_NETLINK_ECC_6_0_BP,\
									AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_LO_NETLINK_ECC_6_0_MASK)
#define RF_AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_LO_NETLINK_VALID(mmr)    	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_LO_NETLINK_VALID_BP,\
									AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_LO_NETLINK_VALID_MASK)
#define WF_AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_LO_NETLINK_VALID(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_LO_NETLINK_VALID_BP,\
									AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_LO_NETLINK_VALID_MASK)
#define RF_AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_LO_NETLINK_UNUSED_47(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_LO_NETLINK_UNUSED_47_BP,\
									AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_LO_NETLINK_UNUSED_47_MASK)
#define WF_AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_LO_NETLINK_UNUSED_47(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_LO_NETLINK_UNUSED_47_BP,\
									AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_LO_NETLINK_UNUSED_47_MASK)
#define RF_AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_LO_NETLINK_UNUSED_46_42(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_LO_NETLINK_UNUSED_46_42_BP,\
									AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_LO_NETLINK_UNUSED_46_42_MASK)
#define WF_AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_LO_NETLINK_UNUSED_46_42(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_LO_NETLINK_UNUSED_46_42_BP,\
									AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_LO_NETLINK_UNUSED_46_42_MASK)
#define RF_AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_LO_NETLINK_PKTID_11_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_LO_NETLINK_PKTID_11_0_BP,\
									AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_LO_NETLINK_PKTID_11_0_MASK)
#define WF_AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_LO_NETLINK_PKTID_11_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_LO_NETLINK_PKTID_11_0_BP,\
									AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_LO_NETLINK_PKTID_11_0_MASK)
#define RF_AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_LO_NETLINK_E(mmr)        	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_LO_NETLINK_E_BP,\
									AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_LO_NETLINK_E_MASK)
#define WF_AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_LO_NETLINK_E(mmr,v)      	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_LO_NETLINK_E_BP,\
									AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_LO_NETLINK_E_MASK)
#define RF_AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_LO_NETLINK_RSPCMD_2_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_LO_NETLINK_RSPCMD_2_0_BP,\
									AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_LO_NETLINK_RSPCMD_2_0_MASK)
#define WF_AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_LO_NETLINK_RSPCMD_2_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_LO_NETLINK_RSPCMD_2_0_BP,\
									AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_LO_NETLINK_RSPCMD_2_0_MASK)
#define RF_AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_LO_NETLINK_TGTID_1_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_LO_NETLINK_TGTID_1_0_BP,\
									AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_LO_NETLINK_TGTID_1_0_MASK)
#define WF_AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_LO_NETLINK_TGTID_1_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_LO_NETLINK_TGTID_1_0_BP,\
									AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_LO_NETLINK_TGTID_1_0_MASK)
#define RF_AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_LO_NETLINK_TGT_15_0(mmr) 	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_LO_NETLINK_TGT_15_0_BP,\
									AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_LO_NETLINK_TGT_15_0_MASK)
#define WF_AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_LO_NETLINK_TGT_15_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_LO_NETLINK_TGT_15_0_BP,\
									AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_LO_NETLINK_TGT_15_0_MASK)
#define RF_AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_LO_NETLINK_TR(mmr)       	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_LO_NETLINK_TR_BP,\
									AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_LO_NETLINK_TR_MASK)
#define WF_AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_LO_NETLINK_TR(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_LO_NETLINK_TR_BP,\
									AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_LO_NETLINK_TR_MASK)
#define RF_AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_LO_NETLINK_UNUSED_6(mmr) 	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_LO_NETLINK_UNUSED_6_BP,\
									AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_LO_NETLINK_UNUSED_6_MASK)
#define WF_AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_LO_NETLINK_UNUSED_6(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_LO_NETLINK_UNUSED_6_BP,\
									AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_LO_NETLINK_UNUSED_6_MASK)
#define RF_AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_LO_NETLINK_RC_2_0(mmr)   	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_LO_NETLINK_RC_2_0_BP,\
									AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_LO_NETLINK_RC_2_0_MASK)
#define WF_AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_LO_NETLINK_RC_2_0(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_LO_NETLINK_RC_2_0_BP,\
									AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_LO_NETLINK_RC_2_0_MASK)
#define RF_AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_LO_NETLINK_VC(mmr)       	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_LO_NETLINK_VC_BP,\
									AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_LO_NETLINK_VC_MASK)
#define WF_AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_LO_NETLINK_VC(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_LO_NETLINK_VC_BP,\
									AR_NL_LCLK_RSP_TILE2TONIC_LCLK_6_LO_NETLINK_VC_MASK)
#define RF_AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_HI_NETLINK_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_HI_NETLINK_UNUSED_191_128_BP,\
									AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_HI_NETLINK_UNUSED_191_128_MASK)
#define WF_AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_HI_NETLINK_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_HI_NETLINK_UNUSED_191_128_BP,\
									AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_HI_NETLINK_UNUSED_191_128_MASK)
#define RF_AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_MID_NETLINK_BLOCK(mmr)   	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_MID_NETLINK_BLOCK_BP,\
									AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_MID_NETLINK_BLOCK_MASK)
#define WF_AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_MID_NETLINK_BLOCK(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_MID_NETLINK_BLOCK_BP,\
									AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_MID_NETLINK_BLOCK_MASK)
#define RF_AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_MID_NETLINK_UNUSED_87_82(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_MID_NETLINK_UNUSED_87_82_BP,\
									AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_MID_NETLINK_UNUSED_87_82_MASK)
#define WF_AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_MID_NETLINK_UNUSED_87_82(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_MID_NETLINK_UNUSED_87_82_BP,\
									AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_MID_NETLINK_UNUSED_87_82_MASK)
#define RF_AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_MID_NETLINK_ERROR_TYPE_1(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_MID_NETLINK_ERROR_TYPE_1_BP,\
									AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_MID_NETLINK_ERROR_TYPE_1_MASK)
#define WF_AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_MID_NETLINK_ERROR_TYPE_1(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_MID_NETLINK_ERROR_TYPE_1_BP,\
									AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_MID_NETLINK_ERROR_TYPE_1_MASK)
#define RF_AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_MID_NETLINK_ERROR_TYPE_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_MID_NETLINK_ERROR_TYPE_0_BP,\
									AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_MID_NETLINK_ERROR_TYPE_0_MASK)
#define WF_AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_MID_NETLINK_ERROR_TYPE_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_MID_NETLINK_ERROR_TYPE_0_BP,\
									AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_MID_NETLINK_ERROR_TYPE_0_MASK)
#define RF_AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_MID_NETLINK_UNUSED_79(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_MID_NETLINK_UNUSED_79_BP,\
									AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_MID_NETLINK_UNUSED_79_MASK)
#define WF_AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_MID_NETLINK_UNUSED_79(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_MID_NETLINK_UNUSED_79_BP,\
									AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_MID_NETLINK_UNUSED_79_MASK)
#define RF_AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_MID_NETLINK_Q_SYNDROME_6_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_MID_NETLINK_Q_SYNDROME_6_0_BP,\
									AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_MID_NETLINK_Q_SYNDROME_6_0_MASK)
#define WF_AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_MID_NETLINK_Q_SYNDROME_6_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_MID_NETLINK_Q_SYNDROME_6_0_BP,\
									AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_MID_NETLINK_Q_SYNDROME_6_0_MASK)
#define RF_AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_MID_NETLINK_UNUSED_71(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_MID_NETLINK_UNUSED_71_BP,\
									AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_MID_NETLINK_UNUSED_71_MASK)
#define WF_AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_MID_NETLINK_UNUSED_71(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_MID_NETLINK_UNUSED_71_BP,\
									AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_MID_NETLINK_UNUSED_71_MASK)
#define RF_AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_MID_NETLINK_LAST_PHIT_IS_EVEN(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_MID_NETLINK_LAST_PHIT_IS_EVEN_BP,\
									AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_MID_NETLINK_LAST_PHIT_IS_EVEN_MASK)
#define WF_AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_MID_NETLINK_LAST_PHIT_IS_EVEN(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_MID_NETLINK_LAST_PHIT_IS_EVEN_BP,\
									AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_MID_NETLINK_LAST_PHIT_IS_EVEN_MASK)
#define RF_AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_MID_NETLINK_VALID(mmr)   	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_MID_NETLINK_VALID_BP,\
									AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_MID_NETLINK_VALID_MASK)
#define WF_AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_MID_NETLINK_VALID(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_MID_NETLINK_VALID_BP,\
									AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_MID_NETLINK_VALID_MASK)
#define RF_AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_MID_NETLINK_GOOD(mmr)    	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_MID_NETLINK_GOOD_BP,\
									AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_MID_NETLINK_GOOD_MASK)
#define WF_AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_MID_NETLINK_GOOD(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_MID_NETLINK_GOOD_BP,\
									AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_MID_NETLINK_GOOD_MASK)
#define RF_AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_MID_NETLINK_BAD(mmr)     	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_MID_NETLINK_BAD_BP,\
									AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_MID_NETLINK_BAD_MASK)
#define WF_AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_MID_NETLINK_BAD(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_MID_NETLINK_BAD_BP,\
									AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_MID_NETLINK_BAD_MASK)
#define RF_AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_MID_NETLINK_EOP(mmr)     	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_MID_NETLINK_EOP_BP,\
									AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_MID_NETLINK_EOP_MASK)
#define WF_AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_MID_NETLINK_EOP(mmr,v)   	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_MID_NETLINK_EOP_BP,\
									AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_MID_NETLINK_EOP_MASK)
#define RF_AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_MID_NETLINK_DATA(mmr)    	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_MID_NETLINK_DATA_BP,\
									AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_MID_NETLINK_DATA_MASK)
#define WF_AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_MID_NETLINK_DATA(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_MID_NETLINK_DATA_BP,\
									AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_MID_NETLINK_DATA_MASK)
#define RF_AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_MID_NETLINK_HEAD(mmr)    	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_MID_NETLINK_HEAD_BP,\
									AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_MID_NETLINK_HEAD_MASK)
#define WF_AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_MID_NETLINK_HEAD(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_MID_NETLINK_HEAD_BP,\
									AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_MID_NETLINK_HEAD_MASK)
#define RF_AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_LO_NETLINK_Q_PHIT_CNTR_7_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_LO_NETLINK_Q_PHIT_CNTR_7_0_BP,\
									AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_LO_NETLINK_Q_PHIT_CNTR_7_0_MASK)
#define WF_AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_LO_NETLINK_Q_PHIT_CNTR_7_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_LO_NETLINK_Q_PHIT_CNTR_7_0_BP,\
									AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_LO_NETLINK_Q_PHIT_CNTR_7_0_MASK)
#define RF_AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_LO_NETLINK_ECC_6_0(mmr)  	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_LO_NETLINK_ECC_6_0_BP,\
									AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_LO_NETLINK_ECC_6_0_MASK)
#define WF_AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_LO_NETLINK_ECC_6_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_LO_NETLINK_ECC_6_0_BP,\
									AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_LO_NETLINK_ECC_6_0_MASK)
#define RF_AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_LO_NETLINK_VALID(mmr)    	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_LO_NETLINK_VALID_BP,\
									AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_LO_NETLINK_VALID_MASK)
#define WF_AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_LO_NETLINK_VALID(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_LO_NETLINK_VALID_BP,\
									AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_LO_NETLINK_VALID_MASK)
#define RF_AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_LO_NETLINK_UNUSED_47(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_LO_NETLINK_UNUSED_47_BP,\
									AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_LO_NETLINK_UNUSED_47_MASK)
#define WF_AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_LO_NETLINK_UNUSED_47(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_LO_NETLINK_UNUSED_47_BP,\
									AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_LO_NETLINK_UNUSED_47_MASK)
#define RF_AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_LO_NETLINK_UNUSED_46_42(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_LO_NETLINK_UNUSED_46_42_BP,\
									AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_LO_NETLINK_UNUSED_46_42_MASK)
#define WF_AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_LO_NETLINK_UNUSED_46_42(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_LO_NETLINK_UNUSED_46_42_BP,\
									AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_LO_NETLINK_UNUSED_46_42_MASK)
#define RF_AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_LO_NETLINK_PKTID_11_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_LO_NETLINK_PKTID_11_0_BP,\
									AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_LO_NETLINK_PKTID_11_0_MASK)
#define WF_AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_LO_NETLINK_PKTID_11_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_LO_NETLINK_PKTID_11_0_BP,\
									AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_LO_NETLINK_PKTID_11_0_MASK)
#define RF_AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_LO_NETLINK_E(mmr)        	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_LO_NETLINK_E_BP,\
									AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_LO_NETLINK_E_MASK)
#define WF_AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_LO_NETLINK_E(mmr,v)      	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_LO_NETLINK_E_BP,\
									AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_LO_NETLINK_E_MASK)
#define RF_AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_LO_NETLINK_RSPCMD_2_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_LO_NETLINK_RSPCMD_2_0_BP,\
									AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_LO_NETLINK_RSPCMD_2_0_MASK)
#define WF_AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_LO_NETLINK_RSPCMD_2_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_LO_NETLINK_RSPCMD_2_0_BP,\
									AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_LO_NETLINK_RSPCMD_2_0_MASK)
#define RF_AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_LO_NETLINK_TGTID_1_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_LO_NETLINK_TGTID_1_0_BP,\
									AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_LO_NETLINK_TGTID_1_0_MASK)
#define WF_AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_LO_NETLINK_TGTID_1_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_LO_NETLINK_TGTID_1_0_BP,\
									AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_LO_NETLINK_TGTID_1_0_MASK)
#define RF_AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_LO_NETLINK_TGT_15_0(mmr) 	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_LO_NETLINK_TGT_15_0_BP,\
									AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_LO_NETLINK_TGT_15_0_MASK)
#define WF_AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_LO_NETLINK_TGT_15_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_LO_NETLINK_TGT_15_0_BP,\
									AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_LO_NETLINK_TGT_15_0_MASK)
#define RF_AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_LO_NETLINK_TR(mmr)       	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_LO_NETLINK_TR_BP,\
									AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_LO_NETLINK_TR_MASK)
#define WF_AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_LO_NETLINK_TR(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_LO_NETLINK_TR_BP,\
									AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_LO_NETLINK_TR_MASK)
#define RF_AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_LO_NETLINK_UNUSED_6(mmr) 	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_LO_NETLINK_UNUSED_6_BP,\
									AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_LO_NETLINK_UNUSED_6_MASK)
#define WF_AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_LO_NETLINK_UNUSED_6(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_LO_NETLINK_UNUSED_6_BP,\
									AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_LO_NETLINK_UNUSED_6_MASK)
#define RF_AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_LO_NETLINK_RC_2_0(mmr)   	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_LO_NETLINK_RC_2_0_BP,\
									AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_LO_NETLINK_RC_2_0_MASK)
#define WF_AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_LO_NETLINK_RC_2_0(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_LO_NETLINK_RC_2_0_BP,\
									AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_LO_NETLINK_RC_2_0_MASK)
#define RF_AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_LO_NETLINK_VC(mmr)       	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_LO_NETLINK_VC_BP,\
									AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_LO_NETLINK_VC_MASK)
#define WF_AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_LO_NETLINK_VC(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_LO_NETLINK_VC_BP,\
									AR_NL_LCLK_RSP_TILE3TONIC_LCLK_7_LO_NETLINK_VC_MASK)
#define RF_AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_HI_NETLINK_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_HI_NETLINK_UNUSED_191_128_BP,\
									AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_HI_NETLINK_UNUSED_191_128_MASK)
#define WF_AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_HI_NETLINK_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_HI_NETLINK_UNUSED_191_128_BP,\
									AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_HI_NETLINK_UNUSED_191_128_MASK)
#define RF_AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_MID_NETLINK_BLOCK(mmr)  	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_MID_NETLINK_BLOCK_BP,\
									AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_MID_NETLINK_BLOCK_MASK)
#define WF_AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_MID_NETLINK_BLOCK(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_MID_NETLINK_BLOCK_BP,\
									AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_MID_NETLINK_BLOCK_MASK)
#define RF_AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_MID_NETLINK_UNUSED_87_82(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_MID_NETLINK_UNUSED_87_82_BP,\
									AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_MID_NETLINK_UNUSED_87_82_MASK)
#define WF_AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_MID_NETLINK_UNUSED_87_82(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_MID_NETLINK_UNUSED_87_82_BP,\
									AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_MID_NETLINK_UNUSED_87_82_MASK)
#define RF_AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_MID_NETLINK_ERROR_TYPE_1(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_MID_NETLINK_ERROR_TYPE_1_BP,\
									AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_MID_NETLINK_ERROR_TYPE_1_MASK)
#define WF_AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_MID_NETLINK_ERROR_TYPE_1(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_MID_NETLINK_ERROR_TYPE_1_BP,\
									AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_MID_NETLINK_ERROR_TYPE_1_MASK)
#define RF_AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_MID_NETLINK_ERROR_TYPE_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_MID_NETLINK_ERROR_TYPE_0_BP,\
									AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_MID_NETLINK_ERROR_TYPE_0_MASK)
#define WF_AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_MID_NETLINK_ERROR_TYPE_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_MID_NETLINK_ERROR_TYPE_0_BP,\
									AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_MID_NETLINK_ERROR_TYPE_0_MASK)
#define RF_AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_MID_NETLINK_UNUSED_79(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_MID_NETLINK_UNUSED_79_BP,\
									AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_MID_NETLINK_UNUSED_79_MASK)
#define WF_AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_MID_NETLINK_UNUSED_79(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_MID_NETLINK_UNUSED_79_BP,\
									AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_MID_NETLINK_UNUSED_79_MASK)
#define RF_AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_MID_NETLINK_Q_SYNDROME_6_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_MID_NETLINK_Q_SYNDROME_6_0_BP,\
									AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_MID_NETLINK_Q_SYNDROME_6_0_MASK)
#define WF_AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_MID_NETLINK_Q_SYNDROME_6_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_MID_NETLINK_Q_SYNDROME_6_0_BP,\
									AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_MID_NETLINK_Q_SYNDROME_6_0_MASK)
#define RF_AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_MID_NETLINK_UNUSED_71(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_MID_NETLINK_UNUSED_71_BP,\
									AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_MID_NETLINK_UNUSED_71_MASK)
#define WF_AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_MID_NETLINK_UNUSED_71(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_MID_NETLINK_UNUSED_71_BP,\
									AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_MID_NETLINK_UNUSED_71_MASK)
#define RF_AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_MID_NETLINK_LAST_PHIT_IS_EVEN(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_MID_NETLINK_LAST_PHIT_IS_EVEN_BP,\
									AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_MID_NETLINK_LAST_PHIT_IS_EVEN_MASK)
#define WF_AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_MID_NETLINK_LAST_PHIT_IS_EVEN(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_MID_NETLINK_LAST_PHIT_IS_EVEN_BP,\
									AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_MID_NETLINK_LAST_PHIT_IS_EVEN_MASK)
#define RF_AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_MID_NETLINK_VALID(mmr)  	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_MID_NETLINK_VALID_BP,\
									AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_MID_NETLINK_VALID_MASK)
#define WF_AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_MID_NETLINK_VALID(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_MID_NETLINK_VALID_BP,\
									AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_MID_NETLINK_VALID_MASK)
#define RF_AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_MID_NETLINK_GOOD(mmr)   	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_MID_NETLINK_GOOD_BP,\
									AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_MID_NETLINK_GOOD_MASK)
#define WF_AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_MID_NETLINK_GOOD(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_MID_NETLINK_GOOD_BP,\
									AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_MID_NETLINK_GOOD_MASK)
#define RF_AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_MID_NETLINK_BAD(mmr)    	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_MID_NETLINK_BAD_BP,\
									AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_MID_NETLINK_BAD_MASK)
#define WF_AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_MID_NETLINK_BAD(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_MID_NETLINK_BAD_BP,\
									AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_MID_NETLINK_BAD_MASK)
#define RF_AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_MID_NETLINK_EOP(mmr)    	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_MID_NETLINK_EOP_BP,\
									AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_MID_NETLINK_EOP_MASK)
#define WF_AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_MID_NETLINK_EOP(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_MID_NETLINK_EOP_BP,\
									AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_MID_NETLINK_EOP_MASK)
#define RF_AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_MID_NETLINK_DATA(mmr)   	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_MID_NETLINK_DATA_BP,\
									AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_MID_NETLINK_DATA_MASK)
#define WF_AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_MID_NETLINK_DATA(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_MID_NETLINK_DATA_BP,\
									AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_MID_NETLINK_DATA_MASK)
#define RF_AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_MID_NETLINK_HEAD(mmr)   	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_MID_NETLINK_HEAD_BP,\
									AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_MID_NETLINK_HEAD_MASK)
#define WF_AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_MID_NETLINK_HEAD(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_MID_NETLINK_HEAD_BP,\
									AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_MID_NETLINK_HEAD_MASK)
#define RF_AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_LO_NETLINK_Q_PHIT_CNTR_7_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_LO_NETLINK_Q_PHIT_CNTR_7_0_BP,\
									AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_LO_NETLINK_Q_PHIT_CNTR_7_0_MASK)
#define WF_AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_LO_NETLINK_Q_PHIT_CNTR_7_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_LO_NETLINK_Q_PHIT_CNTR_7_0_BP,\
									AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_LO_NETLINK_Q_PHIT_CNTR_7_0_MASK)
#define RF_AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_LO_NETLINK_ECC_6_0(mmr) 	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_LO_NETLINK_ECC_6_0_BP,\
									AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_LO_NETLINK_ECC_6_0_MASK)
#define WF_AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_LO_NETLINK_ECC_6_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_LO_NETLINK_ECC_6_0_BP,\
									AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_LO_NETLINK_ECC_6_0_MASK)
#define RF_AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_LO_NETLINK_VALID(mmr)   	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_LO_NETLINK_VALID_BP,\
									AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_LO_NETLINK_VALID_MASK)
#define WF_AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_LO_NETLINK_VALID(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_LO_NETLINK_VALID_BP,\
									AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_LO_NETLINK_VALID_MASK)
#define RF_AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_LO_NETLINK_UNUSED_47(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_LO_NETLINK_UNUSED_47_BP,\
									AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_LO_NETLINK_UNUSED_47_MASK)
#define WF_AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_LO_NETLINK_UNUSED_47(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_LO_NETLINK_UNUSED_47_BP,\
									AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_LO_NETLINK_UNUSED_47_MASK)
#define RF_AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_LO_NETLINK_UNUSED_46_42(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_LO_NETLINK_UNUSED_46_42_BP,\
									AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_LO_NETLINK_UNUSED_46_42_MASK)
#define WF_AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_LO_NETLINK_UNUSED_46_42(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_LO_NETLINK_UNUSED_46_42_BP,\
									AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_LO_NETLINK_UNUSED_46_42_MASK)
#define RF_AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_LO_NETLINK_PKTID_11_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_LO_NETLINK_PKTID_11_0_BP,\
									AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_LO_NETLINK_PKTID_11_0_MASK)
#define WF_AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_LO_NETLINK_PKTID_11_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_LO_NETLINK_PKTID_11_0_BP,\
									AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_LO_NETLINK_PKTID_11_0_MASK)
#define RF_AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_LO_NETLINK_E(mmr)       	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_LO_NETLINK_E_BP,\
									AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_LO_NETLINK_E_MASK)
#define WF_AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_LO_NETLINK_E(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_LO_NETLINK_E_BP,\
									AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_LO_NETLINK_E_MASK)
#define RF_AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_LO_NETLINK_RSPCMD_2_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_LO_NETLINK_RSPCMD_2_0_BP,\
									AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_LO_NETLINK_RSPCMD_2_0_MASK)
#define WF_AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_LO_NETLINK_RSPCMD_2_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_LO_NETLINK_RSPCMD_2_0_BP,\
									AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_LO_NETLINK_RSPCMD_2_0_MASK)
#define RF_AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_LO_NETLINK_TGTID_1_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_LO_NETLINK_TGTID_1_0_BP,\
									AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_LO_NETLINK_TGTID_1_0_MASK)
#define WF_AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_LO_NETLINK_TGTID_1_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_LO_NETLINK_TGTID_1_0_BP,\
									AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_LO_NETLINK_TGTID_1_0_MASK)
#define RF_AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_LO_NETLINK_TGT_15_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_LO_NETLINK_TGT_15_0_BP,\
									AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_LO_NETLINK_TGT_15_0_MASK)
#define WF_AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_LO_NETLINK_TGT_15_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_LO_NETLINK_TGT_15_0_BP,\
									AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_LO_NETLINK_TGT_15_0_MASK)
#define RF_AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_LO_NETLINK_TR(mmr)      	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_LO_NETLINK_TR_BP,\
									AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_LO_NETLINK_TR_MASK)
#define WF_AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_LO_NETLINK_TR(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_LO_NETLINK_TR_BP,\
									AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_LO_NETLINK_TR_MASK)
#define RF_AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_LO_NETLINK_UNUSED_6(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_LO_NETLINK_UNUSED_6_BP,\
									AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_LO_NETLINK_UNUSED_6_MASK)
#define WF_AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_LO_NETLINK_UNUSED_6(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_LO_NETLINK_UNUSED_6_BP,\
									AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_LO_NETLINK_UNUSED_6_MASK)
#define RF_AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_LO_NETLINK_RC_2_0(mmr)  	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_LO_NETLINK_RC_2_0_BP,\
									AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_LO_NETLINK_RC_2_0_MASK)
#define WF_AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_LO_NETLINK_RC_2_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_LO_NETLINK_RC_2_0_BP,\
									AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_LO_NETLINK_RC_2_0_MASK)
#define RF_AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_LO_NETLINK_VC(mmr)      	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_LO_NETLINK_VC_BP,\
									AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_LO_NETLINK_VC_MASK)
#define WF_AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_LO_NETLINK_VC(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_LO_NETLINK_VC_BP,\
									AR_NL_LCLK_RSP_TILE4TONIC_LCLK_19_LO_NETLINK_VC_MASK)
#define RF_AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_HI_NETLINK_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_HI_NETLINK_UNUSED_191_128_BP,\
									AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_HI_NETLINK_UNUSED_191_128_MASK)
#define WF_AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_HI_NETLINK_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_HI_NETLINK_UNUSED_191_128_BP,\
									AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_HI_NETLINK_UNUSED_191_128_MASK)
#define RF_AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_MID_NETLINK_BLOCK(mmr)  	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_MID_NETLINK_BLOCK_BP,\
									AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_MID_NETLINK_BLOCK_MASK)
#define WF_AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_MID_NETLINK_BLOCK(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_MID_NETLINK_BLOCK_BP,\
									AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_MID_NETLINK_BLOCK_MASK)
#define RF_AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_MID_NETLINK_UNUSED_87_82(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_MID_NETLINK_UNUSED_87_82_BP,\
									AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_MID_NETLINK_UNUSED_87_82_MASK)
#define WF_AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_MID_NETLINK_UNUSED_87_82(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_MID_NETLINK_UNUSED_87_82_BP,\
									AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_MID_NETLINK_UNUSED_87_82_MASK)
#define RF_AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_MID_NETLINK_ERROR_TYPE_1(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_MID_NETLINK_ERROR_TYPE_1_BP,\
									AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_MID_NETLINK_ERROR_TYPE_1_MASK)
#define WF_AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_MID_NETLINK_ERROR_TYPE_1(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_MID_NETLINK_ERROR_TYPE_1_BP,\
									AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_MID_NETLINK_ERROR_TYPE_1_MASK)
#define RF_AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_MID_NETLINK_ERROR_TYPE_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_MID_NETLINK_ERROR_TYPE_0_BP,\
									AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_MID_NETLINK_ERROR_TYPE_0_MASK)
#define WF_AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_MID_NETLINK_ERROR_TYPE_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_MID_NETLINK_ERROR_TYPE_0_BP,\
									AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_MID_NETLINK_ERROR_TYPE_0_MASK)
#define RF_AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_MID_NETLINK_UNUSED_79(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_MID_NETLINK_UNUSED_79_BP,\
									AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_MID_NETLINK_UNUSED_79_MASK)
#define WF_AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_MID_NETLINK_UNUSED_79(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_MID_NETLINK_UNUSED_79_BP,\
									AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_MID_NETLINK_UNUSED_79_MASK)
#define RF_AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_MID_NETLINK_Q_SYNDROME_6_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_MID_NETLINK_Q_SYNDROME_6_0_BP,\
									AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_MID_NETLINK_Q_SYNDROME_6_0_MASK)
#define WF_AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_MID_NETLINK_Q_SYNDROME_6_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_MID_NETLINK_Q_SYNDROME_6_0_BP,\
									AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_MID_NETLINK_Q_SYNDROME_6_0_MASK)
#define RF_AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_MID_NETLINK_UNUSED_71(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_MID_NETLINK_UNUSED_71_BP,\
									AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_MID_NETLINK_UNUSED_71_MASK)
#define WF_AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_MID_NETLINK_UNUSED_71(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_MID_NETLINK_UNUSED_71_BP,\
									AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_MID_NETLINK_UNUSED_71_MASK)
#define RF_AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_MID_NETLINK_LAST_PHIT_IS_EVEN(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_MID_NETLINK_LAST_PHIT_IS_EVEN_BP,\
									AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_MID_NETLINK_LAST_PHIT_IS_EVEN_MASK)
#define WF_AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_MID_NETLINK_LAST_PHIT_IS_EVEN(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_MID_NETLINK_LAST_PHIT_IS_EVEN_BP,\
									AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_MID_NETLINK_LAST_PHIT_IS_EVEN_MASK)
#define RF_AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_MID_NETLINK_VALID(mmr)  	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_MID_NETLINK_VALID_BP,\
									AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_MID_NETLINK_VALID_MASK)
#define WF_AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_MID_NETLINK_VALID(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_MID_NETLINK_VALID_BP,\
									AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_MID_NETLINK_VALID_MASK)
#define RF_AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_MID_NETLINK_GOOD(mmr)   	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_MID_NETLINK_GOOD_BP,\
									AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_MID_NETLINK_GOOD_MASK)
#define WF_AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_MID_NETLINK_GOOD(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_MID_NETLINK_GOOD_BP,\
									AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_MID_NETLINK_GOOD_MASK)
#define RF_AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_MID_NETLINK_BAD(mmr)    	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_MID_NETLINK_BAD_BP,\
									AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_MID_NETLINK_BAD_MASK)
#define WF_AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_MID_NETLINK_BAD(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_MID_NETLINK_BAD_BP,\
									AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_MID_NETLINK_BAD_MASK)
#define RF_AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_MID_NETLINK_EOP(mmr)    	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_MID_NETLINK_EOP_BP,\
									AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_MID_NETLINK_EOP_MASK)
#define WF_AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_MID_NETLINK_EOP(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_MID_NETLINK_EOP_BP,\
									AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_MID_NETLINK_EOP_MASK)
#define RF_AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_MID_NETLINK_DATA(mmr)   	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_MID_NETLINK_DATA_BP,\
									AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_MID_NETLINK_DATA_MASK)
#define WF_AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_MID_NETLINK_DATA(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_MID_NETLINK_DATA_BP,\
									AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_MID_NETLINK_DATA_MASK)
#define RF_AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_MID_NETLINK_HEAD(mmr)   	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_MID_NETLINK_HEAD_BP,\
									AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_MID_NETLINK_HEAD_MASK)
#define WF_AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_MID_NETLINK_HEAD(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_MID_NETLINK_HEAD_BP,\
									AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_MID_NETLINK_HEAD_MASK)
#define RF_AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_LO_NETLINK_Q_PHIT_CNTR_7_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_LO_NETLINK_Q_PHIT_CNTR_7_0_BP,\
									AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_LO_NETLINK_Q_PHIT_CNTR_7_0_MASK)
#define WF_AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_LO_NETLINK_Q_PHIT_CNTR_7_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_LO_NETLINK_Q_PHIT_CNTR_7_0_BP,\
									AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_LO_NETLINK_Q_PHIT_CNTR_7_0_MASK)
#define RF_AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_LO_NETLINK_ECC_6_0(mmr) 	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_LO_NETLINK_ECC_6_0_BP,\
									AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_LO_NETLINK_ECC_6_0_MASK)
#define WF_AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_LO_NETLINK_ECC_6_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_LO_NETLINK_ECC_6_0_BP,\
									AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_LO_NETLINK_ECC_6_0_MASK)
#define RF_AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_LO_NETLINK_VALID(mmr)   	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_LO_NETLINK_VALID_BP,\
									AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_LO_NETLINK_VALID_MASK)
#define WF_AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_LO_NETLINK_VALID(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_LO_NETLINK_VALID_BP,\
									AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_LO_NETLINK_VALID_MASK)
#define RF_AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_LO_NETLINK_UNUSED_47(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_LO_NETLINK_UNUSED_47_BP,\
									AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_LO_NETLINK_UNUSED_47_MASK)
#define WF_AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_LO_NETLINK_UNUSED_47(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_LO_NETLINK_UNUSED_47_BP,\
									AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_LO_NETLINK_UNUSED_47_MASK)
#define RF_AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_LO_NETLINK_UNUSED_46_42(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_LO_NETLINK_UNUSED_46_42_BP,\
									AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_LO_NETLINK_UNUSED_46_42_MASK)
#define WF_AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_LO_NETLINK_UNUSED_46_42(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_LO_NETLINK_UNUSED_46_42_BP,\
									AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_LO_NETLINK_UNUSED_46_42_MASK)
#define RF_AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_LO_NETLINK_PKTID_11_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_LO_NETLINK_PKTID_11_0_BP,\
									AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_LO_NETLINK_PKTID_11_0_MASK)
#define WF_AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_LO_NETLINK_PKTID_11_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_LO_NETLINK_PKTID_11_0_BP,\
									AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_LO_NETLINK_PKTID_11_0_MASK)
#define RF_AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_LO_NETLINK_E(mmr)       	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_LO_NETLINK_E_BP,\
									AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_LO_NETLINK_E_MASK)
#define WF_AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_LO_NETLINK_E(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_LO_NETLINK_E_BP,\
									AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_LO_NETLINK_E_MASK)
#define RF_AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_LO_NETLINK_RSPCMD_2_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_LO_NETLINK_RSPCMD_2_0_BP,\
									AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_LO_NETLINK_RSPCMD_2_0_MASK)
#define WF_AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_LO_NETLINK_RSPCMD_2_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_LO_NETLINK_RSPCMD_2_0_BP,\
									AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_LO_NETLINK_RSPCMD_2_0_MASK)
#define RF_AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_LO_NETLINK_TGTID_1_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_LO_NETLINK_TGTID_1_0_BP,\
									AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_LO_NETLINK_TGTID_1_0_MASK)
#define WF_AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_LO_NETLINK_TGTID_1_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_LO_NETLINK_TGTID_1_0_BP,\
									AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_LO_NETLINK_TGTID_1_0_MASK)
#define RF_AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_LO_NETLINK_TGT_15_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_LO_NETLINK_TGT_15_0_BP,\
									AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_LO_NETLINK_TGT_15_0_MASK)
#define WF_AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_LO_NETLINK_TGT_15_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_LO_NETLINK_TGT_15_0_BP,\
									AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_LO_NETLINK_TGT_15_0_MASK)
#define RF_AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_LO_NETLINK_TR(mmr)      	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_LO_NETLINK_TR_BP,\
									AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_LO_NETLINK_TR_MASK)
#define WF_AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_LO_NETLINK_TR(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_LO_NETLINK_TR_BP,\
									AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_LO_NETLINK_TR_MASK)
#define RF_AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_LO_NETLINK_UNUSED_6(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_LO_NETLINK_UNUSED_6_BP,\
									AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_LO_NETLINK_UNUSED_6_MASK)
#define WF_AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_LO_NETLINK_UNUSED_6(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_LO_NETLINK_UNUSED_6_BP,\
									AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_LO_NETLINK_UNUSED_6_MASK)
#define RF_AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_LO_NETLINK_RC_2_0(mmr)  	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_LO_NETLINK_RC_2_0_BP,\
									AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_LO_NETLINK_RC_2_0_MASK)
#define WF_AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_LO_NETLINK_RC_2_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_LO_NETLINK_RC_2_0_BP,\
									AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_LO_NETLINK_RC_2_0_MASK)
#define RF_AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_LO_NETLINK_VC(mmr)      	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_LO_NETLINK_VC_BP,\
									AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_LO_NETLINK_VC_MASK)
#define WF_AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_LO_NETLINK_VC(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_LO_NETLINK_VC_BP,\
									AR_NL_LCLK_RSP_TILE5TONIC_LCLK_1A_LO_NETLINK_VC_MASK)
#define RF_AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_HI_NETLINK_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_HI_NETLINK_UNUSED_191_128_BP,\
									AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_HI_NETLINK_UNUSED_191_128_MASK)
#define WF_AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_HI_NETLINK_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_HI_NETLINK_UNUSED_191_128_BP,\
									AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_HI_NETLINK_UNUSED_191_128_MASK)
#define RF_AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_MID_NETLINK_BLOCK(mmr)  	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_MID_NETLINK_BLOCK_BP,\
									AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_MID_NETLINK_BLOCK_MASK)
#define WF_AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_MID_NETLINK_BLOCK(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_MID_NETLINK_BLOCK_BP,\
									AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_MID_NETLINK_BLOCK_MASK)
#define RF_AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_MID_NETLINK_UNUSED_87_82(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_MID_NETLINK_UNUSED_87_82_BP,\
									AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_MID_NETLINK_UNUSED_87_82_MASK)
#define WF_AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_MID_NETLINK_UNUSED_87_82(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_MID_NETLINK_UNUSED_87_82_BP,\
									AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_MID_NETLINK_UNUSED_87_82_MASK)
#define RF_AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_MID_NETLINK_ERROR_TYPE_1(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_MID_NETLINK_ERROR_TYPE_1_BP,\
									AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_MID_NETLINK_ERROR_TYPE_1_MASK)
#define WF_AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_MID_NETLINK_ERROR_TYPE_1(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_MID_NETLINK_ERROR_TYPE_1_BP,\
									AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_MID_NETLINK_ERROR_TYPE_1_MASK)
#define RF_AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_MID_NETLINK_ERROR_TYPE_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_MID_NETLINK_ERROR_TYPE_0_BP,\
									AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_MID_NETLINK_ERROR_TYPE_0_MASK)
#define WF_AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_MID_NETLINK_ERROR_TYPE_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_MID_NETLINK_ERROR_TYPE_0_BP,\
									AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_MID_NETLINK_ERROR_TYPE_0_MASK)
#define RF_AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_MID_NETLINK_UNUSED_79(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_MID_NETLINK_UNUSED_79_BP,\
									AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_MID_NETLINK_UNUSED_79_MASK)
#define WF_AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_MID_NETLINK_UNUSED_79(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_MID_NETLINK_UNUSED_79_BP,\
									AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_MID_NETLINK_UNUSED_79_MASK)
#define RF_AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_MID_NETLINK_Q_SYNDROME_6_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_MID_NETLINK_Q_SYNDROME_6_0_BP,\
									AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_MID_NETLINK_Q_SYNDROME_6_0_MASK)
#define WF_AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_MID_NETLINK_Q_SYNDROME_6_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_MID_NETLINK_Q_SYNDROME_6_0_BP,\
									AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_MID_NETLINK_Q_SYNDROME_6_0_MASK)
#define RF_AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_MID_NETLINK_UNUSED_71(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_MID_NETLINK_UNUSED_71_BP,\
									AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_MID_NETLINK_UNUSED_71_MASK)
#define WF_AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_MID_NETLINK_UNUSED_71(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_MID_NETLINK_UNUSED_71_BP,\
									AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_MID_NETLINK_UNUSED_71_MASK)
#define RF_AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_MID_NETLINK_LAST_PHIT_IS_EVEN(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_MID_NETLINK_LAST_PHIT_IS_EVEN_BP,\
									AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_MID_NETLINK_LAST_PHIT_IS_EVEN_MASK)
#define WF_AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_MID_NETLINK_LAST_PHIT_IS_EVEN(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_MID_NETLINK_LAST_PHIT_IS_EVEN_BP,\
									AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_MID_NETLINK_LAST_PHIT_IS_EVEN_MASK)
#define RF_AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_MID_NETLINK_VALID(mmr)  	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_MID_NETLINK_VALID_BP,\
									AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_MID_NETLINK_VALID_MASK)
#define WF_AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_MID_NETLINK_VALID(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_MID_NETLINK_VALID_BP,\
									AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_MID_NETLINK_VALID_MASK)
#define RF_AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_MID_NETLINK_GOOD(mmr)   	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_MID_NETLINK_GOOD_BP,\
									AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_MID_NETLINK_GOOD_MASK)
#define WF_AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_MID_NETLINK_GOOD(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_MID_NETLINK_GOOD_BP,\
									AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_MID_NETLINK_GOOD_MASK)
#define RF_AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_MID_NETLINK_BAD(mmr)    	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_MID_NETLINK_BAD_BP,\
									AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_MID_NETLINK_BAD_MASK)
#define WF_AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_MID_NETLINK_BAD(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_MID_NETLINK_BAD_BP,\
									AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_MID_NETLINK_BAD_MASK)
#define RF_AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_MID_NETLINK_EOP(mmr)    	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_MID_NETLINK_EOP_BP,\
									AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_MID_NETLINK_EOP_MASK)
#define WF_AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_MID_NETLINK_EOP(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_MID_NETLINK_EOP_BP,\
									AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_MID_NETLINK_EOP_MASK)
#define RF_AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_MID_NETLINK_DATA(mmr)   	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_MID_NETLINK_DATA_BP,\
									AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_MID_NETLINK_DATA_MASK)
#define WF_AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_MID_NETLINK_DATA(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_MID_NETLINK_DATA_BP,\
									AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_MID_NETLINK_DATA_MASK)
#define RF_AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_MID_NETLINK_HEAD(mmr)   	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_MID_NETLINK_HEAD_BP,\
									AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_MID_NETLINK_HEAD_MASK)
#define WF_AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_MID_NETLINK_HEAD(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_MID_NETLINK_HEAD_BP,\
									AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_MID_NETLINK_HEAD_MASK)
#define RF_AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_LO_NETLINK_Q_PHIT_CNTR_7_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_LO_NETLINK_Q_PHIT_CNTR_7_0_BP,\
									AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_LO_NETLINK_Q_PHIT_CNTR_7_0_MASK)
#define WF_AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_LO_NETLINK_Q_PHIT_CNTR_7_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_LO_NETLINK_Q_PHIT_CNTR_7_0_BP,\
									AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_LO_NETLINK_Q_PHIT_CNTR_7_0_MASK)
#define RF_AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_LO_NETLINK_ECC_6_0(mmr) 	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_LO_NETLINK_ECC_6_0_BP,\
									AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_LO_NETLINK_ECC_6_0_MASK)
#define WF_AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_LO_NETLINK_ECC_6_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_LO_NETLINK_ECC_6_0_BP,\
									AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_LO_NETLINK_ECC_6_0_MASK)
#define RF_AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_LO_NETLINK_VALID(mmr)   	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_LO_NETLINK_VALID_BP,\
									AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_LO_NETLINK_VALID_MASK)
#define WF_AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_LO_NETLINK_VALID(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_LO_NETLINK_VALID_BP,\
									AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_LO_NETLINK_VALID_MASK)
#define RF_AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_LO_NETLINK_UNUSED_47(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_LO_NETLINK_UNUSED_47_BP,\
									AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_LO_NETLINK_UNUSED_47_MASK)
#define WF_AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_LO_NETLINK_UNUSED_47(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_LO_NETLINK_UNUSED_47_BP,\
									AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_LO_NETLINK_UNUSED_47_MASK)
#define RF_AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_LO_NETLINK_UNUSED_46_42(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_LO_NETLINK_UNUSED_46_42_BP,\
									AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_LO_NETLINK_UNUSED_46_42_MASK)
#define WF_AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_LO_NETLINK_UNUSED_46_42(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_LO_NETLINK_UNUSED_46_42_BP,\
									AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_LO_NETLINK_UNUSED_46_42_MASK)
#define RF_AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_LO_NETLINK_PKTID_11_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_LO_NETLINK_PKTID_11_0_BP,\
									AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_LO_NETLINK_PKTID_11_0_MASK)
#define WF_AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_LO_NETLINK_PKTID_11_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_LO_NETLINK_PKTID_11_0_BP,\
									AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_LO_NETLINK_PKTID_11_0_MASK)
#define RF_AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_LO_NETLINK_E(mmr)       	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_LO_NETLINK_E_BP,\
									AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_LO_NETLINK_E_MASK)
#define WF_AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_LO_NETLINK_E(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_LO_NETLINK_E_BP,\
									AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_LO_NETLINK_E_MASK)
#define RF_AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_LO_NETLINK_RSPCMD_2_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_LO_NETLINK_RSPCMD_2_0_BP,\
									AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_LO_NETLINK_RSPCMD_2_0_MASK)
#define WF_AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_LO_NETLINK_RSPCMD_2_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_LO_NETLINK_RSPCMD_2_0_BP,\
									AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_LO_NETLINK_RSPCMD_2_0_MASK)
#define RF_AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_LO_NETLINK_TGTID_1_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_LO_NETLINK_TGTID_1_0_BP,\
									AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_LO_NETLINK_TGTID_1_0_MASK)
#define WF_AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_LO_NETLINK_TGTID_1_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_LO_NETLINK_TGTID_1_0_BP,\
									AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_LO_NETLINK_TGTID_1_0_MASK)
#define RF_AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_LO_NETLINK_TGT_15_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_LO_NETLINK_TGT_15_0_BP,\
									AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_LO_NETLINK_TGT_15_0_MASK)
#define WF_AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_LO_NETLINK_TGT_15_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_LO_NETLINK_TGT_15_0_BP,\
									AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_LO_NETLINK_TGT_15_0_MASK)
#define RF_AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_LO_NETLINK_TR(mmr)      	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_LO_NETLINK_TR_BP,\
									AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_LO_NETLINK_TR_MASK)
#define WF_AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_LO_NETLINK_TR(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_LO_NETLINK_TR_BP,\
									AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_LO_NETLINK_TR_MASK)
#define RF_AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_LO_NETLINK_UNUSED_6(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_LO_NETLINK_UNUSED_6_BP,\
									AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_LO_NETLINK_UNUSED_6_MASK)
#define WF_AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_LO_NETLINK_UNUSED_6(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_LO_NETLINK_UNUSED_6_BP,\
									AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_LO_NETLINK_UNUSED_6_MASK)
#define RF_AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_LO_NETLINK_RC_2_0(mmr)  	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_LO_NETLINK_RC_2_0_BP,\
									AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_LO_NETLINK_RC_2_0_MASK)
#define WF_AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_LO_NETLINK_RC_2_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_LO_NETLINK_RC_2_0_BP,\
									AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_LO_NETLINK_RC_2_0_MASK)
#define RF_AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_LO_NETLINK_VC(mmr)      	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_LO_NETLINK_VC_BP,\
									AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_LO_NETLINK_VC_MASK)
#define WF_AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_LO_NETLINK_VC(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_LO_NETLINK_VC_BP,\
									AR_NL_LCLK_RSP_TILE6TONIC_LCLK_20_LO_NETLINK_VC_MASK)
#define RF_AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_HI_NETLINK_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_HI_NETLINK_UNUSED_191_128_BP,\
									AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_HI_NETLINK_UNUSED_191_128_MASK)
#define WF_AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_HI_NETLINK_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_HI_NETLINK_UNUSED_191_128_BP,\
									AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_HI_NETLINK_UNUSED_191_128_MASK)
#define RF_AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_MID_NETLINK_BLOCK(mmr)  	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_MID_NETLINK_BLOCK_BP,\
									AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_MID_NETLINK_BLOCK_MASK)
#define WF_AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_MID_NETLINK_BLOCK(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_MID_NETLINK_BLOCK_BP,\
									AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_MID_NETLINK_BLOCK_MASK)
#define RF_AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_MID_NETLINK_UNUSED_87_82(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_MID_NETLINK_UNUSED_87_82_BP,\
									AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_MID_NETLINK_UNUSED_87_82_MASK)
#define WF_AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_MID_NETLINK_UNUSED_87_82(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_MID_NETLINK_UNUSED_87_82_BP,\
									AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_MID_NETLINK_UNUSED_87_82_MASK)
#define RF_AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_MID_NETLINK_ERROR_TYPE_1(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_MID_NETLINK_ERROR_TYPE_1_BP,\
									AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_MID_NETLINK_ERROR_TYPE_1_MASK)
#define WF_AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_MID_NETLINK_ERROR_TYPE_1(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_MID_NETLINK_ERROR_TYPE_1_BP,\
									AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_MID_NETLINK_ERROR_TYPE_1_MASK)
#define RF_AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_MID_NETLINK_ERROR_TYPE_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_MID_NETLINK_ERROR_TYPE_0_BP,\
									AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_MID_NETLINK_ERROR_TYPE_0_MASK)
#define WF_AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_MID_NETLINK_ERROR_TYPE_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_MID_NETLINK_ERROR_TYPE_0_BP,\
									AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_MID_NETLINK_ERROR_TYPE_0_MASK)
#define RF_AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_MID_NETLINK_UNUSED_79(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_MID_NETLINK_UNUSED_79_BP,\
									AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_MID_NETLINK_UNUSED_79_MASK)
#define WF_AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_MID_NETLINK_UNUSED_79(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_MID_NETLINK_UNUSED_79_BP,\
									AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_MID_NETLINK_UNUSED_79_MASK)
#define RF_AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_MID_NETLINK_Q_SYNDROME_6_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_MID_NETLINK_Q_SYNDROME_6_0_BP,\
									AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_MID_NETLINK_Q_SYNDROME_6_0_MASK)
#define WF_AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_MID_NETLINK_Q_SYNDROME_6_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_MID_NETLINK_Q_SYNDROME_6_0_BP,\
									AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_MID_NETLINK_Q_SYNDROME_6_0_MASK)
#define RF_AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_MID_NETLINK_UNUSED_71(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_MID_NETLINK_UNUSED_71_BP,\
									AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_MID_NETLINK_UNUSED_71_MASK)
#define WF_AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_MID_NETLINK_UNUSED_71(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_MID_NETLINK_UNUSED_71_BP,\
									AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_MID_NETLINK_UNUSED_71_MASK)
#define RF_AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_MID_NETLINK_LAST_PHIT_IS_EVEN(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_MID_NETLINK_LAST_PHIT_IS_EVEN_BP,\
									AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_MID_NETLINK_LAST_PHIT_IS_EVEN_MASK)
#define WF_AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_MID_NETLINK_LAST_PHIT_IS_EVEN(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_MID_NETLINK_LAST_PHIT_IS_EVEN_BP,\
									AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_MID_NETLINK_LAST_PHIT_IS_EVEN_MASK)
#define RF_AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_MID_NETLINK_VALID(mmr)  	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_MID_NETLINK_VALID_BP,\
									AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_MID_NETLINK_VALID_MASK)
#define WF_AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_MID_NETLINK_VALID(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_MID_NETLINK_VALID_BP,\
									AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_MID_NETLINK_VALID_MASK)
#define RF_AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_MID_NETLINK_GOOD(mmr)   	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_MID_NETLINK_GOOD_BP,\
									AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_MID_NETLINK_GOOD_MASK)
#define WF_AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_MID_NETLINK_GOOD(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_MID_NETLINK_GOOD_BP,\
									AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_MID_NETLINK_GOOD_MASK)
#define RF_AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_MID_NETLINK_BAD(mmr)    	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_MID_NETLINK_BAD_BP,\
									AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_MID_NETLINK_BAD_MASK)
#define WF_AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_MID_NETLINK_BAD(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_MID_NETLINK_BAD_BP,\
									AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_MID_NETLINK_BAD_MASK)
#define RF_AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_MID_NETLINK_EOP(mmr)    	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_MID_NETLINK_EOP_BP,\
									AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_MID_NETLINK_EOP_MASK)
#define WF_AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_MID_NETLINK_EOP(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_MID_NETLINK_EOP_BP,\
									AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_MID_NETLINK_EOP_MASK)
#define RF_AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_MID_NETLINK_DATA(mmr)   	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_MID_NETLINK_DATA_BP,\
									AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_MID_NETLINK_DATA_MASK)
#define WF_AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_MID_NETLINK_DATA(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_MID_NETLINK_DATA_BP,\
									AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_MID_NETLINK_DATA_MASK)
#define RF_AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_MID_NETLINK_HEAD(mmr)   	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_MID_NETLINK_HEAD_BP,\
									AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_MID_NETLINK_HEAD_MASK)
#define WF_AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_MID_NETLINK_HEAD(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_MID_NETLINK_HEAD_BP,\
									AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_MID_NETLINK_HEAD_MASK)
#define RF_AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_LO_NETLINK_Q_PHIT_CNTR_7_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_LO_NETLINK_Q_PHIT_CNTR_7_0_BP,\
									AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_LO_NETLINK_Q_PHIT_CNTR_7_0_MASK)
#define WF_AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_LO_NETLINK_Q_PHIT_CNTR_7_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_LO_NETLINK_Q_PHIT_CNTR_7_0_BP,\
									AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_LO_NETLINK_Q_PHIT_CNTR_7_0_MASK)
#define RF_AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_LO_NETLINK_ECC_6_0(mmr) 	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_LO_NETLINK_ECC_6_0_BP,\
									AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_LO_NETLINK_ECC_6_0_MASK)
#define WF_AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_LO_NETLINK_ECC_6_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_LO_NETLINK_ECC_6_0_BP,\
									AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_LO_NETLINK_ECC_6_0_MASK)
#define RF_AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_LO_NETLINK_VALID(mmr)   	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_LO_NETLINK_VALID_BP,\
									AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_LO_NETLINK_VALID_MASK)
#define WF_AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_LO_NETLINK_VALID(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_LO_NETLINK_VALID_BP,\
									AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_LO_NETLINK_VALID_MASK)
#define RF_AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_LO_NETLINK_UNUSED_47(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_LO_NETLINK_UNUSED_47_BP,\
									AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_LO_NETLINK_UNUSED_47_MASK)
#define WF_AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_LO_NETLINK_UNUSED_47(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_LO_NETLINK_UNUSED_47_BP,\
									AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_LO_NETLINK_UNUSED_47_MASK)
#define RF_AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_LO_NETLINK_UNUSED_46_42(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_LO_NETLINK_UNUSED_46_42_BP,\
									AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_LO_NETLINK_UNUSED_46_42_MASK)
#define WF_AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_LO_NETLINK_UNUSED_46_42(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_LO_NETLINK_UNUSED_46_42_BP,\
									AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_LO_NETLINK_UNUSED_46_42_MASK)
#define RF_AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_LO_NETLINK_PKTID_11_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_LO_NETLINK_PKTID_11_0_BP,\
									AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_LO_NETLINK_PKTID_11_0_MASK)
#define WF_AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_LO_NETLINK_PKTID_11_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_LO_NETLINK_PKTID_11_0_BP,\
									AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_LO_NETLINK_PKTID_11_0_MASK)
#define RF_AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_LO_NETLINK_E(mmr)       	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_LO_NETLINK_E_BP,\
									AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_LO_NETLINK_E_MASK)
#define WF_AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_LO_NETLINK_E(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_LO_NETLINK_E_BP,\
									AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_LO_NETLINK_E_MASK)
#define RF_AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_LO_NETLINK_RSPCMD_2_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_LO_NETLINK_RSPCMD_2_0_BP,\
									AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_LO_NETLINK_RSPCMD_2_0_MASK)
#define WF_AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_LO_NETLINK_RSPCMD_2_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_LO_NETLINK_RSPCMD_2_0_BP,\
									AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_LO_NETLINK_RSPCMD_2_0_MASK)
#define RF_AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_LO_NETLINK_TGTID_1_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_LO_NETLINK_TGTID_1_0_BP,\
									AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_LO_NETLINK_TGTID_1_0_MASK)
#define WF_AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_LO_NETLINK_TGTID_1_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_LO_NETLINK_TGTID_1_0_BP,\
									AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_LO_NETLINK_TGTID_1_0_MASK)
#define RF_AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_LO_NETLINK_TGT_15_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_LO_NETLINK_TGT_15_0_BP,\
									AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_LO_NETLINK_TGT_15_0_MASK)
#define WF_AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_LO_NETLINK_TGT_15_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_LO_NETLINK_TGT_15_0_BP,\
									AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_LO_NETLINK_TGT_15_0_MASK)
#define RF_AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_LO_NETLINK_TR(mmr)      	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_LO_NETLINK_TR_BP,\
									AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_LO_NETLINK_TR_MASK)
#define WF_AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_LO_NETLINK_TR(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_LO_NETLINK_TR_BP,\
									AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_LO_NETLINK_TR_MASK)
#define RF_AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_LO_NETLINK_UNUSED_6(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_LO_NETLINK_UNUSED_6_BP,\
									AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_LO_NETLINK_UNUSED_6_MASK)
#define WF_AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_LO_NETLINK_UNUSED_6(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_LO_NETLINK_UNUSED_6_BP,\
									AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_LO_NETLINK_UNUSED_6_MASK)
#define RF_AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_LO_NETLINK_RC_2_0(mmr)  	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_LO_NETLINK_RC_2_0_BP,\
									AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_LO_NETLINK_RC_2_0_MASK)
#define WF_AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_LO_NETLINK_RC_2_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_LO_NETLINK_RC_2_0_BP,\
									AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_LO_NETLINK_RC_2_0_MASK)
#define RF_AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_LO_NETLINK_VC(mmr)      	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_LO_NETLINK_VC_BP,\
									AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_LO_NETLINK_VC_MASK)
#define WF_AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_LO_NETLINK_VC(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_LO_NETLINK_VC_BP,\
									AR_NL_LCLK_RSP_TILE7TONIC_LCLK_21_LO_NETLINK_VC_MASK)
#define RF_AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_HI_NETLINK_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_HI_NETLINK_UNUSED_191_128_BP,\
									AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_HI_NETLINK_UNUSED_191_128_MASK)
#define WF_AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_HI_NETLINK_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_HI_NETLINK_UNUSED_191_128_BP,\
									AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_HI_NETLINK_UNUSED_191_128_MASK)
#define RF_AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_MID_NETLINK_BLOCK(mmr)   	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_MID_NETLINK_BLOCK_BP,\
									AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_MID_NETLINK_BLOCK_MASK)
#define WF_AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_MID_NETLINK_BLOCK(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_MID_NETLINK_BLOCK_BP,\
									AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_MID_NETLINK_BLOCK_MASK)
#define RF_AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_MID_NETLINK_Q_PHCRDTS_7_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_MID_NETLINK_Q_PHCRDTS_7_0_BP,\
									AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_MID_NETLINK_Q_PHCRDTS_7_0_MASK)
#define WF_AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_MID_NETLINK_Q_PHCRDTS_7_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_MID_NETLINK_Q_PHCRDTS_7_0_BP,\
									AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_MID_NETLINK_Q_PHCRDTS_7_0_MASK)
#define RF_AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_MID_NETLINK_Q_CREDITS_7_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_MID_NETLINK_Q_CREDITS_7_0_BP,\
									AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_MID_NETLINK_Q_CREDITS_7_0_MASK)
#define WF_AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_MID_NETLINK_Q_CREDITS_7_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_MID_NETLINK_Q_CREDITS_7_0_BP,\
									AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_MID_NETLINK_Q_CREDITS_7_0_MASK)
#define RF_AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_MID_NETLINK_UNUSED_71(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_MID_NETLINK_UNUSED_71_BP,\
									AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_MID_NETLINK_UNUSED_71_MASK)
#define WF_AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_MID_NETLINK_UNUSED_71(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_MID_NETLINK_UNUSED_71_BP,\
									AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_MID_NETLINK_UNUSED_71_MASK)
#define RF_AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_MID_NETLINK_TR_BIT(mmr)  	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_MID_NETLINK_TR_BIT_BP,\
									AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_MID_NETLINK_TR_BIT_MASK)
#define WF_AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_MID_NETLINK_TR_BIT(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_MID_NETLINK_TR_BIT_BP,\
									AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_MID_NETLINK_TR_BIT_MASK)
#define RF_AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_MID_NETLINK_B_BIT(mmr)   	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_MID_NETLINK_B_BIT_BP,\
									AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_MID_NETLINK_B_BIT_MASK)
#define WF_AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_MID_NETLINK_B_BIT(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_MID_NETLINK_B_BIT_BP,\
									AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_MID_NETLINK_B_BIT_MASK)
#define RF_AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_MID_NETLINK_PKT_EOP(mmr) 	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_MID_NETLINK_PKT_EOP_BP,\
									AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_MID_NETLINK_PKT_EOP_MASK)
#define WF_AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_MID_NETLINK_PKT_EOP(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_MID_NETLINK_PKT_EOP_BP,\
									AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_MID_NETLINK_PKT_EOP_MASK)
#define RF_AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_MID_NETLINK_SND_EOP(mmr) 	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_MID_NETLINK_SND_EOP_BP,\
									AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_MID_NETLINK_SND_EOP_MASK)
#define WF_AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_MID_NETLINK_SND_EOP(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_MID_NETLINK_SND_EOP_BP,\
									AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_MID_NETLINK_SND_EOP_MASK)
#define RF_AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_MID_NETLINK_DATA(mmr)    	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_MID_NETLINK_DATA_BP,\
									AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_MID_NETLINK_DATA_MASK)
#define WF_AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_MID_NETLINK_DATA(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_MID_NETLINK_DATA_BP,\
									AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_MID_NETLINK_DATA_MASK)
#define RF_AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_MID_NETLINK_HEAD(mmr)    	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_MID_NETLINK_HEAD_BP,\
									AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_MID_NETLINK_HEAD_MASK)
#define WF_AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_MID_NETLINK_HEAD(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_MID_NETLINK_HEAD_BP,\
									AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_MID_NETLINK_HEAD_MASK)
#define RF_AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_LO_NETLINK_Q_PHIT_CNTR_7_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_LO_NETLINK_Q_PHIT_CNTR_7_0_BP,\
									AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_LO_NETLINK_Q_PHIT_CNTR_7_0_MASK)
#define WF_AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_LO_NETLINK_Q_PHIT_CNTR_7_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_LO_NETLINK_Q_PHIT_CNTR_7_0_BP,\
									AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_LO_NETLINK_Q_PHIT_CNTR_7_0_MASK)
#define RF_AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_LO_NETLINK_ECC_6_0(mmr)  	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_LO_NETLINK_ECC_6_0_BP,\
									AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_LO_NETLINK_ECC_6_0_MASK)
#define WF_AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_LO_NETLINK_ECC_6_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_LO_NETLINK_ECC_6_0_BP,\
									AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_LO_NETLINK_ECC_6_0_MASK)
#define RF_AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_LO_NETLINK_VALID(mmr)    	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_LO_NETLINK_VALID_BP,\
									AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_LO_NETLINK_VALID_MASK)
#define WF_AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_LO_NETLINK_VALID(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_LO_NETLINK_VALID_BP,\
									AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_LO_NETLINK_VALID_MASK)
#define RF_AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_LO_NETLINK_TAIL_OR_ADDR_27(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_LO_NETLINK_TAIL_OR_ADDR_27_BP,\
									AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_LO_NETLINK_TAIL_OR_ADDR_27_MASK)
#define WF_AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_LO_NETLINK_TAIL_OR_ADDR_27(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_LO_NETLINK_TAIL_OR_ADDR_27_BP,\
									AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_LO_NETLINK_TAIL_OR_ADDR_27_MASK)
#define RF_AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_LO_NETLINK_ADDR_26_6(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_LO_NETLINK_ADDR_26_6_BP,\
									AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_LO_NETLINK_ADDR_26_6_MASK)
#define WF_AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_LO_NETLINK_ADDR_26_6(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_LO_NETLINK_ADDR_26_6_BP,\
									AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_LO_NETLINK_ADDR_26_6_MASK)
#define RF_AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_LO_NETLINK_TGTID_1_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_LO_NETLINK_TGTID_1_0_BP,\
									AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_LO_NETLINK_TGTID_1_0_MASK)
#define WF_AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_LO_NETLINK_TGTID_1_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_LO_NETLINK_TGTID_1_0_BP,\
									AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_LO_NETLINK_TGTID_1_0_MASK)
#define RF_AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_LO_NETLINK_TGT_15_0(mmr) 	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_LO_NETLINK_TGT_15_0_BP,\
									AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_LO_NETLINK_TGT_15_0_MASK)
#define WF_AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_LO_NETLINK_TGT_15_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_LO_NETLINK_TGT_15_0_BP,\
									AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_LO_NETLINK_TGT_15_0_MASK)
#define RF_AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_LO_NETLINK_TR(mmr)       	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_LO_NETLINK_TR_BP,\
									AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_LO_NETLINK_TR_MASK)
#define WF_AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_LO_NETLINK_TR(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_LO_NETLINK_TR_BP,\
									AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_LO_NETLINK_TR_MASK)
#define RF_AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_LO_NETLINK_UNUSED_6(mmr) 	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_LO_NETLINK_UNUSED_6_BP,\
									AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_LO_NETLINK_UNUSED_6_MASK)
#define WF_AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_LO_NETLINK_UNUSED_6(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_LO_NETLINK_UNUSED_6_BP,\
									AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_LO_NETLINK_UNUSED_6_MASK)
#define RF_AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_LO_NETLINK_RC_2_0(mmr)   	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_LO_NETLINK_RC_2_0_BP,\
									AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_LO_NETLINK_RC_2_0_MASK)
#define WF_AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_LO_NETLINK_RC_2_0(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_LO_NETLINK_RC_2_0_BP,\
									AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_LO_NETLINK_RC_2_0_MASK)
#define RF_AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_LO_NETLINK_VC(mmr)       	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_LO_NETLINK_VC_BP,\
									AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_LO_NETLINK_VC_MASK)
#define WF_AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_LO_NETLINK_VC(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_LO_NETLINK_VC_BP,\
									AR_NL_LCLK_REQ_NICTOTILE0_LCLK_8_LO_NETLINK_VC_MASK)
#define RF_AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_HI_NETLINK_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_HI_NETLINK_UNUSED_191_128_BP,\
									AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_HI_NETLINK_UNUSED_191_128_MASK)
#define WF_AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_HI_NETLINK_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_HI_NETLINK_UNUSED_191_128_BP,\
									AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_HI_NETLINK_UNUSED_191_128_MASK)
#define RF_AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_MID_NETLINK_BLOCK(mmr)   	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_MID_NETLINK_BLOCK_BP,\
									AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_MID_NETLINK_BLOCK_MASK)
#define WF_AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_MID_NETLINK_BLOCK(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_MID_NETLINK_BLOCK_BP,\
									AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_MID_NETLINK_BLOCK_MASK)
#define RF_AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_MID_NETLINK_Q_PHCRDTS_7_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_MID_NETLINK_Q_PHCRDTS_7_0_BP,\
									AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_MID_NETLINK_Q_PHCRDTS_7_0_MASK)
#define WF_AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_MID_NETLINK_Q_PHCRDTS_7_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_MID_NETLINK_Q_PHCRDTS_7_0_BP,\
									AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_MID_NETLINK_Q_PHCRDTS_7_0_MASK)
#define RF_AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_MID_NETLINK_Q_CREDITS_7_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_MID_NETLINK_Q_CREDITS_7_0_BP,\
									AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_MID_NETLINK_Q_CREDITS_7_0_MASK)
#define WF_AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_MID_NETLINK_Q_CREDITS_7_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_MID_NETLINK_Q_CREDITS_7_0_BP,\
									AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_MID_NETLINK_Q_CREDITS_7_0_MASK)
#define RF_AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_MID_NETLINK_UNUSED_71(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_MID_NETLINK_UNUSED_71_BP,\
									AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_MID_NETLINK_UNUSED_71_MASK)
#define WF_AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_MID_NETLINK_UNUSED_71(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_MID_NETLINK_UNUSED_71_BP,\
									AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_MID_NETLINK_UNUSED_71_MASK)
#define RF_AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_MID_NETLINK_TR_BIT(mmr)  	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_MID_NETLINK_TR_BIT_BP,\
									AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_MID_NETLINK_TR_BIT_MASK)
#define WF_AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_MID_NETLINK_TR_BIT(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_MID_NETLINK_TR_BIT_BP,\
									AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_MID_NETLINK_TR_BIT_MASK)
#define RF_AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_MID_NETLINK_B_BIT(mmr)   	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_MID_NETLINK_B_BIT_BP,\
									AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_MID_NETLINK_B_BIT_MASK)
#define WF_AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_MID_NETLINK_B_BIT(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_MID_NETLINK_B_BIT_BP,\
									AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_MID_NETLINK_B_BIT_MASK)
#define RF_AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_MID_NETLINK_PKT_EOP(mmr) 	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_MID_NETLINK_PKT_EOP_BP,\
									AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_MID_NETLINK_PKT_EOP_MASK)
#define WF_AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_MID_NETLINK_PKT_EOP(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_MID_NETLINK_PKT_EOP_BP,\
									AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_MID_NETLINK_PKT_EOP_MASK)
#define RF_AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_MID_NETLINK_SND_EOP(mmr) 	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_MID_NETLINK_SND_EOP_BP,\
									AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_MID_NETLINK_SND_EOP_MASK)
#define WF_AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_MID_NETLINK_SND_EOP(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_MID_NETLINK_SND_EOP_BP,\
									AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_MID_NETLINK_SND_EOP_MASK)
#define RF_AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_MID_NETLINK_DATA(mmr)    	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_MID_NETLINK_DATA_BP,\
									AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_MID_NETLINK_DATA_MASK)
#define WF_AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_MID_NETLINK_DATA(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_MID_NETLINK_DATA_BP,\
									AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_MID_NETLINK_DATA_MASK)
#define RF_AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_MID_NETLINK_HEAD(mmr)    	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_MID_NETLINK_HEAD_BP,\
									AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_MID_NETLINK_HEAD_MASK)
#define WF_AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_MID_NETLINK_HEAD(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_MID_NETLINK_HEAD_BP,\
									AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_MID_NETLINK_HEAD_MASK)
#define RF_AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_LO_NETLINK_Q_PHIT_CNTR_7_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_LO_NETLINK_Q_PHIT_CNTR_7_0_BP,\
									AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_LO_NETLINK_Q_PHIT_CNTR_7_0_MASK)
#define WF_AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_LO_NETLINK_Q_PHIT_CNTR_7_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_LO_NETLINK_Q_PHIT_CNTR_7_0_BP,\
									AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_LO_NETLINK_Q_PHIT_CNTR_7_0_MASK)
#define RF_AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_LO_NETLINK_ECC_6_0(mmr)  	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_LO_NETLINK_ECC_6_0_BP,\
									AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_LO_NETLINK_ECC_6_0_MASK)
#define WF_AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_LO_NETLINK_ECC_6_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_LO_NETLINK_ECC_6_0_BP,\
									AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_LO_NETLINK_ECC_6_0_MASK)
#define RF_AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_LO_NETLINK_VALID(mmr)    	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_LO_NETLINK_VALID_BP,\
									AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_LO_NETLINK_VALID_MASK)
#define WF_AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_LO_NETLINK_VALID(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_LO_NETLINK_VALID_BP,\
									AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_LO_NETLINK_VALID_MASK)
#define RF_AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_LO_NETLINK_TAIL_OR_ADDR_27(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_LO_NETLINK_TAIL_OR_ADDR_27_BP,\
									AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_LO_NETLINK_TAIL_OR_ADDR_27_MASK)
#define WF_AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_LO_NETLINK_TAIL_OR_ADDR_27(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_LO_NETLINK_TAIL_OR_ADDR_27_BP,\
									AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_LO_NETLINK_TAIL_OR_ADDR_27_MASK)
#define RF_AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_LO_NETLINK_ADDR_26_6(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_LO_NETLINK_ADDR_26_6_BP,\
									AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_LO_NETLINK_ADDR_26_6_MASK)
#define WF_AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_LO_NETLINK_ADDR_26_6(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_LO_NETLINK_ADDR_26_6_BP,\
									AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_LO_NETLINK_ADDR_26_6_MASK)
#define RF_AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_LO_NETLINK_TGTID_1_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_LO_NETLINK_TGTID_1_0_BP,\
									AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_LO_NETLINK_TGTID_1_0_MASK)
#define WF_AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_LO_NETLINK_TGTID_1_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_LO_NETLINK_TGTID_1_0_BP,\
									AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_LO_NETLINK_TGTID_1_0_MASK)
#define RF_AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_LO_NETLINK_TGT_15_0(mmr) 	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_LO_NETLINK_TGT_15_0_BP,\
									AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_LO_NETLINK_TGT_15_0_MASK)
#define WF_AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_LO_NETLINK_TGT_15_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_LO_NETLINK_TGT_15_0_BP,\
									AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_LO_NETLINK_TGT_15_0_MASK)
#define RF_AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_LO_NETLINK_TR(mmr)       	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_LO_NETLINK_TR_BP,\
									AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_LO_NETLINK_TR_MASK)
#define WF_AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_LO_NETLINK_TR(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_LO_NETLINK_TR_BP,\
									AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_LO_NETLINK_TR_MASK)
#define RF_AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_LO_NETLINK_UNUSED_6(mmr) 	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_LO_NETLINK_UNUSED_6_BP,\
									AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_LO_NETLINK_UNUSED_6_MASK)
#define WF_AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_LO_NETLINK_UNUSED_6(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_LO_NETLINK_UNUSED_6_BP,\
									AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_LO_NETLINK_UNUSED_6_MASK)
#define RF_AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_LO_NETLINK_RC_2_0(mmr)   	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_LO_NETLINK_RC_2_0_BP,\
									AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_LO_NETLINK_RC_2_0_MASK)
#define WF_AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_LO_NETLINK_RC_2_0(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_LO_NETLINK_RC_2_0_BP,\
									AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_LO_NETLINK_RC_2_0_MASK)
#define RF_AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_LO_NETLINK_VC(mmr)       	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_LO_NETLINK_VC_BP,\
									AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_LO_NETLINK_VC_MASK)
#define WF_AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_LO_NETLINK_VC(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_LO_NETLINK_VC_BP,\
									AR_NL_LCLK_REQ_NICTOTILE1_LCLK_9_LO_NETLINK_VC_MASK)
#define RF_AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_HI_NETLINK_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_HI_NETLINK_UNUSED_191_128_BP,\
									AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_HI_NETLINK_UNUSED_191_128_MASK)
#define WF_AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_HI_NETLINK_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_HI_NETLINK_UNUSED_191_128_BP,\
									AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_HI_NETLINK_UNUSED_191_128_MASK)
#define RF_AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_MID_NETLINK_BLOCK(mmr)   	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_MID_NETLINK_BLOCK_BP,\
									AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_MID_NETLINK_BLOCK_MASK)
#define WF_AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_MID_NETLINK_BLOCK(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_MID_NETLINK_BLOCK_BP,\
									AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_MID_NETLINK_BLOCK_MASK)
#define RF_AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_MID_NETLINK_Q_PHCRDTS_7_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_MID_NETLINK_Q_PHCRDTS_7_0_BP,\
									AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_MID_NETLINK_Q_PHCRDTS_7_0_MASK)
#define WF_AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_MID_NETLINK_Q_PHCRDTS_7_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_MID_NETLINK_Q_PHCRDTS_7_0_BP,\
									AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_MID_NETLINK_Q_PHCRDTS_7_0_MASK)
#define RF_AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_MID_NETLINK_Q_CREDITS_7_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_MID_NETLINK_Q_CREDITS_7_0_BP,\
									AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_MID_NETLINK_Q_CREDITS_7_0_MASK)
#define WF_AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_MID_NETLINK_Q_CREDITS_7_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_MID_NETLINK_Q_CREDITS_7_0_BP,\
									AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_MID_NETLINK_Q_CREDITS_7_0_MASK)
#define RF_AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_MID_NETLINK_UNUSED_71(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_MID_NETLINK_UNUSED_71_BP,\
									AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_MID_NETLINK_UNUSED_71_MASK)
#define WF_AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_MID_NETLINK_UNUSED_71(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_MID_NETLINK_UNUSED_71_BP,\
									AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_MID_NETLINK_UNUSED_71_MASK)
#define RF_AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_MID_NETLINK_TR_BIT(mmr)  	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_MID_NETLINK_TR_BIT_BP,\
									AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_MID_NETLINK_TR_BIT_MASK)
#define WF_AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_MID_NETLINK_TR_BIT(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_MID_NETLINK_TR_BIT_BP,\
									AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_MID_NETLINK_TR_BIT_MASK)
#define RF_AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_MID_NETLINK_B_BIT(mmr)   	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_MID_NETLINK_B_BIT_BP,\
									AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_MID_NETLINK_B_BIT_MASK)
#define WF_AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_MID_NETLINK_B_BIT(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_MID_NETLINK_B_BIT_BP,\
									AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_MID_NETLINK_B_BIT_MASK)
#define RF_AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_MID_NETLINK_PKT_EOP(mmr) 	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_MID_NETLINK_PKT_EOP_BP,\
									AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_MID_NETLINK_PKT_EOP_MASK)
#define WF_AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_MID_NETLINK_PKT_EOP(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_MID_NETLINK_PKT_EOP_BP,\
									AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_MID_NETLINK_PKT_EOP_MASK)
#define RF_AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_MID_NETLINK_SND_EOP(mmr) 	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_MID_NETLINK_SND_EOP_BP,\
									AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_MID_NETLINK_SND_EOP_MASK)
#define WF_AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_MID_NETLINK_SND_EOP(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_MID_NETLINK_SND_EOP_BP,\
									AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_MID_NETLINK_SND_EOP_MASK)
#define RF_AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_MID_NETLINK_DATA(mmr)    	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_MID_NETLINK_DATA_BP,\
									AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_MID_NETLINK_DATA_MASK)
#define WF_AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_MID_NETLINK_DATA(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_MID_NETLINK_DATA_BP,\
									AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_MID_NETLINK_DATA_MASK)
#define RF_AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_MID_NETLINK_HEAD(mmr)    	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_MID_NETLINK_HEAD_BP,\
									AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_MID_NETLINK_HEAD_MASK)
#define WF_AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_MID_NETLINK_HEAD(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_MID_NETLINK_HEAD_BP,\
									AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_MID_NETLINK_HEAD_MASK)
#define RF_AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_LO_NETLINK_Q_PHIT_CNTR_7_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_LO_NETLINK_Q_PHIT_CNTR_7_0_BP,\
									AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_LO_NETLINK_Q_PHIT_CNTR_7_0_MASK)
#define WF_AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_LO_NETLINK_Q_PHIT_CNTR_7_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_LO_NETLINK_Q_PHIT_CNTR_7_0_BP,\
									AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_LO_NETLINK_Q_PHIT_CNTR_7_0_MASK)
#define RF_AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_LO_NETLINK_ECC_6_0(mmr)  	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_LO_NETLINK_ECC_6_0_BP,\
									AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_LO_NETLINK_ECC_6_0_MASK)
#define WF_AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_LO_NETLINK_ECC_6_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_LO_NETLINK_ECC_6_0_BP,\
									AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_LO_NETLINK_ECC_6_0_MASK)
#define RF_AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_LO_NETLINK_VALID(mmr)    	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_LO_NETLINK_VALID_BP,\
									AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_LO_NETLINK_VALID_MASK)
#define WF_AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_LO_NETLINK_VALID(mmr,v)  	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_LO_NETLINK_VALID_BP,\
									AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_LO_NETLINK_VALID_MASK)
#define RF_AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_LO_NETLINK_TAIL_OR_ADDR_27(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_LO_NETLINK_TAIL_OR_ADDR_27_BP,\
									AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_LO_NETLINK_TAIL_OR_ADDR_27_MASK)
#define WF_AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_LO_NETLINK_TAIL_OR_ADDR_27(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_LO_NETLINK_TAIL_OR_ADDR_27_BP,\
									AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_LO_NETLINK_TAIL_OR_ADDR_27_MASK)
#define RF_AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_LO_NETLINK_ADDR_26_6(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_LO_NETLINK_ADDR_26_6_BP,\
									AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_LO_NETLINK_ADDR_26_6_MASK)
#define WF_AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_LO_NETLINK_ADDR_26_6(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_LO_NETLINK_ADDR_26_6_BP,\
									AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_LO_NETLINK_ADDR_26_6_MASK)
#define RF_AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_LO_NETLINK_TGTID_1_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_LO_NETLINK_TGTID_1_0_BP,\
									AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_LO_NETLINK_TGTID_1_0_MASK)
#define WF_AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_LO_NETLINK_TGTID_1_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_LO_NETLINK_TGTID_1_0_BP,\
									AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_LO_NETLINK_TGTID_1_0_MASK)
#define RF_AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_LO_NETLINK_TGT_15_0(mmr) 	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_LO_NETLINK_TGT_15_0_BP,\
									AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_LO_NETLINK_TGT_15_0_MASK)
#define WF_AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_LO_NETLINK_TGT_15_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_LO_NETLINK_TGT_15_0_BP,\
									AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_LO_NETLINK_TGT_15_0_MASK)
#define RF_AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_LO_NETLINK_TR(mmr)       	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_LO_NETLINK_TR_BP,\
									AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_LO_NETLINK_TR_MASK)
#define WF_AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_LO_NETLINK_TR(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_LO_NETLINK_TR_BP,\
									AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_LO_NETLINK_TR_MASK)
#define RF_AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_LO_NETLINK_UNUSED_6(mmr) 	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_LO_NETLINK_UNUSED_6_BP,\
									AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_LO_NETLINK_UNUSED_6_MASK)
#define WF_AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_LO_NETLINK_UNUSED_6(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_LO_NETLINK_UNUSED_6_BP,\
									AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_LO_NETLINK_UNUSED_6_MASK)
#define RF_AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_LO_NETLINK_RC_2_0(mmr)   	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_LO_NETLINK_RC_2_0_BP,\
									AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_LO_NETLINK_RC_2_0_MASK)
#define WF_AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_LO_NETLINK_RC_2_0(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_LO_NETLINK_RC_2_0_BP,\
									AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_LO_NETLINK_RC_2_0_MASK)
#define RF_AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_LO_NETLINK_VC(mmr)       	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_LO_NETLINK_VC_BP,\
									AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_LO_NETLINK_VC_MASK)
#define WF_AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_LO_NETLINK_VC(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_LO_NETLINK_VC_BP,\
									AR_NL_LCLK_REQ_NICTOTILE2_LCLK_A_LO_NETLINK_VC_MASK)
#define RF_AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_HI_NETLINK_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_HI_NETLINK_UNUSED_191_128_BP,\
									AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_HI_NETLINK_UNUSED_191_128_MASK)
#define WF_AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_HI_NETLINK_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_HI_NETLINK_UNUSED_191_128_BP,\
									AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_HI_NETLINK_UNUSED_191_128_MASK)
#define RF_AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_MID_NETLINK_BLOCK(mmr)  	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_MID_NETLINK_BLOCK_BP,\
									AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_MID_NETLINK_BLOCK_MASK)
#define WF_AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_MID_NETLINK_BLOCK(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_MID_NETLINK_BLOCK_BP,\
									AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_MID_NETLINK_BLOCK_MASK)
#define RF_AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_MID_NETLINK_Q_PHCRDTS_7_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_MID_NETLINK_Q_PHCRDTS_7_0_BP,\
									AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_MID_NETLINK_Q_PHCRDTS_7_0_MASK)
#define WF_AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_MID_NETLINK_Q_PHCRDTS_7_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_MID_NETLINK_Q_PHCRDTS_7_0_BP,\
									AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_MID_NETLINK_Q_PHCRDTS_7_0_MASK)
#define RF_AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_MID_NETLINK_Q_CREDITS_7_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_MID_NETLINK_Q_CREDITS_7_0_BP,\
									AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_MID_NETLINK_Q_CREDITS_7_0_MASK)
#define WF_AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_MID_NETLINK_Q_CREDITS_7_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_MID_NETLINK_Q_CREDITS_7_0_BP,\
									AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_MID_NETLINK_Q_CREDITS_7_0_MASK)
#define RF_AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_MID_NETLINK_UNUSED_71(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_MID_NETLINK_UNUSED_71_BP,\
									AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_MID_NETLINK_UNUSED_71_MASK)
#define WF_AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_MID_NETLINK_UNUSED_71(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_MID_NETLINK_UNUSED_71_BP,\
									AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_MID_NETLINK_UNUSED_71_MASK)
#define RF_AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_MID_NETLINK_TR_BIT(mmr) 	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_MID_NETLINK_TR_BIT_BP,\
									AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_MID_NETLINK_TR_BIT_MASK)
#define WF_AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_MID_NETLINK_TR_BIT(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_MID_NETLINK_TR_BIT_BP,\
									AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_MID_NETLINK_TR_BIT_MASK)
#define RF_AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_MID_NETLINK_B_BIT(mmr)  	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_MID_NETLINK_B_BIT_BP,\
									AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_MID_NETLINK_B_BIT_MASK)
#define WF_AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_MID_NETLINK_B_BIT(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_MID_NETLINK_B_BIT_BP,\
									AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_MID_NETLINK_B_BIT_MASK)
#define RF_AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_MID_NETLINK_PKT_EOP(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_MID_NETLINK_PKT_EOP_BP,\
									AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_MID_NETLINK_PKT_EOP_MASK)
#define WF_AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_MID_NETLINK_PKT_EOP(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_MID_NETLINK_PKT_EOP_BP,\
									AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_MID_NETLINK_PKT_EOP_MASK)
#define RF_AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_MID_NETLINK_SND_EOP(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_MID_NETLINK_SND_EOP_BP,\
									AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_MID_NETLINK_SND_EOP_MASK)
#define WF_AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_MID_NETLINK_SND_EOP(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_MID_NETLINK_SND_EOP_BP,\
									AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_MID_NETLINK_SND_EOP_MASK)
#define RF_AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_MID_NETLINK_DATA(mmr)   	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_MID_NETLINK_DATA_BP,\
									AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_MID_NETLINK_DATA_MASK)
#define WF_AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_MID_NETLINK_DATA(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_MID_NETLINK_DATA_BP,\
									AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_MID_NETLINK_DATA_MASK)
#define RF_AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_MID_NETLINK_HEAD(mmr)   	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_MID_NETLINK_HEAD_BP,\
									AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_MID_NETLINK_HEAD_MASK)
#define WF_AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_MID_NETLINK_HEAD(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_MID_NETLINK_HEAD_BP,\
									AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_MID_NETLINK_HEAD_MASK)
#define RF_AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_LO_NETLINK_Q_PHIT_CNTR_7_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_LO_NETLINK_Q_PHIT_CNTR_7_0_BP,\
									AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_LO_NETLINK_Q_PHIT_CNTR_7_0_MASK)
#define WF_AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_LO_NETLINK_Q_PHIT_CNTR_7_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_LO_NETLINK_Q_PHIT_CNTR_7_0_BP,\
									AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_LO_NETLINK_Q_PHIT_CNTR_7_0_MASK)
#define RF_AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_LO_NETLINK_ECC_6_0(mmr) 	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_LO_NETLINK_ECC_6_0_BP,\
									AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_LO_NETLINK_ECC_6_0_MASK)
#define WF_AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_LO_NETLINK_ECC_6_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_LO_NETLINK_ECC_6_0_BP,\
									AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_LO_NETLINK_ECC_6_0_MASK)
#define RF_AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_LO_NETLINK_VALID(mmr)   	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_LO_NETLINK_VALID_BP,\
									AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_LO_NETLINK_VALID_MASK)
#define WF_AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_LO_NETLINK_VALID(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_LO_NETLINK_VALID_BP,\
									AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_LO_NETLINK_VALID_MASK)
#define RF_AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_LO_NETLINK_TAIL_OR_ADDR_27(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_LO_NETLINK_TAIL_OR_ADDR_27_BP,\
									AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_LO_NETLINK_TAIL_OR_ADDR_27_MASK)
#define WF_AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_LO_NETLINK_TAIL_OR_ADDR_27(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_LO_NETLINK_TAIL_OR_ADDR_27_BP,\
									AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_LO_NETLINK_TAIL_OR_ADDR_27_MASK)
#define RF_AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_LO_NETLINK_ADDR_26_6(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_LO_NETLINK_ADDR_26_6_BP,\
									AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_LO_NETLINK_ADDR_26_6_MASK)
#define WF_AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_LO_NETLINK_ADDR_26_6(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_LO_NETLINK_ADDR_26_6_BP,\
									AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_LO_NETLINK_ADDR_26_6_MASK)
#define RF_AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_LO_NETLINK_TGTID_1_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_LO_NETLINK_TGTID_1_0_BP,\
									AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_LO_NETLINK_TGTID_1_0_MASK)
#define WF_AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_LO_NETLINK_TGTID_1_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_LO_NETLINK_TGTID_1_0_BP,\
									AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_LO_NETLINK_TGTID_1_0_MASK)
#define RF_AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_LO_NETLINK_TGT_15_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_LO_NETLINK_TGT_15_0_BP,\
									AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_LO_NETLINK_TGT_15_0_MASK)
#define WF_AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_LO_NETLINK_TGT_15_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_LO_NETLINK_TGT_15_0_BP,\
									AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_LO_NETLINK_TGT_15_0_MASK)
#define RF_AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_LO_NETLINK_TR(mmr)      	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_LO_NETLINK_TR_BP,\
									AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_LO_NETLINK_TR_MASK)
#define WF_AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_LO_NETLINK_TR(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_LO_NETLINK_TR_BP,\
									AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_LO_NETLINK_TR_MASK)
#define RF_AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_LO_NETLINK_UNUSED_6(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_LO_NETLINK_UNUSED_6_BP,\
									AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_LO_NETLINK_UNUSED_6_MASK)
#define WF_AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_LO_NETLINK_UNUSED_6(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_LO_NETLINK_UNUSED_6_BP,\
									AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_LO_NETLINK_UNUSED_6_MASK)
#define RF_AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_LO_NETLINK_RC_2_0(mmr)  	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_LO_NETLINK_RC_2_0_BP,\
									AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_LO_NETLINK_RC_2_0_MASK)
#define WF_AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_LO_NETLINK_RC_2_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_LO_NETLINK_RC_2_0_BP,\
									AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_LO_NETLINK_RC_2_0_MASK)
#define RF_AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_LO_NETLINK_VC(mmr)      	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_LO_NETLINK_VC_BP,\
									AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_LO_NETLINK_VC_MASK)
#define WF_AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_LO_NETLINK_VC(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_LO_NETLINK_VC_BP,\
									AR_NL_LCLK_REQ_NICTOTILE3_LCLK_10_LO_NETLINK_VC_MASK)
#define RF_AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_HI_NETLINK_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_HI_NETLINK_UNUSED_191_128_BP,\
									AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_HI_NETLINK_UNUSED_191_128_MASK)
#define WF_AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_HI_NETLINK_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_HI_NETLINK_UNUSED_191_128_BP,\
									AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_HI_NETLINK_UNUSED_191_128_MASK)
#define RF_AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_MID_NETLINK_BLOCK(mmr)  	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_MID_NETLINK_BLOCK_BP,\
									AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_MID_NETLINK_BLOCK_MASK)
#define WF_AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_MID_NETLINK_BLOCK(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_MID_NETLINK_BLOCK_BP,\
									AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_MID_NETLINK_BLOCK_MASK)
#define RF_AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_MID_NETLINK_Q_PHCRDTS_7_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_MID_NETLINK_Q_PHCRDTS_7_0_BP,\
									AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_MID_NETLINK_Q_PHCRDTS_7_0_MASK)
#define WF_AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_MID_NETLINK_Q_PHCRDTS_7_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_MID_NETLINK_Q_PHCRDTS_7_0_BP,\
									AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_MID_NETLINK_Q_PHCRDTS_7_0_MASK)
#define RF_AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_MID_NETLINK_Q_CREDITS_7_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_MID_NETLINK_Q_CREDITS_7_0_BP,\
									AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_MID_NETLINK_Q_CREDITS_7_0_MASK)
#define WF_AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_MID_NETLINK_Q_CREDITS_7_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_MID_NETLINK_Q_CREDITS_7_0_BP,\
									AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_MID_NETLINK_Q_CREDITS_7_0_MASK)
#define RF_AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_MID_NETLINK_UNUSED_71(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_MID_NETLINK_UNUSED_71_BP,\
									AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_MID_NETLINK_UNUSED_71_MASK)
#define WF_AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_MID_NETLINK_UNUSED_71(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_MID_NETLINK_UNUSED_71_BP,\
									AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_MID_NETLINK_UNUSED_71_MASK)
#define RF_AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_MID_NETLINK_TR_BIT(mmr) 	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_MID_NETLINK_TR_BIT_BP,\
									AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_MID_NETLINK_TR_BIT_MASK)
#define WF_AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_MID_NETLINK_TR_BIT(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_MID_NETLINK_TR_BIT_BP,\
									AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_MID_NETLINK_TR_BIT_MASK)
#define RF_AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_MID_NETLINK_B_BIT(mmr)  	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_MID_NETLINK_B_BIT_BP,\
									AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_MID_NETLINK_B_BIT_MASK)
#define WF_AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_MID_NETLINK_B_BIT(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_MID_NETLINK_B_BIT_BP,\
									AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_MID_NETLINK_B_BIT_MASK)
#define RF_AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_MID_NETLINK_PKT_EOP(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_MID_NETLINK_PKT_EOP_BP,\
									AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_MID_NETLINK_PKT_EOP_MASK)
#define WF_AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_MID_NETLINK_PKT_EOP(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_MID_NETLINK_PKT_EOP_BP,\
									AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_MID_NETLINK_PKT_EOP_MASK)
#define RF_AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_MID_NETLINK_SND_EOP(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_MID_NETLINK_SND_EOP_BP,\
									AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_MID_NETLINK_SND_EOP_MASK)
#define WF_AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_MID_NETLINK_SND_EOP(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_MID_NETLINK_SND_EOP_BP,\
									AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_MID_NETLINK_SND_EOP_MASK)
#define RF_AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_MID_NETLINK_DATA(mmr)   	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_MID_NETLINK_DATA_BP,\
									AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_MID_NETLINK_DATA_MASK)
#define WF_AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_MID_NETLINK_DATA(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_MID_NETLINK_DATA_BP,\
									AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_MID_NETLINK_DATA_MASK)
#define RF_AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_MID_NETLINK_HEAD(mmr)   	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_MID_NETLINK_HEAD_BP,\
									AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_MID_NETLINK_HEAD_MASK)
#define WF_AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_MID_NETLINK_HEAD(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_MID_NETLINK_HEAD_BP,\
									AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_MID_NETLINK_HEAD_MASK)
#define RF_AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_LO_NETLINK_Q_PHIT_CNTR_7_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_LO_NETLINK_Q_PHIT_CNTR_7_0_BP,\
									AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_LO_NETLINK_Q_PHIT_CNTR_7_0_MASK)
#define WF_AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_LO_NETLINK_Q_PHIT_CNTR_7_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_LO_NETLINK_Q_PHIT_CNTR_7_0_BP,\
									AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_LO_NETLINK_Q_PHIT_CNTR_7_0_MASK)
#define RF_AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_LO_NETLINK_ECC_6_0(mmr) 	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_LO_NETLINK_ECC_6_0_BP,\
									AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_LO_NETLINK_ECC_6_0_MASK)
#define WF_AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_LO_NETLINK_ECC_6_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_LO_NETLINK_ECC_6_0_BP,\
									AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_LO_NETLINK_ECC_6_0_MASK)
#define RF_AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_LO_NETLINK_VALID(mmr)   	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_LO_NETLINK_VALID_BP,\
									AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_LO_NETLINK_VALID_MASK)
#define WF_AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_LO_NETLINK_VALID(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_LO_NETLINK_VALID_BP,\
									AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_LO_NETLINK_VALID_MASK)
#define RF_AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_LO_NETLINK_TAIL_OR_ADDR_27(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_LO_NETLINK_TAIL_OR_ADDR_27_BP,\
									AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_LO_NETLINK_TAIL_OR_ADDR_27_MASK)
#define WF_AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_LO_NETLINK_TAIL_OR_ADDR_27(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_LO_NETLINK_TAIL_OR_ADDR_27_BP,\
									AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_LO_NETLINK_TAIL_OR_ADDR_27_MASK)
#define RF_AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_LO_NETLINK_ADDR_26_6(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_LO_NETLINK_ADDR_26_6_BP,\
									AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_LO_NETLINK_ADDR_26_6_MASK)
#define WF_AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_LO_NETLINK_ADDR_26_6(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_LO_NETLINK_ADDR_26_6_BP,\
									AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_LO_NETLINK_ADDR_26_6_MASK)
#define RF_AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_LO_NETLINK_TGTID_1_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_LO_NETLINK_TGTID_1_0_BP,\
									AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_LO_NETLINK_TGTID_1_0_MASK)
#define WF_AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_LO_NETLINK_TGTID_1_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_LO_NETLINK_TGTID_1_0_BP,\
									AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_LO_NETLINK_TGTID_1_0_MASK)
#define RF_AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_LO_NETLINK_TGT_15_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_LO_NETLINK_TGT_15_0_BP,\
									AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_LO_NETLINK_TGT_15_0_MASK)
#define WF_AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_LO_NETLINK_TGT_15_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_LO_NETLINK_TGT_15_0_BP,\
									AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_LO_NETLINK_TGT_15_0_MASK)
#define RF_AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_LO_NETLINK_TR(mmr)      	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_LO_NETLINK_TR_BP,\
									AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_LO_NETLINK_TR_MASK)
#define WF_AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_LO_NETLINK_TR(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_LO_NETLINK_TR_BP,\
									AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_LO_NETLINK_TR_MASK)
#define RF_AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_LO_NETLINK_UNUSED_6(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_LO_NETLINK_UNUSED_6_BP,\
									AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_LO_NETLINK_UNUSED_6_MASK)
#define WF_AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_LO_NETLINK_UNUSED_6(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_LO_NETLINK_UNUSED_6_BP,\
									AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_LO_NETLINK_UNUSED_6_MASK)
#define RF_AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_LO_NETLINK_RC_2_0(mmr)  	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_LO_NETLINK_RC_2_0_BP,\
									AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_LO_NETLINK_RC_2_0_MASK)
#define WF_AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_LO_NETLINK_RC_2_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_LO_NETLINK_RC_2_0_BP,\
									AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_LO_NETLINK_RC_2_0_MASK)
#define RF_AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_LO_NETLINK_VC(mmr)      	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_LO_NETLINK_VC_BP,\
									AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_LO_NETLINK_VC_MASK)
#define WF_AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_LO_NETLINK_VC(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_LO_NETLINK_VC_BP,\
									AR_NL_LCLK_REQ_NICTOTILE4_LCLK_22_LO_NETLINK_VC_MASK)
#define RF_AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_HI_NETLINK_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_HI_NETLINK_UNUSED_191_128_BP,\
									AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_HI_NETLINK_UNUSED_191_128_MASK)
#define WF_AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_HI_NETLINK_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_HI_NETLINK_UNUSED_191_128_BP,\
									AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_HI_NETLINK_UNUSED_191_128_MASK)
#define RF_AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_MID_NETLINK_BLOCK(mmr)  	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_MID_NETLINK_BLOCK_BP,\
									AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_MID_NETLINK_BLOCK_MASK)
#define WF_AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_MID_NETLINK_BLOCK(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_MID_NETLINK_BLOCK_BP,\
									AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_MID_NETLINK_BLOCK_MASK)
#define RF_AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_MID_NETLINK_Q_PHCRDTS_7_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_MID_NETLINK_Q_PHCRDTS_7_0_BP,\
									AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_MID_NETLINK_Q_PHCRDTS_7_0_MASK)
#define WF_AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_MID_NETLINK_Q_PHCRDTS_7_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_MID_NETLINK_Q_PHCRDTS_7_0_BP,\
									AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_MID_NETLINK_Q_PHCRDTS_7_0_MASK)
#define RF_AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_MID_NETLINK_Q_CREDITS_7_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_MID_NETLINK_Q_CREDITS_7_0_BP,\
									AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_MID_NETLINK_Q_CREDITS_7_0_MASK)
#define WF_AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_MID_NETLINK_Q_CREDITS_7_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_MID_NETLINK_Q_CREDITS_7_0_BP,\
									AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_MID_NETLINK_Q_CREDITS_7_0_MASK)
#define RF_AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_MID_NETLINK_UNUSED_71(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_MID_NETLINK_UNUSED_71_BP,\
									AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_MID_NETLINK_UNUSED_71_MASK)
#define WF_AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_MID_NETLINK_UNUSED_71(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_MID_NETLINK_UNUSED_71_BP,\
									AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_MID_NETLINK_UNUSED_71_MASK)
#define RF_AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_MID_NETLINK_TR_BIT(mmr) 	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_MID_NETLINK_TR_BIT_BP,\
									AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_MID_NETLINK_TR_BIT_MASK)
#define WF_AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_MID_NETLINK_TR_BIT(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_MID_NETLINK_TR_BIT_BP,\
									AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_MID_NETLINK_TR_BIT_MASK)
#define RF_AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_MID_NETLINK_B_BIT(mmr)  	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_MID_NETLINK_B_BIT_BP,\
									AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_MID_NETLINK_B_BIT_MASK)
#define WF_AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_MID_NETLINK_B_BIT(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_MID_NETLINK_B_BIT_BP,\
									AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_MID_NETLINK_B_BIT_MASK)
#define RF_AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_MID_NETLINK_PKT_EOP(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_MID_NETLINK_PKT_EOP_BP,\
									AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_MID_NETLINK_PKT_EOP_MASK)
#define WF_AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_MID_NETLINK_PKT_EOP(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_MID_NETLINK_PKT_EOP_BP,\
									AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_MID_NETLINK_PKT_EOP_MASK)
#define RF_AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_MID_NETLINK_SND_EOP(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_MID_NETLINK_SND_EOP_BP,\
									AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_MID_NETLINK_SND_EOP_MASK)
#define WF_AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_MID_NETLINK_SND_EOP(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_MID_NETLINK_SND_EOP_BP,\
									AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_MID_NETLINK_SND_EOP_MASK)
#define RF_AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_MID_NETLINK_DATA(mmr)   	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_MID_NETLINK_DATA_BP,\
									AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_MID_NETLINK_DATA_MASK)
#define WF_AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_MID_NETLINK_DATA(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_MID_NETLINK_DATA_BP,\
									AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_MID_NETLINK_DATA_MASK)
#define RF_AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_MID_NETLINK_HEAD(mmr)   	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_MID_NETLINK_HEAD_BP,\
									AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_MID_NETLINK_HEAD_MASK)
#define WF_AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_MID_NETLINK_HEAD(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_MID_NETLINK_HEAD_BP,\
									AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_MID_NETLINK_HEAD_MASK)
#define RF_AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_LO_NETLINK_Q_PHIT_CNTR_7_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_LO_NETLINK_Q_PHIT_CNTR_7_0_BP,\
									AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_LO_NETLINK_Q_PHIT_CNTR_7_0_MASK)
#define WF_AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_LO_NETLINK_Q_PHIT_CNTR_7_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_LO_NETLINK_Q_PHIT_CNTR_7_0_BP,\
									AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_LO_NETLINK_Q_PHIT_CNTR_7_0_MASK)
#define RF_AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_LO_NETLINK_ECC_6_0(mmr) 	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_LO_NETLINK_ECC_6_0_BP,\
									AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_LO_NETLINK_ECC_6_0_MASK)
#define WF_AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_LO_NETLINK_ECC_6_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_LO_NETLINK_ECC_6_0_BP,\
									AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_LO_NETLINK_ECC_6_0_MASK)
#define RF_AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_LO_NETLINK_VALID(mmr)   	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_LO_NETLINK_VALID_BP,\
									AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_LO_NETLINK_VALID_MASK)
#define WF_AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_LO_NETLINK_VALID(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_LO_NETLINK_VALID_BP,\
									AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_LO_NETLINK_VALID_MASK)
#define RF_AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_LO_NETLINK_TAIL_OR_ADDR_27(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_LO_NETLINK_TAIL_OR_ADDR_27_BP,\
									AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_LO_NETLINK_TAIL_OR_ADDR_27_MASK)
#define WF_AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_LO_NETLINK_TAIL_OR_ADDR_27(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_LO_NETLINK_TAIL_OR_ADDR_27_BP,\
									AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_LO_NETLINK_TAIL_OR_ADDR_27_MASK)
#define RF_AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_LO_NETLINK_ADDR_26_6(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_LO_NETLINK_ADDR_26_6_BP,\
									AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_LO_NETLINK_ADDR_26_6_MASK)
#define WF_AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_LO_NETLINK_ADDR_26_6(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_LO_NETLINK_ADDR_26_6_BP,\
									AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_LO_NETLINK_ADDR_26_6_MASK)
#define RF_AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_LO_NETLINK_TGTID_1_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_LO_NETLINK_TGTID_1_0_BP,\
									AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_LO_NETLINK_TGTID_1_0_MASK)
#define WF_AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_LO_NETLINK_TGTID_1_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_LO_NETLINK_TGTID_1_0_BP,\
									AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_LO_NETLINK_TGTID_1_0_MASK)
#define RF_AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_LO_NETLINK_TGT_15_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_LO_NETLINK_TGT_15_0_BP,\
									AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_LO_NETLINK_TGT_15_0_MASK)
#define WF_AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_LO_NETLINK_TGT_15_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_LO_NETLINK_TGT_15_0_BP,\
									AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_LO_NETLINK_TGT_15_0_MASK)
#define RF_AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_LO_NETLINK_TR(mmr)      	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_LO_NETLINK_TR_BP,\
									AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_LO_NETLINK_TR_MASK)
#define WF_AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_LO_NETLINK_TR(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_LO_NETLINK_TR_BP,\
									AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_LO_NETLINK_TR_MASK)
#define RF_AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_LO_NETLINK_UNUSED_6(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_LO_NETLINK_UNUSED_6_BP,\
									AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_LO_NETLINK_UNUSED_6_MASK)
#define WF_AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_LO_NETLINK_UNUSED_6(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_LO_NETLINK_UNUSED_6_BP,\
									AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_LO_NETLINK_UNUSED_6_MASK)
#define RF_AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_LO_NETLINK_RC_2_0(mmr)  	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_LO_NETLINK_RC_2_0_BP,\
									AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_LO_NETLINK_RC_2_0_MASK)
#define WF_AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_LO_NETLINK_RC_2_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_LO_NETLINK_RC_2_0_BP,\
									AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_LO_NETLINK_RC_2_0_MASK)
#define RF_AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_LO_NETLINK_VC(mmr)      	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_LO_NETLINK_VC_BP,\
									AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_LO_NETLINK_VC_MASK)
#define WF_AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_LO_NETLINK_VC(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_LO_NETLINK_VC_BP,\
									AR_NL_LCLK_REQ_NICTOTILE5_LCLK_23_LO_NETLINK_VC_MASK)
#define RF_AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_HI_NETLINK_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_HI_NETLINK_UNUSED_191_128_BP,\
									AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_HI_NETLINK_UNUSED_191_128_MASK)
#define WF_AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_HI_NETLINK_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_HI_NETLINK_UNUSED_191_128_BP,\
									AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_HI_NETLINK_UNUSED_191_128_MASK)
#define RF_AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_MID_NETLINK_BLOCK(mmr)  	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_MID_NETLINK_BLOCK_BP,\
									AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_MID_NETLINK_BLOCK_MASK)
#define WF_AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_MID_NETLINK_BLOCK(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_MID_NETLINK_BLOCK_BP,\
									AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_MID_NETLINK_BLOCK_MASK)
#define RF_AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_MID_NETLINK_Q_PHCRDTS_7_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_MID_NETLINK_Q_PHCRDTS_7_0_BP,\
									AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_MID_NETLINK_Q_PHCRDTS_7_0_MASK)
#define WF_AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_MID_NETLINK_Q_PHCRDTS_7_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_MID_NETLINK_Q_PHCRDTS_7_0_BP,\
									AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_MID_NETLINK_Q_PHCRDTS_7_0_MASK)
#define RF_AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_MID_NETLINK_Q_CREDITS_7_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_MID_NETLINK_Q_CREDITS_7_0_BP,\
									AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_MID_NETLINK_Q_CREDITS_7_0_MASK)
#define WF_AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_MID_NETLINK_Q_CREDITS_7_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_MID_NETLINK_Q_CREDITS_7_0_BP,\
									AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_MID_NETLINK_Q_CREDITS_7_0_MASK)
#define RF_AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_MID_NETLINK_UNUSED_71(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_MID_NETLINK_UNUSED_71_BP,\
									AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_MID_NETLINK_UNUSED_71_MASK)
#define WF_AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_MID_NETLINK_UNUSED_71(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_MID_NETLINK_UNUSED_71_BP,\
									AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_MID_NETLINK_UNUSED_71_MASK)
#define RF_AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_MID_NETLINK_TR_BIT(mmr) 	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_MID_NETLINK_TR_BIT_BP,\
									AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_MID_NETLINK_TR_BIT_MASK)
#define WF_AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_MID_NETLINK_TR_BIT(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_MID_NETLINK_TR_BIT_BP,\
									AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_MID_NETLINK_TR_BIT_MASK)
#define RF_AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_MID_NETLINK_B_BIT(mmr)  	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_MID_NETLINK_B_BIT_BP,\
									AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_MID_NETLINK_B_BIT_MASK)
#define WF_AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_MID_NETLINK_B_BIT(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_MID_NETLINK_B_BIT_BP,\
									AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_MID_NETLINK_B_BIT_MASK)
#define RF_AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_MID_NETLINK_PKT_EOP(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_MID_NETLINK_PKT_EOP_BP,\
									AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_MID_NETLINK_PKT_EOP_MASK)
#define WF_AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_MID_NETLINK_PKT_EOP(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_MID_NETLINK_PKT_EOP_BP,\
									AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_MID_NETLINK_PKT_EOP_MASK)
#define RF_AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_MID_NETLINK_SND_EOP(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_MID_NETLINK_SND_EOP_BP,\
									AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_MID_NETLINK_SND_EOP_MASK)
#define WF_AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_MID_NETLINK_SND_EOP(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_MID_NETLINK_SND_EOP_BP,\
									AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_MID_NETLINK_SND_EOP_MASK)
#define RF_AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_MID_NETLINK_DATA(mmr)   	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_MID_NETLINK_DATA_BP,\
									AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_MID_NETLINK_DATA_MASK)
#define WF_AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_MID_NETLINK_DATA(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_MID_NETLINK_DATA_BP,\
									AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_MID_NETLINK_DATA_MASK)
#define RF_AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_MID_NETLINK_HEAD(mmr)   	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_MID_NETLINK_HEAD_BP,\
									AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_MID_NETLINK_HEAD_MASK)
#define WF_AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_MID_NETLINK_HEAD(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_MID_NETLINK_HEAD_BP,\
									AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_MID_NETLINK_HEAD_MASK)
#define RF_AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_LO_NETLINK_Q_PHIT_CNTR_7_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_LO_NETLINK_Q_PHIT_CNTR_7_0_BP,\
									AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_LO_NETLINK_Q_PHIT_CNTR_7_0_MASK)
#define WF_AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_LO_NETLINK_Q_PHIT_CNTR_7_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_LO_NETLINK_Q_PHIT_CNTR_7_0_BP,\
									AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_LO_NETLINK_Q_PHIT_CNTR_7_0_MASK)
#define RF_AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_LO_NETLINK_ECC_6_0(mmr) 	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_LO_NETLINK_ECC_6_0_BP,\
									AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_LO_NETLINK_ECC_6_0_MASK)
#define WF_AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_LO_NETLINK_ECC_6_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_LO_NETLINK_ECC_6_0_BP,\
									AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_LO_NETLINK_ECC_6_0_MASK)
#define RF_AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_LO_NETLINK_VALID(mmr)   	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_LO_NETLINK_VALID_BP,\
									AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_LO_NETLINK_VALID_MASK)
#define WF_AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_LO_NETLINK_VALID(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_LO_NETLINK_VALID_BP,\
									AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_LO_NETLINK_VALID_MASK)
#define RF_AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_LO_NETLINK_TAIL_OR_ADDR_27(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_LO_NETLINK_TAIL_OR_ADDR_27_BP,\
									AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_LO_NETLINK_TAIL_OR_ADDR_27_MASK)
#define WF_AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_LO_NETLINK_TAIL_OR_ADDR_27(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_LO_NETLINK_TAIL_OR_ADDR_27_BP,\
									AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_LO_NETLINK_TAIL_OR_ADDR_27_MASK)
#define RF_AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_LO_NETLINK_ADDR_26_6(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_LO_NETLINK_ADDR_26_6_BP,\
									AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_LO_NETLINK_ADDR_26_6_MASK)
#define WF_AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_LO_NETLINK_ADDR_26_6(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_LO_NETLINK_ADDR_26_6_BP,\
									AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_LO_NETLINK_ADDR_26_6_MASK)
#define RF_AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_LO_NETLINK_TGTID_1_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_LO_NETLINK_TGTID_1_0_BP,\
									AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_LO_NETLINK_TGTID_1_0_MASK)
#define WF_AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_LO_NETLINK_TGTID_1_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_LO_NETLINK_TGTID_1_0_BP,\
									AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_LO_NETLINK_TGTID_1_0_MASK)
#define RF_AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_LO_NETLINK_TGT_15_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_LO_NETLINK_TGT_15_0_BP,\
									AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_LO_NETLINK_TGT_15_0_MASK)
#define WF_AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_LO_NETLINK_TGT_15_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_LO_NETLINK_TGT_15_0_BP,\
									AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_LO_NETLINK_TGT_15_0_MASK)
#define RF_AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_LO_NETLINK_TR(mmr)      	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_LO_NETLINK_TR_BP,\
									AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_LO_NETLINK_TR_MASK)
#define WF_AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_LO_NETLINK_TR(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_LO_NETLINK_TR_BP,\
									AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_LO_NETLINK_TR_MASK)
#define RF_AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_LO_NETLINK_UNUSED_6(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_LO_NETLINK_UNUSED_6_BP,\
									AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_LO_NETLINK_UNUSED_6_MASK)
#define WF_AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_LO_NETLINK_UNUSED_6(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_LO_NETLINK_UNUSED_6_BP,\
									AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_LO_NETLINK_UNUSED_6_MASK)
#define RF_AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_LO_NETLINK_RC_2_0(mmr)  	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_LO_NETLINK_RC_2_0_BP,\
									AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_LO_NETLINK_RC_2_0_MASK)
#define WF_AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_LO_NETLINK_RC_2_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_LO_NETLINK_RC_2_0_BP,\
									AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_LO_NETLINK_RC_2_0_MASK)
#define RF_AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_LO_NETLINK_VC(mmr)      	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_LO_NETLINK_VC_BP,\
									AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_LO_NETLINK_VC_MASK)
#define WF_AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_LO_NETLINK_VC(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_LO_NETLINK_VC_BP,\
									AR_NL_LCLK_REQ_NICTOTILE6_LCLK_24_LO_NETLINK_VC_MASK)
#define RF_AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_HI_NETLINK_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_HI_NETLINK_UNUSED_191_128_BP,\
									AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_HI_NETLINK_UNUSED_191_128_MASK)
#define WF_AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_HI_NETLINK_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_HI_NETLINK_UNUSED_191_128_BP,\
									AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_HI_NETLINK_UNUSED_191_128_MASK)
#define RF_AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_MID_NETLINK_BLOCK(mmr)  	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_MID_NETLINK_BLOCK_BP,\
									AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_MID_NETLINK_BLOCK_MASK)
#define WF_AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_MID_NETLINK_BLOCK(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_MID_NETLINK_BLOCK_BP,\
									AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_MID_NETLINK_BLOCK_MASK)
#define RF_AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_MID_NETLINK_Q_PHCRDTS_7_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_MID_NETLINK_Q_PHCRDTS_7_0_BP,\
									AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_MID_NETLINK_Q_PHCRDTS_7_0_MASK)
#define WF_AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_MID_NETLINK_Q_PHCRDTS_7_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_MID_NETLINK_Q_PHCRDTS_7_0_BP,\
									AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_MID_NETLINK_Q_PHCRDTS_7_0_MASK)
#define RF_AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_MID_NETLINK_Q_CREDITS_7_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_MID_NETLINK_Q_CREDITS_7_0_BP,\
									AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_MID_NETLINK_Q_CREDITS_7_0_MASK)
#define WF_AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_MID_NETLINK_Q_CREDITS_7_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_MID_NETLINK_Q_CREDITS_7_0_BP,\
									AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_MID_NETLINK_Q_CREDITS_7_0_MASK)
#define RF_AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_MID_NETLINK_UNUSED_71(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_MID_NETLINK_UNUSED_71_BP,\
									AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_MID_NETLINK_UNUSED_71_MASK)
#define WF_AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_MID_NETLINK_UNUSED_71(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_MID_NETLINK_UNUSED_71_BP,\
									AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_MID_NETLINK_UNUSED_71_MASK)
#define RF_AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_MID_NETLINK_TR_BIT(mmr) 	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_MID_NETLINK_TR_BIT_BP,\
									AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_MID_NETLINK_TR_BIT_MASK)
#define WF_AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_MID_NETLINK_TR_BIT(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_MID_NETLINK_TR_BIT_BP,\
									AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_MID_NETLINK_TR_BIT_MASK)
#define RF_AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_MID_NETLINK_B_BIT(mmr)  	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_MID_NETLINK_B_BIT_BP,\
									AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_MID_NETLINK_B_BIT_MASK)
#define WF_AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_MID_NETLINK_B_BIT(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_MID_NETLINK_B_BIT_BP,\
									AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_MID_NETLINK_B_BIT_MASK)
#define RF_AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_MID_NETLINK_PKT_EOP(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_MID_NETLINK_PKT_EOP_BP,\
									AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_MID_NETLINK_PKT_EOP_MASK)
#define WF_AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_MID_NETLINK_PKT_EOP(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_MID_NETLINK_PKT_EOP_BP,\
									AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_MID_NETLINK_PKT_EOP_MASK)
#define RF_AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_MID_NETLINK_SND_EOP(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_MID_NETLINK_SND_EOP_BP,\
									AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_MID_NETLINK_SND_EOP_MASK)
#define WF_AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_MID_NETLINK_SND_EOP(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_MID_NETLINK_SND_EOP_BP,\
									AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_MID_NETLINK_SND_EOP_MASK)
#define RF_AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_MID_NETLINK_DATA(mmr)   	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_MID_NETLINK_DATA_BP,\
									AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_MID_NETLINK_DATA_MASK)
#define WF_AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_MID_NETLINK_DATA(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_MID_NETLINK_DATA_BP,\
									AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_MID_NETLINK_DATA_MASK)
#define RF_AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_MID_NETLINK_HEAD(mmr)   	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_MID_NETLINK_HEAD_BP,\
									AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_MID_NETLINK_HEAD_MASK)
#define WF_AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_MID_NETLINK_HEAD(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_MID_NETLINK_HEAD_BP,\
									AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_MID_NETLINK_HEAD_MASK)
#define RF_AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_LO_NETLINK_Q_PHIT_CNTR_7_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_LO_NETLINK_Q_PHIT_CNTR_7_0_BP,\
									AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_LO_NETLINK_Q_PHIT_CNTR_7_0_MASK)
#define WF_AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_LO_NETLINK_Q_PHIT_CNTR_7_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_LO_NETLINK_Q_PHIT_CNTR_7_0_BP,\
									AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_LO_NETLINK_Q_PHIT_CNTR_7_0_MASK)
#define RF_AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_LO_NETLINK_ECC_6_0(mmr) 	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_LO_NETLINK_ECC_6_0_BP,\
									AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_LO_NETLINK_ECC_6_0_MASK)
#define WF_AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_LO_NETLINK_ECC_6_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_LO_NETLINK_ECC_6_0_BP,\
									AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_LO_NETLINK_ECC_6_0_MASK)
#define RF_AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_LO_NETLINK_VALID(mmr)   	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_LO_NETLINK_VALID_BP,\
									AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_LO_NETLINK_VALID_MASK)
#define WF_AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_LO_NETLINK_VALID(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_LO_NETLINK_VALID_BP,\
									AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_LO_NETLINK_VALID_MASK)
#define RF_AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_LO_NETLINK_TAIL_OR_ADDR_27(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_LO_NETLINK_TAIL_OR_ADDR_27_BP,\
									AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_LO_NETLINK_TAIL_OR_ADDR_27_MASK)
#define WF_AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_LO_NETLINK_TAIL_OR_ADDR_27(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_LO_NETLINK_TAIL_OR_ADDR_27_BP,\
									AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_LO_NETLINK_TAIL_OR_ADDR_27_MASK)
#define RF_AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_LO_NETLINK_ADDR_26_6(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_LO_NETLINK_ADDR_26_6_BP,\
									AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_LO_NETLINK_ADDR_26_6_MASK)
#define WF_AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_LO_NETLINK_ADDR_26_6(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_LO_NETLINK_ADDR_26_6_BP,\
									AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_LO_NETLINK_ADDR_26_6_MASK)
#define RF_AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_LO_NETLINK_TGTID_1_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_LO_NETLINK_TGTID_1_0_BP,\
									AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_LO_NETLINK_TGTID_1_0_MASK)
#define WF_AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_LO_NETLINK_TGTID_1_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_LO_NETLINK_TGTID_1_0_BP,\
									AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_LO_NETLINK_TGTID_1_0_MASK)
#define RF_AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_LO_NETLINK_TGT_15_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_LO_NETLINK_TGT_15_0_BP,\
									AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_LO_NETLINK_TGT_15_0_MASK)
#define WF_AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_LO_NETLINK_TGT_15_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_LO_NETLINK_TGT_15_0_BP,\
									AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_LO_NETLINK_TGT_15_0_MASK)
#define RF_AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_LO_NETLINK_TR(mmr)      	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_LO_NETLINK_TR_BP,\
									AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_LO_NETLINK_TR_MASK)
#define WF_AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_LO_NETLINK_TR(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_LO_NETLINK_TR_BP,\
									AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_LO_NETLINK_TR_MASK)
#define RF_AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_LO_NETLINK_UNUSED_6(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_LO_NETLINK_UNUSED_6_BP,\
									AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_LO_NETLINK_UNUSED_6_MASK)
#define WF_AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_LO_NETLINK_UNUSED_6(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_LO_NETLINK_UNUSED_6_BP,\
									AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_LO_NETLINK_UNUSED_6_MASK)
#define RF_AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_LO_NETLINK_RC_2_0(mmr)  	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_LO_NETLINK_RC_2_0_BP,\
									AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_LO_NETLINK_RC_2_0_MASK)
#define WF_AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_LO_NETLINK_RC_2_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_LO_NETLINK_RC_2_0_BP,\
									AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_LO_NETLINK_RC_2_0_MASK)
#define RF_AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_LO_NETLINK_VC(mmr)      	RD_FIELD(mmr,\
									AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_LO_NETLINK_VC_BP,\
									AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_LO_NETLINK_VC_MASK)
#define WF_AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_LO_NETLINK_VC(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_LO_NETLINK_VC_BP,\
									AR_NL_LCLK_REQ_NICTOTILE7_LCLK_25_LO_NETLINK_VC_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_HI_NETLINK_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_HI_NETLINK_UNUSED_191_128_BP,\
									AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_HI_NETLINK_UNUSED_191_128_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_HI_NETLINK_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_HI_NETLINK_UNUSED_191_128_BP,\
									AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_HI_NETLINK_UNUSED_191_128_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_MID_NETLINK_BLOCK(mmr)  	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_MID_NETLINK_BLOCK_BP,\
									AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_MID_NETLINK_BLOCK_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_MID_NETLINK_BLOCK(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_MID_NETLINK_BLOCK_BP,\
									AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_MID_NETLINK_BLOCK_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_MID_NETLINK_Q_PHCRDTS_7_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_MID_NETLINK_Q_PHCRDTS_7_0_BP,\
									AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_MID_NETLINK_Q_PHCRDTS_7_0_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_MID_NETLINK_Q_PHCRDTS_7_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_MID_NETLINK_Q_PHCRDTS_7_0_BP,\
									AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_MID_NETLINK_Q_PHCRDTS_7_0_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_MID_NETLINK_Q_CREDITS_7_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_MID_NETLINK_Q_CREDITS_7_0_BP,\
									AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_MID_NETLINK_Q_CREDITS_7_0_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_MID_NETLINK_Q_CREDITS_7_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_MID_NETLINK_Q_CREDITS_7_0_BP,\
									AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_MID_NETLINK_Q_CREDITS_7_0_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_MID_NETLINK_UNUSED_71(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_MID_NETLINK_UNUSED_71_BP,\
									AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_MID_NETLINK_UNUSED_71_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_MID_NETLINK_UNUSED_71(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_MID_NETLINK_UNUSED_71_BP,\
									AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_MID_NETLINK_UNUSED_71_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_MID_NETLINK_SGL_HD(mmr) 	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_MID_NETLINK_SGL_HD_BP,\
									AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_MID_NETLINK_SGL_HD_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_MID_NETLINK_SGL_HD(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_MID_NETLINK_SGL_HD_BP,\
									AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_MID_NETLINK_SGL_HD_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_MID_NETLINK_TR_BIT(mmr) 	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_MID_NETLINK_TR_BIT_BP,\
									AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_MID_NETLINK_TR_BIT_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_MID_NETLINK_TR_BIT(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_MID_NETLINK_TR_BIT_BP,\
									AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_MID_NETLINK_TR_BIT_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_MID_NETLINK_B_BIT(mmr)  	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_MID_NETLINK_B_BIT_BP,\
									AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_MID_NETLINK_B_BIT_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_MID_NETLINK_B_BIT(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_MID_NETLINK_B_BIT_BP,\
									AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_MID_NETLINK_B_BIT_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_MID_NETLINK_PKT_EOP(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_MID_NETLINK_PKT_EOP_BP,\
									AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_MID_NETLINK_PKT_EOP_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_MID_NETLINK_PKT_EOP(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_MID_NETLINK_PKT_EOP_BP,\
									AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_MID_NETLINK_PKT_EOP_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_MID_NETLINK_SND_EOP(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_MID_NETLINK_SND_EOP_BP,\
									AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_MID_NETLINK_SND_EOP_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_MID_NETLINK_SND_EOP(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_MID_NETLINK_SND_EOP_BP,\
									AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_MID_NETLINK_SND_EOP_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_MID_NETLINK_DATA(mmr)   	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_MID_NETLINK_DATA_BP,\
									AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_MID_NETLINK_DATA_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_MID_NETLINK_DATA(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_MID_NETLINK_DATA_BP,\
									AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_MID_NETLINK_DATA_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_MID_NETLINK_HEAD(mmr)   	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_MID_NETLINK_HEAD_BP,\
									AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_MID_NETLINK_HEAD_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_MID_NETLINK_HEAD(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_MID_NETLINK_HEAD_BP,\
									AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_MID_NETLINK_HEAD_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_LO_NETLINK_Q_PHIT_CNTR_7_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_LO_NETLINK_Q_PHIT_CNTR_7_0_BP,\
									AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_LO_NETLINK_Q_PHIT_CNTR_7_0_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_LO_NETLINK_Q_PHIT_CNTR_7_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_LO_NETLINK_Q_PHIT_CNTR_7_0_BP,\
									AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_LO_NETLINK_Q_PHIT_CNTR_7_0_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_LO_NETLINK_ECC_6_0(mmr) 	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_LO_NETLINK_ECC_6_0_BP,\
									AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_LO_NETLINK_ECC_6_0_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_LO_NETLINK_ECC_6_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_LO_NETLINK_ECC_6_0_BP,\
									AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_LO_NETLINK_ECC_6_0_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_LO_NETLINK_VALID(mmr)   	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_LO_NETLINK_VALID_BP,\
									AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_LO_NETLINK_VALID_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_LO_NETLINK_VALID(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_LO_NETLINK_VALID_BP,\
									AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_LO_NETLINK_VALID_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_LO_NETLINK_UNUSED_47(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_LO_NETLINK_UNUSED_47_BP,\
									AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_LO_NETLINK_UNUSED_47_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_LO_NETLINK_UNUSED_47(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_LO_NETLINK_UNUSED_47_BP,\
									AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_LO_NETLINK_UNUSED_47_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_LO_NETLINK_UNUSED_46_42(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_LO_NETLINK_UNUSED_46_42_BP,\
									AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_LO_NETLINK_UNUSED_46_42_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_LO_NETLINK_UNUSED_46_42(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_LO_NETLINK_UNUSED_46_42_BP,\
									AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_LO_NETLINK_UNUSED_46_42_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_LO_NETLINK_PKTID_11_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_LO_NETLINK_PKTID_11_0_BP,\
									AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_LO_NETLINK_PKTID_11_0_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_LO_NETLINK_PKTID_11_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_LO_NETLINK_PKTID_11_0_BP,\
									AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_LO_NETLINK_PKTID_11_0_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_LO_NETLINK_E(mmr)       	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_LO_NETLINK_E_BP,\
									AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_LO_NETLINK_E_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_LO_NETLINK_E(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_LO_NETLINK_E_BP,\
									AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_LO_NETLINK_E_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_LO_NETLINK_RSPCMD_2_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_LO_NETLINK_RSPCMD_2_0_BP,\
									AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_LO_NETLINK_RSPCMD_2_0_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_LO_NETLINK_RSPCMD_2_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_LO_NETLINK_RSPCMD_2_0_BP,\
									AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_LO_NETLINK_RSPCMD_2_0_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_LO_NETLINK_TGTID_1_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_LO_NETLINK_TGTID_1_0_BP,\
									AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_LO_NETLINK_TGTID_1_0_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_LO_NETLINK_TGTID_1_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_LO_NETLINK_TGTID_1_0_BP,\
									AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_LO_NETLINK_TGTID_1_0_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_LO_NETLINK_TGT_15_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_LO_NETLINK_TGT_15_0_BP,\
									AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_LO_NETLINK_TGT_15_0_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_LO_NETLINK_TGT_15_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_LO_NETLINK_TGT_15_0_BP,\
									AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_LO_NETLINK_TGT_15_0_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_LO_NETLINK_TR(mmr)      	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_LO_NETLINK_TR_BP,\
									AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_LO_NETLINK_TR_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_LO_NETLINK_TR(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_LO_NETLINK_TR_BP,\
									AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_LO_NETLINK_TR_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_LO_NETLINK_UNUSED_6(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_LO_NETLINK_UNUSED_6_BP,\
									AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_LO_NETLINK_UNUSED_6_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_LO_NETLINK_UNUSED_6(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_LO_NETLINK_UNUSED_6_BP,\
									AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_LO_NETLINK_UNUSED_6_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_LO_NETLINK_RC_2_0(mmr)  	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_LO_NETLINK_RC_2_0_BP,\
									AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_LO_NETLINK_RC_2_0_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_LO_NETLINK_RC_2_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_LO_NETLINK_RC_2_0_BP,\
									AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_LO_NETLINK_RC_2_0_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_LO_NETLINK_VC(mmr)      	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_LO_NETLINK_VC_BP,\
									AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_LO_NETLINK_VC_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_LO_NETLINK_VC(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_LO_NETLINK_VC_BP,\
									AR_NL_LCLK_RSP_NICTOTILE0_LCLK_11_LO_NETLINK_VC_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_HI_NETLINK_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_HI_NETLINK_UNUSED_191_128_BP,\
									AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_HI_NETLINK_UNUSED_191_128_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_HI_NETLINK_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_HI_NETLINK_UNUSED_191_128_BP,\
									AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_HI_NETLINK_UNUSED_191_128_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_MID_NETLINK_BLOCK(mmr)  	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_MID_NETLINK_BLOCK_BP,\
									AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_MID_NETLINK_BLOCK_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_MID_NETLINK_BLOCK(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_MID_NETLINK_BLOCK_BP,\
									AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_MID_NETLINK_BLOCK_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_MID_NETLINK_Q_PHCRDTS_7_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_MID_NETLINK_Q_PHCRDTS_7_0_BP,\
									AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_MID_NETLINK_Q_PHCRDTS_7_0_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_MID_NETLINK_Q_PHCRDTS_7_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_MID_NETLINK_Q_PHCRDTS_7_0_BP,\
									AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_MID_NETLINK_Q_PHCRDTS_7_0_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_MID_NETLINK_Q_CREDITS_7_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_MID_NETLINK_Q_CREDITS_7_0_BP,\
									AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_MID_NETLINK_Q_CREDITS_7_0_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_MID_NETLINK_Q_CREDITS_7_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_MID_NETLINK_Q_CREDITS_7_0_BP,\
									AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_MID_NETLINK_Q_CREDITS_7_0_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_MID_NETLINK_UNUSED_71(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_MID_NETLINK_UNUSED_71_BP,\
									AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_MID_NETLINK_UNUSED_71_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_MID_NETLINK_UNUSED_71(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_MID_NETLINK_UNUSED_71_BP,\
									AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_MID_NETLINK_UNUSED_71_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_MID_NETLINK_SGL_HD(mmr) 	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_MID_NETLINK_SGL_HD_BP,\
									AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_MID_NETLINK_SGL_HD_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_MID_NETLINK_SGL_HD(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_MID_NETLINK_SGL_HD_BP,\
									AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_MID_NETLINK_SGL_HD_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_MID_NETLINK_TR_BIT(mmr) 	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_MID_NETLINK_TR_BIT_BP,\
									AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_MID_NETLINK_TR_BIT_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_MID_NETLINK_TR_BIT(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_MID_NETLINK_TR_BIT_BP,\
									AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_MID_NETLINK_TR_BIT_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_MID_NETLINK_B_BIT(mmr)  	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_MID_NETLINK_B_BIT_BP,\
									AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_MID_NETLINK_B_BIT_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_MID_NETLINK_B_BIT(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_MID_NETLINK_B_BIT_BP,\
									AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_MID_NETLINK_B_BIT_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_MID_NETLINK_PKT_EOP(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_MID_NETLINK_PKT_EOP_BP,\
									AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_MID_NETLINK_PKT_EOP_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_MID_NETLINK_PKT_EOP(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_MID_NETLINK_PKT_EOP_BP,\
									AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_MID_NETLINK_PKT_EOP_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_MID_NETLINK_SND_EOP(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_MID_NETLINK_SND_EOP_BP,\
									AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_MID_NETLINK_SND_EOP_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_MID_NETLINK_SND_EOP(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_MID_NETLINK_SND_EOP_BP,\
									AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_MID_NETLINK_SND_EOP_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_MID_NETLINK_DATA(mmr)   	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_MID_NETLINK_DATA_BP,\
									AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_MID_NETLINK_DATA_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_MID_NETLINK_DATA(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_MID_NETLINK_DATA_BP,\
									AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_MID_NETLINK_DATA_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_MID_NETLINK_HEAD(mmr)   	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_MID_NETLINK_HEAD_BP,\
									AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_MID_NETLINK_HEAD_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_MID_NETLINK_HEAD(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_MID_NETLINK_HEAD_BP,\
									AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_MID_NETLINK_HEAD_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_LO_NETLINK_Q_PHIT_CNTR_7_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_LO_NETLINK_Q_PHIT_CNTR_7_0_BP,\
									AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_LO_NETLINK_Q_PHIT_CNTR_7_0_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_LO_NETLINK_Q_PHIT_CNTR_7_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_LO_NETLINK_Q_PHIT_CNTR_7_0_BP,\
									AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_LO_NETLINK_Q_PHIT_CNTR_7_0_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_LO_NETLINK_ECC_6_0(mmr) 	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_LO_NETLINK_ECC_6_0_BP,\
									AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_LO_NETLINK_ECC_6_0_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_LO_NETLINK_ECC_6_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_LO_NETLINK_ECC_6_0_BP,\
									AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_LO_NETLINK_ECC_6_0_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_LO_NETLINK_VALID(mmr)   	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_LO_NETLINK_VALID_BP,\
									AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_LO_NETLINK_VALID_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_LO_NETLINK_VALID(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_LO_NETLINK_VALID_BP,\
									AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_LO_NETLINK_VALID_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_LO_NETLINK_UNUSED_47(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_LO_NETLINK_UNUSED_47_BP,\
									AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_LO_NETLINK_UNUSED_47_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_LO_NETLINK_UNUSED_47(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_LO_NETLINK_UNUSED_47_BP,\
									AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_LO_NETLINK_UNUSED_47_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_LO_NETLINK_UNUSED_46_42(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_LO_NETLINK_UNUSED_46_42_BP,\
									AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_LO_NETLINK_UNUSED_46_42_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_LO_NETLINK_UNUSED_46_42(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_LO_NETLINK_UNUSED_46_42_BP,\
									AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_LO_NETLINK_UNUSED_46_42_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_LO_NETLINK_PKTID_11_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_LO_NETLINK_PKTID_11_0_BP,\
									AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_LO_NETLINK_PKTID_11_0_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_LO_NETLINK_PKTID_11_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_LO_NETLINK_PKTID_11_0_BP,\
									AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_LO_NETLINK_PKTID_11_0_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_LO_NETLINK_E(mmr)       	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_LO_NETLINK_E_BP,\
									AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_LO_NETLINK_E_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_LO_NETLINK_E(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_LO_NETLINK_E_BP,\
									AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_LO_NETLINK_E_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_LO_NETLINK_RSPCMD_2_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_LO_NETLINK_RSPCMD_2_0_BP,\
									AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_LO_NETLINK_RSPCMD_2_0_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_LO_NETLINK_RSPCMD_2_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_LO_NETLINK_RSPCMD_2_0_BP,\
									AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_LO_NETLINK_RSPCMD_2_0_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_LO_NETLINK_TGTID_1_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_LO_NETLINK_TGTID_1_0_BP,\
									AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_LO_NETLINK_TGTID_1_0_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_LO_NETLINK_TGTID_1_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_LO_NETLINK_TGTID_1_0_BP,\
									AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_LO_NETLINK_TGTID_1_0_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_LO_NETLINK_TGT_15_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_LO_NETLINK_TGT_15_0_BP,\
									AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_LO_NETLINK_TGT_15_0_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_LO_NETLINK_TGT_15_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_LO_NETLINK_TGT_15_0_BP,\
									AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_LO_NETLINK_TGT_15_0_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_LO_NETLINK_TR(mmr)      	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_LO_NETLINK_TR_BP,\
									AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_LO_NETLINK_TR_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_LO_NETLINK_TR(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_LO_NETLINK_TR_BP,\
									AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_LO_NETLINK_TR_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_LO_NETLINK_UNUSED_6(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_LO_NETLINK_UNUSED_6_BP,\
									AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_LO_NETLINK_UNUSED_6_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_LO_NETLINK_UNUSED_6(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_LO_NETLINK_UNUSED_6_BP,\
									AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_LO_NETLINK_UNUSED_6_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_LO_NETLINK_RC_2_0(mmr)  	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_LO_NETLINK_RC_2_0_BP,\
									AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_LO_NETLINK_RC_2_0_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_LO_NETLINK_RC_2_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_LO_NETLINK_RC_2_0_BP,\
									AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_LO_NETLINK_RC_2_0_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_LO_NETLINK_VC(mmr)      	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_LO_NETLINK_VC_BP,\
									AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_LO_NETLINK_VC_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_LO_NETLINK_VC(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_LO_NETLINK_VC_BP,\
									AR_NL_LCLK_RSP_NICTOTILE1_LCLK_12_LO_NETLINK_VC_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_HI_NETLINK_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_HI_NETLINK_UNUSED_191_128_BP,\
									AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_HI_NETLINK_UNUSED_191_128_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_HI_NETLINK_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_HI_NETLINK_UNUSED_191_128_BP,\
									AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_HI_NETLINK_UNUSED_191_128_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_MID_NETLINK_BLOCK(mmr)  	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_MID_NETLINK_BLOCK_BP,\
									AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_MID_NETLINK_BLOCK_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_MID_NETLINK_BLOCK(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_MID_NETLINK_BLOCK_BP,\
									AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_MID_NETLINK_BLOCK_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_MID_NETLINK_Q_PHCRDTS_7_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_MID_NETLINK_Q_PHCRDTS_7_0_BP,\
									AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_MID_NETLINK_Q_PHCRDTS_7_0_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_MID_NETLINK_Q_PHCRDTS_7_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_MID_NETLINK_Q_PHCRDTS_7_0_BP,\
									AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_MID_NETLINK_Q_PHCRDTS_7_0_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_MID_NETLINK_Q_CREDITS_7_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_MID_NETLINK_Q_CREDITS_7_0_BP,\
									AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_MID_NETLINK_Q_CREDITS_7_0_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_MID_NETLINK_Q_CREDITS_7_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_MID_NETLINK_Q_CREDITS_7_0_BP,\
									AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_MID_NETLINK_Q_CREDITS_7_0_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_MID_NETLINK_UNUSED_71(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_MID_NETLINK_UNUSED_71_BP,\
									AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_MID_NETLINK_UNUSED_71_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_MID_NETLINK_UNUSED_71(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_MID_NETLINK_UNUSED_71_BP,\
									AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_MID_NETLINK_UNUSED_71_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_MID_NETLINK_SGL_HD(mmr) 	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_MID_NETLINK_SGL_HD_BP,\
									AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_MID_NETLINK_SGL_HD_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_MID_NETLINK_SGL_HD(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_MID_NETLINK_SGL_HD_BP,\
									AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_MID_NETLINK_SGL_HD_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_MID_NETLINK_TR_BIT(mmr) 	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_MID_NETLINK_TR_BIT_BP,\
									AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_MID_NETLINK_TR_BIT_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_MID_NETLINK_TR_BIT(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_MID_NETLINK_TR_BIT_BP,\
									AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_MID_NETLINK_TR_BIT_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_MID_NETLINK_B_BIT(mmr)  	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_MID_NETLINK_B_BIT_BP,\
									AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_MID_NETLINK_B_BIT_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_MID_NETLINK_B_BIT(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_MID_NETLINK_B_BIT_BP,\
									AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_MID_NETLINK_B_BIT_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_MID_NETLINK_PKT_EOP(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_MID_NETLINK_PKT_EOP_BP,\
									AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_MID_NETLINK_PKT_EOP_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_MID_NETLINK_PKT_EOP(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_MID_NETLINK_PKT_EOP_BP,\
									AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_MID_NETLINK_PKT_EOP_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_MID_NETLINK_SND_EOP(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_MID_NETLINK_SND_EOP_BP,\
									AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_MID_NETLINK_SND_EOP_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_MID_NETLINK_SND_EOP(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_MID_NETLINK_SND_EOP_BP,\
									AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_MID_NETLINK_SND_EOP_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_MID_NETLINK_DATA(mmr)   	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_MID_NETLINK_DATA_BP,\
									AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_MID_NETLINK_DATA_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_MID_NETLINK_DATA(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_MID_NETLINK_DATA_BP,\
									AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_MID_NETLINK_DATA_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_MID_NETLINK_HEAD(mmr)   	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_MID_NETLINK_HEAD_BP,\
									AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_MID_NETLINK_HEAD_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_MID_NETLINK_HEAD(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_MID_NETLINK_HEAD_BP,\
									AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_MID_NETLINK_HEAD_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_LO_NETLINK_Q_PHIT_CNTR_7_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_LO_NETLINK_Q_PHIT_CNTR_7_0_BP,\
									AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_LO_NETLINK_Q_PHIT_CNTR_7_0_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_LO_NETLINK_Q_PHIT_CNTR_7_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_LO_NETLINK_Q_PHIT_CNTR_7_0_BP,\
									AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_LO_NETLINK_Q_PHIT_CNTR_7_0_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_LO_NETLINK_ECC_6_0(mmr) 	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_LO_NETLINK_ECC_6_0_BP,\
									AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_LO_NETLINK_ECC_6_0_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_LO_NETLINK_ECC_6_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_LO_NETLINK_ECC_6_0_BP,\
									AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_LO_NETLINK_ECC_6_0_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_LO_NETLINK_VALID(mmr)   	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_LO_NETLINK_VALID_BP,\
									AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_LO_NETLINK_VALID_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_LO_NETLINK_VALID(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_LO_NETLINK_VALID_BP,\
									AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_LO_NETLINK_VALID_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_LO_NETLINK_UNUSED_47(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_LO_NETLINK_UNUSED_47_BP,\
									AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_LO_NETLINK_UNUSED_47_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_LO_NETLINK_UNUSED_47(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_LO_NETLINK_UNUSED_47_BP,\
									AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_LO_NETLINK_UNUSED_47_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_LO_NETLINK_UNUSED_46_42(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_LO_NETLINK_UNUSED_46_42_BP,\
									AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_LO_NETLINK_UNUSED_46_42_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_LO_NETLINK_UNUSED_46_42(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_LO_NETLINK_UNUSED_46_42_BP,\
									AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_LO_NETLINK_UNUSED_46_42_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_LO_NETLINK_PKTID_11_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_LO_NETLINK_PKTID_11_0_BP,\
									AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_LO_NETLINK_PKTID_11_0_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_LO_NETLINK_PKTID_11_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_LO_NETLINK_PKTID_11_0_BP,\
									AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_LO_NETLINK_PKTID_11_0_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_LO_NETLINK_E(mmr)       	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_LO_NETLINK_E_BP,\
									AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_LO_NETLINK_E_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_LO_NETLINK_E(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_LO_NETLINK_E_BP,\
									AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_LO_NETLINK_E_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_LO_NETLINK_RSPCMD_2_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_LO_NETLINK_RSPCMD_2_0_BP,\
									AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_LO_NETLINK_RSPCMD_2_0_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_LO_NETLINK_RSPCMD_2_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_LO_NETLINK_RSPCMD_2_0_BP,\
									AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_LO_NETLINK_RSPCMD_2_0_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_LO_NETLINK_TGTID_1_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_LO_NETLINK_TGTID_1_0_BP,\
									AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_LO_NETLINK_TGTID_1_0_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_LO_NETLINK_TGTID_1_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_LO_NETLINK_TGTID_1_0_BP,\
									AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_LO_NETLINK_TGTID_1_0_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_LO_NETLINK_TGT_15_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_LO_NETLINK_TGT_15_0_BP,\
									AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_LO_NETLINK_TGT_15_0_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_LO_NETLINK_TGT_15_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_LO_NETLINK_TGT_15_0_BP,\
									AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_LO_NETLINK_TGT_15_0_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_LO_NETLINK_TR(mmr)      	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_LO_NETLINK_TR_BP,\
									AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_LO_NETLINK_TR_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_LO_NETLINK_TR(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_LO_NETLINK_TR_BP,\
									AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_LO_NETLINK_TR_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_LO_NETLINK_UNUSED_6(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_LO_NETLINK_UNUSED_6_BP,\
									AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_LO_NETLINK_UNUSED_6_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_LO_NETLINK_UNUSED_6(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_LO_NETLINK_UNUSED_6_BP,\
									AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_LO_NETLINK_UNUSED_6_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_LO_NETLINK_RC_2_0(mmr)  	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_LO_NETLINK_RC_2_0_BP,\
									AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_LO_NETLINK_RC_2_0_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_LO_NETLINK_RC_2_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_LO_NETLINK_RC_2_0_BP,\
									AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_LO_NETLINK_RC_2_0_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_LO_NETLINK_VC(mmr)      	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_LO_NETLINK_VC_BP,\
									AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_LO_NETLINK_VC_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_LO_NETLINK_VC(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_LO_NETLINK_VC_BP,\
									AR_NL_LCLK_RSP_NICTOTILE2_LCLK_13_LO_NETLINK_VC_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_HI_NETLINK_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_HI_NETLINK_UNUSED_191_128_BP,\
									AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_HI_NETLINK_UNUSED_191_128_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_HI_NETLINK_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_HI_NETLINK_UNUSED_191_128_BP,\
									AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_HI_NETLINK_UNUSED_191_128_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_MID_NETLINK_BLOCK(mmr)  	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_MID_NETLINK_BLOCK_BP,\
									AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_MID_NETLINK_BLOCK_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_MID_NETLINK_BLOCK(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_MID_NETLINK_BLOCK_BP,\
									AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_MID_NETLINK_BLOCK_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_MID_NETLINK_Q_PHCRDTS_7_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_MID_NETLINK_Q_PHCRDTS_7_0_BP,\
									AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_MID_NETLINK_Q_PHCRDTS_7_0_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_MID_NETLINK_Q_PHCRDTS_7_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_MID_NETLINK_Q_PHCRDTS_7_0_BP,\
									AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_MID_NETLINK_Q_PHCRDTS_7_0_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_MID_NETLINK_Q_CREDITS_7_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_MID_NETLINK_Q_CREDITS_7_0_BP,\
									AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_MID_NETLINK_Q_CREDITS_7_0_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_MID_NETLINK_Q_CREDITS_7_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_MID_NETLINK_Q_CREDITS_7_0_BP,\
									AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_MID_NETLINK_Q_CREDITS_7_0_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_MID_NETLINK_UNUSED_71(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_MID_NETLINK_UNUSED_71_BP,\
									AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_MID_NETLINK_UNUSED_71_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_MID_NETLINK_UNUSED_71(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_MID_NETLINK_UNUSED_71_BP,\
									AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_MID_NETLINK_UNUSED_71_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_MID_NETLINK_SGL_HD(mmr) 	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_MID_NETLINK_SGL_HD_BP,\
									AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_MID_NETLINK_SGL_HD_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_MID_NETLINK_SGL_HD(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_MID_NETLINK_SGL_HD_BP,\
									AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_MID_NETLINK_SGL_HD_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_MID_NETLINK_TR_BIT(mmr) 	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_MID_NETLINK_TR_BIT_BP,\
									AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_MID_NETLINK_TR_BIT_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_MID_NETLINK_TR_BIT(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_MID_NETLINK_TR_BIT_BP,\
									AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_MID_NETLINK_TR_BIT_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_MID_NETLINK_B_BIT(mmr)  	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_MID_NETLINK_B_BIT_BP,\
									AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_MID_NETLINK_B_BIT_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_MID_NETLINK_B_BIT(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_MID_NETLINK_B_BIT_BP,\
									AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_MID_NETLINK_B_BIT_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_MID_NETLINK_PKT_EOP(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_MID_NETLINK_PKT_EOP_BP,\
									AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_MID_NETLINK_PKT_EOP_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_MID_NETLINK_PKT_EOP(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_MID_NETLINK_PKT_EOP_BP,\
									AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_MID_NETLINK_PKT_EOP_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_MID_NETLINK_SND_EOP(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_MID_NETLINK_SND_EOP_BP,\
									AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_MID_NETLINK_SND_EOP_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_MID_NETLINK_SND_EOP(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_MID_NETLINK_SND_EOP_BP,\
									AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_MID_NETLINK_SND_EOP_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_MID_NETLINK_DATA(mmr)   	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_MID_NETLINK_DATA_BP,\
									AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_MID_NETLINK_DATA_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_MID_NETLINK_DATA(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_MID_NETLINK_DATA_BP,\
									AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_MID_NETLINK_DATA_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_MID_NETLINK_HEAD(mmr)   	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_MID_NETLINK_HEAD_BP,\
									AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_MID_NETLINK_HEAD_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_MID_NETLINK_HEAD(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_MID_NETLINK_HEAD_BP,\
									AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_MID_NETLINK_HEAD_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_LO_NETLINK_Q_PHIT_CNTR_7_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_LO_NETLINK_Q_PHIT_CNTR_7_0_BP,\
									AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_LO_NETLINK_Q_PHIT_CNTR_7_0_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_LO_NETLINK_Q_PHIT_CNTR_7_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_LO_NETLINK_Q_PHIT_CNTR_7_0_BP,\
									AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_LO_NETLINK_Q_PHIT_CNTR_7_0_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_LO_NETLINK_ECC_6_0(mmr) 	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_LO_NETLINK_ECC_6_0_BP,\
									AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_LO_NETLINK_ECC_6_0_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_LO_NETLINK_ECC_6_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_LO_NETLINK_ECC_6_0_BP,\
									AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_LO_NETLINK_ECC_6_0_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_LO_NETLINK_VALID(mmr)   	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_LO_NETLINK_VALID_BP,\
									AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_LO_NETLINK_VALID_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_LO_NETLINK_VALID(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_LO_NETLINK_VALID_BP,\
									AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_LO_NETLINK_VALID_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_LO_NETLINK_UNUSED_47(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_LO_NETLINK_UNUSED_47_BP,\
									AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_LO_NETLINK_UNUSED_47_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_LO_NETLINK_UNUSED_47(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_LO_NETLINK_UNUSED_47_BP,\
									AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_LO_NETLINK_UNUSED_47_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_LO_NETLINK_UNUSED_46_42(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_LO_NETLINK_UNUSED_46_42_BP,\
									AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_LO_NETLINK_UNUSED_46_42_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_LO_NETLINK_UNUSED_46_42(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_LO_NETLINK_UNUSED_46_42_BP,\
									AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_LO_NETLINK_UNUSED_46_42_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_LO_NETLINK_PKTID_11_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_LO_NETLINK_PKTID_11_0_BP,\
									AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_LO_NETLINK_PKTID_11_0_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_LO_NETLINK_PKTID_11_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_LO_NETLINK_PKTID_11_0_BP,\
									AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_LO_NETLINK_PKTID_11_0_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_LO_NETLINK_E(mmr)       	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_LO_NETLINK_E_BP,\
									AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_LO_NETLINK_E_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_LO_NETLINK_E(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_LO_NETLINK_E_BP,\
									AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_LO_NETLINK_E_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_LO_NETLINK_RSPCMD_2_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_LO_NETLINK_RSPCMD_2_0_BP,\
									AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_LO_NETLINK_RSPCMD_2_0_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_LO_NETLINK_RSPCMD_2_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_LO_NETLINK_RSPCMD_2_0_BP,\
									AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_LO_NETLINK_RSPCMD_2_0_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_LO_NETLINK_TGTID_1_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_LO_NETLINK_TGTID_1_0_BP,\
									AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_LO_NETLINK_TGTID_1_0_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_LO_NETLINK_TGTID_1_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_LO_NETLINK_TGTID_1_0_BP,\
									AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_LO_NETLINK_TGTID_1_0_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_LO_NETLINK_TGT_15_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_LO_NETLINK_TGT_15_0_BP,\
									AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_LO_NETLINK_TGT_15_0_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_LO_NETLINK_TGT_15_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_LO_NETLINK_TGT_15_0_BP,\
									AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_LO_NETLINK_TGT_15_0_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_LO_NETLINK_TR(mmr)      	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_LO_NETLINK_TR_BP,\
									AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_LO_NETLINK_TR_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_LO_NETLINK_TR(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_LO_NETLINK_TR_BP,\
									AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_LO_NETLINK_TR_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_LO_NETLINK_UNUSED_6(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_LO_NETLINK_UNUSED_6_BP,\
									AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_LO_NETLINK_UNUSED_6_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_LO_NETLINK_UNUSED_6(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_LO_NETLINK_UNUSED_6_BP,\
									AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_LO_NETLINK_UNUSED_6_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_LO_NETLINK_RC_2_0(mmr)  	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_LO_NETLINK_RC_2_0_BP,\
									AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_LO_NETLINK_RC_2_0_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_LO_NETLINK_RC_2_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_LO_NETLINK_RC_2_0_BP,\
									AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_LO_NETLINK_RC_2_0_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_LO_NETLINK_VC(mmr)      	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_LO_NETLINK_VC_BP,\
									AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_LO_NETLINK_VC_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_LO_NETLINK_VC(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_LO_NETLINK_VC_BP,\
									AR_NL_LCLK_RSP_NICTOTILE3_LCLK_14_LO_NETLINK_VC_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_HI_NETLINK_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_HI_NETLINK_UNUSED_191_128_BP,\
									AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_HI_NETLINK_UNUSED_191_128_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_HI_NETLINK_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_HI_NETLINK_UNUSED_191_128_BP,\
									AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_HI_NETLINK_UNUSED_191_128_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_MID_NETLINK_BLOCK(mmr)  	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_MID_NETLINK_BLOCK_BP,\
									AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_MID_NETLINK_BLOCK_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_MID_NETLINK_BLOCK(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_MID_NETLINK_BLOCK_BP,\
									AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_MID_NETLINK_BLOCK_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_MID_NETLINK_Q_PHCRDTS_7_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_MID_NETLINK_Q_PHCRDTS_7_0_BP,\
									AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_MID_NETLINK_Q_PHCRDTS_7_0_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_MID_NETLINK_Q_PHCRDTS_7_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_MID_NETLINK_Q_PHCRDTS_7_0_BP,\
									AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_MID_NETLINK_Q_PHCRDTS_7_0_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_MID_NETLINK_Q_CREDITS_7_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_MID_NETLINK_Q_CREDITS_7_0_BP,\
									AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_MID_NETLINK_Q_CREDITS_7_0_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_MID_NETLINK_Q_CREDITS_7_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_MID_NETLINK_Q_CREDITS_7_0_BP,\
									AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_MID_NETLINK_Q_CREDITS_7_0_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_MID_NETLINK_UNUSED_71(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_MID_NETLINK_UNUSED_71_BP,\
									AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_MID_NETLINK_UNUSED_71_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_MID_NETLINK_UNUSED_71(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_MID_NETLINK_UNUSED_71_BP,\
									AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_MID_NETLINK_UNUSED_71_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_MID_NETLINK_SGL_HD(mmr) 	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_MID_NETLINK_SGL_HD_BP,\
									AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_MID_NETLINK_SGL_HD_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_MID_NETLINK_SGL_HD(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_MID_NETLINK_SGL_HD_BP,\
									AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_MID_NETLINK_SGL_HD_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_MID_NETLINK_TR_BIT(mmr) 	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_MID_NETLINK_TR_BIT_BP,\
									AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_MID_NETLINK_TR_BIT_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_MID_NETLINK_TR_BIT(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_MID_NETLINK_TR_BIT_BP,\
									AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_MID_NETLINK_TR_BIT_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_MID_NETLINK_B_BIT(mmr)  	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_MID_NETLINK_B_BIT_BP,\
									AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_MID_NETLINK_B_BIT_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_MID_NETLINK_B_BIT(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_MID_NETLINK_B_BIT_BP,\
									AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_MID_NETLINK_B_BIT_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_MID_NETLINK_PKT_EOP(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_MID_NETLINK_PKT_EOP_BP,\
									AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_MID_NETLINK_PKT_EOP_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_MID_NETLINK_PKT_EOP(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_MID_NETLINK_PKT_EOP_BP,\
									AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_MID_NETLINK_PKT_EOP_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_MID_NETLINK_SND_EOP(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_MID_NETLINK_SND_EOP_BP,\
									AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_MID_NETLINK_SND_EOP_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_MID_NETLINK_SND_EOP(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_MID_NETLINK_SND_EOP_BP,\
									AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_MID_NETLINK_SND_EOP_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_MID_NETLINK_DATA(mmr)   	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_MID_NETLINK_DATA_BP,\
									AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_MID_NETLINK_DATA_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_MID_NETLINK_DATA(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_MID_NETLINK_DATA_BP,\
									AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_MID_NETLINK_DATA_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_MID_NETLINK_HEAD(mmr)   	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_MID_NETLINK_HEAD_BP,\
									AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_MID_NETLINK_HEAD_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_MID_NETLINK_HEAD(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_MID_NETLINK_HEAD_BP,\
									AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_MID_NETLINK_HEAD_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_LO_NETLINK_Q_PHIT_CNTR_7_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_LO_NETLINK_Q_PHIT_CNTR_7_0_BP,\
									AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_LO_NETLINK_Q_PHIT_CNTR_7_0_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_LO_NETLINK_Q_PHIT_CNTR_7_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_LO_NETLINK_Q_PHIT_CNTR_7_0_BP,\
									AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_LO_NETLINK_Q_PHIT_CNTR_7_0_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_LO_NETLINK_ECC_6_0(mmr) 	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_LO_NETLINK_ECC_6_0_BP,\
									AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_LO_NETLINK_ECC_6_0_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_LO_NETLINK_ECC_6_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_LO_NETLINK_ECC_6_0_BP,\
									AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_LO_NETLINK_ECC_6_0_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_LO_NETLINK_VALID(mmr)   	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_LO_NETLINK_VALID_BP,\
									AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_LO_NETLINK_VALID_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_LO_NETLINK_VALID(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_LO_NETLINK_VALID_BP,\
									AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_LO_NETLINK_VALID_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_LO_NETLINK_UNUSED_47(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_LO_NETLINK_UNUSED_47_BP,\
									AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_LO_NETLINK_UNUSED_47_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_LO_NETLINK_UNUSED_47(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_LO_NETLINK_UNUSED_47_BP,\
									AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_LO_NETLINK_UNUSED_47_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_LO_NETLINK_UNUSED_46_42(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_LO_NETLINK_UNUSED_46_42_BP,\
									AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_LO_NETLINK_UNUSED_46_42_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_LO_NETLINK_UNUSED_46_42(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_LO_NETLINK_UNUSED_46_42_BP,\
									AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_LO_NETLINK_UNUSED_46_42_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_LO_NETLINK_PKTID_11_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_LO_NETLINK_PKTID_11_0_BP,\
									AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_LO_NETLINK_PKTID_11_0_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_LO_NETLINK_PKTID_11_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_LO_NETLINK_PKTID_11_0_BP,\
									AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_LO_NETLINK_PKTID_11_0_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_LO_NETLINK_E(mmr)       	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_LO_NETLINK_E_BP,\
									AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_LO_NETLINK_E_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_LO_NETLINK_E(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_LO_NETLINK_E_BP,\
									AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_LO_NETLINK_E_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_LO_NETLINK_RSPCMD_2_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_LO_NETLINK_RSPCMD_2_0_BP,\
									AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_LO_NETLINK_RSPCMD_2_0_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_LO_NETLINK_RSPCMD_2_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_LO_NETLINK_RSPCMD_2_0_BP,\
									AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_LO_NETLINK_RSPCMD_2_0_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_LO_NETLINK_TGTID_1_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_LO_NETLINK_TGTID_1_0_BP,\
									AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_LO_NETLINK_TGTID_1_0_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_LO_NETLINK_TGTID_1_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_LO_NETLINK_TGTID_1_0_BP,\
									AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_LO_NETLINK_TGTID_1_0_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_LO_NETLINK_TGT_15_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_LO_NETLINK_TGT_15_0_BP,\
									AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_LO_NETLINK_TGT_15_0_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_LO_NETLINK_TGT_15_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_LO_NETLINK_TGT_15_0_BP,\
									AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_LO_NETLINK_TGT_15_0_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_LO_NETLINK_TR(mmr)      	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_LO_NETLINK_TR_BP,\
									AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_LO_NETLINK_TR_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_LO_NETLINK_TR(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_LO_NETLINK_TR_BP,\
									AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_LO_NETLINK_TR_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_LO_NETLINK_UNUSED_6(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_LO_NETLINK_UNUSED_6_BP,\
									AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_LO_NETLINK_UNUSED_6_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_LO_NETLINK_UNUSED_6(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_LO_NETLINK_UNUSED_6_BP,\
									AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_LO_NETLINK_UNUSED_6_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_LO_NETLINK_RC_2_0(mmr)  	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_LO_NETLINK_RC_2_0_BP,\
									AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_LO_NETLINK_RC_2_0_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_LO_NETLINK_RC_2_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_LO_NETLINK_RC_2_0_BP,\
									AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_LO_NETLINK_RC_2_0_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_LO_NETLINK_VC(mmr)      	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_LO_NETLINK_VC_BP,\
									AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_LO_NETLINK_VC_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_LO_NETLINK_VC(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_LO_NETLINK_VC_BP,\
									AR_NL_LCLK_RSP_NICTOTILE4_LCLK_26_LO_NETLINK_VC_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_HI_NETLINK_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_HI_NETLINK_UNUSED_191_128_BP,\
									AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_HI_NETLINK_UNUSED_191_128_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_HI_NETLINK_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_HI_NETLINK_UNUSED_191_128_BP,\
									AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_HI_NETLINK_UNUSED_191_128_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_MID_NETLINK_BLOCK(mmr)  	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_MID_NETLINK_BLOCK_BP,\
									AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_MID_NETLINK_BLOCK_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_MID_NETLINK_BLOCK(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_MID_NETLINK_BLOCK_BP,\
									AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_MID_NETLINK_BLOCK_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_MID_NETLINK_Q_PHCRDTS_7_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_MID_NETLINK_Q_PHCRDTS_7_0_BP,\
									AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_MID_NETLINK_Q_PHCRDTS_7_0_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_MID_NETLINK_Q_PHCRDTS_7_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_MID_NETLINK_Q_PHCRDTS_7_0_BP,\
									AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_MID_NETLINK_Q_PHCRDTS_7_0_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_MID_NETLINK_Q_CREDITS_7_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_MID_NETLINK_Q_CREDITS_7_0_BP,\
									AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_MID_NETLINK_Q_CREDITS_7_0_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_MID_NETLINK_Q_CREDITS_7_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_MID_NETLINK_Q_CREDITS_7_0_BP,\
									AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_MID_NETLINK_Q_CREDITS_7_0_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_MID_NETLINK_UNUSED_71(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_MID_NETLINK_UNUSED_71_BP,\
									AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_MID_NETLINK_UNUSED_71_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_MID_NETLINK_UNUSED_71(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_MID_NETLINK_UNUSED_71_BP,\
									AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_MID_NETLINK_UNUSED_71_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_MID_NETLINK_SGL_HD(mmr) 	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_MID_NETLINK_SGL_HD_BP,\
									AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_MID_NETLINK_SGL_HD_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_MID_NETLINK_SGL_HD(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_MID_NETLINK_SGL_HD_BP,\
									AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_MID_NETLINK_SGL_HD_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_MID_NETLINK_TR_BIT(mmr) 	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_MID_NETLINK_TR_BIT_BP,\
									AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_MID_NETLINK_TR_BIT_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_MID_NETLINK_TR_BIT(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_MID_NETLINK_TR_BIT_BP,\
									AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_MID_NETLINK_TR_BIT_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_MID_NETLINK_B_BIT(mmr)  	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_MID_NETLINK_B_BIT_BP,\
									AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_MID_NETLINK_B_BIT_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_MID_NETLINK_B_BIT(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_MID_NETLINK_B_BIT_BP,\
									AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_MID_NETLINK_B_BIT_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_MID_NETLINK_PKT_EOP(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_MID_NETLINK_PKT_EOP_BP,\
									AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_MID_NETLINK_PKT_EOP_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_MID_NETLINK_PKT_EOP(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_MID_NETLINK_PKT_EOP_BP,\
									AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_MID_NETLINK_PKT_EOP_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_MID_NETLINK_SND_EOP(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_MID_NETLINK_SND_EOP_BP,\
									AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_MID_NETLINK_SND_EOP_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_MID_NETLINK_SND_EOP(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_MID_NETLINK_SND_EOP_BP,\
									AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_MID_NETLINK_SND_EOP_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_MID_NETLINK_DATA(mmr)   	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_MID_NETLINK_DATA_BP,\
									AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_MID_NETLINK_DATA_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_MID_NETLINK_DATA(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_MID_NETLINK_DATA_BP,\
									AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_MID_NETLINK_DATA_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_MID_NETLINK_HEAD(mmr)   	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_MID_NETLINK_HEAD_BP,\
									AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_MID_NETLINK_HEAD_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_MID_NETLINK_HEAD(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_MID_NETLINK_HEAD_BP,\
									AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_MID_NETLINK_HEAD_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_LO_NETLINK_Q_PHIT_CNTR_7_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_LO_NETLINK_Q_PHIT_CNTR_7_0_BP,\
									AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_LO_NETLINK_Q_PHIT_CNTR_7_0_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_LO_NETLINK_Q_PHIT_CNTR_7_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_LO_NETLINK_Q_PHIT_CNTR_7_0_BP,\
									AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_LO_NETLINK_Q_PHIT_CNTR_7_0_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_LO_NETLINK_ECC_6_0(mmr) 	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_LO_NETLINK_ECC_6_0_BP,\
									AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_LO_NETLINK_ECC_6_0_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_LO_NETLINK_ECC_6_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_LO_NETLINK_ECC_6_0_BP,\
									AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_LO_NETLINK_ECC_6_0_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_LO_NETLINK_VALID(mmr)   	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_LO_NETLINK_VALID_BP,\
									AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_LO_NETLINK_VALID_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_LO_NETLINK_VALID(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_LO_NETLINK_VALID_BP,\
									AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_LO_NETLINK_VALID_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_LO_NETLINK_UNUSED_47(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_LO_NETLINK_UNUSED_47_BP,\
									AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_LO_NETLINK_UNUSED_47_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_LO_NETLINK_UNUSED_47(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_LO_NETLINK_UNUSED_47_BP,\
									AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_LO_NETLINK_UNUSED_47_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_LO_NETLINK_UNUSED_46_42(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_LO_NETLINK_UNUSED_46_42_BP,\
									AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_LO_NETLINK_UNUSED_46_42_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_LO_NETLINK_UNUSED_46_42(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_LO_NETLINK_UNUSED_46_42_BP,\
									AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_LO_NETLINK_UNUSED_46_42_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_LO_NETLINK_PKTID_11_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_LO_NETLINK_PKTID_11_0_BP,\
									AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_LO_NETLINK_PKTID_11_0_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_LO_NETLINK_PKTID_11_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_LO_NETLINK_PKTID_11_0_BP,\
									AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_LO_NETLINK_PKTID_11_0_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_LO_NETLINK_E(mmr)       	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_LO_NETLINK_E_BP,\
									AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_LO_NETLINK_E_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_LO_NETLINK_E(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_LO_NETLINK_E_BP,\
									AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_LO_NETLINK_E_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_LO_NETLINK_RSPCMD_2_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_LO_NETLINK_RSPCMD_2_0_BP,\
									AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_LO_NETLINK_RSPCMD_2_0_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_LO_NETLINK_RSPCMD_2_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_LO_NETLINK_RSPCMD_2_0_BP,\
									AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_LO_NETLINK_RSPCMD_2_0_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_LO_NETLINK_TGTID_1_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_LO_NETLINK_TGTID_1_0_BP,\
									AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_LO_NETLINK_TGTID_1_0_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_LO_NETLINK_TGTID_1_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_LO_NETLINK_TGTID_1_0_BP,\
									AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_LO_NETLINK_TGTID_1_0_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_LO_NETLINK_TGT_15_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_LO_NETLINK_TGT_15_0_BP,\
									AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_LO_NETLINK_TGT_15_0_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_LO_NETLINK_TGT_15_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_LO_NETLINK_TGT_15_0_BP,\
									AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_LO_NETLINK_TGT_15_0_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_LO_NETLINK_TR(mmr)      	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_LO_NETLINK_TR_BP,\
									AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_LO_NETLINK_TR_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_LO_NETLINK_TR(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_LO_NETLINK_TR_BP,\
									AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_LO_NETLINK_TR_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_LO_NETLINK_UNUSED_6(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_LO_NETLINK_UNUSED_6_BP,\
									AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_LO_NETLINK_UNUSED_6_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_LO_NETLINK_UNUSED_6(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_LO_NETLINK_UNUSED_6_BP,\
									AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_LO_NETLINK_UNUSED_6_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_LO_NETLINK_RC_2_0(mmr)  	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_LO_NETLINK_RC_2_0_BP,\
									AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_LO_NETLINK_RC_2_0_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_LO_NETLINK_RC_2_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_LO_NETLINK_RC_2_0_BP,\
									AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_LO_NETLINK_RC_2_0_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_LO_NETLINK_VC(mmr)      	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_LO_NETLINK_VC_BP,\
									AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_LO_NETLINK_VC_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_LO_NETLINK_VC(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_LO_NETLINK_VC_BP,\
									AR_NL_LCLK_RSP_NICTOTILE5_LCLK_27_LO_NETLINK_VC_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_HI_NETLINK_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_HI_NETLINK_UNUSED_191_128_BP,\
									AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_HI_NETLINK_UNUSED_191_128_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_HI_NETLINK_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_HI_NETLINK_UNUSED_191_128_BP,\
									AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_HI_NETLINK_UNUSED_191_128_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_MID_NETLINK_BLOCK(mmr)  	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_MID_NETLINK_BLOCK_BP,\
									AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_MID_NETLINK_BLOCK_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_MID_NETLINK_BLOCK(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_MID_NETLINK_BLOCK_BP,\
									AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_MID_NETLINK_BLOCK_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_MID_NETLINK_Q_PHCRDTS_7_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_MID_NETLINK_Q_PHCRDTS_7_0_BP,\
									AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_MID_NETLINK_Q_PHCRDTS_7_0_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_MID_NETLINK_Q_PHCRDTS_7_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_MID_NETLINK_Q_PHCRDTS_7_0_BP,\
									AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_MID_NETLINK_Q_PHCRDTS_7_0_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_MID_NETLINK_Q_CREDITS_7_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_MID_NETLINK_Q_CREDITS_7_0_BP,\
									AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_MID_NETLINK_Q_CREDITS_7_0_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_MID_NETLINK_Q_CREDITS_7_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_MID_NETLINK_Q_CREDITS_7_0_BP,\
									AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_MID_NETLINK_Q_CREDITS_7_0_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_MID_NETLINK_UNUSED_71(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_MID_NETLINK_UNUSED_71_BP,\
									AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_MID_NETLINK_UNUSED_71_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_MID_NETLINK_UNUSED_71(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_MID_NETLINK_UNUSED_71_BP,\
									AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_MID_NETLINK_UNUSED_71_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_MID_NETLINK_SGL_HD(mmr) 	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_MID_NETLINK_SGL_HD_BP,\
									AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_MID_NETLINK_SGL_HD_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_MID_NETLINK_SGL_HD(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_MID_NETLINK_SGL_HD_BP,\
									AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_MID_NETLINK_SGL_HD_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_MID_NETLINK_TR_BIT(mmr) 	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_MID_NETLINK_TR_BIT_BP,\
									AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_MID_NETLINK_TR_BIT_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_MID_NETLINK_TR_BIT(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_MID_NETLINK_TR_BIT_BP,\
									AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_MID_NETLINK_TR_BIT_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_MID_NETLINK_B_BIT(mmr)  	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_MID_NETLINK_B_BIT_BP,\
									AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_MID_NETLINK_B_BIT_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_MID_NETLINK_B_BIT(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_MID_NETLINK_B_BIT_BP,\
									AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_MID_NETLINK_B_BIT_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_MID_NETLINK_PKT_EOP(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_MID_NETLINK_PKT_EOP_BP,\
									AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_MID_NETLINK_PKT_EOP_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_MID_NETLINK_PKT_EOP(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_MID_NETLINK_PKT_EOP_BP,\
									AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_MID_NETLINK_PKT_EOP_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_MID_NETLINK_SND_EOP(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_MID_NETLINK_SND_EOP_BP,\
									AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_MID_NETLINK_SND_EOP_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_MID_NETLINK_SND_EOP(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_MID_NETLINK_SND_EOP_BP,\
									AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_MID_NETLINK_SND_EOP_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_MID_NETLINK_DATA(mmr)   	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_MID_NETLINK_DATA_BP,\
									AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_MID_NETLINK_DATA_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_MID_NETLINK_DATA(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_MID_NETLINK_DATA_BP,\
									AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_MID_NETLINK_DATA_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_MID_NETLINK_HEAD(mmr)   	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_MID_NETLINK_HEAD_BP,\
									AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_MID_NETLINK_HEAD_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_MID_NETLINK_HEAD(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_MID_NETLINK_HEAD_BP,\
									AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_MID_NETLINK_HEAD_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_LO_NETLINK_Q_PHIT_CNTR_7_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_LO_NETLINK_Q_PHIT_CNTR_7_0_BP,\
									AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_LO_NETLINK_Q_PHIT_CNTR_7_0_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_LO_NETLINK_Q_PHIT_CNTR_7_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_LO_NETLINK_Q_PHIT_CNTR_7_0_BP,\
									AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_LO_NETLINK_Q_PHIT_CNTR_7_0_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_LO_NETLINK_ECC_6_0(mmr) 	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_LO_NETLINK_ECC_6_0_BP,\
									AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_LO_NETLINK_ECC_6_0_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_LO_NETLINK_ECC_6_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_LO_NETLINK_ECC_6_0_BP,\
									AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_LO_NETLINK_ECC_6_0_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_LO_NETLINK_VALID(mmr)   	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_LO_NETLINK_VALID_BP,\
									AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_LO_NETLINK_VALID_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_LO_NETLINK_VALID(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_LO_NETLINK_VALID_BP,\
									AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_LO_NETLINK_VALID_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_LO_NETLINK_UNUSED_47(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_LO_NETLINK_UNUSED_47_BP,\
									AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_LO_NETLINK_UNUSED_47_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_LO_NETLINK_UNUSED_47(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_LO_NETLINK_UNUSED_47_BP,\
									AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_LO_NETLINK_UNUSED_47_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_LO_NETLINK_UNUSED_46_42(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_LO_NETLINK_UNUSED_46_42_BP,\
									AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_LO_NETLINK_UNUSED_46_42_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_LO_NETLINK_UNUSED_46_42(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_LO_NETLINK_UNUSED_46_42_BP,\
									AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_LO_NETLINK_UNUSED_46_42_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_LO_NETLINK_PKTID_11_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_LO_NETLINK_PKTID_11_0_BP,\
									AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_LO_NETLINK_PKTID_11_0_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_LO_NETLINK_PKTID_11_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_LO_NETLINK_PKTID_11_0_BP,\
									AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_LO_NETLINK_PKTID_11_0_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_LO_NETLINK_E(mmr)       	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_LO_NETLINK_E_BP,\
									AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_LO_NETLINK_E_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_LO_NETLINK_E(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_LO_NETLINK_E_BP,\
									AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_LO_NETLINK_E_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_LO_NETLINK_RSPCMD_2_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_LO_NETLINK_RSPCMD_2_0_BP,\
									AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_LO_NETLINK_RSPCMD_2_0_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_LO_NETLINK_RSPCMD_2_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_LO_NETLINK_RSPCMD_2_0_BP,\
									AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_LO_NETLINK_RSPCMD_2_0_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_LO_NETLINK_TGTID_1_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_LO_NETLINK_TGTID_1_0_BP,\
									AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_LO_NETLINK_TGTID_1_0_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_LO_NETLINK_TGTID_1_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_LO_NETLINK_TGTID_1_0_BP,\
									AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_LO_NETLINK_TGTID_1_0_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_LO_NETLINK_TGT_15_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_LO_NETLINK_TGT_15_0_BP,\
									AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_LO_NETLINK_TGT_15_0_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_LO_NETLINK_TGT_15_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_LO_NETLINK_TGT_15_0_BP,\
									AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_LO_NETLINK_TGT_15_0_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_LO_NETLINK_TR(mmr)      	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_LO_NETLINK_TR_BP,\
									AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_LO_NETLINK_TR_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_LO_NETLINK_TR(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_LO_NETLINK_TR_BP,\
									AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_LO_NETLINK_TR_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_LO_NETLINK_UNUSED_6(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_LO_NETLINK_UNUSED_6_BP,\
									AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_LO_NETLINK_UNUSED_6_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_LO_NETLINK_UNUSED_6(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_LO_NETLINK_UNUSED_6_BP,\
									AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_LO_NETLINK_UNUSED_6_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_LO_NETLINK_RC_2_0(mmr)  	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_LO_NETLINK_RC_2_0_BP,\
									AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_LO_NETLINK_RC_2_0_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_LO_NETLINK_RC_2_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_LO_NETLINK_RC_2_0_BP,\
									AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_LO_NETLINK_RC_2_0_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_LO_NETLINK_VC(mmr)      	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_LO_NETLINK_VC_BP,\
									AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_LO_NETLINK_VC_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_LO_NETLINK_VC(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_LO_NETLINK_VC_BP,\
									AR_NL_LCLK_RSP_NICTOTILE6_LCLK_30_LO_NETLINK_VC_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_HI_NETLINK_UNUSED_191_128(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_HI_NETLINK_UNUSED_191_128_BP,\
									AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_HI_NETLINK_UNUSED_191_128_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_HI_NETLINK_UNUSED_191_128(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_HI_NETLINK_UNUSED_191_128_BP,\
									AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_HI_NETLINK_UNUSED_191_128_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_MID_NETLINK_BLOCK(mmr)  	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_MID_NETLINK_BLOCK_BP,\
									AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_MID_NETLINK_BLOCK_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_MID_NETLINK_BLOCK(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_MID_NETLINK_BLOCK_BP,\
									AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_MID_NETLINK_BLOCK_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_MID_NETLINK_Q_PHCRDTS_7_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_MID_NETLINK_Q_PHCRDTS_7_0_BP,\
									AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_MID_NETLINK_Q_PHCRDTS_7_0_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_MID_NETLINK_Q_PHCRDTS_7_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_MID_NETLINK_Q_PHCRDTS_7_0_BP,\
									AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_MID_NETLINK_Q_PHCRDTS_7_0_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_MID_NETLINK_Q_CREDITS_7_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_MID_NETLINK_Q_CREDITS_7_0_BP,\
									AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_MID_NETLINK_Q_CREDITS_7_0_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_MID_NETLINK_Q_CREDITS_7_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_MID_NETLINK_Q_CREDITS_7_0_BP,\
									AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_MID_NETLINK_Q_CREDITS_7_0_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_MID_NETLINK_UNUSED_71(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_MID_NETLINK_UNUSED_71_BP,\
									AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_MID_NETLINK_UNUSED_71_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_MID_NETLINK_UNUSED_71(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_MID_NETLINK_UNUSED_71_BP,\
									AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_MID_NETLINK_UNUSED_71_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_MID_NETLINK_SGL_HD(mmr) 	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_MID_NETLINK_SGL_HD_BP,\
									AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_MID_NETLINK_SGL_HD_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_MID_NETLINK_SGL_HD(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_MID_NETLINK_SGL_HD_BP,\
									AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_MID_NETLINK_SGL_HD_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_MID_NETLINK_TR_BIT(mmr) 	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_MID_NETLINK_TR_BIT_BP,\
									AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_MID_NETLINK_TR_BIT_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_MID_NETLINK_TR_BIT(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_MID_NETLINK_TR_BIT_BP,\
									AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_MID_NETLINK_TR_BIT_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_MID_NETLINK_B_BIT(mmr)  	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_MID_NETLINK_B_BIT_BP,\
									AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_MID_NETLINK_B_BIT_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_MID_NETLINK_B_BIT(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_MID_NETLINK_B_BIT_BP,\
									AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_MID_NETLINK_B_BIT_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_MID_NETLINK_PKT_EOP(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_MID_NETLINK_PKT_EOP_BP,\
									AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_MID_NETLINK_PKT_EOP_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_MID_NETLINK_PKT_EOP(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_MID_NETLINK_PKT_EOP_BP,\
									AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_MID_NETLINK_PKT_EOP_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_MID_NETLINK_SND_EOP(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_MID_NETLINK_SND_EOP_BP,\
									AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_MID_NETLINK_SND_EOP_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_MID_NETLINK_SND_EOP(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_MID_NETLINK_SND_EOP_BP,\
									AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_MID_NETLINK_SND_EOP_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_MID_NETLINK_DATA(mmr)   	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_MID_NETLINK_DATA_BP,\
									AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_MID_NETLINK_DATA_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_MID_NETLINK_DATA(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_MID_NETLINK_DATA_BP,\
									AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_MID_NETLINK_DATA_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_MID_NETLINK_HEAD(mmr)   	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_MID_NETLINK_HEAD_BP,\
									AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_MID_NETLINK_HEAD_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_MID_NETLINK_HEAD(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_MID_NETLINK_HEAD_BP,\
									AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_MID_NETLINK_HEAD_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_LO_NETLINK_Q_PHIT_CNTR_7_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_LO_NETLINK_Q_PHIT_CNTR_7_0_BP,\
									AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_LO_NETLINK_Q_PHIT_CNTR_7_0_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_LO_NETLINK_Q_PHIT_CNTR_7_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_LO_NETLINK_Q_PHIT_CNTR_7_0_BP,\
									AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_LO_NETLINK_Q_PHIT_CNTR_7_0_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_LO_NETLINK_ECC_6_0(mmr) 	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_LO_NETLINK_ECC_6_0_BP,\
									AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_LO_NETLINK_ECC_6_0_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_LO_NETLINK_ECC_6_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_LO_NETLINK_ECC_6_0_BP,\
									AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_LO_NETLINK_ECC_6_0_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_LO_NETLINK_VALID(mmr)   	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_LO_NETLINK_VALID_BP,\
									AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_LO_NETLINK_VALID_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_LO_NETLINK_VALID(mmr,v) 	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_LO_NETLINK_VALID_BP,\
									AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_LO_NETLINK_VALID_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_LO_NETLINK_UNUSED_47(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_LO_NETLINK_UNUSED_47_BP,\
									AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_LO_NETLINK_UNUSED_47_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_LO_NETLINK_UNUSED_47(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_LO_NETLINK_UNUSED_47_BP,\
									AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_LO_NETLINK_UNUSED_47_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_LO_NETLINK_UNUSED_46_42(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_LO_NETLINK_UNUSED_46_42_BP,\
									AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_LO_NETLINK_UNUSED_46_42_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_LO_NETLINK_UNUSED_46_42(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_LO_NETLINK_UNUSED_46_42_BP,\
									AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_LO_NETLINK_UNUSED_46_42_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_LO_NETLINK_PKTID_11_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_LO_NETLINK_PKTID_11_0_BP,\
									AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_LO_NETLINK_PKTID_11_0_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_LO_NETLINK_PKTID_11_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_LO_NETLINK_PKTID_11_0_BP,\
									AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_LO_NETLINK_PKTID_11_0_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_LO_NETLINK_E(mmr)       	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_LO_NETLINK_E_BP,\
									AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_LO_NETLINK_E_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_LO_NETLINK_E(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_LO_NETLINK_E_BP,\
									AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_LO_NETLINK_E_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_LO_NETLINK_RSPCMD_2_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_LO_NETLINK_RSPCMD_2_0_BP,\
									AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_LO_NETLINK_RSPCMD_2_0_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_LO_NETLINK_RSPCMD_2_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_LO_NETLINK_RSPCMD_2_0_BP,\
									AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_LO_NETLINK_RSPCMD_2_0_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_LO_NETLINK_TGTID_1_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_LO_NETLINK_TGTID_1_0_BP,\
									AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_LO_NETLINK_TGTID_1_0_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_LO_NETLINK_TGTID_1_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_LO_NETLINK_TGTID_1_0_BP,\
									AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_LO_NETLINK_TGTID_1_0_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_LO_NETLINK_TGT_15_0(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_LO_NETLINK_TGT_15_0_BP,\
									AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_LO_NETLINK_TGT_15_0_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_LO_NETLINK_TGT_15_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_LO_NETLINK_TGT_15_0_BP,\
									AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_LO_NETLINK_TGT_15_0_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_LO_NETLINK_TR(mmr)      	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_LO_NETLINK_TR_BP,\
									AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_LO_NETLINK_TR_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_LO_NETLINK_TR(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_LO_NETLINK_TR_BP,\
									AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_LO_NETLINK_TR_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_LO_NETLINK_UNUSED_6(mmr)	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_LO_NETLINK_UNUSED_6_BP,\
									AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_LO_NETLINK_UNUSED_6_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_LO_NETLINK_UNUSED_6(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_LO_NETLINK_UNUSED_6_BP,\
									AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_LO_NETLINK_UNUSED_6_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_LO_NETLINK_RC_2_0(mmr)  	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_LO_NETLINK_RC_2_0_BP,\
									AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_LO_NETLINK_RC_2_0_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_LO_NETLINK_RC_2_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_LO_NETLINK_RC_2_0_BP,\
									AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_LO_NETLINK_RC_2_0_MASK)
#define RF_AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_LO_NETLINK_VC(mmr)      	RD_FIELD(mmr,\
									AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_LO_NETLINK_VC_BP,\
									AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_LO_NETLINK_VC_MASK)
#define WF_AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_LO_NETLINK_VC(mmr,v)    	WR_FIELD(mmr,v,\
									AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_LO_NETLINK_VC_BP,\
									AR_NL_LCLK_RSP_NICTOTILE7_LCLK_31_LO_NETLINK_VC_MASK)
#define RF_AR_NL_LCLK_DBG_LM_PTRS_LM_TRIG_DELAY(mmr)                 	RD_FIELD(mmr,\
									AR_NL_LCLK_DBG_LM_PTRS_LM_TRIG_DELAY_BP,\
									AR_NL_LCLK_DBG_LM_PTRS_LM_TRIG_DELAY_MASK)
#define WF_AR_NL_LCLK_DBG_LM_PTRS_LM_TRIG_DELAY(mmr,v)               	WR_FIELD(mmr,v,\
									AR_NL_LCLK_DBG_LM_PTRS_LM_TRIG_DELAY_BP,\
									AR_NL_LCLK_DBG_LM_PTRS_LM_TRIG_DELAY_MASK)
#define RF_AR_NL_LCLK_DBG_LM_PTRS_LM_REC_ACT(mmr)                    	RD_FIELD(mmr,\
									AR_NL_LCLK_DBG_LM_PTRS_LM_REC_ACT_BP,\
									AR_NL_LCLK_DBG_LM_PTRS_LM_REC_ACT_MASK)
#define WF_AR_NL_LCLK_DBG_LM_PTRS_LM_REC_ACT(mmr,v)                  	WR_FIELD(mmr,v,\
									AR_NL_LCLK_DBG_LM_PTRS_LM_REC_ACT_BP,\
									AR_NL_LCLK_DBG_LM_PTRS_LM_REC_ACT_MASK)
#define RF_AR_NL_LCLK_DBG_LM_PTRS_LM_REC_DONE(mmr)                   	RD_FIELD(mmr,\
									AR_NL_LCLK_DBG_LM_PTRS_LM_REC_DONE_BP,\
									AR_NL_LCLK_DBG_LM_PTRS_LM_REC_DONE_MASK)
#define WF_AR_NL_LCLK_DBG_LM_PTRS_LM_REC_DONE(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_NL_LCLK_DBG_LM_PTRS_LM_REC_DONE_BP,\
									AR_NL_LCLK_DBG_LM_PTRS_LM_REC_DONE_MASK)
#define RF_AR_NL_LCLK_DBG_LM_PTRS_LM_MULT_EVENT(mmr)                 	RD_FIELD(mmr,\
									AR_NL_LCLK_DBG_LM_PTRS_LM_MULT_EVENT_BP,\
									AR_NL_LCLK_DBG_LM_PTRS_LM_MULT_EVENT_MASK)
#define WF_AR_NL_LCLK_DBG_LM_PTRS_LM_MULT_EVENT(mmr,v)               	WR_FIELD(mmr,v,\
									AR_NL_LCLK_DBG_LM_PTRS_LM_MULT_EVENT_BP,\
									AR_NL_LCLK_DBG_LM_PTRS_LM_MULT_EVENT_MASK)
#define RF_AR_NL_LCLK_DBG_LM_PTRS_LM_WR_AD_WRAP(mmr)                 	RD_FIELD(mmr,\
									AR_NL_LCLK_DBG_LM_PTRS_LM_WR_AD_WRAP_BP,\
									AR_NL_LCLK_DBG_LM_PTRS_LM_WR_AD_WRAP_MASK)
#define WF_AR_NL_LCLK_DBG_LM_PTRS_LM_WR_AD_WRAP(mmr,v)               	WR_FIELD(mmr,v,\
									AR_NL_LCLK_DBG_LM_PTRS_LM_WR_AD_WRAP_BP,\
									AR_NL_LCLK_DBG_LM_PTRS_LM_WR_AD_WRAP_MASK)
#define RF_AR_NL_LCLK_DBG_LM_PTRS_LM_RD_PTR(mmr)                     	RD_FIELD(mmr,\
									AR_NL_LCLK_DBG_LM_PTRS_LM_RD_PTR_BP,\
									AR_NL_LCLK_DBG_LM_PTRS_LM_RD_PTR_MASK)
#define WF_AR_NL_LCLK_DBG_LM_PTRS_LM_RD_PTR(mmr,v)                   	WR_FIELD(mmr,v,\
									AR_NL_LCLK_DBG_LM_PTRS_LM_RD_PTR_BP,\
									AR_NL_LCLK_DBG_LM_PTRS_LM_RD_PTR_MASK)
#define RF_AR_NL_LCLK_DBG_LM_PTRS_LM_WR_PTR(mmr)                     	RD_FIELD(mmr,\
									AR_NL_LCLK_DBG_LM_PTRS_LM_WR_PTR_BP,\
									AR_NL_LCLK_DBG_LM_PTRS_LM_WR_PTR_MASK)
#define WF_AR_NL_LCLK_DBG_LM_PTRS_LM_WR_PTR(mmr,v)                   	WR_FIELD(mmr,v,\
									AR_NL_LCLK_DBG_LM_PTRS_LM_WR_PTR_BP,\
									AR_NL_LCLK_DBG_LM_PTRS_LM_WR_PTR_MASK)
#define RF_AR_NL_LCLK_DBG_LM_READ_LO_DATA(mmr)                       	RD_FIELD(mmr,\
									AR_NL_LCLK_DBG_LM_READ_LO_DATA_BP,\
									AR_NL_LCLK_DBG_LM_READ_LO_DATA_MASK)
#define WF_AR_NL_LCLK_DBG_LM_READ_LO_DATA(mmr,v)                     	WR_FIELD(mmr,v,\
									AR_NL_LCLK_DBG_LM_READ_LO_DATA_BP,\
									AR_NL_LCLK_DBG_LM_READ_LO_DATA_MASK)
#define RF_AR_NL_LCLK_DBG_LM_READ_MID_DATA(mmr)                      	RD_FIELD(mmr,\
									AR_NL_LCLK_DBG_LM_READ_MID_DATA_BP,\
									AR_NL_LCLK_DBG_LM_READ_MID_DATA_MASK)
#define WF_AR_NL_LCLK_DBG_LM_READ_MID_DATA(mmr,v)                    	WR_FIELD(mmr,v,\
									AR_NL_LCLK_DBG_LM_READ_MID_DATA_BP,\
									AR_NL_LCLK_DBG_LM_READ_MID_DATA_MASK)
#define RF_AR_NL_LCLK_DBG_LM_READ_HI_DATA(mmr)                       	RD_FIELD(mmr,\
									AR_NL_LCLK_DBG_LM_READ_HI_DATA_BP,\
									AR_NL_LCLK_DBG_LM_READ_HI_DATA_MASK)
#define WF_AR_NL_LCLK_DBG_LM_READ_HI_DATA(mmr,v)                     	WR_FIELD(mmr,v,\
									AR_NL_LCLK_DBG_LM_READ_HI_DATA_BP,\
									AR_NL_LCLK_DBG_LM_READ_HI_DATA_MASK)
#define RF_AR_NL_LCLK_DBG_LM_SNAP_SEL_SEL(mmr)                       	RD_FIELD(mmr,\
									AR_NL_LCLK_DBG_LM_SNAP_SEL_SEL_BP,\
									AR_NL_LCLK_DBG_LM_SNAP_SEL_SEL_MASK)
#define WF_AR_NL_LCLK_DBG_LM_SNAP_SEL_SEL(mmr,v)                     	WR_FIELD(mmr,v,\
									AR_NL_LCLK_DBG_LM_SNAP_SEL_SEL_BP,\
									AR_NL_LCLK_DBG_LM_SNAP_SEL_SEL_MASK)
#define RF_AR_NL_LCLK_DBG_LM_SNAP_DLO_DATA(mmr)                      	RD_FIELD(mmr,\
									AR_NL_LCLK_DBG_LM_SNAP_DLO_DATA_BP,\
									AR_NL_LCLK_DBG_LM_SNAP_DLO_DATA_MASK)
#define WF_AR_NL_LCLK_DBG_LM_SNAP_DLO_DATA(mmr,v)                    	WR_FIELD(mmr,v,\
									AR_NL_LCLK_DBG_LM_SNAP_DLO_DATA_BP,\
									AR_NL_LCLK_DBG_LM_SNAP_DLO_DATA_MASK)
#define RF_AR_NL_LCLK_DBG_LM_SNAP_DMID_DATA(mmr)                     	RD_FIELD(mmr,\
									AR_NL_LCLK_DBG_LM_SNAP_DMID_DATA_BP,\
									AR_NL_LCLK_DBG_LM_SNAP_DMID_DATA_MASK)
#define WF_AR_NL_LCLK_DBG_LM_SNAP_DMID_DATA(mmr,v)                   	WR_FIELD(mmr,v,\
									AR_NL_LCLK_DBG_LM_SNAP_DMID_DATA_BP,\
									AR_NL_LCLK_DBG_LM_SNAP_DMID_DATA_MASK)
#define RF_AR_NL_LCLK_DBG_LM_SNAP_DHI_DATA(mmr)                      	RD_FIELD(mmr,\
									AR_NL_LCLK_DBG_LM_SNAP_DHI_DATA_BP,\
									AR_NL_LCLK_DBG_LM_SNAP_DHI_DATA_MASK)
#define WF_AR_NL_LCLK_DBG_LM_SNAP_DHI_DATA(mmr,v)                    	WR_FIELD(mmr,v,\
									AR_NL_LCLK_DBG_LM_SNAP_DHI_DATA_BP,\
									AR_NL_LCLK_DBG_LM_SNAP_DHI_DATA_MASK)
#define RF_AR_NL_LCLK_DBG_LM_REM_TRIG_LM_PROP_TO_NL(mmr)             	RD_FIELD(mmr,\
									AR_NL_LCLK_DBG_LM_REM_TRIG_LM_PROP_TO_NL_BP,\
									AR_NL_LCLK_DBG_LM_REM_TRIG_LM_PROP_TO_NL_MASK)
#define WF_AR_NL_LCLK_DBG_LM_REM_TRIG_LM_PROP_TO_NL(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NL_LCLK_DBG_LM_REM_TRIG_LM_PROP_TO_NL_BP,\
									AR_NL_LCLK_DBG_LM_REM_TRIG_LM_PROP_TO_NL_MASK)
#define RF_AR_NL_LCLK_DBG_LM_REM_TRIG_LM_ENABLE_FROM_MMR(mmr)        	RD_FIELD(mmr,\
									AR_NL_LCLK_DBG_LM_REM_TRIG_LM_ENABLE_FROM_MMR_BP,\
									AR_NL_LCLK_DBG_LM_REM_TRIG_LM_ENABLE_FROM_MMR_MASK)
#define WF_AR_NL_LCLK_DBG_LM_REM_TRIG_LM_ENABLE_FROM_MMR(mmr,v)      	WR_FIELD(mmr,v,\
									AR_NL_LCLK_DBG_LM_REM_TRIG_LM_ENABLE_FROM_MMR_BP,\
									AR_NL_LCLK_DBG_LM_REM_TRIG_LM_ENABLE_FROM_MMR_MASK)
#define RF_AR_NL_LCLK_DBG_LM_REM_TRIG_LM_ENABLE_FROM_NL(mmr)         	RD_FIELD(mmr,\
									AR_NL_LCLK_DBG_LM_REM_TRIG_LM_ENABLE_FROM_NL_BP,\
									AR_NL_LCLK_DBG_LM_REM_TRIG_LM_ENABLE_FROM_NL_MASK)
#define WF_AR_NL_LCLK_DBG_LM_REM_TRIG_LM_ENABLE_FROM_NL(mmr,v)       	WR_FIELD(mmr,v,\
									AR_NL_LCLK_DBG_LM_REM_TRIG_LM_ENABLE_FROM_NL_BP,\
									AR_NL_LCLK_DBG_LM_REM_TRIG_LM_ENABLE_FROM_NL_MASK)
#define RF_AR_NL_LCLK_DBG_LM_REM_TRIG_NIC_PROP_TO_NIC3(mmr)          	RD_FIELD(mmr,\
									AR_NL_LCLK_DBG_LM_REM_TRIG_NIC_PROP_TO_NIC3_BP,\
									AR_NL_LCLK_DBG_LM_REM_TRIG_NIC_PROP_TO_NIC3_MASK)
#define WF_AR_NL_LCLK_DBG_LM_REM_TRIG_NIC_PROP_TO_NIC3(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NL_LCLK_DBG_LM_REM_TRIG_NIC_PROP_TO_NIC3_BP,\
									AR_NL_LCLK_DBG_LM_REM_TRIG_NIC_PROP_TO_NIC3_MASK)
#define RF_AR_NL_LCLK_DBG_LM_REM_TRIG_NIC_PROP_TO_NIC2(mmr)          	RD_FIELD(mmr,\
									AR_NL_LCLK_DBG_LM_REM_TRIG_NIC_PROP_TO_NIC2_BP,\
									AR_NL_LCLK_DBG_LM_REM_TRIG_NIC_PROP_TO_NIC2_MASK)
#define WF_AR_NL_LCLK_DBG_LM_REM_TRIG_NIC_PROP_TO_NIC2(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NL_LCLK_DBG_LM_REM_TRIG_NIC_PROP_TO_NIC2_BP,\
									AR_NL_LCLK_DBG_LM_REM_TRIG_NIC_PROP_TO_NIC2_MASK)
#define RF_AR_NL_LCLK_DBG_LM_REM_TRIG_NIC_PROP_TO_NIC1(mmr)          	RD_FIELD(mmr,\
									AR_NL_LCLK_DBG_LM_REM_TRIG_NIC_PROP_TO_NIC1_BP,\
									AR_NL_LCLK_DBG_LM_REM_TRIG_NIC_PROP_TO_NIC1_MASK)
#define WF_AR_NL_LCLK_DBG_LM_REM_TRIG_NIC_PROP_TO_NIC1(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NL_LCLK_DBG_LM_REM_TRIG_NIC_PROP_TO_NIC1_BP,\
									AR_NL_LCLK_DBG_LM_REM_TRIG_NIC_PROP_TO_NIC1_MASK)
#define RF_AR_NL_LCLK_DBG_LM_REM_TRIG_NIC_PROP_TO_NIC0(mmr)          	RD_FIELD(mmr,\
									AR_NL_LCLK_DBG_LM_REM_TRIG_NIC_PROP_TO_NIC0_BP,\
									AR_NL_LCLK_DBG_LM_REM_TRIG_NIC_PROP_TO_NIC0_MASK)
#define WF_AR_NL_LCLK_DBG_LM_REM_TRIG_NIC_PROP_TO_NIC0(mmr,v)        	WR_FIELD(mmr,v,\
									AR_NL_LCLK_DBG_LM_REM_TRIG_NIC_PROP_TO_NIC0_BP,\
									AR_NL_LCLK_DBG_LM_REM_TRIG_NIC_PROP_TO_NIC0_MASK)
#define RF_AR_NL_LCLK_DBG_LM_REM_TRIG_LM_PROP_TO_NIC(mmr)            	RD_FIELD(mmr,\
									AR_NL_LCLK_DBG_LM_REM_TRIG_LM_PROP_TO_NIC_BP,\
									AR_NL_LCLK_DBG_LM_REM_TRIG_LM_PROP_TO_NIC_MASK)
#define WF_AR_NL_LCLK_DBG_LM_REM_TRIG_LM_PROP_TO_NIC(mmr,v)          	WR_FIELD(mmr,v,\
									AR_NL_LCLK_DBG_LM_REM_TRIG_LM_PROP_TO_NIC_BP,\
									AR_NL_LCLK_DBG_LM_REM_TRIG_LM_PROP_TO_NIC_MASK)
#define RF_AR_NL_LCLK_DBG_LM_REM_TRIG_LM_ENABLE_FROM_NIC3(mmr)       	RD_FIELD(mmr,\
									AR_NL_LCLK_DBG_LM_REM_TRIG_LM_ENABLE_FROM_NIC3_BP,\
									AR_NL_LCLK_DBG_LM_REM_TRIG_LM_ENABLE_FROM_NIC3_MASK)
#define WF_AR_NL_LCLK_DBG_LM_REM_TRIG_LM_ENABLE_FROM_NIC3(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NL_LCLK_DBG_LM_REM_TRIG_LM_ENABLE_FROM_NIC3_BP,\
									AR_NL_LCLK_DBG_LM_REM_TRIG_LM_ENABLE_FROM_NIC3_MASK)
#define RF_AR_NL_LCLK_DBG_LM_REM_TRIG_LM_ENABLE_FROM_NIC2(mmr)       	RD_FIELD(mmr,\
									AR_NL_LCLK_DBG_LM_REM_TRIG_LM_ENABLE_FROM_NIC2_BP,\
									AR_NL_LCLK_DBG_LM_REM_TRIG_LM_ENABLE_FROM_NIC2_MASK)
#define WF_AR_NL_LCLK_DBG_LM_REM_TRIG_LM_ENABLE_FROM_NIC2(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NL_LCLK_DBG_LM_REM_TRIG_LM_ENABLE_FROM_NIC2_BP,\
									AR_NL_LCLK_DBG_LM_REM_TRIG_LM_ENABLE_FROM_NIC2_MASK)
#define RF_AR_NL_LCLK_DBG_LM_REM_TRIG_LM_ENABLE_FROM_NIC1(mmr)       	RD_FIELD(mmr,\
									AR_NL_LCLK_DBG_LM_REM_TRIG_LM_ENABLE_FROM_NIC1_BP,\
									AR_NL_LCLK_DBG_LM_REM_TRIG_LM_ENABLE_FROM_NIC1_MASK)
#define WF_AR_NL_LCLK_DBG_LM_REM_TRIG_LM_ENABLE_FROM_NIC1(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NL_LCLK_DBG_LM_REM_TRIG_LM_ENABLE_FROM_NIC1_BP,\
									AR_NL_LCLK_DBG_LM_REM_TRIG_LM_ENABLE_FROM_NIC1_MASK)
#define RF_AR_NL_LCLK_DBG_LM_REM_TRIG_LM_ENABLE_FROM_NIC0(mmr)       	RD_FIELD(mmr,\
									AR_NL_LCLK_DBG_LM_REM_TRIG_LM_ENABLE_FROM_NIC0_BP,\
									AR_NL_LCLK_DBG_LM_REM_TRIG_LM_ENABLE_FROM_NIC0_MASK)
#define WF_AR_NL_LCLK_DBG_LM_REM_TRIG_LM_ENABLE_FROM_NIC0(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NL_LCLK_DBG_LM_REM_TRIG_LM_ENABLE_FROM_NIC0_BP,\
									AR_NL_LCLK_DBG_LM_REM_TRIG_LM_ENABLE_FROM_NIC0_MASK)
#define RF_AR_NL_LCLK_DBG_LM_TRIG_STS_REM_TRIG1_RCV_LAST(mmr)        	RD_FIELD(mmr,\
									AR_NL_LCLK_DBG_LM_TRIG_STS_REM_TRIG1_RCV_LAST_BP,\
									AR_NL_LCLK_DBG_LM_TRIG_STS_REM_TRIG1_RCV_LAST_MASK)
#define WF_AR_NL_LCLK_DBG_LM_TRIG_STS_REM_TRIG1_RCV_LAST(mmr,v)      	WR_FIELD(mmr,v,\
									AR_NL_LCLK_DBG_LM_TRIG_STS_REM_TRIG1_RCV_LAST_BP,\
									AR_NL_LCLK_DBG_LM_TRIG_STS_REM_TRIG1_RCV_LAST_MASK)
#define RF_AR_NL_LCLK_DBG_LM_TRIG_STS_REM_TRIG0_RCV_LAST(mmr)        	RD_FIELD(mmr,\
									AR_NL_LCLK_DBG_LM_TRIG_STS_REM_TRIG0_RCV_LAST_BP,\
									AR_NL_LCLK_DBG_LM_TRIG_STS_REM_TRIG0_RCV_LAST_MASK)
#define WF_AR_NL_LCLK_DBG_LM_TRIG_STS_REM_TRIG0_RCV_LAST(mmr,v)      	WR_FIELD(mmr,v,\
									AR_NL_LCLK_DBG_LM_TRIG_STS_REM_TRIG0_RCV_LAST_BP,\
									AR_NL_LCLK_DBG_LM_TRIG_STS_REM_TRIG0_RCV_LAST_MASK)
#define RF_AR_NL_LCLK_DBG_LM_TRIG_STS_REM_TRIG1_RCV_FIRST(mmr)       	RD_FIELD(mmr,\
									AR_NL_LCLK_DBG_LM_TRIG_STS_REM_TRIG1_RCV_FIRST_BP,\
									AR_NL_LCLK_DBG_LM_TRIG_STS_REM_TRIG1_RCV_FIRST_MASK)
#define WF_AR_NL_LCLK_DBG_LM_TRIG_STS_REM_TRIG1_RCV_FIRST(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NL_LCLK_DBG_LM_TRIG_STS_REM_TRIG1_RCV_FIRST_BP,\
									AR_NL_LCLK_DBG_LM_TRIG_STS_REM_TRIG1_RCV_FIRST_MASK)
#define RF_AR_NL_LCLK_DBG_LM_TRIG_STS_REM_TRIG0_RCV_FIRST(mmr)       	RD_FIELD(mmr,\
									AR_NL_LCLK_DBG_LM_TRIG_STS_REM_TRIG0_RCV_FIRST_BP,\
									AR_NL_LCLK_DBG_LM_TRIG_STS_REM_TRIG0_RCV_FIRST_MASK)
#define WF_AR_NL_LCLK_DBG_LM_TRIG_STS_REM_TRIG0_RCV_FIRST(mmr,v)     	WR_FIELD(mmr,v,\
									AR_NL_LCLK_DBG_LM_TRIG_STS_REM_TRIG0_RCV_FIRST_BP,\
									AR_NL_LCLK_DBG_LM_TRIG_STS_REM_TRIG0_RCV_FIRST_MASK)
#define RF_AR_NL_LCLK_DBG_LM_TRIG_STS_REM_TRIG1_RCV(mmr)             	RD_FIELD(mmr,\
									AR_NL_LCLK_DBG_LM_TRIG_STS_REM_TRIG1_RCV_BP,\
									AR_NL_LCLK_DBG_LM_TRIG_STS_REM_TRIG1_RCV_MASK)
#define WF_AR_NL_LCLK_DBG_LM_TRIG_STS_REM_TRIG1_RCV(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NL_LCLK_DBG_LM_TRIG_STS_REM_TRIG1_RCV_BP,\
									AR_NL_LCLK_DBG_LM_TRIG_STS_REM_TRIG1_RCV_MASK)
#define RF_AR_NL_LCLK_DBG_LM_TRIG_STS_REM_TRIG0_RCV(mmr)             	RD_FIELD(mmr,\
									AR_NL_LCLK_DBG_LM_TRIG_STS_REM_TRIG0_RCV_BP,\
									AR_NL_LCLK_DBG_LM_TRIG_STS_REM_TRIG0_RCV_MASK)
#define WF_AR_NL_LCLK_DBG_LM_TRIG_STS_REM_TRIG0_RCV(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NL_LCLK_DBG_LM_TRIG_STS_REM_TRIG0_RCV_BP,\
									AR_NL_LCLK_DBG_LM_TRIG_STS_REM_TRIG0_RCV_MASK)
#define RF_AR_NL_LCLK_DBG_LM_TRIG_STS_LCL_TRIG1_RCV(mmr)             	RD_FIELD(mmr,\
									AR_NL_LCLK_DBG_LM_TRIG_STS_LCL_TRIG1_RCV_BP,\
									AR_NL_LCLK_DBG_LM_TRIG_STS_LCL_TRIG1_RCV_MASK)
#define WF_AR_NL_LCLK_DBG_LM_TRIG_STS_LCL_TRIG1_RCV(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NL_LCLK_DBG_LM_TRIG_STS_LCL_TRIG1_RCV_BP,\
									AR_NL_LCLK_DBG_LM_TRIG_STS_LCL_TRIG1_RCV_MASK)
#define RF_AR_NL_LCLK_DBG_LM_TRIG_STS_LCL_TRIG0_RCV(mmr)             	RD_FIELD(mmr,\
									AR_NL_LCLK_DBG_LM_TRIG_STS_LCL_TRIG0_RCV_BP,\
									AR_NL_LCLK_DBG_LM_TRIG_STS_LCL_TRIG0_RCV_MASK)
#define WF_AR_NL_LCLK_DBG_LM_TRIG_STS_LCL_TRIG0_RCV(mmr,v)           	WR_FIELD(mmr,v,\
									AR_NL_LCLK_DBG_LM_TRIG_STS_LCL_TRIG0_RCV_BP,\
									AR_NL_LCLK_DBG_LM_TRIG_STS_LCL_TRIG0_RCV_MASK)
#define RF_AR_NL_LCLK_DBG_ERRINJ_LM_ADDRESS(mmr)                     	RD_FIELD(mmr,\
									AR_NL_LCLK_DBG_ERRINJ_LM_ADDRESS_BP,\
									AR_NL_LCLK_DBG_ERRINJ_LM_ADDRESS_MASK)
#define WF_AR_NL_LCLK_DBG_ERRINJ_LM_ADDRESS(mmr,v)                   	WR_FIELD(mmr,v,\
									AR_NL_LCLK_DBG_ERRINJ_LM_ADDRESS_BP,\
									AR_NL_LCLK_DBG_ERRINJ_LM_ADDRESS_MASK)
#define RF_AR_NL_LCLK_DBG_ERRINJ_LM_PARITY(mmr)                      	RD_FIELD(mmr,\
									AR_NL_LCLK_DBG_ERRINJ_LM_PARITY_BP,\
									AR_NL_LCLK_DBG_ERRINJ_LM_PARITY_MASK)
#define WF_AR_NL_LCLK_DBG_ERRINJ_LM_PARITY(mmr,v)                    	WR_FIELD(mmr,v,\
									AR_NL_LCLK_DBG_ERRINJ_LM_PARITY_BP,\
									AR_NL_LCLK_DBG_ERRINJ_LM_PARITY_MASK)
#define RF_AR_NL_LCLK_DBG_ERRINJ_LM_TRIGGERED(mmr)                   	RD_FIELD(mmr,\
									AR_NL_LCLK_DBG_ERRINJ_LM_TRIGGERED_BP,\
									AR_NL_LCLK_DBG_ERRINJ_LM_TRIGGERED_MASK)
#define WF_AR_NL_LCLK_DBG_ERRINJ_LM_TRIGGERED(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_NL_LCLK_DBG_ERRINJ_LM_TRIGGERED_BP,\
									AR_NL_LCLK_DBG_ERRINJ_LM_TRIGGERED_MASK)
#define RF_AR_NL_LCLK_DBG_ERRINJ_LM_MODE(mmr)                        	RD_FIELD(mmr,\
									AR_NL_LCLK_DBG_ERRINJ_LM_MODE_BP,\
									AR_NL_LCLK_DBG_ERRINJ_LM_MODE_MASK)
#define WF_AR_NL_LCLK_DBG_ERRINJ_LM_MODE(mmr,v)                      	WR_FIELD(mmr,v,\
									AR_NL_LCLK_DBG_ERRINJ_LM_MODE_BP,\
									AR_NL_LCLK_DBG_ERRINJ_LM_MODE_MASK)
#define RF_AR_NL_LCLK_DBG_ERRINJ_LM_ENABLE(mmr)                      	RD_FIELD(mmr,\
									AR_NL_LCLK_DBG_ERRINJ_LM_ENABLE_BP,\
									AR_NL_LCLK_DBG_ERRINJ_LM_ENABLE_MASK)
#define WF_AR_NL_LCLK_DBG_ERRINJ_LM_ENABLE(mmr,v)                    	WR_FIELD(mmr,v,\
									AR_NL_LCLK_DBG_ERRINJ_LM_ENABLE_BP,\
									AR_NL_LCLK_DBG_ERRINJ_LM_ENABLE_MASK)
#define RF_AR_NL_LCLK_ERR_INFO_LM_PERR_ADDRESS(mmr)                  	RD_FIELD(mmr,\
									AR_NL_LCLK_ERR_INFO_LM_PERR_ADDRESS_BP,\
									AR_NL_LCLK_ERR_INFO_LM_PERR_ADDRESS_MASK)
#define WF_AR_NL_LCLK_ERR_INFO_LM_PERR_ADDRESS(mmr,v)                	WR_FIELD(mmr,v,\
									AR_NL_LCLK_ERR_INFO_LM_PERR_ADDRESS_BP,\
									AR_NL_LCLK_ERR_INFO_LM_PERR_ADDRESS_MASK)
#define RF_AR_NL_LCLK_ERR_INFO_LM_PERR_MMR_DETECTED_PERR(mmr)        	RD_FIELD(mmr,\
									AR_NL_LCLK_ERR_INFO_LM_PERR_MMR_DETECTED_PERR_BP,\
									AR_NL_LCLK_ERR_INFO_LM_PERR_MMR_DETECTED_PERR_MASK)
#define WF_AR_NL_LCLK_ERR_INFO_LM_PERR_MMR_DETECTED_PERR(mmr,v)      	WR_FIELD(mmr,v,\
									AR_NL_LCLK_ERR_INFO_LM_PERR_MMR_DETECTED_PERR_BP,\
									AR_NL_LCLK_ERR_INFO_LM_PERR_MMR_DETECTED_PERR_MASK)
#define RF_AR_NL_LCLK_ERR_INFO_LM_PERR_CNT_CNT(mmr)                  	RD_FIELD(mmr,\
									AR_NL_LCLK_ERR_INFO_LM_PERR_CNT_CNT_BP,\
									AR_NL_LCLK_ERR_INFO_LM_PERR_CNT_CNT_MASK)
#define WF_AR_NL_LCLK_ERR_INFO_LM_PERR_CNT_CNT(mmr,v)                	WR_FIELD(mmr,v,\
									AR_NL_LCLK_ERR_INFO_LM_PERR_CNT_CNT_BP,\
									AR_NL_LCLK_ERR_INFO_LM_PERR_CNT_CNT_MASK)
#define RF_AR_NL_LCLK_DBG_LM_CAP_SEL_DATA_SEL(mmr)                   	RD_FIELD(mmr,\
									AR_NL_LCLK_DBG_LM_CAP_SEL_DATA_SEL_BP,\
									AR_NL_LCLK_DBG_LM_CAP_SEL_DATA_SEL_MASK)
#define WF_AR_NL_LCLK_DBG_LM_CAP_SEL_DATA_SEL(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_NL_LCLK_DBG_LM_CAP_SEL_DATA_SEL_BP,\
									AR_NL_LCLK_DBG_LM_CAP_SEL_DATA_SEL_MASK)
#define RF_AR_NL_LCLK_DBG_LM_T0_CMP_LO_DATA(mmr)                     	RD_FIELD(mmr,\
									AR_NL_LCLK_DBG_LM_T0_CMP_LO_DATA_BP,\
									AR_NL_LCLK_DBG_LM_T0_CMP_LO_DATA_MASK)
#define WF_AR_NL_LCLK_DBG_LM_T0_CMP_LO_DATA(mmr,v)                   	WR_FIELD(mmr,v,\
									AR_NL_LCLK_DBG_LM_T0_CMP_LO_DATA_BP,\
									AR_NL_LCLK_DBG_LM_T0_CMP_LO_DATA_MASK)
#define RF_AR_NL_LCLK_DBG_LM_T0_CMP_MID_DATA(mmr)                    	RD_FIELD(mmr,\
									AR_NL_LCLK_DBG_LM_T0_CMP_MID_DATA_BP,\
									AR_NL_LCLK_DBG_LM_T0_CMP_MID_DATA_MASK)
#define WF_AR_NL_LCLK_DBG_LM_T0_CMP_MID_DATA(mmr,v)                  	WR_FIELD(mmr,v,\
									AR_NL_LCLK_DBG_LM_T0_CMP_MID_DATA_BP,\
									AR_NL_LCLK_DBG_LM_T0_CMP_MID_DATA_MASK)
#define RF_AR_NL_LCLK_DBG_LM_T0_CMP_HI_DATA(mmr)                     	RD_FIELD(mmr,\
									AR_NL_LCLK_DBG_LM_T0_CMP_HI_DATA_BP,\
									AR_NL_LCLK_DBG_LM_T0_CMP_HI_DATA_MASK)
#define WF_AR_NL_LCLK_DBG_LM_T0_CMP_HI_DATA(mmr,v)                   	WR_FIELD(mmr,v,\
									AR_NL_LCLK_DBG_LM_T0_CMP_HI_DATA_BP,\
									AR_NL_LCLK_DBG_LM_T0_CMP_HI_DATA_MASK)
#define RF_AR_NL_LCLK_DBG_LM_T0_MODE_DATA(mmr)                       	RD_FIELD(mmr,\
									AR_NL_LCLK_DBG_LM_T0_MODE_DATA_BP,\
									AR_NL_LCLK_DBG_LM_T0_MODE_DATA_MASK)
#define WF_AR_NL_LCLK_DBG_LM_T0_MODE_DATA(mmr,v)                     	WR_FIELD(mmr,v,\
									AR_NL_LCLK_DBG_LM_T0_MODE_DATA_BP,\
									AR_NL_LCLK_DBG_LM_T0_MODE_DATA_MASK)
#define RF_AR_NL_LCLK_DBG_LM_T0_MASK_LO_DATA(mmr)                    	RD_FIELD(mmr,\
									AR_NL_LCLK_DBG_LM_T0_MASK_LO_DATA_BP,\
									AR_NL_LCLK_DBG_LM_T0_MASK_LO_DATA_MASK)
#define WF_AR_NL_LCLK_DBG_LM_T0_MASK_LO_DATA(mmr,v)                  	WR_FIELD(mmr,v,\
									AR_NL_LCLK_DBG_LM_T0_MASK_LO_DATA_BP,\
									AR_NL_LCLK_DBG_LM_T0_MASK_LO_DATA_MASK)
#define RF_AR_NL_LCLK_DBG_LM_T0_MASK_MID_DATA(mmr)                   	RD_FIELD(mmr,\
									AR_NL_LCLK_DBG_LM_T0_MASK_MID_DATA_BP,\
									AR_NL_LCLK_DBG_LM_T0_MASK_MID_DATA_MASK)
#define WF_AR_NL_LCLK_DBG_LM_T0_MASK_MID_DATA(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_NL_LCLK_DBG_LM_T0_MASK_MID_DATA_BP,\
									AR_NL_LCLK_DBG_LM_T0_MASK_MID_DATA_MASK)
#define RF_AR_NL_LCLK_DBG_LM_T0_MASK_HI_DATA(mmr)                    	RD_FIELD(mmr,\
									AR_NL_LCLK_DBG_LM_T0_MASK_HI_DATA_BP,\
									AR_NL_LCLK_DBG_LM_T0_MASK_HI_DATA_MASK)
#define WF_AR_NL_LCLK_DBG_LM_T0_MASK_HI_DATA(mmr,v)                  	WR_FIELD(mmr,v,\
									AR_NL_LCLK_DBG_LM_T0_MASK_HI_DATA_BP,\
									AR_NL_LCLK_DBG_LM_T0_MASK_HI_DATA_MASK)
#define RF_AR_NL_LCLK_DBG_LM_TRIG_SEL_DATA7_SEL(mmr)                 	RD_FIELD(mmr,\
									AR_NL_LCLK_DBG_LM_TRIG_SEL_DATA7_SEL_BP,\
									AR_NL_LCLK_DBG_LM_TRIG_SEL_DATA7_SEL_MASK)
#define WF_AR_NL_LCLK_DBG_LM_TRIG_SEL_DATA7_SEL(mmr,v)               	WR_FIELD(mmr,v,\
									AR_NL_LCLK_DBG_LM_TRIG_SEL_DATA7_SEL_BP,\
									AR_NL_LCLK_DBG_LM_TRIG_SEL_DATA7_SEL_MASK)
#define RF_AR_NL_LCLK_DBG_LM_TRIG_SEL_DATA6_SEL(mmr)                 	RD_FIELD(mmr,\
									AR_NL_LCLK_DBG_LM_TRIG_SEL_DATA6_SEL_BP,\
									AR_NL_LCLK_DBG_LM_TRIG_SEL_DATA6_SEL_MASK)
#define WF_AR_NL_LCLK_DBG_LM_TRIG_SEL_DATA6_SEL(mmr,v)               	WR_FIELD(mmr,v,\
									AR_NL_LCLK_DBG_LM_TRIG_SEL_DATA6_SEL_BP,\
									AR_NL_LCLK_DBG_LM_TRIG_SEL_DATA6_SEL_MASK)
#define RF_AR_NL_LCLK_DBG_LM_TRIG_SEL_DATA5_SEL(mmr)                 	RD_FIELD(mmr,\
									AR_NL_LCLK_DBG_LM_TRIG_SEL_DATA5_SEL_BP,\
									AR_NL_LCLK_DBG_LM_TRIG_SEL_DATA5_SEL_MASK)
#define WF_AR_NL_LCLK_DBG_LM_TRIG_SEL_DATA5_SEL(mmr,v)               	WR_FIELD(mmr,v,\
									AR_NL_LCLK_DBG_LM_TRIG_SEL_DATA5_SEL_BP,\
									AR_NL_LCLK_DBG_LM_TRIG_SEL_DATA5_SEL_MASK)
#define RF_AR_NL_LCLK_DBG_LM_TRIG_SEL_DATA4_SEL(mmr)                 	RD_FIELD(mmr,\
									AR_NL_LCLK_DBG_LM_TRIG_SEL_DATA4_SEL_BP,\
									AR_NL_LCLK_DBG_LM_TRIG_SEL_DATA4_SEL_MASK)
#define WF_AR_NL_LCLK_DBG_LM_TRIG_SEL_DATA4_SEL(mmr,v)               	WR_FIELD(mmr,v,\
									AR_NL_LCLK_DBG_LM_TRIG_SEL_DATA4_SEL_BP,\
									AR_NL_LCLK_DBG_LM_TRIG_SEL_DATA4_SEL_MASK)
#define RF_AR_NL_LCLK_DBG_LM_TRIG_SEL_DATA3_SEL(mmr)                 	RD_FIELD(mmr,\
									AR_NL_LCLK_DBG_LM_TRIG_SEL_DATA3_SEL_BP,\
									AR_NL_LCLK_DBG_LM_TRIG_SEL_DATA3_SEL_MASK)
#define WF_AR_NL_LCLK_DBG_LM_TRIG_SEL_DATA3_SEL(mmr,v)               	WR_FIELD(mmr,v,\
									AR_NL_LCLK_DBG_LM_TRIG_SEL_DATA3_SEL_BP,\
									AR_NL_LCLK_DBG_LM_TRIG_SEL_DATA3_SEL_MASK)
#define RF_AR_NL_LCLK_DBG_LM_TRIG_SEL_DATA2_SEL(mmr)                 	RD_FIELD(mmr,\
									AR_NL_LCLK_DBG_LM_TRIG_SEL_DATA2_SEL_BP,\
									AR_NL_LCLK_DBG_LM_TRIG_SEL_DATA2_SEL_MASK)
#define WF_AR_NL_LCLK_DBG_LM_TRIG_SEL_DATA2_SEL(mmr,v)               	WR_FIELD(mmr,v,\
									AR_NL_LCLK_DBG_LM_TRIG_SEL_DATA2_SEL_BP,\
									AR_NL_LCLK_DBG_LM_TRIG_SEL_DATA2_SEL_MASK)
#define RF_AR_NL_LCLK_DBG_LM_TRIG_SEL_DATA1_SEL(mmr)                 	RD_FIELD(mmr,\
									AR_NL_LCLK_DBG_LM_TRIG_SEL_DATA1_SEL_BP,\
									AR_NL_LCLK_DBG_LM_TRIG_SEL_DATA1_SEL_MASK)
#define WF_AR_NL_LCLK_DBG_LM_TRIG_SEL_DATA1_SEL(mmr,v)               	WR_FIELD(mmr,v,\
									AR_NL_LCLK_DBG_LM_TRIG_SEL_DATA1_SEL_BP,\
									AR_NL_LCLK_DBG_LM_TRIG_SEL_DATA1_SEL_MASK)
#define RF_AR_NL_LCLK_DBG_LM_TRIG_SEL_DATA0_SEL(mmr)                 	RD_FIELD(mmr,\
									AR_NL_LCLK_DBG_LM_TRIG_SEL_DATA0_SEL_BP,\
									AR_NL_LCLK_DBG_LM_TRIG_SEL_DATA0_SEL_MASK)
#define WF_AR_NL_LCLK_DBG_LM_TRIG_SEL_DATA0_SEL(mmr,v)               	WR_FIELD(mmr,v,\
									AR_NL_LCLK_DBG_LM_TRIG_SEL_DATA0_SEL_BP,\
									AR_NL_LCLK_DBG_LM_TRIG_SEL_DATA0_SEL_MASK)
#define RF_AR_NL_LCLK_DBG_LM_T1_CMP_LO_DATA(mmr)                     	RD_FIELD(mmr,\
									AR_NL_LCLK_DBG_LM_T1_CMP_LO_DATA_BP,\
									AR_NL_LCLK_DBG_LM_T1_CMP_LO_DATA_MASK)
#define WF_AR_NL_LCLK_DBG_LM_T1_CMP_LO_DATA(mmr,v)                   	WR_FIELD(mmr,v,\
									AR_NL_LCLK_DBG_LM_T1_CMP_LO_DATA_BP,\
									AR_NL_LCLK_DBG_LM_T1_CMP_LO_DATA_MASK)
#define RF_AR_NL_LCLK_DBG_LM_T1_CMP_MID_DATA(mmr)                    	RD_FIELD(mmr,\
									AR_NL_LCLK_DBG_LM_T1_CMP_MID_DATA_BP,\
									AR_NL_LCLK_DBG_LM_T1_CMP_MID_DATA_MASK)
#define WF_AR_NL_LCLK_DBG_LM_T1_CMP_MID_DATA(mmr,v)                  	WR_FIELD(mmr,v,\
									AR_NL_LCLK_DBG_LM_T1_CMP_MID_DATA_BP,\
									AR_NL_LCLK_DBG_LM_T1_CMP_MID_DATA_MASK)
#define RF_AR_NL_LCLK_DBG_LM_T1_CMP_HI_DATA(mmr)                     	RD_FIELD(mmr,\
									AR_NL_LCLK_DBG_LM_T1_CMP_HI_DATA_BP,\
									AR_NL_LCLK_DBG_LM_T1_CMP_HI_DATA_MASK)
#define WF_AR_NL_LCLK_DBG_LM_T1_CMP_HI_DATA(mmr,v)                   	WR_FIELD(mmr,v,\
									AR_NL_LCLK_DBG_LM_T1_CMP_HI_DATA_BP,\
									AR_NL_LCLK_DBG_LM_T1_CMP_HI_DATA_MASK)
#define RF_AR_NL_LCLK_DBG_LM_T1_MODE_DATA(mmr)                       	RD_FIELD(mmr,\
									AR_NL_LCLK_DBG_LM_T1_MODE_DATA_BP,\
									AR_NL_LCLK_DBG_LM_T1_MODE_DATA_MASK)
#define WF_AR_NL_LCLK_DBG_LM_T1_MODE_DATA(mmr,v)                     	WR_FIELD(mmr,v,\
									AR_NL_LCLK_DBG_LM_T1_MODE_DATA_BP,\
									AR_NL_LCLK_DBG_LM_T1_MODE_DATA_MASK)
#define RF_AR_NL_LCLK_DBG_LM_T1_MASK_LO_DATA(mmr)                    	RD_FIELD(mmr,\
									AR_NL_LCLK_DBG_LM_T1_MASK_LO_DATA_BP,\
									AR_NL_LCLK_DBG_LM_T1_MASK_LO_DATA_MASK)
#define WF_AR_NL_LCLK_DBG_LM_T1_MASK_LO_DATA(mmr,v)                  	WR_FIELD(mmr,v,\
									AR_NL_LCLK_DBG_LM_T1_MASK_LO_DATA_BP,\
									AR_NL_LCLK_DBG_LM_T1_MASK_LO_DATA_MASK)
#define RF_AR_NL_LCLK_DBG_LM_T1_MASK_MID_DATA(mmr)                   	RD_FIELD(mmr,\
									AR_NL_LCLK_DBG_LM_T1_MASK_MID_DATA_BP,\
									AR_NL_LCLK_DBG_LM_T1_MASK_MID_DATA_MASK)
#define WF_AR_NL_LCLK_DBG_LM_T1_MASK_MID_DATA(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_NL_LCLK_DBG_LM_T1_MASK_MID_DATA_BP,\
									AR_NL_LCLK_DBG_LM_T1_MASK_MID_DATA_MASK)
#define RF_AR_NL_LCLK_DBG_LM_T1_MASK_HI_DATA(mmr)                    	RD_FIELD(mmr,\
									AR_NL_LCLK_DBG_LM_T1_MASK_HI_DATA_BP,\
									AR_NL_LCLK_DBG_LM_T1_MASK_HI_DATA_MASK)
#define WF_AR_NL_LCLK_DBG_LM_T1_MASK_HI_DATA(mmr,v)                  	WR_FIELD(mmr,v,\
									AR_NL_LCLK_DBG_LM_T1_MASK_HI_DATA_BP,\
									AR_NL_LCLK_DBG_LM_T1_MASK_HI_DATA_MASK)
#define RF_AR_NL_LCLK_DBG_LM_MUX_SEL_CAP_SEL(mmr)                    	RD_FIELD(mmr,\
									AR_NL_LCLK_DBG_LM_MUX_SEL_CAP_SEL_BP,\
									AR_NL_LCLK_DBG_LM_MUX_SEL_CAP_SEL_MASK)
#define WF_AR_NL_LCLK_DBG_LM_MUX_SEL_CAP_SEL(mmr,v)                  	WR_FIELD(mmr,v,\
									AR_NL_LCLK_DBG_LM_MUX_SEL_CAP_SEL_BP,\
									AR_NL_LCLK_DBG_LM_MUX_SEL_CAP_SEL_MASK)
#define RF_AR_NL_LCLK_DBG_LM_MUX_SEL_TRIG1_SEL(mmr)                  	RD_FIELD(mmr,\
									AR_NL_LCLK_DBG_LM_MUX_SEL_TRIG1_SEL_BP,\
									AR_NL_LCLK_DBG_LM_MUX_SEL_TRIG1_SEL_MASK)
#define WF_AR_NL_LCLK_DBG_LM_MUX_SEL_TRIG1_SEL(mmr,v)                	WR_FIELD(mmr,v,\
									AR_NL_LCLK_DBG_LM_MUX_SEL_TRIG1_SEL_BP,\
									AR_NL_LCLK_DBG_LM_MUX_SEL_TRIG1_SEL_MASK)
#define RF_AR_NL_LCLK_DBG_LM_MUX_SEL_TRIG0_SEL(mmr)                  	RD_FIELD(mmr,\
									AR_NL_LCLK_DBG_LM_MUX_SEL_TRIG0_SEL_BP,\
									AR_NL_LCLK_DBG_LM_MUX_SEL_TRIG0_SEL_MASK)
#define WF_AR_NL_LCLK_DBG_LM_MUX_SEL_TRIG0_SEL(mmr,v)                	WR_FIELD(mmr,v,\
									AR_NL_LCLK_DBG_LM_MUX_SEL_TRIG0_SEL_BP,\
									AR_NL_LCLK_DBG_LM_MUX_SEL_TRIG0_SEL_MASK)
#define RF_AR_NL_LCLK_DBG_LM_MUX_SEL_DST_15_0(mmr)                   	RD_FIELD(mmr,\
									AR_NL_LCLK_DBG_LM_MUX_SEL_DST_15_0_BP,\
									AR_NL_LCLK_DBG_LM_MUX_SEL_DST_15_0_MASK)
#define WF_AR_NL_LCLK_DBG_LM_MUX_SEL_DST_15_0(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_NL_LCLK_DBG_LM_MUX_SEL_DST_15_0_BP,\
									AR_NL_LCLK_DBG_LM_MUX_SEL_DST_15_0_MASK)

#endif
