<map id="GlobalPlacer" name="GlobalPlacer">
<area shape="rect" id="node1" title="GlobalPlacer accounts for the general iterations in global placement." alt="" coords="1381,413,1477,440"/>
<area shape="rect" id="node2" href="$class_placement_info.html" title="Information related to FPGA placement (wirelength optimization, cell spreading, legalization,..." alt="" coords="691,355,798,381"/>
<area shape="rect" id="node8" href="$class_cluster_placer.html" title="ClusterPlacer will cluster nodes in the given netlist and place the clusters on the device based on s..." alt="" coords="1081,195,1181,221"/>
<area shape="rect" id="node12" href="$class_wirelength_optimizer.html" title="WirelengthOptimizer builds numerical models based on the element locations and calls solvers to find ..." alt="" coords="1061,337,1200,364"/>
<area shape="rect" id="node16" href="$class_general_spreader.html" title="GeneralSpreader accounts for the cell spreading, which controls the cell density of specific resource..." alt="" coords="1071,451,1190,477"/>
<area shape="rect" id="node17" href="$class_macro_legalizer.html" title="MacroLegalizer maps DSP/BRAM/CARRY macros to legal location." alt="" coords="1075,684,1186,711"/>
<area shape="rect" id="node19" href="$class_c_l_b_legalizer.html" title="CLBLegalizer maps CLBs (each of which consists of one site) to legal location. e.g...." alt="" coords="1081,525,1181,552"/>
<area shape="rect" id="node3" href="$class_placement_info_1_1_compatible_placement_table.html" title="describes the type mapping from design to device, where a cell can be placed (which BEL in which site..." alt="" coords="234,585,411,626"/>
<area shape="rect" id="node4" href="$class_design_info.html" title="Information related to FPGA designs, including design cells and their interconnections." alt="" coords="5,399,89,425"/>
<area shape="rect" id="node6" href="$class_placement_timing_info.html" title="PlacementTimingInfo is the container which record the timing information related to placement." alt="" coords="250,443,395,469"/>
<area shape="rect" id="node5" href="$class_device_info.html" title="Information class related to FPGA device, including the details of BEL/Site/Tile/ClockRegion." alt="" coords="5,533,89,560"/>
<area shape="rect" id="node7" href="$class_placement_timing_info_1_1_timing_graph.html" title=" " alt="" coords="657,436,832,492"/>
<area shape="rect" id="node9" href="$class_s_a_placer.html" title=" " alt="" coords="706,5,783,32"/>
<area shape="rect" id="node10" href="$class_graph_partitioner.html" title=" " alt="" coords="662,56,827,141"/>
<area shape="rect" id="node11" href="$class_graph_partitioner.html" title=" " alt="" coords="665,165,824,251"/>
<area shape="rect" id="node13" href="$class_q_p_solver_wrapper.html" title=" " alt="" coords="681,275,808,301"/>
<area shape="rect" id="node14" href="$struct_q_p_solver_wrapper_1_1solver_data_type.html" title=" " alt="" coords="211,181,434,208"/>
<area shape="rect" id="node15" href="$struct_q_p_solver_wrapper_1_1solver_settings_type.html" title=" " alt="" coords="201,232,444,259"/>
<area shape="rect" id="node18" href="$class_min_cost_bipartite_matcher.html" title=" " alt="" coords="662,657,827,684"/>
</map>
