/*
	Authored 2021. Phillip Stanley-Marbell.

	All rights reserved.

	Redistribution and use in source and binary forms, with or without
	modification, are permitted provided that the following conditions
	are met:

	*	Redistributions of source code must retain the above
		copyright notice, this list of conditions and the following
		disclaimer.

	*	Redistributions in binary form must reproduce the above
		copyright notice, this list of conditions and the following
		disclaimer in the documentation and/or other materials
		provided with the distribution.

	*	Neither the name of the author nor the names of its
		contributors may be used to endorse or promote products
		derived from this software without specific prior written
		permission.

	THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
	"AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
	LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
	FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE
	COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
	INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
	BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
	LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
	CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
	LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
	ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
	POSSIBILITY OF SUCH DAMAGE.
*/
#include <stdlib.h>

/*
 *	config.h needs to come first
 */
#include "config.h"

#include "fsl_misc_utilities.h"
#include "fsl_device_registers.h"
#include "fsl_i2c_master_driver.h"
#include "fsl_spi_master_driver.h"
#include "fsl_rtc_driver.h"
#include "fsl_clock_manager.h"
#include "fsl_power_manager.h"
#include "fsl_mcglite_hal.h"
#include "fsl_port_hal.h"

#include "errstrs.h"
#include "gpio_pins.h"
#include "SEGGER_RTT.h"
#include "warp.h"
#include "devAT45DB.h"

#include "devADXL362.h"
#include "devAMG8834.h"
#include "devMMA8451Q.h"
#include "devINA219.h"
#include "devMAG3110.h"
#include "devL3GD20H.h"
#include "devBME680.h"
#include "devBMX055.h"
#include "devCCS811.h"
#include "devHDC1000.h"

extern volatile WarpSPIDeviceState deviceAT45DBState;
extern volatile uint32_t gWarpSpiTimeoutMicroseconds;
extern uint8_t gWarpSpiCommonSourceBuffer[];
extern uint8_t gWarpSpiCommonSinkBuffer[];

/* Read commands */
#define AT45DB_RDMN								0xd2 /* Main Memory Page Read */
#define AT45DB_RDARRY							0xe8 /* Continuous Array Read (Legacy Command) */
#define AT45DB_RDARRAYLF					0x03 /* Continuous Array Read (Low Frequency) */
#define AT45DB_RDARRAYHF					0x0b /* Continuous Array Read (High Frequency) */
#define AT45DB_RDBF1LF						0xd1 /* Buffer 1 Read (Low Frequency) */
#define AT45DB_RDBF2LF						0xd3 /* Buffer 2 Read (Low Frequency) */
#define AT45DB_RDBF1							0xd4 /* Buffer 1 Read */
#define AT45DB_RDBF2							0xd6 /* Buffer 2 Read */

/* Program and Erase Commands */
#define AT45DB_WRBF1							0x84 /* Buffer 1 Write */
#define AT45DB_WRBF2							0x87 /* Buffer 2 Write */
#define AT45DB_BF1TOMNE						0x83 /* Buffer 1 to Main Memory Page Program with Built-in Erase */
#define AT45DB_BF2TOMNE						0x86 /* Buffer 2 to Main Memory Page Program with Built-in Erase */
#define AT45DB_BF1TOMN						0x88 /* Buffer 1 to Main Memory Page Program without Built-in Erase */
#define AT45DB_BF2TOMN						0x89 /* Buffer 2 to Main Memory Page Program without Built-in Erase  */
#define AT45DB_PGERASE						0x81 /* Page Erase */
#define AT45DB_BLKERASE						0x50 /* Block Erase */
#define AT45DB_SECTERASE					0x7c /* Sector Erase */
#define AT45DB_CHIPERASE1					0xc7 /* Chip Erase - byte 1 */
#define AT45DB_CHIPERASE2					0x94 /* Chip Erase - byte 2 */
#define AT45DB_CHIPERASE3					0x80 /* Chip Erase - byte 3 */
#define AT45DB_CHIPERASE4					0x9a /* Chip Erase - byte 4 */
#define AT45DB_MNTHRUBF1					0x82 /* Main Memory Page Program Through Buffer 1 */
#define AT45DB_MNTHRUBF2					0x85 /* Main Memory Page Program Through Buffer 2 */

/* Protection and Security Commands */
#define AT45DB_ENABPROT1					0x3d /* Enable Sector Protection - byte 1 */
#define AT45DB_ENABPROT2					0x2a /* Enable Sector Protection - byte 2 */
#define AT45DB_ENABPROT3					0x7f /* Enable Sector Protection - byte 3 */
#define AT45DB_ENABPROT4					0xa9 /* Enable Sector Protection - byte 4 */
#define AT45DB_DISABPROT1					0x3d /* Disable Sector Protection - byte 1 */
#define AT45DB_DISABPROT2					0x2a /* Disable Sector Protection - byte 2 */
#define AT45DB_DISABPROT3					0x7f /* Disable Sector Protection - byte 3 */
#define AT45DB_DISABPROT4					0x9a /* Disable Sector Protection - byte 4 */
#define AT45DB_ERASEPROT1					0x3d /* Erase Sector Protection Register - byte 1 */
#define AT45DB_ERASEPROT2					0x2a /* Erase Sector Protection Register - byte 2 */
#define AT45DB_ERASEPROT3					0x7f /* Erase Sector Protection Register - byte 3 */
#define AT45DB_ERASEPROT4					0xcf /* Erase Sector Protection Register - byte 4 */
#define AT45DB_PROGPROT1					0x3d /* Program Sector Protection Register - byte 1 */
#define AT45DB_PROGPROT2					0x2a /* Program Sector Protection Register - byte 2 */
#define AT45DB_PROGPROT3					0x7f /* Program Sector Protection Register - byte 3 */
#define AT45DB_PROGPROT4					0xfc /* Program Sector Protection Register - byte 4 */
#define AT45DB_RDPROT							0x32 /* Read Sector Protection Register */
#define AT45DB_LOCKDOWN1					0x3d /* Sector Lockdown - byte 1 */
#define AT45DB_LOCKDOWN2					0x2a /* Sector Lockdown - byte 2 */
#define AT45DB_LOCKDOWN3					0x7f /* Sector Lockdown - byte 3 */
#define AT45DB_LOCKDOWN4					0x30 /* Sector Lockdown - byte 4 */
#define AT45DB_RDLOCKDOWN					0x35 /* Read Sector Lockdown Register  */
#define AT45DB_PROGSEC1						0x9b /* Program Security Register - byte 1 */
#define AT45DB_PROGSEC2						0x00 /* Program Security Register - byte 2 */
#define AT45DB_PROGSEC3						0x00 /* Program Security Register - byte 3 */
#define AT45DB_PROGSEC4						0x00 /* Program Security Register - byte 4 */
#define AT45DB_RDSEC							0x77 /* Read Security Register */

/* Additional commands */
#define AT45DB_MNTOBF1XFR					0x53 /* Main Memory Page to Buffer 1 Transfer */
#define AT45DB_MNTOBF2XFR					0x55 /* Main Memory Page to Buffer 2 Transfer */
#define AT45DB_MNBF1CMP						0x60 /* Main Memory Page to Buffer 1 Compare  */
#define AT45DB_MNBF2CMP						0x61 /* Main Memory Page to Buffer 2 Compare */
#define AT45DB_AUTOWRBF1					0x58 /* Auto Page Rewrite through Buffer 1 */
#define AT45DB_AUTOWRBF2					0x59 /* Auto Page Rewrite through Buffer 2 */
#define AT45DB_PWRDOWN						0xb9 /* Deep Power-down */
#define AT45DB_RESUME							0xab /* Resume from Deep Power-down */
#define AT45DB_RDSR								0xd7 /* Status Register Read */
#define AT45DB_RDDEVID						0x9f /* Manufacturer and Device ID Read */

#define AT45DB_MANUFACTURER				0x1f /* Manufacturer ID: Atmel */
#define AT45DB_DEVID1_CAPMSK			0x1f /* Bits 0-4: Capacity */
#define AT45DB_DEVID1_1MBIT				0x02 /* xxx0 0010 = 1Mbit AT45DB011 */
#define AT45DB_DEVID1_2MBIT				0x03 /* xxx0 0012 = 2Mbit AT45DB021 */
#define AT45DB_DEVID1_4MBIT				0x04 /* xxx0 0100 = 4Mbit AT45DB041 */
#define AT45DB_DEVID1_8MBIT				0x05 /* xxx0 0101 = 8Mbit AT45DB081 */
#define AT45DB_DEVID1_16MBIT			0x06 /* xxx0 0110 = 16Mbit AT45DB161 */
#define AT45DB_DEVID1_32MBIT			0x07 /* xxx0 0111 = 32Mbit AT45DB321 */
#define AT45DB_DEVID1_64MBIT			0x08 /* xxx0 1000 = 32Mbit AT45DB641 */
#define AT45DB_DEVID1_FAMMSK			0xe0 /* Bits 5-7: Family */
#define AT45DB_DEVID1_DFLASH			0x20 /* 001x xxxx = Dataflash */
#define AT45DB_DEVID1_AT26DF			0x40 /* 010x xxxx = AT26DFxxx series (Not supported) */
#define AT45DB_DEVID2_VERMSK			0x1f /* Bits 0-4: MLC mask */
#define AT45DB_DEVID2_MLCMSK			0xe0 /* Bits 5-7: MLC mask */

/* Status register bit definitions */
#define AT45DB_SR_RDY							(1 << 7) /* Bit 7: RDY/ Not BUSY */
#define AT45DB_SR_COMP						(1 << 6) /* Bit 6: COMP */
#define AT45DB_SR_PROTECT					(1 << 1) /* Bit 1: PROTECT */
#define AT45DB_SR_PGSIZE					(1 << 0) /* Bit 0: PAGE_SIZE */


BufferNumberAT45DB currentBufferAT45DB 		= bufferNumber1AT45DB;
uint16_t currentBufferOffsetAT45DB		 	= 0;

volatile uint16_t currentPageNumberAT45DB;
volatile uint8_t currentPageOffsetAT45DB;

bool AT45DBFull = false;

WarpStatus
initAT45DB(int chipSelectIoPinID, uint16_t operatingVoltageMillivolts)
{
	WarpStatus status;

	deviceAT45DBState.chipSelectIoPinID					 = chipSelectIoPinID;
	deviceAT45DBState.spiSourceBuffer						 = gWarpSpiCommonSourceBuffer;
	deviceAT45DBState.spiSinkBuffer							 = gWarpSpiCommonSinkBuffer;
	deviceAT45DBState.spiBufferLength						 = kWarpMemoryCommonSpiBufferBytes;
	deviceAT45DBState.operatingVoltageMillivolts = operatingVoltageMillivolts;

	enableAT45DBWrite();

	uint8_t pagePositionBuf[3];
	status = readMemoryAT45DB(kWarpAT45DBPageOffsetStoragePage, kWarpAT45DBPageOffsetStorageSize, pagePositionBuf);
	if (status != kWarpStatusOK)
	{
		return status;
	}

	currentBufferAT45DB = bufferNumber1AT45DB;

	currentPageOffsetAT45DB = pagePositionBuf[2];
	currentPageNumberAT45DB = pagePositionBuf[1] | pagePositionBuf[0] << 8;

	currentBufferOffsetAT45DB = currentPageOffsetAT45DB;

	/*
	 * Load the current page from main memory into the current buffer. This is done so that if the previous session ended with a partial write to a page, we need to load that page again into the buffer, and continue writing from there, since we can only do page writes from the start of a page.
	 */
	status = loadMainMemoryPageToBuffer(currentPageNumberAT45DB, currentBufferAT45DB);
	warpPrint("\nAT45DB global variables set to page %d, offset %d, buffer offset %d\n", currentPageNumberAT45DB, currentPageOffsetAT45DB, currentBufferOffsetAT45DB);


	/*
	* Check if the flash is full. If so, set AT45DBFull to true.
	*/
	if (currentPageNumberAT45DB == kWarpSizeAT45DBNPages && currentPageOffsetAT45DB == kWarpSizeAT45DBPageSizeBytes - 1)
	{
		AT45DBFull = true;
		warpPrint("\nAT45DB is full\n");
	}
	return status;
}

WarpStatus
spiTransactionAT45DB(WarpSPIDeviceState volatile* deviceStatePointer, uint8_t ops[], size_t opCount)
{
	spi_status_t status;

	if (opCount > deviceAT45DBState.spiBufferLength)
	{
		return kWarpStatusBadDeviceCommand;
	}

	warpScaleSupplyVoltage(deviceAT45DBState.operatingVoltageMillivolts);

	/*
	 *	First, configure chip select pins of the various SPI slave devices
	 *	as GPIO and drive all of them high.
	 */
	warpDeasserAllSPIchipSelects();

	for (int i = 0; (i < opCount) && (i < deviceAT45DBState.spiBufferLength); i++)
	{
		deviceAT45DBState.spiSourceBuffer[i] = ops[i];
		deviceAT45DBState.spiSinkBuffer[i]	 = 0xFF;
	}

	/*
	 *	First, pulse the /CS to wake up device in case it is in Ultra-Deep Power-Down mode.
	 *	(See Section 10.2.1 of manual). The 50 milliseconds we use here is conservative:
	 *	the manual says the minimum time needed is 20ns. However, the datasheet also says:
	 *
	 *		"After the CS pin has been deasserted, the device will exit from the
	 *		Ultra-Deep Power-Down mode and return to the standby mode within a
	 *		maximum time of tXUDPD."
	 *
	 *	Since txudpd is 100us, we wait another millisecond before proceeding to assert /CS
	 *	again below.
	 */
	GPIO_DRV_ClearPinOutput(deviceAT45DBState.chipSelectIoPinID);
	// OSA_TimeDelay(1);
	GPIO_DRV_SetPinOutput(deviceAT45DBState.chipSelectIoPinID);
	// OSA_TimeDelay(1);

	/*
	 *	Next, create a falling edge on chip-select.
	 */
	GPIO_DRV_ClearPinOutput(deviceAT45DBState.chipSelectIoPinID);

	/*
	 *	The result of the SPI transaction will be stored in deviceADXL362State.spiSinkBuffer.
	 *	Providing a spi_master_user_config_t is optional since it is already provided when we did
	 *	SPI_DRV_MasterConfigureBus(), so we pass in NULL. The "master instance" is always 0 for
	 *	the KL03 since there is only one SPI peripheral.
	 */
	warpEnableSPIpins();
	status = SPI_DRV_MasterTransferBlocking(0 /*	master instance			*/,
																					NULL /*	spi_master_user_config_t	*/,
																					(const uint8_t* restrict)deviceAT45DBState.spiSourceBuffer /*	source buffer			*/,
																					(uint8_t* restrict)deviceAT45DBState.spiSinkBuffer /*	receive buffer			*/,
																					opCount /*	transfer size			*/,
																					gWarpSpiTimeoutMicroseconds);
	warpDisableSPIpins();

	/*
	 *	Deassert the AT45DB
	 */
	GPIO_DRV_SetPinOutput(deviceAT45DBState.chipSelectIoPinID);

	if (status != kStatus_SPI_Success)
	{
		return kWarpStatusDeviceCommunicationFailed;
	}

	return kWarpStatusOK;
}

void
enableAT45DBWrite()
{
	uint8_t ops[4] =
			{
					0x3D,
					0x2A,
					0x7F,
					0x9A,
			};
	return spiTransactionAT45DB(&deviceAT45DBState, ops, 4);
}

WarpStatus
setAT45DBStartPosition(uint16_t pageNumber, uint8_t pageOffset)
{
	WarpStatus status;

	uint8_t initialNANDStartPosition[3];
	initialNANDStartPosition[1] = (uint8_t)pageNumber;
	initialNANDStartPosition[0] = (uint8_t)(pageNumber >>= 8);
	initialNANDStartPosition[2] = pageOffset;

	status = pageProgramAT45DB(0, 3, initialNANDStartPosition);

	if (status != kWarpStatusOK)
	{
		return status;
	}

	return status;
}

WarpStatus
savePagePositionAT45DB()
{
	WarpStatus status;

	status = setAT45DBStartPosition(currentPageNumberAT45DB, currentPageOffsetAT45DB);

	return status;
}

WarpStatus
writeToAT45DBFromEndBuffered(size_t nbyte, uint8_t* buf)
{
	WarpStatus status;

	uint16_t spaceAvailable = kWarpSizeAT45DBBufferSize - currentBufferOffsetAT45DB;

	bool currentBufferIsFull = spaceAvailable == 0;
	if (currentBufferIsFull)
	{
		/*
		 * If the current buffer is exactly full (most likely after the next condition was called), wait for a previous write to main memory to finish, and then write the current buffer to main memory. Then, switch to the other buffer, and call this function again. The control should then go to the final else condition, at which point the other buffer will be filled with the data as needed.
		 */
		status = waitForDeviceReady();
		if (status != kWarpStatusOK)
		{
			return status;
		}

		status = bufferToMainMemoryWritePageAT45DB(currentBufferAT45DB);
		if (status != kWarpStatusOK)
		{
			return status;
		}

		currentBufferAT45DB				= currentBufferAT45DB == bufferNumber1AT45DB ? bufferNumber2AT45DB : bufferNumber1AT45DB;
		currentBufferOffsetAT45DB = 0;

		status = writeToAT45DBFromEndBuffered(nbyte, buf);

		return status;
	}

	if (nbyte > spaceAvailable)
	{
		/*
		 * If we need more space than the current buffer provides, fill it up till the end, and call this function again, with the remaining bytes.
		 */
		status = writeToBufferAT45DB(currentBufferAT45DB, currentBufferOffsetAT45DB, spaceAvailable, buf);
		if (status != kWarpStatusOK)
		{
			return status;
		}

		currentBufferOffsetAT45DB += spaceAvailable;

		nbyte -= spaceAvailable;
		buf += spaceAvailable;

		status = writeToAT45DBFromEndBuffered(nbyte, buf);
	}
	else

	{
		/*
		 * If there is space in the current buffer, then fill it up as needed.
		 */
		status = writeToBufferAT45DB(currentBufferAT45DB, currentBufferOffsetAT45DB, nbyte, buf);
		if (status != kWarpStatusOK)
		{
			return status;
		}

		currentBufferOffsetAT45DB += nbyte;
	}

	return status;
}

WarpStatus
loadMainMemoryPageToBuffer(BufferNumberAT45DB buffer, uint16_t address)
{
	WarpStatus status;

	uint8_t opCode;
	if (buffer == bufferNumber1AT45DB)
	{
		opCode = 0x53;
	}
	else if (buffer == bufferNumber2AT45DB)
	{
		opCode = 0x55;
	}

	uint8_t ops[4] = {0};

	ops[0] = opCode;
	ops[2] = (uint8_t)(address <<= 1);
	ops[1] = (uint8_t)(address >>= 8);
	ops[3] = 0x00;

	status = spiTransactionAT45DB(&deviceAT45DBState, ops, 4);

	waitForDeviceReady();

	return status;
}

WarpStatus
writeBufferAndSavePagePositionAT45DB()
{
	WarpStatus status;

	status = waitForDeviceReady();
	if (status != kWarpStatusOK)
	{
		return status;
	}

	status = bufferToMainMemoryWriteAT45DB(currentBufferAT45DB, currentPageNumberAT45DB);
	if (status == kWarpStatusFlashFull)
	{
		return kWarpStatusOK;
	} else if (status != kWarpStatusOK)
	{
		return status;
	}

	currentPageOffsetAT45DB = currentBufferOffsetAT45DB;
	savePagePositionAT45DB();

	return status;
}

WarpStatus
writeToBufferAT45DB(BufferNumberAT45DB buffer, uint8_t address, size_t nbyte, uint8_t* buf)
{
	WarpStatus status;

	if (nbyte > kWarpMemoryCommonSpiBufferBytes - 4)
	{
		return kWarpStatusBadDeviceCommand;
	}

	uint8_t opCode;
	if (buffer == bufferNumber1AT45DB)
	{
		opCode = 0x84;
	}
	else if (buffer == bufferNumber2AT45DB)
	{
		opCode = 0x87;
	}

	uint8_t ops[kWarpMemoryCommonSpiBufferBytes] = {0};

	ops[0] = opCode;
	ops[2] = 0x00;
	ops[1] = 0x00;
	ops[3] = address;

	for (size_t i = 0; i < nbyte; i++)
	{
		ops[i + 4] = buf[i];
	}

	status = spiTransactionAT45DB(&deviceAT45DBState, ops, nbyte + 4);

	return status;
}

WarpStatus
initiateChipEraseAT45DB()
{
	WarpStatus status;
	uint8_t ops[4] = {0};

	ops[0] = 0xC7; /* CER (SPI Mode) */
	ops[1] = 0x94;
	ops[2] = 0x80;
	ops[3] = 0x9A;

	status = spiTransactionAT45DB(&deviceAT45DBState, ops, 4);

	return status;
}

WarpStatus
initiateChipEraseAndWaitAT45DB()
{
	WarpStatus status;

	status = initiateChipEraseAT45DB();
	status = waitForDeviceReady();

	return status;
}

WarpStatus
resetAT45DB()
{
	WarpStatus status;

	warpPrint("Configuring page size...\n");
	status = configurePageSize();
	if (status != kWarpStatusOK)
	{
		return status;
	}

	// warpPrint("Erasing Chip (takes about 1min)...\n");
	// status = initiateChipEraseAndWaitAT45DB();
	// if (status != kWarpStatusOK)
	// {
	// 	return status;
	// }

	warpPrint("Setting start offset...\n");
	status = setAT45DBStartPosition(kWarpInitialPageNumberAT45DB, kWarpInitialPageOffsetAT45DB);
	if (status != kWarpStatusOK)
	{
		return status;
	}

	warpPrint("Reinitializing global variables...\n");
	currentPageNumberAT45DB = kWarpInitialPageNumberAT45DB;
	currentPageOffsetAT45DB = kWarpInitialPageOffsetAT45DB;

	currentBufferOffsetAT45DB = kWarpInitialBufferOffsetAT45DB;
	currentBufferAT45DB				= bufferNumber1AT45DB;

	return status;
}

WarpStatus
configurePageSize()
{
	WarpStatus status;

	uint8_t ops[4] = {0};

	ops[0] = 0x3D; /* CER (SPI Mode) */
	ops[1] = 0x2A;
	ops[2] = 0x80;
	ops[3] = 0xA6;

	status = spiTransactionAT45DB(&deviceAT45DBState, ops, 4);
	waitForDeviceReady();
	return status;
}

WarpStatus
waitForDeviceReady()
{
	WarpStatus status = kWarpStatusOK;
	uint8_t ops[3]		= {0};

	ops[0] = 0xD7; /* RDSR (SPI Mode) */
	ops[1] = 0x0;
	ops[2] = 0x0;

	uint8_t statusByte = 0x00;
	while ((statusByte & 0x80) == 0)
	{
		status		 = spiTransactionAT45DB(&deviceAT45DBState, ops, 3);
		statusByte = deviceAT45DBState.spiSinkBuffer[1];
	}

	return status;
}

WarpStatus
bufferToMainMemoryWriteAT45DB(BufferNumberAT45DB buffer, uint16_t pageNumber)
{
	WarpStatus status;

	if (AT45DBFull)
	{
		/*
		* If we have reached the end of the memory, don't do anything.
		*/
		return kWarpStatusFlashFull;
	}

	/*
	* We are using buffer to main memory WITH built-in erase because it makes dealing with partial buffers easier.  Furthermore, using WITHOUT built-in erase doesn't provide much of an increase in the write-rate.
	*/
	uint8_t writeOpcode;
	if (buffer == bufferNumber1AT45DB)
	{
		writeOpcode = 0x83;
	}
	else if (buffer == bufferNumber2AT45DB)
	{
		writeOpcode = 0x86;
	}

	uint8_t ops[4] = {0};

	ops[0] = writeOpcode; /* PP */
	ops[2] = (uint8_t)(pageNumber <<= 1);
	ops[1] = (uint8_t)(pageNumber >>= 8);
	ops[3] = 0x00;

	status = spiTransactionAT45DB(&deviceAT45DBState, ops, 4);

	return status;
}

WarpStatus
bufferToMainMemoryWritePageAT45DB(BufferNumberAT45DB buffer)
{
	WarpStatus status;

	status = bufferToMainMemoryWriteAT45DB(buffer, currentPageNumberAT45DB);
	if (status == kWarpStatusFlashFull)
	{
		/*
		* If we have reached the end of the memory, don't do anything, and return ok.
		*/
		return kWarpStatusOK;
	} else if (status != kWarpStatusOK)
	{
		return status;
	}

	currentPageNumberAT45DB += 1;
	currentPageOffsetAT45DB = 0;


	if (currentPageNumberAT45DB == (uint16_t)(kWarpSizeAT45DBNPages)) {
		AT45DBFull = true;

		currentPageNumberAT45DB = kWarpSizeAT45DBNPages;
		currentPageOffsetAT45DB = kWarpSizeAT45DBPageSizeBytes-1;
		setAT45DBStartPosition(currentPageNumberAT45DB, currentPageOffsetAT45DB);
	}

	return status;
}

WarpStatus
pageProgramAT45DB(uint16_t pageNumber, size_t nbyte, uint8_t* buf)
{
	WarpStatus status;

	if (nbyte > kWarpMemoryCommonSpiBufferBytes - 4)
	{
		return kWarpStatusBadDeviceCommand;
	}

	uint8_t opCode = 0x82;
	if (currentBufferAT45DB == bufferNumber1AT45DB)
	{
		opCode = 0x82;
	}
	else if (currentBufferAT45DB == bufferNumber2AT45DB)
	{
		opCode = 0x85;
	}

	uint8_t ops[kWarpMemoryCommonSpiBufferBytes] = {0};

	ops[0] = opCode; /* PP */
	ops[2] = (uint8_t)(pageNumber <<= 1);
	ops[1] = (uint8_t)(pageNumber >>= 8);
	ops[3] = 0x00;

	for (size_t i = 0; i < nbyte; i++)
	{
		ops[i + 4] = buf[i];
	}

	status = spiTransactionAT45DB(&deviceAT45DBState, ops, nbyte + 4);

	return status;
}

WarpStatus
readMemoryAT45DB(uint16_t pageNumber, size_t nbyte, void* buf)
{
	WarpStatus status;

	if (nbyte > kWarpSizeAT45DBPageSizeBytes)
	{
		return kWarpStatusBadDeviceCommand;
	}

	size_t nIterations = nbyte / (kWarpMemoryCommonSpiBufferBytes - 8);
	size_t excessBytes = nbyte % (kWarpMemoryCommonSpiBufferBytes - 8);

	uint8_t ops[kWarpMemoryCommonSpiBufferBytes] = {0};

	ops[0] = 0xD2; /* NORD */
	ops[2] = (uint8_t)(pageNumber <<= 1);
	ops[1] = (uint8_t)(pageNumber >>= 8);

	// warpPrint("nIterations: %d, excessBytes: %d, nbyte: %d\n", nIterations, excessBytes, nbyte);
	for (size_t i = 0; i < nIterations; i++)
	{
		// warpPrint("Reading page %d, offset: %d\n", pageNumber, i * (kWarpMemoryCommonSpiBufferBytes - 8));

		ops[3] = (uint8_t)(i * (kWarpMemoryCommonSpiBufferBytes - 8));

		status = spiTransactionAT45DB(&deviceAT45DBState, ops, kWarpMemoryCommonSpiBufferBytes);

		if (status != kWarpStatusOK)
		{
			warpPrint("Error: communication failed\n");
			return status;
		}

		for (size_t j = 0; j < kWarpMemoryCommonSpiBufferBytes - 8; j++)
		{
			((uint8_t*)buf)[i * (kWarpMemoryCommonSpiBufferBytes - 8) + j] = deviceAT45DBState.spiSinkBuffer[j + 8];
		}
	}

	ops[3] = (uint8_t)(nIterations * (kWarpMemoryCommonSpiBufferBytes - 8));

	status = spiTransactionAT45DB(&deviceAT45DBState, ops, excessBytes + 8);

	if (status != kWarpStatusOK)
	{
		warpPrint("Error: communication failed\n");
		return status;
	}

	for (size_t i = 0; i < excessBytes; i++)
	{
		((uint8_t*)buf)[nIterations * (kWarpMemoryCommonSpiBufferBytes - 8) + i] = deviceAT45DBState.spiSinkBuffer[i + 8];
	}

	return kWarpStatusOK;
}
