


# â±ï¸ Clock Divider in Verilog

This project implements a flexible **clock divider** module using Verilog HDL.  
The module supports four selectable output frequencies derived from a 50MHz input clock, based on a 2-bit control signal.

---

## ğŸ“ Files Included

- `clock_divider.v` â€“ Main Verilog module
- `clock_divider_tb.v` â€“ Testbench for simulation
- `rtl_diagram.pdf` â€“ RTL block diagram of the circuit

---

## âš™ï¸ Features

- Input: `clk`, `reset`, `div[1:0]`
- Output: `div_clk` â€“ toggled clock at selected frequency
- Frequencies supported:
  - `00`: 100Hz
  - `01`: 1kHz
  - `10`: 10kHz
  - `11`: 100kHz

---

## ğŸ§ª Simulation

Run simulation with ModelSim or other tools to validate:
- Frequency division behavior
- Reset logic
- Timing diagrams

---




