{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1712228257735 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712228257735 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr  4 11:57:37 2024 " "Processing started: Thu Apr  4 11:57:37 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712228257735 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712228257735 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ShiftRegister_Demo -c ShiftRegister_Demo " "Command: quartus_map --read_settings_files=on --write_settings_files=off ShiftRegister_Demo -c ShiftRegister_Demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712228257735 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1712228258078 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1712228258078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftregister4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shiftregister4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ShiftRegister4-Behavioral " "Found design unit 1: ShiftRegister4-Behavioral" {  } { { "ShiftRegister4.vhd" "" { Text "C:/Users/tiago/Documents/University/1 ano/2 Semestre/LSD/Pratico/Prat06/Parte 1/ShiftRegister4.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712228266908 ""} { "Info" "ISGN_ENTITY_NAME" "1 ShiftRegister4 " "Found entity 1: ShiftRegister4" {  } { { "ShiftRegister4.vhd" "" { Text "C:/Users/tiago/Documents/University/1 ano/2 Semestre/LSD/Pratico/Prat06/Parte 1/ShiftRegister4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712228266908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712228266908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftregistern.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shiftregistern.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ShiftRegisterN-Behavioral " "Found design unit 1: ShiftRegisterN-Behavioral" {  } { { "ShiftRegisterN.vhd" "" { Text "C:/Users/tiago/Documents/University/1 ano/2 Semestre/LSD/Pratico/Prat06/Parte 1/ShiftRegisterN.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712228266909 ""} { "Info" "ISGN_ENTITY_NAME" "1 ShiftRegisterN " "Found entity 1: ShiftRegisterN" {  } { { "ShiftRegisterN.vhd" "" { Text "C:/Users/tiago/Documents/University/1 ano/2 Semestre/LSD/Pratico/Prat06/Parte 1/ShiftRegisterN.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712228266909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712228266909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftregister_demo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shiftregister_demo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ShiftRegister_Demo-Structural " "Found design unit 1: ShiftRegister_Demo-Structural" {  } { { "ShiftRegister_Demo.vhd" "" { Text "C:/Users/tiago/Documents/University/1 ano/2 Semestre/LSD/Pratico/Prat06/Parte 1/ShiftRegister_Demo.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712228266910 ""} { "Info" "ISGN_ENTITY_NAME" "1 ShiftRegister_Demo " "Found entity 1: ShiftRegister_Demo" {  } { { "ShiftRegister_Demo.vhd" "" { Text "C:/Users/tiago/Documents/University/1 ano/2 Semestre/LSD/Pratico/Prat06/Parte 1/ShiftRegister_Demo.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712228266910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712228266910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkdividern.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clkdividern.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ClkDividerN-Behavioral " "Found design unit 1: ClkDividerN-Behavioral" {  } { { "ClkDividerN.vhd" "" { Text "C:/Users/tiago/Documents/University/1 ano/2 Semestre/LSD/Pratico/Prat06/Parte 1/ClkDividerN.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712228266912 ""} { "Info" "ISGN_ENTITY_NAME" "1 ClkDividerN " "Found entity 1: ClkDividerN" {  } { { "ClkDividerN.vhd" "" { Text "C:/Users/tiago/Documents/University/1 ano/2 Semestre/LSD/Pratico/Prat06/Parte 1/ClkDividerN.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712228266912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712228266912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftregisterdemo.bdf 1 1 " "Found 1 design units, including 1 entities, in source file shiftregisterdemo.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftRegisterDemo " "Found entity 1: ShiftRegisterDemo" {  } { { "ShiftRegisterDemo.bdf" "" { Schematic "C:/Users/tiago/Documents/University/1 ano/2 Semestre/LSD/Pratico/Prat06/Parte 1/ShiftRegisterDemo.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712228266913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712228266913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftregisterloadn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shiftregisterloadn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ShiftRegisterLoadN-Behavioral " "Found design unit 1: ShiftRegisterLoadN-Behavioral" {  } { { "ShiftRegisterLoadN.vhd" "" { Text "C:/Users/tiago/Documents/University/1 ano/2 Semestre/LSD/Pratico/Prat06/Parte 1/ShiftRegisterLoadN.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712228266914 ""} { "Info" "ISGN_ENTITY_NAME" "1 ShiftRegisterLoadN " "Found entity 1: ShiftRegisterLoadN" {  } { { "ShiftRegisterLoadN.vhd" "" { Text "C:/Users/tiago/Documents/University/1 ano/2 Semestre/LSD/Pratico/Prat06/Parte 1/ShiftRegisterLoadN.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712228266914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712228266914 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ShiftRegisterDemo " "Elaborating entity \"ShiftRegisterDemo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1712228266947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClkDividerN ClkDividerN:inst2 " "Elaborating entity \"ClkDividerN\" for hierarchy \"ClkDividerN:inst2\"" {  } { { "ShiftRegisterDemo.bdf" "inst2" { Schematic "C:/Users/tiago/Documents/University/1 ano/2 Semestre/LSD/Pratico/Prat06/Parte 1/ShiftRegisterDemo.bdf" { { 120 240 384 200 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712228266962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftRegisterLoadN ShiftRegisterLoadN:inst " "Elaborating entity \"ShiftRegisterLoadN\" for hierarchy \"ShiftRegisterLoadN:inst\"" {  } { { "ShiftRegisterDemo.bdf" "inst" { Schematic "C:/Users/tiago/Documents/University/1 ano/2 Semestre/LSD/Pratico/Prat06/Parte 1/ShiftRegisterDemo.bdf" { { 208 512 736 352 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712228266965 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1712228267482 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1712228267973 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712228267973 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "ShiftRegisterDemo.bdf" "" { Schematic "C:/Users/tiago/Documents/University/1 ano/2 Semestre/LSD/Pratico/Prat06/Parte 1/ShiftRegisterDemo.bdf" { { 248 344 512 264 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712228268020 "|ShiftRegisterDemo|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "ShiftRegisterDemo.bdf" "" { Schematic "C:/Users/tiago/Documents/University/1 ano/2 Semestre/LSD/Pratico/Prat06/Parte 1/ShiftRegisterDemo.bdf" { { 248 344 512 264 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712228268020 "|ShiftRegisterDemo|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "ShiftRegisterDemo.bdf" "" { Schematic "C:/Users/tiago/Documents/University/1 ano/2 Semestre/LSD/Pratico/Prat06/Parte 1/ShiftRegisterDemo.bdf" { { 248 344 512 264 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712228268020 "|ShiftRegisterDemo|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "ShiftRegisterDemo.bdf" "" { Schematic "C:/Users/tiago/Documents/University/1 ano/2 Semestre/LSD/Pratico/Prat06/Parte 1/ShiftRegisterDemo.bdf" { { 248 344 512 264 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712228268020 "|ShiftRegisterDemo|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "ShiftRegisterDemo.bdf" "" { Schematic "C:/Users/tiago/Documents/University/1 ano/2 Semestre/LSD/Pratico/Prat06/Parte 1/ShiftRegisterDemo.bdf" { { 248 344 512 264 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712228268020 "|ShiftRegisterDemo|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "ShiftRegisterDemo.bdf" "" { Schematic "C:/Users/tiago/Documents/University/1 ano/2 Semestre/LSD/Pratico/Prat06/Parte 1/ShiftRegisterDemo.bdf" { { 248 344 512 264 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712228268020 "|ShiftRegisterDemo|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "ShiftRegisterDemo.bdf" "" { Schematic "C:/Users/tiago/Documents/University/1 ano/2 Semestre/LSD/Pratico/Prat06/Parte 1/ShiftRegisterDemo.bdf" { { 248 344 512 264 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712228268020 "|ShiftRegisterDemo|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "ShiftRegisterDemo.bdf" "" { Schematic "C:/Users/tiago/Documents/University/1 ano/2 Semestre/LSD/Pratico/Prat06/Parte 1/ShiftRegisterDemo.bdf" { { 248 344 512 264 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712228268020 "|ShiftRegisterDemo|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "ShiftRegisterDemo.bdf" "" { Schematic "C:/Users/tiago/Documents/University/1 ano/2 Semestre/LSD/Pratico/Prat06/Parte 1/ShiftRegisterDemo.bdf" { { 248 344 512 264 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712228268020 "|ShiftRegisterDemo|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "ShiftRegisterDemo.bdf" "" { Schematic "C:/Users/tiago/Documents/University/1 ano/2 Semestre/LSD/Pratico/Prat06/Parte 1/ShiftRegisterDemo.bdf" { { 280 264 432 296 "KEY" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712228268020 "|ShiftRegisterDemo|KEY[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1712228268020 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "73 " "Implemented 73 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1712228268021 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1712228268021 ""} { "Info" "ICUT_CUT_TM_LCELLS" "51 " "Implemented 51 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1712228268021 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1712228268021 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4886 " "Peak virtual memory: 4886 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712228268047 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr  4 11:57:48 2024 " "Processing ended: Thu Apr  4 11:57:48 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712228268047 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712228268047 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712228268047 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1712228268047 ""}
