   1              		.cpu cortex-m4
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 6
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"gd32f30x_can.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.can_deinit,"ax",%progbits
  16              		.align	1
  17              		.global	can_deinit
  18              		.arch armv7e-m
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu softvfp
  24              	can_deinit:
  25              	.LFB116:
  26              		.file 1 "../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c"
   1:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** /*!
   2:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \file    gd32f30x_can.c
   3:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \brief   CAN driver
   4:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** 
   5:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****    \version 2024-12-20, V3.0.1, firmware for GD32F30x
   6:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** */
   7:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** 
   8:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** /*
   9:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     Copyright (c) 2024, GigaDevice Semiconductor Inc.
  10:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** 
  11:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     Redistribution and use in source and binary forms, with or without modification,
  12:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** are permitted provided that the following conditions are met:
  13:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** 
  14:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     1. Redistributions of source code must retain the above copyright notice, this
  15:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****        list of conditions and the following disclaimer.
  16:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     2. Redistributions in binary form must reproduce the above copyright notice,
  17:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****        this list of conditions and the following disclaimer in the documentation
  18:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****        and/or other materials provided with the distribution.
  19:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     3. Neither the name of the copyright holder nor the names of its contributors
  20:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****        may be used to endorse or promote products derived from this software without
  21:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****        specific prior written permission.
  22:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** 
  23:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  24:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
  25:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
  26:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
  27:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
  28:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR
  29:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
  30:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  31:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY
  32:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** OF SUCH DAMAGE.
  33:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** */
  34:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** 
  35:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** #include "gd32f30x_can.h"
  36:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** #include <stdlib.h>
  37:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** 
  38:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** #define CAN_ERROR_HANDLE(s)     do{}while(1)
  39:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** 
  40:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** /*!
  41:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \brief      deinitialize CAN
  42:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \param[in]  can_periph
  43:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \arg        CANx(x=0,1),the CAN1 only for GD32F30X_CL
  44:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \param[out] none
  45:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \retval     none
  46:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** */
  47:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** void can_deinit(uint32_t can_periph)
  48:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** {
  27              		.loc 1 48 1
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 8
  30              		@ frame_needed = 1, uses_anonymous_args = 0
  31 0000 80B5     		push	{r7, lr}
  32              		.cfi_def_cfa_offset 8
  33              		.cfi_offset 7, -8
  34              		.cfi_offset 14, -4
  35 0002 82B0     		sub	sp, sp, #8
  36              		.cfi_def_cfa_offset 16
  37 0004 00AF     		add	r7, sp, #0
  38              		.cfi_def_cfa_register 7
  39 0006 7860     		str	r0, [r7, #4]
  49:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** #ifdef GD32F30X_CL
  50:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     if(CAN0 == can_periph) {
  51:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         rcu_periph_reset_enable(RCU_CAN0RST);
  52:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         rcu_periph_reset_disable(RCU_CAN0RST);
  53:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     } else {
  54:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         rcu_periph_reset_enable(RCU_CAN1RST);
  55:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         rcu_periph_reset_disable(RCU_CAN1RST);
  56:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     }
  57:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** #else
  58:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     if(CAN0 == can_periph) {
  40              		.loc 1 58 7
  41 0008 7B68     		ldr	r3, [r7, #4]
  42 000a 074A     		ldr	r2, .L4
  43 000c 9342     		cmp	r3, r2
  44 000e 07D1     		bne	.L3
  59:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         rcu_periph_reset_enable(RCU_CAN0RST);
  45              		.loc 1 59 9
  46 0010 40F21940 		movw	r0, #1049
  47 0014 FFF7FEFF 		bl	rcu_periph_reset_enable
  60:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         rcu_periph_reset_disable(RCU_CAN0RST);
  48              		.loc 1 60 9
  49 0018 40F21940 		movw	r0, #1049
  50 001c FFF7FEFF 		bl	rcu_periph_reset_disable
  51              	.L3:
  61:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     }
  62:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** #endif
  63:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** }
  52              		.loc 1 63 1
  53 0020 00BF     		nop
  54 0022 0837     		adds	r7, r7, #8
  55              		.cfi_def_cfa_offset 8
  56 0024 BD46     		mov	sp, r7
  57              		.cfi_def_cfa_register 13
  58              		@ sp needed
  59 0026 80BD     		pop	{r7, pc}
  60              	.L5:
  61              		.align	2
  62              	.L4:
  63 0028 00640040 		.word	1073767424
  64              		.cfi_endproc
  65              	.LFE116:
  67              		.section	.text.can_struct_para_init,"ax",%progbits
  68              		.align	1
  69              		.global	can_struct_para_init
  70              		.syntax unified
  71              		.thumb
  72              		.thumb_func
  73              		.fpu softvfp
  75              	can_struct_para_init:
  76              	.LFB117:
  64:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** 
  65:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** /*!
  66:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \brief      initialize CAN parameter struct with a default value
  67:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \param[in]  type: the type of CAN parameter struct
  68:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****                 only one parameter can be selected which is shown as below:
  69:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_INIT_STRUCT: the CAN initial struct
  70:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_FILTER_STRUCT: the CAN filter struct
  71:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_TX_MESSAGE_STRUCT: the CAN TX message struct
  72:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_RX_MESSAGE_STRUCT: the CAN RX message struct
  73:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \param[out] p_struct: the pointer of the specific struct
  74:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \retval     none
  75:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** */
  76:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** void can_struct_para_init(can_struct_type_enum type, void *p_struct)
  77:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** {
  77              		.loc 1 77 1
  78              		.cfi_startproc
  79              		@ args = 0, pretend = 0, frame = 16
  80              		@ frame_needed = 1, uses_anonymous_args = 0
  81              		@ link register save eliminated.
  82 0000 80B4     		push	{r7}
  83              		.cfi_def_cfa_offset 4
  84              		.cfi_offset 7, -4
  85 0002 85B0     		sub	sp, sp, #20
  86              		.cfi_def_cfa_offset 24
  87 0004 00AF     		add	r7, sp, #0
  88              		.cfi_def_cfa_register 7
  89 0006 0346     		mov	r3, r0
  90 0008 3960     		str	r1, [r7]
  91 000a FB71     		strb	r3, [r7, #7]
  78:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     uint8_t i;
  79:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** 
  80:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     if(NULL == p_struct) {
  92              		.loc 1 80 7
  93 000c 3B68     		ldr	r3, [r7]
  94 000e 002B     		cmp	r3, #0
  95 0010 00D1     		bne	.L7
  96              	.L8:
  81:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         CAN_ERROR_HANDLE("struct parameter can not be NULL \r\n");
  97              		.loc 1 81 9 discriminator 1
  98 0012 FEE7     		b	.L8
  99              	.L7:
  82:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     }
  83:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** 
  84:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     /* get type of the struct */
  85:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     switch(type) {
 100              		.loc 1 85 5
 101 0014 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 102 0016 032B     		cmp	r3, #3
 103 0018 00F28A80 		bhi	.L9
 104 001c 01A2     		adr	r2, .L11
 105 001e 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 106 0022 00BF     		.p2align 2
 107              	.L11:
 108 0024 35000000 		.word	.L14+1
 109 0028 7B000000 		.word	.L13+1
 110 002c B3000000 		.word	.L12+1
 111 0030 EF000000 		.word	.L10+1
 112              		.p2align 1
 113              	.L14:
  86:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     /* used for can_init() */
  87:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     case CAN_INIT_STRUCT:
  88:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         ((can_parameter_struct *)p_struct)->auto_bus_off_recovery = DISABLE;
 114              		.loc 1 88 67
 115 0034 3B68     		ldr	r3, [r7]
 116 0036 0022     		movs	r2, #0
 117 0038 5A71     		strb	r2, [r3, #5]
  89:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         ((can_parameter_struct *)p_struct)->auto_retrans = DISABLE;
 118              		.loc 1 89 58
 119 003a 3B68     		ldr	r3, [r7]
 120 003c 0022     		movs	r2, #0
 121 003e DA71     		strb	r2, [r3, #7]
  90:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         ((can_parameter_struct *)p_struct)->auto_wake_up = DISABLE;
 122              		.loc 1 90 58
 123 0040 3B68     		ldr	r3, [r7]
 124 0042 0022     		movs	r2, #0
 125 0044 9A71     		strb	r2, [r3, #6]
  91:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         ((can_parameter_struct *)p_struct)->prescaler = 0x03FFU;
 126              		.loc 1 91 55
 127 0046 3B68     		ldr	r3, [r7]
 128 0048 40F2FF32 		movw	r2, #1023
 129 004c 5A81     		strh	r2, [r3, #10]	@ movhi
  92:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         ((can_parameter_struct *)p_struct)->rec_fifo_overwrite = DISABLE;
 130              		.loc 1 92 64
 131 004e 3B68     		ldr	r3, [r7]
 132 0050 0022     		movs	r2, #0
 133 0052 1A72     		strb	r2, [r3, #8]
  93:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         ((can_parameter_struct *)p_struct)->resync_jump_width = CAN_BT_SJW_1TQ;
 134              		.loc 1 93 63
 135 0054 3B68     		ldr	r3, [r7]
 136 0056 0022     		movs	r2, #0
 137 0058 5A70     		strb	r2, [r3, #1]
  94:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         ((can_parameter_struct *)p_struct)->time_segment_1 = CAN_BT_BS1_3TQ;
 138              		.loc 1 94 60
 139 005a 3B68     		ldr	r3, [r7]
 140 005c 0222     		movs	r2, #2
 141 005e 9A70     		strb	r2, [r3, #2]
  95:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         ((can_parameter_struct *)p_struct)->time_segment_2 = CAN_BT_BS2_1TQ;
 142              		.loc 1 95 60
 143 0060 3B68     		ldr	r3, [r7]
 144 0062 0022     		movs	r2, #0
 145 0064 DA70     		strb	r2, [r3, #3]
  96:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         ((can_parameter_struct *)p_struct)->time_triggered = DISABLE;
 146              		.loc 1 96 60
 147 0066 3B68     		ldr	r3, [r7]
 148 0068 0022     		movs	r2, #0
 149 006a 1A71     		strb	r2, [r3, #4]
  97:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         ((can_parameter_struct *)p_struct)->trans_fifo_order = DISABLE;
 150              		.loc 1 97 62
 151 006c 3B68     		ldr	r3, [r7]
 152 006e 0022     		movs	r2, #0
 153 0070 5A72     		strb	r2, [r3, #9]
  98:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         ((can_parameter_struct *)p_struct)->working_mode = CAN_NORMAL_MODE;
 154              		.loc 1 98 58
 155 0072 3B68     		ldr	r3, [r7]
 156 0074 0022     		movs	r2, #0
 157 0076 1A70     		strb	r2, [r3]
  99:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** 
 100:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         break;
 158              		.loc 1 100 9
 159 0078 5BE0     		b	.L15
 160              	.L13:
 101:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     /* used for can_filter_init() */
 102:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     case CAN_FILTER_STRUCT:
 103:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         ((can_filter_parameter_struct *)p_struct)->filter_bits = CAN_FILTERBITS_32BIT;
 161              		.loc 1 103 64
 162 007a 3B68     		ldr	r3, [r7]
 163 007c 0122     		movs	r2, #1
 164 007e DA81     		strh	r2, [r3, #14]	@ movhi
 104:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         ((can_filter_parameter_struct *)p_struct)->filter_enable = DISABLE;
 165              		.loc 1 104 66
 166 0080 3B68     		ldr	r3, [r7]
 167 0082 0022     		movs	r2, #0
 168 0084 1A74     		strb	r2, [r3, #16]
 105:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         ((can_filter_parameter_struct *)p_struct)->filter_fifo_number = CAN_FIFO0;
 169              		.loc 1 105 71
 170 0086 3B68     		ldr	r3, [r7]
 171 0088 0022     		movs	r2, #0
 172 008a 1A81     		strh	r2, [r3, #8]	@ movhi
 106:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         ((can_filter_parameter_struct *)p_struct)->filter_list_high = 0x0000U;
 173              		.loc 1 106 69
 174 008c 3B68     		ldr	r3, [r7]
 175 008e 0022     		movs	r2, #0
 176 0090 1A80     		strh	r2, [r3]	@ movhi
 107:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         ((can_filter_parameter_struct *)p_struct)->filter_list_low = 0x0000U;
 177              		.loc 1 107 68
 178 0092 3B68     		ldr	r3, [r7]
 179 0094 0022     		movs	r2, #0
 180 0096 5A80     		strh	r2, [r3, #2]	@ movhi
 108:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         ((can_filter_parameter_struct *)p_struct)->filter_mask_high = 0x0000U;
 181              		.loc 1 108 69
 182 0098 3B68     		ldr	r3, [r7]
 183 009a 0022     		movs	r2, #0
 184 009c 9A80     		strh	r2, [r3, #4]	@ movhi
 109:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         ((can_filter_parameter_struct *)p_struct)->filter_mask_low = 0x0000U;
 185              		.loc 1 109 68
 186 009e 3B68     		ldr	r3, [r7]
 187 00a0 0022     		movs	r2, #0
 188 00a2 DA80     		strh	r2, [r3, #6]	@ movhi
 110:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         ((can_filter_parameter_struct *)p_struct)->filter_mode = CAN_FILTERMODE_MASK;
 189              		.loc 1 110 64
 190 00a4 3B68     		ldr	r3, [r7]
 191 00a6 0022     		movs	r2, #0
 192 00a8 9A81     		strh	r2, [r3, #12]	@ movhi
 111:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         ((can_filter_parameter_struct *)p_struct)->filter_number = 0U;
 193              		.loc 1 111 66
 194 00aa 3B68     		ldr	r3, [r7]
 195 00ac 0022     		movs	r2, #0
 196 00ae 5A81     		strh	r2, [r3, #10]	@ movhi
 112:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** 
 113:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         break;
 197              		.loc 1 113 9
 198 00b0 3FE0     		b	.L15
 199              	.L12:
 114:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     /* used for can_message_transmit() */
 115:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     case CAN_TX_MESSAGE_STRUCT:
 116:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         for(i = 0U; i < 8U; i++) {
 200              		.loc 1 116 15
 201 00b2 0023     		movs	r3, #0
 202 00b4 FB73     		strb	r3, [r7, #15]
 203              		.loc 1 116 9
 204 00b6 07E0     		b	.L16
 205              	.L17:
 117:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****             ((can_trasnmit_message_struct *)p_struct)->tx_data[i] = 0U;
 206              		.loc 1 117 63 discriminator 3
 207 00b8 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 208              		.loc 1 117 67 discriminator 3
 209 00ba 3A68     		ldr	r2, [r7]
 210 00bc 1344     		add	r3, r3, r2
 211 00be 0022     		movs	r2, #0
 212 00c0 DA72     		strb	r2, [r3, #11]
 116:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****             ((can_trasnmit_message_struct *)p_struct)->tx_data[i] = 0U;
 213              		.loc 1 116 30 discriminator 3
 214 00c2 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 215 00c4 0133     		adds	r3, r3, #1
 216 00c6 FB73     		strb	r3, [r7, #15]
 217              	.L16:
 116:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****             ((can_trasnmit_message_struct *)p_struct)->tx_data[i] = 0U;
 218              		.loc 1 116 9 discriminator 1
 219 00c8 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 220 00ca 072B     		cmp	r3, #7
 221 00cc F4D9     		bls	.L17
 118:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         }
 119:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** 
 120:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         ((can_trasnmit_message_struct *)p_struct)->tx_dlen = 0u;
 222              		.loc 1 120 60
 223 00ce 3B68     		ldr	r3, [r7]
 224 00d0 0022     		movs	r2, #0
 225 00d2 9A72     		strb	r2, [r3, #10]
 121:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         ((can_trasnmit_message_struct *)p_struct)->tx_efid = 0U;
 226              		.loc 1 121 60
 227 00d4 3B68     		ldr	r3, [r7]
 228 00d6 0022     		movs	r2, #0
 229 00d8 5A60     		str	r2, [r3, #4]
 122:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         ((can_trasnmit_message_struct *)p_struct)->tx_ff = (uint8_t)CAN_FF_STANDARD;
 230              		.loc 1 122 58
 231 00da 3B68     		ldr	r3, [r7]
 232 00dc 0022     		movs	r2, #0
 233 00de 1A72     		strb	r2, [r3, #8]
 123:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         ((can_trasnmit_message_struct *)p_struct)->tx_ft = (uint8_t)CAN_FT_DATA;
 234              		.loc 1 123 58
 235 00e0 3B68     		ldr	r3, [r7]
 236 00e2 0022     		movs	r2, #0
 237 00e4 5A72     		strb	r2, [r3, #9]
 124:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         ((can_trasnmit_message_struct *)p_struct)->tx_sfid = 0U;
 238              		.loc 1 124 60
 239 00e6 3B68     		ldr	r3, [r7]
 240 00e8 0022     		movs	r2, #0
 241 00ea 1A60     		str	r2, [r3]
 125:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** 
 126:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         break;
 242              		.loc 1 126 9
 243 00ec 21E0     		b	.L15
 244              	.L10:
 127:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     /* used for can_message_receive() */
 128:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     case CAN_RX_MESSAGE_STRUCT:
 129:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         for(i = 0U; i < 8U; i++) {
 245              		.loc 1 129 15
 246 00ee 0023     		movs	r3, #0
 247 00f0 FB73     		strb	r3, [r7, #15]
 248              		.loc 1 129 9
 249 00f2 07E0     		b	.L18
 250              	.L19:
 130:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****             ((can_receive_message_struct *)p_struct)->rx_data[i] = 0U;
 251              		.loc 1 130 62 discriminator 3
 252 00f4 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 253              		.loc 1 130 66 discriminator 3
 254 00f6 3A68     		ldr	r2, [r7]
 255 00f8 1344     		add	r3, r3, r2
 256 00fa 0022     		movs	r2, #0
 257 00fc DA72     		strb	r2, [r3, #11]
 129:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****             ((can_receive_message_struct *)p_struct)->rx_data[i] = 0U;
 258              		.loc 1 129 30 discriminator 3
 259 00fe FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 260 0100 0133     		adds	r3, r3, #1
 261 0102 FB73     		strb	r3, [r7, #15]
 262              	.L18:
 129:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****             ((can_receive_message_struct *)p_struct)->rx_data[i] = 0U;
 263              		.loc 1 129 9 discriminator 1
 264 0104 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 265 0106 072B     		cmp	r3, #7
 266 0108 F4D9     		bls	.L19
 131:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         }
 132:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** 
 133:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         ((can_receive_message_struct *)p_struct)->rx_dlen = 0U;
 267              		.loc 1 133 59
 268 010a 3B68     		ldr	r3, [r7]
 269 010c 0022     		movs	r2, #0
 270 010e 9A72     		strb	r2, [r3, #10]
 134:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         ((can_receive_message_struct *)p_struct)->rx_efid = 0U;
 271              		.loc 1 134 59
 272 0110 3B68     		ldr	r3, [r7]
 273 0112 0022     		movs	r2, #0
 274 0114 5A60     		str	r2, [r3, #4]
 135:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         ((can_receive_message_struct *)p_struct)->rx_ff = (uint8_t)CAN_FF_STANDARD;
 275              		.loc 1 135 57
 276 0116 3B68     		ldr	r3, [r7]
 277 0118 0022     		movs	r2, #0
 278 011a 1A72     		strb	r2, [r3, #8]
 136:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         ((can_receive_message_struct *)p_struct)->rx_fi = 0U;
 279              		.loc 1 136 57
 280 011c 3B68     		ldr	r3, [r7]
 281 011e 0022     		movs	r2, #0
 282 0120 DA74     		strb	r2, [r3, #19]
 137:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         ((can_receive_message_struct *)p_struct)->rx_ft = (uint8_t)CAN_FT_DATA;
 283              		.loc 1 137 57
 284 0122 3B68     		ldr	r3, [r7]
 285 0124 0022     		movs	r2, #0
 286 0126 5A72     		strb	r2, [r3, #9]
 138:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         ((can_receive_message_struct *)p_struct)->rx_sfid = 0U;
 287              		.loc 1 138 59
 288 0128 3B68     		ldr	r3, [r7]
 289 012a 0022     		movs	r2, #0
 290 012c 1A60     		str	r2, [r3]
 139:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** 
 140:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         break;
 291              		.loc 1 140 9
 292 012e 00E0     		b	.L15
 293              	.L9:
 294              	.L20:
 141:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** 
 142:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     default:
 143:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         CAN_ERROR_HANDLE("parameter is invalid \r\n");
 295              		.loc 1 143 9 discriminator 1
 296 0130 FEE7     		b	.L20
 297              	.L15:
 144:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     }
 145:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** }
 298              		.loc 1 145 1
 299 0132 00BF     		nop
 300 0134 1437     		adds	r7, r7, #20
 301              		.cfi_def_cfa_offset 4
 302 0136 BD46     		mov	sp, r7
 303              		.cfi_def_cfa_register 13
 304              		@ sp needed
 305 0138 80BC     		pop	{r7}
 306              		.cfi_restore 7
 307              		.cfi_def_cfa_offset 0
 308 013a 7047     		bx	lr
 309              		.cfi_endproc
 310              	.LFE117:
 312              		.section	.text.can_init,"ax",%progbits
 313              		.align	1
 314              		.global	can_init
 315              		.syntax unified
 316              		.thumb
 317              		.thumb_func
 318              		.fpu softvfp
 320              	can_init:
 321              	.LFB118:
 146:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** 
 147:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** /*!
 148:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \brief      initialize CAN
 149:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \param[in]  can_periph
 150:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CANx(x=0,1),the CAN1 only for GD32F30X_CL
 151:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \param[in]  can_parameter_init: parameters for CAN initializtion
 152:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        working_mode: CAN_NORMAL_MODE, CAN_LOOPBACK_MODE, CAN_SILENT_MODE, CAN_SILENT_LOO
 153:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        resync_jump_width: CAN_BT_SJW_xTQ(x=1, 2, 3, 4)
 154:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        time_segment_1: CAN_BT_BS1_xTQ(1..16)
 155:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        time_segment_2: CAN_BT_BS2_xTQ(1..8)
 156:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        time_triggered: ENABLE or DISABLE
 157:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        auto_bus_off_recovery: ENABLE or DISABLE
 158:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        auto_wake_up: ENABLE or DISABLE
 159:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        auto_retrans: ENABLE or DISABLE
 160:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        rec_fifo_overwrite: ENABLE or DISABLE
 161:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        trans_fifo_order: ENABLE or DISABLE
 162:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        prescaler: 0x0001 - 0x0400
 163:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \param[out] none
 164:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \retval     ErrStatus: SUCCESS or ERROR
 165:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** */
 166:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** ErrStatus can_init(uint32_t can_periph, can_parameter_struct *can_parameter_init)
 167:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** {
 322              		.loc 1 167 1
 323              		.cfi_startproc
 324              		@ args = 0, pretend = 0, frame = 16
 325              		@ frame_needed = 1, uses_anonymous_args = 0
 326              		@ link register save eliminated.
 327 0000 80B4     		push	{r7}
 328              		.cfi_def_cfa_offset 4
 329              		.cfi_offset 7, -4
 330 0002 85B0     		sub	sp, sp, #20
 331              		.cfi_def_cfa_offset 24
 332 0004 00AF     		add	r7, sp, #0
 333              		.cfi_def_cfa_register 7
 334 0006 7860     		str	r0, [r7, #4]
 335 0008 3960     		str	r1, [r7]
 168:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     uint32_t timeout = CAN_TIMEOUT;
 336              		.loc 1 168 14
 337 000a 4FF6FF73 		movw	r3, #65535
 338 000e FB60     		str	r3, [r7, #12]
 169:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     ErrStatus flag = ERROR;
 339              		.loc 1 169 15
 340 0010 0023     		movs	r3, #0
 341 0012 FB72     		strb	r3, [r7, #11]
 170:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** 
 171:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     /* disable sleep mode */
 172:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     CAN_CTL(can_periph) &= ~CAN_CTL_SLPWMOD;
 342              		.loc 1 172 25
 343 0014 7B68     		ldr	r3, [r7, #4]
 344 0016 1A68     		ldr	r2, [r3]
 345 0018 7B68     		ldr	r3, [r7, #4]
 346 001a 22F00202 		bic	r2, r2, #2
 347 001e 1A60     		str	r2, [r3]
 173:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     /* enable initialize mode */
 174:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     CAN_CTL(can_periph) |= CAN_CTL_IWMOD;
 348              		.loc 1 174 25
 349 0020 7B68     		ldr	r3, [r7, #4]
 350 0022 1A68     		ldr	r2, [r3]
 351 0024 7B68     		ldr	r3, [r7, #4]
 352 0026 42F00102 		orr	r2, r2, #1
 353 002a 1A60     		str	r2, [r3]
 175:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     /* wait ACK */
 176:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     while((CAN_STAT_IWS != (CAN_STAT(can_periph) & CAN_STAT_IWS)) && (0U != timeout)) {
 354              		.loc 1 176 10
 355 002c 02E0     		b	.L22
 356              	.L24:
 177:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         timeout--;
 357              		.loc 1 177 16
 358 002e FB68     		ldr	r3, [r7, #12]
 359 0030 013B     		subs	r3, r3, #1
 360 0032 FB60     		str	r3, [r7, #12]
 361              	.L22:
 176:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         timeout--;
 362              		.loc 1 176 29
 363 0034 7B68     		ldr	r3, [r7, #4]
 364 0036 0433     		adds	r3, r3, #4
 365 0038 1B68     		ldr	r3, [r3]
 176:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         timeout--;
 366              		.loc 1 176 50
 367 003a 03F00103 		and	r3, r3, #1
 176:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         timeout--;
 368              		.loc 1 176 10
 369 003e 012B     		cmp	r3, #1
 370 0040 02D0     		beq	.L23
 176:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         timeout--;
 371              		.loc 1 176 67 discriminator 1
 372 0042 FB68     		ldr	r3, [r7, #12]
 373 0044 002B     		cmp	r3, #0
 374 0046 F2D1     		bne	.L24
 375              	.L23:
 178:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     }
 179:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     /* check initialize working success */
 180:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     if(CAN_STAT_IWS != (CAN_STAT(can_periph) & CAN_STAT_IWS)) {
 376              		.loc 1 180 25
 377 0048 7B68     		ldr	r3, [r7, #4]
 378 004a 0433     		adds	r3, r3, #4
 379 004c 1B68     		ldr	r3, [r3]
 380              		.loc 1 180 46
 381 004e 03F00103 		and	r3, r3, #1
 382              		.loc 1 180 7
 383 0052 012B     		cmp	r3, #1
 384 0054 02D0     		beq	.L25
 181:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         flag = ERROR;
 385              		.loc 1 181 14
 386 0056 0023     		movs	r3, #0
 387 0058 FB72     		strb	r3, [r7, #11]
 388 005a 9FE0     		b	.L26
 389              	.L25:
 182:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     } else {
 183:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         /* set the bit timing register */
 184:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         CAN_BT(can_periph) = (BT_MODE((uint32_t)can_parameter_init->working_mode) | \
 390              		.loc 1 184 31
 391 005c 3B68     		ldr	r3, [r7]
 392 005e 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 393 0060 9A07     		lsls	r2, r3, #30
 185:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****                               BT_SJW((uint32_t)can_parameter_init->resync_jump_width) | \
 394              		.loc 1 185 31
 395 0062 3B68     		ldr	r3, [r7]
 396 0064 5B78     		ldrb	r3, [r3, #1]	@ zero_extendqisi2
 397 0066 1B06     		lsls	r3, r3, #24
 398 0068 03F04073 		and	r3, r3, #50331648
 184:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****                               BT_SJW((uint32_t)can_parameter_init->resync_jump_width) | \
 399              		.loc 1 184 83
 400 006c 1A43     		orrs	r2, r2, r3
 186:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****                               BT_BS1((uint32_t)can_parameter_init->time_segment_1) | \
 401              		.loc 1 186 31
 402 006e 3B68     		ldr	r3, [r7]
 403 0070 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 404 0072 1B04     		lsls	r3, r3, #16
 405 0074 03F47023 		and	r3, r3, #983040
 185:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****                               BT_SJW((uint32_t)can_parameter_init->resync_jump_width) | \
 406              		.loc 1 185 87
 407 0078 1A43     		orrs	r2, r2, r3
 187:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****                               BT_BS2((uint32_t)can_parameter_init->time_segment_2) | \
 408              		.loc 1 187 31
 409 007a 3B68     		ldr	r3, [r7]
 410 007c DB78     		ldrb	r3, [r3, #3]	@ zero_extendqisi2
 411 007e 1B05     		lsls	r3, r3, #20
 412 0080 03F4E003 		and	r3, r3, #7340032
 186:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****                               BT_BS1((uint32_t)can_parameter_init->time_segment_1) | \
 413              		.loc 1 186 84
 414 0084 1A43     		orrs	r2, r2, r3
 188:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****                               BT_BAUDPSC(((uint32_t)(can_parameter_init->prescaler) - 1U)));
 415              		.loc 1 188 31
 416 0086 3B68     		ldr	r3, [r7]
 417 0088 5B89     		ldrh	r3, [r3, #10]
 418 008a 013B     		subs	r3, r3, #1
 419 008c C3F30903 		ubfx	r3, r3, #0, #10
 184:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****                               BT_SJW((uint32_t)can_parameter_init->resync_jump_width) | \
 420              		.loc 1 184 9
 421 0090 7968     		ldr	r1, [r7, #4]
 422 0092 1C31     		adds	r1, r1, #28
 187:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****                               BT_BS2((uint32_t)can_parameter_init->time_segment_2) | \
 423              		.loc 1 187 84
 424 0094 1343     		orrs	r3, r3, r2
 184:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****                               BT_SJW((uint32_t)can_parameter_init->resync_jump_width) | \
 425              		.loc 1 184 28
 426 0096 0B60     		str	r3, [r1]
 189:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** 
 190:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         /* time trigger communication mode */
 191:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         if(ENABLE == can_parameter_init->time_triggered) {
 427              		.loc 1 191 40
 428 0098 3B68     		ldr	r3, [r7]
 429 009a 1B79     		ldrb	r3, [r3, #4]	@ zero_extendqisi2
 430              		.loc 1 191 11
 431 009c 012B     		cmp	r3, #1
 432 009e 06D1     		bne	.L27
 192:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****             CAN_CTL(can_periph) |= CAN_CTL_TTC;
 433              		.loc 1 192 33
 434 00a0 7B68     		ldr	r3, [r7, #4]
 435 00a2 1A68     		ldr	r2, [r3]
 436 00a4 7B68     		ldr	r3, [r7, #4]
 437 00a6 42F08002 		orr	r2, r2, #128
 438 00aa 1A60     		str	r2, [r3]
 439 00ac 05E0     		b	.L28
 440              	.L27:
 193:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         } else {
 194:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****             CAN_CTL(can_periph) &= ~CAN_CTL_TTC;
 441              		.loc 1 194 33
 442 00ae 7B68     		ldr	r3, [r7, #4]
 443 00b0 1A68     		ldr	r2, [r3]
 444 00b2 7B68     		ldr	r3, [r7, #4]
 445 00b4 22F08002 		bic	r2, r2, #128
 446 00b8 1A60     		str	r2, [r3]
 447              	.L28:
 195:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         }
 196:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         /* automatic bus-off management */
 197:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         if(ENABLE == can_parameter_init->auto_bus_off_recovery) {
 448              		.loc 1 197 40
 449 00ba 3B68     		ldr	r3, [r7]
 450 00bc 5B79     		ldrb	r3, [r3, #5]	@ zero_extendqisi2
 451              		.loc 1 197 11
 452 00be 012B     		cmp	r3, #1
 453 00c0 06D1     		bne	.L29
 198:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****             CAN_CTL(can_periph) |= CAN_CTL_ABOR;
 454              		.loc 1 198 33
 455 00c2 7B68     		ldr	r3, [r7, #4]
 456 00c4 1A68     		ldr	r2, [r3]
 457 00c6 7B68     		ldr	r3, [r7, #4]
 458 00c8 42F04002 		orr	r2, r2, #64
 459 00cc 1A60     		str	r2, [r3]
 460 00ce 05E0     		b	.L30
 461              	.L29:
 199:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         } else {
 200:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****             CAN_CTL(can_periph) &= ~CAN_CTL_ABOR;
 462              		.loc 1 200 33
 463 00d0 7B68     		ldr	r3, [r7, #4]
 464 00d2 1A68     		ldr	r2, [r3]
 465 00d4 7B68     		ldr	r3, [r7, #4]
 466 00d6 22F04002 		bic	r2, r2, #64
 467 00da 1A60     		str	r2, [r3]
 468              	.L30:
 201:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         }
 202:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         /* automatic wakeup mode */
 203:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         if(ENABLE == can_parameter_init->auto_wake_up) {
 469              		.loc 1 203 40
 470 00dc 3B68     		ldr	r3, [r7]
 471 00de 9B79     		ldrb	r3, [r3, #6]	@ zero_extendqisi2
 472              		.loc 1 203 11
 473 00e0 012B     		cmp	r3, #1
 474 00e2 06D1     		bne	.L31
 204:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****             CAN_CTL(can_periph) |= CAN_CTL_AWU;
 475              		.loc 1 204 33
 476 00e4 7B68     		ldr	r3, [r7, #4]
 477 00e6 1A68     		ldr	r2, [r3]
 478 00e8 7B68     		ldr	r3, [r7, #4]
 479 00ea 42F02002 		orr	r2, r2, #32
 480 00ee 1A60     		str	r2, [r3]
 481 00f0 05E0     		b	.L32
 482              	.L31:
 205:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         } else {
 206:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****             CAN_CTL(can_periph) &= ~CAN_CTL_AWU;
 483              		.loc 1 206 33
 484 00f2 7B68     		ldr	r3, [r7, #4]
 485 00f4 1A68     		ldr	r2, [r3]
 486 00f6 7B68     		ldr	r3, [r7, #4]
 487 00f8 22F02002 		bic	r2, r2, #32
 488 00fc 1A60     		str	r2, [r3]
 489              	.L32:
 207:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         }
 208:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         /* automatic retransmission mode */
 209:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         if(ENABLE == can_parameter_init->auto_retrans) {
 490              		.loc 1 209 40
 491 00fe 3B68     		ldr	r3, [r7]
 492 0100 DB79     		ldrb	r3, [r3, #7]	@ zero_extendqisi2
 493              		.loc 1 209 11
 494 0102 012B     		cmp	r3, #1
 495 0104 06D1     		bne	.L33
 210:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****             CAN_CTL(can_periph) &= ~CAN_CTL_ARD;
 496              		.loc 1 210 33
 497 0106 7B68     		ldr	r3, [r7, #4]
 498 0108 1A68     		ldr	r2, [r3]
 499 010a 7B68     		ldr	r3, [r7, #4]
 500 010c 22F01002 		bic	r2, r2, #16
 501 0110 1A60     		str	r2, [r3]
 502 0112 05E0     		b	.L34
 503              	.L33:
 211:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         } else {
 212:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****             CAN_CTL(can_periph) |= CAN_CTL_ARD;
 504              		.loc 1 212 33
 505 0114 7B68     		ldr	r3, [r7, #4]
 506 0116 1A68     		ldr	r2, [r3]
 507 0118 7B68     		ldr	r3, [r7, #4]
 508 011a 42F01002 		orr	r2, r2, #16
 509 011e 1A60     		str	r2, [r3]
 510              	.L34:
 213:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         }
 214:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         /* receive FIFO overwrite mode */
 215:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         if(ENABLE == can_parameter_init->rec_fifo_overwrite) {
 511              		.loc 1 215 40
 512 0120 3B68     		ldr	r3, [r7]
 513 0122 1B7A     		ldrb	r3, [r3, #8]	@ zero_extendqisi2
 514              		.loc 1 215 11
 515 0124 012B     		cmp	r3, #1
 516 0126 06D1     		bne	.L35
 216:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****             CAN_CTL(can_periph) &= ~CAN_CTL_RFOD;
 517              		.loc 1 216 33
 518 0128 7B68     		ldr	r3, [r7, #4]
 519 012a 1A68     		ldr	r2, [r3]
 520 012c 7B68     		ldr	r3, [r7, #4]
 521 012e 22F00802 		bic	r2, r2, #8
 522 0132 1A60     		str	r2, [r3]
 523 0134 05E0     		b	.L36
 524              	.L35:
 217:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         } else {
 218:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****             CAN_CTL(can_periph) |= CAN_CTL_RFOD;
 525              		.loc 1 218 33
 526 0136 7B68     		ldr	r3, [r7, #4]
 527 0138 1A68     		ldr	r2, [r3]
 528 013a 7B68     		ldr	r3, [r7, #4]
 529 013c 42F00802 		orr	r2, r2, #8
 530 0140 1A60     		str	r2, [r3]
 531              	.L36:
 219:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         }
 220:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         /* transmit FIFO order */
 221:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         if(ENABLE == can_parameter_init->trans_fifo_order) {
 532              		.loc 1 221 40
 533 0142 3B68     		ldr	r3, [r7]
 534 0144 5B7A     		ldrb	r3, [r3, #9]	@ zero_extendqisi2
 535              		.loc 1 221 11
 536 0146 012B     		cmp	r3, #1
 537 0148 06D1     		bne	.L37
 222:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****             CAN_CTL(can_periph) |= CAN_CTL_TFO;
 538              		.loc 1 222 33
 539 014a 7B68     		ldr	r3, [r7, #4]
 540 014c 1A68     		ldr	r2, [r3]
 541 014e 7B68     		ldr	r3, [r7, #4]
 542 0150 42F00402 		orr	r2, r2, #4
 543 0154 1A60     		str	r2, [r3]
 544 0156 05E0     		b	.L38
 545              	.L37:
 223:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         } else {
 224:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****             CAN_CTL(can_periph) &= ~CAN_CTL_TFO;
 546              		.loc 1 224 33
 547 0158 7B68     		ldr	r3, [r7, #4]
 548 015a 1A68     		ldr	r2, [r3]
 549 015c 7B68     		ldr	r3, [r7, #4]
 550 015e 22F00402 		bic	r2, r2, #4
 551 0162 1A60     		str	r2, [r3]
 552              	.L38:
 225:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         }
 226:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         /* disable initialize mode */
 227:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         CAN_CTL(can_periph) &= ~CAN_CTL_IWMOD;
 553              		.loc 1 227 29
 554 0164 7B68     		ldr	r3, [r7, #4]
 555 0166 1A68     		ldr	r2, [r3]
 556 0168 7B68     		ldr	r3, [r7, #4]
 557 016a 22F00102 		bic	r2, r2, #1
 558 016e 1A60     		str	r2, [r3]
 228:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         timeout = CAN_TIMEOUT;
 559              		.loc 1 228 17
 560 0170 4FF6FF73 		movw	r3, #65535
 561 0174 FB60     		str	r3, [r7, #12]
 229:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         /* wait the ACK */
 230:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         while((CAN_STAT_IWS == (CAN_STAT(can_periph) & CAN_STAT_IWS)) && (0U != timeout)) {
 562              		.loc 1 230 14
 563 0176 02E0     		b	.L39
 564              	.L41:
 231:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****             timeout--;
 565              		.loc 1 231 20
 566 0178 FB68     		ldr	r3, [r7, #12]
 567 017a 013B     		subs	r3, r3, #1
 568 017c FB60     		str	r3, [r7, #12]
 569              	.L39:
 230:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****             timeout--;
 570              		.loc 1 230 33
 571 017e 7B68     		ldr	r3, [r7, #4]
 572 0180 0433     		adds	r3, r3, #4
 573 0182 1B68     		ldr	r3, [r3]
 230:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****             timeout--;
 574              		.loc 1 230 54
 575 0184 03F00103 		and	r3, r3, #1
 230:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****             timeout--;
 576              		.loc 1 230 14
 577 0188 012B     		cmp	r3, #1
 578 018a 02D1     		bne	.L40
 230:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****             timeout--;
 579              		.loc 1 230 71 discriminator 1
 580 018c FB68     		ldr	r3, [r7, #12]
 581 018e 002B     		cmp	r3, #0
 582 0190 F2D1     		bne	.L41
 583              	.L40:
 232:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         }
 233:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         /* check exit initialize mode */
 234:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         if(0U != timeout) {
 584              		.loc 1 234 11
 585 0192 FB68     		ldr	r3, [r7, #12]
 586 0194 002B     		cmp	r3, #0
 587 0196 01D0     		beq	.L26
 235:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****             flag = SUCCESS;
 588              		.loc 1 235 18
 589 0198 0123     		movs	r3, #1
 590 019a FB72     		strb	r3, [r7, #11]
 591              	.L26:
 236:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         }
 237:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     }
 238:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     return flag;
 592              		.loc 1 238 12
 593 019c FB7A     		ldrb	r3, [r7, #11]	@ zero_extendqisi2
 239:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** }
 594              		.loc 1 239 1
 595 019e 1846     		mov	r0, r3
 596 01a0 1437     		adds	r7, r7, #20
 597              		.cfi_def_cfa_offset 4
 598 01a2 BD46     		mov	sp, r7
 599              		.cfi_def_cfa_register 13
 600              		@ sp needed
 601 01a4 80BC     		pop	{r7}
 602              		.cfi_restore 7
 603              		.cfi_def_cfa_offset 0
 604 01a6 7047     		bx	lr
 605              		.cfi_endproc
 606              	.LFE118:
 608              		.section	.text.can_filter_init,"ax",%progbits
 609              		.align	1
 610              		.global	can_filter_init
 611              		.syntax unified
 612              		.thumb
 613              		.thumb_func
 614              		.fpu softvfp
 616              	can_filter_init:
 617              	.LFB119:
 240:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** 
 241:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** /*!
 242:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \brief      initialize CAN filter
 243:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \param[in]  can_filter_parameter_init: struct for CAN filter initialization
 244:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        filter_list_high: 0x0000 - 0xFFFF
 245:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        filter_list_low: 0x0000 - 0xFFFF
 246:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        filter_mask_high: 0x0000 - 0xFFFF
 247:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        filter_mask_low: 0x0000 - 0xFFFF
 248:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        filter_fifo_number: CAN_FIFO0, CAN_FIFO1
 249:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        filter_number: 0 - 27
 250:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        filter_mode: CAN_FILTERMODE_MASK, CAN_FILTERMODE_LIST
 251:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        filter_bits: CAN_FILTERBITS_32BIT, CAN_FILTERBITS_16BIT
 252:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        filter_enable: ENABLE or DISABLE
 253:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \param[out] none
 254:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \retval     none
 255:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** */
 256:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** void can_filter_init(can_filter_parameter_struct *can_filter_parameter_init)
 257:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** {
 618              		.loc 1 257 1
 619              		.cfi_startproc
 620              		@ args = 0, pretend = 0, frame = 16
 621              		@ frame_needed = 1, uses_anonymous_args = 0
 622              		@ link register save eliminated.
 623 0000 80B4     		push	{r7}
 624              		.cfi_def_cfa_offset 4
 625              		.cfi_offset 7, -4
 626 0002 85B0     		sub	sp, sp, #20
 627              		.cfi_def_cfa_offset 24
 628 0004 00AF     		add	r7, sp, #0
 629              		.cfi_def_cfa_register 7
 630 0006 7860     		str	r0, [r7, #4]
 258:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     uint32_t val = 0U;
 631              		.loc 1 258 14
 632 0008 0023     		movs	r3, #0
 633 000a FB60     		str	r3, [r7, #12]
 259:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** 
 260:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     val = ((uint32_t)1) << (can_filter_parameter_init->filter_number);
 634              		.loc 1 260 54
 635 000c 7B68     		ldr	r3, [r7, #4]
 636 000e 5B89     		ldrh	r3, [r3, #10]
 637 0010 1A46     		mov	r2, r3
 638              		.loc 1 260 9
 639 0012 0123     		movs	r3, #1
 640 0014 9340     		lsls	r3, r3, r2
 641 0016 FB60     		str	r3, [r7, #12]
 261:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     /* filter lock disable */
 262:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     CAN_FCTL(CAN0) |= CAN_FCTL_FLD;
 642              		.loc 1 262 20
 643 0018 504B     		ldr	r3, .L51
 644 001a 1B68     		ldr	r3, [r3]
 645 001c 4F4A     		ldr	r2, .L51
 646 001e 43F00103 		orr	r3, r3, #1
 647 0022 1360     		str	r3, [r2]
 263:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     /* disable filter */
 264:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     CAN_FW(CAN0) &= ~(uint32_t)val;
 648              		.loc 1 264 18
 649 0024 4E4B     		ldr	r3, .L51+4
 650 0026 1A68     		ldr	r2, [r3]
 651              		.loc 1 264 21
 652 0028 FB68     		ldr	r3, [r7, #12]
 653 002a DB43     		mvns	r3, r3
 654              		.loc 1 264 18
 655 002c 4C49     		ldr	r1, .L51+4
 656 002e 1340     		ands	r3, r3, r2
 657 0030 0B60     		str	r3, [r1]
 265:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** 
 266:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     /* filter 16 bits */
 267:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     if(CAN_FILTERBITS_16BIT == can_filter_parameter_init->filter_bits) {
 658              		.loc 1 267 57
 659 0032 7B68     		ldr	r3, [r7, #4]
 660 0034 DB89     		ldrh	r3, [r3, #14]
 661              		.loc 1 267 7
 662 0036 002B     		cmp	r3, #0
 663 0038 29D1     		bne	.L44
 268:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         /* set filter 16 bits */
 269:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         CAN_FSCFG(CAN0) &= ~(uint32_t)val;
 664              		.loc 1 269 25
 665 003a 4A4B     		ldr	r3, .L51+8
 666 003c 1A68     		ldr	r2, [r3]
 667              		.loc 1 269 28
 668 003e FB68     		ldr	r3, [r7, #12]
 669 0040 DB43     		mvns	r3, r3
 670              		.loc 1 269 25
 671 0042 4849     		ldr	r1, .L51+8
 672 0044 1340     		ands	r3, r3, r2
 673 0046 0B60     		str	r3, [r1]
 270:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         /* first 16 bits list and first 16 bits mask or first 16 bits list and second 16 bits list 
 271:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         CAN_FDATA0(CAN0, can_filter_parameter_init->filter_number) = \
 272:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****                 FDATA_MASK_HIGH((can_filter_parameter_init->filter_mask_low) & CAN_FILTER_MASK_16BI
 674              		.loc 1 272 17
 675 0048 7B68     		ldr	r3, [r7, #4]
 676 004a DB88     		ldrh	r3, [r3, #6]
 677 004c 1A04     		lsls	r2, r3, #16
 273:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****                 FDATA_MASK_LOW((can_filter_parameter_init->filter_list_low) & CAN_FILTER_MASK_16BIT
 678              		.loc 1 273 17
 679 004e 7B68     		ldr	r3, [r7, #4]
 680 0050 5B88     		ldrh	r3, [r3, #2]
 681 0052 1846     		mov	r0, r3
 271:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****                 FDATA_MASK_HIGH((can_filter_parameter_init->filter_mask_low) & CAN_FILTER_MASK_16BI
 682              		.loc 1 271 9
 683 0054 7B68     		ldr	r3, [r7, #4]
 684 0056 5B89     		ldrh	r3, [r3, #10]
 685 0058 03F10063 		add	r3, r3, #134217728
 686 005c 03F6C843 		addw	r3, r3, #3272
 687 0060 DB00     		lsls	r3, r3, #3
 688 0062 1946     		mov	r1, r3
 272:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****                 FDATA_MASK_LOW((can_filter_parameter_init->filter_list_low) & CAN_FILTER_MASK_16BIT
 689              		.loc 1 272 104
 690 0064 42EA0003 		orr	r3, r2, r0
 271:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****                 FDATA_MASK_HIGH((can_filter_parameter_init->filter_mask_low) & CAN_FILTER_MASK_16BI
 691              		.loc 1 271 68
 692 0068 0B60     		str	r3, [r1]
 274:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         /* second 16 bits list and second 16 bits mask or third 16 bits list and fourth 16 bits lis
 275:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         CAN_FDATA1(CAN0, can_filter_parameter_init->filter_number) = \
 276:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****                 FDATA_MASK_HIGH((can_filter_parameter_init->filter_mask_high) & CAN_FILTER_MASK_16B
 693              		.loc 1 276 17
 694 006a 7B68     		ldr	r3, [r7, #4]
 695 006c 9B88     		ldrh	r3, [r3, #4]
 696 006e 1A04     		lsls	r2, r3, #16
 277:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****                 FDATA_MASK_LOW((can_filter_parameter_init->filter_list_high) & CAN_FILTER_MASK_16BI
 697              		.loc 1 277 17
 698 0070 7B68     		ldr	r3, [r7, #4]
 699 0072 1B88     		ldrh	r3, [r3]
 700 0074 1846     		mov	r0, r3
 275:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****                 FDATA_MASK_HIGH((can_filter_parameter_init->filter_mask_high) & CAN_FILTER_MASK_16B
 701              		.loc 1 275 9
 702 0076 7B68     		ldr	r3, [r7, #4]
 703 0078 5B89     		ldrh	r3, [r3, #10]
 704 007a 03F10063 		add	r3, r3, #134217728
 705 007e 03F6C843 		addw	r3, r3, #3272
 706 0082 DB00     		lsls	r3, r3, #3
 707 0084 0433     		adds	r3, r3, #4
 708 0086 1946     		mov	r1, r3
 276:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****                 FDATA_MASK_LOW((can_filter_parameter_init->filter_list_high) & CAN_FILTER_MASK_16BI
 709              		.loc 1 276 105
 710 0088 42EA0003 		orr	r3, r2, r0
 275:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****                 FDATA_MASK_HIGH((can_filter_parameter_init->filter_mask_high) & CAN_FILTER_MASK_16B
 711              		.loc 1 275 68
 712 008c 0B60     		str	r3, [r1]
 713              	.L44:
 278:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     }
 279:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     /* filter 32 bits */
 280:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     if(CAN_FILTERBITS_32BIT == can_filter_parameter_init->filter_bits) {
 714              		.loc 1 280 57
 715 008e 7B68     		ldr	r3, [r7, #4]
 716 0090 DB89     		ldrh	r3, [r3, #14]
 717              		.loc 1 280 7
 718 0092 012B     		cmp	r3, #1
 719 0094 28D1     		bne	.L45
 281:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         /* set filter 32 bits */
 282:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         CAN_FSCFG(CAN0) |= (uint32_t)val;
 720              		.loc 1 282 25
 721 0096 334B     		ldr	r3, .L51+8
 722 0098 1A68     		ldr	r2, [r3]
 723 009a 3249     		ldr	r1, .L51+8
 724 009c FB68     		ldr	r3, [r7, #12]
 725 009e 1343     		orrs	r3, r3, r2
 726 00a0 0B60     		str	r3, [r1]
 283:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         /* 32 bits list or first 32 bits list */
 284:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         CAN_FDATA0(CAN0, can_filter_parameter_init->filter_number) = \
 285:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****                 FDATA_MASK_HIGH((can_filter_parameter_init->filter_list_high) & CAN_FILTER_MASK_16B
 727              		.loc 1 285 17
 728 00a2 7B68     		ldr	r3, [r7, #4]
 729 00a4 1B88     		ldrh	r3, [r3]
 730 00a6 1A04     		lsls	r2, r3, #16
 286:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****                 FDATA_MASK_LOW((can_filter_parameter_init->filter_list_low) & CAN_FILTER_MASK_16BIT
 731              		.loc 1 286 17
 732 00a8 7B68     		ldr	r3, [r7, #4]
 733 00aa 5B88     		ldrh	r3, [r3, #2]
 734 00ac 1846     		mov	r0, r3
 284:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****                 FDATA_MASK_HIGH((can_filter_parameter_init->filter_list_high) & CAN_FILTER_MASK_16B
 735              		.loc 1 284 9
 736 00ae 7B68     		ldr	r3, [r7, #4]
 737 00b0 5B89     		ldrh	r3, [r3, #10]
 738 00b2 03F10063 		add	r3, r3, #134217728
 739 00b6 03F6C843 		addw	r3, r3, #3272
 740 00ba DB00     		lsls	r3, r3, #3
 741 00bc 1946     		mov	r1, r3
 285:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****                 FDATA_MASK_LOW((can_filter_parameter_init->filter_list_low) & CAN_FILTER_MASK_16BIT
 742              		.loc 1 285 105
 743 00be 42EA0003 		orr	r3, r2, r0
 284:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****                 FDATA_MASK_HIGH((can_filter_parameter_init->filter_list_high) & CAN_FILTER_MASK_16B
 744              		.loc 1 284 68
 745 00c2 0B60     		str	r3, [r1]
 287:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         /* 32 bits mask or second 32 bits list */
 288:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         CAN_FDATA1(CAN0, can_filter_parameter_init->filter_number) = \
 289:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****                 FDATA_MASK_HIGH((can_filter_parameter_init->filter_mask_high) & CAN_FILTER_MASK_16B
 746              		.loc 1 289 17
 747 00c4 7B68     		ldr	r3, [r7, #4]
 748 00c6 9B88     		ldrh	r3, [r3, #4]
 749 00c8 1A04     		lsls	r2, r3, #16
 290:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****                 FDATA_MASK_LOW((can_filter_parameter_init->filter_mask_low) & CAN_FILTER_MASK_16BIT
 750              		.loc 1 290 17
 751 00ca 7B68     		ldr	r3, [r7, #4]
 752 00cc DB88     		ldrh	r3, [r3, #6]
 753 00ce 1846     		mov	r0, r3
 288:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****                 FDATA_MASK_HIGH((can_filter_parameter_init->filter_mask_high) & CAN_FILTER_MASK_16B
 754              		.loc 1 288 9
 755 00d0 7B68     		ldr	r3, [r7, #4]
 756 00d2 5B89     		ldrh	r3, [r3, #10]
 757 00d4 03F10063 		add	r3, r3, #134217728
 758 00d8 03F6C843 		addw	r3, r3, #3272
 759 00dc DB00     		lsls	r3, r3, #3
 760 00de 0433     		adds	r3, r3, #4
 761 00e0 1946     		mov	r1, r3
 289:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****                 FDATA_MASK_LOW((can_filter_parameter_init->filter_mask_low) & CAN_FILTER_MASK_16BIT
 762              		.loc 1 289 105
 763 00e2 42EA0003 		orr	r3, r2, r0
 288:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****                 FDATA_MASK_HIGH((can_filter_parameter_init->filter_mask_high) & CAN_FILTER_MASK_16B
 764              		.loc 1 288 68
 765 00e6 0B60     		str	r3, [r1]
 766              	.L45:
 291:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     }
 292:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** 
 293:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     /* filter mode */
 294:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     if(CAN_FILTERMODE_MASK == can_filter_parameter_init->filter_mode) {
 767              		.loc 1 294 56
 768 00e8 7B68     		ldr	r3, [r7, #4]
 769 00ea 9B89     		ldrh	r3, [r3, #12]
 770              		.loc 1 294 7
 771 00ec 002B     		cmp	r3, #0
 772 00ee 07D1     		bne	.L46
 295:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         /* mask mode */
 296:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         CAN_FMCFG(CAN0) &= ~(uint32_t)val;
 773              		.loc 1 296 25
 774 00f0 1D4B     		ldr	r3, .L51+12
 775 00f2 1A68     		ldr	r2, [r3]
 776              		.loc 1 296 28
 777 00f4 FB68     		ldr	r3, [r7, #12]
 778 00f6 DB43     		mvns	r3, r3
 779              		.loc 1 296 25
 780 00f8 1B49     		ldr	r1, .L51+12
 781 00fa 1340     		ands	r3, r3, r2
 782 00fc 0B60     		str	r3, [r1]
 783 00fe 05E0     		b	.L47
 784              	.L46:
 297:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     } else {
 298:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         /* list mode */
 299:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         CAN_FMCFG(CAN0) |= (uint32_t)val;
 785              		.loc 1 299 25
 786 0100 194B     		ldr	r3, .L51+12
 787 0102 1A68     		ldr	r2, [r3]
 788 0104 1849     		ldr	r1, .L51+12
 789 0106 FB68     		ldr	r3, [r7, #12]
 790 0108 1343     		orrs	r3, r3, r2
 791 010a 0B60     		str	r3, [r1]
 792              	.L47:
 300:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     }
 301:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** 
 302:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     /* filter FIFO */
 303:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     if(CAN_FIFO0 == (can_filter_parameter_init->filter_fifo_number)) {
 793              		.loc 1 303 47
 794 010c 7B68     		ldr	r3, [r7, #4]
 795 010e 1B89     		ldrh	r3, [r3, #8]
 796              		.loc 1 303 7
 797 0110 002B     		cmp	r3, #0
 798 0112 07D1     		bne	.L48
 304:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         /* FIFO0 */
 305:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         CAN_FAFIFO(CAN0) &= ~(uint32_t)val;
 799              		.loc 1 305 26
 800 0114 154B     		ldr	r3, .L51+16
 801 0116 1A68     		ldr	r2, [r3]
 802              		.loc 1 305 29
 803 0118 FB68     		ldr	r3, [r7, #12]
 804 011a DB43     		mvns	r3, r3
 805              		.loc 1 305 26
 806 011c 1349     		ldr	r1, .L51+16
 807 011e 1340     		ands	r3, r3, r2
 808 0120 0B60     		str	r3, [r1]
 809 0122 05E0     		b	.L49
 810              	.L48:
 306:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     } else {
 307:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         /* FIFO1 */
 308:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         CAN_FAFIFO(CAN0) |= (uint32_t)val;
 811              		.loc 1 308 26
 812 0124 114B     		ldr	r3, .L51+16
 813 0126 1A68     		ldr	r2, [r3]
 814 0128 1049     		ldr	r1, .L51+16
 815 012a FB68     		ldr	r3, [r7, #12]
 816 012c 1343     		orrs	r3, r3, r2
 817 012e 0B60     		str	r3, [r1]
 818              	.L49:
 309:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     }
 310:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** 
 311:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     /* filter working */
 312:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     if(ENABLE == can_filter_parameter_init->filter_enable) {
 819              		.loc 1 312 43
 820 0130 7B68     		ldr	r3, [r7, #4]
 821 0132 1B7C     		ldrb	r3, [r3, #16]	@ zero_extendqisi2
 822              		.loc 1 312 7
 823 0134 012B     		cmp	r3, #1
 824 0136 05D1     		bne	.L50
 313:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** 
 314:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         CAN_FW(CAN0) |= (uint32_t)val;
 825              		.loc 1 314 22
 826 0138 094B     		ldr	r3, .L51+4
 827 013a 1A68     		ldr	r2, [r3]
 828 013c 0849     		ldr	r1, .L51+4
 829 013e FB68     		ldr	r3, [r7, #12]
 830 0140 1343     		orrs	r3, r3, r2
 831 0142 0B60     		str	r3, [r1]
 832              	.L50:
 315:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     }
 316:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** 
 317:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     /* filter lock enable */
 318:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     CAN_FCTL(CAN0) &= ~CAN_FCTL_FLD;
 833              		.loc 1 318 20
 834 0144 054B     		ldr	r3, .L51
 835 0146 1B68     		ldr	r3, [r3]
 836 0148 044A     		ldr	r2, .L51
 837 014a 23F00103 		bic	r3, r3, #1
 838 014e 1360     		str	r3, [r2]
 319:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** }
 839              		.loc 1 319 1
 840 0150 00BF     		nop
 841 0152 1437     		adds	r7, r7, #20
 842              		.cfi_def_cfa_offset 4
 843 0154 BD46     		mov	sp, r7
 844              		.cfi_def_cfa_register 13
 845              		@ sp needed
 846 0156 80BC     		pop	{r7}
 847              		.cfi_restore 7
 848              		.cfi_def_cfa_offset 0
 849 0158 7047     		bx	lr
 850              	.L52:
 851 015a 00BF     		.align	2
 852              	.L51:
 853 015c 00660040 		.word	1073767936
 854 0160 1C660040 		.word	1073767964
 855 0164 0C660040 		.word	1073767948
 856 0168 04660040 		.word	1073767940
 857 016c 14660040 		.word	1073767956
 858              		.cfi_endproc
 859              	.LFE119:
 861              		.section	.text.can1_filter_start_bank,"ax",%progbits
 862              		.align	1
 863              		.global	can1_filter_start_bank
 864              		.syntax unified
 865              		.thumb
 866              		.thumb_func
 867              		.fpu softvfp
 869              	can1_filter_start_bank:
 870              	.LFB120:
 320:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** 
 321:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** /*!
 322:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \brief      set CAN1 filter start bank number
 323:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \param[in]  start_bank: CAN1 start bank number
 324:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****                 only one parameter can be selected which is shown as below:
 325:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        (1..27)
 326:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \param[out] none
 327:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \retval     none
 328:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** */
 329:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** void can1_filter_start_bank(uint8_t start_bank)
 330:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** {
 871              		.loc 1 330 1
 872              		.cfi_startproc
 873              		@ args = 0, pretend = 0, frame = 8
 874              		@ frame_needed = 1, uses_anonymous_args = 0
 875              		@ link register save eliminated.
 876 0000 80B4     		push	{r7}
 877              		.cfi_def_cfa_offset 4
 878              		.cfi_offset 7, -4
 879 0002 83B0     		sub	sp, sp, #12
 880              		.cfi_def_cfa_offset 16
 881 0004 00AF     		add	r7, sp, #0
 882              		.cfi_def_cfa_register 7
 883 0006 0346     		mov	r3, r0
 884 0008 FB71     		strb	r3, [r7, #7]
 331:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     /* filter lock disable */
 332:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     CAN_FCTL(CAN0) |= CAN_FCTL_FLD;
 885              		.loc 1 332 20
 886 000a 104B     		ldr	r3, .L54
 887 000c 1B68     		ldr	r3, [r3]
 888 000e 0F4A     		ldr	r2, .L54
 889 0010 43F00103 		orr	r3, r3, #1
 890 0014 1360     		str	r3, [r2]
 333:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     /* set CAN1 filter start number */
 334:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     CAN_FCTL(CAN0) &= ~(uint32_t)CAN_FCTL_HBC1F;
 891              		.loc 1 334 20
 892 0016 0D4B     		ldr	r3, .L54
 893 0018 1B68     		ldr	r3, [r3]
 894 001a 0C4A     		ldr	r2, .L54
 895 001c 23F47C53 		bic	r3, r3, #16128
 896 0020 1360     		str	r3, [r2]
 335:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     CAN_FCTL(CAN0) |= FCTL_HBC1F(start_bank);
 897              		.loc 1 335 20
 898 0022 0A4B     		ldr	r3, .L54
 899 0024 1A68     		ldr	r2, [r3]
 900              		.loc 1 335 23
 901 0026 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 902 0028 1B02     		lsls	r3, r3, #8
 903 002a 03F47C53 		and	r3, r3, #16128
 904              		.loc 1 335 20
 905 002e 0749     		ldr	r1, .L54
 906 0030 1343     		orrs	r3, r3, r2
 907 0032 0B60     		str	r3, [r1]
 336:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     /* filter lock enable */
 337:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     CAN_FCTL(CAN0) &= ~CAN_FCTL_FLD;
 908              		.loc 1 337 20
 909 0034 054B     		ldr	r3, .L54
 910 0036 1B68     		ldr	r3, [r3]
 911 0038 044A     		ldr	r2, .L54
 912 003a 23F00103 		bic	r3, r3, #1
 913 003e 1360     		str	r3, [r2]
 338:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** }
 914              		.loc 1 338 1
 915 0040 00BF     		nop
 916 0042 0C37     		adds	r7, r7, #12
 917              		.cfi_def_cfa_offset 4
 918 0044 BD46     		mov	sp, r7
 919              		.cfi_def_cfa_register 13
 920              		@ sp needed
 921 0046 80BC     		pop	{r7}
 922              		.cfi_restore 7
 923              		.cfi_def_cfa_offset 0
 924 0048 7047     		bx	lr
 925              	.L55:
 926 004a 00BF     		.align	2
 927              	.L54:
 928 004c 00660040 		.word	1073767936
 929              		.cfi_endproc
 930              	.LFE120:
 932              		.section	.text.can_debug_freeze_enable,"ax",%progbits
 933              		.align	1
 934              		.global	can_debug_freeze_enable
 935              		.syntax unified
 936              		.thumb
 937              		.thumb_func
 938              		.fpu softvfp
 940              	can_debug_freeze_enable:
 941              	.LFB121:
 339:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** 
 340:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** /*!
 341:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \brief      enable CAN debug freeze
 342:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \param[in]  can_periph
 343:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CANx(x=0,1),the CAN1 only for GD32F30X_CL
 344:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \param[out] none
 345:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \retval     none
 346:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** */
 347:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** void can_debug_freeze_enable(uint32_t can_periph)
 348:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** {
 942              		.loc 1 348 1
 943              		.cfi_startproc
 944              		@ args = 0, pretend = 0, frame = 8
 945              		@ frame_needed = 1, uses_anonymous_args = 0
 946 0000 80B5     		push	{r7, lr}
 947              		.cfi_def_cfa_offset 8
 948              		.cfi_offset 7, -8
 949              		.cfi_offset 14, -4
 950 0002 82B0     		sub	sp, sp, #8
 951              		.cfi_def_cfa_offset 16
 952 0004 00AF     		add	r7, sp, #0
 953              		.cfi_def_cfa_register 7
 954 0006 7860     		str	r0, [r7, #4]
 349:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     /* set DFZ bit */
 350:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     CAN_CTL(can_periph) |= CAN_CTL_DFZ;
 955              		.loc 1 350 25
 956 0008 7B68     		ldr	r3, [r7, #4]
 957 000a 1A68     		ldr	r2, [r3]
 958 000c 7B68     		ldr	r3, [r7, #4]
 959 000e 42F48032 		orr	r2, r2, #65536
 960 0012 1A60     		str	r2, [r3]
 351:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** #ifdef GD32F30X_CL
 352:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     if(CAN0 == can_periph) {
 353:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         dbg_periph_enable(DBG_CAN0_HOLD);
 354:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     } else {
 355:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         dbg_periph_enable(DBG_CAN1_HOLD);
 356:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     }
 357:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** #else
 358:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     if(CAN0 == can_periph) {
 961              		.loc 1 358 7
 962 0014 7B68     		ldr	r3, [r7, #4]
 963 0016 054A     		ldr	r2, .L59
 964 0018 9342     		cmp	r3, r2
 965 001a 03D1     		bne	.L58
 359:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         dbg_periph_enable(DBG_CAN0_HOLD);
 966              		.loc 1 359 9
 967 001c 4FF48770 		mov	r0, #270
 968 0020 FFF7FEFF 		bl	dbg_periph_enable
 969              	.L58:
 360:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     }
 361:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** #endif
 362:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** }
 970              		.loc 1 362 1
 971 0024 00BF     		nop
 972 0026 0837     		adds	r7, r7, #8
 973              		.cfi_def_cfa_offset 8
 974 0028 BD46     		mov	sp, r7
 975              		.cfi_def_cfa_register 13
 976              		@ sp needed
 977 002a 80BD     		pop	{r7, pc}
 978              	.L60:
 979              		.align	2
 980              	.L59:
 981 002c 00640040 		.word	1073767424
 982              		.cfi_endproc
 983              	.LFE121:
 985              		.section	.text.can_debug_freeze_disable,"ax",%progbits
 986              		.align	1
 987              		.global	can_debug_freeze_disable
 988              		.syntax unified
 989              		.thumb
 990              		.thumb_func
 991              		.fpu softvfp
 993              	can_debug_freeze_disable:
 994              	.LFB122:
 363:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** 
 364:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** /*!
 365:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \brief      disable CAN debug freeze
 366:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \param[in]  can_periph
 367:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CANx(x=0,1),the CAN1 only for GD32F30X_CL
 368:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \param[out] none
 369:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \retval     none
 370:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** */
 371:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** void can_debug_freeze_disable(uint32_t can_periph)
 372:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** {
 995              		.loc 1 372 1
 996              		.cfi_startproc
 997              		@ args = 0, pretend = 0, frame = 8
 998              		@ frame_needed = 1, uses_anonymous_args = 0
 999 0000 80B5     		push	{r7, lr}
 1000              		.cfi_def_cfa_offset 8
 1001              		.cfi_offset 7, -8
 1002              		.cfi_offset 14, -4
 1003 0002 82B0     		sub	sp, sp, #8
 1004              		.cfi_def_cfa_offset 16
 1005 0004 00AF     		add	r7, sp, #0
 1006              		.cfi_def_cfa_register 7
 1007 0006 7860     		str	r0, [r7, #4]
 373:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     /* set DFZ bit */
 374:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     CAN_CTL(can_periph) &= ~CAN_CTL_DFZ;
 1008              		.loc 1 374 25
 1009 0008 7B68     		ldr	r3, [r7, #4]
 1010 000a 1A68     		ldr	r2, [r3]
 1011 000c 7B68     		ldr	r3, [r7, #4]
 1012 000e 22F48032 		bic	r2, r2, #65536
 1013 0012 1A60     		str	r2, [r3]
 375:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** #ifdef GD32F30X_CL
 376:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     if(CAN0 == can_periph) {
 377:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         dbg_periph_disable(DBG_CAN0_HOLD);
 378:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     } else {
 379:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         dbg_periph_disable(DBG_CAN1_HOLD);
 380:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     }
 381:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** #else
 382:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     if(CAN0 == can_periph) {
 1014              		.loc 1 382 7
 1015 0014 7B68     		ldr	r3, [r7, #4]
 1016 0016 054A     		ldr	r2, .L64
 1017 0018 9342     		cmp	r3, r2
 1018 001a 03D1     		bne	.L63
 383:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         dbg_periph_disable(DBG_CAN0_HOLD);
 1019              		.loc 1 383 9
 1020 001c 4FF48770 		mov	r0, #270
 1021 0020 FFF7FEFF 		bl	dbg_periph_disable
 1022              	.L63:
 384:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     }
 385:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** #endif
 386:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** }
 1023              		.loc 1 386 1
 1024 0024 00BF     		nop
 1025 0026 0837     		adds	r7, r7, #8
 1026              		.cfi_def_cfa_offset 8
 1027 0028 BD46     		mov	sp, r7
 1028              		.cfi_def_cfa_register 13
 1029              		@ sp needed
 1030 002a 80BD     		pop	{r7, pc}
 1031              	.L65:
 1032              		.align	2
 1033              	.L64:
 1034 002c 00640040 		.word	1073767424
 1035              		.cfi_endproc
 1036              	.LFE122:
 1038              		.section	.text.can_time_trigger_mode_enable,"ax",%progbits
 1039              		.align	1
 1040              		.global	can_time_trigger_mode_enable
 1041              		.syntax unified
 1042              		.thumb
 1043              		.thumb_func
 1044              		.fpu softvfp
 1046              	can_time_trigger_mode_enable:
 1047              	.LFB123:
 387:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** 
 388:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** /*!
 389:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \brief      enable CAN time trigger mode
 390:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \param[in]  can_periph
 391:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CANx(x=0,1),the CAN1 only for GD32F30X_CL
 392:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \param[out] none
 393:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \retval     none
 394:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** */
 395:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** void can_time_trigger_mode_enable(uint32_t can_periph)
 396:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** {
 1048              		.loc 1 396 1
 1049              		.cfi_startproc
 1050              		@ args = 0, pretend = 0, frame = 16
 1051              		@ frame_needed = 1, uses_anonymous_args = 0
 1052              		@ link register save eliminated.
 1053 0000 80B4     		push	{r7}
 1054              		.cfi_def_cfa_offset 4
 1055              		.cfi_offset 7, -4
 1056 0002 85B0     		sub	sp, sp, #20
 1057              		.cfi_def_cfa_offset 24
 1058 0004 00AF     		add	r7, sp, #0
 1059              		.cfi_def_cfa_register 7
 1060 0006 7860     		str	r0, [r7, #4]
 397:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     uint8_t mailbox_number;
 398:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** 
 399:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     /* enable the TTC mode */
 400:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     CAN_CTL(can_periph) |= CAN_CTL_TTC;
 1061              		.loc 1 400 25
 1062 0008 7B68     		ldr	r3, [r7, #4]
 1063 000a 1A68     		ldr	r2, [r3]
 1064 000c 7B68     		ldr	r3, [r7, #4]
 1065 000e 42F08002 		orr	r2, r2, #128
 1066 0012 1A60     		str	r2, [r3]
 401:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     /* enable time stamp */
 402:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     for(mailbox_number = 0U; mailbox_number < 3U; mailbox_number++) {
 1067              		.loc 1 402 24
 1068 0014 0023     		movs	r3, #0
 1069 0016 FB73     		strb	r3, [r7, #15]
 1070              		.loc 1 402 5
 1071 0018 12E0     		b	.L67
 1072              	.L68:
 403:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         CAN_TMP(can_periph, mailbox_number) |= CAN_TMP_TSEN;
 1073              		.loc 1 403 45 discriminator 3
 1074 001a FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 1075 001c 1A01     		lsls	r2, r3, #4
 1076 001e 7B68     		ldr	r3, [r7, #4]
 1077 0020 1344     		add	r3, r3, r2
 1078 0022 03F5C273 		add	r3, r3, #388
 1079 0026 1B68     		ldr	r3, [r3]
 1080 0028 FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 1081 002a 1101     		lsls	r1, r2, #4
 1082 002c 7A68     		ldr	r2, [r7, #4]
 1083 002e 0A44     		add	r2, r2, r1
 1084 0030 02F5C272 		add	r2, r2, #388
 1085 0034 43F48073 		orr	r3, r3, #256
 1086 0038 1360     		str	r3, [r2]
 402:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         CAN_TMP(can_periph, mailbox_number) |= CAN_TMP_TSEN;
 1087              		.loc 1 402 65 discriminator 3
 1088 003a FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 1089 003c 0133     		adds	r3, r3, #1
 1090 003e FB73     		strb	r3, [r7, #15]
 1091              	.L67:
 402:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         CAN_TMP(can_periph, mailbox_number) |= CAN_TMP_TSEN;
 1092              		.loc 1 402 5 discriminator 1
 1093 0040 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 1094 0042 022B     		cmp	r3, #2
 1095 0044 E9D9     		bls	.L68
 404:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     }
 405:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** }
 1096              		.loc 1 405 1
 1097 0046 00BF     		nop
 1098 0048 00BF     		nop
 1099 004a 1437     		adds	r7, r7, #20
 1100              		.cfi_def_cfa_offset 4
 1101 004c BD46     		mov	sp, r7
 1102              		.cfi_def_cfa_register 13
 1103              		@ sp needed
 1104 004e 80BC     		pop	{r7}
 1105              		.cfi_restore 7
 1106              		.cfi_def_cfa_offset 0
 1107 0050 7047     		bx	lr
 1108              		.cfi_endproc
 1109              	.LFE123:
 1111              		.section	.text.can_time_trigger_mode_disable,"ax",%progbits
 1112              		.align	1
 1113              		.global	can_time_trigger_mode_disable
 1114              		.syntax unified
 1115              		.thumb
 1116              		.thumb_func
 1117              		.fpu softvfp
 1119              	can_time_trigger_mode_disable:
 1120              	.LFB124:
 406:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** 
 407:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** /*!
 408:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \brief      disable CAN time trigger mode
 409:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \param[in]  can_periph
 410:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CANx(x=0,1),the CAN1 only for GD32F30X_CL
 411:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \param[out] none
 412:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \retval     none
 413:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** */
 414:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** void can_time_trigger_mode_disable(uint32_t can_periph)
 415:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** {
 1121              		.loc 1 415 1
 1122              		.cfi_startproc
 1123              		@ args = 0, pretend = 0, frame = 16
 1124              		@ frame_needed = 1, uses_anonymous_args = 0
 1125              		@ link register save eliminated.
 1126 0000 80B4     		push	{r7}
 1127              		.cfi_def_cfa_offset 4
 1128              		.cfi_offset 7, -4
 1129 0002 85B0     		sub	sp, sp, #20
 1130              		.cfi_def_cfa_offset 24
 1131 0004 00AF     		add	r7, sp, #0
 1132              		.cfi_def_cfa_register 7
 1133 0006 7860     		str	r0, [r7, #4]
 416:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     uint8_t mailbox_number;
 417:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** 
 418:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     /* disable the TTC mode */
 419:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     CAN_CTL(can_periph) &= ~CAN_CTL_TTC;
 1134              		.loc 1 419 25
 1135 0008 7B68     		ldr	r3, [r7, #4]
 1136 000a 1A68     		ldr	r2, [r3]
 1137 000c 7B68     		ldr	r3, [r7, #4]
 1138 000e 22F08002 		bic	r2, r2, #128
 1139 0012 1A60     		str	r2, [r3]
 420:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     /* reset TSEN bits */
 421:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     for(mailbox_number = 0U; mailbox_number < 3U; mailbox_number++) {
 1140              		.loc 1 421 24
 1141 0014 0023     		movs	r3, #0
 1142 0016 FB73     		strb	r3, [r7, #15]
 1143              		.loc 1 421 5
 1144 0018 12E0     		b	.L70
 1145              	.L71:
 422:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         CAN_TMP(can_periph, mailbox_number) &= ~CAN_TMP_TSEN;
 1146              		.loc 1 422 45 discriminator 3
 1147 001a FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 1148 001c 1A01     		lsls	r2, r3, #4
 1149 001e 7B68     		ldr	r3, [r7, #4]
 1150 0020 1344     		add	r3, r3, r2
 1151 0022 03F5C273 		add	r3, r3, #388
 1152 0026 1B68     		ldr	r3, [r3]
 1153 0028 FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 1154 002a 1101     		lsls	r1, r2, #4
 1155 002c 7A68     		ldr	r2, [r7, #4]
 1156 002e 0A44     		add	r2, r2, r1
 1157 0030 02F5C272 		add	r2, r2, #388
 1158 0034 23F48073 		bic	r3, r3, #256
 1159 0038 1360     		str	r3, [r2]
 421:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         CAN_TMP(can_periph, mailbox_number) &= ~CAN_TMP_TSEN;
 1160              		.loc 1 421 65 discriminator 3
 1161 003a FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 1162 003c 0133     		adds	r3, r3, #1
 1163 003e FB73     		strb	r3, [r7, #15]
 1164              	.L70:
 421:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         CAN_TMP(can_periph, mailbox_number) &= ~CAN_TMP_TSEN;
 1165              		.loc 1 421 5 discriminator 1
 1166 0040 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 1167 0042 022B     		cmp	r3, #2
 1168 0044 E9D9     		bls	.L71
 423:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     }
 424:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** }
 1169              		.loc 1 424 1
 1170 0046 00BF     		nop
 1171 0048 00BF     		nop
 1172 004a 1437     		adds	r7, r7, #20
 1173              		.cfi_def_cfa_offset 4
 1174 004c BD46     		mov	sp, r7
 1175              		.cfi_def_cfa_register 13
 1176              		@ sp needed
 1177 004e 80BC     		pop	{r7}
 1178              		.cfi_restore 7
 1179              		.cfi_def_cfa_offset 0
 1180 0050 7047     		bx	lr
 1181              		.cfi_endproc
 1182              	.LFE124:
 1184              		.section	.text.can_message_transmit,"ax",%progbits
 1185              		.align	1
 1186              		.global	can_message_transmit
 1187              		.syntax unified
 1188              		.thumb
 1189              		.thumb_func
 1190              		.fpu softvfp
 1192              	can_message_transmit:
 1193              	.LFB125:
 425:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** 
 426:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** /*!
 427:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \brief       transmit CAN message
 428:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \param[in]  can_periph
 429:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CANx(x=0,1),the CAN1 only for GD32F30X_CL
 430:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \param[in]  transmit_message: struct for CAN transmit message
 431:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        tx_sfid: 0x00000000 - 0x000007FF
 432:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        tx_efid: 0x00000000 - 0x1FFFFFFF
 433:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        tx_ff: CAN_FF_STANDARD, CAN_FF_EXTENDED
 434:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        tx_ft: CAN_FT_DATA, CAN_FT_REMOTE
 435:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        tx_dlen: 0 - 8
 436:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        tx_data[]: 0x00 - 0xFF
 437:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \param[out] none
 438:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \retval     mailbox_number
 439:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** */
 440:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** uint8_t can_message_transmit(uint32_t can_periph, can_trasnmit_message_struct *transmit_message)
 441:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** {
 1194              		.loc 1 441 1
 1195              		.cfi_startproc
 1196              		@ args = 0, pretend = 0, frame = 16
 1197              		@ frame_needed = 1, uses_anonymous_args = 0
 1198              		@ link register save eliminated.
 1199 0000 80B4     		push	{r7}
 1200              		.cfi_def_cfa_offset 4
 1201              		.cfi_offset 7, -4
 1202 0002 85B0     		sub	sp, sp, #20
 1203              		.cfi_def_cfa_offset 24
 1204 0004 00AF     		add	r7, sp, #0
 1205              		.cfi_def_cfa_register 7
 1206 0006 7860     		str	r0, [r7, #4]
 1207 0008 3960     		str	r1, [r7]
 442:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     uint8_t mailbox_number = CAN_MAILBOX0;
 1208              		.loc 1 442 13
 1209 000a 0023     		movs	r3, #0
 1210 000c FB73     		strb	r3, [r7, #15]
 443:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** 
 444:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     /* select one empty mailbox */
 445:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     if(CAN_TSTAT_TME0 == (CAN_TSTAT(can_periph)&CAN_TSTAT_TME0)) {
 1211              		.loc 1 445 27
 1212 000e 7B68     		ldr	r3, [r7, #4]
 1213 0010 0833     		adds	r3, r3, #8
 1214 0012 1B68     		ldr	r3, [r3]
 1215              		.loc 1 445 48
 1216 0014 03F08063 		and	r3, r3, #67108864
 1217              		.loc 1 445 7
 1218 0018 B3F1806F 		cmp	r3, #67108864
 1219 001c 02D1     		bne	.L73
 446:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         mailbox_number = CAN_MAILBOX0;
 1220              		.loc 1 446 24
 1221 001e 0023     		movs	r3, #0
 1222 0020 FB73     		strb	r3, [r7, #15]
 1223 0022 17E0     		b	.L74
 1224              	.L73:
 447:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     } else if(CAN_TSTAT_TME1 == (CAN_TSTAT(can_periph)&CAN_TSTAT_TME1)) {
 1225              		.loc 1 447 34
 1226 0024 7B68     		ldr	r3, [r7, #4]
 1227 0026 0833     		adds	r3, r3, #8
 1228 0028 1B68     		ldr	r3, [r3]
 1229              		.loc 1 447 55
 1230 002a 03F00063 		and	r3, r3, #134217728
 1231              		.loc 1 447 14
 1232 002e B3F1006F 		cmp	r3, #134217728
 1233 0032 02D1     		bne	.L75
 448:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         mailbox_number = CAN_MAILBOX1;
 1234              		.loc 1 448 24
 1235 0034 0123     		movs	r3, #1
 1236 0036 FB73     		strb	r3, [r7, #15]
 1237 0038 0CE0     		b	.L74
 1238              	.L75:
 449:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     } else if(CAN_TSTAT_TME2 == (CAN_TSTAT(can_periph)&CAN_TSTAT_TME2)) {
 1239              		.loc 1 449 34
 1240 003a 7B68     		ldr	r3, [r7, #4]
 1241 003c 0833     		adds	r3, r3, #8
 1242 003e 1B68     		ldr	r3, [r3]
 1243              		.loc 1 449 55
 1244 0040 03F08053 		and	r3, r3, #268435456
 1245              		.loc 1 449 14
 1246 0044 B3F1805F 		cmp	r3, #268435456
 1247 0048 02D1     		bne	.L76
 450:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         mailbox_number = CAN_MAILBOX2;
 1248              		.loc 1 450 24
 1249 004a 0223     		movs	r3, #2
 1250 004c FB73     		strb	r3, [r7, #15]
 1251 004e 01E0     		b	.L74
 1252              	.L76:
 451:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     } else {
 452:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         mailbox_number = CAN_NOMAILBOX;
 1253              		.loc 1 452 24
 1254 0050 0323     		movs	r3, #3
 1255 0052 FB73     		strb	r3, [r7, #15]
 1256              	.L74:
 453:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     }
 454:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     /* return no mailbox empty */
 455:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     if(CAN_NOMAILBOX == mailbox_number) {
 1257              		.loc 1 455 7
 1258 0054 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 1259 0056 032B     		cmp	r3, #3
 1260 0058 01D1     		bne	.L77
 456:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         return CAN_NOMAILBOX;
 1261              		.loc 1 456 16
 1262 005a 0323     		movs	r3, #3
 1263 005c A6E0     		b	.L78
 1264              	.L77:
 457:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     }
 458:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** 
 459:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     CAN_TMI(can_periph, mailbox_number) &= CAN_TMI_TEN;
 1265              		.loc 1 459 41
 1266 005e FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 1267 0060 1A01     		lsls	r2, r3, #4
 1268 0062 7B68     		ldr	r3, [r7, #4]
 1269 0064 1344     		add	r3, r3, r2
 1270 0066 03F5C073 		add	r3, r3, #384
 1271 006a 1B68     		ldr	r3, [r3]
 1272 006c FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 1273 006e 1101     		lsls	r1, r2, #4
 1274 0070 7A68     		ldr	r2, [r7, #4]
 1275 0072 0A44     		add	r2, r2, r1
 1276 0074 02F5C072 		add	r2, r2, #384
 1277 0078 03F00103 		and	r3, r3, #1
 1278 007c 1360     		str	r3, [r2]
 460:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     if(CAN_FF_STANDARD == transmit_message->tx_ff) {
 1279              		.loc 1 460 43
 1280 007e 3B68     		ldr	r3, [r7]
 1281 0080 1B7A     		ldrb	r3, [r3, #8]	@ zero_extendqisi2
 1282              		.loc 1 460 7
 1283 0082 002B     		cmp	r3, #0
 1284 0084 15D1     		bne	.L79
 461:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         /* set transmit mailbox standard identifier */
 462:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         CAN_TMI(can_periph, mailbox_number) |= (uint32_t)(TMI_SFID(transmit_message->tx_sfid) | \
 1285              		.loc 1 462 45
 1286 0086 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 1287 0088 1A01     		lsls	r2, r3, #4
 1288 008a 7B68     		ldr	r3, [r7, #4]
 1289 008c 1344     		add	r3, r3, r2
 1290 008e 03F5C073 		add	r3, r3, #384
 1291 0092 1A68     		ldr	r2, [r3]
 1292              		.loc 1 462 59
 1293 0094 3B68     		ldr	r3, [r7]
 1294 0096 1B68     		ldr	r3, [r3]
 1295 0098 5B05     		lsls	r3, r3, #21
 463:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****                                                transmit_message->tx_ft);
 1296              		.loc 1 463 64
 1297 009a 3968     		ldr	r1, [r7]
 1298 009c 497A     		ldrb	r1, [r1, #9]	@ zero_extendqisi2
 462:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****                                                transmit_message->tx_ft);
 1299              		.loc 1 462 48
 1300 009e 0B43     		orrs	r3, r3, r1
 462:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****                                                transmit_message->tx_ft);
 1301              		.loc 1 462 45
 1302 00a0 F97B     		ldrb	r1, [r7, #15]	@ zero_extendqisi2
 1303 00a2 0801     		lsls	r0, r1, #4
 1304 00a4 7968     		ldr	r1, [r7, #4]
 1305 00a6 0144     		add	r1, r1, r0
 1306 00a8 01F5C071 		add	r1, r1, #384
 1307 00ac 1343     		orrs	r3, r3, r2
 1308 00ae 0B60     		str	r3, [r1]
 1309 00b0 17E0     		b	.L80
 1310              	.L79:
 464:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     } else {
 465:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         /* set transmit mailbox extended identifier */
 466:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         CAN_TMI(can_periph, mailbox_number) |= (uint32_t)(TMI_EFID(transmit_message->tx_efid) | \
 1311              		.loc 1 466 45
 1312 00b2 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 1313 00b4 1A01     		lsls	r2, r3, #4
 1314 00b6 7B68     		ldr	r3, [r7, #4]
 1315 00b8 1344     		add	r3, r3, r2
 1316 00ba 03F5C073 		add	r3, r3, #384
 1317 00be 1A68     		ldr	r2, [r3]
 1318              		.loc 1 466 59
 1319 00c0 3B68     		ldr	r3, [r7]
 1320 00c2 5B68     		ldr	r3, [r3, #4]
 1321 00c4 DB00     		lsls	r3, r3, #3
 467:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****                                                transmit_message->tx_ff | \
 1322              		.loc 1 467 64
 1323 00c6 3968     		ldr	r1, [r7]
 1324 00c8 097A     		ldrb	r1, [r1, #8]	@ zero_extendqisi2
 466:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****                                                transmit_message->tx_ff | \
 1325              		.loc 1 466 95
 1326 00ca 0B43     		orrs	r3, r3, r1
 468:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****                                                transmit_message->tx_ft);
 1327              		.loc 1 468 64
 1328 00cc 3968     		ldr	r1, [r7]
 1329 00ce 497A     		ldrb	r1, [r1, #9]	@ zero_extendqisi2
 466:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****                                                transmit_message->tx_ff | \
 1330              		.loc 1 466 48
 1331 00d0 0B43     		orrs	r3, r3, r1
 466:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****                                                transmit_message->tx_ff | \
 1332              		.loc 1 466 45
 1333 00d2 F97B     		ldrb	r1, [r7, #15]	@ zero_extendqisi2
 1334 00d4 0801     		lsls	r0, r1, #4
 1335 00d6 7968     		ldr	r1, [r7, #4]
 1336 00d8 0144     		add	r1, r1, r0
 1337 00da 01F5C071 		add	r1, r1, #384
 1338 00de 1343     		orrs	r3, r3, r2
 1339 00e0 0B60     		str	r3, [r1]
 1340              	.L80:
 469:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     }
 470:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     /* set the data length */
 471:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     CAN_TMP(can_periph, mailbox_number) &= ~CAN_TMP_DLENC;
 1341              		.loc 1 471 41
 1342 00e2 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 1343 00e4 1A01     		lsls	r2, r3, #4
 1344 00e6 7B68     		ldr	r3, [r7, #4]
 1345 00e8 1344     		add	r3, r3, r2
 1346 00ea 03F5C273 		add	r3, r3, #388
 1347 00ee 1B68     		ldr	r3, [r3]
 1348 00f0 FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 1349 00f2 1101     		lsls	r1, r2, #4
 1350 00f4 7A68     		ldr	r2, [r7, #4]
 1351 00f6 0A44     		add	r2, r2, r1
 1352 00f8 02F5C272 		add	r2, r2, #388
 1353 00fc 23F00F03 		bic	r3, r3, #15
 1354 0100 1360     		str	r3, [r2]
 472:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     CAN_TMP(can_periph, mailbox_number) |= transmit_message->tx_dlen;
 1355              		.loc 1 472 41
 1356 0102 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 1357 0104 1A01     		lsls	r2, r3, #4
 1358 0106 7B68     		ldr	r3, [r7, #4]
 1359 0108 1344     		add	r3, r3, r2
 1360 010a 03F5C273 		add	r3, r3, #388
 1361 010e 1B68     		ldr	r3, [r3]
 1362              		.loc 1 472 60
 1363 0110 3A68     		ldr	r2, [r7]
 1364 0112 927A     		ldrb	r2, [r2, #10]	@ zero_extendqisi2
 1365 0114 1046     		mov	r0, r2
 1366              		.loc 1 472 41
 1367 0116 FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 1368 0118 1101     		lsls	r1, r2, #4
 1369 011a 7A68     		ldr	r2, [r7, #4]
 1370 011c 0A44     		add	r2, r2, r1
 1371 011e 02F5C272 		add	r2, r2, #388
 1372 0122 0343     		orrs	r3, r3, r0
 1373 0124 1360     		str	r3, [r2]
 473:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     /* set the data */
 474:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     CAN_TMDATA0(can_periph, mailbox_number) = TMDATA0_DB3(transmit_message->tx_data[3]) | \
 1374              		.loc 1 474 47
 1375 0126 3B68     		ldr	r3, [r7]
 1376 0128 9B7B     		ldrb	r3, [r3, #14]	@ zero_extendqisi2
 1377 012a 1A06     		lsls	r2, r3, #24
 475:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****             TMDATA0_DB2(transmit_message->tx_data[2]) | \
 1378              		.loc 1 475 13
 1379 012c 3B68     		ldr	r3, [r7]
 1380 012e 5B7B     		ldrb	r3, [r3, #13]	@ zero_extendqisi2
 1381 0130 1B04     		lsls	r3, r3, #16
 1382 0132 03F47F03 		and	r3, r3, #16711680
 474:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****             TMDATA0_DB2(transmit_message->tx_data[2]) | \
 1383              		.loc 1 474 89
 1384 0136 1A43     		orrs	r2, r2, r3
 476:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****             TMDATA0_DB1(transmit_message->tx_data[1]) | \
 1385              		.loc 1 476 13
 1386 0138 3B68     		ldr	r3, [r7]
 1387 013a 1B7B     		ldrb	r3, [r3, #12]	@ zero_extendqisi2
 1388 013c 1B02     		lsls	r3, r3, #8
 1389 013e 9BB2     		uxth	r3, r3
 475:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****             TMDATA0_DB2(transmit_message->tx_data[2]) | \
 1390              		.loc 1 475 55
 1391 0140 1343     		orrs	r3, r3, r2
 477:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****             TMDATA0_DB0(transmit_message->tx_data[0]);
 1392              		.loc 1 477 13
 1393 0142 3A68     		ldr	r2, [r7]
 1394 0144 D27A     		ldrb	r2, [r2, #11]	@ zero_extendqisi2
 1395 0146 1046     		mov	r0, r2
 474:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****             TMDATA0_DB2(transmit_message->tx_data[2]) | \
 1396              		.loc 1 474 5
 1397 0148 FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 1398 014a 1101     		lsls	r1, r2, #4
 1399 014c 7A68     		ldr	r2, [r7, #4]
 1400 014e 0A44     		add	r2, r2, r1
 1401 0150 02F5C472 		add	r2, r2, #392
 476:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****             TMDATA0_DB1(transmit_message->tx_data[1]) | \
 1402              		.loc 1 476 55
 1403 0154 0343     		orrs	r3, r3, r0
 474:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****             TMDATA0_DB2(transmit_message->tx_data[2]) | \
 1404              		.loc 1 474 45
 1405 0156 1360     		str	r3, [r2]
 478:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     CAN_TMDATA1(can_periph, mailbox_number) = TMDATA1_DB7(transmit_message->tx_data[7]) | \
 1406              		.loc 1 478 47
 1407 0158 3B68     		ldr	r3, [r7]
 1408 015a 9B7C     		ldrb	r3, [r3, #18]	@ zero_extendqisi2
 1409 015c 1A06     		lsls	r2, r3, #24
 479:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****             TMDATA1_DB6(transmit_message->tx_data[6]) | \
 1410              		.loc 1 479 13
 1411 015e 3B68     		ldr	r3, [r7]
 1412 0160 5B7C     		ldrb	r3, [r3, #17]	@ zero_extendqisi2
 1413 0162 1B04     		lsls	r3, r3, #16
 1414 0164 03F47F03 		and	r3, r3, #16711680
 478:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     CAN_TMDATA1(can_periph, mailbox_number) = TMDATA1_DB7(transmit_message->tx_data[7]) | \
 1415              		.loc 1 478 89
 1416 0168 1A43     		orrs	r2, r2, r3
 480:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****             TMDATA1_DB5(transmit_message->tx_data[5]) | \
 1417              		.loc 1 480 13
 1418 016a 3B68     		ldr	r3, [r7]
 1419 016c 1B7C     		ldrb	r3, [r3, #16]	@ zero_extendqisi2
 1420 016e 1B02     		lsls	r3, r3, #8
 1421 0170 9BB2     		uxth	r3, r3
 479:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****             TMDATA1_DB6(transmit_message->tx_data[6]) | \
 1422              		.loc 1 479 55
 1423 0172 1343     		orrs	r3, r3, r2
 481:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****             TMDATA1_DB4(transmit_message->tx_data[4]);
 1424              		.loc 1 481 13
 1425 0174 3A68     		ldr	r2, [r7]
 1426 0176 D27B     		ldrb	r2, [r2, #15]	@ zero_extendqisi2
 1427 0178 1046     		mov	r0, r2
 478:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****             TMDATA1_DB6(transmit_message->tx_data[6]) | \
 1428              		.loc 1 478 5
 1429 017a FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 1430 017c 1101     		lsls	r1, r2, #4
 1431 017e 7A68     		ldr	r2, [r7, #4]
 1432 0180 0A44     		add	r2, r2, r1
 1433 0182 02F5C672 		add	r2, r2, #396
 480:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****             TMDATA1_DB5(transmit_message->tx_data[5]) | \
 1434              		.loc 1 480 55
 1435 0186 0343     		orrs	r3, r3, r0
 478:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****             TMDATA1_DB6(transmit_message->tx_data[6]) | \
 1436              		.loc 1 478 45
 1437 0188 1360     		str	r3, [r2]
 482:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     /* enable transmission */
 483:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     CAN_TMI(can_periph, mailbox_number) |= CAN_TMI_TEN;
 1438              		.loc 1 483 41
 1439 018a FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 1440 018c 1A01     		lsls	r2, r3, #4
 1441 018e 7B68     		ldr	r3, [r7, #4]
 1442 0190 1344     		add	r3, r3, r2
 1443 0192 03F5C073 		add	r3, r3, #384
 1444 0196 1B68     		ldr	r3, [r3]
 1445 0198 FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 1446 019a 1101     		lsls	r1, r2, #4
 1447 019c 7A68     		ldr	r2, [r7, #4]
 1448 019e 0A44     		add	r2, r2, r1
 1449 01a0 02F5C072 		add	r2, r2, #384
 1450 01a4 43F00103 		orr	r3, r3, #1
 1451 01a8 1360     		str	r3, [r2]
 484:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** 
 485:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     return mailbox_number;
 1452              		.loc 1 485 12
 1453 01aa FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 1454              	.L78:
 486:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** }
 1455              		.loc 1 486 1
 1456 01ac 1846     		mov	r0, r3
 1457 01ae 1437     		adds	r7, r7, #20
 1458              		.cfi_def_cfa_offset 4
 1459 01b0 BD46     		mov	sp, r7
 1460              		.cfi_def_cfa_register 13
 1461              		@ sp needed
 1462 01b2 80BC     		pop	{r7}
 1463              		.cfi_restore 7
 1464              		.cfi_def_cfa_offset 0
 1465 01b4 7047     		bx	lr
 1466              		.cfi_endproc
 1467              	.LFE125:
 1469              		.section	.text.can_transmit_states,"ax",%progbits
 1470              		.align	1
 1471              		.global	can_transmit_states
 1472              		.syntax unified
 1473              		.thumb
 1474              		.thumb_func
 1475              		.fpu softvfp
 1477              	can_transmit_states:
 1478              	.LFB126:
 487:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** 
 488:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** /*!
 489:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \brief      get CAN transmit state
 490:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \param[in]  can_periph
 491:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CANx(x=0,1),the CAN1 only for GD32F30X_CL
 492:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \param[in]  mailbox_number
 493:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****                 only one parameter can be selected which is shown as below:
 494:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_MAILBOX(x=0,1,2)
 495:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \param[out] none
 496:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \retval     can_transmit_state_enum
 497:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** */
 498:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** can_transmit_state_enum can_transmit_states(uint32_t can_periph, uint8_t mailbox_number)
 499:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** {
 1479              		.loc 1 499 1
 1480              		.cfi_startproc
 1481              		@ args = 0, pretend = 0, frame = 16
 1482              		@ frame_needed = 1, uses_anonymous_args = 0
 1483              		@ link register save eliminated.
 1484 0000 80B4     		push	{r7}
 1485              		.cfi_def_cfa_offset 4
 1486              		.cfi_offset 7, -4
 1487 0002 85B0     		sub	sp, sp, #20
 1488              		.cfi_def_cfa_offset 24
 1489 0004 00AF     		add	r7, sp, #0
 1490              		.cfi_def_cfa_register 7
 1491 0006 7860     		str	r0, [r7, #4]
 1492 0008 0B46     		mov	r3, r1
 1493 000a FB70     		strb	r3, [r7, #3]
 500:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     can_transmit_state_enum state = CAN_TRANSMIT_FAILED;
 1494              		.loc 1 500 29
 1495 000c 0023     		movs	r3, #0
 1496 000e FB73     		strb	r3, [r7, #15]
 501:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     uint32_t val = 0U;
 1497              		.loc 1 501 14
 1498 0010 0023     		movs	r3, #0
 1499 0012 BB60     		str	r3, [r7, #8]
 502:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** 
 503:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     /* check selected mailbox state */
 504:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     switch(mailbox_number) {
 1500              		.loc 1 504 5
 1501 0014 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1502 0016 022B     		cmp	r3, #2
 1503 0018 14D0     		beq	.L82
 1504 001a 022B     		cmp	r3, #2
 1505 001c 19DC     		bgt	.L83
 1506 001e 002B     		cmp	r3, #0
 1507 0020 02D0     		beq	.L84
 1508 0022 012B     		cmp	r3, #1
 1509 0024 07D0     		beq	.L85
 1510 0026 14E0     		b	.L83
 1511              	.L84:
 505:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     /* mailbox0 */
 506:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     case CAN_MAILBOX0:
 507:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         val = CAN_TSTAT(can_periph) & (CAN_TSTAT_MTF0 | CAN_TSTAT_MTFNERR0 | CAN_TSTAT_TME0);
 1512              		.loc 1 507 15
 1513 0028 7B68     		ldr	r3, [r7, #4]
 1514 002a 0833     		adds	r3, r3, #8
 1515 002c 1A68     		ldr	r2, [r3]
 1516              		.loc 1 507 13
 1517 002e 214B     		ldr	r3, .L94
 1518 0030 1340     		ands	r3, r3, r2
 1519 0032 BB60     		str	r3, [r7, #8]
 508:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         break;
 1520              		.loc 1 508 9
 1521 0034 10E0     		b	.L86
 1522              	.L85:
 509:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     /* mailbox1 */
 510:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     case CAN_MAILBOX1:
 511:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         val = CAN_TSTAT(can_periph) & (CAN_TSTAT_MTF1 | CAN_TSTAT_MTFNERR1 | CAN_TSTAT_TME1);
 1523              		.loc 1 511 15
 1524 0036 7B68     		ldr	r3, [r7, #4]
 1525 0038 0833     		adds	r3, r3, #8
 1526 003a 1A68     		ldr	r2, [r3]
 1527              		.loc 1 511 13
 1528 003c 1E4B     		ldr	r3, .L94+4
 1529 003e 1340     		ands	r3, r3, r2
 1530 0040 BB60     		str	r3, [r7, #8]
 512:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         break;
 1531              		.loc 1 512 9
 1532 0042 09E0     		b	.L86
 1533              	.L82:
 513:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     /* mailbox2 */
 514:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     case CAN_MAILBOX2:
 515:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         val = CAN_TSTAT(can_periph) & (CAN_TSTAT_MTF2 | CAN_TSTAT_MTFNERR2 | CAN_TSTAT_TME2);
 1534              		.loc 1 515 15
 1535 0044 7B68     		ldr	r3, [r7, #4]
 1536 0046 0833     		adds	r3, r3, #8
 1537 0048 1A68     		ldr	r2, [r3]
 1538              		.loc 1 515 13
 1539 004a 1C4B     		ldr	r3, .L94+8
 1540 004c 1340     		ands	r3, r3, r2
 1541 004e BB60     		str	r3, [r7, #8]
 516:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         break;
 1542              		.loc 1 516 9
 1543 0050 02E0     		b	.L86
 1544              	.L83:
 517:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     default:
 518:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         val = CAN_TRANSMIT_FAILED;
 1545              		.loc 1 518 13
 1546 0052 0023     		movs	r3, #0
 1547 0054 BB60     		str	r3, [r7, #8]
 519:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         break;
 1548              		.loc 1 519 9
 1549 0056 00BF     		nop
 1550              	.L86:
 520:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     }
 521:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** 
 522:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     switch(val) {
 1551              		.loc 1 522 5
 1552 0058 BB68     		ldr	r3, [r7, #8]
 1553 005a 184A     		ldr	r2, .L94+8
 1554 005c 9342     		cmp	r3, r2
 1555 005e 1CD0     		beq	.L87
 1556 0060 BB68     		ldr	r3, [r7, #8]
 1557 0062 164A     		ldr	r2, .L94+8
 1558 0064 9342     		cmp	r3, r2
 1559 0066 1BD8     		bhi	.L88
 1560 0068 BB68     		ldr	r3, [r7, #8]
 1561 006a 134A     		ldr	r2, .L94+4
 1562 006c 9342     		cmp	r3, r2
 1563 006e 11D0     		beq	.L89
 1564 0070 BB68     		ldr	r3, [r7, #8]
 1565 0072 114A     		ldr	r2, .L94+4
 1566 0074 9342     		cmp	r3, r2
 1567 0076 13D8     		bhi	.L88
 1568 0078 BB68     		ldr	r3, [r7, #8]
 1569 007a 002B     		cmp	r3, #0
 1570 007c 04D0     		beq	.L90
 1571 007e BB68     		ldr	r3, [r7, #8]
 1572 0080 0C4A     		ldr	r2, .L94
 1573 0082 9342     		cmp	r3, r2
 1574 0084 03D0     		beq	.L91
 1575 0086 0BE0     		b	.L88
 1576              	.L90:
 523:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     /* transmit pending */
 524:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     case(CAN_STATE_PENDING):
 525:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         state = CAN_TRANSMIT_PENDING;
 1577              		.loc 1 525 15
 1578 0088 0223     		movs	r3, #2
 1579 008a FB73     		strb	r3, [r7, #15]
 526:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         break;
 1580              		.loc 1 526 9
 1581 008c 0BE0     		b	.L92
 1582              	.L91:
 527:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     /* mailbox0 transmit succeeded */
 528:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     case(CAN_TSTAT_MTF0 | CAN_TSTAT_MTFNERR0 | CAN_TSTAT_TME0):
 529:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         state = CAN_TRANSMIT_OK;
 1583              		.loc 1 529 15
 1584 008e 0123     		movs	r3, #1
 1585 0090 FB73     		strb	r3, [r7, #15]
 530:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         break;
 1586              		.loc 1 530 9
 1587 0092 08E0     		b	.L92
 1588              	.L89:
 531:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     /* mailbox1 transmit succeeded */
 532:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     case(CAN_TSTAT_MTF1 | CAN_TSTAT_MTFNERR1 | CAN_TSTAT_TME1):
 533:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         state = CAN_TRANSMIT_OK;
 1589              		.loc 1 533 15
 1590 0094 0123     		movs	r3, #1
 1591 0096 FB73     		strb	r3, [r7, #15]
 534:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         break;
 1592              		.loc 1 534 9
 1593 0098 05E0     		b	.L92
 1594              	.L87:
 535:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     /* mailbox2 transmit succeeded */
 536:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     case(CAN_TSTAT_MTF2 | CAN_TSTAT_MTFNERR2 | CAN_TSTAT_TME2):
 537:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         state = CAN_TRANSMIT_OK;
 1595              		.loc 1 537 15
 1596 009a 0123     		movs	r3, #1
 1597 009c FB73     		strb	r3, [r7, #15]
 538:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         break;
 1598              		.loc 1 538 9
 1599 009e 02E0     		b	.L92
 1600              	.L88:
 539:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     /* transmit failed */
 540:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     default:
 541:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         state = CAN_TRANSMIT_FAILED;
 1601              		.loc 1 541 15
 1602 00a0 0023     		movs	r3, #0
 1603 00a2 FB73     		strb	r3, [r7, #15]
 542:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         break;
 1604              		.loc 1 542 9
 1605 00a4 00BF     		nop
 1606              	.L92:
 543:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     }
 544:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     return state;
 1607              		.loc 1 544 12
 1608 00a6 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 545:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** }
 1609              		.loc 1 545 1
 1610 00a8 1846     		mov	r0, r3
 1611 00aa 1437     		adds	r7, r7, #20
 1612              		.cfi_def_cfa_offset 4
 1613 00ac BD46     		mov	sp, r7
 1614              		.cfi_def_cfa_register 13
 1615              		@ sp needed
 1616 00ae 80BC     		pop	{r7}
 1617              		.cfi_restore 7
 1618              		.cfi_def_cfa_offset 0
 1619 00b0 7047     		bx	lr
 1620              	.L95:
 1621 00b2 00BF     		.align	2
 1622              	.L94:
 1623 00b4 03000004 		.word	67108867
 1624 00b8 00030008 		.word	134218496
 1625 00bc 00000310 		.word	268632064
 1626              		.cfi_endproc
 1627              	.LFE126:
 1629              		.section	.text.can_transmission_stop,"ax",%progbits
 1630              		.align	1
 1631              		.global	can_transmission_stop
 1632              		.syntax unified
 1633              		.thumb
 1634              		.thumb_func
 1635              		.fpu softvfp
 1637              	can_transmission_stop:
 1638              	.LFB127:
 546:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** 
 547:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** /*!
 548:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \brief      stop CAN transmission
 549:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \param[in]  can_periph
 550:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CANx(x=0,1),the CAN1 only for GD32F30X_CL
 551:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \param[in]  mailbox_number
 552:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****                 only one parameter can be selected which is shown as below:
 553:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_MAILBOXx(x=0,1,2)
 554:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \param[out] none
 555:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \retval     none
 556:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** */
 557:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** void can_transmission_stop(uint32_t can_periph, uint8_t mailbox_number)
 558:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** {
 1639              		.loc 1 558 1
 1640              		.cfi_startproc
 1641              		@ args = 0, pretend = 0, frame = 8
 1642              		@ frame_needed = 1, uses_anonymous_args = 0
 1643              		@ link register save eliminated.
 1644 0000 80B4     		push	{r7}
 1645              		.cfi_def_cfa_offset 4
 1646              		.cfi_offset 7, -4
 1647 0002 83B0     		sub	sp, sp, #12
 1648              		.cfi_def_cfa_offset 16
 1649 0004 00AF     		add	r7, sp, #0
 1650              		.cfi_def_cfa_register 7
 1651 0006 7860     		str	r0, [r7, #4]
 1652 0008 0B46     		mov	r3, r1
 1653 000a FB70     		strb	r3, [r7, #3]
 559:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     if(CAN_MAILBOX0 == mailbox_number) {
 1654              		.loc 1 559 7
 1655 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1656 000e 002B     		cmp	r3, #0
 1657 0010 10D1     		bne	.L97
 560:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         CAN_TSTAT(can_periph) |= CAN_TSTAT_MST0;
 1658              		.loc 1 560 31
 1659 0012 7B68     		ldr	r3, [r7, #4]
 1660 0014 0833     		adds	r3, r3, #8
 1661 0016 1B68     		ldr	r3, [r3]
 1662 0018 7A68     		ldr	r2, [r7, #4]
 1663 001a 0832     		adds	r2, r2, #8
 1664 001c 43F08003 		orr	r3, r3, #128
 1665 0020 1360     		str	r3, [r2]
 561:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         while(CAN_TSTAT_MST0 == (CAN_TSTAT(can_periph) & CAN_TSTAT_MST0)) {
 1666              		.loc 1 561 14
 1667 0022 00BF     		nop
 1668              	.L98:
 1669              		.loc 1 561 34 discriminator 1
 1670 0024 7B68     		ldr	r3, [r7, #4]
 1671 0026 0833     		adds	r3, r3, #8
 1672 0028 1B68     		ldr	r3, [r3]
 1673              		.loc 1 561 56 discriminator 1
 1674 002a 03F08003 		and	r3, r3, #128
 1675              		.loc 1 561 14 discriminator 1
 1676 002e 802B     		cmp	r3, #128
 1677 0030 F8D0     		beq	.L98
 562:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         }
 563:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     } else if(CAN_MAILBOX1 == mailbox_number) {
 564:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         CAN_TSTAT(can_periph) |= CAN_TSTAT_MST1;
 565:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         while(CAN_TSTAT_MST1 == (CAN_TSTAT(can_periph) & CAN_TSTAT_MST1)) {
 566:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         }
 567:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     } else if(CAN_MAILBOX2 == mailbox_number) {
 568:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         CAN_TSTAT(can_periph) |= CAN_TSTAT_MST2;
 569:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         while(CAN_TSTAT_MST2 == (CAN_TSTAT(can_periph) & CAN_TSTAT_MST2)) {
 570:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         }
 571:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     } else {
 572:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         /* illegal parameters */
 573:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     }
 574:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** }
 1678              		.loc 1 574 1
 1679 0032 28E0     		b	.L103
 1680              	.L97:
 563:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         CAN_TSTAT(can_periph) |= CAN_TSTAT_MST1;
 1681              		.loc 1 563 14
 1682 0034 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1683 0036 012B     		cmp	r3, #1
 1684 0038 11D1     		bne	.L100
 564:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         while(CAN_TSTAT_MST1 == (CAN_TSTAT(can_periph) & CAN_TSTAT_MST1)) {
 1685              		.loc 1 564 31
 1686 003a 7B68     		ldr	r3, [r7, #4]
 1687 003c 0833     		adds	r3, r3, #8
 1688 003e 1B68     		ldr	r3, [r3]
 1689 0040 7A68     		ldr	r2, [r7, #4]
 1690 0042 0832     		adds	r2, r2, #8
 1691 0044 43F40043 		orr	r3, r3, #32768
 1692 0048 1360     		str	r3, [r2]
 565:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         }
 1693              		.loc 1 565 14
 1694 004a 00BF     		nop
 1695              	.L101:
 565:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         }
 1696              		.loc 1 565 34 discriminator 1
 1697 004c 7B68     		ldr	r3, [r7, #4]
 1698 004e 0833     		adds	r3, r3, #8
 1699 0050 1B68     		ldr	r3, [r3]
 565:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         }
 1700              		.loc 1 565 56 discriminator 1
 1701 0052 03F40043 		and	r3, r3, #32768
 565:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         }
 1702              		.loc 1 565 14 discriminator 1
 1703 0056 B3F5004F 		cmp	r3, #32768
 1704 005a F7D0     		beq	.L101
 1705              		.loc 1 574 1
 1706 005c 13E0     		b	.L103
 1707              	.L100:
 567:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         CAN_TSTAT(can_periph) |= CAN_TSTAT_MST2;
 1708              		.loc 1 567 14
 1709 005e FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1710 0060 022B     		cmp	r3, #2
 1711 0062 10D1     		bne	.L103
 568:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         while(CAN_TSTAT_MST2 == (CAN_TSTAT(can_periph) & CAN_TSTAT_MST2)) {
 1712              		.loc 1 568 31
 1713 0064 7B68     		ldr	r3, [r7, #4]
 1714 0066 0833     		adds	r3, r3, #8
 1715 0068 1B68     		ldr	r3, [r3]
 1716 006a 7A68     		ldr	r2, [r7, #4]
 1717 006c 0832     		adds	r2, r2, #8
 1718 006e 43F40003 		orr	r3, r3, #8388608
 1719 0072 1360     		str	r3, [r2]
 569:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         }
 1720              		.loc 1 569 14
 1721 0074 00BF     		nop
 1722              	.L102:
 569:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         }
 1723              		.loc 1 569 34 discriminator 1
 1724 0076 7B68     		ldr	r3, [r7, #4]
 1725 0078 0833     		adds	r3, r3, #8
 1726 007a 1B68     		ldr	r3, [r3]
 569:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         }
 1727              		.loc 1 569 56 discriminator 1
 1728 007c 03F40003 		and	r3, r3, #8388608
 569:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         }
 1729              		.loc 1 569 14 discriminator 1
 1730 0080 B3F5000F 		cmp	r3, #8388608
 1731 0084 F7D0     		beq	.L102
 1732              	.L103:
 1733              		.loc 1 574 1
 1734 0086 00BF     		nop
 1735 0088 0C37     		adds	r7, r7, #12
 1736              		.cfi_def_cfa_offset 4
 1737 008a BD46     		mov	sp, r7
 1738              		.cfi_def_cfa_register 13
 1739              		@ sp needed
 1740 008c 80BC     		pop	{r7}
 1741              		.cfi_restore 7
 1742              		.cfi_def_cfa_offset 0
 1743 008e 7047     		bx	lr
 1744              		.cfi_endproc
 1745              	.LFE127:
 1747              		.section	.text.can_message_receive,"ax",%progbits
 1748              		.align	1
 1749              		.global	can_message_receive
 1750              		.syntax unified
 1751              		.thumb
 1752              		.thumb_func
 1753              		.fpu softvfp
 1755              	can_message_receive:
 1756              	.LFB128:
 575:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** 
 576:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** /*!
 577:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \brief      CAN receive message
 578:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \param[in]  can_periph
 579:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CANx(x=0,1),the CAN1 only for GD32F30X_CL
 580:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \param[in]  fifo_number
 581:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_FIFOx(x=0,1)
 582:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \param[out] receive_message: struct for CAN receive message
 583:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        rx_sfid: 0x00000000 - 0x000007FF
 584:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        rx_efid: 0x00000000 - 0x1FFFFFFF
 585:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        rx_ff: CAN_FF_STANDARD, CAN_FF_EXTENDED
 586:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        rx_ft: CAN_FT_DATA, CAN_FT_REMOTE
 587:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        rx_dlen: 0 - 8
 588:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        rx_data[]: 0x00 - 0xFF
 589:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        rx_fi: 0 - 27
 590:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \retval     none
 591:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** */
 592:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** void can_message_receive(uint32_t can_periph, uint8_t fifo_number, can_receive_message_struct *rece
 593:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** {
 1757              		.loc 1 593 1
 1758              		.cfi_startproc
 1759              		@ args = 0, pretend = 0, frame = 16
 1760              		@ frame_needed = 1, uses_anonymous_args = 0
 1761              		@ link register save eliminated.
 1762 0000 80B4     		push	{r7}
 1763              		.cfi_def_cfa_offset 4
 1764              		.cfi_offset 7, -4
 1765 0002 85B0     		sub	sp, sp, #20
 1766              		.cfi_def_cfa_offset 24
 1767 0004 00AF     		add	r7, sp, #0
 1768              		.cfi_def_cfa_register 7
 1769 0006 F860     		str	r0, [r7, #12]
 1770 0008 0B46     		mov	r3, r1
 1771 000a 7A60     		str	r2, [r7, #4]
 1772 000c FB72     		strb	r3, [r7, #11]
 594:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     /* get the frame format */
 595:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     receive_message->rx_ff = (uint8_t)(CAN_RFIFOMI_FF & CAN_RFIFOMI(can_periph, fifo_number));
 1773              		.loc 1 595 57
 1774 000e FB7A     		ldrb	r3, [r7, #11]	@ zero_extendqisi2
 1775 0010 1A01     		lsls	r2, r3, #4
 1776 0012 FB68     		ldr	r3, [r7, #12]
 1777 0014 1344     		add	r3, r3, r2
 1778 0016 03F5D873 		add	r3, r3, #432
 1779 001a 1B68     		ldr	r3, [r3]
 1780              		.loc 1 595 30
 1781 001c DBB2     		uxtb	r3, r3
 1782 001e 03F00403 		and	r3, r3, #4
 1783 0022 DAB2     		uxtb	r2, r3
 1784              		.loc 1 595 28
 1785 0024 7B68     		ldr	r3, [r7, #4]
 1786 0026 1A72     		strb	r2, [r3, #8]
 596:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     if(CAN_FF_STANDARD == receive_message->rx_ff) {
 1787              		.loc 1 596 42
 1788 0028 7B68     		ldr	r3, [r7, #4]
 1789 002a 1B7A     		ldrb	r3, [r3, #8]	@ zero_extendqisi2
 1790              		.loc 1 596 7
 1791 002c 002B     		cmp	r3, #0
 1792 002e 0CD1     		bne	.L105
 597:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         /* get standard identifier */
 598:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         receive_message->rx_sfid = (uint32_t)(GET_RFIFOMI_SFID(CAN_RFIFOMI(can_periph, fifo_number)
 1793              		.loc 1 598 47
 1794 0030 FB7A     		ldrb	r3, [r7, #11]	@ zero_extendqisi2
 1795 0032 1A01     		lsls	r2, r3, #4
 1796 0034 FB68     		ldr	r3, [r7, #12]
 1797 0036 1344     		add	r3, r3, r2
 1798 0038 03F5D873 		add	r3, r3, #432
 1799 003c 1B68     		ldr	r3, [r3]
 1800              		.loc 1 598 36
 1801 003e 5B0D     		lsrs	r3, r3, #21
 1802 0040 C3F30A02 		ubfx	r2, r3, #0, #11
 1803              		.loc 1 598 34
 1804 0044 7B68     		ldr	r3, [r7, #4]
 1805 0046 1A60     		str	r2, [r3]
 1806 0048 0BE0     		b	.L106
 1807              	.L105:
 599:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     } else {
 600:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         /* get extended identifier */
 601:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         receive_message->rx_efid = (uint32_t)(GET_RFIFOMI_EFID(CAN_RFIFOMI(can_periph, fifo_number)
 1808              		.loc 1 601 47
 1809 004a FB7A     		ldrb	r3, [r7, #11]	@ zero_extendqisi2
 1810 004c 1A01     		lsls	r2, r3, #4
 1811 004e FB68     		ldr	r3, [r7, #12]
 1812 0050 1344     		add	r3, r3, r2
 1813 0052 03F5D873 		add	r3, r3, #432
 1814 0056 1B68     		ldr	r3, [r3]
 1815              		.loc 1 601 36
 1816 0058 DB08     		lsrs	r3, r3, #3
 1817 005a 23F06042 		bic	r2, r3, #-536870912
 1818              		.loc 1 601 34
 1819 005e 7B68     		ldr	r3, [r7, #4]
 1820 0060 5A60     		str	r2, [r3, #4]
 1821              	.L106:
 602:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     }
 603:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** 
 604:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     /* get frame type */
 605:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     receive_message->rx_ft = (uint8_t)(CAN_RFIFOMI_FT & CAN_RFIFOMI(can_periph, fifo_number));
 1822              		.loc 1 605 57
 1823 0062 FB7A     		ldrb	r3, [r7, #11]	@ zero_extendqisi2
 1824 0064 1A01     		lsls	r2, r3, #4
 1825 0066 FB68     		ldr	r3, [r7, #12]
 1826 0068 1344     		add	r3, r3, r2
 1827 006a 03F5D873 		add	r3, r3, #432
 1828 006e 1B68     		ldr	r3, [r3]
 1829              		.loc 1 605 30
 1830 0070 DBB2     		uxtb	r3, r3
 1831 0072 03F00203 		and	r3, r3, #2
 1832 0076 DAB2     		uxtb	r2, r3
 1833              		.loc 1 605 28
 1834 0078 7B68     		ldr	r3, [r7, #4]
 1835 007a 5A72     		strb	r2, [r3, #9]
 606:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     /* filtering index */
 607:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     receive_message->rx_fi = (uint8_t)(GET_RFIFOMP_FI(CAN_RFIFOMP(can_periph, fifo_number)));
 1836              		.loc 1 607 40
 1837 007c FB7A     		ldrb	r3, [r7, #11]	@ zero_extendqisi2
 1838 007e 1A01     		lsls	r2, r3, #4
 1839 0080 FB68     		ldr	r3, [r7, #12]
 1840 0082 1344     		add	r3, r3, r2
 1841 0084 03F5DA73 		add	r3, r3, #436
 1842 0088 1B68     		ldr	r3, [r3]
 1843 008a 1B0A     		lsrs	r3, r3, #8
 1844              		.loc 1 607 30
 1845 008c DAB2     		uxtb	r2, r3
 1846              		.loc 1 607 28
 1847 008e 7B68     		ldr	r3, [r7, #4]
 1848 0090 DA74     		strb	r2, [r3, #19]
 608:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     /* get receive data length */
 609:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     receive_message->rx_dlen = (uint8_t)(GET_RFIFOMP_DLENC(CAN_RFIFOMP(can_periph, fifo_number)));
 1849              		.loc 1 609 42
 1850 0092 FB7A     		ldrb	r3, [r7, #11]	@ zero_extendqisi2
 1851 0094 1A01     		lsls	r2, r3, #4
 1852 0096 FB68     		ldr	r3, [r7, #12]
 1853 0098 1344     		add	r3, r3, r2
 1854 009a 03F5DA73 		add	r3, r3, #436
 1855 009e 1B68     		ldr	r3, [r3]
 1856              		.loc 1 609 32
 1857 00a0 DBB2     		uxtb	r3, r3
 1858 00a2 03F00F03 		and	r3, r3, #15
 1859 00a6 DAB2     		uxtb	r2, r3
 1860              		.loc 1 609 30
 1861 00a8 7B68     		ldr	r3, [r7, #4]
 1862 00aa 9A72     		strb	r2, [r3, #10]
 610:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** 
 611:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     /* receive data */
 612:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     receive_message -> rx_data[0] = (uint8_t)(GET_RFIFOMDATA0_DB0(CAN_RFIFOMDATA0(can_periph, fifo_
 1863              		.loc 1 612 47
 1864 00ac FB7A     		ldrb	r3, [r7, #11]	@ zero_extendqisi2
 1865 00ae 1A01     		lsls	r2, r3, #4
 1866 00b0 FB68     		ldr	r3, [r7, #12]
 1867 00b2 1344     		add	r3, r3, r2
 1868 00b4 03F5DC73 		add	r3, r3, #440
 1869 00b8 1B68     		ldr	r3, [r3]
 1870              		.loc 1 612 37
 1871 00ba DAB2     		uxtb	r2, r3
 1872              		.loc 1 612 35
 1873 00bc 7B68     		ldr	r3, [r7, #4]
 1874 00be DA72     		strb	r2, [r3, #11]
 613:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     receive_message -> rx_data[1] = (uint8_t)(GET_RFIFOMDATA0_DB1(CAN_RFIFOMDATA0(can_periph, fifo_
 1875              		.loc 1 613 47
 1876 00c0 FB7A     		ldrb	r3, [r7, #11]	@ zero_extendqisi2
 1877 00c2 1A01     		lsls	r2, r3, #4
 1878 00c4 FB68     		ldr	r3, [r7, #12]
 1879 00c6 1344     		add	r3, r3, r2
 1880 00c8 03F5DC73 		add	r3, r3, #440
 1881 00cc 1B68     		ldr	r3, [r3]
 1882 00ce 1B0A     		lsrs	r3, r3, #8
 1883              		.loc 1 613 37
 1884 00d0 DAB2     		uxtb	r2, r3
 1885              		.loc 1 613 35
 1886 00d2 7B68     		ldr	r3, [r7, #4]
 1887 00d4 1A73     		strb	r2, [r3, #12]
 614:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     receive_message -> rx_data[2] = (uint8_t)(GET_RFIFOMDATA0_DB2(CAN_RFIFOMDATA0(can_periph, fifo_
 1888              		.loc 1 614 47
 1889 00d6 FB7A     		ldrb	r3, [r7, #11]	@ zero_extendqisi2
 1890 00d8 1A01     		lsls	r2, r3, #4
 1891 00da FB68     		ldr	r3, [r7, #12]
 1892 00dc 1344     		add	r3, r3, r2
 1893 00de 03F5DC73 		add	r3, r3, #440
 1894 00e2 1B68     		ldr	r3, [r3]
 1895 00e4 1B0C     		lsrs	r3, r3, #16
 1896              		.loc 1 614 37
 1897 00e6 DAB2     		uxtb	r2, r3
 1898              		.loc 1 614 35
 1899 00e8 7B68     		ldr	r3, [r7, #4]
 1900 00ea 5A73     		strb	r2, [r3, #13]
 615:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     receive_message -> rx_data[3] = (uint8_t)(GET_RFIFOMDATA0_DB3(CAN_RFIFOMDATA0(can_periph, fifo_
 1901              		.loc 1 615 47
 1902 00ec FB7A     		ldrb	r3, [r7, #11]	@ zero_extendqisi2
 1903 00ee 1A01     		lsls	r2, r3, #4
 1904 00f0 FB68     		ldr	r3, [r7, #12]
 1905 00f2 1344     		add	r3, r3, r2
 1906 00f4 03F5DC73 		add	r3, r3, #440
 1907 00f8 1B68     		ldr	r3, [r3]
 1908 00fa 1B0E     		lsrs	r3, r3, #24
 1909              		.loc 1 615 37
 1910 00fc DAB2     		uxtb	r2, r3
 1911              		.loc 1 615 35
 1912 00fe 7B68     		ldr	r3, [r7, #4]
 1913 0100 9A73     		strb	r2, [r3, #14]
 616:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     receive_message -> rx_data[4] = (uint8_t)(GET_RFIFOMDATA1_DB4(CAN_RFIFOMDATA1(can_periph, fifo_
 1914              		.loc 1 616 47
 1915 0102 FB7A     		ldrb	r3, [r7, #11]	@ zero_extendqisi2
 1916 0104 1A01     		lsls	r2, r3, #4
 1917 0106 FB68     		ldr	r3, [r7, #12]
 1918 0108 1344     		add	r3, r3, r2
 1919 010a 03F5DE73 		add	r3, r3, #444
 1920 010e 1B68     		ldr	r3, [r3]
 1921              		.loc 1 616 37
 1922 0110 DAB2     		uxtb	r2, r3
 1923              		.loc 1 616 35
 1924 0112 7B68     		ldr	r3, [r7, #4]
 1925 0114 DA73     		strb	r2, [r3, #15]
 617:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     receive_message -> rx_data[5] = (uint8_t)(GET_RFIFOMDATA1_DB5(CAN_RFIFOMDATA1(can_periph, fifo_
 1926              		.loc 1 617 47
 1927 0116 FB7A     		ldrb	r3, [r7, #11]	@ zero_extendqisi2
 1928 0118 1A01     		lsls	r2, r3, #4
 1929 011a FB68     		ldr	r3, [r7, #12]
 1930 011c 1344     		add	r3, r3, r2
 1931 011e 03F5DE73 		add	r3, r3, #444
 1932 0122 1B68     		ldr	r3, [r3]
 1933 0124 1B0A     		lsrs	r3, r3, #8
 1934              		.loc 1 617 37
 1935 0126 DAB2     		uxtb	r2, r3
 1936              		.loc 1 617 35
 1937 0128 7B68     		ldr	r3, [r7, #4]
 1938 012a 1A74     		strb	r2, [r3, #16]
 618:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     receive_message -> rx_data[6] = (uint8_t)(GET_RFIFOMDATA1_DB6(CAN_RFIFOMDATA1(can_periph, fifo_
 1939              		.loc 1 618 47
 1940 012c FB7A     		ldrb	r3, [r7, #11]	@ zero_extendqisi2
 1941 012e 1A01     		lsls	r2, r3, #4
 1942 0130 FB68     		ldr	r3, [r7, #12]
 1943 0132 1344     		add	r3, r3, r2
 1944 0134 03F5DE73 		add	r3, r3, #444
 1945 0138 1B68     		ldr	r3, [r3]
 1946 013a 1B0C     		lsrs	r3, r3, #16
 1947              		.loc 1 618 37
 1948 013c DAB2     		uxtb	r2, r3
 1949              		.loc 1 618 35
 1950 013e 7B68     		ldr	r3, [r7, #4]
 1951 0140 5A74     		strb	r2, [r3, #17]
 619:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     receive_message -> rx_data[7] = (uint8_t)(GET_RFIFOMDATA1_DB7(CAN_RFIFOMDATA1(can_periph, fifo_
 1952              		.loc 1 619 47
 1953 0142 FB7A     		ldrb	r3, [r7, #11]	@ zero_extendqisi2
 1954 0144 1A01     		lsls	r2, r3, #4
 1955 0146 FB68     		ldr	r3, [r7, #12]
 1956 0148 1344     		add	r3, r3, r2
 1957 014a 03F5DE73 		add	r3, r3, #444
 1958 014e 1B68     		ldr	r3, [r3]
 1959 0150 1B0E     		lsrs	r3, r3, #24
 1960              		.loc 1 619 37
 1961 0152 DAB2     		uxtb	r2, r3
 1962              		.loc 1 619 35
 1963 0154 7B68     		ldr	r3, [r7, #4]
 1964 0156 9A74     		strb	r2, [r3, #18]
 620:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** 
 621:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     /* release FIFO */
 622:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     if(CAN_FIFO0 == fifo_number) {
 1965              		.loc 1 622 7
 1966 0158 FB7A     		ldrb	r3, [r7, #11]	@ zero_extendqisi2
 1967 015a 002B     		cmp	r3, #0
 1968 015c 08D1     		bne	.L107
 623:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         CAN_RFIFO0(can_periph) |= CAN_RFIFO0_RFD0;
 1969              		.loc 1 623 32
 1970 015e FB68     		ldr	r3, [r7, #12]
 1971 0160 0C33     		adds	r3, r3, #12
 1972 0162 1B68     		ldr	r3, [r3]
 1973 0164 FA68     		ldr	r2, [r7, #12]
 1974 0166 0C32     		adds	r2, r2, #12
 1975 0168 43F02003 		orr	r3, r3, #32
 1976 016c 1360     		str	r3, [r2]
 624:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     } else {
 625:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         CAN_RFIFO1(can_periph) |= CAN_RFIFO1_RFD1;
 626:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     }
 627:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** }
 1977              		.loc 1 627 1
 1978 016e 07E0     		b	.L109
 1979              	.L107:
 625:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     }
 1980              		.loc 1 625 32
 1981 0170 FB68     		ldr	r3, [r7, #12]
 1982 0172 1033     		adds	r3, r3, #16
 1983 0174 1B68     		ldr	r3, [r3]
 1984 0176 FA68     		ldr	r2, [r7, #12]
 1985 0178 1032     		adds	r2, r2, #16
 1986 017a 43F02003 		orr	r3, r3, #32
 1987 017e 1360     		str	r3, [r2]
 1988              	.L109:
 1989              		.loc 1 627 1
 1990 0180 00BF     		nop
 1991 0182 1437     		adds	r7, r7, #20
 1992              		.cfi_def_cfa_offset 4
 1993 0184 BD46     		mov	sp, r7
 1994              		.cfi_def_cfa_register 13
 1995              		@ sp needed
 1996 0186 80BC     		pop	{r7}
 1997              		.cfi_restore 7
 1998              		.cfi_def_cfa_offset 0
 1999 0188 7047     		bx	lr
 2000              		.cfi_endproc
 2001              	.LFE128:
 2003              		.section	.text.can_fifo_release,"ax",%progbits
 2004              		.align	1
 2005              		.global	can_fifo_release
 2006              		.syntax unified
 2007              		.thumb
 2008              		.thumb_func
 2009              		.fpu softvfp
 2011              	can_fifo_release:
 2012              	.LFB129:
 628:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** 
 629:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** /*!
 630:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \brief      release FIFO
 631:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \param[in]  can_periph
 632:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CANx(x=0,1),the CAN1 only for GD32F30X_CL
 633:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \param[in]  fifo_number
 634:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****                 only one parameter can be selected which is shown as below:
 635:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_FIFOx(x=0,1)
 636:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \param[out] none
 637:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \retval     none
 638:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** */
 639:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** void can_fifo_release(uint32_t can_periph, uint8_t fifo_number)
 640:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** {
 2013              		.loc 1 640 1
 2014              		.cfi_startproc
 2015              		@ args = 0, pretend = 0, frame = 8
 2016              		@ frame_needed = 1, uses_anonymous_args = 0
 2017              		@ link register save eliminated.
 2018 0000 80B4     		push	{r7}
 2019              		.cfi_def_cfa_offset 4
 2020              		.cfi_offset 7, -4
 2021 0002 83B0     		sub	sp, sp, #12
 2022              		.cfi_def_cfa_offset 16
 2023 0004 00AF     		add	r7, sp, #0
 2024              		.cfi_def_cfa_register 7
 2025 0006 7860     		str	r0, [r7, #4]
 2026 0008 0B46     		mov	r3, r1
 2027 000a FB70     		strb	r3, [r7, #3]
 641:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     if(CAN_FIFO0 == fifo_number) {
 2028              		.loc 1 641 7
 2029 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 2030 000e 002B     		cmp	r3, #0
 2031 0010 08D1     		bne	.L111
 642:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         CAN_RFIFO0(can_periph) |= CAN_RFIFO0_RFD0;
 2032              		.loc 1 642 32
 2033 0012 7B68     		ldr	r3, [r7, #4]
 2034 0014 0C33     		adds	r3, r3, #12
 2035 0016 1B68     		ldr	r3, [r3]
 2036 0018 7A68     		ldr	r2, [r7, #4]
 2037 001a 0C32     		adds	r2, r2, #12
 2038 001c 43F02003 		orr	r3, r3, #32
 2039 0020 1360     		str	r3, [r2]
 643:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     } else if(CAN_FIFO1 == fifo_number) {
 644:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         CAN_RFIFO1(can_periph) |= CAN_RFIFO1_RFD1;
 645:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     } else {
 646:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         /* illegal parameters */
 647:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         CAN_ERROR_HANDLE("CAN FIFO NUM is invalid \r\n");
 648:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     }
 649:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** }
 2040              		.loc 1 649 1
 2041 0022 0CE0     		b	.L110
 2042              	.L111:
 643:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     } else if(CAN_FIFO1 == fifo_number) {
 2043              		.loc 1 643 14
 2044 0024 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 2045 0026 012B     		cmp	r3, #1
 2046 0028 08D1     		bne	.L113
 644:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     } else {
 2047              		.loc 1 644 32
 2048 002a 7B68     		ldr	r3, [r7, #4]
 2049 002c 1033     		adds	r3, r3, #16
 2050 002e 1B68     		ldr	r3, [r3]
 2051 0030 7A68     		ldr	r2, [r7, #4]
 2052 0032 1032     		adds	r2, r2, #16
 2053 0034 43F02003 		orr	r3, r3, #32
 2054 0038 1360     		str	r3, [r2]
 2055              		.loc 1 649 1
 2056 003a 00E0     		b	.L110
 2057              	.L113:
 647:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     }
 2058              		.loc 1 647 9 discriminator 1
 2059 003c FEE7     		b	.L113
 2060              	.L110:
 2061              		.loc 1 649 1
 2062 003e 0C37     		adds	r7, r7, #12
 2063              		.cfi_def_cfa_offset 4
 2064 0040 BD46     		mov	sp, r7
 2065              		.cfi_def_cfa_register 13
 2066              		@ sp needed
 2067 0042 80BC     		pop	{r7}
 2068              		.cfi_restore 7
 2069              		.cfi_def_cfa_offset 0
 2070 0044 7047     		bx	lr
 2071              		.cfi_endproc
 2072              	.LFE129:
 2074              		.section	.text.can_receive_message_length_get,"ax",%progbits
 2075              		.align	1
 2076              		.global	can_receive_message_length_get
 2077              		.syntax unified
 2078              		.thumb
 2079              		.thumb_func
 2080              		.fpu softvfp
 2082              	can_receive_message_length_get:
 2083              	.LFB130:
 650:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** 
 651:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** /*!
 652:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \brief      CAN receive message length
 653:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \param[in]  can_periph
 654:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CANx(x=0,1),the CAN1 only for GD32F30X_CL
 655:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \param[in]  fifo_number
 656:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****                 only one parameter can be selected which is shown as below:
 657:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_FIFOx(x=0,1)
 658:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \param[out] none
 659:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \retval     message length
 660:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** */
 661:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** uint8_t can_receive_message_length_get(uint32_t can_periph, uint8_t fifo_number)
 662:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** {
 2084              		.loc 1 662 1
 2085              		.cfi_startproc
 2086              		@ args = 0, pretend = 0, frame = 16
 2087              		@ frame_needed = 1, uses_anonymous_args = 0
 2088              		@ link register save eliminated.
 2089 0000 80B4     		push	{r7}
 2090              		.cfi_def_cfa_offset 4
 2091              		.cfi_offset 7, -4
 2092 0002 85B0     		sub	sp, sp, #20
 2093              		.cfi_def_cfa_offset 24
 2094 0004 00AF     		add	r7, sp, #0
 2095              		.cfi_def_cfa_register 7
 2096 0006 7860     		str	r0, [r7, #4]
 2097 0008 0B46     		mov	r3, r1
 2098 000a FB70     		strb	r3, [r7, #3]
 663:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     uint8_t val = 0U;
 2099              		.loc 1 663 13
 2100 000c 0023     		movs	r3, #0
 2101 000e FB73     		strb	r3, [r7, #15]
 664:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** 
 665:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     if(CAN_FIFO0 == fifo_number) {
 2102              		.loc 1 665 7
 2103 0010 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 2104 0012 002B     		cmp	r3, #0
 2105 0014 07D1     		bne	.L115
 666:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         /* FIFO0 */
 667:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         val = (uint8_t)(CAN_RFIFO0(can_periph) & CAN_RFIF_RFL_MASK);
 2106              		.loc 1 667 25
 2107 0016 7B68     		ldr	r3, [r7, #4]
 2108 0018 0C33     		adds	r3, r3, #12
 2109 001a 1B68     		ldr	r3, [r3]
 2110              		.loc 1 667 15
 2111 001c DBB2     		uxtb	r3, r3
 2112              		.loc 1 667 13
 2113 001e 03F00303 		and	r3, r3, #3
 2114 0022 FB73     		strb	r3, [r7, #15]
 2115 0024 09E0     		b	.L116
 2116              	.L115:
 668:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     } else if(CAN_FIFO1 == fifo_number) {
 2117              		.loc 1 668 14
 2118 0026 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 2119 0028 012B     		cmp	r3, #1
 2120 002a 06D1     		bne	.L116
 669:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         /* FIFO1 */
 670:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         val = (uint8_t)(CAN_RFIFO1(can_periph) & CAN_RFIF_RFL_MASK);
 2121              		.loc 1 670 25
 2122 002c 7B68     		ldr	r3, [r7, #4]
 2123 002e 1033     		adds	r3, r3, #16
 2124 0030 1B68     		ldr	r3, [r3]
 2125              		.loc 1 670 15
 2126 0032 DBB2     		uxtb	r3, r3
 2127              		.loc 1 670 13
 2128 0034 03F00303 		and	r3, r3, #3
 2129 0038 FB73     		strb	r3, [r7, #15]
 2130              	.L116:
 671:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     } else {
 672:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         /* illegal parameters */
 673:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     }
 674:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     return val;
 2131              		.loc 1 674 12
 2132 003a FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 675:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** }
 2133              		.loc 1 675 1
 2134 003c 1846     		mov	r0, r3
 2135 003e 1437     		adds	r7, r7, #20
 2136              		.cfi_def_cfa_offset 4
 2137 0040 BD46     		mov	sp, r7
 2138              		.cfi_def_cfa_register 13
 2139              		@ sp needed
 2140 0042 80BC     		pop	{r7}
 2141              		.cfi_restore 7
 2142              		.cfi_def_cfa_offset 0
 2143 0044 7047     		bx	lr
 2144              		.cfi_endproc
 2145              	.LFE130:
 2147              		.section	.text.can_working_mode_set,"ax",%progbits
 2148              		.align	1
 2149              		.global	can_working_mode_set
 2150              		.syntax unified
 2151              		.thumb
 2152              		.thumb_func
 2153              		.fpu softvfp
 2155              	can_working_mode_set:
 2156              	.LFB131:
 676:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** 
 677:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** /*!
 678:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \brief      set CAN working mode
 679:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \param[in]  can_periph
 680:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CANx(x=0,1),the CAN1 only for GD32F30X_CL
 681:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \param[in]  can_working_mode
 682:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****                 only one parameter can be selected which is shown as below:
 683:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_MODE_INITIALIZE
 684:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_MODE_NORMAL
 685:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_MODE_SLEEP
 686:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \param[out] none
 687:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \retval     ErrStatus: SUCCESS or ERROR
 688:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** */
 689:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** ErrStatus can_working_mode_set(uint32_t can_periph, uint8_t working_mode)
 690:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** {
 2157              		.loc 1 690 1
 2158              		.cfi_startproc
 2159              		@ args = 0, pretend = 0, frame = 16
 2160              		@ frame_needed = 1, uses_anonymous_args = 0
 2161              		@ link register save eliminated.
 2162 0000 80B4     		push	{r7}
 2163              		.cfi_def_cfa_offset 4
 2164              		.cfi_offset 7, -4
 2165 0002 85B0     		sub	sp, sp, #20
 2166              		.cfi_def_cfa_offset 24
 2167 0004 00AF     		add	r7, sp, #0
 2168              		.cfi_def_cfa_register 7
 2169 0006 7860     		str	r0, [r7, #4]
 2170 0008 0B46     		mov	r3, r1
 2171 000a FB70     		strb	r3, [r7, #3]
 691:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     ErrStatus flag = ERROR;
 2172              		.loc 1 691 15
 2173 000c 0023     		movs	r3, #0
 2174 000e FB73     		strb	r3, [r7, #15]
 692:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     /* timeout for IWS or also for SLPWS bits */
 693:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     uint32_t timeout = CAN_TIMEOUT;
 2175              		.loc 1 693 14
 2176 0010 4FF6FF73 		movw	r3, #65535
 2177 0014 BB60     		str	r3, [r7, #8]
 694:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** 
 695:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     if(CAN_MODE_INITIALIZE == working_mode) {
 2178              		.loc 1 695 7
 2179 0016 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 2180 0018 012B     		cmp	r3, #1
 2181 001a 26D1     		bne	.L119
 696:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         /* disable sleep mode */
 697:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         CAN_CTL(can_periph) &= (~(uint32_t)CAN_CTL_SLPWMOD);
 2182              		.loc 1 697 29
 2183 001c 7B68     		ldr	r3, [r7, #4]
 2184 001e 1A68     		ldr	r2, [r3]
 2185 0020 7B68     		ldr	r3, [r7, #4]
 2186 0022 22F00202 		bic	r2, r2, #2
 2187 0026 1A60     		str	r2, [r3]
 698:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         /* set initialize mode */
 699:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         CAN_CTL(can_periph) |= (uint8_t)CAN_CTL_IWMOD;
 2188              		.loc 1 699 29
 2189 0028 7B68     		ldr	r3, [r7, #4]
 2190 002a 1A68     		ldr	r2, [r3]
 2191 002c 7B68     		ldr	r3, [r7, #4]
 2192 002e 42F00102 		orr	r2, r2, #1
 2193 0032 1A60     		str	r2, [r3]
 700:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         /* wait the acknowledge */
 701:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         while((CAN_STAT_IWS != (CAN_STAT(can_periph) & CAN_STAT_IWS)) && (0U != timeout)) {
 2194              		.loc 1 701 14
 2195 0034 02E0     		b	.L120
 2196              	.L122:
 702:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****             timeout--;
 2197              		.loc 1 702 20
 2198 0036 BB68     		ldr	r3, [r7, #8]
 2199 0038 013B     		subs	r3, r3, #1
 2200 003a BB60     		str	r3, [r7, #8]
 2201              	.L120:
 701:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****             timeout--;
 2202              		.loc 1 701 33
 2203 003c 7B68     		ldr	r3, [r7, #4]
 2204 003e 0433     		adds	r3, r3, #4
 2205 0040 1B68     		ldr	r3, [r3]
 701:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****             timeout--;
 2206              		.loc 1 701 54
 2207 0042 03F00103 		and	r3, r3, #1
 701:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****             timeout--;
 2208              		.loc 1 701 14
 2209 0046 012B     		cmp	r3, #1
 2210 0048 02D0     		beq	.L121
 701:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****             timeout--;
 2211              		.loc 1 701 71 discriminator 1
 2212 004a BB68     		ldr	r3, [r7, #8]
 2213 004c 002B     		cmp	r3, #0
 2214 004e F2D1     		bne	.L122
 2215              	.L121:
 703:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         }
 704:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         if(CAN_STAT_IWS != (CAN_STAT(can_periph) & CAN_STAT_IWS)) {
 2216              		.loc 1 704 29
 2217 0050 7B68     		ldr	r3, [r7, #4]
 2218 0052 0433     		adds	r3, r3, #4
 2219 0054 1B68     		ldr	r3, [r3]
 2220              		.loc 1 704 50
 2221 0056 03F00103 		and	r3, r3, #1
 2222              		.loc 1 704 11
 2223 005a 012B     		cmp	r3, #1
 2224 005c 02D0     		beq	.L123
 705:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****             flag = ERROR;
 2225              		.loc 1 705 18
 2226 005e 0023     		movs	r3, #0
 2227 0060 FB73     		strb	r3, [r7, #15]
 2228 0062 52E0     		b	.L124
 2229              	.L123:
 706:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         } else {
 707:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****             flag = SUCCESS;
 2230              		.loc 1 707 18
 2231 0064 0123     		movs	r3, #1
 2232 0066 FB73     		strb	r3, [r7, #15]
 2233 0068 4FE0     		b	.L124
 2234              	.L119:
 708:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         }
 709:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     } else if(CAN_MODE_NORMAL == working_mode) {
 2235              		.loc 1 709 14
 2236 006a FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 2237 006c 022B     		cmp	r3, #2
 2238 006e 20D1     		bne	.L125
 710:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         /* enter normal mode */
 711:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         CAN_CTL(can_periph) &= ~(uint32_t)(CAN_CTL_SLPWMOD | CAN_CTL_IWMOD);
 2239              		.loc 1 711 29
 2240 0070 7B68     		ldr	r3, [r7, #4]
 2241 0072 1A68     		ldr	r2, [r3]
 2242 0074 7B68     		ldr	r3, [r7, #4]
 2243 0076 22F00302 		bic	r2, r2, #3
 2244 007a 1A60     		str	r2, [r3]
 712:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         /* wait the acknowledge */
 713:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         while((0U != (CAN_STAT(can_periph) & (CAN_STAT_IWS | CAN_STAT_SLPWS))) && (0U != timeout)) 
 2245              		.loc 1 713 14
 2246 007c 02E0     		b	.L126
 2247              	.L128:
 714:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****             timeout--;
 2248              		.loc 1 714 20
 2249 007e BB68     		ldr	r3, [r7, #8]
 2250 0080 013B     		subs	r3, r3, #1
 2251 0082 BB60     		str	r3, [r7, #8]
 2252              	.L126:
 713:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****             timeout--;
 2253              		.loc 1 713 23
 2254 0084 7B68     		ldr	r3, [r7, #4]
 2255 0086 0433     		adds	r3, r3, #4
 2256 0088 1B68     		ldr	r3, [r3]
 713:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****             timeout--;
 2257              		.loc 1 713 44
 2258 008a 03F00303 		and	r3, r3, #3
 713:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****             timeout--;
 2259              		.loc 1 713 14
 2260 008e 002B     		cmp	r3, #0
 2261 0090 02D0     		beq	.L127
 713:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****             timeout--;
 2262              		.loc 1 713 80 discriminator 1
 2263 0092 BB68     		ldr	r3, [r7, #8]
 2264 0094 002B     		cmp	r3, #0
 2265 0096 F2D1     		bne	.L128
 2266              	.L127:
 715:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         }
 716:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         if(0U != (CAN_STAT(can_periph) & (CAN_STAT_IWS | CAN_STAT_SLPWS))) {
 2267              		.loc 1 716 19
 2268 0098 7B68     		ldr	r3, [r7, #4]
 2269 009a 0433     		adds	r3, r3, #4
 2270 009c 1B68     		ldr	r3, [r3]
 2271              		.loc 1 716 40
 2272 009e 03F00303 		and	r3, r3, #3
 2273              		.loc 1 716 11
 2274 00a2 002B     		cmp	r3, #0
 2275 00a4 02D0     		beq	.L129
 717:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****             flag = ERROR;
 2276              		.loc 1 717 18
 2277 00a6 0023     		movs	r3, #0
 2278 00a8 FB73     		strb	r3, [r7, #15]
 2279 00aa 2EE0     		b	.L124
 2280              	.L129:
 718:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         } else {
 719:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****             flag = SUCCESS;
 2281              		.loc 1 719 18
 2282 00ac 0123     		movs	r3, #1
 2283 00ae FB73     		strb	r3, [r7, #15]
 2284 00b0 2BE0     		b	.L124
 2285              	.L125:
 720:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         }
 721:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     } else if(CAN_MODE_SLEEP == working_mode) {
 2286              		.loc 1 721 14
 2287 00b2 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 2288 00b4 042B     		cmp	r3, #4
 2289 00b6 26D1     		bne	.L130
 722:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         /* disable initialize mode */
 723:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         CAN_CTL(can_periph) &= (~(uint32_t)CAN_CTL_IWMOD);
 2290              		.loc 1 723 29
 2291 00b8 7B68     		ldr	r3, [r7, #4]
 2292 00ba 1A68     		ldr	r2, [r3]
 2293 00bc 7B68     		ldr	r3, [r7, #4]
 2294 00be 22F00102 		bic	r2, r2, #1
 2295 00c2 1A60     		str	r2, [r3]
 724:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         /* set sleep mode */
 725:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         CAN_CTL(can_periph) |= (uint8_t)CAN_CTL_SLPWMOD;
 2296              		.loc 1 725 29
 2297 00c4 7B68     		ldr	r3, [r7, #4]
 2298 00c6 1A68     		ldr	r2, [r3]
 2299 00c8 7B68     		ldr	r3, [r7, #4]
 2300 00ca 42F00202 		orr	r2, r2, #2
 2301 00ce 1A60     		str	r2, [r3]
 726:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         /* wait the acknowledge */
 727:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         while((CAN_STAT_SLPWS != (CAN_STAT(can_periph) & CAN_STAT_SLPWS)) && (0U != timeout)) {
 2302              		.loc 1 727 14
 2303 00d0 02E0     		b	.L131
 2304              	.L133:
 728:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****             timeout--;
 2305              		.loc 1 728 20
 2306 00d2 BB68     		ldr	r3, [r7, #8]
 2307 00d4 013B     		subs	r3, r3, #1
 2308 00d6 BB60     		str	r3, [r7, #8]
 2309              	.L131:
 727:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****             timeout--;
 2310              		.loc 1 727 35
 2311 00d8 7B68     		ldr	r3, [r7, #4]
 2312 00da 0433     		adds	r3, r3, #4
 2313 00dc 1B68     		ldr	r3, [r3]
 727:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****             timeout--;
 2314              		.loc 1 727 56
 2315 00de 03F00203 		and	r3, r3, #2
 727:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****             timeout--;
 2316              		.loc 1 727 14
 2317 00e2 022B     		cmp	r3, #2
 2318 00e4 02D0     		beq	.L132
 727:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****             timeout--;
 2319              		.loc 1 727 75 discriminator 1
 2320 00e6 BB68     		ldr	r3, [r7, #8]
 2321 00e8 002B     		cmp	r3, #0
 2322 00ea F2D1     		bne	.L133
 2323              	.L132:
 729:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         }
 730:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         if(CAN_STAT_SLPWS != (CAN_STAT(can_periph) & CAN_STAT_SLPWS)) {
 2324              		.loc 1 730 31
 2325 00ec 7B68     		ldr	r3, [r7, #4]
 2326 00ee 0433     		adds	r3, r3, #4
 2327 00f0 1B68     		ldr	r3, [r3]
 2328              		.loc 1 730 52
 2329 00f2 03F00203 		and	r3, r3, #2
 2330              		.loc 1 730 11
 2331 00f6 022B     		cmp	r3, #2
 2332 00f8 02D0     		beq	.L134
 731:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****             flag = ERROR;
 2333              		.loc 1 731 18
 2334 00fa 0023     		movs	r3, #0
 2335 00fc FB73     		strb	r3, [r7, #15]
 2336 00fe 04E0     		b	.L124
 2337              	.L134:
 732:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         } else {
 733:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****             flag = SUCCESS;
 2338              		.loc 1 733 18
 2339 0100 0123     		movs	r3, #1
 2340 0102 FB73     		strb	r3, [r7, #15]
 2341 0104 01E0     		b	.L124
 2342              	.L130:
 734:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         }
 735:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     } else {
 736:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         flag = ERROR;
 2343              		.loc 1 736 14
 2344 0106 0023     		movs	r3, #0
 2345 0108 FB73     		strb	r3, [r7, #15]
 2346              	.L124:
 737:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     }
 738:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     return flag;
 2347              		.loc 1 738 12
 2348 010a FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 739:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** }
 2349              		.loc 1 739 1
 2350 010c 1846     		mov	r0, r3
 2351 010e 1437     		adds	r7, r7, #20
 2352              		.cfi_def_cfa_offset 4
 2353 0110 BD46     		mov	sp, r7
 2354              		.cfi_def_cfa_register 13
 2355              		@ sp needed
 2356 0112 80BC     		pop	{r7}
 2357              		.cfi_restore 7
 2358              		.cfi_def_cfa_offset 0
 2359 0114 7047     		bx	lr
 2360              		.cfi_endproc
 2361              	.LFE131:
 2363              		.section	.text.can_wakeup,"ax",%progbits
 2364              		.align	1
 2365              		.global	can_wakeup
 2366              		.syntax unified
 2367              		.thumb
 2368              		.thumb_func
 2369              		.fpu softvfp
 2371              	can_wakeup:
 2372              	.LFB132:
 740:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** 
 741:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** /*!
 742:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \brief      wake up CAN
 743:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \param[in]  can_periph
 744:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CANx(x=0,1),the CAN1 only for GD32F30X_CL
 745:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \param[out] none
 746:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \retval     ErrStatus: SUCCESS or ERROR
 747:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** */
 748:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** ErrStatus can_wakeup(uint32_t can_periph)
 749:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** {
 2373              		.loc 1 749 1
 2374              		.cfi_startproc
 2375              		@ args = 0, pretend = 0, frame = 16
 2376              		@ frame_needed = 1, uses_anonymous_args = 0
 2377              		@ link register save eliminated.
 2378 0000 80B4     		push	{r7}
 2379              		.cfi_def_cfa_offset 4
 2380              		.cfi_offset 7, -4
 2381 0002 85B0     		sub	sp, sp, #20
 2382              		.cfi_def_cfa_offset 24
 2383 0004 00AF     		add	r7, sp, #0
 2384              		.cfi_def_cfa_register 7
 2385 0006 7860     		str	r0, [r7, #4]
 750:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     ErrStatus flag = ERROR;
 2386              		.loc 1 750 15
 2387 0008 0023     		movs	r3, #0
 2388 000a FB73     		strb	r3, [r7, #15]
 751:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     uint32_t timeout = CAN_TIMEOUT;
 2389              		.loc 1 751 14
 2390 000c 4FF6FF73 		movw	r3, #65535
 2391 0010 BB60     		str	r3, [r7, #8]
 752:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** 
 753:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     /* wakeup */
 754:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     CAN_CTL(can_periph) &= ~CAN_CTL_SLPWMOD;
 2392              		.loc 1 754 25
 2393 0012 7B68     		ldr	r3, [r7, #4]
 2394 0014 1A68     		ldr	r2, [r3]
 2395 0016 7B68     		ldr	r3, [r7, #4]
 2396 0018 22F00202 		bic	r2, r2, #2
 2397 001c 1A60     		str	r2, [r3]
 755:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** 
 756:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     while((0U != (CAN_STAT(can_periph) & CAN_STAT_SLPWS)) && (0x00U != timeout)) {
 2398              		.loc 1 756 10
 2399 001e 02E0     		b	.L137
 2400              	.L139:
 757:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         timeout--;
 2401              		.loc 1 757 16
 2402 0020 BB68     		ldr	r3, [r7, #8]
 2403 0022 013B     		subs	r3, r3, #1
 2404 0024 BB60     		str	r3, [r7, #8]
 2405              	.L137:
 756:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         timeout--;
 2406              		.loc 1 756 19
 2407 0026 7B68     		ldr	r3, [r7, #4]
 2408 0028 0433     		adds	r3, r3, #4
 2409 002a 1B68     		ldr	r3, [r3]
 756:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         timeout--;
 2410              		.loc 1 756 40
 2411 002c 03F00203 		and	r3, r3, #2
 756:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         timeout--;
 2412              		.loc 1 756 10
 2413 0030 002B     		cmp	r3, #0
 2414 0032 02D0     		beq	.L138
 756:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         timeout--;
 2415              		.loc 1 756 59 discriminator 1
 2416 0034 BB68     		ldr	r3, [r7, #8]
 2417 0036 002B     		cmp	r3, #0
 2418 0038 F2D1     		bne	.L139
 2419              	.L138:
 758:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     }
 759:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     /* check state */
 760:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     if(0U != (CAN_STAT(can_periph) & CAN_STAT_SLPWS)) {
 2420              		.loc 1 760 15
 2421 003a 7B68     		ldr	r3, [r7, #4]
 2422 003c 0433     		adds	r3, r3, #4
 2423 003e 1B68     		ldr	r3, [r3]
 2424              		.loc 1 760 36
 2425 0040 03F00203 		and	r3, r3, #2
 2426              		.loc 1 760 7
 2427 0044 002B     		cmp	r3, #0
 2428 0046 02D0     		beq	.L140
 761:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         flag = ERROR;
 2429              		.loc 1 761 14
 2430 0048 0023     		movs	r3, #0
 2431 004a FB73     		strb	r3, [r7, #15]
 2432 004c 01E0     		b	.L141
 2433              	.L140:
 762:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     } else {
 763:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         flag = SUCCESS;
 2434              		.loc 1 763 14
 2435 004e 0123     		movs	r3, #1
 2436 0050 FB73     		strb	r3, [r7, #15]
 2437              	.L141:
 764:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     }
 765:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     return flag;
 2438              		.loc 1 765 12
 2439 0052 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 766:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** }
 2440              		.loc 1 766 1
 2441 0054 1846     		mov	r0, r3
 2442 0056 1437     		adds	r7, r7, #20
 2443              		.cfi_def_cfa_offset 4
 2444 0058 BD46     		mov	sp, r7
 2445              		.cfi_def_cfa_register 13
 2446              		@ sp needed
 2447 005a 80BC     		pop	{r7}
 2448              		.cfi_restore 7
 2449              		.cfi_def_cfa_offset 0
 2450 005c 7047     		bx	lr
 2451              		.cfi_endproc
 2452              	.LFE132:
 2454              		.section	.text.can_error_get,"ax",%progbits
 2455              		.align	1
 2456              		.global	can_error_get
 2457              		.syntax unified
 2458              		.thumb
 2459              		.thumb_func
 2460              		.fpu softvfp
 2462              	can_error_get:
 2463              	.LFB133:
 767:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** 
 768:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** /*!
 769:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \brief      get CAN error type
 770:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \param[in]  can_periph
 771:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CANx(x=0,1),the CAN1 only for GD32F30X_CL
 772:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \param[out] none
 773:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \retval     can_error_enum
 774:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_ERROR_NONE: no error
 775:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_ERROR_FILL: fill error
 776:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_ERROR_FORMATE: format error
 777:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_ERROR_ACK: ACK error
 778:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_ERROR_BITRECESSIVE: bit recessive
 779:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_ERROR_BITDOMINANTER: bit dominant error
 780:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_ERROR_CRC: CRC error
 781:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_ERROR_SOFTWARECFG: software configure
 782:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** */
 783:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** can_error_enum can_error_get(uint32_t can_periph)
 784:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** {
 2464              		.loc 1 784 1
 2465              		.cfi_startproc
 2466              		@ args = 0, pretend = 0, frame = 16
 2467              		@ frame_needed = 1, uses_anonymous_args = 0
 2468              		@ link register save eliminated.
 2469 0000 80B4     		push	{r7}
 2470              		.cfi_def_cfa_offset 4
 2471              		.cfi_offset 7, -4
 2472 0002 85B0     		sub	sp, sp, #20
 2473              		.cfi_def_cfa_offset 24
 2474 0004 00AF     		add	r7, sp, #0
 2475              		.cfi_def_cfa_register 7
 2476 0006 7860     		str	r0, [r7, #4]
 785:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     can_error_enum error;
 786:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     error = CAN_ERROR_NONE;
 2477              		.loc 1 786 11
 2478 0008 0023     		movs	r3, #0
 2479 000a FB73     		strb	r3, [r7, #15]
 787:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** 
 788:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     /* get error type */
 789:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     error = (can_error_enum)(GET_ERR_ERRN(CAN_ERR(can_periph)));
 2480              		.loc 1 789 30
 2481 000c 7B68     		ldr	r3, [r7, #4]
 2482 000e 1833     		adds	r3, r3, #24
 2483 0010 1B68     		ldr	r3, [r3]
 2484 0012 1B09     		lsrs	r3, r3, #4
 2485 0014 03F00703 		and	r3, r3, #7
 2486              		.loc 1 789 11
 2487 0018 FB73     		strb	r3, [r7, #15]
 790:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     return error;
 2488              		.loc 1 790 12
 2489 001a FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 791:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** }
 2490              		.loc 1 791 1
 2491 001c 1846     		mov	r0, r3
 2492 001e 1437     		adds	r7, r7, #20
 2493              		.cfi_def_cfa_offset 4
 2494 0020 BD46     		mov	sp, r7
 2495              		.cfi_def_cfa_register 13
 2496              		@ sp needed
 2497 0022 80BC     		pop	{r7}
 2498              		.cfi_restore 7
 2499              		.cfi_def_cfa_offset 0
 2500 0024 7047     		bx	lr
 2501              		.cfi_endproc
 2502              	.LFE133:
 2504              		.section	.text.can_receive_error_number_get,"ax",%progbits
 2505              		.align	1
 2506              		.global	can_receive_error_number_get
 2507              		.syntax unified
 2508              		.thumb
 2509              		.thumb_func
 2510              		.fpu softvfp
 2512              	can_receive_error_number_get:
 2513              	.LFB134:
 792:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** 
 793:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** /*!
 794:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \brief      get CAN receive error number
 795:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \param[in]  can_periph
 796:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CANx(x=0,1),the CAN1 only for GD32F30X_CL
 797:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \param[out] none
 798:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \retval     error number
 799:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** */
 800:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** uint8_t can_receive_error_number_get(uint32_t can_periph)
 801:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** {
 2514              		.loc 1 801 1
 2515              		.cfi_startproc
 2516              		@ args = 0, pretend = 0, frame = 16
 2517              		@ frame_needed = 1, uses_anonymous_args = 0
 2518              		@ link register save eliminated.
 2519 0000 80B4     		push	{r7}
 2520              		.cfi_def_cfa_offset 4
 2521              		.cfi_offset 7, -4
 2522 0002 85B0     		sub	sp, sp, #20
 2523              		.cfi_def_cfa_offset 24
 2524 0004 00AF     		add	r7, sp, #0
 2525              		.cfi_def_cfa_register 7
 2526 0006 7860     		str	r0, [r7, #4]
 802:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     uint8_t val;
 803:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** 
 804:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     /* get error count */
 805:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     val = (uint8_t)(GET_ERR_RECNT(CAN_ERR(can_periph)));
 2527              		.loc 1 805 21
 2528 0008 7B68     		ldr	r3, [r7, #4]
 2529 000a 1833     		adds	r3, r3, #24
 2530 000c 1B68     		ldr	r3, [r3]
 2531 000e 1B0E     		lsrs	r3, r3, #24
 2532              		.loc 1 805 9
 2533 0010 FB73     		strb	r3, [r7, #15]
 806:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     return val;
 2534              		.loc 1 806 12
 2535 0012 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 807:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** }
 2536              		.loc 1 807 1
 2537 0014 1846     		mov	r0, r3
 2538 0016 1437     		adds	r7, r7, #20
 2539              		.cfi_def_cfa_offset 4
 2540 0018 BD46     		mov	sp, r7
 2541              		.cfi_def_cfa_register 13
 2542              		@ sp needed
 2543 001a 80BC     		pop	{r7}
 2544              		.cfi_restore 7
 2545              		.cfi_def_cfa_offset 0
 2546 001c 7047     		bx	lr
 2547              		.cfi_endproc
 2548              	.LFE134:
 2550              		.section	.text.can_transmit_error_number_get,"ax",%progbits
 2551              		.align	1
 2552              		.global	can_transmit_error_number_get
 2553              		.syntax unified
 2554              		.thumb
 2555              		.thumb_func
 2556              		.fpu softvfp
 2558              	can_transmit_error_number_get:
 2559              	.LFB135:
 808:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** 
 809:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** /*!
 810:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \brief      get CAN transmit error number
 811:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \param[in]  can_periph
 812:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CANx(x=0,1),the CAN1 only for GD32F30X_CL
 813:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \param[out] none
 814:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \retval     error number
 815:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** */
 816:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** uint8_t can_transmit_error_number_get(uint32_t can_periph)
 817:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** {
 2560              		.loc 1 817 1
 2561              		.cfi_startproc
 2562              		@ args = 0, pretend = 0, frame = 16
 2563              		@ frame_needed = 1, uses_anonymous_args = 0
 2564              		@ link register save eliminated.
 2565 0000 80B4     		push	{r7}
 2566              		.cfi_def_cfa_offset 4
 2567              		.cfi_offset 7, -4
 2568 0002 85B0     		sub	sp, sp, #20
 2569              		.cfi_def_cfa_offset 24
 2570 0004 00AF     		add	r7, sp, #0
 2571              		.cfi_def_cfa_register 7
 2572 0006 7860     		str	r0, [r7, #4]
 818:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     uint8_t val;
 819:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** 
 820:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     val = (uint8_t)(GET_ERR_TECNT(CAN_ERR(can_periph)));
 2573              		.loc 1 820 21
 2574 0008 7B68     		ldr	r3, [r7, #4]
 2575 000a 1833     		adds	r3, r3, #24
 2576 000c 1B68     		ldr	r3, [r3]
 2577 000e 1B0C     		lsrs	r3, r3, #16
 2578              		.loc 1 820 9
 2579 0010 FB73     		strb	r3, [r7, #15]
 821:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     return val;
 2580              		.loc 1 821 12
 2581 0012 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 822:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** }
 2582              		.loc 1 822 1
 2583 0014 1846     		mov	r0, r3
 2584 0016 1437     		adds	r7, r7, #20
 2585              		.cfi_def_cfa_offset 4
 2586 0018 BD46     		mov	sp, r7
 2587              		.cfi_def_cfa_register 13
 2588              		@ sp needed
 2589 001a 80BC     		pop	{r7}
 2590              		.cfi_restore 7
 2591              		.cfi_def_cfa_offset 0
 2592 001c 7047     		bx	lr
 2593              		.cfi_endproc
 2594              	.LFE135:
 2596              		.section	.text.can_flag_get,"ax",%progbits
 2597              		.align	1
 2598              		.global	can_flag_get
 2599              		.syntax unified
 2600              		.thumb
 2601              		.thumb_func
 2602              		.fpu softvfp
 2604              	can_flag_get:
 2605              	.LFB136:
 823:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** 
 824:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** /*!
 825:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \brief      get CAN flag state
 826:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \param[in]  can_periph
 827:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CANx(x=0,1),the CAN1 only for GD32F30X_CL
 828:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \param[in]  flag: CAN flags, refer to can_flag_enum
 829:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****                 only one parameter can be selected which is shown as below:
 830:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_FLAG_RXL: RX level
 831:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_FLAG_LASTRX: last sample value of RX pin
 832:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_FLAG_RS: receiving state
 833:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_FLAG_TS: transmitting state
 834:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_FLAG_SLPIF: status change flag of entering sleep working mode
 835:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_FLAG_WUIF: status change flag of wakeup from sleep working mode
 836:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_FLAG_ERRIF: error flag
 837:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_FLAG_SLPWS: sleep working state
 838:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_FLAG_IWS: initial working state
 839:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_FLAG_TMLS2: transmit mailbox 2 last sending in TX FIFO
 840:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_FLAG_TMLS1: transmit mailbox 1 last sending in TX FIFO
 841:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_FLAG_TMLS0: transmit mailbox 0 last sending in TX FIFO
 842:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_FLAG_TME2: transmit mailbox 2 empty
 843:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_FLAG_TME1: transmit mailbox 1 empty
 844:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_FLAG_TME0: transmit mailbox 0 empty
 845:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_FLAG_MTE2: mailbox 2 transmit error
 846:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_FLAG_MTE1: mailbox 1 transmit error
 847:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_FLAG_MTE0: mailbox 0 transmit error
 848:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_FLAG_MAL2: mailbox 2 arbitration lost
 849:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_FLAG_MAL1: mailbox 1 arbitration lost
 850:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_FLAG_MAL0: mailbox 0 arbitration lost
 851:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_FLAG_MTFNERR2: mailbox 2 transmit finished with no error
 852:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_FLAG_MTFNERR1: mailbox 1 transmit finished with no error
 853:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_FLAG_MTFNERR0: mailbox 0 transmit finished with no error
 854:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_FLAG_MTF2: mailbox 2 transmit finished
 855:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_FLAG_MTF1: mailbox 1 transmit finished
 856:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_FLAG_MTF0: mailbox 0 transmit finished
 857:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_FLAG_RFO0: receive FIFO0 overfull
 858:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_FLAG_RFF0: receive FIFO0 full
 859:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_FLAG_RFO1: receive FIFO1 overfull
 860:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_FLAG_RFF1: receive FIFO1 full
 861:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_FLAG_BOERR: bus-off error
 862:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_FLAG_PERR: passive error
 863:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_FLAG_WERR: warning error
 864:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \param[out] none
 865:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \retval     FlagStatus: SET or RESET
 866:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** */
 867:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** FlagStatus can_flag_get(uint32_t can_periph, can_flag_enum flag)
 868:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** {
 2606              		.loc 1 868 1
 2607              		.cfi_startproc
 2608              		@ args = 0, pretend = 0, frame = 8
 2609              		@ frame_needed = 1, uses_anonymous_args = 0
 2610              		@ link register save eliminated.
 2611 0000 80B4     		push	{r7}
 2612              		.cfi_def_cfa_offset 4
 2613              		.cfi_offset 7, -4
 2614 0002 83B0     		sub	sp, sp, #12
 2615              		.cfi_def_cfa_offset 16
 2616 0004 00AF     		add	r7, sp, #0
 2617              		.cfi_def_cfa_register 7
 2618 0006 7860     		str	r0, [r7, #4]
 2619 0008 0B46     		mov	r3, r1
 2620 000a 7B80     		strh	r3, [r7, #2]	@ movhi
 869:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     /* get flag and interrupt enable state */
 870:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     if(RESET != (CAN_REG_VAL(can_periph, flag) & BIT(CAN_BIT_POS(flag)))) {
 2621              		.loc 1 870 18
 2622 000c 7B88     		ldrh	r3, [r7, #2]
 2623 000e 9B09     		lsrs	r3, r3, #6
 2624 0010 9BB2     		uxth	r3, r3
 2625 0012 1A46     		mov	r2, r3
 2626 0014 7B68     		ldr	r3, [r7, #4]
 2627 0016 1344     		add	r3, r3, r2
 2628 0018 1A68     		ldr	r2, [r3]
 2629              		.loc 1 870 50
 2630 001a 7B88     		ldrh	r3, [r7, #2]
 2631 001c 03F01F03 		and	r3, r3, #31
 2632              		.loc 1 870 14
 2633 0020 22FA03F3 		lsr	r3, r2, r3
 2634 0024 03F00103 		and	r3, r3, #1
 2635              		.loc 1 870 7
 2636 0028 002B     		cmp	r3, #0
 2637 002a 01D0     		beq	.L150
 871:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         return SET;
 2638              		.loc 1 871 16
 2639 002c 0123     		movs	r3, #1
 2640 002e 00E0     		b	.L151
 2641              	.L150:
 872:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     } else {
 873:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         return RESET;
 2642              		.loc 1 873 16
 2643 0030 0023     		movs	r3, #0
 2644              	.L151:
 874:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     }
 875:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** }
 2645              		.loc 1 875 1
 2646 0032 1846     		mov	r0, r3
 2647 0034 0C37     		adds	r7, r7, #12
 2648              		.cfi_def_cfa_offset 4
 2649 0036 BD46     		mov	sp, r7
 2650              		.cfi_def_cfa_register 13
 2651              		@ sp needed
 2652 0038 80BC     		pop	{r7}
 2653              		.cfi_restore 7
 2654              		.cfi_def_cfa_offset 0
 2655 003a 7047     		bx	lr
 2656              		.cfi_endproc
 2657              	.LFE136:
 2659              		.section	.text.can_flag_clear,"ax",%progbits
 2660              		.align	1
 2661              		.global	can_flag_clear
 2662              		.syntax unified
 2663              		.thumb
 2664              		.thumb_func
 2665              		.fpu softvfp
 2667              	can_flag_clear:
 2668              	.LFB137:
 876:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** 
 877:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** /*!
 878:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \brief      clear CAN flag state
 879:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \param[in]  can_periph
 880:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CANx(x=0,1),the CAN1 only for GD32F30X_CL
 881:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \param[in]  flag: CAN flags, refer to can_flag_enum
 882:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****                 only one parameter can be selected which is shown as below:
 883:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_FLAG_SLPIF: status change flag of entering sleep working mode
 884:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_FLAG_WUIF: status change flag of wakeup from sleep working mode
 885:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_FLAG_ERRIF: error flag
 886:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_FLAG_MTE2: mailbox 2 transmit error
 887:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_FLAG_MTE1: mailbox 1 transmit error
 888:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_FLAG_MTE0: mailbox 0 transmit error
 889:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_FLAG_MAL2: mailbox 2 arbitration lost
 890:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_FLAG_MAL1: mailbox 1 arbitration lost
 891:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_FLAG_MAL0: mailbox 0 arbitration lost
 892:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_FLAG_MTFNERR2: mailbox 2 transmit finished with no error
 893:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_FLAG_MTFNERR1: mailbox 1 transmit finished with no error
 894:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_FLAG_MTFNERR0: mailbox 0 transmit finished with no error
 895:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_FLAG_MTF2: mailbox 2 transmit finished
 896:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_FLAG_MTF1: mailbox 1 transmit finished
 897:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_FLAG_MTF0: mailbox 0 transmit finished
 898:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_FLAG_RFO0: receive FIFO0 overfull
 899:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_FLAG_RFF0: receive FIFO0 full
 900:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_FLAG_RFO1: receive FIFO1 overfull
 901:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_FLAG_RFF1: receive FIFO1 full
 902:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \param[out] none
 903:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \retval     none
 904:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** */
 905:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** void can_flag_clear(uint32_t can_periph, can_flag_enum flag)
 906:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** {
 2669              		.loc 1 906 1
 2670              		.cfi_startproc
 2671              		@ args = 0, pretend = 0, frame = 8
 2672              		@ frame_needed = 1, uses_anonymous_args = 0
 2673              		@ link register save eliminated.
 2674 0000 80B4     		push	{r7}
 2675              		.cfi_def_cfa_offset 4
 2676              		.cfi_offset 7, -4
 2677 0002 83B0     		sub	sp, sp, #12
 2678              		.cfi_def_cfa_offset 16
 2679 0004 00AF     		add	r7, sp, #0
 2680              		.cfi_def_cfa_register 7
 2681 0006 7860     		str	r0, [r7, #4]
 2682 0008 0B46     		mov	r3, r1
 2683 000a 7B80     		strh	r3, [r7, #2]	@ movhi
 907:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     CAN_REG_VAL(can_periph, flag) = BIT(CAN_BIT_POS(flag));
 2684              		.loc 1 907 37
 2685 000c 7B88     		ldrh	r3, [r7, #2]
 2686 000e 03F01F03 		and	r3, r3, #31
 2687              		.loc 1 907 5
 2688 0012 7A88     		ldrh	r2, [r7, #2]
 2689 0014 9209     		lsrs	r2, r2, #6
 2690 0016 92B2     		uxth	r2, r2
 2691 0018 1146     		mov	r1, r2
 2692 001a 7A68     		ldr	r2, [r7, #4]
 2693 001c 0A44     		add	r2, r2, r1
 2694 001e 1146     		mov	r1, r2
 2695              		.loc 1 907 37
 2696 0020 0122     		movs	r2, #1
 2697 0022 02FA03F3 		lsl	r3, r2, r3
 2698              		.loc 1 907 35
 2699 0026 0B60     		str	r3, [r1]
 908:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** }
 2700              		.loc 1 908 1
 2701 0028 00BF     		nop
 2702 002a 0C37     		adds	r7, r7, #12
 2703              		.cfi_def_cfa_offset 4
 2704 002c BD46     		mov	sp, r7
 2705              		.cfi_def_cfa_register 13
 2706              		@ sp needed
 2707 002e 80BC     		pop	{r7}
 2708              		.cfi_restore 7
 2709              		.cfi_def_cfa_offset 0
 2710 0030 7047     		bx	lr
 2711              		.cfi_endproc
 2712              	.LFE137:
 2714              		.section	.text.can_interrupt_enable,"ax",%progbits
 2715              		.align	1
 2716              		.global	can_interrupt_enable
 2717              		.syntax unified
 2718              		.thumb
 2719              		.thumb_func
 2720              		.fpu softvfp
 2722              	can_interrupt_enable:
 2723              	.LFB138:
 909:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** 
 910:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** /*!
 911:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \brief      enable CAN interrupt
 912:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \param[in]  can_periph
 913:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CANx(x=0,1),the CAN1 only for GD32F30X_CL
 914:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \param[in]  interrupt
 915:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****                 one or more parameters can be selected which are shown as below:
 916:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_INT_TME: transmit mailbox empty interrupt enable
 917:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_INT_RFNE0: receive FIFO0 not empty interrupt enable
 918:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_INT_RFF0: receive FIFO0 full interrupt enable
 919:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_INT_RFO0: receive FIFO0 overfull interrupt enable
 920:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_INT_RFNE1: receive FIFO1 not empty interrupt enable
 921:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_INT_RFF1: receive FIFO1 full interrupt enable
 922:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_INT_RFO1: receive FIFO1 overfull interrupt enable
 923:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_INT_WERR: warning error interrupt enable
 924:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_INT_PERR: passive error interrupt enable
 925:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_INT_BO: bus-off interrupt enable
 926:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_INT_ERRN: error number interrupt enable
 927:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_INT_ERR: error interrupt enable
 928:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_INT_WAKEUP: wakeup interrupt enable
 929:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_INT_SLPW: sleep working interrupt enable
 930:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \param[out] none
 931:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \retval     none
 932:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** */
 933:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** void can_interrupt_enable(uint32_t can_periph, uint32_t interrupt)
 934:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** {
 2724              		.loc 1 934 1
 2725              		.cfi_startproc
 2726              		@ args = 0, pretend = 0, frame = 8
 2727              		@ frame_needed = 1, uses_anonymous_args = 0
 2728              		@ link register save eliminated.
 2729 0000 80B4     		push	{r7}
 2730              		.cfi_def_cfa_offset 4
 2731              		.cfi_offset 7, -4
 2732 0002 83B0     		sub	sp, sp, #12
 2733              		.cfi_def_cfa_offset 16
 2734 0004 00AF     		add	r7, sp, #0
 2735              		.cfi_def_cfa_register 7
 2736 0006 7860     		str	r0, [r7, #4]
 2737 0008 3960     		str	r1, [r7]
 935:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     CAN_INTEN(can_periph) |= interrupt;
 2738              		.loc 1 935 27
 2739 000a 7B68     		ldr	r3, [r7, #4]
 2740 000c 1433     		adds	r3, r3, #20
 2741 000e 1A68     		ldr	r2, [r3]
 2742 0010 7B68     		ldr	r3, [r7, #4]
 2743 0012 1433     		adds	r3, r3, #20
 2744 0014 1946     		mov	r1, r3
 2745 0016 3B68     		ldr	r3, [r7]
 2746 0018 1343     		orrs	r3, r3, r2
 2747 001a 0B60     		str	r3, [r1]
 936:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** }
 2748              		.loc 1 936 1
 2749 001c 00BF     		nop
 2750 001e 0C37     		adds	r7, r7, #12
 2751              		.cfi_def_cfa_offset 4
 2752 0020 BD46     		mov	sp, r7
 2753              		.cfi_def_cfa_register 13
 2754              		@ sp needed
 2755 0022 80BC     		pop	{r7}
 2756              		.cfi_restore 7
 2757              		.cfi_def_cfa_offset 0
 2758 0024 7047     		bx	lr
 2759              		.cfi_endproc
 2760              	.LFE138:
 2762              		.section	.text.can_interrupt_disable,"ax",%progbits
 2763              		.align	1
 2764              		.global	can_interrupt_disable
 2765              		.syntax unified
 2766              		.thumb
 2767              		.thumb_func
 2768              		.fpu softvfp
 2770              	can_interrupt_disable:
 2771              	.LFB139:
 937:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** 
 938:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** /*!
 939:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \brief      disable CAN interrupt
 940:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \param[in]  can_periph
 941:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CANx(x=0,1),the CAN1 only for GD32F30X_CL
 942:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \param[in]  interrupt
 943:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****                 one or more parameters can be selected which are shown as below:
 944:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_INT_TME: transmit mailbox empty interrupt enable
 945:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_INT_RFNE0: receive FIFO0 not empty interrupt enable
 946:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_INT_RFF0: receive FIFO0 full interrupt enable
 947:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_INT_RFO0: receive FIFO0 overfull interrupt enable
 948:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_INT_RFNE1: receive FIFO1 not empty interrupt enable
 949:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_INT_RFF1: receive FIFO1 full interrupt enable
 950:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_INT_RFO1: receive FIFO1 overfull interrupt enable
 951:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_INT_WERR: warning error interrupt enable
 952:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_INT_PERR: passive error interrupt enable
 953:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_INT_BO: bus-off interrupt enable
 954:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_INT_ERRN: error number interrupt enable
 955:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_INT_ERR: error interrupt enable
 956:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_INT_WAKEUP: wakeup interrupt enable
 957:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_INT_SLPW: sleep working interrupt enable
 958:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \param[out] none
 959:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \retval     none
 960:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** */
 961:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** void can_interrupt_disable(uint32_t can_periph, uint32_t interrupt)
 962:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** {
 2772              		.loc 1 962 1
 2773              		.cfi_startproc
 2774              		@ args = 0, pretend = 0, frame = 8
 2775              		@ frame_needed = 1, uses_anonymous_args = 0
 2776              		@ link register save eliminated.
 2777 0000 80B4     		push	{r7}
 2778              		.cfi_def_cfa_offset 4
 2779              		.cfi_offset 7, -4
 2780 0002 83B0     		sub	sp, sp, #12
 2781              		.cfi_def_cfa_offset 16
 2782 0004 00AF     		add	r7, sp, #0
 2783              		.cfi_def_cfa_register 7
 2784 0006 7860     		str	r0, [r7, #4]
 2785 0008 3960     		str	r1, [r7]
 963:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     CAN_INTEN(can_periph) &= ~interrupt;
 2786              		.loc 1 963 27
 2787 000a 7B68     		ldr	r3, [r7, #4]
 2788 000c 1433     		adds	r3, r3, #20
 2789 000e 1A68     		ldr	r2, [r3]
 2790              		.loc 1 963 30
 2791 0010 3B68     		ldr	r3, [r7]
 2792 0012 DB43     		mvns	r3, r3
 2793              		.loc 1 963 27
 2794 0014 7968     		ldr	r1, [r7, #4]
 2795 0016 1431     		adds	r1, r1, #20
 2796 0018 1340     		ands	r3, r3, r2
 2797 001a 0B60     		str	r3, [r1]
 964:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** }
 2798              		.loc 1 964 1
 2799 001c 00BF     		nop
 2800 001e 0C37     		adds	r7, r7, #12
 2801              		.cfi_def_cfa_offset 4
 2802 0020 BD46     		mov	sp, r7
 2803              		.cfi_def_cfa_register 13
 2804              		@ sp needed
 2805 0022 80BC     		pop	{r7}
 2806              		.cfi_restore 7
 2807              		.cfi_def_cfa_offset 0
 2808 0024 7047     		bx	lr
 2809              		.cfi_endproc
 2810              	.LFE139:
 2812              		.section	.text.can_interrupt_flag_get,"ax",%progbits
 2813              		.align	1
 2814              		.global	can_interrupt_flag_get
 2815              		.syntax unified
 2816              		.thumb
 2817              		.thumb_func
 2818              		.fpu softvfp
 2820              	can_interrupt_flag_get:
 2821              	.LFB140:
 965:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** 
 966:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** /*!
 967:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \brief      get CAN interrupt flag state
 968:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \param[in]  can_periph
 969:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CANx(x=0,1),the CAN1 only for GD32F30X_CL
 970:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \param[in]  flag: CAN interrupt flags, refer to can_interrupt_flag_enum
 971:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****                 only one parameter can be selected which is shown as below:
 972:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_INT_FLAG_SLPIF: status change interrupt flag of sleep working mode entering
 973:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_INT_FLAG_WUIF: status change interrupt flag of wakeup from sleep working mode
 974:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_INT_FLAG_ERRIF: error interrupt flag
 975:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_INT_FLAG_MTF2: mailbox 2 transmit finished interrupt flag
 976:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_INT_FLAG_MTF1: mailbox 1 transmit finished interrupt flag
 977:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_INT_FLAG_MTF0: mailbox 0 transmit finished interrupt flag
 978:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_INT_FLAG_RFO0: receive FIFO0 overfull interrupt flag
 979:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_INT_FLAG_RFF0: receive FIFO0 full interrupt flag
 980:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_INT_FLAG_RFL0: receive FIFO0 not empty interrupt flag
 981:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_INT_FLAG_RFO1: receive FIFO1 overfull interrupt flag
 982:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_INT_FLAG_RFF1: receive FIFO1 full interrupt flag
 983:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_INT_FLAG_RFL1: receive FIFO1 not empty interrupt flag
 984:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_INT_FLAG_ERRN: error number interrupt flag
 985:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_INT_FLAG_BOERR: bus-off error interrupt flag
 986:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_INT_FLAG_PERR: passive error interrupt flag
 987:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_INT_FLAG_WERR: warning error interrupt flag
 988:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \param[out] none
 989:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \retval     FlagStatus: SET or RESET
 990:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** */
 991:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** FlagStatus can_interrupt_flag_get(uint32_t can_periph, can_interrupt_flag_enum flag)
 992:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** {
 2822              		.loc 1 992 1
 2823              		.cfi_startproc
 2824              		@ args = 0, pretend = 0, frame = 16
 2825              		@ frame_needed = 1, uses_anonymous_args = 0
 2826 0000 80B5     		push	{r7, lr}
 2827              		.cfi_def_cfa_offset 8
 2828              		.cfi_offset 7, -8
 2829              		.cfi_offset 14, -4
 2830 0002 84B0     		sub	sp, sp, #16
 2831              		.cfi_def_cfa_offset 24
 2832 0004 00AF     		add	r7, sp, #0
 2833              		.cfi_def_cfa_register 7
 2834 0006 7860     		str	r0, [r7, #4]
 2835 0008 3960     		str	r1, [r7]
 993:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     uint32_t ret1 = RESET;
 2836              		.loc 1 993 14
 2837 000a 0023     		movs	r3, #0
 2838 000c FB60     		str	r3, [r7, #12]
 994:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     uint32_t ret2 = RESET;
 2839              		.loc 1 994 14
 2840 000e 0023     		movs	r3, #0
 2841 0010 BB60     		str	r3, [r7, #8]
 995:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** 
 996:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     /* get the status of interrupt flag */
 997:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     if(flag == CAN_INT_FLAG_RFL0) {
 2842              		.loc 1 997 7
 2843 0012 3B68     		ldr	r3, [r7]
 2844 0014 4CF28102 		movw	r2, #49281
 2845 0018 9342     		cmp	r3, r2
 2846 001a 06D1     		bne	.L156
 998:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         ret1 = can_receive_message_length_get(can_periph, CAN_FIFO0);
 2847              		.loc 1 998 16
 2848 001c 0021     		movs	r1, #0
 2849 001e 7868     		ldr	r0, [r7, #4]
 2850 0020 FFF7FEFF 		bl	can_receive_message_length_get
 2851 0024 0346     		mov	r3, r0
 2852              		.loc 1 998 14
 2853 0026 FB60     		str	r3, [r7, #12]
 2854 0028 22E0     		b	.L157
 2855              	.L156:
 999:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     } else if(flag == CAN_INT_FLAG_RFL1) {
 2856              		.loc 1 999 14
 2857 002a 3B68     		ldr	r3, [r7]
 2858 002c 1C4A     		ldr	r2, .L162
 2859 002e 9342     		cmp	r3, r2
 2860 0030 06D1     		bne	.L158
1000:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         ret1 = can_receive_message_length_get(can_periph, CAN_FIFO1);
 2861              		.loc 1 1000 16
 2862 0032 0121     		movs	r1, #1
 2863 0034 7868     		ldr	r0, [r7, #4]
 2864 0036 FFF7FEFF 		bl	can_receive_message_length_get
 2865 003a 0346     		mov	r3, r0
 2866              		.loc 1 1000 14
 2867 003c FB60     		str	r3, [r7, #12]
 2868 003e 17E0     		b	.L157
 2869              	.L158:
1001:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     } else if(flag == CAN_INT_FLAG_ERRN) {
 2870              		.loc 1 1001 14
 2871 0040 3B68     		ldr	r3, [r7]
 2872 0042 184A     		ldr	r2, .L162+4
 2873 0044 9342     		cmp	r3, r2
 2874 0046 05D1     		bne	.L159
1002:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         ret1 = can_error_get(can_periph);
 2875              		.loc 1 1002 16
 2876 0048 7868     		ldr	r0, [r7, #4]
 2877 004a FFF7FEFF 		bl	can_error_get
 2878 004e 0346     		mov	r3, r0
 2879              		.loc 1 1002 14
 2880 0050 FB60     		str	r3, [r7, #12]
 2881 0052 0DE0     		b	.L157
 2882              	.L159:
1003:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     } else {
1004:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         ret1 = CAN_REG_VALS(can_periph, flag) & BIT(CAN_BIT_POS0(flag));
 2883              		.loc 1 1004 16
 2884 0054 3B68     		ldr	r3, [r7]
 2885 0056 1A0B     		lsrs	r2, r3, #12
 2886 0058 7B68     		ldr	r3, [r7, #4]
 2887 005a 1344     		add	r3, r3, r2
 2888 005c 1A68     		ldr	r2, [r3]
 2889              		.loc 1 1004 49
 2890 005e 3B68     		ldr	r3, [r7]
 2891 0060 9B09     		lsrs	r3, r3, #6
 2892 0062 03F01F03 		and	r3, r3, #31
 2893 0066 0121     		movs	r1, #1
 2894 0068 01FA03F3 		lsl	r3, r1, r3
 2895              		.loc 1 1004 14
 2896 006c 1340     		ands	r3, r3, r2
 2897 006e FB60     		str	r3, [r7, #12]
 2898              	.L157:
1005:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     }
1006:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     /* get the status of interrupt enable bit */
1007:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     ret2 = CAN_INTEN(can_periph) & BIT(CAN_BIT_POS1(flag));
 2899              		.loc 1 1007 12
 2900 0070 7B68     		ldr	r3, [r7, #4]
 2901 0072 1433     		adds	r3, r3, #20
 2902 0074 1A68     		ldr	r2, [r3]
 2903              		.loc 1 1007 36
 2904 0076 3B68     		ldr	r3, [r7]
 2905 0078 03F01F03 		and	r3, r3, #31
 2906 007c 0121     		movs	r1, #1
 2907 007e 01FA03F3 		lsl	r3, r1, r3
 2908              		.loc 1 1007 10
 2909 0082 1340     		ands	r3, r3, r2
 2910 0084 BB60     		str	r3, [r7, #8]
1008:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     if(ret1 && ret2) {
 2911              		.loc 1 1008 7
 2912 0086 FB68     		ldr	r3, [r7, #12]
 2913 0088 002B     		cmp	r3, #0
 2914 008a 04D0     		beq	.L160
 2915              		.loc 1 1008 13 discriminator 1
 2916 008c BB68     		ldr	r3, [r7, #8]
 2917 008e 002B     		cmp	r3, #0
 2918 0090 01D0     		beq	.L160
1009:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         return SET;
 2919              		.loc 1 1009 16
 2920 0092 0123     		movs	r3, #1
 2921 0094 00E0     		b	.L161
 2922              	.L160:
1010:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     } else {
1011:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         return RESET;
 2923              		.loc 1 1011 16
 2924 0096 0023     		movs	r3, #0
 2925              	.L161:
1012:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     }
1013:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** }
 2926              		.loc 1 1013 1
 2927 0098 1846     		mov	r0, r3
 2928 009a 1037     		adds	r7, r7, #16
 2929              		.cfi_def_cfa_offset 8
 2930 009c BD46     		mov	sp, r7
 2931              		.cfi_def_cfa_register 13
 2932              		@ sp needed
 2933 009e 80BD     		pop	{r7, pc}
 2934              	.L163:
 2935              		.align	2
 2936              	.L162:
 2937 00a0 84000100 		.word	65668
 2938 00a4 CB800100 		.word	98507
 2939              		.cfi_endproc
 2940              	.LFE140:
 2942              		.section	.text.can_interrupt_flag_clear,"ax",%progbits
 2943              		.align	1
 2944              		.global	can_interrupt_flag_clear
 2945              		.syntax unified
 2946              		.thumb
 2947              		.thumb_func
 2948              		.fpu softvfp
 2950              	can_interrupt_flag_clear:
 2951              	.LFB141:
1014:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** 
1015:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** /*!
1016:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \brief      clear CAN interrupt flag state
1017:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \param[in]  can_periph
1018:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CANx(x=0,1),the CAN1 only for GD32F30X_CL
1019:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \param[in]  flag: CAN interrupt flags, refer to can_interrupt_flag_enum
1020:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****                 only one parameter can be selected which is shown as below:
1021:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_INT_FLAG_SLPIF: status change interrupt flag of sleep working mode entering
1022:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_INT_FLAG_WUIF: status change interrupt flag of wakeup from sleep working mode
1023:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_INT_FLAG_ERRIF: error interrupt flag
1024:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_INT_FLAG_MTF2: mailbox 2 transmit finished interrupt flag
1025:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_INT_FLAG_MTF1: mailbox 1 transmit finished interrupt flag
1026:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_INT_FLAG_MTF0: mailbox 0 transmit finished interrupt flag
1027:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_INT_FLAG_RFO0: receive FIFO0 overfull interrupt flag
1028:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_INT_FLAG_RFF0: receive FIFO0 full interrupt flag
1029:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_INT_FLAG_RFO1: receive FIFO1 overfull interrupt flag
1030:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_INT_FLAG_RFF1: receive FIFO1 full interrupt flag
1031:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \param[out] none
1032:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \retval     none
1033:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** */
1034:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** void can_interrupt_flag_clear(uint32_t can_periph, can_interrupt_flag_enum flag)
1035:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** {
 2952              		.loc 1 1035 1
 2953              		.cfi_startproc
 2954              		@ args = 0, pretend = 0, frame = 8
 2955              		@ frame_needed = 1, uses_anonymous_args = 0
 2956              		@ link register save eliminated.
 2957 0000 80B4     		push	{r7}
 2958              		.cfi_def_cfa_offset 4
 2959              		.cfi_offset 7, -4
 2960 0002 83B0     		sub	sp, sp, #12
 2961              		.cfi_def_cfa_offset 16
 2962 0004 00AF     		add	r7, sp, #0
 2963              		.cfi_def_cfa_register 7
 2964 0006 7860     		str	r0, [r7, #4]
 2965 0008 3960     		str	r1, [r7]
1036:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     CAN_REG_VALS(can_periph, flag) = BIT(CAN_BIT_POS0(flag));
 2966              		.loc 1 1036 38
 2967 000a 3B68     		ldr	r3, [r7]
 2968 000c 9B09     		lsrs	r3, r3, #6
 2969 000e 03F01F03 		and	r3, r3, #31
 2970              		.loc 1 1036 5
 2971 0012 3A68     		ldr	r2, [r7]
 2972 0014 110B     		lsrs	r1, r2, #12
 2973 0016 7A68     		ldr	r2, [r7, #4]
 2974 0018 0A44     		add	r2, r2, r1
 2975 001a 1146     		mov	r1, r2
 2976              		.loc 1 1036 38
 2977 001c 0122     		movs	r2, #1
 2978 001e 02FA03F3 		lsl	r3, r2, r3
 2979              		.loc 1 1036 36
 2980 0022 0B60     		str	r3, [r1]
1037:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** }
 2981              		.loc 1 1037 1
 2982 0024 00BF     		nop
 2983 0026 0C37     		adds	r7, r7, #12
 2984              		.cfi_def_cfa_offset 4
 2985 0028 BD46     		mov	sp, r7
 2986              		.cfi_def_cfa_register 13
 2987              		@ sp needed
 2988 002a 80BC     		pop	{r7}
 2989              		.cfi_restore 7
 2990              		.cfi_def_cfa_offset 0
 2991 002c 7047     		bx	lr
 2992              		.cfi_endproc
 2993              	.LFE141:
 2995              		.text
 2996              	.Letext0:
 2997              		.file 2 "c:\\gd32embeddedbuilder_1.5.3.31964\\gd32embeddedbuilder_1.5.3.31964\\tools\\gnu tools ar
 2998              		.file 3 "c:\\gd32embeddedbuilder_1.5.3.31964\\gd32embeddedbuilder_1.5.3.31964\\tools\\gnu tools ar
 2999              		.file 4 "../Firmware/CMSIS/core_cm4.h"
 3000              		.file 5 "../Firmware/CMSIS/GD/GD32F30x/Include/system_gd32f30x.h"
 3001              		.file 6 "../Firmware/CMSIS/GD/GD32F30x/Include/gd32f30x.h"
 3002              		.file 7 "../Firmware/GD32F30x_standard_peripheral/Include/gd32f30x_rcu.h"
 3003              		.file 8 "../Firmware/GD32F30x_standard_peripheral/Include/gd32f30x_dbg.h"
 3004              		.file 9 "../Firmware/GD32F30x_standard_peripheral/Include/gd32f30x_can.h"
 3005              		.file 10 "c:\\gd32embeddedbuilder_1.5.3.31964\\gd32embeddedbuilder_1.5.3.31964\\tools\\gnu tools a
 3006              		.file 11 "c:\\gd32embeddedbuilder_1.5.3.31964\\gd32embeddedbuilder_1.5.3.31964\\tools\\gnu tools a
 3007              		.file 12 "c:\\gd32embeddedbuilder_1.5.3.31964\\gd32embeddedbuilder_1.5.3.31964\\tools\\gnu tools a
 3008              		.file 13 "c:\\gd32embeddedbuilder_1.5.3.31964\\gd32embeddedbuilder_1.5.3.31964\\tools\\gnu tools a
 3009              		.file 14 "c:\\gd32embeddedbuilder_1.5.3.31964\\gd32embeddedbuilder_1.5.3.31964\\tools\\gnu tools a
DEFINED SYMBOLS
                            *ABS*:00000000 gd32f30x_can.c
C:\Users\gaswerke\AppData\Local\Temp\ccLnUjC1.s:16     .text.can_deinit:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccLnUjC1.s:24     .text.can_deinit:00000000 can_deinit
C:\Users\gaswerke\AppData\Local\Temp\ccLnUjC1.s:63     .text.can_deinit:00000028 $d
C:\Users\gaswerke\AppData\Local\Temp\ccLnUjC1.s:68     .text.can_struct_para_init:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccLnUjC1.s:75     .text.can_struct_para_init:00000000 can_struct_para_init
C:\Users\gaswerke\AppData\Local\Temp\ccLnUjC1.s:108    .text.can_struct_para_init:00000024 $d
C:\Users\gaswerke\AppData\Local\Temp\ccLnUjC1.s:112    .text.can_struct_para_init:00000034 $t
C:\Users\gaswerke\AppData\Local\Temp\ccLnUjC1.s:313    .text.can_init:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccLnUjC1.s:320    .text.can_init:00000000 can_init
C:\Users\gaswerke\AppData\Local\Temp\ccLnUjC1.s:609    .text.can_filter_init:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccLnUjC1.s:616    .text.can_filter_init:00000000 can_filter_init
C:\Users\gaswerke\AppData\Local\Temp\ccLnUjC1.s:853    .text.can_filter_init:0000015c $d
C:\Users\gaswerke\AppData\Local\Temp\ccLnUjC1.s:862    .text.can1_filter_start_bank:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccLnUjC1.s:869    .text.can1_filter_start_bank:00000000 can1_filter_start_bank
C:\Users\gaswerke\AppData\Local\Temp\ccLnUjC1.s:928    .text.can1_filter_start_bank:0000004c $d
C:\Users\gaswerke\AppData\Local\Temp\ccLnUjC1.s:933    .text.can_debug_freeze_enable:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccLnUjC1.s:940    .text.can_debug_freeze_enable:00000000 can_debug_freeze_enable
C:\Users\gaswerke\AppData\Local\Temp\ccLnUjC1.s:981    .text.can_debug_freeze_enable:0000002c $d
C:\Users\gaswerke\AppData\Local\Temp\ccLnUjC1.s:986    .text.can_debug_freeze_disable:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccLnUjC1.s:993    .text.can_debug_freeze_disable:00000000 can_debug_freeze_disable
C:\Users\gaswerke\AppData\Local\Temp\ccLnUjC1.s:1034   .text.can_debug_freeze_disable:0000002c $d
C:\Users\gaswerke\AppData\Local\Temp\ccLnUjC1.s:1039   .text.can_time_trigger_mode_enable:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccLnUjC1.s:1046   .text.can_time_trigger_mode_enable:00000000 can_time_trigger_mode_enable
C:\Users\gaswerke\AppData\Local\Temp\ccLnUjC1.s:1112   .text.can_time_trigger_mode_disable:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccLnUjC1.s:1119   .text.can_time_trigger_mode_disable:00000000 can_time_trigger_mode_disable
C:\Users\gaswerke\AppData\Local\Temp\ccLnUjC1.s:1185   .text.can_message_transmit:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccLnUjC1.s:1192   .text.can_message_transmit:00000000 can_message_transmit
C:\Users\gaswerke\AppData\Local\Temp\ccLnUjC1.s:1470   .text.can_transmit_states:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccLnUjC1.s:1477   .text.can_transmit_states:00000000 can_transmit_states
C:\Users\gaswerke\AppData\Local\Temp\ccLnUjC1.s:1623   .text.can_transmit_states:000000b4 $d
C:\Users\gaswerke\AppData\Local\Temp\ccLnUjC1.s:1630   .text.can_transmission_stop:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccLnUjC1.s:1637   .text.can_transmission_stop:00000000 can_transmission_stop
C:\Users\gaswerke\AppData\Local\Temp\ccLnUjC1.s:1748   .text.can_message_receive:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccLnUjC1.s:1755   .text.can_message_receive:00000000 can_message_receive
C:\Users\gaswerke\AppData\Local\Temp\ccLnUjC1.s:2004   .text.can_fifo_release:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccLnUjC1.s:2011   .text.can_fifo_release:00000000 can_fifo_release
C:\Users\gaswerke\AppData\Local\Temp\ccLnUjC1.s:2075   .text.can_receive_message_length_get:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccLnUjC1.s:2082   .text.can_receive_message_length_get:00000000 can_receive_message_length_get
C:\Users\gaswerke\AppData\Local\Temp\ccLnUjC1.s:2148   .text.can_working_mode_set:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccLnUjC1.s:2155   .text.can_working_mode_set:00000000 can_working_mode_set
C:\Users\gaswerke\AppData\Local\Temp\ccLnUjC1.s:2364   .text.can_wakeup:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccLnUjC1.s:2371   .text.can_wakeup:00000000 can_wakeup
C:\Users\gaswerke\AppData\Local\Temp\ccLnUjC1.s:2455   .text.can_error_get:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccLnUjC1.s:2462   .text.can_error_get:00000000 can_error_get
C:\Users\gaswerke\AppData\Local\Temp\ccLnUjC1.s:2505   .text.can_receive_error_number_get:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccLnUjC1.s:2512   .text.can_receive_error_number_get:00000000 can_receive_error_number_get
C:\Users\gaswerke\AppData\Local\Temp\ccLnUjC1.s:2551   .text.can_transmit_error_number_get:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccLnUjC1.s:2558   .text.can_transmit_error_number_get:00000000 can_transmit_error_number_get
C:\Users\gaswerke\AppData\Local\Temp\ccLnUjC1.s:2597   .text.can_flag_get:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccLnUjC1.s:2604   .text.can_flag_get:00000000 can_flag_get
C:\Users\gaswerke\AppData\Local\Temp\ccLnUjC1.s:2660   .text.can_flag_clear:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccLnUjC1.s:2667   .text.can_flag_clear:00000000 can_flag_clear
C:\Users\gaswerke\AppData\Local\Temp\ccLnUjC1.s:2715   .text.can_interrupt_enable:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccLnUjC1.s:2722   .text.can_interrupt_enable:00000000 can_interrupt_enable
C:\Users\gaswerke\AppData\Local\Temp\ccLnUjC1.s:2763   .text.can_interrupt_disable:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccLnUjC1.s:2770   .text.can_interrupt_disable:00000000 can_interrupt_disable
C:\Users\gaswerke\AppData\Local\Temp\ccLnUjC1.s:2813   .text.can_interrupt_flag_get:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccLnUjC1.s:2820   .text.can_interrupt_flag_get:00000000 can_interrupt_flag_get
C:\Users\gaswerke\AppData\Local\Temp\ccLnUjC1.s:2937   .text.can_interrupt_flag_get:000000a0 $d
C:\Users\gaswerke\AppData\Local\Temp\ccLnUjC1.s:2943   .text.can_interrupt_flag_clear:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccLnUjC1.s:2950   .text.can_interrupt_flag_clear:00000000 can_interrupt_flag_clear
                           .group:00000000 wm4.0.0b2cbd0a579afdcbc37120f4ceb86892
                           .group:00000000 wm4.gd32f30x.h.39.a203e36f89dbb1753b66e1e665732b11
                           .group:00000000 wm4.core_cm4.h.47.434d5634a5df7142236685d6945e71d7
                           .group:00000000 wm4._newlib_version.h.4.9ba035841e762c3308916a0ce96032e7
                           .group:00000000 wm4.features.h.33.318b64d71e0957639cfb30f1db1f7ec8
                           .group:00000000 wm4._default_types.h.15.247e5cd201eca3442cbf5404108c4935
                           .group:00000000 wm4._intsup.h.10.cce27fed8484c08a33f522034c30d2b5
                           .group:00000000 wm4._stdint.h.10.c24fa3af3bc1706662bb5593a907e841
                           .group:00000000 wm4.stdint.h.23.d53047a68f4a85177f80b422d52785ed
                           .group:00000000 wm4.core_cmInstr.h.25.d8165482ef3061013a2fc83e2d85f3d9
                           .group:00000000 wm4.core_cm4_simd.h.43.bf657009d9c246d6ac6e7b120cdd899a
                           .group:00000000 wm4.core_cm4.h.196.6f0a9ac4bbc7fecc10f22e6a71f29e52
                           .group:00000000 wm4.system_gd32f30x.h.38.120525a84dcd3d76a4734e6bcde7b49c
                           .group:00000000 wm4.gd32f30x.h.294.5e6753de52124d3e3ab34f8aafd628cc
                           .group:00000000 wm4.gd32f30x_rcu.h.41.eb7011467c51e1274d4ea5dfbe3b7403
                           .group:00000000 wm4.gd32f30x_adc.h.36.124b47377c29d63ea85a6515ff99e7d0
                           .group:00000000 wm4.gd32f30x_crc.h.36.3e50e7397bf79ecca0d280169ab2b7e1
                           .group:00000000 wm4.gd32f30x_ctc.h.36.42aeab0e42f8a7b6cc58608cdc08a712
                           .group:00000000 wm4.gd32f30x_dac.h.36.f867e713911fc6770d5f38223b88a122
                           .group:00000000 wm4.gd32f30x_dbg.h.36.4d3777753862ded915f1f9e71f4c290a
                           .group:00000000 wm4.gd32f30x_dma.h.36.00aa3536820feed4ebeab0c0060e7723
                           .group:00000000 wm4.gd32f30x_exti.h.36.64affc4e75ae7f53393e90b0bfc38f38
                           .group:00000000 wm4.gd32f30x_fmc.h.37.17b3f65aacec1755989aca30031b6a7c
                           .group:00000000 wm4.gd32f30x_fwdgt.h.36.1e7c1bfe259ede52150f5b1c58591a95
                           .group:00000000 wm4.gd32f30x_gpio.h.36.faffc48a681d1163918cf519d3cc7454
                           .group:00000000 wm4.gd32f30x_i2c.h.36.5765e4fd7e67145781f52c3602fdf526
                           .group:00000000 wm4.gd32f30x_pmu.h.37.9dd0def5d1159a6e20d49fadc0da3d91
                           .group:00000000 wm4.gd32f30x_bkp.h.36.74dcfa31c344ae6ddc6f3a850e1b1f1c
                           .group:00000000 wm4.gd32f30x_rtc.h.37.6e2dc4b1c1143d8443b19d8b8578e187
                           .group:00000000 wm4.gd32f30x_sdio.h.36.6dde0ac1ffebc8ac87750ca48ebf5355
                           .group:00000000 wm4.gd32f30x_spi.h.36.761dbcfdf151612384a2a7e1dfbd70a2
                           .group:00000000 wm4.gd32f30x_timer.h.36.aa3a076608594e31d0be360d6248cd0c
                           .group:00000000 wm4.gd32f30x_usart.h.36.c16033d6419d9317c5e1d5c9a4db894a
                           .group:00000000 wm4.gd32f30x_wwdgt.h.37.074fc90df4806e0bcba242ad61cb154f
                           .group:00000000 wm4.gd32f30x_misc.h.36.ca5ec56efc9d42fdcdbc33fa419c4320
                           .group:00000000 wm4.gd32f30x_enet.h.36.7f39b2eaaae239e349e809a8bdf838ed
                           .group:00000000 wm4.gd32f30x_exmc.h.36.6a5eb51a45aba96edb0f318836bccfc7
                           .group:00000000 wm4.gd32f30x_can.h.41.b93f3bcb163a7e4c0956b19d8818ebe8
                           .group:00000000 wm4.ieeefp.h.77.d5685ba212d3ed6e914898d045f873e3
                           .group:00000000 wm4.newlib.h.8.2aecb9f3b2dc9d2e83d06d10f0c6ed3e
                           .group:00000000 wm4.config.h.220.6cac6a9685cfce5e83c17784171638d9
                           .group:00000000 wm4._ansi.h.31.de524f58584151836e90d8620a16f8e8
                           .group:00000000 wm4.stdlib.h.13.4ed386f5c1a80d71e72172885d946ef2
                           .group:00000000 wm4.stddef.h.181.13772e73e5434e8cc4fafaaddad2b5da
                           .group:00000000 wm4.stddef.h.39.cf3ebec0bc8c9e3d2f276a64e0fe5e7a
                           .group:00000000 wm4.lock.h.2.1461d1fff82dffe8bfddc23307f6484f
                           .group:00000000 wm4._types.h.125.5cf8a495f1f7ef36777ad868a1e32068
                           .group:00000000 wm4.stddef.h.155.3588ebfdd1e8c7ede80509bb9c3b8009
                           .group:00000000 wm4._types.h.184.03611d4f6b5bec9997bcf4279eceba07
                           .group:00000000 wm4.reent.h.17.90c2574d4acdcfce933db5cb09ff35fe
                           .group:00000000 wm4.cdefs.h.49.6260d97adb8d27534cbdc0f868b8ea87
                           .group:00000000 wm4.alloca.h.8.dfc0c703c47ec3e69746825b17d9e66d
                           .group:00000000 wm4.stdlib.h.56.d4493cd3736e51e9d56335045f26df45

UNDEFINED SYMBOLS
rcu_periph_reset_enable
rcu_periph_reset_disable
dbg_periph_enable
dbg_periph_disable
