diff -drupN a/arch/arm64/include/asm/cacheflush.h b/arch/arm64/include/asm/cacheflush.h
--- a/arch/arm64/include/asm/cacheflush.h	2018-08-06 17:23:04.000000000 +0300
+++ b/arch/arm64/include/asm/cacheflush.h	2022-06-12 05:28:14.000000000 +0300
@@ -39,6 +39,9 @@
  *	See Documentation/cachetlb.txt for more information. Please note that
  *	the implementation assumes non-aliasing VIPT D-cache and (aliasing)
  *	VIPT or ASID-tagged VIVT I-cache.
+ *	flush_cache_all()
+ *
+ *		Unconditionally clean and invalidate the entire cache.
  *
  *	flush_cache_mm(mm)
  *
@@ -65,6 +68,7 @@
  *		- kaddr  - page address
  *		- size   - region size
  */
+extern void flush_cache_all(void);
 extern void flush_cache_range(struct vm_area_struct *vma, unsigned long start, unsigned long end);
 extern void flush_icache_range(unsigned long start, unsigned long end);
 extern void __flush_dcache_area(void *addr, size_t len);
@@ -87,6 +91,7 @@ static inline void flush_cache_page(stru
 extern void __dma_map_area(const void *, size_t, int);
 extern void __dma_unmap_area(const void *, size_t, int);
 extern void __dma_flush_area(const void *, size_t);
+extern void __dma_flush_range(const void *, size_t);
 
 /*
  * Copy user data from/to a page which is mapped into a different
