<html><body>
<pre>
 
cpldfit:  version P.40xd                            Xilinx Inc.
                                  Fitter Report
Design Name: ctrl                                Date: 12- 4-2012,  2:53PM
Device Used: XC9572XL-5-PC44
Fitting Status: Successful

*************************  Mapped Resource Summary  **************************

Macrocells     Product Terms    Function Block   Registers      Pins           
Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
10 /72  ( 14%) 20  /360  (  6%) 23 /216 ( 11%)   6  /72  (  8%) 12 /34  ( 35%)

** Function Block Resources **

Function    Mcells      FB Inps     Pterms      IO          
Block       Used/Tot    Used/Tot    Used/Tot    Used/Tot    
FB1           4/18        8/54       11/90       2/ 9
FB2           3/18        8/54        4/90       4/ 9
FB3           3/18        7/54        5/90       3/ 9
FB4           0/18        0/54        0/90       3/ 7
             -----       -----       -----      -----    
             10/72       23/216      20/360     12/34 

* - Resource is exhausted

** Global Control Resources **

Signal 'clk' mapped onto global clock net GCK1.
Global output enable net(s) unused.
Signal 'reset' mapped onto global set/reset net GSR.

** Pin Resources **

Signal Type    Required     Mapped  |  Pin Type            Used    Total 
------------------------------------|------------------------------------
Input         :    6           6    |  I/O              :    10      28
Output        :    4           4    |  GCK/IO           :     1       3
Bidirectional :    0           0    |  GTS/IO           :     0       2
GCK           :    1           1    |  GSR/IO           :     1       1
GTS           :    0           0    |
GSR           :    1           1    |
                 ----        ----
        Total     12          12

** Power Data **

There are 10 macrocells in high performance mode (MCHP).
There are 0 macrocells in low power mode (MCLP).
End of Mapped Resource Summary
**************************  Errors and Warnings  ***************************

WARNING:Cpld - Unable to retrieve the path to the iSE Project Repository. Will
   use the default filename of 'ctrl.ise'.
*************************  Summary of Mapped Logic  ************************

** 4 Outputs **

Signal              Total Total Loc     Pin  Pin     Pin     Pwr  Slew Reg Init
Name                Pts   Inps          No.  Type    Use     Mode Rate State
send                1     2     FB1_2   1    I/O     O       STD  FAST 
nextKey             1     2     FB2_2   35   I/O     O       STD  FAST 
rand                1     2     FB3_2   11   I/O     O       STD  FAST 
timerstart          1     2     FB3_14  19   I/O     O       STD  FAST 

** 6 Buried Nodes **

Signal              Total Total Loc     Pwr  Reg Init
Name                Pts   Inps          Mode State
state_FSM_FFd2      3     6     FB1_16  STD  RESET
count<1>            3     8     FB1_17  STD  RESET
count<0>            4     8     FB1_18  STD  RESET
nextSig             1     4     FB2_17  STD  RESET
state_FSM_FFd1      2     6     FB2_18  STD  RESET
state_FSM_FFd3      3     7     FB3_18  STD  RESET

** 8 Inputs **

Signal              Loc     Pin  Pin     Pin     
Name                        No.  Type    Use     
clk                 FB1_9   5~   GCK/I/O GCK
trig                FB2_5   36   I/O     I
checkOK             FB2_6   37   I/O     I
reset               FB2_9   39~  GSR/I/O GSR/I
rcvDone             FB3_8   13   I/O     I
sendDone            FB4_11  28   I/O     I
lastKey             FB4_14  29   I/O     I
timeout             FB4_17  34   I/O     I

Legend:
Pin No. - ~ - User Assigned
**************************  Function Block Details  ************************
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pin Type/Use - I  - Input             GCK - Global Clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
X            - Signal used as input to the macrocell logic.
Pin No.      - ~  - User Assigned
*********************************** FB1  ***********************************
Number of function block inputs used/remaining:               8/46
Number of signals used by logic mapping into function block:  8
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB1_1         (b)     
send                  1       0     0   4     FB1_2   1     I/O     O
(unused)              0       0     0   5     FB1_3         (b)     
(unused)              0       0     0   5     FB1_4         (b)     
(unused)              0       0     0   5     FB1_5   2     I/O     
(unused)              0       0     0   5     FB1_6   3     I/O     
(unused)              0       0     0   5     FB1_7         (b)     
(unused)              0       0     0   5     FB1_8   4     I/O     
(unused)              0       0     0   5     FB1_9   5     GCK/I/O GCK
(unused)              0       0     0   5     FB1_10        (b)     
(unused)              0       0     0   5     FB1_11  6     GCK/I/O 
(unused)              0       0     0   5     FB1_12        (b)     
(unused)              0       0     0   5     FB1_13        (b)     
(unused)              0       0     0   5     FB1_14  7     GCK/I/O 
(unused)              0       0     0   5     FB1_15  8     I/O     
state_FSM_FFd2        3       0     0   2     FB1_16        (b)     (b)
count<1>              3       0     0   2     FB1_17  9     I/O     (b)
count<0>              4       0     0   1     FB1_18        (b)     (b)

Signals Used by Logic in Function Block
  1: count<0>           4: reset              7: state_FSM_FFd3 
  2: count<1>           5: state_FSM_FFd1     8: timeout 
  3: rcvDone            6: state_FSM_FFd2   

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
send                 .....XX................................. 2
state_FSM_FFd2       XXX..XXX................................ 6
count<1>             XXXXXXXX................................ 8
count<0>             XXXXXXXX................................ 8
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB2  ***********************************
Number of function block inputs used/remaining:               8/46
Number of signals used by logic mapping into function block:  8
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB2_1         (b)     
nextKey               1       0     0   4     FB2_2   35    I/O     O
(unused)              0       0     0   5     FB2_3         (b)     
(unused)              0       0     0   5     FB2_4         (b)     
(unused)              0       0     0   5     FB2_5   36    I/O     I
(unused)              0       0     0   5     FB2_6   37    I/O     I
(unused)              0       0     0   5     FB2_7         (b)     
(unused)              0       0     0   5     FB2_8   38    I/O     
(unused)              0       0     0   5     FB2_9   39    GSR/I/O GSR/I
(unused)              0       0     0   5     FB2_10        (b)     
(unused)              0       0     0   5     FB2_11  40    GTS/I/O 
(unused)              0       0     0   5     FB2_12        (b)     
(unused)              0       0     0   5     FB2_13        (b)     
(unused)              0       0     0   5     FB2_14  42    GTS/I/O 
(unused)              0       0     0   5     FB2_15  43    I/O     
(unused)              0       0     0   5     FB2_16        (b)     
nextSig               1       0     0   4     FB2_17  44    I/O     (b)
state_FSM_FFd1        2       0     0   3     FB2_18        (b)     (b)

Signals Used by Logic in Function Block
  1: checkOK            4: rcvDone            7: state_FSM_FFd2 
  2: lastKey            5: reset              8: state_FSM_FFd3 
  3: nextSig            6: state_FSM_FFd1   

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
nextKey              ..X..X.................................. 2
nextSig              XX..XX.................................. 4
state_FSM_FFd1       XX.X.XXX................................ 6
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB3  ***********************************
Number of function block inputs used/remaining:               7/47
Number of signals used by logic mapping into function block:  7
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB3_1         (b)     
rand                  1       0     0   4     FB3_2   11    I/O     O
(unused)              0       0     0   5     FB3_3         (b)     
(unused)              0       0     0   5     FB3_4         (b)     
(unused)              0       0     0   5     FB3_5   12    I/O     
(unused)              0       0     0   5     FB3_6         (b)     
(unused)              0       0     0   5     FB3_7         (b)     
(unused)              0       0     0   5     FB3_8   13    I/O     I
(unused)              0       0     0   5     FB3_9   14    I/O     
(unused)              0       0     0   5     FB3_10        (b)     
(unused)              0       0     0   5     FB3_11  18    I/O     
(unused)              0       0     0   5     FB3_12        (b)     
(unused)              0       0     0   5     FB3_13        (b)     
timerstart            1       0     0   4     FB3_14  19    I/O     O
(unused)              0       0     0   5     FB3_15  20    I/O     
(unused)              0       0     0   5     FB3_16  24    I/O     
(unused)              0       0     0   5     FB3_17  22    I/O     
state_FSM_FFd3        3       0     0   2     FB3_18        (b)     (b)

Signals Used by Logic in Function Block
  1: rcvDone            4: state_FSM_FFd2     6: timeout 
  2: sendDone           5: state_FSM_FFd3     7: trig 
  3: state_FSM_FFd1   

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
rand                 ...XX................................... 2
timerstart           ...XX................................... 2
state_FSM_FFd3       XXXXXXX................................. 7
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB4  ***********************************
Number of function block inputs used/remaining:               0/54
Number of signals used by logic mapping into function block:  0
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB4_1         (b)     
(unused)              0       0     0   5     FB4_2   25    I/O     
(unused)              0       0     0   5     FB4_3         (b)     
(unused)              0       0     0   5     FB4_4         (b)     
(unused)              0       0     0   5     FB4_5   26    I/O     
(unused)              0       0     0   5     FB4_6         (b)     
(unused)              0       0     0   5     FB4_7         (b)     
(unused)              0       0     0   5     FB4_8   27    I/O     
(unused)              0       0     0   5     FB4_9         (b)     
(unused)              0       0     0   5     FB4_10        (b)     
(unused)              0       0     0   5     FB4_11  28    I/O     I
(unused)              0       0     0   5     FB4_12        (b)     
(unused)              0       0     0   5     FB4_13        (b)     
(unused)              0       0     0   5     FB4_14  29    I/O     I
(unused)              0       0     0   5     FB4_15  33    I/O     
(unused)              0       0     0   5     FB4_16        (b)     
(unused)              0       0     0   5     FB4_17  34    I/O     I
(unused)              0       0     0   5     FB4_18        (b)     
*******************************  Equations  ********************************

********** Mapped Logic **********

FTCPE_count0: FTCPE port map (count(0),count_T(0),clk,'0','0',NOT reset);
count_T(0) <= ((state_FSM_FFd3 AND NOT state_FSM_FFd2 AND NOT state_FSM_FFd1 AND 
	count(0))
	OR (state_FSM_FFd3 AND state_FSM_FFd2 AND NOT count(0) AND 
	NOT rcvDone AND timeout)
	OR (state_FSM_FFd3 AND NOT state_FSM_FFd1 AND count(0) AND 
	NOT count(1) AND NOT rcvDone AND timeout));

FTCPE_count1: FTCPE port map (count(1),count_T(1),clk,'0','0',NOT reset);
count_T(1) <= ((state_FSM_FFd3 AND NOT state_FSM_FFd2 AND NOT state_FSM_FFd1 AND 
	count(1))
	OR (state_FSM_FFd3 AND state_FSM_FFd2 AND count(0) AND 
	NOT count(1) AND NOT rcvDone AND timeout));


nextKey <= (state_FSM_FFd1 AND nextSig);

FTCPE_nextSig: FTCPE port map (nextSig,'1',clk,'0','0',nextSig_CE);
nextSig_CE <= (NOT reset AND state_FSM_FFd1 AND NOT lastKey AND NOT checkOK);


rand <= (state_FSM_FFd3 AND NOT state_FSM_FFd2);


send <= (NOT state_FSM_FFd3 AND state_FSM_FFd2);

FDCPE_state_FSM_FFd1: FDCPE port map (state_FSM_FFd1,state_FSM_FFd1_D,clk,reset,'0');
state_FSM_FFd1_D <= ((state_FSM_FFd3 AND state_FSM_FFd2 AND rcvDone)
	OR (state_FSM_FFd1 AND NOT lastKey AND NOT checkOK));

FDCPE_state_FSM_FFd2: FDCPE port map (state_FSM_FFd2,state_FSM_FFd2_D,clk,reset,'0');
state_FSM_FFd2_D <= ((NOT state_FSM_FFd3 AND NOT state_FSM_FFd2)
	OR (state_FSM_FFd3 AND state_FSM_FFd2 AND rcvDone)
	OR (state_FSM_FFd3 AND state_FSM_FFd2 AND count(0) AND 
	count(1) AND timeout));

FDCPE_state_FSM_FFd3: FDCPE port map (state_FSM_FFd3,state_FSM_FFd3_D,clk,reset,'0');
state_FSM_FFd3_D <= ((NOT state_FSM_FFd3 AND state_FSM_FFd2 AND sendDone)
	OR (trig AND NOT state_FSM_FFd3 AND NOT state_FSM_FFd2 AND 
	NOT state_FSM_FFd1)
	OR (state_FSM_FFd3 AND state_FSM_FFd2 AND NOT rcvDone AND 
	NOT timeout));


timerstart <= (NOT state_FSM_FFd3 AND state_FSM_FFd2);

Register Legend:
 FDCPE (Q,D,C,CLR,PRE,CE); 
 FTCPE (Q,D,C,CLR,PRE,CE); 
 LDCP  (Q,D,G,CLR,PRE); 

******************************  Device Pin Out *****************************

Device : XC9572XL-5-PC44


   --------------------------------  
  /6  5  4  3  2  1  44 43 42 41 40 \
 | 7                             39 | 
 | 8                             38 | 
 | 9                             37 | 
 | 10                            36 | 
 | 11        XC9572XL-5-PC44     35 | 
 | 12                            34 | 
 | 13                            33 | 
 | 14                            32 | 
 | 15                            31 | 
 | 16                            30 | 
 | 17                            29 | 
 \ 18 19 20 21 22 23 24 25 26 27 28 /
   --------------------------------  


Pin Signal                         Pin Signal                        
No. Name                           No. Name                          
  1 send                             23 GND                           
  2 KPR                              24 KPR                           
  3 KPR                              25 KPR                           
  4 KPR                              26 KPR                           
  5 clk                              27 KPR                           
  6 KPR                              28 sendDone                      
  7 KPR                              29 lastKey                       
  8 KPR                              30 TDO                           
  9 KPR                              31 GND                           
 10 GND                              32 VCC                           
 11 rand                             33 KPR                           
 12 KPR                              34 timeout                       
 13 rcvDone                          35 nextKey                       
 14 KPR                              36 trig                          
 15 TDI                              37 checkOK                       
 16 TMS                              38 KPR                           
 17 TCK                              39 reset                         
 18 KPR                              40 KPR                           
 19 timerstart                       41 VCC                           
 20 KPR                              42 KPR                           
 21 VCC                              43 KPR                           
 22 KPR                              44 KPR                           


Legend :  NC  = Not Connected, unbonded pin
         PGND = Unused I/O configured as additional Ground pin
         TIE  = Unused I/O floating -- must tie to VCC, GND or other signal
         KPR  = Unused I/O with weak keeper (leave unconnected)
         VCC  = Dedicated Power Pin
         GND  = Dedicated Ground Pin
         TDI  = Test Data In, JTAG pin
         TDO  = Test Data Out, JTAG pin
         TCK  = Test Clock, JTAG pin
         TMS  = Test Mode Select, JTAG pin
  PROHIBITED  = User reserved pin
****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : xc9572xl-5-PC44
Optimization Method                         : SPEED
Multi-Level Logic Optimization              : ON
Ignore Timing Specifications                : OFF
Default Register Power Up Value             : LOW
Keep User Location Constraints              : ON
What-You-See-Is-What-You-Get                : OFF
Exhaustive Fitting                          : OFF
Keep Unused Inputs                          : OFF
Slew Rate                                   : FAST
Power Mode                                  : STD
Ground on Unused IOs                        : OFF
Set I/O Pin Termination                     : KEEPER
Global Clock Optimization                   : ON
Global Set/Reset Optimization               : ON
Global Ouput Enable Optimization            : ON
Input Limit                                 : 54
Pterm Limit                                 : 25
</pre>
<form><span class="pgRef"><table width="90%" align="center"><tr>
<td align="left"><input type="button" onclick="javascript:parent.leftnav.showTop()" onmouseover="window.status='goto top of page'; return true;" onmouseout="window.status=''" value="back to top"></td>
<td align="right"><input type="button" onclick="window.print()" onmouseover="window.status='print page'; return true;" onmouseout="window.status=''" value="print page"></td>
</tr></table></span></form>
</body></html>
