ARM GAS  /tmp/ccvuBsS4.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 6
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"delay.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "../Shared/src/delay.c"
  20              		.section	.text.NVIC_DisableIRQ,"ax",%progbits
  21              		.align	1
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	NVIC_DisableIRQ:
  27              	.LFB96:
  28              		.file 2 "../Shared/Libraries/CMSIS/Include/core_cm4.h"
   1:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /**************************************************************************//**
   2:../Shared/Libraries/CMSIS/Include/core_cm4.h ****  * @file     core_cm4.h
   3:../Shared/Libraries/CMSIS/Include/core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:../Shared/Libraries/CMSIS/Include/core_cm4.h ****  * @version  V2.10
   5:../Shared/Libraries/CMSIS/Include/core_cm4.h ****  * @date     19. July 2011
   6:../Shared/Libraries/CMSIS/Include/core_cm4.h ****  *
   7:../Shared/Libraries/CMSIS/Include/core_cm4.h ****  * @note
   8:../Shared/Libraries/CMSIS/Include/core_cm4.h ****  * Copyright (C) 2009-2011 ARM Limited. All rights reserved.
   9:../Shared/Libraries/CMSIS/Include/core_cm4.h ****  *
  10:../Shared/Libraries/CMSIS/Include/core_cm4.h ****  * @par
  11:../Shared/Libraries/CMSIS/Include/core_cm4.h ****  * ARM Limited (ARM) is supplying this software for use with Cortex-M
  12:../Shared/Libraries/CMSIS/Include/core_cm4.h ****  * processor based microcontrollers.  This file can be freely distributed
  13:../Shared/Libraries/CMSIS/Include/core_cm4.h ****  * within development tools that are supporting such ARM based processors.
  14:../Shared/Libraries/CMSIS/Include/core_cm4.h ****  *
  15:../Shared/Libraries/CMSIS/Include/core_cm4.h ****  * @par
  16:../Shared/Libraries/CMSIS/Include/core_cm4.h ****  * THIS SOFTWARE IS PROVIDED "AS IS".  NO WARRANTIES, WHETHER EXPRESS, IMPLIED
  17:../Shared/Libraries/CMSIS/Include/core_cm4.h ****  * OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF
  18:../Shared/Libraries/CMSIS/Include/core_cm4.h ****  * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE.
  19:../Shared/Libraries/CMSIS/Include/core_cm4.h ****  * ARM SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, OR
  20:../Shared/Libraries/CMSIS/Include/core_cm4.h ****  * CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.
  21:../Shared/Libraries/CMSIS/Include/core_cm4.h ****  *
  22:../Shared/Libraries/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
  23:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #if defined ( __ICCARM__ )
  24:../Shared/Libraries/CMSIS/Include/core_cm4.h ****  #pragma system_include  /* treat file as system include file for MISRA check */
  25:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #endif
  26:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
  27:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
  28:../Shared/Libraries/CMSIS/Include/core_cm4.h ****  extern "C" {
  29:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #endif
  30:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
ARM GAS  /tmp/ccvuBsS4.s 			page 2


  31:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  32:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define __CORE_CM4_H_GENERIC
  33:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
  34:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
  35:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /** \mainpage CMSIS Cortex-M4
  36:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
  37:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   This documentation describes the CMSIS Cortex-M Core Peripheral Access Layer.
  38:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   It consists of:
  39:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
  40:../Shared/Libraries/CMSIS/Include/core_cm4.h ****      - Cortex-M Core Register Definitions
  41:../Shared/Libraries/CMSIS/Include/core_cm4.h ****      - Cortex-M functions
  42:../Shared/Libraries/CMSIS/Include/core_cm4.h ****      - Cortex-M instructions
  43:../Shared/Libraries/CMSIS/Include/core_cm4.h ****      - Cortex-M SIMD instructions
  44:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
  45:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   The CMSIS Cortex-M4 Core Peripheral Access Layer contains C and assembly functions that ease
  46:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   access to the Cortex-M Core
  47:../Shared/Libraries/CMSIS/Include/core_cm4.h ****  */
  48:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
  49:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /** \defgroup CMSIS_MISRA_Exceptions  CMSIS MISRA-C:2004 Compliance Exceptions
  50:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   CMSIS violates following MISRA-C2004 Rules:
  51:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   
  52:../Shared/Libraries/CMSIS/Include/core_cm4.h ****    - Violates MISRA 2004 Required Rule 8.5, object/function definition in header file.<br>
  53:../Shared/Libraries/CMSIS/Include/core_cm4.h ****      Function definitions in header files are used to allow 'inlining'. 
  54:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
  55:../Shared/Libraries/CMSIS/Include/core_cm4.h ****    - Violates MISRA 2004 Required Rule 18.4, declaration of union type or object of union type: '{.
  56:../Shared/Libraries/CMSIS/Include/core_cm4.h ****      Unions are used for effective representation of core registers.
  57:../Shared/Libraries/CMSIS/Include/core_cm4.h ****    
  58:../Shared/Libraries/CMSIS/Include/core_cm4.h ****    - Violates MISRA 2004 Advisory Rule 19.7, Function-like macro defined.<br>
  59:../Shared/Libraries/CMSIS/Include/core_cm4.h ****      Function-like macros are used to allow more efficient code. 
  60:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
  61:../Shared/Libraries/CMSIS/Include/core_cm4.h ****  */
  62:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
  63:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
  64:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /*******************************************************************************
  65:../Shared/Libraries/CMSIS/Include/core_cm4.h ****  *                 CMSIS definitions
  66:../Shared/Libraries/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
  67:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /** \defgroup CMSIS_core_definitions CMSIS Core Definitions
  68:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   This file defines all structures and symbols for CMSIS core:
  69:../Shared/Libraries/CMSIS/Include/core_cm4.h ****    - CMSIS version number
  70:../Shared/Libraries/CMSIS/Include/core_cm4.h ****    - Cortex-M core
  71:../Shared/Libraries/CMSIS/Include/core_cm4.h ****    - Cortex-M core Revision Number
  72:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   @{
  73:../Shared/Libraries/CMSIS/Include/core_cm4.h ****  */
  74:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
  75:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /*  CMSIS CM4 definitions */
  76:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (0x02)                                                       /*!<
  77:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (0x10)                                                       /*!<
  78:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16) | __CM4_CMSIS_VERSION_SUB) /*!<
  79:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
  80:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define __CORTEX_M                (0x04)                                                       /*!<
  81:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
  82:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
  83:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #if   defined ( __CC_ARM )
  84:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
  85:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
  86:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
  87:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #elif defined ( __ICCARM__ )
ARM GAS  /tmp/ccvuBsS4.s 			page 3


  88:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   #define __ASM           __asm                                       /*!< asm keyword for IAR Comp
  89:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   #define __INLINE        inline                                      /*!< inline keyword for IAR C
  90:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
  91:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #elif defined ( __GNUC__ )
  92:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for GNU Comp
  93:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for GNU C
  94:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
  95:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #elif defined ( __TASKING__ )
  96:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for TASKING 
  97:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for TASKI
  98:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
  99:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #endif
 100:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 101:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /*!< __FPU_USED to be checked prior to making use of FPU specific registers and functions */
 102:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #if defined ( __CC_ARM )
 103:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   #if defined __TARGET_FPU_VFP
 104:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     #if (__FPU_PRESENT == 1)
 105:../Shared/Libraries/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1
 106:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     #else
 107:../Shared/Libraries/CMSIS/Include/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 108:../Shared/Libraries/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0
 109:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     #endif
 110:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   #else
 111:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0
 112:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   #endif
 113:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 114:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #elif defined ( __ICCARM__ )
 115:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   #if defined __ARMVFP__
 116:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     #if (__FPU_PRESENT == 1)
 117:../Shared/Libraries/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1
 118:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     #else
 119:../Shared/Libraries/CMSIS/Include/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 120:../Shared/Libraries/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0
 121:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     #endif
 122:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   #else
 123:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0
 124:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   #endif
 125:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 126:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #elif defined ( __GNUC__ )
 127:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 128:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     #if (__FPU_PRESENT == 1)
 129:../Shared/Libraries/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1
 130:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     #else
 131:../Shared/Libraries/CMSIS/Include/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 132:../Shared/Libraries/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0
 133:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     #endif
 134:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   #else
 135:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0
 136:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   #endif
 137:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 138:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #elif defined ( __TASKING__ )
 139:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     /* add preprocessor checks to define __FPU_USED */
 140:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0
 141:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #endif
 142:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 143:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #include <stdint.h>                      /*!< standard types definitions                      */
 144:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #include <core_cmInstr.h>                /*!< Core Instruction Access                         */
ARM GAS  /tmp/ccvuBsS4.s 			page 4


 145:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #include <core_cmFunc.h>                 /*!< Core Function Access                            */
 146:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #include <core_cm4_simd.h>               /*!< Compiler specific SIMD Intrinsics               */
 147:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 148:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 149:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 150:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #ifndef __CMSIS_GENERIC
 151:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 152:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 153:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 154:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 155:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /* check device defines and use defaults */
 156:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 157:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   #ifndef __CM4_REV
 158:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     #define __CM4_REV               0x0000
 159:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 160:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   #endif
 161:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 162:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   #ifndef __FPU_PRESENT
 163:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     #define __FPU_PRESENT             0
 164:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 165:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   #endif
 166:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 167:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   #ifndef __MPU_PRESENT
 168:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     #define __MPU_PRESENT             0
 169:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 170:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   #endif
 171:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 172:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 173:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     #define __NVIC_PRIO_BITS          4
 174:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 175:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   #endif
 176:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 177:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 178:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     #define __Vendor_SysTickConfig    0
 179:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 180:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   #endif
 181:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #endif
 182:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 183:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 184:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 185:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   #define   __I     volatile             /*!< defines 'read only' permissions                 */
 186:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #else
 187:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   #define   __I     volatile const       /*!< defines 'read only' permissions                 */
 188:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #endif
 189:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define     __O     volatile             /*!< defines 'write only' permissions                */
 190:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define     __IO    volatile             /*!< defines 'read / write' permissions              */
 191:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 192:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_core_definitions */
 193:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 194:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 195:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 196:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /*******************************************************************************
 197:../Shared/Libraries/CMSIS/Include/core_cm4.h ****  *                 Register Abstraction
 198:../Shared/Libraries/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
 199:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /** \defgroup CMSIS_core_register CMSIS Core Register
 200:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   Core Register contain:
 201:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   - Core Register
ARM GAS  /tmp/ccvuBsS4.s 			page 5


 202:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   - Core NVIC Register
 203:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   - Core SCB Register
 204:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   - Core SysTick Register
 205:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   - Core Debug Register
 206:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   - Core MPU Register
 207:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   - Core FPU Register
 208:../Shared/Libraries/CMSIS/Include/core_cm4.h **** */
 209:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 210:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /** \ingroup  CMSIS_core_register
 211:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     \defgroup CMSIS_CORE CMSIS Core
 212:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   Type definitions for the Cortex-M Core Registers
 213:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   @{
 214:../Shared/Libraries/CMSIS/Include/core_cm4.h ****  */
 215:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 216:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /** \brief  Union type to access the Application Program Status Register (APSR).
 217:../Shared/Libraries/CMSIS/Include/core_cm4.h ****  */
 218:../Shared/Libraries/CMSIS/Include/core_cm4.h **** typedef union
 219:../Shared/Libraries/CMSIS/Include/core_cm4.h **** {
 220:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   struct
 221:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   {
 222:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #if (__CORTEX_M != 0x04)
 223:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:27;              /*!< bit:  0..26  Reserved                           */
 224:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #else
 225:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved                           */
 226:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags        */
 227:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved                           */
 228:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #endif
 229:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag          */
 230:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag       */
 231:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag          */
 232:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag           */
 233:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag       */
 234:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access                  */
 235:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 236:../Shared/Libraries/CMSIS/Include/core_cm4.h **** } APSR_Type;
 237:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 238:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 239:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /** \brief  Union type to access the Interrupt Program Status Register (IPSR).
 240:../Shared/Libraries/CMSIS/Include/core_cm4.h ****  */
 241:../Shared/Libraries/CMSIS/Include/core_cm4.h **** typedef union
 242:../Shared/Libraries/CMSIS/Include/core_cm4.h **** {
 243:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   struct
 244:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   {
 245:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number                   */
 246:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved                           */
 247:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access                  */
 248:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 249:../Shared/Libraries/CMSIS/Include/core_cm4.h **** } IPSR_Type;
 250:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 251:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 252:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /** \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 253:../Shared/Libraries/CMSIS/Include/core_cm4.h ****  */
 254:../Shared/Libraries/CMSIS/Include/core_cm4.h **** typedef union
 255:../Shared/Libraries/CMSIS/Include/core_cm4.h **** {
 256:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   struct
 257:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   {
 258:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number                   */
ARM GAS  /tmp/ccvuBsS4.s 			page 6


 259:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #if (__CORTEX_M != 0x04)
 260:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:15;              /*!< bit:  9..23  Reserved                           */
 261:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #else
 262:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:7;               /*!< bit:  9..15  Reserved                           */
 263:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags        */
 264:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved                           */
 265:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #endif
 266:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0)          */
 267:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t IT:2;                       /*!< bit: 25..26  saved IT state   (read 0)          */
 268:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag          */
 269:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag       */
 270:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag          */
 271:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag           */
 272:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag       */
 273:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access                  */
 274:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 275:../Shared/Libraries/CMSIS/Include/core_cm4.h **** } xPSR_Type;
 276:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 277:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 278:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /** \brief  Union type to access the Control Registers (CONTROL).
 279:../Shared/Libraries/CMSIS/Include/core_cm4.h ****  */
 280:../Shared/Libraries/CMSIS/Include/core_cm4.h **** typedef union
 281:../Shared/Libraries/CMSIS/Include/core_cm4.h **** {
 282:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   struct
 283:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   {
 284:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 285:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used                   */
 286:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag           */
 287:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved                           */
 288:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access                  */
 289:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 290:../Shared/Libraries/CMSIS/Include/core_cm4.h **** } CONTROL_Type;
 291:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 292:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_CORE */
 293:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 294:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 295:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /** \ingroup  CMSIS_core_register
 296:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     \defgroup CMSIS_NVIC CMSIS NVIC
 297:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   Type definitions for the Cortex-M NVIC Registers
 298:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   @{
 299:../Shared/Libraries/CMSIS/Include/core_cm4.h ****  */
 300:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 301:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /** \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 302:../Shared/Libraries/CMSIS/Include/core_cm4.h ****  */
 303:../Shared/Libraries/CMSIS/Include/core_cm4.h **** typedef struct
 304:../Shared/Libraries/CMSIS/Include/core_cm4.h **** {
 305:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t ISER[8];                 /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register   
 306:../Shared/Libraries/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED0[24];
 307:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t ICER[8];                 /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 308:../Shared/Libraries/CMSIS/Include/core_cm4.h ****        uint32_t RSERVED1[24];
 309:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t ISPR[8];                 /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register  
 310:../Shared/Libraries/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED2[24];
 311:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t ICPR[8];                 /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 312:../Shared/Libraries/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED3[24];
 313:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t IABR[8];                 /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register   
 314:../Shared/Libraries/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED4[56];
 315:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint8_t  IP[240];                 /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
ARM GAS  /tmp/ccvuBsS4.s 			page 7


 316:../Shared/Libraries/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED5[644];
 317:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   __O  uint32_t STIR;                    /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 318:../Shared/Libraries/CMSIS/Include/core_cm4.h **** }  NVIC_Type;
 319:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 320:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 321:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0                                          /*!< STIR: I
 322:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL << NVIC_STIR_INTID_Pos)            /*!< STIR: I
 323:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 324:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_NVIC */
 325:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 326:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 327:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /** \ingroup  CMSIS_core_register
 328:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     \defgroup CMSIS_SCB CMSIS SCB
 329:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   Type definitions for the Cortex-M System Control Block Registers
 330:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   @{
 331:../Shared/Libraries/CMSIS/Include/core_cm4.h ****  */
 332:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 333:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /** \brief  Structure type to access the System Control Block (SCB).
 334:../Shared/Libraries/CMSIS/Include/core_cm4.h ****  */
 335:../Shared/Libraries/CMSIS/Include/core_cm4.h **** typedef struct
 336:../Shared/Libraries/CMSIS/Include/core_cm4.h **** {
 337:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   __I  uint32_t CPUID;                   /*!< Offset: 0x000 (R/ )  CPUID Base Register             
 338:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t ICSR;                    /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 339:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t VTOR;                    /*!< Offset: 0x008 (R/W)  Vector Table Offset Register    
 340:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t AIRCR;                   /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 341:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t SCR;                     /*!< Offset: 0x010 (R/W)  System Control Register         
 342:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t CCR;                     /*!< Offset: 0x014 (R/W)  Configuration Control Register  
 343:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint8_t  SHP[12];                 /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 344:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t SHCSR;                   /*!< Offset: 0x024 (R/W)  System Handler Control and State
 345:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t CFSR;                    /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 346:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t HFSR;                    /*!< Offset: 0x02C (R/W)  HardFault Status Register       
 347:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t DFSR;                    /*!< Offset: 0x030 (R/W)  Debug Fault Status Register     
 348:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t MMFAR;                   /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 349:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t BFAR;                    /*!< Offset: 0x038 (R/W)  BusFault Address Register       
 350:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t AFSR;                    /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 351:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   __I  uint32_t PFR[2];                  /*!< Offset: 0x040 (R/ )  Processor Feature Register      
 352:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   __I  uint32_t DFR;                     /*!< Offset: 0x048 (R/ )  Debug Feature Register          
 353:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   __I  uint32_t ADR;                     /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register      
 354:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   __I  uint32_t MMFR[4];                 /*!< Offset: 0x050 (R/ )  Memory Model Feature Register   
 355:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   __I  uint32_t ISAR[5];                 /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 356:../Shared/Libraries/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED0[5];
 357:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t CPACR;                   /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 358:../Shared/Libraries/CMSIS/Include/core_cm4.h **** } SCB_Type;
 359:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 360:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /* SCB CPUID Register Definitions */
 361:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24                                             /*!< SCB 
 362:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 363:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 364:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20                                             /*!< SCB 
 365:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 366:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 367:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16                                             /*!< SCB 
 368:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 369:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 370:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4                                             /*!< SCB 
 371:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 372:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
ARM GAS  /tmp/ccvuBsS4.s 			page 8


 373:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0                                             /*!< SCB 
 374:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL << SCB_CPUID_REVISION_Pos)              /*!< SCB 
 375:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 376:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 377:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31                                             /*!< SCB 
 378:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 379:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 380:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28                                             /*!< SCB 
 381:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 382:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 383:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27                                             /*!< SCB 
 384:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 385:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 386:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26                                             /*!< SCB 
 387:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 388:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 389:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25                                             /*!< SCB 
 390:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 391:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 392:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23                                             /*!< SCB 
 393:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 394:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 395:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22                                             /*!< SCB 
 396:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 397:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 398:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12                                             /*!< SCB 
 399:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 400:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 401:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11                                             /*!< SCB 
 402:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 403:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 404:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0                                             /*!< SCB 
 405:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL << SCB_ICSR_VECTACTIVE_Pos)           /*!< SCB 
 406:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 407:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 408:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7                                             /*!< SCB 
 409:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 410:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 411:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 412:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16                                             /*!< SCB 
 413:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 414:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 415:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16                                             /*!< SCB 
 416:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 417:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 418:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15                                             /*!< SCB 
 419:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 420:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 421:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8                                             /*!< SCB 
 422:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 423:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 424:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2                                             /*!< SCB 
 425:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 426:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 427:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1                                             /*!< SCB 
 428:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 429:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
ARM GAS  /tmp/ccvuBsS4.s 			page 9


 430:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0                                             /*!< SCB 
 431:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL << SCB_AIRCR_VECTRESET_Pos)               /*!< SCB 
 432:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 433:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /* SCB System Control Register Definitions */
 434:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4                                             /*!< SCB 
 435:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 436:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 437:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2                                             /*!< SCB 
 438:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 439:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 440:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1                                             /*!< SCB 
 441:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 442:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 443:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /* SCB Configuration Control Register Definitions */
 444:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9                                             /*!< SCB 
 445:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 446:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 447:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8                                             /*!< SCB 
 448:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 449:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 450:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4                                             /*!< SCB 
 451:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 452:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 453:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3                                             /*!< SCB 
 454:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 455:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 456:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1                                             /*!< SCB 
 457:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 458:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 459:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0                                             /*!< SCB 
 460:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL << SCB_CCR_NONBASETHRDENA_Pos)            /*!< SCB 
 461:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 462:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 463:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18                                             /*!< SCB 
 464:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 465:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 466:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17                                             /*!< SCB 
 467:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 468:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 469:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16                                             /*!< SCB 
 470:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 471:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 472:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15                                             /*!< SCB 
 473:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 474:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 475:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14                                             /*!< SCB 
 476:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 477:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 478:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13                                             /*!< SCB 
 479:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 480:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 481:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12                                             /*!< SCB 
 482:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 483:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 484:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11                                             /*!< SCB 
 485:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 486:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
ARM GAS  /tmp/ccvuBsS4.s 			page 10


 487:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10                                             /*!< SCB 
 488:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 489:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 490:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8                                             /*!< SCB 
 491:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 492:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 493:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7                                             /*!< SCB 
 494:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 495:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 496:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3                                             /*!< SCB 
 497:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 498:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 499:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1                                             /*!< SCB 
 500:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 501:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 502:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0                                             /*!< SCB 
 503:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL << SCB_SHCSR_MEMFAULTACT_Pos)             /*!< SCB 
 504:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 505:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /* SCB Configurable Fault Status Registers Definitions */
 506:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16                                             /*!< SCB 
 507:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 508:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 509:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8                                             /*!< SCB 
 510:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 511:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 512:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0                                             /*!< SCB 
 513:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL << SCB_CFSR_MEMFAULTSR_Pos)            /*!< SCB 
 514:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 515:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /* SCB Hard Fault Status Registers Definitions */
 516:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31                                             /*!< SCB 
 517:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 518:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 519:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30                                             /*!< SCB 
 520:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 521:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 522:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1                                             /*!< SCB 
 523:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 524:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 525:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 526:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4                                             /*!< SCB 
 527:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 528:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 529:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3                                             /*!< SCB 
 530:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 531:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 532:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2                                             /*!< SCB 
 533:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 534:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 535:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1                                             /*!< SCB 
 536:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 537:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 538:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0                                             /*!< SCB 
 539:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL << SCB_DFSR_HALTED_Pos)                   /*!< SCB 
 540:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 541:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SCB */
 542:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 543:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
ARM GAS  /tmp/ccvuBsS4.s 			page 11


 544:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /** \ingroup  CMSIS_core_register
 545:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     \defgroup CMSIS_SCnSCB CMSIS System Control and ID Register not in the SCB
 546:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   Type definitions for the Cortex-M System Control and ID Register not in the SCB
 547:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   @{
 548:../Shared/Libraries/CMSIS/Include/core_cm4.h ****  */
 549:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 550:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /** \brief  Structure type to access the System Control and ID Register not in the SCB.
 551:../Shared/Libraries/CMSIS/Include/core_cm4.h ****  */
 552:../Shared/Libraries/CMSIS/Include/core_cm4.h **** typedef struct
 553:../Shared/Libraries/CMSIS/Include/core_cm4.h **** {
 554:../Shared/Libraries/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED0[1];
 555:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   __I  uint32_t ICTR;                    /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 556:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t ACTLR;                   /*!< Offset: 0x008 (R/W)  Auxiliary Control Register      
 557:../Shared/Libraries/CMSIS/Include/core_cm4.h **** } SCnSCB_Type;
 558:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 559:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 560:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0                                          /*!< ICTR: I
 561:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL << SCnSCB_ICTR_INTLINESNUM_Pos)      /*!< ICTR: I
 562:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 563:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /* Auxiliary Control Register Definitions */
 564:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9                                          /*!< ACTLR: 
 565:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 566:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 567:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8                                          /*!< ACTLR: 
 568:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 569:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 570:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2                                          /*!< ACTLR: 
 571:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 572:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 573:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1                                          /*!< ACTLR: 
 574:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 575:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 576:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0                                          /*!< ACTLR: 
 577:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL << SCnSCB_ACTLR_DISMCYCINT_Pos)        /*!< ACTLR: 
 578:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 579:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 580:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 581:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 582:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /** \ingroup  CMSIS_core_register
 583:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     \defgroup CMSIS_SysTick CMSIS SysTick
 584:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   Type definitions for the Cortex-M System Timer Registers
 585:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   @{
 586:../Shared/Libraries/CMSIS/Include/core_cm4.h ****  */
 587:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 588:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /** \brief  Structure type to access the System Timer (SysTick).
 589:../Shared/Libraries/CMSIS/Include/core_cm4.h ****  */
 590:../Shared/Libraries/CMSIS/Include/core_cm4.h **** typedef struct
 591:../Shared/Libraries/CMSIS/Include/core_cm4.h **** {
 592:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t CTRL;                    /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 593:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t LOAD;                    /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register   
 594:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t VAL;                     /*!< Offset: 0x008 (R/W)  SysTick Current Value Register  
 595:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   __I  uint32_t CALIB;                   /*!< Offset: 0x00C (R/ )  SysTick Calibration Register    
 596:../Shared/Libraries/CMSIS/Include/core_cm4.h **** } SysTick_Type;
 597:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 598:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /* SysTick Control / Status Register Definitions */
 599:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16                                             /*!< SysT
 600:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
ARM GAS  /tmp/ccvuBsS4.s 			page 12


 601:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 602:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2                                             /*!< SysT
 603:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 604:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 605:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1                                             /*!< SysT
 606:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 607:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 608:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0                                             /*!< SysT
 609:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL << SysTick_CTRL_ENABLE_Pos)               /*!< SysT
 610:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 611:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /* SysTick Reload Register Definitions */
 612:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0                                             /*!< SysT
 613:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL << SysTick_LOAD_RELOAD_Pos)        /*!< SysT
 614:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 615:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /* SysTick Current Register Definitions */
 616:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0                                             /*!< SysT
 617:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL << SysTick_VAL_CURRENT_Pos)        /*!< SysT
 618:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 619:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /* SysTick Calibration Register Definitions */
 620:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31                                             /*!< SysT
 621:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 622:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 623:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30                                             /*!< SysT
 624:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 625:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 626:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0                                             /*!< SysT
 627:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL << SysTick_VAL_CURRENT_Pos)        /*!< SysT
 628:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 629:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SysTick */
 630:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 631:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 632:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /** \ingroup  CMSIS_core_register
 633:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     \defgroup CMSIS_ITM CMSIS ITM
 634:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   Type definitions for the Cortex-M Instrumentation Trace Macrocell (ITM)
 635:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   @{
 636:../Shared/Libraries/CMSIS/Include/core_cm4.h ****  */
 637:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 638:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /** \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 639:../Shared/Libraries/CMSIS/Include/core_cm4.h ****  */
 640:../Shared/Libraries/CMSIS/Include/core_cm4.h **** typedef struct
 641:../Shared/Libraries/CMSIS/Include/core_cm4.h **** {
 642:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   __O  union
 643:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   {
 644:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     __O  uint8_t    u8;                  /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit         
 645:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     __O  uint16_t   u16;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit        
 646:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     __O  uint32_t   u32;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit        
 647:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   }  PORT [32];                          /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers     
 648:../Shared/Libraries/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED0[864];
 649:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t TER;                     /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register       
 650:../Shared/Libraries/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED1[15];
 651:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t TPR;                     /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register    
 652:../Shared/Libraries/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED2[15];
 653:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t TCR;                     /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register      
 654:../Shared/Libraries/CMSIS/Include/core_cm4.h **** } ITM_Type;
 655:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 656:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 657:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0                                          /*!< ITM TPR
ARM GAS  /tmp/ccvuBsS4.s 			page 13


 658:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFUL << ITM_TPR_PRIVMASK_Pos)             /*!< ITM TPR
 659:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 660:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /* ITM Trace Control Register Definitions */
 661:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23                                          /*!< ITM TCR
 662:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                   /*!< ITM TCR
 663:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 664:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16                                          /*!< ITM TCR
 665:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)          /*!< ITM TCR
 666:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 667:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10                                          /*!< ITM TCR
 668:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                /*!< ITM TCR
 669:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 670:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8                                          /*!< ITM TCR
 671:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)             /*!< ITM TCR
 672:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 673:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4                                          /*!< ITM TCR
 674:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                 /*!< ITM TCR
 675:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 676:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TXENA_Pos                   3                                          /*!< ITM TCR
 677:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TXENA_Msk                  (1UL << ITM_TCR_TXENA_Pos)                  /*!< ITM TCR
 678:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 679:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2                                          /*!< ITM TCR
 680:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                /*!< ITM TCR
 681:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 682:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1                                          /*!< ITM TCR
 683:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                  /*!< ITM TCR
 684:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 685:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0                                          /*!< ITM TCR
 686:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL << ITM_TCR_ITMENA_Pos)                 /*!< ITM TCR
 687:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 688:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 689:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 690:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 691:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #if (__MPU_PRESENT == 1)
 692:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /** \ingroup  CMSIS_core_register
 693:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     \defgroup CMSIS_MPU CMSIS MPU
 694:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   Type definitions for the Cortex-M Memory Protection Unit (MPU)
 695:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   @{
 696:../Shared/Libraries/CMSIS/Include/core_cm4.h ****  */
 697:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 698:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /** \brief  Structure type to access the Memory Protection Unit (MPU).
 699:../Shared/Libraries/CMSIS/Include/core_cm4.h ****  */
 700:../Shared/Libraries/CMSIS/Include/core_cm4.h **** typedef struct
 701:../Shared/Libraries/CMSIS/Include/core_cm4.h **** {
 702:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   __I  uint32_t TYPE;                    /*!< Offset: 0x000 (R/ )  MPU Type Register               
 703:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t CTRL;                    /*!< Offset: 0x004 (R/W)  MPU Control Register            
 704:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t RNR;                     /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register      
 705:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t RBAR;                    /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
 706:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t RASR;                    /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
 707:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t RBAR_A1;                 /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
 708:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t RASR_A1;                 /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
 709:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t RBAR_A2;                 /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
 710:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t RASR_A2;                 /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
 711:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t RBAR_A3;                 /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
 712:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t RASR_A3;                 /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
 713:../Shared/Libraries/CMSIS/Include/core_cm4.h **** } MPU_Type;
 714:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
ARM GAS  /tmp/ccvuBsS4.s 			page 14


 715:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /* MPU Type Register */
 716:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16                                             /*!< MPU 
 717:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
 718:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 719:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8                                             /*!< MPU 
 720:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
 721:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 722:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0                                             /*!< MPU 
 723:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL << MPU_TYPE_SEPARATE_Pos)                 /*!< MPU 
 724:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 725:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /* MPU Control Register */
 726:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2                                             /*!< MPU 
 727:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
 728:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 729:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1                                             /*!< MPU 
 730:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
 731:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 732:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0                                             /*!< MPU 
 733:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL << MPU_CTRL_ENABLE_Pos)                   /*!< MPU 
 734:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 735:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /* MPU Region Number Register */
 736:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_RNR_REGION_Pos                  0                                             /*!< MPU 
 737:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL << MPU_RNR_REGION_Pos)                 /*!< MPU 
 738:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 739:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /* MPU Region Base Address Register */
 740:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5                                             /*!< MPU 
 741:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
 742:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 743:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4                                             /*!< MPU 
 744:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
 745:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 746:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0                                             /*!< MPU 
 747:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL << MPU_RBAR_REGION_Pos)                 /*!< MPU 
 748:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 749:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /* MPU Region Attribute and Size Register */
 750:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16                                             /*!< MPU 
 751:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
 752:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 753:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SRD_Pos                    8                                             /*!< MPU 
 754:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
 755:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 756:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1                                             /*!< MPU 
 757:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
 758:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 759:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0                                             /*!< MPU 
 760:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL << MPU_RASR_ENABLE_Pos)                   /*!< MPU 
 761:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 762:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_MPU */
 763:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #endif
 764:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 765:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 766:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #if (__FPU_PRESENT == 1)
 767:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /** \ingroup  CMSIS_core_register
 768:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     \defgroup CMSIS_FPU CMSIS FPU
 769:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   Type definitions for the Cortex-M Floating Point Unit (FPU)
 770:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   @{
 771:../Shared/Libraries/CMSIS/Include/core_cm4.h ****  */
ARM GAS  /tmp/ccvuBsS4.s 			page 15


 772:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 773:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /** \brief  Structure type to access the Floating Point Unit (FPU).
 774:../Shared/Libraries/CMSIS/Include/core_cm4.h ****  */
 775:../Shared/Libraries/CMSIS/Include/core_cm4.h **** typedef struct
 776:../Shared/Libraries/CMSIS/Include/core_cm4.h **** {
 777:../Shared/Libraries/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED0[1];
 778:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t FPCCR;                   /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
 779:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t FPCAR;                   /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
 780:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t FPDSCR;                  /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
 781:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   __I  uint32_t MVFR0;                   /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
 782:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   __I  uint32_t MVFR1;                   /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
 783:../Shared/Libraries/CMSIS/Include/core_cm4.h **** } FPU_Type;
 784:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 785:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /* Floating-Point Context Control Register */
 786:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31                                             /*!< FPCC
 787:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
 788:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 789:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30                                             /*!< FPCC
 790:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
 791:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 792:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8                                             /*!< FPCC
 793:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
 794:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 795:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6                                             /*!< FPCC
 796:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
 797:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 798:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5                                             /*!< FPCC
 799:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
 800:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 801:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4                                             /*!< FPCC
 802:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
 803:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 804:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3                                             /*!< FPCC
 805:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
 806:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 807:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1                                             /*!< FPCC
 808:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
 809:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 810:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0                                             /*!< FPCC
 811:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL << FPU_FPCCR_LSPACT_Pos)                  /*!< FPCC
 812:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 813:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /* Floating-Point Context Address Register */
 814:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3                                             /*!< FPCA
 815:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
 816:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 817:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /* Floating-Point Default Status Control Register */
 818:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26                                             /*!< FPDS
 819:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
 820:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 821:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25                                             /*!< FPDS
 822:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
 823:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 824:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24                                             /*!< FPDS
 825:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
 826:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 827:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22                                             /*!< FPDS
 828:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
ARM GAS  /tmp/ccvuBsS4.s 			page 16


 829:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 830:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /* Media and FP Feature Register 0 */
 831:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28                                             /*!< MVFR
 832:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
 833:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 834:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24                                             /*!< MVFR
 835:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
 836:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 837:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20                                             /*!< MVFR
 838:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
 839:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 840:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16                                             /*!< MVFR
 841:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
 842:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 843:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12                                             /*!< MVFR
 844:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
 845:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 846:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8                                             /*!< MVFR
 847:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
 848:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 849:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4                                             /*!< MVFR
 850:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
 851:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 852:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0                                             /*!< MVFR
 853:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL << FPU_MVFR0_A_SIMD_registers_Pos)      /*!< MVFR
 854:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 855:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /* Media and FP Feature Register 1 */
 856:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28                                             /*!< MVFR
 857:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
 858:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 859:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24                                             /*!< MVFR
 860:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
 861:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 862:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4                                             /*!< MVFR
 863:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
 864:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 865:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0                                             /*!< MVFR
 866:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL << FPU_MVFR1_FtZ_mode_Pos)              /*!< MVFR
 867:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 868:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_FPU */
 869:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #endif
 870:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 871:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 872:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /** \ingroup  CMSIS_core_register
 873:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     \defgroup CMSIS_CoreDebug CMSIS Core Debug
 874:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   Type definitions for the Cortex-M Core Debug Registers
 875:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   @{
 876:../Shared/Libraries/CMSIS/Include/core_cm4.h ****  */
 877:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 878:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /** \brief  Structure type to access the Core Debug Register (CoreDebug).
 879:../Shared/Libraries/CMSIS/Include/core_cm4.h ****  */
 880:../Shared/Libraries/CMSIS/Include/core_cm4.h **** typedef struct
 881:../Shared/Libraries/CMSIS/Include/core_cm4.h **** {
 882:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t DHCSR;                   /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
 883:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   __O  uint32_t DCRSR;                   /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
 884:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t DCRDR;                   /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
 885:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t DEMCR;                   /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
ARM GAS  /tmp/ccvuBsS4.s 			page 17


 886:../Shared/Libraries/CMSIS/Include/core_cm4.h **** } CoreDebug_Type;
 887:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 888:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /* Debug Halting Control and Status Register */
 889:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16                                             /*!< Core
 890:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
 891:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 892:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25                                             /*!< Core
 893:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
 894:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 895:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24                                             /*!< Core
 896:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
 897:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 898:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19                                             /*!< Core
 899:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
 900:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 901:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18                                             /*!< Core
 902:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
 903:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 904:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17                                             /*!< Core
 905:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
 906:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 907:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16                                             /*!< Core
 908:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
 909:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 910:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5                                             /*!< Core
 911:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
 912:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 913:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3                                             /*!< Core
 914:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
 915:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 916:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2                                             /*!< Core
 917:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
 918:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 919:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1                                             /*!< Core
 920:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
 921:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 922:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0                                             /*!< Core
 923:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL << CoreDebug_DHCSR_C_DEBUGEN_Pos)         /*!< Core
 924:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 925:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /* Debug Core Register Selector Register */
 926:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16                                             /*!< Core
 927:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
 928:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 929:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0                                             /*!< Core
 930:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL << CoreDebug_DCRSR_REGSEL_Pos)         /*!< Core
 931:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 932:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /* Debug Exception and Monitor Control Register */
 933:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24                                             /*!< Core
 934:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
 935:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 936:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19                                             /*!< Core
 937:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
 938:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 939:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18                                             /*!< Core
 940:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
 941:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 942:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17                                             /*!< Core
ARM GAS  /tmp/ccvuBsS4.s 			page 18


 943:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
 944:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 945:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16                                             /*!< Core
 946:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
 947:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 948:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10                                             /*!< Core
 949:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
 950:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 951:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9                                             /*!< Core
 952:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
 953:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 954:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8                                             /*!< Core
 955:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
 956:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 957:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7                                             /*!< Core
 958:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
 959:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 960:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6                                             /*!< Core
 961:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
 962:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 963:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5                                             /*!< Core
 964:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
 965:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 966:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4                                             /*!< Core
 967:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
 968:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 969:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0                                             /*!< Core
 970:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL << CoreDebug_DEMCR_VC_CORERESET_Pos)      /*!< Core
 971:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 972:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
 973:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 974:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 975:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /** \ingroup  CMSIS_core_register
 976:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   @{
 977:../Shared/Libraries/CMSIS/Include/core_cm4.h ****  */
 978:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 979:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /* Memory mapping of Cortex-M4 Hardware */
 980:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
 981:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address        
 982:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
 983:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address    
 984:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address       
 985:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
 986:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 987:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
 988:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
 989:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
 990:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
 991:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
 992:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
 993:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 994:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #if (__MPU_PRESENT == 1)
 995:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit  
 996:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit  
 997:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #endif
 998:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 999:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #if (__FPU_PRESENT == 1)
ARM GAS  /tmp/ccvuBsS4.s 			page 19


1000:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   #define FPU_BASE          (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit     
1001:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   #define FPU               ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit     
1002:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #endif
1003:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
1004:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /*@} */
1005:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
1006:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
1007:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
1008:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /*******************************************************************************
1009:../Shared/Libraries/CMSIS/Include/core_cm4.h ****  *                Hardware Abstraction Layer
1010:../Shared/Libraries/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
1011:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /** \defgroup CMSIS_Core_FunctionInterface CMSIS Core Function Interface
1012:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   Core Function Interface contains:
1013:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   - Core NVIC Functions
1014:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   - Core SysTick Functions
1015:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   - Core Debug Functions
1016:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   - Core Register Access Functions
1017:../Shared/Libraries/CMSIS/Include/core_cm4.h **** */
1018:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
1019:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
1020:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
1021:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1022:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /** \ingroup  CMSIS_Core_FunctionInterface
1023:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     \defgroup CMSIS_Core_NVICFunctions CMSIS Core NVIC Functions
1024:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   @{
1025:../Shared/Libraries/CMSIS/Include/core_cm4.h ****  */
1026:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
1027:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /** \brief  Set Priority Grouping
1028:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
1029:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   This function sets the priority grouping field using the required unlock sequence.
1030:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1031:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   Only values from 0..7 are used.
1032:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   In case of a conflict between priority grouping and available
1033:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
1034:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
1035:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     \param [in]      PriorityGroup  Priority grouping field
1036:../Shared/Libraries/CMSIS/Include/core_cm4.h ****  */
1037:../Shared/Libraries/CMSIS/Include/core_cm4.h **** static __INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1038:../Shared/Libraries/CMSIS/Include/core_cm4.h **** {
1039:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   uint32_t reg_value;
1040:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 a
1041:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
1042:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1043:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to chan
1044:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   reg_value  =  (reg_value                                 |
1045:../Shared/Libraries/CMSIS/Include/core_cm4.h ****                 ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
1046:../Shared/Libraries/CMSIS/Include/core_cm4.h ****                 (PriorityGroupTmp << 8));                                     /* Insert write key a
1047:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   SCB->AIRCR =  reg_value;
1048:../Shared/Libraries/CMSIS/Include/core_cm4.h **** }
1049:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
1050:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
1051:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /** \brief  Get Priority Grouping
1052:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
1053:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   This function gets the priority grouping from NVIC Interrupt Controller.
1054:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   Priority grouping is SCB->AIRCR [10:8] PRIGROUP field.
1055:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
1056:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     \return                Priority grouping field
ARM GAS  /tmp/ccvuBsS4.s 			page 20


1057:../Shared/Libraries/CMSIS/Include/core_cm4.h ****  */
1058:../Shared/Libraries/CMSIS/Include/core_cm4.h **** static __INLINE uint32_t NVIC_GetPriorityGrouping(void)
1059:../Shared/Libraries/CMSIS/Include/core_cm4.h **** {
1060:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   return ((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos);   /* read priority grou
1061:../Shared/Libraries/CMSIS/Include/core_cm4.h **** }
1062:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
1063:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
1064:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /** \brief  Enable External Interrupt
1065:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
1066:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     This function enables a device specific interrupt in the NVIC interrupt controller.
1067:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     The interrupt number cannot be a negative value.
1068:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
1069:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     \param [in]      IRQn  Number of the external interrupt to enable
1070:../Shared/Libraries/CMSIS/Include/core_cm4.h ****  */
1071:../Shared/Libraries/CMSIS/Include/core_cm4.h **** static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
1072:../Shared/Libraries/CMSIS/Include/core_cm4.h **** {
1073:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
1074:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32
1075:../Shared/Libraries/CMSIS/Include/core_cm4.h **** }
1076:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
1077:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
1078:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /** \brief  Disable External Interrupt
1079:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
1080:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     This function disables a device specific interrupt in the NVIC interrupt controller.
1081:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     The interrupt number cannot be a negative value.
1082:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
1083:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     \param [in]      IRQn  Number of the external interrupt to disable
1084:../Shared/Libraries/CMSIS/Include/core_cm4.h ****  */
1085:../Shared/Libraries/CMSIS/Include/core_cm4.h **** static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
1086:../Shared/Libraries/CMSIS/Include/core_cm4.h **** {
  29              		.loc 2 1086 1
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 1, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  34 0000 80B4     		push	{r7}
  35              	.LCFI0:
  36              		.cfi_def_cfa_offset 4
  37              		.cfi_offset 7, -4
  38 0002 83B0     		sub	sp, sp, #12
  39              	.LCFI1:
  40              		.cfi_def_cfa_offset 16
  41 0004 00AF     		add	r7, sp, #0
  42              	.LCFI2:
  43              		.cfi_def_cfa_register 7
  44 0006 0346     		mov	r3, r0
  45 0008 FB71     		strb	r3, [r7, #7]
1087:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
  46              		.loc 2 1087 65
  47 000a FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
  48 000c 03F01F03 		and	r3, r3, #31
  49              		.loc 2 1087 44
  50 0010 0122     		movs	r2, #1
  51 0012 02FA03F1 		lsl	r1, r2, r3
  52              		.loc 2 1087 7
  53 0016 064A     		ldr	r2, .L2
  54              		.loc 2 1087 15
ARM GAS  /tmp/ccvuBsS4.s 			page 21


  55 0018 97F90730 		ldrsb	r3, [r7, #7]
  56              		.loc 2 1087 32
  57 001c 5B09     		lsrs	r3, r3, #5
  58              		.loc 2 1087 39
  59 001e 2033     		adds	r3, r3, #32
  60 0020 42F82310 		str	r1, [r2, r3, lsl #2]
1088:../Shared/Libraries/CMSIS/Include/core_cm4.h **** }
  61              		.loc 2 1088 1
  62 0024 00BF     		nop
  63 0026 0C37     		adds	r7, r7, #12
  64              	.LCFI3:
  65              		.cfi_def_cfa_offset 4
  66 0028 BD46     		mov	sp, r7
  67              	.LCFI4:
  68              		.cfi_def_cfa_register 13
  69              		@ sp needed
  70 002a 5DF8047B 		ldr	r7, [sp], #4
  71              	.LCFI5:
  72              		.cfi_restore 7
  73              		.cfi_def_cfa_offset 0
  74 002e 7047     		bx	lr
  75              	.L3:
  76              		.align	2
  77              	.L2:
  78 0030 00E100E0 		.word	-536813312
  79              		.cfi_endproc
  80              	.LFE96:
  82              		.section	.text.NVIC_SetPriority,"ax",%progbits
  83              		.align	1
  84              		.syntax unified
  85              		.thumb
  86              		.thumb_func
  88              	NVIC_SetPriority:
  89              	.LFB101:
1089:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
1090:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
1091:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /** \brief  Get Pending Interrupt
1092:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
1093:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     This function reads the pending register in the NVIC and returns the pending bit
1094:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     for the specified interrupt.
1095:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
1096:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     \param [in]      IRQn  Number of the interrupt for get pending
1097:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     \return             0  Interrupt status is not pending
1098:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     \return             1  Interrupt status is pending
1099:../Shared/Libraries/CMSIS/Include/core_cm4.h ****  */
1100:../Shared/Libraries/CMSIS/Include/core_cm4.h **** static __INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)
1101:../Shared/Libraries/CMSIS/Include/core_cm4.h **** {
1102:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   return((uint32_t) ((NVIC->ISPR[(uint32_t)(IRQn) >> 5] & (1 << ((uint32_t)(IRQn) & 0x1F)))?1:0)); 
1103:../Shared/Libraries/CMSIS/Include/core_cm4.h **** }
1104:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
1105:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
1106:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /** \brief  Set Pending Interrupt
1107:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
1108:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     This function sets the pending bit for the specified interrupt.
1109:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     The interrupt number cannot be a negative value.
1110:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
1111:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     \param [in]      IRQn  Number of the interrupt for set pending
ARM GAS  /tmp/ccvuBsS4.s 			page 22


1112:../Shared/Libraries/CMSIS/Include/core_cm4.h ****  */
1113:../Shared/Libraries/CMSIS/Include/core_cm4.h **** static __INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)
1114:../Shared/Libraries/CMSIS/Include/core_cm4.h **** {
1115:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   NVIC->ISPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* set interrupt pending 
1116:../Shared/Libraries/CMSIS/Include/core_cm4.h **** }
1117:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
1118:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
1119:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /** \brief  Clear Pending Interrupt
1120:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
1121:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     This function clears the pending bit for the specified interrupt.
1122:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     The interrupt number cannot be a negative value.
1123:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
1124:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     \param [in]      IRQn  Number of the interrupt for clear pending
1125:../Shared/Libraries/CMSIS/Include/core_cm4.h ****  */
1126:../Shared/Libraries/CMSIS/Include/core_cm4.h **** static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1127:../Shared/Libraries/CMSIS/Include/core_cm4.h **** {
1128:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrup
1129:../Shared/Libraries/CMSIS/Include/core_cm4.h **** }
1130:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
1131:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
1132:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /** \brief  Get Active Interrupt
1133:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
1134:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     This function reads the active register in NVIC and returns the active bit.
1135:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     \param [in]      IRQn  Number of the interrupt for get active
1136:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     \return             0  Interrupt status is not active
1137:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     \return             1  Interrupt status is active
1138:../Shared/Libraries/CMSIS/Include/core_cm4.h ****  */
1139:../Shared/Libraries/CMSIS/Include/core_cm4.h **** static __INLINE uint32_t NVIC_GetActive(IRQn_Type IRQn)
1140:../Shared/Libraries/CMSIS/Include/core_cm4.h **** {
1141:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   return((uint32_t)((NVIC->IABR[(uint32_t)(IRQn) >> 5] & (1 << ((uint32_t)(IRQn) & 0x1F)))?1:0)); /
1142:../Shared/Libraries/CMSIS/Include/core_cm4.h **** }
1143:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
1144:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
1145:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /** \brief  Set Interrupt Priority
1146:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
1147:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     This function sets the priority for the specified interrupt. The interrupt
1148:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     number can be positive to specify an external (device specific)
1149:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     interrupt, or negative to specify an internal (core) interrupt.
1150:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
1151:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     Note: The priority cannot be set for every core interrupt.
1152:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
1153:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     \param [in]      IRQn  Number of the interrupt for set priority
1154:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     \param [in]  priority  Priority to set
1155:../Shared/Libraries/CMSIS/Include/core_cm4.h ****  */
1156:../Shared/Libraries/CMSIS/Include/core_cm4.h **** static __INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
1157:../Shared/Libraries/CMSIS/Include/core_cm4.h **** {
  90              		.loc 2 1157 1
  91              		.cfi_startproc
  92              		@ args = 0, pretend = 0, frame = 8
  93              		@ frame_needed = 1, uses_anonymous_args = 0
  94              		@ link register save eliminated.
  95 0000 80B4     		push	{r7}
  96              	.LCFI6:
  97              		.cfi_def_cfa_offset 4
  98              		.cfi_offset 7, -4
  99 0002 83B0     		sub	sp, sp, #12
 100              	.LCFI7:
ARM GAS  /tmp/ccvuBsS4.s 			page 23


 101              		.cfi_def_cfa_offset 16
 102 0004 00AF     		add	r7, sp, #0
 103              	.LCFI8:
 104              		.cfi_def_cfa_register 7
 105 0006 0346     		mov	r3, r0
 106 0008 3960     		str	r1, [r7]
 107 000a FB71     		strb	r3, [r7, #7]
1158:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   if(IRQn < 0) {
 108              		.loc 2 1158 5
 109 000c 97F90730 		ldrsb	r3, [r7, #7]
 110 0010 002B     		cmp	r3, #0
 111 0012 0BDA     		bge	.L5
1159:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set 
 112              		.loc 2 1159 55
 113 0014 3B68     		ldr	r3, [r7]
 114 0016 DAB2     		uxtb	r2, r3
 115              		.loc 2 1159 8
 116 0018 0C49     		ldr	r1, .L8
 117              		.loc 2 1159 32
 118 001a FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 119 001c 03F00F03 		and	r3, r3, #15
 120              		.loc 2 1159 38
 121 0020 043B     		subs	r3, r3, #4
 122              		.loc 2 1159 55
 123 0022 1201     		lsls	r2, r2, #4
 124 0024 D2B2     		uxtb	r2, r2
 125              		.loc 2 1159 42
 126 0026 0B44     		add	r3, r3, r1
 127 0028 1A76     		strb	r2, [r3, #24]
1160:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   else {
1161:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set 
1162:../Shared/Libraries/CMSIS/Include/core_cm4.h **** }
 128              		.loc 2 1162 1
 129 002a 09E0     		b	.L7
 130              	.L5:
1161:../Shared/Libraries/CMSIS/Include/core_cm4.h **** }
 131              		.loc 2 1161 45
 132 002c 3B68     		ldr	r3, [r7]
 133 002e DAB2     		uxtb	r2, r3
1161:../Shared/Libraries/CMSIS/Include/core_cm4.h **** }
 134              		.loc 2 1161 9
 135 0030 0749     		ldr	r1, .L8+4
1161:../Shared/Libraries/CMSIS/Include/core_cm4.h **** }
 136              		.loc 2 1161 14
 137 0032 97F90730 		ldrsb	r3, [r7, #7]
1161:../Shared/Libraries/CMSIS/Include/core_cm4.h **** }
 138              		.loc 2 1161 45
 139 0036 1201     		lsls	r2, r2, #4
 140 0038 D2B2     		uxtb	r2, r2
1161:../Shared/Libraries/CMSIS/Include/core_cm4.h **** }
 141              		.loc 2 1161 32
 142 003a 0B44     		add	r3, r3, r1
 143 003c 83F80023 		strb	r2, [r3, #768]
 144              	.L7:
 145              		.loc 2 1162 1
 146 0040 00BF     		nop
 147 0042 0C37     		adds	r7, r7, #12
ARM GAS  /tmp/ccvuBsS4.s 			page 24


 148              	.LCFI9:
 149              		.cfi_def_cfa_offset 4
 150 0044 BD46     		mov	sp, r7
 151              	.LCFI10:
 152              		.cfi_def_cfa_register 13
 153              		@ sp needed
 154 0046 5DF8047B 		ldr	r7, [sp], #4
 155              	.LCFI11:
 156              		.cfi_restore 7
 157              		.cfi_def_cfa_offset 0
 158 004a 7047     		bx	lr
 159              	.L9:
 160              		.align	2
 161              	.L8:
 162 004c 00ED00E0 		.word	-536810240
 163 0050 00E100E0 		.word	-536813312
 164              		.cfi_endproc
 165              	.LFE101:
 167              		.section	.text.SysTick_Config,"ax",%progbits
 168              		.align	1
 169              		.syntax unified
 170              		.thumb
 171              		.thumb_func
 173              	SysTick_Config:
 174              	.LFB106:
1163:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
1164:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
1165:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /** \brief  Get Interrupt Priority
1166:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
1167:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     This function reads the priority for the specified interrupt. The interrupt
1168:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     number can be positive to specify an external (device specific)
1169:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     interrupt, or negative to specify an internal (core) interrupt.
1170:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
1171:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     The returned priority value is automatically aligned to the implemented
1172:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     priority bits of the microcontroller.
1173:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
1174:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     \param [in]   IRQn  Number of the interrupt for get priority
1175:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     \return             Interrupt Priority
1176:../Shared/Libraries/CMSIS/Include/core_cm4.h ****  */
1177:../Shared/Libraries/CMSIS/Include/core_cm4.h **** static __INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn)
1178:../Shared/Libraries/CMSIS/Include/core_cm4.h **** {
1179:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
1180:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   if(IRQn < 0) {
1181:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     return((uint32_t)(SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] >> (8 - __NVIC_PRIO_BITS)));  } /* get p
1182:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   else {
1183:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     return((uint32_t)(NVIC->IP[(uint32_t)(IRQn)]           >> (8 - __NVIC_PRIO_BITS)));  } /* get p
1184:../Shared/Libraries/CMSIS/Include/core_cm4.h **** }
1185:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
1186:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
1187:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /** \brief  Encode Priority
1188:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
1189:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     This function encodes the priority for an interrupt with the given priority group,
1190:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     preemptive priority value and sub priority value.
1191:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     In case of a conflict between priority grouping and available
1192:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     priority bits (__NVIC_PRIO_BITS) the samllest possible priority group is set.
1193:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
1194:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     The returned priority value can be used for NVIC_SetPriority(...) function
ARM GAS  /tmp/ccvuBsS4.s 			page 25


1195:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
1196:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     \param [in]     PriorityGroup  Used priority group
1197:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     \param [in]   PreemptPriority  Preemptive priority value (starting from 0)
1198:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     \param [in]       SubPriority  Sub priority value (starting from 0)
1199:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     \return                        Encoded priority for the interrupt
1200:../Shared/Libraries/CMSIS/Include/core_cm4.h ****  */
1201:../Shared/Libraries/CMSIS/Include/core_cm4.h **** static __INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uin
1202:../Shared/Libraries/CMSIS/Include/core_cm4.h **** {
1203:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & 0x07);          /* only values 0..7 are used        
1204:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   uint32_t PreemptPriorityBits;
1205:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   uint32_t SubPriorityBits;
1206:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
1207:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - Priori
1208:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __
1209:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
1210:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   return (
1211:../Shared/Libraries/CMSIS/Include/core_cm4.h ****            ((PreemptPriority & ((1 << (PreemptPriorityBits)) - 1)) << SubPriorityBits) |
1212:../Shared/Libraries/CMSIS/Include/core_cm4.h ****            ((SubPriority     & ((1 << (SubPriorityBits    )) - 1)))
1213:../Shared/Libraries/CMSIS/Include/core_cm4.h ****          );
1214:../Shared/Libraries/CMSIS/Include/core_cm4.h **** }
1215:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
1216:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
1217:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /** \brief  Decode Priority
1218:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
1219:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     This function decodes an interrupt priority value with the given priority group to
1220:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     preemptive priority value and sub priority value.
1221:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     In case of a conflict between priority grouping and available
1222:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     priority bits (__NVIC_PRIO_BITS) the samllest possible priority group is set.
1223:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
1224:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     The priority value can be retrieved with NVIC_GetPriority(...) function
1225:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
1226:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     \param [in]         Priority   Priority value
1227:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     \param [in]     PriorityGroup  Used priority group
1228:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     \param [out] pPreemptPriority  Preemptive priority value (starting from 0)
1229:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     \param [out]     pSubPriority  Sub priority value (starting from 0)
1230:../Shared/Libraries/CMSIS/Include/core_cm4.h ****  */
1231:../Shared/Libraries/CMSIS/Include/core_cm4.h **** static __INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* pPre
1232:../Shared/Libraries/CMSIS/Include/core_cm4.h **** {
1233:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & 0x07);          /* only values 0..7 are used        
1234:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   uint32_t PreemptPriorityBits;
1235:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   uint32_t SubPriorityBits;
1236:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
1237:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - Priori
1238:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __
1239:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
1240:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   *pPreemptPriority = (Priority >> SubPriorityBits) & ((1 << (PreemptPriorityBits)) - 1);
1241:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   *pSubPriority     = (Priority                   ) & ((1 << (SubPriorityBits    )) - 1);
1242:../Shared/Libraries/CMSIS/Include/core_cm4.h **** }
1243:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
1244:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
1245:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /** \brief  System Reset
1246:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
1247:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     This function initiate a system reset request to reset the MCU.
1248:../Shared/Libraries/CMSIS/Include/core_cm4.h ****  */
1249:../Shared/Libraries/CMSIS/Include/core_cm4.h **** static __INLINE void NVIC_SystemReset(void)
1250:../Shared/Libraries/CMSIS/Include/core_cm4.h **** {
1251:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   __DSB();                                                     /* Ensure all outstanding memory acc
ARM GAS  /tmp/ccvuBsS4.s 			page 26


1252:../Shared/Libraries/CMSIS/Include/core_cm4.h ****                                                                   buffered write are completed befo
1253:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   SCB->AIRCR  = ((0x5FA << SCB_AIRCR_VECTKEY_Pos)      |
1254:../Shared/Libraries/CMSIS/Include/core_cm4.h ****                  (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
1255:../Shared/Libraries/CMSIS/Include/core_cm4.h ****                  SCB_AIRCR_SYSRESETREQ_Msk);                   /* Keep priority group unchanged */
1256:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   __DSB();                                                     /* Ensure completion of memory acces
1257:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   while(1);                                                    /* wait until reset */
1258:../Shared/Libraries/CMSIS/Include/core_cm4.h **** }
1259:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
1260:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /*@} end of CMSIS_Core_NVICFunctions */
1261:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
1262:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
1263:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
1264:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /* ##################################    SysTick function  ########################################
1265:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /** \ingroup  CMSIS_Core_FunctionInterface
1266:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     \defgroup CMSIS_Core_SysTickFunctions CMSIS Core SysTick Functions
1267:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   @{
1268:../Shared/Libraries/CMSIS/Include/core_cm4.h ****  */
1269:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
1270:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #if (__Vendor_SysTickConfig == 0)
1271:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
1272:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /** \brief  System Tick Configuration
1273:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
1274:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     This function initialises the system tick timer and its interrupt and start the system tick tim
1275:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     Counter is in free running mode to generate periodical interrupts.
1276:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
1277:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     \param [in]  ticks  Number of ticks between two interrupts
1278:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     \return          0  Function succeeded
1279:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     \return          1  Function failed
1280:../Shared/Libraries/CMSIS/Include/core_cm4.h ****  */
1281:../Shared/Libraries/CMSIS/Include/core_cm4.h **** static __INLINE uint32_t SysTick_Config(uint32_t ticks)
1282:../Shared/Libraries/CMSIS/Include/core_cm4.h **** {
 175              		.loc 2 1282 1
 176              		.cfi_startproc
 177              		@ args = 0, pretend = 0, frame = 8
 178              		@ frame_needed = 1, uses_anonymous_args = 0
 179 0000 80B5     		push	{r7, lr}
 180              	.LCFI12:
 181              		.cfi_def_cfa_offset 8
 182              		.cfi_offset 7, -8
 183              		.cfi_offset 14, -4
 184 0002 82B0     		sub	sp, sp, #8
 185              	.LCFI13:
 186              		.cfi_def_cfa_offset 16
 187 0004 00AF     		add	r7, sp, #0
 188              	.LCFI14:
 189              		.cfi_def_cfa_register 7
 190 0006 7860     		str	r0, [r7, #4]
1283:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   if (ticks > SysTick_LOAD_RELOAD_Msk)  return (1);            /* Reload value impossible */
 191              		.loc 2 1283 6
 192 0008 7B68     		ldr	r3, [r7, #4]
 193 000a B3F1807F 		cmp	r3, #16777216
 194 000e 01D3     		bcc	.L11
 195              		.loc 2 1283 48 discriminator 1
 196 0010 0123     		movs	r3, #1
 197              		.loc 2 1283 48 is_stmt 0
 198 0012 11E0     		b	.L12
 199              	.L11:
ARM GAS  /tmp/ccvuBsS4.s 			page 27


1284:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
1285:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   SysTick->LOAD  = (ticks & SysTick_LOAD_RELOAD_Msk) - 1;      /* set reload register */
 200              		.loc 2 1285 27 is_stmt 1
 201 0014 7B68     		ldr	r3, [r7, #4]
 202 0016 23F07F43 		bic	r3, r3, #-16777216
 203              		.loc 2 1285 10
 204 001a 094A     		ldr	r2, .L13
 205              		.loc 2 1285 54
 206 001c 013B     		subs	r3, r3, #1
 207              		.loc 2 1285 18
 208 001e 5360     		str	r3, [r2, #4]
1286:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Cortex-M0 System
 209              		.loc 2 1286 3
 210 0020 0F21     		movs	r1, #15
 211 0022 4FF0FF30 		mov	r0, #-1
 212 0026 FFF7FEFF 		bl	NVIC_SetPriority
1287:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
 213              		.loc 2 1287 10
 214 002a 054B     		ldr	r3, .L13
 215              		.loc 2 1287 18
 216 002c 0022     		movs	r2, #0
 217 002e 9A60     		str	r2, [r3, #8]
1288:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 218              		.loc 2 1288 10
 219 0030 034B     		ldr	r3, .L13
 220              		.loc 2 1288 18
 221 0032 0722     		movs	r2, #7
 222 0034 1A60     		str	r2, [r3]
1289:../Shared/Libraries/CMSIS/Include/core_cm4.h ****                    SysTick_CTRL_TICKINT_Msk   |
1290:../Shared/Libraries/CMSIS/Include/core_cm4.h ****                    SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Ti
1291:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   return (0);                                                  /* Function successful */
 223              		.loc 2 1291 10
 224 0036 0023     		movs	r3, #0
 225              	.L12:
1292:../Shared/Libraries/CMSIS/Include/core_cm4.h **** }
 226              		.loc 2 1292 1
 227 0038 1846     		mov	r0, r3
 228 003a 0837     		adds	r7, r7, #8
 229              	.LCFI15:
 230              		.cfi_def_cfa_offset 8
 231 003c BD46     		mov	sp, r7
 232              	.LCFI16:
 233              		.cfi_def_cfa_register 13
 234              		@ sp needed
 235 003e 80BD     		pop	{r7, pc}
 236              	.L14:
 237              		.align	2
 238              	.L13:
 239 0040 10E000E0 		.word	-536813552
 240              		.cfi_endproc
 241              	.LFE106:
 243              		.global	g_nSysTick
 244              		.section	.bss.g_nSysTick,"aw",%nobits
 245              		.align	2
 248              	g_nSysTick:
 249 0000 00000000 		.space	4
 250              		.section	.text.SysTick_Setup,"ax",%progbits
ARM GAS  /tmp/ccvuBsS4.s 			page 28


 251              		.align	1
 252              		.global	SysTick_Setup
 253              		.syntax unified
 254              		.thumb
 255              		.thumb_func
 257              	SysTick_Setup:
 258              	.LFB113:
   1:../Shared/src/delay.c **** #include "delay.h"
   2:../Shared/src/delay.c **** #include "main.h"
   3:../Shared/src/delay.c **** 
   4:../Shared/src/delay.c **** volatile uint32_t g_nSysTick;
   5:../Shared/src/delay.c **** 
   6:../Shared/src/delay.c **** void SysTick_Setup(void) {
 259              		.loc 1 6 26
 260              		.cfi_startproc
 261              		@ args = 0, pretend = 0, frame = 0
 262              		@ frame_needed = 1, uses_anonymous_args = 0
 263 0000 80B5     		push	{r7, lr}
 264              	.LCFI17:
 265              		.cfi_def_cfa_offset 8
 266              		.cfi_offset 7, -8
 267              		.cfi_offset 14, -4
 268 0002 00AF     		add	r7, sp, #0
 269              	.LCFI18:
 270              		.cfi_def_cfa_register 7
   7:../Shared/src/delay.c ****   /*Config global system timer to interrupt every 1us*/
   8:../Shared/src/delay.c ****   SysTick_Config(SystemCoreClock / 1000000);
 271              		.loc 1 8 3
 272 0004 054B     		ldr	r3, .L16
 273 0006 1B68     		ldr	r3, [r3]
 274 0008 054A     		ldr	r2, .L16+4
 275 000a A2FB0323 		umull	r2, r3, r2, r3
 276 000e 9B0C     		lsrs	r3, r3, #18
 277 0010 1846     		mov	r0, r3
 278 0012 FFF7FEFF 		bl	SysTick_Config
   9:../Shared/src/delay.c **** }
 279              		.loc 1 9 1
 280 0016 00BF     		nop
 281 0018 80BD     		pop	{r7, pc}
 282              	.L17:
 283 001a 00BF     		.align	2
 284              	.L16:
 285 001c 00000000 		.word	SystemCoreClock
 286 0020 83DE1B43 		.word	1125899907
 287              		.cfi_endproc
 288              	.LFE113:
 290              		.section	.text.SysTick_Handler,"ax",%progbits
 291              		.align	1
 292              		.global	SysTick_Handler
 293              		.syntax unified
 294              		.thumb
 295              		.thumb_func
 297              	SysTick_Handler:
 298              	.LFB114:
  10:../Shared/src/delay.c **** 
  11:../Shared/src/delay.c **** void SysTick_Handler(void) { g_nSysTick++; }
 299              		.loc 1 11 28
ARM GAS  /tmp/ccvuBsS4.s 			page 29


 300              		.cfi_startproc
 301              		@ args = 0, pretend = 0, frame = 0
 302              		@ frame_needed = 1, uses_anonymous_args = 0
 303              		@ link register save eliminated.
 304 0000 80B4     		push	{r7}
 305              	.LCFI19:
 306              		.cfi_def_cfa_offset 4
 307              		.cfi_offset 7, -4
 308 0002 00AF     		add	r7, sp, #0
 309              	.LCFI20:
 310              		.cfi_def_cfa_register 7
 311              		.loc 1 11 40
 312 0004 044B     		ldr	r3, .L19
 313 0006 1B68     		ldr	r3, [r3]
 314 0008 0133     		adds	r3, r3, #1
 315 000a 034A     		ldr	r2, .L19
 316 000c 1360     		str	r3, [r2]
 317              		.loc 1 11 44
 318 000e 00BF     		nop
 319 0010 BD46     		mov	sp, r7
 320              	.LCFI21:
 321              		.cfi_def_cfa_register 13
 322              		@ sp needed
 323 0012 5DF8047B 		ldr	r7, [sp], #4
 324              	.LCFI22:
 325              		.cfi_restore 7
 326              		.cfi_def_cfa_offset 0
 327 0016 7047     		bx	lr
 328              	.L20:
 329              		.align	2
 330              	.L19:
 331 0018 00000000 		.word	g_nSysTick
 332              		.cfi_endproc
 333              	.LFE114:
 335              		.section	.text.getTicks,"ax",%progbits
 336              		.align	1
 337              		.global	getTicks
 338              		.syntax unified
 339              		.thumb
 340              		.thumb_func
 342              	getTicks:
 343              	.LFB115:
  12:../Shared/src/delay.c **** 
  13:../Shared/src/delay.c **** uint32_t getTicks(void) { return g_nSysTick; }
 344              		.loc 1 13 25
 345              		.cfi_startproc
 346              		@ args = 0, pretend = 0, frame = 0
 347              		@ frame_needed = 1, uses_anonymous_args = 0
 348              		@ link register save eliminated.
 349 0000 80B4     		push	{r7}
 350              	.LCFI23:
 351              		.cfi_def_cfa_offset 4
 352              		.cfi_offset 7, -4
 353 0002 00AF     		add	r7, sp, #0
 354              	.LCFI24:
 355              		.cfi_def_cfa_register 7
 356              		.loc 1 13 34
ARM GAS  /tmp/ccvuBsS4.s 			page 30


 357 0004 034B     		ldr	r3, .L23
 358 0006 1B68     		ldr	r3, [r3]
 359              		.loc 1 13 46
 360 0008 1846     		mov	r0, r3
 361 000a BD46     		mov	sp, r7
 362              	.LCFI25:
 363              		.cfi_def_cfa_register 13
 364              		@ sp needed
 365 000c 5DF8047B 		ldr	r7, [sp], #4
 366              	.LCFI26:
 367              		.cfi_restore 7
 368              		.cfi_def_cfa_offset 0
 369 0010 7047     		bx	lr
 370              	.L24:
 371 0012 00BF     		.align	2
 372              	.L23:
 373 0014 00000000 		.word	g_nSysTick
 374              		.cfi_endproc
 375              	.LFE115:
 377              		.section	.text.delayUS,"ax",%progbits
 378              		.align	1
 379              		.global	delayUS
 380              		.syntax unified
 381              		.thumb
 382              		.thumb_func
 384              	delayUS:
 385              	.LFB116:
  14:../Shared/src/delay.c **** 
  15:../Shared/src/delay.c **** void delayUS(uint32_t us) {
 386              		.loc 1 15 27
 387              		.cfi_startproc
 388              		@ args = 0, pretend = 0, frame = 8
 389              		@ frame_needed = 1, uses_anonymous_args = 0
 390              		@ link register save eliminated.
 391 0000 80B4     		push	{r7}
 392              	.LCFI27:
 393              		.cfi_def_cfa_offset 4
 394              		.cfi_offset 7, -4
 395 0002 83B0     		sub	sp, sp, #12
 396              	.LCFI28:
 397              		.cfi_def_cfa_offset 16
 398 0004 00AF     		add	r7, sp, #0
 399              	.LCFI29:
 400              		.cfi_def_cfa_register 7
 401 0006 7860     		str	r0, [r7, #4]
  16:../Shared/src/delay.c ****   g_nSysTick = 0;
 402              		.loc 1 16 14
 403 0008 084B     		ldr	r3, .L28
 404 000a 0022     		movs	r2, #0
 405 000c 1A60     		str	r2, [r3]
  17:../Shared/src/delay.c ****   while (g_nSysTick < us) {
 406              		.loc 1 17 9
 407 000e 01E0     		b	.L26
 408              	.L27:
 409              	.LBB6:
 410              	.LBB7:
 411              		.file 3 "../Shared/Libraries/CMSIS/Include/core_cmInstr.h"
ARM GAS  /tmp/ccvuBsS4.s 			page 31


   1:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** /**************************************************************************//**
   2:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  * @file     core_cmInstr.h
   3:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  * @brief    CMSIS Cortex-M Core Instruction Access Header File
   4:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  * @version  V2.10
   5:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  * @date     19. July 2011
   6:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  *
   7:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  * @note
   8:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  * Copyright (C) 2009-2011 ARM Limited. All rights reserved.
   9:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  *
  10:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  * @par
  11:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  * ARM Limited (ARM) is supplying this software for use with Cortex-M 
  12:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  * processor based microcontrollers.  This file can be freely distributed 
  13:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  * within development tools that are supporting such ARM based processors. 
  14:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  *
  15:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  * @par
  16:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  * THIS SOFTWARE IS PROVIDED "AS IS".  NO WARRANTIES, WHETHER EXPRESS, IMPLIED
  17:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  * OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF
  18:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE.
  19:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  * ARM SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, OR
  20:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  * CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.
  21:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  *
  22:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  ******************************************************************************/
  23:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
  24:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** #ifndef __CORE_CMINSTR_H
  25:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** #define __CORE_CMINSTR_H
  26:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
  27:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
  28:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** /* ##########################  Core Instruction Access  ######################### */
  29:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
  30:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****   Access to dedicated instructions
  31:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****   @{
  32:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** */
  33:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
  34:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** #if   defined ( __CC_ARM ) /*------------------RealView Compiler -----------------*/
  35:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** /* ARM armcc specific functions */
  36:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
  37:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** #if (__ARMCC_VERSION < 400677)
  38:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****   #error "Please use ARM Compiler Toolchain V4.0.677 or later!"
  39:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** #endif
  40:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
  41:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
  42:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** /** \brief  No Operation
  43:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
  44:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     No Operation does nothing. This instruction can be used for code alignment purposes.
  45:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  */
  46:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** #define __NOP                             __nop
  47:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
  48:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
  49:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** /** \brief  Wait For Interrupt
  50:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
  51:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     Wait For Interrupt is a hint instruction that suspends execution
  52:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     until one of a number of events occurs.
  53:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  */
  54:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** #define __WFI                             __wfi
  55:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
  56:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
  57:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** /** \brief  Wait For Event
ARM GAS  /tmp/ccvuBsS4.s 			page 32


  58:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
  59:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     Wait For Event is a hint instruction that permits the processor to enter
  60:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     a low-power state until one of a number of events occurs.
  61:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  */
  62:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** #define __WFE                             __wfe
  63:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
  64:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
  65:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** /** \brief  Send Event
  66:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
  67:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     Send Event is a hint instruction. It causes an event to be signaled to the CPU.
  68:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  */
  69:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** #define __SEV                             __sev
  70:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
  71:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
  72:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** /** \brief  Instruction Synchronization Barrier
  73:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
  74:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     Instruction Synchronization Barrier flushes the pipeline in the processor, 
  75:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     so that all instructions following the ISB are fetched from cache or 
  76:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     memory, after the instruction has been completed.
  77:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  */
  78:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** #define __ISB()                           __isb(0xF)
  79:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
  80:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
  81:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** /** \brief  Data Synchronization Barrier
  82:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
  83:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     This function acts as a special kind of Data Memory Barrier. 
  84:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     It completes when all explicit memory accesses before this instruction complete.
  85:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  */
  86:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** #define __DSB()                           __dsb(0xF)
  87:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
  88:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
  89:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** /** \brief  Data Memory Barrier
  90:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
  91:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     This function ensures the apparent order of the explicit memory operations before 
  92:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     and after the instruction, without ensuring their completion.
  93:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  */
  94:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** #define __DMB()                           __dmb(0xF)
  95:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
  96:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
  97:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** /** \brief  Reverse byte order (32 bit)
  98:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
  99:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     This function reverses the byte order in integer value.
 100:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 101:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     \param [in]    value  Value to reverse
 102:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     \return               Reversed value
 103:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  */
 104:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** #define __REV                             __rev
 105:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 106:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 107:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** /** \brief  Reverse byte order (16 bit)
 108:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 109:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     This function reverses the byte order in two unsigned short values.
 110:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 111:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     \param [in]    value  Value to reverse
 112:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     \return               Reversed value
 113:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  */
 114:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** static __INLINE __ASM uint32_t __REV16(uint32_t value)
ARM GAS  /tmp/ccvuBsS4.s 			page 33


 115:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** {
 116:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****   rev16 r0, r0
 117:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****   bx lr
 118:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** }
 119:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 120:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 121:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** /** \brief  Reverse byte order in signed short value
 122:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 123:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     This function reverses the byte order in a signed short value with sign extension to integer.
 124:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 125:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     \param [in]    value  Value to reverse
 126:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     \return               Reversed value
 127:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  */
 128:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** static __INLINE __ASM int32_t __REVSH(int32_t value)
 129:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** {
 130:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****   revsh r0, r0
 131:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****   bx lr
 132:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** }
 133:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 134:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 135:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** #if       (__CORTEX_M >= 0x03)
 136:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 137:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** /** \brief  Reverse bit order of value
 138:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 139:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     This function reverses the bit order of the given value.
 140:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 141:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     \param [in]    value  Value to reverse
 142:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     \return               Reversed value
 143:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  */
 144:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** #define __RBIT                            __rbit
 145:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 146:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 147:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** /** \brief  LDR Exclusive (8 bit)
 148:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 149:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     This function performs a exclusive LDR command for 8 bit value.
 150:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 151:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     \param [in]    ptr  Pointer to data
 152:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     \return             value of type uint8_t at (*ptr)
 153:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  */
 154:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** #define __LDREXB(ptr)                     ((uint8_t ) __ldrex(ptr))
 155:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 156:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 157:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** /** \brief  LDR Exclusive (16 bit)
 158:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 159:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     This function performs a exclusive LDR command for 16 bit values.
 160:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 161:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     \param [in]    ptr  Pointer to data
 162:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     \return        value of type uint16_t at (*ptr)
 163:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  */
 164:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** #define __LDREXH(ptr)                     ((uint16_t) __ldrex(ptr))
 165:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 166:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 167:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** /** \brief  LDR Exclusive (32 bit)
 168:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 169:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     This function performs a exclusive LDR command for 32 bit values.
 170:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 171:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     \param [in]    ptr  Pointer to data
ARM GAS  /tmp/ccvuBsS4.s 			page 34


 172:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     \return        value of type uint32_t at (*ptr)
 173:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  */
 174:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** #define __LDREXW(ptr)                     ((uint32_t ) __ldrex(ptr))
 175:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 176:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 177:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** /** \brief  STR Exclusive (8 bit)
 178:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 179:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     This function performs a exclusive STR command for 8 bit values.
 180:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 181:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     \param [in]  value  Value to store
 182:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     \param [in]    ptr  Pointer to location
 183:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     \return          0  Function succeeded
 184:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     \return          1  Function failed
 185:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  */
 186:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** #define __STREXB(value, ptr)              __strex(value, ptr)
 187:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 188:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 189:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** /** \brief  STR Exclusive (16 bit)
 190:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 191:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     This function performs a exclusive STR command for 16 bit values.
 192:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 193:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     \param [in]  value  Value to store
 194:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     \param [in]    ptr  Pointer to location
 195:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     \return          0  Function succeeded
 196:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     \return          1  Function failed
 197:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  */
 198:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** #define __STREXH(value, ptr)              __strex(value, ptr)
 199:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 200:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 201:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** /** \brief  STR Exclusive (32 bit)
 202:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 203:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     This function performs a exclusive STR command for 32 bit values.
 204:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 205:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     \param [in]  value  Value to store
 206:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     \param [in]    ptr  Pointer to location
 207:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     \return          0  Function succeeded
 208:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     \return          1  Function failed
 209:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  */
 210:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** #define __STREXW(value, ptr)              __strex(value, ptr)
 211:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 212:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 213:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** /** \brief  Remove the exclusive lock
 214:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 215:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     This function removes the exclusive lock which is created by LDREX.
 216:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 217:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  */
 218:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** #define __CLREX                           __clrex
 219:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 220:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 221:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** /** \brief  Signed Saturate
 222:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 223:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     This function saturates a signed value.
 224:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 225:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     \param [in]  value  Value to be saturated
 226:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     \param [in]    sat  Bit position to saturate to (1..32)
 227:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     \return             Saturated value
 228:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  */
ARM GAS  /tmp/ccvuBsS4.s 			page 35


 229:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** #define __SSAT                            __ssat
 230:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 231:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 232:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** /** \brief  Unsigned Saturate
 233:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 234:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     This function saturates an unsigned value.
 235:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 236:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     \param [in]  value  Value to be saturated
 237:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     \param [in]    sat  Bit position to saturate to (0..31)
 238:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     \return             Saturated value
 239:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  */
 240:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** #define __USAT                            __usat
 241:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 242:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 243:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** /** \brief  Count leading zeros
 244:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 245:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     This function counts the number of leading zeros of a data value.
 246:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 247:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     \param [in]  value  Value to count the leading zeros
 248:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     \return             number of leading zeros in value
 249:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  */
 250:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** #define __CLZ                             __clz 
 251:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 252:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** #endif /* (__CORTEX_M >= 0x03) */
 253:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 254:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 255:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 256:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** #elif defined ( __ICCARM__ ) /*------------------ ICC Compiler -------------------*/
 257:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** /* IAR iccarm specific functions */
 258:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 259:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** #include <cmsis_iar.h>
 260:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 261:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 262:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** #elif defined ( __GNUC__ ) /*------------------ GNU Compiler ---------------------*/
 263:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** /* GNU gcc specific functions */
 264:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 265:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** /** \brief  No Operation
 266:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 267:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     No Operation does nothing. This instruction can be used for code alignment purposes.
 268:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  */
 269:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** __attribute__( ( always_inline ) ) static __INLINE void __NOP(void)
 270:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** {
 271:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****   __ASM volatile ("nop");
 412              		.loc 3 271 3
 413              		.syntax unified
 414              	@ 271 "../Shared/Libraries/CMSIS/Include/core_cmInstr.h" 1
 415 0010 00BF     		nop
 416              	@ 0 "" 2
 272:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** }
 417              		.loc 3 272 1
 418              		.thumb
 419              		.syntax unified
 420 0012 00BF     		nop
 421              	.L26:
 422              	.LBE7:
 423              	.LBE6:
 424              		.loc 1 17 21
ARM GAS  /tmp/ccvuBsS4.s 			page 36


 425 0014 054B     		ldr	r3, .L28
 426 0016 1B68     		ldr	r3, [r3]
 427 0018 7A68     		ldr	r2, [r7, #4]
 428 001a 9A42     		cmp	r2, r3
 429 001c F8D8     		bhi	.L27
  18:../Shared/src/delay.c ****     __NOP();
  19:../Shared/src/delay.c ****   }
  20:../Shared/src/delay.c **** }
 430              		.loc 1 20 1
 431 001e 00BF     		nop
 432 0020 00BF     		nop
 433 0022 0C37     		adds	r7, r7, #12
 434              	.LCFI30:
 435              		.cfi_def_cfa_offset 4
 436 0024 BD46     		mov	sp, r7
 437              	.LCFI31:
 438              		.cfi_def_cfa_register 13
 439              		@ sp needed
 440 0026 5DF8047B 		ldr	r7, [sp], #4
 441              	.LCFI32:
 442              		.cfi_restore 7
 443              		.cfi_def_cfa_offset 0
 444 002a 7047     		bx	lr
 445              	.L29:
 446              		.align	2
 447              	.L28:
 448 002c 00000000 		.word	g_nSysTick
 449              		.cfi_endproc
 450              	.LFE116:
 452              		.section	.text.delayMS,"ax",%progbits
 453              		.align	1
 454              		.global	delayMS
 455              		.syntax unified
 456              		.thumb
 457              		.thumb_func
 459              	delayMS:
 460              	.LFB117:
  21:../Shared/src/delay.c **** 
  22:../Shared/src/delay.c **** void delayMS(uint32_t ms) {
 461              		.loc 1 22 27
 462              		.cfi_startproc
 463              		@ args = 0, pretend = 0, frame = 8
 464              		@ frame_needed = 1, uses_anonymous_args = 0
 465              		@ link register save eliminated.
 466 0000 80B4     		push	{r7}
 467              	.LCFI33:
 468              		.cfi_def_cfa_offset 4
 469              		.cfi_offset 7, -4
 470 0002 83B0     		sub	sp, sp, #12
 471              	.LCFI34:
 472              		.cfi_def_cfa_offset 16
 473 0004 00AF     		add	r7, sp, #0
 474              	.LCFI35:
 475              		.cfi_def_cfa_register 7
 476 0006 7860     		str	r0, [r7, #4]
  23:../Shared/src/delay.c ****   g_nSysTick = 0;
 477              		.loc 1 23 14
ARM GAS  /tmp/ccvuBsS4.s 			page 37


 478 0008 0A4B     		ldr	r3, .L33
 479 000a 0022     		movs	r2, #0
 480 000c 1A60     		str	r2, [r3]
  24:../Shared/src/delay.c ****   while (g_nSysTick < (ms * 1000)) {
 481              		.loc 1 24 9
 482 000e 01E0     		b	.L31
 483              	.L32:
 484              	.LBB8:
 485              	.LBB9:
 271:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** }
 486              		.loc 3 271 3
 487              		.syntax unified
 488              	@ 271 "../Shared/Libraries/CMSIS/Include/core_cmInstr.h" 1
 489 0010 00BF     		nop
 490              	@ 0 "" 2
 491              		.loc 3 272 1
 492              		.thumb
 493              		.syntax unified
 494 0012 00BF     		nop
 495              	.L31:
 496              	.LBE9:
 497              	.LBE8:
 498              		.loc 1 24 27
 499 0014 7B68     		ldr	r3, [r7, #4]
 500 0016 4FF47A72 		mov	r2, #1000
 501 001a 03FB02F2 		mul	r2, r3, r2
 502              		.loc 1 24 21
 503 001e 054B     		ldr	r3, .L33
 504 0020 1B68     		ldr	r3, [r3]
 505 0022 9A42     		cmp	r2, r3
 506 0024 F4D8     		bhi	.L32
  25:../Shared/src/delay.c ****     __NOP();
  26:../Shared/src/delay.c ****   }
  27:../Shared/src/delay.c **** }
 507              		.loc 1 27 1
 508 0026 00BF     		nop
 509 0028 00BF     		nop
 510 002a 0C37     		adds	r7, r7, #12
 511              	.LCFI36:
 512              		.cfi_def_cfa_offset 4
 513 002c BD46     		mov	sp, r7
 514              	.LCFI37:
 515              		.cfi_def_cfa_register 13
 516              		@ sp needed
 517 002e 5DF8047B 		ldr	r7, [sp], #4
 518              	.LCFI38:
 519              		.cfi_restore 7
 520              		.cfi_def_cfa_offset 0
 521 0032 7047     		bx	lr
 522              	.L34:
 523              		.align	2
 524              	.L33:
 525 0034 00000000 		.word	g_nSysTick
 526              		.cfi_endproc
 527              	.LFE117:
 529              		.section	.text.Systick_Teardown,"ax",%progbits
 530              		.align	1
ARM GAS  /tmp/ccvuBsS4.s 			page 38


 531              		.global	Systick_Teardown
 532              		.syntax unified
 533              		.thumb
 534              		.thumb_func
 536              	Systick_Teardown:
 537              	.LFB118:
  28:../Shared/src/delay.c **** 
  29:../Shared/src/delay.c **** void Systick_Teardown(void) {
 538              		.loc 1 29 29
 539              		.cfi_startproc
 540              		@ args = 0, pretend = 0, frame = 0
 541              		@ frame_needed = 1, uses_anonymous_args = 0
 542 0000 80B5     		push	{r7, lr}
 543              	.LCFI39:
 544              		.cfi_def_cfa_offset 8
 545              		.cfi_offset 7, -8
 546              		.cfi_offset 14, -4
 547 0002 00AF     		add	r7, sp, #0
 548              	.LCFI40:
 549              		.cfi_def_cfa_register 7
  30:../Shared/src/delay.c ****   /*Disable interrupt to Systick*/
  31:../Shared/src/delay.c ****   NVIC_DisableIRQ(SysTick_IRQn);
 550              		.loc 1 31 3
 551 0004 4FF0FF30 		mov	r0, #-1
 552 0008 FFF7FEFF 		bl	NVIC_DisableIRQ
  32:../Shared/src/delay.c **** 
  33:../Shared/src/delay.c ****   SysTick->CTRL = 0x0; /* Disable SysTick IRQ and SysTick Timer */
 553              		.loc 1 33 10
 554 000c 054B     		ldr	r3, .L36
 555              		.loc 1 33 17
 556 000e 0022     		movs	r2, #0
 557 0010 1A60     		str	r2, [r3]
  34:../Shared/src/delay.c ****   SysTick->VAL = 0x0;  /* Deload the SysTick Counter Value */
 558              		.loc 1 34 10
 559 0012 044B     		ldr	r3, .L36
 560              		.loc 1 34 16
 561 0014 0022     		movs	r2, #0
 562 0016 9A60     		str	r2, [r3, #8]
  35:../Shared/src/delay.c ****   SysTick->LOAD = 0x0; /* Reset reload register */
 563              		.loc 1 35 10
 564 0018 024B     		ldr	r3, .L36
 565              		.loc 1 35 17
 566 001a 0022     		movs	r2, #0
 567 001c 5A60     		str	r2, [r3, #4]
  36:../Shared/src/delay.c **** }...
 568              		.loc 1 36 1
 569 001e 00BF     		nop
 570 0020 80BD     		pop	{r7, pc}
 571              	.L37:
 572 0022 00BF     		.align	2
 573              	.L36:
 574 0024 10E000E0 		.word	-536813552
 575              		.cfi_endproc
 576              	.LFE118:
 578              		.text
 579              	.Letext0:
 580              		.file 4 "../Shared/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h"
ARM GAS  /tmp/ccvuBsS4.s 			page 39


 581              		.file 5 "/usr/arm-none-eabi/include/machine/_default_types.h"
 582              		.file 6 "/usr/arm-none-eabi/include/sys/_stdint.h"
 583              		.file 7 "../Shared/Libraries/CMSIS/Device/ST/STM32F4xx/Include/system_stm32f4xx.h"
ARM GAS  /tmp/ccvuBsS4.s 			page 40


DEFINED SYMBOLS
                            *ABS*:00000000 delay.c
     /tmp/ccvuBsS4.s:21     .text.NVIC_DisableIRQ:00000000 $t
     /tmp/ccvuBsS4.s:26     .text.NVIC_DisableIRQ:00000000 NVIC_DisableIRQ
     /tmp/ccvuBsS4.s:78     .text.NVIC_DisableIRQ:00000030 $d
     /tmp/ccvuBsS4.s:83     .text.NVIC_SetPriority:00000000 $t
     /tmp/ccvuBsS4.s:88     .text.NVIC_SetPriority:00000000 NVIC_SetPriority
     /tmp/ccvuBsS4.s:162    .text.NVIC_SetPriority:0000004c $d
     /tmp/ccvuBsS4.s:168    .text.SysTick_Config:00000000 $t
     /tmp/ccvuBsS4.s:173    .text.SysTick_Config:00000000 SysTick_Config
     /tmp/ccvuBsS4.s:239    .text.SysTick_Config:00000040 $d
     /tmp/ccvuBsS4.s:248    .bss.g_nSysTick:00000000 g_nSysTick
     /tmp/ccvuBsS4.s:245    .bss.g_nSysTick:00000000 $d
     /tmp/ccvuBsS4.s:251    .text.SysTick_Setup:00000000 $t
     /tmp/ccvuBsS4.s:257    .text.SysTick_Setup:00000000 SysTick_Setup
     /tmp/ccvuBsS4.s:285    .text.SysTick_Setup:0000001c $d
     /tmp/ccvuBsS4.s:291    .text.SysTick_Handler:00000000 $t
     /tmp/ccvuBsS4.s:297    .text.SysTick_Handler:00000000 SysTick_Handler
     /tmp/ccvuBsS4.s:331    .text.SysTick_Handler:00000018 $d
     /tmp/ccvuBsS4.s:336    .text.getTicks:00000000 $t
     /tmp/ccvuBsS4.s:342    .text.getTicks:00000000 getTicks
     /tmp/ccvuBsS4.s:373    .text.getTicks:00000014 $d
     /tmp/ccvuBsS4.s:378    .text.delayUS:00000000 $t
     /tmp/ccvuBsS4.s:384    .text.delayUS:00000000 delayUS
     /tmp/ccvuBsS4.s:448    .text.delayUS:0000002c $d
     /tmp/ccvuBsS4.s:453    .text.delayMS:00000000 $t
     /tmp/ccvuBsS4.s:459    .text.delayMS:00000000 delayMS
     /tmp/ccvuBsS4.s:525    .text.delayMS:00000034 $d
     /tmp/ccvuBsS4.s:530    .text.Systick_Teardown:00000000 $t
     /tmp/ccvuBsS4.s:536    .text.Systick_Teardown:00000000 Systick_Teardown
     /tmp/ccvuBsS4.s:574    .text.Systick_Teardown:00000024 $d
                           .group:00000000 wm4.0.62e24ee945655210df7a12269291771b
                           .group:00000000 wm4.stm32f4xx.h.54.f84a67a8e71ba9719846fdff1868826c
                           .group:00000000 wm4.core_cm4.h.32.5f62939b60122629d60d85d0c4a14709
                           .group:00000000 wm4._newlib_version.h.4.411db44ea2338a62eca2f0777f81481b
                           .group:00000000 wm4.features.h.33.2eefb68b261e70563a8ac654e712169f
                           .group:00000000 wm4._default_types.h.15.247e5cd201eca3442cbf5404108c4935
                           .group:00000000 wm4._intsup.h.10.48bafbb683905c4daa4565a85aeeb264
                           .group:00000000 wm4._stdint.h.10.c24fa3af3bc1706662bb5593a907e841
                           .group:00000000 wm4.stdint.h.23.d53047a68f4a85177f80b422d52785ed
                           .group:00000000 wm4.core_cmInstr.h.25.f50f886f2edf670cf199b35fd96f5c91
                           .group:00000000 wm4.core_cm4_simd.h.29.b4a3fdfb606cb3b26119424324d4b963
                           .group:00000000 wm4.core_cm4.h.153.5393ef7e6cebf34dd51ca528f9218ab3
                           .group:00000000 wm4.stm32f4xx.h.289.fa68dcae75666a037ce29b5a1b57e3b3
                           .group:00000000 wm4.stm32f4xx_conf.h.3.bc52e76ab6b5c9037500dbf5bb8f9be4
                           .group:00000000 wm4.misc.h.86.a3996e7f17199502fad3c7f62e5cdb3f
                           .group:00000000 wm4.stm32f4xx_adc.h.31.d96d805acd0f0c0392ec4633757dead3
                           .group:00000000 wm4.stm32f4xx_can.h.31.3bb56c6436c7a6e6af1611046e81f48c
                           .group:00000000 wm4.stm32f4xx_cryp.h.31.94bbbb19b99df10306f31e78c333a77b
                           .group:00000000 wm4.stm32f4xx_dac.h.31.b8d45e7eaf71ee4bf01c1317dbc06f77
                           .group:00000000 wm4.stm32f4xx_dbgmcu.h.30.70a81ec54c2707baa9fca77391eeeaaa
                           .group:00000000 wm4.stm32f4xx_dcmi.h.30.9d0942d58c357d2eed15e044bf9b4a77
                           .group:00000000 wm4.stm32f4xx_dma.h.31.815bb924b30b1c776b3cd51113fdfe60
                           .group:00000000 wm4.stm32f4xx_exti.h.31.86bd18e979f97217bb1d3b80fde0231e
                           .group:00000000 wm4.stm32f4xx_flash.h.31.74f2ed42d890f144ca7eb5ae8172f0d0
                           .group:00000000 wm4.stm32f4xx_fsmc.h.31.ff58629e0c603fb2f9b3f00c0657fdfa
                           .group:00000000 wm4.stm32f4xx_gpio.h.31.d9aeae10cfa353d85d475c0d4900c452
ARM GAS  /tmp/ccvuBsS4.s 			page 41


                           .group:00000000 wm4.stm32f4xx_hash.h.31.5c109425d30f0b9cc0a26ad38182d91f
                           .group:00000000 wm4.stm32f4xx_i2c.h.31.edf5baa611075c49ae13f56be9040be3
                           .group:00000000 wm4.stm32f4xx_iwdg.h.31.30e376e6d8d424aab7fddd66cf691c7b
                           .group:00000000 wm4.stm32f4xx_pwr.h.31.bb774fc1b632cb8d2ecaec8c6524d2c0
                           .group:00000000 wm4.stm32f4xx_rcc.h.30.820e94551583d2b835c8cf3ad722e16c
                           .group:00000000 wm4.stm32f4xx_rng.h.31.1ec493d56b7a8e5a71238519cae6dea7
                           .group:00000000 wm4.stm32f4xx_rtc.h.31.bddeb98c63c8fa06fac80b5dd8296471
                           .group:00000000 wm4.stm32f4xx_sdio.h.31.8c6dff42ffa718b444c3420717601ff2
                           .group:00000000 wm4.stm32f4xx_spi.h.31.fb1b2c8214b87a47d4457633b7c31c3c
                           .group:00000000 wm4.stm32f4xx_syscfg.h.31.5a680f88d55b7816ae613c20f199cbd9
                           .group:00000000 wm4.stm32f4xx_tim.h.31.b1d608fbde729347e4ccf70799e654d2
                           .group:00000000 wm4.stm32f4xx_usart.h.31.f8d29b14aa4d39de5495adcc92749d3c
                           .group:00000000 wm4.stm32f4xx_wwdg.h.31.b45a80fa1ec64984adf786f7e489f31b
                           .group:00000000 wm4.stm32f4xx.h.6975.cdbdae9d5de06f1ba6b770f59cbe4d6c
                           .group:00000000 wm4.stdbool.h.29.c08aa3eec75cf5b9b5003883f43253f0
                           .group:00000000 wm4.newlib.h.7.59e76574e8950a1900b83fbbda2ff693
                           .group:00000000 wm4.ieeefp.h.77.5ad60f72ea25fc152400b550ac118212
                           .group:00000000 wm4.config.h.224.10ee1ad185d877c6e334e6581faab44d
                           .group:00000000 wm4._ansi.h.31.de524f58584151836e90d8620a16f8e8
                           .group:00000000 wm4.stdio.h.31.7c0e28c411445f3f9c5b11accf882760
                           .group:00000000 wm4.stddef.h.185.cbb642e1ccd385e8aa504b15cb7fb086
                           .group:00000000 wm4.cdefs.h.49.56fd742369e655e7e8a7e365e706e208
                           .group:00000000 wm4.stddef.h.39.6817658cc6bc4c7c8354d2009e4a5777
                           .group:00000000 wm4.stdarg.h.34.3a23a216c0c293b3d2ea2e89281481e6
                           .group:00000000 wm4._types.h.20.dd0d04dca3800a0d2a6129b87f3adbb2
                           .group:00000000 wm4.stddef.h.158.6f8e08a347b1cff664332fa350bfceb3
                           .group:00000000 wm4._types.h.127.3bdfe3ff8ea2d0985b03d9cbe93480e3
                           .group:00000000 wm4.reent.h.18.25503cdc8b7e55dd0d6ea7b3e5af7a03
                           .group:00000000 wm4.lock.h.2.1461d1fff82dffe8bfddc23307f6484f
                           .group:00000000 wm4.reent.h.78.7f0775353a33c852a1479c008f68cd03
                           .group:00000000 wm4.stdio.h.67.0cf8a9c281ab0b348aef5c02e7e48825
                           .group:00000000 wm4.stdio.h.2.4aa87247282eca6c8f36f9de33d8df1a
                           .group:00000000 wm4.stdio.h.87.a1e20d2651f9bfb66e51bfbe849db00a
                           .group:00000000 wm4.string.h.8.c4b8571ce60dff2817f43fec8b86aecd
                           .group:00000000 wm4.stddef.h.158.eec8bf00b5213f43d095cb984c5f22e3

UNDEFINED SYMBOLS
SystemCoreClock
