[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 40000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2920337 heartbeat IPC: 3.424 cumulative IPC: 3.424 (Simulation time: 00 hr 00 min 29 sec)
Warmup finished CPU 0 instructions: 10000001 cycles: 2920337 cumulative IPC: 3.424 (Simulation time: 00 hr 00 min 29 sec)
Warmup complete CPU 0 instructions: 10000001 cycles: 2920337 cumulative IPC: 3.424 (Simulation time: 00 hr 00 min 29 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 13146088 heartbeat IPC: 0.9779 cumulative IPC: 0.9779 (Simulation time: 00 hr 01 min 22 sec)
Heartbeat CPU 0 instructions: 30000002 cycles: 22154698 heartbeat IPC: 1.11 cumulative IPC: 1.04 (Simulation time: 00 hr 02 min 10 sec)
Heartbeat CPU 0 instructions: 40000004 cycles: 30050588 heartbeat IPC: 1.266 cumulative IPC: 1.106 (Simulation time: 00 hr 02 min 55 sec)
Simulation finished CPU 0 instructions: 40000000 cycles: 36143408 cumulative IPC: 1.107 (Simulation time: 00 hr 03 min 43 sec)
Simulation complete CPU 0 instructions: 40000000 cycles: 36143408 cumulative IPC: 1.107 (Simulation time: 00 hr 03 min 43 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs perlbench_135B.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.107 instructions: 40000000 cycles: 36143408
CPU 0 Branch Prediction Accuracy: 94.08% MPKI: 13.15 Average ROB Occupancy at Mispredict: 37.85
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.04325
BRANCH_INDIRECT: 0.9166
BRANCH_CONDITIONAL: 10.36
BRANCH_DIRECT_CALL: 0.004475
BRANCH_INDIRECT_CALL: 1.733
BRANCH_RETURN: 0.09205

cpu0->cpu0_STLB TOTAL        ACCESS:     331486 HIT:     329939 MISS:       1547 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     331486 HIT:     329939 MISS:       1547 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 351.4 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     875215 HIT:     831218 MISS:      43997 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     711647 HIT:     678892 MISS:      32755 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      43530 HIT:      35355 MISS:       8175 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     116822 HIT:     116765 MISS:         57 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       3216 HIT:        206 MISS:       3010 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 61.26 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    4471282 HIT:    4058605 MISS:     412677 MSHR_MERGE:     106045
cpu0->cpu0_L1I LOAD         ACCESS:    4471282 HIT:    4058605 MISS:     412677 MSHR_MERGE:     106045
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 7.842 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   14353438 HIT:   13742435 MISS:     611003 MSHR_MERGE:     159237
cpu0->cpu0_L1D LOAD         ACCESS:    8015826 HIT:    7524090 MISS:     491736 MSHR_MERGE:      86718
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    6334147 HIT:    6218102 MISS:     116045 MSHR_MERGE:      72513
cpu0->cpu0_L1D TRANSLATION  ACCESS:       3465 HIT:        243 MISS:       3222 MSHR_MERGE:          6
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 13.62 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    3917900 HIT:    3818267 MISS:      99633 MSHR_MERGE:      62550
cpu0->cpu0_ITLB LOAD         ACCESS:    3917900 HIT:    3818267 MISS:      99633 MSHR_MERGE:      62550
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.871 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   13622007 HIT:   13245457 MISS:     376550 MSHR_MERGE:      82147
cpu0->cpu0_DTLB LOAD         ACCESS:   13622007 HIT:   13245457 MISS:     376550 MSHR_MERGE:      82147
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 6.744 cycles
cpu0->LLC TOTAL        ACCESS:      58125 HIT:      46093 MISS:      12032 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      32755 HIT:      25184 MISS:       7571 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:       8175 HIT:       5359 MISS:       2816 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      14185 HIT:      14162 MISS:         23 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       3010 HIT:       1388 MISS:       1622 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 168.2 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        693
  ROW_BUFFER_MISS:      11316
  AVG DBUS CONGESTED CYCLE: 18.42
Channel 0 WQ ROW_BUFFER_HIT:        240
  ROW_BUFFER_MISS:        878
  FULL:          0
Channel 0 REFRESHES ISSUED:       3012
