#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Tue Apr  8 04:15:32 2025
# Process ID         : 74599
# Current directory  : /home/emre/projectZed
# Command line       : vivado projectZed.xpr
# Log file           : /home/emre/projectZed/vivado.log
# Journal file       : /home/emre/projectZed/vivado.jou
# Running On         : emre-Ubuntu
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.2 LTS
# Processor Detail   : AMD Ryzen 7 7840HS with Radeon 780M Graphics
# CPU Frequency      : 2003.098 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 14318 MB
# Swap memory        : 4294 MB
# Total Virtual      : 18613 MB
# Available Virtual  : 12220 MB
#-----------------------------------------------------------
start_gui
open_project projectZed.xpr
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory '/home/emre/Documents/zynq_ai'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/emre/ip_repo'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/emre/Documents/zynq_ai'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/emre/Documents/finn/finn-rtllib/memstream'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2024.2/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_StreamingDataflowPar_0_0

INFO: [Project 1-5579] Found utility IPs instantiated in one or more block designs which have equivalent inline hdl with improved performance and reduced diskspace. It is recommended to migrate these utility IPs to inline hdl using the command upgrade_project -migrate_to_inline_hdl. The utility IPs may be deprecated in future releases. More information on inline hdl is available in UG994.
update_compile_order -fileset sources_1
open_bd_design {/home/emre/projectZed/projectZed.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file </home/emre/projectZed/projectZed.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_mem_intercon
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_periph
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx_finn:finn:StreamingDataflowPartition_1:1.0 - StreamingDataflowPar_0
Adding component instance block -- user.org:user:custom_fifo:1.0 - custom_fifo_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Successfully read diagram <design_1> from block design file </home/emre/projectZed/projectZed.srcs/sources_1/bd/design_1/design_1.bd>
set_property  ip_repo_paths  {/home/emre/ip_repo /home/emre/Documents/finn/finn-rtllib/memstream} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/emre/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/emre/Documents/finn/finn-rtllib/memstream'.
set_property  ip_repo_paths  {/home/emre/ip_repo /home/emre/Documents/finn/finn-rtllib/memstream /tmp/finn_dev_emre} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/emre/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/emre/Documents/finn/finn-rtllib/memstream'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_emre'.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Apr  8 04:18:37 2025] Launched impl_1...
Run output will be captured here: /home/emre/projectZed/projectZed.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7z020clg484-1
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 8148.707 ; gain = 0.000 ; free physical = 1718 ; free virtual = 9920
INFO: [Netlist 29-17] Analyzing 127 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 8230.426 ; gain = 3.000 ; free physical = 1614 ; free virtual = 9823
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8833.367 ; gain = 0.000 ; free physical = 1070 ; free virtual = 9283
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 8833.367 ; gain = 0.000 ; free physical = 1070 ; free virtual = 9283
Read PlaceDB: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.14 . Memory (MB): peak = 8833.367 ; gain = 0.000 ; free physical = 1071 ; free virtual = 9284
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8833.367 ; gain = 0.000 ; free physical = 1071 ; free virtual = 9284
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.03 . Memory (MB): peak = 8843.367 ; gain = 10.000 ; free physical = 1070 ; free virtual = 9283
Read Physdb Files: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.18 . Memory (MB): peak = 8843.367 ; gain = 10.000 ; free physical = 1070 ; free virtual = 9283
Restored from archive | CPU: 0.240000 secs | Memory: 7.541443 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.19 . Memory (MB): peak = 8843.367 ; gain = 10.000 ; free physical = 1070 ; free virtual = 9283
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8843.367 ; gain = 0.000 ; free physical = 1070 ; free virtual = 9283
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 7 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 3 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 1 instance 
  SRLC32E => SRL16E: 3 instances

open_run: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 9190.160 ; gain = 1162.066 ; free physical = 716 ; free virtual = 8937
open_bd_design {/home/emre/projectZed/projectZed.srcs/sources_1/bd/design_1/design_1.bd}
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
exit
INFO: [Common 17-206] Exiting Vivado at Tue Apr  8 04:31:44 2025...
