INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hp/adder/fulladder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'full_adder'
