// Seed: 4143613781
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout supply0 id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  id_6 :
  assert property (@(negedge -1'h0) id_5)
  else $signed(25);
  ;
  assign id_4 = -1'b0 == id_5;
endmodule
module module_0 (
    input uwire id_0,
    input wire id_1,
    input wor id_2,
    input wire id_3,
    input wand id_4,
    input uwire id_5,
    output wire id_6,
    input tri1 id_7,
    output tri1 id_8,
    input tri1 id_9,
    input tri id_10,
    input tri0 module_1,
    output supply0 id_12,
    input wand id_13,
    input uwire id_14,
    output tri1 id_15,
    input wire id_16,
    output supply0 id_17,
    input supply1 id_18,
    output tri id_19,
    input tri id_20,
    input supply1 id_21,
    input tri0 id_22,
    input wor id_23
    , id_36,
    input tri1 id_24,
    output uwire id_25,
    output wand id_26,
    input tri1 id_27,
    input tri1 id_28,
    input wor id_29,
    input wor id_30,
    input tri id_31,
    output wire id_32,
    output wor id_33,
    input wor id_34
);
  wire id_37;
  ;
  assign id_25 = -1;
  assign id_6  = id_24;
  logic id_38;
  ;
  module_0 modCall_1 (
      id_37,
      id_36,
      id_38,
      id_38,
      id_36
  );
  parameter id_39 = 1;
  assign id_38 = id_28;
endmodule
