Microsemi Libero Software
Version: 11.9.5.5
Release: v11.9 SP5

Info: The design piu_top_1.adb was last modified by software version 11.9.2.1.
Opened an existing Libero design piu_top_1.adb.
'BA_NAME' set to 'piu_top_ba'
'IDE_DESIGNERVIEW_NAME' set to 'Impl1'
'IDE_DESIGNERVIEW_COUNT' set to '1'
'IDE_DESIGNERVIEW_REV0' set to 'Impl1'
'IDE_DESIGNERVIEW_REVNUM0' set to '1'
'IDE_DESIGNERVIEW_ROOTDIR' set to 'D:\Work_space\libero_soc\FPGA\a3p1000_CAN\designer'
'IDE_DESIGNERVIEW_LASTREV' set to '1'
***** Layout Variables *********************************************

Mode: TIMING_DRIVEN
Power-driven Layout: OFF
Incremental Placement: OFF
Incremental Route: OFF



Running I/O Bank Assigner.

I/O Bank Assigner completed successfully.
 

Planning global net placement...


Global net placement completed successfully.

                        o - o - o - o - o - o

Timing-driven Placer Started: Mon Mar 16 09:49:47 2020

Placer Finished: Mon Mar 16 09:52:52 2020
Total Placer CPU Time:     00:03:05

                        o - o - o - o - o - o


Timing-driven Router 
Design: piu_top_1                       Started: Mon Mar 16 09:53:01 2020

 
Iterative improvement...

Timing-driven Router completed successfully.

Design: piu_top_1                       
Finished: Mon Mar 16 09:55:02 2020
Total CPU Time:     00:02:00            Total Elapsed Time: 00:02:01
Total Memory Usage: 583.0 Mbytes
                        o - o - o - o - o - o

Loading the Timing data for the design.
Finished loading the Timing data.

The Layout command succeeded ( 00:05:35 )
Wrote status report to file: piu_top_place_and_route_report.txt

The Report command succeeded ( 00:00:00 )
Wrote globalnet report to file: piu_top_globalnet_report.txt

The Report command succeeded ( 00:00:00 )
Wrote globalusage report to file: piu_top_globalusage_report.txt

The Report command succeeded ( 00:00:01 )
Wrote iobank report to file: piu_top_iobank_report.txt

The Report command succeeded ( 00:00:01 )
Wrote pin report to file: piu_top_report_pin_byname.txt

The Report command succeeded ( 00:00:03 )
Wrote pin report to file: piu_top_report_pin_bynumber.txt

The Report command succeeded ( 00:00:00 )
Design saved to file D:\Work_space\libero_soc\FPGA\a3p1000_CAN\designer\impl1\piu_top_1.adb.

The Execute Script command succeeded ( 00:05:46 )
Design closed.

