/***************************************************************************
 *     Copyright (c) 1999-2012, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_xpt_rave.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 6/14/12 3:20p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Wed Jun 13 16:39:03 2012
 *                 MD5 Checksum         d41d8cd98f00b204e9800998ecf8427e
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7429/rdb/b0/bchp_xpt_rave.h $
 * 
 * Hydra_Software_Devel/1   6/14/12 3:20p pntruong
 * SW7429-185: Initial version.
 *
 ***************************************************************************/

#ifndef BCHP_XPT_RAVE_H__
#define BCHP_XPT_RAVE_H__

/***************************************************************************
 *XPT_RAVE - XPT RAV Control Registers
 ***************************************************************************/
#define BCHP_XPT_RAVE_CX0_AV_CDB_WRITE_PTR       0x00220000 /* Context CDB Write Pointer */
#define BCHP_XPT_RAVE_CX0_AV_CDB_READ_PTR        0x00220004 /* Context CDB Read Pointer */
#define BCHP_XPT_RAVE_CX0_AV_CDB_BASE_PTR        0x00220008 /* Context CDB Base Pointer */
#define BCHP_XPT_RAVE_CX0_AV_CDB_END_PTR         0x0022000c /* Context CDB End Pointer */
#define BCHP_XPT_RAVE_CX0_AV_CDB_VALID_PTR       0x00220010 /* Context CDB Valid Pointer */
#define BCHP_XPT_RAVE_CX0_AV_CDB_WRAPAROUND_PTR  0x00220014 /* Context CDB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX0_AV_CDB_THRESHOLD_LEVEL 0x00220018 /* Context CDB Watermark Level */
#define BCHP_XPT_RAVE_CX0_AV_CDB_DEPTH           0x0022001c /* Context CDB Depth */
#define BCHP_XPT_RAVE_CX0_AV_THRESHOLDS          0x00220020 /* Context Thresholds */
#define BCHP_XPT_RAVE_CX0_AV_ITB_WRITE_PTR       0x00220024 /* Context ITB Write Pointer */
#define BCHP_XPT_RAVE_CX0_AV_ITB_READ_PTR        0x00220028 /* Context ITB Read Pointer */
#define BCHP_XPT_RAVE_CX0_AV_ITB_BASE_PTR        0x0022002c /* Context ITB Base Pointer */
#define BCHP_XPT_RAVE_CX0_AV_ITB_END_PTR         0x00220030 /* Context ITB End Pointer */
#define BCHP_XPT_RAVE_CX0_AV_ITB_VALID_PTR       0x00220034 /* Context ITB Valid Pointer */
#define BCHP_XPT_RAVE_CX0_AV_ITB_WRAPAROUND_PTR  0x00220038 /* Context ITB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX0_AV_ITB_THRESHOLD_LEVEL 0x0022003c /* Context ITB Watermark Level */
#define BCHP_XPT_RAVE_CX0_AV_ITB_DEPTH           0x00220040 /* Context ITB Depth */
#define BCHP_XPT_RAVE_CX0_REC_MISC_CONFIG        0x00220044 /* Miscellaneous Config */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_A         0x00220048 /* Context SCD map PIDS A */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_B         0x0022004c /* Context SCD map PIDS B */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_C         0x00220050 /* Context SCD map PIDS C */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_D         0x00220054 /* Context SCD map PIDS D */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_E         0x00220058 /* Context SCD map PIDS E */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_F         0x0022005c /* Context SCD map PIDS F */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_G         0x00220060 /* Context SCD map PIDS G */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_H         0x00220064 /* Context SCD map PIDS H */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG1        0x00220068 /* Context Miscellaneous Config 1 Register */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG2        0x0022006c /* Context Miscellaneous Config 2 Register */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG3        0x00220070 /* Context Miscellaneous Config 3 Register */
#define BCHP_XPT_RAVE_CX0_AV_INTERRUPT_ENABLES   0x00220074 /* Context Interrupt Enables */
#define BCHP_XPT_RAVE_CX0_AV_COMP1_CONTROL       0x00220078 /* Context Comparator 1 Control Register */
#define BCHP_XPT_RAVE_CX0_AV_COMP1_COMPARE_VAL   0x0022007c /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX0_AV_COMP1_MASK_VAL      0x00220080 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX0_AV_COMP1_FILTER_VAL    0x00220084 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX0_AV_COMP1_FILTER_MASK_VAL 0x00220088 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX0_AV_COMP2_CONTROL       0x0022008c /* Context Comparator 2 Control Register */
#define BCHP_XPT_RAVE_CX0_AV_COMP2_COMPARE_VAL   0x00220090 /* Context Comparator 2 32-bit compare value */
#define BCHP_XPT_RAVE_CX0_AV_COMP2_MASK_VAL      0x00220094 /* Context Comparator 2 32-bit mask value */
#define BCHP_XPT_RAVE_CX0_AV_COMP2_FILTER_VAL    0x00220098 /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX0_AV_COMP2_FILTER_MASK_VAL 0x0022009c /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX0_AV_COMP12_FILTER_MODE  0x002200a0 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX0_AV_PID_STREAM_ID       0x002200a4 /* Context PID and Stream ID Filter Value */
#define BCHP_XPT_RAVE_CX0_REC_CTRL1              0x002200a8 /* Record Control Register 1 */
#define BCHP_XPT_RAVE_CX0_REC_INIT_TS            0x002200ac /* Record Initial Timestamp Value Register */
#define BCHP_XPT_RAVE_CX0_REC_TS_CTRL            0x002200b0 /* Record Timestamp Control Register */
#define BCHP_XPT_RAVE_CX0_REC_TIME_CONFIG        0x002200b4 /* Record Time Configuration Register */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG4        0x002200b8 /* Context Miscellaneous Config 4 Register */
#define BCHP_XPT_RAVE_CX0_PIC_CTR                0x002200bc /* Picture Counter register */
#define BCHP_XPT_RAVE_CX0_PIC_CTR_MODE           0x002200c0 /* Picture Counter Mode Register */
#define BCHP_XPT_RAVE_CX0_REC_TIMER              0x002200c4 /* Record Timer Register */
#define BCHP_XPT_RAVE_CX0_REC_STATE0             0x002200c8 /* Record State Register */
#define BCHP_XPT_RAVE_CX0_REC_STATE1             0x002200cc /* Record State Register */
#define BCHP_XPT_RAVE_CX0_REC_STATE2             0x002200d0 /* Record State Register */
#define BCHP_XPT_RAVE_CX0_REC_STATE2b            0x002200d4 /* Record State Register */
#define BCHP_XPT_RAVE_CX0_REC_STATE3             0x002200d8 /* Record State Register */
#define BCHP_XPT_RAVE_CX0_REC_COUNT              0x002200dc /* Record Packet Count Register */
#define BCHP_XPT_RAVE_CX0_PIC_INC_DEC_CTRL       0x002200e0 /* Picture Counter Increment/Decrement/Reset Control Register */
#define BCHP_XPT_RAVE_CX0_SC                     0x002200e4 /* Scrambling Control Monitor Register */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG5        0x002200e8 /* Context Miscellaneous Config 5 Register */
#define BCHP_XPT_RAVE_CX0_RAVE_Reg_1             0x002200ec /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX0_RAVE_Reg_2             0x002200f0 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX0_RAVE_Reg_3             0x002200f4 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX0_ATSOFFSET_CONFIG       0x002200f8 /* Config register for ATS OFFSET feature */
#define BCHP_XPT_RAVE_CX0_ATSOFFSET_OFFSET_MAGNITUDE 0x002200fc /* 32 bit magnitude of the 33 bit signed ATS offset */
#define BCHP_XPT_RAVE_CX0_ATSOFFSET_OFFSET_SIGN_BIT 0x00220100 /* Sign bit of the 33 bit signed ATS offset */
#define BCHP_XPT_RAVE_CX0_ATSOFFSET_PCR          0x00220104 /* PCR value of the last PCR packet */
#define BCHP_XPT_RAVE_CX0_ATSOFFSET_ATS          0x00220108 /* ATS of the last packet carrying PCR */
#define BCHP_XPT_RAVE_CX0_ATSOFFSET_ADJ_ATS      0x0022010c /* Adjusted ATS of the last packet */
#define BCHP_XPT_RAVE_CX0_ATSOFFSET_NEXT_PKT_ATS 0x00220110 /* ATS to be used for next packet in Local Timestamp generation mode */
#define BCHP_XPT_RAVE_CX0_ATSOFFSET_PKT2PKT_ATS_DELTA 0x00220114 /* ATS delta to be used in Local Timestamp generation mode */
#define BCHP_XPT_RAVE_CX0_RAVE_Reg_4             0x00220118 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX0_RAVE_Reg_5             0x0022011c /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX1_AV_CDB_WRITE_PTR       0x00220120 /* Context CDB Write Pointer */
#define BCHP_XPT_RAVE_CX1_AV_CDB_READ_PTR        0x00220124 /* Context CDB Read Pointer */
#define BCHP_XPT_RAVE_CX1_AV_CDB_BASE_PTR        0x00220128 /* Context CDB Base Pointer */
#define BCHP_XPT_RAVE_CX1_AV_CDB_END_PTR         0x0022012c /* Context CDB End Pointer */
#define BCHP_XPT_RAVE_CX1_AV_CDB_VALID_PTR       0x00220130 /* Context CDB Valid Pointer */
#define BCHP_XPT_RAVE_CX1_AV_CDB_WRAPAROUND_PTR  0x00220134 /* Context CDB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX1_AV_CDB_THRESHOLD_LEVEL 0x00220138 /* Context CDB Watermark Level */
#define BCHP_XPT_RAVE_CX1_AV_CDB_DEPTH           0x0022013c /* Context CDB Depth */
#define BCHP_XPT_RAVE_CX1_AV_THRESHOLDS          0x00220140 /* Context Thresholds */
#define BCHP_XPT_RAVE_CX1_AV_ITB_WRITE_PTR       0x00220144 /* Context ITB Write Pointer */
#define BCHP_XPT_RAVE_CX1_AV_ITB_READ_PTR        0x00220148 /* Context ITB Read Pointer */
#define BCHP_XPT_RAVE_CX1_AV_ITB_BASE_PTR        0x0022014c /* Context ITB Base Pointer */
#define BCHP_XPT_RAVE_CX1_AV_ITB_END_PTR         0x00220150 /* Context ITB End Pointer */
#define BCHP_XPT_RAVE_CX1_AV_ITB_VALID_PTR       0x00220154 /* Context ITB Valid Pointer */
#define BCHP_XPT_RAVE_CX1_AV_ITB_WRAPAROUND_PTR  0x00220158 /* Context ITB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX1_AV_ITB_THRESHOLD_LEVEL 0x0022015c /* Context ITB Watermark Level */
#define BCHP_XPT_RAVE_CX1_AV_ITB_DEPTH           0x00220160 /* Context ITB Depth */
#define BCHP_XPT_RAVE_CX1_REC_MISC_CONFIG        0x00220164 /* Miscellaneous Config */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_A         0x00220168 /* Context SCD map PIDS A */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_B         0x0022016c /* Context SCD map PIDS B */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_C         0x00220170 /* Context SCD map PIDS C */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_D         0x00220174 /* Context SCD map PIDS D */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_E         0x00220178 /* Context SCD map PIDS E */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_F         0x0022017c /* Context SCD map PIDS F */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_G         0x00220180 /* Context SCD map PIDS G */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_H         0x00220184 /* Context SCD map PIDS H */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG1        0x00220188 /* Context Miscellaneous Config 1 Register */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG2        0x0022018c /* Context Miscellaneous Config 2 Register */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG3        0x00220190 /* Context Miscellaneous Config 3 Register */
#define BCHP_XPT_RAVE_CX1_AV_INTERRUPT_ENABLES   0x00220194 /* Context Interrupt Enables */
#define BCHP_XPT_RAVE_CX1_AV_COMP1_CONTROL       0x00220198 /* Context Comparator 1 Control Register */
#define BCHP_XPT_RAVE_CX1_AV_COMP1_COMPARE_VAL   0x0022019c /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX1_AV_COMP1_MASK_VAL      0x002201a0 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX1_AV_COMP1_FILTER_VAL    0x002201a4 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX1_AV_COMP1_FILTER_MASK_VAL 0x002201a8 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX1_AV_COMP2_CONTROL       0x002201ac /* Context Comparator 2 Control Register */
#define BCHP_XPT_RAVE_CX1_AV_COMP2_COMPARE_VAL   0x002201b0 /* Context Comparator 2 32-bit compare value */
#define BCHP_XPT_RAVE_CX1_AV_COMP2_MASK_VAL      0x002201b4 /* Context Comparator 2 32-bit mask value */
#define BCHP_XPT_RAVE_CX1_AV_COMP2_FILTER_VAL    0x002201b8 /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX1_AV_COMP2_FILTER_MASK_VAL 0x002201bc /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX1_AV_COMP12_FILTER_MODE  0x002201c0 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX1_AV_PID_STREAM_ID       0x002201c4 /* Context PID and Stream ID Filter Value */
#define BCHP_XPT_RAVE_CX1_REC_CTRL1              0x002201c8 /* Record Control Register 1 */
#define BCHP_XPT_RAVE_CX1_REC_INIT_TS            0x002201cc /* Record Initial Timestamp Value Register */
#define BCHP_XPT_RAVE_CX1_REC_TS_CTRL            0x002201d0 /* Record Timestamp Control Register */
#define BCHP_XPT_RAVE_CX1_REC_TIME_CONFIG        0x002201d4 /* Record Time Configuration Register */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG4        0x002201d8 /* Context Miscellaneous Config 4 Register */
#define BCHP_XPT_RAVE_CX1_PIC_CTR                0x002201dc /* Picture Counter register */
#define BCHP_XPT_RAVE_CX1_PIC_CTR_MODE           0x002201e0 /* Picture Counter Mode Register */
#define BCHP_XPT_RAVE_CX1_REC_TIMER              0x002201e4 /* Record Timer Register */
#define BCHP_XPT_RAVE_CX1_REC_STATE0             0x002201e8 /* Record State Register */
#define BCHP_XPT_RAVE_CX1_REC_STATE1             0x002201ec /* Record State Register */
#define BCHP_XPT_RAVE_CX1_REC_STATE2             0x002201f0 /* Record State Register */
#define BCHP_XPT_RAVE_CX1_REC_STATE2b            0x002201f4 /* Record State Register */
#define BCHP_XPT_RAVE_CX1_REC_STATE3             0x002201f8 /* Record State Register */
#define BCHP_XPT_RAVE_CX1_REC_COUNT              0x002201fc /* Record Packet Count Register */
#define BCHP_XPT_RAVE_CX1_PIC_INC_DEC_CTRL       0x00220200 /* Picture Counter Increment/Decrement/Reset Control Register */
#define BCHP_XPT_RAVE_CX1_SC                     0x00220204 /* Scrambling Control Monitor Register */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG5        0x00220208 /* Context Miscellaneous Config 5 Register */
#define BCHP_XPT_RAVE_CX1_RAVE_Reg_1             0x0022020c /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX1_RAVE_Reg_2             0x00220210 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX1_RAVE_Reg_3             0x00220214 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX1_ATSOFFSET_CONFIG       0x00220218 /* Config register for ATS OFFSET feature */
#define BCHP_XPT_RAVE_CX1_ATSOFFSET_OFFSET_MAGNITUDE 0x0022021c /* 32 bit magnitude of the 33 bit signed ATS offset */
#define BCHP_XPT_RAVE_CX1_ATSOFFSET_OFFSET_SIGN_BIT 0x00220220 /* Sign bit of the 33 bit signed ATS offset */
#define BCHP_XPT_RAVE_CX1_ATSOFFSET_PCR          0x00220224 /* PCR value of the last PCR packet */
#define BCHP_XPT_RAVE_CX1_ATSOFFSET_ATS          0x00220228 /* ATS of the last packet carrying PCR */
#define BCHP_XPT_RAVE_CX1_ATSOFFSET_ADJ_ATS      0x0022022c /* Adjusted ATS of the last packet */
#define BCHP_XPT_RAVE_CX1_ATSOFFSET_NEXT_PKT_ATS 0x00220230 /* ATS to be used for next packet in Local Timestamp generation mode */
#define BCHP_XPT_RAVE_CX1_ATSOFFSET_PKT2PKT_ATS_DELTA 0x00220234 /* ATS delta to be used in Local Timestamp generation mode */
#define BCHP_XPT_RAVE_CX1_RAVE_Reg_4             0x00220238 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX1_RAVE_Reg_5             0x0022023c /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX2_AV_CDB_WRITE_PTR       0x00220240 /* Context CDB Write Pointer */
#define BCHP_XPT_RAVE_CX2_AV_CDB_READ_PTR        0x00220244 /* Context CDB Read Pointer */
#define BCHP_XPT_RAVE_CX2_AV_CDB_BASE_PTR        0x00220248 /* Context CDB Base Pointer */
#define BCHP_XPT_RAVE_CX2_AV_CDB_END_PTR         0x0022024c /* Context CDB End Pointer */
#define BCHP_XPT_RAVE_CX2_AV_CDB_VALID_PTR       0x00220250 /* Context CDB Valid Pointer */
#define BCHP_XPT_RAVE_CX2_AV_CDB_WRAPAROUND_PTR  0x00220254 /* Context CDB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX2_AV_CDB_THRESHOLD_LEVEL 0x00220258 /* Context CDB Watermark Level */
#define BCHP_XPT_RAVE_CX2_AV_CDB_DEPTH           0x0022025c /* Context CDB Depth */
#define BCHP_XPT_RAVE_CX2_AV_THRESHOLDS          0x00220260 /* Context Thresholds */
#define BCHP_XPT_RAVE_CX2_AV_ITB_WRITE_PTR       0x00220264 /* Context ITB Write Pointer */
#define BCHP_XPT_RAVE_CX2_AV_ITB_READ_PTR        0x00220268 /* Context ITB Read Pointer */
#define BCHP_XPT_RAVE_CX2_AV_ITB_BASE_PTR        0x0022026c /* Context ITB Base Pointer */
#define BCHP_XPT_RAVE_CX2_AV_ITB_END_PTR         0x00220270 /* Context ITB End Pointer */
#define BCHP_XPT_RAVE_CX2_AV_ITB_VALID_PTR       0x00220274 /* Context ITB Valid Pointer */
#define BCHP_XPT_RAVE_CX2_AV_ITB_WRAPAROUND_PTR  0x00220278 /* Context ITB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX2_AV_ITB_THRESHOLD_LEVEL 0x0022027c /* Context ITB Watermark Level */
#define BCHP_XPT_RAVE_CX2_AV_ITB_DEPTH           0x00220280 /* Context ITB Depth */
#define BCHP_XPT_RAVE_CX2_REC_MISC_CONFIG        0x00220284 /* Miscellaneous Config */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_A         0x00220288 /* Context SCD map PIDS A */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_B         0x0022028c /* Context SCD map PIDS B */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_C         0x00220290 /* Context SCD map PIDS C */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_D         0x00220294 /* Context SCD map PIDS D */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_E         0x00220298 /* Context SCD map PIDS E */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_F         0x0022029c /* Context SCD map PIDS F */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_G         0x002202a0 /* Context SCD map PIDS G */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_H         0x002202a4 /* Context SCD map PIDS H */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG1        0x002202a8 /* Context Miscellaneous Config 1 Register */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG2        0x002202ac /* Context Miscellaneous Config 2 Register */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG3        0x002202b0 /* Context Miscellaneous Config 3 Register */
#define BCHP_XPT_RAVE_CX2_AV_INTERRUPT_ENABLES   0x002202b4 /* Context Interrupt Enables */
#define BCHP_XPT_RAVE_CX2_AV_COMP1_CONTROL       0x002202b8 /* Context Comparator 1 Control Register */
#define BCHP_XPT_RAVE_CX2_AV_COMP1_COMPARE_VAL   0x002202bc /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX2_AV_COMP1_MASK_VAL      0x002202c0 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX2_AV_COMP1_FILTER_VAL    0x002202c4 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX2_AV_COMP1_FILTER_MASK_VAL 0x002202c8 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX2_AV_COMP2_CONTROL       0x002202cc /* Context Comparator 2 Control Register */
#define BCHP_XPT_RAVE_CX2_AV_COMP2_COMPARE_VAL   0x002202d0 /* Context Comparator 2 32-bit compare value */
#define BCHP_XPT_RAVE_CX2_AV_COMP2_MASK_VAL      0x002202d4 /* Context Comparator 2 32-bit mask value */
#define BCHP_XPT_RAVE_CX2_AV_COMP2_FILTER_VAL    0x002202d8 /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX2_AV_COMP2_FILTER_MASK_VAL 0x002202dc /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX2_AV_COMP12_FILTER_MODE  0x002202e0 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX2_AV_PID_STREAM_ID       0x002202e4 /* Context PID and Stream ID Filter Value */
#define BCHP_XPT_RAVE_CX2_REC_CTRL1              0x002202e8 /* Record Control Register 1 */
#define BCHP_XPT_RAVE_CX2_REC_INIT_TS            0x002202ec /* Record Initial Timestamp Value Register */
#define BCHP_XPT_RAVE_CX2_REC_TS_CTRL            0x002202f0 /* Record Timestamp Control Register */
#define BCHP_XPT_RAVE_CX2_REC_TIME_CONFIG        0x002202f4 /* Record Time Configuration Register */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG4        0x002202f8 /* Context Miscellaneous Config 4 Register */
#define BCHP_XPT_RAVE_CX2_PIC_CTR                0x002202fc /* Picture Counter register */
#define BCHP_XPT_RAVE_CX2_PIC_CTR_MODE           0x00220300 /* Picture Counter Mode Register */
#define BCHP_XPT_RAVE_CX2_REC_TIMER              0x00220304 /* Record Timer Register */
#define BCHP_XPT_RAVE_CX2_REC_STATE0             0x00220308 /* Record State Register */
#define BCHP_XPT_RAVE_CX2_REC_STATE1             0x0022030c /* Record State Register */
#define BCHP_XPT_RAVE_CX2_REC_STATE2             0x00220310 /* Record State Register */
#define BCHP_XPT_RAVE_CX2_REC_STATE2b            0x00220314 /* Record State Register */
#define BCHP_XPT_RAVE_CX2_REC_STATE3             0x00220318 /* Record State Register */
#define BCHP_XPT_RAVE_CX2_REC_COUNT              0x0022031c /* Record Packet Count Register */
#define BCHP_XPT_RAVE_CX2_PIC_INC_DEC_CTRL       0x00220320 /* Picture Counter Increment/Decrement/Reset Control Register */
#define BCHP_XPT_RAVE_CX2_SC                     0x00220324 /* Scrambling Control Monitor Register */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG5        0x00220328 /* Context Miscellaneous Config 5 Register */
#define BCHP_XPT_RAVE_CX2_RAVE_Reg_1             0x0022032c /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX2_RAVE_Reg_2             0x00220330 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX2_RAVE_Reg_3             0x00220334 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX2_ATSOFFSET_CONFIG       0x00220338 /* Config register for ATS OFFSET feature */
#define BCHP_XPT_RAVE_CX2_ATSOFFSET_OFFSET_MAGNITUDE 0x0022033c /* 32 bit magnitude of the 33 bit signed ATS offset */
#define BCHP_XPT_RAVE_CX2_ATSOFFSET_OFFSET_SIGN_BIT 0x00220340 /* Sign bit of the 33 bit signed ATS offset */
#define BCHP_XPT_RAVE_CX2_ATSOFFSET_PCR          0x00220344 /* PCR value of the last PCR packet */
#define BCHP_XPT_RAVE_CX2_ATSOFFSET_ATS          0x00220348 /* ATS of the last packet carrying PCR */
#define BCHP_XPT_RAVE_CX2_ATSOFFSET_ADJ_ATS      0x0022034c /* Adjusted ATS of the last packet */
#define BCHP_XPT_RAVE_CX2_ATSOFFSET_NEXT_PKT_ATS 0x00220350 /* ATS to be used for next packet in Local Timestamp generation mode */
#define BCHP_XPT_RAVE_CX2_ATSOFFSET_PKT2PKT_ATS_DELTA 0x00220354 /* ATS delta to be used in Local Timestamp generation mode */
#define BCHP_XPT_RAVE_CX2_RAVE_Reg_4             0x00220358 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX2_RAVE_Reg_5             0x0022035c /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX3_AV_CDB_WRITE_PTR       0x00220360 /* Context CDB Write Pointer */
#define BCHP_XPT_RAVE_CX3_AV_CDB_READ_PTR        0x00220364 /* Context CDB Read Pointer */
#define BCHP_XPT_RAVE_CX3_AV_CDB_BASE_PTR        0x00220368 /* Context CDB Base Pointer */
#define BCHP_XPT_RAVE_CX3_AV_CDB_END_PTR         0x0022036c /* Context CDB End Pointer */
#define BCHP_XPT_RAVE_CX3_AV_CDB_VALID_PTR       0x00220370 /* Context CDB Valid Pointer */
#define BCHP_XPT_RAVE_CX3_AV_CDB_WRAPAROUND_PTR  0x00220374 /* Context CDB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX3_AV_CDB_THRESHOLD_LEVEL 0x00220378 /* Context CDB Watermark Level */
#define BCHP_XPT_RAVE_CX3_AV_CDB_DEPTH           0x0022037c /* Context CDB Depth */
#define BCHP_XPT_RAVE_CX3_AV_THRESHOLDS          0x00220380 /* Context Thresholds */
#define BCHP_XPT_RAVE_CX3_AV_ITB_WRITE_PTR       0x00220384 /* Context ITB Write Pointer */
#define BCHP_XPT_RAVE_CX3_AV_ITB_READ_PTR        0x00220388 /* Context ITB Read Pointer */
#define BCHP_XPT_RAVE_CX3_AV_ITB_BASE_PTR        0x0022038c /* Context ITB Base Pointer */
#define BCHP_XPT_RAVE_CX3_AV_ITB_END_PTR         0x00220390 /* Context ITB End Pointer */
#define BCHP_XPT_RAVE_CX3_AV_ITB_VALID_PTR       0x00220394 /* Context ITB Valid Pointer */
#define BCHP_XPT_RAVE_CX3_AV_ITB_WRAPAROUND_PTR  0x00220398 /* Context ITB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX3_AV_ITB_THRESHOLD_LEVEL 0x0022039c /* Context ITB Watermark Level */
#define BCHP_XPT_RAVE_CX3_AV_ITB_DEPTH           0x002203a0 /* Context ITB Depth */
#define BCHP_XPT_RAVE_CX3_REC_MISC_CONFIG        0x002203a4 /* Miscellaneous Config */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_A         0x002203a8 /* Context SCD map PIDS A */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_B         0x002203ac /* Context SCD map PIDS B */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_C         0x002203b0 /* Context SCD map PIDS C */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_D         0x002203b4 /* Context SCD map PIDS D */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_E         0x002203b8 /* Context SCD map PIDS E */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_F         0x002203bc /* Context SCD map PIDS F */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_G         0x002203c0 /* Context SCD map PIDS G */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_H         0x002203c4 /* Context SCD map PIDS H */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG1        0x002203c8 /* Context Miscellaneous Config 1 Register */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG2        0x002203cc /* Context Miscellaneous Config 2 Register */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG3        0x002203d0 /* Context Miscellaneous Config 3 Register */
#define BCHP_XPT_RAVE_CX3_AV_INTERRUPT_ENABLES   0x002203d4 /* Context Interrupt Enables */
#define BCHP_XPT_RAVE_CX3_AV_COMP1_CONTROL       0x002203d8 /* Context Comparator 1 Control Register */
#define BCHP_XPT_RAVE_CX3_AV_COMP1_COMPARE_VAL   0x002203dc /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX3_AV_COMP1_MASK_VAL      0x002203e0 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX3_AV_COMP1_FILTER_VAL    0x002203e4 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX3_AV_COMP1_FILTER_MASK_VAL 0x002203e8 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX3_AV_COMP2_CONTROL       0x002203ec /* Context Comparator 2 Control Register */
#define BCHP_XPT_RAVE_CX3_AV_COMP2_COMPARE_VAL   0x002203f0 /* Context Comparator 2 32-bit compare value */
#define BCHP_XPT_RAVE_CX3_AV_COMP2_MASK_VAL      0x002203f4 /* Context Comparator 2 32-bit mask value */
#define BCHP_XPT_RAVE_CX3_AV_COMP2_FILTER_VAL    0x002203f8 /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX3_AV_COMP2_FILTER_MASK_VAL 0x002203fc /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX3_AV_COMP12_FILTER_MODE  0x00220400 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX3_AV_PID_STREAM_ID       0x00220404 /* Context PID and Stream ID Filter Value */
#define BCHP_XPT_RAVE_CX3_REC_CTRL1              0x00220408 /* Record Control Register 1 */
#define BCHP_XPT_RAVE_CX3_REC_INIT_TS            0x0022040c /* Record Initial Timestamp Value Register */
#define BCHP_XPT_RAVE_CX3_REC_TS_CTRL            0x00220410 /* Record Timestamp Control Register */
#define BCHP_XPT_RAVE_CX3_REC_TIME_CONFIG        0x00220414 /* Record Time Configuration Register */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG4        0x00220418 /* Context Miscellaneous Config 4 Register */
#define BCHP_XPT_RAVE_CX3_PIC_CTR                0x0022041c /* Picture Counter register */
#define BCHP_XPT_RAVE_CX3_PIC_CTR_MODE           0x00220420 /* Picture Counter Mode Register */
#define BCHP_XPT_RAVE_CX3_REC_TIMER              0x00220424 /* Record Timer Register */
#define BCHP_XPT_RAVE_CX3_REC_STATE0             0x00220428 /* Record State Register */
#define BCHP_XPT_RAVE_CX3_REC_STATE1             0x0022042c /* Record State Register */
#define BCHP_XPT_RAVE_CX3_REC_STATE2             0x00220430 /* Record State Register */
#define BCHP_XPT_RAVE_CX3_REC_STATE2b            0x00220434 /* Record State Register */
#define BCHP_XPT_RAVE_CX3_REC_STATE3             0x00220438 /* Record State Register */
#define BCHP_XPT_RAVE_CX3_REC_COUNT              0x0022043c /* Record Packet Count Register */
#define BCHP_XPT_RAVE_CX3_PIC_INC_DEC_CTRL       0x00220440 /* Picture Counter Increment/Decrement/Reset Control Register */
#define BCHP_XPT_RAVE_CX3_SC                     0x00220444 /* Scrambling Control Monitor Register */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG5        0x00220448 /* Context Miscellaneous Config 5 Register */
#define BCHP_XPT_RAVE_CX3_RAVE_Reg_1             0x0022044c /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX3_RAVE_Reg_2             0x00220450 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX3_RAVE_Reg_3             0x00220454 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX3_ATSOFFSET_CONFIG       0x00220458 /* Config register for ATS OFFSET feature */
#define BCHP_XPT_RAVE_CX3_ATSOFFSET_OFFSET_MAGNITUDE 0x0022045c /* 32 bit magnitude of the 33 bit signed ATS offset */
#define BCHP_XPT_RAVE_CX3_ATSOFFSET_OFFSET_SIGN_BIT 0x00220460 /* Sign bit of the 33 bit signed ATS offset */
#define BCHP_XPT_RAVE_CX3_ATSOFFSET_PCR          0x00220464 /* PCR value of the last PCR packet */
#define BCHP_XPT_RAVE_CX3_ATSOFFSET_ATS          0x00220468 /* ATS of the last packet carrying PCR */
#define BCHP_XPT_RAVE_CX3_ATSOFFSET_ADJ_ATS      0x0022046c /* Adjusted ATS of the last packet */
#define BCHP_XPT_RAVE_CX3_ATSOFFSET_NEXT_PKT_ATS 0x00220470 /* ATS to be used for next packet in Local Timestamp generation mode */
#define BCHP_XPT_RAVE_CX3_ATSOFFSET_PKT2PKT_ATS_DELTA 0x00220474 /* ATS delta to be used in Local Timestamp generation mode */
#define BCHP_XPT_RAVE_CX3_RAVE_Reg_4             0x00220478 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX3_RAVE_Reg_5             0x0022047c /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX4_AV_CDB_WRITE_PTR       0x00220480 /* Context CDB Write Pointer */
#define BCHP_XPT_RAVE_CX4_AV_CDB_READ_PTR        0x00220484 /* Context CDB Read Pointer */
#define BCHP_XPT_RAVE_CX4_AV_CDB_BASE_PTR        0x00220488 /* Context CDB Base Pointer */
#define BCHP_XPT_RAVE_CX4_AV_CDB_END_PTR         0x0022048c /* Context CDB End Pointer */
#define BCHP_XPT_RAVE_CX4_AV_CDB_VALID_PTR       0x00220490 /* Context CDB Valid Pointer */
#define BCHP_XPT_RAVE_CX4_AV_CDB_WRAPAROUND_PTR  0x00220494 /* Context CDB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX4_AV_CDB_THRESHOLD_LEVEL 0x00220498 /* Context CDB Watermark Level */
#define BCHP_XPT_RAVE_CX4_AV_CDB_DEPTH           0x0022049c /* Context CDB Depth */
#define BCHP_XPT_RAVE_CX4_AV_THRESHOLDS          0x002204a0 /* Context Thresholds */
#define BCHP_XPT_RAVE_CX4_AV_ITB_WRITE_PTR       0x002204a4 /* Context ITB Write Pointer */
#define BCHP_XPT_RAVE_CX4_AV_ITB_READ_PTR        0x002204a8 /* Context ITB Read Pointer */
#define BCHP_XPT_RAVE_CX4_AV_ITB_BASE_PTR        0x002204ac /* Context ITB Base Pointer */
#define BCHP_XPT_RAVE_CX4_AV_ITB_END_PTR         0x002204b0 /* Context ITB End Pointer */
#define BCHP_XPT_RAVE_CX4_AV_ITB_VALID_PTR       0x002204b4 /* Context ITB Valid Pointer */
#define BCHP_XPT_RAVE_CX4_AV_ITB_WRAPAROUND_PTR  0x002204b8 /* Context ITB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX4_AV_ITB_THRESHOLD_LEVEL 0x002204bc /* Context ITB Watermark Level */
#define BCHP_XPT_RAVE_CX4_AV_ITB_DEPTH           0x002204c0 /* Context ITB Depth */
#define BCHP_XPT_RAVE_CX4_REC_MISC_CONFIG        0x002204c4 /* Miscellaneous Config */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_A         0x002204c8 /* Context SCD map PIDS A */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_B         0x002204cc /* Context SCD map PIDS B */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_C         0x002204d0 /* Context SCD map PIDS C */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_D         0x002204d4 /* Context SCD map PIDS D */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_E         0x002204d8 /* Context SCD map PIDS E */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_F         0x002204dc /* Context SCD map PIDS F */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_G         0x002204e0 /* Context SCD map PIDS G */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_H         0x002204e4 /* Context SCD map PIDS H */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG1        0x002204e8 /* Context Miscellaneous Config 1 Register */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG2        0x002204ec /* Context Miscellaneous Config 2 Register */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG3        0x002204f0 /* Context Miscellaneous Config 3 Register */
#define BCHP_XPT_RAVE_CX4_AV_INTERRUPT_ENABLES   0x002204f4 /* Context Interrupt Enables */
#define BCHP_XPT_RAVE_CX4_AV_COMP1_CONTROL       0x002204f8 /* Context Comparator 1 Control Register */
#define BCHP_XPT_RAVE_CX4_AV_COMP1_COMPARE_VAL   0x002204fc /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX4_AV_COMP1_MASK_VAL      0x00220500 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX4_AV_COMP1_FILTER_VAL    0x00220504 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX4_AV_COMP1_FILTER_MASK_VAL 0x00220508 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX4_AV_COMP2_CONTROL       0x0022050c /* Context Comparator 2 Control Register */
#define BCHP_XPT_RAVE_CX4_AV_COMP2_COMPARE_VAL   0x00220510 /* Context Comparator 2 32-bit compare value */
#define BCHP_XPT_RAVE_CX4_AV_COMP2_MASK_VAL      0x00220514 /* Context Comparator 2 32-bit mask value */
#define BCHP_XPT_RAVE_CX4_AV_COMP2_FILTER_VAL    0x00220518 /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX4_AV_COMP2_FILTER_MASK_VAL 0x0022051c /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX4_AV_COMP12_FILTER_MODE  0x00220520 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX4_AV_PID_STREAM_ID       0x00220524 /* Context PID and Stream ID Filter Value */
#define BCHP_XPT_RAVE_CX4_REC_CTRL1              0x00220528 /* Record Control Register 1 */
#define BCHP_XPT_RAVE_CX4_REC_INIT_TS            0x0022052c /* Record Initial Timestamp Value Register */
#define BCHP_XPT_RAVE_CX4_REC_TS_CTRL            0x00220530 /* Record Timestamp Control Register */
#define BCHP_XPT_RAVE_CX4_REC_TIME_CONFIG        0x00220534 /* Record Time Configuration Register */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG4        0x00220538 /* Context Miscellaneous Config 4 Register */
#define BCHP_XPT_RAVE_CX4_PIC_CTR                0x0022053c /* Picture Counter register */
#define BCHP_XPT_RAVE_CX4_PIC_CTR_MODE           0x00220540 /* Picture Counter Mode Register */
#define BCHP_XPT_RAVE_CX4_REC_TIMER              0x00220544 /* Record Timer Register */
#define BCHP_XPT_RAVE_CX4_REC_STATE0             0x00220548 /* Record State Register */
#define BCHP_XPT_RAVE_CX4_REC_STATE1             0x0022054c /* Record State Register */
#define BCHP_XPT_RAVE_CX4_REC_STATE2             0x00220550 /* Record State Register */
#define BCHP_XPT_RAVE_CX4_REC_STATE2b            0x00220554 /* Record State Register */
#define BCHP_XPT_RAVE_CX4_REC_STATE3             0x00220558 /* Record State Register */
#define BCHP_XPT_RAVE_CX4_REC_COUNT              0x0022055c /* Record Packet Count Register */
#define BCHP_XPT_RAVE_CX4_PIC_INC_DEC_CTRL       0x00220560 /* Picture Counter Increment/Decrement/Reset Control Register */
#define BCHP_XPT_RAVE_CX4_SC                     0x00220564 /* Scrambling Control Monitor Register */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG5        0x00220568 /* Context Miscellaneous Config 5 Register */
#define BCHP_XPT_RAVE_CX4_RAVE_Reg_1             0x0022056c /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX4_RAVE_Reg_2             0x00220570 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX4_RAVE_Reg_3             0x00220574 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX4_ATSOFFSET_CONFIG       0x00220578 /* Config register for ATS OFFSET feature */
#define BCHP_XPT_RAVE_CX4_ATSOFFSET_OFFSET_MAGNITUDE 0x0022057c /* 32 bit magnitude of the 33 bit signed ATS offset */
#define BCHP_XPT_RAVE_CX4_ATSOFFSET_OFFSET_SIGN_BIT 0x00220580 /* Sign bit of the 33 bit signed ATS offset */
#define BCHP_XPT_RAVE_CX4_ATSOFFSET_PCR          0x00220584 /* PCR value of the last PCR packet */
#define BCHP_XPT_RAVE_CX4_ATSOFFSET_ATS          0x00220588 /* ATS of the last packet carrying PCR */
#define BCHP_XPT_RAVE_CX4_ATSOFFSET_ADJ_ATS      0x0022058c /* Adjusted ATS of the last packet */
#define BCHP_XPT_RAVE_CX4_ATSOFFSET_NEXT_PKT_ATS 0x00220590 /* ATS to be used for next packet in Local Timestamp generation mode */
#define BCHP_XPT_RAVE_CX4_ATSOFFSET_PKT2PKT_ATS_DELTA 0x00220594 /* ATS delta to be used in Local Timestamp generation mode */
#define BCHP_XPT_RAVE_CX4_RAVE_Reg_4             0x00220598 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX4_RAVE_Reg_5             0x0022059c /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX5_AV_CDB_WRITE_PTR       0x002205a0 /* Context CDB Write Pointer */
#define BCHP_XPT_RAVE_CX5_AV_CDB_READ_PTR        0x002205a4 /* Context CDB Read Pointer */
#define BCHP_XPT_RAVE_CX5_AV_CDB_BASE_PTR        0x002205a8 /* Context CDB Base Pointer */
#define BCHP_XPT_RAVE_CX5_AV_CDB_END_PTR         0x002205ac /* Context CDB End Pointer */
#define BCHP_XPT_RAVE_CX5_AV_CDB_VALID_PTR       0x002205b0 /* Context CDB Valid Pointer */
#define BCHP_XPT_RAVE_CX5_AV_CDB_WRAPAROUND_PTR  0x002205b4 /* Context CDB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX5_AV_CDB_THRESHOLD_LEVEL 0x002205b8 /* Context CDB Watermark Level */
#define BCHP_XPT_RAVE_CX5_AV_CDB_DEPTH           0x002205bc /* Context CDB Depth */
#define BCHP_XPT_RAVE_CX5_AV_THRESHOLDS          0x002205c0 /* Context Thresholds */
#define BCHP_XPT_RAVE_CX5_AV_ITB_WRITE_PTR       0x002205c4 /* Context ITB Write Pointer */
#define BCHP_XPT_RAVE_CX5_AV_ITB_READ_PTR        0x002205c8 /* Context ITB Read Pointer */
#define BCHP_XPT_RAVE_CX5_AV_ITB_BASE_PTR        0x002205cc /* Context ITB Base Pointer */
#define BCHP_XPT_RAVE_CX5_AV_ITB_END_PTR         0x002205d0 /* Context ITB End Pointer */
#define BCHP_XPT_RAVE_CX5_AV_ITB_VALID_PTR       0x002205d4 /* Context ITB Valid Pointer */
#define BCHP_XPT_RAVE_CX5_AV_ITB_WRAPAROUND_PTR  0x002205d8 /* Context ITB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX5_AV_ITB_THRESHOLD_LEVEL 0x002205dc /* Context ITB Watermark Level */
#define BCHP_XPT_RAVE_CX5_AV_ITB_DEPTH           0x002205e0 /* Context ITB Depth */
#define BCHP_XPT_RAVE_CX5_REC_MISC_CONFIG        0x002205e4 /* Miscellaneous Config */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_A         0x002205e8 /* Context SCD map PIDS A */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_B         0x002205ec /* Context SCD map PIDS B */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_C         0x002205f0 /* Context SCD map PIDS C */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_D         0x002205f4 /* Context SCD map PIDS D */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_E         0x002205f8 /* Context SCD map PIDS E */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_F         0x002205fc /* Context SCD map PIDS F */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_G         0x00220600 /* Context SCD map PIDS G */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_H         0x00220604 /* Context SCD map PIDS H */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG1        0x00220608 /* Context Miscellaneous Config 1 Register */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG2        0x0022060c /* Context Miscellaneous Config 2 Register */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG3        0x00220610 /* Context Miscellaneous Config 3 Register */
#define BCHP_XPT_RAVE_CX5_AV_INTERRUPT_ENABLES   0x00220614 /* Context Interrupt Enables */
#define BCHP_XPT_RAVE_CX5_AV_COMP1_CONTROL       0x00220618 /* Context Comparator 1 Control Register */
#define BCHP_XPT_RAVE_CX5_AV_COMP1_COMPARE_VAL   0x0022061c /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX5_AV_COMP1_MASK_VAL      0x00220620 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX5_AV_COMP1_FILTER_VAL    0x00220624 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX5_AV_COMP1_FILTER_MASK_VAL 0x00220628 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX5_AV_COMP2_CONTROL       0x0022062c /* Context Comparator 2 Control Register */
#define BCHP_XPT_RAVE_CX5_AV_COMP2_COMPARE_VAL   0x00220630 /* Context Comparator 2 32-bit compare value */
#define BCHP_XPT_RAVE_CX5_AV_COMP2_MASK_VAL      0x00220634 /* Context Comparator 2 32-bit mask value */
#define BCHP_XPT_RAVE_CX5_AV_COMP2_FILTER_VAL    0x00220638 /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX5_AV_COMP2_FILTER_MASK_VAL 0x0022063c /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX5_AV_COMP12_FILTER_MODE  0x00220640 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX5_AV_PID_STREAM_ID       0x00220644 /* Context PID and Stream ID Filter Value */
#define BCHP_XPT_RAVE_CX5_REC_CTRL1              0x00220648 /* Record Control Register 1 */
#define BCHP_XPT_RAVE_CX5_REC_INIT_TS            0x0022064c /* Record Initial Timestamp Value Register */
#define BCHP_XPT_RAVE_CX5_REC_TS_CTRL            0x00220650 /* Record Timestamp Control Register */
#define BCHP_XPT_RAVE_CX5_REC_TIME_CONFIG        0x00220654 /* Record Time Configuration Register */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG4        0x00220658 /* Context Miscellaneous Config 4 Register */
#define BCHP_XPT_RAVE_CX5_PIC_CTR                0x0022065c /* Picture Counter register */
#define BCHP_XPT_RAVE_CX5_PIC_CTR_MODE           0x00220660 /* Picture Counter Mode Register */
#define BCHP_XPT_RAVE_CX5_REC_TIMER              0x00220664 /* Record Timer Register */
#define BCHP_XPT_RAVE_CX5_REC_STATE0             0x00220668 /* Record State Register */
#define BCHP_XPT_RAVE_CX5_REC_STATE1             0x0022066c /* Record State Register */
#define BCHP_XPT_RAVE_CX5_REC_STATE2             0x00220670 /* Record State Register */
#define BCHP_XPT_RAVE_CX5_REC_STATE2b            0x00220674 /* Record State Register */
#define BCHP_XPT_RAVE_CX5_REC_STATE3             0x00220678 /* Record State Register */
#define BCHP_XPT_RAVE_CX5_REC_COUNT              0x0022067c /* Record Packet Count Register */
#define BCHP_XPT_RAVE_CX5_PIC_INC_DEC_CTRL       0x00220680 /* Picture Counter Increment/Decrement/Reset Control Register */
#define BCHP_XPT_RAVE_CX5_SC                     0x00220684 /* Scrambling Control Monitor Register */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG5        0x00220688 /* Context Miscellaneous Config 5 Register */
#define BCHP_XPT_RAVE_CX5_RAVE_Reg_1             0x0022068c /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX5_RAVE_Reg_2             0x00220690 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX5_RAVE_Reg_3             0x00220694 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX5_ATSOFFSET_CONFIG       0x00220698 /* Config register for ATS OFFSET feature */
#define BCHP_XPT_RAVE_CX5_ATSOFFSET_OFFSET_MAGNITUDE 0x0022069c /* 32 bit magnitude of the 33 bit signed ATS offset */
#define BCHP_XPT_RAVE_CX5_ATSOFFSET_OFFSET_SIGN_BIT 0x002206a0 /* Sign bit of the 33 bit signed ATS offset */
#define BCHP_XPT_RAVE_CX5_ATSOFFSET_PCR          0x002206a4 /* PCR value of the last PCR packet */
#define BCHP_XPT_RAVE_CX5_ATSOFFSET_ATS          0x002206a8 /* ATS of the last packet carrying PCR */
#define BCHP_XPT_RAVE_CX5_ATSOFFSET_ADJ_ATS      0x002206ac /* Adjusted ATS of the last packet */
#define BCHP_XPT_RAVE_CX5_ATSOFFSET_NEXT_PKT_ATS 0x002206b0 /* ATS to be used for next packet in Local Timestamp generation mode */
#define BCHP_XPT_RAVE_CX5_ATSOFFSET_PKT2PKT_ATS_DELTA 0x002206b4 /* ATS delta to be used in Local Timestamp generation mode */
#define BCHP_XPT_RAVE_CX5_RAVE_Reg_4             0x002206b8 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX5_RAVE_Reg_5             0x002206bc /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX6_AV_CDB_WRITE_PTR       0x002206c0 /* Context CDB Write Pointer */
#define BCHP_XPT_RAVE_CX6_AV_CDB_READ_PTR        0x002206c4 /* Context CDB Read Pointer */
#define BCHP_XPT_RAVE_CX6_AV_CDB_BASE_PTR        0x002206c8 /* Context CDB Base Pointer */
#define BCHP_XPT_RAVE_CX6_AV_CDB_END_PTR         0x002206cc /* Context CDB End Pointer */
#define BCHP_XPT_RAVE_CX6_AV_CDB_VALID_PTR       0x002206d0 /* Context CDB Valid Pointer */
#define BCHP_XPT_RAVE_CX6_AV_CDB_WRAPAROUND_PTR  0x002206d4 /* Context CDB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX6_AV_CDB_THRESHOLD_LEVEL 0x002206d8 /* Context CDB Watermark Level */
#define BCHP_XPT_RAVE_CX6_AV_CDB_DEPTH           0x002206dc /* Context CDB Depth */
#define BCHP_XPT_RAVE_CX6_AV_THRESHOLDS          0x002206e0 /* Context Thresholds */
#define BCHP_XPT_RAVE_CX6_AV_ITB_WRITE_PTR       0x002206e4 /* Context ITB Write Pointer */
#define BCHP_XPT_RAVE_CX6_AV_ITB_READ_PTR        0x002206e8 /* Context ITB Read Pointer */
#define BCHP_XPT_RAVE_CX6_AV_ITB_BASE_PTR        0x002206ec /* Context ITB Base Pointer */
#define BCHP_XPT_RAVE_CX6_AV_ITB_END_PTR         0x002206f0 /* Context ITB End Pointer */
#define BCHP_XPT_RAVE_CX6_AV_ITB_VALID_PTR       0x002206f4 /* Context ITB Valid Pointer */
#define BCHP_XPT_RAVE_CX6_AV_ITB_WRAPAROUND_PTR  0x002206f8 /* Context ITB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX6_AV_ITB_THRESHOLD_LEVEL 0x002206fc /* Context ITB Watermark Level */
#define BCHP_XPT_RAVE_CX6_AV_ITB_DEPTH           0x00220700 /* Context ITB Depth */
#define BCHP_XPT_RAVE_CX6_REC_MISC_CONFIG        0x00220704 /* Miscellaneous Config */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_A         0x00220708 /* Context SCD map PIDS A */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_B         0x0022070c /* Context SCD map PIDS B */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_C         0x00220710 /* Context SCD map PIDS C */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_D         0x00220714 /* Context SCD map PIDS D */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_E         0x00220718 /* Context SCD map PIDS E */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_F         0x0022071c /* Context SCD map PIDS F */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_G         0x00220720 /* Context SCD map PIDS G */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_H         0x00220724 /* Context SCD map PIDS H */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG1        0x00220728 /* Context Miscellaneous Config 1 Register */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG2        0x0022072c /* Context Miscellaneous Config 2 Register */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG3        0x00220730 /* Context Miscellaneous Config 3 Register */
#define BCHP_XPT_RAVE_CX6_AV_INTERRUPT_ENABLES   0x00220734 /* Context Interrupt Enables */
#define BCHP_XPT_RAVE_CX6_AV_COMP1_CONTROL       0x00220738 /* Context Comparator 1 Control Register */
#define BCHP_XPT_RAVE_CX6_AV_COMP1_COMPARE_VAL   0x0022073c /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX6_AV_COMP1_MASK_VAL      0x00220740 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX6_AV_COMP1_FILTER_VAL    0x00220744 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX6_AV_COMP1_FILTER_MASK_VAL 0x00220748 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX6_AV_COMP2_CONTROL       0x0022074c /* Context Comparator 2 Control Register */
#define BCHP_XPT_RAVE_CX6_AV_COMP2_COMPARE_VAL   0x00220750 /* Context Comparator 2 32-bit compare value */
#define BCHP_XPT_RAVE_CX6_AV_COMP2_MASK_VAL      0x00220754 /* Context Comparator 2 32-bit mask value */
#define BCHP_XPT_RAVE_CX6_AV_COMP2_FILTER_VAL    0x00220758 /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX6_AV_COMP2_FILTER_MASK_VAL 0x0022075c /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX6_AV_COMP12_FILTER_MODE  0x00220760 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX6_AV_PID_STREAM_ID       0x00220764 /* Context PID and Stream ID Filter Value */
#define BCHP_XPT_RAVE_CX6_REC_CTRL1              0x00220768 /* Record Control Register 1 */
#define BCHP_XPT_RAVE_CX6_REC_INIT_TS            0x0022076c /* Record Initial Timestamp Value Register */
#define BCHP_XPT_RAVE_CX6_REC_TS_CTRL            0x00220770 /* Record Timestamp Control Register */
#define BCHP_XPT_RAVE_CX6_REC_TIME_CONFIG        0x00220774 /* Record Time Configuration Register */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG4        0x00220778 /* Context Miscellaneous Config 4 Register */
#define BCHP_XPT_RAVE_CX6_PIC_CTR                0x0022077c /* Picture Counter register */
#define BCHP_XPT_RAVE_CX6_PIC_CTR_MODE           0x00220780 /* Picture Counter Mode Register */
#define BCHP_XPT_RAVE_CX6_REC_TIMER              0x00220784 /* Record Timer Register */
#define BCHP_XPT_RAVE_CX6_REC_STATE0             0x00220788 /* Record State Register */
#define BCHP_XPT_RAVE_CX6_REC_STATE1             0x0022078c /* Record State Register */
#define BCHP_XPT_RAVE_CX6_REC_STATE2             0x00220790 /* Record State Register */
#define BCHP_XPT_RAVE_CX6_REC_STATE2b            0x00220794 /* Record State Register */
#define BCHP_XPT_RAVE_CX6_REC_STATE3             0x00220798 /* Record State Register */
#define BCHP_XPT_RAVE_CX6_REC_COUNT              0x0022079c /* Record Packet Count Register */
#define BCHP_XPT_RAVE_CX6_PIC_INC_DEC_CTRL       0x002207a0 /* Picture Counter Increment/Decrement/Reset Control Register */
#define BCHP_XPT_RAVE_CX6_SC                     0x002207a4 /* Scrambling Control Monitor Register */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG5        0x002207a8 /* Context Miscellaneous Config 5 Register */
#define BCHP_XPT_RAVE_CX6_RAVE_Reg_1             0x002207ac /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX6_RAVE_Reg_2             0x002207b0 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX6_RAVE_Reg_3             0x002207b4 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX6_ATSOFFSET_CONFIG       0x002207b8 /* Config register for ATS OFFSET feature */
#define BCHP_XPT_RAVE_CX6_ATSOFFSET_OFFSET_MAGNITUDE 0x002207bc /* 32 bit magnitude of the 33 bit signed ATS offset */
#define BCHP_XPT_RAVE_CX6_ATSOFFSET_OFFSET_SIGN_BIT 0x002207c0 /* Sign bit of the 33 bit signed ATS offset */
#define BCHP_XPT_RAVE_CX6_ATSOFFSET_PCR          0x002207c4 /* PCR value of the last PCR packet */
#define BCHP_XPT_RAVE_CX6_ATSOFFSET_ATS          0x002207c8 /* ATS of the last packet carrying PCR */
#define BCHP_XPT_RAVE_CX6_ATSOFFSET_ADJ_ATS      0x002207cc /* Adjusted ATS of the last packet */
#define BCHP_XPT_RAVE_CX6_ATSOFFSET_NEXT_PKT_ATS 0x002207d0 /* ATS to be used for next packet in Local Timestamp generation mode */
#define BCHP_XPT_RAVE_CX6_ATSOFFSET_PKT2PKT_ATS_DELTA 0x002207d4 /* ATS delta to be used in Local Timestamp generation mode */
#define BCHP_XPT_RAVE_CX6_RAVE_Reg_4             0x002207d8 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX6_RAVE_Reg_5             0x002207dc /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX7_AV_CDB_WRITE_PTR       0x002207e0 /* Context CDB Write Pointer */
#define BCHP_XPT_RAVE_CX7_AV_CDB_READ_PTR        0x002207e4 /* Context CDB Read Pointer */
#define BCHP_XPT_RAVE_CX7_AV_CDB_BASE_PTR        0x002207e8 /* Context CDB Base Pointer */
#define BCHP_XPT_RAVE_CX7_AV_CDB_END_PTR         0x002207ec /* Context CDB End Pointer */
#define BCHP_XPT_RAVE_CX7_AV_CDB_VALID_PTR       0x002207f0 /* Context CDB Valid Pointer */
#define BCHP_XPT_RAVE_CX7_AV_CDB_WRAPAROUND_PTR  0x002207f4 /* Context CDB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX7_AV_CDB_THRESHOLD_LEVEL 0x002207f8 /* Context CDB Watermark Level */
#define BCHP_XPT_RAVE_CX7_AV_CDB_DEPTH           0x002207fc /* Context CDB Depth */
#define BCHP_XPT_RAVE_CX7_AV_THRESHOLDS          0x00220800 /* Context Thresholds */
#define BCHP_XPT_RAVE_CX7_AV_ITB_WRITE_PTR       0x00220804 /* Context ITB Write Pointer */
#define BCHP_XPT_RAVE_CX7_AV_ITB_READ_PTR        0x00220808 /* Context ITB Read Pointer */
#define BCHP_XPT_RAVE_CX7_AV_ITB_BASE_PTR        0x0022080c /* Context ITB Base Pointer */
#define BCHP_XPT_RAVE_CX7_AV_ITB_END_PTR         0x00220810 /* Context ITB End Pointer */
#define BCHP_XPT_RAVE_CX7_AV_ITB_VALID_PTR       0x00220814 /* Context ITB Valid Pointer */
#define BCHP_XPT_RAVE_CX7_AV_ITB_WRAPAROUND_PTR  0x00220818 /* Context ITB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX7_AV_ITB_THRESHOLD_LEVEL 0x0022081c /* Context ITB Watermark Level */
#define BCHP_XPT_RAVE_CX7_AV_ITB_DEPTH           0x00220820 /* Context ITB Depth */
#define BCHP_XPT_RAVE_CX7_REC_MISC_CONFIG        0x00220824 /* Miscellaneous Config */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_A         0x00220828 /* Context SCD map PIDS A */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_B         0x0022082c /* Context SCD map PIDS B */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_C         0x00220830 /* Context SCD map PIDS C */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_D         0x00220834 /* Context SCD map PIDS D */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_E         0x00220838 /* Context SCD map PIDS E */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_F         0x0022083c /* Context SCD map PIDS F */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_G         0x00220840 /* Context SCD map PIDS G */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_H         0x00220844 /* Context SCD map PIDS H */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG1        0x00220848 /* Context Miscellaneous Config 1 Register */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG2        0x0022084c /* Context Miscellaneous Config 2 Register */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG3        0x00220850 /* Context Miscellaneous Config 3 Register */
#define BCHP_XPT_RAVE_CX7_AV_INTERRUPT_ENABLES   0x00220854 /* Context Interrupt Enables */
#define BCHP_XPT_RAVE_CX7_AV_COMP1_CONTROL       0x00220858 /* Context Comparator 1 Control Register */
#define BCHP_XPT_RAVE_CX7_AV_COMP1_COMPARE_VAL   0x0022085c /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX7_AV_COMP1_MASK_VAL      0x00220860 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX7_AV_COMP1_FILTER_VAL    0x00220864 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX7_AV_COMP1_FILTER_MASK_VAL 0x00220868 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX7_AV_COMP2_CONTROL       0x0022086c /* Context Comparator 2 Control Register */
#define BCHP_XPT_RAVE_CX7_AV_COMP2_COMPARE_VAL   0x00220870 /* Context Comparator 2 32-bit compare value */
#define BCHP_XPT_RAVE_CX7_AV_COMP2_MASK_VAL      0x00220874 /* Context Comparator 2 32-bit mask value */
#define BCHP_XPT_RAVE_CX7_AV_COMP2_FILTER_VAL    0x00220878 /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX7_AV_COMP2_FILTER_MASK_VAL 0x0022087c /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX7_AV_COMP12_FILTER_MODE  0x00220880 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX7_AV_PID_STREAM_ID       0x00220884 /* Context PID and Stream ID Filter Value */
#define BCHP_XPT_RAVE_CX7_REC_CTRL1              0x00220888 /* Record Control Register 1 */
#define BCHP_XPT_RAVE_CX7_REC_INIT_TS            0x0022088c /* Record Initial Timestamp Value Register */
#define BCHP_XPT_RAVE_CX7_REC_TS_CTRL            0x00220890 /* Record Timestamp Control Register */
#define BCHP_XPT_RAVE_CX7_REC_TIME_CONFIG        0x00220894 /* Record Time Configuration Register */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG4        0x00220898 /* Context Miscellaneous Config 4 Register */
#define BCHP_XPT_RAVE_CX7_PIC_CTR                0x0022089c /* Picture Counter register */
#define BCHP_XPT_RAVE_CX7_PIC_CTR_MODE           0x002208a0 /* Picture Counter Mode Register */
#define BCHP_XPT_RAVE_CX7_REC_TIMER              0x002208a4 /* Record Timer Register */
#define BCHP_XPT_RAVE_CX7_REC_STATE0             0x002208a8 /* Record State Register */
#define BCHP_XPT_RAVE_CX7_REC_STATE1             0x002208ac /* Record State Register */
#define BCHP_XPT_RAVE_CX7_REC_STATE2             0x002208b0 /* Record State Register */
#define BCHP_XPT_RAVE_CX7_REC_STATE2b            0x002208b4 /* Record State Register */
#define BCHP_XPT_RAVE_CX7_REC_STATE3             0x002208b8 /* Record State Register */
#define BCHP_XPT_RAVE_CX7_REC_COUNT              0x002208bc /* Record Packet Count Register */
#define BCHP_XPT_RAVE_CX7_PIC_INC_DEC_CTRL       0x002208c0 /* Picture Counter Increment/Decrement/Reset Control Register */
#define BCHP_XPT_RAVE_CX7_SC                     0x002208c4 /* Scrambling Control Monitor Register */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG5        0x002208c8 /* Context Miscellaneous Config 5 Register */
#define BCHP_XPT_RAVE_CX7_RAVE_Reg_1             0x002208cc /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX7_RAVE_Reg_2             0x002208d0 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX7_RAVE_Reg_3             0x002208d4 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX7_ATSOFFSET_CONFIG       0x002208d8 /* Config register for ATS OFFSET feature */
#define BCHP_XPT_RAVE_CX7_ATSOFFSET_OFFSET_MAGNITUDE 0x002208dc /* 32 bit magnitude of the 33 bit signed ATS offset */
#define BCHP_XPT_RAVE_CX7_ATSOFFSET_OFFSET_SIGN_BIT 0x002208e0 /* Sign bit of the 33 bit signed ATS offset */
#define BCHP_XPT_RAVE_CX7_ATSOFFSET_PCR          0x002208e4 /* PCR value of the last PCR packet */
#define BCHP_XPT_RAVE_CX7_ATSOFFSET_ATS          0x002208e8 /* ATS of the last packet carrying PCR */
#define BCHP_XPT_RAVE_CX7_ATSOFFSET_ADJ_ATS      0x002208ec /* Adjusted ATS of the last packet */
#define BCHP_XPT_RAVE_CX7_ATSOFFSET_NEXT_PKT_ATS 0x002208f0 /* ATS to be used for next packet in Local Timestamp generation mode */
#define BCHP_XPT_RAVE_CX7_ATSOFFSET_PKT2PKT_ATS_DELTA 0x002208f4 /* ATS delta to be used in Local Timestamp generation mode */
#define BCHP_XPT_RAVE_CX7_RAVE_Reg_4             0x002208f8 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX7_RAVE_Reg_5             0x002208fc /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX8_AV_CDB_WRITE_PTR       0x00220900 /* Context CDB Write Pointer */
#define BCHP_XPT_RAVE_CX8_AV_CDB_READ_PTR        0x00220904 /* Context CDB Read Pointer */
#define BCHP_XPT_RAVE_CX8_AV_CDB_BASE_PTR        0x00220908 /* Context CDB Base Pointer */
#define BCHP_XPT_RAVE_CX8_AV_CDB_END_PTR         0x0022090c /* Context CDB End Pointer */
#define BCHP_XPT_RAVE_CX8_AV_CDB_VALID_PTR       0x00220910 /* Context CDB Valid Pointer */
#define BCHP_XPT_RAVE_CX8_AV_CDB_WRAPAROUND_PTR  0x00220914 /* Context CDB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX8_AV_CDB_THRESHOLD_LEVEL 0x00220918 /* Context CDB Watermark Level */
#define BCHP_XPT_RAVE_CX8_AV_CDB_DEPTH           0x0022091c /* Context CDB Depth */
#define BCHP_XPT_RAVE_CX8_AV_THRESHOLDS          0x00220920 /* Context Thresholds */
#define BCHP_XPT_RAVE_CX8_AV_ITB_WRITE_PTR       0x00220924 /* Context ITB Write Pointer */
#define BCHP_XPT_RAVE_CX8_AV_ITB_READ_PTR        0x00220928 /* Context ITB Read Pointer */
#define BCHP_XPT_RAVE_CX8_AV_ITB_BASE_PTR        0x0022092c /* Context ITB Base Pointer */
#define BCHP_XPT_RAVE_CX8_AV_ITB_END_PTR         0x00220930 /* Context ITB End Pointer */
#define BCHP_XPT_RAVE_CX8_AV_ITB_VALID_PTR       0x00220934 /* Context ITB Valid Pointer */
#define BCHP_XPT_RAVE_CX8_AV_ITB_WRAPAROUND_PTR  0x00220938 /* Context ITB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX8_AV_ITB_THRESHOLD_LEVEL 0x0022093c /* Context ITB Watermark Level */
#define BCHP_XPT_RAVE_CX8_AV_ITB_DEPTH           0x00220940 /* Context ITB Depth */
#define BCHP_XPT_RAVE_CX8_REC_MISC_CONFIG        0x00220944 /* Miscellaneous Config */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_A         0x00220948 /* Context SCD map PIDS A */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_B         0x0022094c /* Context SCD map PIDS B */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_C         0x00220950 /* Context SCD map PIDS C */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_D         0x00220954 /* Context SCD map PIDS D */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_E         0x00220958 /* Context SCD map PIDS E */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_F         0x0022095c /* Context SCD map PIDS F */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_G         0x00220960 /* Context SCD map PIDS G */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_H         0x00220964 /* Context SCD map PIDS H */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG1        0x00220968 /* Context Miscellaneous Config 1 Register */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG2        0x0022096c /* Context Miscellaneous Config 2 Register */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG3        0x00220970 /* Context Miscellaneous Config 3 Register */
#define BCHP_XPT_RAVE_CX8_AV_INTERRUPT_ENABLES   0x00220974 /* Context Interrupt Enables */
#define BCHP_XPT_RAVE_CX8_AV_COMP1_CONTROL       0x00220978 /* Context Comparator 1 Control Register */
#define BCHP_XPT_RAVE_CX8_AV_COMP1_COMPARE_VAL   0x0022097c /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX8_AV_COMP1_MASK_VAL      0x00220980 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX8_AV_COMP1_FILTER_VAL    0x00220984 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX8_AV_COMP1_FILTER_MASK_VAL 0x00220988 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX8_AV_COMP2_CONTROL       0x0022098c /* Context Comparator 2 Control Register */
#define BCHP_XPT_RAVE_CX8_AV_COMP2_COMPARE_VAL   0x00220990 /* Context Comparator 2 32-bit compare value */
#define BCHP_XPT_RAVE_CX8_AV_COMP2_MASK_VAL      0x00220994 /* Context Comparator 2 32-bit mask value */
#define BCHP_XPT_RAVE_CX8_AV_COMP2_FILTER_VAL    0x00220998 /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX8_AV_COMP2_FILTER_MASK_VAL 0x0022099c /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX8_AV_COMP12_FILTER_MODE  0x002209a0 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX8_AV_PID_STREAM_ID       0x002209a4 /* Context PID and Stream ID Filter Value */
#define BCHP_XPT_RAVE_CX8_REC_CTRL1              0x002209a8 /* Record Control Register 1 */
#define BCHP_XPT_RAVE_CX8_REC_INIT_TS            0x002209ac /* Record Initial Timestamp Value Register */
#define BCHP_XPT_RAVE_CX8_REC_TS_CTRL            0x002209b0 /* Record Timestamp Control Register */
#define BCHP_XPT_RAVE_CX8_REC_TIME_CONFIG        0x002209b4 /* Record Time Configuration Register */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG4        0x002209b8 /* Context Miscellaneous Config 4 Register */
#define BCHP_XPT_RAVE_CX8_PIC_CTR                0x002209bc /* Picture Counter register */
#define BCHP_XPT_RAVE_CX8_PIC_CTR_MODE           0x002209c0 /* Picture Counter Mode Register */
#define BCHP_XPT_RAVE_CX8_REC_TIMER              0x002209c4 /* Record Timer Register */
#define BCHP_XPT_RAVE_CX8_REC_STATE0             0x002209c8 /* Record State Register */
#define BCHP_XPT_RAVE_CX8_REC_STATE1             0x002209cc /* Record State Register */
#define BCHP_XPT_RAVE_CX8_REC_STATE2             0x002209d0 /* Record State Register */
#define BCHP_XPT_RAVE_CX8_REC_STATE2b            0x002209d4 /* Record State Register */
#define BCHP_XPT_RAVE_CX8_REC_STATE3             0x002209d8 /* Record State Register */
#define BCHP_XPT_RAVE_CX8_REC_COUNT              0x002209dc /* Record Packet Count Register */
#define BCHP_XPT_RAVE_CX8_PIC_INC_DEC_CTRL       0x002209e0 /* Picture Counter Increment/Decrement/Reset Control Register */
#define BCHP_XPT_RAVE_CX8_SC                     0x002209e4 /* Scrambling Control Monitor Register */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG5        0x002209e8 /* Context Miscellaneous Config 5 Register */
#define BCHP_XPT_RAVE_CX8_RAVE_Reg_1             0x002209ec /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX8_RAVE_Reg_2             0x002209f0 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX8_RAVE_Reg_3             0x002209f4 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX8_ATSOFFSET_CONFIG       0x002209f8 /* Config register for ATS OFFSET feature */
#define BCHP_XPT_RAVE_CX8_ATSOFFSET_OFFSET_MAGNITUDE 0x002209fc /* 32 bit magnitude of the 33 bit signed ATS offset */
#define BCHP_XPT_RAVE_CX8_ATSOFFSET_OFFSET_SIGN_BIT 0x00220a00 /* Sign bit of the 33 bit signed ATS offset */
#define BCHP_XPT_RAVE_CX8_ATSOFFSET_PCR          0x00220a04 /* PCR value of the last PCR packet */
#define BCHP_XPT_RAVE_CX8_ATSOFFSET_ATS          0x00220a08 /* ATS of the last packet carrying PCR */
#define BCHP_XPT_RAVE_CX8_ATSOFFSET_ADJ_ATS      0x00220a0c /* Adjusted ATS of the last packet */
#define BCHP_XPT_RAVE_CX8_ATSOFFSET_NEXT_PKT_ATS 0x00220a10 /* ATS to be used for next packet in Local Timestamp generation mode */
#define BCHP_XPT_RAVE_CX8_ATSOFFSET_PKT2PKT_ATS_DELTA 0x00220a14 /* ATS delta to be used in Local Timestamp generation mode */
#define BCHP_XPT_RAVE_CX8_RAVE_Reg_4             0x00220a18 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX8_RAVE_Reg_5             0x00220a1c /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX9_AV_CDB_WRITE_PTR       0x00220a20 /* Context CDB Write Pointer */
#define BCHP_XPT_RAVE_CX9_AV_CDB_READ_PTR        0x00220a24 /* Context CDB Read Pointer */
#define BCHP_XPT_RAVE_CX9_AV_CDB_BASE_PTR        0x00220a28 /* Context CDB Base Pointer */
#define BCHP_XPT_RAVE_CX9_AV_CDB_END_PTR         0x00220a2c /* Context CDB End Pointer */
#define BCHP_XPT_RAVE_CX9_AV_CDB_VALID_PTR       0x00220a30 /* Context CDB Valid Pointer */
#define BCHP_XPT_RAVE_CX9_AV_CDB_WRAPAROUND_PTR  0x00220a34 /* Context CDB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX9_AV_CDB_THRESHOLD_LEVEL 0x00220a38 /* Context CDB Watermark Level */
#define BCHP_XPT_RAVE_CX9_AV_CDB_DEPTH           0x00220a3c /* Context CDB Depth */
#define BCHP_XPT_RAVE_CX9_AV_THRESHOLDS          0x00220a40 /* Context Thresholds */
#define BCHP_XPT_RAVE_CX9_AV_ITB_WRITE_PTR       0x00220a44 /* Context ITB Write Pointer */
#define BCHP_XPT_RAVE_CX9_AV_ITB_READ_PTR        0x00220a48 /* Context ITB Read Pointer */
#define BCHP_XPT_RAVE_CX9_AV_ITB_BASE_PTR        0x00220a4c /* Context ITB Base Pointer */
#define BCHP_XPT_RAVE_CX9_AV_ITB_END_PTR         0x00220a50 /* Context ITB End Pointer */
#define BCHP_XPT_RAVE_CX9_AV_ITB_VALID_PTR       0x00220a54 /* Context ITB Valid Pointer */
#define BCHP_XPT_RAVE_CX9_AV_ITB_WRAPAROUND_PTR  0x00220a58 /* Context ITB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX9_AV_ITB_THRESHOLD_LEVEL 0x00220a5c /* Context ITB Watermark Level */
#define BCHP_XPT_RAVE_CX9_AV_ITB_DEPTH           0x00220a60 /* Context ITB Depth */
#define BCHP_XPT_RAVE_CX9_REC_MISC_CONFIG        0x00220a64 /* Miscellaneous Config */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_A         0x00220a68 /* Context SCD map PIDS A */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_B         0x00220a6c /* Context SCD map PIDS B */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_C         0x00220a70 /* Context SCD map PIDS C */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_D         0x00220a74 /* Context SCD map PIDS D */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_E         0x00220a78 /* Context SCD map PIDS E */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_F         0x00220a7c /* Context SCD map PIDS F */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_G         0x00220a80 /* Context SCD map PIDS G */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_H         0x00220a84 /* Context SCD map PIDS H */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG1        0x00220a88 /* Context Miscellaneous Config 1 Register */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG2        0x00220a8c /* Context Miscellaneous Config 2 Register */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG3        0x00220a90 /* Context Miscellaneous Config 3 Register */
#define BCHP_XPT_RAVE_CX9_AV_INTERRUPT_ENABLES   0x00220a94 /* Context Interrupt Enables */
#define BCHP_XPT_RAVE_CX9_AV_COMP1_CONTROL       0x00220a98 /* Context Comparator 1 Control Register */
#define BCHP_XPT_RAVE_CX9_AV_COMP1_COMPARE_VAL   0x00220a9c /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX9_AV_COMP1_MASK_VAL      0x00220aa0 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX9_AV_COMP1_FILTER_VAL    0x00220aa4 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX9_AV_COMP1_FILTER_MASK_VAL 0x00220aa8 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX9_AV_COMP2_CONTROL       0x00220aac /* Context Comparator 2 Control Register */
#define BCHP_XPT_RAVE_CX9_AV_COMP2_COMPARE_VAL   0x00220ab0 /* Context Comparator 2 32-bit compare value */
#define BCHP_XPT_RAVE_CX9_AV_COMP2_MASK_VAL      0x00220ab4 /* Context Comparator 2 32-bit mask value */
#define BCHP_XPT_RAVE_CX9_AV_COMP2_FILTER_VAL    0x00220ab8 /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX9_AV_COMP2_FILTER_MASK_VAL 0x00220abc /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX9_AV_COMP12_FILTER_MODE  0x00220ac0 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX9_AV_PID_STREAM_ID       0x00220ac4 /* Context PID and Stream ID Filter Value */
#define BCHP_XPT_RAVE_CX9_REC_CTRL1              0x00220ac8 /* Record Control Register 1 */
#define BCHP_XPT_RAVE_CX9_REC_INIT_TS            0x00220acc /* Record Initial Timestamp Value Register */
#define BCHP_XPT_RAVE_CX9_REC_TS_CTRL            0x00220ad0 /* Record Timestamp Control Register */
#define BCHP_XPT_RAVE_CX9_REC_TIME_CONFIG        0x00220ad4 /* Record Time Configuration Register */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG4        0x00220ad8 /* Context Miscellaneous Config 4 Register */
#define BCHP_XPT_RAVE_CX9_PIC_CTR                0x00220adc /* Picture Counter register */
#define BCHP_XPT_RAVE_CX9_PIC_CTR_MODE           0x00220ae0 /* Picture Counter Mode Register */
#define BCHP_XPT_RAVE_CX9_REC_TIMER              0x00220ae4 /* Record Timer Register */
#define BCHP_XPT_RAVE_CX9_REC_STATE0             0x00220ae8 /* Record State Register */
#define BCHP_XPT_RAVE_CX9_REC_STATE1             0x00220aec /* Record State Register */
#define BCHP_XPT_RAVE_CX9_REC_STATE2             0x00220af0 /* Record State Register */
#define BCHP_XPT_RAVE_CX9_REC_STATE2b            0x00220af4 /* Record State Register */
#define BCHP_XPT_RAVE_CX9_REC_STATE3             0x00220af8 /* Record State Register */
#define BCHP_XPT_RAVE_CX9_REC_COUNT              0x00220afc /* Record Packet Count Register */
#define BCHP_XPT_RAVE_CX9_PIC_INC_DEC_CTRL       0x00220b00 /* Picture Counter Increment/Decrement/Reset Control Register */
#define BCHP_XPT_RAVE_CX9_SC                     0x00220b04 /* Scrambling Control Monitor Register */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG5        0x00220b08 /* Context Miscellaneous Config 5 Register */
#define BCHP_XPT_RAVE_CX9_RAVE_Reg_1             0x00220b0c /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX9_RAVE_Reg_2             0x00220b10 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX9_RAVE_Reg_3             0x00220b14 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX9_ATSOFFSET_CONFIG       0x00220b18 /* Config register for ATS OFFSET feature */
#define BCHP_XPT_RAVE_CX9_ATSOFFSET_OFFSET_MAGNITUDE 0x00220b1c /* 32 bit magnitude of the 33 bit signed ATS offset */
#define BCHP_XPT_RAVE_CX9_ATSOFFSET_OFFSET_SIGN_BIT 0x00220b20 /* Sign bit of the 33 bit signed ATS offset */
#define BCHP_XPT_RAVE_CX9_ATSOFFSET_PCR          0x00220b24 /* PCR value of the last PCR packet */
#define BCHP_XPT_RAVE_CX9_ATSOFFSET_ATS          0x00220b28 /* ATS of the last packet carrying PCR */
#define BCHP_XPT_RAVE_CX9_ATSOFFSET_ADJ_ATS      0x00220b2c /* Adjusted ATS of the last packet */
#define BCHP_XPT_RAVE_CX9_ATSOFFSET_NEXT_PKT_ATS 0x00220b30 /* ATS to be used for next packet in Local Timestamp generation mode */
#define BCHP_XPT_RAVE_CX9_ATSOFFSET_PKT2PKT_ATS_DELTA 0x00220b34 /* ATS delta to be used in Local Timestamp generation mode */
#define BCHP_XPT_RAVE_CX9_RAVE_Reg_4             0x00220b38 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX9_RAVE_Reg_5             0x00220b3c /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX10_AV_CDB_WRITE_PTR      0x00220b40 /* Context CDB Write Pointer */
#define BCHP_XPT_RAVE_CX10_AV_CDB_READ_PTR       0x00220b44 /* Context CDB Read Pointer */
#define BCHP_XPT_RAVE_CX10_AV_CDB_BASE_PTR       0x00220b48 /* Context CDB Base Pointer */
#define BCHP_XPT_RAVE_CX10_AV_CDB_END_PTR        0x00220b4c /* Context CDB End Pointer */
#define BCHP_XPT_RAVE_CX10_AV_CDB_VALID_PTR      0x00220b50 /* Context CDB Valid Pointer */
#define BCHP_XPT_RAVE_CX10_AV_CDB_WRAPAROUND_PTR 0x00220b54 /* Context CDB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX10_AV_CDB_THRESHOLD_LEVEL 0x00220b58 /* Context CDB Watermark Level */
#define BCHP_XPT_RAVE_CX10_AV_CDB_DEPTH          0x00220b5c /* Context CDB Depth */
#define BCHP_XPT_RAVE_CX10_AV_THRESHOLDS         0x00220b60 /* Context Thresholds */
#define BCHP_XPT_RAVE_CX10_AV_ITB_WRITE_PTR      0x00220b64 /* Context ITB Write Pointer */
#define BCHP_XPT_RAVE_CX10_AV_ITB_READ_PTR       0x00220b68 /* Context ITB Read Pointer */
#define BCHP_XPT_RAVE_CX10_AV_ITB_BASE_PTR       0x00220b6c /* Context ITB Base Pointer */
#define BCHP_XPT_RAVE_CX10_AV_ITB_END_PTR        0x00220b70 /* Context ITB End Pointer */
#define BCHP_XPT_RAVE_CX10_AV_ITB_VALID_PTR      0x00220b74 /* Context ITB Valid Pointer */
#define BCHP_XPT_RAVE_CX10_AV_ITB_WRAPAROUND_PTR 0x00220b78 /* Context ITB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX10_AV_ITB_THRESHOLD_LEVEL 0x00220b7c /* Context ITB Watermark Level */
#define BCHP_XPT_RAVE_CX10_AV_ITB_DEPTH          0x00220b80 /* Context ITB Depth */
#define BCHP_XPT_RAVE_CX10_REC_MISC_CONFIG       0x00220b84 /* Miscellaneous Config */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_A        0x00220b88 /* Context SCD map PIDS A */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_B        0x00220b8c /* Context SCD map PIDS B */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_C        0x00220b90 /* Context SCD map PIDS C */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_D        0x00220b94 /* Context SCD map PIDS D */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_E        0x00220b98 /* Context SCD map PIDS E */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_F        0x00220b9c /* Context SCD map PIDS F */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_G        0x00220ba0 /* Context SCD map PIDS G */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_H        0x00220ba4 /* Context SCD map PIDS H */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG1       0x00220ba8 /* Context Miscellaneous Config 1 Register */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG2       0x00220bac /* Context Miscellaneous Config 2 Register */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG3       0x00220bb0 /* Context Miscellaneous Config 3 Register */
#define BCHP_XPT_RAVE_CX10_AV_INTERRUPT_ENABLES  0x00220bb4 /* Context Interrupt Enables */
#define BCHP_XPT_RAVE_CX10_AV_COMP1_CONTROL      0x00220bb8 /* Context Comparator 1 Control Register */
#define BCHP_XPT_RAVE_CX10_AV_COMP1_COMPARE_VAL  0x00220bbc /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX10_AV_COMP1_MASK_VAL     0x00220bc0 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX10_AV_COMP1_FILTER_VAL   0x00220bc4 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX10_AV_COMP1_FILTER_MASK_VAL 0x00220bc8 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX10_AV_COMP2_CONTROL      0x00220bcc /* Context Comparator 2 Control Register */
#define BCHP_XPT_RAVE_CX10_AV_COMP2_COMPARE_VAL  0x00220bd0 /* Context Comparator 2 32-bit compare value */
#define BCHP_XPT_RAVE_CX10_AV_COMP2_MASK_VAL     0x00220bd4 /* Context Comparator 2 32-bit mask value */
#define BCHP_XPT_RAVE_CX10_AV_COMP2_FILTER_VAL   0x00220bd8 /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX10_AV_COMP2_FILTER_MASK_VAL 0x00220bdc /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX10_AV_COMP12_FILTER_MODE 0x00220be0 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX10_AV_PID_STREAM_ID      0x00220be4 /* Context PID and Stream ID Filter Value */
#define BCHP_XPT_RAVE_CX10_REC_CTRL1             0x00220be8 /* Record Control Register 1 */
#define BCHP_XPT_RAVE_CX10_REC_INIT_TS           0x00220bec /* Record Initial Timestamp Value Register */
#define BCHP_XPT_RAVE_CX10_REC_TS_CTRL           0x00220bf0 /* Record Timestamp Control Register */
#define BCHP_XPT_RAVE_CX10_REC_TIME_CONFIG       0x00220bf4 /* Record Time Configuration Register */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG4       0x00220bf8 /* Context Miscellaneous Config 4 Register */
#define BCHP_XPT_RAVE_CX10_PIC_CTR               0x00220bfc /* Picture Counter register */
#define BCHP_XPT_RAVE_CX10_PIC_CTR_MODE          0x00220c00 /* Picture Counter Mode Register */
#define BCHP_XPT_RAVE_CX10_REC_TIMER             0x00220c04 /* Record Timer Register */
#define BCHP_XPT_RAVE_CX10_REC_STATE0            0x00220c08 /* Record State Register */
#define BCHP_XPT_RAVE_CX10_REC_STATE1            0x00220c0c /* Record State Register */
#define BCHP_XPT_RAVE_CX10_REC_STATE2            0x00220c10 /* Record State Register */
#define BCHP_XPT_RAVE_CX10_REC_STATE2b           0x00220c14 /* Record State Register */
#define BCHP_XPT_RAVE_CX10_REC_STATE3            0x00220c18 /* Record State Register */
#define BCHP_XPT_RAVE_CX10_REC_COUNT             0x00220c1c /* Record Packet Count Register */
#define BCHP_XPT_RAVE_CX10_PIC_INC_DEC_CTRL      0x00220c20 /* Picture Counter Increment/Decrement/Reset Control Register */
#define BCHP_XPT_RAVE_CX10_SC                    0x00220c24 /* Scrambling Control Monitor Register */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG5       0x00220c28 /* Context Miscellaneous Config 5 Register */
#define BCHP_XPT_RAVE_CX10_RAVE_Reg_1            0x00220c2c /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX10_RAVE_Reg_2            0x00220c30 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX10_RAVE_Reg_3            0x00220c34 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX10_ATSOFFSET_CONFIG      0x00220c38 /* Config register for ATS OFFSET feature */
#define BCHP_XPT_RAVE_CX10_ATSOFFSET_OFFSET_MAGNITUDE 0x00220c3c /* 32 bit magnitude of the 33 bit signed ATS offset */
#define BCHP_XPT_RAVE_CX10_ATSOFFSET_OFFSET_SIGN_BIT 0x00220c40 /* Sign bit of the 33 bit signed ATS offset */
#define BCHP_XPT_RAVE_CX10_ATSOFFSET_PCR         0x00220c44 /* PCR value of the last PCR packet */
#define BCHP_XPT_RAVE_CX10_ATSOFFSET_ATS         0x00220c48 /* ATS of the last packet carrying PCR */
#define BCHP_XPT_RAVE_CX10_ATSOFFSET_ADJ_ATS     0x00220c4c /* Adjusted ATS of the last packet */
#define BCHP_XPT_RAVE_CX10_ATSOFFSET_NEXT_PKT_ATS 0x00220c50 /* ATS to be used for next packet in Local Timestamp generation mode */
#define BCHP_XPT_RAVE_CX10_ATSOFFSET_PKT2PKT_ATS_DELTA 0x00220c54 /* ATS delta to be used in Local Timestamp generation mode */
#define BCHP_XPT_RAVE_CX10_RAVE_Reg_4            0x00220c58 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX10_RAVE_Reg_5            0x00220c5c /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX11_AV_CDB_WRITE_PTR      0x00220c60 /* Context CDB Write Pointer */
#define BCHP_XPT_RAVE_CX11_AV_CDB_READ_PTR       0x00220c64 /* Context CDB Read Pointer */
#define BCHP_XPT_RAVE_CX11_AV_CDB_BASE_PTR       0x00220c68 /* Context CDB Base Pointer */
#define BCHP_XPT_RAVE_CX11_AV_CDB_END_PTR        0x00220c6c /* Context CDB End Pointer */
#define BCHP_XPT_RAVE_CX11_AV_CDB_VALID_PTR      0x00220c70 /* Context CDB Valid Pointer */
#define BCHP_XPT_RAVE_CX11_AV_CDB_WRAPAROUND_PTR 0x00220c74 /* Context CDB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX11_AV_CDB_THRESHOLD_LEVEL 0x00220c78 /* Context CDB Watermark Level */
#define BCHP_XPT_RAVE_CX11_AV_CDB_DEPTH          0x00220c7c /* Context CDB Depth */
#define BCHP_XPT_RAVE_CX11_AV_THRESHOLDS         0x00220c80 /* Context Thresholds */
#define BCHP_XPT_RAVE_CX11_AV_ITB_WRITE_PTR      0x00220c84 /* Context ITB Write Pointer */
#define BCHP_XPT_RAVE_CX11_AV_ITB_READ_PTR       0x00220c88 /* Context ITB Read Pointer */
#define BCHP_XPT_RAVE_CX11_AV_ITB_BASE_PTR       0x00220c8c /* Context ITB Base Pointer */
#define BCHP_XPT_RAVE_CX11_AV_ITB_END_PTR        0x00220c90 /* Context ITB End Pointer */
#define BCHP_XPT_RAVE_CX11_AV_ITB_VALID_PTR      0x00220c94 /* Context ITB Valid Pointer */
#define BCHP_XPT_RAVE_CX11_AV_ITB_WRAPAROUND_PTR 0x00220c98 /* Context ITB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX11_AV_ITB_THRESHOLD_LEVEL 0x00220c9c /* Context ITB Watermark Level */
#define BCHP_XPT_RAVE_CX11_AV_ITB_DEPTH          0x00220ca0 /* Context ITB Depth */
#define BCHP_XPT_RAVE_CX11_REC_MISC_CONFIG       0x00220ca4 /* Miscellaneous Config */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_A        0x00220ca8 /* Context SCD map PIDS A */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_B        0x00220cac /* Context SCD map PIDS B */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_C        0x00220cb0 /* Context SCD map PIDS C */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_D        0x00220cb4 /* Context SCD map PIDS D */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_E        0x00220cb8 /* Context SCD map PIDS E */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_F        0x00220cbc /* Context SCD map PIDS F */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_G        0x00220cc0 /* Context SCD map PIDS G */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_H        0x00220cc4 /* Context SCD map PIDS H */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG1       0x00220cc8 /* Context Miscellaneous Config 1 Register */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG2       0x00220ccc /* Context Miscellaneous Config 2 Register */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG3       0x00220cd0 /* Context Miscellaneous Config 3 Register */
#define BCHP_XPT_RAVE_CX11_AV_INTERRUPT_ENABLES  0x00220cd4 /* Context Interrupt Enables */
#define BCHP_XPT_RAVE_CX11_AV_COMP1_CONTROL      0x00220cd8 /* Context Comparator 1 Control Register */
#define BCHP_XPT_RAVE_CX11_AV_COMP1_COMPARE_VAL  0x00220cdc /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX11_AV_COMP1_MASK_VAL     0x00220ce0 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX11_AV_COMP1_FILTER_VAL   0x00220ce4 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX11_AV_COMP1_FILTER_MASK_VAL 0x00220ce8 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX11_AV_COMP2_CONTROL      0x00220cec /* Context Comparator 2 Control Register */
#define BCHP_XPT_RAVE_CX11_AV_COMP2_COMPARE_VAL  0x00220cf0 /* Context Comparator 2 32-bit compare value */
#define BCHP_XPT_RAVE_CX11_AV_COMP2_MASK_VAL     0x00220cf4 /* Context Comparator 2 32-bit mask value */
#define BCHP_XPT_RAVE_CX11_AV_COMP2_FILTER_VAL   0x00220cf8 /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX11_AV_COMP2_FILTER_MASK_VAL 0x00220cfc /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX11_AV_COMP12_FILTER_MODE 0x00220d00 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX11_AV_PID_STREAM_ID      0x00220d04 /* Context PID and Stream ID Filter Value */
#define BCHP_XPT_RAVE_CX11_REC_CTRL1             0x00220d08 /* Record Control Register 1 */
#define BCHP_XPT_RAVE_CX11_REC_INIT_TS           0x00220d0c /* Record Initial Timestamp Value Register */
#define BCHP_XPT_RAVE_CX11_REC_TS_CTRL           0x00220d10 /* Record Timestamp Control Register */
#define BCHP_XPT_RAVE_CX11_REC_TIME_CONFIG       0x00220d14 /* Record Time Configuration Register */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG4       0x00220d18 /* Context Miscellaneous Config 4 Register */
#define BCHP_XPT_RAVE_CX11_PIC_CTR               0x00220d1c /* Picture Counter register */
#define BCHP_XPT_RAVE_CX11_PIC_CTR_MODE          0x00220d20 /* Picture Counter Mode Register */
#define BCHP_XPT_RAVE_CX11_REC_TIMER             0x00220d24 /* Record Timer Register */
#define BCHP_XPT_RAVE_CX11_REC_STATE0            0x00220d28 /* Record State Register */
#define BCHP_XPT_RAVE_CX11_REC_STATE1            0x00220d2c /* Record State Register */
#define BCHP_XPT_RAVE_CX11_REC_STATE2            0x00220d30 /* Record State Register */
#define BCHP_XPT_RAVE_CX11_REC_STATE2b           0x00220d34 /* Record State Register */
#define BCHP_XPT_RAVE_CX11_REC_STATE3            0x00220d38 /* Record State Register */
#define BCHP_XPT_RAVE_CX11_REC_COUNT             0x00220d3c /* Record Packet Count Register */
#define BCHP_XPT_RAVE_CX11_PIC_INC_DEC_CTRL      0x00220d40 /* Picture Counter Increment/Decrement/Reset Control Register */
#define BCHP_XPT_RAVE_CX11_SC                    0x00220d44 /* Scrambling Control Monitor Register */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG5       0x00220d48 /* Context Miscellaneous Config 5 Register */
#define BCHP_XPT_RAVE_CX11_RAVE_Reg_1            0x00220d4c /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX11_RAVE_Reg_2            0x00220d50 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX11_RAVE_Reg_3            0x00220d54 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX11_ATSOFFSET_CONFIG      0x00220d58 /* Config register for ATS OFFSET feature */
#define BCHP_XPT_RAVE_CX11_ATSOFFSET_OFFSET_MAGNITUDE 0x00220d5c /* 32 bit magnitude of the 33 bit signed ATS offset */
#define BCHP_XPT_RAVE_CX11_ATSOFFSET_OFFSET_SIGN_BIT 0x00220d60 /* Sign bit of the 33 bit signed ATS offset */
#define BCHP_XPT_RAVE_CX11_ATSOFFSET_PCR         0x00220d64 /* PCR value of the last PCR packet */
#define BCHP_XPT_RAVE_CX11_ATSOFFSET_ATS         0x00220d68 /* ATS of the last packet carrying PCR */
#define BCHP_XPT_RAVE_CX11_ATSOFFSET_ADJ_ATS     0x00220d6c /* Adjusted ATS of the last packet */
#define BCHP_XPT_RAVE_CX11_ATSOFFSET_NEXT_PKT_ATS 0x00220d70 /* ATS to be used for next packet in Local Timestamp generation mode */
#define BCHP_XPT_RAVE_CX11_ATSOFFSET_PKT2PKT_ATS_DELTA 0x00220d74 /* ATS delta to be used in Local Timestamp generation mode */
#define BCHP_XPT_RAVE_CX11_RAVE_Reg_4            0x00220d78 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX11_RAVE_Reg_5            0x00220d7c /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX12_AV_CDB_WRITE_PTR      0x00220d80 /* Context CDB Write Pointer */
#define BCHP_XPT_RAVE_CX12_AV_CDB_READ_PTR       0x00220d84 /* Context CDB Read Pointer */
#define BCHP_XPT_RAVE_CX12_AV_CDB_BASE_PTR       0x00220d88 /* Context CDB Base Pointer */
#define BCHP_XPT_RAVE_CX12_AV_CDB_END_PTR        0x00220d8c /* Context CDB End Pointer */
#define BCHP_XPT_RAVE_CX12_AV_CDB_VALID_PTR      0x00220d90 /* Context CDB Valid Pointer */
#define BCHP_XPT_RAVE_CX12_AV_CDB_WRAPAROUND_PTR 0x00220d94 /* Context CDB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX12_AV_CDB_THRESHOLD_LEVEL 0x00220d98 /* Context CDB Watermark Level */
#define BCHP_XPT_RAVE_CX12_AV_CDB_DEPTH          0x00220d9c /* Context CDB Depth */
#define BCHP_XPT_RAVE_CX12_AV_THRESHOLDS         0x00220da0 /* Context Thresholds */
#define BCHP_XPT_RAVE_CX12_AV_ITB_WRITE_PTR      0x00220da4 /* Context ITB Write Pointer */
#define BCHP_XPT_RAVE_CX12_AV_ITB_READ_PTR       0x00220da8 /* Context ITB Read Pointer */
#define BCHP_XPT_RAVE_CX12_AV_ITB_BASE_PTR       0x00220dac /* Context ITB Base Pointer */
#define BCHP_XPT_RAVE_CX12_AV_ITB_END_PTR        0x00220db0 /* Context ITB End Pointer */
#define BCHP_XPT_RAVE_CX12_AV_ITB_VALID_PTR      0x00220db4 /* Context ITB Valid Pointer */
#define BCHP_XPT_RAVE_CX12_AV_ITB_WRAPAROUND_PTR 0x00220db8 /* Context ITB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX12_AV_ITB_THRESHOLD_LEVEL 0x00220dbc /* Context ITB Watermark Level */
#define BCHP_XPT_RAVE_CX12_AV_ITB_DEPTH          0x00220dc0 /* Context ITB Depth */
#define BCHP_XPT_RAVE_CX12_REC_MISC_CONFIG       0x00220dc4 /* Miscellaneous Config */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_A        0x00220dc8 /* Context SCD map PIDS A */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_B        0x00220dcc /* Context SCD map PIDS B */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_C        0x00220dd0 /* Context SCD map PIDS C */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_D        0x00220dd4 /* Context SCD map PIDS D */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_E        0x00220dd8 /* Context SCD map PIDS E */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_F        0x00220ddc /* Context SCD map PIDS F */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_G        0x00220de0 /* Context SCD map PIDS G */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_H        0x00220de4 /* Context SCD map PIDS H */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG1       0x00220de8 /* Context Miscellaneous Config 1 Register */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG2       0x00220dec /* Context Miscellaneous Config 2 Register */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG3       0x00220df0 /* Context Miscellaneous Config 3 Register */
#define BCHP_XPT_RAVE_CX12_AV_INTERRUPT_ENABLES  0x00220df4 /* Context Interrupt Enables */
#define BCHP_XPT_RAVE_CX12_AV_COMP1_CONTROL      0x00220df8 /* Context Comparator 1 Control Register */
#define BCHP_XPT_RAVE_CX12_AV_COMP1_COMPARE_VAL  0x00220dfc /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX12_AV_COMP1_MASK_VAL     0x00220e00 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX12_AV_COMP1_FILTER_VAL   0x00220e04 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX12_AV_COMP1_FILTER_MASK_VAL 0x00220e08 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX12_AV_COMP2_CONTROL      0x00220e0c /* Context Comparator 2 Control Register */
#define BCHP_XPT_RAVE_CX12_AV_COMP2_COMPARE_VAL  0x00220e10 /* Context Comparator 2 32-bit compare value */
#define BCHP_XPT_RAVE_CX12_AV_COMP2_MASK_VAL     0x00220e14 /* Context Comparator 2 32-bit mask value */
#define BCHP_XPT_RAVE_CX12_AV_COMP2_FILTER_VAL   0x00220e18 /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX12_AV_COMP2_FILTER_MASK_VAL 0x00220e1c /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX12_AV_COMP12_FILTER_MODE 0x00220e20 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX12_AV_PID_STREAM_ID      0x00220e24 /* Context PID and Stream ID Filter Value */
#define BCHP_XPT_RAVE_CX12_REC_CTRL1             0x00220e28 /* Record Control Register 1 */
#define BCHP_XPT_RAVE_CX12_REC_INIT_TS           0x00220e2c /* Record Initial Timestamp Value Register */
#define BCHP_XPT_RAVE_CX12_REC_TS_CTRL           0x00220e30 /* Record Timestamp Control Register */
#define BCHP_XPT_RAVE_CX12_REC_TIME_CONFIG       0x00220e34 /* Record Time Configuration Register */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG4       0x00220e38 /* Context Miscellaneous Config 4 Register */
#define BCHP_XPT_RAVE_CX12_PIC_CTR               0x00220e3c /* Picture Counter register */
#define BCHP_XPT_RAVE_CX12_PIC_CTR_MODE          0x00220e40 /* Picture Counter Mode Register */
#define BCHP_XPT_RAVE_CX12_REC_TIMER             0x00220e44 /* Record Timer Register */
#define BCHP_XPT_RAVE_CX12_REC_STATE0            0x00220e48 /* Record State Register */
#define BCHP_XPT_RAVE_CX12_REC_STATE1            0x00220e4c /* Record State Register */
#define BCHP_XPT_RAVE_CX12_REC_STATE2            0x00220e50 /* Record State Register */
#define BCHP_XPT_RAVE_CX12_REC_STATE2b           0x00220e54 /* Record State Register */
#define BCHP_XPT_RAVE_CX12_REC_STATE3            0x00220e58 /* Record State Register */
#define BCHP_XPT_RAVE_CX12_REC_COUNT             0x00220e5c /* Record Packet Count Register */
#define BCHP_XPT_RAVE_CX12_PIC_INC_DEC_CTRL      0x00220e60 /* Picture Counter Increment/Decrement/Reset Control Register */
#define BCHP_XPT_RAVE_CX12_SC                    0x00220e64 /* Scrambling Control Monitor Register */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG5       0x00220e68 /* Context Miscellaneous Config 5 Register */
#define BCHP_XPT_RAVE_CX12_RAVE_Reg_1            0x00220e6c /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX12_RAVE_Reg_2            0x00220e70 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX12_RAVE_Reg_3            0x00220e74 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX12_ATSOFFSET_CONFIG      0x00220e78 /* Config register for ATS OFFSET feature */
#define BCHP_XPT_RAVE_CX12_ATSOFFSET_OFFSET_MAGNITUDE 0x00220e7c /* 32 bit magnitude of the 33 bit signed ATS offset */
#define BCHP_XPT_RAVE_CX12_ATSOFFSET_OFFSET_SIGN_BIT 0x00220e80 /* Sign bit of the 33 bit signed ATS offset */
#define BCHP_XPT_RAVE_CX12_ATSOFFSET_PCR         0x00220e84 /* PCR value of the last PCR packet */
#define BCHP_XPT_RAVE_CX12_ATSOFFSET_ATS         0x00220e88 /* ATS of the last packet carrying PCR */
#define BCHP_XPT_RAVE_CX12_ATSOFFSET_ADJ_ATS     0x00220e8c /* Adjusted ATS of the last packet */
#define BCHP_XPT_RAVE_CX12_ATSOFFSET_NEXT_PKT_ATS 0x00220e90 /* ATS to be used for next packet in Local Timestamp generation mode */
#define BCHP_XPT_RAVE_CX12_ATSOFFSET_PKT2PKT_ATS_DELTA 0x00220e94 /* ATS delta to be used in Local Timestamp generation mode */
#define BCHP_XPT_RAVE_CX12_RAVE_Reg_4            0x00220e98 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX12_RAVE_Reg_5            0x00220e9c /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX13_AV_CDB_WRITE_PTR      0x00220ea0 /* Context CDB Write Pointer */
#define BCHP_XPT_RAVE_CX13_AV_CDB_READ_PTR       0x00220ea4 /* Context CDB Read Pointer */
#define BCHP_XPT_RAVE_CX13_AV_CDB_BASE_PTR       0x00220ea8 /* Context CDB Base Pointer */
#define BCHP_XPT_RAVE_CX13_AV_CDB_END_PTR        0x00220eac /* Context CDB End Pointer */
#define BCHP_XPT_RAVE_CX13_AV_CDB_VALID_PTR      0x00220eb0 /* Context CDB Valid Pointer */
#define BCHP_XPT_RAVE_CX13_AV_CDB_WRAPAROUND_PTR 0x00220eb4 /* Context CDB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX13_AV_CDB_THRESHOLD_LEVEL 0x00220eb8 /* Context CDB Watermark Level */
#define BCHP_XPT_RAVE_CX13_AV_CDB_DEPTH          0x00220ebc /* Context CDB Depth */
#define BCHP_XPT_RAVE_CX13_AV_THRESHOLDS         0x00220ec0 /* Context Thresholds */
#define BCHP_XPT_RAVE_CX13_AV_ITB_WRITE_PTR      0x00220ec4 /* Context ITB Write Pointer */
#define BCHP_XPT_RAVE_CX13_AV_ITB_READ_PTR       0x00220ec8 /* Context ITB Read Pointer */
#define BCHP_XPT_RAVE_CX13_AV_ITB_BASE_PTR       0x00220ecc /* Context ITB Base Pointer */
#define BCHP_XPT_RAVE_CX13_AV_ITB_END_PTR        0x00220ed0 /* Context ITB End Pointer */
#define BCHP_XPT_RAVE_CX13_AV_ITB_VALID_PTR      0x00220ed4 /* Context ITB Valid Pointer */
#define BCHP_XPT_RAVE_CX13_AV_ITB_WRAPAROUND_PTR 0x00220ed8 /* Context ITB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX13_AV_ITB_THRESHOLD_LEVEL 0x00220edc /* Context ITB Watermark Level */
#define BCHP_XPT_RAVE_CX13_AV_ITB_DEPTH          0x00220ee0 /* Context ITB Depth */
#define BCHP_XPT_RAVE_CX13_REC_MISC_CONFIG       0x00220ee4 /* Miscellaneous Config */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_A        0x00220ee8 /* Context SCD map PIDS A */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_B        0x00220eec /* Context SCD map PIDS B */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_C        0x00220ef0 /* Context SCD map PIDS C */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_D        0x00220ef4 /* Context SCD map PIDS D */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_E        0x00220ef8 /* Context SCD map PIDS E */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_F        0x00220efc /* Context SCD map PIDS F */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_G        0x00220f00 /* Context SCD map PIDS G */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_H        0x00220f04 /* Context SCD map PIDS H */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG1       0x00220f08 /* Context Miscellaneous Config 1 Register */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG2       0x00220f0c /* Context Miscellaneous Config 2 Register */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG3       0x00220f10 /* Context Miscellaneous Config 3 Register */
#define BCHP_XPT_RAVE_CX13_AV_INTERRUPT_ENABLES  0x00220f14 /* Context Interrupt Enables */
#define BCHP_XPT_RAVE_CX13_AV_COMP1_CONTROL      0x00220f18 /* Context Comparator 1 Control Register */
#define BCHP_XPT_RAVE_CX13_AV_COMP1_COMPARE_VAL  0x00220f1c /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX13_AV_COMP1_MASK_VAL     0x00220f20 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX13_AV_COMP1_FILTER_VAL   0x00220f24 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX13_AV_COMP1_FILTER_MASK_VAL 0x00220f28 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX13_AV_COMP2_CONTROL      0x00220f2c /* Context Comparator 2 Control Register */
#define BCHP_XPT_RAVE_CX13_AV_COMP2_COMPARE_VAL  0x00220f30 /* Context Comparator 2 32-bit compare value */
#define BCHP_XPT_RAVE_CX13_AV_COMP2_MASK_VAL     0x00220f34 /* Context Comparator 2 32-bit mask value */
#define BCHP_XPT_RAVE_CX13_AV_COMP2_FILTER_VAL   0x00220f38 /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX13_AV_COMP2_FILTER_MASK_VAL 0x00220f3c /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX13_AV_COMP12_FILTER_MODE 0x00220f40 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX13_AV_PID_STREAM_ID      0x00220f44 /* Context PID and Stream ID Filter Value */
#define BCHP_XPT_RAVE_CX13_REC_CTRL1             0x00220f48 /* Record Control Register 1 */
#define BCHP_XPT_RAVE_CX13_REC_INIT_TS           0x00220f4c /* Record Initial Timestamp Value Register */
#define BCHP_XPT_RAVE_CX13_REC_TS_CTRL           0x00220f50 /* Record Timestamp Control Register */
#define BCHP_XPT_RAVE_CX13_REC_TIME_CONFIG       0x00220f54 /* Record Time Configuration Register */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG4       0x00220f58 /* Context Miscellaneous Config 4 Register */
#define BCHP_XPT_RAVE_CX13_PIC_CTR               0x00220f5c /* Picture Counter register */
#define BCHP_XPT_RAVE_CX13_PIC_CTR_MODE          0x00220f60 /* Picture Counter Mode Register */
#define BCHP_XPT_RAVE_CX13_REC_TIMER             0x00220f64 /* Record Timer Register */
#define BCHP_XPT_RAVE_CX13_REC_STATE0            0x00220f68 /* Record State Register */
#define BCHP_XPT_RAVE_CX13_REC_STATE1            0x00220f6c /* Record State Register */
#define BCHP_XPT_RAVE_CX13_REC_STATE2            0x00220f70 /* Record State Register */
#define BCHP_XPT_RAVE_CX13_REC_STATE2b           0x00220f74 /* Record State Register */
#define BCHP_XPT_RAVE_CX13_REC_STATE3            0x00220f78 /* Record State Register */
#define BCHP_XPT_RAVE_CX13_REC_COUNT             0x00220f7c /* Record Packet Count Register */
#define BCHP_XPT_RAVE_CX13_PIC_INC_DEC_CTRL      0x00220f80 /* Picture Counter Increment/Decrement/Reset Control Register */
#define BCHP_XPT_RAVE_CX13_SC                    0x00220f84 /* Scrambling Control Monitor Register */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG5       0x00220f88 /* Context Miscellaneous Config 5 Register */
#define BCHP_XPT_RAVE_CX13_RAVE_Reg_1            0x00220f8c /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX13_RAVE_Reg_2            0x00220f90 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX13_RAVE_Reg_3            0x00220f94 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX13_ATSOFFSET_CONFIG      0x00220f98 /* Config register for ATS OFFSET feature */
#define BCHP_XPT_RAVE_CX13_ATSOFFSET_OFFSET_MAGNITUDE 0x00220f9c /* 32 bit magnitude of the 33 bit signed ATS offset */
#define BCHP_XPT_RAVE_CX13_ATSOFFSET_OFFSET_SIGN_BIT 0x00220fa0 /* Sign bit of the 33 bit signed ATS offset */
#define BCHP_XPT_RAVE_CX13_ATSOFFSET_PCR         0x00220fa4 /* PCR value of the last PCR packet */
#define BCHP_XPT_RAVE_CX13_ATSOFFSET_ATS         0x00220fa8 /* ATS of the last packet carrying PCR */
#define BCHP_XPT_RAVE_CX13_ATSOFFSET_ADJ_ATS     0x00220fac /* Adjusted ATS of the last packet */
#define BCHP_XPT_RAVE_CX13_ATSOFFSET_NEXT_PKT_ATS 0x00220fb0 /* ATS to be used for next packet in Local Timestamp generation mode */
#define BCHP_XPT_RAVE_CX13_ATSOFFSET_PKT2PKT_ATS_DELTA 0x00220fb4 /* ATS delta to be used in Local Timestamp generation mode */
#define BCHP_XPT_RAVE_CX13_RAVE_Reg_4            0x00220fb8 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX13_RAVE_Reg_5            0x00220fbc /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX14_AV_CDB_WRITE_PTR      0x00220fc0 /* Context CDB Write Pointer */
#define BCHP_XPT_RAVE_CX14_AV_CDB_READ_PTR       0x00220fc4 /* Context CDB Read Pointer */
#define BCHP_XPT_RAVE_CX14_AV_CDB_BASE_PTR       0x00220fc8 /* Context CDB Base Pointer */
#define BCHP_XPT_RAVE_CX14_AV_CDB_END_PTR        0x00220fcc /* Context CDB End Pointer */
#define BCHP_XPT_RAVE_CX14_AV_CDB_VALID_PTR      0x00220fd0 /* Context CDB Valid Pointer */
#define BCHP_XPT_RAVE_CX14_AV_CDB_WRAPAROUND_PTR 0x00220fd4 /* Context CDB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX14_AV_CDB_THRESHOLD_LEVEL 0x00220fd8 /* Context CDB Watermark Level */
#define BCHP_XPT_RAVE_CX14_AV_CDB_DEPTH          0x00220fdc /* Context CDB Depth */
#define BCHP_XPT_RAVE_CX14_AV_THRESHOLDS         0x00220fe0 /* Context Thresholds */
#define BCHP_XPT_RAVE_CX14_AV_ITB_WRITE_PTR      0x00220fe4 /* Context ITB Write Pointer */
#define BCHP_XPT_RAVE_CX14_AV_ITB_READ_PTR       0x00220fe8 /* Context ITB Read Pointer */
#define BCHP_XPT_RAVE_CX14_AV_ITB_BASE_PTR       0x00220fec /* Context ITB Base Pointer */
#define BCHP_XPT_RAVE_CX14_AV_ITB_END_PTR        0x00220ff0 /* Context ITB End Pointer */
#define BCHP_XPT_RAVE_CX14_AV_ITB_VALID_PTR      0x00220ff4 /* Context ITB Valid Pointer */
#define BCHP_XPT_RAVE_CX14_AV_ITB_WRAPAROUND_PTR 0x00220ff8 /* Context ITB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX14_AV_ITB_THRESHOLD_LEVEL 0x00220ffc /* Context ITB Watermark Level */
#define BCHP_XPT_RAVE_CX14_AV_ITB_DEPTH          0x00221000 /* Context ITB Depth */
#define BCHP_XPT_RAVE_CX14_REC_MISC_CONFIG       0x00221004 /* Miscellaneous Config */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_A        0x00221008 /* Context SCD map PIDS A */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_B        0x0022100c /* Context SCD map PIDS B */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_C        0x00221010 /* Context SCD map PIDS C */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_D        0x00221014 /* Context SCD map PIDS D */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_E        0x00221018 /* Context SCD map PIDS E */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_F        0x0022101c /* Context SCD map PIDS F */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_G        0x00221020 /* Context SCD map PIDS G */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_H        0x00221024 /* Context SCD map PIDS H */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG1       0x00221028 /* Context Miscellaneous Config 1 Register */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG2       0x0022102c /* Context Miscellaneous Config 2 Register */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG3       0x00221030 /* Context Miscellaneous Config 3 Register */
#define BCHP_XPT_RAVE_CX14_AV_INTERRUPT_ENABLES  0x00221034 /* Context Interrupt Enables */
#define BCHP_XPT_RAVE_CX14_AV_COMP1_CONTROL      0x00221038 /* Context Comparator 1 Control Register */
#define BCHP_XPT_RAVE_CX14_AV_COMP1_COMPARE_VAL  0x0022103c /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX14_AV_COMP1_MASK_VAL     0x00221040 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX14_AV_COMP1_FILTER_VAL   0x00221044 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX14_AV_COMP1_FILTER_MASK_VAL 0x00221048 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX14_AV_COMP2_CONTROL      0x0022104c /* Context Comparator 2 Control Register */
#define BCHP_XPT_RAVE_CX14_AV_COMP2_COMPARE_VAL  0x00221050 /* Context Comparator 2 32-bit compare value */
#define BCHP_XPT_RAVE_CX14_AV_COMP2_MASK_VAL     0x00221054 /* Context Comparator 2 32-bit mask value */
#define BCHP_XPT_RAVE_CX14_AV_COMP2_FILTER_VAL   0x00221058 /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX14_AV_COMP2_FILTER_MASK_VAL 0x0022105c /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX14_AV_COMP12_FILTER_MODE 0x00221060 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX14_AV_PID_STREAM_ID      0x00221064 /* Context PID and Stream ID Filter Value */
#define BCHP_XPT_RAVE_CX14_REC_CTRL1             0x00221068 /* Record Control Register 1 */
#define BCHP_XPT_RAVE_CX14_REC_INIT_TS           0x0022106c /* Record Initial Timestamp Value Register */
#define BCHP_XPT_RAVE_CX14_REC_TS_CTRL           0x00221070 /* Record Timestamp Control Register */
#define BCHP_XPT_RAVE_CX14_REC_TIME_CONFIG       0x00221074 /* Record Time Configuration Register */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG4       0x00221078 /* Context Miscellaneous Config 4 Register */
#define BCHP_XPT_RAVE_CX14_PIC_CTR               0x0022107c /* Picture Counter register */
#define BCHP_XPT_RAVE_CX14_PIC_CTR_MODE          0x00221080 /* Picture Counter Mode Register */
#define BCHP_XPT_RAVE_CX14_REC_TIMER             0x00221084 /* Record Timer Register */
#define BCHP_XPT_RAVE_CX14_REC_STATE0            0x00221088 /* Record State Register */
#define BCHP_XPT_RAVE_CX14_REC_STATE1            0x0022108c /* Record State Register */
#define BCHP_XPT_RAVE_CX14_REC_STATE2            0x00221090 /* Record State Register */
#define BCHP_XPT_RAVE_CX14_REC_STATE2b           0x00221094 /* Record State Register */
#define BCHP_XPT_RAVE_CX14_REC_STATE3            0x00221098 /* Record State Register */
#define BCHP_XPT_RAVE_CX14_REC_COUNT             0x0022109c /* Record Packet Count Register */
#define BCHP_XPT_RAVE_CX14_PIC_INC_DEC_CTRL      0x002210a0 /* Picture Counter Increment/Decrement/Reset Control Register */
#define BCHP_XPT_RAVE_CX14_SC                    0x002210a4 /* Scrambling Control Monitor Register */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG5       0x002210a8 /* Context Miscellaneous Config 5 Register */
#define BCHP_XPT_RAVE_CX14_RAVE_Reg_1            0x002210ac /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX14_RAVE_Reg_2            0x002210b0 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX14_RAVE_Reg_3            0x002210b4 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX14_ATSOFFSET_CONFIG      0x002210b8 /* Config register for ATS OFFSET feature */
#define BCHP_XPT_RAVE_CX14_ATSOFFSET_OFFSET_MAGNITUDE 0x002210bc /* 32 bit magnitude of the 33 bit signed ATS offset */
#define BCHP_XPT_RAVE_CX14_ATSOFFSET_OFFSET_SIGN_BIT 0x002210c0 /* Sign bit of the 33 bit signed ATS offset */
#define BCHP_XPT_RAVE_CX14_ATSOFFSET_PCR         0x002210c4 /* PCR value of the last PCR packet */
#define BCHP_XPT_RAVE_CX14_ATSOFFSET_ATS         0x002210c8 /* ATS of the last packet carrying PCR */
#define BCHP_XPT_RAVE_CX14_ATSOFFSET_ADJ_ATS     0x002210cc /* Adjusted ATS of the last packet */
#define BCHP_XPT_RAVE_CX14_ATSOFFSET_NEXT_PKT_ATS 0x002210d0 /* ATS to be used for next packet in Local Timestamp generation mode */
#define BCHP_XPT_RAVE_CX14_ATSOFFSET_PKT2PKT_ATS_DELTA 0x002210d4 /* ATS delta to be used in Local Timestamp generation mode */
#define BCHP_XPT_RAVE_CX14_RAVE_Reg_4            0x002210d8 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX14_RAVE_Reg_5            0x002210dc /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX15_AV_CDB_WRITE_PTR      0x002210e0 /* Context CDB Write Pointer */
#define BCHP_XPT_RAVE_CX15_AV_CDB_READ_PTR       0x002210e4 /* Context CDB Read Pointer */
#define BCHP_XPT_RAVE_CX15_AV_CDB_BASE_PTR       0x002210e8 /* Context CDB Base Pointer */
#define BCHP_XPT_RAVE_CX15_AV_CDB_END_PTR        0x002210ec /* Context CDB End Pointer */
#define BCHP_XPT_RAVE_CX15_AV_CDB_VALID_PTR      0x002210f0 /* Context CDB Valid Pointer */
#define BCHP_XPT_RAVE_CX15_AV_CDB_WRAPAROUND_PTR 0x002210f4 /* Context CDB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX15_AV_CDB_THRESHOLD_LEVEL 0x002210f8 /* Context CDB Watermark Level */
#define BCHP_XPT_RAVE_CX15_AV_CDB_DEPTH          0x002210fc /* Context CDB Depth */
#define BCHP_XPT_RAVE_CX15_AV_THRESHOLDS         0x00221100 /* Context Thresholds */
#define BCHP_XPT_RAVE_CX15_AV_ITB_WRITE_PTR      0x00221104 /* Context ITB Write Pointer */
#define BCHP_XPT_RAVE_CX15_AV_ITB_READ_PTR       0x00221108 /* Context ITB Read Pointer */
#define BCHP_XPT_RAVE_CX15_AV_ITB_BASE_PTR       0x0022110c /* Context ITB Base Pointer */
#define BCHP_XPT_RAVE_CX15_AV_ITB_END_PTR        0x00221110 /* Context ITB End Pointer */
#define BCHP_XPT_RAVE_CX15_AV_ITB_VALID_PTR      0x00221114 /* Context ITB Valid Pointer */
#define BCHP_XPT_RAVE_CX15_AV_ITB_WRAPAROUND_PTR 0x00221118 /* Context ITB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX15_AV_ITB_THRESHOLD_LEVEL 0x0022111c /* Context ITB Watermark Level */
#define BCHP_XPT_RAVE_CX15_AV_ITB_DEPTH          0x00221120 /* Context ITB Depth */
#define BCHP_XPT_RAVE_CX15_REC_MISC_CONFIG       0x00221124 /* Miscellaneous Config */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_A        0x00221128 /* Context SCD map PIDS A */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_B        0x0022112c /* Context SCD map PIDS B */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_C        0x00221130 /* Context SCD map PIDS C */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_D        0x00221134 /* Context SCD map PIDS D */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_E        0x00221138 /* Context SCD map PIDS E */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_F        0x0022113c /* Context SCD map PIDS F */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_G        0x00221140 /* Context SCD map PIDS G */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_H        0x00221144 /* Context SCD map PIDS H */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG1       0x00221148 /* Context Miscellaneous Config 1 Register */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG2       0x0022114c /* Context Miscellaneous Config 2 Register */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG3       0x00221150 /* Context Miscellaneous Config 3 Register */
#define BCHP_XPT_RAVE_CX15_AV_INTERRUPT_ENABLES  0x00221154 /* Context Interrupt Enables */
#define BCHP_XPT_RAVE_CX15_AV_COMP1_CONTROL      0x00221158 /* Context Comparator 1 Control Register */
#define BCHP_XPT_RAVE_CX15_AV_COMP1_COMPARE_VAL  0x0022115c /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX15_AV_COMP1_MASK_VAL     0x00221160 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX15_AV_COMP1_FILTER_VAL   0x00221164 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX15_AV_COMP1_FILTER_MASK_VAL 0x00221168 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX15_AV_COMP2_CONTROL      0x0022116c /* Context Comparator 2 Control Register */
#define BCHP_XPT_RAVE_CX15_AV_COMP2_COMPARE_VAL  0x00221170 /* Context Comparator 2 32-bit compare value */
#define BCHP_XPT_RAVE_CX15_AV_COMP2_MASK_VAL     0x00221174 /* Context Comparator 2 32-bit mask value */
#define BCHP_XPT_RAVE_CX15_AV_COMP2_FILTER_VAL   0x00221178 /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX15_AV_COMP2_FILTER_MASK_VAL 0x0022117c /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX15_AV_COMP12_FILTER_MODE 0x00221180 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX15_AV_PID_STREAM_ID      0x00221184 /* Context PID and Stream ID Filter Value */
#define BCHP_XPT_RAVE_CX15_REC_CTRL1             0x00221188 /* Record Control Register 1 */
#define BCHP_XPT_RAVE_CX15_REC_INIT_TS           0x0022118c /* Record Initial Timestamp Value Register */
#define BCHP_XPT_RAVE_CX15_REC_TS_CTRL           0x00221190 /* Record Timestamp Control Register */
#define BCHP_XPT_RAVE_CX15_REC_TIME_CONFIG       0x00221194 /* Record Time Configuration Register */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG4       0x00221198 /* Context Miscellaneous Config 4 Register */
#define BCHP_XPT_RAVE_CX15_PIC_CTR               0x0022119c /* Picture Counter register */
#define BCHP_XPT_RAVE_CX15_PIC_CTR_MODE          0x002211a0 /* Picture Counter Mode Register */
#define BCHP_XPT_RAVE_CX15_REC_TIMER             0x002211a4 /* Record Timer Register */
#define BCHP_XPT_RAVE_CX15_REC_STATE0            0x002211a8 /* Record State Register */
#define BCHP_XPT_RAVE_CX15_REC_STATE1            0x002211ac /* Record State Register */
#define BCHP_XPT_RAVE_CX15_REC_STATE2            0x002211b0 /* Record State Register */
#define BCHP_XPT_RAVE_CX15_REC_STATE2b           0x002211b4 /* Record State Register */
#define BCHP_XPT_RAVE_CX15_REC_STATE3            0x002211b8 /* Record State Register */
#define BCHP_XPT_RAVE_CX15_REC_COUNT             0x002211bc /* Record Packet Count Register */
#define BCHP_XPT_RAVE_CX15_PIC_INC_DEC_CTRL      0x002211c0 /* Picture Counter Increment/Decrement/Reset Control Register */
#define BCHP_XPT_RAVE_CX15_SC                    0x002211c4 /* Scrambling Control Monitor Register */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG5       0x002211c8 /* Context Miscellaneous Config 5 Register */
#define BCHP_XPT_RAVE_CX15_RAVE_Reg_1            0x002211cc /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX15_RAVE_Reg_2            0x002211d0 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX15_RAVE_Reg_3            0x002211d4 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX15_ATSOFFSET_CONFIG      0x002211d8 /* Config register for ATS OFFSET feature */
#define BCHP_XPT_RAVE_CX15_ATSOFFSET_OFFSET_MAGNITUDE 0x002211dc /* 32 bit magnitude of the 33 bit signed ATS offset */
#define BCHP_XPT_RAVE_CX15_ATSOFFSET_OFFSET_SIGN_BIT 0x002211e0 /* Sign bit of the 33 bit signed ATS offset */
#define BCHP_XPT_RAVE_CX15_ATSOFFSET_PCR         0x002211e4 /* PCR value of the last PCR packet */
#define BCHP_XPT_RAVE_CX15_ATSOFFSET_ATS         0x002211e8 /* ATS of the last packet carrying PCR */
#define BCHP_XPT_RAVE_CX15_ATSOFFSET_ADJ_ATS     0x002211ec /* Adjusted ATS of the last packet */
#define BCHP_XPT_RAVE_CX15_ATSOFFSET_NEXT_PKT_ATS 0x002211f0 /* ATS to be used for next packet in Local Timestamp generation mode */
#define BCHP_XPT_RAVE_CX15_ATSOFFSET_PKT2PKT_ATS_DELTA 0x002211f4 /* ATS delta to be used in Local Timestamp generation mode */
#define BCHP_XPT_RAVE_CX15_RAVE_Reg_4            0x002211f8 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX15_RAVE_Reg_5            0x002211fc /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX16_AV_CDB_WRITE_PTR      0x00221200 /* Context CDB Write Pointer */
#define BCHP_XPT_RAVE_CX16_AV_CDB_READ_PTR       0x00221204 /* Context CDB Read Pointer */
#define BCHP_XPT_RAVE_CX16_AV_CDB_BASE_PTR       0x00221208 /* Context CDB Base Pointer */
#define BCHP_XPT_RAVE_CX16_AV_CDB_END_PTR        0x0022120c /* Context CDB End Pointer */
#define BCHP_XPT_RAVE_CX16_AV_CDB_VALID_PTR      0x00221210 /* Context CDB Valid Pointer */
#define BCHP_XPT_RAVE_CX16_AV_CDB_WRAPAROUND_PTR 0x00221214 /* Context CDB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX16_AV_CDB_THRESHOLD_LEVEL 0x00221218 /* Context CDB Watermark Level */
#define BCHP_XPT_RAVE_CX16_AV_CDB_DEPTH          0x0022121c /* Context CDB Depth */
#define BCHP_XPT_RAVE_CX16_AV_THRESHOLDS         0x00221220 /* Context Thresholds */
#define BCHP_XPT_RAVE_CX16_AV_ITB_WRITE_PTR      0x00221224 /* Context ITB Write Pointer */
#define BCHP_XPT_RAVE_CX16_AV_ITB_READ_PTR       0x00221228 /* Context ITB Read Pointer */
#define BCHP_XPT_RAVE_CX16_AV_ITB_BASE_PTR       0x0022122c /* Context ITB Base Pointer */
#define BCHP_XPT_RAVE_CX16_AV_ITB_END_PTR        0x00221230 /* Context ITB End Pointer */
#define BCHP_XPT_RAVE_CX16_AV_ITB_VALID_PTR      0x00221234 /* Context ITB Valid Pointer */
#define BCHP_XPT_RAVE_CX16_AV_ITB_WRAPAROUND_PTR 0x00221238 /* Context ITB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX16_AV_ITB_THRESHOLD_LEVEL 0x0022123c /* Context ITB Watermark Level */
#define BCHP_XPT_RAVE_CX16_AV_ITB_DEPTH          0x00221240 /* Context ITB Depth */
#define BCHP_XPT_RAVE_CX16_REC_MISC_CONFIG       0x00221244 /* Miscellaneous Config */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_A        0x00221248 /* Context SCD map PIDS A */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_B        0x0022124c /* Context SCD map PIDS B */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_C        0x00221250 /* Context SCD map PIDS C */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_D        0x00221254 /* Context SCD map PIDS D */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_E        0x00221258 /* Context SCD map PIDS E */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_F        0x0022125c /* Context SCD map PIDS F */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_G        0x00221260 /* Context SCD map PIDS G */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_H        0x00221264 /* Context SCD map PIDS H */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG1       0x00221268 /* Context Miscellaneous Config 1 Register */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG2       0x0022126c /* Context Miscellaneous Config 2 Register */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG3       0x00221270 /* Context Miscellaneous Config 3 Register */
#define BCHP_XPT_RAVE_CX16_AV_INTERRUPT_ENABLES  0x00221274 /* Context Interrupt Enables */
#define BCHP_XPT_RAVE_CX16_AV_COMP1_CONTROL      0x00221278 /* Context Comparator 1 Control Register */
#define BCHP_XPT_RAVE_CX16_AV_COMP1_COMPARE_VAL  0x0022127c /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX16_AV_COMP1_MASK_VAL     0x00221280 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX16_AV_COMP1_FILTER_VAL   0x00221284 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX16_AV_COMP1_FILTER_MASK_VAL 0x00221288 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX16_AV_COMP2_CONTROL      0x0022128c /* Context Comparator 2 Control Register */
#define BCHP_XPT_RAVE_CX16_AV_COMP2_COMPARE_VAL  0x00221290 /* Context Comparator 2 32-bit compare value */
#define BCHP_XPT_RAVE_CX16_AV_COMP2_MASK_VAL     0x00221294 /* Context Comparator 2 32-bit mask value */
#define BCHP_XPT_RAVE_CX16_AV_COMP2_FILTER_VAL   0x00221298 /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX16_AV_COMP2_FILTER_MASK_VAL 0x0022129c /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX16_AV_COMP12_FILTER_MODE 0x002212a0 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX16_AV_PID_STREAM_ID      0x002212a4 /* Context PID and Stream ID Filter Value */
#define BCHP_XPT_RAVE_CX16_REC_CTRL1             0x002212a8 /* Record Control Register 1 */
#define BCHP_XPT_RAVE_CX16_REC_INIT_TS           0x002212ac /* Record Initial Timestamp Value Register */
#define BCHP_XPT_RAVE_CX16_REC_TS_CTRL           0x002212b0 /* Record Timestamp Control Register */
#define BCHP_XPT_RAVE_CX16_REC_TIME_CONFIG       0x002212b4 /* Record Time Configuration Register */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG4       0x002212b8 /* Context Miscellaneous Config 4 Register */
#define BCHP_XPT_RAVE_CX16_PIC_CTR               0x002212bc /* Picture Counter register */
#define BCHP_XPT_RAVE_CX16_PIC_CTR_MODE          0x002212c0 /* Picture Counter Mode Register */
#define BCHP_XPT_RAVE_CX16_REC_TIMER             0x002212c4 /* Record Timer Register */
#define BCHP_XPT_RAVE_CX16_REC_STATE0            0x002212c8 /* Record State Register */
#define BCHP_XPT_RAVE_CX16_REC_STATE1            0x002212cc /* Record State Register */
#define BCHP_XPT_RAVE_CX16_REC_STATE2            0x002212d0 /* Record State Register */
#define BCHP_XPT_RAVE_CX16_REC_STATE2b           0x002212d4 /* Record State Register */
#define BCHP_XPT_RAVE_CX16_REC_STATE3            0x002212d8 /* Record State Register */
#define BCHP_XPT_RAVE_CX16_REC_COUNT             0x002212dc /* Record Packet Count Register */
#define BCHP_XPT_RAVE_CX16_PIC_INC_DEC_CTRL      0x002212e0 /* Picture Counter Increment/Decrement/Reset Control Register */
#define BCHP_XPT_RAVE_CX16_SC                    0x002212e4 /* Scrambling Control Monitor Register */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG5       0x002212e8 /* Context Miscellaneous Config 5 Register */
#define BCHP_XPT_RAVE_CX16_RAVE_Reg_1            0x002212ec /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX16_RAVE_Reg_2            0x002212f0 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX16_RAVE_Reg_3            0x002212f4 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX16_ATSOFFSET_CONFIG      0x002212f8 /* Config register for ATS OFFSET feature */
#define BCHP_XPT_RAVE_CX16_ATSOFFSET_OFFSET_MAGNITUDE 0x002212fc /* 32 bit magnitude of the 33 bit signed ATS offset */
#define BCHP_XPT_RAVE_CX16_ATSOFFSET_OFFSET_SIGN_BIT 0x00221300 /* Sign bit of the 33 bit signed ATS offset */
#define BCHP_XPT_RAVE_CX16_ATSOFFSET_PCR         0x00221304 /* PCR value of the last PCR packet */
#define BCHP_XPT_RAVE_CX16_ATSOFFSET_ATS         0x00221308 /* ATS of the last packet carrying PCR */
#define BCHP_XPT_RAVE_CX16_ATSOFFSET_ADJ_ATS     0x0022130c /* Adjusted ATS of the last packet */
#define BCHP_XPT_RAVE_CX16_ATSOFFSET_NEXT_PKT_ATS 0x00221310 /* ATS to be used for next packet in Local Timestamp generation mode */
#define BCHP_XPT_RAVE_CX16_ATSOFFSET_PKT2PKT_ATS_DELTA 0x00221314 /* ATS delta to be used in Local Timestamp generation mode */
#define BCHP_XPT_RAVE_CX16_RAVE_Reg_4            0x00221318 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX16_RAVE_Reg_5            0x0022131c /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX17_AV_CDB_WRITE_PTR      0x00221320 /* Context CDB Write Pointer */
#define BCHP_XPT_RAVE_CX17_AV_CDB_READ_PTR       0x00221324 /* Context CDB Read Pointer */
#define BCHP_XPT_RAVE_CX17_AV_CDB_BASE_PTR       0x00221328 /* Context CDB Base Pointer */
#define BCHP_XPT_RAVE_CX17_AV_CDB_END_PTR        0x0022132c /* Context CDB End Pointer */
#define BCHP_XPT_RAVE_CX17_AV_CDB_VALID_PTR      0x00221330 /* Context CDB Valid Pointer */
#define BCHP_XPT_RAVE_CX17_AV_CDB_WRAPAROUND_PTR 0x00221334 /* Context CDB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX17_AV_CDB_THRESHOLD_LEVEL 0x00221338 /* Context CDB Watermark Level */
#define BCHP_XPT_RAVE_CX17_AV_CDB_DEPTH          0x0022133c /* Context CDB Depth */
#define BCHP_XPT_RAVE_CX17_AV_THRESHOLDS         0x00221340 /* Context Thresholds */
#define BCHP_XPT_RAVE_CX17_AV_ITB_WRITE_PTR      0x00221344 /* Context ITB Write Pointer */
#define BCHP_XPT_RAVE_CX17_AV_ITB_READ_PTR       0x00221348 /* Context ITB Read Pointer */
#define BCHP_XPT_RAVE_CX17_AV_ITB_BASE_PTR       0x0022134c /* Context ITB Base Pointer */
#define BCHP_XPT_RAVE_CX17_AV_ITB_END_PTR        0x00221350 /* Context ITB End Pointer */
#define BCHP_XPT_RAVE_CX17_AV_ITB_VALID_PTR      0x00221354 /* Context ITB Valid Pointer */
#define BCHP_XPT_RAVE_CX17_AV_ITB_WRAPAROUND_PTR 0x00221358 /* Context ITB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX17_AV_ITB_THRESHOLD_LEVEL 0x0022135c /* Context ITB Watermark Level */
#define BCHP_XPT_RAVE_CX17_AV_ITB_DEPTH          0x00221360 /* Context ITB Depth */
#define BCHP_XPT_RAVE_CX17_REC_MISC_CONFIG       0x00221364 /* Miscellaneous Config */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_A        0x00221368 /* Context SCD map PIDS A */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_B        0x0022136c /* Context SCD map PIDS B */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_C        0x00221370 /* Context SCD map PIDS C */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_D        0x00221374 /* Context SCD map PIDS D */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_E        0x00221378 /* Context SCD map PIDS E */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_F        0x0022137c /* Context SCD map PIDS F */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_G        0x00221380 /* Context SCD map PIDS G */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_H        0x00221384 /* Context SCD map PIDS H */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG1       0x00221388 /* Context Miscellaneous Config 1 Register */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG2       0x0022138c /* Context Miscellaneous Config 2 Register */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG3       0x00221390 /* Context Miscellaneous Config 3 Register */
#define BCHP_XPT_RAVE_CX17_AV_INTERRUPT_ENABLES  0x00221394 /* Context Interrupt Enables */
#define BCHP_XPT_RAVE_CX17_AV_COMP1_CONTROL      0x00221398 /* Context Comparator 1 Control Register */
#define BCHP_XPT_RAVE_CX17_AV_COMP1_COMPARE_VAL  0x0022139c /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX17_AV_COMP1_MASK_VAL     0x002213a0 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX17_AV_COMP1_FILTER_VAL   0x002213a4 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX17_AV_COMP1_FILTER_MASK_VAL 0x002213a8 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX17_AV_COMP2_CONTROL      0x002213ac /* Context Comparator 2 Control Register */
#define BCHP_XPT_RAVE_CX17_AV_COMP2_COMPARE_VAL  0x002213b0 /* Context Comparator 2 32-bit compare value */
#define BCHP_XPT_RAVE_CX17_AV_COMP2_MASK_VAL     0x002213b4 /* Context Comparator 2 32-bit mask value */
#define BCHP_XPT_RAVE_CX17_AV_COMP2_FILTER_VAL   0x002213b8 /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX17_AV_COMP2_FILTER_MASK_VAL 0x002213bc /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX17_AV_COMP12_FILTER_MODE 0x002213c0 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX17_AV_PID_STREAM_ID      0x002213c4 /* Context PID and Stream ID Filter Value */
#define BCHP_XPT_RAVE_CX17_REC_CTRL1             0x002213c8 /* Record Control Register 1 */
#define BCHP_XPT_RAVE_CX17_REC_INIT_TS           0x002213cc /* Record Initial Timestamp Value Register */
#define BCHP_XPT_RAVE_CX17_REC_TS_CTRL           0x002213d0 /* Record Timestamp Control Register */
#define BCHP_XPT_RAVE_CX17_REC_TIME_CONFIG       0x002213d4 /* Record Time Configuration Register */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG4       0x002213d8 /* Context Miscellaneous Config 4 Register */
#define BCHP_XPT_RAVE_CX17_PIC_CTR               0x002213dc /* Picture Counter register */
#define BCHP_XPT_RAVE_CX17_PIC_CTR_MODE          0x002213e0 /* Picture Counter Mode Register */
#define BCHP_XPT_RAVE_CX17_REC_TIMER             0x002213e4 /* Record Timer Register */
#define BCHP_XPT_RAVE_CX17_REC_STATE0            0x002213e8 /* Record State Register */
#define BCHP_XPT_RAVE_CX17_REC_STATE1            0x002213ec /* Record State Register */
#define BCHP_XPT_RAVE_CX17_REC_STATE2            0x002213f0 /* Record State Register */
#define BCHP_XPT_RAVE_CX17_REC_STATE2b           0x002213f4 /* Record State Register */
#define BCHP_XPT_RAVE_CX17_REC_STATE3            0x002213f8 /* Record State Register */
#define BCHP_XPT_RAVE_CX17_REC_COUNT             0x002213fc /* Record Packet Count Register */
#define BCHP_XPT_RAVE_CX17_PIC_INC_DEC_CTRL      0x00221400 /* Picture Counter Increment/Decrement/Reset Control Register */
#define BCHP_XPT_RAVE_CX17_SC                    0x00221404 /* Scrambling Control Monitor Register */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG5       0x00221408 /* Context Miscellaneous Config 5 Register */
#define BCHP_XPT_RAVE_CX17_RAVE_Reg_1            0x0022140c /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX17_RAVE_Reg_2            0x00221410 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX17_RAVE_Reg_3            0x00221414 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX17_ATSOFFSET_CONFIG      0x00221418 /* Config register for ATS OFFSET feature */
#define BCHP_XPT_RAVE_CX17_ATSOFFSET_OFFSET_MAGNITUDE 0x0022141c /* 32 bit magnitude of the 33 bit signed ATS offset */
#define BCHP_XPT_RAVE_CX17_ATSOFFSET_OFFSET_SIGN_BIT 0x00221420 /* Sign bit of the 33 bit signed ATS offset */
#define BCHP_XPT_RAVE_CX17_ATSOFFSET_PCR         0x00221424 /* PCR value of the last PCR packet */
#define BCHP_XPT_RAVE_CX17_ATSOFFSET_ATS         0x00221428 /* ATS of the last packet carrying PCR */
#define BCHP_XPT_RAVE_CX17_ATSOFFSET_ADJ_ATS     0x0022142c /* Adjusted ATS of the last packet */
#define BCHP_XPT_RAVE_CX17_ATSOFFSET_NEXT_PKT_ATS 0x00221430 /* ATS to be used for next packet in Local Timestamp generation mode */
#define BCHP_XPT_RAVE_CX17_ATSOFFSET_PKT2PKT_ATS_DELTA 0x00221434 /* ATS delta to be used in Local Timestamp generation mode */
#define BCHP_XPT_RAVE_CX17_RAVE_Reg_4            0x00221438 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX17_RAVE_Reg_5            0x0022143c /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX18_AV_CDB_WRITE_PTR      0x00221440 /* Context CDB Write Pointer */
#define BCHP_XPT_RAVE_CX18_AV_CDB_READ_PTR       0x00221444 /* Context CDB Read Pointer */
#define BCHP_XPT_RAVE_CX18_AV_CDB_BASE_PTR       0x00221448 /* Context CDB Base Pointer */
#define BCHP_XPT_RAVE_CX18_AV_CDB_END_PTR        0x0022144c /* Context CDB End Pointer */
#define BCHP_XPT_RAVE_CX18_AV_CDB_VALID_PTR      0x00221450 /* Context CDB Valid Pointer */
#define BCHP_XPT_RAVE_CX18_AV_CDB_WRAPAROUND_PTR 0x00221454 /* Context CDB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX18_AV_CDB_THRESHOLD_LEVEL 0x00221458 /* Context CDB Watermark Level */
#define BCHP_XPT_RAVE_CX18_AV_CDB_DEPTH          0x0022145c /* Context CDB Depth */
#define BCHP_XPT_RAVE_CX18_AV_THRESHOLDS         0x00221460 /* Context Thresholds */
#define BCHP_XPT_RAVE_CX18_AV_ITB_WRITE_PTR      0x00221464 /* Context ITB Write Pointer */
#define BCHP_XPT_RAVE_CX18_AV_ITB_READ_PTR       0x00221468 /* Context ITB Read Pointer */
#define BCHP_XPT_RAVE_CX18_AV_ITB_BASE_PTR       0x0022146c /* Context ITB Base Pointer */
#define BCHP_XPT_RAVE_CX18_AV_ITB_END_PTR        0x00221470 /* Context ITB End Pointer */
#define BCHP_XPT_RAVE_CX18_AV_ITB_VALID_PTR      0x00221474 /* Context ITB Valid Pointer */
#define BCHP_XPT_RAVE_CX18_AV_ITB_WRAPAROUND_PTR 0x00221478 /* Context ITB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX18_AV_ITB_THRESHOLD_LEVEL 0x0022147c /* Context ITB Watermark Level */
#define BCHP_XPT_RAVE_CX18_AV_ITB_DEPTH          0x00221480 /* Context ITB Depth */
#define BCHP_XPT_RAVE_CX18_REC_MISC_CONFIG       0x00221484 /* Miscellaneous Config */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_A        0x00221488 /* Context SCD map PIDS A */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_B        0x0022148c /* Context SCD map PIDS B */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_C        0x00221490 /* Context SCD map PIDS C */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_D        0x00221494 /* Context SCD map PIDS D */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_E        0x00221498 /* Context SCD map PIDS E */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_F        0x0022149c /* Context SCD map PIDS F */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_G        0x002214a0 /* Context SCD map PIDS G */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_H        0x002214a4 /* Context SCD map PIDS H */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG1       0x002214a8 /* Context Miscellaneous Config 1 Register */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG2       0x002214ac /* Context Miscellaneous Config 2 Register */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG3       0x002214b0 /* Context Miscellaneous Config 3 Register */
#define BCHP_XPT_RAVE_CX18_AV_INTERRUPT_ENABLES  0x002214b4 /* Context Interrupt Enables */
#define BCHP_XPT_RAVE_CX18_AV_COMP1_CONTROL      0x002214b8 /* Context Comparator 1 Control Register */
#define BCHP_XPT_RAVE_CX18_AV_COMP1_COMPARE_VAL  0x002214bc /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX18_AV_COMP1_MASK_VAL     0x002214c0 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX18_AV_COMP1_FILTER_VAL   0x002214c4 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX18_AV_COMP1_FILTER_MASK_VAL 0x002214c8 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX18_AV_COMP2_CONTROL      0x002214cc /* Context Comparator 2 Control Register */
#define BCHP_XPT_RAVE_CX18_AV_COMP2_COMPARE_VAL  0x002214d0 /* Context Comparator 2 32-bit compare value */
#define BCHP_XPT_RAVE_CX18_AV_COMP2_MASK_VAL     0x002214d4 /* Context Comparator 2 32-bit mask value */
#define BCHP_XPT_RAVE_CX18_AV_COMP2_FILTER_VAL   0x002214d8 /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX18_AV_COMP2_FILTER_MASK_VAL 0x002214dc /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX18_AV_COMP12_FILTER_MODE 0x002214e0 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX18_AV_PID_STREAM_ID      0x002214e4 /* Context PID and Stream ID Filter Value */
#define BCHP_XPT_RAVE_CX18_REC_CTRL1             0x002214e8 /* Record Control Register 1 */
#define BCHP_XPT_RAVE_CX18_REC_INIT_TS           0x002214ec /* Record Initial Timestamp Value Register */
#define BCHP_XPT_RAVE_CX18_REC_TS_CTRL           0x002214f0 /* Record Timestamp Control Register */
#define BCHP_XPT_RAVE_CX18_REC_TIME_CONFIG       0x002214f4 /* Record Time Configuration Register */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG4       0x002214f8 /* Context Miscellaneous Config 4 Register */
#define BCHP_XPT_RAVE_CX18_PIC_CTR               0x002214fc /* Picture Counter register */
#define BCHP_XPT_RAVE_CX18_PIC_CTR_MODE          0x00221500 /* Picture Counter Mode Register */
#define BCHP_XPT_RAVE_CX18_REC_TIMER             0x00221504 /* Record Timer Register */
#define BCHP_XPT_RAVE_CX18_REC_STATE0            0x00221508 /* Record State Register */
#define BCHP_XPT_RAVE_CX18_REC_STATE1            0x0022150c /* Record State Register */
#define BCHP_XPT_RAVE_CX18_REC_STATE2            0x00221510 /* Record State Register */
#define BCHP_XPT_RAVE_CX18_REC_STATE2b           0x00221514 /* Record State Register */
#define BCHP_XPT_RAVE_CX18_REC_STATE3            0x00221518 /* Record State Register */
#define BCHP_XPT_RAVE_CX18_REC_COUNT             0x0022151c /* Record Packet Count Register */
#define BCHP_XPT_RAVE_CX18_PIC_INC_DEC_CTRL      0x00221520 /* Picture Counter Increment/Decrement/Reset Control Register */
#define BCHP_XPT_RAVE_CX18_SC                    0x00221524 /* Scrambling Control Monitor Register */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG5       0x00221528 /* Context Miscellaneous Config 5 Register */
#define BCHP_XPT_RAVE_CX18_RAVE_Reg_1            0x0022152c /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX18_RAVE_Reg_2            0x00221530 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX18_RAVE_Reg_3            0x00221534 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX18_ATSOFFSET_CONFIG      0x00221538 /* Config register for ATS OFFSET feature */
#define BCHP_XPT_RAVE_CX18_ATSOFFSET_OFFSET_MAGNITUDE 0x0022153c /* 32 bit magnitude of the 33 bit signed ATS offset */
#define BCHP_XPT_RAVE_CX18_ATSOFFSET_OFFSET_SIGN_BIT 0x00221540 /* Sign bit of the 33 bit signed ATS offset */
#define BCHP_XPT_RAVE_CX18_ATSOFFSET_PCR         0x00221544 /* PCR value of the last PCR packet */
#define BCHP_XPT_RAVE_CX18_ATSOFFSET_ATS         0x00221548 /* ATS of the last packet carrying PCR */
#define BCHP_XPT_RAVE_CX18_ATSOFFSET_ADJ_ATS     0x0022154c /* Adjusted ATS of the last packet */
#define BCHP_XPT_RAVE_CX18_ATSOFFSET_NEXT_PKT_ATS 0x00221550 /* ATS to be used for next packet in Local Timestamp generation mode */
#define BCHP_XPT_RAVE_CX18_ATSOFFSET_PKT2PKT_ATS_DELTA 0x00221554 /* ATS delta to be used in Local Timestamp generation mode */
#define BCHP_XPT_RAVE_CX18_RAVE_Reg_4            0x00221558 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX18_RAVE_Reg_5            0x0022155c /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX19_AV_CDB_WRITE_PTR      0x00221560 /* Context CDB Write Pointer */
#define BCHP_XPT_RAVE_CX19_AV_CDB_READ_PTR       0x00221564 /* Context CDB Read Pointer */
#define BCHP_XPT_RAVE_CX19_AV_CDB_BASE_PTR       0x00221568 /* Context CDB Base Pointer */
#define BCHP_XPT_RAVE_CX19_AV_CDB_END_PTR        0x0022156c /* Context CDB End Pointer */
#define BCHP_XPT_RAVE_CX19_AV_CDB_VALID_PTR      0x00221570 /* Context CDB Valid Pointer */
#define BCHP_XPT_RAVE_CX19_AV_CDB_WRAPAROUND_PTR 0x00221574 /* Context CDB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX19_AV_CDB_THRESHOLD_LEVEL 0x00221578 /* Context CDB Watermark Level */
#define BCHP_XPT_RAVE_CX19_AV_CDB_DEPTH          0x0022157c /* Context CDB Depth */
#define BCHP_XPT_RAVE_CX19_AV_THRESHOLDS         0x00221580 /* Context Thresholds */
#define BCHP_XPT_RAVE_CX19_AV_ITB_WRITE_PTR      0x00221584 /* Context ITB Write Pointer */
#define BCHP_XPT_RAVE_CX19_AV_ITB_READ_PTR       0x00221588 /* Context ITB Read Pointer */
#define BCHP_XPT_RAVE_CX19_AV_ITB_BASE_PTR       0x0022158c /* Context ITB Base Pointer */
#define BCHP_XPT_RAVE_CX19_AV_ITB_END_PTR        0x00221590 /* Context ITB End Pointer */
#define BCHP_XPT_RAVE_CX19_AV_ITB_VALID_PTR      0x00221594 /* Context ITB Valid Pointer */
#define BCHP_XPT_RAVE_CX19_AV_ITB_WRAPAROUND_PTR 0x00221598 /* Context ITB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX19_AV_ITB_THRESHOLD_LEVEL 0x0022159c /* Context ITB Watermark Level */
#define BCHP_XPT_RAVE_CX19_AV_ITB_DEPTH          0x002215a0 /* Context ITB Depth */
#define BCHP_XPT_RAVE_CX19_REC_MISC_CONFIG       0x002215a4 /* Miscellaneous Config */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_A        0x002215a8 /* Context SCD map PIDS A */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_B        0x002215ac /* Context SCD map PIDS B */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_C        0x002215b0 /* Context SCD map PIDS C */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_D        0x002215b4 /* Context SCD map PIDS D */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_E        0x002215b8 /* Context SCD map PIDS E */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_F        0x002215bc /* Context SCD map PIDS F */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_G        0x002215c0 /* Context SCD map PIDS G */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_H        0x002215c4 /* Context SCD map PIDS H */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG1       0x002215c8 /* Context Miscellaneous Config 1 Register */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG2       0x002215cc /* Context Miscellaneous Config 2 Register */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG3       0x002215d0 /* Context Miscellaneous Config 3 Register */
#define BCHP_XPT_RAVE_CX19_AV_INTERRUPT_ENABLES  0x002215d4 /* Context Interrupt Enables */
#define BCHP_XPT_RAVE_CX19_AV_COMP1_CONTROL      0x002215d8 /* Context Comparator 1 Control Register */
#define BCHP_XPT_RAVE_CX19_AV_COMP1_COMPARE_VAL  0x002215dc /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX19_AV_COMP1_MASK_VAL     0x002215e0 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX19_AV_COMP1_FILTER_VAL   0x002215e4 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX19_AV_COMP1_FILTER_MASK_VAL 0x002215e8 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX19_AV_COMP2_CONTROL      0x002215ec /* Context Comparator 2 Control Register */
#define BCHP_XPT_RAVE_CX19_AV_COMP2_COMPARE_VAL  0x002215f0 /* Context Comparator 2 32-bit compare value */
#define BCHP_XPT_RAVE_CX19_AV_COMP2_MASK_VAL     0x002215f4 /* Context Comparator 2 32-bit mask value */
#define BCHP_XPT_RAVE_CX19_AV_COMP2_FILTER_VAL   0x002215f8 /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX19_AV_COMP2_FILTER_MASK_VAL 0x002215fc /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX19_AV_COMP12_FILTER_MODE 0x00221600 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX19_AV_PID_STREAM_ID      0x00221604 /* Context PID and Stream ID Filter Value */
#define BCHP_XPT_RAVE_CX19_REC_CTRL1             0x00221608 /* Record Control Register 1 */
#define BCHP_XPT_RAVE_CX19_REC_INIT_TS           0x0022160c /* Record Initial Timestamp Value Register */
#define BCHP_XPT_RAVE_CX19_REC_TS_CTRL           0x00221610 /* Record Timestamp Control Register */
#define BCHP_XPT_RAVE_CX19_REC_TIME_CONFIG       0x00221614 /* Record Time Configuration Register */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG4       0x00221618 /* Context Miscellaneous Config 4 Register */
#define BCHP_XPT_RAVE_CX19_PIC_CTR               0x0022161c /* Picture Counter register */
#define BCHP_XPT_RAVE_CX19_PIC_CTR_MODE          0x00221620 /* Picture Counter Mode Register */
#define BCHP_XPT_RAVE_CX19_REC_TIMER             0x00221624 /* Record Timer Register */
#define BCHP_XPT_RAVE_CX19_REC_STATE0            0x00221628 /* Record State Register */
#define BCHP_XPT_RAVE_CX19_REC_STATE1            0x0022162c /* Record State Register */
#define BCHP_XPT_RAVE_CX19_REC_STATE2            0x00221630 /* Record State Register */
#define BCHP_XPT_RAVE_CX19_REC_STATE2b           0x00221634 /* Record State Register */
#define BCHP_XPT_RAVE_CX19_REC_STATE3            0x00221638 /* Record State Register */
#define BCHP_XPT_RAVE_CX19_REC_COUNT             0x0022163c /* Record Packet Count Register */
#define BCHP_XPT_RAVE_CX19_PIC_INC_DEC_CTRL      0x00221640 /* Picture Counter Increment/Decrement/Reset Control Register */
#define BCHP_XPT_RAVE_CX19_SC                    0x00221644 /* Scrambling Control Monitor Register */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG5       0x00221648 /* Context Miscellaneous Config 5 Register */
#define BCHP_XPT_RAVE_CX19_RAVE_Reg_1            0x0022164c /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX19_RAVE_Reg_2            0x00221650 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX19_RAVE_Reg_3            0x00221654 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX19_ATSOFFSET_CONFIG      0x00221658 /* Config register for ATS OFFSET feature */
#define BCHP_XPT_RAVE_CX19_ATSOFFSET_OFFSET_MAGNITUDE 0x0022165c /* 32 bit magnitude of the 33 bit signed ATS offset */
#define BCHP_XPT_RAVE_CX19_ATSOFFSET_OFFSET_SIGN_BIT 0x00221660 /* Sign bit of the 33 bit signed ATS offset */
#define BCHP_XPT_RAVE_CX19_ATSOFFSET_PCR         0x00221664 /* PCR value of the last PCR packet */
#define BCHP_XPT_RAVE_CX19_ATSOFFSET_ATS         0x00221668 /* ATS of the last packet carrying PCR */
#define BCHP_XPT_RAVE_CX19_ATSOFFSET_ADJ_ATS     0x0022166c /* Adjusted ATS of the last packet */
#define BCHP_XPT_RAVE_CX19_ATSOFFSET_NEXT_PKT_ATS 0x00221670 /* ATS to be used for next packet in Local Timestamp generation mode */
#define BCHP_XPT_RAVE_CX19_ATSOFFSET_PKT2PKT_ATS_DELTA 0x00221674 /* ATS delta to be used in Local Timestamp generation mode */
#define BCHP_XPT_RAVE_CX19_RAVE_Reg_4            0x00221678 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX19_RAVE_Reg_5            0x0022167c /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX20_AV_CDB_WRITE_PTR      0x00221680 /* Context CDB Write Pointer */
#define BCHP_XPT_RAVE_CX20_AV_CDB_READ_PTR       0x00221684 /* Context CDB Read Pointer */
#define BCHP_XPT_RAVE_CX20_AV_CDB_BASE_PTR       0x00221688 /* Context CDB Base Pointer */
#define BCHP_XPT_RAVE_CX20_AV_CDB_END_PTR        0x0022168c /* Context CDB End Pointer */
#define BCHP_XPT_RAVE_CX20_AV_CDB_VALID_PTR      0x00221690 /* Context CDB Valid Pointer */
#define BCHP_XPT_RAVE_CX20_AV_CDB_WRAPAROUND_PTR 0x00221694 /* Context CDB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX20_AV_CDB_THRESHOLD_LEVEL 0x00221698 /* Context CDB Watermark Level */
#define BCHP_XPT_RAVE_CX20_AV_CDB_DEPTH          0x0022169c /* Context CDB Depth */
#define BCHP_XPT_RAVE_CX20_AV_THRESHOLDS         0x002216a0 /* Context Thresholds */
#define BCHP_XPT_RAVE_CX20_AV_ITB_WRITE_PTR      0x002216a4 /* Context ITB Write Pointer */
#define BCHP_XPT_RAVE_CX20_AV_ITB_READ_PTR       0x002216a8 /* Context ITB Read Pointer */
#define BCHP_XPT_RAVE_CX20_AV_ITB_BASE_PTR       0x002216ac /* Context ITB Base Pointer */
#define BCHP_XPT_RAVE_CX20_AV_ITB_END_PTR        0x002216b0 /* Context ITB End Pointer */
#define BCHP_XPT_RAVE_CX20_AV_ITB_VALID_PTR      0x002216b4 /* Context ITB Valid Pointer */
#define BCHP_XPT_RAVE_CX20_AV_ITB_WRAPAROUND_PTR 0x002216b8 /* Context ITB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX20_AV_ITB_THRESHOLD_LEVEL 0x002216bc /* Context ITB Watermark Level */
#define BCHP_XPT_RAVE_CX20_AV_ITB_DEPTH          0x002216c0 /* Context ITB Depth */
#define BCHP_XPT_RAVE_CX20_REC_MISC_CONFIG       0x002216c4 /* Miscellaneous Config */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_A        0x002216c8 /* Context SCD map PIDS A */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_B        0x002216cc /* Context SCD map PIDS B */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_C        0x002216d0 /* Context SCD map PIDS C */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_D        0x002216d4 /* Context SCD map PIDS D */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_E        0x002216d8 /* Context SCD map PIDS E */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_F        0x002216dc /* Context SCD map PIDS F */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_G        0x002216e0 /* Context SCD map PIDS G */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_H        0x002216e4 /* Context SCD map PIDS H */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG1       0x002216e8 /* Context Miscellaneous Config 1 Register */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG2       0x002216ec /* Context Miscellaneous Config 2 Register */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG3       0x002216f0 /* Context Miscellaneous Config 3 Register */
#define BCHP_XPT_RAVE_CX20_AV_INTERRUPT_ENABLES  0x002216f4 /* Context Interrupt Enables */
#define BCHP_XPT_RAVE_CX20_AV_COMP1_CONTROL      0x002216f8 /* Context Comparator 1 Control Register */
#define BCHP_XPT_RAVE_CX20_AV_COMP1_COMPARE_VAL  0x002216fc /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX20_AV_COMP1_MASK_VAL     0x00221700 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX20_AV_COMP1_FILTER_VAL   0x00221704 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX20_AV_COMP1_FILTER_MASK_VAL 0x00221708 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX20_AV_COMP2_CONTROL      0x0022170c /* Context Comparator 2 Control Register */
#define BCHP_XPT_RAVE_CX20_AV_COMP2_COMPARE_VAL  0x00221710 /* Context Comparator 2 32-bit compare value */
#define BCHP_XPT_RAVE_CX20_AV_COMP2_MASK_VAL     0x00221714 /* Context Comparator 2 32-bit mask value */
#define BCHP_XPT_RAVE_CX20_AV_COMP2_FILTER_VAL   0x00221718 /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX20_AV_COMP2_FILTER_MASK_VAL 0x0022171c /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX20_AV_COMP12_FILTER_MODE 0x00221720 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX20_AV_PID_STREAM_ID      0x00221724 /* Context PID and Stream ID Filter Value */
#define BCHP_XPT_RAVE_CX20_REC_CTRL1             0x00221728 /* Record Control Register 1 */
#define BCHP_XPT_RAVE_CX20_REC_INIT_TS           0x0022172c /* Record Initial Timestamp Value Register */
#define BCHP_XPT_RAVE_CX20_REC_TS_CTRL           0x00221730 /* Record Timestamp Control Register */
#define BCHP_XPT_RAVE_CX20_REC_TIME_CONFIG       0x00221734 /* Record Time Configuration Register */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG4       0x00221738 /* Context Miscellaneous Config 4 Register */
#define BCHP_XPT_RAVE_CX20_PIC_CTR               0x0022173c /* Picture Counter register */
#define BCHP_XPT_RAVE_CX20_PIC_CTR_MODE          0x00221740 /* Picture Counter Mode Register */
#define BCHP_XPT_RAVE_CX20_REC_TIMER             0x00221744 /* Record Timer Register */
#define BCHP_XPT_RAVE_CX20_REC_STATE0            0x00221748 /* Record State Register */
#define BCHP_XPT_RAVE_CX20_REC_STATE1            0x0022174c /* Record State Register */
#define BCHP_XPT_RAVE_CX20_REC_STATE2            0x00221750 /* Record State Register */
#define BCHP_XPT_RAVE_CX20_REC_STATE2b           0x00221754 /* Record State Register */
#define BCHP_XPT_RAVE_CX20_REC_STATE3            0x00221758 /* Record State Register */
#define BCHP_XPT_RAVE_CX20_REC_COUNT             0x0022175c /* Record Packet Count Register */
#define BCHP_XPT_RAVE_CX20_PIC_INC_DEC_CTRL      0x00221760 /* Picture Counter Increment/Decrement/Reset Control Register */
#define BCHP_XPT_RAVE_CX20_SC                    0x00221764 /* Scrambling Control Monitor Register */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG5       0x00221768 /* Context Miscellaneous Config 5 Register */
#define BCHP_XPT_RAVE_CX20_RAVE_Reg_1            0x0022176c /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX20_RAVE_Reg_2            0x00221770 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX20_RAVE_Reg_3            0x00221774 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX20_ATSOFFSET_CONFIG      0x00221778 /* Config register for ATS OFFSET feature */
#define BCHP_XPT_RAVE_CX20_ATSOFFSET_OFFSET_MAGNITUDE 0x0022177c /* 32 bit magnitude of the 33 bit signed ATS offset */
#define BCHP_XPT_RAVE_CX20_ATSOFFSET_OFFSET_SIGN_BIT 0x00221780 /* Sign bit of the 33 bit signed ATS offset */
#define BCHP_XPT_RAVE_CX20_ATSOFFSET_PCR         0x00221784 /* PCR value of the last PCR packet */
#define BCHP_XPT_RAVE_CX20_ATSOFFSET_ATS         0x00221788 /* ATS of the last packet carrying PCR */
#define BCHP_XPT_RAVE_CX20_ATSOFFSET_ADJ_ATS     0x0022178c /* Adjusted ATS of the last packet */
#define BCHP_XPT_RAVE_CX20_ATSOFFSET_NEXT_PKT_ATS 0x00221790 /* ATS to be used for next packet in Local Timestamp generation mode */
#define BCHP_XPT_RAVE_CX20_ATSOFFSET_PKT2PKT_ATS_DELTA 0x00221794 /* ATS delta to be used in Local Timestamp generation mode */
#define BCHP_XPT_RAVE_CX20_RAVE_Reg_4            0x00221798 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX20_RAVE_Reg_5            0x0022179c /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX21_AV_CDB_WRITE_PTR      0x002217a0 /* Context CDB Write Pointer */
#define BCHP_XPT_RAVE_CX21_AV_CDB_READ_PTR       0x002217a4 /* Context CDB Read Pointer */
#define BCHP_XPT_RAVE_CX21_AV_CDB_BASE_PTR       0x002217a8 /* Context CDB Base Pointer */
#define BCHP_XPT_RAVE_CX21_AV_CDB_END_PTR        0x002217ac /* Context CDB End Pointer */
#define BCHP_XPT_RAVE_CX21_AV_CDB_VALID_PTR      0x002217b0 /* Context CDB Valid Pointer */
#define BCHP_XPT_RAVE_CX21_AV_CDB_WRAPAROUND_PTR 0x002217b4 /* Context CDB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX21_AV_CDB_THRESHOLD_LEVEL 0x002217b8 /* Context CDB Watermark Level */
#define BCHP_XPT_RAVE_CX21_AV_CDB_DEPTH          0x002217bc /* Context CDB Depth */
#define BCHP_XPT_RAVE_CX21_AV_THRESHOLDS         0x002217c0 /* Context Thresholds */
#define BCHP_XPT_RAVE_CX21_AV_ITB_WRITE_PTR      0x002217c4 /* Context ITB Write Pointer */
#define BCHP_XPT_RAVE_CX21_AV_ITB_READ_PTR       0x002217c8 /* Context ITB Read Pointer */
#define BCHP_XPT_RAVE_CX21_AV_ITB_BASE_PTR       0x002217cc /* Context ITB Base Pointer */
#define BCHP_XPT_RAVE_CX21_AV_ITB_END_PTR        0x002217d0 /* Context ITB End Pointer */
#define BCHP_XPT_RAVE_CX21_AV_ITB_VALID_PTR      0x002217d4 /* Context ITB Valid Pointer */
#define BCHP_XPT_RAVE_CX21_AV_ITB_WRAPAROUND_PTR 0x002217d8 /* Context ITB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX21_AV_ITB_THRESHOLD_LEVEL 0x002217dc /* Context ITB Watermark Level */
#define BCHP_XPT_RAVE_CX21_AV_ITB_DEPTH          0x002217e0 /* Context ITB Depth */
#define BCHP_XPT_RAVE_CX21_REC_MISC_CONFIG       0x002217e4 /* Miscellaneous Config */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_A        0x002217e8 /* Context SCD map PIDS A */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_B        0x002217ec /* Context SCD map PIDS B */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_C        0x002217f0 /* Context SCD map PIDS C */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_D        0x002217f4 /* Context SCD map PIDS D */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_E        0x002217f8 /* Context SCD map PIDS E */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_F        0x002217fc /* Context SCD map PIDS F */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_G        0x00221800 /* Context SCD map PIDS G */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_H        0x00221804 /* Context SCD map PIDS H */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG1       0x00221808 /* Context Miscellaneous Config 1 Register */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG2       0x0022180c /* Context Miscellaneous Config 2 Register */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG3       0x00221810 /* Context Miscellaneous Config 3 Register */
#define BCHP_XPT_RAVE_CX21_AV_INTERRUPT_ENABLES  0x00221814 /* Context Interrupt Enables */
#define BCHP_XPT_RAVE_CX21_AV_COMP1_CONTROL      0x00221818 /* Context Comparator 1 Control Register */
#define BCHP_XPT_RAVE_CX21_AV_COMP1_COMPARE_VAL  0x0022181c /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX21_AV_COMP1_MASK_VAL     0x00221820 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX21_AV_COMP1_FILTER_VAL   0x00221824 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX21_AV_COMP1_FILTER_MASK_VAL 0x00221828 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX21_AV_COMP2_CONTROL      0x0022182c /* Context Comparator 2 Control Register */
#define BCHP_XPT_RAVE_CX21_AV_COMP2_COMPARE_VAL  0x00221830 /* Context Comparator 2 32-bit compare value */
#define BCHP_XPT_RAVE_CX21_AV_COMP2_MASK_VAL     0x00221834 /* Context Comparator 2 32-bit mask value */
#define BCHP_XPT_RAVE_CX21_AV_COMP2_FILTER_VAL   0x00221838 /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX21_AV_COMP2_FILTER_MASK_VAL 0x0022183c /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX21_AV_COMP12_FILTER_MODE 0x00221840 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX21_AV_PID_STREAM_ID      0x00221844 /* Context PID and Stream ID Filter Value */
#define BCHP_XPT_RAVE_CX21_REC_CTRL1             0x00221848 /* Record Control Register 1 */
#define BCHP_XPT_RAVE_CX21_REC_INIT_TS           0x0022184c /* Record Initial Timestamp Value Register */
#define BCHP_XPT_RAVE_CX21_REC_TS_CTRL           0x00221850 /* Record Timestamp Control Register */
#define BCHP_XPT_RAVE_CX21_REC_TIME_CONFIG       0x00221854 /* Record Time Configuration Register */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG4       0x00221858 /* Context Miscellaneous Config 4 Register */
#define BCHP_XPT_RAVE_CX21_PIC_CTR               0x0022185c /* Picture Counter register */
#define BCHP_XPT_RAVE_CX21_PIC_CTR_MODE          0x00221860 /* Picture Counter Mode Register */
#define BCHP_XPT_RAVE_CX21_REC_TIMER             0x00221864 /* Record Timer Register */
#define BCHP_XPT_RAVE_CX21_REC_STATE0            0x00221868 /* Record State Register */
#define BCHP_XPT_RAVE_CX21_REC_STATE1            0x0022186c /* Record State Register */
#define BCHP_XPT_RAVE_CX21_REC_STATE2            0x00221870 /* Record State Register */
#define BCHP_XPT_RAVE_CX21_REC_STATE2b           0x00221874 /* Record State Register */
#define BCHP_XPT_RAVE_CX21_REC_STATE3            0x00221878 /* Record State Register */
#define BCHP_XPT_RAVE_CX21_REC_COUNT             0x0022187c /* Record Packet Count Register */
#define BCHP_XPT_RAVE_CX21_PIC_INC_DEC_CTRL      0x00221880 /* Picture Counter Increment/Decrement/Reset Control Register */
#define BCHP_XPT_RAVE_CX21_SC                    0x00221884 /* Scrambling Control Monitor Register */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG5       0x00221888 /* Context Miscellaneous Config 5 Register */
#define BCHP_XPT_RAVE_CX21_RAVE_Reg_1            0x0022188c /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX21_RAVE_Reg_2            0x00221890 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX21_RAVE_Reg_3            0x00221894 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX21_ATSOFFSET_CONFIG      0x00221898 /* Config register for ATS OFFSET feature */
#define BCHP_XPT_RAVE_CX21_ATSOFFSET_OFFSET_MAGNITUDE 0x0022189c /* 32 bit magnitude of the 33 bit signed ATS offset */
#define BCHP_XPT_RAVE_CX21_ATSOFFSET_OFFSET_SIGN_BIT 0x002218a0 /* Sign bit of the 33 bit signed ATS offset */
#define BCHP_XPT_RAVE_CX21_ATSOFFSET_PCR         0x002218a4 /* PCR value of the last PCR packet */
#define BCHP_XPT_RAVE_CX21_ATSOFFSET_ATS         0x002218a8 /* ATS of the last packet carrying PCR */
#define BCHP_XPT_RAVE_CX21_ATSOFFSET_ADJ_ATS     0x002218ac /* Adjusted ATS of the last packet */
#define BCHP_XPT_RAVE_CX21_ATSOFFSET_NEXT_PKT_ATS 0x002218b0 /* ATS to be used for next packet in Local Timestamp generation mode */
#define BCHP_XPT_RAVE_CX21_ATSOFFSET_PKT2PKT_ATS_DELTA 0x002218b4 /* ATS delta to be used in Local Timestamp generation mode */
#define BCHP_XPT_RAVE_CX21_RAVE_Reg_4            0x002218b8 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX21_RAVE_Reg_5            0x002218bc /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX22_AV_CDB_WRITE_PTR      0x002218c0 /* Context CDB Write Pointer */
#define BCHP_XPT_RAVE_CX22_AV_CDB_READ_PTR       0x002218c4 /* Context CDB Read Pointer */
#define BCHP_XPT_RAVE_CX22_AV_CDB_BASE_PTR       0x002218c8 /* Context CDB Base Pointer */
#define BCHP_XPT_RAVE_CX22_AV_CDB_END_PTR        0x002218cc /* Context CDB End Pointer */
#define BCHP_XPT_RAVE_CX22_AV_CDB_VALID_PTR      0x002218d0 /* Context CDB Valid Pointer */
#define BCHP_XPT_RAVE_CX22_AV_CDB_WRAPAROUND_PTR 0x002218d4 /* Context CDB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX22_AV_CDB_THRESHOLD_LEVEL 0x002218d8 /* Context CDB Watermark Level */
#define BCHP_XPT_RAVE_CX22_AV_CDB_DEPTH          0x002218dc /* Context CDB Depth */
#define BCHP_XPT_RAVE_CX22_AV_THRESHOLDS         0x002218e0 /* Context Thresholds */
#define BCHP_XPT_RAVE_CX22_AV_ITB_WRITE_PTR      0x002218e4 /* Context ITB Write Pointer */
#define BCHP_XPT_RAVE_CX22_AV_ITB_READ_PTR       0x002218e8 /* Context ITB Read Pointer */
#define BCHP_XPT_RAVE_CX22_AV_ITB_BASE_PTR       0x002218ec /* Context ITB Base Pointer */
#define BCHP_XPT_RAVE_CX22_AV_ITB_END_PTR        0x002218f0 /* Context ITB End Pointer */
#define BCHP_XPT_RAVE_CX22_AV_ITB_VALID_PTR      0x002218f4 /* Context ITB Valid Pointer */
#define BCHP_XPT_RAVE_CX22_AV_ITB_WRAPAROUND_PTR 0x002218f8 /* Context ITB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX22_AV_ITB_THRESHOLD_LEVEL 0x002218fc /* Context ITB Watermark Level */
#define BCHP_XPT_RAVE_CX22_AV_ITB_DEPTH          0x00221900 /* Context ITB Depth */
#define BCHP_XPT_RAVE_CX22_REC_MISC_CONFIG       0x00221904 /* Miscellaneous Config */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_A        0x00221908 /* Context SCD map PIDS A */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_B        0x0022190c /* Context SCD map PIDS B */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_C        0x00221910 /* Context SCD map PIDS C */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_D        0x00221914 /* Context SCD map PIDS D */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_E        0x00221918 /* Context SCD map PIDS E */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_F        0x0022191c /* Context SCD map PIDS F */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_G        0x00221920 /* Context SCD map PIDS G */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_H        0x00221924 /* Context SCD map PIDS H */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG1       0x00221928 /* Context Miscellaneous Config 1 Register */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG2       0x0022192c /* Context Miscellaneous Config 2 Register */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG3       0x00221930 /* Context Miscellaneous Config 3 Register */
#define BCHP_XPT_RAVE_CX22_AV_INTERRUPT_ENABLES  0x00221934 /* Context Interrupt Enables */
#define BCHP_XPT_RAVE_CX22_AV_COMP1_CONTROL      0x00221938 /* Context Comparator 1 Control Register */
#define BCHP_XPT_RAVE_CX22_AV_COMP1_COMPARE_VAL  0x0022193c /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX22_AV_COMP1_MASK_VAL     0x00221940 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX22_AV_COMP1_FILTER_VAL   0x00221944 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX22_AV_COMP1_FILTER_MASK_VAL 0x00221948 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX22_AV_COMP2_CONTROL      0x0022194c /* Context Comparator 2 Control Register */
#define BCHP_XPT_RAVE_CX22_AV_COMP2_COMPARE_VAL  0x00221950 /* Context Comparator 2 32-bit compare value */
#define BCHP_XPT_RAVE_CX22_AV_COMP2_MASK_VAL     0x00221954 /* Context Comparator 2 32-bit mask value */
#define BCHP_XPT_RAVE_CX22_AV_COMP2_FILTER_VAL   0x00221958 /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX22_AV_COMP2_FILTER_MASK_VAL 0x0022195c /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX22_AV_COMP12_FILTER_MODE 0x00221960 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX22_AV_PID_STREAM_ID      0x00221964 /* Context PID and Stream ID Filter Value */
#define BCHP_XPT_RAVE_CX22_REC_CTRL1             0x00221968 /* Record Control Register 1 */
#define BCHP_XPT_RAVE_CX22_REC_INIT_TS           0x0022196c /* Record Initial Timestamp Value Register */
#define BCHP_XPT_RAVE_CX22_REC_TS_CTRL           0x00221970 /* Record Timestamp Control Register */
#define BCHP_XPT_RAVE_CX22_REC_TIME_CONFIG       0x00221974 /* Record Time Configuration Register */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG4       0x00221978 /* Context Miscellaneous Config 4 Register */
#define BCHP_XPT_RAVE_CX22_PIC_CTR               0x0022197c /* Picture Counter register */
#define BCHP_XPT_RAVE_CX22_PIC_CTR_MODE          0x00221980 /* Picture Counter Mode Register */
#define BCHP_XPT_RAVE_CX22_REC_TIMER             0x00221984 /* Record Timer Register */
#define BCHP_XPT_RAVE_CX22_REC_STATE0            0x00221988 /* Record State Register */
#define BCHP_XPT_RAVE_CX22_REC_STATE1            0x0022198c /* Record State Register */
#define BCHP_XPT_RAVE_CX22_REC_STATE2            0x00221990 /* Record State Register */
#define BCHP_XPT_RAVE_CX22_REC_STATE2b           0x00221994 /* Record State Register */
#define BCHP_XPT_RAVE_CX22_REC_STATE3            0x00221998 /* Record State Register */
#define BCHP_XPT_RAVE_CX22_REC_COUNT             0x0022199c /* Record Packet Count Register */
#define BCHP_XPT_RAVE_CX22_PIC_INC_DEC_CTRL      0x002219a0 /* Picture Counter Increment/Decrement/Reset Control Register */
#define BCHP_XPT_RAVE_CX22_SC                    0x002219a4 /* Scrambling Control Monitor Register */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG5       0x002219a8 /* Context Miscellaneous Config 5 Register */
#define BCHP_XPT_RAVE_CX22_RAVE_Reg_1            0x002219ac /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX22_RAVE_Reg_2            0x002219b0 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX22_RAVE_Reg_3            0x002219b4 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX22_ATSOFFSET_CONFIG      0x002219b8 /* Config register for ATS OFFSET feature */
#define BCHP_XPT_RAVE_CX22_ATSOFFSET_OFFSET_MAGNITUDE 0x002219bc /* 32 bit magnitude of the 33 bit signed ATS offset */
#define BCHP_XPT_RAVE_CX22_ATSOFFSET_OFFSET_SIGN_BIT 0x002219c0 /* Sign bit of the 33 bit signed ATS offset */
#define BCHP_XPT_RAVE_CX22_ATSOFFSET_PCR         0x002219c4 /* PCR value of the last PCR packet */
#define BCHP_XPT_RAVE_CX22_ATSOFFSET_ATS         0x002219c8 /* ATS of the last packet carrying PCR */
#define BCHP_XPT_RAVE_CX22_ATSOFFSET_ADJ_ATS     0x002219cc /* Adjusted ATS of the last packet */
#define BCHP_XPT_RAVE_CX22_ATSOFFSET_NEXT_PKT_ATS 0x002219d0 /* ATS to be used for next packet in Local Timestamp generation mode */
#define BCHP_XPT_RAVE_CX22_ATSOFFSET_PKT2PKT_ATS_DELTA 0x002219d4 /* ATS delta to be used in Local Timestamp generation mode */
#define BCHP_XPT_RAVE_CX22_RAVE_Reg_4            0x002219d8 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX22_RAVE_Reg_5            0x002219dc /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX23_AV_CDB_WRITE_PTR      0x002219e0 /* Context CDB Write Pointer */
#define BCHP_XPT_RAVE_CX23_AV_CDB_READ_PTR       0x002219e4 /* Context CDB Read Pointer */
#define BCHP_XPT_RAVE_CX23_AV_CDB_BASE_PTR       0x002219e8 /* Context CDB Base Pointer */
#define BCHP_XPT_RAVE_CX23_AV_CDB_END_PTR        0x002219ec /* Context CDB End Pointer */
#define BCHP_XPT_RAVE_CX23_AV_CDB_VALID_PTR      0x002219f0 /* Context CDB Valid Pointer */
#define BCHP_XPT_RAVE_CX23_AV_CDB_WRAPAROUND_PTR 0x002219f4 /* Context CDB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX23_AV_CDB_THRESHOLD_LEVEL 0x002219f8 /* Context CDB Watermark Level */
#define BCHP_XPT_RAVE_CX23_AV_CDB_DEPTH          0x002219fc /* Context CDB Depth */
#define BCHP_XPT_RAVE_CX23_AV_THRESHOLDS         0x00221a00 /* Context Thresholds */
#define BCHP_XPT_RAVE_CX23_AV_ITB_WRITE_PTR      0x00221a04 /* Context ITB Write Pointer */
#define BCHP_XPT_RAVE_CX23_AV_ITB_READ_PTR       0x00221a08 /* Context ITB Read Pointer */
#define BCHP_XPT_RAVE_CX23_AV_ITB_BASE_PTR       0x00221a0c /* Context ITB Base Pointer */
#define BCHP_XPT_RAVE_CX23_AV_ITB_END_PTR        0x00221a10 /* Context ITB End Pointer */
#define BCHP_XPT_RAVE_CX23_AV_ITB_VALID_PTR      0x00221a14 /* Context ITB Valid Pointer */
#define BCHP_XPT_RAVE_CX23_AV_ITB_WRAPAROUND_PTR 0x00221a18 /* Context ITB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX23_AV_ITB_THRESHOLD_LEVEL 0x00221a1c /* Context ITB Watermark Level */
#define BCHP_XPT_RAVE_CX23_AV_ITB_DEPTH          0x00221a20 /* Context ITB Depth */
#define BCHP_XPT_RAVE_CX23_REC_MISC_CONFIG       0x00221a24 /* Miscellaneous Config */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_A        0x00221a28 /* Context SCD map PIDS A */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_B        0x00221a2c /* Context SCD map PIDS B */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_C        0x00221a30 /* Context SCD map PIDS C */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_D        0x00221a34 /* Context SCD map PIDS D */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_E        0x00221a38 /* Context SCD map PIDS E */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_F        0x00221a3c /* Context SCD map PIDS F */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_G        0x00221a40 /* Context SCD map PIDS G */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_H        0x00221a44 /* Context SCD map PIDS H */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG1       0x00221a48 /* Context Miscellaneous Config 1 Register */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG2       0x00221a4c /* Context Miscellaneous Config 2 Register */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG3       0x00221a50 /* Context Miscellaneous Config 3 Register */
#define BCHP_XPT_RAVE_CX23_AV_INTERRUPT_ENABLES  0x00221a54 /* Context Interrupt Enables */
#define BCHP_XPT_RAVE_CX23_AV_COMP1_CONTROL      0x00221a58 /* Context Comparator 1 Control Register */
#define BCHP_XPT_RAVE_CX23_AV_COMP1_COMPARE_VAL  0x00221a5c /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX23_AV_COMP1_MASK_VAL     0x00221a60 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX23_AV_COMP1_FILTER_VAL   0x00221a64 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX23_AV_COMP1_FILTER_MASK_VAL 0x00221a68 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX23_AV_COMP2_CONTROL      0x00221a6c /* Context Comparator 2 Control Register */
#define BCHP_XPT_RAVE_CX23_AV_COMP2_COMPARE_VAL  0x00221a70 /* Context Comparator 2 32-bit compare value */
#define BCHP_XPT_RAVE_CX23_AV_COMP2_MASK_VAL     0x00221a74 /* Context Comparator 2 32-bit mask value */
#define BCHP_XPT_RAVE_CX23_AV_COMP2_FILTER_VAL   0x00221a78 /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX23_AV_COMP2_FILTER_MASK_VAL 0x00221a7c /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX23_AV_COMP12_FILTER_MODE 0x00221a80 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX23_AV_PID_STREAM_ID      0x00221a84 /* Context PID and Stream ID Filter Value */
#define BCHP_XPT_RAVE_CX23_REC_CTRL1             0x00221a88 /* Record Control Register 1 */
#define BCHP_XPT_RAVE_CX23_REC_INIT_TS           0x00221a8c /* Record Initial Timestamp Value Register */
#define BCHP_XPT_RAVE_CX23_REC_TS_CTRL           0x00221a90 /* Record Timestamp Control Register */
#define BCHP_XPT_RAVE_CX23_REC_TIME_CONFIG       0x00221a94 /* Record Time Configuration Register */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG4       0x00221a98 /* Context Miscellaneous Config 4 Register */
#define BCHP_XPT_RAVE_CX23_PIC_CTR               0x00221a9c /* Picture Counter register */
#define BCHP_XPT_RAVE_CX23_PIC_CTR_MODE          0x00221aa0 /* Picture Counter Mode Register */
#define BCHP_XPT_RAVE_CX23_REC_TIMER             0x00221aa4 /* Record Timer Register */
#define BCHP_XPT_RAVE_CX23_REC_STATE0            0x00221aa8 /* Record State Register */
#define BCHP_XPT_RAVE_CX23_REC_STATE1            0x00221aac /* Record State Register */
#define BCHP_XPT_RAVE_CX23_REC_STATE2            0x00221ab0 /* Record State Register */
#define BCHP_XPT_RAVE_CX23_REC_STATE2b           0x00221ab4 /* Record State Register */
#define BCHP_XPT_RAVE_CX23_REC_STATE3            0x00221ab8 /* Record State Register */
#define BCHP_XPT_RAVE_CX23_REC_COUNT             0x00221abc /* Record Packet Count Register */
#define BCHP_XPT_RAVE_CX23_PIC_INC_DEC_CTRL      0x00221ac0 /* Picture Counter Increment/Decrement/Reset Control Register */
#define BCHP_XPT_RAVE_CX23_SC                    0x00221ac4 /* Scrambling Control Monitor Register */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG5       0x00221ac8 /* Context Miscellaneous Config 5 Register */
#define BCHP_XPT_RAVE_CX23_RAVE_Reg_1            0x00221acc /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX23_RAVE_Reg_2            0x00221ad0 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX23_RAVE_Reg_3            0x00221ad4 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX23_ATSOFFSET_CONFIG      0x00221ad8 /* Config register for ATS OFFSET feature */
#define BCHP_XPT_RAVE_CX23_ATSOFFSET_OFFSET_MAGNITUDE 0x00221adc /* 32 bit magnitude of the 33 bit signed ATS offset */
#define BCHP_XPT_RAVE_CX23_ATSOFFSET_OFFSET_SIGN_BIT 0x00221ae0 /* Sign bit of the 33 bit signed ATS offset */
#define BCHP_XPT_RAVE_CX23_ATSOFFSET_PCR         0x00221ae4 /* PCR value of the last PCR packet */
#define BCHP_XPT_RAVE_CX23_ATSOFFSET_ATS         0x00221ae8 /* ATS of the last packet carrying PCR */
#define BCHP_XPT_RAVE_CX23_ATSOFFSET_ADJ_ATS     0x00221aec /* Adjusted ATS of the last packet */
#define BCHP_XPT_RAVE_CX23_ATSOFFSET_NEXT_PKT_ATS 0x00221af0 /* ATS to be used for next packet in Local Timestamp generation mode */
#define BCHP_XPT_RAVE_CX23_ATSOFFSET_PKT2PKT_ATS_DELTA 0x00221af4 /* ATS delta to be used in Local Timestamp generation mode */
#define BCHP_XPT_RAVE_CX23_RAVE_Reg_4            0x00221af8 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX23_RAVE_Reg_5            0x00221afc /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_SCD0_SCD_MISC_CONFIG       0x00221b00 /* SCD Misc Config Register */
#define BCHP_XPT_RAVE_SCD0_SCD_COMP_STATE0       0x00221b04 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD0_SCD_COMP_STATE1       0x00221b08 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD0_SCD_COMP_STATE2       0x00221b0c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD0_SCD_COMP_STATE3       0x00221b10 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD0_SCD_COMP_STATE4       0x00221b14 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD0_SCD_COMP_STATE5       0x00221b18 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD0_SCD_COMP_STATE6       0x00221b1c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD0_SCD_COMP_STATE7       0x00221b20 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD0_SCD_COMP_STATE8       0x00221b24 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD0_SCD_COMP_STATE9       0x00221b28 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD0_SCD_COMP_STATE10      0x00221b2c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD0_SCD_COMP_STATE11      0x00221b30 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD0_RESERVE_COMP_STATE0   0x00221b34 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD0_RESERVE_COMP_STATE1   0x00221b38 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD0_RESERVE_COMP_STATE2   0x00221b3c /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD0_RESERVE_COMP_STATE3   0x00221b40 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD0_SCD_PES_STATE0        0x00221b44 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD0_SCD_PES_STATE1        0x00221b48 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD0_SCD_PES_STATE2        0x00221b4c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD0_SCD_PES_STATE3        0x00221b50 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD0_SCD_PACKET_COUNT      0x00221b54 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD0_RESERVE_PES_STATE0    0x00221b58 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD0_RESERVE_PES_STATE1    0x00221b5c /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD0_SCD_STATE0            0x00221b60 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD0_SCD_STATE1            0x00221b64 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD0_SCD_STATE2            0x00221b68 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD0_SCD_STATE3            0x00221b6c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD0_SCD_STATE4            0x00221b70 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD0_SCD_STATE5            0x00221b74 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD0_RESERVED_STATE0       0x00221b78 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD0_RESERVED_STATE1       0x00221b7c /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD0_RESERVED_STATE2       0x00221b80 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD0_RESERVED_STATE3       0x00221b84 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD1_SCD_MISC_CONFIG       0x00221b88 /* SCD Misc Config Register */
#define BCHP_XPT_RAVE_SCD1_SCD_COMP_STATE0       0x00221b8c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD1_SCD_COMP_STATE1       0x00221b90 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD1_SCD_COMP_STATE2       0x00221b94 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD1_SCD_COMP_STATE3       0x00221b98 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD1_SCD_COMP_STATE4       0x00221b9c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD1_SCD_COMP_STATE5       0x00221ba0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD1_SCD_COMP_STATE6       0x00221ba4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD1_SCD_COMP_STATE7       0x00221ba8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD1_SCD_COMP_STATE8       0x00221bac /* SCD State Register */
#define BCHP_XPT_RAVE_SCD1_SCD_COMP_STATE9       0x00221bb0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD1_SCD_COMP_STATE10      0x00221bb4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD1_SCD_COMP_STATE11      0x00221bb8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD1_RESERVE_COMP_STATE0   0x00221bbc /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD1_RESERVE_COMP_STATE1   0x00221bc0 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD1_RESERVE_COMP_STATE2   0x00221bc4 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD1_RESERVE_COMP_STATE3   0x00221bc8 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD1_SCD_PES_STATE0        0x00221bcc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD1_SCD_PES_STATE1        0x00221bd0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD1_SCD_PES_STATE2        0x00221bd4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD1_SCD_PES_STATE3        0x00221bd8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD1_SCD_PACKET_COUNT      0x00221bdc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD1_RESERVE_PES_STATE0    0x00221be0 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD1_RESERVE_PES_STATE1    0x00221be4 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD1_SCD_STATE0            0x00221be8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD1_SCD_STATE1            0x00221bec /* SCD State Register */
#define BCHP_XPT_RAVE_SCD1_SCD_STATE2            0x00221bf0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD1_SCD_STATE3            0x00221bf4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD1_SCD_STATE4            0x00221bf8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD1_SCD_STATE5            0x00221bfc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD1_RESERVED_STATE0       0x00221c00 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD1_RESERVED_STATE1       0x00221c04 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD1_RESERVED_STATE2       0x00221c08 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD1_RESERVED_STATE3       0x00221c0c /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD2_SCD_MISC_CONFIG       0x00221c10 /* SCD Misc Config Register */
#define BCHP_XPT_RAVE_SCD2_SCD_COMP_STATE0       0x00221c14 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD2_SCD_COMP_STATE1       0x00221c18 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD2_SCD_COMP_STATE2       0x00221c1c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD2_SCD_COMP_STATE3       0x00221c20 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD2_SCD_COMP_STATE4       0x00221c24 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD2_SCD_COMP_STATE5       0x00221c28 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD2_SCD_COMP_STATE6       0x00221c2c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD2_SCD_COMP_STATE7       0x00221c30 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD2_SCD_COMP_STATE8       0x00221c34 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD2_SCD_COMP_STATE9       0x00221c38 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD2_SCD_COMP_STATE10      0x00221c3c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD2_SCD_COMP_STATE11      0x00221c40 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD2_RESERVE_COMP_STATE0   0x00221c44 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD2_RESERVE_COMP_STATE1   0x00221c48 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD2_RESERVE_COMP_STATE2   0x00221c4c /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD2_RESERVE_COMP_STATE3   0x00221c50 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD2_SCD_PES_STATE0        0x00221c54 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD2_SCD_PES_STATE1        0x00221c58 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD2_SCD_PES_STATE2        0x00221c5c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD2_SCD_PES_STATE3        0x00221c60 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD2_SCD_PACKET_COUNT      0x00221c64 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD2_RESERVE_PES_STATE0    0x00221c68 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD2_RESERVE_PES_STATE1    0x00221c6c /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD2_SCD_STATE0            0x00221c70 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD2_SCD_STATE1            0x00221c74 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD2_SCD_STATE2            0x00221c78 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD2_SCD_STATE3            0x00221c7c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD2_SCD_STATE4            0x00221c80 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD2_SCD_STATE5            0x00221c84 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD2_RESERVED_STATE0       0x00221c88 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD2_RESERVED_STATE1       0x00221c8c /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD2_RESERVED_STATE2       0x00221c90 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD2_RESERVED_STATE3       0x00221c94 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD3_SCD_MISC_CONFIG       0x00221c98 /* SCD Misc Config Register */
#define BCHP_XPT_RAVE_SCD3_SCD_COMP_STATE0       0x00221c9c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD3_SCD_COMP_STATE1       0x00221ca0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD3_SCD_COMP_STATE2       0x00221ca4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD3_SCD_COMP_STATE3       0x00221ca8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD3_SCD_COMP_STATE4       0x00221cac /* SCD State Register */
#define BCHP_XPT_RAVE_SCD3_SCD_COMP_STATE5       0x00221cb0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD3_SCD_COMP_STATE6       0x00221cb4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD3_SCD_COMP_STATE7       0x00221cb8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD3_SCD_COMP_STATE8       0x00221cbc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD3_SCD_COMP_STATE9       0x00221cc0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD3_SCD_COMP_STATE10      0x00221cc4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD3_SCD_COMP_STATE11      0x00221cc8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD3_RESERVE_COMP_STATE0   0x00221ccc /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD3_RESERVE_COMP_STATE1   0x00221cd0 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD3_RESERVE_COMP_STATE2   0x00221cd4 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD3_RESERVE_COMP_STATE3   0x00221cd8 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD3_SCD_PES_STATE0        0x00221cdc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD3_SCD_PES_STATE1        0x00221ce0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD3_SCD_PES_STATE2        0x00221ce4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD3_SCD_PES_STATE3        0x00221ce8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD3_SCD_PACKET_COUNT      0x00221cec /* SCD State Register */
#define BCHP_XPT_RAVE_SCD3_RESERVE_PES_STATE0    0x00221cf0 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD3_RESERVE_PES_STATE1    0x00221cf4 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD3_SCD_STATE0            0x00221cf8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD3_SCD_STATE1            0x00221cfc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD3_SCD_STATE2            0x00221d00 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD3_SCD_STATE3            0x00221d04 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD3_SCD_STATE4            0x00221d08 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD3_SCD_STATE5            0x00221d0c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD3_RESERVED_STATE0       0x00221d10 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD3_RESERVED_STATE1       0x00221d14 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD3_RESERVED_STATE2       0x00221d18 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD3_RESERVED_STATE3       0x00221d1c /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD4_SCD_MISC_CONFIG       0x00221d20 /* SCD Misc Config Register */
#define BCHP_XPT_RAVE_SCD4_SCD_COMP_STATE0       0x00221d24 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD4_SCD_COMP_STATE1       0x00221d28 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD4_SCD_COMP_STATE2       0x00221d2c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD4_SCD_COMP_STATE3       0x00221d30 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD4_SCD_COMP_STATE4       0x00221d34 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD4_SCD_COMP_STATE5       0x00221d38 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD4_SCD_COMP_STATE6       0x00221d3c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD4_SCD_COMP_STATE7       0x00221d40 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD4_SCD_COMP_STATE8       0x00221d44 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD4_SCD_COMP_STATE9       0x00221d48 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD4_SCD_COMP_STATE10      0x00221d4c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD4_SCD_COMP_STATE11      0x00221d50 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD4_RESERVE_COMP_STATE0   0x00221d54 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD4_RESERVE_COMP_STATE1   0x00221d58 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD4_RESERVE_COMP_STATE2   0x00221d5c /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD4_RESERVE_COMP_STATE3   0x00221d60 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD4_SCD_PES_STATE0        0x00221d64 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD4_SCD_PES_STATE1        0x00221d68 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD4_SCD_PES_STATE2        0x00221d6c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD4_SCD_PES_STATE3        0x00221d70 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD4_SCD_PACKET_COUNT      0x00221d74 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD4_RESERVE_PES_STATE0    0x00221d78 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD4_RESERVE_PES_STATE1    0x00221d7c /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD4_SCD_STATE0            0x00221d80 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD4_SCD_STATE1            0x00221d84 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD4_SCD_STATE2            0x00221d88 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD4_SCD_STATE3            0x00221d8c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD4_SCD_STATE4            0x00221d90 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD4_SCD_STATE5            0x00221d94 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD4_RESERVED_STATE0       0x00221d98 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD4_RESERVED_STATE1       0x00221d9c /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD4_RESERVED_STATE2       0x00221da0 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD4_RESERVED_STATE3       0x00221da4 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD5_SCD_MISC_CONFIG       0x00221da8 /* SCD Misc Config Register */
#define BCHP_XPT_RAVE_SCD5_SCD_COMP_STATE0       0x00221dac /* SCD State Register */
#define BCHP_XPT_RAVE_SCD5_SCD_COMP_STATE1       0x00221db0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD5_SCD_COMP_STATE2       0x00221db4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD5_SCD_COMP_STATE3       0x00221db8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD5_SCD_COMP_STATE4       0x00221dbc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD5_SCD_COMP_STATE5       0x00221dc0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD5_SCD_COMP_STATE6       0x00221dc4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD5_SCD_COMP_STATE7       0x00221dc8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD5_SCD_COMP_STATE8       0x00221dcc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD5_SCD_COMP_STATE9       0x00221dd0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD5_SCD_COMP_STATE10      0x00221dd4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD5_SCD_COMP_STATE11      0x00221dd8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD5_RESERVE_COMP_STATE0   0x00221ddc /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD5_RESERVE_COMP_STATE1   0x00221de0 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD5_RESERVE_COMP_STATE2   0x00221de4 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD5_RESERVE_COMP_STATE3   0x00221de8 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD5_SCD_PES_STATE0        0x00221dec /* SCD State Register */
#define BCHP_XPT_RAVE_SCD5_SCD_PES_STATE1        0x00221df0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD5_SCD_PES_STATE2        0x00221df4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD5_SCD_PES_STATE3        0x00221df8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD5_SCD_PACKET_COUNT      0x00221dfc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD5_RESERVE_PES_STATE0    0x00221e00 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD5_RESERVE_PES_STATE1    0x00221e04 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD5_SCD_STATE0            0x00221e08 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD5_SCD_STATE1            0x00221e0c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD5_SCD_STATE2            0x00221e10 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD5_SCD_STATE3            0x00221e14 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD5_SCD_STATE4            0x00221e18 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD5_SCD_STATE5            0x00221e1c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD5_RESERVED_STATE0       0x00221e20 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD5_RESERVED_STATE1       0x00221e24 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD5_RESERVED_STATE2       0x00221e28 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD5_RESERVED_STATE3       0x00221e2c /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD6_SCD_MISC_CONFIG       0x00221e30 /* SCD Misc Config Register */
#define BCHP_XPT_RAVE_SCD6_SCD_COMP_STATE0       0x00221e34 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD6_SCD_COMP_STATE1       0x00221e38 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD6_SCD_COMP_STATE2       0x00221e3c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD6_SCD_COMP_STATE3       0x00221e40 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD6_SCD_COMP_STATE4       0x00221e44 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD6_SCD_COMP_STATE5       0x00221e48 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD6_SCD_COMP_STATE6       0x00221e4c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD6_SCD_COMP_STATE7       0x00221e50 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD6_SCD_COMP_STATE8       0x00221e54 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD6_SCD_COMP_STATE9       0x00221e58 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD6_SCD_COMP_STATE10      0x00221e5c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD6_SCD_COMP_STATE11      0x00221e60 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD6_RESERVE_COMP_STATE0   0x00221e64 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD6_RESERVE_COMP_STATE1   0x00221e68 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD6_RESERVE_COMP_STATE2   0x00221e6c /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD6_RESERVE_COMP_STATE3   0x00221e70 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD6_SCD_PES_STATE0        0x00221e74 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD6_SCD_PES_STATE1        0x00221e78 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD6_SCD_PES_STATE2        0x00221e7c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD6_SCD_PES_STATE3        0x00221e80 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD6_SCD_PACKET_COUNT      0x00221e84 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD6_RESERVE_PES_STATE0    0x00221e88 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD6_RESERVE_PES_STATE1    0x00221e8c /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD6_SCD_STATE0            0x00221e90 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD6_SCD_STATE1            0x00221e94 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD6_SCD_STATE2            0x00221e98 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD6_SCD_STATE3            0x00221e9c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD6_SCD_STATE4            0x00221ea0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD6_SCD_STATE5            0x00221ea4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD6_RESERVED_STATE0       0x00221ea8 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD6_RESERVED_STATE1       0x00221eac /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD6_RESERVED_STATE2       0x00221eb0 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD6_RESERVED_STATE3       0x00221eb4 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD7_SCD_MISC_CONFIG       0x00221eb8 /* SCD Misc Config Register */
#define BCHP_XPT_RAVE_SCD7_SCD_COMP_STATE0       0x00221ebc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD7_SCD_COMP_STATE1       0x00221ec0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD7_SCD_COMP_STATE2       0x00221ec4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD7_SCD_COMP_STATE3       0x00221ec8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD7_SCD_COMP_STATE4       0x00221ecc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD7_SCD_COMP_STATE5       0x00221ed0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD7_SCD_COMP_STATE6       0x00221ed4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD7_SCD_COMP_STATE7       0x00221ed8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD7_SCD_COMP_STATE8       0x00221edc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD7_SCD_COMP_STATE9       0x00221ee0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD7_SCD_COMP_STATE10      0x00221ee4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD7_SCD_COMP_STATE11      0x00221ee8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD7_RESERVE_COMP_STATE0   0x00221eec /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD7_RESERVE_COMP_STATE1   0x00221ef0 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD7_RESERVE_COMP_STATE2   0x00221ef4 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD7_RESERVE_COMP_STATE3   0x00221ef8 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD7_SCD_PES_STATE0        0x00221efc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD7_SCD_PES_STATE1        0x00221f00 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD7_SCD_PES_STATE2        0x00221f04 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD7_SCD_PES_STATE3        0x00221f08 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD7_SCD_PACKET_COUNT      0x00221f0c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD7_RESERVE_PES_STATE0    0x00221f10 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD7_RESERVE_PES_STATE1    0x00221f14 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD7_SCD_STATE0            0x00221f18 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD7_SCD_STATE1            0x00221f1c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD7_SCD_STATE2            0x00221f20 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD7_SCD_STATE3            0x00221f24 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD7_SCD_STATE4            0x00221f28 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD7_SCD_STATE5            0x00221f2c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD7_RESERVED_STATE0       0x00221f30 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD7_RESERVED_STATE1       0x00221f34 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD7_RESERVED_STATE2       0x00221f38 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD7_RESERVED_STATE3       0x00221f3c /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD8_SCD_MISC_CONFIG       0x00221f40 /* SCD Misc Config Register */
#define BCHP_XPT_RAVE_SCD8_SCD_COMP_STATE0       0x00221f44 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD8_SCD_COMP_STATE1       0x00221f48 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD8_SCD_COMP_STATE2       0x00221f4c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD8_SCD_COMP_STATE3       0x00221f50 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD8_SCD_COMP_STATE4       0x00221f54 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD8_SCD_COMP_STATE5       0x00221f58 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD8_SCD_COMP_STATE6       0x00221f5c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD8_SCD_COMP_STATE7       0x00221f60 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD8_SCD_COMP_STATE8       0x00221f64 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD8_SCD_COMP_STATE9       0x00221f68 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD8_SCD_COMP_STATE10      0x00221f6c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD8_SCD_COMP_STATE11      0x00221f70 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD8_RESERVE_COMP_STATE0   0x00221f74 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD8_RESERVE_COMP_STATE1   0x00221f78 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD8_RESERVE_COMP_STATE2   0x00221f7c /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD8_RESERVE_COMP_STATE3   0x00221f80 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD8_SCD_PES_STATE0        0x00221f84 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD8_SCD_PES_STATE1        0x00221f88 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD8_SCD_PES_STATE2        0x00221f8c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD8_SCD_PES_STATE3        0x00221f90 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD8_SCD_PACKET_COUNT      0x00221f94 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD8_RESERVE_PES_STATE0    0x00221f98 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD8_RESERVE_PES_STATE1    0x00221f9c /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD8_SCD_STATE0            0x00221fa0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD8_SCD_STATE1            0x00221fa4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD8_SCD_STATE2            0x00221fa8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD8_SCD_STATE3            0x00221fac /* SCD State Register */
#define BCHP_XPT_RAVE_SCD8_SCD_STATE4            0x00221fb0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD8_SCD_STATE5            0x00221fb4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD8_RESERVED_STATE0       0x00221fb8 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD8_RESERVED_STATE1       0x00221fbc /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD8_RESERVED_STATE2       0x00221fc0 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD8_RESERVED_STATE3       0x00221fc4 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD9_SCD_MISC_CONFIG       0x00221fc8 /* SCD Misc Config Register */
#define BCHP_XPT_RAVE_SCD9_SCD_COMP_STATE0       0x00221fcc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD9_SCD_COMP_STATE1       0x00221fd0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD9_SCD_COMP_STATE2       0x00221fd4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD9_SCD_COMP_STATE3       0x00221fd8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD9_SCD_COMP_STATE4       0x00221fdc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD9_SCD_COMP_STATE5       0x00221fe0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD9_SCD_COMP_STATE6       0x00221fe4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD9_SCD_COMP_STATE7       0x00221fe8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD9_SCD_COMP_STATE8       0x00221fec /* SCD State Register */
#define BCHP_XPT_RAVE_SCD9_SCD_COMP_STATE9       0x00221ff0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD9_SCD_COMP_STATE10      0x00221ff4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD9_SCD_COMP_STATE11      0x00221ff8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD9_RESERVE_COMP_STATE0   0x00221ffc /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD9_RESERVE_COMP_STATE1   0x00222000 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD9_RESERVE_COMP_STATE2   0x00222004 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD9_RESERVE_COMP_STATE3   0x00222008 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD9_SCD_PES_STATE0        0x0022200c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD9_SCD_PES_STATE1        0x00222010 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD9_SCD_PES_STATE2        0x00222014 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD9_SCD_PES_STATE3        0x00222018 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD9_SCD_PACKET_COUNT      0x0022201c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD9_RESERVE_PES_STATE0    0x00222020 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD9_RESERVE_PES_STATE1    0x00222024 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD9_SCD_STATE0            0x00222028 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD9_SCD_STATE1            0x0022202c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD9_SCD_STATE2            0x00222030 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD9_SCD_STATE3            0x00222034 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD9_SCD_STATE4            0x00222038 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD9_SCD_STATE5            0x0022203c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD9_RESERVED_STATE0       0x00222040 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD9_RESERVED_STATE1       0x00222044 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD9_RESERVED_STATE2       0x00222048 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD9_RESERVED_STATE3       0x0022204c /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD10_SCD_MISC_CONFIG      0x00222050 /* SCD Misc Config Register */
#define BCHP_XPT_RAVE_SCD10_SCD_COMP_STATE0      0x00222054 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD10_SCD_COMP_STATE1      0x00222058 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD10_SCD_COMP_STATE2      0x0022205c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD10_SCD_COMP_STATE3      0x00222060 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD10_SCD_COMP_STATE4      0x00222064 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD10_SCD_COMP_STATE5      0x00222068 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD10_SCD_COMP_STATE6      0x0022206c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD10_SCD_COMP_STATE7      0x00222070 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD10_SCD_COMP_STATE8      0x00222074 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD10_SCD_COMP_STATE9      0x00222078 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD10_SCD_COMP_STATE10     0x0022207c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD10_SCD_COMP_STATE11     0x00222080 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD10_RESERVE_COMP_STATE0  0x00222084 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD10_RESERVE_COMP_STATE1  0x00222088 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD10_RESERVE_COMP_STATE2  0x0022208c /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD10_RESERVE_COMP_STATE3  0x00222090 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD10_SCD_PES_STATE0       0x00222094 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD10_SCD_PES_STATE1       0x00222098 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD10_SCD_PES_STATE2       0x0022209c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD10_SCD_PES_STATE3       0x002220a0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD10_SCD_PACKET_COUNT     0x002220a4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD10_RESERVE_PES_STATE0   0x002220a8 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD10_RESERVE_PES_STATE1   0x002220ac /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD10_SCD_STATE0           0x002220b0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD10_SCD_STATE1           0x002220b4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD10_SCD_STATE2           0x002220b8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD10_SCD_STATE3           0x002220bc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD10_SCD_STATE4           0x002220c0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD10_SCD_STATE5           0x002220c4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD10_RESERVED_STATE0      0x002220c8 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD10_RESERVED_STATE1      0x002220cc /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD10_RESERVED_STATE2      0x002220d0 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD10_RESERVED_STATE3      0x002220d4 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD11_SCD_MISC_CONFIG      0x002220d8 /* SCD Misc Config Register */
#define BCHP_XPT_RAVE_SCD11_SCD_COMP_STATE0      0x002220dc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD11_SCD_COMP_STATE1      0x002220e0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD11_SCD_COMP_STATE2      0x002220e4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD11_SCD_COMP_STATE3      0x002220e8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD11_SCD_COMP_STATE4      0x002220ec /* SCD State Register */
#define BCHP_XPT_RAVE_SCD11_SCD_COMP_STATE5      0x002220f0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD11_SCD_COMP_STATE6      0x002220f4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD11_SCD_COMP_STATE7      0x002220f8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD11_SCD_COMP_STATE8      0x002220fc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD11_SCD_COMP_STATE9      0x00222100 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD11_SCD_COMP_STATE10     0x00222104 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD11_SCD_COMP_STATE11     0x00222108 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD11_RESERVE_COMP_STATE0  0x0022210c /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD11_RESERVE_COMP_STATE1  0x00222110 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD11_RESERVE_COMP_STATE2  0x00222114 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD11_RESERVE_COMP_STATE3  0x00222118 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD11_SCD_PES_STATE0       0x0022211c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD11_SCD_PES_STATE1       0x00222120 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD11_SCD_PES_STATE2       0x00222124 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD11_SCD_PES_STATE3       0x00222128 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD11_SCD_PACKET_COUNT     0x0022212c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD11_RESERVE_PES_STATE0   0x00222130 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD11_RESERVE_PES_STATE1   0x00222134 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD11_SCD_STATE0           0x00222138 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD11_SCD_STATE1           0x0022213c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD11_SCD_STATE2           0x00222140 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD11_SCD_STATE3           0x00222144 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD11_SCD_STATE4           0x00222148 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD11_SCD_STATE5           0x0022214c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD11_RESERVED_STATE0      0x00222150 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD11_RESERVED_STATE1      0x00222154 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD11_RESERVED_STATE2      0x00222158 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD11_RESERVED_STATE3      0x0022215c /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD12_SCD_MISC_CONFIG      0x00222160 /* SCD Misc Config Register */
#define BCHP_XPT_RAVE_SCD12_SCD_COMP_STATE0      0x00222164 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD12_SCD_COMP_STATE1      0x00222168 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD12_SCD_COMP_STATE2      0x0022216c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD12_SCD_COMP_STATE3      0x00222170 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD12_SCD_COMP_STATE4      0x00222174 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD12_SCD_COMP_STATE5      0x00222178 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD12_SCD_COMP_STATE6      0x0022217c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD12_SCD_COMP_STATE7      0x00222180 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD12_SCD_COMP_STATE8      0x00222184 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD12_SCD_COMP_STATE9      0x00222188 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD12_SCD_COMP_STATE10     0x0022218c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD12_SCD_COMP_STATE11     0x00222190 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD12_RESERVE_COMP_STATE0  0x00222194 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD12_RESERVE_COMP_STATE1  0x00222198 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD12_RESERVE_COMP_STATE2  0x0022219c /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD12_RESERVE_COMP_STATE3  0x002221a0 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD12_SCD_PES_STATE0       0x002221a4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD12_SCD_PES_STATE1       0x002221a8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD12_SCD_PES_STATE2       0x002221ac /* SCD State Register */
#define BCHP_XPT_RAVE_SCD12_SCD_PES_STATE3       0x002221b0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD12_SCD_PACKET_COUNT     0x002221b4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD12_RESERVE_PES_STATE0   0x002221b8 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD12_RESERVE_PES_STATE1   0x002221bc /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD12_SCD_STATE0           0x002221c0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD12_SCD_STATE1           0x002221c4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD12_SCD_STATE2           0x002221c8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD12_SCD_STATE3           0x002221cc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD12_SCD_STATE4           0x002221d0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD12_SCD_STATE5           0x002221d4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD12_RESERVED_STATE0      0x002221d8 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD12_RESERVED_STATE1      0x002221dc /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD12_RESERVED_STATE2      0x002221e0 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD12_RESERVED_STATE3      0x002221e4 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD13_SCD_MISC_CONFIG      0x002221e8 /* SCD Misc Config Register */
#define BCHP_XPT_RAVE_SCD13_SCD_COMP_STATE0      0x002221ec /* SCD State Register */
#define BCHP_XPT_RAVE_SCD13_SCD_COMP_STATE1      0x002221f0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD13_SCD_COMP_STATE2      0x002221f4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD13_SCD_COMP_STATE3      0x002221f8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD13_SCD_COMP_STATE4      0x002221fc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD13_SCD_COMP_STATE5      0x00222200 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD13_SCD_COMP_STATE6      0x00222204 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD13_SCD_COMP_STATE7      0x00222208 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD13_SCD_COMP_STATE8      0x0022220c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD13_SCD_COMP_STATE9      0x00222210 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD13_SCD_COMP_STATE10     0x00222214 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD13_SCD_COMP_STATE11     0x00222218 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD13_RESERVE_COMP_STATE0  0x0022221c /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD13_RESERVE_COMP_STATE1  0x00222220 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD13_RESERVE_COMP_STATE2  0x00222224 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD13_RESERVE_COMP_STATE3  0x00222228 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD13_SCD_PES_STATE0       0x0022222c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD13_SCD_PES_STATE1       0x00222230 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD13_SCD_PES_STATE2       0x00222234 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD13_SCD_PES_STATE3       0x00222238 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD13_SCD_PACKET_COUNT     0x0022223c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD13_RESERVE_PES_STATE0   0x00222240 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD13_RESERVE_PES_STATE1   0x00222244 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD13_SCD_STATE0           0x00222248 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD13_SCD_STATE1           0x0022224c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD13_SCD_STATE2           0x00222250 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD13_SCD_STATE3           0x00222254 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD13_SCD_STATE4           0x00222258 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD13_SCD_STATE5           0x0022225c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD13_RESERVED_STATE0      0x00222260 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD13_RESERVED_STATE1      0x00222264 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD13_RESERVED_STATE2      0x00222268 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD13_RESERVED_STATE3      0x0022226c /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD14_SCD_MISC_CONFIG      0x00222270 /* SCD Misc Config Register */
#define BCHP_XPT_RAVE_SCD14_SCD_COMP_STATE0      0x00222274 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD14_SCD_COMP_STATE1      0x00222278 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD14_SCD_COMP_STATE2      0x0022227c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD14_SCD_COMP_STATE3      0x00222280 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD14_SCD_COMP_STATE4      0x00222284 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD14_SCD_COMP_STATE5      0x00222288 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD14_SCD_COMP_STATE6      0x0022228c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD14_SCD_COMP_STATE7      0x00222290 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD14_SCD_COMP_STATE8      0x00222294 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD14_SCD_COMP_STATE9      0x00222298 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD14_SCD_COMP_STATE10     0x0022229c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD14_SCD_COMP_STATE11     0x002222a0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD14_RESERVE_COMP_STATE0  0x002222a4 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD14_RESERVE_COMP_STATE1  0x002222a8 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD14_RESERVE_COMP_STATE2  0x002222ac /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD14_RESERVE_COMP_STATE3  0x002222b0 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD14_SCD_PES_STATE0       0x002222b4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD14_SCD_PES_STATE1       0x002222b8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD14_SCD_PES_STATE2       0x002222bc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD14_SCD_PES_STATE3       0x002222c0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD14_SCD_PACKET_COUNT     0x002222c4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD14_RESERVE_PES_STATE0   0x002222c8 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD14_RESERVE_PES_STATE1   0x002222cc /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD14_SCD_STATE0           0x002222d0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD14_SCD_STATE1           0x002222d4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD14_SCD_STATE2           0x002222d8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD14_SCD_STATE3           0x002222dc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD14_SCD_STATE4           0x002222e0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD14_SCD_STATE5           0x002222e4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD14_RESERVED_STATE0      0x002222e8 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD14_RESERVED_STATE1      0x002222ec /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD14_RESERVED_STATE2      0x002222f0 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD14_RESERVED_STATE3      0x002222f4 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD15_SCD_MISC_CONFIG      0x002222f8 /* SCD Misc Config Register */
#define BCHP_XPT_RAVE_SCD15_SCD_COMP_STATE0      0x002222fc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD15_SCD_COMP_STATE1      0x00222300 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD15_SCD_COMP_STATE2      0x00222304 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD15_SCD_COMP_STATE3      0x00222308 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD15_SCD_COMP_STATE4      0x0022230c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD15_SCD_COMP_STATE5      0x00222310 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD15_SCD_COMP_STATE6      0x00222314 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD15_SCD_COMP_STATE7      0x00222318 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD15_SCD_COMP_STATE8      0x0022231c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD15_SCD_COMP_STATE9      0x00222320 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD15_SCD_COMP_STATE10     0x00222324 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD15_SCD_COMP_STATE11     0x00222328 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD15_RESERVE_COMP_STATE0  0x0022232c /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD15_RESERVE_COMP_STATE1  0x00222330 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD15_RESERVE_COMP_STATE2  0x00222334 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD15_RESERVE_COMP_STATE3  0x00222338 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD15_SCD_PES_STATE0       0x0022233c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD15_SCD_PES_STATE1       0x00222340 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD15_SCD_PES_STATE2       0x00222344 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD15_SCD_PES_STATE3       0x00222348 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD15_SCD_PACKET_COUNT     0x0022234c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD15_RESERVE_PES_STATE0   0x00222350 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD15_RESERVE_PES_STATE1   0x00222354 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD15_SCD_STATE0           0x00222358 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD15_SCD_STATE1           0x0022235c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD15_SCD_STATE2           0x00222360 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD15_SCD_STATE3           0x00222364 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD15_SCD_STATE4           0x00222368 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD15_SCD_STATE5           0x0022236c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD15_RESERVED_STATE0      0x00222370 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD15_RESERVED_STATE1      0x00222374 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD15_RESERVED_STATE2      0x00222378 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD15_RESERVED_STATE3      0x0022237c /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD16_SCD_MISC_CONFIG      0x00222380 /* SCD Misc Config Register */
#define BCHP_XPT_RAVE_SCD16_SCD_COMP_STATE0      0x00222384 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD16_SCD_COMP_STATE1      0x00222388 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD16_SCD_COMP_STATE2      0x0022238c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD16_SCD_COMP_STATE3      0x00222390 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD16_SCD_COMP_STATE4      0x00222394 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD16_SCD_COMP_STATE5      0x00222398 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD16_SCD_COMP_STATE6      0x0022239c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD16_SCD_COMP_STATE7      0x002223a0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD16_SCD_COMP_STATE8      0x002223a4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD16_SCD_COMP_STATE9      0x002223a8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD16_SCD_COMP_STATE10     0x002223ac /* SCD State Register */
#define BCHP_XPT_RAVE_SCD16_SCD_COMP_STATE11     0x002223b0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD16_RESERVE_COMP_STATE0  0x002223b4 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD16_RESERVE_COMP_STATE1  0x002223b8 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD16_RESERVE_COMP_STATE2  0x002223bc /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD16_RESERVE_COMP_STATE3  0x002223c0 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD16_SCD_PES_STATE0       0x002223c4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD16_SCD_PES_STATE1       0x002223c8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD16_SCD_PES_STATE2       0x002223cc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD16_SCD_PES_STATE3       0x002223d0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD16_SCD_PACKET_COUNT     0x002223d4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD16_RESERVE_PES_STATE0   0x002223d8 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD16_RESERVE_PES_STATE1   0x002223dc /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD16_SCD_STATE0           0x002223e0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD16_SCD_STATE1           0x002223e4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD16_SCD_STATE2           0x002223e8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD16_SCD_STATE3           0x002223ec /* SCD State Register */
#define BCHP_XPT_RAVE_SCD16_SCD_STATE4           0x002223f0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD16_SCD_STATE5           0x002223f4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD16_RESERVED_STATE0      0x002223f8 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD16_RESERVED_STATE1      0x002223fc /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD16_RESERVED_STATE2      0x00222400 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD16_RESERVED_STATE3      0x00222404 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD17_SCD_MISC_CONFIG      0x00222408 /* SCD Misc Config Register */
#define BCHP_XPT_RAVE_SCD17_SCD_COMP_STATE0      0x0022240c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD17_SCD_COMP_STATE1      0x00222410 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD17_SCD_COMP_STATE2      0x00222414 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD17_SCD_COMP_STATE3      0x00222418 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD17_SCD_COMP_STATE4      0x0022241c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD17_SCD_COMP_STATE5      0x00222420 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD17_SCD_COMP_STATE6      0x00222424 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD17_SCD_COMP_STATE7      0x00222428 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD17_SCD_COMP_STATE8      0x0022242c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD17_SCD_COMP_STATE9      0x00222430 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD17_SCD_COMP_STATE10     0x00222434 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD17_SCD_COMP_STATE11     0x00222438 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD17_RESERVE_COMP_STATE0  0x0022243c /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD17_RESERVE_COMP_STATE1  0x00222440 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD17_RESERVE_COMP_STATE2  0x00222444 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD17_RESERVE_COMP_STATE3  0x00222448 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD17_SCD_PES_STATE0       0x0022244c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD17_SCD_PES_STATE1       0x00222450 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD17_SCD_PES_STATE2       0x00222454 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD17_SCD_PES_STATE3       0x00222458 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD17_SCD_PACKET_COUNT     0x0022245c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD17_RESERVE_PES_STATE0   0x00222460 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD17_RESERVE_PES_STATE1   0x00222464 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD17_SCD_STATE0           0x00222468 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD17_SCD_STATE1           0x0022246c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD17_SCD_STATE2           0x00222470 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD17_SCD_STATE3           0x00222474 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD17_SCD_STATE4           0x00222478 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD17_SCD_STATE5           0x0022247c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD17_RESERVED_STATE0      0x00222480 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD17_RESERVED_STATE1      0x00222484 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD17_RESERVED_STATE2      0x00222488 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD17_RESERVED_STATE3      0x0022248c /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD18_SCD_MISC_CONFIG      0x00222490 /* SCD Misc Config Register */
#define BCHP_XPT_RAVE_SCD18_SCD_COMP_STATE0      0x00222494 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD18_SCD_COMP_STATE1      0x00222498 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD18_SCD_COMP_STATE2      0x0022249c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD18_SCD_COMP_STATE3      0x002224a0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD18_SCD_COMP_STATE4      0x002224a4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD18_SCD_COMP_STATE5      0x002224a8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD18_SCD_COMP_STATE6      0x002224ac /* SCD State Register */
#define BCHP_XPT_RAVE_SCD18_SCD_COMP_STATE7      0x002224b0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD18_SCD_COMP_STATE8      0x002224b4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD18_SCD_COMP_STATE9      0x002224b8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD18_SCD_COMP_STATE10     0x002224bc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD18_SCD_COMP_STATE11     0x002224c0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD18_RESERVE_COMP_STATE0  0x002224c4 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD18_RESERVE_COMP_STATE1  0x002224c8 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD18_RESERVE_COMP_STATE2  0x002224cc /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD18_RESERVE_COMP_STATE3  0x002224d0 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD18_SCD_PES_STATE0       0x002224d4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD18_SCD_PES_STATE1       0x002224d8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD18_SCD_PES_STATE2       0x002224dc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD18_SCD_PES_STATE3       0x002224e0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD18_SCD_PACKET_COUNT     0x002224e4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD18_RESERVE_PES_STATE0   0x002224e8 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD18_RESERVE_PES_STATE1   0x002224ec /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD18_SCD_STATE0           0x002224f0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD18_SCD_STATE1           0x002224f4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD18_SCD_STATE2           0x002224f8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD18_SCD_STATE3           0x002224fc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD18_SCD_STATE4           0x00222500 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD18_SCD_STATE5           0x00222504 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD18_RESERVED_STATE0      0x00222508 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD18_RESERVED_STATE1      0x0022250c /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD18_RESERVED_STATE2      0x00222510 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD18_RESERVED_STATE3      0x00222514 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD19_SCD_MISC_CONFIG      0x00222518 /* SCD Misc Config Register */
#define BCHP_XPT_RAVE_SCD19_SCD_COMP_STATE0      0x0022251c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD19_SCD_COMP_STATE1      0x00222520 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD19_SCD_COMP_STATE2      0x00222524 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD19_SCD_COMP_STATE3      0x00222528 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD19_SCD_COMP_STATE4      0x0022252c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD19_SCD_COMP_STATE5      0x00222530 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD19_SCD_COMP_STATE6      0x00222534 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD19_SCD_COMP_STATE7      0x00222538 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD19_SCD_COMP_STATE8      0x0022253c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD19_SCD_COMP_STATE9      0x00222540 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD19_SCD_COMP_STATE10     0x00222544 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD19_SCD_COMP_STATE11     0x00222548 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD19_RESERVE_COMP_STATE0  0x0022254c /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD19_RESERVE_COMP_STATE1  0x00222550 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD19_RESERVE_COMP_STATE2  0x00222554 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD19_RESERVE_COMP_STATE3  0x00222558 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD19_SCD_PES_STATE0       0x0022255c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD19_SCD_PES_STATE1       0x00222560 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD19_SCD_PES_STATE2       0x00222564 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD19_SCD_PES_STATE3       0x00222568 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD19_SCD_PACKET_COUNT     0x0022256c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD19_RESERVE_PES_STATE0   0x00222570 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD19_RESERVE_PES_STATE1   0x00222574 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD19_SCD_STATE0           0x00222578 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD19_SCD_STATE1           0x0022257c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD19_SCD_STATE2           0x00222580 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD19_SCD_STATE3           0x00222584 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD19_SCD_STATE4           0x00222588 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD19_SCD_STATE5           0x0022258c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD19_RESERVED_STATE0      0x00222590 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD19_RESERVED_STATE1      0x00222594 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD19_RESERVED_STATE2      0x00222598 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD19_RESERVED_STATE3      0x0022259c /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD20_SCD_MISC_CONFIG      0x002225a0 /* SCD Misc Config Register */
#define BCHP_XPT_RAVE_SCD20_SCD_COMP_STATE0      0x002225a4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD20_SCD_COMP_STATE1      0x002225a8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD20_SCD_COMP_STATE2      0x002225ac /* SCD State Register */
#define BCHP_XPT_RAVE_SCD20_SCD_COMP_STATE3      0x002225b0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD20_SCD_COMP_STATE4      0x002225b4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD20_SCD_COMP_STATE5      0x002225b8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD20_SCD_COMP_STATE6      0x002225bc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD20_SCD_COMP_STATE7      0x002225c0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD20_SCD_COMP_STATE8      0x002225c4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD20_SCD_COMP_STATE9      0x002225c8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD20_SCD_COMP_STATE10     0x002225cc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD20_SCD_COMP_STATE11     0x002225d0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD20_RESERVE_COMP_STATE0  0x002225d4 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD20_RESERVE_COMP_STATE1  0x002225d8 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD20_RESERVE_COMP_STATE2  0x002225dc /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD20_RESERVE_COMP_STATE3  0x002225e0 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD20_SCD_PES_STATE0       0x002225e4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD20_SCD_PES_STATE1       0x002225e8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD20_SCD_PES_STATE2       0x002225ec /* SCD State Register */
#define BCHP_XPT_RAVE_SCD20_SCD_PES_STATE3       0x002225f0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD20_SCD_PACKET_COUNT     0x002225f4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD20_RESERVE_PES_STATE0   0x002225f8 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD20_RESERVE_PES_STATE1   0x002225fc /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD20_SCD_STATE0           0x00222600 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD20_SCD_STATE1           0x00222604 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD20_SCD_STATE2           0x00222608 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD20_SCD_STATE3           0x0022260c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD20_SCD_STATE4           0x00222610 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD20_SCD_STATE5           0x00222614 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD20_RESERVED_STATE0      0x00222618 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD20_RESERVED_STATE1      0x0022261c /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD20_RESERVED_STATE2      0x00222620 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD20_RESERVED_STATE3      0x00222624 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD21_SCD_MISC_CONFIG      0x00222628 /* SCD Misc Config Register */
#define BCHP_XPT_RAVE_SCD21_SCD_COMP_STATE0      0x0022262c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD21_SCD_COMP_STATE1      0x00222630 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD21_SCD_COMP_STATE2      0x00222634 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD21_SCD_COMP_STATE3      0x00222638 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD21_SCD_COMP_STATE4      0x0022263c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD21_SCD_COMP_STATE5      0x00222640 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD21_SCD_COMP_STATE6      0x00222644 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD21_SCD_COMP_STATE7      0x00222648 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD21_SCD_COMP_STATE8      0x0022264c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD21_SCD_COMP_STATE9      0x00222650 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD21_SCD_COMP_STATE10     0x00222654 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD21_SCD_COMP_STATE11     0x00222658 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD21_RESERVE_COMP_STATE0  0x0022265c /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD21_RESERVE_COMP_STATE1  0x00222660 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD21_RESERVE_COMP_STATE2  0x00222664 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD21_RESERVE_COMP_STATE3  0x00222668 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD21_SCD_PES_STATE0       0x0022266c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD21_SCD_PES_STATE1       0x00222670 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD21_SCD_PES_STATE2       0x00222674 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD21_SCD_PES_STATE3       0x00222678 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD21_SCD_PACKET_COUNT     0x0022267c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD21_RESERVE_PES_STATE0   0x00222680 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD21_RESERVE_PES_STATE1   0x00222684 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD21_SCD_STATE0           0x00222688 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD21_SCD_STATE1           0x0022268c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD21_SCD_STATE2           0x00222690 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD21_SCD_STATE3           0x00222694 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD21_SCD_STATE4           0x00222698 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD21_SCD_STATE5           0x0022269c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD21_RESERVED_STATE0      0x002226a0 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD21_RESERVED_STATE1      0x002226a4 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD21_RESERVED_STATE2      0x002226a8 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD21_RESERVED_STATE3      0x002226ac /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD22_SCD_MISC_CONFIG      0x002226b0 /* SCD Misc Config Register */
#define BCHP_XPT_RAVE_SCD22_SCD_COMP_STATE0      0x002226b4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD22_SCD_COMP_STATE1      0x002226b8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD22_SCD_COMP_STATE2      0x002226bc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD22_SCD_COMP_STATE3      0x002226c0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD22_SCD_COMP_STATE4      0x002226c4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD22_SCD_COMP_STATE5      0x002226c8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD22_SCD_COMP_STATE6      0x002226cc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD22_SCD_COMP_STATE7      0x002226d0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD22_SCD_COMP_STATE8      0x002226d4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD22_SCD_COMP_STATE9      0x002226d8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD22_SCD_COMP_STATE10     0x002226dc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD22_SCD_COMP_STATE11     0x002226e0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD22_RESERVE_COMP_STATE0  0x002226e4 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD22_RESERVE_COMP_STATE1  0x002226e8 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD22_RESERVE_COMP_STATE2  0x002226ec /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD22_RESERVE_COMP_STATE3  0x002226f0 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD22_SCD_PES_STATE0       0x002226f4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD22_SCD_PES_STATE1       0x002226f8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD22_SCD_PES_STATE2       0x002226fc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD22_SCD_PES_STATE3       0x00222700 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD22_SCD_PACKET_COUNT     0x00222704 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD22_RESERVE_PES_STATE0   0x00222708 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD22_RESERVE_PES_STATE1   0x0022270c /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD22_SCD_STATE0           0x00222710 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD22_SCD_STATE1           0x00222714 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD22_SCD_STATE2           0x00222718 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD22_SCD_STATE3           0x0022271c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD22_SCD_STATE4           0x00222720 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD22_SCD_STATE5           0x00222724 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD22_RESERVED_STATE0      0x00222728 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD22_RESERVED_STATE1      0x0022272c /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD22_RESERVED_STATE2      0x00222730 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD22_RESERVED_STATE3      0x00222734 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD23_SCD_MISC_CONFIG      0x00222738 /* SCD Misc Config Register */
#define BCHP_XPT_RAVE_SCD23_SCD_COMP_STATE0      0x0022273c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD23_SCD_COMP_STATE1      0x00222740 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD23_SCD_COMP_STATE2      0x00222744 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD23_SCD_COMP_STATE3      0x00222748 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD23_SCD_COMP_STATE4      0x0022274c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD23_SCD_COMP_STATE5      0x00222750 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD23_SCD_COMP_STATE6      0x00222754 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD23_SCD_COMP_STATE7      0x00222758 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD23_SCD_COMP_STATE8      0x0022275c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD23_SCD_COMP_STATE9      0x00222760 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD23_SCD_COMP_STATE10     0x00222764 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD23_SCD_COMP_STATE11     0x00222768 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD23_RESERVE_COMP_STATE0  0x0022276c /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD23_RESERVE_COMP_STATE1  0x00222770 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD23_RESERVE_COMP_STATE2  0x00222774 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD23_RESERVE_COMP_STATE3  0x00222778 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD23_SCD_PES_STATE0       0x0022277c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD23_SCD_PES_STATE1       0x00222780 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD23_SCD_PES_STATE2       0x00222784 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD23_SCD_PES_STATE3       0x00222788 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD23_SCD_PACKET_COUNT     0x0022278c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD23_RESERVE_PES_STATE0   0x00222790 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD23_RESERVE_PES_STATE1   0x00222794 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD23_SCD_STATE0           0x00222798 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD23_SCD_STATE1           0x0022279c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD23_SCD_STATE2           0x002227a0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD23_SCD_STATE3           0x002227a4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD23_SCD_STATE4           0x002227a8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD23_SCD_STATE5           0x002227ac /* SCD State Register */
#define BCHP_XPT_RAVE_SCD23_RESERVED_STATE0      0x002227b0 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD23_RESERVED_STATE1      0x002227b4 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD23_RESERVED_STATE2      0x002227b8 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD23_RESERVED_STATE3      0x002227bc /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD24_SCD_MISC_CONFIG      0x002227c0 /* SCD Misc Config Register */
#define BCHP_XPT_RAVE_SCD24_SCD_COMP_STATE0      0x002227c4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD24_SCD_COMP_STATE1      0x002227c8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD24_SCD_COMP_STATE2      0x002227cc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD24_SCD_COMP_STATE3      0x002227d0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD24_SCD_COMP_STATE4      0x002227d4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD24_SCD_COMP_STATE5      0x002227d8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD24_SCD_COMP_STATE6      0x002227dc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD24_SCD_COMP_STATE7      0x002227e0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD24_SCD_COMP_STATE8      0x002227e4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD24_SCD_COMP_STATE9      0x002227e8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD24_SCD_COMP_STATE10     0x002227ec /* SCD State Register */
#define BCHP_XPT_RAVE_SCD24_SCD_COMP_STATE11     0x002227f0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD24_RESERVE_COMP_STATE0  0x002227f4 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD24_RESERVE_COMP_STATE1  0x002227f8 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD24_RESERVE_COMP_STATE2  0x002227fc /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD24_RESERVE_COMP_STATE3  0x00222800 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD24_SCD_PES_STATE0       0x00222804 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD24_SCD_PES_STATE1       0x00222808 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD24_SCD_PES_STATE2       0x0022280c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD24_SCD_PES_STATE3       0x00222810 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD24_SCD_PACKET_COUNT     0x00222814 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD24_RESERVE_PES_STATE0   0x00222818 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD24_RESERVE_PES_STATE1   0x0022281c /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD24_SCD_STATE0           0x00222820 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD24_SCD_STATE1           0x00222824 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD24_SCD_STATE2           0x00222828 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD24_SCD_STATE3           0x0022282c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD24_SCD_STATE4           0x00222830 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD24_SCD_STATE5           0x00222834 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD24_RESERVED_STATE0      0x00222838 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD24_RESERVED_STATE1      0x0022283c /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD24_RESERVED_STATE2      0x00222840 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD24_RESERVED_STATE3      0x00222844 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD25_SCD_MISC_CONFIG      0x00222848 /* SCD Misc Config Register */
#define BCHP_XPT_RAVE_SCD25_SCD_COMP_STATE0      0x0022284c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD25_SCD_COMP_STATE1      0x00222850 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD25_SCD_COMP_STATE2      0x00222854 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD25_SCD_COMP_STATE3      0x00222858 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD25_SCD_COMP_STATE4      0x0022285c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD25_SCD_COMP_STATE5      0x00222860 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD25_SCD_COMP_STATE6      0x00222864 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD25_SCD_COMP_STATE7      0x00222868 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD25_SCD_COMP_STATE8      0x0022286c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD25_SCD_COMP_STATE9      0x00222870 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD25_SCD_COMP_STATE10     0x00222874 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD25_SCD_COMP_STATE11     0x00222878 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD25_RESERVE_COMP_STATE0  0x0022287c /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD25_RESERVE_COMP_STATE1  0x00222880 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD25_RESERVE_COMP_STATE2  0x00222884 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD25_RESERVE_COMP_STATE3  0x00222888 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD25_SCD_PES_STATE0       0x0022288c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD25_SCD_PES_STATE1       0x00222890 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD25_SCD_PES_STATE2       0x00222894 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD25_SCD_PES_STATE3       0x00222898 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD25_SCD_PACKET_COUNT     0x0022289c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD25_RESERVE_PES_STATE0   0x002228a0 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD25_RESERVE_PES_STATE1   0x002228a4 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD25_SCD_STATE0           0x002228a8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD25_SCD_STATE1           0x002228ac /* SCD State Register */
#define BCHP_XPT_RAVE_SCD25_SCD_STATE2           0x002228b0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD25_SCD_STATE3           0x002228b4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD25_SCD_STATE4           0x002228b8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD25_SCD_STATE5           0x002228bc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD25_RESERVED_STATE0      0x002228c0 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD25_RESERVED_STATE1      0x002228c4 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD25_RESERVED_STATE2      0x002228c8 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD25_RESERVED_STATE3      0x002228cc /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD26_SCD_MISC_CONFIG      0x002228d0 /* SCD Misc Config Register */
#define BCHP_XPT_RAVE_SCD26_SCD_COMP_STATE0      0x002228d4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD26_SCD_COMP_STATE1      0x002228d8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD26_SCD_COMP_STATE2      0x002228dc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD26_SCD_COMP_STATE3      0x002228e0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD26_SCD_COMP_STATE4      0x002228e4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD26_SCD_COMP_STATE5      0x002228e8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD26_SCD_COMP_STATE6      0x002228ec /* SCD State Register */
#define BCHP_XPT_RAVE_SCD26_SCD_COMP_STATE7      0x002228f0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD26_SCD_COMP_STATE8      0x002228f4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD26_SCD_COMP_STATE9      0x002228f8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD26_SCD_COMP_STATE10     0x002228fc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD26_SCD_COMP_STATE11     0x00222900 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD26_RESERVE_COMP_STATE0  0x00222904 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD26_RESERVE_COMP_STATE1  0x00222908 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD26_RESERVE_COMP_STATE2  0x0022290c /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD26_RESERVE_COMP_STATE3  0x00222910 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD26_SCD_PES_STATE0       0x00222914 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD26_SCD_PES_STATE1       0x00222918 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD26_SCD_PES_STATE2       0x0022291c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD26_SCD_PES_STATE3       0x00222920 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD26_SCD_PACKET_COUNT     0x00222924 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD26_RESERVE_PES_STATE0   0x00222928 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD26_RESERVE_PES_STATE1   0x0022292c /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD26_SCD_STATE0           0x00222930 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD26_SCD_STATE1           0x00222934 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD26_SCD_STATE2           0x00222938 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD26_SCD_STATE3           0x0022293c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD26_SCD_STATE4           0x00222940 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD26_SCD_STATE5           0x00222944 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD26_RESERVED_STATE0      0x00222948 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD26_RESERVED_STATE1      0x0022294c /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD26_RESERVED_STATE2      0x00222950 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD26_RESERVED_STATE3      0x00222954 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD27_SCD_MISC_CONFIG      0x00222958 /* SCD Misc Config Register */
#define BCHP_XPT_RAVE_SCD27_SCD_COMP_STATE0      0x0022295c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD27_SCD_COMP_STATE1      0x00222960 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD27_SCD_COMP_STATE2      0x00222964 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD27_SCD_COMP_STATE3      0x00222968 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD27_SCD_COMP_STATE4      0x0022296c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD27_SCD_COMP_STATE5      0x00222970 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD27_SCD_COMP_STATE6      0x00222974 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD27_SCD_COMP_STATE7      0x00222978 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD27_SCD_COMP_STATE8      0x0022297c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD27_SCD_COMP_STATE9      0x00222980 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD27_SCD_COMP_STATE10     0x00222984 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD27_SCD_COMP_STATE11     0x00222988 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD27_RESERVE_COMP_STATE0  0x0022298c /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD27_RESERVE_COMP_STATE1  0x00222990 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD27_RESERVE_COMP_STATE2  0x00222994 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD27_RESERVE_COMP_STATE3  0x00222998 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD27_SCD_PES_STATE0       0x0022299c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD27_SCD_PES_STATE1       0x002229a0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD27_SCD_PES_STATE2       0x002229a4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD27_SCD_PES_STATE3       0x002229a8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD27_SCD_PACKET_COUNT     0x002229ac /* SCD State Register */
#define BCHP_XPT_RAVE_SCD27_RESERVE_PES_STATE0   0x002229b0 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD27_RESERVE_PES_STATE1   0x002229b4 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD27_SCD_STATE0           0x002229b8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD27_SCD_STATE1           0x002229bc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD27_SCD_STATE2           0x002229c0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD27_SCD_STATE3           0x002229c4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD27_SCD_STATE4           0x002229c8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD27_SCD_STATE5           0x002229cc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD27_RESERVED_STATE0      0x002229d0 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD27_RESERVED_STATE1      0x002229d4 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD27_RESERVED_STATE2      0x002229d8 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD27_RESERVED_STATE3      0x002229dc /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD28_SCD_MISC_CONFIG      0x002229e0 /* SCD Misc Config Register */
#define BCHP_XPT_RAVE_SCD28_SCD_COMP_STATE0      0x002229e4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD28_SCD_COMP_STATE1      0x002229e8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD28_SCD_COMP_STATE2      0x002229ec /* SCD State Register */
#define BCHP_XPT_RAVE_SCD28_SCD_COMP_STATE3      0x002229f0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD28_SCD_COMP_STATE4      0x002229f4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD28_SCD_COMP_STATE5      0x002229f8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD28_SCD_COMP_STATE6      0x002229fc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD28_SCD_COMP_STATE7      0x00222a00 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD28_SCD_COMP_STATE8      0x00222a04 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD28_SCD_COMP_STATE9      0x00222a08 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD28_SCD_COMP_STATE10     0x00222a0c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD28_SCD_COMP_STATE11     0x00222a10 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD28_RESERVE_COMP_STATE0  0x00222a14 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD28_RESERVE_COMP_STATE1  0x00222a18 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD28_RESERVE_COMP_STATE2  0x00222a1c /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD28_RESERVE_COMP_STATE3  0x00222a20 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD28_SCD_PES_STATE0       0x00222a24 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD28_SCD_PES_STATE1       0x00222a28 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD28_SCD_PES_STATE2       0x00222a2c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD28_SCD_PES_STATE3       0x00222a30 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD28_SCD_PACKET_COUNT     0x00222a34 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD28_RESERVE_PES_STATE0   0x00222a38 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD28_RESERVE_PES_STATE1   0x00222a3c /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD28_SCD_STATE0           0x00222a40 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD28_SCD_STATE1           0x00222a44 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD28_SCD_STATE2           0x00222a48 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD28_SCD_STATE3           0x00222a4c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD28_SCD_STATE4           0x00222a50 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD28_SCD_STATE5           0x00222a54 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD28_RESERVED_STATE0      0x00222a58 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD28_RESERVED_STATE1      0x00222a5c /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD28_RESERVED_STATE2      0x00222a60 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD28_RESERVED_STATE3      0x00222a64 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD29_SCD_MISC_CONFIG      0x00222a68 /* SCD Misc Config Register */
#define BCHP_XPT_RAVE_SCD29_SCD_COMP_STATE0      0x00222a6c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD29_SCD_COMP_STATE1      0x00222a70 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD29_SCD_COMP_STATE2      0x00222a74 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD29_SCD_COMP_STATE3      0x00222a78 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD29_SCD_COMP_STATE4      0x00222a7c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD29_SCD_COMP_STATE5      0x00222a80 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD29_SCD_COMP_STATE6      0x00222a84 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD29_SCD_COMP_STATE7      0x00222a88 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD29_SCD_COMP_STATE8      0x00222a8c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD29_SCD_COMP_STATE9      0x00222a90 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD29_SCD_COMP_STATE10     0x00222a94 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD29_SCD_COMP_STATE11     0x00222a98 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD29_RESERVE_COMP_STATE0  0x00222a9c /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD29_RESERVE_COMP_STATE1  0x00222aa0 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD29_RESERVE_COMP_STATE2  0x00222aa4 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD29_RESERVE_COMP_STATE3  0x00222aa8 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD29_SCD_PES_STATE0       0x00222aac /* SCD State Register */
#define BCHP_XPT_RAVE_SCD29_SCD_PES_STATE1       0x00222ab0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD29_SCD_PES_STATE2       0x00222ab4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD29_SCD_PES_STATE3       0x00222ab8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD29_SCD_PACKET_COUNT     0x00222abc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD29_RESERVE_PES_STATE0   0x00222ac0 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD29_RESERVE_PES_STATE1   0x00222ac4 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD29_SCD_STATE0           0x00222ac8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD29_SCD_STATE1           0x00222acc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD29_SCD_STATE2           0x00222ad0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD29_SCD_STATE3           0x00222ad4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD29_SCD_STATE4           0x00222ad8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD29_SCD_STATE5           0x00222adc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD29_RESERVED_STATE0      0x00222ae0 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD29_RESERVED_STATE1      0x00222ae4 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD29_RESERVED_STATE2      0x00222ae8 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD29_RESERVED_STATE3      0x00222aec /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD30_SCD_MISC_CONFIG      0x00222af0 /* SCD Misc Config Register */
#define BCHP_XPT_RAVE_SCD30_SCD_COMP_STATE0      0x00222af4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD30_SCD_COMP_STATE1      0x00222af8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD30_SCD_COMP_STATE2      0x00222afc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD30_SCD_COMP_STATE3      0x00222b00 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD30_SCD_COMP_STATE4      0x00222b04 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD30_SCD_COMP_STATE5      0x00222b08 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD30_SCD_COMP_STATE6      0x00222b0c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD30_SCD_COMP_STATE7      0x00222b10 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD30_SCD_COMP_STATE8      0x00222b14 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD30_SCD_COMP_STATE9      0x00222b18 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD30_SCD_COMP_STATE10     0x00222b1c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD30_SCD_COMP_STATE11     0x00222b20 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD30_RESERVE_COMP_STATE0  0x00222b24 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD30_RESERVE_COMP_STATE1  0x00222b28 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD30_RESERVE_COMP_STATE2  0x00222b2c /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD30_RESERVE_COMP_STATE3  0x00222b30 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD30_SCD_PES_STATE0       0x00222b34 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD30_SCD_PES_STATE1       0x00222b38 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD30_SCD_PES_STATE2       0x00222b3c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD30_SCD_PES_STATE3       0x00222b40 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD30_SCD_PACKET_COUNT     0x00222b44 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD30_RESERVE_PES_STATE0   0x00222b48 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD30_RESERVE_PES_STATE1   0x00222b4c /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD30_SCD_STATE0           0x00222b50 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD30_SCD_STATE1           0x00222b54 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD30_SCD_STATE2           0x00222b58 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD30_SCD_STATE3           0x00222b5c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD30_SCD_STATE4           0x00222b60 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD30_SCD_STATE5           0x00222b64 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD30_RESERVED_STATE0      0x00222b68 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD30_RESERVED_STATE1      0x00222b6c /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD30_RESERVED_STATE2      0x00222b70 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD30_RESERVED_STATE3      0x00222b74 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD31_SCD_MISC_CONFIG      0x00222b78 /* SCD Misc Config Register */
#define BCHP_XPT_RAVE_SCD31_SCD_COMP_STATE0      0x00222b7c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD31_SCD_COMP_STATE1      0x00222b80 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD31_SCD_COMP_STATE2      0x00222b84 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD31_SCD_COMP_STATE3      0x00222b88 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD31_SCD_COMP_STATE4      0x00222b8c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD31_SCD_COMP_STATE5      0x00222b90 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD31_SCD_COMP_STATE6      0x00222b94 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD31_SCD_COMP_STATE7      0x00222b98 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD31_SCD_COMP_STATE8      0x00222b9c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD31_SCD_COMP_STATE9      0x00222ba0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD31_SCD_COMP_STATE10     0x00222ba4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD31_SCD_COMP_STATE11     0x00222ba8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD31_RESERVE_COMP_STATE0  0x00222bac /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD31_RESERVE_COMP_STATE1  0x00222bb0 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD31_RESERVE_COMP_STATE2  0x00222bb4 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD31_RESERVE_COMP_STATE3  0x00222bb8 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD31_SCD_PES_STATE0       0x00222bbc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD31_SCD_PES_STATE1       0x00222bc0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD31_SCD_PES_STATE2       0x00222bc4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD31_SCD_PES_STATE3       0x00222bc8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD31_SCD_PACKET_COUNT     0x00222bcc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD31_RESERVE_PES_STATE0   0x00222bd0 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD31_RESERVE_PES_STATE1   0x00222bd4 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD31_SCD_STATE0           0x00222bd8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD31_SCD_STATE1           0x00222bdc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD31_SCD_STATE2           0x00222be0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD31_SCD_STATE3           0x00222be4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD31_SCD_STATE4           0x00222be8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD31_SCD_STATE5           0x00222bec /* SCD State Register */
#define BCHP_XPT_RAVE_SCD31_RESERVED_STATE0      0x00222bf0 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD31_RESERVED_STATE1      0x00222bf4 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD31_RESERVED_STATE2      0x00222bf8 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD31_RESERVED_STATE3      0x00222bfc /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD32_SCD_MISC_CONFIG      0x00222c00 /* SCD Misc Config Register */
#define BCHP_XPT_RAVE_SCD32_SCD_COMP_STATE0      0x00222c04 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD32_SCD_COMP_STATE1      0x00222c08 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD32_SCD_COMP_STATE2      0x00222c0c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD32_SCD_COMP_STATE3      0x00222c10 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD32_SCD_COMP_STATE4      0x00222c14 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD32_SCD_COMP_STATE5      0x00222c18 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD32_SCD_COMP_STATE6      0x00222c1c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD32_SCD_COMP_STATE7      0x00222c20 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD32_SCD_COMP_STATE8      0x00222c24 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD32_SCD_COMP_STATE9      0x00222c28 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD32_SCD_COMP_STATE10     0x00222c2c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD32_SCD_COMP_STATE11     0x00222c30 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD32_RESERVE_COMP_STATE0  0x00222c34 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD32_RESERVE_COMP_STATE1  0x00222c38 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD32_RESERVE_COMP_STATE2  0x00222c3c /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD32_RESERVE_COMP_STATE3  0x00222c40 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD32_SCD_PES_STATE0       0x00222c44 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD32_SCD_PES_STATE1       0x00222c48 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD32_SCD_PES_STATE2       0x00222c4c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD32_SCD_PES_STATE3       0x00222c50 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD32_SCD_PACKET_COUNT     0x00222c54 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD32_RESERVE_PES_STATE0   0x00222c58 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD32_RESERVE_PES_STATE1   0x00222c5c /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD32_SCD_STATE0           0x00222c60 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD32_SCD_STATE1           0x00222c64 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD32_SCD_STATE2           0x00222c68 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD32_SCD_STATE3           0x00222c6c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD32_SCD_STATE4           0x00222c70 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD32_SCD_STATE5           0x00222c74 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD32_RESERVED_STATE0      0x00222c78 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD32_RESERVED_STATE1      0x00222c7c /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD32_RESERVED_STATE2      0x00222c80 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD32_RESERVED_STATE3      0x00222c84 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD33_SCD_MISC_CONFIG      0x00222c88 /* SCD Misc Config Register */
#define BCHP_XPT_RAVE_SCD33_SCD_COMP_STATE0      0x00222c8c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD33_SCD_COMP_STATE1      0x00222c90 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD33_SCD_COMP_STATE2      0x00222c94 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD33_SCD_COMP_STATE3      0x00222c98 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD33_SCD_COMP_STATE4      0x00222c9c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD33_SCD_COMP_STATE5      0x00222ca0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD33_SCD_COMP_STATE6      0x00222ca4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD33_SCD_COMP_STATE7      0x00222ca8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD33_SCD_COMP_STATE8      0x00222cac /* SCD State Register */
#define BCHP_XPT_RAVE_SCD33_SCD_COMP_STATE9      0x00222cb0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD33_SCD_COMP_STATE10     0x00222cb4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD33_SCD_COMP_STATE11     0x00222cb8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD33_RESERVE_COMP_STATE0  0x00222cbc /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD33_RESERVE_COMP_STATE1  0x00222cc0 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD33_RESERVE_COMP_STATE2  0x00222cc4 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD33_RESERVE_COMP_STATE3  0x00222cc8 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD33_SCD_PES_STATE0       0x00222ccc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD33_SCD_PES_STATE1       0x00222cd0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD33_SCD_PES_STATE2       0x00222cd4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD33_SCD_PES_STATE3       0x00222cd8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD33_SCD_PACKET_COUNT     0x00222cdc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD33_RESERVE_PES_STATE0   0x00222ce0 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD33_RESERVE_PES_STATE1   0x00222ce4 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD33_SCD_STATE0           0x00222ce8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD33_SCD_STATE1           0x00222cec /* SCD State Register */
#define BCHP_XPT_RAVE_SCD33_SCD_STATE2           0x00222cf0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD33_SCD_STATE3           0x00222cf4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD33_SCD_STATE4           0x00222cf8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD33_SCD_STATE5           0x00222cfc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD33_RESERVED_STATE0      0x00222d00 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD33_RESERVED_STATE1      0x00222d04 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD33_RESERVED_STATE2      0x00222d08 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD33_RESERVED_STATE3      0x00222d0c /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD34_SCD_MISC_CONFIG      0x00222d10 /* SCD Misc Config Register */
#define BCHP_XPT_RAVE_SCD34_SCD_COMP_STATE0      0x00222d14 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD34_SCD_COMP_STATE1      0x00222d18 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD34_SCD_COMP_STATE2      0x00222d1c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD34_SCD_COMP_STATE3      0x00222d20 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD34_SCD_COMP_STATE4      0x00222d24 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD34_SCD_COMP_STATE5      0x00222d28 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD34_SCD_COMP_STATE6      0x00222d2c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD34_SCD_COMP_STATE7      0x00222d30 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD34_SCD_COMP_STATE8      0x00222d34 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD34_SCD_COMP_STATE9      0x00222d38 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD34_SCD_COMP_STATE10     0x00222d3c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD34_SCD_COMP_STATE11     0x00222d40 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD34_RESERVE_COMP_STATE0  0x00222d44 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD34_RESERVE_COMP_STATE1  0x00222d48 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD34_RESERVE_COMP_STATE2  0x00222d4c /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD34_RESERVE_COMP_STATE3  0x00222d50 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD34_SCD_PES_STATE0       0x00222d54 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD34_SCD_PES_STATE1       0x00222d58 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD34_SCD_PES_STATE2       0x00222d5c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD34_SCD_PES_STATE3       0x00222d60 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD34_SCD_PACKET_COUNT     0x00222d64 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD34_RESERVE_PES_STATE0   0x00222d68 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD34_RESERVE_PES_STATE1   0x00222d6c /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD34_SCD_STATE0           0x00222d70 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD34_SCD_STATE1           0x00222d74 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD34_SCD_STATE2           0x00222d78 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD34_SCD_STATE3           0x00222d7c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD34_SCD_STATE4           0x00222d80 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD34_SCD_STATE5           0x00222d84 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD34_RESERVED_STATE0      0x00222d88 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD34_RESERVED_STATE1      0x00222d8c /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD34_RESERVED_STATE2      0x00222d90 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD34_RESERVED_STATE3      0x00222d94 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD35_SCD_MISC_CONFIG      0x00222d98 /* SCD Misc Config Register */
#define BCHP_XPT_RAVE_SCD35_SCD_COMP_STATE0      0x00222d9c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD35_SCD_COMP_STATE1      0x00222da0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD35_SCD_COMP_STATE2      0x00222da4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD35_SCD_COMP_STATE3      0x00222da8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD35_SCD_COMP_STATE4      0x00222dac /* SCD State Register */
#define BCHP_XPT_RAVE_SCD35_SCD_COMP_STATE5      0x00222db0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD35_SCD_COMP_STATE6      0x00222db4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD35_SCD_COMP_STATE7      0x00222db8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD35_SCD_COMP_STATE8      0x00222dbc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD35_SCD_COMP_STATE9      0x00222dc0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD35_SCD_COMP_STATE10     0x00222dc4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD35_SCD_COMP_STATE11     0x00222dc8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD35_RESERVE_COMP_STATE0  0x00222dcc /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD35_RESERVE_COMP_STATE1  0x00222dd0 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD35_RESERVE_COMP_STATE2  0x00222dd4 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD35_RESERVE_COMP_STATE3  0x00222dd8 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD35_SCD_PES_STATE0       0x00222ddc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD35_SCD_PES_STATE1       0x00222de0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD35_SCD_PES_STATE2       0x00222de4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD35_SCD_PES_STATE3       0x00222de8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD35_SCD_PACKET_COUNT     0x00222dec /* SCD State Register */
#define BCHP_XPT_RAVE_SCD35_RESERVE_PES_STATE0   0x00222df0 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD35_RESERVE_PES_STATE1   0x00222df4 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD35_SCD_STATE0           0x00222df8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD35_SCD_STATE1           0x00222dfc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD35_SCD_STATE2           0x00222e00 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD35_SCD_STATE3           0x00222e04 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD35_SCD_STATE4           0x00222e08 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD35_SCD_STATE5           0x00222e0c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD35_RESERVED_STATE0      0x00222e10 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD35_RESERVED_STATE1      0x00222e14 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD35_RESERVED_STATE2      0x00222e18 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD35_RESERVED_STATE3      0x00222e1c /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD36_SCD_MISC_CONFIG      0x00222e20 /* SCD Misc Config Register */
#define BCHP_XPT_RAVE_SCD36_SCD_COMP_STATE0      0x00222e24 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD36_SCD_COMP_STATE1      0x00222e28 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD36_SCD_COMP_STATE2      0x00222e2c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD36_SCD_COMP_STATE3      0x00222e30 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD36_SCD_COMP_STATE4      0x00222e34 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD36_SCD_COMP_STATE5      0x00222e38 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD36_SCD_COMP_STATE6      0x00222e3c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD36_SCD_COMP_STATE7      0x00222e40 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD36_SCD_COMP_STATE8      0x00222e44 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD36_SCD_COMP_STATE9      0x00222e48 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD36_SCD_COMP_STATE10     0x00222e4c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD36_SCD_COMP_STATE11     0x00222e50 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD36_RESERVE_COMP_STATE0  0x00222e54 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD36_RESERVE_COMP_STATE1  0x00222e58 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD36_RESERVE_COMP_STATE2  0x00222e5c /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD36_RESERVE_COMP_STATE3  0x00222e60 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD36_SCD_PES_STATE0       0x00222e64 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD36_SCD_PES_STATE1       0x00222e68 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD36_SCD_PES_STATE2       0x00222e6c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD36_SCD_PES_STATE3       0x00222e70 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD36_SCD_PACKET_COUNT     0x00222e74 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD36_RESERVE_PES_STATE0   0x00222e78 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD36_RESERVE_PES_STATE1   0x00222e7c /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD36_SCD_STATE0           0x00222e80 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD36_SCD_STATE1           0x00222e84 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD36_SCD_STATE2           0x00222e88 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD36_SCD_STATE3           0x00222e8c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD36_SCD_STATE4           0x00222e90 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD36_SCD_STATE5           0x00222e94 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD36_RESERVED_STATE0      0x00222e98 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD36_RESERVED_STATE1      0x00222e9c /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD36_RESERVED_STATE2      0x00222ea0 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD36_RESERVED_STATE3      0x00222ea4 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD37_SCD_MISC_CONFIG      0x00222ea8 /* SCD Misc Config Register */
#define BCHP_XPT_RAVE_SCD37_SCD_COMP_STATE0      0x00222eac /* SCD State Register */
#define BCHP_XPT_RAVE_SCD37_SCD_COMP_STATE1      0x00222eb0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD37_SCD_COMP_STATE2      0x00222eb4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD37_SCD_COMP_STATE3      0x00222eb8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD37_SCD_COMP_STATE4      0x00222ebc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD37_SCD_COMP_STATE5      0x00222ec0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD37_SCD_COMP_STATE6      0x00222ec4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD37_SCD_COMP_STATE7      0x00222ec8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD37_SCD_COMP_STATE8      0x00222ecc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD37_SCD_COMP_STATE9      0x00222ed0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD37_SCD_COMP_STATE10     0x00222ed4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD37_SCD_COMP_STATE11     0x00222ed8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD37_RESERVE_COMP_STATE0  0x00222edc /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD37_RESERVE_COMP_STATE1  0x00222ee0 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD37_RESERVE_COMP_STATE2  0x00222ee4 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD37_RESERVE_COMP_STATE3  0x00222ee8 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD37_SCD_PES_STATE0       0x00222eec /* SCD State Register */
#define BCHP_XPT_RAVE_SCD37_SCD_PES_STATE1       0x00222ef0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD37_SCD_PES_STATE2       0x00222ef4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD37_SCD_PES_STATE3       0x00222ef8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD37_SCD_PACKET_COUNT     0x00222efc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD37_RESERVE_PES_STATE0   0x00222f00 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD37_RESERVE_PES_STATE1   0x00222f04 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD37_SCD_STATE0           0x00222f08 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD37_SCD_STATE1           0x00222f0c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD37_SCD_STATE2           0x00222f10 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD37_SCD_STATE3           0x00222f14 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD37_SCD_STATE4           0x00222f18 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD37_SCD_STATE5           0x00222f1c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD37_RESERVED_STATE0      0x00222f20 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD37_RESERVED_STATE1      0x00222f24 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD37_RESERVED_STATE2      0x00222f28 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD37_RESERVED_STATE3      0x00222f2c /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD38_SCD_MISC_CONFIG      0x00222f30 /* SCD Misc Config Register */
#define BCHP_XPT_RAVE_SCD38_SCD_COMP_STATE0      0x00222f34 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD38_SCD_COMP_STATE1      0x00222f38 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD38_SCD_COMP_STATE2      0x00222f3c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD38_SCD_COMP_STATE3      0x00222f40 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD38_SCD_COMP_STATE4      0x00222f44 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD38_SCD_COMP_STATE5      0x00222f48 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD38_SCD_COMP_STATE6      0x00222f4c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD38_SCD_COMP_STATE7      0x00222f50 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD38_SCD_COMP_STATE8      0x00222f54 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD38_SCD_COMP_STATE9      0x00222f58 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD38_SCD_COMP_STATE10     0x00222f5c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD38_SCD_COMP_STATE11     0x00222f60 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD38_RESERVE_COMP_STATE0  0x00222f64 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD38_RESERVE_COMP_STATE1  0x00222f68 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD38_RESERVE_COMP_STATE2  0x00222f6c /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD38_RESERVE_COMP_STATE3  0x00222f70 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD38_SCD_PES_STATE0       0x00222f74 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD38_SCD_PES_STATE1       0x00222f78 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD38_SCD_PES_STATE2       0x00222f7c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD38_SCD_PES_STATE3       0x00222f80 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD38_SCD_PACKET_COUNT     0x00222f84 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD38_RESERVE_PES_STATE0   0x00222f88 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD38_RESERVE_PES_STATE1   0x00222f8c /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD38_SCD_STATE0           0x00222f90 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD38_SCD_STATE1           0x00222f94 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD38_SCD_STATE2           0x00222f98 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD38_SCD_STATE3           0x00222f9c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD38_SCD_STATE4           0x00222fa0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD38_SCD_STATE5           0x00222fa4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD38_RESERVED_STATE0      0x00222fa8 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD38_RESERVED_STATE1      0x00222fac /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD38_RESERVED_STATE2      0x00222fb0 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD38_RESERVED_STATE3      0x00222fb4 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD39_SCD_MISC_CONFIG      0x00222fb8 /* SCD Misc Config Register */
#define BCHP_XPT_RAVE_SCD39_SCD_COMP_STATE0      0x00222fbc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD39_SCD_COMP_STATE1      0x00222fc0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD39_SCD_COMP_STATE2      0x00222fc4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD39_SCD_COMP_STATE3      0x00222fc8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD39_SCD_COMP_STATE4      0x00222fcc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD39_SCD_COMP_STATE5      0x00222fd0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD39_SCD_COMP_STATE6      0x00222fd4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD39_SCD_COMP_STATE7      0x00222fd8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD39_SCD_COMP_STATE8      0x00222fdc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD39_SCD_COMP_STATE9      0x00222fe0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD39_SCD_COMP_STATE10     0x00222fe4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD39_SCD_COMP_STATE11     0x00222fe8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD39_RESERVE_COMP_STATE0  0x00222fec /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD39_RESERVE_COMP_STATE1  0x00222ff0 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD39_RESERVE_COMP_STATE2  0x00222ff4 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD39_RESERVE_COMP_STATE3  0x00222ff8 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD39_SCD_PES_STATE0       0x00222ffc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD39_SCD_PES_STATE1       0x00223000 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD39_SCD_PES_STATE2       0x00223004 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD39_SCD_PES_STATE3       0x00223008 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD39_SCD_PACKET_COUNT     0x0022300c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD39_RESERVE_PES_STATE0   0x00223010 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD39_RESERVE_PES_STATE1   0x00223014 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD39_SCD_STATE0           0x00223018 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD39_SCD_STATE1           0x0022301c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD39_SCD_STATE2           0x00223020 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD39_SCD_STATE3           0x00223024 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD39_SCD_STATE4           0x00223028 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD39_SCD_STATE5           0x0022302c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD39_RESERVED_STATE0      0x00223030 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD39_RESERVED_STATE1      0x00223034 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD39_RESERVED_STATE2      0x00223038 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD39_RESERVED_STATE3      0x0022303c /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD40_SCD_MISC_CONFIG      0x00223040 /* SCD Misc Config Register */
#define BCHP_XPT_RAVE_SCD40_SCD_COMP_STATE0      0x00223044 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD40_SCD_COMP_STATE1      0x00223048 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD40_SCD_COMP_STATE2      0x0022304c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD40_SCD_COMP_STATE3      0x00223050 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD40_SCD_COMP_STATE4      0x00223054 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD40_SCD_COMP_STATE5      0x00223058 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD40_SCD_COMP_STATE6      0x0022305c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD40_SCD_COMP_STATE7      0x00223060 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD40_SCD_COMP_STATE8      0x00223064 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD40_SCD_COMP_STATE9      0x00223068 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD40_SCD_COMP_STATE10     0x0022306c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD40_SCD_COMP_STATE11     0x00223070 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD40_RESERVE_COMP_STATE0  0x00223074 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD40_RESERVE_COMP_STATE1  0x00223078 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD40_RESERVE_COMP_STATE2  0x0022307c /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD40_RESERVE_COMP_STATE3  0x00223080 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD40_SCD_PES_STATE0       0x00223084 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD40_SCD_PES_STATE1       0x00223088 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD40_SCD_PES_STATE2       0x0022308c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD40_SCD_PES_STATE3       0x00223090 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD40_SCD_PACKET_COUNT     0x00223094 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD40_RESERVE_PES_STATE0   0x00223098 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD40_RESERVE_PES_STATE1   0x0022309c /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD40_SCD_STATE0           0x002230a0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD40_SCD_STATE1           0x002230a4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD40_SCD_STATE2           0x002230a8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD40_SCD_STATE3           0x002230ac /* SCD State Register */
#define BCHP_XPT_RAVE_SCD40_SCD_STATE4           0x002230b0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD40_SCD_STATE5           0x002230b4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD40_RESERVED_STATE0      0x002230b8 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD40_RESERVED_STATE1      0x002230bc /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD40_RESERVED_STATE2      0x002230c0 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD40_RESERVED_STATE3      0x002230c4 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD41_SCD_MISC_CONFIG      0x002230c8 /* SCD Misc Config Register */
#define BCHP_XPT_RAVE_SCD41_SCD_COMP_STATE0      0x002230cc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD41_SCD_COMP_STATE1      0x002230d0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD41_SCD_COMP_STATE2      0x002230d4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD41_SCD_COMP_STATE3      0x002230d8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD41_SCD_COMP_STATE4      0x002230dc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD41_SCD_COMP_STATE5      0x002230e0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD41_SCD_COMP_STATE6      0x002230e4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD41_SCD_COMP_STATE7      0x002230e8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD41_SCD_COMP_STATE8      0x002230ec /* SCD State Register */
#define BCHP_XPT_RAVE_SCD41_SCD_COMP_STATE9      0x002230f0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD41_SCD_COMP_STATE10     0x002230f4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD41_SCD_COMP_STATE11     0x002230f8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD41_RESERVE_COMP_STATE0  0x002230fc /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD41_RESERVE_COMP_STATE1  0x00223100 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD41_RESERVE_COMP_STATE2  0x00223104 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD41_RESERVE_COMP_STATE3  0x00223108 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD41_SCD_PES_STATE0       0x0022310c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD41_SCD_PES_STATE1       0x00223110 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD41_SCD_PES_STATE2       0x00223114 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD41_SCD_PES_STATE3       0x00223118 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD41_SCD_PACKET_COUNT     0x0022311c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD41_RESERVE_PES_STATE0   0x00223120 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD41_RESERVE_PES_STATE1   0x00223124 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD41_SCD_STATE0           0x00223128 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD41_SCD_STATE1           0x0022312c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD41_SCD_STATE2           0x00223130 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD41_SCD_STATE3           0x00223134 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD41_SCD_STATE4           0x00223138 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD41_SCD_STATE5           0x0022313c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD41_RESERVED_STATE0      0x00223140 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD41_RESERVED_STATE1      0x00223144 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD41_RESERVED_STATE2      0x00223148 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD41_RESERVED_STATE3      0x0022314c /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD42_SCD_MISC_CONFIG      0x00223150 /* SCD Misc Config Register */
#define BCHP_XPT_RAVE_SCD42_SCD_COMP_STATE0      0x00223154 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD42_SCD_COMP_STATE1      0x00223158 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD42_SCD_COMP_STATE2      0x0022315c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD42_SCD_COMP_STATE3      0x00223160 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD42_SCD_COMP_STATE4      0x00223164 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD42_SCD_COMP_STATE5      0x00223168 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD42_SCD_COMP_STATE6      0x0022316c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD42_SCD_COMP_STATE7      0x00223170 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD42_SCD_COMP_STATE8      0x00223174 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD42_SCD_COMP_STATE9      0x00223178 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD42_SCD_COMP_STATE10     0x0022317c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD42_SCD_COMP_STATE11     0x00223180 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD42_RESERVE_COMP_STATE0  0x00223184 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD42_RESERVE_COMP_STATE1  0x00223188 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD42_RESERVE_COMP_STATE2  0x0022318c /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD42_RESERVE_COMP_STATE3  0x00223190 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD42_SCD_PES_STATE0       0x00223194 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD42_SCD_PES_STATE1       0x00223198 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD42_SCD_PES_STATE2       0x0022319c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD42_SCD_PES_STATE3       0x002231a0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD42_SCD_PACKET_COUNT     0x002231a4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD42_RESERVE_PES_STATE0   0x002231a8 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD42_RESERVE_PES_STATE1   0x002231ac /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD42_SCD_STATE0           0x002231b0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD42_SCD_STATE1           0x002231b4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD42_SCD_STATE2           0x002231b8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD42_SCD_STATE3           0x002231bc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD42_SCD_STATE4           0x002231c0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD42_SCD_STATE5           0x002231c4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD42_RESERVED_STATE0      0x002231c8 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD42_RESERVED_STATE1      0x002231cc /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD42_RESERVED_STATE2      0x002231d0 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD42_RESERVED_STATE3      0x002231d4 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD43_SCD_MISC_CONFIG      0x002231d8 /* SCD Misc Config Register */
#define BCHP_XPT_RAVE_SCD43_SCD_COMP_STATE0      0x002231dc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD43_SCD_COMP_STATE1      0x002231e0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD43_SCD_COMP_STATE2      0x002231e4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD43_SCD_COMP_STATE3      0x002231e8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD43_SCD_COMP_STATE4      0x002231ec /* SCD State Register */
#define BCHP_XPT_RAVE_SCD43_SCD_COMP_STATE5      0x002231f0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD43_SCD_COMP_STATE6      0x002231f4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD43_SCD_COMP_STATE7      0x002231f8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD43_SCD_COMP_STATE8      0x002231fc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD43_SCD_COMP_STATE9      0x00223200 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD43_SCD_COMP_STATE10     0x00223204 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD43_SCD_COMP_STATE11     0x00223208 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD43_RESERVE_COMP_STATE0  0x0022320c /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD43_RESERVE_COMP_STATE1  0x00223210 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD43_RESERVE_COMP_STATE2  0x00223214 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD43_RESERVE_COMP_STATE3  0x00223218 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD43_SCD_PES_STATE0       0x0022321c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD43_SCD_PES_STATE1       0x00223220 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD43_SCD_PES_STATE2       0x00223224 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD43_SCD_PES_STATE3       0x00223228 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD43_SCD_PACKET_COUNT     0x0022322c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD43_RESERVE_PES_STATE0   0x00223230 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD43_RESERVE_PES_STATE1   0x00223234 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD43_SCD_STATE0           0x00223238 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD43_SCD_STATE1           0x0022323c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD43_SCD_STATE2           0x00223240 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD43_SCD_STATE3           0x00223244 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD43_SCD_STATE4           0x00223248 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD43_SCD_STATE5           0x0022324c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD43_RESERVED_STATE0      0x00223250 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD43_RESERVED_STATE1      0x00223254 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD43_RESERVED_STATE2      0x00223258 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD43_RESERVED_STATE3      0x0022325c /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD44_SCD_MISC_CONFIG      0x00223260 /* SCD Misc Config Register */
#define BCHP_XPT_RAVE_SCD44_SCD_COMP_STATE0      0x00223264 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD44_SCD_COMP_STATE1      0x00223268 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD44_SCD_COMP_STATE2      0x0022326c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD44_SCD_COMP_STATE3      0x00223270 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD44_SCD_COMP_STATE4      0x00223274 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD44_SCD_COMP_STATE5      0x00223278 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD44_SCD_COMP_STATE6      0x0022327c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD44_SCD_COMP_STATE7      0x00223280 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD44_SCD_COMP_STATE8      0x00223284 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD44_SCD_COMP_STATE9      0x00223288 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD44_SCD_COMP_STATE10     0x0022328c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD44_SCD_COMP_STATE11     0x00223290 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD44_RESERVE_COMP_STATE0  0x00223294 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD44_RESERVE_COMP_STATE1  0x00223298 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD44_RESERVE_COMP_STATE2  0x0022329c /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD44_RESERVE_COMP_STATE3  0x002232a0 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD44_SCD_PES_STATE0       0x002232a4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD44_SCD_PES_STATE1       0x002232a8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD44_SCD_PES_STATE2       0x002232ac /* SCD State Register */
#define BCHP_XPT_RAVE_SCD44_SCD_PES_STATE3       0x002232b0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD44_SCD_PACKET_COUNT     0x002232b4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD44_RESERVE_PES_STATE0   0x002232b8 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD44_RESERVE_PES_STATE1   0x002232bc /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD44_SCD_STATE0           0x002232c0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD44_SCD_STATE1           0x002232c4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD44_SCD_STATE2           0x002232c8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD44_SCD_STATE3           0x002232cc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD44_SCD_STATE4           0x002232d0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD44_SCD_STATE5           0x002232d4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD44_RESERVED_STATE0      0x002232d8 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD44_RESERVED_STATE1      0x002232dc /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD44_RESERVED_STATE2      0x002232e0 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD44_RESERVED_STATE3      0x002232e4 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD45_SCD_MISC_CONFIG      0x002232e8 /* SCD Misc Config Register */
#define BCHP_XPT_RAVE_SCD45_SCD_COMP_STATE0      0x002232ec /* SCD State Register */
#define BCHP_XPT_RAVE_SCD45_SCD_COMP_STATE1      0x002232f0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD45_SCD_COMP_STATE2      0x002232f4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD45_SCD_COMP_STATE3      0x002232f8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD45_SCD_COMP_STATE4      0x002232fc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD45_SCD_COMP_STATE5      0x00223300 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD45_SCD_COMP_STATE6      0x00223304 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD45_SCD_COMP_STATE7      0x00223308 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD45_SCD_COMP_STATE8      0x0022330c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD45_SCD_COMP_STATE9      0x00223310 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD45_SCD_COMP_STATE10     0x00223314 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD45_SCD_COMP_STATE11     0x00223318 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD45_RESERVE_COMP_STATE0  0x0022331c /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD45_RESERVE_COMP_STATE1  0x00223320 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD45_RESERVE_COMP_STATE2  0x00223324 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD45_RESERVE_COMP_STATE3  0x00223328 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD45_SCD_PES_STATE0       0x0022332c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD45_SCD_PES_STATE1       0x00223330 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD45_SCD_PES_STATE2       0x00223334 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD45_SCD_PES_STATE3       0x00223338 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD45_SCD_PACKET_COUNT     0x0022333c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD45_RESERVE_PES_STATE0   0x00223340 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD45_RESERVE_PES_STATE1   0x00223344 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD45_SCD_STATE0           0x00223348 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD45_SCD_STATE1           0x0022334c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD45_SCD_STATE2           0x00223350 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD45_SCD_STATE3           0x00223354 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD45_SCD_STATE4           0x00223358 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD45_SCD_STATE5           0x0022335c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD45_RESERVED_STATE0      0x00223360 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD45_RESERVED_STATE1      0x00223364 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD45_RESERVED_STATE2      0x00223368 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD45_RESERVED_STATE3      0x0022336c /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD46_SCD_MISC_CONFIG      0x00223370 /* SCD Misc Config Register */
#define BCHP_XPT_RAVE_SCD46_SCD_COMP_STATE0      0x00223374 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD46_SCD_COMP_STATE1      0x00223378 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD46_SCD_COMP_STATE2      0x0022337c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD46_SCD_COMP_STATE3      0x00223380 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD46_SCD_COMP_STATE4      0x00223384 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD46_SCD_COMP_STATE5      0x00223388 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD46_SCD_COMP_STATE6      0x0022338c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD46_SCD_COMP_STATE7      0x00223390 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD46_SCD_COMP_STATE8      0x00223394 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD46_SCD_COMP_STATE9      0x00223398 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD46_SCD_COMP_STATE10     0x0022339c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD46_SCD_COMP_STATE11     0x002233a0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD46_RESERVE_COMP_STATE0  0x002233a4 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD46_RESERVE_COMP_STATE1  0x002233a8 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD46_RESERVE_COMP_STATE2  0x002233ac /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD46_RESERVE_COMP_STATE3  0x002233b0 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD46_SCD_PES_STATE0       0x002233b4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD46_SCD_PES_STATE1       0x002233b8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD46_SCD_PES_STATE2       0x002233bc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD46_SCD_PES_STATE3       0x002233c0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD46_SCD_PACKET_COUNT     0x002233c4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD46_RESERVE_PES_STATE0   0x002233c8 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD46_RESERVE_PES_STATE1   0x002233cc /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD46_SCD_STATE0           0x002233d0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD46_SCD_STATE1           0x002233d4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD46_SCD_STATE2           0x002233d8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD46_SCD_STATE3           0x002233dc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD46_SCD_STATE4           0x002233e0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD46_SCD_STATE5           0x002233e4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD46_RESERVED_STATE0      0x002233e8 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD46_RESERVED_STATE1      0x002233ec /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD46_RESERVED_STATE2      0x002233f0 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD46_RESERVED_STATE3      0x002233f4 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD47_SCD_MISC_CONFIG      0x002233f8 /* SCD Misc Config Register */
#define BCHP_XPT_RAVE_SCD47_SCD_COMP_STATE0      0x002233fc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD47_SCD_COMP_STATE1      0x00223400 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD47_SCD_COMP_STATE2      0x00223404 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD47_SCD_COMP_STATE3      0x00223408 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD47_SCD_COMP_STATE4      0x0022340c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD47_SCD_COMP_STATE5      0x00223410 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD47_SCD_COMP_STATE6      0x00223414 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD47_SCD_COMP_STATE7      0x00223418 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD47_SCD_COMP_STATE8      0x0022341c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD47_SCD_COMP_STATE9      0x00223420 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD47_SCD_COMP_STATE10     0x00223424 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD47_SCD_COMP_STATE11     0x00223428 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD47_RESERVE_COMP_STATE0  0x0022342c /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD47_RESERVE_COMP_STATE1  0x00223430 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD47_RESERVE_COMP_STATE2  0x00223434 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD47_RESERVE_COMP_STATE3  0x00223438 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD47_SCD_PES_STATE0       0x0022343c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD47_SCD_PES_STATE1       0x00223440 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD47_SCD_PES_STATE2       0x00223444 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD47_SCD_PES_STATE3       0x00223448 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD47_SCD_PACKET_COUNT     0x0022344c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD47_RESERVE_PES_STATE0   0x00223450 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD47_RESERVE_PES_STATE1   0x00223454 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD47_SCD_STATE0           0x00223458 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD47_SCD_STATE1           0x0022345c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD47_SCD_STATE2           0x00223460 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD47_SCD_STATE3           0x00223464 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD47_SCD_STATE4           0x00223468 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD47_SCD_STATE5           0x0022346c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD47_RESERVED_STATE0      0x00223470 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD47_RESERVED_STATE1      0x00223474 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD47_RESERVED_STATE2      0x00223478 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD47_RESERVED_STATE3      0x0022347c /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_XPU_CONFIG                 0x00223480 /* XPU TEST ENABLE REGISTER */
#define BCHP_XPT_RAVE_XPU_TEST_CONTROL           0x00223484 /* XPU TEST CONTROL REGISTER */
#define BCHP_XPT_RAVE_XPU_TEST_CONTROL_EXT_IO    0x00223488 /* XPU TEST CONTROL EXT IO */
#define BCHP_XPT_RAVE_XPU_TEST_OBSERVE_0         0x0022348c /* XPU TEST OBSERVE REGISTER */
#define BCHP_XPT_RAVE_XPU_TEST_OBSERVE_1         0x00223490 /* XPU TEST OBSERVE REGISTER */
#define BCHP_XPT_RAVE_XPU_TEST_OBSERVE_EXT_IO    0x00223494 /* XPU TEST OBSERVE EXT IO REGISTER */
#define BCHP_XPT_RAVE_RAVE_DIAGNOSTICS_CONTROL   0x00223498 /* RAVE Diagnostics Control Register */
#define BCHP_XPT_RAVE_STOP_PACKET_COUNT_VALUE    0x0022349c /* Stop Packet Count Value */
#define BCHP_XPT_RAVE_AVS_SCV_FILTER_MODE_CONTROL 0x002234a0 /* AVS SCV Filter mode */
#define BCHP_XPT_RAVE_AVS_SCV_FILTER_VALUE_0_TO_3 0x002234a4 /* AVS SCV Filter value 0 to 3 */
#define BCHP_XPT_RAVE_AVS_SCV_FILTER_VALUE_4_TO_7 0x002234a8 /* AVS SCV Filter value 4 to 7 */
#define BCHP_XPT_RAVE_AV_STATUS                  0x002234ac /* RAVE Status */
#define BCHP_XPT_RAVE_PACKET_COUNT               0x002234b0 /* RAVE input packet counter */
#define BCHP_XPT_RAVE_DATA_START_ADDR_A          0x002234b4 /* Pkt and HWA data buffer A base addresses */
#define BCHP_XPT_RAVE_DATA_START_ADDR_B          0x002234b8 /* Pkt and HWA data buffer B base addresses */
#define BCHP_XPT_RAVE_WATCHDOG_TIMER_VALUE       0x002234bc /* Watchdog Timer Timeout Value */
#define BCHP_XPT_RAVE_MISC_CONTROL               0x002234c0 /* Miscellaneous Control */
#define BCHP_XPT_RAVE_BASE_ADDRESSES             0x002234c4 /* Record and SCD Base Addresses */
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS         0x002234c8 /* Context Hold Status and Clear for CX 0 to 23 */
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_1       0x002234cc /* Context Hold Status and Clear for CX 24 to 47 */
#define BCHP_XPT_RAVE_PB_BAND_HOLD_CLR_STATUS    0x002234d0 /* Playback Band Hold Status and Clear */
#define BCHP_XPT_RAVE_FE_BAND_HOLD_CLR_STATUS    0x002234d4 /* FE parser Band Hold Status and Clear */
#define BCHP_XPT_RAVE_FW_WATERMARK               0x002234d8 /* Firmware throughput watermark */
#define BCHP_XPT_RAVE_HW_WATCHDOG                0x002234dc /* Hardware Watchdog Counter */
#define BCHP_XPT_RAVE_MISC_CONTROL2              0x002234e0 /* Miscellaneous Control 2 */
#define BCHP_XPT_RAVE_MISC_CONTROL3              0x002234e4 /* Miscellaneous Control 3 */
#define BCHP_XPT_RAVE_RC0_SP_CONTROL             0x002234e8 /* Seamless Pause Control */
#define BCHP_XPT_RAVE_RC1_SP_CONTROL             0x002234ec /* Seamless Pause Control */
#define BCHP_XPT_RAVE_RC2_SP_CONTROL             0x002234f0 /* Seamless Pause Control */
#define BCHP_XPT_RAVE_RC3_SP_CONTROL             0x002234f4 /* Seamless Pause Control */
#define BCHP_XPT_RAVE_RC4_SP_CONTROL             0x002234f8 /* Seamless Pause Control */
#define BCHP_XPT_RAVE_RC5_SP_CONTROL             0x002234fc /* Seamless Pause Control */
#define BCHP_XPT_RAVE_RC6_SP_CONTROL             0x00223500 /* Seamless Pause Control */
#define BCHP_XPT_RAVE_RC7_SP_CONTROL             0x00223504 /* Seamless Pause Control */
#define BCHP_XPT_RAVE_RC8_SP_CONTROL             0x00223508 /* Seamless Pause Control */
#define BCHP_XPT_RAVE_AV_STATUS2                 0x0022350c /* RAVE Status */
#define BCHP_XPT_RAVE_ATSOFFSET_MAX_ERROR        0x00223510 /* Max error for ATS offset */
#define BCHP_XPT_RAVE_INT_CX0                    0x00223514 /* Context Interrupts */
#define BCHP_XPT_RAVE_INT_CX1                    0x00223518 /* Context Interrupts */
#define BCHP_XPT_RAVE_INT_CX2                    0x0022351c /* Context Interrupts */
#define BCHP_XPT_RAVE_INT_CX3                    0x00223520 /* Context Interrupts */
#define BCHP_XPT_RAVE_INT_CX4                    0x00223524 /* Context Interrupts */
#define BCHP_XPT_RAVE_INT_CX5                    0x00223528 /* Context Interrupts */
#define BCHP_XPT_RAVE_INT_CX6                    0x0022352c /* Context Interrupts */
#define BCHP_XPT_RAVE_INT_CX7                    0x00223530 /* Context Interrupts */
#define BCHP_XPT_RAVE_INT_CX8                    0x00223534 /* Context Interrupts */
#define BCHP_XPT_RAVE_INT_CX9                    0x00223538 /* Context Interrupts */
#define BCHP_XPT_RAVE_INT_CX10                   0x0022353c /* Context Interrupts */
#define BCHP_XPT_RAVE_INT_CX11                   0x00223540 /* Context Interrupts */
#define BCHP_XPT_RAVE_INT_CX12                   0x00223544 /* Context Interrupts */
#define BCHP_XPT_RAVE_INT_CX13                   0x00223548 /* Context Interrupts */
#define BCHP_XPT_RAVE_INT_CX14                   0x0022354c /* Context Interrupts */
#define BCHP_XPT_RAVE_INT_CX15                   0x00223550 /* Context Interrupts */
#define BCHP_XPT_RAVE_INT_CX16                   0x00223554 /* Context Interrupts */
#define BCHP_XPT_RAVE_INT_CX17                   0x00223558 /* Context Interrupts */
#define BCHP_XPT_RAVE_INT_CX18                   0x0022355c /* Context Interrupts */
#define BCHP_XPT_RAVE_INT_CX19                   0x00223560 /* Context Interrupts */
#define BCHP_XPT_RAVE_INT_CX20                   0x00223564 /* Context Interrupts */
#define BCHP_XPT_RAVE_INT_CX21                   0x00223568 /* Context Interrupts */
#define BCHP_XPT_RAVE_INT_CX22                   0x0022356c /* Context Interrupts */
#define BCHP_XPT_RAVE_INT_CX23                   0x00223570 /* Context Interrupts */
#define BCHP_XPT_RAVE_INT_MISC                   0x00223574 /* Miscellaneous Interrupts */
#define BCHP_XPT_RAVE_TPIT_TIME_TICK             0x00228178 /* TPIT Time Tick Register */
#define BCHP_XPT_RAVE_TPIT_PKT_TIMEOUT           0x0022817c /* TPIT Time Packet Timeout Register */
#define BCHP_XPT_RAVE_TPIT_EVE_TIMEOUT           0x00228180 /* TPIT Time Event Timeout Register */
#define BCHP_XPT_RAVE_EMM_TID_MODE               0x00228184 /* TPIT EMM_TID_MODE Register (NDS only) */
#define BCHP_XPT_RAVE_EMM_TID                    0x00228188 /* TPIT EMM_TID Register (NDS only) */
#define BCHP_XPT_RAVE_EMM_CTRL_ID                0x0022818c /* TPIT EMM_CTRL_ID Register (NDS only) */
#define BCHP_XPT_RAVE_EMM_DATA_ID_1              0x00228190 /* TPIT EMM_DATA_ID_1 Register (NDS only) */
#define BCHP_XPT_RAVE_EMM_DATA_ID_2              0x00228194 /* TPIT EMM_DATA_ID_2 Register (NDS only) */
#define BCHP_XPT_RAVE_EMM_DATA_ID_3              0x00228198 /* TPIT EMM_DATA_ID_3 Register (NDS only) */
#define BCHP_XPT_RAVE_EMM_DATA_ID_4              0x0022819c /* TPIT EMM_DATA_ID_4 Register (NDS only) */
#define BCHP_XPT_RAVE_EMM_DATA_ID_5              0x002281a0 /* TPIT EMM_DATA_ID_5 Register (NDS only) */
#define BCHP_XPT_RAVE_EMM_DATA_ID_6              0x002281a4 /* TPIT EMM_DATA_ID_6 Register (NDS only) */
#define BCHP_XPT_RAVE_EMM_DATA_ID_7              0x002281a8 /* TPIT EMM_DATA_ID_7 Register (NDS only) */
#define BCHP_XPT_RAVE_EMM_DATA_ID_8              0x002281ac /* TPIT EMM_DATA_ID_8 Register (NDS only) */
#define BCHP_XPT_RAVE_EMM_MASK_ID_1              0x002281b0 /* TPIT EMM_MASK_ID_1 Register (NDS only) */
#define BCHP_XPT_RAVE_EMM_MASK_ID_2              0x002281b4 /* TPIT EMM_MASK_ID_2 Register (NDS only) */
#define BCHP_XPT_RAVE_EMM_MASK_ID_3              0x002281b8 /* TPIT EMM_MASK_ID_3 Register (NDS only) */
#define BCHP_XPT_RAVE_EMM_MASK_ID_4              0x002281bc /* TPIT EMM_MASK_ID_4 Register (NDS only) */
#define BCHP_XPT_RAVE_EMM_MASK_ID_5              0x002281c0 /* TPIT EMM_MASK_ID_5 Register (NDS only) */
#define BCHP_XPT_RAVE_EMM_MASK_ID_6              0x002281c4 /* TPIT EMM_MASK_ID_6 Register (NDS only) */
#define BCHP_XPT_RAVE_EMM_MASK_ID_7              0x002281c8 /* TPIT EMM_MASK_ID_7 Register (NDS only) */
#define BCHP_XPT_RAVE_EMM_MASK_ID_8              0x002281cc /* TPIT EMM_MASK_ID_8 Register (NDS only) */
#define BCHP_XPT_RAVE_TPIT0_CTRL1                0x002289d0 /* TPIT  Control Register 1 */
#define BCHP_XPT_RAVE_TPIT0_COR1                 0x002289d4 /* TPIT  Corrupt Register */
#define BCHP_XPT_RAVE_TPIT0_TID                  0x002289d8 /* TPIT TID Register */
#define BCHP_XPT_RAVE_TPIT0_TID2                 0x002289dc /* TPIT TID Register 2 */
#define BCHP_XPT_RAVE_TPIT0_STATE0               0x002289e0 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT0_STATE1               0x002289e4 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT0_STATE2               0x002289e8 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT0_STATE2a              0x002289ec /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT0_STATE2b              0x002289f0 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT0_STATE2c              0x002289f4 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT0_STATE2d              0x002289f8 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT0_STATE2e              0x002289fc /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT0_STATE2f              0x00228a00 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT0_STATE2g              0x00228a04 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT0_STATE2h              0x00228a08 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT0_STATE2i              0x00228a0c /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT0_STATE2j              0x00228a10 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT0_STATE2k              0x00228a14 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT0_STATE2l              0x00228a18 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT0_STATE2m              0x00228a1c /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT0_STATE_RESERVED0      0x00228a20 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT0_STATE_RESERVED1      0x00228a24 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT0_STATE4               0x00228a28 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT0_STATE5               0x00228a2c /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT0_STATE6               0x00228a30 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT0_STATE7               0x00228a34 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT0_STATE8               0x00228a38 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT0_STATE9               0x00228a3c /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT1_CTRL1                0x00228a40 /* TPIT  Control Register 1 */
#define BCHP_XPT_RAVE_TPIT1_COR1                 0x00228a44 /* TPIT  Corrupt Register */
#define BCHP_XPT_RAVE_TPIT1_TID                  0x00228a48 /* TPIT TID Register */
#define BCHP_XPT_RAVE_TPIT1_TID2                 0x00228a4c /* TPIT TID Register 2 */
#define BCHP_XPT_RAVE_TPIT1_STATE0               0x00228a50 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT1_STATE1               0x00228a54 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT1_STATE2               0x00228a58 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT1_STATE2a              0x00228a5c /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT1_STATE2b              0x00228a60 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT1_STATE2c              0x00228a64 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT1_STATE2d              0x00228a68 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT1_STATE2e              0x00228a6c /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT1_STATE2f              0x00228a70 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT1_STATE2g              0x00228a74 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT1_STATE2h              0x00228a78 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT1_STATE2i              0x00228a7c /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT1_STATE2j              0x00228a80 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT1_STATE2k              0x00228a84 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT1_STATE2l              0x00228a88 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT1_STATE2m              0x00228a8c /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT1_STATE_RESERVED0      0x00228a90 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT1_STATE_RESERVED1      0x00228a94 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT1_STATE4               0x00228a98 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT1_STATE5               0x00228a9c /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT1_STATE6               0x00228aa0 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT1_STATE7               0x00228aa4 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT1_STATE8               0x00228aa8 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT1_STATE9               0x00228aac /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT2_CTRL1                0x00228ab0 /* TPIT  Control Register 1 */
#define BCHP_XPT_RAVE_TPIT2_COR1                 0x00228ab4 /* TPIT  Corrupt Register */
#define BCHP_XPT_RAVE_TPIT2_TID                  0x00228ab8 /* TPIT TID Register */
#define BCHP_XPT_RAVE_TPIT2_TID2                 0x00228abc /* TPIT TID Register 2 */
#define BCHP_XPT_RAVE_TPIT2_STATE0               0x00228ac0 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT2_STATE1               0x00228ac4 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT2_STATE2               0x00228ac8 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT2_STATE2a              0x00228acc /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT2_STATE2b              0x00228ad0 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT2_STATE2c              0x00228ad4 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT2_STATE2d              0x00228ad8 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT2_STATE2e              0x00228adc /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT2_STATE2f              0x00228ae0 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT2_STATE2g              0x00228ae4 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT2_STATE2h              0x00228ae8 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT2_STATE2i              0x00228aec /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT2_STATE2j              0x00228af0 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT2_STATE2k              0x00228af4 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT2_STATE2l              0x00228af8 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT2_STATE2m              0x00228afc /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT2_STATE_RESERVED0      0x00228b00 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT2_STATE_RESERVED1      0x00228b04 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT2_STATE4               0x00228b08 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT2_STATE5               0x00228b0c /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT2_STATE6               0x00228b10 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT2_STATE7               0x00228b14 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT2_STATE8               0x00228b18 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT2_STATE9               0x00228b1c /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT3_CTRL1                0x00228b20 /* TPIT  Control Register 1 */
#define BCHP_XPT_RAVE_TPIT3_COR1                 0x00228b24 /* TPIT  Corrupt Register */
#define BCHP_XPT_RAVE_TPIT3_TID                  0x00228b28 /* TPIT TID Register */
#define BCHP_XPT_RAVE_TPIT3_TID2                 0x00228b2c /* TPIT TID Register 2 */
#define BCHP_XPT_RAVE_TPIT3_STATE0               0x00228b30 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT3_STATE1               0x00228b34 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT3_STATE2               0x00228b38 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT3_STATE2a              0x00228b3c /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT3_STATE2b              0x00228b40 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT3_STATE2c              0x00228b44 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT3_STATE2d              0x00228b48 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT3_STATE2e              0x00228b4c /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT3_STATE2f              0x00228b50 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT3_STATE2g              0x00228b54 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT3_STATE2h              0x00228b58 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT3_STATE2i              0x00228b5c /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT3_STATE2j              0x00228b60 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT3_STATE2k              0x00228b64 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT3_STATE2l              0x00228b68 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT3_STATE2m              0x00228b6c /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT3_STATE_RESERVED0      0x00228b70 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT3_STATE_RESERVED1      0x00228b74 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT3_STATE4               0x00228b78 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT3_STATE5               0x00228b7c /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT3_STATE6               0x00228b80 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT3_STATE7               0x00228b84 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT3_STATE8               0x00228b88 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT3_STATE9               0x00228b8c /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT4_CTRL1                0x00228b90 /* TPIT  Control Register 1 */
#define BCHP_XPT_RAVE_TPIT4_COR1                 0x00228b94 /* TPIT  Corrupt Register */
#define BCHP_XPT_RAVE_TPIT4_TID                  0x00228b98 /* TPIT TID Register */
#define BCHP_XPT_RAVE_TPIT4_TID2                 0x00228b9c /* TPIT TID Register 2 */
#define BCHP_XPT_RAVE_TPIT4_STATE0               0x00228ba0 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT4_STATE1               0x00228ba4 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT4_STATE2               0x00228ba8 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT4_STATE2a              0x00228bac /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT4_STATE2b              0x00228bb0 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT4_STATE2c              0x00228bb4 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT4_STATE2d              0x00228bb8 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT4_STATE2e              0x00228bbc /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT4_STATE2f              0x00228bc0 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT4_STATE2g              0x00228bc4 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT4_STATE2h              0x00228bc8 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT4_STATE2i              0x00228bcc /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT4_STATE2j              0x00228bd0 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT4_STATE2k              0x00228bd4 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT4_STATE2l              0x00228bd8 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT4_STATE2m              0x00228bdc /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT4_STATE_RESERVED0      0x00228be0 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT4_STATE_RESERVED1      0x00228be4 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT4_STATE4               0x00228be8 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT4_STATE5               0x00228bec /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT4_STATE6               0x00228bf0 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT4_STATE7               0x00228bf4 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT4_STATE8               0x00228bf8 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT4_STATE9               0x00228bfc /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT5_CTRL1                0x00228c00 /* TPIT  Control Register 1 */
#define BCHP_XPT_RAVE_TPIT5_COR1                 0x00228c04 /* TPIT  Corrupt Register */
#define BCHP_XPT_RAVE_TPIT5_TID                  0x00228c08 /* TPIT TID Register */
#define BCHP_XPT_RAVE_TPIT5_TID2                 0x00228c0c /* TPIT TID Register 2 */
#define BCHP_XPT_RAVE_TPIT5_STATE0               0x00228c10 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT5_STATE1               0x00228c14 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT5_STATE2               0x00228c18 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT5_STATE2a              0x00228c1c /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT5_STATE2b              0x00228c20 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT5_STATE2c              0x00228c24 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT5_STATE2d              0x00228c28 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT5_STATE2e              0x00228c2c /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT5_STATE2f              0x00228c30 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT5_STATE2g              0x00228c34 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT5_STATE2h              0x00228c38 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT5_STATE2i              0x00228c3c /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT5_STATE2j              0x00228c40 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT5_STATE2k              0x00228c44 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT5_STATE2l              0x00228c48 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT5_STATE2m              0x00228c4c /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT5_STATE_RESERVED0      0x00228c50 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT5_STATE_RESERVED1      0x00228c54 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT5_STATE4               0x00228c58 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT5_STATE5               0x00228c5c /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT5_STATE6               0x00228c60 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT5_STATE7               0x00228c64 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT5_STATE8               0x00228c68 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT5_STATE9               0x00228c6c /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT6_CTRL1                0x00228c70 /* TPIT  Control Register 1 */
#define BCHP_XPT_RAVE_TPIT6_COR1                 0x00228c74 /* TPIT  Corrupt Register */
#define BCHP_XPT_RAVE_TPIT6_TID                  0x00228c78 /* TPIT TID Register */
#define BCHP_XPT_RAVE_TPIT6_TID2                 0x00228c7c /* TPIT TID Register 2 */
#define BCHP_XPT_RAVE_TPIT6_STATE0               0x00228c80 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT6_STATE1               0x00228c84 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT6_STATE2               0x00228c88 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT6_STATE2a              0x00228c8c /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT6_STATE2b              0x00228c90 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT6_STATE2c              0x00228c94 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT6_STATE2d              0x00228c98 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT6_STATE2e              0x00228c9c /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT6_STATE2f              0x00228ca0 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT6_STATE2g              0x00228ca4 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT6_STATE2h              0x00228ca8 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT6_STATE2i              0x00228cac /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT6_STATE2j              0x00228cb0 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT6_STATE2k              0x00228cb4 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT6_STATE2l              0x00228cb8 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT6_STATE2m              0x00228cbc /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT6_STATE_RESERVED0      0x00228cc0 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT6_STATE_RESERVED1      0x00228cc4 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT6_STATE4               0x00228cc8 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT6_STATE5               0x00228ccc /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT6_STATE6               0x00228cd0 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT6_STATE7               0x00228cd4 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT6_STATE8               0x00228cd8 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT6_STATE9               0x00228cdc /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT7_CTRL1                0x00228ce0 /* TPIT  Control Register 1 */
#define BCHP_XPT_RAVE_TPIT7_COR1                 0x00228ce4 /* TPIT  Corrupt Register */
#define BCHP_XPT_RAVE_TPIT7_TID                  0x00228ce8 /* TPIT TID Register */
#define BCHP_XPT_RAVE_TPIT7_TID2                 0x00228cec /* TPIT TID Register 2 */
#define BCHP_XPT_RAVE_TPIT7_STATE0               0x00228cf0 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT7_STATE1               0x00228cf4 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT7_STATE2               0x00228cf8 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT7_STATE2a              0x00228cfc /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT7_STATE2b              0x00228d00 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT7_STATE2c              0x00228d04 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT7_STATE2d              0x00228d08 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT7_STATE2e              0x00228d0c /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT7_STATE2f              0x00228d10 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT7_STATE2g              0x00228d14 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT7_STATE2h              0x00228d18 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT7_STATE2i              0x00228d1c /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT7_STATE2j              0x00228d20 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT7_STATE2k              0x00228d24 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT7_STATE2l              0x00228d28 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT7_STATE2m              0x00228d2c /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT7_STATE_RESERVED0      0x00228d30 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT7_STATE_RESERVED1      0x00228d34 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT7_STATE4               0x00228d38 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT7_STATE5               0x00228d3c /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT7_STATE6               0x00228d40 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT7_STATE7               0x00228d44 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT7_STATE8               0x00228d48 /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT7_STATE9               0x00228d4c /* TPIT  State Register */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT0        0x00228d50 /* TPIT State Register for Context */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT1        0x00228d54 /* TPIT State Register for Context */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT2        0x00228d58 /* TPIT State Register for Context */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT3        0x00228d5c /* TPIT State Register for Context */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT4        0x00228d60 /* TPIT State Register for Context */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT5        0x00228d64 /* TPIT State Register for Context */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT6        0x00228d68 /* TPIT State Register for Context */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT7        0x00228d6c /* TPIT State Register for Context */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT8        0x00228d70 /* TPIT State Register for Context */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT9        0x00228d74 /* TPIT State Register for Context */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT10       0x00228d78 /* TPIT State Register for Context */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT11       0x00228d7c /* TPIT State Register for Context */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT12       0x00228d80 /* TPIT State Register for Context */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT13       0x00228d84 /* TPIT State Register for Context */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT14       0x00228d88 /* TPIT State Register for Context */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT15       0x00228d8c /* TPIT State Register for Context */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT16       0x00228d90 /* TPIT State Register for Context */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT17       0x00228d94 /* TPIT State Register for Context */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT18       0x00228d98 /* TPIT State Register for Context */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT19       0x00228d9c /* TPIT State Register for Context */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT20       0x00228da0 /* TPIT State Register for Context */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT21       0x00228da4 /* TPIT State Register for Context */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT22       0x00228da8 /* TPIT State Register for Context */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT23       0x00228dac /* TPIT State Register for Context */

/***************************************************************************
 *CX0_AV_CDB_WRITE_PTR - Context CDB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX0_AV_CDB_WRITE_PTR :: CDB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX0_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_MASK      0xffffffff
#define BCHP_XPT_RAVE_CX0_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_SHIFT     0

/***************************************************************************
 *CX0_AV_CDB_READ_PTR - Context CDB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX0_AV_CDB_READ_PTR :: CDB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX0_AV_CDB_READ_PTR_CDB_READ_PTR_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX0_AV_CDB_READ_PTR_CDB_READ_PTR_SHIFT       0

/***************************************************************************
 *CX0_AV_CDB_BASE_PTR - Context CDB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX0_AV_CDB_BASE_PTR :: CDB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX0_AV_CDB_BASE_PTR_CDB_BASE_PTR_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX0_AV_CDB_BASE_PTR_CDB_BASE_PTR_SHIFT       0

/***************************************************************************
 *CX0_AV_CDB_END_PTR - Context CDB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX0_AV_CDB_END_PTR :: CDB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX0_AV_CDB_END_PTR_CDB_END_PTR_MASK          0xffffffff
#define BCHP_XPT_RAVE_CX0_AV_CDB_END_PTR_CDB_END_PTR_SHIFT         0

/***************************************************************************
 *CX0_AV_CDB_VALID_PTR - Context CDB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX0_AV_CDB_VALID_PTR :: CDB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX0_AV_CDB_VALID_PTR_CDB_VALID_PTR_MASK      0xffffffff
#define BCHP_XPT_RAVE_CX0_AV_CDB_VALID_PTR_CDB_VALID_PTR_SHIFT     0

/***************************************************************************
 *CX0_AV_CDB_WRAPAROUND_PTR - Context CDB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX0_AV_CDB_WRAPAROUND_PTR :: CDB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX0_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX0_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX0_AV_CDB_THRESHOLD_LEVEL - Context CDB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX0_AV_CDB_THRESHOLD_LEVEL :: CDB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX0_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX0_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX0_AV_CDB_THRESHOLD_LEVEL :: CDB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX0_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX0_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX0_AV_CDB_DEPTH - Context CDB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX0_AV_CDB_DEPTH :: CDB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX0_AV_CDB_DEPTH_CDB_WRAPAROUND_MASK         0x80000000
#define BCHP_XPT_RAVE_CX0_AV_CDB_DEPTH_CDB_WRAPAROUND_SHIFT        31

/* XPT_RAVE :: CX0_AV_CDB_DEPTH :: CDB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX0_AV_CDB_DEPTH_CDB_OVERFLOW_MASK           0x40000000
#define BCHP_XPT_RAVE_CX0_AV_CDB_DEPTH_CDB_OVERFLOW_SHIFT          30

/* XPT_RAVE :: CX0_AV_CDB_DEPTH :: CDB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX0_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_MASK    0x30000000
#define BCHP_XPT_RAVE_CX0_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_SHIFT   28

/* XPT_RAVE :: CX0_AV_CDB_DEPTH :: CDB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX0_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_MASK       0x0fffffff
#define BCHP_XPT_RAVE_CX0_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_SHIFT      0

/***************************************************************************
 *CX0_AV_THRESHOLDS - Context Thresholds
 ***************************************************************************/
/* XPT_RAVE :: CX0_AV_THRESHOLDS :: CONTEXT_OVERFLOW_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX0_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX0_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX0_AV_THRESHOLDS :: CONTEXT_WRAPAROUND_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX0_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX0_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX0_AV_ITB_WRITE_PTR - Context ITB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX0_AV_ITB_WRITE_PTR :: ITB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX0_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_MASK      0xffffffff
#define BCHP_XPT_RAVE_CX0_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_SHIFT     0

/***************************************************************************
 *CX0_AV_ITB_READ_PTR - Context ITB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX0_AV_ITB_READ_PTR :: ITB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX0_AV_ITB_READ_PTR_ITB_READ_PTR_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX0_AV_ITB_READ_PTR_ITB_READ_PTR_SHIFT       0

/***************************************************************************
 *CX0_AV_ITB_BASE_PTR - Context ITB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX0_AV_ITB_BASE_PTR :: ITB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX0_AV_ITB_BASE_PTR_ITB_BASE_PTR_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX0_AV_ITB_BASE_PTR_ITB_BASE_PTR_SHIFT       0

/***************************************************************************
 *CX0_AV_ITB_END_PTR - Context ITB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX0_AV_ITB_END_PTR :: ITB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX0_AV_ITB_END_PTR_ITB_END_PTR_MASK          0xffffffff
#define BCHP_XPT_RAVE_CX0_AV_ITB_END_PTR_ITB_END_PTR_SHIFT         0

/***************************************************************************
 *CX0_AV_ITB_VALID_PTR - Context ITB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX0_AV_ITB_VALID_PTR :: ITB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX0_AV_ITB_VALID_PTR_ITB_VALID_PTR_MASK      0xffffffff
#define BCHP_XPT_RAVE_CX0_AV_ITB_VALID_PTR_ITB_VALID_PTR_SHIFT     0

/***************************************************************************
 *CX0_AV_ITB_WRAPAROUND_PTR - Context ITB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX0_AV_ITB_WRAPAROUND_PTR :: ITB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX0_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX0_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX0_AV_ITB_THRESHOLD_LEVEL - Context ITB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX0_AV_ITB_THRESHOLD_LEVEL :: ITB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX0_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX0_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX0_AV_ITB_THRESHOLD_LEVEL :: ITB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX0_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX0_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX0_AV_ITB_DEPTH - Context ITB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX0_AV_ITB_DEPTH :: ITB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX0_AV_ITB_DEPTH_ITB_WRAPAROUND_MASK         0x80000000
#define BCHP_XPT_RAVE_CX0_AV_ITB_DEPTH_ITB_WRAPAROUND_SHIFT        31

/* XPT_RAVE :: CX0_AV_ITB_DEPTH :: ITB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX0_AV_ITB_DEPTH_ITB_OVERFLOW_MASK           0x40000000
#define BCHP_XPT_RAVE_CX0_AV_ITB_DEPTH_ITB_OVERFLOW_SHIFT          30

/* XPT_RAVE :: CX0_AV_ITB_DEPTH :: ITB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX0_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_MASK    0x30000000
#define BCHP_XPT_RAVE_CX0_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_SHIFT   28

/* XPT_RAVE :: CX0_AV_ITB_DEPTH :: ITB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX0_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_MASK       0x0fffffff
#define BCHP_XPT_RAVE_CX0_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_SHIFT      0

/***************************************************************************
 *CX0_REC_MISC_CONFIG - Miscellaneous Config
 ***************************************************************************/
/* XPT_RAVE :: CX0_REC_MISC_CONFIG :: reserved_for_eco0 [31:18] */
#define BCHP_XPT_RAVE_CX0_REC_MISC_CONFIG_reserved_for_eco0_MASK   0xfffc0000
#define BCHP_XPT_RAVE_CX0_REC_MISC_CONFIG_reserved_for_eco0_SHIFT  18

/* XPT_RAVE :: CX0_REC_MISC_CONFIG :: EMM_EN [17:17] */
#define BCHP_XPT_RAVE_CX0_REC_MISC_CONFIG_EMM_EN_MASK              0x00020000
#define BCHP_XPT_RAVE_CX0_REC_MISC_CONFIG_EMM_EN_SHIFT             17

/* XPT_RAVE :: CX0_REC_MISC_CONFIG :: IGNORE_CLEAR_SC_EVENT [16:16] */
#define BCHP_XPT_RAVE_CX0_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_MASK 0x00010000
#define BCHP_XPT_RAVE_CX0_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_SHIFT 16

/* XPT_RAVE :: CX0_REC_MISC_CONFIG :: SC_DETECT_FOR_ALL [15:15] */
#define BCHP_XPT_RAVE_CX0_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_MASK   0x00008000
#define BCHP_XPT_RAVE_CX0_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_SHIFT  15

/* XPT_RAVE :: CX0_REC_MISC_CONFIG :: REC_AVN [14:14] */
#define BCHP_XPT_RAVE_CX0_REC_MISC_CONFIG_REC_AVN_MASK             0x00004000
#define BCHP_XPT_RAVE_CX0_REC_MISC_CONFIG_REC_AVN_SHIFT            14

/* XPT_RAVE :: CX0_REC_MISC_CONFIG :: TPIT_ENABLE [13:13] */
#define BCHP_XPT_RAVE_CX0_REC_MISC_CONFIG_TPIT_ENABLE_MASK         0x00002000
#define BCHP_XPT_RAVE_CX0_REC_MISC_CONFIG_TPIT_ENABLE_SHIFT        13

/* XPT_RAVE :: CX0_REC_MISC_CONFIG :: TPIT_CHANNEL [12:08] */
#define BCHP_XPT_RAVE_CX0_REC_MISC_CONFIG_TPIT_CHANNEL_MASK        0x00001f00
#define BCHP_XPT_RAVE_CX0_REC_MISC_CONFIG_TPIT_CHANNEL_SHIFT       8

/* XPT_RAVE :: CX0_REC_MISC_CONFIG :: reserved_for_eco1 [07:02] */
#define BCHP_XPT_RAVE_CX0_REC_MISC_CONFIG_reserved_for_eco1_MASK   0x000000fc
#define BCHP_XPT_RAVE_CX0_REC_MISC_CONFIG_reserved_for_eco1_SHIFT  2

/* XPT_RAVE :: CX0_REC_MISC_CONFIG :: SCD_MAP_MODE [01:00] */
#define BCHP_XPT_RAVE_CX0_REC_MISC_CONFIG_SCD_MAP_MODE_MASK        0x00000003
#define BCHP_XPT_RAVE_CX0_REC_MISC_CONFIG_SCD_MAP_MODE_SHIFT       0

/***************************************************************************
 *CX0_REC_SCD_PIDS_A - Context SCD map PIDS A
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX0_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX0_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_A [30:30] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_MASK 0x40000000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_SHIFT 30

/* XPT_RAVE :: CX0_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: SCD_NUMA [29:24] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_NUMA_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_NUMA_SHIFT 24

/* XPT_RAVE :: CX0_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX0_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: PID_CHA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_PID_CHA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_PID_CHA_VALID_SHIFT 15

/* XPT_RAVE :: CX0_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX0_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: SCD_PID_CHA [12:00] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PID_CHA_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PID_CHA_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX0_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX0_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_A [30:30] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_MASK 0x40000000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_SHIFT 30

/* XPT_RAVE :: CX0_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: SCD_NUMA [29:24] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_NUMA_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_NUMA_SHIFT 24

/* XPT_RAVE :: CX0_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX0_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: PIDA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_PIDA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_PIDA_VALID_SHIFT 15

/* XPT_RAVE :: CX0_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX0_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: SCD_PIDA [12:00] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PIDA_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PIDA_SHIFT 0

/***************************************************************************
 *CX0_REC_SCD_PIDS_B - Context SCD map PIDS B
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX0_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX0_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_B [30:30] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_MASK 0x40000000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_SHIFT 30

/* XPT_RAVE :: CX0_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: SCD_NUMB [29:24] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_NUMB_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_NUMB_SHIFT 24

/* XPT_RAVE :: CX0_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX0_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: PID_CHB_VALID [15:15] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_PID_CHB_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_PID_CHB_VALID_SHIFT 15

/* XPT_RAVE :: CX0_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX0_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: SCD_PID_CHB [12:00] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PID_CHB_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PID_CHB_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX0_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX0_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_B [30:30] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_B_MASK 0x40000000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_B_SHIFT 30

/* XPT_RAVE :: CX0_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: SCD_NUMB [29:24] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_NUMB_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_NUMB_SHIFT 24

/* XPT_RAVE :: CX0_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX0_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: PIDB_VALID [15:15] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_PIDB_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_PIDB_VALID_SHIFT 15

/* XPT_RAVE :: CX0_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX0_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: SCD_PIDB [12:00] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PIDB_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PIDB_SHIFT 0

/***************************************************************************
 *CX0_REC_SCD_PIDS_C - Context SCD map PIDS C
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX0_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX0_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_C [30:30] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_MASK 0x40000000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_SHIFT 30

/* XPT_RAVE :: CX0_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: SCD_NUMC [29:24] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_NUMC_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_NUMC_SHIFT 24

/* XPT_RAVE :: CX0_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX0_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: PID_CHC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_PID_CHC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_PID_CHC_VALID_SHIFT 15

/* XPT_RAVE :: CX0_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX0_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: SCD_PID_CHC [12:00] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PID_CHC_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PID_CHC_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX0_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX0_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_C [30:30] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_MASK 0x40000000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_SHIFT 30

/* XPT_RAVE :: CX0_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: SCD_NUMC [29:24] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_NUMC_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_NUMC_SHIFT 24

/* XPT_RAVE :: CX0_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX0_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: PIDC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_PIDC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_PIDC_VALID_SHIFT 15

/* XPT_RAVE :: CX0_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX0_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: SCD_PIDC [12:00] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PIDC_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PIDC_SHIFT 0

/***************************************************************************
 *CX0_REC_SCD_PIDS_D - Context SCD map PIDS D
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX0_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX0_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_D [30:30] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_MASK 0x40000000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_SHIFT 30

/* XPT_RAVE :: CX0_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: SCD_NUMD [29:24] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_NUMD_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_NUMD_SHIFT 24

/* XPT_RAVE :: CX0_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX0_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: PID_CHD_VALID [15:15] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_PID_CHD_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_PID_CHD_VALID_SHIFT 15

/* XPT_RAVE :: CX0_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX0_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: SCD_PID_CHD [12:00] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PID_CHD_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PID_CHD_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX0_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX0_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_D [30:30] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_D_MASK 0x40000000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_D_SHIFT 30

/* XPT_RAVE :: CX0_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: SCD_NUMD [29:24] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_NUMD_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_NUMD_SHIFT 24

/* XPT_RAVE :: CX0_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX0_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: PIDD_VALID [15:15] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_PIDD_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_PIDD_VALID_SHIFT 15

/* XPT_RAVE :: CX0_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX0_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: SCD_PIDD [12:00] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PIDD_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PIDD_SHIFT 0

/***************************************************************************
 *CX0_REC_SCD_PIDS_E - Context SCD map PIDS E
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX0_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX0_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_E [30:30] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_MASK 0x40000000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_SHIFT 30

/* XPT_RAVE :: CX0_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: SCD_NUME [29:24] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_NUME_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_NUME_SHIFT 24

/* XPT_RAVE :: CX0_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX0_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: PID_CHE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_PID_CHE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_PID_CHE_VALID_SHIFT 15

/* XPT_RAVE :: CX0_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX0_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: SCD_PID_CHE [12:00] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PID_CHE_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PID_CHE_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX0_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX0_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_E [30:30] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_MASK 0x40000000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_SHIFT 30

/* XPT_RAVE :: CX0_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: SCD_NUME [29:24] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_NUME_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_NUME_SHIFT 24

/* XPT_RAVE :: CX0_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX0_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: PIDE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_PIDE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_PIDE_VALID_SHIFT 15

/* XPT_RAVE :: CX0_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX0_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: SCD_PIDE [12:00] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PIDE_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PIDE_SHIFT 0

/***************************************************************************
 *CX0_REC_SCD_PIDS_F - Context SCD map PIDS F
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX0_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX0_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_F [30:30] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_MASK 0x40000000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_SHIFT 30

/* XPT_RAVE :: CX0_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: SCD_NUMF [29:24] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_NUMF_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_NUMF_SHIFT 24

/* XPT_RAVE :: CX0_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX0_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: PID_CHF_VALID [15:15] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_PID_CHF_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_PID_CHF_VALID_SHIFT 15

/* XPT_RAVE :: CX0_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX0_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: SCD_PID_CHF [12:00] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PID_CHF_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PID_CHF_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX0_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX0_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_F [30:30] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_F_MASK 0x40000000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_F_SHIFT 30

/* XPT_RAVE :: CX0_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: SCD_NUMF [29:24] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_NUMF_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_NUMF_SHIFT 24

/* XPT_RAVE :: CX0_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX0_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: PIDF_VALID [15:15] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_PIDF_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_PIDF_VALID_SHIFT 15

/* XPT_RAVE :: CX0_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX0_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: SCD_PIDF [12:00] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PIDF_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PIDF_SHIFT 0

/***************************************************************************
 *CX0_REC_SCD_PIDS_G - Context SCD map PIDS G
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX0_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX0_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_G [30:30] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_MASK 0x40000000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_SHIFT 30

/* XPT_RAVE :: CX0_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: SCD_NUMG [29:24] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_NUMG_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_NUMG_SHIFT 24

/* XPT_RAVE :: CX0_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX0_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: PID_CHG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_PID_CHG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_PID_CHG_VALID_SHIFT 15

/* XPT_RAVE :: CX0_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX0_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: SCD_PID_CHG [12:00] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PID_CHG_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PID_CHG_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX0_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX0_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_G [30:30] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_MASK 0x40000000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_SHIFT 30

/* XPT_RAVE :: CX0_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: SCD_NUMG [29:24] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_NUMG_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_NUMG_SHIFT 24

/* XPT_RAVE :: CX0_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX0_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: PIDG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_PIDG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_PIDG_VALID_SHIFT 15

/* XPT_RAVE :: CX0_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX0_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: SCD_PIDG [12:00] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PIDG_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PIDG_SHIFT 0

/***************************************************************************
 *CX0_REC_SCD_PIDS_H - Context SCD map PIDS H
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX0_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX0_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_H [30:30] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_MASK 0x40000000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_SHIFT 30

/* XPT_RAVE :: CX0_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: SCD_NUMH [29:24] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_NUMH_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_NUMH_SHIFT 24

/* XPT_RAVE :: CX0_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX0_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: PID_CHH_VALID [15:15] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_PID_CHH_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_PID_CHH_VALID_SHIFT 15

/* XPT_RAVE :: CX0_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX0_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: SCD_PID_CHH [12:00] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PID_CHH_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PID_CHH_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX0_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX0_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_H [30:30] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_H_MASK 0x40000000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_H_SHIFT 30

/* XPT_RAVE :: CX0_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: SCD_NUMH [29:24] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_NUMH_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_NUMH_SHIFT 24

/* XPT_RAVE :: CX0_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX0_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: PIDH_VALID [15:15] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_PIDH_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_PIDH_VALID_SHIFT 15

/* XPT_RAVE :: CX0_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX0_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: SCD_PIDH [12:00] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PIDH_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PIDH_SHIFT 0

/***************************************************************************
 *CX0_AV_MISC_CONFIG1 - Context Miscellaneous Config 1 Register
 ***************************************************************************/
/* XPT_RAVE :: CX0_AV_MISC_CONFIG1 :: BAND_HOLD_EN [31:31] */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG1_BAND_HOLD_EN_MASK        0x80000000
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG1_BAND_HOLD_EN_SHIFT       31

/* XPT_RAVE :: CX0_AV_MISC_CONFIG1 :: EMU_PREV_BYTE_REMOVE [30:30] */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_MASK 0x40000000
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_SHIFT 30

/* XPT_RAVE :: CX0_AV_MISC_CONFIG1 :: SHIFT_PTS [29:29] */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG1_SHIFT_PTS_MASK           0x20000000
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG1_SHIFT_PTS_SHIFT          29

/* XPT_RAVE :: CX0_AV_MISC_CONFIG1 :: CONVERT_PTS [28:28] */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG1_CONVERT_PTS_MASK         0x10000000
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG1_CONVERT_PTS_SHIFT        28

/* XPT_RAVE :: CX0_AV_MISC_CONFIG1 :: PES_SYNC_MODE [27:26] */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG1_PES_SYNC_MODE_MASK       0x0c000000
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG1_PES_SYNC_MODE_SHIFT      26

/* XPT_RAVE :: CX0_AV_MISC_CONFIG1 :: PES_TYPE_MODE [25:24] */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG1_PES_TYPE_MODE_MASK       0x03000000
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG1_PES_TYPE_MODE_SHIFT      24

/* XPT_RAVE :: CX0_AV_MISC_CONFIG1 :: EMU_PREV_MODE [23:23] */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG1_EMU_PREV_MODE_MASK       0x00800000
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG1_EMU_PREV_MODE_SHIFT      23

/* XPT_RAVE :: CX0_AV_MISC_CONFIG1 :: OUTPUT_FORMAT [22:21] */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG1_OUTPUT_FORMAT_MASK       0x00600000
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG1_OUTPUT_FORMAT_SHIFT      21

/* XPT_RAVE :: CX0_AV_MISC_CONFIG1 :: CONTEXT_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG1_CONTEXT_ENABLE_MASK      0x00100000
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG1_CONTEXT_ENABLE_SHIFT     20

/* XPT_RAVE :: CX0_AV_MISC_CONFIG1 :: INPUT_ES_FORMAT [19:16] */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG1_INPUT_ES_FORMAT_MASK     0x000f0000
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG1_INPUT_ES_FORMAT_SHIFT    16

/* XPT_RAVE :: CX0_AV_MISC_CONFIG1 :: STREAM_ID_HI [15:08] */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG1_STREAM_ID_HI_MASK        0x0000ff00
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG1_STREAM_ID_HI_SHIFT       8

/* XPT_RAVE :: CX0_AV_MISC_CONFIG1 :: STREAM_ID_LO [07:00] */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG1_STREAM_ID_LO_MASK        0x000000ff
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG1_STREAM_ID_LO_SHIFT       0

/***************************************************************************
 *CX0_AV_MISC_CONFIG2 - Context Miscellaneous Config 2 Register
 ***************************************************************************/
/* XPT_RAVE :: CX0_AV_MISC_CONFIG2 :: DISABLE_BEFORE_PES [31:31] */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_MASK  0x80000000
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_SHIFT 31

/* XPT_RAVE :: CX0_AV_MISC_CONFIG2 :: reserved_for_eco0 [30:22] */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG2_reserved_for_eco0_MASK   0x7fc00000
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG2_reserved_for_eco0_SHIFT  22

/* XPT_RAVE :: CX0_AV_MISC_CONFIG2 :: ITB_ENDIAN_CTRL [21:21] */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_MASK     0x00200000
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_SHIFT    21

/* XPT_RAVE :: CX0_AV_MISC_CONFIG2 :: CDB_ENDIAN_CTRL [20:20] */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_MASK     0x00100000
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_SHIFT    20

/* XPT_RAVE :: CX0_AV_MISC_CONFIG2 :: reserved_for_eco1 [19:12] */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG2_reserved_for_eco1_MASK   0x000ff000
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG2_reserved_for_eco1_SHIFT  12

/* XPT_RAVE :: CX0_AV_MISC_CONFIG2 :: IP_MODE_EN [11:11] */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG2_IP_MODE_EN_MASK          0x00000800
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG2_IP_MODE_EN_SHIFT         11

/* XPT_RAVE :: CX0_AV_MISC_CONFIG2 :: CONTEXT_DMEM_BASE [10:00] */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_MASK   0x000007ff
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_SHIFT  0

/***************************************************************************
 *CX0_AV_MISC_CONFIG3 - Context Miscellaneous Config 3 Register
 ***************************************************************************/
/* XPT_RAVE :: CX0_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_HI [31:24] */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_MASK  0xff000000
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_SHIFT 24

/* XPT_RAVE :: CX0_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_LO [23:16] */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_MASK  0x00ff0000
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_SHIFT 16

/* XPT_RAVE :: CX0_AV_MISC_CONFIG3 :: PCR_RTS_EN [15:15] */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG3_PCR_RTS_EN_MASK          0x00008000
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG3_PCR_RTS_EN_SHIFT         15

/* XPT_RAVE :: CX0_AV_MISC_CONFIG3 :: DISABLE_PRV_HDR_DMEM [14:14] */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_MASK 0x00004000
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_SHIFT 14

/* XPT_RAVE :: CX0_AV_MISC_CONFIG3 :: ENABLE_BPP_SEARCH [13:13] */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_MASK   0x00002000
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_SHIFT  13

/* XPT_RAVE :: CX0_AV_MISC_CONFIG3 :: CHK_PACK_HDR_IN_AF [12:12] */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_MASK  0x00001000
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_SHIFT 12

/* XPT_RAVE :: CX0_AV_MISC_CONFIG3 :: CP_PERM_CHANGE_DETECT [11:11] */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_MASK 0x00000800
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_SHIFT 11

/* XPT_RAVE :: CX0_AV_MISC_CONFIG3 :: PES_EXT_SEARCH_MODE [10:09] */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_MASK 0x00000600
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_SHIFT 9

/* XPT_RAVE :: CX0_AV_MISC_CONFIG3 :: CDB_ITB_DEPTH_MODE [08:08] */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_MASK  0x00000100
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_SHIFT 8

/* XPT_RAVE :: CX0_AV_MISC_CONFIG3 :: DISABLE_PKT_ERRORS [07:07] */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_MASK  0x00000080
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_SHIFT 7

/* XPT_RAVE :: CX0_AV_MISC_CONFIG3 :: DISABLE_CC_CHECK [06:06] */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG3_DISABLE_CC_CHECK_MASK    0x00000040
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG3_DISABLE_CC_CHECK_SHIFT   6

/* XPT_RAVE :: CX0_AV_MISC_CONFIG3 :: MAX_COMPARE_PATTERNS [05:00] */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_MASK 0x0000003f
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_SHIFT 0

/***************************************************************************
 *CX0_AV_INTERRUPT_ENABLES - Context Interrupt Enables
 ***************************************************************************/
/* XPT_RAVE :: CX0_AV_INTERRUPT_ENABLES :: reserved0 [31:12] */
#define BCHP_XPT_RAVE_CX0_AV_INTERRUPT_ENABLES_reserved0_MASK      0xfffff000
#define BCHP_XPT_RAVE_CX0_AV_INTERRUPT_ENABLES_reserved0_SHIFT     12

/* XPT_RAVE :: CX0_AV_INTERRUPT_ENABLES :: ITB_UPPER_THRESH_INT_EN [11:11] */
#define BCHP_XPT_RAVE_CX0_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_MASK 0x00000800
#define BCHP_XPT_RAVE_CX0_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_SHIFT 11

/* XPT_RAVE :: CX0_AV_INTERRUPT_ENABLES :: ITB_LOWER_THRESH_INT_EN [10:10] */
#define BCHP_XPT_RAVE_CX0_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_MASK 0x00000400
#define BCHP_XPT_RAVE_CX0_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_SHIFT 10

/* XPT_RAVE :: CX0_AV_INTERRUPT_ENABLES :: CDB_UPPER_THRESH_INT_EN [09:09] */
#define BCHP_XPT_RAVE_CX0_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_MASK 0x00000200
#define BCHP_XPT_RAVE_CX0_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_SHIFT 9

/* XPT_RAVE :: CX0_AV_INTERRUPT_ENABLES :: CDB_LOWER_THRESH_INT_EN [08:08] */
#define BCHP_XPT_RAVE_CX0_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_MASK 0x00000100
#define BCHP_XPT_RAVE_CX0_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_SHIFT 8

/* XPT_RAVE :: CX0_AV_INTERRUPT_ENABLES :: LAST_CMD_INT_EN [07:07] */
#define BCHP_XPT_RAVE_CX0_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_MASK 0x00000080
#define BCHP_XPT_RAVE_CX0_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_SHIFT 7

/* XPT_RAVE :: CX0_AV_INTERRUPT_ENABLES :: SPLICE_INT_EN [06:06] */
#define BCHP_XPT_RAVE_CX0_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_MASK  0x00000040
#define BCHP_XPT_RAVE_CX0_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_SHIFT 6

/* XPT_RAVE :: CX0_AV_INTERRUPT_ENABLES :: ITB_OVERFLOW_INT_EN [05:05] */
#define BCHP_XPT_RAVE_CX0_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_MASK 0x00000020
#define BCHP_XPT_RAVE_CX0_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_SHIFT 5

/* XPT_RAVE :: CX0_AV_INTERRUPT_ENABLES :: CDB_OVERFLOW_INT_EN [04:04] */
#define BCHP_XPT_RAVE_CX0_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_MASK 0x00000010
#define BCHP_XPT_RAVE_CX0_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_SHIFT 4

/* XPT_RAVE :: CX0_AV_INTERRUPT_ENABLES :: CC_ERROR_INT_EN [03:03] */
#define BCHP_XPT_RAVE_CX0_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_MASK 0x00000008
#define BCHP_XPT_RAVE_CX0_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_SHIFT 3

/* XPT_RAVE :: CX0_AV_INTERRUPT_ENABLES :: TEI_ERROR_INT_EN [02:02] */
#define BCHP_XPT_RAVE_CX0_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_MASK 0x00000004
#define BCHP_XPT_RAVE_CX0_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_SHIFT 2

/* XPT_RAVE :: CX0_AV_INTERRUPT_ENABLES :: PUSI_ERROR_INT_EN [01:01] */
#define BCHP_XPT_RAVE_CX0_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_MASK 0x00000002
#define BCHP_XPT_RAVE_CX0_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_SHIFT 1

/* XPT_RAVE :: CX0_AV_INTERRUPT_ENABLES :: EMU_ERROR_INT_EN [00:00] */
#define BCHP_XPT_RAVE_CX0_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_MASK 0x00000001
#define BCHP_XPT_RAVE_CX0_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_SHIFT 0

/***************************************************************************
 *CX0_AV_COMP1_CONTROL - Context Comparator 1 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX0_AV_COMP1_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX0_AV_COMP1_CONTROL_reserved_for_eco0_MASK  0xf8000000
#define BCHP_XPT_RAVE_CX0_AV_COMP1_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX0_AV_COMP1_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX0_AV_COMP1_CONTROL_ALIGNMENT_EN_MASK       0x04000000
#define BCHP_XPT_RAVE_CX0_AV_COMP1_CONTROL_ALIGNMENT_EN_SHIFT      26

/* XPT_RAVE :: CX0_AV_COMP1_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX0_AV_COMP1_CONTROL_COMPARE_ES_DATA_MASK    0x02000000
#define BCHP_XPT_RAVE_CX0_AV_COMP1_CONTROL_COMPARE_ES_DATA_SHIFT   25

/* XPT_RAVE :: CX0_AV_COMP1_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX0_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX0_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX0_AV_COMP1_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX0_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX0_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX0_AV_COMP1_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX0_AV_COMP1_CONTROL_COMPARE_ALL_DATA_MASK   0x00400000
#define BCHP_XPT_RAVE_CX0_AV_COMP1_CONTROL_COMPARE_ALL_DATA_SHIFT  22

/* XPT_RAVE :: CX0_AV_COMP1_CONTROL :: CASCADE_ENABLE [21:21] */
#define BCHP_XPT_RAVE_CX0_AV_COMP1_CONTROL_CASCADE_ENABLE_MASK     0x00200000
#define BCHP_XPT_RAVE_CX0_AV_COMP1_CONTROL_CASCADE_ENABLE_SHIFT    21

/* XPT_RAVE :: CX0_AV_COMP1_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX0_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_MASK  0x00100000
#define BCHP_XPT_RAVE_CX0_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX0_AV_COMP1_CONTROL :: NUM_COMPARE_BYTES [19:17] */
#define BCHP_XPT_RAVE_CX0_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_MASK  0x000e0000
#define BCHP_XPT_RAVE_CX0_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX0_AV_COMP1_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX0_AV_COMP1_CONTROL_REPEAT_BYTE_MASK        0x0001e000
#define BCHP_XPT_RAVE_CX0_AV_COMP1_CONTROL_REPEAT_BYTE_SHIFT       13

/* XPT_RAVE :: CX0_AV_COMP1_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX0_AV_COMP1_CONTROL_COMP_ENABLE_MASK        0x00001000
#define BCHP_XPT_RAVE_CX0_AV_COMP1_CONTROL_COMP_ENABLE_SHIFT       12

/* XPT_RAVE :: CX0_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX0_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX0_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX0_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX0_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX0_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX0_AV_COMP1_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX0_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX0_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX0_AV_COMP1_COMPARE_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX0_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX0_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX0_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX0_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX0_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX0_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX0_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX0_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX0_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX0_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX0_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX0_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX0_AV_COMP1_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX0_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX0_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_MASK  0xff000000
#define BCHP_XPT_RAVE_CX0_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX0_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX0_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_MASK  0x00ff0000
#define BCHP_XPT_RAVE_CX0_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX0_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX0_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_MASK  0x0000ff00
#define BCHP_XPT_RAVE_CX0_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX0_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX0_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_MASK  0x000000ff
#define BCHP_XPT_RAVE_CX0_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX0_AV_COMP1_FILTER_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX0_AV_COMP1_FILTER_VAL :: Exclusion_Value_D :: COMP1_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX0_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX0_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX0_AV_COMP1_FILTER_VAL :: Inclusion_Range_D :: COMP1_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX0_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX0_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX0_AV_COMP1_FILTER_VAL :: Exclusion_Value_C :: COMP1_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX0_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX0_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX0_AV_COMP1_FILTER_VAL :: Inclusion_Range_C :: COMP1_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX0_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX0_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX0_AV_COMP1_FILTER_VAL :: Exclusion_Value_B :: COMP1_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX0_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX0_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX0_AV_COMP1_FILTER_VAL :: Inclusion_Range_B :: COMP1_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX0_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX0_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX0_AV_COMP1_FILTER_VAL :: Exclusion_Value_A :: COMP1_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX0_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX0_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX0_AV_COMP1_FILTER_VAL :: Inclusion_Range_A :: COMP1_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX0_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX0_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX0_AV_COMP1_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX0_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP1_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX0_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX0_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX0_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP1_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX0_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX0_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX0_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP1_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX0_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX0_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX0_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP1_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX0_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX0_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX0_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP1_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX0_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX0_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX0_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP1_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX0_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX0_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX0_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP1_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX0_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX0_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX0_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP1_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX0_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX0_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX0_AV_COMP2_CONTROL - Context Comparator 2 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX0_AV_COMP2_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX0_AV_COMP2_CONTROL_reserved_for_eco0_MASK  0xf8000000
#define BCHP_XPT_RAVE_CX0_AV_COMP2_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX0_AV_COMP2_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX0_AV_COMP2_CONTROL_ALIGNMENT_EN_MASK       0x04000000
#define BCHP_XPT_RAVE_CX0_AV_COMP2_CONTROL_ALIGNMENT_EN_SHIFT      26

/* XPT_RAVE :: CX0_AV_COMP2_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX0_AV_COMP2_CONTROL_COMPARE_ES_DATA_MASK    0x02000000
#define BCHP_XPT_RAVE_CX0_AV_COMP2_CONTROL_COMPARE_ES_DATA_SHIFT   25

/* XPT_RAVE :: CX0_AV_COMP2_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX0_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX0_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX0_AV_COMP2_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX0_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX0_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX0_AV_COMP2_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX0_AV_COMP2_CONTROL_COMPARE_ALL_DATA_MASK   0x00400000
#define BCHP_XPT_RAVE_CX0_AV_COMP2_CONTROL_COMPARE_ALL_DATA_SHIFT  22

/* XPT_RAVE :: CX0_AV_COMP2_CONTROL :: reserved_for_eco1 [21:21] */
#define BCHP_XPT_RAVE_CX0_AV_COMP2_CONTROL_reserved_for_eco1_MASK  0x00200000
#define BCHP_XPT_RAVE_CX0_AV_COMP2_CONTROL_reserved_for_eco1_SHIFT 21

/* XPT_RAVE :: CX0_AV_COMP2_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX0_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_MASK  0x00100000
#define BCHP_XPT_RAVE_CX0_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX0_AV_COMP2_CONTROL :: reserved_for_eco2 [19:19] */
#define BCHP_XPT_RAVE_CX0_AV_COMP2_CONTROL_reserved_for_eco2_MASK  0x00080000
#define BCHP_XPT_RAVE_CX0_AV_COMP2_CONTROL_reserved_for_eco2_SHIFT 19

/* XPT_RAVE :: CX0_AV_COMP2_CONTROL :: NUM_COMPARE_BYTES [18:17] */
#define BCHP_XPT_RAVE_CX0_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_MASK  0x00060000
#define BCHP_XPT_RAVE_CX0_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX0_AV_COMP2_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX0_AV_COMP2_CONTROL_REPEAT_BYTE_MASK        0x0001e000
#define BCHP_XPT_RAVE_CX0_AV_COMP2_CONTROL_REPEAT_BYTE_SHIFT       13

/* XPT_RAVE :: CX0_AV_COMP2_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX0_AV_COMP2_CONTROL_COMP_ENABLE_MASK        0x00001000
#define BCHP_XPT_RAVE_CX0_AV_COMP2_CONTROL_COMP_ENABLE_SHIFT       12

/* XPT_RAVE :: CX0_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX0_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX0_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX0_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX0_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX0_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX0_AV_COMP2_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX0_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX0_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX0_AV_COMP2_COMPARE_VAL - Context Comparator 2 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX0_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX0_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX0_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX0_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX0_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX0_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX0_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX0_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX0_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX0_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX0_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX0_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX0_AV_COMP2_MASK_VAL - Context Comparator 2 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX0_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX0_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_MASK  0xff000000
#define BCHP_XPT_RAVE_CX0_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX0_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX0_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_MASK  0x00ff0000
#define BCHP_XPT_RAVE_CX0_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX0_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX0_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_MASK  0x0000ff00
#define BCHP_XPT_RAVE_CX0_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX0_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX0_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_MASK  0x000000ff
#define BCHP_XPT_RAVE_CX0_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX0_AV_COMP2_FILTER_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX0_AV_COMP2_FILTER_VAL :: Exclusion_Value_D :: COMP2_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX0_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX0_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX0_AV_COMP2_FILTER_VAL :: Inclusion_Range_D :: COMP2_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX0_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX0_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX0_AV_COMP2_FILTER_VAL :: Exclusion_Value_C :: COMP2_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX0_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX0_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX0_AV_COMP2_FILTER_VAL :: Inclusion_Range_C :: COMP2_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX0_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX0_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX0_AV_COMP2_FILTER_VAL :: Exclusion_Value_B :: COMP2_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX0_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX0_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX0_AV_COMP2_FILTER_VAL :: Inclusion_Range_B :: COMP2_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX0_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX0_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX0_AV_COMP2_FILTER_VAL :: Exclusion_Value_A :: COMP2_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX0_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX0_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX0_AV_COMP2_FILTER_VAL :: Inclusion_Range_A :: COMP2_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX0_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX0_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX0_AV_COMP2_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX0_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP2_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX0_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX0_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX0_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP2_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX0_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX0_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX0_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP2_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX0_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX0_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX0_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP2_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX0_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX0_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX0_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP2_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX0_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX0_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX0_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP2_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX0_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX0_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX0_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP2_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX0_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX0_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX0_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP2_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX0_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX0_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX0_AV_COMP12_FILTER_MODE - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX0_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_D [31:30] */
#define BCHP_XPT_RAVE_CX0_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_MASK 0xc0000000
#define BCHP_XPT_RAVE_CX0_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_SHIFT 30

/* XPT_RAVE :: CX0_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_D [29:28] */
#define BCHP_XPT_RAVE_CX0_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_MASK 0x30000000
#define BCHP_XPT_RAVE_CX0_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_SHIFT 28

/* XPT_RAVE :: CX0_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_C [27:26] */
#define BCHP_XPT_RAVE_CX0_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_MASK 0x0c000000
#define BCHP_XPT_RAVE_CX0_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_SHIFT 26

/* XPT_RAVE :: CX0_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_C [25:24] */
#define BCHP_XPT_RAVE_CX0_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_MASK 0x03000000
#define BCHP_XPT_RAVE_CX0_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_SHIFT 24

/* XPT_RAVE :: CX0_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_B [23:22] */
#define BCHP_XPT_RAVE_CX0_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_MASK 0x00c00000
#define BCHP_XPT_RAVE_CX0_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_SHIFT 22

/* XPT_RAVE :: CX0_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_B [21:20] */
#define BCHP_XPT_RAVE_CX0_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_MASK 0x00300000
#define BCHP_XPT_RAVE_CX0_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_SHIFT 20

/* XPT_RAVE :: CX0_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_A [19:18] */
#define BCHP_XPT_RAVE_CX0_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_MASK 0x000c0000
#define BCHP_XPT_RAVE_CX0_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_SHIFT 18

/* XPT_RAVE :: CX0_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_A [17:16] */
#define BCHP_XPT_RAVE_CX0_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_MASK 0x00030000
#define BCHP_XPT_RAVE_CX0_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_SHIFT 16

/* XPT_RAVE :: CX0_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_D [15:14] */
#define BCHP_XPT_RAVE_CX0_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_MASK 0x0000c000
#define BCHP_XPT_RAVE_CX0_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_SHIFT 14

/* XPT_RAVE :: CX0_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_D [13:12] */
#define BCHP_XPT_RAVE_CX0_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_MASK 0x00003000
#define BCHP_XPT_RAVE_CX0_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_SHIFT 12

/* XPT_RAVE :: CX0_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_C [11:10] */
#define BCHP_XPT_RAVE_CX0_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX0_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_SHIFT 10

/* XPT_RAVE :: CX0_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_C [09:08] */
#define BCHP_XPT_RAVE_CX0_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_MASK 0x00000300
#define BCHP_XPT_RAVE_CX0_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_SHIFT 8

/* XPT_RAVE :: CX0_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_B [07:06] */
#define BCHP_XPT_RAVE_CX0_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_MASK 0x000000c0
#define BCHP_XPT_RAVE_CX0_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_SHIFT 6

/* XPT_RAVE :: CX0_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_B [05:04] */
#define BCHP_XPT_RAVE_CX0_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_MASK 0x00000030
#define BCHP_XPT_RAVE_CX0_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_SHIFT 4

/* XPT_RAVE :: CX0_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_A [03:02] */
#define BCHP_XPT_RAVE_CX0_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_MASK 0x0000000c
#define BCHP_XPT_RAVE_CX0_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_SHIFT 2

/* XPT_RAVE :: CX0_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_A [01:00] */
#define BCHP_XPT_RAVE_CX0_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_MASK 0x00000003
#define BCHP_XPT_RAVE_CX0_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_SHIFT 0

/***************************************************************************
 *CX0_AV_PID_STREAM_ID - Context PID and Stream ID Filter Value
 ***************************************************************************/
/* XPT_RAVE :: CX0_AV_PID_STREAM_ID :: PRV_HDR_ITB_EN [31:31] */
#define BCHP_XPT_RAVE_CX0_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_MASK     0x80000000
#define BCHP_XPT_RAVE_CX0_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_SHIFT    31

/* XPT_RAVE :: CX0_AV_PID_STREAM_ID :: PID_VALID [30:30] */
#define BCHP_XPT_RAVE_CX0_AV_PID_STREAM_ID_PID_VALID_MASK          0x40000000
#define BCHP_XPT_RAVE_CX0_AV_PID_STREAM_ID_PID_VALID_SHIFT         30

/* XPT_RAVE :: CX0_AV_PID_STREAM_ID :: AUD_FRAME_INFO [29:26] */
#define BCHP_XPT_RAVE_CX0_AV_PID_STREAM_ID_AUD_FRAME_INFO_MASK     0x3c000000
#define BCHP_XPT_RAVE_CX0_AV_PID_STREAM_ID_AUD_FRAME_INFO_SHIFT    26

/* XPT_RAVE :: CX0_AV_PID_STREAM_ID :: SSID_ENABLE [25:25] */
#define BCHP_XPT_RAVE_CX0_AV_PID_STREAM_ID_SSID_ENABLE_MASK        0x02000000
#define BCHP_XPT_RAVE_CX0_AV_PID_STREAM_ID_SSID_ENABLE_SHIFT       25

/* XPT_RAVE :: CX0_AV_PID_STREAM_ID :: SPLICE_EN [24:24] */
#define BCHP_XPT_RAVE_CX0_AV_PID_STREAM_ID_SPLICE_EN_MASK          0x01000000
#define BCHP_XPT_RAVE_CX0_AV_PID_STREAM_ID_SPLICE_EN_SHIFT         24

/* XPT_RAVE :: CX0_AV_PID_STREAM_ID :: reserved_for_eco0 [23:21] */
#define BCHP_XPT_RAVE_CX0_AV_PID_STREAM_ID_reserved_for_eco0_MASK  0x00e00000
#define BCHP_XPT_RAVE_CX0_AV_PID_STREAM_ID_reserved_for_eco0_SHIFT 21

/* XPT_RAVE :: CX0_AV_PID_STREAM_ID :: BAND_NUM [20:16] */
#define BCHP_XPT_RAVE_CX0_AV_PID_STREAM_ID_BAND_NUM_MASK           0x001f0000
#define BCHP_XPT_RAVE_CX0_AV_PID_STREAM_ID_BAND_NUM_SHIFT          16

/* XPT_RAVE :: CX0_AV_PID_STREAM_ID :: FILTER_PID_STREAM_ID [15:00] */
#define BCHP_XPT_RAVE_CX0_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX0_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_SHIFT 0

/***************************************************************************
 *CX0_REC_CTRL1 - Record Control Register 1
 ***************************************************************************/
/* XPT_RAVE :: CX0_REC_CTRL1 :: reserved_for_eco0 [31:16] */
#define BCHP_XPT_RAVE_CX0_REC_CTRL1_reserved_for_eco0_MASK         0xffff0000
#define BCHP_XPT_RAVE_CX0_REC_CTRL1_reserved_for_eco0_SHIFT        16

/* XPT_RAVE :: CX0_REC_CTRL1 :: DTV2MPEG_PADNUM [15:08] */
#define BCHP_XPT_RAVE_CX0_REC_CTRL1_DTV2MPEG_PADNUM_MASK           0x0000ff00
#define BCHP_XPT_RAVE_CX0_REC_CTRL1_DTV2MPEG_PADNUM_SHIFT          8

/* XPT_RAVE :: CX0_REC_CTRL1 :: reserved_for_eco1 [07:06] */
#define BCHP_XPT_RAVE_CX0_REC_CTRL1_reserved_for_eco1_MASK         0x000000c0
#define BCHP_XPT_RAVE_CX0_REC_CTRL1_reserved_for_eco1_SHIFT        6

/* XPT_RAVE :: CX0_REC_CTRL1 :: ATSC_SCRAM_CTRL [05:05] */
#define BCHP_XPT_RAVE_CX0_REC_CTRL1_ATSC_SCRAM_CTRL_MASK           0x00000020
#define BCHP_XPT_RAVE_CX0_REC_CTRL1_ATSC_SCRAM_CTRL_SHIFT          5

/* XPT_RAVE :: CX0_REC_CTRL1 :: PARSE_SC [04:04] */
#define BCHP_XPT_RAVE_CX0_REC_CTRL1_PARSE_SC_MASK                  0x00000010
#define BCHP_XPT_RAVE_CX0_REC_CTRL1_PARSE_SC_SHIFT                 4

/* XPT_RAVE :: CX0_REC_CTRL1 :: SEAMLESS_PAUSE_MODE [03:03] */
#define BCHP_XPT_RAVE_CX0_REC_CTRL1_SEAMLESS_PAUSE_MODE_MASK       0x00000008
#define BCHP_XPT_RAVE_CX0_REC_CTRL1_SEAMLESS_PAUSE_MODE_SHIFT      3

/* XPT_RAVE :: CX0_REC_CTRL1 :: DTV_PF_TOGGLE_DIS [02:02] */
#define BCHP_XPT_RAVE_CX0_REC_CTRL1_DTV_PF_TOGGLE_DIS_MASK         0x00000004
#define BCHP_XPT_RAVE_CX0_REC_CTRL1_DTV_PF_TOGGLE_DIS_SHIFT        2

/* XPT_RAVE :: CX0_REC_CTRL1 :: REC_DTV2MPG_EN [01:01] */
#define BCHP_XPT_RAVE_CX0_REC_CTRL1_REC_DTV2MPG_EN_MASK            0x00000002
#define BCHP_XPT_RAVE_CX0_REC_CTRL1_REC_DTV2MPG_EN_SHIFT           1

/* XPT_RAVE :: CX0_REC_CTRL1 :: REC_TIMESTAMP_ENABLE [00:00] */
#define BCHP_XPT_RAVE_CX0_REC_CTRL1_REC_TIMESTAMP_ENABLE_MASK      0x00000001
#define BCHP_XPT_RAVE_CX0_REC_CTRL1_REC_TIMESTAMP_ENABLE_SHIFT     0

/***************************************************************************
 *CX0_REC_INIT_TS - Record Initial Timestamp Value Register
 ***************************************************************************/
/* XPT_RAVE :: CX0_REC_INIT_TS :: INIT_TS [31:00] */
#define BCHP_XPT_RAVE_CX0_REC_INIT_TS_INIT_TS_MASK                 0xffffffff
#define BCHP_XPT_RAVE_CX0_REC_INIT_TS_INIT_TS_SHIFT                0

/***************************************************************************
 *CX0_REC_TS_CTRL - Record Timestamp Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX0_REC_TS_CTRL :: reserved_for_eco0 [31:06] */
#define BCHP_XPT_RAVE_CX0_REC_TS_CTRL_reserved_for_eco0_MASK       0xffffffc0
#define BCHP_XPT_RAVE_CX0_REC_TS_CTRL_reserved_for_eco0_SHIFT      6

/* XPT_RAVE :: CX0_REC_TS_CTRL :: TS_CHECK_DIS [05:05] */
#define BCHP_XPT_RAVE_CX0_REC_TS_CTRL_TS_CHECK_DIS_MASK            0x00000020
#define BCHP_XPT_RAVE_CX0_REC_TS_CTRL_TS_CHECK_DIS_SHIFT           5

/* XPT_RAVE :: CX0_REC_TS_CTRL :: REC_TIMESTAMP_MODE [04:03] */
#define BCHP_XPT_RAVE_CX0_REC_TS_CTRL_REC_TIMESTAMP_MODE_MASK      0x00000018
#define BCHP_XPT_RAVE_CX0_REC_TS_CTRL_REC_TIMESTAMP_MODE_SHIFT     3

/* XPT_RAVE :: CX0_REC_TS_CTRL :: TS_INIT_EN [02:02] */
#define BCHP_XPT_RAVE_CX0_REC_TS_CTRL_TS_INIT_EN_MASK              0x00000004
#define BCHP_XPT_RAVE_CX0_REC_TS_CTRL_TS_INIT_EN_SHIFT             2

/* XPT_RAVE :: CX0_REC_TS_CTRL :: TS_USER_BITS [01:00] */
#define BCHP_XPT_RAVE_CX0_REC_TS_CTRL_TS_USER_BITS_MASK            0x00000003
#define BCHP_XPT_RAVE_CX0_REC_TS_CTRL_TS_USER_BITS_SHIFT           0

/***************************************************************************
 *CX0_REC_TIME_CONFIG - Record Time Configuration Register
 ***************************************************************************/
/* XPT_RAVE :: CX0_REC_TIME_CONFIG :: reserved_for_eco0 [31:25] */
#define BCHP_XPT_RAVE_CX0_REC_TIME_CONFIG_reserved_for_eco0_MASK   0xfe000000
#define BCHP_XPT_RAVE_CX0_REC_TIME_CONFIG_reserved_for_eco0_SHIFT  25

/* XPT_RAVE :: CX0_REC_TIME_CONFIG :: REC_COUNT_MODE [24:24] */
#define BCHP_XPT_RAVE_CX0_REC_TIME_CONFIG_REC_COUNT_MODE_MASK      0x01000000
#define BCHP_XPT_RAVE_CX0_REC_TIME_CONFIG_REC_COUNT_MODE_SHIFT     24

/* XPT_RAVE :: CX0_REC_TIME_CONFIG :: REC_TIMEOUT_VAL [23:00] */
#define BCHP_XPT_RAVE_CX0_REC_TIME_CONFIG_REC_TIMEOUT_VAL_MASK     0x00ffffff
#define BCHP_XPT_RAVE_CX0_REC_TIME_CONFIG_REC_TIMEOUT_VAL_SHIFT    0

/***************************************************************************
 *CX0_AV_MISC_CONFIG4 - Context Miscellaneous Config 4 Register
 ***************************************************************************/
/* XPT_RAVE :: CX0_AV_MISC_CONFIG4 :: RESERVED_CONFIG [31:24] */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG4_RESERVED_CONFIG_MASK     0xff000000
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG4_RESERVED_CONFIG_SHIFT    24

/* XPT_RAVE :: CX0_AV_MISC_CONFIG4 :: reserved_for_eco0 [23:23] */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG4_reserved_for_eco0_MASK   0x00800000
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG4_reserved_for_eco0_SHIFT  23

/* XPT_RAVE :: CX0_AV_MISC_CONFIG4 :: PES_SID_EXT_DEP [22:16] */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG4_PES_SID_EXT_DEP_MASK     0x007f0000
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG4_PES_SID_EXT_DEP_SHIFT    16

/* XPT_RAVE :: CX0_AV_MISC_CONFIG4 :: reserved_for_eco1 [15:15] */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG4_reserved_for_eco1_MASK   0x00008000
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG4_reserved_for_eco1_SHIFT  15

/* XPT_RAVE :: CX0_AV_MISC_CONFIG4 :: PES_SID_EXT_IND [14:08] */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG4_PES_SID_EXT_IND_MASK     0x00007f00
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG4_PES_SID_EXT_IND_SHIFT    8

/* XPT_RAVE :: CX0_AV_MISC_CONFIG4 :: reserved_for_eco2 [07:02] */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG4_reserved_for_eco2_MASK   0x000000fc
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG4_reserved_for_eco2_SHIFT  2

/* XPT_RAVE :: CX0_AV_MISC_CONFIG4 :: PES_SID_EXT_MODE [01:00] */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG4_PES_SID_EXT_MODE_MASK    0x00000003
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG4_PES_SID_EXT_MODE_SHIFT   0

/***************************************************************************
 *CX0_PIC_CTR - Picture Counter register
 ***************************************************************************/
/* XPT_RAVE :: CX0_PIC_CTR :: reserved0 [31:16] */
#define BCHP_XPT_RAVE_CX0_PIC_CTR_reserved0_MASK                   0xffff0000
#define BCHP_XPT_RAVE_CX0_PIC_CTR_reserved0_SHIFT                  16

/* XPT_RAVE :: CX0_PIC_CTR :: VALUE [15:00] */
#define BCHP_XPT_RAVE_CX0_PIC_CTR_VALUE_MASK                       0x0000ffff
#define BCHP_XPT_RAVE_CX0_PIC_CTR_VALUE_SHIFT                      0

/***************************************************************************
 *CX0_PIC_CTR_MODE - Picture Counter Mode Register
 ***************************************************************************/
/* XPT_RAVE :: CX0_PIC_CTR_MODE :: reserved0 [31:31] */
#define BCHP_XPT_RAVE_CX0_PIC_CTR_MODE_reserved0_MASK              0x80000000
#define BCHP_XPT_RAVE_CX0_PIC_CTR_MODE_reserved0_SHIFT             31

/* XPT_RAVE :: CX0_PIC_CTR_MODE :: Valid_PIC_CTR_VALUE [30:28] */
#define BCHP_XPT_RAVE_CX0_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_MASK    0x70000000
#define BCHP_XPT_RAVE_CX0_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_SHIFT   28

/* XPT_RAVE :: CX0_PIC_CTR_MODE :: PIC_CTR_EN [27:27] */
#define BCHP_XPT_RAVE_CX0_PIC_CTR_MODE_PIC_CTR_EN_MASK             0x08000000
#define BCHP_XPT_RAVE_CX0_PIC_CTR_MODE_PIC_CTR_EN_SHIFT            27

/* XPT_RAVE :: CX0_PIC_CTR_MODE :: reserved1 [26:26] */
#define BCHP_XPT_RAVE_CX0_PIC_CTR_MODE_reserved1_MASK              0x04000000
#define BCHP_XPT_RAVE_CX0_PIC_CTR_MODE_reserved1_SHIFT             26

/* XPT_RAVE :: CX0_PIC_CTR_MODE :: PIC_CTR_MODE [25:24] */
#define BCHP_XPT_RAVE_CX0_PIC_CTR_MODE_PIC_CTR_MODE_MASK           0x03000000
#define BCHP_XPT_RAVE_CX0_PIC_CTR_MODE_PIC_CTR_MODE_SHIFT          24

/* XPT_RAVE :: CX0_PIC_CTR_MODE :: SCV0 [23:16] */
#define BCHP_XPT_RAVE_CX0_PIC_CTR_MODE_SCV0_MASK                   0x00ff0000
#define BCHP_XPT_RAVE_CX0_PIC_CTR_MODE_SCV0_SHIFT                  16

/* XPT_RAVE :: CX0_PIC_CTR_MODE :: SCV1 [15:08] */
#define BCHP_XPT_RAVE_CX0_PIC_CTR_MODE_SCV1_MASK                   0x0000ff00
#define BCHP_XPT_RAVE_CX0_PIC_CTR_MODE_SCV1_SHIFT                  8

/* XPT_RAVE :: CX0_PIC_CTR_MODE :: SCV2 [07:00] */
#define BCHP_XPT_RAVE_CX0_PIC_CTR_MODE_SCV2_MASK                   0x000000ff
#define BCHP_XPT_RAVE_CX0_PIC_CTR_MODE_SCV2_SHIFT                  0

/***************************************************************************
 *CX0_REC_TIMER - Record Timer Register
 ***************************************************************************/
/* XPT_RAVE :: CX0_REC_TIMER :: REC_TIMER [31:00] */
#define BCHP_XPT_RAVE_CX0_REC_TIMER_REC_TIMER_MASK                 0xffffffff
#define BCHP_XPT_RAVE_CX0_REC_TIMER_REC_TIMER_SHIFT                0

/***************************************************************************
 *CX0_REC_STATE0 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX0_REC_STATE0 :: reserved_for_eco0 [31:18] */
#define BCHP_XPT_RAVE_CX0_REC_STATE0_reserved_for_eco0_MASK        0xfffc0000
#define BCHP_XPT_RAVE_CX0_REC_STATE0_reserved_for_eco0_SHIFT       18

/* XPT_RAVE :: CX0_REC_STATE0 :: REC_INIT_TIME_LO [17:08] */
#define BCHP_XPT_RAVE_CX0_REC_STATE0_REC_INIT_TIME_LO_MASK         0x0003ff00
#define BCHP_XPT_RAVE_CX0_REC_STATE0_REC_INIT_TIME_LO_SHIFT        8

/* XPT_RAVE :: CX0_REC_STATE0 :: reserved_for_eco1 [07:04] */
#define BCHP_XPT_RAVE_CX0_REC_STATE0_reserved_for_eco1_MASK        0x000000f0
#define BCHP_XPT_RAVE_CX0_REC_STATE0_reserved_for_eco1_SHIFT       4

/* XPT_RAVE :: CX0_REC_STATE0 :: LAST_CONV_TIME_STAMP_HI [03:02] */
#define BCHP_XPT_RAVE_CX0_REC_STATE0_LAST_CONV_TIME_STAMP_HI_MASK  0x0000000c
#define BCHP_XPT_RAVE_CX0_REC_STATE0_LAST_CONV_TIME_STAMP_HI_SHIFT 2

/* XPT_RAVE :: CX0_REC_STATE0 :: TS_INITIALIZED [01:01] */
#define BCHP_XPT_RAVE_CX0_REC_STATE0_TS_INITIALIZED_MASK           0x00000002
#define BCHP_XPT_RAVE_CX0_REC_STATE0_TS_INITIALIZED_SHIFT          1

/* XPT_RAVE :: CX0_REC_STATE0 :: REC_INITIALIZED [00:00] */
#define BCHP_XPT_RAVE_CX0_REC_STATE0_REC_INITIALIZED_MASK          0x00000001
#define BCHP_XPT_RAVE_CX0_REC_STATE0_REC_INITIALIZED_SHIFT         0

/***************************************************************************
 *CX0_REC_STATE1 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX0_REC_STATE1 :: REC_INIT_TIME_HI [31:00] */
#define BCHP_XPT_RAVE_CX0_REC_STATE1_REC_INIT_TIME_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_CX0_REC_STATE1_REC_INIT_TIME_HI_SHIFT        0

/***************************************************************************
 *CX0_REC_STATE2 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX0_REC_STATE2 :: INT_TIME_STAMP [31:00] */
#define BCHP_XPT_RAVE_CX0_REC_STATE2_INT_TIME_STAMP_MASK           0xffffffff
#define BCHP_XPT_RAVE_CX0_REC_STATE2_INT_TIME_STAMP_SHIFT          0

/***************************************************************************
 *CX0_REC_STATE2b - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX0_REC_STATE2b :: LAST_CONV_TIME_STAMP_LO [31:00] */
#define BCHP_XPT_RAVE_CX0_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX0_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_SHIFT 0

/***************************************************************************
 *CX0_REC_STATE3 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX0_REC_STATE3 :: reserved_for_eco0 [31:09] */
#define BCHP_XPT_RAVE_CX0_REC_STATE3_reserved_for_eco0_MASK        0xfffffe00
#define BCHP_XPT_RAVE_CX0_REC_STATE3_reserved_for_eco0_SHIFT       9

/* XPT_RAVE :: CX0_REC_STATE3 :: REC_DSS_PARITY [08:08] */
#define BCHP_XPT_RAVE_CX0_REC_STATE3_REC_DSS_PARITY_MASK           0x00000100
#define BCHP_XPT_RAVE_CX0_REC_STATE3_REC_DSS_PARITY_SHIFT          8

/* XPT_RAVE :: CX0_REC_STATE3 :: REC_COUNT_HI [07:00] */
#define BCHP_XPT_RAVE_CX0_REC_STATE3_REC_COUNT_HI_MASK             0x000000ff
#define BCHP_XPT_RAVE_CX0_REC_STATE3_REC_COUNT_HI_SHIFT            0

/***************************************************************************
 *CX0_REC_COUNT - Record Packet Count Register
 ***************************************************************************/
/* XPT_RAVE :: CX0_REC_COUNT :: REC_COUNT [31:00] */
#define BCHP_XPT_RAVE_CX0_REC_COUNT_REC_COUNT_MASK                 0xffffffff
#define BCHP_XPT_RAVE_CX0_REC_COUNT_REC_COUNT_SHIFT                0

/***************************************************************************
 *CX0_PIC_INC_DEC_CTRL - Picture Counter Increment/Decrement/Reset Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX0_PIC_INC_DEC_CTRL :: reserved0 [31:18] */
#define BCHP_XPT_RAVE_CX0_PIC_INC_DEC_CTRL_reserved0_MASK          0xfffc0000
#define BCHP_XPT_RAVE_CX0_PIC_INC_DEC_CTRL_reserved0_SHIFT         18

/* XPT_RAVE :: CX0_PIC_INC_DEC_CTRL :: INC_DEC_MODE [17:16] */
#define BCHP_XPT_RAVE_CX0_PIC_INC_DEC_CTRL_INC_DEC_MODE_MASK       0x00030000
#define BCHP_XPT_RAVE_CX0_PIC_INC_DEC_CTRL_INC_DEC_MODE_SHIFT      16

/* XPT_RAVE :: CX0_PIC_INC_DEC_CTRL :: INC_DEC_VALUE [15:00] */
#define BCHP_XPT_RAVE_CX0_PIC_INC_DEC_CTRL_INC_DEC_VALUE_MASK      0x0000ffff
#define BCHP_XPT_RAVE_CX0_PIC_INC_DEC_CTRL_INC_DEC_VALUE_SHIFT     0

/***************************************************************************
 *CX0_SC - Scrambling Control Monitor Register
 ***************************************************************************/
/* XPT_RAVE :: CX0_SC :: RESERVED_FOR_FW_0 [31:08] */
#define BCHP_XPT_RAVE_CX0_SC_RESERVED_FOR_FW_0_MASK                0xffffff00
#define BCHP_XPT_RAVE_CX0_SC_RESERVED_FOR_FW_0_SHIFT               8

/* XPT_RAVE :: CX0_SC :: SC_ENABLE [07:07] */
#define BCHP_XPT_RAVE_CX0_SC_SC_ENABLE_MASK                        0x00000080
#define BCHP_XPT_RAVE_CX0_SC_SC_ENABLE_SHIFT                       7

/* XPT_RAVE :: CX0_SC :: SC_PUSI_VALID [06:06] */
#define BCHP_XPT_RAVE_CX0_SC_SC_PUSI_VALID_MASK                    0x00000040
#define BCHP_XPT_RAVE_CX0_SC_SC_PUSI_VALID_SHIFT                   6

/* XPT_RAVE :: CX0_SC :: SC_PUSI [05:04] */
#define BCHP_XPT_RAVE_CX0_SC_SC_PUSI_MASK                          0x00000030
#define BCHP_XPT_RAVE_CX0_SC_SC_PUSI_SHIFT                         4

/* XPT_RAVE :: CX0_SC :: SC_OR_MODE [03:03] */
#define BCHP_XPT_RAVE_CX0_SC_SC_OR_MODE_MASK                       0x00000008
#define BCHP_XPT_RAVE_CX0_SC_SC_OR_MODE_SHIFT                      3

/* XPT_RAVE :: CX0_SC :: SC_ALL_VALID [02:02] */
#define BCHP_XPT_RAVE_CX0_SC_SC_ALL_VALID_MASK                     0x00000004
#define BCHP_XPT_RAVE_CX0_SC_SC_ALL_VALID_SHIFT                    2

/* XPT_RAVE :: CX0_SC :: SC_ALL [01:00] */
#define BCHP_XPT_RAVE_CX0_SC_SC_ALL_MASK                           0x00000003
#define BCHP_XPT_RAVE_CX0_SC_SC_ALL_SHIFT                          0

/***************************************************************************
 *CX0_AV_MISC_CONFIG5 - Context Miscellaneous Config 5 Register
 ***************************************************************************/
/* XPT_RAVE :: CX0_AV_MISC_CONFIG5 :: RESERVED_FOR_FW_1 [31:26] */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG5_RESERVED_FOR_FW_1_MASK   0xfc000000
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG5_RESERVED_FOR_FW_1_SHIFT  26

/* XPT_RAVE :: CX0_AV_MISC_CONFIG5 :: ITB_OVFL_INT_STATUS [25:25] */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG5_ITB_OVFL_INT_STATUS_MASK 0x02000000
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG5_ITB_OVFL_INT_STATUS_SHIFT 25

/* XPT_RAVE :: CX0_AV_MISC_CONFIG5 :: CDB_OVFL_INT_STATUS [24:24] */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG5_CDB_OVFL_INT_STATUS_MASK 0x01000000
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG5_CDB_OVFL_INT_STATUS_SHIFT 24

/* XPT_RAVE :: CX0_AV_MISC_CONFIG5 :: ASF_HEADER_LENGTH [23:16] */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG5_ASF_HEADER_LENGTH_MASK   0x00ff0000
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG5_ASF_HEADER_LENGTH_SHIFT  16

/* XPT_RAVE :: CX0_AV_MISC_CONFIG5 :: ASF_ENABLE [15:15] */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG5_ASF_ENABLE_MASK          0x00008000
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG5_ASF_ENABLE_SHIFT         15

/* XPT_RAVE :: CX0_AV_MISC_CONFIG5 :: ASF_AV_MODE [14:14] */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG5_ASF_AV_MODE_MASK         0x00004000
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG5_ASF_AV_MODE_SHIFT        14

/* XPT_RAVE :: CX0_AV_MISC_CONFIG5 :: RESERVED_FOR_FW_2 [13:09] */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG5_RESERVED_FOR_FW_2_MASK   0x00003e00
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG5_RESERVED_FOR_FW_2_SHIFT  9

/* XPT_RAVE :: CX0_AV_MISC_CONFIG5 :: VCT_PID_EN [08:08] */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG5_VCT_PID_EN_MASK          0x00000100
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG5_VCT_PID_EN_SHIFT         8

/* XPT_RAVE :: CX0_AV_MISC_CONFIG5 :: VCT_TABLE_ID [07:00] */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG5_VCT_TABLE_ID_MASK        0x000000ff
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG5_VCT_TABLE_ID_SHIFT       0

/***************************************************************************
 *CX0_RAVE_Reg_1 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX0_RAVE_Reg_1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX0_RAVE_Reg_1_reserved_for_eco0_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX0_RAVE_Reg_1_reserved_for_eco0_SHIFT       0

/***************************************************************************
 *CX0_RAVE_Reg_2 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX0_RAVE_Reg_2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX0_RAVE_Reg_2_reserved_for_eco0_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX0_RAVE_Reg_2_reserved_for_eco0_SHIFT       0

/***************************************************************************
 *CX0_RAVE_Reg_3 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX0_RAVE_Reg_3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX0_RAVE_Reg_3_reserved_for_eco0_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX0_RAVE_Reg_3_reserved_for_eco0_SHIFT       0

/***************************************************************************
 *CX0_ATSOFFSET_CONFIG - Config register for ATS OFFSET feature
 ***************************************************************************/
/* XPT_RAVE :: CX0_ATSOFFSET_CONFIG :: reserved_for_eco0 [31:16] */
#define BCHP_XPT_RAVE_CX0_ATSOFFSET_CONFIG_reserved_for_eco0_MASK  0xffff0000
#define BCHP_XPT_RAVE_CX0_ATSOFFSET_CONFIG_reserved_for_eco0_SHIFT 16

/* XPT_RAVE :: CX0_ATSOFFSET_CONFIG :: LOCAL_ATS_FORMAT [15:15] */
#define BCHP_XPT_RAVE_CX0_ATSOFFSET_CONFIG_LOCAL_ATS_FORMAT_MASK   0x00008000
#define BCHP_XPT_RAVE_CX0_ATSOFFSET_CONFIG_LOCAL_ATS_FORMAT_SHIFT  15

/* XPT_RAVE :: CX0_ATSOFFSET_CONFIG :: LOCAL_ATS_GEN_ENABLE [14:14] */
#define BCHP_XPT_RAVE_CX0_ATSOFFSET_CONFIG_LOCAL_ATS_GEN_ENABLE_MASK 0x00004000
#define BCHP_XPT_RAVE_CX0_ATSOFFSET_CONFIG_LOCAL_ATS_GEN_ENABLE_SHIFT 14

/* XPT_RAVE :: CX0_ATSOFFSET_CONFIG :: SW_ATSOFFSET_ENABLE [13:13] */
#define BCHP_XPT_RAVE_CX0_ATSOFFSET_CONFIG_SW_ATSOFFSET_ENABLE_MASK 0x00002000
#define BCHP_XPT_RAVE_CX0_ATSOFFSET_CONFIG_SW_ATSOFFSET_ENABLE_SHIFT 13

/* XPT_RAVE :: CX0_ATSOFFSET_CONFIG :: PCR_PID_CH_CHANGED [12:12] */
#define BCHP_XPT_RAVE_CX0_ATSOFFSET_CONFIG_PCR_PID_CH_CHANGED_MASK 0x00001000
#define BCHP_XPT_RAVE_CX0_ATSOFFSET_CONFIG_PCR_PID_CH_CHANGED_SHIFT 12

/* XPT_RAVE :: CX0_ATSOFFSET_CONFIG :: ATSOFFSET_ENABLE [11:11] */
#define BCHP_XPT_RAVE_CX0_ATSOFFSET_CONFIG_ATSOFFSET_ENABLE_MASK   0x00000800
#define BCHP_XPT_RAVE_CX0_ATSOFFSET_CONFIG_ATSOFFSET_ENABLE_SHIFT  11

/* XPT_RAVE :: CX0_ATSOFFSET_CONFIG :: PCR_PID_CH [10:00] */
#define BCHP_XPT_RAVE_CX0_ATSOFFSET_CONFIG_PCR_PID_CH_MASK         0x000007ff
#define BCHP_XPT_RAVE_CX0_ATSOFFSET_CONFIG_PCR_PID_CH_SHIFT        0

/***************************************************************************
 *CX0_ATSOFFSET_OFFSET_MAGNITUDE - 32 bit magnitude of the 33 bit signed ATS offset
 ***************************************************************************/
/* XPT_RAVE :: CX0_ATSOFFSET_OFFSET_MAGNITUDE :: ATS_OFFSET_MAGNITUDE [31:00] */
#define BCHP_XPT_RAVE_CX0_ATSOFFSET_OFFSET_MAGNITUDE_ATS_OFFSET_MAGNITUDE_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX0_ATSOFFSET_OFFSET_MAGNITUDE_ATS_OFFSET_MAGNITUDE_SHIFT 0

/***************************************************************************
 *CX0_ATSOFFSET_OFFSET_SIGN_BIT - Sign bit of the 33 bit signed ATS offset
 ***************************************************************************/
/* XPT_RAVE :: CX0_ATSOFFSET_OFFSET_SIGN_BIT :: reserved_for_eco0 [31:01] */
#define BCHP_XPT_RAVE_CX0_ATSOFFSET_OFFSET_SIGN_BIT_reserved_for_eco0_MASK 0xfffffffe
#define BCHP_XPT_RAVE_CX0_ATSOFFSET_OFFSET_SIGN_BIT_reserved_for_eco0_SHIFT 1

/* XPT_RAVE :: CX0_ATSOFFSET_OFFSET_SIGN_BIT :: ATS_OFSET_SIGN [00:00] */
#define BCHP_XPT_RAVE_CX0_ATSOFFSET_OFFSET_SIGN_BIT_ATS_OFSET_SIGN_MASK 0x00000001
#define BCHP_XPT_RAVE_CX0_ATSOFFSET_OFFSET_SIGN_BIT_ATS_OFSET_SIGN_SHIFT 0

/***************************************************************************
 *CX0_ATSOFFSET_PCR - PCR value of the last PCR packet
 ***************************************************************************/
/* XPT_RAVE :: CX0_ATSOFFSET_PCR :: PCR [31:00] */
#define BCHP_XPT_RAVE_CX0_ATSOFFSET_PCR_PCR_MASK                   0xffffffff
#define BCHP_XPT_RAVE_CX0_ATSOFFSET_PCR_PCR_SHIFT                  0

/***************************************************************************
 *CX0_ATSOFFSET_ATS - ATS of the last packet carrying PCR
 ***************************************************************************/
/* XPT_RAVE :: CX0_ATSOFFSET_ATS :: ATS [31:00] */
#define BCHP_XPT_RAVE_CX0_ATSOFFSET_ATS_ATS_MASK                   0xffffffff
#define BCHP_XPT_RAVE_CX0_ATSOFFSET_ATS_ATS_SHIFT                  0

/***************************************************************************
 *CX0_ATSOFFSET_ADJ_ATS - Adjusted ATS of the last packet
 ***************************************************************************/
/* XPT_RAVE :: CX0_ATSOFFSET_ADJ_ATS :: ADJ_ATS [31:00] */
#define BCHP_XPT_RAVE_CX0_ATSOFFSET_ADJ_ATS_ADJ_ATS_MASK           0xffffffff
#define BCHP_XPT_RAVE_CX0_ATSOFFSET_ADJ_ATS_ADJ_ATS_SHIFT          0

/***************************************************************************
 *CX0_ATSOFFSET_NEXT_PKT_ATS - ATS to be used for next packet in Local Timestamp generation mode
 ***************************************************************************/
/* XPT_RAVE :: CX0_ATSOFFSET_NEXT_PKT_ATS :: NEXT_PKT_ATS [31:00] */
#define BCHP_XPT_RAVE_CX0_ATSOFFSET_NEXT_PKT_ATS_NEXT_PKT_ATS_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX0_ATSOFFSET_NEXT_PKT_ATS_NEXT_PKT_ATS_SHIFT 0

/***************************************************************************
 *CX0_ATSOFFSET_PKT2PKT_ATS_DELTA - ATS delta to be used in Local Timestamp generation mode
 ***************************************************************************/
/* XPT_RAVE :: CX0_ATSOFFSET_PKT2PKT_ATS_DELTA :: PKT2PKT_DELTA [31:00] */
#define BCHP_XPT_RAVE_CX0_ATSOFFSET_PKT2PKT_ATS_DELTA_PKT2PKT_DELTA_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX0_ATSOFFSET_PKT2PKT_ATS_DELTA_PKT2PKT_DELTA_SHIFT 0

/***************************************************************************
 *CX0_RAVE_Reg_4 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX0_RAVE_Reg_4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX0_RAVE_Reg_4_reserved_for_eco0_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX0_RAVE_Reg_4_reserved_for_eco0_SHIFT       0

/***************************************************************************
 *CX0_RAVE_Reg_5 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX0_RAVE_Reg_5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX0_RAVE_Reg_5_reserved_for_eco0_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX0_RAVE_Reg_5_reserved_for_eco0_SHIFT       0

/***************************************************************************
 *CX1_AV_CDB_WRITE_PTR - Context CDB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX1_AV_CDB_WRITE_PTR :: CDB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX1_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_MASK      0xffffffff
#define BCHP_XPT_RAVE_CX1_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_SHIFT     0

/***************************************************************************
 *CX1_AV_CDB_READ_PTR - Context CDB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX1_AV_CDB_READ_PTR :: CDB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX1_AV_CDB_READ_PTR_CDB_READ_PTR_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX1_AV_CDB_READ_PTR_CDB_READ_PTR_SHIFT       0

/***************************************************************************
 *CX1_AV_CDB_BASE_PTR - Context CDB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX1_AV_CDB_BASE_PTR :: CDB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX1_AV_CDB_BASE_PTR_CDB_BASE_PTR_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX1_AV_CDB_BASE_PTR_CDB_BASE_PTR_SHIFT       0

/***************************************************************************
 *CX1_AV_CDB_END_PTR - Context CDB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX1_AV_CDB_END_PTR :: CDB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX1_AV_CDB_END_PTR_CDB_END_PTR_MASK          0xffffffff
#define BCHP_XPT_RAVE_CX1_AV_CDB_END_PTR_CDB_END_PTR_SHIFT         0

/***************************************************************************
 *CX1_AV_CDB_VALID_PTR - Context CDB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX1_AV_CDB_VALID_PTR :: CDB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX1_AV_CDB_VALID_PTR_CDB_VALID_PTR_MASK      0xffffffff
#define BCHP_XPT_RAVE_CX1_AV_CDB_VALID_PTR_CDB_VALID_PTR_SHIFT     0

/***************************************************************************
 *CX1_AV_CDB_WRAPAROUND_PTR - Context CDB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX1_AV_CDB_WRAPAROUND_PTR :: CDB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX1_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX1_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX1_AV_CDB_THRESHOLD_LEVEL - Context CDB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX1_AV_CDB_THRESHOLD_LEVEL :: CDB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX1_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX1_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX1_AV_CDB_THRESHOLD_LEVEL :: CDB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX1_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX1_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX1_AV_CDB_DEPTH - Context CDB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX1_AV_CDB_DEPTH :: CDB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX1_AV_CDB_DEPTH_CDB_WRAPAROUND_MASK         0x80000000
#define BCHP_XPT_RAVE_CX1_AV_CDB_DEPTH_CDB_WRAPAROUND_SHIFT        31

/* XPT_RAVE :: CX1_AV_CDB_DEPTH :: CDB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX1_AV_CDB_DEPTH_CDB_OVERFLOW_MASK           0x40000000
#define BCHP_XPT_RAVE_CX1_AV_CDB_DEPTH_CDB_OVERFLOW_SHIFT          30

/* XPT_RAVE :: CX1_AV_CDB_DEPTH :: CDB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX1_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_MASK    0x30000000
#define BCHP_XPT_RAVE_CX1_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_SHIFT   28

/* XPT_RAVE :: CX1_AV_CDB_DEPTH :: CDB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX1_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_MASK       0x0fffffff
#define BCHP_XPT_RAVE_CX1_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_SHIFT      0

/***************************************************************************
 *CX1_AV_THRESHOLDS - Context Thresholds
 ***************************************************************************/
/* XPT_RAVE :: CX1_AV_THRESHOLDS :: CONTEXT_OVERFLOW_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX1_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX1_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX1_AV_THRESHOLDS :: CONTEXT_WRAPAROUND_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX1_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX1_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX1_AV_ITB_WRITE_PTR - Context ITB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX1_AV_ITB_WRITE_PTR :: ITB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX1_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_MASK      0xffffffff
#define BCHP_XPT_RAVE_CX1_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_SHIFT     0

/***************************************************************************
 *CX1_AV_ITB_READ_PTR - Context ITB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX1_AV_ITB_READ_PTR :: ITB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX1_AV_ITB_READ_PTR_ITB_READ_PTR_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX1_AV_ITB_READ_PTR_ITB_READ_PTR_SHIFT       0

/***************************************************************************
 *CX1_AV_ITB_BASE_PTR - Context ITB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX1_AV_ITB_BASE_PTR :: ITB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX1_AV_ITB_BASE_PTR_ITB_BASE_PTR_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX1_AV_ITB_BASE_PTR_ITB_BASE_PTR_SHIFT       0

/***************************************************************************
 *CX1_AV_ITB_END_PTR - Context ITB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX1_AV_ITB_END_PTR :: ITB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX1_AV_ITB_END_PTR_ITB_END_PTR_MASK          0xffffffff
#define BCHP_XPT_RAVE_CX1_AV_ITB_END_PTR_ITB_END_PTR_SHIFT         0

/***************************************************************************
 *CX1_AV_ITB_VALID_PTR - Context ITB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX1_AV_ITB_VALID_PTR :: ITB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX1_AV_ITB_VALID_PTR_ITB_VALID_PTR_MASK      0xffffffff
#define BCHP_XPT_RAVE_CX1_AV_ITB_VALID_PTR_ITB_VALID_PTR_SHIFT     0

/***************************************************************************
 *CX1_AV_ITB_WRAPAROUND_PTR - Context ITB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX1_AV_ITB_WRAPAROUND_PTR :: ITB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX1_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX1_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX1_AV_ITB_THRESHOLD_LEVEL - Context ITB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX1_AV_ITB_THRESHOLD_LEVEL :: ITB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX1_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX1_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX1_AV_ITB_THRESHOLD_LEVEL :: ITB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX1_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX1_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX1_AV_ITB_DEPTH - Context ITB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX1_AV_ITB_DEPTH :: ITB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX1_AV_ITB_DEPTH_ITB_WRAPAROUND_MASK         0x80000000
#define BCHP_XPT_RAVE_CX1_AV_ITB_DEPTH_ITB_WRAPAROUND_SHIFT        31

/* XPT_RAVE :: CX1_AV_ITB_DEPTH :: ITB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX1_AV_ITB_DEPTH_ITB_OVERFLOW_MASK           0x40000000
#define BCHP_XPT_RAVE_CX1_AV_ITB_DEPTH_ITB_OVERFLOW_SHIFT          30

/* XPT_RAVE :: CX1_AV_ITB_DEPTH :: ITB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX1_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_MASK    0x30000000
#define BCHP_XPT_RAVE_CX1_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_SHIFT   28

/* XPT_RAVE :: CX1_AV_ITB_DEPTH :: ITB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX1_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_MASK       0x0fffffff
#define BCHP_XPT_RAVE_CX1_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_SHIFT      0

/***************************************************************************
 *CX1_REC_MISC_CONFIG - Miscellaneous Config
 ***************************************************************************/
/* XPT_RAVE :: CX1_REC_MISC_CONFIG :: reserved_for_eco0 [31:18] */
#define BCHP_XPT_RAVE_CX1_REC_MISC_CONFIG_reserved_for_eco0_MASK   0xfffc0000
#define BCHP_XPT_RAVE_CX1_REC_MISC_CONFIG_reserved_for_eco0_SHIFT  18

/* XPT_RAVE :: CX1_REC_MISC_CONFIG :: EMM_EN [17:17] */
#define BCHP_XPT_RAVE_CX1_REC_MISC_CONFIG_EMM_EN_MASK              0x00020000
#define BCHP_XPT_RAVE_CX1_REC_MISC_CONFIG_EMM_EN_SHIFT             17

/* XPT_RAVE :: CX1_REC_MISC_CONFIG :: IGNORE_CLEAR_SC_EVENT [16:16] */
#define BCHP_XPT_RAVE_CX1_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_MASK 0x00010000
#define BCHP_XPT_RAVE_CX1_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_SHIFT 16

/* XPT_RAVE :: CX1_REC_MISC_CONFIG :: SC_DETECT_FOR_ALL [15:15] */
#define BCHP_XPT_RAVE_CX1_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_MASK   0x00008000
#define BCHP_XPT_RAVE_CX1_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_SHIFT  15

/* XPT_RAVE :: CX1_REC_MISC_CONFIG :: REC_AVN [14:14] */
#define BCHP_XPT_RAVE_CX1_REC_MISC_CONFIG_REC_AVN_MASK             0x00004000
#define BCHP_XPT_RAVE_CX1_REC_MISC_CONFIG_REC_AVN_SHIFT            14

/* XPT_RAVE :: CX1_REC_MISC_CONFIG :: TPIT_ENABLE [13:13] */
#define BCHP_XPT_RAVE_CX1_REC_MISC_CONFIG_TPIT_ENABLE_MASK         0x00002000
#define BCHP_XPT_RAVE_CX1_REC_MISC_CONFIG_TPIT_ENABLE_SHIFT        13

/* XPT_RAVE :: CX1_REC_MISC_CONFIG :: TPIT_CHANNEL [12:08] */
#define BCHP_XPT_RAVE_CX1_REC_MISC_CONFIG_TPIT_CHANNEL_MASK        0x00001f00
#define BCHP_XPT_RAVE_CX1_REC_MISC_CONFIG_TPIT_CHANNEL_SHIFT       8

/* XPT_RAVE :: CX1_REC_MISC_CONFIG :: reserved_for_eco1 [07:02] */
#define BCHP_XPT_RAVE_CX1_REC_MISC_CONFIG_reserved_for_eco1_MASK   0x000000fc
#define BCHP_XPT_RAVE_CX1_REC_MISC_CONFIG_reserved_for_eco1_SHIFT  2

/* XPT_RAVE :: CX1_REC_MISC_CONFIG :: SCD_MAP_MODE [01:00] */
#define BCHP_XPT_RAVE_CX1_REC_MISC_CONFIG_SCD_MAP_MODE_MASK        0x00000003
#define BCHP_XPT_RAVE_CX1_REC_MISC_CONFIG_SCD_MAP_MODE_SHIFT       0

/***************************************************************************
 *CX1_REC_SCD_PIDS_A - Context SCD map PIDS A
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX1_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX1_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_A [30:30] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_MASK 0x40000000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_SHIFT 30

/* XPT_RAVE :: CX1_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: SCD_NUMA [29:24] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_NUMA_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_NUMA_SHIFT 24

/* XPT_RAVE :: CX1_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX1_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: PID_CHA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_PID_CHA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_PID_CHA_VALID_SHIFT 15

/* XPT_RAVE :: CX1_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX1_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: SCD_PID_CHA [12:00] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PID_CHA_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PID_CHA_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX1_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX1_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_A [30:30] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_MASK 0x40000000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_SHIFT 30

/* XPT_RAVE :: CX1_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: SCD_NUMA [29:24] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_NUMA_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_NUMA_SHIFT 24

/* XPT_RAVE :: CX1_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX1_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: PIDA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_PIDA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_PIDA_VALID_SHIFT 15

/* XPT_RAVE :: CX1_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX1_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: SCD_PIDA [12:00] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PIDA_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PIDA_SHIFT 0

/***************************************************************************
 *CX1_REC_SCD_PIDS_B - Context SCD map PIDS B
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX1_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX1_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_B [30:30] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_MASK 0x40000000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_SHIFT 30

/* XPT_RAVE :: CX1_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: SCD_NUMB [29:24] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_NUMB_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_NUMB_SHIFT 24

/* XPT_RAVE :: CX1_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX1_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: PID_CHB_VALID [15:15] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_PID_CHB_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_PID_CHB_VALID_SHIFT 15

/* XPT_RAVE :: CX1_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX1_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: SCD_PID_CHB [12:00] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PID_CHB_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PID_CHB_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX1_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX1_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_B [30:30] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_B_MASK 0x40000000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_B_SHIFT 30

/* XPT_RAVE :: CX1_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: SCD_NUMB [29:24] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_NUMB_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_NUMB_SHIFT 24

/* XPT_RAVE :: CX1_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX1_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: PIDB_VALID [15:15] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_PIDB_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_PIDB_VALID_SHIFT 15

/* XPT_RAVE :: CX1_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX1_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: SCD_PIDB [12:00] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PIDB_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PIDB_SHIFT 0

/***************************************************************************
 *CX1_REC_SCD_PIDS_C - Context SCD map PIDS C
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX1_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX1_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_C [30:30] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_MASK 0x40000000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_SHIFT 30

/* XPT_RAVE :: CX1_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: SCD_NUMC [29:24] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_NUMC_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_NUMC_SHIFT 24

/* XPT_RAVE :: CX1_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX1_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: PID_CHC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_PID_CHC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_PID_CHC_VALID_SHIFT 15

/* XPT_RAVE :: CX1_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX1_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: SCD_PID_CHC [12:00] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PID_CHC_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PID_CHC_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX1_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX1_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_C [30:30] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_MASK 0x40000000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_SHIFT 30

/* XPT_RAVE :: CX1_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: SCD_NUMC [29:24] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_NUMC_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_NUMC_SHIFT 24

/* XPT_RAVE :: CX1_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX1_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: PIDC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_PIDC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_PIDC_VALID_SHIFT 15

/* XPT_RAVE :: CX1_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX1_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: SCD_PIDC [12:00] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PIDC_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PIDC_SHIFT 0

/***************************************************************************
 *CX1_REC_SCD_PIDS_D - Context SCD map PIDS D
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX1_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX1_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_D [30:30] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_MASK 0x40000000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_SHIFT 30

/* XPT_RAVE :: CX1_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: SCD_NUMD [29:24] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_NUMD_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_NUMD_SHIFT 24

/* XPT_RAVE :: CX1_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX1_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: PID_CHD_VALID [15:15] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_PID_CHD_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_PID_CHD_VALID_SHIFT 15

/* XPT_RAVE :: CX1_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX1_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: SCD_PID_CHD [12:00] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PID_CHD_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PID_CHD_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX1_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX1_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_D [30:30] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_D_MASK 0x40000000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_D_SHIFT 30

/* XPT_RAVE :: CX1_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: SCD_NUMD [29:24] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_NUMD_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_NUMD_SHIFT 24

/* XPT_RAVE :: CX1_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX1_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: PIDD_VALID [15:15] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_PIDD_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_PIDD_VALID_SHIFT 15

/* XPT_RAVE :: CX1_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX1_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: SCD_PIDD [12:00] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PIDD_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PIDD_SHIFT 0

/***************************************************************************
 *CX1_REC_SCD_PIDS_E - Context SCD map PIDS E
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX1_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX1_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_E [30:30] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_MASK 0x40000000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_SHIFT 30

/* XPT_RAVE :: CX1_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: SCD_NUME [29:24] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_NUME_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_NUME_SHIFT 24

/* XPT_RAVE :: CX1_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX1_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: PID_CHE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_PID_CHE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_PID_CHE_VALID_SHIFT 15

/* XPT_RAVE :: CX1_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX1_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: SCD_PID_CHE [12:00] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PID_CHE_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PID_CHE_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX1_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX1_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_E [30:30] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_MASK 0x40000000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_SHIFT 30

/* XPT_RAVE :: CX1_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: SCD_NUME [29:24] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_NUME_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_NUME_SHIFT 24

/* XPT_RAVE :: CX1_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX1_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: PIDE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_PIDE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_PIDE_VALID_SHIFT 15

/* XPT_RAVE :: CX1_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX1_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: SCD_PIDE [12:00] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PIDE_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PIDE_SHIFT 0

/***************************************************************************
 *CX1_REC_SCD_PIDS_F - Context SCD map PIDS F
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX1_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX1_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_F [30:30] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_MASK 0x40000000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_SHIFT 30

/* XPT_RAVE :: CX1_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: SCD_NUMF [29:24] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_NUMF_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_NUMF_SHIFT 24

/* XPT_RAVE :: CX1_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX1_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: PID_CHF_VALID [15:15] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_PID_CHF_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_PID_CHF_VALID_SHIFT 15

/* XPT_RAVE :: CX1_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX1_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: SCD_PID_CHF [12:00] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PID_CHF_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PID_CHF_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX1_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX1_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_F [30:30] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_F_MASK 0x40000000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_F_SHIFT 30

/* XPT_RAVE :: CX1_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: SCD_NUMF [29:24] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_NUMF_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_NUMF_SHIFT 24

/* XPT_RAVE :: CX1_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX1_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: PIDF_VALID [15:15] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_PIDF_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_PIDF_VALID_SHIFT 15

/* XPT_RAVE :: CX1_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX1_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: SCD_PIDF [12:00] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PIDF_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PIDF_SHIFT 0

/***************************************************************************
 *CX1_REC_SCD_PIDS_G - Context SCD map PIDS G
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX1_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX1_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_G [30:30] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_MASK 0x40000000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_SHIFT 30

/* XPT_RAVE :: CX1_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: SCD_NUMG [29:24] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_NUMG_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_NUMG_SHIFT 24

/* XPT_RAVE :: CX1_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX1_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: PID_CHG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_PID_CHG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_PID_CHG_VALID_SHIFT 15

/* XPT_RAVE :: CX1_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX1_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: SCD_PID_CHG [12:00] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PID_CHG_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PID_CHG_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX1_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX1_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_G [30:30] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_MASK 0x40000000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_SHIFT 30

/* XPT_RAVE :: CX1_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: SCD_NUMG [29:24] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_NUMG_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_NUMG_SHIFT 24

/* XPT_RAVE :: CX1_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX1_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: PIDG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_PIDG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_PIDG_VALID_SHIFT 15

/* XPT_RAVE :: CX1_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX1_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: SCD_PIDG [12:00] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PIDG_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PIDG_SHIFT 0

/***************************************************************************
 *CX1_REC_SCD_PIDS_H - Context SCD map PIDS H
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX1_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX1_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_H [30:30] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_MASK 0x40000000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_SHIFT 30

/* XPT_RAVE :: CX1_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: SCD_NUMH [29:24] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_NUMH_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_NUMH_SHIFT 24

/* XPT_RAVE :: CX1_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX1_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: PID_CHH_VALID [15:15] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_PID_CHH_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_PID_CHH_VALID_SHIFT 15

/* XPT_RAVE :: CX1_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX1_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: SCD_PID_CHH [12:00] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PID_CHH_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PID_CHH_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX1_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX1_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_H [30:30] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_H_MASK 0x40000000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_H_SHIFT 30

/* XPT_RAVE :: CX1_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: SCD_NUMH [29:24] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_NUMH_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_NUMH_SHIFT 24

/* XPT_RAVE :: CX1_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX1_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: PIDH_VALID [15:15] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_PIDH_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_PIDH_VALID_SHIFT 15

/* XPT_RAVE :: CX1_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX1_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: SCD_PIDH [12:00] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PIDH_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PIDH_SHIFT 0

/***************************************************************************
 *CX1_AV_MISC_CONFIG1 - Context Miscellaneous Config 1 Register
 ***************************************************************************/
/* XPT_RAVE :: CX1_AV_MISC_CONFIG1 :: BAND_HOLD_EN [31:31] */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG1_BAND_HOLD_EN_MASK        0x80000000
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG1_BAND_HOLD_EN_SHIFT       31

/* XPT_RAVE :: CX1_AV_MISC_CONFIG1 :: EMU_PREV_BYTE_REMOVE [30:30] */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_MASK 0x40000000
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_SHIFT 30

/* XPT_RAVE :: CX1_AV_MISC_CONFIG1 :: SHIFT_PTS [29:29] */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG1_SHIFT_PTS_MASK           0x20000000
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG1_SHIFT_PTS_SHIFT          29

/* XPT_RAVE :: CX1_AV_MISC_CONFIG1 :: CONVERT_PTS [28:28] */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG1_CONVERT_PTS_MASK         0x10000000
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG1_CONVERT_PTS_SHIFT        28

/* XPT_RAVE :: CX1_AV_MISC_CONFIG1 :: PES_SYNC_MODE [27:26] */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG1_PES_SYNC_MODE_MASK       0x0c000000
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG1_PES_SYNC_MODE_SHIFT      26

/* XPT_RAVE :: CX1_AV_MISC_CONFIG1 :: PES_TYPE_MODE [25:24] */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG1_PES_TYPE_MODE_MASK       0x03000000
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG1_PES_TYPE_MODE_SHIFT      24

/* XPT_RAVE :: CX1_AV_MISC_CONFIG1 :: EMU_PREV_MODE [23:23] */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG1_EMU_PREV_MODE_MASK       0x00800000
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG1_EMU_PREV_MODE_SHIFT      23

/* XPT_RAVE :: CX1_AV_MISC_CONFIG1 :: OUTPUT_FORMAT [22:21] */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG1_OUTPUT_FORMAT_MASK       0x00600000
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG1_OUTPUT_FORMAT_SHIFT      21

/* XPT_RAVE :: CX1_AV_MISC_CONFIG1 :: CONTEXT_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG1_CONTEXT_ENABLE_MASK      0x00100000
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG1_CONTEXT_ENABLE_SHIFT     20

/* XPT_RAVE :: CX1_AV_MISC_CONFIG1 :: INPUT_ES_FORMAT [19:16] */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG1_INPUT_ES_FORMAT_MASK     0x000f0000
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG1_INPUT_ES_FORMAT_SHIFT    16

/* XPT_RAVE :: CX1_AV_MISC_CONFIG1 :: STREAM_ID_HI [15:08] */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG1_STREAM_ID_HI_MASK        0x0000ff00
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG1_STREAM_ID_HI_SHIFT       8

/* XPT_RAVE :: CX1_AV_MISC_CONFIG1 :: STREAM_ID_LO [07:00] */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG1_STREAM_ID_LO_MASK        0x000000ff
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG1_STREAM_ID_LO_SHIFT       0

/***************************************************************************
 *CX1_AV_MISC_CONFIG2 - Context Miscellaneous Config 2 Register
 ***************************************************************************/
/* XPT_RAVE :: CX1_AV_MISC_CONFIG2 :: DISABLE_BEFORE_PES [31:31] */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_MASK  0x80000000
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_SHIFT 31

/* XPT_RAVE :: CX1_AV_MISC_CONFIG2 :: reserved_for_eco0 [30:22] */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG2_reserved_for_eco0_MASK   0x7fc00000
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG2_reserved_for_eco0_SHIFT  22

/* XPT_RAVE :: CX1_AV_MISC_CONFIG2 :: ITB_ENDIAN_CTRL [21:21] */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_MASK     0x00200000
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_SHIFT    21

/* XPT_RAVE :: CX1_AV_MISC_CONFIG2 :: CDB_ENDIAN_CTRL [20:20] */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_MASK     0x00100000
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_SHIFT    20

/* XPT_RAVE :: CX1_AV_MISC_CONFIG2 :: reserved_for_eco1 [19:12] */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG2_reserved_for_eco1_MASK   0x000ff000
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG2_reserved_for_eco1_SHIFT  12

/* XPT_RAVE :: CX1_AV_MISC_CONFIG2 :: IP_MODE_EN [11:11] */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG2_IP_MODE_EN_MASK          0x00000800
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG2_IP_MODE_EN_SHIFT         11

/* XPT_RAVE :: CX1_AV_MISC_CONFIG2 :: CONTEXT_DMEM_BASE [10:00] */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_MASK   0x000007ff
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_SHIFT  0

/***************************************************************************
 *CX1_AV_MISC_CONFIG3 - Context Miscellaneous Config 3 Register
 ***************************************************************************/
/* XPT_RAVE :: CX1_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_HI [31:24] */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_MASK  0xff000000
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_SHIFT 24

/* XPT_RAVE :: CX1_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_LO [23:16] */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_MASK  0x00ff0000
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_SHIFT 16

/* XPT_RAVE :: CX1_AV_MISC_CONFIG3 :: PCR_RTS_EN [15:15] */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG3_PCR_RTS_EN_MASK          0x00008000
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG3_PCR_RTS_EN_SHIFT         15

/* XPT_RAVE :: CX1_AV_MISC_CONFIG3 :: DISABLE_PRV_HDR_DMEM [14:14] */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_MASK 0x00004000
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_SHIFT 14

/* XPT_RAVE :: CX1_AV_MISC_CONFIG3 :: ENABLE_BPP_SEARCH [13:13] */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_MASK   0x00002000
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_SHIFT  13

/* XPT_RAVE :: CX1_AV_MISC_CONFIG3 :: CHK_PACK_HDR_IN_AF [12:12] */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_MASK  0x00001000
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_SHIFT 12

/* XPT_RAVE :: CX1_AV_MISC_CONFIG3 :: CP_PERM_CHANGE_DETECT [11:11] */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_MASK 0x00000800
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_SHIFT 11

/* XPT_RAVE :: CX1_AV_MISC_CONFIG3 :: PES_EXT_SEARCH_MODE [10:09] */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_MASK 0x00000600
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_SHIFT 9

/* XPT_RAVE :: CX1_AV_MISC_CONFIG3 :: CDB_ITB_DEPTH_MODE [08:08] */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_MASK  0x00000100
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_SHIFT 8

/* XPT_RAVE :: CX1_AV_MISC_CONFIG3 :: DISABLE_PKT_ERRORS [07:07] */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_MASK  0x00000080
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_SHIFT 7

/* XPT_RAVE :: CX1_AV_MISC_CONFIG3 :: DISABLE_CC_CHECK [06:06] */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG3_DISABLE_CC_CHECK_MASK    0x00000040
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG3_DISABLE_CC_CHECK_SHIFT   6

/* XPT_RAVE :: CX1_AV_MISC_CONFIG3 :: MAX_COMPARE_PATTERNS [05:00] */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_MASK 0x0000003f
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_SHIFT 0

/***************************************************************************
 *CX1_AV_INTERRUPT_ENABLES - Context Interrupt Enables
 ***************************************************************************/
/* XPT_RAVE :: CX1_AV_INTERRUPT_ENABLES :: reserved0 [31:12] */
#define BCHP_XPT_RAVE_CX1_AV_INTERRUPT_ENABLES_reserved0_MASK      0xfffff000
#define BCHP_XPT_RAVE_CX1_AV_INTERRUPT_ENABLES_reserved0_SHIFT     12

/* XPT_RAVE :: CX1_AV_INTERRUPT_ENABLES :: ITB_UPPER_THRESH_INT_EN [11:11] */
#define BCHP_XPT_RAVE_CX1_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_MASK 0x00000800
#define BCHP_XPT_RAVE_CX1_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_SHIFT 11

/* XPT_RAVE :: CX1_AV_INTERRUPT_ENABLES :: ITB_LOWER_THRESH_INT_EN [10:10] */
#define BCHP_XPT_RAVE_CX1_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_MASK 0x00000400
#define BCHP_XPT_RAVE_CX1_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_SHIFT 10

/* XPT_RAVE :: CX1_AV_INTERRUPT_ENABLES :: CDB_UPPER_THRESH_INT_EN [09:09] */
#define BCHP_XPT_RAVE_CX1_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_MASK 0x00000200
#define BCHP_XPT_RAVE_CX1_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_SHIFT 9

/* XPT_RAVE :: CX1_AV_INTERRUPT_ENABLES :: CDB_LOWER_THRESH_INT_EN [08:08] */
#define BCHP_XPT_RAVE_CX1_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_MASK 0x00000100
#define BCHP_XPT_RAVE_CX1_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_SHIFT 8

/* XPT_RAVE :: CX1_AV_INTERRUPT_ENABLES :: LAST_CMD_INT_EN [07:07] */
#define BCHP_XPT_RAVE_CX1_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_MASK 0x00000080
#define BCHP_XPT_RAVE_CX1_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_SHIFT 7

/* XPT_RAVE :: CX1_AV_INTERRUPT_ENABLES :: SPLICE_INT_EN [06:06] */
#define BCHP_XPT_RAVE_CX1_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_MASK  0x00000040
#define BCHP_XPT_RAVE_CX1_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_SHIFT 6

/* XPT_RAVE :: CX1_AV_INTERRUPT_ENABLES :: ITB_OVERFLOW_INT_EN [05:05] */
#define BCHP_XPT_RAVE_CX1_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_MASK 0x00000020
#define BCHP_XPT_RAVE_CX1_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_SHIFT 5

/* XPT_RAVE :: CX1_AV_INTERRUPT_ENABLES :: CDB_OVERFLOW_INT_EN [04:04] */
#define BCHP_XPT_RAVE_CX1_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_MASK 0x00000010
#define BCHP_XPT_RAVE_CX1_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_SHIFT 4

/* XPT_RAVE :: CX1_AV_INTERRUPT_ENABLES :: CC_ERROR_INT_EN [03:03] */
#define BCHP_XPT_RAVE_CX1_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_MASK 0x00000008
#define BCHP_XPT_RAVE_CX1_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_SHIFT 3

/* XPT_RAVE :: CX1_AV_INTERRUPT_ENABLES :: TEI_ERROR_INT_EN [02:02] */
#define BCHP_XPT_RAVE_CX1_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_MASK 0x00000004
#define BCHP_XPT_RAVE_CX1_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_SHIFT 2

/* XPT_RAVE :: CX1_AV_INTERRUPT_ENABLES :: PUSI_ERROR_INT_EN [01:01] */
#define BCHP_XPT_RAVE_CX1_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_MASK 0x00000002
#define BCHP_XPT_RAVE_CX1_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_SHIFT 1

/* XPT_RAVE :: CX1_AV_INTERRUPT_ENABLES :: EMU_ERROR_INT_EN [00:00] */
#define BCHP_XPT_RAVE_CX1_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_MASK 0x00000001
#define BCHP_XPT_RAVE_CX1_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_SHIFT 0

/***************************************************************************
 *CX1_AV_COMP1_CONTROL - Context Comparator 1 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX1_AV_COMP1_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX1_AV_COMP1_CONTROL_reserved_for_eco0_MASK  0xf8000000
#define BCHP_XPT_RAVE_CX1_AV_COMP1_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX1_AV_COMP1_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX1_AV_COMP1_CONTROL_ALIGNMENT_EN_MASK       0x04000000
#define BCHP_XPT_RAVE_CX1_AV_COMP1_CONTROL_ALIGNMENT_EN_SHIFT      26

/* XPT_RAVE :: CX1_AV_COMP1_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX1_AV_COMP1_CONTROL_COMPARE_ES_DATA_MASK    0x02000000
#define BCHP_XPT_RAVE_CX1_AV_COMP1_CONTROL_COMPARE_ES_DATA_SHIFT   25

/* XPT_RAVE :: CX1_AV_COMP1_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX1_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX1_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX1_AV_COMP1_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX1_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX1_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX1_AV_COMP1_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX1_AV_COMP1_CONTROL_COMPARE_ALL_DATA_MASK   0x00400000
#define BCHP_XPT_RAVE_CX1_AV_COMP1_CONTROL_COMPARE_ALL_DATA_SHIFT  22

/* XPT_RAVE :: CX1_AV_COMP1_CONTROL :: CASCADE_ENABLE [21:21] */
#define BCHP_XPT_RAVE_CX1_AV_COMP1_CONTROL_CASCADE_ENABLE_MASK     0x00200000
#define BCHP_XPT_RAVE_CX1_AV_COMP1_CONTROL_CASCADE_ENABLE_SHIFT    21

/* XPT_RAVE :: CX1_AV_COMP1_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX1_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_MASK  0x00100000
#define BCHP_XPT_RAVE_CX1_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX1_AV_COMP1_CONTROL :: NUM_COMPARE_BYTES [19:17] */
#define BCHP_XPT_RAVE_CX1_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_MASK  0x000e0000
#define BCHP_XPT_RAVE_CX1_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX1_AV_COMP1_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX1_AV_COMP1_CONTROL_REPEAT_BYTE_MASK        0x0001e000
#define BCHP_XPT_RAVE_CX1_AV_COMP1_CONTROL_REPEAT_BYTE_SHIFT       13

/* XPT_RAVE :: CX1_AV_COMP1_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX1_AV_COMP1_CONTROL_COMP_ENABLE_MASK        0x00001000
#define BCHP_XPT_RAVE_CX1_AV_COMP1_CONTROL_COMP_ENABLE_SHIFT       12

/* XPT_RAVE :: CX1_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX1_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX1_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX1_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX1_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX1_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX1_AV_COMP1_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX1_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX1_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX1_AV_COMP1_COMPARE_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX1_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX1_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX1_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX1_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX1_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX1_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX1_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX1_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX1_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX1_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX1_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX1_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX1_AV_COMP1_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX1_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX1_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_MASK  0xff000000
#define BCHP_XPT_RAVE_CX1_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX1_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX1_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_MASK  0x00ff0000
#define BCHP_XPT_RAVE_CX1_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX1_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX1_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_MASK  0x0000ff00
#define BCHP_XPT_RAVE_CX1_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX1_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX1_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_MASK  0x000000ff
#define BCHP_XPT_RAVE_CX1_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX1_AV_COMP1_FILTER_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX1_AV_COMP1_FILTER_VAL :: Exclusion_Value_D :: COMP1_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX1_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX1_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX1_AV_COMP1_FILTER_VAL :: Inclusion_Range_D :: COMP1_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX1_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX1_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX1_AV_COMP1_FILTER_VAL :: Exclusion_Value_C :: COMP1_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX1_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX1_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX1_AV_COMP1_FILTER_VAL :: Inclusion_Range_C :: COMP1_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX1_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX1_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX1_AV_COMP1_FILTER_VAL :: Exclusion_Value_B :: COMP1_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX1_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX1_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX1_AV_COMP1_FILTER_VAL :: Inclusion_Range_B :: COMP1_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX1_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX1_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX1_AV_COMP1_FILTER_VAL :: Exclusion_Value_A :: COMP1_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX1_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX1_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX1_AV_COMP1_FILTER_VAL :: Inclusion_Range_A :: COMP1_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX1_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX1_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX1_AV_COMP1_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX1_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP1_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX1_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX1_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX1_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP1_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX1_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX1_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX1_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP1_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX1_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX1_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX1_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP1_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX1_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX1_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX1_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP1_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX1_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX1_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX1_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP1_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX1_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX1_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX1_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP1_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX1_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX1_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX1_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP1_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX1_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX1_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX1_AV_COMP2_CONTROL - Context Comparator 2 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX1_AV_COMP2_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX1_AV_COMP2_CONTROL_reserved_for_eco0_MASK  0xf8000000
#define BCHP_XPT_RAVE_CX1_AV_COMP2_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX1_AV_COMP2_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX1_AV_COMP2_CONTROL_ALIGNMENT_EN_MASK       0x04000000
#define BCHP_XPT_RAVE_CX1_AV_COMP2_CONTROL_ALIGNMENT_EN_SHIFT      26

/* XPT_RAVE :: CX1_AV_COMP2_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX1_AV_COMP2_CONTROL_COMPARE_ES_DATA_MASK    0x02000000
#define BCHP_XPT_RAVE_CX1_AV_COMP2_CONTROL_COMPARE_ES_DATA_SHIFT   25

/* XPT_RAVE :: CX1_AV_COMP2_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX1_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX1_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX1_AV_COMP2_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX1_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX1_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX1_AV_COMP2_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX1_AV_COMP2_CONTROL_COMPARE_ALL_DATA_MASK   0x00400000
#define BCHP_XPT_RAVE_CX1_AV_COMP2_CONTROL_COMPARE_ALL_DATA_SHIFT  22

/* XPT_RAVE :: CX1_AV_COMP2_CONTROL :: reserved_for_eco1 [21:21] */
#define BCHP_XPT_RAVE_CX1_AV_COMP2_CONTROL_reserved_for_eco1_MASK  0x00200000
#define BCHP_XPT_RAVE_CX1_AV_COMP2_CONTROL_reserved_for_eco1_SHIFT 21

/* XPT_RAVE :: CX1_AV_COMP2_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX1_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_MASK  0x00100000
#define BCHP_XPT_RAVE_CX1_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX1_AV_COMP2_CONTROL :: reserved_for_eco2 [19:19] */
#define BCHP_XPT_RAVE_CX1_AV_COMP2_CONTROL_reserved_for_eco2_MASK  0x00080000
#define BCHP_XPT_RAVE_CX1_AV_COMP2_CONTROL_reserved_for_eco2_SHIFT 19

/* XPT_RAVE :: CX1_AV_COMP2_CONTROL :: NUM_COMPARE_BYTES [18:17] */
#define BCHP_XPT_RAVE_CX1_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_MASK  0x00060000
#define BCHP_XPT_RAVE_CX1_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX1_AV_COMP2_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX1_AV_COMP2_CONTROL_REPEAT_BYTE_MASK        0x0001e000
#define BCHP_XPT_RAVE_CX1_AV_COMP2_CONTROL_REPEAT_BYTE_SHIFT       13

/* XPT_RAVE :: CX1_AV_COMP2_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX1_AV_COMP2_CONTROL_COMP_ENABLE_MASK        0x00001000
#define BCHP_XPT_RAVE_CX1_AV_COMP2_CONTROL_COMP_ENABLE_SHIFT       12

/* XPT_RAVE :: CX1_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX1_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX1_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX1_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX1_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX1_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX1_AV_COMP2_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX1_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX1_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX1_AV_COMP2_COMPARE_VAL - Context Comparator 2 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX1_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX1_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX1_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX1_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX1_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX1_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX1_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX1_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX1_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX1_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX1_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX1_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX1_AV_COMP2_MASK_VAL - Context Comparator 2 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX1_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX1_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_MASK  0xff000000
#define BCHP_XPT_RAVE_CX1_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX1_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX1_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_MASK  0x00ff0000
#define BCHP_XPT_RAVE_CX1_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX1_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX1_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_MASK  0x0000ff00
#define BCHP_XPT_RAVE_CX1_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX1_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX1_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_MASK  0x000000ff
#define BCHP_XPT_RAVE_CX1_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX1_AV_COMP2_FILTER_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX1_AV_COMP2_FILTER_VAL :: Exclusion_Value_D :: COMP2_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX1_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX1_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX1_AV_COMP2_FILTER_VAL :: Inclusion_Range_D :: COMP2_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX1_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX1_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX1_AV_COMP2_FILTER_VAL :: Exclusion_Value_C :: COMP2_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX1_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX1_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX1_AV_COMP2_FILTER_VAL :: Inclusion_Range_C :: COMP2_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX1_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX1_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX1_AV_COMP2_FILTER_VAL :: Exclusion_Value_B :: COMP2_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX1_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX1_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX1_AV_COMP2_FILTER_VAL :: Inclusion_Range_B :: COMP2_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX1_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX1_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX1_AV_COMP2_FILTER_VAL :: Exclusion_Value_A :: COMP2_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX1_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX1_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX1_AV_COMP2_FILTER_VAL :: Inclusion_Range_A :: COMP2_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX1_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX1_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX1_AV_COMP2_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX1_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP2_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX1_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX1_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX1_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP2_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX1_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX1_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX1_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP2_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX1_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX1_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX1_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP2_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX1_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX1_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX1_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP2_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX1_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX1_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX1_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP2_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX1_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX1_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX1_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP2_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX1_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX1_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX1_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP2_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX1_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX1_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX1_AV_COMP12_FILTER_MODE - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX1_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_D [31:30] */
#define BCHP_XPT_RAVE_CX1_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_MASK 0xc0000000
#define BCHP_XPT_RAVE_CX1_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_SHIFT 30

/* XPT_RAVE :: CX1_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_D [29:28] */
#define BCHP_XPT_RAVE_CX1_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_MASK 0x30000000
#define BCHP_XPT_RAVE_CX1_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_SHIFT 28

/* XPT_RAVE :: CX1_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_C [27:26] */
#define BCHP_XPT_RAVE_CX1_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_MASK 0x0c000000
#define BCHP_XPT_RAVE_CX1_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_SHIFT 26

/* XPT_RAVE :: CX1_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_C [25:24] */
#define BCHP_XPT_RAVE_CX1_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_MASK 0x03000000
#define BCHP_XPT_RAVE_CX1_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_SHIFT 24

/* XPT_RAVE :: CX1_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_B [23:22] */
#define BCHP_XPT_RAVE_CX1_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_MASK 0x00c00000
#define BCHP_XPT_RAVE_CX1_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_SHIFT 22

/* XPT_RAVE :: CX1_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_B [21:20] */
#define BCHP_XPT_RAVE_CX1_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_MASK 0x00300000
#define BCHP_XPT_RAVE_CX1_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_SHIFT 20

/* XPT_RAVE :: CX1_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_A [19:18] */
#define BCHP_XPT_RAVE_CX1_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_MASK 0x000c0000
#define BCHP_XPT_RAVE_CX1_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_SHIFT 18

/* XPT_RAVE :: CX1_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_A [17:16] */
#define BCHP_XPT_RAVE_CX1_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_MASK 0x00030000
#define BCHP_XPT_RAVE_CX1_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_SHIFT 16

/* XPT_RAVE :: CX1_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_D [15:14] */
#define BCHP_XPT_RAVE_CX1_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_MASK 0x0000c000
#define BCHP_XPT_RAVE_CX1_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_SHIFT 14

/* XPT_RAVE :: CX1_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_D [13:12] */
#define BCHP_XPT_RAVE_CX1_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_MASK 0x00003000
#define BCHP_XPT_RAVE_CX1_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_SHIFT 12

/* XPT_RAVE :: CX1_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_C [11:10] */
#define BCHP_XPT_RAVE_CX1_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX1_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_SHIFT 10

/* XPT_RAVE :: CX1_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_C [09:08] */
#define BCHP_XPT_RAVE_CX1_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_MASK 0x00000300
#define BCHP_XPT_RAVE_CX1_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_SHIFT 8

/* XPT_RAVE :: CX1_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_B [07:06] */
#define BCHP_XPT_RAVE_CX1_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_MASK 0x000000c0
#define BCHP_XPT_RAVE_CX1_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_SHIFT 6

/* XPT_RAVE :: CX1_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_B [05:04] */
#define BCHP_XPT_RAVE_CX1_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_MASK 0x00000030
#define BCHP_XPT_RAVE_CX1_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_SHIFT 4

/* XPT_RAVE :: CX1_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_A [03:02] */
#define BCHP_XPT_RAVE_CX1_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_MASK 0x0000000c
#define BCHP_XPT_RAVE_CX1_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_SHIFT 2

/* XPT_RAVE :: CX1_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_A [01:00] */
#define BCHP_XPT_RAVE_CX1_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_MASK 0x00000003
#define BCHP_XPT_RAVE_CX1_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_SHIFT 0

/***************************************************************************
 *CX1_AV_PID_STREAM_ID - Context PID and Stream ID Filter Value
 ***************************************************************************/
/* XPT_RAVE :: CX1_AV_PID_STREAM_ID :: PRV_HDR_ITB_EN [31:31] */
#define BCHP_XPT_RAVE_CX1_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_MASK     0x80000000
#define BCHP_XPT_RAVE_CX1_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_SHIFT    31

/* XPT_RAVE :: CX1_AV_PID_STREAM_ID :: PID_VALID [30:30] */
#define BCHP_XPT_RAVE_CX1_AV_PID_STREAM_ID_PID_VALID_MASK          0x40000000
#define BCHP_XPT_RAVE_CX1_AV_PID_STREAM_ID_PID_VALID_SHIFT         30

/* XPT_RAVE :: CX1_AV_PID_STREAM_ID :: AUD_FRAME_INFO [29:26] */
#define BCHP_XPT_RAVE_CX1_AV_PID_STREAM_ID_AUD_FRAME_INFO_MASK     0x3c000000
#define BCHP_XPT_RAVE_CX1_AV_PID_STREAM_ID_AUD_FRAME_INFO_SHIFT    26

/* XPT_RAVE :: CX1_AV_PID_STREAM_ID :: SSID_ENABLE [25:25] */
#define BCHP_XPT_RAVE_CX1_AV_PID_STREAM_ID_SSID_ENABLE_MASK        0x02000000
#define BCHP_XPT_RAVE_CX1_AV_PID_STREAM_ID_SSID_ENABLE_SHIFT       25

/* XPT_RAVE :: CX1_AV_PID_STREAM_ID :: SPLICE_EN [24:24] */
#define BCHP_XPT_RAVE_CX1_AV_PID_STREAM_ID_SPLICE_EN_MASK          0x01000000
#define BCHP_XPT_RAVE_CX1_AV_PID_STREAM_ID_SPLICE_EN_SHIFT         24

/* XPT_RAVE :: CX1_AV_PID_STREAM_ID :: reserved_for_eco0 [23:21] */
#define BCHP_XPT_RAVE_CX1_AV_PID_STREAM_ID_reserved_for_eco0_MASK  0x00e00000
#define BCHP_XPT_RAVE_CX1_AV_PID_STREAM_ID_reserved_for_eco0_SHIFT 21

/* XPT_RAVE :: CX1_AV_PID_STREAM_ID :: BAND_NUM [20:16] */
#define BCHP_XPT_RAVE_CX1_AV_PID_STREAM_ID_BAND_NUM_MASK           0x001f0000
#define BCHP_XPT_RAVE_CX1_AV_PID_STREAM_ID_BAND_NUM_SHIFT          16

/* XPT_RAVE :: CX1_AV_PID_STREAM_ID :: FILTER_PID_STREAM_ID [15:00] */
#define BCHP_XPT_RAVE_CX1_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX1_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_SHIFT 0

/***************************************************************************
 *CX1_REC_CTRL1 - Record Control Register 1
 ***************************************************************************/
/* XPT_RAVE :: CX1_REC_CTRL1 :: reserved_for_eco0 [31:16] */
#define BCHP_XPT_RAVE_CX1_REC_CTRL1_reserved_for_eco0_MASK         0xffff0000
#define BCHP_XPT_RAVE_CX1_REC_CTRL1_reserved_for_eco0_SHIFT        16

/* XPT_RAVE :: CX1_REC_CTRL1 :: DTV2MPEG_PADNUM [15:08] */
#define BCHP_XPT_RAVE_CX1_REC_CTRL1_DTV2MPEG_PADNUM_MASK           0x0000ff00
#define BCHP_XPT_RAVE_CX1_REC_CTRL1_DTV2MPEG_PADNUM_SHIFT          8

/* XPT_RAVE :: CX1_REC_CTRL1 :: reserved_for_eco1 [07:06] */
#define BCHP_XPT_RAVE_CX1_REC_CTRL1_reserved_for_eco1_MASK         0x000000c0
#define BCHP_XPT_RAVE_CX1_REC_CTRL1_reserved_for_eco1_SHIFT        6

/* XPT_RAVE :: CX1_REC_CTRL1 :: ATSC_SCRAM_CTRL [05:05] */
#define BCHP_XPT_RAVE_CX1_REC_CTRL1_ATSC_SCRAM_CTRL_MASK           0x00000020
#define BCHP_XPT_RAVE_CX1_REC_CTRL1_ATSC_SCRAM_CTRL_SHIFT          5

/* XPT_RAVE :: CX1_REC_CTRL1 :: PARSE_SC [04:04] */
#define BCHP_XPT_RAVE_CX1_REC_CTRL1_PARSE_SC_MASK                  0x00000010
#define BCHP_XPT_RAVE_CX1_REC_CTRL1_PARSE_SC_SHIFT                 4

/* XPT_RAVE :: CX1_REC_CTRL1 :: SEAMLESS_PAUSE_MODE [03:03] */
#define BCHP_XPT_RAVE_CX1_REC_CTRL1_SEAMLESS_PAUSE_MODE_MASK       0x00000008
#define BCHP_XPT_RAVE_CX1_REC_CTRL1_SEAMLESS_PAUSE_MODE_SHIFT      3

/* XPT_RAVE :: CX1_REC_CTRL1 :: DTV_PF_TOGGLE_DIS [02:02] */
#define BCHP_XPT_RAVE_CX1_REC_CTRL1_DTV_PF_TOGGLE_DIS_MASK         0x00000004
#define BCHP_XPT_RAVE_CX1_REC_CTRL1_DTV_PF_TOGGLE_DIS_SHIFT        2

/* XPT_RAVE :: CX1_REC_CTRL1 :: REC_DTV2MPG_EN [01:01] */
#define BCHP_XPT_RAVE_CX1_REC_CTRL1_REC_DTV2MPG_EN_MASK            0x00000002
#define BCHP_XPT_RAVE_CX1_REC_CTRL1_REC_DTV2MPG_EN_SHIFT           1

/* XPT_RAVE :: CX1_REC_CTRL1 :: REC_TIMESTAMP_ENABLE [00:00] */
#define BCHP_XPT_RAVE_CX1_REC_CTRL1_REC_TIMESTAMP_ENABLE_MASK      0x00000001
#define BCHP_XPT_RAVE_CX1_REC_CTRL1_REC_TIMESTAMP_ENABLE_SHIFT     0

/***************************************************************************
 *CX1_REC_INIT_TS - Record Initial Timestamp Value Register
 ***************************************************************************/
/* XPT_RAVE :: CX1_REC_INIT_TS :: INIT_TS [31:00] */
#define BCHP_XPT_RAVE_CX1_REC_INIT_TS_INIT_TS_MASK                 0xffffffff
#define BCHP_XPT_RAVE_CX1_REC_INIT_TS_INIT_TS_SHIFT                0

/***************************************************************************
 *CX1_REC_TS_CTRL - Record Timestamp Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX1_REC_TS_CTRL :: reserved_for_eco0 [31:06] */
#define BCHP_XPT_RAVE_CX1_REC_TS_CTRL_reserved_for_eco0_MASK       0xffffffc0
#define BCHP_XPT_RAVE_CX1_REC_TS_CTRL_reserved_for_eco0_SHIFT      6

/* XPT_RAVE :: CX1_REC_TS_CTRL :: TS_CHECK_DIS [05:05] */
#define BCHP_XPT_RAVE_CX1_REC_TS_CTRL_TS_CHECK_DIS_MASK            0x00000020
#define BCHP_XPT_RAVE_CX1_REC_TS_CTRL_TS_CHECK_DIS_SHIFT           5

/* XPT_RAVE :: CX1_REC_TS_CTRL :: REC_TIMESTAMP_MODE [04:03] */
#define BCHP_XPT_RAVE_CX1_REC_TS_CTRL_REC_TIMESTAMP_MODE_MASK      0x00000018
#define BCHP_XPT_RAVE_CX1_REC_TS_CTRL_REC_TIMESTAMP_MODE_SHIFT     3

/* XPT_RAVE :: CX1_REC_TS_CTRL :: TS_INIT_EN [02:02] */
#define BCHP_XPT_RAVE_CX1_REC_TS_CTRL_TS_INIT_EN_MASK              0x00000004
#define BCHP_XPT_RAVE_CX1_REC_TS_CTRL_TS_INIT_EN_SHIFT             2

/* XPT_RAVE :: CX1_REC_TS_CTRL :: TS_USER_BITS [01:00] */
#define BCHP_XPT_RAVE_CX1_REC_TS_CTRL_TS_USER_BITS_MASK            0x00000003
#define BCHP_XPT_RAVE_CX1_REC_TS_CTRL_TS_USER_BITS_SHIFT           0

/***************************************************************************
 *CX1_REC_TIME_CONFIG - Record Time Configuration Register
 ***************************************************************************/
/* XPT_RAVE :: CX1_REC_TIME_CONFIG :: reserved_for_eco0 [31:25] */
#define BCHP_XPT_RAVE_CX1_REC_TIME_CONFIG_reserved_for_eco0_MASK   0xfe000000
#define BCHP_XPT_RAVE_CX1_REC_TIME_CONFIG_reserved_for_eco0_SHIFT  25

/* XPT_RAVE :: CX1_REC_TIME_CONFIG :: REC_COUNT_MODE [24:24] */
#define BCHP_XPT_RAVE_CX1_REC_TIME_CONFIG_REC_COUNT_MODE_MASK      0x01000000
#define BCHP_XPT_RAVE_CX1_REC_TIME_CONFIG_REC_COUNT_MODE_SHIFT     24

/* XPT_RAVE :: CX1_REC_TIME_CONFIG :: REC_TIMEOUT_VAL [23:00] */
#define BCHP_XPT_RAVE_CX1_REC_TIME_CONFIG_REC_TIMEOUT_VAL_MASK     0x00ffffff
#define BCHP_XPT_RAVE_CX1_REC_TIME_CONFIG_REC_TIMEOUT_VAL_SHIFT    0

/***************************************************************************
 *CX1_AV_MISC_CONFIG4 - Context Miscellaneous Config 4 Register
 ***************************************************************************/
/* XPT_RAVE :: CX1_AV_MISC_CONFIG4 :: RESERVED_CONFIG [31:24] */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG4_RESERVED_CONFIG_MASK     0xff000000
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG4_RESERVED_CONFIG_SHIFT    24

/* XPT_RAVE :: CX1_AV_MISC_CONFIG4 :: reserved_for_eco0 [23:23] */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG4_reserved_for_eco0_MASK   0x00800000
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG4_reserved_for_eco0_SHIFT  23

/* XPT_RAVE :: CX1_AV_MISC_CONFIG4 :: PES_SID_EXT_DEP [22:16] */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG4_PES_SID_EXT_DEP_MASK     0x007f0000
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG4_PES_SID_EXT_DEP_SHIFT    16

/* XPT_RAVE :: CX1_AV_MISC_CONFIG4 :: reserved_for_eco1 [15:15] */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG4_reserved_for_eco1_MASK   0x00008000
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG4_reserved_for_eco1_SHIFT  15

/* XPT_RAVE :: CX1_AV_MISC_CONFIG4 :: PES_SID_EXT_IND [14:08] */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG4_PES_SID_EXT_IND_MASK     0x00007f00
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG4_PES_SID_EXT_IND_SHIFT    8

/* XPT_RAVE :: CX1_AV_MISC_CONFIG4 :: reserved_for_eco2 [07:02] */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG4_reserved_for_eco2_MASK   0x000000fc
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG4_reserved_for_eco2_SHIFT  2

/* XPT_RAVE :: CX1_AV_MISC_CONFIG4 :: PES_SID_EXT_MODE [01:00] */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG4_PES_SID_EXT_MODE_MASK    0x00000003
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG4_PES_SID_EXT_MODE_SHIFT   0

/***************************************************************************
 *CX1_PIC_CTR - Picture Counter register
 ***************************************************************************/
/* XPT_RAVE :: CX1_PIC_CTR :: reserved0 [31:16] */
#define BCHP_XPT_RAVE_CX1_PIC_CTR_reserved0_MASK                   0xffff0000
#define BCHP_XPT_RAVE_CX1_PIC_CTR_reserved0_SHIFT                  16

/* XPT_RAVE :: CX1_PIC_CTR :: VALUE [15:00] */
#define BCHP_XPT_RAVE_CX1_PIC_CTR_VALUE_MASK                       0x0000ffff
#define BCHP_XPT_RAVE_CX1_PIC_CTR_VALUE_SHIFT                      0

/***************************************************************************
 *CX1_PIC_CTR_MODE - Picture Counter Mode Register
 ***************************************************************************/
/* XPT_RAVE :: CX1_PIC_CTR_MODE :: reserved0 [31:31] */
#define BCHP_XPT_RAVE_CX1_PIC_CTR_MODE_reserved0_MASK              0x80000000
#define BCHP_XPT_RAVE_CX1_PIC_CTR_MODE_reserved0_SHIFT             31

/* XPT_RAVE :: CX1_PIC_CTR_MODE :: Valid_PIC_CTR_VALUE [30:28] */
#define BCHP_XPT_RAVE_CX1_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_MASK    0x70000000
#define BCHP_XPT_RAVE_CX1_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_SHIFT   28

/* XPT_RAVE :: CX1_PIC_CTR_MODE :: PIC_CTR_EN [27:27] */
#define BCHP_XPT_RAVE_CX1_PIC_CTR_MODE_PIC_CTR_EN_MASK             0x08000000
#define BCHP_XPT_RAVE_CX1_PIC_CTR_MODE_PIC_CTR_EN_SHIFT            27

/* XPT_RAVE :: CX1_PIC_CTR_MODE :: reserved1 [26:26] */
#define BCHP_XPT_RAVE_CX1_PIC_CTR_MODE_reserved1_MASK              0x04000000
#define BCHP_XPT_RAVE_CX1_PIC_CTR_MODE_reserved1_SHIFT             26

/* XPT_RAVE :: CX1_PIC_CTR_MODE :: PIC_CTR_MODE [25:24] */
#define BCHP_XPT_RAVE_CX1_PIC_CTR_MODE_PIC_CTR_MODE_MASK           0x03000000
#define BCHP_XPT_RAVE_CX1_PIC_CTR_MODE_PIC_CTR_MODE_SHIFT          24

/* XPT_RAVE :: CX1_PIC_CTR_MODE :: SCV0 [23:16] */
#define BCHP_XPT_RAVE_CX1_PIC_CTR_MODE_SCV0_MASK                   0x00ff0000
#define BCHP_XPT_RAVE_CX1_PIC_CTR_MODE_SCV0_SHIFT                  16

/* XPT_RAVE :: CX1_PIC_CTR_MODE :: SCV1 [15:08] */
#define BCHP_XPT_RAVE_CX1_PIC_CTR_MODE_SCV1_MASK                   0x0000ff00
#define BCHP_XPT_RAVE_CX1_PIC_CTR_MODE_SCV1_SHIFT                  8

/* XPT_RAVE :: CX1_PIC_CTR_MODE :: SCV2 [07:00] */
#define BCHP_XPT_RAVE_CX1_PIC_CTR_MODE_SCV2_MASK                   0x000000ff
#define BCHP_XPT_RAVE_CX1_PIC_CTR_MODE_SCV2_SHIFT                  0

/***************************************************************************
 *CX1_REC_TIMER - Record Timer Register
 ***************************************************************************/
/* XPT_RAVE :: CX1_REC_TIMER :: REC_TIMER [31:00] */
#define BCHP_XPT_RAVE_CX1_REC_TIMER_REC_TIMER_MASK                 0xffffffff
#define BCHP_XPT_RAVE_CX1_REC_TIMER_REC_TIMER_SHIFT                0

/***************************************************************************
 *CX1_REC_STATE0 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX1_REC_STATE0 :: reserved_for_eco0 [31:18] */
#define BCHP_XPT_RAVE_CX1_REC_STATE0_reserved_for_eco0_MASK        0xfffc0000
#define BCHP_XPT_RAVE_CX1_REC_STATE0_reserved_for_eco0_SHIFT       18

/* XPT_RAVE :: CX1_REC_STATE0 :: REC_INIT_TIME_LO [17:08] */
#define BCHP_XPT_RAVE_CX1_REC_STATE0_REC_INIT_TIME_LO_MASK         0x0003ff00
#define BCHP_XPT_RAVE_CX1_REC_STATE0_REC_INIT_TIME_LO_SHIFT        8

/* XPT_RAVE :: CX1_REC_STATE0 :: reserved_for_eco1 [07:04] */
#define BCHP_XPT_RAVE_CX1_REC_STATE0_reserved_for_eco1_MASK        0x000000f0
#define BCHP_XPT_RAVE_CX1_REC_STATE0_reserved_for_eco1_SHIFT       4

/* XPT_RAVE :: CX1_REC_STATE0 :: LAST_CONV_TIME_STAMP_HI [03:02] */
#define BCHP_XPT_RAVE_CX1_REC_STATE0_LAST_CONV_TIME_STAMP_HI_MASK  0x0000000c
#define BCHP_XPT_RAVE_CX1_REC_STATE0_LAST_CONV_TIME_STAMP_HI_SHIFT 2

/* XPT_RAVE :: CX1_REC_STATE0 :: TS_INITIALIZED [01:01] */
#define BCHP_XPT_RAVE_CX1_REC_STATE0_TS_INITIALIZED_MASK           0x00000002
#define BCHP_XPT_RAVE_CX1_REC_STATE0_TS_INITIALIZED_SHIFT          1

/* XPT_RAVE :: CX1_REC_STATE0 :: REC_INITIALIZED [00:00] */
#define BCHP_XPT_RAVE_CX1_REC_STATE0_REC_INITIALIZED_MASK          0x00000001
#define BCHP_XPT_RAVE_CX1_REC_STATE0_REC_INITIALIZED_SHIFT         0

/***************************************************************************
 *CX1_REC_STATE1 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX1_REC_STATE1 :: REC_INIT_TIME_HI [31:00] */
#define BCHP_XPT_RAVE_CX1_REC_STATE1_REC_INIT_TIME_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_CX1_REC_STATE1_REC_INIT_TIME_HI_SHIFT        0

/***************************************************************************
 *CX1_REC_STATE2 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX1_REC_STATE2 :: INT_TIME_STAMP [31:00] */
#define BCHP_XPT_RAVE_CX1_REC_STATE2_INT_TIME_STAMP_MASK           0xffffffff
#define BCHP_XPT_RAVE_CX1_REC_STATE2_INT_TIME_STAMP_SHIFT          0

/***************************************************************************
 *CX1_REC_STATE2b - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX1_REC_STATE2b :: LAST_CONV_TIME_STAMP_LO [31:00] */
#define BCHP_XPT_RAVE_CX1_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX1_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_SHIFT 0

/***************************************************************************
 *CX1_REC_STATE3 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX1_REC_STATE3 :: reserved_for_eco0 [31:09] */
#define BCHP_XPT_RAVE_CX1_REC_STATE3_reserved_for_eco0_MASK        0xfffffe00
#define BCHP_XPT_RAVE_CX1_REC_STATE3_reserved_for_eco0_SHIFT       9

/* XPT_RAVE :: CX1_REC_STATE3 :: REC_DSS_PARITY [08:08] */
#define BCHP_XPT_RAVE_CX1_REC_STATE3_REC_DSS_PARITY_MASK           0x00000100
#define BCHP_XPT_RAVE_CX1_REC_STATE3_REC_DSS_PARITY_SHIFT          8

/* XPT_RAVE :: CX1_REC_STATE3 :: REC_COUNT_HI [07:00] */
#define BCHP_XPT_RAVE_CX1_REC_STATE3_REC_COUNT_HI_MASK             0x000000ff
#define BCHP_XPT_RAVE_CX1_REC_STATE3_REC_COUNT_HI_SHIFT            0

/***************************************************************************
 *CX1_REC_COUNT - Record Packet Count Register
 ***************************************************************************/
/* XPT_RAVE :: CX1_REC_COUNT :: REC_COUNT [31:00] */
#define BCHP_XPT_RAVE_CX1_REC_COUNT_REC_COUNT_MASK                 0xffffffff
#define BCHP_XPT_RAVE_CX1_REC_COUNT_REC_COUNT_SHIFT                0

/***************************************************************************
 *CX1_PIC_INC_DEC_CTRL - Picture Counter Increment/Decrement/Reset Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX1_PIC_INC_DEC_CTRL :: reserved0 [31:18] */
#define BCHP_XPT_RAVE_CX1_PIC_INC_DEC_CTRL_reserved0_MASK          0xfffc0000
#define BCHP_XPT_RAVE_CX1_PIC_INC_DEC_CTRL_reserved0_SHIFT         18

/* XPT_RAVE :: CX1_PIC_INC_DEC_CTRL :: INC_DEC_MODE [17:16] */
#define BCHP_XPT_RAVE_CX1_PIC_INC_DEC_CTRL_INC_DEC_MODE_MASK       0x00030000
#define BCHP_XPT_RAVE_CX1_PIC_INC_DEC_CTRL_INC_DEC_MODE_SHIFT      16

/* XPT_RAVE :: CX1_PIC_INC_DEC_CTRL :: INC_DEC_VALUE [15:00] */
#define BCHP_XPT_RAVE_CX1_PIC_INC_DEC_CTRL_INC_DEC_VALUE_MASK      0x0000ffff
#define BCHP_XPT_RAVE_CX1_PIC_INC_DEC_CTRL_INC_DEC_VALUE_SHIFT     0

/***************************************************************************
 *CX1_SC - Scrambling Control Monitor Register
 ***************************************************************************/
/* XPT_RAVE :: CX1_SC :: RESERVED_FOR_FW_0 [31:08] */
#define BCHP_XPT_RAVE_CX1_SC_RESERVED_FOR_FW_0_MASK                0xffffff00
#define BCHP_XPT_RAVE_CX1_SC_RESERVED_FOR_FW_0_SHIFT               8

/* XPT_RAVE :: CX1_SC :: SC_ENABLE [07:07] */
#define BCHP_XPT_RAVE_CX1_SC_SC_ENABLE_MASK                        0x00000080
#define BCHP_XPT_RAVE_CX1_SC_SC_ENABLE_SHIFT                       7

/* XPT_RAVE :: CX1_SC :: SC_PUSI_VALID [06:06] */
#define BCHP_XPT_RAVE_CX1_SC_SC_PUSI_VALID_MASK                    0x00000040
#define BCHP_XPT_RAVE_CX1_SC_SC_PUSI_VALID_SHIFT                   6

/* XPT_RAVE :: CX1_SC :: SC_PUSI [05:04] */
#define BCHP_XPT_RAVE_CX1_SC_SC_PUSI_MASK                          0x00000030
#define BCHP_XPT_RAVE_CX1_SC_SC_PUSI_SHIFT                         4

/* XPT_RAVE :: CX1_SC :: SC_OR_MODE [03:03] */
#define BCHP_XPT_RAVE_CX1_SC_SC_OR_MODE_MASK                       0x00000008
#define BCHP_XPT_RAVE_CX1_SC_SC_OR_MODE_SHIFT                      3

/* XPT_RAVE :: CX1_SC :: SC_ALL_VALID [02:02] */
#define BCHP_XPT_RAVE_CX1_SC_SC_ALL_VALID_MASK                     0x00000004
#define BCHP_XPT_RAVE_CX1_SC_SC_ALL_VALID_SHIFT                    2

/* XPT_RAVE :: CX1_SC :: SC_ALL [01:00] */
#define BCHP_XPT_RAVE_CX1_SC_SC_ALL_MASK                           0x00000003
#define BCHP_XPT_RAVE_CX1_SC_SC_ALL_SHIFT                          0

/***************************************************************************
 *CX1_AV_MISC_CONFIG5 - Context Miscellaneous Config 5 Register
 ***************************************************************************/
/* XPT_RAVE :: CX1_AV_MISC_CONFIG5 :: RESERVED_FOR_FW_1 [31:26] */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG5_RESERVED_FOR_FW_1_MASK   0xfc000000
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG5_RESERVED_FOR_FW_1_SHIFT  26

/* XPT_RAVE :: CX1_AV_MISC_CONFIG5 :: ITB_OVFL_INT_STATUS [25:25] */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG5_ITB_OVFL_INT_STATUS_MASK 0x02000000
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG5_ITB_OVFL_INT_STATUS_SHIFT 25

/* XPT_RAVE :: CX1_AV_MISC_CONFIG5 :: CDB_OVFL_INT_STATUS [24:24] */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG5_CDB_OVFL_INT_STATUS_MASK 0x01000000
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG5_CDB_OVFL_INT_STATUS_SHIFT 24

/* XPT_RAVE :: CX1_AV_MISC_CONFIG5 :: ASF_HEADER_LENGTH [23:16] */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG5_ASF_HEADER_LENGTH_MASK   0x00ff0000
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG5_ASF_HEADER_LENGTH_SHIFT  16

/* XPT_RAVE :: CX1_AV_MISC_CONFIG5 :: ASF_ENABLE [15:15] */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG5_ASF_ENABLE_MASK          0x00008000
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG5_ASF_ENABLE_SHIFT         15

/* XPT_RAVE :: CX1_AV_MISC_CONFIG5 :: ASF_AV_MODE [14:14] */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG5_ASF_AV_MODE_MASK         0x00004000
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG5_ASF_AV_MODE_SHIFT        14

/* XPT_RAVE :: CX1_AV_MISC_CONFIG5 :: RESERVED_FOR_FW_2 [13:09] */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG5_RESERVED_FOR_FW_2_MASK   0x00003e00
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG5_RESERVED_FOR_FW_2_SHIFT  9

/* XPT_RAVE :: CX1_AV_MISC_CONFIG5 :: VCT_PID_EN [08:08] */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG5_VCT_PID_EN_MASK          0x00000100
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG5_VCT_PID_EN_SHIFT         8

/* XPT_RAVE :: CX1_AV_MISC_CONFIG5 :: VCT_TABLE_ID [07:00] */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG5_VCT_TABLE_ID_MASK        0x000000ff
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG5_VCT_TABLE_ID_SHIFT       0

/***************************************************************************
 *CX1_RAVE_Reg_1 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX1_RAVE_Reg_1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX1_RAVE_Reg_1_reserved_for_eco0_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX1_RAVE_Reg_1_reserved_for_eco0_SHIFT       0

/***************************************************************************
 *CX1_RAVE_Reg_2 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX1_RAVE_Reg_2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX1_RAVE_Reg_2_reserved_for_eco0_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX1_RAVE_Reg_2_reserved_for_eco0_SHIFT       0

/***************************************************************************
 *CX1_RAVE_Reg_3 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX1_RAVE_Reg_3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX1_RAVE_Reg_3_reserved_for_eco0_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX1_RAVE_Reg_3_reserved_for_eco0_SHIFT       0

/***************************************************************************
 *CX1_ATSOFFSET_CONFIG - Config register for ATS OFFSET feature
 ***************************************************************************/
/* XPT_RAVE :: CX1_ATSOFFSET_CONFIG :: reserved_for_eco0 [31:16] */
#define BCHP_XPT_RAVE_CX1_ATSOFFSET_CONFIG_reserved_for_eco0_MASK  0xffff0000
#define BCHP_XPT_RAVE_CX1_ATSOFFSET_CONFIG_reserved_for_eco0_SHIFT 16

/* XPT_RAVE :: CX1_ATSOFFSET_CONFIG :: LOCAL_ATS_FORMAT [15:15] */
#define BCHP_XPT_RAVE_CX1_ATSOFFSET_CONFIG_LOCAL_ATS_FORMAT_MASK   0x00008000
#define BCHP_XPT_RAVE_CX1_ATSOFFSET_CONFIG_LOCAL_ATS_FORMAT_SHIFT  15

/* XPT_RAVE :: CX1_ATSOFFSET_CONFIG :: LOCAL_ATS_GEN_ENABLE [14:14] */
#define BCHP_XPT_RAVE_CX1_ATSOFFSET_CONFIG_LOCAL_ATS_GEN_ENABLE_MASK 0x00004000
#define BCHP_XPT_RAVE_CX1_ATSOFFSET_CONFIG_LOCAL_ATS_GEN_ENABLE_SHIFT 14

/* XPT_RAVE :: CX1_ATSOFFSET_CONFIG :: SW_ATSOFFSET_ENABLE [13:13] */
#define BCHP_XPT_RAVE_CX1_ATSOFFSET_CONFIG_SW_ATSOFFSET_ENABLE_MASK 0x00002000
#define BCHP_XPT_RAVE_CX1_ATSOFFSET_CONFIG_SW_ATSOFFSET_ENABLE_SHIFT 13

/* XPT_RAVE :: CX1_ATSOFFSET_CONFIG :: PCR_PID_CH_CHANGED [12:12] */
#define BCHP_XPT_RAVE_CX1_ATSOFFSET_CONFIG_PCR_PID_CH_CHANGED_MASK 0x00001000
#define BCHP_XPT_RAVE_CX1_ATSOFFSET_CONFIG_PCR_PID_CH_CHANGED_SHIFT 12

/* XPT_RAVE :: CX1_ATSOFFSET_CONFIG :: ATSOFFSET_ENABLE [11:11] */
#define BCHP_XPT_RAVE_CX1_ATSOFFSET_CONFIG_ATSOFFSET_ENABLE_MASK   0x00000800
#define BCHP_XPT_RAVE_CX1_ATSOFFSET_CONFIG_ATSOFFSET_ENABLE_SHIFT  11

/* XPT_RAVE :: CX1_ATSOFFSET_CONFIG :: PCR_PID_CH [10:00] */
#define BCHP_XPT_RAVE_CX1_ATSOFFSET_CONFIG_PCR_PID_CH_MASK         0x000007ff
#define BCHP_XPT_RAVE_CX1_ATSOFFSET_CONFIG_PCR_PID_CH_SHIFT        0

/***************************************************************************
 *CX1_ATSOFFSET_OFFSET_MAGNITUDE - 32 bit magnitude of the 33 bit signed ATS offset
 ***************************************************************************/
/* XPT_RAVE :: CX1_ATSOFFSET_OFFSET_MAGNITUDE :: ATS_OFFSET_MAGNITUDE [31:00] */
#define BCHP_XPT_RAVE_CX1_ATSOFFSET_OFFSET_MAGNITUDE_ATS_OFFSET_MAGNITUDE_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX1_ATSOFFSET_OFFSET_MAGNITUDE_ATS_OFFSET_MAGNITUDE_SHIFT 0

/***************************************************************************
 *CX1_ATSOFFSET_OFFSET_SIGN_BIT - Sign bit of the 33 bit signed ATS offset
 ***************************************************************************/
/* XPT_RAVE :: CX1_ATSOFFSET_OFFSET_SIGN_BIT :: reserved_for_eco0 [31:01] */
#define BCHP_XPT_RAVE_CX1_ATSOFFSET_OFFSET_SIGN_BIT_reserved_for_eco0_MASK 0xfffffffe
#define BCHP_XPT_RAVE_CX1_ATSOFFSET_OFFSET_SIGN_BIT_reserved_for_eco0_SHIFT 1

/* XPT_RAVE :: CX1_ATSOFFSET_OFFSET_SIGN_BIT :: ATS_OFSET_SIGN [00:00] */
#define BCHP_XPT_RAVE_CX1_ATSOFFSET_OFFSET_SIGN_BIT_ATS_OFSET_SIGN_MASK 0x00000001
#define BCHP_XPT_RAVE_CX1_ATSOFFSET_OFFSET_SIGN_BIT_ATS_OFSET_SIGN_SHIFT 0

/***************************************************************************
 *CX1_ATSOFFSET_PCR - PCR value of the last PCR packet
 ***************************************************************************/
/* XPT_RAVE :: CX1_ATSOFFSET_PCR :: PCR [31:00] */
#define BCHP_XPT_RAVE_CX1_ATSOFFSET_PCR_PCR_MASK                   0xffffffff
#define BCHP_XPT_RAVE_CX1_ATSOFFSET_PCR_PCR_SHIFT                  0

/***************************************************************************
 *CX1_ATSOFFSET_ATS - ATS of the last packet carrying PCR
 ***************************************************************************/
/* XPT_RAVE :: CX1_ATSOFFSET_ATS :: ATS [31:00] */
#define BCHP_XPT_RAVE_CX1_ATSOFFSET_ATS_ATS_MASK                   0xffffffff
#define BCHP_XPT_RAVE_CX1_ATSOFFSET_ATS_ATS_SHIFT                  0

/***************************************************************************
 *CX1_ATSOFFSET_ADJ_ATS - Adjusted ATS of the last packet
 ***************************************************************************/
/* XPT_RAVE :: CX1_ATSOFFSET_ADJ_ATS :: ADJ_ATS [31:00] */
#define BCHP_XPT_RAVE_CX1_ATSOFFSET_ADJ_ATS_ADJ_ATS_MASK           0xffffffff
#define BCHP_XPT_RAVE_CX1_ATSOFFSET_ADJ_ATS_ADJ_ATS_SHIFT          0

/***************************************************************************
 *CX1_ATSOFFSET_NEXT_PKT_ATS - ATS to be used for next packet in Local Timestamp generation mode
 ***************************************************************************/
/* XPT_RAVE :: CX1_ATSOFFSET_NEXT_PKT_ATS :: NEXT_PKT_ATS [31:00] */
#define BCHP_XPT_RAVE_CX1_ATSOFFSET_NEXT_PKT_ATS_NEXT_PKT_ATS_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX1_ATSOFFSET_NEXT_PKT_ATS_NEXT_PKT_ATS_SHIFT 0

/***************************************************************************
 *CX1_ATSOFFSET_PKT2PKT_ATS_DELTA - ATS delta to be used in Local Timestamp generation mode
 ***************************************************************************/
/* XPT_RAVE :: CX1_ATSOFFSET_PKT2PKT_ATS_DELTA :: PKT2PKT_DELTA [31:00] */
#define BCHP_XPT_RAVE_CX1_ATSOFFSET_PKT2PKT_ATS_DELTA_PKT2PKT_DELTA_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX1_ATSOFFSET_PKT2PKT_ATS_DELTA_PKT2PKT_DELTA_SHIFT 0

/***************************************************************************
 *CX1_RAVE_Reg_4 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX1_RAVE_Reg_4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX1_RAVE_Reg_4_reserved_for_eco0_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX1_RAVE_Reg_4_reserved_for_eco0_SHIFT       0

/***************************************************************************
 *CX1_RAVE_Reg_5 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX1_RAVE_Reg_5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX1_RAVE_Reg_5_reserved_for_eco0_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX1_RAVE_Reg_5_reserved_for_eco0_SHIFT       0

/***************************************************************************
 *CX2_AV_CDB_WRITE_PTR - Context CDB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX2_AV_CDB_WRITE_PTR :: CDB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX2_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_MASK      0xffffffff
#define BCHP_XPT_RAVE_CX2_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_SHIFT     0

/***************************************************************************
 *CX2_AV_CDB_READ_PTR - Context CDB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX2_AV_CDB_READ_PTR :: CDB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX2_AV_CDB_READ_PTR_CDB_READ_PTR_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX2_AV_CDB_READ_PTR_CDB_READ_PTR_SHIFT       0

/***************************************************************************
 *CX2_AV_CDB_BASE_PTR - Context CDB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX2_AV_CDB_BASE_PTR :: CDB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX2_AV_CDB_BASE_PTR_CDB_BASE_PTR_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX2_AV_CDB_BASE_PTR_CDB_BASE_PTR_SHIFT       0

/***************************************************************************
 *CX2_AV_CDB_END_PTR - Context CDB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX2_AV_CDB_END_PTR :: CDB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX2_AV_CDB_END_PTR_CDB_END_PTR_MASK          0xffffffff
#define BCHP_XPT_RAVE_CX2_AV_CDB_END_PTR_CDB_END_PTR_SHIFT         0

/***************************************************************************
 *CX2_AV_CDB_VALID_PTR - Context CDB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX2_AV_CDB_VALID_PTR :: CDB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX2_AV_CDB_VALID_PTR_CDB_VALID_PTR_MASK      0xffffffff
#define BCHP_XPT_RAVE_CX2_AV_CDB_VALID_PTR_CDB_VALID_PTR_SHIFT     0

/***************************************************************************
 *CX2_AV_CDB_WRAPAROUND_PTR - Context CDB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX2_AV_CDB_WRAPAROUND_PTR :: CDB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX2_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX2_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX2_AV_CDB_THRESHOLD_LEVEL - Context CDB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX2_AV_CDB_THRESHOLD_LEVEL :: CDB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX2_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX2_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX2_AV_CDB_THRESHOLD_LEVEL :: CDB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX2_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX2_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX2_AV_CDB_DEPTH - Context CDB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX2_AV_CDB_DEPTH :: CDB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX2_AV_CDB_DEPTH_CDB_WRAPAROUND_MASK         0x80000000
#define BCHP_XPT_RAVE_CX2_AV_CDB_DEPTH_CDB_WRAPAROUND_SHIFT        31

/* XPT_RAVE :: CX2_AV_CDB_DEPTH :: CDB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX2_AV_CDB_DEPTH_CDB_OVERFLOW_MASK           0x40000000
#define BCHP_XPT_RAVE_CX2_AV_CDB_DEPTH_CDB_OVERFLOW_SHIFT          30

/* XPT_RAVE :: CX2_AV_CDB_DEPTH :: CDB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX2_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_MASK    0x30000000
#define BCHP_XPT_RAVE_CX2_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_SHIFT   28

/* XPT_RAVE :: CX2_AV_CDB_DEPTH :: CDB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX2_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_MASK       0x0fffffff
#define BCHP_XPT_RAVE_CX2_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_SHIFT      0

/***************************************************************************
 *CX2_AV_THRESHOLDS - Context Thresholds
 ***************************************************************************/
/* XPT_RAVE :: CX2_AV_THRESHOLDS :: CONTEXT_OVERFLOW_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX2_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX2_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX2_AV_THRESHOLDS :: CONTEXT_WRAPAROUND_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX2_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX2_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX2_AV_ITB_WRITE_PTR - Context ITB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX2_AV_ITB_WRITE_PTR :: ITB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX2_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_MASK      0xffffffff
#define BCHP_XPT_RAVE_CX2_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_SHIFT     0

/***************************************************************************
 *CX2_AV_ITB_READ_PTR - Context ITB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX2_AV_ITB_READ_PTR :: ITB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX2_AV_ITB_READ_PTR_ITB_READ_PTR_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX2_AV_ITB_READ_PTR_ITB_READ_PTR_SHIFT       0

/***************************************************************************
 *CX2_AV_ITB_BASE_PTR - Context ITB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX2_AV_ITB_BASE_PTR :: ITB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX2_AV_ITB_BASE_PTR_ITB_BASE_PTR_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX2_AV_ITB_BASE_PTR_ITB_BASE_PTR_SHIFT       0

/***************************************************************************
 *CX2_AV_ITB_END_PTR - Context ITB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX2_AV_ITB_END_PTR :: ITB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX2_AV_ITB_END_PTR_ITB_END_PTR_MASK          0xffffffff
#define BCHP_XPT_RAVE_CX2_AV_ITB_END_PTR_ITB_END_PTR_SHIFT         0

/***************************************************************************
 *CX2_AV_ITB_VALID_PTR - Context ITB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX2_AV_ITB_VALID_PTR :: ITB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX2_AV_ITB_VALID_PTR_ITB_VALID_PTR_MASK      0xffffffff
#define BCHP_XPT_RAVE_CX2_AV_ITB_VALID_PTR_ITB_VALID_PTR_SHIFT     0

/***************************************************************************
 *CX2_AV_ITB_WRAPAROUND_PTR - Context ITB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX2_AV_ITB_WRAPAROUND_PTR :: ITB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX2_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX2_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX2_AV_ITB_THRESHOLD_LEVEL - Context ITB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX2_AV_ITB_THRESHOLD_LEVEL :: ITB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX2_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX2_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX2_AV_ITB_THRESHOLD_LEVEL :: ITB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX2_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX2_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX2_AV_ITB_DEPTH - Context ITB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX2_AV_ITB_DEPTH :: ITB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX2_AV_ITB_DEPTH_ITB_WRAPAROUND_MASK         0x80000000
#define BCHP_XPT_RAVE_CX2_AV_ITB_DEPTH_ITB_WRAPAROUND_SHIFT        31

/* XPT_RAVE :: CX2_AV_ITB_DEPTH :: ITB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX2_AV_ITB_DEPTH_ITB_OVERFLOW_MASK           0x40000000
#define BCHP_XPT_RAVE_CX2_AV_ITB_DEPTH_ITB_OVERFLOW_SHIFT          30

/* XPT_RAVE :: CX2_AV_ITB_DEPTH :: ITB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX2_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_MASK    0x30000000
#define BCHP_XPT_RAVE_CX2_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_SHIFT   28

/* XPT_RAVE :: CX2_AV_ITB_DEPTH :: ITB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX2_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_MASK       0x0fffffff
#define BCHP_XPT_RAVE_CX2_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_SHIFT      0

/***************************************************************************
 *CX2_REC_MISC_CONFIG - Miscellaneous Config
 ***************************************************************************/
/* XPT_RAVE :: CX2_REC_MISC_CONFIG :: reserved_for_eco0 [31:18] */
#define BCHP_XPT_RAVE_CX2_REC_MISC_CONFIG_reserved_for_eco0_MASK   0xfffc0000
#define BCHP_XPT_RAVE_CX2_REC_MISC_CONFIG_reserved_for_eco0_SHIFT  18

/* XPT_RAVE :: CX2_REC_MISC_CONFIG :: EMM_EN [17:17] */
#define BCHP_XPT_RAVE_CX2_REC_MISC_CONFIG_EMM_EN_MASK              0x00020000
#define BCHP_XPT_RAVE_CX2_REC_MISC_CONFIG_EMM_EN_SHIFT             17

/* XPT_RAVE :: CX2_REC_MISC_CONFIG :: IGNORE_CLEAR_SC_EVENT [16:16] */
#define BCHP_XPT_RAVE_CX2_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_MASK 0x00010000
#define BCHP_XPT_RAVE_CX2_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_SHIFT 16

/* XPT_RAVE :: CX2_REC_MISC_CONFIG :: SC_DETECT_FOR_ALL [15:15] */
#define BCHP_XPT_RAVE_CX2_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_MASK   0x00008000
#define BCHP_XPT_RAVE_CX2_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_SHIFT  15

/* XPT_RAVE :: CX2_REC_MISC_CONFIG :: REC_AVN [14:14] */
#define BCHP_XPT_RAVE_CX2_REC_MISC_CONFIG_REC_AVN_MASK             0x00004000
#define BCHP_XPT_RAVE_CX2_REC_MISC_CONFIG_REC_AVN_SHIFT            14

/* XPT_RAVE :: CX2_REC_MISC_CONFIG :: TPIT_ENABLE [13:13] */
#define BCHP_XPT_RAVE_CX2_REC_MISC_CONFIG_TPIT_ENABLE_MASK         0x00002000
#define BCHP_XPT_RAVE_CX2_REC_MISC_CONFIG_TPIT_ENABLE_SHIFT        13

/* XPT_RAVE :: CX2_REC_MISC_CONFIG :: TPIT_CHANNEL [12:08] */
#define BCHP_XPT_RAVE_CX2_REC_MISC_CONFIG_TPIT_CHANNEL_MASK        0x00001f00
#define BCHP_XPT_RAVE_CX2_REC_MISC_CONFIG_TPIT_CHANNEL_SHIFT       8

/* XPT_RAVE :: CX2_REC_MISC_CONFIG :: reserved_for_eco1 [07:02] */
#define BCHP_XPT_RAVE_CX2_REC_MISC_CONFIG_reserved_for_eco1_MASK   0x000000fc
#define BCHP_XPT_RAVE_CX2_REC_MISC_CONFIG_reserved_for_eco1_SHIFT  2

/* XPT_RAVE :: CX2_REC_MISC_CONFIG :: SCD_MAP_MODE [01:00] */
#define BCHP_XPT_RAVE_CX2_REC_MISC_CONFIG_SCD_MAP_MODE_MASK        0x00000003
#define BCHP_XPT_RAVE_CX2_REC_MISC_CONFIG_SCD_MAP_MODE_SHIFT       0

/***************************************************************************
 *CX2_REC_SCD_PIDS_A - Context SCD map PIDS A
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX2_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX2_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_A [30:30] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_MASK 0x40000000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_SHIFT 30

/* XPT_RAVE :: CX2_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: SCD_NUMA [29:24] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_NUMA_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_NUMA_SHIFT 24

/* XPT_RAVE :: CX2_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX2_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: PID_CHA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_PID_CHA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_PID_CHA_VALID_SHIFT 15

/* XPT_RAVE :: CX2_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX2_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: SCD_PID_CHA [12:00] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PID_CHA_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PID_CHA_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX2_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX2_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_A [30:30] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_MASK 0x40000000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_SHIFT 30

/* XPT_RAVE :: CX2_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: SCD_NUMA [29:24] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_NUMA_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_NUMA_SHIFT 24

/* XPT_RAVE :: CX2_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX2_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: PIDA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_PIDA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_PIDA_VALID_SHIFT 15

/* XPT_RAVE :: CX2_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX2_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: SCD_PIDA [12:00] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PIDA_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PIDA_SHIFT 0

/***************************************************************************
 *CX2_REC_SCD_PIDS_B - Context SCD map PIDS B
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX2_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX2_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_B [30:30] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_MASK 0x40000000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_SHIFT 30

/* XPT_RAVE :: CX2_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: SCD_NUMB [29:24] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_NUMB_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_NUMB_SHIFT 24

/* XPT_RAVE :: CX2_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX2_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: PID_CHB_VALID [15:15] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_PID_CHB_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_PID_CHB_VALID_SHIFT 15

/* XPT_RAVE :: CX2_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX2_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: SCD_PID_CHB [12:00] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PID_CHB_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PID_CHB_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX2_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX2_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_B [30:30] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_B_MASK 0x40000000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_B_SHIFT 30

/* XPT_RAVE :: CX2_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: SCD_NUMB [29:24] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_NUMB_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_NUMB_SHIFT 24

/* XPT_RAVE :: CX2_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX2_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: PIDB_VALID [15:15] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_PIDB_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_PIDB_VALID_SHIFT 15

/* XPT_RAVE :: CX2_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX2_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: SCD_PIDB [12:00] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PIDB_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PIDB_SHIFT 0

/***************************************************************************
 *CX2_REC_SCD_PIDS_C - Context SCD map PIDS C
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX2_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX2_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_C [30:30] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_MASK 0x40000000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_SHIFT 30

/* XPT_RAVE :: CX2_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: SCD_NUMC [29:24] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_NUMC_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_NUMC_SHIFT 24

/* XPT_RAVE :: CX2_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX2_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: PID_CHC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_PID_CHC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_PID_CHC_VALID_SHIFT 15

/* XPT_RAVE :: CX2_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX2_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: SCD_PID_CHC [12:00] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PID_CHC_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PID_CHC_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX2_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX2_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_C [30:30] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_MASK 0x40000000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_SHIFT 30

/* XPT_RAVE :: CX2_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: SCD_NUMC [29:24] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_NUMC_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_NUMC_SHIFT 24

/* XPT_RAVE :: CX2_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX2_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: PIDC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_PIDC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_PIDC_VALID_SHIFT 15

/* XPT_RAVE :: CX2_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX2_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: SCD_PIDC [12:00] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PIDC_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PIDC_SHIFT 0

/***************************************************************************
 *CX2_REC_SCD_PIDS_D - Context SCD map PIDS D
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX2_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX2_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_D [30:30] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_MASK 0x40000000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_SHIFT 30

/* XPT_RAVE :: CX2_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: SCD_NUMD [29:24] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_NUMD_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_NUMD_SHIFT 24

/* XPT_RAVE :: CX2_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX2_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: PID_CHD_VALID [15:15] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_PID_CHD_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_PID_CHD_VALID_SHIFT 15

/* XPT_RAVE :: CX2_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX2_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: SCD_PID_CHD [12:00] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PID_CHD_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PID_CHD_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX2_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX2_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_D [30:30] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_D_MASK 0x40000000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_D_SHIFT 30

/* XPT_RAVE :: CX2_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: SCD_NUMD [29:24] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_NUMD_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_NUMD_SHIFT 24

/* XPT_RAVE :: CX2_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX2_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: PIDD_VALID [15:15] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_PIDD_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_PIDD_VALID_SHIFT 15

/* XPT_RAVE :: CX2_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX2_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: SCD_PIDD [12:00] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PIDD_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PIDD_SHIFT 0

/***************************************************************************
 *CX2_REC_SCD_PIDS_E - Context SCD map PIDS E
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX2_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX2_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_E [30:30] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_MASK 0x40000000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_SHIFT 30

/* XPT_RAVE :: CX2_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: SCD_NUME [29:24] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_NUME_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_NUME_SHIFT 24

/* XPT_RAVE :: CX2_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX2_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: PID_CHE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_PID_CHE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_PID_CHE_VALID_SHIFT 15

/* XPT_RAVE :: CX2_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX2_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: SCD_PID_CHE [12:00] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PID_CHE_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PID_CHE_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX2_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX2_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_E [30:30] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_MASK 0x40000000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_SHIFT 30

/* XPT_RAVE :: CX2_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: SCD_NUME [29:24] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_NUME_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_NUME_SHIFT 24

/* XPT_RAVE :: CX2_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX2_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: PIDE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_PIDE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_PIDE_VALID_SHIFT 15

/* XPT_RAVE :: CX2_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX2_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: SCD_PIDE [12:00] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PIDE_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PIDE_SHIFT 0

/***************************************************************************
 *CX2_REC_SCD_PIDS_F - Context SCD map PIDS F
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX2_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX2_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_F [30:30] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_MASK 0x40000000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_SHIFT 30

/* XPT_RAVE :: CX2_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: SCD_NUMF [29:24] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_NUMF_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_NUMF_SHIFT 24

/* XPT_RAVE :: CX2_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX2_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: PID_CHF_VALID [15:15] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_PID_CHF_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_PID_CHF_VALID_SHIFT 15

/* XPT_RAVE :: CX2_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX2_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: SCD_PID_CHF [12:00] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PID_CHF_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PID_CHF_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX2_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX2_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_F [30:30] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_F_MASK 0x40000000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_F_SHIFT 30

/* XPT_RAVE :: CX2_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: SCD_NUMF [29:24] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_NUMF_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_NUMF_SHIFT 24

/* XPT_RAVE :: CX2_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX2_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: PIDF_VALID [15:15] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_PIDF_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_PIDF_VALID_SHIFT 15

/* XPT_RAVE :: CX2_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX2_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: SCD_PIDF [12:00] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PIDF_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PIDF_SHIFT 0

/***************************************************************************
 *CX2_REC_SCD_PIDS_G - Context SCD map PIDS G
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX2_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX2_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_G [30:30] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_MASK 0x40000000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_SHIFT 30

/* XPT_RAVE :: CX2_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: SCD_NUMG [29:24] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_NUMG_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_NUMG_SHIFT 24

/* XPT_RAVE :: CX2_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX2_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: PID_CHG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_PID_CHG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_PID_CHG_VALID_SHIFT 15

/* XPT_RAVE :: CX2_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX2_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: SCD_PID_CHG [12:00] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PID_CHG_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PID_CHG_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX2_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX2_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_G [30:30] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_MASK 0x40000000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_SHIFT 30

/* XPT_RAVE :: CX2_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: SCD_NUMG [29:24] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_NUMG_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_NUMG_SHIFT 24

/* XPT_RAVE :: CX2_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX2_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: PIDG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_PIDG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_PIDG_VALID_SHIFT 15

/* XPT_RAVE :: CX2_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX2_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: SCD_PIDG [12:00] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PIDG_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PIDG_SHIFT 0

/***************************************************************************
 *CX2_REC_SCD_PIDS_H - Context SCD map PIDS H
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX2_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX2_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_H [30:30] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_MASK 0x40000000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_SHIFT 30

/* XPT_RAVE :: CX2_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: SCD_NUMH [29:24] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_NUMH_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_NUMH_SHIFT 24

/* XPT_RAVE :: CX2_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX2_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: PID_CHH_VALID [15:15] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_PID_CHH_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_PID_CHH_VALID_SHIFT 15

/* XPT_RAVE :: CX2_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX2_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: SCD_PID_CHH [12:00] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PID_CHH_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PID_CHH_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX2_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX2_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_H [30:30] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_H_MASK 0x40000000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_H_SHIFT 30

/* XPT_RAVE :: CX2_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: SCD_NUMH [29:24] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_NUMH_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_NUMH_SHIFT 24

/* XPT_RAVE :: CX2_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX2_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: PIDH_VALID [15:15] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_PIDH_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_PIDH_VALID_SHIFT 15

/* XPT_RAVE :: CX2_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX2_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: SCD_PIDH [12:00] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PIDH_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PIDH_SHIFT 0

/***************************************************************************
 *CX2_AV_MISC_CONFIG1 - Context Miscellaneous Config 1 Register
 ***************************************************************************/
/* XPT_RAVE :: CX2_AV_MISC_CONFIG1 :: BAND_HOLD_EN [31:31] */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG1_BAND_HOLD_EN_MASK        0x80000000
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG1_BAND_HOLD_EN_SHIFT       31

/* XPT_RAVE :: CX2_AV_MISC_CONFIG1 :: EMU_PREV_BYTE_REMOVE [30:30] */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_MASK 0x40000000
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_SHIFT 30

/* XPT_RAVE :: CX2_AV_MISC_CONFIG1 :: SHIFT_PTS [29:29] */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG1_SHIFT_PTS_MASK           0x20000000
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG1_SHIFT_PTS_SHIFT          29

/* XPT_RAVE :: CX2_AV_MISC_CONFIG1 :: CONVERT_PTS [28:28] */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG1_CONVERT_PTS_MASK         0x10000000
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG1_CONVERT_PTS_SHIFT        28

/* XPT_RAVE :: CX2_AV_MISC_CONFIG1 :: PES_SYNC_MODE [27:26] */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG1_PES_SYNC_MODE_MASK       0x0c000000
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG1_PES_SYNC_MODE_SHIFT      26

/* XPT_RAVE :: CX2_AV_MISC_CONFIG1 :: PES_TYPE_MODE [25:24] */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG1_PES_TYPE_MODE_MASK       0x03000000
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG1_PES_TYPE_MODE_SHIFT      24

/* XPT_RAVE :: CX2_AV_MISC_CONFIG1 :: EMU_PREV_MODE [23:23] */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG1_EMU_PREV_MODE_MASK       0x00800000
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG1_EMU_PREV_MODE_SHIFT      23

/* XPT_RAVE :: CX2_AV_MISC_CONFIG1 :: OUTPUT_FORMAT [22:21] */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG1_OUTPUT_FORMAT_MASK       0x00600000
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG1_OUTPUT_FORMAT_SHIFT      21

/* XPT_RAVE :: CX2_AV_MISC_CONFIG1 :: CONTEXT_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG1_CONTEXT_ENABLE_MASK      0x00100000
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG1_CONTEXT_ENABLE_SHIFT     20

/* XPT_RAVE :: CX2_AV_MISC_CONFIG1 :: INPUT_ES_FORMAT [19:16] */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG1_INPUT_ES_FORMAT_MASK     0x000f0000
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG1_INPUT_ES_FORMAT_SHIFT    16

/* XPT_RAVE :: CX2_AV_MISC_CONFIG1 :: STREAM_ID_HI [15:08] */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG1_STREAM_ID_HI_MASK        0x0000ff00
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG1_STREAM_ID_HI_SHIFT       8

/* XPT_RAVE :: CX2_AV_MISC_CONFIG1 :: STREAM_ID_LO [07:00] */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG1_STREAM_ID_LO_MASK        0x000000ff
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG1_STREAM_ID_LO_SHIFT       0

/***************************************************************************
 *CX2_AV_MISC_CONFIG2 - Context Miscellaneous Config 2 Register
 ***************************************************************************/
/* XPT_RAVE :: CX2_AV_MISC_CONFIG2 :: DISABLE_BEFORE_PES [31:31] */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_MASK  0x80000000
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_SHIFT 31

/* XPT_RAVE :: CX2_AV_MISC_CONFIG2 :: reserved_for_eco0 [30:22] */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG2_reserved_for_eco0_MASK   0x7fc00000
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG2_reserved_for_eco0_SHIFT  22

/* XPT_RAVE :: CX2_AV_MISC_CONFIG2 :: ITB_ENDIAN_CTRL [21:21] */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_MASK     0x00200000
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_SHIFT    21

/* XPT_RAVE :: CX2_AV_MISC_CONFIG2 :: CDB_ENDIAN_CTRL [20:20] */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_MASK     0x00100000
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_SHIFT    20

/* XPT_RAVE :: CX2_AV_MISC_CONFIG2 :: reserved_for_eco1 [19:12] */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG2_reserved_for_eco1_MASK   0x000ff000
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG2_reserved_for_eco1_SHIFT  12

/* XPT_RAVE :: CX2_AV_MISC_CONFIG2 :: IP_MODE_EN [11:11] */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG2_IP_MODE_EN_MASK          0x00000800
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG2_IP_MODE_EN_SHIFT         11

/* XPT_RAVE :: CX2_AV_MISC_CONFIG2 :: CONTEXT_DMEM_BASE [10:00] */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_MASK   0x000007ff
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_SHIFT  0

/***************************************************************************
 *CX2_AV_MISC_CONFIG3 - Context Miscellaneous Config 3 Register
 ***************************************************************************/
/* XPT_RAVE :: CX2_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_HI [31:24] */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_MASK  0xff000000
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_SHIFT 24

/* XPT_RAVE :: CX2_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_LO [23:16] */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_MASK  0x00ff0000
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_SHIFT 16

/* XPT_RAVE :: CX2_AV_MISC_CONFIG3 :: PCR_RTS_EN [15:15] */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG3_PCR_RTS_EN_MASK          0x00008000
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG3_PCR_RTS_EN_SHIFT         15

/* XPT_RAVE :: CX2_AV_MISC_CONFIG3 :: DISABLE_PRV_HDR_DMEM [14:14] */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_MASK 0x00004000
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_SHIFT 14

/* XPT_RAVE :: CX2_AV_MISC_CONFIG3 :: ENABLE_BPP_SEARCH [13:13] */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_MASK   0x00002000
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_SHIFT  13

/* XPT_RAVE :: CX2_AV_MISC_CONFIG3 :: CHK_PACK_HDR_IN_AF [12:12] */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_MASK  0x00001000
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_SHIFT 12

/* XPT_RAVE :: CX2_AV_MISC_CONFIG3 :: CP_PERM_CHANGE_DETECT [11:11] */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_MASK 0x00000800
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_SHIFT 11

/* XPT_RAVE :: CX2_AV_MISC_CONFIG3 :: PES_EXT_SEARCH_MODE [10:09] */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_MASK 0x00000600
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_SHIFT 9

/* XPT_RAVE :: CX2_AV_MISC_CONFIG3 :: CDB_ITB_DEPTH_MODE [08:08] */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_MASK  0x00000100
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_SHIFT 8

/* XPT_RAVE :: CX2_AV_MISC_CONFIG3 :: DISABLE_PKT_ERRORS [07:07] */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_MASK  0x00000080
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_SHIFT 7

/* XPT_RAVE :: CX2_AV_MISC_CONFIG3 :: DISABLE_CC_CHECK [06:06] */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG3_DISABLE_CC_CHECK_MASK    0x00000040
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG3_DISABLE_CC_CHECK_SHIFT   6

/* XPT_RAVE :: CX2_AV_MISC_CONFIG3 :: MAX_COMPARE_PATTERNS [05:00] */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_MASK 0x0000003f
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_SHIFT 0

/***************************************************************************
 *CX2_AV_INTERRUPT_ENABLES - Context Interrupt Enables
 ***************************************************************************/
/* XPT_RAVE :: CX2_AV_INTERRUPT_ENABLES :: reserved0 [31:12] */
#define BCHP_XPT_RAVE_CX2_AV_INTERRUPT_ENABLES_reserved0_MASK      0xfffff000
#define BCHP_XPT_RAVE_CX2_AV_INTERRUPT_ENABLES_reserved0_SHIFT     12

/* XPT_RAVE :: CX2_AV_INTERRUPT_ENABLES :: ITB_UPPER_THRESH_INT_EN [11:11] */
#define BCHP_XPT_RAVE_CX2_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_MASK 0x00000800
#define BCHP_XPT_RAVE_CX2_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_SHIFT 11

/* XPT_RAVE :: CX2_AV_INTERRUPT_ENABLES :: ITB_LOWER_THRESH_INT_EN [10:10] */
#define BCHP_XPT_RAVE_CX2_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_MASK 0x00000400
#define BCHP_XPT_RAVE_CX2_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_SHIFT 10

/* XPT_RAVE :: CX2_AV_INTERRUPT_ENABLES :: CDB_UPPER_THRESH_INT_EN [09:09] */
#define BCHP_XPT_RAVE_CX2_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_MASK 0x00000200
#define BCHP_XPT_RAVE_CX2_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_SHIFT 9

/* XPT_RAVE :: CX2_AV_INTERRUPT_ENABLES :: CDB_LOWER_THRESH_INT_EN [08:08] */
#define BCHP_XPT_RAVE_CX2_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_MASK 0x00000100
#define BCHP_XPT_RAVE_CX2_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_SHIFT 8

/* XPT_RAVE :: CX2_AV_INTERRUPT_ENABLES :: LAST_CMD_INT_EN [07:07] */
#define BCHP_XPT_RAVE_CX2_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_MASK 0x00000080
#define BCHP_XPT_RAVE_CX2_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_SHIFT 7

/* XPT_RAVE :: CX2_AV_INTERRUPT_ENABLES :: SPLICE_INT_EN [06:06] */
#define BCHP_XPT_RAVE_CX2_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_MASK  0x00000040
#define BCHP_XPT_RAVE_CX2_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_SHIFT 6

/* XPT_RAVE :: CX2_AV_INTERRUPT_ENABLES :: ITB_OVERFLOW_INT_EN [05:05] */
#define BCHP_XPT_RAVE_CX2_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_MASK 0x00000020
#define BCHP_XPT_RAVE_CX2_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_SHIFT 5

/* XPT_RAVE :: CX2_AV_INTERRUPT_ENABLES :: CDB_OVERFLOW_INT_EN [04:04] */
#define BCHP_XPT_RAVE_CX2_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_MASK 0x00000010
#define BCHP_XPT_RAVE_CX2_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_SHIFT 4

/* XPT_RAVE :: CX2_AV_INTERRUPT_ENABLES :: CC_ERROR_INT_EN [03:03] */
#define BCHP_XPT_RAVE_CX2_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_MASK 0x00000008
#define BCHP_XPT_RAVE_CX2_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_SHIFT 3

/* XPT_RAVE :: CX2_AV_INTERRUPT_ENABLES :: TEI_ERROR_INT_EN [02:02] */
#define BCHP_XPT_RAVE_CX2_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_MASK 0x00000004
#define BCHP_XPT_RAVE_CX2_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_SHIFT 2

/* XPT_RAVE :: CX2_AV_INTERRUPT_ENABLES :: PUSI_ERROR_INT_EN [01:01] */
#define BCHP_XPT_RAVE_CX2_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_MASK 0x00000002
#define BCHP_XPT_RAVE_CX2_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_SHIFT 1

/* XPT_RAVE :: CX2_AV_INTERRUPT_ENABLES :: EMU_ERROR_INT_EN [00:00] */
#define BCHP_XPT_RAVE_CX2_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_MASK 0x00000001
#define BCHP_XPT_RAVE_CX2_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_SHIFT 0

/***************************************************************************
 *CX2_AV_COMP1_CONTROL - Context Comparator 1 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX2_AV_COMP1_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX2_AV_COMP1_CONTROL_reserved_for_eco0_MASK  0xf8000000
#define BCHP_XPT_RAVE_CX2_AV_COMP1_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX2_AV_COMP1_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX2_AV_COMP1_CONTROL_ALIGNMENT_EN_MASK       0x04000000
#define BCHP_XPT_RAVE_CX2_AV_COMP1_CONTROL_ALIGNMENT_EN_SHIFT      26

/* XPT_RAVE :: CX2_AV_COMP1_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX2_AV_COMP1_CONTROL_COMPARE_ES_DATA_MASK    0x02000000
#define BCHP_XPT_RAVE_CX2_AV_COMP1_CONTROL_COMPARE_ES_DATA_SHIFT   25

/* XPT_RAVE :: CX2_AV_COMP1_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX2_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX2_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX2_AV_COMP1_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX2_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX2_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX2_AV_COMP1_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX2_AV_COMP1_CONTROL_COMPARE_ALL_DATA_MASK   0x00400000
#define BCHP_XPT_RAVE_CX2_AV_COMP1_CONTROL_COMPARE_ALL_DATA_SHIFT  22

/* XPT_RAVE :: CX2_AV_COMP1_CONTROL :: CASCADE_ENABLE [21:21] */
#define BCHP_XPT_RAVE_CX2_AV_COMP1_CONTROL_CASCADE_ENABLE_MASK     0x00200000
#define BCHP_XPT_RAVE_CX2_AV_COMP1_CONTROL_CASCADE_ENABLE_SHIFT    21

/* XPT_RAVE :: CX2_AV_COMP1_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX2_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_MASK  0x00100000
#define BCHP_XPT_RAVE_CX2_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX2_AV_COMP1_CONTROL :: NUM_COMPARE_BYTES [19:17] */
#define BCHP_XPT_RAVE_CX2_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_MASK  0x000e0000
#define BCHP_XPT_RAVE_CX2_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX2_AV_COMP1_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX2_AV_COMP1_CONTROL_REPEAT_BYTE_MASK        0x0001e000
#define BCHP_XPT_RAVE_CX2_AV_COMP1_CONTROL_REPEAT_BYTE_SHIFT       13

/* XPT_RAVE :: CX2_AV_COMP1_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX2_AV_COMP1_CONTROL_COMP_ENABLE_MASK        0x00001000
#define BCHP_XPT_RAVE_CX2_AV_COMP1_CONTROL_COMP_ENABLE_SHIFT       12

/* XPT_RAVE :: CX2_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX2_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX2_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX2_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX2_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX2_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX2_AV_COMP1_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX2_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX2_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX2_AV_COMP1_COMPARE_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX2_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX2_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX2_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX2_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX2_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX2_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX2_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX2_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX2_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX2_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX2_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX2_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX2_AV_COMP1_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX2_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX2_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_MASK  0xff000000
#define BCHP_XPT_RAVE_CX2_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX2_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX2_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_MASK  0x00ff0000
#define BCHP_XPT_RAVE_CX2_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX2_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX2_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_MASK  0x0000ff00
#define BCHP_XPT_RAVE_CX2_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX2_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX2_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_MASK  0x000000ff
#define BCHP_XPT_RAVE_CX2_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX2_AV_COMP1_FILTER_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX2_AV_COMP1_FILTER_VAL :: Exclusion_Value_D :: COMP1_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX2_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX2_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX2_AV_COMP1_FILTER_VAL :: Inclusion_Range_D :: COMP1_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX2_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX2_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX2_AV_COMP1_FILTER_VAL :: Exclusion_Value_C :: COMP1_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX2_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX2_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX2_AV_COMP1_FILTER_VAL :: Inclusion_Range_C :: COMP1_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX2_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX2_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX2_AV_COMP1_FILTER_VAL :: Exclusion_Value_B :: COMP1_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX2_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX2_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX2_AV_COMP1_FILTER_VAL :: Inclusion_Range_B :: COMP1_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX2_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX2_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX2_AV_COMP1_FILTER_VAL :: Exclusion_Value_A :: COMP1_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX2_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX2_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX2_AV_COMP1_FILTER_VAL :: Inclusion_Range_A :: COMP1_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX2_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX2_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX2_AV_COMP1_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX2_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP1_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX2_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX2_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX2_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP1_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX2_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX2_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX2_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP1_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX2_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX2_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX2_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP1_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX2_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX2_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX2_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP1_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX2_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX2_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX2_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP1_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX2_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX2_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX2_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP1_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX2_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX2_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX2_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP1_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX2_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX2_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX2_AV_COMP2_CONTROL - Context Comparator 2 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX2_AV_COMP2_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX2_AV_COMP2_CONTROL_reserved_for_eco0_MASK  0xf8000000
#define BCHP_XPT_RAVE_CX2_AV_COMP2_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX2_AV_COMP2_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX2_AV_COMP2_CONTROL_ALIGNMENT_EN_MASK       0x04000000
#define BCHP_XPT_RAVE_CX2_AV_COMP2_CONTROL_ALIGNMENT_EN_SHIFT      26

/* XPT_RAVE :: CX2_AV_COMP2_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX2_AV_COMP2_CONTROL_COMPARE_ES_DATA_MASK    0x02000000
#define BCHP_XPT_RAVE_CX2_AV_COMP2_CONTROL_COMPARE_ES_DATA_SHIFT   25

/* XPT_RAVE :: CX2_AV_COMP2_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX2_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX2_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX2_AV_COMP2_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX2_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX2_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX2_AV_COMP2_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX2_AV_COMP2_CONTROL_COMPARE_ALL_DATA_MASK   0x00400000
#define BCHP_XPT_RAVE_CX2_AV_COMP2_CONTROL_COMPARE_ALL_DATA_SHIFT  22

/* XPT_RAVE :: CX2_AV_COMP2_CONTROL :: reserved_for_eco1 [21:21] */
#define BCHP_XPT_RAVE_CX2_AV_COMP2_CONTROL_reserved_for_eco1_MASK  0x00200000
#define BCHP_XPT_RAVE_CX2_AV_COMP2_CONTROL_reserved_for_eco1_SHIFT 21

/* XPT_RAVE :: CX2_AV_COMP2_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX2_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_MASK  0x00100000
#define BCHP_XPT_RAVE_CX2_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX2_AV_COMP2_CONTROL :: reserved_for_eco2 [19:19] */
#define BCHP_XPT_RAVE_CX2_AV_COMP2_CONTROL_reserved_for_eco2_MASK  0x00080000
#define BCHP_XPT_RAVE_CX2_AV_COMP2_CONTROL_reserved_for_eco2_SHIFT 19

/* XPT_RAVE :: CX2_AV_COMP2_CONTROL :: NUM_COMPARE_BYTES [18:17] */
#define BCHP_XPT_RAVE_CX2_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_MASK  0x00060000
#define BCHP_XPT_RAVE_CX2_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX2_AV_COMP2_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX2_AV_COMP2_CONTROL_REPEAT_BYTE_MASK        0x0001e000
#define BCHP_XPT_RAVE_CX2_AV_COMP2_CONTROL_REPEAT_BYTE_SHIFT       13

/* XPT_RAVE :: CX2_AV_COMP2_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX2_AV_COMP2_CONTROL_COMP_ENABLE_MASK        0x00001000
#define BCHP_XPT_RAVE_CX2_AV_COMP2_CONTROL_COMP_ENABLE_SHIFT       12

/* XPT_RAVE :: CX2_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX2_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX2_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX2_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX2_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX2_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX2_AV_COMP2_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX2_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX2_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX2_AV_COMP2_COMPARE_VAL - Context Comparator 2 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX2_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX2_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX2_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX2_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX2_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX2_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX2_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX2_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX2_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX2_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX2_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX2_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX2_AV_COMP2_MASK_VAL - Context Comparator 2 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX2_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX2_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_MASK  0xff000000
#define BCHP_XPT_RAVE_CX2_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX2_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX2_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_MASK  0x00ff0000
#define BCHP_XPT_RAVE_CX2_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX2_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX2_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_MASK  0x0000ff00
#define BCHP_XPT_RAVE_CX2_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX2_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX2_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_MASK  0x000000ff
#define BCHP_XPT_RAVE_CX2_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX2_AV_COMP2_FILTER_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX2_AV_COMP2_FILTER_VAL :: Exclusion_Value_D :: COMP2_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX2_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX2_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX2_AV_COMP2_FILTER_VAL :: Inclusion_Range_D :: COMP2_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX2_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX2_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX2_AV_COMP2_FILTER_VAL :: Exclusion_Value_C :: COMP2_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX2_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX2_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX2_AV_COMP2_FILTER_VAL :: Inclusion_Range_C :: COMP2_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX2_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX2_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX2_AV_COMP2_FILTER_VAL :: Exclusion_Value_B :: COMP2_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX2_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX2_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX2_AV_COMP2_FILTER_VAL :: Inclusion_Range_B :: COMP2_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX2_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX2_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX2_AV_COMP2_FILTER_VAL :: Exclusion_Value_A :: COMP2_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX2_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX2_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX2_AV_COMP2_FILTER_VAL :: Inclusion_Range_A :: COMP2_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX2_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX2_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX2_AV_COMP2_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX2_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP2_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX2_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX2_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX2_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP2_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX2_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX2_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX2_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP2_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX2_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX2_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX2_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP2_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX2_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX2_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX2_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP2_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX2_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX2_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX2_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP2_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX2_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX2_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX2_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP2_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX2_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX2_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX2_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP2_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX2_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX2_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX2_AV_COMP12_FILTER_MODE - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX2_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_D [31:30] */
#define BCHP_XPT_RAVE_CX2_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_MASK 0xc0000000
#define BCHP_XPT_RAVE_CX2_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_SHIFT 30

/* XPT_RAVE :: CX2_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_D [29:28] */
#define BCHP_XPT_RAVE_CX2_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_MASK 0x30000000
#define BCHP_XPT_RAVE_CX2_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_SHIFT 28

/* XPT_RAVE :: CX2_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_C [27:26] */
#define BCHP_XPT_RAVE_CX2_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_MASK 0x0c000000
#define BCHP_XPT_RAVE_CX2_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_SHIFT 26

/* XPT_RAVE :: CX2_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_C [25:24] */
#define BCHP_XPT_RAVE_CX2_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_MASK 0x03000000
#define BCHP_XPT_RAVE_CX2_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_SHIFT 24

/* XPT_RAVE :: CX2_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_B [23:22] */
#define BCHP_XPT_RAVE_CX2_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_MASK 0x00c00000
#define BCHP_XPT_RAVE_CX2_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_SHIFT 22

/* XPT_RAVE :: CX2_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_B [21:20] */
#define BCHP_XPT_RAVE_CX2_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_MASK 0x00300000
#define BCHP_XPT_RAVE_CX2_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_SHIFT 20

/* XPT_RAVE :: CX2_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_A [19:18] */
#define BCHP_XPT_RAVE_CX2_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_MASK 0x000c0000
#define BCHP_XPT_RAVE_CX2_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_SHIFT 18

/* XPT_RAVE :: CX2_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_A [17:16] */
#define BCHP_XPT_RAVE_CX2_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_MASK 0x00030000
#define BCHP_XPT_RAVE_CX2_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_SHIFT 16

/* XPT_RAVE :: CX2_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_D [15:14] */
#define BCHP_XPT_RAVE_CX2_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_MASK 0x0000c000
#define BCHP_XPT_RAVE_CX2_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_SHIFT 14

/* XPT_RAVE :: CX2_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_D [13:12] */
#define BCHP_XPT_RAVE_CX2_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_MASK 0x00003000
#define BCHP_XPT_RAVE_CX2_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_SHIFT 12

/* XPT_RAVE :: CX2_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_C [11:10] */
#define BCHP_XPT_RAVE_CX2_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX2_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_SHIFT 10

/* XPT_RAVE :: CX2_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_C [09:08] */
#define BCHP_XPT_RAVE_CX2_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_MASK 0x00000300
#define BCHP_XPT_RAVE_CX2_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_SHIFT 8

/* XPT_RAVE :: CX2_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_B [07:06] */
#define BCHP_XPT_RAVE_CX2_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_MASK 0x000000c0
#define BCHP_XPT_RAVE_CX2_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_SHIFT 6

/* XPT_RAVE :: CX2_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_B [05:04] */
#define BCHP_XPT_RAVE_CX2_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_MASK 0x00000030
#define BCHP_XPT_RAVE_CX2_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_SHIFT 4

/* XPT_RAVE :: CX2_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_A [03:02] */
#define BCHP_XPT_RAVE_CX2_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_MASK 0x0000000c
#define BCHP_XPT_RAVE_CX2_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_SHIFT 2

/* XPT_RAVE :: CX2_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_A [01:00] */
#define BCHP_XPT_RAVE_CX2_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_MASK 0x00000003
#define BCHP_XPT_RAVE_CX2_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_SHIFT 0

/***************************************************************************
 *CX2_AV_PID_STREAM_ID - Context PID and Stream ID Filter Value
 ***************************************************************************/
/* XPT_RAVE :: CX2_AV_PID_STREAM_ID :: PRV_HDR_ITB_EN [31:31] */
#define BCHP_XPT_RAVE_CX2_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_MASK     0x80000000
#define BCHP_XPT_RAVE_CX2_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_SHIFT    31

/* XPT_RAVE :: CX2_AV_PID_STREAM_ID :: PID_VALID [30:30] */
#define BCHP_XPT_RAVE_CX2_AV_PID_STREAM_ID_PID_VALID_MASK          0x40000000
#define BCHP_XPT_RAVE_CX2_AV_PID_STREAM_ID_PID_VALID_SHIFT         30

/* XPT_RAVE :: CX2_AV_PID_STREAM_ID :: AUD_FRAME_INFO [29:26] */
#define BCHP_XPT_RAVE_CX2_AV_PID_STREAM_ID_AUD_FRAME_INFO_MASK     0x3c000000
#define BCHP_XPT_RAVE_CX2_AV_PID_STREAM_ID_AUD_FRAME_INFO_SHIFT    26

/* XPT_RAVE :: CX2_AV_PID_STREAM_ID :: SSID_ENABLE [25:25] */
#define BCHP_XPT_RAVE_CX2_AV_PID_STREAM_ID_SSID_ENABLE_MASK        0x02000000
#define BCHP_XPT_RAVE_CX2_AV_PID_STREAM_ID_SSID_ENABLE_SHIFT       25

/* XPT_RAVE :: CX2_AV_PID_STREAM_ID :: SPLICE_EN [24:24] */
#define BCHP_XPT_RAVE_CX2_AV_PID_STREAM_ID_SPLICE_EN_MASK          0x01000000
#define BCHP_XPT_RAVE_CX2_AV_PID_STREAM_ID_SPLICE_EN_SHIFT         24

/* XPT_RAVE :: CX2_AV_PID_STREAM_ID :: reserved_for_eco0 [23:21] */
#define BCHP_XPT_RAVE_CX2_AV_PID_STREAM_ID_reserved_for_eco0_MASK  0x00e00000
#define BCHP_XPT_RAVE_CX2_AV_PID_STREAM_ID_reserved_for_eco0_SHIFT 21

/* XPT_RAVE :: CX2_AV_PID_STREAM_ID :: BAND_NUM [20:16] */
#define BCHP_XPT_RAVE_CX2_AV_PID_STREAM_ID_BAND_NUM_MASK           0x001f0000
#define BCHP_XPT_RAVE_CX2_AV_PID_STREAM_ID_BAND_NUM_SHIFT          16

/* XPT_RAVE :: CX2_AV_PID_STREAM_ID :: FILTER_PID_STREAM_ID [15:00] */
#define BCHP_XPT_RAVE_CX2_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX2_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_SHIFT 0

/***************************************************************************
 *CX2_REC_CTRL1 - Record Control Register 1
 ***************************************************************************/
/* XPT_RAVE :: CX2_REC_CTRL1 :: reserved_for_eco0 [31:16] */
#define BCHP_XPT_RAVE_CX2_REC_CTRL1_reserved_for_eco0_MASK         0xffff0000
#define BCHP_XPT_RAVE_CX2_REC_CTRL1_reserved_for_eco0_SHIFT        16

/* XPT_RAVE :: CX2_REC_CTRL1 :: DTV2MPEG_PADNUM [15:08] */
#define BCHP_XPT_RAVE_CX2_REC_CTRL1_DTV2MPEG_PADNUM_MASK           0x0000ff00
#define BCHP_XPT_RAVE_CX2_REC_CTRL1_DTV2MPEG_PADNUM_SHIFT          8

/* XPT_RAVE :: CX2_REC_CTRL1 :: reserved_for_eco1 [07:06] */
#define BCHP_XPT_RAVE_CX2_REC_CTRL1_reserved_for_eco1_MASK         0x000000c0
#define BCHP_XPT_RAVE_CX2_REC_CTRL1_reserved_for_eco1_SHIFT        6

/* XPT_RAVE :: CX2_REC_CTRL1 :: ATSC_SCRAM_CTRL [05:05] */
#define BCHP_XPT_RAVE_CX2_REC_CTRL1_ATSC_SCRAM_CTRL_MASK           0x00000020
#define BCHP_XPT_RAVE_CX2_REC_CTRL1_ATSC_SCRAM_CTRL_SHIFT          5

/* XPT_RAVE :: CX2_REC_CTRL1 :: PARSE_SC [04:04] */
#define BCHP_XPT_RAVE_CX2_REC_CTRL1_PARSE_SC_MASK                  0x00000010
#define BCHP_XPT_RAVE_CX2_REC_CTRL1_PARSE_SC_SHIFT                 4

/* XPT_RAVE :: CX2_REC_CTRL1 :: SEAMLESS_PAUSE_MODE [03:03] */
#define BCHP_XPT_RAVE_CX2_REC_CTRL1_SEAMLESS_PAUSE_MODE_MASK       0x00000008
#define BCHP_XPT_RAVE_CX2_REC_CTRL1_SEAMLESS_PAUSE_MODE_SHIFT      3

/* XPT_RAVE :: CX2_REC_CTRL1 :: DTV_PF_TOGGLE_DIS [02:02] */
#define BCHP_XPT_RAVE_CX2_REC_CTRL1_DTV_PF_TOGGLE_DIS_MASK         0x00000004
#define BCHP_XPT_RAVE_CX2_REC_CTRL1_DTV_PF_TOGGLE_DIS_SHIFT        2

/* XPT_RAVE :: CX2_REC_CTRL1 :: REC_DTV2MPG_EN [01:01] */
#define BCHP_XPT_RAVE_CX2_REC_CTRL1_REC_DTV2MPG_EN_MASK            0x00000002
#define BCHP_XPT_RAVE_CX2_REC_CTRL1_REC_DTV2MPG_EN_SHIFT           1

/* XPT_RAVE :: CX2_REC_CTRL1 :: REC_TIMESTAMP_ENABLE [00:00] */
#define BCHP_XPT_RAVE_CX2_REC_CTRL1_REC_TIMESTAMP_ENABLE_MASK      0x00000001
#define BCHP_XPT_RAVE_CX2_REC_CTRL1_REC_TIMESTAMP_ENABLE_SHIFT     0

/***************************************************************************
 *CX2_REC_INIT_TS - Record Initial Timestamp Value Register
 ***************************************************************************/
/* XPT_RAVE :: CX2_REC_INIT_TS :: INIT_TS [31:00] */
#define BCHP_XPT_RAVE_CX2_REC_INIT_TS_INIT_TS_MASK                 0xffffffff
#define BCHP_XPT_RAVE_CX2_REC_INIT_TS_INIT_TS_SHIFT                0

/***************************************************************************
 *CX2_REC_TS_CTRL - Record Timestamp Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX2_REC_TS_CTRL :: reserved_for_eco0 [31:06] */
#define BCHP_XPT_RAVE_CX2_REC_TS_CTRL_reserved_for_eco0_MASK       0xffffffc0
#define BCHP_XPT_RAVE_CX2_REC_TS_CTRL_reserved_for_eco0_SHIFT      6

/* XPT_RAVE :: CX2_REC_TS_CTRL :: TS_CHECK_DIS [05:05] */
#define BCHP_XPT_RAVE_CX2_REC_TS_CTRL_TS_CHECK_DIS_MASK            0x00000020
#define BCHP_XPT_RAVE_CX2_REC_TS_CTRL_TS_CHECK_DIS_SHIFT           5

/* XPT_RAVE :: CX2_REC_TS_CTRL :: REC_TIMESTAMP_MODE [04:03] */
#define BCHP_XPT_RAVE_CX2_REC_TS_CTRL_REC_TIMESTAMP_MODE_MASK      0x00000018
#define BCHP_XPT_RAVE_CX2_REC_TS_CTRL_REC_TIMESTAMP_MODE_SHIFT     3

/* XPT_RAVE :: CX2_REC_TS_CTRL :: TS_INIT_EN [02:02] */
#define BCHP_XPT_RAVE_CX2_REC_TS_CTRL_TS_INIT_EN_MASK              0x00000004
#define BCHP_XPT_RAVE_CX2_REC_TS_CTRL_TS_INIT_EN_SHIFT             2

/* XPT_RAVE :: CX2_REC_TS_CTRL :: TS_USER_BITS [01:00] */
#define BCHP_XPT_RAVE_CX2_REC_TS_CTRL_TS_USER_BITS_MASK            0x00000003
#define BCHP_XPT_RAVE_CX2_REC_TS_CTRL_TS_USER_BITS_SHIFT           0

/***************************************************************************
 *CX2_REC_TIME_CONFIG - Record Time Configuration Register
 ***************************************************************************/
/* XPT_RAVE :: CX2_REC_TIME_CONFIG :: reserved_for_eco0 [31:25] */
#define BCHP_XPT_RAVE_CX2_REC_TIME_CONFIG_reserved_for_eco0_MASK   0xfe000000
#define BCHP_XPT_RAVE_CX2_REC_TIME_CONFIG_reserved_for_eco0_SHIFT  25

/* XPT_RAVE :: CX2_REC_TIME_CONFIG :: REC_COUNT_MODE [24:24] */
#define BCHP_XPT_RAVE_CX2_REC_TIME_CONFIG_REC_COUNT_MODE_MASK      0x01000000
#define BCHP_XPT_RAVE_CX2_REC_TIME_CONFIG_REC_COUNT_MODE_SHIFT     24

/* XPT_RAVE :: CX2_REC_TIME_CONFIG :: REC_TIMEOUT_VAL [23:00] */
#define BCHP_XPT_RAVE_CX2_REC_TIME_CONFIG_REC_TIMEOUT_VAL_MASK     0x00ffffff
#define BCHP_XPT_RAVE_CX2_REC_TIME_CONFIG_REC_TIMEOUT_VAL_SHIFT    0

/***************************************************************************
 *CX2_AV_MISC_CONFIG4 - Context Miscellaneous Config 4 Register
 ***************************************************************************/
/* XPT_RAVE :: CX2_AV_MISC_CONFIG4 :: RESERVED_CONFIG [31:24] */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG4_RESERVED_CONFIG_MASK     0xff000000
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG4_RESERVED_CONFIG_SHIFT    24

/* XPT_RAVE :: CX2_AV_MISC_CONFIG4 :: reserved_for_eco0 [23:23] */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG4_reserved_for_eco0_MASK   0x00800000
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG4_reserved_for_eco0_SHIFT  23

/* XPT_RAVE :: CX2_AV_MISC_CONFIG4 :: PES_SID_EXT_DEP [22:16] */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG4_PES_SID_EXT_DEP_MASK     0x007f0000
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG4_PES_SID_EXT_DEP_SHIFT    16

/* XPT_RAVE :: CX2_AV_MISC_CONFIG4 :: reserved_for_eco1 [15:15] */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG4_reserved_for_eco1_MASK   0x00008000
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG4_reserved_for_eco1_SHIFT  15

/* XPT_RAVE :: CX2_AV_MISC_CONFIG4 :: PES_SID_EXT_IND [14:08] */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG4_PES_SID_EXT_IND_MASK     0x00007f00
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG4_PES_SID_EXT_IND_SHIFT    8

/* XPT_RAVE :: CX2_AV_MISC_CONFIG4 :: reserved_for_eco2 [07:02] */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG4_reserved_for_eco2_MASK   0x000000fc
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG4_reserved_for_eco2_SHIFT  2

/* XPT_RAVE :: CX2_AV_MISC_CONFIG4 :: PES_SID_EXT_MODE [01:00] */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG4_PES_SID_EXT_MODE_MASK    0x00000003
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG4_PES_SID_EXT_MODE_SHIFT   0

/***************************************************************************
 *CX2_PIC_CTR - Picture Counter register
 ***************************************************************************/
/* XPT_RAVE :: CX2_PIC_CTR :: reserved0 [31:16] */
#define BCHP_XPT_RAVE_CX2_PIC_CTR_reserved0_MASK                   0xffff0000
#define BCHP_XPT_RAVE_CX2_PIC_CTR_reserved0_SHIFT                  16

/* XPT_RAVE :: CX2_PIC_CTR :: VALUE [15:00] */
#define BCHP_XPT_RAVE_CX2_PIC_CTR_VALUE_MASK                       0x0000ffff
#define BCHP_XPT_RAVE_CX2_PIC_CTR_VALUE_SHIFT                      0

/***************************************************************************
 *CX2_PIC_CTR_MODE - Picture Counter Mode Register
 ***************************************************************************/
/* XPT_RAVE :: CX2_PIC_CTR_MODE :: reserved0 [31:31] */
#define BCHP_XPT_RAVE_CX2_PIC_CTR_MODE_reserved0_MASK              0x80000000
#define BCHP_XPT_RAVE_CX2_PIC_CTR_MODE_reserved0_SHIFT             31

/* XPT_RAVE :: CX2_PIC_CTR_MODE :: Valid_PIC_CTR_VALUE [30:28] */
#define BCHP_XPT_RAVE_CX2_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_MASK    0x70000000
#define BCHP_XPT_RAVE_CX2_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_SHIFT   28

/* XPT_RAVE :: CX2_PIC_CTR_MODE :: PIC_CTR_EN [27:27] */
#define BCHP_XPT_RAVE_CX2_PIC_CTR_MODE_PIC_CTR_EN_MASK             0x08000000
#define BCHP_XPT_RAVE_CX2_PIC_CTR_MODE_PIC_CTR_EN_SHIFT            27

/* XPT_RAVE :: CX2_PIC_CTR_MODE :: reserved1 [26:26] */
#define BCHP_XPT_RAVE_CX2_PIC_CTR_MODE_reserved1_MASK              0x04000000
#define BCHP_XPT_RAVE_CX2_PIC_CTR_MODE_reserved1_SHIFT             26

/* XPT_RAVE :: CX2_PIC_CTR_MODE :: PIC_CTR_MODE [25:24] */
#define BCHP_XPT_RAVE_CX2_PIC_CTR_MODE_PIC_CTR_MODE_MASK           0x03000000
#define BCHP_XPT_RAVE_CX2_PIC_CTR_MODE_PIC_CTR_MODE_SHIFT          24

/* XPT_RAVE :: CX2_PIC_CTR_MODE :: SCV0 [23:16] */
#define BCHP_XPT_RAVE_CX2_PIC_CTR_MODE_SCV0_MASK                   0x00ff0000
#define BCHP_XPT_RAVE_CX2_PIC_CTR_MODE_SCV0_SHIFT                  16

/* XPT_RAVE :: CX2_PIC_CTR_MODE :: SCV1 [15:08] */
#define BCHP_XPT_RAVE_CX2_PIC_CTR_MODE_SCV1_MASK                   0x0000ff00
#define BCHP_XPT_RAVE_CX2_PIC_CTR_MODE_SCV1_SHIFT                  8

/* XPT_RAVE :: CX2_PIC_CTR_MODE :: SCV2 [07:00] */
#define BCHP_XPT_RAVE_CX2_PIC_CTR_MODE_SCV2_MASK                   0x000000ff
#define BCHP_XPT_RAVE_CX2_PIC_CTR_MODE_SCV2_SHIFT                  0

/***************************************************************************
 *CX2_REC_TIMER - Record Timer Register
 ***************************************************************************/
/* XPT_RAVE :: CX2_REC_TIMER :: REC_TIMER [31:00] */
#define BCHP_XPT_RAVE_CX2_REC_TIMER_REC_TIMER_MASK                 0xffffffff
#define BCHP_XPT_RAVE_CX2_REC_TIMER_REC_TIMER_SHIFT                0

/***************************************************************************
 *CX2_REC_STATE0 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX2_REC_STATE0 :: reserved_for_eco0 [31:18] */
#define BCHP_XPT_RAVE_CX2_REC_STATE0_reserved_for_eco0_MASK        0xfffc0000
#define BCHP_XPT_RAVE_CX2_REC_STATE0_reserved_for_eco0_SHIFT       18

/* XPT_RAVE :: CX2_REC_STATE0 :: REC_INIT_TIME_LO [17:08] */
#define BCHP_XPT_RAVE_CX2_REC_STATE0_REC_INIT_TIME_LO_MASK         0x0003ff00
#define BCHP_XPT_RAVE_CX2_REC_STATE0_REC_INIT_TIME_LO_SHIFT        8

/* XPT_RAVE :: CX2_REC_STATE0 :: reserved_for_eco1 [07:04] */
#define BCHP_XPT_RAVE_CX2_REC_STATE0_reserved_for_eco1_MASK        0x000000f0
#define BCHP_XPT_RAVE_CX2_REC_STATE0_reserved_for_eco1_SHIFT       4

/* XPT_RAVE :: CX2_REC_STATE0 :: LAST_CONV_TIME_STAMP_HI [03:02] */
#define BCHP_XPT_RAVE_CX2_REC_STATE0_LAST_CONV_TIME_STAMP_HI_MASK  0x0000000c
#define BCHP_XPT_RAVE_CX2_REC_STATE0_LAST_CONV_TIME_STAMP_HI_SHIFT 2

/* XPT_RAVE :: CX2_REC_STATE0 :: TS_INITIALIZED [01:01] */
#define BCHP_XPT_RAVE_CX2_REC_STATE0_TS_INITIALIZED_MASK           0x00000002
#define BCHP_XPT_RAVE_CX2_REC_STATE0_TS_INITIALIZED_SHIFT          1

/* XPT_RAVE :: CX2_REC_STATE0 :: REC_INITIALIZED [00:00] */
#define BCHP_XPT_RAVE_CX2_REC_STATE0_REC_INITIALIZED_MASK          0x00000001
#define BCHP_XPT_RAVE_CX2_REC_STATE0_REC_INITIALIZED_SHIFT         0

/***************************************************************************
 *CX2_REC_STATE1 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX2_REC_STATE1 :: REC_INIT_TIME_HI [31:00] */
#define BCHP_XPT_RAVE_CX2_REC_STATE1_REC_INIT_TIME_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_CX2_REC_STATE1_REC_INIT_TIME_HI_SHIFT        0

/***************************************************************************
 *CX2_REC_STATE2 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX2_REC_STATE2 :: INT_TIME_STAMP [31:00] */
#define BCHP_XPT_RAVE_CX2_REC_STATE2_INT_TIME_STAMP_MASK           0xffffffff
#define BCHP_XPT_RAVE_CX2_REC_STATE2_INT_TIME_STAMP_SHIFT          0

/***************************************************************************
 *CX2_REC_STATE2b - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX2_REC_STATE2b :: LAST_CONV_TIME_STAMP_LO [31:00] */
#define BCHP_XPT_RAVE_CX2_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX2_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_SHIFT 0

/***************************************************************************
 *CX2_REC_STATE3 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX2_REC_STATE3 :: reserved_for_eco0 [31:09] */
#define BCHP_XPT_RAVE_CX2_REC_STATE3_reserved_for_eco0_MASK        0xfffffe00
#define BCHP_XPT_RAVE_CX2_REC_STATE3_reserved_for_eco0_SHIFT       9

/* XPT_RAVE :: CX2_REC_STATE3 :: REC_DSS_PARITY [08:08] */
#define BCHP_XPT_RAVE_CX2_REC_STATE3_REC_DSS_PARITY_MASK           0x00000100
#define BCHP_XPT_RAVE_CX2_REC_STATE3_REC_DSS_PARITY_SHIFT          8

/* XPT_RAVE :: CX2_REC_STATE3 :: REC_COUNT_HI [07:00] */
#define BCHP_XPT_RAVE_CX2_REC_STATE3_REC_COUNT_HI_MASK             0x000000ff
#define BCHP_XPT_RAVE_CX2_REC_STATE3_REC_COUNT_HI_SHIFT            0

/***************************************************************************
 *CX2_REC_COUNT - Record Packet Count Register
 ***************************************************************************/
/* XPT_RAVE :: CX2_REC_COUNT :: REC_COUNT [31:00] */
#define BCHP_XPT_RAVE_CX2_REC_COUNT_REC_COUNT_MASK                 0xffffffff
#define BCHP_XPT_RAVE_CX2_REC_COUNT_REC_COUNT_SHIFT                0

/***************************************************************************
 *CX2_PIC_INC_DEC_CTRL - Picture Counter Increment/Decrement/Reset Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX2_PIC_INC_DEC_CTRL :: reserved0 [31:18] */
#define BCHP_XPT_RAVE_CX2_PIC_INC_DEC_CTRL_reserved0_MASK          0xfffc0000
#define BCHP_XPT_RAVE_CX2_PIC_INC_DEC_CTRL_reserved0_SHIFT         18

/* XPT_RAVE :: CX2_PIC_INC_DEC_CTRL :: INC_DEC_MODE [17:16] */
#define BCHP_XPT_RAVE_CX2_PIC_INC_DEC_CTRL_INC_DEC_MODE_MASK       0x00030000
#define BCHP_XPT_RAVE_CX2_PIC_INC_DEC_CTRL_INC_DEC_MODE_SHIFT      16

/* XPT_RAVE :: CX2_PIC_INC_DEC_CTRL :: INC_DEC_VALUE [15:00] */
#define BCHP_XPT_RAVE_CX2_PIC_INC_DEC_CTRL_INC_DEC_VALUE_MASK      0x0000ffff
#define BCHP_XPT_RAVE_CX2_PIC_INC_DEC_CTRL_INC_DEC_VALUE_SHIFT     0

/***************************************************************************
 *CX2_SC - Scrambling Control Monitor Register
 ***************************************************************************/
/* XPT_RAVE :: CX2_SC :: RESERVED_FOR_FW_0 [31:08] */
#define BCHP_XPT_RAVE_CX2_SC_RESERVED_FOR_FW_0_MASK                0xffffff00
#define BCHP_XPT_RAVE_CX2_SC_RESERVED_FOR_FW_0_SHIFT               8

/* XPT_RAVE :: CX2_SC :: SC_ENABLE [07:07] */
#define BCHP_XPT_RAVE_CX2_SC_SC_ENABLE_MASK                        0x00000080
#define BCHP_XPT_RAVE_CX2_SC_SC_ENABLE_SHIFT                       7

/* XPT_RAVE :: CX2_SC :: SC_PUSI_VALID [06:06] */
#define BCHP_XPT_RAVE_CX2_SC_SC_PUSI_VALID_MASK                    0x00000040
#define BCHP_XPT_RAVE_CX2_SC_SC_PUSI_VALID_SHIFT                   6

/* XPT_RAVE :: CX2_SC :: SC_PUSI [05:04] */
#define BCHP_XPT_RAVE_CX2_SC_SC_PUSI_MASK                          0x00000030
#define BCHP_XPT_RAVE_CX2_SC_SC_PUSI_SHIFT                         4

/* XPT_RAVE :: CX2_SC :: SC_OR_MODE [03:03] */
#define BCHP_XPT_RAVE_CX2_SC_SC_OR_MODE_MASK                       0x00000008
#define BCHP_XPT_RAVE_CX2_SC_SC_OR_MODE_SHIFT                      3

/* XPT_RAVE :: CX2_SC :: SC_ALL_VALID [02:02] */
#define BCHP_XPT_RAVE_CX2_SC_SC_ALL_VALID_MASK                     0x00000004
#define BCHP_XPT_RAVE_CX2_SC_SC_ALL_VALID_SHIFT                    2

/* XPT_RAVE :: CX2_SC :: SC_ALL [01:00] */
#define BCHP_XPT_RAVE_CX2_SC_SC_ALL_MASK                           0x00000003
#define BCHP_XPT_RAVE_CX2_SC_SC_ALL_SHIFT                          0

/***************************************************************************
 *CX2_AV_MISC_CONFIG5 - Context Miscellaneous Config 5 Register
 ***************************************************************************/
/* XPT_RAVE :: CX2_AV_MISC_CONFIG5 :: RESERVED_FOR_FW_1 [31:26] */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG5_RESERVED_FOR_FW_1_MASK   0xfc000000
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG5_RESERVED_FOR_FW_1_SHIFT  26

/* XPT_RAVE :: CX2_AV_MISC_CONFIG5 :: ITB_OVFL_INT_STATUS [25:25] */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG5_ITB_OVFL_INT_STATUS_MASK 0x02000000
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG5_ITB_OVFL_INT_STATUS_SHIFT 25

/* XPT_RAVE :: CX2_AV_MISC_CONFIG5 :: CDB_OVFL_INT_STATUS [24:24] */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG5_CDB_OVFL_INT_STATUS_MASK 0x01000000
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG5_CDB_OVFL_INT_STATUS_SHIFT 24

/* XPT_RAVE :: CX2_AV_MISC_CONFIG5 :: ASF_HEADER_LENGTH [23:16] */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG5_ASF_HEADER_LENGTH_MASK   0x00ff0000
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG5_ASF_HEADER_LENGTH_SHIFT  16

/* XPT_RAVE :: CX2_AV_MISC_CONFIG5 :: ASF_ENABLE [15:15] */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG5_ASF_ENABLE_MASK          0x00008000
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG5_ASF_ENABLE_SHIFT         15

/* XPT_RAVE :: CX2_AV_MISC_CONFIG5 :: ASF_AV_MODE [14:14] */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG5_ASF_AV_MODE_MASK         0x00004000
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG5_ASF_AV_MODE_SHIFT        14

/* XPT_RAVE :: CX2_AV_MISC_CONFIG5 :: RESERVED_FOR_FW_2 [13:09] */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG5_RESERVED_FOR_FW_2_MASK   0x00003e00
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG5_RESERVED_FOR_FW_2_SHIFT  9

/* XPT_RAVE :: CX2_AV_MISC_CONFIG5 :: VCT_PID_EN [08:08] */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG5_VCT_PID_EN_MASK          0x00000100
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG5_VCT_PID_EN_SHIFT         8

/* XPT_RAVE :: CX2_AV_MISC_CONFIG5 :: VCT_TABLE_ID [07:00] */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG5_VCT_TABLE_ID_MASK        0x000000ff
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG5_VCT_TABLE_ID_SHIFT       0

/***************************************************************************
 *CX2_RAVE_Reg_1 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX2_RAVE_Reg_1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX2_RAVE_Reg_1_reserved_for_eco0_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX2_RAVE_Reg_1_reserved_for_eco0_SHIFT       0

/***************************************************************************
 *CX2_RAVE_Reg_2 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX2_RAVE_Reg_2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX2_RAVE_Reg_2_reserved_for_eco0_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX2_RAVE_Reg_2_reserved_for_eco0_SHIFT       0

/***************************************************************************
 *CX2_RAVE_Reg_3 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX2_RAVE_Reg_3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX2_RAVE_Reg_3_reserved_for_eco0_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX2_RAVE_Reg_3_reserved_for_eco0_SHIFT       0

/***************************************************************************
 *CX2_ATSOFFSET_CONFIG - Config register for ATS OFFSET feature
 ***************************************************************************/
/* XPT_RAVE :: CX2_ATSOFFSET_CONFIG :: reserved_for_eco0 [31:16] */
#define BCHP_XPT_RAVE_CX2_ATSOFFSET_CONFIG_reserved_for_eco0_MASK  0xffff0000
#define BCHP_XPT_RAVE_CX2_ATSOFFSET_CONFIG_reserved_for_eco0_SHIFT 16

/* XPT_RAVE :: CX2_ATSOFFSET_CONFIG :: LOCAL_ATS_FORMAT [15:15] */
#define BCHP_XPT_RAVE_CX2_ATSOFFSET_CONFIG_LOCAL_ATS_FORMAT_MASK   0x00008000
#define BCHP_XPT_RAVE_CX2_ATSOFFSET_CONFIG_LOCAL_ATS_FORMAT_SHIFT  15

/* XPT_RAVE :: CX2_ATSOFFSET_CONFIG :: LOCAL_ATS_GEN_ENABLE [14:14] */
#define BCHP_XPT_RAVE_CX2_ATSOFFSET_CONFIG_LOCAL_ATS_GEN_ENABLE_MASK 0x00004000
#define BCHP_XPT_RAVE_CX2_ATSOFFSET_CONFIG_LOCAL_ATS_GEN_ENABLE_SHIFT 14

/* XPT_RAVE :: CX2_ATSOFFSET_CONFIG :: SW_ATSOFFSET_ENABLE [13:13] */
#define BCHP_XPT_RAVE_CX2_ATSOFFSET_CONFIG_SW_ATSOFFSET_ENABLE_MASK 0x00002000
#define BCHP_XPT_RAVE_CX2_ATSOFFSET_CONFIG_SW_ATSOFFSET_ENABLE_SHIFT 13

/* XPT_RAVE :: CX2_ATSOFFSET_CONFIG :: PCR_PID_CH_CHANGED [12:12] */
#define BCHP_XPT_RAVE_CX2_ATSOFFSET_CONFIG_PCR_PID_CH_CHANGED_MASK 0x00001000
#define BCHP_XPT_RAVE_CX2_ATSOFFSET_CONFIG_PCR_PID_CH_CHANGED_SHIFT 12

/* XPT_RAVE :: CX2_ATSOFFSET_CONFIG :: ATSOFFSET_ENABLE [11:11] */
#define BCHP_XPT_RAVE_CX2_ATSOFFSET_CONFIG_ATSOFFSET_ENABLE_MASK   0x00000800
#define BCHP_XPT_RAVE_CX2_ATSOFFSET_CONFIG_ATSOFFSET_ENABLE_SHIFT  11

/* XPT_RAVE :: CX2_ATSOFFSET_CONFIG :: PCR_PID_CH [10:00] */
#define BCHP_XPT_RAVE_CX2_ATSOFFSET_CONFIG_PCR_PID_CH_MASK         0x000007ff
#define BCHP_XPT_RAVE_CX2_ATSOFFSET_CONFIG_PCR_PID_CH_SHIFT        0

/***************************************************************************
 *CX2_ATSOFFSET_OFFSET_MAGNITUDE - 32 bit magnitude of the 33 bit signed ATS offset
 ***************************************************************************/
/* XPT_RAVE :: CX2_ATSOFFSET_OFFSET_MAGNITUDE :: ATS_OFFSET_MAGNITUDE [31:00] */
#define BCHP_XPT_RAVE_CX2_ATSOFFSET_OFFSET_MAGNITUDE_ATS_OFFSET_MAGNITUDE_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX2_ATSOFFSET_OFFSET_MAGNITUDE_ATS_OFFSET_MAGNITUDE_SHIFT 0

/***************************************************************************
 *CX2_ATSOFFSET_OFFSET_SIGN_BIT - Sign bit of the 33 bit signed ATS offset
 ***************************************************************************/
/* XPT_RAVE :: CX2_ATSOFFSET_OFFSET_SIGN_BIT :: reserved_for_eco0 [31:01] */
#define BCHP_XPT_RAVE_CX2_ATSOFFSET_OFFSET_SIGN_BIT_reserved_for_eco0_MASK 0xfffffffe
#define BCHP_XPT_RAVE_CX2_ATSOFFSET_OFFSET_SIGN_BIT_reserved_for_eco0_SHIFT 1

/* XPT_RAVE :: CX2_ATSOFFSET_OFFSET_SIGN_BIT :: ATS_OFSET_SIGN [00:00] */
#define BCHP_XPT_RAVE_CX2_ATSOFFSET_OFFSET_SIGN_BIT_ATS_OFSET_SIGN_MASK 0x00000001
#define BCHP_XPT_RAVE_CX2_ATSOFFSET_OFFSET_SIGN_BIT_ATS_OFSET_SIGN_SHIFT 0

/***************************************************************************
 *CX2_ATSOFFSET_PCR - PCR value of the last PCR packet
 ***************************************************************************/
/* XPT_RAVE :: CX2_ATSOFFSET_PCR :: PCR [31:00] */
#define BCHP_XPT_RAVE_CX2_ATSOFFSET_PCR_PCR_MASK                   0xffffffff
#define BCHP_XPT_RAVE_CX2_ATSOFFSET_PCR_PCR_SHIFT                  0

/***************************************************************************
 *CX2_ATSOFFSET_ATS - ATS of the last packet carrying PCR
 ***************************************************************************/
/* XPT_RAVE :: CX2_ATSOFFSET_ATS :: ATS [31:00] */
#define BCHP_XPT_RAVE_CX2_ATSOFFSET_ATS_ATS_MASK                   0xffffffff
#define BCHP_XPT_RAVE_CX2_ATSOFFSET_ATS_ATS_SHIFT                  0

/***************************************************************************
 *CX2_ATSOFFSET_ADJ_ATS - Adjusted ATS of the last packet
 ***************************************************************************/
/* XPT_RAVE :: CX2_ATSOFFSET_ADJ_ATS :: ADJ_ATS [31:00] */
#define BCHP_XPT_RAVE_CX2_ATSOFFSET_ADJ_ATS_ADJ_ATS_MASK           0xffffffff
#define BCHP_XPT_RAVE_CX2_ATSOFFSET_ADJ_ATS_ADJ_ATS_SHIFT          0

/***************************************************************************
 *CX2_ATSOFFSET_NEXT_PKT_ATS - ATS to be used for next packet in Local Timestamp generation mode
 ***************************************************************************/
/* XPT_RAVE :: CX2_ATSOFFSET_NEXT_PKT_ATS :: NEXT_PKT_ATS [31:00] */
#define BCHP_XPT_RAVE_CX2_ATSOFFSET_NEXT_PKT_ATS_NEXT_PKT_ATS_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX2_ATSOFFSET_NEXT_PKT_ATS_NEXT_PKT_ATS_SHIFT 0

/***************************************************************************
 *CX2_ATSOFFSET_PKT2PKT_ATS_DELTA - ATS delta to be used in Local Timestamp generation mode
 ***************************************************************************/
/* XPT_RAVE :: CX2_ATSOFFSET_PKT2PKT_ATS_DELTA :: PKT2PKT_DELTA [31:00] */
#define BCHP_XPT_RAVE_CX2_ATSOFFSET_PKT2PKT_ATS_DELTA_PKT2PKT_DELTA_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX2_ATSOFFSET_PKT2PKT_ATS_DELTA_PKT2PKT_DELTA_SHIFT 0

/***************************************************************************
 *CX2_RAVE_Reg_4 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX2_RAVE_Reg_4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX2_RAVE_Reg_4_reserved_for_eco0_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX2_RAVE_Reg_4_reserved_for_eco0_SHIFT       0

/***************************************************************************
 *CX2_RAVE_Reg_5 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX2_RAVE_Reg_5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX2_RAVE_Reg_5_reserved_for_eco0_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX2_RAVE_Reg_5_reserved_for_eco0_SHIFT       0

/***************************************************************************
 *CX3_AV_CDB_WRITE_PTR - Context CDB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX3_AV_CDB_WRITE_PTR :: CDB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX3_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_MASK      0xffffffff
#define BCHP_XPT_RAVE_CX3_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_SHIFT     0

/***************************************************************************
 *CX3_AV_CDB_READ_PTR - Context CDB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX3_AV_CDB_READ_PTR :: CDB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX3_AV_CDB_READ_PTR_CDB_READ_PTR_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX3_AV_CDB_READ_PTR_CDB_READ_PTR_SHIFT       0

/***************************************************************************
 *CX3_AV_CDB_BASE_PTR - Context CDB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX3_AV_CDB_BASE_PTR :: CDB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX3_AV_CDB_BASE_PTR_CDB_BASE_PTR_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX3_AV_CDB_BASE_PTR_CDB_BASE_PTR_SHIFT       0

/***************************************************************************
 *CX3_AV_CDB_END_PTR - Context CDB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX3_AV_CDB_END_PTR :: CDB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX3_AV_CDB_END_PTR_CDB_END_PTR_MASK          0xffffffff
#define BCHP_XPT_RAVE_CX3_AV_CDB_END_PTR_CDB_END_PTR_SHIFT         0

/***************************************************************************
 *CX3_AV_CDB_VALID_PTR - Context CDB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX3_AV_CDB_VALID_PTR :: CDB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX3_AV_CDB_VALID_PTR_CDB_VALID_PTR_MASK      0xffffffff
#define BCHP_XPT_RAVE_CX3_AV_CDB_VALID_PTR_CDB_VALID_PTR_SHIFT     0

/***************************************************************************
 *CX3_AV_CDB_WRAPAROUND_PTR - Context CDB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX3_AV_CDB_WRAPAROUND_PTR :: CDB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX3_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX3_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX3_AV_CDB_THRESHOLD_LEVEL - Context CDB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX3_AV_CDB_THRESHOLD_LEVEL :: CDB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX3_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX3_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX3_AV_CDB_THRESHOLD_LEVEL :: CDB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX3_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX3_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX3_AV_CDB_DEPTH - Context CDB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX3_AV_CDB_DEPTH :: CDB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX3_AV_CDB_DEPTH_CDB_WRAPAROUND_MASK         0x80000000
#define BCHP_XPT_RAVE_CX3_AV_CDB_DEPTH_CDB_WRAPAROUND_SHIFT        31

/* XPT_RAVE :: CX3_AV_CDB_DEPTH :: CDB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX3_AV_CDB_DEPTH_CDB_OVERFLOW_MASK           0x40000000
#define BCHP_XPT_RAVE_CX3_AV_CDB_DEPTH_CDB_OVERFLOW_SHIFT          30

/* XPT_RAVE :: CX3_AV_CDB_DEPTH :: CDB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX3_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_MASK    0x30000000
#define BCHP_XPT_RAVE_CX3_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_SHIFT   28

/* XPT_RAVE :: CX3_AV_CDB_DEPTH :: CDB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX3_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_MASK       0x0fffffff
#define BCHP_XPT_RAVE_CX3_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_SHIFT      0

/***************************************************************************
 *CX3_AV_THRESHOLDS - Context Thresholds
 ***************************************************************************/
/* XPT_RAVE :: CX3_AV_THRESHOLDS :: CONTEXT_OVERFLOW_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX3_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX3_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX3_AV_THRESHOLDS :: CONTEXT_WRAPAROUND_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX3_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX3_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX3_AV_ITB_WRITE_PTR - Context ITB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX3_AV_ITB_WRITE_PTR :: ITB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX3_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_MASK      0xffffffff
#define BCHP_XPT_RAVE_CX3_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_SHIFT     0

/***************************************************************************
 *CX3_AV_ITB_READ_PTR - Context ITB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX3_AV_ITB_READ_PTR :: ITB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX3_AV_ITB_READ_PTR_ITB_READ_PTR_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX3_AV_ITB_READ_PTR_ITB_READ_PTR_SHIFT       0

/***************************************************************************
 *CX3_AV_ITB_BASE_PTR - Context ITB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX3_AV_ITB_BASE_PTR :: ITB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX3_AV_ITB_BASE_PTR_ITB_BASE_PTR_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX3_AV_ITB_BASE_PTR_ITB_BASE_PTR_SHIFT       0

/***************************************************************************
 *CX3_AV_ITB_END_PTR - Context ITB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX3_AV_ITB_END_PTR :: ITB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX3_AV_ITB_END_PTR_ITB_END_PTR_MASK          0xffffffff
#define BCHP_XPT_RAVE_CX3_AV_ITB_END_PTR_ITB_END_PTR_SHIFT         0

/***************************************************************************
 *CX3_AV_ITB_VALID_PTR - Context ITB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX3_AV_ITB_VALID_PTR :: ITB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX3_AV_ITB_VALID_PTR_ITB_VALID_PTR_MASK      0xffffffff
#define BCHP_XPT_RAVE_CX3_AV_ITB_VALID_PTR_ITB_VALID_PTR_SHIFT     0

/***************************************************************************
 *CX3_AV_ITB_WRAPAROUND_PTR - Context ITB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX3_AV_ITB_WRAPAROUND_PTR :: ITB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX3_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX3_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX3_AV_ITB_THRESHOLD_LEVEL - Context ITB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX3_AV_ITB_THRESHOLD_LEVEL :: ITB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX3_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX3_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX3_AV_ITB_THRESHOLD_LEVEL :: ITB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX3_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX3_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX3_AV_ITB_DEPTH - Context ITB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX3_AV_ITB_DEPTH :: ITB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX3_AV_ITB_DEPTH_ITB_WRAPAROUND_MASK         0x80000000
#define BCHP_XPT_RAVE_CX3_AV_ITB_DEPTH_ITB_WRAPAROUND_SHIFT        31

/* XPT_RAVE :: CX3_AV_ITB_DEPTH :: ITB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX3_AV_ITB_DEPTH_ITB_OVERFLOW_MASK           0x40000000
#define BCHP_XPT_RAVE_CX3_AV_ITB_DEPTH_ITB_OVERFLOW_SHIFT          30

/* XPT_RAVE :: CX3_AV_ITB_DEPTH :: ITB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX3_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_MASK    0x30000000
#define BCHP_XPT_RAVE_CX3_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_SHIFT   28

/* XPT_RAVE :: CX3_AV_ITB_DEPTH :: ITB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX3_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_MASK       0x0fffffff
#define BCHP_XPT_RAVE_CX3_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_SHIFT      0

/***************************************************************************
 *CX3_REC_MISC_CONFIG - Miscellaneous Config
 ***************************************************************************/
/* XPT_RAVE :: CX3_REC_MISC_CONFIG :: reserved_for_eco0 [31:18] */
#define BCHP_XPT_RAVE_CX3_REC_MISC_CONFIG_reserved_for_eco0_MASK   0xfffc0000
#define BCHP_XPT_RAVE_CX3_REC_MISC_CONFIG_reserved_for_eco0_SHIFT  18

/* XPT_RAVE :: CX3_REC_MISC_CONFIG :: EMM_EN [17:17] */
#define BCHP_XPT_RAVE_CX3_REC_MISC_CONFIG_EMM_EN_MASK              0x00020000
#define BCHP_XPT_RAVE_CX3_REC_MISC_CONFIG_EMM_EN_SHIFT             17

/* XPT_RAVE :: CX3_REC_MISC_CONFIG :: IGNORE_CLEAR_SC_EVENT [16:16] */
#define BCHP_XPT_RAVE_CX3_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_MASK 0x00010000
#define BCHP_XPT_RAVE_CX3_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_SHIFT 16

/* XPT_RAVE :: CX3_REC_MISC_CONFIG :: SC_DETECT_FOR_ALL [15:15] */
#define BCHP_XPT_RAVE_CX3_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_MASK   0x00008000
#define BCHP_XPT_RAVE_CX3_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_SHIFT  15

/* XPT_RAVE :: CX3_REC_MISC_CONFIG :: REC_AVN [14:14] */
#define BCHP_XPT_RAVE_CX3_REC_MISC_CONFIG_REC_AVN_MASK             0x00004000
#define BCHP_XPT_RAVE_CX3_REC_MISC_CONFIG_REC_AVN_SHIFT            14

/* XPT_RAVE :: CX3_REC_MISC_CONFIG :: TPIT_ENABLE [13:13] */
#define BCHP_XPT_RAVE_CX3_REC_MISC_CONFIG_TPIT_ENABLE_MASK         0x00002000
#define BCHP_XPT_RAVE_CX3_REC_MISC_CONFIG_TPIT_ENABLE_SHIFT        13

/* XPT_RAVE :: CX3_REC_MISC_CONFIG :: TPIT_CHANNEL [12:08] */
#define BCHP_XPT_RAVE_CX3_REC_MISC_CONFIG_TPIT_CHANNEL_MASK        0x00001f00
#define BCHP_XPT_RAVE_CX3_REC_MISC_CONFIG_TPIT_CHANNEL_SHIFT       8

/* XPT_RAVE :: CX3_REC_MISC_CONFIG :: reserved_for_eco1 [07:02] */
#define BCHP_XPT_RAVE_CX3_REC_MISC_CONFIG_reserved_for_eco1_MASK   0x000000fc
#define BCHP_XPT_RAVE_CX3_REC_MISC_CONFIG_reserved_for_eco1_SHIFT  2

/* XPT_RAVE :: CX3_REC_MISC_CONFIG :: SCD_MAP_MODE [01:00] */
#define BCHP_XPT_RAVE_CX3_REC_MISC_CONFIG_SCD_MAP_MODE_MASK        0x00000003
#define BCHP_XPT_RAVE_CX3_REC_MISC_CONFIG_SCD_MAP_MODE_SHIFT       0

/***************************************************************************
 *CX3_REC_SCD_PIDS_A - Context SCD map PIDS A
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX3_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX3_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_A [30:30] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_MASK 0x40000000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_SHIFT 30

/* XPT_RAVE :: CX3_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: SCD_NUMA [29:24] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_NUMA_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_NUMA_SHIFT 24

/* XPT_RAVE :: CX3_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX3_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: PID_CHA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_PID_CHA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_PID_CHA_VALID_SHIFT 15

/* XPT_RAVE :: CX3_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX3_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: SCD_PID_CHA [12:00] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PID_CHA_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PID_CHA_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX3_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX3_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_A [30:30] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_MASK 0x40000000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_SHIFT 30

/* XPT_RAVE :: CX3_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: SCD_NUMA [29:24] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_NUMA_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_NUMA_SHIFT 24

/* XPT_RAVE :: CX3_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX3_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: PIDA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_PIDA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_PIDA_VALID_SHIFT 15

/* XPT_RAVE :: CX3_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX3_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: SCD_PIDA [12:00] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PIDA_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PIDA_SHIFT 0

/***************************************************************************
 *CX3_REC_SCD_PIDS_B - Context SCD map PIDS B
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX3_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX3_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_B [30:30] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_MASK 0x40000000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_SHIFT 30

/* XPT_RAVE :: CX3_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: SCD_NUMB [29:24] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_NUMB_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_NUMB_SHIFT 24

/* XPT_RAVE :: CX3_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX3_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: PID_CHB_VALID [15:15] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_PID_CHB_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_PID_CHB_VALID_SHIFT 15

/* XPT_RAVE :: CX3_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX3_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: SCD_PID_CHB [12:00] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PID_CHB_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PID_CHB_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX3_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX3_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_B [30:30] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_B_MASK 0x40000000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_B_SHIFT 30

/* XPT_RAVE :: CX3_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: SCD_NUMB [29:24] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_NUMB_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_NUMB_SHIFT 24

/* XPT_RAVE :: CX3_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX3_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: PIDB_VALID [15:15] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_PIDB_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_PIDB_VALID_SHIFT 15

/* XPT_RAVE :: CX3_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX3_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: SCD_PIDB [12:00] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PIDB_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PIDB_SHIFT 0

/***************************************************************************
 *CX3_REC_SCD_PIDS_C - Context SCD map PIDS C
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX3_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX3_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_C [30:30] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_MASK 0x40000000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_SHIFT 30

/* XPT_RAVE :: CX3_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: SCD_NUMC [29:24] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_NUMC_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_NUMC_SHIFT 24

/* XPT_RAVE :: CX3_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX3_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: PID_CHC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_PID_CHC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_PID_CHC_VALID_SHIFT 15

/* XPT_RAVE :: CX3_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX3_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: SCD_PID_CHC [12:00] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PID_CHC_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PID_CHC_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX3_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX3_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_C [30:30] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_MASK 0x40000000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_SHIFT 30

/* XPT_RAVE :: CX3_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: SCD_NUMC [29:24] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_NUMC_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_NUMC_SHIFT 24

/* XPT_RAVE :: CX3_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX3_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: PIDC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_PIDC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_PIDC_VALID_SHIFT 15

/* XPT_RAVE :: CX3_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX3_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: SCD_PIDC [12:00] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PIDC_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PIDC_SHIFT 0

/***************************************************************************
 *CX3_REC_SCD_PIDS_D - Context SCD map PIDS D
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX3_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX3_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_D [30:30] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_MASK 0x40000000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_SHIFT 30

/* XPT_RAVE :: CX3_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: SCD_NUMD [29:24] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_NUMD_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_NUMD_SHIFT 24

/* XPT_RAVE :: CX3_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX3_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: PID_CHD_VALID [15:15] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_PID_CHD_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_PID_CHD_VALID_SHIFT 15

/* XPT_RAVE :: CX3_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX3_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: SCD_PID_CHD [12:00] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PID_CHD_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PID_CHD_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX3_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX3_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_D [30:30] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_D_MASK 0x40000000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_D_SHIFT 30

/* XPT_RAVE :: CX3_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: SCD_NUMD [29:24] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_NUMD_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_NUMD_SHIFT 24

/* XPT_RAVE :: CX3_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX3_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: PIDD_VALID [15:15] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_PIDD_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_PIDD_VALID_SHIFT 15

/* XPT_RAVE :: CX3_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX3_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: SCD_PIDD [12:00] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PIDD_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PIDD_SHIFT 0

/***************************************************************************
 *CX3_REC_SCD_PIDS_E - Context SCD map PIDS E
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX3_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX3_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_E [30:30] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_MASK 0x40000000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_SHIFT 30

/* XPT_RAVE :: CX3_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: SCD_NUME [29:24] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_NUME_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_NUME_SHIFT 24

/* XPT_RAVE :: CX3_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX3_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: PID_CHE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_PID_CHE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_PID_CHE_VALID_SHIFT 15

/* XPT_RAVE :: CX3_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX3_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: SCD_PID_CHE [12:00] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PID_CHE_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PID_CHE_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX3_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX3_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_E [30:30] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_MASK 0x40000000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_SHIFT 30

/* XPT_RAVE :: CX3_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: SCD_NUME [29:24] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_NUME_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_NUME_SHIFT 24

/* XPT_RAVE :: CX3_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX3_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: PIDE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_PIDE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_PIDE_VALID_SHIFT 15

/* XPT_RAVE :: CX3_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX3_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: SCD_PIDE [12:00] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PIDE_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PIDE_SHIFT 0

/***************************************************************************
 *CX3_REC_SCD_PIDS_F - Context SCD map PIDS F
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX3_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX3_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_F [30:30] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_MASK 0x40000000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_SHIFT 30

/* XPT_RAVE :: CX3_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: SCD_NUMF [29:24] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_NUMF_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_NUMF_SHIFT 24

/* XPT_RAVE :: CX3_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX3_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: PID_CHF_VALID [15:15] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_PID_CHF_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_PID_CHF_VALID_SHIFT 15

/* XPT_RAVE :: CX3_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX3_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: SCD_PID_CHF [12:00] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PID_CHF_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PID_CHF_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX3_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX3_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_F [30:30] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_F_MASK 0x40000000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_F_SHIFT 30

/* XPT_RAVE :: CX3_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: SCD_NUMF [29:24] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_NUMF_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_NUMF_SHIFT 24

/* XPT_RAVE :: CX3_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX3_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: PIDF_VALID [15:15] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_PIDF_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_PIDF_VALID_SHIFT 15

/* XPT_RAVE :: CX3_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX3_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: SCD_PIDF [12:00] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PIDF_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PIDF_SHIFT 0

/***************************************************************************
 *CX3_REC_SCD_PIDS_G - Context SCD map PIDS G
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX3_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX3_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_G [30:30] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_MASK 0x40000000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_SHIFT 30

/* XPT_RAVE :: CX3_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: SCD_NUMG [29:24] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_NUMG_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_NUMG_SHIFT 24

/* XPT_RAVE :: CX3_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX3_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: PID_CHG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_PID_CHG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_PID_CHG_VALID_SHIFT 15

/* XPT_RAVE :: CX3_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX3_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: SCD_PID_CHG [12:00] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PID_CHG_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PID_CHG_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX3_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX3_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_G [30:30] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_MASK 0x40000000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_SHIFT 30

/* XPT_RAVE :: CX3_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: SCD_NUMG [29:24] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_NUMG_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_NUMG_SHIFT 24

/* XPT_RAVE :: CX3_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX3_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: PIDG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_PIDG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_PIDG_VALID_SHIFT 15

/* XPT_RAVE :: CX3_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX3_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: SCD_PIDG [12:00] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PIDG_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PIDG_SHIFT 0

/***************************************************************************
 *CX3_REC_SCD_PIDS_H - Context SCD map PIDS H
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX3_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX3_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_H [30:30] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_MASK 0x40000000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_SHIFT 30

/* XPT_RAVE :: CX3_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: SCD_NUMH [29:24] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_NUMH_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_NUMH_SHIFT 24

/* XPT_RAVE :: CX3_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX3_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: PID_CHH_VALID [15:15] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_PID_CHH_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_PID_CHH_VALID_SHIFT 15

/* XPT_RAVE :: CX3_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX3_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: SCD_PID_CHH [12:00] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PID_CHH_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PID_CHH_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX3_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX3_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_H [30:30] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_H_MASK 0x40000000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_H_SHIFT 30

/* XPT_RAVE :: CX3_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: SCD_NUMH [29:24] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_NUMH_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_NUMH_SHIFT 24

/* XPT_RAVE :: CX3_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX3_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: PIDH_VALID [15:15] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_PIDH_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_PIDH_VALID_SHIFT 15

/* XPT_RAVE :: CX3_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX3_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: SCD_PIDH [12:00] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PIDH_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PIDH_SHIFT 0

/***************************************************************************
 *CX3_AV_MISC_CONFIG1 - Context Miscellaneous Config 1 Register
 ***************************************************************************/
/* XPT_RAVE :: CX3_AV_MISC_CONFIG1 :: BAND_HOLD_EN [31:31] */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG1_BAND_HOLD_EN_MASK        0x80000000
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG1_BAND_HOLD_EN_SHIFT       31

/* XPT_RAVE :: CX3_AV_MISC_CONFIG1 :: EMU_PREV_BYTE_REMOVE [30:30] */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_MASK 0x40000000
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_SHIFT 30

/* XPT_RAVE :: CX3_AV_MISC_CONFIG1 :: SHIFT_PTS [29:29] */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG1_SHIFT_PTS_MASK           0x20000000
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG1_SHIFT_PTS_SHIFT          29

/* XPT_RAVE :: CX3_AV_MISC_CONFIG1 :: CONVERT_PTS [28:28] */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG1_CONVERT_PTS_MASK         0x10000000
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG1_CONVERT_PTS_SHIFT        28

/* XPT_RAVE :: CX3_AV_MISC_CONFIG1 :: PES_SYNC_MODE [27:26] */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG1_PES_SYNC_MODE_MASK       0x0c000000
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG1_PES_SYNC_MODE_SHIFT      26

/* XPT_RAVE :: CX3_AV_MISC_CONFIG1 :: PES_TYPE_MODE [25:24] */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG1_PES_TYPE_MODE_MASK       0x03000000
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG1_PES_TYPE_MODE_SHIFT      24

/* XPT_RAVE :: CX3_AV_MISC_CONFIG1 :: EMU_PREV_MODE [23:23] */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG1_EMU_PREV_MODE_MASK       0x00800000
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG1_EMU_PREV_MODE_SHIFT      23

/* XPT_RAVE :: CX3_AV_MISC_CONFIG1 :: OUTPUT_FORMAT [22:21] */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG1_OUTPUT_FORMAT_MASK       0x00600000
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG1_OUTPUT_FORMAT_SHIFT      21

/* XPT_RAVE :: CX3_AV_MISC_CONFIG1 :: CONTEXT_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG1_CONTEXT_ENABLE_MASK      0x00100000
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG1_CONTEXT_ENABLE_SHIFT     20

/* XPT_RAVE :: CX3_AV_MISC_CONFIG1 :: INPUT_ES_FORMAT [19:16] */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG1_INPUT_ES_FORMAT_MASK     0x000f0000
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG1_INPUT_ES_FORMAT_SHIFT    16

/* XPT_RAVE :: CX3_AV_MISC_CONFIG1 :: STREAM_ID_HI [15:08] */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG1_STREAM_ID_HI_MASK        0x0000ff00
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG1_STREAM_ID_HI_SHIFT       8

/* XPT_RAVE :: CX3_AV_MISC_CONFIG1 :: STREAM_ID_LO [07:00] */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG1_STREAM_ID_LO_MASK        0x000000ff
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG1_STREAM_ID_LO_SHIFT       0

/***************************************************************************
 *CX3_AV_MISC_CONFIG2 - Context Miscellaneous Config 2 Register
 ***************************************************************************/
/* XPT_RAVE :: CX3_AV_MISC_CONFIG2 :: DISABLE_BEFORE_PES [31:31] */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_MASK  0x80000000
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_SHIFT 31

/* XPT_RAVE :: CX3_AV_MISC_CONFIG2 :: reserved_for_eco0 [30:22] */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG2_reserved_for_eco0_MASK   0x7fc00000
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG2_reserved_for_eco0_SHIFT  22

/* XPT_RAVE :: CX3_AV_MISC_CONFIG2 :: ITB_ENDIAN_CTRL [21:21] */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_MASK     0x00200000
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_SHIFT    21

/* XPT_RAVE :: CX3_AV_MISC_CONFIG2 :: CDB_ENDIAN_CTRL [20:20] */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_MASK     0x00100000
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_SHIFT    20

/* XPT_RAVE :: CX3_AV_MISC_CONFIG2 :: reserved_for_eco1 [19:12] */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG2_reserved_for_eco1_MASK   0x000ff000
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG2_reserved_for_eco1_SHIFT  12

/* XPT_RAVE :: CX3_AV_MISC_CONFIG2 :: IP_MODE_EN [11:11] */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG2_IP_MODE_EN_MASK          0x00000800
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG2_IP_MODE_EN_SHIFT         11

/* XPT_RAVE :: CX3_AV_MISC_CONFIG2 :: CONTEXT_DMEM_BASE [10:00] */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_MASK   0x000007ff
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_SHIFT  0

/***************************************************************************
 *CX3_AV_MISC_CONFIG3 - Context Miscellaneous Config 3 Register
 ***************************************************************************/
/* XPT_RAVE :: CX3_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_HI [31:24] */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_MASK  0xff000000
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_SHIFT 24

/* XPT_RAVE :: CX3_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_LO [23:16] */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_MASK  0x00ff0000
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_SHIFT 16

/* XPT_RAVE :: CX3_AV_MISC_CONFIG3 :: PCR_RTS_EN [15:15] */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG3_PCR_RTS_EN_MASK          0x00008000
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG3_PCR_RTS_EN_SHIFT         15

/* XPT_RAVE :: CX3_AV_MISC_CONFIG3 :: DISABLE_PRV_HDR_DMEM [14:14] */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_MASK 0x00004000
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_SHIFT 14

/* XPT_RAVE :: CX3_AV_MISC_CONFIG3 :: ENABLE_BPP_SEARCH [13:13] */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_MASK   0x00002000
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_SHIFT  13

/* XPT_RAVE :: CX3_AV_MISC_CONFIG3 :: CHK_PACK_HDR_IN_AF [12:12] */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_MASK  0x00001000
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_SHIFT 12

/* XPT_RAVE :: CX3_AV_MISC_CONFIG3 :: CP_PERM_CHANGE_DETECT [11:11] */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_MASK 0x00000800
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_SHIFT 11

/* XPT_RAVE :: CX3_AV_MISC_CONFIG3 :: PES_EXT_SEARCH_MODE [10:09] */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_MASK 0x00000600
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_SHIFT 9

/* XPT_RAVE :: CX3_AV_MISC_CONFIG3 :: CDB_ITB_DEPTH_MODE [08:08] */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_MASK  0x00000100
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_SHIFT 8

/* XPT_RAVE :: CX3_AV_MISC_CONFIG3 :: DISABLE_PKT_ERRORS [07:07] */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_MASK  0x00000080
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_SHIFT 7

/* XPT_RAVE :: CX3_AV_MISC_CONFIG3 :: DISABLE_CC_CHECK [06:06] */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG3_DISABLE_CC_CHECK_MASK    0x00000040
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG3_DISABLE_CC_CHECK_SHIFT   6

/* XPT_RAVE :: CX3_AV_MISC_CONFIG3 :: MAX_COMPARE_PATTERNS [05:00] */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_MASK 0x0000003f
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_SHIFT 0

/***************************************************************************
 *CX3_AV_INTERRUPT_ENABLES - Context Interrupt Enables
 ***************************************************************************/
/* XPT_RAVE :: CX3_AV_INTERRUPT_ENABLES :: reserved0 [31:12] */
#define BCHP_XPT_RAVE_CX3_AV_INTERRUPT_ENABLES_reserved0_MASK      0xfffff000
#define BCHP_XPT_RAVE_CX3_AV_INTERRUPT_ENABLES_reserved0_SHIFT     12

/* XPT_RAVE :: CX3_AV_INTERRUPT_ENABLES :: ITB_UPPER_THRESH_INT_EN [11:11] */
#define BCHP_XPT_RAVE_CX3_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_MASK 0x00000800
#define BCHP_XPT_RAVE_CX3_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_SHIFT 11

/* XPT_RAVE :: CX3_AV_INTERRUPT_ENABLES :: ITB_LOWER_THRESH_INT_EN [10:10] */
#define BCHP_XPT_RAVE_CX3_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_MASK 0x00000400
#define BCHP_XPT_RAVE_CX3_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_SHIFT 10

/* XPT_RAVE :: CX3_AV_INTERRUPT_ENABLES :: CDB_UPPER_THRESH_INT_EN [09:09] */
#define BCHP_XPT_RAVE_CX3_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_MASK 0x00000200
#define BCHP_XPT_RAVE_CX3_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_SHIFT 9

/* XPT_RAVE :: CX3_AV_INTERRUPT_ENABLES :: CDB_LOWER_THRESH_INT_EN [08:08] */
#define BCHP_XPT_RAVE_CX3_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_MASK 0x00000100
#define BCHP_XPT_RAVE_CX3_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_SHIFT 8

/* XPT_RAVE :: CX3_AV_INTERRUPT_ENABLES :: LAST_CMD_INT_EN [07:07] */
#define BCHP_XPT_RAVE_CX3_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_MASK 0x00000080
#define BCHP_XPT_RAVE_CX3_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_SHIFT 7

/* XPT_RAVE :: CX3_AV_INTERRUPT_ENABLES :: SPLICE_INT_EN [06:06] */
#define BCHP_XPT_RAVE_CX3_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_MASK  0x00000040
#define BCHP_XPT_RAVE_CX3_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_SHIFT 6

/* XPT_RAVE :: CX3_AV_INTERRUPT_ENABLES :: ITB_OVERFLOW_INT_EN [05:05] */
#define BCHP_XPT_RAVE_CX3_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_MASK 0x00000020
#define BCHP_XPT_RAVE_CX3_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_SHIFT 5

/* XPT_RAVE :: CX3_AV_INTERRUPT_ENABLES :: CDB_OVERFLOW_INT_EN [04:04] */
#define BCHP_XPT_RAVE_CX3_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_MASK 0x00000010
#define BCHP_XPT_RAVE_CX3_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_SHIFT 4

/* XPT_RAVE :: CX3_AV_INTERRUPT_ENABLES :: CC_ERROR_INT_EN [03:03] */
#define BCHP_XPT_RAVE_CX3_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_MASK 0x00000008
#define BCHP_XPT_RAVE_CX3_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_SHIFT 3

/* XPT_RAVE :: CX3_AV_INTERRUPT_ENABLES :: TEI_ERROR_INT_EN [02:02] */
#define BCHP_XPT_RAVE_CX3_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_MASK 0x00000004
#define BCHP_XPT_RAVE_CX3_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_SHIFT 2

/* XPT_RAVE :: CX3_AV_INTERRUPT_ENABLES :: PUSI_ERROR_INT_EN [01:01] */
#define BCHP_XPT_RAVE_CX3_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_MASK 0x00000002
#define BCHP_XPT_RAVE_CX3_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_SHIFT 1

/* XPT_RAVE :: CX3_AV_INTERRUPT_ENABLES :: EMU_ERROR_INT_EN [00:00] */
#define BCHP_XPT_RAVE_CX3_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_MASK 0x00000001
#define BCHP_XPT_RAVE_CX3_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_SHIFT 0

/***************************************************************************
 *CX3_AV_COMP1_CONTROL - Context Comparator 1 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX3_AV_COMP1_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX3_AV_COMP1_CONTROL_reserved_for_eco0_MASK  0xf8000000
#define BCHP_XPT_RAVE_CX3_AV_COMP1_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX3_AV_COMP1_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX3_AV_COMP1_CONTROL_ALIGNMENT_EN_MASK       0x04000000
#define BCHP_XPT_RAVE_CX3_AV_COMP1_CONTROL_ALIGNMENT_EN_SHIFT      26

/* XPT_RAVE :: CX3_AV_COMP1_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX3_AV_COMP1_CONTROL_COMPARE_ES_DATA_MASK    0x02000000
#define BCHP_XPT_RAVE_CX3_AV_COMP1_CONTROL_COMPARE_ES_DATA_SHIFT   25

/* XPT_RAVE :: CX3_AV_COMP1_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX3_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX3_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX3_AV_COMP1_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX3_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX3_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX3_AV_COMP1_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX3_AV_COMP1_CONTROL_COMPARE_ALL_DATA_MASK   0x00400000
#define BCHP_XPT_RAVE_CX3_AV_COMP1_CONTROL_COMPARE_ALL_DATA_SHIFT  22

/* XPT_RAVE :: CX3_AV_COMP1_CONTROL :: CASCADE_ENABLE [21:21] */
#define BCHP_XPT_RAVE_CX3_AV_COMP1_CONTROL_CASCADE_ENABLE_MASK     0x00200000
#define BCHP_XPT_RAVE_CX3_AV_COMP1_CONTROL_CASCADE_ENABLE_SHIFT    21

/* XPT_RAVE :: CX3_AV_COMP1_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX3_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_MASK  0x00100000
#define BCHP_XPT_RAVE_CX3_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX3_AV_COMP1_CONTROL :: NUM_COMPARE_BYTES [19:17] */
#define BCHP_XPT_RAVE_CX3_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_MASK  0x000e0000
#define BCHP_XPT_RAVE_CX3_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX3_AV_COMP1_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX3_AV_COMP1_CONTROL_REPEAT_BYTE_MASK        0x0001e000
#define BCHP_XPT_RAVE_CX3_AV_COMP1_CONTROL_REPEAT_BYTE_SHIFT       13

/* XPT_RAVE :: CX3_AV_COMP1_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX3_AV_COMP1_CONTROL_COMP_ENABLE_MASK        0x00001000
#define BCHP_XPT_RAVE_CX3_AV_COMP1_CONTROL_COMP_ENABLE_SHIFT       12

/* XPT_RAVE :: CX3_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX3_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX3_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX3_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX3_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX3_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX3_AV_COMP1_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX3_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX3_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX3_AV_COMP1_COMPARE_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX3_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX3_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX3_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX3_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX3_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX3_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX3_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX3_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX3_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX3_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX3_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX3_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX3_AV_COMP1_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX3_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX3_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_MASK  0xff000000
#define BCHP_XPT_RAVE_CX3_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX3_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX3_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_MASK  0x00ff0000
#define BCHP_XPT_RAVE_CX3_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX3_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX3_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_MASK  0x0000ff00
#define BCHP_XPT_RAVE_CX3_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX3_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX3_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_MASK  0x000000ff
#define BCHP_XPT_RAVE_CX3_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX3_AV_COMP1_FILTER_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX3_AV_COMP1_FILTER_VAL :: Exclusion_Value_D :: COMP1_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX3_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX3_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX3_AV_COMP1_FILTER_VAL :: Inclusion_Range_D :: COMP1_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX3_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX3_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX3_AV_COMP1_FILTER_VAL :: Exclusion_Value_C :: COMP1_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX3_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX3_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX3_AV_COMP1_FILTER_VAL :: Inclusion_Range_C :: COMP1_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX3_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX3_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX3_AV_COMP1_FILTER_VAL :: Exclusion_Value_B :: COMP1_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX3_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX3_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX3_AV_COMP1_FILTER_VAL :: Inclusion_Range_B :: COMP1_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX3_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX3_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX3_AV_COMP1_FILTER_VAL :: Exclusion_Value_A :: COMP1_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX3_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX3_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX3_AV_COMP1_FILTER_VAL :: Inclusion_Range_A :: COMP1_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX3_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX3_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX3_AV_COMP1_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX3_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP1_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX3_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX3_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX3_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP1_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX3_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX3_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX3_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP1_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX3_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX3_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX3_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP1_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX3_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX3_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX3_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP1_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX3_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX3_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX3_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP1_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX3_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX3_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX3_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP1_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX3_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX3_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX3_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP1_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX3_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX3_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX3_AV_COMP2_CONTROL - Context Comparator 2 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX3_AV_COMP2_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX3_AV_COMP2_CONTROL_reserved_for_eco0_MASK  0xf8000000
#define BCHP_XPT_RAVE_CX3_AV_COMP2_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX3_AV_COMP2_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX3_AV_COMP2_CONTROL_ALIGNMENT_EN_MASK       0x04000000
#define BCHP_XPT_RAVE_CX3_AV_COMP2_CONTROL_ALIGNMENT_EN_SHIFT      26

/* XPT_RAVE :: CX3_AV_COMP2_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX3_AV_COMP2_CONTROL_COMPARE_ES_DATA_MASK    0x02000000
#define BCHP_XPT_RAVE_CX3_AV_COMP2_CONTROL_COMPARE_ES_DATA_SHIFT   25

/* XPT_RAVE :: CX3_AV_COMP2_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX3_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX3_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX3_AV_COMP2_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX3_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX3_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX3_AV_COMP2_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX3_AV_COMP2_CONTROL_COMPARE_ALL_DATA_MASK   0x00400000
#define BCHP_XPT_RAVE_CX3_AV_COMP2_CONTROL_COMPARE_ALL_DATA_SHIFT  22

/* XPT_RAVE :: CX3_AV_COMP2_CONTROL :: reserved_for_eco1 [21:21] */
#define BCHP_XPT_RAVE_CX3_AV_COMP2_CONTROL_reserved_for_eco1_MASK  0x00200000
#define BCHP_XPT_RAVE_CX3_AV_COMP2_CONTROL_reserved_for_eco1_SHIFT 21

/* XPT_RAVE :: CX3_AV_COMP2_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX3_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_MASK  0x00100000
#define BCHP_XPT_RAVE_CX3_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX3_AV_COMP2_CONTROL :: reserved_for_eco2 [19:19] */
#define BCHP_XPT_RAVE_CX3_AV_COMP2_CONTROL_reserved_for_eco2_MASK  0x00080000
#define BCHP_XPT_RAVE_CX3_AV_COMP2_CONTROL_reserved_for_eco2_SHIFT 19

/* XPT_RAVE :: CX3_AV_COMP2_CONTROL :: NUM_COMPARE_BYTES [18:17] */
#define BCHP_XPT_RAVE_CX3_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_MASK  0x00060000
#define BCHP_XPT_RAVE_CX3_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX3_AV_COMP2_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX3_AV_COMP2_CONTROL_REPEAT_BYTE_MASK        0x0001e000
#define BCHP_XPT_RAVE_CX3_AV_COMP2_CONTROL_REPEAT_BYTE_SHIFT       13

/* XPT_RAVE :: CX3_AV_COMP2_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX3_AV_COMP2_CONTROL_COMP_ENABLE_MASK        0x00001000
#define BCHP_XPT_RAVE_CX3_AV_COMP2_CONTROL_COMP_ENABLE_SHIFT       12

/* XPT_RAVE :: CX3_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX3_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX3_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX3_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX3_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX3_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX3_AV_COMP2_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX3_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX3_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX3_AV_COMP2_COMPARE_VAL - Context Comparator 2 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX3_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX3_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX3_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX3_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX3_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX3_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX3_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX3_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX3_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX3_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX3_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX3_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX3_AV_COMP2_MASK_VAL - Context Comparator 2 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX3_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX3_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_MASK  0xff000000
#define BCHP_XPT_RAVE_CX3_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX3_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX3_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_MASK  0x00ff0000
#define BCHP_XPT_RAVE_CX3_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX3_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX3_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_MASK  0x0000ff00
#define BCHP_XPT_RAVE_CX3_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX3_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX3_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_MASK  0x000000ff
#define BCHP_XPT_RAVE_CX3_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX3_AV_COMP2_FILTER_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX3_AV_COMP2_FILTER_VAL :: Exclusion_Value_D :: COMP2_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX3_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX3_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX3_AV_COMP2_FILTER_VAL :: Inclusion_Range_D :: COMP2_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX3_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX3_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX3_AV_COMP2_FILTER_VAL :: Exclusion_Value_C :: COMP2_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX3_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX3_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX3_AV_COMP2_FILTER_VAL :: Inclusion_Range_C :: COMP2_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX3_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX3_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX3_AV_COMP2_FILTER_VAL :: Exclusion_Value_B :: COMP2_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX3_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX3_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX3_AV_COMP2_FILTER_VAL :: Inclusion_Range_B :: COMP2_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX3_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX3_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX3_AV_COMP2_FILTER_VAL :: Exclusion_Value_A :: COMP2_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX3_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX3_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX3_AV_COMP2_FILTER_VAL :: Inclusion_Range_A :: COMP2_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX3_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX3_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX3_AV_COMP2_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX3_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP2_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX3_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX3_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX3_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP2_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX3_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX3_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX3_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP2_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX3_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX3_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX3_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP2_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX3_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX3_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX3_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP2_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX3_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX3_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX3_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP2_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX3_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX3_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX3_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP2_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX3_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX3_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX3_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP2_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX3_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX3_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX3_AV_COMP12_FILTER_MODE - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX3_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_D [31:30] */
#define BCHP_XPT_RAVE_CX3_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_MASK 0xc0000000
#define BCHP_XPT_RAVE_CX3_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_SHIFT 30

/* XPT_RAVE :: CX3_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_D [29:28] */
#define BCHP_XPT_RAVE_CX3_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_MASK 0x30000000
#define BCHP_XPT_RAVE_CX3_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_SHIFT 28

/* XPT_RAVE :: CX3_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_C [27:26] */
#define BCHP_XPT_RAVE_CX3_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_MASK 0x0c000000
#define BCHP_XPT_RAVE_CX3_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_SHIFT 26

/* XPT_RAVE :: CX3_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_C [25:24] */
#define BCHP_XPT_RAVE_CX3_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_MASK 0x03000000
#define BCHP_XPT_RAVE_CX3_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_SHIFT 24

/* XPT_RAVE :: CX3_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_B [23:22] */
#define BCHP_XPT_RAVE_CX3_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_MASK 0x00c00000
#define BCHP_XPT_RAVE_CX3_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_SHIFT 22

/* XPT_RAVE :: CX3_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_B [21:20] */
#define BCHP_XPT_RAVE_CX3_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_MASK 0x00300000
#define BCHP_XPT_RAVE_CX3_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_SHIFT 20

/* XPT_RAVE :: CX3_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_A [19:18] */
#define BCHP_XPT_RAVE_CX3_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_MASK 0x000c0000
#define BCHP_XPT_RAVE_CX3_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_SHIFT 18

/* XPT_RAVE :: CX3_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_A [17:16] */
#define BCHP_XPT_RAVE_CX3_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_MASK 0x00030000
#define BCHP_XPT_RAVE_CX3_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_SHIFT 16

/* XPT_RAVE :: CX3_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_D [15:14] */
#define BCHP_XPT_RAVE_CX3_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_MASK 0x0000c000
#define BCHP_XPT_RAVE_CX3_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_SHIFT 14

/* XPT_RAVE :: CX3_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_D [13:12] */
#define BCHP_XPT_RAVE_CX3_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_MASK 0x00003000
#define BCHP_XPT_RAVE_CX3_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_SHIFT 12

/* XPT_RAVE :: CX3_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_C [11:10] */
#define BCHP_XPT_RAVE_CX3_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX3_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_SHIFT 10

/* XPT_RAVE :: CX3_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_C [09:08] */
#define BCHP_XPT_RAVE_CX3_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_MASK 0x00000300
#define BCHP_XPT_RAVE_CX3_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_SHIFT 8

/* XPT_RAVE :: CX3_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_B [07:06] */
#define BCHP_XPT_RAVE_CX3_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_MASK 0x000000c0
#define BCHP_XPT_RAVE_CX3_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_SHIFT 6

/* XPT_RAVE :: CX3_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_B [05:04] */
#define BCHP_XPT_RAVE_CX3_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_MASK 0x00000030
#define BCHP_XPT_RAVE_CX3_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_SHIFT 4

/* XPT_RAVE :: CX3_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_A [03:02] */
#define BCHP_XPT_RAVE_CX3_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_MASK 0x0000000c
#define BCHP_XPT_RAVE_CX3_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_SHIFT 2

/* XPT_RAVE :: CX3_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_A [01:00] */
#define BCHP_XPT_RAVE_CX3_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_MASK 0x00000003
#define BCHP_XPT_RAVE_CX3_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_SHIFT 0

/***************************************************************************
 *CX3_AV_PID_STREAM_ID - Context PID and Stream ID Filter Value
 ***************************************************************************/
/* XPT_RAVE :: CX3_AV_PID_STREAM_ID :: PRV_HDR_ITB_EN [31:31] */
#define BCHP_XPT_RAVE_CX3_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_MASK     0x80000000
#define BCHP_XPT_RAVE_CX3_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_SHIFT    31

/* XPT_RAVE :: CX3_AV_PID_STREAM_ID :: PID_VALID [30:30] */
#define BCHP_XPT_RAVE_CX3_AV_PID_STREAM_ID_PID_VALID_MASK          0x40000000
#define BCHP_XPT_RAVE_CX3_AV_PID_STREAM_ID_PID_VALID_SHIFT         30

/* XPT_RAVE :: CX3_AV_PID_STREAM_ID :: AUD_FRAME_INFO [29:26] */
#define BCHP_XPT_RAVE_CX3_AV_PID_STREAM_ID_AUD_FRAME_INFO_MASK     0x3c000000
#define BCHP_XPT_RAVE_CX3_AV_PID_STREAM_ID_AUD_FRAME_INFO_SHIFT    26

/* XPT_RAVE :: CX3_AV_PID_STREAM_ID :: SSID_ENABLE [25:25] */
#define BCHP_XPT_RAVE_CX3_AV_PID_STREAM_ID_SSID_ENABLE_MASK        0x02000000
#define BCHP_XPT_RAVE_CX3_AV_PID_STREAM_ID_SSID_ENABLE_SHIFT       25

/* XPT_RAVE :: CX3_AV_PID_STREAM_ID :: SPLICE_EN [24:24] */
#define BCHP_XPT_RAVE_CX3_AV_PID_STREAM_ID_SPLICE_EN_MASK          0x01000000
#define BCHP_XPT_RAVE_CX3_AV_PID_STREAM_ID_SPLICE_EN_SHIFT         24

/* XPT_RAVE :: CX3_AV_PID_STREAM_ID :: reserved_for_eco0 [23:21] */
#define BCHP_XPT_RAVE_CX3_AV_PID_STREAM_ID_reserved_for_eco0_MASK  0x00e00000
#define BCHP_XPT_RAVE_CX3_AV_PID_STREAM_ID_reserved_for_eco0_SHIFT 21

/* XPT_RAVE :: CX3_AV_PID_STREAM_ID :: BAND_NUM [20:16] */
#define BCHP_XPT_RAVE_CX3_AV_PID_STREAM_ID_BAND_NUM_MASK           0x001f0000
#define BCHP_XPT_RAVE_CX3_AV_PID_STREAM_ID_BAND_NUM_SHIFT          16

/* XPT_RAVE :: CX3_AV_PID_STREAM_ID :: FILTER_PID_STREAM_ID [15:00] */
#define BCHP_XPT_RAVE_CX3_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX3_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_SHIFT 0

/***************************************************************************
 *CX3_REC_CTRL1 - Record Control Register 1
 ***************************************************************************/
/* XPT_RAVE :: CX3_REC_CTRL1 :: reserved_for_eco0 [31:16] */
#define BCHP_XPT_RAVE_CX3_REC_CTRL1_reserved_for_eco0_MASK         0xffff0000
#define BCHP_XPT_RAVE_CX3_REC_CTRL1_reserved_for_eco0_SHIFT        16

/* XPT_RAVE :: CX3_REC_CTRL1 :: DTV2MPEG_PADNUM [15:08] */
#define BCHP_XPT_RAVE_CX3_REC_CTRL1_DTV2MPEG_PADNUM_MASK           0x0000ff00
#define BCHP_XPT_RAVE_CX3_REC_CTRL1_DTV2MPEG_PADNUM_SHIFT          8

/* XPT_RAVE :: CX3_REC_CTRL1 :: reserved_for_eco1 [07:06] */
#define BCHP_XPT_RAVE_CX3_REC_CTRL1_reserved_for_eco1_MASK         0x000000c0
#define BCHP_XPT_RAVE_CX3_REC_CTRL1_reserved_for_eco1_SHIFT        6

/* XPT_RAVE :: CX3_REC_CTRL1 :: ATSC_SCRAM_CTRL [05:05] */
#define BCHP_XPT_RAVE_CX3_REC_CTRL1_ATSC_SCRAM_CTRL_MASK           0x00000020
#define BCHP_XPT_RAVE_CX3_REC_CTRL1_ATSC_SCRAM_CTRL_SHIFT          5

/* XPT_RAVE :: CX3_REC_CTRL1 :: PARSE_SC [04:04] */
#define BCHP_XPT_RAVE_CX3_REC_CTRL1_PARSE_SC_MASK                  0x00000010
#define BCHP_XPT_RAVE_CX3_REC_CTRL1_PARSE_SC_SHIFT                 4

/* XPT_RAVE :: CX3_REC_CTRL1 :: SEAMLESS_PAUSE_MODE [03:03] */
#define BCHP_XPT_RAVE_CX3_REC_CTRL1_SEAMLESS_PAUSE_MODE_MASK       0x00000008
#define BCHP_XPT_RAVE_CX3_REC_CTRL1_SEAMLESS_PAUSE_MODE_SHIFT      3

/* XPT_RAVE :: CX3_REC_CTRL1 :: DTV_PF_TOGGLE_DIS [02:02] */
#define BCHP_XPT_RAVE_CX3_REC_CTRL1_DTV_PF_TOGGLE_DIS_MASK         0x00000004
#define BCHP_XPT_RAVE_CX3_REC_CTRL1_DTV_PF_TOGGLE_DIS_SHIFT        2

/* XPT_RAVE :: CX3_REC_CTRL1 :: REC_DTV2MPG_EN [01:01] */
#define BCHP_XPT_RAVE_CX3_REC_CTRL1_REC_DTV2MPG_EN_MASK            0x00000002
#define BCHP_XPT_RAVE_CX3_REC_CTRL1_REC_DTV2MPG_EN_SHIFT           1

/* XPT_RAVE :: CX3_REC_CTRL1 :: REC_TIMESTAMP_ENABLE [00:00] */
#define BCHP_XPT_RAVE_CX3_REC_CTRL1_REC_TIMESTAMP_ENABLE_MASK      0x00000001
#define BCHP_XPT_RAVE_CX3_REC_CTRL1_REC_TIMESTAMP_ENABLE_SHIFT     0

/***************************************************************************
 *CX3_REC_INIT_TS - Record Initial Timestamp Value Register
 ***************************************************************************/
/* XPT_RAVE :: CX3_REC_INIT_TS :: INIT_TS [31:00] */
#define BCHP_XPT_RAVE_CX3_REC_INIT_TS_INIT_TS_MASK                 0xffffffff
#define BCHP_XPT_RAVE_CX3_REC_INIT_TS_INIT_TS_SHIFT                0

/***************************************************************************
 *CX3_REC_TS_CTRL - Record Timestamp Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX3_REC_TS_CTRL :: reserved_for_eco0 [31:06] */
#define BCHP_XPT_RAVE_CX3_REC_TS_CTRL_reserved_for_eco0_MASK       0xffffffc0
#define BCHP_XPT_RAVE_CX3_REC_TS_CTRL_reserved_for_eco0_SHIFT      6

/* XPT_RAVE :: CX3_REC_TS_CTRL :: TS_CHECK_DIS [05:05] */
#define BCHP_XPT_RAVE_CX3_REC_TS_CTRL_TS_CHECK_DIS_MASK            0x00000020
#define BCHP_XPT_RAVE_CX3_REC_TS_CTRL_TS_CHECK_DIS_SHIFT           5

/* XPT_RAVE :: CX3_REC_TS_CTRL :: REC_TIMESTAMP_MODE [04:03] */
#define BCHP_XPT_RAVE_CX3_REC_TS_CTRL_REC_TIMESTAMP_MODE_MASK      0x00000018
#define BCHP_XPT_RAVE_CX3_REC_TS_CTRL_REC_TIMESTAMP_MODE_SHIFT     3

/* XPT_RAVE :: CX3_REC_TS_CTRL :: TS_INIT_EN [02:02] */
#define BCHP_XPT_RAVE_CX3_REC_TS_CTRL_TS_INIT_EN_MASK              0x00000004
#define BCHP_XPT_RAVE_CX3_REC_TS_CTRL_TS_INIT_EN_SHIFT             2

/* XPT_RAVE :: CX3_REC_TS_CTRL :: TS_USER_BITS [01:00] */
#define BCHP_XPT_RAVE_CX3_REC_TS_CTRL_TS_USER_BITS_MASK            0x00000003
#define BCHP_XPT_RAVE_CX3_REC_TS_CTRL_TS_USER_BITS_SHIFT           0

/***************************************************************************
 *CX3_REC_TIME_CONFIG - Record Time Configuration Register
 ***************************************************************************/
/* XPT_RAVE :: CX3_REC_TIME_CONFIG :: reserved_for_eco0 [31:25] */
#define BCHP_XPT_RAVE_CX3_REC_TIME_CONFIG_reserved_for_eco0_MASK   0xfe000000
#define BCHP_XPT_RAVE_CX3_REC_TIME_CONFIG_reserved_for_eco0_SHIFT  25

/* XPT_RAVE :: CX3_REC_TIME_CONFIG :: REC_COUNT_MODE [24:24] */
#define BCHP_XPT_RAVE_CX3_REC_TIME_CONFIG_REC_COUNT_MODE_MASK      0x01000000
#define BCHP_XPT_RAVE_CX3_REC_TIME_CONFIG_REC_COUNT_MODE_SHIFT     24

/* XPT_RAVE :: CX3_REC_TIME_CONFIG :: REC_TIMEOUT_VAL [23:00] */
#define BCHP_XPT_RAVE_CX3_REC_TIME_CONFIG_REC_TIMEOUT_VAL_MASK     0x00ffffff
#define BCHP_XPT_RAVE_CX3_REC_TIME_CONFIG_REC_TIMEOUT_VAL_SHIFT    0

/***************************************************************************
 *CX3_AV_MISC_CONFIG4 - Context Miscellaneous Config 4 Register
 ***************************************************************************/
/* XPT_RAVE :: CX3_AV_MISC_CONFIG4 :: RESERVED_CONFIG [31:24] */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG4_RESERVED_CONFIG_MASK     0xff000000
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG4_RESERVED_CONFIG_SHIFT    24

/* XPT_RAVE :: CX3_AV_MISC_CONFIG4 :: reserved_for_eco0 [23:23] */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG4_reserved_for_eco0_MASK   0x00800000
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG4_reserved_for_eco0_SHIFT  23

/* XPT_RAVE :: CX3_AV_MISC_CONFIG4 :: PES_SID_EXT_DEP [22:16] */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG4_PES_SID_EXT_DEP_MASK     0x007f0000
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG4_PES_SID_EXT_DEP_SHIFT    16

/* XPT_RAVE :: CX3_AV_MISC_CONFIG4 :: reserved_for_eco1 [15:15] */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG4_reserved_for_eco1_MASK   0x00008000
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG4_reserved_for_eco1_SHIFT  15

/* XPT_RAVE :: CX3_AV_MISC_CONFIG4 :: PES_SID_EXT_IND [14:08] */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG4_PES_SID_EXT_IND_MASK     0x00007f00
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG4_PES_SID_EXT_IND_SHIFT    8

/* XPT_RAVE :: CX3_AV_MISC_CONFIG4 :: reserved_for_eco2 [07:02] */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG4_reserved_for_eco2_MASK   0x000000fc
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG4_reserved_for_eco2_SHIFT  2

/* XPT_RAVE :: CX3_AV_MISC_CONFIG4 :: PES_SID_EXT_MODE [01:00] */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG4_PES_SID_EXT_MODE_MASK    0x00000003
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG4_PES_SID_EXT_MODE_SHIFT   0

/***************************************************************************
 *CX3_PIC_CTR - Picture Counter register
 ***************************************************************************/
/* XPT_RAVE :: CX3_PIC_CTR :: reserved0 [31:16] */
#define BCHP_XPT_RAVE_CX3_PIC_CTR_reserved0_MASK                   0xffff0000
#define BCHP_XPT_RAVE_CX3_PIC_CTR_reserved0_SHIFT                  16

/* XPT_RAVE :: CX3_PIC_CTR :: VALUE [15:00] */
#define BCHP_XPT_RAVE_CX3_PIC_CTR_VALUE_MASK                       0x0000ffff
#define BCHP_XPT_RAVE_CX3_PIC_CTR_VALUE_SHIFT                      0

/***************************************************************************
 *CX3_PIC_CTR_MODE - Picture Counter Mode Register
 ***************************************************************************/
/* XPT_RAVE :: CX3_PIC_CTR_MODE :: reserved0 [31:31] */
#define BCHP_XPT_RAVE_CX3_PIC_CTR_MODE_reserved0_MASK              0x80000000
#define BCHP_XPT_RAVE_CX3_PIC_CTR_MODE_reserved0_SHIFT             31

/* XPT_RAVE :: CX3_PIC_CTR_MODE :: Valid_PIC_CTR_VALUE [30:28] */
#define BCHP_XPT_RAVE_CX3_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_MASK    0x70000000
#define BCHP_XPT_RAVE_CX3_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_SHIFT   28

/* XPT_RAVE :: CX3_PIC_CTR_MODE :: PIC_CTR_EN [27:27] */
#define BCHP_XPT_RAVE_CX3_PIC_CTR_MODE_PIC_CTR_EN_MASK             0x08000000
#define BCHP_XPT_RAVE_CX3_PIC_CTR_MODE_PIC_CTR_EN_SHIFT            27

/* XPT_RAVE :: CX3_PIC_CTR_MODE :: reserved1 [26:26] */
#define BCHP_XPT_RAVE_CX3_PIC_CTR_MODE_reserved1_MASK              0x04000000
#define BCHP_XPT_RAVE_CX3_PIC_CTR_MODE_reserved1_SHIFT             26

/* XPT_RAVE :: CX3_PIC_CTR_MODE :: PIC_CTR_MODE [25:24] */
#define BCHP_XPT_RAVE_CX3_PIC_CTR_MODE_PIC_CTR_MODE_MASK           0x03000000
#define BCHP_XPT_RAVE_CX3_PIC_CTR_MODE_PIC_CTR_MODE_SHIFT          24

/* XPT_RAVE :: CX3_PIC_CTR_MODE :: SCV0 [23:16] */
#define BCHP_XPT_RAVE_CX3_PIC_CTR_MODE_SCV0_MASK                   0x00ff0000
#define BCHP_XPT_RAVE_CX3_PIC_CTR_MODE_SCV0_SHIFT                  16

/* XPT_RAVE :: CX3_PIC_CTR_MODE :: SCV1 [15:08] */
#define BCHP_XPT_RAVE_CX3_PIC_CTR_MODE_SCV1_MASK                   0x0000ff00
#define BCHP_XPT_RAVE_CX3_PIC_CTR_MODE_SCV1_SHIFT                  8

/* XPT_RAVE :: CX3_PIC_CTR_MODE :: SCV2 [07:00] */
#define BCHP_XPT_RAVE_CX3_PIC_CTR_MODE_SCV2_MASK                   0x000000ff
#define BCHP_XPT_RAVE_CX3_PIC_CTR_MODE_SCV2_SHIFT                  0

/***************************************************************************
 *CX3_REC_TIMER - Record Timer Register
 ***************************************************************************/
/* XPT_RAVE :: CX3_REC_TIMER :: REC_TIMER [31:00] */
#define BCHP_XPT_RAVE_CX3_REC_TIMER_REC_TIMER_MASK                 0xffffffff
#define BCHP_XPT_RAVE_CX3_REC_TIMER_REC_TIMER_SHIFT                0

/***************************************************************************
 *CX3_REC_STATE0 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX3_REC_STATE0 :: reserved_for_eco0 [31:18] */
#define BCHP_XPT_RAVE_CX3_REC_STATE0_reserved_for_eco0_MASK        0xfffc0000
#define BCHP_XPT_RAVE_CX3_REC_STATE0_reserved_for_eco0_SHIFT       18

/* XPT_RAVE :: CX3_REC_STATE0 :: REC_INIT_TIME_LO [17:08] */
#define BCHP_XPT_RAVE_CX3_REC_STATE0_REC_INIT_TIME_LO_MASK         0x0003ff00
#define BCHP_XPT_RAVE_CX3_REC_STATE0_REC_INIT_TIME_LO_SHIFT        8

/* XPT_RAVE :: CX3_REC_STATE0 :: reserved_for_eco1 [07:04] */
#define BCHP_XPT_RAVE_CX3_REC_STATE0_reserved_for_eco1_MASK        0x000000f0
#define BCHP_XPT_RAVE_CX3_REC_STATE0_reserved_for_eco1_SHIFT       4

/* XPT_RAVE :: CX3_REC_STATE0 :: LAST_CONV_TIME_STAMP_HI [03:02] */
#define BCHP_XPT_RAVE_CX3_REC_STATE0_LAST_CONV_TIME_STAMP_HI_MASK  0x0000000c
#define BCHP_XPT_RAVE_CX3_REC_STATE0_LAST_CONV_TIME_STAMP_HI_SHIFT 2

/* XPT_RAVE :: CX3_REC_STATE0 :: TS_INITIALIZED [01:01] */
#define BCHP_XPT_RAVE_CX3_REC_STATE0_TS_INITIALIZED_MASK           0x00000002
#define BCHP_XPT_RAVE_CX3_REC_STATE0_TS_INITIALIZED_SHIFT          1

/* XPT_RAVE :: CX3_REC_STATE0 :: REC_INITIALIZED [00:00] */
#define BCHP_XPT_RAVE_CX3_REC_STATE0_REC_INITIALIZED_MASK          0x00000001
#define BCHP_XPT_RAVE_CX3_REC_STATE0_REC_INITIALIZED_SHIFT         0

/***************************************************************************
 *CX3_REC_STATE1 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX3_REC_STATE1 :: REC_INIT_TIME_HI [31:00] */
#define BCHP_XPT_RAVE_CX3_REC_STATE1_REC_INIT_TIME_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_CX3_REC_STATE1_REC_INIT_TIME_HI_SHIFT        0

/***************************************************************************
 *CX3_REC_STATE2 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX3_REC_STATE2 :: INT_TIME_STAMP [31:00] */
#define BCHP_XPT_RAVE_CX3_REC_STATE2_INT_TIME_STAMP_MASK           0xffffffff
#define BCHP_XPT_RAVE_CX3_REC_STATE2_INT_TIME_STAMP_SHIFT          0

/***************************************************************************
 *CX3_REC_STATE2b - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX3_REC_STATE2b :: LAST_CONV_TIME_STAMP_LO [31:00] */
#define BCHP_XPT_RAVE_CX3_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX3_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_SHIFT 0

/***************************************************************************
 *CX3_REC_STATE3 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX3_REC_STATE3 :: reserved_for_eco0 [31:09] */
#define BCHP_XPT_RAVE_CX3_REC_STATE3_reserved_for_eco0_MASK        0xfffffe00
#define BCHP_XPT_RAVE_CX3_REC_STATE3_reserved_for_eco0_SHIFT       9

/* XPT_RAVE :: CX3_REC_STATE3 :: REC_DSS_PARITY [08:08] */
#define BCHP_XPT_RAVE_CX3_REC_STATE3_REC_DSS_PARITY_MASK           0x00000100
#define BCHP_XPT_RAVE_CX3_REC_STATE3_REC_DSS_PARITY_SHIFT          8

/* XPT_RAVE :: CX3_REC_STATE3 :: REC_COUNT_HI [07:00] */
#define BCHP_XPT_RAVE_CX3_REC_STATE3_REC_COUNT_HI_MASK             0x000000ff
#define BCHP_XPT_RAVE_CX3_REC_STATE3_REC_COUNT_HI_SHIFT            0

/***************************************************************************
 *CX3_REC_COUNT - Record Packet Count Register
 ***************************************************************************/
/* XPT_RAVE :: CX3_REC_COUNT :: REC_COUNT [31:00] */
#define BCHP_XPT_RAVE_CX3_REC_COUNT_REC_COUNT_MASK                 0xffffffff
#define BCHP_XPT_RAVE_CX3_REC_COUNT_REC_COUNT_SHIFT                0

/***************************************************************************
 *CX3_PIC_INC_DEC_CTRL - Picture Counter Increment/Decrement/Reset Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX3_PIC_INC_DEC_CTRL :: reserved0 [31:18] */
#define BCHP_XPT_RAVE_CX3_PIC_INC_DEC_CTRL_reserved0_MASK          0xfffc0000
#define BCHP_XPT_RAVE_CX3_PIC_INC_DEC_CTRL_reserved0_SHIFT         18

/* XPT_RAVE :: CX3_PIC_INC_DEC_CTRL :: INC_DEC_MODE [17:16] */
#define BCHP_XPT_RAVE_CX3_PIC_INC_DEC_CTRL_INC_DEC_MODE_MASK       0x00030000
#define BCHP_XPT_RAVE_CX3_PIC_INC_DEC_CTRL_INC_DEC_MODE_SHIFT      16

/* XPT_RAVE :: CX3_PIC_INC_DEC_CTRL :: INC_DEC_VALUE [15:00] */
#define BCHP_XPT_RAVE_CX3_PIC_INC_DEC_CTRL_INC_DEC_VALUE_MASK      0x0000ffff
#define BCHP_XPT_RAVE_CX3_PIC_INC_DEC_CTRL_INC_DEC_VALUE_SHIFT     0

/***************************************************************************
 *CX3_SC - Scrambling Control Monitor Register
 ***************************************************************************/
/* XPT_RAVE :: CX3_SC :: RESERVED_FOR_FW_0 [31:08] */
#define BCHP_XPT_RAVE_CX3_SC_RESERVED_FOR_FW_0_MASK                0xffffff00
#define BCHP_XPT_RAVE_CX3_SC_RESERVED_FOR_FW_0_SHIFT               8

/* XPT_RAVE :: CX3_SC :: SC_ENABLE [07:07] */
#define BCHP_XPT_RAVE_CX3_SC_SC_ENABLE_MASK                        0x00000080
#define BCHP_XPT_RAVE_CX3_SC_SC_ENABLE_SHIFT                       7

/* XPT_RAVE :: CX3_SC :: SC_PUSI_VALID [06:06] */
#define BCHP_XPT_RAVE_CX3_SC_SC_PUSI_VALID_MASK                    0x00000040
#define BCHP_XPT_RAVE_CX3_SC_SC_PUSI_VALID_SHIFT                   6

/* XPT_RAVE :: CX3_SC :: SC_PUSI [05:04] */
#define BCHP_XPT_RAVE_CX3_SC_SC_PUSI_MASK                          0x00000030
#define BCHP_XPT_RAVE_CX3_SC_SC_PUSI_SHIFT                         4

/* XPT_RAVE :: CX3_SC :: SC_OR_MODE [03:03] */
#define BCHP_XPT_RAVE_CX3_SC_SC_OR_MODE_MASK                       0x00000008
#define BCHP_XPT_RAVE_CX3_SC_SC_OR_MODE_SHIFT                      3

/* XPT_RAVE :: CX3_SC :: SC_ALL_VALID [02:02] */
#define BCHP_XPT_RAVE_CX3_SC_SC_ALL_VALID_MASK                     0x00000004
#define BCHP_XPT_RAVE_CX3_SC_SC_ALL_VALID_SHIFT                    2

/* XPT_RAVE :: CX3_SC :: SC_ALL [01:00] */
#define BCHP_XPT_RAVE_CX3_SC_SC_ALL_MASK                           0x00000003
#define BCHP_XPT_RAVE_CX3_SC_SC_ALL_SHIFT                          0

/***************************************************************************
 *CX3_AV_MISC_CONFIG5 - Context Miscellaneous Config 5 Register
 ***************************************************************************/
/* XPT_RAVE :: CX3_AV_MISC_CONFIG5 :: RESERVED_FOR_FW_1 [31:26] */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG5_RESERVED_FOR_FW_1_MASK   0xfc000000
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG5_RESERVED_FOR_FW_1_SHIFT  26

/* XPT_RAVE :: CX3_AV_MISC_CONFIG5 :: ITB_OVFL_INT_STATUS [25:25] */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG5_ITB_OVFL_INT_STATUS_MASK 0x02000000
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG5_ITB_OVFL_INT_STATUS_SHIFT 25

/* XPT_RAVE :: CX3_AV_MISC_CONFIG5 :: CDB_OVFL_INT_STATUS [24:24] */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG5_CDB_OVFL_INT_STATUS_MASK 0x01000000
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG5_CDB_OVFL_INT_STATUS_SHIFT 24

/* XPT_RAVE :: CX3_AV_MISC_CONFIG5 :: ASF_HEADER_LENGTH [23:16] */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG5_ASF_HEADER_LENGTH_MASK   0x00ff0000
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG5_ASF_HEADER_LENGTH_SHIFT  16

/* XPT_RAVE :: CX3_AV_MISC_CONFIG5 :: ASF_ENABLE [15:15] */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG5_ASF_ENABLE_MASK          0x00008000
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG5_ASF_ENABLE_SHIFT         15

/* XPT_RAVE :: CX3_AV_MISC_CONFIG5 :: ASF_AV_MODE [14:14] */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG5_ASF_AV_MODE_MASK         0x00004000
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG5_ASF_AV_MODE_SHIFT        14

/* XPT_RAVE :: CX3_AV_MISC_CONFIG5 :: RESERVED_FOR_FW_2 [13:09] */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG5_RESERVED_FOR_FW_2_MASK   0x00003e00
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG5_RESERVED_FOR_FW_2_SHIFT  9

/* XPT_RAVE :: CX3_AV_MISC_CONFIG5 :: VCT_PID_EN [08:08] */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG5_VCT_PID_EN_MASK          0x00000100
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG5_VCT_PID_EN_SHIFT         8

/* XPT_RAVE :: CX3_AV_MISC_CONFIG5 :: VCT_TABLE_ID [07:00] */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG5_VCT_TABLE_ID_MASK        0x000000ff
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG5_VCT_TABLE_ID_SHIFT       0

/***************************************************************************
 *CX3_RAVE_Reg_1 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX3_RAVE_Reg_1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX3_RAVE_Reg_1_reserved_for_eco0_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX3_RAVE_Reg_1_reserved_for_eco0_SHIFT       0

/***************************************************************************
 *CX3_RAVE_Reg_2 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX3_RAVE_Reg_2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX3_RAVE_Reg_2_reserved_for_eco0_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX3_RAVE_Reg_2_reserved_for_eco0_SHIFT       0

/***************************************************************************
 *CX3_RAVE_Reg_3 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX3_RAVE_Reg_3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX3_RAVE_Reg_3_reserved_for_eco0_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX3_RAVE_Reg_3_reserved_for_eco0_SHIFT       0

/***************************************************************************
 *CX3_ATSOFFSET_CONFIG - Config register for ATS OFFSET feature
 ***************************************************************************/
/* XPT_RAVE :: CX3_ATSOFFSET_CONFIG :: reserved_for_eco0 [31:16] */
#define BCHP_XPT_RAVE_CX3_ATSOFFSET_CONFIG_reserved_for_eco0_MASK  0xffff0000
#define BCHP_XPT_RAVE_CX3_ATSOFFSET_CONFIG_reserved_for_eco0_SHIFT 16

/* XPT_RAVE :: CX3_ATSOFFSET_CONFIG :: LOCAL_ATS_FORMAT [15:15] */
#define BCHP_XPT_RAVE_CX3_ATSOFFSET_CONFIG_LOCAL_ATS_FORMAT_MASK   0x00008000
#define BCHP_XPT_RAVE_CX3_ATSOFFSET_CONFIG_LOCAL_ATS_FORMAT_SHIFT  15

/* XPT_RAVE :: CX3_ATSOFFSET_CONFIG :: LOCAL_ATS_GEN_ENABLE [14:14] */
#define BCHP_XPT_RAVE_CX3_ATSOFFSET_CONFIG_LOCAL_ATS_GEN_ENABLE_MASK 0x00004000
#define BCHP_XPT_RAVE_CX3_ATSOFFSET_CONFIG_LOCAL_ATS_GEN_ENABLE_SHIFT 14

/* XPT_RAVE :: CX3_ATSOFFSET_CONFIG :: SW_ATSOFFSET_ENABLE [13:13] */
#define BCHP_XPT_RAVE_CX3_ATSOFFSET_CONFIG_SW_ATSOFFSET_ENABLE_MASK 0x00002000
#define BCHP_XPT_RAVE_CX3_ATSOFFSET_CONFIG_SW_ATSOFFSET_ENABLE_SHIFT 13

/* XPT_RAVE :: CX3_ATSOFFSET_CONFIG :: PCR_PID_CH_CHANGED [12:12] */
#define BCHP_XPT_RAVE_CX3_ATSOFFSET_CONFIG_PCR_PID_CH_CHANGED_MASK 0x00001000
#define BCHP_XPT_RAVE_CX3_ATSOFFSET_CONFIG_PCR_PID_CH_CHANGED_SHIFT 12

/* XPT_RAVE :: CX3_ATSOFFSET_CONFIG :: ATSOFFSET_ENABLE [11:11] */
#define BCHP_XPT_RAVE_CX3_ATSOFFSET_CONFIG_ATSOFFSET_ENABLE_MASK   0x00000800
#define BCHP_XPT_RAVE_CX3_ATSOFFSET_CONFIG_ATSOFFSET_ENABLE_SHIFT  11

/* XPT_RAVE :: CX3_ATSOFFSET_CONFIG :: PCR_PID_CH [10:00] */
#define BCHP_XPT_RAVE_CX3_ATSOFFSET_CONFIG_PCR_PID_CH_MASK         0x000007ff
#define BCHP_XPT_RAVE_CX3_ATSOFFSET_CONFIG_PCR_PID_CH_SHIFT        0

/***************************************************************************
 *CX3_ATSOFFSET_OFFSET_MAGNITUDE - 32 bit magnitude of the 33 bit signed ATS offset
 ***************************************************************************/
/* XPT_RAVE :: CX3_ATSOFFSET_OFFSET_MAGNITUDE :: ATS_OFFSET_MAGNITUDE [31:00] */
#define BCHP_XPT_RAVE_CX3_ATSOFFSET_OFFSET_MAGNITUDE_ATS_OFFSET_MAGNITUDE_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX3_ATSOFFSET_OFFSET_MAGNITUDE_ATS_OFFSET_MAGNITUDE_SHIFT 0

/***************************************************************************
 *CX3_ATSOFFSET_OFFSET_SIGN_BIT - Sign bit of the 33 bit signed ATS offset
 ***************************************************************************/
/* XPT_RAVE :: CX3_ATSOFFSET_OFFSET_SIGN_BIT :: reserved_for_eco0 [31:01] */
#define BCHP_XPT_RAVE_CX3_ATSOFFSET_OFFSET_SIGN_BIT_reserved_for_eco0_MASK 0xfffffffe
#define BCHP_XPT_RAVE_CX3_ATSOFFSET_OFFSET_SIGN_BIT_reserved_for_eco0_SHIFT 1

/* XPT_RAVE :: CX3_ATSOFFSET_OFFSET_SIGN_BIT :: ATS_OFSET_SIGN [00:00] */
#define BCHP_XPT_RAVE_CX3_ATSOFFSET_OFFSET_SIGN_BIT_ATS_OFSET_SIGN_MASK 0x00000001
#define BCHP_XPT_RAVE_CX3_ATSOFFSET_OFFSET_SIGN_BIT_ATS_OFSET_SIGN_SHIFT 0

/***************************************************************************
 *CX3_ATSOFFSET_PCR - PCR value of the last PCR packet
 ***************************************************************************/
/* XPT_RAVE :: CX3_ATSOFFSET_PCR :: PCR [31:00] */
#define BCHP_XPT_RAVE_CX3_ATSOFFSET_PCR_PCR_MASK                   0xffffffff
#define BCHP_XPT_RAVE_CX3_ATSOFFSET_PCR_PCR_SHIFT                  0

/***************************************************************************
 *CX3_ATSOFFSET_ATS - ATS of the last packet carrying PCR
 ***************************************************************************/
/* XPT_RAVE :: CX3_ATSOFFSET_ATS :: ATS [31:00] */
#define BCHP_XPT_RAVE_CX3_ATSOFFSET_ATS_ATS_MASK                   0xffffffff
#define BCHP_XPT_RAVE_CX3_ATSOFFSET_ATS_ATS_SHIFT                  0

/***************************************************************************
 *CX3_ATSOFFSET_ADJ_ATS - Adjusted ATS of the last packet
 ***************************************************************************/
/* XPT_RAVE :: CX3_ATSOFFSET_ADJ_ATS :: ADJ_ATS [31:00] */
#define BCHP_XPT_RAVE_CX3_ATSOFFSET_ADJ_ATS_ADJ_ATS_MASK           0xffffffff
#define BCHP_XPT_RAVE_CX3_ATSOFFSET_ADJ_ATS_ADJ_ATS_SHIFT          0

/***************************************************************************
 *CX3_ATSOFFSET_NEXT_PKT_ATS - ATS to be used for next packet in Local Timestamp generation mode
 ***************************************************************************/
/* XPT_RAVE :: CX3_ATSOFFSET_NEXT_PKT_ATS :: NEXT_PKT_ATS [31:00] */
#define BCHP_XPT_RAVE_CX3_ATSOFFSET_NEXT_PKT_ATS_NEXT_PKT_ATS_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX3_ATSOFFSET_NEXT_PKT_ATS_NEXT_PKT_ATS_SHIFT 0

/***************************************************************************
 *CX3_ATSOFFSET_PKT2PKT_ATS_DELTA - ATS delta to be used in Local Timestamp generation mode
 ***************************************************************************/
/* XPT_RAVE :: CX3_ATSOFFSET_PKT2PKT_ATS_DELTA :: PKT2PKT_DELTA [31:00] */
#define BCHP_XPT_RAVE_CX3_ATSOFFSET_PKT2PKT_ATS_DELTA_PKT2PKT_DELTA_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX3_ATSOFFSET_PKT2PKT_ATS_DELTA_PKT2PKT_DELTA_SHIFT 0

/***************************************************************************
 *CX3_RAVE_Reg_4 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX3_RAVE_Reg_4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX3_RAVE_Reg_4_reserved_for_eco0_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX3_RAVE_Reg_4_reserved_for_eco0_SHIFT       0

/***************************************************************************
 *CX3_RAVE_Reg_5 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX3_RAVE_Reg_5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX3_RAVE_Reg_5_reserved_for_eco0_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX3_RAVE_Reg_5_reserved_for_eco0_SHIFT       0

/***************************************************************************
 *CX4_AV_CDB_WRITE_PTR - Context CDB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX4_AV_CDB_WRITE_PTR :: CDB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX4_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_MASK      0xffffffff
#define BCHP_XPT_RAVE_CX4_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_SHIFT     0

/***************************************************************************
 *CX4_AV_CDB_READ_PTR - Context CDB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX4_AV_CDB_READ_PTR :: CDB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX4_AV_CDB_READ_PTR_CDB_READ_PTR_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX4_AV_CDB_READ_PTR_CDB_READ_PTR_SHIFT       0

/***************************************************************************
 *CX4_AV_CDB_BASE_PTR - Context CDB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX4_AV_CDB_BASE_PTR :: CDB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX4_AV_CDB_BASE_PTR_CDB_BASE_PTR_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX4_AV_CDB_BASE_PTR_CDB_BASE_PTR_SHIFT       0

/***************************************************************************
 *CX4_AV_CDB_END_PTR - Context CDB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX4_AV_CDB_END_PTR :: CDB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX4_AV_CDB_END_PTR_CDB_END_PTR_MASK          0xffffffff
#define BCHP_XPT_RAVE_CX4_AV_CDB_END_PTR_CDB_END_PTR_SHIFT         0

/***************************************************************************
 *CX4_AV_CDB_VALID_PTR - Context CDB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX4_AV_CDB_VALID_PTR :: CDB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX4_AV_CDB_VALID_PTR_CDB_VALID_PTR_MASK      0xffffffff
#define BCHP_XPT_RAVE_CX4_AV_CDB_VALID_PTR_CDB_VALID_PTR_SHIFT     0

/***************************************************************************
 *CX4_AV_CDB_WRAPAROUND_PTR - Context CDB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX4_AV_CDB_WRAPAROUND_PTR :: CDB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX4_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX4_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX4_AV_CDB_THRESHOLD_LEVEL - Context CDB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX4_AV_CDB_THRESHOLD_LEVEL :: CDB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX4_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX4_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX4_AV_CDB_THRESHOLD_LEVEL :: CDB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX4_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX4_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX4_AV_CDB_DEPTH - Context CDB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX4_AV_CDB_DEPTH :: CDB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX4_AV_CDB_DEPTH_CDB_WRAPAROUND_MASK         0x80000000
#define BCHP_XPT_RAVE_CX4_AV_CDB_DEPTH_CDB_WRAPAROUND_SHIFT        31

/* XPT_RAVE :: CX4_AV_CDB_DEPTH :: CDB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX4_AV_CDB_DEPTH_CDB_OVERFLOW_MASK           0x40000000
#define BCHP_XPT_RAVE_CX4_AV_CDB_DEPTH_CDB_OVERFLOW_SHIFT          30

/* XPT_RAVE :: CX4_AV_CDB_DEPTH :: CDB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX4_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_MASK    0x30000000
#define BCHP_XPT_RAVE_CX4_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_SHIFT   28

/* XPT_RAVE :: CX4_AV_CDB_DEPTH :: CDB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX4_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_MASK       0x0fffffff
#define BCHP_XPT_RAVE_CX4_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_SHIFT      0

/***************************************************************************
 *CX4_AV_THRESHOLDS - Context Thresholds
 ***************************************************************************/
/* XPT_RAVE :: CX4_AV_THRESHOLDS :: CONTEXT_OVERFLOW_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX4_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX4_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX4_AV_THRESHOLDS :: CONTEXT_WRAPAROUND_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX4_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX4_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX4_AV_ITB_WRITE_PTR - Context ITB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX4_AV_ITB_WRITE_PTR :: ITB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX4_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_MASK      0xffffffff
#define BCHP_XPT_RAVE_CX4_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_SHIFT     0

/***************************************************************************
 *CX4_AV_ITB_READ_PTR - Context ITB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX4_AV_ITB_READ_PTR :: ITB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX4_AV_ITB_READ_PTR_ITB_READ_PTR_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX4_AV_ITB_READ_PTR_ITB_READ_PTR_SHIFT       0

/***************************************************************************
 *CX4_AV_ITB_BASE_PTR - Context ITB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX4_AV_ITB_BASE_PTR :: ITB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX4_AV_ITB_BASE_PTR_ITB_BASE_PTR_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX4_AV_ITB_BASE_PTR_ITB_BASE_PTR_SHIFT       0

/***************************************************************************
 *CX4_AV_ITB_END_PTR - Context ITB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX4_AV_ITB_END_PTR :: ITB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX4_AV_ITB_END_PTR_ITB_END_PTR_MASK          0xffffffff
#define BCHP_XPT_RAVE_CX4_AV_ITB_END_PTR_ITB_END_PTR_SHIFT         0

/***************************************************************************
 *CX4_AV_ITB_VALID_PTR - Context ITB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX4_AV_ITB_VALID_PTR :: ITB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX4_AV_ITB_VALID_PTR_ITB_VALID_PTR_MASK      0xffffffff
#define BCHP_XPT_RAVE_CX4_AV_ITB_VALID_PTR_ITB_VALID_PTR_SHIFT     0

/***************************************************************************
 *CX4_AV_ITB_WRAPAROUND_PTR - Context ITB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX4_AV_ITB_WRAPAROUND_PTR :: ITB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX4_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX4_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX4_AV_ITB_THRESHOLD_LEVEL - Context ITB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX4_AV_ITB_THRESHOLD_LEVEL :: ITB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX4_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX4_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX4_AV_ITB_THRESHOLD_LEVEL :: ITB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX4_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX4_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX4_AV_ITB_DEPTH - Context ITB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX4_AV_ITB_DEPTH :: ITB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX4_AV_ITB_DEPTH_ITB_WRAPAROUND_MASK         0x80000000
#define BCHP_XPT_RAVE_CX4_AV_ITB_DEPTH_ITB_WRAPAROUND_SHIFT        31

/* XPT_RAVE :: CX4_AV_ITB_DEPTH :: ITB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX4_AV_ITB_DEPTH_ITB_OVERFLOW_MASK           0x40000000
#define BCHP_XPT_RAVE_CX4_AV_ITB_DEPTH_ITB_OVERFLOW_SHIFT          30

/* XPT_RAVE :: CX4_AV_ITB_DEPTH :: ITB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX4_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_MASK    0x30000000
#define BCHP_XPT_RAVE_CX4_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_SHIFT   28

/* XPT_RAVE :: CX4_AV_ITB_DEPTH :: ITB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX4_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_MASK       0x0fffffff
#define BCHP_XPT_RAVE_CX4_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_SHIFT      0

/***************************************************************************
 *CX4_REC_MISC_CONFIG - Miscellaneous Config
 ***************************************************************************/
/* XPT_RAVE :: CX4_REC_MISC_CONFIG :: reserved_for_eco0 [31:18] */
#define BCHP_XPT_RAVE_CX4_REC_MISC_CONFIG_reserved_for_eco0_MASK   0xfffc0000
#define BCHP_XPT_RAVE_CX4_REC_MISC_CONFIG_reserved_for_eco0_SHIFT  18

/* XPT_RAVE :: CX4_REC_MISC_CONFIG :: EMM_EN [17:17] */
#define BCHP_XPT_RAVE_CX4_REC_MISC_CONFIG_EMM_EN_MASK              0x00020000
#define BCHP_XPT_RAVE_CX4_REC_MISC_CONFIG_EMM_EN_SHIFT             17

/* XPT_RAVE :: CX4_REC_MISC_CONFIG :: IGNORE_CLEAR_SC_EVENT [16:16] */
#define BCHP_XPT_RAVE_CX4_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_MASK 0x00010000
#define BCHP_XPT_RAVE_CX4_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_SHIFT 16

/* XPT_RAVE :: CX4_REC_MISC_CONFIG :: SC_DETECT_FOR_ALL [15:15] */
#define BCHP_XPT_RAVE_CX4_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_MASK   0x00008000
#define BCHP_XPT_RAVE_CX4_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_SHIFT  15

/* XPT_RAVE :: CX4_REC_MISC_CONFIG :: REC_AVN [14:14] */
#define BCHP_XPT_RAVE_CX4_REC_MISC_CONFIG_REC_AVN_MASK             0x00004000
#define BCHP_XPT_RAVE_CX4_REC_MISC_CONFIG_REC_AVN_SHIFT            14

/* XPT_RAVE :: CX4_REC_MISC_CONFIG :: TPIT_ENABLE [13:13] */
#define BCHP_XPT_RAVE_CX4_REC_MISC_CONFIG_TPIT_ENABLE_MASK         0x00002000
#define BCHP_XPT_RAVE_CX4_REC_MISC_CONFIG_TPIT_ENABLE_SHIFT        13

/* XPT_RAVE :: CX4_REC_MISC_CONFIG :: TPIT_CHANNEL [12:08] */
#define BCHP_XPT_RAVE_CX4_REC_MISC_CONFIG_TPIT_CHANNEL_MASK        0x00001f00
#define BCHP_XPT_RAVE_CX4_REC_MISC_CONFIG_TPIT_CHANNEL_SHIFT       8

/* XPT_RAVE :: CX4_REC_MISC_CONFIG :: reserved_for_eco1 [07:02] */
#define BCHP_XPT_RAVE_CX4_REC_MISC_CONFIG_reserved_for_eco1_MASK   0x000000fc
#define BCHP_XPT_RAVE_CX4_REC_MISC_CONFIG_reserved_for_eco1_SHIFT  2

/* XPT_RAVE :: CX4_REC_MISC_CONFIG :: SCD_MAP_MODE [01:00] */
#define BCHP_XPT_RAVE_CX4_REC_MISC_CONFIG_SCD_MAP_MODE_MASK        0x00000003
#define BCHP_XPT_RAVE_CX4_REC_MISC_CONFIG_SCD_MAP_MODE_SHIFT       0

/***************************************************************************
 *CX4_REC_SCD_PIDS_A - Context SCD map PIDS A
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX4_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX4_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_A [30:30] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_MASK 0x40000000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_SHIFT 30

/* XPT_RAVE :: CX4_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: SCD_NUMA [29:24] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_NUMA_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_NUMA_SHIFT 24

/* XPT_RAVE :: CX4_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX4_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: PID_CHA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_PID_CHA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_PID_CHA_VALID_SHIFT 15

/* XPT_RAVE :: CX4_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX4_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: SCD_PID_CHA [12:00] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PID_CHA_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PID_CHA_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX4_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX4_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_A [30:30] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_MASK 0x40000000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_SHIFT 30

/* XPT_RAVE :: CX4_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: SCD_NUMA [29:24] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_NUMA_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_NUMA_SHIFT 24

/* XPT_RAVE :: CX4_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX4_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: PIDA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_PIDA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_PIDA_VALID_SHIFT 15

/* XPT_RAVE :: CX4_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX4_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: SCD_PIDA [12:00] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PIDA_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PIDA_SHIFT 0

/***************************************************************************
 *CX4_REC_SCD_PIDS_B - Context SCD map PIDS B
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX4_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX4_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_B [30:30] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_MASK 0x40000000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_SHIFT 30

/* XPT_RAVE :: CX4_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: SCD_NUMB [29:24] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_NUMB_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_NUMB_SHIFT 24

/* XPT_RAVE :: CX4_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX4_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: PID_CHB_VALID [15:15] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_PID_CHB_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_PID_CHB_VALID_SHIFT 15

/* XPT_RAVE :: CX4_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX4_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: SCD_PID_CHB [12:00] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PID_CHB_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PID_CHB_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX4_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX4_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_B [30:30] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_B_MASK 0x40000000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_B_SHIFT 30

/* XPT_RAVE :: CX4_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: SCD_NUMB [29:24] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_NUMB_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_NUMB_SHIFT 24

/* XPT_RAVE :: CX4_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX4_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: PIDB_VALID [15:15] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_PIDB_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_PIDB_VALID_SHIFT 15

/* XPT_RAVE :: CX4_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX4_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: SCD_PIDB [12:00] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PIDB_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PIDB_SHIFT 0

/***************************************************************************
 *CX4_REC_SCD_PIDS_C - Context SCD map PIDS C
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX4_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX4_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_C [30:30] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_MASK 0x40000000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_SHIFT 30

/* XPT_RAVE :: CX4_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: SCD_NUMC [29:24] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_NUMC_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_NUMC_SHIFT 24

/* XPT_RAVE :: CX4_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX4_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: PID_CHC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_PID_CHC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_PID_CHC_VALID_SHIFT 15

/* XPT_RAVE :: CX4_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX4_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: SCD_PID_CHC [12:00] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PID_CHC_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PID_CHC_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX4_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX4_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_C [30:30] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_MASK 0x40000000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_SHIFT 30

/* XPT_RAVE :: CX4_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: SCD_NUMC [29:24] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_NUMC_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_NUMC_SHIFT 24

/* XPT_RAVE :: CX4_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX4_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: PIDC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_PIDC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_PIDC_VALID_SHIFT 15

/* XPT_RAVE :: CX4_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX4_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: SCD_PIDC [12:00] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PIDC_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PIDC_SHIFT 0

/***************************************************************************
 *CX4_REC_SCD_PIDS_D - Context SCD map PIDS D
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX4_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX4_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_D [30:30] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_MASK 0x40000000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_SHIFT 30

/* XPT_RAVE :: CX4_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: SCD_NUMD [29:24] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_NUMD_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_NUMD_SHIFT 24

/* XPT_RAVE :: CX4_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX4_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: PID_CHD_VALID [15:15] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_PID_CHD_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_PID_CHD_VALID_SHIFT 15

/* XPT_RAVE :: CX4_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX4_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: SCD_PID_CHD [12:00] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PID_CHD_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PID_CHD_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX4_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX4_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_D [30:30] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_D_MASK 0x40000000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_D_SHIFT 30

/* XPT_RAVE :: CX4_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: SCD_NUMD [29:24] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_NUMD_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_NUMD_SHIFT 24

/* XPT_RAVE :: CX4_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX4_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: PIDD_VALID [15:15] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_PIDD_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_PIDD_VALID_SHIFT 15

/* XPT_RAVE :: CX4_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX4_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: SCD_PIDD [12:00] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PIDD_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PIDD_SHIFT 0

/***************************************************************************
 *CX4_REC_SCD_PIDS_E - Context SCD map PIDS E
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX4_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX4_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_E [30:30] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_MASK 0x40000000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_SHIFT 30

/* XPT_RAVE :: CX4_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: SCD_NUME [29:24] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_NUME_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_NUME_SHIFT 24

/* XPT_RAVE :: CX4_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX4_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: PID_CHE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_PID_CHE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_PID_CHE_VALID_SHIFT 15

/* XPT_RAVE :: CX4_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX4_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: SCD_PID_CHE [12:00] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PID_CHE_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PID_CHE_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX4_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX4_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_E [30:30] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_MASK 0x40000000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_SHIFT 30

/* XPT_RAVE :: CX4_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: SCD_NUME [29:24] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_NUME_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_NUME_SHIFT 24

/* XPT_RAVE :: CX4_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX4_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: PIDE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_PIDE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_PIDE_VALID_SHIFT 15

/* XPT_RAVE :: CX4_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX4_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: SCD_PIDE [12:00] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PIDE_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PIDE_SHIFT 0

/***************************************************************************
 *CX4_REC_SCD_PIDS_F - Context SCD map PIDS F
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX4_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX4_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_F [30:30] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_MASK 0x40000000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_SHIFT 30

/* XPT_RAVE :: CX4_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: SCD_NUMF [29:24] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_NUMF_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_NUMF_SHIFT 24

/* XPT_RAVE :: CX4_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX4_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: PID_CHF_VALID [15:15] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_PID_CHF_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_PID_CHF_VALID_SHIFT 15

/* XPT_RAVE :: CX4_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX4_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: SCD_PID_CHF [12:00] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PID_CHF_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PID_CHF_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX4_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX4_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_F [30:30] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_F_MASK 0x40000000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_F_SHIFT 30

/* XPT_RAVE :: CX4_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: SCD_NUMF [29:24] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_NUMF_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_NUMF_SHIFT 24

/* XPT_RAVE :: CX4_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX4_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: PIDF_VALID [15:15] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_PIDF_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_PIDF_VALID_SHIFT 15

/* XPT_RAVE :: CX4_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX4_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: SCD_PIDF [12:00] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PIDF_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PIDF_SHIFT 0

/***************************************************************************
 *CX4_REC_SCD_PIDS_G - Context SCD map PIDS G
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX4_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX4_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_G [30:30] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_MASK 0x40000000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_SHIFT 30

/* XPT_RAVE :: CX4_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: SCD_NUMG [29:24] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_NUMG_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_NUMG_SHIFT 24

/* XPT_RAVE :: CX4_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX4_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: PID_CHG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_PID_CHG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_PID_CHG_VALID_SHIFT 15

/* XPT_RAVE :: CX4_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX4_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: SCD_PID_CHG [12:00] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PID_CHG_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PID_CHG_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX4_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX4_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_G [30:30] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_MASK 0x40000000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_SHIFT 30

/* XPT_RAVE :: CX4_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: SCD_NUMG [29:24] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_NUMG_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_NUMG_SHIFT 24

/* XPT_RAVE :: CX4_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX4_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: PIDG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_PIDG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_PIDG_VALID_SHIFT 15

/* XPT_RAVE :: CX4_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX4_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: SCD_PIDG [12:00] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PIDG_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PIDG_SHIFT 0

/***************************************************************************
 *CX4_REC_SCD_PIDS_H - Context SCD map PIDS H
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX4_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX4_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_H [30:30] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_MASK 0x40000000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_SHIFT 30

/* XPT_RAVE :: CX4_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: SCD_NUMH [29:24] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_NUMH_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_NUMH_SHIFT 24

/* XPT_RAVE :: CX4_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX4_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: PID_CHH_VALID [15:15] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_PID_CHH_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_PID_CHH_VALID_SHIFT 15

/* XPT_RAVE :: CX4_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX4_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: SCD_PID_CHH [12:00] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PID_CHH_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PID_CHH_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX4_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX4_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_H [30:30] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_H_MASK 0x40000000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_H_SHIFT 30

/* XPT_RAVE :: CX4_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: SCD_NUMH [29:24] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_NUMH_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_NUMH_SHIFT 24

/* XPT_RAVE :: CX4_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX4_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: PIDH_VALID [15:15] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_PIDH_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_PIDH_VALID_SHIFT 15

/* XPT_RAVE :: CX4_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX4_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: SCD_PIDH [12:00] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PIDH_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PIDH_SHIFT 0

/***************************************************************************
 *CX4_AV_MISC_CONFIG1 - Context Miscellaneous Config 1 Register
 ***************************************************************************/
/* XPT_RAVE :: CX4_AV_MISC_CONFIG1 :: BAND_HOLD_EN [31:31] */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG1_BAND_HOLD_EN_MASK        0x80000000
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG1_BAND_HOLD_EN_SHIFT       31

/* XPT_RAVE :: CX4_AV_MISC_CONFIG1 :: EMU_PREV_BYTE_REMOVE [30:30] */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_MASK 0x40000000
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_SHIFT 30

/* XPT_RAVE :: CX4_AV_MISC_CONFIG1 :: SHIFT_PTS [29:29] */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG1_SHIFT_PTS_MASK           0x20000000
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG1_SHIFT_PTS_SHIFT          29

/* XPT_RAVE :: CX4_AV_MISC_CONFIG1 :: CONVERT_PTS [28:28] */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG1_CONVERT_PTS_MASK         0x10000000
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG1_CONVERT_PTS_SHIFT        28

/* XPT_RAVE :: CX4_AV_MISC_CONFIG1 :: PES_SYNC_MODE [27:26] */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG1_PES_SYNC_MODE_MASK       0x0c000000
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG1_PES_SYNC_MODE_SHIFT      26

/* XPT_RAVE :: CX4_AV_MISC_CONFIG1 :: PES_TYPE_MODE [25:24] */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG1_PES_TYPE_MODE_MASK       0x03000000
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG1_PES_TYPE_MODE_SHIFT      24

/* XPT_RAVE :: CX4_AV_MISC_CONFIG1 :: EMU_PREV_MODE [23:23] */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG1_EMU_PREV_MODE_MASK       0x00800000
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG1_EMU_PREV_MODE_SHIFT      23

/* XPT_RAVE :: CX4_AV_MISC_CONFIG1 :: OUTPUT_FORMAT [22:21] */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG1_OUTPUT_FORMAT_MASK       0x00600000
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG1_OUTPUT_FORMAT_SHIFT      21

/* XPT_RAVE :: CX4_AV_MISC_CONFIG1 :: CONTEXT_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG1_CONTEXT_ENABLE_MASK      0x00100000
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG1_CONTEXT_ENABLE_SHIFT     20

/* XPT_RAVE :: CX4_AV_MISC_CONFIG1 :: INPUT_ES_FORMAT [19:16] */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG1_INPUT_ES_FORMAT_MASK     0x000f0000
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG1_INPUT_ES_FORMAT_SHIFT    16

/* XPT_RAVE :: CX4_AV_MISC_CONFIG1 :: STREAM_ID_HI [15:08] */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG1_STREAM_ID_HI_MASK        0x0000ff00
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG1_STREAM_ID_HI_SHIFT       8

/* XPT_RAVE :: CX4_AV_MISC_CONFIG1 :: STREAM_ID_LO [07:00] */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG1_STREAM_ID_LO_MASK        0x000000ff
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG1_STREAM_ID_LO_SHIFT       0

/***************************************************************************
 *CX4_AV_MISC_CONFIG2 - Context Miscellaneous Config 2 Register
 ***************************************************************************/
/* XPT_RAVE :: CX4_AV_MISC_CONFIG2 :: DISABLE_BEFORE_PES [31:31] */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_MASK  0x80000000
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_SHIFT 31

/* XPT_RAVE :: CX4_AV_MISC_CONFIG2 :: reserved_for_eco0 [30:22] */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG2_reserved_for_eco0_MASK   0x7fc00000
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG2_reserved_for_eco0_SHIFT  22

/* XPT_RAVE :: CX4_AV_MISC_CONFIG2 :: ITB_ENDIAN_CTRL [21:21] */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_MASK     0x00200000
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_SHIFT    21

/* XPT_RAVE :: CX4_AV_MISC_CONFIG2 :: CDB_ENDIAN_CTRL [20:20] */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_MASK     0x00100000
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_SHIFT    20

/* XPT_RAVE :: CX4_AV_MISC_CONFIG2 :: reserved_for_eco1 [19:12] */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG2_reserved_for_eco1_MASK   0x000ff000
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG2_reserved_for_eco1_SHIFT  12

/* XPT_RAVE :: CX4_AV_MISC_CONFIG2 :: IP_MODE_EN [11:11] */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG2_IP_MODE_EN_MASK          0x00000800
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG2_IP_MODE_EN_SHIFT         11

/* XPT_RAVE :: CX4_AV_MISC_CONFIG2 :: CONTEXT_DMEM_BASE [10:00] */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_MASK   0x000007ff
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_SHIFT  0

/***************************************************************************
 *CX4_AV_MISC_CONFIG3 - Context Miscellaneous Config 3 Register
 ***************************************************************************/
/* XPT_RAVE :: CX4_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_HI [31:24] */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_MASK  0xff000000
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_SHIFT 24

/* XPT_RAVE :: CX4_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_LO [23:16] */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_MASK  0x00ff0000
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_SHIFT 16

/* XPT_RAVE :: CX4_AV_MISC_CONFIG3 :: PCR_RTS_EN [15:15] */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG3_PCR_RTS_EN_MASK          0x00008000
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG3_PCR_RTS_EN_SHIFT         15

/* XPT_RAVE :: CX4_AV_MISC_CONFIG3 :: DISABLE_PRV_HDR_DMEM [14:14] */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_MASK 0x00004000
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_SHIFT 14

/* XPT_RAVE :: CX4_AV_MISC_CONFIG3 :: ENABLE_BPP_SEARCH [13:13] */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_MASK   0x00002000
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_SHIFT  13

/* XPT_RAVE :: CX4_AV_MISC_CONFIG3 :: CHK_PACK_HDR_IN_AF [12:12] */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_MASK  0x00001000
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_SHIFT 12

/* XPT_RAVE :: CX4_AV_MISC_CONFIG3 :: CP_PERM_CHANGE_DETECT [11:11] */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_MASK 0x00000800
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_SHIFT 11

/* XPT_RAVE :: CX4_AV_MISC_CONFIG3 :: PES_EXT_SEARCH_MODE [10:09] */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_MASK 0x00000600
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_SHIFT 9

/* XPT_RAVE :: CX4_AV_MISC_CONFIG3 :: CDB_ITB_DEPTH_MODE [08:08] */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_MASK  0x00000100
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_SHIFT 8

/* XPT_RAVE :: CX4_AV_MISC_CONFIG3 :: DISABLE_PKT_ERRORS [07:07] */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_MASK  0x00000080
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_SHIFT 7

/* XPT_RAVE :: CX4_AV_MISC_CONFIG3 :: DISABLE_CC_CHECK [06:06] */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG3_DISABLE_CC_CHECK_MASK    0x00000040
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG3_DISABLE_CC_CHECK_SHIFT   6

/* XPT_RAVE :: CX4_AV_MISC_CONFIG3 :: MAX_COMPARE_PATTERNS [05:00] */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_MASK 0x0000003f
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_SHIFT 0

/***************************************************************************
 *CX4_AV_INTERRUPT_ENABLES - Context Interrupt Enables
 ***************************************************************************/
/* XPT_RAVE :: CX4_AV_INTERRUPT_ENABLES :: reserved0 [31:12] */
#define BCHP_XPT_RAVE_CX4_AV_INTERRUPT_ENABLES_reserved0_MASK      0xfffff000
#define BCHP_XPT_RAVE_CX4_AV_INTERRUPT_ENABLES_reserved0_SHIFT     12

/* XPT_RAVE :: CX4_AV_INTERRUPT_ENABLES :: ITB_UPPER_THRESH_INT_EN [11:11] */
#define BCHP_XPT_RAVE_CX4_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_MASK 0x00000800
#define BCHP_XPT_RAVE_CX4_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_SHIFT 11

/* XPT_RAVE :: CX4_AV_INTERRUPT_ENABLES :: ITB_LOWER_THRESH_INT_EN [10:10] */
#define BCHP_XPT_RAVE_CX4_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_MASK 0x00000400
#define BCHP_XPT_RAVE_CX4_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_SHIFT 10

/* XPT_RAVE :: CX4_AV_INTERRUPT_ENABLES :: CDB_UPPER_THRESH_INT_EN [09:09] */
#define BCHP_XPT_RAVE_CX4_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_MASK 0x00000200
#define BCHP_XPT_RAVE_CX4_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_SHIFT 9

/* XPT_RAVE :: CX4_AV_INTERRUPT_ENABLES :: CDB_LOWER_THRESH_INT_EN [08:08] */
#define BCHP_XPT_RAVE_CX4_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_MASK 0x00000100
#define BCHP_XPT_RAVE_CX4_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_SHIFT 8

/* XPT_RAVE :: CX4_AV_INTERRUPT_ENABLES :: LAST_CMD_INT_EN [07:07] */
#define BCHP_XPT_RAVE_CX4_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_MASK 0x00000080
#define BCHP_XPT_RAVE_CX4_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_SHIFT 7

/* XPT_RAVE :: CX4_AV_INTERRUPT_ENABLES :: SPLICE_INT_EN [06:06] */
#define BCHP_XPT_RAVE_CX4_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_MASK  0x00000040
#define BCHP_XPT_RAVE_CX4_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_SHIFT 6

/* XPT_RAVE :: CX4_AV_INTERRUPT_ENABLES :: ITB_OVERFLOW_INT_EN [05:05] */
#define BCHP_XPT_RAVE_CX4_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_MASK 0x00000020
#define BCHP_XPT_RAVE_CX4_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_SHIFT 5

/* XPT_RAVE :: CX4_AV_INTERRUPT_ENABLES :: CDB_OVERFLOW_INT_EN [04:04] */
#define BCHP_XPT_RAVE_CX4_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_MASK 0x00000010
#define BCHP_XPT_RAVE_CX4_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_SHIFT 4

/* XPT_RAVE :: CX4_AV_INTERRUPT_ENABLES :: CC_ERROR_INT_EN [03:03] */
#define BCHP_XPT_RAVE_CX4_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_MASK 0x00000008
#define BCHP_XPT_RAVE_CX4_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_SHIFT 3

/* XPT_RAVE :: CX4_AV_INTERRUPT_ENABLES :: TEI_ERROR_INT_EN [02:02] */
#define BCHP_XPT_RAVE_CX4_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_MASK 0x00000004
#define BCHP_XPT_RAVE_CX4_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_SHIFT 2

/* XPT_RAVE :: CX4_AV_INTERRUPT_ENABLES :: PUSI_ERROR_INT_EN [01:01] */
#define BCHP_XPT_RAVE_CX4_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_MASK 0x00000002
#define BCHP_XPT_RAVE_CX4_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_SHIFT 1

/* XPT_RAVE :: CX4_AV_INTERRUPT_ENABLES :: EMU_ERROR_INT_EN [00:00] */
#define BCHP_XPT_RAVE_CX4_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_MASK 0x00000001
#define BCHP_XPT_RAVE_CX4_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_SHIFT 0

/***************************************************************************
 *CX4_AV_COMP1_CONTROL - Context Comparator 1 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX4_AV_COMP1_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX4_AV_COMP1_CONTROL_reserved_for_eco0_MASK  0xf8000000
#define BCHP_XPT_RAVE_CX4_AV_COMP1_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX4_AV_COMP1_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX4_AV_COMP1_CONTROL_ALIGNMENT_EN_MASK       0x04000000
#define BCHP_XPT_RAVE_CX4_AV_COMP1_CONTROL_ALIGNMENT_EN_SHIFT      26

/* XPT_RAVE :: CX4_AV_COMP1_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX4_AV_COMP1_CONTROL_COMPARE_ES_DATA_MASK    0x02000000
#define BCHP_XPT_RAVE_CX4_AV_COMP1_CONTROL_COMPARE_ES_DATA_SHIFT   25

/* XPT_RAVE :: CX4_AV_COMP1_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX4_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX4_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX4_AV_COMP1_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX4_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX4_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX4_AV_COMP1_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX4_AV_COMP1_CONTROL_COMPARE_ALL_DATA_MASK   0x00400000
#define BCHP_XPT_RAVE_CX4_AV_COMP1_CONTROL_COMPARE_ALL_DATA_SHIFT  22

/* XPT_RAVE :: CX4_AV_COMP1_CONTROL :: CASCADE_ENABLE [21:21] */
#define BCHP_XPT_RAVE_CX4_AV_COMP1_CONTROL_CASCADE_ENABLE_MASK     0x00200000
#define BCHP_XPT_RAVE_CX4_AV_COMP1_CONTROL_CASCADE_ENABLE_SHIFT    21

/* XPT_RAVE :: CX4_AV_COMP1_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX4_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_MASK  0x00100000
#define BCHP_XPT_RAVE_CX4_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX4_AV_COMP1_CONTROL :: NUM_COMPARE_BYTES [19:17] */
#define BCHP_XPT_RAVE_CX4_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_MASK  0x000e0000
#define BCHP_XPT_RAVE_CX4_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX4_AV_COMP1_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX4_AV_COMP1_CONTROL_REPEAT_BYTE_MASK        0x0001e000
#define BCHP_XPT_RAVE_CX4_AV_COMP1_CONTROL_REPEAT_BYTE_SHIFT       13

/* XPT_RAVE :: CX4_AV_COMP1_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX4_AV_COMP1_CONTROL_COMP_ENABLE_MASK        0x00001000
#define BCHP_XPT_RAVE_CX4_AV_COMP1_CONTROL_COMP_ENABLE_SHIFT       12

/* XPT_RAVE :: CX4_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX4_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX4_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX4_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX4_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX4_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX4_AV_COMP1_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX4_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX4_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX4_AV_COMP1_COMPARE_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX4_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX4_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX4_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX4_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX4_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX4_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX4_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX4_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX4_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX4_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX4_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX4_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX4_AV_COMP1_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX4_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX4_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_MASK  0xff000000
#define BCHP_XPT_RAVE_CX4_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX4_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX4_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_MASK  0x00ff0000
#define BCHP_XPT_RAVE_CX4_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX4_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX4_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_MASK  0x0000ff00
#define BCHP_XPT_RAVE_CX4_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX4_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX4_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_MASK  0x000000ff
#define BCHP_XPT_RAVE_CX4_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX4_AV_COMP1_FILTER_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX4_AV_COMP1_FILTER_VAL :: Exclusion_Value_D :: COMP1_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX4_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX4_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX4_AV_COMP1_FILTER_VAL :: Inclusion_Range_D :: COMP1_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX4_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX4_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX4_AV_COMP1_FILTER_VAL :: Exclusion_Value_C :: COMP1_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX4_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX4_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX4_AV_COMP1_FILTER_VAL :: Inclusion_Range_C :: COMP1_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX4_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX4_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX4_AV_COMP1_FILTER_VAL :: Exclusion_Value_B :: COMP1_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX4_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX4_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX4_AV_COMP1_FILTER_VAL :: Inclusion_Range_B :: COMP1_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX4_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX4_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX4_AV_COMP1_FILTER_VAL :: Exclusion_Value_A :: COMP1_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX4_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX4_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX4_AV_COMP1_FILTER_VAL :: Inclusion_Range_A :: COMP1_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX4_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX4_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX4_AV_COMP1_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX4_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP1_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX4_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX4_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX4_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP1_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX4_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX4_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX4_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP1_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX4_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX4_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX4_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP1_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX4_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX4_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX4_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP1_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX4_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX4_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX4_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP1_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX4_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX4_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX4_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP1_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX4_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX4_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX4_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP1_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX4_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX4_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX4_AV_COMP2_CONTROL - Context Comparator 2 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX4_AV_COMP2_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX4_AV_COMP2_CONTROL_reserved_for_eco0_MASK  0xf8000000
#define BCHP_XPT_RAVE_CX4_AV_COMP2_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX4_AV_COMP2_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX4_AV_COMP2_CONTROL_ALIGNMENT_EN_MASK       0x04000000
#define BCHP_XPT_RAVE_CX4_AV_COMP2_CONTROL_ALIGNMENT_EN_SHIFT      26

/* XPT_RAVE :: CX4_AV_COMP2_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX4_AV_COMP2_CONTROL_COMPARE_ES_DATA_MASK    0x02000000
#define BCHP_XPT_RAVE_CX4_AV_COMP2_CONTROL_COMPARE_ES_DATA_SHIFT   25

/* XPT_RAVE :: CX4_AV_COMP2_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX4_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX4_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX4_AV_COMP2_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX4_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX4_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX4_AV_COMP2_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX4_AV_COMP2_CONTROL_COMPARE_ALL_DATA_MASK   0x00400000
#define BCHP_XPT_RAVE_CX4_AV_COMP2_CONTROL_COMPARE_ALL_DATA_SHIFT  22

/* XPT_RAVE :: CX4_AV_COMP2_CONTROL :: reserved_for_eco1 [21:21] */
#define BCHP_XPT_RAVE_CX4_AV_COMP2_CONTROL_reserved_for_eco1_MASK  0x00200000
#define BCHP_XPT_RAVE_CX4_AV_COMP2_CONTROL_reserved_for_eco1_SHIFT 21

/* XPT_RAVE :: CX4_AV_COMP2_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX4_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_MASK  0x00100000
#define BCHP_XPT_RAVE_CX4_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX4_AV_COMP2_CONTROL :: reserved_for_eco2 [19:19] */
#define BCHP_XPT_RAVE_CX4_AV_COMP2_CONTROL_reserved_for_eco2_MASK  0x00080000
#define BCHP_XPT_RAVE_CX4_AV_COMP2_CONTROL_reserved_for_eco2_SHIFT 19

/* XPT_RAVE :: CX4_AV_COMP2_CONTROL :: NUM_COMPARE_BYTES [18:17] */
#define BCHP_XPT_RAVE_CX4_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_MASK  0x00060000
#define BCHP_XPT_RAVE_CX4_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX4_AV_COMP2_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX4_AV_COMP2_CONTROL_REPEAT_BYTE_MASK        0x0001e000
#define BCHP_XPT_RAVE_CX4_AV_COMP2_CONTROL_REPEAT_BYTE_SHIFT       13

/* XPT_RAVE :: CX4_AV_COMP2_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX4_AV_COMP2_CONTROL_COMP_ENABLE_MASK        0x00001000
#define BCHP_XPT_RAVE_CX4_AV_COMP2_CONTROL_COMP_ENABLE_SHIFT       12

/* XPT_RAVE :: CX4_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX4_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX4_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX4_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX4_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX4_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX4_AV_COMP2_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX4_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX4_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX4_AV_COMP2_COMPARE_VAL - Context Comparator 2 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX4_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX4_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX4_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX4_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX4_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX4_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX4_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX4_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX4_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX4_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX4_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX4_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX4_AV_COMP2_MASK_VAL - Context Comparator 2 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX4_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX4_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_MASK  0xff000000
#define BCHP_XPT_RAVE_CX4_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX4_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX4_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_MASK  0x00ff0000
#define BCHP_XPT_RAVE_CX4_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX4_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX4_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_MASK  0x0000ff00
#define BCHP_XPT_RAVE_CX4_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX4_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX4_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_MASK  0x000000ff
#define BCHP_XPT_RAVE_CX4_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX4_AV_COMP2_FILTER_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX4_AV_COMP2_FILTER_VAL :: Exclusion_Value_D :: COMP2_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX4_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX4_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX4_AV_COMP2_FILTER_VAL :: Inclusion_Range_D :: COMP2_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX4_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX4_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX4_AV_COMP2_FILTER_VAL :: Exclusion_Value_C :: COMP2_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX4_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX4_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX4_AV_COMP2_FILTER_VAL :: Inclusion_Range_C :: COMP2_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX4_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX4_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX4_AV_COMP2_FILTER_VAL :: Exclusion_Value_B :: COMP2_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX4_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX4_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX4_AV_COMP2_FILTER_VAL :: Inclusion_Range_B :: COMP2_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX4_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX4_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX4_AV_COMP2_FILTER_VAL :: Exclusion_Value_A :: COMP2_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX4_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX4_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX4_AV_COMP2_FILTER_VAL :: Inclusion_Range_A :: COMP2_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX4_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX4_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX4_AV_COMP2_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX4_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP2_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX4_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX4_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX4_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP2_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX4_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX4_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX4_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP2_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX4_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX4_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX4_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP2_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX4_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX4_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX4_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP2_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX4_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX4_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX4_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP2_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX4_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX4_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX4_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP2_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX4_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX4_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX4_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP2_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX4_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX4_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX4_AV_COMP12_FILTER_MODE - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX4_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_D [31:30] */
#define BCHP_XPT_RAVE_CX4_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_MASK 0xc0000000
#define BCHP_XPT_RAVE_CX4_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_SHIFT 30

/* XPT_RAVE :: CX4_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_D [29:28] */
#define BCHP_XPT_RAVE_CX4_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_MASK 0x30000000
#define BCHP_XPT_RAVE_CX4_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_SHIFT 28

/* XPT_RAVE :: CX4_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_C [27:26] */
#define BCHP_XPT_RAVE_CX4_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_MASK 0x0c000000
#define BCHP_XPT_RAVE_CX4_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_SHIFT 26

/* XPT_RAVE :: CX4_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_C [25:24] */
#define BCHP_XPT_RAVE_CX4_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_MASK 0x03000000
#define BCHP_XPT_RAVE_CX4_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_SHIFT 24

/* XPT_RAVE :: CX4_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_B [23:22] */
#define BCHP_XPT_RAVE_CX4_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_MASK 0x00c00000
#define BCHP_XPT_RAVE_CX4_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_SHIFT 22

/* XPT_RAVE :: CX4_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_B [21:20] */
#define BCHP_XPT_RAVE_CX4_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_MASK 0x00300000
#define BCHP_XPT_RAVE_CX4_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_SHIFT 20

/* XPT_RAVE :: CX4_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_A [19:18] */
#define BCHP_XPT_RAVE_CX4_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_MASK 0x000c0000
#define BCHP_XPT_RAVE_CX4_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_SHIFT 18

/* XPT_RAVE :: CX4_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_A [17:16] */
#define BCHP_XPT_RAVE_CX4_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_MASK 0x00030000
#define BCHP_XPT_RAVE_CX4_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_SHIFT 16

/* XPT_RAVE :: CX4_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_D [15:14] */
#define BCHP_XPT_RAVE_CX4_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_MASK 0x0000c000
#define BCHP_XPT_RAVE_CX4_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_SHIFT 14

/* XPT_RAVE :: CX4_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_D [13:12] */
#define BCHP_XPT_RAVE_CX4_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_MASK 0x00003000
#define BCHP_XPT_RAVE_CX4_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_SHIFT 12

/* XPT_RAVE :: CX4_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_C [11:10] */
#define BCHP_XPT_RAVE_CX4_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX4_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_SHIFT 10

/* XPT_RAVE :: CX4_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_C [09:08] */
#define BCHP_XPT_RAVE_CX4_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_MASK 0x00000300
#define BCHP_XPT_RAVE_CX4_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_SHIFT 8

/* XPT_RAVE :: CX4_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_B [07:06] */
#define BCHP_XPT_RAVE_CX4_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_MASK 0x000000c0
#define BCHP_XPT_RAVE_CX4_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_SHIFT 6

/* XPT_RAVE :: CX4_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_B [05:04] */
#define BCHP_XPT_RAVE_CX4_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_MASK 0x00000030
#define BCHP_XPT_RAVE_CX4_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_SHIFT 4

/* XPT_RAVE :: CX4_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_A [03:02] */
#define BCHP_XPT_RAVE_CX4_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_MASK 0x0000000c
#define BCHP_XPT_RAVE_CX4_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_SHIFT 2

/* XPT_RAVE :: CX4_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_A [01:00] */
#define BCHP_XPT_RAVE_CX4_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_MASK 0x00000003
#define BCHP_XPT_RAVE_CX4_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_SHIFT 0

/***************************************************************************
 *CX4_AV_PID_STREAM_ID - Context PID and Stream ID Filter Value
 ***************************************************************************/
/* XPT_RAVE :: CX4_AV_PID_STREAM_ID :: PRV_HDR_ITB_EN [31:31] */
#define BCHP_XPT_RAVE_CX4_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_MASK     0x80000000
#define BCHP_XPT_RAVE_CX4_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_SHIFT    31

/* XPT_RAVE :: CX4_AV_PID_STREAM_ID :: PID_VALID [30:30] */
#define BCHP_XPT_RAVE_CX4_AV_PID_STREAM_ID_PID_VALID_MASK          0x40000000
#define BCHP_XPT_RAVE_CX4_AV_PID_STREAM_ID_PID_VALID_SHIFT         30

/* XPT_RAVE :: CX4_AV_PID_STREAM_ID :: AUD_FRAME_INFO [29:26] */
#define BCHP_XPT_RAVE_CX4_AV_PID_STREAM_ID_AUD_FRAME_INFO_MASK     0x3c000000
#define BCHP_XPT_RAVE_CX4_AV_PID_STREAM_ID_AUD_FRAME_INFO_SHIFT    26

/* XPT_RAVE :: CX4_AV_PID_STREAM_ID :: SSID_ENABLE [25:25] */
#define BCHP_XPT_RAVE_CX4_AV_PID_STREAM_ID_SSID_ENABLE_MASK        0x02000000
#define BCHP_XPT_RAVE_CX4_AV_PID_STREAM_ID_SSID_ENABLE_SHIFT       25

/* XPT_RAVE :: CX4_AV_PID_STREAM_ID :: SPLICE_EN [24:24] */
#define BCHP_XPT_RAVE_CX4_AV_PID_STREAM_ID_SPLICE_EN_MASK          0x01000000
#define BCHP_XPT_RAVE_CX4_AV_PID_STREAM_ID_SPLICE_EN_SHIFT         24

/* XPT_RAVE :: CX4_AV_PID_STREAM_ID :: reserved_for_eco0 [23:21] */
#define BCHP_XPT_RAVE_CX4_AV_PID_STREAM_ID_reserved_for_eco0_MASK  0x00e00000
#define BCHP_XPT_RAVE_CX4_AV_PID_STREAM_ID_reserved_for_eco0_SHIFT 21

/* XPT_RAVE :: CX4_AV_PID_STREAM_ID :: BAND_NUM [20:16] */
#define BCHP_XPT_RAVE_CX4_AV_PID_STREAM_ID_BAND_NUM_MASK           0x001f0000
#define BCHP_XPT_RAVE_CX4_AV_PID_STREAM_ID_BAND_NUM_SHIFT          16

/* XPT_RAVE :: CX4_AV_PID_STREAM_ID :: FILTER_PID_STREAM_ID [15:00] */
#define BCHP_XPT_RAVE_CX4_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX4_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_SHIFT 0

/***************************************************************************
 *CX4_REC_CTRL1 - Record Control Register 1
 ***************************************************************************/
/* XPT_RAVE :: CX4_REC_CTRL1 :: reserved_for_eco0 [31:16] */
#define BCHP_XPT_RAVE_CX4_REC_CTRL1_reserved_for_eco0_MASK         0xffff0000
#define BCHP_XPT_RAVE_CX4_REC_CTRL1_reserved_for_eco0_SHIFT        16

/* XPT_RAVE :: CX4_REC_CTRL1 :: DTV2MPEG_PADNUM [15:08] */
#define BCHP_XPT_RAVE_CX4_REC_CTRL1_DTV2MPEG_PADNUM_MASK           0x0000ff00
#define BCHP_XPT_RAVE_CX4_REC_CTRL1_DTV2MPEG_PADNUM_SHIFT          8

/* XPT_RAVE :: CX4_REC_CTRL1 :: reserved_for_eco1 [07:06] */
#define BCHP_XPT_RAVE_CX4_REC_CTRL1_reserved_for_eco1_MASK         0x000000c0
#define BCHP_XPT_RAVE_CX4_REC_CTRL1_reserved_for_eco1_SHIFT        6

/* XPT_RAVE :: CX4_REC_CTRL1 :: ATSC_SCRAM_CTRL [05:05] */
#define BCHP_XPT_RAVE_CX4_REC_CTRL1_ATSC_SCRAM_CTRL_MASK           0x00000020
#define BCHP_XPT_RAVE_CX4_REC_CTRL1_ATSC_SCRAM_CTRL_SHIFT          5

/* XPT_RAVE :: CX4_REC_CTRL1 :: PARSE_SC [04:04] */
#define BCHP_XPT_RAVE_CX4_REC_CTRL1_PARSE_SC_MASK                  0x00000010
#define BCHP_XPT_RAVE_CX4_REC_CTRL1_PARSE_SC_SHIFT                 4

/* XPT_RAVE :: CX4_REC_CTRL1 :: SEAMLESS_PAUSE_MODE [03:03] */
#define BCHP_XPT_RAVE_CX4_REC_CTRL1_SEAMLESS_PAUSE_MODE_MASK       0x00000008
#define BCHP_XPT_RAVE_CX4_REC_CTRL1_SEAMLESS_PAUSE_MODE_SHIFT      3

/* XPT_RAVE :: CX4_REC_CTRL1 :: DTV_PF_TOGGLE_DIS [02:02] */
#define BCHP_XPT_RAVE_CX4_REC_CTRL1_DTV_PF_TOGGLE_DIS_MASK         0x00000004
#define BCHP_XPT_RAVE_CX4_REC_CTRL1_DTV_PF_TOGGLE_DIS_SHIFT        2

/* XPT_RAVE :: CX4_REC_CTRL1 :: REC_DTV2MPG_EN [01:01] */
#define BCHP_XPT_RAVE_CX4_REC_CTRL1_REC_DTV2MPG_EN_MASK            0x00000002
#define BCHP_XPT_RAVE_CX4_REC_CTRL1_REC_DTV2MPG_EN_SHIFT           1

/* XPT_RAVE :: CX4_REC_CTRL1 :: REC_TIMESTAMP_ENABLE [00:00] */
#define BCHP_XPT_RAVE_CX4_REC_CTRL1_REC_TIMESTAMP_ENABLE_MASK      0x00000001
#define BCHP_XPT_RAVE_CX4_REC_CTRL1_REC_TIMESTAMP_ENABLE_SHIFT     0

/***************************************************************************
 *CX4_REC_INIT_TS - Record Initial Timestamp Value Register
 ***************************************************************************/
/* XPT_RAVE :: CX4_REC_INIT_TS :: INIT_TS [31:00] */
#define BCHP_XPT_RAVE_CX4_REC_INIT_TS_INIT_TS_MASK                 0xffffffff
#define BCHP_XPT_RAVE_CX4_REC_INIT_TS_INIT_TS_SHIFT                0

/***************************************************************************
 *CX4_REC_TS_CTRL - Record Timestamp Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX4_REC_TS_CTRL :: reserved_for_eco0 [31:06] */
#define BCHP_XPT_RAVE_CX4_REC_TS_CTRL_reserved_for_eco0_MASK       0xffffffc0
#define BCHP_XPT_RAVE_CX4_REC_TS_CTRL_reserved_for_eco0_SHIFT      6

/* XPT_RAVE :: CX4_REC_TS_CTRL :: TS_CHECK_DIS [05:05] */
#define BCHP_XPT_RAVE_CX4_REC_TS_CTRL_TS_CHECK_DIS_MASK            0x00000020
#define BCHP_XPT_RAVE_CX4_REC_TS_CTRL_TS_CHECK_DIS_SHIFT           5

/* XPT_RAVE :: CX4_REC_TS_CTRL :: REC_TIMESTAMP_MODE [04:03] */
#define BCHP_XPT_RAVE_CX4_REC_TS_CTRL_REC_TIMESTAMP_MODE_MASK      0x00000018
#define BCHP_XPT_RAVE_CX4_REC_TS_CTRL_REC_TIMESTAMP_MODE_SHIFT     3

/* XPT_RAVE :: CX4_REC_TS_CTRL :: TS_INIT_EN [02:02] */
#define BCHP_XPT_RAVE_CX4_REC_TS_CTRL_TS_INIT_EN_MASK              0x00000004
#define BCHP_XPT_RAVE_CX4_REC_TS_CTRL_TS_INIT_EN_SHIFT             2

/* XPT_RAVE :: CX4_REC_TS_CTRL :: TS_USER_BITS [01:00] */
#define BCHP_XPT_RAVE_CX4_REC_TS_CTRL_TS_USER_BITS_MASK            0x00000003
#define BCHP_XPT_RAVE_CX4_REC_TS_CTRL_TS_USER_BITS_SHIFT           0

/***************************************************************************
 *CX4_REC_TIME_CONFIG - Record Time Configuration Register
 ***************************************************************************/
/* XPT_RAVE :: CX4_REC_TIME_CONFIG :: reserved_for_eco0 [31:25] */
#define BCHP_XPT_RAVE_CX4_REC_TIME_CONFIG_reserved_for_eco0_MASK   0xfe000000
#define BCHP_XPT_RAVE_CX4_REC_TIME_CONFIG_reserved_for_eco0_SHIFT  25

/* XPT_RAVE :: CX4_REC_TIME_CONFIG :: REC_COUNT_MODE [24:24] */
#define BCHP_XPT_RAVE_CX4_REC_TIME_CONFIG_REC_COUNT_MODE_MASK      0x01000000
#define BCHP_XPT_RAVE_CX4_REC_TIME_CONFIG_REC_COUNT_MODE_SHIFT     24

/* XPT_RAVE :: CX4_REC_TIME_CONFIG :: REC_TIMEOUT_VAL [23:00] */
#define BCHP_XPT_RAVE_CX4_REC_TIME_CONFIG_REC_TIMEOUT_VAL_MASK     0x00ffffff
#define BCHP_XPT_RAVE_CX4_REC_TIME_CONFIG_REC_TIMEOUT_VAL_SHIFT    0

/***************************************************************************
 *CX4_AV_MISC_CONFIG4 - Context Miscellaneous Config 4 Register
 ***************************************************************************/
/* XPT_RAVE :: CX4_AV_MISC_CONFIG4 :: RESERVED_CONFIG [31:24] */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG4_RESERVED_CONFIG_MASK     0xff000000
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG4_RESERVED_CONFIG_SHIFT    24

/* XPT_RAVE :: CX4_AV_MISC_CONFIG4 :: reserved_for_eco0 [23:23] */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG4_reserved_for_eco0_MASK   0x00800000
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG4_reserved_for_eco0_SHIFT  23

/* XPT_RAVE :: CX4_AV_MISC_CONFIG4 :: PES_SID_EXT_DEP [22:16] */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG4_PES_SID_EXT_DEP_MASK     0x007f0000
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG4_PES_SID_EXT_DEP_SHIFT    16

/* XPT_RAVE :: CX4_AV_MISC_CONFIG4 :: reserved_for_eco1 [15:15] */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG4_reserved_for_eco1_MASK   0x00008000
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG4_reserved_for_eco1_SHIFT  15

/* XPT_RAVE :: CX4_AV_MISC_CONFIG4 :: PES_SID_EXT_IND [14:08] */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG4_PES_SID_EXT_IND_MASK     0x00007f00
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG4_PES_SID_EXT_IND_SHIFT    8

/* XPT_RAVE :: CX4_AV_MISC_CONFIG4 :: reserved_for_eco2 [07:02] */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG4_reserved_for_eco2_MASK   0x000000fc
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG4_reserved_for_eco2_SHIFT  2

/* XPT_RAVE :: CX4_AV_MISC_CONFIG4 :: PES_SID_EXT_MODE [01:00] */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG4_PES_SID_EXT_MODE_MASK    0x00000003
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG4_PES_SID_EXT_MODE_SHIFT   0

/***************************************************************************
 *CX4_PIC_CTR - Picture Counter register
 ***************************************************************************/
/* XPT_RAVE :: CX4_PIC_CTR :: reserved0 [31:16] */
#define BCHP_XPT_RAVE_CX4_PIC_CTR_reserved0_MASK                   0xffff0000
#define BCHP_XPT_RAVE_CX4_PIC_CTR_reserved0_SHIFT                  16

/* XPT_RAVE :: CX4_PIC_CTR :: VALUE [15:00] */
#define BCHP_XPT_RAVE_CX4_PIC_CTR_VALUE_MASK                       0x0000ffff
#define BCHP_XPT_RAVE_CX4_PIC_CTR_VALUE_SHIFT                      0

/***************************************************************************
 *CX4_PIC_CTR_MODE - Picture Counter Mode Register
 ***************************************************************************/
/* XPT_RAVE :: CX4_PIC_CTR_MODE :: reserved0 [31:31] */
#define BCHP_XPT_RAVE_CX4_PIC_CTR_MODE_reserved0_MASK              0x80000000
#define BCHP_XPT_RAVE_CX4_PIC_CTR_MODE_reserved0_SHIFT             31

/* XPT_RAVE :: CX4_PIC_CTR_MODE :: Valid_PIC_CTR_VALUE [30:28] */
#define BCHP_XPT_RAVE_CX4_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_MASK    0x70000000
#define BCHP_XPT_RAVE_CX4_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_SHIFT   28

/* XPT_RAVE :: CX4_PIC_CTR_MODE :: PIC_CTR_EN [27:27] */
#define BCHP_XPT_RAVE_CX4_PIC_CTR_MODE_PIC_CTR_EN_MASK             0x08000000
#define BCHP_XPT_RAVE_CX4_PIC_CTR_MODE_PIC_CTR_EN_SHIFT            27

/* XPT_RAVE :: CX4_PIC_CTR_MODE :: reserved1 [26:26] */
#define BCHP_XPT_RAVE_CX4_PIC_CTR_MODE_reserved1_MASK              0x04000000
#define BCHP_XPT_RAVE_CX4_PIC_CTR_MODE_reserved1_SHIFT             26

/* XPT_RAVE :: CX4_PIC_CTR_MODE :: PIC_CTR_MODE [25:24] */
#define BCHP_XPT_RAVE_CX4_PIC_CTR_MODE_PIC_CTR_MODE_MASK           0x03000000
#define BCHP_XPT_RAVE_CX4_PIC_CTR_MODE_PIC_CTR_MODE_SHIFT          24

/* XPT_RAVE :: CX4_PIC_CTR_MODE :: SCV0 [23:16] */
#define BCHP_XPT_RAVE_CX4_PIC_CTR_MODE_SCV0_MASK                   0x00ff0000
#define BCHP_XPT_RAVE_CX4_PIC_CTR_MODE_SCV0_SHIFT                  16

/* XPT_RAVE :: CX4_PIC_CTR_MODE :: SCV1 [15:08] */
#define BCHP_XPT_RAVE_CX4_PIC_CTR_MODE_SCV1_MASK                   0x0000ff00
#define BCHP_XPT_RAVE_CX4_PIC_CTR_MODE_SCV1_SHIFT                  8

/* XPT_RAVE :: CX4_PIC_CTR_MODE :: SCV2 [07:00] */
#define BCHP_XPT_RAVE_CX4_PIC_CTR_MODE_SCV2_MASK                   0x000000ff
#define BCHP_XPT_RAVE_CX4_PIC_CTR_MODE_SCV2_SHIFT                  0

/***************************************************************************
 *CX4_REC_TIMER - Record Timer Register
 ***************************************************************************/
/* XPT_RAVE :: CX4_REC_TIMER :: REC_TIMER [31:00] */
#define BCHP_XPT_RAVE_CX4_REC_TIMER_REC_TIMER_MASK                 0xffffffff
#define BCHP_XPT_RAVE_CX4_REC_TIMER_REC_TIMER_SHIFT                0

/***************************************************************************
 *CX4_REC_STATE0 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX4_REC_STATE0 :: reserved_for_eco0 [31:18] */
#define BCHP_XPT_RAVE_CX4_REC_STATE0_reserved_for_eco0_MASK        0xfffc0000
#define BCHP_XPT_RAVE_CX4_REC_STATE0_reserved_for_eco0_SHIFT       18

/* XPT_RAVE :: CX4_REC_STATE0 :: REC_INIT_TIME_LO [17:08] */
#define BCHP_XPT_RAVE_CX4_REC_STATE0_REC_INIT_TIME_LO_MASK         0x0003ff00
#define BCHP_XPT_RAVE_CX4_REC_STATE0_REC_INIT_TIME_LO_SHIFT        8

/* XPT_RAVE :: CX4_REC_STATE0 :: reserved_for_eco1 [07:04] */
#define BCHP_XPT_RAVE_CX4_REC_STATE0_reserved_for_eco1_MASK        0x000000f0
#define BCHP_XPT_RAVE_CX4_REC_STATE0_reserved_for_eco1_SHIFT       4

/* XPT_RAVE :: CX4_REC_STATE0 :: LAST_CONV_TIME_STAMP_HI [03:02] */
#define BCHP_XPT_RAVE_CX4_REC_STATE0_LAST_CONV_TIME_STAMP_HI_MASK  0x0000000c
#define BCHP_XPT_RAVE_CX4_REC_STATE0_LAST_CONV_TIME_STAMP_HI_SHIFT 2

/* XPT_RAVE :: CX4_REC_STATE0 :: TS_INITIALIZED [01:01] */
#define BCHP_XPT_RAVE_CX4_REC_STATE0_TS_INITIALIZED_MASK           0x00000002
#define BCHP_XPT_RAVE_CX4_REC_STATE0_TS_INITIALIZED_SHIFT          1

/* XPT_RAVE :: CX4_REC_STATE0 :: REC_INITIALIZED [00:00] */
#define BCHP_XPT_RAVE_CX4_REC_STATE0_REC_INITIALIZED_MASK          0x00000001
#define BCHP_XPT_RAVE_CX4_REC_STATE0_REC_INITIALIZED_SHIFT         0

/***************************************************************************
 *CX4_REC_STATE1 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX4_REC_STATE1 :: REC_INIT_TIME_HI [31:00] */
#define BCHP_XPT_RAVE_CX4_REC_STATE1_REC_INIT_TIME_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_CX4_REC_STATE1_REC_INIT_TIME_HI_SHIFT        0

/***************************************************************************
 *CX4_REC_STATE2 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX4_REC_STATE2 :: INT_TIME_STAMP [31:00] */
#define BCHP_XPT_RAVE_CX4_REC_STATE2_INT_TIME_STAMP_MASK           0xffffffff
#define BCHP_XPT_RAVE_CX4_REC_STATE2_INT_TIME_STAMP_SHIFT          0

/***************************************************************************
 *CX4_REC_STATE2b - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX4_REC_STATE2b :: LAST_CONV_TIME_STAMP_LO [31:00] */
#define BCHP_XPT_RAVE_CX4_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX4_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_SHIFT 0

/***************************************************************************
 *CX4_REC_STATE3 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX4_REC_STATE3 :: reserved_for_eco0 [31:09] */
#define BCHP_XPT_RAVE_CX4_REC_STATE3_reserved_for_eco0_MASK        0xfffffe00
#define BCHP_XPT_RAVE_CX4_REC_STATE3_reserved_for_eco0_SHIFT       9

/* XPT_RAVE :: CX4_REC_STATE3 :: REC_DSS_PARITY [08:08] */
#define BCHP_XPT_RAVE_CX4_REC_STATE3_REC_DSS_PARITY_MASK           0x00000100
#define BCHP_XPT_RAVE_CX4_REC_STATE3_REC_DSS_PARITY_SHIFT          8

/* XPT_RAVE :: CX4_REC_STATE3 :: REC_COUNT_HI [07:00] */
#define BCHP_XPT_RAVE_CX4_REC_STATE3_REC_COUNT_HI_MASK             0x000000ff
#define BCHP_XPT_RAVE_CX4_REC_STATE3_REC_COUNT_HI_SHIFT            0

/***************************************************************************
 *CX4_REC_COUNT - Record Packet Count Register
 ***************************************************************************/
/* XPT_RAVE :: CX4_REC_COUNT :: REC_COUNT [31:00] */
#define BCHP_XPT_RAVE_CX4_REC_COUNT_REC_COUNT_MASK                 0xffffffff
#define BCHP_XPT_RAVE_CX4_REC_COUNT_REC_COUNT_SHIFT                0

/***************************************************************************
 *CX4_PIC_INC_DEC_CTRL - Picture Counter Increment/Decrement/Reset Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX4_PIC_INC_DEC_CTRL :: reserved0 [31:18] */
#define BCHP_XPT_RAVE_CX4_PIC_INC_DEC_CTRL_reserved0_MASK          0xfffc0000
#define BCHP_XPT_RAVE_CX4_PIC_INC_DEC_CTRL_reserved0_SHIFT         18

/* XPT_RAVE :: CX4_PIC_INC_DEC_CTRL :: INC_DEC_MODE [17:16] */
#define BCHP_XPT_RAVE_CX4_PIC_INC_DEC_CTRL_INC_DEC_MODE_MASK       0x00030000
#define BCHP_XPT_RAVE_CX4_PIC_INC_DEC_CTRL_INC_DEC_MODE_SHIFT      16

/* XPT_RAVE :: CX4_PIC_INC_DEC_CTRL :: INC_DEC_VALUE [15:00] */
#define BCHP_XPT_RAVE_CX4_PIC_INC_DEC_CTRL_INC_DEC_VALUE_MASK      0x0000ffff
#define BCHP_XPT_RAVE_CX4_PIC_INC_DEC_CTRL_INC_DEC_VALUE_SHIFT     0

/***************************************************************************
 *CX4_SC - Scrambling Control Monitor Register
 ***************************************************************************/
/* XPT_RAVE :: CX4_SC :: RESERVED_FOR_FW_0 [31:08] */
#define BCHP_XPT_RAVE_CX4_SC_RESERVED_FOR_FW_0_MASK                0xffffff00
#define BCHP_XPT_RAVE_CX4_SC_RESERVED_FOR_FW_0_SHIFT               8

/* XPT_RAVE :: CX4_SC :: SC_ENABLE [07:07] */
#define BCHP_XPT_RAVE_CX4_SC_SC_ENABLE_MASK                        0x00000080
#define BCHP_XPT_RAVE_CX4_SC_SC_ENABLE_SHIFT                       7

/* XPT_RAVE :: CX4_SC :: SC_PUSI_VALID [06:06] */
#define BCHP_XPT_RAVE_CX4_SC_SC_PUSI_VALID_MASK                    0x00000040
#define BCHP_XPT_RAVE_CX4_SC_SC_PUSI_VALID_SHIFT                   6

/* XPT_RAVE :: CX4_SC :: SC_PUSI [05:04] */
#define BCHP_XPT_RAVE_CX4_SC_SC_PUSI_MASK                          0x00000030
#define BCHP_XPT_RAVE_CX4_SC_SC_PUSI_SHIFT                         4

/* XPT_RAVE :: CX4_SC :: SC_OR_MODE [03:03] */
#define BCHP_XPT_RAVE_CX4_SC_SC_OR_MODE_MASK                       0x00000008
#define BCHP_XPT_RAVE_CX4_SC_SC_OR_MODE_SHIFT                      3

/* XPT_RAVE :: CX4_SC :: SC_ALL_VALID [02:02] */
#define BCHP_XPT_RAVE_CX4_SC_SC_ALL_VALID_MASK                     0x00000004
#define BCHP_XPT_RAVE_CX4_SC_SC_ALL_VALID_SHIFT                    2

/* XPT_RAVE :: CX4_SC :: SC_ALL [01:00] */
#define BCHP_XPT_RAVE_CX4_SC_SC_ALL_MASK                           0x00000003
#define BCHP_XPT_RAVE_CX4_SC_SC_ALL_SHIFT                          0

/***************************************************************************
 *CX4_AV_MISC_CONFIG5 - Context Miscellaneous Config 5 Register
 ***************************************************************************/
/* XPT_RAVE :: CX4_AV_MISC_CONFIG5 :: RESERVED_FOR_FW_1 [31:26] */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG5_RESERVED_FOR_FW_1_MASK   0xfc000000
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG5_RESERVED_FOR_FW_1_SHIFT  26

/* XPT_RAVE :: CX4_AV_MISC_CONFIG5 :: ITB_OVFL_INT_STATUS [25:25] */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG5_ITB_OVFL_INT_STATUS_MASK 0x02000000
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG5_ITB_OVFL_INT_STATUS_SHIFT 25

/* XPT_RAVE :: CX4_AV_MISC_CONFIG5 :: CDB_OVFL_INT_STATUS [24:24] */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG5_CDB_OVFL_INT_STATUS_MASK 0x01000000
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG5_CDB_OVFL_INT_STATUS_SHIFT 24

/* XPT_RAVE :: CX4_AV_MISC_CONFIG5 :: ASF_HEADER_LENGTH [23:16] */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG5_ASF_HEADER_LENGTH_MASK   0x00ff0000
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG5_ASF_HEADER_LENGTH_SHIFT  16

/* XPT_RAVE :: CX4_AV_MISC_CONFIG5 :: ASF_ENABLE [15:15] */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG5_ASF_ENABLE_MASK          0x00008000
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG5_ASF_ENABLE_SHIFT         15

/* XPT_RAVE :: CX4_AV_MISC_CONFIG5 :: ASF_AV_MODE [14:14] */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG5_ASF_AV_MODE_MASK         0x00004000
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG5_ASF_AV_MODE_SHIFT        14

/* XPT_RAVE :: CX4_AV_MISC_CONFIG5 :: RESERVED_FOR_FW_2 [13:09] */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG5_RESERVED_FOR_FW_2_MASK   0x00003e00
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG5_RESERVED_FOR_FW_2_SHIFT  9

/* XPT_RAVE :: CX4_AV_MISC_CONFIG5 :: VCT_PID_EN [08:08] */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG5_VCT_PID_EN_MASK          0x00000100
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG5_VCT_PID_EN_SHIFT         8

/* XPT_RAVE :: CX4_AV_MISC_CONFIG5 :: VCT_TABLE_ID [07:00] */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG5_VCT_TABLE_ID_MASK        0x000000ff
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG5_VCT_TABLE_ID_SHIFT       0

/***************************************************************************
 *CX4_RAVE_Reg_1 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX4_RAVE_Reg_1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX4_RAVE_Reg_1_reserved_for_eco0_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX4_RAVE_Reg_1_reserved_for_eco0_SHIFT       0

/***************************************************************************
 *CX4_RAVE_Reg_2 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX4_RAVE_Reg_2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX4_RAVE_Reg_2_reserved_for_eco0_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX4_RAVE_Reg_2_reserved_for_eco0_SHIFT       0

/***************************************************************************
 *CX4_RAVE_Reg_3 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX4_RAVE_Reg_3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX4_RAVE_Reg_3_reserved_for_eco0_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX4_RAVE_Reg_3_reserved_for_eco0_SHIFT       0

/***************************************************************************
 *CX4_ATSOFFSET_CONFIG - Config register for ATS OFFSET feature
 ***************************************************************************/
/* XPT_RAVE :: CX4_ATSOFFSET_CONFIG :: reserved_for_eco0 [31:16] */
#define BCHP_XPT_RAVE_CX4_ATSOFFSET_CONFIG_reserved_for_eco0_MASK  0xffff0000
#define BCHP_XPT_RAVE_CX4_ATSOFFSET_CONFIG_reserved_for_eco0_SHIFT 16

/* XPT_RAVE :: CX4_ATSOFFSET_CONFIG :: LOCAL_ATS_FORMAT [15:15] */
#define BCHP_XPT_RAVE_CX4_ATSOFFSET_CONFIG_LOCAL_ATS_FORMAT_MASK   0x00008000
#define BCHP_XPT_RAVE_CX4_ATSOFFSET_CONFIG_LOCAL_ATS_FORMAT_SHIFT  15

/* XPT_RAVE :: CX4_ATSOFFSET_CONFIG :: LOCAL_ATS_GEN_ENABLE [14:14] */
#define BCHP_XPT_RAVE_CX4_ATSOFFSET_CONFIG_LOCAL_ATS_GEN_ENABLE_MASK 0x00004000
#define BCHP_XPT_RAVE_CX4_ATSOFFSET_CONFIG_LOCAL_ATS_GEN_ENABLE_SHIFT 14

/* XPT_RAVE :: CX4_ATSOFFSET_CONFIG :: SW_ATSOFFSET_ENABLE [13:13] */
#define BCHP_XPT_RAVE_CX4_ATSOFFSET_CONFIG_SW_ATSOFFSET_ENABLE_MASK 0x00002000
#define BCHP_XPT_RAVE_CX4_ATSOFFSET_CONFIG_SW_ATSOFFSET_ENABLE_SHIFT 13

/* XPT_RAVE :: CX4_ATSOFFSET_CONFIG :: PCR_PID_CH_CHANGED [12:12] */
#define BCHP_XPT_RAVE_CX4_ATSOFFSET_CONFIG_PCR_PID_CH_CHANGED_MASK 0x00001000
#define BCHP_XPT_RAVE_CX4_ATSOFFSET_CONFIG_PCR_PID_CH_CHANGED_SHIFT 12

/* XPT_RAVE :: CX4_ATSOFFSET_CONFIG :: ATSOFFSET_ENABLE [11:11] */
#define BCHP_XPT_RAVE_CX4_ATSOFFSET_CONFIG_ATSOFFSET_ENABLE_MASK   0x00000800
#define BCHP_XPT_RAVE_CX4_ATSOFFSET_CONFIG_ATSOFFSET_ENABLE_SHIFT  11

/* XPT_RAVE :: CX4_ATSOFFSET_CONFIG :: PCR_PID_CH [10:00] */
#define BCHP_XPT_RAVE_CX4_ATSOFFSET_CONFIG_PCR_PID_CH_MASK         0x000007ff
#define BCHP_XPT_RAVE_CX4_ATSOFFSET_CONFIG_PCR_PID_CH_SHIFT        0

/***************************************************************************
 *CX4_ATSOFFSET_OFFSET_MAGNITUDE - 32 bit magnitude of the 33 bit signed ATS offset
 ***************************************************************************/
/* XPT_RAVE :: CX4_ATSOFFSET_OFFSET_MAGNITUDE :: ATS_OFFSET_MAGNITUDE [31:00] */
#define BCHP_XPT_RAVE_CX4_ATSOFFSET_OFFSET_MAGNITUDE_ATS_OFFSET_MAGNITUDE_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX4_ATSOFFSET_OFFSET_MAGNITUDE_ATS_OFFSET_MAGNITUDE_SHIFT 0

/***************************************************************************
 *CX4_ATSOFFSET_OFFSET_SIGN_BIT - Sign bit of the 33 bit signed ATS offset
 ***************************************************************************/
/* XPT_RAVE :: CX4_ATSOFFSET_OFFSET_SIGN_BIT :: reserved_for_eco0 [31:01] */
#define BCHP_XPT_RAVE_CX4_ATSOFFSET_OFFSET_SIGN_BIT_reserved_for_eco0_MASK 0xfffffffe
#define BCHP_XPT_RAVE_CX4_ATSOFFSET_OFFSET_SIGN_BIT_reserved_for_eco0_SHIFT 1

/* XPT_RAVE :: CX4_ATSOFFSET_OFFSET_SIGN_BIT :: ATS_OFSET_SIGN [00:00] */
#define BCHP_XPT_RAVE_CX4_ATSOFFSET_OFFSET_SIGN_BIT_ATS_OFSET_SIGN_MASK 0x00000001
#define BCHP_XPT_RAVE_CX4_ATSOFFSET_OFFSET_SIGN_BIT_ATS_OFSET_SIGN_SHIFT 0

/***************************************************************************
 *CX4_ATSOFFSET_PCR - PCR value of the last PCR packet
 ***************************************************************************/
/* XPT_RAVE :: CX4_ATSOFFSET_PCR :: PCR [31:00] */
#define BCHP_XPT_RAVE_CX4_ATSOFFSET_PCR_PCR_MASK                   0xffffffff
#define BCHP_XPT_RAVE_CX4_ATSOFFSET_PCR_PCR_SHIFT                  0

/***************************************************************************
 *CX4_ATSOFFSET_ATS - ATS of the last packet carrying PCR
 ***************************************************************************/
/* XPT_RAVE :: CX4_ATSOFFSET_ATS :: ATS [31:00] */
#define BCHP_XPT_RAVE_CX4_ATSOFFSET_ATS_ATS_MASK                   0xffffffff
#define BCHP_XPT_RAVE_CX4_ATSOFFSET_ATS_ATS_SHIFT                  0

/***************************************************************************
 *CX4_ATSOFFSET_ADJ_ATS - Adjusted ATS of the last packet
 ***************************************************************************/
/* XPT_RAVE :: CX4_ATSOFFSET_ADJ_ATS :: ADJ_ATS [31:00] */
#define BCHP_XPT_RAVE_CX4_ATSOFFSET_ADJ_ATS_ADJ_ATS_MASK           0xffffffff
#define BCHP_XPT_RAVE_CX4_ATSOFFSET_ADJ_ATS_ADJ_ATS_SHIFT          0

/***************************************************************************
 *CX4_ATSOFFSET_NEXT_PKT_ATS - ATS to be used for next packet in Local Timestamp generation mode
 ***************************************************************************/
/* XPT_RAVE :: CX4_ATSOFFSET_NEXT_PKT_ATS :: NEXT_PKT_ATS [31:00] */
#define BCHP_XPT_RAVE_CX4_ATSOFFSET_NEXT_PKT_ATS_NEXT_PKT_ATS_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX4_ATSOFFSET_NEXT_PKT_ATS_NEXT_PKT_ATS_SHIFT 0

/***************************************************************************
 *CX4_ATSOFFSET_PKT2PKT_ATS_DELTA - ATS delta to be used in Local Timestamp generation mode
 ***************************************************************************/
/* XPT_RAVE :: CX4_ATSOFFSET_PKT2PKT_ATS_DELTA :: PKT2PKT_DELTA [31:00] */
#define BCHP_XPT_RAVE_CX4_ATSOFFSET_PKT2PKT_ATS_DELTA_PKT2PKT_DELTA_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX4_ATSOFFSET_PKT2PKT_ATS_DELTA_PKT2PKT_DELTA_SHIFT 0

/***************************************************************************
 *CX4_RAVE_Reg_4 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX4_RAVE_Reg_4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX4_RAVE_Reg_4_reserved_for_eco0_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX4_RAVE_Reg_4_reserved_for_eco0_SHIFT       0

/***************************************************************************
 *CX4_RAVE_Reg_5 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX4_RAVE_Reg_5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX4_RAVE_Reg_5_reserved_for_eco0_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX4_RAVE_Reg_5_reserved_for_eco0_SHIFT       0

/***************************************************************************
 *CX5_AV_CDB_WRITE_PTR - Context CDB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX5_AV_CDB_WRITE_PTR :: CDB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX5_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_MASK      0xffffffff
#define BCHP_XPT_RAVE_CX5_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_SHIFT     0

/***************************************************************************
 *CX5_AV_CDB_READ_PTR - Context CDB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX5_AV_CDB_READ_PTR :: CDB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX5_AV_CDB_READ_PTR_CDB_READ_PTR_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX5_AV_CDB_READ_PTR_CDB_READ_PTR_SHIFT       0

/***************************************************************************
 *CX5_AV_CDB_BASE_PTR - Context CDB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX5_AV_CDB_BASE_PTR :: CDB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX5_AV_CDB_BASE_PTR_CDB_BASE_PTR_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX5_AV_CDB_BASE_PTR_CDB_BASE_PTR_SHIFT       0

/***************************************************************************
 *CX5_AV_CDB_END_PTR - Context CDB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX5_AV_CDB_END_PTR :: CDB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX5_AV_CDB_END_PTR_CDB_END_PTR_MASK          0xffffffff
#define BCHP_XPT_RAVE_CX5_AV_CDB_END_PTR_CDB_END_PTR_SHIFT         0

/***************************************************************************
 *CX5_AV_CDB_VALID_PTR - Context CDB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX5_AV_CDB_VALID_PTR :: CDB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX5_AV_CDB_VALID_PTR_CDB_VALID_PTR_MASK      0xffffffff
#define BCHP_XPT_RAVE_CX5_AV_CDB_VALID_PTR_CDB_VALID_PTR_SHIFT     0

/***************************************************************************
 *CX5_AV_CDB_WRAPAROUND_PTR - Context CDB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX5_AV_CDB_WRAPAROUND_PTR :: CDB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX5_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX5_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX5_AV_CDB_THRESHOLD_LEVEL - Context CDB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX5_AV_CDB_THRESHOLD_LEVEL :: CDB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX5_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX5_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX5_AV_CDB_THRESHOLD_LEVEL :: CDB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX5_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX5_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX5_AV_CDB_DEPTH - Context CDB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX5_AV_CDB_DEPTH :: CDB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX5_AV_CDB_DEPTH_CDB_WRAPAROUND_MASK         0x80000000
#define BCHP_XPT_RAVE_CX5_AV_CDB_DEPTH_CDB_WRAPAROUND_SHIFT        31

/* XPT_RAVE :: CX5_AV_CDB_DEPTH :: CDB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX5_AV_CDB_DEPTH_CDB_OVERFLOW_MASK           0x40000000
#define BCHP_XPT_RAVE_CX5_AV_CDB_DEPTH_CDB_OVERFLOW_SHIFT          30

/* XPT_RAVE :: CX5_AV_CDB_DEPTH :: CDB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX5_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_MASK    0x30000000
#define BCHP_XPT_RAVE_CX5_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_SHIFT   28

/* XPT_RAVE :: CX5_AV_CDB_DEPTH :: CDB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX5_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_MASK       0x0fffffff
#define BCHP_XPT_RAVE_CX5_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_SHIFT      0

/***************************************************************************
 *CX5_AV_THRESHOLDS - Context Thresholds
 ***************************************************************************/
/* XPT_RAVE :: CX5_AV_THRESHOLDS :: CONTEXT_OVERFLOW_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX5_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX5_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX5_AV_THRESHOLDS :: CONTEXT_WRAPAROUND_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX5_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX5_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX5_AV_ITB_WRITE_PTR - Context ITB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX5_AV_ITB_WRITE_PTR :: ITB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX5_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_MASK      0xffffffff
#define BCHP_XPT_RAVE_CX5_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_SHIFT     0

/***************************************************************************
 *CX5_AV_ITB_READ_PTR - Context ITB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX5_AV_ITB_READ_PTR :: ITB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX5_AV_ITB_READ_PTR_ITB_READ_PTR_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX5_AV_ITB_READ_PTR_ITB_READ_PTR_SHIFT       0

/***************************************************************************
 *CX5_AV_ITB_BASE_PTR - Context ITB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX5_AV_ITB_BASE_PTR :: ITB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX5_AV_ITB_BASE_PTR_ITB_BASE_PTR_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX5_AV_ITB_BASE_PTR_ITB_BASE_PTR_SHIFT       0

/***************************************************************************
 *CX5_AV_ITB_END_PTR - Context ITB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX5_AV_ITB_END_PTR :: ITB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX5_AV_ITB_END_PTR_ITB_END_PTR_MASK          0xffffffff
#define BCHP_XPT_RAVE_CX5_AV_ITB_END_PTR_ITB_END_PTR_SHIFT         0

/***************************************************************************
 *CX5_AV_ITB_VALID_PTR - Context ITB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX5_AV_ITB_VALID_PTR :: ITB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX5_AV_ITB_VALID_PTR_ITB_VALID_PTR_MASK      0xffffffff
#define BCHP_XPT_RAVE_CX5_AV_ITB_VALID_PTR_ITB_VALID_PTR_SHIFT     0

/***************************************************************************
 *CX5_AV_ITB_WRAPAROUND_PTR - Context ITB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX5_AV_ITB_WRAPAROUND_PTR :: ITB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX5_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX5_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX5_AV_ITB_THRESHOLD_LEVEL - Context ITB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX5_AV_ITB_THRESHOLD_LEVEL :: ITB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX5_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX5_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX5_AV_ITB_THRESHOLD_LEVEL :: ITB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX5_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX5_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX5_AV_ITB_DEPTH - Context ITB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX5_AV_ITB_DEPTH :: ITB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX5_AV_ITB_DEPTH_ITB_WRAPAROUND_MASK         0x80000000
#define BCHP_XPT_RAVE_CX5_AV_ITB_DEPTH_ITB_WRAPAROUND_SHIFT        31

/* XPT_RAVE :: CX5_AV_ITB_DEPTH :: ITB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX5_AV_ITB_DEPTH_ITB_OVERFLOW_MASK           0x40000000
#define BCHP_XPT_RAVE_CX5_AV_ITB_DEPTH_ITB_OVERFLOW_SHIFT          30

/* XPT_RAVE :: CX5_AV_ITB_DEPTH :: ITB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX5_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_MASK    0x30000000
#define BCHP_XPT_RAVE_CX5_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_SHIFT   28

/* XPT_RAVE :: CX5_AV_ITB_DEPTH :: ITB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX5_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_MASK       0x0fffffff
#define BCHP_XPT_RAVE_CX5_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_SHIFT      0

/***************************************************************************
 *CX5_REC_MISC_CONFIG - Miscellaneous Config
 ***************************************************************************/
/* XPT_RAVE :: CX5_REC_MISC_CONFIG :: reserved_for_eco0 [31:18] */
#define BCHP_XPT_RAVE_CX5_REC_MISC_CONFIG_reserved_for_eco0_MASK   0xfffc0000
#define BCHP_XPT_RAVE_CX5_REC_MISC_CONFIG_reserved_for_eco0_SHIFT  18

/* XPT_RAVE :: CX5_REC_MISC_CONFIG :: EMM_EN [17:17] */
#define BCHP_XPT_RAVE_CX5_REC_MISC_CONFIG_EMM_EN_MASK              0x00020000
#define BCHP_XPT_RAVE_CX5_REC_MISC_CONFIG_EMM_EN_SHIFT             17

/* XPT_RAVE :: CX5_REC_MISC_CONFIG :: IGNORE_CLEAR_SC_EVENT [16:16] */
#define BCHP_XPT_RAVE_CX5_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_MASK 0x00010000
#define BCHP_XPT_RAVE_CX5_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_SHIFT 16

/* XPT_RAVE :: CX5_REC_MISC_CONFIG :: SC_DETECT_FOR_ALL [15:15] */
#define BCHP_XPT_RAVE_CX5_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_MASK   0x00008000
#define BCHP_XPT_RAVE_CX5_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_SHIFT  15

/* XPT_RAVE :: CX5_REC_MISC_CONFIG :: REC_AVN [14:14] */
#define BCHP_XPT_RAVE_CX5_REC_MISC_CONFIG_REC_AVN_MASK             0x00004000
#define BCHP_XPT_RAVE_CX5_REC_MISC_CONFIG_REC_AVN_SHIFT            14

/* XPT_RAVE :: CX5_REC_MISC_CONFIG :: TPIT_ENABLE [13:13] */
#define BCHP_XPT_RAVE_CX5_REC_MISC_CONFIG_TPIT_ENABLE_MASK         0x00002000
#define BCHP_XPT_RAVE_CX5_REC_MISC_CONFIG_TPIT_ENABLE_SHIFT        13

/* XPT_RAVE :: CX5_REC_MISC_CONFIG :: TPIT_CHANNEL [12:08] */
#define BCHP_XPT_RAVE_CX5_REC_MISC_CONFIG_TPIT_CHANNEL_MASK        0x00001f00
#define BCHP_XPT_RAVE_CX5_REC_MISC_CONFIG_TPIT_CHANNEL_SHIFT       8

/* XPT_RAVE :: CX5_REC_MISC_CONFIG :: reserved_for_eco1 [07:02] */
#define BCHP_XPT_RAVE_CX5_REC_MISC_CONFIG_reserved_for_eco1_MASK   0x000000fc
#define BCHP_XPT_RAVE_CX5_REC_MISC_CONFIG_reserved_for_eco1_SHIFT  2

/* XPT_RAVE :: CX5_REC_MISC_CONFIG :: SCD_MAP_MODE [01:00] */
#define BCHP_XPT_RAVE_CX5_REC_MISC_CONFIG_SCD_MAP_MODE_MASK        0x00000003
#define BCHP_XPT_RAVE_CX5_REC_MISC_CONFIG_SCD_MAP_MODE_SHIFT       0

/***************************************************************************
 *CX5_REC_SCD_PIDS_A - Context SCD map PIDS A
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX5_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX5_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_A [30:30] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_MASK 0x40000000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_SHIFT 30

/* XPT_RAVE :: CX5_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: SCD_NUMA [29:24] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_NUMA_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_NUMA_SHIFT 24

/* XPT_RAVE :: CX5_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX5_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: PID_CHA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_PID_CHA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_PID_CHA_VALID_SHIFT 15

/* XPT_RAVE :: CX5_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX5_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: SCD_PID_CHA [12:00] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PID_CHA_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PID_CHA_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX5_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX5_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_A [30:30] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_MASK 0x40000000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_SHIFT 30

/* XPT_RAVE :: CX5_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: SCD_NUMA [29:24] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_NUMA_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_NUMA_SHIFT 24

/* XPT_RAVE :: CX5_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX5_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: PIDA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_PIDA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_PIDA_VALID_SHIFT 15

/* XPT_RAVE :: CX5_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX5_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: SCD_PIDA [12:00] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PIDA_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PIDA_SHIFT 0

/***************************************************************************
 *CX5_REC_SCD_PIDS_B - Context SCD map PIDS B
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX5_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX5_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_B [30:30] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_MASK 0x40000000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_SHIFT 30

/* XPT_RAVE :: CX5_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: SCD_NUMB [29:24] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_NUMB_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_NUMB_SHIFT 24

/* XPT_RAVE :: CX5_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX5_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: PID_CHB_VALID [15:15] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_PID_CHB_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_PID_CHB_VALID_SHIFT 15

/* XPT_RAVE :: CX5_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX5_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: SCD_PID_CHB [12:00] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PID_CHB_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PID_CHB_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX5_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX5_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_B [30:30] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_B_MASK 0x40000000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_B_SHIFT 30

/* XPT_RAVE :: CX5_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: SCD_NUMB [29:24] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_NUMB_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_NUMB_SHIFT 24

/* XPT_RAVE :: CX5_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX5_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: PIDB_VALID [15:15] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_PIDB_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_PIDB_VALID_SHIFT 15

/* XPT_RAVE :: CX5_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX5_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: SCD_PIDB [12:00] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PIDB_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PIDB_SHIFT 0

/***************************************************************************
 *CX5_REC_SCD_PIDS_C - Context SCD map PIDS C
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX5_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX5_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_C [30:30] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_MASK 0x40000000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_SHIFT 30

/* XPT_RAVE :: CX5_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: SCD_NUMC [29:24] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_NUMC_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_NUMC_SHIFT 24

/* XPT_RAVE :: CX5_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX5_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: PID_CHC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_PID_CHC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_PID_CHC_VALID_SHIFT 15

/* XPT_RAVE :: CX5_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX5_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: SCD_PID_CHC [12:00] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PID_CHC_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PID_CHC_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX5_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX5_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_C [30:30] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_MASK 0x40000000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_SHIFT 30

/* XPT_RAVE :: CX5_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: SCD_NUMC [29:24] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_NUMC_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_NUMC_SHIFT 24

/* XPT_RAVE :: CX5_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX5_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: PIDC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_PIDC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_PIDC_VALID_SHIFT 15

/* XPT_RAVE :: CX5_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX5_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: SCD_PIDC [12:00] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PIDC_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PIDC_SHIFT 0

/***************************************************************************
 *CX5_REC_SCD_PIDS_D - Context SCD map PIDS D
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX5_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX5_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_D [30:30] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_MASK 0x40000000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_SHIFT 30

/* XPT_RAVE :: CX5_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: SCD_NUMD [29:24] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_NUMD_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_NUMD_SHIFT 24

/* XPT_RAVE :: CX5_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX5_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: PID_CHD_VALID [15:15] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_PID_CHD_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_PID_CHD_VALID_SHIFT 15

/* XPT_RAVE :: CX5_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX5_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: SCD_PID_CHD [12:00] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PID_CHD_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PID_CHD_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX5_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX5_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_D [30:30] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_D_MASK 0x40000000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_D_SHIFT 30

/* XPT_RAVE :: CX5_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: SCD_NUMD [29:24] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_NUMD_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_NUMD_SHIFT 24

/* XPT_RAVE :: CX5_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX5_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: PIDD_VALID [15:15] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_PIDD_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_PIDD_VALID_SHIFT 15

/* XPT_RAVE :: CX5_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX5_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: SCD_PIDD [12:00] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PIDD_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PIDD_SHIFT 0

/***************************************************************************
 *CX5_REC_SCD_PIDS_E - Context SCD map PIDS E
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX5_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX5_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_E [30:30] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_MASK 0x40000000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_SHIFT 30

/* XPT_RAVE :: CX5_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: SCD_NUME [29:24] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_NUME_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_NUME_SHIFT 24

/* XPT_RAVE :: CX5_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX5_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: PID_CHE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_PID_CHE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_PID_CHE_VALID_SHIFT 15

/* XPT_RAVE :: CX5_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX5_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: SCD_PID_CHE [12:00] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PID_CHE_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PID_CHE_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX5_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX5_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_E [30:30] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_MASK 0x40000000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_SHIFT 30

/* XPT_RAVE :: CX5_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: SCD_NUME [29:24] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_NUME_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_NUME_SHIFT 24

/* XPT_RAVE :: CX5_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX5_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: PIDE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_PIDE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_PIDE_VALID_SHIFT 15

/* XPT_RAVE :: CX5_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX5_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: SCD_PIDE [12:00] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PIDE_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PIDE_SHIFT 0

/***************************************************************************
 *CX5_REC_SCD_PIDS_F - Context SCD map PIDS F
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX5_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX5_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_F [30:30] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_MASK 0x40000000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_SHIFT 30

/* XPT_RAVE :: CX5_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: SCD_NUMF [29:24] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_NUMF_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_NUMF_SHIFT 24

/* XPT_RAVE :: CX5_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX5_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: PID_CHF_VALID [15:15] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_PID_CHF_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_PID_CHF_VALID_SHIFT 15

/* XPT_RAVE :: CX5_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX5_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: SCD_PID_CHF [12:00] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PID_CHF_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PID_CHF_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX5_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX5_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_F [30:30] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_F_MASK 0x40000000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_F_SHIFT 30

/* XPT_RAVE :: CX5_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: SCD_NUMF [29:24] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_NUMF_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_NUMF_SHIFT 24

/* XPT_RAVE :: CX5_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX5_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: PIDF_VALID [15:15] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_PIDF_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_PIDF_VALID_SHIFT 15

/* XPT_RAVE :: CX5_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX5_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: SCD_PIDF [12:00] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PIDF_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PIDF_SHIFT 0

/***************************************************************************
 *CX5_REC_SCD_PIDS_G - Context SCD map PIDS G
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX5_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX5_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_G [30:30] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_MASK 0x40000000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_SHIFT 30

/* XPT_RAVE :: CX5_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: SCD_NUMG [29:24] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_NUMG_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_NUMG_SHIFT 24

/* XPT_RAVE :: CX5_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX5_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: PID_CHG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_PID_CHG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_PID_CHG_VALID_SHIFT 15

/* XPT_RAVE :: CX5_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX5_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: SCD_PID_CHG [12:00] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PID_CHG_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PID_CHG_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX5_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX5_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_G [30:30] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_MASK 0x40000000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_SHIFT 30

/* XPT_RAVE :: CX5_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: SCD_NUMG [29:24] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_NUMG_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_NUMG_SHIFT 24

/* XPT_RAVE :: CX5_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX5_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: PIDG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_PIDG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_PIDG_VALID_SHIFT 15

/* XPT_RAVE :: CX5_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX5_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: SCD_PIDG [12:00] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PIDG_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PIDG_SHIFT 0

/***************************************************************************
 *CX5_REC_SCD_PIDS_H - Context SCD map PIDS H
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX5_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX5_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_H [30:30] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_MASK 0x40000000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_SHIFT 30

/* XPT_RAVE :: CX5_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: SCD_NUMH [29:24] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_NUMH_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_NUMH_SHIFT 24

/* XPT_RAVE :: CX5_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX5_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: PID_CHH_VALID [15:15] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_PID_CHH_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_PID_CHH_VALID_SHIFT 15

/* XPT_RAVE :: CX5_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX5_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: SCD_PID_CHH [12:00] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PID_CHH_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PID_CHH_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX5_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX5_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_H [30:30] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_H_MASK 0x40000000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_H_SHIFT 30

/* XPT_RAVE :: CX5_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: SCD_NUMH [29:24] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_NUMH_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_NUMH_SHIFT 24

/* XPT_RAVE :: CX5_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX5_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: PIDH_VALID [15:15] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_PIDH_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_PIDH_VALID_SHIFT 15

/* XPT_RAVE :: CX5_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX5_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: SCD_PIDH [12:00] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PIDH_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PIDH_SHIFT 0

/***************************************************************************
 *CX5_AV_MISC_CONFIG1 - Context Miscellaneous Config 1 Register
 ***************************************************************************/
/* XPT_RAVE :: CX5_AV_MISC_CONFIG1 :: BAND_HOLD_EN [31:31] */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG1_BAND_HOLD_EN_MASK        0x80000000
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG1_BAND_HOLD_EN_SHIFT       31

/* XPT_RAVE :: CX5_AV_MISC_CONFIG1 :: EMU_PREV_BYTE_REMOVE [30:30] */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_MASK 0x40000000
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_SHIFT 30

/* XPT_RAVE :: CX5_AV_MISC_CONFIG1 :: SHIFT_PTS [29:29] */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG1_SHIFT_PTS_MASK           0x20000000
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG1_SHIFT_PTS_SHIFT          29

/* XPT_RAVE :: CX5_AV_MISC_CONFIG1 :: CONVERT_PTS [28:28] */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG1_CONVERT_PTS_MASK         0x10000000
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG1_CONVERT_PTS_SHIFT        28

/* XPT_RAVE :: CX5_AV_MISC_CONFIG1 :: PES_SYNC_MODE [27:26] */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG1_PES_SYNC_MODE_MASK       0x0c000000
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG1_PES_SYNC_MODE_SHIFT      26

/* XPT_RAVE :: CX5_AV_MISC_CONFIG1 :: PES_TYPE_MODE [25:24] */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG1_PES_TYPE_MODE_MASK       0x03000000
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG1_PES_TYPE_MODE_SHIFT      24

/* XPT_RAVE :: CX5_AV_MISC_CONFIG1 :: EMU_PREV_MODE [23:23] */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG1_EMU_PREV_MODE_MASK       0x00800000
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG1_EMU_PREV_MODE_SHIFT      23

/* XPT_RAVE :: CX5_AV_MISC_CONFIG1 :: OUTPUT_FORMAT [22:21] */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG1_OUTPUT_FORMAT_MASK       0x00600000
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG1_OUTPUT_FORMAT_SHIFT      21

/* XPT_RAVE :: CX5_AV_MISC_CONFIG1 :: CONTEXT_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG1_CONTEXT_ENABLE_MASK      0x00100000
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG1_CONTEXT_ENABLE_SHIFT     20

/* XPT_RAVE :: CX5_AV_MISC_CONFIG1 :: INPUT_ES_FORMAT [19:16] */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG1_INPUT_ES_FORMAT_MASK     0x000f0000
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG1_INPUT_ES_FORMAT_SHIFT    16

/* XPT_RAVE :: CX5_AV_MISC_CONFIG1 :: STREAM_ID_HI [15:08] */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG1_STREAM_ID_HI_MASK        0x0000ff00
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG1_STREAM_ID_HI_SHIFT       8

/* XPT_RAVE :: CX5_AV_MISC_CONFIG1 :: STREAM_ID_LO [07:00] */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG1_STREAM_ID_LO_MASK        0x000000ff
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG1_STREAM_ID_LO_SHIFT       0

/***************************************************************************
 *CX5_AV_MISC_CONFIG2 - Context Miscellaneous Config 2 Register
 ***************************************************************************/
/* XPT_RAVE :: CX5_AV_MISC_CONFIG2 :: DISABLE_BEFORE_PES [31:31] */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_MASK  0x80000000
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_SHIFT 31

/* XPT_RAVE :: CX5_AV_MISC_CONFIG2 :: reserved_for_eco0 [30:22] */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG2_reserved_for_eco0_MASK   0x7fc00000
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG2_reserved_for_eco0_SHIFT  22

/* XPT_RAVE :: CX5_AV_MISC_CONFIG2 :: ITB_ENDIAN_CTRL [21:21] */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_MASK     0x00200000
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_SHIFT    21

/* XPT_RAVE :: CX5_AV_MISC_CONFIG2 :: CDB_ENDIAN_CTRL [20:20] */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_MASK     0x00100000
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_SHIFT    20

/* XPT_RAVE :: CX5_AV_MISC_CONFIG2 :: reserved_for_eco1 [19:12] */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG2_reserved_for_eco1_MASK   0x000ff000
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG2_reserved_for_eco1_SHIFT  12

/* XPT_RAVE :: CX5_AV_MISC_CONFIG2 :: IP_MODE_EN [11:11] */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG2_IP_MODE_EN_MASK          0x00000800
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG2_IP_MODE_EN_SHIFT         11

/* XPT_RAVE :: CX5_AV_MISC_CONFIG2 :: CONTEXT_DMEM_BASE [10:00] */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_MASK   0x000007ff
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_SHIFT  0

/***************************************************************************
 *CX5_AV_MISC_CONFIG3 - Context Miscellaneous Config 3 Register
 ***************************************************************************/
/* XPT_RAVE :: CX5_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_HI [31:24] */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_MASK  0xff000000
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_SHIFT 24

/* XPT_RAVE :: CX5_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_LO [23:16] */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_MASK  0x00ff0000
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_SHIFT 16

/* XPT_RAVE :: CX5_AV_MISC_CONFIG3 :: PCR_RTS_EN [15:15] */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG3_PCR_RTS_EN_MASK          0x00008000
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG3_PCR_RTS_EN_SHIFT         15

/* XPT_RAVE :: CX5_AV_MISC_CONFIG3 :: DISABLE_PRV_HDR_DMEM [14:14] */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_MASK 0x00004000
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_SHIFT 14

/* XPT_RAVE :: CX5_AV_MISC_CONFIG3 :: ENABLE_BPP_SEARCH [13:13] */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_MASK   0x00002000
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_SHIFT  13

/* XPT_RAVE :: CX5_AV_MISC_CONFIG3 :: CHK_PACK_HDR_IN_AF [12:12] */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_MASK  0x00001000
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_SHIFT 12

/* XPT_RAVE :: CX5_AV_MISC_CONFIG3 :: CP_PERM_CHANGE_DETECT [11:11] */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_MASK 0x00000800
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_SHIFT 11

/* XPT_RAVE :: CX5_AV_MISC_CONFIG3 :: PES_EXT_SEARCH_MODE [10:09] */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_MASK 0x00000600
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_SHIFT 9

/* XPT_RAVE :: CX5_AV_MISC_CONFIG3 :: CDB_ITB_DEPTH_MODE [08:08] */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_MASK  0x00000100
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_SHIFT 8

/* XPT_RAVE :: CX5_AV_MISC_CONFIG3 :: DISABLE_PKT_ERRORS [07:07] */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_MASK  0x00000080
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_SHIFT 7

/* XPT_RAVE :: CX5_AV_MISC_CONFIG3 :: DISABLE_CC_CHECK [06:06] */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG3_DISABLE_CC_CHECK_MASK    0x00000040
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG3_DISABLE_CC_CHECK_SHIFT   6

/* XPT_RAVE :: CX5_AV_MISC_CONFIG3 :: MAX_COMPARE_PATTERNS [05:00] */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_MASK 0x0000003f
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_SHIFT 0

/***************************************************************************
 *CX5_AV_INTERRUPT_ENABLES - Context Interrupt Enables
 ***************************************************************************/
/* XPT_RAVE :: CX5_AV_INTERRUPT_ENABLES :: reserved0 [31:12] */
#define BCHP_XPT_RAVE_CX5_AV_INTERRUPT_ENABLES_reserved0_MASK      0xfffff000
#define BCHP_XPT_RAVE_CX5_AV_INTERRUPT_ENABLES_reserved0_SHIFT     12

/* XPT_RAVE :: CX5_AV_INTERRUPT_ENABLES :: ITB_UPPER_THRESH_INT_EN [11:11] */
#define BCHP_XPT_RAVE_CX5_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_MASK 0x00000800
#define BCHP_XPT_RAVE_CX5_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_SHIFT 11

/* XPT_RAVE :: CX5_AV_INTERRUPT_ENABLES :: ITB_LOWER_THRESH_INT_EN [10:10] */
#define BCHP_XPT_RAVE_CX5_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_MASK 0x00000400
#define BCHP_XPT_RAVE_CX5_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_SHIFT 10

/* XPT_RAVE :: CX5_AV_INTERRUPT_ENABLES :: CDB_UPPER_THRESH_INT_EN [09:09] */
#define BCHP_XPT_RAVE_CX5_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_MASK 0x00000200
#define BCHP_XPT_RAVE_CX5_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_SHIFT 9

/* XPT_RAVE :: CX5_AV_INTERRUPT_ENABLES :: CDB_LOWER_THRESH_INT_EN [08:08] */
#define BCHP_XPT_RAVE_CX5_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_MASK 0x00000100
#define BCHP_XPT_RAVE_CX5_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_SHIFT 8

/* XPT_RAVE :: CX5_AV_INTERRUPT_ENABLES :: LAST_CMD_INT_EN [07:07] */
#define BCHP_XPT_RAVE_CX5_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_MASK 0x00000080
#define BCHP_XPT_RAVE_CX5_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_SHIFT 7

/* XPT_RAVE :: CX5_AV_INTERRUPT_ENABLES :: SPLICE_INT_EN [06:06] */
#define BCHP_XPT_RAVE_CX5_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_MASK  0x00000040
#define BCHP_XPT_RAVE_CX5_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_SHIFT 6

/* XPT_RAVE :: CX5_AV_INTERRUPT_ENABLES :: ITB_OVERFLOW_INT_EN [05:05] */
#define BCHP_XPT_RAVE_CX5_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_MASK 0x00000020
#define BCHP_XPT_RAVE_CX5_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_SHIFT 5

/* XPT_RAVE :: CX5_AV_INTERRUPT_ENABLES :: CDB_OVERFLOW_INT_EN [04:04] */
#define BCHP_XPT_RAVE_CX5_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_MASK 0x00000010
#define BCHP_XPT_RAVE_CX5_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_SHIFT 4

/* XPT_RAVE :: CX5_AV_INTERRUPT_ENABLES :: CC_ERROR_INT_EN [03:03] */
#define BCHP_XPT_RAVE_CX5_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_MASK 0x00000008
#define BCHP_XPT_RAVE_CX5_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_SHIFT 3

/* XPT_RAVE :: CX5_AV_INTERRUPT_ENABLES :: TEI_ERROR_INT_EN [02:02] */
#define BCHP_XPT_RAVE_CX5_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_MASK 0x00000004
#define BCHP_XPT_RAVE_CX5_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_SHIFT 2

/* XPT_RAVE :: CX5_AV_INTERRUPT_ENABLES :: PUSI_ERROR_INT_EN [01:01] */
#define BCHP_XPT_RAVE_CX5_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_MASK 0x00000002
#define BCHP_XPT_RAVE_CX5_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_SHIFT 1

/* XPT_RAVE :: CX5_AV_INTERRUPT_ENABLES :: EMU_ERROR_INT_EN [00:00] */
#define BCHP_XPT_RAVE_CX5_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_MASK 0x00000001
#define BCHP_XPT_RAVE_CX5_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_SHIFT 0

/***************************************************************************
 *CX5_AV_COMP1_CONTROL - Context Comparator 1 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX5_AV_COMP1_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX5_AV_COMP1_CONTROL_reserved_for_eco0_MASK  0xf8000000
#define BCHP_XPT_RAVE_CX5_AV_COMP1_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX5_AV_COMP1_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX5_AV_COMP1_CONTROL_ALIGNMENT_EN_MASK       0x04000000
#define BCHP_XPT_RAVE_CX5_AV_COMP1_CONTROL_ALIGNMENT_EN_SHIFT      26

/* XPT_RAVE :: CX5_AV_COMP1_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX5_AV_COMP1_CONTROL_COMPARE_ES_DATA_MASK    0x02000000
#define BCHP_XPT_RAVE_CX5_AV_COMP1_CONTROL_COMPARE_ES_DATA_SHIFT   25

/* XPT_RAVE :: CX5_AV_COMP1_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX5_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX5_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX5_AV_COMP1_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX5_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX5_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX5_AV_COMP1_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX5_AV_COMP1_CONTROL_COMPARE_ALL_DATA_MASK   0x00400000
#define BCHP_XPT_RAVE_CX5_AV_COMP1_CONTROL_COMPARE_ALL_DATA_SHIFT  22

/* XPT_RAVE :: CX5_AV_COMP1_CONTROL :: CASCADE_ENABLE [21:21] */
#define BCHP_XPT_RAVE_CX5_AV_COMP1_CONTROL_CASCADE_ENABLE_MASK     0x00200000
#define BCHP_XPT_RAVE_CX5_AV_COMP1_CONTROL_CASCADE_ENABLE_SHIFT    21

/* XPT_RAVE :: CX5_AV_COMP1_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX5_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_MASK  0x00100000
#define BCHP_XPT_RAVE_CX5_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX5_AV_COMP1_CONTROL :: NUM_COMPARE_BYTES [19:17] */
#define BCHP_XPT_RAVE_CX5_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_MASK  0x000e0000
#define BCHP_XPT_RAVE_CX5_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX5_AV_COMP1_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX5_AV_COMP1_CONTROL_REPEAT_BYTE_MASK        0x0001e000
#define BCHP_XPT_RAVE_CX5_AV_COMP1_CONTROL_REPEAT_BYTE_SHIFT       13

/* XPT_RAVE :: CX5_AV_COMP1_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX5_AV_COMP1_CONTROL_COMP_ENABLE_MASK        0x00001000
#define BCHP_XPT_RAVE_CX5_AV_COMP1_CONTROL_COMP_ENABLE_SHIFT       12

/* XPT_RAVE :: CX5_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX5_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX5_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX5_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX5_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX5_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX5_AV_COMP1_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX5_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX5_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX5_AV_COMP1_COMPARE_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX5_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX5_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX5_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX5_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX5_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX5_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX5_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX5_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX5_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX5_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX5_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX5_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX5_AV_COMP1_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX5_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX5_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_MASK  0xff000000
#define BCHP_XPT_RAVE_CX5_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX5_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX5_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_MASK  0x00ff0000
#define BCHP_XPT_RAVE_CX5_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX5_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX5_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_MASK  0x0000ff00
#define BCHP_XPT_RAVE_CX5_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX5_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX5_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_MASK  0x000000ff
#define BCHP_XPT_RAVE_CX5_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX5_AV_COMP1_FILTER_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX5_AV_COMP1_FILTER_VAL :: Exclusion_Value_D :: COMP1_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX5_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX5_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX5_AV_COMP1_FILTER_VAL :: Inclusion_Range_D :: COMP1_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX5_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX5_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX5_AV_COMP1_FILTER_VAL :: Exclusion_Value_C :: COMP1_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX5_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX5_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX5_AV_COMP1_FILTER_VAL :: Inclusion_Range_C :: COMP1_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX5_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX5_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX5_AV_COMP1_FILTER_VAL :: Exclusion_Value_B :: COMP1_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX5_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX5_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX5_AV_COMP1_FILTER_VAL :: Inclusion_Range_B :: COMP1_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX5_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX5_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX5_AV_COMP1_FILTER_VAL :: Exclusion_Value_A :: COMP1_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX5_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX5_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX5_AV_COMP1_FILTER_VAL :: Inclusion_Range_A :: COMP1_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX5_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX5_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX5_AV_COMP1_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX5_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP1_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX5_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX5_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX5_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP1_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX5_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX5_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX5_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP1_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX5_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX5_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX5_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP1_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX5_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX5_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX5_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP1_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX5_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX5_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX5_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP1_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX5_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX5_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX5_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP1_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX5_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX5_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX5_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP1_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX5_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX5_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX5_AV_COMP2_CONTROL - Context Comparator 2 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX5_AV_COMP2_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX5_AV_COMP2_CONTROL_reserved_for_eco0_MASK  0xf8000000
#define BCHP_XPT_RAVE_CX5_AV_COMP2_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX5_AV_COMP2_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX5_AV_COMP2_CONTROL_ALIGNMENT_EN_MASK       0x04000000
#define BCHP_XPT_RAVE_CX5_AV_COMP2_CONTROL_ALIGNMENT_EN_SHIFT      26

/* XPT_RAVE :: CX5_AV_COMP2_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX5_AV_COMP2_CONTROL_COMPARE_ES_DATA_MASK    0x02000000
#define BCHP_XPT_RAVE_CX5_AV_COMP2_CONTROL_COMPARE_ES_DATA_SHIFT   25

/* XPT_RAVE :: CX5_AV_COMP2_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX5_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX5_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX5_AV_COMP2_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX5_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX5_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX5_AV_COMP2_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX5_AV_COMP2_CONTROL_COMPARE_ALL_DATA_MASK   0x00400000
#define BCHP_XPT_RAVE_CX5_AV_COMP2_CONTROL_COMPARE_ALL_DATA_SHIFT  22

/* XPT_RAVE :: CX5_AV_COMP2_CONTROL :: reserved_for_eco1 [21:21] */
#define BCHP_XPT_RAVE_CX5_AV_COMP2_CONTROL_reserved_for_eco1_MASK  0x00200000
#define BCHP_XPT_RAVE_CX5_AV_COMP2_CONTROL_reserved_for_eco1_SHIFT 21

/* XPT_RAVE :: CX5_AV_COMP2_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX5_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_MASK  0x00100000
#define BCHP_XPT_RAVE_CX5_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX5_AV_COMP2_CONTROL :: reserved_for_eco2 [19:19] */
#define BCHP_XPT_RAVE_CX5_AV_COMP2_CONTROL_reserved_for_eco2_MASK  0x00080000
#define BCHP_XPT_RAVE_CX5_AV_COMP2_CONTROL_reserved_for_eco2_SHIFT 19

/* XPT_RAVE :: CX5_AV_COMP2_CONTROL :: NUM_COMPARE_BYTES [18:17] */
#define BCHP_XPT_RAVE_CX5_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_MASK  0x00060000
#define BCHP_XPT_RAVE_CX5_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX5_AV_COMP2_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX5_AV_COMP2_CONTROL_REPEAT_BYTE_MASK        0x0001e000
#define BCHP_XPT_RAVE_CX5_AV_COMP2_CONTROL_REPEAT_BYTE_SHIFT       13

/* XPT_RAVE :: CX5_AV_COMP2_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX5_AV_COMP2_CONTROL_COMP_ENABLE_MASK        0x00001000
#define BCHP_XPT_RAVE_CX5_AV_COMP2_CONTROL_COMP_ENABLE_SHIFT       12

/* XPT_RAVE :: CX5_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX5_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX5_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX5_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX5_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX5_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX5_AV_COMP2_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX5_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX5_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX5_AV_COMP2_COMPARE_VAL - Context Comparator 2 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX5_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX5_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX5_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX5_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX5_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX5_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX5_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX5_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX5_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX5_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX5_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX5_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX5_AV_COMP2_MASK_VAL - Context Comparator 2 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX5_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX5_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_MASK  0xff000000
#define BCHP_XPT_RAVE_CX5_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX5_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX5_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_MASK  0x00ff0000
#define BCHP_XPT_RAVE_CX5_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX5_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX5_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_MASK  0x0000ff00
#define BCHP_XPT_RAVE_CX5_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX5_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX5_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_MASK  0x000000ff
#define BCHP_XPT_RAVE_CX5_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX5_AV_COMP2_FILTER_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX5_AV_COMP2_FILTER_VAL :: Exclusion_Value_D :: COMP2_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX5_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX5_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX5_AV_COMP2_FILTER_VAL :: Inclusion_Range_D :: COMP2_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX5_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX5_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX5_AV_COMP2_FILTER_VAL :: Exclusion_Value_C :: COMP2_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX5_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX5_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX5_AV_COMP2_FILTER_VAL :: Inclusion_Range_C :: COMP2_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX5_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX5_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX5_AV_COMP2_FILTER_VAL :: Exclusion_Value_B :: COMP2_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX5_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX5_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX5_AV_COMP2_FILTER_VAL :: Inclusion_Range_B :: COMP2_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX5_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX5_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX5_AV_COMP2_FILTER_VAL :: Exclusion_Value_A :: COMP2_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX5_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX5_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX5_AV_COMP2_FILTER_VAL :: Inclusion_Range_A :: COMP2_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX5_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX5_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX5_AV_COMP2_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX5_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP2_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX5_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX5_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX5_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP2_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX5_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX5_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX5_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP2_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX5_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX5_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX5_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP2_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX5_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX5_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX5_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP2_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX5_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX5_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX5_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP2_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX5_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX5_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX5_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP2_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX5_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX5_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX5_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP2_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX5_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX5_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX5_AV_COMP12_FILTER_MODE - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX5_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_D [31:30] */
#define BCHP_XPT_RAVE_CX5_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_MASK 0xc0000000
#define BCHP_XPT_RAVE_CX5_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_SHIFT 30

/* XPT_RAVE :: CX5_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_D [29:28] */
#define BCHP_XPT_RAVE_CX5_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_MASK 0x30000000
#define BCHP_XPT_RAVE_CX5_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_SHIFT 28

/* XPT_RAVE :: CX5_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_C [27:26] */
#define BCHP_XPT_RAVE_CX5_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_MASK 0x0c000000
#define BCHP_XPT_RAVE_CX5_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_SHIFT 26

/* XPT_RAVE :: CX5_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_C [25:24] */
#define BCHP_XPT_RAVE_CX5_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_MASK 0x03000000
#define BCHP_XPT_RAVE_CX5_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_SHIFT 24

/* XPT_RAVE :: CX5_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_B [23:22] */
#define BCHP_XPT_RAVE_CX5_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_MASK 0x00c00000
#define BCHP_XPT_RAVE_CX5_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_SHIFT 22

/* XPT_RAVE :: CX5_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_B [21:20] */
#define BCHP_XPT_RAVE_CX5_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_MASK 0x00300000
#define BCHP_XPT_RAVE_CX5_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_SHIFT 20

/* XPT_RAVE :: CX5_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_A [19:18] */
#define BCHP_XPT_RAVE_CX5_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_MASK 0x000c0000
#define BCHP_XPT_RAVE_CX5_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_SHIFT 18

/* XPT_RAVE :: CX5_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_A [17:16] */
#define BCHP_XPT_RAVE_CX5_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_MASK 0x00030000
#define BCHP_XPT_RAVE_CX5_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_SHIFT 16

/* XPT_RAVE :: CX5_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_D [15:14] */
#define BCHP_XPT_RAVE_CX5_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_MASK 0x0000c000
#define BCHP_XPT_RAVE_CX5_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_SHIFT 14

/* XPT_RAVE :: CX5_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_D [13:12] */
#define BCHP_XPT_RAVE_CX5_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_MASK 0x00003000
#define BCHP_XPT_RAVE_CX5_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_SHIFT 12

/* XPT_RAVE :: CX5_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_C [11:10] */
#define BCHP_XPT_RAVE_CX5_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX5_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_SHIFT 10

/* XPT_RAVE :: CX5_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_C [09:08] */
#define BCHP_XPT_RAVE_CX5_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_MASK 0x00000300
#define BCHP_XPT_RAVE_CX5_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_SHIFT 8

/* XPT_RAVE :: CX5_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_B [07:06] */
#define BCHP_XPT_RAVE_CX5_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_MASK 0x000000c0
#define BCHP_XPT_RAVE_CX5_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_SHIFT 6

/* XPT_RAVE :: CX5_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_B [05:04] */
#define BCHP_XPT_RAVE_CX5_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_MASK 0x00000030
#define BCHP_XPT_RAVE_CX5_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_SHIFT 4

/* XPT_RAVE :: CX5_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_A [03:02] */
#define BCHP_XPT_RAVE_CX5_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_MASK 0x0000000c
#define BCHP_XPT_RAVE_CX5_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_SHIFT 2

/* XPT_RAVE :: CX5_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_A [01:00] */
#define BCHP_XPT_RAVE_CX5_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_MASK 0x00000003
#define BCHP_XPT_RAVE_CX5_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_SHIFT 0

/***************************************************************************
 *CX5_AV_PID_STREAM_ID - Context PID and Stream ID Filter Value
 ***************************************************************************/
/* XPT_RAVE :: CX5_AV_PID_STREAM_ID :: PRV_HDR_ITB_EN [31:31] */
#define BCHP_XPT_RAVE_CX5_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_MASK     0x80000000
#define BCHP_XPT_RAVE_CX5_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_SHIFT    31

/* XPT_RAVE :: CX5_AV_PID_STREAM_ID :: PID_VALID [30:30] */
#define BCHP_XPT_RAVE_CX5_AV_PID_STREAM_ID_PID_VALID_MASK          0x40000000
#define BCHP_XPT_RAVE_CX5_AV_PID_STREAM_ID_PID_VALID_SHIFT         30

/* XPT_RAVE :: CX5_AV_PID_STREAM_ID :: AUD_FRAME_INFO [29:26] */
#define BCHP_XPT_RAVE_CX5_AV_PID_STREAM_ID_AUD_FRAME_INFO_MASK     0x3c000000
#define BCHP_XPT_RAVE_CX5_AV_PID_STREAM_ID_AUD_FRAME_INFO_SHIFT    26

/* XPT_RAVE :: CX5_AV_PID_STREAM_ID :: SSID_ENABLE [25:25] */
#define BCHP_XPT_RAVE_CX5_AV_PID_STREAM_ID_SSID_ENABLE_MASK        0x02000000
#define BCHP_XPT_RAVE_CX5_AV_PID_STREAM_ID_SSID_ENABLE_SHIFT       25

/* XPT_RAVE :: CX5_AV_PID_STREAM_ID :: SPLICE_EN [24:24] */
#define BCHP_XPT_RAVE_CX5_AV_PID_STREAM_ID_SPLICE_EN_MASK          0x01000000
#define BCHP_XPT_RAVE_CX5_AV_PID_STREAM_ID_SPLICE_EN_SHIFT         24

/* XPT_RAVE :: CX5_AV_PID_STREAM_ID :: reserved_for_eco0 [23:21] */
#define BCHP_XPT_RAVE_CX5_AV_PID_STREAM_ID_reserved_for_eco0_MASK  0x00e00000
#define BCHP_XPT_RAVE_CX5_AV_PID_STREAM_ID_reserved_for_eco0_SHIFT 21

/* XPT_RAVE :: CX5_AV_PID_STREAM_ID :: BAND_NUM [20:16] */
#define BCHP_XPT_RAVE_CX5_AV_PID_STREAM_ID_BAND_NUM_MASK           0x001f0000
#define BCHP_XPT_RAVE_CX5_AV_PID_STREAM_ID_BAND_NUM_SHIFT          16

/* XPT_RAVE :: CX5_AV_PID_STREAM_ID :: FILTER_PID_STREAM_ID [15:00] */
#define BCHP_XPT_RAVE_CX5_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX5_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_SHIFT 0

/***************************************************************************
 *CX5_REC_CTRL1 - Record Control Register 1
 ***************************************************************************/
/* XPT_RAVE :: CX5_REC_CTRL1 :: reserved_for_eco0 [31:16] */
#define BCHP_XPT_RAVE_CX5_REC_CTRL1_reserved_for_eco0_MASK         0xffff0000
#define BCHP_XPT_RAVE_CX5_REC_CTRL1_reserved_for_eco0_SHIFT        16

/* XPT_RAVE :: CX5_REC_CTRL1 :: DTV2MPEG_PADNUM [15:08] */
#define BCHP_XPT_RAVE_CX5_REC_CTRL1_DTV2MPEG_PADNUM_MASK           0x0000ff00
#define BCHP_XPT_RAVE_CX5_REC_CTRL1_DTV2MPEG_PADNUM_SHIFT          8

/* XPT_RAVE :: CX5_REC_CTRL1 :: reserved_for_eco1 [07:06] */
#define BCHP_XPT_RAVE_CX5_REC_CTRL1_reserved_for_eco1_MASK         0x000000c0
#define BCHP_XPT_RAVE_CX5_REC_CTRL1_reserved_for_eco1_SHIFT        6

/* XPT_RAVE :: CX5_REC_CTRL1 :: ATSC_SCRAM_CTRL [05:05] */
#define BCHP_XPT_RAVE_CX5_REC_CTRL1_ATSC_SCRAM_CTRL_MASK           0x00000020
#define BCHP_XPT_RAVE_CX5_REC_CTRL1_ATSC_SCRAM_CTRL_SHIFT          5

/* XPT_RAVE :: CX5_REC_CTRL1 :: PARSE_SC [04:04] */
#define BCHP_XPT_RAVE_CX5_REC_CTRL1_PARSE_SC_MASK                  0x00000010
#define BCHP_XPT_RAVE_CX5_REC_CTRL1_PARSE_SC_SHIFT                 4

/* XPT_RAVE :: CX5_REC_CTRL1 :: SEAMLESS_PAUSE_MODE [03:03] */
#define BCHP_XPT_RAVE_CX5_REC_CTRL1_SEAMLESS_PAUSE_MODE_MASK       0x00000008
#define BCHP_XPT_RAVE_CX5_REC_CTRL1_SEAMLESS_PAUSE_MODE_SHIFT      3

/* XPT_RAVE :: CX5_REC_CTRL1 :: DTV_PF_TOGGLE_DIS [02:02] */
#define BCHP_XPT_RAVE_CX5_REC_CTRL1_DTV_PF_TOGGLE_DIS_MASK         0x00000004
#define BCHP_XPT_RAVE_CX5_REC_CTRL1_DTV_PF_TOGGLE_DIS_SHIFT        2

/* XPT_RAVE :: CX5_REC_CTRL1 :: REC_DTV2MPG_EN [01:01] */
#define BCHP_XPT_RAVE_CX5_REC_CTRL1_REC_DTV2MPG_EN_MASK            0x00000002
#define BCHP_XPT_RAVE_CX5_REC_CTRL1_REC_DTV2MPG_EN_SHIFT           1

/* XPT_RAVE :: CX5_REC_CTRL1 :: REC_TIMESTAMP_ENABLE [00:00] */
#define BCHP_XPT_RAVE_CX5_REC_CTRL1_REC_TIMESTAMP_ENABLE_MASK      0x00000001
#define BCHP_XPT_RAVE_CX5_REC_CTRL1_REC_TIMESTAMP_ENABLE_SHIFT     0

/***************************************************************************
 *CX5_REC_INIT_TS - Record Initial Timestamp Value Register
 ***************************************************************************/
/* XPT_RAVE :: CX5_REC_INIT_TS :: INIT_TS [31:00] */
#define BCHP_XPT_RAVE_CX5_REC_INIT_TS_INIT_TS_MASK                 0xffffffff
#define BCHP_XPT_RAVE_CX5_REC_INIT_TS_INIT_TS_SHIFT                0

/***************************************************************************
 *CX5_REC_TS_CTRL - Record Timestamp Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX5_REC_TS_CTRL :: reserved_for_eco0 [31:06] */
#define BCHP_XPT_RAVE_CX5_REC_TS_CTRL_reserved_for_eco0_MASK       0xffffffc0
#define BCHP_XPT_RAVE_CX5_REC_TS_CTRL_reserved_for_eco0_SHIFT      6

/* XPT_RAVE :: CX5_REC_TS_CTRL :: TS_CHECK_DIS [05:05] */
#define BCHP_XPT_RAVE_CX5_REC_TS_CTRL_TS_CHECK_DIS_MASK            0x00000020
#define BCHP_XPT_RAVE_CX5_REC_TS_CTRL_TS_CHECK_DIS_SHIFT           5

/* XPT_RAVE :: CX5_REC_TS_CTRL :: REC_TIMESTAMP_MODE [04:03] */
#define BCHP_XPT_RAVE_CX5_REC_TS_CTRL_REC_TIMESTAMP_MODE_MASK      0x00000018
#define BCHP_XPT_RAVE_CX5_REC_TS_CTRL_REC_TIMESTAMP_MODE_SHIFT     3

/* XPT_RAVE :: CX5_REC_TS_CTRL :: TS_INIT_EN [02:02] */
#define BCHP_XPT_RAVE_CX5_REC_TS_CTRL_TS_INIT_EN_MASK              0x00000004
#define BCHP_XPT_RAVE_CX5_REC_TS_CTRL_TS_INIT_EN_SHIFT             2

/* XPT_RAVE :: CX5_REC_TS_CTRL :: TS_USER_BITS [01:00] */
#define BCHP_XPT_RAVE_CX5_REC_TS_CTRL_TS_USER_BITS_MASK            0x00000003
#define BCHP_XPT_RAVE_CX5_REC_TS_CTRL_TS_USER_BITS_SHIFT           0

/***************************************************************************
 *CX5_REC_TIME_CONFIG - Record Time Configuration Register
 ***************************************************************************/
/* XPT_RAVE :: CX5_REC_TIME_CONFIG :: reserved_for_eco0 [31:25] */
#define BCHP_XPT_RAVE_CX5_REC_TIME_CONFIG_reserved_for_eco0_MASK   0xfe000000
#define BCHP_XPT_RAVE_CX5_REC_TIME_CONFIG_reserved_for_eco0_SHIFT  25

/* XPT_RAVE :: CX5_REC_TIME_CONFIG :: REC_COUNT_MODE [24:24] */
#define BCHP_XPT_RAVE_CX5_REC_TIME_CONFIG_REC_COUNT_MODE_MASK      0x01000000
#define BCHP_XPT_RAVE_CX5_REC_TIME_CONFIG_REC_COUNT_MODE_SHIFT     24

/* XPT_RAVE :: CX5_REC_TIME_CONFIG :: REC_TIMEOUT_VAL [23:00] */
#define BCHP_XPT_RAVE_CX5_REC_TIME_CONFIG_REC_TIMEOUT_VAL_MASK     0x00ffffff
#define BCHP_XPT_RAVE_CX5_REC_TIME_CONFIG_REC_TIMEOUT_VAL_SHIFT    0

/***************************************************************************
 *CX5_AV_MISC_CONFIG4 - Context Miscellaneous Config 4 Register
 ***************************************************************************/
/* XPT_RAVE :: CX5_AV_MISC_CONFIG4 :: RESERVED_CONFIG [31:24] */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG4_RESERVED_CONFIG_MASK     0xff000000
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG4_RESERVED_CONFIG_SHIFT    24

/* XPT_RAVE :: CX5_AV_MISC_CONFIG4 :: reserved_for_eco0 [23:23] */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG4_reserved_for_eco0_MASK   0x00800000
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG4_reserved_for_eco0_SHIFT  23

/* XPT_RAVE :: CX5_AV_MISC_CONFIG4 :: PES_SID_EXT_DEP [22:16] */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG4_PES_SID_EXT_DEP_MASK     0x007f0000
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG4_PES_SID_EXT_DEP_SHIFT    16

/* XPT_RAVE :: CX5_AV_MISC_CONFIG4 :: reserved_for_eco1 [15:15] */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG4_reserved_for_eco1_MASK   0x00008000
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG4_reserved_for_eco1_SHIFT  15

/* XPT_RAVE :: CX5_AV_MISC_CONFIG4 :: PES_SID_EXT_IND [14:08] */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG4_PES_SID_EXT_IND_MASK     0x00007f00
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG4_PES_SID_EXT_IND_SHIFT    8

/* XPT_RAVE :: CX5_AV_MISC_CONFIG4 :: reserved_for_eco2 [07:02] */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG4_reserved_for_eco2_MASK   0x000000fc
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG4_reserved_for_eco2_SHIFT  2

/* XPT_RAVE :: CX5_AV_MISC_CONFIG4 :: PES_SID_EXT_MODE [01:00] */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG4_PES_SID_EXT_MODE_MASK    0x00000003
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG4_PES_SID_EXT_MODE_SHIFT   0

/***************************************************************************
 *CX5_PIC_CTR - Picture Counter register
 ***************************************************************************/
/* XPT_RAVE :: CX5_PIC_CTR :: reserved0 [31:16] */
#define BCHP_XPT_RAVE_CX5_PIC_CTR_reserved0_MASK                   0xffff0000
#define BCHP_XPT_RAVE_CX5_PIC_CTR_reserved0_SHIFT                  16

/* XPT_RAVE :: CX5_PIC_CTR :: VALUE [15:00] */
#define BCHP_XPT_RAVE_CX5_PIC_CTR_VALUE_MASK                       0x0000ffff
#define BCHP_XPT_RAVE_CX5_PIC_CTR_VALUE_SHIFT                      0

/***************************************************************************
 *CX5_PIC_CTR_MODE - Picture Counter Mode Register
 ***************************************************************************/
/* XPT_RAVE :: CX5_PIC_CTR_MODE :: reserved0 [31:31] */
#define BCHP_XPT_RAVE_CX5_PIC_CTR_MODE_reserved0_MASK              0x80000000
#define BCHP_XPT_RAVE_CX5_PIC_CTR_MODE_reserved0_SHIFT             31

/* XPT_RAVE :: CX5_PIC_CTR_MODE :: Valid_PIC_CTR_VALUE [30:28] */
#define BCHP_XPT_RAVE_CX5_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_MASK    0x70000000
#define BCHP_XPT_RAVE_CX5_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_SHIFT   28

/* XPT_RAVE :: CX5_PIC_CTR_MODE :: PIC_CTR_EN [27:27] */
#define BCHP_XPT_RAVE_CX5_PIC_CTR_MODE_PIC_CTR_EN_MASK             0x08000000
#define BCHP_XPT_RAVE_CX5_PIC_CTR_MODE_PIC_CTR_EN_SHIFT            27

/* XPT_RAVE :: CX5_PIC_CTR_MODE :: reserved1 [26:26] */
#define BCHP_XPT_RAVE_CX5_PIC_CTR_MODE_reserved1_MASK              0x04000000
#define BCHP_XPT_RAVE_CX5_PIC_CTR_MODE_reserved1_SHIFT             26

/* XPT_RAVE :: CX5_PIC_CTR_MODE :: PIC_CTR_MODE [25:24] */
#define BCHP_XPT_RAVE_CX5_PIC_CTR_MODE_PIC_CTR_MODE_MASK           0x03000000
#define BCHP_XPT_RAVE_CX5_PIC_CTR_MODE_PIC_CTR_MODE_SHIFT          24

/* XPT_RAVE :: CX5_PIC_CTR_MODE :: SCV0 [23:16] */
#define BCHP_XPT_RAVE_CX5_PIC_CTR_MODE_SCV0_MASK                   0x00ff0000
#define BCHP_XPT_RAVE_CX5_PIC_CTR_MODE_SCV0_SHIFT                  16

/* XPT_RAVE :: CX5_PIC_CTR_MODE :: SCV1 [15:08] */
#define BCHP_XPT_RAVE_CX5_PIC_CTR_MODE_SCV1_MASK                   0x0000ff00
#define BCHP_XPT_RAVE_CX5_PIC_CTR_MODE_SCV1_SHIFT                  8

/* XPT_RAVE :: CX5_PIC_CTR_MODE :: SCV2 [07:00] */
#define BCHP_XPT_RAVE_CX5_PIC_CTR_MODE_SCV2_MASK                   0x000000ff
#define BCHP_XPT_RAVE_CX5_PIC_CTR_MODE_SCV2_SHIFT                  0

/***************************************************************************
 *CX5_REC_TIMER - Record Timer Register
 ***************************************************************************/
/* XPT_RAVE :: CX5_REC_TIMER :: REC_TIMER [31:00] */
#define BCHP_XPT_RAVE_CX5_REC_TIMER_REC_TIMER_MASK                 0xffffffff
#define BCHP_XPT_RAVE_CX5_REC_TIMER_REC_TIMER_SHIFT                0

/***************************************************************************
 *CX5_REC_STATE0 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX5_REC_STATE0 :: reserved_for_eco0 [31:18] */
#define BCHP_XPT_RAVE_CX5_REC_STATE0_reserved_for_eco0_MASK        0xfffc0000
#define BCHP_XPT_RAVE_CX5_REC_STATE0_reserved_for_eco0_SHIFT       18

/* XPT_RAVE :: CX5_REC_STATE0 :: REC_INIT_TIME_LO [17:08] */
#define BCHP_XPT_RAVE_CX5_REC_STATE0_REC_INIT_TIME_LO_MASK         0x0003ff00
#define BCHP_XPT_RAVE_CX5_REC_STATE0_REC_INIT_TIME_LO_SHIFT        8

/* XPT_RAVE :: CX5_REC_STATE0 :: reserved_for_eco1 [07:04] */
#define BCHP_XPT_RAVE_CX5_REC_STATE0_reserved_for_eco1_MASK        0x000000f0
#define BCHP_XPT_RAVE_CX5_REC_STATE0_reserved_for_eco1_SHIFT       4

/* XPT_RAVE :: CX5_REC_STATE0 :: LAST_CONV_TIME_STAMP_HI [03:02] */
#define BCHP_XPT_RAVE_CX5_REC_STATE0_LAST_CONV_TIME_STAMP_HI_MASK  0x0000000c
#define BCHP_XPT_RAVE_CX5_REC_STATE0_LAST_CONV_TIME_STAMP_HI_SHIFT 2

/* XPT_RAVE :: CX5_REC_STATE0 :: TS_INITIALIZED [01:01] */
#define BCHP_XPT_RAVE_CX5_REC_STATE0_TS_INITIALIZED_MASK           0x00000002
#define BCHP_XPT_RAVE_CX5_REC_STATE0_TS_INITIALIZED_SHIFT          1

/* XPT_RAVE :: CX5_REC_STATE0 :: REC_INITIALIZED [00:00] */
#define BCHP_XPT_RAVE_CX5_REC_STATE0_REC_INITIALIZED_MASK          0x00000001
#define BCHP_XPT_RAVE_CX5_REC_STATE0_REC_INITIALIZED_SHIFT         0

/***************************************************************************
 *CX5_REC_STATE1 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX5_REC_STATE1 :: REC_INIT_TIME_HI [31:00] */
#define BCHP_XPT_RAVE_CX5_REC_STATE1_REC_INIT_TIME_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_CX5_REC_STATE1_REC_INIT_TIME_HI_SHIFT        0

/***************************************************************************
 *CX5_REC_STATE2 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX5_REC_STATE2 :: INT_TIME_STAMP [31:00] */
#define BCHP_XPT_RAVE_CX5_REC_STATE2_INT_TIME_STAMP_MASK           0xffffffff
#define BCHP_XPT_RAVE_CX5_REC_STATE2_INT_TIME_STAMP_SHIFT          0

/***************************************************************************
 *CX5_REC_STATE2b - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX5_REC_STATE2b :: LAST_CONV_TIME_STAMP_LO [31:00] */
#define BCHP_XPT_RAVE_CX5_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX5_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_SHIFT 0

/***************************************************************************
 *CX5_REC_STATE3 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX5_REC_STATE3 :: reserved_for_eco0 [31:09] */
#define BCHP_XPT_RAVE_CX5_REC_STATE3_reserved_for_eco0_MASK        0xfffffe00
#define BCHP_XPT_RAVE_CX5_REC_STATE3_reserved_for_eco0_SHIFT       9

/* XPT_RAVE :: CX5_REC_STATE3 :: REC_DSS_PARITY [08:08] */
#define BCHP_XPT_RAVE_CX5_REC_STATE3_REC_DSS_PARITY_MASK           0x00000100
#define BCHP_XPT_RAVE_CX5_REC_STATE3_REC_DSS_PARITY_SHIFT          8

/* XPT_RAVE :: CX5_REC_STATE3 :: REC_COUNT_HI [07:00] */
#define BCHP_XPT_RAVE_CX5_REC_STATE3_REC_COUNT_HI_MASK             0x000000ff
#define BCHP_XPT_RAVE_CX5_REC_STATE3_REC_COUNT_HI_SHIFT            0

/***************************************************************************
 *CX5_REC_COUNT - Record Packet Count Register
 ***************************************************************************/
/* XPT_RAVE :: CX5_REC_COUNT :: REC_COUNT [31:00] */
#define BCHP_XPT_RAVE_CX5_REC_COUNT_REC_COUNT_MASK                 0xffffffff
#define BCHP_XPT_RAVE_CX5_REC_COUNT_REC_COUNT_SHIFT                0

/***************************************************************************
 *CX5_PIC_INC_DEC_CTRL - Picture Counter Increment/Decrement/Reset Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX5_PIC_INC_DEC_CTRL :: reserved0 [31:18] */
#define BCHP_XPT_RAVE_CX5_PIC_INC_DEC_CTRL_reserved0_MASK          0xfffc0000
#define BCHP_XPT_RAVE_CX5_PIC_INC_DEC_CTRL_reserved0_SHIFT         18

/* XPT_RAVE :: CX5_PIC_INC_DEC_CTRL :: INC_DEC_MODE [17:16] */
#define BCHP_XPT_RAVE_CX5_PIC_INC_DEC_CTRL_INC_DEC_MODE_MASK       0x00030000
#define BCHP_XPT_RAVE_CX5_PIC_INC_DEC_CTRL_INC_DEC_MODE_SHIFT      16

/* XPT_RAVE :: CX5_PIC_INC_DEC_CTRL :: INC_DEC_VALUE [15:00] */
#define BCHP_XPT_RAVE_CX5_PIC_INC_DEC_CTRL_INC_DEC_VALUE_MASK      0x0000ffff
#define BCHP_XPT_RAVE_CX5_PIC_INC_DEC_CTRL_INC_DEC_VALUE_SHIFT     0

/***************************************************************************
 *CX5_SC - Scrambling Control Monitor Register
 ***************************************************************************/
/* XPT_RAVE :: CX5_SC :: RESERVED_FOR_FW_0 [31:08] */
#define BCHP_XPT_RAVE_CX5_SC_RESERVED_FOR_FW_0_MASK                0xffffff00
#define BCHP_XPT_RAVE_CX5_SC_RESERVED_FOR_FW_0_SHIFT               8

/* XPT_RAVE :: CX5_SC :: SC_ENABLE [07:07] */
#define BCHP_XPT_RAVE_CX5_SC_SC_ENABLE_MASK                        0x00000080
#define BCHP_XPT_RAVE_CX5_SC_SC_ENABLE_SHIFT                       7

/* XPT_RAVE :: CX5_SC :: SC_PUSI_VALID [06:06] */
#define BCHP_XPT_RAVE_CX5_SC_SC_PUSI_VALID_MASK                    0x00000040
#define BCHP_XPT_RAVE_CX5_SC_SC_PUSI_VALID_SHIFT                   6

/* XPT_RAVE :: CX5_SC :: SC_PUSI [05:04] */
#define BCHP_XPT_RAVE_CX5_SC_SC_PUSI_MASK                          0x00000030
#define BCHP_XPT_RAVE_CX5_SC_SC_PUSI_SHIFT                         4

/* XPT_RAVE :: CX5_SC :: SC_OR_MODE [03:03] */
#define BCHP_XPT_RAVE_CX5_SC_SC_OR_MODE_MASK                       0x00000008
#define BCHP_XPT_RAVE_CX5_SC_SC_OR_MODE_SHIFT                      3

/* XPT_RAVE :: CX5_SC :: SC_ALL_VALID [02:02] */
#define BCHP_XPT_RAVE_CX5_SC_SC_ALL_VALID_MASK                     0x00000004
#define BCHP_XPT_RAVE_CX5_SC_SC_ALL_VALID_SHIFT                    2

/* XPT_RAVE :: CX5_SC :: SC_ALL [01:00] */
#define BCHP_XPT_RAVE_CX5_SC_SC_ALL_MASK                           0x00000003
#define BCHP_XPT_RAVE_CX5_SC_SC_ALL_SHIFT                          0

/***************************************************************************
 *CX5_AV_MISC_CONFIG5 - Context Miscellaneous Config 5 Register
 ***************************************************************************/
/* XPT_RAVE :: CX5_AV_MISC_CONFIG5 :: RESERVED_FOR_FW_1 [31:26] */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG5_RESERVED_FOR_FW_1_MASK   0xfc000000
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG5_RESERVED_FOR_FW_1_SHIFT  26

/* XPT_RAVE :: CX5_AV_MISC_CONFIG5 :: ITB_OVFL_INT_STATUS [25:25] */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG5_ITB_OVFL_INT_STATUS_MASK 0x02000000
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG5_ITB_OVFL_INT_STATUS_SHIFT 25

/* XPT_RAVE :: CX5_AV_MISC_CONFIG5 :: CDB_OVFL_INT_STATUS [24:24] */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG5_CDB_OVFL_INT_STATUS_MASK 0x01000000
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG5_CDB_OVFL_INT_STATUS_SHIFT 24

/* XPT_RAVE :: CX5_AV_MISC_CONFIG5 :: ASF_HEADER_LENGTH [23:16] */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG5_ASF_HEADER_LENGTH_MASK   0x00ff0000
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG5_ASF_HEADER_LENGTH_SHIFT  16

/* XPT_RAVE :: CX5_AV_MISC_CONFIG5 :: ASF_ENABLE [15:15] */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG5_ASF_ENABLE_MASK          0x00008000
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG5_ASF_ENABLE_SHIFT         15

/* XPT_RAVE :: CX5_AV_MISC_CONFIG5 :: ASF_AV_MODE [14:14] */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG5_ASF_AV_MODE_MASK         0x00004000
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG5_ASF_AV_MODE_SHIFT        14

/* XPT_RAVE :: CX5_AV_MISC_CONFIG5 :: RESERVED_FOR_FW_2 [13:09] */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG5_RESERVED_FOR_FW_2_MASK   0x00003e00
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG5_RESERVED_FOR_FW_2_SHIFT  9

/* XPT_RAVE :: CX5_AV_MISC_CONFIG5 :: VCT_PID_EN [08:08] */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG5_VCT_PID_EN_MASK          0x00000100
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG5_VCT_PID_EN_SHIFT         8

/* XPT_RAVE :: CX5_AV_MISC_CONFIG5 :: VCT_TABLE_ID [07:00] */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG5_VCT_TABLE_ID_MASK        0x000000ff
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG5_VCT_TABLE_ID_SHIFT       0

/***************************************************************************
 *CX5_RAVE_Reg_1 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX5_RAVE_Reg_1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX5_RAVE_Reg_1_reserved_for_eco0_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX5_RAVE_Reg_1_reserved_for_eco0_SHIFT       0

/***************************************************************************
 *CX5_RAVE_Reg_2 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX5_RAVE_Reg_2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX5_RAVE_Reg_2_reserved_for_eco0_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX5_RAVE_Reg_2_reserved_for_eco0_SHIFT       0

/***************************************************************************
 *CX5_RAVE_Reg_3 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX5_RAVE_Reg_3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX5_RAVE_Reg_3_reserved_for_eco0_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX5_RAVE_Reg_3_reserved_for_eco0_SHIFT       0

/***************************************************************************
 *CX5_ATSOFFSET_CONFIG - Config register for ATS OFFSET feature
 ***************************************************************************/
/* XPT_RAVE :: CX5_ATSOFFSET_CONFIG :: reserved_for_eco0 [31:16] */
#define BCHP_XPT_RAVE_CX5_ATSOFFSET_CONFIG_reserved_for_eco0_MASK  0xffff0000
#define BCHP_XPT_RAVE_CX5_ATSOFFSET_CONFIG_reserved_for_eco0_SHIFT 16

/* XPT_RAVE :: CX5_ATSOFFSET_CONFIG :: LOCAL_ATS_FORMAT [15:15] */
#define BCHP_XPT_RAVE_CX5_ATSOFFSET_CONFIG_LOCAL_ATS_FORMAT_MASK   0x00008000
#define BCHP_XPT_RAVE_CX5_ATSOFFSET_CONFIG_LOCAL_ATS_FORMAT_SHIFT  15

/* XPT_RAVE :: CX5_ATSOFFSET_CONFIG :: LOCAL_ATS_GEN_ENABLE [14:14] */
#define BCHP_XPT_RAVE_CX5_ATSOFFSET_CONFIG_LOCAL_ATS_GEN_ENABLE_MASK 0x00004000
#define BCHP_XPT_RAVE_CX5_ATSOFFSET_CONFIG_LOCAL_ATS_GEN_ENABLE_SHIFT 14

/* XPT_RAVE :: CX5_ATSOFFSET_CONFIG :: SW_ATSOFFSET_ENABLE [13:13] */
#define BCHP_XPT_RAVE_CX5_ATSOFFSET_CONFIG_SW_ATSOFFSET_ENABLE_MASK 0x00002000
#define BCHP_XPT_RAVE_CX5_ATSOFFSET_CONFIG_SW_ATSOFFSET_ENABLE_SHIFT 13

/* XPT_RAVE :: CX5_ATSOFFSET_CONFIG :: PCR_PID_CH_CHANGED [12:12] */
#define BCHP_XPT_RAVE_CX5_ATSOFFSET_CONFIG_PCR_PID_CH_CHANGED_MASK 0x00001000
#define BCHP_XPT_RAVE_CX5_ATSOFFSET_CONFIG_PCR_PID_CH_CHANGED_SHIFT 12

/* XPT_RAVE :: CX5_ATSOFFSET_CONFIG :: ATSOFFSET_ENABLE [11:11] */
#define BCHP_XPT_RAVE_CX5_ATSOFFSET_CONFIG_ATSOFFSET_ENABLE_MASK   0x00000800
#define BCHP_XPT_RAVE_CX5_ATSOFFSET_CONFIG_ATSOFFSET_ENABLE_SHIFT  11

/* XPT_RAVE :: CX5_ATSOFFSET_CONFIG :: PCR_PID_CH [10:00] */
#define BCHP_XPT_RAVE_CX5_ATSOFFSET_CONFIG_PCR_PID_CH_MASK         0x000007ff
#define BCHP_XPT_RAVE_CX5_ATSOFFSET_CONFIG_PCR_PID_CH_SHIFT        0

/***************************************************************************
 *CX5_ATSOFFSET_OFFSET_MAGNITUDE - 32 bit magnitude of the 33 bit signed ATS offset
 ***************************************************************************/
/* XPT_RAVE :: CX5_ATSOFFSET_OFFSET_MAGNITUDE :: ATS_OFFSET_MAGNITUDE [31:00] */
#define BCHP_XPT_RAVE_CX5_ATSOFFSET_OFFSET_MAGNITUDE_ATS_OFFSET_MAGNITUDE_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX5_ATSOFFSET_OFFSET_MAGNITUDE_ATS_OFFSET_MAGNITUDE_SHIFT 0

/***************************************************************************
 *CX5_ATSOFFSET_OFFSET_SIGN_BIT - Sign bit of the 33 bit signed ATS offset
 ***************************************************************************/
/* XPT_RAVE :: CX5_ATSOFFSET_OFFSET_SIGN_BIT :: reserved_for_eco0 [31:01] */
#define BCHP_XPT_RAVE_CX5_ATSOFFSET_OFFSET_SIGN_BIT_reserved_for_eco0_MASK 0xfffffffe
#define BCHP_XPT_RAVE_CX5_ATSOFFSET_OFFSET_SIGN_BIT_reserved_for_eco0_SHIFT 1

/* XPT_RAVE :: CX5_ATSOFFSET_OFFSET_SIGN_BIT :: ATS_OFSET_SIGN [00:00] */
#define BCHP_XPT_RAVE_CX5_ATSOFFSET_OFFSET_SIGN_BIT_ATS_OFSET_SIGN_MASK 0x00000001
#define BCHP_XPT_RAVE_CX5_ATSOFFSET_OFFSET_SIGN_BIT_ATS_OFSET_SIGN_SHIFT 0

/***************************************************************************
 *CX5_ATSOFFSET_PCR - PCR value of the last PCR packet
 ***************************************************************************/
/* XPT_RAVE :: CX5_ATSOFFSET_PCR :: PCR [31:00] */
#define BCHP_XPT_RAVE_CX5_ATSOFFSET_PCR_PCR_MASK                   0xffffffff
#define BCHP_XPT_RAVE_CX5_ATSOFFSET_PCR_PCR_SHIFT                  0

/***************************************************************************
 *CX5_ATSOFFSET_ATS - ATS of the last packet carrying PCR
 ***************************************************************************/
/* XPT_RAVE :: CX5_ATSOFFSET_ATS :: ATS [31:00] */
#define BCHP_XPT_RAVE_CX5_ATSOFFSET_ATS_ATS_MASK                   0xffffffff
#define BCHP_XPT_RAVE_CX5_ATSOFFSET_ATS_ATS_SHIFT                  0

/***************************************************************************
 *CX5_ATSOFFSET_ADJ_ATS - Adjusted ATS of the last packet
 ***************************************************************************/
/* XPT_RAVE :: CX5_ATSOFFSET_ADJ_ATS :: ADJ_ATS [31:00] */
#define BCHP_XPT_RAVE_CX5_ATSOFFSET_ADJ_ATS_ADJ_ATS_MASK           0xffffffff
#define BCHP_XPT_RAVE_CX5_ATSOFFSET_ADJ_ATS_ADJ_ATS_SHIFT          0

/***************************************************************************
 *CX5_ATSOFFSET_NEXT_PKT_ATS - ATS to be used for next packet in Local Timestamp generation mode
 ***************************************************************************/
/* XPT_RAVE :: CX5_ATSOFFSET_NEXT_PKT_ATS :: NEXT_PKT_ATS [31:00] */
#define BCHP_XPT_RAVE_CX5_ATSOFFSET_NEXT_PKT_ATS_NEXT_PKT_ATS_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX5_ATSOFFSET_NEXT_PKT_ATS_NEXT_PKT_ATS_SHIFT 0

/***************************************************************************
 *CX5_ATSOFFSET_PKT2PKT_ATS_DELTA - ATS delta to be used in Local Timestamp generation mode
 ***************************************************************************/
/* XPT_RAVE :: CX5_ATSOFFSET_PKT2PKT_ATS_DELTA :: PKT2PKT_DELTA [31:00] */
#define BCHP_XPT_RAVE_CX5_ATSOFFSET_PKT2PKT_ATS_DELTA_PKT2PKT_DELTA_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX5_ATSOFFSET_PKT2PKT_ATS_DELTA_PKT2PKT_DELTA_SHIFT 0

/***************************************************************************
 *CX5_RAVE_Reg_4 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX5_RAVE_Reg_4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX5_RAVE_Reg_4_reserved_for_eco0_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX5_RAVE_Reg_4_reserved_for_eco0_SHIFT       0

/***************************************************************************
 *CX5_RAVE_Reg_5 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX5_RAVE_Reg_5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX5_RAVE_Reg_5_reserved_for_eco0_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX5_RAVE_Reg_5_reserved_for_eco0_SHIFT       0

/***************************************************************************
 *CX6_AV_CDB_WRITE_PTR - Context CDB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX6_AV_CDB_WRITE_PTR :: CDB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX6_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_MASK      0xffffffff
#define BCHP_XPT_RAVE_CX6_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_SHIFT     0

/***************************************************************************
 *CX6_AV_CDB_READ_PTR - Context CDB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX6_AV_CDB_READ_PTR :: CDB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX6_AV_CDB_READ_PTR_CDB_READ_PTR_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX6_AV_CDB_READ_PTR_CDB_READ_PTR_SHIFT       0

/***************************************************************************
 *CX6_AV_CDB_BASE_PTR - Context CDB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX6_AV_CDB_BASE_PTR :: CDB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX6_AV_CDB_BASE_PTR_CDB_BASE_PTR_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX6_AV_CDB_BASE_PTR_CDB_BASE_PTR_SHIFT       0

/***************************************************************************
 *CX6_AV_CDB_END_PTR - Context CDB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX6_AV_CDB_END_PTR :: CDB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX6_AV_CDB_END_PTR_CDB_END_PTR_MASK          0xffffffff
#define BCHP_XPT_RAVE_CX6_AV_CDB_END_PTR_CDB_END_PTR_SHIFT         0

/***************************************************************************
 *CX6_AV_CDB_VALID_PTR - Context CDB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX6_AV_CDB_VALID_PTR :: CDB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX6_AV_CDB_VALID_PTR_CDB_VALID_PTR_MASK      0xffffffff
#define BCHP_XPT_RAVE_CX6_AV_CDB_VALID_PTR_CDB_VALID_PTR_SHIFT     0

/***************************************************************************
 *CX6_AV_CDB_WRAPAROUND_PTR - Context CDB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX6_AV_CDB_WRAPAROUND_PTR :: CDB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX6_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX6_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX6_AV_CDB_THRESHOLD_LEVEL - Context CDB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX6_AV_CDB_THRESHOLD_LEVEL :: CDB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX6_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX6_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX6_AV_CDB_THRESHOLD_LEVEL :: CDB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX6_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX6_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX6_AV_CDB_DEPTH - Context CDB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX6_AV_CDB_DEPTH :: CDB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX6_AV_CDB_DEPTH_CDB_WRAPAROUND_MASK         0x80000000
#define BCHP_XPT_RAVE_CX6_AV_CDB_DEPTH_CDB_WRAPAROUND_SHIFT        31

/* XPT_RAVE :: CX6_AV_CDB_DEPTH :: CDB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX6_AV_CDB_DEPTH_CDB_OVERFLOW_MASK           0x40000000
#define BCHP_XPT_RAVE_CX6_AV_CDB_DEPTH_CDB_OVERFLOW_SHIFT          30

/* XPT_RAVE :: CX6_AV_CDB_DEPTH :: CDB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX6_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_MASK    0x30000000
#define BCHP_XPT_RAVE_CX6_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_SHIFT   28

/* XPT_RAVE :: CX6_AV_CDB_DEPTH :: CDB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX6_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_MASK       0x0fffffff
#define BCHP_XPT_RAVE_CX6_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_SHIFT      0

/***************************************************************************
 *CX6_AV_THRESHOLDS - Context Thresholds
 ***************************************************************************/
/* XPT_RAVE :: CX6_AV_THRESHOLDS :: CONTEXT_OVERFLOW_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX6_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX6_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX6_AV_THRESHOLDS :: CONTEXT_WRAPAROUND_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX6_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX6_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX6_AV_ITB_WRITE_PTR - Context ITB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX6_AV_ITB_WRITE_PTR :: ITB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX6_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_MASK      0xffffffff
#define BCHP_XPT_RAVE_CX6_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_SHIFT     0

/***************************************************************************
 *CX6_AV_ITB_READ_PTR - Context ITB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX6_AV_ITB_READ_PTR :: ITB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX6_AV_ITB_READ_PTR_ITB_READ_PTR_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX6_AV_ITB_READ_PTR_ITB_READ_PTR_SHIFT       0

/***************************************************************************
 *CX6_AV_ITB_BASE_PTR - Context ITB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX6_AV_ITB_BASE_PTR :: ITB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX6_AV_ITB_BASE_PTR_ITB_BASE_PTR_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX6_AV_ITB_BASE_PTR_ITB_BASE_PTR_SHIFT       0

/***************************************************************************
 *CX6_AV_ITB_END_PTR - Context ITB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX6_AV_ITB_END_PTR :: ITB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX6_AV_ITB_END_PTR_ITB_END_PTR_MASK          0xffffffff
#define BCHP_XPT_RAVE_CX6_AV_ITB_END_PTR_ITB_END_PTR_SHIFT         0

/***************************************************************************
 *CX6_AV_ITB_VALID_PTR - Context ITB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX6_AV_ITB_VALID_PTR :: ITB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX6_AV_ITB_VALID_PTR_ITB_VALID_PTR_MASK      0xffffffff
#define BCHP_XPT_RAVE_CX6_AV_ITB_VALID_PTR_ITB_VALID_PTR_SHIFT     0

/***************************************************************************
 *CX6_AV_ITB_WRAPAROUND_PTR - Context ITB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX6_AV_ITB_WRAPAROUND_PTR :: ITB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX6_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX6_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX6_AV_ITB_THRESHOLD_LEVEL - Context ITB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX6_AV_ITB_THRESHOLD_LEVEL :: ITB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX6_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX6_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX6_AV_ITB_THRESHOLD_LEVEL :: ITB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX6_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX6_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX6_AV_ITB_DEPTH - Context ITB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX6_AV_ITB_DEPTH :: ITB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX6_AV_ITB_DEPTH_ITB_WRAPAROUND_MASK         0x80000000
#define BCHP_XPT_RAVE_CX6_AV_ITB_DEPTH_ITB_WRAPAROUND_SHIFT        31

/* XPT_RAVE :: CX6_AV_ITB_DEPTH :: ITB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX6_AV_ITB_DEPTH_ITB_OVERFLOW_MASK           0x40000000
#define BCHP_XPT_RAVE_CX6_AV_ITB_DEPTH_ITB_OVERFLOW_SHIFT          30

/* XPT_RAVE :: CX6_AV_ITB_DEPTH :: ITB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX6_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_MASK    0x30000000
#define BCHP_XPT_RAVE_CX6_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_SHIFT   28

/* XPT_RAVE :: CX6_AV_ITB_DEPTH :: ITB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX6_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_MASK       0x0fffffff
#define BCHP_XPT_RAVE_CX6_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_SHIFT      0

/***************************************************************************
 *CX6_REC_MISC_CONFIG - Miscellaneous Config
 ***************************************************************************/
/* XPT_RAVE :: CX6_REC_MISC_CONFIG :: reserved_for_eco0 [31:18] */
#define BCHP_XPT_RAVE_CX6_REC_MISC_CONFIG_reserved_for_eco0_MASK   0xfffc0000
#define BCHP_XPT_RAVE_CX6_REC_MISC_CONFIG_reserved_for_eco0_SHIFT  18

/* XPT_RAVE :: CX6_REC_MISC_CONFIG :: EMM_EN [17:17] */
#define BCHP_XPT_RAVE_CX6_REC_MISC_CONFIG_EMM_EN_MASK              0x00020000
#define BCHP_XPT_RAVE_CX6_REC_MISC_CONFIG_EMM_EN_SHIFT             17

/* XPT_RAVE :: CX6_REC_MISC_CONFIG :: IGNORE_CLEAR_SC_EVENT [16:16] */
#define BCHP_XPT_RAVE_CX6_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_MASK 0x00010000
#define BCHP_XPT_RAVE_CX6_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_SHIFT 16

/* XPT_RAVE :: CX6_REC_MISC_CONFIG :: SC_DETECT_FOR_ALL [15:15] */
#define BCHP_XPT_RAVE_CX6_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_MASK   0x00008000
#define BCHP_XPT_RAVE_CX6_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_SHIFT  15

/* XPT_RAVE :: CX6_REC_MISC_CONFIG :: REC_AVN [14:14] */
#define BCHP_XPT_RAVE_CX6_REC_MISC_CONFIG_REC_AVN_MASK             0x00004000
#define BCHP_XPT_RAVE_CX6_REC_MISC_CONFIG_REC_AVN_SHIFT            14

/* XPT_RAVE :: CX6_REC_MISC_CONFIG :: TPIT_ENABLE [13:13] */
#define BCHP_XPT_RAVE_CX6_REC_MISC_CONFIG_TPIT_ENABLE_MASK         0x00002000
#define BCHP_XPT_RAVE_CX6_REC_MISC_CONFIG_TPIT_ENABLE_SHIFT        13

/* XPT_RAVE :: CX6_REC_MISC_CONFIG :: TPIT_CHANNEL [12:08] */
#define BCHP_XPT_RAVE_CX6_REC_MISC_CONFIG_TPIT_CHANNEL_MASK        0x00001f00
#define BCHP_XPT_RAVE_CX6_REC_MISC_CONFIG_TPIT_CHANNEL_SHIFT       8

/* XPT_RAVE :: CX6_REC_MISC_CONFIG :: reserved_for_eco1 [07:02] */
#define BCHP_XPT_RAVE_CX6_REC_MISC_CONFIG_reserved_for_eco1_MASK   0x000000fc
#define BCHP_XPT_RAVE_CX6_REC_MISC_CONFIG_reserved_for_eco1_SHIFT  2

/* XPT_RAVE :: CX6_REC_MISC_CONFIG :: SCD_MAP_MODE [01:00] */
#define BCHP_XPT_RAVE_CX6_REC_MISC_CONFIG_SCD_MAP_MODE_MASK        0x00000003
#define BCHP_XPT_RAVE_CX6_REC_MISC_CONFIG_SCD_MAP_MODE_SHIFT       0

/***************************************************************************
 *CX6_REC_SCD_PIDS_A - Context SCD map PIDS A
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX6_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX6_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_A [30:30] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_MASK 0x40000000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_SHIFT 30

/* XPT_RAVE :: CX6_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: SCD_NUMA [29:24] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_NUMA_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_NUMA_SHIFT 24

/* XPT_RAVE :: CX6_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX6_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: PID_CHA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_PID_CHA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_PID_CHA_VALID_SHIFT 15

/* XPT_RAVE :: CX6_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX6_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: SCD_PID_CHA [12:00] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PID_CHA_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PID_CHA_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX6_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX6_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_A [30:30] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_MASK 0x40000000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_SHIFT 30

/* XPT_RAVE :: CX6_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: SCD_NUMA [29:24] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_NUMA_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_NUMA_SHIFT 24

/* XPT_RAVE :: CX6_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX6_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: PIDA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_PIDA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_PIDA_VALID_SHIFT 15

/* XPT_RAVE :: CX6_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX6_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: SCD_PIDA [12:00] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PIDA_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PIDA_SHIFT 0

/***************************************************************************
 *CX6_REC_SCD_PIDS_B - Context SCD map PIDS B
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX6_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX6_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_B [30:30] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_MASK 0x40000000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_SHIFT 30

/* XPT_RAVE :: CX6_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: SCD_NUMB [29:24] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_NUMB_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_NUMB_SHIFT 24

/* XPT_RAVE :: CX6_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX6_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: PID_CHB_VALID [15:15] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_PID_CHB_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_PID_CHB_VALID_SHIFT 15

/* XPT_RAVE :: CX6_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX6_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: SCD_PID_CHB [12:00] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PID_CHB_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PID_CHB_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX6_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX6_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_B [30:30] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_B_MASK 0x40000000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_B_SHIFT 30

/* XPT_RAVE :: CX6_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: SCD_NUMB [29:24] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_NUMB_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_NUMB_SHIFT 24

/* XPT_RAVE :: CX6_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX6_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: PIDB_VALID [15:15] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_PIDB_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_PIDB_VALID_SHIFT 15

/* XPT_RAVE :: CX6_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX6_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: SCD_PIDB [12:00] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PIDB_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PIDB_SHIFT 0

/***************************************************************************
 *CX6_REC_SCD_PIDS_C - Context SCD map PIDS C
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX6_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX6_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_C [30:30] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_MASK 0x40000000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_SHIFT 30

/* XPT_RAVE :: CX6_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: SCD_NUMC [29:24] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_NUMC_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_NUMC_SHIFT 24

/* XPT_RAVE :: CX6_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX6_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: PID_CHC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_PID_CHC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_PID_CHC_VALID_SHIFT 15

/* XPT_RAVE :: CX6_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX6_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: SCD_PID_CHC [12:00] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PID_CHC_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PID_CHC_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX6_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX6_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_C [30:30] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_MASK 0x40000000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_SHIFT 30

/* XPT_RAVE :: CX6_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: SCD_NUMC [29:24] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_NUMC_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_NUMC_SHIFT 24

/* XPT_RAVE :: CX6_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX6_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: PIDC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_PIDC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_PIDC_VALID_SHIFT 15

/* XPT_RAVE :: CX6_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX6_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: SCD_PIDC [12:00] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PIDC_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PIDC_SHIFT 0

/***************************************************************************
 *CX6_REC_SCD_PIDS_D - Context SCD map PIDS D
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX6_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX6_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_D [30:30] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_MASK 0x40000000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_SHIFT 30

/* XPT_RAVE :: CX6_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: SCD_NUMD [29:24] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_NUMD_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_NUMD_SHIFT 24

/* XPT_RAVE :: CX6_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX6_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: PID_CHD_VALID [15:15] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_PID_CHD_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_PID_CHD_VALID_SHIFT 15

/* XPT_RAVE :: CX6_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX6_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: SCD_PID_CHD [12:00] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PID_CHD_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PID_CHD_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX6_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX6_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_D [30:30] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_D_MASK 0x40000000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_D_SHIFT 30

/* XPT_RAVE :: CX6_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: SCD_NUMD [29:24] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_NUMD_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_NUMD_SHIFT 24

/* XPT_RAVE :: CX6_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX6_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: PIDD_VALID [15:15] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_PIDD_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_PIDD_VALID_SHIFT 15

/* XPT_RAVE :: CX6_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX6_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: SCD_PIDD [12:00] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PIDD_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PIDD_SHIFT 0

/***************************************************************************
 *CX6_REC_SCD_PIDS_E - Context SCD map PIDS E
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX6_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX6_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_E [30:30] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_MASK 0x40000000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_SHIFT 30

/* XPT_RAVE :: CX6_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: SCD_NUME [29:24] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_NUME_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_NUME_SHIFT 24

/* XPT_RAVE :: CX6_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX6_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: PID_CHE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_PID_CHE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_PID_CHE_VALID_SHIFT 15

/* XPT_RAVE :: CX6_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX6_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: SCD_PID_CHE [12:00] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PID_CHE_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PID_CHE_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX6_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX6_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_E [30:30] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_MASK 0x40000000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_SHIFT 30

/* XPT_RAVE :: CX6_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: SCD_NUME [29:24] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_NUME_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_NUME_SHIFT 24

/* XPT_RAVE :: CX6_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX6_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: PIDE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_PIDE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_PIDE_VALID_SHIFT 15

/* XPT_RAVE :: CX6_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX6_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: SCD_PIDE [12:00] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PIDE_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PIDE_SHIFT 0

/***************************************************************************
 *CX6_REC_SCD_PIDS_F - Context SCD map PIDS F
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX6_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX6_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_F [30:30] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_MASK 0x40000000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_SHIFT 30

/* XPT_RAVE :: CX6_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: SCD_NUMF [29:24] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_NUMF_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_NUMF_SHIFT 24

/* XPT_RAVE :: CX6_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX6_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: PID_CHF_VALID [15:15] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_PID_CHF_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_PID_CHF_VALID_SHIFT 15

/* XPT_RAVE :: CX6_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX6_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: SCD_PID_CHF [12:00] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PID_CHF_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PID_CHF_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX6_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX6_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_F [30:30] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_F_MASK 0x40000000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_F_SHIFT 30

/* XPT_RAVE :: CX6_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: SCD_NUMF [29:24] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_NUMF_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_NUMF_SHIFT 24

/* XPT_RAVE :: CX6_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX6_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: PIDF_VALID [15:15] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_PIDF_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_PIDF_VALID_SHIFT 15

/* XPT_RAVE :: CX6_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX6_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: SCD_PIDF [12:00] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PIDF_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PIDF_SHIFT 0

/***************************************************************************
 *CX6_REC_SCD_PIDS_G - Context SCD map PIDS G
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX6_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX6_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_G [30:30] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_MASK 0x40000000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_SHIFT 30

/* XPT_RAVE :: CX6_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: SCD_NUMG [29:24] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_NUMG_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_NUMG_SHIFT 24

/* XPT_RAVE :: CX6_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX6_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: PID_CHG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_PID_CHG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_PID_CHG_VALID_SHIFT 15

/* XPT_RAVE :: CX6_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX6_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: SCD_PID_CHG [12:00] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PID_CHG_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PID_CHG_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX6_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX6_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_G [30:30] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_MASK 0x40000000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_SHIFT 30

/* XPT_RAVE :: CX6_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: SCD_NUMG [29:24] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_NUMG_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_NUMG_SHIFT 24

/* XPT_RAVE :: CX6_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX6_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: PIDG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_PIDG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_PIDG_VALID_SHIFT 15

/* XPT_RAVE :: CX6_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX6_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: SCD_PIDG [12:00] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PIDG_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PIDG_SHIFT 0

/***************************************************************************
 *CX6_REC_SCD_PIDS_H - Context SCD map PIDS H
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX6_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX6_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_H [30:30] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_MASK 0x40000000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_SHIFT 30

/* XPT_RAVE :: CX6_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: SCD_NUMH [29:24] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_NUMH_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_NUMH_SHIFT 24

/* XPT_RAVE :: CX6_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX6_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: PID_CHH_VALID [15:15] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_PID_CHH_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_PID_CHH_VALID_SHIFT 15

/* XPT_RAVE :: CX6_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX6_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: SCD_PID_CHH [12:00] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PID_CHH_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PID_CHH_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX6_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX6_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_H [30:30] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_H_MASK 0x40000000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_H_SHIFT 30

/* XPT_RAVE :: CX6_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: SCD_NUMH [29:24] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_NUMH_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_NUMH_SHIFT 24

/* XPT_RAVE :: CX6_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX6_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: PIDH_VALID [15:15] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_PIDH_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_PIDH_VALID_SHIFT 15

/* XPT_RAVE :: CX6_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX6_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: SCD_PIDH [12:00] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PIDH_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PIDH_SHIFT 0

/***************************************************************************
 *CX6_AV_MISC_CONFIG1 - Context Miscellaneous Config 1 Register
 ***************************************************************************/
/* XPT_RAVE :: CX6_AV_MISC_CONFIG1 :: BAND_HOLD_EN [31:31] */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG1_BAND_HOLD_EN_MASK        0x80000000
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG1_BAND_HOLD_EN_SHIFT       31

/* XPT_RAVE :: CX6_AV_MISC_CONFIG1 :: EMU_PREV_BYTE_REMOVE [30:30] */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_MASK 0x40000000
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_SHIFT 30

/* XPT_RAVE :: CX6_AV_MISC_CONFIG1 :: SHIFT_PTS [29:29] */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG1_SHIFT_PTS_MASK           0x20000000
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG1_SHIFT_PTS_SHIFT          29

/* XPT_RAVE :: CX6_AV_MISC_CONFIG1 :: CONVERT_PTS [28:28] */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG1_CONVERT_PTS_MASK         0x10000000
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG1_CONVERT_PTS_SHIFT        28

/* XPT_RAVE :: CX6_AV_MISC_CONFIG1 :: PES_SYNC_MODE [27:26] */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG1_PES_SYNC_MODE_MASK       0x0c000000
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG1_PES_SYNC_MODE_SHIFT      26

/* XPT_RAVE :: CX6_AV_MISC_CONFIG1 :: PES_TYPE_MODE [25:24] */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG1_PES_TYPE_MODE_MASK       0x03000000
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG1_PES_TYPE_MODE_SHIFT      24

/* XPT_RAVE :: CX6_AV_MISC_CONFIG1 :: EMU_PREV_MODE [23:23] */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG1_EMU_PREV_MODE_MASK       0x00800000
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG1_EMU_PREV_MODE_SHIFT      23

/* XPT_RAVE :: CX6_AV_MISC_CONFIG1 :: OUTPUT_FORMAT [22:21] */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG1_OUTPUT_FORMAT_MASK       0x00600000
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG1_OUTPUT_FORMAT_SHIFT      21

/* XPT_RAVE :: CX6_AV_MISC_CONFIG1 :: CONTEXT_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG1_CONTEXT_ENABLE_MASK      0x00100000
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG1_CONTEXT_ENABLE_SHIFT     20

/* XPT_RAVE :: CX6_AV_MISC_CONFIG1 :: INPUT_ES_FORMAT [19:16] */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG1_INPUT_ES_FORMAT_MASK     0x000f0000
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG1_INPUT_ES_FORMAT_SHIFT    16

/* XPT_RAVE :: CX6_AV_MISC_CONFIG1 :: STREAM_ID_HI [15:08] */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG1_STREAM_ID_HI_MASK        0x0000ff00
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG1_STREAM_ID_HI_SHIFT       8

/* XPT_RAVE :: CX6_AV_MISC_CONFIG1 :: STREAM_ID_LO [07:00] */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG1_STREAM_ID_LO_MASK        0x000000ff
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG1_STREAM_ID_LO_SHIFT       0

/***************************************************************************
 *CX6_AV_MISC_CONFIG2 - Context Miscellaneous Config 2 Register
 ***************************************************************************/
/* XPT_RAVE :: CX6_AV_MISC_CONFIG2 :: DISABLE_BEFORE_PES [31:31] */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_MASK  0x80000000
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_SHIFT 31

/* XPT_RAVE :: CX6_AV_MISC_CONFIG2 :: reserved_for_eco0 [30:22] */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG2_reserved_for_eco0_MASK   0x7fc00000
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG2_reserved_for_eco0_SHIFT  22

/* XPT_RAVE :: CX6_AV_MISC_CONFIG2 :: ITB_ENDIAN_CTRL [21:21] */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_MASK     0x00200000
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_SHIFT    21

/* XPT_RAVE :: CX6_AV_MISC_CONFIG2 :: CDB_ENDIAN_CTRL [20:20] */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_MASK     0x00100000
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_SHIFT    20

/* XPT_RAVE :: CX6_AV_MISC_CONFIG2 :: reserved_for_eco1 [19:12] */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG2_reserved_for_eco1_MASK   0x000ff000
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG2_reserved_for_eco1_SHIFT  12

/* XPT_RAVE :: CX6_AV_MISC_CONFIG2 :: IP_MODE_EN [11:11] */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG2_IP_MODE_EN_MASK          0x00000800
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG2_IP_MODE_EN_SHIFT         11

/* XPT_RAVE :: CX6_AV_MISC_CONFIG2 :: CONTEXT_DMEM_BASE [10:00] */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_MASK   0x000007ff
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_SHIFT  0

/***************************************************************************
 *CX6_AV_MISC_CONFIG3 - Context Miscellaneous Config 3 Register
 ***************************************************************************/
/* XPT_RAVE :: CX6_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_HI [31:24] */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_MASK  0xff000000
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_SHIFT 24

/* XPT_RAVE :: CX6_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_LO [23:16] */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_MASK  0x00ff0000
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_SHIFT 16

/* XPT_RAVE :: CX6_AV_MISC_CONFIG3 :: PCR_RTS_EN [15:15] */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG3_PCR_RTS_EN_MASK          0x00008000
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG3_PCR_RTS_EN_SHIFT         15

/* XPT_RAVE :: CX6_AV_MISC_CONFIG3 :: DISABLE_PRV_HDR_DMEM [14:14] */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_MASK 0x00004000
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_SHIFT 14

/* XPT_RAVE :: CX6_AV_MISC_CONFIG3 :: ENABLE_BPP_SEARCH [13:13] */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_MASK   0x00002000
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_SHIFT  13

/* XPT_RAVE :: CX6_AV_MISC_CONFIG3 :: CHK_PACK_HDR_IN_AF [12:12] */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_MASK  0x00001000
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_SHIFT 12

/* XPT_RAVE :: CX6_AV_MISC_CONFIG3 :: CP_PERM_CHANGE_DETECT [11:11] */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_MASK 0x00000800
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_SHIFT 11

/* XPT_RAVE :: CX6_AV_MISC_CONFIG3 :: PES_EXT_SEARCH_MODE [10:09] */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_MASK 0x00000600
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_SHIFT 9

/* XPT_RAVE :: CX6_AV_MISC_CONFIG3 :: CDB_ITB_DEPTH_MODE [08:08] */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_MASK  0x00000100
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_SHIFT 8

/* XPT_RAVE :: CX6_AV_MISC_CONFIG3 :: DISABLE_PKT_ERRORS [07:07] */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_MASK  0x00000080
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_SHIFT 7

/* XPT_RAVE :: CX6_AV_MISC_CONFIG3 :: DISABLE_CC_CHECK [06:06] */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG3_DISABLE_CC_CHECK_MASK    0x00000040
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG3_DISABLE_CC_CHECK_SHIFT   6

/* XPT_RAVE :: CX6_AV_MISC_CONFIG3 :: MAX_COMPARE_PATTERNS [05:00] */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_MASK 0x0000003f
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_SHIFT 0

/***************************************************************************
 *CX6_AV_INTERRUPT_ENABLES - Context Interrupt Enables
 ***************************************************************************/
/* XPT_RAVE :: CX6_AV_INTERRUPT_ENABLES :: reserved0 [31:12] */
#define BCHP_XPT_RAVE_CX6_AV_INTERRUPT_ENABLES_reserved0_MASK      0xfffff000
#define BCHP_XPT_RAVE_CX6_AV_INTERRUPT_ENABLES_reserved0_SHIFT     12

/* XPT_RAVE :: CX6_AV_INTERRUPT_ENABLES :: ITB_UPPER_THRESH_INT_EN [11:11] */
#define BCHP_XPT_RAVE_CX6_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_MASK 0x00000800
#define BCHP_XPT_RAVE_CX6_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_SHIFT 11

/* XPT_RAVE :: CX6_AV_INTERRUPT_ENABLES :: ITB_LOWER_THRESH_INT_EN [10:10] */
#define BCHP_XPT_RAVE_CX6_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_MASK 0x00000400
#define BCHP_XPT_RAVE_CX6_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_SHIFT 10

/* XPT_RAVE :: CX6_AV_INTERRUPT_ENABLES :: CDB_UPPER_THRESH_INT_EN [09:09] */
#define BCHP_XPT_RAVE_CX6_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_MASK 0x00000200
#define BCHP_XPT_RAVE_CX6_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_SHIFT 9

/* XPT_RAVE :: CX6_AV_INTERRUPT_ENABLES :: CDB_LOWER_THRESH_INT_EN [08:08] */
#define BCHP_XPT_RAVE_CX6_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_MASK 0x00000100
#define BCHP_XPT_RAVE_CX6_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_SHIFT 8

/* XPT_RAVE :: CX6_AV_INTERRUPT_ENABLES :: LAST_CMD_INT_EN [07:07] */
#define BCHP_XPT_RAVE_CX6_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_MASK 0x00000080
#define BCHP_XPT_RAVE_CX6_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_SHIFT 7

/* XPT_RAVE :: CX6_AV_INTERRUPT_ENABLES :: SPLICE_INT_EN [06:06] */
#define BCHP_XPT_RAVE_CX6_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_MASK  0x00000040
#define BCHP_XPT_RAVE_CX6_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_SHIFT 6

/* XPT_RAVE :: CX6_AV_INTERRUPT_ENABLES :: ITB_OVERFLOW_INT_EN [05:05] */
#define BCHP_XPT_RAVE_CX6_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_MASK 0x00000020
#define BCHP_XPT_RAVE_CX6_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_SHIFT 5

/* XPT_RAVE :: CX6_AV_INTERRUPT_ENABLES :: CDB_OVERFLOW_INT_EN [04:04] */
#define BCHP_XPT_RAVE_CX6_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_MASK 0x00000010
#define BCHP_XPT_RAVE_CX6_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_SHIFT 4

/* XPT_RAVE :: CX6_AV_INTERRUPT_ENABLES :: CC_ERROR_INT_EN [03:03] */
#define BCHP_XPT_RAVE_CX6_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_MASK 0x00000008
#define BCHP_XPT_RAVE_CX6_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_SHIFT 3

/* XPT_RAVE :: CX6_AV_INTERRUPT_ENABLES :: TEI_ERROR_INT_EN [02:02] */
#define BCHP_XPT_RAVE_CX6_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_MASK 0x00000004
#define BCHP_XPT_RAVE_CX6_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_SHIFT 2

/* XPT_RAVE :: CX6_AV_INTERRUPT_ENABLES :: PUSI_ERROR_INT_EN [01:01] */
#define BCHP_XPT_RAVE_CX6_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_MASK 0x00000002
#define BCHP_XPT_RAVE_CX6_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_SHIFT 1

/* XPT_RAVE :: CX6_AV_INTERRUPT_ENABLES :: EMU_ERROR_INT_EN [00:00] */
#define BCHP_XPT_RAVE_CX6_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_MASK 0x00000001
#define BCHP_XPT_RAVE_CX6_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_SHIFT 0

/***************************************************************************
 *CX6_AV_COMP1_CONTROL - Context Comparator 1 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX6_AV_COMP1_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX6_AV_COMP1_CONTROL_reserved_for_eco0_MASK  0xf8000000
#define BCHP_XPT_RAVE_CX6_AV_COMP1_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX6_AV_COMP1_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX6_AV_COMP1_CONTROL_ALIGNMENT_EN_MASK       0x04000000
#define BCHP_XPT_RAVE_CX6_AV_COMP1_CONTROL_ALIGNMENT_EN_SHIFT      26

/* XPT_RAVE :: CX6_AV_COMP1_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX6_AV_COMP1_CONTROL_COMPARE_ES_DATA_MASK    0x02000000
#define BCHP_XPT_RAVE_CX6_AV_COMP1_CONTROL_COMPARE_ES_DATA_SHIFT   25

/* XPT_RAVE :: CX6_AV_COMP1_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX6_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX6_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX6_AV_COMP1_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX6_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX6_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX6_AV_COMP1_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX6_AV_COMP1_CONTROL_COMPARE_ALL_DATA_MASK   0x00400000
#define BCHP_XPT_RAVE_CX6_AV_COMP1_CONTROL_COMPARE_ALL_DATA_SHIFT  22

/* XPT_RAVE :: CX6_AV_COMP1_CONTROL :: CASCADE_ENABLE [21:21] */
#define BCHP_XPT_RAVE_CX6_AV_COMP1_CONTROL_CASCADE_ENABLE_MASK     0x00200000
#define BCHP_XPT_RAVE_CX6_AV_COMP1_CONTROL_CASCADE_ENABLE_SHIFT    21

/* XPT_RAVE :: CX6_AV_COMP1_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX6_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_MASK  0x00100000
#define BCHP_XPT_RAVE_CX6_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX6_AV_COMP1_CONTROL :: NUM_COMPARE_BYTES [19:17] */
#define BCHP_XPT_RAVE_CX6_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_MASK  0x000e0000
#define BCHP_XPT_RAVE_CX6_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX6_AV_COMP1_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX6_AV_COMP1_CONTROL_REPEAT_BYTE_MASK        0x0001e000
#define BCHP_XPT_RAVE_CX6_AV_COMP1_CONTROL_REPEAT_BYTE_SHIFT       13

/* XPT_RAVE :: CX6_AV_COMP1_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX6_AV_COMP1_CONTROL_COMP_ENABLE_MASK        0x00001000
#define BCHP_XPT_RAVE_CX6_AV_COMP1_CONTROL_COMP_ENABLE_SHIFT       12

/* XPT_RAVE :: CX6_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX6_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX6_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX6_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX6_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX6_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX6_AV_COMP1_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX6_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX6_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX6_AV_COMP1_COMPARE_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX6_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX6_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX6_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX6_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX6_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX6_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX6_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX6_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX6_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX6_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX6_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX6_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX6_AV_COMP1_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX6_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX6_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_MASK  0xff000000
#define BCHP_XPT_RAVE_CX6_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX6_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX6_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_MASK  0x00ff0000
#define BCHP_XPT_RAVE_CX6_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX6_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX6_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_MASK  0x0000ff00
#define BCHP_XPT_RAVE_CX6_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX6_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX6_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_MASK  0x000000ff
#define BCHP_XPT_RAVE_CX6_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX6_AV_COMP1_FILTER_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX6_AV_COMP1_FILTER_VAL :: Exclusion_Value_D :: COMP1_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX6_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX6_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX6_AV_COMP1_FILTER_VAL :: Inclusion_Range_D :: COMP1_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX6_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX6_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX6_AV_COMP1_FILTER_VAL :: Exclusion_Value_C :: COMP1_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX6_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX6_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX6_AV_COMP1_FILTER_VAL :: Inclusion_Range_C :: COMP1_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX6_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX6_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX6_AV_COMP1_FILTER_VAL :: Exclusion_Value_B :: COMP1_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX6_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX6_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX6_AV_COMP1_FILTER_VAL :: Inclusion_Range_B :: COMP1_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX6_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX6_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX6_AV_COMP1_FILTER_VAL :: Exclusion_Value_A :: COMP1_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX6_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX6_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX6_AV_COMP1_FILTER_VAL :: Inclusion_Range_A :: COMP1_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX6_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX6_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX6_AV_COMP1_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX6_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP1_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX6_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX6_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX6_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP1_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX6_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX6_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX6_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP1_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX6_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX6_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX6_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP1_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX6_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX6_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX6_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP1_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX6_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX6_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX6_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP1_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX6_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX6_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX6_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP1_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX6_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX6_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX6_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP1_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX6_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX6_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX6_AV_COMP2_CONTROL - Context Comparator 2 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX6_AV_COMP2_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX6_AV_COMP2_CONTROL_reserved_for_eco0_MASK  0xf8000000
#define BCHP_XPT_RAVE_CX6_AV_COMP2_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX6_AV_COMP2_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX6_AV_COMP2_CONTROL_ALIGNMENT_EN_MASK       0x04000000
#define BCHP_XPT_RAVE_CX6_AV_COMP2_CONTROL_ALIGNMENT_EN_SHIFT      26

/* XPT_RAVE :: CX6_AV_COMP2_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX6_AV_COMP2_CONTROL_COMPARE_ES_DATA_MASK    0x02000000
#define BCHP_XPT_RAVE_CX6_AV_COMP2_CONTROL_COMPARE_ES_DATA_SHIFT   25

/* XPT_RAVE :: CX6_AV_COMP2_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX6_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX6_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX6_AV_COMP2_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX6_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX6_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX6_AV_COMP2_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX6_AV_COMP2_CONTROL_COMPARE_ALL_DATA_MASK   0x00400000
#define BCHP_XPT_RAVE_CX6_AV_COMP2_CONTROL_COMPARE_ALL_DATA_SHIFT  22

/* XPT_RAVE :: CX6_AV_COMP2_CONTROL :: reserved_for_eco1 [21:21] */
#define BCHP_XPT_RAVE_CX6_AV_COMP2_CONTROL_reserved_for_eco1_MASK  0x00200000
#define BCHP_XPT_RAVE_CX6_AV_COMP2_CONTROL_reserved_for_eco1_SHIFT 21

/* XPT_RAVE :: CX6_AV_COMP2_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX6_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_MASK  0x00100000
#define BCHP_XPT_RAVE_CX6_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX6_AV_COMP2_CONTROL :: reserved_for_eco2 [19:19] */
#define BCHP_XPT_RAVE_CX6_AV_COMP2_CONTROL_reserved_for_eco2_MASK  0x00080000
#define BCHP_XPT_RAVE_CX6_AV_COMP2_CONTROL_reserved_for_eco2_SHIFT 19

/* XPT_RAVE :: CX6_AV_COMP2_CONTROL :: NUM_COMPARE_BYTES [18:17] */
#define BCHP_XPT_RAVE_CX6_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_MASK  0x00060000
#define BCHP_XPT_RAVE_CX6_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX6_AV_COMP2_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX6_AV_COMP2_CONTROL_REPEAT_BYTE_MASK        0x0001e000
#define BCHP_XPT_RAVE_CX6_AV_COMP2_CONTROL_REPEAT_BYTE_SHIFT       13

/* XPT_RAVE :: CX6_AV_COMP2_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX6_AV_COMP2_CONTROL_COMP_ENABLE_MASK        0x00001000
#define BCHP_XPT_RAVE_CX6_AV_COMP2_CONTROL_COMP_ENABLE_SHIFT       12

/* XPT_RAVE :: CX6_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX6_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX6_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX6_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX6_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX6_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX6_AV_COMP2_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX6_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX6_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX6_AV_COMP2_COMPARE_VAL - Context Comparator 2 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX6_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX6_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX6_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX6_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX6_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX6_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX6_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX6_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX6_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX6_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX6_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX6_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX6_AV_COMP2_MASK_VAL - Context Comparator 2 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX6_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX6_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_MASK  0xff000000
#define BCHP_XPT_RAVE_CX6_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX6_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX6_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_MASK  0x00ff0000
#define BCHP_XPT_RAVE_CX6_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX6_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX6_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_MASK  0x0000ff00
#define BCHP_XPT_RAVE_CX6_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX6_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX6_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_MASK  0x000000ff
#define BCHP_XPT_RAVE_CX6_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX6_AV_COMP2_FILTER_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX6_AV_COMP2_FILTER_VAL :: Exclusion_Value_D :: COMP2_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX6_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX6_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX6_AV_COMP2_FILTER_VAL :: Inclusion_Range_D :: COMP2_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX6_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX6_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX6_AV_COMP2_FILTER_VAL :: Exclusion_Value_C :: COMP2_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX6_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX6_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX6_AV_COMP2_FILTER_VAL :: Inclusion_Range_C :: COMP2_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX6_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX6_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX6_AV_COMP2_FILTER_VAL :: Exclusion_Value_B :: COMP2_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX6_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX6_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX6_AV_COMP2_FILTER_VAL :: Inclusion_Range_B :: COMP2_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX6_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX6_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX6_AV_COMP2_FILTER_VAL :: Exclusion_Value_A :: COMP2_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX6_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX6_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX6_AV_COMP2_FILTER_VAL :: Inclusion_Range_A :: COMP2_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX6_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX6_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX6_AV_COMP2_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX6_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP2_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX6_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX6_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX6_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP2_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX6_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX6_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX6_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP2_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX6_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX6_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX6_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP2_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX6_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX6_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX6_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP2_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX6_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX6_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX6_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP2_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX6_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX6_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX6_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP2_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX6_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX6_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX6_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP2_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX6_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX6_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX6_AV_COMP12_FILTER_MODE - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX6_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_D [31:30] */
#define BCHP_XPT_RAVE_CX6_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_MASK 0xc0000000
#define BCHP_XPT_RAVE_CX6_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_SHIFT 30

/* XPT_RAVE :: CX6_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_D [29:28] */
#define BCHP_XPT_RAVE_CX6_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_MASK 0x30000000
#define BCHP_XPT_RAVE_CX6_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_SHIFT 28

/* XPT_RAVE :: CX6_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_C [27:26] */
#define BCHP_XPT_RAVE_CX6_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_MASK 0x0c000000
#define BCHP_XPT_RAVE_CX6_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_SHIFT 26

/* XPT_RAVE :: CX6_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_C [25:24] */
#define BCHP_XPT_RAVE_CX6_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_MASK 0x03000000
#define BCHP_XPT_RAVE_CX6_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_SHIFT 24

/* XPT_RAVE :: CX6_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_B [23:22] */
#define BCHP_XPT_RAVE_CX6_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_MASK 0x00c00000
#define BCHP_XPT_RAVE_CX6_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_SHIFT 22

/* XPT_RAVE :: CX6_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_B [21:20] */
#define BCHP_XPT_RAVE_CX6_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_MASK 0x00300000
#define BCHP_XPT_RAVE_CX6_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_SHIFT 20

/* XPT_RAVE :: CX6_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_A [19:18] */
#define BCHP_XPT_RAVE_CX6_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_MASK 0x000c0000
#define BCHP_XPT_RAVE_CX6_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_SHIFT 18

/* XPT_RAVE :: CX6_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_A [17:16] */
#define BCHP_XPT_RAVE_CX6_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_MASK 0x00030000
#define BCHP_XPT_RAVE_CX6_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_SHIFT 16

/* XPT_RAVE :: CX6_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_D [15:14] */
#define BCHP_XPT_RAVE_CX6_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_MASK 0x0000c000
#define BCHP_XPT_RAVE_CX6_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_SHIFT 14

/* XPT_RAVE :: CX6_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_D [13:12] */
#define BCHP_XPT_RAVE_CX6_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_MASK 0x00003000
#define BCHP_XPT_RAVE_CX6_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_SHIFT 12

/* XPT_RAVE :: CX6_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_C [11:10] */
#define BCHP_XPT_RAVE_CX6_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX6_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_SHIFT 10

/* XPT_RAVE :: CX6_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_C [09:08] */
#define BCHP_XPT_RAVE_CX6_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_MASK 0x00000300
#define BCHP_XPT_RAVE_CX6_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_SHIFT 8

/* XPT_RAVE :: CX6_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_B [07:06] */
#define BCHP_XPT_RAVE_CX6_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_MASK 0x000000c0
#define BCHP_XPT_RAVE_CX6_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_SHIFT 6

/* XPT_RAVE :: CX6_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_B [05:04] */
#define BCHP_XPT_RAVE_CX6_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_MASK 0x00000030
#define BCHP_XPT_RAVE_CX6_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_SHIFT 4

/* XPT_RAVE :: CX6_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_A [03:02] */
#define BCHP_XPT_RAVE_CX6_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_MASK 0x0000000c
#define BCHP_XPT_RAVE_CX6_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_SHIFT 2

/* XPT_RAVE :: CX6_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_A [01:00] */
#define BCHP_XPT_RAVE_CX6_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_MASK 0x00000003
#define BCHP_XPT_RAVE_CX6_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_SHIFT 0

/***************************************************************************
 *CX6_AV_PID_STREAM_ID - Context PID and Stream ID Filter Value
 ***************************************************************************/
/* XPT_RAVE :: CX6_AV_PID_STREAM_ID :: PRV_HDR_ITB_EN [31:31] */
#define BCHP_XPT_RAVE_CX6_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_MASK     0x80000000
#define BCHP_XPT_RAVE_CX6_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_SHIFT    31

/* XPT_RAVE :: CX6_AV_PID_STREAM_ID :: PID_VALID [30:30] */
#define BCHP_XPT_RAVE_CX6_AV_PID_STREAM_ID_PID_VALID_MASK          0x40000000
#define BCHP_XPT_RAVE_CX6_AV_PID_STREAM_ID_PID_VALID_SHIFT         30

/* XPT_RAVE :: CX6_AV_PID_STREAM_ID :: AUD_FRAME_INFO [29:26] */
#define BCHP_XPT_RAVE_CX6_AV_PID_STREAM_ID_AUD_FRAME_INFO_MASK     0x3c000000
#define BCHP_XPT_RAVE_CX6_AV_PID_STREAM_ID_AUD_FRAME_INFO_SHIFT    26

/* XPT_RAVE :: CX6_AV_PID_STREAM_ID :: SSID_ENABLE [25:25] */
#define BCHP_XPT_RAVE_CX6_AV_PID_STREAM_ID_SSID_ENABLE_MASK        0x02000000
#define BCHP_XPT_RAVE_CX6_AV_PID_STREAM_ID_SSID_ENABLE_SHIFT       25

/* XPT_RAVE :: CX6_AV_PID_STREAM_ID :: SPLICE_EN [24:24] */
#define BCHP_XPT_RAVE_CX6_AV_PID_STREAM_ID_SPLICE_EN_MASK          0x01000000
#define BCHP_XPT_RAVE_CX6_AV_PID_STREAM_ID_SPLICE_EN_SHIFT         24

/* XPT_RAVE :: CX6_AV_PID_STREAM_ID :: reserved_for_eco0 [23:21] */
#define BCHP_XPT_RAVE_CX6_AV_PID_STREAM_ID_reserved_for_eco0_MASK  0x00e00000
#define BCHP_XPT_RAVE_CX6_AV_PID_STREAM_ID_reserved_for_eco0_SHIFT 21

/* XPT_RAVE :: CX6_AV_PID_STREAM_ID :: BAND_NUM [20:16] */
#define BCHP_XPT_RAVE_CX6_AV_PID_STREAM_ID_BAND_NUM_MASK           0x001f0000
#define BCHP_XPT_RAVE_CX6_AV_PID_STREAM_ID_BAND_NUM_SHIFT          16

/* XPT_RAVE :: CX6_AV_PID_STREAM_ID :: FILTER_PID_STREAM_ID [15:00] */
#define BCHP_XPT_RAVE_CX6_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX6_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_SHIFT 0

/***************************************************************************
 *CX6_REC_CTRL1 - Record Control Register 1
 ***************************************************************************/
/* XPT_RAVE :: CX6_REC_CTRL1 :: reserved_for_eco0 [31:16] */
#define BCHP_XPT_RAVE_CX6_REC_CTRL1_reserved_for_eco0_MASK         0xffff0000
#define BCHP_XPT_RAVE_CX6_REC_CTRL1_reserved_for_eco0_SHIFT        16

/* XPT_RAVE :: CX6_REC_CTRL1 :: DTV2MPEG_PADNUM [15:08] */
#define BCHP_XPT_RAVE_CX6_REC_CTRL1_DTV2MPEG_PADNUM_MASK           0x0000ff00
#define BCHP_XPT_RAVE_CX6_REC_CTRL1_DTV2MPEG_PADNUM_SHIFT          8

/* XPT_RAVE :: CX6_REC_CTRL1 :: reserved_for_eco1 [07:06] */
#define BCHP_XPT_RAVE_CX6_REC_CTRL1_reserved_for_eco1_MASK         0x000000c0
#define BCHP_XPT_RAVE_CX6_REC_CTRL1_reserved_for_eco1_SHIFT        6

/* XPT_RAVE :: CX6_REC_CTRL1 :: ATSC_SCRAM_CTRL [05:05] */
#define BCHP_XPT_RAVE_CX6_REC_CTRL1_ATSC_SCRAM_CTRL_MASK           0x00000020
#define BCHP_XPT_RAVE_CX6_REC_CTRL1_ATSC_SCRAM_CTRL_SHIFT          5

/* XPT_RAVE :: CX6_REC_CTRL1 :: PARSE_SC [04:04] */
#define BCHP_XPT_RAVE_CX6_REC_CTRL1_PARSE_SC_MASK                  0x00000010
#define BCHP_XPT_RAVE_CX6_REC_CTRL1_PARSE_SC_SHIFT                 4

/* XPT_RAVE :: CX6_REC_CTRL1 :: SEAMLESS_PAUSE_MODE [03:03] */
#define BCHP_XPT_RAVE_CX6_REC_CTRL1_SEAMLESS_PAUSE_MODE_MASK       0x00000008
#define BCHP_XPT_RAVE_CX6_REC_CTRL1_SEAMLESS_PAUSE_MODE_SHIFT      3

/* XPT_RAVE :: CX6_REC_CTRL1 :: DTV_PF_TOGGLE_DIS [02:02] */
#define BCHP_XPT_RAVE_CX6_REC_CTRL1_DTV_PF_TOGGLE_DIS_MASK         0x00000004
#define BCHP_XPT_RAVE_CX6_REC_CTRL1_DTV_PF_TOGGLE_DIS_SHIFT        2

/* XPT_RAVE :: CX6_REC_CTRL1 :: REC_DTV2MPG_EN [01:01] */
#define BCHP_XPT_RAVE_CX6_REC_CTRL1_REC_DTV2MPG_EN_MASK            0x00000002
#define BCHP_XPT_RAVE_CX6_REC_CTRL1_REC_DTV2MPG_EN_SHIFT           1

/* XPT_RAVE :: CX6_REC_CTRL1 :: REC_TIMESTAMP_ENABLE [00:00] */
#define BCHP_XPT_RAVE_CX6_REC_CTRL1_REC_TIMESTAMP_ENABLE_MASK      0x00000001
#define BCHP_XPT_RAVE_CX6_REC_CTRL1_REC_TIMESTAMP_ENABLE_SHIFT     0

/***************************************************************************
 *CX6_REC_INIT_TS - Record Initial Timestamp Value Register
 ***************************************************************************/
/* XPT_RAVE :: CX6_REC_INIT_TS :: INIT_TS [31:00] */
#define BCHP_XPT_RAVE_CX6_REC_INIT_TS_INIT_TS_MASK                 0xffffffff
#define BCHP_XPT_RAVE_CX6_REC_INIT_TS_INIT_TS_SHIFT                0

/***************************************************************************
 *CX6_REC_TS_CTRL - Record Timestamp Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX6_REC_TS_CTRL :: reserved_for_eco0 [31:06] */
#define BCHP_XPT_RAVE_CX6_REC_TS_CTRL_reserved_for_eco0_MASK       0xffffffc0
#define BCHP_XPT_RAVE_CX6_REC_TS_CTRL_reserved_for_eco0_SHIFT      6

/* XPT_RAVE :: CX6_REC_TS_CTRL :: TS_CHECK_DIS [05:05] */
#define BCHP_XPT_RAVE_CX6_REC_TS_CTRL_TS_CHECK_DIS_MASK            0x00000020
#define BCHP_XPT_RAVE_CX6_REC_TS_CTRL_TS_CHECK_DIS_SHIFT           5

/* XPT_RAVE :: CX6_REC_TS_CTRL :: REC_TIMESTAMP_MODE [04:03] */
#define BCHP_XPT_RAVE_CX6_REC_TS_CTRL_REC_TIMESTAMP_MODE_MASK      0x00000018
#define BCHP_XPT_RAVE_CX6_REC_TS_CTRL_REC_TIMESTAMP_MODE_SHIFT     3

/* XPT_RAVE :: CX6_REC_TS_CTRL :: TS_INIT_EN [02:02] */
#define BCHP_XPT_RAVE_CX6_REC_TS_CTRL_TS_INIT_EN_MASK              0x00000004
#define BCHP_XPT_RAVE_CX6_REC_TS_CTRL_TS_INIT_EN_SHIFT             2

/* XPT_RAVE :: CX6_REC_TS_CTRL :: TS_USER_BITS [01:00] */
#define BCHP_XPT_RAVE_CX6_REC_TS_CTRL_TS_USER_BITS_MASK            0x00000003
#define BCHP_XPT_RAVE_CX6_REC_TS_CTRL_TS_USER_BITS_SHIFT           0

/***************************************************************************
 *CX6_REC_TIME_CONFIG - Record Time Configuration Register
 ***************************************************************************/
/* XPT_RAVE :: CX6_REC_TIME_CONFIG :: reserved_for_eco0 [31:25] */
#define BCHP_XPT_RAVE_CX6_REC_TIME_CONFIG_reserved_for_eco0_MASK   0xfe000000
#define BCHP_XPT_RAVE_CX6_REC_TIME_CONFIG_reserved_for_eco0_SHIFT  25

/* XPT_RAVE :: CX6_REC_TIME_CONFIG :: REC_COUNT_MODE [24:24] */
#define BCHP_XPT_RAVE_CX6_REC_TIME_CONFIG_REC_COUNT_MODE_MASK      0x01000000
#define BCHP_XPT_RAVE_CX6_REC_TIME_CONFIG_REC_COUNT_MODE_SHIFT     24

/* XPT_RAVE :: CX6_REC_TIME_CONFIG :: REC_TIMEOUT_VAL [23:00] */
#define BCHP_XPT_RAVE_CX6_REC_TIME_CONFIG_REC_TIMEOUT_VAL_MASK     0x00ffffff
#define BCHP_XPT_RAVE_CX6_REC_TIME_CONFIG_REC_TIMEOUT_VAL_SHIFT    0

/***************************************************************************
 *CX6_AV_MISC_CONFIG4 - Context Miscellaneous Config 4 Register
 ***************************************************************************/
/* XPT_RAVE :: CX6_AV_MISC_CONFIG4 :: RESERVED_CONFIG [31:24] */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG4_RESERVED_CONFIG_MASK     0xff000000
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG4_RESERVED_CONFIG_SHIFT    24

/* XPT_RAVE :: CX6_AV_MISC_CONFIG4 :: reserved_for_eco0 [23:23] */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG4_reserved_for_eco0_MASK   0x00800000
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG4_reserved_for_eco0_SHIFT  23

/* XPT_RAVE :: CX6_AV_MISC_CONFIG4 :: PES_SID_EXT_DEP [22:16] */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG4_PES_SID_EXT_DEP_MASK     0x007f0000
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG4_PES_SID_EXT_DEP_SHIFT    16

/* XPT_RAVE :: CX6_AV_MISC_CONFIG4 :: reserved_for_eco1 [15:15] */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG4_reserved_for_eco1_MASK   0x00008000
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG4_reserved_for_eco1_SHIFT  15

/* XPT_RAVE :: CX6_AV_MISC_CONFIG4 :: PES_SID_EXT_IND [14:08] */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG4_PES_SID_EXT_IND_MASK     0x00007f00
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG4_PES_SID_EXT_IND_SHIFT    8

/* XPT_RAVE :: CX6_AV_MISC_CONFIG4 :: reserved_for_eco2 [07:02] */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG4_reserved_for_eco2_MASK   0x000000fc
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG4_reserved_for_eco2_SHIFT  2

/* XPT_RAVE :: CX6_AV_MISC_CONFIG4 :: PES_SID_EXT_MODE [01:00] */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG4_PES_SID_EXT_MODE_MASK    0x00000003
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG4_PES_SID_EXT_MODE_SHIFT   0

/***************************************************************************
 *CX6_PIC_CTR - Picture Counter register
 ***************************************************************************/
/* XPT_RAVE :: CX6_PIC_CTR :: reserved0 [31:16] */
#define BCHP_XPT_RAVE_CX6_PIC_CTR_reserved0_MASK                   0xffff0000
#define BCHP_XPT_RAVE_CX6_PIC_CTR_reserved0_SHIFT                  16

/* XPT_RAVE :: CX6_PIC_CTR :: VALUE [15:00] */
#define BCHP_XPT_RAVE_CX6_PIC_CTR_VALUE_MASK                       0x0000ffff
#define BCHP_XPT_RAVE_CX6_PIC_CTR_VALUE_SHIFT                      0

/***************************************************************************
 *CX6_PIC_CTR_MODE - Picture Counter Mode Register
 ***************************************************************************/
/* XPT_RAVE :: CX6_PIC_CTR_MODE :: reserved0 [31:31] */
#define BCHP_XPT_RAVE_CX6_PIC_CTR_MODE_reserved0_MASK              0x80000000
#define BCHP_XPT_RAVE_CX6_PIC_CTR_MODE_reserved0_SHIFT             31

/* XPT_RAVE :: CX6_PIC_CTR_MODE :: Valid_PIC_CTR_VALUE [30:28] */
#define BCHP_XPT_RAVE_CX6_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_MASK    0x70000000
#define BCHP_XPT_RAVE_CX6_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_SHIFT   28

/* XPT_RAVE :: CX6_PIC_CTR_MODE :: PIC_CTR_EN [27:27] */
#define BCHP_XPT_RAVE_CX6_PIC_CTR_MODE_PIC_CTR_EN_MASK             0x08000000
#define BCHP_XPT_RAVE_CX6_PIC_CTR_MODE_PIC_CTR_EN_SHIFT            27

/* XPT_RAVE :: CX6_PIC_CTR_MODE :: reserved1 [26:26] */
#define BCHP_XPT_RAVE_CX6_PIC_CTR_MODE_reserved1_MASK              0x04000000
#define BCHP_XPT_RAVE_CX6_PIC_CTR_MODE_reserved1_SHIFT             26

/* XPT_RAVE :: CX6_PIC_CTR_MODE :: PIC_CTR_MODE [25:24] */
#define BCHP_XPT_RAVE_CX6_PIC_CTR_MODE_PIC_CTR_MODE_MASK           0x03000000
#define BCHP_XPT_RAVE_CX6_PIC_CTR_MODE_PIC_CTR_MODE_SHIFT          24

/* XPT_RAVE :: CX6_PIC_CTR_MODE :: SCV0 [23:16] */
#define BCHP_XPT_RAVE_CX6_PIC_CTR_MODE_SCV0_MASK                   0x00ff0000
#define BCHP_XPT_RAVE_CX6_PIC_CTR_MODE_SCV0_SHIFT                  16

/* XPT_RAVE :: CX6_PIC_CTR_MODE :: SCV1 [15:08] */
#define BCHP_XPT_RAVE_CX6_PIC_CTR_MODE_SCV1_MASK                   0x0000ff00
#define BCHP_XPT_RAVE_CX6_PIC_CTR_MODE_SCV1_SHIFT                  8

/* XPT_RAVE :: CX6_PIC_CTR_MODE :: SCV2 [07:00] */
#define BCHP_XPT_RAVE_CX6_PIC_CTR_MODE_SCV2_MASK                   0x000000ff
#define BCHP_XPT_RAVE_CX6_PIC_CTR_MODE_SCV2_SHIFT                  0

/***************************************************************************
 *CX6_REC_TIMER - Record Timer Register
 ***************************************************************************/
/* XPT_RAVE :: CX6_REC_TIMER :: REC_TIMER [31:00] */
#define BCHP_XPT_RAVE_CX6_REC_TIMER_REC_TIMER_MASK                 0xffffffff
#define BCHP_XPT_RAVE_CX6_REC_TIMER_REC_TIMER_SHIFT                0

/***************************************************************************
 *CX6_REC_STATE0 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX6_REC_STATE0 :: reserved_for_eco0 [31:18] */
#define BCHP_XPT_RAVE_CX6_REC_STATE0_reserved_for_eco0_MASK        0xfffc0000
#define BCHP_XPT_RAVE_CX6_REC_STATE0_reserved_for_eco0_SHIFT       18

/* XPT_RAVE :: CX6_REC_STATE0 :: REC_INIT_TIME_LO [17:08] */
#define BCHP_XPT_RAVE_CX6_REC_STATE0_REC_INIT_TIME_LO_MASK         0x0003ff00
#define BCHP_XPT_RAVE_CX6_REC_STATE0_REC_INIT_TIME_LO_SHIFT        8

/* XPT_RAVE :: CX6_REC_STATE0 :: reserved_for_eco1 [07:04] */
#define BCHP_XPT_RAVE_CX6_REC_STATE0_reserved_for_eco1_MASK        0x000000f0
#define BCHP_XPT_RAVE_CX6_REC_STATE0_reserved_for_eco1_SHIFT       4

/* XPT_RAVE :: CX6_REC_STATE0 :: LAST_CONV_TIME_STAMP_HI [03:02] */
#define BCHP_XPT_RAVE_CX6_REC_STATE0_LAST_CONV_TIME_STAMP_HI_MASK  0x0000000c
#define BCHP_XPT_RAVE_CX6_REC_STATE0_LAST_CONV_TIME_STAMP_HI_SHIFT 2

/* XPT_RAVE :: CX6_REC_STATE0 :: TS_INITIALIZED [01:01] */
#define BCHP_XPT_RAVE_CX6_REC_STATE0_TS_INITIALIZED_MASK           0x00000002
#define BCHP_XPT_RAVE_CX6_REC_STATE0_TS_INITIALIZED_SHIFT          1

/* XPT_RAVE :: CX6_REC_STATE0 :: REC_INITIALIZED [00:00] */
#define BCHP_XPT_RAVE_CX6_REC_STATE0_REC_INITIALIZED_MASK          0x00000001
#define BCHP_XPT_RAVE_CX6_REC_STATE0_REC_INITIALIZED_SHIFT         0

/***************************************************************************
 *CX6_REC_STATE1 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX6_REC_STATE1 :: REC_INIT_TIME_HI [31:00] */
#define BCHP_XPT_RAVE_CX6_REC_STATE1_REC_INIT_TIME_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_CX6_REC_STATE1_REC_INIT_TIME_HI_SHIFT        0

/***************************************************************************
 *CX6_REC_STATE2 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX6_REC_STATE2 :: INT_TIME_STAMP [31:00] */
#define BCHP_XPT_RAVE_CX6_REC_STATE2_INT_TIME_STAMP_MASK           0xffffffff
#define BCHP_XPT_RAVE_CX6_REC_STATE2_INT_TIME_STAMP_SHIFT          0

/***************************************************************************
 *CX6_REC_STATE2b - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX6_REC_STATE2b :: LAST_CONV_TIME_STAMP_LO [31:00] */
#define BCHP_XPT_RAVE_CX6_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX6_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_SHIFT 0

/***************************************************************************
 *CX6_REC_STATE3 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX6_REC_STATE3 :: reserved_for_eco0 [31:09] */
#define BCHP_XPT_RAVE_CX6_REC_STATE3_reserved_for_eco0_MASK        0xfffffe00
#define BCHP_XPT_RAVE_CX6_REC_STATE3_reserved_for_eco0_SHIFT       9

/* XPT_RAVE :: CX6_REC_STATE3 :: REC_DSS_PARITY [08:08] */
#define BCHP_XPT_RAVE_CX6_REC_STATE3_REC_DSS_PARITY_MASK           0x00000100
#define BCHP_XPT_RAVE_CX6_REC_STATE3_REC_DSS_PARITY_SHIFT          8

/* XPT_RAVE :: CX6_REC_STATE3 :: REC_COUNT_HI [07:00] */
#define BCHP_XPT_RAVE_CX6_REC_STATE3_REC_COUNT_HI_MASK             0x000000ff
#define BCHP_XPT_RAVE_CX6_REC_STATE3_REC_COUNT_HI_SHIFT            0

/***************************************************************************
 *CX6_REC_COUNT - Record Packet Count Register
 ***************************************************************************/
/* XPT_RAVE :: CX6_REC_COUNT :: REC_COUNT [31:00] */
#define BCHP_XPT_RAVE_CX6_REC_COUNT_REC_COUNT_MASK                 0xffffffff
#define BCHP_XPT_RAVE_CX6_REC_COUNT_REC_COUNT_SHIFT                0

/***************************************************************************
 *CX6_PIC_INC_DEC_CTRL - Picture Counter Increment/Decrement/Reset Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX6_PIC_INC_DEC_CTRL :: reserved0 [31:18] */
#define BCHP_XPT_RAVE_CX6_PIC_INC_DEC_CTRL_reserved0_MASK          0xfffc0000
#define BCHP_XPT_RAVE_CX6_PIC_INC_DEC_CTRL_reserved0_SHIFT         18

/* XPT_RAVE :: CX6_PIC_INC_DEC_CTRL :: INC_DEC_MODE [17:16] */
#define BCHP_XPT_RAVE_CX6_PIC_INC_DEC_CTRL_INC_DEC_MODE_MASK       0x00030000
#define BCHP_XPT_RAVE_CX6_PIC_INC_DEC_CTRL_INC_DEC_MODE_SHIFT      16

/* XPT_RAVE :: CX6_PIC_INC_DEC_CTRL :: INC_DEC_VALUE [15:00] */
#define BCHP_XPT_RAVE_CX6_PIC_INC_DEC_CTRL_INC_DEC_VALUE_MASK      0x0000ffff
#define BCHP_XPT_RAVE_CX6_PIC_INC_DEC_CTRL_INC_DEC_VALUE_SHIFT     0

/***************************************************************************
 *CX6_SC - Scrambling Control Monitor Register
 ***************************************************************************/
/* XPT_RAVE :: CX6_SC :: RESERVED_FOR_FW_0 [31:08] */
#define BCHP_XPT_RAVE_CX6_SC_RESERVED_FOR_FW_0_MASK                0xffffff00
#define BCHP_XPT_RAVE_CX6_SC_RESERVED_FOR_FW_0_SHIFT               8

/* XPT_RAVE :: CX6_SC :: SC_ENABLE [07:07] */
#define BCHP_XPT_RAVE_CX6_SC_SC_ENABLE_MASK                        0x00000080
#define BCHP_XPT_RAVE_CX6_SC_SC_ENABLE_SHIFT                       7

/* XPT_RAVE :: CX6_SC :: SC_PUSI_VALID [06:06] */
#define BCHP_XPT_RAVE_CX6_SC_SC_PUSI_VALID_MASK                    0x00000040
#define BCHP_XPT_RAVE_CX6_SC_SC_PUSI_VALID_SHIFT                   6

/* XPT_RAVE :: CX6_SC :: SC_PUSI [05:04] */
#define BCHP_XPT_RAVE_CX6_SC_SC_PUSI_MASK                          0x00000030
#define BCHP_XPT_RAVE_CX6_SC_SC_PUSI_SHIFT                         4

/* XPT_RAVE :: CX6_SC :: SC_OR_MODE [03:03] */
#define BCHP_XPT_RAVE_CX6_SC_SC_OR_MODE_MASK                       0x00000008
#define BCHP_XPT_RAVE_CX6_SC_SC_OR_MODE_SHIFT                      3

/* XPT_RAVE :: CX6_SC :: SC_ALL_VALID [02:02] */
#define BCHP_XPT_RAVE_CX6_SC_SC_ALL_VALID_MASK                     0x00000004
#define BCHP_XPT_RAVE_CX6_SC_SC_ALL_VALID_SHIFT                    2

/* XPT_RAVE :: CX6_SC :: SC_ALL [01:00] */
#define BCHP_XPT_RAVE_CX6_SC_SC_ALL_MASK                           0x00000003
#define BCHP_XPT_RAVE_CX6_SC_SC_ALL_SHIFT                          0

/***************************************************************************
 *CX6_AV_MISC_CONFIG5 - Context Miscellaneous Config 5 Register
 ***************************************************************************/
/* XPT_RAVE :: CX6_AV_MISC_CONFIG5 :: RESERVED_FOR_FW_1 [31:26] */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG5_RESERVED_FOR_FW_1_MASK   0xfc000000
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG5_RESERVED_FOR_FW_1_SHIFT  26

/* XPT_RAVE :: CX6_AV_MISC_CONFIG5 :: ITB_OVFL_INT_STATUS [25:25] */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG5_ITB_OVFL_INT_STATUS_MASK 0x02000000
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG5_ITB_OVFL_INT_STATUS_SHIFT 25

/* XPT_RAVE :: CX6_AV_MISC_CONFIG5 :: CDB_OVFL_INT_STATUS [24:24] */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG5_CDB_OVFL_INT_STATUS_MASK 0x01000000
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG5_CDB_OVFL_INT_STATUS_SHIFT 24

/* XPT_RAVE :: CX6_AV_MISC_CONFIG5 :: ASF_HEADER_LENGTH [23:16] */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG5_ASF_HEADER_LENGTH_MASK   0x00ff0000
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG5_ASF_HEADER_LENGTH_SHIFT  16

/* XPT_RAVE :: CX6_AV_MISC_CONFIG5 :: ASF_ENABLE [15:15] */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG5_ASF_ENABLE_MASK          0x00008000
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG5_ASF_ENABLE_SHIFT         15

/* XPT_RAVE :: CX6_AV_MISC_CONFIG5 :: ASF_AV_MODE [14:14] */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG5_ASF_AV_MODE_MASK         0x00004000
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG5_ASF_AV_MODE_SHIFT        14

/* XPT_RAVE :: CX6_AV_MISC_CONFIG5 :: RESERVED_FOR_FW_2 [13:09] */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG5_RESERVED_FOR_FW_2_MASK   0x00003e00
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG5_RESERVED_FOR_FW_2_SHIFT  9

/* XPT_RAVE :: CX6_AV_MISC_CONFIG5 :: VCT_PID_EN [08:08] */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG5_VCT_PID_EN_MASK          0x00000100
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG5_VCT_PID_EN_SHIFT         8

/* XPT_RAVE :: CX6_AV_MISC_CONFIG5 :: VCT_TABLE_ID [07:00] */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG5_VCT_TABLE_ID_MASK        0x000000ff
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG5_VCT_TABLE_ID_SHIFT       0

/***************************************************************************
 *CX6_RAVE_Reg_1 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX6_RAVE_Reg_1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX6_RAVE_Reg_1_reserved_for_eco0_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX6_RAVE_Reg_1_reserved_for_eco0_SHIFT       0

/***************************************************************************
 *CX6_RAVE_Reg_2 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX6_RAVE_Reg_2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX6_RAVE_Reg_2_reserved_for_eco0_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX6_RAVE_Reg_2_reserved_for_eco0_SHIFT       0

/***************************************************************************
 *CX6_RAVE_Reg_3 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX6_RAVE_Reg_3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX6_RAVE_Reg_3_reserved_for_eco0_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX6_RAVE_Reg_3_reserved_for_eco0_SHIFT       0

/***************************************************************************
 *CX6_ATSOFFSET_CONFIG - Config register for ATS OFFSET feature
 ***************************************************************************/
/* XPT_RAVE :: CX6_ATSOFFSET_CONFIG :: reserved_for_eco0 [31:16] */
#define BCHP_XPT_RAVE_CX6_ATSOFFSET_CONFIG_reserved_for_eco0_MASK  0xffff0000
#define BCHP_XPT_RAVE_CX6_ATSOFFSET_CONFIG_reserved_for_eco0_SHIFT 16

/* XPT_RAVE :: CX6_ATSOFFSET_CONFIG :: LOCAL_ATS_FORMAT [15:15] */
#define BCHP_XPT_RAVE_CX6_ATSOFFSET_CONFIG_LOCAL_ATS_FORMAT_MASK   0x00008000
#define BCHP_XPT_RAVE_CX6_ATSOFFSET_CONFIG_LOCAL_ATS_FORMAT_SHIFT  15

/* XPT_RAVE :: CX6_ATSOFFSET_CONFIG :: LOCAL_ATS_GEN_ENABLE [14:14] */
#define BCHP_XPT_RAVE_CX6_ATSOFFSET_CONFIG_LOCAL_ATS_GEN_ENABLE_MASK 0x00004000
#define BCHP_XPT_RAVE_CX6_ATSOFFSET_CONFIG_LOCAL_ATS_GEN_ENABLE_SHIFT 14

/* XPT_RAVE :: CX6_ATSOFFSET_CONFIG :: SW_ATSOFFSET_ENABLE [13:13] */
#define BCHP_XPT_RAVE_CX6_ATSOFFSET_CONFIG_SW_ATSOFFSET_ENABLE_MASK 0x00002000
#define BCHP_XPT_RAVE_CX6_ATSOFFSET_CONFIG_SW_ATSOFFSET_ENABLE_SHIFT 13

/* XPT_RAVE :: CX6_ATSOFFSET_CONFIG :: PCR_PID_CH_CHANGED [12:12] */
#define BCHP_XPT_RAVE_CX6_ATSOFFSET_CONFIG_PCR_PID_CH_CHANGED_MASK 0x00001000
#define BCHP_XPT_RAVE_CX6_ATSOFFSET_CONFIG_PCR_PID_CH_CHANGED_SHIFT 12

/* XPT_RAVE :: CX6_ATSOFFSET_CONFIG :: ATSOFFSET_ENABLE [11:11] */
#define BCHP_XPT_RAVE_CX6_ATSOFFSET_CONFIG_ATSOFFSET_ENABLE_MASK   0x00000800
#define BCHP_XPT_RAVE_CX6_ATSOFFSET_CONFIG_ATSOFFSET_ENABLE_SHIFT  11

/* XPT_RAVE :: CX6_ATSOFFSET_CONFIG :: PCR_PID_CH [10:00] */
#define BCHP_XPT_RAVE_CX6_ATSOFFSET_CONFIG_PCR_PID_CH_MASK         0x000007ff
#define BCHP_XPT_RAVE_CX6_ATSOFFSET_CONFIG_PCR_PID_CH_SHIFT        0

/***************************************************************************
 *CX6_ATSOFFSET_OFFSET_MAGNITUDE - 32 bit magnitude of the 33 bit signed ATS offset
 ***************************************************************************/
/* XPT_RAVE :: CX6_ATSOFFSET_OFFSET_MAGNITUDE :: ATS_OFFSET_MAGNITUDE [31:00] */
#define BCHP_XPT_RAVE_CX6_ATSOFFSET_OFFSET_MAGNITUDE_ATS_OFFSET_MAGNITUDE_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX6_ATSOFFSET_OFFSET_MAGNITUDE_ATS_OFFSET_MAGNITUDE_SHIFT 0

/***************************************************************************
 *CX6_ATSOFFSET_OFFSET_SIGN_BIT - Sign bit of the 33 bit signed ATS offset
 ***************************************************************************/
/* XPT_RAVE :: CX6_ATSOFFSET_OFFSET_SIGN_BIT :: reserved_for_eco0 [31:01] */
#define BCHP_XPT_RAVE_CX6_ATSOFFSET_OFFSET_SIGN_BIT_reserved_for_eco0_MASK 0xfffffffe
#define BCHP_XPT_RAVE_CX6_ATSOFFSET_OFFSET_SIGN_BIT_reserved_for_eco0_SHIFT 1

/* XPT_RAVE :: CX6_ATSOFFSET_OFFSET_SIGN_BIT :: ATS_OFSET_SIGN [00:00] */
#define BCHP_XPT_RAVE_CX6_ATSOFFSET_OFFSET_SIGN_BIT_ATS_OFSET_SIGN_MASK 0x00000001
#define BCHP_XPT_RAVE_CX6_ATSOFFSET_OFFSET_SIGN_BIT_ATS_OFSET_SIGN_SHIFT 0

/***************************************************************************
 *CX6_ATSOFFSET_PCR - PCR value of the last PCR packet
 ***************************************************************************/
/* XPT_RAVE :: CX6_ATSOFFSET_PCR :: PCR [31:00] */
#define BCHP_XPT_RAVE_CX6_ATSOFFSET_PCR_PCR_MASK                   0xffffffff
#define BCHP_XPT_RAVE_CX6_ATSOFFSET_PCR_PCR_SHIFT                  0

/***************************************************************************
 *CX6_ATSOFFSET_ATS - ATS of the last packet carrying PCR
 ***************************************************************************/
/* XPT_RAVE :: CX6_ATSOFFSET_ATS :: ATS [31:00] */
#define BCHP_XPT_RAVE_CX6_ATSOFFSET_ATS_ATS_MASK                   0xffffffff
#define BCHP_XPT_RAVE_CX6_ATSOFFSET_ATS_ATS_SHIFT                  0

/***************************************************************************
 *CX6_ATSOFFSET_ADJ_ATS - Adjusted ATS of the last packet
 ***************************************************************************/
/* XPT_RAVE :: CX6_ATSOFFSET_ADJ_ATS :: ADJ_ATS [31:00] */
#define BCHP_XPT_RAVE_CX6_ATSOFFSET_ADJ_ATS_ADJ_ATS_MASK           0xffffffff
#define BCHP_XPT_RAVE_CX6_ATSOFFSET_ADJ_ATS_ADJ_ATS_SHIFT          0

/***************************************************************************
 *CX6_ATSOFFSET_NEXT_PKT_ATS - ATS to be used for next packet in Local Timestamp generation mode
 ***************************************************************************/
/* XPT_RAVE :: CX6_ATSOFFSET_NEXT_PKT_ATS :: NEXT_PKT_ATS [31:00] */
#define BCHP_XPT_RAVE_CX6_ATSOFFSET_NEXT_PKT_ATS_NEXT_PKT_ATS_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX6_ATSOFFSET_NEXT_PKT_ATS_NEXT_PKT_ATS_SHIFT 0

/***************************************************************************
 *CX6_ATSOFFSET_PKT2PKT_ATS_DELTA - ATS delta to be used in Local Timestamp generation mode
 ***************************************************************************/
/* XPT_RAVE :: CX6_ATSOFFSET_PKT2PKT_ATS_DELTA :: PKT2PKT_DELTA [31:00] */
#define BCHP_XPT_RAVE_CX6_ATSOFFSET_PKT2PKT_ATS_DELTA_PKT2PKT_DELTA_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX6_ATSOFFSET_PKT2PKT_ATS_DELTA_PKT2PKT_DELTA_SHIFT 0

/***************************************************************************
 *CX6_RAVE_Reg_4 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX6_RAVE_Reg_4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX6_RAVE_Reg_4_reserved_for_eco0_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX6_RAVE_Reg_4_reserved_for_eco0_SHIFT       0

/***************************************************************************
 *CX6_RAVE_Reg_5 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX6_RAVE_Reg_5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX6_RAVE_Reg_5_reserved_for_eco0_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX6_RAVE_Reg_5_reserved_for_eco0_SHIFT       0

/***************************************************************************
 *CX7_AV_CDB_WRITE_PTR - Context CDB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX7_AV_CDB_WRITE_PTR :: CDB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX7_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_MASK      0xffffffff
#define BCHP_XPT_RAVE_CX7_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_SHIFT     0

/***************************************************************************
 *CX7_AV_CDB_READ_PTR - Context CDB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX7_AV_CDB_READ_PTR :: CDB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX7_AV_CDB_READ_PTR_CDB_READ_PTR_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX7_AV_CDB_READ_PTR_CDB_READ_PTR_SHIFT       0

/***************************************************************************
 *CX7_AV_CDB_BASE_PTR - Context CDB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX7_AV_CDB_BASE_PTR :: CDB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX7_AV_CDB_BASE_PTR_CDB_BASE_PTR_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX7_AV_CDB_BASE_PTR_CDB_BASE_PTR_SHIFT       0

/***************************************************************************
 *CX7_AV_CDB_END_PTR - Context CDB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX7_AV_CDB_END_PTR :: CDB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX7_AV_CDB_END_PTR_CDB_END_PTR_MASK          0xffffffff
#define BCHP_XPT_RAVE_CX7_AV_CDB_END_PTR_CDB_END_PTR_SHIFT         0

/***************************************************************************
 *CX7_AV_CDB_VALID_PTR - Context CDB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX7_AV_CDB_VALID_PTR :: CDB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX7_AV_CDB_VALID_PTR_CDB_VALID_PTR_MASK      0xffffffff
#define BCHP_XPT_RAVE_CX7_AV_CDB_VALID_PTR_CDB_VALID_PTR_SHIFT     0

/***************************************************************************
 *CX7_AV_CDB_WRAPAROUND_PTR - Context CDB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX7_AV_CDB_WRAPAROUND_PTR :: CDB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX7_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX7_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX7_AV_CDB_THRESHOLD_LEVEL - Context CDB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX7_AV_CDB_THRESHOLD_LEVEL :: CDB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX7_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX7_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX7_AV_CDB_THRESHOLD_LEVEL :: CDB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX7_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX7_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX7_AV_CDB_DEPTH - Context CDB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX7_AV_CDB_DEPTH :: CDB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX7_AV_CDB_DEPTH_CDB_WRAPAROUND_MASK         0x80000000
#define BCHP_XPT_RAVE_CX7_AV_CDB_DEPTH_CDB_WRAPAROUND_SHIFT        31

/* XPT_RAVE :: CX7_AV_CDB_DEPTH :: CDB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX7_AV_CDB_DEPTH_CDB_OVERFLOW_MASK           0x40000000
#define BCHP_XPT_RAVE_CX7_AV_CDB_DEPTH_CDB_OVERFLOW_SHIFT          30

/* XPT_RAVE :: CX7_AV_CDB_DEPTH :: CDB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX7_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_MASK    0x30000000
#define BCHP_XPT_RAVE_CX7_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_SHIFT   28

/* XPT_RAVE :: CX7_AV_CDB_DEPTH :: CDB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX7_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_MASK       0x0fffffff
#define BCHP_XPT_RAVE_CX7_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_SHIFT      0

/***************************************************************************
 *CX7_AV_THRESHOLDS - Context Thresholds
 ***************************************************************************/
/* XPT_RAVE :: CX7_AV_THRESHOLDS :: CONTEXT_OVERFLOW_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX7_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX7_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX7_AV_THRESHOLDS :: CONTEXT_WRAPAROUND_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX7_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX7_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX7_AV_ITB_WRITE_PTR - Context ITB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX7_AV_ITB_WRITE_PTR :: ITB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX7_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_MASK      0xffffffff
#define BCHP_XPT_RAVE_CX7_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_SHIFT     0

/***************************************************************************
 *CX7_AV_ITB_READ_PTR - Context ITB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX7_AV_ITB_READ_PTR :: ITB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX7_AV_ITB_READ_PTR_ITB_READ_PTR_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX7_AV_ITB_READ_PTR_ITB_READ_PTR_SHIFT       0

/***************************************************************************
 *CX7_AV_ITB_BASE_PTR - Context ITB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX7_AV_ITB_BASE_PTR :: ITB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX7_AV_ITB_BASE_PTR_ITB_BASE_PTR_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX7_AV_ITB_BASE_PTR_ITB_BASE_PTR_SHIFT       0

/***************************************************************************
 *CX7_AV_ITB_END_PTR - Context ITB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX7_AV_ITB_END_PTR :: ITB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX7_AV_ITB_END_PTR_ITB_END_PTR_MASK          0xffffffff
#define BCHP_XPT_RAVE_CX7_AV_ITB_END_PTR_ITB_END_PTR_SHIFT         0

/***************************************************************************
 *CX7_AV_ITB_VALID_PTR - Context ITB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX7_AV_ITB_VALID_PTR :: ITB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX7_AV_ITB_VALID_PTR_ITB_VALID_PTR_MASK      0xffffffff
#define BCHP_XPT_RAVE_CX7_AV_ITB_VALID_PTR_ITB_VALID_PTR_SHIFT     0

/***************************************************************************
 *CX7_AV_ITB_WRAPAROUND_PTR - Context ITB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX7_AV_ITB_WRAPAROUND_PTR :: ITB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX7_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX7_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX7_AV_ITB_THRESHOLD_LEVEL - Context ITB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX7_AV_ITB_THRESHOLD_LEVEL :: ITB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX7_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX7_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX7_AV_ITB_THRESHOLD_LEVEL :: ITB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX7_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX7_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX7_AV_ITB_DEPTH - Context ITB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX7_AV_ITB_DEPTH :: ITB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX7_AV_ITB_DEPTH_ITB_WRAPAROUND_MASK         0x80000000
#define BCHP_XPT_RAVE_CX7_AV_ITB_DEPTH_ITB_WRAPAROUND_SHIFT        31

/* XPT_RAVE :: CX7_AV_ITB_DEPTH :: ITB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX7_AV_ITB_DEPTH_ITB_OVERFLOW_MASK           0x40000000
#define BCHP_XPT_RAVE_CX7_AV_ITB_DEPTH_ITB_OVERFLOW_SHIFT          30

/* XPT_RAVE :: CX7_AV_ITB_DEPTH :: ITB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX7_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_MASK    0x30000000
#define BCHP_XPT_RAVE_CX7_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_SHIFT   28

/* XPT_RAVE :: CX7_AV_ITB_DEPTH :: ITB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX7_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_MASK       0x0fffffff
#define BCHP_XPT_RAVE_CX7_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_SHIFT      0

/***************************************************************************
 *CX7_REC_MISC_CONFIG - Miscellaneous Config
 ***************************************************************************/
/* XPT_RAVE :: CX7_REC_MISC_CONFIG :: reserved_for_eco0 [31:18] */
#define BCHP_XPT_RAVE_CX7_REC_MISC_CONFIG_reserved_for_eco0_MASK   0xfffc0000
#define BCHP_XPT_RAVE_CX7_REC_MISC_CONFIG_reserved_for_eco0_SHIFT  18

/* XPT_RAVE :: CX7_REC_MISC_CONFIG :: EMM_EN [17:17] */
#define BCHP_XPT_RAVE_CX7_REC_MISC_CONFIG_EMM_EN_MASK              0x00020000
#define BCHP_XPT_RAVE_CX7_REC_MISC_CONFIG_EMM_EN_SHIFT             17

/* XPT_RAVE :: CX7_REC_MISC_CONFIG :: IGNORE_CLEAR_SC_EVENT [16:16] */
#define BCHP_XPT_RAVE_CX7_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_MASK 0x00010000
#define BCHP_XPT_RAVE_CX7_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_SHIFT 16

/* XPT_RAVE :: CX7_REC_MISC_CONFIG :: SC_DETECT_FOR_ALL [15:15] */
#define BCHP_XPT_RAVE_CX7_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_MASK   0x00008000
#define BCHP_XPT_RAVE_CX7_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_SHIFT  15

/* XPT_RAVE :: CX7_REC_MISC_CONFIG :: REC_AVN [14:14] */
#define BCHP_XPT_RAVE_CX7_REC_MISC_CONFIG_REC_AVN_MASK             0x00004000
#define BCHP_XPT_RAVE_CX7_REC_MISC_CONFIG_REC_AVN_SHIFT            14

/* XPT_RAVE :: CX7_REC_MISC_CONFIG :: TPIT_ENABLE [13:13] */
#define BCHP_XPT_RAVE_CX7_REC_MISC_CONFIG_TPIT_ENABLE_MASK         0x00002000
#define BCHP_XPT_RAVE_CX7_REC_MISC_CONFIG_TPIT_ENABLE_SHIFT        13

/* XPT_RAVE :: CX7_REC_MISC_CONFIG :: TPIT_CHANNEL [12:08] */
#define BCHP_XPT_RAVE_CX7_REC_MISC_CONFIG_TPIT_CHANNEL_MASK        0x00001f00
#define BCHP_XPT_RAVE_CX7_REC_MISC_CONFIG_TPIT_CHANNEL_SHIFT       8

/* XPT_RAVE :: CX7_REC_MISC_CONFIG :: reserved_for_eco1 [07:02] */
#define BCHP_XPT_RAVE_CX7_REC_MISC_CONFIG_reserved_for_eco1_MASK   0x000000fc
#define BCHP_XPT_RAVE_CX7_REC_MISC_CONFIG_reserved_for_eco1_SHIFT  2

/* XPT_RAVE :: CX7_REC_MISC_CONFIG :: SCD_MAP_MODE [01:00] */
#define BCHP_XPT_RAVE_CX7_REC_MISC_CONFIG_SCD_MAP_MODE_MASK        0x00000003
#define BCHP_XPT_RAVE_CX7_REC_MISC_CONFIG_SCD_MAP_MODE_SHIFT       0

/***************************************************************************
 *CX7_REC_SCD_PIDS_A - Context SCD map PIDS A
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX7_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX7_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_A [30:30] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_MASK 0x40000000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_SHIFT 30

/* XPT_RAVE :: CX7_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: SCD_NUMA [29:24] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_NUMA_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_NUMA_SHIFT 24

/* XPT_RAVE :: CX7_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX7_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: PID_CHA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_PID_CHA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_PID_CHA_VALID_SHIFT 15

/* XPT_RAVE :: CX7_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX7_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: SCD_PID_CHA [12:00] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PID_CHA_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PID_CHA_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX7_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX7_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_A [30:30] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_MASK 0x40000000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_SHIFT 30

/* XPT_RAVE :: CX7_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: SCD_NUMA [29:24] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_NUMA_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_NUMA_SHIFT 24

/* XPT_RAVE :: CX7_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX7_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: PIDA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_PIDA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_PIDA_VALID_SHIFT 15

/* XPT_RAVE :: CX7_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX7_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: SCD_PIDA [12:00] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PIDA_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PIDA_SHIFT 0

/***************************************************************************
 *CX7_REC_SCD_PIDS_B - Context SCD map PIDS B
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX7_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX7_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_B [30:30] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_MASK 0x40000000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_SHIFT 30

/* XPT_RAVE :: CX7_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: SCD_NUMB [29:24] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_NUMB_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_NUMB_SHIFT 24

/* XPT_RAVE :: CX7_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX7_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: PID_CHB_VALID [15:15] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_PID_CHB_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_PID_CHB_VALID_SHIFT 15

/* XPT_RAVE :: CX7_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX7_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: SCD_PID_CHB [12:00] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PID_CHB_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PID_CHB_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX7_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX7_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_B [30:30] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_B_MASK 0x40000000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_B_SHIFT 30

/* XPT_RAVE :: CX7_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: SCD_NUMB [29:24] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_NUMB_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_NUMB_SHIFT 24

/* XPT_RAVE :: CX7_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX7_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: PIDB_VALID [15:15] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_PIDB_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_PIDB_VALID_SHIFT 15

/* XPT_RAVE :: CX7_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX7_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: SCD_PIDB [12:00] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PIDB_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PIDB_SHIFT 0

/***************************************************************************
 *CX7_REC_SCD_PIDS_C - Context SCD map PIDS C
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX7_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX7_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_C [30:30] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_MASK 0x40000000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_SHIFT 30

/* XPT_RAVE :: CX7_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: SCD_NUMC [29:24] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_NUMC_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_NUMC_SHIFT 24

/* XPT_RAVE :: CX7_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX7_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: PID_CHC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_PID_CHC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_PID_CHC_VALID_SHIFT 15

/* XPT_RAVE :: CX7_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX7_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: SCD_PID_CHC [12:00] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PID_CHC_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PID_CHC_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX7_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX7_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_C [30:30] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_MASK 0x40000000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_SHIFT 30

/* XPT_RAVE :: CX7_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: SCD_NUMC [29:24] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_NUMC_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_NUMC_SHIFT 24

/* XPT_RAVE :: CX7_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX7_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: PIDC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_PIDC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_PIDC_VALID_SHIFT 15

/* XPT_RAVE :: CX7_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX7_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: SCD_PIDC [12:00] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PIDC_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PIDC_SHIFT 0

/***************************************************************************
 *CX7_REC_SCD_PIDS_D - Context SCD map PIDS D
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX7_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX7_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_D [30:30] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_MASK 0x40000000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_SHIFT 30

/* XPT_RAVE :: CX7_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: SCD_NUMD [29:24] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_NUMD_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_NUMD_SHIFT 24

/* XPT_RAVE :: CX7_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX7_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: PID_CHD_VALID [15:15] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_PID_CHD_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_PID_CHD_VALID_SHIFT 15

/* XPT_RAVE :: CX7_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX7_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: SCD_PID_CHD [12:00] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PID_CHD_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PID_CHD_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX7_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX7_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_D [30:30] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_D_MASK 0x40000000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_D_SHIFT 30

/* XPT_RAVE :: CX7_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: SCD_NUMD [29:24] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_NUMD_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_NUMD_SHIFT 24

/* XPT_RAVE :: CX7_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX7_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: PIDD_VALID [15:15] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_PIDD_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_PIDD_VALID_SHIFT 15

/* XPT_RAVE :: CX7_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX7_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: SCD_PIDD [12:00] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PIDD_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PIDD_SHIFT 0

/***************************************************************************
 *CX7_REC_SCD_PIDS_E - Context SCD map PIDS E
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX7_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX7_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_E [30:30] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_MASK 0x40000000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_SHIFT 30

/* XPT_RAVE :: CX7_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: SCD_NUME [29:24] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_NUME_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_NUME_SHIFT 24

/* XPT_RAVE :: CX7_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX7_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: PID_CHE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_PID_CHE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_PID_CHE_VALID_SHIFT 15

/* XPT_RAVE :: CX7_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX7_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: SCD_PID_CHE [12:00] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PID_CHE_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PID_CHE_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX7_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX7_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_E [30:30] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_MASK 0x40000000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_SHIFT 30

/* XPT_RAVE :: CX7_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: SCD_NUME [29:24] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_NUME_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_NUME_SHIFT 24

/* XPT_RAVE :: CX7_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX7_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: PIDE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_PIDE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_PIDE_VALID_SHIFT 15

/* XPT_RAVE :: CX7_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX7_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: SCD_PIDE [12:00] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PIDE_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PIDE_SHIFT 0

/***************************************************************************
 *CX7_REC_SCD_PIDS_F - Context SCD map PIDS F
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX7_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX7_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_F [30:30] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_MASK 0x40000000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_SHIFT 30

/* XPT_RAVE :: CX7_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: SCD_NUMF [29:24] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_NUMF_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_NUMF_SHIFT 24

/* XPT_RAVE :: CX7_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX7_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: PID_CHF_VALID [15:15] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_PID_CHF_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_PID_CHF_VALID_SHIFT 15

/* XPT_RAVE :: CX7_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX7_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: SCD_PID_CHF [12:00] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PID_CHF_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PID_CHF_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX7_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX7_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_F [30:30] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_F_MASK 0x40000000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_F_SHIFT 30

/* XPT_RAVE :: CX7_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: SCD_NUMF [29:24] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_NUMF_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_NUMF_SHIFT 24

/* XPT_RAVE :: CX7_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX7_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: PIDF_VALID [15:15] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_PIDF_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_PIDF_VALID_SHIFT 15

/* XPT_RAVE :: CX7_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX7_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: SCD_PIDF [12:00] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PIDF_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PIDF_SHIFT 0

/***************************************************************************
 *CX7_REC_SCD_PIDS_G - Context SCD map PIDS G
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX7_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX7_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_G [30:30] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_MASK 0x40000000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_SHIFT 30

/* XPT_RAVE :: CX7_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: SCD_NUMG [29:24] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_NUMG_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_NUMG_SHIFT 24

/* XPT_RAVE :: CX7_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX7_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: PID_CHG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_PID_CHG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_PID_CHG_VALID_SHIFT 15

/* XPT_RAVE :: CX7_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX7_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: SCD_PID_CHG [12:00] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PID_CHG_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PID_CHG_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX7_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX7_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_G [30:30] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_MASK 0x40000000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_SHIFT 30

/* XPT_RAVE :: CX7_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: SCD_NUMG [29:24] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_NUMG_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_NUMG_SHIFT 24

/* XPT_RAVE :: CX7_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX7_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: PIDG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_PIDG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_PIDG_VALID_SHIFT 15

/* XPT_RAVE :: CX7_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX7_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: SCD_PIDG [12:00] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PIDG_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PIDG_SHIFT 0

/***************************************************************************
 *CX7_REC_SCD_PIDS_H - Context SCD map PIDS H
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX7_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX7_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_H [30:30] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_MASK 0x40000000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_SHIFT 30

/* XPT_RAVE :: CX7_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: SCD_NUMH [29:24] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_NUMH_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_NUMH_SHIFT 24

/* XPT_RAVE :: CX7_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX7_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: PID_CHH_VALID [15:15] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_PID_CHH_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_PID_CHH_VALID_SHIFT 15

/* XPT_RAVE :: CX7_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX7_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: SCD_PID_CHH [12:00] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PID_CHH_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PID_CHH_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX7_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX7_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_H [30:30] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_H_MASK 0x40000000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_H_SHIFT 30

/* XPT_RAVE :: CX7_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: SCD_NUMH [29:24] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_NUMH_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_NUMH_SHIFT 24

/* XPT_RAVE :: CX7_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX7_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: PIDH_VALID [15:15] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_PIDH_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_PIDH_VALID_SHIFT 15

/* XPT_RAVE :: CX7_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX7_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: SCD_PIDH [12:00] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PIDH_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PIDH_SHIFT 0

/***************************************************************************
 *CX7_AV_MISC_CONFIG1 - Context Miscellaneous Config 1 Register
 ***************************************************************************/
/* XPT_RAVE :: CX7_AV_MISC_CONFIG1 :: BAND_HOLD_EN [31:31] */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG1_BAND_HOLD_EN_MASK        0x80000000
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG1_BAND_HOLD_EN_SHIFT       31

/* XPT_RAVE :: CX7_AV_MISC_CONFIG1 :: EMU_PREV_BYTE_REMOVE [30:30] */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_MASK 0x40000000
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_SHIFT 30

/* XPT_RAVE :: CX7_AV_MISC_CONFIG1 :: SHIFT_PTS [29:29] */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG1_SHIFT_PTS_MASK           0x20000000
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG1_SHIFT_PTS_SHIFT          29

/* XPT_RAVE :: CX7_AV_MISC_CONFIG1 :: CONVERT_PTS [28:28] */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG1_CONVERT_PTS_MASK         0x10000000
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG1_CONVERT_PTS_SHIFT        28

/* XPT_RAVE :: CX7_AV_MISC_CONFIG1 :: PES_SYNC_MODE [27:26] */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG1_PES_SYNC_MODE_MASK       0x0c000000
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG1_PES_SYNC_MODE_SHIFT      26

/* XPT_RAVE :: CX7_AV_MISC_CONFIG1 :: PES_TYPE_MODE [25:24] */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG1_PES_TYPE_MODE_MASK       0x03000000
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG1_PES_TYPE_MODE_SHIFT      24

/* XPT_RAVE :: CX7_AV_MISC_CONFIG1 :: EMU_PREV_MODE [23:23] */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG1_EMU_PREV_MODE_MASK       0x00800000
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG1_EMU_PREV_MODE_SHIFT      23

/* XPT_RAVE :: CX7_AV_MISC_CONFIG1 :: OUTPUT_FORMAT [22:21] */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG1_OUTPUT_FORMAT_MASK       0x00600000
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG1_OUTPUT_FORMAT_SHIFT      21

/* XPT_RAVE :: CX7_AV_MISC_CONFIG1 :: CONTEXT_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG1_CONTEXT_ENABLE_MASK      0x00100000
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG1_CONTEXT_ENABLE_SHIFT     20

/* XPT_RAVE :: CX7_AV_MISC_CONFIG1 :: INPUT_ES_FORMAT [19:16] */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG1_INPUT_ES_FORMAT_MASK     0x000f0000
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG1_INPUT_ES_FORMAT_SHIFT    16

/* XPT_RAVE :: CX7_AV_MISC_CONFIG1 :: STREAM_ID_HI [15:08] */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG1_STREAM_ID_HI_MASK        0x0000ff00
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG1_STREAM_ID_HI_SHIFT       8

/* XPT_RAVE :: CX7_AV_MISC_CONFIG1 :: STREAM_ID_LO [07:00] */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG1_STREAM_ID_LO_MASK        0x000000ff
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG1_STREAM_ID_LO_SHIFT       0

/***************************************************************************
 *CX7_AV_MISC_CONFIG2 - Context Miscellaneous Config 2 Register
 ***************************************************************************/
/* XPT_RAVE :: CX7_AV_MISC_CONFIG2 :: DISABLE_BEFORE_PES [31:31] */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_MASK  0x80000000
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_SHIFT 31

/* XPT_RAVE :: CX7_AV_MISC_CONFIG2 :: reserved_for_eco0 [30:22] */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG2_reserved_for_eco0_MASK   0x7fc00000
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG2_reserved_for_eco0_SHIFT  22

/* XPT_RAVE :: CX7_AV_MISC_CONFIG2 :: ITB_ENDIAN_CTRL [21:21] */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_MASK     0x00200000
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_SHIFT    21

/* XPT_RAVE :: CX7_AV_MISC_CONFIG2 :: CDB_ENDIAN_CTRL [20:20] */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_MASK     0x00100000
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_SHIFT    20

/* XPT_RAVE :: CX7_AV_MISC_CONFIG2 :: reserved_for_eco1 [19:12] */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG2_reserved_for_eco1_MASK   0x000ff000
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG2_reserved_for_eco1_SHIFT  12

/* XPT_RAVE :: CX7_AV_MISC_CONFIG2 :: IP_MODE_EN [11:11] */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG2_IP_MODE_EN_MASK          0x00000800
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG2_IP_MODE_EN_SHIFT         11

/* XPT_RAVE :: CX7_AV_MISC_CONFIG2 :: CONTEXT_DMEM_BASE [10:00] */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_MASK   0x000007ff
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_SHIFT  0

/***************************************************************************
 *CX7_AV_MISC_CONFIG3 - Context Miscellaneous Config 3 Register
 ***************************************************************************/
/* XPT_RAVE :: CX7_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_HI [31:24] */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_MASK  0xff000000
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_SHIFT 24

/* XPT_RAVE :: CX7_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_LO [23:16] */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_MASK  0x00ff0000
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_SHIFT 16

/* XPT_RAVE :: CX7_AV_MISC_CONFIG3 :: PCR_RTS_EN [15:15] */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG3_PCR_RTS_EN_MASK          0x00008000
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG3_PCR_RTS_EN_SHIFT         15

/* XPT_RAVE :: CX7_AV_MISC_CONFIG3 :: DISABLE_PRV_HDR_DMEM [14:14] */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_MASK 0x00004000
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_SHIFT 14

/* XPT_RAVE :: CX7_AV_MISC_CONFIG3 :: ENABLE_BPP_SEARCH [13:13] */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_MASK   0x00002000
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_SHIFT  13

/* XPT_RAVE :: CX7_AV_MISC_CONFIG3 :: CHK_PACK_HDR_IN_AF [12:12] */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_MASK  0x00001000
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_SHIFT 12

/* XPT_RAVE :: CX7_AV_MISC_CONFIG3 :: CP_PERM_CHANGE_DETECT [11:11] */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_MASK 0x00000800
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_SHIFT 11

/* XPT_RAVE :: CX7_AV_MISC_CONFIG3 :: PES_EXT_SEARCH_MODE [10:09] */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_MASK 0x00000600
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_SHIFT 9

/* XPT_RAVE :: CX7_AV_MISC_CONFIG3 :: CDB_ITB_DEPTH_MODE [08:08] */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_MASK  0x00000100
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_SHIFT 8

/* XPT_RAVE :: CX7_AV_MISC_CONFIG3 :: DISABLE_PKT_ERRORS [07:07] */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_MASK  0x00000080
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_SHIFT 7

/* XPT_RAVE :: CX7_AV_MISC_CONFIG3 :: DISABLE_CC_CHECK [06:06] */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG3_DISABLE_CC_CHECK_MASK    0x00000040
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG3_DISABLE_CC_CHECK_SHIFT   6

/* XPT_RAVE :: CX7_AV_MISC_CONFIG3 :: MAX_COMPARE_PATTERNS [05:00] */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_MASK 0x0000003f
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_SHIFT 0

/***************************************************************************
 *CX7_AV_INTERRUPT_ENABLES - Context Interrupt Enables
 ***************************************************************************/
/* XPT_RAVE :: CX7_AV_INTERRUPT_ENABLES :: reserved0 [31:12] */
#define BCHP_XPT_RAVE_CX7_AV_INTERRUPT_ENABLES_reserved0_MASK      0xfffff000
#define BCHP_XPT_RAVE_CX7_AV_INTERRUPT_ENABLES_reserved0_SHIFT     12

/* XPT_RAVE :: CX7_AV_INTERRUPT_ENABLES :: ITB_UPPER_THRESH_INT_EN [11:11] */
#define BCHP_XPT_RAVE_CX7_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_MASK 0x00000800
#define BCHP_XPT_RAVE_CX7_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_SHIFT 11

/* XPT_RAVE :: CX7_AV_INTERRUPT_ENABLES :: ITB_LOWER_THRESH_INT_EN [10:10] */
#define BCHP_XPT_RAVE_CX7_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_MASK 0x00000400
#define BCHP_XPT_RAVE_CX7_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_SHIFT 10

/* XPT_RAVE :: CX7_AV_INTERRUPT_ENABLES :: CDB_UPPER_THRESH_INT_EN [09:09] */
#define BCHP_XPT_RAVE_CX7_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_MASK 0x00000200
#define BCHP_XPT_RAVE_CX7_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_SHIFT 9

/* XPT_RAVE :: CX7_AV_INTERRUPT_ENABLES :: CDB_LOWER_THRESH_INT_EN [08:08] */
#define BCHP_XPT_RAVE_CX7_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_MASK 0x00000100
#define BCHP_XPT_RAVE_CX7_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_SHIFT 8

/* XPT_RAVE :: CX7_AV_INTERRUPT_ENABLES :: LAST_CMD_INT_EN [07:07] */
#define BCHP_XPT_RAVE_CX7_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_MASK 0x00000080
#define BCHP_XPT_RAVE_CX7_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_SHIFT 7

/* XPT_RAVE :: CX7_AV_INTERRUPT_ENABLES :: SPLICE_INT_EN [06:06] */
#define BCHP_XPT_RAVE_CX7_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_MASK  0x00000040
#define BCHP_XPT_RAVE_CX7_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_SHIFT 6

/* XPT_RAVE :: CX7_AV_INTERRUPT_ENABLES :: ITB_OVERFLOW_INT_EN [05:05] */
#define BCHP_XPT_RAVE_CX7_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_MASK 0x00000020
#define BCHP_XPT_RAVE_CX7_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_SHIFT 5

/* XPT_RAVE :: CX7_AV_INTERRUPT_ENABLES :: CDB_OVERFLOW_INT_EN [04:04] */
#define BCHP_XPT_RAVE_CX7_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_MASK 0x00000010
#define BCHP_XPT_RAVE_CX7_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_SHIFT 4

/* XPT_RAVE :: CX7_AV_INTERRUPT_ENABLES :: CC_ERROR_INT_EN [03:03] */
#define BCHP_XPT_RAVE_CX7_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_MASK 0x00000008
#define BCHP_XPT_RAVE_CX7_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_SHIFT 3

/* XPT_RAVE :: CX7_AV_INTERRUPT_ENABLES :: TEI_ERROR_INT_EN [02:02] */
#define BCHP_XPT_RAVE_CX7_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_MASK 0x00000004
#define BCHP_XPT_RAVE_CX7_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_SHIFT 2

/* XPT_RAVE :: CX7_AV_INTERRUPT_ENABLES :: PUSI_ERROR_INT_EN [01:01] */
#define BCHP_XPT_RAVE_CX7_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_MASK 0x00000002
#define BCHP_XPT_RAVE_CX7_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_SHIFT 1

/* XPT_RAVE :: CX7_AV_INTERRUPT_ENABLES :: EMU_ERROR_INT_EN [00:00] */
#define BCHP_XPT_RAVE_CX7_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_MASK 0x00000001
#define BCHP_XPT_RAVE_CX7_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_SHIFT 0

/***************************************************************************
 *CX7_AV_COMP1_CONTROL - Context Comparator 1 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX7_AV_COMP1_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX7_AV_COMP1_CONTROL_reserved_for_eco0_MASK  0xf8000000
#define BCHP_XPT_RAVE_CX7_AV_COMP1_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX7_AV_COMP1_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX7_AV_COMP1_CONTROL_ALIGNMENT_EN_MASK       0x04000000
#define BCHP_XPT_RAVE_CX7_AV_COMP1_CONTROL_ALIGNMENT_EN_SHIFT      26

/* XPT_RAVE :: CX7_AV_COMP1_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX7_AV_COMP1_CONTROL_COMPARE_ES_DATA_MASK    0x02000000
#define BCHP_XPT_RAVE_CX7_AV_COMP1_CONTROL_COMPARE_ES_DATA_SHIFT   25

/* XPT_RAVE :: CX7_AV_COMP1_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX7_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX7_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX7_AV_COMP1_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX7_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX7_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX7_AV_COMP1_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX7_AV_COMP1_CONTROL_COMPARE_ALL_DATA_MASK   0x00400000
#define BCHP_XPT_RAVE_CX7_AV_COMP1_CONTROL_COMPARE_ALL_DATA_SHIFT  22

/* XPT_RAVE :: CX7_AV_COMP1_CONTROL :: CASCADE_ENABLE [21:21] */
#define BCHP_XPT_RAVE_CX7_AV_COMP1_CONTROL_CASCADE_ENABLE_MASK     0x00200000
#define BCHP_XPT_RAVE_CX7_AV_COMP1_CONTROL_CASCADE_ENABLE_SHIFT    21

/* XPT_RAVE :: CX7_AV_COMP1_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX7_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_MASK  0x00100000
#define BCHP_XPT_RAVE_CX7_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX7_AV_COMP1_CONTROL :: NUM_COMPARE_BYTES [19:17] */
#define BCHP_XPT_RAVE_CX7_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_MASK  0x000e0000
#define BCHP_XPT_RAVE_CX7_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX7_AV_COMP1_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX7_AV_COMP1_CONTROL_REPEAT_BYTE_MASK        0x0001e000
#define BCHP_XPT_RAVE_CX7_AV_COMP1_CONTROL_REPEAT_BYTE_SHIFT       13

/* XPT_RAVE :: CX7_AV_COMP1_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX7_AV_COMP1_CONTROL_COMP_ENABLE_MASK        0x00001000
#define BCHP_XPT_RAVE_CX7_AV_COMP1_CONTROL_COMP_ENABLE_SHIFT       12

/* XPT_RAVE :: CX7_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX7_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX7_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX7_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX7_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX7_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX7_AV_COMP1_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX7_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX7_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX7_AV_COMP1_COMPARE_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX7_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX7_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX7_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX7_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX7_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX7_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX7_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX7_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX7_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX7_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX7_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX7_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX7_AV_COMP1_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX7_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX7_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_MASK  0xff000000
#define BCHP_XPT_RAVE_CX7_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX7_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX7_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_MASK  0x00ff0000
#define BCHP_XPT_RAVE_CX7_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX7_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX7_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_MASK  0x0000ff00
#define BCHP_XPT_RAVE_CX7_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX7_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX7_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_MASK  0x000000ff
#define BCHP_XPT_RAVE_CX7_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX7_AV_COMP1_FILTER_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX7_AV_COMP1_FILTER_VAL :: Exclusion_Value_D :: COMP1_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX7_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX7_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX7_AV_COMP1_FILTER_VAL :: Inclusion_Range_D :: COMP1_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX7_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX7_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX7_AV_COMP1_FILTER_VAL :: Exclusion_Value_C :: COMP1_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX7_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX7_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX7_AV_COMP1_FILTER_VAL :: Inclusion_Range_C :: COMP1_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX7_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX7_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX7_AV_COMP1_FILTER_VAL :: Exclusion_Value_B :: COMP1_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX7_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX7_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX7_AV_COMP1_FILTER_VAL :: Inclusion_Range_B :: COMP1_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX7_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX7_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX7_AV_COMP1_FILTER_VAL :: Exclusion_Value_A :: COMP1_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX7_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX7_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX7_AV_COMP1_FILTER_VAL :: Inclusion_Range_A :: COMP1_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX7_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX7_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX7_AV_COMP1_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX7_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP1_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX7_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX7_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX7_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP1_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX7_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX7_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX7_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP1_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX7_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX7_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX7_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP1_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX7_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX7_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX7_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP1_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX7_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX7_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX7_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP1_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX7_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX7_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX7_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP1_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX7_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX7_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX7_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP1_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX7_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX7_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX7_AV_COMP2_CONTROL - Context Comparator 2 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX7_AV_COMP2_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX7_AV_COMP2_CONTROL_reserved_for_eco0_MASK  0xf8000000
#define BCHP_XPT_RAVE_CX7_AV_COMP2_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX7_AV_COMP2_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX7_AV_COMP2_CONTROL_ALIGNMENT_EN_MASK       0x04000000
#define BCHP_XPT_RAVE_CX7_AV_COMP2_CONTROL_ALIGNMENT_EN_SHIFT      26

/* XPT_RAVE :: CX7_AV_COMP2_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX7_AV_COMP2_CONTROL_COMPARE_ES_DATA_MASK    0x02000000
#define BCHP_XPT_RAVE_CX7_AV_COMP2_CONTROL_COMPARE_ES_DATA_SHIFT   25

/* XPT_RAVE :: CX7_AV_COMP2_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX7_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX7_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX7_AV_COMP2_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX7_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX7_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX7_AV_COMP2_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX7_AV_COMP2_CONTROL_COMPARE_ALL_DATA_MASK   0x00400000
#define BCHP_XPT_RAVE_CX7_AV_COMP2_CONTROL_COMPARE_ALL_DATA_SHIFT  22

/* XPT_RAVE :: CX7_AV_COMP2_CONTROL :: reserved_for_eco1 [21:21] */
#define BCHP_XPT_RAVE_CX7_AV_COMP2_CONTROL_reserved_for_eco1_MASK  0x00200000
#define BCHP_XPT_RAVE_CX7_AV_COMP2_CONTROL_reserved_for_eco1_SHIFT 21

/* XPT_RAVE :: CX7_AV_COMP2_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX7_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_MASK  0x00100000
#define BCHP_XPT_RAVE_CX7_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX7_AV_COMP2_CONTROL :: reserved_for_eco2 [19:19] */
#define BCHP_XPT_RAVE_CX7_AV_COMP2_CONTROL_reserved_for_eco2_MASK  0x00080000
#define BCHP_XPT_RAVE_CX7_AV_COMP2_CONTROL_reserved_for_eco2_SHIFT 19

/* XPT_RAVE :: CX7_AV_COMP2_CONTROL :: NUM_COMPARE_BYTES [18:17] */
#define BCHP_XPT_RAVE_CX7_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_MASK  0x00060000
#define BCHP_XPT_RAVE_CX7_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX7_AV_COMP2_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX7_AV_COMP2_CONTROL_REPEAT_BYTE_MASK        0x0001e000
#define BCHP_XPT_RAVE_CX7_AV_COMP2_CONTROL_REPEAT_BYTE_SHIFT       13

/* XPT_RAVE :: CX7_AV_COMP2_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX7_AV_COMP2_CONTROL_COMP_ENABLE_MASK        0x00001000
#define BCHP_XPT_RAVE_CX7_AV_COMP2_CONTROL_COMP_ENABLE_SHIFT       12

/* XPT_RAVE :: CX7_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX7_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX7_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX7_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX7_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX7_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX7_AV_COMP2_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX7_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX7_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX7_AV_COMP2_COMPARE_VAL - Context Comparator 2 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX7_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX7_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX7_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX7_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX7_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX7_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX7_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX7_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX7_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX7_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX7_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX7_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX7_AV_COMP2_MASK_VAL - Context Comparator 2 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX7_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX7_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_MASK  0xff000000
#define BCHP_XPT_RAVE_CX7_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX7_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX7_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_MASK  0x00ff0000
#define BCHP_XPT_RAVE_CX7_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX7_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX7_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_MASK  0x0000ff00
#define BCHP_XPT_RAVE_CX7_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX7_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX7_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_MASK  0x000000ff
#define BCHP_XPT_RAVE_CX7_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX7_AV_COMP2_FILTER_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX7_AV_COMP2_FILTER_VAL :: Exclusion_Value_D :: COMP2_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX7_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX7_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX7_AV_COMP2_FILTER_VAL :: Inclusion_Range_D :: COMP2_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX7_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX7_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX7_AV_COMP2_FILTER_VAL :: Exclusion_Value_C :: COMP2_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX7_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX7_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX7_AV_COMP2_FILTER_VAL :: Inclusion_Range_C :: COMP2_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX7_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX7_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX7_AV_COMP2_FILTER_VAL :: Exclusion_Value_B :: COMP2_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX7_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX7_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX7_AV_COMP2_FILTER_VAL :: Inclusion_Range_B :: COMP2_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX7_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX7_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX7_AV_COMP2_FILTER_VAL :: Exclusion_Value_A :: COMP2_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX7_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX7_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX7_AV_COMP2_FILTER_VAL :: Inclusion_Range_A :: COMP2_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX7_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX7_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX7_AV_COMP2_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX7_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP2_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX7_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX7_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX7_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP2_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX7_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX7_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX7_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP2_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX7_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX7_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX7_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP2_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX7_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX7_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX7_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP2_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX7_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX7_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX7_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP2_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX7_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX7_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX7_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP2_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX7_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX7_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX7_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP2_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX7_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX7_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX7_AV_COMP12_FILTER_MODE - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX7_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_D [31:30] */
#define BCHP_XPT_RAVE_CX7_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_MASK 0xc0000000
#define BCHP_XPT_RAVE_CX7_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_SHIFT 30

/* XPT_RAVE :: CX7_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_D [29:28] */
#define BCHP_XPT_RAVE_CX7_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_MASK 0x30000000
#define BCHP_XPT_RAVE_CX7_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_SHIFT 28

/* XPT_RAVE :: CX7_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_C [27:26] */
#define BCHP_XPT_RAVE_CX7_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_MASK 0x0c000000
#define BCHP_XPT_RAVE_CX7_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_SHIFT 26

/* XPT_RAVE :: CX7_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_C [25:24] */
#define BCHP_XPT_RAVE_CX7_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_MASK 0x03000000
#define BCHP_XPT_RAVE_CX7_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_SHIFT 24

/* XPT_RAVE :: CX7_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_B [23:22] */
#define BCHP_XPT_RAVE_CX7_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_MASK 0x00c00000
#define BCHP_XPT_RAVE_CX7_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_SHIFT 22

/* XPT_RAVE :: CX7_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_B [21:20] */
#define BCHP_XPT_RAVE_CX7_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_MASK 0x00300000
#define BCHP_XPT_RAVE_CX7_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_SHIFT 20

/* XPT_RAVE :: CX7_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_A [19:18] */
#define BCHP_XPT_RAVE_CX7_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_MASK 0x000c0000
#define BCHP_XPT_RAVE_CX7_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_SHIFT 18

/* XPT_RAVE :: CX7_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_A [17:16] */
#define BCHP_XPT_RAVE_CX7_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_MASK 0x00030000
#define BCHP_XPT_RAVE_CX7_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_SHIFT 16

/* XPT_RAVE :: CX7_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_D [15:14] */
#define BCHP_XPT_RAVE_CX7_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_MASK 0x0000c000
#define BCHP_XPT_RAVE_CX7_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_SHIFT 14

/* XPT_RAVE :: CX7_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_D [13:12] */
#define BCHP_XPT_RAVE_CX7_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_MASK 0x00003000
#define BCHP_XPT_RAVE_CX7_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_SHIFT 12

/* XPT_RAVE :: CX7_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_C [11:10] */
#define BCHP_XPT_RAVE_CX7_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX7_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_SHIFT 10

/* XPT_RAVE :: CX7_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_C [09:08] */
#define BCHP_XPT_RAVE_CX7_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_MASK 0x00000300
#define BCHP_XPT_RAVE_CX7_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_SHIFT 8

/* XPT_RAVE :: CX7_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_B [07:06] */
#define BCHP_XPT_RAVE_CX7_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_MASK 0x000000c0
#define BCHP_XPT_RAVE_CX7_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_SHIFT 6

/* XPT_RAVE :: CX7_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_B [05:04] */
#define BCHP_XPT_RAVE_CX7_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_MASK 0x00000030
#define BCHP_XPT_RAVE_CX7_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_SHIFT 4

/* XPT_RAVE :: CX7_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_A [03:02] */
#define BCHP_XPT_RAVE_CX7_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_MASK 0x0000000c
#define BCHP_XPT_RAVE_CX7_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_SHIFT 2

/* XPT_RAVE :: CX7_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_A [01:00] */
#define BCHP_XPT_RAVE_CX7_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_MASK 0x00000003
#define BCHP_XPT_RAVE_CX7_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_SHIFT 0

/***************************************************************************
 *CX7_AV_PID_STREAM_ID - Context PID and Stream ID Filter Value
 ***************************************************************************/
/* XPT_RAVE :: CX7_AV_PID_STREAM_ID :: PRV_HDR_ITB_EN [31:31] */
#define BCHP_XPT_RAVE_CX7_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_MASK     0x80000000
#define BCHP_XPT_RAVE_CX7_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_SHIFT    31

/* XPT_RAVE :: CX7_AV_PID_STREAM_ID :: PID_VALID [30:30] */
#define BCHP_XPT_RAVE_CX7_AV_PID_STREAM_ID_PID_VALID_MASK          0x40000000
#define BCHP_XPT_RAVE_CX7_AV_PID_STREAM_ID_PID_VALID_SHIFT         30

/* XPT_RAVE :: CX7_AV_PID_STREAM_ID :: AUD_FRAME_INFO [29:26] */
#define BCHP_XPT_RAVE_CX7_AV_PID_STREAM_ID_AUD_FRAME_INFO_MASK     0x3c000000
#define BCHP_XPT_RAVE_CX7_AV_PID_STREAM_ID_AUD_FRAME_INFO_SHIFT    26

/* XPT_RAVE :: CX7_AV_PID_STREAM_ID :: SSID_ENABLE [25:25] */
#define BCHP_XPT_RAVE_CX7_AV_PID_STREAM_ID_SSID_ENABLE_MASK        0x02000000
#define BCHP_XPT_RAVE_CX7_AV_PID_STREAM_ID_SSID_ENABLE_SHIFT       25

/* XPT_RAVE :: CX7_AV_PID_STREAM_ID :: SPLICE_EN [24:24] */
#define BCHP_XPT_RAVE_CX7_AV_PID_STREAM_ID_SPLICE_EN_MASK          0x01000000
#define BCHP_XPT_RAVE_CX7_AV_PID_STREAM_ID_SPLICE_EN_SHIFT         24

/* XPT_RAVE :: CX7_AV_PID_STREAM_ID :: reserved_for_eco0 [23:21] */
#define BCHP_XPT_RAVE_CX7_AV_PID_STREAM_ID_reserved_for_eco0_MASK  0x00e00000
#define BCHP_XPT_RAVE_CX7_AV_PID_STREAM_ID_reserved_for_eco0_SHIFT 21

/* XPT_RAVE :: CX7_AV_PID_STREAM_ID :: BAND_NUM [20:16] */
#define BCHP_XPT_RAVE_CX7_AV_PID_STREAM_ID_BAND_NUM_MASK           0x001f0000
#define BCHP_XPT_RAVE_CX7_AV_PID_STREAM_ID_BAND_NUM_SHIFT          16

/* XPT_RAVE :: CX7_AV_PID_STREAM_ID :: FILTER_PID_STREAM_ID [15:00] */
#define BCHP_XPT_RAVE_CX7_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX7_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_SHIFT 0

/***************************************************************************
 *CX7_REC_CTRL1 - Record Control Register 1
 ***************************************************************************/
/* XPT_RAVE :: CX7_REC_CTRL1 :: reserved_for_eco0 [31:16] */
#define BCHP_XPT_RAVE_CX7_REC_CTRL1_reserved_for_eco0_MASK         0xffff0000
#define BCHP_XPT_RAVE_CX7_REC_CTRL1_reserved_for_eco0_SHIFT        16

/* XPT_RAVE :: CX7_REC_CTRL1 :: DTV2MPEG_PADNUM [15:08] */
#define BCHP_XPT_RAVE_CX7_REC_CTRL1_DTV2MPEG_PADNUM_MASK           0x0000ff00
#define BCHP_XPT_RAVE_CX7_REC_CTRL1_DTV2MPEG_PADNUM_SHIFT          8

/* XPT_RAVE :: CX7_REC_CTRL1 :: reserved_for_eco1 [07:06] */
#define BCHP_XPT_RAVE_CX7_REC_CTRL1_reserved_for_eco1_MASK         0x000000c0
#define BCHP_XPT_RAVE_CX7_REC_CTRL1_reserved_for_eco1_SHIFT        6

/* XPT_RAVE :: CX7_REC_CTRL1 :: ATSC_SCRAM_CTRL [05:05] */
#define BCHP_XPT_RAVE_CX7_REC_CTRL1_ATSC_SCRAM_CTRL_MASK           0x00000020
#define BCHP_XPT_RAVE_CX7_REC_CTRL1_ATSC_SCRAM_CTRL_SHIFT          5

/* XPT_RAVE :: CX7_REC_CTRL1 :: PARSE_SC [04:04] */
#define BCHP_XPT_RAVE_CX7_REC_CTRL1_PARSE_SC_MASK                  0x00000010
#define BCHP_XPT_RAVE_CX7_REC_CTRL1_PARSE_SC_SHIFT                 4

/* XPT_RAVE :: CX7_REC_CTRL1 :: SEAMLESS_PAUSE_MODE [03:03] */
#define BCHP_XPT_RAVE_CX7_REC_CTRL1_SEAMLESS_PAUSE_MODE_MASK       0x00000008
#define BCHP_XPT_RAVE_CX7_REC_CTRL1_SEAMLESS_PAUSE_MODE_SHIFT      3

/* XPT_RAVE :: CX7_REC_CTRL1 :: DTV_PF_TOGGLE_DIS [02:02] */
#define BCHP_XPT_RAVE_CX7_REC_CTRL1_DTV_PF_TOGGLE_DIS_MASK         0x00000004
#define BCHP_XPT_RAVE_CX7_REC_CTRL1_DTV_PF_TOGGLE_DIS_SHIFT        2

/* XPT_RAVE :: CX7_REC_CTRL1 :: REC_DTV2MPG_EN [01:01] */
#define BCHP_XPT_RAVE_CX7_REC_CTRL1_REC_DTV2MPG_EN_MASK            0x00000002
#define BCHP_XPT_RAVE_CX7_REC_CTRL1_REC_DTV2MPG_EN_SHIFT           1

/* XPT_RAVE :: CX7_REC_CTRL1 :: REC_TIMESTAMP_ENABLE [00:00] */
#define BCHP_XPT_RAVE_CX7_REC_CTRL1_REC_TIMESTAMP_ENABLE_MASK      0x00000001
#define BCHP_XPT_RAVE_CX7_REC_CTRL1_REC_TIMESTAMP_ENABLE_SHIFT     0

/***************************************************************************
 *CX7_REC_INIT_TS - Record Initial Timestamp Value Register
 ***************************************************************************/
/* XPT_RAVE :: CX7_REC_INIT_TS :: INIT_TS [31:00] */
#define BCHP_XPT_RAVE_CX7_REC_INIT_TS_INIT_TS_MASK                 0xffffffff
#define BCHP_XPT_RAVE_CX7_REC_INIT_TS_INIT_TS_SHIFT                0

/***************************************************************************
 *CX7_REC_TS_CTRL - Record Timestamp Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX7_REC_TS_CTRL :: reserved_for_eco0 [31:06] */
#define BCHP_XPT_RAVE_CX7_REC_TS_CTRL_reserved_for_eco0_MASK       0xffffffc0
#define BCHP_XPT_RAVE_CX7_REC_TS_CTRL_reserved_for_eco0_SHIFT      6

/* XPT_RAVE :: CX7_REC_TS_CTRL :: TS_CHECK_DIS [05:05] */
#define BCHP_XPT_RAVE_CX7_REC_TS_CTRL_TS_CHECK_DIS_MASK            0x00000020
#define BCHP_XPT_RAVE_CX7_REC_TS_CTRL_TS_CHECK_DIS_SHIFT           5

/* XPT_RAVE :: CX7_REC_TS_CTRL :: REC_TIMESTAMP_MODE [04:03] */
#define BCHP_XPT_RAVE_CX7_REC_TS_CTRL_REC_TIMESTAMP_MODE_MASK      0x00000018
#define BCHP_XPT_RAVE_CX7_REC_TS_CTRL_REC_TIMESTAMP_MODE_SHIFT     3

/* XPT_RAVE :: CX7_REC_TS_CTRL :: TS_INIT_EN [02:02] */
#define BCHP_XPT_RAVE_CX7_REC_TS_CTRL_TS_INIT_EN_MASK              0x00000004
#define BCHP_XPT_RAVE_CX7_REC_TS_CTRL_TS_INIT_EN_SHIFT             2

/* XPT_RAVE :: CX7_REC_TS_CTRL :: TS_USER_BITS [01:00] */
#define BCHP_XPT_RAVE_CX7_REC_TS_CTRL_TS_USER_BITS_MASK            0x00000003
#define BCHP_XPT_RAVE_CX7_REC_TS_CTRL_TS_USER_BITS_SHIFT           0

/***************************************************************************
 *CX7_REC_TIME_CONFIG - Record Time Configuration Register
 ***************************************************************************/
/* XPT_RAVE :: CX7_REC_TIME_CONFIG :: reserved_for_eco0 [31:25] */
#define BCHP_XPT_RAVE_CX7_REC_TIME_CONFIG_reserved_for_eco0_MASK   0xfe000000
#define BCHP_XPT_RAVE_CX7_REC_TIME_CONFIG_reserved_for_eco0_SHIFT  25

/* XPT_RAVE :: CX7_REC_TIME_CONFIG :: REC_COUNT_MODE [24:24] */
#define BCHP_XPT_RAVE_CX7_REC_TIME_CONFIG_REC_COUNT_MODE_MASK      0x01000000
#define BCHP_XPT_RAVE_CX7_REC_TIME_CONFIG_REC_COUNT_MODE_SHIFT     24

/* XPT_RAVE :: CX7_REC_TIME_CONFIG :: REC_TIMEOUT_VAL [23:00] */
#define BCHP_XPT_RAVE_CX7_REC_TIME_CONFIG_REC_TIMEOUT_VAL_MASK     0x00ffffff
#define BCHP_XPT_RAVE_CX7_REC_TIME_CONFIG_REC_TIMEOUT_VAL_SHIFT    0

/***************************************************************************
 *CX7_AV_MISC_CONFIG4 - Context Miscellaneous Config 4 Register
 ***************************************************************************/
/* XPT_RAVE :: CX7_AV_MISC_CONFIG4 :: RESERVED_CONFIG [31:24] */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG4_RESERVED_CONFIG_MASK     0xff000000
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG4_RESERVED_CONFIG_SHIFT    24

/* XPT_RAVE :: CX7_AV_MISC_CONFIG4 :: reserved_for_eco0 [23:23] */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG4_reserved_for_eco0_MASK   0x00800000
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG4_reserved_for_eco0_SHIFT  23

/* XPT_RAVE :: CX7_AV_MISC_CONFIG4 :: PES_SID_EXT_DEP [22:16] */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG4_PES_SID_EXT_DEP_MASK     0x007f0000
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG4_PES_SID_EXT_DEP_SHIFT    16

/* XPT_RAVE :: CX7_AV_MISC_CONFIG4 :: reserved_for_eco1 [15:15] */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG4_reserved_for_eco1_MASK   0x00008000
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG4_reserved_for_eco1_SHIFT  15

/* XPT_RAVE :: CX7_AV_MISC_CONFIG4 :: PES_SID_EXT_IND [14:08] */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG4_PES_SID_EXT_IND_MASK     0x00007f00
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG4_PES_SID_EXT_IND_SHIFT    8

/* XPT_RAVE :: CX7_AV_MISC_CONFIG4 :: reserved_for_eco2 [07:02] */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG4_reserved_for_eco2_MASK   0x000000fc
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG4_reserved_for_eco2_SHIFT  2

/* XPT_RAVE :: CX7_AV_MISC_CONFIG4 :: PES_SID_EXT_MODE [01:00] */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG4_PES_SID_EXT_MODE_MASK    0x00000003
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG4_PES_SID_EXT_MODE_SHIFT   0

/***************************************************************************
 *CX7_PIC_CTR - Picture Counter register
 ***************************************************************************/
/* XPT_RAVE :: CX7_PIC_CTR :: reserved0 [31:16] */
#define BCHP_XPT_RAVE_CX7_PIC_CTR_reserved0_MASK                   0xffff0000
#define BCHP_XPT_RAVE_CX7_PIC_CTR_reserved0_SHIFT                  16

/* XPT_RAVE :: CX7_PIC_CTR :: VALUE [15:00] */
#define BCHP_XPT_RAVE_CX7_PIC_CTR_VALUE_MASK                       0x0000ffff
#define BCHP_XPT_RAVE_CX7_PIC_CTR_VALUE_SHIFT                      0

/***************************************************************************
 *CX7_PIC_CTR_MODE - Picture Counter Mode Register
 ***************************************************************************/
/* XPT_RAVE :: CX7_PIC_CTR_MODE :: reserved0 [31:31] */
#define BCHP_XPT_RAVE_CX7_PIC_CTR_MODE_reserved0_MASK              0x80000000
#define BCHP_XPT_RAVE_CX7_PIC_CTR_MODE_reserved0_SHIFT             31

/* XPT_RAVE :: CX7_PIC_CTR_MODE :: Valid_PIC_CTR_VALUE [30:28] */
#define BCHP_XPT_RAVE_CX7_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_MASK    0x70000000
#define BCHP_XPT_RAVE_CX7_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_SHIFT   28

/* XPT_RAVE :: CX7_PIC_CTR_MODE :: PIC_CTR_EN [27:27] */
#define BCHP_XPT_RAVE_CX7_PIC_CTR_MODE_PIC_CTR_EN_MASK             0x08000000
#define BCHP_XPT_RAVE_CX7_PIC_CTR_MODE_PIC_CTR_EN_SHIFT            27

/* XPT_RAVE :: CX7_PIC_CTR_MODE :: reserved1 [26:26] */
#define BCHP_XPT_RAVE_CX7_PIC_CTR_MODE_reserved1_MASK              0x04000000
#define BCHP_XPT_RAVE_CX7_PIC_CTR_MODE_reserved1_SHIFT             26

/* XPT_RAVE :: CX7_PIC_CTR_MODE :: PIC_CTR_MODE [25:24] */
#define BCHP_XPT_RAVE_CX7_PIC_CTR_MODE_PIC_CTR_MODE_MASK           0x03000000
#define BCHP_XPT_RAVE_CX7_PIC_CTR_MODE_PIC_CTR_MODE_SHIFT          24

/* XPT_RAVE :: CX7_PIC_CTR_MODE :: SCV0 [23:16] */
#define BCHP_XPT_RAVE_CX7_PIC_CTR_MODE_SCV0_MASK                   0x00ff0000
#define BCHP_XPT_RAVE_CX7_PIC_CTR_MODE_SCV0_SHIFT                  16

/* XPT_RAVE :: CX7_PIC_CTR_MODE :: SCV1 [15:08] */
#define BCHP_XPT_RAVE_CX7_PIC_CTR_MODE_SCV1_MASK                   0x0000ff00
#define BCHP_XPT_RAVE_CX7_PIC_CTR_MODE_SCV1_SHIFT                  8

/* XPT_RAVE :: CX7_PIC_CTR_MODE :: SCV2 [07:00] */
#define BCHP_XPT_RAVE_CX7_PIC_CTR_MODE_SCV2_MASK                   0x000000ff
#define BCHP_XPT_RAVE_CX7_PIC_CTR_MODE_SCV2_SHIFT                  0

/***************************************************************************
 *CX7_REC_TIMER - Record Timer Register
 ***************************************************************************/
/* XPT_RAVE :: CX7_REC_TIMER :: REC_TIMER [31:00] */
#define BCHP_XPT_RAVE_CX7_REC_TIMER_REC_TIMER_MASK                 0xffffffff
#define BCHP_XPT_RAVE_CX7_REC_TIMER_REC_TIMER_SHIFT                0

/***************************************************************************
 *CX7_REC_STATE0 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX7_REC_STATE0 :: reserved_for_eco0 [31:18] */
#define BCHP_XPT_RAVE_CX7_REC_STATE0_reserved_for_eco0_MASK        0xfffc0000
#define BCHP_XPT_RAVE_CX7_REC_STATE0_reserved_for_eco0_SHIFT       18

/* XPT_RAVE :: CX7_REC_STATE0 :: REC_INIT_TIME_LO [17:08] */
#define BCHP_XPT_RAVE_CX7_REC_STATE0_REC_INIT_TIME_LO_MASK         0x0003ff00
#define BCHP_XPT_RAVE_CX7_REC_STATE0_REC_INIT_TIME_LO_SHIFT        8

/* XPT_RAVE :: CX7_REC_STATE0 :: reserved_for_eco1 [07:04] */
#define BCHP_XPT_RAVE_CX7_REC_STATE0_reserved_for_eco1_MASK        0x000000f0
#define BCHP_XPT_RAVE_CX7_REC_STATE0_reserved_for_eco1_SHIFT       4

/* XPT_RAVE :: CX7_REC_STATE0 :: LAST_CONV_TIME_STAMP_HI [03:02] */
#define BCHP_XPT_RAVE_CX7_REC_STATE0_LAST_CONV_TIME_STAMP_HI_MASK  0x0000000c
#define BCHP_XPT_RAVE_CX7_REC_STATE0_LAST_CONV_TIME_STAMP_HI_SHIFT 2

/* XPT_RAVE :: CX7_REC_STATE0 :: TS_INITIALIZED [01:01] */
#define BCHP_XPT_RAVE_CX7_REC_STATE0_TS_INITIALIZED_MASK           0x00000002
#define BCHP_XPT_RAVE_CX7_REC_STATE0_TS_INITIALIZED_SHIFT          1

/* XPT_RAVE :: CX7_REC_STATE0 :: REC_INITIALIZED [00:00] */
#define BCHP_XPT_RAVE_CX7_REC_STATE0_REC_INITIALIZED_MASK          0x00000001
#define BCHP_XPT_RAVE_CX7_REC_STATE0_REC_INITIALIZED_SHIFT         0

/***************************************************************************
 *CX7_REC_STATE1 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX7_REC_STATE1 :: REC_INIT_TIME_HI [31:00] */
#define BCHP_XPT_RAVE_CX7_REC_STATE1_REC_INIT_TIME_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_CX7_REC_STATE1_REC_INIT_TIME_HI_SHIFT        0

/***************************************************************************
 *CX7_REC_STATE2 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX7_REC_STATE2 :: INT_TIME_STAMP [31:00] */
#define BCHP_XPT_RAVE_CX7_REC_STATE2_INT_TIME_STAMP_MASK           0xffffffff
#define BCHP_XPT_RAVE_CX7_REC_STATE2_INT_TIME_STAMP_SHIFT          0

/***************************************************************************
 *CX7_REC_STATE2b - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX7_REC_STATE2b :: LAST_CONV_TIME_STAMP_LO [31:00] */
#define BCHP_XPT_RAVE_CX7_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX7_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_SHIFT 0

/***************************************************************************
 *CX7_REC_STATE3 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX7_REC_STATE3 :: reserved_for_eco0 [31:09] */
#define BCHP_XPT_RAVE_CX7_REC_STATE3_reserved_for_eco0_MASK        0xfffffe00
#define BCHP_XPT_RAVE_CX7_REC_STATE3_reserved_for_eco0_SHIFT       9

/* XPT_RAVE :: CX7_REC_STATE3 :: REC_DSS_PARITY [08:08] */
#define BCHP_XPT_RAVE_CX7_REC_STATE3_REC_DSS_PARITY_MASK           0x00000100
#define BCHP_XPT_RAVE_CX7_REC_STATE3_REC_DSS_PARITY_SHIFT          8

/* XPT_RAVE :: CX7_REC_STATE3 :: REC_COUNT_HI [07:00] */
#define BCHP_XPT_RAVE_CX7_REC_STATE3_REC_COUNT_HI_MASK             0x000000ff
#define BCHP_XPT_RAVE_CX7_REC_STATE3_REC_COUNT_HI_SHIFT            0

/***************************************************************************
 *CX7_REC_COUNT - Record Packet Count Register
 ***************************************************************************/
/* XPT_RAVE :: CX7_REC_COUNT :: REC_COUNT [31:00] */
#define BCHP_XPT_RAVE_CX7_REC_COUNT_REC_COUNT_MASK                 0xffffffff
#define BCHP_XPT_RAVE_CX7_REC_COUNT_REC_COUNT_SHIFT                0

/***************************************************************************
 *CX7_PIC_INC_DEC_CTRL - Picture Counter Increment/Decrement/Reset Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX7_PIC_INC_DEC_CTRL :: reserved0 [31:18] */
#define BCHP_XPT_RAVE_CX7_PIC_INC_DEC_CTRL_reserved0_MASK          0xfffc0000
#define BCHP_XPT_RAVE_CX7_PIC_INC_DEC_CTRL_reserved0_SHIFT         18

/* XPT_RAVE :: CX7_PIC_INC_DEC_CTRL :: INC_DEC_MODE [17:16] */
#define BCHP_XPT_RAVE_CX7_PIC_INC_DEC_CTRL_INC_DEC_MODE_MASK       0x00030000
#define BCHP_XPT_RAVE_CX7_PIC_INC_DEC_CTRL_INC_DEC_MODE_SHIFT      16

/* XPT_RAVE :: CX7_PIC_INC_DEC_CTRL :: INC_DEC_VALUE [15:00] */
#define BCHP_XPT_RAVE_CX7_PIC_INC_DEC_CTRL_INC_DEC_VALUE_MASK      0x0000ffff
#define BCHP_XPT_RAVE_CX7_PIC_INC_DEC_CTRL_INC_DEC_VALUE_SHIFT     0

/***************************************************************************
 *CX7_SC - Scrambling Control Monitor Register
 ***************************************************************************/
/* XPT_RAVE :: CX7_SC :: RESERVED_FOR_FW_0 [31:08] */
#define BCHP_XPT_RAVE_CX7_SC_RESERVED_FOR_FW_0_MASK                0xffffff00
#define BCHP_XPT_RAVE_CX7_SC_RESERVED_FOR_FW_0_SHIFT               8

/* XPT_RAVE :: CX7_SC :: SC_ENABLE [07:07] */
#define BCHP_XPT_RAVE_CX7_SC_SC_ENABLE_MASK                        0x00000080
#define BCHP_XPT_RAVE_CX7_SC_SC_ENABLE_SHIFT                       7

/* XPT_RAVE :: CX7_SC :: SC_PUSI_VALID [06:06] */
#define BCHP_XPT_RAVE_CX7_SC_SC_PUSI_VALID_MASK                    0x00000040
#define BCHP_XPT_RAVE_CX7_SC_SC_PUSI_VALID_SHIFT                   6

/* XPT_RAVE :: CX7_SC :: SC_PUSI [05:04] */
#define BCHP_XPT_RAVE_CX7_SC_SC_PUSI_MASK                          0x00000030
#define BCHP_XPT_RAVE_CX7_SC_SC_PUSI_SHIFT                         4

/* XPT_RAVE :: CX7_SC :: SC_OR_MODE [03:03] */
#define BCHP_XPT_RAVE_CX7_SC_SC_OR_MODE_MASK                       0x00000008
#define BCHP_XPT_RAVE_CX7_SC_SC_OR_MODE_SHIFT                      3

/* XPT_RAVE :: CX7_SC :: SC_ALL_VALID [02:02] */
#define BCHP_XPT_RAVE_CX7_SC_SC_ALL_VALID_MASK                     0x00000004
#define BCHP_XPT_RAVE_CX7_SC_SC_ALL_VALID_SHIFT                    2

/* XPT_RAVE :: CX7_SC :: SC_ALL [01:00] */
#define BCHP_XPT_RAVE_CX7_SC_SC_ALL_MASK                           0x00000003
#define BCHP_XPT_RAVE_CX7_SC_SC_ALL_SHIFT                          0

/***************************************************************************
 *CX7_AV_MISC_CONFIG5 - Context Miscellaneous Config 5 Register
 ***************************************************************************/
/* XPT_RAVE :: CX7_AV_MISC_CONFIG5 :: RESERVED_FOR_FW_1 [31:26] */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG5_RESERVED_FOR_FW_1_MASK   0xfc000000
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG5_RESERVED_FOR_FW_1_SHIFT  26

/* XPT_RAVE :: CX7_AV_MISC_CONFIG5 :: ITB_OVFL_INT_STATUS [25:25] */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG5_ITB_OVFL_INT_STATUS_MASK 0x02000000
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG5_ITB_OVFL_INT_STATUS_SHIFT 25

/* XPT_RAVE :: CX7_AV_MISC_CONFIG5 :: CDB_OVFL_INT_STATUS [24:24] */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG5_CDB_OVFL_INT_STATUS_MASK 0x01000000
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG5_CDB_OVFL_INT_STATUS_SHIFT 24

/* XPT_RAVE :: CX7_AV_MISC_CONFIG5 :: ASF_HEADER_LENGTH [23:16] */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG5_ASF_HEADER_LENGTH_MASK   0x00ff0000
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG5_ASF_HEADER_LENGTH_SHIFT  16

/* XPT_RAVE :: CX7_AV_MISC_CONFIG5 :: ASF_ENABLE [15:15] */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG5_ASF_ENABLE_MASK          0x00008000
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG5_ASF_ENABLE_SHIFT         15

/* XPT_RAVE :: CX7_AV_MISC_CONFIG5 :: ASF_AV_MODE [14:14] */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG5_ASF_AV_MODE_MASK         0x00004000
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG5_ASF_AV_MODE_SHIFT        14

/* XPT_RAVE :: CX7_AV_MISC_CONFIG5 :: RESERVED_FOR_FW_2 [13:09] */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG5_RESERVED_FOR_FW_2_MASK   0x00003e00
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG5_RESERVED_FOR_FW_2_SHIFT  9

/* XPT_RAVE :: CX7_AV_MISC_CONFIG5 :: VCT_PID_EN [08:08] */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG5_VCT_PID_EN_MASK          0x00000100
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG5_VCT_PID_EN_SHIFT         8

/* XPT_RAVE :: CX7_AV_MISC_CONFIG5 :: VCT_TABLE_ID [07:00] */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG5_VCT_TABLE_ID_MASK        0x000000ff
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG5_VCT_TABLE_ID_SHIFT       0

/***************************************************************************
 *CX7_RAVE_Reg_1 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX7_RAVE_Reg_1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX7_RAVE_Reg_1_reserved_for_eco0_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX7_RAVE_Reg_1_reserved_for_eco0_SHIFT       0

/***************************************************************************
 *CX7_RAVE_Reg_2 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX7_RAVE_Reg_2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX7_RAVE_Reg_2_reserved_for_eco0_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX7_RAVE_Reg_2_reserved_for_eco0_SHIFT       0

/***************************************************************************
 *CX7_RAVE_Reg_3 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX7_RAVE_Reg_3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX7_RAVE_Reg_3_reserved_for_eco0_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX7_RAVE_Reg_3_reserved_for_eco0_SHIFT       0

/***************************************************************************
 *CX7_ATSOFFSET_CONFIG - Config register for ATS OFFSET feature
 ***************************************************************************/
/* XPT_RAVE :: CX7_ATSOFFSET_CONFIG :: reserved_for_eco0 [31:16] */
#define BCHP_XPT_RAVE_CX7_ATSOFFSET_CONFIG_reserved_for_eco0_MASK  0xffff0000
#define BCHP_XPT_RAVE_CX7_ATSOFFSET_CONFIG_reserved_for_eco0_SHIFT 16

/* XPT_RAVE :: CX7_ATSOFFSET_CONFIG :: LOCAL_ATS_FORMAT [15:15] */
#define BCHP_XPT_RAVE_CX7_ATSOFFSET_CONFIG_LOCAL_ATS_FORMAT_MASK   0x00008000
#define BCHP_XPT_RAVE_CX7_ATSOFFSET_CONFIG_LOCAL_ATS_FORMAT_SHIFT  15

/* XPT_RAVE :: CX7_ATSOFFSET_CONFIG :: LOCAL_ATS_GEN_ENABLE [14:14] */
#define BCHP_XPT_RAVE_CX7_ATSOFFSET_CONFIG_LOCAL_ATS_GEN_ENABLE_MASK 0x00004000
#define BCHP_XPT_RAVE_CX7_ATSOFFSET_CONFIG_LOCAL_ATS_GEN_ENABLE_SHIFT 14

/* XPT_RAVE :: CX7_ATSOFFSET_CONFIG :: SW_ATSOFFSET_ENABLE [13:13] */
#define BCHP_XPT_RAVE_CX7_ATSOFFSET_CONFIG_SW_ATSOFFSET_ENABLE_MASK 0x00002000
#define BCHP_XPT_RAVE_CX7_ATSOFFSET_CONFIG_SW_ATSOFFSET_ENABLE_SHIFT 13

/* XPT_RAVE :: CX7_ATSOFFSET_CONFIG :: PCR_PID_CH_CHANGED [12:12] */
#define BCHP_XPT_RAVE_CX7_ATSOFFSET_CONFIG_PCR_PID_CH_CHANGED_MASK 0x00001000
#define BCHP_XPT_RAVE_CX7_ATSOFFSET_CONFIG_PCR_PID_CH_CHANGED_SHIFT 12

/* XPT_RAVE :: CX7_ATSOFFSET_CONFIG :: ATSOFFSET_ENABLE [11:11] */
#define BCHP_XPT_RAVE_CX7_ATSOFFSET_CONFIG_ATSOFFSET_ENABLE_MASK   0x00000800
#define BCHP_XPT_RAVE_CX7_ATSOFFSET_CONFIG_ATSOFFSET_ENABLE_SHIFT  11

/* XPT_RAVE :: CX7_ATSOFFSET_CONFIG :: PCR_PID_CH [10:00] */
#define BCHP_XPT_RAVE_CX7_ATSOFFSET_CONFIG_PCR_PID_CH_MASK         0x000007ff
#define BCHP_XPT_RAVE_CX7_ATSOFFSET_CONFIG_PCR_PID_CH_SHIFT        0

/***************************************************************************
 *CX7_ATSOFFSET_OFFSET_MAGNITUDE - 32 bit magnitude of the 33 bit signed ATS offset
 ***************************************************************************/
/* XPT_RAVE :: CX7_ATSOFFSET_OFFSET_MAGNITUDE :: ATS_OFFSET_MAGNITUDE [31:00] */
#define BCHP_XPT_RAVE_CX7_ATSOFFSET_OFFSET_MAGNITUDE_ATS_OFFSET_MAGNITUDE_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX7_ATSOFFSET_OFFSET_MAGNITUDE_ATS_OFFSET_MAGNITUDE_SHIFT 0

/***************************************************************************
 *CX7_ATSOFFSET_OFFSET_SIGN_BIT - Sign bit of the 33 bit signed ATS offset
 ***************************************************************************/
/* XPT_RAVE :: CX7_ATSOFFSET_OFFSET_SIGN_BIT :: reserved_for_eco0 [31:01] */
#define BCHP_XPT_RAVE_CX7_ATSOFFSET_OFFSET_SIGN_BIT_reserved_for_eco0_MASK 0xfffffffe
#define BCHP_XPT_RAVE_CX7_ATSOFFSET_OFFSET_SIGN_BIT_reserved_for_eco0_SHIFT 1

/* XPT_RAVE :: CX7_ATSOFFSET_OFFSET_SIGN_BIT :: ATS_OFSET_SIGN [00:00] */
#define BCHP_XPT_RAVE_CX7_ATSOFFSET_OFFSET_SIGN_BIT_ATS_OFSET_SIGN_MASK 0x00000001
#define BCHP_XPT_RAVE_CX7_ATSOFFSET_OFFSET_SIGN_BIT_ATS_OFSET_SIGN_SHIFT 0

/***************************************************************************
 *CX7_ATSOFFSET_PCR - PCR value of the last PCR packet
 ***************************************************************************/
/* XPT_RAVE :: CX7_ATSOFFSET_PCR :: PCR [31:00] */
#define BCHP_XPT_RAVE_CX7_ATSOFFSET_PCR_PCR_MASK                   0xffffffff
#define BCHP_XPT_RAVE_CX7_ATSOFFSET_PCR_PCR_SHIFT                  0

/***************************************************************************
 *CX7_ATSOFFSET_ATS - ATS of the last packet carrying PCR
 ***************************************************************************/
/* XPT_RAVE :: CX7_ATSOFFSET_ATS :: ATS [31:00] */
#define BCHP_XPT_RAVE_CX7_ATSOFFSET_ATS_ATS_MASK                   0xffffffff
#define BCHP_XPT_RAVE_CX7_ATSOFFSET_ATS_ATS_SHIFT                  0

/***************************************************************************
 *CX7_ATSOFFSET_ADJ_ATS - Adjusted ATS of the last packet
 ***************************************************************************/
/* XPT_RAVE :: CX7_ATSOFFSET_ADJ_ATS :: ADJ_ATS [31:00] */
#define BCHP_XPT_RAVE_CX7_ATSOFFSET_ADJ_ATS_ADJ_ATS_MASK           0xffffffff
#define BCHP_XPT_RAVE_CX7_ATSOFFSET_ADJ_ATS_ADJ_ATS_SHIFT          0

/***************************************************************************
 *CX7_ATSOFFSET_NEXT_PKT_ATS - ATS to be used for next packet in Local Timestamp generation mode
 ***************************************************************************/
/* XPT_RAVE :: CX7_ATSOFFSET_NEXT_PKT_ATS :: NEXT_PKT_ATS [31:00] */
#define BCHP_XPT_RAVE_CX7_ATSOFFSET_NEXT_PKT_ATS_NEXT_PKT_ATS_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX7_ATSOFFSET_NEXT_PKT_ATS_NEXT_PKT_ATS_SHIFT 0

/***************************************************************************
 *CX7_ATSOFFSET_PKT2PKT_ATS_DELTA - ATS delta to be used in Local Timestamp generation mode
 ***************************************************************************/
/* XPT_RAVE :: CX7_ATSOFFSET_PKT2PKT_ATS_DELTA :: PKT2PKT_DELTA [31:00] */
#define BCHP_XPT_RAVE_CX7_ATSOFFSET_PKT2PKT_ATS_DELTA_PKT2PKT_DELTA_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX7_ATSOFFSET_PKT2PKT_ATS_DELTA_PKT2PKT_DELTA_SHIFT 0

/***************************************************************************
 *CX7_RAVE_Reg_4 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX7_RAVE_Reg_4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX7_RAVE_Reg_4_reserved_for_eco0_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX7_RAVE_Reg_4_reserved_for_eco0_SHIFT       0

/***************************************************************************
 *CX7_RAVE_Reg_5 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX7_RAVE_Reg_5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX7_RAVE_Reg_5_reserved_for_eco0_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX7_RAVE_Reg_5_reserved_for_eco0_SHIFT       0

/***************************************************************************
 *CX8_AV_CDB_WRITE_PTR - Context CDB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX8_AV_CDB_WRITE_PTR :: CDB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX8_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_MASK      0xffffffff
#define BCHP_XPT_RAVE_CX8_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_SHIFT     0

/***************************************************************************
 *CX8_AV_CDB_READ_PTR - Context CDB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX8_AV_CDB_READ_PTR :: CDB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX8_AV_CDB_READ_PTR_CDB_READ_PTR_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX8_AV_CDB_READ_PTR_CDB_READ_PTR_SHIFT       0

/***************************************************************************
 *CX8_AV_CDB_BASE_PTR - Context CDB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX8_AV_CDB_BASE_PTR :: CDB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX8_AV_CDB_BASE_PTR_CDB_BASE_PTR_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX8_AV_CDB_BASE_PTR_CDB_BASE_PTR_SHIFT       0

/***************************************************************************
 *CX8_AV_CDB_END_PTR - Context CDB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX8_AV_CDB_END_PTR :: CDB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX8_AV_CDB_END_PTR_CDB_END_PTR_MASK          0xffffffff
#define BCHP_XPT_RAVE_CX8_AV_CDB_END_PTR_CDB_END_PTR_SHIFT         0

/***************************************************************************
 *CX8_AV_CDB_VALID_PTR - Context CDB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX8_AV_CDB_VALID_PTR :: CDB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX8_AV_CDB_VALID_PTR_CDB_VALID_PTR_MASK      0xffffffff
#define BCHP_XPT_RAVE_CX8_AV_CDB_VALID_PTR_CDB_VALID_PTR_SHIFT     0

/***************************************************************************
 *CX8_AV_CDB_WRAPAROUND_PTR - Context CDB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX8_AV_CDB_WRAPAROUND_PTR :: CDB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX8_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX8_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX8_AV_CDB_THRESHOLD_LEVEL - Context CDB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX8_AV_CDB_THRESHOLD_LEVEL :: CDB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX8_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX8_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX8_AV_CDB_THRESHOLD_LEVEL :: CDB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX8_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX8_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX8_AV_CDB_DEPTH - Context CDB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX8_AV_CDB_DEPTH :: CDB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX8_AV_CDB_DEPTH_CDB_WRAPAROUND_MASK         0x80000000
#define BCHP_XPT_RAVE_CX8_AV_CDB_DEPTH_CDB_WRAPAROUND_SHIFT        31

/* XPT_RAVE :: CX8_AV_CDB_DEPTH :: CDB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX8_AV_CDB_DEPTH_CDB_OVERFLOW_MASK           0x40000000
#define BCHP_XPT_RAVE_CX8_AV_CDB_DEPTH_CDB_OVERFLOW_SHIFT          30

/* XPT_RAVE :: CX8_AV_CDB_DEPTH :: CDB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX8_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_MASK    0x30000000
#define BCHP_XPT_RAVE_CX8_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_SHIFT   28

/* XPT_RAVE :: CX8_AV_CDB_DEPTH :: CDB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX8_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_MASK       0x0fffffff
#define BCHP_XPT_RAVE_CX8_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_SHIFT      0

/***************************************************************************
 *CX8_AV_THRESHOLDS - Context Thresholds
 ***************************************************************************/
/* XPT_RAVE :: CX8_AV_THRESHOLDS :: CONTEXT_OVERFLOW_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX8_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX8_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX8_AV_THRESHOLDS :: CONTEXT_WRAPAROUND_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX8_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX8_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX8_AV_ITB_WRITE_PTR - Context ITB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX8_AV_ITB_WRITE_PTR :: ITB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX8_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_MASK      0xffffffff
#define BCHP_XPT_RAVE_CX8_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_SHIFT     0

/***************************************************************************
 *CX8_AV_ITB_READ_PTR - Context ITB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX8_AV_ITB_READ_PTR :: ITB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX8_AV_ITB_READ_PTR_ITB_READ_PTR_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX8_AV_ITB_READ_PTR_ITB_READ_PTR_SHIFT       0

/***************************************************************************
 *CX8_AV_ITB_BASE_PTR - Context ITB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX8_AV_ITB_BASE_PTR :: ITB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX8_AV_ITB_BASE_PTR_ITB_BASE_PTR_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX8_AV_ITB_BASE_PTR_ITB_BASE_PTR_SHIFT       0

/***************************************************************************
 *CX8_AV_ITB_END_PTR - Context ITB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX8_AV_ITB_END_PTR :: ITB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX8_AV_ITB_END_PTR_ITB_END_PTR_MASK          0xffffffff
#define BCHP_XPT_RAVE_CX8_AV_ITB_END_PTR_ITB_END_PTR_SHIFT         0

/***************************************************************************
 *CX8_AV_ITB_VALID_PTR - Context ITB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX8_AV_ITB_VALID_PTR :: ITB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX8_AV_ITB_VALID_PTR_ITB_VALID_PTR_MASK      0xffffffff
#define BCHP_XPT_RAVE_CX8_AV_ITB_VALID_PTR_ITB_VALID_PTR_SHIFT     0

/***************************************************************************
 *CX8_AV_ITB_WRAPAROUND_PTR - Context ITB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX8_AV_ITB_WRAPAROUND_PTR :: ITB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX8_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX8_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX8_AV_ITB_THRESHOLD_LEVEL - Context ITB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX8_AV_ITB_THRESHOLD_LEVEL :: ITB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX8_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX8_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX8_AV_ITB_THRESHOLD_LEVEL :: ITB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX8_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX8_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX8_AV_ITB_DEPTH - Context ITB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX8_AV_ITB_DEPTH :: ITB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX8_AV_ITB_DEPTH_ITB_WRAPAROUND_MASK         0x80000000
#define BCHP_XPT_RAVE_CX8_AV_ITB_DEPTH_ITB_WRAPAROUND_SHIFT        31

/* XPT_RAVE :: CX8_AV_ITB_DEPTH :: ITB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX8_AV_ITB_DEPTH_ITB_OVERFLOW_MASK           0x40000000
#define BCHP_XPT_RAVE_CX8_AV_ITB_DEPTH_ITB_OVERFLOW_SHIFT          30

/* XPT_RAVE :: CX8_AV_ITB_DEPTH :: ITB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX8_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_MASK    0x30000000
#define BCHP_XPT_RAVE_CX8_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_SHIFT   28

/* XPT_RAVE :: CX8_AV_ITB_DEPTH :: ITB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX8_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_MASK       0x0fffffff
#define BCHP_XPT_RAVE_CX8_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_SHIFT      0

/***************************************************************************
 *CX8_REC_MISC_CONFIG - Miscellaneous Config
 ***************************************************************************/
/* XPT_RAVE :: CX8_REC_MISC_CONFIG :: reserved_for_eco0 [31:18] */
#define BCHP_XPT_RAVE_CX8_REC_MISC_CONFIG_reserved_for_eco0_MASK   0xfffc0000
#define BCHP_XPT_RAVE_CX8_REC_MISC_CONFIG_reserved_for_eco0_SHIFT  18

/* XPT_RAVE :: CX8_REC_MISC_CONFIG :: EMM_EN [17:17] */
#define BCHP_XPT_RAVE_CX8_REC_MISC_CONFIG_EMM_EN_MASK              0x00020000
#define BCHP_XPT_RAVE_CX8_REC_MISC_CONFIG_EMM_EN_SHIFT             17

/* XPT_RAVE :: CX8_REC_MISC_CONFIG :: IGNORE_CLEAR_SC_EVENT [16:16] */
#define BCHP_XPT_RAVE_CX8_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_MASK 0x00010000
#define BCHP_XPT_RAVE_CX8_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_SHIFT 16

/* XPT_RAVE :: CX8_REC_MISC_CONFIG :: SC_DETECT_FOR_ALL [15:15] */
#define BCHP_XPT_RAVE_CX8_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_MASK   0x00008000
#define BCHP_XPT_RAVE_CX8_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_SHIFT  15

/* XPT_RAVE :: CX8_REC_MISC_CONFIG :: REC_AVN [14:14] */
#define BCHP_XPT_RAVE_CX8_REC_MISC_CONFIG_REC_AVN_MASK             0x00004000
#define BCHP_XPT_RAVE_CX8_REC_MISC_CONFIG_REC_AVN_SHIFT            14

/* XPT_RAVE :: CX8_REC_MISC_CONFIG :: TPIT_ENABLE [13:13] */
#define BCHP_XPT_RAVE_CX8_REC_MISC_CONFIG_TPIT_ENABLE_MASK         0x00002000
#define BCHP_XPT_RAVE_CX8_REC_MISC_CONFIG_TPIT_ENABLE_SHIFT        13

/* XPT_RAVE :: CX8_REC_MISC_CONFIG :: TPIT_CHANNEL [12:08] */
#define BCHP_XPT_RAVE_CX8_REC_MISC_CONFIG_TPIT_CHANNEL_MASK        0x00001f00
#define BCHP_XPT_RAVE_CX8_REC_MISC_CONFIG_TPIT_CHANNEL_SHIFT       8

/* XPT_RAVE :: CX8_REC_MISC_CONFIG :: reserved_for_eco1 [07:02] */
#define BCHP_XPT_RAVE_CX8_REC_MISC_CONFIG_reserved_for_eco1_MASK   0x000000fc
#define BCHP_XPT_RAVE_CX8_REC_MISC_CONFIG_reserved_for_eco1_SHIFT  2

/* XPT_RAVE :: CX8_REC_MISC_CONFIG :: SCD_MAP_MODE [01:00] */
#define BCHP_XPT_RAVE_CX8_REC_MISC_CONFIG_SCD_MAP_MODE_MASK        0x00000003
#define BCHP_XPT_RAVE_CX8_REC_MISC_CONFIG_SCD_MAP_MODE_SHIFT       0

/***************************************************************************
 *CX8_REC_SCD_PIDS_A - Context SCD map PIDS A
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX8_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX8_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_A [30:30] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_MASK 0x40000000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_SHIFT 30

/* XPT_RAVE :: CX8_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: SCD_NUMA [29:24] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_NUMA_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_NUMA_SHIFT 24

/* XPT_RAVE :: CX8_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX8_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: PID_CHA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_PID_CHA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_PID_CHA_VALID_SHIFT 15

/* XPT_RAVE :: CX8_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX8_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: SCD_PID_CHA [12:00] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PID_CHA_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PID_CHA_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX8_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX8_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_A [30:30] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_MASK 0x40000000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_SHIFT 30

/* XPT_RAVE :: CX8_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: SCD_NUMA [29:24] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_NUMA_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_NUMA_SHIFT 24

/* XPT_RAVE :: CX8_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX8_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: PIDA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_PIDA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_PIDA_VALID_SHIFT 15

/* XPT_RAVE :: CX8_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX8_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: SCD_PIDA [12:00] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PIDA_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PIDA_SHIFT 0

/***************************************************************************
 *CX8_REC_SCD_PIDS_B - Context SCD map PIDS B
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX8_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX8_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_B [30:30] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_MASK 0x40000000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_SHIFT 30

/* XPT_RAVE :: CX8_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: SCD_NUMB [29:24] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_NUMB_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_NUMB_SHIFT 24

/* XPT_RAVE :: CX8_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX8_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: PID_CHB_VALID [15:15] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_PID_CHB_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_PID_CHB_VALID_SHIFT 15

/* XPT_RAVE :: CX8_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX8_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: SCD_PID_CHB [12:00] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PID_CHB_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PID_CHB_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX8_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX8_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_B [30:30] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_B_MASK 0x40000000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_B_SHIFT 30

/* XPT_RAVE :: CX8_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: SCD_NUMB [29:24] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_NUMB_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_NUMB_SHIFT 24

/* XPT_RAVE :: CX8_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX8_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: PIDB_VALID [15:15] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_PIDB_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_PIDB_VALID_SHIFT 15

/* XPT_RAVE :: CX8_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX8_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: SCD_PIDB [12:00] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PIDB_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PIDB_SHIFT 0

/***************************************************************************
 *CX8_REC_SCD_PIDS_C - Context SCD map PIDS C
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX8_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX8_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_C [30:30] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_MASK 0x40000000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_SHIFT 30

/* XPT_RAVE :: CX8_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: SCD_NUMC [29:24] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_NUMC_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_NUMC_SHIFT 24

/* XPT_RAVE :: CX8_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX8_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: PID_CHC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_PID_CHC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_PID_CHC_VALID_SHIFT 15

/* XPT_RAVE :: CX8_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX8_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: SCD_PID_CHC [12:00] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PID_CHC_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PID_CHC_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX8_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX8_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_C [30:30] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_MASK 0x40000000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_SHIFT 30

/* XPT_RAVE :: CX8_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: SCD_NUMC [29:24] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_NUMC_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_NUMC_SHIFT 24

/* XPT_RAVE :: CX8_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX8_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: PIDC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_PIDC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_PIDC_VALID_SHIFT 15

/* XPT_RAVE :: CX8_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX8_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: SCD_PIDC [12:00] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PIDC_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PIDC_SHIFT 0

/***************************************************************************
 *CX8_REC_SCD_PIDS_D - Context SCD map PIDS D
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX8_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX8_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_D [30:30] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_MASK 0x40000000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_SHIFT 30

/* XPT_RAVE :: CX8_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: SCD_NUMD [29:24] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_NUMD_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_NUMD_SHIFT 24

/* XPT_RAVE :: CX8_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX8_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: PID_CHD_VALID [15:15] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_PID_CHD_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_PID_CHD_VALID_SHIFT 15

/* XPT_RAVE :: CX8_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX8_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: SCD_PID_CHD [12:00] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PID_CHD_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PID_CHD_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX8_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX8_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_D [30:30] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_D_MASK 0x40000000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_D_SHIFT 30

/* XPT_RAVE :: CX8_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: SCD_NUMD [29:24] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_NUMD_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_NUMD_SHIFT 24

/* XPT_RAVE :: CX8_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX8_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: PIDD_VALID [15:15] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_PIDD_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_PIDD_VALID_SHIFT 15

/* XPT_RAVE :: CX8_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX8_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: SCD_PIDD [12:00] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PIDD_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PIDD_SHIFT 0

/***************************************************************************
 *CX8_REC_SCD_PIDS_E - Context SCD map PIDS E
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX8_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX8_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_E [30:30] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_MASK 0x40000000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_SHIFT 30

/* XPT_RAVE :: CX8_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: SCD_NUME [29:24] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_NUME_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_NUME_SHIFT 24

/* XPT_RAVE :: CX8_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX8_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: PID_CHE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_PID_CHE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_PID_CHE_VALID_SHIFT 15

/* XPT_RAVE :: CX8_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX8_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: SCD_PID_CHE [12:00] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PID_CHE_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PID_CHE_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX8_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX8_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_E [30:30] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_MASK 0x40000000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_SHIFT 30

/* XPT_RAVE :: CX8_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: SCD_NUME [29:24] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_NUME_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_NUME_SHIFT 24

/* XPT_RAVE :: CX8_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX8_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: PIDE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_PIDE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_PIDE_VALID_SHIFT 15

/* XPT_RAVE :: CX8_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX8_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: SCD_PIDE [12:00] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PIDE_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PIDE_SHIFT 0

/***************************************************************************
 *CX8_REC_SCD_PIDS_F - Context SCD map PIDS F
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX8_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX8_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_F [30:30] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_MASK 0x40000000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_SHIFT 30

/* XPT_RAVE :: CX8_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: SCD_NUMF [29:24] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_NUMF_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_NUMF_SHIFT 24

/* XPT_RAVE :: CX8_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX8_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: PID_CHF_VALID [15:15] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_PID_CHF_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_PID_CHF_VALID_SHIFT 15

/* XPT_RAVE :: CX8_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX8_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: SCD_PID_CHF [12:00] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PID_CHF_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PID_CHF_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX8_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX8_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_F [30:30] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_F_MASK 0x40000000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_F_SHIFT 30

/* XPT_RAVE :: CX8_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: SCD_NUMF [29:24] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_NUMF_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_NUMF_SHIFT 24

/* XPT_RAVE :: CX8_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX8_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: PIDF_VALID [15:15] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_PIDF_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_PIDF_VALID_SHIFT 15

/* XPT_RAVE :: CX8_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX8_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: SCD_PIDF [12:00] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PIDF_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PIDF_SHIFT 0

/***************************************************************************
 *CX8_REC_SCD_PIDS_G - Context SCD map PIDS G
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX8_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX8_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_G [30:30] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_MASK 0x40000000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_SHIFT 30

/* XPT_RAVE :: CX8_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: SCD_NUMG [29:24] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_NUMG_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_NUMG_SHIFT 24

/* XPT_RAVE :: CX8_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX8_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: PID_CHG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_PID_CHG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_PID_CHG_VALID_SHIFT 15

/* XPT_RAVE :: CX8_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX8_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: SCD_PID_CHG [12:00] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PID_CHG_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PID_CHG_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX8_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX8_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_G [30:30] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_MASK 0x40000000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_SHIFT 30

/* XPT_RAVE :: CX8_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: SCD_NUMG [29:24] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_NUMG_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_NUMG_SHIFT 24

/* XPT_RAVE :: CX8_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX8_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: PIDG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_PIDG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_PIDG_VALID_SHIFT 15

/* XPT_RAVE :: CX8_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX8_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: SCD_PIDG [12:00] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PIDG_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PIDG_SHIFT 0

/***************************************************************************
 *CX8_REC_SCD_PIDS_H - Context SCD map PIDS H
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX8_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX8_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_H [30:30] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_MASK 0x40000000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_SHIFT 30

/* XPT_RAVE :: CX8_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: SCD_NUMH [29:24] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_NUMH_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_NUMH_SHIFT 24

/* XPT_RAVE :: CX8_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX8_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: PID_CHH_VALID [15:15] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_PID_CHH_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_PID_CHH_VALID_SHIFT 15

/* XPT_RAVE :: CX8_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX8_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: SCD_PID_CHH [12:00] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PID_CHH_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PID_CHH_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX8_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX8_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_H [30:30] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_H_MASK 0x40000000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_H_SHIFT 30

/* XPT_RAVE :: CX8_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: SCD_NUMH [29:24] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_NUMH_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_NUMH_SHIFT 24

/* XPT_RAVE :: CX8_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX8_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: PIDH_VALID [15:15] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_PIDH_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_PIDH_VALID_SHIFT 15

/* XPT_RAVE :: CX8_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX8_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: SCD_PIDH [12:00] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PIDH_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PIDH_SHIFT 0

/***************************************************************************
 *CX8_AV_MISC_CONFIG1 - Context Miscellaneous Config 1 Register
 ***************************************************************************/
/* XPT_RAVE :: CX8_AV_MISC_CONFIG1 :: BAND_HOLD_EN [31:31] */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG1_BAND_HOLD_EN_MASK        0x80000000
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG1_BAND_HOLD_EN_SHIFT       31

/* XPT_RAVE :: CX8_AV_MISC_CONFIG1 :: EMU_PREV_BYTE_REMOVE [30:30] */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_MASK 0x40000000
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_SHIFT 30

/* XPT_RAVE :: CX8_AV_MISC_CONFIG1 :: SHIFT_PTS [29:29] */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG1_SHIFT_PTS_MASK           0x20000000
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG1_SHIFT_PTS_SHIFT          29

/* XPT_RAVE :: CX8_AV_MISC_CONFIG1 :: CONVERT_PTS [28:28] */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG1_CONVERT_PTS_MASK         0x10000000
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG1_CONVERT_PTS_SHIFT        28

/* XPT_RAVE :: CX8_AV_MISC_CONFIG1 :: PES_SYNC_MODE [27:26] */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG1_PES_SYNC_MODE_MASK       0x0c000000
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG1_PES_SYNC_MODE_SHIFT      26

/* XPT_RAVE :: CX8_AV_MISC_CONFIG1 :: PES_TYPE_MODE [25:24] */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG1_PES_TYPE_MODE_MASK       0x03000000
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG1_PES_TYPE_MODE_SHIFT      24

/* XPT_RAVE :: CX8_AV_MISC_CONFIG1 :: EMU_PREV_MODE [23:23] */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG1_EMU_PREV_MODE_MASK       0x00800000
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG1_EMU_PREV_MODE_SHIFT      23

/* XPT_RAVE :: CX8_AV_MISC_CONFIG1 :: OUTPUT_FORMAT [22:21] */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG1_OUTPUT_FORMAT_MASK       0x00600000
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG1_OUTPUT_FORMAT_SHIFT      21

/* XPT_RAVE :: CX8_AV_MISC_CONFIG1 :: CONTEXT_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG1_CONTEXT_ENABLE_MASK      0x00100000
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG1_CONTEXT_ENABLE_SHIFT     20

/* XPT_RAVE :: CX8_AV_MISC_CONFIG1 :: INPUT_ES_FORMAT [19:16] */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG1_INPUT_ES_FORMAT_MASK     0x000f0000
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG1_INPUT_ES_FORMAT_SHIFT    16

/* XPT_RAVE :: CX8_AV_MISC_CONFIG1 :: STREAM_ID_HI [15:08] */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG1_STREAM_ID_HI_MASK        0x0000ff00
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG1_STREAM_ID_HI_SHIFT       8

/* XPT_RAVE :: CX8_AV_MISC_CONFIG1 :: STREAM_ID_LO [07:00] */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG1_STREAM_ID_LO_MASK        0x000000ff
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG1_STREAM_ID_LO_SHIFT       0

/***************************************************************************
 *CX8_AV_MISC_CONFIG2 - Context Miscellaneous Config 2 Register
 ***************************************************************************/
/* XPT_RAVE :: CX8_AV_MISC_CONFIG2 :: DISABLE_BEFORE_PES [31:31] */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_MASK  0x80000000
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_SHIFT 31

/* XPT_RAVE :: CX8_AV_MISC_CONFIG2 :: reserved_for_eco0 [30:22] */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG2_reserved_for_eco0_MASK   0x7fc00000
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG2_reserved_for_eco0_SHIFT  22

/* XPT_RAVE :: CX8_AV_MISC_CONFIG2 :: ITB_ENDIAN_CTRL [21:21] */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_MASK     0x00200000
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_SHIFT    21

/* XPT_RAVE :: CX8_AV_MISC_CONFIG2 :: CDB_ENDIAN_CTRL [20:20] */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_MASK     0x00100000
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_SHIFT    20

/* XPT_RAVE :: CX8_AV_MISC_CONFIG2 :: reserved_for_eco1 [19:12] */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG2_reserved_for_eco1_MASK   0x000ff000
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG2_reserved_for_eco1_SHIFT  12

/* XPT_RAVE :: CX8_AV_MISC_CONFIG2 :: IP_MODE_EN [11:11] */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG2_IP_MODE_EN_MASK          0x00000800
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG2_IP_MODE_EN_SHIFT         11

/* XPT_RAVE :: CX8_AV_MISC_CONFIG2 :: CONTEXT_DMEM_BASE [10:00] */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_MASK   0x000007ff
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_SHIFT  0

/***************************************************************************
 *CX8_AV_MISC_CONFIG3 - Context Miscellaneous Config 3 Register
 ***************************************************************************/
/* XPT_RAVE :: CX8_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_HI [31:24] */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_MASK  0xff000000
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_SHIFT 24

/* XPT_RAVE :: CX8_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_LO [23:16] */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_MASK  0x00ff0000
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_SHIFT 16

/* XPT_RAVE :: CX8_AV_MISC_CONFIG3 :: PCR_RTS_EN [15:15] */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG3_PCR_RTS_EN_MASK          0x00008000
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG3_PCR_RTS_EN_SHIFT         15

/* XPT_RAVE :: CX8_AV_MISC_CONFIG3 :: DISABLE_PRV_HDR_DMEM [14:14] */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_MASK 0x00004000
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_SHIFT 14

/* XPT_RAVE :: CX8_AV_MISC_CONFIG3 :: ENABLE_BPP_SEARCH [13:13] */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_MASK   0x00002000
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_SHIFT  13

/* XPT_RAVE :: CX8_AV_MISC_CONFIG3 :: CHK_PACK_HDR_IN_AF [12:12] */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_MASK  0x00001000
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_SHIFT 12

/* XPT_RAVE :: CX8_AV_MISC_CONFIG3 :: CP_PERM_CHANGE_DETECT [11:11] */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_MASK 0x00000800
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_SHIFT 11

/* XPT_RAVE :: CX8_AV_MISC_CONFIG3 :: PES_EXT_SEARCH_MODE [10:09] */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_MASK 0x00000600
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_SHIFT 9

/* XPT_RAVE :: CX8_AV_MISC_CONFIG3 :: CDB_ITB_DEPTH_MODE [08:08] */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_MASK  0x00000100
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_SHIFT 8

/* XPT_RAVE :: CX8_AV_MISC_CONFIG3 :: DISABLE_PKT_ERRORS [07:07] */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_MASK  0x00000080
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_SHIFT 7

/* XPT_RAVE :: CX8_AV_MISC_CONFIG3 :: DISABLE_CC_CHECK [06:06] */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG3_DISABLE_CC_CHECK_MASK    0x00000040
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG3_DISABLE_CC_CHECK_SHIFT   6

/* XPT_RAVE :: CX8_AV_MISC_CONFIG3 :: MAX_COMPARE_PATTERNS [05:00] */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_MASK 0x0000003f
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_SHIFT 0

/***************************************************************************
 *CX8_AV_INTERRUPT_ENABLES - Context Interrupt Enables
 ***************************************************************************/
/* XPT_RAVE :: CX8_AV_INTERRUPT_ENABLES :: reserved0 [31:12] */
#define BCHP_XPT_RAVE_CX8_AV_INTERRUPT_ENABLES_reserved0_MASK      0xfffff000
#define BCHP_XPT_RAVE_CX8_AV_INTERRUPT_ENABLES_reserved0_SHIFT     12

/* XPT_RAVE :: CX8_AV_INTERRUPT_ENABLES :: ITB_UPPER_THRESH_INT_EN [11:11] */
#define BCHP_XPT_RAVE_CX8_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_MASK 0x00000800
#define BCHP_XPT_RAVE_CX8_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_SHIFT 11

/* XPT_RAVE :: CX8_AV_INTERRUPT_ENABLES :: ITB_LOWER_THRESH_INT_EN [10:10] */
#define BCHP_XPT_RAVE_CX8_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_MASK 0x00000400
#define BCHP_XPT_RAVE_CX8_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_SHIFT 10

/* XPT_RAVE :: CX8_AV_INTERRUPT_ENABLES :: CDB_UPPER_THRESH_INT_EN [09:09] */
#define BCHP_XPT_RAVE_CX8_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_MASK 0x00000200
#define BCHP_XPT_RAVE_CX8_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_SHIFT 9

/* XPT_RAVE :: CX8_AV_INTERRUPT_ENABLES :: CDB_LOWER_THRESH_INT_EN [08:08] */
#define BCHP_XPT_RAVE_CX8_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_MASK 0x00000100
#define BCHP_XPT_RAVE_CX8_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_SHIFT 8

/* XPT_RAVE :: CX8_AV_INTERRUPT_ENABLES :: LAST_CMD_INT_EN [07:07] */
#define BCHP_XPT_RAVE_CX8_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_MASK 0x00000080
#define BCHP_XPT_RAVE_CX8_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_SHIFT 7

/* XPT_RAVE :: CX8_AV_INTERRUPT_ENABLES :: SPLICE_INT_EN [06:06] */
#define BCHP_XPT_RAVE_CX8_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_MASK  0x00000040
#define BCHP_XPT_RAVE_CX8_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_SHIFT 6

/* XPT_RAVE :: CX8_AV_INTERRUPT_ENABLES :: ITB_OVERFLOW_INT_EN [05:05] */
#define BCHP_XPT_RAVE_CX8_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_MASK 0x00000020
#define BCHP_XPT_RAVE_CX8_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_SHIFT 5

/* XPT_RAVE :: CX8_AV_INTERRUPT_ENABLES :: CDB_OVERFLOW_INT_EN [04:04] */
#define BCHP_XPT_RAVE_CX8_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_MASK 0x00000010
#define BCHP_XPT_RAVE_CX8_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_SHIFT 4

/* XPT_RAVE :: CX8_AV_INTERRUPT_ENABLES :: CC_ERROR_INT_EN [03:03] */
#define BCHP_XPT_RAVE_CX8_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_MASK 0x00000008
#define BCHP_XPT_RAVE_CX8_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_SHIFT 3

/* XPT_RAVE :: CX8_AV_INTERRUPT_ENABLES :: TEI_ERROR_INT_EN [02:02] */
#define BCHP_XPT_RAVE_CX8_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_MASK 0x00000004
#define BCHP_XPT_RAVE_CX8_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_SHIFT 2

/* XPT_RAVE :: CX8_AV_INTERRUPT_ENABLES :: PUSI_ERROR_INT_EN [01:01] */
#define BCHP_XPT_RAVE_CX8_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_MASK 0x00000002
#define BCHP_XPT_RAVE_CX8_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_SHIFT 1

/* XPT_RAVE :: CX8_AV_INTERRUPT_ENABLES :: EMU_ERROR_INT_EN [00:00] */
#define BCHP_XPT_RAVE_CX8_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_MASK 0x00000001
#define BCHP_XPT_RAVE_CX8_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_SHIFT 0

/***************************************************************************
 *CX8_AV_COMP1_CONTROL - Context Comparator 1 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX8_AV_COMP1_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX8_AV_COMP1_CONTROL_reserved_for_eco0_MASK  0xf8000000
#define BCHP_XPT_RAVE_CX8_AV_COMP1_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX8_AV_COMP1_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX8_AV_COMP1_CONTROL_ALIGNMENT_EN_MASK       0x04000000
#define BCHP_XPT_RAVE_CX8_AV_COMP1_CONTROL_ALIGNMENT_EN_SHIFT      26

/* XPT_RAVE :: CX8_AV_COMP1_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX8_AV_COMP1_CONTROL_COMPARE_ES_DATA_MASK    0x02000000
#define BCHP_XPT_RAVE_CX8_AV_COMP1_CONTROL_COMPARE_ES_DATA_SHIFT   25

/* XPT_RAVE :: CX8_AV_COMP1_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX8_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX8_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX8_AV_COMP1_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX8_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX8_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX8_AV_COMP1_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX8_AV_COMP1_CONTROL_COMPARE_ALL_DATA_MASK   0x00400000
#define BCHP_XPT_RAVE_CX8_AV_COMP1_CONTROL_COMPARE_ALL_DATA_SHIFT  22

/* XPT_RAVE :: CX8_AV_COMP1_CONTROL :: CASCADE_ENABLE [21:21] */
#define BCHP_XPT_RAVE_CX8_AV_COMP1_CONTROL_CASCADE_ENABLE_MASK     0x00200000
#define BCHP_XPT_RAVE_CX8_AV_COMP1_CONTROL_CASCADE_ENABLE_SHIFT    21

/* XPT_RAVE :: CX8_AV_COMP1_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX8_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_MASK  0x00100000
#define BCHP_XPT_RAVE_CX8_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX8_AV_COMP1_CONTROL :: NUM_COMPARE_BYTES [19:17] */
#define BCHP_XPT_RAVE_CX8_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_MASK  0x000e0000
#define BCHP_XPT_RAVE_CX8_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX8_AV_COMP1_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX8_AV_COMP1_CONTROL_REPEAT_BYTE_MASK        0x0001e000
#define BCHP_XPT_RAVE_CX8_AV_COMP1_CONTROL_REPEAT_BYTE_SHIFT       13

/* XPT_RAVE :: CX8_AV_COMP1_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX8_AV_COMP1_CONTROL_COMP_ENABLE_MASK        0x00001000
#define BCHP_XPT_RAVE_CX8_AV_COMP1_CONTROL_COMP_ENABLE_SHIFT       12

/* XPT_RAVE :: CX8_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX8_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX8_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX8_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX8_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX8_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX8_AV_COMP1_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX8_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX8_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX8_AV_COMP1_COMPARE_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX8_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX8_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX8_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX8_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX8_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX8_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX8_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX8_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX8_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX8_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX8_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX8_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX8_AV_COMP1_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX8_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX8_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_MASK  0xff000000
#define BCHP_XPT_RAVE_CX8_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX8_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX8_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_MASK  0x00ff0000
#define BCHP_XPT_RAVE_CX8_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX8_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX8_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_MASK  0x0000ff00
#define BCHP_XPT_RAVE_CX8_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX8_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX8_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_MASK  0x000000ff
#define BCHP_XPT_RAVE_CX8_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX8_AV_COMP1_FILTER_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX8_AV_COMP1_FILTER_VAL :: Exclusion_Value_D :: COMP1_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX8_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX8_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX8_AV_COMP1_FILTER_VAL :: Inclusion_Range_D :: COMP1_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX8_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX8_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX8_AV_COMP1_FILTER_VAL :: Exclusion_Value_C :: COMP1_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX8_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX8_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX8_AV_COMP1_FILTER_VAL :: Inclusion_Range_C :: COMP1_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX8_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX8_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX8_AV_COMP1_FILTER_VAL :: Exclusion_Value_B :: COMP1_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX8_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX8_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX8_AV_COMP1_FILTER_VAL :: Inclusion_Range_B :: COMP1_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX8_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX8_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX8_AV_COMP1_FILTER_VAL :: Exclusion_Value_A :: COMP1_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX8_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX8_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX8_AV_COMP1_FILTER_VAL :: Inclusion_Range_A :: COMP1_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX8_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX8_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX8_AV_COMP1_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX8_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP1_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX8_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX8_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX8_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP1_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX8_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX8_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX8_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP1_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX8_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX8_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX8_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP1_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX8_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX8_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX8_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP1_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX8_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX8_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX8_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP1_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX8_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX8_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX8_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP1_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX8_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX8_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX8_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP1_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX8_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX8_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX8_AV_COMP2_CONTROL - Context Comparator 2 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX8_AV_COMP2_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX8_AV_COMP2_CONTROL_reserved_for_eco0_MASK  0xf8000000
#define BCHP_XPT_RAVE_CX8_AV_COMP2_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX8_AV_COMP2_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX8_AV_COMP2_CONTROL_ALIGNMENT_EN_MASK       0x04000000
#define BCHP_XPT_RAVE_CX8_AV_COMP2_CONTROL_ALIGNMENT_EN_SHIFT      26

/* XPT_RAVE :: CX8_AV_COMP2_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX8_AV_COMP2_CONTROL_COMPARE_ES_DATA_MASK    0x02000000
#define BCHP_XPT_RAVE_CX8_AV_COMP2_CONTROL_COMPARE_ES_DATA_SHIFT   25

/* XPT_RAVE :: CX8_AV_COMP2_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX8_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX8_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX8_AV_COMP2_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX8_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX8_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX8_AV_COMP2_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX8_AV_COMP2_CONTROL_COMPARE_ALL_DATA_MASK   0x00400000
#define BCHP_XPT_RAVE_CX8_AV_COMP2_CONTROL_COMPARE_ALL_DATA_SHIFT  22

/* XPT_RAVE :: CX8_AV_COMP2_CONTROL :: reserved_for_eco1 [21:21] */
#define BCHP_XPT_RAVE_CX8_AV_COMP2_CONTROL_reserved_for_eco1_MASK  0x00200000
#define BCHP_XPT_RAVE_CX8_AV_COMP2_CONTROL_reserved_for_eco1_SHIFT 21

/* XPT_RAVE :: CX8_AV_COMP2_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX8_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_MASK  0x00100000
#define BCHP_XPT_RAVE_CX8_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX8_AV_COMP2_CONTROL :: reserved_for_eco2 [19:19] */
#define BCHP_XPT_RAVE_CX8_AV_COMP2_CONTROL_reserved_for_eco2_MASK  0x00080000
#define BCHP_XPT_RAVE_CX8_AV_COMP2_CONTROL_reserved_for_eco2_SHIFT 19

/* XPT_RAVE :: CX8_AV_COMP2_CONTROL :: NUM_COMPARE_BYTES [18:17] */
#define BCHP_XPT_RAVE_CX8_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_MASK  0x00060000
#define BCHP_XPT_RAVE_CX8_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX8_AV_COMP2_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX8_AV_COMP2_CONTROL_REPEAT_BYTE_MASK        0x0001e000
#define BCHP_XPT_RAVE_CX8_AV_COMP2_CONTROL_REPEAT_BYTE_SHIFT       13

/* XPT_RAVE :: CX8_AV_COMP2_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX8_AV_COMP2_CONTROL_COMP_ENABLE_MASK        0x00001000
#define BCHP_XPT_RAVE_CX8_AV_COMP2_CONTROL_COMP_ENABLE_SHIFT       12

/* XPT_RAVE :: CX8_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX8_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX8_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX8_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX8_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX8_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX8_AV_COMP2_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX8_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX8_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX8_AV_COMP2_COMPARE_VAL - Context Comparator 2 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX8_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX8_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX8_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX8_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX8_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX8_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX8_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX8_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX8_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX8_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX8_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX8_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX8_AV_COMP2_MASK_VAL - Context Comparator 2 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX8_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX8_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_MASK  0xff000000
#define BCHP_XPT_RAVE_CX8_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX8_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX8_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_MASK  0x00ff0000
#define BCHP_XPT_RAVE_CX8_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX8_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX8_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_MASK  0x0000ff00
#define BCHP_XPT_RAVE_CX8_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX8_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX8_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_MASK  0x000000ff
#define BCHP_XPT_RAVE_CX8_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX8_AV_COMP2_FILTER_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX8_AV_COMP2_FILTER_VAL :: Exclusion_Value_D :: COMP2_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX8_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX8_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX8_AV_COMP2_FILTER_VAL :: Inclusion_Range_D :: COMP2_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX8_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX8_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX8_AV_COMP2_FILTER_VAL :: Exclusion_Value_C :: COMP2_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX8_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX8_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX8_AV_COMP2_FILTER_VAL :: Inclusion_Range_C :: COMP2_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX8_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX8_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX8_AV_COMP2_FILTER_VAL :: Exclusion_Value_B :: COMP2_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX8_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX8_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX8_AV_COMP2_FILTER_VAL :: Inclusion_Range_B :: COMP2_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX8_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX8_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX8_AV_COMP2_FILTER_VAL :: Exclusion_Value_A :: COMP2_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX8_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX8_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX8_AV_COMP2_FILTER_VAL :: Inclusion_Range_A :: COMP2_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX8_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX8_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX8_AV_COMP2_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX8_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP2_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX8_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX8_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX8_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP2_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX8_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX8_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX8_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP2_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX8_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX8_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX8_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP2_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX8_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX8_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX8_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP2_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX8_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX8_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX8_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP2_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX8_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX8_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX8_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP2_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX8_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX8_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX8_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP2_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX8_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX8_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX8_AV_COMP12_FILTER_MODE - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX8_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_D [31:30] */
#define BCHP_XPT_RAVE_CX8_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_MASK 0xc0000000
#define BCHP_XPT_RAVE_CX8_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_SHIFT 30

/* XPT_RAVE :: CX8_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_D [29:28] */
#define BCHP_XPT_RAVE_CX8_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_MASK 0x30000000
#define BCHP_XPT_RAVE_CX8_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_SHIFT 28

/* XPT_RAVE :: CX8_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_C [27:26] */
#define BCHP_XPT_RAVE_CX8_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_MASK 0x0c000000
#define BCHP_XPT_RAVE_CX8_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_SHIFT 26

/* XPT_RAVE :: CX8_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_C [25:24] */
#define BCHP_XPT_RAVE_CX8_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_MASK 0x03000000
#define BCHP_XPT_RAVE_CX8_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_SHIFT 24

/* XPT_RAVE :: CX8_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_B [23:22] */
#define BCHP_XPT_RAVE_CX8_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_MASK 0x00c00000
#define BCHP_XPT_RAVE_CX8_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_SHIFT 22

/* XPT_RAVE :: CX8_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_B [21:20] */
#define BCHP_XPT_RAVE_CX8_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_MASK 0x00300000
#define BCHP_XPT_RAVE_CX8_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_SHIFT 20

/* XPT_RAVE :: CX8_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_A [19:18] */
#define BCHP_XPT_RAVE_CX8_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_MASK 0x000c0000
#define BCHP_XPT_RAVE_CX8_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_SHIFT 18

/* XPT_RAVE :: CX8_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_A [17:16] */
#define BCHP_XPT_RAVE_CX8_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_MASK 0x00030000
#define BCHP_XPT_RAVE_CX8_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_SHIFT 16

/* XPT_RAVE :: CX8_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_D [15:14] */
#define BCHP_XPT_RAVE_CX8_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_MASK 0x0000c000
#define BCHP_XPT_RAVE_CX8_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_SHIFT 14

/* XPT_RAVE :: CX8_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_D [13:12] */
#define BCHP_XPT_RAVE_CX8_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_MASK 0x00003000
#define BCHP_XPT_RAVE_CX8_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_SHIFT 12

/* XPT_RAVE :: CX8_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_C [11:10] */
#define BCHP_XPT_RAVE_CX8_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX8_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_SHIFT 10

/* XPT_RAVE :: CX8_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_C [09:08] */
#define BCHP_XPT_RAVE_CX8_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_MASK 0x00000300
#define BCHP_XPT_RAVE_CX8_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_SHIFT 8

/* XPT_RAVE :: CX8_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_B [07:06] */
#define BCHP_XPT_RAVE_CX8_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_MASK 0x000000c0
#define BCHP_XPT_RAVE_CX8_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_SHIFT 6

/* XPT_RAVE :: CX8_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_B [05:04] */
#define BCHP_XPT_RAVE_CX8_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_MASK 0x00000030
#define BCHP_XPT_RAVE_CX8_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_SHIFT 4

/* XPT_RAVE :: CX8_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_A [03:02] */
#define BCHP_XPT_RAVE_CX8_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_MASK 0x0000000c
#define BCHP_XPT_RAVE_CX8_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_SHIFT 2

/* XPT_RAVE :: CX8_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_A [01:00] */
#define BCHP_XPT_RAVE_CX8_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_MASK 0x00000003
#define BCHP_XPT_RAVE_CX8_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_SHIFT 0

/***************************************************************************
 *CX8_AV_PID_STREAM_ID - Context PID and Stream ID Filter Value
 ***************************************************************************/
/* XPT_RAVE :: CX8_AV_PID_STREAM_ID :: PRV_HDR_ITB_EN [31:31] */
#define BCHP_XPT_RAVE_CX8_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_MASK     0x80000000
#define BCHP_XPT_RAVE_CX8_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_SHIFT    31

/* XPT_RAVE :: CX8_AV_PID_STREAM_ID :: PID_VALID [30:30] */
#define BCHP_XPT_RAVE_CX8_AV_PID_STREAM_ID_PID_VALID_MASK          0x40000000
#define BCHP_XPT_RAVE_CX8_AV_PID_STREAM_ID_PID_VALID_SHIFT         30

/* XPT_RAVE :: CX8_AV_PID_STREAM_ID :: AUD_FRAME_INFO [29:26] */
#define BCHP_XPT_RAVE_CX8_AV_PID_STREAM_ID_AUD_FRAME_INFO_MASK     0x3c000000
#define BCHP_XPT_RAVE_CX8_AV_PID_STREAM_ID_AUD_FRAME_INFO_SHIFT    26

/* XPT_RAVE :: CX8_AV_PID_STREAM_ID :: SSID_ENABLE [25:25] */
#define BCHP_XPT_RAVE_CX8_AV_PID_STREAM_ID_SSID_ENABLE_MASK        0x02000000
#define BCHP_XPT_RAVE_CX8_AV_PID_STREAM_ID_SSID_ENABLE_SHIFT       25

/* XPT_RAVE :: CX8_AV_PID_STREAM_ID :: SPLICE_EN [24:24] */
#define BCHP_XPT_RAVE_CX8_AV_PID_STREAM_ID_SPLICE_EN_MASK          0x01000000
#define BCHP_XPT_RAVE_CX8_AV_PID_STREAM_ID_SPLICE_EN_SHIFT         24

/* XPT_RAVE :: CX8_AV_PID_STREAM_ID :: reserved_for_eco0 [23:21] */
#define BCHP_XPT_RAVE_CX8_AV_PID_STREAM_ID_reserved_for_eco0_MASK  0x00e00000
#define BCHP_XPT_RAVE_CX8_AV_PID_STREAM_ID_reserved_for_eco0_SHIFT 21

/* XPT_RAVE :: CX8_AV_PID_STREAM_ID :: BAND_NUM [20:16] */
#define BCHP_XPT_RAVE_CX8_AV_PID_STREAM_ID_BAND_NUM_MASK           0x001f0000
#define BCHP_XPT_RAVE_CX8_AV_PID_STREAM_ID_BAND_NUM_SHIFT          16

/* XPT_RAVE :: CX8_AV_PID_STREAM_ID :: FILTER_PID_STREAM_ID [15:00] */
#define BCHP_XPT_RAVE_CX8_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX8_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_SHIFT 0

/***************************************************************************
 *CX8_REC_CTRL1 - Record Control Register 1
 ***************************************************************************/
/* XPT_RAVE :: CX8_REC_CTRL1 :: reserved_for_eco0 [31:16] */
#define BCHP_XPT_RAVE_CX8_REC_CTRL1_reserved_for_eco0_MASK         0xffff0000
#define BCHP_XPT_RAVE_CX8_REC_CTRL1_reserved_for_eco0_SHIFT        16

/* XPT_RAVE :: CX8_REC_CTRL1 :: DTV2MPEG_PADNUM [15:08] */
#define BCHP_XPT_RAVE_CX8_REC_CTRL1_DTV2MPEG_PADNUM_MASK           0x0000ff00
#define BCHP_XPT_RAVE_CX8_REC_CTRL1_DTV2MPEG_PADNUM_SHIFT          8

/* XPT_RAVE :: CX8_REC_CTRL1 :: reserved_for_eco1 [07:06] */
#define BCHP_XPT_RAVE_CX8_REC_CTRL1_reserved_for_eco1_MASK         0x000000c0
#define BCHP_XPT_RAVE_CX8_REC_CTRL1_reserved_for_eco1_SHIFT        6

/* XPT_RAVE :: CX8_REC_CTRL1 :: ATSC_SCRAM_CTRL [05:05] */
#define BCHP_XPT_RAVE_CX8_REC_CTRL1_ATSC_SCRAM_CTRL_MASK           0x00000020
#define BCHP_XPT_RAVE_CX8_REC_CTRL1_ATSC_SCRAM_CTRL_SHIFT          5

/* XPT_RAVE :: CX8_REC_CTRL1 :: PARSE_SC [04:04] */
#define BCHP_XPT_RAVE_CX8_REC_CTRL1_PARSE_SC_MASK                  0x00000010
#define BCHP_XPT_RAVE_CX8_REC_CTRL1_PARSE_SC_SHIFT                 4

/* XPT_RAVE :: CX8_REC_CTRL1 :: SEAMLESS_PAUSE_MODE [03:03] */
#define BCHP_XPT_RAVE_CX8_REC_CTRL1_SEAMLESS_PAUSE_MODE_MASK       0x00000008
#define BCHP_XPT_RAVE_CX8_REC_CTRL1_SEAMLESS_PAUSE_MODE_SHIFT      3

/* XPT_RAVE :: CX8_REC_CTRL1 :: DTV_PF_TOGGLE_DIS [02:02] */
#define BCHP_XPT_RAVE_CX8_REC_CTRL1_DTV_PF_TOGGLE_DIS_MASK         0x00000004
#define BCHP_XPT_RAVE_CX8_REC_CTRL1_DTV_PF_TOGGLE_DIS_SHIFT        2

/* XPT_RAVE :: CX8_REC_CTRL1 :: REC_DTV2MPG_EN [01:01] */
#define BCHP_XPT_RAVE_CX8_REC_CTRL1_REC_DTV2MPG_EN_MASK            0x00000002
#define BCHP_XPT_RAVE_CX8_REC_CTRL1_REC_DTV2MPG_EN_SHIFT           1

/* XPT_RAVE :: CX8_REC_CTRL1 :: REC_TIMESTAMP_ENABLE [00:00] */
#define BCHP_XPT_RAVE_CX8_REC_CTRL1_REC_TIMESTAMP_ENABLE_MASK      0x00000001
#define BCHP_XPT_RAVE_CX8_REC_CTRL1_REC_TIMESTAMP_ENABLE_SHIFT     0

/***************************************************************************
 *CX8_REC_INIT_TS - Record Initial Timestamp Value Register
 ***************************************************************************/
/* XPT_RAVE :: CX8_REC_INIT_TS :: INIT_TS [31:00] */
#define BCHP_XPT_RAVE_CX8_REC_INIT_TS_INIT_TS_MASK                 0xffffffff
#define BCHP_XPT_RAVE_CX8_REC_INIT_TS_INIT_TS_SHIFT                0

/***************************************************************************
 *CX8_REC_TS_CTRL - Record Timestamp Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX8_REC_TS_CTRL :: reserved_for_eco0 [31:06] */
#define BCHP_XPT_RAVE_CX8_REC_TS_CTRL_reserved_for_eco0_MASK       0xffffffc0
#define BCHP_XPT_RAVE_CX8_REC_TS_CTRL_reserved_for_eco0_SHIFT      6

/* XPT_RAVE :: CX8_REC_TS_CTRL :: TS_CHECK_DIS [05:05] */
#define BCHP_XPT_RAVE_CX8_REC_TS_CTRL_TS_CHECK_DIS_MASK            0x00000020
#define BCHP_XPT_RAVE_CX8_REC_TS_CTRL_TS_CHECK_DIS_SHIFT           5

/* XPT_RAVE :: CX8_REC_TS_CTRL :: REC_TIMESTAMP_MODE [04:03] */
#define BCHP_XPT_RAVE_CX8_REC_TS_CTRL_REC_TIMESTAMP_MODE_MASK      0x00000018
#define BCHP_XPT_RAVE_CX8_REC_TS_CTRL_REC_TIMESTAMP_MODE_SHIFT     3

/* XPT_RAVE :: CX8_REC_TS_CTRL :: TS_INIT_EN [02:02] */
#define BCHP_XPT_RAVE_CX8_REC_TS_CTRL_TS_INIT_EN_MASK              0x00000004
#define BCHP_XPT_RAVE_CX8_REC_TS_CTRL_TS_INIT_EN_SHIFT             2

/* XPT_RAVE :: CX8_REC_TS_CTRL :: TS_USER_BITS [01:00] */
#define BCHP_XPT_RAVE_CX8_REC_TS_CTRL_TS_USER_BITS_MASK            0x00000003
#define BCHP_XPT_RAVE_CX8_REC_TS_CTRL_TS_USER_BITS_SHIFT           0

/***************************************************************************
 *CX8_REC_TIME_CONFIG - Record Time Configuration Register
 ***************************************************************************/
/* XPT_RAVE :: CX8_REC_TIME_CONFIG :: reserved_for_eco0 [31:25] */
#define BCHP_XPT_RAVE_CX8_REC_TIME_CONFIG_reserved_for_eco0_MASK   0xfe000000
#define BCHP_XPT_RAVE_CX8_REC_TIME_CONFIG_reserved_for_eco0_SHIFT  25

/* XPT_RAVE :: CX8_REC_TIME_CONFIG :: REC_COUNT_MODE [24:24] */
#define BCHP_XPT_RAVE_CX8_REC_TIME_CONFIG_REC_COUNT_MODE_MASK      0x01000000
#define BCHP_XPT_RAVE_CX8_REC_TIME_CONFIG_REC_COUNT_MODE_SHIFT     24

/* XPT_RAVE :: CX8_REC_TIME_CONFIG :: REC_TIMEOUT_VAL [23:00] */
#define BCHP_XPT_RAVE_CX8_REC_TIME_CONFIG_REC_TIMEOUT_VAL_MASK     0x00ffffff
#define BCHP_XPT_RAVE_CX8_REC_TIME_CONFIG_REC_TIMEOUT_VAL_SHIFT    0

/***************************************************************************
 *CX8_AV_MISC_CONFIG4 - Context Miscellaneous Config 4 Register
 ***************************************************************************/
/* XPT_RAVE :: CX8_AV_MISC_CONFIG4 :: RESERVED_CONFIG [31:24] */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG4_RESERVED_CONFIG_MASK     0xff000000
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG4_RESERVED_CONFIG_SHIFT    24

/* XPT_RAVE :: CX8_AV_MISC_CONFIG4 :: reserved_for_eco0 [23:23] */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG4_reserved_for_eco0_MASK   0x00800000
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG4_reserved_for_eco0_SHIFT  23

/* XPT_RAVE :: CX8_AV_MISC_CONFIG4 :: PES_SID_EXT_DEP [22:16] */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG4_PES_SID_EXT_DEP_MASK     0x007f0000
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG4_PES_SID_EXT_DEP_SHIFT    16

/* XPT_RAVE :: CX8_AV_MISC_CONFIG4 :: reserved_for_eco1 [15:15] */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG4_reserved_for_eco1_MASK   0x00008000
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG4_reserved_for_eco1_SHIFT  15

/* XPT_RAVE :: CX8_AV_MISC_CONFIG4 :: PES_SID_EXT_IND [14:08] */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG4_PES_SID_EXT_IND_MASK     0x00007f00
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG4_PES_SID_EXT_IND_SHIFT    8

/* XPT_RAVE :: CX8_AV_MISC_CONFIG4 :: reserved_for_eco2 [07:02] */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG4_reserved_for_eco2_MASK   0x000000fc
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG4_reserved_for_eco2_SHIFT  2

/* XPT_RAVE :: CX8_AV_MISC_CONFIG4 :: PES_SID_EXT_MODE [01:00] */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG4_PES_SID_EXT_MODE_MASK    0x00000003
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG4_PES_SID_EXT_MODE_SHIFT   0

/***************************************************************************
 *CX8_PIC_CTR - Picture Counter register
 ***************************************************************************/
/* XPT_RAVE :: CX8_PIC_CTR :: reserved0 [31:16] */
#define BCHP_XPT_RAVE_CX8_PIC_CTR_reserved0_MASK                   0xffff0000
#define BCHP_XPT_RAVE_CX8_PIC_CTR_reserved0_SHIFT                  16

/* XPT_RAVE :: CX8_PIC_CTR :: VALUE [15:00] */
#define BCHP_XPT_RAVE_CX8_PIC_CTR_VALUE_MASK                       0x0000ffff
#define BCHP_XPT_RAVE_CX8_PIC_CTR_VALUE_SHIFT                      0

/***************************************************************************
 *CX8_PIC_CTR_MODE - Picture Counter Mode Register
 ***************************************************************************/
/* XPT_RAVE :: CX8_PIC_CTR_MODE :: reserved0 [31:31] */
#define BCHP_XPT_RAVE_CX8_PIC_CTR_MODE_reserved0_MASK              0x80000000
#define BCHP_XPT_RAVE_CX8_PIC_CTR_MODE_reserved0_SHIFT             31

/* XPT_RAVE :: CX8_PIC_CTR_MODE :: Valid_PIC_CTR_VALUE [30:28] */
#define BCHP_XPT_RAVE_CX8_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_MASK    0x70000000
#define BCHP_XPT_RAVE_CX8_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_SHIFT   28

/* XPT_RAVE :: CX8_PIC_CTR_MODE :: PIC_CTR_EN [27:27] */
#define BCHP_XPT_RAVE_CX8_PIC_CTR_MODE_PIC_CTR_EN_MASK             0x08000000
#define BCHP_XPT_RAVE_CX8_PIC_CTR_MODE_PIC_CTR_EN_SHIFT            27

/* XPT_RAVE :: CX8_PIC_CTR_MODE :: reserved1 [26:26] */
#define BCHP_XPT_RAVE_CX8_PIC_CTR_MODE_reserved1_MASK              0x04000000
#define BCHP_XPT_RAVE_CX8_PIC_CTR_MODE_reserved1_SHIFT             26

/* XPT_RAVE :: CX8_PIC_CTR_MODE :: PIC_CTR_MODE [25:24] */
#define BCHP_XPT_RAVE_CX8_PIC_CTR_MODE_PIC_CTR_MODE_MASK           0x03000000
#define BCHP_XPT_RAVE_CX8_PIC_CTR_MODE_PIC_CTR_MODE_SHIFT          24

/* XPT_RAVE :: CX8_PIC_CTR_MODE :: SCV0 [23:16] */
#define BCHP_XPT_RAVE_CX8_PIC_CTR_MODE_SCV0_MASK                   0x00ff0000
#define BCHP_XPT_RAVE_CX8_PIC_CTR_MODE_SCV0_SHIFT                  16

/* XPT_RAVE :: CX8_PIC_CTR_MODE :: SCV1 [15:08] */
#define BCHP_XPT_RAVE_CX8_PIC_CTR_MODE_SCV1_MASK                   0x0000ff00
#define BCHP_XPT_RAVE_CX8_PIC_CTR_MODE_SCV1_SHIFT                  8

/* XPT_RAVE :: CX8_PIC_CTR_MODE :: SCV2 [07:00] */
#define BCHP_XPT_RAVE_CX8_PIC_CTR_MODE_SCV2_MASK                   0x000000ff
#define BCHP_XPT_RAVE_CX8_PIC_CTR_MODE_SCV2_SHIFT                  0

/***************************************************************************
 *CX8_REC_TIMER - Record Timer Register
 ***************************************************************************/
/* XPT_RAVE :: CX8_REC_TIMER :: REC_TIMER [31:00] */
#define BCHP_XPT_RAVE_CX8_REC_TIMER_REC_TIMER_MASK                 0xffffffff
#define BCHP_XPT_RAVE_CX8_REC_TIMER_REC_TIMER_SHIFT                0

/***************************************************************************
 *CX8_REC_STATE0 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX8_REC_STATE0 :: reserved_for_eco0 [31:18] */
#define BCHP_XPT_RAVE_CX8_REC_STATE0_reserved_for_eco0_MASK        0xfffc0000
#define BCHP_XPT_RAVE_CX8_REC_STATE0_reserved_for_eco0_SHIFT       18

/* XPT_RAVE :: CX8_REC_STATE0 :: REC_INIT_TIME_LO [17:08] */
#define BCHP_XPT_RAVE_CX8_REC_STATE0_REC_INIT_TIME_LO_MASK         0x0003ff00
#define BCHP_XPT_RAVE_CX8_REC_STATE0_REC_INIT_TIME_LO_SHIFT        8

/* XPT_RAVE :: CX8_REC_STATE0 :: reserved_for_eco1 [07:04] */
#define BCHP_XPT_RAVE_CX8_REC_STATE0_reserved_for_eco1_MASK        0x000000f0
#define BCHP_XPT_RAVE_CX8_REC_STATE0_reserved_for_eco1_SHIFT       4

/* XPT_RAVE :: CX8_REC_STATE0 :: LAST_CONV_TIME_STAMP_HI [03:02] */
#define BCHP_XPT_RAVE_CX8_REC_STATE0_LAST_CONV_TIME_STAMP_HI_MASK  0x0000000c
#define BCHP_XPT_RAVE_CX8_REC_STATE0_LAST_CONV_TIME_STAMP_HI_SHIFT 2

/* XPT_RAVE :: CX8_REC_STATE0 :: TS_INITIALIZED [01:01] */
#define BCHP_XPT_RAVE_CX8_REC_STATE0_TS_INITIALIZED_MASK           0x00000002
#define BCHP_XPT_RAVE_CX8_REC_STATE0_TS_INITIALIZED_SHIFT          1

/* XPT_RAVE :: CX8_REC_STATE0 :: REC_INITIALIZED [00:00] */
#define BCHP_XPT_RAVE_CX8_REC_STATE0_REC_INITIALIZED_MASK          0x00000001
#define BCHP_XPT_RAVE_CX8_REC_STATE0_REC_INITIALIZED_SHIFT         0

/***************************************************************************
 *CX8_REC_STATE1 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX8_REC_STATE1 :: REC_INIT_TIME_HI [31:00] */
#define BCHP_XPT_RAVE_CX8_REC_STATE1_REC_INIT_TIME_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_CX8_REC_STATE1_REC_INIT_TIME_HI_SHIFT        0

/***************************************************************************
 *CX8_REC_STATE2 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX8_REC_STATE2 :: INT_TIME_STAMP [31:00] */
#define BCHP_XPT_RAVE_CX8_REC_STATE2_INT_TIME_STAMP_MASK           0xffffffff
#define BCHP_XPT_RAVE_CX8_REC_STATE2_INT_TIME_STAMP_SHIFT          0

/***************************************************************************
 *CX8_REC_STATE2b - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX8_REC_STATE2b :: LAST_CONV_TIME_STAMP_LO [31:00] */
#define BCHP_XPT_RAVE_CX8_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX8_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_SHIFT 0

/***************************************************************************
 *CX8_REC_STATE3 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX8_REC_STATE3 :: reserved_for_eco0 [31:09] */
#define BCHP_XPT_RAVE_CX8_REC_STATE3_reserved_for_eco0_MASK        0xfffffe00
#define BCHP_XPT_RAVE_CX8_REC_STATE3_reserved_for_eco0_SHIFT       9

/* XPT_RAVE :: CX8_REC_STATE3 :: REC_DSS_PARITY [08:08] */
#define BCHP_XPT_RAVE_CX8_REC_STATE3_REC_DSS_PARITY_MASK           0x00000100
#define BCHP_XPT_RAVE_CX8_REC_STATE3_REC_DSS_PARITY_SHIFT          8

/* XPT_RAVE :: CX8_REC_STATE3 :: REC_COUNT_HI [07:00] */
#define BCHP_XPT_RAVE_CX8_REC_STATE3_REC_COUNT_HI_MASK             0x000000ff
#define BCHP_XPT_RAVE_CX8_REC_STATE3_REC_COUNT_HI_SHIFT            0

/***************************************************************************
 *CX8_REC_COUNT - Record Packet Count Register
 ***************************************************************************/
/* XPT_RAVE :: CX8_REC_COUNT :: REC_COUNT [31:00] */
#define BCHP_XPT_RAVE_CX8_REC_COUNT_REC_COUNT_MASK                 0xffffffff
#define BCHP_XPT_RAVE_CX8_REC_COUNT_REC_COUNT_SHIFT                0

/***************************************************************************
 *CX8_PIC_INC_DEC_CTRL - Picture Counter Increment/Decrement/Reset Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX8_PIC_INC_DEC_CTRL :: reserved0 [31:18] */
#define BCHP_XPT_RAVE_CX8_PIC_INC_DEC_CTRL_reserved0_MASK          0xfffc0000
#define BCHP_XPT_RAVE_CX8_PIC_INC_DEC_CTRL_reserved0_SHIFT         18

/* XPT_RAVE :: CX8_PIC_INC_DEC_CTRL :: INC_DEC_MODE [17:16] */
#define BCHP_XPT_RAVE_CX8_PIC_INC_DEC_CTRL_INC_DEC_MODE_MASK       0x00030000
#define BCHP_XPT_RAVE_CX8_PIC_INC_DEC_CTRL_INC_DEC_MODE_SHIFT      16

/* XPT_RAVE :: CX8_PIC_INC_DEC_CTRL :: INC_DEC_VALUE [15:00] */
#define BCHP_XPT_RAVE_CX8_PIC_INC_DEC_CTRL_INC_DEC_VALUE_MASK      0x0000ffff
#define BCHP_XPT_RAVE_CX8_PIC_INC_DEC_CTRL_INC_DEC_VALUE_SHIFT     0

/***************************************************************************
 *CX8_SC - Scrambling Control Monitor Register
 ***************************************************************************/
/* XPT_RAVE :: CX8_SC :: RESERVED_FOR_FW_0 [31:08] */
#define BCHP_XPT_RAVE_CX8_SC_RESERVED_FOR_FW_0_MASK                0xffffff00
#define BCHP_XPT_RAVE_CX8_SC_RESERVED_FOR_FW_0_SHIFT               8

/* XPT_RAVE :: CX8_SC :: SC_ENABLE [07:07] */
#define BCHP_XPT_RAVE_CX8_SC_SC_ENABLE_MASK                        0x00000080
#define BCHP_XPT_RAVE_CX8_SC_SC_ENABLE_SHIFT                       7

/* XPT_RAVE :: CX8_SC :: SC_PUSI_VALID [06:06] */
#define BCHP_XPT_RAVE_CX8_SC_SC_PUSI_VALID_MASK                    0x00000040
#define BCHP_XPT_RAVE_CX8_SC_SC_PUSI_VALID_SHIFT                   6

/* XPT_RAVE :: CX8_SC :: SC_PUSI [05:04] */
#define BCHP_XPT_RAVE_CX8_SC_SC_PUSI_MASK                          0x00000030
#define BCHP_XPT_RAVE_CX8_SC_SC_PUSI_SHIFT                         4

/* XPT_RAVE :: CX8_SC :: SC_OR_MODE [03:03] */
#define BCHP_XPT_RAVE_CX8_SC_SC_OR_MODE_MASK                       0x00000008
#define BCHP_XPT_RAVE_CX8_SC_SC_OR_MODE_SHIFT                      3

/* XPT_RAVE :: CX8_SC :: SC_ALL_VALID [02:02] */
#define BCHP_XPT_RAVE_CX8_SC_SC_ALL_VALID_MASK                     0x00000004
#define BCHP_XPT_RAVE_CX8_SC_SC_ALL_VALID_SHIFT                    2

/* XPT_RAVE :: CX8_SC :: SC_ALL [01:00] */
#define BCHP_XPT_RAVE_CX8_SC_SC_ALL_MASK                           0x00000003
#define BCHP_XPT_RAVE_CX8_SC_SC_ALL_SHIFT                          0

/***************************************************************************
 *CX8_AV_MISC_CONFIG5 - Context Miscellaneous Config 5 Register
 ***************************************************************************/
/* XPT_RAVE :: CX8_AV_MISC_CONFIG5 :: RESERVED_FOR_FW_1 [31:26] */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG5_RESERVED_FOR_FW_1_MASK   0xfc000000
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG5_RESERVED_FOR_FW_1_SHIFT  26

/* XPT_RAVE :: CX8_AV_MISC_CONFIG5 :: ITB_OVFL_INT_STATUS [25:25] */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG5_ITB_OVFL_INT_STATUS_MASK 0x02000000
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG5_ITB_OVFL_INT_STATUS_SHIFT 25

/* XPT_RAVE :: CX8_AV_MISC_CONFIG5 :: CDB_OVFL_INT_STATUS [24:24] */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG5_CDB_OVFL_INT_STATUS_MASK 0x01000000
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG5_CDB_OVFL_INT_STATUS_SHIFT 24

/* XPT_RAVE :: CX8_AV_MISC_CONFIG5 :: ASF_HEADER_LENGTH [23:16] */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG5_ASF_HEADER_LENGTH_MASK   0x00ff0000
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG5_ASF_HEADER_LENGTH_SHIFT  16

/* XPT_RAVE :: CX8_AV_MISC_CONFIG5 :: ASF_ENABLE [15:15] */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG5_ASF_ENABLE_MASK          0x00008000
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG5_ASF_ENABLE_SHIFT         15

/* XPT_RAVE :: CX8_AV_MISC_CONFIG5 :: ASF_AV_MODE [14:14] */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG5_ASF_AV_MODE_MASK         0x00004000
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG5_ASF_AV_MODE_SHIFT        14

/* XPT_RAVE :: CX8_AV_MISC_CONFIG5 :: RESERVED_FOR_FW_2 [13:09] */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG5_RESERVED_FOR_FW_2_MASK   0x00003e00
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG5_RESERVED_FOR_FW_2_SHIFT  9

/* XPT_RAVE :: CX8_AV_MISC_CONFIG5 :: VCT_PID_EN [08:08] */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG5_VCT_PID_EN_MASK          0x00000100
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG5_VCT_PID_EN_SHIFT         8

/* XPT_RAVE :: CX8_AV_MISC_CONFIG5 :: VCT_TABLE_ID [07:00] */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG5_VCT_TABLE_ID_MASK        0x000000ff
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG5_VCT_TABLE_ID_SHIFT       0

/***************************************************************************
 *CX8_RAVE_Reg_1 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX8_RAVE_Reg_1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX8_RAVE_Reg_1_reserved_for_eco0_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX8_RAVE_Reg_1_reserved_for_eco0_SHIFT       0

/***************************************************************************
 *CX8_RAVE_Reg_2 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX8_RAVE_Reg_2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX8_RAVE_Reg_2_reserved_for_eco0_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX8_RAVE_Reg_2_reserved_for_eco0_SHIFT       0

/***************************************************************************
 *CX8_RAVE_Reg_3 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX8_RAVE_Reg_3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX8_RAVE_Reg_3_reserved_for_eco0_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX8_RAVE_Reg_3_reserved_for_eco0_SHIFT       0

/***************************************************************************
 *CX8_ATSOFFSET_CONFIG - Config register for ATS OFFSET feature
 ***************************************************************************/
/* XPT_RAVE :: CX8_ATSOFFSET_CONFIG :: reserved_for_eco0 [31:16] */
#define BCHP_XPT_RAVE_CX8_ATSOFFSET_CONFIG_reserved_for_eco0_MASK  0xffff0000
#define BCHP_XPT_RAVE_CX8_ATSOFFSET_CONFIG_reserved_for_eco0_SHIFT 16

/* XPT_RAVE :: CX8_ATSOFFSET_CONFIG :: LOCAL_ATS_FORMAT [15:15] */
#define BCHP_XPT_RAVE_CX8_ATSOFFSET_CONFIG_LOCAL_ATS_FORMAT_MASK   0x00008000
#define BCHP_XPT_RAVE_CX8_ATSOFFSET_CONFIG_LOCAL_ATS_FORMAT_SHIFT  15

/* XPT_RAVE :: CX8_ATSOFFSET_CONFIG :: LOCAL_ATS_GEN_ENABLE [14:14] */
#define BCHP_XPT_RAVE_CX8_ATSOFFSET_CONFIG_LOCAL_ATS_GEN_ENABLE_MASK 0x00004000
#define BCHP_XPT_RAVE_CX8_ATSOFFSET_CONFIG_LOCAL_ATS_GEN_ENABLE_SHIFT 14

/* XPT_RAVE :: CX8_ATSOFFSET_CONFIG :: SW_ATSOFFSET_ENABLE [13:13] */
#define BCHP_XPT_RAVE_CX8_ATSOFFSET_CONFIG_SW_ATSOFFSET_ENABLE_MASK 0x00002000
#define BCHP_XPT_RAVE_CX8_ATSOFFSET_CONFIG_SW_ATSOFFSET_ENABLE_SHIFT 13

/* XPT_RAVE :: CX8_ATSOFFSET_CONFIG :: PCR_PID_CH_CHANGED [12:12] */
#define BCHP_XPT_RAVE_CX8_ATSOFFSET_CONFIG_PCR_PID_CH_CHANGED_MASK 0x00001000
#define BCHP_XPT_RAVE_CX8_ATSOFFSET_CONFIG_PCR_PID_CH_CHANGED_SHIFT 12

/* XPT_RAVE :: CX8_ATSOFFSET_CONFIG :: ATSOFFSET_ENABLE [11:11] */
#define BCHP_XPT_RAVE_CX8_ATSOFFSET_CONFIG_ATSOFFSET_ENABLE_MASK   0x00000800
#define BCHP_XPT_RAVE_CX8_ATSOFFSET_CONFIG_ATSOFFSET_ENABLE_SHIFT  11

/* XPT_RAVE :: CX8_ATSOFFSET_CONFIG :: PCR_PID_CH [10:00] */
#define BCHP_XPT_RAVE_CX8_ATSOFFSET_CONFIG_PCR_PID_CH_MASK         0x000007ff
#define BCHP_XPT_RAVE_CX8_ATSOFFSET_CONFIG_PCR_PID_CH_SHIFT        0

/***************************************************************************
 *CX8_ATSOFFSET_OFFSET_MAGNITUDE - 32 bit magnitude of the 33 bit signed ATS offset
 ***************************************************************************/
/* XPT_RAVE :: CX8_ATSOFFSET_OFFSET_MAGNITUDE :: ATS_OFFSET_MAGNITUDE [31:00] */
#define BCHP_XPT_RAVE_CX8_ATSOFFSET_OFFSET_MAGNITUDE_ATS_OFFSET_MAGNITUDE_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX8_ATSOFFSET_OFFSET_MAGNITUDE_ATS_OFFSET_MAGNITUDE_SHIFT 0

/***************************************************************************
 *CX8_ATSOFFSET_OFFSET_SIGN_BIT - Sign bit of the 33 bit signed ATS offset
 ***************************************************************************/
/* XPT_RAVE :: CX8_ATSOFFSET_OFFSET_SIGN_BIT :: reserved_for_eco0 [31:01] */
#define BCHP_XPT_RAVE_CX8_ATSOFFSET_OFFSET_SIGN_BIT_reserved_for_eco0_MASK 0xfffffffe
#define BCHP_XPT_RAVE_CX8_ATSOFFSET_OFFSET_SIGN_BIT_reserved_for_eco0_SHIFT 1

/* XPT_RAVE :: CX8_ATSOFFSET_OFFSET_SIGN_BIT :: ATS_OFSET_SIGN [00:00] */
#define BCHP_XPT_RAVE_CX8_ATSOFFSET_OFFSET_SIGN_BIT_ATS_OFSET_SIGN_MASK 0x00000001
#define BCHP_XPT_RAVE_CX8_ATSOFFSET_OFFSET_SIGN_BIT_ATS_OFSET_SIGN_SHIFT 0

/***************************************************************************
 *CX8_ATSOFFSET_PCR - PCR value of the last PCR packet
 ***************************************************************************/
/* XPT_RAVE :: CX8_ATSOFFSET_PCR :: PCR [31:00] */
#define BCHP_XPT_RAVE_CX8_ATSOFFSET_PCR_PCR_MASK                   0xffffffff
#define BCHP_XPT_RAVE_CX8_ATSOFFSET_PCR_PCR_SHIFT                  0

/***************************************************************************
 *CX8_ATSOFFSET_ATS - ATS of the last packet carrying PCR
 ***************************************************************************/
/* XPT_RAVE :: CX8_ATSOFFSET_ATS :: ATS [31:00] */
#define BCHP_XPT_RAVE_CX8_ATSOFFSET_ATS_ATS_MASK                   0xffffffff
#define BCHP_XPT_RAVE_CX8_ATSOFFSET_ATS_ATS_SHIFT                  0

/***************************************************************************
 *CX8_ATSOFFSET_ADJ_ATS - Adjusted ATS of the last packet
 ***************************************************************************/
/* XPT_RAVE :: CX8_ATSOFFSET_ADJ_ATS :: ADJ_ATS [31:00] */
#define BCHP_XPT_RAVE_CX8_ATSOFFSET_ADJ_ATS_ADJ_ATS_MASK           0xffffffff
#define BCHP_XPT_RAVE_CX8_ATSOFFSET_ADJ_ATS_ADJ_ATS_SHIFT          0

/***************************************************************************
 *CX8_ATSOFFSET_NEXT_PKT_ATS - ATS to be used for next packet in Local Timestamp generation mode
 ***************************************************************************/
/* XPT_RAVE :: CX8_ATSOFFSET_NEXT_PKT_ATS :: NEXT_PKT_ATS [31:00] */
#define BCHP_XPT_RAVE_CX8_ATSOFFSET_NEXT_PKT_ATS_NEXT_PKT_ATS_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX8_ATSOFFSET_NEXT_PKT_ATS_NEXT_PKT_ATS_SHIFT 0

/***************************************************************************
 *CX8_ATSOFFSET_PKT2PKT_ATS_DELTA - ATS delta to be used in Local Timestamp generation mode
 ***************************************************************************/
/* XPT_RAVE :: CX8_ATSOFFSET_PKT2PKT_ATS_DELTA :: PKT2PKT_DELTA [31:00] */
#define BCHP_XPT_RAVE_CX8_ATSOFFSET_PKT2PKT_ATS_DELTA_PKT2PKT_DELTA_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX8_ATSOFFSET_PKT2PKT_ATS_DELTA_PKT2PKT_DELTA_SHIFT 0

/***************************************************************************
 *CX8_RAVE_Reg_4 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX8_RAVE_Reg_4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX8_RAVE_Reg_4_reserved_for_eco0_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX8_RAVE_Reg_4_reserved_for_eco0_SHIFT       0

/***************************************************************************
 *CX8_RAVE_Reg_5 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX8_RAVE_Reg_5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX8_RAVE_Reg_5_reserved_for_eco0_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX8_RAVE_Reg_5_reserved_for_eco0_SHIFT       0

/***************************************************************************
 *CX9_AV_CDB_WRITE_PTR - Context CDB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX9_AV_CDB_WRITE_PTR :: CDB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX9_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_MASK      0xffffffff
#define BCHP_XPT_RAVE_CX9_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_SHIFT     0

/***************************************************************************
 *CX9_AV_CDB_READ_PTR - Context CDB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX9_AV_CDB_READ_PTR :: CDB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX9_AV_CDB_READ_PTR_CDB_READ_PTR_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX9_AV_CDB_READ_PTR_CDB_READ_PTR_SHIFT       0

/***************************************************************************
 *CX9_AV_CDB_BASE_PTR - Context CDB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX9_AV_CDB_BASE_PTR :: CDB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX9_AV_CDB_BASE_PTR_CDB_BASE_PTR_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX9_AV_CDB_BASE_PTR_CDB_BASE_PTR_SHIFT       0

/***************************************************************************
 *CX9_AV_CDB_END_PTR - Context CDB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX9_AV_CDB_END_PTR :: CDB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX9_AV_CDB_END_PTR_CDB_END_PTR_MASK          0xffffffff
#define BCHP_XPT_RAVE_CX9_AV_CDB_END_PTR_CDB_END_PTR_SHIFT         0

/***************************************************************************
 *CX9_AV_CDB_VALID_PTR - Context CDB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX9_AV_CDB_VALID_PTR :: CDB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX9_AV_CDB_VALID_PTR_CDB_VALID_PTR_MASK      0xffffffff
#define BCHP_XPT_RAVE_CX9_AV_CDB_VALID_PTR_CDB_VALID_PTR_SHIFT     0

/***************************************************************************
 *CX9_AV_CDB_WRAPAROUND_PTR - Context CDB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX9_AV_CDB_WRAPAROUND_PTR :: CDB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX9_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX9_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX9_AV_CDB_THRESHOLD_LEVEL - Context CDB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX9_AV_CDB_THRESHOLD_LEVEL :: CDB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX9_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX9_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX9_AV_CDB_THRESHOLD_LEVEL :: CDB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX9_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX9_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX9_AV_CDB_DEPTH - Context CDB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX9_AV_CDB_DEPTH :: CDB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX9_AV_CDB_DEPTH_CDB_WRAPAROUND_MASK         0x80000000
#define BCHP_XPT_RAVE_CX9_AV_CDB_DEPTH_CDB_WRAPAROUND_SHIFT        31

/* XPT_RAVE :: CX9_AV_CDB_DEPTH :: CDB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX9_AV_CDB_DEPTH_CDB_OVERFLOW_MASK           0x40000000
#define BCHP_XPT_RAVE_CX9_AV_CDB_DEPTH_CDB_OVERFLOW_SHIFT          30

/* XPT_RAVE :: CX9_AV_CDB_DEPTH :: CDB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX9_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_MASK    0x30000000
#define BCHP_XPT_RAVE_CX9_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_SHIFT   28

/* XPT_RAVE :: CX9_AV_CDB_DEPTH :: CDB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX9_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_MASK       0x0fffffff
#define BCHP_XPT_RAVE_CX9_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_SHIFT      0

/***************************************************************************
 *CX9_AV_THRESHOLDS - Context Thresholds
 ***************************************************************************/
/* XPT_RAVE :: CX9_AV_THRESHOLDS :: CONTEXT_OVERFLOW_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX9_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX9_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX9_AV_THRESHOLDS :: CONTEXT_WRAPAROUND_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX9_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX9_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX9_AV_ITB_WRITE_PTR - Context ITB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX9_AV_ITB_WRITE_PTR :: ITB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX9_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_MASK      0xffffffff
#define BCHP_XPT_RAVE_CX9_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_SHIFT     0

/***************************************************************************
 *CX9_AV_ITB_READ_PTR - Context ITB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX9_AV_ITB_READ_PTR :: ITB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX9_AV_ITB_READ_PTR_ITB_READ_PTR_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX9_AV_ITB_READ_PTR_ITB_READ_PTR_SHIFT       0

/***************************************************************************
 *CX9_AV_ITB_BASE_PTR - Context ITB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX9_AV_ITB_BASE_PTR :: ITB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX9_AV_ITB_BASE_PTR_ITB_BASE_PTR_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX9_AV_ITB_BASE_PTR_ITB_BASE_PTR_SHIFT       0

/***************************************************************************
 *CX9_AV_ITB_END_PTR - Context ITB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX9_AV_ITB_END_PTR :: ITB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX9_AV_ITB_END_PTR_ITB_END_PTR_MASK          0xffffffff
#define BCHP_XPT_RAVE_CX9_AV_ITB_END_PTR_ITB_END_PTR_SHIFT         0

/***************************************************************************
 *CX9_AV_ITB_VALID_PTR - Context ITB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX9_AV_ITB_VALID_PTR :: ITB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX9_AV_ITB_VALID_PTR_ITB_VALID_PTR_MASK      0xffffffff
#define BCHP_XPT_RAVE_CX9_AV_ITB_VALID_PTR_ITB_VALID_PTR_SHIFT     0

/***************************************************************************
 *CX9_AV_ITB_WRAPAROUND_PTR - Context ITB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX9_AV_ITB_WRAPAROUND_PTR :: ITB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX9_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX9_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX9_AV_ITB_THRESHOLD_LEVEL - Context ITB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX9_AV_ITB_THRESHOLD_LEVEL :: ITB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX9_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX9_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX9_AV_ITB_THRESHOLD_LEVEL :: ITB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX9_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX9_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX9_AV_ITB_DEPTH - Context ITB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX9_AV_ITB_DEPTH :: ITB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX9_AV_ITB_DEPTH_ITB_WRAPAROUND_MASK         0x80000000
#define BCHP_XPT_RAVE_CX9_AV_ITB_DEPTH_ITB_WRAPAROUND_SHIFT        31

/* XPT_RAVE :: CX9_AV_ITB_DEPTH :: ITB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX9_AV_ITB_DEPTH_ITB_OVERFLOW_MASK           0x40000000
#define BCHP_XPT_RAVE_CX9_AV_ITB_DEPTH_ITB_OVERFLOW_SHIFT          30

/* XPT_RAVE :: CX9_AV_ITB_DEPTH :: ITB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX9_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_MASK    0x30000000
#define BCHP_XPT_RAVE_CX9_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_SHIFT   28

/* XPT_RAVE :: CX9_AV_ITB_DEPTH :: ITB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX9_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_MASK       0x0fffffff
#define BCHP_XPT_RAVE_CX9_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_SHIFT      0

/***************************************************************************
 *CX9_REC_MISC_CONFIG - Miscellaneous Config
 ***************************************************************************/
/* XPT_RAVE :: CX9_REC_MISC_CONFIG :: reserved_for_eco0 [31:18] */
#define BCHP_XPT_RAVE_CX9_REC_MISC_CONFIG_reserved_for_eco0_MASK   0xfffc0000
#define BCHP_XPT_RAVE_CX9_REC_MISC_CONFIG_reserved_for_eco0_SHIFT  18

/* XPT_RAVE :: CX9_REC_MISC_CONFIG :: EMM_EN [17:17] */
#define BCHP_XPT_RAVE_CX9_REC_MISC_CONFIG_EMM_EN_MASK              0x00020000
#define BCHP_XPT_RAVE_CX9_REC_MISC_CONFIG_EMM_EN_SHIFT             17

/* XPT_RAVE :: CX9_REC_MISC_CONFIG :: IGNORE_CLEAR_SC_EVENT [16:16] */
#define BCHP_XPT_RAVE_CX9_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_MASK 0x00010000
#define BCHP_XPT_RAVE_CX9_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_SHIFT 16

/* XPT_RAVE :: CX9_REC_MISC_CONFIG :: SC_DETECT_FOR_ALL [15:15] */
#define BCHP_XPT_RAVE_CX9_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_MASK   0x00008000
#define BCHP_XPT_RAVE_CX9_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_SHIFT  15

/* XPT_RAVE :: CX9_REC_MISC_CONFIG :: REC_AVN [14:14] */
#define BCHP_XPT_RAVE_CX9_REC_MISC_CONFIG_REC_AVN_MASK             0x00004000
#define BCHP_XPT_RAVE_CX9_REC_MISC_CONFIG_REC_AVN_SHIFT            14

/* XPT_RAVE :: CX9_REC_MISC_CONFIG :: TPIT_ENABLE [13:13] */
#define BCHP_XPT_RAVE_CX9_REC_MISC_CONFIG_TPIT_ENABLE_MASK         0x00002000
#define BCHP_XPT_RAVE_CX9_REC_MISC_CONFIG_TPIT_ENABLE_SHIFT        13

/* XPT_RAVE :: CX9_REC_MISC_CONFIG :: TPIT_CHANNEL [12:08] */
#define BCHP_XPT_RAVE_CX9_REC_MISC_CONFIG_TPIT_CHANNEL_MASK        0x00001f00
#define BCHP_XPT_RAVE_CX9_REC_MISC_CONFIG_TPIT_CHANNEL_SHIFT       8

/* XPT_RAVE :: CX9_REC_MISC_CONFIG :: reserved_for_eco1 [07:02] */
#define BCHP_XPT_RAVE_CX9_REC_MISC_CONFIG_reserved_for_eco1_MASK   0x000000fc
#define BCHP_XPT_RAVE_CX9_REC_MISC_CONFIG_reserved_for_eco1_SHIFT  2

/* XPT_RAVE :: CX9_REC_MISC_CONFIG :: SCD_MAP_MODE [01:00] */
#define BCHP_XPT_RAVE_CX9_REC_MISC_CONFIG_SCD_MAP_MODE_MASK        0x00000003
#define BCHP_XPT_RAVE_CX9_REC_MISC_CONFIG_SCD_MAP_MODE_SHIFT       0

/***************************************************************************
 *CX9_REC_SCD_PIDS_A - Context SCD map PIDS A
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX9_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX9_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_A [30:30] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_MASK 0x40000000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_SHIFT 30

/* XPT_RAVE :: CX9_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: SCD_NUMA [29:24] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_NUMA_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_NUMA_SHIFT 24

/* XPT_RAVE :: CX9_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX9_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: PID_CHA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_PID_CHA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_PID_CHA_VALID_SHIFT 15

/* XPT_RAVE :: CX9_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX9_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: SCD_PID_CHA [12:00] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PID_CHA_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PID_CHA_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX9_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX9_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_A [30:30] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_MASK 0x40000000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_SHIFT 30

/* XPT_RAVE :: CX9_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: SCD_NUMA [29:24] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_NUMA_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_NUMA_SHIFT 24

/* XPT_RAVE :: CX9_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX9_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: PIDA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_PIDA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_PIDA_VALID_SHIFT 15

/* XPT_RAVE :: CX9_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX9_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: SCD_PIDA [12:00] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PIDA_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PIDA_SHIFT 0

/***************************************************************************
 *CX9_REC_SCD_PIDS_B - Context SCD map PIDS B
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX9_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX9_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_B [30:30] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_MASK 0x40000000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_SHIFT 30

/* XPT_RAVE :: CX9_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: SCD_NUMB [29:24] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_NUMB_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_NUMB_SHIFT 24

/* XPT_RAVE :: CX9_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX9_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: PID_CHB_VALID [15:15] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_PID_CHB_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_PID_CHB_VALID_SHIFT 15

/* XPT_RAVE :: CX9_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX9_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: SCD_PID_CHB [12:00] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PID_CHB_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PID_CHB_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX9_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX9_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_B [30:30] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_B_MASK 0x40000000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_B_SHIFT 30

/* XPT_RAVE :: CX9_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: SCD_NUMB [29:24] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_NUMB_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_NUMB_SHIFT 24

/* XPT_RAVE :: CX9_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX9_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: PIDB_VALID [15:15] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_PIDB_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_PIDB_VALID_SHIFT 15

/* XPT_RAVE :: CX9_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX9_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: SCD_PIDB [12:00] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PIDB_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PIDB_SHIFT 0

/***************************************************************************
 *CX9_REC_SCD_PIDS_C - Context SCD map PIDS C
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX9_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX9_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_C [30:30] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_MASK 0x40000000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_SHIFT 30

/* XPT_RAVE :: CX9_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: SCD_NUMC [29:24] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_NUMC_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_NUMC_SHIFT 24

/* XPT_RAVE :: CX9_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX9_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: PID_CHC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_PID_CHC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_PID_CHC_VALID_SHIFT 15

/* XPT_RAVE :: CX9_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX9_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: SCD_PID_CHC [12:00] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PID_CHC_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PID_CHC_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX9_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX9_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_C [30:30] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_MASK 0x40000000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_SHIFT 30

/* XPT_RAVE :: CX9_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: SCD_NUMC [29:24] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_NUMC_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_NUMC_SHIFT 24

/* XPT_RAVE :: CX9_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX9_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: PIDC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_PIDC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_PIDC_VALID_SHIFT 15

/* XPT_RAVE :: CX9_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX9_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: SCD_PIDC [12:00] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PIDC_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PIDC_SHIFT 0

/***************************************************************************
 *CX9_REC_SCD_PIDS_D - Context SCD map PIDS D
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX9_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX9_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_D [30:30] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_MASK 0x40000000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_SHIFT 30

/* XPT_RAVE :: CX9_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: SCD_NUMD [29:24] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_NUMD_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_NUMD_SHIFT 24

/* XPT_RAVE :: CX9_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX9_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: PID_CHD_VALID [15:15] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_PID_CHD_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_PID_CHD_VALID_SHIFT 15

/* XPT_RAVE :: CX9_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX9_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: SCD_PID_CHD [12:00] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PID_CHD_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PID_CHD_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX9_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX9_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_D [30:30] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_D_MASK 0x40000000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_D_SHIFT 30

/* XPT_RAVE :: CX9_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: SCD_NUMD [29:24] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_NUMD_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_NUMD_SHIFT 24

/* XPT_RAVE :: CX9_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX9_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: PIDD_VALID [15:15] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_PIDD_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_PIDD_VALID_SHIFT 15

/* XPT_RAVE :: CX9_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX9_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: SCD_PIDD [12:00] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PIDD_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PIDD_SHIFT 0

/***************************************************************************
 *CX9_REC_SCD_PIDS_E - Context SCD map PIDS E
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX9_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX9_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_E [30:30] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_MASK 0x40000000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_SHIFT 30

/* XPT_RAVE :: CX9_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: SCD_NUME [29:24] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_NUME_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_NUME_SHIFT 24

/* XPT_RAVE :: CX9_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX9_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: PID_CHE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_PID_CHE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_PID_CHE_VALID_SHIFT 15

/* XPT_RAVE :: CX9_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX9_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: SCD_PID_CHE [12:00] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PID_CHE_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PID_CHE_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX9_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX9_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_E [30:30] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_MASK 0x40000000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_SHIFT 30

/* XPT_RAVE :: CX9_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: SCD_NUME [29:24] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_NUME_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_NUME_SHIFT 24

/* XPT_RAVE :: CX9_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX9_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: PIDE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_PIDE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_PIDE_VALID_SHIFT 15

/* XPT_RAVE :: CX9_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX9_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: SCD_PIDE [12:00] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PIDE_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PIDE_SHIFT 0

/***************************************************************************
 *CX9_REC_SCD_PIDS_F - Context SCD map PIDS F
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX9_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX9_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_F [30:30] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_MASK 0x40000000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_SHIFT 30

/* XPT_RAVE :: CX9_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: SCD_NUMF [29:24] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_NUMF_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_NUMF_SHIFT 24

/* XPT_RAVE :: CX9_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX9_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: PID_CHF_VALID [15:15] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_PID_CHF_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_PID_CHF_VALID_SHIFT 15

/* XPT_RAVE :: CX9_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX9_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: SCD_PID_CHF [12:00] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PID_CHF_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PID_CHF_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX9_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX9_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_F [30:30] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_F_MASK 0x40000000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_F_SHIFT 30

/* XPT_RAVE :: CX9_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: SCD_NUMF [29:24] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_NUMF_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_NUMF_SHIFT 24

/* XPT_RAVE :: CX9_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX9_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: PIDF_VALID [15:15] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_PIDF_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_PIDF_VALID_SHIFT 15

/* XPT_RAVE :: CX9_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX9_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: SCD_PIDF [12:00] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PIDF_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PIDF_SHIFT 0

/***************************************************************************
 *CX9_REC_SCD_PIDS_G - Context SCD map PIDS G
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX9_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX9_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_G [30:30] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_MASK 0x40000000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_SHIFT 30

/* XPT_RAVE :: CX9_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: SCD_NUMG [29:24] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_NUMG_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_NUMG_SHIFT 24

/* XPT_RAVE :: CX9_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX9_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: PID_CHG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_PID_CHG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_PID_CHG_VALID_SHIFT 15

/* XPT_RAVE :: CX9_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX9_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: SCD_PID_CHG [12:00] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PID_CHG_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PID_CHG_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX9_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX9_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_G [30:30] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_MASK 0x40000000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_SHIFT 30

/* XPT_RAVE :: CX9_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: SCD_NUMG [29:24] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_NUMG_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_NUMG_SHIFT 24

/* XPT_RAVE :: CX9_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX9_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: PIDG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_PIDG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_PIDG_VALID_SHIFT 15

/* XPT_RAVE :: CX9_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX9_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: SCD_PIDG [12:00] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PIDG_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PIDG_SHIFT 0

/***************************************************************************
 *CX9_REC_SCD_PIDS_H - Context SCD map PIDS H
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX9_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX9_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_H [30:30] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_MASK 0x40000000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_SHIFT 30

/* XPT_RAVE :: CX9_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: SCD_NUMH [29:24] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_NUMH_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_NUMH_SHIFT 24

/* XPT_RAVE :: CX9_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX9_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: PID_CHH_VALID [15:15] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_PID_CHH_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_PID_CHH_VALID_SHIFT 15

/* XPT_RAVE :: CX9_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX9_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: SCD_PID_CHH [12:00] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PID_CHH_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PID_CHH_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX9_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX9_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_H [30:30] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_H_MASK 0x40000000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_H_SHIFT 30

/* XPT_RAVE :: CX9_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: SCD_NUMH [29:24] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_NUMH_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_NUMH_SHIFT 24

/* XPT_RAVE :: CX9_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX9_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: PIDH_VALID [15:15] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_PIDH_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_PIDH_VALID_SHIFT 15

/* XPT_RAVE :: CX9_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX9_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: SCD_PIDH [12:00] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PIDH_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PIDH_SHIFT 0

/***************************************************************************
 *CX9_AV_MISC_CONFIG1 - Context Miscellaneous Config 1 Register
 ***************************************************************************/
/* XPT_RAVE :: CX9_AV_MISC_CONFIG1 :: BAND_HOLD_EN [31:31] */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG1_BAND_HOLD_EN_MASK        0x80000000
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG1_BAND_HOLD_EN_SHIFT       31

/* XPT_RAVE :: CX9_AV_MISC_CONFIG1 :: EMU_PREV_BYTE_REMOVE [30:30] */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_MASK 0x40000000
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_SHIFT 30

/* XPT_RAVE :: CX9_AV_MISC_CONFIG1 :: SHIFT_PTS [29:29] */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG1_SHIFT_PTS_MASK           0x20000000
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG1_SHIFT_PTS_SHIFT          29

/* XPT_RAVE :: CX9_AV_MISC_CONFIG1 :: CONVERT_PTS [28:28] */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG1_CONVERT_PTS_MASK         0x10000000
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG1_CONVERT_PTS_SHIFT        28

/* XPT_RAVE :: CX9_AV_MISC_CONFIG1 :: PES_SYNC_MODE [27:26] */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG1_PES_SYNC_MODE_MASK       0x0c000000
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG1_PES_SYNC_MODE_SHIFT      26

/* XPT_RAVE :: CX9_AV_MISC_CONFIG1 :: PES_TYPE_MODE [25:24] */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG1_PES_TYPE_MODE_MASK       0x03000000
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG1_PES_TYPE_MODE_SHIFT      24

/* XPT_RAVE :: CX9_AV_MISC_CONFIG1 :: EMU_PREV_MODE [23:23] */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG1_EMU_PREV_MODE_MASK       0x00800000
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG1_EMU_PREV_MODE_SHIFT      23

/* XPT_RAVE :: CX9_AV_MISC_CONFIG1 :: OUTPUT_FORMAT [22:21] */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG1_OUTPUT_FORMAT_MASK       0x00600000
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG1_OUTPUT_FORMAT_SHIFT      21

/* XPT_RAVE :: CX9_AV_MISC_CONFIG1 :: CONTEXT_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG1_CONTEXT_ENABLE_MASK      0x00100000
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG1_CONTEXT_ENABLE_SHIFT     20

/* XPT_RAVE :: CX9_AV_MISC_CONFIG1 :: INPUT_ES_FORMAT [19:16] */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG1_INPUT_ES_FORMAT_MASK     0x000f0000
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG1_INPUT_ES_FORMAT_SHIFT    16

/* XPT_RAVE :: CX9_AV_MISC_CONFIG1 :: STREAM_ID_HI [15:08] */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG1_STREAM_ID_HI_MASK        0x0000ff00
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG1_STREAM_ID_HI_SHIFT       8

/* XPT_RAVE :: CX9_AV_MISC_CONFIG1 :: STREAM_ID_LO [07:00] */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG1_STREAM_ID_LO_MASK        0x000000ff
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG1_STREAM_ID_LO_SHIFT       0

/***************************************************************************
 *CX9_AV_MISC_CONFIG2 - Context Miscellaneous Config 2 Register
 ***************************************************************************/
/* XPT_RAVE :: CX9_AV_MISC_CONFIG2 :: DISABLE_BEFORE_PES [31:31] */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_MASK  0x80000000
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_SHIFT 31

/* XPT_RAVE :: CX9_AV_MISC_CONFIG2 :: reserved_for_eco0 [30:22] */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG2_reserved_for_eco0_MASK   0x7fc00000
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG2_reserved_for_eco0_SHIFT  22

/* XPT_RAVE :: CX9_AV_MISC_CONFIG2 :: ITB_ENDIAN_CTRL [21:21] */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_MASK     0x00200000
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_SHIFT    21

/* XPT_RAVE :: CX9_AV_MISC_CONFIG2 :: CDB_ENDIAN_CTRL [20:20] */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_MASK     0x00100000
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_SHIFT    20

/* XPT_RAVE :: CX9_AV_MISC_CONFIG2 :: reserved_for_eco1 [19:12] */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG2_reserved_for_eco1_MASK   0x000ff000
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG2_reserved_for_eco1_SHIFT  12

/* XPT_RAVE :: CX9_AV_MISC_CONFIG2 :: IP_MODE_EN [11:11] */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG2_IP_MODE_EN_MASK          0x00000800
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG2_IP_MODE_EN_SHIFT         11

/* XPT_RAVE :: CX9_AV_MISC_CONFIG2 :: CONTEXT_DMEM_BASE [10:00] */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_MASK   0x000007ff
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_SHIFT  0

/***************************************************************************
 *CX9_AV_MISC_CONFIG3 - Context Miscellaneous Config 3 Register
 ***************************************************************************/
/* XPT_RAVE :: CX9_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_HI [31:24] */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_MASK  0xff000000
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_SHIFT 24

/* XPT_RAVE :: CX9_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_LO [23:16] */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_MASK  0x00ff0000
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_SHIFT 16

/* XPT_RAVE :: CX9_AV_MISC_CONFIG3 :: PCR_RTS_EN [15:15] */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG3_PCR_RTS_EN_MASK          0x00008000
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG3_PCR_RTS_EN_SHIFT         15

/* XPT_RAVE :: CX9_AV_MISC_CONFIG3 :: DISABLE_PRV_HDR_DMEM [14:14] */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_MASK 0x00004000
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_SHIFT 14

/* XPT_RAVE :: CX9_AV_MISC_CONFIG3 :: ENABLE_BPP_SEARCH [13:13] */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_MASK   0x00002000
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_SHIFT  13

/* XPT_RAVE :: CX9_AV_MISC_CONFIG3 :: CHK_PACK_HDR_IN_AF [12:12] */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_MASK  0x00001000
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_SHIFT 12

/* XPT_RAVE :: CX9_AV_MISC_CONFIG3 :: CP_PERM_CHANGE_DETECT [11:11] */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_MASK 0x00000800
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_SHIFT 11

/* XPT_RAVE :: CX9_AV_MISC_CONFIG3 :: PES_EXT_SEARCH_MODE [10:09] */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_MASK 0x00000600
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_SHIFT 9

/* XPT_RAVE :: CX9_AV_MISC_CONFIG3 :: CDB_ITB_DEPTH_MODE [08:08] */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_MASK  0x00000100
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_SHIFT 8

/* XPT_RAVE :: CX9_AV_MISC_CONFIG3 :: DISABLE_PKT_ERRORS [07:07] */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_MASK  0x00000080
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_SHIFT 7

/* XPT_RAVE :: CX9_AV_MISC_CONFIG3 :: DISABLE_CC_CHECK [06:06] */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG3_DISABLE_CC_CHECK_MASK    0x00000040
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG3_DISABLE_CC_CHECK_SHIFT   6

/* XPT_RAVE :: CX9_AV_MISC_CONFIG3 :: MAX_COMPARE_PATTERNS [05:00] */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_MASK 0x0000003f
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_SHIFT 0

/***************************************************************************
 *CX9_AV_INTERRUPT_ENABLES - Context Interrupt Enables
 ***************************************************************************/
/* XPT_RAVE :: CX9_AV_INTERRUPT_ENABLES :: reserved0 [31:12] */
#define BCHP_XPT_RAVE_CX9_AV_INTERRUPT_ENABLES_reserved0_MASK      0xfffff000
#define BCHP_XPT_RAVE_CX9_AV_INTERRUPT_ENABLES_reserved0_SHIFT     12

/* XPT_RAVE :: CX9_AV_INTERRUPT_ENABLES :: ITB_UPPER_THRESH_INT_EN [11:11] */
#define BCHP_XPT_RAVE_CX9_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_MASK 0x00000800
#define BCHP_XPT_RAVE_CX9_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_SHIFT 11

/* XPT_RAVE :: CX9_AV_INTERRUPT_ENABLES :: ITB_LOWER_THRESH_INT_EN [10:10] */
#define BCHP_XPT_RAVE_CX9_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_MASK 0x00000400
#define BCHP_XPT_RAVE_CX9_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_SHIFT 10

/* XPT_RAVE :: CX9_AV_INTERRUPT_ENABLES :: CDB_UPPER_THRESH_INT_EN [09:09] */
#define BCHP_XPT_RAVE_CX9_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_MASK 0x00000200
#define BCHP_XPT_RAVE_CX9_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_SHIFT 9

/* XPT_RAVE :: CX9_AV_INTERRUPT_ENABLES :: CDB_LOWER_THRESH_INT_EN [08:08] */
#define BCHP_XPT_RAVE_CX9_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_MASK 0x00000100
#define BCHP_XPT_RAVE_CX9_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_SHIFT 8

/* XPT_RAVE :: CX9_AV_INTERRUPT_ENABLES :: LAST_CMD_INT_EN [07:07] */
#define BCHP_XPT_RAVE_CX9_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_MASK 0x00000080
#define BCHP_XPT_RAVE_CX9_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_SHIFT 7

/* XPT_RAVE :: CX9_AV_INTERRUPT_ENABLES :: SPLICE_INT_EN [06:06] */
#define BCHP_XPT_RAVE_CX9_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_MASK  0x00000040
#define BCHP_XPT_RAVE_CX9_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_SHIFT 6

/* XPT_RAVE :: CX9_AV_INTERRUPT_ENABLES :: ITB_OVERFLOW_INT_EN [05:05] */
#define BCHP_XPT_RAVE_CX9_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_MASK 0x00000020
#define BCHP_XPT_RAVE_CX9_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_SHIFT 5

/* XPT_RAVE :: CX9_AV_INTERRUPT_ENABLES :: CDB_OVERFLOW_INT_EN [04:04] */
#define BCHP_XPT_RAVE_CX9_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_MASK 0x00000010
#define BCHP_XPT_RAVE_CX9_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_SHIFT 4

/* XPT_RAVE :: CX9_AV_INTERRUPT_ENABLES :: CC_ERROR_INT_EN [03:03] */
#define BCHP_XPT_RAVE_CX9_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_MASK 0x00000008
#define BCHP_XPT_RAVE_CX9_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_SHIFT 3

/* XPT_RAVE :: CX9_AV_INTERRUPT_ENABLES :: TEI_ERROR_INT_EN [02:02] */
#define BCHP_XPT_RAVE_CX9_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_MASK 0x00000004
#define BCHP_XPT_RAVE_CX9_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_SHIFT 2

/* XPT_RAVE :: CX9_AV_INTERRUPT_ENABLES :: PUSI_ERROR_INT_EN [01:01] */
#define BCHP_XPT_RAVE_CX9_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_MASK 0x00000002
#define BCHP_XPT_RAVE_CX9_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_SHIFT 1

/* XPT_RAVE :: CX9_AV_INTERRUPT_ENABLES :: EMU_ERROR_INT_EN [00:00] */
#define BCHP_XPT_RAVE_CX9_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_MASK 0x00000001
#define BCHP_XPT_RAVE_CX9_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_SHIFT 0

/***************************************************************************
 *CX9_AV_COMP1_CONTROL - Context Comparator 1 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX9_AV_COMP1_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX9_AV_COMP1_CONTROL_reserved_for_eco0_MASK  0xf8000000
#define BCHP_XPT_RAVE_CX9_AV_COMP1_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX9_AV_COMP1_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX9_AV_COMP1_CONTROL_ALIGNMENT_EN_MASK       0x04000000
#define BCHP_XPT_RAVE_CX9_AV_COMP1_CONTROL_ALIGNMENT_EN_SHIFT      26

/* XPT_RAVE :: CX9_AV_COMP1_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX9_AV_COMP1_CONTROL_COMPARE_ES_DATA_MASK    0x02000000
#define BCHP_XPT_RAVE_CX9_AV_COMP1_CONTROL_COMPARE_ES_DATA_SHIFT   25

/* XPT_RAVE :: CX9_AV_COMP1_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX9_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX9_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX9_AV_COMP1_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX9_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX9_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX9_AV_COMP1_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX9_AV_COMP1_CONTROL_COMPARE_ALL_DATA_MASK   0x00400000
#define BCHP_XPT_RAVE_CX9_AV_COMP1_CONTROL_COMPARE_ALL_DATA_SHIFT  22

/* XPT_RAVE :: CX9_AV_COMP1_CONTROL :: CASCADE_ENABLE [21:21] */
#define BCHP_XPT_RAVE_CX9_AV_COMP1_CONTROL_CASCADE_ENABLE_MASK     0x00200000
#define BCHP_XPT_RAVE_CX9_AV_COMP1_CONTROL_CASCADE_ENABLE_SHIFT    21

/* XPT_RAVE :: CX9_AV_COMP1_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX9_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_MASK  0x00100000
#define BCHP_XPT_RAVE_CX9_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX9_AV_COMP1_CONTROL :: NUM_COMPARE_BYTES [19:17] */
#define BCHP_XPT_RAVE_CX9_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_MASK  0x000e0000
#define BCHP_XPT_RAVE_CX9_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX9_AV_COMP1_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX9_AV_COMP1_CONTROL_REPEAT_BYTE_MASK        0x0001e000
#define BCHP_XPT_RAVE_CX9_AV_COMP1_CONTROL_REPEAT_BYTE_SHIFT       13

/* XPT_RAVE :: CX9_AV_COMP1_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX9_AV_COMP1_CONTROL_COMP_ENABLE_MASK        0x00001000
#define BCHP_XPT_RAVE_CX9_AV_COMP1_CONTROL_COMP_ENABLE_SHIFT       12

/* XPT_RAVE :: CX9_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX9_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX9_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX9_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX9_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX9_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX9_AV_COMP1_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX9_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX9_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX9_AV_COMP1_COMPARE_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX9_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX9_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX9_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX9_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX9_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX9_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX9_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX9_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX9_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX9_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX9_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX9_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX9_AV_COMP1_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX9_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX9_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_MASK  0xff000000
#define BCHP_XPT_RAVE_CX9_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX9_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX9_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_MASK  0x00ff0000
#define BCHP_XPT_RAVE_CX9_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX9_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX9_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_MASK  0x0000ff00
#define BCHP_XPT_RAVE_CX9_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX9_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX9_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_MASK  0x000000ff
#define BCHP_XPT_RAVE_CX9_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX9_AV_COMP1_FILTER_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX9_AV_COMP1_FILTER_VAL :: Exclusion_Value_D :: COMP1_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX9_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX9_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX9_AV_COMP1_FILTER_VAL :: Inclusion_Range_D :: COMP1_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX9_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX9_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX9_AV_COMP1_FILTER_VAL :: Exclusion_Value_C :: COMP1_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX9_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX9_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX9_AV_COMP1_FILTER_VAL :: Inclusion_Range_C :: COMP1_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX9_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX9_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX9_AV_COMP1_FILTER_VAL :: Exclusion_Value_B :: COMP1_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX9_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX9_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX9_AV_COMP1_FILTER_VAL :: Inclusion_Range_B :: COMP1_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX9_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX9_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX9_AV_COMP1_FILTER_VAL :: Exclusion_Value_A :: COMP1_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX9_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX9_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX9_AV_COMP1_FILTER_VAL :: Inclusion_Range_A :: COMP1_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX9_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX9_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX9_AV_COMP1_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX9_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP1_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX9_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX9_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX9_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP1_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX9_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX9_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX9_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP1_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX9_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX9_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX9_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP1_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX9_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX9_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX9_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP1_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX9_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX9_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX9_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP1_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX9_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX9_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX9_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP1_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX9_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX9_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX9_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP1_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX9_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX9_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX9_AV_COMP2_CONTROL - Context Comparator 2 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX9_AV_COMP2_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX9_AV_COMP2_CONTROL_reserved_for_eco0_MASK  0xf8000000
#define BCHP_XPT_RAVE_CX9_AV_COMP2_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX9_AV_COMP2_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX9_AV_COMP2_CONTROL_ALIGNMENT_EN_MASK       0x04000000
#define BCHP_XPT_RAVE_CX9_AV_COMP2_CONTROL_ALIGNMENT_EN_SHIFT      26

/* XPT_RAVE :: CX9_AV_COMP2_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX9_AV_COMP2_CONTROL_COMPARE_ES_DATA_MASK    0x02000000
#define BCHP_XPT_RAVE_CX9_AV_COMP2_CONTROL_COMPARE_ES_DATA_SHIFT   25

/* XPT_RAVE :: CX9_AV_COMP2_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX9_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX9_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX9_AV_COMP2_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX9_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX9_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX9_AV_COMP2_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX9_AV_COMP2_CONTROL_COMPARE_ALL_DATA_MASK   0x00400000
#define BCHP_XPT_RAVE_CX9_AV_COMP2_CONTROL_COMPARE_ALL_DATA_SHIFT  22

/* XPT_RAVE :: CX9_AV_COMP2_CONTROL :: reserved_for_eco1 [21:21] */
#define BCHP_XPT_RAVE_CX9_AV_COMP2_CONTROL_reserved_for_eco1_MASK  0x00200000
#define BCHP_XPT_RAVE_CX9_AV_COMP2_CONTROL_reserved_for_eco1_SHIFT 21

/* XPT_RAVE :: CX9_AV_COMP2_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX9_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_MASK  0x00100000
#define BCHP_XPT_RAVE_CX9_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX9_AV_COMP2_CONTROL :: reserved_for_eco2 [19:19] */
#define BCHP_XPT_RAVE_CX9_AV_COMP2_CONTROL_reserved_for_eco2_MASK  0x00080000
#define BCHP_XPT_RAVE_CX9_AV_COMP2_CONTROL_reserved_for_eco2_SHIFT 19

/* XPT_RAVE :: CX9_AV_COMP2_CONTROL :: NUM_COMPARE_BYTES [18:17] */
#define BCHP_XPT_RAVE_CX9_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_MASK  0x00060000
#define BCHP_XPT_RAVE_CX9_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX9_AV_COMP2_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX9_AV_COMP2_CONTROL_REPEAT_BYTE_MASK        0x0001e000
#define BCHP_XPT_RAVE_CX9_AV_COMP2_CONTROL_REPEAT_BYTE_SHIFT       13

/* XPT_RAVE :: CX9_AV_COMP2_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX9_AV_COMP2_CONTROL_COMP_ENABLE_MASK        0x00001000
#define BCHP_XPT_RAVE_CX9_AV_COMP2_CONTROL_COMP_ENABLE_SHIFT       12

/* XPT_RAVE :: CX9_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX9_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX9_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX9_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX9_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX9_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX9_AV_COMP2_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX9_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX9_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX9_AV_COMP2_COMPARE_VAL - Context Comparator 2 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX9_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX9_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX9_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX9_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX9_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX9_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX9_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX9_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX9_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX9_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX9_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX9_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX9_AV_COMP2_MASK_VAL - Context Comparator 2 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX9_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX9_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_MASK  0xff000000
#define BCHP_XPT_RAVE_CX9_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX9_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX9_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_MASK  0x00ff0000
#define BCHP_XPT_RAVE_CX9_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX9_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX9_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_MASK  0x0000ff00
#define BCHP_XPT_RAVE_CX9_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX9_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX9_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_MASK  0x000000ff
#define BCHP_XPT_RAVE_CX9_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX9_AV_COMP2_FILTER_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX9_AV_COMP2_FILTER_VAL :: Exclusion_Value_D :: COMP2_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX9_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX9_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX9_AV_COMP2_FILTER_VAL :: Inclusion_Range_D :: COMP2_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX9_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX9_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX9_AV_COMP2_FILTER_VAL :: Exclusion_Value_C :: COMP2_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX9_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX9_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX9_AV_COMP2_FILTER_VAL :: Inclusion_Range_C :: COMP2_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX9_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX9_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX9_AV_COMP2_FILTER_VAL :: Exclusion_Value_B :: COMP2_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX9_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX9_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX9_AV_COMP2_FILTER_VAL :: Inclusion_Range_B :: COMP2_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX9_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX9_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX9_AV_COMP2_FILTER_VAL :: Exclusion_Value_A :: COMP2_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX9_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX9_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX9_AV_COMP2_FILTER_VAL :: Inclusion_Range_A :: COMP2_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX9_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX9_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX9_AV_COMP2_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX9_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP2_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX9_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX9_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX9_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP2_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX9_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX9_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX9_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP2_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX9_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX9_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX9_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP2_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX9_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX9_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX9_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP2_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX9_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX9_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX9_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP2_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX9_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX9_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX9_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP2_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX9_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX9_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX9_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP2_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX9_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX9_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX9_AV_COMP12_FILTER_MODE - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX9_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_D [31:30] */
#define BCHP_XPT_RAVE_CX9_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_MASK 0xc0000000
#define BCHP_XPT_RAVE_CX9_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_SHIFT 30

/* XPT_RAVE :: CX9_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_D [29:28] */
#define BCHP_XPT_RAVE_CX9_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_MASK 0x30000000
#define BCHP_XPT_RAVE_CX9_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_SHIFT 28

/* XPT_RAVE :: CX9_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_C [27:26] */
#define BCHP_XPT_RAVE_CX9_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_MASK 0x0c000000
#define BCHP_XPT_RAVE_CX9_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_SHIFT 26

/* XPT_RAVE :: CX9_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_C [25:24] */
#define BCHP_XPT_RAVE_CX9_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_MASK 0x03000000
#define BCHP_XPT_RAVE_CX9_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_SHIFT 24

/* XPT_RAVE :: CX9_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_B [23:22] */
#define BCHP_XPT_RAVE_CX9_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_MASK 0x00c00000
#define BCHP_XPT_RAVE_CX9_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_SHIFT 22

/* XPT_RAVE :: CX9_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_B [21:20] */
#define BCHP_XPT_RAVE_CX9_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_MASK 0x00300000
#define BCHP_XPT_RAVE_CX9_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_SHIFT 20

/* XPT_RAVE :: CX9_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_A [19:18] */
#define BCHP_XPT_RAVE_CX9_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_MASK 0x000c0000
#define BCHP_XPT_RAVE_CX9_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_SHIFT 18

/* XPT_RAVE :: CX9_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_A [17:16] */
#define BCHP_XPT_RAVE_CX9_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_MASK 0x00030000
#define BCHP_XPT_RAVE_CX9_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_SHIFT 16

/* XPT_RAVE :: CX9_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_D [15:14] */
#define BCHP_XPT_RAVE_CX9_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_MASK 0x0000c000
#define BCHP_XPT_RAVE_CX9_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_SHIFT 14

/* XPT_RAVE :: CX9_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_D [13:12] */
#define BCHP_XPT_RAVE_CX9_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_MASK 0x00003000
#define BCHP_XPT_RAVE_CX9_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_SHIFT 12

/* XPT_RAVE :: CX9_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_C [11:10] */
#define BCHP_XPT_RAVE_CX9_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX9_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_SHIFT 10

/* XPT_RAVE :: CX9_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_C [09:08] */
#define BCHP_XPT_RAVE_CX9_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_MASK 0x00000300
#define BCHP_XPT_RAVE_CX9_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_SHIFT 8

/* XPT_RAVE :: CX9_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_B [07:06] */
#define BCHP_XPT_RAVE_CX9_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_MASK 0x000000c0
#define BCHP_XPT_RAVE_CX9_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_SHIFT 6

/* XPT_RAVE :: CX9_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_B [05:04] */
#define BCHP_XPT_RAVE_CX9_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_MASK 0x00000030
#define BCHP_XPT_RAVE_CX9_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_SHIFT 4

/* XPT_RAVE :: CX9_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_A [03:02] */
#define BCHP_XPT_RAVE_CX9_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_MASK 0x0000000c
#define BCHP_XPT_RAVE_CX9_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_SHIFT 2

/* XPT_RAVE :: CX9_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_A [01:00] */
#define BCHP_XPT_RAVE_CX9_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_MASK 0x00000003
#define BCHP_XPT_RAVE_CX9_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_SHIFT 0

/***************************************************************************
 *CX9_AV_PID_STREAM_ID - Context PID and Stream ID Filter Value
 ***************************************************************************/
/* XPT_RAVE :: CX9_AV_PID_STREAM_ID :: PRV_HDR_ITB_EN [31:31] */
#define BCHP_XPT_RAVE_CX9_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_MASK     0x80000000
#define BCHP_XPT_RAVE_CX9_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_SHIFT    31

/* XPT_RAVE :: CX9_AV_PID_STREAM_ID :: PID_VALID [30:30] */
#define BCHP_XPT_RAVE_CX9_AV_PID_STREAM_ID_PID_VALID_MASK          0x40000000
#define BCHP_XPT_RAVE_CX9_AV_PID_STREAM_ID_PID_VALID_SHIFT         30

/* XPT_RAVE :: CX9_AV_PID_STREAM_ID :: AUD_FRAME_INFO [29:26] */
#define BCHP_XPT_RAVE_CX9_AV_PID_STREAM_ID_AUD_FRAME_INFO_MASK     0x3c000000
#define BCHP_XPT_RAVE_CX9_AV_PID_STREAM_ID_AUD_FRAME_INFO_SHIFT    26

/* XPT_RAVE :: CX9_AV_PID_STREAM_ID :: SSID_ENABLE [25:25] */
#define BCHP_XPT_RAVE_CX9_AV_PID_STREAM_ID_SSID_ENABLE_MASK        0x02000000
#define BCHP_XPT_RAVE_CX9_AV_PID_STREAM_ID_SSID_ENABLE_SHIFT       25

/* XPT_RAVE :: CX9_AV_PID_STREAM_ID :: SPLICE_EN [24:24] */
#define BCHP_XPT_RAVE_CX9_AV_PID_STREAM_ID_SPLICE_EN_MASK          0x01000000
#define BCHP_XPT_RAVE_CX9_AV_PID_STREAM_ID_SPLICE_EN_SHIFT         24

/* XPT_RAVE :: CX9_AV_PID_STREAM_ID :: reserved_for_eco0 [23:21] */
#define BCHP_XPT_RAVE_CX9_AV_PID_STREAM_ID_reserved_for_eco0_MASK  0x00e00000
#define BCHP_XPT_RAVE_CX9_AV_PID_STREAM_ID_reserved_for_eco0_SHIFT 21

/* XPT_RAVE :: CX9_AV_PID_STREAM_ID :: BAND_NUM [20:16] */
#define BCHP_XPT_RAVE_CX9_AV_PID_STREAM_ID_BAND_NUM_MASK           0x001f0000
#define BCHP_XPT_RAVE_CX9_AV_PID_STREAM_ID_BAND_NUM_SHIFT          16

/* XPT_RAVE :: CX9_AV_PID_STREAM_ID :: FILTER_PID_STREAM_ID [15:00] */
#define BCHP_XPT_RAVE_CX9_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX9_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_SHIFT 0

/***************************************************************************
 *CX9_REC_CTRL1 - Record Control Register 1
 ***************************************************************************/
/* XPT_RAVE :: CX9_REC_CTRL1 :: reserved_for_eco0 [31:16] */
#define BCHP_XPT_RAVE_CX9_REC_CTRL1_reserved_for_eco0_MASK         0xffff0000
#define BCHP_XPT_RAVE_CX9_REC_CTRL1_reserved_for_eco0_SHIFT        16

/* XPT_RAVE :: CX9_REC_CTRL1 :: DTV2MPEG_PADNUM [15:08] */
#define BCHP_XPT_RAVE_CX9_REC_CTRL1_DTV2MPEG_PADNUM_MASK           0x0000ff00
#define BCHP_XPT_RAVE_CX9_REC_CTRL1_DTV2MPEG_PADNUM_SHIFT          8

/* XPT_RAVE :: CX9_REC_CTRL1 :: reserved_for_eco1 [07:06] */
#define BCHP_XPT_RAVE_CX9_REC_CTRL1_reserved_for_eco1_MASK         0x000000c0
#define BCHP_XPT_RAVE_CX9_REC_CTRL1_reserved_for_eco1_SHIFT        6

/* XPT_RAVE :: CX9_REC_CTRL1 :: ATSC_SCRAM_CTRL [05:05] */
#define BCHP_XPT_RAVE_CX9_REC_CTRL1_ATSC_SCRAM_CTRL_MASK           0x00000020
#define BCHP_XPT_RAVE_CX9_REC_CTRL1_ATSC_SCRAM_CTRL_SHIFT          5

/* XPT_RAVE :: CX9_REC_CTRL1 :: PARSE_SC [04:04] */
#define BCHP_XPT_RAVE_CX9_REC_CTRL1_PARSE_SC_MASK                  0x00000010
#define BCHP_XPT_RAVE_CX9_REC_CTRL1_PARSE_SC_SHIFT                 4

/* XPT_RAVE :: CX9_REC_CTRL1 :: SEAMLESS_PAUSE_MODE [03:03] */
#define BCHP_XPT_RAVE_CX9_REC_CTRL1_SEAMLESS_PAUSE_MODE_MASK       0x00000008
#define BCHP_XPT_RAVE_CX9_REC_CTRL1_SEAMLESS_PAUSE_MODE_SHIFT      3

/* XPT_RAVE :: CX9_REC_CTRL1 :: DTV_PF_TOGGLE_DIS [02:02] */
#define BCHP_XPT_RAVE_CX9_REC_CTRL1_DTV_PF_TOGGLE_DIS_MASK         0x00000004
#define BCHP_XPT_RAVE_CX9_REC_CTRL1_DTV_PF_TOGGLE_DIS_SHIFT        2

/* XPT_RAVE :: CX9_REC_CTRL1 :: REC_DTV2MPG_EN [01:01] */
#define BCHP_XPT_RAVE_CX9_REC_CTRL1_REC_DTV2MPG_EN_MASK            0x00000002
#define BCHP_XPT_RAVE_CX9_REC_CTRL1_REC_DTV2MPG_EN_SHIFT           1

/* XPT_RAVE :: CX9_REC_CTRL1 :: REC_TIMESTAMP_ENABLE [00:00] */
#define BCHP_XPT_RAVE_CX9_REC_CTRL1_REC_TIMESTAMP_ENABLE_MASK      0x00000001
#define BCHP_XPT_RAVE_CX9_REC_CTRL1_REC_TIMESTAMP_ENABLE_SHIFT     0

/***************************************************************************
 *CX9_REC_INIT_TS - Record Initial Timestamp Value Register
 ***************************************************************************/
/* XPT_RAVE :: CX9_REC_INIT_TS :: INIT_TS [31:00] */
#define BCHP_XPT_RAVE_CX9_REC_INIT_TS_INIT_TS_MASK                 0xffffffff
#define BCHP_XPT_RAVE_CX9_REC_INIT_TS_INIT_TS_SHIFT                0

/***************************************************************************
 *CX9_REC_TS_CTRL - Record Timestamp Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX9_REC_TS_CTRL :: reserved_for_eco0 [31:06] */
#define BCHP_XPT_RAVE_CX9_REC_TS_CTRL_reserved_for_eco0_MASK       0xffffffc0
#define BCHP_XPT_RAVE_CX9_REC_TS_CTRL_reserved_for_eco0_SHIFT      6

/* XPT_RAVE :: CX9_REC_TS_CTRL :: TS_CHECK_DIS [05:05] */
#define BCHP_XPT_RAVE_CX9_REC_TS_CTRL_TS_CHECK_DIS_MASK            0x00000020
#define BCHP_XPT_RAVE_CX9_REC_TS_CTRL_TS_CHECK_DIS_SHIFT           5

/* XPT_RAVE :: CX9_REC_TS_CTRL :: REC_TIMESTAMP_MODE [04:03] */
#define BCHP_XPT_RAVE_CX9_REC_TS_CTRL_REC_TIMESTAMP_MODE_MASK      0x00000018
#define BCHP_XPT_RAVE_CX9_REC_TS_CTRL_REC_TIMESTAMP_MODE_SHIFT     3

/* XPT_RAVE :: CX9_REC_TS_CTRL :: TS_INIT_EN [02:02] */
#define BCHP_XPT_RAVE_CX9_REC_TS_CTRL_TS_INIT_EN_MASK              0x00000004
#define BCHP_XPT_RAVE_CX9_REC_TS_CTRL_TS_INIT_EN_SHIFT             2

/* XPT_RAVE :: CX9_REC_TS_CTRL :: TS_USER_BITS [01:00] */
#define BCHP_XPT_RAVE_CX9_REC_TS_CTRL_TS_USER_BITS_MASK            0x00000003
#define BCHP_XPT_RAVE_CX9_REC_TS_CTRL_TS_USER_BITS_SHIFT           0

/***************************************************************************
 *CX9_REC_TIME_CONFIG - Record Time Configuration Register
 ***************************************************************************/
/* XPT_RAVE :: CX9_REC_TIME_CONFIG :: reserved_for_eco0 [31:25] */
#define BCHP_XPT_RAVE_CX9_REC_TIME_CONFIG_reserved_for_eco0_MASK   0xfe000000
#define BCHP_XPT_RAVE_CX9_REC_TIME_CONFIG_reserved_for_eco0_SHIFT  25

/* XPT_RAVE :: CX9_REC_TIME_CONFIG :: REC_COUNT_MODE [24:24] */
#define BCHP_XPT_RAVE_CX9_REC_TIME_CONFIG_REC_COUNT_MODE_MASK      0x01000000
#define BCHP_XPT_RAVE_CX9_REC_TIME_CONFIG_REC_COUNT_MODE_SHIFT     24

/* XPT_RAVE :: CX9_REC_TIME_CONFIG :: REC_TIMEOUT_VAL [23:00] */
#define BCHP_XPT_RAVE_CX9_REC_TIME_CONFIG_REC_TIMEOUT_VAL_MASK     0x00ffffff
#define BCHP_XPT_RAVE_CX9_REC_TIME_CONFIG_REC_TIMEOUT_VAL_SHIFT    0

/***************************************************************************
 *CX9_AV_MISC_CONFIG4 - Context Miscellaneous Config 4 Register
 ***************************************************************************/
/* XPT_RAVE :: CX9_AV_MISC_CONFIG4 :: RESERVED_CONFIG [31:24] */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG4_RESERVED_CONFIG_MASK     0xff000000
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG4_RESERVED_CONFIG_SHIFT    24

/* XPT_RAVE :: CX9_AV_MISC_CONFIG4 :: reserved_for_eco0 [23:23] */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG4_reserved_for_eco0_MASK   0x00800000
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG4_reserved_for_eco0_SHIFT  23

/* XPT_RAVE :: CX9_AV_MISC_CONFIG4 :: PES_SID_EXT_DEP [22:16] */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG4_PES_SID_EXT_DEP_MASK     0x007f0000
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG4_PES_SID_EXT_DEP_SHIFT    16

/* XPT_RAVE :: CX9_AV_MISC_CONFIG4 :: reserved_for_eco1 [15:15] */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG4_reserved_for_eco1_MASK   0x00008000
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG4_reserved_for_eco1_SHIFT  15

/* XPT_RAVE :: CX9_AV_MISC_CONFIG4 :: PES_SID_EXT_IND [14:08] */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG4_PES_SID_EXT_IND_MASK     0x00007f00
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG4_PES_SID_EXT_IND_SHIFT    8

/* XPT_RAVE :: CX9_AV_MISC_CONFIG4 :: reserved_for_eco2 [07:02] */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG4_reserved_for_eco2_MASK   0x000000fc
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG4_reserved_for_eco2_SHIFT  2

/* XPT_RAVE :: CX9_AV_MISC_CONFIG4 :: PES_SID_EXT_MODE [01:00] */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG4_PES_SID_EXT_MODE_MASK    0x00000003
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG4_PES_SID_EXT_MODE_SHIFT   0

/***************************************************************************
 *CX9_PIC_CTR - Picture Counter register
 ***************************************************************************/
/* XPT_RAVE :: CX9_PIC_CTR :: reserved0 [31:16] */
#define BCHP_XPT_RAVE_CX9_PIC_CTR_reserved0_MASK                   0xffff0000
#define BCHP_XPT_RAVE_CX9_PIC_CTR_reserved0_SHIFT                  16

/* XPT_RAVE :: CX9_PIC_CTR :: VALUE [15:00] */
#define BCHP_XPT_RAVE_CX9_PIC_CTR_VALUE_MASK                       0x0000ffff
#define BCHP_XPT_RAVE_CX9_PIC_CTR_VALUE_SHIFT                      0

/***************************************************************************
 *CX9_PIC_CTR_MODE - Picture Counter Mode Register
 ***************************************************************************/
/* XPT_RAVE :: CX9_PIC_CTR_MODE :: reserved0 [31:31] */
#define BCHP_XPT_RAVE_CX9_PIC_CTR_MODE_reserved0_MASK              0x80000000
#define BCHP_XPT_RAVE_CX9_PIC_CTR_MODE_reserved0_SHIFT             31

/* XPT_RAVE :: CX9_PIC_CTR_MODE :: Valid_PIC_CTR_VALUE [30:28] */
#define BCHP_XPT_RAVE_CX9_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_MASK    0x70000000
#define BCHP_XPT_RAVE_CX9_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_SHIFT   28

/* XPT_RAVE :: CX9_PIC_CTR_MODE :: PIC_CTR_EN [27:27] */
#define BCHP_XPT_RAVE_CX9_PIC_CTR_MODE_PIC_CTR_EN_MASK             0x08000000
#define BCHP_XPT_RAVE_CX9_PIC_CTR_MODE_PIC_CTR_EN_SHIFT            27

/* XPT_RAVE :: CX9_PIC_CTR_MODE :: reserved1 [26:26] */
#define BCHP_XPT_RAVE_CX9_PIC_CTR_MODE_reserved1_MASK              0x04000000
#define BCHP_XPT_RAVE_CX9_PIC_CTR_MODE_reserved1_SHIFT             26

/* XPT_RAVE :: CX9_PIC_CTR_MODE :: PIC_CTR_MODE [25:24] */
#define BCHP_XPT_RAVE_CX9_PIC_CTR_MODE_PIC_CTR_MODE_MASK           0x03000000
#define BCHP_XPT_RAVE_CX9_PIC_CTR_MODE_PIC_CTR_MODE_SHIFT          24

/* XPT_RAVE :: CX9_PIC_CTR_MODE :: SCV0 [23:16] */
#define BCHP_XPT_RAVE_CX9_PIC_CTR_MODE_SCV0_MASK                   0x00ff0000
#define BCHP_XPT_RAVE_CX9_PIC_CTR_MODE_SCV0_SHIFT                  16

/* XPT_RAVE :: CX9_PIC_CTR_MODE :: SCV1 [15:08] */
#define BCHP_XPT_RAVE_CX9_PIC_CTR_MODE_SCV1_MASK                   0x0000ff00
#define BCHP_XPT_RAVE_CX9_PIC_CTR_MODE_SCV1_SHIFT                  8

/* XPT_RAVE :: CX9_PIC_CTR_MODE :: SCV2 [07:00] */
#define BCHP_XPT_RAVE_CX9_PIC_CTR_MODE_SCV2_MASK                   0x000000ff
#define BCHP_XPT_RAVE_CX9_PIC_CTR_MODE_SCV2_SHIFT                  0

/***************************************************************************
 *CX9_REC_TIMER - Record Timer Register
 ***************************************************************************/
/* XPT_RAVE :: CX9_REC_TIMER :: REC_TIMER [31:00] */
#define BCHP_XPT_RAVE_CX9_REC_TIMER_REC_TIMER_MASK                 0xffffffff
#define BCHP_XPT_RAVE_CX9_REC_TIMER_REC_TIMER_SHIFT                0

/***************************************************************************
 *CX9_REC_STATE0 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX9_REC_STATE0 :: reserved_for_eco0 [31:18] */
#define BCHP_XPT_RAVE_CX9_REC_STATE0_reserved_for_eco0_MASK        0xfffc0000
#define BCHP_XPT_RAVE_CX9_REC_STATE0_reserved_for_eco0_SHIFT       18

/* XPT_RAVE :: CX9_REC_STATE0 :: REC_INIT_TIME_LO [17:08] */
#define BCHP_XPT_RAVE_CX9_REC_STATE0_REC_INIT_TIME_LO_MASK         0x0003ff00
#define BCHP_XPT_RAVE_CX9_REC_STATE0_REC_INIT_TIME_LO_SHIFT        8

/* XPT_RAVE :: CX9_REC_STATE0 :: reserved_for_eco1 [07:04] */
#define BCHP_XPT_RAVE_CX9_REC_STATE0_reserved_for_eco1_MASK        0x000000f0
#define BCHP_XPT_RAVE_CX9_REC_STATE0_reserved_for_eco1_SHIFT       4

/* XPT_RAVE :: CX9_REC_STATE0 :: LAST_CONV_TIME_STAMP_HI [03:02] */
#define BCHP_XPT_RAVE_CX9_REC_STATE0_LAST_CONV_TIME_STAMP_HI_MASK  0x0000000c
#define BCHP_XPT_RAVE_CX9_REC_STATE0_LAST_CONV_TIME_STAMP_HI_SHIFT 2

/* XPT_RAVE :: CX9_REC_STATE0 :: TS_INITIALIZED [01:01] */
#define BCHP_XPT_RAVE_CX9_REC_STATE0_TS_INITIALIZED_MASK           0x00000002
#define BCHP_XPT_RAVE_CX9_REC_STATE0_TS_INITIALIZED_SHIFT          1

/* XPT_RAVE :: CX9_REC_STATE0 :: REC_INITIALIZED [00:00] */
#define BCHP_XPT_RAVE_CX9_REC_STATE0_REC_INITIALIZED_MASK          0x00000001
#define BCHP_XPT_RAVE_CX9_REC_STATE0_REC_INITIALIZED_SHIFT         0

/***************************************************************************
 *CX9_REC_STATE1 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX9_REC_STATE1 :: REC_INIT_TIME_HI [31:00] */
#define BCHP_XPT_RAVE_CX9_REC_STATE1_REC_INIT_TIME_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_CX9_REC_STATE1_REC_INIT_TIME_HI_SHIFT        0

/***************************************************************************
 *CX9_REC_STATE2 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX9_REC_STATE2 :: INT_TIME_STAMP [31:00] */
#define BCHP_XPT_RAVE_CX9_REC_STATE2_INT_TIME_STAMP_MASK           0xffffffff
#define BCHP_XPT_RAVE_CX9_REC_STATE2_INT_TIME_STAMP_SHIFT          0

/***************************************************************************
 *CX9_REC_STATE2b - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX9_REC_STATE2b :: LAST_CONV_TIME_STAMP_LO [31:00] */
#define BCHP_XPT_RAVE_CX9_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX9_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_SHIFT 0

/***************************************************************************
 *CX9_REC_STATE3 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX9_REC_STATE3 :: reserved_for_eco0 [31:09] */
#define BCHP_XPT_RAVE_CX9_REC_STATE3_reserved_for_eco0_MASK        0xfffffe00
#define BCHP_XPT_RAVE_CX9_REC_STATE3_reserved_for_eco0_SHIFT       9

/* XPT_RAVE :: CX9_REC_STATE3 :: REC_DSS_PARITY [08:08] */
#define BCHP_XPT_RAVE_CX9_REC_STATE3_REC_DSS_PARITY_MASK           0x00000100
#define BCHP_XPT_RAVE_CX9_REC_STATE3_REC_DSS_PARITY_SHIFT          8

/* XPT_RAVE :: CX9_REC_STATE3 :: REC_COUNT_HI [07:00] */
#define BCHP_XPT_RAVE_CX9_REC_STATE3_REC_COUNT_HI_MASK             0x000000ff
#define BCHP_XPT_RAVE_CX9_REC_STATE3_REC_COUNT_HI_SHIFT            0

/***************************************************************************
 *CX9_REC_COUNT - Record Packet Count Register
 ***************************************************************************/
/* XPT_RAVE :: CX9_REC_COUNT :: REC_COUNT [31:00] */
#define BCHP_XPT_RAVE_CX9_REC_COUNT_REC_COUNT_MASK                 0xffffffff
#define BCHP_XPT_RAVE_CX9_REC_COUNT_REC_COUNT_SHIFT                0

/***************************************************************************
 *CX9_PIC_INC_DEC_CTRL - Picture Counter Increment/Decrement/Reset Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX9_PIC_INC_DEC_CTRL :: reserved0 [31:18] */
#define BCHP_XPT_RAVE_CX9_PIC_INC_DEC_CTRL_reserved0_MASK          0xfffc0000
#define BCHP_XPT_RAVE_CX9_PIC_INC_DEC_CTRL_reserved0_SHIFT         18

/* XPT_RAVE :: CX9_PIC_INC_DEC_CTRL :: INC_DEC_MODE [17:16] */
#define BCHP_XPT_RAVE_CX9_PIC_INC_DEC_CTRL_INC_DEC_MODE_MASK       0x00030000
#define BCHP_XPT_RAVE_CX9_PIC_INC_DEC_CTRL_INC_DEC_MODE_SHIFT      16

/* XPT_RAVE :: CX9_PIC_INC_DEC_CTRL :: INC_DEC_VALUE [15:00] */
#define BCHP_XPT_RAVE_CX9_PIC_INC_DEC_CTRL_INC_DEC_VALUE_MASK      0x0000ffff
#define BCHP_XPT_RAVE_CX9_PIC_INC_DEC_CTRL_INC_DEC_VALUE_SHIFT     0

/***************************************************************************
 *CX9_SC - Scrambling Control Monitor Register
 ***************************************************************************/
/* XPT_RAVE :: CX9_SC :: RESERVED_FOR_FW_0 [31:08] */
#define BCHP_XPT_RAVE_CX9_SC_RESERVED_FOR_FW_0_MASK                0xffffff00
#define BCHP_XPT_RAVE_CX9_SC_RESERVED_FOR_FW_0_SHIFT               8

/* XPT_RAVE :: CX9_SC :: SC_ENABLE [07:07] */
#define BCHP_XPT_RAVE_CX9_SC_SC_ENABLE_MASK                        0x00000080
#define BCHP_XPT_RAVE_CX9_SC_SC_ENABLE_SHIFT                       7

/* XPT_RAVE :: CX9_SC :: SC_PUSI_VALID [06:06] */
#define BCHP_XPT_RAVE_CX9_SC_SC_PUSI_VALID_MASK                    0x00000040
#define BCHP_XPT_RAVE_CX9_SC_SC_PUSI_VALID_SHIFT                   6

/* XPT_RAVE :: CX9_SC :: SC_PUSI [05:04] */
#define BCHP_XPT_RAVE_CX9_SC_SC_PUSI_MASK                          0x00000030
#define BCHP_XPT_RAVE_CX9_SC_SC_PUSI_SHIFT                         4

/* XPT_RAVE :: CX9_SC :: SC_OR_MODE [03:03] */
#define BCHP_XPT_RAVE_CX9_SC_SC_OR_MODE_MASK                       0x00000008
#define BCHP_XPT_RAVE_CX9_SC_SC_OR_MODE_SHIFT                      3

/* XPT_RAVE :: CX9_SC :: SC_ALL_VALID [02:02] */
#define BCHP_XPT_RAVE_CX9_SC_SC_ALL_VALID_MASK                     0x00000004
#define BCHP_XPT_RAVE_CX9_SC_SC_ALL_VALID_SHIFT                    2

/* XPT_RAVE :: CX9_SC :: SC_ALL [01:00] */
#define BCHP_XPT_RAVE_CX9_SC_SC_ALL_MASK                           0x00000003
#define BCHP_XPT_RAVE_CX9_SC_SC_ALL_SHIFT                          0

/***************************************************************************
 *CX9_AV_MISC_CONFIG5 - Context Miscellaneous Config 5 Register
 ***************************************************************************/
/* XPT_RAVE :: CX9_AV_MISC_CONFIG5 :: RESERVED_FOR_FW_1 [31:26] */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG5_RESERVED_FOR_FW_1_MASK   0xfc000000
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG5_RESERVED_FOR_FW_1_SHIFT  26

/* XPT_RAVE :: CX9_AV_MISC_CONFIG5 :: ITB_OVFL_INT_STATUS [25:25] */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG5_ITB_OVFL_INT_STATUS_MASK 0x02000000
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG5_ITB_OVFL_INT_STATUS_SHIFT 25

/* XPT_RAVE :: CX9_AV_MISC_CONFIG5 :: CDB_OVFL_INT_STATUS [24:24] */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG5_CDB_OVFL_INT_STATUS_MASK 0x01000000
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG5_CDB_OVFL_INT_STATUS_SHIFT 24

/* XPT_RAVE :: CX9_AV_MISC_CONFIG5 :: ASF_HEADER_LENGTH [23:16] */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG5_ASF_HEADER_LENGTH_MASK   0x00ff0000
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG5_ASF_HEADER_LENGTH_SHIFT  16

/* XPT_RAVE :: CX9_AV_MISC_CONFIG5 :: ASF_ENABLE [15:15] */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG5_ASF_ENABLE_MASK          0x00008000
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG5_ASF_ENABLE_SHIFT         15

/* XPT_RAVE :: CX9_AV_MISC_CONFIG5 :: ASF_AV_MODE [14:14] */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG5_ASF_AV_MODE_MASK         0x00004000
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG5_ASF_AV_MODE_SHIFT        14

/* XPT_RAVE :: CX9_AV_MISC_CONFIG5 :: RESERVED_FOR_FW_2 [13:09] */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG5_RESERVED_FOR_FW_2_MASK   0x00003e00
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG5_RESERVED_FOR_FW_2_SHIFT  9

/* XPT_RAVE :: CX9_AV_MISC_CONFIG5 :: VCT_PID_EN [08:08] */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG5_VCT_PID_EN_MASK          0x00000100
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG5_VCT_PID_EN_SHIFT         8

/* XPT_RAVE :: CX9_AV_MISC_CONFIG5 :: VCT_TABLE_ID [07:00] */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG5_VCT_TABLE_ID_MASK        0x000000ff
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG5_VCT_TABLE_ID_SHIFT       0

/***************************************************************************
 *CX9_RAVE_Reg_1 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX9_RAVE_Reg_1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX9_RAVE_Reg_1_reserved_for_eco0_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX9_RAVE_Reg_1_reserved_for_eco0_SHIFT       0

/***************************************************************************
 *CX9_RAVE_Reg_2 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX9_RAVE_Reg_2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX9_RAVE_Reg_2_reserved_for_eco0_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX9_RAVE_Reg_2_reserved_for_eco0_SHIFT       0

/***************************************************************************
 *CX9_RAVE_Reg_3 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX9_RAVE_Reg_3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX9_RAVE_Reg_3_reserved_for_eco0_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX9_RAVE_Reg_3_reserved_for_eco0_SHIFT       0

/***************************************************************************
 *CX9_ATSOFFSET_CONFIG - Config register for ATS OFFSET feature
 ***************************************************************************/
/* XPT_RAVE :: CX9_ATSOFFSET_CONFIG :: reserved_for_eco0 [31:16] */
#define BCHP_XPT_RAVE_CX9_ATSOFFSET_CONFIG_reserved_for_eco0_MASK  0xffff0000
#define BCHP_XPT_RAVE_CX9_ATSOFFSET_CONFIG_reserved_for_eco0_SHIFT 16

/* XPT_RAVE :: CX9_ATSOFFSET_CONFIG :: LOCAL_ATS_FORMAT [15:15] */
#define BCHP_XPT_RAVE_CX9_ATSOFFSET_CONFIG_LOCAL_ATS_FORMAT_MASK   0x00008000
#define BCHP_XPT_RAVE_CX9_ATSOFFSET_CONFIG_LOCAL_ATS_FORMAT_SHIFT  15

/* XPT_RAVE :: CX9_ATSOFFSET_CONFIG :: LOCAL_ATS_GEN_ENABLE [14:14] */
#define BCHP_XPT_RAVE_CX9_ATSOFFSET_CONFIG_LOCAL_ATS_GEN_ENABLE_MASK 0x00004000
#define BCHP_XPT_RAVE_CX9_ATSOFFSET_CONFIG_LOCAL_ATS_GEN_ENABLE_SHIFT 14

/* XPT_RAVE :: CX9_ATSOFFSET_CONFIG :: SW_ATSOFFSET_ENABLE [13:13] */
#define BCHP_XPT_RAVE_CX9_ATSOFFSET_CONFIG_SW_ATSOFFSET_ENABLE_MASK 0x00002000
#define BCHP_XPT_RAVE_CX9_ATSOFFSET_CONFIG_SW_ATSOFFSET_ENABLE_SHIFT 13

/* XPT_RAVE :: CX9_ATSOFFSET_CONFIG :: PCR_PID_CH_CHANGED [12:12] */
#define BCHP_XPT_RAVE_CX9_ATSOFFSET_CONFIG_PCR_PID_CH_CHANGED_MASK 0x00001000
#define BCHP_XPT_RAVE_CX9_ATSOFFSET_CONFIG_PCR_PID_CH_CHANGED_SHIFT 12

/* XPT_RAVE :: CX9_ATSOFFSET_CONFIG :: ATSOFFSET_ENABLE [11:11] */
#define BCHP_XPT_RAVE_CX9_ATSOFFSET_CONFIG_ATSOFFSET_ENABLE_MASK   0x00000800
#define BCHP_XPT_RAVE_CX9_ATSOFFSET_CONFIG_ATSOFFSET_ENABLE_SHIFT  11

/* XPT_RAVE :: CX9_ATSOFFSET_CONFIG :: PCR_PID_CH [10:00] */
#define BCHP_XPT_RAVE_CX9_ATSOFFSET_CONFIG_PCR_PID_CH_MASK         0x000007ff
#define BCHP_XPT_RAVE_CX9_ATSOFFSET_CONFIG_PCR_PID_CH_SHIFT        0

/***************************************************************************
 *CX9_ATSOFFSET_OFFSET_MAGNITUDE - 32 bit magnitude of the 33 bit signed ATS offset
 ***************************************************************************/
/* XPT_RAVE :: CX9_ATSOFFSET_OFFSET_MAGNITUDE :: ATS_OFFSET_MAGNITUDE [31:00] */
#define BCHP_XPT_RAVE_CX9_ATSOFFSET_OFFSET_MAGNITUDE_ATS_OFFSET_MAGNITUDE_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX9_ATSOFFSET_OFFSET_MAGNITUDE_ATS_OFFSET_MAGNITUDE_SHIFT 0

/***************************************************************************
 *CX9_ATSOFFSET_OFFSET_SIGN_BIT - Sign bit of the 33 bit signed ATS offset
 ***************************************************************************/
/* XPT_RAVE :: CX9_ATSOFFSET_OFFSET_SIGN_BIT :: reserved_for_eco0 [31:01] */
#define BCHP_XPT_RAVE_CX9_ATSOFFSET_OFFSET_SIGN_BIT_reserved_for_eco0_MASK 0xfffffffe
#define BCHP_XPT_RAVE_CX9_ATSOFFSET_OFFSET_SIGN_BIT_reserved_for_eco0_SHIFT 1

/* XPT_RAVE :: CX9_ATSOFFSET_OFFSET_SIGN_BIT :: ATS_OFSET_SIGN [00:00] */
#define BCHP_XPT_RAVE_CX9_ATSOFFSET_OFFSET_SIGN_BIT_ATS_OFSET_SIGN_MASK 0x00000001
#define BCHP_XPT_RAVE_CX9_ATSOFFSET_OFFSET_SIGN_BIT_ATS_OFSET_SIGN_SHIFT 0

/***************************************************************************
 *CX9_ATSOFFSET_PCR - PCR value of the last PCR packet
 ***************************************************************************/
/* XPT_RAVE :: CX9_ATSOFFSET_PCR :: PCR [31:00] */
#define BCHP_XPT_RAVE_CX9_ATSOFFSET_PCR_PCR_MASK                   0xffffffff
#define BCHP_XPT_RAVE_CX9_ATSOFFSET_PCR_PCR_SHIFT                  0

/***************************************************************************
 *CX9_ATSOFFSET_ATS - ATS of the last packet carrying PCR
 ***************************************************************************/
/* XPT_RAVE :: CX9_ATSOFFSET_ATS :: ATS [31:00] */
#define BCHP_XPT_RAVE_CX9_ATSOFFSET_ATS_ATS_MASK                   0xffffffff
#define BCHP_XPT_RAVE_CX9_ATSOFFSET_ATS_ATS_SHIFT                  0

/***************************************************************************
 *CX9_ATSOFFSET_ADJ_ATS - Adjusted ATS of the last packet
 ***************************************************************************/
/* XPT_RAVE :: CX9_ATSOFFSET_ADJ_ATS :: ADJ_ATS [31:00] */
#define BCHP_XPT_RAVE_CX9_ATSOFFSET_ADJ_ATS_ADJ_ATS_MASK           0xffffffff
#define BCHP_XPT_RAVE_CX9_ATSOFFSET_ADJ_ATS_ADJ_ATS_SHIFT          0

/***************************************************************************
 *CX9_ATSOFFSET_NEXT_PKT_ATS - ATS to be used for next packet in Local Timestamp generation mode
 ***************************************************************************/
/* XPT_RAVE :: CX9_ATSOFFSET_NEXT_PKT_ATS :: NEXT_PKT_ATS [31:00] */
#define BCHP_XPT_RAVE_CX9_ATSOFFSET_NEXT_PKT_ATS_NEXT_PKT_ATS_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX9_ATSOFFSET_NEXT_PKT_ATS_NEXT_PKT_ATS_SHIFT 0

/***************************************************************************
 *CX9_ATSOFFSET_PKT2PKT_ATS_DELTA - ATS delta to be used in Local Timestamp generation mode
 ***************************************************************************/
/* XPT_RAVE :: CX9_ATSOFFSET_PKT2PKT_ATS_DELTA :: PKT2PKT_DELTA [31:00] */
#define BCHP_XPT_RAVE_CX9_ATSOFFSET_PKT2PKT_ATS_DELTA_PKT2PKT_DELTA_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX9_ATSOFFSET_PKT2PKT_ATS_DELTA_PKT2PKT_DELTA_SHIFT 0

/***************************************************************************
 *CX9_RAVE_Reg_4 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX9_RAVE_Reg_4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX9_RAVE_Reg_4_reserved_for_eco0_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX9_RAVE_Reg_4_reserved_for_eco0_SHIFT       0

/***************************************************************************
 *CX9_RAVE_Reg_5 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX9_RAVE_Reg_5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX9_RAVE_Reg_5_reserved_for_eco0_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX9_RAVE_Reg_5_reserved_for_eco0_SHIFT       0

/***************************************************************************
 *CX10_AV_CDB_WRITE_PTR - Context CDB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX10_AV_CDB_WRITE_PTR :: CDB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX10_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX10_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_SHIFT    0

/***************************************************************************
 *CX10_AV_CDB_READ_PTR - Context CDB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX10_AV_CDB_READ_PTR :: CDB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX10_AV_CDB_READ_PTR_CDB_READ_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX10_AV_CDB_READ_PTR_CDB_READ_PTR_SHIFT      0

/***************************************************************************
 *CX10_AV_CDB_BASE_PTR - Context CDB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX10_AV_CDB_BASE_PTR :: CDB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX10_AV_CDB_BASE_PTR_CDB_BASE_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX10_AV_CDB_BASE_PTR_CDB_BASE_PTR_SHIFT      0

/***************************************************************************
 *CX10_AV_CDB_END_PTR - Context CDB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX10_AV_CDB_END_PTR :: CDB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX10_AV_CDB_END_PTR_CDB_END_PTR_MASK         0xffffffff
#define BCHP_XPT_RAVE_CX10_AV_CDB_END_PTR_CDB_END_PTR_SHIFT        0

/***************************************************************************
 *CX10_AV_CDB_VALID_PTR - Context CDB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX10_AV_CDB_VALID_PTR :: CDB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX10_AV_CDB_VALID_PTR_CDB_VALID_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX10_AV_CDB_VALID_PTR_CDB_VALID_PTR_SHIFT    0

/***************************************************************************
 *CX10_AV_CDB_WRAPAROUND_PTR - Context CDB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX10_AV_CDB_WRAPAROUND_PTR :: CDB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX10_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX10_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX10_AV_CDB_THRESHOLD_LEVEL - Context CDB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX10_AV_CDB_THRESHOLD_LEVEL :: CDB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX10_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX10_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX10_AV_CDB_THRESHOLD_LEVEL :: CDB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX10_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX10_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX10_AV_CDB_DEPTH - Context CDB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX10_AV_CDB_DEPTH :: CDB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX10_AV_CDB_DEPTH_CDB_WRAPAROUND_MASK        0x80000000
#define BCHP_XPT_RAVE_CX10_AV_CDB_DEPTH_CDB_WRAPAROUND_SHIFT       31

/* XPT_RAVE :: CX10_AV_CDB_DEPTH :: CDB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX10_AV_CDB_DEPTH_CDB_OVERFLOW_MASK          0x40000000
#define BCHP_XPT_RAVE_CX10_AV_CDB_DEPTH_CDB_OVERFLOW_SHIFT         30

/* XPT_RAVE :: CX10_AV_CDB_DEPTH :: CDB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX10_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_MASK   0x30000000
#define BCHP_XPT_RAVE_CX10_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_SHIFT  28

/* XPT_RAVE :: CX10_AV_CDB_DEPTH :: CDB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX10_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_MASK      0x0fffffff
#define BCHP_XPT_RAVE_CX10_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_SHIFT     0

/***************************************************************************
 *CX10_AV_THRESHOLDS - Context Thresholds
 ***************************************************************************/
/* XPT_RAVE :: CX10_AV_THRESHOLDS :: CONTEXT_OVERFLOW_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX10_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX10_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX10_AV_THRESHOLDS :: CONTEXT_WRAPAROUND_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX10_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX10_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX10_AV_ITB_WRITE_PTR - Context ITB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX10_AV_ITB_WRITE_PTR :: ITB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX10_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX10_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_SHIFT    0

/***************************************************************************
 *CX10_AV_ITB_READ_PTR - Context ITB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX10_AV_ITB_READ_PTR :: ITB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX10_AV_ITB_READ_PTR_ITB_READ_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX10_AV_ITB_READ_PTR_ITB_READ_PTR_SHIFT      0

/***************************************************************************
 *CX10_AV_ITB_BASE_PTR - Context ITB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX10_AV_ITB_BASE_PTR :: ITB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX10_AV_ITB_BASE_PTR_ITB_BASE_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX10_AV_ITB_BASE_PTR_ITB_BASE_PTR_SHIFT      0

/***************************************************************************
 *CX10_AV_ITB_END_PTR - Context ITB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX10_AV_ITB_END_PTR :: ITB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX10_AV_ITB_END_PTR_ITB_END_PTR_MASK         0xffffffff
#define BCHP_XPT_RAVE_CX10_AV_ITB_END_PTR_ITB_END_PTR_SHIFT        0

/***************************************************************************
 *CX10_AV_ITB_VALID_PTR - Context ITB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX10_AV_ITB_VALID_PTR :: ITB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX10_AV_ITB_VALID_PTR_ITB_VALID_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX10_AV_ITB_VALID_PTR_ITB_VALID_PTR_SHIFT    0

/***************************************************************************
 *CX10_AV_ITB_WRAPAROUND_PTR - Context ITB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX10_AV_ITB_WRAPAROUND_PTR :: ITB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX10_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX10_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX10_AV_ITB_THRESHOLD_LEVEL - Context ITB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX10_AV_ITB_THRESHOLD_LEVEL :: ITB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX10_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX10_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX10_AV_ITB_THRESHOLD_LEVEL :: ITB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX10_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX10_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX10_AV_ITB_DEPTH - Context ITB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX10_AV_ITB_DEPTH :: ITB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX10_AV_ITB_DEPTH_ITB_WRAPAROUND_MASK        0x80000000
#define BCHP_XPT_RAVE_CX10_AV_ITB_DEPTH_ITB_WRAPAROUND_SHIFT       31

/* XPT_RAVE :: CX10_AV_ITB_DEPTH :: ITB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX10_AV_ITB_DEPTH_ITB_OVERFLOW_MASK          0x40000000
#define BCHP_XPT_RAVE_CX10_AV_ITB_DEPTH_ITB_OVERFLOW_SHIFT         30

/* XPT_RAVE :: CX10_AV_ITB_DEPTH :: ITB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX10_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_MASK   0x30000000
#define BCHP_XPT_RAVE_CX10_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_SHIFT  28

/* XPT_RAVE :: CX10_AV_ITB_DEPTH :: ITB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX10_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_MASK      0x0fffffff
#define BCHP_XPT_RAVE_CX10_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_SHIFT     0

/***************************************************************************
 *CX10_REC_MISC_CONFIG - Miscellaneous Config
 ***************************************************************************/
/* XPT_RAVE :: CX10_REC_MISC_CONFIG :: reserved_for_eco0 [31:18] */
#define BCHP_XPT_RAVE_CX10_REC_MISC_CONFIG_reserved_for_eco0_MASK  0xfffc0000
#define BCHP_XPT_RAVE_CX10_REC_MISC_CONFIG_reserved_for_eco0_SHIFT 18

/* XPT_RAVE :: CX10_REC_MISC_CONFIG :: EMM_EN [17:17] */
#define BCHP_XPT_RAVE_CX10_REC_MISC_CONFIG_EMM_EN_MASK             0x00020000
#define BCHP_XPT_RAVE_CX10_REC_MISC_CONFIG_EMM_EN_SHIFT            17

/* XPT_RAVE :: CX10_REC_MISC_CONFIG :: IGNORE_CLEAR_SC_EVENT [16:16] */
#define BCHP_XPT_RAVE_CX10_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_MASK 0x00010000
#define BCHP_XPT_RAVE_CX10_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_SHIFT 16

/* XPT_RAVE :: CX10_REC_MISC_CONFIG :: SC_DETECT_FOR_ALL [15:15] */
#define BCHP_XPT_RAVE_CX10_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_MASK  0x00008000
#define BCHP_XPT_RAVE_CX10_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_SHIFT 15

/* XPT_RAVE :: CX10_REC_MISC_CONFIG :: REC_AVN [14:14] */
#define BCHP_XPT_RAVE_CX10_REC_MISC_CONFIG_REC_AVN_MASK            0x00004000
#define BCHP_XPT_RAVE_CX10_REC_MISC_CONFIG_REC_AVN_SHIFT           14

/* XPT_RAVE :: CX10_REC_MISC_CONFIG :: TPIT_ENABLE [13:13] */
#define BCHP_XPT_RAVE_CX10_REC_MISC_CONFIG_TPIT_ENABLE_MASK        0x00002000
#define BCHP_XPT_RAVE_CX10_REC_MISC_CONFIG_TPIT_ENABLE_SHIFT       13

/* XPT_RAVE :: CX10_REC_MISC_CONFIG :: TPIT_CHANNEL [12:08] */
#define BCHP_XPT_RAVE_CX10_REC_MISC_CONFIG_TPIT_CHANNEL_MASK       0x00001f00
#define BCHP_XPT_RAVE_CX10_REC_MISC_CONFIG_TPIT_CHANNEL_SHIFT      8

/* XPT_RAVE :: CX10_REC_MISC_CONFIG :: reserved_for_eco1 [07:02] */
#define BCHP_XPT_RAVE_CX10_REC_MISC_CONFIG_reserved_for_eco1_MASK  0x000000fc
#define BCHP_XPT_RAVE_CX10_REC_MISC_CONFIG_reserved_for_eco1_SHIFT 2

/* XPT_RAVE :: CX10_REC_MISC_CONFIG :: SCD_MAP_MODE [01:00] */
#define BCHP_XPT_RAVE_CX10_REC_MISC_CONFIG_SCD_MAP_MODE_MASK       0x00000003
#define BCHP_XPT_RAVE_CX10_REC_MISC_CONFIG_SCD_MAP_MODE_SHIFT      0

/***************************************************************************
 *CX10_REC_SCD_PIDS_A - Context SCD map PIDS A
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX10_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX10_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_A [30:30] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_MASK 0x40000000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_SHIFT 30

/* XPT_RAVE :: CX10_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: SCD_NUMA [29:24] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_NUMA_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_NUMA_SHIFT 24

/* XPT_RAVE :: CX10_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX10_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: PID_CHA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_PID_CHA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_PID_CHA_VALID_SHIFT 15

/* XPT_RAVE :: CX10_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX10_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: SCD_PID_CHA [12:00] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PID_CHA_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PID_CHA_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX10_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX10_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_A [30:30] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_MASK 0x40000000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_SHIFT 30

/* XPT_RAVE :: CX10_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: SCD_NUMA [29:24] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_NUMA_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_NUMA_SHIFT 24

/* XPT_RAVE :: CX10_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX10_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: PIDA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_PIDA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_PIDA_VALID_SHIFT 15

/* XPT_RAVE :: CX10_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX10_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: SCD_PIDA [12:00] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PIDA_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PIDA_SHIFT 0

/***************************************************************************
 *CX10_REC_SCD_PIDS_B - Context SCD map PIDS B
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX10_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX10_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_B [30:30] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_MASK 0x40000000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_SHIFT 30

/* XPT_RAVE :: CX10_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: SCD_NUMB [29:24] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_NUMB_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_NUMB_SHIFT 24

/* XPT_RAVE :: CX10_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX10_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: PID_CHB_VALID [15:15] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_PID_CHB_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_PID_CHB_VALID_SHIFT 15

/* XPT_RAVE :: CX10_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX10_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: SCD_PID_CHB [12:00] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PID_CHB_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PID_CHB_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX10_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX10_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_B [30:30] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_B_MASK 0x40000000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_B_SHIFT 30

/* XPT_RAVE :: CX10_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: SCD_NUMB [29:24] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_NUMB_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_NUMB_SHIFT 24

/* XPT_RAVE :: CX10_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX10_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: PIDB_VALID [15:15] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_PIDB_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_PIDB_VALID_SHIFT 15

/* XPT_RAVE :: CX10_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX10_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: SCD_PIDB [12:00] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PIDB_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PIDB_SHIFT 0

/***************************************************************************
 *CX10_REC_SCD_PIDS_C - Context SCD map PIDS C
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX10_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX10_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_C [30:30] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_MASK 0x40000000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_SHIFT 30

/* XPT_RAVE :: CX10_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: SCD_NUMC [29:24] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_NUMC_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_NUMC_SHIFT 24

/* XPT_RAVE :: CX10_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX10_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: PID_CHC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_PID_CHC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_PID_CHC_VALID_SHIFT 15

/* XPT_RAVE :: CX10_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX10_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: SCD_PID_CHC [12:00] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PID_CHC_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PID_CHC_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX10_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX10_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_C [30:30] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_MASK 0x40000000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_SHIFT 30

/* XPT_RAVE :: CX10_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: SCD_NUMC [29:24] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_NUMC_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_NUMC_SHIFT 24

/* XPT_RAVE :: CX10_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX10_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: PIDC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_PIDC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_PIDC_VALID_SHIFT 15

/* XPT_RAVE :: CX10_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX10_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: SCD_PIDC [12:00] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PIDC_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PIDC_SHIFT 0

/***************************************************************************
 *CX10_REC_SCD_PIDS_D - Context SCD map PIDS D
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX10_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX10_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_D [30:30] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_MASK 0x40000000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_SHIFT 30

/* XPT_RAVE :: CX10_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: SCD_NUMD [29:24] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_NUMD_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_NUMD_SHIFT 24

/* XPT_RAVE :: CX10_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX10_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: PID_CHD_VALID [15:15] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_PID_CHD_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_PID_CHD_VALID_SHIFT 15

/* XPT_RAVE :: CX10_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX10_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: SCD_PID_CHD [12:00] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PID_CHD_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PID_CHD_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX10_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX10_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_D [30:30] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_D_MASK 0x40000000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_D_SHIFT 30

/* XPT_RAVE :: CX10_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: SCD_NUMD [29:24] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_NUMD_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_NUMD_SHIFT 24

/* XPT_RAVE :: CX10_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX10_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: PIDD_VALID [15:15] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_PIDD_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_PIDD_VALID_SHIFT 15

/* XPT_RAVE :: CX10_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX10_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: SCD_PIDD [12:00] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PIDD_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PIDD_SHIFT 0

/***************************************************************************
 *CX10_REC_SCD_PIDS_E - Context SCD map PIDS E
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX10_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX10_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_E [30:30] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_MASK 0x40000000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_SHIFT 30

/* XPT_RAVE :: CX10_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: SCD_NUME [29:24] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_NUME_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_NUME_SHIFT 24

/* XPT_RAVE :: CX10_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX10_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: PID_CHE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_PID_CHE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_PID_CHE_VALID_SHIFT 15

/* XPT_RAVE :: CX10_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX10_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: SCD_PID_CHE [12:00] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PID_CHE_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PID_CHE_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX10_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX10_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_E [30:30] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_MASK 0x40000000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_SHIFT 30

/* XPT_RAVE :: CX10_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: SCD_NUME [29:24] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_NUME_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_NUME_SHIFT 24

/* XPT_RAVE :: CX10_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX10_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: PIDE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_PIDE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_PIDE_VALID_SHIFT 15

/* XPT_RAVE :: CX10_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX10_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: SCD_PIDE [12:00] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PIDE_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PIDE_SHIFT 0

/***************************************************************************
 *CX10_REC_SCD_PIDS_F - Context SCD map PIDS F
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX10_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX10_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_F [30:30] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_MASK 0x40000000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_SHIFT 30

/* XPT_RAVE :: CX10_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: SCD_NUMF [29:24] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_NUMF_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_NUMF_SHIFT 24

/* XPT_RAVE :: CX10_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX10_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: PID_CHF_VALID [15:15] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_PID_CHF_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_PID_CHF_VALID_SHIFT 15

/* XPT_RAVE :: CX10_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX10_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: SCD_PID_CHF [12:00] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PID_CHF_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PID_CHF_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX10_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX10_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_F [30:30] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_F_MASK 0x40000000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_F_SHIFT 30

/* XPT_RAVE :: CX10_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: SCD_NUMF [29:24] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_NUMF_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_NUMF_SHIFT 24

/* XPT_RAVE :: CX10_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX10_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: PIDF_VALID [15:15] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_PIDF_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_PIDF_VALID_SHIFT 15

/* XPT_RAVE :: CX10_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX10_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: SCD_PIDF [12:00] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PIDF_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PIDF_SHIFT 0

/***************************************************************************
 *CX10_REC_SCD_PIDS_G - Context SCD map PIDS G
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX10_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX10_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_G [30:30] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_MASK 0x40000000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_SHIFT 30

/* XPT_RAVE :: CX10_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: SCD_NUMG [29:24] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_NUMG_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_NUMG_SHIFT 24

/* XPT_RAVE :: CX10_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX10_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: PID_CHG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_PID_CHG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_PID_CHG_VALID_SHIFT 15

/* XPT_RAVE :: CX10_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX10_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: SCD_PID_CHG [12:00] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PID_CHG_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PID_CHG_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX10_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX10_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_G [30:30] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_MASK 0x40000000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_SHIFT 30

/* XPT_RAVE :: CX10_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: SCD_NUMG [29:24] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_NUMG_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_NUMG_SHIFT 24

/* XPT_RAVE :: CX10_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX10_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: PIDG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_PIDG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_PIDG_VALID_SHIFT 15

/* XPT_RAVE :: CX10_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX10_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: SCD_PIDG [12:00] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PIDG_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PIDG_SHIFT 0

/***************************************************************************
 *CX10_REC_SCD_PIDS_H - Context SCD map PIDS H
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX10_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX10_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_H [30:30] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_MASK 0x40000000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_SHIFT 30

/* XPT_RAVE :: CX10_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: SCD_NUMH [29:24] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_NUMH_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_NUMH_SHIFT 24

/* XPT_RAVE :: CX10_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX10_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: PID_CHH_VALID [15:15] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_PID_CHH_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_PID_CHH_VALID_SHIFT 15

/* XPT_RAVE :: CX10_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX10_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: SCD_PID_CHH [12:00] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PID_CHH_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PID_CHH_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX10_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX10_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_H [30:30] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_H_MASK 0x40000000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_H_SHIFT 30

/* XPT_RAVE :: CX10_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: SCD_NUMH [29:24] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_NUMH_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_NUMH_SHIFT 24

/* XPT_RAVE :: CX10_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX10_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: PIDH_VALID [15:15] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_PIDH_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_PIDH_VALID_SHIFT 15

/* XPT_RAVE :: CX10_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX10_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: SCD_PIDH [12:00] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PIDH_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PIDH_SHIFT 0

/***************************************************************************
 *CX10_AV_MISC_CONFIG1 - Context Miscellaneous Config 1 Register
 ***************************************************************************/
/* XPT_RAVE :: CX10_AV_MISC_CONFIG1 :: BAND_HOLD_EN [31:31] */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG1_BAND_HOLD_EN_MASK       0x80000000
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG1_BAND_HOLD_EN_SHIFT      31

/* XPT_RAVE :: CX10_AV_MISC_CONFIG1 :: EMU_PREV_BYTE_REMOVE [30:30] */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_MASK 0x40000000
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_SHIFT 30

/* XPT_RAVE :: CX10_AV_MISC_CONFIG1 :: SHIFT_PTS [29:29] */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG1_SHIFT_PTS_MASK          0x20000000
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG1_SHIFT_PTS_SHIFT         29

/* XPT_RAVE :: CX10_AV_MISC_CONFIG1 :: CONVERT_PTS [28:28] */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG1_CONVERT_PTS_MASK        0x10000000
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG1_CONVERT_PTS_SHIFT       28

/* XPT_RAVE :: CX10_AV_MISC_CONFIG1 :: PES_SYNC_MODE [27:26] */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG1_PES_SYNC_MODE_MASK      0x0c000000
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG1_PES_SYNC_MODE_SHIFT     26

/* XPT_RAVE :: CX10_AV_MISC_CONFIG1 :: PES_TYPE_MODE [25:24] */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG1_PES_TYPE_MODE_MASK      0x03000000
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG1_PES_TYPE_MODE_SHIFT     24

/* XPT_RAVE :: CX10_AV_MISC_CONFIG1 :: EMU_PREV_MODE [23:23] */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG1_EMU_PREV_MODE_MASK      0x00800000
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG1_EMU_PREV_MODE_SHIFT     23

/* XPT_RAVE :: CX10_AV_MISC_CONFIG1 :: OUTPUT_FORMAT [22:21] */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG1_OUTPUT_FORMAT_MASK      0x00600000
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG1_OUTPUT_FORMAT_SHIFT     21

/* XPT_RAVE :: CX10_AV_MISC_CONFIG1 :: CONTEXT_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG1_CONTEXT_ENABLE_MASK     0x00100000
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG1_CONTEXT_ENABLE_SHIFT    20

/* XPT_RAVE :: CX10_AV_MISC_CONFIG1 :: INPUT_ES_FORMAT [19:16] */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG1_INPUT_ES_FORMAT_MASK    0x000f0000
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG1_INPUT_ES_FORMAT_SHIFT   16

/* XPT_RAVE :: CX10_AV_MISC_CONFIG1 :: STREAM_ID_HI [15:08] */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG1_STREAM_ID_HI_MASK       0x0000ff00
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG1_STREAM_ID_HI_SHIFT      8

/* XPT_RAVE :: CX10_AV_MISC_CONFIG1 :: STREAM_ID_LO [07:00] */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG1_STREAM_ID_LO_MASK       0x000000ff
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG1_STREAM_ID_LO_SHIFT      0

/***************************************************************************
 *CX10_AV_MISC_CONFIG2 - Context Miscellaneous Config 2 Register
 ***************************************************************************/
/* XPT_RAVE :: CX10_AV_MISC_CONFIG2 :: DISABLE_BEFORE_PES [31:31] */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_MASK 0x80000000
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_SHIFT 31

/* XPT_RAVE :: CX10_AV_MISC_CONFIG2 :: reserved_for_eco0 [30:22] */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG2_reserved_for_eco0_MASK  0x7fc00000
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG2_reserved_for_eco0_SHIFT 22

/* XPT_RAVE :: CX10_AV_MISC_CONFIG2 :: ITB_ENDIAN_CTRL [21:21] */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_MASK    0x00200000
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_SHIFT   21

/* XPT_RAVE :: CX10_AV_MISC_CONFIG2 :: CDB_ENDIAN_CTRL [20:20] */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_MASK    0x00100000
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_SHIFT   20

/* XPT_RAVE :: CX10_AV_MISC_CONFIG2 :: reserved_for_eco1 [19:12] */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG2_reserved_for_eco1_MASK  0x000ff000
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG2_reserved_for_eco1_SHIFT 12

/* XPT_RAVE :: CX10_AV_MISC_CONFIG2 :: IP_MODE_EN [11:11] */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG2_IP_MODE_EN_MASK         0x00000800
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG2_IP_MODE_EN_SHIFT        11

/* XPT_RAVE :: CX10_AV_MISC_CONFIG2 :: CONTEXT_DMEM_BASE [10:00] */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_MASK  0x000007ff
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *CX10_AV_MISC_CONFIG3 - Context Miscellaneous Config 3 Register
 ***************************************************************************/
/* XPT_RAVE :: CX10_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_HI [31:24] */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_SHIFT 24

/* XPT_RAVE :: CX10_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_LO [23:16] */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_SHIFT 16

/* XPT_RAVE :: CX10_AV_MISC_CONFIG3 :: PCR_RTS_EN [15:15] */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG3_PCR_RTS_EN_MASK         0x00008000
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG3_PCR_RTS_EN_SHIFT        15

/* XPT_RAVE :: CX10_AV_MISC_CONFIG3 :: DISABLE_PRV_HDR_DMEM [14:14] */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_MASK 0x00004000
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_SHIFT 14

/* XPT_RAVE :: CX10_AV_MISC_CONFIG3 :: ENABLE_BPP_SEARCH [13:13] */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_MASK  0x00002000
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_SHIFT 13

/* XPT_RAVE :: CX10_AV_MISC_CONFIG3 :: CHK_PACK_HDR_IN_AF [12:12] */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_MASK 0x00001000
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_SHIFT 12

/* XPT_RAVE :: CX10_AV_MISC_CONFIG3 :: CP_PERM_CHANGE_DETECT [11:11] */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_MASK 0x00000800
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_SHIFT 11

/* XPT_RAVE :: CX10_AV_MISC_CONFIG3 :: PES_EXT_SEARCH_MODE [10:09] */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_MASK 0x00000600
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_SHIFT 9

/* XPT_RAVE :: CX10_AV_MISC_CONFIG3 :: CDB_ITB_DEPTH_MODE [08:08] */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_MASK 0x00000100
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_SHIFT 8

/* XPT_RAVE :: CX10_AV_MISC_CONFIG3 :: DISABLE_PKT_ERRORS [07:07] */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_MASK 0x00000080
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_SHIFT 7

/* XPT_RAVE :: CX10_AV_MISC_CONFIG3 :: DISABLE_CC_CHECK [06:06] */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG3_DISABLE_CC_CHECK_MASK   0x00000040
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG3_DISABLE_CC_CHECK_SHIFT  6

/* XPT_RAVE :: CX10_AV_MISC_CONFIG3 :: MAX_COMPARE_PATTERNS [05:00] */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_MASK 0x0000003f
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_SHIFT 0

/***************************************************************************
 *CX10_AV_INTERRUPT_ENABLES - Context Interrupt Enables
 ***************************************************************************/
/* XPT_RAVE :: CX10_AV_INTERRUPT_ENABLES :: reserved0 [31:12] */
#define BCHP_XPT_RAVE_CX10_AV_INTERRUPT_ENABLES_reserved0_MASK     0xfffff000
#define BCHP_XPT_RAVE_CX10_AV_INTERRUPT_ENABLES_reserved0_SHIFT    12

/* XPT_RAVE :: CX10_AV_INTERRUPT_ENABLES :: ITB_UPPER_THRESH_INT_EN [11:11] */
#define BCHP_XPT_RAVE_CX10_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_MASK 0x00000800
#define BCHP_XPT_RAVE_CX10_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_SHIFT 11

/* XPT_RAVE :: CX10_AV_INTERRUPT_ENABLES :: ITB_LOWER_THRESH_INT_EN [10:10] */
#define BCHP_XPT_RAVE_CX10_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_MASK 0x00000400
#define BCHP_XPT_RAVE_CX10_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_SHIFT 10

/* XPT_RAVE :: CX10_AV_INTERRUPT_ENABLES :: CDB_UPPER_THRESH_INT_EN [09:09] */
#define BCHP_XPT_RAVE_CX10_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_MASK 0x00000200
#define BCHP_XPT_RAVE_CX10_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_SHIFT 9

/* XPT_RAVE :: CX10_AV_INTERRUPT_ENABLES :: CDB_LOWER_THRESH_INT_EN [08:08] */
#define BCHP_XPT_RAVE_CX10_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_MASK 0x00000100
#define BCHP_XPT_RAVE_CX10_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_SHIFT 8

/* XPT_RAVE :: CX10_AV_INTERRUPT_ENABLES :: LAST_CMD_INT_EN [07:07] */
#define BCHP_XPT_RAVE_CX10_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_MASK 0x00000080
#define BCHP_XPT_RAVE_CX10_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_SHIFT 7

/* XPT_RAVE :: CX10_AV_INTERRUPT_ENABLES :: SPLICE_INT_EN [06:06] */
#define BCHP_XPT_RAVE_CX10_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_MASK 0x00000040
#define BCHP_XPT_RAVE_CX10_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_SHIFT 6

/* XPT_RAVE :: CX10_AV_INTERRUPT_ENABLES :: ITB_OVERFLOW_INT_EN [05:05] */
#define BCHP_XPT_RAVE_CX10_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_MASK 0x00000020
#define BCHP_XPT_RAVE_CX10_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_SHIFT 5

/* XPT_RAVE :: CX10_AV_INTERRUPT_ENABLES :: CDB_OVERFLOW_INT_EN [04:04] */
#define BCHP_XPT_RAVE_CX10_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_MASK 0x00000010
#define BCHP_XPT_RAVE_CX10_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_SHIFT 4

/* XPT_RAVE :: CX10_AV_INTERRUPT_ENABLES :: CC_ERROR_INT_EN [03:03] */
#define BCHP_XPT_RAVE_CX10_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_MASK 0x00000008
#define BCHP_XPT_RAVE_CX10_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_SHIFT 3

/* XPT_RAVE :: CX10_AV_INTERRUPT_ENABLES :: TEI_ERROR_INT_EN [02:02] */
#define BCHP_XPT_RAVE_CX10_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_MASK 0x00000004
#define BCHP_XPT_RAVE_CX10_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_SHIFT 2

/* XPT_RAVE :: CX10_AV_INTERRUPT_ENABLES :: PUSI_ERROR_INT_EN [01:01] */
#define BCHP_XPT_RAVE_CX10_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_MASK 0x00000002
#define BCHP_XPT_RAVE_CX10_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_SHIFT 1

/* XPT_RAVE :: CX10_AV_INTERRUPT_ENABLES :: EMU_ERROR_INT_EN [00:00] */
#define BCHP_XPT_RAVE_CX10_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_MASK 0x00000001
#define BCHP_XPT_RAVE_CX10_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_SHIFT 0

/***************************************************************************
 *CX10_AV_COMP1_CONTROL - Context Comparator 1 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX10_AV_COMP1_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX10_AV_COMP1_CONTROL_reserved_for_eco0_MASK 0xf8000000
#define BCHP_XPT_RAVE_CX10_AV_COMP1_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX10_AV_COMP1_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX10_AV_COMP1_CONTROL_ALIGNMENT_EN_MASK      0x04000000
#define BCHP_XPT_RAVE_CX10_AV_COMP1_CONTROL_ALIGNMENT_EN_SHIFT     26

/* XPT_RAVE :: CX10_AV_COMP1_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX10_AV_COMP1_CONTROL_COMPARE_ES_DATA_MASK   0x02000000
#define BCHP_XPT_RAVE_CX10_AV_COMP1_CONTROL_COMPARE_ES_DATA_SHIFT  25

/* XPT_RAVE :: CX10_AV_COMP1_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX10_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX10_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX10_AV_COMP1_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX10_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX10_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX10_AV_COMP1_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX10_AV_COMP1_CONTROL_COMPARE_ALL_DATA_MASK  0x00400000
#define BCHP_XPT_RAVE_CX10_AV_COMP1_CONTROL_COMPARE_ALL_DATA_SHIFT 22

/* XPT_RAVE :: CX10_AV_COMP1_CONTROL :: CASCADE_ENABLE [21:21] */
#define BCHP_XPT_RAVE_CX10_AV_COMP1_CONTROL_CASCADE_ENABLE_MASK    0x00200000
#define BCHP_XPT_RAVE_CX10_AV_COMP1_CONTROL_CASCADE_ENABLE_SHIFT   21

/* XPT_RAVE :: CX10_AV_COMP1_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX10_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_MASK 0x00100000
#define BCHP_XPT_RAVE_CX10_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX10_AV_COMP1_CONTROL :: NUM_COMPARE_BYTES [19:17] */
#define BCHP_XPT_RAVE_CX10_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_MASK 0x000e0000
#define BCHP_XPT_RAVE_CX10_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX10_AV_COMP1_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX10_AV_COMP1_CONTROL_REPEAT_BYTE_MASK       0x0001e000
#define BCHP_XPT_RAVE_CX10_AV_COMP1_CONTROL_REPEAT_BYTE_SHIFT      13

/* XPT_RAVE :: CX10_AV_COMP1_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX10_AV_COMP1_CONTROL_COMP_ENABLE_MASK       0x00001000
#define BCHP_XPT_RAVE_CX10_AV_COMP1_CONTROL_COMP_ENABLE_SHIFT      12

/* XPT_RAVE :: CX10_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX10_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX10_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX10_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX10_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX10_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX10_AV_COMP1_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX10_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX10_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX10_AV_COMP1_COMPARE_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX10_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX10_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX10_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX10_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX10_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX10_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX10_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX10_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX10_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX10_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX10_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX10_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX10_AV_COMP1_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX10_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX10_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX10_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX10_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX10_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX10_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX10_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX10_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX10_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX10_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX10_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX10_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX10_AV_COMP1_FILTER_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX10_AV_COMP1_FILTER_VAL :: Exclusion_Value_D :: COMP1_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX10_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX10_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX10_AV_COMP1_FILTER_VAL :: Inclusion_Range_D :: COMP1_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX10_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX10_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX10_AV_COMP1_FILTER_VAL :: Exclusion_Value_C :: COMP1_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX10_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX10_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX10_AV_COMP1_FILTER_VAL :: Inclusion_Range_C :: COMP1_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX10_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX10_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX10_AV_COMP1_FILTER_VAL :: Exclusion_Value_B :: COMP1_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX10_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX10_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX10_AV_COMP1_FILTER_VAL :: Inclusion_Range_B :: COMP1_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX10_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX10_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX10_AV_COMP1_FILTER_VAL :: Exclusion_Value_A :: COMP1_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX10_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX10_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX10_AV_COMP1_FILTER_VAL :: Inclusion_Range_A :: COMP1_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX10_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX10_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX10_AV_COMP1_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX10_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP1_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX10_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX10_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX10_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP1_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX10_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX10_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX10_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP1_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX10_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX10_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX10_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP1_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX10_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX10_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX10_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP1_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX10_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX10_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX10_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP1_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX10_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX10_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX10_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP1_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX10_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX10_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX10_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP1_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX10_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX10_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX10_AV_COMP2_CONTROL - Context Comparator 2 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX10_AV_COMP2_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX10_AV_COMP2_CONTROL_reserved_for_eco0_MASK 0xf8000000
#define BCHP_XPT_RAVE_CX10_AV_COMP2_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX10_AV_COMP2_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX10_AV_COMP2_CONTROL_ALIGNMENT_EN_MASK      0x04000000
#define BCHP_XPT_RAVE_CX10_AV_COMP2_CONTROL_ALIGNMENT_EN_SHIFT     26

/* XPT_RAVE :: CX10_AV_COMP2_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX10_AV_COMP2_CONTROL_COMPARE_ES_DATA_MASK   0x02000000
#define BCHP_XPT_RAVE_CX10_AV_COMP2_CONTROL_COMPARE_ES_DATA_SHIFT  25

/* XPT_RAVE :: CX10_AV_COMP2_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX10_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX10_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX10_AV_COMP2_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX10_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX10_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX10_AV_COMP2_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX10_AV_COMP2_CONTROL_COMPARE_ALL_DATA_MASK  0x00400000
#define BCHP_XPT_RAVE_CX10_AV_COMP2_CONTROL_COMPARE_ALL_DATA_SHIFT 22

/* XPT_RAVE :: CX10_AV_COMP2_CONTROL :: reserved_for_eco1 [21:21] */
#define BCHP_XPT_RAVE_CX10_AV_COMP2_CONTROL_reserved_for_eco1_MASK 0x00200000
#define BCHP_XPT_RAVE_CX10_AV_COMP2_CONTROL_reserved_for_eco1_SHIFT 21

/* XPT_RAVE :: CX10_AV_COMP2_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX10_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_MASK 0x00100000
#define BCHP_XPT_RAVE_CX10_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX10_AV_COMP2_CONTROL :: reserved_for_eco2 [19:19] */
#define BCHP_XPT_RAVE_CX10_AV_COMP2_CONTROL_reserved_for_eco2_MASK 0x00080000
#define BCHP_XPT_RAVE_CX10_AV_COMP2_CONTROL_reserved_for_eco2_SHIFT 19

/* XPT_RAVE :: CX10_AV_COMP2_CONTROL :: NUM_COMPARE_BYTES [18:17] */
#define BCHP_XPT_RAVE_CX10_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_MASK 0x00060000
#define BCHP_XPT_RAVE_CX10_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX10_AV_COMP2_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX10_AV_COMP2_CONTROL_REPEAT_BYTE_MASK       0x0001e000
#define BCHP_XPT_RAVE_CX10_AV_COMP2_CONTROL_REPEAT_BYTE_SHIFT      13

/* XPT_RAVE :: CX10_AV_COMP2_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX10_AV_COMP2_CONTROL_COMP_ENABLE_MASK       0x00001000
#define BCHP_XPT_RAVE_CX10_AV_COMP2_CONTROL_COMP_ENABLE_SHIFT      12

/* XPT_RAVE :: CX10_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX10_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX10_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX10_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX10_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX10_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX10_AV_COMP2_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX10_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX10_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX10_AV_COMP2_COMPARE_VAL - Context Comparator 2 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX10_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX10_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX10_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX10_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX10_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX10_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX10_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX10_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX10_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX10_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX10_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX10_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX10_AV_COMP2_MASK_VAL - Context Comparator 2 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX10_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX10_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX10_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX10_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX10_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX10_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX10_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX10_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX10_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX10_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX10_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX10_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX10_AV_COMP2_FILTER_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX10_AV_COMP2_FILTER_VAL :: Exclusion_Value_D :: COMP2_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX10_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX10_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX10_AV_COMP2_FILTER_VAL :: Inclusion_Range_D :: COMP2_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX10_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX10_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX10_AV_COMP2_FILTER_VAL :: Exclusion_Value_C :: COMP2_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX10_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX10_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX10_AV_COMP2_FILTER_VAL :: Inclusion_Range_C :: COMP2_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX10_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX10_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX10_AV_COMP2_FILTER_VAL :: Exclusion_Value_B :: COMP2_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX10_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX10_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX10_AV_COMP2_FILTER_VAL :: Inclusion_Range_B :: COMP2_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX10_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX10_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX10_AV_COMP2_FILTER_VAL :: Exclusion_Value_A :: COMP2_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX10_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX10_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX10_AV_COMP2_FILTER_VAL :: Inclusion_Range_A :: COMP2_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX10_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX10_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX10_AV_COMP2_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX10_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP2_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX10_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX10_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX10_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP2_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX10_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX10_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX10_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP2_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX10_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX10_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX10_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP2_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX10_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX10_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX10_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP2_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX10_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX10_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX10_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP2_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX10_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX10_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX10_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP2_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX10_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX10_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX10_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP2_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX10_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX10_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX10_AV_COMP12_FILTER_MODE - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX10_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_D [31:30] */
#define BCHP_XPT_RAVE_CX10_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_MASK 0xc0000000
#define BCHP_XPT_RAVE_CX10_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_SHIFT 30

/* XPT_RAVE :: CX10_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_D [29:28] */
#define BCHP_XPT_RAVE_CX10_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_MASK 0x30000000
#define BCHP_XPT_RAVE_CX10_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_SHIFT 28

/* XPT_RAVE :: CX10_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_C [27:26] */
#define BCHP_XPT_RAVE_CX10_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_MASK 0x0c000000
#define BCHP_XPT_RAVE_CX10_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_SHIFT 26

/* XPT_RAVE :: CX10_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_C [25:24] */
#define BCHP_XPT_RAVE_CX10_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_MASK 0x03000000
#define BCHP_XPT_RAVE_CX10_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_SHIFT 24

/* XPT_RAVE :: CX10_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_B [23:22] */
#define BCHP_XPT_RAVE_CX10_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_MASK 0x00c00000
#define BCHP_XPT_RAVE_CX10_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_SHIFT 22

/* XPT_RAVE :: CX10_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_B [21:20] */
#define BCHP_XPT_RAVE_CX10_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_MASK 0x00300000
#define BCHP_XPT_RAVE_CX10_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_SHIFT 20

/* XPT_RAVE :: CX10_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_A [19:18] */
#define BCHP_XPT_RAVE_CX10_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_MASK 0x000c0000
#define BCHP_XPT_RAVE_CX10_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_SHIFT 18

/* XPT_RAVE :: CX10_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_A [17:16] */
#define BCHP_XPT_RAVE_CX10_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_MASK 0x00030000
#define BCHP_XPT_RAVE_CX10_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_SHIFT 16

/* XPT_RAVE :: CX10_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_D [15:14] */
#define BCHP_XPT_RAVE_CX10_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_MASK 0x0000c000
#define BCHP_XPT_RAVE_CX10_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_SHIFT 14

/* XPT_RAVE :: CX10_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_D [13:12] */
#define BCHP_XPT_RAVE_CX10_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_MASK 0x00003000
#define BCHP_XPT_RAVE_CX10_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_SHIFT 12

/* XPT_RAVE :: CX10_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_C [11:10] */
#define BCHP_XPT_RAVE_CX10_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX10_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_SHIFT 10

/* XPT_RAVE :: CX10_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_C [09:08] */
#define BCHP_XPT_RAVE_CX10_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_MASK 0x00000300
#define BCHP_XPT_RAVE_CX10_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_SHIFT 8

/* XPT_RAVE :: CX10_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_B [07:06] */
#define BCHP_XPT_RAVE_CX10_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_MASK 0x000000c0
#define BCHP_XPT_RAVE_CX10_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_SHIFT 6

/* XPT_RAVE :: CX10_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_B [05:04] */
#define BCHP_XPT_RAVE_CX10_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_MASK 0x00000030
#define BCHP_XPT_RAVE_CX10_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_SHIFT 4

/* XPT_RAVE :: CX10_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_A [03:02] */
#define BCHP_XPT_RAVE_CX10_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_MASK 0x0000000c
#define BCHP_XPT_RAVE_CX10_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_SHIFT 2

/* XPT_RAVE :: CX10_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_A [01:00] */
#define BCHP_XPT_RAVE_CX10_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_MASK 0x00000003
#define BCHP_XPT_RAVE_CX10_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_SHIFT 0

/***************************************************************************
 *CX10_AV_PID_STREAM_ID - Context PID and Stream ID Filter Value
 ***************************************************************************/
/* XPT_RAVE :: CX10_AV_PID_STREAM_ID :: PRV_HDR_ITB_EN [31:31] */
#define BCHP_XPT_RAVE_CX10_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_MASK    0x80000000
#define BCHP_XPT_RAVE_CX10_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_SHIFT   31

/* XPT_RAVE :: CX10_AV_PID_STREAM_ID :: PID_VALID [30:30] */
#define BCHP_XPT_RAVE_CX10_AV_PID_STREAM_ID_PID_VALID_MASK         0x40000000
#define BCHP_XPT_RAVE_CX10_AV_PID_STREAM_ID_PID_VALID_SHIFT        30

/* XPT_RAVE :: CX10_AV_PID_STREAM_ID :: AUD_FRAME_INFO [29:26] */
#define BCHP_XPT_RAVE_CX10_AV_PID_STREAM_ID_AUD_FRAME_INFO_MASK    0x3c000000
#define BCHP_XPT_RAVE_CX10_AV_PID_STREAM_ID_AUD_FRAME_INFO_SHIFT   26

/* XPT_RAVE :: CX10_AV_PID_STREAM_ID :: SSID_ENABLE [25:25] */
#define BCHP_XPT_RAVE_CX10_AV_PID_STREAM_ID_SSID_ENABLE_MASK       0x02000000
#define BCHP_XPT_RAVE_CX10_AV_PID_STREAM_ID_SSID_ENABLE_SHIFT      25

/* XPT_RAVE :: CX10_AV_PID_STREAM_ID :: SPLICE_EN [24:24] */
#define BCHP_XPT_RAVE_CX10_AV_PID_STREAM_ID_SPLICE_EN_MASK         0x01000000
#define BCHP_XPT_RAVE_CX10_AV_PID_STREAM_ID_SPLICE_EN_SHIFT        24

/* XPT_RAVE :: CX10_AV_PID_STREAM_ID :: reserved_for_eco0 [23:21] */
#define BCHP_XPT_RAVE_CX10_AV_PID_STREAM_ID_reserved_for_eco0_MASK 0x00e00000
#define BCHP_XPT_RAVE_CX10_AV_PID_STREAM_ID_reserved_for_eco0_SHIFT 21

/* XPT_RAVE :: CX10_AV_PID_STREAM_ID :: BAND_NUM [20:16] */
#define BCHP_XPT_RAVE_CX10_AV_PID_STREAM_ID_BAND_NUM_MASK          0x001f0000
#define BCHP_XPT_RAVE_CX10_AV_PID_STREAM_ID_BAND_NUM_SHIFT         16

/* XPT_RAVE :: CX10_AV_PID_STREAM_ID :: FILTER_PID_STREAM_ID [15:00] */
#define BCHP_XPT_RAVE_CX10_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX10_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_SHIFT 0

/***************************************************************************
 *CX10_REC_CTRL1 - Record Control Register 1
 ***************************************************************************/
/* XPT_RAVE :: CX10_REC_CTRL1 :: reserved_for_eco0 [31:16] */
#define BCHP_XPT_RAVE_CX10_REC_CTRL1_reserved_for_eco0_MASK        0xffff0000
#define BCHP_XPT_RAVE_CX10_REC_CTRL1_reserved_for_eco0_SHIFT       16

/* XPT_RAVE :: CX10_REC_CTRL1 :: DTV2MPEG_PADNUM [15:08] */
#define BCHP_XPT_RAVE_CX10_REC_CTRL1_DTV2MPEG_PADNUM_MASK          0x0000ff00
#define BCHP_XPT_RAVE_CX10_REC_CTRL1_DTV2MPEG_PADNUM_SHIFT         8

/* XPT_RAVE :: CX10_REC_CTRL1 :: reserved_for_eco1 [07:06] */
#define BCHP_XPT_RAVE_CX10_REC_CTRL1_reserved_for_eco1_MASK        0x000000c0
#define BCHP_XPT_RAVE_CX10_REC_CTRL1_reserved_for_eco1_SHIFT       6

/* XPT_RAVE :: CX10_REC_CTRL1 :: ATSC_SCRAM_CTRL [05:05] */
#define BCHP_XPT_RAVE_CX10_REC_CTRL1_ATSC_SCRAM_CTRL_MASK          0x00000020
#define BCHP_XPT_RAVE_CX10_REC_CTRL1_ATSC_SCRAM_CTRL_SHIFT         5

/* XPT_RAVE :: CX10_REC_CTRL1 :: PARSE_SC [04:04] */
#define BCHP_XPT_RAVE_CX10_REC_CTRL1_PARSE_SC_MASK                 0x00000010
#define BCHP_XPT_RAVE_CX10_REC_CTRL1_PARSE_SC_SHIFT                4

/* XPT_RAVE :: CX10_REC_CTRL1 :: SEAMLESS_PAUSE_MODE [03:03] */
#define BCHP_XPT_RAVE_CX10_REC_CTRL1_SEAMLESS_PAUSE_MODE_MASK      0x00000008
#define BCHP_XPT_RAVE_CX10_REC_CTRL1_SEAMLESS_PAUSE_MODE_SHIFT     3

/* XPT_RAVE :: CX10_REC_CTRL1 :: DTV_PF_TOGGLE_DIS [02:02] */
#define BCHP_XPT_RAVE_CX10_REC_CTRL1_DTV_PF_TOGGLE_DIS_MASK        0x00000004
#define BCHP_XPT_RAVE_CX10_REC_CTRL1_DTV_PF_TOGGLE_DIS_SHIFT       2

/* XPT_RAVE :: CX10_REC_CTRL1 :: REC_DTV2MPG_EN [01:01] */
#define BCHP_XPT_RAVE_CX10_REC_CTRL1_REC_DTV2MPG_EN_MASK           0x00000002
#define BCHP_XPT_RAVE_CX10_REC_CTRL1_REC_DTV2MPG_EN_SHIFT          1

/* XPT_RAVE :: CX10_REC_CTRL1 :: REC_TIMESTAMP_ENABLE [00:00] */
#define BCHP_XPT_RAVE_CX10_REC_CTRL1_REC_TIMESTAMP_ENABLE_MASK     0x00000001
#define BCHP_XPT_RAVE_CX10_REC_CTRL1_REC_TIMESTAMP_ENABLE_SHIFT    0

/***************************************************************************
 *CX10_REC_INIT_TS - Record Initial Timestamp Value Register
 ***************************************************************************/
/* XPT_RAVE :: CX10_REC_INIT_TS :: INIT_TS [31:00] */
#define BCHP_XPT_RAVE_CX10_REC_INIT_TS_INIT_TS_MASK                0xffffffff
#define BCHP_XPT_RAVE_CX10_REC_INIT_TS_INIT_TS_SHIFT               0

/***************************************************************************
 *CX10_REC_TS_CTRL - Record Timestamp Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX10_REC_TS_CTRL :: reserved_for_eco0 [31:06] */
#define BCHP_XPT_RAVE_CX10_REC_TS_CTRL_reserved_for_eco0_MASK      0xffffffc0
#define BCHP_XPT_RAVE_CX10_REC_TS_CTRL_reserved_for_eco0_SHIFT     6

/* XPT_RAVE :: CX10_REC_TS_CTRL :: TS_CHECK_DIS [05:05] */
#define BCHP_XPT_RAVE_CX10_REC_TS_CTRL_TS_CHECK_DIS_MASK           0x00000020
#define BCHP_XPT_RAVE_CX10_REC_TS_CTRL_TS_CHECK_DIS_SHIFT          5

/* XPT_RAVE :: CX10_REC_TS_CTRL :: REC_TIMESTAMP_MODE [04:03] */
#define BCHP_XPT_RAVE_CX10_REC_TS_CTRL_REC_TIMESTAMP_MODE_MASK     0x00000018
#define BCHP_XPT_RAVE_CX10_REC_TS_CTRL_REC_TIMESTAMP_MODE_SHIFT    3

/* XPT_RAVE :: CX10_REC_TS_CTRL :: TS_INIT_EN [02:02] */
#define BCHP_XPT_RAVE_CX10_REC_TS_CTRL_TS_INIT_EN_MASK             0x00000004
#define BCHP_XPT_RAVE_CX10_REC_TS_CTRL_TS_INIT_EN_SHIFT            2

/* XPT_RAVE :: CX10_REC_TS_CTRL :: TS_USER_BITS [01:00] */
#define BCHP_XPT_RAVE_CX10_REC_TS_CTRL_TS_USER_BITS_MASK           0x00000003
#define BCHP_XPT_RAVE_CX10_REC_TS_CTRL_TS_USER_BITS_SHIFT          0

/***************************************************************************
 *CX10_REC_TIME_CONFIG - Record Time Configuration Register
 ***************************************************************************/
/* XPT_RAVE :: CX10_REC_TIME_CONFIG :: reserved_for_eco0 [31:25] */
#define BCHP_XPT_RAVE_CX10_REC_TIME_CONFIG_reserved_for_eco0_MASK  0xfe000000
#define BCHP_XPT_RAVE_CX10_REC_TIME_CONFIG_reserved_for_eco0_SHIFT 25

/* XPT_RAVE :: CX10_REC_TIME_CONFIG :: REC_COUNT_MODE [24:24] */
#define BCHP_XPT_RAVE_CX10_REC_TIME_CONFIG_REC_COUNT_MODE_MASK     0x01000000
#define BCHP_XPT_RAVE_CX10_REC_TIME_CONFIG_REC_COUNT_MODE_SHIFT    24

/* XPT_RAVE :: CX10_REC_TIME_CONFIG :: REC_TIMEOUT_VAL [23:00] */
#define BCHP_XPT_RAVE_CX10_REC_TIME_CONFIG_REC_TIMEOUT_VAL_MASK    0x00ffffff
#define BCHP_XPT_RAVE_CX10_REC_TIME_CONFIG_REC_TIMEOUT_VAL_SHIFT   0

/***************************************************************************
 *CX10_AV_MISC_CONFIG4 - Context Miscellaneous Config 4 Register
 ***************************************************************************/
/* XPT_RAVE :: CX10_AV_MISC_CONFIG4 :: RESERVED_CONFIG [31:24] */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG4_RESERVED_CONFIG_MASK    0xff000000
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG4_RESERVED_CONFIG_SHIFT   24

/* XPT_RAVE :: CX10_AV_MISC_CONFIG4 :: reserved_for_eco0 [23:23] */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG4_reserved_for_eco0_MASK  0x00800000
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG4_reserved_for_eco0_SHIFT 23

/* XPT_RAVE :: CX10_AV_MISC_CONFIG4 :: PES_SID_EXT_DEP [22:16] */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG4_PES_SID_EXT_DEP_MASK    0x007f0000
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG4_PES_SID_EXT_DEP_SHIFT   16

/* XPT_RAVE :: CX10_AV_MISC_CONFIG4 :: reserved_for_eco1 [15:15] */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG4_reserved_for_eco1_MASK  0x00008000
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG4_reserved_for_eco1_SHIFT 15

/* XPT_RAVE :: CX10_AV_MISC_CONFIG4 :: PES_SID_EXT_IND [14:08] */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG4_PES_SID_EXT_IND_MASK    0x00007f00
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG4_PES_SID_EXT_IND_SHIFT   8

/* XPT_RAVE :: CX10_AV_MISC_CONFIG4 :: reserved_for_eco2 [07:02] */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG4_reserved_for_eco2_MASK  0x000000fc
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG4_reserved_for_eco2_SHIFT 2

/* XPT_RAVE :: CX10_AV_MISC_CONFIG4 :: PES_SID_EXT_MODE [01:00] */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG4_PES_SID_EXT_MODE_MASK   0x00000003
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG4_PES_SID_EXT_MODE_SHIFT  0

/***************************************************************************
 *CX10_PIC_CTR - Picture Counter register
 ***************************************************************************/
/* XPT_RAVE :: CX10_PIC_CTR :: reserved0 [31:16] */
#define BCHP_XPT_RAVE_CX10_PIC_CTR_reserved0_MASK                  0xffff0000
#define BCHP_XPT_RAVE_CX10_PIC_CTR_reserved0_SHIFT                 16

/* XPT_RAVE :: CX10_PIC_CTR :: VALUE [15:00] */
#define BCHP_XPT_RAVE_CX10_PIC_CTR_VALUE_MASK                      0x0000ffff
#define BCHP_XPT_RAVE_CX10_PIC_CTR_VALUE_SHIFT                     0

/***************************************************************************
 *CX10_PIC_CTR_MODE - Picture Counter Mode Register
 ***************************************************************************/
/* XPT_RAVE :: CX10_PIC_CTR_MODE :: reserved0 [31:31] */
#define BCHP_XPT_RAVE_CX10_PIC_CTR_MODE_reserved0_MASK             0x80000000
#define BCHP_XPT_RAVE_CX10_PIC_CTR_MODE_reserved0_SHIFT            31

/* XPT_RAVE :: CX10_PIC_CTR_MODE :: Valid_PIC_CTR_VALUE [30:28] */
#define BCHP_XPT_RAVE_CX10_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_MASK   0x70000000
#define BCHP_XPT_RAVE_CX10_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_SHIFT  28

/* XPT_RAVE :: CX10_PIC_CTR_MODE :: PIC_CTR_EN [27:27] */
#define BCHP_XPT_RAVE_CX10_PIC_CTR_MODE_PIC_CTR_EN_MASK            0x08000000
#define BCHP_XPT_RAVE_CX10_PIC_CTR_MODE_PIC_CTR_EN_SHIFT           27

/* XPT_RAVE :: CX10_PIC_CTR_MODE :: reserved1 [26:26] */
#define BCHP_XPT_RAVE_CX10_PIC_CTR_MODE_reserved1_MASK             0x04000000
#define BCHP_XPT_RAVE_CX10_PIC_CTR_MODE_reserved1_SHIFT            26

/* XPT_RAVE :: CX10_PIC_CTR_MODE :: PIC_CTR_MODE [25:24] */
#define BCHP_XPT_RAVE_CX10_PIC_CTR_MODE_PIC_CTR_MODE_MASK          0x03000000
#define BCHP_XPT_RAVE_CX10_PIC_CTR_MODE_PIC_CTR_MODE_SHIFT         24

/* XPT_RAVE :: CX10_PIC_CTR_MODE :: SCV0 [23:16] */
#define BCHP_XPT_RAVE_CX10_PIC_CTR_MODE_SCV0_MASK                  0x00ff0000
#define BCHP_XPT_RAVE_CX10_PIC_CTR_MODE_SCV0_SHIFT                 16

/* XPT_RAVE :: CX10_PIC_CTR_MODE :: SCV1 [15:08] */
#define BCHP_XPT_RAVE_CX10_PIC_CTR_MODE_SCV1_MASK                  0x0000ff00
#define BCHP_XPT_RAVE_CX10_PIC_CTR_MODE_SCV1_SHIFT                 8

/* XPT_RAVE :: CX10_PIC_CTR_MODE :: SCV2 [07:00] */
#define BCHP_XPT_RAVE_CX10_PIC_CTR_MODE_SCV2_MASK                  0x000000ff
#define BCHP_XPT_RAVE_CX10_PIC_CTR_MODE_SCV2_SHIFT                 0

/***************************************************************************
 *CX10_REC_TIMER - Record Timer Register
 ***************************************************************************/
/* XPT_RAVE :: CX10_REC_TIMER :: REC_TIMER [31:00] */
#define BCHP_XPT_RAVE_CX10_REC_TIMER_REC_TIMER_MASK                0xffffffff
#define BCHP_XPT_RAVE_CX10_REC_TIMER_REC_TIMER_SHIFT               0

/***************************************************************************
 *CX10_REC_STATE0 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX10_REC_STATE0 :: reserved_for_eco0 [31:18] */
#define BCHP_XPT_RAVE_CX10_REC_STATE0_reserved_for_eco0_MASK       0xfffc0000
#define BCHP_XPT_RAVE_CX10_REC_STATE0_reserved_for_eco0_SHIFT      18

/* XPT_RAVE :: CX10_REC_STATE0 :: REC_INIT_TIME_LO [17:08] */
#define BCHP_XPT_RAVE_CX10_REC_STATE0_REC_INIT_TIME_LO_MASK        0x0003ff00
#define BCHP_XPT_RAVE_CX10_REC_STATE0_REC_INIT_TIME_LO_SHIFT       8

/* XPT_RAVE :: CX10_REC_STATE0 :: reserved_for_eco1 [07:04] */
#define BCHP_XPT_RAVE_CX10_REC_STATE0_reserved_for_eco1_MASK       0x000000f0
#define BCHP_XPT_RAVE_CX10_REC_STATE0_reserved_for_eco1_SHIFT      4

/* XPT_RAVE :: CX10_REC_STATE0 :: LAST_CONV_TIME_STAMP_HI [03:02] */
#define BCHP_XPT_RAVE_CX10_REC_STATE0_LAST_CONV_TIME_STAMP_HI_MASK 0x0000000c
#define BCHP_XPT_RAVE_CX10_REC_STATE0_LAST_CONV_TIME_STAMP_HI_SHIFT 2

/* XPT_RAVE :: CX10_REC_STATE0 :: TS_INITIALIZED [01:01] */
#define BCHP_XPT_RAVE_CX10_REC_STATE0_TS_INITIALIZED_MASK          0x00000002
#define BCHP_XPT_RAVE_CX10_REC_STATE0_TS_INITIALIZED_SHIFT         1

/* XPT_RAVE :: CX10_REC_STATE0 :: REC_INITIALIZED [00:00] */
#define BCHP_XPT_RAVE_CX10_REC_STATE0_REC_INITIALIZED_MASK         0x00000001
#define BCHP_XPT_RAVE_CX10_REC_STATE0_REC_INITIALIZED_SHIFT        0

/***************************************************************************
 *CX10_REC_STATE1 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX10_REC_STATE1 :: REC_INIT_TIME_HI [31:00] */
#define BCHP_XPT_RAVE_CX10_REC_STATE1_REC_INIT_TIME_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX10_REC_STATE1_REC_INIT_TIME_HI_SHIFT       0

/***************************************************************************
 *CX10_REC_STATE2 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX10_REC_STATE2 :: INT_TIME_STAMP [31:00] */
#define BCHP_XPT_RAVE_CX10_REC_STATE2_INT_TIME_STAMP_MASK          0xffffffff
#define BCHP_XPT_RAVE_CX10_REC_STATE2_INT_TIME_STAMP_SHIFT         0

/***************************************************************************
 *CX10_REC_STATE2b - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX10_REC_STATE2b :: LAST_CONV_TIME_STAMP_LO [31:00] */
#define BCHP_XPT_RAVE_CX10_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX10_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_SHIFT 0

/***************************************************************************
 *CX10_REC_STATE3 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX10_REC_STATE3 :: reserved_for_eco0 [31:09] */
#define BCHP_XPT_RAVE_CX10_REC_STATE3_reserved_for_eco0_MASK       0xfffffe00
#define BCHP_XPT_RAVE_CX10_REC_STATE3_reserved_for_eco0_SHIFT      9

/* XPT_RAVE :: CX10_REC_STATE3 :: REC_DSS_PARITY [08:08] */
#define BCHP_XPT_RAVE_CX10_REC_STATE3_REC_DSS_PARITY_MASK          0x00000100
#define BCHP_XPT_RAVE_CX10_REC_STATE3_REC_DSS_PARITY_SHIFT         8

/* XPT_RAVE :: CX10_REC_STATE3 :: REC_COUNT_HI [07:00] */
#define BCHP_XPT_RAVE_CX10_REC_STATE3_REC_COUNT_HI_MASK            0x000000ff
#define BCHP_XPT_RAVE_CX10_REC_STATE3_REC_COUNT_HI_SHIFT           0

/***************************************************************************
 *CX10_REC_COUNT - Record Packet Count Register
 ***************************************************************************/
/* XPT_RAVE :: CX10_REC_COUNT :: REC_COUNT [31:00] */
#define BCHP_XPT_RAVE_CX10_REC_COUNT_REC_COUNT_MASK                0xffffffff
#define BCHP_XPT_RAVE_CX10_REC_COUNT_REC_COUNT_SHIFT               0

/***************************************************************************
 *CX10_PIC_INC_DEC_CTRL - Picture Counter Increment/Decrement/Reset Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX10_PIC_INC_DEC_CTRL :: reserved0 [31:18] */
#define BCHP_XPT_RAVE_CX10_PIC_INC_DEC_CTRL_reserved0_MASK         0xfffc0000
#define BCHP_XPT_RAVE_CX10_PIC_INC_DEC_CTRL_reserved0_SHIFT        18

/* XPT_RAVE :: CX10_PIC_INC_DEC_CTRL :: INC_DEC_MODE [17:16] */
#define BCHP_XPT_RAVE_CX10_PIC_INC_DEC_CTRL_INC_DEC_MODE_MASK      0x00030000
#define BCHP_XPT_RAVE_CX10_PIC_INC_DEC_CTRL_INC_DEC_MODE_SHIFT     16

/* XPT_RAVE :: CX10_PIC_INC_DEC_CTRL :: INC_DEC_VALUE [15:00] */
#define BCHP_XPT_RAVE_CX10_PIC_INC_DEC_CTRL_INC_DEC_VALUE_MASK     0x0000ffff
#define BCHP_XPT_RAVE_CX10_PIC_INC_DEC_CTRL_INC_DEC_VALUE_SHIFT    0

/***************************************************************************
 *CX10_SC - Scrambling Control Monitor Register
 ***************************************************************************/
/* XPT_RAVE :: CX10_SC :: RESERVED_FOR_FW_0 [31:08] */
#define BCHP_XPT_RAVE_CX10_SC_RESERVED_FOR_FW_0_MASK               0xffffff00
#define BCHP_XPT_RAVE_CX10_SC_RESERVED_FOR_FW_0_SHIFT              8

/* XPT_RAVE :: CX10_SC :: SC_ENABLE [07:07] */
#define BCHP_XPT_RAVE_CX10_SC_SC_ENABLE_MASK                       0x00000080
#define BCHP_XPT_RAVE_CX10_SC_SC_ENABLE_SHIFT                      7

/* XPT_RAVE :: CX10_SC :: SC_PUSI_VALID [06:06] */
#define BCHP_XPT_RAVE_CX10_SC_SC_PUSI_VALID_MASK                   0x00000040
#define BCHP_XPT_RAVE_CX10_SC_SC_PUSI_VALID_SHIFT                  6

/* XPT_RAVE :: CX10_SC :: SC_PUSI [05:04] */
#define BCHP_XPT_RAVE_CX10_SC_SC_PUSI_MASK                         0x00000030
#define BCHP_XPT_RAVE_CX10_SC_SC_PUSI_SHIFT                        4

/* XPT_RAVE :: CX10_SC :: SC_OR_MODE [03:03] */
#define BCHP_XPT_RAVE_CX10_SC_SC_OR_MODE_MASK                      0x00000008
#define BCHP_XPT_RAVE_CX10_SC_SC_OR_MODE_SHIFT                     3

/* XPT_RAVE :: CX10_SC :: SC_ALL_VALID [02:02] */
#define BCHP_XPT_RAVE_CX10_SC_SC_ALL_VALID_MASK                    0x00000004
#define BCHP_XPT_RAVE_CX10_SC_SC_ALL_VALID_SHIFT                   2

/* XPT_RAVE :: CX10_SC :: SC_ALL [01:00] */
#define BCHP_XPT_RAVE_CX10_SC_SC_ALL_MASK                          0x00000003
#define BCHP_XPT_RAVE_CX10_SC_SC_ALL_SHIFT                         0

/***************************************************************************
 *CX10_AV_MISC_CONFIG5 - Context Miscellaneous Config 5 Register
 ***************************************************************************/
/* XPT_RAVE :: CX10_AV_MISC_CONFIG5 :: RESERVED_FOR_FW_1 [31:26] */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG5_RESERVED_FOR_FW_1_MASK  0xfc000000
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG5_RESERVED_FOR_FW_1_SHIFT 26

/* XPT_RAVE :: CX10_AV_MISC_CONFIG5 :: ITB_OVFL_INT_STATUS [25:25] */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG5_ITB_OVFL_INT_STATUS_MASK 0x02000000
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG5_ITB_OVFL_INT_STATUS_SHIFT 25

/* XPT_RAVE :: CX10_AV_MISC_CONFIG5 :: CDB_OVFL_INT_STATUS [24:24] */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG5_CDB_OVFL_INT_STATUS_MASK 0x01000000
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG5_CDB_OVFL_INT_STATUS_SHIFT 24

/* XPT_RAVE :: CX10_AV_MISC_CONFIG5 :: ASF_HEADER_LENGTH [23:16] */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG5_ASF_HEADER_LENGTH_MASK  0x00ff0000
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG5_ASF_HEADER_LENGTH_SHIFT 16

/* XPT_RAVE :: CX10_AV_MISC_CONFIG5 :: ASF_ENABLE [15:15] */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG5_ASF_ENABLE_MASK         0x00008000
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG5_ASF_ENABLE_SHIFT        15

/* XPT_RAVE :: CX10_AV_MISC_CONFIG5 :: ASF_AV_MODE [14:14] */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG5_ASF_AV_MODE_MASK        0x00004000
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG5_ASF_AV_MODE_SHIFT       14

/* XPT_RAVE :: CX10_AV_MISC_CONFIG5 :: RESERVED_FOR_FW_2 [13:09] */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG5_RESERVED_FOR_FW_2_MASK  0x00003e00
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG5_RESERVED_FOR_FW_2_SHIFT 9

/* XPT_RAVE :: CX10_AV_MISC_CONFIG5 :: VCT_PID_EN [08:08] */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG5_VCT_PID_EN_MASK         0x00000100
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG5_VCT_PID_EN_SHIFT        8

/* XPT_RAVE :: CX10_AV_MISC_CONFIG5 :: VCT_TABLE_ID [07:00] */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG5_VCT_TABLE_ID_MASK       0x000000ff
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG5_VCT_TABLE_ID_SHIFT      0

/***************************************************************************
 *CX10_RAVE_Reg_1 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX10_RAVE_Reg_1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX10_RAVE_Reg_1_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX10_RAVE_Reg_1_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX10_RAVE_Reg_2 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX10_RAVE_Reg_2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX10_RAVE_Reg_2_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX10_RAVE_Reg_2_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX10_RAVE_Reg_3 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX10_RAVE_Reg_3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX10_RAVE_Reg_3_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX10_RAVE_Reg_3_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX10_ATSOFFSET_CONFIG - Config register for ATS OFFSET feature
 ***************************************************************************/
/* XPT_RAVE :: CX10_ATSOFFSET_CONFIG :: reserved_for_eco0 [31:16] */
#define BCHP_XPT_RAVE_CX10_ATSOFFSET_CONFIG_reserved_for_eco0_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX10_ATSOFFSET_CONFIG_reserved_for_eco0_SHIFT 16

/* XPT_RAVE :: CX10_ATSOFFSET_CONFIG :: LOCAL_ATS_FORMAT [15:15] */
#define BCHP_XPT_RAVE_CX10_ATSOFFSET_CONFIG_LOCAL_ATS_FORMAT_MASK  0x00008000
#define BCHP_XPT_RAVE_CX10_ATSOFFSET_CONFIG_LOCAL_ATS_FORMAT_SHIFT 15

/* XPT_RAVE :: CX10_ATSOFFSET_CONFIG :: LOCAL_ATS_GEN_ENABLE [14:14] */
#define BCHP_XPT_RAVE_CX10_ATSOFFSET_CONFIG_LOCAL_ATS_GEN_ENABLE_MASK 0x00004000
#define BCHP_XPT_RAVE_CX10_ATSOFFSET_CONFIG_LOCAL_ATS_GEN_ENABLE_SHIFT 14

/* XPT_RAVE :: CX10_ATSOFFSET_CONFIG :: SW_ATSOFFSET_ENABLE [13:13] */
#define BCHP_XPT_RAVE_CX10_ATSOFFSET_CONFIG_SW_ATSOFFSET_ENABLE_MASK 0x00002000
#define BCHP_XPT_RAVE_CX10_ATSOFFSET_CONFIG_SW_ATSOFFSET_ENABLE_SHIFT 13

/* XPT_RAVE :: CX10_ATSOFFSET_CONFIG :: PCR_PID_CH_CHANGED [12:12] */
#define BCHP_XPT_RAVE_CX10_ATSOFFSET_CONFIG_PCR_PID_CH_CHANGED_MASK 0x00001000
#define BCHP_XPT_RAVE_CX10_ATSOFFSET_CONFIG_PCR_PID_CH_CHANGED_SHIFT 12

/* XPT_RAVE :: CX10_ATSOFFSET_CONFIG :: ATSOFFSET_ENABLE [11:11] */
#define BCHP_XPT_RAVE_CX10_ATSOFFSET_CONFIG_ATSOFFSET_ENABLE_MASK  0x00000800
#define BCHP_XPT_RAVE_CX10_ATSOFFSET_CONFIG_ATSOFFSET_ENABLE_SHIFT 11

/* XPT_RAVE :: CX10_ATSOFFSET_CONFIG :: PCR_PID_CH [10:00] */
#define BCHP_XPT_RAVE_CX10_ATSOFFSET_CONFIG_PCR_PID_CH_MASK        0x000007ff
#define BCHP_XPT_RAVE_CX10_ATSOFFSET_CONFIG_PCR_PID_CH_SHIFT       0

/***************************************************************************
 *CX10_ATSOFFSET_OFFSET_MAGNITUDE - 32 bit magnitude of the 33 bit signed ATS offset
 ***************************************************************************/
/* XPT_RAVE :: CX10_ATSOFFSET_OFFSET_MAGNITUDE :: ATS_OFFSET_MAGNITUDE [31:00] */
#define BCHP_XPT_RAVE_CX10_ATSOFFSET_OFFSET_MAGNITUDE_ATS_OFFSET_MAGNITUDE_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX10_ATSOFFSET_OFFSET_MAGNITUDE_ATS_OFFSET_MAGNITUDE_SHIFT 0

/***************************************************************************
 *CX10_ATSOFFSET_OFFSET_SIGN_BIT - Sign bit of the 33 bit signed ATS offset
 ***************************************************************************/
/* XPT_RAVE :: CX10_ATSOFFSET_OFFSET_SIGN_BIT :: reserved_for_eco0 [31:01] */
#define BCHP_XPT_RAVE_CX10_ATSOFFSET_OFFSET_SIGN_BIT_reserved_for_eco0_MASK 0xfffffffe
#define BCHP_XPT_RAVE_CX10_ATSOFFSET_OFFSET_SIGN_BIT_reserved_for_eco0_SHIFT 1

/* XPT_RAVE :: CX10_ATSOFFSET_OFFSET_SIGN_BIT :: ATS_OFSET_SIGN [00:00] */
#define BCHP_XPT_RAVE_CX10_ATSOFFSET_OFFSET_SIGN_BIT_ATS_OFSET_SIGN_MASK 0x00000001
#define BCHP_XPT_RAVE_CX10_ATSOFFSET_OFFSET_SIGN_BIT_ATS_OFSET_SIGN_SHIFT 0

/***************************************************************************
 *CX10_ATSOFFSET_PCR - PCR value of the last PCR packet
 ***************************************************************************/
/* XPT_RAVE :: CX10_ATSOFFSET_PCR :: PCR [31:00] */
#define BCHP_XPT_RAVE_CX10_ATSOFFSET_PCR_PCR_MASK                  0xffffffff
#define BCHP_XPT_RAVE_CX10_ATSOFFSET_PCR_PCR_SHIFT                 0

/***************************************************************************
 *CX10_ATSOFFSET_ATS - ATS of the last packet carrying PCR
 ***************************************************************************/
/* XPT_RAVE :: CX10_ATSOFFSET_ATS :: ATS [31:00] */
#define BCHP_XPT_RAVE_CX10_ATSOFFSET_ATS_ATS_MASK                  0xffffffff
#define BCHP_XPT_RAVE_CX10_ATSOFFSET_ATS_ATS_SHIFT                 0

/***************************************************************************
 *CX10_ATSOFFSET_ADJ_ATS - Adjusted ATS of the last packet
 ***************************************************************************/
/* XPT_RAVE :: CX10_ATSOFFSET_ADJ_ATS :: ADJ_ATS [31:00] */
#define BCHP_XPT_RAVE_CX10_ATSOFFSET_ADJ_ATS_ADJ_ATS_MASK          0xffffffff
#define BCHP_XPT_RAVE_CX10_ATSOFFSET_ADJ_ATS_ADJ_ATS_SHIFT         0

/***************************************************************************
 *CX10_ATSOFFSET_NEXT_PKT_ATS - ATS to be used for next packet in Local Timestamp generation mode
 ***************************************************************************/
/* XPT_RAVE :: CX10_ATSOFFSET_NEXT_PKT_ATS :: NEXT_PKT_ATS [31:00] */
#define BCHP_XPT_RAVE_CX10_ATSOFFSET_NEXT_PKT_ATS_NEXT_PKT_ATS_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX10_ATSOFFSET_NEXT_PKT_ATS_NEXT_PKT_ATS_SHIFT 0

/***************************************************************************
 *CX10_ATSOFFSET_PKT2PKT_ATS_DELTA - ATS delta to be used in Local Timestamp generation mode
 ***************************************************************************/
/* XPT_RAVE :: CX10_ATSOFFSET_PKT2PKT_ATS_DELTA :: PKT2PKT_DELTA [31:00] */
#define BCHP_XPT_RAVE_CX10_ATSOFFSET_PKT2PKT_ATS_DELTA_PKT2PKT_DELTA_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX10_ATSOFFSET_PKT2PKT_ATS_DELTA_PKT2PKT_DELTA_SHIFT 0

/***************************************************************************
 *CX10_RAVE_Reg_4 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX10_RAVE_Reg_4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX10_RAVE_Reg_4_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX10_RAVE_Reg_4_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX10_RAVE_Reg_5 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX10_RAVE_Reg_5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX10_RAVE_Reg_5_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX10_RAVE_Reg_5_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX11_AV_CDB_WRITE_PTR - Context CDB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX11_AV_CDB_WRITE_PTR :: CDB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX11_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX11_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_SHIFT    0

/***************************************************************************
 *CX11_AV_CDB_READ_PTR - Context CDB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX11_AV_CDB_READ_PTR :: CDB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX11_AV_CDB_READ_PTR_CDB_READ_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX11_AV_CDB_READ_PTR_CDB_READ_PTR_SHIFT      0

/***************************************************************************
 *CX11_AV_CDB_BASE_PTR - Context CDB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX11_AV_CDB_BASE_PTR :: CDB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX11_AV_CDB_BASE_PTR_CDB_BASE_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX11_AV_CDB_BASE_PTR_CDB_BASE_PTR_SHIFT      0

/***************************************************************************
 *CX11_AV_CDB_END_PTR - Context CDB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX11_AV_CDB_END_PTR :: CDB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX11_AV_CDB_END_PTR_CDB_END_PTR_MASK         0xffffffff
#define BCHP_XPT_RAVE_CX11_AV_CDB_END_PTR_CDB_END_PTR_SHIFT        0

/***************************************************************************
 *CX11_AV_CDB_VALID_PTR - Context CDB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX11_AV_CDB_VALID_PTR :: CDB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX11_AV_CDB_VALID_PTR_CDB_VALID_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX11_AV_CDB_VALID_PTR_CDB_VALID_PTR_SHIFT    0

/***************************************************************************
 *CX11_AV_CDB_WRAPAROUND_PTR - Context CDB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX11_AV_CDB_WRAPAROUND_PTR :: CDB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX11_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX11_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX11_AV_CDB_THRESHOLD_LEVEL - Context CDB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX11_AV_CDB_THRESHOLD_LEVEL :: CDB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX11_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX11_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX11_AV_CDB_THRESHOLD_LEVEL :: CDB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX11_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX11_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX11_AV_CDB_DEPTH - Context CDB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX11_AV_CDB_DEPTH :: CDB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX11_AV_CDB_DEPTH_CDB_WRAPAROUND_MASK        0x80000000
#define BCHP_XPT_RAVE_CX11_AV_CDB_DEPTH_CDB_WRAPAROUND_SHIFT       31

/* XPT_RAVE :: CX11_AV_CDB_DEPTH :: CDB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX11_AV_CDB_DEPTH_CDB_OVERFLOW_MASK          0x40000000
#define BCHP_XPT_RAVE_CX11_AV_CDB_DEPTH_CDB_OVERFLOW_SHIFT         30

/* XPT_RAVE :: CX11_AV_CDB_DEPTH :: CDB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX11_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_MASK   0x30000000
#define BCHP_XPT_RAVE_CX11_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_SHIFT  28

/* XPT_RAVE :: CX11_AV_CDB_DEPTH :: CDB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX11_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_MASK      0x0fffffff
#define BCHP_XPT_RAVE_CX11_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_SHIFT     0

/***************************************************************************
 *CX11_AV_THRESHOLDS - Context Thresholds
 ***************************************************************************/
/* XPT_RAVE :: CX11_AV_THRESHOLDS :: CONTEXT_OVERFLOW_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX11_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX11_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX11_AV_THRESHOLDS :: CONTEXT_WRAPAROUND_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX11_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX11_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX11_AV_ITB_WRITE_PTR - Context ITB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX11_AV_ITB_WRITE_PTR :: ITB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX11_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX11_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_SHIFT    0

/***************************************************************************
 *CX11_AV_ITB_READ_PTR - Context ITB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX11_AV_ITB_READ_PTR :: ITB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX11_AV_ITB_READ_PTR_ITB_READ_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX11_AV_ITB_READ_PTR_ITB_READ_PTR_SHIFT      0

/***************************************************************************
 *CX11_AV_ITB_BASE_PTR - Context ITB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX11_AV_ITB_BASE_PTR :: ITB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX11_AV_ITB_BASE_PTR_ITB_BASE_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX11_AV_ITB_BASE_PTR_ITB_BASE_PTR_SHIFT      0

/***************************************************************************
 *CX11_AV_ITB_END_PTR - Context ITB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX11_AV_ITB_END_PTR :: ITB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX11_AV_ITB_END_PTR_ITB_END_PTR_MASK         0xffffffff
#define BCHP_XPT_RAVE_CX11_AV_ITB_END_PTR_ITB_END_PTR_SHIFT        0

/***************************************************************************
 *CX11_AV_ITB_VALID_PTR - Context ITB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX11_AV_ITB_VALID_PTR :: ITB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX11_AV_ITB_VALID_PTR_ITB_VALID_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX11_AV_ITB_VALID_PTR_ITB_VALID_PTR_SHIFT    0

/***************************************************************************
 *CX11_AV_ITB_WRAPAROUND_PTR - Context ITB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX11_AV_ITB_WRAPAROUND_PTR :: ITB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX11_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX11_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX11_AV_ITB_THRESHOLD_LEVEL - Context ITB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX11_AV_ITB_THRESHOLD_LEVEL :: ITB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX11_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX11_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX11_AV_ITB_THRESHOLD_LEVEL :: ITB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX11_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX11_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX11_AV_ITB_DEPTH - Context ITB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX11_AV_ITB_DEPTH :: ITB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX11_AV_ITB_DEPTH_ITB_WRAPAROUND_MASK        0x80000000
#define BCHP_XPT_RAVE_CX11_AV_ITB_DEPTH_ITB_WRAPAROUND_SHIFT       31

/* XPT_RAVE :: CX11_AV_ITB_DEPTH :: ITB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX11_AV_ITB_DEPTH_ITB_OVERFLOW_MASK          0x40000000
#define BCHP_XPT_RAVE_CX11_AV_ITB_DEPTH_ITB_OVERFLOW_SHIFT         30

/* XPT_RAVE :: CX11_AV_ITB_DEPTH :: ITB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX11_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_MASK   0x30000000
#define BCHP_XPT_RAVE_CX11_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_SHIFT  28

/* XPT_RAVE :: CX11_AV_ITB_DEPTH :: ITB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX11_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_MASK      0x0fffffff
#define BCHP_XPT_RAVE_CX11_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_SHIFT     0

/***************************************************************************
 *CX11_REC_MISC_CONFIG - Miscellaneous Config
 ***************************************************************************/
/* XPT_RAVE :: CX11_REC_MISC_CONFIG :: reserved_for_eco0 [31:18] */
#define BCHP_XPT_RAVE_CX11_REC_MISC_CONFIG_reserved_for_eco0_MASK  0xfffc0000
#define BCHP_XPT_RAVE_CX11_REC_MISC_CONFIG_reserved_for_eco0_SHIFT 18

/* XPT_RAVE :: CX11_REC_MISC_CONFIG :: EMM_EN [17:17] */
#define BCHP_XPT_RAVE_CX11_REC_MISC_CONFIG_EMM_EN_MASK             0x00020000
#define BCHP_XPT_RAVE_CX11_REC_MISC_CONFIG_EMM_EN_SHIFT            17

/* XPT_RAVE :: CX11_REC_MISC_CONFIG :: IGNORE_CLEAR_SC_EVENT [16:16] */
#define BCHP_XPT_RAVE_CX11_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_MASK 0x00010000
#define BCHP_XPT_RAVE_CX11_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_SHIFT 16

/* XPT_RAVE :: CX11_REC_MISC_CONFIG :: SC_DETECT_FOR_ALL [15:15] */
#define BCHP_XPT_RAVE_CX11_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_MASK  0x00008000
#define BCHP_XPT_RAVE_CX11_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_SHIFT 15

/* XPT_RAVE :: CX11_REC_MISC_CONFIG :: REC_AVN [14:14] */
#define BCHP_XPT_RAVE_CX11_REC_MISC_CONFIG_REC_AVN_MASK            0x00004000
#define BCHP_XPT_RAVE_CX11_REC_MISC_CONFIG_REC_AVN_SHIFT           14

/* XPT_RAVE :: CX11_REC_MISC_CONFIG :: TPIT_ENABLE [13:13] */
#define BCHP_XPT_RAVE_CX11_REC_MISC_CONFIG_TPIT_ENABLE_MASK        0x00002000
#define BCHP_XPT_RAVE_CX11_REC_MISC_CONFIG_TPIT_ENABLE_SHIFT       13

/* XPT_RAVE :: CX11_REC_MISC_CONFIG :: TPIT_CHANNEL [12:08] */
#define BCHP_XPT_RAVE_CX11_REC_MISC_CONFIG_TPIT_CHANNEL_MASK       0x00001f00
#define BCHP_XPT_RAVE_CX11_REC_MISC_CONFIG_TPIT_CHANNEL_SHIFT      8

/* XPT_RAVE :: CX11_REC_MISC_CONFIG :: reserved_for_eco1 [07:02] */
#define BCHP_XPT_RAVE_CX11_REC_MISC_CONFIG_reserved_for_eco1_MASK  0x000000fc
#define BCHP_XPT_RAVE_CX11_REC_MISC_CONFIG_reserved_for_eco1_SHIFT 2

/* XPT_RAVE :: CX11_REC_MISC_CONFIG :: SCD_MAP_MODE [01:00] */
#define BCHP_XPT_RAVE_CX11_REC_MISC_CONFIG_SCD_MAP_MODE_MASK       0x00000003
#define BCHP_XPT_RAVE_CX11_REC_MISC_CONFIG_SCD_MAP_MODE_SHIFT      0

/***************************************************************************
 *CX11_REC_SCD_PIDS_A - Context SCD map PIDS A
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX11_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX11_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_A [30:30] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_MASK 0x40000000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_SHIFT 30

/* XPT_RAVE :: CX11_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: SCD_NUMA [29:24] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_NUMA_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_NUMA_SHIFT 24

/* XPT_RAVE :: CX11_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX11_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: PID_CHA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_PID_CHA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_PID_CHA_VALID_SHIFT 15

/* XPT_RAVE :: CX11_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX11_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: SCD_PID_CHA [12:00] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PID_CHA_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PID_CHA_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX11_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX11_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_A [30:30] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_MASK 0x40000000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_SHIFT 30

/* XPT_RAVE :: CX11_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: SCD_NUMA [29:24] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_NUMA_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_NUMA_SHIFT 24

/* XPT_RAVE :: CX11_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX11_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: PIDA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_PIDA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_PIDA_VALID_SHIFT 15

/* XPT_RAVE :: CX11_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX11_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: SCD_PIDA [12:00] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PIDA_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PIDA_SHIFT 0

/***************************************************************************
 *CX11_REC_SCD_PIDS_B - Context SCD map PIDS B
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX11_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX11_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_B [30:30] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_MASK 0x40000000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_SHIFT 30

/* XPT_RAVE :: CX11_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: SCD_NUMB [29:24] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_NUMB_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_NUMB_SHIFT 24

/* XPT_RAVE :: CX11_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX11_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: PID_CHB_VALID [15:15] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_PID_CHB_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_PID_CHB_VALID_SHIFT 15

/* XPT_RAVE :: CX11_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX11_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: SCD_PID_CHB [12:00] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PID_CHB_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PID_CHB_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX11_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX11_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_B [30:30] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_B_MASK 0x40000000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_B_SHIFT 30

/* XPT_RAVE :: CX11_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: SCD_NUMB [29:24] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_NUMB_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_NUMB_SHIFT 24

/* XPT_RAVE :: CX11_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX11_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: PIDB_VALID [15:15] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_PIDB_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_PIDB_VALID_SHIFT 15

/* XPT_RAVE :: CX11_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX11_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: SCD_PIDB [12:00] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PIDB_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PIDB_SHIFT 0

/***************************************************************************
 *CX11_REC_SCD_PIDS_C - Context SCD map PIDS C
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX11_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX11_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_C [30:30] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_MASK 0x40000000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_SHIFT 30

/* XPT_RAVE :: CX11_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: SCD_NUMC [29:24] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_NUMC_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_NUMC_SHIFT 24

/* XPT_RAVE :: CX11_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX11_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: PID_CHC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_PID_CHC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_PID_CHC_VALID_SHIFT 15

/* XPT_RAVE :: CX11_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX11_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: SCD_PID_CHC [12:00] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PID_CHC_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PID_CHC_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX11_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX11_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_C [30:30] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_MASK 0x40000000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_SHIFT 30

/* XPT_RAVE :: CX11_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: SCD_NUMC [29:24] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_NUMC_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_NUMC_SHIFT 24

/* XPT_RAVE :: CX11_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX11_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: PIDC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_PIDC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_PIDC_VALID_SHIFT 15

/* XPT_RAVE :: CX11_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX11_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: SCD_PIDC [12:00] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PIDC_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PIDC_SHIFT 0

/***************************************************************************
 *CX11_REC_SCD_PIDS_D - Context SCD map PIDS D
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX11_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX11_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_D [30:30] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_MASK 0x40000000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_SHIFT 30

/* XPT_RAVE :: CX11_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: SCD_NUMD [29:24] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_NUMD_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_NUMD_SHIFT 24

/* XPT_RAVE :: CX11_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX11_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: PID_CHD_VALID [15:15] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_PID_CHD_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_PID_CHD_VALID_SHIFT 15

/* XPT_RAVE :: CX11_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX11_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: SCD_PID_CHD [12:00] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PID_CHD_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PID_CHD_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX11_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX11_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_D [30:30] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_D_MASK 0x40000000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_D_SHIFT 30

/* XPT_RAVE :: CX11_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: SCD_NUMD [29:24] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_NUMD_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_NUMD_SHIFT 24

/* XPT_RAVE :: CX11_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX11_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: PIDD_VALID [15:15] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_PIDD_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_PIDD_VALID_SHIFT 15

/* XPT_RAVE :: CX11_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX11_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: SCD_PIDD [12:00] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PIDD_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PIDD_SHIFT 0

/***************************************************************************
 *CX11_REC_SCD_PIDS_E - Context SCD map PIDS E
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX11_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX11_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_E [30:30] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_MASK 0x40000000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_SHIFT 30

/* XPT_RAVE :: CX11_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: SCD_NUME [29:24] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_NUME_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_NUME_SHIFT 24

/* XPT_RAVE :: CX11_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX11_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: PID_CHE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_PID_CHE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_PID_CHE_VALID_SHIFT 15

/* XPT_RAVE :: CX11_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX11_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: SCD_PID_CHE [12:00] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PID_CHE_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PID_CHE_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX11_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX11_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_E [30:30] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_MASK 0x40000000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_SHIFT 30

/* XPT_RAVE :: CX11_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: SCD_NUME [29:24] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_NUME_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_NUME_SHIFT 24

/* XPT_RAVE :: CX11_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX11_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: PIDE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_PIDE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_PIDE_VALID_SHIFT 15

/* XPT_RAVE :: CX11_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX11_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: SCD_PIDE [12:00] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PIDE_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PIDE_SHIFT 0

/***************************************************************************
 *CX11_REC_SCD_PIDS_F - Context SCD map PIDS F
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX11_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX11_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_F [30:30] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_MASK 0x40000000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_SHIFT 30

/* XPT_RAVE :: CX11_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: SCD_NUMF [29:24] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_NUMF_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_NUMF_SHIFT 24

/* XPT_RAVE :: CX11_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX11_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: PID_CHF_VALID [15:15] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_PID_CHF_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_PID_CHF_VALID_SHIFT 15

/* XPT_RAVE :: CX11_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX11_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: SCD_PID_CHF [12:00] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PID_CHF_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PID_CHF_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX11_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX11_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_F [30:30] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_F_MASK 0x40000000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_F_SHIFT 30

/* XPT_RAVE :: CX11_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: SCD_NUMF [29:24] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_NUMF_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_NUMF_SHIFT 24

/* XPT_RAVE :: CX11_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX11_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: PIDF_VALID [15:15] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_PIDF_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_PIDF_VALID_SHIFT 15

/* XPT_RAVE :: CX11_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX11_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: SCD_PIDF [12:00] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PIDF_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PIDF_SHIFT 0

/***************************************************************************
 *CX11_REC_SCD_PIDS_G - Context SCD map PIDS G
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX11_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX11_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_G [30:30] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_MASK 0x40000000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_SHIFT 30

/* XPT_RAVE :: CX11_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: SCD_NUMG [29:24] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_NUMG_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_NUMG_SHIFT 24

/* XPT_RAVE :: CX11_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX11_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: PID_CHG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_PID_CHG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_PID_CHG_VALID_SHIFT 15

/* XPT_RAVE :: CX11_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX11_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: SCD_PID_CHG [12:00] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PID_CHG_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PID_CHG_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX11_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX11_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_G [30:30] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_MASK 0x40000000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_SHIFT 30

/* XPT_RAVE :: CX11_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: SCD_NUMG [29:24] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_NUMG_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_NUMG_SHIFT 24

/* XPT_RAVE :: CX11_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX11_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: PIDG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_PIDG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_PIDG_VALID_SHIFT 15

/* XPT_RAVE :: CX11_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX11_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: SCD_PIDG [12:00] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PIDG_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PIDG_SHIFT 0

/***************************************************************************
 *CX11_REC_SCD_PIDS_H - Context SCD map PIDS H
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX11_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX11_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_H [30:30] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_MASK 0x40000000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_SHIFT 30

/* XPT_RAVE :: CX11_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: SCD_NUMH [29:24] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_NUMH_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_NUMH_SHIFT 24

/* XPT_RAVE :: CX11_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX11_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: PID_CHH_VALID [15:15] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_PID_CHH_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_PID_CHH_VALID_SHIFT 15

/* XPT_RAVE :: CX11_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX11_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: SCD_PID_CHH [12:00] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PID_CHH_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PID_CHH_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX11_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX11_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_H [30:30] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_H_MASK 0x40000000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_H_SHIFT 30

/* XPT_RAVE :: CX11_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: SCD_NUMH [29:24] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_NUMH_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_NUMH_SHIFT 24

/* XPT_RAVE :: CX11_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX11_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: PIDH_VALID [15:15] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_PIDH_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_PIDH_VALID_SHIFT 15

/* XPT_RAVE :: CX11_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX11_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: SCD_PIDH [12:00] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PIDH_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PIDH_SHIFT 0

/***************************************************************************
 *CX11_AV_MISC_CONFIG1 - Context Miscellaneous Config 1 Register
 ***************************************************************************/
/* XPT_RAVE :: CX11_AV_MISC_CONFIG1 :: BAND_HOLD_EN [31:31] */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG1_BAND_HOLD_EN_MASK       0x80000000
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG1_BAND_HOLD_EN_SHIFT      31

/* XPT_RAVE :: CX11_AV_MISC_CONFIG1 :: EMU_PREV_BYTE_REMOVE [30:30] */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_MASK 0x40000000
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_SHIFT 30

/* XPT_RAVE :: CX11_AV_MISC_CONFIG1 :: SHIFT_PTS [29:29] */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG1_SHIFT_PTS_MASK          0x20000000
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG1_SHIFT_PTS_SHIFT         29

/* XPT_RAVE :: CX11_AV_MISC_CONFIG1 :: CONVERT_PTS [28:28] */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG1_CONVERT_PTS_MASK        0x10000000
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG1_CONVERT_PTS_SHIFT       28

/* XPT_RAVE :: CX11_AV_MISC_CONFIG1 :: PES_SYNC_MODE [27:26] */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG1_PES_SYNC_MODE_MASK      0x0c000000
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG1_PES_SYNC_MODE_SHIFT     26

/* XPT_RAVE :: CX11_AV_MISC_CONFIG1 :: PES_TYPE_MODE [25:24] */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG1_PES_TYPE_MODE_MASK      0x03000000
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG1_PES_TYPE_MODE_SHIFT     24

/* XPT_RAVE :: CX11_AV_MISC_CONFIG1 :: EMU_PREV_MODE [23:23] */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG1_EMU_PREV_MODE_MASK      0x00800000
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG1_EMU_PREV_MODE_SHIFT     23

/* XPT_RAVE :: CX11_AV_MISC_CONFIG1 :: OUTPUT_FORMAT [22:21] */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG1_OUTPUT_FORMAT_MASK      0x00600000
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG1_OUTPUT_FORMAT_SHIFT     21

/* XPT_RAVE :: CX11_AV_MISC_CONFIG1 :: CONTEXT_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG1_CONTEXT_ENABLE_MASK     0x00100000
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG1_CONTEXT_ENABLE_SHIFT    20

/* XPT_RAVE :: CX11_AV_MISC_CONFIG1 :: INPUT_ES_FORMAT [19:16] */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG1_INPUT_ES_FORMAT_MASK    0x000f0000
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG1_INPUT_ES_FORMAT_SHIFT   16

/* XPT_RAVE :: CX11_AV_MISC_CONFIG1 :: STREAM_ID_HI [15:08] */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG1_STREAM_ID_HI_MASK       0x0000ff00
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG1_STREAM_ID_HI_SHIFT      8

/* XPT_RAVE :: CX11_AV_MISC_CONFIG1 :: STREAM_ID_LO [07:00] */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG1_STREAM_ID_LO_MASK       0x000000ff
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG1_STREAM_ID_LO_SHIFT      0

/***************************************************************************
 *CX11_AV_MISC_CONFIG2 - Context Miscellaneous Config 2 Register
 ***************************************************************************/
/* XPT_RAVE :: CX11_AV_MISC_CONFIG2 :: DISABLE_BEFORE_PES [31:31] */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_MASK 0x80000000
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_SHIFT 31

/* XPT_RAVE :: CX11_AV_MISC_CONFIG2 :: reserved_for_eco0 [30:22] */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG2_reserved_for_eco0_MASK  0x7fc00000
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG2_reserved_for_eco0_SHIFT 22

/* XPT_RAVE :: CX11_AV_MISC_CONFIG2 :: ITB_ENDIAN_CTRL [21:21] */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_MASK    0x00200000
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_SHIFT   21

/* XPT_RAVE :: CX11_AV_MISC_CONFIG2 :: CDB_ENDIAN_CTRL [20:20] */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_MASK    0x00100000
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_SHIFT   20

/* XPT_RAVE :: CX11_AV_MISC_CONFIG2 :: reserved_for_eco1 [19:12] */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG2_reserved_for_eco1_MASK  0x000ff000
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG2_reserved_for_eco1_SHIFT 12

/* XPT_RAVE :: CX11_AV_MISC_CONFIG2 :: IP_MODE_EN [11:11] */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG2_IP_MODE_EN_MASK         0x00000800
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG2_IP_MODE_EN_SHIFT        11

/* XPT_RAVE :: CX11_AV_MISC_CONFIG2 :: CONTEXT_DMEM_BASE [10:00] */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_MASK  0x000007ff
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *CX11_AV_MISC_CONFIG3 - Context Miscellaneous Config 3 Register
 ***************************************************************************/
/* XPT_RAVE :: CX11_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_HI [31:24] */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_SHIFT 24

/* XPT_RAVE :: CX11_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_LO [23:16] */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_SHIFT 16

/* XPT_RAVE :: CX11_AV_MISC_CONFIG3 :: PCR_RTS_EN [15:15] */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG3_PCR_RTS_EN_MASK         0x00008000
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG3_PCR_RTS_EN_SHIFT        15

/* XPT_RAVE :: CX11_AV_MISC_CONFIG3 :: DISABLE_PRV_HDR_DMEM [14:14] */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_MASK 0x00004000
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_SHIFT 14

/* XPT_RAVE :: CX11_AV_MISC_CONFIG3 :: ENABLE_BPP_SEARCH [13:13] */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_MASK  0x00002000
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_SHIFT 13

/* XPT_RAVE :: CX11_AV_MISC_CONFIG3 :: CHK_PACK_HDR_IN_AF [12:12] */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_MASK 0x00001000
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_SHIFT 12

/* XPT_RAVE :: CX11_AV_MISC_CONFIG3 :: CP_PERM_CHANGE_DETECT [11:11] */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_MASK 0x00000800
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_SHIFT 11

/* XPT_RAVE :: CX11_AV_MISC_CONFIG3 :: PES_EXT_SEARCH_MODE [10:09] */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_MASK 0x00000600
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_SHIFT 9

/* XPT_RAVE :: CX11_AV_MISC_CONFIG3 :: CDB_ITB_DEPTH_MODE [08:08] */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_MASK 0x00000100
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_SHIFT 8

/* XPT_RAVE :: CX11_AV_MISC_CONFIG3 :: DISABLE_PKT_ERRORS [07:07] */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_MASK 0x00000080
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_SHIFT 7

/* XPT_RAVE :: CX11_AV_MISC_CONFIG3 :: DISABLE_CC_CHECK [06:06] */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG3_DISABLE_CC_CHECK_MASK   0x00000040
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG3_DISABLE_CC_CHECK_SHIFT  6

/* XPT_RAVE :: CX11_AV_MISC_CONFIG3 :: MAX_COMPARE_PATTERNS [05:00] */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_MASK 0x0000003f
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_SHIFT 0

/***************************************************************************
 *CX11_AV_INTERRUPT_ENABLES - Context Interrupt Enables
 ***************************************************************************/
/* XPT_RAVE :: CX11_AV_INTERRUPT_ENABLES :: reserved0 [31:12] */
#define BCHP_XPT_RAVE_CX11_AV_INTERRUPT_ENABLES_reserved0_MASK     0xfffff000
#define BCHP_XPT_RAVE_CX11_AV_INTERRUPT_ENABLES_reserved0_SHIFT    12

/* XPT_RAVE :: CX11_AV_INTERRUPT_ENABLES :: ITB_UPPER_THRESH_INT_EN [11:11] */
#define BCHP_XPT_RAVE_CX11_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_MASK 0x00000800
#define BCHP_XPT_RAVE_CX11_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_SHIFT 11

/* XPT_RAVE :: CX11_AV_INTERRUPT_ENABLES :: ITB_LOWER_THRESH_INT_EN [10:10] */
#define BCHP_XPT_RAVE_CX11_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_MASK 0x00000400
#define BCHP_XPT_RAVE_CX11_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_SHIFT 10

/* XPT_RAVE :: CX11_AV_INTERRUPT_ENABLES :: CDB_UPPER_THRESH_INT_EN [09:09] */
#define BCHP_XPT_RAVE_CX11_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_MASK 0x00000200
#define BCHP_XPT_RAVE_CX11_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_SHIFT 9

/* XPT_RAVE :: CX11_AV_INTERRUPT_ENABLES :: CDB_LOWER_THRESH_INT_EN [08:08] */
#define BCHP_XPT_RAVE_CX11_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_MASK 0x00000100
#define BCHP_XPT_RAVE_CX11_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_SHIFT 8

/* XPT_RAVE :: CX11_AV_INTERRUPT_ENABLES :: LAST_CMD_INT_EN [07:07] */
#define BCHP_XPT_RAVE_CX11_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_MASK 0x00000080
#define BCHP_XPT_RAVE_CX11_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_SHIFT 7

/* XPT_RAVE :: CX11_AV_INTERRUPT_ENABLES :: SPLICE_INT_EN [06:06] */
#define BCHP_XPT_RAVE_CX11_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_MASK 0x00000040
#define BCHP_XPT_RAVE_CX11_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_SHIFT 6

/* XPT_RAVE :: CX11_AV_INTERRUPT_ENABLES :: ITB_OVERFLOW_INT_EN [05:05] */
#define BCHP_XPT_RAVE_CX11_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_MASK 0x00000020
#define BCHP_XPT_RAVE_CX11_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_SHIFT 5

/* XPT_RAVE :: CX11_AV_INTERRUPT_ENABLES :: CDB_OVERFLOW_INT_EN [04:04] */
#define BCHP_XPT_RAVE_CX11_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_MASK 0x00000010
#define BCHP_XPT_RAVE_CX11_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_SHIFT 4

/* XPT_RAVE :: CX11_AV_INTERRUPT_ENABLES :: CC_ERROR_INT_EN [03:03] */
#define BCHP_XPT_RAVE_CX11_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_MASK 0x00000008
#define BCHP_XPT_RAVE_CX11_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_SHIFT 3

/* XPT_RAVE :: CX11_AV_INTERRUPT_ENABLES :: TEI_ERROR_INT_EN [02:02] */
#define BCHP_XPT_RAVE_CX11_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_MASK 0x00000004
#define BCHP_XPT_RAVE_CX11_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_SHIFT 2

/* XPT_RAVE :: CX11_AV_INTERRUPT_ENABLES :: PUSI_ERROR_INT_EN [01:01] */
#define BCHP_XPT_RAVE_CX11_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_MASK 0x00000002
#define BCHP_XPT_RAVE_CX11_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_SHIFT 1

/* XPT_RAVE :: CX11_AV_INTERRUPT_ENABLES :: EMU_ERROR_INT_EN [00:00] */
#define BCHP_XPT_RAVE_CX11_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_MASK 0x00000001
#define BCHP_XPT_RAVE_CX11_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_SHIFT 0

/***************************************************************************
 *CX11_AV_COMP1_CONTROL - Context Comparator 1 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX11_AV_COMP1_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX11_AV_COMP1_CONTROL_reserved_for_eco0_MASK 0xf8000000
#define BCHP_XPT_RAVE_CX11_AV_COMP1_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX11_AV_COMP1_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX11_AV_COMP1_CONTROL_ALIGNMENT_EN_MASK      0x04000000
#define BCHP_XPT_RAVE_CX11_AV_COMP1_CONTROL_ALIGNMENT_EN_SHIFT     26

/* XPT_RAVE :: CX11_AV_COMP1_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX11_AV_COMP1_CONTROL_COMPARE_ES_DATA_MASK   0x02000000
#define BCHP_XPT_RAVE_CX11_AV_COMP1_CONTROL_COMPARE_ES_DATA_SHIFT  25

/* XPT_RAVE :: CX11_AV_COMP1_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX11_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX11_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX11_AV_COMP1_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX11_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX11_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX11_AV_COMP1_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX11_AV_COMP1_CONTROL_COMPARE_ALL_DATA_MASK  0x00400000
#define BCHP_XPT_RAVE_CX11_AV_COMP1_CONTROL_COMPARE_ALL_DATA_SHIFT 22

/* XPT_RAVE :: CX11_AV_COMP1_CONTROL :: CASCADE_ENABLE [21:21] */
#define BCHP_XPT_RAVE_CX11_AV_COMP1_CONTROL_CASCADE_ENABLE_MASK    0x00200000
#define BCHP_XPT_RAVE_CX11_AV_COMP1_CONTROL_CASCADE_ENABLE_SHIFT   21

/* XPT_RAVE :: CX11_AV_COMP1_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX11_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_MASK 0x00100000
#define BCHP_XPT_RAVE_CX11_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX11_AV_COMP1_CONTROL :: NUM_COMPARE_BYTES [19:17] */
#define BCHP_XPT_RAVE_CX11_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_MASK 0x000e0000
#define BCHP_XPT_RAVE_CX11_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX11_AV_COMP1_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX11_AV_COMP1_CONTROL_REPEAT_BYTE_MASK       0x0001e000
#define BCHP_XPT_RAVE_CX11_AV_COMP1_CONTROL_REPEAT_BYTE_SHIFT      13

/* XPT_RAVE :: CX11_AV_COMP1_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX11_AV_COMP1_CONTROL_COMP_ENABLE_MASK       0x00001000
#define BCHP_XPT_RAVE_CX11_AV_COMP1_CONTROL_COMP_ENABLE_SHIFT      12

/* XPT_RAVE :: CX11_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX11_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX11_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX11_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX11_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX11_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX11_AV_COMP1_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX11_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX11_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX11_AV_COMP1_COMPARE_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX11_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX11_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX11_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX11_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX11_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX11_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX11_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX11_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX11_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX11_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX11_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX11_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX11_AV_COMP1_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX11_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX11_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX11_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX11_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX11_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX11_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX11_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX11_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX11_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX11_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX11_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX11_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX11_AV_COMP1_FILTER_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX11_AV_COMP1_FILTER_VAL :: Exclusion_Value_D :: COMP1_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX11_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX11_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX11_AV_COMP1_FILTER_VAL :: Inclusion_Range_D :: COMP1_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX11_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX11_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX11_AV_COMP1_FILTER_VAL :: Exclusion_Value_C :: COMP1_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX11_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX11_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX11_AV_COMP1_FILTER_VAL :: Inclusion_Range_C :: COMP1_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX11_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX11_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX11_AV_COMP1_FILTER_VAL :: Exclusion_Value_B :: COMP1_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX11_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX11_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX11_AV_COMP1_FILTER_VAL :: Inclusion_Range_B :: COMP1_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX11_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX11_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX11_AV_COMP1_FILTER_VAL :: Exclusion_Value_A :: COMP1_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX11_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX11_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX11_AV_COMP1_FILTER_VAL :: Inclusion_Range_A :: COMP1_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX11_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX11_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX11_AV_COMP1_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX11_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP1_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX11_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX11_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX11_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP1_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX11_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX11_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX11_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP1_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX11_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX11_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX11_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP1_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX11_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX11_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX11_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP1_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX11_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX11_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX11_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP1_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX11_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX11_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX11_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP1_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX11_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX11_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX11_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP1_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX11_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX11_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX11_AV_COMP2_CONTROL - Context Comparator 2 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX11_AV_COMP2_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX11_AV_COMP2_CONTROL_reserved_for_eco0_MASK 0xf8000000
#define BCHP_XPT_RAVE_CX11_AV_COMP2_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX11_AV_COMP2_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX11_AV_COMP2_CONTROL_ALIGNMENT_EN_MASK      0x04000000
#define BCHP_XPT_RAVE_CX11_AV_COMP2_CONTROL_ALIGNMENT_EN_SHIFT     26

/* XPT_RAVE :: CX11_AV_COMP2_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX11_AV_COMP2_CONTROL_COMPARE_ES_DATA_MASK   0x02000000
#define BCHP_XPT_RAVE_CX11_AV_COMP2_CONTROL_COMPARE_ES_DATA_SHIFT  25

/* XPT_RAVE :: CX11_AV_COMP2_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX11_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX11_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX11_AV_COMP2_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX11_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX11_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX11_AV_COMP2_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX11_AV_COMP2_CONTROL_COMPARE_ALL_DATA_MASK  0x00400000
#define BCHP_XPT_RAVE_CX11_AV_COMP2_CONTROL_COMPARE_ALL_DATA_SHIFT 22

/* XPT_RAVE :: CX11_AV_COMP2_CONTROL :: reserved_for_eco1 [21:21] */
#define BCHP_XPT_RAVE_CX11_AV_COMP2_CONTROL_reserved_for_eco1_MASK 0x00200000
#define BCHP_XPT_RAVE_CX11_AV_COMP2_CONTROL_reserved_for_eco1_SHIFT 21

/* XPT_RAVE :: CX11_AV_COMP2_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX11_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_MASK 0x00100000
#define BCHP_XPT_RAVE_CX11_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX11_AV_COMP2_CONTROL :: reserved_for_eco2 [19:19] */
#define BCHP_XPT_RAVE_CX11_AV_COMP2_CONTROL_reserved_for_eco2_MASK 0x00080000
#define BCHP_XPT_RAVE_CX11_AV_COMP2_CONTROL_reserved_for_eco2_SHIFT 19

/* XPT_RAVE :: CX11_AV_COMP2_CONTROL :: NUM_COMPARE_BYTES [18:17] */
#define BCHP_XPT_RAVE_CX11_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_MASK 0x00060000
#define BCHP_XPT_RAVE_CX11_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX11_AV_COMP2_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX11_AV_COMP2_CONTROL_REPEAT_BYTE_MASK       0x0001e000
#define BCHP_XPT_RAVE_CX11_AV_COMP2_CONTROL_REPEAT_BYTE_SHIFT      13

/* XPT_RAVE :: CX11_AV_COMP2_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX11_AV_COMP2_CONTROL_COMP_ENABLE_MASK       0x00001000
#define BCHP_XPT_RAVE_CX11_AV_COMP2_CONTROL_COMP_ENABLE_SHIFT      12

/* XPT_RAVE :: CX11_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX11_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX11_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX11_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX11_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX11_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX11_AV_COMP2_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX11_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX11_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX11_AV_COMP2_COMPARE_VAL - Context Comparator 2 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX11_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX11_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX11_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX11_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX11_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX11_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX11_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX11_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX11_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX11_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX11_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX11_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX11_AV_COMP2_MASK_VAL - Context Comparator 2 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX11_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX11_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX11_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX11_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX11_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX11_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX11_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX11_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX11_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX11_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX11_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX11_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX11_AV_COMP2_FILTER_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX11_AV_COMP2_FILTER_VAL :: Exclusion_Value_D :: COMP2_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX11_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX11_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX11_AV_COMP2_FILTER_VAL :: Inclusion_Range_D :: COMP2_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX11_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX11_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX11_AV_COMP2_FILTER_VAL :: Exclusion_Value_C :: COMP2_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX11_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX11_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX11_AV_COMP2_FILTER_VAL :: Inclusion_Range_C :: COMP2_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX11_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX11_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX11_AV_COMP2_FILTER_VAL :: Exclusion_Value_B :: COMP2_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX11_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX11_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX11_AV_COMP2_FILTER_VAL :: Inclusion_Range_B :: COMP2_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX11_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX11_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX11_AV_COMP2_FILTER_VAL :: Exclusion_Value_A :: COMP2_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX11_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX11_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX11_AV_COMP2_FILTER_VAL :: Inclusion_Range_A :: COMP2_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX11_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX11_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX11_AV_COMP2_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX11_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP2_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX11_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX11_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX11_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP2_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX11_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX11_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX11_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP2_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX11_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX11_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX11_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP2_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX11_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX11_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX11_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP2_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX11_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX11_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX11_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP2_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX11_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX11_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX11_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP2_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX11_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX11_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX11_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP2_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX11_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX11_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX11_AV_COMP12_FILTER_MODE - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX11_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_D [31:30] */
#define BCHP_XPT_RAVE_CX11_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_MASK 0xc0000000
#define BCHP_XPT_RAVE_CX11_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_SHIFT 30

/* XPT_RAVE :: CX11_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_D [29:28] */
#define BCHP_XPT_RAVE_CX11_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_MASK 0x30000000
#define BCHP_XPT_RAVE_CX11_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_SHIFT 28

/* XPT_RAVE :: CX11_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_C [27:26] */
#define BCHP_XPT_RAVE_CX11_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_MASK 0x0c000000
#define BCHP_XPT_RAVE_CX11_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_SHIFT 26

/* XPT_RAVE :: CX11_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_C [25:24] */
#define BCHP_XPT_RAVE_CX11_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_MASK 0x03000000
#define BCHP_XPT_RAVE_CX11_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_SHIFT 24

/* XPT_RAVE :: CX11_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_B [23:22] */
#define BCHP_XPT_RAVE_CX11_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_MASK 0x00c00000
#define BCHP_XPT_RAVE_CX11_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_SHIFT 22

/* XPT_RAVE :: CX11_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_B [21:20] */
#define BCHP_XPT_RAVE_CX11_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_MASK 0x00300000
#define BCHP_XPT_RAVE_CX11_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_SHIFT 20

/* XPT_RAVE :: CX11_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_A [19:18] */
#define BCHP_XPT_RAVE_CX11_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_MASK 0x000c0000
#define BCHP_XPT_RAVE_CX11_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_SHIFT 18

/* XPT_RAVE :: CX11_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_A [17:16] */
#define BCHP_XPT_RAVE_CX11_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_MASK 0x00030000
#define BCHP_XPT_RAVE_CX11_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_SHIFT 16

/* XPT_RAVE :: CX11_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_D [15:14] */
#define BCHP_XPT_RAVE_CX11_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_MASK 0x0000c000
#define BCHP_XPT_RAVE_CX11_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_SHIFT 14

/* XPT_RAVE :: CX11_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_D [13:12] */
#define BCHP_XPT_RAVE_CX11_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_MASK 0x00003000
#define BCHP_XPT_RAVE_CX11_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_SHIFT 12

/* XPT_RAVE :: CX11_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_C [11:10] */
#define BCHP_XPT_RAVE_CX11_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX11_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_SHIFT 10

/* XPT_RAVE :: CX11_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_C [09:08] */
#define BCHP_XPT_RAVE_CX11_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_MASK 0x00000300
#define BCHP_XPT_RAVE_CX11_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_SHIFT 8

/* XPT_RAVE :: CX11_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_B [07:06] */
#define BCHP_XPT_RAVE_CX11_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_MASK 0x000000c0
#define BCHP_XPT_RAVE_CX11_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_SHIFT 6

/* XPT_RAVE :: CX11_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_B [05:04] */
#define BCHP_XPT_RAVE_CX11_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_MASK 0x00000030
#define BCHP_XPT_RAVE_CX11_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_SHIFT 4

/* XPT_RAVE :: CX11_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_A [03:02] */
#define BCHP_XPT_RAVE_CX11_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_MASK 0x0000000c
#define BCHP_XPT_RAVE_CX11_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_SHIFT 2

/* XPT_RAVE :: CX11_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_A [01:00] */
#define BCHP_XPT_RAVE_CX11_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_MASK 0x00000003
#define BCHP_XPT_RAVE_CX11_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_SHIFT 0

/***************************************************************************
 *CX11_AV_PID_STREAM_ID - Context PID and Stream ID Filter Value
 ***************************************************************************/
/* XPT_RAVE :: CX11_AV_PID_STREAM_ID :: PRV_HDR_ITB_EN [31:31] */
#define BCHP_XPT_RAVE_CX11_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_MASK    0x80000000
#define BCHP_XPT_RAVE_CX11_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_SHIFT   31

/* XPT_RAVE :: CX11_AV_PID_STREAM_ID :: PID_VALID [30:30] */
#define BCHP_XPT_RAVE_CX11_AV_PID_STREAM_ID_PID_VALID_MASK         0x40000000
#define BCHP_XPT_RAVE_CX11_AV_PID_STREAM_ID_PID_VALID_SHIFT        30

/* XPT_RAVE :: CX11_AV_PID_STREAM_ID :: AUD_FRAME_INFO [29:26] */
#define BCHP_XPT_RAVE_CX11_AV_PID_STREAM_ID_AUD_FRAME_INFO_MASK    0x3c000000
#define BCHP_XPT_RAVE_CX11_AV_PID_STREAM_ID_AUD_FRAME_INFO_SHIFT   26

/* XPT_RAVE :: CX11_AV_PID_STREAM_ID :: SSID_ENABLE [25:25] */
#define BCHP_XPT_RAVE_CX11_AV_PID_STREAM_ID_SSID_ENABLE_MASK       0x02000000
#define BCHP_XPT_RAVE_CX11_AV_PID_STREAM_ID_SSID_ENABLE_SHIFT      25

/* XPT_RAVE :: CX11_AV_PID_STREAM_ID :: SPLICE_EN [24:24] */
#define BCHP_XPT_RAVE_CX11_AV_PID_STREAM_ID_SPLICE_EN_MASK         0x01000000
#define BCHP_XPT_RAVE_CX11_AV_PID_STREAM_ID_SPLICE_EN_SHIFT        24

/* XPT_RAVE :: CX11_AV_PID_STREAM_ID :: reserved_for_eco0 [23:21] */
#define BCHP_XPT_RAVE_CX11_AV_PID_STREAM_ID_reserved_for_eco0_MASK 0x00e00000
#define BCHP_XPT_RAVE_CX11_AV_PID_STREAM_ID_reserved_for_eco0_SHIFT 21

/* XPT_RAVE :: CX11_AV_PID_STREAM_ID :: BAND_NUM [20:16] */
#define BCHP_XPT_RAVE_CX11_AV_PID_STREAM_ID_BAND_NUM_MASK          0x001f0000
#define BCHP_XPT_RAVE_CX11_AV_PID_STREAM_ID_BAND_NUM_SHIFT         16

/* XPT_RAVE :: CX11_AV_PID_STREAM_ID :: FILTER_PID_STREAM_ID [15:00] */
#define BCHP_XPT_RAVE_CX11_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX11_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_SHIFT 0

/***************************************************************************
 *CX11_REC_CTRL1 - Record Control Register 1
 ***************************************************************************/
/* XPT_RAVE :: CX11_REC_CTRL1 :: reserved_for_eco0 [31:16] */
#define BCHP_XPT_RAVE_CX11_REC_CTRL1_reserved_for_eco0_MASK        0xffff0000
#define BCHP_XPT_RAVE_CX11_REC_CTRL1_reserved_for_eco0_SHIFT       16

/* XPT_RAVE :: CX11_REC_CTRL1 :: DTV2MPEG_PADNUM [15:08] */
#define BCHP_XPT_RAVE_CX11_REC_CTRL1_DTV2MPEG_PADNUM_MASK          0x0000ff00
#define BCHP_XPT_RAVE_CX11_REC_CTRL1_DTV2MPEG_PADNUM_SHIFT         8

/* XPT_RAVE :: CX11_REC_CTRL1 :: reserved_for_eco1 [07:06] */
#define BCHP_XPT_RAVE_CX11_REC_CTRL1_reserved_for_eco1_MASK        0x000000c0
#define BCHP_XPT_RAVE_CX11_REC_CTRL1_reserved_for_eco1_SHIFT       6

/* XPT_RAVE :: CX11_REC_CTRL1 :: ATSC_SCRAM_CTRL [05:05] */
#define BCHP_XPT_RAVE_CX11_REC_CTRL1_ATSC_SCRAM_CTRL_MASK          0x00000020
#define BCHP_XPT_RAVE_CX11_REC_CTRL1_ATSC_SCRAM_CTRL_SHIFT         5

/* XPT_RAVE :: CX11_REC_CTRL1 :: PARSE_SC [04:04] */
#define BCHP_XPT_RAVE_CX11_REC_CTRL1_PARSE_SC_MASK                 0x00000010
#define BCHP_XPT_RAVE_CX11_REC_CTRL1_PARSE_SC_SHIFT                4

/* XPT_RAVE :: CX11_REC_CTRL1 :: SEAMLESS_PAUSE_MODE [03:03] */
#define BCHP_XPT_RAVE_CX11_REC_CTRL1_SEAMLESS_PAUSE_MODE_MASK      0x00000008
#define BCHP_XPT_RAVE_CX11_REC_CTRL1_SEAMLESS_PAUSE_MODE_SHIFT     3

/* XPT_RAVE :: CX11_REC_CTRL1 :: DTV_PF_TOGGLE_DIS [02:02] */
#define BCHP_XPT_RAVE_CX11_REC_CTRL1_DTV_PF_TOGGLE_DIS_MASK        0x00000004
#define BCHP_XPT_RAVE_CX11_REC_CTRL1_DTV_PF_TOGGLE_DIS_SHIFT       2

/* XPT_RAVE :: CX11_REC_CTRL1 :: REC_DTV2MPG_EN [01:01] */
#define BCHP_XPT_RAVE_CX11_REC_CTRL1_REC_DTV2MPG_EN_MASK           0x00000002
#define BCHP_XPT_RAVE_CX11_REC_CTRL1_REC_DTV2MPG_EN_SHIFT          1

/* XPT_RAVE :: CX11_REC_CTRL1 :: REC_TIMESTAMP_ENABLE [00:00] */
#define BCHP_XPT_RAVE_CX11_REC_CTRL1_REC_TIMESTAMP_ENABLE_MASK     0x00000001
#define BCHP_XPT_RAVE_CX11_REC_CTRL1_REC_TIMESTAMP_ENABLE_SHIFT    0

/***************************************************************************
 *CX11_REC_INIT_TS - Record Initial Timestamp Value Register
 ***************************************************************************/
/* XPT_RAVE :: CX11_REC_INIT_TS :: INIT_TS [31:00] */
#define BCHP_XPT_RAVE_CX11_REC_INIT_TS_INIT_TS_MASK                0xffffffff
#define BCHP_XPT_RAVE_CX11_REC_INIT_TS_INIT_TS_SHIFT               0

/***************************************************************************
 *CX11_REC_TS_CTRL - Record Timestamp Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX11_REC_TS_CTRL :: reserved_for_eco0 [31:06] */
#define BCHP_XPT_RAVE_CX11_REC_TS_CTRL_reserved_for_eco0_MASK      0xffffffc0
#define BCHP_XPT_RAVE_CX11_REC_TS_CTRL_reserved_for_eco0_SHIFT     6

/* XPT_RAVE :: CX11_REC_TS_CTRL :: TS_CHECK_DIS [05:05] */
#define BCHP_XPT_RAVE_CX11_REC_TS_CTRL_TS_CHECK_DIS_MASK           0x00000020
#define BCHP_XPT_RAVE_CX11_REC_TS_CTRL_TS_CHECK_DIS_SHIFT          5

/* XPT_RAVE :: CX11_REC_TS_CTRL :: REC_TIMESTAMP_MODE [04:03] */
#define BCHP_XPT_RAVE_CX11_REC_TS_CTRL_REC_TIMESTAMP_MODE_MASK     0x00000018
#define BCHP_XPT_RAVE_CX11_REC_TS_CTRL_REC_TIMESTAMP_MODE_SHIFT    3

/* XPT_RAVE :: CX11_REC_TS_CTRL :: TS_INIT_EN [02:02] */
#define BCHP_XPT_RAVE_CX11_REC_TS_CTRL_TS_INIT_EN_MASK             0x00000004
#define BCHP_XPT_RAVE_CX11_REC_TS_CTRL_TS_INIT_EN_SHIFT            2

/* XPT_RAVE :: CX11_REC_TS_CTRL :: TS_USER_BITS [01:00] */
#define BCHP_XPT_RAVE_CX11_REC_TS_CTRL_TS_USER_BITS_MASK           0x00000003
#define BCHP_XPT_RAVE_CX11_REC_TS_CTRL_TS_USER_BITS_SHIFT          0

/***************************************************************************
 *CX11_REC_TIME_CONFIG - Record Time Configuration Register
 ***************************************************************************/
/* XPT_RAVE :: CX11_REC_TIME_CONFIG :: reserved_for_eco0 [31:25] */
#define BCHP_XPT_RAVE_CX11_REC_TIME_CONFIG_reserved_for_eco0_MASK  0xfe000000
#define BCHP_XPT_RAVE_CX11_REC_TIME_CONFIG_reserved_for_eco0_SHIFT 25

/* XPT_RAVE :: CX11_REC_TIME_CONFIG :: REC_COUNT_MODE [24:24] */
#define BCHP_XPT_RAVE_CX11_REC_TIME_CONFIG_REC_COUNT_MODE_MASK     0x01000000
#define BCHP_XPT_RAVE_CX11_REC_TIME_CONFIG_REC_COUNT_MODE_SHIFT    24

/* XPT_RAVE :: CX11_REC_TIME_CONFIG :: REC_TIMEOUT_VAL [23:00] */
#define BCHP_XPT_RAVE_CX11_REC_TIME_CONFIG_REC_TIMEOUT_VAL_MASK    0x00ffffff
#define BCHP_XPT_RAVE_CX11_REC_TIME_CONFIG_REC_TIMEOUT_VAL_SHIFT   0

/***************************************************************************
 *CX11_AV_MISC_CONFIG4 - Context Miscellaneous Config 4 Register
 ***************************************************************************/
/* XPT_RAVE :: CX11_AV_MISC_CONFIG4 :: RESERVED_CONFIG [31:24] */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG4_RESERVED_CONFIG_MASK    0xff000000
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG4_RESERVED_CONFIG_SHIFT   24

/* XPT_RAVE :: CX11_AV_MISC_CONFIG4 :: reserved_for_eco0 [23:23] */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG4_reserved_for_eco0_MASK  0x00800000
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG4_reserved_for_eco0_SHIFT 23

/* XPT_RAVE :: CX11_AV_MISC_CONFIG4 :: PES_SID_EXT_DEP [22:16] */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG4_PES_SID_EXT_DEP_MASK    0x007f0000
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG4_PES_SID_EXT_DEP_SHIFT   16

/* XPT_RAVE :: CX11_AV_MISC_CONFIG4 :: reserved_for_eco1 [15:15] */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG4_reserved_for_eco1_MASK  0x00008000
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG4_reserved_for_eco1_SHIFT 15

/* XPT_RAVE :: CX11_AV_MISC_CONFIG4 :: PES_SID_EXT_IND [14:08] */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG4_PES_SID_EXT_IND_MASK    0x00007f00
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG4_PES_SID_EXT_IND_SHIFT   8

/* XPT_RAVE :: CX11_AV_MISC_CONFIG4 :: reserved_for_eco2 [07:02] */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG4_reserved_for_eco2_MASK  0x000000fc
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG4_reserved_for_eco2_SHIFT 2

/* XPT_RAVE :: CX11_AV_MISC_CONFIG4 :: PES_SID_EXT_MODE [01:00] */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG4_PES_SID_EXT_MODE_MASK   0x00000003
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG4_PES_SID_EXT_MODE_SHIFT  0

/***************************************************************************
 *CX11_PIC_CTR - Picture Counter register
 ***************************************************************************/
/* XPT_RAVE :: CX11_PIC_CTR :: reserved0 [31:16] */
#define BCHP_XPT_RAVE_CX11_PIC_CTR_reserved0_MASK                  0xffff0000
#define BCHP_XPT_RAVE_CX11_PIC_CTR_reserved0_SHIFT                 16

/* XPT_RAVE :: CX11_PIC_CTR :: VALUE [15:00] */
#define BCHP_XPT_RAVE_CX11_PIC_CTR_VALUE_MASK                      0x0000ffff
#define BCHP_XPT_RAVE_CX11_PIC_CTR_VALUE_SHIFT                     0

/***************************************************************************
 *CX11_PIC_CTR_MODE - Picture Counter Mode Register
 ***************************************************************************/
/* XPT_RAVE :: CX11_PIC_CTR_MODE :: reserved0 [31:31] */
#define BCHP_XPT_RAVE_CX11_PIC_CTR_MODE_reserved0_MASK             0x80000000
#define BCHP_XPT_RAVE_CX11_PIC_CTR_MODE_reserved0_SHIFT            31

/* XPT_RAVE :: CX11_PIC_CTR_MODE :: Valid_PIC_CTR_VALUE [30:28] */
#define BCHP_XPT_RAVE_CX11_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_MASK   0x70000000
#define BCHP_XPT_RAVE_CX11_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_SHIFT  28

/* XPT_RAVE :: CX11_PIC_CTR_MODE :: PIC_CTR_EN [27:27] */
#define BCHP_XPT_RAVE_CX11_PIC_CTR_MODE_PIC_CTR_EN_MASK            0x08000000
#define BCHP_XPT_RAVE_CX11_PIC_CTR_MODE_PIC_CTR_EN_SHIFT           27

/* XPT_RAVE :: CX11_PIC_CTR_MODE :: reserved1 [26:26] */
#define BCHP_XPT_RAVE_CX11_PIC_CTR_MODE_reserved1_MASK             0x04000000
#define BCHP_XPT_RAVE_CX11_PIC_CTR_MODE_reserved1_SHIFT            26

/* XPT_RAVE :: CX11_PIC_CTR_MODE :: PIC_CTR_MODE [25:24] */
#define BCHP_XPT_RAVE_CX11_PIC_CTR_MODE_PIC_CTR_MODE_MASK          0x03000000
#define BCHP_XPT_RAVE_CX11_PIC_CTR_MODE_PIC_CTR_MODE_SHIFT         24

/* XPT_RAVE :: CX11_PIC_CTR_MODE :: SCV0 [23:16] */
#define BCHP_XPT_RAVE_CX11_PIC_CTR_MODE_SCV0_MASK                  0x00ff0000
#define BCHP_XPT_RAVE_CX11_PIC_CTR_MODE_SCV0_SHIFT                 16

/* XPT_RAVE :: CX11_PIC_CTR_MODE :: SCV1 [15:08] */
#define BCHP_XPT_RAVE_CX11_PIC_CTR_MODE_SCV1_MASK                  0x0000ff00
#define BCHP_XPT_RAVE_CX11_PIC_CTR_MODE_SCV1_SHIFT                 8

/* XPT_RAVE :: CX11_PIC_CTR_MODE :: SCV2 [07:00] */
#define BCHP_XPT_RAVE_CX11_PIC_CTR_MODE_SCV2_MASK                  0x000000ff
#define BCHP_XPT_RAVE_CX11_PIC_CTR_MODE_SCV2_SHIFT                 0

/***************************************************************************
 *CX11_REC_TIMER - Record Timer Register
 ***************************************************************************/
/* XPT_RAVE :: CX11_REC_TIMER :: REC_TIMER [31:00] */
#define BCHP_XPT_RAVE_CX11_REC_TIMER_REC_TIMER_MASK                0xffffffff
#define BCHP_XPT_RAVE_CX11_REC_TIMER_REC_TIMER_SHIFT               0

/***************************************************************************
 *CX11_REC_STATE0 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX11_REC_STATE0 :: reserved_for_eco0 [31:18] */
#define BCHP_XPT_RAVE_CX11_REC_STATE0_reserved_for_eco0_MASK       0xfffc0000
#define BCHP_XPT_RAVE_CX11_REC_STATE0_reserved_for_eco0_SHIFT      18

/* XPT_RAVE :: CX11_REC_STATE0 :: REC_INIT_TIME_LO [17:08] */
#define BCHP_XPT_RAVE_CX11_REC_STATE0_REC_INIT_TIME_LO_MASK        0x0003ff00
#define BCHP_XPT_RAVE_CX11_REC_STATE0_REC_INIT_TIME_LO_SHIFT       8

/* XPT_RAVE :: CX11_REC_STATE0 :: reserved_for_eco1 [07:04] */
#define BCHP_XPT_RAVE_CX11_REC_STATE0_reserved_for_eco1_MASK       0x000000f0
#define BCHP_XPT_RAVE_CX11_REC_STATE0_reserved_for_eco1_SHIFT      4

/* XPT_RAVE :: CX11_REC_STATE0 :: LAST_CONV_TIME_STAMP_HI [03:02] */
#define BCHP_XPT_RAVE_CX11_REC_STATE0_LAST_CONV_TIME_STAMP_HI_MASK 0x0000000c
#define BCHP_XPT_RAVE_CX11_REC_STATE0_LAST_CONV_TIME_STAMP_HI_SHIFT 2

/* XPT_RAVE :: CX11_REC_STATE0 :: TS_INITIALIZED [01:01] */
#define BCHP_XPT_RAVE_CX11_REC_STATE0_TS_INITIALIZED_MASK          0x00000002
#define BCHP_XPT_RAVE_CX11_REC_STATE0_TS_INITIALIZED_SHIFT         1

/* XPT_RAVE :: CX11_REC_STATE0 :: REC_INITIALIZED [00:00] */
#define BCHP_XPT_RAVE_CX11_REC_STATE0_REC_INITIALIZED_MASK         0x00000001
#define BCHP_XPT_RAVE_CX11_REC_STATE0_REC_INITIALIZED_SHIFT        0

/***************************************************************************
 *CX11_REC_STATE1 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX11_REC_STATE1 :: REC_INIT_TIME_HI [31:00] */
#define BCHP_XPT_RAVE_CX11_REC_STATE1_REC_INIT_TIME_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX11_REC_STATE1_REC_INIT_TIME_HI_SHIFT       0

/***************************************************************************
 *CX11_REC_STATE2 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX11_REC_STATE2 :: INT_TIME_STAMP [31:00] */
#define BCHP_XPT_RAVE_CX11_REC_STATE2_INT_TIME_STAMP_MASK          0xffffffff
#define BCHP_XPT_RAVE_CX11_REC_STATE2_INT_TIME_STAMP_SHIFT         0

/***************************************************************************
 *CX11_REC_STATE2b - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX11_REC_STATE2b :: LAST_CONV_TIME_STAMP_LO [31:00] */
#define BCHP_XPT_RAVE_CX11_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX11_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_SHIFT 0

/***************************************************************************
 *CX11_REC_STATE3 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX11_REC_STATE3 :: reserved_for_eco0 [31:09] */
#define BCHP_XPT_RAVE_CX11_REC_STATE3_reserved_for_eco0_MASK       0xfffffe00
#define BCHP_XPT_RAVE_CX11_REC_STATE3_reserved_for_eco0_SHIFT      9

/* XPT_RAVE :: CX11_REC_STATE3 :: REC_DSS_PARITY [08:08] */
#define BCHP_XPT_RAVE_CX11_REC_STATE3_REC_DSS_PARITY_MASK          0x00000100
#define BCHP_XPT_RAVE_CX11_REC_STATE3_REC_DSS_PARITY_SHIFT         8

/* XPT_RAVE :: CX11_REC_STATE3 :: REC_COUNT_HI [07:00] */
#define BCHP_XPT_RAVE_CX11_REC_STATE3_REC_COUNT_HI_MASK            0x000000ff
#define BCHP_XPT_RAVE_CX11_REC_STATE3_REC_COUNT_HI_SHIFT           0

/***************************************************************************
 *CX11_REC_COUNT - Record Packet Count Register
 ***************************************************************************/
/* XPT_RAVE :: CX11_REC_COUNT :: REC_COUNT [31:00] */
#define BCHP_XPT_RAVE_CX11_REC_COUNT_REC_COUNT_MASK                0xffffffff
#define BCHP_XPT_RAVE_CX11_REC_COUNT_REC_COUNT_SHIFT               0

/***************************************************************************
 *CX11_PIC_INC_DEC_CTRL - Picture Counter Increment/Decrement/Reset Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX11_PIC_INC_DEC_CTRL :: reserved0 [31:18] */
#define BCHP_XPT_RAVE_CX11_PIC_INC_DEC_CTRL_reserved0_MASK         0xfffc0000
#define BCHP_XPT_RAVE_CX11_PIC_INC_DEC_CTRL_reserved0_SHIFT        18

/* XPT_RAVE :: CX11_PIC_INC_DEC_CTRL :: INC_DEC_MODE [17:16] */
#define BCHP_XPT_RAVE_CX11_PIC_INC_DEC_CTRL_INC_DEC_MODE_MASK      0x00030000
#define BCHP_XPT_RAVE_CX11_PIC_INC_DEC_CTRL_INC_DEC_MODE_SHIFT     16

/* XPT_RAVE :: CX11_PIC_INC_DEC_CTRL :: INC_DEC_VALUE [15:00] */
#define BCHP_XPT_RAVE_CX11_PIC_INC_DEC_CTRL_INC_DEC_VALUE_MASK     0x0000ffff
#define BCHP_XPT_RAVE_CX11_PIC_INC_DEC_CTRL_INC_DEC_VALUE_SHIFT    0

/***************************************************************************
 *CX11_SC - Scrambling Control Monitor Register
 ***************************************************************************/
/* XPT_RAVE :: CX11_SC :: RESERVED_FOR_FW_0 [31:08] */
#define BCHP_XPT_RAVE_CX11_SC_RESERVED_FOR_FW_0_MASK               0xffffff00
#define BCHP_XPT_RAVE_CX11_SC_RESERVED_FOR_FW_0_SHIFT              8

/* XPT_RAVE :: CX11_SC :: SC_ENABLE [07:07] */
#define BCHP_XPT_RAVE_CX11_SC_SC_ENABLE_MASK                       0x00000080
#define BCHP_XPT_RAVE_CX11_SC_SC_ENABLE_SHIFT                      7

/* XPT_RAVE :: CX11_SC :: SC_PUSI_VALID [06:06] */
#define BCHP_XPT_RAVE_CX11_SC_SC_PUSI_VALID_MASK                   0x00000040
#define BCHP_XPT_RAVE_CX11_SC_SC_PUSI_VALID_SHIFT                  6

/* XPT_RAVE :: CX11_SC :: SC_PUSI [05:04] */
#define BCHP_XPT_RAVE_CX11_SC_SC_PUSI_MASK                         0x00000030
#define BCHP_XPT_RAVE_CX11_SC_SC_PUSI_SHIFT                        4

/* XPT_RAVE :: CX11_SC :: SC_OR_MODE [03:03] */
#define BCHP_XPT_RAVE_CX11_SC_SC_OR_MODE_MASK                      0x00000008
#define BCHP_XPT_RAVE_CX11_SC_SC_OR_MODE_SHIFT                     3

/* XPT_RAVE :: CX11_SC :: SC_ALL_VALID [02:02] */
#define BCHP_XPT_RAVE_CX11_SC_SC_ALL_VALID_MASK                    0x00000004
#define BCHP_XPT_RAVE_CX11_SC_SC_ALL_VALID_SHIFT                   2

/* XPT_RAVE :: CX11_SC :: SC_ALL [01:00] */
#define BCHP_XPT_RAVE_CX11_SC_SC_ALL_MASK                          0x00000003
#define BCHP_XPT_RAVE_CX11_SC_SC_ALL_SHIFT                         0

/***************************************************************************
 *CX11_AV_MISC_CONFIG5 - Context Miscellaneous Config 5 Register
 ***************************************************************************/
/* XPT_RAVE :: CX11_AV_MISC_CONFIG5 :: RESERVED_FOR_FW_1 [31:26] */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG5_RESERVED_FOR_FW_1_MASK  0xfc000000
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG5_RESERVED_FOR_FW_1_SHIFT 26

/* XPT_RAVE :: CX11_AV_MISC_CONFIG5 :: ITB_OVFL_INT_STATUS [25:25] */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG5_ITB_OVFL_INT_STATUS_MASK 0x02000000
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG5_ITB_OVFL_INT_STATUS_SHIFT 25

/* XPT_RAVE :: CX11_AV_MISC_CONFIG5 :: CDB_OVFL_INT_STATUS [24:24] */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG5_CDB_OVFL_INT_STATUS_MASK 0x01000000
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG5_CDB_OVFL_INT_STATUS_SHIFT 24

/* XPT_RAVE :: CX11_AV_MISC_CONFIG5 :: ASF_HEADER_LENGTH [23:16] */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG5_ASF_HEADER_LENGTH_MASK  0x00ff0000
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG5_ASF_HEADER_LENGTH_SHIFT 16

/* XPT_RAVE :: CX11_AV_MISC_CONFIG5 :: ASF_ENABLE [15:15] */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG5_ASF_ENABLE_MASK         0x00008000
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG5_ASF_ENABLE_SHIFT        15

/* XPT_RAVE :: CX11_AV_MISC_CONFIG5 :: ASF_AV_MODE [14:14] */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG5_ASF_AV_MODE_MASK        0x00004000
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG5_ASF_AV_MODE_SHIFT       14

/* XPT_RAVE :: CX11_AV_MISC_CONFIG5 :: RESERVED_FOR_FW_2 [13:09] */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG5_RESERVED_FOR_FW_2_MASK  0x00003e00
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG5_RESERVED_FOR_FW_2_SHIFT 9

/* XPT_RAVE :: CX11_AV_MISC_CONFIG5 :: VCT_PID_EN [08:08] */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG5_VCT_PID_EN_MASK         0x00000100
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG5_VCT_PID_EN_SHIFT        8

/* XPT_RAVE :: CX11_AV_MISC_CONFIG5 :: VCT_TABLE_ID [07:00] */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG5_VCT_TABLE_ID_MASK       0x000000ff
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG5_VCT_TABLE_ID_SHIFT      0

/***************************************************************************
 *CX11_RAVE_Reg_1 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX11_RAVE_Reg_1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX11_RAVE_Reg_1_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX11_RAVE_Reg_1_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX11_RAVE_Reg_2 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX11_RAVE_Reg_2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX11_RAVE_Reg_2_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX11_RAVE_Reg_2_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX11_RAVE_Reg_3 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX11_RAVE_Reg_3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX11_RAVE_Reg_3_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX11_RAVE_Reg_3_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX11_ATSOFFSET_CONFIG - Config register for ATS OFFSET feature
 ***************************************************************************/
/* XPT_RAVE :: CX11_ATSOFFSET_CONFIG :: reserved_for_eco0 [31:16] */
#define BCHP_XPT_RAVE_CX11_ATSOFFSET_CONFIG_reserved_for_eco0_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX11_ATSOFFSET_CONFIG_reserved_for_eco0_SHIFT 16

/* XPT_RAVE :: CX11_ATSOFFSET_CONFIG :: LOCAL_ATS_FORMAT [15:15] */
#define BCHP_XPT_RAVE_CX11_ATSOFFSET_CONFIG_LOCAL_ATS_FORMAT_MASK  0x00008000
#define BCHP_XPT_RAVE_CX11_ATSOFFSET_CONFIG_LOCAL_ATS_FORMAT_SHIFT 15

/* XPT_RAVE :: CX11_ATSOFFSET_CONFIG :: LOCAL_ATS_GEN_ENABLE [14:14] */
#define BCHP_XPT_RAVE_CX11_ATSOFFSET_CONFIG_LOCAL_ATS_GEN_ENABLE_MASK 0x00004000
#define BCHP_XPT_RAVE_CX11_ATSOFFSET_CONFIG_LOCAL_ATS_GEN_ENABLE_SHIFT 14

/* XPT_RAVE :: CX11_ATSOFFSET_CONFIG :: SW_ATSOFFSET_ENABLE [13:13] */
#define BCHP_XPT_RAVE_CX11_ATSOFFSET_CONFIG_SW_ATSOFFSET_ENABLE_MASK 0x00002000
#define BCHP_XPT_RAVE_CX11_ATSOFFSET_CONFIG_SW_ATSOFFSET_ENABLE_SHIFT 13

/* XPT_RAVE :: CX11_ATSOFFSET_CONFIG :: PCR_PID_CH_CHANGED [12:12] */
#define BCHP_XPT_RAVE_CX11_ATSOFFSET_CONFIG_PCR_PID_CH_CHANGED_MASK 0x00001000
#define BCHP_XPT_RAVE_CX11_ATSOFFSET_CONFIG_PCR_PID_CH_CHANGED_SHIFT 12

/* XPT_RAVE :: CX11_ATSOFFSET_CONFIG :: ATSOFFSET_ENABLE [11:11] */
#define BCHP_XPT_RAVE_CX11_ATSOFFSET_CONFIG_ATSOFFSET_ENABLE_MASK  0x00000800
#define BCHP_XPT_RAVE_CX11_ATSOFFSET_CONFIG_ATSOFFSET_ENABLE_SHIFT 11

/* XPT_RAVE :: CX11_ATSOFFSET_CONFIG :: PCR_PID_CH [10:00] */
#define BCHP_XPT_RAVE_CX11_ATSOFFSET_CONFIG_PCR_PID_CH_MASK        0x000007ff
#define BCHP_XPT_RAVE_CX11_ATSOFFSET_CONFIG_PCR_PID_CH_SHIFT       0

/***************************************************************************
 *CX11_ATSOFFSET_OFFSET_MAGNITUDE - 32 bit magnitude of the 33 bit signed ATS offset
 ***************************************************************************/
/* XPT_RAVE :: CX11_ATSOFFSET_OFFSET_MAGNITUDE :: ATS_OFFSET_MAGNITUDE [31:00] */
#define BCHP_XPT_RAVE_CX11_ATSOFFSET_OFFSET_MAGNITUDE_ATS_OFFSET_MAGNITUDE_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX11_ATSOFFSET_OFFSET_MAGNITUDE_ATS_OFFSET_MAGNITUDE_SHIFT 0

/***************************************************************************
 *CX11_ATSOFFSET_OFFSET_SIGN_BIT - Sign bit of the 33 bit signed ATS offset
 ***************************************************************************/
/* XPT_RAVE :: CX11_ATSOFFSET_OFFSET_SIGN_BIT :: reserved_for_eco0 [31:01] */
#define BCHP_XPT_RAVE_CX11_ATSOFFSET_OFFSET_SIGN_BIT_reserved_for_eco0_MASK 0xfffffffe
#define BCHP_XPT_RAVE_CX11_ATSOFFSET_OFFSET_SIGN_BIT_reserved_for_eco0_SHIFT 1

/* XPT_RAVE :: CX11_ATSOFFSET_OFFSET_SIGN_BIT :: ATS_OFSET_SIGN [00:00] */
#define BCHP_XPT_RAVE_CX11_ATSOFFSET_OFFSET_SIGN_BIT_ATS_OFSET_SIGN_MASK 0x00000001
#define BCHP_XPT_RAVE_CX11_ATSOFFSET_OFFSET_SIGN_BIT_ATS_OFSET_SIGN_SHIFT 0

/***************************************************************************
 *CX11_ATSOFFSET_PCR - PCR value of the last PCR packet
 ***************************************************************************/
/* XPT_RAVE :: CX11_ATSOFFSET_PCR :: PCR [31:00] */
#define BCHP_XPT_RAVE_CX11_ATSOFFSET_PCR_PCR_MASK                  0xffffffff
#define BCHP_XPT_RAVE_CX11_ATSOFFSET_PCR_PCR_SHIFT                 0

/***************************************************************************
 *CX11_ATSOFFSET_ATS - ATS of the last packet carrying PCR
 ***************************************************************************/
/* XPT_RAVE :: CX11_ATSOFFSET_ATS :: ATS [31:00] */
#define BCHP_XPT_RAVE_CX11_ATSOFFSET_ATS_ATS_MASK                  0xffffffff
#define BCHP_XPT_RAVE_CX11_ATSOFFSET_ATS_ATS_SHIFT                 0

/***************************************************************************
 *CX11_ATSOFFSET_ADJ_ATS - Adjusted ATS of the last packet
 ***************************************************************************/
/* XPT_RAVE :: CX11_ATSOFFSET_ADJ_ATS :: ADJ_ATS [31:00] */
#define BCHP_XPT_RAVE_CX11_ATSOFFSET_ADJ_ATS_ADJ_ATS_MASK          0xffffffff
#define BCHP_XPT_RAVE_CX11_ATSOFFSET_ADJ_ATS_ADJ_ATS_SHIFT         0

/***************************************************************************
 *CX11_ATSOFFSET_NEXT_PKT_ATS - ATS to be used for next packet in Local Timestamp generation mode
 ***************************************************************************/
/* XPT_RAVE :: CX11_ATSOFFSET_NEXT_PKT_ATS :: NEXT_PKT_ATS [31:00] */
#define BCHP_XPT_RAVE_CX11_ATSOFFSET_NEXT_PKT_ATS_NEXT_PKT_ATS_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX11_ATSOFFSET_NEXT_PKT_ATS_NEXT_PKT_ATS_SHIFT 0

/***************************************************************************
 *CX11_ATSOFFSET_PKT2PKT_ATS_DELTA - ATS delta to be used in Local Timestamp generation mode
 ***************************************************************************/
/* XPT_RAVE :: CX11_ATSOFFSET_PKT2PKT_ATS_DELTA :: PKT2PKT_DELTA [31:00] */
#define BCHP_XPT_RAVE_CX11_ATSOFFSET_PKT2PKT_ATS_DELTA_PKT2PKT_DELTA_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX11_ATSOFFSET_PKT2PKT_ATS_DELTA_PKT2PKT_DELTA_SHIFT 0

/***************************************************************************
 *CX11_RAVE_Reg_4 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX11_RAVE_Reg_4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX11_RAVE_Reg_4_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX11_RAVE_Reg_4_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX11_RAVE_Reg_5 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX11_RAVE_Reg_5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX11_RAVE_Reg_5_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX11_RAVE_Reg_5_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX12_AV_CDB_WRITE_PTR - Context CDB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX12_AV_CDB_WRITE_PTR :: CDB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX12_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX12_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_SHIFT    0

/***************************************************************************
 *CX12_AV_CDB_READ_PTR - Context CDB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX12_AV_CDB_READ_PTR :: CDB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX12_AV_CDB_READ_PTR_CDB_READ_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX12_AV_CDB_READ_PTR_CDB_READ_PTR_SHIFT      0

/***************************************************************************
 *CX12_AV_CDB_BASE_PTR - Context CDB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX12_AV_CDB_BASE_PTR :: CDB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX12_AV_CDB_BASE_PTR_CDB_BASE_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX12_AV_CDB_BASE_PTR_CDB_BASE_PTR_SHIFT      0

/***************************************************************************
 *CX12_AV_CDB_END_PTR - Context CDB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX12_AV_CDB_END_PTR :: CDB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX12_AV_CDB_END_PTR_CDB_END_PTR_MASK         0xffffffff
#define BCHP_XPT_RAVE_CX12_AV_CDB_END_PTR_CDB_END_PTR_SHIFT        0

/***************************************************************************
 *CX12_AV_CDB_VALID_PTR - Context CDB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX12_AV_CDB_VALID_PTR :: CDB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX12_AV_CDB_VALID_PTR_CDB_VALID_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX12_AV_CDB_VALID_PTR_CDB_VALID_PTR_SHIFT    0

/***************************************************************************
 *CX12_AV_CDB_WRAPAROUND_PTR - Context CDB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX12_AV_CDB_WRAPAROUND_PTR :: CDB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX12_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX12_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX12_AV_CDB_THRESHOLD_LEVEL - Context CDB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX12_AV_CDB_THRESHOLD_LEVEL :: CDB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX12_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX12_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX12_AV_CDB_THRESHOLD_LEVEL :: CDB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX12_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX12_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX12_AV_CDB_DEPTH - Context CDB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX12_AV_CDB_DEPTH :: CDB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX12_AV_CDB_DEPTH_CDB_WRAPAROUND_MASK        0x80000000
#define BCHP_XPT_RAVE_CX12_AV_CDB_DEPTH_CDB_WRAPAROUND_SHIFT       31

/* XPT_RAVE :: CX12_AV_CDB_DEPTH :: CDB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX12_AV_CDB_DEPTH_CDB_OVERFLOW_MASK          0x40000000
#define BCHP_XPT_RAVE_CX12_AV_CDB_DEPTH_CDB_OVERFLOW_SHIFT         30

/* XPT_RAVE :: CX12_AV_CDB_DEPTH :: CDB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX12_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_MASK   0x30000000
#define BCHP_XPT_RAVE_CX12_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_SHIFT  28

/* XPT_RAVE :: CX12_AV_CDB_DEPTH :: CDB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX12_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_MASK      0x0fffffff
#define BCHP_XPT_RAVE_CX12_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_SHIFT     0

/***************************************************************************
 *CX12_AV_THRESHOLDS - Context Thresholds
 ***************************************************************************/
/* XPT_RAVE :: CX12_AV_THRESHOLDS :: CONTEXT_OVERFLOW_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX12_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX12_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX12_AV_THRESHOLDS :: CONTEXT_WRAPAROUND_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX12_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX12_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX12_AV_ITB_WRITE_PTR - Context ITB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX12_AV_ITB_WRITE_PTR :: ITB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX12_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX12_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_SHIFT    0

/***************************************************************************
 *CX12_AV_ITB_READ_PTR - Context ITB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX12_AV_ITB_READ_PTR :: ITB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX12_AV_ITB_READ_PTR_ITB_READ_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX12_AV_ITB_READ_PTR_ITB_READ_PTR_SHIFT      0

/***************************************************************************
 *CX12_AV_ITB_BASE_PTR - Context ITB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX12_AV_ITB_BASE_PTR :: ITB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX12_AV_ITB_BASE_PTR_ITB_BASE_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX12_AV_ITB_BASE_PTR_ITB_BASE_PTR_SHIFT      0

/***************************************************************************
 *CX12_AV_ITB_END_PTR - Context ITB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX12_AV_ITB_END_PTR :: ITB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX12_AV_ITB_END_PTR_ITB_END_PTR_MASK         0xffffffff
#define BCHP_XPT_RAVE_CX12_AV_ITB_END_PTR_ITB_END_PTR_SHIFT        0

/***************************************************************************
 *CX12_AV_ITB_VALID_PTR - Context ITB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX12_AV_ITB_VALID_PTR :: ITB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX12_AV_ITB_VALID_PTR_ITB_VALID_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX12_AV_ITB_VALID_PTR_ITB_VALID_PTR_SHIFT    0

/***************************************************************************
 *CX12_AV_ITB_WRAPAROUND_PTR - Context ITB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX12_AV_ITB_WRAPAROUND_PTR :: ITB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX12_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX12_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX12_AV_ITB_THRESHOLD_LEVEL - Context ITB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX12_AV_ITB_THRESHOLD_LEVEL :: ITB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX12_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX12_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX12_AV_ITB_THRESHOLD_LEVEL :: ITB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX12_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX12_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX12_AV_ITB_DEPTH - Context ITB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX12_AV_ITB_DEPTH :: ITB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX12_AV_ITB_DEPTH_ITB_WRAPAROUND_MASK        0x80000000
#define BCHP_XPT_RAVE_CX12_AV_ITB_DEPTH_ITB_WRAPAROUND_SHIFT       31

/* XPT_RAVE :: CX12_AV_ITB_DEPTH :: ITB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX12_AV_ITB_DEPTH_ITB_OVERFLOW_MASK          0x40000000
#define BCHP_XPT_RAVE_CX12_AV_ITB_DEPTH_ITB_OVERFLOW_SHIFT         30

/* XPT_RAVE :: CX12_AV_ITB_DEPTH :: ITB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX12_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_MASK   0x30000000
#define BCHP_XPT_RAVE_CX12_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_SHIFT  28

/* XPT_RAVE :: CX12_AV_ITB_DEPTH :: ITB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX12_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_MASK      0x0fffffff
#define BCHP_XPT_RAVE_CX12_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_SHIFT     0

/***************************************************************************
 *CX12_REC_MISC_CONFIG - Miscellaneous Config
 ***************************************************************************/
/* XPT_RAVE :: CX12_REC_MISC_CONFIG :: reserved_for_eco0 [31:18] */
#define BCHP_XPT_RAVE_CX12_REC_MISC_CONFIG_reserved_for_eco0_MASK  0xfffc0000
#define BCHP_XPT_RAVE_CX12_REC_MISC_CONFIG_reserved_for_eco0_SHIFT 18

/* XPT_RAVE :: CX12_REC_MISC_CONFIG :: EMM_EN [17:17] */
#define BCHP_XPT_RAVE_CX12_REC_MISC_CONFIG_EMM_EN_MASK             0x00020000
#define BCHP_XPT_RAVE_CX12_REC_MISC_CONFIG_EMM_EN_SHIFT            17

/* XPT_RAVE :: CX12_REC_MISC_CONFIG :: IGNORE_CLEAR_SC_EVENT [16:16] */
#define BCHP_XPT_RAVE_CX12_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_MASK 0x00010000
#define BCHP_XPT_RAVE_CX12_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_SHIFT 16

/* XPT_RAVE :: CX12_REC_MISC_CONFIG :: SC_DETECT_FOR_ALL [15:15] */
#define BCHP_XPT_RAVE_CX12_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_MASK  0x00008000
#define BCHP_XPT_RAVE_CX12_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_SHIFT 15

/* XPT_RAVE :: CX12_REC_MISC_CONFIG :: REC_AVN [14:14] */
#define BCHP_XPT_RAVE_CX12_REC_MISC_CONFIG_REC_AVN_MASK            0x00004000
#define BCHP_XPT_RAVE_CX12_REC_MISC_CONFIG_REC_AVN_SHIFT           14

/* XPT_RAVE :: CX12_REC_MISC_CONFIG :: TPIT_ENABLE [13:13] */
#define BCHP_XPT_RAVE_CX12_REC_MISC_CONFIG_TPIT_ENABLE_MASK        0x00002000
#define BCHP_XPT_RAVE_CX12_REC_MISC_CONFIG_TPIT_ENABLE_SHIFT       13

/* XPT_RAVE :: CX12_REC_MISC_CONFIG :: TPIT_CHANNEL [12:08] */
#define BCHP_XPT_RAVE_CX12_REC_MISC_CONFIG_TPIT_CHANNEL_MASK       0x00001f00
#define BCHP_XPT_RAVE_CX12_REC_MISC_CONFIG_TPIT_CHANNEL_SHIFT      8

/* XPT_RAVE :: CX12_REC_MISC_CONFIG :: reserved_for_eco1 [07:02] */
#define BCHP_XPT_RAVE_CX12_REC_MISC_CONFIG_reserved_for_eco1_MASK  0x000000fc
#define BCHP_XPT_RAVE_CX12_REC_MISC_CONFIG_reserved_for_eco1_SHIFT 2

/* XPT_RAVE :: CX12_REC_MISC_CONFIG :: SCD_MAP_MODE [01:00] */
#define BCHP_XPT_RAVE_CX12_REC_MISC_CONFIG_SCD_MAP_MODE_MASK       0x00000003
#define BCHP_XPT_RAVE_CX12_REC_MISC_CONFIG_SCD_MAP_MODE_SHIFT      0

/***************************************************************************
 *CX12_REC_SCD_PIDS_A - Context SCD map PIDS A
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX12_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX12_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_A [30:30] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_MASK 0x40000000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_SHIFT 30

/* XPT_RAVE :: CX12_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: SCD_NUMA [29:24] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_NUMA_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_NUMA_SHIFT 24

/* XPT_RAVE :: CX12_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX12_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: PID_CHA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_PID_CHA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_PID_CHA_VALID_SHIFT 15

/* XPT_RAVE :: CX12_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX12_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: SCD_PID_CHA [12:00] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PID_CHA_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PID_CHA_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX12_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX12_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_A [30:30] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_MASK 0x40000000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_SHIFT 30

/* XPT_RAVE :: CX12_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: SCD_NUMA [29:24] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_NUMA_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_NUMA_SHIFT 24

/* XPT_RAVE :: CX12_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX12_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: PIDA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_PIDA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_PIDA_VALID_SHIFT 15

/* XPT_RAVE :: CX12_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX12_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: SCD_PIDA [12:00] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PIDA_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PIDA_SHIFT 0

/***************************************************************************
 *CX12_REC_SCD_PIDS_B - Context SCD map PIDS B
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX12_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX12_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_B [30:30] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_MASK 0x40000000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_SHIFT 30

/* XPT_RAVE :: CX12_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: SCD_NUMB [29:24] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_NUMB_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_NUMB_SHIFT 24

/* XPT_RAVE :: CX12_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX12_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: PID_CHB_VALID [15:15] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_PID_CHB_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_PID_CHB_VALID_SHIFT 15

/* XPT_RAVE :: CX12_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX12_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: SCD_PID_CHB [12:00] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PID_CHB_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PID_CHB_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX12_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX12_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_B [30:30] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_B_MASK 0x40000000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_B_SHIFT 30

/* XPT_RAVE :: CX12_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: SCD_NUMB [29:24] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_NUMB_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_NUMB_SHIFT 24

/* XPT_RAVE :: CX12_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX12_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: PIDB_VALID [15:15] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_PIDB_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_PIDB_VALID_SHIFT 15

/* XPT_RAVE :: CX12_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX12_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: SCD_PIDB [12:00] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PIDB_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PIDB_SHIFT 0

/***************************************************************************
 *CX12_REC_SCD_PIDS_C - Context SCD map PIDS C
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX12_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX12_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_C [30:30] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_MASK 0x40000000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_SHIFT 30

/* XPT_RAVE :: CX12_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: SCD_NUMC [29:24] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_NUMC_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_NUMC_SHIFT 24

/* XPT_RAVE :: CX12_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX12_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: PID_CHC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_PID_CHC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_PID_CHC_VALID_SHIFT 15

/* XPT_RAVE :: CX12_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX12_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: SCD_PID_CHC [12:00] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PID_CHC_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PID_CHC_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX12_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX12_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_C [30:30] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_MASK 0x40000000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_SHIFT 30

/* XPT_RAVE :: CX12_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: SCD_NUMC [29:24] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_NUMC_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_NUMC_SHIFT 24

/* XPT_RAVE :: CX12_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX12_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: PIDC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_PIDC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_PIDC_VALID_SHIFT 15

/* XPT_RAVE :: CX12_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX12_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: SCD_PIDC [12:00] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PIDC_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PIDC_SHIFT 0

/***************************************************************************
 *CX12_REC_SCD_PIDS_D - Context SCD map PIDS D
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX12_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX12_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_D [30:30] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_MASK 0x40000000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_SHIFT 30

/* XPT_RAVE :: CX12_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: SCD_NUMD [29:24] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_NUMD_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_NUMD_SHIFT 24

/* XPT_RAVE :: CX12_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX12_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: PID_CHD_VALID [15:15] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_PID_CHD_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_PID_CHD_VALID_SHIFT 15

/* XPT_RAVE :: CX12_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX12_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: SCD_PID_CHD [12:00] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PID_CHD_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PID_CHD_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX12_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX12_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_D [30:30] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_D_MASK 0x40000000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_D_SHIFT 30

/* XPT_RAVE :: CX12_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: SCD_NUMD [29:24] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_NUMD_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_NUMD_SHIFT 24

/* XPT_RAVE :: CX12_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX12_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: PIDD_VALID [15:15] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_PIDD_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_PIDD_VALID_SHIFT 15

/* XPT_RAVE :: CX12_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX12_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: SCD_PIDD [12:00] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PIDD_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PIDD_SHIFT 0

/***************************************************************************
 *CX12_REC_SCD_PIDS_E - Context SCD map PIDS E
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX12_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX12_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_E [30:30] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_MASK 0x40000000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_SHIFT 30

/* XPT_RAVE :: CX12_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: SCD_NUME [29:24] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_NUME_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_NUME_SHIFT 24

/* XPT_RAVE :: CX12_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX12_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: PID_CHE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_PID_CHE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_PID_CHE_VALID_SHIFT 15

/* XPT_RAVE :: CX12_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX12_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: SCD_PID_CHE [12:00] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PID_CHE_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PID_CHE_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX12_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX12_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_E [30:30] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_MASK 0x40000000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_SHIFT 30

/* XPT_RAVE :: CX12_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: SCD_NUME [29:24] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_NUME_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_NUME_SHIFT 24

/* XPT_RAVE :: CX12_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX12_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: PIDE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_PIDE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_PIDE_VALID_SHIFT 15

/* XPT_RAVE :: CX12_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX12_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: SCD_PIDE [12:00] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PIDE_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PIDE_SHIFT 0

/***************************************************************************
 *CX12_REC_SCD_PIDS_F - Context SCD map PIDS F
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX12_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX12_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_F [30:30] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_MASK 0x40000000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_SHIFT 30

/* XPT_RAVE :: CX12_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: SCD_NUMF [29:24] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_NUMF_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_NUMF_SHIFT 24

/* XPT_RAVE :: CX12_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX12_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: PID_CHF_VALID [15:15] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_PID_CHF_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_PID_CHF_VALID_SHIFT 15

/* XPT_RAVE :: CX12_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX12_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: SCD_PID_CHF [12:00] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PID_CHF_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PID_CHF_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX12_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX12_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_F [30:30] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_F_MASK 0x40000000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_F_SHIFT 30

/* XPT_RAVE :: CX12_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: SCD_NUMF [29:24] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_NUMF_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_NUMF_SHIFT 24

/* XPT_RAVE :: CX12_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX12_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: PIDF_VALID [15:15] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_PIDF_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_PIDF_VALID_SHIFT 15

/* XPT_RAVE :: CX12_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX12_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: SCD_PIDF [12:00] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PIDF_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PIDF_SHIFT 0

/***************************************************************************
 *CX12_REC_SCD_PIDS_G - Context SCD map PIDS G
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX12_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX12_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_G [30:30] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_MASK 0x40000000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_SHIFT 30

/* XPT_RAVE :: CX12_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: SCD_NUMG [29:24] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_NUMG_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_NUMG_SHIFT 24

/* XPT_RAVE :: CX12_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX12_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: PID_CHG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_PID_CHG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_PID_CHG_VALID_SHIFT 15

/* XPT_RAVE :: CX12_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX12_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: SCD_PID_CHG [12:00] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PID_CHG_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PID_CHG_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX12_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX12_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_G [30:30] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_MASK 0x40000000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_SHIFT 30

/* XPT_RAVE :: CX12_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: SCD_NUMG [29:24] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_NUMG_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_NUMG_SHIFT 24

/* XPT_RAVE :: CX12_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX12_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: PIDG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_PIDG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_PIDG_VALID_SHIFT 15

/* XPT_RAVE :: CX12_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX12_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: SCD_PIDG [12:00] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PIDG_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PIDG_SHIFT 0

/***************************************************************************
 *CX12_REC_SCD_PIDS_H - Context SCD map PIDS H
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX12_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX12_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_H [30:30] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_MASK 0x40000000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_SHIFT 30

/* XPT_RAVE :: CX12_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: SCD_NUMH [29:24] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_NUMH_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_NUMH_SHIFT 24

/* XPT_RAVE :: CX12_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX12_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: PID_CHH_VALID [15:15] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_PID_CHH_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_PID_CHH_VALID_SHIFT 15

/* XPT_RAVE :: CX12_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX12_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: SCD_PID_CHH [12:00] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PID_CHH_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PID_CHH_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX12_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX12_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_H [30:30] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_H_MASK 0x40000000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_H_SHIFT 30

/* XPT_RAVE :: CX12_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: SCD_NUMH [29:24] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_NUMH_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_NUMH_SHIFT 24

/* XPT_RAVE :: CX12_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX12_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: PIDH_VALID [15:15] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_PIDH_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_PIDH_VALID_SHIFT 15

/* XPT_RAVE :: CX12_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX12_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: SCD_PIDH [12:00] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PIDH_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PIDH_SHIFT 0

/***************************************************************************
 *CX12_AV_MISC_CONFIG1 - Context Miscellaneous Config 1 Register
 ***************************************************************************/
/* XPT_RAVE :: CX12_AV_MISC_CONFIG1 :: BAND_HOLD_EN [31:31] */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG1_BAND_HOLD_EN_MASK       0x80000000
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG1_BAND_HOLD_EN_SHIFT      31

/* XPT_RAVE :: CX12_AV_MISC_CONFIG1 :: EMU_PREV_BYTE_REMOVE [30:30] */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_MASK 0x40000000
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_SHIFT 30

/* XPT_RAVE :: CX12_AV_MISC_CONFIG1 :: SHIFT_PTS [29:29] */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG1_SHIFT_PTS_MASK          0x20000000
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG1_SHIFT_PTS_SHIFT         29

/* XPT_RAVE :: CX12_AV_MISC_CONFIG1 :: CONVERT_PTS [28:28] */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG1_CONVERT_PTS_MASK        0x10000000
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG1_CONVERT_PTS_SHIFT       28

/* XPT_RAVE :: CX12_AV_MISC_CONFIG1 :: PES_SYNC_MODE [27:26] */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG1_PES_SYNC_MODE_MASK      0x0c000000
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG1_PES_SYNC_MODE_SHIFT     26

/* XPT_RAVE :: CX12_AV_MISC_CONFIG1 :: PES_TYPE_MODE [25:24] */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG1_PES_TYPE_MODE_MASK      0x03000000
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG1_PES_TYPE_MODE_SHIFT     24

/* XPT_RAVE :: CX12_AV_MISC_CONFIG1 :: EMU_PREV_MODE [23:23] */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG1_EMU_PREV_MODE_MASK      0x00800000
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG1_EMU_PREV_MODE_SHIFT     23

/* XPT_RAVE :: CX12_AV_MISC_CONFIG1 :: OUTPUT_FORMAT [22:21] */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG1_OUTPUT_FORMAT_MASK      0x00600000
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG1_OUTPUT_FORMAT_SHIFT     21

/* XPT_RAVE :: CX12_AV_MISC_CONFIG1 :: CONTEXT_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG1_CONTEXT_ENABLE_MASK     0x00100000
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG1_CONTEXT_ENABLE_SHIFT    20

/* XPT_RAVE :: CX12_AV_MISC_CONFIG1 :: INPUT_ES_FORMAT [19:16] */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG1_INPUT_ES_FORMAT_MASK    0x000f0000
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG1_INPUT_ES_FORMAT_SHIFT   16

/* XPT_RAVE :: CX12_AV_MISC_CONFIG1 :: STREAM_ID_HI [15:08] */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG1_STREAM_ID_HI_MASK       0x0000ff00
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG1_STREAM_ID_HI_SHIFT      8

/* XPT_RAVE :: CX12_AV_MISC_CONFIG1 :: STREAM_ID_LO [07:00] */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG1_STREAM_ID_LO_MASK       0x000000ff
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG1_STREAM_ID_LO_SHIFT      0

/***************************************************************************
 *CX12_AV_MISC_CONFIG2 - Context Miscellaneous Config 2 Register
 ***************************************************************************/
/* XPT_RAVE :: CX12_AV_MISC_CONFIG2 :: DISABLE_BEFORE_PES [31:31] */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_MASK 0x80000000
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_SHIFT 31

/* XPT_RAVE :: CX12_AV_MISC_CONFIG2 :: reserved_for_eco0 [30:22] */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG2_reserved_for_eco0_MASK  0x7fc00000
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG2_reserved_for_eco0_SHIFT 22

/* XPT_RAVE :: CX12_AV_MISC_CONFIG2 :: ITB_ENDIAN_CTRL [21:21] */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_MASK    0x00200000
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_SHIFT   21

/* XPT_RAVE :: CX12_AV_MISC_CONFIG2 :: CDB_ENDIAN_CTRL [20:20] */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_MASK    0x00100000
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_SHIFT   20

/* XPT_RAVE :: CX12_AV_MISC_CONFIG2 :: reserved_for_eco1 [19:12] */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG2_reserved_for_eco1_MASK  0x000ff000
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG2_reserved_for_eco1_SHIFT 12

/* XPT_RAVE :: CX12_AV_MISC_CONFIG2 :: IP_MODE_EN [11:11] */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG2_IP_MODE_EN_MASK         0x00000800
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG2_IP_MODE_EN_SHIFT        11

/* XPT_RAVE :: CX12_AV_MISC_CONFIG2 :: CONTEXT_DMEM_BASE [10:00] */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_MASK  0x000007ff
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *CX12_AV_MISC_CONFIG3 - Context Miscellaneous Config 3 Register
 ***************************************************************************/
/* XPT_RAVE :: CX12_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_HI [31:24] */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_SHIFT 24

/* XPT_RAVE :: CX12_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_LO [23:16] */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_SHIFT 16

/* XPT_RAVE :: CX12_AV_MISC_CONFIG3 :: PCR_RTS_EN [15:15] */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG3_PCR_RTS_EN_MASK         0x00008000
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG3_PCR_RTS_EN_SHIFT        15

/* XPT_RAVE :: CX12_AV_MISC_CONFIG3 :: DISABLE_PRV_HDR_DMEM [14:14] */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_MASK 0x00004000
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_SHIFT 14

/* XPT_RAVE :: CX12_AV_MISC_CONFIG3 :: ENABLE_BPP_SEARCH [13:13] */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_MASK  0x00002000
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_SHIFT 13

/* XPT_RAVE :: CX12_AV_MISC_CONFIG3 :: CHK_PACK_HDR_IN_AF [12:12] */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_MASK 0x00001000
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_SHIFT 12

/* XPT_RAVE :: CX12_AV_MISC_CONFIG3 :: CP_PERM_CHANGE_DETECT [11:11] */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_MASK 0x00000800
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_SHIFT 11

/* XPT_RAVE :: CX12_AV_MISC_CONFIG3 :: PES_EXT_SEARCH_MODE [10:09] */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_MASK 0x00000600
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_SHIFT 9

/* XPT_RAVE :: CX12_AV_MISC_CONFIG3 :: CDB_ITB_DEPTH_MODE [08:08] */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_MASK 0x00000100
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_SHIFT 8

/* XPT_RAVE :: CX12_AV_MISC_CONFIG3 :: DISABLE_PKT_ERRORS [07:07] */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_MASK 0x00000080
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_SHIFT 7

/* XPT_RAVE :: CX12_AV_MISC_CONFIG3 :: DISABLE_CC_CHECK [06:06] */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG3_DISABLE_CC_CHECK_MASK   0x00000040
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG3_DISABLE_CC_CHECK_SHIFT  6

/* XPT_RAVE :: CX12_AV_MISC_CONFIG3 :: MAX_COMPARE_PATTERNS [05:00] */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_MASK 0x0000003f
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_SHIFT 0

/***************************************************************************
 *CX12_AV_INTERRUPT_ENABLES - Context Interrupt Enables
 ***************************************************************************/
/* XPT_RAVE :: CX12_AV_INTERRUPT_ENABLES :: reserved0 [31:12] */
#define BCHP_XPT_RAVE_CX12_AV_INTERRUPT_ENABLES_reserved0_MASK     0xfffff000
#define BCHP_XPT_RAVE_CX12_AV_INTERRUPT_ENABLES_reserved0_SHIFT    12

/* XPT_RAVE :: CX12_AV_INTERRUPT_ENABLES :: ITB_UPPER_THRESH_INT_EN [11:11] */
#define BCHP_XPT_RAVE_CX12_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_MASK 0x00000800
#define BCHP_XPT_RAVE_CX12_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_SHIFT 11

/* XPT_RAVE :: CX12_AV_INTERRUPT_ENABLES :: ITB_LOWER_THRESH_INT_EN [10:10] */
#define BCHP_XPT_RAVE_CX12_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_MASK 0x00000400
#define BCHP_XPT_RAVE_CX12_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_SHIFT 10

/* XPT_RAVE :: CX12_AV_INTERRUPT_ENABLES :: CDB_UPPER_THRESH_INT_EN [09:09] */
#define BCHP_XPT_RAVE_CX12_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_MASK 0x00000200
#define BCHP_XPT_RAVE_CX12_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_SHIFT 9

/* XPT_RAVE :: CX12_AV_INTERRUPT_ENABLES :: CDB_LOWER_THRESH_INT_EN [08:08] */
#define BCHP_XPT_RAVE_CX12_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_MASK 0x00000100
#define BCHP_XPT_RAVE_CX12_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_SHIFT 8

/* XPT_RAVE :: CX12_AV_INTERRUPT_ENABLES :: LAST_CMD_INT_EN [07:07] */
#define BCHP_XPT_RAVE_CX12_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_MASK 0x00000080
#define BCHP_XPT_RAVE_CX12_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_SHIFT 7

/* XPT_RAVE :: CX12_AV_INTERRUPT_ENABLES :: SPLICE_INT_EN [06:06] */
#define BCHP_XPT_RAVE_CX12_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_MASK 0x00000040
#define BCHP_XPT_RAVE_CX12_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_SHIFT 6

/* XPT_RAVE :: CX12_AV_INTERRUPT_ENABLES :: ITB_OVERFLOW_INT_EN [05:05] */
#define BCHP_XPT_RAVE_CX12_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_MASK 0x00000020
#define BCHP_XPT_RAVE_CX12_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_SHIFT 5

/* XPT_RAVE :: CX12_AV_INTERRUPT_ENABLES :: CDB_OVERFLOW_INT_EN [04:04] */
#define BCHP_XPT_RAVE_CX12_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_MASK 0x00000010
#define BCHP_XPT_RAVE_CX12_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_SHIFT 4

/* XPT_RAVE :: CX12_AV_INTERRUPT_ENABLES :: CC_ERROR_INT_EN [03:03] */
#define BCHP_XPT_RAVE_CX12_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_MASK 0x00000008
#define BCHP_XPT_RAVE_CX12_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_SHIFT 3

/* XPT_RAVE :: CX12_AV_INTERRUPT_ENABLES :: TEI_ERROR_INT_EN [02:02] */
#define BCHP_XPT_RAVE_CX12_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_MASK 0x00000004
#define BCHP_XPT_RAVE_CX12_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_SHIFT 2

/* XPT_RAVE :: CX12_AV_INTERRUPT_ENABLES :: PUSI_ERROR_INT_EN [01:01] */
#define BCHP_XPT_RAVE_CX12_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_MASK 0x00000002
#define BCHP_XPT_RAVE_CX12_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_SHIFT 1

/* XPT_RAVE :: CX12_AV_INTERRUPT_ENABLES :: EMU_ERROR_INT_EN [00:00] */
#define BCHP_XPT_RAVE_CX12_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_MASK 0x00000001
#define BCHP_XPT_RAVE_CX12_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_SHIFT 0

/***************************************************************************
 *CX12_AV_COMP1_CONTROL - Context Comparator 1 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX12_AV_COMP1_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX12_AV_COMP1_CONTROL_reserved_for_eco0_MASK 0xf8000000
#define BCHP_XPT_RAVE_CX12_AV_COMP1_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX12_AV_COMP1_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX12_AV_COMP1_CONTROL_ALIGNMENT_EN_MASK      0x04000000
#define BCHP_XPT_RAVE_CX12_AV_COMP1_CONTROL_ALIGNMENT_EN_SHIFT     26

/* XPT_RAVE :: CX12_AV_COMP1_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX12_AV_COMP1_CONTROL_COMPARE_ES_DATA_MASK   0x02000000
#define BCHP_XPT_RAVE_CX12_AV_COMP1_CONTROL_COMPARE_ES_DATA_SHIFT  25

/* XPT_RAVE :: CX12_AV_COMP1_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX12_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX12_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX12_AV_COMP1_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX12_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX12_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX12_AV_COMP1_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX12_AV_COMP1_CONTROL_COMPARE_ALL_DATA_MASK  0x00400000
#define BCHP_XPT_RAVE_CX12_AV_COMP1_CONTROL_COMPARE_ALL_DATA_SHIFT 22

/* XPT_RAVE :: CX12_AV_COMP1_CONTROL :: CASCADE_ENABLE [21:21] */
#define BCHP_XPT_RAVE_CX12_AV_COMP1_CONTROL_CASCADE_ENABLE_MASK    0x00200000
#define BCHP_XPT_RAVE_CX12_AV_COMP1_CONTROL_CASCADE_ENABLE_SHIFT   21

/* XPT_RAVE :: CX12_AV_COMP1_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX12_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_MASK 0x00100000
#define BCHP_XPT_RAVE_CX12_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX12_AV_COMP1_CONTROL :: NUM_COMPARE_BYTES [19:17] */
#define BCHP_XPT_RAVE_CX12_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_MASK 0x000e0000
#define BCHP_XPT_RAVE_CX12_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX12_AV_COMP1_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX12_AV_COMP1_CONTROL_REPEAT_BYTE_MASK       0x0001e000
#define BCHP_XPT_RAVE_CX12_AV_COMP1_CONTROL_REPEAT_BYTE_SHIFT      13

/* XPT_RAVE :: CX12_AV_COMP1_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX12_AV_COMP1_CONTROL_COMP_ENABLE_MASK       0x00001000
#define BCHP_XPT_RAVE_CX12_AV_COMP1_CONTROL_COMP_ENABLE_SHIFT      12

/* XPT_RAVE :: CX12_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX12_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX12_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX12_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX12_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX12_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX12_AV_COMP1_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX12_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX12_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX12_AV_COMP1_COMPARE_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX12_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX12_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX12_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX12_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX12_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX12_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX12_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX12_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX12_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX12_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX12_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX12_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX12_AV_COMP1_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX12_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX12_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX12_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX12_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX12_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX12_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX12_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX12_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX12_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX12_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX12_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX12_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX12_AV_COMP1_FILTER_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX12_AV_COMP1_FILTER_VAL :: Exclusion_Value_D :: COMP1_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX12_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX12_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX12_AV_COMP1_FILTER_VAL :: Inclusion_Range_D :: COMP1_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX12_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX12_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX12_AV_COMP1_FILTER_VAL :: Exclusion_Value_C :: COMP1_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX12_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX12_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX12_AV_COMP1_FILTER_VAL :: Inclusion_Range_C :: COMP1_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX12_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX12_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX12_AV_COMP1_FILTER_VAL :: Exclusion_Value_B :: COMP1_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX12_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX12_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX12_AV_COMP1_FILTER_VAL :: Inclusion_Range_B :: COMP1_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX12_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX12_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX12_AV_COMP1_FILTER_VAL :: Exclusion_Value_A :: COMP1_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX12_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX12_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX12_AV_COMP1_FILTER_VAL :: Inclusion_Range_A :: COMP1_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX12_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX12_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX12_AV_COMP1_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX12_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP1_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX12_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX12_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX12_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP1_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX12_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX12_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX12_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP1_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX12_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX12_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX12_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP1_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX12_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX12_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX12_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP1_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX12_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX12_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX12_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP1_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX12_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX12_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX12_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP1_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX12_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX12_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX12_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP1_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX12_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX12_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX12_AV_COMP2_CONTROL - Context Comparator 2 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX12_AV_COMP2_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX12_AV_COMP2_CONTROL_reserved_for_eco0_MASK 0xf8000000
#define BCHP_XPT_RAVE_CX12_AV_COMP2_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX12_AV_COMP2_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX12_AV_COMP2_CONTROL_ALIGNMENT_EN_MASK      0x04000000
#define BCHP_XPT_RAVE_CX12_AV_COMP2_CONTROL_ALIGNMENT_EN_SHIFT     26

/* XPT_RAVE :: CX12_AV_COMP2_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX12_AV_COMP2_CONTROL_COMPARE_ES_DATA_MASK   0x02000000
#define BCHP_XPT_RAVE_CX12_AV_COMP2_CONTROL_COMPARE_ES_DATA_SHIFT  25

/* XPT_RAVE :: CX12_AV_COMP2_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX12_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX12_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX12_AV_COMP2_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX12_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX12_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX12_AV_COMP2_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX12_AV_COMP2_CONTROL_COMPARE_ALL_DATA_MASK  0x00400000
#define BCHP_XPT_RAVE_CX12_AV_COMP2_CONTROL_COMPARE_ALL_DATA_SHIFT 22

/* XPT_RAVE :: CX12_AV_COMP2_CONTROL :: reserved_for_eco1 [21:21] */
#define BCHP_XPT_RAVE_CX12_AV_COMP2_CONTROL_reserved_for_eco1_MASK 0x00200000
#define BCHP_XPT_RAVE_CX12_AV_COMP2_CONTROL_reserved_for_eco1_SHIFT 21

/* XPT_RAVE :: CX12_AV_COMP2_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX12_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_MASK 0x00100000
#define BCHP_XPT_RAVE_CX12_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX12_AV_COMP2_CONTROL :: reserved_for_eco2 [19:19] */
#define BCHP_XPT_RAVE_CX12_AV_COMP2_CONTROL_reserved_for_eco2_MASK 0x00080000
#define BCHP_XPT_RAVE_CX12_AV_COMP2_CONTROL_reserved_for_eco2_SHIFT 19

/* XPT_RAVE :: CX12_AV_COMP2_CONTROL :: NUM_COMPARE_BYTES [18:17] */
#define BCHP_XPT_RAVE_CX12_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_MASK 0x00060000
#define BCHP_XPT_RAVE_CX12_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX12_AV_COMP2_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX12_AV_COMP2_CONTROL_REPEAT_BYTE_MASK       0x0001e000
#define BCHP_XPT_RAVE_CX12_AV_COMP2_CONTROL_REPEAT_BYTE_SHIFT      13

/* XPT_RAVE :: CX12_AV_COMP2_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX12_AV_COMP2_CONTROL_COMP_ENABLE_MASK       0x00001000
#define BCHP_XPT_RAVE_CX12_AV_COMP2_CONTROL_COMP_ENABLE_SHIFT      12

/* XPT_RAVE :: CX12_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX12_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX12_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX12_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX12_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX12_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX12_AV_COMP2_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX12_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX12_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX12_AV_COMP2_COMPARE_VAL - Context Comparator 2 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX12_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX12_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX12_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX12_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX12_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX12_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX12_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX12_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX12_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX12_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX12_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX12_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX12_AV_COMP2_MASK_VAL - Context Comparator 2 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX12_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX12_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX12_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX12_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX12_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX12_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX12_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX12_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX12_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX12_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX12_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX12_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX12_AV_COMP2_FILTER_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX12_AV_COMP2_FILTER_VAL :: Exclusion_Value_D :: COMP2_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX12_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX12_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX12_AV_COMP2_FILTER_VAL :: Inclusion_Range_D :: COMP2_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX12_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX12_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX12_AV_COMP2_FILTER_VAL :: Exclusion_Value_C :: COMP2_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX12_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX12_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX12_AV_COMP2_FILTER_VAL :: Inclusion_Range_C :: COMP2_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX12_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX12_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX12_AV_COMP2_FILTER_VAL :: Exclusion_Value_B :: COMP2_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX12_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX12_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX12_AV_COMP2_FILTER_VAL :: Inclusion_Range_B :: COMP2_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX12_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX12_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX12_AV_COMP2_FILTER_VAL :: Exclusion_Value_A :: COMP2_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX12_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX12_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX12_AV_COMP2_FILTER_VAL :: Inclusion_Range_A :: COMP2_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX12_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX12_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX12_AV_COMP2_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX12_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP2_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX12_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX12_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX12_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP2_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX12_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX12_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX12_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP2_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX12_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX12_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX12_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP2_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX12_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX12_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX12_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP2_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX12_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX12_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX12_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP2_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX12_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX12_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX12_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP2_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX12_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX12_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX12_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP2_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX12_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX12_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX12_AV_COMP12_FILTER_MODE - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX12_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_D [31:30] */
#define BCHP_XPT_RAVE_CX12_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_MASK 0xc0000000
#define BCHP_XPT_RAVE_CX12_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_SHIFT 30

/* XPT_RAVE :: CX12_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_D [29:28] */
#define BCHP_XPT_RAVE_CX12_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_MASK 0x30000000
#define BCHP_XPT_RAVE_CX12_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_SHIFT 28

/* XPT_RAVE :: CX12_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_C [27:26] */
#define BCHP_XPT_RAVE_CX12_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_MASK 0x0c000000
#define BCHP_XPT_RAVE_CX12_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_SHIFT 26

/* XPT_RAVE :: CX12_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_C [25:24] */
#define BCHP_XPT_RAVE_CX12_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_MASK 0x03000000
#define BCHP_XPT_RAVE_CX12_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_SHIFT 24

/* XPT_RAVE :: CX12_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_B [23:22] */
#define BCHP_XPT_RAVE_CX12_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_MASK 0x00c00000
#define BCHP_XPT_RAVE_CX12_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_SHIFT 22

/* XPT_RAVE :: CX12_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_B [21:20] */
#define BCHP_XPT_RAVE_CX12_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_MASK 0x00300000
#define BCHP_XPT_RAVE_CX12_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_SHIFT 20

/* XPT_RAVE :: CX12_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_A [19:18] */
#define BCHP_XPT_RAVE_CX12_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_MASK 0x000c0000
#define BCHP_XPT_RAVE_CX12_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_SHIFT 18

/* XPT_RAVE :: CX12_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_A [17:16] */
#define BCHP_XPT_RAVE_CX12_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_MASK 0x00030000
#define BCHP_XPT_RAVE_CX12_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_SHIFT 16

/* XPT_RAVE :: CX12_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_D [15:14] */
#define BCHP_XPT_RAVE_CX12_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_MASK 0x0000c000
#define BCHP_XPT_RAVE_CX12_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_SHIFT 14

/* XPT_RAVE :: CX12_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_D [13:12] */
#define BCHP_XPT_RAVE_CX12_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_MASK 0x00003000
#define BCHP_XPT_RAVE_CX12_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_SHIFT 12

/* XPT_RAVE :: CX12_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_C [11:10] */
#define BCHP_XPT_RAVE_CX12_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX12_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_SHIFT 10

/* XPT_RAVE :: CX12_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_C [09:08] */
#define BCHP_XPT_RAVE_CX12_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_MASK 0x00000300
#define BCHP_XPT_RAVE_CX12_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_SHIFT 8

/* XPT_RAVE :: CX12_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_B [07:06] */
#define BCHP_XPT_RAVE_CX12_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_MASK 0x000000c0
#define BCHP_XPT_RAVE_CX12_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_SHIFT 6

/* XPT_RAVE :: CX12_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_B [05:04] */
#define BCHP_XPT_RAVE_CX12_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_MASK 0x00000030
#define BCHP_XPT_RAVE_CX12_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_SHIFT 4

/* XPT_RAVE :: CX12_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_A [03:02] */
#define BCHP_XPT_RAVE_CX12_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_MASK 0x0000000c
#define BCHP_XPT_RAVE_CX12_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_SHIFT 2

/* XPT_RAVE :: CX12_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_A [01:00] */
#define BCHP_XPT_RAVE_CX12_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_MASK 0x00000003
#define BCHP_XPT_RAVE_CX12_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_SHIFT 0

/***************************************************************************
 *CX12_AV_PID_STREAM_ID - Context PID and Stream ID Filter Value
 ***************************************************************************/
/* XPT_RAVE :: CX12_AV_PID_STREAM_ID :: PRV_HDR_ITB_EN [31:31] */
#define BCHP_XPT_RAVE_CX12_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_MASK    0x80000000
#define BCHP_XPT_RAVE_CX12_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_SHIFT   31

/* XPT_RAVE :: CX12_AV_PID_STREAM_ID :: PID_VALID [30:30] */
#define BCHP_XPT_RAVE_CX12_AV_PID_STREAM_ID_PID_VALID_MASK         0x40000000
#define BCHP_XPT_RAVE_CX12_AV_PID_STREAM_ID_PID_VALID_SHIFT        30

/* XPT_RAVE :: CX12_AV_PID_STREAM_ID :: AUD_FRAME_INFO [29:26] */
#define BCHP_XPT_RAVE_CX12_AV_PID_STREAM_ID_AUD_FRAME_INFO_MASK    0x3c000000
#define BCHP_XPT_RAVE_CX12_AV_PID_STREAM_ID_AUD_FRAME_INFO_SHIFT   26

/* XPT_RAVE :: CX12_AV_PID_STREAM_ID :: SSID_ENABLE [25:25] */
#define BCHP_XPT_RAVE_CX12_AV_PID_STREAM_ID_SSID_ENABLE_MASK       0x02000000
#define BCHP_XPT_RAVE_CX12_AV_PID_STREAM_ID_SSID_ENABLE_SHIFT      25

/* XPT_RAVE :: CX12_AV_PID_STREAM_ID :: SPLICE_EN [24:24] */
#define BCHP_XPT_RAVE_CX12_AV_PID_STREAM_ID_SPLICE_EN_MASK         0x01000000
#define BCHP_XPT_RAVE_CX12_AV_PID_STREAM_ID_SPLICE_EN_SHIFT        24

/* XPT_RAVE :: CX12_AV_PID_STREAM_ID :: reserved_for_eco0 [23:21] */
#define BCHP_XPT_RAVE_CX12_AV_PID_STREAM_ID_reserved_for_eco0_MASK 0x00e00000
#define BCHP_XPT_RAVE_CX12_AV_PID_STREAM_ID_reserved_for_eco0_SHIFT 21

/* XPT_RAVE :: CX12_AV_PID_STREAM_ID :: BAND_NUM [20:16] */
#define BCHP_XPT_RAVE_CX12_AV_PID_STREAM_ID_BAND_NUM_MASK          0x001f0000
#define BCHP_XPT_RAVE_CX12_AV_PID_STREAM_ID_BAND_NUM_SHIFT         16

/* XPT_RAVE :: CX12_AV_PID_STREAM_ID :: FILTER_PID_STREAM_ID [15:00] */
#define BCHP_XPT_RAVE_CX12_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX12_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_SHIFT 0

/***************************************************************************
 *CX12_REC_CTRL1 - Record Control Register 1
 ***************************************************************************/
/* XPT_RAVE :: CX12_REC_CTRL1 :: reserved_for_eco0 [31:16] */
#define BCHP_XPT_RAVE_CX12_REC_CTRL1_reserved_for_eco0_MASK        0xffff0000
#define BCHP_XPT_RAVE_CX12_REC_CTRL1_reserved_for_eco0_SHIFT       16

/* XPT_RAVE :: CX12_REC_CTRL1 :: DTV2MPEG_PADNUM [15:08] */
#define BCHP_XPT_RAVE_CX12_REC_CTRL1_DTV2MPEG_PADNUM_MASK          0x0000ff00
#define BCHP_XPT_RAVE_CX12_REC_CTRL1_DTV2MPEG_PADNUM_SHIFT         8

/* XPT_RAVE :: CX12_REC_CTRL1 :: reserved_for_eco1 [07:06] */
#define BCHP_XPT_RAVE_CX12_REC_CTRL1_reserved_for_eco1_MASK        0x000000c0
#define BCHP_XPT_RAVE_CX12_REC_CTRL1_reserved_for_eco1_SHIFT       6

/* XPT_RAVE :: CX12_REC_CTRL1 :: ATSC_SCRAM_CTRL [05:05] */
#define BCHP_XPT_RAVE_CX12_REC_CTRL1_ATSC_SCRAM_CTRL_MASK          0x00000020
#define BCHP_XPT_RAVE_CX12_REC_CTRL1_ATSC_SCRAM_CTRL_SHIFT         5

/* XPT_RAVE :: CX12_REC_CTRL1 :: PARSE_SC [04:04] */
#define BCHP_XPT_RAVE_CX12_REC_CTRL1_PARSE_SC_MASK                 0x00000010
#define BCHP_XPT_RAVE_CX12_REC_CTRL1_PARSE_SC_SHIFT                4

/* XPT_RAVE :: CX12_REC_CTRL1 :: SEAMLESS_PAUSE_MODE [03:03] */
#define BCHP_XPT_RAVE_CX12_REC_CTRL1_SEAMLESS_PAUSE_MODE_MASK      0x00000008
#define BCHP_XPT_RAVE_CX12_REC_CTRL1_SEAMLESS_PAUSE_MODE_SHIFT     3

/* XPT_RAVE :: CX12_REC_CTRL1 :: DTV_PF_TOGGLE_DIS [02:02] */
#define BCHP_XPT_RAVE_CX12_REC_CTRL1_DTV_PF_TOGGLE_DIS_MASK        0x00000004
#define BCHP_XPT_RAVE_CX12_REC_CTRL1_DTV_PF_TOGGLE_DIS_SHIFT       2

/* XPT_RAVE :: CX12_REC_CTRL1 :: REC_DTV2MPG_EN [01:01] */
#define BCHP_XPT_RAVE_CX12_REC_CTRL1_REC_DTV2MPG_EN_MASK           0x00000002
#define BCHP_XPT_RAVE_CX12_REC_CTRL1_REC_DTV2MPG_EN_SHIFT          1

/* XPT_RAVE :: CX12_REC_CTRL1 :: REC_TIMESTAMP_ENABLE [00:00] */
#define BCHP_XPT_RAVE_CX12_REC_CTRL1_REC_TIMESTAMP_ENABLE_MASK     0x00000001
#define BCHP_XPT_RAVE_CX12_REC_CTRL1_REC_TIMESTAMP_ENABLE_SHIFT    0

/***************************************************************************
 *CX12_REC_INIT_TS - Record Initial Timestamp Value Register
 ***************************************************************************/
/* XPT_RAVE :: CX12_REC_INIT_TS :: INIT_TS [31:00] */
#define BCHP_XPT_RAVE_CX12_REC_INIT_TS_INIT_TS_MASK                0xffffffff
#define BCHP_XPT_RAVE_CX12_REC_INIT_TS_INIT_TS_SHIFT               0

/***************************************************************************
 *CX12_REC_TS_CTRL - Record Timestamp Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX12_REC_TS_CTRL :: reserved_for_eco0 [31:06] */
#define BCHP_XPT_RAVE_CX12_REC_TS_CTRL_reserved_for_eco0_MASK      0xffffffc0
#define BCHP_XPT_RAVE_CX12_REC_TS_CTRL_reserved_for_eco0_SHIFT     6

/* XPT_RAVE :: CX12_REC_TS_CTRL :: TS_CHECK_DIS [05:05] */
#define BCHP_XPT_RAVE_CX12_REC_TS_CTRL_TS_CHECK_DIS_MASK           0x00000020
#define BCHP_XPT_RAVE_CX12_REC_TS_CTRL_TS_CHECK_DIS_SHIFT          5

/* XPT_RAVE :: CX12_REC_TS_CTRL :: REC_TIMESTAMP_MODE [04:03] */
#define BCHP_XPT_RAVE_CX12_REC_TS_CTRL_REC_TIMESTAMP_MODE_MASK     0x00000018
#define BCHP_XPT_RAVE_CX12_REC_TS_CTRL_REC_TIMESTAMP_MODE_SHIFT    3

/* XPT_RAVE :: CX12_REC_TS_CTRL :: TS_INIT_EN [02:02] */
#define BCHP_XPT_RAVE_CX12_REC_TS_CTRL_TS_INIT_EN_MASK             0x00000004
#define BCHP_XPT_RAVE_CX12_REC_TS_CTRL_TS_INIT_EN_SHIFT            2

/* XPT_RAVE :: CX12_REC_TS_CTRL :: TS_USER_BITS [01:00] */
#define BCHP_XPT_RAVE_CX12_REC_TS_CTRL_TS_USER_BITS_MASK           0x00000003
#define BCHP_XPT_RAVE_CX12_REC_TS_CTRL_TS_USER_BITS_SHIFT          0

/***************************************************************************
 *CX12_REC_TIME_CONFIG - Record Time Configuration Register
 ***************************************************************************/
/* XPT_RAVE :: CX12_REC_TIME_CONFIG :: reserved_for_eco0 [31:25] */
#define BCHP_XPT_RAVE_CX12_REC_TIME_CONFIG_reserved_for_eco0_MASK  0xfe000000
#define BCHP_XPT_RAVE_CX12_REC_TIME_CONFIG_reserved_for_eco0_SHIFT 25

/* XPT_RAVE :: CX12_REC_TIME_CONFIG :: REC_COUNT_MODE [24:24] */
#define BCHP_XPT_RAVE_CX12_REC_TIME_CONFIG_REC_COUNT_MODE_MASK     0x01000000
#define BCHP_XPT_RAVE_CX12_REC_TIME_CONFIG_REC_COUNT_MODE_SHIFT    24

/* XPT_RAVE :: CX12_REC_TIME_CONFIG :: REC_TIMEOUT_VAL [23:00] */
#define BCHP_XPT_RAVE_CX12_REC_TIME_CONFIG_REC_TIMEOUT_VAL_MASK    0x00ffffff
#define BCHP_XPT_RAVE_CX12_REC_TIME_CONFIG_REC_TIMEOUT_VAL_SHIFT   0

/***************************************************************************
 *CX12_AV_MISC_CONFIG4 - Context Miscellaneous Config 4 Register
 ***************************************************************************/
/* XPT_RAVE :: CX12_AV_MISC_CONFIG4 :: RESERVED_CONFIG [31:24] */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG4_RESERVED_CONFIG_MASK    0xff000000
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG4_RESERVED_CONFIG_SHIFT   24

/* XPT_RAVE :: CX12_AV_MISC_CONFIG4 :: reserved_for_eco0 [23:23] */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG4_reserved_for_eco0_MASK  0x00800000
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG4_reserved_for_eco0_SHIFT 23

/* XPT_RAVE :: CX12_AV_MISC_CONFIG4 :: PES_SID_EXT_DEP [22:16] */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG4_PES_SID_EXT_DEP_MASK    0x007f0000
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG4_PES_SID_EXT_DEP_SHIFT   16

/* XPT_RAVE :: CX12_AV_MISC_CONFIG4 :: reserved_for_eco1 [15:15] */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG4_reserved_for_eco1_MASK  0x00008000
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG4_reserved_for_eco1_SHIFT 15

/* XPT_RAVE :: CX12_AV_MISC_CONFIG4 :: PES_SID_EXT_IND [14:08] */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG4_PES_SID_EXT_IND_MASK    0x00007f00
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG4_PES_SID_EXT_IND_SHIFT   8

/* XPT_RAVE :: CX12_AV_MISC_CONFIG4 :: reserved_for_eco2 [07:02] */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG4_reserved_for_eco2_MASK  0x000000fc
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG4_reserved_for_eco2_SHIFT 2

/* XPT_RAVE :: CX12_AV_MISC_CONFIG4 :: PES_SID_EXT_MODE [01:00] */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG4_PES_SID_EXT_MODE_MASK   0x00000003
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG4_PES_SID_EXT_MODE_SHIFT  0

/***************************************************************************
 *CX12_PIC_CTR - Picture Counter register
 ***************************************************************************/
/* XPT_RAVE :: CX12_PIC_CTR :: reserved0 [31:16] */
#define BCHP_XPT_RAVE_CX12_PIC_CTR_reserved0_MASK                  0xffff0000
#define BCHP_XPT_RAVE_CX12_PIC_CTR_reserved0_SHIFT                 16

/* XPT_RAVE :: CX12_PIC_CTR :: VALUE [15:00] */
#define BCHP_XPT_RAVE_CX12_PIC_CTR_VALUE_MASK                      0x0000ffff
#define BCHP_XPT_RAVE_CX12_PIC_CTR_VALUE_SHIFT                     0

/***************************************************************************
 *CX12_PIC_CTR_MODE - Picture Counter Mode Register
 ***************************************************************************/
/* XPT_RAVE :: CX12_PIC_CTR_MODE :: reserved0 [31:31] */
#define BCHP_XPT_RAVE_CX12_PIC_CTR_MODE_reserved0_MASK             0x80000000
#define BCHP_XPT_RAVE_CX12_PIC_CTR_MODE_reserved0_SHIFT            31

/* XPT_RAVE :: CX12_PIC_CTR_MODE :: Valid_PIC_CTR_VALUE [30:28] */
#define BCHP_XPT_RAVE_CX12_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_MASK   0x70000000
#define BCHP_XPT_RAVE_CX12_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_SHIFT  28

/* XPT_RAVE :: CX12_PIC_CTR_MODE :: PIC_CTR_EN [27:27] */
#define BCHP_XPT_RAVE_CX12_PIC_CTR_MODE_PIC_CTR_EN_MASK            0x08000000
#define BCHP_XPT_RAVE_CX12_PIC_CTR_MODE_PIC_CTR_EN_SHIFT           27

/* XPT_RAVE :: CX12_PIC_CTR_MODE :: reserved1 [26:26] */
#define BCHP_XPT_RAVE_CX12_PIC_CTR_MODE_reserved1_MASK             0x04000000
#define BCHP_XPT_RAVE_CX12_PIC_CTR_MODE_reserved1_SHIFT            26

/* XPT_RAVE :: CX12_PIC_CTR_MODE :: PIC_CTR_MODE [25:24] */
#define BCHP_XPT_RAVE_CX12_PIC_CTR_MODE_PIC_CTR_MODE_MASK          0x03000000
#define BCHP_XPT_RAVE_CX12_PIC_CTR_MODE_PIC_CTR_MODE_SHIFT         24

/* XPT_RAVE :: CX12_PIC_CTR_MODE :: SCV0 [23:16] */
#define BCHP_XPT_RAVE_CX12_PIC_CTR_MODE_SCV0_MASK                  0x00ff0000
#define BCHP_XPT_RAVE_CX12_PIC_CTR_MODE_SCV0_SHIFT                 16

/* XPT_RAVE :: CX12_PIC_CTR_MODE :: SCV1 [15:08] */
#define BCHP_XPT_RAVE_CX12_PIC_CTR_MODE_SCV1_MASK                  0x0000ff00
#define BCHP_XPT_RAVE_CX12_PIC_CTR_MODE_SCV1_SHIFT                 8

/* XPT_RAVE :: CX12_PIC_CTR_MODE :: SCV2 [07:00] */
#define BCHP_XPT_RAVE_CX12_PIC_CTR_MODE_SCV2_MASK                  0x000000ff
#define BCHP_XPT_RAVE_CX12_PIC_CTR_MODE_SCV2_SHIFT                 0

/***************************************************************************
 *CX12_REC_TIMER - Record Timer Register
 ***************************************************************************/
/* XPT_RAVE :: CX12_REC_TIMER :: REC_TIMER [31:00] */
#define BCHP_XPT_RAVE_CX12_REC_TIMER_REC_TIMER_MASK                0xffffffff
#define BCHP_XPT_RAVE_CX12_REC_TIMER_REC_TIMER_SHIFT               0

/***************************************************************************
 *CX12_REC_STATE0 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX12_REC_STATE0 :: reserved_for_eco0 [31:18] */
#define BCHP_XPT_RAVE_CX12_REC_STATE0_reserved_for_eco0_MASK       0xfffc0000
#define BCHP_XPT_RAVE_CX12_REC_STATE0_reserved_for_eco0_SHIFT      18

/* XPT_RAVE :: CX12_REC_STATE0 :: REC_INIT_TIME_LO [17:08] */
#define BCHP_XPT_RAVE_CX12_REC_STATE0_REC_INIT_TIME_LO_MASK        0x0003ff00
#define BCHP_XPT_RAVE_CX12_REC_STATE0_REC_INIT_TIME_LO_SHIFT       8

/* XPT_RAVE :: CX12_REC_STATE0 :: reserved_for_eco1 [07:04] */
#define BCHP_XPT_RAVE_CX12_REC_STATE0_reserved_for_eco1_MASK       0x000000f0
#define BCHP_XPT_RAVE_CX12_REC_STATE0_reserved_for_eco1_SHIFT      4

/* XPT_RAVE :: CX12_REC_STATE0 :: LAST_CONV_TIME_STAMP_HI [03:02] */
#define BCHP_XPT_RAVE_CX12_REC_STATE0_LAST_CONV_TIME_STAMP_HI_MASK 0x0000000c
#define BCHP_XPT_RAVE_CX12_REC_STATE0_LAST_CONV_TIME_STAMP_HI_SHIFT 2

/* XPT_RAVE :: CX12_REC_STATE0 :: TS_INITIALIZED [01:01] */
#define BCHP_XPT_RAVE_CX12_REC_STATE0_TS_INITIALIZED_MASK          0x00000002
#define BCHP_XPT_RAVE_CX12_REC_STATE0_TS_INITIALIZED_SHIFT         1

/* XPT_RAVE :: CX12_REC_STATE0 :: REC_INITIALIZED [00:00] */
#define BCHP_XPT_RAVE_CX12_REC_STATE0_REC_INITIALIZED_MASK         0x00000001
#define BCHP_XPT_RAVE_CX12_REC_STATE0_REC_INITIALIZED_SHIFT        0

/***************************************************************************
 *CX12_REC_STATE1 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX12_REC_STATE1 :: REC_INIT_TIME_HI [31:00] */
#define BCHP_XPT_RAVE_CX12_REC_STATE1_REC_INIT_TIME_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX12_REC_STATE1_REC_INIT_TIME_HI_SHIFT       0

/***************************************************************************
 *CX12_REC_STATE2 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX12_REC_STATE2 :: INT_TIME_STAMP [31:00] */
#define BCHP_XPT_RAVE_CX12_REC_STATE2_INT_TIME_STAMP_MASK          0xffffffff
#define BCHP_XPT_RAVE_CX12_REC_STATE2_INT_TIME_STAMP_SHIFT         0

/***************************************************************************
 *CX12_REC_STATE2b - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX12_REC_STATE2b :: LAST_CONV_TIME_STAMP_LO [31:00] */
#define BCHP_XPT_RAVE_CX12_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX12_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_SHIFT 0

/***************************************************************************
 *CX12_REC_STATE3 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX12_REC_STATE3 :: reserved_for_eco0 [31:09] */
#define BCHP_XPT_RAVE_CX12_REC_STATE3_reserved_for_eco0_MASK       0xfffffe00
#define BCHP_XPT_RAVE_CX12_REC_STATE3_reserved_for_eco0_SHIFT      9

/* XPT_RAVE :: CX12_REC_STATE3 :: REC_DSS_PARITY [08:08] */
#define BCHP_XPT_RAVE_CX12_REC_STATE3_REC_DSS_PARITY_MASK          0x00000100
#define BCHP_XPT_RAVE_CX12_REC_STATE3_REC_DSS_PARITY_SHIFT         8

/* XPT_RAVE :: CX12_REC_STATE3 :: REC_COUNT_HI [07:00] */
#define BCHP_XPT_RAVE_CX12_REC_STATE3_REC_COUNT_HI_MASK            0x000000ff
#define BCHP_XPT_RAVE_CX12_REC_STATE3_REC_COUNT_HI_SHIFT           0

/***************************************************************************
 *CX12_REC_COUNT - Record Packet Count Register
 ***************************************************************************/
/* XPT_RAVE :: CX12_REC_COUNT :: REC_COUNT [31:00] */
#define BCHP_XPT_RAVE_CX12_REC_COUNT_REC_COUNT_MASK                0xffffffff
#define BCHP_XPT_RAVE_CX12_REC_COUNT_REC_COUNT_SHIFT               0

/***************************************************************************
 *CX12_PIC_INC_DEC_CTRL - Picture Counter Increment/Decrement/Reset Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX12_PIC_INC_DEC_CTRL :: reserved0 [31:18] */
#define BCHP_XPT_RAVE_CX12_PIC_INC_DEC_CTRL_reserved0_MASK         0xfffc0000
#define BCHP_XPT_RAVE_CX12_PIC_INC_DEC_CTRL_reserved0_SHIFT        18

/* XPT_RAVE :: CX12_PIC_INC_DEC_CTRL :: INC_DEC_MODE [17:16] */
#define BCHP_XPT_RAVE_CX12_PIC_INC_DEC_CTRL_INC_DEC_MODE_MASK      0x00030000
#define BCHP_XPT_RAVE_CX12_PIC_INC_DEC_CTRL_INC_DEC_MODE_SHIFT     16

/* XPT_RAVE :: CX12_PIC_INC_DEC_CTRL :: INC_DEC_VALUE [15:00] */
#define BCHP_XPT_RAVE_CX12_PIC_INC_DEC_CTRL_INC_DEC_VALUE_MASK     0x0000ffff
#define BCHP_XPT_RAVE_CX12_PIC_INC_DEC_CTRL_INC_DEC_VALUE_SHIFT    0

/***************************************************************************
 *CX12_SC - Scrambling Control Monitor Register
 ***************************************************************************/
/* XPT_RAVE :: CX12_SC :: RESERVED_FOR_FW_0 [31:08] */
#define BCHP_XPT_RAVE_CX12_SC_RESERVED_FOR_FW_0_MASK               0xffffff00
#define BCHP_XPT_RAVE_CX12_SC_RESERVED_FOR_FW_0_SHIFT              8

/* XPT_RAVE :: CX12_SC :: SC_ENABLE [07:07] */
#define BCHP_XPT_RAVE_CX12_SC_SC_ENABLE_MASK                       0x00000080
#define BCHP_XPT_RAVE_CX12_SC_SC_ENABLE_SHIFT                      7

/* XPT_RAVE :: CX12_SC :: SC_PUSI_VALID [06:06] */
#define BCHP_XPT_RAVE_CX12_SC_SC_PUSI_VALID_MASK                   0x00000040
#define BCHP_XPT_RAVE_CX12_SC_SC_PUSI_VALID_SHIFT                  6

/* XPT_RAVE :: CX12_SC :: SC_PUSI [05:04] */
#define BCHP_XPT_RAVE_CX12_SC_SC_PUSI_MASK                         0x00000030
#define BCHP_XPT_RAVE_CX12_SC_SC_PUSI_SHIFT                        4

/* XPT_RAVE :: CX12_SC :: SC_OR_MODE [03:03] */
#define BCHP_XPT_RAVE_CX12_SC_SC_OR_MODE_MASK                      0x00000008
#define BCHP_XPT_RAVE_CX12_SC_SC_OR_MODE_SHIFT                     3

/* XPT_RAVE :: CX12_SC :: SC_ALL_VALID [02:02] */
#define BCHP_XPT_RAVE_CX12_SC_SC_ALL_VALID_MASK                    0x00000004
#define BCHP_XPT_RAVE_CX12_SC_SC_ALL_VALID_SHIFT                   2

/* XPT_RAVE :: CX12_SC :: SC_ALL [01:00] */
#define BCHP_XPT_RAVE_CX12_SC_SC_ALL_MASK                          0x00000003
#define BCHP_XPT_RAVE_CX12_SC_SC_ALL_SHIFT                         0

/***************************************************************************
 *CX12_AV_MISC_CONFIG5 - Context Miscellaneous Config 5 Register
 ***************************************************************************/
/* XPT_RAVE :: CX12_AV_MISC_CONFIG5 :: RESERVED_FOR_FW_1 [31:26] */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG5_RESERVED_FOR_FW_1_MASK  0xfc000000
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG5_RESERVED_FOR_FW_1_SHIFT 26

/* XPT_RAVE :: CX12_AV_MISC_CONFIG5 :: ITB_OVFL_INT_STATUS [25:25] */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG5_ITB_OVFL_INT_STATUS_MASK 0x02000000
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG5_ITB_OVFL_INT_STATUS_SHIFT 25

/* XPT_RAVE :: CX12_AV_MISC_CONFIG5 :: CDB_OVFL_INT_STATUS [24:24] */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG5_CDB_OVFL_INT_STATUS_MASK 0x01000000
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG5_CDB_OVFL_INT_STATUS_SHIFT 24

/* XPT_RAVE :: CX12_AV_MISC_CONFIG5 :: ASF_HEADER_LENGTH [23:16] */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG5_ASF_HEADER_LENGTH_MASK  0x00ff0000
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG5_ASF_HEADER_LENGTH_SHIFT 16

/* XPT_RAVE :: CX12_AV_MISC_CONFIG5 :: ASF_ENABLE [15:15] */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG5_ASF_ENABLE_MASK         0x00008000
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG5_ASF_ENABLE_SHIFT        15

/* XPT_RAVE :: CX12_AV_MISC_CONFIG5 :: ASF_AV_MODE [14:14] */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG5_ASF_AV_MODE_MASK        0x00004000
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG5_ASF_AV_MODE_SHIFT       14

/* XPT_RAVE :: CX12_AV_MISC_CONFIG5 :: RESERVED_FOR_FW_2 [13:09] */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG5_RESERVED_FOR_FW_2_MASK  0x00003e00
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG5_RESERVED_FOR_FW_2_SHIFT 9

/* XPT_RAVE :: CX12_AV_MISC_CONFIG5 :: VCT_PID_EN [08:08] */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG5_VCT_PID_EN_MASK         0x00000100
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG5_VCT_PID_EN_SHIFT        8

/* XPT_RAVE :: CX12_AV_MISC_CONFIG5 :: VCT_TABLE_ID [07:00] */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG5_VCT_TABLE_ID_MASK       0x000000ff
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG5_VCT_TABLE_ID_SHIFT      0

/***************************************************************************
 *CX12_RAVE_Reg_1 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX12_RAVE_Reg_1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX12_RAVE_Reg_1_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX12_RAVE_Reg_1_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX12_RAVE_Reg_2 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX12_RAVE_Reg_2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX12_RAVE_Reg_2_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX12_RAVE_Reg_2_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX12_RAVE_Reg_3 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX12_RAVE_Reg_3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX12_RAVE_Reg_3_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX12_RAVE_Reg_3_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX12_ATSOFFSET_CONFIG - Config register for ATS OFFSET feature
 ***************************************************************************/
/* XPT_RAVE :: CX12_ATSOFFSET_CONFIG :: reserved_for_eco0 [31:16] */
#define BCHP_XPT_RAVE_CX12_ATSOFFSET_CONFIG_reserved_for_eco0_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX12_ATSOFFSET_CONFIG_reserved_for_eco0_SHIFT 16

/* XPT_RAVE :: CX12_ATSOFFSET_CONFIG :: LOCAL_ATS_FORMAT [15:15] */
#define BCHP_XPT_RAVE_CX12_ATSOFFSET_CONFIG_LOCAL_ATS_FORMAT_MASK  0x00008000
#define BCHP_XPT_RAVE_CX12_ATSOFFSET_CONFIG_LOCAL_ATS_FORMAT_SHIFT 15

/* XPT_RAVE :: CX12_ATSOFFSET_CONFIG :: LOCAL_ATS_GEN_ENABLE [14:14] */
#define BCHP_XPT_RAVE_CX12_ATSOFFSET_CONFIG_LOCAL_ATS_GEN_ENABLE_MASK 0x00004000
#define BCHP_XPT_RAVE_CX12_ATSOFFSET_CONFIG_LOCAL_ATS_GEN_ENABLE_SHIFT 14

/* XPT_RAVE :: CX12_ATSOFFSET_CONFIG :: SW_ATSOFFSET_ENABLE [13:13] */
#define BCHP_XPT_RAVE_CX12_ATSOFFSET_CONFIG_SW_ATSOFFSET_ENABLE_MASK 0x00002000
#define BCHP_XPT_RAVE_CX12_ATSOFFSET_CONFIG_SW_ATSOFFSET_ENABLE_SHIFT 13

/* XPT_RAVE :: CX12_ATSOFFSET_CONFIG :: PCR_PID_CH_CHANGED [12:12] */
#define BCHP_XPT_RAVE_CX12_ATSOFFSET_CONFIG_PCR_PID_CH_CHANGED_MASK 0x00001000
#define BCHP_XPT_RAVE_CX12_ATSOFFSET_CONFIG_PCR_PID_CH_CHANGED_SHIFT 12

/* XPT_RAVE :: CX12_ATSOFFSET_CONFIG :: ATSOFFSET_ENABLE [11:11] */
#define BCHP_XPT_RAVE_CX12_ATSOFFSET_CONFIG_ATSOFFSET_ENABLE_MASK  0x00000800
#define BCHP_XPT_RAVE_CX12_ATSOFFSET_CONFIG_ATSOFFSET_ENABLE_SHIFT 11

/* XPT_RAVE :: CX12_ATSOFFSET_CONFIG :: PCR_PID_CH [10:00] */
#define BCHP_XPT_RAVE_CX12_ATSOFFSET_CONFIG_PCR_PID_CH_MASK        0x000007ff
#define BCHP_XPT_RAVE_CX12_ATSOFFSET_CONFIG_PCR_PID_CH_SHIFT       0

/***************************************************************************
 *CX12_ATSOFFSET_OFFSET_MAGNITUDE - 32 bit magnitude of the 33 bit signed ATS offset
 ***************************************************************************/
/* XPT_RAVE :: CX12_ATSOFFSET_OFFSET_MAGNITUDE :: ATS_OFFSET_MAGNITUDE [31:00] */
#define BCHP_XPT_RAVE_CX12_ATSOFFSET_OFFSET_MAGNITUDE_ATS_OFFSET_MAGNITUDE_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX12_ATSOFFSET_OFFSET_MAGNITUDE_ATS_OFFSET_MAGNITUDE_SHIFT 0

/***************************************************************************
 *CX12_ATSOFFSET_OFFSET_SIGN_BIT - Sign bit of the 33 bit signed ATS offset
 ***************************************************************************/
/* XPT_RAVE :: CX12_ATSOFFSET_OFFSET_SIGN_BIT :: reserved_for_eco0 [31:01] */
#define BCHP_XPT_RAVE_CX12_ATSOFFSET_OFFSET_SIGN_BIT_reserved_for_eco0_MASK 0xfffffffe
#define BCHP_XPT_RAVE_CX12_ATSOFFSET_OFFSET_SIGN_BIT_reserved_for_eco0_SHIFT 1

/* XPT_RAVE :: CX12_ATSOFFSET_OFFSET_SIGN_BIT :: ATS_OFSET_SIGN [00:00] */
#define BCHP_XPT_RAVE_CX12_ATSOFFSET_OFFSET_SIGN_BIT_ATS_OFSET_SIGN_MASK 0x00000001
#define BCHP_XPT_RAVE_CX12_ATSOFFSET_OFFSET_SIGN_BIT_ATS_OFSET_SIGN_SHIFT 0

/***************************************************************************
 *CX12_ATSOFFSET_PCR - PCR value of the last PCR packet
 ***************************************************************************/
/* XPT_RAVE :: CX12_ATSOFFSET_PCR :: PCR [31:00] */
#define BCHP_XPT_RAVE_CX12_ATSOFFSET_PCR_PCR_MASK                  0xffffffff
#define BCHP_XPT_RAVE_CX12_ATSOFFSET_PCR_PCR_SHIFT                 0

/***************************************************************************
 *CX12_ATSOFFSET_ATS - ATS of the last packet carrying PCR
 ***************************************************************************/
/* XPT_RAVE :: CX12_ATSOFFSET_ATS :: ATS [31:00] */
#define BCHP_XPT_RAVE_CX12_ATSOFFSET_ATS_ATS_MASK                  0xffffffff
#define BCHP_XPT_RAVE_CX12_ATSOFFSET_ATS_ATS_SHIFT                 0

/***************************************************************************
 *CX12_ATSOFFSET_ADJ_ATS - Adjusted ATS of the last packet
 ***************************************************************************/
/* XPT_RAVE :: CX12_ATSOFFSET_ADJ_ATS :: ADJ_ATS [31:00] */
#define BCHP_XPT_RAVE_CX12_ATSOFFSET_ADJ_ATS_ADJ_ATS_MASK          0xffffffff
#define BCHP_XPT_RAVE_CX12_ATSOFFSET_ADJ_ATS_ADJ_ATS_SHIFT         0

/***************************************************************************
 *CX12_ATSOFFSET_NEXT_PKT_ATS - ATS to be used for next packet in Local Timestamp generation mode
 ***************************************************************************/
/* XPT_RAVE :: CX12_ATSOFFSET_NEXT_PKT_ATS :: NEXT_PKT_ATS [31:00] */
#define BCHP_XPT_RAVE_CX12_ATSOFFSET_NEXT_PKT_ATS_NEXT_PKT_ATS_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX12_ATSOFFSET_NEXT_PKT_ATS_NEXT_PKT_ATS_SHIFT 0

/***************************************************************************
 *CX12_ATSOFFSET_PKT2PKT_ATS_DELTA - ATS delta to be used in Local Timestamp generation mode
 ***************************************************************************/
/* XPT_RAVE :: CX12_ATSOFFSET_PKT2PKT_ATS_DELTA :: PKT2PKT_DELTA [31:00] */
#define BCHP_XPT_RAVE_CX12_ATSOFFSET_PKT2PKT_ATS_DELTA_PKT2PKT_DELTA_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX12_ATSOFFSET_PKT2PKT_ATS_DELTA_PKT2PKT_DELTA_SHIFT 0

/***************************************************************************
 *CX12_RAVE_Reg_4 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX12_RAVE_Reg_4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX12_RAVE_Reg_4_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX12_RAVE_Reg_4_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX12_RAVE_Reg_5 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX12_RAVE_Reg_5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX12_RAVE_Reg_5_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX12_RAVE_Reg_5_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX13_AV_CDB_WRITE_PTR - Context CDB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX13_AV_CDB_WRITE_PTR :: CDB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX13_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX13_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_SHIFT    0

/***************************************************************************
 *CX13_AV_CDB_READ_PTR - Context CDB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX13_AV_CDB_READ_PTR :: CDB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX13_AV_CDB_READ_PTR_CDB_READ_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX13_AV_CDB_READ_PTR_CDB_READ_PTR_SHIFT      0

/***************************************************************************
 *CX13_AV_CDB_BASE_PTR - Context CDB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX13_AV_CDB_BASE_PTR :: CDB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX13_AV_CDB_BASE_PTR_CDB_BASE_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX13_AV_CDB_BASE_PTR_CDB_BASE_PTR_SHIFT      0

/***************************************************************************
 *CX13_AV_CDB_END_PTR - Context CDB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX13_AV_CDB_END_PTR :: CDB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX13_AV_CDB_END_PTR_CDB_END_PTR_MASK         0xffffffff
#define BCHP_XPT_RAVE_CX13_AV_CDB_END_PTR_CDB_END_PTR_SHIFT        0

/***************************************************************************
 *CX13_AV_CDB_VALID_PTR - Context CDB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX13_AV_CDB_VALID_PTR :: CDB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX13_AV_CDB_VALID_PTR_CDB_VALID_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX13_AV_CDB_VALID_PTR_CDB_VALID_PTR_SHIFT    0

/***************************************************************************
 *CX13_AV_CDB_WRAPAROUND_PTR - Context CDB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX13_AV_CDB_WRAPAROUND_PTR :: CDB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX13_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX13_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX13_AV_CDB_THRESHOLD_LEVEL - Context CDB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX13_AV_CDB_THRESHOLD_LEVEL :: CDB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX13_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX13_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX13_AV_CDB_THRESHOLD_LEVEL :: CDB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX13_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX13_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX13_AV_CDB_DEPTH - Context CDB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX13_AV_CDB_DEPTH :: CDB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX13_AV_CDB_DEPTH_CDB_WRAPAROUND_MASK        0x80000000
#define BCHP_XPT_RAVE_CX13_AV_CDB_DEPTH_CDB_WRAPAROUND_SHIFT       31

/* XPT_RAVE :: CX13_AV_CDB_DEPTH :: CDB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX13_AV_CDB_DEPTH_CDB_OVERFLOW_MASK          0x40000000
#define BCHP_XPT_RAVE_CX13_AV_CDB_DEPTH_CDB_OVERFLOW_SHIFT         30

/* XPT_RAVE :: CX13_AV_CDB_DEPTH :: CDB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX13_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_MASK   0x30000000
#define BCHP_XPT_RAVE_CX13_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_SHIFT  28

/* XPT_RAVE :: CX13_AV_CDB_DEPTH :: CDB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX13_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_MASK      0x0fffffff
#define BCHP_XPT_RAVE_CX13_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_SHIFT     0

/***************************************************************************
 *CX13_AV_THRESHOLDS - Context Thresholds
 ***************************************************************************/
/* XPT_RAVE :: CX13_AV_THRESHOLDS :: CONTEXT_OVERFLOW_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX13_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX13_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX13_AV_THRESHOLDS :: CONTEXT_WRAPAROUND_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX13_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX13_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX13_AV_ITB_WRITE_PTR - Context ITB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX13_AV_ITB_WRITE_PTR :: ITB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX13_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX13_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_SHIFT    0

/***************************************************************************
 *CX13_AV_ITB_READ_PTR - Context ITB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX13_AV_ITB_READ_PTR :: ITB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX13_AV_ITB_READ_PTR_ITB_READ_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX13_AV_ITB_READ_PTR_ITB_READ_PTR_SHIFT      0

/***************************************************************************
 *CX13_AV_ITB_BASE_PTR - Context ITB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX13_AV_ITB_BASE_PTR :: ITB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX13_AV_ITB_BASE_PTR_ITB_BASE_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX13_AV_ITB_BASE_PTR_ITB_BASE_PTR_SHIFT      0

/***************************************************************************
 *CX13_AV_ITB_END_PTR - Context ITB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX13_AV_ITB_END_PTR :: ITB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX13_AV_ITB_END_PTR_ITB_END_PTR_MASK         0xffffffff
#define BCHP_XPT_RAVE_CX13_AV_ITB_END_PTR_ITB_END_PTR_SHIFT        0

/***************************************************************************
 *CX13_AV_ITB_VALID_PTR - Context ITB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX13_AV_ITB_VALID_PTR :: ITB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX13_AV_ITB_VALID_PTR_ITB_VALID_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX13_AV_ITB_VALID_PTR_ITB_VALID_PTR_SHIFT    0

/***************************************************************************
 *CX13_AV_ITB_WRAPAROUND_PTR - Context ITB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX13_AV_ITB_WRAPAROUND_PTR :: ITB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX13_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX13_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX13_AV_ITB_THRESHOLD_LEVEL - Context ITB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX13_AV_ITB_THRESHOLD_LEVEL :: ITB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX13_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX13_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX13_AV_ITB_THRESHOLD_LEVEL :: ITB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX13_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX13_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX13_AV_ITB_DEPTH - Context ITB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX13_AV_ITB_DEPTH :: ITB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX13_AV_ITB_DEPTH_ITB_WRAPAROUND_MASK        0x80000000
#define BCHP_XPT_RAVE_CX13_AV_ITB_DEPTH_ITB_WRAPAROUND_SHIFT       31

/* XPT_RAVE :: CX13_AV_ITB_DEPTH :: ITB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX13_AV_ITB_DEPTH_ITB_OVERFLOW_MASK          0x40000000
#define BCHP_XPT_RAVE_CX13_AV_ITB_DEPTH_ITB_OVERFLOW_SHIFT         30

/* XPT_RAVE :: CX13_AV_ITB_DEPTH :: ITB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX13_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_MASK   0x30000000
#define BCHP_XPT_RAVE_CX13_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_SHIFT  28

/* XPT_RAVE :: CX13_AV_ITB_DEPTH :: ITB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX13_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_MASK      0x0fffffff
#define BCHP_XPT_RAVE_CX13_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_SHIFT     0

/***************************************************************************
 *CX13_REC_MISC_CONFIG - Miscellaneous Config
 ***************************************************************************/
/* XPT_RAVE :: CX13_REC_MISC_CONFIG :: reserved_for_eco0 [31:18] */
#define BCHP_XPT_RAVE_CX13_REC_MISC_CONFIG_reserved_for_eco0_MASK  0xfffc0000
#define BCHP_XPT_RAVE_CX13_REC_MISC_CONFIG_reserved_for_eco0_SHIFT 18

/* XPT_RAVE :: CX13_REC_MISC_CONFIG :: EMM_EN [17:17] */
#define BCHP_XPT_RAVE_CX13_REC_MISC_CONFIG_EMM_EN_MASK             0x00020000
#define BCHP_XPT_RAVE_CX13_REC_MISC_CONFIG_EMM_EN_SHIFT            17

/* XPT_RAVE :: CX13_REC_MISC_CONFIG :: IGNORE_CLEAR_SC_EVENT [16:16] */
#define BCHP_XPT_RAVE_CX13_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_MASK 0x00010000
#define BCHP_XPT_RAVE_CX13_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_SHIFT 16

/* XPT_RAVE :: CX13_REC_MISC_CONFIG :: SC_DETECT_FOR_ALL [15:15] */
#define BCHP_XPT_RAVE_CX13_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_MASK  0x00008000
#define BCHP_XPT_RAVE_CX13_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_SHIFT 15

/* XPT_RAVE :: CX13_REC_MISC_CONFIG :: REC_AVN [14:14] */
#define BCHP_XPT_RAVE_CX13_REC_MISC_CONFIG_REC_AVN_MASK            0x00004000
#define BCHP_XPT_RAVE_CX13_REC_MISC_CONFIG_REC_AVN_SHIFT           14

/* XPT_RAVE :: CX13_REC_MISC_CONFIG :: TPIT_ENABLE [13:13] */
#define BCHP_XPT_RAVE_CX13_REC_MISC_CONFIG_TPIT_ENABLE_MASK        0x00002000
#define BCHP_XPT_RAVE_CX13_REC_MISC_CONFIG_TPIT_ENABLE_SHIFT       13

/* XPT_RAVE :: CX13_REC_MISC_CONFIG :: TPIT_CHANNEL [12:08] */
#define BCHP_XPT_RAVE_CX13_REC_MISC_CONFIG_TPIT_CHANNEL_MASK       0x00001f00
#define BCHP_XPT_RAVE_CX13_REC_MISC_CONFIG_TPIT_CHANNEL_SHIFT      8

/* XPT_RAVE :: CX13_REC_MISC_CONFIG :: reserved_for_eco1 [07:02] */
#define BCHP_XPT_RAVE_CX13_REC_MISC_CONFIG_reserved_for_eco1_MASK  0x000000fc
#define BCHP_XPT_RAVE_CX13_REC_MISC_CONFIG_reserved_for_eco1_SHIFT 2

/* XPT_RAVE :: CX13_REC_MISC_CONFIG :: SCD_MAP_MODE [01:00] */
#define BCHP_XPT_RAVE_CX13_REC_MISC_CONFIG_SCD_MAP_MODE_MASK       0x00000003
#define BCHP_XPT_RAVE_CX13_REC_MISC_CONFIG_SCD_MAP_MODE_SHIFT      0

/***************************************************************************
 *CX13_REC_SCD_PIDS_A - Context SCD map PIDS A
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX13_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX13_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_A [30:30] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_MASK 0x40000000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_SHIFT 30

/* XPT_RAVE :: CX13_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: SCD_NUMA [29:24] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_NUMA_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_NUMA_SHIFT 24

/* XPT_RAVE :: CX13_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX13_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: PID_CHA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_PID_CHA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_PID_CHA_VALID_SHIFT 15

/* XPT_RAVE :: CX13_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX13_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: SCD_PID_CHA [12:00] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PID_CHA_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PID_CHA_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX13_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX13_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_A [30:30] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_MASK 0x40000000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_SHIFT 30

/* XPT_RAVE :: CX13_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: SCD_NUMA [29:24] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_NUMA_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_NUMA_SHIFT 24

/* XPT_RAVE :: CX13_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX13_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: PIDA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_PIDA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_PIDA_VALID_SHIFT 15

/* XPT_RAVE :: CX13_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX13_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: SCD_PIDA [12:00] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PIDA_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PIDA_SHIFT 0

/***************************************************************************
 *CX13_REC_SCD_PIDS_B - Context SCD map PIDS B
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX13_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX13_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_B [30:30] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_MASK 0x40000000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_SHIFT 30

/* XPT_RAVE :: CX13_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: SCD_NUMB [29:24] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_NUMB_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_NUMB_SHIFT 24

/* XPT_RAVE :: CX13_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX13_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: PID_CHB_VALID [15:15] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_PID_CHB_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_PID_CHB_VALID_SHIFT 15

/* XPT_RAVE :: CX13_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX13_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: SCD_PID_CHB [12:00] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PID_CHB_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PID_CHB_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX13_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX13_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_B [30:30] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_B_MASK 0x40000000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_B_SHIFT 30

/* XPT_RAVE :: CX13_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: SCD_NUMB [29:24] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_NUMB_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_NUMB_SHIFT 24

/* XPT_RAVE :: CX13_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX13_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: PIDB_VALID [15:15] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_PIDB_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_PIDB_VALID_SHIFT 15

/* XPT_RAVE :: CX13_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX13_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: SCD_PIDB [12:00] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PIDB_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PIDB_SHIFT 0

/***************************************************************************
 *CX13_REC_SCD_PIDS_C - Context SCD map PIDS C
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX13_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX13_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_C [30:30] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_MASK 0x40000000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_SHIFT 30

/* XPT_RAVE :: CX13_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: SCD_NUMC [29:24] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_NUMC_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_NUMC_SHIFT 24

/* XPT_RAVE :: CX13_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX13_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: PID_CHC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_PID_CHC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_PID_CHC_VALID_SHIFT 15

/* XPT_RAVE :: CX13_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX13_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: SCD_PID_CHC [12:00] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PID_CHC_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PID_CHC_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX13_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX13_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_C [30:30] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_MASK 0x40000000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_SHIFT 30

/* XPT_RAVE :: CX13_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: SCD_NUMC [29:24] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_NUMC_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_NUMC_SHIFT 24

/* XPT_RAVE :: CX13_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX13_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: PIDC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_PIDC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_PIDC_VALID_SHIFT 15

/* XPT_RAVE :: CX13_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX13_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: SCD_PIDC [12:00] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PIDC_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PIDC_SHIFT 0

/***************************************************************************
 *CX13_REC_SCD_PIDS_D - Context SCD map PIDS D
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX13_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX13_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_D [30:30] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_MASK 0x40000000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_SHIFT 30

/* XPT_RAVE :: CX13_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: SCD_NUMD [29:24] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_NUMD_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_NUMD_SHIFT 24

/* XPT_RAVE :: CX13_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX13_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: PID_CHD_VALID [15:15] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_PID_CHD_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_PID_CHD_VALID_SHIFT 15

/* XPT_RAVE :: CX13_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX13_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: SCD_PID_CHD [12:00] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PID_CHD_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PID_CHD_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX13_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX13_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_D [30:30] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_D_MASK 0x40000000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_D_SHIFT 30

/* XPT_RAVE :: CX13_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: SCD_NUMD [29:24] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_NUMD_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_NUMD_SHIFT 24

/* XPT_RAVE :: CX13_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX13_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: PIDD_VALID [15:15] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_PIDD_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_PIDD_VALID_SHIFT 15

/* XPT_RAVE :: CX13_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX13_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: SCD_PIDD [12:00] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PIDD_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PIDD_SHIFT 0

/***************************************************************************
 *CX13_REC_SCD_PIDS_E - Context SCD map PIDS E
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX13_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX13_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_E [30:30] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_MASK 0x40000000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_SHIFT 30

/* XPT_RAVE :: CX13_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: SCD_NUME [29:24] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_NUME_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_NUME_SHIFT 24

/* XPT_RAVE :: CX13_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX13_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: PID_CHE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_PID_CHE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_PID_CHE_VALID_SHIFT 15

/* XPT_RAVE :: CX13_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX13_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: SCD_PID_CHE [12:00] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PID_CHE_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PID_CHE_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX13_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX13_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_E [30:30] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_MASK 0x40000000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_SHIFT 30

/* XPT_RAVE :: CX13_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: SCD_NUME [29:24] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_NUME_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_NUME_SHIFT 24

/* XPT_RAVE :: CX13_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX13_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: PIDE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_PIDE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_PIDE_VALID_SHIFT 15

/* XPT_RAVE :: CX13_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX13_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: SCD_PIDE [12:00] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PIDE_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PIDE_SHIFT 0

/***************************************************************************
 *CX13_REC_SCD_PIDS_F - Context SCD map PIDS F
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX13_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX13_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_F [30:30] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_MASK 0x40000000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_SHIFT 30

/* XPT_RAVE :: CX13_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: SCD_NUMF [29:24] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_NUMF_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_NUMF_SHIFT 24

/* XPT_RAVE :: CX13_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX13_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: PID_CHF_VALID [15:15] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_PID_CHF_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_PID_CHF_VALID_SHIFT 15

/* XPT_RAVE :: CX13_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX13_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: SCD_PID_CHF [12:00] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PID_CHF_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PID_CHF_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX13_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX13_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_F [30:30] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_F_MASK 0x40000000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_F_SHIFT 30

/* XPT_RAVE :: CX13_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: SCD_NUMF [29:24] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_NUMF_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_NUMF_SHIFT 24

/* XPT_RAVE :: CX13_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX13_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: PIDF_VALID [15:15] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_PIDF_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_PIDF_VALID_SHIFT 15

/* XPT_RAVE :: CX13_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX13_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: SCD_PIDF [12:00] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PIDF_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PIDF_SHIFT 0

/***************************************************************************
 *CX13_REC_SCD_PIDS_G - Context SCD map PIDS G
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX13_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX13_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_G [30:30] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_MASK 0x40000000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_SHIFT 30

/* XPT_RAVE :: CX13_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: SCD_NUMG [29:24] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_NUMG_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_NUMG_SHIFT 24

/* XPT_RAVE :: CX13_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX13_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: PID_CHG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_PID_CHG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_PID_CHG_VALID_SHIFT 15

/* XPT_RAVE :: CX13_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX13_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: SCD_PID_CHG [12:00] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PID_CHG_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PID_CHG_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX13_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX13_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_G [30:30] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_MASK 0x40000000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_SHIFT 30

/* XPT_RAVE :: CX13_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: SCD_NUMG [29:24] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_NUMG_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_NUMG_SHIFT 24

/* XPT_RAVE :: CX13_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX13_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: PIDG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_PIDG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_PIDG_VALID_SHIFT 15

/* XPT_RAVE :: CX13_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX13_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: SCD_PIDG [12:00] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PIDG_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PIDG_SHIFT 0

/***************************************************************************
 *CX13_REC_SCD_PIDS_H - Context SCD map PIDS H
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX13_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX13_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_H [30:30] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_MASK 0x40000000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_SHIFT 30

/* XPT_RAVE :: CX13_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: SCD_NUMH [29:24] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_NUMH_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_NUMH_SHIFT 24

/* XPT_RAVE :: CX13_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX13_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: PID_CHH_VALID [15:15] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_PID_CHH_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_PID_CHH_VALID_SHIFT 15

/* XPT_RAVE :: CX13_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX13_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: SCD_PID_CHH [12:00] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PID_CHH_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PID_CHH_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX13_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX13_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_H [30:30] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_H_MASK 0x40000000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_H_SHIFT 30

/* XPT_RAVE :: CX13_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: SCD_NUMH [29:24] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_NUMH_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_NUMH_SHIFT 24

/* XPT_RAVE :: CX13_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX13_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: PIDH_VALID [15:15] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_PIDH_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_PIDH_VALID_SHIFT 15

/* XPT_RAVE :: CX13_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX13_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: SCD_PIDH [12:00] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PIDH_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PIDH_SHIFT 0

/***************************************************************************
 *CX13_AV_MISC_CONFIG1 - Context Miscellaneous Config 1 Register
 ***************************************************************************/
/* XPT_RAVE :: CX13_AV_MISC_CONFIG1 :: BAND_HOLD_EN [31:31] */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG1_BAND_HOLD_EN_MASK       0x80000000
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG1_BAND_HOLD_EN_SHIFT      31

/* XPT_RAVE :: CX13_AV_MISC_CONFIG1 :: EMU_PREV_BYTE_REMOVE [30:30] */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_MASK 0x40000000
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_SHIFT 30

/* XPT_RAVE :: CX13_AV_MISC_CONFIG1 :: SHIFT_PTS [29:29] */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG1_SHIFT_PTS_MASK          0x20000000
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG1_SHIFT_PTS_SHIFT         29

/* XPT_RAVE :: CX13_AV_MISC_CONFIG1 :: CONVERT_PTS [28:28] */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG1_CONVERT_PTS_MASK        0x10000000
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG1_CONVERT_PTS_SHIFT       28

/* XPT_RAVE :: CX13_AV_MISC_CONFIG1 :: PES_SYNC_MODE [27:26] */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG1_PES_SYNC_MODE_MASK      0x0c000000
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG1_PES_SYNC_MODE_SHIFT     26

/* XPT_RAVE :: CX13_AV_MISC_CONFIG1 :: PES_TYPE_MODE [25:24] */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG1_PES_TYPE_MODE_MASK      0x03000000
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG1_PES_TYPE_MODE_SHIFT     24

/* XPT_RAVE :: CX13_AV_MISC_CONFIG1 :: EMU_PREV_MODE [23:23] */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG1_EMU_PREV_MODE_MASK      0x00800000
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG1_EMU_PREV_MODE_SHIFT     23

/* XPT_RAVE :: CX13_AV_MISC_CONFIG1 :: OUTPUT_FORMAT [22:21] */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG1_OUTPUT_FORMAT_MASK      0x00600000
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG1_OUTPUT_FORMAT_SHIFT     21

/* XPT_RAVE :: CX13_AV_MISC_CONFIG1 :: CONTEXT_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG1_CONTEXT_ENABLE_MASK     0x00100000
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG1_CONTEXT_ENABLE_SHIFT    20

/* XPT_RAVE :: CX13_AV_MISC_CONFIG1 :: INPUT_ES_FORMAT [19:16] */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG1_INPUT_ES_FORMAT_MASK    0x000f0000
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG1_INPUT_ES_FORMAT_SHIFT   16

/* XPT_RAVE :: CX13_AV_MISC_CONFIG1 :: STREAM_ID_HI [15:08] */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG1_STREAM_ID_HI_MASK       0x0000ff00
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG1_STREAM_ID_HI_SHIFT      8

/* XPT_RAVE :: CX13_AV_MISC_CONFIG1 :: STREAM_ID_LO [07:00] */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG1_STREAM_ID_LO_MASK       0x000000ff
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG1_STREAM_ID_LO_SHIFT      0

/***************************************************************************
 *CX13_AV_MISC_CONFIG2 - Context Miscellaneous Config 2 Register
 ***************************************************************************/
/* XPT_RAVE :: CX13_AV_MISC_CONFIG2 :: DISABLE_BEFORE_PES [31:31] */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_MASK 0x80000000
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_SHIFT 31

/* XPT_RAVE :: CX13_AV_MISC_CONFIG2 :: reserved_for_eco0 [30:22] */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG2_reserved_for_eco0_MASK  0x7fc00000
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG2_reserved_for_eco0_SHIFT 22

/* XPT_RAVE :: CX13_AV_MISC_CONFIG2 :: ITB_ENDIAN_CTRL [21:21] */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_MASK    0x00200000
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_SHIFT   21

/* XPT_RAVE :: CX13_AV_MISC_CONFIG2 :: CDB_ENDIAN_CTRL [20:20] */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_MASK    0x00100000
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_SHIFT   20

/* XPT_RAVE :: CX13_AV_MISC_CONFIG2 :: reserved_for_eco1 [19:12] */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG2_reserved_for_eco1_MASK  0x000ff000
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG2_reserved_for_eco1_SHIFT 12

/* XPT_RAVE :: CX13_AV_MISC_CONFIG2 :: IP_MODE_EN [11:11] */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG2_IP_MODE_EN_MASK         0x00000800
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG2_IP_MODE_EN_SHIFT        11

/* XPT_RAVE :: CX13_AV_MISC_CONFIG2 :: CONTEXT_DMEM_BASE [10:00] */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_MASK  0x000007ff
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *CX13_AV_MISC_CONFIG3 - Context Miscellaneous Config 3 Register
 ***************************************************************************/
/* XPT_RAVE :: CX13_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_HI [31:24] */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_SHIFT 24

/* XPT_RAVE :: CX13_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_LO [23:16] */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_SHIFT 16

/* XPT_RAVE :: CX13_AV_MISC_CONFIG3 :: PCR_RTS_EN [15:15] */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG3_PCR_RTS_EN_MASK         0x00008000
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG3_PCR_RTS_EN_SHIFT        15

/* XPT_RAVE :: CX13_AV_MISC_CONFIG3 :: DISABLE_PRV_HDR_DMEM [14:14] */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_MASK 0x00004000
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_SHIFT 14

/* XPT_RAVE :: CX13_AV_MISC_CONFIG3 :: ENABLE_BPP_SEARCH [13:13] */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_MASK  0x00002000
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_SHIFT 13

/* XPT_RAVE :: CX13_AV_MISC_CONFIG3 :: CHK_PACK_HDR_IN_AF [12:12] */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_MASK 0x00001000
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_SHIFT 12

/* XPT_RAVE :: CX13_AV_MISC_CONFIG3 :: CP_PERM_CHANGE_DETECT [11:11] */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_MASK 0x00000800
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_SHIFT 11

/* XPT_RAVE :: CX13_AV_MISC_CONFIG3 :: PES_EXT_SEARCH_MODE [10:09] */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_MASK 0x00000600
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_SHIFT 9

/* XPT_RAVE :: CX13_AV_MISC_CONFIG3 :: CDB_ITB_DEPTH_MODE [08:08] */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_MASK 0x00000100
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_SHIFT 8

/* XPT_RAVE :: CX13_AV_MISC_CONFIG3 :: DISABLE_PKT_ERRORS [07:07] */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_MASK 0x00000080
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_SHIFT 7

/* XPT_RAVE :: CX13_AV_MISC_CONFIG3 :: DISABLE_CC_CHECK [06:06] */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG3_DISABLE_CC_CHECK_MASK   0x00000040
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG3_DISABLE_CC_CHECK_SHIFT  6

/* XPT_RAVE :: CX13_AV_MISC_CONFIG3 :: MAX_COMPARE_PATTERNS [05:00] */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_MASK 0x0000003f
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_SHIFT 0

/***************************************************************************
 *CX13_AV_INTERRUPT_ENABLES - Context Interrupt Enables
 ***************************************************************************/
/* XPT_RAVE :: CX13_AV_INTERRUPT_ENABLES :: reserved0 [31:12] */
#define BCHP_XPT_RAVE_CX13_AV_INTERRUPT_ENABLES_reserved0_MASK     0xfffff000
#define BCHP_XPT_RAVE_CX13_AV_INTERRUPT_ENABLES_reserved0_SHIFT    12

/* XPT_RAVE :: CX13_AV_INTERRUPT_ENABLES :: ITB_UPPER_THRESH_INT_EN [11:11] */
#define BCHP_XPT_RAVE_CX13_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_MASK 0x00000800
#define BCHP_XPT_RAVE_CX13_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_SHIFT 11

/* XPT_RAVE :: CX13_AV_INTERRUPT_ENABLES :: ITB_LOWER_THRESH_INT_EN [10:10] */
#define BCHP_XPT_RAVE_CX13_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_MASK 0x00000400
#define BCHP_XPT_RAVE_CX13_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_SHIFT 10

/* XPT_RAVE :: CX13_AV_INTERRUPT_ENABLES :: CDB_UPPER_THRESH_INT_EN [09:09] */
#define BCHP_XPT_RAVE_CX13_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_MASK 0x00000200
#define BCHP_XPT_RAVE_CX13_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_SHIFT 9

/* XPT_RAVE :: CX13_AV_INTERRUPT_ENABLES :: CDB_LOWER_THRESH_INT_EN [08:08] */
#define BCHP_XPT_RAVE_CX13_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_MASK 0x00000100
#define BCHP_XPT_RAVE_CX13_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_SHIFT 8

/* XPT_RAVE :: CX13_AV_INTERRUPT_ENABLES :: LAST_CMD_INT_EN [07:07] */
#define BCHP_XPT_RAVE_CX13_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_MASK 0x00000080
#define BCHP_XPT_RAVE_CX13_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_SHIFT 7

/* XPT_RAVE :: CX13_AV_INTERRUPT_ENABLES :: SPLICE_INT_EN [06:06] */
#define BCHP_XPT_RAVE_CX13_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_MASK 0x00000040
#define BCHP_XPT_RAVE_CX13_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_SHIFT 6

/* XPT_RAVE :: CX13_AV_INTERRUPT_ENABLES :: ITB_OVERFLOW_INT_EN [05:05] */
#define BCHP_XPT_RAVE_CX13_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_MASK 0x00000020
#define BCHP_XPT_RAVE_CX13_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_SHIFT 5

/* XPT_RAVE :: CX13_AV_INTERRUPT_ENABLES :: CDB_OVERFLOW_INT_EN [04:04] */
#define BCHP_XPT_RAVE_CX13_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_MASK 0x00000010
#define BCHP_XPT_RAVE_CX13_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_SHIFT 4

/* XPT_RAVE :: CX13_AV_INTERRUPT_ENABLES :: CC_ERROR_INT_EN [03:03] */
#define BCHP_XPT_RAVE_CX13_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_MASK 0x00000008
#define BCHP_XPT_RAVE_CX13_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_SHIFT 3

/* XPT_RAVE :: CX13_AV_INTERRUPT_ENABLES :: TEI_ERROR_INT_EN [02:02] */
#define BCHP_XPT_RAVE_CX13_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_MASK 0x00000004
#define BCHP_XPT_RAVE_CX13_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_SHIFT 2

/* XPT_RAVE :: CX13_AV_INTERRUPT_ENABLES :: PUSI_ERROR_INT_EN [01:01] */
#define BCHP_XPT_RAVE_CX13_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_MASK 0x00000002
#define BCHP_XPT_RAVE_CX13_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_SHIFT 1

/* XPT_RAVE :: CX13_AV_INTERRUPT_ENABLES :: EMU_ERROR_INT_EN [00:00] */
#define BCHP_XPT_RAVE_CX13_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_MASK 0x00000001
#define BCHP_XPT_RAVE_CX13_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_SHIFT 0

/***************************************************************************
 *CX13_AV_COMP1_CONTROL - Context Comparator 1 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX13_AV_COMP1_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX13_AV_COMP1_CONTROL_reserved_for_eco0_MASK 0xf8000000
#define BCHP_XPT_RAVE_CX13_AV_COMP1_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX13_AV_COMP1_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX13_AV_COMP1_CONTROL_ALIGNMENT_EN_MASK      0x04000000
#define BCHP_XPT_RAVE_CX13_AV_COMP1_CONTROL_ALIGNMENT_EN_SHIFT     26

/* XPT_RAVE :: CX13_AV_COMP1_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX13_AV_COMP1_CONTROL_COMPARE_ES_DATA_MASK   0x02000000
#define BCHP_XPT_RAVE_CX13_AV_COMP1_CONTROL_COMPARE_ES_DATA_SHIFT  25

/* XPT_RAVE :: CX13_AV_COMP1_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX13_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX13_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX13_AV_COMP1_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX13_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX13_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX13_AV_COMP1_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX13_AV_COMP1_CONTROL_COMPARE_ALL_DATA_MASK  0x00400000
#define BCHP_XPT_RAVE_CX13_AV_COMP1_CONTROL_COMPARE_ALL_DATA_SHIFT 22

/* XPT_RAVE :: CX13_AV_COMP1_CONTROL :: CASCADE_ENABLE [21:21] */
#define BCHP_XPT_RAVE_CX13_AV_COMP1_CONTROL_CASCADE_ENABLE_MASK    0x00200000
#define BCHP_XPT_RAVE_CX13_AV_COMP1_CONTROL_CASCADE_ENABLE_SHIFT   21

/* XPT_RAVE :: CX13_AV_COMP1_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX13_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_MASK 0x00100000
#define BCHP_XPT_RAVE_CX13_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX13_AV_COMP1_CONTROL :: NUM_COMPARE_BYTES [19:17] */
#define BCHP_XPT_RAVE_CX13_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_MASK 0x000e0000
#define BCHP_XPT_RAVE_CX13_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX13_AV_COMP1_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX13_AV_COMP1_CONTROL_REPEAT_BYTE_MASK       0x0001e000
#define BCHP_XPT_RAVE_CX13_AV_COMP1_CONTROL_REPEAT_BYTE_SHIFT      13

/* XPT_RAVE :: CX13_AV_COMP1_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX13_AV_COMP1_CONTROL_COMP_ENABLE_MASK       0x00001000
#define BCHP_XPT_RAVE_CX13_AV_COMP1_CONTROL_COMP_ENABLE_SHIFT      12

/* XPT_RAVE :: CX13_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX13_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX13_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX13_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX13_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX13_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX13_AV_COMP1_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX13_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX13_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX13_AV_COMP1_COMPARE_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX13_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX13_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX13_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX13_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX13_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX13_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX13_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX13_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX13_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX13_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX13_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX13_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX13_AV_COMP1_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX13_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX13_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX13_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX13_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX13_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX13_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX13_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX13_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX13_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX13_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX13_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX13_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX13_AV_COMP1_FILTER_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX13_AV_COMP1_FILTER_VAL :: Exclusion_Value_D :: COMP1_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX13_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX13_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX13_AV_COMP1_FILTER_VAL :: Inclusion_Range_D :: COMP1_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX13_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX13_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX13_AV_COMP1_FILTER_VAL :: Exclusion_Value_C :: COMP1_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX13_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX13_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX13_AV_COMP1_FILTER_VAL :: Inclusion_Range_C :: COMP1_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX13_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX13_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX13_AV_COMP1_FILTER_VAL :: Exclusion_Value_B :: COMP1_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX13_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX13_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX13_AV_COMP1_FILTER_VAL :: Inclusion_Range_B :: COMP1_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX13_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX13_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX13_AV_COMP1_FILTER_VAL :: Exclusion_Value_A :: COMP1_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX13_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX13_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX13_AV_COMP1_FILTER_VAL :: Inclusion_Range_A :: COMP1_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX13_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX13_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX13_AV_COMP1_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX13_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP1_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX13_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX13_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX13_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP1_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX13_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX13_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX13_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP1_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX13_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX13_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX13_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP1_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX13_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX13_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX13_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP1_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX13_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX13_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX13_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP1_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX13_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX13_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX13_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP1_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX13_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX13_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX13_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP1_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX13_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX13_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX13_AV_COMP2_CONTROL - Context Comparator 2 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX13_AV_COMP2_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX13_AV_COMP2_CONTROL_reserved_for_eco0_MASK 0xf8000000
#define BCHP_XPT_RAVE_CX13_AV_COMP2_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX13_AV_COMP2_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX13_AV_COMP2_CONTROL_ALIGNMENT_EN_MASK      0x04000000
#define BCHP_XPT_RAVE_CX13_AV_COMP2_CONTROL_ALIGNMENT_EN_SHIFT     26

/* XPT_RAVE :: CX13_AV_COMP2_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX13_AV_COMP2_CONTROL_COMPARE_ES_DATA_MASK   0x02000000
#define BCHP_XPT_RAVE_CX13_AV_COMP2_CONTROL_COMPARE_ES_DATA_SHIFT  25

/* XPT_RAVE :: CX13_AV_COMP2_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX13_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX13_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX13_AV_COMP2_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX13_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX13_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX13_AV_COMP2_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX13_AV_COMP2_CONTROL_COMPARE_ALL_DATA_MASK  0x00400000
#define BCHP_XPT_RAVE_CX13_AV_COMP2_CONTROL_COMPARE_ALL_DATA_SHIFT 22

/* XPT_RAVE :: CX13_AV_COMP2_CONTROL :: reserved_for_eco1 [21:21] */
#define BCHP_XPT_RAVE_CX13_AV_COMP2_CONTROL_reserved_for_eco1_MASK 0x00200000
#define BCHP_XPT_RAVE_CX13_AV_COMP2_CONTROL_reserved_for_eco1_SHIFT 21

/* XPT_RAVE :: CX13_AV_COMP2_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX13_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_MASK 0x00100000
#define BCHP_XPT_RAVE_CX13_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX13_AV_COMP2_CONTROL :: reserved_for_eco2 [19:19] */
#define BCHP_XPT_RAVE_CX13_AV_COMP2_CONTROL_reserved_for_eco2_MASK 0x00080000
#define BCHP_XPT_RAVE_CX13_AV_COMP2_CONTROL_reserved_for_eco2_SHIFT 19

/* XPT_RAVE :: CX13_AV_COMP2_CONTROL :: NUM_COMPARE_BYTES [18:17] */
#define BCHP_XPT_RAVE_CX13_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_MASK 0x00060000
#define BCHP_XPT_RAVE_CX13_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX13_AV_COMP2_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX13_AV_COMP2_CONTROL_REPEAT_BYTE_MASK       0x0001e000
#define BCHP_XPT_RAVE_CX13_AV_COMP2_CONTROL_REPEAT_BYTE_SHIFT      13

/* XPT_RAVE :: CX13_AV_COMP2_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX13_AV_COMP2_CONTROL_COMP_ENABLE_MASK       0x00001000
#define BCHP_XPT_RAVE_CX13_AV_COMP2_CONTROL_COMP_ENABLE_SHIFT      12

/* XPT_RAVE :: CX13_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX13_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX13_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX13_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX13_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX13_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX13_AV_COMP2_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX13_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX13_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX13_AV_COMP2_COMPARE_VAL - Context Comparator 2 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX13_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX13_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX13_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX13_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX13_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX13_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX13_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX13_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX13_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX13_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX13_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX13_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX13_AV_COMP2_MASK_VAL - Context Comparator 2 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX13_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX13_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX13_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX13_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX13_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX13_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX13_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX13_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX13_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX13_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX13_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX13_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX13_AV_COMP2_FILTER_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX13_AV_COMP2_FILTER_VAL :: Exclusion_Value_D :: COMP2_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX13_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX13_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX13_AV_COMP2_FILTER_VAL :: Inclusion_Range_D :: COMP2_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX13_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX13_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX13_AV_COMP2_FILTER_VAL :: Exclusion_Value_C :: COMP2_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX13_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX13_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX13_AV_COMP2_FILTER_VAL :: Inclusion_Range_C :: COMP2_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX13_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX13_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX13_AV_COMP2_FILTER_VAL :: Exclusion_Value_B :: COMP2_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX13_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX13_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX13_AV_COMP2_FILTER_VAL :: Inclusion_Range_B :: COMP2_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX13_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX13_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX13_AV_COMP2_FILTER_VAL :: Exclusion_Value_A :: COMP2_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX13_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX13_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX13_AV_COMP2_FILTER_VAL :: Inclusion_Range_A :: COMP2_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX13_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX13_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX13_AV_COMP2_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX13_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP2_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX13_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX13_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX13_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP2_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX13_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX13_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX13_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP2_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX13_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX13_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX13_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP2_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX13_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX13_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX13_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP2_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX13_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX13_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX13_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP2_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX13_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX13_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX13_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP2_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX13_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX13_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX13_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP2_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX13_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX13_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX13_AV_COMP12_FILTER_MODE - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX13_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_D [31:30] */
#define BCHP_XPT_RAVE_CX13_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_MASK 0xc0000000
#define BCHP_XPT_RAVE_CX13_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_SHIFT 30

/* XPT_RAVE :: CX13_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_D [29:28] */
#define BCHP_XPT_RAVE_CX13_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_MASK 0x30000000
#define BCHP_XPT_RAVE_CX13_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_SHIFT 28

/* XPT_RAVE :: CX13_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_C [27:26] */
#define BCHP_XPT_RAVE_CX13_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_MASK 0x0c000000
#define BCHP_XPT_RAVE_CX13_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_SHIFT 26

/* XPT_RAVE :: CX13_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_C [25:24] */
#define BCHP_XPT_RAVE_CX13_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_MASK 0x03000000
#define BCHP_XPT_RAVE_CX13_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_SHIFT 24

/* XPT_RAVE :: CX13_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_B [23:22] */
#define BCHP_XPT_RAVE_CX13_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_MASK 0x00c00000
#define BCHP_XPT_RAVE_CX13_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_SHIFT 22

/* XPT_RAVE :: CX13_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_B [21:20] */
#define BCHP_XPT_RAVE_CX13_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_MASK 0x00300000
#define BCHP_XPT_RAVE_CX13_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_SHIFT 20

/* XPT_RAVE :: CX13_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_A [19:18] */
#define BCHP_XPT_RAVE_CX13_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_MASK 0x000c0000
#define BCHP_XPT_RAVE_CX13_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_SHIFT 18

/* XPT_RAVE :: CX13_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_A [17:16] */
#define BCHP_XPT_RAVE_CX13_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_MASK 0x00030000
#define BCHP_XPT_RAVE_CX13_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_SHIFT 16

/* XPT_RAVE :: CX13_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_D [15:14] */
#define BCHP_XPT_RAVE_CX13_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_MASK 0x0000c000
#define BCHP_XPT_RAVE_CX13_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_SHIFT 14

/* XPT_RAVE :: CX13_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_D [13:12] */
#define BCHP_XPT_RAVE_CX13_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_MASK 0x00003000
#define BCHP_XPT_RAVE_CX13_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_SHIFT 12

/* XPT_RAVE :: CX13_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_C [11:10] */
#define BCHP_XPT_RAVE_CX13_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX13_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_SHIFT 10

/* XPT_RAVE :: CX13_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_C [09:08] */
#define BCHP_XPT_RAVE_CX13_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_MASK 0x00000300
#define BCHP_XPT_RAVE_CX13_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_SHIFT 8

/* XPT_RAVE :: CX13_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_B [07:06] */
#define BCHP_XPT_RAVE_CX13_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_MASK 0x000000c0
#define BCHP_XPT_RAVE_CX13_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_SHIFT 6

/* XPT_RAVE :: CX13_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_B [05:04] */
#define BCHP_XPT_RAVE_CX13_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_MASK 0x00000030
#define BCHP_XPT_RAVE_CX13_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_SHIFT 4

/* XPT_RAVE :: CX13_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_A [03:02] */
#define BCHP_XPT_RAVE_CX13_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_MASK 0x0000000c
#define BCHP_XPT_RAVE_CX13_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_SHIFT 2

/* XPT_RAVE :: CX13_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_A [01:00] */
#define BCHP_XPT_RAVE_CX13_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_MASK 0x00000003
#define BCHP_XPT_RAVE_CX13_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_SHIFT 0

/***************************************************************************
 *CX13_AV_PID_STREAM_ID - Context PID and Stream ID Filter Value
 ***************************************************************************/
/* XPT_RAVE :: CX13_AV_PID_STREAM_ID :: PRV_HDR_ITB_EN [31:31] */
#define BCHP_XPT_RAVE_CX13_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_MASK    0x80000000
#define BCHP_XPT_RAVE_CX13_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_SHIFT   31

/* XPT_RAVE :: CX13_AV_PID_STREAM_ID :: PID_VALID [30:30] */
#define BCHP_XPT_RAVE_CX13_AV_PID_STREAM_ID_PID_VALID_MASK         0x40000000
#define BCHP_XPT_RAVE_CX13_AV_PID_STREAM_ID_PID_VALID_SHIFT        30

/* XPT_RAVE :: CX13_AV_PID_STREAM_ID :: AUD_FRAME_INFO [29:26] */
#define BCHP_XPT_RAVE_CX13_AV_PID_STREAM_ID_AUD_FRAME_INFO_MASK    0x3c000000
#define BCHP_XPT_RAVE_CX13_AV_PID_STREAM_ID_AUD_FRAME_INFO_SHIFT   26

/* XPT_RAVE :: CX13_AV_PID_STREAM_ID :: SSID_ENABLE [25:25] */
#define BCHP_XPT_RAVE_CX13_AV_PID_STREAM_ID_SSID_ENABLE_MASK       0x02000000
#define BCHP_XPT_RAVE_CX13_AV_PID_STREAM_ID_SSID_ENABLE_SHIFT      25

/* XPT_RAVE :: CX13_AV_PID_STREAM_ID :: SPLICE_EN [24:24] */
#define BCHP_XPT_RAVE_CX13_AV_PID_STREAM_ID_SPLICE_EN_MASK         0x01000000
#define BCHP_XPT_RAVE_CX13_AV_PID_STREAM_ID_SPLICE_EN_SHIFT        24

/* XPT_RAVE :: CX13_AV_PID_STREAM_ID :: reserved_for_eco0 [23:21] */
#define BCHP_XPT_RAVE_CX13_AV_PID_STREAM_ID_reserved_for_eco0_MASK 0x00e00000
#define BCHP_XPT_RAVE_CX13_AV_PID_STREAM_ID_reserved_for_eco0_SHIFT 21

/* XPT_RAVE :: CX13_AV_PID_STREAM_ID :: BAND_NUM [20:16] */
#define BCHP_XPT_RAVE_CX13_AV_PID_STREAM_ID_BAND_NUM_MASK          0x001f0000
#define BCHP_XPT_RAVE_CX13_AV_PID_STREAM_ID_BAND_NUM_SHIFT         16

/* XPT_RAVE :: CX13_AV_PID_STREAM_ID :: FILTER_PID_STREAM_ID [15:00] */
#define BCHP_XPT_RAVE_CX13_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX13_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_SHIFT 0

/***************************************************************************
 *CX13_REC_CTRL1 - Record Control Register 1
 ***************************************************************************/
/* XPT_RAVE :: CX13_REC_CTRL1 :: reserved_for_eco0 [31:16] */
#define BCHP_XPT_RAVE_CX13_REC_CTRL1_reserved_for_eco0_MASK        0xffff0000
#define BCHP_XPT_RAVE_CX13_REC_CTRL1_reserved_for_eco0_SHIFT       16

/* XPT_RAVE :: CX13_REC_CTRL1 :: DTV2MPEG_PADNUM [15:08] */
#define BCHP_XPT_RAVE_CX13_REC_CTRL1_DTV2MPEG_PADNUM_MASK          0x0000ff00
#define BCHP_XPT_RAVE_CX13_REC_CTRL1_DTV2MPEG_PADNUM_SHIFT         8

/* XPT_RAVE :: CX13_REC_CTRL1 :: reserved_for_eco1 [07:06] */
#define BCHP_XPT_RAVE_CX13_REC_CTRL1_reserved_for_eco1_MASK        0x000000c0
#define BCHP_XPT_RAVE_CX13_REC_CTRL1_reserved_for_eco1_SHIFT       6

/* XPT_RAVE :: CX13_REC_CTRL1 :: ATSC_SCRAM_CTRL [05:05] */
#define BCHP_XPT_RAVE_CX13_REC_CTRL1_ATSC_SCRAM_CTRL_MASK          0x00000020
#define BCHP_XPT_RAVE_CX13_REC_CTRL1_ATSC_SCRAM_CTRL_SHIFT         5

/* XPT_RAVE :: CX13_REC_CTRL1 :: PARSE_SC [04:04] */
#define BCHP_XPT_RAVE_CX13_REC_CTRL1_PARSE_SC_MASK                 0x00000010
#define BCHP_XPT_RAVE_CX13_REC_CTRL1_PARSE_SC_SHIFT                4

/* XPT_RAVE :: CX13_REC_CTRL1 :: SEAMLESS_PAUSE_MODE [03:03] */
#define BCHP_XPT_RAVE_CX13_REC_CTRL1_SEAMLESS_PAUSE_MODE_MASK      0x00000008
#define BCHP_XPT_RAVE_CX13_REC_CTRL1_SEAMLESS_PAUSE_MODE_SHIFT     3

/* XPT_RAVE :: CX13_REC_CTRL1 :: DTV_PF_TOGGLE_DIS [02:02] */
#define BCHP_XPT_RAVE_CX13_REC_CTRL1_DTV_PF_TOGGLE_DIS_MASK        0x00000004
#define BCHP_XPT_RAVE_CX13_REC_CTRL1_DTV_PF_TOGGLE_DIS_SHIFT       2

/* XPT_RAVE :: CX13_REC_CTRL1 :: REC_DTV2MPG_EN [01:01] */
#define BCHP_XPT_RAVE_CX13_REC_CTRL1_REC_DTV2MPG_EN_MASK           0x00000002
#define BCHP_XPT_RAVE_CX13_REC_CTRL1_REC_DTV2MPG_EN_SHIFT          1

/* XPT_RAVE :: CX13_REC_CTRL1 :: REC_TIMESTAMP_ENABLE [00:00] */
#define BCHP_XPT_RAVE_CX13_REC_CTRL1_REC_TIMESTAMP_ENABLE_MASK     0x00000001
#define BCHP_XPT_RAVE_CX13_REC_CTRL1_REC_TIMESTAMP_ENABLE_SHIFT    0

/***************************************************************************
 *CX13_REC_INIT_TS - Record Initial Timestamp Value Register
 ***************************************************************************/
/* XPT_RAVE :: CX13_REC_INIT_TS :: INIT_TS [31:00] */
#define BCHP_XPT_RAVE_CX13_REC_INIT_TS_INIT_TS_MASK                0xffffffff
#define BCHP_XPT_RAVE_CX13_REC_INIT_TS_INIT_TS_SHIFT               0

/***************************************************************************
 *CX13_REC_TS_CTRL - Record Timestamp Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX13_REC_TS_CTRL :: reserved_for_eco0 [31:06] */
#define BCHP_XPT_RAVE_CX13_REC_TS_CTRL_reserved_for_eco0_MASK      0xffffffc0
#define BCHP_XPT_RAVE_CX13_REC_TS_CTRL_reserved_for_eco0_SHIFT     6

/* XPT_RAVE :: CX13_REC_TS_CTRL :: TS_CHECK_DIS [05:05] */
#define BCHP_XPT_RAVE_CX13_REC_TS_CTRL_TS_CHECK_DIS_MASK           0x00000020
#define BCHP_XPT_RAVE_CX13_REC_TS_CTRL_TS_CHECK_DIS_SHIFT          5

/* XPT_RAVE :: CX13_REC_TS_CTRL :: REC_TIMESTAMP_MODE [04:03] */
#define BCHP_XPT_RAVE_CX13_REC_TS_CTRL_REC_TIMESTAMP_MODE_MASK     0x00000018
#define BCHP_XPT_RAVE_CX13_REC_TS_CTRL_REC_TIMESTAMP_MODE_SHIFT    3

/* XPT_RAVE :: CX13_REC_TS_CTRL :: TS_INIT_EN [02:02] */
#define BCHP_XPT_RAVE_CX13_REC_TS_CTRL_TS_INIT_EN_MASK             0x00000004
#define BCHP_XPT_RAVE_CX13_REC_TS_CTRL_TS_INIT_EN_SHIFT            2

/* XPT_RAVE :: CX13_REC_TS_CTRL :: TS_USER_BITS [01:00] */
#define BCHP_XPT_RAVE_CX13_REC_TS_CTRL_TS_USER_BITS_MASK           0x00000003
#define BCHP_XPT_RAVE_CX13_REC_TS_CTRL_TS_USER_BITS_SHIFT          0

/***************************************************************************
 *CX13_REC_TIME_CONFIG - Record Time Configuration Register
 ***************************************************************************/
/* XPT_RAVE :: CX13_REC_TIME_CONFIG :: reserved_for_eco0 [31:25] */
#define BCHP_XPT_RAVE_CX13_REC_TIME_CONFIG_reserved_for_eco0_MASK  0xfe000000
#define BCHP_XPT_RAVE_CX13_REC_TIME_CONFIG_reserved_for_eco0_SHIFT 25

/* XPT_RAVE :: CX13_REC_TIME_CONFIG :: REC_COUNT_MODE [24:24] */
#define BCHP_XPT_RAVE_CX13_REC_TIME_CONFIG_REC_COUNT_MODE_MASK     0x01000000
#define BCHP_XPT_RAVE_CX13_REC_TIME_CONFIG_REC_COUNT_MODE_SHIFT    24

/* XPT_RAVE :: CX13_REC_TIME_CONFIG :: REC_TIMEOUT_VAL [23:00] */
#define BCHP_XPT_RAVE_CX13_REC_TIME_CONFIG_REC_TIMEOUT_VAL_MASK    0x00ffffff
#define BCHP_XPT_RAVE_CX13_REC_TIME_CONFIG_REC_TIMEOUT_VAL_SHIFT   0

/***************************************************************************
 *CX13_AV_MISC_CONFIG4 - Context Miscellaneous Config 4 Register
 ***************************************************************************/
/* XPT_RAVE :: CX13_AV_MISC_CONFIG4 :: RESERVED_CONFIG [31:24] */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG4_RESERVED_CONFIG_MASK    0xff000000
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG4_RESERVED_CONFIG_SHIFT   24

/* XPT_RAVE :: CX13_AV_MISC_CONFIG4 :: reserved_for_eco0 [23:23] */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG4_reserved_for_eco0_MASK  0x00800000
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG4_reserved_for_eco0_SHIFT 23

/* XPT_RAVE :: CX13_AV_MISC_CONFIG4 :: PES_SID_EXT_DEP [22:16] */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG4_PES_SID_EXT_DEP_MASK    0x007f0000
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG4_PES_SID_EXT_DEP_SHIFT   16

/* XPT_RAVE :: CX13_AV_MISC_CONFIG4 :: reserved_for_eco1 [15:15] */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG4_reserved_for_eco1_MASK  0x00008000
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG4_reserved_for_eco1_SHIFT 15

/* XPT_RAVE :: CX13_AV_MISC_CONFIG4 :: PES_SID_EXT_IND [14:08] */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG4_PES_SID_EXT_IND_MASK    0x00007f00
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG4_PES_SID_EXT_IND_SHIFT   8

/* XPT_RAVE :: CX13_AV_MISC_CONFIG4 :: reserved_for_eco2 [07:02] */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG4_reserved_for_eco2_MASK  0x000000fc
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG4_reserved_for_eco2_SHIFT 2

/* XPT_RAVE :: CX13_AV_MISC_CONFIG4 :: PES_SID_EXT_MODE [01:00] */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG4_PES_SID_EXT_MODE_MASK   0x00000003
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG4_PES_SID_EXT_MODE_SHIFT  0

/***************************************************************************
 *CX13_PIC_CTR - Picture Counter register
 ***************************************************************************/
/* XPT_RAVE :: CX13_PIC_CTR :: reserved0 [31:16] */
#define BCHP_XPT_RAVE_CX13_PIC_CTR_reserved0_MASK                  0xffff0000
#define BCHP_XPT_RAVE_CX13_PIC_CTR_reserved0_SHIFT                 16

/* XPT_RAVE :: CX13_PIC_CTR :: VALUE [15:00] */
#define BCHP_XPT_RAVE_CX13_PIC_CTR_VALUE_MASK                      0x0000ffff
#define BCHP_XPT_RAVE_CX13_PIC_CTR_VALUE_SHIFT                     0

/***************************************************************************
 *CX13_PIC_CTR_MODE - Picture Counter Mode Register
 ***************************************************************************/
/* XPT_RAVE :: CX13_PIC_CTR_MODE :: reserved0 [31:31] */
#define BCHP_XPT_RAVE_CX13_PIC_CTR_MODE_reserved0_MASK             0x80000000
#define BCHP_XPT_RAVE_CX13_PIC_CTR_MODE_reserved0_SHIFT            31

/* XPT_RAVE :: CX13_PIC_CTR_MODE :: Valid_PIC_CTR_VALUE [30:28] */
#define BCHP_XPT_RAVE_CX13_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_MASK   0x70000000
#define BCHP_XPT_RAVE_CX13_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_SHIFT  28

/* XPT_RAVE :: CX13_PIC_CTR_MODE :: PIC_CTR_EN [27:27] */
#define BCHP_XPT_RAVE_CX13_PIC_CTR_MODE_PIC_CTR_EN_MASK            0x08000000
#define BCHP_XPT_RAVE_CX13_PIC_CTR_MODE_PIC_CTR_EN_SHIFT           27

/* XPT_RAVE :: CX13_PIC_CTR_MODE :: reserved1 [26:26] */
#define BCHP_XPT_RAVE_CX13_PIC_CTR_MODE_reserved1_MASK             0x04000000
#define BCHP_XPT_RAVE_CX13_PIC_CTR_MODE_reserved1_SHIFT            26

/* XPT_RAVE :: CX13_PIC_CTR_MODE :: PIC_CTR_MODE [25:24] */
#define BCHP_XPT_RAVE_CX13_PIC_CTR_MODE_PIC_CTR_MODE_MASK          0x03000000
#define BCHP_XPT_RAVE_CX13_PIC_CTR_MODE_PIC_CTR_MODE_SHIFT         24

/* XPT_RAVE :: CX13_PIC_CTR_MODE :: SCV0 [23:16] */
#define BCHP_XPT_RAVE_CX13_PIC_CTR_MODE_SCV0_MASK                  0x00ff0000
#define BCHP_XPT_RAVE_CX13_PIC_CTR_MODE_SCV0_SHIFT                 16

/* XPT_RAVE :: CX13_PIC_CTR_MODE :: SCV1 [15:08] */
#define BCHP_XPT_RAVE_CX13_PIC_CTR_MODE_SCV1_MASK                  0x0000ff00
#define BCHP_XPT_RAVE_CX13_PIC_CTR_MODE_SCV1_SHIFT                 8

/* XPT_RAVE :: CX13_PIC_CTR_MODE :: SCV2 [07:00] */
#define BCHP_XPT_RAVE_CX13_PIC_CTR_MODE_SCV2_MASK                  0x000000ff
#define BCHP_XPT_RAVE_CX13_PIC_CTR_MODE_SCV2_SHIFT                 0

/***************************************************************************
 *CX13_REC_TIMER - Record Timer Register
 ***************************************************************************/
/* XPT_RAVE :: CX13_REC_TIMER :: REC_TIMER [31:00] */
#define BCHP_XPT_RAVE_CX13_REC_TIMER_REC_TIMER_MASK                0xffffffff
#define BCHP_XPT_RAVE_CX13_REC_TIMER_REC_TIMER_SHIFT               0

/***************************************************************************
 *CX13_REC_STATE0 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX13_REC_STATE0 :: reserved_for_eco0 [31:18] */
#define BCHP_XPT_RAVE_CX13_REC_STATE0_reserved_for_eco0_MASK       0xfffc0000
#define BCHP_XPT_RAVE_CX13_REC_STATE0_reserved_for_eco0_SHIFT      18

/* XPT_RAVE :: CX13_REC_STATE0 :: REC_INIT_TIME_LO [17:08] */
#define BCHP_XPT_RAVE_CX13_REC_STATE0_REC_INIT_TIME_LO_MASK        0x0003ff00
#define BCHP_XPT_RAVE_CX13_REC_STATE0_REC_INIT_TIME_LO_SHIFT       8

/* XPT_RAVE :: CX13_REC_STATE0 :: reserved_for_eco1 [07:04] */
#define BCHP_XPT_RAVE_CX13_REC_STATE0_reserved_for_eco1_MASK       0x000000f0
#define BCHP_XPT_RAVE_CX13_REC_STATE0_reserved_for_eco1_SHIFT      4

/* XPT_RAVE :: CX13_REC_STATE0 :: LAST_CONV_TIME_STAMP_HI [03:02] */
#define BCHP_XPT_RAVE_CX13_REC_STATE0_LAST_CONV_TIME_STAMP_HI_MASK 0x0000000c
#define BCHP_XPT_RAVE_CX13_REC_STATE0_LAST_CONV_TIME_STAMP_HI_SHIFT 2

/* XPT_RAVE :: CX13_REC_STATE0 :: TS_INITIALIZED [01:01] */
#define BCHP_XPT_RAVE_CX13_REC_STATE0_TS_INITIALIZED_MASK          0x00000002
#define BCHP_XPT_RAVE_CX13_REC_STATE0_TS_INITIALIZED_SHIFT         1

/* XPT_RAVE :: CX13_REC_STATE0 :: REC_INITIALIZED [00:00] */
#define BCHP_XPT_RAVE_CX13_REC_STATE0_REC_INITIALIZED_MASK         0x00000001
#define BCHP_XPT_RAVE_CX13_REC_STATE0_REC_INITIALIZED_SHIFT        0

/***************************************************************************
 *CX13_REC_STATE1 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX13_REC_STATE1 :: REC_INIT_TIME_HI [31:00] */
#define BCHP_XPT_RAVE_CX13_REC_STATE1_REC_INIT_TIME_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX13_REC_STATE1_REC_INIT_TIME_HI_SHIFT       0

/***************************************************************************
 *CX13_REC_STATE2 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX13_REC_STATE2 :: INT_TIME_STAMP [31:00] */
#define BCHP_XPT_RAVE_CX13_REC_STATE2_INT_TIME_STAMP_MASK          0xffffffff
#define BCHP_XPT_RAVE_CX13_REC_STATE2_INT_TIME_STAMP_SHIFT         0

/***************************************************************************
 *CX13_REC_STATE2b - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX13_REC_STATE2b :: LAST_CONV_TIME_STAMP_LO [31:00] */
#define BCHP_XPT_RAVE_CX13_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX13_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_SHIFT 0

/***************************************************************************
 *CX13_REC_STATE3 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX13_REC_STATE3 :: reserved_for_eco0 [31:09] */
#define BCHP_XPT_RAVE_CX13_REC_STATE3_reserved_for_eco0_MASK       0xfffffe00
#define BCHP_XPT_RAVE_CX13_REC_STATE3_reserved_for_eco0_SHIFT      9

/* XPT_RAVE :: CX13_REC_STATE3 :: REC_DSS_PARITY [08:08] */
#define BCHP_XPT_RAVE_CX13_REC_STATE3_REC_DSS_PARITY_MASK          0x00000100
#define BCHP_XPT_RAVE_CX13_REC_STATE3_REC_DSS_PARITY_SHIFT         8

/* XPT_RAVE :: CX13_REC_STATE3 :: REC_COUNT_HI [07:00] */
#define BCHP_XPT_RAVE_CX13_REC_STATE3_REC_COUNT_HI_MASK            0x000000ff
#define BCHP_XPT_RAVE_CX13_REC_STATE3_REC_COUNT_HI_SHIFT           0

/***************************************************************************
 *CX13_REC_COUNT - Record Packet Count Register
 ***************************************************************************/
/* XPT_RAVE :: CX13_REC_COUNT :: REC_COUNT [31:00] */
#define BCHP_XPT_RAVE_CX13_REC_COUNT_REC_COUNT_MASK                0xffffffff
#define BCHP_XPT_RAVE_CX13_REC_COUNT_REC_COUNT_SHIFT               0

/***************************************************************************
 *CX13_PIC_INC_DEC_CTRL - Picture Counter Increment/Decrement/Reset Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX13_PIC_INC_DEC_CTRL :: reserved0 [31:18] */
#define BCHP_XPT_RAVE_CX13_PIC_INC_DEC_CTRL_reserved0_MASK         0xfffc0000
#define BCHP_XPT_RAVE_CX13_PIC_INC_DEC_CTRL_reserved0_SHIFT        18

/* XPT_RAVE :: CX13_PIC_INC_DEC_CTRL :: INC_DEC_MODE [17:16] */
#define BCHP_XPT_RAVE_CX13_PIC_INC_DEC_CTRL_INC_DEC_MODE_MASK      0x00030000
#define BCHP_XPT_RAVE_CX13_PIC_INC_DEC_CTRL_INC_DEC_MODE_SHIFT     16

/* XPT_RAVE :: CX13_PIC_INC_DEC_CTRL :: INC_DEC_VALUE [15:00] */
#define BCHP_XPT_RAVE_CX13_PIC_INC_DEC_CTRL_INC_DEC_VALUE_MASK     0x0000ffff
#define BCHP_XPT_RAVE_CX13_PIC_INC_DEC_CTRL_INC_DEC_VALUE_SHIFT    0

/***************************************************************************
 *CX13_SC - Scrambling Control Monitor Register
 ***************************************************************************/
/* XPT_RAVE :: CX13_SC :: RESERVED_FOR_FW_0 [31:08] */
#define BCHP_XPT_RAVE_CX13_SC_RESERVED_FOR_FW_0_MASK               0xffffff00
#define BCHP_XPT_RAVE_CX13_SC_RESERVED_FOR_FW_0_SHIFT              8

/* XPT_RAVE :: CX13_SC :: SC_ENABLE [07:07] */
#define BCHP_XPT_RAVE_CX13_SC_SC_ENABLE_MASK                       0x00000080
#define BCHP_XPT_RAVE_CX13_SC_SC_ENABLE_SHIFT                      7

/* XPT_RAVE :: CX13_SC :: SC_PUSI_VALID [06:06] */
#define BCHP_XPT_RAVE_CX13_SC_SC_PUSI_VALID_MASK                   0x00000040
#define BCHP_XPT_RAVE_CX13_SC_SC_PUSI_VALID_SHIFT                  6

/* XPT_RAVE :: CX13_SC :: SC_PUSI [05:04] */
#define BCHP_XPT_RAVE_CX13_SC_SC_PUSI_MASK                         0x00000030
#define BCHP_XPT_RAVE_CX13_SC_SC_PUSI_SHIFT                        4

/* XPT_RAVE :: CX13_SC :: SC_OR_MODE [03:03] */
#define BCHP_XPT_RAVE_CX13_SC_SC_OR_MODE_MASK                      0x00000008
#define BCHP_XPT_RAVE_CX13_SC_SC_OR_MODE_SHIFT                     3

/* XPT_RAVE :: CX13_SC :: SC_ALL_VALID [02:02] */
#define BCHP_XPT_RAVE_CX13_SC_SC_ALL_VALID_MASK                    0x00000004
#define BCHP_XPT_RAVE_CX13_SC_SC_ALL_VALID_SHIFT                   2

/* XPT_RAVE :: CX13_SC :: SC_ALL [01:00] */
#define BCHP_XPT_RAVE_CX13_SC_SC_ALL_MASK                          0x00000003
#define BCHP_XPT_RAVE_CX13_SC_SC_ALL_SHIFT                         0

/***************************************************************************
 *CX13_AV_MISC_CONFIG5 - Context Miscellaneous Config 5 Register
 ***************************************************************************/
/* XPT_RAVE :: CX13_AV_MISC_CONFIG5 :: RESERVED_FOR_FW_1 [31:26] */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG5_RESERVED_FOR_FW_1_MASK  0xfc000000
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG5_RESERVED_FOR_FW_1_SHIFT 26

/* XPT_RAVE :: CX13_AV_MISC_CONFIG5 :: ITB_OVFL_INT_STATUS [25:25] */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG5_ITB_OVFL_INT_STATUS_MASK 0x02000000
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG5_ITB_OVFL_INT_STATUS_SHIFT 25

/* XPT_RAVE :: CX13_AV_MISC_CONFIG5 :: CDB_OVFL_INT_STATUS [24:24] */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG5_CDB_OVFL_INT_STATUS_MASK 0x01000000
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG5_CDB_OVFL_INT_STATUS_SHIFT 24

/* XPT_RAVE :: CX13_AV_MISC_CONFIG5 :: ASF_HEADER_LENGTH [23:16] */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG5_ASF_HEADER_LENGTH_MASK  0x00ff0000
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG5_ASF_HEADER_LENGTH_SHIFT 16

/* XPT_RAVE :: CX13_AV_MISC_CONFIG5 :: ASF_ENABLE [15:15] */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG5_ASF_ENABLE_MASK         0x00008000
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG5_ASF_ENABLE_SHIFT        15

/* XPT_RAVE :: CX13_AV_MISC_CONFIG5 :: ASF_AV_MODE [14:14] */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG5_ASF_AV_MODE_MASK        0x00004000
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG5_ASF_AV_MODE_SHIFT       14

/* XPT_RAVE :: CX13_AV_MISC_CONFIG5 :: RESERVED_FOR_FW_2 [13:09] */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG5_RESERVED_FOR_FW_2_MASK  0x00003e00
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG5_RESERVED_FOR_FW_2_SHIFT 9

/* XPT_RAVE :: CX13_AV_MISC_CONFIG5 :: VCT_PID_EN [08:08] */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG5_VCT_PID_EN_MASK         0x00000100
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG5_VCT_PID_EN_SHIFT        8

/* XPT_RAVE :: CX13_AV_MISC_CONFIG5 :: VCT_TABLE_ID [07:00] */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG5_VCT_TABLE_ID_MASK       0x000000ff
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG5_VCT_TABLE_ID_SHIFT      0

/***************************************************************************
 *CX13_RAVE_Reg_1 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX13_RAVE_Reg_1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX13_RAVE_Reg_1_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX13_RAVE_Reg_1_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX13_RAVE_Reg_2 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX13_RAVE_Reg_2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX13_RAVE_Reg_2_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX13_RAVE_Reg_2_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX13_RAVE_Reg_3 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX13_RAVE_Reg_3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX13_RAVE_Reg_3_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX13_RAVE_Reg_3_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX13_ATSOFFSET_CONFIG - Config register for ATS OFFSET feature
 ***************************************************************************/
/* XPT_RAVE :: CX13_ATSOFFSET_CONFIG :: reserved_for_eco0 [31:16] */
#define BCHP_XPT_RAVE_CX13_ATSOFFSET_CONFIG_reserved_for_eco0_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX13_ATSOFFSET_CONFIG_reserved_for_eco0_SHIFT 16

/* XPT_RAVE :: CX13_ATSOFFSET_CONFIG :: LOCAL_ATS_FORMAT [15:15] */
#define BCHP_XPT_RAVE_CX13_ATSOFFSET_CONFIG_LOCAL_ATS_FORMAT_MASK  0x00008000
#define BCHP_XPT_RAVE_CX13_ATSOFFSET_CONFIG_LOCAL_ATS_FORMAT_SHIFT 15

/* XPT_RAVE :: CX13_ATSOFFSET_CONFIG :: LOCAL_ATS_GEN_ENABLE [14:14] */
#define BCHP_XPT_RAVE_CX13_ATSOFFSET_CONFIG_LOCAL_ATS_GEN_ENABLE_MASK 0x00004000
#define BCHP_XPT_RAVE_CX13_ATSOFFSET_CONFIG_LOCAL_ATS_GEN_ENABLE_SHIFT 14

/* XPT_RAVE :: CX13_ATSOFFSET_CONFIG :: SW_ATSOFFSET_ENABLE [13:13] */
#define BCHP_XPT_RAVE_CX13_ATSOFFSET_CONFIG_SW_ATSOFFSET_ENABLE_MASK 0x00002000
#define BCHP_XPT_RAVE_CX13_ATSOFFSET_CONFIG_SW_ATSOFFSET_ENABLE_SHIFT 13

/* XPT_RAVE :: CX13_ATSOFFSET_CONFIG :: PCR_PID_CH_CHANGED [12:12] */
#define BCHP_XPT_RAVE_CX13_ATSOFFSET_CONFIG_PCR_PID_CH_CHANGED_MASK 0x00001000
#define BCHP_XPT_RAVE_CX13_ATSOFFSET_CONFIG_PCR_PID_CH_CHANGED_SHIFT 12

/* XPT_RAVE :: CX13_ATSOFFSET_CONFIG :: ATSOFFSET_ENABLE [11:11] */
#define BCHP_XPT_RAVE_CX13_ATSOFFSET_CONFIG_ATSOFFSET_ENABLE_MASK  0x00000800
#define BCHP_XPT_RAVE_CX13_ATSOFFSET_CONFIG_ATSOFFSET_ENABLE_SHIFT 11

/* XPT_RAVE :: CX13_ATSOFFSET_CONFIG :: PCR_PID_CH [10:00] */
#define BCHP_XPT_RAVE_CX13_ATSOFFSET_CONFIG_PCR_PID_CH_MASK        0x000007ff
#define BCHP_XPT_RAVE_CX13_ATSOFFSET_CONFIG_PCR_PID_CH_SHIFT       0

/***************************************************************************
 *CX13_ATSOFFSET_OFFSET_MAGNITUDE - 32 bit magnitude of the 33 bit signed ATS offset
 ***************************************************************************/
/* XPT_RAVE :: CX13_ATSOFFSET_OFFSET_MAGNITUDE :: ATS_OFFSET_MAGNITUDE [31:00] */
#define BCHP_XPT_RAVE_CX13_ATSOFFSET_OFFSET_MAGNITUDE_ATS_OFFSET_MAGNITUDE_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX13_ATSOFFSET_OFFSET_MAGNITUDE_ATS_OFFSET_MAGNITUDE_SHIFT 0

/***************************************************************************
 *CX13_ATSOFFSET_OFFSET_SIGN_BIT - Sign bit of the 33 bit signed ATS offset
 ***************************************************************************/
/* XPT_RAVE :: CX13_ATSOFFSET_OFFSET_SIGN_BIT :: reserved_for_eco0 [31:01] */
#define BCHP_XPT_RAVE_CX13_ATSOFFSET_OFFSET_SIGN_BIT_reserved_for_eco0_MASK 0xfffffffe
#define BCHP_XPT_RAVE_CX13_ATSOFFSET_OFFSET_SIGN_BIT_reserved_for_eco0_SHIFT 1

/* XPT_RAVE :: CX13_ATSOFFSET_OFFSET_SIGN_BIT :: ATS_OFSET_SIGN [00:00] */
#define BCHP_XPT_RAVE_CX13_ATSOFFSET_OFFSET_SIGN_BIT_ATS_OFSET_SIGN_MASK 0x00000001
#define BCHP_XPT_RAVE_CX13_ATSOFFSET_OFFSET_SIGN_BIT_ATS_OFSET_SIGN_SHIFT 0

/***************************************************************************
 *CX13_ATSOFFSET_PCR - PCR value of the last PCR packet
 ***************************************************************************/
/* XPT_RAVE :: CX13_ATSOFFSET_PCR :: PCR [31:00] */
#define BCHP_XPT_RAVE_CX13_ATSOFFSET_PCR_PCR_MASK                  0xffffffff
#define BCHP_XPT_RAVE_CX13_ATSOFFSET_PCR_PCR_SHIFT                 0

/***************************************************************************
 *CX13_ATSOFFSET_ATS - ATS of the last packet carrying PCR
 ***************************************************************************/
/* XPT_RAVE :: CX13_ATSOFFSET_ATS :: ATS [31:00] */
#define BCHP_XPT_RAVE_CX13_ATSOFFSET_ATS_ATS_MASK                  0xffffffff
#define BCHP_XPT_RAVE_CX13_ATSOFFSET_ATS_ATS_SHIFT                 0

/***************************************************************************
 *CX13_ATSOFFSET_ADJ_ATS - Adjusted ATS of the last packet
 ***************************************************************************/
/* XPT_RAVE :: CX13_ATSOFFSET_ADJ_ATS :: ADJ_ATS [31:00] */
#define BCHP_XPT_RAVE_CX13_ATSOFFSET_ADJ_ATS_ADJ_ATS_MASK          0xffffffff
#define BCHP_XPT_RAVE_CX13_ATSOFFSET_ADJ_ATS_ADJ_ATS_SHIFT         0

/***************************************************************************
 *CX13_ATSOFFSET_NEXT_PKT_ATS - ATS to be used for next packet in Local Timestamp generation mode
 ***************************************************************************/
/* XPT_RAVE :: CX13_ATSOFFSET_NEXT_PKT_ATS :: NEXT_PKT_ATS [31:00] */
#define BCHP_XPT_RAVE_CX13_ATSOFFSET_NEXT_PKT_ATS_NEXT_PKT_ATS_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX13_ATSOFFSET_NEXT_PKT_ATS_NEXT_PKT_ATS_SHIFT 0

/***************************************************************************
 *CX13_ATSOFFSET_PKT2PKT_ATS_DELTA - ATS delta to be used in Local Timestamp generation mode
 ***************************************************************************/
/* XPT_RAVE :: CX13_ATSOFFSET_PKT2PKT_ATS_DELTA :: PKT2PKT_DELTA [31:00] */
#define BCHP_XPT_RAVE_CX13_ATSOFFSET_PKT2PKT_ATS_DELTA_PKT2PKT_DELTA_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX13_ATSOFFSET_PKT2PKT_ATS_DELTA_PKT2PKT_DELTA_SHIFT 0

/***************************************************************************
 *CX13_RAVE_Reg_4 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX13_RAVE_Reg_4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX13_RAVE_Reg_4_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX13_RAVE_Reg_4_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX13_RAVE_Reg_5 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX13_RAVE_Reg_5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX13_RAVE_Reg_5_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX13_RAVE_Reg_5_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX14_AV_CDB_WRITE_PTR - Context CDB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX14_AV_CDB_WRITE_PTR :: CDB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX14_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX14_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_SHIFT    0

/***************************************************************************
 *CX14_AV_CDB_READ_PTR - Context CDB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX14_AV_CDB_READ_PTR :: CDB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX14_AV_CDB_READ_PTR_CDB_READ_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX14_AV_CDB_READ_PTR_CDB_READ_PTR_SHIFT      0

/***************************************************************************
 *CX14_AV_CDB_BASE_PTR - Context CDB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX14_AV_CDB_BASE_PTR :: CDB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX14_AV_CDB_BASE_PTR_CDB_BASE_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX14_AV_CDB_BASE_PTR_CDB_BASE_PTR_SHIFT      0

/***************************************************************************
 *CX14_AV_CDB_END_PTR - Context CDB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX14_AV_CDB_END_PTR :: CDB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX14_AV_CDB_END_PTR_CDB_END_PTR_MASK         0xffffffff
#define BCHP_XPT_RAVE_CX14_AV_CDB_END_PTR_CDB_END_PTR_SHIFT        0

/***************************************************************************
 *CX14_AV_CDB_VALID_PTR - Context CDB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX14_AV_CDB_VALID_PTR :: CDB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX14_AV_CDB_VALID_PTR_CDB_VALID_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX14_AV_CDB_VALID_PTR_CDB_VALID_PTR_SHIFT    0

/***************************************************************************
 *CX14_AV_CDB_WRAPAROUND_PTR - Context CDB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX14_AV_CDB_WRAPAROUND_PTR :: CDB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX14_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX14_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX14_AV_CDB_THRESHOLD_LEVEL - Context CDB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX14_AV_CDB_THRESHOLD_LEVEL :: CDB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX14_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX14_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX14_AV_CDB_THRESHOLD_LEVEL :: CDB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX14_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX14_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX14_AV_CDB_DEPTH - Context CDB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX14_AV_CDB_DEPTH :: CDB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX14_AV_CDB_DEPTH_CDB_WRAPAROUND_MASK        0x80000000
#define BCHP_XPT_RAVE_CX14_AV_CDB_DEPTH_CDB_WRAPAROUND_SHIFT       31

/* XPT_RAVE :: CX14_AV_CDB_DEPTH :: CDB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX14_AV_CDB_DEPTH_CDB_OVERFLOW_MASK          0x40000000
#define BCHP_XPT_RAVE_CX14_AV_CDB_DEPTH_CDB_OVERFLOW_SHIFT         30

/* XPT_RAVE :: CX14_AV_CDB_DEPTH :: CDB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX14_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_MASK   0x30000000
#define BCHP_XPT_RAVE_CX14_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_SHIFT  28

/* XPT_RAVE :: CX14_AV_CDB_DEPTH :: CDB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX14_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_MASK      0x0fffffff
#define BCHP_XPT_RAVE_CX14_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_SHIFT     0

/***************************************************************************
 *CX14_AV_THRESHOLDS - Context Thresholds
 ***************************************************************************/
/* XPT_RAVE :: CX14_AV_THRESHOLDS :: CONTEXT_OVERFLOW_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX14_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX14_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX14_AV_THRESHOLDS :: CONTEXT_WRAPAROUND_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX14_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX14_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX14_AV_ITB_WRITE_PTR - Context ITB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX14_AV_ITB_WRITE_PTR :: ITB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX14_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX14_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_SHIFT    0

/***************************************************************************
 *CX14_AV_ITB_READ_PTR - Context ITB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX14_AV_ITB_READ_PTR :: ITB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX14_AV_ITB_READ_PTR_ITB_READ_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX14_AV_ITB_READ_PTR_ITB_READ_PTR_SHIFT      0

/***************************************************************************
 *CX14_AV_ITB_BASE_PTR - Context ITB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX14_AV_ITB_BASE_PTR :: ITB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX14_AV_ITB_BASE_PTR_ITB_BASE_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX14_AV_ITB_BASE_PTR_ITB_BASE_PTR_SHIFT      0

/***************************************************************************
 *CX14_AV_ITB_END_PTR - Context ITB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX14_AV_ITB_END_PTR :: ITB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX14_AV_ITB_END_PTR_ITB_END_PTR_MASK         0xffffffff
#define BCHP_XPT_RAVE_CX14_AV_ITB_END_PTR_ITB_END_PTR_SHIFT        0

/***************************************************************************
 *CX14_AV_ITB_VALID_PTR - Context ITB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX14_AV_ITB_VALID_PTR :: ITB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX14_AV_ITB_VALID_PTR_ITB_VALID_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX14_AV_ITB_VALID_PTR_ITB_VALID_PTR_SHIFT    0

/***************************************************************************
 *CX14_AV_ITB_WRAPAROUND_PTR - Context ITB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX14_AV_ITB_WRAPAROUND_PTR :: ITB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX14_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX14_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX14_AV_ITB_THRESHOLD_LEVEL - Context ITB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX14_AV_ITB_THRESHOLD_LEVEL :: ITB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX14_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX14_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX14_AV_ITB_THRESHOLD_LEVEL :: ITB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX14_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX14_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX14_AV_ITB_DEPTH - Context ITB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX14_AV_ITB_DEPTH :: ITB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX14_AV_ITB_DEPTH_ITB_WRAPAROUND_MASK        0x80000000
#define BCHP_XPT_RAVE_CX14_AV_ITB_DEPTH_ITB_WRAPAROUND_SHIFT       31

/* XPT_RAVE :: CX14_AV_ITB_DEPTH :: ITB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX14_AV_ITB_DEPTH_ITB_OVERFLOW_MASK          0x40000000
#define BCHP_XPT_RAVE_CX14_AV_ITB_DEPTH_ITB_OVERFLOW_SHIFT         30

/* XPT_RAVE :: CX14_AV_ITB_DEPTH :: ITB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX14_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_MASK   0x30000000
#define BCHP_XPT_RAVE_CX14_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_SHIFT  28

/* XPT_RAVE :: CX14_AV_ITB_DEPTH :: ITB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX14_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_MASK      0x0fffffff
#define BCHP_XPT_RAVE_CX14_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_SHIFT     0

/***************************************************************************
 *CX14_REC_MISC_CONFIG - Miscellaneous Config
 ***************************************************************************/
/* XPT_RAVE :: CX14_REC_MISC_CONFIG :: reserved_for_eco0 [31:18] */
#define BCHP_XPT_RAVE_CX14_REC_MISC_CONFIG_reserved_for_eco0_MASK  0xfffc0000
#define BCHP_XPT_RAVE_CX14_REC_MISC_CONFIG_reserved_for_eco0_SHIFT 18

/* XPT_RAVE :: CX14_REC_MISC_CONFIG :: EMM_EN [17:17] */
#define BCHP_XPT_RAVE_CX14_REC_MISC_CONFIG_EMM_EN_MASK             0x00020000
#define BCHP_XPT_RAVE_CX14_REC_MISC_CONFIG_EMM_EN_SHIFT            17

/* XPT_RAVE :: CX14_REC_MISC_CONFIG :: IGNORE_CLEAR_SC_EVENT [16:16] */
#define BCHP_XPT_RAVE_CX14_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_MASK 0x00010000
#define BCHP_XPT_RAVE_CX14_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_SHIFT 16

/* XPT_RAVE :: CX14_REC_MISC_CONFIG :: SC_DETECT_FOR_ALL [15:15] */
#define BCHP_XPT_RAVE_CX14_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_MASK  0x00008000
#define BCHP_XPT_RAVE_CX14_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_SHIFT 15

/* XPT_RAVE :: CX14_REC_MISC_CONFIG :: REC_AVN [14:14] */
#define BCHP_XPT_RAVE_CX14_REC_MISC_CONFIG_REC_AVN_MASK            0x00004000
#define BCHP_XPT_RAVE_CX14_REC_MISC_CONFIG_REC_AVN_SHIFT           14

/* XPT_RAVE :: CX14_REC_MISC_CONFIG :: TPIT_ENABLE [13:13] */
#define BCHP_XPT_RAVE_CX14_REC_MISC_CONFIG_TPIT_ENABLE_MASK        0x00002000
#define BCHP_XPT_RAVE_CX14_REC_MISC_CONFIG_TPIT_ENABLE_SHIFT       13

/* XPT_RAVE :: CX14_REC_MISC_CONFIG :: TPIT_CHANNEL [12:08] */
#define BCHP_XPT_RAVE_CX14_REC_MISC_CONFIG_TPIT_CHANNEL_MASK       0x00001f00
#define BCHP_XPT_RAVE_CX14_REC_MISC_CONFIG_TPIT_CHANNEL_SHIFT      8

/* XPT_RAVE :: CX14_REC_MISC_CONFIG :: reserved_for_eco1 [07:02] */
#define BCHP_XPT_RAVE_CX14_REC_MISC_CONFIG_reserved_for_eco1_MASK  0x000000fc
#define BCHP_XPT_RAVE_CX14_REC_MISC_CONFIG_reserved_for_eco1_SHIFT 2

/* XPT_RAVE :: CX14_REC_MISC_CONFIG :: SCD_MAP_MODE [01:00] */
#define BCHP_XPT_RAVE_CX14_REC_MISC_CONFIG_SCD_MAP_MODE_MASK       0x00000003
#define BCHP_XPT_RAVE_CX14_REC_MISC_CONFIG_SCD_MAP_MODE_SHIFT      0

/***************************************************************************
 *CX14_REC_SCD_PIDS_A - Context SCD map PIDS A
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX14_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX14_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_A [30:30] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_MASK 0x40000000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_SHIFT 30

/* XPT_RAVE :: CX14_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: SCD_NUMA [29:24] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_NUMA_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_NUMA_SHIFT 24

/* XPT_RAVE :: CX14_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX14_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: PID_CHA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_PID_CHA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_PID_CHA_VALID_SHIFT 15

/* XPT_RAVE :: CX14_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX14_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: SCD_PID_CHA [12:00] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PID_CHA_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PID_CHA_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX14_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX14_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_A [30:30] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_MASK 0x40000000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_SHIFT 30

/* XPT_RAVE :: CX14_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: SCD_NUMA [29:24] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_NUMA_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_NUMA_SHIFT 24

/* XPT_RAVE :: CX14_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX14_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: PIDA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_PIDA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_PIDA_VALID_SHIFT 15

/* XPT_RAVE :: CX14_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX14_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: SCD_PIDA [12:00] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PIDA_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PIDA_SHIFT 0

/***************************************************************************
 *CX14_REC_SCD_PIDS_B - Context SCD map PIDS B
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX14_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX14_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_B [30:30] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_MASK 0x40000000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_SHIFT 30

/* XPT_RAVE :: CX14_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: SCD_NUMB [29:24] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_NUMB_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_NUMB_SHIFT 24

/* XPT_RAVE :: CX14_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX14_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: PID_CHB_VALID [15:15] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_PID_CHB_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_PID_CHB_VALID_SHIFT 15

/* XPT_RAVE :: CX14_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX14_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: SCD_PID_CHB [12:00] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PID_CHB_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PID_CHB_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX14_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX14_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_B [30:30] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_B_MASK 0x40000000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_B_SHIFT 30

/* XPT_RAVE :: CX14_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: SCD_NUMB [29:24] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_NUMB_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_NUMB_SHIFT 24

/* XPT_RAVE :: CX14_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX14_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: PIDB_VALID [15:15] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_PIDB_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_PIDB_VALID_SHIFT 15

/* XPT_RAVE :: CX14_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX14_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: SCD_PIDB [12:00] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PIDB_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PIDB_SHIFT 0

/***************************************************************************
 *CX14_REC_SCD_PIDS_C - Context SCD map PIDS C
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX14_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX14_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_C [30:30] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_MASK 0x40000000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_SHIFT 30

/* XPT_RAVE :: CX14_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: SCD_NUMC [29:24] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_NUMC_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_NUMC_SHIFT 24

/* XPT_RAVE :: CX14_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX14_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: PID_CHC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_PID_CHC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_PID_CHC_VALID_SHIFT 15

/* XPT_RAVE :: CX14_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX14_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: SCD_PID_CHC [12:00] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PID_CHC_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PID_CHC_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX14_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX14_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_C [30:30] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_MASK 0x40000000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_SHIFT 30

/* XPT_RAVE :: CX14_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: SCD_NUMC [29:24] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_NUMC_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_NUMC_SHIFT 24

/* XPT_RAVE :: CX14_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX14_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: PIDC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_PIDC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_PIDC_VALID_SHIFT 15

/* XPT_RAVE :: CX14_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX14_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: SCD_PIDC [12:00] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PIDC_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PIDC_SHIFT 0

/***************************************************************************
 *CX14_REC_SCD_PIDS_D - Context SCD map PIDS D
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX14_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX14_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_D [30:30] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_MASK 0x40000000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_SHIFT 30

/* XPT_RAVE :: CX14_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: SCD_NUMD [29:24] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_NUMD_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_NUMD_SHIFT 24

/* XPT_RAVE :: CX14_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX14_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: PID_CHD_VALID [15:15] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_PID_CHD_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_PID_CHD_VALID_SHIFT 15

/* XPT_RAVE :: CX14_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX14_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: SCD_PID_CHD [12:00] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PID_CHD_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PID_CHD_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX14_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX14_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_D [30:30] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_D_MASK 0x40000000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_D_SHIFT 30

/* XPT_RAVE :: CX14_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: SCD_NUMD [29:24] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_NUMD_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_NUMD_SHIFT 24

/* XPT_RAVE :: CX14_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX14_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: PIDD_VALID [15:15] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_PIDD_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_PIDD_VALID_SHIFT 15

/* XPT_RAVE :: CX14_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX14_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: SCD_PIDD [12:00] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PIDD_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PIDD_SHIFT 0

/***************************************************************************
 *CX14_REC_SCD_PIDS_E - Context SCD map PIDS E
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX14_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX14_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_E [30:30] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_MASK 0x40000000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_SHIFT 30

/* XPT_RAVE :: CX14_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: SCD_NUME [29:24] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_NUME_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_NUME_SHIFT 24

/* XPT_RAVE :: CX14_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX14_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: PID_CHE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_PID_CHE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_PID_CHE_VALID_SHIFT 15

/* XPT_RAVE :: CX14_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX14_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: SCD_PID_CHE [12:00] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PID_CHE_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PID_CHE_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX14_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX14_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_E [30:30] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_MASK 0x40000000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_SHIFT 30

/* XPT_RAVE :: CX14_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: SCD_NUME [29:24] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_NUME_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_NUME_SHIFT 24

/* XPT_RAVE :: CX14_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX14_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: PIDE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_PIDE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_PIDE_VALID_SHIFT 15

/* XPT_RAVE :: CX14_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX14_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: SCD_PIDE [12:00] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PIDE_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PIDE_SHIFT 0

/***************************************************************************
 *CX14_REC_SCD_PIDS_F - Context SCD map PIDS F
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX14_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX14_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_F [30:30] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_MASK 0x40000000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_SHIFT 30

/* XPT_RAVE :: CX14_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: SCD_NUMF [29:24] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_NUMF_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_NUMF_SHIFT 24

/* XPT_RAVE :: CX14_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX14_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: PID_CHF_VALID [15:15] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_PID_CHF_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_PID_CHF_VALID_SHIFT 15

/* XPT_RAVE :: CX14_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX14_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: SCD_PID_CHF [12:00] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PID_CHF_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PID_CHF_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX14_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX14_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_F [30:30] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_F_MASK 0x40000000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_F_SHIFT 30

/* XPT_RAVE :: CX14_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: SCD_NUMF [29:24] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_NUMF_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_NUMF_SHIFT 24

/* XPT_RAVE :: CX14_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX14_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: PIDF_VALID [15:15] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_PIDF_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_PIDF_VALID_SHIFT 15

/* XPT_RAVE :: CX14_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX14_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: SCD_PIDF [12:00] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PIDF_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PIDF_SHIFT 0

/***************************************************************************
 *CX14_REC_SCD_PIDS_G - Context SCD map PIDS G
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX14_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX14_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_G [30:30] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_MASK 0x40000000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_SHIFT 30

/* XPT_RAVE :: CX14_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: SCD_NUMG [29:24] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_NUMG_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_NUMG_SHIFT 24

/* XPT_RAVE :: CX14_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX14_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: PID_CHG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_PID_CHG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_PID_CHG_VALID_SHIFT 15

/* XPT_RAVE :: CX14_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX14_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: SCD_PID_CHG [12:00] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PID_CHG_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PID_CHG_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX14_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX14_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_G [30:30] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_MASK 0x40000000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_SHIFT 30

/* XPT_RAVE :: CX14_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: SCD_NUMG [29:24] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_NUMG_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_NUMG_SHIFT 24

/* XPT_RAVE :: CX14_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX14_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: PIDG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_PIDG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_PIDG_VALID_SHIFT 15

/* XPT_RAVE :: CX14_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX14_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: SCD_PIDG [12:00] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PIDG_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PIDG_SHIFT 0

/***************************************************************************
 *CX14_REC_SCD_PIDS_H - Context SCD map PIDS H
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX14_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX14_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_H [30:30] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_MASK 0x40000000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_SHIFT 30

/* XPT_RAVE :: CX14_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: SCD_NUMH [29:24] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_NUMH_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_NUMH_SHIFT 24

/* XPT_RAVE :: CX14_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX14_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: PID_CHH_VALID [15:15] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_PID_CHH_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_PID_CHH_VALID_SHIFT 15

/* XPT_RAVE :: CX14_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX14_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: SCD_PID_CHH [12:00] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PID_CHH_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PID_CHH_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX14_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX14_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_H [30:30] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_H_MASK 0x40000000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_H_SHIFT 30

/* XPT_RAVE :: CX14_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: SCD_NUMH [29:24] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_NUMH_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_NUMH_SHIFT 24

/* XPT_RAVE :: CX14_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX14_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: PIDH_VALID [15:15] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_PIDH_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_PIDH_VALID_SHIFT 15

/* XPT_RAVE :: CX14_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX14_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: SCD_PIDH [12:00] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PIDH_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PIDH_SHIFT 0

/***************************************************************************
 *CX14_AV_MISC_CONFIG1 - Context Miscellaneous Config 1 Register
 ***************************************************************************/
/* XPT_RAVE :: CX14_AV_MISC_CONFIG1 :: BAND_HOLD_EN [31:31] */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG1_BAND_HOLD_EN_MASK       0x80000000
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG1_BAND_HOLD_EN_SHIFT      31

/* XPT_RAVE :: CX14_AV_MISC_CONFIG1 :: EMU_PREV_BYTE_REMOVE [30:30] */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_MASK 0x40000000
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_SHIFT 30

/* XPT_RAVE :: CX14_AV_MISC_CONFIG1 :: SHIFT_PTS [29:29] */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG1_SHIFT_PTS_MASK          0x20000000
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG1_SHIFT_PTS_SHIFT         29

/* XPT_RAVE :: CX14_AV_MISC_CONFIG1 :: CONVERT_PTS [28:28] */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG1_CONVERT_PTS_MASK        0x10000000
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG1_CONVERT_PTS_SHIFT       28

/* XPT_RAVE :: CX14_AV_MISC_CONFIG1 :: PES_SYNC_MODE [27:26] */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG1_PES_SYNC_MODE_MASK      0x0c000000
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG1_PES_SYNC_MODE_SHIFT     26

/* XPT_RAVE :: CX14_AV_MISC_CONFIG1 :: PES_TYPE_MODE [25:24] */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG1_PES_TYPE_MODE_MASK      0x03000000
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG1_PES_TYPE_MODE_SHIFT     24

/* XPT_RAVE :: CX14_AV_MISC_CONFIG1 :: EMU_PREV_MODE [23:23] */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG1_EMU_PREV_MODE_MASK      0x00800000
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG1_EMU_PREV_MODE_SHIFT     23

/* XPT_RAVE :: CX14_AV_MISC_CONFIG1 :: OUTPUT_FORMAT [22:21] */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG1_OUTPUT_FORMAT_MASK      0x00600000
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG1_OUTPUT_FORMAT_SHIFT     21

/* XPT_RAVE :: CX14_AV_MISC_CONFIG1 :: CONTEXT_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG1_CONTEXT_ENABLE_MASK     0x00100000
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG1_CONTEXT_ENABLE_SHIFT    20

/* XPT_RAVE :: CX14_AV_MISC_CONFIG1 :: INPUT_ES_FORMAT [19:16] */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG1_INPUT_ES_FORMAT_MASK    0x000f0000
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG1_INPUT_ES_FORMAT_SHIFT   16

/* XPT_RAVE :: CX14_AV_MISC_CONFIG1 :: STREAM_ID_HI [15:08] */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG1_STREAM_ID_HI_MASK       0x0000ff00
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG1_STREAM_ID_HI_SHIFT      8

/* XPT_RAVE :: CX14_AV_MISC_CONFIG1 :: STREAM_ID_LO [07:00] */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG1_STREAM_ID_LO_MASK       0x000000ff
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG1_STREAM_ID_LO_SHIFT      0

/***************************************************************************
 *CX14_AV_MISC_CONFIG2 - Context Miscellaneous Config 2 Register
 ***************************************************************************/
/* XPT_RAVE :: CX14_AV_MISC_CONFIG2 :: DISABLE_BEFORE_PES [31:31] */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_MASK 0x80000000
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_SHIFT 31

/* XPT_RAVE :: CX14_AV_MISC_CONFIG2 :: reserved_for_eco0 [30:22] */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG2_reserved_for_eco0_MASK  0x7fc00000
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG2_reserved_for_eco0_SHIFT 22

/* XPT_RAVE :: CX14_AV_MISC_CONFIG2 :: ITB_ENDIAN_CTRL [21:21] */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_MASK    0x00200000
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_SHIFT   21

/* XPT_RAVE :: CX14_AV_MISC_CONFIG2 :: CDB_ENDIAN_CTRL [20:20] */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_MASK    0x00100000
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_SHIFT   20

/* XPT_RAVE :: CX14_AV_MISC_CONFIG2 :: reserved_for_eco1 [19:12] */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG2_reserved_for_eco1_MASK  0x000ff000
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG2_reserved_for_eco1_SHIFT 12

/* XPT_RAVE :: CX14_AV_MISC_CONFIG2 :: IP_MODE_EN [11:11] */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG2_IP_MODE_EN_MASK         0x00000800
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG2_IP_MODE_EN_SHIFT        11

/* XPT_RAVE :: CX14_AV_MISC_CONFIG2 :: CONTEXT_DMEM_BASE [10:00] */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_MASK  0x000007ff
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *CX14_AV_MISC_CONFIG3 - Context Miscellaneous Config 3 Register
 ***************************************************************************/
/* XPT_RAVE :: CX14_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_HI [31:24] */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_SHIFT 24

/* XPT_RAVE :: CX14_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_LO [23:16] */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_SHIFT 16

/* XPT_RAVE :: CX14_AV_MISC_CONFIG3 :: PCR_RTS_EN [15:15] */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG3_PCR_RTS_EN_MASK         0x00008000
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG3_PCR_RTS_EN_SHIFT        15

/* XPT_RAVE :: CX14_AV_MISC_CONFIG3 :: DISABLE_PRV_HDR_DMEM [14:14] */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_MASK 0x00004000
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_SHIFT 14

/* XPT_RAVE :: CX14_AV_MISC_CONFIG3 :: ENABLE_BPP_SEARCH [13:13] */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_MASK  0x00002000
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_SHIFT 13

/* XPT_RAVE :: CX14_AV_MISC_CONFIG3 :: CHK_PACK_HDR_IN_AF [12:12] */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_MASK 0x00001000
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_SHIFT 12

/* XPT_RAVE :: CX14_AV_MISC_CONFIG3 :: CP_PERM_CHANGE_DETECT [11:11] */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_MASK 0x00000800
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_SHIFT 11

/* XPT_RAVE :: CX14_AV_MISC_CONFIG3 :: PES_EXT_SEARCH_MODE [10:09] */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_MASK 0x00000600
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_SHIFT 9

/* XPT_RAVE :: CX14_AV_MISC_CONFIG3 :: CDB_ITB_DEPTH_MODE [08:08] */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_MASK 0x00000100
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_SHIFT 8

/* XPT_RAVE :: CX14_AV_MISC_CONFIG3 :: DISABLE_PKT_ERRORS [07:07] */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_MASK 0x00000080
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_SHIFT 7

/* XPT_RAVE :: CX14_AV_MISC_CONFIG3 :: DISABLE_CC_CHECK [06:06] */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG3_DISABLE_CC_CHECK_MASK   0x00000040
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG3_DISABLE_CC_CHECK_SHIFT  6

/* XPT_RAVE :: CX14_AV_MISC_CONFIG3 :: MAX_COMPARE_PATTERNS [05:00] */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_MASK 0x0000003f
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_SHIFT 0

/***************************************************************************
 *CX14_AV_INTERRUPT_ENABLES - Context Interrupt Enables
 ***************************************************************************/
/* XPT_RAVE :: CX14_AV_INTERRUPT_ENABLES :: reserved0 [31:12] */
#define BCHP_XPT_RAVE_CX14_AV_INTERRUPT_ENABLES_reserved0_MASK     0xfffff000
#define BCHP_XPT_RAVE_CX14_AV_INTERRUPT_ENABLES_reserved0_SHIFT    12

/* XPT_RAVE :: CX14_AV_INTERRUPT_ENABLES :: ITB_UPPER_THRESH_INT_EN [11:11] */
#define BCHP_XPT_RAVE_CX14_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_MASK 0x00000800
#define BCHP_XPT_RAVE_CX14_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_SHIFT 11

/* XPT_RAVE :: CX14_AV_INTERRUPT_ENABLES :: ITB_LOWER_THRESH_INT_EN [10:10] */
#define BCHP_XPT_RAVE_CX14_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_MASK 0x00000400
#define BCHP_XPT_RAVE_CX14_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_SHIFT 10

/* XPT_RAVE :: CX14_AV_INTERRUPT_ENABLES :: CDB_UPPER_THRESH_INT_EN [09:09] */
#define BCHP_XPT_RAVE_CX14_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_MASK 0x00000200
#define BCHP_XPT_RAVE_CX14_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_SHIFT 9

/* XPT_RAVE :: CX14_AV_INTERRUPT_ENABLES :: CDB_LOWER_THRESH_INT_EN [08:08] */
#define BCHP_XPT_RAVE_CX14_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_MASK 0x00000100
#define BCHP_XPT_RAVE_CX14_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_SHIFT 8

/* XPT_RAVE :: CX14_AV_INTERRUPT_ENABLES :: LAST_CMD_INT_EN [07:07] */
#define BCHP_XPT_RAVE_CX14_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_MASK 0x00000080
#define BCHP_XPT_RAVE_CX14_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_SHIFT 7

/* XPT_RAVE :: CX14_AV_INTERRUPT_ENABLES :: SPLICE_INT_EN [06:06] */
#define BCHP_XPT_RAVE_CX14_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_MASK 0x00000040
#define BCHP_XPT_RAVE_CX14_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_SHIFT 6

/* XPT_RAVE :: CX14_AV_INTERRUPT_ENABLES :: ITB_OVERFLOW_INT_EN [05:05] */
#define BCHP_XPT_RAVE_CX14_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_MASK 0x00000020
#define BCHP_XPT_RAVE_CX14_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_SHIFT 5

/* XPT_RAVE :: CX14_AV_INTERRUPT_ENABLES :: CDB_OVERFLOW_INT_EN [04:04] */
#define BCHP_XPT_RAVE_CX14_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_MASK 0x00000010
#define BCHP_XPT_RAVE_CX14_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_SHIFT 4

/* XPT_RAVE :: CX14_AV_INTERRUPT_ENABLES :: CC_ERROR_INT_EN [03:03] */
#define BCHP_XPT_RAVE_CX14_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_MASK 0x00000008
#define BCHP_XPT_RAVE_CX14_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_SHIFT 3

/* XPT_RAVE :: CX14_AV_INTERRUPT_ENABLES :: TEI_ERROR_INT_EN [02:02] */
#define BCHP_XPT_RAVE_CX14_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_MASK 0x00000004
#define BCHP_XPT_RAVE_CX14_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_SHIFT 2

/* XPT_RAVE :: CX14_AV_INTERRUPT_ENABLES :: PUSI_ERROR_INT_EN [01:01] */
#define BCHP_XPT_RAVE_CX14_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_MASK 0x00000002
#define BCHP_XPT_RAVE_CX14_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_SHIFT 1

/* XPT_RAVE :: CX14_AV_INTERRUPT_ENABLES :: EMU_ERROR_INT_EN [00:00] */
#define BCHP_XPT_RAVE_CX14_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_MASK 0x00000001
#define BCHP_XPT_RAVE_CX14_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_SHIFT 0

/***************************************************************************
 *CX14_AV_COMP1_CONTROL - Context Comparator 1 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX14_AV_COMP1_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX14_AV_COMP1_CONTROL_reserved_for_eco0_MASK 0xf8000000
#define BCHP_XPT_RAVE_CX14_AV_COMP1_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX14_AV_COMP1_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX14_AV_COMP1_CONTROL_ALIGNMENT_EN_MASK      0x04000000
#define BCHP_XPT_RAVE_CX14_AV_COMP1_CONTROL_ALIGNMENT_EN_SHIFT     26

/* XPT_RAVE :: CX14_AV_COMP1_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX14_AV_COMP1_CONTROL_COMPARE_ES_DATA_MASK   0x02000000
#define BCHP_XPT_RAVE_CX14_AV_COMP1_CONTROL_COMPARE_ES_DATA_SHIFT  25

/* XPT_RAVE :: CX14_AV_COMP1_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX14_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX14_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX14_AV_COMP1_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX14_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX14_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX14_AV_COMP1_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX14_AV_COMP1_CONTROL_COMPARE_ALL_DATA_MASK  0x00400000
#define BCHP_XPT_RAVE_CX14_AV_COMP1_CONTROL_COMPARE_ALL_DATA_SHIFT 22

/* XPT_RAVE :: CX14_AV_COMP1_CONTROL :: CASCADE_ENABLE [21:21] */
#define BCHP_XPT_RAVE_CX14_AV_COMP1_CONTROL_CASCADE_ENABLE_MASK    0x00200000
#define BCHP_XPT_RAVE_CX14_AV_COMP1_CONTROL_CASCADE_ENABLE_SHIFT   21

/* XPT_RAVE :: CX14_AV_COMP1_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX14_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_MASK 0x00100000
#define BCHP_XPT_RAVE_CX14_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX14_AV_COMP1_CONTROL :: NUM_COMPARE_BYTES [19:17] */
#define BCHP_XPT_RAVE_CX14_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_MASK 0x000e0000
#define BCHP_XPT_RAVE_CX14_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX14_AV_COMP1_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX14_AV_COMP1_CONTROL_REPEAT_BYTE_MASK       0x0001e000
#define BCHP_XPT_RAVE_CX14_AV_COMP1_CONTROL_REPEAT_BYTE_SHIFT      13

/* XPT_RAVE :: CX14_AV_COMP1_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX14_AV_COMP1_CONTROL_COMP_ENABLE_MASK       0x00001000
#define BCHP_XPT_RAVE_CX14_AV_COMP1_CONTROL_COMP_ENABLE_SHIFT      12

/* XPT_RAVE :: CX14_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX14_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX14_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX14_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX14_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX14_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX14_AV_COMP1_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX14_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX14_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX14_AV_COMP1_COMPARE_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX14_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX14_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX14_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX14_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX14_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX14_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX14_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX14_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX14_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX14_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX14_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX14_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX14_AV_COMP1_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX14_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX14_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX14_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX14_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX14_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX14_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX14_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX14_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX14_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX14_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX14_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX14_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX14_AV_COMP1_FILTER_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX14_AV_COMP1_FILTER_VAL :: Exclusion_Value_D :: COMP1_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX14_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX14_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX14_AV_COMP1_FILTER_VAL :: Inclusion_Range_D :: COMP1_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX14_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX14_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX14_AV_COMP1_FILTER_VAL :: Exclusion_Value_C :: COMP1_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX14_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX14_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX14_AV_COMP1_FILTER_VAL :: Inclusion_Range_C :: COMP1_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX14_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX14_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX14_AV_COMP1_FILTER_VAL :: Exclusion_Value_B :: COMP1_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX14_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX14_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX14_AV_COMP1_FILTER_VAL :: Inclusion_Range_B :: COMP1_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX14_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX14_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX14_AV_COMP1_FILTER_VAL :: Exclusion_Value_A :: COMP1_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX14_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX14_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX14_AV_COMP1_FILTER_VAL :: Inclusion_Range_A :: COMP1_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX14_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX14_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX14_AV_COMP1_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX14_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP1_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX14_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX14_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX14_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP1_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX14_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX14_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX14_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP1_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX14_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX14_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX14_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP1_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX14_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX14_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX14_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP1_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX14_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX14_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX14_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP1_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX14_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX14_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX14_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP1_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX14_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX14_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX14_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP1_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX14_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX14_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX14_AV_COMP2_CONTROL - Context Comparator 2 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX14_AV_COMP2_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX14_AV_COMP2_CONTROL_reserved_for_eco0_MASK 0xf8000000
#define BCHP_XPT_RAVE_CX14_AV_COMP2_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX14_AV_COMP2_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX14_AV_COMP2_CONTROL_ALIGNMENT_EN_MASK      0x04000000
#define BCHP_XPT_RAVE_CX14_AV_COMP2_CONTROL_ALIGNMENT_EN_SHIFT     26

/* XPT_RAVE :: CX14_AV_COMP2_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX14_AV_COMP2_CONTROL_COMPARE_ES_DATA_MASK   0x02000000
#define BCHP_XPT_RAVE_CX14_AV_COMP2_CONTROL_COMPARE_ES_DATA_SHIFT  25

/* XPT_RAVE :: CX14_AV_COMP2_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX14_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX14_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX14_AV_COMP2_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX14_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX14_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX14_AV_COMP2_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX14_AV_COMP2_CONTROL_COMPARE_ALL_DATA_MASK  0x00400000
#define BCHP_XPT_RAVE_CX14_AV_COMP2_CONTROL_COMPARE_ALL_DATA_SHIFT 22

/* XPT_RAVE :: CX14_AV_COMP2_CONTROL :: reserved_for_eco1 [21:21] */
#define BCHP_XPT_RAVE_CX14_AV_COMP2_CONTROL_reserved_for_eco1_MASK 0x00200000
#define BCHP_XPT_RAVE_CX14_AV_COMP2_CONTROL_reserved_for_eco1_SHIFT 21

/* XPT_RAVE :: CX14_AV_COMP2_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX14_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_MASK 0x00100000
#define BCHP_XPT_RAVE_CX14_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX14_AV_COMP2_CONTROL :: reserved_for_eco2 [19:19] */
#define BCHP_XPT_RAVE_CX14_AV_COMP2_CONTROL_reserved_for_eco2_MASK 0x00080000
#define BCHP_XPT_RAVE_CX14_AV_COMP2_CONTROL_reserved_for_eco2_SHIFT 19

/* XPT_RAVE :: CX14_AV_COMP2_CONTROL :: NUM_COMPARE_BYTES [18:17] */
#define BCHP_XPT_RAVE_CX14_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_MASK 0x00060000
#define BCHP_XPT_RAVE_CX14_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX14_AV_COMP2_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX14_AV_COMP2_CONTROL_REPEAT_BYTE_MASK       0x0001e000
#define BCHP_XPT_RAVE_CX14_AV_COMP2_CONTROL_REPEAT_BYTE_SHIFT      13

/* XPT_RAVE :: CX14_AV_COMP2_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX14_AV_COMP2_CONTROL_COMP_ENABLE_MASK       0x00001000
#define BCHP_XPT_RAVE_CX14_AV_COMP2_CONTROL_COMP_ENABLE_SHIFT      12

/* XPT_RAVE :: CX14_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX14_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX14_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX14_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX14_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX14_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX14_AV_COMP2_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX14_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX14_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX14_AV_COMP2_COMPARE_VAL - Context Comparator 2 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX14_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX14_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX14_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX14_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX14_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX14_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX14_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX14_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX14_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX14_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX14_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX14_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX14_AV_COMP2_MASK_VAL - Context Comparator 2 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX14_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX14_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX14_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX14_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX14_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX14_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX14_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX14_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX14_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX14_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX14_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX14_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX14_AV_COMP2_FILTER_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX14_AV_COMP2_FILTER_VAL :: Exclusion_Value_D :: COMP2_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX14_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX14_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX14_AV_COMP2_FILTER_VAL :: Inclusion_Range_D :: COMP2_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX14_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX14_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX14_AV_COMP2_FILTER_VAL :: Exclusion_Value_C :: COMP2_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX14_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX14_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX14_AV_COMP2_FILTER_VAL :: Inclusion_Range_C :: COMP2_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX14_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX14_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX14_AV_COMP2_FILTER_VAL :: Exclusion_Value_B :: COMP2_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX14_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX14_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX14_AV_COMP2_FILTER_VAL :: Inclusion_Range_B :: COMP2_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX14_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX14_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX14_AV_COMP2_FILTER_VAL :: Exclusion_Value_A :: COMP2_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX14_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX14_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX14_AV_COMP2_FILTER_VAL :: Inclusion_Range_A :: COMP2_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX14_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX14_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX14_AV_COMP2_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX14_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP2_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX14_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX14_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX14_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP2_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX14_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX14_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX14_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP2_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX14_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX14_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX14_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP2_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX14_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX14_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX14_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP2_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX14_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX14_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX14_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP2_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX14_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX14_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX14_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP2_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX14_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX14_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX14_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP2_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX14_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX14_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX14_AV_COMP12_FILTER_MODE - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX14_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_D [31:30] */
#define BCHP_XPT_RAVE_CX14_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_MASK 0xc0000000
#define BCHP_XPT_RAVE_CX14_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_SHIFT 30

/* XPT_RAVE :: CX14_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_D [29:28] */
#define BCHP_XPT_RAVE_CX14_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_MASK 0x30000000
#define BCHP_XPT_RAVE_CX14_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_SHIFT 28

/* XPT_RAVE :: CX14_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_C [27:26] */
#define BCHP_XPT_RAVE_CX14_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_MASK 0x0c000000
#define BCHP_XPT_RAVE_CX14_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_SHIFT 26

/* XPT_RAVE :: CX14_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_C [25:24] */
#define BCHP_XPT_RAVE_CX14_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_MASK 0x03000000
#define BCHP_XPT_RAVE_CX14_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_SHIFT 24

/* XPT_RAVE :: CX14_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_B [23:22] */
#define BCHP_XPT_RAVE_CX14_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_MASK 0x00c00000
#define BCHP_XPT_RAVE_CX14_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_SHIFT 22

/* XPT_RAVE :: CX14_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_B [21:20] */
#define BCHP_XPT_RAVE_CX14_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_MASK 0x00300000
#define BCHP_XPT_RAVE_CX14_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_SHIFT 20

/* XPT_RAVE :: CX14_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_A [19:18] */
#define BCHP_XPT_RAVE_CX14_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_MASK 0x000c0000
#define BCHP_XPT_RAVE_CX14_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_SHIFT 18

/* XPT_RAVE :: CX14_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_A [17:16] */
#define BCHP_XPT_RAVE_CX14_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_MASK 0x00030000
#define BCHP_XPT_RAVE_CX14_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_SHIFT 16

/* XPT_RAVE :: CX14_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_D [15:14] */
#define BCHP_XPT_RAVE_CX14_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_MASK 0x0000c000
#define BCHP_XPT_RAVE_CX14_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_SHIFT 14

/* XPT_RAVE :: CX14_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_D [13:12] */
#define BCHP_XPT_RAVE_CX14_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_MASK 0x00003000
#define BCHP_XPT_RAVE_CX14_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_SHIFT 12

/* XPT_RAVE :: CX14_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_C [11:10] */
#define BCHP_XPT_RAVE_CX14_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX14_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_SHIFT 10

/* XPT_RAVE :: CX14_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_C [09:08] */
#define BCHP_XPT_RAVE_CX14_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_MASK 0x00000300
#define BCHP_XPT_RAVE_CX14_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_SHIFT 8

/* XPT_RAVE :: CX14_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_B [07:06] */
#define BCHP_XPT_RAVE_CX14_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_MASK 0x000000c0
#define BCHP_XPT_RAVE_CX14_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_SHIFT 6

/* XPT_RAVE :: CX14_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_B [05:04] */
#define BCHP_XPT_RAVE_CX14_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_MASK 0x00000030
#define BCHP_XPT_RAVE_CX14_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_SHIFT 4

/* XPT_RAVE :: CX14_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_A [03:02] */
#define BCHP_XPT_RAVE_CX14_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_MASK 0x0000000c
#define BCHP_XPT_RAVE_CX14_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_SHIFT 2

/* XPT_RAVE :: CX14_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_A [01:00] */
#define BCHP_XPT_RAVE_CX14_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_MASK 0x00000003
#define BCHP_XPT_RAVE_CX14_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_SHIFT 0

/***************************************************************************
 *CX14_AV_PID_STREAM_ID - Context PID and Stream ID Filter Value
 ***************************************************************************/
/* XPT_RAVE :: CX14_AV_PID_STREAM_ID :: PRV_HDR_ITB_EN [31:31] */
#define BCHP_XPT_RAVE_CX14_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_MASK    0x80000000
#define BCHP_XPT_RAVE_CX14_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_SHIFT   31

/* XPT_RAVE :: CX14_AV_PID_STREAM_ID :: PID_VALID [30:30] */
#define BCHP_XPT_RAVE_CX14_AV_PID_STREAM_ID_PID_VALID_MASK         0x40000000
#define BCHP_XPT_RAVE_CX14_AV_PID_STREAM_ID_PID_VALID_SHIFT        30

/* XPT_RAVE :: CX14_AV_PID_STREAM_ID :: AUD_FRAME_INFO [29:26] */
#define BCHP_XPT_RAVE_CX14_AV_PID_STREAM_ID_AUD_FRAME_INFO_MASK    0x3c000000
#define BCHP_XPT_RAVE_CX14_AV_PID_STREAM_ID_AUD_FRAME_INFO_SHIFT   26

/* XPT_RAVE :: CX14_AV_PID_STREAM_ID :: SSID_ENABLE [25:25] */
#define BCHP_XPT_RAVE_CX14_AV_PID_STREAM_ID_SSID_ENABLE_MASK       0x02000000
#define BCHP_XPT_RAVE_CX14_AV_PID_STREAM_ID_SSID_ENABLE_SHIFT      25

/* XPT_RAVE :: CX14_AV_PID_STREAM_ID :: SPLICE_EN [24:24] */
#define BCHP_XPT_RAVE_CX14_AV_PID_STREAM_ID_SPLICE_EN_MASK         0x01000000
#define BCHP_XPT_RAVE_CX14_AV_PID_STREAM_ID_SPLICE_EN_SHIFT        24

/* XPT_RAVE :: CX14_AV_PID_STREAM_ID :: reserved_for_eco0 [23:21] */
#define BCHP_XPT_RAVE_CX14_AV_PID_STREAM_ID_reserved_for_eco0_MASK 0x00e00000
#define BCHP_XPT_RAVE_CX14_AV_PID_STREAM_ID_reserved_for_eco0_SHIFT 21

/* XPT_RAVE :: CX14_AV_PID_STREAM_ID :: BAND_NUM [20:16] */
#define BCHP_XPT_RAVE_CX14_AV_PID_STREAM_ID_BAND_NUM_MASK          0x001f0000
#define BCHP_XPT_RAVE_CX14_AV_PID_STREAM_ID_BAND_NUM_SHIFT         16

/* XPT_RAVE :: CX14_AV_PID_STREAM_ID :: FILTER_PID_STREAM_ID [15:00] */
#define BCHP_XPT_RAVE_CX14_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX14_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_SHIFT 0

/***************************************************************************
 *CX14_REC_CTRL1 - Record Control Register 1
 ***************************************************************************/
/* XPT_RAVE :: CX14_REC_CTRL1 :: reserved_for_eco0 [31:16] */
#define BCHP_XPT_RAVE_CX14_REC_CTRL1_reserved_for_eco0_MASK        0xffff0000
#define BCHP_XPT_RAVE_CX14_REC_CTRL1_reserved_for_eco0_SHIFT       16

/* XPT_RAVE :: CX14_REC_CTRL1 :: DTV2MPEG_PADNUM [15:08] */
#define BCHP_XPT_RAVE_CX14_REC_CTRL1_DTV2MPEG_PADNUM_MASK          0x0000ff00
#define BCHP_XPT_RAVE_CX14_REC_CTRL1_DTV2MPEG_PADNUM_SHIFT         8

/* XPT_RAVE :: CX14_REC_CTRL1 :: reserved_for_eco1 [07:06] */
#define BCHP_XPT_RAVE_CX14_REC_CTRL1_reserved_for_eco1_MASK        0x000000c0
#define BCHP_XPT_RAVE_CX14_REC_CTRL1_reserved_for_eco1_SHIFT       6

/* XPT_RAVE :: CX14_REC_CTRL1 :: ATSC_SCRAM_CTRL [05:05] */
#define BCHP_XPT_RAVE_CX14_REC_CTRL1_ATSC_SCRAM_CTRL_MASK          0x00000020
#define BCHP_XPT_RAVE_CX14_REC_CTRL1_ATSC_SCRAM_CTRL_SHIFT         5

/* XPT_RAVE :: CX14_REC_CTRL1 :: PARSE_SC [04:04] */
#define BCHP_XPT_RAVE_CX14_REC_CTRL1_PARSE_SC_MASK                 0x00000010
#define BCHP_XPT_RAVE_CX14_REC_CTRL1_PARSE_SC_SHIFT                4

/* XPT_RAVE :: CX14_REC_CTRL1 :: SEAMLESS_PAUSE_MODE [03:03] */
#define BCHP_XPT_RAVE_CX14_REC_CTRL1_SEAMLESS_PAUSE_MODE_MASK      0x00000008
#define BCHP_XPT_RAVE_CX14_REC_CTRL1_SEAMLESS_PAUSE_MODE_SHIFT     3

/* XPT_RAVE :: CX14_REC_CTRL1 :: DTV_PF_TOGGLE_DIS [02:02] */
#define BCHP_XPT_RAVE_CX14_REC_CTRL1_DTV_PF_TOGGLE_DIS_MASK        0x00000004
#define BCHP_XPT_RAVE_CX14_REC_CTRL1_DTV_PF_TOGGLE_DIS_SHIFT       2

/* XPT_RAVE :: CX14_REC_CTRL1 :: REC_DTV2MPG_EN [01:01] */
#define BCHP_XPT_RAVE_CX14_REC_CTRL1_REC_DTV2MPG_EN_MASK           0x00000002
#define BCHP_XPT_RAVE_CX14_REC_CTRL1_REC_DTV2MPG_EN_SHIFT          1

/* XPT_RAVE :: CX14_REC_CTRL1 :: REC_TIMESTAMP_ENABLE [00:00] */
#define BCHP_XPT_RAVE_CX14_REC_CTRL1_REC_TIMESTAMP_ENABLE_MASK     0x00000001
#define BCHP_XPT_RAVE_CX14_REC_CTRL1_REC_TIMESTAMP_ENABLE_SHIFT    0

/***************************************************************************
 *CX14_REC_INIT_TS - Record Initial Timestamp Value Register
 ***************************************************************************/
/* XPT_RAVE :: CX14_REC_INIT_TS :: INIT_TS [31:00] */
#define BCHP_XPT_RAVE_CX14_REC_INIT_TS_INIT_TS_MASK                0xffffffff
#define BCHP_XPT_RAVE_CX14_REC_INIT_TS_INIT_TS_SHIFT               0

/***************************************************************************
 *CX14_REC_TS_CTRL - Record Timestamp Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX14_REC_TS_CTRL :: reserved_for_eco0 [31:06] */
#define BCHP_XPT_RAVE_CX14_REC_TS_CTRL_reserved_for_eco0_MASK      0xffffffc0
#define BCHP_XPT_RAVE_CX14_REC_TS_CTRL_reserved_for_eco0_SHIFT     6

/* XPT_RAVE :: CX14_REC_TS_CTRL :: TS_CHECK_DIS [05:05] */
#define BCHP_XPT_RAVE_CX14_REC_TS_CTRL_TS_CHECK_DIS_MASK           0x00000020
#define BCHP_XPT_RAVE_CX14_REC_TS_CTRL_TS_CHECK_DIS_SHIFT          5

/* XPT_RAVE :: CX14_REC_TS_CTRL :: REC_TIMESTAMP_MODE [04:03] */
#define BCHP_XPT_RAVE_CX14_REC_TS_CTRL_REC_TIMESTAMP_MODE_MASK     0x00000018
#define BCHP_XPT_RAVE_CX14_REC_TS_CTRL_REC_TIMESTAMP_MODE_SHIFT    3

/* XPT_RAVE :: CX14_REC_TS_CTRL :: TS_INIT_EN [02:02] */
#define BCHP_XPT_RAVE_CX14_REC_TS_CTRL_TS_INIT_EN_MASK             0x00000004
#define BCHP_XPT_RAVE_CX14_REC_TS_CTRL_TS_INIT_EN_SHIFT            2

/* XPT_RAVE :: CX14_REC_TS_CTRL :: TS_USER_BITS [01:00] */
#define BCHP_XPT_RAVE_CX14_REC_TS_CTRL_TS_USER_BITS_MASK           0x00000003
#define BCHP_XPT_RAVE_CX14_REC_TS_CTRL_TS_USER_BITS_SHIFT          0

/***************************************************************************
 *CX14_REC_TIME_CONFIG - Record Time Configuration Register
 ***************************************************************************/
/* XPT_RAVE :: CX14_REC_TIME_CONFIG :: reserved_for_eco0 [31:25] */
#define BCHP_XPT_RAVE_CX14_REC_TIME_CONFIG_reserved_for_eco0_MASK  0xfe000000
#define BCHP_XPT_RAVE_CX14_REC_TIME_CONFIG_reserved_for_eco0_SHIFT 25

/* XPT_RAVE :: CX14_REC_TIME_CONFIG :: REC_COUNT_MODE [24:24] */
#define BCHP_XPT_RAVE_CX14_REC_TIME_CONFIG_REC_COUNT_MODE_MASK     0x01000000
#define BCHP_XPT_RAVE_CX14_REC_TIME_CONFIG_REC_COUNT_MODE_SHIFT    24

/* XPT_RAVE :: CX14_REC_TIME_CONFIG :: REC_TIMEOUT_VAL [23:00] */
#define BCHP_XPT_RAVE_CX14_REC_TIME_CONFIG_REC_TIMEOUT_VAL_MASK    0x00ffffff
#define BCHP_XPT_RAVE_CX14_REC_TIME_CONFIG_REC_TIMEOUT_VAL_SHIFT   0

/***************************************************************************
 *CX14_AV_MISC_CONFIG4 - Context Miscellaneous Config 4 Register
 ***************************************************************************/
/* XPT_RAVE :: CX14_AV_MISC_CONFIG4 :: RESERVED_CONFIG [31:24] */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG4_RESERVED_CONFIG_MASK    0xff000000
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG4_RESERVED_CONFIG_SHIFT   24

/* XPT_RAVE :: CX14_AV_MISC_CONFIG4 :: reserved_for_eco0 [23:23] */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG4_reserved_for_eco0_MASK  0x00800000
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG4_reserved_for_eco0_SHIFT 23

/* XPT_RAVE :: CX14_AV_MISC_CONFIG4 :: PES_SID_EXT_DEP [22:16] */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG4_PES_SID_EXT_DEP_MASK    0x007f0000
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG4_PES_SID_EXT_DEP_SHIFT   16

/* XPT_RAVE :: CX14_AV_MISC_CONFIG4 :: reserved_for_eco1 [15:15] */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG4_reserved_for_eco1_MASK  0x00008000
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG4_reserved_for_eco1_SHIFT 15

/* XPT_RAVE :: CX14_AV_MISC_CONFIG4 :: PES_SID_EXT_IND [14:08] */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG4_PES_SID_EXT_IND_MASK    0x00007f00
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG4_PES_SID_EXT_IND_SHIFT   8

/* XPT_RAVE :: CX14_AV_MISC_CONFIG4 :: reserved_for_eco2 [07:02] */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG4_reserved_for_eco2_MASK  0x000000fc
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG4_reserved_for_eco2_SHIFT 2

/* XPT_RAVE :: CX14_AV_MISC_CONFIG4 :: PES_SID_EXT_MODE [01:00] */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG4_PES_SID_EXT_MODE_MASK   0x00000003
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG4_PES_SID_EXT_MODE_SHIFT  0

/***************************************************************************
 *CX14_PIC_CTR - Picture Counter register
 ***************************************************************************/
/* XPT_RAVE :: CX14_PIC_CTR :: reserved0 [31:16] */
#define BCHP_XPT_RAVE_CX14_PIC_CTR_reserved0_MASK                  0xffff0000
#define BCHP_XPT_RAVE_CX14_PIC_CTR_reserved0_SHIFT                 16

/* XPT_RAVE :: CX14_PIC_CTR :: VALUE [15:00] */
#define BCHP_XPT_RAVE_CX14_PIC_CTR_VALUE_MASK                      0x0000ffff
#define BCHP_XPT_RAVE_CX14_PIC_CTR_VALUE_SHIFT                     0

/***************************************************************************
 *CX14_PIC_CTR_MODE - Picture Counter Mode Register
 ***************************************************************************/
/* XPT_RAVE :: CX14_PIC_CTR_MODE :: reserved0 [31:31] */
#define BCHP_XPT_RAVE_CX14_PIC_CTR_MODE_reserved0_MASK             0x80000000
#define BCHP_XPT_RAVE_CX14_PIC_CTR_MODE_reserved0_SHIFT            31

/* XPT_RAVE :: CX14_PIC_CTR_MODE :: Valid_PIC_CTR_VALUE [30:28] */
#define BCHP_XPT_RAVE_CX14_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_MASK   0x70000000
#define BCHP_XPT_RAVE_CX14_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_SHIFT  28

/* XPT_RAVE :: CX14_PIC_CTR_MODE :: PIC_CTR_EN [27:27] */
#define BCHP_XPT_RAVE_CX14_PIC_CTR_MODE_PIC_CTR_EN_MASK            0x08000000
#define BCHP_XPT_RAVE_CX14_PIC_CTR_MODE_PIC_CTR_EN_SHIFT           27

/* XPT_RAVE :: CX14_PIC_CTR_MODE :: reserved1 [26:26] */
#define BCHP_XPT_RAVE_CX14_PIC_CTR_MODE_reserved1_MASK             0x04000000
#define BCHP_XPT_RAVE_CX14_PIC_CTR_MODE_reserved1_SHIFT            26

/* XPT_RAVE :: CX14_PIC_CTR_MODE :: PIC_CTR_MODE [25:24] */
#define BCHP_XPT_RAVE_CX14_PIC_CTR_MODE_PIC_CTR_MODE_MASK          0x03000000
#define BCHP_XPT_RAVE_CX14_PIC_CTR_MODE_PIC_CTR_MODE_SHIFT         24

/* XPT_RAVE :: CX14_PIC_CTR_MODE :: SCV0 [23:16] */
#define BCHP_XPT_RAVE_CX14_PIC_CTR_MODE_SCV0_MASK                  0x00ff0000
#define BCHP_XPT_RAVE_CX14_PIC_CTR_MODE_SCV0_SHIFT                 16

/* XPT_RAVE :: CX14_PIC_CTR_MODE :: SCV1 [15:08] */
#define BCHP_XPT_RAVE_CX14_PIC_CTR_MODE_SCV1_MASK                  0x0000ff00
#define BCHP_XPT_RAVE_CX14_PIC_CTR_MODE_SCV1_SHIFT                 8

/* XPT_RAVE :: CX14_PIC_CTR_MODE :: SCV2 [07:00] */
#define BCHP_XPT_RAVE_CX14_PIC_CTR_MODE_SCV2_MASK                  0x000000ff
#define BCHP_XPT_RAVE_CX14_PIC_CTR_MODE_SCV2_SHIFT                 0

/***************************************************************************
 *CX14_REC_TIMER - Record Timer Register
 ***************************************************************************/
/* XPT_RAVE :: CX14_REC_TIMER :: REC_TIMER [31:00] */
#define BCHP_XPT_RAVE_CX14_REC_TIMER_REC_TIMER_MASK                0xffffffff
#define BCHP_XPT_RAVE_CX14_REC_TIMER_REC_TIMER_SHIFT               0

/***************************************************************************
 *CX14_REC_STATE0 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX14_REC_STATE0 :: reserved_for_eco0 [31:18] */
#define BCHP_XPT_RAVE_CX14_REC_STATE0_reserved_for_eco0_MASK       0xfffc0000
#define BCHP_XPT_RAVE_CX14_REC_STATE0_reserved_for_eco0_SHIFT      18

/* XPT_RAVE :: CX14_REC_STATE0 :: REC_INIT_TIME_LO [17:08] */
#define BCHP_XPT_RAVE_CX14_REC_STATE0_REC_INIT_TIME_LO_MASK        0x0003ff00
#define BCHP_XPT_RAVE_CX14_REC_STATE0_REC_INIT_TIME_LO_SHIFT       8

/* XPT_RAVE :: CX14_REC_STATE0 :: reserved_for_eco1 [07:04] */
#define BCHP_XPT_RAVE_CX14_REC_STATE0_reserved_for_eco1_MASK       0x000000f0
#define BCHP_XPT_RAVE_CX14_REC_STATE0_reserved_for_eco1_SHIFT      4

/* XPT_RAVE :: CX14_REC_STATE0 :: LAST_CONV_TIME_STAMP_HI [03:02] */
#define BCHP_XPT_RAVE_CX14_REC_STATE0_LAST_CONV_TIME_STAMP_HI_MASK 0x0000000c
#define BCHP_XPT_RAVE_CX14_REC_STATE0_LAST_CONV_TIME_STAMP_HI_SHIFT 2

/* XPT_RAVE :: CX14_REC_STATE0 :: TS_INITIALIZED [01:01] */
#define BCHP_XPT_RAVE_CX14_REC_STATE0_TS_INITIALIZED_MASK          0x00000002
#define BCHP_XPT_RAVE_CX14_REC_STATE0_TS_INITIALIZED_SHIFT         1

/* XPT_RAVE :: CX14_REC_STATE0 :: REC_INITIALIZED [00:00] */
#define BCHP_XPT_RAVE_CX14_REC_STATE0_REC_INITIALIZED_MASK         0x00000001
#define BCHP_XPT_RAVE_CX14_REC_STATE0_REC_INITIALIZED_SHIFT        0

/***************************************************************************
 *CX14_REC_STATE1 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX14_REC_STATE1 :: REC_INIT_TIME_HI [31:00] */
#define BCHP_XPT_RAVE_CX14_REC_STATE1_REC_INIT_TIME_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX14_REC_STATE1_REC_INIT_TIME_HI_SHIFT       0

/***************************************************************************
 *CX14_REC_STATE2 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX14_REC_STATE2 :: INT_TIME_STAMP [31:00] */
#define BCHP_XPT_RAVE_CX14_REC_STATE2_INT_TIME_STAMP_MASK          0xffffffff
#define BCHP_XPT_RAVE_CX14_REC_STATE2_INT_TIME_STAMP_SHIFT         0

/***************************************************************************
 *CX14_REC_STATE2b - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX14_REC_STATE2b :: LAST_CONV_TIME_STAMP_LO [31:00] */
#define BCHP_XPT_RAVE_CX14_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX14_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_SHIFT 0

/***************************************************************************
 *CX14_REC_STATE3 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX14_REC_STATE3 :: reserved_for_eco0 [31:09] */
#define BCHP_XPT_RAVE_CX14_REC_STATE3_reserved_for_eco0_MASK       0xfffffe00
#define BCHP_XPT_RAVE_CX14_REC_STATE3_reserved_for_eco0_SHIFT      9

/* XPT_RAVE :: CX14_REC_STATE3 :: REC_DSS_PARITY [08:08] */
#define BCHP_XPT_RAVE_CX14_REC_STATE3_REC_DSS_PARITY_MASK          0x00000100
#define BCHP_XPT_RAVE_CX14_REC_STATE3_REC_DSS_PARITY_SHIFT         8

/* XPT_RAVE :: CX14_REC_STATE3 :: REC_COUNT_HI [07:00] */
#define BCHP_XPT_RAVE_CX14_REC_STATE3_REC_COUNT_HI_MASK            0x000000ff
#define BCHP_XPT_RAVE_CX14_REC_STATE3_REC_COUNT_HI_SHIFT           0

/***************************************************************************
 *CX14_REC_COUNT - Record Packet Count Register
 ***************************************************************************/
/* XPT_RAVE :: CX14_REC_COUNT :: REC_COUNT [31:00] */
#define BCHP_XPT_RAVE_CX14_REC_COUNT_REC_COUNT_MASK                0xffffffff
#define BCHP_XPT_RAVE_CX14_REC_COUNT_REC_COUNT_SHIFT               0

/***************************************************************************
 *CX14_PIC_INC_DEC_CTRL - Picture Counter Increment/Decrement/Reset Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX14_PIC_INC_DEC_CTRL :: reserved0 [31:18] */
#define BCHP_XPT_RAVE_CX14_PIC_INC_DEC_CTRL_reserved0_MASK         0xfffc0000
#define BCHP_XPT_RAVE_CX14_PIC_INC_DEC_CTRL_reserved0_SHIFT        18

/* XPT_RAVE :: CX14_PIC_INC_DEC_CTRL :: INC_DEC_MODE [17:16] */
#define BCHP_XPT_RAVE_CX14_PIC_INC_DEC_CTRL_INC_DEC_MODE_MASK      0x00030000
#define BCHP_XPT_RAVE_CX14_PIC_INC_DEC_CTRL_INC_DEC_MODE_SHIFT     16

/* XPT_RAVE :: CX14_PIC_INC_DEC_CTRL :: INC_DEC_VALUE [15:00] */
#define BCHP_XPT_RAVE_CX14_PIC_INC_DEC_CTRL_INC_DEC_VALUE_MASK     0x0000ffff
#define BCHP_XPT_RAVE_CX14_PIC_INC_DEC_CTRL_INC_DEC_VALUE_SHIFT    0

/***************************************************************************
 *CX14_SC - Scrambling Control Monitor Register
 ***************************************************************************/
/* XPT_RAVE :: CX14_SC :: RESERVED_FOR_FW_0 [31:08] */
#define BCHP_XPT_RAVE_CX14_SC_RESERVED_FOR_FW_0_MASK               0xffffff00
#define BCHP_XPT_RAVE_CX14_SC_RESERVED_FOR_FW_0_SHIFT              8

/* XPT_RAVE :: CX14_SC :: SC_ENABLE [07:07] */
#define BCHP_XPT_RAVE_CX14_SC_SC_ENABLE_MASK                       0x00000080
#define BCHP_XPT_RAVE_CX14_SC_SC_ENABLE_SHIFT                      7

/* XPT_RAVE :: CX14_SC :: SC_PUSI_VALID [06:06] */
#define BCHP_XPT_RAVE_CX14_SC_SC_PUSI_VALID_MASK                   0x00000040
#define BCHP_XPT_RAVE_CX14_SC_SC_PUSI_VALID_SHIFT                  6

/* XPT_RAVE :: CX14_SC :: SC_PUSI [05:04] */
#define BCHP_XPT_RAVE_CX14_SC_SC_PUSI_MASK                         0x00000030
#define BCHP_XPT_RAVE_CX14_SC_SC_PUSI_SHIFT                        4

/* XPT_RAVE :: CX14_SC :: SC_OR_MODE [03:03] */
#define BCHP_XPT_RAVE_CX14_SC_SC_OR_MODE_MASK                      0x00000008
#define BCHP_XPT_RAVE_CX14_SC_SC_OR_MODE_SHIFT                     3

/* XPT_RAVE :: CX14_SC :: SC_ALL_VALID [02:02] */
#define BCHP_XPT_RAVE_CX14_SC_SC_ALL_VALID_MASK                    0x00000004
#define BCHP_XPT_RAVE_CX14_SC_SC_ALL_VALID_SHIFT                   2

/* XPT_RAVE :: CX14_SC :: SC_ALL [01:00] */
#define BCHP_XPT_RAVE_CX14_SC_SC_ALL_MASK                          0x00000003
#define BCHP_XPT_RAVE_CX14_SC_SC_ALL_SHIFT                         0

/***************************************************************************
 *CX14_AV_MISC_CONFIG5 - Context Miscellaneous Config 5 Register
 ***************************************************************************/
/* XPT_RAVE :: CX14_AV_MISC_CONFIG5 :: RESERVED_FOR_FW_1 [31:26] */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG5_RESERVED_FOR_FW_1_MASK  0xfc000000
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG5_RESERVED_FOR_FW_1_SHIFT 26

/* XPT_RAVE :: CX14_AV_MISC_CONFIG5 :: ITB_OVFL_INT_STATUS [25:25] */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG5_ITB_OVFL_INT_STATUS_MASK 0x02000000
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG5_ITB_OVFL_INT_STATUS_SHIFT 25

/* XPT_RAVE :: CX14_AV_MISC_CONFIG5 :: CDB_OVFL_INT_STATUS [24:24] */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG5_CDB_OVFL_INT_STATUS_MASK 0x01000000
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG5_CDB_OVFL_INT_STATUS_SHIFT 24

/* XPT_RAVE :: CX14_AV_MISC_CONFIG5 :: ASF_HEADER_LENGTH [23:16] */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG5_ASF_HEADER_LENGTH_MASK  0x00ff0000
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG5_ASF_HEADER_LENGTH_SHIFT 16

/* XPT_RAVE :: CX14_AV_MISC_CONFIG5 :: ASF_ENABLE [15:15] */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG5_ASF_ENABLE_MASK         0x00008000
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG5_ASF_ENABLE_SHIFT        15

/* XPT_RAVE :: CX14_AV_MISC_CONFIG5 :: ASF_AV_MODE [14:14] */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG5_ASF_AV_MODE_MASK        0x00004000
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG5_ASF_AV_MODE_SHIFT       14

/* XPT_RAVE :: CX14_AV_MISC_CONFIG5 :: RESERVED_FOR_FW_2 [13:09] */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG5_RESERVED_FOR_FW_2_MASK  0x00003e00
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG5_RESERVED_FOR_FW_2_SHIFT 9

/* XPT_RAVE :: CX14_AV_MISC_CONFIG5 :: VCT_PID_EN [08:08] */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG5_VCT_PID_EN_MASK         0x00000100
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG5_VCT_PID_EN_SHIFT        8

/* XPT_RAVE :: CX14_AV_MISC_CONFIG5 :: VCT_TABLE_ID [07:00] */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG5_VCT_TABLE_ID_MASK       0x000000ff
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG5_VCT_TABLE_ID_SHIFT      0

/***************************************************************************
 *CX14_RAVE_Reg_1 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX14_RAVE_Reg_1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX14_RAVE_Reg_1_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX14_RAVE_Reg_1_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX14_RAVE_Reg_2 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX14_RAVE_Reg_2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX14_RAVE_Reg_2_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX14_RAVE_Reg_2_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX14_RAVE_Reg_3 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX14_RAVE_Reg_3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX14_RAVE_Reg_3_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX14_RAVE_Reg_3_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX14_ATSOFFSET_CONFIG - Config register for ATS OFFSET feature
 ***************************************************************************/
/* XPT_RAVE :: CX14_ATSOFFSET_CONFIG :: reserved_for_eco0 [31:16] */
#define BCHP_XPT_RAVE_CX14_ATSOFFSET_CONFIG_reserved_for_eco0_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX14_ATSOFFSET_CONFIG_reserved_for_eco0_SHIFT 16

/* XPT_RAVE :: CX14_ATSOFFSET_CONFIG :: LOCAL_ATS_FORMAT [15:15] */
#define BCHP_XPT_RAVE_CX14_ATSOFFSET_CONFIG_LOCAL_ATS_FORMAT_MASK  0x00008000
#define BCHP_XPT_RAVE_CX14_ATSOFFSET_CONFIG_LOCAL_ATS_FORMAT_SHIFT 15

/* XPT_RAVE :: CX14_ATSOFFSET_CONFIG :: LOCAL_ATS_GEN_ENABLE [14:14] */
#define BCHP_XPT_RAVE_CX14_ATSOFFSET_CONFIG_LOCAL_ATS_GEN_ENABLE_MASK 0x00004000
#define BCHP_XPT_RAVE_CX14_ATSOFFSET_CONFIG_LOCAL_ATS_GEN_ENABLE_SHIFT 14

/* XPT_RAVE :: CX14_ATSOFFSET_CONFIG :: SW_ATSOFFSET_ENABLE [13:13] */
#define BCHP_XPT_RAVE_CX14_ATSOFFSET_CONFIG_SW_ATSOFFSET_ENABLE_MASK 0x00002000
#define BCHP_XPT_RAVE_CX14_ATSOFFSET_CONFIG_SW_ATSOFFSET_ENABLE_SHIFT 13

/* XPT_RAVE :: CX14_ATSOFFSET_CONFIG :: PCR_PID_CH_CHANGED [12:12] */
#define BCHP_XPT_RAVE_CX14_ATSOFFSET_CONFIG_PCR_PID_CH_CHANGED_MASK 0x00001000
#define BCHP_XPT_RAVE_CX14_ATSOFFSET_CONFIG_PCR_PID_CH_CHANGED_SHIFT 12

/* XPT_RAVE :: CX14_ATSOFFSET_CONFIG :: ATSOFFSET_ENABLE [11:11] */
#define BCHP_XPT_RAVE_CX14_ATSOFFSET_CONFIG_ATSOFFSET_ENABLE_MASK  0x00000800
#define BCHP_XPT_RAVE_CX14_ATSOFFSET_CONFIG_ATSOFFSET_ENABLE_SHIFT 11

/* XPT_RAVE :: CX14_ATSOFFSET_CONFIG :: PCR_PID_CH [10:00] */
#define BCHP_XPT_RAVE_CX14_ATSOFFSET_CONFIG_PCR_PID_CH_MASK        0x000007ff
#define BCHP_XPT_RAVE_CX14_ATSOFFSET_CONFIG_PCR_PID_CH_SHIFT       0

/***************************************************************************
 *CX14_ATSOFFSET_OFFSET_MAGNITUDE - 32 bit magnitude of the 33 bit signed ATS offset
 ***************************************************************************/
/* XPT_RAVE :: CX14_ATSOFFSET_OFFSET_MAGNITUDE :: ATS_OFFSET_MAGNITUDE [31:00] */
#define BCHP_XPT_RAVE_CX14_ATSOFFSET_OFFSET_MAGNITUDE_ATS_OFFSET_MAGNITUDE_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX14_ATSOFFSET_OFFSET_MAGNITUDE_ATS_OFFSET_MAGNITUDE_SHIFT 0

/***************************************************************************
 *CX14_ATSOFFSET_OFFSET_SIGN_BIT - Sign bit of the 33 bit signed ATS offset
 ***************************************************************************/
/* XPT_RAVE :: CX14_ATSOFFSET_OFFSET_SIGN_BIT :: reserved_for_eco0 [31:01] */
#define BCHP_XPT_RAVE_CX14_ATSOFFSET_OFFSET_SIGN_BIT_reserved_for_eco0_MASK 0xfffffffe
#define BCHP_XPT_RAVE_CX14_ATSOFFSET_OFFSET_SIGN_BIT_reserved_for_eco0_SHIFT 1

/* XPT_RAVE :: CX14_ATSOFFSET_OFFSET_SIGN_BIT :: ATS_OFSET_SIGN [00:00] */
#define BCHP_XPT_RAVE_CX14_ATSOFFSET_OFFSET_SIGN_BIT_ATS_OFSET_SIGN_MASK 0x00000001
#define BCHP_XPT_RAVE_CX14_ATSOFFSET_OFFSET_SIGN_BIT_ATS_OFSET_SIGN_SHIFT 0

/***************************************************************************
 *CX14_ATSOFFSET_PCR - PCR value of the last PCR packet
 ***************************************************************************/
/* XPT_RAVE :: CX14_ATSOFFSET_PCR :: PCR [31:00] */
#define BCHP_XPT_RAVE_CX14_ATSOFFSET_PCR_PCR_MASK                  0xffffffff
#define BCHP_XPT_RAVE_CX14_ATSOFFSET_PCR_PCR_SHIFT                 0

/***************************************************************************
 *CX14_ATSOFFSET_ATS - ATS of the last packet carrying PCR
 ***************************************************************************/
/* XPT_RAVE :: CX14_ATSOFFSET_ATS :: ATS [31:00] */
#define BCHP_XPT_RAVE_CX14_ATSOFFSET_ATS_ATS_MASK                  0xffffffff
#define BCHP_XPT_RAVE_CX14_ATSOFFSET_ATS_ATS_SHIFT                 0

/***************************************************************************
 *CX14_ATSOFFSET_ADJ_ATS - Adjusted ATS of the last packet
 ***************************************************************************/
/* XPT_RAVE :: CX14_ATSOFFSET_ADJ_ATS :: ADJ_ATS [31:00] */
#define BCHP_XPT_RAVE_CX14_ATSOFFSET_ADJ_ATS_ADJ_ATS_MASK          0xffffffff
#define BCHP_XPT_RAVE_CX14_ATSOFFSET_ADJ_ATS_ADJ_ATS_SHIFT         0

/***************************************************************************
 *CX14_ATSOFFSET_NEXT_PKT_ATS - ATS to be used for next packet in Local Timestamp generation mode
 ***************************************************************************/
/* XPT_RAVE :: CX14_ATSOFFSET_NEXT_PKT_ATS :: NEXT_PKT_ATS [31:00] */
#define BCHP_XPT_RAVE_CX14_ATSOFFSET_NEXT_PKT_ATS_NEXT_PKT_ATS_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX14_ATSOFFSET_NEXT_PKT_ATS_NEXT_PKT_ATS_SHIFT 0

/***************************************************************************
 *CX14_ATSOFFSET_PKT2PKT_ATS_DELTA - ATS delta to be used in Local Timestamp generation mode
 ***************************************************************************/
/* XPT_RAVE :: CX14_ATSOFFSET_PKT2PKT_ATS_DELTA :: PKT2PKT_DELTA [31:00] */
#define BCHP_XPT_RAVE_CX14_ATSOFFSET_PKT2PKT_ATS_DELTA_PKT2PKT_DELTA_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX14_ATSOFFSET_PKT2PKT_ATS_DELTA_PKT2PKT_DELTA_SHIFT 0

/***************************************************************************
 *CX14_RAVE_Reg_4 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX14_RAVE_Reg_4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX14_RAVE_Reg_4_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX14_RAVE_Reg_4_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX14_RAVE_Reg_5 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX14_RAVE_Reg_5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX14_RAVE_Reg_5_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX14_RAVE_Reg_5_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX15_AV_CDB_WRITE_PTR - Context CDB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX15_AV_CDB_WRITE_PTR :: CDB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX15_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX15_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_SHIFT    0

/***************************************************************************
 *CX15_AV_CDB_READ_PTR - Context CDB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX15_AV_CDB_READ_PTR :: CDB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX15_AV_CDB_READ_PTR_CDB_READ_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX15_AV_CDB_READ_PTR_CDB_READ_PTR_SHIFT      0

/***************************************************************************
 *CX15_AV_CDB_BASE_PTR - Context CDB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX15_AV_CDB_BASE_PTR :: CDB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX15_AV_CDB_BASE_PTR_CDB_BASE_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX15_AV_CDB_BASE_PTR_CDB_BASE_PTR_SHIFT      0

/***************************************************************************
 *CX15_AV_CDB_END_PTR - Context CDB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX15_AV_CDB_END_PTR :: CDB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX15_AV_CDB_END_PTR_CDB_END_PTR_MASK         0xffffffff
#define BCHP_XPT_RAVE_CX15_AV_CDB_END_PTR_CDB_END_PTR_SHIFT        0

/***************************************************************************
 *CX15_AV_CDB_VALID_PTR - Context CDB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX15_AV_CDB_VALID_PTR :: CDB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX15_AV_CDB_VALID_PTR_CDB_VALID_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX15_AV_CDB_VALID_PTR_CDB_VALID_PTR_SHIFT    0

/***************************************************************************
 *CX15_AV_CDB_WRAPAROUND_PTR - Context CDB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX15_AV_CDB_WRAPAROUND_PTR :: CDB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX15_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX15_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX15_AV_CDB_THRESHOLD_LEVEL - Context CDB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX15_AV_CDB_THRESHOLD_LEVEL :: CDB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX15_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX15_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX15_AV_CDB_THRESHOLD_LEVEL :: CDB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX15_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX15_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX15_AV_CDB_DEPTH - Context CDB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX15_AV_CDB_DEPTH :: CDB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX15_AV_CDB_DEPTH_CDB_WRAPAROUND_MASK        0x80000000
#define BCHP_XPT_RAVE_CX15_AV_CDB_DEPTH_CDB_WRAPAROUND_SHIFT       31

/* XPT_RAVE :: CX15_AV_CDB_DEPTH :: CDB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX15_AV_CDB_DEPTH_CDB_OVERFLOW_MASK          0x40000000
#define BCHP_XPT_RAVE_CX15_AV_CDB_DEPTH_CDB_OVERFLOW_SHIFT         30

/* XPT_RAVE :: CX15_AV_CDB_DEPTH :: CDB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX15_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_MASK   0x30000000
#define BCHP_XPT_RAVE_CX15_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_SHIFT  28

/* XPT_RAVE :: CX15_AV_CDB_DEPTH :: CDB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX15_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_MASK      0x0fffffff
#define BCHP_XPT_RAVE_CX15_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_SHIFT     0

/***************************************************************************
 *CX15_AV_THRESHOLDS - Context Thresholds
 ***************************************************************************/
/* XPT_RAVE :: CX15_AV_THRESHOLDS :: CONTEXT_OVERFLOW_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX15_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX15_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX15_AV_THRESHOLDS :: CONTEXT_WRAPAROUND_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX15_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX15_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX15_AV_ITB_WRITE_PTR - Context ITB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX15_AV_ITB_WRITE_PTR :: ITB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX15_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX15_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_SHIFT    0

/***************************************************************************
 *CX15_AV_ITB_READ_PTR - Context ITB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX15_AV_ITB_READ_PTR :: ITB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX15_AV_ITB_READ_PTR_ITB_READ_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX15_AV_ITB_READ_PTR_ITB_READ_PTR_SHIFT      0

/***************************************************************************
 *CX15_AV_ITB_BASE_PTR - Context ITB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX15_AV_ITB_BASE_PTR :: ITB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX15_AV_ITB_BASE_PTR_ITB_BASE_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX15_AV_ITB_BASE_PTR_ITB_BASE_PTR_SHIFT      0

/***************************************************************************
 *CX15_AV_ITB_END_PTR - Context ITB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX15_AV_ITB_END_PTR :: ITB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX15_AV_ITB_END_PTR_ITB_END_PTR_MASK         0xffffffff
#define BCHP_XPT_RAVE_CX15_AV_ITB_END_PTR_ITB_END_PTR_SHIFT        0

/***************************************************************************
 *CX15_AV_ITB_VALID_PTR - Context ITB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX15_AV_ITB_VALID_PTR :: ITB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX15_AV_ITB_VALID_PTR_ITB_VALID_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX15_AV_ITB_VALID_PTR_ITB_VALID_PTR_SHIFT    0

/***************************************************************************
 *CX15_AV_ITB_WRAPAROUND_PTR - Context ITB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX15_AV_ITB_WRAPAROUND_PTR :: ITB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX15_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX15_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX15_AV_ITB_THRESHOLD_LEVEL - Context ITB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX15_AV_ITB_THRESHOLD_LEVEL :: ITB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX15_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX15_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX15_AV_ITB_THRESHOLD_LEVEL :: ITB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX15_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX15_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX15_AV_ITB_DEPTH - Context ITB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX15_AV_ITB_DEPTH :: ITB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX15_AV_ITB_DEPTH_ITB_WRAPAROUND_MASK        0x80000000
#define BCHP_XPT_RAVE_CX15_AV_ITB_DEPTH_ITB_WRAPAROUND_SHIFT       31

/* XPT_RAVE :: CX15_AV_ITB_DEPTH :: ITB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX15_AV_ITB_DEPTH_ITB_OVERFLOW_MASK          0x40000000
#define BCHP_XPT_RAVE_CX15_AV_ITB_DEPTH_ITB_OVERFLOW_SHIFT         30

/* XPT_RAVE :: CX15_AV_ITB_DEPTH :: ITB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX15_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_MASK   0x30000000
#define BCHP_XPT_RAVE_CX15_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_SHIFT  28

/* XPT_RAVE :: CX15_AV_ITB_DEPTH :: ITB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX15_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_MASK      0x0fffffff
#define BCHP_XPT_RAVE_CX15_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_SHIFT     0

/***************************************************************************
 *CX15_REC_MISC_CONFIG - Miscellaneous Config
 ***************************************************************************/
/* XPT_RAVE :: CX15_REC_MISC_CONFIG :: reserved_for_eco0 [31:18] */
#define BCHP_XPT_RAVE_CX15_REC_MISC_CONFIG_reserved_for_eco0_MASK  0xfffc0000
#define BCHP_XPT_RAVE_CX15_REC_MISC_CONFIG_reserved_for_eco0_SHIFT 18

/* XPT_RAVE :: CX15_REC_MISC_CONFIG :: EMM_EN [17:17] */
#define BCHP_XPT_RAVE_CX15_REC_MISC_CONFIG_EMM_EN_MASK             0x00020000
#define BCHP_XPT_RAVE_CX15_REC_MISC_CONFIG_EMM_EN_SHIFT            17

/* XPT_RAVE :: CX15_REC_MISC_CONFIG :: IGNORE_CLEAR_SC_EVENT [16:16] */
#define BCHP_XPT_RAVE_CX15_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_MASK 0x00010000
#define BCHP_XPT_RAVE_CX15_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_SHIFT 16

/* XPT_RAVE :: CX15_REC_MISC_CONFIG :: SC_DETECT_FOR_ALL [15:15] */
#define BCHP_XPT_RAVE_CX15_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_MASK  0x00008000
#define BCHP_XPT_RAVE_CX15_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_SHIFT 15

/* XPT_RAVE :: CX15_REC_MISC_CONFIG :: REC_AVN [14:14] */
#define BCHP_XPT_RAVE_CX15_REC_MISC_CONFIG_REC_AVN_MASK            0x00004000
#define BCHP_XPT_RAVE_CX15_REC_MISC_CONFIG_REC_AVN_SHIFT           14

/* XPT_RAVE :: CX15_REC_MISC_CONFIG :: TPIT_ENABLE [13:13] */
#define BCHP_XPT_RAVE_CX15_REC_MISC_CONFIG_TPIT_ENABLE_MASK        0x00002000
#define BCHP_XPT_RAVE_CX15_REC_MISC_CONFIG_TPIT_ENABLE_SHIFT       13

/* XPT_RAVE :: CX15_REC_MISC_CONFIG :: TPIT_CHANNEL [12:08] */
#define BCHP_XPT_RAVE_CX15_REC_MISC_CONFIG_TPIT_CHANNEL_MASK       0x00001f00
#define BCHP_XPT_RAVE_CX15_REC_MISC_CONFIG_TPIT_CHANNEL_SHIFT      8

/* XPT_RAVE :: CX15_REC_MISC_CONFIG :: reserved_for_eco1 [07:02] */
#define BCHP_XPT_RAVE_CX15_REC_MISC_CONFIG_reserved_for_eco1_MASK  0x000000fc
#define BCHP_XPT_RAVE_CX15_REC_MISC_CONFIG_reserved_for_eco1_SHIFT 2

/* XPT_RAVE :: CX15_REC_MISC_CONFIG :: SCD_MAP_MODE [01:00] */
#define BCHP_XPT_RAVE_CX15_REC_MISC_CONFIG_SCD_MAP_MODE_MASK       0x00000003
#define BCHP_XPT_RAVE_CX15_REC_MISC_CONFIG_SCD_MAP_MODE_SHIFT      0

/***************************************************************************
 *CX15_REC_SCD_PIDS_A - Context SCD map PIDS A
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX15_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX15_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_A [30:30] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_MASK 0x40000000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_SHIFT 30

/* XPT_RAVE :: CX15_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: SCD_NUMA [29:24] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_NUMA_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_NUMA_SHIFT 24

/* XPT_RAVE :: CX15_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX15_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: PID_CHA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_PID_CHA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_PID_CHA_VALID_SHIFT 15

/* XPT_RAVE :: CX15_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX15_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: SCD_PID_CHA [12:00] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PID_CHA_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PID_CHA_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX15_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX15_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_A [30:30] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_MASK 0x40000000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_SHIFT 30

/* XPT_RAVE :: CX15_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: SCD_NUMA [29:24] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_NUMA_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_NUMA_SHIFT 24

/* XPT_RAVE :: CX15_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX15_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: PIDA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_PIDA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_PIDA_VALID_SHIFT 15

/* XPT_RAVE :: CX15_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX15_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: SCD_PIDA [12:00] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PIDA_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PIDA_SHIFT 0

/***************************************************************************
 *CX15_REC_SCD_PIDS_B - Context SCD map PIDS B
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX15_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX15_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_B [30:30] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_MASK 0x40000000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_SHIFT 30

/* XPT_RAVE :: CX15_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: SCD_NUMB [29:24] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_NUMB_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_NUMB_SHIFT 24

/* XPT_RAVE :: CX15_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX15_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: PID_CHB_VALID [15:15] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_PID_CHB_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_PID_CHB_VALID_SHIFT 15

/* XPT_RAVE :: CX15_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX15_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: SCD_PID_CHB [12:00] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PID_CHB_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PID_CHB_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX15_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX15_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_B [30:30] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_B_MASK 0x40000000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_B_SHIFT 30

/* XPT_RAVE :: CX15_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: SCD_NUMB [29:24] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_NUMB_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_NUMB_SHIFT 24

/* XPT_RAVE :: CX15_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX15_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: PIDB_VALID [15:15] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_PIDB_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_PIDB_VALID_SHIFT 15

/* XPT_RAVE :: CX15_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX15_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: SCD_PIDB [12:00] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PIDB_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PIDB_SHIFT 0

/***************************************************************************
 *CX15_REC_SCD_PIDS_C - Context SCD map PIDS C
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX15_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX15_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_C [30:30] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_MASK 0x40000000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_SHIFT 30

/* XPT_RAVE :: CX15_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: SCD_NUMC [29:24] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_NUMC_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_NUMC_SHIFT 24

/* XPT_RAVE :: CX15_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX15_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: PID_CHC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_PID_CHC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_PID_CHC_VALID_SHIFT 15

/* XPT_RAVE :: CX15_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX15_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: SCD_PID_CHC [12:00] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PID_CHC_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PID_CHC_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX15_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX15_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_C [30:30] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_MASK 0x40000000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_SHIFT 30

/* XPT_RAVE :: CX15_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: SCD_NUMC [29:24] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_NUMC_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_NUMC_SHIFT 24

/* XPT_RAVE :: CX15_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX15_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: PIDC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_PIDC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_PIDC_VALID_SHIFT 15

/* XPT_RAVE :: CX15_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX15_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: SCD_PIDC [12:00] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PIDC_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PIDC_SHIFT 0

/***************************************************************************
 *CX15_REC_SCD_PIDS_D - Context SCD map PIDS D
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX15_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX15_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_D [30:30] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_MASK 0x40000000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_SHIFT 30

/* XPT_RAVE :: CX15_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: SCD_NUMD [29:24] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_NUMD_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_NUMD_SHIFT 24

/* XPT_RAVE :: CX15_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX15_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: PID_CHD_VALID [15:15] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_PID_CHD_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_PID_CHD_VALID_SHIFT 15

/* XPT_RAVE :: CX15_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX15_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: SCD_PID_CHD [12:00] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PID_CHD_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PID_CHD_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX15_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX15_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_D [30:30] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_D_MASK 0x40000000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_D_SHIFT 30

/* XPT_RAVE :: CX15_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: SCD_NUMD [29:24] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_NUMD_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_NUMD_SHIFT 24

/* XPT_RAVE :: CX15_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX15_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: PIDD_VALID [15:15] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_PIDD_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_PIDD_VALID_SHIFT 15

/* XPT_RAVE :: CX15_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX15_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: SCD_PIDD [12:00] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PIDD_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PIDD_SHIFT 0

/***************************************************************************
 *CX15_REC_SCD_PIDS_E - Context SCD map PIDS E
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX15_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX15_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_E [30:30] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_MASK 0x40000000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_SHIFT 30

/* XPT_RAVE :: CX15_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: SCD_NUME [29:24] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_NUME_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_NUME_SHIFT 24

/* XPT_RAVE :: CX15_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX15_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: PID_CHE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_PID_CHE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_PID_CHE_VALID_SHIFT 15

/* XPT_RAVE :: CX15_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX15_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: SCD_PID_CHE [12:00] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PID_CHE_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PID_CHE_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX15_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX15_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_E [30:30] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_MASK 0x40000000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_SHIFT 30

/* XPT_RAVE :: CX15_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: SCD_NUME [29:24] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_NUME_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_NUME_SHIFT 24

/* XPT_RAVE :: CX15_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX15_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: PIDE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_PIDE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_PIDE_VALID_SHIFT 15

/* XPT_RAVE :: CX15_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX15_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: SCD_PIDE [12:00] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PIDE_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PIDE_SHIFT 0

/***************************************************************************
 *CX15_REC_SCD_PIDS_F - Context SCD map PIDS F
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX15_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX15_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_F [30:30] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_MASK 0x40000000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_SHIFT 30

/* XPT_RAVE :: CX15_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: SCD_NUMF [29:24] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_NUMF_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_NUMF_SHIFT 24

/* XPT_RAVE :: CX15_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX15_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: PID_CHF_VALID [15:15] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_PID_CHF_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_PID_CHF_VALID_SHIFT 15

/* XPT_RAVE :: CX15_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX15_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: SCD_PID_CHF [12:00] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PID_CHF_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PID_CHF_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX15_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX15_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_F [30:30] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_F_MASK 0x40000000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_F_SHIFT 30

/* XPT_RAVE :: CX15_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: SCD_NUMF [29:24] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_NUMF_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_NUMF_SHIFT 24

/* XPT_RAVE :: CX15_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX15_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: PIDF_VALID [15:15] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_PIDF_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_PIDF_VALID_SHIFT 15

/* XPT_RAVE :: CX15_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX15_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: SCD_PIDF [12:00] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PIDF_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PIDF_SHIFT 0

/***************************************************************************
 *CX15_REC_SCD_PIDS_G - Context SCD map PIDS G
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX15_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX15_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_G [30:30] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_MASK 0x40000000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_SHIFT 30

/* XPT_RAVE :: CX15_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: SCD_NUMG [29:24] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_NUMG_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_NUMG_SHIFT 24

/* XPT_RAVE :: CX15_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX15_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: PID_CHG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_PID_CHG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_PID_CHG_VALID_SHIFT 15

/* XPT_RAVE :: CX15_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX15_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: SCD_PID_CHG [12:00] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PID_CHG_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PID_CHG_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX15_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX15_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_G [30:30] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_MASK 0x40000000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_SHIFT 30

/* XPT_RAVE :: CX15_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: SCD_NUMG [29:24] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_NUMG_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_NUMG_SHIFT 24

/* XPT_RAVE :: CX15_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX15_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: PIDG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_PIDG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_PIDG_VALID_SHIFT 15

/* XPT_RAVE :: CX15_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX15_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: SCD_PIDG [12:00] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PIDG_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PIDG_SHIFT 0

/***************************************************************************
 *CX15_REC_SCD_PIDS_H - Context SCD map PIDS H
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX15_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX15_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_H [30:30] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_MASK 0x40000000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_SHIFT 30

/* XPT_RAVE :: CX15_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: SCD_NUMH [29:24] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_NUMH_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_NUMH_SHIFT 24

/* XPT_RAVE :: CX15_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX15_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: PID_CHH_VALID [15:15] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_PID_CHH_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_PID_CHH_VALID_SHIFT 15

/* XPT_RAVE :: CX15_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX15_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: SCD_PID_CHH [12:00] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PID_CHH_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PID_CHH_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX15_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX15_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_H [30:30] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_H_MASK 0x40000000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_H_SHIFT 30

/* XPT_RAVE :: CX15_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: SCD_NUMH [29:24] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_NUMH_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_NUMH_SHIFT 24

/* XPT_RAVE :: CX15_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX15_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: PIDH_VALID [15:15] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_PIDH_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_PIDH_VALID_SHIFT 15

/* XPT_RAVE :: CX15_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX15_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: SCD_PIDH [12:00] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PIDH_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PIDH_SHIFT 0

/***************************************************************************
 *CX15_AV_MISC_CONFIG1 - Context Miscellaneous Config 1 Register
 ***************************************************************************/
/* XPT_RAVE :: CX15_AV_MISC_CONFIG1 :: BAND_HOLD_EN [31:31] */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG1_BAND_HOLD_EN_MASK       0x80000000
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG1_BAND_HOLD_EN_SHIFT      31

/* XPT_RAVE :: CX15_AV_MISC_CONFIG1 :: EMU_PREV_BYTE_REMOVE [30:30] */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_MASK 0x40000000
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_SHIFT 30

/* XPT_RAVE :: CX15_AV_MISC_CONFIG1 :: SHIFT_PTS [29:29] */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG1_SHIFT_PTS_MASK          0x20000000
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG1_SHIFT_PTS_SHIFT         29

/* XPT_RAVE :: CX15_AV_MISC_CONFIG1 :: CONVERT_PTS [28:28] */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG1_CONVERT_PTS_MASK        0x10000000
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG1_CONVERT_PTS_SHIFT       28

/* XPT_RAVE :: CX15_AV_MISC_CONFIG1 :: PES_SYNC_MODE [27:26] */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG1_PES_SYNC_MODE_MASK      0x0c000000
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG1_PES_SYNC_MODE_SHIFT     26

/* XPT_RAVE :: CX15_AV_MISC_CONFIG1 :: PES_TYPE_MODE [25:24] */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG1_PES_TYPE_MODE_MASK      0x03000000
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG1_PES_TYPE_MODE_SHIFT     24

/* XPT_RAVE :: CX15_AV_MISC_CONFIG1 :: EMU_PREV_MODE [23:23] */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG1_EMU_PREV_MODE_MASK      0x00800000
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG1_EMU_PREV_MODE_SHIFT     23

/* XPT_RAVE :: CX15_AV_MISC_CONFIG1 :: OUTPUT_FORMAT [22:21] */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG1_OUTPUT_FORMAT_MASK      0x00600000
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG1_OUTPUT_FORMAT_SHIFT     21

/* XPT_RAVE :: CX15_AV_MISC_CONFIG1 :: CONTEXT_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG1_CONTEXT_ENABLE_MASK     0x00100000
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG1_CONTEXT_ENABLE_SHIFT    20

/* XPT_RAVE :: CX15_AV_MISC_CONFIG1 :: INPUT_ES_FORMAT [19:16] */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG1_INPUT_ES_FORMAT_MASK    0x000f0000
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG1_INPUT_ES_FORMAT_SHIFT   16

/* XPT_RAVE :: CX15_AV_MISC_CONFIG1 :: STREAM_ID_HI [15:08] */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG1_STREAM_ID_HI_MASK       0x0000ff00
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG1_STREAM_ID_HI_SHIFT      8

/* XPT_RAVE :: CX15_AV_MISC_CONFIG1 :: STREAM_ID_LO [07:00] */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG1_STREAM_ID_LO_MASK       0x000000ff
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG1_STREAM_ID_LO_SHIFT      0

/***************************************************************************
 *CX15_AV_MISC_CONFIG2 - Context Miscellaneous Config 2 Register
 ***************************************************************************/
/* XPT_RAVE :: CX15_AV_MISC_CONFIG2 :: DISABLE_BEFORE_PES [31:31] */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_MASK 0x80000000
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_SHIFT 31

/* XPT_RAVE :: CX15_AV_MISC_CONFIG2 :: reserved_for_eco0 [30:22] */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG2_reserved_for_eco0_MASK  0x7fc00000
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG2_reserved_for_eco0_SHIFT 22

/* XPT_RAVE :: CX15_AV_MISC_CONFIG2 :: ITB_ENDIAN_CTRL [21:21] */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_MASK    0x00200000
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_SHIFT   21

/* XPT_RAVE :: CX15_AV_MISC_CONFIG2 :: CDB_ENDIAN_CTRL [20:20] */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_MASK    0x00100000
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_SHIFT   20

/* XPT_RAVE :: CX15_AV_MISC_CONFIG2 :: reserved_for_eco1 [19:12] */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG2_reserved_for_eco1_MASK  0x000ff000
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG2_reserved_for_eco1_SHIFT 12

/* XPT_RAVE :: CX15_AV_MISC_CONFIG2 :: IP_MODE_EN [11:11] */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG2_IP_MODE_EN_MASK         0x00000800
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG2_IP_MODE_EN_SHIFT        11

/* XPT_RAVE :: CX15_AV_MISC_CONFIG2 :: CONTEXT_DMEM_BASE [10:00] */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_MASK  0x000007ff
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *CX15_AV_MISC_CONFIG3 - Context Miscellaneous Config 3 Register
 ***************************************************************************/
/* XPT_RAVE :: CX15_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_HI [31:24] */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_SHIFT 24

/* XPT_RAVE :: CX15_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_LO [23:16] */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_SHIFT 16

/* XPT_RAVE :: CX15_AV_MISC_CONFIG3 :: PCR_RTS_EN [15:15] */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG3_PCR_RTS_EN_MASK         0x00008000
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG3_PCR_RTS_EN_SHIFT        15

/* XPT_RAVE :: CX15_AV_MISC_CONFIG3 :: DISABLE_PRV_HDR_DMEM [14:14] */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_MASK 0x00004000
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_SHIFT 14

/* XPT_RAVE :: CX15_AV_MISC_CONFIG3 :: ENABLE_BPP_SEARCH [13:13] */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_MASK  0x00002000
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_SHIFT 13

/* XPT_RAVE :: CX15_AV_MISC_CONFIG3 :: CHK_PACK_HDR_IN_AF [12:12] */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_MASK 0x00001000
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_SHIFT 12

/* XPT_RAVE :: CX15_AV_MISC_CONFIG3 :: CP_PERM_CHANGE_DETECT [11:11] */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_MASK 0x00000800
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_SHIFT 11

/* XPT_RAVE :: CX15_AV_MISC_CONFIG3 :: PES_EXT_SEARCH_MODE [10:09] */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_MASK 0x00000600
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_SHIFT 9

/* XPT_RAVE :: CX15_AV_MISC_CONFIG3 :: CDB_ITB_DEPTH_MODE [08:08] */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_MASK 0x00000100
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_SHIFT 8

/* XPT_RAVE :: CX15_AV_MISC_CONFIG3 :: DISABLE_PKT_ERRORS [07:07] */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_MASK 0x00000080
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_SHIFT 7

/* XPT_RAVE :: CX15_AV_MISC_CONFIG3 :: DISABLE_CC_CHECK [06:06] */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG3_DISABLE_CC_CHECK_MASK   0x00000040
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG3_DISABLE_CC_CHECK_SHIFT  6

/* XPT_RAVE :: CX15_AV_MISC_CONFIG3 :: MAX_COMPARE_PATTERNS [05:00] */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_MASK 0x0000003f
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_SHIFT 0

/***************************************************************************
 *CX15_AV_INTERRUPT_ENABLES - Context Interrupt Enables
 ***************************************************************************/
/* XPT_RAVE :: CX15_AV_INTERRUPT_ENABLES :: reserved0 [31:12] */
#define BCHP_XPT_RAVE_CX15_AV_INTERRUPT_ENABLES_reserved0_MASK     0xfffff000
#define BCHP_XPT_RAVE_CX15_AV_INTERRUPT_ENABLES_reserved0_SHIFT    12

/* XPT_RAVE :: CX15_AV_INTERRUPT_ENABLES :: ITB_UPPER_THRESH_INT_EN [11:11] */
#define BCHP_XPT_RAVE_CX15_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_MASK 0x00000800
#define BCHP_XPT_RAVE_CX15_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_SHIFT 11

/* XPT_RAVE :: CX15_AV_INTERRUPT_ENABLES :: ITB_LOWER_THRESH_INT_EN [10:10] */
#define BCHP_XPT_RAVE_CX15_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_MASK 0x00000400
#define BCHP_XPT_RAVE_CX15_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_SHIFT 10

/* XPT_RAVE :: CX15_AV_INTERRUPT_ENABLES :: CDB_UPPER_THRESH_INT_EN [09:09] */
#define BCHP_XPT_RAVE_CX15_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_MASK 0x00000200
#define BCHP_XPT_RAVE_CX15_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_SHIFT 9

/* XPT_RAVE :: CX15_AV_INTERRUPT_ENABLES :: CDB_LOWER_THRESH_INT_EN [08:08] */
#define BCHP_XPT_RAVE_CX15_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_MASK 0x00000100
#define BCHP_XPT_RAVE_CX15_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_SHIFT 8

/* XPT_RAVE :: CX15_AV_INTERRUPT_ENABLES :: LAST_CMD_INT_EN [07:07] */
#define BCHP_XPT_RAVE_CX15_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_MASK 0x00000080
#define BCHP_XPT_RAVE_CX15_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_SHIFT 7

/* XPT_RAVE :: CX15_AV_INTERRUPT_ENABLES :: SPLICE_INT_EN [06:06] */
#define BCHP_XPT_RAVE_CX15_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_MASK 0x00000040
#define BCHP_XPT_RAVE_CX15_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_SHIFT 6

/* XPT_RAVE :: CX15_AV_INTERRUPT_ENABLES :: ITB_OVERFLOW_INT_EN [05:05] */
#define BCHP_XPT_RAVE_CX15_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_MASK 0x00000020
#define BCHP_XPT_RAVE_CX15_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_SHIFT 5

/* XPT_RAVE :: CX15_AV_INTERRUPT_ENABLES :: CDB_OVERFLOW_INT_EN [04:04] */
#define BCHP_XPT_RAVE_CX15_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_MASK 0x00000010
#define BCHP_XPT_RAVE_CX15_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_SHIFT 4

/* XPT_RAVE :: CX15_AV_INTERRUPT_ENABLES :: CC_ERROR_INT_EN [03:03] */
#define BCHP_XPT_RAVE_CX15_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_MASK 0x00000008
#define BCHP_XPT_RAVE_CX15_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_SHIFT 3

/* XPT_RAVE :: CX15_AV_INTERRUPT_ENABLES :: TEI_ERROR_INT_EN [02:02] */
#define BCHP_XPT_RAVE_CX15_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_MASK 0x00000004
#define BCHP_XPT_RAVE_CX15_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_SHIFT 2

/* XPT_RAVE :: CX15_AV_INTERRUPT_ENABLES :: PUSI_ERROR_INT_EN [01:01] */
#define BCHP_XPT_RAVE_CX15_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_MASK 0x00000002
#define BCHP_XPT_RAVE_CX15_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_SHIFT 1

/* XPT_RAVE :: CX15_AV_INTERRUPT_ENABLES :: EMU_ERROR_INT_EN [00:00] */
#define BCHP_XPT_RAVE_CX15_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_MASK 0x00000001
#define BCHP_XPT_RAVE_CX15_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_SHIFT 0

/***************************************************************************
 *CX15_AV_COMP1_CONTROL - Context Comparator 1 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX15_AV_COMP1_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX15_AV_COMP1_CONTROL_reserved_for_eco0_MASK 0xf8000000
#define BCHP_XPT_RAVE_CX15_AV_COMP1_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX15_AV_COMP1_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX15_AV_COMP1_CONTROL_ALIGNMENT_EN_MASK      0x04000000
#define BCHP_XPT_RAVE_CX15_AV_COMP1_CONTROL_ALIGNMENT_EN_SHIFT     26

/* XPT_RAVE :: CX15_AV_COMP1_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX15_AV_COMP1_CONTROL_COMPARE_ES_DATA_MASK   0x02000000
#define BCHP_XPT_RAVE_CX15_AV_COMP1_CONTROL_COMPARE_ES_DATA_SHIFT  25

/* XPT_RAVE :: CX15_AV_COMP1_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX15_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX15_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX15_AV_COMP1_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX15_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX15_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX15_AV_COMP1_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX15_AV_COMP1_CONTROL_COMPARE_ALL_DATA_MASK  0x00400000
#define BCHP_XPT_RAVE_CX15_AV_COMP1_CONTROL_COMPARE_ALL_DATA_SHIFT 22

/* XPT_RAVE :: CX15_AV_COMP1_CONTROL :: CASCADE_ENABLE [21:21] */
#define BCHP_XPT_RAVE_CX15_AV_COMP1_CONTROL_CASCADE_ENABLE_MASK    0x00200000
#define BCHP_XPT_RAVE_CX15_AV_COMP1_CONTROL_CASCADE_ENABLE_SHIFT   21

/* XPT_RAVE :: CX15_AV_COMP1_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX15_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_MASK 0x00100000
#define BCHP_XPT_RAVE_CX15_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX15_AV_COMP1_CONTROL :: NUM_COMPARE_BYTES [19:17] */
#define BCHP_XPT_RAVE_CX15_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_MASK 0x000e0000
#define BCHP_XPT_RAVE_CX15_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX15_AV_COMP1_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX15_AV_COMP1_CONTROL_REPEAT_BYTE_MASK       0x0001e000
#define BCHP_XPT_RAVE_CX15_AV_COMP1_CONTROL_REPEAT_BYTE_SHIFT      13

/* XPT_RAVE :: CX15_AV_COMP1_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX15_AV_COMP1_CONTROL_COMP_ENABLE_MASK       0x00001000
#define BCHP_XPT_RAVE_CX15_AV_COMP1_CONTROL_COMP_ENABLE_SHIFT      12

/* XPT_RAVE :: CX15_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX15_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX15_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX15_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX15_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX15_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX15_AV_COMP1_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX15_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX15_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX15_AV_COMP1_COMPARE_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX15_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX15_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX15_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX15_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX15_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX15_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX15_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX15_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX15_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX15_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX15_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX15_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX15_AV_COMP1_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX15_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX15_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX15_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX15_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX15_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX15_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX15_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX15_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX15_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX15_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX15_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX15_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX15_AV_COMP1_FILTER_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX15_AV_COMP1_FILTER_VAL :: Exclusion_Value_D :: COMP1_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX15_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX15_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX15_AV_COMP1_FILTER_VAL :: Inclusion_Range_D :: COMP1_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX15_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX15_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX15_AV_COMP1_FILTER_VAL :: Exclusion_Value_C :: COMP1_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX15_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX15_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX15_AV_COMP1_FILTER_VAL :: Inclusion_Range_C :: COMP1_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX15_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX15_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX15_AV_COMP1_FILTER_VAL :: Exclusion_Value_B :: COMP1_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX15_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX15_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX15_AV_COMP1_FILTER_VAL :: Inclusion_Range_B :: COMP1_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX15_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX15_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX15_AV_COMP1_FILTER_VAL :: Exclusion_Value_A :: COMP1_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX15_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX15_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX15_AV_COMP1_FILTER_VAL :: Inclusion_Range_A :: COMP1_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX15_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX15_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX15_AV_COMP1_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX15_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP1_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX15_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX15_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX15_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP1_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX15_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX15_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX15_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP1_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX15_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX15_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX15_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP1_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX15_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX15_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX15_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP1_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX15_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX15_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX15_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP1_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX15_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX15_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX15_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP1_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX15_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX15_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX15_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP1_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX15_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX15_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX15_AV_COMP2_CONTROL - Context Comparator 2 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX15_AV_COMP2_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX15_AV_COMP2_CONTROL_reserved_for_eco0_MASK 0xf8000000
#define BCHP_XPT_RAVE_CX15_AV_COMP2_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX15_AV_COMP2_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX15_AV_COMP2_CONTROL_ALIGNMENT_EN_MASK      0x04000000
#define BCHP_XPT_RAVE_CX15_AV_COMP2_CONTROL_ALIGNMENT_EN_SHIFT     26

/* XPT_RAVE :: CX15_AV_COMP2_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX15_AV_COMP2_CONTROL_COMPARE_ES_DATA_MASK   0x02000000
#define BCHP_XPT_RAVE_CX15_AV_COMP2_CONTROL_COMPARE_ES_DATA_SHIFT  25

/* XPT_RAVE :: CX15_AV_COMP2_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX15_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX15_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX15_AV_COMP2_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX15_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX15_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX15_AV_COMP2_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX15_AV_COMP2_CONTROL_COMPARE_ALL_DATA_MASK  0x00400000
#define BCHP_XPT_RAVE_CX15_AV_COMP2_CONTROL_COMPARE_ALL_DATA_SHIFT 22

/* XPT_RAVE :: CX15_AV_COMP2_CONTROL :: reserved_for_eco1 [21:21] */
#define BCHP_XPT_RAVE_CX15_AV_COMP2_CONTROL_reserved_for_eco1_MASK 0x00200000
#define BCHP_XPT_RAVE_CX15_AV_COMP2_CONTROL_reserved_for_eco1_SHIFT 21

/* XPT_RAVE :: CX15_AV_COMP2_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX15_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_MASK 0x00100000
#define BCHP_XPT_RAVE_CX15_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX15_AV_COMP2_CONTROL :: reserved_for_eco2 [19:19] */
#define BCHP_XPT_RAVE_CX15_AV_COMP2_CONTROL_reserved_for_eco2_MASK 0x00080000
#define BCHP_XPT_RAVE_CX15_AV_COMP2_CONTROL_reserved_for_eco2_SHIFT 19

/* XPT_RAVE :: CX15_AV_COMP2_CONTROL :: NUM_COMPARE_BYTES [18:17] */
#define BCHP_XPT_RAVE_CX15_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_MASK 0x00060000
#define BCHP_XPT_RAVE_CX15_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX15_AV_COMP2_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX15_AV_COMP2_CONTROL_REPEAT_BYTE_MASK       0x0001e000
#define BCHP_XPT_RAVE_CX15_AV_COMP2_CONTROL_REPEAT_BYTE_SHIFT      13

/* XPT_RAVE :: CX15_AV_COMP2_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX15_AV_COMP2_CONTROL_COMP_ENABLE_MASK       0x00001000
#define BCHP_XPT_RAVE_CX15_AV_COMP2_CONTROL_COMP_ENABLE_SHIFT      12

/* XPT_RAVE :: CX15_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX15_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX15_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX15_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX15_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX15_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX15_AV_COMP2_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX15_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX15_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX15_AV_COMP2_COMPARE_VAL - Context Comparator 2 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX15_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX15_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX15_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX15_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX15_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX15_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX15_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX15_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX15_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX15_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX15_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX15_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX15_AV_COMP2_MASK_VAL - Context Comparator 2 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX15_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX15_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX15_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX15_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX15_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX15_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX15_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX15_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX15_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX15_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX15_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX15_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX15_AV_COMP2_FILTER_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX15_AV_COMP2_FILTER_VAL :: Exclusion_Value_D :: COMP2_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX15_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX15_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX15_AV_COMP2_FILTER_VAL :: Inclusion_Range_D :: COMP2_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX15_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX15_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX15_AV_COMP2_FILTER_VAL :: Exclusion_Value_C :: COMP2_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX15_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX15_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX15_AV_COMP2_FILTER_VAL :: Inclusion_Range_C :: COMP2_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX15_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX15_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX15_AV_COMP2_FILTER_VAL :: Exclusion_Value_B :: COMP2_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX15_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX15_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX15_AV_COMP2_FILTER_VAL :: Inclusion_Range_B :: COMP2_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX15_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX15_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX15_AV_COMP2_FILTER_VAL :: Exclusion_Value_A :: COMP2_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX15_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX15_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX15_AV_COMP2_FILTER_VAL :: Inclusion_Range_A :: COMP2_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX15_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX15_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX15_AV_COMP2_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX15_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP2_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX15_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX15_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX15_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP2_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX15_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX15_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX15_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP2_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX15_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX15_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX15_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP2_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX15_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX15_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX15_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP2_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX15_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX15_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX15_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP2_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX15_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX15_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX15_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP2_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX15_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX15_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX15_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP2_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX15_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX15_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX15_AV_COMP12_FILTER_MODE - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX15_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_D [31:30] */
#define BCHP_XPT_RAVE_CX15_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_MASK 0xc0000000
#define BCHP_XPT_RAVE_CX15_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_SHIFT 30

/* XPT_RAVE :: CX15_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_D [29:28] */
#define BCHP_XPT_RAVE_CX15_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_MASK 0x30000000
#define BCHP_XPT_RAVE_CX15_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_SHIFT 28

/* XPT_RAVE :: CX15_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_C [27:26] */
#define BCHP_XPT_RAVE_CX15_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_MASK 0x0c000000
#define BCHP_XPT_RAVE_CX15_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_SHIFT 26

/* XPT_RAVE :: CX15_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_C [25:24] */
#define BCHP_XPT_RAVE_CX15_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_MASK 0x03000000
#define BCHP_XPT_RAVE_CX15_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_SHIFT 24

/* XPT_RAVE :: CX15_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_B [23:22] */
#define BCHP_XPT_RAVE_CX15_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_MASK 0x00c00000
#define BCHP_XPT_RAVE_CX15_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_SHIFT 22

/* XPT_RAVE :: CX15_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_B [21:20] */
#define BCHP_XPT_RAVE_CX15_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_MASK 0x00300000
#define BCHP_XPT_RAVE_CX15_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_SHIFT 20

/* XPT_RAVE :: CX15_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_A [19:18] */
#define BCHP_XPT_RAVE_CX15_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_MASK 0x000c0000
#define BCHP_XPT_RAVE_CX15_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_SHIFT 18

/* XPT_RAVE :: CX15_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_A [17:16] */
#define BCHP_XPT_RAVE_CX15_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_MASK 0x00030000
#define BCHP_XPT_RAVE_CX15_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_SHIFT 16

/* XPT_RAVE :: CX15_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_D [15:14] */
#define BCHP_XPT_RAVE_CX15_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_MASK 0x0000c000
#define BCHP_XPT_RAVE_CX15_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_SHIFT 14

/* XPT_RAVE :: CX15_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_D [13:12] */
#define BCHP_XPT_RAVE_CX15_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_MASK 0x00003000
#define BCHP_XPT_RAVE_CX15_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_SHIFT 12

/* XPT_RAVE :: CX15_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_C [11:10] */
#define BCHP_XPT_RAVE_CX15_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX15_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_SHIFT 10

/* XPT_RAVE :: CX15_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_C [09:08] */
#define BCHP_XPT_RAVE_CX15_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_MASK 0x00000300
#define BCHP_XPT_RAVE_CX15_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_SHIFT 8

/* XPT_RAVE :: CX15_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_B [07:06] */
#define BCHP_XPT_RAVE_CX15_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_MASK 0x000000c0
#define BCHP_XPT_RAVE_CX15_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_SHIFT 6

/* XPT_RAVE :: CX15_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_B [05:04] */
#define BCHP_XPT_RAVE_CX15_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_MASK 0x00000030
#define BCHP_XPT_RAVE_CX15_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_SHIFT 4

/* XPT_RAVE :: CX15_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_A [03:02] */
#define BCHP_XPT_RAVE_CX15_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_MASK 0x0000000c
#define BCHP_XPT_RAVE_CX15_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_SHIFT 2

/* XPT_RAVE :: CX15_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_A [01:00] */
#define BCHP_XPT_RAVE_CX15_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_MASK 0x00000003
#define BCHP_XPT_RAVE_CX15_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_SHIFT 0

/***************************************************************************
 *CX15_AV_PID_STREAM_ID - Context PID and Stream ID Filter Value
 ***************************************************************************/
/* XPT_RAVE :: CX15_AV_PID_STREAM_ID :: PRV_HDR_ITB_EN [31:31] */
#define BCHP_XPT_RAVE_CX15_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_MASK    0x80000000
#define BCHP_XPT_RAVE_CX15_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_SHIFT   31

/* XPT_RAVE :: CX15_AV_PID_STREAM_ID :: PID_VALID [30:30] */
#define BCHP_XPT_RAVE_CX15_AV_PID_STREAM_ID_PID_VALID_MASK         0x40000000
#define BCHP_XPT_RAVE_CX15_AV_PID_STREAM_ID_PID_VALID_SHIFT        30

/* XPT_RAVE :: CX15_AV_PID_STREAM_ID :: AUD_FRAME_INFO [29:26] */
#define BCHP_XPT_RAVE_CX15_AV_PID_STREAM_ID_AUD_FRAME_INFO_MASK    0x3c000000
#define BCHP_XPT_RAVE_CX15_AV_PID_STREAM_ID_AUD_FRAME_INFO_SHIFT   26

/* XPT_RAVE :: CX15_AV_PID_STREAM_ID :: SSID_ENABLE [25:25] */
#define BCHP_XPT_RAVE_CX15_AV_PID_STREAM_ID_SSID_ENABLE_MASK       0x02000000
#define BCHP_XPT_RAVE_CX15_AV_PID_STREAM_ID_SSID_ENABLE_SHIFT      25

/* XPT_RAVE :: CX15_AV_PID_STREAM_ID :: SPLICE_EN [24:24] */
#define BCHP_XPT_RAVE_CX15_AV_PID_STREAM_ID_SPLICE_EN_MASK         0x01000000
#define BCHP_XPT_RAVE_CX15_AV_PID_STREAM_ID_SPLICE_EN_SHIFT        24

/* XPT_RAVE :: CX15_AV_PID_STREAM_ID :: reserved_for_eco0 [23:21] */
#define BCHP_XPT_RAVE_CX15_AV_PID_STREAM_ID_reserved_for_eco0_MASK 0x00e00000
#define BCHP_XPT_RAVE_CX15_AV_PID_STREAM_ID_reserved_for_eco0_SHIFT 21

/* XPT_RAVE :: CX15_AV_PID_STREAM_ID :: BAND_NUM [20:16] */
#define BCHP_XPT_RAVE_CX15_AV_PID_STREAM_ID_BAND_NUM_MASK          0x001f0000
#define BCHP_XPT_RAVE_CX15_AV_PID_STREAM_ID_BAND_NUM_SHIFT         16

/* XPT_RAVE :: CX15_AV_PID_STREAM_ID :: FILTER_PID_STREAM_ID [15:00] */
#define BCHP_XPT_RAVE_CX15_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX15_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_SHIFT 0

/***************************************************************************
 *CX15_REC_CTRL1 - Record Control Register 1
 ***************************************************************************/
/* XPT_RAVE :: CX15_REC_CTRL1 :: reserved_for_eco0 [31:16] */
#define BCHP_XPT_RAVE_CX15_REC_CTRL1_reserved_for_eco0_MASK        0xffff0000
#define BCHP_XPT_RAVE_CX15_REC_CTRL1_reserved_for_eco0_SHIFT       16

/* XPT_RAVE :: CX15_REC_CTRL1 :: DTV2MPEG_PADNUM [15:08] */
#define BCHP_XPT_RAVE_CX15_REC_CTRL1_DTV2MPEG_PADNUM_MASK          0x0000ff00
#define BCHP_XPT_RAVE_CX15_REC_CTRL1_DTV2MPEG_PADNUM_SHIFT         8

/* XPT_RAVE :: CX15_REC_CTRL1 :: reserved_for_eco1 [07:06] */
#define BCHP_XPT_RAVE_CX15_REC_CTRL1_reserved_for_eco1_MASK        0x000000c0
#define BCHP_XPT_RAVE_CX15_REC_CTRL1_reserved_for_eco1_SHIFT       6

/* XPT_RAVE :: CX15_REC_CTRL1 :: ATSC_SCRAM_CTRL [05:05] */
#define BCHP_XPT_RAVE_CX15_REC_CTRL1_ATSC_SCRAM_CTRL_MASK          0x00000020
#define BCHP_XPT_RAVE_CX15_REC_CTRL1_ATSC_SCRAM_CTRL_SHIFT         5

/* XPT_RAVE :: CX15_REC_CTRL1 :: PARSE_SC [04:04] */
#define BCHP_XPT_RAVE_CX15_REC_CTRL1_PARSE_SC_MASK                 0x00000010
#define BCHP_XPT_RAVE_CX15_REC_CTRL1_PARSE_SC_SHIFT                4

/* XPT_RAVE :: CX15_REC_CTRL1 :: SEAMLESS_PAUSE_MODE [03:03] */
#define BCHP_XPT_RAVE_CX15_REC_CTRL1_SEAMLESS_PAUSE_MODE_MASK      0x00000008
#define BCHP_XPT_RAVE_CX15_REC_CTRL1_SEAMLESS_PAUSE_MODE_SHIFT     3

/* XPT_RAVE :: CX15_REC_CTRL1 :: DTV_PF_TOGGLE_DIS [02:02] */
#define BCHP_XPT_RAVE_CX15_REC_CTRL1_DTV_PF_TOGGLE_DIS_MASK        0x00000004
#define BCHP_XPT_RAVE_CX15_REC_CTRL1_DTV_PF_TOGGLE_DIS_SHIFT       2

/* XPT_RAVE :: CX15_REC_CTRL1 :: REC_DTV2MPG_EN [01:01] */
#define BCHP_XPT_RAVE_CX15_REC_CTRL1_REC_DTV2MPG_EN_MASK           0x00000002
#define BCHP_XPT_RAVE_CX15_REC_CTRL1_REC_DTV2MPG_EN_SHIFT          1

/* XPT_RAVE :: CX15_REC_CTRL1 :: REC_TIMESTAMP_ENABLE [00:00] */
#define BCHP_XPT_RAVE_CX15_REC_CTRL1_REC_TIMESTAMP_ENABLE_MASK     0x00000001
#define BCHP_XPT_RAVE_CX15_REC_CTRL1_REC_TIMESTAMP_ENABLE_SHIFT    0

/***************************************************************************
 *CX15_REC_INIT_TS - Record Initial Timestamp Value Register
 ***************************************************************************/
/* XPT_RAVE :: CX15_REC_INIT_TS :: INIT_TS [31:00] */
#define BCHP_XPT_RAVE_CX15_REC_INIT_TS_INIT_TS_MASK                0xffffffff
#define BCHP_XPT_RAVE_CX15_REC_INIT_TS_INIT_TS_SHIFT               0

/***************************************************************************
 *CX15_REC_TS_CTRL - Record Timestamp Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX15_REC_TS_CTRL :: reserved_for_eco0 [31:06] */
#define BCHP_XPT_RAVE_CX15_REC_TS_CTRL_reserved_for_eco0_MASK      0xffffffc0
#define BCHP_XPT_RAVE_CX15_REC_TS_CTRL_reserved_for_eco0_SHIFT     6

/* XPT_RAVE :: CX15_REC_TS_CTRL :: TS_CHECK_DIS [05:05] */
#define BCHP_XPT_RAVE_CX15_REC_TS_CTRL_TS_CHECK_DIS_MASK           0x00000020
#define BCHP_XPT_RAVE_CX15_REC_TS_CTRL_TS_CHECK_DIS_SHIFT          5

/* XPT_RAVE :: CX15_REC_TS_CTRL :: REC_TIMESTAMP_MODE [04:03] */
#define BCHP_XPT_RAVE_CX15_REC_TS_CTRL_REC_TIMESTAMP_MODE_MASK     0x00000018
#define BCHP_XPT_RAVE_CX15_REC_TS_CTRL_REC_TIMESTAMP_MODE_SHIFT    3

/* XPT_RAVE :: CX15_REC_TS_CTRL :: TS_INIT_EN [02:02] */
#define BCHP_XPT_RAVE_CX15_REC_TS_CTRL_TS_INIT_EN_MASK             0x00000004
#define BCHP_XPT_RAVE_CX15_REC_TS_CTRL_TS_INIT_EN_SHIFT            2

/* XPT_RAVE :: CX15_REC_TS_CTRL :: TS_USER_BITS [01:00] */
#define BCHP_XPT_RAVE_CX15_REC_TS_CTRL_TS_USER_BITS_MASK           0x00000003
#define BCHP_XPT_RAVE_CX15_REC_TS_CTRL_TS_USER_BITS_SHIFT          0

/***************************************************************************
 *CX15_REC_TIME_CONFIG - Record Time Configuration Register
 ***************************************************************************/
/* XPT_RAVE :: CX15_REC_TIME_CONFIG :: reserved_for_eco0 [31:25] */
#define BCHP_XPT_RAVE_CX15_REC_TIME_CONFIG_reserved_for_eco0_MASK  0xfe000000
#define BCHP_XPT_RAVE_CX15_REC_TIME_CONFIG_reserved_for_eco0_SHIFT 25

/* XPT_RAVE :: CX15_REC_TIME_CONFIG :: REC_COUNT_MODE [24:24] */
#define BCHP_XPT_RAVE_CX15_REC_TIME_CONFIG_REC_COUNT_MODE_MASK     0x01000000
#define BCHP_XPT_RAVE_CX15_REC_TIME_CONFIG_REC_COUNT_MODE_SHIFT    24

/* XPT_RAVE :: CX15_REC_TIME_CONFIG :: REC_TIMEOUT_VAL [23:00] */
#define BCHP_XPT_RAVE_CX15_REC_TIME_CONFIG_REC_TIMEOUT_VAL_MASK    0x00ffffff
#define BCHP_XPT_RAVE_CX15_REC_TIME_CONFIG_REC_TIMEOUT_VAL_SHIFT   0

/***************************************************************************
 *CX15_AV_MISC_CONFIG4 - Context Miscellaneous Config 4 Register
 ***************************************************************************/
/* XPT_RAVE :: CX15_AV_MISC_CONFIG4 :: RESERVED_CONFIG [31:24] */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG4_RESERVED_CONFIG_MASK    0xff000000
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG4_RESERVED_CONFIG_SHIFT   24

/* XPT_RAVE :: CX15_AV_MISC_CONFIG4 :: reserved_for_eco0 [23:23] */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG4_reserved_for_eco0_MASK  0x00800000
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG4_reserved_for_eco0_SHIFT 23

/* XPT_RAVE :: CX15_AV_MISC_CONFIG4 :: PES_SID_EXT_DEP [22:16] */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG4_PES_SID_EXT_DEP_MASK    0x007f0000
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG4_PES_SID_EXT_DEP_SHIFT   16

/* XPT_RAVE :: CX15_AV_MISC_CONFIG4 :: reserved_for_eco1 [15:15] */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG4_reserved_for_eco1_MASK  0x00008000
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG4_reserved_for_eco1_SHIFT 15

/* XPT_RAVE :: CX15_AV_MISC_CONFIG4 :: PES_SID_EXT_IND [14:08] */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG4_PES_SID_EXT_IND_MASK    0x00007f00
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG4_PES_SID_EXT_IND_SHIFT   8

/* XPT_RAVE :: CX15_AV_MISC_CONFIG4 :: reserved_for_eco2 [07:02] */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG4_reserved_for_eco2_MASK  0x000000fc
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG4_reserved_for_eco2_SHIFT 2

/* XPT_RAVE :: CX15_AV_MISC_CONFIG4 :: PES_SID_EXT_MODE [01:00] */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG4_PES_SID_EXT_MODE_MASK   0x00000003
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG4_PES_SID_EXT_MODE_SHIFT  0

/***************************************************************************
 *CX15_PIC_CTR - Picture Counter register
 ***************************************************************************/
/* XPT_RAVE :: CX15_PIC_CTR :: reserved0 [31:16] */
#define BCHP_XPT_RAVE_CX15_PIC_CTR_reserved0_MASK                  0xffff0000
#define BCHP_XPT_RAVE_CX15_PIC_CTR_reserved0_SHIFT                 16

/* XPT_RAVE :: CX15_PIC_CTR :: VALUE [15:00] */
#define BCHP_XPT_RAVE_CX15_PIC_CTR_VALUE_MASK                      0x0000ffff
#define BCHP_XPT_RAVE_CX15_PIC_CTR_VALUE_SHIFT                     0

/***************************************************************************
 *CX15_PIC_CTR_MODE - Picture Counter Mode Register
 ***************************************************************************/
/* XPT_RAVE :: CX15_PIC_CTR_MODE :: reserved0 [31:31] */
#define BCHP_XPT_RAVE_CX15_PIC_CTR_MODE_reserved0_MASK             0x80000000
#define BCHP_XPT_RAVE_CX15_PIC_CTR_MODE_reserved0_SHIFT            31

/* XPT_RAVE :: CX15_PIC_CTR_MODE :: Valid_PIC_CTR_VALUE [30:28] */
#define BCHP_XPT_RAVE_CX15_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_MASK   0x70000000
#define BCHP_XPT_RAVE_CX15_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_SHIFT  28

/* XPT_RAVE :: CX15_PIC_CTR_MODE :: PIC_CTR_EN [27:27] */
#define BCHP_XPT_RAVE_CX15_PIC_CTR_MODE_PIC_CTR_EN_MASK            0x08000000
#define BCHP_XPT_RAVE_CX15_PIC_CTR_MODE_PIC_CTR_EN_SHIFT           27

/* XPT_RAVE :: CX15_PIC_CTR_MODE :: reserved1 [26:26] */
#define BCHP_XPT_RAVE_CX15_PIC_CTR_MODE_reserved1_MASK             0x04000000
#define BCHP_XPT_RAVE_CX15_PIC_CTR_MODE_reserved1_SHIFT            26

/* XPT_RAVE :: CX15_PIC_CTR_MODE :: PIC_CTR_MODE [25:24] */
#define BCHP_XPT_RAVE_CX15_PIC_CTR_MODE_PIC_CTR_MODE_MASK          0x03000000
#define BCHP_XPT_RAVE_CX15_PIC_CTR_MODE_PIC_CTR_MODE_SHIFT         24

/* XPT_RAVE :: CX15_PIC_CTR_MODE :: SCV0 [23:16] */
#define BCHP_XPT_RAVE_CX15_PIC_CTR_MODE_SCV0_MASK                  0x00ff0000
#define BCHP_XPT_RAVE_CX15_PIC_CTR_MODE_SCV0_SHIFT                 16

/* XPT_RAVE :: CX15_PIC_CTR_MODE :: SCV1 [15:08] */
#define BCHP_XPT_RAVE_CX15_PIC_CTR_MODE_SCV1_MASK                  0x0000ff00
#define BCHP_XPT_RAVE_CX15_PIC_CTR_MODE_SCV1_SHIFT                 8

/* XPT_RAVE :: CX15_PIC_CTR_MODE :: SCV2 [07:00] */
#define BCHP_XPT_RAVE_CX15_PIC_CTR_MODE_SCV2_MASK                  0x000000ff
#define BCHP_XPT_RAVE_CX15_PIC_CTR_MODE_SCV2_SHIFT                 0

/***************************************************************************
 *CX15_REC_TIMER - Record Timer Register
 ***************************************************************************/
/* XPT_RAVE :: CX15_REC_TIMER :: REC_TIMER [31:00] */
#define BCHP_XPT_RAVE_CX15_REC_TIMER_REC_TIMER_MASK                0xffffffff
#define BCHP_XPT_RAVE_CX15_REC_TIMER_REC_TIMER_SHIFT               0

/***************************************************************************
 *CX15_REC_STATE0 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX15_REC_STATE0 :: reserved_for_eco0 [31:18] */
#define BCHP_XPT_RAVE_CX15_REC_STATE0_reserved_for_eco0_MASK       0xfffc0000
#define BCHP_XPT_RAVE_CX15_REC_STATE0_reserved_for_eco0_SHIFT      18

/* XPT_RAVE :: CX15_REC_STATE0 :: REC_INIT_TIME_LO [17:08] */
#define BCHP_XPT_RAVE_CX15_REC_STATE0_REC_INIT_TIME_LO_MASK        0x0003ff00
#define BCHP_XPT_RAVE_CX15_REC_STATE0_REC_INIT_TIME_LO_SHIFT       8

/* XPT_RAVE :: CX15_REC_STATE0 :: reserved_for_eco1 [07:04] */
#define BCHP_XPT_RAVE_CX15_REC_STATE0_reserved_for_eco1_MASK       0x000000f0
#define BCHP_XPT_RAVE_CX15_REC_STATE0_reserved_for_eco1_SHIFT      4

/* XPT_RAVE :: CX15_REC_STATE0 :: LAST_CONV_TIME_STAMP_HI [03:02] */
#define BCHP_XPT_RAVE_CX15_REC_STATE0_LAST_CONV_TIME_STAMP_HI_MASK 0x0000000c
#define BCHP_XPT_RAVE_CX15_REC_STATE0_LAST_CONV_TIME_STAMP_HI_SHIFT 2

/* XPT_RAVE :: CX15_REC_STATE0 :: TS_INITIALIZED [01:01] */
#define BCHP_XPT_RAVE_CX15_REC_STATE0_TS_INITIALIZED_MASK          0x00000002
#define BCHP_XPT_RAVE_CX15_REC_STATE0_TS_INITIALIZED_SHIFT         1

/* XPT_RAVE :: CX15_REC_STATE0 :: REC_INITIALIZED [00:00] */
#define BCHP_XPT_RAVE_CX15_REC_STATE0_REC_INITIALIZED_MASK         0x00000001
#define BCHP_XPT_RAVE_CX15_REC_STATE0_REC_INITIALIZED_SHIFT        0

/***************************************************************************
 *CX15_REC_STATE1 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX15_REC_STATE1 :: REC_INIT_TIME_HI [31:00] */
#define BCHP_XPT_RAVE_CX15_REC_STATE1_REC_INIT_TIME_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX15_REC_STATE1_REC_INIT_TIME_HI_SHIFT       0

/***************************************************************************
 *CX15_REC_STATE2 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX15_REC_STATE2 :: INT_TIME_STAMP [31:00] */
#define BCHP_XPT_RAVE_CX15_REC_STATE2_INT_TIME_STAMP_MASK          0xffffffff
#define BCHP_XPT_RAVE_CX15_REC_STATE2_INT_TIME_STAMP_SHIFT         0

/***************************************************************************
 *CX15_REC_STATE2b - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX15_REC_STATE2b :: LAST_CONV_TIME_STAMP_LO [31:00] */
#define BCHP_XPT_RAVE_CX15_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX15_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_SHIFT 0

/***************************************************************************
 *CX15_REC_STATE3 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX15_REC_STATE3 :: reserved_for_eco0 [31:09] */
#define BCHP_XPT_RAVE_CX15_REC_STATE3_reserved_for_eco0_MASK       0xfffffe00
#define BCHP_XPT_RAVE_CX15_REC_STATE3_reserved_for_eco0_SHIFT      9

/* XPT_RAVE :: CX15_REC_STATE3 :: REC_DSS_PARITY [08:08] */
#define BCHP_XPT_RAVE_CX15_REC_STATE3_REC_DSS_PARITY_MASK          0x00000100
#define BCHP_XPT_RAVE_CX15_REC_STATE3_REC_DSS_PARITY_SHIFT         8

/* XPT_RAVE :: CX15_REC_STATE3 :: REC_COUNT_HI [07:00] */
#define BCHP_XPT_RAVE_CX15_REC_STATE3_REC_COUNT_HI_MASK            0x000000ff
#define BCHP_XPT_RAVE_CX15_REC_STATE3_REC_COUNT_HI_SHIFT           0

/***************************************************************************
 *CX15_REC_COUNT - Record Packet Count Register
 ***************************************************************************/
/* XPT_RAVE :: CX15_REC_COUNT :: REC_COUNT [31:00] */
#define BCHP_XPT_RAVE_CX15_REC_COUNT_REC_COUNT_MASK                0xffffffff
#define BCHP_XPT_RAVE_CX15_REC_COUNT_REC_COUNT_SHIFT               0

/***************************************************************************
 *CX15_PIC_INC_DEC_CTRL - Picture Counter Increment/Decrement/Reset Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX15_PIC_INC_DEC_CTRL :: reserved0 [31:18] */
#define BCHP_XPT_RAVE_CX15_PIC_INC_DEC_CTRL_reserved0_MASK         0xfffc0000
#define BCHP_XPT_RAVE_CX15_PIC_INC_DEC_CTRL_reserved0_SHIFT        18

/* XPT_RAVE :: CX15_PIC_INC_DEC_CTRL :: INC_DEC_MODE [17:16] */
#define BCHP_XPT_RAVE_CX15_PIC_INC_DEC_CTRL_INC_DEC_MODE_MASK      0x00030000
#define BCHP_XPT_RAVE_CX15_PIC_INC_DEC_CTRL_INC_DEC_MODE_SHIFT     16

/* XPT_RAVE :: CX15_PIC_INC_DEC_CTRL :: INC_DEC_VALUE [15:00] */
#define BCHP_XPT_RAVE_CX15_PIC_INC_DEC_CTRL_INC_DEC_VALUE_MASK     0x0000ffff
#define BCHP_XPT_RAVE_CX15_PIC_INC_DEC_CTRL_INC_DEC_VALUE_SHIFT    0

/***************************************************************************
 *CX15_SC - Scrambling Control Monitor Register
 ***************************************************************************/
/* XPT_RAVE :: CX15_SC :: RESERVED_FOR_FW_0 [31:08] */
#define BCHP_XPT_RAVE_CX15_SC_RESERVED_FOR_FW_0_MASK               0xffffff00
#define BCHP_XPT_RAVE_CX15_SC_RESERVED_FOR_FW_0_SHIFT              8

/* XPT_RAVE :: CX15_SC :: SC_ENABLE [07:07] */
#define BCHP_XPT_RAVE_CX15_SC_SC_ENABLE_MASK                       0x00000080
#define BCHP_XPT_RAVE_CX15_SC_SC_ENABLE_SHIFT                      7

/* XPT_RAVE :: CX15_SC :: SC_PUSI_VALID [06:06] */
#define BCHP_XPT_RAVE_CX15_SC_SC_PUSI_VALID_MASK                   0x00000040
#define BCHP_XPT_RAVE_CX15_SC_SC_PUSI_VALID_SHIFT                  6

/* XPT_RAVE :: CX15_SC :: SC_PUSI [05:04] */
#define BCHP_XPT_RAVE_CX15_SC_SC_PUSI_MASK                         0x00000030
#define BCHP_XPT_RAVE_CX15_SC_SC_PUSI_SHIFT                        4

/* XPT_RAVE :: CX15_SC :: SC_OR_MODE [03:03] */
#define BCHP_XPT_RAVE_CX15_SC_SC_OR_MODE_MASK                      0x00000008
#define BCHP_XPT_RAVE_CX15_SC_SC_OR_MODE_SHIFT                     3

/* XPT_RAVE :: CX15_SC :: SC_ALL_VALID [02:02] */
#define BCHP_XPT_RAVE_CX15_SC_SC_ALL_VALID_MASK                    0x00000004
#define BCHP_XPT_RAVE_CX15_SC_SC_ALL_VALID_SHIFT                   2

/* XPT_RAVE :: CX15_SC :: SC_ALL [01:00] */
#define BCHP_XPT_RAVE_CX15_SC_SC_ALL_MASK                          0x00000003
#define BCHP_XPT_RAVE_CX15_SC_SC_ALL_SHIFT                         0

/***************************************************************************
 *CX15_AV_MISC_CONFIG5 - Context Miscellaneous Config 5 Register
 ***************************************************************************/
/* XPT_RAVE :: CX15_AV_MISC_CONFIG5 :: RESERVED_FOR_FW_1 [31:26] */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG5_RESERVED_FOR_FW_1_MASK  0xfc000000
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG5_RESERVED_FOR_FW_1_SHIFT 26

/* XPT_RAVE :: CX15_AV_MISC_CONFIG5 :: ITB_OVFL_INT_STATUS [25:25] */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG5_ITB_OVFL_INT_STATUS_MASK 0x02000000
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG5_ITB_OVFL_INT_STATUS_SHIFT 25

/* XPT_RAVE :: CX15_AV_MISC_CONFIG5 :: CDB_OVFL_INT_STATUS [24:24] */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG5_CDB_OVFL_INT_STATUS_MASK 0x01000000
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG5_CDB_OVFL_INT_STATUS_SHIFT 24

/* XPT_RAVE :: CX15_AV_MISC_CONFIG5 :: ASF_HEADER_LENGTH [23:16] */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG5_ASF_HEADER_LENGTH_MASK  0x00ff0000
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG5_ASF_HEADER_LENGTH_SHIFT 16

/* XPT_RAVE :: CX15_AV_MISC_CONFIG5 :: ASF_ENABLE [15:15] */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG5_ASF_ENABLE_MASK         0x00008000
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG5_ASF_ENABLE_SHIFT        15

/* XPT_RAVE :: CX15_AV_MISC_CONFIG5 :: ASF_AV_MODE [14:14] */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG5_ASF_AV_MODE_MASK        0x00004000
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG5_ASF_AV_MODE_SHIFT       14

/* XPT_RAVE :: CX15_AV_MISC_CONFIG5 :: RESERVED_FOR_FW_2 [13:09] */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG5_RESERVED_FOR_FW_2_MASK  0x00003e00
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG5_RESERVED_FOR_FW_2_SHIFT 9

/* XPT_RAVE :: CX15_AV_MISC_CONFIG5 :: VCT_PID_EN [08:08] */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG5_VCT_PID_EN_MASK         0x00000100
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG5_VCT_PID_EN_SHIFT        8

/* XPT_RAVE :: CX15_AV_MISC_CONFIG5 :: VCT_TABLE_ID [07:00] */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG5_VCT_TABLE_ID_MASK       0x000000ff
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG5_VCT_TABLE_ID_SHIFT      0

/***************************************************************************
 *CX15_RAVE_Reg_1 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX15_RAVE_Reg_1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX15_RAVE_Reg_1_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX15_RAVE_Reg_1_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX15_RAVE_Reg_2 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX15_RAVE_Reg_2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX15_RAVE_Reg_2_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX15_RAVE_Reg_2_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX15_RAVE_Reg_3 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX15_RAVE_Reg_3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX15_RAVE_Reg_3_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX15_RAVE_Reg_3_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX15_ATSOFFSET_CONFIG - Config register for ATS OFFSET feature
 ***************************************************************************/
/* XPT_RAVE :: CX15_ATSOFFSET_CONFIG :: reserved_for_eco0 [31:16] */
#define BCHP_XPT_RAVE_CX15_ATSOFFSET_CONFIG_reserved_for_eco0_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX15_ATSOFFSET_CONFIG_reserved_for_eco0_SHIFT 16

/* XPT_RAVE :: CX15_ATSOFFSET_CONFIG :: LOCAL_ATS_FORMAT [15:15] */
#define BCHP_XPT_RAVE_CX15_ATSOFFSET_CONFIG_LOCAL_ATS_FORMAT_MASK  0x00008000
#define BCHP_XPT_RAVE_CX15_ATSOFFSET_CONFIG_LOCAL_ATS_FORMAT_SHIFT 15

/* XPT_RAVE :: CX15_ATSOFFSET_CONFIG :: LOCAL_ATS_GEN_ENABLE [14:14] */
#define BCHP_XPT_RAVE_CX15_ATSOFFSET_CONFIG_LOCAL_ATS_GEN_ENABLE_MASK 0x00004000
#define BCHP_XPT_RAVE_CX15_ATSOFFSET_CONFIG_LOCAL_ATS_GEN_ENABLE_SHIFT 14

/* XPT_RAVE :: CX15_ATSOFFSET_CONFIG :: SW_ATSOFFSET_ENABLE [13:13] */
#define BCHP_XPT_RAVE_CX15_ATSOFFSET_CONFIG_SW_ATSOFFSET_ENABLE_MASK 0x00002000
#define BCHP_XPT_RAVE_CX15_ATSOFFSET_CONFIG_SW_ATSOFFSET_ENABLE_SHIFT 13

/* XPT_RAVE :: CX15_ATSOFFSET_CONFIG :: PCR_PID_CH_CHANGED [12:12] */
#define BCHP_XPT_RAVE_CX15_ATSOFFSET_CONFIG_PCR_PID_CH_CHANGED_MASK 0x00001000
#define BCHP_XPT_RAVE_CX15_ATSOFFSET_CONFIG_PCR_PID_CH_CHANGED_SHIFT 12

/* XPT_RAVE :: CX15_ATSOFFSET_CONFIG :: ATSOFFSET_ENABLE [11:11] */
#define BCHP_XPT_RAVE_CX15_ATSOFFSET_CONFIG_ATSOFFSET_ENABLE_MASK  0x00000800
#define BCHP_XPT_RAVE_CX15_ATSOFFSET_CONFIG_ATSOFFSET_ENABLE_SHIFT 11

/* XPT_RAVE :: CX15_ATSOFFSET_CONFIG :: PCR_PID_CH [10:00] */
#define BCHP_XPT_RAVE_CX15_ATSOFFSET_CONFIG_PCR_PID_CH_MASK        0x000007ff
#define BCHP_XPT_RAVE_CX15_ATSOFFSET_CONFIG_PCR_PID_CH_SHIFT       0

/***************************************************************************
 *CX15_ATSOFFSET_OFFSET_MAGNITUDE - 32 bit magnitude of the 33 bit signed ATS offset
 ***************************************************************************/
/* XPT_RAVE :: CX15_ATSOFFSET_OFFSET_MAGNITUDE :: ATS_OFFSET_MAGNITUDE [31:00] */
#define BCHP_XPT_RAVE_CX15_ATSOFFSET_OFFSET_MAGNITUDE_ATS_OFFSET_MAGNITUDE_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX15_ATSOFFSET_OFFSET_MAGNITUDE_ATS_OFFSET_MAGNITUDE_SHIFT 0

/***************************************************************************
 *CX15_ATSOFFSET_OFFSET_SIGN_BIT - Sign bit of the 33 bit signed ATS offset
 ***************************************************************************/
/* XPT_RAVE :: CX15_ATSOFFSET_OFFSET_SIGN_BIT :: reserved_for_eco0 [31:01] */
#define BCHP_XPT_RAVE_CX15_ATSOFFSET_OFFSET_SIGN_BIT_reserved_for_eco0_MASK 0xfffffffe
#define BCHP_XPT_RAVE_CX15_ATSOFFSET_OFFSET_SIGN_BIT_reserved_for_eco0_SHIFT 1

/* XPT_RAVE :: CX15_ATSOFFSET_OFFSET_SIGN_BIT :: ATS_OFSET_SIGN [00:00] */
#define BCHP_XPT_RAVE_CX15_ATSOFFSET_OFFSET_SIGN_BIT_ATS_OFSET_SIGN_MASK 0x00000001
#define BCHP_XPT_RAVE_CX15_ATSOFFSET_OFFSET_SIGN_BIT_ATS_OFSET_SIGN_SHIFT 0

/***************************************************************************
 *CX15_ATSOFFSET_PCR - PCR value of the last PCR packet
 ***************************************************************************/
/* XPT_RAVE :: CX15_ATSOFFSET_PCR :: PCR [31:00] */
#define BCHP_XPT_RAVE_CX15_ATSOFFSET_PCR_PCR_MASK                  0xffffffff
#define BCHP_XPT_RAVE_CX15_ATSOFFSET_PCR_PCR_SHIFT                 0

/***************************************************************************
 *CX15_ATSOFFSET_ATS - ATS of the last packet carrying PCR
 ***************************************************************************/
/* XPT_RAVE :: CX15_ATSOFFSET_ATS :: ATS [31:00] */
#define BCHP_XPT_RAVE_CX15_ATSOFFSET_ATS_ATS_MASK                  0xffffffff
#define BCHP_XPT_RAVE_CX15_ATSOFFSET_ATS_ATS_SHIFT                 0

/***************************************************************************
 *CX15_ATSOFFSET_ADJ_ATS - Adjusted ATS of the last packet
 ***************************************************************************/
/* XPT_RAVE :: CX15_ATSOFFSET_ADJ_ATS :: ADJ_ATS [31:00] */
#define BCHP_XPT_RAVE_CX15_ATSOFFSET_ADJ_ATS_ADJ_ATS_MASK          0xffffffff
#define BCHP_XPT_RAVE_CX15_ATSOFFSET_ADJ_ATS_ADJ_ATS_SHIFT         0

/***************************************************************************
 *CX15_ATSOFFSET_NEXT_PKT_ATS - ATS to be used for next packet in Local Timestamp generation mode
 ***************************************************************************/
/* XPT_RAVE :: CX15_ATSOFFSET_NEXT_PKT_ATS :: NEXT_PKT_ATS [31:00] */
#define BCHP_XPT_RAVE_CX15_ATSOFFSET_NEXT_PKT_ATS_NEXT_PKT_ATS_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX15_ATSOFFSET_NEXT_PKT_ATS_NEXT_PKT_ATS_SHIFT 0

/***************************************************************************
 *CX15_ATSOFFSET_PKT2PKT_ATS_DELTA - ATS delta to be used in Local Timestamp generation mode
 ***************************************************************************/
/* XPT_RAVE :: CX15_ATSOFFSET_PKT2PKT_ATS_DELTA :: PKT2PKT_DELTA [31:00] */
#define BCHP_XPT_RAVE_CX15_ATSOFFSET_PKT2PKT_ATS_DELTA_PKT2PKT_DELTA_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX15_ATSOFFSET_PKT2PKT_ATS_DELTA_PKT2PKT_DELTA_SHIFT 0

/***************************************************************************
 *CX15_RAVE_Reg_4 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX15_RAVE_Reg_4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX15_RAVE_Reg_4_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX15_RAVE_Reg_4_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX15_RAVE_Reg_5 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX15_RAVE_Reg_5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX15_RAVE_Reg_5_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX15_RAVE_Reg_5_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX16_AV_CDB_WRITE_PTR - Context CDB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX16_AV_CDB_WRITE_PTR :: CDB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX16_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX16_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_SHIFT    0

/***************************************************************************
 *CX16_AV_CDB_READ_PTR - Context CDB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX16_AV_CDB_READ_PTR :: CDB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX16_AV_CDB_READ_PTR_CDB_READ_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX16_AV_CDB_READ_PTR_CDB_READ_PTR_SHIFT      0

/***************************************************************************
 *CX16_AV_CDB_BASE_PTR - Context CDB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX16_AV_CDB_BASE_PTR :: CDB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX16_AV_CDB_BASE_PTR_CDB_BASE_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX16_AV_CDB_BASE_PTR_CDB_BASE_PTR_SHIFT      0

/***************************************************************************
 *CX16_AV_CDB_END_PTR - Context CDB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX16_AV_CDB_END_PTR :: CDB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX16_AV_CDB_END_PTR_CDB_END_PTR_MASK         0xffffffff
#define BCHP_XPT_RAVE_CX16_AV_CDB_END_PTR_CDB_END_PTR_SHIFT        0

/***************************************************************************
 *CX16_AV_CDB_VALID_PTR - Context CDB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX16_AV_CDB_VALID_PTR :: CDB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX16_AV_CDB_VALID_PTR_CDB_VALID_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX16_AV_CDB_VALID_PTR_CDB_VALID_PTR_SHIFT    0

/***************************************************************************
 *CX16_AV_CDB_WRAPAROUND_PTR - Context CDB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX16_AV_CDB_WRAPAROUND_PTR :: CDB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX16_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX16_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX16_AV_CDB_THRESHOLD_LEVEL - Context CDB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX16_AV_CDB_THRESHOLD_LEVEL :: CDB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX16_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX16_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX16_AV_CDB_THRESHOLD_LEVEL :: CDB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX16_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX16_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX16_AV_CDB_DEPTH - Context CDB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX16_AV_CDB_DEPTH :: CDB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX16_AV_CDB_DEPTH_CDB_WRAPAROUND_MASK        0x80000000
#define BCHP_XPT_RAVE_CX16_AV_CDB_DEPTH_CDB_WRAPAROUND_SHIFT       31

/* XPT_RAVE :: CX16_AV_CDB_DEPTH :: CDB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX16_AV_CDB_DEPTH_CDB_OVERFLOW_MASK          0x40000000
#define BCHP_XPT_RAVE_CX16_AV_CDB_DEPTH_CDB_OVERFLOW_SHIFT         30

/* XPT_RAVE :: CX16_AV_CDB_DEPTH :: CDB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX16_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_MASK   0x30000000
#define BCHP_XPT_RAVE_CX16_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_SHIFT  28

/* XPT_RAVE :: CX16_AV_CDB_DEPTH :: CDB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX16_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_MASK      0x0fffffff
#define BCHP_XPT_RAVE_CX16_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_SHIFT     0

/***************************************************************************
 *CX16_AV_THRESHOLDS - Context Thresholds
 ***************************************************************************/
/* XPT_RAVE :: CX16_AV_THRESHOLDS :: CONTEXT_OVERFLOW_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX16_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX16_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX16_AV_THRESHOLDS :: CONTEXT_WRAPAROUND_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX16_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX16_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX16_AV_ITB_WRITE_PTR - Context ITB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX16_AV_ITB_WRITE_PTR :: ITB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX16_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX16_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_SHIFT    0

/***************************************************************************
 *CX16_AV_ITB_READ_PTR - Context ITB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX16_AV_ITB_READ_PTR :: ITB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX16_AV_ITB_READ_PTR_ITB_READ_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX16_AV_ITB_READ_PTR_ITB_READ_PTR_SHIFT      0

/***************************************************************************
 *CX16_AV_ITB_BASE_PTR - Context ITB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX16_AV_ITB_BASE_PTR :: ITB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX16_AV_ITB_BASE_PTR_ITB_BASE_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX16_AV_ITB_BASE_PTR_ITB_BASE_PTR_SHIFT      0

/***************************************************************************
 *CX16_AV_ITB_END_PTR - Context ITB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX16_AV_ITB_END_PTR :: ITB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX16_AV_ITB_END_PTR_ITB_END_PTR_MASK         0xffffffff
#define BCHP_XPT_RAVE_CX16_AV_ITB_END_PTR_ITB_END_PTR_SHIFT        0

/***************************************************************************
 *CX16_AV_ITB_VALID_PTR - Context ITB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX16_AV_ITB_VALID_PTR :: ITB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX16_AV_ITB_VALID_PTR_ITB_VALID_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX16_AV_ITB_VALID_PTR_ITB_VALID_PTR_SHIFT    0

/***************************************************************************
 *CX16_AV_ITB_WRAPAROUND_PTR - Context ITB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX16_AV_ITB_WRAPAROUND_PTR :: ITB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX16_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX16_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX16_AV_ITB_THRESHOLD_LEVEL - Context ITB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX16_AV_ITB_THRESHOLD_LEVEL :: ITB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX16_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX16_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX16_AV_ITB_THRESHOLD_LEVEL :: ITB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX16_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX16_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX16_AV_ITB_DEPTH - Context ITB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX16_AV_ITB_DEPTH :: ITB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX16_AV_ITB_DEPTH_ITB_WRAPAROUND_MASK        0x80000000
#define BCHP_XPT_RAVE_CX16_AV_ITB_DEPTH_ITB_WRAPAROUND_SHIFT       31

/* XPT_RAVE :: CX16_AV_ITB_DEPTH :: ITB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX16_AV_ITB_DEPTH_ITB_OVERFLOW_MASK          0x40000000
#define BCHP_XPT_RAVE_CX16_AV_ITB_DEPTH_ITB_OVERFLOW_SHIFT         30

/* XPT_RAVE :: CX16_AV_ITB_DEPTH :: ITB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX16_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_MASK   0x30000000
#define BCHP_XPT_RAVE_CX16_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_SHIFT  28

/* XPT_RAVE :: CX16_AV_ITB_DEPTH :: ITB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX16_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_MASK      0x0fffffff
#define BCHP_XPT_RAVE_CX16_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_SHIFT     0

/***************************************************************************
 *CX16_REC_MISC_CONFIG - Miscellaneous Config
 ***************************************************************************/
/* XPT_RAVE :: CX16_REC_MISC_CONFIG :: reserved_for_eco0 [31:18] */
#define BCHP_XPT_RAVE_CX16_REC_MISC_CONFIG_reserved_for_eco0_MASK  0xfffc0000
#define BCHP_XPT_RAVE_CX16_REC_MISC_CONFIG_reserved_for_eco0_SHIFT 18

/* XPT_RAVE :: CX16_REC_MISC_CONFIG :: EMM_EN [17:17] */
#define BCHP_XPT_RAVE_CX16_REC_MISC_CONFIG_EMM_EN_MASK             0x00020000
#define BCHP_XPT_RAVE_CX16_REC_MISC_CONFIG_EMM_EN_SHIFT            17

/* XPT_RAVE :: CX16_REC_MISC_CONFIG :: IGNORE_CLEAR_SC_EVENT [16:16] */
#define BCHP_XPT_RAVE_CX16_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_MASK 0x00010000
#define BCHP_XPT_RAVE_CX16_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_SHIFT 16

/* XPT_RAVE :: CX16_REC_MISC_CONFIG :: SC_DETECT_FOR_ALL [15:15] */
#define BCHP_XPT_RAVE_CX16_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_MASK  0x00008000
#define BCHP_XPT_RAVE_CX16_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_SHIFT 15

/* XPT_RAVE :: CX16_REC_MISC_CONFIG :: REC_AVN [14:14] */
#define BCHP_XPT_RAVE_CX16_REC_MISC_CONFIG_REC_AVN_MASK            0x00004000
#define BCHP_XPT_RAVE_CX16_REC_MISC_CONFIG_REC_AVN_SHIFT           14

/* XPT_RAVE :: CX16_REC_MISC_CONFIG :: TPIT_ENABLE [13:13] */
#define BCHP_XPT_RAVE_CX16_REC_MISC_CONFIG_TPIT_ENABLE_MASK        0x00002000
#define BCHP_XPT_RAVE_CX16_REC_MISC_CONFIG_TPIT_ENABLE_SHIFT       13

/* XPT_RAVE :: CX16_REC_MISC_CONFIG :: TPIT_CHANNEL [12:08] */
#define BCHP_XPT_RAVE_CX16_REC_MISC_CONFIG_TPIT_CHANNEL_MASK       0x00001f00
#define BCHP_XPT_RAVE_CX16_REC_MISC_CONFIG_TPIT_CHANNEL_SHIFT      8

/* XPT_RAVE :: CX16_REC_MISC_CONFIG :: reserved_for_eco1 [07:02] */
#define BCHP_XPT_RAVE_CX16_REC_MISC_CONFIG_reserved_for_eco1_MASK  0x000000fc
#define BCHP_XPT_RAVE_CX16_REC_MISC_CONFIG_reserved_for_eco1_SHIFT 2

/* XPT_RAVE :: CX16_REC_MISC_CONFIG :: SCD_MAP_MODE [01:00] */
#define BCHP_XPT_RAVE_CX16_REC_MISC_CONFIG_SCD_MAP_MODE_MASK       0x00000003
#define BCHP_XPT_RAVE_CX16_REC_MISC_CONFIG_SCD_MAP_MODE_SHIFT      0

/***************************************************************************
 *CX16_REC_SCD_PIDS_A - Context SCD map PIDS A
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX16_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX16_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_A [30:30] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_MASK 0x40000000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_SHIFT 30

/* XPT_RAVE :: CX16_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: SCD_NUMA [29:24] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_NUMA_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_NUMA_SHIFT 24

/* XPT_RAVE :: CX16_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX16_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: PID_CHA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_PID_CHA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_PID_CHA_VALID_SHIFT 15

/* XPT_RAVE :: CX16_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX16_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: SCD_PID_CHA [12:00] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PID_CHA_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PID_CHA_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX16_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX16_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_A [30:30] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_MASK 0x40000000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_SHIFT 30

/* XPT_RAVE :: CX16_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: SCD_NUMA [29:24] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_NUMA_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_NUMA_SHIFT 24

/* XPT_RAVE :: CX16_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX16_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: PIDA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_PIDA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_PIDA_VALID_SHIFT 15

/* XPT_RAVE :: CX16_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX16_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: SCD_PIDA [12:00] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PIDA_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PIDA_SHIFT 0

/***************************************************************************
 *CX16_REC_SCD_PIDS_B - Context SCD map PIDS B
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX16_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX16_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_B [30:30] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_MASK 0x40000000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_SHIFT 30

/* XPT_RAVE :: CX16_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: SCD_NUMB [29:24] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_NUMB_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_NUMB_SHIFT 24

/* XPT_RAVE :: CX16_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX16_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: PID_CHB_VALID [15:15] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_PID_CHB_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_PID_CHB_VALID_SHIFT 15

/* XPT_RAVE :: CX16_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX16_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: SCD_PID_CHB [12:00] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PID_CHB_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PID_CHB_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX16_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX16_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_B [30:30] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_B_MASK 0x40000000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_B_SHIFT 30

/* XPT_RAVE :: CX16_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: SCD_NUMB [29:24] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_NUMB_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_NUMB_SHIFT 24

/* XPT_RAVE :: CX16_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX16_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: PIDB_VALID [15:15] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_PIDB_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_PIDB_VALID_SHIFT 15

/* XPT_RAVE :: CX16_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX16_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: SCD_PIDB [12:00] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PIDB_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PIDB_SHIFT 0

/***************************************************************************
 *CX16_REC_SCD_PIDS_C - Context SCD map PIDS C
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX16_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX16_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_C [30:30] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_MASK 0x40000000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_SHIFT 30

/* XPT_RAVE :: CX16_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: SCD_NUMC [29:24] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_NUMC_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_NUMC_SHIFT 24

/* XPT_RAVE :: CX16_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX16_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: PID_CHC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_PID_CHC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_PID_CHC_VALID_SHIFT 15

/* XPT_RAVE :: CX16_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX16_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: SCD_PID_CHC [12:00] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PID_CHC_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PID_CHC_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX16_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX16_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_C [30:30] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_MASK 0x40000000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_SHIFT 30

/* XPT_RAVE :: CX16_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: SCD_NUMC [29:24] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_NUMC_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_NUMC_SHIFT 24

/* XPT_RAVE :: CX16_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX16_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: PIDC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_PIDC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_PIDC_VALID_SHIFT 15

/* XPT_RAVE :: CX16_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX16_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: SCD_PIDC [12:00] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PIDC_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PIDC_SHIFT 0

/***************************************************************************
 *CX16_REC_SCD_PIDS_D - Context SCD map PIDS D
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX16_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX16_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_D [30:30] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_MASK 0x40000000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_SHIFT 30

/* XPT_RAVE :: CX16_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: SCD_NUMD [29:24] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_NUMD_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_NUMD_SHIFT 24

/* XPT_RAVE :: CX16_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX16_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: PID_CHD_VALID [15:15] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_PID_CHD_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_PID_CHD_VALID_SHIFT 15

/* XPT_RAVE :: CX16_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX16_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: SCD_PID_CHD [12:00] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PID_CHD_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PID_CHD_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX16_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX16_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_D [30:30] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_D_MASK 0x40000000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_D_SHIFT 30

/* XPT_RAVE :: CX16_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: SCD_NUMD [29:24] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_NUMD_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_NUMD_SHIFT 24

/* XPT_RAVE :: CX16_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX16_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: PIDD_VALID [15:15] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_PIDD_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_PIDD_VALID_SHIFT 15

/* XPT_RAVE :: CX16_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX16_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: SCD_PIDD [12:00] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PIDD_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PIDD_SHIFT 0

/***************************************************************************
 *CX16_REC_SCD_PIDS_E - Context SCD map PIDS E
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX16_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX16_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_E [30:30] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_MASK 0x40000000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_SHIFT 30

/* XPT_RAVE :: CX16_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: SCD_NUME [29:24] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_NUME_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_NUME_SHIFT 24

/* XPT_RAVE :: CX16_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX16_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: PID_CHE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_PID_CHE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_PID_CHE_VALID_SHIFT 15

/* XPT_RAVE :: CX16_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX16_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: SCD_PID_CHE [12:00] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PID_CHE_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PID_CHE_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX16_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX16_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_E [30:30] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_MASK 0x40000000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_SHIFT 30

/* XPT_RAVE :: CX16_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: SCD_NUME [29:24] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_NUME_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_NUME_SHIFT 24

/* XPT_RAVE :: CX16_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX16_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: PIDE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_PIDE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_PIDE_VALID_SHIFT 15

/* XPT_RAVE :: CX16_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX16_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: SCD_PIDE [12:00] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PIDE_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PIDE_SHIFT 0

/***************************************************************************
 *CX16_REC_SCD_PIDS_F - Context SCD map PIDS F
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX16_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX16_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_F [30:30] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_MASK 0x40000000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_SHIFT 30

/* XPT_RAVE :: CX16_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: SCD_NUMF [29:24] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_NUMF_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_NUMF_SHIFT 24

/* XPT_RAVE :: CX16_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX16_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: PID_CHF_VALID [15:15] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_PID_CHF_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_PID_CHF_VALID_SHIFT 15

/* XPT_RAVE :: CX16_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX16_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: SCD_PID_CHF [12:00] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PID_CHF_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PID_CHF_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX16_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX16_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_F [30:30] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_F_MASK 0x40000000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_F_SHIFT 30

/* XPT_RAVE :: CX16_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: SCD_NUMF [29:24] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_NUMF_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_NUMF_SHIFT 24

/* XPT_RAVE :: CX16_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX16_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: PIDF_VALID [15:15] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_PIDF_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_PIDF_VALID_SHIFT 15

/* XPT_RAVE :: CX16_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX16_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: SCD_PIDF [12:00] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PIDF_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PIDF_SHIFT 0

/***************************************************************************
 *CX16_REC_SCD_PIDS_G - Context SCD map PIDS G
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX16_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX16_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_G [30:30] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_MASK 0x40000000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_SHIFT 30

/* XPT_RAVE :: CX16_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: SCD_NUMG [29:24] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_NUMG_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_NUMG_SHIFT 24

/* XPT_RAVE :: CX16_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX16_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: PID_CHG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_PID_CHG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_PID_CHG_VALID_SHIFT 15

/* XPT_RAVE :: CX16_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX16_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: SCD_PID_CHG [12:00] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PID_CHG_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PID_CHG_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX16_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX16_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_G [30:30] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_MASK 0x40000000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_SHIFT 30

/* XPT_RAVE :: CX16_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: SCD_NUMG [29:24] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_NUMG_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_NUMG_SHIFT 24

/* XPT_RAVE :: CX16_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX16_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: PIDG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_PIDG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_PIDG_VALID_SHIFT 15

/* XPT_RAVE :: CX16_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX16_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: SCD_PIDG [12:00] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PIDG_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PIDG_SHIFT 0

/***************************************************************************
 *CX16_REC_SCD_PIDS_H - Context SCD map PIDS H
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX16_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX16_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_H [30:30] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_MASK 0x40000000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_SHIFT 30

/* XPT_RAVE :: CX16_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: SCD_NUMH [29:24] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_NUMH_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_NUMH_SHIFT 24

/* XPT_RAVE :: CX16_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX16_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: PID_CHH_VALID [15:15] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_PID_CHH_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_PID_CHH_VALID_SHIFT 15

/* XPT_RAVE :: CX16_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX16_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: SCD_PID_CHH [12:00] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PID_CHH_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PID_CHH_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX16_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX16_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_H [30:30] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_H_MASK 0x40000000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_H_SHIFT 30

/* XPT_RAVE :: CX16_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: SCD_NUMH [29:24] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_NUMH_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_NUMH_SHIFT 24

/* XPT_RAVE :: CX16_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX16_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: PIDH_VALID [15:15] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_PIDH_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_PIDH_VALID_SHIFT 15

/* XPT_RAVE :: CX16_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX16_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: SCD_PIDH [12:00] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PIDH_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PIDH_SHIFT 0

/***************************************************************************
 *CX16_AV_MISC_CONFIG1 - Context Miscellaneous Config 1 Register
 ***************************************************************************/
/* XPT_RAVE :: CX16_AV_MISC_CONFIG1 :: BAND_HOLD_EN [31:31] */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG1_BAND_HOLD_EN_MASK       0x80000000
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG1_BAND_HOLD_EN_SHIFT      31

/* XPT_RAVE :: CX16_AV_MISC_CONFIG1 :: EMU_PREV_BYTE_REMOVE [30:30] */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_MASK 0x40000000
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_SHIFT 30

/* XPT_RAVE :: CX16_AV_MISC_CONFIG1 :: SHIFT_PTS [29:29] */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG1_SHIFT_PTS_MASK          0x20000000
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG1_SHIFT_PTS_SHIFT         29

/* XPT_RAVE :: CX16_AV_MISC_CONFIG1 :: CONVERT_PTS [28:28] */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG1_CONVERT_PTS_MASK        0x10000000
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG1_CONVERT_PTS_SHIFT       28

/* XPT_RAVE :: CX16_AV_MISC_CONFIG1 :: PES_SYNC_MODE [27:26] */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG1_PES_SYNC_MODE_MASK      0x0c000000
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG1_PES_SYNC_MODE_SHIFT     26

/* XPT_RAVE :: CX16_AV_MISC_CONFIG1 :: PES_TYPE_MODE [25:24] */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG1_PES_TYPE_MODE_MASK      0x03000000
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG1_PES_TYPE_MODE_SHIFT     24

/* XPT_RAVE :: CX16_AV_MISC_CONFIG1 :: EMU_PREV_MODE [23:23] */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG1_EMU_PREV_MODE_MASK      0x00800000
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG1_EMU_PREV_MODE_SHIFT     23

/* XPT_RAVE :: CX16_AV_MISC_CONFIG1 :: OUTPUT_FORMAT [22:21] */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG1_OUTPUT_FORMAT_MASK      0x00600000
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG1_OUTPUT_FORMAT_SHIFT     21

/* XPT_RAVE :: CX16_AV_MISC_CONFIG1 :: CONTEXT_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG1_CONTEXT_ENABLE_MASK     0x00100000
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG1_CONTEXT_ENABLE_SHIFT    20

/* XPT_RAVE :: CX16_AV_MISC_CONFIG1 :: INPUT_ES_FORMAT [19:16] */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG1_INPUT_ES_FORMAT_MASK    0x000f0000
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG1_INPUT_ES_FORMAT_SHIFT   16

/* XPT_RAVE :: CX16_AV_MISC_CONFIG1 :: STREAM_ID_HI [15:08] */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG1_STREAM_ID_HI_MASK       0x0000ff00
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG1_STREAM_ID_HI_SHIFT      8

/* XPT_RAVE :: CX16_AV_MISC_CONFIG1 :: STREAM_ID_LO [07:00] */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG1_STREAM_ID_LO_MASK       0x000000ff
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG1_STREAM_ID_LO_SHIFT      0

/***************************************************************************
 *CX16_AV_MISC_CONFIG2 - Context Miscellaneous Config 2 Register
 ***************************************************************************/
/* XPT_RAVE :: CX16_AV_MISC_CONFIG2 :: DISABLE_BEFORE_PES [31:31] */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_MASK 0x80000000
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_SHIFT 31

/* XPT_RAVE :: CX16_AV_MISC_CONFIG2 :: reserved_for_eco0 [30:22] */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG2_reserved_for_eco0_MASK  0x7fc00000
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG2_reserved_for_eco0_SHIFT 22

/* XPT_RAVE :: CX16_AV_MISC_CONFIG2 :: ITB_ENDIAN_CTRL [21:21] */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_MASK    0x00200000
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_SHIFT   21

/* XPT_RAVE :: CX16_AV_MISC_CONFIG2 :: CDB_ENDIAN_CTRL [20:20] */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_MASK    0x00100000
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_SHIFT   20

/* XPT_RAVE :: CX16_AV_MISC_CONFIG2 :: reserved_for_eco1 [19:12] */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG2_reserved_for_eco1_MASK  0x000ff000
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG2_reserved_for_eco1_SHIFT 12

/* XPT_RAVE :: CX16_AV_MISC_CONFIG2 :: IP_MODE_EN [11:11] */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG2_IP_MODE_EN_MASK         0x00000800
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG2_IP_MODE_EN_SHIFT        11

/* XPT_RAVE :: CX16_AV_MISC_CONFIG2 :: CONTEXT_DMEM_BASE [10:00] */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_MASK  0x000007ff
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *CX16_AV_MISC_CONFIG3 - Context Miscellaneous Config 3 Register
 ***************************************************************************/
/* XPT_RAVE :: CX16_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_HI [31:24] */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_SHIFT 24

/* XPT_RAVE :: CX16_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_LO [23:16] */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_SHIFT 16

/* XPT_RAVE :: CX16_AV_MISC_CONFIG3 :: PCR_RTS_EN [15:15] */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG3_PCR_RTS_EN_MASK         0x00008000
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG3_PCR_RTS_EN_SHIFT        15

/* XPT_RAVE :: CX16_AV_MISC_CONFIG3 :: DISABLE_PRV_HDR_DMEM [14:14] */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_MASK 0x00004000
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_SHIFT 14

/* XPT_RAVE :: CX16_AV_MISC_CONFIG3 :: ENABLE_BPP_SEARCH [13:13] */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_MASK  0x00002000
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_SHIFT 13

/* XPT_RAVE :: CX16_AV_MISC_CONFIG3 :: CHK_PACK_HDR_IN_AF [12:12] */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_MASK 0x00001000
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_SHIFT 12

/* XPT_RAVE :: CX16_AV_MISC_CONFIG3 :: CP_PERM_CHANGE_DETECT [11:11] */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_MASK 0x00000800
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_SHIFT 11

/* XPT_RAVE :: CX16_AV_MISC_CONFIG3 :: PES_EXT_SEARCH_MODE [10:09] */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_MASK 0x00000600
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_SHIFT 9

/* XPT_RAVE :: CX16_AV_MISC_CONFIG3 :: CDB_ITB_DEPTH_MODE [08:08] */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_MASK 0x00000100
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_SHIFT 8

/* XPT_RAVE :: CX16_AV_MISC_CONFIG3 :: DISABLE_PKT_ERRORS [07:07] */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_MASK 0x00000080
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_SHIFT 7

/* XPT_RAVE :: CX16_AV_MISC_CONFIG3 :: DISABLE_CC_CHECK [06:06] */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG3_DISABLE_CC_CHECK_MASK   0x00000040
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG3_DISABLE_CC_CHECK_SHIFT  6

/* XPT_RAVE :: CX16_AV_MISC_CONFIG3 :: MAX_COMPARE_PATTERNS [05:00] */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_MASK 0x0000003f
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_SHIFT 0

/***************************************************************************
 *CX16_AV_INTERRUPT_ENABLES - Context Interrupt Enables
 ***************************************************************************/
/* XPT_RAVE :: CX16_AV_INTERRUPT_ENABLES :: reserved0 [31:12] */
#define BCHP_XPT_RAVE_CX16_AV_INTERRUPT_ENABLES_reserved0_MASK     0xfffff000
#define BCHP_XPT_RAVE_CX16_AV_INTERRUPT_ENABLES_reserved0_SHIFT    12

/* XPT_RAVE :: CX16_AV_INTERRUPT_ENABLES :: ITB_UPPER_THRESH_INT_EN [11:11] */
#define BCHP_XPT_RAVE_CX16_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_MASK 0x00000800
#define BCHP_XPT_RAVE_CX16_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_SHIFT 11

/* XPT_RAVE :: CX16_AV_INTERRUPT_ENABLES :: ITB_LOWER_THRESH_INT_EN [10:10] */
#define BCHP_XPT_RAVE_CX16_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_MASK 0x00000400
#define BCHP_XPT_RAVE_CX16_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_SHIFT 10

/* XPT_RAVE :: CX16_AV_INTERRUPT_ENABLES :: CDB_UPPER_THRESH_INT_EN [09:09] */
#define BCHP_XPT_RAVE_CX16_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_MASK 0x00000200
#define BCHP_XPT_RAVE_CX16_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_SHIFT 9

/* XPT_RAVE :: CX16_AV_INTERRUPT_ENABLES :: CDB_LOWER_THRESH_INT_EN [08:08] */
#define BCHP_XPT_RAVE_CX16_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_MASK 0x00000100
#define BCHP_XPT_RAVE_CX16_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_SHIFT 8

/* XPT_RAVE :: CX16_AV_INTERRUPT_ENABLES :: LAST_CMD_INT_EN [07:07] */
#define BCHP_XPT_RAVE_CX16_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_MASK 0x00000080
#define BCHP_XPT_RAVE_CX16_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_SHIFT 7

/* XPT_RAVE :: CX16_AV_INTERRUPT_ENABLES :: SPLICE_INT_EN [06:06] */
#define BCHP_XPT_RAVE_CX16_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_MASK 0x00000040
#define BCHP_XPT_RAVE_CX16_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_SHIFT 6

/* XPT_RAVE :: CX16_AV_INTERRUPT_ENABLES :: ITB_OVERFLOW_INT_EN [05:05] */
#define BCHP_XPT_RAVE_CX16_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_MASK 0x00000020
#define BCHP_XPT_RAVE_CX16_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_SHIFT 5

/* XPT_RAVE :: CX16_AV_INTERRUPT_ENABLES :: CDB_OVERFLOW_INT_EN [04:04] */
#define BCHP_XPT_RAVE_CX16_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_MASK 0x00000010
#define BCHP_XPT_RAVE_CX16_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_SHIFT 4

/* XPT_RAVE :: CX16_AV_INTERRUPT_ENABLES :: CC_ERROR_INT_EN [03:03] */
#define BCHP_XPT_RAVE_CX16_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_MASK 0x00000008
#define BCHP_XPT_RAVE_CX16_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_SHIFT 3

/* XPT_RAVE :: CX16_AV_INTERRUPT_ENABLES :: TEI_ERROR_INT_EN [02:02] */
#define BCHP_XPT_RAVE_CX16_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_MASK 0x00000004
#define BCHP_XPT_RAVE_CX16_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_SHIFT 2

/* XPT_RAVE :: CX16_AV_INTERRUPT_ENABLES :: PUSI_ERROR_INT_EN [01:01] */
#define BCHP_XPT_RAVE_CX16_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_MASK 0x00000002
#define BCHP_XPT_RAVE_CX16_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_SHIFT 1

/* XPT_RAVE :: CX16_AV_INTERRUPT_ENABLES :: EMU_ERROR_INT_EN [00:00] */
#define BCHP_XPT_RAVE_CX16_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_MASK 0x00000001
#define BCHP_XPT_RAVE_CX16_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_SHIFT 0

/***************************************************************************
 *CX16_AV_COMP1_CONTROL - Context Comparator 1 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX16_AV_COMP1_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX16_AV_COMP1_CONTROL_reserved_for_eco0_MASK 0xf8000000
#define BCHP_XPT_RAVE_CX16_AV_COMP1_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX16_AV_COMP1_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX16_AV_COMP1_CONTROL_ALIGNMENT_EN_MASK      0x04000000
#define BCHP_XPT_RAVE_CX16_AV_COMP1_CONTROL_ALIGNMENT_EN_SHIFT     26

/* XPT_RAVE :: CX16_AV_COMP1_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX16_AV_COMP1_CONTROL_COMPARE_ES_DATA_MASK   0x02000000
#define BCHP_XPT_RAVE_CX16_AV_COMP1_CONTROL_COMPARE_ES_DATA_SHIFT  25

/* XPT_RAVE :: CX16_AV_COMP1_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX16_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX16_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX16_AV_COMP1_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX16_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX16_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX16_AV_COMP1_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX16_AV_COMP1_CONTROL_COMPARE_ALL_DATA_MASK  0x00400000
#define BCHP_XPT_RAVE_CX16_AV_COMP1_CONTROL_COMPARE_ALL_DATA_SHIFT 22

/* XPT_RAVE :: CX16_AV_COMP1_CONTROL :: CASCADE_ENABLE [21:21] */
#define BCHP_XPT_RAVE_CX16_AV_COMP1_CONTROL_CASCADE_ENABLE_MASK    0x00200000
#define BCHP_XPT_RAVE_CX16_AV_COMP1_CONTROL_CASCADE_ENABLE_SHIFT   21

/* XPT_RAVE :: CX16_AV_COMP1_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX16_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_MASK 0x00100000
#define BCHP_XPT_RAVE_CX16_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX16_AV_COMP1_CONTROL :: NUM_COMPARE_BYTES [19:17] */
#define BCHP_XPT_RAVE_CX16_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_MASK 0x000e0000
#define BCHP_XPT_RAVE_CX16_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX16_AV_COMP1_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX16_AV_COMP1_CONTROL_REPEAT_BYTE_MASK       0x0001e000
#define BCHP_XPT_RAVE_CX16_AV_COMP1_CONTROL_REPEAT_BYTE_SHIFT      13

/* XPT_RAVE :: CX16_AV_COMP1_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX16_AV_COMP1_CONTROL_COMP_ENABLE_MASK       0x00001000
#define BCHP_XPT_RAVE_CX16_AV_COMP1_CONTROL_COMP_ENABLE_SHIFT      12

/* XPT_RAVE :: CX16_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX16_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX16_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX16_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX16_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX16_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX16_AV_COMP1_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX16_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX16_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX16_AV_COMP1_COMPARE_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX16_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX16_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX16_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX16_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX16_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX16_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX16_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX16_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX16_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX16_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX16_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX16_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX16_AV_COMP1_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX16_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX16_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX16_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX16_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX16_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX16_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX16_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX16_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX16_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX16_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX16_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX16_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX16_AV_COMP1_FILTER_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX16_AV_COMP1_FILTER_VAL :: Exclusion_Value_D :: COMP1_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX16_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX16_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX16_AV_COMP1_FILTER_VAL :: Inclusion_Range_D :: COMP1_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX16_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX16_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX16_AV_COMP1_FILTER_VAL :: Exclusion_Value_C :: COMP1_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX16_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX16_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX16_AV_COMP1_FILTER_VAL :: Inclusion_Range_C :: COMP1_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX16_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX16_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX16_AV_COMP1_FILTER_VAL :: Exclusion_Value_B :: COMP1_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX16_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX16_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX16_AV_COMP1_FILTER_VAL :: Inclusion_Range_B :: COMP1_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX16_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX16_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX16_AV_COMP1_FILTER_VAL :: Exclusion_Value_A :: COMP1_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX16_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX16_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX16_AV_COMP1_FILTER_VAL :: Inclusion_Range_A :: COMP1_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX16_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX16_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX16_AV_COMP1_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX16_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP1_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX16_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX16_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX16_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP1_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX16_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX16_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX16_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP1_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX16_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX16_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX16_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP1_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX16_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX16_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX16_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP1_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX16_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX16_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX16_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP1_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX16_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX16_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX16_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP1_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX16_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX16_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX16_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP1_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX16_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX16_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX16_AV_COMP2_CONTROL - Context Comparator 2 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX16_AV_COMP2_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX16_AV_COMP2_CONTROL_reserved_for_eco0_MASK 0xf8000000
#define BCHP_XPT_RAVE_CX16_AV_COMP2_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX16_AV_COMP2_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX16_AV_COMP2_CONTROL_ALIGNMENT_EN_MASK      0x04000000
#define BCHP_XPT_RAVE_CX16_AV_COMP2_CONTROL_ALIGNMENT_EN_SHIFT     26

/* XPT_RAVE :: CX16_AV_COMP2_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX16_AV_COMP2_CONTROL_COMPARE_ES_DATA_MASK   0x02000000
#define BCHP_XPT_RAVE_CX16_AV_COMP2_CONTROL_COMPARE_ES_DATA_SHIFT  25

/* XPT_RAVE :: CX16_AV_COMP2_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX16_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX16_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX16_AV_COMP2_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX16_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX16_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX16_AV_COMP2_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX16_AV_COMP2_CONTROL_COMPARE_ALL_DATA_MASK  0x00400000
#define BCHP_XPT_RAVE_CX16_AV_COMP2_CONTROL_COMPARE_ALL_DATA_SHIFT 22

/* XPT_RAVE :: CX16_AV_COMP2_CONTROL :: reserved_for_eco1 [21:21] */
#define BCHP_XPT_RAVE_CX16_AV_COMP2_CONTROL_reserved_for_eco1_MASK 0x00200000
#define BCHP_XPT_RAVE_CX16_AV_COMP2_CONTROL_reserved_for_eco1_SHIFT 21

/* XPT_RAVE :: CX16_AV_COMP2_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX16_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_MASK 0x00100000
#define BCHP_XPT_RAVE_CX16_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX16_AV_COMP2_CONTROL :: reserved_for_eco2 [19:19] */
#define BCHP_XPT_RAVE_CX16_AV_COMP2_CONTROL_reserved_for_eco2_MASK 0x00080000
#define BCHP_XPT_RAVE_CX16_AV_COMP2_CONTROL_reserved_for_eco2_SHIFT 19

/* XPT_RAVE :: CX16_AV_COMP2_CONTROL :: NUM_COMPARE_BYTES [18:17] */
#define BCHP_XPT_RAVE_CX16_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_MASK 0x00060000
#define BCHP_XPT_RAVE_CX16_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX16_AV_COMP2_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX16_AV_COMP2_CONTROL_REPEAT_BYTE_MASK       0x0001e000
#define BCHP_XPT_RAVE_CX16_AV_COMP2_CONTROL_REPEAT_BYTE_SHIFT      13

/* XPT_RAVE :: CX16_AV_COMP2_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX16_AV_COMP2_CONTROL_COMP_ENABLE_MASK       0x00001000
#define BCHP_XPT_RAVE_CX16_AV_COMP2_CONTROL_COMP_ENABLE_SHIFT      12

/* XPT_RAVE :: CX16_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX16_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX16_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX16_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX16_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX16_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX16_AV_COMP2_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX16_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX16_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX16_AV_COMP2_COMPARE_VAL - Context Comparator 2 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX16_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX16_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX16_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX16_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX16_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX16_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX16_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX16_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX16_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX16_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX16_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX16_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX16_AV_COMP2_MASK_VAL - Context Comparator 2 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX16_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX16_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX16_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX16_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX16_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX16_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX16_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX16_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX16_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX16_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX16_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX16_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX16_AV_COMP2_FILTER_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX16_AV_COMP2_FILTER_VAL :: Exclusion_Value_D :: COMP2_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX16_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX16_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX16_AV_COMP2_FILTER_VAL :: Inclusion_Range_D :: COMP2_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX16_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX16_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX16_AV_COMP2_FILTER_VAL :: Exclusion_Value_C :: COMP2_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX16_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX16_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX16_AV_COMP2_FILTER_VAL :: Inclusion_Range_C :: COMP2_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX16_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX16_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX16_AV_COMP2_FILTER_VAL :: Exclusion_Value_B :: COMP2_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX16_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX16_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX16_AV_COMP2_FILTER_VAL :: Inclusion_Range_B :: COMP2_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX16_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX16_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX16_AV_COMP2_FILTER_VAL :: Exclusion_Value_A :: COMP2_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX16_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX16_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX16_AV_COMP2_FILTER_VAL :: Inclusion_Range_A :: COMP2_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX16_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX16_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX16_AV_COMP2_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX16_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP2_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX16_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX16_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX16_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP2_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX16_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX16_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX16_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP2_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX16_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX16_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX16_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP2_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX16_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX16_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX16_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP2_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX16_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX16_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX16_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP2_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX16_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX16_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX16_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP2_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX16_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX16_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX16_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP2_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX16_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX16_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX16_AV_COMP12_FILTER_MODE - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX16_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_D [31:30] */
#define BCHP_XPT_RAVE_CX16_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_MASK 0xc0000000
#define BCHP_XPT_RAVE_CX16_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_SHIFT 30

/* XPT_RAVE :: CX16_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_D [29:28] */
#define BCHP_XPT_RAVE_CX16_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_MASK 0x30000000
#define BCHP_XPT_RAVE_CX16_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_SHIFT 28

/* XPT_RAVE :: CX16_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_C [27:26] */
#define BCHP_XPT_RAVE_CX16_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_MASK 0x0c000000
#define BCHP_XPT_RAVE_CX16_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_SHIFT 26

/* XPT_RAVE :: CX16_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_C [25:24] */
#define BCHP_XPT_RAVE_CX16_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_MASK 0x03000000
#define BCHP_XPT_RAVE_CX16_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_SHIFT 24

/* XPT_RAVE :: CX16_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_B [23:22] */
#define BCHP_XPT_RAVE_CX16_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_MASK 0x00c00000
#define BCHP_XPT_RAVE_CX16_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_SHIFT 22

/* XPT_RAVE :: CX16_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_B [21:20] */
#define BCHP_XPT_RAVE_CX16_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_MASK 0x00300000
#define BCHP_XPT_RAVE_CX16_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_SHIFT 20

/* XPT_RAVE :: CX16_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_A [19:18] */
#define BCHP_XPT_RAVE_CX16_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_MASK 0x000c0000
#define BCHP_XPT_RAVE_CX16_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_SHIFT 18

/* XPT_RAVE :: CX16_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_A [17:16] */
#define BCHP_XPT_RAVE_CX16_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_MASK 0x00030000
#define BCHP_XPT_RAVE_CX16_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_SHIFT 16

/* XPT_RAVE :: CX16_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_D [15:14] */
#define BCHP_XPT_RAVE_CX16_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_MASK 0x0000c000
#define BCHP_XPT_RAVE_CX16_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_SHIFT 14

/* XPT_RAVE :: CX16_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_D [13:12] */
#define BCHP_XPT_RAVE_CX16_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_MASK 0x00003000
#define BCHP_XPT_RAVE_CX16_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_SHIFT 12

/* XPT_RAVE :: CX16_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_C [11:10] */
#define BCHP_XPT_RAVE_CX16_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX16_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_SHIFT 10

/* XPT_RAVE :: CX16_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_C [09:08] */
#define BCHP_XPT_RAVE_CX16_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_MASK 0x00000300
#define BCHP_XPT_RAVE_CX16_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_SHIFT 8

/* XPT_RAVE :: CX16_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_B [07:06] */
#define BCHP_XPT_RAVE_CX16_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_MASK 0x000000c0
#define BCHP_XPT_RAVE_CX16_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_SHIFT 6

/* XPT_RAVE :: CX16_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_B [05:04] */
#define BCHP_XPT_RAVE_CX16_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_MASK 0x00000030
#define BCHP_XPT_RAVE_CX16_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_SHIFT 4

/* XPT_RAVE :: CX16_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_A [03:02] */
#define BCHP_XPT_RAVE_CX16_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_MASK 0x0000000c
#define BCHP_XPT_RAVE_CX16_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_SHIFT 2

/* XPT_RAVE :: CX16_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_A [01:00] */
#define BCHP_XPT_RAVE_CX16_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_MASK 0x00000003
#define BCHP_XPT_RAVE_CX16_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_SHIFT 0

/***************************************************************************
 *CX16_AV_PID_STREAM_ID - Context PID and Stream ID Filter Value
 ***************************************************************************/
/* XPT_RAVE :: CX16_AV_PID_STREAM_ID :: PRV_HDR_ITB_EN [31:31] */
#define BCHP_XPT_RAVE_CX16_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_MASK    0x80000000
#define BCHP_XPT_RAVE_CX16_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_SHIFT   31

/* XPT_RAVE :: CX16_AV_PID_STREAM_ID :: PID_VALID [30:30] */
#define BCHP_XPT_RAVE_CX16_AV_PID_STREAM_ID_PID_VALID_MASK         0x40000000
#define BCHP_XPT_RAVE_CX16_AV_PID_STREAM_ID_PID_VALID_SHIFT        30

/* XPT_RAVE :: CX16_AV_PID_STREAM_ID :: AUD_FRAME_INFO [29:26] */
#define BCHP_XPT_RAVE_CX16_AV_PID_STREAM_ID_AUD_FRAME_INFO_MASK    0x3c000000
#define BCHP_XPT_RAVE_CX16_AV_PID_STREAM_ID_AUD_FRAME_INFO_SHIFT   26

/* XPT_RAVE :: CX16_AV_PID_STREAM_ID :: SSID_ENABLE [25:25] */
#define BCHP_XPT_RAVE_CX16_AV_PID_STREAM_ID_SSID_ENABLE_MASK       0x02000000
#define BCHP_XPT_RAVE_CX16_AV_PID_STREAM_ID_SSID_ENABLE_SHIFT      25

/* XPT_RAVE :: CX16_AV_PID_STREAM_ID :: SPLICE_EN [24:24] */
#define BCHP_XPT_RAVE_CX16_AV_PID_STREAM_ID_SPLICE_EN_MASK         0x01000000
#define BCHP_XPT_RAVE_CX16_AV_PID_STREAM_ID_SPLICE_EN_SHIFT        24

/* XPT_RAVE :: CX16_AV_PID_STREAM_ID :: reserved_for_eco0 [23:21] */
#define BCHP_XPT_RAVE_CX16_AV_PID_STREAM_ID_reserved_for_eco0_MASK 0x00e00000
#define BCHP_XPT_RAVE_CX16_AV_PID_STREAM_ID_reserved_for_eco0_SHIFT 21

/* XPT_RAVE :: CX16_AV_PID_STREAM_ID :: BAND_NUM [20:16] */
#define BCHP_XPT_RAVE_CX16_AV_PID_STREAM_ID_BAND_NUM_MASK          0x001f0000
#define BCHP_XPT_RAVE_CX16_AV_PID_STREAM_ID_BAND_NUM_SHIFT         16

/* XPT_RAVE :: CX16_AV_PID_STREAM_ID :: FILTER_PID_STREAM_ID [15:00] */
#define BCHP_XPT_RAVE_CX16_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX16_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_SHIFT 0

/***************************************************************************
 *CX16_REC_CTRL1 - Record Control Register 1
 ***************************************************************************/
/* XPT_RAVE :: CX16_REC_CTRL1 :: reserved_for_eco0 [31:16] */
#define BCHP_XPT_RAVE_CX16_REC_CTRL1_reserved_for_eco0_MASK        0xffff0000
#define BCHP_XPT_RAVE_CX16_REC_CTRL1_reserved_for_eco0_SHIFT       16

/* XPT_RAVE :: CX16_REC_CTRL1 :: DTV2MPEG_PADNUM [15:08] */
#define BCHP_XPT_RAVE_CX16_REC_CTRL1_DTV2MPEG_PADNUM_MASK          0x0000ff00
#define BCHP_XPT_RAVE_CX16_REC_CTRL1_DTV2MPEG_PADNUM_SHIFT         8

/* XPT_RAVE :: CX16_REC_CTRL1 :: reserved_for_eco1 [07:06] */
#define BCHP_XPT_RAVE_CX16_REC_CTRL1_reserved_for_eco1_MASK        0x000000c0
#define BCHP_XPT_RAVE_CX16_REC_CTRL1_reserved_for_eco1_SHIFT       6

/* XPT_RAVE :: CX16_REC_CTRL1 :: ATSC_SCRAM_CTRL [05:05] */
#define BCHP_XPT_RAVE_CX16_REC_CTRL1_ATSC_SCRAM_CTRL_MASK          0x00000020
#define BCHP_XPT_RAVE_CX16_REC_CTRL1_ATSC_SCRAM_CTRL_SHIFT         5

/* XPT_RAVE :: CX16_REC_CTRL1 :: PARSE_SC [04:04] */
#define BCHP_XPT_RAVE_CX16_REC_CTRL1_PARSE_SC_MASK                 0x00000010
#define BCHP_XPT_RAVE_CX16_REC_CTRL1_PARSE_SC_SHIFT                4

/* XPT_RAVE :: CX16_REC_CTRL1 :: SEAMLESS_PAUSE_MODE [03:03] */
#define BCHP_XPT_RAVE_CX16_REC_CTRL1_SEAMLESS_PAUSE_MODE_MASK      0x00000008
#define BCHP_XPT_RAVE_CX16_REC_CTRL1_SEAMLESS_PAUSE_MODE_SHIFT     3

/* XPT_RAVE :: CX16_REC_CTRL1 :: DTV_PF_TOGGLE_DIS [02:02] */
#define BCHP_XPT_RAVE_CX16_REC_CTRL1_DTV_PF_TOGGLE_DIS_MASK        0x00000004
#define BCHP_XPT_RAVE_CX16_REC_CTRL1_DTV_PF_TOGGLE_DIS_SHIFT       2

/* XPT_RAVE :: CX16_REC_CTRL1 :: REC_DTV2MPG_EN [01:01] */
#define BCHP_XPT_RAVE_CX16_REC_CTRL1_REC_DTV2MPG_EN_MASK           0x00000002
#define BCHP_XPT_RAVE_CX16_REC_CTRL1_REC_DTV2MPG_EN_SHIFT          1

/* XPT_RAVE :: CX16_REC_CTRL1 :: REC_TIMESTAMP_ENABLE [00:00] */
#define BCHP_XPT_RAVE_CX16_REC_CTRL1_REC_TIMESTAMP_ENABLE_MASK     0x00000001
#define BCHP_XPT_RAVE_CX16_REC_CTRL1_REC_TIMESTAMP_ENABLE_SHIFT    0

/***************************************************************************
 *CX16_REC_INIT_TS - Record Initial Timestamp Value Register
 ***************************************************************************/
/* XPT_RAVE :: CX16_REC_INIT_TS :: INIT_TS [31:00] */
#define BCHP_XPT_RAVE_CX16_REC_INIT_TS_INIT_TS_MASK                0xffffffff
#define BCHP_XPT_RAVE_CX16_REC_INIT_TS_INIT_TS_SHIFT               0

/***************************************************************************
 *CX16_REC_TS_CTRL - Record Timestamp Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX16_REC_TS_CTRL :: reserved_for_eco0 [31:06] */
#define BCHP_XPT_RAVE_CX16_REC_TS_CTRL_reserved_for_eco0_MASK      0xffffffc0
#define BCHP_XPT_RAVE_CX16_REC_TS_CTRL_reserved_for_eco0_SHIFT     6

/* XPT_RAVE :: CX16_REC_TS_CTRL :: TS_CHECK_DIS [05:05] */
#define BCHP_XPT_RAVE_CX16_REC_TS_CTRL_TS_CHECK_DIS_MASK           0x00000020
#define BCHP_XPT_RAVE_CX16_REC_TS_CTRL_TS_CHECK_DIS_SHIFT          5

/* XPT_RAVE :: CX16_REC_TS_CTRL :: REC_TIMESTAMP_MODE [04:03] */
#define BCHP_XPT_RAVE_CX16_REC_TS_CTRL_REC_TIMESTAMP_MODE_MASK     0x00000018
#define BCHP_XPT_RAVE_CX16_REC_TS_CTRL_REC_TIMESTAMP_MODE_SHIFT    3

/* XPT_RAVE :: CX16_REC_TS_CTRL :: TS_INIT_EN [02:02] */
#define BCHP_XPT_RAVE_CX16_REC_TS_CTRL_TS_INIT_EN_MASK             0x00000004
#define BCHP_XPT_RAVE_CX16_REC_TS_CTRL_TS_INIT_EN_SHIFT            2

/* XPT_RAVE :: CX16_REC_TS_CTRL :: TS_USER_BITS [01:00] */
#define BCHP_XPT_RAVE_CX16_REC_TS_CTRL_TS_USER_BITS_MASK           0x00000003
#define BCHP_XPT_RAVE_CX16_REC_TS_CTRL_TS_USER_BITS_SHIFT          0

/***************************************************************************
 *CX16_REC_TIME_CONFIG - Record Time Configuration Register
 ***************************************************************************/
/* XPT_RAVE :: CX16_REC_TIME_CONFIG :: reserved_for_eco0 [31:25] */
#define BCHP_XPT_RAVE_CX16_REC_TIME_CONFIG_reserved_for_eco0_MASK  0xfe000000
#define BCHP_XPT_RAVE_CX16_REC_TIME_CONFIG_reserved_for_eco0_SHIFT 25

/* XPT_RAVE :: CX16_REC_TIME_CONFIG :: REC_COUNT_MODE [24:24] */
#define BCHP_XPT_RAVE_CX16_REC_TIME_CONFIG_REC_COUNT_MODE_MASK     0x01000000
#define BCHP_XPT_RAVE_CX16_REC_TIME_CONFIG_REC_COUNT_MODE_SHIFT    24

/* XPT_RAVE :: CX16_REC_TIME_CONFIG :: REC_TIMEOUT_VAL [23:00] */
#define BCHP_XPT_RAVE_CX16_REC_TIME_CONFIG_REC_TIMEOUT_VAL_MASK    0x00ffffff
#define BCHP_XPT_RAVE_CX16_REC_TIME_CONFIG_REC_TIMEOUT_VAL_SHIFT   0

/***************************************************************************
 *CX16_AV_MISC_CONFIG4 - Context Miscellaneous Config 4 Register
 ***************************************************************************/
/* XPT_RAVE :: CX16_AV_MISC_CONFIG4 :: RESERVED_CONFIG [31:24] */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG4_RESERVED_CONFIG_MASK    0xff000000
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG4_RESERVED_CONFIG_SHIFT   24

/* XPT_RAVE :: CX16_AV_MISC_CONFIG4 :: reserved_for_eco0 [23:23] */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG4_reserved_for_eco0_MASK  0x00800000
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG4_reserved_for_eco0_SHIFT 23

/* XPT_RAVE :: CX16_AV_MISC_CONFIG4 :: PES_SID_EXT_DEP [22:16] */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG4_PES_SID_EXT_DEP_MASK    0x007f0000
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG4_PES_SID_EXT_DEP_SHIFT   16

/* XPT_RAVE :: CX16_AV_MISC_CONFIG4 :: reserved_for_eco1 [15:15] */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG4_reserved_for_eco1_MASK  0x00008000
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG4_reserved_for_eco1_SHIFT 15

/* XPT_RAVE :: CX16_AV_MISC_CONFIG4 :: PES_SID_EXT_IND [14:08] */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG4_PES_SID_EXT_IND_MASK    0x00007f00
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG4_PES_SID_EXT_IND_SHIFT   8

/* XPT_RAVE :: CX16_AV_MISC_CONFIG4 :: reserved_for_eco2 [07:02] */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG4_reserved_for_eco2_MASK  0x000000fc
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG4_reserved_for_eco2_SHIFT 2

/* XPT_RAVE :: CX16_AV_MISC_CONFIG4 :: PES_SID_EXT_MODE [01:00] */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG4_PES_SID_EXT_MODE_MASK   0x00000003
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG4_PES_SID_EXT_MODE_SHIFT  0

/***************************************************************************
 *CX16_PIC_CTR - Picture Counter register
 ***************************************************************************/
/* XPT_RAVE :: CX16_PIC_CTR :: reserved0 [31:16] */
#define BCHP_XPT_RAVE_CX16_PIC_CTR_reserved0_MASK                  0xffff0000
#define BCHP_XPT_RAVE_CX16_PIC_CTR_reserved0_SHIFT                 16

/* XPT_RAVE :: CX16_PIC_CTR :: VALUE [15:00] */
#define BCHP_XPT_RAVE_CX16_PIC_CTR_VALUE_MASK                      0x0000ffff
#define BCHP_XPT_RAVE_CX16_PIC_CTR_VALUE_SHIFT                     0

/***************************************************************************
 *CX16_PIC_CTR_MODE - Picture Counter Mode Register
 ***************************************************************************/
/* XPT_RAVE :: CX16_PIC_CTR_MODE :: reserved0 [31:31] */
#define BCHP_XPT_RAVE_CX16_PIC_CTR_MODE_reserved0_MASK             0x80000000
#define BCHP_XPT_RAVE_CX16_PIC_CTR_MODE_reserved0_SHIFT            31

/* XPT_RAVE :: CX16_PIC_CTR_MODE :: Valid_PIC_CTR_VALUE [30:28] */
#define BCHP_XPT_RAVE_CX16_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_MASK   0x70000000
#define BCHP_XPT_RAVE_CX16_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_SHIFT  28

/* XPT_RAVE :: CX16_PIC_CTR_MODE :: PIC_CTR_EN [27:27] */
#define BCHP_XPT_RAVE_CX16_PIC_CTR_MODE_PIC_CTR_EN_MASK            0x08000000
#define BCHP_XPT_RAVE_CX16_PIC_CTR_MODE_PIC_CTR_EN_SHIFT           27

/* XPT_RAVE :: CX16_PIC_CTR_MODE :: reserved1 [26:26] */
#define BCHP_XPT_RAVE_CX16_PIC_CTR_MODE_reserved1_MASK             0x04000000
#define BCHP_XPT_RAVE_CX16_PIC_CTR_MODE_reserved1_SHIFT            26

/* XPT_RAVE :: CX16_PIC_CTR_MODE :: PIC_CTR_MODE [25:24] */
#define BCHP_XPT_RAVE_CX16_PIC_CTR_MODE_PIC_CTR_MODE_MASK          0x03000000
#define BCHP_XPT_RAVE_CX16_PIC_CTR_MODE_PIC_CTR_MODE_SHIFT         24

/* XPT_RAVE :: CX16_PIC_CTR_MODE :: SCV0 [23:16] */
#define BCHP_XPT_RAVE_CX16_PIC_CTR_MODE_SCV0_MASK                  0x00ff0000
#define BCHP_XPT_RAVE_CX16_PIC_CTR_MODE_SCV0_SHIFT                 16

/* XPT_RAVE :: CX16_PIC_CTR_MODE :: SCV1 [15:08] */
#define BCHP_XPT_RAVE_CX16_PIC_CTR_MODE_SCV1_MASK                  0x0000ff00
#define BCHP_XPT_RAVE_CX16_PIC_CTR_MODE_SCV1_SHIFT                 8

/* XPT_RAVE :: CX16_PIC_CTR_MODE :: SCV2 [07:00] */
#define BCHP_XPT_RAVE_CX16_PIC_CTR_MODE_SCV2_MASK                  0x000000ff
#define BCHP_XPT_RAVE_CX16_PIC_CTR_MODE_SCV2_SHIFT                 0

/***************************************************************************
 *CX16_REC_TIMER - Record Timer Register
 ***************************************************************************/
/* XPT_RAVE :: CX16_REC_TIMER :: REC_TIMER [31:00] */
#define BCHP_XPT_RAVE_CX16_REC_TIMER_REC_TIMER_MASK                0xffffffff
#define BCHP_XPT_RAVE_CX16_REC_TIMER_REC_TIMER_SHIFT               0

/***************************************************************************
 *CX16_REC_STATE0 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX16_REC_STATE0 :: reserved_for_eco0 [31:18] */
#define BCHP_XPT_RAVE_CX16_REC_STATE0_reserved_for_eco0_MASK       0xfffc0000
#define BCHP_XPT_RAVE_CX16_REC_STATE0_reserved_for_eco0_SHIFT      18

/* XPT_RAVE :: CX16_REC_STATE0 :: REC_INIT_TIME_LO [17:08] */
#define BCHP_XPT_RAVE_CX16_REC_STATE0_REC_INIT_TIME_LO_MASK        0x0003ff00
#define BCHP_XPT_RAVE_CX16_REC_STATE0_REC_INIT_TIME_LO_SHIFT       8

/* XPT_RAVE :: CX16_REC_STATE0 :: reserved_for_eco1 [07:04] */
#define BCHP_XPT_RAVE_CX16_REC_STATE0_reserved_for_eco1_MASK       0x000000f0
#define BCHP_XPT_RAVE_CX16_REC_STATE0_reserved_for_eco1_SHIFT      4

/* XPT_RAVE :: CX16_REC_STATE0 :: LAST_CONV_TIME_STAMP_HI [03:02] */
#define BCHP_XPT_RAVE_CX16_REC_STATE0_LAST_CONV_TIME_STAMP_HI_MASK 0x0000000c
#define BCHP_XPT_RAVE_CX16_REC_STATE0_LAST_CONV_TIME_STAMP_HI_SHIFT 2

/* XPT_RAVE :: CX16_REC_STATE0 :: TS_INITIALIZED [01:01] */
#define BCHP_XPT_RAVE_CX16_REC_STATE0_TS_INITIALIZED_MASK          0x00000002
#define BCHP_XPT_RAVE_CX16_REC_STATE0_TS_INITIALIZED_SHIFT         1

/* XPT_RAVE :: CX16_REC_STATE0 :: REC_INITIALIZED [00:00] */
#define BCHP_XPT_RAVE_CX16_REC_STATE0_REC_INITIALIZED_MASK         0x00000001
#define BCHP_XPT_RAVE_CX16_REC_STATE0_REC_INITIALIZED_SHIFT        0

/***************************************************************************
 *CX16_REC_STATE1 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX16_REC_STATE1 :: REC_INIT_TIME_HI [31:00] */
#define BCHP_XPT_RAVE_CX16_REC_STATE1_REC_INIT_TIME_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX16_REC_STATE1_REC_INIT_TIME_HI_SHIFT       0

/***************************************************************************
 *CX16_REC_STATE2 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX16_REC_STATE2 :: INT_TIME_STAMP [31:00] */
#define BCHP_XPT_RAVE_CX16_REC_STATE2_INT_TIME_STAMP_MASK          0xffffffff
#define BCHP_XPT_RAVE_CX16_REC_STATE2_INT_TIME_STAMP_SHIFT         0

/***************************************************************************
 *CX16_REC_STATE2b - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX16_REC_STATE2b :: LAST_CONV_TIME_STAMP_LO [31:00] */
#define BCHP_XPT_RAVE_CX16_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX16_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_SHIFT 0

/***************************************************************************
 *CX16_REC_STATE3 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX16_REC_STATE3 :: reserved_for_eco0 [31:09] */
#define BCHP_XPT_RAVE_CX16_REC_STATE3_reserved_for_eco0_MASK       0xfffffe00
#define BCHP_XPT_RAVE_CX16_REC_STATE3_reserved_for_eco0_SHIFT      9

/* XPT_RAVE :: CX16_REC_STATE3 :: REC_DSS_PARITY [08:08] */
#define BCHP_XPT_RAVE_CX16_REC_STATE3_REC_DSS_PARITY_MASK          0x00000100
#define BCHP_XPT_RAVE_CX16_REC_STATE3_REC_DSS_PARITY_SHIFT         8

/* XPT_RAVE :: CX16_REC_STATE3 :: REC_COUNT_HI [07:00] */
#define BCHP_XPT_RAVE_CX16_REC_STATE3_REC_COUNT_HI_MASK            0x000000ff
#define BCHP_XPT_RAVE_CX16_REC_STATE3_REC_COUNT_HI_SHIFT           0

/***************************************************************************
 *CX16_REC_COUNT - Record Packet Count Register
 ***************************************************************************/
/* XPT_RAVE :: CX16_REC_COUNT :: REC_COUNT [31:00] */
#define BCHP_XPT_RAVE_CX16_REC_COUNT_REC_COUNT_MASK                0xffffffff
#define BCHP_XPT_RAVE_CX16_REC_COUNT_REC_COUNT_SHIFT               0

/***************************************************************************
 *CX16_PIC_INC_DEC_CTRL - Picture Counter Increment/Decrement/Reset Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX16_PIC_INC_DEC_CTRL :: reserved0 [31:18] */
#define BCHP_XPT_RAVE_CX16_PIC_INC_DEC_CTRL_reserved0_MASK         0xfffc0000
#define BCHP_XPT_RAVE_CX16_PIC_INC_DEC_CTRL_reserved0_SHIFT        18

/* XPT_RAVE :: CX16_PIC_INC_DEC_CTRL :: INC_DEC_MODE [17:16] */
#define BCHP_XPT_RAVE_CX16_PIC_INC_DEC_CTRL_INC_DEC_MODE_MASK      0x00030000
#define BCHP_XPT_RAVE_CX16_PIC_INC_DEC_CTRL_INC_DEC_MODE_SHIFT     16

/* XPT_RAVE :: CX16_PIC_INC_DEC_CTRL :: INC_DEC_VALUE [15:00] */
#define BCHP_XPT_RAVE_CX16_PIC_INC_DEC_CTRL_INC_DEC_VALUE_MASK     0x0000ffff
#define BCHP_XPT_RAVE_CX16_PIC_INC_DEC_CTRL_INC_DEC_VALUE_SHIFT    0

/***************************************************************************
 *CX16_SC - Scrambling Control Monitor Register
 ***************************************************************************/
/* XPT_RAVE :: CX16_SC :: RESERVED_FOR_FW_0 [31:08] */
#define BCHP_XPT_RAVE_CX16_SC_RESERVED_FOR_FW_0_MASK               0xffffff00
#define BCHP_XPT_RAVE_CX16_SC_RESERVED_FOR_FW_0_SHIFT              8

/* XPT_RAVE :: CX16_SC :: SC_ENABLE [07:07] */
#define BCHP_XPT_RAVE_CX16_SC_SC_ENABLE_MASK                       0x00000080
#define BCHP_XPT_RAVE_CX16_SC_SC_ENABLE_SHIFT                      7

/* XPT_RAVE :: CX16_SC :: SC_PUSI_VALID [06:06] */
#define BCHP_XPT_RAVE_CX16_SC_SC_PUSI_VALID_MASK                   0x00000040
#define BCHP_XPT_RAVE_CX16_SC_SC_PUSI_VALID_SHIFT                  6

/* XPT_RAVE :: CX16_SC :: SC_PUSI [05:04] */
#define BCHP_XPT_RAVE_CX16_SC_SC_PUSI_MASK                         0x00000030
#define BCHP_XPT_RAVE_CX16_SC_SC_PUSI_SHIFT                        4

/* XPT_RAVE :: CX16_SC :: SC_OR_MODE [03:03] */
#define BCHP_XPT_RAVE_CX16_SC_SC_OR_MODE_MASK                      0x00000008
#define BCHP_XPT_RAVE_CX16_SC_SC_OR_MODE_SHIFT                     3

/* XPT_RAVE :: CX16_SC :: SC_ALL_VALID [02:02] */
#define BCHP_XPT_RAVE_CX16_SC_SC_ALL_VALID_MASK                    0x00000004
#define BCHP_XPT_RAVE_CX16_SC_SC_ALL_VALID_SHIFT                   2

/* XPT_RAVE :: CX16_SC :: SC_ALL [01:00] */
#define BCHP_XPT_RAVE_CX16_SC_SC_ALL_MASK                          0x00000003
#define BCHP_XPT_RAVE_CX16_SC_SC_ALL_SHIFT                         0

/***************************************************************************
 *CX16_AV_MISC_CONFIG5 - Context Miscellaneous Config 5 Register
 ***************************************************************************/
/* XPT_RAVE :: CX16_AV_MISC_CONFIG5 :: RESERVED_FOR_FW_1 [31:26] */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG5_RESERVED_FOR_FW_1_MASK  0xfc000000
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG5_RESERVED_FOR_FW_1_SHIFT 26

/* XPT_RAVE :: CX16_AV_MISC_CONFIG5 :: ITB_OVFL_INT_STATUS [25:25] */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG5_ITB_OVFL_INT_STATUS_MASK 0x02000000
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG5_ITB_OVFL_INT_STATUS_SHIFT 25

/* XPT_RAVE :: CX16_AV_MISC_CONFIG5 :: CDB_OVFL_INT_STATUS [24:24] */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG5_CDB_OVFL_INT_STATUS_MASK 0x01000000
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG5_CDB_OVFL_INT_STATUS_SHIFT 24

/* XPT_RAVE :: CX16_AV_MISC_CONFIG5 :: ASF_HEADER_LENGTH [23:16] */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG5_ASF_HEADER_LENGTH_MASK  0x00ff0000
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG5_ASF_HEADER_LENGTH_SHIFT 16

/* XPT_RAVE :: CX16_AV_MISC_CONFIG5 :: ASF_ENABLE [15:15] */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG5_ASF_ENABLE_MASK         0x00008000
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG5_ASF_ENABLE_SHIFT        15

/* XPT_RAVE :: CX16_AV_MISC_CONFIG5 :: ASF_AV_MODE [14:14] */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG5_ASF_AV_MODE_MASK        0x00004000
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG5_ASF_AV_MODE_SHIFT       14

/* XPT_RAVE :: CX16_AV_MISC_CONFIG5 :: RESERVED_FOR_FW_2 [13:09] */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG5_RESERVED_FOR_FW_2_MASK  0x00003e00
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG5_RESERVED_FOR_FW_2_SHIFT 9

/* XPT_RAVE :: CX16_AV_MISC_CONFIG5 :: VCT_PID_EN [08:08] */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG5_VCT_PID_EN_MASK         0x00000100
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG5_VCT_PID_EN_SHIFT        8

/* XPT_RAVE :: CX16_AV_MISC_CONFIG5 :: VCT_TABLE_ID [07:00] */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG5_VCT_TABLE_ID_MASK       0x000000ff
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG5_VCT_TABLE_ID_SHIFT      0

/***************************************************************************
 *CX16_RAVE_Reg_1 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX16_RAVE_Reg_1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX16_RAVE_Reg_1_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX16_RAVE_Reg_1_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX16_RAVE_Reg_2 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX16_RAVE_Reg_2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX16_RAVE_Reg_2_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX16_RAVE_Reg_2_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX16_RAVE_Reg_3 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX16_RAVE_Reg_3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX16_RAVE_Reg_3_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX16_RAVE_Reg_3_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX16_ATSOFFSET_CONFIG - Config register for ATS OFFSET feature
 ***************************************************************************/
/* XPT_RAVE :: CX16_ATSOFFSET_CONFIG :: reserved_for_eco0 [31:16] */
#define BCHP_XPT_RAVE_CX16_ATSOFFSET_CONFIG_reserved_for_eco0_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX16_ATSOFFSET_CONFIG_reserved_for_eco0_SHIFT 16

/* XPT_RAVE :: CX16_ATSOFFSET_CONFIG :: LOCAL_ATS_FORMAT [15:15] */
#define BCHP_XPT_RAVE_CX16_ATSOFFSET_CONFIG_LOCAL_ATS_FORMAT_MASK  0x00008000
#define BCHP_XPT_RAVE_CX16_ATSOFFSET_CONFIG_LOCAL_ATS_FORMAT_SHIFT 15

/* XPT_RAVE :: CX16_ATSOFFSET_CONFIG :: LOCAL_ATS_GEN_ENABLE [14:14] */
#define BCHP_XPT_RAVE_CX16_ATSOFFSET_CONFIG_LOCAL_ATS_GEN_ENABLE_MASK 0x00004000
#define BCHP_XPT_RAVE_CX16_ATSOFFSET_CONFIG_LOCAL_ATS_GEN_ENABLE_SHIFT 14

/* XPT_RAVE :: CX16_ATSOFFSET_CONFIG :: SW_ATSOFFSET_ENABLE [13:13] */
#define BCHP_XPT_RAVE_CX16_ATSOFFSET_CONFIG_SW_ATSOFFSET_ENABLE_MASK 0x00002000
#define BCHP_XPT_RAVE_CX16_ATSOFFSET_CONFIG_SW_ATSOFFSET_ENABLE_SHIFT 13

/* XPT_RAVE :: CX16_ATSOFFSET_CONFIG :: PCR_PID_CH_CHANGED [12:12] */
#define BCHP_XPT_RAVE_CX16_ATSOFFSET_CONFIG_PCR_PID_CH_CHANGED_MASK 0x00001000
#define BCHP_XPT_RAVE_CX16_ATSOFFSET_CONFIG_PCR_PID_CH_CHANGED_SHIFT 12

/* XPT_RAVE :: CX16_ATSOFFSET_CONFIG :: ATSOFFSET_ENABLE [11:11] */
#define BCHP_XPT_RAVE_CX16_ATSOFFSET_CONFIG_ATSOFFSET_ENABLE_MASK  0x00000800
#define BCHP_XPT_RAVE_CX16_ATSOFFSET_CONFIG_ATSOFFSET_ENABLE_SHIFT 11

/* XPT_RAVE :: CX16_ATSOFFSET_CONFIG :: PCR_PID_CH [10:00] */
#define BCHP_XPT_RAVE_CX16_ATSOFFSET_CONFIG_PCR_PID_CH_MASK        0x000007ff
#define BCHP_XPT_RAVE_CX16_ATSOFFSET_CONFIG_PCR_PID_CH_SHIFT       0

/***************************************************************************
 *CX16_ATSOFFSET_OFFSET_MAGNITUDE - 32 bit magnitude of the 33 bit signed ATS offset
 ***************************************************************************/
/* XPT_RAVE :: CX16_ATSOFFSET_OFFSET_MAGNITUDE :: ATS_OFFSET_MAGNITUDE [31:00] */
#define BCHP_XPT_RAVE_CX16_ATSOFFSET_OFFSET_MAGNITUDE_ATS_OFFSET_MAGNITUDE_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX16_ATSOFFSET_OFFSET_MAGNITUDE_ATS_OFFSET_MAGNITUDE_SHIFT 0

/***************************************************************************
 *CX16_ATSOFFSET_OFFSET_SIGN_BIT - Sign bit of the 33 bit signed ATS offset
 ***************************************************************************/
/* XPT_RAVE :: CX16_ATSOFFSET_OFFSET_SIGN_BIT :: reserved_for_eco0 [31:01] */
#define BCHP_XPT_RAVE_CX16_ATSOFFSET_OFFSET_SIGN_BIT_reserved_for_eco0_MASK 0xfffffffe
#define BCHP_XPT_RAVE_CX16_ATSOFFSET_OFFSET_SIGN_BIT_reserved_for_eco0_SHIFT 1

/* XPT_RAVE :: CX16_ATSOFFSET_OFFSET_SIGN_BIT :: ATS_OFSET_SIGN [00:00] */
#define BCHP_XPT_RAVE_CX16_ATSOFFSET_OFFSET_SIGN_BIT_ATS_OFSET_SIGN_MASK 0x00000001
#define BCHP_XPT_RAVE_CX16_ATSOFFSET_OFFSET_SIGN_BIT_ATS_OFSET_SIGN_SHIFT 0

/***************************************************************************
 *CX16_ATSOFFSET_PCR - PCR value of the last PCR packet
 ***************************************************************************/
/* XPT_RAVE :: CX16_ATSOFFSET_PCR :: PCR [31:00] */
#define BCHP_XPT_RAVE_CX16_ATSOFFSET_PCR_PCR_MASK                  0xffffffff
#define BCHP_XPT_RAVE_CX16_ATSOFFSET_PCR_PCR_SHIFT                 0

/***************************************************************************
 *CX16_ATSOFFSET_ATS - ATS of the last packet carrying PCR
 ***************************************************************************/
/* XPT_RAVE :: CX16_ATSOFFSET_ATS :: ATS [31:00] */
#define BCHP_XPT_RAVE_CX16_ATSOFFSET_ATS_ATS_MASK                  0xffffffff
#define BCHP_XPT_RAVE_CX16_ATSOFFSET_ATS_ATS_SHIFT                 0

/***************************************************************************
 *CX16_ATSOFFSET_ADJ_ATS - Adjusted ATS of the last packet
 ***************************************************************************/
/* XPT_RAVE :: CX16_ATSOFFSET_ADJ_ATS :: ADJ_ATS [31:00] */
#define BCHP_XPT_RAVE_CX16_ATSOFFSET_ADJ_ATS_ADJ_ATS_MASK          0xffffffff
#define BCHP_XPT_RAVE_CX16_ATSOFFSET_ADJ_ATS_ADJ_ATS_SHIFT         0

/***************************************************************************
 *CX16_ATSOFFSET_NEXT_PKT_ATS - ATS to be used for next packet in Local Timestamp generation mode
 ***************************************************************************/
/* XPT_RAVE :: CX16_ATSOFFSET_NEXT_PKT_ATS :: NEXT_PKT_ATS [31:00] */
#define BCHP_XPT_RAVE_CX16_ATSOFFSET_NEXT_PKT_ATS_NEXT_PKT_ATS_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX16_ATSOFFSET_NEXT_PKT_ATS_NEXT_PKT_ATS_SHIFT 0

/***************************************************************************
 *CX16_ATSOFFSET_PKT2PKT_ATS_DELTA - ATS delta to be used in Local Timestamp generation mode
 ***************************************************************************/
/* XPT_RAVE :: CX16_ATSOFFSET_PKT2PKT_ATS_DELTA :: PKT2PKT_DELTA [31:00] */
#define BCHP_XPT_RAVE_CX16_ATSOFFSET_PKT2PKT_ATS_DELTA_PKT2PKT_DELTA_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX16_ATSOFFSET_PKT2PKT_ATS_DELTA_PKT2PKT_DELTA_SHIFT 0

/***************************************************************************
 *CX16_RAVE_Reg_4 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX16_RAVE_Reg_4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX16_RAVE_Reg_4_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX16_RAVE_Reg_4_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX16_RAVE_Reg_5 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX16_RAVE_Reg_5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX16_RAVE_Reg_5_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX16_RAVE_Reg_5_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX17_AV_CDB_WRITE_PTR - Context CDB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX17_AV_CDB_WRITE_PTR :: CDB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX17_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX17_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_SHIFT    0

/***************************************************************************
 *CX17_AV_CDB_READ_PTR - Context CDB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX17_AV_CDB_READ_PTR :: CDB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX17_AV_CDB_READ_PTR_CDB_READ_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX17_AV_CDB_READ_PTR_CDB_READ_PTR_SHIFT      0

/***************************************************************************
 *CX17_AV_CDB_BASE_PTR - Context CDB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX17_AV_CDB_BASE_PTR :: CDB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX17_AV_CDB_BASE_PTR_CDB_BASE_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX17_AV_CDB_BASE_PTR_CDB_BASE_PTR_SHIFT      0

/***************************************************************************
 *CX17_AV_CDB_END_PTR - Context CDB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX17_AV_CDB_END_PTR :: CDB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX17_AV_CDB_END_PTR_CDB_END_PTR_MASK         0xffffffff
#define BCHP_XPT_RAVE_CX17_AV_CDB_END_PTR_CDB_END_PTR_SHIFT        0

/***************************************************************************
 *CX17_AV_CDB_VALID_PTR - Context CDB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX17_AV_CDB_VALID_PTR :: CDB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX17_AV_CDB_VALID_PTR_CDB_VALID_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX17_AV_CDB_VALID_PTR_CDB_VALID_PTR_SHIFT    0

/***************************************************************************
 *CX17_AV_CDB_WRAPAROUND_PTR - Context CDB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX17_AV_CDB_WRAPAROUND_PTR :: CDB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX17_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX17_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX17_AV_CDB_THRESHOLD_LEVEL - Context CDB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX17_AV_CDB_THRESHOLD_LEVEL :: CDB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX17_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX17_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX17_AV_CDB_THRESHOLD_LEVEL :: CDB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX17_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX17_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX17_AV_CDB_DEPTH - Context CDB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX17_AV_CDB_DEPTH :: CDB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX17_AV_CDB_DEPTH_CDB_WRAPAROUND_MASK        0x80000000
#define BCHP_XPT_RAVE_CX17_AV_CDB_DEPTH_CDB_WRAPAROUND_SHIFT       31

/* XPT_RAVE :: CX17_AV_CDB_DEPTH :: CDB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX17_AV_CDB_DEPTH_CDB_OVERFLOW_MASK          0x40000000
#define BCHP_XPT_RAVE_CX17_AV_CDB_DEPTH_CDB_OVERFLOW_SHIFT         30

/* XPT_RAVE :: CX17_AV_CDB_DEPTH :: CDB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX17_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_MASK   0x30000000
#define BCHP_XPT_RAVE_CX17_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_SHIFT  28

/* XPT_RAVE :: CX17_AV_CDB_DEPTH :: CDB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX17_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_MASK      0x0fffffff
#define BCHP_XPT_RAVE_CX17_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_SHIFT     0

/***************************************************************************
 *CX17_AV_THRESHOLDS - Context Thresholds
 ***************************************************************************/
/* XPT_RAVE :: CX17_AV_THRESHOLDS :: CONTEXT_OVERFLOW_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX17_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX17_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX17_AV_THRESHOLDS :: CONTEXT_WRAPAROUND_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX17_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX17_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX17_AV_ITB_WRITE_PTR - Context ITB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX17_AV_ITB_WRITE_PTR :: ITB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX17_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX17_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_SHIFT    0

/***************************************************************************
 *CX17_AV_ITB_READ_PTR - Context ITB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX17_AV_ITB_READ_PTR :: ITB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX17_AV_ITB_READ_PTR_ITB_READ_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX17_AV_ITB_READ_PTR_ITB_READ_PTR_SHIFT      0

/***************************************************************************
 *CX17_AV_ITB_BASE_PTR - Context ITB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX17_AV_ITB_BASE_PTR :: ITB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX17_AV_ITB_BASE_PTR_ITB_BASE_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX17_AV_ITB_BASE_PTR_ITB_BASE_PTR_SHIFT      0

/***************************************************************************
 *CX17_AV_ITB_END_PTR - Context ITB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX17_AV_ITB_END_PTR :: ITB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX17_AV_ITB_END_PTR_ITB_END_PTR_MASK         0xffffffff
#define BCHP_XPT_RAVE_CX17_AV_ITB_END_PTR_ITB_END_PTR_SHIFT        0

/***************************************************************************
 *CX17_AV_ITB_VALID_PTR - Context ITB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX17_AV_ITB_VALID_PTR :: ITB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX17_AV_ITB_VALID_PTR_ITB_VALID_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX17_AV_ITB_VALID_PTR_ITB_VALID_PTR_SHIFT    0

/***************************************************************************
 *CX17_AV_ITB_WRAPAROUND_PTR - Context ITB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX17_AV_ITB_WRAPAROUND_PTR :: ITB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX17_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX17_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX17_AV_ITB_THRESHOLD_LEVEL - Context ITB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX17_AV_ITB_THRESHOLD_LEVEL :: ITB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX17_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX17_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX17_AV_ITB_THRESHOLD_LEVEL :: ITB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX17_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX17_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX17_AV_ITB_DEPTH - Context ITB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX17_AV_ITB_DEPTH :: ITB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX17_AV_ITB_DEPTH_ITB_WRAPAROUND_MASK        0x80000000
#define BCHP_XPT_RAVE_CX17_AV_ITB_DEPTH_ITB_WRAPAROUND_SHIFT       31

/* XPT_RAVE :: CX17_AV_ITB_DEPTH :: ITB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX17_AV_ITB_DEPTH_ITB_OVERFLOW_MASK          0x40000000
#define BCHP_XPT_RAVE_CX17_AV_ITB_DEPTH_ITB_OVERFLOW_SHIFT         30

/* XPT_RAVE :: CX17_AV_ITB_DEPTH :: ITB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX17_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_MASK   0x30000000
#define BCHP_XPT_RAVE_CX17_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_SHIFT  28

/* XPT_RAVE :: CX17_AV_ITB_DEPTH :: ITB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX17_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_MASK      0x0fffffff
#define BCHP_XPT_RAVE_CX17_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_SHIFT     0

/***************************************************************************
 *CX17_REC_MISC_CONFIG - Miscellaneous Config
 ***************************************************************************/
/* XPT_RAVE :: CX17_REC_MISC_CONFIG :: reserved_for_eco0 [31:18] */
#define BCHP_XPT_RAVE_CX17_REC_MISC_CONFIG_reserved_for_eco0_MASK  0xfffc0000
#define BCHP_XPT_RAVE_CX17_REC_MISC_CONFIG_reserved_for_eco0_SHIFT 18

/* XPT_RAVE :: CX17_REC_MISC_CONFIG :: EMM_EN [17:17] */
#define BCHP_XPT_RAVE_CX17_REC_MISC_CONFIG_EMM_EN_MASK             0x00020000
#define BCHP_XPT_RAVE_CX17_REC_MISC_CONFIG_EMM_EN_SHIFT            17

/* XPT_RAVE :: CX17_REC_MISC_CONFIG :: IGNORE_CLEAR_SC_EVENT [16:16] */
#define BCHP_XPT_RAVE_CX17_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_MASK 0x00010000
#define BCHP_XPT_RAVE_CX17_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_SHIFT 16

/* XPT_RAVE :: CX17_REC_MISC_CONFIG :: SC_DETECT_FOR_ALL [15:15] */
#define BCHP_XPT_RAVE_CX17_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_MASK  0x00008000
#define BCHP_XPT_RAVE_CX17_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_SHIFT 15

/* XPT_RAVE :: CX17_REC_MISC_CONFIG :: REC_AVN [14:14] */
#define BCHP_XPT_RAVE_CX17_REC_MISC_CONFIG_REC_AVN_MASK            0x00004000
#define BCHP_XPT_RAVE_CX17_REC_MISC_CONFIG_REC_AVN_SHIFT           14

/* XPT_RAVE :: CX17_REC_MISC_CONFIG :: TPIT_ENABLE [13:13] */
#define BCHP_XPT_RAVE_CX17_REC_MISC_CONFIG_TPIT_ENABLE_MASK        0x00002000
#define BCHP_XPT_RAVE_CX17_REC_MISC_CONFIG_TPIT_ENABLE_SHIFT       13

/* XPT_RAVE :: CX17_REC_MISC_CONFIG :: TPIT_CHANNEL [12:08] */
#define BCHP_XPT_RAVE_CX17_REC_MISC_CONFIG_TPIT_CHANNEL_MASK       0x00001f00
#define BCHP_XPT_RAVE_CX17_REC_MISC_CONFIG_TPIT_CHANNEL_SHIFT      8

/* XPT_RAVE :: CX17_REC_MISC_CONFIG :: reserved_for_eco1 [07:02] */
#define BCHP_XPT_RAVE_CX17_REC_MISC_CONFIG_reserved_for_eco1_MASK  0x000000fc
#define BCHP_XPT_RAVE_CX17_REC_MISC_CONFIG_reserved_for_eco1_SHIFT 2

/* XPT_RAVE :: CX17_REC_MISC_CONFIG :: SCD_MAP_MODE [01:00] */
#define BCHP_XPT_RAVE_CX17_REC_MISC_CONFIG_SCD_MAP_MODE_MASK       0x00000003
#define BCHP_XPT_RAVE_CX17_REC_MISC_CONFIG_SCD_MAP_MODE_SHIFT      0

/***************************************************************************
 *CX17_REC_SCD_PIDS_A - Context SCD map PIDS A
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX17_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX17_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_A [30:30] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_MASK 0x40000000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_SHIFT 30

/* XPT_RAVE :: CX17_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: SCD_NUMA [29:24] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_NUMA_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_NUMA_SHIFT 24

/* XPT_RAVE :: CX17_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX17_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: PID_CHA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_PID_CHA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_PID_CHA_VALID_SHIFT 15

/* XPT_RAVE :: CX17_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX17_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: SCD_PID_CHA [12:00] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PID_CHA_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PID_CHA_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX17_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX17_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_A [30:30] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_MASK 0x40000000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_SHIFT 30

/* XPT_RAVE :: CX17_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: SCD_NUMA [29:24] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_NUMA_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_NUMA_SHIFT 24

/* XPT_RAVE :: CX17_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX17_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: PIDA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_PIDA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_PIDA_VALID_SHIFT 15

/* XPT_RAVE :: CX17_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX17_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: SCD_PIDA [12:00] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PIDA_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PIDA_SHIFT 0

/***************************************************************************
 *CX17_REC_SCD_PIDS_B - Context SCD map PIDS B
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX17_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX17_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_B [30:30] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_MASK 0x40000000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_SHIFT 30

/* XPT_RAVE :: CX17_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: SCD_NUMB [29:24] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_NUMB_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_NUMB_SHIFT 24

/* XPT_RAVE :: CX17_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX17_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: PID_CHB_VALID [15:15] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_PID_CHB_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_PID_CHB_VALID_SHIFT 15

/* XPT_RAVE :: CX17_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX17_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: SCD_PID_CHB [12:00] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PID_CHB_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PID_CHB_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX17_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX17_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_B [30:30] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_B_MASK 0x40000000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_B_SHIFT 30

/* XPT_RAVE :: CX17_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: SCD_NUMB [29:24] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_NUMB_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_NUMB_SHIFT 24

/* XPT_RAVE :: CX17_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX17_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: PIDB_VALID [15:15] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_PIDB_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_PIDB_VALID_SHIFT 15

/* XPT_RAVE :: CX17_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX17_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: SCD_PIDB [12:00] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PIDB_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PIDB_SHIFT 0

/***************************************************************************
 *CX17_REC_SCD_PIDS_C - Context SCD map PIDS C
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX17_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX17_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_C [30:30] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_MASK 0x40000000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_SHIFT 30

/* XPT_RAVE :: CX17_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: SCD_NUMC [29:24] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_NUMC_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_NUMC_SHIFT 24

/* XPT_RAVE :: CX17_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX17_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: PID_CHC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_PID_CHC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_PID_CHC_VALID_SHIFT 15

/* XPT_RAVE :: CX17_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX17_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: SCD_PID_CHC [12:00] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PID_CHC_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PID_CHC_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX17_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX17_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_C [30:30] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_MASK 0x40000000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_SHIFT 30

/* XPT_RAVE :: CX17_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: SCD_NUMC [29:24] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_NUMC_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_NUMC_SHIFT 24

/* XPT_RAVE :: CX17_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX17_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: PIDC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_PIDC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_PIDC_VALID_SHIFT 15

/* XPT_RAVE :: CX17_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX17_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: SCD_PIDC [12:00] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PIDC_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PIDC_SHIFT 0

/***************************************************************************
 *CX17_REC_SCD_PIDS_D - Context SCD map PIDS D
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX17_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX17_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_D [30:30] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_MASK 0x40000000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_SHIFT 30

/* XPT_RAVE :: CX17_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: SCD_NUMD [29:24] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_NUMD_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_NUMD_SHIFT 24

/* XPT_RAVE :: CX17_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX17_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: PID_CHD_VALID [15:15] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_PID_CHD_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_PID_CHD_VALID_SHIFT 15

/* XPT_RAVE :: CX17_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX17_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: SCD_PID_CHD [12:00] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PID_CHD_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PID_CHD_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX17_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX17_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_D [30:30] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_D_MASK 0x40000000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_D_SHIFT 30

/* XPT_RAVE :: CX17_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: SCD_NUMD [29:24] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_NUMD_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_NUMD_SHIFT 24

/* XPT_RAVE :: CX17_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX17_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: PIDD_VALID [15:15] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_PIDD_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_PIDD_VALID_SHIFT 15

/* XPT_RAVE :: CX17_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX17_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: SCD_PIDD [12:00] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PIDD_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PIDD_SHIFT 0

/***************************************************************************
 *CX17_REC_SCD_PIDS_E - Context SCD map PIDS E
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX17_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX17_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_E [30:30] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_MASK 0x40000000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_SHIFT 30

/* XPT_RAVE :: CX17_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: SCD_NUME [29:24] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_NUME_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_NUME_SHIFT 24

/* XPT_RAVE :: CX17_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX17_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: PID_CHE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_PID_CHE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_PID_CHE_VALID_SHIFT 15

/* XPT_RAVE :: CX17_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX17_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: SCD_PID_CHE [12:00] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PID_CHE_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PID_CHE_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX17_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX17_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_E [30:30] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_MASK 0x40000000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_SHIFT 30

/* XPT_RAVE :: CX17_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: SCD_NUME [29:24] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_NUME_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_NUME_SHIFT 24

/* XPT_RAVE :: CX17_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX17_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: PIDE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_PIDE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_PIDE_VALID_SHIFT 15

/* XPT_RAVE :: CX17_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX17_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: SCD_PIDE [12:00] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PIDE_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PIDE_SHIFT 0

/***************************************************************************
 *CX17_REC_SCD_PIDS_F - Context SCD map PIDS F
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX17_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX17_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_F [30:30] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_MASK 0x40000000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_SHIFT 30

/* XPT_RAVE :: CX17_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: SCD_NUMF [29:24] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_NUMF_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_NUMF_SHIFT 24

/* XPT_RAVE :: CX17_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX17_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: PID_CHF_VALID [15:15] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_PID_CHF_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_PID_CHF_VALID_SHIFT 15

/* XPT_RAVE :: CX17_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX17_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: SCD_PID_CHF [12:00] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PID_CHF_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PID_CHF_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX17_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX17_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_F [30:30] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_F_MASK 0x40000000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_F_SHIFT 30

/* XPT_RAVE :: CX17_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: SCD_NUMF [29:24] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_NUMF_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_NUMF_SHIFT 24

/* XPT_RAVE :: CX17_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX17_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: PIDF_VALID [15:15] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_PIDF_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_PIDF_VALID_SHIFT 15

/* XPT_RAVE :: CX17_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX17_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: SCD_PIDF [12:00] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PIDF_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PIDF_SHIFT 0

/***************************************************************************
 *CX17_REC_SCD_PIDS_G - Context SCD map PIDS G
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX17_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX17_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_G [30:30] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_MASK 0x40000000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_SHIFT 30

/* XPT_RAVE :: CX17_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: SCD_NUMG [29:24] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_NUMG_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_NUMG_SHIFT 24

/* XPT_RAVE :: CX17_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX17_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: PID_CHG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_PID_CHG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_PID_CHG_VALID_SHIFT 15

/* XPT_RAVE :: CX17_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX17_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: SCD_PID_CHG [12:00] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PID_CHG_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PID_CHG_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX17_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX17_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_G [30:30] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_MASK 0x40000000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_SHIFT 30

/* XPT_RAVE :: CX17_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: SCD_NUMG [29:24] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_NUMG_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_NUMG_SHIFT 24

/* XPT_RAVE :: CX17_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX17_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: PIDG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_PIDG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_PIDG_VALID_SHIFT 15

/* XPT_RAVE :: CX17_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX17_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: SCD_PIDG [12:00] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PIDG_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PIDG_SHIFT 0

/***************************************************************************
 *CX17_REC_SCD_PIDS_H - Context SCD map PIDS H
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX17_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX17_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_H [30:30] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_MASK 0x40000000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_SHIFT 30

/* XPT_RAVE :: CX17_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: SCD_NUMH [29:24] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_NUMH_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_NUMH_SHIFT 24

/* XPT_RAVE :: CX17_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX17_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: PID_CHH_VALID [15:15] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_PID_CHH_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_PID_CHH_VALID_SHIFT 15

/* XPT_RAVE :: CX17_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX17_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: SCD_PID_CHH [12:00] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PID_CHH_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PID_CHH_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX17_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX17_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_H [30:30] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_H_MASK 0x40000000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_H_SHIFT 30

/* XPT_RAVE :: CX17_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: SCD_NUMH [29:24] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_NUMH_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_NUMH_SHIFT 24

/* XPT_RAVE :: CX17_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX17_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: PIDH_VALID [15:15] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_PIDH_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_PIDH_VALID_SHIFT 15

/* XPT_RAVE :: CX17_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX17_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: SCD_PIDH [12:00] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PIDH_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PIDH_SHIFT 0

/***************************************************************************
 *CX17_AV_MISC_CONFIG1 - Context Miscellaneous Config 1 Register
 ***************************************************************************/
/* XPT_RAVE :: CX17_AV_MISC_CONFIG1 :: BAND_HOLD_EN [31:31] */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG1_BAND_HOLD_EN_MASK       0x80000000
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG1_BAND_HOLD_EN_SHIFT      31

/* XPT_RAVE :: CX17_AV_MISC_CONFIG1 :: EMU_PREV_BYTE_REMOVE [30:30] */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_MASK 0x40000000
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_SHIFT 30

/* XPT_RAVE :: CX17_AV_MISC_CONFIG1 :: SHIFT_PTS [29:29] */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG1_SHIFT_PTS_MASK          0x20000000
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG1_SHIFT_PTS_SHIFT         29

/* XPT_RAVE :: CX17_AV_MISC_CONFIG1 :: CONVERT_PTS [28:28] */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG1_CONVERT_PTS_MASK        0x10000000
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG1_CONVERT_PTS_SHIFT       28

/* XPT_RAVE :: CX17_AV_MISC_CONFIG1 :: PES_SYNC_MODE [27:26] */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG1_PES_SYNC_MODE_MASK      0x0c000000
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG1_PES_SYNC_MODE_SHIFT     26

/* XPT_RAVE :: CX17_AV_MISC_CONFIG1 :: PES_TYPE_MODE [25:24] */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG1_PES_TYPE_MODE_MASK      0x03000000
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG1_PES_TYPE_MODE_SHIFT     24

/* XPT_RAVE :: CX17_AV_MISC_CONFIG1 :: EMU_PREV_MODE [23:23] */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG1_EMU_PREV_MODE_MASK      0x00800000
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG1_EMU_PREV_MODE_SHIFT     23

/* XPT_RAVE :: CX17_AV_MISC_CONFIG1 :: OUTPUT_FORMAT [22:21] */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG1_OUTPUT_FORMAT_MASK      0x00600000
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG1_OUTPUT_FORMAT_SHIFT     21

/* XPT_RAVE :: CX17_AV_MISC_CONFIG1 :: CONTEXT_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG1_CONTEXT_ENABLE_MASK     0x00100000
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG1_CONTEXT_ENABLE_SHIFT    20

/* XPT_RAVE :: CX17_AV_MISC_CONFIG1 :: INPUT_ES_FORMAT [19:16] */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG1_INPUT_ES_FORMAT_MASK    0x000f0000
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG1_INPUT_ES_FORMAT_SHIFT   16

/* XPT_RAVE :: CX17_AV_MISC_CONFIG1 :: STREAM_ID_HI [15:08] */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG1_STREAM_ID_HI_MASK       0x0000ff00
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG1_STREAM_ID_HI_SHIFT      8

/* XPT_RAVE :: CX17_AV_MISC_CONFIG1 :: STREAM_ID_LO [07:00] */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG1_STREAM_ID_LO_MASK       0x000000ff
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG1_STREAM_ID_LO_SHIFT      0

/***************************************************************************
 *CX17_AV_MISC_CONFIG2 - Context Miscellaneous Config 2 Register
 ***************************************************************************/
/* XPT_RAVE :: CX17_AV_MISC_CONFIG2 :: DISABLE_BEFORE_PES [31:31] */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_MASK 0x80000000
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_SHIFT 31

/* XPT_RAVE :: CX17_AV_MISC_CONFIG2 :: reserved_for_eco0 [30:22] */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG2_reserved_for_eco0_MASK  0x7fc00000
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG2_reserved_for_eco0_SHIFT 22

/* XPT_RAVE :: CX17_AV_MISC_CONFIG2 :: ITB_ENDIAN_CTRL [21:21] */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_MASK    0x00200000
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_SHIFT   21

/* XPT_RAVE :: CX17_AV_MISC_CONFIG2 :: CDB_ENDIAN_CTRL [20:20] */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_MASK    0x00100000
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_SHIFT   20

/* XPT_RAVE :: CX17_AV_MISC_CONFIG2 :: reserved_for_eco1 [19:12] */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG2_reserved_for_eco1_MASK  0x000ff000
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG2_reserved_for_eco1_SHIFT 12

/* XPT_RAVE :: CX17_AV_MISC_CONFIG2 :: IP_MODE_EN [11:11] */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG2_IP_MODE_EN_MASK         0x00000800
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG2_IP_MODE_EN_SHIFT        11

/* XPT_RAVE :: CX17_AV_MISC_CONFIG2 :: CONTEXT_DMEM_BASE [10:00] */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_MASK  0x000007ff
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *CX17_AV_MISC_CONFIG3 - Context Miscellaneous Config 3 Register
 ***************************************************************************/
/* XPT_RAVE :: CX17_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_HI [31:24] */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_SHIFT 24

/* XPT_RAVE :: CX17_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_LO [23:16] */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_SHIFT 16

/* XPT_RAVE :: CX17_AV_MISC_CONFIG3 :: PCR_RTS_EN [15:15] */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG3_PCR_RTS_EN_MASK         0x00008000
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG3_PCR_RTS_EN_SHIFT        15

/* XPT_RAVE :: CX17_AV_MISC_CONFIG3 :: DISABLE_PRV_HDR_DMEM [14:14] */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_MASK 0x00004000
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_SHIFT 14

/* XPT_RAVE :: CX17_AV_MISC_CONFIG3 :: ENABLE_BPP_SEARCH [13:13] */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_MASK  0x00002000
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_SHIFT 13

/* XPT_RAVE :: CX17_AV_MISC_CONFIG3 :: CHK_PACK_HDR_IN_AF [12:12] */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_MASK 0x00001000
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_SHIFT 12

/* XPT_RAVE :: CX17_AV_MISC_CONFIG3 :: CP_PERM_CHANGE_DETECT [11:11] */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_MASK 0x00000800
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_SHIFT 11

/* XPT_RAVE :: CX17_AV_MISC_CONFIG3 :: PES_EXT_SEARCH_MODE [10:09] */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_MASK 0x00000600
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_SHIFT 9

/* XPT_RAVE :: CX17_AV_MISC_CONFIG3 :: CDB_ITB_DEPTH_MODE [08:08] */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_MASK 0x00000100
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_SHIFT 8

/* XPT_RAVE :: CX17_AV_MISC_CONFIG3 :: DISABLE_PKT_ERRORS [07:07] */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_MASK 0x00000080
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_SHIFT 7

/* XPT_RAVE :: CX17_AV_MISC_CONFIG3 :: DISABLE_CC_CHECK [06:06] */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG3_DISABLE_CC_CHECK_MASK   0x00000040
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG3_DISABLE_CC_CHECK_SHIFT  6

/* XPT_RAVE :: CX17_AV_MISC_CONFIG3 :: MAX_COMPARE_PATTERNS [05:00] */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_MASK 0x0000003f
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_SHIFT 0

/***************************************************************************
 *CX17_AV_INTERRUPT_ENABLES - Context Interrupt Enables
 ***************************************************************************/
/* XPT_RAVE :: CX17_AV_INTERRUPT_ENABLES :: reserved0 [31:12] */
#define BCHP_XPT_RAVE_CX17_AV_INTERRUPT_ENABLES_reserved0_MASK     0xfffff000
#define BCHP_XPT_RAVE_CX17_AV_INTERRUPT_ENABLES_reserved0_SHIFT    12

/* XPT_RAVE :: CX17_AV_INTERRUPT_ENABLES :: ITB_UPPER_THRESH_INT_EN [11:11] */
#define BCHP_XPT_RAVE_CX17_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_MASK 0x00000800
#define BCHP_XPT_RAVE_CX17_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_SHIFT 11

/* XPT_RAVE :: CX17_AV_INTERRUPT_ENABLES :: ITB_LOWER_THRESH_INT_EN [10:10] */
#define BCHP_XPT_RAVE_CX17_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_MASK 0x00000400
#define BCHP_XPT_RAVE_CX17_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_SHIFT 10

/* XPT_RAVE :: CX17_AV_INTERRUPT_ENABLES :: CDB_UPPER_THRESH_INT_EN [09:09] */
#define BCHP_XPT_RAVE_CX17_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_MASK 0x00000200
#define BCHP_XPT_RAVE_CX17_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_SHIFT 9

/* XPT_RAVE :: CX17_AV_INTERRUPT_ENABLES :: CDB_LOWER_THRESH_INT_EN [08:08] */
#define BCHP_XPT_RAVE_CX17_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_MASK 0x00000100
#define BCHP_XPT_RAVE_CX17_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_SHIFT 8

/* XPT_RAVE :: CX17_AV_INTERRUPT_ENABLES :: LAST_CMD_INT_EN [07:07] */
#define BCHP_XPT_RAVE_CX17_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_MASK 0x00000080
#define BCHP_XPT_RAVE_CX17_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_SHIFT 7

/* XPT_RAVE :: CX17_AV_INTERRUPT_ENABLES :: SPLICE_INT_EN [06:06] */
#define BCHP_XPT_RAVE_CX17_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_MASK 0x00000040
#define BCHP_XPT_RAVE_CX17_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_SHIFT 6

/* XPT_RAVE :: CX17_AV_INTERRUPT_ENABLES :: ITB_OVERFLOW_INT_EN [05:05] */
#define BCHP_XPT_RAVE_CX17_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_MASK 0x00000020
#define BCHP_XPT_RAVE_CX17_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_SHIFT 5

/* XPT_RAVE :: CX17_AV_INTERRUPT_ENABLES :: CDB_OVERFLOW_INT_EN [04:04] */
#define BCHP_XPT_RAVE_CX17_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_MASK 0x00000010
#define BCHP_XPT_RAVE_CX17_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_SHIFT 4

/* XPT_RAVE :: CX17_AV_INTERRUPT_ENABLES :: CC_ERROR_INT_EN [03:03] */
#define BCHP_XPT_RAVE_CX17_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_MASK 0x00000008
#define BCHP_XPT_RAVE_CX17_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_SHIFT 3

/* XPT_RAVE :: CX17_AV_INTERRUPT_ENABLES :: TEI_ERROR_INT_EN [02:02] */
#define BCHP_XPT_RAVE_CX17_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_MASK 0x00000004
#define BCHP_XPT_RAVE_CX17_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_SHIFT 2

/* XPT_RAVE :: CX17_AV_INTERRUPT_ENABLES :: PUSI_ERROR_INT_EN [01:01] */
#define BCHP_XPT_RAVE_CX17_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_MASK 0x00000002
#define BCHP_XPT_RAVE_CX17_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_SHIFT 1

/* XPT_RAVE :: CX17_AV_INTERRUPT_ENABLES :: EMU_ERROR_INT_EN [00:00] */
#define BCHP_XPT_RAVE_CX17_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_MASK 0x00000001
#define BCHP_XPT_RAVE_CX17_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_SHIFT 0

/***************************************************************************
 *CX17_AV_COMP1_CONTROL - Context Comparator 1 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX17_AV_COMP1_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX17_AV_COMP1_CONTROL_reserved_for_eco0_MASK 0xf8000000
#define BCHP_XPT_RAVE_CX17_AV_COMP1_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX17_AV_COMP1_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX17_AV_COMP1_CONTROL_ALIGNMENT_EN_MASK      0x04000000
#define BCHP_XPT_RAVE_CX17_AV_COMP1_CONTROL_ALIGNMENT_EN_SHIFT     26

/* XPT_RAVE :: CX17_AV_COMP1_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX17_AV_COMP1_CONTROL_COMPARE_ES_DATA_MASK   0x02000000
#define BCHP_XPT_RAVE_CX17_AV_COMP1_CONTROL_COMPARE_ES_DATA_SHIFT  25

/* XPT_RAVE :: CX17_AV_COMP1_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX17_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX17_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX17_AV_COMP1_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX17_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX17_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX17_AV_COMP1_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX17_AV_COMP1_CONTROL_COMPARE_ALL_DATA_MASK  0x00400000
#define BCHP_XPT_RAVE_CX17_AV_COMP1_CONTROL_COMPARE_ALL_DATA_SHIFT 22

/* XPT_RAVE :: CX17_AV_COMP1_CONTROL :: CASCADE_ENABLE [21:21] */
#define BCHP_XPT_RAVE_CX17_AV_COMP1_CONTROL_CASCADE_ENABLE_MASK    0x00200000
#define BCHP_XPT_RAVE_CX17_AV_COMP1_CONTROL_CASCADE_ENABLE_SHIFT   21

/* XPT_RAVE :: CX17_AV_COMP1_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX17_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_MASK 0x00100000
#define BCHP_XPT_RAVE_CX17_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX17_AV_COMP1_CONTROL :: NUM_COMPARE_BYTES [19:17] */
#define BCHP_XPT_RAVE_CX17_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_MASK 0x000e0000
#define BCHP_XPT_RAVE_CX17_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX17_AV_COMP1_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX17_AV_COMP1_CONTROL_REPEAT_BYTE_MASK       0x0001e000
#define BCHP_XPT_RAVE_CX17_AV_COMP1_CONTROL_REPEAT_BYTE_SHIFT      13

/* XPT_RAVE :: CX17_AV_COMP1_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX17_AV_COMP1_CONTROL_COMP_ENABLE_MASK       0x00001000
#define BCHP_XPT_RAVE_CX17_AV_COMP1_CONTROL_COMP_ENABLE_SHIFT      12

/* XPT_RAVE :: CX17_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX17_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX17_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX17_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX17_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX17_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX17_AV_COMP1_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX17_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX17_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX17_AV_COMP1_COMPARE_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX17_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX17_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX17_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX17_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX17_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX17_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX17_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX17_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX17_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX17_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX17_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX17_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX17_AV_COMP1_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX17_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX17_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX17_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX17_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX17_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX17_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX17_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX17_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX17_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX17_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX17_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX17_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX17_AV_COMP1_FILTER_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX17_AV_COMP1_FILTER_VAL :: Exclusion_Value_D :: COMP1_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX17_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX17_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX17_AV_COMP1_FILTER_VAL :: Inclusion_Range_D :: COMP1_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX17_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX17_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX17_AV_COMP1_FILTER_VAL :: Exclusion_Value_C :: COMP1_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX17_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX17_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX17_AV_COMP1_FILTER_VAL :: Inclusion_Range_C :: COMP1_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX17_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX17_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX17_AV_COMP1_FILTER_VAL :: Exclusion_Value_B :: COMP1_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX17_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX17_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX17_AV_COMP1_FILTER_VAL :: Inclusion_Range_B :: COMP1_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX17_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX17_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX17_AV_COMP1_FILTER_VAL :: Exclusion_Value_A :: COMP1_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX17_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX17_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX17_AV_COMP1_FILTER_VAL :: Inclusion_Range_A :: COMP1_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX17_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX17_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX17_AV_COMP1_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX17_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP1_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX17_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX17_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX17_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP1_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX17_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX17_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX17_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP1_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX17_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX17_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX17_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP1_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX17_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX17_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX17_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP1_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX17_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX17_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX17_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP1_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX17_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX17_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX17_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP1_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX17_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX17_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX17_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP1_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX17_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX17_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX17_AV_COMP2_CONTROL - Context Comparator 2 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX17_AV_COMP2_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX17_AV_COMP2_CONTROL_reserved_for_eco0_MASK 0xf8000000
#define BCHP_XPT_RAVE_CX17_AV_COMP2_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX17_AV_COMP2_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX17_AV_COMP2_CONTROL_ALIGNMENT_EN_MASK      0x04000000
#define BCHP_XPT_RAVE_CX17_AV_COMP2_CONTROL_ALIGNMENT_EN_SHIFT     26

/* XPT_RAVE :: CX17_AV_COMP2_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX17_AV_COMP2_CONTROL_COMPARE_ES_DATA_MASK   0x02000000
#define BCHP_XPT_RAVE_CX17_AV_COMP2_CONTROL_COMPARE_ES_DATA_SHIFT  25

/* XPT_RAVE :: CX17_AV_COMP2_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX17_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX17_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX17_AV_COMP2_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX17_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX17_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX17_AV_COMP2_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX17_AV_COMP2_CONTROL_COMPARE_ALL_DATA_MASK  0x00400000
#define BCHP_XPT_RAVE_CX17_AV_COMP2_CONTROL_COMPARE_ALL_DATA_SHIFT 22

/* XPT_RAVE :: CX17_AV_COMP2_CONTROL :: reserved_for_eco1 [21:21] */
#define BCHP_XPT_RAVE_CX17_AV_COMP2_CONTROL_reserved_for_eco1_MASK 0x00200000
#define BCHP_XPT_RAVE_CX17_AV_COMP2_CONTROL_reserved_for_eco1_SHIFT 21

/* XPT_RAVE :: CX17_AV_COMP2_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX17_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_MASK 0x00100000
#define BCHP_XPT_RAVE_CX17_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX17_AV_COMP2_CONTROL :: reserved_for_eco2 [19:19] */
#define BCHP_XPT_RAVE_CX17_AV_COMP2_CONTROL_reserved_for_eco2_MASK 0x00080000
#define BCHP_XPT_RAVE_CX17_AV_COMP2_CONTROL_reserved_for_eco2_SHIFT 19

/* XPT_RAVE :: CX17_AV_COMP2_CONTROL :: NUM_COMPARE_BYTES [18:17] */
#define BCHP_XPT_RAVE_CX17_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_MASK 0x00060000
#define BCHP_XPT_RAVE_CX17_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX17_AV_COMP2_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX17_AV_COMP2_CONTROL_REPEAT_BYTE_MASK       0x0001e000
#define BCHP_XPT_RAVE_CX17_AV_COMP2_CONTROL_REPEAT_BYTE_SHIFT      13

/* XPT_RAVE :: CX17_AV_COMP2_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX17_AV_COMP2_CONTROL_COMP_ENABLE_MASK       0x00001000
#define BCHP_XPT_RAVE_CX17_AV_COMP2_CONTROL_COMP_ENABLE_SHIFT      12

/* XPT_RAVE :: CX17_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX17_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX17_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX17_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX17_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX17_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX17_AV_COMP2_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX17_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX17_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX17_AV_COMP2_COMPARE_VAL - Context Comparator 2 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX17_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX17_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX17_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX17_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX17_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX17_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX17_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX17_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX17_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX17_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX17_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX17_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX17_AV_COMP2_MASK_VAL - Context Comparator 2 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX17_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX17_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX17_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX17_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX17_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX17_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX17_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX17_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX17_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX17_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX17_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX17_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX17_AV_COMP2_FILTER_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX17_AV_COMP2_FILTER_VAL :: Exclusion_Value_D :: COMP2_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX17_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX17_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX17_AV_COMP2_FILTER_VAL :: Inclusion_Range_D :: COMP2_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX17_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX17_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX17_AV_COMP2_FILTER_VAL :: Exclusion_Value_C :: COMP2_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX17_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX17_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX17_AV_COMP2_FILTER_VAL :: Inclusion_Range_C :: COMP2_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX17_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX17_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX17_AV_COMP2_FILTER_VAL :: Exclusion_Value_B :: COMP2_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX17_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX17_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX17_AV_COMP2_FILTER_VAL :: Inclusion_Range_B :: COMP2_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX17_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX17_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX17_AV_COMP2_FILTER_VAL :: Exclusion_Value_A :: COMP2_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX17_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX17_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX17_AV_COMP2_FILTER_VAL :: Inclusion_Range_A :: COMP2_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX17_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX17_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX17_AV_COMP2_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX17_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP2_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX17_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX17_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX17_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP2_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX17_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX17_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX17_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP2_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX17_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX17_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX17_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP2_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX17_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX17_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX17_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP2_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX17_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX17_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX17_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP2_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX17_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX17_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX17_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP2_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX17_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX17_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX17_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP2_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX17_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX17_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX17_AV_COMP12_FILTER_MODE - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX17_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_D [31:30] */
#define BCHP_XPT_RAVE_CX17_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_MASK 0xc0000000
#define BCHP_XPT_RAVE_CX17_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_SHIFT 30

/* XPT_RAVE :: CX17_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_D [29:28] */
#define BCHP_XPT_RAVE_CX17_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_MASK 0x30000000
#define BCHP_XPT_RAVE_CX17_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_SHIFT 28

/* XPT_RAVE :: CX17_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_C [27:26] */
#define BCHP_XPT_RAVE_CX17_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_MASK 0x0c000000
#define BCHP_XPT_RAVE_CX17_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_SHIFT 26

/* XPT_RAVE :: CX17_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_C [25:24] */
#define BCHP_XPT_RAVE_CX17_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_MASK 0x03000000
#define BCHP_XPT_RAVE_CX17_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_SHIFT 24

/* XPT_RAVE :: CX17_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_B [23:22] */
#define BCHP_XPT_RAVE_CX17_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_MASK 0x00c00000
#define BCHP_XPT_RAVE_CX17_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_SHIFT 22

/* XPT_RAVE :: CX17_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_B [21:20] */
#define BCHP_XPT_RAVE_CX17_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_MASK 0x00300000
#define BCHP_XPT_RAVE_CX17_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_SHIFT 20

/* XPT_RAVE :: CX17_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_A [19:18] */
#define BCHP_XPT_RAVE_CX17_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_MASK 0x000c0000
#define BCHP_XPT_RAVE_CX17_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_SHIFT 18

/* XPT_RAVE :: CX17_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_A [17:16] */
#define BCHP_XPT_RAVE_CX17_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_MASK 0x00030000
#define BCHP_XPT_RAVE_CX17_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_SHIFT 16

/* XPT_RAVE :: CX17_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_D [15:14] */
#define BCHP_XPT_RAVE_CX17_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_MASK 0x0000c000
#define BCHP_XPT_RAVE_CX17_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_SHIFT 14

/* XPT_RAVE :: CX17_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_D [13:12] */
#define BCHP_XPT_RAVE_CX17_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_MASK 0x00003000
#define BCHP_XPT_RAVE_CX17_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_SHIFT 12

/* XPT_RAVE :: CX17_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_C [11:10] */
#define BCHP_XPT_RAVE_CX17_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX17_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_SHIFT 10

/* XPT_RAVE :: CX17_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_C [09:08] */
#define BCHP_XPT_RAVE_CX17_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_MASK 0x00000300
#define BCHP_XPT_RAVE_CX17_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_SHIFT 8

/* XPT_RAVE :: CX17_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_B [07:06] */
#define BCHP_XPT_RAVE_CX17_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_MASK 0x000000c0
#define BCHP_XPT_RAVE_CX17_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_SHIFT 6

/* XPT_RAVE :: CX17_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_B [05:04] */
#define BCHP_XPT_RAVE_CX17_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_MASK 0x00000030
#define BCHP_XPT_RAVE_CX17_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_SHIFT 4

/* XPT_RAVE :: CX17_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_A [03:02] */
#define BCHP_XPT_RAVE_CX17_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_MASK 0x0000000c
#define BCHP_XPT_RAVE_CX17_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_SHIFT 2

/* XPT_RAVE :: CX17_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_A [01:00] */
#define BCHP_XPT_RAVE_CX17_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_MASK 0x00000003
#define BCHP_XPT_RAVE_CX17_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_SHIFT 0

/***************************************************************************
 *CX17_AV_PID_STREAM_ID - Context PID and Stream ID Filter Value
 ***************************************************************************/
/* XPT_RAVE :: CX17_AV_PID_STREAM_ID :: PRV_HDR_ITB_EN [31:31] */
#define BCHP_XPT_RAVE_CX17_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_MASK    0x80000000
#define BCHP_XPT_RAVE_CX17_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_SHIFT   31

/* XPT_RAVE :: CX17_AV_PID_STREAM_ID :: PID_VALID [30:30] */
#define BCHP_XPT_RAVE_CX17_AV_PID_STREAM_ID_PID_VALID_MASK         0x40000000
#define BCHP_XPT_RAVE_CX17_AV_PID_STREAM_ID_PID_VALID_SHIFT        30

/* XPT_RAVE :: CX17_AV_PID_STREAM_ID :: AUD_FRAME_INFO [29:26] */
#define BCHP_XPT_RAVE_CX17_AV_PID_STREAM_ID_AUD_FRAME_INFO_MASK    0x3c000000
#define BCHP_XPT_RAVE_CX17_AV_PID_STREAM_ID_AUD_FRAME_INFO_SHIFT   26

/* XPT_RAVE :: CX17_AV_PID_STREAM_ID :: SSID_ENABLE [25:25] */
#define BCHP_XPT_RAVE_CX17_AV_PID_STREAM_ID_SSID_ENABLE_MASK       0x02000000
#define BCHP_XPT_RAVE_CX17_AV_PID_STREAM_ID_SSID_ENABLE_SHIFT      25

/* XPT_RAVE :: CX17_AV_PID_STREAM_ID :: SPLICE_EN [24:24] */
#define BCHP_XPT_RAVE_CX17_AV_PID_STREAM_ID_SPLICE_EN_MASK         0x01000000
#define BCHP_XPT_RAVE_CX17_AV_PID_STREAM_ID_SPLICE_EN_SHIFT        24

/* XPT_RAVE :: CX17_AV_PID_STREAM_ID :: reserved_for_eco0 [23:21] */
#define BCHP_XPT_RAVE_CX17_AV_PID_STREAM_ID_reserved_for_eco0_MASK 0x00e00000
#define BCHP_XPT_RAVE_CX17_AV_PID_STREAM_ID_reserved_for_eco0_SHIFT 21

/* XPT_RAVE :: CX17_AV_PID_STREAM_ID :: BAND_NUM [20:16] */
#define BCHP_XPT_RAVE_CX17_AV_PID_STREAM_ID_BAND_NUM_MASK          0x001f0000
#define BCHP_XPT_RAVE_CX17_AV_PID_STREAM_ID_BAND_NUM_SHIFT         16

/* XPT_RAVE :: CX17_AV_PID_STREAM_ID :: FILTER_PID_STREAM_ID [15:00] */
#define BCHP_XPT_RAVE_CX17_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX17_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_SHIFT 0

/***************************************************************************
 *CX17_REC_CTRL1 - Record Control Register 1
 ***************************************************************************/
/* XPT_RAVE :: CX17_REC_CTRL1 :: reserved_for_eco0 [31:16] */
#define BCHP_XPT_RAVE_CX17_REC_CTRL1_reserved_for_eco0_MASK        0xffff0000
#define BCHP_XPT_RAVE_CX17_REC_CTRL1_reserved_for_eco0_SHIFT       16

/* XPT_RAVE :: CX17_REC_CTRL1 :: DTV2MPEG_PADNUM [15:08] */
#define BCHP_XPT_RAVE_CX17_REC_CTRL1_DTV2MPEG_PADNUM_MASK          0x0000ff00
#define BCHP_XPT_RAVE_CX17_REC_CTRL1_DTV2MPEG_PADNUM_SHIFT         8

/* XPT_RAVE :: CX17_REC_CTRL1 :: reserved_for_eco1 [07:06] */
#define BCHP_XPT_RAVE_CX17_REC_CTRL1_reserved_for_eco1_MASK        0x000000c0
#define BCHP_XPT_RAVE_CX17_REC_CTRL1_reserved_for_eco1_SHIFT       6

/* XPT_RAVE :: CX17_REC_CTRL1 :: ATSC_SCRAM_CTRL [05:05] */
#define BCHP_XPT_RAVE_CX17_REC_CTRL1_ATSC_SCRAM_CTRL_MASK          0x00000020
#define BCHP_XPT_RAVE_CX17_REC_CTRL1_ATSC_SCRAM_CTRL_SHIFT         5

/* XPT_RAVE :: CX17_REC_CTRL1 :: PARSE_SC [04:04] */
#define BCHP_XPT_RAVE_CX17_REC_CTRL1_PARSE_SC_MASK                 0x00000010
#define BCHP_XPT_RAVE_CX17_REC_CTRL1_PARSE_SC_SHIFT                4

/* XPT_RAVE :: CX17_REC_CTRL1 :: SEAMLESS_PAUSE_MODE [03:03] */
#define BCHP_XPT_RAVE_CX17_REC_CTRL1_SEAMLESS_PAUSE_MODE_MASK      0x00000008
#define BCHP_XPT_RAVE_CX17_REC_CTRL1_SEAMLESS_PAUSE_MODE_SHIFT     3

/* XPT_RAVE :: CX17_REC_CTRL1 :: DTV_PF_TOGGLE_DIS [02:02] */
#define BCHP_XPT_RAVE_CX17_REC_CTRL1_DTV_PF_TOGGLE_DIS_MASK        0x00000004
#define BCHP_XPT_RAVE_CX17_REC_CTRL1_DTV_PF_TOGGLE_DIS_SHIFT       2

/* XPT_RAVE :: CX17_REC_CTRL1 :: REC_DTV2MPG_EN [01:01] */
#define BCHP_XPT_RAVE_CX17_REC_CTRL1_REC_DTV2MPG_EN_MASK           0x00000002
#define BCHP_XPT_RAVE_CX17_REC_CTRL1_REC_DTV2MPG_EN_SHIFT          1

/* XPT_RAVE :: CX17_REC_CTRL1 :: REC_TIMESTAMP_ENABLE [00:00] */
#define BCHP_XPT_RAVE_CX17_REC_CTRL1_REC_TIMESTAMP_ENABLE_MASK     0x00000001
#define BCHP_XPT_RAVE_CX17_REC_CTRL1_REC_TIMESTAMP_ENABLE_SHIFT    0

/***************************************************************************
 *CX17_REC_INIT_TS - Record Initial Timestamp Value Register
 ***************************************************************************/
/* XPT_RAVE :: CX17_REC_INIT_TS :: INIT_TS [31:00] */
#define BCHP_XPT_RAVE_CX17_REC_INIT_TS_INIT_TS_MASK                0xffffffff
#define BCHP_XPT_RAVE_CX17_REC_INIT_TS_INIT_TS_SHIFT               0

/***************************************************************************
 *CX17_REC_TS_CTRL - Record Timestamp Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX17_REC_TS_CTRL :: reserved_for_eco0 [31:06] */
#define BCHP_XPT_RAVE_CX17_REC_TS_CTRL_reserved_for_eco0_MASK      0xffffffc0
#define BCHP_XPT_RAVE_CX17_REC_TS_CTRL_reserved_for_eco0_SHIFT     6

/* XPT_RAVE :: CX17_REC_TS_CTRL :: TS_CHECK_DIS [05:05] */
#define BCHP_XPT_RAVE_CX17_REC_TS_CTRL_TS_CHECK_DIS_MASK           0x00000020
#define BCHP_XPT_RAVE_CX17_REC_TS_CTRL_TS_CHECK_DIS_SHIFT          5

/* XPT_RAVE :: CX17_REC_TS_CTRL :: REC_TIMESTAMP_MODE [04:03] */
#define BCHP_XPT_RAVE_CX17_REC_TS_CTRL_REC_TIMESTAMP_MODE_MASK     0x00000018
#define BCHP_XPT_RAVE_CX17_REC_TS_CTRL_REC_TIMESTAMP_MODE_SHIFT    3

/* XPT_RAVE :: CX17_REC_TS_CTRL :: TS_INIT_EN [02:02] */
#define BCHP_XPT_RAVE_CX17_REC_TS_CTRL_TS_INIT_EN_MASK             0x00000004
#define BCHP_XPT_RAVE_CX17_REC_TS_CTRL_TS_INIT_EN_SHIFT            2

/* XPT_RAVE :: CX17_REC_TS_CTRL :: TS_USER_BITS [01:00] */
#define BCHP_XPT_RAVE_CX17_REC_TS_CTRL_TS_USER_BITS_MASK           0x00000003
#define BCHP_XPT_RAVE_CX17_REC_TS_CTRL_TS_USER_BITS_SHIFT          0

/***************************************************************************
 *CX17_REC_TIME_CONFIG - Record Time Configuration Register
 ***************************************************************************/
/* XPT_RAVE :: CX17_REC_TIME_CONFIG :: reserved_for_eco0 [31:25] */
#define BCHP_XPT_RAVE_CX17_REC_TIME_CONFIG_reserved_for_eco0_MASK  0xfe000000
#define BCHP_XPT_RAVE_CX17_REC_TIME_CONFIG_reserved_for_eco0_SHIFT 25

/* XPT_RAVE :: CX17_REC_TIME_CONFIG :: REC_COUNT_MODE [24:24] */
#define BCHP_XPT_RAVE_CX17_REC_TIME_CONFIG_REC_COUNT_MODE_MASK     0x01000000
#define BCHP_XPT_RAVE_CX17_REC_TIME_CONFIG_REC_COUNT_MODE_SHIFT    24

/* XPT_RAVE :: CX17_REC_TIME_CONFIG :: REC_TIMEOUT_VAL [23:00] */
#define BCHP_XPT_RAVE_CX17_REC_TIME_CONFIG_REC_TIMEOUT_VAL_MASK    0x00ffffff
#define BCHP_XPT_RAVE_CX17_REC_TIME_CONFIG_REC_TIMEOUT_VAL_SHIFT   0

/***************************************************************************
 *CX17_AV_MISC_CONFIG4 - Context Miscellaneous Config 4 Register
 ***************************************************************************/
/* XPT_RAVE :: CX17_AV_MISC_CONFIG4 :: RESERVED_CONFIG [31:24] */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG4_RESERVED_CONFIG_MASK    0xff000000
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG4_RESERVED_CONFIG_SHIFT   24

/* XPT_RAVE :: CX17_AV_MISC_CONFIG4 :: reserved_for_eco0 [23:23] */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG4_reserved_for_eco0_MASK  0x00800000
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG4_reserved_for_eco0_SHIFT 23

/* XPT_RAVE :: CX17_AV_MISC_CONFIG4 :: PES_SID_EXT_DEP [22:16] */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG4_PES_SID_EXT_DEP_MASK    0x007f0000
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG4_PES_SID_EXT_DEP_SHIFT   16

/* XPT_RAVE :: CX17_AV_MISC_CONFIG4 :: reserved_for_eco1 [15:15] */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG4_reserved_for_eco1_MASK  0x00008000
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG4_reserved_for_eco1_SHIFT 15

/* XPT_RAVE :: CX17_AV_MISC_CONFIG4 :: PES_SID_EXT_IND [14:08] */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG4_PES_SID_EXT_IND_MASK    0x00007f00
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG4_PES_SID_EXT_IND_SHIFT   8

/* XPT_RAVE :: CX17_AV_MISC_CONFIG4 :: reserved_for_eco2 [07:02] */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG4_reserved_for_eco2_MASK  0x000000fc
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG4_reserved_for_eco2_SHIFT 2

/* XPT_RAVE :: CX17_AV_MISC_CONFIG4 :: PES_SID_EXT_MODE [01:00] */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG4_PES_SID_EXT_MODE_MASK   0x00000003
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG4_PES_SID_EXT_MODE_SHIFT  0

/***************************************************************************
 *CX17_PIC_CTR - Picture Counter register
 ***************************************************************************/
/* XPT_RAVE :: CX17_PIC_CTR :: reserved0 [31:16] */
#define BCHP_XPT_RAVE_CX17_PIC_CTR_reserved0_MASK                  0xffff0000
#define BCHP_XPT_RAVE_CX17_PIC_CTR_reserved0_SHIFT                 16

/* XPT_RAVE :: CX17_PIC_CTR :: VALUE [15:00] */
#define BCHP_XPT_RAVE_CX17_PIC_CTR_VALUE_MASK                      0x0000ffff
#define BCHP_XPT_RAVE_CX17_PIC_CTR_VALUE_SHIFT                     0

/***************************************************************************
 *CX17_PIC_CTR_MODE - Picture Counter Mode Register
 ***************************************************************************/
/* XPT_RAVE :: CX17_PIC_CTR_MODE :: reserved0 [31:31] */
#define BCHP_XPT_RAVE_CX17_PIC_CTR_MODE_reserved0_MASK             0x80000000
#define BCHP_XPT_RAVE_CX17_PIC_CTR_MODE_reserved0_SHIFT            31

/* XPT_RAVE :: CX17_PIC_CTR_MODE :: Valid_PIC_CTR_VALUE [30:28] */
#define BCHP_XPT_RAVE_CX17_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_MASK   0x70000000
#define BCHP_XPT_RAVE_CX17_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_SHIFT  28

/* XPT_RAVE :: CX17_PIC_CTR_MODE :: PIC_CTR_EN [27:27] */
#define BCHP_XPT_RAVE_CX17_PIC_CTR_MODE_PIC_CTR_EN_MASK            0x08000000
#define BCHP_XPT_RAVE_CX17_PIC_CTR_MODE_PIC_CTR_EN_SHIFT           27

/* XPT_RAVE :: CX17_PIC_CTR_MODE :: reserved1 [26:26] */
#define BCHP_XPT_RAVE_CX17_PIC_CTR_MODE_reserved1_MASK             0x04000000
#define BCHP_XPT_RAVE_CX17_PIC_CTR_MODE_reserved1_SHIFT            26

/* XPT_RAVE :: CX17_PIC_CTR_MODE :: PIC_CTR_MODE [25:24] */
#define BCHP_XPT_RAVE_CX17_PIC_CTR_MODE_PIC_CTR_MODE_MASK          0x03000000
#define BCHP_XPT_RAVE_CX17_PIC_CTR_MODE_PIC_CTR_MODE_SHIFT         24

/* XPT_RAVE :: CX17_PIC_CTR_MODE :: SCV0 [23:16] */
#define BCHP_XPT_RAVE_CX17_PIC_CTR_MODE_SCV0_MASK                  0x00ff0000
#define BCHP_XPT_RAVE_CX17_PIC_CTR_MODE_SCV0_SHIFT                 16

/* XPT_RAVE :: CX17_PIC_CTR_MODE :: SCV1 [15:08] */
#define BCHP_XPT_RAVE_CX17_PIC_CTR_MODE_SCV1_MASK                  0x0000ff00
#define BCHP_XPT_RAVE_CX17_PIC_CTR_MODE_SCV1_SHIFT                 8

/* XPT_RAVE :: CX17_PIC_CTR_MODE :: SCV2 [07:00] */
#define BCHP_XPT_RAVE_CX17_PIC_CTR_MODE_SCV2_MASK                  0x000000ff
#define BCHP_XPT_RAVE_CX17_PIC_CTR_MODE_SCV2_SHIFT                 0

/***************************************************************************
 *CX17_REC_TIMER - Record Timer Register
 ***************************************************************************/
/* XPT_RAVE :: CX17_REC_TIMER :: REC_TIMER [31:00] */
#define BCHP_XPT_RAVE_CX17_REC_TIMER_REC_TIMER_MASK                0xffffffff
#define BCHP_XPT_RAVE_CX17_REC_TIMER_REC_TIMER_SHIFT               0

/***************************************************************************
 *CX17_REC_STATE0 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX17_REC_STATE0 :: reserved_for_eco0 [31:18] */
#define BCHP_XPT_RAVE_CX17_REC_STATE0_reserved_for_eco0_MASK       0xfffc0000
#define BCHP_XPT_RAVE_CX17_REC_STATE0_reserved_for_eco0_SHIFT      18

/* XPT_RAVE :: CX17_REC_STATE0 :: REC_INIT_TIME_LO [17:08] */
#define BCHP_XPT_RAVE_CX17_REC_STATE0_REC_INIT_TIME_LO_MASK        0x0003ff00
#define BCHP_XPT_RAVE_CX17_REC_STATE0_REC_INIT_TIME_LO_SHIFT       8

/* XPT_RAVE :: CX17_REC_STATE0 :: reserved_for_eco1 [07:04] */
#define BCHP_XPT_RAVE_CX17_REC_STATE0_reserved_for_eco1_MASK       0x000000f0
#define BCHP_XPT_RAVE_CX17_REC_STATE0_reserved_for_eco1_SHIFT      4

/* XPT_RAVE :: CX17_REC_STATE0 :: LAST_CONV_TIME_STAMP_HI [03:02] */
#define BCHP_XPT_RAVE_CX17_REC_STATE0_LAST_CONV_TIME_STAMP_HI_MASK 0x0000000c
#define BCHP_XPT_RAVE_CX17_REC_STATE0_LAST_CONV_TIME_STAMP_HI_SHIFT 2

/* XPT_RAVE :: CX17_REC_STATE0 :: TS_INITIALIZED [01:01] */
#define BCHP_XPT_RAVE_CX17_REC_STATE0_TS_INITIALIZED_MASK          0x00000002
#define BCHP_XPT_RAVE_CX17_REC_STATE0_TS_INITIALIZED_SHIFT         1

/* XPT_RAVE :: CX17_REC_STATE0 :: REC_INITIALIZED [00:00] */
#define BCHP_XPT_RAVE_CX17_REC_STATE0_REC_INITIALIZED_MASK         0x00000001
#define BCHP_XPT_RAVE_CX17_REC_STATE0_REC_INITIALIZED_SHIFT        0

/***************************************************************************
 *CX17_REC_STATE1 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX17_REC_STATE1 :: REC_INIT_TIME_HI [31:00] */
#define BCHP_XPT_RAVE_CX17_REC_STATE1_REC_INIT_TIME_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX17_REC_STATE1_REC_INIT_TIME_HI_SHIFT       0

/***************************************************************************
 *CX17_REC_STATE2 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX17_REC_STATE2 :: INT_TIME_STAMP [31:00] */
#define BCHP_XPT_RAVE_CX17_REC_STATE2_INT_TIME_STAMP_MASK          0xffffffff
#define BCHP_XPT_RAVE_CX17_REC_STATE2_INT_TIME_STAMP_SHIFT         0

/***************************************************************************
 *CX17_REC_STATE2b - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX17_REC_STATE2b :: LAST_CONV_TIME_STAMP_LO [31:00] */
#define BCHP_XPT_RAVE_CX17_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX17_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_SHIFT 0

/***************************************************************************
 *CX17_REC_STATE3 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX17_REC_STATE3 :: reserved_for_eco0 [31:09] */
#define BCHP_XPT_RAVE_CX17_REC_STATE3_reserved_for_eco0_MASK       0xfffffe00
#define BCHP_XPT_RAVE_CX17_REC_STATE3_reserved_for_eco0_SHIFT      9

/* XPT_RAVE :: CX17_REC_STATE3 :: REC_DSS_PARITY [08:08] */
#define BCHP_XPT_RAVE_CX17_REC_STATE3_REC_DSS_PARITY_MASK          0x00000100
#define BCHP_XPT_RAVE_CX17_REC_STATE3_REC_DSS_PARITY_SHIFT         8

/* XPT_RAVE :: CX17_REC_STATE3 :: REC_COUNT_HI [07:00] */
#define BCHP_XPT_RAVE_CX17_REC_STATE3_REC_COUNT_HI_MASK            0x000000ff
#define BCHP_XPT_RAVE_CX17_REC_STATE3_REC_COUNT_HI_SHIFT           0

/***************************************************************************
 *CX17_REC_COUNT - Record Packet Count Register
 ***************************************************************************/
/* XPT_RAVE :: CX17_REC_COUNT :: REC_COUNT [31:00] */
#define BCHP_XPT_RAVE_CX17_REC_COUNT_REC_COUNT_MASK                0xffffffff
#define BCHP_XPT_RAVE_CX17_REC_COUNT_REC_COUNT_SHIFT               0

/***************************************************************************
 *CX17_PIC_INC_DEC_CTRL - Picture Counter Increment/Decrement/Reset Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX17_PIC_INC_DEC_CTRL :: reserved0 [31:18] */
#define BCHP_XPT_RAVE_CX17_PIC_INC_DEC_CTRL_reserved0_MASK         0xfffc0000
#define BCHP_XPT_RAVE_CX17_PIC_INC_DEC_CTRL_reserved0_SHIFT        18

/* XPT_RAVE :: CX17_PIC_INC_DEC_CTRL :: INC_DEC_MODE [17:16] */
#define BCHP_XPT_RAVE_CX17_PIC_INC_DEC_CTRL_INC_DEC_MODE_MASK      0x00030000
#define BCHP_XPT_RAVE_CX17_PIC_INC_DEC_CTRL_INC_DEC_MODE_SHIFT     16

/* XPT_RAVE :: CX17_PIC_INC_DEC_CTRL :: INC_DEC_VALUE [15:00] */
#define BCHP_XPT_RAVE_CX17_PIC_INC_DEC_CTRL_INC_DEC_VALUE_MASK     0x0000ffff
#define BCHP_XPT_RAVE_CX17_PIC_INC_DEC_CTRL_INC_DEC_VALUE_SHIFT    0

/***************************************************************************
 *CX17_SC - Scrambling Control Monitor Register
 ***************************************************************************/
/* XPT_RAVE :: CX17_SC :: RESERVED_FOR_FW_0 [31:08] */
#define BCHP_XPT_RAVE_CX17_SC_RESERVED_FOR_FW_0_MASK               0xffffff00
#define BCHP_XPT_RAVE_CX17_SC_RESERVED_FOR_FW_0_SHIFT              8

/* XPT_RAVE :: CX17_SC :: SC_ENABLE [07:07] */
#define BCHP_XPT_RAVE_CX17_SC_SC_ENABLE_MASK                       0x00000080
#define BCHP_XPT_RAVE_CX17_SC_SC_ENABLE_SHIFT                      7

/* XPT_RAVE :: CX17_SC :: SC_PUSI_VALID [06:06] */
#define BCHP_XPT_RAVE_CX17_SC_SC_PUSI_VALID_MASK                   0x00000040
#define BCHP_XPT_RAVE_CX17_SC_SC_PUSI_VALID_SHIFT                  6

/* XPT_RAVE :: CX17_SC :: SC_PUSI [05:04] */
#define BCHP_XPT_RAVE_CX17_SC_SC_PUSI_MASK                         0x00000030
#define BCHP_XPT_RAVE_CX17_SC_SC_PUSI_SHIFT                        4

/* XPT_RAVE :: CX17_SC :: SC_OR_MODE [03:03] */
#define BCHP_XPT_RAVE_CX17_SC_SC_OR_MODE_MASK                      0x00000008
#define BCHP_XPT_RAVE_CX17_SC_SC_OR_MODE_SHIFT                     3

/* XPT_RAVE :: CX17_SC :: SC_ALL_VALID [02:02] */
#define BCHP_XPT_RAVE_CX17_SC_SC_ALL_VALID_MASK                    0x00000004
#define BCHP_XPT_RAVE_CX17_SC_SC_ALL_VALID_SHIFT                   2

/* XPT_RAVE :: CX17_SC :: SC_ALL [01:00] */
#define BCHP_XPT_RAVE_CX17_SC_SC_ALL_MASK                          0x00000003
#define BCHP_XPT_RAVE_CX17_SC_SC_ALL_SHIFT                         0

/***************************************************************************
 *CX17_AV_MISC_CONFIG5 - Context Miscellaneous Config 5 Register
 ***************************************************************************/
/* XPT_RAVE :: CX17_AV_MISC_CONFIG5 :: RESERVED_FOR_FW_1 [31:26] */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG5_RESERVED_FOR_FW_1_MASK  0xfc000000
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG5_RESERVED_FOR_FW_1_SHIFT 26

/* XPT_RAVE :: CX17_AV_MISC_CONFIG5 :: ITB_OVFL_INT_STATUS [25:25] */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG5_ITB_OVFL_INT_STATUS_MASK 0x02000000
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG5_ITB_OVFL_INT_STATUS_SHIFT 25

/* XPT_RAVE :: CX17_AV_MISC_CONFIG5 :: CDB_OVFL_INT_STATUS [24:24] */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG5_CDB_OVFL_INT_STATUS_MASK 0x01000000
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG5_CDB_OVFL_INT_STATUS_SHIFT 24

/* XPT_RAVE :: CX17_AV_MISC_CONFIG5 :: ASF_HEADER_LENGTH [23:16] */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG5_ASF_HEADER_LENGTH_MASK  0x00ff0000
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG5_ASF_HEADER_LENGTH_SHIFT 16

/* XPT_RAVE :: CX17_AV_MISC_CONFIG5 :: ASF_ENABLE [15:15] */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG5_ASF_ENABLE_MASK         0x00008000
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG5_ASF_ENABLE_SHIFT        15

/* XPT_RAVE :: CX17_AV_MISC_CONFIG5 :: ASF_AV_MODE [14:14] */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG5_ASF_AV_MODE_MASK        0x00004000
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG5_ASF_AV_MODE_SHIFT       14

/* XPT_RAVE :: CX17_AV_MISC_CONFIG5 :: RESERVED_FOR_FW_2 [13:09] */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG5_RESERVED_FOR_FW_2_MASK  0x00003e00
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG5_RESERVED_FOR_FW_2_SHIFT 9

/* XPT_RAVE :: CX17_AV_MISC_CONFIG5 :: VCT_PID_EN [08:08] */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG5_VCT_PID_EN_MASK         0x00000100
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG5_VCT_PID_EN_SHIFT        8

/* XPT_RAVE :: CX17_AV_MISC_CONFIG5 :: VCT_TABLE_ID [07:00] */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG5_VCT_TABLE_ID_MASK       0x000000ff
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG5_VCT_TABLE_ID_SHIFT      0

/***************************************************************************
 *CX17_RAVE_Reg_1 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX17_RAVE_Reg_1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX17_RAVE_Reg_1_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX17_RAVE_Reg_1_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX17_RAVE_Reg_2 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX17_RAVE_Reg_2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX17_RAVE_Reg_2_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX17_RAVE_Reg_2_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX17_RAVE_Reg_3 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX17_RAVE_Reg_3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX17_RAVE_Reg_3_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX17_RAVE_Reg_3_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX17_ATSOFFSET_CONFIG - Config register for ATS OFFSET feature
 ***************************************************************************/
/* XPT_RAVE :: CX17_ATSOFFSET_CONFIG :: reserved_for_eco0 [31:16] */
#define BCHP_XPT_RAVE_CX17_ATSOFFSET_CONFIG_reserved_for_eco0_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX17_ATSOFFSET_CONFIG_reserved_for_eco0_SHIFT 16

/* XPT_RAVE :: CX17_ATSOFFSET_CONFIG :: LOCAL_ATS_FORMAT [15:15] */
#define BCHP_XPT_RAVE_CX17_ATSOFFSET_CONFIG_LOCAL_ATS_FORMAT_MASK  0x00008000
#define BCHP_XPT_RAVE_CX17_ATSOFFSET_CONFIG_LOCAL_ATS_FORMAT_SHIFT 15

/* XPT_RAVE :: CX17_ATSOFFSET_CONFIG :: LOCAL_ATS_GEN_ENABLE [14:14] */
#define BCHP_XPT_RAVE_CX17_ATSOFFSET_CONFIG_LOCAL_ATS_GEN_ENABLE_MASK 0x00004000
#define BCHP_XPT_RAVE_CX17_ATSOFFSET_CONFIG_LOCAL_ATS_GEN_ENABLE_SHIFT 14

/* XPT_RAVE :: CX17_ATSOFFSET_CONFIG :: SW_ATSOFFSET_ENABLE [13:13] */
#define BCHP_XPT_RAVE_CX17_ATSOFFSET_CONFIG_SW_ATSOFFSET_ENABLE_MASK 0x00002000
#define BCHP_XPT_RAVE_CX17_ATSOFFSET_CONFIG_SW_ATSOFFSET_ENABLE_SHIFT 13

/* XPT_RAVE :: CX17_ATSOFFSET_CONFIG :: PCR_PID_CH_CHANGED [12:12] */
#define BCHP_XPT_RAVE_CX17_ATSOFFSET_CONFIG_PCR_PID_CH_CHANGED_MASK 0x00001000
#define BCHP_XPT_RAVE_CX17_ATSOFFSET_CONFIG_PCR_PID_CH_CHANGED_SHIFT 12

/* XPT_RAVE :: CX17_ATSOFFSET_CONFIG :: ATSOFFSET_ENABLE [11:11] */
#define BCHP_XPT_RAVE_CX17_ATSOFFSET_CONFIG_ATSOFFSET_ENABLE_MASK  0x00000800
#define BCHP_XPT_RAVE_CX17_ATSOFFSET_CONFIG_ATSOFFSET_ENABLE_SHIFT 11

/* XPT_RAVE :: CX17_ATSOFFSET_CONFIG :: PCR_PID_CH [10:00] */
#define BCHP_XPT_RAVE_CX17_ATSOFFSET_CONFIG_PCR_PID_CH_MASK        0x000007ff
#define BCHP_XPT_RAVE_CX17_ATSOFFSET_CONFIG_PCR_PID_CH_SHIFT       0

/***************************************************************************
 *CX17_ATSOFFSET_OFFSET_MAGNITUDE - 32 bit magnitude of the 33 bit signed ATS offset
 ***************************************************************************/
/* XPT_RAVE :: CX17_ATSOFFSET_OFFSET_MAGNITUDE :: ATS_OFFSET_MAGNITUDE [31:00] */
#define BCHP_XPT_RAVE_CX17_ATSOFFSET_OFFSET_MAGNITUDE_ATS_OFFSET_MAGNITUDE_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX17_ATSOFFSET_OFFSET_MAGNITUDE_ATS_OFFSET_MAGNITUDE_SHIFT 0

/***************************************************************************
 *CX17_ATSOFFSET_OFFSET_SIGN_BIT - Sign bit of the 33 bit signed ATS offset
 ***************************************************************************/
/* XPT_RAVE :: CX17_ATSOFFSET_OFFSET_SIGN_BIT :: reserved_for_eco0 [31:01] */
#define BCHP_XPT_RAVE_CX17_ATSOFFSET_OFFSET_SIGN_BIT_reserved_for_eco0_MASK 0xfffffffe
#define BCHP_XPT_RAVE_CX17_ATSOFFSET_OFFSET_SIGN_BIT_reserved_for_eco0_SHIFT 1

/* XPT_RAVE :: CX17_ATSOFFSET_OFFSET_SIGN_BIT :: ATS_OFSET_SIGN [00:00] */
#define BCHP_XPT_RAVE_CX17_ATSOFFSET_OFFSET_SIGN_BIT_ATS_OFSET_SIGN_MASK 0x00000001
#define BCHP_XPT_RAVE_CX17_ATSOFFSET_OFFSET_SIGN_BIT_ATS_OFSET_SIGN_SHIFT 0

/***************************************************************************
 *CX17_ATSOFFSET_PCR - PCR value of the last PCR packet
 ***************************************************************************/
/* XPT_RAVE :: CX17_ATSOFFSET_PCR :: PCR [31:00] */
#define BCHP_XPT_RAVE_CX17_ATSOFFSET_PCR_PCR_MASK                  0xffffffff
#define BCHP_XPT_RAVE_CX17_ATSOFFSET_PCR_PCR_SHIFT                 0

/***************************************************************************
 *CX17_ATSOFFSET_ATS - ATS of the last packet carrying PCR
 ***************************************************************************/
/* XPT_RAVE :: CX17_ATSOFFSET_ATS :: ATS [31:00] */
#define BCHP_XPT_RAVE_CX17_ATSOFFSET_ATS_ATS_MASK                  0xffffffff
#define BCHP_XPT_RAVE_CX17_ATSOFFSET_ATS_ATS_SHIFT                 0

/***************************************************************************
 *CX17_ATSOFFSET_ADJ_ATS - Adjusted ATS of the last packet
 ***************************************************************************/
/* XPT_RAVE :: CX17_ATSOFFSET_ADJ_ATS :: ADJ_ATS [31:00] */
#define BCHP_XPT_RAVE_CX17_ATSOFFSET_ADJ_ATS_ADJ_ATS_MASK          0xffffffff
#define BCHP_XPT_RAVE_CX17_ATSOFFSET_ADJ_ATS_ADJ_ATS_SHIFT         0

/***************************************************************************
 *CX17_ATSOFFSET_NEXT_PKT_ATS - ATS to be used for next packet in Local Timestamp generation mode
 ***************************************************************************/
/* XPT_RAVE :: CX17_ATSOFFSET_NEXT_PKT_ATS :: NEXT_PKT_ATS [31:00] */
#define BCHP_XPT_RAVE_CX17_ATSOFFSET_NEXT_PKT_ATS_NEXT_PKT_ATS_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX17_ATSOFFSET_NEXT_PKT_ATS_NEXT_PKT_ATS_SHIFT 0

/***************************************************************************
 *CX17_ATSOFFSET_PKT2PKT_ATS_DELTA - ATS delta to be used in Local Timestamp generation mode
 ***************************************************************************/
/* XPT_RAVE :: CX17_ATSOFFSET_PKT2PKT_ATS_DELTA :: PKT2PKT_DELTA [31:00] */
#define BCHP_XPT_RAVE_CX17_ATSOFFSET_PKT2PKT_ATS_DELTA_PKT2PKT_DELTA_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX17_ATSOFFSET_PKT2PKT_ATS_DELTA_PKT2PKT_DELTA_SHIFT 0

/***************************************************************************
 *CX17_RAVE_Reg_4 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX17_RAVE_Reg_4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX17_RAVE_Reg_4_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX17_RAVE_Reg_4_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX17_RAVE_Reg_5 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX17_RAVE_Reg_5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX17_RAVE_Reg_5_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX17_RAVE_Reg_5_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX18_AV_CDB_WRITE_PTR - Context CDB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX18_AV_CDB_WRITE_PTR :: CDB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX18_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX18_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_SHIFT    0

/***************************************************************************
 *CX18_AV_CDB_READ_PTR - Context CDB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX18_AV_CDB_READ_PTR :: CDB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX18_AV_CDB_READ_PTR_CDB_READ_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX18_AV_CDB_READ_PTR_CDB_READ_PTR_SHIFT      0

/***************************************************************************
 *CX18_AV_CDB_BASE_PTR - Context CDB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX18_AV_CDB_BASE_PTR :: CDB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX18_AV_CDB_BASE_PTR_CDB_BASE_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX18_AV_CDB_BASE_PTR_CDB_BASE_PTR_SHIFT      0

/***************************************************************************
 *CX18_AV_CDB_END_PTR - Context CDB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX18_AV_CDB_END_PTR :: CDB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX18_AV_CDB_END_PTR_CDB_END_PTR_MASK         0xffffffff
#define BCHP_XPT_RAVE_CX18_AV_CDB_END_PTR_CDB_END_PTR_SHIFT        0

/***************************************************************************
 *CX18_AV_CDB_VALID_PTR - Context CDB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX18_AV_CDB_VALID_PTR :: CDB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX18_AV_CDB_VALID_PTR_CDB_VALID_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX18_AV_CDB_VALID_PTR_CDB_VALID_PTR_SHIFT    0

/***************************************************************************
 *CX18_AV_CDB_WRAPAROUND_PTR - Context CDB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX18_AV_CDB_WRAPAROUND_PTR :: CDB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX18_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX18_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX18_AV_CDB_THRESHOLD_LEVEL - Context CDB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX18_AV_CDB_THRESHOLD_LEVEL :: CDB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX18_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX18_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX18_AV_CDB_THRESHOLD_LEVEL :: CDB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX18_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX18_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX18_AV_CDB_DEPTH - Context CDB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX18_AV_CDB_DEPTH :: CDB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX18_AV_CDB_DEPTH_CDB_WRAPAROUND_MASK        0x80000000
#define BCHP_XPT_RAVE_CX18_AV_CDB_DEPTH_CDB_WRAPAROUND_SHIFT       31

/* XPT_RAVE :: CX18_AV_CDB_DEPTH :: CDB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX18_AV_CDB_DEPTH_CDB_OVERFLOW_MASK          0x40000000
#define BCHP_XPT_RAVE_CX18_AV_CDB_DEPTH_CDB_OVERFLOW_SHIFT         30

/* XPT_RAVE :: CX18_AV_CDB_DEPTH :: CDB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX18_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_MASK   0x30000000
#define BCHP_XPT_RAVE_CX18_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_SHIFT  28

/* XPT_RAVE :: CX18_AV_CDB_DEPTH :: CDB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX18_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_MASK      0x0fffffff
#define BCHP_XPT_RAVE_CX18_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_SHIFT     0

/***************************************************************************
 *CX18_AV_THRESHOLDS - Context Thresholds
 ***************************************************************************/
/* XPT_RAVE :: CX18_AV_THRESHOLDS :: CONTEXT_OVERFLOW_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX18_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX18_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX18_AV_THRESHOLDS :: CONTEXT_WRAPAROUND_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX18_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX18_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX18_AV_ITB_WRITE_PTR - Context ITB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX18_AV_ITB_WRITE_PTR :: ITB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX18_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX18_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_SHIFT    0

/***************************************************************************
 *CX18_AV_ITB_READ_PTR - Context ITB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX18_AV_ITB_READ_PTR :: ITB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX18_AV_ITB_READ_PTR_ITB_READ_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX18_AV_ITB_READ_PTR_ITB_READ_PTR_SHIFT      0

/***************************************************************************
 *CX18_AV_ITB_BASE_PTR - Context ITB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX18_AV_ITB_BASE_PTR :: ITB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX18_AV_ITB_BASE_PTR_ITB_BASE_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX18_AV_ITB_BASE_PTR_ITB_BASE_PTR_SHIFT      0

/***************************************************************************
 *CX18_AV_ITB_END_PTR - Context ITB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX18_AV_ITB_END_PTR :: ITB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX18_AV_ITB_END_PTR_ITB_END_PTR_MASK         0xffffffff
#define BCHP_XPT_RAVE_CX18_AV_ITB_END_PTR_ITB_END_PTR_SHIFT        0

/***************************************************************************
 *CX18_AV_ITB_VALID_PTR - Context ITB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX18_AV_ITB_VALID_PTR :: ITB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX18_AV_ITB_VALID_PTR_ITB_VALID_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX18_AV_ITB_VALID_PTR_ITB_VALID_PTR_SHIFT    0

/***************************************************************************
 *CX18_AV_ITB_WRAPAROUND_PTR - Context ITB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX18_AV_ITB_WRAPAROUND_PTR :: ITB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX18_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX18_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX18_AV_ITB_THRESHOLD_LEVEL - Context ITB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX18_AV_ITB_THRESHOLD_LEVEL :: ITB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX18_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX18_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX18_AV_ITB_THRESHOLD_LEVEL :: ITB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX18_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX18_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX18_AV_ITB_DEPTH - Context ITB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX18_AV_ITB_DEPTH :: ITB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX18_AV_ITB_DEPTH_ITB_WRAPAROUND_MASK        0x80000000
#define BCHP_XPT_RAVE_CX18_AV_ITB_DEPTH_ITB_WRAPAROUND_SHIFT       31

/* XPT_RAVE :: CX18_AV_ITB_DEPTH :: ITB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX18_AV_ITB_DEPTH_ITB_OVERFLOW_MASK          0x40000000
#define BCHP_XPT_RAVE_CX18_AV_ITB_DEPTH_ITB_OVERFLOW_SHIFT         30

/* XPT_RAVE :: CX18_AV_ITB_DEPTH :: ITB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX18_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_MASK   0x30000000
#define BCHP_XPT_RAVE_CX18_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_SHIFT  28

/* XPT_RAVE :: CX18_AV_ITB_DEPTH :: ITB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX18_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_MASK      0x0fffffff
#define BCHP_XPT_RAVE_CX18_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_SHIFT     0

/***************************************************************************
 *CX18_REC_MISC_CONFIG - Miscellaneous Config
 ***************************************************************************/
/* XPT_RAVE :: CX18_REC_MISC_CONFIG :: reserved_for_eco0 [31:18] */
#define BCHP_XPT_RAVE_CX18_REC_MISC_CONFIG_reserved_for_eco0_MASK  0xfffc0000
#define BCHP_XPT_RAVE_CX18_REC_MISC_CONFIG_reserved_for_eco0_SHIFT 18

/* XPT_RAVE :: CX18_REC_MISC_CONFIG :: EMM_EN [17:17] */
#define BCHP_XPT_RAVE_CX18_REC_MISC_CONFIG_EMM_EN_MASK             0x00020000
#define BCHP_XPT_RAVE_CX18_REC_MISC_CONFIG_EMM_EN_SHIFT            17

/* XPT_RAVE :: CX18_REC_MISC_CONFIG :: IGNORE_CLEAR_SC_EVENT [16:16] */
#define BCHP_XPT_RAVE_CX18_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_MASK 0x00010000
#define BCHP_XPT_RAVE_CX18_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_SHIFT 16

/* XPT_RAVE :: CX18_REC_MISC_CONFIG :: SC_DETECT_FOR_ALL [15:15] */
#define BCHP_XPT_RAVE_CX18_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_MASK  0x00008000
#define BCHP_XPT_RAVE_CX18_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_SHIFT 15

/* XPT_RAVE :: CX18_REC_MISC_CONFIG :: REC_AVN [14:14] */
#define BCHP_XPT_RAVE_CX18_REC_MISC_CONFIG_REC_AVN_MASK            0x00004000
#define BCHP_XPT_RAVE_CX18_REC_MISC_CONFIG_REC_AVN_SHIFT           14

/* XPT_RAVE :: CX18_REC_MISC_CONFIG :: TPIT_ENABLE [13:13] */
#define BCHP_XPT_RAVE_CX18_REC_MISC_CONFIG_TPIT_ENABLE_MASK        0x00002000
#define BCHP_XPT_RAVE_CX18_REC_MISC_CONFIG_TPIT_ENABLE_SHIFT       13

/* XPT_RAVE :: CX18_REC_MISC_CONFIG :: TPIT_CHANNEL [12:08] */
#define BCHP_XPT_RAVE_CX18_REC_MISC_CONFIG_TPIT_CHANNEL_MASK       0x00001f00
#define BCHP_XPT_RAVE_CX18_REC_MISC_CONFIG_TPIT_CHANNEL_SHIFT      8

/* XPT_RAVE :: CX18_REC_MISC_CONFIG :: reserved_for_eco1 [07:02] */
#define BCHP_XPT_RAVE_CX18_REC_MISC_CONFIG_reserved_for_eco1_MASK  0x000000fc
#define BCHP_XPT_RAVE_CX18_REC_MISC_CONFIG_reserved_for_eco1_SHIFT 2

/* XPT_RAVE :: CX18_REC_MISC_CONFIG :: SCD_MAP_MODE [01:00] */
#define BCHP_XPT_RAVE_CX18_REC_MISC_CONFIG_SCD_MAP_MODE_MASK       0x00000003
#define BCHP_XPT_RAVE_CX18_REC_MISC_CONFIG_SCD_MAP_MODE_SHIFT      0

/***************************************************************************
 *CX18_REC_SCD_PIDS_A - Context SCD map PIDS A
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX18_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX18_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_A [30:30] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_MASK 0x40000000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_SHIFT 30

/* XPT_RAVE :: CX18_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: SCD_NUMA [29:24] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_NUMA_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_NUMA_SHIFT 24

/* XPT_RAVE :: CX18_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX18_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: PID_CHA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_PID_CHA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_PID_CHA_VALID_SHIFT 15

/* XPT_RAVE :: CX18_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX18_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: SCD_PID_CHA [12:00] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PID_CHA_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PID_CHA_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX18_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX18_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_A [30:30] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_MASK 0x40000000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_SHIFT 30

/* XPT_RAVE :: CX18_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: SCD_NUMA [29:24] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_NUMA_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_NUMA_SHIFT 24

/* XPT_RAVE :: CX18_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX18_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: PIDA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_PIDA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_PIDA_VALID_SHIFT 15

/* XPT_RAVE :: CX18_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX18_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: SCD_PIDA [12:00] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PIDA_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PIDA_SHIFT 0

/***************************************************************************
 *CX18_REC_SCD_PIDS_B - Context SCD map PIDS B
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX18_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX18_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_B [30:30] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_MASK 0x40000000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_SHIFT 30

/* XPT_RAVE :: CX18_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: SCD_NUMB [29:24] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_NUMB_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_NUMB_SHIFT 24

/* XPT_RAVE :: CX18_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX18_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: PID_CHB_VALID [15:15] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_PID_CHB_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_PID_CHB_VALID_SHIFT 15

/* XPT_RAVE :: CX18_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX18_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: SCD_PID_CHB [12:00] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PID_CHB_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PID_CHB_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX18_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX18_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_B [30:30] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_B_MASK 0x40000000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_B_SHIFT 30

/* XPT_RAVE :: CX18_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: SCD_NUMB [29:24] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_NUMB_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_NUMB_SHIFT 24

/* XPT_RAVE :: CX18_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX18_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: PIDB_VALID [15:15] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_PIDB_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_PIDB_VALID_SHIFT 15

/* XPT_RAVE :: CX18_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX18_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: SCD_PIDB [12:00] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PIDB_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PIDB_SHIFT 0

/***************************************************************************
 *CX18_REC_SCD_PIDS_C - Context SCD map PIDS C
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX18_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX18_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_C [30:30] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_MASK 0x40000000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_SHIFT 30

/* XPT_RAVE :: CX18_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: SCD_NUMC [29:24] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_NUMC_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_NUMC_SHIFT 24

/* XPT_RAVE :: CX18_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX18_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: PID_CHC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_PID_CHC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_PID_CHC_VALID_SHIFT 15

/* XPT_RAVE :: CX18_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX18_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: SCD_PID_CHC [12:00] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PID_CHC_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PID_CHC_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX18_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX18_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_C [30:30] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_MASK 0x40000000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_SHIFT 30

/* XPT_RAVE :: CX18_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: SCD_NUMC [29:24] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_NUMC_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_NUMC_SHIFT 24

/* XPT_RAVE :: CX18_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX18_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: PIDC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_PIDC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_PIDC_VALID_SHIFT 15

/* XPT_RAVE :: CX18_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX18_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: SCD_PIDC [12:00] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PIDC_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PIDC_SHIFT 0

/***************************************************************************
 *CX18_REC_SCD_PIDS_D - Context SCD map PIDS D
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX18_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX18_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_D [30:30] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_MASK 0x40000000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_SHIFT 30

/* XPT_RAVE :: CX18_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: SCD_NUMD [29:24] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_NUMD_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_NUMD_SHIFT 24

/* XPT_RAVE :: CX18_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX18_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: PID_CHD_VALID [15:15] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_PID_CHD_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_PID_CHD_VALID_SHIFT 15

/* XPT_RAVE :: CX18_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX18_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: SCD_PID_CHD [12:00] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PID_CHD_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PID_CHD_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX18_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX18_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_D [30:30] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_D_MASK 0x40000000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_D_SHIFT 30

/* XPT_RAVE :: CX18_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: SCD_NUMD [29:24] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_NUMD_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_NUMD_SHIFT 24

/* XPT_RAVE :: CX18_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX18_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: PIDD_VALID [15:15] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_PIDD_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_PIDD_VALID_SHIFT 15

/* XPT_RAVE :: CX18_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX18_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: SCD_PIDD [12:00] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PIDD_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PIDD_SHIFT 0

/***************************************************************************
 *CX18_REC_SCD_PIDS_E - Context SCD map PIDS E
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX18_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX18_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_E [30:30] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_MASK 0x40000000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_SHIFT 30

/* XPT_RAVE :: CX18_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: SCD_NUME [29:24] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_NUME_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_NUME_SHIFT 24

/* XPT_RAVE :: CX18_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX18_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: PID_CHE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_PID_CHE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_PID_CHE_VALID_SHIFT 15

/* XPT_RAVE :: CX18_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX18_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: SCD_PID_CHE [12:00] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PID_CHE_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PID_CHE_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX18_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX18_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_E [30:30] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_MASK 0x40000000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_SHIFT 30

/* XPT_RAVE :: CX18_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: SCD_NUME [29:24] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_NUME_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_NUME_SHIFT 24

/* XPT_RAVE :: CX18_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX18_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: PIDE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_PIDE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_PIDE_VALID_SHIFT 15

/* XPT_RAVE :: CX18_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX18_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: SCD_PIDE [12:00] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PIDE_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PIDE_SHIFT 0

/***************************************************************************
 *CX18_REC_SCD_PIDS_F - Context SCD map PIDS F
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX18_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX18_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_F [30:30] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_MASK 0x40000000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_SHIFT 30

/* XPT_RAVE :: CX18_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: SCD_NUMF [29:24] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_NUMF_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_NUMF_SHIFT 24

/* XPT_RAVE :: CX18_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX18_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: PID_CHF_VALID [15:15] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_PID_CHF_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_PID_CHF_VALID_SHIFT 15

/* XPT_RAVE :: CX18_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX18_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: SCD_PID_CHF [12:00] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PID_CHF_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PID_CHF_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX18_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX18_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_F [30:30] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_F_MASK 0x40000000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_F_SHIFT 30

/* XPT_RAVE :: CX18_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: SCD_NUMF [29:24] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_NUMF_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_NUMF_SHIFT 24

/* XPT_RAVE :: CX18_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX18_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: PIDF_VALID [15:15] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_PIDF_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_PIDF_VALID_SHIFT 15

/* XPT_RAVE :: CX18_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX18_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: SCD_PIDF [12:00] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PIDF_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PIDF_SHIFT 0

/***************************************************************************
 *CX18_REC_SCD_PIDS_G - Context SCD map PIDS G
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX18_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX18_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_G [30:30] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_MASK 0x40000000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_SHIFT 30

/* XPT_RAVE :: CX18_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: SCD_NUMG [29:24] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_NUMG_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_NUMG_SHIFT 24

/* XPT_RAVE :: CX18_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX18_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: PID_CHG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_PID_CHG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_PID_CHG_VALID_SHIFT 15

/* XPT_RAVE :: CX18_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX18_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: SCD_PID_CHG [12:00] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PID_CHG_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PID_CHG_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX18_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX18_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_G [30:30] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_MASK 0x40000000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_SHIFT 30

/* XPT_RAVE :: CX18_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: SCD_NUMG [29:24] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_NUMG_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_NUMG_SHIFT 24

/* XPT_RAVE :: CX18_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX18_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: PIDG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_PIDG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_PIDG_VALID_SHIFT 15

/* XPT_RAVE :: CX18_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX18_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: SCD_PIDG [12:00] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PIDG_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PIDG_SHIFT 0

/***************************************************************************
 *CX18_REC_SCD_PIDS_H - Context SCD map PIDS H
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX18_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX18_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_H [30:30] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_MASK 0x40000000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_SHIFT 30

/* XPT_RAVE :: CX18_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: SCD_NUMH [29:24] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_NUMH_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_NUMH_SHIFT 24

/* XPT_RAVE :: CX18_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX18_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: PID_CHH_VALID [15:15] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_PID_CHH_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_PID_CHH_VALID_SHIFT 15

/* XPT_RAVE :: CX18_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX18_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: SCD_PID_CHH [12:00] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PID_CHH_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PID_CHH_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX18_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX18_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_H [30:30] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_H_MASK 0x40000000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_H_SHIFT 30

/* XPT_RAVE :: CX18_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: SCD_NUMH [29:24] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_NUMH_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_NUMH_SHIFT 24

/* XPT_RAVE :: CX18_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX18_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: PIDH_VALID [15:15] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_PIDH_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_PIDH_VALID_SHIFT 15

/* XPT_RAVE :: CX18_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX18_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: SCD_PIDH [12:00] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PIDH_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PIDH_SHIFT 0

/***************************************************************************
 *CX18_AV_MISC_CONFIG1 - Context Miscellaneous Config 1 Register
 ***************************************************************************/
/* XPT_RAVE :: CX18_AV_MISC_CONFIG1 :: BAND_HOLD_EN [31:31] */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG1_BAND_HOLD_EN_MASK       0x80000000
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG1_BAND_HOLD_EN_SHIFT      31

/* XPT_RAVE :: CX18_AV_MISC_CONFIG1 :: EMU_PREV_BYTE_REMOVE [30:30] */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_MASK 0x40000000
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_SHIFT 30

/* XPT_RAVE :: CX18_AV_MISC_CONFIG1 :: SHIFT_PTS [29:29] */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG1_SHIFT_PTS_MASK          0x20000000
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG1_SHIFT_PTS_SHIFT         29

/* XPT_RAVE :: CX18_AV_MISC_CONFIG1 :: CONVERT_PTS [28:28] */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG1_CONVERT_PTS_MASK        0x10000000
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG1_CONVERT_PTS_SHIFT       28

/* XPT_RAVE :: CX18_AV_MISC_CONFIG1 :: PES_SYNC_MODE [27:26] */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG1_PES_SYNC_MODE_MASK      0x0c000000
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG1_PES_SYNC_MODE_SHIFT     26

/* XPT_RAVE :: CX18_AV_MISC_CONFIG1 :: PES_TYPE_MODE [25:24] */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG1_PES_TYPE_MODE_MASK      0x03000000
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG1_PES_TYPE_MODE_SHIFT     24

/* XPT_RAVE :: CX18_AV_MISC_CONFIG1 :: EMU_PREV_MODE [23:23] */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG1_EMU_PREV_MODE_MASK      0x00800000
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG1_EMU_PREV_MODE_SHIFT     23

/* XPT_RAVE :: CX18_AV_MISC_CONFIG1 :: OUTPUT_FORMAT [22:21] */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG1_OUTPUT_FORMAT_MASK      0x00600000
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG1_OUTPUT_FORMAT_SHIFT     21

/* XPT_RAVE :: CX18_AV_MISC_CONFIG1 :: CONTEXT_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG1_CONTEXT_ENABLE_MASK     0x00100000
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG1_CONTEXT_ENABLE_SHIFT    20

/* XPT_RAVE :: CX18_AV_MISC_CONFIG1 :: INPUT_ES_FORMAT [19:16] */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG1_INPUT_ES_FORMAT_MASK    0x000f0000
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG1_INPUT_ES_FORMAT_SHIFT   16

/* XPT_RAVE :: CX18_AV_MISC_CONFIG1 :: STREAM_ID_HI [15:08] */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG1_STREAM_ID_HI_MASK       0x0000ff00
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG1_STREAM_ID_HI_SHIFT      8

/* XPT_RAVE :: CX18_AV_MISC_CONFIG1 :: STREAM_ID_LO [07:00] */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG1_STREAM_ID_LO_MASK       0x000000ff
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG1_STREAM_ID_LO_SHIFT      0

/***************************************************************************
 *CX18_AV_MISC_CONFIG2 - Context Miscellaneous Config 2 Register
 ***************************************************************************/
/* XPT_RAVE :: CX18_AV_MISC_CONFIG2 :: DISABLE_BEFORE_PES [31:31] */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_MASK 0x80000000
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_SHIFT 31

/* XPT_RAVE :: CX18_AV_MISC_CONFIG2 :: reserved_for_eco0 [30:22] */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG2_reserved_for_eco0_MASK  0x7fc00000
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG2_reserved_for_eco0_SHIFT 22

/* XPT_RAVE :: CX18_AV_MISC_CONFIG2 :: ITB_ENDIAN_CTRL [21:21] */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_MASK    0x00200000
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_SHIFT   21

/* XPT_RAVE :: CX18_AV_MISC_CONFIG2 :: CDB_ENDIAN_CTRL [20:20] */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_MASK    0x00100000
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_SHIFT   20

/* XPT_RAVE :: CX18_AV_MISC_CONFIG2 :: reserved_for_eco1 [19:12] */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG2_reserved_for_eco1_MASK  0x000ff000
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG2_reserved_for_eco1_SHIFT 12

/* XPT_RAVE :: CX18_AV_MISC_CONFIG2 :: IP_MODE_EN [11:11] */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG2_IP_MODE_EN_MASK         0x00000800
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG2_IP_MODE_EN_SHIFT        11

/* XPT_RAVE :: CX18_AV_MISC_CONFIG2 :: CONTEXT_DMEM_BASE [10:00] */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_MASK  0x000007ff
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *CX18_AV_MISC_CONFIG3 - Context Miscellaneous Config 3 Register
 ***************************************************************************/
/* XPT_RAVE :: CX18_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_HI [31:24] */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_SHIFT 24

/* XPT_RAVE :: CX18_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_LO [23:16] */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_SHIFT 16

/* XPT_RAVE :: CX18_AV_MISC_CONFIG3 :: PCR_RTS_EN [15:15] */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG3_PCR_RTS_EN_MASK         0x00008000
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG3_PCR_RTS_EN_SHIFT        15

/* XPT_RAVE :: CX18_AV_MISC_CONFIG3 :: DISABLE_PRV_HDR_DMEM [14:14] */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_MASK 0x00004000
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_SHIFT 14

/* XPT_RAVE :: CX18_AV_MISC_CONFIG3 :: ENABLE_BPP_SEARCH [13:13] */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_MASK  0x00002000
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_SHIFT 13

/* XPT_RAVE :: CX18_AV_MISC_CONFIG3 :: CHK_PACK_HDR_IN_AF [12:12] */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_MASK 0x00001000
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_SHIFT 12

/* XPT_RAVE :: CX18_AV_MISC_CONFIG3 :: CP_PERM_CHANGE_DETECT [11:11] */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_MASK 0x00000800
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_SHIFT 11

/* XPT_RAVE :: CX18_AV_MISC_CONFIG3 :: PES_EXT_SEARCH_MODE [10:09] */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_MASK 0x00000600
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_SHIFT 9

/* XPT_RAVE :: CX18_AV_MISC_CONFIG3 :: CDB_ITB_DEPTH_MODE [08:08] */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_MASK 0x00000100
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_SHIFT 8

/* XPT_RAVE :: CX18_AV_MISC_CONFIG3 :: DISABLE_PKT_ERRORS [07:07] */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_MASK 0x00000080
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_SHIFT 7

/* XPT_RAVE :: CX18_AV_MISC_CONFIG3 :: DISABLE_CC_CHECK [06:06] */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG3_DISABLE_CC_CHECK_MASK   0x00000040
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG3_DISABLE_CC_CHECK_SHIFT  6

/* XPT_RAVE :: CX18_AV_MISC_CONFIG3 :: MAX_COMPARE_PATTERNS [05:00] */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_MASK 0x0000003f
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_SHIFT 0

/***************************************************************************
 *CX18_AV_INTERRUPT_ENABLES - Context Interrupt Enables
 ***************************************************************************/
/* XPT_RAVE :: CX18_AV_INTERRUPT_ENABLES :: reserved0 [31:12] */
#define BCHP_XPT_RAVE_CX18_AV_INTERRUPT_ENABLES_reserved0_MASK     0xfffff000
#define BCHP_XPT_RAVE_CX18_AV_INTERRUPT_ENABLES_reserved0_SHIFT    12

/* XPT_RAVE :: CX18_AV_INTERRUPT_ENABLES :: ITB_UPPER_THRESH_INT_EN [11:11] */
#define BCHP_XPT_RAVE_CX18_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_MASK 0x00000800
#define BCHP_XPT_RAVE_CX18_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_SHIFT 11

/* XPT_RAVE :: CX18_AV_INTERRUPT_ENABLES :: ITB_LOWER_THRESH_INT_EN [10:10] */
#define BCHP_XPT_RAVE_CX18_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_MASK 0x00000400
#define BCHP_XPT_RAVE_CX18_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_SHIFT 10

/* XPT_RAVE :: CX18_AV_INTERRUPT_ENABLES :: CDB_UPPER_THRESH_INT_EN [09:09] */
#define BCHP_XPT_RAVE_CX18_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_MASK 0x00000200
#define BCHP_XPT_RAVE_CX18_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_SHIFT 9

/* XPT_RAVE :: CX18_AV_INTERRUPT_ENABLES :: CDB_LOWER_THRESH_INT_EN [08:08] */
#define BCHP_XPT_RAVE_CX18_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_MASK 0x00000100
#define BCHP_XPT_RAVE_CX18_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_SHIFT 8

/* XPT_RAVE :: CX18_AV_INTERRUPT_ENABLES :: LAST_CMD_INT_EN [07:07] */
#define BCHP_XPT_RAVE_CX18_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_MASK 0x00000080
#define BCHP_XPT_RAVE_CX18_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_SHIFT 7

/* XPT_RAVE :: CX18_AV_INTERRUPT_ENABLES :: SPLICE_INT_EN [06:06] */
#define BCHP_XPT_RAVE_CX18_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_MASK 0x00000040
#define BCHP_XPT_RAVE_CX18_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_SHIFT 6

/* XPT_RAVE :: CX18_AV_INTERRUPT_ENABLES :: ITB_OVERFLOW_INT_EN [05:05] */
#define BCHP_XPT_RAVE_CX18_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_MASK 0x00000020
#define BCHP_XPT_RAVE_CX18_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_SHIFT 5

/* XPT_RAVE :: CX18_AV_INTERRUPT_ENABLES :: CDB_OVERFLOW_INT_EN [04:04] */
#define BCHP_XPT_RAVE_CX18_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_MASK 0x00000010
#define BCHP_XPT_RAVE_CX18_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_SHIFT 4

/* XPT_RAVE :: CX18_AV_INTERRUPT_ENABLES :: CC_ERROR_INT_EN [03:03] */
#define BCHP_XPT_RAVE_CX18_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_MASK 0x00000008
#define BCHP_XPT_RAVE_CX18_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_SHIFT 3

/* XPT_RAVE :: CX18_AV_INTERRUPT_ENABLES :: TEI_ERROR_INT_EN [02:02] */
#define BCHP_XPT_RAVE_CX18_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_MASK 0x00000004
#define BCHP_XPT_RAVE_CX18_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_SHIFT 2

/* XPT_RAVE :: CX18_AV_INTERRUPT_ENABLES :: PUSI_ERROR_INT_EN [01:01] */
#define BCHP_XPT_RAVE_CX18_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_MASK 0x00000002
#define BCHP_XPT_RAVE_CX18_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_SHIFT 1

/* XPT_RAVE :: CX18_AV_INTERRUPT_ENABLES :: EMU_ERROR_INT_EN [00:00] */
#define BCHP_XPT_RAVE_CX18_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_MASK 0x00000001
#define BCHP_XPT_RAVE_CX18_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_SHIFT 0

/***************************************************************************
 *CX18_AV_COMP1_CONTROL - Context Comparator 1 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX18_AV_COMP1_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX18_AV_COMP1_CONTROL_reserved_for_eco0_MASK 0xf8000000
#define BCHP_XPT_RAVE_CX18_AV_COMP1_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX18_AV_COMP1_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX18_AV_COMP1_CONTROL_ALIGNMENT_EN_MASK      0x04000000
#define BCHP_XPT_RAVE_CX18_AV_COMP1_CONTROL_ALIGNMENT_EN_SHIFT     26

/* XPT_RAVE :: CX18_AV_COMP1_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX18_AV_COMP1_CONTROL_COMPARE_ES_DATA_MASK   0x02000000
#define BCHP_XPT_RAVE_CX18_AV_COMP1_CONTROL_COMPARE_ES_DATA_SHIFT  25

/* XPT_RAVE :: CX18_AV_COMP1_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX18_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX18_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX18_AV_COMP1_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX18_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX18_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX18_AV_COMP1_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX18_AV_COMP1_CONTROL_COMPARE_ALL_DATA_MASK  0x00400000
#define BCHP_XPT_RAVE_CX18_AV_COMP1_CONTROL_COMPARE_ALL_DATA_SHIFT 22

/* XPT_RAVE :: CX18_AV_COMP1_CONTROL :: CASCADE_ENABLE [21:21] */
#define BCHP_XPT_RAVE_CX18_AV_COMP1_CONTROL_CASCADE_ENABLE_MASK    0x00200000
#define BCHP_XPT_RAVE_CX18_AV_COMP1_CONTROL_CASCADE_ENABLE_SHIFT   21

/* XPT_RAVE :: CX18_AV_COMP1_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX18_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_MASK 0x00100000
#define BCHP_XPT_RAVE_CX18_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX18_AV_COMP1_CONTROL :: NUM_COMPARE_BYTES [19:17] */
#define BCHP_XPT_RAVE_CX18_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_MASK 0x000e0000
#define BCHP_XPT_RAVE_CX18_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX18_AV_COMP1_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX18_AV_COMP1_CONTROL_REPEAT_BYTE_MASK       0x0001e000
#define BCHP_XPT_RAVE_CX18_AV_COMP1_CONTROL_REPEAT_BYTE_SHIFT      13

/* XPT_RAVE :: CX18_AV_COMP1_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX18_AV_COMP1_CONTROL_COMP_ENABLE_MASK       0x00001000
#define BCHP_XPT_RAVE_CX18_AV_COMP1_CONTROL_COMP_ENABLE_SHIFT      12

/* XPT_RAVE :: CX18_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX18_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX18_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX18_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX18_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX18_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX18_AV_COMP1_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX18_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX18_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX18_AV_COMP1_COMPARE_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX18_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX18_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX18_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX18_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX18_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX18_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX18_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX18_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX18_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX18_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX18_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX18_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX18_AV_COMP1_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX18_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX18_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX18_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX18_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX18_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX18_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX18_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX18_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX18_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX18_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX18_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX18_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX18_AV_COMP1_FILTER_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX18_AV_COMP1_FILTER_VAL :: Exclusion_Value_D :: COMP1_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX18_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX18_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX18_AV_COMP1_FILTER_VAL :: Inclusion_Range_D :: COMP1_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX18_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX18_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX18_AV_COMP1_FILTER_VAL :: Exclusion_Value_C :: COMP1_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX18_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX18_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX18_AV_COMP1_FILTER_VAL :: Inclusion_Range_C :: COMP1_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX18_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX18_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX18_AV_COMP1_FILTER_VAL :: Exclusion_Value_B :: COMP1_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX18_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX18_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX18_AV_COMP1_FILTER_VAL :: Inclusion_Range_B :: COMP1_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX18_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX18_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX18_AV_COMP1_FILTER_VAL :: Exclusion_Value_A :: COMP1_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX18_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX18_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX18_AV_COMP1_FILTER_VAL :: Inclusion_Range_A :: COMP1_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX18_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX18_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX18_AV_COMP1_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX18_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP1_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX18_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX18_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX18_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP1_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX18_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX18_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX18_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP1_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX18_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX18_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX18_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP1_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX18_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX18_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX18_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP1_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX18_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX18_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX18_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP1_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX18_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX18_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX18_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP1_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX18_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX18_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX18_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP1_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX18_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX18_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX18_AV_COMP2_CONTROL - Context Comparator 2 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX18_AV_COMP2_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX18_AV_COMP2_CONTROL_reserved_for_eco0_MASK 0xf8000000
#define BCHP_XPT_RAVE_CX18_AV_COMP2_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX18_AV_COMP2_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX18_AV_COMP2_CONTROL_ALIGNMENT_EN_MASK      0x04000000
#define BCHP_XPT_RAVE_CX18_AV_COMP2_CONTROL_ALIGNMENT_EN_SHIFT     26

/* XPT_RAVE :: CX18_AV_COMP2_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX18_AV_COMP2_CONTROL_COMPARE_ES_DATA_MASK   0x02000000
#define BCHP_XPT_RAVE_CX18_AV_COMP2_CONTROL_COMPARE_ES_DATA_SHIFT  25

/* XPT_RAVE :: CX18_AV_COMP2_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX18_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX18_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX18_AV_COMP2_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX18_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX18_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX18_AV_COMP2_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX18_AV_COMP2_CONTROL_COMPARE_ALL_DATA_MASK  0x00400000
#define BCHP_XPT_RAVE_CX18_AV_COMP2_CONTROL_COMPARE_ALL_DATA_SHIFT 22

/* XPT_RAVE :: CX18_AV_COMP2_CONTROL :: reserved_for_eco1 [21:21] */
#define BCHP_XPT_RAVE_CX18_AV_COMP2_CONTROL_reserved_for_eco1_MASK 0x00200000
#define BCHP_XPT_RAVE_CX18_AV_COMP2_CONTROL_reserved_for_eco1_SHIFT 21

/* XPT_RAVE :: CX18_AV_COMP2_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX18_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_MASK 0x00100000
#define BCHP_XPT_RAVE_CX18_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX18_AV_COMP2_CONTROL :: reserved_for_eco2 [19:19] */
#define BCHP_XPT_RAVE_CX18_AV_COMP2_CONTROL_reserved_for_eco2_MASK 0x00080000
#define BCHP_XPT_RAVE_CX18_AV_COMP2_CONTROL_reserved_for_eco2_SHIFT 19

/* XPT_RAVE :: CX18_AV_COMP2_CONTROL :: NUM_COMPARE_BYTES [18:17] */
#define BCHP_XPT_RAVE_CX18_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_MASK 0x00060000
#define BCHP_XPT_RAVE_CX18_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX18_AV_COMP2_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX18_AV_COMP2_CONTROL_REPEAT_BYTE_MASK       0x0001e000
#define BCHP_XPT_RAVE_CX18_AV_COMP2_CONTROL_REPEAT_BYTE_SHIFT      13

/* XPT_RAVE :: CX18_AV_COMP2_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX18_AV_COMP2_CONTROL_COMP_ENABLE_MASK       0x00001000
#define BCHP_XPT_RAVE_CX18_AV_COMP2_CONTROL_COMP_ENABLE_SHIFT      12

/* XPT_RAVE :: CX18_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX18_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX18_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX18_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX18_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX18_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX18_AV_COMP2_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX18_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX18_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX18_AV_COMP2_COMPARE_VAL - Context Comparator 2 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX18_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX18_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX18_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX18_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX18_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX18_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX18_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX18_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX18_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX18_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX18_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX18_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX18_AV_COMP2_MASK_VAL - Context Comparator 2 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX18_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX18_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX18_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX18_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX18_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX18_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX18_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX18_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX18_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX18_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX18_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX18_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX18_AV_COMP2_FILTER_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX18_AV_COMP2_FILTER_VAL :: Exclusion_Value_D :: COMP2_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX18_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX18_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX18_AV_COMP2_FILTER_VAL :: Inclusion_Range_D :: COMP2_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX18_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX18_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX18_AV_COMP2_FILTER_VAL :: Exclusion_Value_C :: COMP2_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX18_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX18_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX18_AV_COMP2_FILTER_VAL :: Inclusion_Range_C :: COMP2_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX18_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX18_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX18_AV_COMP2_FILTER_VAL :: Exclusion_Value_B :: COMP2_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX18_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX18_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX18_AV_COMP2_FILTER_VAL :: Inclusion_Range_B :: COMP2_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX18_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX18_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX18_AV_COMP2_FILTER_VAL :: Exclusion_Value_A :: COMP2_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX18_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX18_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX18_AV_COMP2_FILTER_VAL :: Inclusion_Range_A :: COMP2_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX18_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX18_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX18_AV_COMP2_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX18_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP2_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX18_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX18_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX18_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP2_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX18_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX18_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX18_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP2_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX18_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX18_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX18_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP2_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX18_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX18_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX18_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP2_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX18_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX18_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX18_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP2_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX18_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX18_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX18_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP2_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX18_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX18_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX18_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP2_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX18_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX18_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX18_AV_COMP12_FILTER_MODE - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX18_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_D [31:30] */
#define BCHP_XPT_RAVE_CX18_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_MASK 0xc0000000
#define BCHP_XPT_RAVE_CX18_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_SHIFT 30

/* XPT_RAVE :: CX18_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_D [29:28] */
#define BCHP_XPT_RAVE_CX18_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_MASK 0x30000000
#define BCHP_XPT_RAVE_CX18_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_SHIFT 28

/* XPT_RAVE :: CX18_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_C [27:26] */
#define BCHP_XPT_RAVE_CX18_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_MASK 0x0c000000
#define BCHP_XPT_RAVE_CX18_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_SHIFT 26

/* XPT_RAVE :: CX18_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_C [25:24] */
#define BCHP_XPT_RAVE_CX18_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_MASK 0x03000000
#define BCHP_XPT_RAVE_CX18_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_SHIFT 24

/* XPT_RAVE :: CX18_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_B [23:22] */
#define BCHP_XPT_RAVE_CX18_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_MASK 0x00c00000
#define BCHP_XPT_RAVE_CX18_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_SHIFT 22

/* XPT_RAVE :: CX18_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_B [21:20] */
#define BCHP_XPT_RAVE_CX18_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_MASK 0x00300000
#define BCHP_XPT_RAVE_CX18_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_SHIFT 20

/* XPT_RAVE :: CX18_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_A [19:18] */
#define BCHP_XPT_RAVE_CX18_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_MASK 0x000c0000
#define BCHP_XPT_RAVE_CX18_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_SHIFT 18

/* XPT_RAVE :: CX18_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_A [17:16] */
#define BCHP_XPT_RAVE_CX18_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_MASK 0x00030000
#define BCHP_XPT_RAVE_CX18_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_SHIFT 16

/* XPT_RAVE :: CX18_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_D [15:14] */
#define BCHP_XPT_RAVE_CX18_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_MASK 0x0000c000
#define BCHP_XPT_RAVE_CX18_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_SHIFT 14

/* XPT_RAVE :: CX18_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_D [13:12] */
#define BCHP_XPT_RAVE_CX18_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_MASK 0x00003000
#define BCHP_XPT_RAVE_CX18_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_SHIFT 12

/* XPT_RAVE :: CX18_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_C [11:10] */
#define BCHP_XPT_RAVE_CX18_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX18_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_SHIFT 10

/* XPT_RAVE :: CX18_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_C [09:08] */
#define BCHP_XPT_RAVE_CX18_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_MASK 0x00000300
#define BCHP_XPT_RAVE_CX18_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_SHIFT 8

/* XPT_RAVE :: CX18_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_B [07:06] */
#define BCHP_XPT_RAVE_CX18_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_MASK 0x000000c0
#define BCHP_XPT_RAVE_CX18_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_SHIFT 6

/* XPT_RAVE :: CX18_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_B [05:04] */
#define BCHP_XPT_RAVE_CX18_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_MASK 0x00000030
#define BCHP_XPT_RAVE_CX18_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_SHIFT 4

/* XPT_RAVE :: CX18_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_A [03:02] */
#define BCHP_XPT_RAVE_CX18_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_MASK 0x0000000c
#define BCHP_XPT_RAVE_CX18_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_SHIFT 2

/* XPT_RAVE :: CX18_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_A [01:00] */
#define BCHP_XPT_RAVE_CX18_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_MASK 0x00000003
#define BCHP_XPT_RAVE_CX18_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_SHIFT 0

/***************************************************************************
 *CX18_AV_PID_STREAM_ID - Context PID and Stream ID Filter Value
 ***************************************************************************/
/* XPT_RAVE :: CX18_AV_PID_STREAM_ID :: PRV_HDR_ITB_EN [31:31] */
#define BCHP_XPT_RAVE_CX18_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_MASK    0x80000000
#define BCHP_XPT_RAVE_CX18_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_SHIFT   31

/* XPT_RAVE :: CX18_AV_PID_STREAM_ID :: PID_VALID [30:30] */
#define BCHP_XPT_RAVE_CX18_AV_PID_STREAM_ID_PID_VALID_MASK         0x40000000
#define BCHP_XPT_RAVE_CX18_AV_PID_STREAM_ID_PID_VALID_SHIFT        30

/* XPT_RAVE :: CX18_AV_PID_STREAM_ID :: AUD_FRAME_INFO [29:26] */
#define BCHP_XPT_RAVE_CX18_AV_PID_STREAM_ID_AUD_FRAME_INFO_MASK    0x3c000000
#define BCHP_XPT_RAVE_CX18_AV_PID_STREAM_ID_AUD_FRAME_INFO_SHIFT   26

/* XPT_RAVE :: CX18_AV_PID_STREAM_ID :: SSID_ENABLE [25:25] */
#define BCHP_XPT_RAVE_CX18_AV_PID_STREAM_ID_SSID_ENABLE_MASK       0x02000000
#define BCHP_XPT_RAVE_CX18_AV_PID_STREAM_ID_SSID_ENABLE_SHIFT      25

/* XPT_RAVE :: CX18_AV_PID_STREAM_ID :: SPLICE_EN [24:24] */
#define BCHP_XPT_RAVE_CX18_AV_PID_STREAM_ID_SPLICE_EN_MASK         0x01000000
#define BCHP_XPT_RAVE_CX18_AV_PID_STREAM_ID_SPLICE_EN_SHIFT        24

/* XPT_RAVE :: CX18_AV_PID_STREAM_ID :: reserved_for_eco0 [23:21] */
#define BCHP_XPT_RAVE_CX18_AV_PID_STREAM_ID_reserved_for_eco0_MASK 0x00e00000
#define BCHP_XPT_RAVE_CX18_AV_PID_STREAM_ID_reserved_for_eco0_SHIFT 21

/* XPT_RAVE :: CX18_AV_PID_STREAM_ID :: BAND_NUM [20:16] */
#define BCHP_XPT_RAVE_CX18_AV_PID_STREAM_ID_BAND_NUM_MASK          0x001f0000
#define BCHP_XPT_RAVE_CX18_AV_PID_STREAM_ID_BAND_NUM_SHIFT         16

/* XPT_RAVE :: CX18_AV_PID_STREAM_ID :: FILTER_PID_STREAM_ID [15:00] */
#define BCHP_XPT_RAVE_CX18_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX18_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_SHIFT 0

/***************************************************************************
 *CX18_REC_CTRL1 - Record Control Register 1
 ***************************************************************************/
/* XPT_RAVE :: CX18_REC_CTRL1 :: reserved_for_eco0 [31:16] */
#define BCHP_XPT_RAVE_CX18_REC_CTRL1_reserved_for_eco0_MASK        0xffff0000
#define BCHP_XPT_RAVE_CX18_REC_CTRL1_reserved_for_eco0_SHIFT       16

/* XPT_RAVE :: CX18_REC_CTRL1 :: DTV2MPEG_PADNUM [15:08] */
#define BCHP_XPT_RAVE_CX18_REC_CTRL1_DTV2MPEG_PADNUM_MASK          0x0000ff00
#define BCHP_XPT_RAVE_CX18_REC_CTRL1_DTV2MPEG_PADNUM_SHIFT         8

/* XPT_RAVE :: CX18_REC_CTRL1 :: reserved_for_eco1 [07:06] */
#define BCHP_XPT_RAVE_CX18_REC_CTRL1_reserved_for_eco1_MASK        0x000000c0
#define BCHP_XPT_RAVE_CX18_REC_CTRL1_reserved_for_eco1_SHIFT       6

/* XPT_RAVE :: CX18_REC_CTRL1 :: ATSC_SCRAM_CTRL [05:05] */
#define BCHP_XPT_RAVE_CX18_REC_CTRL1_ATSC_SCRAM_CTRL_MASK          0x00000020
#define BCHP_XPT_RAVE_CX18_REC_CTRL1_ATSC_SCRAM_CTRL_SHIFT         5

/* XPT_RAVE :: CX18_REC_CTRL1 :: PARSE_SC [04:04] */
#define BCHP_XPT_RAVE_CX18_REC_CTRL1_PARSE_SC_MASK                 0x00000010
#define BCHP_XPT_RAVE_CX18_REC_CTRL1_PARSE_SC_SHIFT                4

/* XPT_RAVE :: CX18_REC_CTRL1 :: SEAMLESS_PAUSE_MODE [03:03] */
#define BCHP_XPT_RAVE_CX18_REC_CTRL1_SEAMLESS_PAUSE_MODE_MASK      0x00000008
#define BCHP_XPT_RAVE_CX18_REC_CTRL1_SEAMLESS_PAUSE_MODE_SHIFT     3

/* XPT_RAVE :: CX18_REC_CTRL1 :: DTV_PF_TOGGLE_DIS [02:02] */
#define BCHP_XPT_RAVE_CX18_REC_CTRL1_DTV_PF_TOGGLE_DIS_MASK        0x00000004
#define BCHP_XPT_RAVE_CX18_REC_CTRL1_DTV_PF_TOGGLE_DIS_SHIFT       2

/* XPT_RAVE :: CX18_REC_CTRL1 :: REC_DTV2MPG_EN [01:01] */
#define BCHP_XPT_RAVE_CX18_REC_CTRL1_REC_DTV2MPG_EN_MASK           0x00000002
#define BCHP_XPT_RAVE_CX18_REC_CTRL1_REC_DTV2MPG_EN_SHIFT          1

/* XPT_RAVE :: CX18_REC_CTRL1 :: REC_TIMESTAMP_ENABLE [00:00] */
#define BCHP_XPT_RAVE_CX18_REC_CTRL1_REC_TIMESTAMP_ENABLE_MASK     0x00000001
#define BCHP_XPT_RAVE_CX18_REC_CTRL1_REC_TIMESTAMP_ENABLE_SHIFT    0

/***************************************************************************
 *CX18_REC_INIT_TS - Record Initial Timestamp Value Register
 ***************************************************************************/
/* XPT_RAVE :: CX18_REC_INIT_TS :: INIT_TS [31:00] */
#define BCHP_XPT_RAVE_CX18_REC_INIT_TS_INIT_TS_MASK                0xffffffff
#define BCHP_XPT_RAVE_CX18_REC_INIT_TS_INIT_TS_SHIFT               0

/***************************************************************************
 *CX18_REC_TS_CTRL - Record Timestamp Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX18_REC_TS_CTRL :: reserved_for_eco0 [31:06] */
#define BCHP_XPT_RAVE_CX18_REC_TS_CTRL_reserved_for_eco0_MASK      0xffffffc0
#define BCHP_XPT_RAVE_CX18_REC_TS_CTRL_reserved_for_eco0_SHIFT     6

/* XPT_RAVE :: CX18_REC_TS_CTRL :: TS_CHECK_DIS [05:05] */
#define BCHP_XPT_RAVE_CX18_REC_TS_CTRL_TS_CHECK_DIS_MASK           0x00000020
#define BCHP_XPT_RAVE_CX18_REC_TS_CTRL_TS_CHECK_DIS_SHIFT          5

/* XPT_RAVE :: CX18_REC_TS_CTRL :: REC_TIMESTAMP_MODE [04:03] */
#define BCHP_XPT_RAVE_CX18_REC_TS_CTRL_REC_TIMESTAMP_MODE_MASK     0x00000018
#define BCHP_XPT_RAVE_CX18_REC_TS_CTRL_REC_TIMESTAMP_MODE_SHIFT    3

/* XPT_RAVE :: CX18_REC_TS_CTRL :: TS_INIT_EN [02:02] */
#define BCHP_XPT_RAVE_CX18_REC_TS_CTRL_TS_INIT_EN_MASK             0x00000004
#define BCHP_XPT_RAVE_CX18_REC_TS_CTRL_TS_INIT_EN_SHIFT            2

/* XPT_RAVE :: CX18_REC_TS_CTRL :: TS_USER_BITS [01:00] */
#define BCHP_XPT_RAVE_CX18_REC_TS_CTRL_TS_USER_BITS_MASK           0x00000003
#define BCHP_XPT_RAVE_CX18_REC_TS_CTRL_TS_USER_BITS_SHIFT          0

/***************************************************************************
 *CX18_REC_TIME_CONFIG - Record Time Configuration Register
 ***************************************************************************/
/* XPT_RAVE :: CX18_REC_TIME_CONFIG :: reserved_for_eco0 [31:25] */
#define BCHP_XPT_RAVE_CX18_REC_TIME_CONFIG_reserved_for_eco0_MASK  0xfe000000
#define BCHP_XPT_RAVE_CX18_REC_TIME_CONFIG_reserved_for_eco0_SHIFT 25

/* XPT_RAVE :: CX18_REC_TIME_CONFIG :: REC_COUNT_MODE [24:24] */
#define BCHP_XPT_RAVE_CX18_REC_TIME_CONFIG_REC_COUNT_MODE_MASK     0x01000000
#define BCHP_XPT_RAVE_CX18_REC_TIME_CONFIG_REC_COUNT_MODE_SHIFT    24

/* XPT_RAVE :: CX18_REC_TIME_CONFIG :: REC_TIMEOUT_VAL [23:00] */
#define BCHP_XPT_RAVE_CX18_REC_TIME_CONFIG_REC_TIMEOUT_VAL_MASK    0x00ffffff
#define BCHP_XPT_RAVE_CX18_REC_TIME_CONFIG_REC_TIMEOUT_VAL_SHIFT   0

/***************************************************************************
 *CX18_AV_MISC_CONFIG4 - Context Miscellaneous Config 4 Register
 ***************************************************************************/
/* XPT_RAVE :: CX18_AV_MISC_CONFIG4 :: RESERVED_CONFIG [31:24] */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG4_RESERVED_CONFIG_MASK    0xff000000
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG4_RESERVED_CONFIG_SHIFT   24

/* XPT_RAVE :: CX18_AV_MISC_CONFIG4 :: reserved_for_eco0 [23:23] */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG4_reserved_for_eco0_MASK  0x00800000
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG4_reserved_for_eco0_SHIFT 23

/* XPT_RAVE :: CX18_AV_MISC_CONFIG4 :: PES_SID_EXT_DEP [22:16] */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG4_PES_SID_EXT_DEP_MASK    0x007f0000
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG4_PES_SID_EXT_DEP_SHIFT   16

/* XPT_RAVE :: CX18_AV_MISC_CONFIG4 :: reserved_for_eco1 [15:15] */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG4_reserved_for_eco1_MASK  0x00008000
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG4_reserved_for_eco1_SHIFT 15

/* XPT_RAVE :: CX18_AV_MISC_CONFIG4 :: PES_SID_EXT_IND [14:08] */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG4_PES_SID_EXT_IND_MASK    0x00007f00
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG4_PES_SID_EXT_IND_SHIFT   8

/* XPT_RAVE :: CX18_AV_MISC_CONFIG4 :: reserved_for_eco2 [07:02] */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG4_reserved_for_eco2_MASK  0x000000fc
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG4_reserved_for_eco2_SHIFT 2

/* XPT_RAVE :: CX18_AV_MISC_CONFIG4 :: PES_SID_EXT_MODE [01:00] */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG4_PES_SID_EXT_MODE_MASK   0x00000003
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG4_PES_SID_EXT_MODE_SHIFT  0

/***************************************************************************
 *CX18_PIC_CTR - Picture Counter register
 ***************************************************************************/
/* XPT_RAVE :: CX18_PIC_CTR :: reserved0 [31:16] */
#define BCHP_XPT_RAVE_CX18_PIC_CTR_reserved0_MASK                  0xffff0000
#define BCHP_XPT_RAVE_CX18_PIC_CTR_reserved0_SHIFT                 16

/* XPT_RAVE :: CX18_PIC_CTR :: VALUE [15:00] */
#define BCHP_XPT_RAVE_CX18_PIC_CTR_VALUE_MASK                      0x0000ffff
#define BCHP_XPT_RAVE_CX18_PIC_CTR_VALUE_SHIFT                     0

/***************************************************************************
 *CX18_PIC_CTR_MODE - Picture Counter Mode Register
 ***************************************************************************/
/* XPT_RAVE :: CX18_PIC_CTR_MODE :: reserved0 [31:31] */
#define BCHP_XPT_RAVE_CX18_PIC_CTR_MODE_reserved0_MASK             0x80000000
#define BCHP_XPT_RAVE_CX18_PIC_CTR_MODE_reserved0_SHIFT            31

/* XPT_RAVE :: CX18_PIC_CTR_MODE :: Valid_PIC_CTR_VALUE [30:28] */
#define BCHP_XPT_RAVE_CX18_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_MASK   0x70000000
#define BCHP_XPT_RAVE_CX18_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_SHIFT  28

/* XPT_RAVE :: CX18_PIC_CTR_MODE :: PIC_CTR_EN [27:27] */
#define BCHP_XPT_RAVE_CX18_PIC_CTR_MODE_PIC_CTR_EN_MASK            0x08000000
#define BCHP_XPT_RAVE_CX18_PIC_CTR_MODE_PIC_CTR_EN_SHIFT           27

/* XPT_RAVE :: CX18_PIC_CTR_MODE :: reserved1 [26:26] */
#define BCHP_XPT_RAVE_CX18_PIC_CTR_MODE_reserved1_MASK             0x04000000
#define BCHP_XPT_RAVE_CX18_PIC_CTR_MODE_reserved1_SHIFT            26

/* XPT_RAVE :: CX18_PIC_CTR_MODE :: PIC_CTR_MODE [25:24] */
#define BCHP_XPT_RAVE_CX18_PIC_CTR_MODE_PIC_CTR_MODE_MASK          0x03000000
#define BCHP_XPT_RAVE_CX18_PIC_CTR_MODE_PIC_CTR_MODE_SHIFT         24

/* XPT_RAVE :: CX18_PIC_CTR_MODE :: SCV0 [23:16] */
#define BCHP_XPT_RAVE_CX18_PIC_CTR_MODE_SCV0_MASK                  0x00ff0000
#define BCHP_XPT_RAVE_CX18_PIC_CTR_MODE_SCV0_SHIFT                 16

/* XPT_RAVE :: CX18_PIC_CTR_MODE :: SCV1 [15:08] */
#define BCHP_XPT_RAVE_CX18_PIC_CTR_MODE_SCV1_MASK                  0x0000ff00
#define BCHP_XPT_RAVE_CX18_PIC_CTR_MODE_SCV1_SHIFT                 8

/* XPT_RAVE :: CX18_PIC_CTR_MODE :: SCV2 [07:00] */
#define BCHP_XPT_RAVE_CX18_PIC_CTR_MODE_SCV2_MASK                  0x000000ff
#define BCHP_XPT_RAVE_CX18_PIC_CTR_MODE_SCV2_SHIFT                 0

/***************************************************************************
 *CX18_REC_TIMER - Record Timer Register
 ***************************************************************************/
/* XPT_RAVE :: CX18_REC_TIMER :: REC_TIMER [31:00] */
#define BCHP_XPT_RAVE_CX18_REC_TIMER_REC_TIMER_MASK                0xffffffff
#define BCHP_XPT_RAVE_CX18_REC_TIMER_REC_TIMER_SHIFT               0

/***************************************************************************
 *CX18_REC_STATE0 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX18_REC_STATE0 :: reserved_for_eco0 [31:18] */
#define BCHP_XPT_RAVE_CX18_REC_STATE0_reserved_for_eco0_MASK       0xfffc0000
#define BCHP_XPT_RAVE_CX18_REC_STATE0_reserved_for_eco0_SHIFT      18

/* XPT_RAVE :: CX18_REC_STATE0 :: REC_INIT_TIME_LO [17:08] */
#define BCHP_XPT_RAVE_CX18_REC_STATE0_REC_INIT_TIME_LO_MASK        0x0003ff00
#define BCHP_XPT_RAVE_CX18_REC_STATE0_REC_INIT_TIME_LO_SHIFT       8

/* XPT_RAVE :: CX18_REC_STATE0 :: reserved_for_eco1 [07:04] */
#define BCHP_XPT_RAVE_CX18_REC_STATE0_reserved_for_eco1_MASK       0x000000f0
#define BCHP_XPT_RAVE_CX18_REC_STATE0_reserved_for_eco1_SHIFT      4

/* XPT_RAVE :: CX18_REC_STATE0 :: LAST_CONV_TIME_STAMP_HI [03:02] */
#define BCHP_XPT_RAVE_CX18_REC_STATE0_LAST_CONV_TIME_STAMP_HI_MASK 0x0000000c
#define BCHP_XPT_RAVE_CX18_REC_STATE0_LAST_CONV_TIME_STAMP_HI_SHIFT 2

/* XPT_RAVE :: CX18_REC_STATE0 :: TS_INITIALIZED [01:01] */
#define BCHP_XPT_RAVE_CX18_REC_STATE0_TS_INITIALIZED_MASK          0x00000002
#define BCHP_XPT_RAVE_CX18_REC_STATE0_TS_INITIALIZED_SHIFT         1

/* XPT_RAVE :: CX18_REC_STATE0 :: REC_INITIALIZED [00:00] */
#define BCHP_XPT_RAVE_CX18_REC_STATE0_REC_INITIALIZED_MASK         0x00000001
#define BCHP_XPT_RAVE_CX18_REC_STATE0_REC_INITIALIZED_SHIFT        0

/***************************************************************************
 *CX18_REC_STATE1 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX18_REC_STATE1 :: REC_INIT_TIME_HI [31:00] */
#define BCHP_XPT_RAVE_CX18_REC_STATE1_REC_INIT_TIME_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX18_REC_STATE1_REC_INIT_TIME_HI_SHIFT       0

/***************************************************************************
 *CX18_REC_STATE2 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX18_REC_STATE2 :: INT_TIME_STAMP [31:00] */
#define BCHP_XPT_RAVE_CX18_REC_STATE2_INT_TIME_STAMP_MASK          0xffffffff
#define BCHP_XPT_RAVE_CX18_REC_STATE2_INT_TIME_STAMP_SHIFT         0

/***************************************************************************
 *CX18_REC_STATE2b - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX18_REC_STATE2b :: LAST_CONV_TIME_STAMP_LO [31:00] */
#define BCHP_XPT_RAVE_CX18_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX18_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_SHIFT 0

/***************************************************************************
 *CX18_REC_STATE3 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX18_REC_STATE3 :: reserved_for_eco0 [31:09] */
#define BCHP_XPT_RAVE_CX18_REC_STATE3_reserved_for_eco0_MASK       0xfffffe00
#define BCHP_XPT_RAVE_CX18_REC_STATE3_reserved_for_eco0_SHIFT      9

/* XPT_RAVE :: CX18_REC_STATE3 :: REC_DSS_PARITY [08:08] */
#define BCHP_XPT_RAVE_CX18_REC_STATE3_REC_DSS_PARITY_MASK          0x00000100
#define BCHP_XPT_RAVE_CX18_REC_STATE3_REC_DSS_PARITY_SHIFT         8

/* XPT_RAVE :: CX18_REC_STATE3 :: REC_COUNT_HI [07:00] */
#define BCHP_XPT_RAVE_CX18_REC_STATE3_REC_COUNT_HI_MASK            0x000000ff
#define BCHP_XPT_RAVE_CX18_REC_STATE3_REC_COUNT_HI_SHIFT           0

/***************************************************************************
 *CX18_REC_COUNT - Record Packet Count Register
 ***************************************************************************/
/* XPT_RAVE :: CX18_REC_COUNT :: REC_COUNT [31:00] */
#define BCHP_XPT_RAVE_CX18_REC_COUNT_REC_COUNT_MASK                0xffffffff
#define BCHP_XPT_RAVE_CX18_REC_COUNT_REC_COUNT_SHIFT               0

/***************************************************************************
 *CX18_PIC_INC_DEC_CTRL - Picture Counter Increment/Decrement/Reset Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX18_PIC_INC_DEC_CTRL :: reserved0 [31:18] */
#define BCHP_XPT_RAVE_CX18_PIC_INC_DEC_CTRL_reserved0_MASK         0xfffc0000
#define BCHP_XPT_RAVE_CX18_PIC_INC_DEC_CTRL_reserved0_SHIFT        18

/* XPT_RAVE :: CX18_PIC_INC_DEC_CTRL :: INC_DEC_MODE [17:16] */
#define BCHP_XPT_RAVE_CX18_PIC_INC_DEC_CTRL_INC_DEC_MODE_MASK      0x00030000
#define BCHP_XPT_RAVE_CX18_PIC_INC_DEC_CTRL_INC_DEC_MODE_SHIFT     16

/* XPT_RAVE :: CX18_PIC_INC_DEC_CTRL :: INC_DEC_VALUE [15:00] */
#define BCHP_XPT_RAVE_CX18_PIC_INC_DEC_CTRL_INC_DEC_VALUE_MASK     0x0000ffff
#define BCHP_XPT_RAVE_CX18_PIC_INC_DEC_CTRL_INC_DEC_VALUE_SHIFT    0

/***************************************************************************
 *CX18_SC - Scrambling Control Monitor Register
 ***************************************************************************/
/* XPT_RAVE :: CX18_SC :: RESERVED_FOR_FW_0 [31:08] */
#define BCHP_XPT_RAVE_CX18_SC_RESERVED_FOR_FW_0_MASK               0xffffff00
#define BCHP_XPT_RAVE_CX18_SC_RESERVED_FOR_FW_0_SHIFT              8

/* XPT_RAVE :: CX18_SC :: SC_ENABLE [07:07] */
#define BCHP_XPT_RAVE_CX18_SC_SC_ENABLE_MASK                       0x00000080
#define BCHP_XPT_RAVE_CX18_SC_SC_ENABLE_SHIFT                      7

/* XPT_RAVE :: CX18_SC :: SC_PUSI_VALID [06:06] */
#define BCHP_XPT_RAVE_CX18_SC_SC_PUSI_VALID_MASK                   0x00000040
#define BCHP_XPT_RAVE_CX18_SC_SC_PUSI_VALID_SHIFT                  6

/* XPT_RAVE :: CX18_SC :: SC_PUSI [05:04] */
#define BCHP_XPT_RAVE_CX18_SC_SC_PUSI_MASK                         0x00000030
#define BCHP_XPT_RAVE_CX18_SC_SC_PUSI_SHIFT                        4

/* XPT_RAVE :: CX18_SC :: SC_OR_MODE [03:03] */
#define BCHP_XPT_RAVE_CX18_SC_SC_OR_MODE_MASK                      0x00000008
#define BCHP_XPT_RAVE_CX18_SC_SC_OR_MODE_SHIFT                     3

/* XPT_RAVE :: CX18_SC :: SC_ALL_VALID [02:02] */
#define BCHP_XPT_RAVE_CX18_SC_SC_ALL_VALID_MASK                    0x00000004
#define BCHP_XPT_RAVE_CX18_SC_SC_ALL_VALID_SHIFT                   2

/* XPT_RAVE :: CX18_SC :: SC_ALL [01:00] */
#define BCHP_XPT_RAVE_CX18_SC_SC_ALL_MASK                          0x00000003
#define BCHP_XPT_RAVE_CX18_SC_SC_ALL_SHIFT                         0

/***************************************************************************
 *CX18_AV_MISC_CONFIG5 - Context Miscellaneous Config 5 Register
 ***************************************************************************/
/* XPT_RAVE :: CX18_AV_MISC_CONFIG5 :: RESERVED_FOR_FW_1 [31:26] */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG5_RESERVED_FOR_FW_1_MASK  0xfc000000
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG5_RESERVED_FOR_FW_1_SHIFT 26

/* XPT_RAVE :: CX18_AV_MISC_CONFIG5 :: ITB_OVFL_INT_STATUS [25:25] */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG5_ITB_OVFL_INT_STATUS_MASK 0x02000000
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG5_ITB_OVFL_INT_STATUS_SHIFT 25

/* XPT_RAVE :: CX18_AV_MISC_CONFIG5 :: CDB_OVFL_INT_STATUS [24:24] */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG5_CDB_OVFL_INT_STATUS_MASK 0x01000000
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG5_CDB_OVFL_INT_STATUS_SHIFT 24

/* XPT_RAVE :: CX18_AV_MISC_CONFIG5 :: ASF_HEADER_LENGTH [23:16] */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG5_ASF_HEADER_LENGTH_MASK  0x00ff0000
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG5_ASF_HEADER_LENGTH_SHIFT 16

/* XPT_RAVE :: CX18_AV_MISC_CONFIG5 :: ASF_ENABLE [15:15] */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG5_ASF_ENABLE_MASK         0x00008000
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG5_ASF_ENABLE_SHIFT        15

/* XPT_RAVE :: CX18_AV_MISC_CONFIG5 :: ASF_AV_MODE [14:14] */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG5_ASF_AV_MODE_MASK        0x00004000
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG5_ASF_AV_MODE_SHIFT       14

/* XPT_RAVE :: CX18_AV_MISC_CONFIG5 :: RESERVED_FOR_FW_2 [13:09] */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG5_RESERVED_FOR_FW_2_MASK  0x00003e00
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG5_RESERVED_FOR_FW_2_SHIFT 9

/* XPT_RAVE :: CX18_AV_MISC_CONFIG5 :: VCT_PID_EN [08:08] */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG5_VCT_PID_EN_MASK         0x00000100
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG5_VCT_PID_EN_SHIFT        8

/* XPT_RAVE :: CX18_AV_MISC_CONFIG5 :: VCT_TABLE_ID [07:00] */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG5_VCT_TABLE_ID_MASK       0x000000ff
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG5_VCT_TABLE_ID_SHIFT      0

/***************************************************************************
 *CX18_RAVE_Reg_1 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX18_RAVE_Reg_1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX18_RAVE_Reg_1_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX18_RAVE_Reg_1_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX18_RAVE_Reg_2 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX18_RAVE_Reg_2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX18_RAVE_Reg_2_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX18_RAVE_Reg_2_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX18_RAVE_Reg_3 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX18_RAVE_Reg_3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX18_RAVE_Reg_3_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX18_RAVE_Reg_3_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX18_ATSOFFSET_CONFIG - Config register for ATS OFFSET feature
 ***************************************************************************/
/* XPT_RAVE :: CX18_ATSOFFSET_CONFIG :: reserved_for_eco0 [31:16] */
#define BCHP_XPT_RAVE_CX18_ATSOFFSET_CONFIG_reserved_for_eco0_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX18_ATSOFFSET_CONFIG_reserved_for_eco0_SHIFT 16

/* XPT_RAVE :: CX18_ATSOFFSET_CONFIG :: LOCAL_ATS_FORMAT [15:15] */
#define BCHP_XPT_RAVE_CX18_ATSOFFSET_CONFIG_LOCAL_ATS_FORMAT_MASK  0x00008000
#define BCHP_XPT_RAVE_CX18_ATSOFFSET_CONFIG_LOCAL_ATS_FORMAT_SHIFT 15

/* XPT_RAVE :: CX18_ATSOFFSET_CONFIG :: LOCAL_ATS_GEN_ENABLE [14:14] */
#define BCHP_XPT_RAVE_CX18_ATSOFFSET_CONFIG_LOCAL_ATS_GEN_ENABLE_MASK 0x00004000
#define BCHP_XPT_RAVE_CX18_ATSOFFSET_CONFIG_LOCAL_ATS_GEN_ENABLE_SHIFT 14

/* XPT_RAVE :: CX18_ATSOFFSET_CONFIG :: SW_ATSOFFSET_ENABLE [13:13] */
#define BCHP_XPT_RAVE_CX18_ATSOFFSET_CONFIG_SW_ATSOFFSET_ENABLE_MASK 0x00002000
#define BCHP_XPT_RAVE_CX18_ATSOFFSET_CONFIG_SW_ATSOFFSET_ENABLE_SHIFT 13

/* XPT_RAVE :: CX18_ATSOFFSET_CONFIG :: PCR_PID_CH_CHANGED [12:12] */
#define BCHP_XPT_RAVE_CX18_ATSOFFSET_CONFIG_PCR_PID_CH_CHANGED_MASK 0x00001000
#define BCHP_XPT_RAVE_CX18_ATSOFFSET_CONFIG_PCR_PID_CH_CHANGED_SHIFT 12

/* XPT_RAVE :: CX18_ATSOFFSET_CONFIG :: ATSOFFSET_ENABLE [11:11] */
#define BCHP_XPT_RAVE_CX18_ATSOFFSET_CONFIG_ATSOFFSET_ENABLE_MASK  0x00000800
#define BCHP_XPT_RAVE_CX18_ATSOFFSET_CONFIG_ATSOFFSET_ENABLE_SHIFT 11

/* XPT_RAVE :: CX18_ATSOFFSET_CONFIG :: PCR_PID_CH [10:00] */
#define BCHP_XPT_RAVE_CX18_ATSOFFSET_CONFIG_PCR_PID_CH_MASK        0x000007ff
#define BCHP_XPT_RAVE_CX18_ATSOFFSET_CONFIG_PCR_PID_CH_SHIFT       0

/***************************************************************************
 *CX18_ATSOFFSET_OFFSET_MAGNITUDE - 32 bit magnitude of the 33 bit signed ATS offset
 ***************************************************************************/
/* XPT_RAVE :: CX18_ATSOFFSET_OFFSET_MAGNITUDE :: ATS_OFFSET_MAGNITUDE [31:00] */
#define BCHP_XPT_RAVE_CX18_ATSOFFSET_OFFSET_MAGNITUDE_ATS_OFFSET_MAGNITUDE_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX18_ATSOFFSET_OFFSET_MAGNITUDE_ATS_OFFSET_MAGNITUDE_SHIFT 0

/***************************************************************************
 *CX18_ATSOFFSET_OFFSET_SIGN_BIT - Sign bit of the 33 bit signed ATS offset
 ***************************************************************************/
/* XPT_RAVE :: CX18_ATSOFFSET_OFFSET_SIGN_BIT :: reserved_for_eco0 [31:01] */
#define BCHP_XPT_RAVE_CX18_ATSOFFSET_OFFSET_SIGN_BIT_reserved_for_eco0_MASK 0xfffffffe
#define BCHP_XPT_RAVE_CX18_ATSOFFSET_OFFSET_SIGN_BIT_reserved_for_eco0_SHIFT 1

/* XPT_RAVE :: CX18_ATSOFFSET_OFFSET_SIGN_BIT :: ATS_OFSET_SIGN [00:00] */
#define BCHP_XPT_RAVE_CX18_ATSOFFSET_OFFSET_SIGN_BIT_ATS_OFSET_SIGN_MASK 0x00000001
#define BCHP_XPT_RAVE_CX18_ATSOFFSET_OFFSET_SIGN_BIT_ATS_OFSET_SIGN_SHIFT 0

/***************************************************************************
 *CX18_ATSOFFSET_PCR - PCR value of the last PCR packet
 ***************************************************************************/
/* XPT_RAVE :: CX18_ATSOFFSET_PCR :: PCR [31:00] */
#define BCHP_XPT_RAVE_CX18_ATSOFFSET_PCR_PCR_MASK                  0xffffffff
#define BCHP_XPT_RAVE_CX18_ATSOFFSET_PCR_PCR_SHIFT                 0

/***************************************************************************
 *CX18_ATSOFFSET_ATS - ATS of the last packet carrying PCR
 ***************************************************************************/
/* XPT_RAVE :: CX18_ATSOFFSET_ATS :: ATS [31:00] */
#define BCHP_XPT_RAVE_CX18_ATSOFFSET_ATS_ATS_MASK                  0xffffffff
#define BCHP_XPT_RAVE_CX18_ATSOFFSET_ATS_ATS_SHIFT                 0

/***************************************************************************
 *CX18_ATSOFFSET_ADJ_ATS - Adjusted ATS of the last packet
 ***************************************************************************/
/* XPT_RAVE :: CX18_ATSOFFSET_ADJ_ATS :: ADJ_ATS [31:00] */
#define BCHP_XPT_RAVE_CX18_ATSOFFSET_ADJ_ATS_ADJ_ATS_MASK          0xffffffff
#define BCHP_XPT_RAVE_CX18_ATSOFFSET_ADJ_ATS_ADJ_ATS_SHIFT         0

/***************************************************************************
 *CX18_ATSOFFSET_NEXT_PKT_ATS - ATS to be used for next packet in Local Timestamp generation mode
 ***************************************************************************/
/* XPT_RAVE :: CX18_ATSOFFSET_NEXT_PKT_ATS :: NEXT_PKT_ATS [31:00] */
#define BCHP_XPT_RAVE_CX18_ATSOFFSET_NEXT_PKT_ATS_NEXT_PKT_ATS_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX18_ATSOFFSET_NEXT_PKT_ATS_NEXT_PKT_ATS_SHIFT 0

/***************************************************************************
 *CX18_ATSOFFSET_PKT2PKT_ATS_DELTA - ATS delta to be used in Local Timestamp generation mode
 ***************************************************************************/
/* XPT_RAVE :: CX18_ATSOFFSET_PKT2PKT_ATS_DELTA :: PKT2PKT_DELTA [31:00] */
#define BCHP_XPT_RAVE_CX18_ATSOFFSET_PKT2PKT_ATS_DELTA_PKT2PKT_DELTA_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX18_ATSOFFSET_PKT2PKT_ATS_DELTA_PKT2PKT_DELTA_SHIFT 0

/***************************************************************************
 *CX18_RAVE_Reg_4 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX18_RAVE_Reg_4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX18_RAVE_Reg_4_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX18_RAVE_Reg_4_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX18_RAVE_Reg_5 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX18_RAVE_Reg_5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX18_RAVE_Reg_5_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX18_RAVE_Reg_5_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX19_AV_CDB_WRITE_PTR - Context CDB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX19_AV_CDB_WRITE_PTR :: CDB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX19_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX19_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_SHIFT    0

/***************************************************************************
 *CX19_AV_CDB_READ_PTR - Context CDB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX19_AV_CDB_READ_PTR :: CDB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX19_AV_CDB_READ_PTR_CDB_READ_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX19_AV_CDB_READ_PTR_CDB_READ_PTR_SHIFT      0

/***************************************************************************
 *CX19_AV_CDB_BASE_PTR - Context CDB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX19_AV_CDB_BASE_PTR :: CDB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX19_AV_CDB_BASE_PTR_CDB_BASE_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX19_AV_CDB_BASE_PTR_CDB_BASE_PTR_SHIFT      0

/***************************************************************************
 *CX19_AV_CDB_END_PTR - Context CDB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX19_AV_CDB_END_PTR :: CDB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX19_AV_CDB_END_PTR_CDB_END_PTR_MASK         0xffffffff
#define BCHP_XPT_RAVE_CX19_AV_CDB_END_PTR_CDB_END_PTR_SHIFT        0

/***************************************************************************
 *CX19_AV_CDB_VALID_PTR - Context CDB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX19_AV_CDB_VALID_PTR :: CDB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX19_AV_CDB_VALID_PTR_CDB_VALID_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX19_AV_CDB_VALID_PTR_CDB_VALID_PTR_SHIFT    0

/***************************************************************************
 *CX19_AV_CDB_WRAPAROUND_PTR - Context CDB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX19_AV_CDB_WRAPAROUND_PTR :: CDB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX19_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX19_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX19_AV_CDB_THRESHOLD_LEVEL - Context CDB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX19_AV_CDB_THRESHOLD_LEVEL :: CDB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX19_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX19_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX19_AV_CDB_THRESHOLD_LEVEL :: CDB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX19_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX19_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX19_AV_CDB_DEPTH - Context CDB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX19_AV_CDB_DEPTH :: CDB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX19_AV_CDB_DEPTH_CDB_WRAPAROUND_MASK        0x80000000
#define BCHP_XPT_RAVE_CX19_AV_CDB_DEPTH_CDB_WRAPAROUND_SHIFT       31

/* XPT_RAVE :: CX19_AV_CDB_DEPTH :: CDB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX19_AV_CDB_DEPTH_CDB_OVERFLOW_MASK          0x40000000
#define BCHP_XPT_RAVE_CX19_AV_CDB_DEPTH_CDB_OVERFLOW_SHIFT         30

/* XPT_RAVE :: CX19_AV_CDB_DEPTH :: CDB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX19_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_MASK   0x30000000
#define BCHP_XPT_RAVE_CX19_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_SHIFT  28

/* XPT_RAVE :: CX19_AV_CDB_DEPTH :: CDB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX19_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_MASK      0x0fffffff
#define BCHP_XPT_RAVE_CX19_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_SHIFT     0

/***************************************************************************
 *CX19_AV_THRESHOLDS - Context Thresholds
 ***************************************************************************/
/* XPT_RAVE :: CX19_AV_THRESHOLDS :: CONTEXT_OVERFLOW_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX19_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX19_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX19_AV_THRESHOLDS :: CONTEXT_WRAPAROUND_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX19_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX19_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX19_AV_ITB_WRITE_PTR - Context ITB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX19_AV_ITB_WRITE_PTR :: ITB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX19_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX19_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_SHIFT    0

/***************************************************************************
 *CX19_AV_ITB_READ_PTR - Context ITB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX19_AV_ITB_READ_PTR :: ITB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX19_AV_ITB_READ_PTR_ITB_READ_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX19_AV_ITB_READ_PTR_ITB_READ_PTR_SHIFT      0

/***************************************************************************
 *CX19_AV_ITB_BASE_PTR - Context ITB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX19_AV_ITB_BASE_PTR :: ITB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX19_AV_ITB_BASE_PTR_ITB_BASE_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX19_AV_ITB_BASE_PTR_ITB_BASE_PTR_SHIFT      0

/***************************************************************************
 *CX19_AV_ITB_END_PTR - Context ITB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX19_AV_ITB_END_PTR :: ITB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX19_AV_ITB_END_PTR_ITB_END_PTR_MASK         0xffffffff
#define BCHP_XPT_RAVE_CX19_AV_ITB_END_PTR_ITB_END_PTR_SHIFT        0

/***************************************************************************
 *CX19_AV_ITB_VALID_PTR - Context ITB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX19_AV_ITB_VALID_PTR :: ITB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX19_AV_ITB_VALID_PTR_ITB_VALID_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX19_AV_ITB_VALID_PTR_ITB_VALID_PTR_SHIFT    0

/***************************************************************************
 *CX19_AV_ITB_WRAPAROUND_PTR - Context ITB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX19_AV_ITB_WRAPAROUND_PTR :: ITB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX19_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX19_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX19_AV_ITB_THRESHOLD_LEVEL - Context ITB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX19_AV_ITB_THRESHOLD_LEVEL :: ITB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX19_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX19_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX19_AV_ITB_THRESHOLD_LEVEL :: ITB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX19_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX19_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX19_AV_ITB_DEPTH - Context ITB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX19_AV_ITB_DEPTH :: ITB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX19_AV_ITB_DEPTH_ITB_WRAPAROUND_MASK        0x80000000
#define BCHP_XPT_RAVE_CX19_AV_ITB_DEPTH_ITB_WRAPAROUND_SHIFT       31

/* XPT_RAVE :: CX19_AV_ITB_DEPTH :: ITB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX19_AV_ITB_DEPTH_ITB_OVERFLOW_MASK          0x40000000
#define BCHP_XPT_RAVE_CX19_AV_ITB_DEPTH_ITB_OVERFLOW_SHIFT         30

/* XPT_RAVE :: CX19_AV_ITB_DEPTH :: ITB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX19_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_MASK   0x30000000
#define BCHP_XPT_RAVE_CX19_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_SHIFT  28

/* XPT_RAVE :: CX19_AV_ITB_DEPTH :: ITB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX19_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_MASK      0x0fffffff
#define BCHP_XPT_RAVE_CX19_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_SHIFT     0

/***************************************************************************
 *CX19_REC_MISC_CONFIG - Miscellaneous Config
 ***************************************************************************/
/* XPT_RAVE :: CX19_REC_MISC_CONFIG :: reserved_for_eco0 [31:18] */
#define BCHP_XPT_RAVE_CX19_REC_MISC_CONFIG_reserved_for_eco0_MASK  0xfffc0000
#define BCHP_XPT_RAVE_CX19_REC_MISC_CONFIG_reserved_for_eco0_SHIFT 18

/* XPT_RAVE :: CX19_REC_MISC_CONFIG :: EMM_EN [17:17] */
#define BCHP_XPT_RAVE_CX19_REC_MISC_CONFIG_EMM_EN_MASK             0x00020000
#define BCHP_XPT_RAVE_CX19_REC_MISC_CONFIG_EMM_EN_SHIFT            17

/* XPT_RAVE :: CX19_REC_MISC_CONFIG :: IGNORE_CLEAR_SC_EVENT [16:16] */
#define BCHP_XPT_RAVE_CX19_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_MASK 0x00010000
#define BCHP_XPT_RAVE_CX19_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_SHIFT 16

/* XPT_RAVE :: CX19_REC_MISC_CONFIG :: SC_DETECT_FOR_ALL [15:15] */
#define BCHP_XPT_RAVE_CX19_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_MASK  0x00008000
#define BCHP_XPT_RAVE_CX19_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_SHIFT 15

/* XPT_RAVE :: CX19_REC_MISC_CONFIG :: REC_AVN [14:14] */
#define BCHP_XPT_RAVE_CX19_REC_MISC_CONFIG_REC_AVN_MASK            0x00004000
#define BCHP_XPT_RAVE_CX19_REC_MISC_CONFIG_REC_AVN_SHIFT           14

/* XPT_RAVE :: CX19_REC_MISC_CONFIG :: TPIT_ENABLE [13:13] */
#define BCHP_XPT_RAVE_CX19_REC_MISC_CONFIG_TPIT_ENABLE_MASK        0x00002000
#define BCHP_XPT_RAVE_CX19_REC_MISC_CONFIG_TPIT_ENABLE_SHIFT       13

/* XPT_RAVE :: CX19_REC_MISC_CONFIG :: TPIT_CHANNEL [12:08] */
#define BCHP_XPT_RAVE_CX19_REC_MISC_CONFIG_TPIT_CHANNEL_MASK       0x00001f00
#define BCHP_XPT_RAVE_CX19_REC_MISC_CONFIG_TPIT_CHANNEL_SHIFT      8

/* XPT_RAVE :: CX19_REC_MISC_CONFIG :: reserved_for_eco1 [07:02] */
#define BCHP_XPT_RAVE_CX19_REC_MISC_CONFIG_reserved_for_eco1_MASK  0x000000fc
#define BCHP_XPT_RAVE_CX19_REC_MISC_CONFIG_reserved_for_eco1_SHIFT 2

/* XPT_RAVE :: CX19_REC_MISC_CONFIG :: SCD_MAP_MODE [01:00] */
#define BCHP_XPT_RAVE_CX19_REC_MISC_CONFIG_SCD_MAP_MODE_MASK       0x00000003
#define BCHP_XPT_RAVE_CX19_REC_MISC_CONFIG_SCD_MAP_MODE_SHIFT      0

/***************************************************************************
 *CX19_REC_SCD_PIDS_A - Context SCD map PIDS A
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX19_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX19_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_A [30:30] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_MASK 0x40000000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_SHIFT 30

/* XPT_RAVE :: CX19_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: SCD_NUMA [29:24] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_NUMA_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_NUMA_SHIFT 24

/* XPT_RAVE :: CX19_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX19_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: PID_CHA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_PID_CHA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_PID_CHA_VALID_SHIFT 15

/* XPT_RAVE :: CX19_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX19_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: SCD_PID_CHA [12:00] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PID_CHA_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PID_CHA_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX19_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX19_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_A [30:30] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_MASK 0x40000000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_SHIFT 30

/* XPT_RAVE :: CX19_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: SCD_NUMA [29:24] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_NUMA_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_NUMA_SHIFT 24

/* XPT_RAVE :: CX19_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX19_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: PIDA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_PIDA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_PIDA_VALID_SHIFT 15

/* XPT_RAVE :: CX19_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX19_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: SCD_PIDA [12:00] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PIDA_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PIDA_SHIFT 0

/***************************************************************************
 *CX19_REC_SCD_PIDS_B - Context SCD map PIDS B
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX19_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX19_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_B [30:30] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_MASK 0x40000000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_SHIFT 30

/* XPT_RAVE :: CX19_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: SCD_NUMB [29:24] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_NUMB_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_NUMB_SHIFT 24

/* XPT_RAVE :: CX19_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX19_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: PID_CHB_VALID [15:15] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_PID_CHB_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_PID_CHB_VALID_SHIFT 15

/* XPT_RAVE :: CX19_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX19_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: SCD_PID_CHB [12:00] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PID_CHB_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PID_CHB_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX19_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX19_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_B [30:30] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_B_MASK 0x40000000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_B_SHIFT 30

/* XPT_RAVE :: CX19_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: SCD_NUMB [29:24] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_NUMB_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_NUMB_SHIFT 24

/* XPT_RAVE :: CX19_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX19_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: PIDB_VALID [15:15] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_PIDB_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_PIDB_VALID_SHIFT 15

/* XPT_RAVE :: CX19_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX19_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: SCD_PIDB [12:00] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PIDB_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PIDB_SHIFT 0

/***************************************************************************
 *CX19_REC_SCD_PIDS_C - Context SCD map PIDS C
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX19_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX19_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_C [30:30] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_MASK 0x40000000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_SHIFT 30

/* XPT_RAVE :: CX19_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: SCD_NUMC [29:24] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_NUMC_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_NUMC_SHIFT 24

/* XPT_RAVE :: CX19_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX19_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: PID_CHC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_PID_CHC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_PID_CHC_VALID_SHIFT 15

/* XPT_RAVE :: CX19_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX19_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: SCD_PID_CHC [12:00] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PID_CHC_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PID_CHC_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX19_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX19_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_C [30:30] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_MASK 0x40000000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_SHIFT 30

/* XPT_RAVE :: CX19_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: SCD_NUMC [29:24] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_NUMC_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_NUMC_SHIFT 24

/* XPT_RAVE :: CX19_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX19_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: PIDC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_PIDC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_PIDC_VALID_SHIFT 15

/* XPT_RAVE :: CX19_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX19_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: SCD_PIDC [12:00] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PIDC_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PIDC_SHIFT 0

/***************************************************************************
 *CX19_REC_SCD_PIDS_D - Context SCD map PIDS D
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX19_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX19_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_D [30:30] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_MASK 0x40000000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_SHIFT 30

/* XPT_RAVE :: CX19_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: SCD_NUMD [29:24] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_NUMD_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_NUMD_SHIFT 24

/* XPT_RAVE :: CX19_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX19_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: PID_CHD_VALID [15:15] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_PID_CHD_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_PID_CHD_VALID_SHIFT 15

/* XPT_RAVE :: CX19_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX19_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: SCD_PID_CHD [12:00] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PID_CHD_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PID_CHD_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX19_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX19_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_D [30:30] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_D_MASK 0x40000000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_D_SHIFT 30

/* XPT_RAVE :: CX19_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: SCD_NUMD [29:24] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_NUMD_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_NUMD_SHIFT 24

/* XPT_RAVE :: CX19_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX19_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: PIDD_VALID [15:15] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_PIDD_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_PIDD_VALID_SHIFT 15

/* XPT_RAVE :: CX19_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX19_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: SCD_PIDD [12:00] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PIDD_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PIDD_SHIFT 0

/***************************************************************************
 *CX19_REC_SCD_PIDS_E - Context SCD map PIDS E
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX19_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX19_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_E [30:30] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_MASK 0x40000000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_SHIFT 30

/* XPT_RAVE :: CX19_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: SCD_NUME [29:24] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_NUME_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_NUME_SHIFT 24

/* XPT_RAVE :: CX19_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX19_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: PID_CHE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_PID_CHE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_PID_CHE_VALID_SHIFT 15

/* XPT_RAVE :: CX19_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX19_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: SCD_PID_CHE [12:00] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PID_CHE_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PID_CHE_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX19_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX19_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_E [30:30] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_MASK 0x40000000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_SHIFT 30

/* XPT_RAVE :: CX19_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: SCD_NUME [29:24] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_NUME_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_NUME_SHIFT 24

/* XPT_RAVE :: CX19_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX19_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: PIDE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_PIDE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_PIDE_VALID_SHIFT 15

/* XPT_RAVE :: CX19_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX19_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: SCD_PIDE [12:00] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PIDE_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PIDE_SHIFT 0

/***************************************************************************
 *CX19_REC_SCD_PIDS_F - Context SCD map PIDS F
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX19_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX19_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_F [30:30] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_MASK 0x40000000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_SHIFT 30

/* XPT_RAVE :: CX19_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: SCD_NUMF [29:24] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_NUMF_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_NUMF_SHIFT 24

/* XPT_RAVE :: CX19_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX19_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: PID_CHF_VALID [15:15] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_PID_CHF_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_PID_CHF_VALID_SHIFT 15

/* XPT_RAVE :: CX19_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX19_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: SCD_PID_CHF [12:00] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PID_CHF_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PID_CHF_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX19_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX19_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_F [30:30] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_F_MASK 0x40000000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_F_SHIFT 30

/* XPT_RAVE :: CX19_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: SCD_NUMF [29:24] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_NUMF_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_NUMF_SHIFT 24

/* XPT_RAVE :: CX19_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX19_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: PIDF_VALID [15:15] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_PIDF_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_PIDF_VALID_SHIFT 15

/* XPT_RAVE :: CX19_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX19_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: SCD_PIDF [12:00] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PIDF_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PIDF_SHIFT 0

/***************************************************************************
 *CX19_REC_SCD_PIDS_G - Context SCD map PIDS G
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX19_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX19_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_G [30:30] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_MASK 0x40000000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_SHIFT 30

/* XPT_RAVE :: CX19_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: SCD_NUMG [29:24] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_NUMG_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_NUMG_SHIFT 24

/* XPT_RAVE :: CX19_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX19_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: PID_CHG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_PID_CHG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_PID_CHG_VALID_SHIFT 15

/* XPT_RAVE :: CX19_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX19_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: SCD_PID_CHG [12:00] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PID_CHG_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PID_CHG_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX19_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX19_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_G [30:30] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_MASK 0x40000000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_SHIFT 30

/* XPT_RAVE :: CX19_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: SCD_NUMG [29:24] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_NUMG_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_NUMG_SHIFT 24

/* XPT_RAVE :: CX19_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX19_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: PIDG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_PIDG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_PIDG_VALID_SHIFT 15

/* XPT_RAVE :: CX19_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX19_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: SCD_PIDG [12:00] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PIDG_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PIDG_SHIFT 0

/***************************************************************************
 *CX19_REC_SCD_PIDS_H - Context SCD map PIDS H
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX19_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX19_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_H [30:30] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_MASK 0x40000000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_SHIFT 30

/* XPT_RAVE :: CX19_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: SCD_NUMH [29:24] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_NUMH_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_NUMH_SHIFT 24

/* XPT_RAVE :: CX19_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX19_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: PID_CHH_VALID [15:15] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_PID_CHH_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_PID_CHH_VALID_SHIFT 15

/* XPT_RAVE :: CX19_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX19_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: SCD_PID_CHH [12:00] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PID_CHH_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PID_CHH_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX19_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX19_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_H [30:30] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_H_MASK 0x40000000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_H_SHIFT 30

/* XPT_RAVE :: CX19_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: SCD_NUMH [29:24] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_NUMH_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_NUMH_SHIFT 24

/* XPT_RAVE :: CX19_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX19_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: PIDH_VALID [15:15] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_PIDH_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_PIDH_VALID_SHIFT 15

/* XPT_RAVE :: CX19_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX19_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: SCD_PIDH [12:00] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PIDH_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PIDH_SHIFT 0

/***************************************************************************
 *CX19_AV_MISC_CONFIG1 - Context Miscellaneous Config 1 Register
 ***************************************************************************/
/* XPT_RAVE :: CX19_AV_MISC_CONFIG1 :: BAND_HOLD_EN [31:31] */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG1_BAND_HOLD_EN_MASK       0x80000000
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG1_BAND_HOLD_EN_SHIFT      31

/* XPT_RAVE :: CX19_AV_MISC_CONFIG1 :: EMU_PREV_BYTE_REMOVE [30:30] */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_MASK 0x40000000
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_SHIFT 30

/* XPT_RAVE :: CX19_AV_MISC_CONFIG1 :: SHIFT_PTS [29:29] */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG1_SHIFT_PTS_MASK          0x20000000
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG1_SHIFT_PTS_SHIFT         29

/* XPT_RAVE :: CX19_AV_MISC_CONFIG1 :: CONVERT_PTS [28:28] */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG1_CONVERT_PTS_MASK        0x10000000
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG1_CONVERT_PTS_SHIFT       28

/* XPT_RAVE :: CX19_AV_MISC_CONFIG1 :: PES_SYNC_MODE [27:26] */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG1_PES_SYNC_MODE_MASK      0x0c000000
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG1_PES_SYNC_MODE_SHIFT     26

/* XPT_RAVE :: CX19_AV_MISC_CONFIG1 :: PES_TYPE_MODE [25:24] */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG1_PES_TYPE_MODE_MASK      0x03000000
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG1_PES_TYPE_MODE_SHIFT     24

/* XPT_RAVE :: CX19_AV_MISC_CONFIG1 :: EMU_PREV_MODE [23:23] */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG1_EMU_PREV_MODE_MASK      0x00800000
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG1_EMU_PREV_MODE_SHIFT     23

/* XPT_RAVE :: CX19_AV_MISC_CONFIG1 :: OUTPUT_FORMAT [22:21] */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG1_OUTPUT_FORMAT_MASK      0x00600000
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG1_OUTPUT_FORMAT_SHIFT     21

/* XPT_RAVE :: CX19_AV_MISC_CONFIG1 :: CONTEXT_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG1_CONTEXT_ENABLE_MASK     0x00100000
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG1_CONTEXT_ENABLE_SHIFT    20

/* XPT_RAVE :: CX19_AV_MISC_CONFIG1 :: INPUT_ES_FORMAT [19:16] */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG1_INPUT_ES_FORMAT_MASK    0x000f0000
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG1_INPUT_ES_FORMAT_SHIFT   16

/* XPT_RAVE :: CX19_AV_MISC_CONFIG1 :: STREAM_ID_HI [15:08] */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG1_STREAM_ID_HI_MASK       0x0000ff00
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG1_STREAM_ID_HI_SHIFT      8

/* XPT_RAVE :: CX19_AV_MISC_CONFIG1 :: STREAM_ID_LO [07:00] */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG1_STREAM_ID_LO_MASK       0x000000ff
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG1_STREAM_ID_LO_SHIFT      0

/***************************************************************************
 *CX19_AV_MISC_CONFIG2 - Context Miscellaneous Config 2 Register
 ***************************************************************************/
/* XPT_RAVE :: CX19_AV_MISC_CONFIG2 :: DISABLE_BEFORE_PES [31:31] */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_MASK 0x80000000
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_SHIFT 31

/* XPT_RAVE :: CX19_AV_MISC_CONFIG2 :: reserved_for_eco0 [30:22] */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG2_reserved_for_eco0_MASK  0x7fc00000
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG2_reserved_for_eco0_SHIFT 22

/* XPT_RAVE :: CX19_AV_MISC_CONFIG2 :: ITB_ENDIAN_CTRL [21:21] */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_MASK    0x00200000
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_SHIFT   21

/* XPT_RAVE :: CX19_AV_MISC_CONFIG2 :: CDB_ENDIAN_CTRL [20:20] */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_MASK    0x00100000
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_SHIFT   20

/* XPT_RAVE :: CX19_AV_MISC_CONFIG2 :: reserved_for_eco1 [19:12] */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG2_reserved_for_eco1_MASK  0x000ff000
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG2_reserved_for_eco1_SHIFT 12

/* XPT_RAVE :: CX19_AV_MISC_CONFIG2 :: IP_MODE_EN [11:11] */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG2_IP_MODE_EN_MASK         0x00000800
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG2_IP_MODE_EN_SHIFT        11

/* XPT_RAVE :: CX19_AV_MISC_CONFIG2 :: CONTEXT_DMEM_BASE [10:00] */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_MASK  0x000007ff
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *CX19_AV_MISC_CONFIG3 - Context Miscellaneous Config 3 Register
 ***************************************************************************/
/* XPT_RAVE :: CX19_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_HI [31:24] */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_SHIFT 24

/* XPT_RAVE :: CX19_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_LO [23:16] */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_SHIFT 16

/* XPT_RAVE :: CX19_AV_MISC_CONFIG3 :: PCR_RTS_EN [15:15] */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG3_PCR_RTS_EN_MASK         0x00008000
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG3_PCR_RTS_EN_SHIFT        15

/* XPT_RAVE :: CX19_AV_MISC_CONFIG3 :: DISABLE_PRV_HDR_DMEM [14:14] */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_MASK 0x00004000
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_SHIFT 14

/* XPT_RAVE :: CX19_AV_MISC_CONFIG3 :: ENABLE_BPP_SEARCH [13:13] */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_MASK  0x00002000
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_SHIFT 13

/* XPT_RAVE :: CX19_AV_MISC_CONFIG3 :: CHK_PACK_HDR_IN_AF [12:12] */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_MASK 0x00001000
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_SHIFT 12

/* XPT_RAVE :: CX19_AV_MISC_CONFIG3 :: CP_PERM_CHANGE_DETECT [11:11] */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_MASK 0x00000800
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_SHIFT 11

/* XPT_RAVE :: CX19_AV_MISC_CONFIG3 :: PES_EXT_SEARCH_MODE [10:09] */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_MASK 0x00000600
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_SHIFT 9

/* XPT_RAVE :: CX19_AV_MISC_CONFIG3 :: CDB_ITB_DEPTH_MODE [08:08] */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_MASK 0x00000100
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_SHIFT 8

/* XPT_RAVE :: CX19_AV_MISC_CONFIG3 :: DISABLE_PKT_ERRORS [07:07] */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_MASK 0x00000080
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_SHIFT 7

/* XPT_RAVE :: CX19_AV_MISC_CONFIG3 :: DISABLE_CC_CHECK [06:06] */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG3_DISABLE_CC_CHECK_MASK   0x00000040
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG3_DISABLE_CC_CHECK_SHIFT  6

/* XPT_RAVE :: CX19_AV_MISC_CONFIG3 :: MAX_COMPARE_PATTERNS [05:00] */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_MASK 0x0000003f
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_SHIFT 0

/***************************************************************************
 *CX19_AV_INTERRUPT_ENABLES - Context Interrupt Enables
 ***************************************************************************/
/* XPT_RAVE :: CX19_AV_INTERRUPT_ENABLES :: reserved0 [31:12] */
#define BCHP_XPT_RAVE_CX19_AV_INTERRUPT_ENABLES_reserved0_MASK     0xfffff000
#define BCHP_XPT_RAVE_CX19_AV_INTERRUPT_ENABLES_reserved0_SHIFT    12

/* XPT_RAVE :: CX19_AV_INTERRUPT_ENABLES :: ITB_UPPER_THRESH_INT_EN [11:11] */
#define BCHP_XPT_RAVE_CX19_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_MASK 0x00000800
#define BCHP_XPT_RAVE_CX19_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_SHIFT 11

/* XPT_RAVE :: CX19_AV_INTERRUPT_ENABLES :: ITB_LOWER_THRESH_INT_EN [10:10] */
#define BCHP_XPT_RAVE_CX19_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_MASK 0x00000400
#define BCHP_XPT_RAVE_CX19_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_SHIFT 10

/* XPT_RAVE :: CX19_AV_INTERRUPT_ENABLES :: CDB_UPPER_THRESH_INT_EN [09:09] */
#define BCHP_XPT_RAVE_CX19_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_MASK 0x00000200
#define BCHP_XPT_RAVE_CX19_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_SHIFT 9

/* XPT_RAVE :: CX19_AV_INTERRUPT_ENABLES :: CDB_LOWER_THRESH_INT_EN [08:08] */
#define BCHP_XPT_RAVE_CX19_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_MASK 0x00000100
#define BCHP_XPT_RAVE_CX19_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_SHIFT 8

/* XPT_RAVE :: CX19_AV_INTERRUPT_ENABLES :: LAST_CMD_INT_EN [07:07] */
#define BCHP_XPT_RAVE_CX19_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_MASK 0x00000080
#define BCHP_XPT_RAVE_CX19_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_SHIFT 7

/* XPT_RAVE :: CX19_AV_INTERRUPT_ENABLES :: SPLICE_INT_EN [06:06] */
#define BCHP_XPT_RAVE_CX19_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_MASK 0x00000040
#define BCHP_XPT_RAVE_CX19_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_SHIFT 6

/* XPT_RAVE :: CX19_AV_INTERRUPT_ENABLES :: ITB_OVERFLOW_INT_EN [05:05] */
#define BCHP_XPT_RAVE_CX19_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_MASK 0x00000020
#define BCHP_XPT_RAVE_CX19_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_SHIFT 5

/* XPT_RAVE :: CX19_AV_INTERRUPT_ENABLES :: CDB_OVERFLOW_INT_EN [04:04] */
#define BCHP_XPT_RAVE_CX19_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_MASK 0x00000010
#define BCHP_XPT_RAVE_CX19_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_SHIFT 4

/* XPT_RAVE :: CX19_AV_INTERRUPT_ENABLES :: CC_ERROR_INT_EN [03:03] */
#define BCHP_XPT_RAVE_CX19_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_MASK 0x00000008
#define BCHP_XPT_RAVE_CX19_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_SHIFT 3

/* XPT_RAVE :: CX19_AV_INTERRUPT_ENABLES :: TEI_ERROR_INT_EN [02:02] */
#define BCHP_XPT_RAVE_CX19_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_MASK 0x00000004
#define BCHP_XPT_RAVE_CX19_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_SHIFT 2

/* XPT_RAVE :: CX19_AV_INTERRUPT_ENABLES :: PUSI_ERROR_INT_EN [01:01] */
#define BCHP_XPT_RAVE_CX19_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_MASK 0x00000002
#define BCHP_XPT_RAVE_CX19_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_SHIFT 1

/* XPT_RAVE :: CX19_AV_INTERRUPT_ENABLES :: EMU_ERROR_INT_EN [00:00] */
#define BCHP_XPT_RAVE_CX19_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_MASK 0x00000001
#define BCHP_XPT_RAVE_CX19_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_SHIFT 0

/***************************************************************************
 *CX19_AV_COMP1_CONTROL - Context Comparator 1 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX19_AV_COMP1_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX19_AV_COMP1_CONTROL_reserved_for_eco0_MASK 0xf8000000
#define BCHP_XPT_RAVE_CX19_AV_COMP1_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX19_AV_COMP1_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX19_AV_COMP1_CONTROL_ALIGNMENT_EN_MASK      0x04000000
#define BCHP_XPT_RAVE_CX19_AV_COMP1_CONTROL_ALIGNMENT_EN_SHIFT     26

/* XPT_RAVE :: CX19_AV_COMP1_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX19_AV_COMP1_CONTROL_COMPARE_ES_DATA_MASK   0x02000000
#define BCHP_XPT_RAVE_CX19_AV_COMP1_CONTROL_COMPARE_ES_DATA_SHIFT  25

/* XPT_RAVE :: CX19_AV_COMP1_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX19_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX19_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX19_AV_COMP1_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX19_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX19_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX19_AV_COMP1_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX19_AV_COMP1_CONTROL_COMPARE_ALL_DATA_MASK  0x00400000
#define BCHP_XPT_RAVE_CX19_AV_COMP1_CONTROL_COMPARE_ALL_DATA_SHIFT 22

/* XPT_RAVE :: CX19_AV_COMP1_CONTROL :: CASCADE_ENABLE [21:21] */
#define BCHP_XPT_RAVE_CX19_AV_COMP1_CONTROL_CASCADE_ENABLE_MASK    0x00200000
#define BCHP_XPT_RAVE_CX19_AV_COMP1_CONTROL_CASCADE_ENABLE_SHIFT   21

/* XPT_RAVE :: CX19_AV_COMP1_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX19_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_MASK 0x00100000
#define BCHP_XPT_RAVE_CX19_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX19_AV_COMP1_CONTROL :: NUM_COMPARE_BYTES [19:17] */
#define BCHP_XPT_RAVE_CX19_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_MASK 0x000e0000
#define BCHP_XPT_RAVE_CX19_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX19_AV_COMP1_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX19_AV_COMP1_CONTROL_REPEAT_BYTE_MASK       0x0001e000
#define BCHP_XPT_RAVE_CX19_AV_COMP1_CONTROL_REPEAT_BYTE_SHIFT      13

/* XPT_RAVE :: CX19_AV_COMP1_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX19_AV_COMP1_CONTROL_COMP_ENABLE_MASK       0x00001000
#define BCHP_XPT_RAVE_CX19_AV_COMP1_CONTROL_COMP_ENABLE_SHIFT      12

/* XPT_RAVE :: CX19_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX19_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX19_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX19_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX19_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX19_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX19_AV_COMP1_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX19_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX19_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX19_AV_COMP1_COMPARE_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX19_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX19_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX19_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX19_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX19_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX19_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX19_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX19_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX19_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX19_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX19_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX19_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX19_AV_COMP1_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX19_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX19_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX19_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX19_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX19_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX19_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX19_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX19_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX19_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX19_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX19_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX19_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX19_AV_COMP1_FILTER_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX19_AV_COMP1_FILTER_VAL :: Exclusion_Value_D :: COMP1_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX19_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX19_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX19_AV_COMP1_FILTER_VAL :: Inclusion_Range_D :: COMP1_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX19_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX19_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX19_AV_COMP1_FILTER_VAL :: Exclusion_Value_C :: COMP1_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX19_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX19_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX19_AV_COMP1_FILTER_VAL :: Inclusion_Range_C :: COMP1_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX19_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX19_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX19_AV_COMP1_FILTER_VAL :: Exclusion_Value_B :: COMP1_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX19_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX19_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX19_AV_COMP1_FILTER_VAL :: Inclusion_Range_B :: COMP1_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX19_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX19_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX19_AV_COMP1_FILTER_VAL :: Exclusion_Value_A :: COMP1_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX19_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX19_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX19_AV_COMP1_FILTER_VAL :: Inclusion_Range_A :: COMP1_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX19_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX19_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX19_AV_COMP1_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX19_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP1_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX19_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX19_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX19_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP1_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX19_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX19_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX19_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP1_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX19_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX19_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX19_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP1_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX19_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX19_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX19_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP1_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX19_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX19_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX19_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP1_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX19_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX19_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX19_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP1_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX19_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX19_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX19_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP1_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX19_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX19_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX19_AV_COMP2_CONTROL - Context Comparator 2 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX19_AV_COMP2_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX19_AV_COMP2_CONTROL_reserved_for_eco0_MASK 0xf8000000
#define BCHP_XPT_RAVE_CX19_AV_COMP2_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX19_AV_COMP2_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX19_AV_COMP2_CONTROL_ALIGNMENT_EN_MASK      0x04000000
#define BCHP_XPT_RAVE_CX19_AV_COMP2_CONTROL_ALIGNMENT_EN_SHIFT     26

/* XPT_RAVE :: CX19_AV_COMP2_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX19_AV_COMP2_CONTROL_COMPARE_ES_DATA_MASK   0x02000000
#define BCHP_XPT_RAVE_CX19_AV_COMP2_CONTROL_COMPARE_ES_DATA_SHIFT  25

/* XPT_RAVE :: CX19_AV_COMP2_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX19_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX19_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX19_AV_COMP2_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX19_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX19_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX19_AV_COMP2_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX19_AV_COMP2_CONTROL_COMPARE_ALL_DATA_MASK  0x00400000
#define BCHP_XPT_RAVE_CX19_AV_COMP2_CONTROL_COMPARE_ALL_DATA_SHIFT 22

/* XPT_RAVE :: CX19_AV_COMP2_CONTROL :: reserved_for_eco1 [21:21] */
#define BCHP_XPT_RAVE_CX19_AV_COMP2_CONTROL_reserved_for_eco1_MASK 0x00200000
#define BCHP_XPT_RAVE_CX19_AV_COMP2_CONTROL_reserved_for_eco1_SHIFT 21

/* XPT_RAVE :: CX19_AV_COMP2_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX19_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_MASK 0x00100000
#define BCHP_XPT_RAVE_CX19_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX19_AV_COMP2_CONTROL :: reserved_for_eco2 [19:19] */
#define BCHP_XPT_RAVE_CX19_AV_COMP2_CONTROL_reserved_for_eco2_MASK 0x00080000
#define BCHP_XPT_RAVE_CX19_AV_COMP2_CONTROL_reserved_for_eco2_SHIFT 19

/* XPT_RAVE :: CX19_AV_COMP2_CONTROL :: NUM_COMPARE_BYTES [18:17] */
#define BCHP_XPT_RAVE_CX19_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_MASK 0x00060000
#define BCHP_XPT_RAVE_CX19_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX19_AV_COMP2_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX19_AV_COMP2_CONTROL_REPEAT_BYTE_MASK       0x0001e000
#define BCHP_XPT_RAVE_CX19_AV_COMP2_CONTROL_REPEAT_BYTE_SHIFT      13

/* XPT_RAVE :: CX19_AV_COMP2_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX19_AV_COMP2_CONTROL_COMP_ENABLE_MASK       0x00001000
#define BCHP_XPT_RAVE_CX19_AV_COMP2_CONTROL_COMP_ENABLE_SHIFT      12

/* XPT_RAVE :: CX19_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX19_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX19_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX19_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX19_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX19_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX19_AV_COMP2_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX19_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX19_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX19_AV_COMP2_COMPARE_VAL - Context Comparator 2 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX19_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX19_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX19_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX19_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX19_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX19_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX19_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX19_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX19_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX19_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX19_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX19_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX19_AV_COMP2_MASK_VAL - Context Comparator 2 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX19_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX19_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX19_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX19_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX19_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX19_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX19_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX19_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX19_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX19_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX19_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX19_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX19_AV_COMP2_FILTER_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX19_AV_COMP2_FILTER_VAL :: Exclusion_Value_D :: COMP2_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX19_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX19_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX19_AV_COMP2_FILTER_VAL :: Inclusion_Range_D :: COMP2_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX19_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX19_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX19_AV_COMP2_FILTER_VAL :: Exclusion_Value_C :: COMP2_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX19_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX19_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX19_AV_COMP2_FILTER_VAL :: Inclusion_Range_C :: COMP2_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX19_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX19_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX19_AV_COMP2_FILTER_VAL :: Exclusion_Value_B :: COMP2_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX19_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX19_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX19_AV_COMP2_FILTER_VAL :: Inclusion_Range_B :: COMP2_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX19_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX19_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX19_AV_COMP2_FILTER_VAL :: Exclusion_Value_A :: COMP2_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX19_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX19_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX19_AV_COMP2_FILTER_VAL :: Inclusion_Range_A :: COMP2_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX19_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX19_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX19_AV_COMP2_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX19_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP2_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX19_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX19_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX19_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP2_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX19_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX19_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX19_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP2_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX19_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX19_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX19_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP2_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX19_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX19_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX19_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP2_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX19_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX19_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX19_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP2_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX19_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX19_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX19_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP2_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX19_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX19_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX19_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP2_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX19_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX19_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX19_AV_COMP12_FILTER_MODE - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX19_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_D [31:30] */
#define BCHP_XPT_RAVE_CX19_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_MASK 0xc0000000
#define BCHP_XPT_RAVE_CX19_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_SHIFT 30

/* XPT_RAVE :: CX19_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_D [29:28] */
#define BCHP_XPT_RAVE_CX19_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_MASK 0x30000000
#define BCHP_XPT_RAVE_CX19_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_SHIFT 28

/* XPT_RAVE :: CX19_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_C [27:26] */
#define BCHP_XPT_RAVE_CX19_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_MASK 0x0c000000
#define BCHP_XPT_RAVE_CX19_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_SHIFT 26

/* XPT_RAVE :: CX19_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_C [25:24] */
#define BCHP_XPT_RAVE_CX19_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_MASK 0x03000000
#define BCHP_XPT_RAVE_CX19_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_SHIFT 24

/* XPT_RAVE :: CX19_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_B [23:22] */
#define BCHP_XPT_RAVE_CX19_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_MASK 0x00c00000
#define BCHP_XPT_RAVE_CX19_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_SHIFT 22

/* XPT_RAVE :: CX19_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_B [21:20] */
#define BCHP_XPT_RAVE_CX19_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_MASK 0x00300000
#define BCHP_XPT_RAVE_CX19_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_SHIFT 20

/* XPT_RAVE :: CX19_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_A [19:18] */
#define BCHP_XPT_RAVE_CX19_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_MASK 0x000c0000
#define BCHP_XPT_RAVE_CX19_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_SHIFT 18

/* XPT_RAVE :: CX19_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_A [17:16] */
#define BCHP_XPT_RAVE_CX19_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_MASK 0x00030000
#define BCHP_XPT_RAVE_CX19_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_SHIFT 16

/* XPT_RAVE :: CX19_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_D [15:14] */
#define BCHP_XPT_RAVE_CX19_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_MASK 0x0000c000
#define BCHP_XPT_RAVE_CX19_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_SHIFT 14

/* XPT_RAVE :: CX19_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_D [13:12] */
#define BCHP_XPT_RAVE_CX19_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_MASK 0x00003000
#define BCHP_XPT_RAVE_CX19_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_SHIFT 12

/* XPT_RAVE :: CX19_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_C [11:10] */
#define BCHP_XPT_RAVE_CX19_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX19_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_SHIFT 10

/* XPT_RAVE :: CX19_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_C [09:08] */
#define BCHP_XPT_RAVE_CX19_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_MASK 0x00000300
#define BCHP_XPT_RAVE_CX19_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_SHIFT 8

/* XPT_RAVE :: CX19_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_B [07:06] */
#define BCHP_XPT_RAVE_CX19_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_MASK 0x000000c0
#define BCHP_XPT_RAVE_CX19_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_SHIFT 6

/* XPT_RAVE :: CX19_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_B [05:04] */
#define BCHP_XPT_RAVE_CX19_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_MASK 0x00000030
#define BCHP_XPT_RAVE_CX19_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_SHIFT 4

/* XPT_RAVE :: CX19_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_A [03:02] */
#define BCHP_XPT_RAVE_CX19_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_MASK 0x0000000c
#define BCHP_XPT_RAVE_CX19_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_SHIFT 2

/* XPT_RAVE :: CX19_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_A [01:00] */
#define BCHP_XPT_RAVE_CX19_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_MASK 0x00000003
#define BCHP_XPT_RAVE_CX19_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_SHIFT 0

/***************************************************************************
 *CX19_AV_PID_STREAM_ID - Context PID and Stream ID Filter Value
 ***************************************************************************/
/* XPT_RAVE :: CX19_AV_PID_STREAM_ID :: PRV_HDR_ITB_EN [31:31] */
#define BCHP_XPT_RAVE_CX19_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_MASK    0x80000000
#define BCHP_XPT_RAVE_CX19_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_SHIFT   31

/* XPT_RAVE :: CX19_AV_PID_STREAM_ID :: PID_VALID [30:30] */
#define BCHP_XPT_RAVE_CX19_AV_PID_STREAM_ID_PID_VALID_MASK         0x40000000
#define BCHP_XPT_RAVE_CX19_AV_PID_STREAM_ID_PID_VALID_SHIFT        30

/* XPT_RAVE :: CX19_AV_PID_STREAM_ID :: AUD_FRAME_INFO [29:26] */
#define BCHP_XPT_RAVE_CX19_AV_PID_STREAM_ID_AUD_FRAME_INFO_MASK    0x3c000000
#define BCHP_XPT_RAVE_CX19_AV_PID_STREAM_ID_AUD_FRAME_INFO_SHIFT   26

/* XPT_RAVE :: CX19_AV_PID_STREAM_ID :: SSID_ENABLE [25:25] */
#define BCHP_XPT_RAVE_CX19_AV_PID_STREAM_ID_SSID_ENABLE_MASK       0x02000000
#define BCHP_XPT_RAVE_CX19_AV_PID_STREAM_ID_SSID_ENABLE_SHIFT      25

/* XPT_RAVE :: CX19_AV_PID_STREAM_ID :: SPLICE_EN [24:24] */
#define BCHP_XPT_RAVE_CX19_AV_PID_STREAM_ID_SPLICE_EN_MASK         0x01000000
#define BCHP_XPT_RAVE_CX19_AV_PID_STREAM_ID_SPLICE_EN_SHIFT        24

/* XPT_RAVE :: CX19_AV_PID_STREAM_ID :: reserved_for_eco0 [23:21] */
#define BCHP_XPT_RAVE_CX19_AV_PID_STREAM_ID_reserved_for_eco0_MASK 0x00e00000
#define BCHP_XPT_RAVE_CX19_AV_PID_STREAM_ID_reserved_for_eco0_SHIFT 21

/* XPT_RAVE :: CX19_AV_PID_STREAM_ID :: BAND_NUM [20:16] */
#define BCHP_XPT_RAVE_CX19_AV_PID_STREAM_ID_BAND_NUM_MASK          0x001f0000
#define BCHP_XPT_RAVE_CX19_AV_PID_STREAM_ID_BAND_NUM_SHIFT         16

/* XPT_RAVE :: CX19_AV_PID_STREAM_ID :: FILTER_PID_STREAM_ID [15:00] */
#define BCHP_XPT_RAVE_CX19_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX19_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_SHIFT 0

/***************************************************************************
 *CX19_REC_CTRL1 - Record Control Register 1
 ***************************************************************************/
/* XPT_RAVE :: CX19_REC_CTRL1 :: reserved_for_eco0 [31:16] */
#define BCHP_XPT_RAVE_CX19_REC_CTRL1_reserved_for_eco0_MASK        0xffff0000
#define BCHP_XPT_RAVE_CX19_REC_CTRL1_reserved_for_eco0_SHIFT       16

/* XPT_RAVE :: CX19_REC_CTRL1 :: DTV2MPEG_PADNUM [15:08] */
#define BCHP_XPT_RAVE_CX19_REC_CTRL1_DTV2MPEG_PADNUM_MASK          0x0000ff00
#define BCHP_XPT_RAVE_CX19_REC_CTRL1_DTV2MPEG_PADNUM_SHIFT         8

/* XPT_RAVE :: CX19_REC_CTRL1 :: reserved_for_eco1 [07:06] */
#define BCHP_XPT_RAVE_CX19_REC_CTRL1_reserved_for_eco1_MASK        0x000000c0
#define BCHP_XPT_RAVE_CX19_REC_CTRL1_reserved_for_eco1_SHIFT       6

/* XPT_RAVE :: CX19_REC_CTRL1 :: ATSC_SCRAM_CTRL [05:05] */
#define BCHP_XPT_RAVE_CX19_REC_CTRL1_ATSC_SCRAM_CTRL_MASK          0x00000020
#define BCHP_XPT_RAVE_CX19_REC_CTRL1_ATSC_SCRAM_CTRL_SHIFT         5

/* XPT_RAVE :: CX19_REC_CTRL1 :: PARSE_SC [04:04] */
#define BCHP_XPT_RAVE_CX19_REC_CTRL1_PARSE_SC_MASK                 0x00000010
#define BCHP_XPT_RAVE_CX19_REC_CTRL1_PARSE_SC_SHIFT                4

/* XPT_RAVE :: CX19_REC_CTRL1 :: SEAMLESS_PAUSE_MODE [03:03] */
#define BCHP_XPT_RAVE_CX19_REC_CTRL1_SEAMLESS_PAUSE_MODE_MASK      0x00000008
#define BCHP_XPT_RAVE_CX19_REC_CTRL1_SEAMLESS_PAUSE_MODE_SHIFT     3

/* XPT_RAVE :: CX19_REC_CTRL1 :: DTV_PF_TOGGLE_DIS [02:02] */
#define BCHP_XPT_RAVE_CX19_REC_CTRL1_DTV_PF_TOGGLE_DIS_MASK        0x00000004
#define BCHP_XPT_RAVE_CX19_REC_CTRL1_DTV_PF_TOGGLE_DIS_SHIFT       2

/* XPT_RAVE :: CX19_REC_CTRL1 :: REC_DTV2MPG_EN [01:01] */
#define BCHP_XPT_RAVE_CX19_REC_CTRL1_REC_DTV2MPG_EN_MASK           0x00000002
#define BCHP_XPT_RAVE_CX19_REC_CTRL1_REC_DTV2MPG_EN_SHIFT          1

/* XPT_RAVE :: CX19_REC_CTRL1 :: REC_TIMESTAMP_ENABLE [00:00] */
#define BCHP_XPT_RAVE_CX19_REC_CTRL1_REC_TIMESTAMP_ENABLE_MASK     0x00000001
#define BCHP_XPT_RAVE_CX19_REC_CTRL1_REC_TIMESTAMP_ENABLE_SHIFT    0

/***************************************************************************
 *CX19_REC_INIT_TS - Record Initial Timestamp Value Register
 ***************************************************************************/
/* XPT_RAVE :: CX19_REC_INIT_TS :: INIT_TS [31:00] */
#define BCHP_XPT_RAVE_CX19_REC_INIT_TS_INIT_TS_MASK                0xffffffff
#define BCHP_XPT_RAVE_CX19_REC_INIT_TS_INIT_TS_SHIFT               0

/***************************************************************************
 *CX19_REC_TS_CTRL - Record Timestamp Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX19_REC_TS_CTRL :: reserved_for_eco0 [31:06] */
#define BCHP_XPT_RAVE_CX19_REC_TS_CTRL_reserved_for_eco0_MASK      0xffffffc0
#define BCHP_XPT_RAVE_CX19_REC_TS_CTRL_reserved_for_eco0_SHIFT     6

/* XPT_RAVE :: CX19_REC_TS_CTRL :: TS_CHECK_DIS [05:05] */
#define BCHP_XPT_RAVE_CX19_REC_TS_CTRL_TS_CHECK_DIS_MASK           0x00000020
#define BCHP_XPT_RAVE_CX19_REC_TS_CTRL_TS_CHECK_DIS_SHIFT          5

/* XPT_RAVE :: CX19_REC_TS_CTRL :: REC_TIMESTAMP_MODE [04:03] */
#define BCHP_XPT_RAVE_CX19_REC_TS_CTRL_REC_TIMESTAMP_MODE_MASK     0x00000018
#define BCHP_XPT_RAVE_CX19_REC_TS_CTRL_REC_TIMESTAMP_MODE_SHIFT    3

/* XPT_RAVE :: CX19_REC_TS_CTRL :: TS_INIT_EN [02:02] */
#define BCHP_XPT_RAVE_CX19_REC_TS_CTRL_TS_INIT_EN_MASK             0x00000004
#define BCHP_XPT_RAVE_CX19_REC_TS_CTRL_TS_INIT_EN_SHIFT            2

/* XPT_RAVE :: CX19_REC_TS_CTRL :: TS_USER_BITS [01:00] */
#define BCHP_XPT_RAVE_CX19_REC_TS_CTRL_TS_USER_BITS_MASK           0x00000003
#define BCHP_XPT_RAVE_CX19_REC_TS_CTRL_TS_USER_BITS_SHIFT          0

/***************************************************************************
 *CX19_REC_TIME_CONFIG - Record Time Configuration Register
 ***************************************************************************/
/* XPT_RAVE :: CX19_REC_TIME_CONFIG :: reserved_for_eco0 [31:25] */
#define BCHP_XPT_RAVE_CX19_REC_TIME_CONFIG_reserved_for_eco0_MASK  0xfe000000
#define BCHP_XPT_RAVE_CX19_REC_TIME_CONFIG_reserved_for_eco0_SHIFT 25

/* XPT_RAVE :: CX19_REC_TIME_CONFIG :: REC_COUNT_MODE [24:24] */
#define BCHP_XPT_RAVE_CX19_REC_TIME_CONFIG_REC_COUNT_MODE_MASK     0x01000000
#define BCHP_XPT_RAVE_CX19_REC_TIME_CONFIG_REC_COUNT_MODE_SHIFT    24

/* XPT_RAVE :: CX19_REC_TIME_CONFIG :: REC_TIMEOUT_VAL [23:00] */
#define BCHP_XPT_RAVE_CX19_REC_TIME_CONFIG_REC_TIMEOUT_VAL_MASK    0x00ffffff
#define BCHP_XPT_RAVE_CX19_REC_TIME_CONFIG_REC_TIMEOUT_VAL_SHIFT   0

/***************************************************************************
 *CX19_AV_MISC_CONFIG4 - Context Miscellaneous Config 4 Register
 ***************************************************************************/
/* XPT_RAVE :: CX19_AV_MISC_CONFIG4 :: RESERVED_CONFIG [31:24] */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG4_RESERVED_CONFIG_MASK    0xff000000
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG4_RESERVED_CONFIG_SHIFT   24

/* XPT_RAVE :: CX19_AV_MISC_CONFIG4 :: reserved_for_eco0 [23:23] */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG4_reserved_for_eco0_MASK  0x00800000
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG4_reserved_for_eco0_SHIFT 23

/* XPT_RAVE :: CX19_AV_MISC_CONFIG4 :: PES_SID_EXT_DEP [22:16] */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG4_PES_SID_EXT_DEP_MASK    0x007f0000
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG4_PES_SID_EXT_DEP_SHIFT   16

/* XPT_RAVE :: CX19_AV_MISC_CONFIG4 :: reserved_for_eco1 [15:15] */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG4_reserved_for_eco1_MASK  0x00008000
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG4_reserved_for_eco1_SHIFT 15

/* XPT_RAVE :: CX19_AV_MISC_CONFIG4 :: PES_SID_EXT_IND [14:08] */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG4_PES_SID_EXT_IND_MASK    0x00007f00
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG4_PES_SID_EXT_IND_SHIFT   8

/* XPT_RAVE :: CX19_AV_MISC_CONFIG4 :: reserved_for_eco2 [07:02] */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG4_reserved_for_eco2_MASK  0x000000fc
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG4_reserved_for_eco2_SHIFT 2

/* XPT_RAVE :: CX19_AV_MISC_CONFIG4 :: PES_SID_EXT_MODE [01:00] */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG4_PES_SID_EXT_MODE_MASK   0x00000003
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG4_PES_SID_EXT_MODE_SHIFT  0

/***************************************************************************
 *CX19_PIC_CTR - Picture Counter register
 ***************************************************************************/
/* XPT_RAVE :: CX19_PIC_CTR :: reserved0 [31:16] */
#define BCHP_XPT_RAVE_CX19_PIC_CTR_reserved0_MASK                  0xffff0000
#define BCHP_XPT_RAVE_CX19_PIC_CTR_reserved0_SHIFT                 16

/* XPT_RAVE :: CX19_PIC_CTR :: VALUE [15:00] */
#define BCHP_XPT_RAVE_CX19_PIC_CTR_VALUE_MASK                      0x0000ffff
#define BCHP_XPT_RAVE_CX19_PIC_CTR_VALUE_SHIFT                     0

/***************************************************************************
 *CX19_PIC_CTR_MODE - Picture Counter Mode Register
 ***************************************************************************/
/* XPT_RAVE :: CX19_PIC_CTR_MODE :: reserved0 [31:31] */
#define BCHP_XPT_RAVE_CX19_PIC_CTR_MODE_reserved0_MASK             0x80000000
#define BCHP_XPT_RAVE_CX19_PIC_CTR_MODE_reserved0_SHIFT            31

/* XPT_RAVE :: CX19_PIC_CTR_MODE :: Valid_PIC_CTR_VALUE [30:28] */
#define BCHP_XPT_RAVE_CX19_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_MASK   0x70000000
#define BCHP_XPT_RAVE_CX19_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_SHIFT  28

/* XPT_RAVE :: CX19_PIC_CTR_MODE :: PIC_CTR_EN [27:27] */
#define BCHP_XPT_RAVE_CX19_PIC_CTR_MODE_PIC_CTR_EN_MASK            0x08000000
#define BCHP_XPT_RAVE_CX19_PIC_CTR_MODE_PIC_CTR_EN_SHIFT           27

/* XPT_RAVE :: CX19_PIC_CTR_MODE :: reserved1 [26:26] */
#define BCHP_XPT_RAVE_CX19_PIC_CTR_MODE_reserved1_MASK             0x04000000
#define BCHP_XPT_RAVE_CX19_PIC_CTR_MODE_reserved1_SHIFT            26

/* XPT_RAVE :: CX19_PIC_CTR_MODE :: PIC_CTR_MODE [25:24] */
#define BCHP_XPT_RAVE_CX19_PIC_CTR_MODE_PIC_CTR_MODE_MASK          0x03000000
#define BCHP_XPT_RAVE_CX19_PIC_CTR_MODE_PIC_CTR_MODE_SHIFT         24

/* XPT_RAVE :: CX19_PIC_CTR_MODE :: SCV0 [23:16] */
#define BCHP_XPT_RAVE_CX19_PIC_CTR_MODE_SCV0_MASK                  0x00ff0000
#define BCHP_XPT_RAVE_CX19_PIC_CTR_MODE_SCV0_SHIFT                 16

/* XPT_RAVE :: CX19_PIC_CTR_MODE :: SCV1 [15:08] */
#define BCHP_XPT_RAVE_CX19_PIC_CTR_MODE_SCV1_MASK                  0x0000ff00
#define BCHP_XPT_RAVE_CX19_PIC_CTR_MODE_SCV1_SHIFT                 8

/* XPT_RAVE :: CX19_PIC_CTR_MODE :: SCV2 [07:00] */
#define BCHP_XPT_RAVE_CX19_PIC_CTR_MODE_SCV2_MASK                  0x000000ff
#define BCHP_XPT_RAVE_CX19_PIC_CTR_MODE_SCV2_SHIFT                 0

/***************************************************************************
 *CX19_REC_TIMER - Record Timer Register
 ***************************************************************************/
/* XPT_RAVE :: CX19_REC_TIMER :: REC_TIMER [31:00] */
#define BCHP_XPT_RAVE_CX19_REC_TIMER_REC_TIMER_MASK                0xffffffff
#define BCHP_XPT_RAVE_CX19_REC_TIMER_REC_TIMER_SHIFT               0

/***************************************************************************
 *CX19_REC_STATE0 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX19_REC_STATE0 :: reserved_for_eco0 [31:18] */
#define BCHP_XPT_RAVE_CX19_REC_STATE0_reserved_for_eco0_MASK       0xfffc0000
#define BCHP_XPT_RAVE_CX19_REC_STATE0_reserved_for_eco0_SHIFT      18

/* XPT_RAVE :: CX19_REC_STATE0 :: REC_INIT_TIME_LO [17:08] */
#define BCHP_XPT_RAVE_CX19_REC_STATE0_REC_INIT_TIME_LO_MASK        0x0003ff00
#define BCHP_XPT_RAVE_CX19_REC_STATE0_REC_INIT_TIME_LO_SHIFT       8

/* XPT_RAVE :: CX19_REC_STATE0 :: reserved_for_eco1 [07:04] */
#define BCHP_XPT_RAVE_CX19_REC_STATE0_reserved_for_eco1_MASK       0x000000f0
#define BCHP_XPT_RAVE_CX19_REC_STATE0_reserved_for_eco1_SHIFT      4

/* XPT_RAVE :: CX19_REC_STATE0 :: LAST_CONV_TIME_STAMP_HI [03:02] */
#define BCHP_XPT_RAVE_CX19_REC_STATE0_LAST_CONV_TIME_STAMP_HI_MASK 0x0000000c
#define BCHP_XPT_RAVE_CX19_REC_STATE0_LAST_CONV_TIME_STAMP_HI_SHIFT 2

/* XPT_RAVE :: CX19_REC_STATE0 :: TS_INITIALIZED [01:01] */
#define BCHP_XPT_RAVE_CX19_REC_STATE0_TS_INITIALIZED_MASK          0x00000002
#define BCHP_XPT_RAVE_CX19_REC_STATE0_TS_INITIALIZED_SHIFT         1

/* XPT_RAVE :: CX19_REC_STATE0 :: REC_INITIALIZED [00:00] */
#define BCHP_XPT_RAVE_CX19_REC_STATE0_REC_INITIALIZED_MASK         0x00000001
#define BCHP_XPT_RAVE_CX19_REC_STATE0_REC_INITIALIZED_SHIFT        0

/***************************************************************************
 *CX19_REC_STATE1 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX19_REC_STATE1 :: REC_INIT_TIME_HI [31:00] */
#define BCHP_XPT_RAVE_CX19_REC_STATE1_REC_INIT_TIME_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX19_REC_STATE1_REC_INIT_TIME_HI_SHIFT       0

/***************************************************************************
 *CX19_REC_STATE2 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX19_REC_STATE2 :: INT_TIME_STAMP [31:00] */
#define BCHP_XPT_RAVE_CX19_REC_STATE2_INT_TIME_STAMP_MASK          0xffffffff
#define BCHP_XPT_RAVE_CX19_REC_STATE2_INT_TIME_STAMP_SHIFT         0

/***************************************************************************
 *CX19_REC_STATE2b - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX19_REC_STATE2b :: LAST_CONV_TIME_STAMP_LO [31:00] */
#define BCHP_XPT_RAVE_CX19_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX19_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_SHIFT 0

/***************************************************************************
 *CX19_REC_STATE3 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX19_REC_STATE3 :: reserved_for_eco0 [31:09] */
#define BCHP_XPT_RAVE_CX19_REC_STATE3_reserved_for_eco0_MASK       0xfffffe00
#define BCHP_XPT_RAVE_CX19_REC_STATE3_reserved_for_eco0_SHIFT      9

/* XPT_RAVE :: CX19_REC_STATE3 :: REC_DSS_PARITY [08:08] */
#define BCHP_XPT_RAVE_CX19_REC_STATE3_REC_DSS_PARITY_MASK          0x00000100
#define BCHP_XPT_RAVE_CX19_REC_STATE3_REC_DSS_PARITY_SHIFT         8

/* XPT_RAVE :: CX19_REC_STATE3 :: REC_COUNT_HI [07:00] */
#define BCHP_XPT_RAVE_CX19_REC_STATE3_REC_COUNT_HI_MASK            0x000000ff
#define BCHP_XPT_RAVE_CX19_REC_STATE3_REC_COUNT_HI_SHIFT           0

/***************************************************************************
 *CX19_REC_COUNT - Record Packet Count Register
 ***************************************************************************/
/* XPT_RAVE :: CX19_REC_COUNT :: REC_COUNT [31:00] */
#define BCHP_XPT_RAVE_CX19_REC_COUNT_REC_COUNT_MASK                0xffffffff
#define BCHP_XPT_RAVE_CX19_REC_COUNT_REC_COUNT_SHIFT               0

/***************************************************************************
 *CX19_PIC_INC_DEC_CTRL - Picture Counter Increment/Decrement/Reset Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX19_PIC_INC_DEC_CTRL :: reserved0 [31:18] */
#define BCHP_XPT_RAVE_CX19_PIC_INC_DEC_CTRL_reserved0_MASK         0xfffc0000
#define BCHP_XPT_RAVE_CX19_PIC_INC_DEC_CTRL_reserved0_SHIFT        18

/* XPT_RAVE :: CX19_PIC_INC_DEC_CTRL :: INC_DEC_MODE [17:16] */
#define BCHP_XPT_RAVE_CX19_PIC_INC_DEC_CTRL_INC_DEC_MODE_MASK      0x00030000
#define BCHP_XPT_RAVE_CX19_PIC_INC_DEC_CTRL_INC_DEC_MODE_SHIFT     16

/* XPT_RAVE :: CX19_PIC_INC_DEC_CTRL :: INC_DEC_VALUE [15:00] */
#define BCHP_XPT_RAVE_CX19_PIC_INC_DEC_CTRL_INC_DEC_VALUE_MASK     0x0000ffff
#define BCHP_XPT_RAVE_CX19_PIC_INC_DEC_CTRL_INC_DEC_VALUE_SHIFT    0

/***************************************************************************
 *CX19_SC - Scrambling Control Monitor Register
 ***************************************************************************/
/* XPT_RAVE :: CX19_SC :: RESERVED_FOR_FW_0 [31:08] */
#define BCHP_XPT_RAVE_CX19_SC_RESERVED_FOR_FW_0_MASK               0xffffff00
#define BCHP_XPT_RAVE_CX19_SC_RESERVED_FOR_FW_0_SHIFT              8

/* XPT_RAVE :: CX19_SC :: SC_ENABLE [07:07] */
#define BCHP_XPT_RAVE_CX19_SC_SC_ENABLE_MASK                       0x00000080
#define BCHP_XPT_RAVE_CX19_SC_SC_ENABLE_SHIFT                      7

/* XPT_RAVE :: CX19_SC :: SC_PUSI_VALID [06:06] */
#define BCHP_XPT_RAVE_CX19_SC_SC_PUSI_VALID_MASK                   0x00000040
#define BCHP_XPT_RAVE_CX19_SC_SC_PUSI_VALID_SHIFT                  6

/* XPT_RAVE :: CX19_SC :: SC_PUSI [05:04] */
#define BCHP_XPT_RAVE_CX19_SC_SC_PUSI_MASK                         0x00000030
#define BCHP_XPT_RAVE_CX19_SC_SC_PUSI_SHIFT                        4

/* XPT_RAVE :: CX19_SC :: SC_OR_MODE [03:03] */
#define BCHP_XPT_RAVE_CX19_SC_SC_OR_MODE_MASK                      0x00000008
#define BCHP_XPT_RAVE_CX19_SC_SC_OR_MODE_SHIFT                     3

/* XPT_RAVE :: CX19_SC :: SC_ALL_VALID [02:02] */
#define BCHP_XPT_RAVE_CX19_SC_SC_ALL_VALID_MASK                    0x00000004
#define BCHP_XPT_RAVE_CX19_SC_SC_ALL_VALID_SHIFT                   2

/* XPT_RAVE :: CX19_SC :: SC_ALL [01:00] */
#define BCHP_XPT_RAVE_CX19_SC_SC_ALL_MASK                          0x00000003
#define BCHP_XPT_RAVE_CX19_SC_SC_ALL_SHIFT                         0

/***************************************************************************
 *CX19_AV_MISC_CONFIG5 - Context Miscellaneous Config 5 Register
 ***************************************************************************/
/* XPT_RAVE :: CX19_AV_MISC_CONFIG5 :: RESERVED_FOR_FW_1 [31:26] */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG5_RESERVED_FOR_FW_1_MASK  0xfc000000
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG5_RESERVED_FOR_FW_1_SHIFT 26

/* XPT_RAVE :: CX19_AV_MISC_CONFIG5 :: ITB_OVFL_INT_STATUS [25:25] */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG5_ITB_OVFL_INT_STATUS_MASK 0x02000000
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG5_ITB_OVFL_INT_STATUS_SHIFT 25

/* XPT_RAVE :: CX19_AV_MISC_CONFIG5 :: CDB_OVFL_INT_STATUS [24:24] */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG5_CDB_OVFL_INT_STATUS_MASK 0x01000000
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG5_CDB_OVFL_INT_STATUS_SHIFT 24

/* XPT_RAVE :: CX19_AV_MISC_CONFIG5 :: ASF_HEADER_LENGTH [23:16] */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG5_ASF_HEADER_LENGTH_MASK  0x00ff0000
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG5_ASF_HEADER_LENGTH_SHIFT 16

/* XPT_RAVE :: CX19_AV_MISC_CONFIG5 :: ASF_ENABLE [15:15] */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG5_ASF_ENABLE_MASK         0x00008000
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG5_ASF_ENABLE_SHIFT        15

/* XPT_RAVE :: CX19_AV_MISC_CONFIG5 :: ASF_AV_MODE [14:14] */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG5_ASF_AV_MODE_MASK        0x00004000
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG5_ASF_AV_MODE_SHIFT       14

/* XPT_RAVE :: CX19_AV_MISC_CONFIG5 :: RESERVED_FOR_FW_2 [13:09] */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG5_RESERVED_FOR_FW_2_MASK  0x00003e00
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG5_RESERVED_FOR_FW_2_SHIFT 9

/* XPT_RAVE :: CX19_AV_MISC_CONFIG5 :: VCT_PID_EN [08:08] */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG5_VCT_PID_EN_MASK         0x00000100
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG5_VCT_PID_EN_SHIFT        8

/* XPT_RAVE :: CX19_AV_MISC_CONFIG5 :: VCT_TABLE_ID [07:00] */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG5_VCT_TABLE_ID_MASK       0x000000ff
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG5_VCT_TABLE_ID_SHIFT      0

/***************************************************************************
 *CX19_RAVE_Reg_1 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX19_RAVE_Reg_1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX19_RAVE_Reg_1_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX19_RAVE_Reg_1_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX19_RAVE_Reg_2 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX19_RAVE_Reg_2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX19_RAVE_Reg_2_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX19_RAVE_Reg_2_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX19_RAVE_Reg_3 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX19_RAVE_Reg_3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX19_RAVE_Reg_3_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX19_RAVE_Reg_3_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX19_ATSOFFSET_CONFIG - Config register for ATS OFFSET feature
 ***************************************************************************/
/* XPT_RAVE :: CX19_ATSOFFSET_CONFIG :: reserved_for_eco0 [31:16] */
#define BCHP_XPT_RAVE_CX19_ATSOFFSET_CONFIG_reserved_for_eco0_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX19_ATSOFFSET_CONFIG_reserved_for_eco0_SHIFT 16

/* XPT_RAVE :: CX19_ATSOFFSET_CONFIG :: LOCAL_ATS_FORMAT [15:15] */
#define BCHP_XPT_RAVE_CX19_ATSOFFSET_CONFIG_LOCAL_ATS_FORMAT_MASK  0x00008000
#define BCHP_XPT_RAVE_CX19_ATSOFFSET_CONFIG_LOCAL_ATS_FORMAT_SHIFT 15

/* XPT_RAVE :: CX19_ATSOFFSET_CONFIG :: LOCAL_ATS_GEN_ENABLE [14:14] */
#define BCHP_XPT_RAVE_CX19_ATSOFFSET_CONFIG_LOCAL_ATS_GEN_ENABLE_MASK 0x00004000
#define BCHP_XPT_RAVE_CX19_ATSOFFSET_CONFIG_LOCAL_ATS_GEN_ENABLE_SHIFT 14

/* XPT_RAVE :: CX19_ATSOFFSET_CONFIG :: SW_ATSOFFSET_ENABLE [13:13] */
#define BCHP_XPT_RAVE_CX19_ATSOFFSET_CONFIG_SW_ATSOFFSET_ENABLE_MASK 0x00002000
#define BCHP_XPT_RAVE_CX19_ATSOFFSET_CONFIG_SW_ATSOFFSET_ENABLE_SHIFT 13

/* XPT_RAVE :: CX19_ATSOFFSET_CONFIG :: PCR_PID_CH_CHANGED [12:12] */
#define BCHP_XPT_RAVE_CX19_ATSOFFSET_CONFIG_PCR_PID_CH_CHANGED_MASK 0x00001000
#define BCHP_XPT_RAVE_CX19_ATSOFFSET_CONFIG_PCR_PID_CH_CHANGED_SHIFT 12

/* XPT_RAVE :: CX19_ATSOFFSET_CONFIG :: ATSOFFSET_ENABLE [11:11] */
#define BCHP_XPT_RAVE_CX19_ATSOFFSET_CONFIG_ATSOFFSET_ENABLE_MASK  0x00000800
#define BCHP_XPT_RAVE_CX19_ATSOFFSET_CONFIG_ATSOFFSET_ENABLE_SHIFT 11

/* XPT_RAVE :: CX19_ATSOFFSET_CONFIG :: PCR_PID_CH [10:00] */
#define BCHP_XPT_RAVE_CX19_ATSOFFSET_CONFIG_PCR_PID_CH_MASK        0x000007ff
#define BCHP_XPT_RAVE_CX19_ATSOFFSET_CONFIG_PCR_PID_CH_SHIFT       0

/***************************************************************************
 *CX19_ATSOFFSET_OFFSET_MAGNITUDE - 32 bit magnitude of the 33 bit signed ATS offset
 ***************************************************************************/
/* XPT_RAVE :: CX19_ATSOFFSET_OFFSET_MAGNITUDE :: ATS_OFFSET_MAGNITUDE [31:00] */
#define BCHP_XPT_RAVE_CX19_ATSOFFSET_OFFSET_MAGNITUDE_ATS_OFFSET_MAGNITUDE_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX19_ATSOFFSET_OFFSET_MAGNITUDE_ATS_OFFSET_MAGNITUDE_SHIFT 0

/***************************************************************************
 *CX19_ATSOFFSET_OFFSET_SIGN_BIT - Sign bit of the 33 bit signed ATS offset
 ***************************************************************************/
/* XPT_RAVE :: CX19_ATSOFFSET_OFFSET_SIGN_BIT :: reserved_for_eco0 [31:01] */
#define BCHP_XPT_RAVE_CX19_ATSOFFSET_OFFSET_SIGN_BIT_reserved_for_eco0_MASK 0xfffffffe
#define BCHP_XPT_RAVE_CX19_ATSOFFSET_OFFSET_SIGN_BIT_reserved_for_eco0_SHIFT 1

/* XPT_RAVE :: CX19_ATSOFFSET_OFFSET_SIGN_BIT :: ATS_OFSET_SIGN [00:00] */
#define BCHP_XPT_RAVE_CX19_ATSOFFSET_OFFSET_SIGN_BIT_ATS_OFSET_SIGN_MASK 0x00000001
#define BCHP_XPT_RAVE_CX19_ATSOFFSET_OFFSET_SIGN_BIT_ATS_OFSET_SIGN_SHIFT 0

/***************************************************************************
 *CX19_ATSOFFSET_PCR - PCR value of the last PCR packet
 ***************************************************************************/
/* XPT_RAVE :: CX19_ATSOFFSET_PCR :: PCR [31:00] */
#define BCHP_XPT_RAVE_CX19_ATSOFFSET_PCR_PCR_MASK                  0xffffffff
#define BCHP_XPT_RAVE_CX19_ATSOFFSET_PCR_PCR_SHIFT                 0

/***************************************************************************
 *CX19_ATSOFFSET_ATS - ATS of the last packet carrying PCR
 ***************************************************************************/
/* XPT_RAVE :: CX19_ATSOFFSET_ATS :: ATS [31:00] */
#define BCHP_XPT_RAVE_CX19_ATSOFFSET_ATS_ATS_MASK                  0xffffffff
#define BCHP_XPT_RAVE_CX19_ATSOFFSET_ATS_ATS_SHIFT                 0

/***************************************************************************
 *CX19_ATSOFFSET_ADJ_ATS - Adjusted ATS of the last packet
 ***************************************************************************/
/* XPT_RAVE :: CX19_ATSOFFSET_ADJ_ATS :: ADJ_ATS [31:00] */
#define BCHP_XPT_RAVE_CX19_ATSOFFSET_ADJ_ATS_ADJ_ATS_MASK          0xffffffff
#define BCHP_XPT_RAVE_CX19_ATSOFFSET_ADJ_ATS_ADJ_ATS_SHIFT         0

/***************************************************************************
 *CX19_ATSOFFSET_NEXT_PKT_ATS - ATS to be used for next packet in Local Timestamp generation mode
 ***************************************************************************/
/* XPT_RAVE :: CX19_ATSOFFSET_NEXT_PKT_ATS :: NEXT_PKT_ATS [31:00] */
#define BCHP_XPT_RAVE_CX19_ATSOFFSET_NEXT_PKT_ATS_NEXT_PKT_ATS_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX19_ATSOFFSET_NEXT_PKT_ATS_NEXT_PKT_ATS_SHIFT 0

/***************************************************************************
 *CX19_ATSOFFSET_PKT2PKT_ATS_DELTA - ATS delta to be used in Local Timestamp generation mode
 ***************************************************************************/
/* XPT_RAVE :: CX19_ATSOFFSET_PKT2PKT_ATS_DELTA :: PKT2PKT_DELTA [31:00] */
#define BCHP_XPT_RAVE_CX19_ATSOFFSET_PKT2PKT_ATS_DELTA_PKT2PKT_DELTA_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX19_ATSOFFSET_PKT2PKT_ATS_DELTA_PKT2PKT_DELTA_SHIFT 0

/***************************************************************************
 *CX19_RAVE_Reg_4 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX19_RAVE_Reg_4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX19_RAVE_Reg_4_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX19_RAVE_Reg_4_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX19_RAVE_Reg_5 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX19_RAVE_Reg_5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX19_RAVE_Reg_5_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX19_RAVE_Reg_5_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX20_AV_CDB_WRITE_PTR - Context CDB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX20_AV_CDB_WRITE_PTR :: CDB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX20_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX20_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_SHIFT    0

/***************************************************************************
 *CX20_AV_CDB_READ_PTR - Context CDB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX20_AV_CDB_READ_PTR :: CDB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX20_AV_CDB_READ_PTR_CDB_READ_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX20_AV_CDB_READ_PTR_CDB_READ_PTR_SHIFT      0

/***************************************************************************
 *CX20_AV_CDB_BASE_PTR - Context CDB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX20_AV_CDB_BASE_PTR :: CDB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX20_AV_CDB_BASE_PTR_CDB_BASE_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX20_AV_CDB_BASE_PTR_CDB_BASE_PTR_SHIFT      0

/***************************************************************************
 *CX20_AV_CDB_END_PTR - Context CDB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX20_AV_CDB_END_PTR :: CDB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX20_AV_CDB_END_PTR_CDB_END_PTR_MASK         0xffffffff
#define BCHP_XPT_RAVE_CX20_AV_CDB_END_PTR_CDB_END_PTR_SHIFT        0

/***************************************************************************
 *CX20_AV_CDB_VALID_PTR - Context CDB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX20_AV_CDB_VALID_PTR :: CDB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX20_AV_CDB_VALID_PTR_CDB_VALID_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX20_AV_CDB_VALID_PTR_CDB_VALID_PTR_SHIFT    0

/***************************************************************************
 *CX20_AV_CDB_WRAPAROUND_PTR - Context CDB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX20_AV_CDB_WRAPAROUND_PTR :: CDB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX20_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX20_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX20_AV_CDB_THRESHOLD_LEVEL - Context CDB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX20_AV_CDB_THRESHOLD_LEVEL :: CDB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX20_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX20_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX20_AV_CDB_THRESHOLD_LEVEL :: CDB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX20_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX20_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX20_AV_CDB_DEPTH - Context CDB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX20_AV_CDB_DEPTH :: CDB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX20_AV_CDB_DEPTH_CDB_WRAPAROUND_MASK        0x80000000
#define BCHP_XPT_RAVE_CX20_AV_CDB_DEPTH_CDB_WRAPAROUND_SHIFT       31

/* XPT_RAVE :: CX20_AV_CDB_DEPTH :: CDB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX20_AV_CDB_DEPTH_CDB_OVERFLOW_MASK          0x40000000
#define BCHP_XPT_RAVE_CX20_AV_CDB_DEPTH_CDB_OVERFLOW_SHIFT         30

/* XPT_RAVE :: CX20_AV_CDB_DEPTH :: CDB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX20_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_MASK   0x30000000
#define BCHP_XPT_RAVE_CX20_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_SHIFT  28

/* XPT_RAVE :: CX20_AV_CDB_DEPTH :: CDB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX20_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_MASK      0x0fffffff
#define BCHP_XPT_RAVE_CX20_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_SHIFT     0

/***************************************************************************
 *CX20_AV_THRESHOLDS - Context Thresholds
 ***************************************************************************/
/* XPT_RAVE :: CX20_AV_THRESHOLDS :: CONTEXT_OVERFLOW_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX20_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX20_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX20_AV_THRESHOLDS :: CONTEXT_WRAPAROUND_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX20_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX20_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX20_AV_ITB_WRITE_PTR - Context ITB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX20_AV_ITB_WRITE_PTR :: ITB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX20_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX20_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_SHIFT    0

/***************************************************************************
 *CX20_AV_ITB_READ_PTR - Context ITB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX20_AV_ITB_READ_PTR :: ITB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX20_AV_ITB_READ_PTR_ITB_READ_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX20_AV_ITB_READ_PTR_ITB_READ_PTR_SHIFT      0

/***************************************************************************
 *CX20_AV_ITB_BASE_PTR - Context ITB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX20_AV_ITB_BASE_PTR :: ITB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX20_AV_ITB_BASE_PTR_ITB_BASE_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX20_AV_ITB_BASE_PTR_ITB_BASE_PTR_SHIFT      0

/***************************************************************************
 *CX20_AV_ITB_END_PTR - Context ITB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX20_AV_ITB_END_PTR :: ITB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX20_AV_ITB_END_PTR_ITB_END_PTR_MASK         0xffffffff
#define BCHP_XPT_RAVE_CX20_AV_ITB_END_PTR_ITB_END_PTR_SHIFT        0

/***************************************************************************
 *CX20_AV_ITB_VALID_PTR - Context ITB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX20_AV_ITB_VALID_PTR :: ITB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX20_AV_ITB_VALID_PTR_ITB_VALID_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX20_AV_ITB_VALID_PTR_ITB_VALID_PTR_SHIFT    0

/***************************************************************************
 *CX20_AV_ITB_WRAPAROUND_PTR - Context ITB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX20_AV_ITB_WRAPAROUND_PTR :: ITB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX20_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX20_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX20_AV_ITB_THRESHOLD_LEVEL - Context ITB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX20_AV_ITB_THRESHOLD_LEVEL :: ITB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX20_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX20_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX20_AV_ITB_THRESHOLD_LEVEL :: ITB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX20_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX20_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX20_AV_ITB_DEPTH - Context ITB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX20_AV_ITB_DEPTH :: ITB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX20_AV_ITB_DEPTH_ITB_WRAPAROUND_MASK        0x80000000
#define BCHP_XPT_RAVE_CX20_AV_ITB_DEPTH_ITB_WRAPAROUND_SHIFT       31

/* XPT_RAVE :: CX20_AV_ITB_DEPTH :: ITB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX20_AV_ITB_DEPTH_ITB_OVERFLOW_MASK          0x40000000
#define BCHP_XPT_RAVE_CX20_AV_ITB_DEPTH_ITB_OVERFLOW_SHIFT         30

/* XPT_RAVE :: CX20_AV_ITB_DEPTH :: ITB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX20_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_MASK   0x30000000
#define BCHP_XPT_RAVE_CX20_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_SHIFT  28

/* XPT_RAVE :: CX20_AV_ITB_DEPTH :: ITB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX20_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_MASK      0x0fffffff
#define BCHP_XPT_RAVE_CX20_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_SHIFT     0

/***************************************************************************
 *CX20_REC_MISC_CONFIG - Miscellaneous Config
 ***************************************************************************/
/* XPT_RAVE :: CX20_REC_MISC_CONFIG :: reserved_for_eco0 [31:18] */
#define BCHP_XPT_RAVE_CX20_REC_MISC_CONFIG_reserved_for_eco0_MASK  0xfffc0000
#define BCHP_XPT_RAVE_CX20_REC_MISC_CONFIG_reserved_for_eco0_SHIFT 18

/* XPT_RAVE :: CX20_REC_MISC_CONFIG :: EMM_EN [17:17] */
#define BCHP_XPT_RAVE_CX20_REC_MISC_CONFIG_EMM_EN_MASK             0x00020000
#define BCHP_XPT_RAVE_CX20_REC_MISC_CONFIG_EMM_EN_SHIFT            17

/* XPT_RAVE :: CX20_REC_MISC_CONFIG :: IGNORE_CLEAR_SC_EVENT [16:16] */
#define BCHP_XPT_RAVE_CX20_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_MASK 0x00010000
#define BCHP_XPT_RAVE_CX20_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_SHIFT 16

/* XPT_RAVE :: CX20_REC_MISC_CONFIG :: SC_DETECT_FOR_ALL [15:15] */
#define BCHP_XPT_RAVE_CX20_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_MASK  0x00008000
#define BCHP_XPT_RAVE_CX20_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_SHIFT 15

/* XPT_RAVE :: CX20_REC_MISC_CONFIG :: REC_AVN [14:14] */
#define BCHP_XPT_RAVE_CX20_REC_MISC_CONFIG_REC_AVN_MASK            0x00004000
#define BCHP_XPT_RAVE_CX20_REC_MISC_CONFIG_REC_AVN_SHIFT           14

/* XPT_RAVE :: CX20_REC_MISC_CONFIG :: TPIT_ENABLE [13:13] */
#define BCHP_XPT_RAVE_CX20_REC_MISC_CONFIG_TPIT_ENABLE_MASK        0x00002000
#define BCHP_XPT_RAVE_CX20_REC_MISC_CONFIG_TPIT_ENABLE_SHIFT       13

/* XPT_RAVE :: CX20_REC_MISC_CONFIG :: TPIT_CHANNEL [12:08] */
#define BCHP_XPT_RAVE_CX20_REC_MISC_CONFIG_TPIT_CHANNEL_MASK       0x00001f00
#define BCHP_XPT_RAVE_CX20_REC_MISC_CONFIG_TPIT_CHANNEL_SHIFT      8

/* XPT_RAVE :: CX20_REC_MISC_CONFIG :: reserved_for_eco1 [07:02] */
#define BCHP_XPT_RAVE_CX20_REC_MISC_CONFIG_reserved_for_eco1_MASK  0x000000fc
#define BCHP_XPT_RAVE_CX20_REC_MISC_CONFIG_reserved_for_eco1_SHIFT 2

/* XPT_RAVE :: CX20_REC_MISC_CONFIG :: SCD_MAP_MODE [01:00] */
#define BCHP_XPT_RAVE_CX20_REC_MISC_CONFIG_SCD_MAP_MODE_MASK       0x00000003
#define BCHP_XPT_RAVE_CX20_REC_MISC_CONFIG_SCD_MAP_MODE_SHIFT      0

/***************************************************************************
 *CX20_REC_SCD_PIDS_A - Context SCD map PIDS A
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX20_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX20_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_A [30:30] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_MASK 0x40000000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_SHIFT 30

/* XPT_RAVE :: CX20_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: SCD_NUMA [29:24] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_NUMA_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_NUMA_SHIFT 24

/* XPT_RAVE :: CX20_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX20_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: PID_CHA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_PID_CHA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_PID_CHA_VALID_SHIFT 15

/* XPT_RAVE :: CX20_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX20_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: SCD_PID_CHA [12:00] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PID_CHA_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PID_CHA_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX20_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX20_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_A [30:30] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_MASK 0x40000000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_SHIFT 30

/* XPT_RAVE :: CX20_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: SCD_NUMA [29:24] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_NUMA_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_NUMA_SHIFT 24

/* XPT_RAVE :: CX20_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX20_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: PIDA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_PIDA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_PIDA_VALID_SHIFT 15

/* XPT_RAVE :: CX20_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX20_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: SCD_PIDA [12:00] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PIDA_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PIDA_SHIFT 0

/***************************************************************************
 *CX20_REC_SCD_PIDS_B - Context SCD map PIDS B
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX20_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX20_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_B [30:30] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_MASK 0x40000000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_SHIFT 30

/* XPT_RAVE :: CX20_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: SCD_NUMB [29:24] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_NUMB_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_NUMB_SHIFT 24

/* XPT_RAVE :: CX20_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX20_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: PID_CHB_VALID [15:15] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_PID_CHB_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_PID_CHB_VALID_SHIFT 15

/* XPT_RAVE :: CX20_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX20_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: SCD_PID_CHB [12:00] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PID_CHB_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PID_CHB_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX20_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX20_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_B [30:30] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_B_MASK 0x40000000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_B_SHIFT 30

/* XPT_RAVE :: CX20_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: SCD_NUMB [29:24] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_NUMB_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_NUMB_SHIFT 24

/* XPT_RAVE :: CX20_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX20_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: PIDB_VALID [15:15] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_PIDB_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_PIDB_VALID_SHIFT 15

/* XPT_RAVE :: CX20_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX20_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: SCD_PIDB [12:00] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PIDB_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PIDB_SHIFT 0

/***************************************************************************
 *CX20_REC_SCD_PIDS_C - Context SCD map PIDS C
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX20_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX20_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_C [30:30] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_MASK 0x40000000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_SHIFT 30

/* XPT_RAVE :: CX20_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: SCD_NUMC [29:24] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_NUMC_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_NUMC_SHIFT 24

/* XPT_RAVE :: CX20_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX20_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: PID_CHC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_PID_CHC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_PID_CHC_VALID_SHIFT 15

/* XPT_RAVE :: CX20_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX20_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: SCD_PID_CHC [12:00] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PID_CHC_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PID_CHC_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX20_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX20_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_C [30:30] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_MASK 0x40000000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_SHIFT 30

/* XPT_RAVE :: CX20_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: SCD_NUMC [29:24] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_NUMC_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_NUMC_SHIFT 24

/* XPT_RAVE :: CX20_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX20_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: PIDC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_PIDC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_PIDC_VALID_SHIFT 15

/* XPT_RAVE :: CX20_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX20_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: SCD_PIDC [12:00] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PIDC_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PIDC_SHIFT 0

/***************************************************************************
 *CX20_REC_SCD_PIDS_D - Context SCD map PIDS D
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX20_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX20_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_D [30:30] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_MASK 0x40000000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_SHIFT 30

/* XPT_RAVE :: CX20_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: SCD_NUMD [29:24] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_NUMD_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_NUMD_SHIFT 24

/* XPT_RAVE :: CX20_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX20_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: PID_CHD_VALID [15:15] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_PID_CHD_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_PID_CHD_VALID_SHIFT 15

/* XPT_RAVE :: CX20_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX20_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: SCD_PID_CHD [12:00] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PID_CHD_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PID_CHD_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX20_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX20_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_D [30:30] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_D_MASK 0x40000000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_D_SHIFT 30

/* XPT_RAVE :: CX20_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: SCD_NUMD [29:24] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_NUMD_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_NUMD_SHIFT 24

/* XPT_RAVE :: CX20_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX20_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: PIDD_VALID [15:15] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_PIDD_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_PIDD_VALID_SHIFT 15

/* XPT_RAVE :: CX20_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX20_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: SCD_PIDD [12:00] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PIDD_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PIDD_SHIFT 0

/***************************************************************************
 *CX20_REC_SCD_PIDS_E - Context SCD map PIDS E
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX20_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX20_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_E [30:30] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_MASK 0x40000000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_SHIFT 30

/* XPT_RAVE :: CX20_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: SCD_NUME [29:24] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_NUME_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_NUME_SHIFT 24

/* XPT_RAVE :: CX20_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX20_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: PID_CHE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_PID_CHE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_PID_CHE_VALID_SHIFT 15

/* XPT_RAVE :: CX20_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX20_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: SCD_PID_CHE [12:00] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PID_CHE_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PID_CHE_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX20_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX20_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_E [30:30] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_MASK 0x40000000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_SHIFT 30

/* XPT_RAVE :: CX20_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: SCD_NUME [29:24] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_NUME_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_NUME_SHIFT 24

/* XPT_RAVE :: CX20_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX20_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: PIDE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_PIDE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_PIDE_VALID_SHIFT 15

/* XPT_RAVE :: CX20_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX20_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: SCD_PIDE [12:00] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PIDE_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PIDE_SHIFT 0

/***************************************************************************
 *CX20_REC_SCD_PIDS_F - Context SCD map PIDS F
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX20_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX20_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_F [30:30] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_MASK 0x40000000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_SHIFT 30

/* XPT_RAVE :: CX20_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: SCD_NUMF [29:24] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_NUMF_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_NUMF_SHIFT 24

/* XPT_RAVE :: CX20_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX20_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: PID_CHF_VALID [15:15] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_PID_CHF_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_PID_CHF_VALID_SHIFT 15

/* XPT_RAVE :: CX20_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX20_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: SCD_PID_CHF [12:00] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PID_CHF_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PID_CHF_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX20_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX20_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_F [30:30] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_F_MASK 0x40000000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_F_SHIFT 30

/* XPT_RAVE :: CX20_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: SCD_NUMF [29:24] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_NUMF_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_NUMF_SHIFT 24

/* XPT_RAVE :: CX20_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX20_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: PIDF_VALID [15:15] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_PIDF_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_PIDF_VALID_SHIFT 15

/* XPT_RAVE :: CX20_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX20_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: SCD_PIDF [12:00] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PIDF_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PIDF_SHIFT 0

/***************************************************************************
 *CX20_REC_SCD_PIDS_G - Context SCD map PIDS G
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX20_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX20_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_G [30:30] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_MASK 0x40000000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_SHIFT 30

/* XPT_RAVE :: CX20_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: SCD_NUMG [29:24] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_NUMG_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_NUMG_SHIFT 24

/* XPT_RAVE :: CX20_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX20_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: PID_CHG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_PID_CHG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_PID_CHG_VALID_SHIFT 15

/* XPT_RAVE :: CX20_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX20_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: SCD_PID_CHG [12:00] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PID_CHG_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PID_CHG_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX20_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX20_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_G [30:30] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_MASK 0x40000000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_SHIFT 30

/* XPT_RAVE :: CX20_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: SCD_NUMG [29:24] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_NUMG_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_NUMG_SHIFT 24

/* XPT_RAVE :: CX20_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX20_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: PIDG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_PIDG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_PIDG_VALID_SHIFT 15

/* XPT_RAVE :: CX20_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX20_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: SCD_PIDG [12:00] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PIDG_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PIDG_SHIFT 0

/***************************************************************************
 *CX20_REC_SCD_PIDS_H - Context SCD map PIDS H
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX20_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX20_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_H [30:30] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_MASK 0x40000000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_SHIFT 30

/* XPT_RAVE :: CX20_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: SCD_NUMH [29:24] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_NUMH_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_NUMH_SHIFT 24

/* XPT_RAVE :: CX20_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX20_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: PID_CHH_VALID [15:15] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_PID_CHH_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_PID_CHH_VALID_SHIFT 15

/* XPT_RAVE :: CX20_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX20_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: SCD_PID_CHH [12:00] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PID_CHH_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PID_CHH_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX20_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX20_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_H [30:30] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_H_MASK 0x40000000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_H_SHIFT 30

/* XPT_RAVE :: CX20_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: SCD_NUMH [29:24] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_NUMH_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_NUMH_SHIFT 24

/* XPT_RAVE :: CX20_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX20_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: PIDH_VALID [15:15] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_PIDH_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_PIDH_VALID_SHIFT 15

/* XPT_RAVE :: CX20_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX20_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: SCD_PIDH [12:00] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PIDH_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PIDH_SHIFT 0

/***************************************************************************
 *CX20_AV_MISC_CONFIG1 - Context Miscellaneous Config 1 Register
 ***************************************************************************/
/* XPT_RAVE :: CX20_AV_MISC_CONFIG1 :: BAND_HOLD_EN [31:31] */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG1_BAND_HOLD_EN_MASK       0x80000000
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG1_BAND_HOLD_EN_SHIFT      31

/* XPT_RAVE :: CX20_AV_MISC_CONFIG1 :: EMU_PREV_BYTE_REMOVE [30:30] */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_MASK 0x40000000
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_SHIFT 30

/* XPT_RAVE :: CX20_AV_MISC_CONFIG1 :: SHIFT_PTS [29:29] */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG1_SHIFT_PTS_MASK          0x20000000
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG1_SHIFT_PTS_SHIFT         29

/* XPT_RAVE :: CX20_AV_MISC_CONFIG1 :: CONVERT_PTS [28:28] */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG1_CONVERT_PTS_MASK        0x10000000
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG1_CONVERT_PTS_SHIFT       28

/* XPT_RAVE :: CX20_AV_MISC_CONFIG1 :: PES_SYNC_MODE [27:26] */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG1_PES_SYNC_MODE_MASK      0x0c000000
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG1_PES_SYNC_MODE_SHIFT     26

/* XPT_RAVE :: CX20_AV_MISC_CONFIG1 :: PES_TYPE_MODE [25:24] */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG1_PES_TYPE_MODE_MASK      0x03000000
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG1_PES_TYPE_MODE_SHIFT     24

/* XPT_RAVE :: CX20_AV_MISC_CONFIG1 :: EMU_PREV_MODE [23:23] */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG1_EMU_PREV_MODE_MASK      0x00800000
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG1_EMU_PREV_MODE_SHIFT     23

/* XPT_RAVE :: CX20_AV_MISC_CONFIG1 :: OUTPUT_FORMAT [22:21] */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG1_OUTPUT_FORMAT_MASK      0x00600000
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG1_OUTPUT_FORMAT_SHIFT     21

/* XPT_RAVE :: CX20_AV_MISC_CONFIG1 :: CONTEXT_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG1_CONTEXT_ENABLE_MASK     0x00100000
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG1_CONTEXT_ENABLE_SHIFT    20

/* XPT_RAVE :: CX20_AV_MISC_CONFIG1 :: INPUT_ES_FORMAT [19:16] */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG1_INPUT_ES_FORMAT_MASK    0x000f0000
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG1_INPUT_ES_FORMAT_SHIFT   16

/* XPT_RAVE :: CX20_AV_MISC_CONFIG1 :: STREAM_ID_HI [15:08] */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG1_STREAM_ID_HI_MASK       0x0000ff00
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG1_STREAM_ID_HI_SHIFT      8

/* XPT_RAVE :: CX20_AV_MISC_CONFIG1 :: STREAM_ID_LO [07:00] */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG1_STREAM_ID_LO_MASK       0x000000ff
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG1_STREAM_ID_LO_SHIFT      0

/***************************************************************************
 *CX20_AV_MISC_CONFIG2 - Context Miscellaneous Config 2 Register
 ***************************************************************************/
/* XPT_RAVE :: CX20_AV_MISC_CONFIG2 :: DISABLE_BEFORE_PES [31:31] */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_MASK 0x80000000
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_SHIFT 31

/* XPT_RAVE :: CX20_AV_MISC_CONFIG2 :: reserved_for_eco0 [30:22] */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG2_reserved_for_eco0_MASK  0x7fc00000
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG2_reserved_for_eco0_SHIFT 22

/* XPT_RAVE :: CX20_AV_MISC_CONFIG2 :: ITB_ENDIAN_CTRL [21:21] */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_MASK    0x00200000
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_SHIFT   21

/* XPT_RAVE :: CX20_AV_MISC_CONFIG2 :: CDB_ENDIAN_CTRL [20:20] */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_MASK    0x00100000
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_SHIFT   20

/* XPT_RAVE :: CX20_AV_MISC_CONFIG2 :: reserved_for_eco1 [19:12] */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG2_reserved_for_eco1_MASK  0x000ff000
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG2_reserved_for_eco1_SHIFT 12

/* XPT_RAVE :: CX20_AV_MISC_CONFIG2 :: IP_MODE_EN [11:11] */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG2_IP_MODE_EN_MASK         0x00000800
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG2_IP_MODE_EN_SHIFT        11

/* XPT_RAVE :: CX20_AV_MISC_CONFIG2 :: CONTEXT_DMEM_BASE [10:00] */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_MASK  0x000007ff
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *CX20_AV_MISC_CONFIG3 - Context Miscellaneous Config 3 Register
 ***************************************************************************/
/* XPT_RAVE :: CX20_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_HI [31:24] */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_SHIFT 24

/* XPT_RAVE :: CX20_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_LO [23:16] */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_SHIFT 16

/* XPT_RAVE :: CX20_AV_MISC_CONFIG3 :: PCR_RTS_EN [15:15] */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG3_PCR_RTS_EN_MASK         0x00008000
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG3_PCR_RTS_EN_SHIFT        15

/* XPT_RAVE :: CX20_AV_MISC_CONFIG3 :: DISABLE_PRV_HDR_DMEM [14:14] */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_MASK 0x00004000
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_SHIFT 14

/* XPT_RAVE :: CX20_AV_MISC_CONFIG3 :: ENABLE_BPP_SEARCH [13:13] */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_MASK  0x00002000
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_SHIFT 13

/* XPT_RAVE :: CX20_AV_MISC_CONFIG3 :: CHK_PACK_HDR_IN_AF [12:12] */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_MASK 0x00001000
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_SHIFT 12

/* XPT_RAVE :: CX20_AV_MISC_CONFIG3 :: CP_PERM_CHANGE_DETECT [11:11] */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_MASK 0x00000800
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_SHIFT 11

/* XPT_RAVE :: CX20_AV_MISC_CONFIG3 :: PES_EXT_SEARCH_MODE [10:09] */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_MASK 0x00000600
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_SHIFT 9

/* XPT_RAVE :: CX20_AV_MISC_CONFIG3 :: CDB_ITB_DEPTH_MODE [08:08] */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_MASK 0x00000100
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_SHIFT 8

/* XPT_RAVE :: CX20_AV_MISC_CONFIG3 :: DISABLE_PKT_ERRORS [07:07] */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_MASK 0x00000080
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_SHIFT 7

/* XPT_RAVE :: CX20_AV_MISC_CONFIG3 :: DISABLE_CC_CHECK [06:06] */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG3_DISABLE_CC_CHECK_MASK   0x00000040
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG3_DISABLE_CC_CHECK_SHIFT  6

/* XPT_RAVE :: CX20_AV_MISC_CONFIG3 :: MAX_COMPARE_PATTERNS [05:00] */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_MASK 0x0000003f
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_SHIFT 0

/***************************************************************************
 *CX20_AV_INTERRUPT_ENABLES - Context Interrupt Enables
 ***************************************************************************/
/* XPT_RAVE :: CX20_AV_INTERRUPT_ENABLES :: reserved0 [31:12] */
#define BCHP_XPT_RAVE_CX20_AV_INTERRUPT_ENABLES_reserved0_MASK     0xfffff000
#define BCHP_XPT_RAVE_CX20_AV_INTERRUPT_ENABLES_reserved0_SHIFT    12

/* XPT_RAVE :: CX20_AV_INTERRUPT_ENABLES :: ITB_UPPER_THRESH_INT_EN [11:11] */
#define BCHP_XPT_RAVE_CX20_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_MASK 0x00000800
#define BCHP_XPT_RAVE_CX20_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_SHIFT 11

/* XPT_RAVE :: CX20_AV_INTERRUPT_ENABLES :: ITB_LOWER_THRESH_INT_EN [10:10] */
#define BCHP_XPT_RAVE_CX20_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_MASK 0x00000400
#define BCHP_XPT_RAVE_CX20_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_SHIFT 10

/* XPT_RAVE :: CX20_AV_INTERRUPT_ENABLES :: CDB_UPPER_THRESH_INT_EN [09:09] */
#define BCHP_XPT_RAVE_CX20_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_MASK 0x00000200
#define BCHP_XPT_RAVE_CX20_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_SHIFT 9

/* XPT_RAVE :: CX20_AV_INTERRUPT_ENABLES :: CDB_LOWER_THRESH_INT_EN [08:08] */
#define BCHP_XPT_RAVE_CX20_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_MASK 0x00000100
#define BCHP_XPT_RAVE_CX20_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_SHIFT 8

/* XPT_RAVE :: CX20_AV_INTERRUPT_ENABLES :: LAST_CMD_INT_EN [07:07] */
#define BCHP_XPT_RAVE_CX20_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_MASK 0x00000080
#define BCHP_XPT_RAVE_CX20_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_SHIFT 7

/* XPT_RAVE :: CX20_AV_INTERRUPT_ENABLES :: SPLICE_INT_EN [06:06] */
#define BCHP_XPT_RAVE_CX20_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_MASK 0x00000040
#define BCHP_XPT_RAVE_CX20_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_SHIFT 6

/* XPT_RAVE :: CX20_AV_INTERRUPT_ENABLES :: ITB_OVERFLOW_INT_EN [05:05] */
#define BCHP_XPT_RAVE_CX20_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_MASK 0x00000020
#define BCHP_XPT_RAVE_CX20_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_SHIFT 5

/* XPT_RAVE :: CX20_AV_INTERRUPT_ENABLES :: CDB_OVERFLOW_INT_EN [04:04] */
#define BCHP_XPT_RAVE_CX20_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_MASK 0x00000010
#define BCHP_XPT_RAVE_CX20_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_SHIFT 4

/* XPT_RAVE :: CX20_AV_INTERRUPT_ENABLES :: CC_ERROR_INT_EN [03:03] */
#define BCHP_XPT_RAVE_CX20_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_MASK 0x00000008
#define BCHP_XPT_RAVE_CX20_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_SHIFT 3

/* XPT_RAVE :: CX20_AV_INTERRUPT_ENABLES :: TEI_ERROR_INT_EN [02:02] */
#define BCHP_XPT_RAVE_CX20_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_MASK 0x00000004
#define BCHP_XPT_RAVE_CX20_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_SHIFT 2

/* XPT_RAVE :: CX20_AV_INTERRUPT_ENABLES :: PUSI_ERROR_INT_EN [01:01] */
#define BCHP_XPT_RAVE_CX20_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_MASK 0x00000002
#define BCHP_XPT_RAVE_CX20_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_SHIFT 1

/* XPT_RAVE :: CX20_AV_INTERRUPT_ENABLES :: EMU_ERROR_INT_EN [00:00] */
#define BCHP_XPT_RAVE_CX20_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_MASK 0x00000001
#define BCHP_XPT_RAVE_CX20_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_SHIFT 0

/***************************************************************************
 *CX20_AV_COMP1_CONTROL - Context Comparator 1 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX20_AV_COMP1_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX20_AV_COMP1_CONTROL_reserved_for_eco0_MASK 0xf8000000
#define BCHP_XPT_RAVE_CX20_AV_COMP1_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX20_AV_COMP1_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX20_AV_COMP1_CONTROL_ALIGNMENT_EN_MASK      0x04000000
#define BCHP_XPT_RAVE_CX20_AV_COMP1_CONTROL_ALIGNMENT_EN_SHIFT     26

/* XPT_RAVE :: CX20_AV_COMP1_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX20_AV_COMP1_CONTROL_COMPARE_ES_DATA_MASK   0x02000000
#define BCHP_XPT_RAVE_CX20_AV_COMP1_CONTROL_COMPARE_ES_DATA_SHIFT  25

/* XPT_RAVE :: CX20_AV_COMP1_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX20_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX20_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX20_AV_COMP1_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX20_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX20_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX20_AV_COMP1_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX20_AV_COMP1_CONTROL_COMPARE_ALL_DATA_MASK  0x00400000
#define BCHP_XPT_RAVE_CX20_AV_COMP1_CONTROL_COMPARE_ALL_DATA_SHIFT 22

/* XPT_RAVE :: CX20_AV_COMP1_CONTROL :: CASCADE_ENABLE [21:21] */
#define BCHP_XPT_RAVE_CX20_AV_COMP1_CONTROL_CASCADE_ENABLE_MASK    0x00200000
#define BCHP_XPT_RAVE_CX20_AV_COMP1_CONTROL_CASCADE_ENABLE_SHIFT   21

/* XPT_RAVE :: CX20_AV_COMP1_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX20_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_MASK 0x00100000
#define BCHP_XPT_RAVE_CX20_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX20_AV_COMP1_CONTROL :: NUM_COMPARE_BYTES [19:17] */
#define BCHP_XPT_RAVE_CX20_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_MASK 0x000e0000
#define BCHP_XPT_RAVE_CX20_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX20_AV_COMP1_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX20_AV_COMP1_CONTROL_REPEAT_BYTE_MASK       0x0001e000
#define BCHP_XPT_RAVE_CX20_AV_COMP1_CONTROL_REPEAT_BYTE_SHIFT      13

/* XPT_RAVE :: CX20_AV_COMP1_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX20_AV_COMP1_CONTROL_COMP_ENABLE_MASK       0x00001000
#define BCHP_XPT_RAVE_CX20_AV_COMP1_CONTROL_COMP_ENABLE_SHIFT      12

/* XPT_RAVE :: CX20_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX20_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX20_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX20_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX20_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX20_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX20_AV_COMP1_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX20_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX20_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX20_AV_COMP1_COMPARE_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX20_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX20_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX20_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX20_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX20_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX20_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX20_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX20_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX20_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX20_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX20_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX20_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX20_AV_COMP1_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX20_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX20_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX20_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX20_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX20_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX20_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX20_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX20_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX20_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX20_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX20_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX20_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX20_AV_COMP1_FILTER_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX20_AV_COMP1_FILTER_VAL :: Exclusion_Value_D :: COMP1_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX20_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX20_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX20_AV_COMP1_FILTER_VAL :: Inclusion_Range_D :: COMP1_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX20_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX20_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX20_AV_COMP1_FILTER_VAL :: Exclusion_Value_C :: COMP1_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX20_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX20_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX20_AV_COMP1_FILTER_VAL :: Inclusion_Range_C :: COMP1_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX20_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX20_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX20_AV_COMP1_FILTER_VAL :: Exclusion_Value_B :: COMP1_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX20_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX20_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX20_AV_COMP1_FILTER_VAL :: Inclusion_Range_B :: COMP1_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX20_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX20_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX20_AV_COMP1_FILTER_VAL :: Exclusion_Value_A :: COMP1_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX20_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX20_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX20_AV_COMP1_FILTER_VAL :: Inclusion_Range_A :: COMP1_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX20_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX20_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX20_AV_COMP1_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX20_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP1_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX20_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX20_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX20_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP1_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX20_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX20_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX20_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP1_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX20_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX20_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX20_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP1_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX20_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX20_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX20_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP1_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX20_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX20_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX20_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP1_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX20_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX20_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX20_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP1_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX20_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX20_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX20_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP1_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX20_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX20_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX20_AV_COMP2_CONTROL - Context Comparator 2 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX20_AV_COMP2_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX20_AV_COMP2_CONTROL_reserved_for_eco0_MASK 0xf8000000
#define BCHP_XPT_RAVE_CX20_AV_COMP2_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX20_AV_COMP2_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX20_AV_COMP2_CONTROL_ALIGNMENT_EN_MASK      0x04000000
#define BCHP_XPT_RAVE_CX20_AV_COMP2_CONTROL_ALIGNMENT_EN_SHIFT     26

/* XPT_RAVE :: CX20_AV_COMP2_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX20_AV_COMP2_CONTROL_COMPARE_ES_DATA_MASK   0x02000000
#define BCHP_XPT_RAVE_CX20_AV_COMP2_CONTROL_COMPARE_ES_DATA_SHIFT  25

/* XPT_RAVE :: CX20_AV_COMP2_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX20_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX20_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX20_AV_COMP2_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX20_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX20_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX20_AV_COMP2_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX20_AV_COMP2_CONTROL_COMPARE_ALL_DATA_MASK  0x00400000
#define BCHP_XPT_RAVE_CX20_AV_COMP2_CONTROL_COMPARE_ALL_DATA_SHIFT 22

/* XPT_RAVE :: CX20_AV_COMP2_CONTROL :: reserved_for_eco1 [21:21] */
#define BCHP_XPT_RAVE_CX20_AV_COMP2_CONTROL_reserved_for_eco1_MASK 0x00200000
#define BCHP_XPT_RAVE_CX20_AV_COMP2_CONTROL_reserved_for_eco1_SHIFT 21

/* XPT_RAVE :: CX20_AV_COMP2_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX20_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_MASK 0x00100000
#define BCHP_XPT_RAVE_CX20_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX20_AV_COMP2_CONTROL :: reserved_for_eco2 [19:19] */
#define BCHP_XPT_RAVE_CX20_AV_COMP2_CONTROL_reserved_for_eco2_MASK 0x00080000
#define BCHP_XPT_RAVE_CX20_AV_COMP2_CONTROL_reserved_for_eco2_SHIFT 19

/* XPT_RAVE :: CX20_AV_COMP2_CONTROL :: NUM_COMPARE_BYTES [18:17] */
#define BCHP_XPT_RAVE_CX20_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_MASK 0x00060000
#define BCHP_XPT_RAVE_CX20_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX20_AV_COMP2_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX20_AV_COMP2_CONTROL_REPEAT_BYTE_MASK       0x0001e000
#define BCHP_XPT_RAVE_CX20_AV_COMP2_CONTROL_REPEAT_BYTE_SHIFT      13

/* XPT_RAVE :: CX20_AV_COMP2_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX20_AV_COMP2_CONTROL_COMP_ENABLE_MASK       0x00001000
#define BCHP_XPT_RAVE_CX20_AV_COMP2_CONTROL_COMP_ENABLE_SHIFT      12

/* XPT_RAVE :: CX20_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX20_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX20_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX20_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX20_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX20_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX20_AV_COMP2_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX20_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX20_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX20_AV_COMP2_COMPARE_VAL - Context Comparator 2 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX20_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX20_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX20_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX20_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX20_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX20_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX20_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX20_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX20_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX20_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX20_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX20_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX20_AV_COMP2_MASK_VAL - Context Comparator 2 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX20_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX20_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX20_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX20_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX20_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX20_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX20_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX20_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX20_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX20_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX20_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX20_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX20_AV_COMP2_FILTER_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX20_AV_COMP2_FILTER_VAL :: Exclusion_Value_D :: COMP2_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX20_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX20_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX20_AV_COMP2_FILTER_VAL :: Inclusion_Range_D :: COMP2_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX20_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX20_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX20_AV_COMP2_FILTER_VAL :: Exclusion_Value_C :: COMP2_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX20_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX20_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX20_AV_COMP2_FILTER_VAL :: Inclusion_Range_C :: COMP2_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX20_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX20_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX20_AV_COMP2_FILTER_VAL :: Exclusion_Value_B :: COMP2_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX20_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX20_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX20_AV_COMP2_FILTER_VAL :: Inclusion_Range_B :: COMP2_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX20_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX20_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX20_AV_COMP2_FILTER_VAL :: Exclusion_Value_A :: COMP2_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX20_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX20_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX20_AV_COMP2_FILTER_VAL :: Inclusion_Range_A :: COMP2_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX20_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX20_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX20_AV_COMP2_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX20_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP2_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX20_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX20_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX20_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP2_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX20_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX20_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX20_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP2_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX20_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX20_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX20_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP2_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX20_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX20_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX20_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP2_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX20_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX20_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX20_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP2_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX20_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX20_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX20_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP2_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX20_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX20_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX20_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP2_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX20_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX20_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX20_AV_COMP12_FILTER_MODE - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX20_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_D [31:30] */
#define BCHP_XPT_RAVE_CX20_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_MASK 0xc0000000
#define BCHP_XPT_RAVE_CX20_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_SHIFT 30

/* XPT_RAVE :: CX20_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_D [29:28] */
#define BCHP_XPT_RAVE_CX20_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_MASK 0x30000000
#define BCHP_XPT_RAVE_CX20_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_SHIFT 28

/* XPT_RAVE :: CX20_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_C [27:26] */
#define BCHP_XPT_RAVE_CX20_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_MASK 0x0c000000
#define BCHP_XPT_RAVE_CX20_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_SHIFT 26

/* XPT_RAVE :: CX20_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_C [25:24] */
#define BCHP_XPT_RAVE_CX20_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_MASK 0x03000000
#define BCHP_XPT_RAVE_CX20_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_SHIFT 24

/* XPT_RAVE :: CX20_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_B [23:22] */
#define BCHP_XPT_RAVE_CX20_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_MASK 0x00c00000
#define BCHP_XPT_RAVE_CX20_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_SHIFT 22

/* XPT_RAVE :: CX20_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_B [21:20] */
#define BCHP_XPT_RAVE_CX20_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_MASK 0x00300000
#define BCHP_XPT_RAVE_CX20_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_SHIFT 20

/* XPT_RAVE :: CX20_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_A [19:18] */
#define BCHP_XPT_RAVE_CX20_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_MASK 0x000c0000
#define BCHP_XPT_RAVE_CX20_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_SHIFT 18

/* XPT_RAVE :: CX20_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_A [17:16] */
#define BCHP_XPT_RAVE_CX20_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_MASK 0x00030000
#define BCHP_XPT_RAVE_CX20_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_SHIFT 16

/* XPT_RAVE :: CX20_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_D [15:14] */
#define BCHP_XPT_RAVE_CX20_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_MASK 0x0000c000
#define BCHP_XPT_RAVE_CX20_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_SHIFT 14

/* XPT_RAVE :: CX20_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_D [13:12] */
#define BCHP_XPT_RAVE_CX20_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_MASK 0x00003000
#define BCHP_XPT_RAVE_CX20_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_SHIFT 12

/* XPT_RAVE :: CX20_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_C [11:10] */
#define BCHP_XPT_RAVE_CX20_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX20_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_SHIFT 10

/* XPT_RAVE :: CX20_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_C [09:08] */
#define BCHP_XPT_RAVE_CX20_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_MASK 0x00000300
#define BCHP_XPT_RAVE_CX20_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_SHIFT 8

/* XPT_RAVE :: CX20_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_B [07:06] */
#define BCHP_XPT_RAVE_CX20_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_MASK 0x000000c0
#define BCHP_XPT_RAVE_CX20_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_SHIFT 6

/* XPT_RAVE :: CX20_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_B [05:04] */
#define BCHP_XPT_RAVE_CX20_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_MASK 0x00000030
#define BCHP_XPT_RAVE_CX20_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_SHIFT 4

/* XPT_RAVE :: CX20_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_A [03:02] */
#define BCHP_XPT_RAVE_CX20_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_MASK 0x0000000c
#define BCHP_XPT_RAVE_CX20_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_SHIFT 2

/* XPT_RAVE :: CX20_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_A [01:00] */
#define BCHP_XPT_RAVE_CX20_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_MASK 0x00000003
#define BCHP_XPT_RAVE_CX20_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_SHIFT 0

/***************************************************************************
 *CX20_AV_PID_STREAM_ID - Context PID and Stream ID Filter Value
 ***************************************************************************/
/* XPT_RAVE :: CX20_AV_PID_STREAM_ID :: PRV_HDR_ITB_EN [31:31] */
#define BCHP_XPT_RAVE_CX20_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_MASK    0x80000000
#define BCHP_XPT_RAVE_CX20_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_SHIFT   31

/* XPT_RAVE :: CX20_AV_PID_STREAM_ID :: PID_VALID [30:30] */
#define BCHP_XPT_RAVE_CX20_AV_PID_STREAM_ID_PID_VALID_MASK         0x40000000
#define BCHP_XPT_RAVE_CX20_AV_PID_STREAM_ID_PID_VALID_SHIFT        30

/* XPT_RAVE :: CX20_AV_PID_STREAM_ID :: AUD_FRAME_INFO [29:26] */
#define BCHP_XPT_RAVE_CX20_AV_PID_STREAM_ID_AUD_FRAME_INFO_MASK    0x3c000000
#define BCHP_XPT_RAVE_CX20_AV_PID_STREAM_ID_AUD_FRAME_INFO_SHIFT   26

/* XPT_RAVE :: CX20_AV_PID_STREAM_ID :: SSID_ENABLE [25:25] */
#define BCHP_XPT_RAVE_CX20_AV_PID_STREAM_ID_SSID_ENABLE_MASK       0x02000000
#define BCHP_XPT_RAVE_CX20_AV_PID_STREAM_ID_SSID_ENABLE_SHIFT      25

/* XPT_RAVE :: CX20_AV_PID_STREAM_ID :: SPLICE_EN [24:24] */
#define BCHP_XPT_RAVE_CX20_AV_PID_STREAM_ID_SPLICE_EN_MASK         0x01000000
#define BCHP_XPT_RAVE_CX20_AV_PID_STREAM_ID_SPLICE_EN_SHIFT        24

/* XPT_RAVE :: CX20_AV_PID_STREAM_ID :: reserved_for_eco0 [23:21] */
#define BCHP_XPT_RAVE_CX20_AV_PID_STREAM_ID_reserved_for_eco0_MASK 0x00e00000
#define BCHP_XPT_RAVE_CX20_AV_PID_STREAM_ID_reserved_for_eco0_SHIFT 21

/* XPT_RAVE :: CX20_AV_PID_STREAM_ID :: BAND_NUM [20:16] */
#define BCHP_XPT_RAVE_CX20_AV_PID_STREAM_ID_BAND_NUM_MASK          0x001f0000
#define BCHP_XPT_RAVE_CX20_AV_PID_STREAM_ID_BAND_NUM_SHIFT         16

/* XPT_RAVE :: CX20_AV_PID_STREAM_ID :: FILTER_PID_STREAM_ID [15:00] */
#define BCHP_XPT_RAVE_CX20_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX20_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_SHIFT 0

/***************************************************************************
 *CX20_REC_CTRL1 - Record Control Register 1
 ***************************************************************************/
/* XPT_RAVE :: CX20_REC_CTRL1 :: reserved_for_eco0 [31:16] */
#define BCHP_XPT_RAVE_CX20_REC_CTRL1_reserved_for_eco0_MASK        0xffff0000
#define BCHP_XPT_RAVE_CX20_REC_CTRL1_reserved_for_eco0_SHIFT       16

/* XPT_RAVE :: CX20_REC_CTRL1 :: DTV2MPEG_PADNUM [15:08] */
#define BCHP_XPT_RAVE_CX20_REC_CTRL1_DTV2MPEG_PADNUM_MASK          0x0000ff00
#define BCHP_XPT_RAVE_CX20_REC_CTRL1_DTV2MPEG_PADNUM_SHIFT         8

/* XPT_RAVE :: CX20_REC_CTRL1 :: reserved_for_eco1 [07:06] */
#define BCHP_XPT_RAVE_CX20_REC_CTRL1_reserved_for_eco1_MASK        0x000000c0
#define BCHP_XPT_RAVE_CX20_REC_CTRL1_reserved_for_eco1_SHIFT       6

/* XPT_RAVE :: CX20_REC_CTRL1 :: ATSC_SCRAM_CTRL [05:05] */
#define BCHP_XPT_RAVE_CX20_REC_CTRL1_ATSC_SCRAM_CTRL_MASK          0x00000020
#define BCHP_XPT_RAVE_CX20_REC_CTRL1_ATSC_SCRAM_CTRL_SHIFT         5

/* XPT_RAVE :: CX20_REC_CTRL1 :: PARSE_SC [04:04] */
#define BCHP_XPT_RAVE_CX20_REC_CTRL1_PARSE_SC_MASK                 0x00000010
#define BCHP_XPT_RAVE_CX20_REC_CTRL1_PARSE_SC_SHIFT                4

/* XPT_RAVE :: CX20_REC_CTRL1 :: SEAMLESS_PAUSE_MODE [03:03] */
#define BCHP_XPT_RAVE_CX20_REC_CTRL1_SEAMLESS_PAUSE_MODE_MASK      0x00000008
#define BCHP_XPT_RAVE_CX20_REC_CTRL1_SEAMLESS_PAUSE_MODE_SHIFT     3

/* XPT_RAVE :: CX20_REC_CTRL1 :: DTV_PF_TOGGLE_DIS [02:02] */
#define BCHP_XPT_RAVE_CX20_REC_CTRL1_DTV_PF_TOGGLE_DIS_MASK        0x00000004
#define BCHP_XPT_RAVE_CX20_REC_CTRL1_DTV_PF_TOGGLE_DIS_SHIFT       2

/* XPT_RAVE :: CX20_REC_CTRL1 :: REC_DTV2MPG_EN [01:01] */
#define BCHP_XPT_RAVE_CX20_REC_CTRL1_REC_DTV2MPG_EN_MASK           0x00000002
#define BCHP_XPT_RAVE_CX20_REC_CTRL1_REC_DTV2MPG_EN_SHIFT          1

/* XPT_RAVE :: CX20_REC_CTRL1 :: REC_TIMESTAMP_ENABLE [00:00] */
#define BCHP_XPT_RAVE_CX20_REC_CTRL1_REC_TIMESTAMP_ENABLE_MASK     0x00000001
#define BCHP_XPT_RAVE_CX20_REC_CTRL1_REC_TIMESTAMP_ENABLE_SHIFT    0

/***************************************************************************
 *CX20_REC_INIT_TS - Record Initial Timestamp Value Register
 ***************************************************************************/
/* XPT_RAVE :: CX20_REC_INIT_TS :: INIT_TS [31:00] */
#define BCHP_XPT_RAVE_CX20_REC_INIT_TS_INIT_TS_MASK                0xffffffff
#define BCHP_XPT_RAVE_CX20_REC_INIT_TS_INIT_TS_SHIFT               0

/***************************************************************************
 *CX20_REC_TS_CTRL - Record Timestamp Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX20_REC_TS_CTRL :: reserved_for_eco0 [31:06] */
#define BCHP_XPT_RAVE_CX20_REC_TS_CTRL_reserved_for_eco0_MASK      0xffffffc0
#define BCHP_XPT_RAVE_CX20_REC_TS_CTRL_reserved_for_eco0_SHIFT     6

/* XPT_RAVE :: CX20_REC_TS_CTRL :: TS_CHECK_DIS [05:05] */
#define BCHP_XPT_RAVE_CX20_REC_TS_CTRL_TS_CHECK_DIS_MASK           0x00000020
#define BCHP_XPT_RAVE_CX20_REC_TS_CTRL_TS_CHECK_DIS_SHIFT          5

/* XPT_RAVE :: CX20_REC_TS_CTRL :: REC_TIMESTAMP_MODE [04:03] */
#define BCHP_XPT_RAVE_CX20_REC_TS_CTRL_REC_TIMESTAMP_MODE_MASK     0x00000018
#define BCHP_XPT_RAVE_CX20_REC_TS_CTRL_REC_TIMESTAMP_MODE_SHIFT    3

/* XPT_RAVE :: CX20_REC_TS_CTRL :: TS_INIT_EN [02:02] */
#define BCHP_XPT_RAVE_CX20_REC_TS_CTRL_TS_INIT_EN_MASK             0x00000004
#define BCHP_XPT_RAVE_CX20_REC_TS_CTRL_TS_INIT_EN_SHIFT            2

/* XPT_RAVE :: CX20_REC_TS_CTRL :: TS_USER_BITS [01:00] */
#define BCHP_XPT_RAVE_CX20_REC_TS_CTRL_TS_USER_BITS_MASK           0x00000003
#define BCHP_XPT_RAVE_CX20_REC_TS_CTRL_TS_USER_BITS_SHIFT          0

/***************************************************************************
 *CX20_REC_TIME_CONFIG - Record Time Configuration Register
 ***************************************************************************/
/* XPT_RAVE :: CX20_REC_TIME_CONFIG :: reserved_for_eco0 [31:25] */
#define BCHP_XPT_RAVE_CX20_REC_TIME_CONFIG_reserved_for_eco0_MASK  0xfe000000
#define BCHP_XPT_RAVE_CX20_REC_TIME_CONFIG_reserved_for_eco0_SHIFT 25

/* XPT_RAVE :: CX20_REC_TIME_CONFIG :: REC_COUNT_MODE [24:24] */
#define BCHP_XPT_RAVE_CX20_REC_TIME_CONFIG_REC_COUNT_MODE_MASK     0x01000000
#define BCHP_XPT_RAVE_CX20_REC_TIME_CONFIG_REC_COUNT_MODE_SHIFT    24

/* XPT_RAVE :: CX20_REC_TIME_CONFIG :: REC_TIMEOUT_VAL [23:00] */
#define BCHP_XPT_RAVE_CX20_REC_TIME_CONFIG_REC_TIMEOUT_VAL_MASK    0x00ffffff
#define BCHP_XPT_RAVE_CX20_REC_TIME_CONFIG_REC_TIMEOUT_VAL_SHIFT   0

/***************************************************************************
 *CX20_AV_MISC_CONFIG4 - Context Miscellaneous Config 4 Register
 ***************************************************************************/
/* XPT_RAVE :: CX20_AV_MISC_CONFIG4 :: RESERVED_CONFIG [31:24] */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG4_RESERVED_CONFIG_MASK    0xff000000
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG4_RESERVED_CONFIG_SHIFT   24

/* XPT_RAVE :: CX20_AV_MISC_CONFIG4 :: reserved_for_eco0 [23:23] */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG4_reserved_for_eco0_MASK  0x00800000
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG4_reserved_for_eco0_SHIFT 23

/* XPT_RAVE :: CX20_AV_MISC_CONFIG4 :: PES_SID_EXT_DEP [22:16] */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG4_PES_SID_EXT_DEP_MASK    0x007f0000
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG4_PES_SID_EXT_DEP_SHIFT   16

/* XPT_RAVE :: CX20_AV_MISC_CONFIG4 :: reserved_for_eco1 [15:15] */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG4_reserved_for_eco1_MASK  0x00008000
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG4_reserved_for_eco1_SHIFT 15

/* XPT_RAVE :: CX20_AV_MISC_CONFIG4 :: PES_SID_EXT_IND [14:08] */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG4_PES_SID_EXT_IND_MASK    0x00007f00
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG4_PES_SID_EXT_IND_SHIFT   8

/* XPT_RAVE :: CX20_AV_MISC_CONFIG4 :: reserved_for_eco2 [07:02] */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG4_reserved_for_eco2_MASK  0x000000fc
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG4_reserved_for_eco2_SHIFT 2

/* XPT_RAVE :: CX20_AV_MISC_CONFIG4 :: PES_SID_EXT_MODE [01:00] */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG4_PES_SID_EXT_MODE_MASK   0x00000003
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG4_PES_SID_EXT_MODE_SHIFT  0

/***************************************************************************
 *CX20_PIC_CTR - Picture Counter register
 ***************************************************************************/
/* XPT_RAVE :: CX20_PIC_CTR :: reserved0 [31:16] */
#define BCHP_XPT_RAVE_CX20_PIC_CTR_reserved0_MASK                  0xffff0000
#define BCHP_XPT_RAVE_CX20_PIC_CTR_reserved0_SHIFT                 16

/* XPT_RAVE :: CX20_PIC_CTR :: VALUE [15:00] */
#define BCHP_XPT_RAVE_CX20_PIC_CTR_VALUE_MASK                      0x0000ffff
#define BCHP_XPT_RAVE_CX20_PIC_CTR_VALUE_SHIFT                     0

/***************************************************************************
 *CX20_PIC_CTR_MODE - Picture Counter Mode Register
 ***************************************************************************/
/* XPT_RAVE :: CX20_PIC_CTR_MODE :: reserved0 [31:31] */
#define BCHP_XPT_RAVE_CX20_PIC_CTR_MODE_reserved0_MASK             0x80000000
#define BCHP_XPT_RAVE_CX20_PIC_CTR_MODE_reserved0_SHIFT            31

/* XPT_RAVE :: CX20_PIC_CTR_MODE :: Valid_PIC_CTR_VALUE [30:28] */
#define BCHP_XPT_RAVE_CX20_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_MASK   0x70000000
#define BCHP_XPT_RAVE_CX20_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_SHIFT  28

/* XPT_RAVE :: CX20_PIC_CTR_MODE :: PIC_CTR_EN [27:27] */
#define BCHP_XPT_RAVE_CX20_PIC_CTR_MODE_PIC_CTR_EN_MASK            0x08000000
#define BCHP_XPT_RAVE_CX20_PIC_CTR_MODE_PIC_CTR_EN_SHIFT           27

/* XPT_RAVE :: CX20_PIC_CTR_MODE :: reserved1 [26:26] */
#define BCHP_XPT_RAVE_CX20_PIC_CTR_MODE_reserved1_MASK             0x04000000
#define BCHP_XPT_RAVE_CX20_PIC_CTR_MODE_reserved1_SHIFT            26

/* XPT_RAVE :: CX20_PIC_CTR_MODE :: PIC_CTR_MODE [25:24] */
#define BCHP_XPT_RAVE_CX20_PIC_CTR_MODE_PIC_CTR_MODE_MASK          0x03000000
#define BCHP_XPT_RAVE_CX20_PIC_CTR_MODE_PIC_CTR_MODE_SHIFT         24

/* XPT_RAVE :: CX20_PIC_CTR_MODE :: SCV0 [23:16] */
#define BCHP_XPT_RAVE_CX20_PIC_CTR_MODE_SCV0_MASK                  0x00ff0000
#define BCHP_XPT_RAVE_CX20_PIC_CTR_MODE_SCV0_SHIFT                 16

/* XPT_RAVE :: CX20_PIC_CTR_MODE :: SCV1 [15:08] */
#define BCHP_XPT_RAVE_CX20_PIC_CTR_MODE_SCV1_MASK                  0x0000ff00
#define BCHP_XPT_RAVE_CX20_PIC_CTR_MODE_SCV1_SHIFT                 8

/* XPT_RAVE :: CX20_PIC_CTR_MODE :: SCV2 [07:00] */
#define BCHP_XPT_RAVE_CX20_PIC_CTR_MODE_SCV2_MASK                  0x000000ff
#define BCHP_XPT_RAVE_CX20_PIC_CTR_MODE_SCV2_SHIFT                 0

/***************************************************************************
 *CX20_REC_TIMER - Record Timer Register
 ***************************************************************************/
/* XPT_RAVE :: CX20_REC_TIMER :: REC_TIMER [31:00] */
#define BCHP_XPT_RAVE_CX20_REC_TIMER_REC_TIMER_MASK                0xffffffff
#define BCHP_XPT_RAVE_CX20_REC_TIMER_REC_TIMER_SHIFT               0

/***************************************************************************
 *CX20_REC_STATE0 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX20_REC_STATE0 :: reserved_for_eco0 [31:18] */
#define BCHP_XPT_RAVE_CX20_REC_STATE0_reserved_for_eco0_MASK       0xfffc0000
#define BCHP_XPT_RAVE_CX20_REC_STATE0_reserved_for_eco0_SHIFT      18

/* XPT_RAVE :: CX20_REC_STATE0 :: REC_INIT_TIME_LO [17:08] */
#define BCHP_XPT_RAVE_CX20_REC_STATE0_REC_INIT_TIME_LO_MASK        0x0003ff00
#define BCHP_XPT_RAVE_CX20_REC_STATE0_REC_INIT_TIME_LO_SHIFT       8

/* XPT_RAVE :: CX20_REC_STATE0 :: reserved_for_eco1 [07:04] */
#define BCHP_XPT_RAVE_CX20_REC_STATE0_reserved_for_eco1_MASK       0x000000f0
#define BCHP_XPT_RAVE_CX20_REC_STATE0_reserved_for_eco1_SHIFT      4

/* XPT_RAVE :: CX20_REC_STATE0 :: LAST_CONV_TIME_STAMP_HI [03:02] */
#define BCHP_XPT_RAVE_CX20_REC_STATE0_LAST_CONV_TIME_STAMP_HI_MASK 0x0000000c
#define BCHP_XPT_RAVE_CX20_REC_STATE0_LAST_CONV_TIME_STAMP_HI_SHIFT 2

/* XPT_RAVE :: CX20_REC_STATE0 :: TS_INITIALIZED [01:01] */
#define BCHP_XPT_RAVE_CX20_REC_STATE0_TS_INITIALIZED_MASK          0x00000002
#define BCHP_XPT_RAVE_CX20_REC_STATE0_TS_INITIALIZED_SHIFT         1

/* XPT_RAVE :: CX20_REC_STATE0 :: REC_INITIALIZED [00:00] */
#define BCHP_XPT_RAVE_CX20_REC_STATE0_REC_INITIALIZED_MASK         0x00000001
#define BCHP_XPT_RAVE_CX20_REC_STATE0_REC_INITIALIZED_SHIFT        0

/***************************************************************************
 *CX20_REC_STATE1 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX20_REC_STATE1 :: REC_INIT_TIME_HI [31:00] */
#define BCHP_XPT_RAVE_CX20_REC_STATE1_REC_INIT_TIME_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX20_REC_STATE1_REC_INIT_TIME_HI_SHIFT       0

/***************************************************************************
 *CX20_REC_STATE2 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX20_REC_STATE2 :: INT_TIME_STAMP [31:00] */
#define BCHP_XPT_RAVE_CX20_REC_STATE2_INT_TIME_STAMP_MASK          0xffffffff
#define BCHP_XPT_RAVE_CX20_REC_STATE2_INT_TIME_STAMP_SHIFT         0

/***************************************************************************
 *CX20_REC_STATE2b - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX20_REC_STATE2b :: LAST_CONV_TIME_STAMP_LO [31:00] */
#define BCHP_XPT_RAVE_CX20_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX20_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_SHIFT 0

/***************************************************************************
 *CX20_REC_STATE3 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX20_REC_STATE3 :: reserved_for_eco0 [31:09] */
#define BCHP_XPT_RAVE_CX20_REC_STATE3_reserved_for_eco0_MASK       0xfffffe00
#define BCHP_XPT_RAVE_CX20_REC_STATE3_reserved_for_eco0_SHIFT      9

/* XPT_RAVE :: CX20_REC_STATE3 :: REC_DSS_PARITY [08:08] */
#define BCHP_XPT_RAVE_CX20_REC_STATE3_REC_DSS_PARITY_MASK          0x00000100
#define BCHP_XPT_RAVE_CX20_REC_STATE3_REC_DSS_PARITY_SHIFT         8

/* XPT_RAVE :: CX20_REC_STATE3 :: REC_COUNT_HI [07:00] */
#define BCHP_XPT_RAVE_CX20_REC_STATE3_REC_COUNT_HI_MASK            0x000000ff
#define BCHP_XPT_RAVE_CX20_REC_STATE3_REC_COUNT_HI_SHIFT           0

/***************************************************************************
 *CX20_REC_COUNT - Record Packet Count Register
 ***************************************************************************/
/* XPT_RAVE :: CX20_REC_COUNT :: REC_COUNT [31:00] */
#define BCHP_XPT_RAVE_CX20_REC_COUNT_REC_COUNT_MASK                0xffffffff
#define BCHP_XPT_RAVE_CX20_REC_COUNT_REC_COUNT_SHIFT               0

/***************************************************************************
 *CX20_PIC_INC_DEC_CTRL - Picture Counter Increment/Decrement/Reset Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX20_PIC_INC_DEC_CTRL :: reserved0 [31:18] */
#define BCHP_XPT_RAVE_CX20_PIC_INC_DEC_CTRL_reserved0_MASK         0xfffc0000
#define BCHP_XPT_RAVE_CX20_PIC_INC_DEC_CTRL_reserved0_SHIFT        18

/* XPT_RAVE :: CX20_PIC_INC_DEC_CTRL :: INC_DEC_MODE [17:16] */
#define BCHP_XPT_RAVE_CX20_PIC_INC_DEC_CTRL_INC_DEC_MODE_MASK      0x00030000
#define BCHP_XPT_RAVE_CX20_PIC_INC_DEC_CTRL_INC_DEC_MODE_SHIFT     16

/* XPT_RAVE :: CX20_PIC_INC_DEC_CTRL :: INC_DEC_VALUE [15:00] */
#define BCHP_XPT_RAVE_CX20_PIC_INC_DEC_CTRL_INC_DEC_VALUE_MASK     0x0000ffff
#define BCHP_XPT_RAVE_CX20_PIC_INC_DEC_CTRL_INC_DEC_VALUE_SHIFT    0

/***************************************************************************
 *CX20_SC - Scrambling Control Monitor Register
 ***************************************************************************/
/* XPT_RAVE :: CX20_SC :: RESERVED_FOR_FW_0 [31:08] */
#define BCHP_XPT_RAVE_CX20_SC_RESERVED_FOR_FW_0_MASK               0xffffff00
#define BCHP_XPT_RAVE_CX20_SC_RESERVED_FOR_FW_0_SHIFT              8

/* XPT_RAVE :: CX20_SC :: SC_ENABLE [07:07] */
#define BCHP_XPT_RAVE_CX20_SC_SC_ENABLE_MASK                       0x00000080
#define BCHP_XPT_RAVE_CX20_SC_SC_ENABLE_SHIFT                      7

/* XPT_RAVE :: CX20_SC :: SC_PUSI_VALID [06:06] */
#define BCHP_XPT_RAVE_CX20_SC_SC_PUSI_VALID_MASK                   0x00000040
#define BCHP_XPT_RAVE_CX20_SC_SC_PUSI_VALID_SHIFT                  6

/* XPT_RAVE :: CX20_SC :: SC_PUSI [05:04] */
#define BCHP_XPT_RAVE_CX20_SC_SC_PUSI_MASK                         0x00000030
#define BCHP_XPT_RAVE_CX20_SC_SC_PUSI_SHIFT                        4

/* XPT_RAVE :: CX20_SC :: SC_OR_MODE [03:03] */
#define BCHP_XPT_RAVE_CX20_SC_SC_OR_MODE_MASK                      0x00000008
#define BCHP_XPT_RAVE_CX20_SC_SC_OR_MODE_SHIFT                     3

/* XPT_RAVE :: CX20_SC :: SC_ALL_VALID [02:02] */
#define BCHP_XPT_RAVE_CX20_SC_SC_ALL_VALID_MASK                    0x00000004
#define BCHP_XPT_RAVE_CX20_SC_SC_ALL_VALID_SHIFT                   2

/* XPT_RAVE :: CX20_SC :: SC_ALL [01:00] */
#define BCHP_XPT_RAVE_CX20_SC_SC_ALL_MASK                          0x00000003
#define BCHP_XPT_RAVE_CX20_SC_SC_ALL_SHIFT                         0

/***************************************************************************
 *CX20_AV_MISC_CONFIG5 - Context Miscellaneous Config 5 Register
 ***************************************************************************/
/* XPT_RAVE :: CX20_AV_MISC_CONFIG5 :: RESERVED_FOR_FW_1 [31:26] */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG5_RESERVED_FOR_FW_1_MASK  0xfc000000
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG5_RESERVED_FOR_FW_1_SHIFT 26

/* XPT_RAVE :: CX20_AV_MISC_CONFIG5 :: ITB_OVFL_INT_STATUS [25:25] */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG5_ITB_OVFL_INT_STATUS_MASK 0x02000000
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG5_ITB_OVFL_INT_STATUS_SHIFT 25

/* XPT_RAVE :: CX20_AV_MISC_CONFIG5 :: CDB_OVFL_INT_STATUS [24:24] */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG5_CDB_OVFL_INT_STATUS_MASK 0x01000000
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG5_CDB_OVFL_INT_STATUS_SHIFT 24

/* XPT_RAVE :: CX20_AV_MISC_CONFIG5 :: ASF_HEADER_LENGTH [23:16] */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG5_ASF_HEADER_LENGTH_MASK  0x00ff0000
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG5_ASF_HEADER_LENGTH_SHIFT 16

/* XPT_RAVE :: CX20_AV_MISC_CONFIG5 :: ASF_ENABLE [15:15] */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG5_ASF_ENABLE_MASK         0x00008000
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG5_ASF_ENABLE_SHIFT        15

/* XPT_RAVE :: CX20_AV_MISC_CONFIG5 :: ASF_AV_MODE [14:14] */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG5_ASF_AV_MODE_MASK        0x00004000
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG5_ASF_AV_MODE_SHIFT       14

/* XPT_RAVE :: CX20_AV_MISC_CONFIG5 :: RESERVED_FOR_FW_2 [13:09] */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG5_RESERVED_FOR_FW_2_MASK  0x00003e00
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG5_RESERVED_FOR_FW_2_SHIFT 9

/* XPT_RAVE :: CX20_AV_MISC_CONFIG5 :: VCT_PID_EN [08:08] */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG5_VCT_PID_EN_MASK         0x00000100
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG5_VCT_PID_EN_SHIFT        8

/* XPT_RAVE :: CX20_AV_MISC_CONFIG5 :: VCT_TABLE_ID [07:00] */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG5_VCT_TABLE_ID_MASK       0x000000ff
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG5_VCT_TABLE_ID_SHIFT      0

/***************************************************************************
 *CX20_RAVE_Reg_1 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX20_RAVE_Reg_1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX20_RAVE_Reg_1_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX20_RAVE_Reg_1_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX20_RAVE_Reg_2 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX20_RAVE_Reg_2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX20_RAVE_Reg_2_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX20_RAVE_Reg_2_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX20_RAVE_Reg_3 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX20_RAVE_Reg_3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX20_RAVE_Reg_3_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX20_RAVE_Reg_3_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX20_ATSOFFSET_CONFIG - Config register for ATS OFFSET feature
 ***************************************************************************/
/* XPT_RAVE :: CX20_ATSOFFSET_CONFIG :: reserved_for_eco0 [31:16] */
#define BCHP_XPT_RAVE_CX20_ATSOFFSET_CONFIG_reserved_for_eco0_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX20_ATSOFFSET_CONFIG_reserved_for_eco0_SHIFT 16

/* XPT_RAVE :: CX20_ATSOFFSET_CONFIG :: LOCAL_ATS_FORMAT [15:15] */
#define BCHP_XPT_RAVE_CX20_ATSOFFSET_CONFIG_LOCAL_ATS_FORMAT_MASK  0x00008000
#define BCHP_XPT_RAVE_CX20_ATSOFFSET_CONFIG_LOCAL_ATS_FORMAT_SHIFT 15

/* XPT_RAVE :: CX20_ATSOFFSET_CONFIG :: LOCAL_ATS_GEN_ENABLE [14:14] */
#define BCHP_XPT_RAVE_CX20_ATSOFFSET_CONFIG_LOCAL_ATS_GEN_ENABLE_MASK 0x00004000
#define BCHP_XPT_RAVE_CX20_ATSOFFSET_CONFIG_LOCAL_ATS_GEN_ENABLE_SHIFT 14

/* XPT_RAVE :: CX20_ATSOFFSET_CONFIG :: SW_ATSOFFSET_ENABLE [13:13] */
#define BCHP_XPT_RAVE_CX20_ATSOFFSET_CONFIG_SW_ATSOFFSET_ENABLE_MASK 0x00002000
#define BCHP_XPT_RAVE_CX20_ATSOFFSET_CONFIG_SW_ATSOFFSET_ENABLE_SHIFT 13

/* XPT_RAVE :: CX20_ATSOFFSET_CONFIG :: PCR_PID_CH_CHANGED [12:12] */
#define BCHP_XPT_RAVE_CX20_ATSOFFSET_CONFIG_PCR_PID_CH_CHANGED_MASK 0x00001000
#define BCHP_XPT_RAVE_CX20_ATSOFFSET_CONFIG_PCR_PID_CH_CHANGED_SHIFT 12

/* XPT_RAVE :: CX20_ATSOFFSET_CONFIG :: ATSOFFSET_ENABLE [11:11] */
#define BCHP_XPT_RAVE_CX20_ATSOFFSET_CONFIG_ATSOFFSET_ENABLE_MASK  0x00000800
#define BCHP_XPT_RAVE_CX20_ATSOFFSET_CONFIG_ATSOFFSET_ENABLE_SHIFT 11

/* XPT_RAVE :: CX20_ATSOFFSET_CONFIG :: PCR_PID_CH [10:00] */
#define BCHP_XPT_RAVE_CX20_ATSOFFSET_CONFIG_PCR_PID_CH_MASK        0x000007ff
#define BCHP_XPT_RAVE_CX20_ATSOFFSET_CONFIG_PCR_PID_CH_SHIFT       0

/***************************************************************************
 *CX20_ATSOFFSET_OFFSET_MAGNITUDE - 32 bit magnitude of the 33 bit signed ATS offset
 ***************************************************************************/
/* XPT_RAVE :: CX20_ATSOFFSET_OFFSET_MAGNITUDE :: ATS_OFFSET_MAGNITUDE [31:00] */
#define BCHP_XPT_RAVE_CX20_ATSOFFSET_OFFSET_MAGNITUDE_ATS_OFFSET_MAGNITUDE_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX20_ATSOFFSET_OFFSET_MAGNITUDE_ATS_OFFSET_MAGNITUDE_SHIFT 0

/***************************************************************************
 *CX20_ATSOFFSET_OFFSET_SIGN_BIT - Sign bit of the 33 bit signed ATS offset
 ***************************************************************************/
/* XPT_RAVE :: CX20_ATSOFFSET_OFFSET_SIGN_BIT :: reserved_for_eco0 [31:01] */
#define BCHP_XPT_RAVE_CX20_ATSOFFSET_OFFSET_SIGN_BIT_reserved_for_eco0_MASK 0xfffffffe
#define BCHP_XPT_RAVE_CX20_ATSOFFSET_OFFSET_SIGN_BIT_reserved_for_eco0_SHIFT 1

/* XPT_RAVE :: CX20_ATSOFFSET_OFFSET_SIGN_BIT :: ATS_OFSET_SIGN [00:00] */
#define BCHP_XPT_RAVE_CX20_ATSOFFSET_OFFSET_SIGN_BIT_ATS_OFSET_SIGN_MASK 0x00000001
#define BCHP_XPT_RAVE_CX20_ATSOFFSET_OFFSET_SIGN_BIT_ATS_OFSET_SIGN_SHIFT 0

/***************************************************************************
 *CX20_ATSOFFSET_PCR - PCR value of the last PCR packet
 ***************************************************************************/
/* XPT_RAVE :: CX20_ATSOFFSET_PCR :: PCR [31:00] */
#define BCHP_XPT_RAVE_CX20_ATSOFFSET_PCR_PCR_MASK                  0xffffffff
#define BCHP_XPT_RAVE_CX20_ATSOFFSET_PCR_PCR_SHIFT                 0

/***************************************************************************
 *CX20_ATSOFFSET_ATS - ATS of the last packet carrying PCR
 ***************************************************************************/
/* XPT_RAVE :: CX20_ATSOFFSET_ATS :: ATS [31:00] */
#define BCHP_XPT_RAVE_CX20_ATSOFFSET_ATS_ATS_MASK                  0xffffffff
#define BCHP_XPT_RAVE_CX20_ATSOFFSET_ATS_ATS_SHIFT                 0

/***************************************************************************
 *CX20_ATSOFFSET_ADJ_ATS - Adjusted ATS of the last packet
 ***************************************************************************/
/* XPT_RAVE :: CX20_ATSOFFSET_ADJ_ATS :: ADJ_ATS [31:00] */
#define BCHP_XPT_RAVE_CX20_ATSOFFSET_ADJ_ATS_ADJ_ATS_MASK          0xffffffff
#define BCHP_XPT_RAVE_CX20_ATSOFFSET_ADJ_ATS_ADJ_ATS_SHIFT         0

/***************************************************************************
 *CX20_ATSOFFSET_NEXT_PKT_ATS - ATS to be used for next packet in Local Timestamp generation mode
 ***************************************************************************/
/* XPT_RAVE :: CX20_ATSOFFSET_NEXT_PKT_ATS :: NEXT_PKT_ATS [31:00] */
#define BCHP_XPT_RAVE_CX20_ATSOFFSET_NEXT_PKT_ATS_NEXT_PKT_ATS_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX20_ATSOFFSET_NEXT_PKT_ATS_NEXT_PKT_ATS_SHIFT 0

/***************************************************************************
 *CX20_ATSOFFSET_PKT2PKT_ATS_DELTA - ATS delta to be used in Local Timestamp generation mode
 ***************************************************************************/
/* XPT_RAVE :: CX20_ATSOFFSET_PKT2PKT_ATS_DELTA :: PKT2PKT_DELTA [31:00] */
#define BCHP_XPT_RAVE_CX20_ATSOFFSET_PKT2PKT_ATS_DELTA_PKT2PKT_DELTA_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX20_ATSOFFSET_PKT2PKT_ATS_DELTA_PKT2PKT_DELTA_SHIFT 0

/***************************************************************************
 *CX20_RAVE_Reg_4 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX20_RAVE_Reg_4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX20_RAVE_Reg_4_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX20_RAVE_Reg_4_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX20_RAVE_Reg_5 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX20_RAVE_Reg_5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX20_RAVE_Reg_5_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX20_RAVE_Reg_5_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX21_AV_CDB_WRITE_PTR - Context CDB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX21_AV_CDB_WRITE_PTR :: CDB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX21_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX21_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_SHIFT    0

/***************************************************************************
 *CX21_AV_CDB_READ_PTR - Context CDB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX21_AV_CDB_READ_PTR :: CDB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX21_AV_CDB_READ_PTR_CDB_READ_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX21_AV_CDB_READ_PTR_CDB_READ_PTR_SHIFT      0

/***************************************************************************
 *CX21_AV_CDB_BASE_PTR - Context CDB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX21_AV_CDB_BASE_PTR :: CDB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX21_AV_CDB_BASE_PTR_CDB_BASE_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX21_AV_CDB_BASE_PTR_CDB_BASE_PTR_SHIFT      0

/***************************************************************************
 *CX21_AV_CDB_END_PTR - Context CDB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX21_AV_CDB_END_PTR :: CDB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX21_AV_CDB_END_PTR_CDB_END_PTR_MASK         0xffffffff
#define BCHP_XPT_RAVE_CX21_AV_CDB_END_PTR_CDB_END_PTR_SHIFT        0

/***************************************************************************
 *CX21_AV_CDB_VALID_PTR - Context CDB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX21_AV_CDB_VALID_PTR :: CDB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX21_AV_CDB_VALID_PTR_CDB_VALID_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX21_AV_CDB_VALID_PTR_CDB_VALID_PTR_SHIFT    0

/***************************************************************************
 *CX21_AV_CDB_WRAPAROUND_PTR - Context CDB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX21_AV_CDB_WRAPAROUND_PTR :: CDB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX21_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX21_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX21_AV_CDB_THRESHOLD_LEVEL - Context CDB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX21_AV_CDB_THRESHOLD_LEVEL :: CDB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX21_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX21_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX21_AV_CDB_THRESHOLD_LEVEL :: CDB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX21_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX21_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX21_AV_CDB_DEPTH - Context CDB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX21_AV_CDB_DEPTH :: CDB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX21_AV_CDB_DEPTH_CDB_WRAPAROUND_MASK        0x80000000
#define BCHP_XPT_RAVE_CX21_AV_CDB_DEPTH_CDB_WRAPAROUND_SHIFT       31

/* XPT_RAVE :: CX21_AV_CDB_DEPTH :: CDB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX21_AV_CDB_DEPTH_CDB_OVERFLOW_MASK          0x40000000
#define BCHP_XPT_RAVE_CX21_AV_CDB_DEPTH_CDB_OVERFLOW_SHIFT         30

/* XPT_RAVE :: CX21_AV_CDB_DEPTH :: CDB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX21_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_MASK   0x30000000
#define BCHP_XPT_RAVE_CX21_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_SHIFT  28

/* XPT_RAVE :: CX21_AV_CDB_DEPTH :: CDB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX21_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_MASK      0x0fffffff
#define BCHP_XPT_RAVE_CX21_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_SHIFT     0

/***************************************************************************
 *CX21_AV_THRESHOLDS - Context Thresholds
 ***************************************************************************/
/* XPT_RAVE :: CX21_AV_THRESHOLDS :: CONTEXT_OVERFLOW_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX21_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX21_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX21_AV_THRESHOLDS :: CONTEXT_WRAPAROUND_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX21_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX21_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX21_AV_ITB_WRITE_PTR - Context ITB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX21_AV_ITB_WRITE_PTR :: ITB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX21_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX21_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_SHIFT    0

/***************************************************************************
 *CX21_AV_ITB_READ_PTR - Context ITB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX21_AV_ITB_READ_PTR :: ITB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX21_AV_ITB_READ_PTR_ITB_READ_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX21_AV_ITB_READ_PTR_ITB_READ_PTR_SHIFT      0

/***************************************************************************
 *CX21_AV_ITB_BASE_PTR - Context ITB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX21_AV_ITB_BASE_PTR :: ITB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX21_AV_ITB_BASE_PTR_ITB_BASE_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX21_AV_ITB_BASE_PTR_ITB_BASE_PTR_SHIFT      0

/***************************************************************************
 *CX21_AV_ITB_END_PTR - Context ITB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX21_AV_ITB_END_PTR :: ITB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX21_AV_ITB_END_PTR_ITB_END_PTR_MASK         0xffffffff
#define BCHP_XPT_RAVE_CX21_AV_ITB_END_PTR_ITB_END_PTR_SHIFT        0

/***************************************************************************
 *CX21_AV_ITB_VALID_PTR - Context ITB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX21_AV_ITB_VALID_PTR :: ITB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX21_AV_ITB_VALID_PTR_ITB_VALID_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX21_AV_ITB_VALID_PTR_ITB_VALID_PTR_SHIFT    0

/***************************************************************************
 *CX21_AV_ITB_WRAPAROUND_PTR - Context ITB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX21_AV_ITB_WRAPAROUND_PTR :: ITB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX21_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX21_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX21_AV_ITB_THRESHOLD_LEVEL - Context ITB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX21_AV_ITB_THRESHOLD_LEVEL :: ITB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX21_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX21_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX21_AV_ITB_THRESHOLD_LEVEL :: ITB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX21_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX21_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX21_AV_ITB_DEPTH - Context ITB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX21_AV_ITB_DEPTH :: ITB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX21_AV_ITB_DEPTH_ITB_WRAPAROUND_MASK        0x80000000
#define BCHP_XPT_RAVE_CX21_AV_ITB_DEPTH_ITB_WRAPAROUND_SHIFT       31

/* XPT_RAVE :: CX21_AV_ITB_DEPTH :: ITB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX21_AV_ITB_DEPTH_ITB_OVERFLOW_MASK          0x40000000
#define BCHP_XPT_RAVE_CX21_AV_ITB_DEPTH_ITB_OVERFLOW_SHIFT         30

/* XPT_RAVE :: CX21_AV_ITB_DEPTH :: ITB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX21_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_MASK   0x30000000
#define BCHP_XPT_RAVE_CX21_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_SHIFT  28

/* XPT_RAVE :: CX21_AV_ITB_DEPTH :: ITB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX21_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_MASK      0x0fffffff
#define BCHP_XPT_RAVE_CX21_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_SHIFT     0

/***************************************************************************
 *CX21_REC_MISC_CONFIG - Miscellaneous Config
 ***************************************************************************/
/* XPT_RAVE :: CX21_REC_MISC_CONFIG :: reserved_for_eco0 [31:18] */
#define BCHP_XPT_RAVE_CX21_REC_MISC_CONFIG_reserved_for_eco0_MASK  0xfffc0000
#define BCHP_XPT_RAVE_CX21_REC_MISC_CONFIG_reserved_for_eco0_SHIFT 18

/* XPT_RAVE :: CX21_REC_MISC_CONFIG :: EMM_EN [17:17] */
#define BCHP_XPT_RAVE_CX21_REC_MISC_CONFIG_EMM_EN_MASK             0x00020000
#define BCHP_XPT_RAVE_CX21_REC_MISC_CONFIG_EMM_EN_SHIFT            17

/* XPT_RAVE :: CX21_REC_MISC_CONFIG :: IGNORE_CLEAR_SC_EVENT [16:16] */
#define BCHP_XPT_RAVE_CX21_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_MASK 0x00010000
#define BCHP_XPT_RAVE_CX21_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_SHIFT 16

/* XPT_RAVE :: CX21_REC_MISC_CONFIG :: SC_DETECT_FOR_ALL [15:15] */
#define BCHP_XPT_RAVE_CX21_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_MASK  0x00008000
#define BCHP_XPT_RAVE_CX21_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_SHIFT 15

/* XPT_RAVE :: CX21_REC_MISC_CONFIG :: REC_AVN [14:14] */
#define BCHP_XPT_RAVE_CX21_REC_MISC_CONFIG_REC_AVN_MASK            0x00004000
#define BCHP_XPT_RAVE_CX21_REC_MISC_CONFIG_REC_AVN_SHIFT           14

/* XPT_RAVE :: CX21_REC_MISC_CONFIG :: TPIT_ENABLE [13:13] */
#define BCHP_XPT_RAVE_CX21_REC_MISC_CONFIG_TPIT_ENABLE_MASK        0x00002000
#define BCHP_XPT_RAVE_CX21_REC_MISC_CONFIG_TPIT_ENABLE_SHIFT       13

/* XPT_RAVE :: CX21_REC_MISC_CONFIG :: TPIT_CHANNEL [12:08] */
#define BCHP_XPT_RAVE_CX21_REC_MISC_CONFIG_TPIT_CHANNEL_MASK       0x00001f00
#define BCHP_XPT_RAVE_CX21_REC_MISC_CONFIG_TPIT_CHANNEL_SHIFT      8

/* XPT_RAVE :: CX21_REC_MISC_CONFIG :: reserved_for_eco1 [07:02] */
#define BCHP_XPT_RAVE_CX21_REC_MISC_CONFIG_reserved_for_eco1_MASK  0x000000fc
#define BCHP_XPT_RAVE_CX21_REC_MISC_CONFIG_reserved_for_eco1_SHIFT 2

/* XPT_RAVE :: CX21_REC_MISC_CONFIG :: SCD_MAP_MODE [01:00] */
#define BCHP_XPT_RAVE_CX21_REC_MISC_CONFIG_SCD_MAP_MODE_MASK       0x00000003
#define BCHP_XPT_RAVE_CX21_REC_MISC_CONFIG_SCD_MAP_MODE_SHIFT      0

/***************************************************************************
 *CX21_REC_SCD_PIDS_A - Context SCD map PIDS A
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX21_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX21_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_A [30:30] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_MASK 0x40000000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_SHIFT 30

/* XPT_RAVE :: CX21_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: SCD_NUMA [29:24] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_NUMA_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_NUMA_SHIFT 24

/* XPT_RAVE :: CX21_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX21_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: PID_CHA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_PID_CHA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_PID_CHA_VALID_SHIFT 15

/* XPT_RAVE :: CX21_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX21_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: SCD_PID_CHA [12:00] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PID_CHA_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PID_CHA_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX21_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX21_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_A [30:30] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_MASK 0x40000000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_SHIFT 30

/* XPT_RAVE :: CX21_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: SCD_NUMA [29:24] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_NUMA_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_NUMA_SHIFT 24

/* XPT_RAVE :: CX21_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX21_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: PIDA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_PIDA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_PIDA_VALID_SHIFT 15

/* XPT_RAVE :: CX21_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX21_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: SCD_PIDA [12:00] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PIDA_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PIDA_SHIFT 0

/***************************************************************************
 *CX21_REC_SCD_PIDS_B - Context SCD map PIDS B
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX21_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX21_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_B [30:30] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_MASK 0x40000000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_SHIFT 30

/* XPT_RAVE :: CX21_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: SCD_NUMB [29:24] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_NUMB_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_NUMB_SHIFT 24

/* XPT_RAVE :: CX21_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX21_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: PID_CHB_VALID [15:15] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_PID_CHB_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_PID_CHB_VALID_SHIFT 15

/* XPT_RAVE :: CX21_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX21_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: SCD_PID_CHB [12:00] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PID_CHB_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PID_CHB_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX21_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX21_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_B [30:30] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_B_MASK 0x40000000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_B_SHIFT 30

/* XPT_RAVE :: CX21_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: SCD_NUMB [29:24] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_NUMB_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_NUMB_SHIFT 24

/* XPT_RAVE :: CX21_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX21_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: PIDB_VALID [15:15] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_PIDB_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_PIDB_VALID_SHIFT 15

/* XPT_RAVE :: CX21_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX21_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: SCD_PIDB [12:00] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PIDB_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PIDB_SHIFT 0

/***************************************************************************
 *CX21_REC_SCD_PIDS_C - Context SCD map PIDS C
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX21_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX21_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_C [30:30] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_MASK 0x40000000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_SHIFT 30

/* XPT_RAVE :: CX21_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: SCD_NUMC [29:24] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_NUMC_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_NUMC_SHIFT 24

/* XPT_RAVE :: CX21_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX21_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: PID_CHC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_PID_CHC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_PID_CHC_VALID_SHIFT 15

/* XPT_RAVE :: CX21_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX21_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: SCD_PID_CHC [12:00] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PID_CHC_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PID_CHC_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX21_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX21_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_C [30:30] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_MASK 0x40000000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_SHIFT 30

/* XPT_RAVE :: CX21_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: SCD_NUMC [29:24] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_NUMC_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_NUMC_SHIFT 24

/* XPT_RAVE :: CX21_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX21_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: PIDC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_PIDC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_PIDC_VALID_SHIFT 15

/* XPT_RAVE :: CX21_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX21_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: SCD_PIDC [12:00] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PIDC_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PIDC_SHIFT 0

/***************************************************************************
 *CX21_REC_SCD_PIDS_D - Context SCD map PIDS D
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX21_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX21_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_D [30:30] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_MASK 0x40000000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_SHIFT 30

/* XPT_RAVE :: CX21_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: SCD_NUMD [29:24] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_NUMD_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_NUMD_SHIFT 24

/* XPT_RAVE :: CX21_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX21_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: PID_CHD_VALID [15:15] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_PID_CHD_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_PID_CHD_VALID_SHIFT 15

/* XPT_RAVE :: CX21_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX21_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: SCD_PID_CHD [12:00] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PID_CHD_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PID_CHD_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX21_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX21_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_D [30:30] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_D_MASK 0x40000000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_D_SHIFT 30

/* XPT_RAVE :: CX21_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: SCD_NUMD [29:24] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_NUMD_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_NUMD_SHIFT 24

/* XPT_RAVE :: CX21_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX21_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: PIDD_VALID [15:15] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_PIDD_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_PIDD_VALID_SHIFT 15

/* XPT_RAVE :: CX21_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX21_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: SCD_PIDD [12:00] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PIDD_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PIDD_SHIFT 0

/***************************************************************************
 *CX21_REC_SCD_PIDS_E - Context SCD map PIDS E
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX21_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX21_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_E [30:30] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_MASK 0x40000000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_SHIFT 30

/* XPT_RAVE :: CX21_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: SCD_NUME [29:24] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_NUME_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_NUME_SHIFT 24

/* XPT_RAVE :: CX21_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX21_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: PID_CHE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_PID_CHE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_PID_CHE_VALID_SHIFT 15

/* XPT_RAVE :: CX21_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX21_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: SCD_PID_CHE [12:00] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PID_CHE_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PID_CHE_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX21_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX21_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_E [30:30] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_MASK 0x40000000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_SHIFT 30

/* XPT_RAVE :: CX21_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: SCD_NUME [29:24] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_NUME_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_NUME_SHIFT 24

/* XPT_RAVE :: CX21_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX21_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: PIDE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_PIDE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_PIDE_VALID_SHIFT 15

/* XPT_RAVE :: CX21_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX21_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: SCD_PIDE [12:00] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PIDE_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PIDE_SHIFT 0

/***************************************************************************
 *CX21_REC_SCD_PIDS_F - Context SCD map PIDS F
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX21_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX21_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_F [30:30] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_MASK 0x40000000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_SHIFT 30

/* XPT_RAVE :: CX21_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: SCD_NUMF [29:24] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_NUMF_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_NUMF_SHIFT 24

/* XPT_RAVE :: CX21_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX21_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: PID_CHF_VALID [15:15] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_PID_CHF_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_PID_CHF_VALID_SHIFT 15

/* XPT_RAVE :: CX21_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX21_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: SCD_PID_CHF [12:00] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PID_CHF_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PID_CHF_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX21_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX21_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_F [30:30] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_F_MASK 0x40000000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_F_SHIFT 30

/* XPT_RAVE :: CX21_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: SCD_NUMF [29:24] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_NUMF_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_NUMF_SHIFT 24

/* XPT_RAVE :: CX21_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX21_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: PIDF_VALID [15:15] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_PIDF_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_PIDF_VALID_SHIFT 15

/* XPT_RAVE :: CX21_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX21_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: SCD_PIDF [12:00] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PIDF_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PIDF_SHIFT 0

/***************************************************************************
 *CX21_REC_SCD_PIDS_G - Context SCD map PIDS G
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX21_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX21_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_G [30:30] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_MASK 0x40000000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_SHIFT 30

/* XPT_RAVE :: CX21_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: SCD_NUMG [29:24] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_NUMG_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_NUMG_SHIFT 24

/* XPT_RAVE :: CX21_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX21_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: PID_CHG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_PID_CHG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_PID_CHG_VALID_SHIFT 15

/* XPT_RAVE :: CX21_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX21_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: SCD_PID_CHG [12:00] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PID_CHG_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PID_CHG_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX21_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX21_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_G [30:30] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_MASK 0x40000000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_SHIFT 30

/* XPT_RAVE :: CX21_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: SCD_NUMG [29:24] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_NUMG_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_NUMG_SHIFT 24

/* XPT_RAVE :: CX21_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX21_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: PIDG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_PIDG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_PIDG_VALID_SHIFT 15

/* XPT_RAVE :: CX21_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX21_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: SCD_PIDG [12:00] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PIDG_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PIDG_SHIFT 0

/***************************************************************************
 *CX21_REC_SCD_PIDS_H - Context SCD map PIDS H
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX21_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX21_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_H [30:30] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_MASK 0x40000000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_SHIFT 30

/* XPT_RAVE :: CX21_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: SCD_NUMH [29:24] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_NUMH_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_NUMH_SHIFT 24

/* XPT_RAVE :: CX21_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX21_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: PID_CHH_VALID [15:15] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_PID_CHH_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_PID_CHH_VALID_SHIFT 15

/* XPT_RAVE :: CX21_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX21_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: SCD_PID_CHH [12:00] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PID_CHH_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PID_CHH_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX21_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX21_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_H [30:30] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_H_MASK 0x40000000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_H_SHIFT 30

/* XPT_RAVE :: CX21_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: SCD_NUMH [29:24] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_NUMH_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_NUMH_SHIFT 24

/* XPT_RAVE :: CX21_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX21_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: PIDH_VALID [15:15] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_PIDH_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_PIDH_VALID_SHIFT 15

/* XPT_RAVE :: CX21_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX21_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: SCD_PIDH [12:00] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PIDH_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PIDH_SHIFT 0

/***************************************************************************
 *CX21_AV_MISC_CONFIG1 - Context Miscellaneous Config 1 Register
 ***************************************************************************/
/* XPT_RAVE :: CX21_AV_MISC_CONFIG1 :: BAND_HOLD_EN [31:31] */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG1_BAND_HOLD_EN_MASK       0x80000000
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG1_BAND_HOLD_EN_SHIFT      31

/* XPT_RAVE :: CX21_AV_MISC_CONFIG1 :: EMU_PREV_BYTE_REMOVE [30:30] */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_MASK 0x40000000
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_SHIFT 30

/* XPT_RAVE :: CX21_AV_MISC_CONFIG1 :: SHIFT_PTS [29:29] */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG1_SHIFT_PTS_MASK          0x20000000
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG1_SHIFT_PTS_SHIFT         29

/* XPT_RAVE :: CX21_AV_MISC_CONFIG1 :: CONVERT_PTS [28:28] */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG1_CONVERT_PTS_MASK        0x10000000
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG1_CONVERT_PTS_SHIFT       28

/* XPT_RAVE :: CX21_AV_MISC_CONFIG1 :: PES_SYNC_MODE [27:26] */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG1_PES_SYNC_MODE_MASK      0x0c000000
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG1_PES_SYNC_MODE_SHIFT     26

/* XPT_RAVE :: CX21_AV_MISC_CONFIG1 :: PES_TYPE_MODE [25:24] */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG1_PES_TYPE_MODE_MASK      0x03000000
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG1_PES_TYPE_MODE_SHIFT     24

/* XPT_RAVE :: CX21_AV_MISC_CONFIG1 :: EMU_PREV_MODE [23:23] */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG1_EMU_PREV_MODE_MASK      0x00800000
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG1_EMU_PREV_MODE_SHIFT     23

/* XPT_RAVE :: CX21_AV_MISC_CONFIG1 :: OUTPUT_FORMAT [22:21] */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG1_OUTPUT_FORMAT_MASK      0x00600000
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG1_OUTPUT_FORMAT_SHIFT     21

/* XPT_RAVE :: CX21_AV_MISC_CONFIG1 :: CONTEXT_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG1_CONTEXT_ENABLE_MASK     0x00100000
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG1_CONTEXT_ENABLE_SHIFT    20

/* XPT_RAVE :: CX21_AV_MISC_CONFIG1 :: INPUT_ES_FORMAT [19:16] */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG1_INPUT_ES_FORMAT_MASK    0x000f0000
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG1_INPUT_ES_FORMAT_SHIFT   16

/* XPT_RAVE :: CX21_AV_MISC_CONFIG1 :: STREAM_ID_HI [15:08] */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG1_STREAM_ID_HI_MASK       0x0000ff00
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG1_STREAM_ID_HI_SHIFT      8

/* XPT_RAVE :: CX21_AV_MISC_CONFIG1 :: STREAM_ID_LO [07:00] */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG1_STREAM_ID_LO_MASK       0x000000ff
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG1_STREAM_ID_LO_SHIFT      0

/***************************************************************************
 *CX21_AV_MISC_CONFIG2 - Context Miscellaneous Config 2 Register
 ***************************************************************************/
/* XPT_RAVE :: CX21_AV_MISC_CONFIG2 :: DISABLE_BEFORE_PES [31:31] */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_MASK 0x80000000
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_SHIFT 31

/* XPT_RAVE :: CX21_AV_MISC_CONFIG2 :: reserved_for_eco0 [30:22] */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG2_reserved_for_eco0_MASK  0x7fc00000
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG2_reserved_for_eco0_SHIFT 22

/* XPT_RAVE :: CX21_AV_MISC_CONFIG2 :: ITB_ENDIAN_CTRL [21:21] */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_MASK    0x00200000
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_SHIFT   21

/* XPT_RAVE :: CX21_AV_MISC_CONFIG2 :: CDB_ENDIAN_CTRL [20:20] */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_MASK    0x00100000
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_SHIFT   20

/* XPT_RAVE :: CX21_AV_MISC_CONFIG2 :: reserved_for_eco1 [19:12] */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG2_reserved_for_eco1_MASK  0x000ff000
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG2_reserved_for_eco1_SHIFT 12

/* XPT_RAVE :: CX21_AV_MISC_CONFIG2 :: IP_MODE_EN [11:11] */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG2_IP_MODE_EN_MASK         0x00000800
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG2_IP_MODE_EN_SHIFT        11

/* XPT_RAVE :: CX21_AV_MISC_CONFIG2 :: CONTEXT_DMEM_BASE [10:00] */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_MASK  0x000007ff
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *CX21_AV_MISC_CONFIG3 - Context Miscellaneous Config 3 Register
 ***************************************************************************/
/* XPT_RAVE :: CX21_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_HI [31:24] */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_SHIFT 24

/* XPT_RAVE :: CX21_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_LO [23:16] */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_SHIFT 16

/* XPT_RAVE :: CX21_AV_MISC_CONFIG3 :: PCR_RTS_EN [15:15] */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG3_PCR_RTS_EN_MASK         0x00008000
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG3_PCR_RTS_EN_SHIFT        15

/* XPT_RAVE :: CX21_AV_MISC_CONFIG3 :: DISABLE_PRV_HDR_DMEM [14:14] */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_MASK 0x00004000
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_SHIFT 14

/* XPT_RAVE :: CX21_AV_MISC_CONFIG3 :: ENABLE_BPP_SEARCH [13:13] */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_MASK  0x00002000
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_SHIFT 13

/* XPT_RAVE :: CX21_AV_MISC_CONFIG3 :: CHK_PACK_HDR_IN_AF [12:12] */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_MASK 0x00001000
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_SHIFT 12

/* XPT_RAVE :: CX21_AV_MISC_CONFIG3 :: CP_PERM_CHANGE_DETECT [11:11] */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_MASK 0x00000800
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_SHIFT 11

/* XPT_RAVE :: CX21_AV_MISC_CONFIG3 :: PES_EXT_SEARCH_MODE [10:09] */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_MASK 0x00000600
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_SHIFT 9

/* XPT_RAVE :: CX21_AV_MISC_CONFIG3 :: CDB_ITB_DEPTH_MODE [08:08] */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_MASK 0x00000100
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_SHIFT 8

/* XPT_RAVE :: CX21_AV_MISC_CONFIG3 :: DISABLE_PKT_ERRORS [07:07] */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_MASK 0x00000080
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_SHIFT 7

/* XPT_RAVE :: CX21_AV_MISC_CONFIG3 :: DISABLE_CC_CHECK [06:06] */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG3_DISABLE_CC_CHECK_MASK   0x00000040
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG3_DISABLE_CC_CHECK_SHIFT  6

/* XPT_RAVE :: CX21_AV_MISC_CONFIG3 :: MAX_COMPARE_PATTERNS [05:00] */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_MASK 0x0000003f
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_SHIFT 0

/***************************************************************************
 *CX21_AV_INTERRUPT_ENABLES - Context Interrupt Enables
 ***************************************************************************/
/* XPT_RAVE :: CX21_AV_INTERRUPT_ENABLES :: reserved0 [31:12] */
#define BCHP_XPT_RAVE_CX21_AV_INTERRUPT_ENABLES_reserved0_MASK     0xfffff000
#define BCHP_XPT_RAVE_CX21_AV_INTERRUPT_ENABLES_reserved0_SHIFT    12

/* XPT_RAVE :: CX21_AV_INTERRUPT_ENABLES :: ITB_UPPER_THRESH_INT_EN [11:11] */
#define BCHP_XPT_RAVE_CX21_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_MASK 0x00000800
#define BCHP_XPT_RAVE_CX21_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_SHIFT 11

/* XPT_RAVE :: CX21_AV_INTERRUPT_ENABLES :: ITB_LOWER_THRESH_INT_EN [10:10] */
#define BCHP_XPT_RAVE_CX21_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_MASK 0x00000400
#define BCHP_XPT_RAVE_CX21_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_SHIFT 10

/* XPT_RAVE :: CX21_AV_INTERRUPT_ENABLES :: CDB_UPPER_THRESH_INT_EN [09:09] */
#define BCHP_XPT_RAVE_CX21_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_MASK 0x00000200
#define BCHP_XPT_RAVE_CX21_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_SHIFT 9

/* XPT_RAVE :: CX21_AV_INTERRUPT_ENABLES :: CDB_LOWER_THRESH_INT_EN [08:08] */
#define BCHP_XPT_RAVE_CX21_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_MASK 0x00000100
#define BCHP_XPT_RAVE_CX21_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_SHIFT 8

/* XPT_RAVE :: CX21_AV_INTERRUPT_ENABLES :: LAST_CMD_INT_EN [07:07] */
#define BCHP_XPT_RAVE_CX21_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_MASK 0x00000080
#define BCHP_XPT_RAVE_CX21_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_SHIFT 7

/* XPT_RAVE :: CX21_AV_INTERRUPT_ENABLES :: SPLICE_INT_EN [06:06] */
#define BCHP_XPT_RAVE_CX21_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_MASK 0x00000040
#define BCHP_XPT_RAVE_CX21_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_SHIFT 6

/* XPT_RAVE :: CX21_AV_INTERRUPT_ENABLES :: ITB_OVERFLOW_INT_EN [05:05] */
#define BCHP_XPT_RAVE_CX21_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_MASK 0x00000020
#define BCHP_XPT_RAVE_CX21_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_SHIFT 5

/* XPT_RAVE :: CX21_AV_INTERRUPT_ENABLES :: CDB_OVERFLOW_INT_EN [04:04] */
#define BCHP_XPT_RAVE_CX21_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_MASK 0x00000010
#define BCHP_XPT_RAVE_CX21_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_SHIFT 4

/* XPT_RAVE :: CX21_AV_INTERRUPT_ENABLES :: CC_ERROR_INT_EN [03:03] */
#define BCHP_XPT_RAVE_CX21_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_MASK 0x00000008
#define BCHP_XPT_RAVE_CX21_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_SHIFT 3

/* XPT_RAVE :: CX21_AV_INTERRUPT_ENABLES :: TEI_ERROR_INT_EN [02:02] */
#define BCHP_XPT_RAVE_CX21_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_MASK 0x00000004
#define BCHP_XPT_RAVE_CX21_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_SHIFT 2

/* XPT_RAVE :: CX21_AV_INTERRUPT_ENABLES :: PUSI_ERROR_INT_EN [01:01] */
#define BCHP_XPT_RAVE_CX21_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_MASK 0x00000002
#define BCHP_XPT_RAVE_CX21_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_SHIFT 1

/* XPT_RAVE :: CX21_AV_INTERRUPT_ENABLES :: EMU_ERROR_INT_EN [00:00] */
#define BCHP_XPT_RAVE_CX21_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_MASK 0x00000001
#define BCHP_XPT_RAVE_CX21_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_SHIFT 0

/***************************************************************************
 *CX21_AV_COMP1_CONTROL - Context Comparator 1 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX21_AV_COMP1_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX21_AV_COMP1_CONTROL_reserved_for_eco0_MASK 0xf8000000
#define BCHP_XPT_RAVE_CX21_AV_COMP1_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX21_AV_COMP1_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX21_AV_COMP1_CONTROL_ALIGNMENT_EN_MASK      0x04000000
#define BCHP_XPT_RAVE_CX21_AV_COMP1_CONTROL_ALIGNMENT_EN_SHIFT     26

/* XPT_RAVE :: CX21_AV_COMP1_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX21_AV_COMP1_CONTROL_COMPARE_ES_DATA_MASK   0x02000000
#define BCHP_XPT_RAVE_CX21_AV_COMP1_CONTROL_COMPARE_ES_DATA_SHIFT  25

/* XPT_RAVE :: CX21_AV_COMP1_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX21_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX21_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX21_AV_COMP1_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX21_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX21_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX21_AV_COMP1_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX21_AV_COMP1_CONTROL_COMPARE_ALL_DATA_MASK  0x00400000
#define BCHP_XPT_RAVE_CX21_AV_COMP1_CONTROL_COMPARE_ALL_DATA_SHIFT 22

/* XPT_RAVE :: CX21_AV_COMP1_CONTROL :: CASCADE_ENABLE [21:21] */
#define BCHP_XPT_RAVE_CX21_AV_COMP1_CONTROL_CASCADE_ENABLE_MASK    0x00200000
#define BCHP_XPT_RAVE_CX21_AV_COMP1_CONTROL_CASCADE_ENABLE_SHIFT   21

/* XPT_RAVE :: CX21_AV_COMP1_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX21_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_MASK 0x00100000
#define BCHP_XPT_RAVE_CX21_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX21_AV_COMP1_CONTROL :: NUM_COMPARE_BYTES [19:17] */
#define BCHP_XPT_RAVE_CX21_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_MASK 0x000e0000
#define BCHP_XPT_RAVE_CX21_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX21_AV_COMP1_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX21_AV_COMP1_CONTROL_REPEAT_BYTE_MASK       0x0001e000
#define BCHP_XPT_RAVE_CX21_AV_COMP1_CONTROL_REPEAT_BYTE_SHIFT      13

/* XPT_RAVE :: CX21_AV_COMP1_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX21_AV_COMP1_CONTROL_COMP_ENABLE_MASK       0x00001000
#define BCHP_XPT_RAVE_CX21_AV_COMP1_CONTROL_COMP_ENABLE_SHIFT      12

/* XPT_RAVE :: CX21_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX21_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX21_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX21_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX21_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX21_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX21_AV_COMP1_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX21_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX21_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX21_AV_COMP1_COMPARE_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX21_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX21_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX21_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX21_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX21_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX21_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX21_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX21_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX21_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX21_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX21_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX21_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX21_AV_COMP1_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX21_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX21_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX21_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX21_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX21_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX21_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX21_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX21_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX21_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX21_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX21_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX21_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX21_AV_COMP1_FILTER_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX21_AV_COMP1_FILTER_VAL :: Exclusion_Value_D :: COMP1_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX21_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX21_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX21_AV_COMP1_FILTER_VAL :: Inclusion_Range_D :: COMP1_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX21_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX21_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX21_AV_COMP1_FILTER_VAL :: Exclusion_Value_C :: COMP1_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX21_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX21_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX21_AV_COMP1_FILTER_VAL :: Inclusion_Range_C :: COMP1_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX21_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX21_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX21_AV_COMP1_FILTER_VAL :: Exclusion_Value_B :: COMP1_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX21_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX21_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX21_AV_COMP1_FILTER_VAL :: Inclusion_Range_B :: COMP1_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX21_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX21_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX21_AV_COMP1_FILTER_VAL :: Exclusion_Value_A :: COMP1_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX21_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX21_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX21_AV_COMP1_FILTER_VAL :: Inclusion_Range_A :: COMP1_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX21_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX21_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX21_AV_COMP1_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX21_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP1_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX21_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX21_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX21_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP1_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX21_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX21_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX21_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP1_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX21_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX21_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX21_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP1_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX21_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX21_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX21_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP1_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX21_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX21_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX21_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP1_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX21_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX21_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX21_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP1_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX21_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX21_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX21_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP1_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX21_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX21_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX21_AV_COMP2_CONTROL - Context Comparator 2 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX21_AV_COMP2_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX21_AV_COMP2_CONTROL_reserved_for_eco0_MASK 0xf8000000
#define BCHP_XPT_RAVE_CX21_AV_COMP2_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX21_AV_COMP2_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX21_AV_COMP2_CONTROL_ALIGNMENT_EN_MASK      0x04000000
#define BCHP_XPT_RAVE_CX21_AV_COMP2_CONTROL_ALIGNMENT_EN_SHIFT     26

/* XPT_RAVE :: CX21_AV_COMP2_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX21_AV_COMP2_CONTROL_COMPARE_ES_DATA_MASK   0x02000000
#define BCHP_XPT_RAVE_CX21_AV_COMP2_CONTROL_COMPARE_ES_DATA_SHIFT  25

/* XPT_RAVE :: CX21_AV_COMP2_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX21_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX21_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX21_AV_COMP2_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX21_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX21_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX21_AV_COMP2_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX21_AV_COMP2_CONTROL_COMPARE_ALL_DATA_MASK  0x00400000
#define BCHP_XPT_RAVE_CX21_AV_COMP2_CONTROL_COMPARE_ALL_DATA_SHIFT 22

/* XPT_RAVE :: CX21_AV_COMP2_CONTROL :: reserved_for_eco1 [21:21] */
#define BCHP_XPT_RAVE_CX21_AV_COMP2_CONTROL_reserved_for_eco1_MASK 0x00200000
#define BCHP_XPT_RAVE_CX21_AV_COMP2_CONTROL_reserved_for_eco1_SHIFT 21

/* XPT_RAVE :: CX21_AV_COMP2_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX21_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_MASK 0x00100000
#define BCHP_XPT_RAVE_CX21_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX21_AV_COMP2_CONTROL :: reserved_for_eco2 [19:19] */
#define BCHP_XPT_RAVE_CX21_AV_COMP2_CONTROL_reserved_for_eco2_MASK 0x00080000
#define BCHP_XPT_RAVE_CX21_AV_COMP2_CONTROL_reserved_for_eco2_SHIFT 19

/* XPT_RAVE :: CX21_AV_COMP2_CONTROL :: NUM_COMPARE_BYTES [18:17] */
#define BCHP_XPT_RAVE_CX21_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_MASK 0x00060000
#define BCHP_XPT_RAVE_CX21_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX21_AV_COMP2_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX21_AV_COMP2_CONTROL_REPEAT_BYTE_MASK       0x0001e000
#define BCHP_XPT_RAVE_CX21_AV_COMP2_CONTROL_REPEAT_BYTE_SHIFT      13

/* XPT_RAVE :: CX21_AV_COMP2_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX21_AV_COMP2_CONTROL_COMP_ENABLE_MASK       0x00001000
#define BCHP_XPT_RAVE_CX21_AV_COMP2_CONTROL_COMP_ENABLE_SHIFT      12

/* XPT_RAVE :: CX21_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX21_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX21_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX21_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX21_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX21_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX21_AV_COMP2_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX21_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX21_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX21_AV_COMP2_COMPARE_VAL - Context Comparator 2 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX21_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX21_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX21_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX21_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX21_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX21_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX21_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX21_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX21_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX21_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX21_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX21_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX21_AV_COMP2_MASK_VAL - Context Comparator 2 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX21_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX21_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX21_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX21_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX21_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX21_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX21_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX21_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX21_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX21_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX21_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX21_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX21_AV_COMP2_FILTER_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX21_AV_COMP2_FILTER_VAL :: Exclusion_Value_D :: COMP2_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX21_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX21_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX21_AV_COMP2_FILTER_VAL :: Inclusion_Range_D :: COMP2_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX21_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX21_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX21_AV_COMP2_FILTER_VAL :: Exclusion_Value_C :: COMP2_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX21_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX21_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX21_AV_COMP2_FILTER_VAL :: Inclusion_Range_C :: COMP2_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX21_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX21_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX21_AV_COMP2_FILTER_VAL :: Exclusion_Value_B :: COMP2_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX21_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX21_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX21_AV_COMP2_FILTER_VAL :: Inclusion_Range_B :: COMP2_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX21_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX21_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX21_AV_COMP2_FILTER_VAL :: Exclusion_Value_A :: COMP2_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX21_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX21_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX21_AV_COMP2_FILTER_VAL :: Inclusion_Range_A :: COMP2_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX21_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX21_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX21_AV_COMP2_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX21_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP2_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX21_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX21_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX21_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP2_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX21_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX21_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX21_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP2_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX21_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX21_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX21_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP2_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX21_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX21_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX21_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP2_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX21_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX21_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX21_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP2_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX21_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX21_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX21_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP2_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX21_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX21_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX21_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP2_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX21_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX21_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX21_AV_COMP12_FILTER_MODE - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX21_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_D [31:30] */
#define BCHP_XPT_RAVE_CX21_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_MASK 0xc0000000
#define BCHP_XPT_RAVE_CX21_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_SHIFT 30

/* XPT_RAVE :: CX21_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_D [29:28] */
#define BCHP_XPT_RAVE_CX21_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_MASK 0x30000000
#define BCHP_XPT_RAVE_CX21_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_SHIFT 28

/* XPT_RAVE :: CX21_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_C [27:26] */
#define BCHP_XPT_RAVE_CX21_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_MASK 0x0c000000
#define BCHP_XPT_RAVE_CX21_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_SHIFT 26

/* XPT_RAVE :: CX21_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_C [25:24] */
#define BCHP_XPT_RAVE_CX21_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_MASK 0x03000000
#define BCHP_XPT_RAVE_CX21_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_SHIFT 24

/* XPT_RAVE :: CX21_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_B [23:22] */
#define BCHP_XPT_RAVE_CX21_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_MASK 0x00c00000
#define BCHP_XPT_RAVE_CX21_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_SHIFT 22

/* XPT_RAVE :: CX21_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_B [21:20] */
#define BCHP_XPT_RAVE_CX21_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_MASK 0x00300000
#define BCHP_XPT_RAVE_CX21_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_SHIFT 20

/* XPT_RAVE :: CX21_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_A [19:18] */
#define BCHP_XPT_RAVE_CX21_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_MASK 0x000c0000
#define BCHP_XPT_RAVE_CX21_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_SHIFT 18

/* XPT_RAVE :: CX21_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_A [17:16] */
#define BCHP_XPT_RAVE_CX21_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_MASK 0x00030000
#define BCHP_XPT_RAVE_CX21_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_SHIFT 16

/* XPT_RAVE :: CX21_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_D [15:14] */
#define BCHP_XPT_RAVE_CX21_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_MASK 0x0000c000
#define BCHP_XPT_RAVE_CX21_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_SHIFT 14

/* XPT_RAVE :: CX21_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_D [13:12] */
#define BCHP_XPT_RAVE_CX21_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_MASK 0x00003000
#define BCHP_XPT_RAVE_CX21_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_SHIFT 12

/* XPT_RAVE :: CX21_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_C [11:10] */
#define BCHP_XPT_RAVE_CX21_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX21_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_SHIFT 10

/* XPT_RAVE :: CX21_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_C [09:08] */
#define BCHP_XPT_RAVE_CX21_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_MASK 0x00000300
#define BCHP_XPT_RAVE_CX21_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_SHIFT 8

/* XPT_RAVE :: CX21_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_B [07:06] */
#define BCHP_XPT_RAVE_CX21_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_MASK 0x000000c0
#define BCHP_XPT_RAVE_CX21_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_SHIFT 6

/* XPT_RAVE :: CX21_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_B [05:04] */
#define BCHP_XPT_RAVE_CX21_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_MASK 0x00000030
#define BCHP_XPT_RAVE_CX21_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_SHIFT 4

/* XPT_RAVE :: CX21_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_A [03:02] */
#define BCHP_XPT_RAVE_CX21_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_MASK 0x0000000c
#define BCHP_XPT_RAVE_CX21_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_SHIFT 2

/* XPT_RAVE :: CX21_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_A [01:00] */
#define BCHP_XPT_RAVE_CX21_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_MASK 0x00000003
#define BCHP_XPT_RAVE_CX21_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_SHIFT 0

/***************************************************************************
 *CX21_AV_PID_STREAM_ID - Context PID and Stream ID Filter Value
 ***************************************************************************/
/* XPT_RAVE :: CX21_AV_PID_STREAM_ID :: PRV_HDR_ITB_EN [31:31] */
#define BCHP_XPT_RAVE_CX21_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_MASK    0x80000000
#define BCHP_XPT_RAVE_CX21_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_SHIFT   31

/* XPT_RAVE :: CX21_AV_PID_STREAM_ID :: PID_VALID [30:30] */
#define BCHP_XPT_RAVE_CX21_AV_PID_STREAM_ID_PID_VALID_MASK         0x40000000
#define BCHP_XPT_RAVE_CX21_AV_PID_STREAM_ID_PID_VALID_SHIFT        30

/* XPT_RAVE :: CX21_AV_PID_STREAM_ID :: AUD_FRAME_INFO [29:26] */
#define BCHP_XPT_RAVE_CX21_AV_PID_STREAM_ID_AUD_FRAME_INFO_MASK    0x3c000000
#define BCHP_XPT_RAVE_CX21_AV_PID_STREAM_ID_AUD_FRAME_INFO_SHIFT   26

/* XPT_RAVE :: CX21_AV_PID_STREAM_ID :: SSID_ENABLE [25:25] */
#define BCHP_XPT_RAVE_CX21_AV_PID_STREAM_ID_SSID_ENABLE_MASK       0x02000000
#define BCHP_XPT_RAVE_CX21_AV_PID_STREAM_ID_SSID_ENABLE_SHIFT      25

/* XPT_RAVE :: CX21_AV_PID_STREAM_ID :: SPLICE_EN [24:24] */
#define BCHP_XPT_RAVE_CX21_AV_PID_STREAM_ID_SPLICE_EN_MASK         0x01000000
#define BCHP_XPT_RAVE_CX21_AV_PID_STREAM_ID_SPLICE_EN_SHIFT        24

/* XPT_RAVE :: CX21_AV_PID_STREAM_ID :: reserved_for_eco0 [23:21] */
#define BCHP_XPT_RAVE_CX21_AV_PID_STREAM_ID_reserved_for_eco0_MASK 0x00e00000
#define BCHP_XPT_RAVE_CX21_AV_PID_STREAM_ID_reserved_for_eco0_SHIFT 21

/* XPT_RAVE :: CX21_AV_PID_STREAM_ID :: BAND_NUM [20:16] */
#define BCHP_XPT_RAVE_CX21_AV_PID_STREAM_ID_BAND_NUM_MASK          0x001f0000
#define BCHP_XPT_RAVE_CX21_AV_PID_STREAM_ID_BAND_NUM_SHIFT         16

/* XPT_RAVE :: CX21_AV_PID_STREAM_ID :: FILTER_PID_STREAM_ID [15:00] */
#define BCHP_XPT_RAVE_CX21_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX21_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_SHIFT 0

/***************************************************************************
 *CX21_REC_CTRL1 - Record Control Register 1
 ***************************************************************************/
/* XPT_RAVE :: CX21_REC_CTRL1 :: reserved_for_eco0 [31:16] */
#define BCHP_XPT_RAVE_CX21_REC_CTRL1_reserved_for_eco0_MASK        0xffff0000
#define BCHP_XPT_RAVE_CX21_REC_CTRL1_reserved_for_eco0_SHIFT       16

/* XPT_RAVE :: CX21_REC_CTRL1 :: DTV2MPEG_PADNUM [15:08] */
#define BCHP_XPT_RAVE_CX21_REC_CTRL1_DTV2MPEG_PADNUM_MASK          0x0000ff00
#define BCHP_XPT_RAVE_CX21_REC_CTRL1_DTV2MPEG_PADNUM_SHIFT         8

/* XPT_RAVE :: CX21_REC_CTRL1 :: reserved_for_eco1 [07:06] */
#define BCHP_XPT_RAVE_CX21_REC_CTRL1_reserved_for_eco1_MASK        0x000000c0
#define BCHP_XPT_RAVE_CX21_REC_CTRL1_reserved_for_eco1_SHIFT       6

/* XPT_RAVE :: CX21_REC_CTRL1 :: ATSC_SCRAM_CTRL [05:05] */
#define BCHP_XPT_RAVE_CX21_REC_CTRL1_ATSC_SCRAM_CTRL_MASK          0x00000020
#define BCHP_XPT_RAVE_CX21_REC_CTRL1_ATSC_SCRAM_CTRL_SHIFT         5

/* XPT_RAVE :: CX21_REC_CTRL1 :: PARSE_SC [04:04] */
#define BCHP_XPT_RAVE_CX21_REC_CTRL1_PARSE_SC_MASK                 0x00000010
#define BCHP_XPT_RAVE_CX21_REC_CTRL1_PARSE_SC_SHIFT                4

/* XPT_RAVE :: CX21_REC_CTRL1 :: SEAMLESS_PAUSE_MODE [03:03] */
#define BCHP_XPT_RAVE_CX21_REC_CTRL1_SEAMLESS_PAUSE_MODE_MASK      0x00000008
#define BCHP_XPT_RAVE_CX21_REC_CTRL1_SEAMLESS_PAUSE_MODE_SHIFT     3

/* XPT_RAVE :: CX21_REC_CTRL1 :: DTV_PF_TOGGLE_DIS [02:02] */
#define BCHP_XPT_RAVE_CX21_REC_CTRL1_DTV_PF_TOGGLE_DIS_MASK        0x00000004
#define BCHP_XPT_RAVE_CX21_REC_CTRL1_DTV_PF_TOGGLE_DIS_SHIFT       2

/* XPT_RAVE :: CX21_REC_CTRL1 :: REC_DTV2MPG_EN [01:01] */
#define BCHP_XPT_RAVE_CX21_REC_CTRL1_REC_DTV2MPG_EN_MASK           0x00000002
#define BCHP_XPT_RAVE_CX21_REC_CTRL1_REC_DTV2MPG_EN_SHIFT          1

/* XPT_RAVE :: CX21_REC_CTRL1 :: REC_TIMESTAMP_ENABLE [00:00] */
#define BCHP_XPT_RAVE_CX21_REC_CTRL1_REC_TIMESTAMP_ENABLE_MASK     0x00000001
#define BCHP_XPT_RAVE_CX21_REC_CTRL1_REC_TIMESTAMP_ENABLE_SHIFT    0

/***************************************************************************
 *CX21_REC_INIT_TS - Record Initial Timestamp Value Register
 ***************************************************************************/
/* XPT_RAVE :: CX21_REC_INIT_TS :: INIT_TS [31:00] */
#define BCHP_XPT_RAVE_CX21_REC_INIT_TS_INIT_TS_MASK                0xffffffff
#define BCHP_XPT_RAVE_CX21_REC_INIT_TS_INIT_TS_SHIFT               0

/***************************************************************************
 *CX21_REC_TS_CTRL - Record Timestamp Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX21_REC_TS_CTRL :: reserved_for_eco0 [31:06] */
#define BCHP_XPT_RAVE_CX21_REC_TS_CTRL_reserved_for_eco0_MASK      0xffffffc0
#define BCHP_XPT_RAVE_CX21_REC_TS_CTRL_reserved_for_eco0_SHIFT     6

/* XPT_RAVE :: CX21_REC_TS_CTRL :: TS_CHECK_DIS [05:05] */
#define BCHP_XPT_RAVE_CX21_REC_TS_CTRL_TS_CHECK_DIS_MASK           0x00000020
#define BCHP_XPT_RAVE_CX21_REC_TS_CTRL_TS_CHECK_DIS_SHIFT          5

/* XPT_RAVE :: CX21_REC_TS_CTRL :: REC_TIMESTAMP_MODE [04:03] */
#define BCHP_XPT_RAVE_CX21_REC_TS_CTRL_REC_TIMESTAMP_MODE_MASK     0x00000018
#define BCHP_XPT_RAVE_CX21_REC_TS_CTRL_REC_TIMESTAMP_MODE_SHIFT    3

/* XPT_RAVE :: CX21_REC_TS_CTRL :: TS_INIT_EN [02:02] */
#define BCHP_XPT_RAVE_CX21_REC_TS_CTRL_TS_INIT_EN_MASK             0x00000004
#define BCHP_XPT_RAVE_CX21_REC_TS_CTRL_TS_INIT_EN_SHIFT            2

/* XPT_RAVE :: CX21_REC_TS_CTRL :: TS_USER_BITS [01:00] */
#define BCHP_XPT_RAVE_CX21_REC_TS_CTRL_TS_USER_BITS_MASK           0x00000003
#define BCHP_XPT_RAVE_CX21_REC_TS_CTRL_TS_USER_BITS_SHIFT          0

/***************************************************************************
 *CX21_REC_TIME_CONFIG - Record Time Configuration Register
 ***************************************************************************/
/* XPT_RAVE :: CX21_REC_TIME_CONFIG :: reserved_for_eco0 [31:25] */
#define BCHP_XPT_RAVE_CX21_REC_TIME_CONFIG_reserved_for_eco0_MASK  0xfe000000
#define BCHP_XPT_RAVE_CX21_REC_TIME_CONFIG_reserved_for_eco0_SHIFT 25

/* XPT_RAVE :: CX21_REC_TIME_CONFIG :: REC_COUNT_MODE [24:24] */
#define BCHP_XPT_RAVE_CX21_REC_TIME_CONFIG_REC_COUNT_MODE_MASK     0x01000000
#define BCHP_XPT_RAVE_CX21_REC_TIME_CONFIG_REC_COUNT_MODE_SHIFT    24

/* XPT_RAVE :: CX21_REC_TIME_CONFIG :: REC_TIMEOUT_VAL [23:00] */
#define BCHP_XPT_RAVE_CX21_REC_TIME_CONFIG_REC_TIMEOUT_VAL_MASK    0x00ffffff
#define BCHP_XPT_RAVE_CX21_REC_TIME_CONFIG_REC_TIMEOUT_VAL_SHIFT   0

/***************************************************************************
 *CX21_AV_MISC_CONFIG4 - Context Miscellaneous Config 4 Register
 ***************************************************************************/
/* XPT_RAVE :: CX21_AV_MISC_CONFIG4 :: RESERVED_CONFIG [31:24] */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG4_RESERVED_CONFIG_MASK    0xff000000
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG4_RESERVED_CONFIG_SHIFT   24

/* XPT_RAVE :: CX21_AV_MISC_CONFIG4 :: reserved_for_eco0 [23:23] */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG4_reserved_for_eco0_MASK  0x00800000
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG4_reserved_for_eco0_SHIFT 23

/* XPT_RAVE :: CX21_AV_MISC_CONFIG4 :: PES_SID_EXT_DEP [22:16] */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG4_PES_SID_EXT_DEP_MASK    0x007f0000
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG4_PES_SID_EXT_DEP_SHIFT   16

/* XPT_RAVE :: CX21_AV_MISC_CONFIG4 :: reserved_for_eco1 [15:15] */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG4_reserved_for_eco1_MASK  0x00008000
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG4_reserved_for_eco1_SHIFT 15

/* XPT_RAVE :: CX21_AV_MISC_CONFIG4 :: PES_SID_EXT_IND [14:08] */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG4_PES_SID_EXT_IND_MASK    0x00007f00
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG4_PES_SID_EXT_IND_SHIFT   8

/* XPT_RAVE :: CX21_AV_MISC_CONFIG4 :: reserved_for_eco2 [07:02] */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG4_reserved_for_eco2_MASK  0x000000fc
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG4_reserved_for_eco2_SHIFT 2

/* XPT_RAVE :: CX21_AV_MISC_CONFIG4 :: PES_SID_EXT_MODE [01:00] */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG4_PES_SID_EXT_MODE_MASK   0x00000003
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG4_PES_SID_EXT_MODE_SHIFT  0

/***************************************************************************
 *CX21_PIC_CTR - Picture Counter register
 ***************************************************************************/
/* XPT_RAVE :: CX21_PIC_CTR :: reserved0 [31:16] */
#define BCHP_XPT_RAVE_CX21_PIC_CTR_reserved0_MASK                  0xffff0000
#define BCHP_XPT_RAVE_CX21_PIC_CTR_reserved0_SHIFT                 16

/* XPT_RAVE :: CX21_PIC_CTR :: VALUE [15:00] */
#define BCHP_XPT_RAVE_CX21_PIC_CTR_VALUE_MASK                      0x0000ffff
#define BCHP_XPT_RAVE_CX21_PIC_CTR_VALUE_SHIFT                     0

/***************************************************************************
 *CX21_PIC_CTR_MODE - Picture Counter Mode Register
 ***************************************************************************/
/* XPT_RAVE :: CX21_PIC_CTR_MODE :: reserved0 [31:31] */
#define BCHP_XPT_RAVE_CX21_PIC_CTR_MODE_reserved0_MASK             0x80000000
#define BCHP_XPT_RAVE_CX21_PIC_CTR_MODE_reserved0_SHIFT            31

/* XPT_RAVE :: CX21_PIC_CTR_MODE :: Valid_PIC_CTR_VALUE [30:28] */
#define BCHP_XPT_RAVE_CX21_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_MASK   0x70000000
#define BCHP_XPT_RAVE_CX21_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_SHIFT  28

/* XPT_RAVE :: CX21_PIC_CTR_MODE :: PIC_CTR_EN [27:27] */
#define BCHP_XPT_RAVE_CX21_PIC_CTR_MODE_PIC_CTR_EN_MASK            0x08000000
#define BCHP_XPT_RAVE_CX21_PIC_CTR_MODE_PIC_CTR_EN_SHIFT           27

/* XPT_RAVE :: CX21_PIC_CTR_MODE :: reserved1 [26:26] */
#define BCHP_XPT_RAVE_CX21_PIC_CTR_MODE_reserved1_MASK             0x04000000
#define BCHP_XPT_RAVE_CX21_PIC_CTR_MODE_reserved1_SHIFT            26

/* XPT_RAVE :: CX21_PIC_CTR_MODE :: PIC_CTR_MODE [25:24] */
#define BCHP_XPT_RAVE_CX21_PIC_CTR_MODE_PIC_CTR_MODE_MASK          0x03000000
#define BCHP_XPT_RAVE_CX21_PIC_CTR_MODE_PIC_CTR_MODE_SHIFT         24

/* XPT_RAVE :: CX21_PIC_CTR_MODE :: SCV0 [23:16] */
#define BCHP_XPT_RAVE_CX21_PIC_CTR_MODE_SCV0_MASK                  0x00ff0000
#define BCHP_XPT_RAVE_CX21_PIC_CTR_MODE_SCV0_SHIFT                 16

/* XPT_RAVE :: CX21_PIC_CTR_MODE :: SCV1 [15:08] */
#define BCHP_XPT_RAVE_CX21_PIC_CTR_MODE_SCV1_MASK                  0x0000ff00
#define BCHP_XPT_RAVE_CX21_PIC_CTR_MODE_SCV1_SHIFT                 8

/* XPT_RAVE :: CX21_PIC_CTR_MODE :: SCV2 [07:00] */
#define BCHP_XPT_RAVE_CX21_PIC_CTR_MODE_SCV2_MASK                  0x000000ff
#define BCHP_XPT_RAVE_CX21_PIC_CTR_MODE_SCV2_SHIFT                 0

/***************************************************************************
 *CX21_REC_TIMER - Record Timer Register
 ***************************************************************************/
/* XPT_RAVE :: CX21_REC_TIMER :: REC_TIMER [31:00] */
#define BCHP_XPT_RAVE_CX21_REC_TIMER_REC_TIMER_MASK                0xffffffff
#define BCHP_XPT_RAVE_CX21_REC_TIMER_REC_TIMER_SHIFT               0

/***************************************************************************
 *CX21_REC_STATE0 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX21_REC_STATE0 :: reserved_for_eco0 [31:18] */
#define BCHP_XPT_RAVE_CX21_REC_STATE0_reserved_for_eco0_MASK       0xfffc0000
#define BCHP_XPT_RAVE_CX21_REC_STATE0_reserved_for_eco0_SHIFT      18

/* XPT_RAVE :: CX21_REC_STATE0 :: REC_INIT_TIME_LO [17:08] */
#define BCHP_XPT_RAVE_CX21_REC_STATE0_REC_INIT_TIME_LO_MASK        0x0003ff00
#define BCHP_XPT_RAVE_CX21_REC_STATE0_REC_INIT_TIME_LO_SHIFT       8

/* XPT_RAVE :: CX21_REC_STATE0 :: reserved_for_eco1 [07:04] */
#define BCHP_XPT_RAVE_CX21_REC_STATE0_reserved_for_eco1_MASK       0x000000f0
#define BCHP_XPT_RAVE_CX21_REC_STATE0_reserved_for_eco1_SHIFT      4

/* XPT_RAVE :: CX21_REC_STATE0 :: LAST_CONV_TIME_STAMP_HI [03:02] */
#define BCHP_XPT_RAVE_CX21_REC_STATE0_LAST_CONV_TIME_STAMP_HI_MASK 0x0000000c
#define BCHP_XPT_RAVE_CX21_REC_STATE0_LAST_CONV_TIME_STAMP_HI_SHIFT 2

/* XPT_RAVE :: CX21_REC_STATE0 :: TS_INITIALIZED [01:01] */
#define BCHP_XPT_RAVE_CX21_REC_STATE0_TS_INITIALIZED_MASK          0x00000002
#define BCHP_XPT_RAVE_CX21_REC_STATE0_TS_INITIALIZED_SHIFT         1

/* XPT_RAVE :: CX21_REC_STATE0 :: REC_INITIALIZED [00:00] */
#define BCHP_XPT_RAVE_CX21_REC_STATE0_REC_INITIALIZED_MASK         0x00000001
#define BCHP_XPT_RAVE_CX21_REC_STATE0_REC_INITIALIZED_SHIFT        0

/***************************************************************************
 *CX21_REC_STATE1 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX21_REC_STATE1 :: REC_INIT_TIME_HI [31:00] */
#define BCHP_XPT_RAVE_CX21_REC_STATE1_REC_INIT_TIME_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX21_REC_STATE1_REC_INIT_TIME_HI_SHIFT       0

/***************************************************************************
 *CX21_REC_STATE2 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX21_REC_STATE2 :: INT_TIME_STAMP [31:00] */
#define BCHP_XPT_RAVE_CX21_REC_STATE2_INT_TIME_STAMP_MASK          0xffffffff
#define BCHP_XPT_RAVE_CX21_REC_STATE2_INT_TIME_STAMP_SHIFT         0

/***************************************************************************
 *CX21_REC_STATE2b - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX21_REC_STATE2b :: LAST_CONV_TIME_STAMP_LO [31:00] */
#define BCHP_XPT_RAVE_CX21_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX21_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_SHIFT 0

/***************************************************************************
 *CX21_REC_STATE3 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX21_REC_STATE3 :: reserved_for_eco0 [31:09] */
#define BCHP_XPT_RAVE_CX21_REC_STATE3_reserved_for_eco0_MASK       0xfffffe00
#define BCHP_XPT_RAVE_CX21_REC_STATE3_reserved_for_eco0_SHIFT      9

/* XPT_RAVE :: CX21_REC_STATE3 :: REC_DSS_PARITY [08:08] */
#define BCHP_XPT_RAVE_CX21_REC_STATE3_REC_DSS_PARITY_MASK          0x00000100
#define BCHP_XPT_RAVE_CX21_REC_STATE3_REC_DSS_PARITY_SHIFT         8

/* XPT_RAVE :: CX21_REC_STATE3 :: REC_COUNT_HI [07:00] */
#define BCHP_XPT_RAVE_CX21_REC_STATE3_REC_COUNT_HI_MASK            0x000000ff
#define BCHP_XPT_RAVE_CX21_REC_STATE3_REC_COUNT_HI_SHIFT           0

/***************************************************************************
 *CX21_REC_COUNT - Record Packet Count Register
 ***************************************************************************/
/* XPT_RAVE :: CX21_REC_COUNT :: REC_COUNT [31:00] */
#define BCHP_XPT_RAVE_CX21_REC_COUNT_REC_COUNT_MASK                0xffffffff
#define BCHP_XPT_RAVE_CX21_REC_COUNT_REC_COUNT_SHIFT               0

/***************************************************************************
 *CX21_PIC_INC_DEC_CTRL - Picture Counter Increment/Decrement/Reset Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX21_PIC_INC_DEC_CTRL :: reserved0 [31:18] */
#define BCHP_XPT_RAVE_CX21_PIC_INC_DEC_CTRL_reserved0_MASK         0xfffc0000
#define BCHP_XPT_RAVE_CX21_PIC_INC_DEC_CTRL_reserved0_SHIFT        18

/* XPT_RAVE :: CX21_PIC_INC_DEC_CTRL :: INC_DEC_MODE [17:16] */
#define BCHP_XPT_RAVE_CX21_PIC_INC_DEC_CTRL_INC_DEC_MODE_MASK      0x00030000
#define BCHP_XPT_RAVE_CX21_PIC_INC_DEC_CTRL_INC_DEC_MODE_SHIFT     16

/* XPT_RAVE :: CX21_PIC_INC_DEC_CTRL :: INC_DEC_VALUE [15:00] */
#define BCHP_XPT_RAVE_CX21_PIC_INC_DEC_CTRL_INC_DEC_VALUE_MASK     0x0000ffff
#define BCHP_XPT_RAVE_CX21_PIC_INC_DEC_CTRL_INC_DEC_VALUE_SHIFT    0

/***************************************************************************
 *CX21_SC - Scrambling Control Monitor Register
 ***************************************************************************/
/* XPT_RAVE :: CX21_SC :: RESERVED_FOR_FW_0 [31:08] */
#define BCHP_XPT_RAVE_CX21_SC_RESERVED_FOR_FW_0_MASK               0xffffff00
#define BCHP_XPT_RAVE_CX21_SC_RESERVED_FOR_FW_0_SHIFT              8

/* XPT_RAVE :: CX21_SC :: SC_ENABLE [07:07] */
#define BCHP_XPT_RAVE_CX21_SC_SC_ENABLE_MASK                       0x00000080
#define BCHP_XPT_RAVE_CX21_SC_SC_ENABLE_SHIFT                      7

/* XPT_RAVE :: CX21_SC :: SC_PUSI_VALID [06:06] */
#define BCHP_XPT_RAVE_CX21_SC_SC_PUSI_VALID_MASK                   0x00000040
#define BCHP_XPT_RAVE_CX21_SC_SC_PUSI_VALID_SHIFT                  6

/* XPT_RAVE :: CX21_SC :: SC_PUSI [05:04] */
#define BCHP_XPT_RAVE_CX21_SC_SC_PUSI_MASK                         0x00000030
#define BCHP_XPT_RAVE_CX21_SC_SC_PUSI_SHIFT                        4

/* XPT_RAVE :: CX21_SC :: SC_OR_MODE [03:03] */
#define BCHP_XPT_RAVE_CX21_SC_SC_OR_MODE_MASK                      0x00000008
#define BCHP_XPT_RAVE_CX21_SC_SC_OR_MODE_SHIFT                     3

/* XPT_RAVE :: CX21_SC :: SC_ALL_VALID [02:02] */
#define BCHP_XPT_RAVE_CX21_SC_SC_ALL_VALID_MASK                    0x00000004
#define BCHP_XPT_RAVE_CX21_SC_SC_ALL_VALID_SHIFT                   2

/* XPT_RAVE :: CX21_SC :: SC_ALL [01:00] */
#define BCHP_XPT_RAVE_CX21_SC_SC_ALL_MASK                          0x00000003
#define BCHP_XPT_RAVE_CX21_SC_SC_ALL_SHIFT                         0

/***************************************************************************
 *CX21_AV_MISC_CONFIG5 - Context Miscellaneous Config 5 Register
 ***************************************************************************/
/* XPT_RAVE :: CX21_AV_MISC_CONFIG5 :: RESERVED_FOR_FW_1 [31:26] */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG5_RESERVED_FOR_FW_1_MASK  0xfc000000
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG5_RESERVED_FOR_FW_1_SHIFT 26

/* XPT_RAVE :: CX21_AV_MISC_CONFIG5 :: ITB_OVFL_INT_STATUS [25:25] */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG5_ITB_OVFL_INT_STATUS_MASK 0x02000000
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG5_ITB_OVFL_INT_STATUS_SHIFT 25

/* XPT_RAVE :: CX21_AV_MISC_CONFIG5 :: CDB_OVFL_INT_STATUS [24:24] */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG5_CDB_OVFL_INT_STATUS_MASK 0x01000000
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG5_CDB_OVFL_INT_STATUS_SHIFT 24

/* XPT_RAVE :: CX21_AV_MISC_CONFIG5 :: ASF_HEADER_LENGTH [23:16] */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG5_ASF_HEADER_LENGTH_MASK  0x00ff0000
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG5_ASF_HEADER_LENGTH_SHIFT 16

/* XPT_RAVE :: CX21_AV_MISC_CONFIG5 :: ASF_ENABLE [15:15] */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG5_ASF_ENABLE_MASK         0x00008000
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG5_ASF_ENABLE_SHIFT        15

/* XPT_RAVE :: CX21_AV_MISC_CONFIG5 :: ASF_AV_MODE [14:14] */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG5_ASF_AV_MODE_MASK        0x00004000
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG5_ASF_AV_MODE_SHIFT       14

/* XPT_RAVE :: CX21_AV_MISC_CONFIG5 :: RESERVED_FOR_FW_2 [13:09] */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG5_RESERVED_FOR_FW_2_MASK  0x00003e00
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG5_RESERVED_FOR_FW_2_SHIFT 9

/* XPT_RAVE :: CX21_AV_MISC_CONFIG5 :: VCT_PID_EN [08:08] */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG5_VCT_PID_EN_MASK         0x00000100
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG5_VCT_PID_EN_SHIFT        8

/* XPT_RAVE :: CX21_AV_MISC_CONFIG5 :: VCT_TABLE_ID [07:00] */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG5_VCT_TABLE_ID_MASK       0x000000ff
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG5_VCT_TABLE_ID_SHIFT      0

/***************************************************************************
 *CX21_RAVE_Reg_1 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX21_RAVE_Reg_1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX21_RAVE_Reg_1_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX21_RAVE_Reg_1_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX21_RAVE_Reg_2 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX21_RAVE_Reg_2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX21_RAVE_Reg_2_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX21_RAVE_Reg_2_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX21_RAVE_Reg_3 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX21_RAVE_Reg_3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX21_RAVE_Reg_3_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX21_RAVE_Reg_3_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX21_ATSOFFSET_CONFIG - Config register for ATS OFFSET feature
 ***************************************************************************/
/* XPT_RAVE :: CX21_ATSOFFSET_CONFIG :: reserved_for_eco0 [31:16] */
#define BCHP_XPT_RAVE_CX21_ATSOFFSET_CONFIG_reserved_for_eco0_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX21_ATSOFFSET_CONFIG_reserved_for_eco0_SHIFT 16

/* XPT_RAVE :: CX21_ATSOFFSET_CONFIG :: LOCAL_ATS_FORMAT [15:15] */
#define BCHP_XPT_RAVE_CX21_ATSOFFSET_CONFIG_LOCAL_ATS_FORMAT_MASK  0x00008000
#define BCHP_XPT_RAVE_CX21_ATSOFFSET_CONFIG_LOCAL_ATS_FORMAT_SHIFT 15

/* XPT_RAVE :: CX21_ATSOFFSET_CONFIG :: LOCAL_ATS_GEN_ENABLE [14:14] */
#define BCHP_XPT_RAVE_CX21_ATSOFFSET_CONFIG_LOCAL_ATS_GEN_ENABLE_MASK 0x00004000
#define BCHP_XPT_RAVE_CX21_ATSOFFSET_CONFIG_LOCAL_ATS_GEN_ENABLE_SHIFT 14

/* XPT_RAVE :: CX21_ATSOFFSET_CONFIG :: SW_ATSOFFSET_ENABLE [13:13] */
#define BCHP_XPT_RAVE_CX21_ATSOFFSET_CONFIG_SW_ATSOFFSET_ENABLE_MASK 0x00002000
#define BCHP_XPT_RAVE_CX21_ATSOFFSET_CONFIG_SW_ATSOFFSET_ENABLE_SHIFT 13

/* XPT_RAVE :: CX21_ATSOFFSET_CONFIG :: PCR_PID_CH_CHANGED [12:12] */
#define BCHP_XPT_RAVE_CX21_ATSOFFSET_CONFIG_PCR_PID_CH_CHANGED_MASK 0x00001000
#define BCHP_XPT_RAVE_CX21_ATSOFFSET_CONFIG_PCR_PID_CH_CHANGED_SHIFT 12

/* XPT_RAVE :: CX21_ATSOFFSET_CONFIG :: ATSOFFSET_ENABLE [11:11] */
#define BCHP_XPT_RAVE_CX21_ATSOFFSET_CONFIG_ATSOFFSET_ENABLE_MASK  0x00000800
#define BCHP_XPT_RAVE_CX21_ATSOFFSET_CONFIG_ATSOFFSET_ENABLE_SHIFT 11

/* XPT_RAVE :: CX21_ATSOFFSET_CONFIG :: PCR_PID_CH [10:00] */
#define BCHP_XPT_RAVE_CX21_ATSOFFSET_CONFIG_PCR_PID_CH_MASK        0x000007ff
#define BCHP_XPT_RAVE_CX21_ATSOFFSET_CONFIG_PCR_PID_CH_SHIFT       0

/***************************************************************************
 *CX21_ATSOFFSET_OFFSET_MAGNITUDE - 32 bit magnitude of the 33 bit signed ATS offset
 ***************************************************************************/
/* XPT_RAVE :: CX21_ATSOFFSET_OFFSET_MAGNITUDE :: ATS_OFFSET_MAGNITUDE [31:00] */
#define BCHP_XPT_RAVE_CX21_ATSOFFSET_OFFSET_MAGNITUDE_ATS_OFFSET_MAGNITUDE_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX21_ATSOFFSET_OFFSET_MAGNITUDE_ATS_OFFSET_MAGNITUDE_SHIFT 0

/***************************************************************************
 *CX21_ATSOFFSET_OFFSET_SIGN_BIT - Sign bit of the 33 bit signed ATS offset
 ***************************************************************************/
/* XPT_RAVE :: CX21_ATSOFFSET_OFFSET_SIGN_BIT :: reserved_for_eco0 [31:01] */
#define BCHP_XPT_RAVE_CX21_ATSOFFSET_OFFSET_SIGN_BIT_reserved_for_eco0_MASK 0xfffffffe
#define BCHP_XPT_RAVE_CX21_ATSOFFSET_OFFSET_SIGN_BIT_reserved_for_eco0_SHIFT 1

/* XPT_RAVE :: CX21_ATSOFFSET_OFFSET_SIGN_BIT :: ATS_OFSET_SIGN [00:00] */
#define BCHP_XPT_RAVE_CX21_ATSOFFSET_OFFSET_SIGN_BIT_ATS_OFSET_SIGN_MASK 0x00000001
#define BCHP_XPT_RAVE_CX21_ATSOFFSET_OFFSET_SIGN_BIT_ATS_OFSET_SIGN_SHIFT 0

/***************************************************************************
 *CX21_ATSOFFSET_PCR - PCR value of the last PCR packet
 ***************************************************************************/
/* XPT_RAVE :: CX21_ATSOFFSET_PCR :: PCR [31:00] */
#define BCHP_XPT_RAVE_CX21_ATSOFFSET_PCR_PCR_MASK                  0xffffffff
#define BCHP_XPT_RAVE_CX21_ATSOFFSET_PCR_PCR_SHIFT                 0

/***************************************************************************
 *CX21_ATSOFFSET_ATS - ATS of the last packet carrying PCR
 ***************************************************************************/
/* XPT_RAVE :: CX21_ATSOFFSET_ATS :: ATS [31:00] */
#define BCHP_XPT_RAVE_CX21_ATSOFFSET_ATS_ATS_MASK                  0xffffffff
#define BCHP_XPT_RAVE_CX21_ATSOFFSET_ATS_ATS_SHIFT                 0

/***************************************************************************
 *CX21_ATSOFFSET_ADJ_ATS - Adjusted ATS of the last packet
 ***************************************************************************/
/* XPT_RAVE :: CX21_ATSOFFSET_ADJ_ATS :: ADJ_ATS [31:00] */
#define BCHP_XPT_RAVE_CX21_ATSOFFSET_ADJ_ATS_ADJ_ATS_MASK          0xffffffff
#define BCHP_XPT_RAVE_CX21_ATSOFFSET_ADJ_ATS_ADJ_ATS_SHIFT         0

/***************************************************************************
 *CX21_ATSOFFSET_NEXT_PKT_ATS - ATS to be used for next packet in Local Timestamp generation mode
 ***************************************************************************/
/* XPT_RAVE :: CX21_ATSOFFSET_NEXT_PKT_ATS :: NEXT_PKT_ATS [31:00] */
#define BCHP_XPT_RAVE_CX21_ATSOFFSET_NEXT_PKT_ATS_NEXT_PKT_ATS_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX21_ATSOFFSET_NEXT_PKT_ATS_NEXT_PKT_ATS_SHIFT 0

/***************************************************************************
 *CX21_ATSOFFSET_PKT2PKT_ATS_DELTA - ATS delta to be used in Local Timestamp generation mode
 ***************************************************************************/
/* XPT_RAVE :: CX21_ATSOFFSET_PKT2PKT_ATS_DELTA :: PKT2PKT_DELTA [31:00] */
#define BCHP_XPT_RAVE_CX21_ATSOFFSET_PKT2PKT_ATS_DELTA_PKT2PKT_DELTA_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX21_ATSOFFSET_PKT2PKT_ATS_DELTA_PKT2PKT_DELTA_SHIFT 0

/***************************************************************************
 *CX21_RAVE_Reg_4 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX21_RAVE_Reg_4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX21_RAVE_Reg_4_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX21_RAVE_Reg_4_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX21_RAVE_Reg_5 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX21_RAVE_Reg_5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX21_RAVE_Reg_5_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX21_RAVE_Reg_5_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX22_AV_CDB_WRITE_PTR - Context CDB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX22_AV_CDB_WRITE_PTR :: CDB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX22_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX22_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_SHIFT    0

/***************************************************************************
 *CX22_AV_CDB_READ_PTR - Context CDB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX22_AV_CDB_READ_PTR :: CDB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX22_AV_CDB_READ_PTR_CDB_READ_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX22_AV_CDB_READ_PTR_CDB_READ_PTR_SHIFT      0

/***************************************************************************
 *CX22_AV_CDB_BASE_PTR - Context CDB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX22_AV_CDB_BASE_PTR :: CDB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX22_AV_CDB_BASE_PTR_CDB_BASE_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX22_AV_CDB_BASE_PTR_CDB_BASE_PTR_SHIFT      0

/***************************************************************************
 *CX22_AV_CDB_END_PTR - Context CDB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX22_AV_CDB_END_PTR :: CDB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX22_AV_CDB_END_PTR_CDB_END_PTR_MASK         0xffffffff
#define BCHP_XPT_RAVE_CX22_AV_CDB_END_PTR_CDB_END_PTR_SHIFT        0

/***************************************************************************
 *CX22_AV_CDB_VALID_PTR - Context CDB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX22_AV_CDB_VALID_PTR :: CDB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX22_AV_CDB_VALID_PTR_CDB_VALID_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX22_AV_CDB_VALID_PTR_CDB_VALID_PTR_SHIFT    0

/***************************************************************************
 *CX22_AV_CDB_WRAPAROUND_PTR - Context CDB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX22_AV_CDB_WRAPAROUND_PTR :: CDB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX22_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX22_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX22_AV_CDB_THRESHOLD_LEVEL - Context CDB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX22_AV_CDB_THRESHOLD_LEVEL :: CDB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX22_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX22_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX22_AV_CDB_THRESHOLD_LEVEL :: CDB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX22_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX22_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX22_AV_CDB_DEPTH - Context CDB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX22_AV_CDB_DEPTH :: CDB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX22_AV_CDB_DEPTH_CDB_WRAPAROUND_MASK        0x80000000
#define BCHP_XPT_RAVE_CX22_AV_CDB_DEPTH_CDB_WRAPAROUND_SHIFT       31

/* XPT_RAVE :: CX22_AV_CDB_DEPTH :: CDB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX22_AV_CDB_DEPTH_CDB_OVERFLOW_MASK          0x40000000
#define BCHP_XPT_RAVE_CX22_AV_CDB_DEPTH_CDB_OVERFLOW_SHIFT         30

/* XPT_RAVE :: CX22_AV_CDB_DEPTH :: CDB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX22_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_MASK   0x30000000
#define BCHP_XPT_RAVE_CX22_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_SHIFT  28

/* XPT_RAVE :: CX22_AV_CDB_DEPTH :: CDB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX22_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_MASK      0x0fffffff
#define BCHP_XPT_RAVE_CX22_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_SHIFT     0

/***************************************************************************
 *CX22_AV_THRESHOLDS - Context Thresholds
 ***************************************************************************/
/* XPT_RAVE :: CX22_AV_THRESHOLDS :: CONTEXT_OVERFLOW_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX22_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX22_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX22_AV_THRESHOLDS :: CONTEXT_WRAPAROUND_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX22_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX22_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX22_AV_ITB_WRITE_PTR - Context ITB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX22_AV_ITB_WRITE_PTR :: ITB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX22_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX22_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_SHIFT    0

/***************************************************************************
 *CX22_AV_ITB_READ_PTR - Context ITB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX22_AV_ITB_READ_PTR :: ITB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX22_AV_ITB_READ_PTR_ITB_READ_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX22_AV_ITB_READ_PTR_ITB_READ_PTR_SHIFT      0

/***************************************************************************
 *CX22_AV_ITB_BASE_PTR - Context ITB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX22_AV_ITB_BASE_PTR :: ITB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX22_AV_ITB_BASE_PTR_ITB_BASE_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX22_AV_ITB_BASE_PTR_ITB_BASE_PTR_SHIFT      0

/***************************************************************************
 *CX22_AV_ITB_END_PTR - Context ITB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX22_AV_ITB_END_PTR :: ITB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX22_AV_ITB_END_PTR_ITB_END_PTR_MASK         0xffffffff
#define BCHP_XPT_RAVE_CX22_AV_ITB_END_PTR_ITB_END_PTR_SHIFT        0

/***************************************************************************
 *CX22_AV_ITB_VALID_PTR - Context ITB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX22_AV_ITB_VALID_PTR :: ITB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX22_AV_ITB_VALID_PTR_ITB_VALID_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX22_AV_ITB_VALID_PTR_ITB_VALID_PTR_SHIFT    0

/***************************************************************************
 *CX22_AV_ITB_WRAPAROUND_PTR - Context ITB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX22_AV_ITB_WRAPAROUND_PTR :: ITB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX22_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX22_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX22_AV_ITB_THRESHOLD_LEVEL - Context ITB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX22_AV_ITB_THRESHOLD_LEVEL :: ITB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX22_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX22_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX22_AV_ITB_THRESHOLD_LEVEL :: ITB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX22_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX22_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX22_AV_ITB_DEPTH - Context ITB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX22_AV_ITB_DEPTH :: ITB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX22_AV_ITB_DEPTH_ITB_WRAPAROUND_MASK        0x80000000
#define BCHP_XPT_RAVE_CX22_AV_ITB_DEPTH_ITB_WRAPAROUND_SHIFT       31

/* XPT_RAVE :: CX22_AV_ITB_DEPTH :: ITB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX22_AV_ITB_DEPTH_ITB_OVERFLOW_MASK          0x40000000
#define BCHP_XPT_RAVE_CX22_AV_ITB_DEPTH_ITB_OVERFLOW_SHIFT         30

/* XPT_RAVE :: CX22_AV_ITB_DEPTH :: ITB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX22_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_MASK   0x30000000
#define BCHP_XPT_RAVE_CX22_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_SHIFT  28

/* XPT_RAVE :: CX22_AV_ITB_DEPTH :: ITB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX22_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_MASK      0x0fffffff
#define BCHP_XPT_RAVE_CX22_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_SHIFT     0

/***************************************************************************
 *CX22_REC_MISC_CONFIG - Miscellaneous Config
 ***************************************************************************/
/* XPT_RAVE :: CX22_REC_MISC_CONFIG :: reserved_for_eco0 [31:18] */
#define BCHP_XPT_RAVE_CX22_REC_MISC_CONFIG_reserved_for_eco0_MASK  0xfffc0000
#define BCHP_XPT_RAVE_CX22_REC_MISC_CONFIG_reserved_for_eco0_SHIFT 18

/* XPT_RAVE :: CX22_REC_MISC_CONFIG :: EMM_EN [17:17] */
#define BCHP_XPT_RAVE_CX22_REC_MISC_CONFIG_EMM_EN_MASK             0x00020000
#define BCHP_XPT_RAVE_CX22_REC_MISC_CONFIG_EMM_EN_SHIFT            17

/* XPT_RAVE :: CX22_REC_MISC_CONFIG :: IGNORE_CLEAR_SC_EVENT [16:16] */
#define BCHP_XPT_RAVE_CX22_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_MASK 0x00010000
#define BCHP_XPT_RAVE_CX22_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_SHIFT 16

/* XPT_RAVE :: CX22_REC_MISC_CONFIG :: SC_DETECT_FOR_ALL [15:15] */
#define BCHP_XPT_RAVE_CX22_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_MASK  0x00008000
#define BCHP_XPT_RAVE_CX22_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_SHIFT 15

/* XPT_RAVE :: CX22_REC_MISC_CONFIG :: REC_AVN [14:14] */
#define BCHP_XPT_RAVE_CX22_REC_MISC_CONFIG_REC_AVN_MASK            0x00004000
#define BCHP_XPT_RAVE_CX22_REC_MISC_CONFIG_REC_AVN_SHIFT           14

/* XPT_RAVE :: CX22_REC_MISC_CONFIG :: TPIT_ENABLE [13:13] */
#define BCHP_XPT_RAVE_CX22_REC_MISC_CONFIG_TPIT_ENABLE_MASK        0x00002000
#define BCHP_XPT_RAVE_CX22_REC_MISC_CONFIG_TPIT_ENABLE_SHIFT       13

/* XPT_RAVE :: CX22_REC_MISC_CONFIG :: TPIT_CHANNEL [12:08] */
#define BCHP_XPT_RAVE_CX22_REC_MISC_CONFIG_TPIT_CHANNEL_MASK       0x00001f00
#define BCHP_XPT_RAVE_CX22_REC_MISC_CONFIG_TPIT_CHANNEL_SHIFT      8

/* XPT_RAVE :: CX22_REC_MISC_CONFIG :: reserved_for_eco1 [07:02] */
#define BCHP_XPT_RAVE_CX22_REC_MISC_CONFIG_reserved_for_eco1_MASK  0x000000fc
#define BCHP_XPT_RAVE_CX22_REC_MISC_CONFIG_reserved_for_eco1_SHIFT 2

/* XPT_RAVE :: CX22_REC_MISC_CONFIG :: SCD_MAP_MODE [01:00] */
#define BCHP_XPT_RAVE_CX22_REC_MISC_CONFIG_SCD_MAP_MODE_MASK       0x00000003
#define BCHP_XPT_RAVE_CX22_REC_MISC_CONFIG_SCD_MAP_MODE_SHIFT      0

/***************************************************************************
 *CX22_REC_SCD_PIDS_A - Context SCD map PIDS A
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX22_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX22_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_A [30:30] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_MASK 0x40000000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_SHIFT 30

/* XPT_RAVE :: CX22_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: SCD_NUMA [29:24] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_NUMA_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_NUMA_SHIFT 24

/* XPT_RAVE :: CX22_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX22_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: PID_CHA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_PID_CHA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_PID_CHA_VALID_SHIFT 15

/* XPT_RAVE :: CX22_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX22_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: SCD_PID_CHA [12:00] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PID_CHA_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PID_CHA_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX22_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX22_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_A [30:30] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_MASK 0x40000000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_SHIFT 30

/* XPT_RAVE :: CX22_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: SCD_NUMA [29:24] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_NUMA_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_NUMA_SHIFT 24

/* XPT_RAVE :: CX22_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX22_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: PIDA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_PIDA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_PIDA_VALID_SHIFT 15

/* XPT_RAVE :: CX22_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX22_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: SCD_PIDA [12:00] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PIDA_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PIDA_SHIFT 0

/***************************************************************************
 *CX22_REC_SCD_PIDS_B - Context SCD map PIDS B
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX22_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX22_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_B [30:30] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_MASK 0x40000000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_SHIFT 30

/* XPT_RAVE :: CX22_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: SCD_NUMB [29:24] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_NUMB_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_NUMB_SHIFT 24

/* XPT_RAVE :: CX22_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX22_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: PID_CHB_VALID [15:15] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_PID_CHB_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_PID_CHB_VALID_SHIFT 15

/* XPT_RAVE :: CX22_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX22_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: SCD_PID_CHB [12:00] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PID_CHB_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PID_CHB_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX22_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX22_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_B [30:30] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_B_MASK 0x40000000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_B_SHIFT 30

/* XPT_RAVE :: CX22_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: SCD_NUMB [29:24] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_NUMB_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_NUMB_SHIFT 24

/* XPT_RAVE :: CX22_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX22_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: PIDB_VALID [15:15] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_PIDB_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_PIDB_VALID_SHIFT 15

/* XPT_RAVE :: CX22_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX22_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: SCD_PIDB [12:00] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PIDB_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PIDB_SHIFT 0

/***************************************************************************
 *CX22_REC_SCD_PIDS_C - Context SCD map PIDS C
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX22_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX22_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_C [30:30] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_MASK 0x40000000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_SHIFT 30

/* XPT_RAVE :: CX22_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: SCD_NUMC [29:24] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_NUMC_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_NUMC_SHIFT 24

/* XPT_RAVE :: CX22_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX22_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: PID_CHC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_PID_CHC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_PID_CHC_VALID_SHIFT 15

/* XPT_RAVE :: CX22_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX22_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: SCD_PID_CHC [12:00] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PID_CHC_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PID_CHC_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX22_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX22_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_C [30:30] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_MASK 0x40000000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_SHIFT 30

/* XPT_RAVE :: CX22_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: SCD_NUMC [29:24] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_NUMC_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_NUMC_SHIFT 24

/* XPT_RAVE :: CX22_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX22_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: PIDC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_PIDC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_PIDC_VALID_SHIFT 15

/* XPT_RAVE :: CX22_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX22_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: SCD_PIDC [12:00] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PIDC_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PIDC_SHIFT 0

/***************************************************************************
 *CX22_REC_SCD_PIDS_D - Context SCD map PIDS D
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX22_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX22_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_D [30:30] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_MASK 0x40000000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_SHIFT 30

/* XPT_RAVE :: CX22_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: SCD_NUMD [29:24] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_NUMD_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_NUMD_SHIFT 24

/* XPT_RAVE :: CX22_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX22_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: PID_CHD_VALID [15:15] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_PID_CHD_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_PID_CHD_VALID_SHIFT 15

/* XPT_RAVE :: CX22_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX22_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: SCD_PID_CHD [12:00] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PID_CHD_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PID_CHD_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX22_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX22_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_D [30:30] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_D_MASK 0x40000000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_D_SHIFT 30

/* XPT_RAVE :: CX22_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: SCD_NUMD [29:24] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_NUMD_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_NUMD_SHIFT 24

/* XPT_RAVE :: CX22_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX22_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: PIDD_VALID [15:15] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_PIDD_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_PIDD_VALID_SHIFT 15

/* XPT_RAVE :: CX22_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX22_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: SCD_PIDD [12:00] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PIDD_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PIDD_SHIFT 0

/***************************************************************************
 *CX22_REC_SCD_PIDS_E - Context SCD map PIDS E
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX22_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX22_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_E [30:30] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_MASK 0x40000000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_SHIFT 30

/* XPT_RAVE :: CX22_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: SCD_NUME [29:24] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_NUME_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_NUME_SHIFT 24

/* XPT_RAVE :: CX22_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX22_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: PID_CHE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_PID_CHE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_PID_CHE_VALID_SHIFT 15

/* XPT_RAVE :: CX22_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX22_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: SCD_PID_CHE [12:00] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PID_CHE_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PID_CHE_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX22_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX22_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_E [30:30] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_MASK 0x40000000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_SHIFT 30

/* XPT_RAVE :: CX22_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: SCD_NUME [29:24] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_NUME_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_NUME_SHIFT 24

/* XPT_RAVE :: CX22_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX22_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: PIDE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_PIDE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_PIDE_VALID_SHIFT 15

/* XPT_RAVE :: CX22_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX22_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: SCD_PIDE [12:00] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PIDE_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PIDE_SHIFT 0

/***************************************************************************
 *CX22_REC_SCD_PIDS_F - Context SCD map PIDS F
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX22_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX22_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_F [30:30] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_MASK 0x40000000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_SHIFT 30

/* XPT_RAVE :: CX22_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: SCD_NUMF [29:24] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_NUMF_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_NUMF_SHIFT 24

/* XPT_RAVE :: CX22_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX22_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: PID_CHF_VALID [15:15] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_PID_CHF_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_PID_CHF_VALID_SHIFT 15

/* XPT_RAVE :: CX22_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX22_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: SCD_PID_CHF [12:00] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PID_CHF_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PID_CHF_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX22_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX22_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_F [30:30] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_F_MASK 0x40000000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_F_SHIFT 30

/* XPT_RAVE :: CX22_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: SCD_NUMF [29:24] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_NUMF_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_NUMF_SHIFT 24

/* XPT_RAVE :: CX22_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX22_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: PIDF_VALID [15:15] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_PIDF_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_PIDF_VALID_SHIFT 15

/* XPT_RAVE :: CX22_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX22_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: SCD_PIDF [12:00] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PIDF_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PIDF_SHIFT 0

/***************************************************************************
 *CX22_REC_SCD_PIDS_G - Context SCD map PIDS G
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX22_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX22_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_G [30:30] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_MASK 0x40000000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_SHIFT 30

/* XPT_RAVE :: CX22_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: SCD_NUMG [29:24] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_NUMG_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_NUMG_SHIFT 24

/* XPT_RAVE :: CX22_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX22_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: PID_CHG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_PID_CHG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_PID_CHG_VALID_SHIFT 15

/* XPT_RAVE :: CX22_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX22_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: SCD_PID_CHG [12:00] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PID_CHG_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PID_CHG_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX22_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX22_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_G [30:30] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_MASK 0x40000000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_SHIFT 30

/* XPT_RAVE :: CX22_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: SCD_NUMG [29:24] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_NUMG_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_NUMG_SHIFT 24

/* XPT_RAVE :: CX22_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX22_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: PIDG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_PIDG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_PIDG_VALID_SHIFT 15

/* XPT_RAVE :: CX22_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX22_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: SCD_PIDG [12:00] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PIDG_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PIDG_SHIFT 0

/***************************************************************************
 *CX22_REC_SCD_PIDS_H - Context SCD map PIDS H
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX22_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX22_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_H [30:30] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_MASK 0x40000000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_SHIFT 30

/* XPT_RAVE :: CX22_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: SCD_NUMH [29:24] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_NUMH_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_NUMH_SHIFT 24

/* XPT_RAVE :: CX22_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX22_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: PID_CHH_VALID [15:15] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_PID_CHH_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_PID_CHH_VALID_SHIFT 15

/* XPT_RAVE :: CX22_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX22_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: SCD_PID_CHH [12:00] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PID_CHH_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PID_CHH_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX22_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX22_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_H [30:30] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_H_MASK 0x40000000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_H_SHIFT 30

/* XPT_RAVE :: CX22_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: SCD_NUMH [29:24] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_NUMH_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_NUMH_SHIFT 24

/* XPT_RAVE :: CX22_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX22_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: PIDH_VALID [15:15] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_PIDH_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_PIDH_VALID_SHIFT 15

/* XPT_RAVE :: CX22_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX22_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: SCD_PIDH [12:00] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PIDH_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PIDH_SHIFT 0

/***************************************************************************
 *CX22_AV_MISC_CONFIG1 - Context Miscellaneous Config 1 Register
 ***************************************************************************/
/* XPT_RAVE :: CX22_AV_MISC_CONFIG1 :: BAND_HOLD_EN [31:31] */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG1_BAND_HOLD_EN_MASK       0x80000000
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG1_BAND_HOLD_EN_SHIFT      31

/* XPT_RAVE :: CX22_AV_MISC_CONFIG1 :: EMU_PREV_BYTE_REMOVE [30:30] */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_MASK 0x40000000
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_SHIFT 30

/* XPT_RAVE :: CX22_AV_MISC_CONFIG1 :: SHIFT_PTS [29:29] */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG1_SHIFT_PTS_MASK          0x20000000
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG1_SHIFT_PTS_SHIFT         29

/* XPT_RAVE :: CX22_AV_MISC_CONFIG1 :: CONVERT_PTS [28:28] */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG1_CONVERT_PTS_MASK        0x10000000
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG1_CONVERT_PTS_SHIFT       28

/* XPT_RAVE :: CX22_AV_MISC_CONFIG1 :: PES_SYNC_MODE [27:26] */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG1_PES_SYNC_MODE_MASK      0x0c000000
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG1_PES_SYNC_MODE_SHIFT     26

/* XPT_RAVE :: CX22_AV_MISC_CONFIG1 :: PES_TYPE_MODE [25:24] */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG1_PES_TYPE_MODE_MASK      0x03000000
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG1_PES_TYPE_MODE_SHIFT     24

/* XPT_RAVE :: CX22_AV_MISC_CONFIG1 :: EMU_PREV_MODE [23:23] */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG1_EMU_PREV_MODE_MASK      0x00800000
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG1_EMU_PREV_MODE_SHIFT     23

/* XPT_RAVE :: CX22_AV_MISC_CONFIG1 :: OUTPUT_FORMAT [22:21] */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG1_OUTPUT_FORMAT_MASK      0x00600000
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG1_OUTPUT_FORMAT_SHIFT     21

/* XPT_RAVE :: CX22_AV_MISC_CONFIG1 :: CONTEXT_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG1_CONTEXT_ENABLE_MASK     0x00100000
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG1_CONTEXT_ENABLE_SHIFT    20

/* XPT_RAVE :: CX22_AV_MISC_CONFIG1 :: INPUT_ES_FORMAT [19:16] */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG1_INPUT_ES_FORMAT_MASK    0x000f0000
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG1_INPUT_ES_FORMAT_SHIFT   16

/* XPT_RAVE :: CX22_AV_MISC_CONFIG1 :: STREAM_ID_HI [15:08] */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG1_STREAM_ID_HI_MASK       0x0000ff00
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG1_STREAM_ID_HI_SHIFT      8

/* XPT_RAVE :: CX22_AV_MISC_CONFIG1 :: STREAM_ID_LO [07:00] */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG1_STREAM_ID_LO_MASK       0x000000ff
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG1_STREAM_ID_LO_SHIFT      0

/***************************************************************************
 *CX22_AV_MISC_CONFIG2 - Context Miscellaneous Config 2 Register
 ***************************************************************************/
/* XPT_RAVE :: CX22_AV_MISC_CONFIG2 :: DISABLE_BEFORE_PES [31:31] */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_MASK 0x80000000
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_SHIFT 31

/* XPT_RAVE :: CX22_AV_MISC_CONFIG2 :: reserved_for_eco0 [30:22] */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG2_reserved_for_eco0_MASK  0x7fc00000
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG2_reserved_for_eco0_SHIFT 22

/* XPT_RAVE :: CX22_AV_MISC_CONFIG2 :: ITB_ENDIAN_CTRL [21:21] */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_MASK    0x00200000
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_SHIFT   21

/* XPT_RAVE :: CX22_AV_MISC_CONFIG2 :: CDB_ENDIAN_CTRL [20:20] */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_MASK    0x00100000
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_SHIFT   20

/* XPT_RAVE :: CX22_AV_MISC_CONFIG2 :: reserved_for_eco1 [19:12] */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG2_reserved_for_eco1_MASK  0x000ff000
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG2_reserved_for_eco1_SHIFT 12

/* XPT_RAVE :: CX22_AV_MISC_CONFIG2 :: IP_MODE_EN [11:11] */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG2_IP_MODE_EN_MASK         0x00000800
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG2_IP_MODE_EN_SHIFT        11

/* XPT_RAVE :: CX22_AV_MISC_CONFIG2 :: CONTEXT_DMEM_BASE [10:00] */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_MASK  0x000007ff
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *CX22_AV_MISC_CONFIG3 - Context Miscellaneous Config 3 Register
 ***************************************************************************/
/* XPT_RAVE :: CX22_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_HI [31:24] */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_SHIFT 24

/* XPT_RAVE :: CX22_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_LO [23:16] */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_SHIFT 16

/* XPT_RAVE :: CX22_AV_MISC_CONFIG3 :: PCR_RTS_EN [15:15] */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG3_PCR_RTS_EN_MASK         0x00008000
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG3_PCR_RTS_EN_SHIFT        15

/* XPT_RAVE :: CX22_AV_MISC_CONFIG3 :: DISABLE_PRV_HDR_DMEM [14:14] */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_MASK 0x00004000
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_SHIFT 14

/* XPT_RAVE :: CX22_AV_MISC_CONFIG3 :: ENABLE_BPP_SEARCH [13:13] */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_MASK  0x00002000
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_SHIFT 13

/* XPT_RAVE :: CX22_AV_MISC_CONFIG3 :: CHK_PACK_HDR_IN_AF [12:12] */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_MASK 0x00001000
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_SHIFT 12

/* XPT_RAVE :: CX22_AV_MISC_CONFIG3 :: CP_PERM_CHANGE_DETECT [11:11] */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_MASK 0x00000800
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_SHIFT 11

/* XPT_RAVE :: CX22_AV_MISC_CONFIG3 :: PES_EXT_SEARCH_MODE [10:09] */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_MASK 0x00000600
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_SHIFT 9

/* XPT_RAVE :: CX22_AV_MISC_CONFIG3 :: CDB_ITB_DEPTH_MODE [08:08] */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_MASK 0x00000100
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_SHIFT 8

/* XPT_RAVE :: CX22_AV_MISC_CONFIG3 :: DISABLE_PKT_ERRORS [07:07] */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_MASK 0x00000080
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_SHIFT 7

/* XPT_RAVE :: CX22_AV_MISC_CONFIG3 :: DISABLE_CC_CHECK [06:06] */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG3_DISABLE_CC_CHECK_MASK   0x00000040
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG3_DISABLE_CC_CHECK_SHIFT  6

/* XPT_RAVE :: CX22_AV_MISC_CONFIG3 :: MAX_COMPARE_PATTERNS [05:00] */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_MASK 0x0000003f
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_SHIFT 0

/***************************************************************************
 *CX22_AV_INTERRUPT_ENABLES - Context Interrupt Enables
 ***************************************************************************/
/* XPT_RAVE :: CX22_AV_INTERRUPT_ENABLES :: reserved0 [31:12] */
#define BCHP_XPT_RAVE_CX22_AV_INTERRUPT_ENABLES_reserved0_MASK     0xfffff000
#define BCHP_XPT_RAVE_CX22_AV_INTERRUPT_ENABLES_reserved0_SHIFT    12

/* XPT_RAVE :: CX22_AV_INTERRUPT_ENABLES :: ITB_UPPER_THRESH_INT_EN [11:11] */
#define BCHP_XPT_RAVE_CX22_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_MASK 0x00000800
#define BCHP_XPT_RAVE_CX22_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_SHIFT 11

/* XPT_RAVE :: CX22_AV_INTERRUPT_ENABLES :: ITB_LOWER_THRESH_INT_EN [10:10] */
#define BCHP_XPT_RAVE_CX22_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_MASK 0x00000400
#define BCHP_XPT_RAVE_CX22_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_SHIFT 10

/* XPT_RAVE :: CX22_AV_INTERRUPT_ENABLES :: CDB_UPPER_THRESH_INT_EN [09:09] */
#define BCHP_XPT_RAVE_CX22_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_MASK 0x00000200
#define BCHP_XPT_RAVE_CX22_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_SHIFT 9

/* XPT_RAVE :: CX22_AV_INTERRUPT_ENABLES :: CDB_LOWER_THRESH_INT_EN [08:08] */
#define BCHP_XPT_RAVE_CX22_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_MASK 0x00000100
#define BCHP_XPT_RAVE_CX22_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_SHIFT 8

/* XPT_RAVE :: CX22_AV_INTERRUPT_ENABLES :: LAST_CMD_INT_EN [07:07] */
#define BCHP_XPT_RAVE_CX22_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_MASK 0x00000080
#define BCHP_XPT_RAVE_CX22_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_SHIFT 7

/* XPT_RAVE :: CX22_AV_INTERRUPT_ENABLES :: SPLICE_INT_EN [06:06] */
#define BCHP_XPT_RAVE_CX22_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_MASK 0x00000040
#define BCHP_XPT_RAVE_CX22_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_SHIFT 6

/* XPT_RAVE :: CX22_AV_INTERRUPT_ENABLES :: ITB_OVERFLOW_INT_EN [05:05] */
#define BCHP_XPT_RAVE_CX22_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_MASK 0x00000020
#define BCHP_XPT_RAVE_CX22_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_SHIFT 5

/* XPT_RAVE :: CX22_AV_INTERRUPT_ENABLES :: CDB_OVERFLOW_INT_EN [04:04] */
#define BCHP_XPT_RAVE_CX22_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_MASK 0x00000010
#define BCHP_XPT_RAVE_CX22_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_SHIFT 4

/* XPT_RAVE :: CX22_AV_INTERRUPT_ENABLES :: CC_ERROR_INT_EN [03:03] */
#define BCHP_XPT_RAVE_CX22_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_MASK 0x00000008
#define BCHP_XPT_RAVE_CX22_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_SHIFT 3

/* XPT_RAVE :: CX22_AV_INTERRUPT_ENABLES :: TEI_ERROR_INT_EN [02:02] */
#define BCHP_XPT_RAVE_CX22_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_MASK 0x00000004
#define BCHP_XPT_RAVE_CX22_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_SHIFT 2

/* XPT_RAVE :: CX22_AV_INTERRUPT_ENABLES :: PUSI_ERROR_INT_EN [01:01] */
#define BCHP_XPT_RAVE_CX22_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_MASK 0x00000002
#define BCHP_XPT_RAVE_CX22_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_SHIFT 1

/* XPT_RAVE :: CX22_AV_INTERRUPT_ENABLES :: EMU_ERROR_INT_EN [00:00] */
#define BCHP_XPT_RAVE_CX22_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_MASK 0x00000001
#define BCHP_XPT_RAVE_CX22_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_SHIFT 0

/***************************************************************************
 *CX22_AV_COMP1_CONTROL - Context Comparator 1 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX22_AV_COMP1_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX22_AV_COMP1_CONTROL_reserved_for_eco0_MASK 0xf8000000
#define BCHP_XPT_RAVE_CX22_AV_COMP1_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX22_AV_COMP1_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX22_AV_COMP1_CONTROL_ALIGNMENT_EN_MASK      0x04000000
#define BCHP_XPT_RAVE_CX22_AV_COMP1_CONTROL_ALIGNMENT_EN_SHIFT     26

/* XPT_RAVE :: CX22_AV_COMP1_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX22_AV_COMP1_CONTROL_COMPARE_ES_DATA_MASK   0x02000000
#define BCHP_XPT_RAVE_CX22_AV_COMP1_CONTROL_COMPARE_ES_DATA_SHIFT  25

/* XPT_RAVE :: CX22_AV_COMP1_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX22_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX22_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX22_AV_COMP1_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX22_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX22_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX22_AV_COMP1_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX22_AV_COMP1_CONTROL_COMPARE_ALL_DATA_MASK  0x00400000
#define BCHP_XPT_RAVE_CX22_AV_COMP1_CONTROL_COMPARE_ALL_DATA_SHIFT 22

/* XPT_RAVE :: CX22_AV_COMP1_CONTROL :: CASCADE_ENABLE [21:21] */
#define BCHP_XPT_RAVE_CX22_AV_COMP1_CONTROL_CASCADE_ENABLE_MASK    0x00200000
#define BCHP_XPT_RAVE_CX22_AV_COMP1_CONTROL_CASCADE_ENABLE_SHIFT   21

/* XPT_RAVE :: CX22_AV_COMP1_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX22_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_MASK 0x00100000
#define BCHP_XPT_RAVE_CX22_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX22_AV_COMP1_CONTROL :: NUM_COMPARE_BYTES [19:17] */
#define BCHP_XPT_RAVE_CX22_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_MASK 0x000e0000
#define BCHP_XPT_RAVE_CX22_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX22_AV_COMP1_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX22_AV_COMP1_CONTROL_REPEAT_BYTE_MASK       0x0001e000
#define BCHP_XPT_RAVE_CX22_AV_COMP1_CONTROL_REPEAT_BYTE_SHIFT      13

/* XPT_RAVE :: CX22_AV_COMP1_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX22_AV_COMP1_CONTROL_COMP_ENABLE_MASK       0x00001000
#define BCHP_XPT_RAVE_CX22_AV_COMP1_CONTROL_COMP_ENABLE_SHIFT      12

/* XPT_RAVE :: CX22_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX22_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX22_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX22_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX22_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX22_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX22_AV_COMP1_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX22_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX22_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX22_AV_COMP1_COMPARE_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX22_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX22_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX22_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX22_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX22_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX22_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX22_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX22_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX22_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX22_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX22_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX22_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX22_AV_COMP1_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX22_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX22_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX22_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX22_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX22_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX22_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX22_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX22_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX22_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX22_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX22_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX22_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX22_AV_COMP1_FILTER_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX22_AV_COMP1_FILTER_VAL :: Exclusion_Value_D :: COMP1_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX22_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX22_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX22_AV_COMP1_FILTER_VAL :: Inclusion_Range_D :: COMP1_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX22_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX22_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX22_AV_COMP1_FILTER_VAL :: Exclusion_Value_C :: COMP1_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX22_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX22_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX22_AV_COMP1_FILTER_VAL :: Inclusion_Range_C :: COMP1_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX22_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX22_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX22_AV_COMP1_FILTER_VAL :: Exclusion_Value_B :: COMP1_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX22_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX22_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX22_AV_COMP1_FILTER_VAL :: Inclusion_Range_B :: COMP1_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX22_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX22_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX22_AV_COMP1_FILTER_VAL :: Exclusion_Value_A :: COMP1_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX22_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX22_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX22_AV_COMP1_FILTER_VAL :: Inclusion_Range_A :: COMP1_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX22_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX22_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX22_AV_COMP1_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX22_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP1_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX22_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX22_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX22_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP1_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX22_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX22_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX22_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP1_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX22_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX22_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX22_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP1_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX22_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX22_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX22_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP1_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX22_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX22_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX22_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP1_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX22_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX22_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX22_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP1_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX22_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX22_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX22_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP1_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX22_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX22_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX22_AV_COMP2_CONTROL - Context Comparator 2 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX22_AV_COMP2_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX22_AV_COMP2_CONTROL_reserved_for_eco0_MASK 0xf8000000
#define BCHP_XPT_RAVE_CX22_AV_COMP2_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX22_AV_COMP2_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX22_AV_COMP2_CONTROL_ALIGNMENT_EN_MASK      0x04000000
#define BCHP_XPT_RAVE_CX22_AV_COMP2_CONTROL_ALIGNMENT_EN_SHIFT     26

/* XPT_RAVE :: CX22_AV_COMP2_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX22_AV_COMP2_CONTROL_COMPARE_ES_DATA_MASK   0x02000000
#define BCHP_XPT_RAVE_CX22_AV_COMP2_CONTROL_COMPARE_ES_DATA_SHIFT  25

/* XPT_RAVE :: CX22_AV_COMP2_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX22_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX22_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX22_AV_COMP2_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX22_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX22_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX22_AV_COMP2_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX22_AV_COMP2_CONTROL_COMPARE_ALL_DATA_MASK  0x00400000
#define BCHP_XPT_RAVE_CX22_AV_COMP2_CONTROL_COMPARE_ALL_DATA_SHIFT 22

/* XPT_RAVE :: CX22_AV_COMP2_CONTROL :: reserved_for_eco1 [21:21] */
#define BCHP_XPT_RAVE_CX22_AV_COMP2_CONTROL_reserved_for_eco1_MASK 0x00200000
#define BCHP_XPT_RAVE_CX22_AV_COMP2_CONTROL_reserved_for_eco1_SHIFT 21

/* XPT_RAVE :: CX22_AV_COMP2_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX22_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_MASK 0x00100000
#define BCHP_XPT_RAVE_CX22_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX22_AV_COMP2_CONTROL :: reserved_for_eco2 [19:19] */
#define BCHP_XPT_RAVE_CX22_AV_COMP2_CONTROL_reserved_for_eco2_MASK 0x00080000
#define BCHP_XPT_RAVE_CX22_AV_COMP2_CONTROL_reserved_for_eco2_SHIFT 19

/* XPT_RAVE :: CX22_AV_COMP2_CONTROL :: NUM_COMPARE_BYTES [18:17] */
#define BCHP_XPT_RAVE_CX22_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_MASK 0x00060000
#define BCHP_XPT_RAVE_CX22_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX22_AV_COMP2_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX22_AV_COMP2_CONTROL_REPEAT_BYTE_MASK       0x0001e000
#define BCHP_XPT_RAVE_CX22_AV_COMP2_CONTROL_REPEAT_BYTE_SHIFT      13

/* XPT_RAVE :: CX22_AV_COMP2_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX22_AV_COMP2_CONTROL_COMP_ENABLE_MASK       0x00001000
#define BCHP_XPT_RAVE_CX22_AV_COMP2_CONTROL_COMP_ENABLE_SHIFT      12

/* XPT_RAVE :: CX22_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX22_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX22_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX22_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX22_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX22_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX22_AV_COMP2_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX22_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX22_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX22_AV_COMP2_COMPARE_VAL - Context Comparator 2 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX22_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX22_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX22_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX22_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX22_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX22_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX22_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX22_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX22_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX22_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX22_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX22_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX22_AV_COMP2_MASK_VAL - Context Comparator 2 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX22_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX22_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX22_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX22_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX22_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX22_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX22_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX22_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX22_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX22_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX22_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX22_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX22_AV_COMP2_FILTER_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX22_AV_COMP2_FILTER_VAL :: Exclusion_Value_D :: COMP2_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX22_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX22_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX22_AV_COMP2_FILTER_VAL :: Inclusion_Range_D :: COMP2_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX22_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX22_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX22_AV_COMP2_FILTER_VAL :: Exclusion_Value_C :: COMP2_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX22_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX22_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX22_AV_COMP2_FILTER_VAL :: Inclusion_Range_C :: COMP2_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX22_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX22_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX22_AV_COMP2_FILTER_VAL :: Exclusion_Value_B :: COMP2_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX22_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX22_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX22_AV_COMP2_FILTER_VAL :: Inclusion_Range_B :: COMP2_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX22_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX22_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX22_AV_COMP2_FILTER_VAL :: Exclusion_Value_A :: COMP2_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX22_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX22_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX22_AV_COMP2_FILTER_VAL :: Inclusion_Range_A :: COMP2_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX22_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX22_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX22_AV_COMP2_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX22_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP2_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX22_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX22_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX22_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP2_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX22_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX22_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX22_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP2_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX22_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX22_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX22_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP2_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX22_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX22_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX22_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP2_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX22_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX22_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX22_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP2_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX22_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX22_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX22_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP2_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX22_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX22_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX22_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP2_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX22_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX22_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX22_AV_COMP12_FILTER_MODE - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX22_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_D [31:30] */
#define BCHP_XPT_RAVE_CX22_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_MASK 0xc0000000
#define BCHP_XPT_RAVE_CX22_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_SHIFT 30

/* XPT_RAVE :: CX22_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_D [29:28] */
#define BCHP_XPT_RAVE_CX22_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_MASK 0x30000000
#define BCHP_XPT_RAVE_CX22_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_SHIFT 28

/* XPT_RAVE :: CX22_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_C [27:26] */
#define BCHP_XPT_RAVE_CX22_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_MASK 0x0c000000
#define BCHP_XPT_RAVE_CX22_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_SHIFT 26

/* XPT_RAVE :: CX22_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_C [25:24] */
#define BCHP_XPT_RAVE_CX22_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_MASK 0x03000000
#define BCHP_XPT_RAVE_CX22_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_SHIFT 24

/* XPT_RAVE :: CX22_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_B [23:22] */
#define BCHP_XPT_RAVE_CX22_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_MASK 0x00c00000
#define BCHP_XPT_RAVE_CX22_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_SHIFT 22

/* XPT_RAVE :: CX22_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_B [21:20] */
#define BCHP_XPT_RAVE_CX22_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_MASK 0x00300000
#define BCHP_XPT_RAVE_CX22_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_SHIFT 20

/* XPT_RAVE :: CX22_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_A [19:18] */
#define BCHP_XPT_RAVE_CX22_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_MASK 0x000c0000
#define BCHP_XPT_RAVE_CX22_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_SHIFT 18

/* XPT_RAVE :: CX22_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_A [17:16] */
#define BCHP_XPT_RAVE_CX22_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_MASK 0x00030000
#define BCHP_XPT_RAVE_CX22_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_SHIFT 16

/* XPT_RAVE :: CX22_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_D [15:14] */
#define BCHP_XPT_RAVE_CX22_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_MASK 0x0000c000
#define BCHP_XPT_RAVE_CX22_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_SHIFT 14

/* XPT_RAVE :: CX22_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_D [13:12] */
#define BCHP_XPT_RAVE_CX22_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_MASK 0x00003000
#define BCHP_XPT_RAVE_CX22_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_SHIFT 12

/* XPT_RAVE :: CX22_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_C [11:10] */
#define BCHP_XPT_RAVE_CX22_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX22_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_SHIFT 10

/* XPT_RAVE :: CX22_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_C [09:08] */
#define BCHP_XPT_RAVE_CX22_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_MASK 0x00000300
#define BCHP_XPT_RAVE_CX22_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_SHIFT 8

/* XPT_RAVE :: CX22_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_B [07:06] */
#define BCHP_XPT_RAVE_CX22_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_MASK 0x000000c0
#define BCHP_XPT_RAVE_CX22_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_SHIFT 6

/* XPT_RAVE :: CX22_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_B [05:04] */
#define BCHP_XPT_RAVE_CX22_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_MASK 0x00000030
#define BCHP_XPT_RAVE_CX22_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_SHIFT 4

/* XPT_RAVE :: CX22_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_A [03:02] */
#define BCHP_XPT_RAVE_CX22_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_MASK 0x0000000c
#define BCHP_XPT_RAVE_CX22_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_SHIFT 2

/* XPT_RAVE :: CX22_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_A [01:00] */
#define BCHP_XPT_RAVE_CX22_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_MASK 0x00000003
#define BCHP_XPT_RAVE_CX22_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_SHIFT 0

/***************************************************************************
 *CX22_AV_PID_STREAM_ID - Context PID and Stream ID Filter Value
 ***************************************************************************/
/* XPT_RAVE :: CX22_AV_PID_STREAM_ID :: PRV_HDR_ITB_EN [31:31] */
#define BCHP_XPT_RAVE_CX22_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_MASK    0x80000000
#define BCHP_XPT_RAVE_CX22_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_SHIFT   31

/* XPT_RAVE :: CX22_AV_PID_STREAM_ID :: PID_VALID [30:30] */
#define BCHP_XPT_RAVE_CX22_AV_PID_STREAM_ID_PID_VALID_MASK         0x40000000
#define BCHP_XPT_RAVE_CX22_AV_PID_STREAM_ID_PID_VALID_SHIFT        30

/* XPT_RAVE :: CX22_AV_PID_STREAM_ID :: AUD_FRAME_INFO [29:26] */
#define BCHP_XPT_RAVE_CX22_AV_PID_STREAM_ID_AUD_FRAME_INFO_MASK    0x3c000000
#define BCHP_XPT_RAVE_CX22_AV_PID_STREAM_ID_AUD_FRAME_INFO_SHIFT   26

/* XPT_RAVE :: CX22_AV_PID_STREAM_ID :: SSID_ENABLE [25:25] */
#define BCHP_XPT_RAVE_CX22_AV_PID_STREAM_ID_SSID_ENABLE_MASK       0x02000000
#define BCHP_XPT_RAVE_CX22_AV_PID_STREAM_ID_SSID_ENABLE_SHIFT      25

/* XPT_RAVE :: CX22_AV_PID_STREAM_ID :: SPLICE_EN [24:24] */
#define BCHP_XPT_RAVE_CX22_AV_PID_STREAM_ID_SPLICE_EN_MASK         0x01000000
#define BCHP_XPT_RAVE_CX22_AV_PID_STREAM_ID_SPLICE_EN_SHIFT        24

/* XPT_RAVE :: CX22_AV_PID_STREAM_ID :: reserved_for_eco0 [23:21] */
#define BCHP_XPT_RAVE_CX22_AV_PID_STREAM_ID_reserved_for_eco0_MASK 0x00e00000
#define BCHP_XPT_RAVE_CX22_AV_PID_STREAM_ID_reserved_for_eco0_SHIFT 21

/* XPT_RAVE :: CX22_AV_PID_STREAM_ID :: BAND_NUM [20:16] */
#define BCHP_XPT_RAVE_CX22_AV_PID_STREAM_ID_BAND_NUM_MASK          0x001f0000
#define BCHP_XPT_RAVE_CX22_AV_PID_STREAM_ID_BAND_NUM_SHIFT         16

/* XPT_RAVE :: CX22_AV_PID_STREAM_ID :: FILTER_PID_STREAM_ID [15:00] */
#define BCHP_XPT_RAVE_CX22_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX22_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_SHIFT 0

/***************************************************************************
 *CX22_REC_CTRL1 - Record Control Register 1
 ***************************************************************************/
/* XPT_RAVE :: CX22_REC_CTRL1 :: reserved_for_eco0 [31:16] */
#define BCHP_XPT_RAVE_CX22_REC_CTRL1_reserved_for_eco0_MASK        0xffff0000
#define BCHP_XPT_RAVE_CX22_REC_CTRL1_reserved_for_eco0_SHIFT       16

/* XPT_RAVE :: CX22_REC_CTRL1 :: DTV2MPEG_PADNUM [15:08] */
#define BCHP_XPT_RAVE_CX22_REC_CTRL1_DTV2MPEG_PADNUM_MASK          0x0000ff00
#define BCHP_XPT_RAVE_CX22_REC_CTRL1_DTV2MPEG_PADNUM_SHIFT         8

/* XPT_RAVE :: CX22_REC_CTRL1 :: reserved_for_eco1 [07:06] */
#define BCHP_XPT_RAVE_CX22_REC_CTRL1_reserved_for_eco1_MASK        0x000000c0
#define BCHP_XPT_RAVE_CX22_REC_CTRL1_reserved_for_eco1_SHIFT       6

/* XPT_RAVE :: CX22_REC_CTRL1 :: ATSC_SCRAM_CTRL [05:05] */
#define BCHP_XPT_RAVE_CX22_REC_CTRL1_ATSC_SCRAM_CTRL_MASK          0x00000020
#define BCHP_XPT_RAVE_CX22_REC_CTRL1_ATSC_SCRAM_CTRL_SHIFT         5

/* XPT_RAVE :: CX22_REC_CTRL1 :: PARSE_SC [04:04] */
#define BCHP_XPT_RAVE_CX22_REC_CTRL1_PARSE_SC_MASK                 0x00000010
#define BCHP_XPT_RAVE_CX22_REC_CTRL1_PARSE_SC_SHIFT                4

/* XPT_RAVE :: CX22_REC_CTRL1 :: SEAMLESS_PAUSE_MODE [03:03] */
#define BCHP_XPT_RAVE_CX22_REC_CTRL1_SEAMLESS_PAUSE_MODE_MASK      0x00000008
#define BCHP_XPT_RAVE_CX22_REC_CTRL1_SEAMLESS_PAUSE_MODE_SHIFT     3

/* XPT_RAVE :: CX22_REC_CTRL1 :: DTV_PF_TOGGLE_DIS [02:02] */
#define BCHP_XPT_RAVE_CX22_REC_CTRL1_DTV_PF_TOGGLE_DIS_MASK        0x00000004
#define BCHP_XPT_RAVE_CX22_REC_CTRL1_DTV_PF_TOGGLE_DIS_SHIFT       2

/* XPT_RAVE :: CX22_REC_CTRL1 :: REC_DTV2MPG_EN [01:01] */
#define BCHP_XPT_RAVE_CX22_REC_CTRL1_REC_DTV2MPG_EN_MASK           0x00000002
#define BCHP_XPT_RAVE_CX22_REC_CTRL1_REC_DTV2MPG_EN_SHIFT          1

/* XPT_RAVE :: CX22_REC_CTRL1 :: REC_TIMESTAMP_ENABLE [00:00] */
#define BCHP_XPT_RAVE_CX22_REC_CTRL1_REC_TIMESTAMP_ENABLE_MASK     0x00000001
#define BCHP_XPT_RAVE_CX22_REC_CTRL1_REC_TIMESTAMP_ENABLE_SHIFT    0

/***************************************************************************
 *CX22_REC_INIT_TS - Record Initial Timestamp Value Register
 ***************************************************************************/
/* XPT_RAVE :: CX22_REC_INIT_TS :: INIT_TS [31:00] */
#define BCHP_XPT_RAVE_CX22_REC_INIT_TS_INIT_TS_MASK                0xffffffff
#define BCHP_XPT_RAVE_CX22_REC_INIT_TS_INIT_TS_SHIFT               0

/***************************************************************************
 *CX22_REC_TS_CTRL - Record Timestamp Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX22_REC_TS_CTRL :: reserved_for_eco0 [31:06] */
#define BCHP_XPT_RAVE_CX22_REC_TS_CTRL_reserved_for_eco0_MASK      0xffffffc0
#define BCHP_XPT_RAVE_CX22_REC_TS_CTRL_reserved_for_eco0_SHIFT     6

/* XPT_RAVE :: CX22_REC_TS_CTRL :: TS_CHECK_DIS [05:05] */
#define BCHP_XPT_RAVE_CX22_REC_TS_CTRL_TS_CHECK_DIS_MASK           0x00000020
#define BCHP_XPT_RAVE_CX22_REC_TS_CTRL_TS_CHECK_DIS_SHIFT          5

/* XPT_RAVE :: CX22_REC_TS_CTRL :: REC_TIMESTAMP_MODE [04:03] */
#define BCHP_XPT_RAVE_CX22_REC_TS_CTRL_REC_TIMESTAMP_MODE_MASK     0x00000018
#define BCHP_XPT_RAVE_CX22_REC_TS_CTRL_REC_TIMESTAMP_MODE_SHIFT    3

/* XPT_RAVE :: CX22_REC_TS_CTRL :: TS_INIT_EN [02:02] */
#define BCHP_XPT_RAVE_CX22_REC_TS_CTRL_TS_INIT_EN_MASK             0x00000004
#define BCHP_XPT_RAVE_CX22_REC_TS_CTRL_TS_INIT_EN_SHIFT            2

/* XPT_RAVE :: CX22_REC_TS_CTRL :: TS_USER_BITS [01:00] */
#define BCHP_XPT_RAVE_CX22_REC_TS_CTRL_TS_USER_BITS_MASK           0x00000003
#define BCHP_XPT_RAVE_CX22_REC_TS_CTRL_TS_USER_BITS_SHIFT          0

/***************************************************************************
 *CX22_REC_TIME_CONFIG - Record Time Configuration Register
 ***************************************************************************/
/* XPT_RAVE :: CX22_REC_TIME_CONFIG :: reserved_for_eco0 [31:25] */
#define BCHP_XPT_RAVE_CX22_REC_TIME_CONFIG_reserved_for_eco0_MASK  0xfe000000
#define BCHP_XPT_RAVE_CX22_REC_TIME_CONFIG_reserved_for_eco0_SHIFT 25

/* XPT_RAVE :: CX22_REC_TIME_CONFIG :: REC_COUNT_MODE [24:24] */
#define BCHP_XPT_RAVE_CX22_REC_TIME_CONFIG_REC_COUNT_MODE_MASK     0x01000000
#define BCHP_XPT_RAVE_CX22_REC_TIME_CONFIG_REC_COUNT_MODE_SHIFT    24

/* XPT_RAVE :: CX22_REC_TIME_CONFIG :: REC_TIMEOUT_VAL [23:00] */
#define BCHP_XPT_RAVE_CX22_REC_TIME_CONFIG_REC_TIMEOUT_VAL_MASK    0x00ffffff
#define BCHP_XPT_RAVE_CX22_REC_TIME_CONFIG_REC_TIMEOUT_VAL_SHIFT   0

/***************************************************************************
 *CX22_AV_MISC_CONFIG4 - Context Miscellaneous Config 4 Register
 ***************************************************************************/
/* XPT_RAVE :: CX22_AV_MISC_CONFIG4 :: RESERVED_CONFIG [31:24] */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG4_RESERVED_CONFIG_MASK    0xff000000
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG4_RESERVED_CONFIG_SHIFT   24

/* XPT_RAVE :: CX22_AV_MISC_CONFIG4 :: reserved_for_eco0 [23:23] */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG4_reserved_for_eco0_MASK  0x00800000
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG4_reserved_for_eco0_SHIFT 23

/* XPT_RAVE :: CX22_AV_MISC_CONFIG4 :: PES_SID_EXT_DEP [22:16] */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG4_PES_SID_EXT_DEP_MASK    0x007f0000
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG4_PES_SID_EXT_DEP_SHIFT   16

/* XPT_RAVE :: CX22_AV_MISC_CONFIG4 :: reserved_for_eco1 [15:15] */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG4_reserved_for_eco1_MASK  0x00008000
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG4_reserved_for_eco1_SHIFT 15

/* XPT_RAVE :: CX22_AV_MISC_CONFIG4 :: PES_SID_EXT_IND [14:08] */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG4_PES_SID_EXT_IND_MASK    0x00007f00
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG4_PES_SID_EXT_IND_SHIFT   8

/* XPT_RAVE :: CX22_AV_MISC_CONFIG4 :: reserved_for_eco2 [07:02] */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG4_reserved_for_eco2_MASK  0x000000fc
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG4_reserved_for_eco2_SHIFT 2

/* XPT_RAVE :: CX22_AV_MISC_CONFIG4 :: PES_SID_EXT_MODE [01:00] */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG4_PES_SID_EXT_MODE_MASK   0x00000003
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG4_PES_SID_EXT_MODE_SHIFT  0

/***************************************************************************
 *CX22_PIC_CTR - Picture Counter register
 ***************************************************************************/
/* XPT_RAVE :: CX22_PIC_CTR :: reserved0 [31:16] */
#define BCHP_XPT_RAVE_CX22_PIC_CTR_reserved0_MASK                  0xffff0000
#define BCHP_XPT_RAVE_CX22_PIC_CTR_reserved0_SHIFT                 16

/* XPT_RAVE :: CX22_PIC_CTR :: VALUE [15:00] */
#define BCHP_XPT_RAVE_CX22_PIC_CTR_VALUE_MASK                      0x0000ffff
#define BCHP_XPT_RAVE_CX22_PIC_CTR_VALUE_SHIFT                     0

/***************************************************************************
 *CX22_PIC_CTR_MODE - Picture Counter Mode Register
 ***************************************************************************/
/* XPT_RAVE :: CX22_PIC_CTR_MODE :: reserved0 [31:31] */
#define BCHP_XPT_RAVE_CX22_PIC_CTR_MODE_reserved0_MASK             0x80000000
#define BCHP_XPT_RAVE_CX22_PIC_CTR_MODE_reserved0_SHIFT            31

/* XPT_RAVE :: CX22_PIC_CTR_MODE :: Valid_PIC_CTR_VALUE [30:28] */
#define BCHP_XPT_RAVE_CX22_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_MASK   0x70000000
#define BCHP_XPT_RAVE_CX22_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_SHIFT  28

/* XPT_RAVE :: CX22_PIC_CTR_MODE :: PIC_CTR_EN [27:27] */
#define BCHP_XPT_RAVE_CX22_PIC_CTR_MODE_PIC_CTR_EN_MASK            0x08000000
#define BCHP_XPT_RAVE_CX22_PIC_CTR_MODE_PIC_CTR_EN_SHIFT           27

/* XPT_RAVE :: CX22_PIC_CTR_MODE :: reserved1 [26:26] */
#define BCHP_XPT_RAVE_CX22_PIC_CTR_MODE_reserved1_MASK             0x04000000
#define BCHP_XPT_RAVE_CX22_PIC_CTR_MODE_reserved1_SHIFT            26

/* XPT_RAVE :: CX22_PIC_CTR_MODE :: PIC_CTR_MODE [25:24] */
#define BCHP_XPT_RAVE_CX22_PIC_CTR_MODE_PIC_CTR_MODE_MASK          0x03000000
#define BCHP_XPT_RAVE_CX22_PIC_CTR_MODE_PIC_CTR_MODE_SHIFT         24

/* XPT_RAVE :: CX22_PIC_CTR_MODE :: SCV0 [23:16] */
#define BCHP_XPT_RAVE_CX22_PIC_CTR_MODE_SCV0_MASK                  0x00ff0000
#define BCHP_XPT_RAVE_CX22_PIC_CTR_MODE_SCV0_SHIFT                 16

/* XPT_RAVE :: CX22_PIC_CTR_MODE :: SCV1 [15:08] */
#define BCHP_XPT_RAVE_CX22_PIC_CTR_MODE_SCV1_MASK                  0x0000ff00
#define BCHP_XPT_RAVE_CX22_PIC_CTR_MODE_SCV1_SHIFT                 8

/* XPT_RAVE :: CX22_PIC_CTR_MODE :: SCV2 [07:00] */
#define BCHP_XPT_RAVE_CX22_PIC_CTR_MODE_SCV2_MASK                  0x000000ff
#define BCHP_XPT_RAVE_CX22_PIC_CTR_MODE_SCV2_SHIFT                 0

/***************************************************************************
 *CX22_REC_TIMER - Record Timer Register
 ***************************************************************************/
/* XPT_RAVE :: CX22_REC_TIMER :: REC_TIMER [31:00] */
#define BCHP_XPT_RAVE_CX22_REC_TIMER_REC_TIMER_MASK                0xffffffff
#define BCHP_XPT_RAVE_CX22_REC_TIMER_REC_TIMER_SHIFT               0

/***************************************************************************
 *CX22_REC_STATE0 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX22_REC_STATE0 :: reserved_for_eco0 [31:18] */
#define BCHP_XPT_RAVE_CX22_REC_STATE0_reserved_for_eco0_MASK       0xfffc0000
#define BCHP_XPT_RAVE_CX22_REC_STATE0_reserved_for_eco0_SHIFT      18

/* XPT_RAVE :: CX22_REC_STATE0 :: REC_INIT_TIME_LO [17:08] */
#define BCHP_XPT_RAVE_CX22_REC_STATE0_REC_INIT_TIME_LO_MASK        0x0003ff00
#define BCHP_XPT_RAVE_CX22_REC_STATE0_REC_INIT_TIME_LO_SHIFT       8

/* XPT_RAVE :: CX22_REC_STATE0 :: reserved_for_eco1 [07:04] */
#define BCHP_XPT_RAVE_CX22_REC_STATE0_reserved_for_eco1_MASK       0x000000f0
#define BCHP_XPT_RAVE_CX22_REC_STATE0_reserved_for_eco1_SHIFT      4

/* XPT_RAVE :: CX22_REC_STATE0 :: LAST_CONV_TIME_STAMP_HI [03:02] */
#define BCHP_XPT_RAVE_CX22_REC_STATE0_LAST_CONV_TIME_STAMP_HI_MASK 0x0000000c
#define BCHP_XPT_RAVE_CX22_REC_STATE0_LAST_CONV_TIME_STAMP_HI_SHIFT 2

/* XPT_RAVE :: CX22_REC_STATE0 :: TS_INITIALIZED [01:01] */
#define BCHP_XPT_RAVE_CX22_REC_STATE0_TS_INITIALIZED_MASK          0x00000002
#define BCHP_XPT_RAVE_CX22_REC_STATE0_TS_INITIALIZED_SHIFT         1

/* XPT_RAVE :: CX22_REC_STATE0 :: REC_INITIALIZED [00:00] */
#define BCHP_XPT_RAVE_CX22_REC_STATE0_REC_INITIALIZED_MASK         0x00000001
#define BCHP_XPT_RAVE_CX22_REC_STATE0_REC_INITIALIZED_SHIFT        0

/***************************************************************************
 *CX22_REC_STATE1 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX22_REC_STATE1 :: REC_INIT_TIME_HI [31:00] */
#define BCHP_XPT_RAVE_CX22_REC_STATE1_REC_INIT_TIME_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX22_REC_STATE1_REC_INIT_TIME_HI_SHIFT       0

/***************************************************************************
 *CX22_REC_STATE2 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX22_REC_STATE2 :: INT_TIME_STAMP [31:00] */
#define BCHP_XPT_RAVE_CX22_REC_STATE2_INT_TIME_STAMP_MASK          0xffffffff
#define BCHP_XPT_RAVE_CX22_REC_STATE2_INT_TIME_STAMP_SHIFT         0

/***************************************************************************
 *CX22_REC_STATE2b - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX22_REC_STATE2b :: LAST_CONV_TIME_STAMP_LO [31:00] */
#define BCHP_XPT_RAVE_CX22_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX22_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_SHIFT 0

/***************************************************************************
 *CX22_REC_STATE3 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX22_REC_STATE3 :: reserved_for_eco0 [31:09] */
#define BCHP_XPT_RAVE_CX22_REC_STATE3_reserved_for_eco0_MASK       0xfffffe00
#define BCHP_XPT_RAVE_CX22_REC_STATE3_reserved_for_eco0_SHIFT      9

/* XPT_RAVE :: CX22_REC_STATE3 :: REC_DSS_PARITY [08:08] */
#define BCHP_XPT_RAVE_CX22_REC_STATE3_REC_DSS_PARITY_MASK          0x00000100
#define BCHP_XPT_RAVE_CX22_REC_STATE3_REC_DSS_PARITY_SHIFT         8

/* XPT_RAVE :: CX22_REC_STATE3 :: REC_COUNT_HI [07:00] */
#define BCHP_XPT_RAVE_CX22_REC_STATE3_REC_COUNT_HI_MASK            0x000000ff
#define BCHP_XPT_RAVE_CX22_REC_STATE3_REC_COUNT_HI_SHIFT           0

/***************************************************************************
 *CX22_REC_COUNT - Record Packet Count Register
 ***************************************************************************/
/* XPT_RAVE :: CX22_REC_COUNT :: REC_COUNT [31:00] */
#define BCHP_XPT_RAVE_CX22_REC_COUNT_REC_COUNT_MASK                0xffffffff
#define BCHP_XPT_RAVE_CX22_REC_COUNT_REC_COUNT_SHIFT               0

/***************************************************************************
 *CX22_PIC_INC_DEC_CTRL - Picture Counter Increment/Decrement/Reset Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX22_PIC_INC_DEC_CTRL :: reserved0 [31:18] */
#define BCHP_XPT_RAVE_CX22_PIC_INC_DEC_CTRL_reserved0_MASK         0xfffc0000
#define BCHP_XPT_RAVE_CX22_PIC_INC_DEC_CTRL_reserved0_SHIFT        18

/* XPT_RAVE :: CX22_PIC_INC_DEC_CTRL :: INC_DEC_MODE [17:16] */
#define BCHP_XPT_RAVE_CX22_PIC_INC_DEC_CTRL_INC_DEC_MODE_MASK      0x00030000
#define BCHP_XPT_RAVE_CX22_PIC_INC_DEC_CTRL_INC_DEC_MODE_SHIFT     16

/* XPT_RAVE :: CX22_PIC_INC_DEC_CTRL :: INC_DEC_VALUE [15:00] */
#define BCHP_XPT_RAVE_CX22_PIC_INC_DEC_CTRL_INC_DEC_VALUE_MASK     0x0000ffff
#define BCHP_XPT_RAVE_CX22_PIC_INC_DEC_CTRL_INC_DEC_VALUE_SHIFT    0

/***************************************************************************
 *CX22_SC - Scrambling Control Monitor Register
 ***************************************************************************/
/* XPT_RAVE :: CX22_SC :: RESERVED_FOR_FW_0 [31:08] */
#define BCHP_XPT_RAVE_CX22_SC_RESERVED_FOR_FW_0_MASK               0xffffff00
#define BCHP_XPT_RAVE_CX22_SC_RESERVED_FOR_FW_0_SHIFT              8

/* XPT_RAVE :: CX22_SC :: SC_ENABLE [07:07] */
#define BCHP_XPT_RAVE_CX22_SC_SC_ENABLE_MASK                       0x00000080
#define BCHP_XPT_RAVE_CX22_SC_SC_ENABLE_SHIFT                      7

/* XPT_RAVE :: CX22_SC :: SC_PUSI_VALID [06:06] */
#define BCHP_XPT_RAVE_CX22_SC_SC_PUSI_VALID_MASK                   0x00000040
#define BCHP_XPT_RAVE_CX22_SC_SC_PUSI_VALID_SHIFT                  6

/* XPT_RAVE :: CX22_SC :: SC_PUSI [05:04] */
#define BCHP_XPT_RAVE_CX22_SC_SC_PUSI_MASK                         0x00000030
#define BCHP_XPT_RAVE_CX22_SC_SC_PUSI_SHIFT                        4

/* XPT_RAVE :: CX22_SC :: SC_OR_MODE [03:03] */
#define BCHP_XPT_RAVE_CX22_SC_SC_OR_MODE_MASK                      0x00000008
#define BCHP_XPT_RAVE_CX22_SC_SC_OR_MODE_SHIFT                     3

/* XPT_RAVE :: CX22_SC :: SC_ALL_VALID [02:02] */
#define BCHP_XPT_RAVE_CX22_SC_SC_ALL_VALID_MASK                    0x00000004
#define BCHP_XPT_RAVE_CX22_SC_SC_ALL_VALID_SHIFT                   2

/* XPT_RAVE :: CX22_SC :: SC_ALL [01:00] */
#define BCHP_XPT_RAVE_CX22_SC_SC_ALL_MASK                          0x00000003
#define BCHP_XPT_RAVE_CX22_SC_SC_ALL_SHIFT                         0

/***************************************************************************
 *CX22_AV_MISC_CONFIG5 - Context Miscellaneous Config 5 Register
 ***************************************************************************/
/* XPT_RAVE :: CX22_AV_MISC_CONFIG5 :: RESERVED_FOR_FW_1 [31:26] */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG5_RESERVED_FOR_FW_1_MASK  0xfc000000
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG5_RESERVED_FOR_FW_1_SHIFT 26

/* XPT_RAVE :: CX22_AV_MISC_CONFIG5 :: ITB_OVFL_INT_STATUS [25:25] */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG5_ITB_OVFL_INT_STATUS_MASK 0x02000000
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG5_ITB_OVFL_INT_STATUS_SHIFT 25

/* XPT_RAVE :: CX22_AV_MISC_CONFIG5 :: CDB_OVFL_INT_STATUS [24:24] */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG5_CDB_OVFL_INT_STATUS_MASK 0x01000000
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG5_CDB_OVFL_INT_STATUS_SHIFT 24

/* XPT_RAVE :: CX22_AV_MISC_CONFIG5 :: ASF_HEADER_LENGTH [23:16] */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG5_ASF_HEADER_LENGTH_MASK  0x00ff0000
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG5_ASF_HEADER_LENGTH_SHIFT 16

/* XPT_RAVE :: CX22_AV_MISC_CONFIG5 :: ASF_ENABLE [15:15] */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG5_ASF_ENABLE_MASK         0x00008000
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG5_ASF_ENABLE_SHIFT        15

/* XPT_RAVE :: CX22_AV_MISC_CONFIG5 :: ASF_AV_MODE [14:14] */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG5_ASF_AV_MODE_MASK        0x00004000
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG5_ASF_AV_MODE_SHIFT       14

/* XPT_RAVE :: CX22_AV_MISC_CONFIG5 :: RESERVED_FOR_FW_2 [13:09] */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG5_RESERVED_FOR_FW_2_MASK  0x00003e00
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG5_RESERVED_FOR_FW_2_SHIFT 9

/* XPT_RAVE :: CX22_AV_MISC_CONFIG5 :: VCT_PID_EN [08:08] */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG5_VCT_PID_EN_MASK         0x00000100
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG5_VCT_PID_EN_SHIFT        8

/* XPT_RAVE :: CX22_AV_MISC_CONFIG5 :: VCT_TABLE_ID [07:00] */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG5_VCT_TABLE_ID_MASK       0x000000ff
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG5_VCT_TABLE_ID_SHIFT      0

/***************************************************************************
 *CX22_RAVE_Reg_1 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX22_RAVE_Reg_1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX22_RAVE_Reg_1_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX22_RAVE_Reg_1_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX22_RAVE_Reg_2 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX22_RAVE_Reg_2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX22_RAVE_Reg_2_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX22_RAVE_Reg_2_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX22_RAVE_Reg_3 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX22_RAVE_Reg_3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX22_RAVE_Reg_3_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX22_RAVE_Reg_3_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX22_ATSOFFSET_CONFIG - Config register for ATS OFFSET feature
 ***************************************************************************/
/* XPT_RAVE :: CX22_ATSOFFSET_CONFIG :: reserved_for_eco0 [31:16] */
#define BCHP_XPT_RAVE_CX22_ATSOFFSET_CONFIG_reserved_for_eco0_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX22_ATSOFFSET_CONFIG_reserved_for_eco0_SHIFT 16

/* XPT_RAVE :: CX22_ATSOFFSET_CONFIG :: LOCAL_ATS_FORMAT [15:15] */
#define BCHP_XPT_RAVE_CX22_ATSOFFSET_CONFIG_LOCAL_ATS_FORMAT_MASK  0x00008000
#define BCHP_XPT_RAVE_CX22_ATSOFFSET_CONFIG_LOCAL_ATS_FORMAT_SHIFT 15

/* XPT_RAVE :: CX22_ATSOFFSET_CONFIG :: LOCAL_ATS_GEN_ENABLE [14:14] */
#define BCHP_XPT_RAVE_CX22_ATSOFFSET_CONFIG_LOCAL_ATS_GEN_ENABLE_MASK 0x00004000
#define BCHP_XPT_RAVE_CX22_ATSOFFSET_CONFIG_LOCAL_ATS_GEN_ENABLE_SHIFT 14

/* XPT_RAVE :: CX22_ATSOFFSET_CONFIG :: SW_ATSOFFSET_ENABLE [13:13] */
#define BCHP_XPT_RAVE_CX22_ATSOFFSET_CONFIG_SW_ATSOFFSET_ENABLE_MASK 0x00002000
#define BCHP_XPT_RAVE_CX22_ATSOFFSET_CONFIG_SW_ATSOFFSET_ENABLE_SHIFT 13

/* XPT_RAVE :: CX22_ATSOFFSET_CONFIG :: PCR_PID_CH_CHANGED [12:12] */
#define BCHP_XPT_RAVE_CX22_ATSOFFSET_CONFIG_PCR_PID_CH_CHANGED_MASK 0x00001000
#define BCHP_XPT_RAVE_CX22_ATSOFFSET_CONFIG_PCR_PID_CH_CHANGED_SHIFT 12

/* XPT_RAVE :: CX22_ATSOFFSET_CONFIG :: ATSOFFSET_ENABLE [11:11] */
#define BCHP_XPT_RAVE_CX22_ATSOFFSET_CONFIG_ATSOFFSET_ENABLE_MASK  0x00000800
#define BCHP_XPT_RAVE_CX22_ATSOFFSET_CONFIG_ATSOFFSET_ENABLE_SHIFT 11

/* XPT_RAVE :: CX22_ATSOFFSET_CONFIG :: PCR_PID_CH [10:00] */
#define BCHP_XPT_RAVE_CX22_ATSOFFSET_CONFIG_PCR_PID_CH_MASK        0x000007ff
#define BCHP_XPT_RAVE_CX22_ATSOFFSET_CONFIG_PCR_PID_CH_SHIFT       0

/***************************************************************************
 *CX22_ATSOFFSET_OFFSET_MAGNITUDE - 32 bit magnitude of the 33 bit signed ATS offset
 ***************************************************************************/
/* XPT_RAVE :: CX22_ATSOFFSET_OFFSET_MAGNITUDE :: ATS_OFFSET_MAGNITUDE [31:00] */
#define BCHP_XPT_RAVE_CX22_ATSOFFSET_OFFSET_MAGNITUDE_ATS_OFFSET_MAGNITUDE_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX22_ATSOFFSET_OFFSET_MAGNITUDE_ATS_OFFSET_MAGNITUDE_SHIFT 0

/***************************************************************************
 *CX22_ATSOFFSET_OFFSET_SIGN_BIT - Sign bit of the 33 bit signed ATS offset
 ***************************************************************************/
/* XPT_RAVE :: CX22_ATSOFFSET_OFFSET_SIGN_BIT :: reserved_for_eco0 [31:01] */
#define BCHP_XPT_RAVE_CX22_ATSOFFSET_OFFSET_SIGN_BIT_reserved_for_eco0_MASK 0xfffffffe
#define BCHP_XPT_RAVE_CX22_ATSOFFSET_OFFSET_SIGN_BIT_reserved_for_eco0_SHIFT 1

/* XPT_RAVE :: CX22_ATSOFFSET_OFFSET_SIGN_BIT :: ATS_OFSET_SIGN [00:00] */
#define BCHP_XPT_RAVE_CX22_ATSOFFSET_OFFSET_SIGN_BIT_ATS_OFSET_SIGN_MASK 0x00000001
#define BCHP_XPT_RAVE_CX22_ATSOFFSET_OFFSET_SIGN_BIT_ATS_OFSET_SIGN_SHIFT 0

/***************************************************************************
 *CX22_ATSOFFSET_PCR - PCR value of the last PCR packet
 ***************************************************************************/
/* XPT_RAVE :: CX22_ATSOFFSET_PCR :: PCR [31:00] */
#define BCHP_XPT_RAVE_CX22_ATSOFFSET_PCR_PCR_MASK                  0xffffffff
#define BCHP_XPT_RAVE_CX22_ATSOFFSET_PCR_PCR_SHIFT                 0

/***************************************************************************
 *CX22_ATSOFFSET_ATS - ATS of the last packet carrying PCR
 ***************************************************************************/
/* XPT_RAVE :: CX22_ATSOFFSET_ATS :: ATS [31:00] */
#define BCHP_XPT_RAVE_CX22_ATSOFFSET_ATS_ATS_MASK                  0xffffffff
#define BCHP_XPT_RAVE_CX22_ATSOFFSET_ATS_ATS_SHIFT                 0

/***************************************************************************
 *CX22_ATSOFFSET_ADJ_ATS - Adjusted ATS of the last packet
 ***************************************************************************/
/* XPT_RAVE :: CX22_ATSOFFSET_ADJ_ATS :: ADJ_ATS [31:00] */
#define BCHP_XPT_RAVE_CX22_ATSOFFSET_ADJ_ATS_ADJ_ATS_MASK          0xffffffff
#define BCHP_XPT_RAVE_CX22_ATSOFFSET_ADJ_ATS_ADJ_ATS_SHIFT         0

/***************************************************************************
 *CX22_ATSOFFSET_NEXT_PKT_ATS - ATS to be used for next packet in Local Timestamp generation mode
 ***************************************************************************/
/* XPT_RAVE :: CX22_ATSOFFSET_NEXT_PKT_ATS :: NEXT_PKT_ATS [31:00] */
#define BCHP_XPT_RAVE_CX22_ATSOFFSET_NEXT_PKT_ATS_NEXT_PKT_ATS_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX22_ATSOFFSET_NEXT_PKT_ATS_NEXT_PKT_ATS_SHIFT 0

/***************************************************************************
 *CX22_ATSOFFSET_PKT2PKT_ATS_DELTA - ATS delta to be used in Local Timestamp generation mode
 ***************************************************************************/
/* XPT_RAVE :: CX22_ATSOFFSET_PKT2PKT_ATS_DELTA :: PKT2PKT_DELTA [31:00] */
#define BCHP_XPT_RAVE_CX22_ATSOFFSET_PKT2PKT_ATS_DELTA_PKT2PKT_DELTA_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX22_ATSOFFSET_PKT2PKT_ATS_DELTA_PKT2PKT_DELTA_SHIFT 0

/***************************************************************************
 *CX22_RAVE_Reg_4 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX22_RAVE_Reg_4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX22_RAVE_Reg_4_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX22_RAVE_Reg_4_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX22_RAVE_Reg_5 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX22_RAVE_Reg_5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX22_RAVE_Reg_5_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX22_RAVE_Reg_5_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX23_AV_CDB_WRITE_PTR - Context CDB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX23_AV_CDB_WRITE_PTR :: CDB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX23_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX23_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_SHIFT    0

/***************************************************************************
 *CX23_AV_CDB_READ_PTR - Context CDB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX23_AV_CDB_READ_PTR :: CDB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX23_AV_CDB_READ_PTR_CDB_READ_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX23_AV_CDB_READ_PTR_CDB_READ_PTR_SHIFT      0

/***************************************************************************
 *CX23_AV_CDB_BASE_PTR - Context CDB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX23_AV_CDB_BASE_PTR :: CDB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX23_AV_CDB_BASE_PTR_CDB_BASE_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX23_AV_CDB_BASE_PTR_CDB_BASE_PTR_SHIFT      0

/***************************************************************************
 *CX23_AV_CDB_END_PTR - Context CDB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX23_AV_CDB_END_PTR :: CDB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX23_AV_CDB_END_PTR_CDB_END_PTR_MASK         0xffffffff
#define BCHP_XPT_RAVE_CX23_AV_CDB_END_PTR_CDB_END_PTR_SHIFT        0

/***************************************************************************
 *CX23_AV_CDB_VALID_PTR - Context CDB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX23_AV_CDB_VALID_PTR :: CDB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX23_AV_CDB_VALID_PTR_CDB_VALID_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX23_AV_CDB_VALID_PTR_CDB_VALID_PTR_SHIFT    0

/***************************************************************************
 *CX23_AV_CDB_WRAPAROUND_PTR - Context CDB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX23_AV_CDB_WRAPAROUND_PTR :: CDB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX23_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX23_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX23_AV_CDB_THRESHOLD_LEVEL - Context CDB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX23_AV_CDB_THRESHOLD_LEVEL :: CDB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX23_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX23_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX23_AV_CDB_THRESHOLD_LEVEL :: CDB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX23_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX23_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX23_AV_CDB_DEPTH - Context CDB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX23_AV_CDB_DEPTH :: CDB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX23_AV_CDB_DEPTH_CDB_WRAPAROUND_MASK        0x80000000
#define BCHP_XPT_RAVE_CX23_AV_CDB_DEPTH_CDB_WRAPAROUND_SHIFT       31

/* XPT_RAVE :: CX23_AV_CDB_DEPTH :: CDB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX23_AV_CDB_DEPTH_CDB_OVERFLOW_MASK          0x40000000
#define BCHP_XPT_RAVE_CX23_AV_CDB_DEPTH_CDB_OVERFLOW_SHIFT         30

/* XPT_RAVE :: CX23_AV_CDB_DEPTH :: CDB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX23_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_MASK   0x30000000
#define BCHP_XPT_RAVE_CX23_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_SHIFT  28

/* XPT_RAVE :: CX23_AV_CDB_DEPTH :: CDB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX23_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_MASK      0x0fffffff
#define BCHP_XPT_RAVE_CX23_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_SHIFT     0

/***************************************************************************
 *CX23_AV_THRESHOLDS - Context Thresholds
 ***************************************************************************/
/* XPT_RAVE :: CX23_AV_THRESHOLDS :: CONTEXT_OVERFLOW_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX23_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX23_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX23_AV_THRESHOLDS :: CONTEXT_WRAPAROUND_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX23_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX23_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX23_AV_ITB_WRITE_PTR - Context ITB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX23_AV_ITB_WRITE_PTR :: ITB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX23_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX23_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_SHIFT    0

/***************************************************************************
 *CX23_AV_ITB_READ_PTR - Context ITB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX23_AV_ITB_READ_PTR :: ITB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX23_AV_ITB_READ_PTR_ITB_READ_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX23_AV_ITB_READ_PTR_ITB_READ_PTR_SHIFT      0

/***************************************************************************
 *CX23_AV_ITB_BASE_PTR - Context ITB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX23_AV_ITB_BASE_PTR :: ITB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX23_AV_ITB_BASE_PTR_ITB_BASE_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX23_AV_ITB_BASE_PTR_ITB_BASE_PTR_SHIFT      0

/***************************************************************************
 *CX23_AV_ITB_END_PTR - Context ITB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX23_AV_ITB_END_PTR :: ITB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX23_AV_ITB_END_PTR_ITB_END_PTR_MASK         0xffffffff
#define BCHP_XPT_RAVE_CX23_AV_ITB_END_PTR_ITB_END_PTR_SHIFT        0

/***************************************************************************
 *CX23_AV_ITB_VALID_PTR - Context ITB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX23_AV_ITB_VALID_PTR :: ITB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX23_AV_ITB_VALID_PTR_ITB_VALID_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX23_AV_ITB_VALID_PTR_ITB_VALID_PTR_SHIFT    0

/***************************************************************************
 *CX23_AV_ITB_WRAPAROUND_PTR - Context ITB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX23_AV_ITB_WRAPAROUND_PTR :: ITB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX23_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX23_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX23_AV_ITB_THRESHOLD_LEVEL - Context ITB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX23_AV_ITB_THRESHOLD_LEVEL :: ITB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX23_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX23_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX23_AV_ITB_THRESHOLD_LEVEL :: ITB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX23_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX23_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX23_AV_ITB_DEPTH - Context ITB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX23_AV_ITB_DEPTH :: ITB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX23_AV_ITB_DEPTH_ITB_WRAPAROUND_MASK        0x80000000
#define BCHP_XPT_RAVE_CX23_AV_ITB_DEPTH_ITB_WRAPAROUND_SHIFT       31

/* XPT_RAVE :: CX23_AV_ITB_DEPTH :: ITB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX23_AV_ITB_DEPTH_ITB_OVERFLOW_MASK          0x40000000
#define BCHP_XPT_RAVE_CX23_AV_ITB_DEPTH_ITB_OVERFLOW_SHIFT         30

/* XPT_RAVE :: CX23_AV_ITB_DEPTH :: ITB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX23_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_MASK   0x30000000
#define BCHP_XPT_RAVE_CX23_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_SHIFT  28

/* XPT_RAVE :: CX23_AV_ITB_DEPTH :: ITB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX23_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_MASK      0x0fffffff
#define BCHP_XPT_RAVE_CX23_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_SHIFT     0

/***************************************************************************
 *CX23_REC_MISC_CONFIG - Miscellaneous Config
 ***************************************************************************/
/* XPT_RAVE :: CX23_REC_MISC_CONFIG :: reserved_for_eco0 [31:18] */
#define BCHP_XPT_RAVE_CX23_REC_MISC_CONFIG_reserved_for_eco0_MASK  0xfffc0000
#define BCHP_XPT_RAVE_CX23_REC_MISC_CONFIG_reserved_for_eco0_SHIFT 18

/* XPT_RAVE :: CX23_REC_MISC_CONFIG :: EMM_EN [17:17] */
#define BCHP_XPT_RAVE_CX23_REC_MISC_CONFIG_EMM_EN_MASK             0x00020000
#define BCHP_XPT_RAVE_CX23_REC_MISC_CONFIG_EMM_EN_SHIFT            17

/* XPT_RAVE :: CX23_REC_MISC_CONFIG :: IGNORE_CLEAR_SC_EVENT [16:16] */
#define BCHP_XPT_RAVE_CX23_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_MASK 0x00010000
#define BCHP_XPT_RAVE_CX23_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_SHIFT 16

/* XPT_RAVE :: CX23_REC_MISC_CONFIG :: SC_DETECT_FOR_ALL [15:15] */
#define BCHP_XPT_RAVE_CX23_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_MASK  0x00008000
#define BCHP_XPT_RAVE_CX23_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_SHIFT 15

/* XPT_RAVE :: CX23_REC_MISC_CONFIG :: REC_AVN [14:14] */
#define BCHP_XPT_RAVE_CX23_REC_MISC_CONFIG_REC_AVN_MASK            0x00004000
#define BCHP_XPT_RAVE_CX23_REC_MISC_CONFIG_REC_AVN_SHIFT           14

/* XPT_RAVE :: CX23_REC_MISC_CONFIG :: TPIT_ENABLE [13:13] */
#define BCHP_XPT_RAVE_CX23_REC_MISC_CONFIG_TPIT_ENABLE_MASK        0x00002000
#define BCHP_XPT_RAVE_CX23_REC_MISC_CONFIG_TPIT_ENABLE_SHIFT       13

/* XPT_RAVE :: CX23_REC_MISC_CONFIG :: TPIT_CHANNEL [12:08] */
#define BCHP_XPT_RAVE_CX23_REC_MISC_CONFIG_TPIT_CHANNEL_MASK       0x00001f00
#define BCHP_XPT_RAVE_CX23_REC_MISC_CONFIG_TPIT_CHANNEL_SHIFT      8

/* XPT_RAVE :: CX23_REC_MISC_CONFIG :: reserved_for_eco1 [07:02] */
#define BCHP_XPT_RAVE_CX23_REC_MISC_CONFIG_reserved_for_eco1_MASK  0x000000fc
#define BCHP_XPT_RAVE_CX23_REC_MISC_CONFIG_reserved_for_eco1_SHIFT 2

/* XPT_RAVE :: CX23_REC_MISC_CONFIG :: SCD_MAP_MODE [01:00] */
#define BCHP_XPT_RAVE_CX23_REC_MISC_CONFIG_SCD_MAP_MODE_MASK       0x00000003
#define BCHP_XPT_RAVE_CX23_REC_MISC_CONFIG_SCD_MAP_MODE_SHIFT      0

/***************************************************************************
 *CX23_REC_SCD_PIDS_A - Context SCD map PIDS A
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX23_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX23_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_A [30:30] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_MASK 0x40000000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_SHIFT 30

/* XPT_RAVE :: CX23_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: SCD_NUMA [29:24] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_NUMA_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_NUMA_SHIFT 24

/* XPT_RAVE :: CX23_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX23_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: PID_CHA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_PID_CHA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_PID_CHA_VALID_SHIFT 15

/* XPT_RAVE :: CX23_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX23_REC_SCD_PIDS_A :: Mapped_SCD_via_PID_channels :: SCD_PID_CHA [12:00] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PID_CHA_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_A_Mapped_SCD_via_PID_channels_SCD_PID_CHA_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX23_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX23_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_A [30:30] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_MASK 0x40000000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_SHIFT 30

/* XPT_RAVE :: CX23_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: SCD_NUMA [29:24] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_NUMA_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_NUMA_SHIFT 24

/* XPT_RAVE :: CX23_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX23_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: PIDA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_PIDA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_PIDA_VALID_SHIFT 15

/* XPT_RAVE :: CX23_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX23_REC_SCD_PIDS_A :: Mapped_SCD_via_stream_PID_values :: SCD_PIDA [12:00] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PIDA_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_A_Mapped_SCD_via_stream_PID_values_SCD_PIDA_SHIFT 0

/***************************************************************************
 *CX23_REC_SCD_PIDS_B - Context SCD map PIDS B
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX23_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX23_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_B [30:30] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_MASK 0x40000000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_SHIFT 30

/* XPT_RAVE :: CX23_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: SCD_NUMB [29:24] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_NUMB_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_NUMB_SHIFT 24

/* XPT_RAVE :: CX23_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX23_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: PID_CHB_VALID [15:15] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_PID_CHB_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_PID_CHB_VALID_SHIFT 15

/* XPT_RAVE :: CX23_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX23_REC_SCD_PIDS_B :: Mapped_SCD_via_PID_channels :: SCD_PID_CHB [12:00] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PID_CHB_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_B_Mapped_SCD_via_PID_channels_SCD_PID_CHB_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX23_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX23_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_B [30:30] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_B_MASK 0x40000000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_B_SHIFT 30

/* XPT_RAVE :: CX23_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: SCD_NUMB [29:24] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_NUMB_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_NUMB_SHIFT 24

/* XPT_RAVE :: CX23_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX23_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: PIDB_VALID [15:15] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_PIDB_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_PIDB_VALID_SHIFT 15

/* XPT_RAVE :: CX23_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX23_REC_SCD_PIDS_B :: Mapped_SCD_via_stream_PID_values :: SCD_PIDB [12:00] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PIDB_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_B_Mapped_SCD_via_stream_PID_values_SCD_PIDB_SHIFT 0

/***************************************************************************
 *CX23_REC_SCD_PIDS_C - Context SCD map PIDS C
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX23_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX23_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_C [30:30] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_MASK 0x40000000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_SHIFT 30

/* XPT_RAVE :: CX23_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: SCD_NUMC [29:24] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_NUMC_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_NUMC_SHIFT 24

/* XPT_RAVE :: CX23_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX23_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: PID_CHC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_PID_CHC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_PID_CHC_VALID_SHIFT 15

/* XPT_RAVE :: CX23_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX23_REC_SCD_PIDS_C :: Mapped_SCD_via_PID_channels :: SCD_PID_CHC [12:00] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PID_CHC_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_C_Mapped_SCD_via_PID_channels_SCD_PID_CHC_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX23_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX23_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_C [30:30] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_MASK 0x40000000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_SHIFT 30

/* XPT_RAVE :: CX23_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: SCD_NUMC [29:24] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_NUMC_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_NUMC_SHIFT 24

/* XPT_RAVE :: CX23_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX23_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: PIDC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_PIDC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_PIDC_VALID_SHIFT 15

/* XPT_RAVE :: CX23_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX23_REC_SCD_PIDS_C :: Mapped_SCD_via_stream_PID_values :: SCD_PIDC [12:00] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PIDC_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_C_Mapped_SCD_via_stream_PID_values_SCD_PIDC_SHIFT 0

/***************************************************************************
 *CX23_REC_SCD_PIDS_D - Context SCD map PIDS D
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX23_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX23_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_D [30:30] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_MASK 0x40000000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_SHIFT 30

/* XPT_RAVE :: CX23_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: SCD_NUMD [29:24] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_NUMD_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_NUMD_SHIFT 24

/* XPT_RAVE :: CX23_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX23_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: PID_CHD_VALID [15:15] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_PID_CHD_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_PID_CHD_VALID_SHIFT 15

/* XPT_RAVE :: CX23_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX23_REC_SCD_PIDS_D :: Mapped_SCD_via_PID_channels :: SCD_PID_CHD [12:00] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PID_CHD_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_D_Mapped_SCD_via_PID_channels_SCD_PID_CHD_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX23_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX23_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_D [30:30] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_D_MASK 0x40000000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_D_SHIFT 30

/* XPT_RAVE :: CX23_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: SCD_NUMD [29:24] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_NUMD_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_NUMD_SHIFT 24

/* XPT_RAVE :: CX23_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX23_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: PIDD_VALID [15:15] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_PIDD_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_PIDD_VALID_SHIFT 15

/* XPT_RAVE :: CX23_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX23_REC_SCD_PIDS_D :: Mapped_SCD_via_stream_PID_values :: SCD_PIDD [12:00] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PIDD_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_D_Mapped_SCD_via_stream_PID_values_SCD_PIDD_SHIFT 0

/***************************************************************************
 *CX23_REC_SCD_PIDS_E - Context SCD map PIDS E
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX23_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX23_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_E [30:30] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_MASK 0x40000000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_SHIFT 30

/* XPT_RAVE :: CX23_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: SCD_NUME [29:24] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_NUME_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_NUME_SHIFT 24

/* XPT_RAVE :: CX23_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX23_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: PID_CHE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_PID_CHE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_PID_CHE_VALID_SHIFT 15

/* XPT_RAVE :: CX23_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX23_REC_SCD_PIDS_E :: Mapped_SCD_via_PID_channels :: SCD_PID_CHE [12:00] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PID_CHE_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_E_Mapped_SCD_via_PID_channels_SCD_PID_CHE_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX23_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX23_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_E [30:30] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_MASK 0x40000000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_SHIFT 30

/* XPT_RAVE :: CX23_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: SCD_NUME [29:24] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_NUME_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_NUME_SHIFT 24

/* XPT_RAVE :: CX23_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX23_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: PIDE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_PIDE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_PIDE_VALID_SHIFT 15

/* XPT_RAVE :: CX23_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX23_REC_SCD_PIDS_E :: Mapped_SCD_via_stream_PID_values :: SCD_PIDE [12:00] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PIDE_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_E_Mapped_SCD_via_stream_PID_values_SCD_PIDE_SHIFT 0

/***************************************************************************
 *CX23_REC_SCD_PIDS_F - Context SCD map PIDS F
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX23_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX23_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_F [30:30] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_MASK 0x40000000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_SHIFT 30

/* XPT_RAVE :: CX23_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: SCD_NUMF [29:24] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_NUMF_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_NUMF_SHIFT 24

/* XPT_RAVE :: CX23_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX23_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: PID_CHF_VALID [15:15] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_PID_CHF_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_PID_CHF_VALID_SHIFT 15

/* XPT_RAVE :: CX23_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX23_REC_SCD_PIDS_F :: Mapped_SCD_via_PID_channels :: SCD_PID_CHF [12:00] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PID_CHF_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_F_Mapped_SCD_via_PID_channels_SCD_PID_CHF_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX23_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX23_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_F [30:30] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_F_MASK 0x40000000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_F_SHIFT 30

/* XPT_RAVE :: CX23_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: SCD_NUMF [29:24] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_NUMF_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_NUMF_SHIFT 24

/* XPT_RAVE :: CX23_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX23_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: PIDF_VALID [15:15] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_PIDF_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_PIDF_VALID_SHIFT 15

/* XPT_RAVE :: CX23_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX23_REC_SCD_PIDS_F :: Mapped_SCD_via_stream_PID_values :: SCD_PIDF [12:00] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PIDF_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_F_Mapped_SCD_via_stream_PID_values_SCD_PIDF_SHIFT 0

/***************************************************************************
 *CX23_REC_SCD_PIDS_G - Context SCD map PIDS G
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX23_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX23_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_G [30:30] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_MASK 0x40000000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_SHIFT 30

/* XPT_RAVE :: CX23_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: SCD_NUMG [29:24] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_NUMG_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_NUMG_SHIFT 24

/* XPT_RAVE :: CX23_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX23_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: PID_CHG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_PID_CHG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_PID_CHG_VALID_SHIFT 15

/* XPT_RAVE :: CX23_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX23_REC_SCD_PIDS_G :: Mapped_SCD_via_PID_channels :: SCD_PID_CHG [12:00] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PID_CHG_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_G_Mapped_SCD_via_PID_channels_SCD_PID_CHG_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX23_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX23_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_G [30:30] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_MASK 0x40000000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_SHIFT 30

/* XPT_RAVE :: CX23_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: SCD_NUMG [29:24] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_NUMG_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_NUMG_SHIFT 24

/* XPT_RAVE :: CX23_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX23_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: PIDG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_PIDG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_PIDG_VALID_SHIFT 15

/* XPT_RAVE :: CX23_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX23_REC_SCD_PIDS_G :: Mapped_SCD_via_stream_PID_values :: SCD_PIDG [12:00] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PIDG_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_G_Mapped_SCD_via_stream_PID_values_SCD_PIDG_SHIFT 0

/***************************************************************************
 *CX23_REC_SCD_PIDS_H - Context SCD map PIDS H
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX23_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX23_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_H [30:30] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_MASK 0x40000000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_SHIFT 30

/* XPT_RAVE :: CX23_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: SCD_NUMH [29:24] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_NUMH_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_NUMH_SHIFT 24

/* XPT_RAVE :: CX23_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX23_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: PID_CHH_VALID [15:15] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_PID_CHH_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_PID_CHH_VALID_SHIFT 15

/* XPT_RAVE :: CX23_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX23_REC_SCD_PIDS_H :: Mapped_SCD_via_PID_channels :: SCD_PID_CHH [12:00] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PID_CHH_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_H_Mapped_SCD_via_PID_channels_SCD_PID_CHH_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX23_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX23_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_H [30:30] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_H_MASK 0x40000000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_H_SHIFT 30

/* XPT_RAVE :: CX23_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: SCD_NUMH [29:24] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_NUMH_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_NUMH_SHIFT 24

/* XPT_RAVE :: CX23_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX23_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: PIDH_VALID [15:15] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_PIDH_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_PIDH_VALID_SHIFT 15

/* XPT_RAVE :: CX23_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX23_REC_SCD_PIDS_H :: Mapped_SCD_via_stream_PID_values :: SCD_PIDH [12:00] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PIDH_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_H_Mapped_SCD_via_stream_PID_values_SCD_PIDH_SHIFT 0

/***************************************************************************
 *CX23_AV_MISC_CONFIG1 - Context Miscellaneous Config 1 Register
 ***************************************************************************/
/* XPT_RAVE :: CX23_AV_MISC_CONFIG1 :: BAND_HOLD_EN [31:31] */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG1_BAND_HOLD_EN_MASK       0x80000000
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG1_BAND_HOLD_EN_SHIFT      31

/* XPT_RAVE :: CX23_AV_MISC_CONFIG1 :: EMU_PREV_BYTE_REMOVE [30:30] */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_MASK 0x40000000
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_SHIFT 30

/* XPT_RAVE :: CX23_AV_MISC_CONFIG1 :: SHIFT_PTS [29:29] */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG1_SHIFT_PTS_MASK          0x20000000
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG1_SHIFT_PTS_SHIFT         29

/* XPT_RAVE :: CX23_AV_MISC_CONFIG1 :: CONVERT_PTS [28:28] */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG1_CONVERT_PTS_MASK        0x10000000
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG1_CONVERT_PTS_SHIFT       28

/* XPT_RAVE :: CX23_AV_MISC_CONFIG1 :: PES_SYNC_MODE [27:26] */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG1_PES_SYNC_MODE_MASK      0x0c000000
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG1_PES_SYNC_MODE_SHIFT     26

/* XPT_RAVE :: CX23_AV_MISC_CONFIG1 :: PES_TYPE_MODE [25:24] */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG1_PES_TYPE_MODE_MASK      0x03000000
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG1_PES_TYPE_MODE_SHIFT     24

/* XPT_RAVE :: CX23_AV_MISC_CONFIG1 :: EMU_PREV_MODE [23:23] */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG1_EMU_PREV_MODE_MASK      0x00800000
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG1_EMU_PREV_MODE_SHIFT     23

/* XPT_RAVE :: CX23_AV_MISC_CONFIG1 :: OUTPUT_FORMAT [22:21] */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG1_OUTPUT_FORMAT_MASK      0x00600000
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG1_OUTPUT_FORMAT_SHIFT     21

/* XPT_RAVE :: CX23_AV_MISC_CONFIG1 :: CONTEXT_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG1_CONTEXT_ENABLE_MASK     0x00100000
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG1_CONTEXT_ENABLE_SHIFT    20

/* XPT_RAVE :: CX23_AV_MISC_CONFIG1 :: INPUT_ES_FORMAT [19:16] */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG1_INPUT_ES_FORMAT_MASK    0x000f0000
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG1_INPUT_ES_FORMAT_SHIFT   16

/* XPT_RAVE :: CX23_AV_MISC_CONFIG1 :: STREAM_ID_HI [15:08] */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG1_STREAM_ID_HI_MASK       0x0000ff00
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG1_STREAM_ID_HI_SHIFT      8

/* XPT_RAVE :: CX23_AV_MISC_CONFIG1 :: STREAM_ID_LO [07:00] */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG1_STREAM_ID_LO_MASK       0x000000ff
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG1_STREAM_ID_LO_SHIFT      0

/***************************************************************************
 *CX23_AV_MISC_CONFIG2 - Context Miscellaneous Config 2 Register
 ***************************************************************************/
/* XPT_RAVE :: CX23_AV_MISC_CONFIG2 :: DISABLE_BEFORE_PES [31:31] */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_MASK 0x80000000
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_SHIFT 31

/* XPT_RAVE :: CX23_AV_MISC_CONFIG2 :: reserved_for_eco0 [30:22] */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG2_reserved_for_eco0_MASK  0x7fc00000
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG2_reserved_for_eco0_SHIFT 22

/* XPT_RAVE :: CX23_AV_MISC_CONFIG2 :: ITB_ENDIAN_CTRL [21:21] */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_MASK    0x00200000
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_SHIFT   21

/* XPT_RAVE :: CX23_AV_MISC_CONFIG2 :: CDB_ENDIAN_CTRL [20:20] */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_MASK    0x00100000
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_SHIFT   20

/* XPT_RAVE :: CX23_AV_MISC_CONFIG2 :: reserved_for_eco1 [19:12] */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG2_reserved_for_eco1_MASK  0x000ff000
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG2_reserved_for_eco1_SHIFT 12

/* XPT_RAVE :: CX23_AV_MISC_CONFIG2 :: IP_MODE_EN [11:11] */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG2_IP_MODE_EN_MASK         0x00000800
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG2_IP_MODE_EN_SHIFT        11

/* XPT_RAVE :: CX23_AV_MISC_CONFIG2 :: CONTEXT_DMEM_BASE [10:00] */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_MASK  0x000007ff
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *CX23_AV_MISC_CONFIG3 - Context Miscellaneous Config 3 Register
 ***************************************************************************/
/* XPT_RAVE :: CX23_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_HI [31:24] */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_SHIFT 24

/* XPT_RAVE :: CX23_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_LO [23:16] */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_SHIFT 16

/* XPT_RAVE :: CX23_AV_MISC_CONFIG3 :: PCR_RTS_EN [15:15] */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG3_PCR_RTS_EN_MASK         0x00008000
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG3_PCR_RTS_EN_SHIFT        15

/* XPT_RAVE :: CX23_AV_MISC_CONFIG3 :: DISABLE_PRV_HDR_DMEM [14:14] */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_MASK 0x00004000
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_SHIFT 14

/* XPT_RAVE :: CX23_AV_MISC_CONFIG3 :: ENABLE_BPP_SEARCH [13:13] */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_MASK  0x00002000
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_SHIFT 13

/* XPT_RAVE :: CX23_AV_MISC_CONFIG3 :: CHK_PACK_HDR_IN_AF [12:12] */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_MASK 0x00001000
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_SHIFT 12

/* XPT_RAVE :: CX23_AV_MISC_CONFIG3 :: CP_PERM_CHANGE_DETECT [11:11] */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_MASK 0x00000800
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_SHIFT 11

/* XPT_RAVE :: CX23_AV_MISC_CONFIG3 :: PES_EXT_SEARCH_MODE [10:09] */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_MASK 0x00000600
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_SHIFT 9

/* XPT_RAVE :: CX23_AV_MISC_CONFIG3 :: CDB_ITB_DEPTH_MODE [08:08] */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_MASK 0x00000100
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_SHIFT 8

/* XPT_RAVE :: CX23_AV_MISC_CONFIG3 :: DISABLE_PKT_ERRORS [07:07] */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_MASK 0x00000080
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_SHIFT 7

/* XPT_RAVE :: CX23_AV_MISC_CONFIG3 :: DISABLE_CC_CHECK [06:06] */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG3_DISABLE_CC_CHECK_MASK   0x00000040
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG3_DISABLE_CC_CHECK_SHIFT  6

/* XPT_RAVE :: CX23_AV_MISC_CONFIG3 :: MAX_COMPARE_PATTERNS [05:00] */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_MASK 0x0000003f
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_SHIFT 0

/***************************************************************************
 *CX23_AV_INTERRUPT_ENABLES - Context Interrupt Enables
 ***************************************************************************/
/* XPT_RAVE :: CX23_AV_INTERRUPT_ENABLES :: reserved0 [31:12] */
#define BCHP_XPT_RAVE_CX23_AV_INTERRUPT_ENABLES_reserved0_MASK     0xfffff000
#define BCHP_XPT_RAVE_CX23_AV_INTERRUPT_ENABLES_reserved0_SHIFT    12

/* XPT_RAVE :: CX23_AV_INTERRUPT_ENABLES :: ITB_UPPER_THRESH_INT_EN [11:11] */
#define BCHP_XPT_RAVE_CX23_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_MASK 0x00000800
#define BCHP_XPT_RAVE_CX23_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_SHIFT 11

/* XPT_RAVE :: CX23_AV_INTERRUPT_ENABLES :: ITB_LOWER_THRESH_INT_EN [10:10] */
#define BCHP_XPT_RAVE_CX23_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_MASK 0x00000400
#define BCHP_XPT_RAVE_CX23_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_SHIFT 10

/* XPT_RAVE :: CX23_AV_INTERRUPT_ENABLES :: CDB_UPPER_THRESH_INT_EN [09:09] */
#define BCHP_XPT_RAVE_CX23_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_MASK 0x00000200
#define BCHP_XPT_RAVE_CX23_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_SHIFT 9

/* XPT_RAVE :: CX23_AV_INTERRUPT_ENABLES :: CDB_LOWER_THRESH_INT_EN [08:08] */
#define BCHP_XPT_RAVE_CX23_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_MASK 0x00000100
#define BCHP_XPT_RAVE_CX23_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_SHIFT 8

/* XPT_RAVE :: CX23_AV_INTERRUPT_ENABLES :: LAST_CMD_INT_EN [07:07] */
#define BCHP_XPT_RAVE_CX23_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_MASK 0x00000080
#define BCHP_XPT_RAVE_CX23_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_SHIFT 7

/* XPT_RAVE :: CX23_AV_INTERRUPT_ENABLES :: SPLICE_INT_EN [06:06] */
#define BCHP_XPT_RAVE_CX23_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_MASK 0x00000040
#define BCHP_XPT_RAVE_CX23_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_SHIFT 6

/* XPT_RAVE :: CX23_AV_INTERRUPT_ENABLES :: ITB_OVERFLOW_INT_EN [05:05] */
#define BCHP_XPT_RAVE_CX23_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_MASK 0x00000020
#define BCHP_XPT_RAVE_CX23_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_SHIFT 5

/* XPT_RAVE :: CX23_AV_INTERRUPT_ENABLES :: CDB_OVERFLOW_INT_EN [04:04] */
#define BCHP_XPT_RAVE_CX23_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_MASK 0x00000010
#define BCHP_XPT_RAVE_CX23_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_SHIFT 4

/* XPT_RAVE :: CX23_AV_INTERRUPT_ENABLES :: CC_ERROR_INT_EN [03:03] */
#define BCHP_XPT_RAVE_CX23_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_MASK 0x00000008
#define BCHP_XPT_RAVE_CX23_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_SHIFT 3

/* XPT_RAVE :: CX23_AV_INTERRUPT_ENABLES :: TEI_ERROR_INT_EN [02:02] */
#define BCHP_XPT_RAVE_CX23_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_MASK 0x00000004
#define BCHP_XPT_RAVE_CX23_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_SHIFT 2

/* XPT_RAVE :: CX23_AV_INTERRUPT_ENABLES :: PUSI_ERROR_INT_EN [01:01] */
#define BCHP_XPT_RAVE_CX23_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_MASK 0x00000002
#define BCHP_XPT_RAVE_CX23_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_SHIFT 1

/* XPT_RAVE :: CX23_AV_INTERRUPT_ENABLES :: EMU_ERROR_INT_EN [00:00] */
#define BCHP_XPT_RAVE_CX23_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_MASK 0x00000001
#define BCHP_XPT_RAVE_CX23_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_SHIFT 0

/***************************************************************************
 *CX23_AV_COMP1_CONTROL - Context Comparator 1 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX23_AV_COMP1_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX23_AV_COMP1_CONTROL_reserved_for_eco0_MASK 0xf8000000
#define BCHP_XPT_RAVE_CX23_AV_COMP1_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX23_AV_COMP1_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX23_AV_COMP1_CONTROL_ALIGNMENT_EN_MASK      0x04000000
#define BCHP_XPT_RAVE_CX23_AV_COMP1_CONTROL_ALIGNMENT_EN_SHIFT     26

/* XPT_RAVE :: CX23_AV_COMP1_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX23_AV_COMP1_CONTROL_COMPARE_ES_DATA_MASK   0x02000000
#define BCHP_XPT_RAVE_CX23_AV_COMP1_CONTROL_COMPARE_ES_DATA_SHIFT  25

/* XPT_RAVE :: CX23_AV_COMP1_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX23_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX23_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX23_AV_COMP1_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX23_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX23_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX23_AV_COMP1_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX23_AV_COMP1_CONTROL_COMPARE_ALL_DATA_MASK  0x00400000
#define BCHP_XPT_RAVE_CX23_AV_COMP1_CONTROL_COMPARE_ALL_DATA_SHIFT 22

/* XPT_RAVE :: CX23_AV_COMP1_CONTROL :: CASCADE_ENABLE [21:21] */
#define BCHP_XPT_RAVE_CX23_AV_COMP1_CONTROL_CASCADE_ENABLE_MASK    0x00200000
#define BCHP_XPT_RAVE_CX23_AV_COMP1_CONTROL_CASCADE_ENABLE_SHIFT   21

/* XPT_RAVE :: CX23_AV_COMP1_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX23_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_MASK 0x00100000
#define BCHP_XPT_RAVE_CX23_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX23_AV_COMP1_CONTROL :: NUM_COMPARE_BYTES [19:17] */
#define BCHP_XPT_RAVE_CX23_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_MASK 0x000e0000
#define BCHP_XPT_RAVE_CX23_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX23_AV_COMP1_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX23_AV_COMP1_CONTROL_REPEAT_BYTE_MASK       0x0001e000
#define BCHP_XPT_RAVE_CX23_AV_COMP1_CONTROL_REPEAT_BYTE_SHIFT      13

/* XPT_RAVE :: CX23_AV_COMP1_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX23_AV_COMP1_CONTROL_COMP_ENABLE_MASK       0x00001000
#define BCHP_XPT_RAVE_CX23_AV_COMP1_CONTROL_COMP_ENABLE_SHIFT      12

/* XPT_RAVE :: CX23_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX23_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX23_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX23_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX23_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX23_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX23_AV_COMP1_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX23_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX23_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX23_AV_COMP1_COMPARE_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX23_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX23_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX23_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX23_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX23_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX23_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX23_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX23_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX23_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX23_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX23_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX23_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX23_AV_COMP1_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX23_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX23_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX23_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX23_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX23_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX23_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX23_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX23_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX23_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX23_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX23_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX23_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX23_AV_COMP1_FILTER_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX23_AV_COMP1_FILTER_VAL :: Exclusion_Value_D :: COMP1_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX23_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX23_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX23_AV_COMP1_FILTER_VAL :: Inclusion_Range_D :: COMP1_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX23_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX23_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX23_AV_COMP1_FILTER_VAL :: Exclusion_Value_C :: COMP1_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX23_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX23_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX23_AV_COMP1_FILTER_VAL :: Inclusion_Range_C :: COMP1_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX23_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX23_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX23_AV_COMP1_FILTER_VAL :: Exclusion_Value_B :: COMP1_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX23_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX23_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX23_AV_COMP1_FILTER_VAL :: Inclusion_Range_B :: COMP1_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX23_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX23_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX23_AV_COMP1_FILTER_VAL :: Exclusion_Value_A :: COMP1_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX23_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX23_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX23_AV_COMP1_FILTER_VAL :: Inclusion_Range_A :: COMP1_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX23_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX23_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX23_AV_COMP1_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX23_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP1_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX23_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX23_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX23_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP1_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX23_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX23_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX23_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP1_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX23_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX23_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX23_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP1_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX23_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX23_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX23_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP1_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX23_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX23_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX23_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP1_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX23_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX23_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX23_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP1_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX23_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX23_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX23_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP1_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX23_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX23_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX23_AV_COMP2_CONTROL - Context Comparator 2 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX23_AV_COMP2_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX23_AV_COMP2_CONTROL_reserved_for_eco0_MASK 0xf8000000
#define BCHP_XPT_RAVE_CX23_AV_COMP2_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX23_AV_COMP2_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX23_AV_COMP2_CONTROL_ALIGNMENT_EN_MASK      0x04000000
#define BCHP_XPT_RAVE_CX23_AV_COMP2_CONTROL_ALIGNMENT_EN_SHIFT     26

/* XPT_RAVE :: CX23_AV_COMP2_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX23_AV_COMP2_CONTROL_COMPARE_ES_DATA_MASK   0x02000000
#define BCHP_XPT_RAVE_CX23_AV_COMP2_CONTROL_COMPARE_ES_DATA_SHIFT  25

/* XPT_RAVE :: CX23_AV_COMP2_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX23_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX23_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX23_AV_COMP2_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX23_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX23_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX23_AV_COMP2_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX23_AV_COMP2_CONTROL_COMPARE_ALL_DATA_MASK  0x00400000
#define BCHP_XPT_RAVE_CX23_AV_COMP2_CONTROL_COMPARE_ALL_DATA_SHIFT 22

/* XPT_RAVE :: CX23_AV_COMP2_CONTROL :: reserved_for_eco1 [21:21] */
#define BCHP_XPT_RAVE_CX23_AV_COMP2_CONTROL_reserved_for_eco1_MASK 0x00200000
#define BCHP_XPT_RAVE_CX23_AV_COMP2_CONTROL_reserved_for_eco1_SHIFT 21

/* XPT_RAVE :: CX23_AV_COMP2_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX23_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_MASK 0x00100000
#define BCHP_XPT_RAVE_CX23_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX23_AV_COMP2_CONTROL :: reserved_for_eco2 [19:19] */
#define BCHP_XPT_RAVE_CX23_AV_COMP2_CONTROL_reserved_for_eco2_MASK 0x00080000
#define BCHP_XPT_RAVE_CX23_AV_COMP2_CONTROL_reserved_for_eco2_SHIFT 19

/* XPT_RAVE :: CX23_AV_COMP2_CONTROL :: NUM_COMPARE_BYTES [18:17] */
#define BCHP_XPT_RAVE_CX23_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_MASK 0x00060000
#define BCHP_XPT_RAVE_CX23_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX23_AV_COMP2_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX23_AV_COMP2_CONTROL_REPEAT_BYTE_MASK       0x0001e000
#define BCHP_XPT_RAVE_CX23_AV_COMP2_CONTROL_REPEAT_BYTE_SHIFT      13

/* XPT_RAVE :: CX23_AV_COMP2_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX23_AV_COMP2_CONTROL_COMP_ENABLE_MASK       0x00001000
#define BCHP_XPT_RAVE_CX23_AV_COMP2_CONTROL_COMP_ENABLE_SHIFT      12

/* XPT_RAVE :: CX23_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX23_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX23_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX23_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX23_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX23_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX23_AV_COMP2_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX23_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX23_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX23_AV_COMP2_COMPARE_VAL - Context Comparator 2 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX23_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX23_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX23_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX23_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX23_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX23_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX23_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX23_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX23_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX23_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX23_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX23_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX23_AV_COMP2_MASK_VAL - Context Comparator 2 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX23_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX23_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX23_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX23_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX23_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX23_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX23_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX23_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX23_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX23_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX23_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX23_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX23_AV_COMP2_FILTER_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX23_AV_COMP2_FILTER_VAL :: Exclusion_Value_D :: COMP2_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX23_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX23_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX23_AV_COMP2_FILTER_VAL :: Inclusion_Range_D :: COMP2_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX23_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX23_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX23_AV_COMP2_FILTER_VAL :: Exclusion_Value_C :: COMP2_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX23_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX23_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX23_AV_COMP2_FILTER_VAL :: Inclusion_Range_C :: COMP2_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX23_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX23_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX23_AV_COMP2_FILTER_VAL :: Exclusion_Value_B :: COMP2_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX23_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX23_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX23_AV_COMP2_FILTER_VAL :: Inclusion_Range_B :: COMP2_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX23_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX23_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX23_AV_COMP2_FILTER_VAL :: Exclusion_Value_A :: COMP2_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX23_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX23_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX23_AV_COMP2_FILTER_VAL :: Inclusion_Range_A :: COMP2_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX23_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX23_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX23_AV_COMP2_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX23_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP2_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX23_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX23_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX23_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP2_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX23_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX23_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX23_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP2_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX23_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX23_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX23_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP2_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX23_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX23_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX23_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP2_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX23_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX23_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX23_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP2_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX23_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX23_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX23_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP2_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX23_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX23_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX23_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP2_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX23_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX23_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX23_AV_COMP12_FILTER_MODE - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX23_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_D [31:30] */
#define BCHP_XPT_RAVE_CX23_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_MASK 0xc0000000
#define BCHP_XPT_RAVE_CX23_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_SHIFT 30

/* XPT_RAVE :: CX23_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_D [29:28] */
#define BCHP_XPT_RAVE_CX23_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_MASK 0x30000000
#define BCHP_XPT_RAVE_CX23_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_SHIFT 28

/* XPT_RAVE :: CX23_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_C [27:26] */
#define BCHP_XPT_RAVE_CX23_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_MASK 0x0c000000
#define BCHP_XPT_RAVE_CX23_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_SHIFT 26

/* XPT_RAVE :: CX23_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_C [25:24] */
#define BCHP_XPT_RAVE_CX23_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_MASK 0x03000000
#define BCHP_XPT_RAVE_CX23_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_SHIFT 24

/* XPT_RAVE :: CX23_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_B [23:22] */
#define BCHP_XPT_RAVE_CX23_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_MASK 0x00c00000
#define BCHP_XPT_RAVE_CX23_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_SHIFT 22

/* XPT_RAVE :: CX23_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_B [21:20] */
#define BCHP_XPT_RAVE_CX23_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_MASK 0x00300000
#define BCHP_XPT_RAVE_CX23_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_SHIFT 20

/* XPT_RAVE :: CX23_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_A [19:18] */
#define BCHP_XPT_RAVE_CX23_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_MASK 0x000c0000
#define BCHP_XPT_RAVE_CX23_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_SHIFT 18

/* XPT_RAVE :: CX23_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_A [17:16] */
#define BCHP_XPT_RAVE_CX23_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_MASK 0x00030000
#define BCHP_XPT_RAVE_CX23_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_SHIFT 16

/* XPT_RAVE :: CX23_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_D [15:14] */
#define BCHP_XPT_RAVE_CX23_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_MASK 0x0000c000
#define BCHP_XPT_RAVE_CX23_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_SHIFT 14

/* XPT_RAVE :: CX23_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_D [13:12] */
#define BCHP_XPT_RAVE_CX23_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_MASK 0x00003000
#define BCHP_XPT_RAVE_CX23_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_SHIFT 12

/* XPT_RAVE :: CX23_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_C [11:10] */
#define BCHP_XPT_RAVE_CX23_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX23_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_SHIFT 10

/* XPT_RAVE :: CX23_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_C [09:08] */
#define BCHP_XPT_RAVE_CX23_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_MASK 0x00000300
#define BCHP_XPT_RAVE_CX23_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_SHIFT 8

/* XPT_RAVE :: CX23_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_B [07:06] */
#define BCHP_XPT_RAVE_CX23_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_MASK 0x000000c0
#define BCHP_XPT_RAVE_CX23_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_SHIFT 6

/* XPT_RAVE :: CX23_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_B [05:04] */
#define BCHP_XPT_RAVE_CX23_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_MASK 0x00000030
#define BCHP_XPT_RAVE_CX23_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_SHIFT 4

/* XPT_RAVE :: CX23_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_A [03:02] */
#define BCHP_XPT_RAVE_CX23_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_MASK 0x0000000c
#define BCHP_XPT_RAVE_CX23_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_SHIFT 2

/* XPT_RAVE :: CX23_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_A [01:00] */
#define BCHP_XPT_RAVE_CX23_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_MASK 0x00000003
#define BCHP_XPT_RAVE_CX23_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_SHIFT 0

/***************************************************************************
 *CX23_AV_PID_STREAM_ID - Context PID and Stream ID Filter Value
 ***************************************************************************/
/* XPT_RAVE :: CX23_AV_PID_STREAM_ID :: PRV_HDR_ITB_EN [31:31] */
#define BCHP_XPT_RAVE_CX23_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_MASK    0x80000000
#define BCHP_XPT_RAVE_CX23_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_SHIFT   31

/* XPT_RAVE :: CX23_AV_PID_STREAM_ID :: PID_VALID [30:30] */
#define BCHP_XPT_RAVE_CX23_AV_PID_STREAM_ID_PID_VALID_MASK         0x40000000
#define BCHP_XPT_RAVE_CX23_AV_PID_STREAM_ID_PID_VALID_SHIFT        30

/* XPT_RAVE :: CX23_AV_PID_STREAM_ID :: AUD_FRAME_INFO [29:26] */
#define BCHP_XPT_RAVE_CX23_AV_PID_STREAM_ID_AUD_FRAME_INFO_MASK    0x3c000000
#define BCHP_XPT_RAVE_CX23_AV_PID_STREAM_ID_AUD_FRAME_INFO_SHIFT   26

/* XPT_RAVE :: CX23_AV_PID_STREAM_ID :: SSID_ENABLE [25:25] */
#define BCHP_XPT_RAVE_CX23_AV_PID_STREAM_ID_SSID_ENABLE_MASK       0x02000000
#define BCHP_XPT_RAVE_CX23_AV_PID_STREAM_ID_SSID_ENABLE_SHIFT      25

/* XPT_RAVE :: CX23_AV_PID_STREAM_ID :: SPLICE_EN [24:24] */
#define BCHP_XPT_RAVE_CX23_AV_PID_STREAM_ID_SPLICE_EN_MASK         0x01000000
#define BCHP_XPT_RAVE_CX23_AV_PID_STREAM_ID_SPLICE_EN_SHIFT        24

/* XPT_RAVE :: CX23_AV_PID_STREAM_ID :: reserved_for_eco0 [23:21] */
#define BCHP_XPT_RAVE_CX23_AV_PID_STREAM_ID_reserved_for_eco0_MASK 0x00e00000
#define BCHP_XPT_RAVE_CX23_AV_PID_STREAM_ID_reserved_for_eco0_SHIFT 21

/* XPT_RAVE :: CX23_AV_PID_STREAM_ID :: BAND_NUM [20:16] */
#define BCHP_XPT_RAVE_CX23_AV_PID_STREAM_ID_BAND_NUM_MASK          0x001f0000
#define BCHP_XPT_RAVE_CX23_AV_PID_STREAM_ID_BAND_NUM_SHIFT         16

/* XPT_RAVE :: CX23_AV_PID_STREAM_ID :: FILTER_PID_STREAM_ID [15:00] */
#define BCHP_XPT_RAVE_CX23_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX23_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_SHIFT 0

/***************************************************************************
 *CX23_REC_CTRL1 - Record Control Register 1
 ***************************************************************************/
/* XPT_RAVE :: CX23_REC_CTRL1 :: reserved_for_eco0 [31:16] */
#define BCHP_XPT_RAVE_CX23_REC_CTRL1_reserved_for_eco0_MASK        0xffff0000
#define BCHP_XPT_RAVE_CX23_REC_CTRL1_reserved_for_eco0_SHIFT       16

/* XPT_RAVE :: CX23_REC_CTRL1 :: DTV2MPEG_PADNUM [15:08] */
#define BCHP_XPT_RAVE_CX23_REC_CTRL1_DTV2MPEG_PADNUM_MASK          0x0000ff00
#define BCHP_XPT_RAVE_CX23_REC_CTRL1_DTV2MPEG_PADNUM_SHIFT         8

/* XPT_RAVE :: CX23_REC_CTRL1 :: reserved_for_eco1 [07:06] */
#define BCHP_XPT_RAVE_CX23_REC_CTRL1_reserved_for_eco1_MASK        0x000000c0
#define BCHP_XPT_RAVE_CX23_REC_CTRL1_reserved_for_eco1_SHIFT       6

/* XPT_RAVE :: CX23_REC_CTRL1 :: ATSC_SCRAM_CTRL [05:05] */
#define BCHP_XPT_RAVE_CX23_REC_CTRL1_ATSC_SCRAM_CTRL_MASK          0x00000020
#define BCHP_XPT_RAVE_CX23_REC_CTRL1_ATSC_SCRAM_CTRL_SHIFT         5

/* XPT_RAVE :: CX23_REC_CTRL1 :: PARSE_SC [04:04] */
#define BCHP_XPT_RAVE_CX23_REC_CTRL1_PARSE_SC_MASK                 0x00000010
#define BCHP_XPT_RAVE_CX23_REC_CTRL1_PARSE_SC_SHIFT                4

/* XPT_RAVE :: CX23_REC_CTRL1 :: SEAMLESS_PAUSE_MODE [03:03] */
#define BCHP_XPT_RAVE_CX23_REC_CTRL1_SEAMLESS_PAUSE_MODE_MASK      0x00000008
#define BCHP_XPT_RAVE_CX23_REC_CTRL1_SEAMLESS_PAUSE_MODE_SHIFT     3

/* XPT_RAVE :: CX23_REC_CTRL1 :: DTV_PF_TOGGLE_DIS [02:02] */
#define BCHP_XPT_RAVE_CX23_REC_CTRL1_DTV_PF_TOGGLE_DIS_MASK        0x00000004
#define BCHP_XPT_RAVE_CX23_REC_CTRL1_DTV_PF_TOGGLE_DIS_SHIFT       2

/* XPT_RAVE :: CX23_REC_CTRL1 :: REC_DTV2MPG_EN [01:01] */
#define BCHP_XPT_RAVE_CX23_REC_CTRL1_REC_DTV2MPG_EN_MASK           0x00000002
#define BCHP_XPT_RAVE_CX23_REC_CTRL1_REC_DTV2MPG_EN_SHIFT          1

/* XPT_RAVE :: CX23_REC_CTRL1 :: REC_TIMESTAMP_ENABLE [00:00] */
#define BCHP_XPT_RAVE_CX23_REC_CTRL1_REC_TIMESTAMP_ENABLE_MASK     0x00000001
#define BCHP_XPT_RAVE_CX23_REC_CTRL1_REC_TIMESTAMP_ENABLE_SHIFT    0

/***************************************************************************
 *CX23_REC_INIT_TS - Record Initial Timestamp Value Register
 ***************************************************************************/
/* XPT_RAVE :: CX23_REC_INIT_TS :: INIT_TS [31:00] */
#define BCHP_XPT_RAVE_CX23_REC_INIT_TS_INIT_TS_MASK                0xffffffff
#define BCHP_XPT_RAVE_CX23_REC_INIT_TS_INIT_TS_SHIFT               0

/***************************************************************************
 *CX23_REC_TS_CTRL - Record Timestamp Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX23_REC_TS_CTRL :: reserved_for_eco0 [31:06] */
#define BCHP_XPT_RAVE_CX23_REC_TS_CTRL_reserved_for_eco0_MASK      0xffffffc0
#define BCHP_XPT_RAVE_CX23_REC_TS_CTRL_reserved_for_eco0_SHIFT     6

/* XPT_RAVE :: CX23_REC_TS_CTRL :: TS_CHECK_DIS [05:05] */
#define BCHP_XPT_RAVE_CX23_REC_TS_CTRL_TS_CHECK_DIS_MASK           0x00000020
#define BCHP_XPT_RAVE_CX23_REC_TS_CTRL_TS_CHECK_DIS_SHIFT          5

/* XPT_RAVE :: CX23_REC_TS_CTRL :: REC_TIMESTAMP_MODE [04:03] */
#define BCHP_XPT_RAVE_CX23_REC_TS_CTRL_REC_TIMESTAMP_MODE_MASK     0x00000018
#define BCHP_XPT_RAVE_CX23_REC_TS_CTRL_REC_TIMESTAMP_MODE_SHIFT    3

/* XPT_RAVE :: CX23_REC_TS_CTRL :: TS_INIT_EN [02:02] */
#define BCHP_XPT_RAVE_CX23_REC_TS_CTRL_TS_INIT_EN_MASK             0x00000004
#define BCHP_XPT_RAVE_CX23_REC_TS_CTRL_TS_INIT_EN_SHIFT            2

/* XPT_RAVE :: CX23_REC_TS_CTRL :: TS_USER_BITS [01:00] */
#define BCHP_XPT_RAVE_CX23_REC_TS_CTRL_TS_USER_BITS_MASK           0x00000003
#define BCHP_XPT_RAVE_CX23_REC_TS_CTRL_TS_USER_BITS_SHIFT          0

/***************************************************************************
 *CX23_REC_TIME_CONFIG - Record Time Configuration Register
 ***************************************************************************/
/* XPT_RAVE :: CX23_REC_TIME_CONFIG :: reserved_for_eco0 [31:25] */
#define BCHP_XPT_RAVE_CX23_REC_TIME_CONFIG_reserved_for_eco0_MASK  0xfe000000
#define BCHP_XPT_RAVE_CX23_REC_TIME_CONFIG_reserved_for_eco0_SHIFT 25

/* XPT_RAVE :: CX23_REC_TIME_CONFIG :: REC_COUNT_MODE [24:24] */
#define BCHP_XPT_RAVE_CX23_REC_TIME_CONFIG_REC_COUNT_MODE_MASK     0x01000000
#define BCHP_XPT_RAVE_CX23_REC_TIME_CONFIG_REC_COUNT_MODE_SHIFT    24

/* XPT_RAVE :: CX23_REC_TIME_CONFIG :: REC_TIMEOUT_VAL [23:00] */
#define BCHP_XPT_RAVE_CX23_REC_TIME_CONFIG_REC_TIMEOUT_VAL_MASK    0x00ffffff
#define BCHP_XPT_RAVE_CX23_REC_TIME_CONFIG_REC_TIMEOUT_VAL_SHIFT   0

/***************************************************************************
 *CX23_AV_MISC_CONFIG4 - Context Miscellaneous Config 4 Register
 ***************************************************************************/
/* XPT_RAVE :: CX23_AV_MISC_CONFIG4 :: RESERVED_CONFIG [31:24] */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG4_RESERVED_CONFIG_MASK    0xff000000
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG4_RESERVED_CONFIG_SHIFT   24

/* XPT_RAVE :: CX23_AV_MISC_CONFIG4 :: reserved_for_eco0 [23:23] */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG4_reserved_for_eco0_MASK  0x00800000
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG4_reserved_for_eco0_SHIFT 23

/* XPT_RAVE :: CX23_AV_MISC_CONFIG4 :: PES_SID_EXT_DEP [22:16] */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG4_PES_SID_EXT_DEP_MASK    0x007f0000
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG4_PES_SID_EXT_DEP_SHIFT   16

/* XPT_RAVE :: CX23_AV_MISC_CONFIG4 :: reserved_for_eco1 [15:15] */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG4_reserved_for_eco1_MASK  0x00008000
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG4_reserved_for_eco1_SHIFT 15

/* XPT_RAVE :: CX23_AV_MISC_CONFIG4 :: PES_SID_EXT_IND [14:08] */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG4_PES_SID_EXT_IND_MASK    0x00007f00
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG4_PES_SID_EXT_IND_SHIFT   8

/* XPT_RAVE :: CX23_AV_MISC_CONFIG4 :: reserved_for_eco2 [07:02] */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG4_reserved_for_eco2_MASK  0x000000fc
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG4_reserved_for_eco2_SHIFT 2

/* XPT_RAVE :: CX23_AV_MISC_CONFIG4 :: PES_SID_EXT_MODE [01:00] */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG4_PES_SID_EXT_MODE_MASK   0x00000003
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG4_PES_SID_EXT_MODE_SHIFT  0

/***************************************************************************
 *CX23_PIC_CTR - Picture Counter register
 ***************************************************************************/
/* XPT_RAVE :: CX23_PIC_CTR :: reserved0 [31:16] */
#define BCHP_XPT_RAVE_CX23_PIC_CTR_reserved0_MASK                  0xffff0000
#define BCHP_XPT_RAVE_CX23_PIC_CTR_reserved0_SHIFT                 16

/* XPT_RAVE :: CX23_PIC_CTR :: VALUE [15:00] */
#define BCHP_XPT_RAVE_CX23_PIC_CTR_VALUE_MASK                      0x0000ffff
#define BCHP_XPT_RAVE_CX23_PIC_CTR_VALUE_SHIFT                     0

/***************************************************************************
 *CX23_PIC_CTR_MODE - Picture Counter Mode Register
 ***************************************************************************/
/* XPT_RAVE :: CX23_PIC_CTR_MODE :: reserved0 [31:31] */
#define BCHP_XPT_RAVE_CX23_PIC_CTR_MODE_reserved0_MASK             0x80000000
#define BCHP_XPT_RAVE_CX23_PIC_CTR_MODE_reserved0_SHIFT            31

/* XPT_RAVE :: CX23_PIC_CTR_MODE :: Valid_PIC_CTR_VALUE [30:28] */
#define BCHP_XPT_RAVE_CX23_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_MASK   0x70000000
#define BCHP_XPT_RAVE_CX23_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_SHIFT  28

/* XPT_RAVE :: CX23_PIC_CTR_MODE :: PIC_CTR_EN [27:27] */
#define BCHP_XPT_RAVE_CX23_PIC_CTR_MODE_PIC_CTR_EN_MASK            0x08000000
#define BCHP_XPT_RAVE_CX23_PIC_CTR_MODE_PIC_CTR_EN_SHIFT           27

/* XPT_RAVE :: CX23_PIC_CTR_MODE :: reserved1 [26:26] */
#define BCHP_XPT_RAVE_CX23_PIC_CTR_MODE_reserved1_MASK             0x04000000
#define BCHP_XPT_RAVE_CX23_PIC_CTR_MODE_reserved1_SHIFT            26

/* XPT_RAVE :: CX23_PIC_CTR_MODE :: PIC_CTR_MODE [25:24] */
#define BCHP_XPT_RAVE_CX23_PIC_CTR_MODE_PIC_CTR_MODE_MASK          0x03000000
#define BCHP_XPT_RAVE_CX23_PIC_CTR_MODE_PIC_CTR_MODE_SHIFT         24

/* XPT_RAVE :: CX23_PIC_CTR_MODE :: SCV0 [23:16] */
#define BCHP_XPT_RAVE_CX23_PIC_CTR_MODE_SCV0_MASK                  0x00ff0000
#define BCHP_XPT_RAVE_CX23_PIC_CTR_MODE_SCV0_SHIFT                 16

/* XPT_RAVE :: CX23_PIC_CTR_MODE :: SCV1 [15:08] */
#define BCHP_XPT_RAVE_CX23_PIC_CTR_MODE_SCV1_MASK                  0x0000ff00
#define BCHP_XPT_RAVE_CX23_PIC_CTR_MODE_SCV1_SHIFT                 8

/* XPT_RAVE :: CX23_PIC_CTR_MODE :: SCV2 [07:00] */
#define BCHP_XPT_RAVE_CX23_PIC_CTR_MODE_SCV2_MASK                  0x000000ff
#define BCHP_XPT_RAVE_CX23_PIC_CTR_MODE_SCV2_SHIFT                 0

/***************************************************************************
 *CX23_REC_TIMER - Record Timer Register
 ***************************************************************************/
/* XPT_RAVE :: CX23_REC_TIMER :: REC_TIMER [31:00] */
#define BCHP_XPT_RAVE_CX23_REC_TIMER_REC_TIMER_MASK                0xffffffff
#define BCHP_XPT_RAVE_CX23_REC_TIMER_REC_TIMER_SHIFT               0

/***************************************************************************
 *CX23_REC_STATE0 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX23_REC_STATE0 :: reserved_for_eco0 [31:18] */
#define BCHP_XPT_RAVE_CX23_REC_STATE0_reserved_for_eco0_MASK       0xfffc0000
#define BCHP_XPT_RAVE_CX23_REC_STATE0_reserved_for_eco0_SHIFT      18

/* XPT_RAVE :: CX23_REC_STATE0 :: REC_INIT_TIME_LO [17:08] */
#define BCHP_XPT_RAVE_CX23_REC_STATE0_REC_INIT_TIME_LO_MASK        0x0003ff00
#define BCHP_XPT_RAVE_CX23_REC_STATE0_REC_INIT_TIME_LO_SHIFT       8

/* XPT_RAVE :: CX23_REC_STATE0 :: reserved_for_eco1 [07:04] */
#define BCHP_XPT_RAVE_CX23_REC_STATE0_reserved_for_eco1_MASK       0x000000f0
#define BCHP_XPT_RAVE_CX23_REC_STATE0_reserved_for_eco1_SHIFT      4

/* XPT_RAVE :: CX23_REC_STATE0 :: LAST_CONV_TIME_STAMP_HI [03:02] */
#define BCHP_XPT_RAVE_CX23_REC_STATE0_LAST_CONV_TIME_STAMP_HI_MASK 0x0000000c
#define BCHP_XPT_RAVE_CX23_REC_STATE0_LAST_CONV_TIME_STAMP_HI_SHIFT 2

/* XPT_RAVE :: CX23_REC_STATE0 :: TS_INITIALIZED [01:01] */
#define BCHP_XPT_RAVE_CX23_REC_STATE0_TS_INITIALIZED_MASK          0x00000002
#define BCHP_XPT_RAVE_CX23_REC_STATE0_TS_INITIALIZED_SHIFT         1

/* XPT_RAVE :: CX23_REC_STATE0 :: REC_INITIALIZED [00:00] */
#define BCHP_XPT_RAVE_CX23_REC_STATE0_REC_INITIALIZED_MASK         0x00000001
#define BCHP_XPT_RAVE_CX23_REC_STATE0_REC_INITIALIZED_SHIFT        0

/***************************************************************************
 *CX23_REC_STATE1 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX23_REC_STATE1 :: REC_INIT_TIME_HI [31:00] */
#define BCHP_XPT_RAVE_CX23_REC_STATE1_REC_INIT_TIME_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX23_REC_STATE1_REC_INIT_TIME_HI_SHIFT       0

/***************************************************************************
 *CX23_REC_STATE2 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX23_REC_STATE2 :: INT_TIME_STAMP [31:00] */
#define BCHP_XPT_RAVE_CX23_REC_STATE2_INT_TIME_STAMP_MASK          0xffffffff
#define BCHP_XPT_RAVE_CX23_REC_STATE2_INT_TIME_STAMP_SHIFT         0

/***************************************************************************
 *CX23_REC_STATE2b - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX23_REC_STATE2b :: LAST_CONV_TIME_STAMP_LO [31:00] */
#define BCHP_XPT_RAVE_CX23_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX23_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_SHIFT 0

/***************************************************************************
 *CX23_REC_STATE3 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX23_REC_STATE3 :: reserved_for_eco0 [31:09] */
#define BCHP_XPT_RAVE_CX23_REC_STATE3_reserved_for_eco0_MASK       0xfffffe00
#define BCHP_XPT_RAVE_CX23_REC_STATE3_reserved_for_eco0_SHIFT      9

/* XPT_RAVE :: CX23_REC_STATE3 :: REC_DSS_PARITY [08:08] */
#define BCHP_XPT_RAVE_CX23_REC_STATE3_REC_DSS_PARITY_MASK          0x00000100
#define BCHP_XPT_RAVE_CX23_REC_STATE3_REC_DSS_PARITY_SHIFT         8

/* XPT_RAVE :: CX23_REC_STATE3 :: REC_COUNT_HI [07:00] */
#define BCHP_XPT_RAVE_CX23_REC_STATE3_REC_COUNT_HI_MASK            0x000000ff
#define BCHP_XPT_RAVE_CX23_REC_STATE3_REC_COUNT_HI_SHIFT           0

/***************************************************************************
 *CX23_REC_COUNT - Record Packet Count Register
 ***************************************************************************/
/* XPT_RAVE :: CX23_REC_COUNT :: REC_COUNT [31:00] */
#define BCHP_XPT_RAVE_CX23_REC_COUNT_REC_COUNT_MASK                0xffffffff
#define BCHP_XPT_RAVE_CX23_REC_COUNT_REC_COUNT_SHIFT               0

/***************************************************************************
 *CX23_PIC_INC_DEC_CTRL - Picture Counter Increment/Decrement/Reset Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX23_PIC_INC_DEC_CTRL :: reserved0 [31:18] */
#define BCHP_XPT_RAVE_CX23_PIC_INC_DEC_CTRL_reserved0_MASK         0xfffc0000
#define BCHP_XPT_RAVE_CX23_PIC_INC_DEC_CTRL_reserved0_SHIFT        18

/* XPT_RAVE :: CX23_PIC_INC_DEC_CTRL :: INC_DEC_MODE [17:16] */
#define BCHP_XPT_RAVE_CX23_PIC_INC_DEC_CTRL_INC_DEC_MODE_MASK      0x00030000
#define BCHP_XPT_RAVE_CX23_PIC_INC_DEC_CTRL_INC_DEC_MODE_SHIFT     16

/* XPT_RAVE :: CX23_PIC_INC_DEC_CTRL :: INC_DEC_VALUE [15:00] */
#define BCHP_XPT_RAVE_CX23_PIC_INC_DEC_CTRL_INC_DEC_VALUE_MASK     0x0000ffff
#define BCHP_XPT_RAVE_CX23_PIC_INC_DEC_CTRL_INC_DEC_VALUE_SHIFT    0

/***************************************************************************
 *CX23_SC - Scrambling Control Monitor Register
 ***************************************************************************/
/* XPT_RAVE :: CX23_SC :: RESERVED_FOR_FW_0 [31:08] */
#define BCHP_XPT_RAVE_CX23_SC_RESERVED_FOR_FW_0_MASK               0xffffff00
#define BCHP_XPT_RAVE_CX23_SC_RESERVED_FOR_FW_0_SHIFT              8

/* XPT_RAVE :: CX23_SC :: SC_ENABLE [07:07] */
#define BCHP_XPT_RAVE_CX23_SC_SC_ENABLE_MASK                       0x00000080
#define BCHP_XPT_RAVE_CX23_SC_SC_ENABLE_SHIFT                      7

/* XPT_RAVE :: CX23_SC :: SC_PUSI_VALID [06:06] */
#define BCHP_XPT_RAVE_CX23_SC_SC_PUSI_VALID_MASK                   0x00000040
#define BCHP_XPT_RAVE_CX23_SC_SC_PUSI_VALID_SHIFT                  6

/* XPT_RAVE :: CX23_SC :: SC_PUSI [05:04] */
#define BCHP_XPT_RAVE_CX23_SC_SC_PUSI_MASK                         0x00000030
#define BCHP_XPT_RAVE_CX23_SC_SC_PUSI_SHIFT                        4

/* XPT_RAVE :: CX23_SC :: SC_OR_MODE [03:03] */
#define BCHP_XPT_RAVE_CX23_SC_SC_OR_MODE_MASK                      0x00000008
#define BCHP_XPT_RAVE_CX23_SC_SC_OR_MODE_SHIFT                     3

/* XPT_RAVE :: CX23_SC :: SC_ALL_VALID [02:02] */
#define BCHP_XPT_RAVE_CX23_SC_SC_ALL_VALID_MASK                    0x00000004
#define BCHP_XPT_RAVE_CX23_SC_SC_ALL_VALID_SHIFT                   2

/* XPT_RAVE :: CX23_SC :: SC_ALL [01:00] */
#define BCHP_XPT_RAVE_CX23_SC_SC_ALL_MASK                          0x00000003
#define BCHP_XPT_RAVE_CX23_SC_SC_ALL_SHIFT                         0

/***************************************************************************
 *CX23_AV_MISC_CONFIG5 - Context Miscellaneous Config 5 Register
 ***************************************************************************/
/* XPT_RAVE :: CX23_AV_MISC_CONFIG5 :: RESERVED_FOR_FW_1 [31:26] */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG5_RESERVED_FOR_FW_1_MASK  0xfc000000
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG5_RESERVED_FOR_FW_1_SHIFT 26

/* XPT_RAVE :: CX23_AV_MISC_CONFIG5 :: ITB_OVFL_INT_STATUS [25:25] */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG5_ITB_OVFL_INT_STATUS_MASK 0x02000000
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG5_ITB_OVFL_INT_STATUS_SHIFT 25

/* XPT_RAVE :: CX23_AV_MISC_CONFIG5 :: CDB_OVFL_INT_STATUS [24:24] */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG5_CDB_OVFL_INT_STATUS_MASK 0x01000000
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG5_CDB_OVFL_INT_STATUS_SHIFT 24

/* XPT_RAVE :: CX23_AV_MISC_CONFIG5 :: ASF_HEADER_LENGTH [23:16] */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG5_ASF_HEADER_LENGTH_MASK  0x00ff0000
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG5_ASF_HEADER_LENGTH_SHIFT 16

/* XPT_RAVE :: CX23_AV_MISC_CONFIG5 :: ASF_ENABLE [15:15] */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG5_ASF_ENABLE_MASK         0x00008000
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG5_ASF_ENABLE_SHIFT        15

/* XPT_RAVE :: CX23_AV_MISC_CONFIG5 :: ASF_AV_MODE [14:14] */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG5_ASF_AV_MODE_MASK        0x00004000
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG5_ASF_AV_MODE_SHIFT       14

/* XPT_RAVE :: CX23_AV_MISC_CONFIG5 :: RESERVED_FOR_FW_2 [13:09] */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG5_RESERVED_FOR_FW_2_MASK  0x00003e00
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG5_RESERVED_FOR_FW_2_SHIFT 9

/* XPT_RAVE :: CX23_AV_MISC_CONFIG5 :: VCT_PID_EN [08:08] */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG5_VCT_PID_EN_MASK         0x00000100
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG5_VCT_PID_EN_SHIFT        8

/* XPT_RAVE :: CX23_AV_MISC_CONFIG5 :: VCT_TABLE_ID [07:00] */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG5_VCT_TABLE_ID_MASK       0x000000ff
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG5_VCT_TABLE_ID_SHIFT      0

/***************************************************************************
 *CX23_RAVE_Reg_1 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX23_RAVE_Reg_1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX23_RAVE_Reg_1_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX23_RAVE_Reg_1_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX23_RAVE_Reg_2 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX23_RAVE_Reg_2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX23_RAVE_Reg_2_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX23_RAVE_Reg_2_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX23_RAVE_Reg_3 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX23_RAVE_Reg_3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX23_RAVE_Reg_3_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX23_RAVE_Reg_3_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX23_ATSOFFSET_CONFIG - Config register for ATS OFFSET feature
 ***************************************************************************/
/* XPT_RAVE :: CX23_ATSOFFSET_CONFIG :: reserved_for_eco0 [31:16] */
#define BCHP_XPT_RAVE_CX23_ATSOFFSET_CONFIG_reserved_for_eco0_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX23_ATSOFFSET_CONFIG_reserved_for_eco0_SHIFT 16

/* XPT_RAVE :: CX23_ATSOFFSET_CONFIG :: LOCAL_ATS_FORMAT [15:15] */
#define BCHP_XPT_RAVE_CX23_ATSOFFSET_CONFIG_LOCAL_ATS_FORMAT_MASK  0x00008000
#define BCHP_XPT_RAVE_CX23_ATSOFFSET_CONFIG_LOCAL_ATS_FORMAT_SHIFT 15

/* XPT_RAVE :: CX23_ATSOFFSET_CONFIG :: LOCAL_ATS_GEN_ENABLE [14:14] */
#define BCHP_XPT_RAVE_CX23_ATSOFFSET_CONFIG_LOCAL_ATS_GEN_ENABLE_MASK 0x00004000
#define BCHP_XPT_RAVE_CX23_ATSOFFSET_CONFIG_LOCAL_ATS_GEN_ENABLE_SHIFT 14

/* XPT_RAVE :: CX23_ATSOFFSET_CONFIG :: SW_ATSOFFSET_ENABLE [13:13] */
#define BCHP_XPT_RAVE_CX23_ATSOFFSET_CONFIG_SW_ATSOFFSET_ENABLE_MASK 0x00002000
#define BCHP_XPT_RAVE_CX23_ATSOFFSET_CONFIG_SW_ATSOFFSET_ENABLE_SHIFT 13

/* XPT_RAVE :: CX23_ATSOFFSET_CONFIG :: PCR_PID_CH_CHANGED [12:12] */
#define BCHP_XPT_RAVE_CX23_ATSOFFSET_CONFIG_PCR_PID_CH_CHANGED_MASK 0x00001000
#define BCHP_XPT_RAVE_CX23_ATSOFFSET_CONFIG_PCR_PID_CH_CHANGED_SHIFT 12

/* XPT_RAVE :: CX23_ATSOFFSET_CONFIG :: ATSOFFSET_ENABLE [11:11] */
#define BCHP_XPT_RAVE_CX23_ATSOFFSET_CONFIG_ATSOFFSET_ENABLE_MASK  0x00000800
#define BCHP_XPT_RAVE_CX23_ATSOFFSET_CONFIG_ATSOFFSET_ENABLE_SHIFT 11

/* XPT_RAVE :: CX23_ATSOFFSET_CONFIG :: PCR_PID_CH [10:00] */
#define BCHP_XPT_RAVE_CX23_ATSOFFSET_CONFIG_PCR_PID_CH_MASK        0x000007ff
#define BCHP_XPT_RAVE_CX23_ATSOFFSET_CONFIG_PCR_PID_CH_SHIFT       0

/***************************************************************************
 *CX23_ATSOFFSET_OFFSET_MAGNITUDE - 32 bit magnitude of the 33 bit signed ATS offset
 ***************************************************************************/
/* XPT_RAVE :: CX23_ATSOFFSET_OFFSET_MAGNITUDE :: ATS_OFFSET_MAGNITUDE [31:00] */
#define BCHP_XPT_RAVE_CX23_ATSOFFSET_OFFSET_MAGNITUDE_ATS_OFFSET_MAGNITUDE_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX23_ATSOFFSET_OFFSET_MAGNITUDE_ATS_OFFSET_MAGNITUDE_SHIFT 0

/***************************************************************************
 *CX23_ATSOFFSET_OFFSET_SIGN_BIT - Sign bit of the 33 bit signed ATS offset
 ***************************************************************************/
/* XPT_RAVE :: CX23_ATSOFFSET_OFFSET_SIGN_BIT :: reserved_for_eco0 [31:01] */
#define BCHP_XPT_RAVE_CX23_ATSOFFSET_OFFSET_SIGN_BIT_reserved_for_eco0_MASK 0xfffffffe
#define BCHP_XPT_RAVE_CX23_ATSOFFSET_OFFSET_SIGN_BIT_reserved_for_eco0_SHIFT 1

/* XPT_RAVE :: CX23_ATSOFFSET_OFFSET_SIGN_BIT :: ATS_OFSET_SIGN [00:00] */
#define BCHP_XPT_RAVE_CX23_ATSOFFSET_OFFSET_SIGN_BIT_ATS_OFSET_SIGN_MASK 0x00000001
#define BCHP_XPT_RAVE_CX23_ATSOFFSET_OFFSET_SIGN_BIT_ATS_OFSET_SIGN_SHIFT 0

/***************************************************************************
 *CX23_ATSOFFSET_PCR - PCR value of the last PCR packet
 ***************************************************************************/
/* XPT_RAVE :: CX23_ATSOFFSET_PCR :: PCR [31:00] */
#define BCHP_XPT_RAVE_CX23_ATSOFFSET_PCR_PCR_MASK                  0xffffffff
#define BCHP_XPT_RAVE_CX23_ATSOFFSET_PCR_PCR_SHIFT                 0

/***************************************************************************
 *CX23_ATSOFFSET_ATS - ATS of the last packet carrying PCR
 ***************************************************************************/
/* XPT_RAVE :: CX23_ATSOFFSET_ATS :: ATS [31:00] */
#define BCHP_XPT_RAVE_CX23_ATSOFFSET_ATS_ATS_MASK                  0xffffffff
#define BCHP_XPT_RAVE_CX23_ATSOFFSET_ATS_ATS_SHIFT                 0

/***************************************************************************
 *CX23_ATSOFFSET_ADJ_ATS - Adjusted ATS of the last packet
 ***************************************************************************/
/* XPT_RAVE :: CX23_ATSOFFSET_ADJ_ATS :: ADJ_ATS [31:00] */
#define BCHP_XPT_RAVE_CX23_ATSOFFSET_ADJ_ATS_ADJ_ATS_MASK          0xffffffff
#define BCHP_XPT_RAVE_CX23_ATSOFFSET_ADJ_ATS_ADJ_ATS_SHIFT         0

/***************************************************************************
 *CX23_ATSOFFSET_NEXT_PKT_ATS - ATS to be used for next packet in Local Timestamp generation mode
 ***************************************************************************/
/* XPT_RAVE :: CX23_ATSOFFSET_NEXT_PKT_ATS :: NEXT_PKT_ATS [31:00] */
#define BCHP_XPT_RAVE_CX23_ATSOFFSET_NEXT_PKT_ATS_NEXT_PKT_ATS_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX23_ATSOFFSET_NEXT_PKT_ATS_NEXT_PKT_ATS_SHIFT 0

/***************************************************************************
 *CX23_ATSOFFSET_PKT2PKT_ATS_DELTA - ATS delta to be used in Local Timestamp generation mode
 ***************************************************************************/
/* XPT_RAVE :: CX23_ATSOFFSET_PKT2PKT_ATS_DELTA :: PKT2PKT_DELTA [31:00] */
#define BCHP_XPT_RAVE_CX23_ATSOFFSET_PKT2PKT_ATS_DELTA_PKT2PKT_DELTA_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX23_ATSOFFSET_PKT2PKT_ATS_DELTA_PKT2PKT_DELTA_SHIFT 0

/***************************************************************************
 *CX23_RAVE_Reg_4 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX23_RAVE_Reg_4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX23_RAVE_Reg_4_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX23_RAVE_Reg_4_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX23_RAVE_Reg_5 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX23_RAVE_Reg_5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX23_RAVE_Reg_5_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX23_RAVE_Reg_5_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *SCD0_SCD_MISC_CONFIG - SCD Misc Config Register
 ***************************************************************************/
/* XPT_RAVE :: SCD0_SCD_MISC_CONFIG :: reserved_for_eco0 [31:12] */
#define BCHP_XPT_RAVE_SCD0_SCD_MISC_CONFIG_reserved_for_eco0_MASK  0xfffff000
#define BCHP_XPT_RAVE_SCD0_SCD_MISC_CONFIG_reserved_for_eco0_SHIFT 12

/* XPT_RAVE :: SCD0_SCD_MISC_CONFIG :: CONTEXT_DMEM_BASE [11:00] */
#define BCHP_XPT_RAVE_SCD0_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_MASK  0x00000fff
#define BCHP_XPT_RAVE_SCD0_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *SCD0_SCD_COMP_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD0_SCD_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD0_SCD_COMP_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD0_SCD_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD0_SCD_COMP_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD0_SCD_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD0_SCD_COMP_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD0_SCD_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD0_SCD_COMP_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD0_SCD_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD0_SCD_COMP_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD0_SCD_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD0_SCD_COMP_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD0_SCD_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD0_SCD_COMP_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD0_SCD_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD0_SCD_COMP_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD0_SCD_COMP_STATE4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD0_SCD_COMP_STATE4_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD0_SCD_COMP_STATE4_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD0_SCD_COMP_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD0_SCD_COMP_STATE5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD0_SCD_COMP_STATE5_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD0_SCD_COMP_STATE5_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD0_SCD_COMP_STATE6 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD0_SCD_COMP_STATE6 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD0_SCD_COMP_STATE6_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD0_SCD_COMP_STATE6_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD0_SCD_COMP_STATE7 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD0_SCD_COMP_STATE7 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD0_SCD_COMP_STATE7_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD0_SCD_COMP_STATE7_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD0_SCD_COMP_STATE8 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD0_SCD_COMP_STATE8 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD0_SCD_COMP_STATE8_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD0_SCD_COMP_STATE8_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD0_SCD_COMP_STATE9 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD0_SCD_COMP_STATE9 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD0_SCD_COMP_STATE9_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD0_SCD_COMP_STATE9_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD0_SCD_COMP_STATE10 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD0_SCD_COMP_STATE10 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD0_SCD_COMP_STATE10_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD0_SCD_COMP_STATE10_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD0_SCD_COMP_STATE11 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD0_SCD_COMP_STATE11 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD0_SCD_COMP_STATE11_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD0_SCD_COMP_STATE11_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD0_RESERVE_COMP_STATE0 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD0_RESERVE_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD0_RESERVE_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD0_RESERVE_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD0_RESERVE_COMP_STATE1 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD0_RESERVE_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD0_RESERVE_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD0_RESERVE_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD0_RESERVE_COMP_STATE2 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD0_RESERVE_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD0_RESERVE_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD0_RESERVE_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD0_RESERVE_COMP_STATE3 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD0_RESERVE_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD0_RESERVE_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD0_RESERVE_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD0_SCD_PES_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD0_SCD_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD0_SCD_PES_STATE0_reserved_for_eco0_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD0_SCD_PES_STATE0_reserved_for_eco0_SHIFT  0

/***************************************************************************
 *SCD0_SCD_PES_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD0_SCD_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD0_SCD_PES_STATE1_reserved_for_eco0_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD0_SCD_PES_STATE1_reserved_for_eco0_SHIFT  0

/***************************************************************************
 *SCD0_SCD_PES_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD0_SCD_PES_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD0_SCD_PES_STATE2_reserved_for_eco0_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD0_SCD_PES_STATE2_reserved_for_eco0_SHIFT  0

/***************************************************************************
 *SCD0_SCD_PES_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD0_SCD_PES_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD0_SCD_PES_STATE3_reserved_for_eco0_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD0_SCD_PES_STATE3_reserved_for_eco0_SHIFT  0

/***************************************************************************
 *SCD0_SCD_PACKET_COUNT - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD0_SCD_PACKET_COUNT :: CX_PACKET_COUNT [31:00] */
#define BCHP_XPT_RAVE_SCD0_SCD_PACKET_COUNT_CX_PACKET_COUNT_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD0_SCD_PACKET_COUNT_CX_PACKET_COUNT_SHIFT  0

/***************************************************************************
 *SCD0_RESERVE_PES_STATE0 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD0_RESERVE_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD0_RESERVE_PES_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD0_RESERVE_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD0_RESERVE_PES_STATE1 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD0_RESERVE_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD0_RESERVE_PES_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD0_RESERVE_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD0_SCD_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD0_SCD_STATE0 :: COUNT_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD0_SCD_STATE0_COUNT_STACK0_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_SCD0_SCD_STATE0_COUNT_STACK0_HI_SHIFT        0

/***************************************************************************
 *SCD0_SCD_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD0_SCD_STATE1 :: COUNT_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD0_SCD_STATE1_COUNT_STACK1_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_SCD0_SCD_STATE1_COUNT_STACK1_HI_SHIFT        0

/***************************************************************************
 *SCD0_SCD_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD0_SCD_STATE2 :: COUNT_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD0_SCD_STATE2_COUNT_STACK1_LO_MASK         0xffff0000
#define BCHP_XPT_RAVE_SCD0_SCD_STATE2_COUNT_STACK1_LO_SHIFT        16

/* XPT_RAVE :: SCD0_SCD_STATE2 :: COUNT_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD0_SCD_STATE2_COUNT_STACK0_LO_MASK         0x0000ffff
#define BCHP_XPT_RAVE_SCD0_SCD_STATE2_COUNT_STACK0_LO_SHIFT        0

/***************************************************************************
 *SCD0_SCD_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD0_SCD_STATE3 :: MATCH_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD0_SCD_STATE3_MATCH_STACK1_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_SCD0_SCD_STATE3_MATCH_STACK1_HI_SHIFT        0

/***************************************************************************
 *SCD0_SCD_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD0_SCD_STATE4 :: MATCH_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD0_SCD_STATE4_MATCH_STACK0_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_SCD0_SCD_STATE4_MATCH_STACK0_HI_SHIFT        0

/***************************************************************************
 *SCD0_SCD_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD0_SCD_STATE5 :: MATCH_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD0_SCD_STATE5_MATCH_STACK1_LO_MASK         0xffff0000
#define BCHP_XPT_RAVE_SCD0_SCD_STATE5_MATCH_STACK1_LO_SHIFT        16

/* XPT_RAVE :: SCD0_SCD_STATE5 :: MATCH_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD0_SCD_STATE5_MATCH_STACK0_LO_MASK         0x0000ffff
#define BCHP_XPT_RAVE_SCD0_SCD_STATE5_MATCH_STACK0_LO_SHIFT        0

/***************************************************************************
 *SCD0_RESERVED_STATE0 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD0_RESERVED_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD0_RESERVED_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD0_RESERVED_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD0_RESERVED_STATE1 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD0_RESERVED_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD0_RESERVED_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD0_RESERVED_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD0_RESERVED_STATE2 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD0_RESERVED_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD0_RESERVED_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD0_RESERVED_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD0_RESERVED_STATE3 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD0_RESERVED_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD0_RESERVED_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD0_RESERVED_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD1_SCD_MISC_CONFIG - SCD Misc Config Register
 ***************************************************************************/
/* XPT_RAVE :: SCD1_SCD_MISC_CONFIG :: reserved_for_eco0 [31:12] */
#define BCHP_XPT_RAVE_SCD1_SCD_MISC_CONFIG_reserved_for_eco0_MASK  0xfffff000
#define BCHP_XPT_RAVE_SCD1_SCD_MISC_CONFIG_reserved_for_eco0_SHIFT 12

/* XPT_RAVE :: SCD1_SCD_MISC_CONFIG :: CONTEXT_DMEM_BASE [11:00] */
#define BCHP_XPT_RAVE_SCD1_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_MASK  0x00000fff
#define BCHP_XPT_RAVE_SCD1_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *SCD1_SCD_COMP_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD1_SCD_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD1_SCD_COMP_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD1_SCD_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD1_SCD_COMP_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD1_SCD_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD1_SCD_COMP_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD1_SCD_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD1_SCD_COMP_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD1_SCD_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD1_SCD_COMP_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD1_SCD_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD1_SCD_COMP_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD1_SCD_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD1_SCD_COMP_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD1_SCD_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD1_SCD_COMP_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD1_SCD_COMP_STATE4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD1_SCD_COMP_STATE4_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD1_SCD_COMP_STATE4_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD1_SCD_COMP_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD1_SCD_COMP_STATE5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD1_SCD_COMP_STATE5_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD1_SCD_COMP_STATE5_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD1_SCD_COMP_STATE6 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD1_SCD_COMP_STATE6 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD1_SCD_COMP_STATE6_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD1_SCD_COMP_STATE6_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD1_SCD_COMP_STATE7 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD1_SCD_COMP_STATE7 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD1_SCD_COMP_STATE7_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD1_SCD_COMP_STATE7_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD1_SCD_COMP_STATE8 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD1_SCD_COMP_STATE8 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD1_SCD_COMP_STATE8_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD1_SCD_COMP_STATE8_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD1_SCD_COMP_STATE9 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD1_SCD_COMP_STATE9 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD1_SCD_COMP_STATE9_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD1_SCD_COMP_STATE9_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD1_SCD_COMP_STATE10 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD1_SCD_COMP_STATE10 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD1_SCD_COMP_STATE10_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD1_SCD_COMP_STATE10_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD1_SCD_COMP_STATE11 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD1_SCD_COMP_STATE11 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD1_SCD_COMP_STATE11_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD1_SCD_COMP_STATE11_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD1_RESERVE_COMP_STATE0 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD1_RESERVE_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD1_RESERVE_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD1_RESERVE_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD1_RESERVE_COMP_STATE1 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD1_RESERVE_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD1_RESERVE_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD1_RESERVE_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD1_RESERVE_COMP_STATE2 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD1_RESERVE_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD1_RESERVE_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD1_RESERVE_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD1_RESERVE_COMP_STATE3 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD1_RESERVE_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD1_RESERVE_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD1_RESERVE_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD1_SCD_PES_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD1_SCD_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD1_SCD_PES_STATE0_reserved_for_eco0_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD1_SCD_PES_STATE0_reserved_for_eco0_SHIFT  0

/***************************************************************************
 *SCD1_SCD_PES_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD1_SCD_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD1_SCD_PES_STATE1_reserved_for_eco0_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD1_SCD_PES_STATE1_reserved_for_eco0_SHIFT  0

/***************************************************************************
 *SCD1_SCD_PES_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD1_SCD_PES_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD1_SCD_PES_STATE2_reserved_for_eco0_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD1_SCD_PES_STATE2_reserved_for_eco0_SHIFT  0

/***************************************************************************
 *SCD1_SCD_PES_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD1_SCD_PES_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD1_SCD_PES_STATE3_reserved_for_eco0_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD1_SCD_PES_STATE3_reserved_for_eco0_SHIFT  0

/***************************************************************************
 *SCD1_SCD_PACKET_COUNT - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD1_SCD_PACKET_COUNT :: CX_PACKET_COUNT [31:00] */
#define BCHP_XPT_RAVE_SCD1_SCD_PACKET_COUNT_CX_PACKET_COUNT_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD1_SCD_PACKET_COUNT_CX_PACKET_COUNT_SHIFT  0

/***************************************************************************
 *SCD1_RESERVE_PES_STATE0 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD1_RESERVE_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD1_RESERVE_PES_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD1_RESERVE_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD1_RESERVE_PES_STATE1 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD1_RESERVE_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD1_RESERVE_PES_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD1_RESERVE_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD1_SCD_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD1_SCD_STATE0 :: COUNT_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD1_SCD_STATE0_COUNT_STACK0_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_SCD1_SCD_STATE0_COUNT_STACK0_HI_SHIFT        0

/***************************************************************************
 *SCD1_SCD_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD1_SCD_STATE1 :: COUNT_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD1_SCD_STATE1_COUNT_STACK1_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_SCD1_SCD_STATE1_COUNT_STACK1_HI_SHIFT        0

/***************************************************************************
 *SCD1_SCD_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD1_SCD_STATE2 :: COUNT_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD1_SCD_STATE2_COUNT_STACK1_LO_MASK         0xffff0000
#define BCHP_XPT_RAVE_SCD1_SCD_STATE2_COUNT_STACK1_LO_SHIFT        16

/* XPT_RAVE :: SCD1_SCD_STATE2 :: COUNT_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD1_SCD_STATE2_COUNT_STACK0_LO_MASK         0x0000ffff
#define BCHP_XPT_RAVE_SCD1_SCD_STATE2_COUNT_STACK0_LO_SHIFT        0

/***************************************************************************
 *SCD1_SCD_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD1_SCD_STATE3 :: MATCH_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD1_SCD_STATE3_MATCH_STACK1_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_SCD1_SCD_STATE3_MATCH_STACK1_HI_SHIFT        0

/***************************************************************************
 *SCD1_SCD_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD1_SCD_STATE4 :: MATCH_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD1_SCD_STATE4_MATCH_STACK0_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_SCD1_SCD_STATE4_MATCH_STACK0_HI_SHIFT        0

/***************************************************************************
 *SCD1_SCD_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD1_SCD_STATE5 :: MATCH_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD1_SCD_STATE5_MATCH_STACK1_LO_MASK         0xffff0000
#define BCHP_XPT_RAVE_SCD1_SCD_STATE5_MATCH_STACK1_LO_SHIFT        16

/* XPT_RAVE :: SCD1_SCD_STATE5 :: MATCH_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD1_SCD_STATE5_MATCH_STACK0_LO_MASK         0x0000ffff
#define BCHP_XPT_RAVE_SCD1_SCD_STATE5_MATCH_STACK0_LO_SHIFT        0

/***************************************************************************
 *SCD1_RESERVED_STATE0 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD1_RESERVED_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD1_RESERVED_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD1_RESERVED_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD1_RESERVED_STATE1 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD1_RESERVED_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD1_RESERVED_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD1_RESERVED_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD1_RESERVED_STATE2 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD1_RESERVED_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD1_RESERVED_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD1_RESERVED_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD1_RESERVED_STATE3 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD1_RESERVED_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD1_RESERVED_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD1_RESERVED_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD2_SCD_MISC_CONFIG - SCD Misc Config Register
 ***************************************************************************/
/* XPT_RAVE :: SCD2_SCD_MISC_CONFIG :: reserved_for_eco0 [31:12] */
#define BCHP_XPT_RAVE_SCD2_SCD_MISC_CONFIG_reserved_for_eco0_MASK  0xfffff000
#define BCHP_XPT_RAVE_SCD2_SCD_MISC_CONFIG_reserved_for_eco0_SHIFT 12

/* XPT_RAVE :: SCD2_SCD_MISC_CONFIG :: CONTEXT_DMEM_BASE [11:00] */
#define BCHP_XPT_RAVE_SCD2_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_MASK  0x00000fff
#define BCHP_XPT_RAVE_SCD2_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *SCD2_SCD_COMP_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD2_SCD_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD2_SCD_COMP_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD2_SCD_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD2_SCD_COMP_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD2_SCD_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD2_SCD_COMP_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD2_SCD_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD2_SCD_COMP_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD2_SCD_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD2_SCD_COMP_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD2_SCD_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD2_SCD_COMP_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD2_SCD_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD2_SCD_COMP_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD2_SCD_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD2_SCD_COMP_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD2_SCD_COMP_STATE4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD2_SCD_COMP_STATE4_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD2_SCD_COMP_STATE4_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD2_SCD_COMP_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD2_SCD_COMP_STATE5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD2_SCD_COMP_STATE5_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD2_SCD_COMP_STATE5_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD2_SCD_COMP_STATE6 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD2_SCD_COMP_STATE6 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD2_SCD_COMP_STATE6_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD2_SCD_COMP_STATE6_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD2_SCD_COMP_STATE7 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD2_SCD_COMP_STATE7 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD2_SCD_COMP_STATE7_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD2_SCD_COMP_STATE7_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD2_SCD_COMP_STATE8 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD2_SCD_COMP_STATE8 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD2_SCD_COMP_STATE8_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD2_SCD_COMP_STATE8_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD2_SCD_COMP_STATE9 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD2_SCD_COMP_STATE9 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD2_SCD_COMP_STATE9_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD2_SCD_COMP_STATE9_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD2_SCD_COMP_STATE10 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD2_SCD_COMP_STATE10 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD2_SCD_COMP_STATE10_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD2_SCD_COMP_STATE10_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD2_SCD_COMP_STATE11 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD2_SCD_COMP_STATE11 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD2_SCD_COMP_STATE11_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD2_SCD_COMP_STATE11_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD2_RESERVE_COMP_STATE0 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD2_RESERVE_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD2_RESERVE_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD2_RESERVE_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD2_RESERVE_COMP_STATE1 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD2_RESERVE_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD2_RESERVE_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD2_RESERVE_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD2_RESERVE_COMP_STATE2 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD2_RESERVE_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD2_RESERVE_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD2_RESERVE_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD2_RESERVE_COMP_STATE3 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD2_RESERVE_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD2_RESERVE_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD2_RESERVE_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD2_SCD_PES_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD2_SCD_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD2_SCD_PES_STATE0_reserved_for_eco0_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD2_SCD_PES_STATE0_reserved_for_eco0_SHIFT  0

/***************************************************************************
 *SCD2_SCD_PES_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD2_SCD_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD2_SCD_PES_STATE1_reserved_for_eco0_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD2_SCD_PES_STATE1_reserved_for_eco0_SHIFT  0

/***************************************************************************
 *SCD2_SCD_PES_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD2_SCD_PES_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD2_SCD_PES_STATE2_reserved_for_eco0_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD2_SCD_PES_STATE2_reserved_for_eco0_SHIFT  0

/***************************************************************************
 *SCD2_SCD_PES_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD2_SCD_PES_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD2_SCD_PES_STATE3_reserved_for_eco0_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD2_SCD_PES_STATE3_reserved_for_eco0_SHIFT  0

/***************************************************************************
 *SCD2_SCD_PACKET_COUNT - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD2_SCD_PACKET_COUNT :: CX_PACKET_COUNT [31:00] */
#define BCHP_XPT_RAVE_SCD2_SCD_PACKET_COUNT_CX_PACKET_COUNT_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD2_SCD_PACKET_COUNT_CX_PACKET_COUNT_SHIFT  0

/***************************************************************************
 *SCD2_RESERVE_PES_STATE0 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD2_RESERVE_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD2_RESERVE_PES_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD2_RESERVE_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD2_RESERVE_PES_STATE1 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD2_RESERVE_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD2_RESERVE_PES_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD2_RESERVE_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD2_SCD_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD2_SCD_STATE0 :: COUNT_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD2_SCD_STATE0_COUNT_STACK0_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_SCD2_SCD_STATE0_COUNT_STACK0_HI_SHIFT        0

/***************************************************************************
 *SCD2_SCD_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD2_SCD_STATE1 :: COUNT_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD2_SCD_STATE1_COUNT_STACK1_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_SCD2_SCD_STATE1_COUNT_STACK1_HI_SHIFT        0

/***************************************************************************
 *SCD2_SCD_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD2_SCD_STATE2 :: COUNT_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD2_SCD_STATE2_COUNT_STACK1_LO_MASK         0xffff0000
#define BCHP_XPT_RAVE_SCD2_SCD_STATE2_COUNT_STACK1_LO_SHIFT        16

/* XPT_RAVE :: SCD2_SCD_STATE2 :: COUNT_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD2_SCD_STATE2_COUNT_STACK0_LO_MASK         0x0000ffff
#define BCHP_XPT_RAVE_SCD2_SCD_STATE2_COUNT_STACK0_LO_SHIFT        0

/***************************************************************************
 *SCD2_SCD_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD2_SCD_STATE3 :: MATCH_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD2_SCD_STATE3_MATCH_STACK1_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_SCD2_SCD_STATE3_MATCH_STACK1_HI_SHIFT        0

/***************************************************************************
 *SCD2_SCD_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD2_SCD_STATE4 :: MATCH_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD2_SCD_STATE4_MATCH_STACK0_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_SCD2_SCD_STATE4_MATCH_STACK0_HI_SHIFT        0

/***************************************************************************
 *SCD2_SCD_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD2_SCD_STATE5 :: MATCH_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD2_SCD_STATE5_MATCH_STACK1_LO_MASK         0xffff0000
#define BCHP_XPT_RAVE_SCD2_SCD_STATE5_MATCH_STACK1_LO_SHIFT        16

/* XPT_RAVE :: SCD2_SCD_STATE5 :: MATCH_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD2_SCD_STATE5_MATCH_STACK0_LO_MASK         0x0000ffff
#define BCHP_XPT_RAVE_SCD2_SCD_STATE5_MATCH_STACK0_LO_SHIFT        0

/***************************************************************************
 *SCD2_RESERVED_STATE0 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD2_RESERVED_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD2_RESERVED_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD2_RESERVED_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD2_RESERVED_STATE1 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD2_RESERVED_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD2_RESERVED_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD2_RESERVED_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD2_RESERVED_STATE2 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD2_RESERVED_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD2_RESERVED_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD2_RESERVED_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD2_RESERVED_STATE3 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD2_RESERVED_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD2_RESERVED_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD2_RESERVED_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD3_SCD_MISC_CONFIG - SCD Misc Config Register
 ***************************************************************************/
/* XPT_RAVE :: SCD3_SCD_MISC_CONFIG :: reserved_for_eco0 [31:12] */
#define BCHP_XPT_RAVE_SCD3_SCD_MISC_CONFIG_reserved_for_eco0_MASK  0xfffff000
#define BCHP_XPT_RAVE_SCD3_SCD_MISC_CONFIG_reserved_for_eco0_SHIFT 12

/* XPT_RAVE :: SCD3_SCD_MISC_CONFIG :: CONTEXT_DMEM_BASE [11:00] */
#define BCHP_XPT_RAVE_SCD3_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_MASK  0x00000fff
#define BCHP_XPT_RAVE_SCD3_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *SCD3_SCD_COMP_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD3_SCD_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD3_SCD_COMP_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD3_SCD_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD3_SCD_COMP_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD3_SCD_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD3_SCD_COMP_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD3_SCD_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD3_SCD_COMP_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD3_SCD_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD3_SCD_COMP_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD3_SCD_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD3_SCD_COMP_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD3_SCD_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD3_SCD_COMP_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD3_SCD_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD3_SCD_COMP_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD3_SCD_COMP_STATE4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD3_SCD_COMP_STATE4_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD3_SCD_COMP_STATE4_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD3_SCD_COMP_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD3_SCD_COMP_STATE5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD3_SCD_COMP_STATE5_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD3_SCD_COMP_STATE5_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD3_SCD_COMP_STATE6 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD3_SCD_COMP_STATE6 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD3_SCD_COMP_STATE6_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD3_SCD_COMP_STATE6_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD3_SCD_COMP_STATE7 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD3_SCD_COMP_STATE7 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD3_SCD_COMP_STATE7_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD3_SCD_COMP_STATE7_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD3_SCD_COMP_STATE8 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD3_SCD_COMP_STATE8 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD3_SCD_COMP_STATE8_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD3_SCD_COMP_STATE8_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD3_SCD_COMP_STATE9 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD3_SCD_COMP_STATE9 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD3_SCD_COMP_STATE9_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD3_SCD_COMP_STATE9_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD3_SCD_COMP_STATE10 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD3_SCD_COMP_STATE10 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD3_SCD_COMP_STATE10_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD3_SCD_COMP_STATE10_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD3_SCD_COMP_STATE11 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD3_SCD_COMP_STATE11 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD3_SCD_COMP_STATE11_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD3_SCD_COMP_STATE11_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD3_RESERVE_COMP_STATE0 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD3_RESERVE_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD3_RESERVE_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD3_RESERVE_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD3_RESERVE_COMP_STATE1 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD3_RESERVE_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD3_RESERVE_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD3_RESERVE_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD3_RESERVE_COMP_STATE2 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD3_RESERVE_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD3_RESERVE_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD3_RESERVE_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD3_RESERVE_COMP_STATE3 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD3_RESERVE_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD3_RESERVE_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD3_RESERVE_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD3_SCD_PES_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD3_SCD_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD3_SCD_PES_STATE0_reserved_for_eco0_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD3_SCD_PES_STATE0_reserved_for_eco0_SHIFT  0

/***************************************************************************
 *SCD3_SCD_PES_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD3_SCD_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD3_SCD_PES_STATE1_reserved_for_eco0_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD3_SCD_PES_STATE1_reserved_for_eco0_SHIFT  0

/***************************************************************************
 *SCD3_SCD_PES_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD3_SCD_PES_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD3_SCD_PES_STATE2_reserved_for_eco0_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD3_SCD_PES_STATE2_reserved_for_eco0_SHIFT  0

/***************************************************************************
 *SCD3_SCD_PES_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD3_SCD_PES_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD3_SCD_PES_STATE3_reserved_for_eco0_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD3_SCD_PES_STATE3_reserved_for_eco0_SHIFT  0

/***************************************************************************
 *SCD3_SCD_PACKET_COUNT - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD3_SCD_PACKET_COUNT :: CX_PACKET_COUNT [31:00] */
#define BCHP_XPT_RAVE_SCD3_SCD_PACKET_COUNT_CX_PACKET_COUNT_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD3_SCD_PACKET_COUNT_CX_PACKET_COUNT_SHIFT  0

/***************************************************************************
 *SCD3_RESERVE_PES_STATE0 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD3_RESERVE_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD3_RESERVE_PES_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD3_RESERVE_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD3_RESERVE_PES_STATE1 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD3_RESERVE_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD3_RESERVE_PES_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD3_RESERVE_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD3_SCD_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD3_SCD_STATE0 :: COUNT_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD3_SCD_STATE0_COUNT_STACK0_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_SCD3_SCD_STATE0_COUNT_STACK0_HI_SHIFT        0

/***************************************************************************
 *SCD3_SCD_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD3_SCD_STATE1 :: COUNT_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD3_SCD_STATE1_COUNT_STACK1_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_SCD3_SCD_STATE1_COUNT_STACK1_HI_SHIFT        0

/***************************************************************************
 *SCD3_SCD_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD3_SCD_STATE2 :: COUNT_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD3_SCD_STATE2_COUNT_STACK1_LO_MASK         0xffff0000
#define BCHP_XPT_RAVE_SCD3_SCD_STATE2_COUNT_STACK1_LO_SHIFT        16

/* XPT_RAVE :: SCD3_SCD_STATE2 :: COUNT_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD3_SCD_STATE2_COUNT_STACK0_LO_MASK         0x0000ffff
#define BCHP_XPT_RAVE_SCD3_SCD_STATE2_COUNT_STACK0_LO_SHIFT        0

/***************************************************************************
 *SCD3_SCD_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD3_SCD_STATE3 :: MATCH_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD3_SCD_STATE3_MATCH_STACK1_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_SCD3_SCD_STATE3_MATCH_STACK1_HI_SHIFT        0

/***************************************************************************
 *SCD3_SCD_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD3_SCD_STATE4 :: MATCH_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD3_SCD_STATE4_MATCH_STACK0_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_SCD3_SCD_STATE4_MATCH_STACK0_HI_SHIFT        0

/***************************************************************************
 *SCD3_SCD_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD3_SCD_STATE5 :: MATCH_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD3_SCD_STATE5_MATCH_STACK1_LO_MASK         0xffff0000
#define BCHP_XPT_RAVE_SCD3_SCD_STATE5_MATCH_STACK1_LO_SHIFT        16

/* XPT_RAVE :: SCD3_SCD_STATE5 :: MATCH_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD3_SCD_STATE5_MATCH_STACK0_LO_MASK         0x0000ffff
#define BCHP_XPT_RAVE_SCD3_SCD_STATE5_MATCH_STACK0_LO_SHIFT        0

/***************************************************************************
 *SCD3_RESERVED_STATE0 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD3_RESERVED_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD3_RESERVED_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD3_RESERVED_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD3_RESERVED_STATE1 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD3_RESERVED_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD3_RESERVED_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD3_RESERVED_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD3_RESERVED_STATE2 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD3_RESERVED_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD3_RESERVED_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD3_RESERVED_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD3_RESERVED_STATE3 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD3_RESERVED_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD3_RESERVED_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD3_RESERVED_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD4_SCD_MISC_CONFIG - SCD Misc Config Register
 ***************************************************************************/
/* XPT_RAVE :: SCD4_SCD_MISC_CONFIG :: reserved_for_eco0 [31:12] */
#define BCHP_XPT_RAVE_SCD4_SCD_MISC_CONFIG_reserved_for_eco0_MASK  0xfffff000
#define BCHP_XPT_RAVE_SCD4_SCD_MISC_CONFIG_reserved_for_eco0_SHIFT 12

/* XPT_RAVE :: SCD4_SCD_MISC_CONFIG :: CONTEXT_DMEM_BASE [11:00] */
#define BCHP_XPT_RAVE_SCD4_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_MASK  0x00000fff
#define BCHP_XPT_RAVE_SCD4_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *SCD4_SCD_COMP_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD4_SCD_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD4_SCD_COMP_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD4_SCD_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD4_SCD_COMP_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD4_SCD_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD4_SCD_COMP_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD4_SCD_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD4_SCD_COMP_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD4_SCD_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD4_SCD_COMP_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD4_SCD_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD4_SCD_COMP_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD4_SCD_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD4_SCD_COMP_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD4_SCD_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD4_SCD_COMP_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD4_SCD_COMP_STATE4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD4_SCD_COMP_STATE4_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD4_SCD_COMP_STATE4_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD4_SCD_COMP_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD4_SCD_COMP_STATE5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD4_SCD_COMP_STATE5_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD4_SCD_COMP_STATE5_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD4_SCD_COMP_STATE6 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD4_SCD_COMP_STATE6 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD4_SCD_COMP_STATE6_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD4_SCD_COMP_STATE6_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD4_SCD_COMP_STATE7 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD4_SCD_COMP_STATE7 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD4_SCD_COMP_STATE7_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD4_SCD_COMP_STATE7_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD4_SCD_COMP_STATE8 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD4_SCD_COMP_STATE8 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD4_SCD_COMP_STATE8_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD4_SCD_COMP_STATE8_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD4_SCD_COMP_STATE9 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD4_SCD_COMP_STATE9 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD4_SCD_COMP_STATE9_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD4_SCD_COMP_STATE9_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD4_SCD_COMP_STATE10 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD4_SCD_COMP_STATE10 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD4_SCD_COMP_STATE10_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD4_SCD_COMP_STATE10_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD4_SCD_COMP_STATE11 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD4_SCD_COMP_STATE11 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD4_SCD_COMP_STATE11_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD4_SCD_COMP_STATE11_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD4_RESERVE_COMP_STATE0 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD4_RESERVE_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD4_RESERVE_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD4_RESERVE_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD4_RESERVE_COMP_STATE1 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD4_RESERVE_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD4_RESERVE_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD4_RESERVE_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD4_RESERVE_COMP_STATE2 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD4_RESERVE_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD4_RESERVE_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD4_RESERVE_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD4_RESERVE_COMP_STATE3 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD4_RESERVE_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD4_RESERVE_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD4_RESERVE_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD4_SCD_PES_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD4_SCD_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD4_SCD_PES_STATE0_reserved_for_eco0_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD4_SCD_PES_STATE0_reserved_for_eco0_SHIFT  0

/***************************************************************************
 *SCD4_SCD_PES_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD4_SCD_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD4_SCD_PES_STATE1_reserved_for_eco0_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD4_SCD_PES_STATE1_reserved_for_eco0_SHIFT  0

/***************************************************************************
 *SCD4_SCD_PES_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD4_SCD_PES_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD4_SCD_PES_STATE2_reserved_for_eco0_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD4_SCD_PES_STATE2_reserved_for_eco0_SHIFT  0

/***************************************************************************
 *SCD4_SCD_PES_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD4_SCD_PES_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD4_SCD_PES_STATE3_reserved_for_eco0_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD4_SCD_PES_STATE3_reserved_for_eco0_SHIFT  0

/***************************************************************************
 *SCD4_SCD_PACKET_COUNT - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD4_SCD_PACKET_COUNT :: CX_PACKET_COUNT [31:00] */
#define BCHP_XPT_RAVE_SCD4_SCD_PACKET_COUNT_CX_PACKET_COUNT_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD4_SCD_PACKET_COUNT_CX_PACKET_COUNT_SHIFT  0

/***************************************************************************
 *SCD4_RESERVE_PES_STATE0 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD4_RESERVE_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD4_RESERVE_PES_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD4_RESERVE_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD4_RESERVE_PES_STATE1 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD4_RESERVE_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD4_RESERVE_PES_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD4_RESERVE_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD4_SCD_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD4_SCD_STATE0 :: COUNT_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD4_SCD_STATE0_COUNT_STACK0_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_SCD4_SCD_STATE0_COUNT_STACK0_HI_SHIFT        0

/***************************************************************************
 *SCD4_SCD_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD4_SCD_STATE1 :: COUNT_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD4_SCD_STATE1_COUNT_STACK1_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_SCD4_SCD_STATE1_COUNT_STACK1_HI_SHIFT        0

/***************************************************************************
 *SCD4_SCD_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD4_SCD_STATE2 :: COUNT_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD4_SCD_STATE2_COUNT_STACK1_LO_MASK         0xffff0000
#define BCHP_XPT_RAVE_SCD4_SCD_STATE2_COUNT_STACK1_LO_SHIFT        16

/* XPT_RAVE :: SCD4_SCD_STATE2 :: COUNT_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD4_SCD_STATE2_COUNT_STACK0_LO_MASK         0x0000ffff
#define BCHP_XPT_RAVE_SCD4_SCD_STATE2_COUNT_STACK0_LO_SHIFT        0

/***************************************************************************
 *SCD4_SCD_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD4_SCD_STATE3 :: MATCH_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD4_SCD_STATE3_MATCH_STACK1_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_SCD4_SCD_STATE3_MATCH_STACK1_HI_SHIFT        0

/***************************************************************************
 *SCD4_SCD_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD4_SCD_STATE4 :: MATCH_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD4_SCD_STATE4_MATCH_STACK0_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_SCD4_SCD_STATE4_MATCH_STACK0_HI_SHIFT        0

/***************************************************************************
 *SCD4_SCD_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD4_SCD_STATE5 :: MATCH_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD4_SCD_STATE5_MATCH_STACK1_LO_MASK         0xffff0000
#define BCHP_XPT_RAVE_SCD4_SCD_STATE5_MATCH_STACK1_LO_SHIFT        16

/* XPT_RAVE :: SCD4_SCD_STATE5 :: MATCH_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD4_SCD_STATE5_MATCH_STACK0_LO_MASK         0x0000ffff
#define BCHP_XPT_RAVE_SCD4_SCD_STATE5_MATCH_STACK0_LO_SHIFT        0

/***************************************************************************
 *SCD4_RESERVED_STATE0 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD4_RESERVED_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD4_RESERVED_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD4_RESERVED_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD4_RESERVED_STATE1 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD4_RESERVED_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD4_RESERVED_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD4_RESERVED_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD4_RESERVED_STATE2 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD4_RESERVED_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD4_RESERVED_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD4_RESERVED_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD4_RESERVED_STATE3 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD4_RESERVED_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD4_RESERVED_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD4_RESERVED_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD5_SCD_MISC_CONFIG - SCD Misc Config Register
 ***************************************************************************/
/* XPT_RAVE :: SCD5_SCD_MISC_CONFIG :: reserved_for_eco0 [31:12] */
#define BCHP_XPT_RAVE_SCD5_SCD_MISC_CONFIG_reserved_for_eco0_MASK  0xfffff000
#define BCHP_XPT_RAVE_SCD5_SCD_MISC_CONFIG_reserved_for_eco0_SHIFT 12

/* XPT_RAVE :: SCD5_SCD_MISC_CONFIG :: CONTEXT_DMEM_BASE [11:00] */
#define BCHP_XPT_RAVE_SCD5_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_MASK  0x00000fff
#define BCHP_XPT_RAVE_SCD5_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *SCD5_SCD_COMP_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD5_SCD_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD5_SCD_COMP_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD5_SCD_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD5_SCD_COMP_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD5_SCD_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD5_SCD_COMP_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD5_SCD_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD5_SCD_COMP_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD5_SCD_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD5_SCD_COMP_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD5_SCD_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD5_SCD_COMP_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD5_SCD_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD5_SCD_COMP_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD5_SCD_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD5_SCD_COMP_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD5_SCD_COMP_STATE4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD5_SCD_COMP_STATE4_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD5_SCD_COMP_STATE4_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD5_SCD_COMP_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD5_SCD_COMP_STATE5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD5_SCD_COMP_STATE5_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD5_SCD_COMP_STATE5_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD5_SCD_COMP_STATE6 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD5_SCD_COMP_STATE6 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD5_SCD_COMP_STATE6_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD5_SCD_COMP_STATE6_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD5_SCD_COMP_STATE7 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD5_SCD_COMP_STATE7 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD5_SCD_COMP_STATE7_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD5_SCD_COMP_STATE7_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD5_SCD_COMP_STATE8 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD5_SCD_COMP_STATE8 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD5_SCD_COMP_STATE8_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD5_SCD_COMP_STATE8_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD5_SCD_COMP_STATE9 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD5_SCD_COMP_STATE9 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD5_SCD_COMP_STATE9_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD5_SCD_COMP_STATE9_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD5_SCD_COMP_STATE10 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD5_SCD_COMP_STATE10 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD5_SCD_COMP_STATE10_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD5_SCD_COMP_STATE10_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD5_SCD_COMP_STATE11 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD5_SCD_COMP_STATE11 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD5_SCD_COMP_STATE11_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD5_SCD_COMP_STATE11_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD5_RESERVE_COMP_STATE0 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD5_RESERVE_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD5_RESERVE_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD5_RESERVE_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD5_RESERVE_COMP_STATE1 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD5_RESERVE_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD5_RESERVE_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD5_RESERVE_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD5_RESERVE_COMP_STATE2 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD5_RESERVE_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD5_RESERVE_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD5_RESERVE_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD5_RESERVE_COMP_STATE3 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD5_RESERVE_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD5_RESERVE_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD5_RESERVE_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD5_SCD_PES_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD5_SCD_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD5_SCD_PES_STATE0_reserved_for_eco0_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD5_SCD_PES_STATE0_reserved_for_eco0_SHIFT  0

/***************************************************************************
 *SCD5_SCD_PES_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD5_SCD_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD5_SCD_PES_STATE1_reserved_for_eco0_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD5_SCD_PES_STATE1_reserved_for_eco0_SHIFT  0

/***************************************************************************
 *SCD5_SCD_PES_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD5_SCD_PES_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD5_SCD_PES_STATE2_reserved_for_eco0_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD5_SCD_PES_STATE2_reserved_for_eco0_SHIFT  0

/***************************************************************************
 *SCD5_SCD_PES_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD5_SCD_PES_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD5_SCD_PES_STATE3_reserved_for_eco0_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD5_SCD_PES_STATE3_reserved_for_eco0_SHIFT  0

/***************************************************************************
 *SCD5_SCD_PACKET_COUNT - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD5_SCD_PACKET_COUNT :: CX_PACKET_COUNT [31:00] */
#define BCHP_XPT_RAVE_SCD5_SCD_PACKET_COUNT_CX_PACKET_COUNT_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD5_SCD_PACKET_COUNT_CX_PACKET_COUNT_SHIFT  0

/***************************************************************************
 *SCD5_RESERVE_PES_STATE0 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD5_RESERVE_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD5_RESERVE_PES_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD5_RESERVE_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD5_RESERVE_PES_STATE1 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD5_RESERVE_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD5_RESERVE_PES_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD5_RESERVE_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD5_SCD_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD5_SCD_STATE0 :: COUNT_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD5_SCD_STATE0_COUNT_STACK0_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_SCD5_SCD_STATE0_COUNT_STACK0_HI_SHIFT        0

/***************************************************************************
 *SCD5_SCD_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD5_SCD_STATE1 :: COUNT_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD5_SCD_STATE1_COUNT_STACK1_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_SCD5_SCD_STATE1_COUNT_STACK1_HI_SHIFT        0

/***************************************************************************
 *SCD5_SCD_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD5_SCD_STATE2 :: COUNT_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD5_SCD_STATE2_COUNT_STACK1_LO_MASK         0xffff0000
#define BCHP_XPT_RAVE_SCD5_SCD_STATE2_COUNT_STACK1_LO_SHIFT        16

/* XPT_RAVE :: SCD5_SCD_STATE2 :: COUNT_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD5_SCD_STATE2_COUNT_STACK0_LO_MASK         0x0000ffff
#define BCHP_XPT_RAVE_SCD5_SCD_STATE2_COUNT_STACK0_LO_SHIFT        0

/***************************************************************************
 *SCD5_SCD_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD5_SCD_STATE3 :: MATCH_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD5_SCD_STATE3_MATCH_STACK1_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_SCD5_SCD_STATE3_MATCH_STACK1_HI_SHIFT        0

/***************************************************************************
 *SCD5_SCD_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD5_SCD_STATE4 :: MATCH_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD5_SCD_STATE4_MATCH_STACK0_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_SCD5_SCD_STATE4_MATCH_STACK0_HI_SHIFT        0

/***************************************************************************
 *SCD5_SCD_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD5_SCD_STATE5 :: MATCH_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD5_SCD_STATE5_MATCH_STACK1_LO_MASK         0xffff0000
#define BCHP_XPT_RAVE_SCD5_SCD_STATE5_MATCH_STACK1_LO_SHIFT        16

/* XPT_RAVE :: SCD5_SCD_STATE5 :: MATCH_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD5_SCD_STATE5_MATCH_STACK0_LO_MASK         0x0000ffff
#define BCHP_XPT_RAVE_SCD5_SCD_STATE5_MATCH_STACK0_LO_SHIFT        0

/***************************************************************************
 *SCD5_RESERVED_STATE0 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD5_RESERVED_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD5_RESERVED_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD5_RESERVED_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD5_RESERVED_STATE1 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD5_RESERVED_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD5_RESERVED_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD5_RESERVED_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD5_RESERVED_STATE2 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD5_RESERVED_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD5_RESERVED_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD5_RESERVED_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD5_RESERVED_STATE3 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD5_RESERVED_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD5_RESERVED_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD5_RESERVED_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD6_SCD_MISC_CONFIG - SCD Misc Config Register
 ***************************************************************************/
/* XPT_RAVE :: SCD6_SCD_MISC_CONFIG :: reserved_for_eco0 [31:12] */
#define BCHP_XPT_RAVE_SCD6_SCD_MISC_CONFIG_reserved_for_eco0_MASK  0xfffff000
#define BCHP_XPT_RAVE_SCD6_SCD_MISC_CONFIG_reserved_for_eco0_SHIFT 12

/* XPT_RAVE :: SCD6_SCD_MISC_CONFIG :: CONTEXT_DMEM_BASE [11:00] */
#define BCHP_XPT_RAVE_SCD6_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_MASK  0x00000fff
#define BCHP_XPT_RAVE_SCD6_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *SCD6_SCD_COMP_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD6_SCD_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD6_SCD_COMP_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD6_SCD_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD6_SCD_COMP_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD6_SCD_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD6_SCD_COMP_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD6_SCD_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD6_SCD_COMP_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD6_SCD_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD6_SCD_COMP_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD6_SCD_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD6_SCD_COMP_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD6_SCD_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD6_SCD_COMP_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD6_SCD_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD6_SCD_COMP_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD6_SCD_COMP_STATE4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD6_SCD_COMP_STATE4_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD6_SCD_COMP_STATE4_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD6_SCD_COMP_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD6_SCD_COMP_STATE5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD6_SCD_COMP_STATE5_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD6_SCD_COMP_STATE5_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD6_SCD_COMP_STATE6 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD6_SCD_COMP_STATE6 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD6_SCD_COMP_STATE6_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD6_SCD_COMP_STATE6_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD6_SCD_COMP_STATE7 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD6_SCD_COMP_STATE7 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD6_SCD_COMP_STATE7_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD6_SCD_COMP_STATE7_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD6_SCD_COMP_STATE8 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD6_SCD_COMP_STATE8 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD6_SCD_COMP_STATE8_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD6_SCD_COMP_STATE8_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD6_SCD_COMP_STATE9 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD6_SCD_COMP_STATE9 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD6_SCD_COMP_STATE9_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD6_SCD_COMP_STATE9_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD6_SCD_COMP_STATE10 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD6_SCD_COMP_STATE10 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD6_SCD_COMP_STATE10_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD6_SCD_COMP_STATE10_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD6_SCD_COMP_STATE11 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD6_SCD_COMP_STATE11 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD6_SCD_COMP_STATE11_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD6_SCD_COMP_STATE11_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD6_RESERVE_COMP_STATE0 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD6_RESERVE_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD6_RESERVE_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD6_RESERVE_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD6_RESERVE_COMP_STATE1 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD6_RESERVE_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD6_RESERVE_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD6_RESERVE_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD6_RESERVE_COMP_STATE2 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD6_RESERVE_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD6_RESERVE_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD6_RESERVE_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD6_RESERVE_COMP_STATE3 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD6_RESERVE_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD6_RESERVE_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD6_RESERVE_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD6_SCD_PES_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD6_SCD_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD6_SCD_PES_STATE0_reserved_for_eco0_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD6_SCD_PES_STATE0_reserved_for_eco0_SHIFT  0

/***************************************************************************
 *SCD6_SCD_PES_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD6_SCD_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD6_SCD_PES_STATE1_reserved_for_eco0_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD6_SCD_PES_STATE1_reserved_for_eco0_SHIFT  0

/***************************************************************************
 *SCD6_SCD_PES_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD6_SCD_PES_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD6_SCD_PES_STATE2_reserved_for_eco0_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD6_SCD_PES_STATE2_reserved_for_eco0_SHIFT  0

/***************************************************************************
 *SCD6_SCD_PES_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD6_SCD_PES_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD6_SCD_PES_STATE3_reserved_for_eco0_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD6_SCD_PES_STATE3_reserved_for_eco0_SHIFT  0

/***************************************************************************
 *SCD6_SCD_PACKET_COUNT - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD6_SCD_PACKET_COUNT :: CX_PACKET_COUNT [31:00] */
#define BCHP_XPT_RAVE_SCD6_SCD_PACKET_COUNT_CX_PACKET_COUNT_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD6_SCD_PACKET_COUNT_CX_PACKET_COUNT_SHIFT  0

/***************************************************************************
 *SCD6_RESERVE_PES_STATE0 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD6_RESERVE_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD6_RESERVE_PES_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD6_RESERVE_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD6_RESERVE_PES_STATE1 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD6_RESERVE_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD6_RESERVE_PES_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD6_RESERVE_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD6_SCD_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD6_SCD_STATE0 :: COUNT_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD6_SCD_STATE0_COUNT_STACK0_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_SCD6_SCD_STATE0_COUNT_STACK0_HI_SHIFT        0

/***************************************************************************
 *SCD6_SCD_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD6_SCD_STATE1 :: COUNT_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD6_SCD_STATE1_COUNT_STACK1_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_SCD6_SCD_STATE1_COUNT_STACK1_HI_SHIFT        0

/***************************************************************************
 *SCD6_SCD_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD6_SCD_STATE2 :: COUNT_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD6_SCD_STATE2_COUNT_STACK1_LO_MASK         0xffff0000
#define BCHP_XPT_RAVE_SCD6_SCD_STATE2_COUNT_STACK1_LO_SHIFT        16

/* XPT_RAVE :: SCD6_SCD_STATE2 :: COUNT_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD6_SCD_STATE2_COUNT_STACK0_LO_MASK         0x0000ffff
#define BCHP_XPT_RAVE_SCD6_SCD_STATE2_COUNT_STACK0_LO_SHIFT        0

/***************************************************************************
 *SCD6_SCD_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD6_SCD_STATE3 :: MATCH_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD6_SCD_STATE3_MATCH_STACK1_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_SCD6_SCD_STATE3_MATCH_STACK1_HI_SHIFT        0

/***************************************************************************
 *SCD6_SCD_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD6_SCD_STATE4 :: MATCH_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD6_SCD_STATE4_MATCH_STACK0_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_SCD6_SCD_STATE4_MATCH_STACK0_HI_SHIFT        0

/***************************************************************************
 *SCD6_SCD_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD6_SCD_STATE5 :: MATCH_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD6_SCD_STATE5_MATCH_STACK1_LO_MASK         0xffff0000
#define BCHP_XPT_RAVE_SCD6_SCD_STATE5_MATCH_STACK1_LO_SHIFT        16

/* XPT_RAVE :: SCD6_SCD_STATE5 :: MATCH_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD6_SCD_STATE5_MATCH_STACK0_LO_MASK         0x0000ffff
#define BCHP_XPT_RAVE_SCD6_SCD_STATE5_MATCH_STACK0_LO_SHIFT        0

/***************************************************************************
 *SCD6_RESERVED_STATE0 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD6_RESERVED_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD6_RESERVED_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD6_RESERVED_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD6_RESERVED_STATE1 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD6_RESERVED_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD6_RESERVED_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD6_RESERVED_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD6_RESERVED_STATE2 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD6_RESERVED_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD6_RESERVED_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD6_RESERVED_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD6_RESERVED_STATE3 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD6_RESERVED_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD6_RESERVED_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD6_RESERVED_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD7_SCD_MISC_CONFIG - SCD Misc Config Register
 ***************************************************************************/
/* XPT_RAVE :: SCD7_SCD_MISC_CONFIG :: reserved_for_eco0 [31:12] */
#define BCHP_XPT_RAVE_SCD7_SCD_MISC_CONFIG_reserved_for_eco0_MASK  0xfffff000
#define BCHP_XPT_RAVE_SCD7_SCD_MISC_CONFIG_reserved_for_eco0_SHIFT 12

/* XPT_RAVE :: SCD7_SCD_MISC_CONFIG :: CONTEXT_DMEM_BASE [11:00] */
#define BCHP_XPT_RAVE_SCD7_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_MASK  0x00000fff
#define BCHP_XPT_RAVE_SCD7_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *SCD7_SCD_COMP_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD7_SCD_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD7_SCD_COMP_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD7_SCD_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD7_SCD_COMP_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD7_SCD_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD7_SCD_COMP_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD7_SCD_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD7_SCD_COMP_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD7_SCD_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD7_SCD_COMP_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD7_SCD_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD7_SCD_COMP_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD7_SCD_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD7_SCD_COMP_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD7_SCD_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD7_SCD_COMP_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD7_SCD_COMP_STATE4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD7_SCD_COMP_STATE4_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD7_SCD_COMP_STATE4_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD7_SCD_COMP_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD7_SCD_COMP_STATE5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD7_SCD_COMP_STATE5_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD7_SCD_COMP_STATE5_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD7_SCD_COMP_STATE6 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD7_SCD_COMP_STATE6 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD7_SCD_COMP_STATE6_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD7_SCD_COMP_STATE6_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD7_SCD_COMP_STATE7 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD7_SCD_COMP_STATE7 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD7_SCD_COMP_STATE7_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD7_SCD_COMP_STATE7_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD7_SCD_COMP_STATE8 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD7_SCD_COMP_STATE8 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD7_SCD_COMP_STATE8_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD7_SCD_COMP_STATE8_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD7_SCD_COMP_STATE9 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD7_SCD_COMP_STATE9 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD7_SCD_COMP_STATE9_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD7_SCD_COMP_STATE9_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD7_SCD_COMP_STATE10 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD7_SCD_COMP_STATE10 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD7_SCD_COMP_STATE10_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD7_SCD_COMP_STATE10_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD7_SCD_COMP_STATE11 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD7_SCD_COMP_STATE11 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD7_SCD_COMP_STATE11_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD7_SCD_COMP_STATE11_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD7_RESERVE_COMP_STATE0 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD7_RESERVE_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD7_RESERVE_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD7_RESERVE_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD7_RESERVE_COMP_STATE1 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD7_RESERVE_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD7_RESERVE_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD7_RESERVE_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD7_RESERVE_COMP_STATE2 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD7_RESERVE_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD7_RESERVE_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD7_RESERVE_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD7_RESERVE_COMP_STATE3 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD7_RESERVE_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD7_RESERVE_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD7_RESERVE_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD7_SCD_PES_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD7_SCD_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD7_SCD_PES_STATE0_reserved_for_eco0_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD7_SCD_PES_STATE0_reserved_for_eco0_SHIFT  0

/***************************************************************************
 *SCD7_SCD_PES_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD7_SCD_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD7_SCD_PES_STATE1_reserved_for_eco0_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD7_SCD_PES_STATE1_reserved_for_eco0_SHIFT  0

/***************************************************************************
 *SCD7_SCD_PES_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD7_SCD_PES_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD7_SCD_PES_STATE2_reserved_for_eco0_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD7_SCD_PES_STATE2_reserved_for_eco0_SHIFT  0

/***************************************************************************
 *SCD7_SCD_PES_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD7_SCD_PES_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD7_SCD_PES_STATE3_reserved_for_eco0_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD7_SCD_PES_STATE3_reserved_for_eco0_SHIFT  0

/***************************************************************************
 *SCD7_SCD_PACKET_COUNT - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD7_SCD_PACKET_COUNT :: CX_PACKET_COUNT [31:00] */
#define BCHP_XPT_RAVE_SCD7_SCD_PACKET_COUNT_CX_PACKET_COUNT_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD7_SCD_PACKET_COUNT_CX_PACKET_COUNT_SHIFT  0

/***************************************************************************
 *SCD7_RESERVE_PES_STATE0 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD7_RESERVE_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD7_RESERVE_PES_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD7_RESERVE_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD7_RESERVE_PES_STATE1 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD7_RESERVE_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD7_RESERVE_PES_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD7_RESERVE_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD7_SCD_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD7_SCD_STATE0 :: COUNT_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD7_SCD_STATE0_COUNT_STACK0_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_SCD7_SCD_STATE0_COUNT_STACK0_HI_SHIFT        0

/***************************************************************************
 *SCD7_SCD_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD7_SCD_STATE1 :: COUNT_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD7_SCD_STATE1_COUNT_STACK1_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_SCD7_SCD_STATE1_COUNT_STACK1_HI_SHIFT        0

/***************************************************************************
 *SCD7_SCD_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD7_SCD_STATE2 :: COUNT_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD7_SCD_STATE2_COUNT_STACK1_LO_MASK         0xffff0000
#define BCHP_XPT_RAVE_SCD7_SCD_STATE2_COUNT_STACK1_LO_SHIFT        16

/* XPT_RAVE :: SCD7_SCD_STATE2 :: COUNT_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD7_SCD_STATE2_COUNT_STACK0_LO_MASK         0x0000ffff
#define BCHP_XPT_RAVE_SCD7_SCD_STATE2_COUNT_STACK0_LO_SHIFT        0

/***************************************************************************
 *SCD7_SCD_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD7_SCD_STATE3 :: MATCH_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD7_SCD_STATE3_MATCH_STACK1_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_SCD7_SCD_STATE3_MATCH_STACK1_HI_SHIFT        0

/***************************************************************************
 *SCD7_SCD_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD7_SCD_STATE4 :: MATCH_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD7_SCD_STATE4_MATCH_STACK0_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_SCD7_SCD_STATE4_MATCH_STACK0_HI_SHIFT        0

/***************************************************************************
 *SCD7_SCD_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD7_SCD_STATE5 :: MATCH_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD7_SCD_STATE5_MATCH_STACK1_LO_MASK         0xffff0000
#define BCHP_XPT_RAVE_SCD7_SCD_STATE5_MATCH_STACK1_LO_SHIFT        16

/* XPT_RAVE :: SCD7_SCD_STATE5 :: MATCH_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD7_SCD_STATE5_MATCH_STACK0_LO_MASK         0x0000ffff
#define BCHP_XPT_RAVE_SCD7_SCD_STATE5_MATCH_STACK0_LO_SHIFT        0

/***************************************************************************
 *SCD7_RESERVED_STATE0 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD7_RESERVED_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD7_RESERVED_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD7_RESERVED_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD7_RESERVED_STATE1 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD7_RESERVED_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD7_RESERVED_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD7_RESERVED_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD7_RESERVED_STATE2 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD7_RESERVED_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD7_RESERVED_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD7_RESERVED_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD7_RESERVED_STATE3 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD7_RESERVED_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD7_RESERVED_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD7_RESERVED_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD8_SCD_MISC_CONFIG - SCD Misc Config Register
 ***************************************************************************/
/* XPT_RAVE :: SCD8_SCD_MISC_CONFIG :: reserved_for_eco0 [31:12] */
#define BCHP_XPT_RAVE_SCD8_SCD_MISC_CONFIG_reserved_for_eco0_MASK  0xfffff000
#define BCHP_XPT_RAVE_SCD8_SCD_MISC_CONFIG_reserved_for_eco0_SHIFT 12

/* XPT_RAVE :: SCD8_SCD_MISC_CONFIG :: CONTEXT_DMEM_BASE [11:00] */
#define BCHP_XPT_RAVE_SCD8_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_MASK  0x00000fff
#define BCHP_XPT_RAVE_SCD8_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *SCD8_SCD_COMP_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD8_SCD_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD8_SCD_COMP_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD8_SCD_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD8_SCD_COMP_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD8_SCD_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD8_SCD_COMP_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD8_SCD_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD8_SCD_COMP_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD8_SCD_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD8_SCD_COMP_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD8_SCD_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD8_SCD_COMP_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD8_SCD_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD8_SCD_COMP_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD8_SCD_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD8_SCD_COMP_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD8_SCD_COMP_STATE4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD8_SCD_COMP_STATE4_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD8_SCD_COMP_STATE4_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD8_SCD_COMP_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD8_SCD_COMP_STATE5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD8_SCD_COMP_STATE5_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD8_SCD_COMP_STATE5_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD8_SCD_COMP_STATE6 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD8_SCD_COMP_STATE6 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD8_SCD_COMP_STATE6_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD8_SCD_COMP_STATE6_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD8_SCD_COMP_STATE7 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD8_SCD_COMP_STATE7 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD8_SCD_COMP_STATE7_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD8_SCD_COMP_STATE7_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD8_SCD_COMP_STATE8 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD8_SCD_COMP_STATE8 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD8_SCD_COMP_STATE8_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD8_SCD_COMP_STATE8_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD8_SCD_COMP_STATE9 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD8_SCD_COMP_STATE9 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD8_SCD_COMP_STATE9_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD8_SCD_COMP_STATE9_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD8_SCD_COMP_STATE10 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD8_SCD_COMP_STATE10 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD8_SCD_COMP_STATE10_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD8_SCD_COMP_STATE10_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD8_SCD_COMP_STATE11 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD8_SCD_COMP_STATE11 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD8_SCD_COMP_STATE11_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD8_SCD_COMP_STATE11_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD8_RESERVE_COMP_STATE0 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD8_RESERVE_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD8_RESERVE_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD8_RESERVE_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD8_RESERVE_COMP_STATE1 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD8_RESERVE_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD8_RESERVE_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD8_RESERVE_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD8_RESERVE_COMP_STATE2 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD8_RESERVE_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD8_RESERVE_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD8_RESERVE_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD8_RESERVE_COMP_STATE3 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD8_RESERVE_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD8_RESERVE_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD8_RESERVE_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD8_SCD_PES_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD8_SCD_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD8_SCD_PES_STATE0_reserved_for_eco0_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD8_SCD_PES_STATE0_reserved_for_eco0_SHIFT  0

/***************************************************************************
 *SCD8_SCD_PES_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD8_SCD_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD8_SCD_PES_STATE1_reserved_for_eco0_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD8_SCD_PES_STATE1_reserved_for_eco0_SHIFT  0

/***************************************************************************
 *SCD8_SCD_PES_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD8_SCD_PES_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD8_SCD_PES_STATE2_reserved_for_eco0_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD8_SCD_PES_STATE2_reserved_for_eco0_SHIFT  0

/***************************************************************************
 *SCD8_SCD_PES_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD8_SCD_PES_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD8_SCD_PES_STATE3_reserved_for_eco0_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD8_SCD_PES_STATE3_reserved_for_eco0_SHIFT  0

/***************************************************************************
 *SCD8_SCD_PACKET_COUNT - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD8_SCD_PACKET_COUNT :: CX_PACKET_COUNT [31:00] */
#define BCHP_XPT_RAVE_SCD8_SCD_PACKET_COUNT_CX_PACKET_COUNT_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD8_SCD_PACKET_COUNT_CX_PACKET_COUNT_SHIFT  0

/***************************************************************************
 *SCD8_RESERVE_PES_STATE0 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD8_RESERVE_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD8_RESERVE_PES_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD8_RESERVE_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD8_RESERVE_PES_STATE1 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD8_RESERVE_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD8_RESERVE_PES_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD8_RESERVE_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD8_SCD_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD8_SCD_STATE0 :: COUNT_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD8_SCD_STATE0_COUNT_STACK0_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_SCD8_SCD_STATE0_COUNT_STACK0_HI_SHIFT        0

/***************************************************************************
 *SCD8_SCD_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD8_SCD_STATE1 :: COUNT_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD8_SCD_STATE1_COUNT_STACK1_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_SCD8_SCD_STATE1_COUNT_STACK1_HI_SHIFT        0

/***************************************************************************
 *SCD8_SCD_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD8_SCD_STATE2 :: COUNT_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD8_SCD_STATE2_COUNT_STACK1_LO_MASK         0xffff0000
#define BCHP_XPT_RAVE_SCD8_SCD_STATE2_COUNT_STACK1_LO_SHIFT        16

/* XPT_RAVE :: SCD8_SCD_STATE2 :: COUNT_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD8_SCD_STATE2_COUNT_STACK0_LO_MASK         0x0000ffff
#define BCHP_XPT_RAVE_SCD8_SCD_STATE2_COUNT_STACK0_LO_SHIFT        0

/***************************************************************************
 *SCD8_SCD_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD8_SCD_STATE3 :: MATCH_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD8_SCD_STATE3_MATCH_STACK1_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_SCD8_SCD_STATE3_MATCH_STACK1_HI_SHIFT        0

/***************************************************************************
 *SCD8_SCD_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD8_SCD_STATE4 :: MATCH_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD8_SCD_STATE4_MATCH_STACK0_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_SCD8_SCD_STATE4_MATCH_STACK0_HI_SHIFT        0

/***************************************************************************
 *SCD8_SCD_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD8_SCD_STATE5 :: MATCH_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD8_SCD_STATE5_MATCH_STACK1_LO_MASK         0xffff0000
#define BCHP_XPT_RAVE_SCD8_SCD_STATE5_MATCH_STACK1_LO_SHIFT        16

/* XPT_RAVE :: SCD8_SCD_STATE5 :: MATCH_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD8_SCD_STATE5_MATCH_STACK0_LO_MASK         0x0000ffff
#define BCHP_XPT_RAVE_SCD8_SCD_STATE5_MATCH_STACK0_LO_SHIFT        0

/***************************************************************************
 *SCD8_RESERVED_STATE0 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD8_RESERVED_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD8_RESERVED_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD8_RESERVED_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD8_RESERVED_STATE1 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD8_RESERVED_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD8_RESERVED_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD8_RESERVED_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD8_RESERVED_STATE2 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD8_RESERVED_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD8_RESERVED_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD8_RESERVED_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD8_RESERVED_STATE3 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD8_RESERVED_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD8_RESERVED_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD8_RESERVED_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD9_SCD_MISC_CONFIG - SCD Misc Config Register
 ***************************************************************************/
/* XPT_RAVE :: SCD9_SCD_MISC_CONFIG :: reserved_for_eco0 [31:12] */
#define BCHP_XPT_RAVE_SCD9_SCD_MISC_CONFIG_reserved_for_eco0_MASK  0xfffff000
#define BCHP_XPT_RAVE_SCD9_SCD_MISC_CONFIG_reserved_for_eco0_SHIFT 12

/* XPT_RAVE :: SCD9_SCD_MISC_CONFIG :: CONTEXT_DMEM_BASE [11:00] */
#define BCHP_XPT_RAVE_SCD9_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_MASK  0x00000fff
#define BCHP_XPT_RAVE_SCD9_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *SCD9_SCD_COMP_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD9_SCD_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD9_SCD_COMP_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD9_SCD_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD9_SCD_COMP_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD9_SCD_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD9_SCD_COMP_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD9_SCD_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD9_SCD_COMP_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD9_SCD_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD9_SCD_COMP_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD9_SCD_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD9_SCD_COMP_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD9_SCD_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD9_SCD_COMP_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD9_SCD_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD9_SCD_COMP_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD9_SCD_COMP_STATE4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD9_SCD_COMP_STATE4_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD9_SCD_COMP_STATE4_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD9_SCD_COMP_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD9_SCD_COMP_STATE5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD9_SCD_COMP_STATE5_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD9_SCD_COMP_STATE5_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD9_SCD_COMP_STATE6 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD9_SCD_COMP_STATE6 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD9_SCD_COMP_STATE6_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD9_SCD_COMP_STATE6_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD9_SCD_COMP_STATE7 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD9_SCD_COMP_STATE7 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD9_SCD_COMP_STATE7_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD9_SCD_COMP_STATE7_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD9_SCD_COMP_STATE8 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD9_SCD_COMP_STATE8 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD9_SCD_COMP_STATE8_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD9_SCD_COMP_STATE8_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD9_SCD_COMP_STATE9 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD9_SCD_COMP_STATE9 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD9_SCD_COMP_STATE9_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD9_SCD_COMP_STATE9_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD9_SCD_COMP_STATE10 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD9_SCD_COMP_STATE10 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD9_SCD_COMP_STATE10_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD9_SCD_COMP_STATE10_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD9_SCD_COMP_STATE11 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD9_SCD_COMP_STATE11 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD9_SCD_COMP_STATE11_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD9_SCD_COMP_STATE11_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD9_RESERVE_COMP_STATE0 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD9_RESERVE_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD9_RESERVE_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD9_RESERVE_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD9_RESERVE_COMP_STATE1 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD9_RESERVE_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD9_RESERVE_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD9_RESERVE_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD9_RESERVE_COMP_STATE2 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD9_RESERVE_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD9_RESERVE_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD9_RESERVE_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD9_RESERVE_COMP_STATE3 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD9_RESERVE_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD9_RESERVE_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD9_RESERVE_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD9_SCD_PES_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD9_SCD_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD9_SCD_PES_STATE0_reserved_for_eco0_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD9_SCD_PES_STATE0_reserved_for_eco0_SHIFT  0

/***************************************************************************
 *SCD9_SCD_PES_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD9_SCD_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD9_SCD_PES_STATE1_reserved_for_eco0_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD9_SCD_PES_STATE1_reserved_for_eco0_SHIFT  0

/***************************************************************************
 *SCD9_SCD_PES_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD9_SCD_PES_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD9_SCD_PES_STATE2_reserved_for_eco0_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD9_SCD_PES_STATE2_reserved_for_eco0_SHIFT  0

/***************************************************************************
 *SCD9_SCD_PES_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD9_SCD_PES_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD9_SCD_PES_STATE3_reserved_for_eco0_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD9_SCD_PES_STATE3_reserved_for_eco0_SHIFT  0

/***************************************************************************
 *SCD9_SCD_PACKET_COUNT - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD9_SCD_PACKET_COUNT :: CX_PACKET_COUNT [31:00] */
#define BCHP_XPT_RAVE_SCD9_SCD_PACKET_COUNT_CX_PACKET_COUNT_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD9_SCD_PACKET_COUNT_CX_PACKET_COUNT_SHIFT  0

/***************************************************************************
 *SCD9_RESERVE_PES_STATE0 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD9_RESERVE_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD9_RESERVE_PES_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD9_RESERVE_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD9_RESERVE_PES_STATE1 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD9_RESERVE_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD9_RESERVE_PES_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD9_RESERVE_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD9_SCD_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD9_SCD_STATE0 :: COUNT_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD9_SCD_STATE0_COUNT_STACK0_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_SCD9_SCD_STATE0_COUNT_STACK0_HI_SHIFT        0

/***************************************************************************
 *SCD9_SCD_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD9_SCD_STATE1 :: COUNT_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD9_SCD_STATE1_COUNT_STACK1_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_SCD9_SCD_STATE1_COUNT_STACK1_HI_SHIFT        0

/***************************************************************************
 *SCD9_SCD_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD9_SCD_STATE2 :: COUNT_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD9_SCD_STATE2_COUNT_STACK1_LO_MASK         0xffff0000
#define BCHP_XPT_RAVE_SCD9_SCD_STATE2_COUNT_STACK1_LO_SHIFT        16

/* XPT_RAVE :: SCD9_SCD_STATE2 :: COUNT_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD9_SCD_STATE2_COUNT_STACK0_LO_MASK         0x0000ffff
#define BCHP_XPT_RAVE_SCD9_SCD_STATE2_COUNT_STACK0_LO_SHIFT        0

/***************************************************************************
 *SCD9_SCD_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD9_SCD_STATE3 :: MATCH_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD9_SCD_STATE3_MATCH_STACK1_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_SCD9_SCD_STATE3_MATCH_STACK1_HI_SHIFT        0

/***************************************************************************
 *SCD9_SCD_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD9_SCD_STATE4 :: MATCH_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD9_SCD_STATE4_MATCH_STACK0_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_SCD9_SCD_STATE4_MATCH_STACK0_HI_SHIFT        0

/***************************************************************************
 *SCD9_SCD_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD9_SCD_STATE5 :: MATCH_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD9_SCD_STATE5_MATCH_STACK1_LO_MASK         0xffff0000
#define BCHP_XPT_RAVE_SCD9_SCD_STATE5_MATCH_STACK1_LO_SHIFT        16

/* XPT_RAVE :: SCD9_SCD_STATE5 :: MATCH_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD9_SCD_STATE5_MATCH_STACK0_LO_MASK         0x0000ffff
#define BCHP_XPT_RAVE_SCD9_SCD_STATE5_MATCH_STACK0_LO_SHIFT        0

/***************************************************************************
 *SCD9_RESERVED_STATE0 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD9_RESERVED_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD9_RESERVED_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD9_RESERVED_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD9_RESERVED_STATE1 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD9_RESERVED_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD9_RESERVED_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD9_RESERVED_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD9_RESERVED_STATE2 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD9_RESERVED_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD9_RESERVED_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD9_RESERVED_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD9_RESERVED_STATE3 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD9_RESERVED_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD9_RESERVED_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD9_RESERVED_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD10_SCD_MISC_CONFIG - SCD Misc Config Register
 ***************************************************************************/
/* XPT_RAVE :: SCD10_SCD_MISC_CONFIG :: reserved_for_eco0 [31:12] */
#define BCHP_XPT_RAVE_SCD10_SCD_MISC_CONFIG_reserved_for_eco0_MASK 0xfffff000
#define BCHP_XPT_RAVE_SCD10_SCD_MISC_CONFIG_reserved_for_eco0_SHIFT 12

/* XPT_RAVE :: SCD10_SCD_MISC_CONFIG :: CONTEXT_DMEM_BASE [11:00] */
#define BCHP_XPT_RAVE_SCD10_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_MASK 0x00000fff
#define BCHP_XPT_RAVE_SCD10_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *SCD10_SCD_COMP_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD10_SCD_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD10_SCD_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD10_SCD_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD10_SCD_COMP_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD10_SCD_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD10_SCD_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD10_SCD_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD10_SCD_COMP_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD10_SCD_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD10_SCD_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD10_SCD_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD10_SCD_COMP_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD10_SCD_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD10_SCD_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD10_SCD_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD10_SCD_COMP_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD10_SCD_COMP_STATE4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD10_SCD_COMP_STATE4_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD10_SCD_COMP_STATE4_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD10_SCD_COMP_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD10_SCD_COMP_STATE5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD10_SCD_COMP_STATE5_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD10_SCD_COMP_STATE5_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD10_SCD_COMP_STATE6 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD10_SCD_COMP_STATE6 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD10_SCD_COMP_STATE6_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD10_SCD_COMP_STATE6_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD10_SCD_COMP_STATE7 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD10_SCD_COMP_STATE7 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD10_SCD_COMP_STATE7_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD10_SCD_COMP_STATE7_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD10_SCD_COMP_STATE8 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD10_SCD_COMP_STATE8 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD10_SCD_COMP_STATE8_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD10_SCD_COMP_STATE8_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD10_SCD_COMP_STATE9 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD10_SCD_COMP_STATE9 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD10_SCD_COMP_STATE9_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD10_SCD_COMP_STATE9_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD10_SCD_COMP_STATE10 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD10_SCD_COMP_STATE10 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD10_SCD_COMP_STATE10_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD10_SCD_COMP_STATE10_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD10_SCD_COMP_STATE11 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD10_SCD_COMP_STATE11 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD10_SCD_COMP_STATE11_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD10_SCD_COMP_STATE11_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD10_RESERVE_COMP_STATE0 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD10_RESERVE_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD10_RESERVE_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD10_RESERVE_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD10_RESERVE_COMP_STATE1 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD10_RESERVE_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD10_RESERVE_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD10_RESERVE_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD10_RESERVE_COMP_STATE2 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD10_RESERVE_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD10_RESERVE_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD10_RESERVE_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD10_RESERVE_COMP_STATE3 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD10_RESERVE_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD10_RESERVE_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD10_RESERVE_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD10_SCD_PES_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD10_SCD_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD10_SCD_PES_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD10_SCD_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD10_SCD_PES_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD10_SCD_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD10_SCD_PES_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD10_SCD_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD10_SCD_PES_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD10_SCD_PES_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD10_SCD_PES_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD10_SCD_PES_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD10_SCD_PES_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD10_SCD_PES_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD10_SCD_PES_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD10_SCD_PES_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD10_SCD_PACKET_COUNT - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD10_SCD_PACKET_COUNT :: CX_PACKET_COUNT [31:00] */
#define BCHP_XPT_RAVE_SCD10_SCD_PACKET_COUNT_CX_PACKET_COUNT_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD10_SCD_PACKET_COUNT_CX_PACKET_COUNT_SHIFT 0

/***************************************************************************
 *SCD10_RESERVE_PES_STATE0 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD10_RESERVE_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD10_RESERVE_PES_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD10_RESERVE_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD10_RESERVE_PES_STATE1 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD10_RESERVE_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD10_RESERVE_PES_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD10_RESERVE_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD10_SCD_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD10_SCD_STATE0 :: COUNT_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD10_SCD_STATE0_COUNT_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD10_SCD_STATE0_COUNT_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD10_SCD_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD10_SCD_STATE1 :: COUNT_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD10_SCD_STATE1_COUNT_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD10_SCD_STATE1_COUNT_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD10_SCD_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD10_SCD_STATE2 :: COUNT_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD10_SCD_STATE2_COUNT_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD10_SCD_STATE2_COUNT_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD10_SCD_STATE2 :: COUNT_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD10_SCD_STATE2_COUNT_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD10_SCD_STATE2_COUNT_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD10_SCD_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD10_SCD_STATE3 :: MATCH_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD10_SCD_STATE3_MATCH_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD10_SCD_STATE3_MATCH_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD10_SCD_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD10_SCD_STATE4 :: MATCH_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD10_SCD_STATE4_MATCH_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD10_SCD_STATE4_MATCH_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD10_SCD_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD10_SCD_STATE5 :: MATCH_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD10_SCD_STATE5_MATCH_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD10_SCD_STATE5_MATCH_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD10_SCD_STATE5 :: MATCH_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD10_SCD_STATE5_MATCH_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD10_SCD_STATE5_MATCH_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD10_RESERVED_STATE0 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD10_RESERVED_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD10_RESERVED_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD10_RESERVED_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD10_RESERVED_STATE1 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD10_RESERVED_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD10_RESERVED_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD10_RESERVED_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD10_RESERVED_STATE2 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD10_RESERVED_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD10_RESERVED_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD10_RESERVED_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD10_RESERVED_STATE3 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD10_RESERVED_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD10_RESERVED_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD10_RESERVED_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD11_SCD_MISC_CONFIG - SCD Misc Config Register
 ***************************************************************************/
/* XPT_RAVE :: SCD11_SCD_MISC_CONFIG :: reserved_for_eco0 [31:12] */
#define BCHP_XPT_RAVE_SCD11_SCD_MISC_CONFIG_reserved_for_eco0_MASK 0xfffff000
#define BCHP_XPT_RAVE_SCD11_SCD_MISC_CONFIG_reserved_for_eco0_SHIFT 12

/* XPT_RAVE :: SCD11_SCD_MISC_CONFIG :: CONTEXT_DMEM_BASE [11:00] */
#define BCHP_XPT_RAVE_SCD11_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_MASK 0x00000fff
#define BCHP_XPT_RAVE_SCD11_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *SCD11_SCD_COMP_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD11_SCD_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD11_SCD_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD11_SCD_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD11_SCD_COMP_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD11_SCD_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD11_SCD_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD11_SCD_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD11_SCD_COMP_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD11_SCD_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD11_SCD_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD11_SCD_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD11_SCD_COMP_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD11_SCD_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD11_SCD_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD11_SCD_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD11_SCD_COMP_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD11_SCD_COMP_STATE4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD11_SCD_COMP_STATE4_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD11_SCD_COMP_STATE4_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD11_SCD_COMP_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD11_SCD_COMP_STATE5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD11_SCD_COMP_STATE5_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD11_SCD_COMP_STATE5_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD11_SCD_COMP_STATE6 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD11_SCD_COMP_STATE6 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD11_SCD_COMP_STATE6_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD11_SCD_COMP_STATE6_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD11_SCD_COMP_STATE7 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD11_SCD_COMP_STATE7 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD11_SCD_COMP_STATE7_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD11_SCD_COMP_STATE7_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD11_SCD_COMP_STATE8 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD11_SCD_COMP_STATE8 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD11_SCD_COMP_STATE8_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD11_SCD_COMP_STATE8_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD11_SCD_COMP_STATE9 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD11_SCD_COMP_STATE9 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD11_SCD_COMP_STATE9_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD11_SCD_COMP_STATE9_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD11_SCD_COMP_STATE10 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD11_SCD_COMP_STATE10 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD11_SCD_COMP_STATE10_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD11_SCD_COMP_STATE10_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD11_SCD_COMP_STATE11 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD11_SCD_COMP_STATE11 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD11_SCD_COMP_STATE11_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD11_SCD_COMP_STATE11_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD11_RESERVE_COMP_STATE0 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD11_RESERVE_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD11_RESERVE_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD11_RESERVE_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD11_RESERVE_COMP_STATE1 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD11_RESERVE_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD11_RESERVE_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD11_RESERVE_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD11_RESERVE_COMP_STATE2 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD11_RESERVE_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD11_RESERVE_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD11_RESERVE_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD11_RESERVE_COMP_STATE3 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD11_RESERVE_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD11_RESERVE_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD11_RESERVE_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD11_SCD_PES_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD11_SCD_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD11_SCD_PES_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD11_SCD_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD11_SCD_PES_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD11_SCD_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD11_SCD_PES_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD11_SCD_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD11_SCD_PES_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD11_SCD_PES_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD11_SCD_PES_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD11_SCD_PES_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD11_SCD_PES_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD11_SCD_PES_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD11_SCD_PES_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD11_SCD_PES_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD11_SCD_PACKET_COUNT - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD11_SCD_PACKET_COUNT :: CX_PACKET_COUNT [31:00] */
#define BCHP_XPT_RAVE_SCD11_SCD_PACKET_COUNT_CX_PACKET_COUNT_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD11_SCD_PACKET_COUNT_CX_PACKET_COUNT_SHIFT 0

/***************************************************************************
 *SCD11_RESERVE_PES_STATE0 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD11_RESERVE_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD11_RESERVE_PES_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD11_RESERVE_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD11_RESERVE_PES_STATE1 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD11_RESERVE_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD11_RESERVE_PES_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD11_RESERVE_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD11_SCD_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD11_SCD_STATE0 :: COUNT_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD11_SCD_STATE0_COUNT_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD11_SCD_STATE0_COUNT_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD11_SCD_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD11_SCD_STATE1 :: COUNT_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD11_SCD_STATE1_COUNT_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD11_SCD_STATE1_COUNT_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD11_SCD_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD11_SCD_STATE2 :: COUNT_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD11_SCD_STATE2_COUNT_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD11_SCD_STATE2_COUNT_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD11_SCD_STATE2 :: COUNT_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD11_SCD_STATE2_COUNT_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD11_SCD_STATE2_COUNT_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD11_SCD_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD11_SCD_STATE3 :: MATCH_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD11_SCD_STATE3_MATCH_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD11_SCD_STATE3_MATCH_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD11_SCD_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD11_SCD_STATE4 :: MATCH_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD11_SCD_STATE4_MATCH_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD11_SCD_STATE4_MATCH_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD11_SCD_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD11_SCD_STATE5 :: MATCH_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD11_SCD_STATE5_MATCH_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD11_SCD_STATE5_MATCH_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD11_SCD_STATE5 :: MATCH_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD11_SCD_STATE5_MATCH_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD11_SCD_STATE5_MATCH_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD11_RESERVED_STATE0 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD11_RESERVED_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD11_RESERVED_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD11_RESERVED_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD11_RESERVED_STATE1 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD11_RESERVED_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD11_RESERVED_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD11_RESERVED_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD11_RESERVED_STATE2 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD11_RESERVED_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD11_RESERVED_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD11_RESERVED_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD11_RESERVED_STATE3 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD11_RESERVED_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD11_RESERVED_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD11_RESERVED_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD12_SCD_MISC_CONFIG - SCD Misc Config Register
 ***************************************************************************/
/* XPT_RAVE :: SCD12_SCD_MISC_CONFIG :: reserved_for_eco0 [31:12] */
#define BCHP_XPT_RAVE_SCD12_SCD_MISC_CONFIG_reserved_for_eco0_MASK 0xfffff000
#define BCHP_XPT_RAVE_SCD12_SCD_MISC_CONFIG_reserved_for_eco0_SHIFT 12

/* XPT_RAVE :: SCD12_SCD_MISC_CONFIG :: CONTEXT_DMEM_BASE [11:00] */
#define BCHP_XPT_RAVE_SCD12_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_MASK 0x00000fff
#define BCHP_XPT_RAVE_SCD12_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *SCD12_SCD_COMP_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD12_SCD_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD12_SCD_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD12_SCD_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD12_SCD_COMP_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD12_SCD_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD12_SCD_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD12_SCD_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD12_SCD_COMP_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD12_SCD_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD12_SCD_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD12_SCD_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD12_SCD_COMP_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD12_SCD_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD12_SCD_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD12_SCD_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD12_SCD_COMP_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD12_SCD_COMP_STATE4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD12_SCD_COMP_STATE4_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD12_SCD_COMP_STATE4_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD12_SCD_COMP_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD12_SCD_COMP_STATE5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD12_SCD_COMP_STATE5_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD12_SCD_COMP_STATE5_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD12_SCD_COMP_STATE6 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD12_SCD_COMP_STATE6 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD12_SCD_COMP_STATE6_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD12_SCD_COMP_STATE6_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD12_SCD_COMP_STATE7 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD12_SCD_COMP_STATE7 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD12_SCD_COMP_STATE7_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD12_SCD_COMP_STATE7_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD12_SCD_COMP_STATE8 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD12_SCD_COMP_STATE8 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD12_SCD_COMP_STATE8_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD12_SCD_COMP_STATE8_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD12_SCD_COMP_STATE9 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD12_SCD_COMP_STATE9 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD12_SCD_COMP_STATE9_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD12_SCD_COMP_STATE9_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD12_SCD_COMP_STATE10 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD12_SCD_COMP_STATE10 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD12_SCD_COMP_STATE10_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD12_SCD_COMP_STATE10_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD12_SCD_COMP_STATE11 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD12_SCD_COMP_STATE11 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD12_SCD_COMP_STATE11_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD12_SCD_COMP_STATE11_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD12_RESERVE_COMP_STATE0 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD12_RESERVE_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD12_RESERVE_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD12_RESERVE_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD12_RESERVE_COMP_STATE1 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD12_RESERVE_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD12_RESERVE_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD12_RESERVE_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD12_RESERVE_COMP_STATE2 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD12_RESERVE_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD12_RESERVE_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD12_RESERVE_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD12_RESERVE_COMP_STATE3 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD12_RESERVE_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD12_RESERVE_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD12_RESERVE_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD12_SCD_PES_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD12_SCD_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD12_SCD_PES_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD12_SCD_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD12_SCD_PES_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD12_SCD_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD12_SCD_PES_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD12_SCD_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD12_SCD_PES_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD12_SCD_PES_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD12_SCD_PES_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD12_SCD_PES_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD12_SCD_PES_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD12_SCD_PES_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD12_SCD_PES_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD12_SCD_PES_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD12_SCD_PACKET_COUNT - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD12_SCD_PACKET_COUNT :: CX_PACKET_COUNT [31:00] */
#define BCHP_XPT_RAVE_SCD12_SCD_PACKET_COUNT_CX_PACKET_COUNT_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD12_SCD_PACKET_COUNT_CX_PACKET_COUNT_SHIFT 0

/***************************************************************************
 *SCD12_RESERVE_PES_STATE0 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD12_RESERVE_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD12_RESERVE_PES_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD12_RESERVE_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD12_RESERVE_PES_STATE1 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD12_RESERVE_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD12_RESERVE_PES_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD12_RESERVE_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD12_SCD_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD12_SCD_STATE0 :: COUNT_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD12_SCD_STATE0_COUNT_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD12_SCD_STATE0_COUNT_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD12_SCD_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD12_SCD_STATE1 :: COUNT_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD12_SCD_STATE1_COUNT_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD12_SCD_STATE1_COUNT_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD12_SCD_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD12_SCD_STATE2 :: COUNT_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD12_SCD_STATE2_COUNT_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD12_SCD_STATE2_COUNT_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD12_SCD_STATE2 :: COUNT_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD12_SCD_STATE2_COUNT_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD12_SCD_STATE2_COUNT_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD12_SCD_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD12_SCD_STATE3 :: MATCH_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD12_SCD_STATE3_MATCH_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD12_SCD_STATE3_MATCH_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD12_SCD_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD12_SCD_STATE4 :: MATCH_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD12_SCD_STATE4_MATCH_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD12_SCD_STATE4_MATCH_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD12_SCD_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD12_SCD_STATE5 :: MATCH_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD12_SCD_STATE5_MATCH_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD12_SCD_STATE5_MATCH_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD12_SCD_STATE5 :: MATCH_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD12_SCD_STATE5_MATCH_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD12_SCD_STATE5_MATCH_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD12_RESERVED_STATE0 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD12_RESERVED_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD12_RESERVED_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD12_RESERVED_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD12_RESERVED_STATE1 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD12_RESERVED_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD12_RESERVED_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD12_RESERVED_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD12_RESERVED_STATE2 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD12_RESERVED_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD12_RESERVED_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD12_RESERVED_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD12_RESERVED_STATE3 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD12_RESERVED_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD12_RESERVED_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD12_RESERVED_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD13_SCD_MISC_CONFIG - SCD Misc Config Register
 ***************************************************************************/
/* XPT_RAVE :: SCD13_SCD_MISC_CONFIG :: reserved_for_eco0 [31:12] */
#define BCHP_XPT_RAVE_SCD13_SCD_MISC_CONFIG_reserved_for_eco0_MASK 0xfffff000
#define BCHP_XPT_RAVE_SCD13_SCD_MISC_CONFIG_reserved_for_eco0_SHIFT 12

/* XPT_RAVE :: SCD13_SCD_MISC_CONFIG :: CONTEXT_DMEM_BASE [11:00] */
#define BCHP_XPT_RAVE_SCD13_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_MASK 0x00000fff
#define BCHP_XPT_RAVE_SCD13_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *SCD13_SCD_COMP_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD13_SCD_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD13_SCD_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD13_SCD_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD13_SCD_COMP_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD13_SCD_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD13_SCD_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD13_SCD_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD13_SCD_COMP_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD13_SCD_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD13_SCD_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD13_SCD_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD13_SCD_COMP_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD13_SCD_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD13_SCD_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD13_SCD_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD13_SCD_COMP_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD13_SCD_COMP_STATE4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD13_SCD_COMP_STATE4_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD13_SCD_COMP_STATE4_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD13_SCD_COMP_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD13_SCD_COMP_STATE5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD13_SCD_COMP_STATE5_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD13_SCD_COMP_STATE5_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD13_SCD_COMP_STATE6 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD13_SCD_COMP_STATE6 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD13_SCD_COMP_STATE6_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD13_SCD_COMP_STATE6_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD13_SCD_COMP_STATE7 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD13_SCD_COMP_STATE7 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD13_SCD_COMP_STATE7_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD13_SCD_COMP_STATE7_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD13_SCD_COMP_STATE8 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD13_SCD_COMP_STATE8 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD13_SCD_COMP_STATE8_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD13_SCD_COMP_STATE8_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD13_SCD_COMP_STATE9 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD13_SCD_COMP_STATE9 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD13_SCD_COMP_STATE9_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD13_SCD_COMP_STATE9_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD13_SCD_COMP_STATE10 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD13_SCD_COMP_STATE10 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD13_SCD_COMP_STATE10_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD13_SCD_COMP_STATE10_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD13_SCD_COMP_STATE11 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD13_SCD_COMP_STATE11 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD13_SCD_COMP_STATE11_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD13_SCD_COMP_STATE11_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD13_RESERVE_COMP_STATE0 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD13_RESERVE_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD13_RESERVE_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD13_RESERVE_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD13_RESERVE_COMP_STATE1 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD13_RESERVE_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD13_RESERVE_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD13_RESERVE_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD13_RESERVE_COMP_STATE2 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD13_RESERVE_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD13_RESERVE_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD13_RESERVE_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD13_RESERVE_COMP_STATE3 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD13_RESERVE_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD13_RESERVE_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD13_RESERVE_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD13_SCD_PES_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD13_SCD_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD13_SCD_PES_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD13_SCD_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD13_SCD_PES_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD13_SCD_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD13_SCD_PES_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD13_SCD_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD13_SCD_PES_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD13_SCD_PES_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD13_SCD_PES_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD13_SCD_PES_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD13_SCD_PES_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD13_SCD_PES_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD13_SCD_PES_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD13_SCD_PES_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD13_SCD_PACKET_COUNT - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD13_SCD_PACKET_COUNT :: CX_PACKET_COUNT [31:00] */
#define BCHP_XPT_RAVE_SCD13_SCD_PACKET_COUNT_CX_PACKET_COUNT_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD13_SCD_PACKET_COUNT_CX_PACKET_COUNT_SHIFT 0

/***************************************************************************
 *SCD13_RESERVE_PES_STATE0 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD13_RESERVE_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD13_RESERVE_PES_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD13_RESERVE_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD13_RESERVE_PES_STATE1 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD13_RESERVE_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD13_RESERVE_PES_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD13_RESERVE_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD13_SCD_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD13_SCD_STATE0 :: COUNT_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD13_SCD_STATE0_COUNT_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD13_SCD_STATE0_COUNT_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD13_SCD_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD13_SCD_STATE1 :: COUNT_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD13_SCD_STATE1_COUNT_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD13_SCD_STATE1_COUNT_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD13_SCD_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD13_SCD_STATE2 :: COUNT_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD13_SCD_STATE2_COUNT_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD13_SCD_STATE2_COUNT_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD13_SCD_STATE2 :: COUNT_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD13_SCD_STATE2_COUNT_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD13_SCD_STATE2_COUNT_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD13_SCD_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD13_SCD_STATE3 :: MATCH_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD13_SCD_STATE3_MATCH_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD13_SCD_STATE3_MATCH_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD13_SCD_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD13_SCD_STATE4 :: MATCH_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD13_SCD_STATE4_MATCH_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD13_SCD_STATE4_MATCH_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD13_SCD_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD13_SCD_STATE5 :: MATCH_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD13_SCD_STATE5_MATCH_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD13_SCD_STATE5_MATCH_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD13_SCD_STATE5 :: MATCH_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD13_SCD_STATE5_MATCH_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD13_SCD_STATE5_MATCH_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD13_RESERVED_STATE0 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD13_RESERVED_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD13_RESERVED_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD13_RESERVED_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD13_RESERVED_STATE1 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD13_RESERVED_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD13_RESERVED_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD13_RESERVED_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD13_RESERVED_STATE2 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD13_RESERVED_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD13_RESERVED_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD13_RESERVED_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD13_RESERVED_STATE3 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD13_RESERVED_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD13_RESERVED_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD13_RESERVED_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD14_SCD_MISC_CONFIG - SCD Misc Config Register
 ***************************************************************************/
/* XPT_RAVE :: SCD14_SCD_MISC_CONFIG :: reserved_for_eco0 [31:12] */
#define BCHP_XPT_RAVE_SCD14_SCD_MISC_CONFIG_reserved_for_eco0_MASK 0xfffff000
#define BCHP_XPT_RAVE_SCD14_SCD_MISC_CONFIG_reserved_for_eco0_SHIFT 12

/* XPT_RAVE :: SCD14_SCD_MISC_CONFIG :: CONTEXT_DMEM_BASE [11:00] */
#define BCHP_XPT_RAVE_SCD14_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_MASK 0x00000fff
#define BCHP_XPT_RAVE_SCD14_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *SCD14_SCD_COMP_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD14_SCD_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD14_SCD_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD14_SCD_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD14_SCD_COMP_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD14_SCD_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD14_SCD_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD14_SCD_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD14_SCD_COMP_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD14_SCD_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD14_SCD_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD14_SCD_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD14_SCD_COMP_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD14_SCD_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD14_SCD_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD14_SCD_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD14_SCD_COMP_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD14_SCD_COMP_STATE4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD14_SCD_COMP_STATE4_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD14_SCD_COMP_STATE4_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD14_SCD_COMP_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD14_SCD_COMP_STATE5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD14_SCD_COMP_STATE5_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD14_SCD_COMP_STATE5_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD14_SCD_COMP_STATE6 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD14_SCD_COMP_STATE6 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD14_SCD_COMP_STATE6_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD14_SCD_COMP_STATE6_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD14_SCD_COMP_STATE7 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD14_SCD_COMP_STATE7 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD14_SCD_COMP_STATE7_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD14_SCD_COMP_STATE7_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD14_SCD_COMP_STATE8 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD14_SCD_COMP_STATE8 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD14_SCD_COMP_STATE8_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD14_SCD_COMP_STATE8_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD14_SCD_COMP_STATE9 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD14_SCD_COMP_STATE9 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD14_SCD_COMP_STATE9_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD14_SCD_COMP_STATE9_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD14_SCD_COMP_STATE10 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD14_SCD_COMP_STATE10 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD14_SCD_COMP_STATE10_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD14_SCD_COMP_STATE10_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD14_SCD_COMP_STATE11 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD14_SCD_COMP_STATE11 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD14_SCD_COMP_STATE11_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD14_SCD_COMP_STATE11_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD14_RESERVE_COMP_STATE0 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD14_RESERVE_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD14_RESERVE_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD14_RESERVE_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD14_RESERVE_COMP_STATE1 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD14_RESERVE_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD14_RESERVE_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD14_RESERVE_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD14_RESERVE_COMP_STATE2 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD14_RESERVE_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD14_RESERVE_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD14_RESERVE_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD14_RESERVE_COMP_STATE3 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD14_RESERVE_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD14_RESERVE_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD14_RESERVE_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD14_SCD_PES_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD14_SCD_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD14_SCD_PES_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD14_SCD_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD14_SCD_PES_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD14_SCD_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD14_SCD_PES_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD14_SCD_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD14_SCD_PES_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD14_SCD_PES_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD14_SCD_PES_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD14_SCD_PES_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD14_SCD_PES_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD14_SCD_PES_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD14_SCD_PES_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD14_SCD_PES_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD14_SCD_PACKET_COUNT - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD14_SCD_PACKET_COUNT :: CX_PACKET_COUNT [31:00] */
#define BCHP_XPT_RAVE_SCD14_SCD_PACKET_COUNT_CX_PACKET_COUNT_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD14_SCD_PACKET_COUNT_CX_PACKET_COUNT_SHIFT 0

/***************************************************************************
 *SCD14_RESERVE_PES_STATE0 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD14_RESERVE_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD14_RESERVE_PES_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD14_RESERVE_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD14_RESERVE_PES_STATE1 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD14_RESERVE_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD14_RESERVE_PES_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD14_RESERVE_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD14_SCD_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD14_SCD_STATE0 :: COUNT_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD14_SCD_STATE0_COUNT_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD14_SCD_STATE0_COUNT_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD14_SCD_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD14_SCD_STATE1 :: COUNT_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD14_SCD_STATE1_COUNT_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD14_SCD_STATE1_COUNT_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD14_SCD_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD14_SCD_STATE2 :: COUNT_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD14_SCD_STATE2_COUNT_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD14_SCD_STATE2_COUNT_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD14_SCD_STATE2 :: COUNT_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD14_SCD_STATE2_COUNT_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD14_SCD_STATE2_COUNT_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD14_SCD_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD14_SCD_STATE3 :: MATCH_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD14_SCD_STATE3_MATCH_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD14_SCD_STATE3_MATCH_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD14_SCD_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD14_SCD_STATE4 :: MATCH_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD14_SCD_STATE4_MATCH_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD14_SCD_STATE4_MATCH_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD14_SCD_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD14_SCD_STATE5 :: MATCH_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD14_SCD_STATE5_MATCH_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD14_SCD_STATE5_MATCH_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD14_SCD_STATE5 :: MATCH_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD14_SCD_STATE5_MATCH_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD14_SCD_STATE5_MATCH_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD14_RESERVED_STATE0 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD14_RESERVED_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD14_RESERVED_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD14_RESERVED_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD14_RESERVED_STATE1 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD14_RESERVED_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD14_RESERVED_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD14_RESERVED_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD14_RESERVED_STATE2 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD14_RESERVED_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD14_RESERVED_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD14_RESERVED_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD14_RESERVED_STATE3 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD14_RESERVED_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD14_RESERVED_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD14_RESERVED_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD15_SCD_MISC_CONFIG - SCD Misc Config Register
 ***************************************************************************/
/* XPT_RAVE :: SCD15_SCD_MISC_CONFIG :: reserved_for_eco0 [31:12] */
#define BCHP_XPT_RAVE_SCD15_SCD_MISC_CONFIG_reserved_for_eco0_MASK 0xfffff000
#define BCHP_XPT_RAVE_SCD15_SCD_MISC_CONFIG_reserved_for_eco0_SHIFT 12

/* XPT_RAVE :: SCD15_SCD_MISC_CONFIG :: CONTEXT_DMEM_BASE [11:00] */
#define BCHP_XPT_RAVE_SCD15_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_MASK 0x00000fff
#define BCHP_XPT_RAVE_SCD15_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *SCD15_SCD_COMP_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD15_SCD_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD15_SCD_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD15_SCD_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD15_SCD_COMP_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD15_SCD_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD15_SCD_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD15_SCD_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD15_SCD_COMP_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD15_SCD_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD15_SCD_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD15_SCD_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD15_SCD_COMP_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD15_SCD_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD15_SCD_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD15_SCD_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD15_SCD_COMP_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD15_SCD_COMP_STATE4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD15_SCD_COMP_STATE4_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD15_SCD_COMP_STATE4_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD15_SCD_COMP_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD15_SCD_COMP_STATE5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD15_SCD_COMP_STATE5_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD15_SCD_COMP_STATE5_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD15_SCD_COMP_STATE6 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD15_SCD_COMP_STATE6 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD15_SCD_COMP_STATE6_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD15_SCD_COMP_STATE6_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD15_SCD_COMP_STATE7 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD15_SCD_COMP_STATE7 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD15_SCD_COMP_STATE7_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD15_SCD_COMP_STATE7_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD15_SCD_COMP_STATE8 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD15_SCD_COMP_STATE8 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD15_SCD_COMP_STATE8_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD15_SCD_COMP_STATE8_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD15_SCD_COMP_STATE9 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD15_SCD_COMP_STATE9 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD15_SCD_COMP_STATE9_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD15_SCD_COMP_STATE9_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD15_SCD_COMP_STATE10 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD15_SCD_COMP_STATE10 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD15_SCD_COMP_STATE10_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD15_SCD_COMP_STATE10_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD15_SCD_COMP_STATE11 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD15_SCD_COMP_STATE11 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD15_SCD_COMP_STATE11_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD15_SCD_COMP_STATE11_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD15_RESERVE_COMP_STATE0 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD15_RESERVE_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD15_RESERVE_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD15_RESERVE_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD15_RESERVE_COMP_STATE1 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD15_RESERVE_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD15_RESERVE_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD15_RESERVE_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD15_RESERVE_COMP_STATE2 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD15_RESERVE_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD15_RESERVE_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD15_RESERVE_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD15_RESERVE_COMP_STATE3 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD15_RESERVE_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD15_RESERVE_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD15_RESERVE_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD15_SCD_PES_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD15_SCD_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD15_SCD_PES_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD15_SCD_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD15_SCD_PES_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD15_SCD_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD15_SCD_PES_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD15_SCD_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD15_SCD_PES_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD15_SCD_PES_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD15_SCD_PES_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD15_SCD_PES_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD15_SCD_PES_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD15_SCD_PES_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD15_SCD_PES_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD15_SCD_PES_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD15_SCD_PACKET_COUNT - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD15_SCD_PACKET_COUNT :: CX_PACKET_COUNT [31:00] */
#define BCHP_XPT_RAVE_SCD15_SCD_PACKET_COUNT_CX_PACKET_COUNT_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD15_SCD_PACKET_COUNT_CX_PACKET_COUNT_SHIFT 0

/***************************************************************************
 *SCD15_RESERVE_PES_STATE0 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD15_RESERVE_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD15_RESERVE_PES_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD15_RESERVE_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD15_RESERVE_PES_STATE1 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD15_RESERVE_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD15_RESERVE_PES_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD15_RESERVE_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD15_SCD_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD15_SCD_STATE0 :: COUNT_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD15_SCD_STATE0_COUNT_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD15_SCD_STATE0_COUNT_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD15_SCD_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD15_SCD_STATE1 :: COUNT_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD15_SCD_STATE1_COUNT_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD15_SCD_STATE1_COUNT_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD15_SCD_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD15_SCD_STATE2 :: COUNT_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD15_SCD_STATE2_COUNT_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD15_SCD_STATE2_COUNT_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD15_SCD_STATE2 :: COUNT_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD15_SCD_STATE2_COUNT_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD15_SCD_STATE2_COUNT_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD15_SCD_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD15_SCD_STATE3 :: MATCH_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD15_SCD_STATE3_MATCH_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD15_SCD_STATE3_MATCH_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD15_SCD_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD15_SCD_STATE4 :: MATCH_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD15_SCD_STATE4_MATCH_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD15_SCD_STATE4_MATCH_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD15_SCD_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD15_SCD_STATE5 :: MATCH_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD15_SCD_STATE5_MATCH_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD15_SCD_STATE5_MATCH_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD15_SCD_STATE5 :: MATCH_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD15_SCD_STATE5_MATCH_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD15_SCD_STATE5_MATCH_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD15_RESERVED_STATE0 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD15_RESERVED_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD15_RESERVED_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD15_RESERVED_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD15_RESERVED_STATE1 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD15_RESERVED_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD15_RESERVED_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD15_RESERVED_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD15_RESERVED_STATE2 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD15_RESERVED_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD15_RESERVED_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD15_RESERVED_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD15_RESERVED_STATE3 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD15_RESERVED_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD15_RESERVED_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD15_RESERVED_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD16_SCD_MISC_CONFIG - SCD Misc Config Register
 ***************************************************************************/
/* XPT_RAVE :: SCD16_SCD_MISC_CONFIG :: reserved_for_eco0 [31:12] */
#define BCHP_XPT_RAVE_SCD16_SCD_MISC_CONFIG_reserved_for_eco0_MASK 0xfffff000
#define BCHP_XPT_RAVE_SCD16_SCD_MISC_CONFIG_reserved_for_eco0_SHIFT 12

/* XPT_RAVE :: SCD16_SCD_MISC_CONFIG :: CONTEXT_DMEM_BASE [11:00] */
#define BCHP_XPT_RAVE_SCD16_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_MASK 0x00000fff
#define BCHP_XPT_RAVE_SCD16_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *SCD16_SCD_COMP_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD16_SCD_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD16_SCD_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD16_SCD_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD16_SCD_COMP_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD16_SCD_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD16_SCD_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD16_SCD_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD16_SCD_COMP_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD16_SCD_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD16_SCD_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD16_SCD_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD16_SCD_COMP_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD16_SCD_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD16_SCD_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD16_SCD_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD16_SCD_COMP_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD16_SCD_COMP_STATE4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD16_SCD_COMP_STATE4_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD16_SCD_COMP_STATE4_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD16_SCD_COMP_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD16_SCD_COMP_STATE5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD16_SCD_COMP_STATE5_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD16_SCD_COMP_STATE5_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD16_SCD_COMP_STATE6 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD16_SCD_COMP_STATE6 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD16_SCD_COMP_STATE6_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD16_SCD_COMP_STATE6_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD16_SCD_COMP_STATE7 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD16_SCD_COMP_STATE7 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD16_SCD_COMP_STATE7_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD16_SCD_COMP_STATE7_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD16_SCD_COMP_STATE8 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD16_SCD_COMP_STATE8 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD16_SCD_COMP_STATE8_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD16_SCD_COMP_STATE8_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD16_SCD_COMP_STATE9 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD16_SCD_COMP_STATE9 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD16_SCD_COMP_STATE9_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD16_SCD_COMP_STATE9_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD16_SCD_COMP_STATE10 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD16_SCD_COMP_STATE10 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD16_SCD_COMP_STATE10_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD16_SCD_COMP_STATE10_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD16_SCD_COMP_STATE11 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD16_SCD_COMP_STATE11 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD16_SCD_COMP_STATE11_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD16_SCD_COMP_STATE11_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD16_RESERVE_COMP_STATE0 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD16_RESERVE_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD16_RESERVE_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD16_RESERVE_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD16_RESERVE_COMP_STATE1 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD16_RESERVE_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD16_RESERVE_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD16_RESERVE_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD16_RESERVE_COMP_STATE2 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD16_RESERVE_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD16_RESERVE_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD16_RESERVE_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD16_RESERVE_COMP_STATE3 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD16_RESERVE_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD16_RESERVE_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD16_RESERVE_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD16_SCD_PES_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD16_SCD_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD16_SCD_PES_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD16_SCD_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD16_SCD_PES_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD16_SCD_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD16_SCD_PES_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD16_SCD_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD16_SCD_PES_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD16_SCD_PES_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD16_SCD_PES_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD16_SCD_PES_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD16_SCD_PES_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD16_SCD_PES_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD16_SCD_PES_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD16_SCD_PES_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD16_SCD_PACKET_COUNT - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD16_SCD_PACKET_COUNT :: CX_PACKET_COUNT [31:00] */
#define BCHP_XPT_RAVE_SCD16_SCD_PACKET_COUNT_CX_PACKET_COUNT_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD16_SCD_PACKET_COUNT_CX_PACKET_COUNT_SHIFT 0

/***************************************************************************
 *SCD16_RESERVE_PES_STATE0 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD16_RESERVE_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD16_RESERVE_PES_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD16_RESERVE_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD16_RESERVE_PES_STATE1 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD16_RESERVE_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD16_RESERVE_PES_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD16_RESERVE_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD16_SCD_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD16_SCD_STATE0 :: COUNT_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD16_SCD_STATE0_COUNT_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD16_SCD_STATE0_COUNT_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD16_SCD_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD16_SCD_STATE1 :: COUNT_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD16_SCD_STATE1_COUNT_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD16_SCD_STATE1_COUNT_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD16_SCD_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD16_SCD_STATE2 :: COUNT_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD16_SCD_STATE2_COUNT_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD16_SCD_STATE2_COUNT_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD16_SCD_STATE2 :: COUNT_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD16_SCD_STATE2_COUNT_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD16_SCD_STATE2_COUNT_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD16_SCD_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD16_SCD_STATE3 :: MATCH_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD16_SCD_STATE3_MATCH_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD16_SCD_STATE3_MATCH_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD16_SCD_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD16_SCD_STATE4 :: MATCH_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD16_SCD_STATE4_MATCH_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD16_SCD_STATE4_MATCH_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD16_SCD_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD16_SCD_STATE5 :: MATCH_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD16_SCD_STATE5_MATCH_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD16_SCD_STATE5_MATCH_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD16_SCD_STATE5 :: MATCH_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD16_SCD_STATE5_MATCH_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD16_SCD_STATE5_MATCH_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD16_RESERVED_STATE0 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD16_RESERVED_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD16_RESERVED_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD16_RESERVED_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD16_RESERVED_STATE1 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD16_RESERVED_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD16_RESERVED_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD16_RESERVED_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD16_RESERVED_STATE2 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD16_RESERVED_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD16_RESERVED_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD16_RESERVED_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD16_RESERVED_STATE3 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD16_RESERVED_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD16_RESERVED_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD16_RESERVED_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD17_SCD_MISC_CONFIG - SCD Misc Config Register
 ***************************************************************************/
/* XPT_RAVE :: SCD17_SCD_MISC_CONFIG :: reserved_for_eco0 [31:12] */
#define BCHP_XPT_RAVE_SCD17_SCD_MISC_CONFIG_reserved_for_eco0_MASK 0xfffff000
#define BCHP_XPT_RAVE_SCD17_SCD_MISC_CONFIG_reserved_for_eco0_SHIFT 12

/* XPT_RAVE :: SCD17_SCD_MISC_CONFIG :: CONTEXT_DMEM_BASE [11:00] */
#define BCHP_XPT_RAVE_SCD17_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_MASK 0x00000fff
#define BCHP_XPT_RAVE_SCD17_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *SCD17_SCD_COMP_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD17_SCD_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD17_SCD_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD17_SCD_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD17_SCD_COMP_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD17_SCD_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD17_SCD_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD17_SCD_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD17_SCD_COMP_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD17_SCD_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD17_SCD_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD17_SCD_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD17_SCD_COMP_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD17_SCD_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD17_SCD_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD17_SCD_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD17_SCD_COMP_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD17_SCD_COMP_STATE4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD17_SCD_COMP_STATE4_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD17_SCD_COMP_STATE4_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD17_SCD_COMP_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD17_SCD_COMP_STATE5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD17_SCD_COMP_STATE5_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD17_SCD_COMP_STATE5_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD17_SCD_COMP_STATE6 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD17_SCD_COMP_STATE6 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD17_SCD_COMP_STATE6_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD17_SCD_COMP_STATE6_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD17_SCD_COMP_STATE7 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD17_SCD_COMP_STATE7 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD17_SCD_COMP_STATE7_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD17_SCD_COMP_STATE7_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD17_SCD_COMP_STATE8 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD17_SCD_COMP_STATE8 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD17_SCD_COMP_STATE8_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD17_SCD_COMP_STATE8_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD17_SCD_COMP_STATE9 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD17_SCD_COMP_STATE9 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD17_SCD_COMP_STATE9_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD17_SCD_COMP_STATE9_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD17_SCD_COMP_STATE10 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD17_SCD_COMP_STATE10 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD17_SCD_COMP_STATE10_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD17_SCD_COMP_STATE10_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD17_SCD_COMP_STATE11 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD17_SCD_COMP_STATE11 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD17_SCD_COMP_STATE11_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD17_SCD_COMP_STATE11_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD17_RESERVE_COMP_STATE0 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD17_RESERVE_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD17_RESERVE_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD17_RESERVE_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD17_RESERVE_COMP_STATE1 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD17_RESERVE_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD17_RESERVE_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD17_RESERVE_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD17_RESERVE_COMP_STATE2 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD17_RESERVE_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD17_RESERVE_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD17_RESERVE_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD17_RESERVE_COMP_STATE3 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD17_RESERVE_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD17_RESERVE_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD17_RESERVE_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD17_SCD_PES_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD17_SCD_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD17_SCD_PES_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD17_SCD_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD17_SCD_PES_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD17_SCD_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD17_SCD_PES_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD17_SCD_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD17_SCD_PES_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD17_SCD_PES_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD17_SCD_PES_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD17_SCD_PES_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD17_SCD_PES_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD17_SCD_PES_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD17_SCD_PES_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD17_SCD_PES_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD17_SCD_PACKET_COUNT - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD17_SCD_PACKET_COUNT :: CX_PACKET_COUNT [31:00] */
#define BCHP_XPT_RAVE_SCD17_SCD_PACKET_COUNT_CX_PACKET_COUNT_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD17_SCD_PACKET_COUNT_CX_PACKET_COUNT_SHIFT 0

/***************************************************************************
 *SCD17_RESERVE_PES_STATE0 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD17_RESERVE_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD17_RESERVE_PES_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD17_RESERVE_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD17_RESERVE_PES_STATE1 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD17_RESERVE_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD17_RESERVE_PES_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD17_RESERVE_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD17_SCD_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD17_SCD_STATE0 :: COUNT_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD17_SCD_STATE0_COUNT_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD17_SCD_STATE0_COUNT_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD17_SCD_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD17_SCD_STATE1 :: COUNT_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD17_SCD_STATE1_COUNT_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD17_SCD_STATE1_COUNT_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD17_SCD_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD17_SCD_STATE2 :: COUNT_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD17_SCD_STATE2_COUNT_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD17_SCD_STATE2_COUNT_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD17_SCD_STATE2 :: COUNT_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD17_SCD_STATE2_COUNT_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD17_SCD_STATE2_COUNT_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD17_SCD_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD17_SCD_STATE3 :: MATCH_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD17_SCD_STATE3_MATCH_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD17_SCD_STATE3_MATCH_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD17_SCD_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD17_SCD_STATE4 :: MATCH_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD17_SCD_STATE4_MATCH_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD17_SCD_STATE4_MATCH_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD17_SCD_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD17_SCD_STATE5 :: MATCH_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD17_SCD_STATE5_MATCH_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD17_SCD_STATE5_MATCH_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD17_SCD_STATE5 :: MATCH_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD17_SCD_STATE5_MATCH_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD17_SCD_STATE5_MATCH_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD17_RESERVED_STATE0 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD17_RESERVED_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD17_RESERVED_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD17_RESERVED_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD17_RESERVED_STATE1 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD17_RESERVED_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD17_RESERVED_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD17_RESERVED_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD17_RESERVED_STATE2 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD17_RESERVED_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD17_RESERVED_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD17_RESERVED_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD17_RESERVED_STATE3 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD17_RESERVED_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD17_RESERVED_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD17_RESERVED_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD18_SCD_MISC_CONFIG - SCD Misc Config Register
 ***************************************************************************/
/* XPT_RAVE :: SCD18_SCD_MISC_CONFIG :: reserved_for_eco0 [31:12] */
#define BCHP_XPT_RAVE_SCD18_SCD_MISC_CONFIG_reserved_for_eco0_MASK 0xfffff000
#define BCHP_XPT_RAVE_SCD18_SCD_MISC_CONFIG_reserved_for_eco0_SHIFT 12

/* XPT_RAVE :: SCD18_SCD_MISC_CONFIG :: CONTEXT_DMEM_BASE [11:00] */
#define BCHP_XPT_RAVE_SCD18_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_MASK 0x00000fff
#define BCHP_XPT_RAVE_SCD18_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *SCD18_SCD_COMP_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD18_SCD_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD18_SCD_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD18_SCD_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD18_SCD_COMP_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD18_SCD_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD18_SCD_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD18_SCD_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD18_SCD_COMP_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD18_SCD_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD18_SCD_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD18_SCD_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD18_SCD_COMP_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD18_SCD_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD18_SCD_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD18_SCD_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD18_SCD_COMP_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD18_SCD_COMP_STATE4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD18_SCD_COMP_STATE4_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD18_SCD_COMP_STATE4_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD18_SCD_COMP_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD18_SCD_COMP_STATE5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD18_SCD_COMP_STATE5_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD18_SCD_COMP_STATE5_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD18_SCD_COMP_STATE6 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD18_SCD_COMP_STATE6 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD18_SCD_COMP_STATE6_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD18_SCD_COMP_STATE6_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD18_SCD_COMP_STATE7 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD18_SCD_COMP_STATE7 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD18_SCD_COMP_STATE7_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD18_SCD_COMP_STATE7_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD18_SCD_COMP_STATE8 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD18_SCD_COMP_STATE8 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD18_SCD_COMP_STATE8_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD18_SCD_COMP_STATE8_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD18_SCD_COMP_STATE9 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD18_SCD_COMP_STATE9 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD18_SCD_COMP_STATE9_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD18_SCD_COMP_STATE9_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD18_SCD_COMP_STATE10 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD18_SCD_COMP_STATE10 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD18_SCD_COMP_STATE10_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD18_SCD_COMP_STATE10_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD18_SCD_COMP_STATE11 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD18_SCD_COMP_STATE11 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD18_SCD_COMP_STATE11_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD18_SCD_COMP_STATE11_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD18_RESERVE_COMP_STATE0 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD18_RESERVE_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD18_RESERVE_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD18_RESERVE_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD18_RESERVE_COMP_STATE1 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD18_RESERVE_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD18_RESERVE_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD18_RESERVE_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD18_RESERVE_COMP_STATE2 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD18_RESERVE_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD18_RESERVE_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD18_RESERVE_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD18_RESERVE_COMP_STATE3 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD18_RESERVE_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD18_RESERVE_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD18_RESERVE_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD18_SCD_PES_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD18_SCD_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD18_SCD_PES_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD18_SCD_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD18_SCD_PES_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD18_SCD_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD18_SCD_PES_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD18_SCD_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD18_SCD_PES_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD18_SCD_PES_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD18_SCD_PES_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD18_SCD_PES_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD18_SCD_PES_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD18_SCD_PES_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD18_SCD_PES_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD18_SCD_PES_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD18_SCD_PACKET_COUNT - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD18_SCD_PACKET_COUNT :: CX_PACKET_COUNT [31:00] */
#define BCHP_XPT_RAVE_SCD18_SCD_PACKET_COUNT_CX_PACKET_COUNT_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD18_SCD_PACKET_COUNT_CX_PACKET_COUNT_SHIFT 0

/***************************************************************************
 *SCD18_RESERVE_PES_STATE0 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD18_RESERVE_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD18_RESERVE_PES_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD18_RESERVE_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD18_RESERVE_PES_STATE1 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD18_RESERVE_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD18_RESERVE_PES_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD18_RESERVE_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD18_SCD_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD18_SCD_STATE0 :: COUNT_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD18_SCD_STATE0_COUNT_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD18_SCD_STATE0_COUNT_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD18_SCD_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD18_SCD_STATE1 :: COUNT_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD18_SCD_STATE1_COUNT_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD18_SCD_STATE1_COUNT_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD18_SCD_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD18_SCD_STATE2 :: COUNT_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD18_SCD_STATE2_COUNT_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD18_SCD_STATE2_COUNT_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD18_SCD_STATE2 :: COUNT_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD18_SCD_STATE2_COUNT_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD18_SCD_STATE2_COUNT_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD18_SCD_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD18_SCD_STATE3 :: MATCH_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD18_SCD_STATE3_MATCH_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD18_SCD_STATE3_MATCH_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD18_SCD_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD18_SCD_STATE4 :: MATCH_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD18_SCD_STATE4_MATCH_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD18_SCD_STATE4_MATCH_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD18_SCD_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD18_SCD_STATE5 :: MATCH_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD18_SCD_STATE5_MATCH_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD18_SCD_STATE5_MATCH_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD18_SCD_STATE5 :: MATCH_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD18_SCD_STATE5_MATCH_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD18_SCD_STATE5_MATCH_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD18_RESERVED_STATE0 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD18_RESERVED_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD18_RESERVED_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD18_RESERVED_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD18_RESERVED_STATE1 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD18_RESERVED_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD18_RESERVED_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD18_RESERVED_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD18_RESERVED_STATE2 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD18_RESERVED_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD18_RESERVED_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD18_RESERVED_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD18_RESERVED_STATE3 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD18_RESERVED_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD18_RESERVED_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD18_RESERVED_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD19_SCD_MISC_CONFIG - SCD Misc Config Register
 ***************************************************************************/
/* XPT_RAVE :: SCD19_SCD_MISC_CONFIG :: reserved_for_eco0 [31:12] */
#define BCHP_XPT_RAVE_SCD19_SCD_MISC_CONFIG_reserved_for_eco0_MASK 0xfffff000
#define BCHP_XPT_RAVE_SCD19_SCD_MISC_CONFIG_reserved_for_eco0_SHIFT 12

/* XPT_RAVE :: SCD19_SCD_MISC_CONFIG :: CONTEXT_DMEM_BASE [11:00] */
#define BCHP_XPT_RAVE_SCD19_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_MASK 0x00000fff
#define BCHP_XPT_RAVE_SCD19_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *SCD19_SCD_COMP_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD19_SCD_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD19_SCD_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD19_SCD_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD19_SCD_COMP_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD19_SCD_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD19_SCD_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD19_SCD_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD19_SCD_COMP_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD19_SCD_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD19_SCD_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD19_SCD_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD19_SCD_COMP_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD19_SCD_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD19_SCD_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD19_SCD_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD19_SCD_COMP_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD19_SCD_COMP_STATE4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD19_SCD_COMP_STATE4_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD19_SCD_COMP_STATE4_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD19_SCD_COMP_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD19_SCD_COMP_STATE5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD19_SCD_COMP_STATE5_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD19_SCD_COMP_STATE5_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD19_SCD_COMP_STATE6 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD19_SCD_COMP_STATE6 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD19_SCD_COMP_STATE6_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD19_SCD_COMP_STATE6_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD19_SCD_COMP_STATE7 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD19_SCD_COMP_STATE7 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD19_SCD_COMP_STATE7_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD19_SCD_COMP_STATE7_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD19_SCD_COMP_STATE8 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD19_SCD_COMP_STATE8 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD19_SCD_COMP_STATE8_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD19_SCD_COMP_STATE8_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD19_SCD_COMP_STATE9 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD19_SCD_COMP_STATE9 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD19_SCD_COMP_STATE9_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD19_SCD_COMP_STATE9_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD19_SCD_COMP_STATE10 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD19_SCD_COMP_STATE10 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD19_SCD_COMP_STATE10_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD19_SCD_COMP_STATE10_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD19_SCD_COMP_STATE11 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD19_SCD_COMP_STATE11 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD19_SCD_COMP_STATE11_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD19_SCD_COMP_STATE11_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD19_RESERVE_COMP_STATE0 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD19_RESERVE_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD19_RESERVE_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD19_RESERVE_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD19_RESERVE_COMP_STATE1 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD19_RESERVE_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD19_RESERVE_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD19_RESERVE_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD19_RESERVE_COMP_STATE2 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD19_RESERVE_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD19_RESERVE_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD19_RESERVE_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD19_RESERVE_COMP_STATE3 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD19_RESERVE_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD19_RESERVE_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD19_RESERVE_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD19_SCD_PES_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD19_SCD_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD19_SCD_PES_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD19_SCD_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD19_SCD_PES_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD19_SCD_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD19_SCD_PES_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD19_SCD_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD19_SCD_PES_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD19_SCD_PES_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD19_SCD_PES_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD19_SCD_PES_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD19_SCD_PES_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD19_SCD_PES_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD19_SCD_PES_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD19_SCD_PES_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD19_SCD_PACKET_COUNT - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD19_SCD_PACKET_COUNT :: CX_PACKET_COUNT [31:00] */
#define BCHP_XPT_RAVE_SCD19_SCD_PACKET_COUNT_CX_PACKET_COUNT_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD19_SCD_PACKET_COUNT_CX_PACKET_COUNT_SHIFT 0

/***************************************************************************
 *SCD19_RESERVE_PES_STATE0 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD19_RESERVE_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD19_RESERVE_PES_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD19_RESERVE_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD19_RESERVE_PES_STATE1 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD19_RESERVE_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD19_RESERVE_PES_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD19_RESERVE_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD19_SCD_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD19_SCD_STATE0 :: COUNT_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD19_SCD_STATE0_COUNT_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD19_SCD_STATE0_COUNT_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD19_SCD_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD19_SCD_STATE1 :: COUNT_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD19_SCD_STATE1_COUNT_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD19_SCD_STATE1_COUNT_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD19_SCD_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD19_SCD_STATE2 :: COUNT_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD19_SCD_STATE2_COUNT_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD19_SCD_STATE2_COUNT_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD19_SCD_STATE2 :: COUNT_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD19_SCD_STATE2_COUNT_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD19_SCD_STATE2_COUNT_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD19_SCD_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD19_SCD_STATE3 :: MATCH_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD19_SCD_STATE3_MATCH_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD19_SCD_STATE3_MATCH_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD19_SCD_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD19_SCD_STATE4 :: MATCH_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD19_SCD_STATE4_MATCH_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD19_SCD_STATE4_MATCH_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD19_SCD_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD19_SCD_STATE5 :: MATCH_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD19_SCD_STATE5_MATCH_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD19_SCD_STATE5_MATCH_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD19_SCD_STATE5 :: MATCH_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD19_SCD_STATE5_MATCH_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD19_SCD_STATE5_MATCH_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD19_RESERVED_STATE0 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD19_RESERVED_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD19_RESERVED_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD19_RESERVED_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD19_RESERVED_STATE1 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD19_RESERVED_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD19_RESERVED_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD19_RESERVED_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD19_RESERVED_STATE2 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD19_RESERVED_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD19_RESERVED_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD19_RESERVED_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD19_RESERVED_STATE3 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD19_RESERVED_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD19_RESERVED_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD19_RESERVED_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD20_SCD_MISC_CONFIG - SCD Misc Config Register
 ***************************************************************************/
/* XPT_RAVE :: SCD20_SCD_MISC_CONFIG :: reserved_for_eco0 [31:12] */
#define BCHP_XPT_RAVE_SCD20_SCD_MISC_CONFIG_reserved_for_eco0_MASK 0xfffff000
#define BCHP_XPT_RAVE_SCD20_SCD_MISC_CONFIG_reserved_for_eco0_SHIFT 12

/* XPT_RAVE :: SCD20_SCD_MISC_CONFIG :: CONTEXT_DMEM_BASE [11:00] */
#define BCHP_XPT_RAVE_SCD20_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_MASK 0x00000fff
#define BCHP_XPT_RAVE_SCD20_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *SCD20_SCD_COMP_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD20_SCD_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD20_SCD_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD20_SCD_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD20_SCD_COMP_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD20_SCD_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD20_SCD_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD20_SCD_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD20_SCD_COMP_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD20_SCD_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD20_SCD_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD20_SCD_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD20_SCD_COMP_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD20_SCD_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD20_SCD_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD20_SCD_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD20_SCD_COMP_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD20_SCD_COMP_STATE4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD20_SCD_COMP_STATE4_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD20_SCD_COMP_STATE4_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD20_SCD_COMP_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD20_SCD_COMP_STATE5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD20_SCD_COMP_STATE5_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD20_SCD_COMP_STATE5_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD20_SCD_COMP_STATE6 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD20_SCD_COMP_STATE6 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD20_SCD_COMP_STATE6_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD20_SCD_COMP_STATE6_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD20_SCD_COMP_STATE7 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD20_SCD_COMP_STATE7 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD20_SCD_COMP_STATE7_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD20_SCD_COMP_STATE7_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD20_SCD_COMP_STATE8 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD20_SCD_COMP_STATE8 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD20_SCD_COMP_STATE8_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD20_SCD_COMP_STATE8_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD20_SCD_COMP_STATE9 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD20_SCD_COMP_STATE9 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD20_SCD_COMP_STATE9_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD20_SCD_COMP_STATE9_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD20_SCD_COMP_STATE10 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD20_SCD_COMP_STATE10 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD20_SCD_COMP_STATE10_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD20_SCD_COMP_STATE10_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD20_SCD_COMP_STATE11 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD20_SCD_COMP_STATE11 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD20_SCD_COMP_STATE11_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD20_SCD_COMP_STATE11_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD20_RESERVE_COMP_STATE0 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD20_RESERVE_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD20_RESERVE_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD20_RESERVE_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD20_RESERVE_COMP_STATE1 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD20_RESERVE_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD20_RESERVE_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD20_RESERVE_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD20_RESERVE_COMP_STATE2 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD20_RESERVE_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD20_RESERVE_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD20_RESERVE_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD20_RESERVE_COMP_STATE3 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD20_RESERVE_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD20_RESERVE_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD20_RESERVE_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD20_SCD_PES_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD20_SCD_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD20_SCD_PES_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD20_SCD_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD20_SCD_PES_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD20_SCD_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD20_SCD_PES_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD20_SCD_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD20_SCD_PES_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD20_SCD_PES_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD20_SCD_PES_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD20_SCD_PES_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD20_SCD_PES_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD20_SCD_PES_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD20_SCD_PES_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD20_SCD_PES_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD20_SCD_PACKET_COUNT - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD20_SCD_PACKET_COUNT :: CX_PACKET_COUNT [31:00] */
#define BCHP_XPT_RAVE_SCD20_SCD_PACKET_COUNT_CX_PACKET_COUNT_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD20_SCD_PACKET_COUNT_CX_PACKET_COUNT_SHIFT 0

/***************************************************************************
 *SCD20_RESERVE_PES_STATE0 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD20_RESERVE_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD20_RESERVE_PES_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD20_RESERVE_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD20_RESERVE_PES_STATE1 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD20_RESERVE_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD20_RESERVE_PES_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD20_RESERVE_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD20_SCD_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD20_SCD_STATE0 :: COUNT_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD20_SCD_STATE0_COUNT_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD20_SCD_STATE0_COUNT_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD20_SCD_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD20_SCD_STATE1 :: COUNT_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD20_SCD_STATE1_COUNT_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD20_SCD_STATE1_COUNT_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD20_SCD_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD20_SCD_STATE2 :: COUNT_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD20_SCD_STATE2_COUNT_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD20_SCD_STATE2_COUNT_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD20_SCD_STATE2 :: COUNT_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD20_SCD_STATE2_COUNT_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD20_SCD_STATE2_COUNT_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD20_SCD_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD20_SCD_STATE3 :: MATCH_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD20_SCD_STATE3_MATCH_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD20_SCD_STATE3_MATCH_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD20_SCD_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD20_SCD_STATE4 :: MATCH_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD20_SCD_STATE4_MATCH_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD20_SCD_STATE4_MATCH_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD20_SCD_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD20_SCD_STATE5 :: MATCH_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD20_SCD_STATE5_MATCH_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD20_SCD_STATE5_MATCH_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD20_SCD_STATE5 :: MATCH_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD20_SCD_STATE5_MATCH_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD20_SCD_STATE5_MATCH_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD20_RESERVED_STATE0 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD20_RESERVED_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD20_RESERVED_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD20_RESERVED_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD20_RESERVED_STATE1 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD20_RESERVED_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD20_RESERVED_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD20_RESERVED_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD20_RESERVED_STATE2 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD20_RESERVED_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD20_RESERVED_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD20_RESERVED_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD20_RESERVED_STATE3 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD20_RESERVED_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD20_RESERVED_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD20_RESERVED_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD21_SCD_MISC_CONFIG - SCD Misc Config Register
 ***************************************************************************/
/* XPT_RAVE :: SCD21_SCD_MISC_CONFIG :: reserved_for_eco0 [31:12] */
#define BCHP_XPT_RAVE_SCD21_SCD_MISC_CONFIG_reserved_for_eco0_MASK 0xfffff000
#define BCHP_XPT_RAVE_SCD21_SCD_MISC_CONFIG_reserved_for_eco0_SHIFT 12

/* XPT_RAVE :: SCD21_SCD_MISC_CONFIG :: CONTEXT_DMEM_BASE [11:00] */
#define BCHP_XPT_RAVE_SCD21_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_MASK 0x00000fff
#define BCHP_XPT_RAVE_SCD21_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *SCD21_SCD_COMP_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD21_SCD_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD21_SCD_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD21_SCD_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD21_SCD_COMP_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD21_SCD_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD21_SCD_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD21_SCD_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD21_SCD_COMP_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD21_SCD_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD21_SCD_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD21_SCD_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD21_SCD_COMP_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD21_SCD_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD21_SCD_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD21_SCD_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD21_SCD_COMP_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD21_SCD_COMP_STATE4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD21_SCD_COMP_STATE4_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD21_SCD_COMP_STATE4_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD21_SCD_COMP_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD21_SCD_COMP_STATE5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD21_SCD_COMP_STATE5_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD21_SCD_COMP_STATE5_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD21_SCD_COMP_STATE6 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD21_SCD_COMP_STATE6 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD21_SCD_COMP_STATE6_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD21_SCD_COMP_STATE6_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD21_SCD_COMP_STATE7 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD21_SCD_COMP_STATE7 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD21_SCD_COMP_STATE7_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD21_SCD_COMP_STATE7_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD21_SCD_COMP_STATE8 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD21_SCD_COMP_STATE8 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD21_SCD_COMP_STATE8_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD21_SCD_COMP_STATE8_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD21_SCD_COMP_STATE9 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD21_SCD_COMP_STATE9 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD21_SCD_COMP_STATE9_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD21_SCD_COMP_STATE9_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD21_SCD_COMP_STATE10 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD21_SCD_COMP_STATE10 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD21_SCD_COMP_STATE10_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD21_SCD_COMP_STATE10_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD21_SCD_COMP_STATE11 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD21_SCD_COMP_STATE11 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD21_SCD_COMP_STATE11_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD21_SCD_COMP_STATE11_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD21_RESERVE_COMP_STATE0 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD21_RESERVE_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD21_RESERVE_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD21_RESERVE_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD21_RESERVE_COMP_STATE1 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD21_RESERVE_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD21_RESERVE_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD21_RESERVE_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD21_RESERVE_COMP_STATE2 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD21_RESERVE_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD21_RESERVE_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD21_RESERVE_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD21_RESERVE_COMP_STATE3 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD21_RESERVE_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD21_RESERVE_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD21_RESERVE_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD21_SCD_PES_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD21_SCD_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD21_SCD_PES_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD21_SCD_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD21_SCD_PES_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD21_SCD_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD21_SCD_PES_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD21_SCD_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD21_SCD_PES_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD21_SCD_PES_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD21_SCD_PES_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD21_SCD_PES_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD21_SCD_PES_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD21_SCD_PES_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD21_SCD_PES_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD21_SCD_PES_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD21_SCD_PACKET_COUNT - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD21_SCD_PACKET_COUNT :: CX_PACKET_COUNT [31:00] */
#define BCHP_XPT_RAVE_SCD21_SCD_PACKET_COUNT_CX_PACKET_COUNT_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD21_SCD_PACKET_COUNT_CX_PACKET_COUNT_SHIFT 0

/***************************************************************************
 *SCD21_RESERVE_PES_STATE0 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD21_RESERVE_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD21_RESERVE_PES_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD21_RESERVE_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD21_RESERVE_PES_STATE1 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD21_RESERVE_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD21_RESERVE_PES_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD21_RESERVE_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD21_SCD_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD21_SCD_STATE0 :: COUNT_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD21_SCD_STATE0_COUNT_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD21_SCD_STATE0_COUNT_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD21_SCD_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD21_SCD_STATE1 :: COUNT_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD21_SCD_STATE1_COUNT_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD21_SCD_STATE1_COUNT_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD21_SCD_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD21_SCD_STATE2 :: COUNT_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD21_SCD_STATE2_COUNT_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD21_SCD_STATE2_COUNT_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD21_SCD_STATE2 :: COUNT_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD21_SCD_STATE2_COUNT_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD21_SCD_STATE2_COUNT_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD21_SCD_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD21_SCD_STATE3 :: MATCH_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD21_SCD_STATE3_MATCH_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD21_SCD_STATE3_MATCH_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD21_SCD_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD21_SCD_STATE4 :: MATCH_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD21_SCD_STATE4_MATCH_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD21_SCD_STATE4_MATCH_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD21_SCD_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD21_SCD_STATE5 :: MATCH_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD21_SCD_STATE5_MATCH_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD21_SCD_STATE5_MATCH_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD21_SCD_STATE5 :: MATCH_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD21_SCD_STATE5_MATCH_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD21_SCD_STATE5_MATCH_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD21_RESERVED_STATE0 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD21_RESERVED_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD21_RESERVED_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD21_RESERVED_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD21_RESERVED_STATE1 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD21_RESERVED_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD21_RESERVED_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD21_RESERVED_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD21_RESERVED_STATE2 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD21_RESERVED_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD21_RESERVED_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD21_RESERVED_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD21_RESERVED_STATE3 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD21_RESERVED_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD21_RESERVED_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD21_RESERVED_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD22_SCD_MISC_CONFIG - SCD Misc Config Register
 ***************************************************************************/
/* XPT_RAVE :: SCD22_SCD_MISC_CONFIG :: reserved_for_eco0 [31:12] */
#define BCHP_XPT_RAVE_SCD22_SCD_MISC_CONFIG_reserved_for_eco0_MASK 0xfffff000
#define BCHP_XPT_RAVE_SCD22_SCD_MISC_CONFIG_reserved_for_eco0_SHIFT 12

/* XPT_RAVE :: SCD22_SCD_MISC_CONFIG :: CONTEXT_DMEM_BASE [11:00] */
#define BCHP_XPT_RAVE_SCD22_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_MASK 0x00000fff
#define BCHP_XPT_RAVE_SCD22_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *SCD22_SCD_COMP_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD22_SCD_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD22_SCD_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD22_SCD_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD22_SCD_COMP_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD22_SCD_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD22_SCD_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD22_SCD_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD22_SCD_COMP_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD22_SCD_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD22_SCD_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD22_SCD_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD22_SCD_COMP_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD22_SCD_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD22_SCD_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD22_SCD_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD22_SCD_COMP_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD22_SCD_COMP_STATE4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD22_SCD_COMP_STATE4_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD22_SCD_COMP_STATE4_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD22_SCD_COMP_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD22_SCD_COMP_STATE5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD22_SCD_COMP_STATE5_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD22_SCD_COMP_STATE5_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD22_SCD_COMP_STATE6 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD22_SCD_COMP_STATE6 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD22_SCD_COMP_STATE6_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD22_SCD_COMP_STATE6_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD22_SCD_COMP_STATE7 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD22_SCD_COMP_STATE7 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD22_SCD_COMP_STATE7_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD22_SCD_COMP_STATE7_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD22_SCD_COMP_STATE8 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD22_SCD_COMP_STATE8 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD22_SCD_COMP_STATE8_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD22_SCD_COMP_STATE8_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD22_SCD_COMP_STATE9 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD22_SCD_COMP_STATE9 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD22_SCD_COMP_STATE9_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD22_SCD_COMP_STATE9_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD22_SCD_COMP_STATE10 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD22_SCD_COMP_STATE10 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD22_SCD_COMP_STATE10_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD22_SCD_COMP_STATE10_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD22_SCD_COMP_STATE11 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD22_SCD_COMP_STATE11 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD22_SCD_COMP_STATE11_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD22_SCD_COMP_STATE11_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD22_RESERVE_COMP_STATE0 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD22_RESERVE_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD22_RESERVE_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD22_RESERVE_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD22_RESERVE_COMP_STATE1 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD22_RESERVE_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD22_RESERVE_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD22_RESERVE_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD22_RESERVE_COMP_STATE2 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD22_RESERVE_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD22_RESERVE_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD22_RESERVE_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD22_RESERVE_COMP_STATE3 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD22_RESERVE_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD22_RESERVE_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD22_RESERVE_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD22_SCD_PES_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD22_SCD_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD22_SCD_PES_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD22_SCD_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD22_SCD_PES_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD22_SCD_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD22_SCD_PES_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD22_SCD_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD22_SCD_PES_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD22_SCD_PES_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD22_SCD_PES_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD22_SCD_PES_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD22_SCD_PES_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD22_SCD_PES_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD22_SCD_PES_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD22_SCD_PES_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD22_SCD_PACKET_COUNT - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD22_SCD_PACKET_COUNT :: CX_PACKET_COUNT [31:00] */
#define BCHP_XPT_RAVE_SCD22_SCD_PACKET_COUNT_CX_PACKET_COUNT_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD22_SCD_PACKET_COUNT_CX_PACKET_COUNT_SHIFT 0

/***************************************************************************
 *SCD22_RESERVE_PES_STATE0 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD22_RESERVE_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD22_RESERVE_PES_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD22_RESERVE_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD22_RESERVE_PES_STATE1 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD22_RESERVE_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD22_RESERVE_PES_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD22_RESERVE_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD22_SCD_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD22_SCD_STATE0 :: COUNT_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD22_SCD_STATE0_COUNT_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD22_SCD_STATE0_COUNT_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD22_SCD_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD22_SCD_STATE1 :: COUNT_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD22_SCD_STATE1_COUNT_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD22_SCD_STATE1_COUNT_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD22_SCD_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD22_SCD_STATE2 :: COUNT_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD22_SCD_STATE2_COUNT_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD22_SCD_STATE2_COUNT_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD22_SCD_STATE2 :: COUNT_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD22_SCD_STATE2_COUNT_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD22_SCD_STATE2_COUNT_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD22_SCD_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD22_SCD_STATE3 :: MATCH_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD22_SCD_STATE3_MATCH_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD22_SCD_STATE3_MATCH_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD22_SCD_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD22_SCD_STATE4 :: MATCH_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD22_SCD_STATE4_MATCH_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD22_SCD_STATE4_MATCH_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD22_SCD_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD22_SCD_STATE5 :: MATCH_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD22_SCD_STATE5_MATCH_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD22_SCD_STATE5_MATCH_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD22_SCD_STATE5 :: MATCH_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD22_SCD_STATE5_MATCH_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD22_SCD_STATE5_MATCH_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD22_RESERVED_STATE0 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD22_RESERVED_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD22_RESERVED_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD22_RESERVED_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD22_RESERVED_STATE1 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD22_RESERVED_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD22_RESERVED_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD22_RESERVED_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD22_RESERVED_STATE2 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD22_RESERVED_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD22_RESERVED_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD22_RESERVED_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD22_RESERVED_STATE3 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD22_RESERVED_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD22_RESERVED_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD22_RESERVED_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD23_SCD_MISC_CONFIG - SCD Misc Config Register
 ***************************************************************************/
/* XPT_RAVE :: SCD23_SCD_MISC_CONFIG :: reserved_for_eco0 [31:12] */
#define BCHP_XPT_RAVE_SCD23_SCD_MISC_CONFIG_reserved_for_eco0_MASK 0xfffff000
#define BCHP_XPT_RAVE_SCD23_SCD_MISC_CONFIG_reserved_for_eco0_SHIFT 12

/* XPT_RAVE :: SCD23_SCD_MISC_CONFIG :: CONTEXT_DMEM_BASE [11:00] */
#define BCHP_XPT_RAVE_SCD23_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_MASK 0x00000fff
#define BCHP_XPT_RAVE_SCD23_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *SCD23_SCD_COMP_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD23_SCD_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD23_SCD_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD23_SCD_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD23_SCD_COMP_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD23_SCD_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD23_SCD_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD23_SCD_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD23_SCD_COMP_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD23_SCD_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD23_SCD_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD23_SCD_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD23_SCD_COMP_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD23_SCD_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD23_SCD_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD23_SCD_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD23_SCD_COMP_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD23_SCD_COMP_STATE4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD23_SCD_COMP_STATE4_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD23_SCD_COMP_STATE4_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD23_SCD_COMP_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD23_SCD_COMP_STATE5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD23_SCD_COMP_STATE5_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD23_SCD_COMP_STATE5_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD23_SCD_COMP_STATE6 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD23_SCD_COMP_STATE6 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD23_SCD_COMP_STATE6_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD23_SCD_COMP_STATE6_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD23_SCD_COMP_STATE7 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD23_SCD_COMP_STATE7 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD23_SCD_COMP_STATE7_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD23_SCD_COMP_STATE7_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD23_SCD_COMP_STATE8 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD23_SCD_COMP_STATE8 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD23_SCD_COMP_STATE8_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD23_SCD_COMP_STATE8_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD23_SCD_COMP_STATE9 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD23_SCD_COMP_STATE9 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD23_SCD_COMP_STATE9_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD23_SCD_COMP_STATE9_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD23_SCD_COMP_STATE10 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD23_SCD_COMP_STATE10 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD23_SCD_COMP_STATE10_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD23_SCD_COMP_STATE10_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD23_SCD_COMP_STATE11 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD23_SCD_COMP_STATE11 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD23_SCD_COMP_STATE11_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD23_SCD_COMP_STATE11_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD23_RESERVE_COMP_STATE0 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD23_RESERVE_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD23_RESERVE_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD23_RESERVE_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD23_RESERVE_COMP_STATE1 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD23_RESERVE_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD23_RESERVE_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD23_RESERVE_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD23_RESERVE_COMP_STATE2 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD23_RESERVE_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD23_RESERVE_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD23_RESERVE_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD23_RESERVE_COMP_STATE3 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD23_RESERVE_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD23_RESERVE_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD23_RESERVE_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD23_SCD_PES_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD23_SCD_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD23_SCD_PES_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD23_SCD_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD23_SCD_PES_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD23_SCD_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD23_SCD_PES_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD23_SCD_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD23_SCD_PES_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD23_SCD_PES_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD23_SCD_PES_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD23_SCD_PES_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD23_SCD_PES_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD23_SCD_PES_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD23_SCD_PES_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD23_SCD_PES_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD23_SCD_PACKET_COUNT - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD23_SCD_PACKET_COUNT :: CX_PACKET_COUNT [31:00] */
#define BCHP_XPT_RAVE_SCD23_SCD_PACKET_COUNT_CX_PACKET_COUNT_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD23_SCD_PACKET_COUNT_CX_PACKET_COUNT_SHIFT 0

/***************************************************************************
 *SCD23_RESERVE_PES_STATE0 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD23_RESERVE_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD23_RESERVE_PES_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD23_RESERVE_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD23_RESERVE_PES_STATE1 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD23_RESERVE_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD23_RESERVE_PES_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD23_RESERVE_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD23_SCD_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD23_SCD_STATE0 :: COUNT_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD23_SCD_STATE0_COUNT_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD23_SCD_STATE0_COUNT_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD23_SCD_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD23_SCD_STATE1 :: COUNT_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD23_SCD_STATE1_COUNT_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD23_SCD_STATE1_COUNT_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD23_SCD_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD23_SCD_STATE2 :: COUNT_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD23_SCD_STATE2_COUNT_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD23_SCD_STATE2_COUNT_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD23_SCD_STATE2 :: COUNT_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD23_SCD_STATE2_COUNT_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD23_SCD_STATE2_COUNT_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD23_SCD_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD23_SCD_STATE3 :: MATCH_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD23_SCD_STATE3_MATCH_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD23_SCD_STATE3_MATCH_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD23_SCD_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD23_SCD_STATE4 :: MATCH_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD23_SCD_STATE4_MATCH_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD23_SCD_STATE4_MATCH_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD23_SCD_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD23_SCD_STATE5 :: MATCH_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD23_SCD_STATE5_MATCH_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD23_SCD_STATE5_MATCH_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD23_SCD_STATE5 :: MATCH_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD23_SCD_STATE5_MATCH_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD23_SCD_STATE5_MATCH_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD23_RESERVED_STATE0 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD23_RESERVED_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD23_RESERVED_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD23_RESERVED_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD23_RESERVED_STATE1 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD23_RESERVED_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD23_RESERVED_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD23_RESERVED_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD23_RESERVED_STATE2 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD23_RESERVED_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD23_RESERVED_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD23_RESERVED_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD23_RESERVED_STATE3 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD23_RESERVED_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD23_RESERVED_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD23_RESERVED_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD24_SCD_MISC_CONFIG - SCD Misc Config Register
 ***************************************************************************/
/* XPT_RAVE :: SCD24_SCD_MISC_CONFIG :: reserved_for_eco0 [31:12] */
#define BCHP_XPT_RAVE_SCD24_SCD_MISC_CONFIG_reserved_for_eco0_MASK 0xfffff000
#define BCHP_XPT_RAVE_SCD24_SCD_MISC_CONFIG_reserved_for_eco0_SHIFT 12

/* XPT_RAVE :: SCD24_SCD_MISC_CONFIG :: CONTEXT_DMEM_BASE [11:00] */
#define BCHP_XPT_RAVE_SCD24_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_MASK 0x00000fff
#define BCHP_XPT_RAVE_SCD24_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *SCD24_SCD_COMP_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD24_SCD_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD24_SCD_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD24_SCD_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD24_SCD_COMP_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD24_SCD_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD24_SCD_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD24_SCD_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD24_SCD_COMP_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD24_SCD_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD24_SCD_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD24_SCD_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD24_SCD_COMP_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD24_SCD_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD24_SCD_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD24_SCD_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD24_SCD_COMP_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD24_SCD_COMP_STATE4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD24_SCD_COMP_STATE4_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD24_SCD_COMP_STATE4_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD24_SCD_COMP_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD24_SCD_COMP_STATE5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD24_SCD_COMP_STATE5_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD24_SCD_COMP_STATE5_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD24_SCD_COMP_STATE6 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD24_SCD_COMP_STATE6 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD24_SCD_COMP_STATE6_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD24_SCD_COMP_STATE6_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD24_SCD_COMP_STATE7 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD24_SCD_COMP_STATE7 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD24_SCD_COMP_STATE7_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD24_SCD_COMP_STATE7_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD24_SCD_COMP_STATE8 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD24_SCD_COMP_STATE8 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD24_SCD_COMP_STATE8_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD24_SCD_COMP_STATE8_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD24_SCD_COMP_STATE9 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD24_SCD_COMP_STATE9 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD24_SCD_COMP_STATE9_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD24_SCD_COMP_STATE9_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD24_SCD_COMP_STATE10 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD24_SCD_COMP_STATE10 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD24_SCD_COMP_STATE10_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD24_SCD_COMP_STATE10_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD24_SCD_COMP_STATE11 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD24_SCD_COMP_STATE11 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD24_SCD_COMP_STATE11_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD24_SCD_COMP_STATE11_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD24_RESERVE_COMP_STATE0 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD24_RESERVE_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD24_RESERVE_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD24_RESERVE_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD24_RESERVE_COMP_STATE1 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD24_RESERVE_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD24_RESERVE_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD24_RESERVE_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD24_RESERVE_COMP_STATE2 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD24_RESERVE_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD24_RESERVE_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD24_RESERVE_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD24_RESERVE_COMP_STATE3 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD24_RESERVE_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD24_RESERVE_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD24_RESERVE_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD24_SCD_PES_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD24_SCD_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD24_SCD_PES_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD24_SCD_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD24_SCD_PES_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD24_SCD_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD24_SCD_PES_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD24_SCD_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD24_SCD_PES_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD24_SCD_PES_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD24_SCD_PES_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD24_SCD_PES_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD24_SCD_PES_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD24_SCD_PES_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD24_SCD_PES_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD24_SCD_PES_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD24_SCD_PACKET_COUNT - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD24_SCD_PACKET_COUNT :: CX_PACKET_COUNT [31:00] */
#define BCHP_XPT_RAVE_SCD24_SCD_PACKET_COUNT_CX_PACKET_COUNT_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD24_SCD_PACKET_COUNT_CX_PACKET_COUNT_SHIFT 0

/***************************************************************************
 *SCD24_RESERVE_PES_STATE0 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD24_RESERVE_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD24_RESERVE_PES_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD24_RESERVE_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD24_RESERVE_PES_STATE1 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD24_RESERVE_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD24_RESERVE_PES_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD24_RESERVE_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD24_SCD_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD24_SCD_STATE0 :: COUNT_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD24_SCD_STATE0_COUNT_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD24_SCD_STATE0_COUNT_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD24_SCD_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD24_SCD_STATE1 :: COUNT_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD24_SCD_STATE1_COUNT_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD24_SCD_STATE1_COUNT_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD24_SCD_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD24_SCD_STATE2 :: COUNT_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD24_SCD_STATE2_COUNT_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD24_SCD_STATE2_COUNT_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD24_SCD_STATE2 :: COUNT_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD24_SCD_STATE2_COUNT_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD24_SCD_STATE2_COUNT_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD24_SCD_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD24_SCD_STATE3 :: MATCH_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD24_SCD_STATE3_MATCH_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD24_SCD_STATE3_MATCH_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD24_SCD_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD24_SCD_STATE4 :: MATCH_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD24_SCD_STATE4_MATCH_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD24_SCD_STATE4_MATCH_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD24_SCD_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD24_SCD_STATE5 :: MATCH_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD24_SCD_STATE5_MATCH_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD24_SCD_STATE5_MATCH_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD24_SCD_STATE5 :: MATCH_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD24_SCD_STATE5_MATCH_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD24_SCD_STATE5_MATCH_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD24_RESERVED_STATE0 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD24_RESERVED_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD24_RESERVED_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD24_RESERVED_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD24_RESERVED_STATE1 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD24_RESERVED_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD24_RESERVED_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD24_RESERVED_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD24_RESERVED_STATE2 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD24_RESERVED_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD24_RESERVED_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD24_RESERVED_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD24_RESERVED_STATE3 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD24_RESERVED_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD24_RESERVED_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD24_RESERVED_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD25_SCD_MISC_CONFIG - SCD Misc Config Register
 ***************************************************************************/
/* XPT_RAVE :: SCD25_SCD_MISC_CONFIG :: reserved_for_eco0 [31:12] */
#define BCHP_XPT_RAVE_SCD25_SCD_MISC_CONFIG_reserved_for_eco0_MASK 0xfffff000
#define BCHP_XPT_RAVE_SCD25_SCD_MISC_CONFIG_reserved_for_eco0_SHIFT 12

/* XPT_RAVE :: SCD25_SCD_MISC_CONFIG :: CONTEXT_DMEM_BASE [11:00] */
#define BCHP_XPT_RAVE_SCD25_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_MASK 0x00000fff
#define BCHP_XPT_RAVE_SCD25_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *SCD25_SCD_COMP_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD25_SCD_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD25_SCD_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD25_SCD_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD25_SCD_COMP_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD25_SCD_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD25_SCD_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD25_SCD_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD25_SCD_COMP_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD25_SCD_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD25_SCD_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD25_SCD_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD25_SCD_COMP_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD25_SCD_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD25_SCD_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD25_SCD_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD25_SCD_COMP_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD25_SCD_COMP_STATE4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD25_SCD_COMP_STATE4_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD25_SCD_COMP_STATE4_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD25_SCD_COMP_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD25_SCD_COMP_STATE5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD25_SCD_COMP_STATE5_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD25_SCD_COMP_STATE5_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD25_SCD_COMP_STATE6 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD25_SCD_COMP_STATE6 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD25_SCD_COMP_STATE6_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD25_SCD_COMP_STATE6_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD25_SCD_COMP_STATE7 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD25_SCD_COMP_STATE7 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD25_SCD_COMP_STATE7_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD25_SCD_COMP_STATE7_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD25_SCD_COMP_STATE8 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD25_SCD_COMP_STATE8 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD25_SCD_COMP_STATE8_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD25_SCD_COMP_STATE8_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD25_SCD_COMP_STATE9 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD25_SCD_COMP_STATE9 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD25_SCD_COMP_STATE9_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD25_SCD_COMP_STATE9_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD25_SCD_COMP_STATE10 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD25_SCD_COMP_STATE10 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD25_SCD_COMP_STATE10_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD25_SCD_COMP_STATE10_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD25_SCD_COMP_STATE11 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD25_SCD_COMP_STATE11 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD25_SCD_COMP_STATE11_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD25_SCD_COMP_STATE11_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD25_RESERVE_COMP_STATE0 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD25_RESERVE_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD25_RESERVE_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD25_RESERVE_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD25_RESERVE_COMP_STATE1 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD25_RESERVE_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD25_RESERVE_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD25_RESERVE_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD25_RESERVE_COMP_STATE2 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD25_RESERVE_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD25_RESERVE_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD25_RESERVE_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD25_RESERVE_COMP_STATE3 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD25_RESERVE_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD25_RESERVE_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD25_RESERVE_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD25_SCD_PES_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD25_SCD_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD25_SCD_PES_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD25_SCD_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD25_SCD_PES_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD25_SCD_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD25_SCD_PES_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD25_SCD_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD25_SCD_PES_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD25_SCD_PES_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD25_SCD_PES_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD25_SCD_PES_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD25_SCD_PES_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD25_SCD_PES_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD25_SCD_PES_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD25_SCD_PES_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD25_SCD_PACKET_COUNT - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD25_SCD_PACKET_COUNT :: CX_PACKET_COUNT [31:00] */
#define BCHP_XPT_RAVE_SCD25_SCD_PACKET_COUNT_CX_PACKET_COUNT_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD25_SCD_PACKET_COUNT_CX_PACKET_COUNT_SHIFT 0

/***************************************************************************
 *SCD25_RESERVE_PES_STATE0 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD25_RESERVE_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD25_RESERVE_PES_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD25_RESERVE_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD25_RESERVE_PES_STATE1 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD25_RESERVE_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD25_RESERVE_PES_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD25_RESERVE_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD25_SCD_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD25_SCD_STATE0 :: COUNT_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD25_SCD_STATE0_COUNT_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD25_SCD_STATE0_COUNT_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD25_SCD_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD25_SCD_STATE1 :: COUNT_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD25_SCD_STATE1_COUNT_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD25_SCD_STATE1_COUNT_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD25_SCD_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD25_SCD_STATE2 :: COUNT_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD25_SCD_STATE2_COUNT_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD25_SCD_STATE2_COUNT_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD25_SCD_STATE2 :: COUNT_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD25_SCD_STATE2_COUNT_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD25_SCD_STATE2_COUNT_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD25_SCD_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD25_SCD_STATE3 :: MATCH_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD25_SCD_STATE3_MATCH_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD25_SCD_STATE3_MATCH_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD25_SCD_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD25_SCD_STATE4 :: MATCH_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD25_SCD_STATE4_MATCH_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD25_SCD_STATE4_MATCH_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD25_SCD_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD25_SCD_STATE5 :: MATCH_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD25_SCD_STATE5_MATCH_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD25_SCD_STATE5_MATCH_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD25_SCD_STATE5 :: MATCH_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD25_SCD_STATE5_MATCH_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD25_SCD_STATE5_MATCH_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD25_RESERVED_STATE0 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD25_RESERVED_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD25_RESERVED_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD25_RESERVED_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD25_RESERVED_STATE1 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD25_RESERVED_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD25_RESERVED_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD25_RESERVED_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD25_RESERVED_STATE2 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD25_RESERVED_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD25_RESERVED_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD25_RESERVED_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD25_RESERVED_STATE3 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD25_RESERVED_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD25_RESERVED_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD25_RESERVED_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD26_SCD_MISC_CONFIG - SCD Misc Config Register
 ***************************************************************************/
/* XPT_RAVE :: SCD26_SCD_MISC_CONFIG :: reserved_for_eco0 [31:12] */
#define BCHP_XPT_RAVE_SCD26_SCD_MISC_CONFIG_reserved_for_eco0_MASK 0xfffff000
#define BCHP_XPT_RAVE_SCD26_SCD_MISC_CONFIG_reserved_for_eco0_SHIFT 12

/* XPT_RAVE :: SCD26_SCD_MISC_CONFIG :: CONTEXT_DMEM_BASE [11:00] */
#define BCHP_XPT_RAVE_SCD26_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_MASK 0x00000fff
#define BCHP_XPT_RAVE_SCD26_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *SCD26_SCD_COMP_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD26_SCD_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD26_SCD_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD26_SCD_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD26_SCD_COMP_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD26_SCD_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD26_SCD_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD26_SCD_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD26_SCD_COMP_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD26_SCD_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD26_SCD_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD26_SCD_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD26_SCD_COMP_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD26_SCD_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD26_SCD_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD26_SCD_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD26_SCD_COMP_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD26_SCD_COMP_STATE4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD26_SCD_COMP_STATE4_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD26_SCD_COMP_STATE4_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD26_SCD_COMP_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD26_SCD_COMP_STATE5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD26_SCD_COMP_STATE5_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD26_SCD_COMP_STATE5_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD26_SCD_COMP_STATE6 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD26_SCD_COMP_STATE6 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD26_SCD_COMP_STATE6_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD26_SCD_COMP_STATE6_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD26_SCD_COMP_STATE7 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD26_SCD_COMP_STATE7 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD26_SCD_COMP_STATE7_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD26_SCD_COMP_STATE7_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD26_SCD_COMP_STATE8 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD26_SCD_COMP_STATE8 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD26_SCD_COMP_STATE8_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD26_SCD_COMP_STATE8_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD26_SCD_COMP_STATE9 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD26_SCD_COMP_STATE9 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD26_SCD_COMP_STATE9_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD26_SCD_COMP_STATE9_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD26_SCD_COMP_STATE10 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD26_SCD_COMP_STATE10 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD26_SCD_COMP_STATE10_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD26_SCD_COMP_STATE10_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD26_SCD_COMP_STATE11 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD26_SCD_COMP_STATE11 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD26_SCD_COMP_STATE11_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD26_SCD_COMP_STATE11_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD26_RESERVE_COMP_STATE0 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD26_RESERVE_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD26_RESERVE_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD26_RESERVE_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD26_RESERVE_COMP_STATE1 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD26_RESERVE_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD26_RESERVE_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD26_RESERVE_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD26_RESERVE_COMP_STATE2 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD26_RESERVE_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD26_RESERVE_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD26_RESERVE_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD26_RESERVE_COMP_STATE3 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD26_RESERVE_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD26_RESERVE_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD26_RESERVE_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD26_SCD_PES_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD26_SCD_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD26_SCD_PES_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD26_SCD_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD26_SCD_PES_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD26_SCD_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD26_SCD_PES_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD26_SCD_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD26_SCD_PES_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD26_SCD_PES_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD26_SCD_PES_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD26_SCD_PES_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD26_SCD_PES_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD26_SCD_PES_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD26_SCD_PES_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD26_SCD_PES_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD26_SCD_PACKET_COUNT - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD26_SCD_PACKET_COUNT :: CX_PACKET_COUNT [31:00] */
#define BCHP_XPT_RAVE_SCD26_SCD_PACKET_COUNT_CX_PACKET_COUNT_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD26_SCD_PACKET_COUNT_CX_PACKET_COUNT_SHIFT 0

/***************************************************************************
 *SCD26_RESERVE_PES_STATE0 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD26_RESERVE_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD26_RESERVE_PES_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD26_RESERVE_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD26_RESERVE_PES_STATE1 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD26_RESERVE_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD26_RESERVE_PES_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD26_RESERVE_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD26_SCD_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD26_SCD_STATE0 :: COUNT_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD26_SCD_STATE0_COUNT_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD26_SCD_STATE0_COUNT_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD26_SCD_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD26_SCD_STATE1 :: COUNT_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD26_SCD_STATE1_COUNT_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD26_SCD_STATE1_COUNT_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD26_SCD_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD26_SCD_STATE2 :: COUNT_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD26_SCD_STATE2_COUNT_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD26_SCD_STATE2_COUNT_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD26_SCD_STATE2 :: COUNT_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD26_SCD_STATE2_COUNT_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD26_SCD_STATE2_COUNT_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD26_SCD_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD26_SCD_STATE3 :: MATCH_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD26_SCD_STATE3_MATCH_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD26_SCD_STATE3_MATCH_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD26_SCD_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD26_SCD_STATE4 :: MATCH_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD26_SCD_STATE4_MATCH_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD26_SCD_STATE4_MATCH_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD26_SCD_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD26_SCD_STATE5 :: MATCH_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD26_SCD_STATE5_MATCH_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD26_SCD_STATE5_MATCH_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD26_SCD_STATE5 :: MATCH_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD26_SCD_STATE5_MATCH_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD26_SCD_STATE5_MATCH_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD26_RESERVED_STATE0 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD26_RESERVED_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD26_RESERVED_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD26_RESERVED_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD26_RESERVED_STATE1 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD26_RESERVED_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD26_RESERVED_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD26_RESERVED_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD26_RESERVED_STATE2 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD26_RESERVED_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD26_RESERVED_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD26_RESERVED_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD26_RESERVED_STATE3 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD26_RESERVED_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD26_RESERVED_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD26_RESERVED_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD27_SCD_MISC_CONFIG - SCD Misc Config Register
 ***************************************************************************/
/* XPT_RAVE :: SCD27_SCD_MISC_CONFIG :: reserved_for_eco0 [31:12] */
#define BCHP_XPT_RAVE_SCD27_SCD_MISC_CONFIG_reserved_for_eco0_MASK 0xfffff000
#define BCHP_XPT_RAVE_SCD27_SCD_MISC_CONFIG_reserved_for_eco0_SHIFT 12

/* XPT_RAVE :: SCD27_SCD_MISC_CONFIG :: CONTEXT_DMEM_BASE [11:00] */
#define BCHP_XPT_RAVE_SCD27_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_MASK 0x00000fff
#define BCHP_XPT_RAVE_SCD27_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *SCD27_SCD_COMP_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD27_SCD_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD27_SCD_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD27_SCD_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD27_SCD_COMP_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD27_SCD_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD27_SCD_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD27_SCD_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD27_SCD_COMP_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD27_SCD_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD27_SCD_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD27_SCD_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD27_SCD_COMP_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD27_SCD_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD27_SCD_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD27_SCD_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD27_SCD_COMP_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD27_SCD_COMP_STATE4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD27_SCD_COMP_STATE4_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD27_SCD_COMP_STATE4_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD27_SCD_COMP_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD27_SCD_COMP_STATE5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD27_SCD_COMP_STATE5_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD27_SCD_COMP_STATE5_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD27_SCD_COMP_STATE6 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD27_SCD_COMP_STATE6 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD27_SCD_COMP_STATE6_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD27_SCD_COMP_STATE6_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD27_SCD_COMP_STATE7 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD27_SCD_COMP_STATE7 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD27_SCD_COMP_STATE7_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD27_SCD_COMP_STATE7_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD27_SCD_COMP_STATE8 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD27_SCD_COMP_STATE8 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD27_SCD_COMP_STATE8_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD27_SCD_COMP_STATE8_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD27_SCD_COMP_STATE9 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD27_SCD_COMP_STATE9 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD27_SCD_COMP_STATE9_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD27_SCD_COMP_STATE9_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD27_SCD_COMP_STATE10 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD27_SCD_COMP_STATE10 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD27_SCD_COMP_STATE10_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD27_SCD_COMP_STATE10_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD27_SCD_COMP_STATE11 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD27_SCD_COMP_STATE11 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD27_SCD_COMP_STATE11_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD27_SCD_COMP_STATE11_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD27_RESERVE_COMP_STATE0 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD27_RESERVE_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD27_RESERVE_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD27_RESERVE_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD27_RESERVE_COMP_STATE1 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD27_RESERVE_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD27_RESERVE_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD27_RESERVE_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD27_RESERVE_COMP_STATE2 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD27_RESERVE_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD27_RESERVE_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD27_RESERVE_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD27_RESERVE_COMP_STATE3 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD27_RESERVE_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD27_RESERVE_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD27_RESERVE_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD27_SCD_PES_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD27_SCD_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD27_SCD_PES_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD27_SCD_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD27_SCD_PES_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD27_SCD_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD27_SCD_PES_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD27_SCD_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD27_SCD_PES_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD27_SCD_PES_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD27_SCD_PES_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD27_SCD_PES_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD27_SCD_PES_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD27_SCD_PES_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD27_SCD_PES_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD27_SCD_PES_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD27_SCD_PACKET_COUNT - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD27_SCD_PACKET_COUNT :: CX_PACKET_COUNT [31:00] */
#define BCHP_XPT_RAVE_SCD27_SCD_PACKET_COUNT_CX_PACKET_COUNT_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD27_SCD_PACKET_COUNT_CX_PACKET_COUNT_SHIFT 0

/***************************************************************************
 *SCD27_RESERVE_PES_STATE0 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD27_RESERVE_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD27_RESERVE_PES_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD27_RESERVE_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD27_RESERVE_PES_STATE1 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD27_RESERVE_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD27_RESERVE_PES_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD27_RESERVE_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD27_SCD_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD27_SCD_STATE0 :: COUNT_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD27_SCD_STATE0_COUNT_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD27_SCD_STATE0_COUNT_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD27_SCD_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD27_SCD_STATE1 :: COUNT_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD27_SCD_STATE1_COUNT_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD27_SCD_STATE1_COUNT_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD27_SCD_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD27_SCD_STATE2 :: COUNT_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD27_SCD_STATE2_COUNT_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD27_SCD_STATE2_COUNT_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD27_SCD_STATE2 :: COUNT_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD27_SCD_STATE2_COUNT_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD27_SCD_STATE2_COUNT_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD27_SCD_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD27_SCD_STATE3 :: MATCH_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD27_SCD_STATE3_MATCH_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD27_SCD_STATE3_MATCH_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD27_SCD_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD27_SCD_STATE4 :: MATCH_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD27_SCD_STATE4_MATCH_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD27_SCD_STATE4_MATCH_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD27_SCD_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD27_SCD_STATE5 :: MATCH_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD27_SCD_STATE5_MATCH_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD27_SCD_STATE5_MATCH_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD27_SCD_STATE5 :: MATCH_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD27_SCD_STATE5_MATCH_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD27_SCD_STATE5_MATCH_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD27_RESERVED_STATE0 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD27_RESERVED_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD27_RESERVED_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD27_RESERVED_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD27_RESERVED_STATE1 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD27_RESERVED_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD27_RESERVED_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD27_RESERVED_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD27_RESERVED_STATE2 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD27_RESERVED_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD27_RESERVED_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD27_RESERVED_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD27_RESERVED_STATE3 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD27_RESERVED_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD27_RESERVED_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD27_RESERVED_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD28_SCD_MISC_CONFIG - SCD Misc Config Register
 ***************************************************************************/
/* XPT_RAVE :: SCD28_SCD_MISC_CONFIG :: reserved_for_eco0 [31:12] */
#define BCHP_XPT_RAVE_SCD28_SCD_MISC_CONFIG_reserved_for_eco0_MASK 0xfffff000
#define BCHP_XPT_RAVE_SCD28_SCD_MISC_CONFIG_reserved_for_eco0_SHIFT 12

/* XPT_RAVE :: SCD28_SCD_MISC_CONFIG :: CONTEXT_DMEM_BASE [11:00] */
#define BCHP_XPT_RAVE_SCD28_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_MASK 0x00000fff
#define BCHP_XPT_RAVE_SCD28_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *SCD28_SCD_COMP_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD28_SCD_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD28_SCD_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD28_SCD_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD28_SCD_COMP_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD28_SCD_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD28_SCD_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD28_SCD_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD28_SCD_COMP_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD28_SCD_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD28_SCD_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD28_SCD_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD28_SCD_COMP_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD28_SCD_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD28_SCD_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD28_SCD_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD28_SCD_COMP_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD28_SCD_COMP_STATE4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD28_SCD_COMP_STATE4_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD28_SCD_COMP_STATE4_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD28_SCD_COMP_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD28_SCD_COMP_STATE5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD28_SCD_COMP_STATE5_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD28_SCD_COMP_STATE5_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD28_SCD_COMP_STATE6 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD28_SCD_COMP_STATE6 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD28_SCD_COMP_STATE6_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD28_SCD_COMP_STATE6_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD28_SCD_COMP_STATE7 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD28_SCD_COMP_STATE7 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD28_SCD_COMP_STATE7_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD28_SCD_COMP_STATE7_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD28_SCD_COMP_STATE8 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD28_SCD_COMP_STATE8 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD28_SCD_COMP_STATE8_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD28_SCD_COMP_STATE8_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD28_SCD_COMP_STATE9 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD28_SCD_COMP_STATE9 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD28_SCD_COMP_STATE9_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD28_SCD_COMP_STATE9_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD28_SCD_COMP_STATE10 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD28_SCD_COMP_STATE10 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD28_SCD_COMP_STATE10_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD28_SCD_COMP_STATE10_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD28_SCD_COMP_STATE11 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD28_SCD_COMP_STATE11 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD28_SCD_COMP_STATE11_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD28_SCD_COMP_STATE11_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD28_RESERVE_COMP_STATE0 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD28_RESERVE_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD28_RESERVE_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD28_RESERVE_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD28_RESERVE_COMP_STATE1 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD28_RESERVE_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD28_RESERVE_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD28_RESERVE_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD28_RESERVE_COMP_STATE2 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD28_RESERVE_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD28_RESERVE_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD28_RESERVE_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD28_RESERVE_COMP_STATE3 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD28_RESERVE_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD28_RESERVE_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD28_RESERVE_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD28_SCD_PES_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD28_SCD_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD28_SCD_PES_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD28_SCD_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD28_SCD_PES_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD28_SCD_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD28_SCD_PES_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD28_SCD_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD28_SCD_PES_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD28_SCD_PES_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD28_SCD_PES_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD28_SCD_PES_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD28_SCD_PES_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD28_SCD_PES_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD28_SCD_PES_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD28_SCD_PES_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD28_SCD_PACKET_COUNT - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD28_SCD_PACKET_COUNT :: CX_PACKET_COUNT [31:00] */
#define BCHP_XPT_RAVE_SCD28_SCD_PACKET_COUNT_CX_PACKET_COUNT_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD28_SCD_PACKET_COUNT_CX_PACKET_COUNT_SHIFT 0

/***************************************************************************
 *SCD28_RESERVE_PES_STATE0 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD28_RESERVE_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD28_RESERVE_PES_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD28_RESERVE_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD28_RESERVE_PES_STATE1 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD28_RESERVE_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD28_RESERVE_PES_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD28_RESERVE_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD28_SCD_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD28_SCD_STATE0 :: COUNT_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD28_SCD_STATE0_COUNT_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD28_SCD_STATE0_COUNT_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD28_SCD_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD28_SCD_STATE1 :: COUNT_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD28_SCD_STATE1_COUNT_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD28_SCD_STATE1_COUNT_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD28_SCD_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD28_SCD_STATE2 :: COUNT_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD28_SCD_STATE2_COUNT_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD28_SCD_STATE2_COUNT_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD28_SCD_STATE2 :: COUNT_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD28_SCD_STATE2_COUNT_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD28_SCD_STATE2_COUNT_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD28_SCD_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD28_SCD_STATE3 :: MATCH_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD28_SCD_STATE3_MATCH_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD28_SCD_STATE3_MATCH_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD28_SCD_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD28_SCD_STATE4 :: MATCH_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD28_SCD_STATE4_MATCH_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD28_SCD_STATE4_MATCH_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD28_SCD_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD28_SCD_STATE5 :: MATCH_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD28_SCD_STATE5_MATCH_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD28_SCD_STATE5_MATCH_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD28_SCD_STATE5 :: MATCH_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD28_SCD_STATE5_MATCH_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD28_SCD_STATE5_MATCH_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD28_RESERVED_STATE0 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD28_RESERVED_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD28_RESERVED_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD28_RESERVED_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD28_RESERVED_STATE1 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD28_RESERVED_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD28_RESERVED_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD28_RESERVED_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD28_RESERVED_STATE2 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD28_RESERVED_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD28_RESERVED_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD28_RESERVED_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD28_RESERVED_STATE3 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD28_RESERVED_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD28_RESERVED_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD28_RESERVED_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD29_SCD_MISC_CONFIG - SCD Misc Config Register
 ***************************************************************************/
/* XPT_RAVE :: SCD29_SCD_MISC_CONFIG :: reserved_for_eco0 [31:12] */
#define BCHP_XPT_RAVE_SCD29_SCD_MISC_CONFIG_reserved_for_eco0_MASK 0xfffff000
#define BCHP_XPT_RAVE_SCD29_SCD_MISC_CONFIG_reserved_for_eco0_SHIFT 12

/* XPT_RAVE :: SCD29_SCD_MISC_CONFIG :: CONTEXT_DMEM_BASE [11:00] */
#define BCHP_XPT_RAVE_SCD29_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_MASK 0x00000fff
#define BCHP_XPT_RAVE_SCD29_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *SCD29_SCD_COMP_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD29_SCD_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD29_SCD_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD29_SCD_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD29_SCD_COMP_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD29_SCD_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD29_SCD_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD29_SCD_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD29_SCD_COMP_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD29_SCD_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD29_SCD_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD29_SCD_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD29_SCD_COMP_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD29_SCD_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD29_SCD_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD29_SCD_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD29_SCD_COMP_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD29_SCD_COMP_STATE4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD29_SCD_COMP_STATE4_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD29_SCD_COMP_STATE4_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD29_SCD_COMP_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD29_SCD_COMP_STATE5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD29_SCD_COMP_STATE5_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD29_SCD_COMP_STATE5_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD29_SCD_COMP_STATE6 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD29_SCD_COMP_STATE6 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD29_SCD_COMP_STATE6_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD29_SCD_COMP_STATE6_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD29_SCD_COMP_STATE7 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD29_SCD_COMP_STATE7 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD29_SCD_COMP_STATE7_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD29_SCD_COMP_STATE7_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD29_SCD_COMP_STATE8 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD29_SCD_COMP_STATE8 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD29_SCD_COMP_STATE8_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD29_SCD_COMP_STATE8_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD29_SCD_COMP_STATE9 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD29_SCD_COMP_STATE9 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD29_SCD_COMP_STATE9_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD29_SCD_COMP_STATE9_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD29_SCD_COMP_STATE10 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD29_SCD_COMP_STATE10 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD29_SCD_COMP_STATE10_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD29_SCD_COMP_STATE10_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD29_SCD_COMP_STATE11 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD29_SCD_COMP_STATE11 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD29_SCD_COMP_STATE11_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD29_SCD_COMP_STATE11_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD29_RESERVE_COMP_STATE0 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD29_RESERVE_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD29_RESERVE_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD29_RESERVE_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD29_RESERVE_COMP_STATE1 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD29_RESERVE_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD29_RESERVE_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD29_RESERVE_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD29_RESERVE_COMP_STATE2 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD29_RESERVE_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD29_RESERVE_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD29_RESERVE_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD29_RESERVE_COMP_STATE3 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD29_RESERVE_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD29_RESERVE_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD29_RESERVE_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD29_SCD_PES_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD29_SCD_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD29_SCD_PES_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD29_SCD_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD29_SCD_PES_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD29_SCD_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD29_SCD_PES_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD29_SCD_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD29_SCD_PES_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD29_SCD_PES_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD29_SCD_PES_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD29_SCD_PES_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD29_SCD_PES_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD29_SCD_PES_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD29_SCD_PES_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD29_SCD_PES_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD29_SCD_PACKET_COUNT - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD29_SCD_PACKET_COUNT :: CX_PACKET_COUNT [31:00] */
#define BCHP_XPT_RAVE_SCD29_SCD_PACKET_COUNT_CX_PACKET_COUNT_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD29_SCD_PACKET_COUNT_CX_PACKET_COUNT_SHIFT 0

/***************************************************************************
 *SCD29_RESERVE_PES_STATE0 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD29_RESERVE_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD29_RESERVE_PES_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD29_RESERVE_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD29_RESERVE_PES_STATE1 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD29_RESERVE_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD29_RESERVE_PES_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD29_RESERVE_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD29_SCD_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD29_SCD_STATE0 :: COUNT_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD29_SCD_STATE0_COUNT_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD29_SCD_STATE0_COUNT_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD29_SCD_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD29_SCD_STATE1 :: COUNT_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD29_SCD_STATE1_COUNT_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD29_SCD_STATE1_COUNT_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD29_SCD_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD29_SCD_STATE2 :: COUNT_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD29_SCD_STATE2_COUNT_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD29_SCD_STATE2_COUNT_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD29_SCD_STATE2 :: COUNT_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD29_SCD_STATE2_COUNT_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD29_SCD_STATE2_COUNT_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD29_SCD_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD29_SCD_STATE3 :: MATCH_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD29_SCD_STATE3_MATCH_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD29_SCD_STATE3_MATCH_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD29_SCD_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD29_SCD_STATE4 :: MATCH_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD29_SCD_STATE4_MATCH_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD29_SCD_STATE4_MATCH_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD29_SCD_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD29_SCD_STATE5 :: MATCH_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD29_SCD_STATE5_MATCH_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD29_SCD_STATE5_MATCH_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD29_SCD_STATE5 :: MATCH_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD29_SCD_STATE5_MATCH_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD29_SCD_STATE5_MATCH_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD29_RESERVED_STATE0 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD29_RESERVED_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD29_RESERVED_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD29_RESERVED_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD29_RESERVED_STATE1 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD29_RESERVED_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD29_RESERVED_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD29_RESERVED_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD29_RESERVED_STATE2 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD29_RESERVED_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD29_RESERVED_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD29_RESERVED_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD29_RESERVED_STATE3 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD29_RESERVED_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD29_RESERVED_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD29_RESERVED_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD30_SCD_MISC_CONFIG - SCD Misc Config Register
 ***************************************************************************/
/* XPT_RAVE :: SCD30_SCD_MISC_CONFIG :: reserved_for_eco0 [31:12] */
#define BCHP_XPT_RAVE_SCD30_SCD_MISC_CONFIG_reserved_for_eco0_MASK 0xfffff000
#define BCHP_XPT_RAVE_SCD30_SCD_MISC_CONFIG_reserved_for_eco0_SHIFT 12

/* XPT_RAVE :: SCD30_SCD_MISC_CONFIG :: CONTEXT_DMEM_BASE [11:00] */
#define BCHP_XPT_RAVE_SCD30_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_MASK 0x00000fff
#define BCHP_XPT_RAVE_SCD30_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *SCD30_SCD_COMP_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD30_SCD_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD30_SCD_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD30_SCD_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD30_SCD_COMP_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD30_SCD_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD30_SCD_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD30_SCD_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD30_SCD_COMP_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD30_SCD_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD30_SCD_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD30_SCD_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD30_SCD_COMP_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD30_SCD_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD30_SCD_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD30_SCD_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD30_SCD_COMP_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD30_SCD_COMP_STATE4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD30_SCD_COMP_STATE4_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD30_SCD_COMP_STATE4_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD30_SCD_COMP_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD30_SCD_COMP_STATE5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD30_SCD_COMP_STATE5_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD30_SCD_COMP_STATE5_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD30_SCD_COMP_STATE6 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD30_SCD_COMP_STATE6 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD30_SCD_COMP_STATE6_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD30_SCD_COMP_STATE6_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD30_SCD_COMP_STATE7 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD30_SCD_COMP_STATE7 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD30_SCD_COMP_STATE7_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD30_SCD_COMP_STATE7_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD30_SCD_COMP_STATE8 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD30_SCD_COMP_STATE8 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD30_SCD_COMP_STATE8_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD30_SCD_COMP_STATE8_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD30_SCD_COMP_STATE9 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD30_SCD_COMP_STATE9 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD30_SCD_COMP_STATE9_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD30_SCD_COMP_STATE9_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD30_SCD_COMP_STATE10 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD30_SCD_COMP_STATE10 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD30_SCD_COMP_STATE10_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD30_SCD_COMP_STATE10_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD30_SCD_COMP_STATE11 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD30_SCD_COMP_STATE11 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD30_SCD_COMP_STATE11_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD30_SCD_COMP_STATE11_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD30_RESERVE_COMP_STATE0 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD30_RESERVE_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD30_RESERVE_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD30_RESERVE_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD30_RESERVE_COMP_STATE1 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD30_RESERVE_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD30_RESERVE_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD30_RESERVE_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD30_RESERVE_COMP_STATE2 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD30_RESERVE_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD30_RESERVE_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD30_RESERVE_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD30_RESERVE_COMP_STATE3 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD30_RESERVE_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD30_RESERVE_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD30_RESERVE_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD30_SCD_PES_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD30_SCD_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD30_SCD_PES_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD30_SCD_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD30_SCD_PES_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD30_SCD_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD30_SCD_PES_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD30_SCD_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD30_SCD_PES_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD30_SCD_PES_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD30_SCD_PES_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD30_SCD_PES_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD30_SCD_PES_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD30_SCD_PES_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD30_SCD_PES_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD30_SCD_PES_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD30_SCD_PACKET_COUNT - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD30_SCD_PACKET_COUNT :: CX_PACKET_COUNT [31:00] */
#define BCHP_XPT_RAVE_SCD30_SCD_PACKET_COUNT_CX_PACKET_COUNT_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD30_SCD_PACKET_COUNT_CX_PACKET_COUNT_SHIFT 0

/***************************************************************************
 *SCD30_RESERVE_PES_STATE0 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD30_RESERVE_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD30_RESERVE_PES_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD30_RESERVE_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD30_RESERVE_PES_STATE1 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD30_RESERVE_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD30_RESERVE_PES_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD30_RESERVE_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD30_SCD_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD30_SCD_STATE0 :: COUNT_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD30_SCD_STATE0_COUNT_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD30_SCD_STATE0_COUNT_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD30_SCD_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD30_SCD_STATE1 :: COUNT_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD30_SCD_STATE1_COUNT_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD30_SCD_STATE1_COUNT_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD30_SCD_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD30_SCD_STATE2 :: COUNT_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD30_SCD_STATE2_COUNT_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD30_SCD_STATE2_COUNT_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD30_SCD_STATE2 :: COUNT_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD30_SCD_STATE2_COUNT_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD30_SCD_STATE2_COUNT_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD30_SCD_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD30_SCD_STATE3 :: MATCH_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD30_SCD_STATE3_MATCH_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD30_SCD_STATE3_MATCH_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD30_SCD_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD30_SCD_STATE4 :: MATCH_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD30_SCD_STATE4_MATCH_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD30_SCD_STATE4_MATCH_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD30_SCD_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD30_SCD_STATE5 :: MATCH_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD30_SCD_STATE5_MATCH_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD30_SCD_STATE5_MATCH_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD30_SCD_STATE5 :: MATCH_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD30_SCD_STATE5_MATCH_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD30_SCD_STATE5_MATCH_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD30_RESERVED_STATE0 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD30_RESERVED_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD30_RESERVED_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD30_RESERVED_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD30_RESERVED_STATE1 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD30_RESERVED_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD30_RESERVED_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD30_RESERVED_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD30_RESERVED_STATE2 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD30_RESERVED_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD30_RESERVED_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD30_RESERVED_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD30_RESERVED_STATE3 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD30_RESERVED_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD30_RESERVED_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD30_RESERVED_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD31_SCD_MISC_CONFIG - SCD Misc Config Register
 ***************************************************************************/
/* XPT_RAVE :: SCD31_SCD_MISC_CONFIG :: reserved_for_eco0 [31:12] */
#define BCHP_XPT_RAVE_SCD31_SCD_MISC_CONFIG_reserved_for_eco0_MASK 0xfffff000
#define BCHP_XPT_RAVE_SCD31_SCD_MISC_CONFIG_reserved_for_eco0_SHIFT 12

/* XPT_RAVE :: SCD31_SCD_MISC_CONFIG :: CONTEXT_DMEM_BASE [11:00] */
#define BCHP_XPT_RAVE_SCD31_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_MASK 0x00000fff
#define BCHP_XPT_RAVE_SCD31_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *SCD31_SCD_COMP_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD31_SCD_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD31_SCD_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD31_SCD_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD31_SCD_COMP_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD31_SCD_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD31_SCD_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD31_SCD_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD31_SCD_COMP_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD31_SCD_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD31_SCD_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD31_SCD_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD31_SCD_COMP_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD31_SCD_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD31_SCD_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD31_SCD_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD31_SCD_COMP_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD31_SCD_COMP_STATE4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD31_SCD_COMP_STATE4_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD31_SCD_COMP_STATE4_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD31_SCD_COMP_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD31_SCD_COMP_STATE5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD31_SCD_COMP_STATE5_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD31_SCD_COMP_STATE5_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD31_SCD_COMP_STATE6 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD31_SCD_COMP_STATE6 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD31_SCD_COMP_STATE6_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD31_SCD_COMP_STATE6_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD31_SCD_COMP_STATE7 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD31_SCD_COMP_STATE7 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD31_SCD_COMP_STATE7_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD31_SCD_COMP_STATE7_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD31_SCD_COMP_STATE8 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD31_SCD_COMP_STATE8 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD31_SCD_COMP_STATE8_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD31_SCD_COMP_STATE8_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD31_SCD_COMP_STATE9 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD31_SCD_COMP_STATE9 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD31_SCD_COMP_STATE9_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD31_SCD_COMP_STATE9_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD31_SCD_COMP_STATE10 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD31_SCD_COMP_STATE10 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD31_SCD_COMP_STATE10_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD31_SCD_COMP_STATE10_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD31_SCD_COMP_STATE11 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD31_SCD_COMP_STATE11 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD31_SCD_COMP_STATE11_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD31_SCD_COMP_STATE11_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD31_RESERVE_COMP_STATE0 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD31_RESERVE_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD31_RESERVE_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD31_RESERVE_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD31_RESERVE_COMP_STATE1 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD31_RESERVE_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD31_RESERVE_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD31_RESERVE_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD31_RESERVE_COMP_STATE2 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD31_RESERVE_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD31_RESERVE_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD31_RESERVE_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD31_RESERVE_COMP_STATE3 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD31_RESERVE_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD31_RESERVE_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD31_RESERVE_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD31_SCD_PES_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD31_SCD_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD31_SCD_PES_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD31_SCD_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD31_SCD_PES_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD31_SCD_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD31_SCD_PES_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD31_SCD_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD31_SCD_PES_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD31_SCD_PES_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD31_SCD_PES_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD31_SCD_PES_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD31_SCD_PES_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD31_SCD_PES_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD31_SCD_PES_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD31_SCD_PES_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD31_SCD_PACKET_COUNT - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD31_SCD_PACKET_COUNT :: CX_PACKET_COUNT [31:00] */
#define BCHP_XPT_RAVE_SCD31_SCD_PACKET_COUNT_CX_PACKET_COUNT_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD31_SCD_PACKET_COUNT_CX_PACKET_COUNT_SHIFT 0

/***************************************************************************
 *SCD31_RESERVE_PES_STATE0 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD31_RESERVE_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD31_RESERVE_PES_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD31_RESERVE_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD31_RESERVE_PES_STATE1 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD31_RESERVE_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD31_RESERVE_PES_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD31_RESERVE_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD31_SCD_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD31_SCD_STATE0 :: COUNT_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD31_SCD_STATE0_COUNT_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD31_SCD_STATE0_COUNT_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD31_SCD_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD31_SCD_STATE1 :: COUNT_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD31_SCD_STATE1_COUNT_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD31_SCD_STATE1_COUNT_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD31_SCD_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD31_SCD_STATE2 :: COUNT_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD31_SCD_STATE2_COUNT_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD31_SCD_STATE2_COUNT_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD31_SCD_STATE2 :: COUNT_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD31_SCD_STATE2_COUNT_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD31_SCD_STATE2_COUNT_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD31_SCD_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD31_SCD_STATE3 :: MATCH_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD31_SCD_STATE3_MATCH_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD31_SCD_STATE3_MATCH_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD31_SCD_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD31_SCD_STATE4 :: MATCH_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD31_SCD_STATE4_MATCH_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD31_SCD_STATE4_MATCH_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD31_SCD_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD31_SCD_STATE5 :: MATCH_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD31_SCD_STATE5_MATCH_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD31_SCD_STATE5_MATCH_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD31_SCD_STATE5 :: MATCH_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD31_SCD_STATE5_MATCH_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD31_SCD_STATE5_MATCH_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD31_RESERVED_STATE0 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD31_RESERVED_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD31_RESERVED_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD31_RESERVED_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD31_RESERVED_STATE1 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD31_RESERVED_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD31_RESERVED_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD31_RESERVED_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD31_RESERVED_STATE2 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD31_RESERVED_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD31_RESERVED_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD31_RESERVED_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD31_RESERVED_STATE3 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD31_RESERVED_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD31_RESERVED_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD31_RESERVED_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD32_SCD_MISC_CONFIG - SCD Misc Config Register
 ***************************************************************************/
/* XPT_RAVE :: SCD32_SCD_MISC_CONFIG :: reserved_for_eco0 [31:12] */
#define BCHP_XPT_RAVE_SCD32_SCD_MISC_CONFIG_reserved_for_eco0_MASK 0xfffff000
#define BCHP_XPT_RAVE_SCD32_SCD_MISC_CONFIG_reserved_for_eco0_SHIFT 12

/* XPT_RAVE :: SCD32_SCD_MISC_CONFIG :: CONTEXT_DMEM_BASE [11:00] */
#define BCHP_XPT_RAVE_SCD32_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_MASK 0x00000fff
#define BCHP_XPT_RAVE_SCD32_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *SCD32_SCD_COMP_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD32_SCD_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD32_SCD_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD32_SCD_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD32_SCD_COMP_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD32_SCD_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD32_SCD_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD32_SCD_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD32_SCD_COMP_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD32_SCD_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD32_SCD_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD32_SCD_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD32_SCD_COMP_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD32_SCD_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD32_SCD_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD32_SCD_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD32_SCD_COMP_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD32_SCD_COMP_STATE4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD32_SCD_COMP_STATE4_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD32_SCD_COMP_STATE4_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD32_SCD_COMP_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD32_SCD_COMP_STATE5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD32_SCD_COMP_STATE5_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD32_SCD_COMP_STATE5_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD32_SCD_COMP_STATE6 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD32_SCD_COMP_STATE6 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD32_SCD_COMP_STATE6_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD32_SCD_COMP_STATE6_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD32_SCD_COMP_STATE7 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD32_SCD_COMP_STATE7 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD32_SCD_COMP_STATE7_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD32_SCD_COMP_STATE7_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD32_SCD_COMP_STATE8 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD32_SCD_COMP_STATE8 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD32_SCD_COMP_STATE8_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD32_SCD_COMP_STATE8_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD32_SCD_COMP_STATE9 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD32_SCD_COMP_STATE9 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD32_SCD_COMP_STATE9_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD32_SCD_COMP_STATE9_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD32_SCD_COMP_STATE10 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD32_SCD_COMP_STATE10 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD32_SCD_COMP_STATE10_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD32_SCD_COMP_STATE10_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD32_SCD_COMP_STATE11 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD32_SCD_COMP_STATE11 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD32_SCD_COMP_STATE11_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD32_SCD_COMP_STATE11_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD32_RESERVE_COMP_STATE0 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD32_RESERVE_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD32_RESERVE_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD32_RESERVE_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD32_RESERVE_COMP_STATE1 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD32_RESERVE_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD32_RESERVE_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD32_RESERVE_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD32_RESERVE_COMP_STATE2 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD32_RESERVE_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD32_RESERVE_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD32_RESERVE_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD32_RESERVE_COMP_STATE3 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD32_RESERVE_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD32_RESERVE_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD32_RESERVE_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD32_SCD_PES_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD32_SCD_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD32_SCD_PES_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD32_SCD_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD32_SCD_PES_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD32_SCD_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD32_SCD_PES_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD32_SCD_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD32_SCD_PES_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD32_SCD_PES_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD32_SCD_PES_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD32_SCD_PES_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD32_SCD_PES_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD32_SCD_PES_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD32_SCD_PES_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD32_SCD_PES_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD32_SCD_PACKET_COUNT - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD32_SCD_PACKET_COUNT :: CX_PACKET_COUNT [31:00] */
#define BCHP_XPT_RAVE_SCD32_SCD_PACKET_COUNT_CX_PACKET_COUNT_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD32_SCD_PACKET_COUNT_CX_PACKET_COUNT_SHIFT 0

/***************************************************************************
 *SCD32_RESERVE_PES_STATE0 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD32_RESERVE_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD32_RESERVE_PES_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD32_RESERVE_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD32_RESERVE_PES_STATE1 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD32_RESERVE_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD32_RESERVE_PES_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD32_RESERVE_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD32_SCD_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD32_SCD_STATE0 :: COUNT_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD32_SCD_STATE0_COUNT_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD32_SCD_STATE0_COUNT_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD32_SCD_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD32_SCD_STATE1 :: COUNT_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD32_SCD_STATE1_COUNT_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD32_SCD_STATE1_COUNT_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD32_SCD_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD32_SCD_STATE2 :: COUNT_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD32_SCD_STATE2_COUNT_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD32_SCD_STATE2_COUNT_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD32_SCD_STATE2 :: COUNT_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD32_SCD_STATE2_COUNT_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD32_SCD_STATE2_COUNT_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD32_SCD_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD32_SCD_STATE3 :: MATCH_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD32_SCD_STATE3_MATCH_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD32_SCD_STATE3_MATCH_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD32_SCD_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD32_SCD_STATE4 :: MATCH_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD32_SCD_STATE4_MATCH_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD32_SCD_STATE4_MATCH_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD32_SCD_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD32_SCD_STATE5 :: MATCH_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD32_SCD_STATE5_MATCH_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD32_SCD_STATE5_MATCH_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD32_SCD_STATE5 :: MATCH_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD32_SCD_STATE5_MATCH_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD32_SCD_STATE5_MATCH_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD32_RESERVED_STATE0 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD32_RESERVED_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD32_RESERVED_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD32_RESERVED_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD32_RESERVED_STATE1 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD32_RESERVED_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD32_RESERVED_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD32_RESERVED_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD32_RESERVED_STATE2 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD32_RESERVED_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD32_RESERVED_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD32_RESERVED_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD32_RESERVED_STATE3 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD32_RESERVED_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD32_RESERVED_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD32_RESERVED_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD33_SCD_MISC_CONFIG - SCD Misc Config Register
 ***************************************************************************/
/* XPT_RAVE :: SCD33_SCD_MISC_CONFIG :: reserved_for_eco0 [31:12] */
#define BCHP_XPT_RAVE_SCD33_SCD_MISC_CONFIG_reserved_for_eco0_MASK 0xfffff000
#define BCHP_XPT_RAVE_SCD33_SCD_MISC_CONFIG_reserved_for_eco0_SHIFT 12

/* XPT_RAVE :: SCD33_SCD_MISC_CONFIG :: CONTEXT_DMEM_BASE [11:00] */
#define BCHP_XPT_RAVE_SCD33_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_MASK 0x00000fff
#define BCHP_XPT_RAVE_SCD33_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *SCD33_SCD_COMP_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD33_SCD_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD33_SCD_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD33_SCD_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD33_SCD_COMP_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD33_SCD_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD33_SCD_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD33_SCD_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD33_SCD_COMP_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD33_SCD_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD33_SCD_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD33_SCD_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD33_SCD_COMP_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD33_SCD_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD33_SCD_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD33_SCD_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD33_SCD_COMP_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD33_SCD_COMP_STATE4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD33_SCD_COMP_STATE4_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD33_SCD_COMP_STATE4_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD33_SCD_COMP_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD33_SCD_COMP_STATE5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD33_SCD_COMP_STATE5_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD33_SCD_COMP_STATE5_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD33_SCD_COMP_STATE6 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD33_SCD_COMP_STATE6 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD33_SCD_COMP_STATE6_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD33_SCD_COMP_STATE6_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD33_SCD_COMP_STATE7 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD33_SCD_COMP_STATE7 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD33_SCD_COMP_STATE7_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD33_SCD_COMP_STATE7_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD33_SCD_COMP_STATE8 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD33_SCD_COMP_STATE8 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD33_SCD_COMP_STATE8_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD33_SCD_COMP_STATE8_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD33_SCD_COMP_STATE9 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD33_SCD_COMP_STATE9 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD33_SCD_COMP_STATE9_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD33_SCD_COMP_STATE9_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD33_SCD_COMP_STATE10 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD33_SCD_COMP_STATE10 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD33_SCD_COMP_STATE10_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD33_SCD_COMP_STATE10_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD33_SCD_COMP_STATE11 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD33_SCD_COMP_STATE11 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD33_SCD_COMP_STATE11_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD33_SCD_COMP_STATE11_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD33_RESERVE_COMP_STATE0 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD33_RESERVE_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD33_RESERVE_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD33_RESERVE_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD33_RESERVE_COMP_STATE1 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD33_RESERVE_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD33_RESERVE_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD33_RESERVE_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD33_RESERVE_COMP_STATE2 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD33_RESERVE_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD33_RESERVE_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD33_RESERVE_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD33_RESERVE_COMP_STATE3 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD33_RESERVE_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD33_RESERVE_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD33_RESERVE_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD33_SCD_PES_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD33_SCD_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD33_SCD_PES_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD33_SCD_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD33_SCD_PES_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD33_SCD_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD33_SCD_PES_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD33_SCD_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD33_SCD_PES_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD33_SCD_PES_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD33_SCD_PES_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD33_SCD_PES_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD33_SCD_PES_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD33_SCD_PES_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD33_SCD_PES_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD33_SCD_PES_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD33_SCD_PACKET_COUNT - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD33_SCD_PACKET_COUNT :: CX_PACKET_COUNT [31:00] */
#define BCHP_XPT_RAVE_SCD33_SCD_PACKET_COUNT_CX_PACKET_COUNT_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD33_SCD_PACKET_COUNT_CX_PACKET_COUNT_SHIFT 0

/***************************************************************************
 *SCD33_RESERVE_PES_STATE0 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD33_RESERVE_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD33_RESERVE_PES_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD33_RESERVE_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD33_RESERVE_PES_STATE1 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD33_RESERVE_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD33_RESERVE_PES_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD33_RESERVE_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD33_SCD_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD33_SCD_STATE0 :: COUNT_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD33_SCD_STATE0_COUNT_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD33_SCD_STATE0_COUNT_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD33_SCD_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD33_SCD_STATE1 :: COUNT_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD33_SCD_STATE1_COUNT_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD33_SCD_STATE1_COUNT_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD33_SCD_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD33_SCD_STATE2 :: COUNT_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD33_SCD_STATE2_COUNT_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD33_SCD_STATE2_COUNT_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD33_SCD_STATE2 :: COUNT_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD33_SCD_STATE2_COUNT_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD33_SCD_STATE2_COUNT_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD33_SCD_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD33_SCD_STATE3 :: MATCH_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD33_SCD_STATE3_MATCH_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD33_SCD_STATE3_MATCH_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD33_SCD_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD33_SCD_STATE4 :: MATCH_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD33_SCD_STATE4_MATCH_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD33_SCD_STATE4_MATCH_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD33_SCD_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD33_SCD_STATE5 :: MATCH_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD33_SCD_STATE5_MATCH_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD33_SCD_STATE5_MATCH_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD33_SCD_STATE5 :: MATCH_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD33_SCD_STATE5_MATCH_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD33_SCD_STATE5_MATCH_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD33_RESERVED_STATE0 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD33_RESERVED_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD33_RESERVED_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD33_RESERVED_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD33_RESERVED_STATE1 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD33_RESERVED_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD33_RESERVED_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD33_RESERVED_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD33_RESERVED_STATE2 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD33_RESERVED_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD33_RESERVED_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD33_RESERVED_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD33_RESERVED_STATE3 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD33_RESERVED_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD33_RESERVED_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD33_RESERVED_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD34_SCD_MISC_CONFIG - SCD Misc Config Register
 ***************************************************************************/
/* XPT_RAVE :: SCD34_SCD_MISC_CONFIG :: reserved_for_eco0 [31:12] */
#define BCHP_XPT_RAVE_SCD34_SCD_MISC_CONFIG_reserved_for_eco0_MASK 0xfffff000
#define BCHP_XPT_RAVE_SCD34_SCD_MISC_CONFIG_reserved_for_eco0_SHIFT 12

/* XPT_RAVE :: SCD34_SCD_MISC_CONFIG :: CONTEXT_DMEM_BASE [11:00] */
#define BCHP_XPT_RAVE_SCD34_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_MASK 0x00000fff
#define BCHP_XPT_RAVE_SCD34_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *SCD34_SCD_COMP_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD34_SCD_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD34_SCD_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD34_SCD_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD34_SCD_COMP_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD34_SCD_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD34_SCD_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD34_SCD_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD34_SCD_COMP_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD34_SCD_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD34_SCD_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD34_SCD_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD34_SCD_COMP_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD34_SCD_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD34_SCD_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD34_SCD_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD34_SCD_COMP_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD34_SCD_COMP_STATE4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD34_SCD_COMP_STATE4_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD34_SCD_COMP_STATE4_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD34_SCD_COMP_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD34_SCD_COMP_STATE5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD34_SCD_COMP_STATE5_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD34_SCD_COMP_STATE5_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD34_SCD_COMP_STATE6 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD34_SCD_COMP_STATE6 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD34_SCD_COMP_STATE6_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD34_SCD_COMP_STATE6_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD34_SCD_COMP_STATE7 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD34_SCD_COMP_STATE7 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD34_SCD_COMP_STATE7_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD34_SCD_COMP_STATE7_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD34_SCD_COMP_STATE8 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD34_SCD_COMP_STATE8 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD34_SCD_COMP_STATE8_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD34_SCD_COMP_STATE8_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD34_SCD_COMP_STATE9 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD34_SCD_COMP_STATE9 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD34_SCD_COMP_STATE9_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD34_SCD_COMP_STATE9_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD34_SCD_COMP_STATE10 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD34_SCD_COMP_STATE10 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD34_SCD_COMP_STATE10_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD34_SCD_COMP_STATE10_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD34_SCD_COMP_STATE11 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD34_SCD_COMP_STATE11 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD34_SCD_COMP_STATE11_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD34_SCD_COMP_STATE11_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD34_RESERVE_COMP_STATE0 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD34_RESERVE_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD34_RESERVE_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD34_RESERVE_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD34_RESERVE_COMP_STATE1 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD34_RESERVE_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD34_RESERVE_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD34_RESERVE_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD34_RESERVE_COMP_STATE2 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD34_RESERVE_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD34_RESERVE_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD34_RESERVE_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD34_RESERVE_COMP_STATE3 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD34_RESERVE_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD34_RESERVE_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD34_RESERVE_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD34_SCD_PES_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD34_SCD_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD34_SCD_PES_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD34_SCD_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD34_SCD_PES_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD34_SCD_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD34_SCD_PES_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD34_SCD_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD34_SCD_PES_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD34_SCD_PES_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD34_SCD_PES_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD34_SCD_PES_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD34_SCD_PES_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD34_SCD_PES_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD34_SCD_PES_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD34_SCD_PES_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD34_SCD_PACKET_COUNT - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD34_SCD_PACKET_COUNT :: CX_PACKET_COUNT [31:00] */
#define BCHP_XPT_RAVE_SCD34_SCD_PACKET_COUNT_CX_PACKET_COUNT_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD34_SCD_PACKET_COUNT_CX_PACKET_COUNT_SHIFT 0

/***************************************************************************
 *SCD34_RESERVE_PES_STATE0 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD34_RESERVE_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD34_RESERVE_PES_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD34_RESERVE_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD34_RESERVE_PES_STATE1 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD34_RESERVE_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD34_RESERVE_PES_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD34_RESERVE_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD34_SCD_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD34_SCD_STATE0 :: COUNT_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD34_SCD_STATE0_COUNT_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD34_SCD_STATE0_COUNT_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD34_SCD_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD34_SCD_STATE1 :: COUNT_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD34_SCD_STATE1_COUNT_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD34_SCD_STATE1_COUNT_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD34_SCD_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD34_SCD_STATE2 :: COUNT_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD34_SCD_STATE2_COUNT_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD34_SCD_STATE2_COUNT_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD34_SCD_STATE2 :: COUNT_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD34_SCD_STATE2_COUNT_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD34_SCD_STATE2_COUNT_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD34_SCD_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD34_SCD_STATE3 :: MATCH_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD34_SCD_STATE3_MATCH_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD34_SCD_STATE3_MATCH_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD34_SCD_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD34_SCD_STATE4 :: MATCH_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD34_SCD_STATE4_MATCH_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD34_SCD_STATE4_MATCH_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD34_SCD_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD34_SCD_STATE5 :: MATCH_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD34_SCD_STATE5_MATCH_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD34_SCD_STATE5_MATCH_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD34_SCD_STATE5 :: MATCH_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD34_SCD_STATE5_MATCH_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD34_SCD_STATE5_MATCH_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD34_RESERVED_STATE0 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD34_RESERVED_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD34_RESERVED_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD34_RESERVED_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD34_RESERVED_STATE1 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD34_RESERVED_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD34_RESERVED_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD34_RESERVED_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD34_RESERVED_STATE2 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD34_RESERVED_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD34_RESERVED_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD34_RESERVED_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD34_RESERVED_STATE3 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD34_RESERVED_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD34_RESERVED_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD34_RESERVED_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD35_SCD_MISC_CONFIG - SCD Misc Config Register
 ***************************************************************************/
/* XPT_RAVE :: SCD35_SCD_MISC_CONFIG :: reserved_for_eco0 [31:12] */
#define BCHP_XPT_RAVE_SCD35_SCD_MISC_CONFIG_reserved_for_eco0_MASK 0xfffff000
#define BCHP_XPT_RAVE_SCD35_SCD_MISC_CONFIG_reserved_for_eco0_SHIFT 12

/* XPT_RAVE :: SCD35_SCD_MISC_CONFIG :: CONTEXT_DMEM_BASE [11:00] */
#define BCHP_XPT_RAVE_SCD35_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_MASK 0x00000fff
#define BCHP_XPT_RAVE_SCD35_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *SCD35_SCD_COMP_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD35_SCD_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD35_SCD_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD35_SCD_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD35_SCD_COMP_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD35_SCD_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD35_SCD_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD35_SCD_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD35_SCD_COMP_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD35_SCD_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD35_SCD_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD35_SCD_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD35_SCD_COMP_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD35_SCD_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD35_SCD_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD35_SCD_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD35_SCD_COMP_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD35_SCD_COMP_STATE4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD35_SCD_COMP_STATE4_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD35_SCD_COMP_STATE4_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD35_SCD_COMP_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD35_SCD_COMP_STATE5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD35_SCD_COMP_STATE5_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD35_SCD_COMP_STATE5_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD35_SCD_COMP_STATE6 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD35_SCD_COMP_STATE6 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD35_SCD_COMP_STATE6_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD35_SCD_COMP_STATE6_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD35_SCD_COMP_STATE7 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD35_SCD_COMP_STATE7 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD35_SCD_COMP_STATE7_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD35_SCD_COMP_STATE7_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD35_SCD_COMP_STATE8 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD35_SCD_COMP_STATE8 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD35_SCD_COMP_STATE8_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD35_SCD_COMP_STATE8_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD35_SCD_COMP_STATE9 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD35_SCD_COMP_STATE9 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD35_SCD_COMP_STATE9_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD35_SCD_COMP_STATE9_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD35_SCD_COMP_STATE10 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD35_SCD_COMP_STATE10 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD35_SCD_COMP_STATE10_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD35_SCD_COMP_STATE10_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD35_SCD_COMP_STATE11 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD35_SCD_COMP_STATE11 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD35_SCD_COMP_STATE11_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD35_SCD_COMP_STATE11_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD35_RESERVE_COMP_STATE0 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD35_RESERVE_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD35_RESERVE_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD35_RESERVE_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD35_RESERVE_COMP_STATE1 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD35_RESERVE_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD35_RESERVE_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD35_RESERVE_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD35_RESERVE_COMP_STATE2 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD35_RESERVE_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD35_RESERVE_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD35_RESERVE_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD35_RESERVE_COMP_STATE3 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD35_RESERVE_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD35_RESERVE_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD35_RESERVE_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD35_SCD_PES_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD35_SCD_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD35_SCD_PES_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD35_SCD_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD35_SCD_PES_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD35_SCD_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD35_SCD_PES_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD35_SCD_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD35_SCD_PES_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD35_SCD_PES_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD35_SCD_PES_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD35_SCD_PES_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD35_SCD_PES_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD35_SCD_PES_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD35_SCD_PES_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD35_SCD_PES_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD35_SCD_PACKET_COUNT - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD35_SCD_PACKET_COUNT :: CX_PACKET_COUNT [31:00] */
#define BCHP_XPT_RAVE_SCD35_SCD_PACKET_COUNT_CX_PACKET_COUNT_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD35_SCD_PACKET_COUNT_CX_PACKET_COUNT_SHIFT 0

/***************************************************************************
 *SCD35_RESERVE_PES_STATE0 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD35_RESERVE_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD35_RESERVE_PES_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD35_RESERVE_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD35_RESERVE_PES_STATE1 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD35_RESERVE_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD35_RESERVE_PES_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD35_RESERVE_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD35_SCD_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD35_SCD_STATE0 :: COUNT_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD35_SCD_STATE0_COUNT_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD35_SCD_STATE0_COUNT_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD35_SCD_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD35_SCD_STATE1 :: COUNT_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD35_SCD_STATE1_COUNT_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD35_SCD_STATE1_COUNT_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD35_SCD_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD35_SCD_STATE2 :: COUNT_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD35_SCD_STATE2_COUNT_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD35_SCD_STATE2_COUNT_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD35_SCD_STATE2 :: COUNT_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD35_SCD_STATE2_COUNT_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD35_SCD_STATE2_COUNT_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD35_SCD_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD35_SCD_STATE3 :: MATCH_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD35_SCD_STATE3_MATCH_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD35_SCD_STATE3_MATCH_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD35_SCD_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD35_SCD_STATE4 :: MATCH_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD35_SCD_STATE4_MATCH_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD35_SCD_STATE4_MATCH_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD35_SCD_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD35_SCD_STATE5 :: MATCH_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD35_SCD_STATE5_MATCH_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD35_SCD_STATE5_MATCH_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD35_SCD_STATE5 :: MATCH_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD35_SCD_STATE5_MATCH_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD35_SCD_STATE5_MATCH_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD35_RESERVED_STATE0 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD35_RESERVED_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD35_RESERVED_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD35_RESERVED_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD35_RESERVED_STATE1 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD35_RESERVED_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD35_RESERVED_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD35_RESERVED_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD35_RESERVED_STATE2 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD35_RESERVED_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD35_RESERVED_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD35_RESERVED_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD35_RESERVED_STATE3 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD35_RESERVED_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD35_RESERVED_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD35_RESERVED_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD36_SCD_MISC_CONFIG - SCD Misc Config Register
 ***************************************************************************/
/* XPT_RAVE :: SCD36_SCD_MISC_CONFIG :: reserved_for_eco0 [31:12] */
#define BCHP_XPT_RAVE_SCD36_SCD_MISC_CONFIG_reserved_for_eco0_MASK 0xfffff000
#define BCHP_XPT_RAVE_SCD36_SCD_MISC_CONFIG_reserved_for_eco0_SHIFT 12

/* XPT_RAVE :: SCD36_SCD_MISC_CONFIG :: CONTEXT_DMEM_BASE [11:00] */
#define BCHP_XPT_RAVE_SCD36_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_MASK 0x00000fff
#define BCHP_XPT_RAVE_SCD36_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *SCD36_SCD_COMP_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD36_SCD_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD36_SCD_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD36_SCD_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD36_SCD_COMP_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD36_SCD_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD36_SCD_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD36_SCD_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD36_SCD_COMP_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD36_SCD_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD36_SCD_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD36_SCD_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD36_SCD_COMP_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD36_SCD_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD36_SCD_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD36_SCD_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD36_SCD_COMP_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD36_SCD_COMP_STATE4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD36_SCD_COMP_STATE4_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD36_SCD_COMP_STATE4_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD36_SCD_COMP_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD36_SCD_COMP_STATE5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD36_SCD_COMP_STATE5_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD36_SCD_COMP_STATE5_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD36_SCD_COMP_STATE6 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD36_SCD_COMP_STATE6 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD36_SCD_COMP_STATE6_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD36_SCD_COMP_STATE6_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD36_SCD_COMP_STATE7 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD36_SCD_COMP_STATE7 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD36_SCD_COMP_STATE7_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD36_SCD_COMP_STATE7_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD36_SCD_COMP_STATE8 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD36_SCD_COMP_STATE8 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD36_SCD_COMP_STATE8_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD36_SCD_COMP_STATE8_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD36_SCD_COMP_STATE9 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD36_SCD_COMP_STATE9 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD36_SCD_COMP_STATE9_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD36_SCD_COMP_STATE9_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD36_SCD_COMP_STATE10 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD36_SCD_COMP_STATE10 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD36_SCD_COMP_STATE10_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD36_SCD_COMP_STATE10_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD36_SCD_COMP_STATE11 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD36_SCD_COMP_STATE11 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD36_SCD_COMP_STATE11_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD36_SCD_COMP_STATE11_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD36_RESERVE_COMP_STATE0 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD36_RESERVE_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD36_RESERVE_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD36_RESERVE_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD36_RESERVE_COMP_STATE1 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD36_RESERVE_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD36_RESERVE_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD36_RESERVE_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD36_RESERVE_COMP_STATE2 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD36_RESERVE_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD36_RESERVE_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD36_RESERVE_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD36_RESERVE_COMP_STATE3 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD36_RESERVE_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD36_RESERVE_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD36_RESERVE_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD36_SCD_PES_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD36_SCD_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD36_SCD_PES_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD36_SCD_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD36_SCD_PES_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD36_SCD_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD36_SCD_PES_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD36_SCD_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD36_SCD_PES_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD36_SCD_PES_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD36_SCD_PES_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD36_SCD_PES_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD36_SCD_PES_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD36_SCD_PES_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD36_SCD_PES_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD36_SCD_PES_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD36_SCD_PACKET_COUNT - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD36_SCD_PACKET_COUNT :: CX_PACKET_COUNT [31:00] */
#define BCHP_XPT_RAVE_SCD36_SCD_PACKET_COUNT_CX_PACKET_COUNT_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD36_SCD_PACKET_COUNT_CX_PACKET_COUNT_SHIFT 0

/***************************************************************************
 *SCD36_RESERVE_PES_STATE0 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD36_RESERVE_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD36_RESERVE_PES_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD36_RESERVE_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD36_RESERVE_PES_STATE1 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD36_RESERVE_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD36_RESERVE_PES_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD36_RESERVE_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD36_SCD_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD36_SCD_STATE0 :: COUNT_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD36_SCD_STATE0_COUNT_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD36_SCD_STATE0_COUNT_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD36_SCD_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD36_SCD_STATE1 :: COUNT_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD36_SCD_STATE1_COUNT_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD36_SCD_STATE1_COUNT_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD36_SCD_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD36_SCD_STATE2 :: COUNT_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD36_SCD_STATE2_COUNT_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD36_SCD_STATE2_COUNT_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD36_SCD_STATE2 :: COUNT_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD36_SCD_STATE2_COUNT_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD36_SCD_STATE2_COUNT_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD36_SCD_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD36_SCD_STATE3 :: MATCH_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD36_SCD_STATE3_MATCH_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD36_SCD_STATE3_MATCH_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD36_SCD_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD36_SCD_STATE4 :: MATCH_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD36_SCD_STATE4_MATCH_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD36_SCD_STATE4_MATCH_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD36_SCD_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD36_SCD_STATE5 :: MATCH_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD36_SCD_STATE5_MATCH_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD36_SCD_STATE5_MATCH_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD36_SCD_STATE5 :: MATCH_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD36_SCD_STATE5_MATCH_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD36_SCD_STATE5_MATCH_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD36_RESERVED_STATE0 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD36_RESERVED_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD36_RESERVED_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD36_RESERVED_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD36_RESERVED_STATE1 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD36_RESERVED_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD36_RESERVED_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD36_RESERVED_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD36_RESERVED_STATE2 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD36_RESERVED_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD36_RESERVED_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD36_RESERVED_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD36_RESERVED_STATE3 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD36_RESERVED_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD36_RESERVED_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD36_RESERVED_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD37_SCD_MISC_CONFIG - SCD Misc Config Register
 ***************************************************************************/
/* XPT_RAVE :: SCD37_SCD_MISC_CONFIG :: reserved_for_eco0 [31:12] */
#define BCHP_XPT_RAVE_SCD37_SCD_MISC_CONFIG_reserved_for_eco0_MASK 0xfffff000
#define BCHP_XPT_RAVE_SCD37_SCD_MISC_CONFIG_reserved_for_eco0_SHIFT 12

/* XPT_RAVE :: SCD37_SCD_MISC_CONFIG :: CONTEXT_DMEM_BASE [11:00] */
#define BCHP_XPT_RAVE_SCD37_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_MASK 0x00000fff
#define BCHP_XPT_RAVE_SCD37_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *SCD37_SCD_COMP_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD37_SCD_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD37_SCD_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD37_SCD_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD37_SCD_COMP_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD37_SCD_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD37_SCD_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD37_SCD_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD37_SCD_COMP_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD37_SCD_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD37_SCD_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD37_SCD_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD37_SCD_COMP_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD37_SCD_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD37_SCD_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD37_SCD_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD37_SCD_COMP_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD37_SCD_COMP_STATE4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD37_SCD_COMP_STATE4_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD37_SCD_COMP_STATE4_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD37_SCD_COMP_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD37_SCD_COMP_STATE5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD37_SCD_COMP_STATE5_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD37_SCD_COMP_STATE5_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD37_SCD_COMP_STATE6 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD37_SCD_COMP_STATE6 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD37_SCD_COMP_STATE6_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD37_SCD_COMP_STATE6_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD37_SCD_COMP_STATE7 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD37_SCD_COMP_STATE7 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD37_SCD_COMP_STATE7_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD37_SCD_COMP_STATE7_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD37_SCD_COMP_STATE8 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD37_SCD_COMP_STATE8 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD37_SCD_COMP_STATE8_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD37_SCD_COMP_STATE8_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD37_SCD_COMP_STATE9 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD37_SCD_COMP_STATE9 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD37_SCD_COMP_STATE9_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD37_SCD_COMP_STATE9_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD37_SCD_COMP_STATE10 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD37_SCD_COMP_STATE10 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD37_SCD_COMP_STATE10_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD37_SCD_COMP_STATE10_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD37_SCD_COMP_STATE11 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD37_SCD_COMP_STATE11 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD37_SCD_COMP_STATE11_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD37_SCD_COMP_STATE11_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD37_RESERVE_COMP_STATE0 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD37_RESERVE_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD37_RESERVE_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD37_RESERVE_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD37_RESERVE_COMP_STATE1 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD37_RESERVE_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD37_RESERVE_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD37_RESERVE_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD37_RESERVE_COMP_STATE2 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD37_RESERVE_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD37_RESERVE_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD37_RESERVE_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD37_RESERVE_COMP_STATE3 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD37_RESERVE_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD37_RESERVE_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD37_RESERVE_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD37_SCD_PES_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD37_SCD_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD37_SCD_PES_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD37_SCD_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD37_SCD_PES_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD37_SCD_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD37_SCD_PES_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD37_SCD_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD37_SCD_PES_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD37_SCD_PES_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD37_SCD_PES_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD37_SCD_PES_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD37_SCD_PES_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD37_SCD_PES_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD37_SCD_PES_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD37_SCD_PES_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD37_SCD_PACKET_COUNT - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD37_SCD_PACKET_COUNT :: CX_PACKET_COUNT [31:00] */
#define BCHP_XPT_RAVE_SCD37_SCD_PACKET_COUNT_CX_PACKET_COUNT_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD37_SCD_PACKET_COUNT_CX_PACKET_COUNT_SHIFT 0

/***************************************************************************
 *SCD37_RESERVE_PES_STATE0 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD37_RESERVE_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD37_RESERVE_PES_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD37_RESERVE_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD37_RESERVE_PES_STATE1 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD37_RESERVE_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD37_RESERVE_PES_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD37_RESERVE_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD37_SCD_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD37_SCD_STATE0 :: COUNT_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD37_SCD_STATE0_COUNT_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD37_SCD_STATE0_COUNT_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD37_SCD_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD37_SCD_STATE1 :: COUNT_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD37_SCD_STATE1_COUNT_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD37_SCD_STATE1_COUNT_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD37_SCD_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD37_SCD_STATE2 :: COUNT_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD37_SCD_STATE2_COUNT_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD37_SCD_STATE2_COUNT_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD37_SCD_STATE2 :: COUNT_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD37_SCD_STATE2_COUNT_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD37_SCD_STATE2_COUNT_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD37_SCD_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD37_SCD_STATE3 :: MATCH_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD37_SCD_STATE3_MATCH_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD37_SCD_STATE3_MATCH_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD37_SCD_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD37_SCD_STATE4 :: MATCH_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD37_SCD_STATE4_MATCH_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD37_SCD_STATE4_MATCH_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD37_SCD_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD37_SCD_STATE5 :: MATCH_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD37_SCD_STATE5_MATCH_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD37_SCD_STATE5_MATCH_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD37_SCD_STATE5 :: MATCH_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD37_SCD_STATE5_MATCH_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD37_SCD_STATE5_MATCH_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD37_RESERVED_STATE0 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD37_RESERVED_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD37_RESERVED_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD37_RESERVED_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD37_RESERVED_STATE1 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD37_RESERVED_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD37_RESERVED_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD37_RESERVED_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD37_RESERVED_STATE2 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD37_RESERVED_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD37_RESERVED_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD37_RESERVED_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD37_RESERVED_STATE3 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD37_RESERVED_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD37_RESERVED_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD37_RESERVED_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD38_SCD_MISC_CONFIG - SCD Misc Config Register
 ***************************************************************************/
/* XPT_RAVE :: SCD38_SCD_MISC_CONFIG :: reserved_for_eco0 [31:12] */
#define BCHP_XPT_RAVE_SCD38_SCD_MISC_CONFIG_reserved_for_eco0_MASK 0xfffff000
#define BCHP_XPT_RAVE_SCD38_SCD_MISC_CONFIG_reserved_for_eco0_SHIFT 12

/* XPT_RAVE :: SCD38_SCD_MISC_CONFIG :: CONTEXT_DMEM_BASE [11:00] */
#define BCHP_XPT_RAVE_SCD38_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_MASK 0x00000fff
#define BCHP_XPT_RAVE_SCD38_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *SCD38_SCD_COMP_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD38_SCD_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD38_SCD_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD38_SCD_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD38_SCD_COMP_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD38_SCD_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD38_SCD_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD38_SCD_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD38_SCD_COMP_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD38_SCD_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD38_SCD_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD38_SCD_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD38_SCD_COMP_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD38_SCD_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD38_SCD_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD38_SCD_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD38_SCD_COMP_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD38_SCD_COMP_STATE4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD38_SCD_COMP_STATE4_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD38_SCD_COMP_STATE4_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD38_SCD_COMP_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD38_SCD_COMP_STATE5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD38_SCD_COMP_STATE5_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD38_SCD_COMP_STATE5_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD38_SCD_COMP_STATE6 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD38_SCD_COMP_STATE6 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD38_SCD_COMP_STATE6_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD38_SCD_COMP_STATE6_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD38_SCD_COMP_STATE7 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD38_SCD_COMP_STATE7 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD38_SCD_COMP_STATE7_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD38_SCD_COMP_STATE7_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD38_SCD_COMP_STATE8 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD38_SCD_COMP_STATE8 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD38_SCD_COMP_STATE8_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD38_SCD_COMP_STATE8_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD38_SCD_COMP_STATE9 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD38_SCD_COMP_STATE9 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD38_SCD_COMP_STATE9_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD38_SCD_COMP_STATE9_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD38_SCD_COMP_STATE10 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD38_SCD_COMP_STATE10 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD38_SCD_COMP_STATE10_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD38_SCD_COMP_STATE10_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD38_SCD_COMP_STATE11 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD38_SCD_COMP_STATE11 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD38_SCD_COMP_STATE11_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD38_SCD_COMP_STATE11_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD38_RESERVE_COMP_STATE0 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD38_RESERVE_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD38_RESERVE_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD38_RESERVE_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD38_RESERVE_COMP_STATE1 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD38_RESERVE_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD38_RESERVE_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD38_RESERVE_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD38_RESERVE_COMP_STATE2 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD38_RESERVE_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD38_RESERVE_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD38_RESERVE_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD38_RESERVE_COMP_STATE3 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD38_RESERVE_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD38_RESERVE_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD38_RESERVE_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD38_SCD_PES_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD38_SCD_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD38_SCD_PES_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD38_SCD_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD38_SCD_PES_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD38_SCD_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD38_SCD_PES_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD38_SCD_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD38_SCD_PES_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD38_SCD_PES_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD38_SCD_PES_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD38_SCD_PES_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD38_SCD_PES_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD38_SCD_PES_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD38_SCD_PES_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD38_SCD_PES_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD38_SCD_PACKET_COUNT - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD38_SCD_PACKET_COUNT :: CX_PACKET_COUNT [31:00] */
#define BCHP_XPT_RAVE_SCD38_SCD_PACKET_COUNT_CX_PACKET_COUNT_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD38_SCD_PACKET_COUNT_CX_PACKET_COUNT_SHIFT 0

/***************************************************************************
 *SCD38_RESERVE_PES_STATE0 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD38_RESERVE_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD38_RESERVE_PES_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD38_RESERVE_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD38_RESERVE_PES_STATE1 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD38_RESERVE_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD38_RESERVE_PES_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD38_RESERVE_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD38_SCD_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD38_SCD_STATE0 :: COUNT_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD38_SCD_STATE0_COUNT_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD38_SCD_STATE0_COUNT_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD38_SCD_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD38_SCD_STATE1 :: COUNT_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD38_SCD_STATE1_COUNT_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD38_SCD_STATE1_COUNT_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD38_SCD_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD38_SCD_STATE2 :: COUNT_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD38_SCD_STATE2_COUNT_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD38_SCD_STATE2_COUNT_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD38_SCD_STATE2 :: COUNT_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD38_SCD_STATE2_COUNT_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD38_SCD_STATE2_COUNT_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD38_SCD_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD38_SCD_STATE3 :: MATCH_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD38_SCD_STATE3_MATCH_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD38_SCD_STATE3_MATCH_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD38_SCD_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD38_SCD_STATE4 :: MATCH_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD38_SCD_STATE4_MATCH_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD38_SCD_STATE4_MATCH_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD38_SCD_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD38_SCD_STATE5 :: MATCH_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD38_SCD_STATE5_MATCH_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD38_SCD_STATE5_MATCH_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD38_SCD_STATE5 :: MATCH_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD38_SCD_STATE5_MATCH_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD38_SCD_STATE5_MATCH_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD38_RESERVED_STATE0 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD38_RESERVED_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD38_RESERVED_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD38_RESERVED_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD38_RESERVED_STATE1 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD38_RESERVED_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD38_RESERVED_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD38_RESERVED_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD38_RESERVED_STATE2 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD38_RESERVED_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD38_RESERVED_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD38_RESERVED_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD38_RESERVED_STATE3 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD38_RESERVED_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD38_RESERVED_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD38_RESERVED_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD39_SCD_MISC_CONFIG - SCD Misc Config Register
 ***************************************************************************/
/* XPT_RAVE :: SCD39_SCD_MISC_CONFIG :: reserved_for_eco0 [31:12] */
#define BCHP_XPT_RAVE_SCD39_SCD_MISC_CONFIG_reserved_for_eco0_MASK 0xfffff000
#define BCHP_XPT_RAVE_SCD39_SCD_MISC_CONFIG_reserved_for_eco0_SHIFT 12

/* XPT_RAVE :: SCD39_SCD_MISC_CONFIG :: CONTEXT_DMEM_BASE [11:00] */
#define BCHP_XPT_RAVE_SCD39_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_MASK 0x00000fff
#define BCHP_XPT_RAVE_SCD39_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *SCD39_SCD_COMP_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD39_SCD_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD39_SCD_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD39_SCD_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD39_SCD_COMP_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD39_SCD_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD39_SCD_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD39_SCD_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD39_SCD_COMP_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD39_SCD_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD39_SCD_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD39_SCD_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD39_SCD_COMP_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD39_SCD_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD39_SCD_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD39_SCD_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD39_SCD_COMP_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD39_SCD_COMP_STATE4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD39_SCD_COMP_STATE4_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD39_SCD_COMP_STATE4_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD39_SCD_COMP_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD39_SCD_COMP_STATE5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD39_SCD_COMP_STATE5_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD39_SCD_COMP_STATE5_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD39_SCD_COMP_STATE6 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD39_SCD_COMP_STATE6 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD39_SCD_COMP_STATE6_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD39_SCD_COMP_STATE6_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD39_SCD_COMP_STATE7 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD39_SCD_COMP_STATE7 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD39_SCD_COMP_STATE7_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD39_SCD_COMP_STATE7_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD39_SCD_COMP_STATE8 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD39_SCD_COMP_STATE8 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD39_SCD_COMP_STATE8_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD39_SCD_COMP_STATE8_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD39_SCD_COMP_STATE9 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD39_SCD_COMP_STATE9 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD39_SCD_COMP_STATE9_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD39_SCD_COMP_STATE9_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD39_SCD_COMP_STATE10 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD39_SCD_COMP_STATE10 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD39_SCD_COMP_STATE10_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD39_SCD_COMP_STATE10_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD39_SCD_COMP_STATE11 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD39_SCD_COMP_STATE11 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD39_SCD_COMP_STATE11_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD39_SCD_COMP_STATE11_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD39_RESERVE_COMP_STATE0 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD39_RESERVE_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD39_RESERVE_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD39_RESERVE_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD39_RESERVE_COMP_STATE1 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD39_RESERVE_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD39_RESERVE_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD39_RESERVE_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD39_RESERVE_COMP_STATE2 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD39_RESERVE_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD39_RESERVE_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD39_RESERVE_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD39_RESERVE_COMP_STATE3 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD39_RESERVE_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD39_RESERVE_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD39_RESERVE_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD39_SCD_PES_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD39_SCD_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD39_SCD_PES_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD39_SCD_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD39_SCD_PES_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD39_SCD_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD39_SCD_PES_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD39_SCD_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD39_SCD_PES_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD39_SCD_PES_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD39_SCD_PES_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD39_SCD_PES_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD39_SCD_PES_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD39_SCD_PES_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD39_SCD_PES_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD39_SCD_PES_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD39_SCD_PACKET_COUNT - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD39_SCD_PACKET_COUNT :: CX_PACKET_COUNT [31:00] */
#define BCHP_XPT_RAVE_SCD39_SCD_PACKET_COUNT_CX_PACKET_COUNT_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD39_SCD_PACKET_COUNT_CX_PACKET_COUNT_SHIFT 0

/***************************************************************************
 *SCD39_RESERVE_PES_STATE0 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD39_RESERVE_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD39_RESERVE_PES_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD39_RESERVE_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD39_RESERVE_PES_STATE1 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD39_RESERVE_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD39_RESERVE_PES_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD39_RESERVE_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD39_SCD_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD39_SCD_STATE0 :: COUNT_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD39_SCD_STATE0_COUNT_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD39_SCD_STATE0_COUNT_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD39_SCD_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD39_SCD_STATE1 :: COUNT_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD39_SCD_STATE1_COUNT_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD39_SCD_STATE1_COUNT_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD39_SCD_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD39_SCD_STATE2 :: COUNT_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD39_SCD_STATE2_COUNT_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD39_SCD_STATE2_COUNT_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD39_SCD_STATE2 :: COUNT_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD39_SCD_STATE2_COUNT_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD39_SCD_STATE2_COUNT_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD39_SCD_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD39_SCD_STATE3 :: MATCH_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD39_SCD_STATE3_MATCH_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD39_SCD_STATE3_MATCH_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD39_SCD_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD39_SCD_STATE4 :: MATCH_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD39_SCD_STATE4_MATCH_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD39_SCD_STATE4_MATCH_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD39_SCD_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD39_SCD_STATE5 :: MATCH_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD39_SCD_STATE5_MATCH_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD39_SCD_STATE5_MATCH_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD39_SCD_STATE5 :: MATCH_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD39_SCD_STATE5_MATCH_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD39_SCD_STATE5_MATCH_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD39_RESERVED_STATE0 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD39_RESERVED_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD39_RESERVED_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD39_RESERVED_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD39_RESERVED_STATE1 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD39_RESERVED_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD39_RESERVED_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD39_RESERVED_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD39_RESERVED_STATE2 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD39_RESERVED_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD39_RESERVED_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD39_RESERVED_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD39_RESERVED_STATE3 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD39_RESERVED_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD39_RESERVED_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD39_RESERVED_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD40_SCD_MISC_CONFIG - SCD Misc Config Register
 ***************************************************************************/
/* XPT_RAVE :: SCD40_SCD_MISC_CONFIG :: reserved_for_eco0 [31:12] */
#define BCHP_XPT_RAVE_SCD40_SCD_MISC_CONFIG_reserved_for_eco0_MASK 0xfffff000
#define BCHP_XPT_RAVE_SCD40_SCD_MISC_CONFIG_reserved_for_eco0_SHIFT 12

/* XPT_RAVE :: SCD40_SCD_MISC_CONFIG :: CONTEXT_DMEM_BASE [11:00] */
#define BCHP_XPT_RAVE_SCD40_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_MASK 0x00000fff
#define BCHP_XPT_RAVE_SCD40_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *SCD40_SCD_COMP_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD40_SCD_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD40_SCD_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD40_SCD_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD40_SCD_COMP_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD40_SCD_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD40_SCD_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD40_SCD_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD40_SCD_COMP_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD40_SCD_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD40_SCD_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD40_SCD_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD40_SCD_COMP_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD40_SCD_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD40_SCD_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD40_SCD_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD40_SCD_COMP_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD40_SCD_COMP_STATE4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD40_SCD_COMP_STATE4_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD40_SCD_COMP_STATE4_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD40_SCD_COMP_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD40_SCD_COMP_STATE5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD40_SCD_COMP_STATE5_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD40_SCD_COMP_STATE5_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD40_SCD_COMP_STATE6 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD40_SCD_COMP_STATE6 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD40_SCD_COMP_STATE6_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD40_SCD_COMP_STATE6_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD40_SCD_COMP_STATE7 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD40_SCD_COMP_STATE7 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD40_SCD_COMP_STATE7_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD40_SCD_COMP_STATE7_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD40_SCD_COMP_STATE8 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD40_SCD_COMP_STATE8 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD40_SCD_COMP_STATE8_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD40_SCD_COMP_STATE8_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD40_SCD_COMP_STATE9 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD40_SCD_COMP_STATE9 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD40_SCD_COMP_STATE9_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD40_SCD_COMP_STATE9_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD40_SCD_COMP_STATE10 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD40_SCD_COMP_STATE10 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD40_SCD_COMP_STATE10_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD40_SCD_COMP_STATE10_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD40_SCD_COMP_STATE11 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD40_SCD_COMP_STATE11 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD40_SCD_COMP_STATE11_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD40_SCD_COMP_STATE11_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD40_RESERVE_COMP_STATE0 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD40_RESERVE_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD40_RESERVE_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD40_RESERVE_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD40_RESERVE_COMP_STATE1 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD40_RESERVE_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD40_RESERVE_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD40_RESERVE_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD40_RESERVE_COMP_STATE2 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD40_RESERVE_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD40_RESERVE_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD40_RESERVE_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD40_RESERVE_COMP_STATE3 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD40_RESERVE_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD40_RESERVE_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD40_RESERVE_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD40_SCD_PES_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD40_SCD_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD40_SCD_PES_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD40_SCD_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD40_SCD_PES_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD40_SCD_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD40_SCD_PES_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD40_SCD_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD40_SCD_PES_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD40_SCD_PES_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD40_SCD_PES_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD40_SCD_PES_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD40_SCD_PES_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD40_SCD_PES_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD40_SCD_PES_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD40_SCD_PES_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD40_SCD_PACKET_COUNT - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD40_SCD_PACKET_COUNT :: CX_PACKET_COUNT [31:00] */
#define BCHP_XPT_RAVE_SCD40_SCD_PACKET_COUNT_CX_PACKET_COUNT_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD40_SCD_PACKET_COUNT_CX_PACKET_COUNT_SHIFT 0

/***************************************************************************
 *SCD40_RESERVE_PES_STATE0 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD40_RESERVE_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD40_RESERVE_PES_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD40_RESERVE_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD40_RESERVE_PES_STATE1 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD40_RESERVE_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD40_RESERVE_PES_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD40_RESERVE_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD40_SCD_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD40_SCD_STATE0 :: COUNT_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD40_SCD_STATE0_COUNT_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD40_SCD_STATE0_COUNT_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD40_SCD_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD40_SCD_STATE1 :: COUNT_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD40_SCD_STATE1_COUNT_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD40_SCD_STATE1_COUNT_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD40_SCD_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD40_SCD_STATE2 :: COUNT_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD40_SCD_STATE2_COUNT_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD40_SCD_STATE2_COUNT_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD40_SCD_STATE2 :: COUNT_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD40_SCD_STATE2_COUNT_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD40_SCD_STATE2_COUNT_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD40_SCD_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD40_SCD_STATE3 :: MATCH_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD40_SCD_STATE3_MATCH_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD40_SCD_STATE3_MATCH_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD40_SCD_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD40_SCD_STATE4 :: MATCH_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD40_SCD_STATE4_MATCH_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD40_SCD_STATE4_MATCH_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD40_SCD_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD40_SCD_STATE5 :: MATCH_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD40_SCD_STATE5_MATCH_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD40_SCD_STATE5_MATCH_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD40_SCD_STATE5 :: MATCH_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD40_SCD_STATE5_MATCH_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD40_SCD_STATE5_MATCH_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD40_RESERVED_STATE0 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD40_RESERVED_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD40_RESERVED_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD40_RESERVED_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD40_RESERVED_STATE1 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD40_RESERVED_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD40_RESERVED_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD40_RESERVED_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD40_RESERVED_STATE2 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD40_RESERVED_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD40_RESERVED_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD40_RESERVED_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD40_RESERVED_STATE3 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD40_RESERVED_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD40_RESERVED_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD40_RESERVED_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD41_SCD_MISC_CONFIG - SCD Misc Config Register
 ***************************************************************************/
/* XPT_RAVE :: SCD41_SCD_MISC_CONFIG :: reserved_for_eco0 [31:12] */
#define BCHP_XPT_RAVE_SCD41_SCD_MISC_CONFIG_reserved_for_eco0_MASK 0xfffff000
#define BCHP_XPT_RAVE_SCD41_SCD_MISC_CONFIG_reserved_for_eco0_SHIFT 12

/* XPT_RAVE :: SCD41_SCD_MISC_CONFIG :: CONTEXT_DMEM_BASE [11:00] */
#define BCHP_XPT_RAVE_SCD41_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_MASK 0x00000fff
#define BCHP_XPT_RAVE_SCD41_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *SCD41_SCD_COMP_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD41_SCD_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD41_SCD_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD41_SCD_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD41_SCD_COMP_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD41_SCD_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD41_SCD_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD41_SCD_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD41_SCD_COMP_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD41_SCD_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD41_SCD_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD41_SCD_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD41_SCD_COMP_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD41_SCD_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD41_SCD_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD41_SCD_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD41_SCD_COMP_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD41_SCD_COMP_STATE4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD41_SCD_COMP_STATE4_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD41_SCD_COMP_STATE4_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD41_SCD_COMP_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD41_SCD_COMP_STATE5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD41_SCD_COMP_STATE5_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD41_SCD_COMP_STATE5_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD41_SCD_COMP_STATE6 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD41_SCD_COMP_STATE6 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD41_SCD_COMP_STATE6_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD41_SCD_COMP_STATE6_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD41_SCD_COMP_STATE7 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD41_SCD_COMP_STATE7 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD41_SCD_COMP_STATE7_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD41_SCD_COMP_STATE7_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD41_SCD_COMP_STATE8 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD41_SCD_COMP_STATE8 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD41_SCD_COMP_STATE8_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD41_SCD_COMP_STATE8_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD41_SCD_COMP_STATE9 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD41_SCD_COMP_STATE9 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD41_SCD_COMP_STATE9_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD41_SCD_COMP_STATE9_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD41_SCD_COMP_STATE10 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD41_SCD_COMP_STATE10 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD41_SCD_COMP_STATE10_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD41_SCD_COMP_STATE10_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD41_SCD_COMP_STATE11 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD41_SCD_COMP_STATE11 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD41_SCD_COMP_STATE11_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD41_SCD_COMP_STATE11_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD41_RESERVE_COMP_STATE0 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD41_RESERVE_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD41_RESERVE_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD41_RESERVE_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD41_RESERVE_COMP_STATE1 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD41_RESERVE_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD41_RESERVE_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD41_RESERVE_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD41_RESERVE_COMP_STATE2 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD41_RESERVE_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD41_RESERVE_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD41_RESERVE_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD41_RESERVE_COMP_STATE3 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD41_RESERVE_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD41_RESERVE_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD41_RESERVE_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD41_SCD_PES_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD41_SCD_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD41_SCD_PES_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD41_SCD_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD41_SCD_PES_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD41_SCD_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD41_SCD_PES_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD41_SCD_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD41_SCD_PES_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD41_SCD_PES_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD41_SCD_PES_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD41_SCD_PES_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD41_SCD_PES_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD41_SCD_PES_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD41_SCD_PES_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD41_SCD_PES_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD41_SCD_PACKET_COUNT - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD41_SCD_PACKET_COUNT :: CX_PACKET_COUNT [31:00] */
#define BCHP_XPT_RAVE_SCD41_SCD_PACKET_COUNT_CX_PACKET_COUNT_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD41_SCD_PACKET_COUNT_CX_PACKET_COUNT_SHIFT 0

/***************************************************************************
 *SCD41_RESERVE_PES_STATE0 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD41_RESERVE_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD41_RESERVE_PES_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD41_RESERVE_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD41_RESERVE_PES_STATE1 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD41_RESERVE_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD41_RESERVE_PES_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD41_RESERVE_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD41_SCD_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD41_SCD_STATE0 :: COUNT_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD41_SCD_STATE0_COUNT_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD41_SCD_STATE0_COUNT_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD41_SCD_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD41_SCD_STATE1 :: COUNT_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD41_SCD_STATE1_COUNT_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD41_SCD_STATE1_COUNT_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD41_SCD_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD41_SCD_STATE2 :: COUNT_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD41_SCD_STATE2_COUNT_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD41_SCD_STATE2_COUNT_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD41_SCD_STATE2 :: COUNT_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD41_SCD_STATE2_COUNT_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD41_SCD_STATE2_COUNT_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD41_SCD_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD41_SCD_STATE3 :: MATCH_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD41_SCD_STATE3_MATCH_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD41_SCD_STATE3_MATCH_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD41_SCD_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD41_SCD_STATE4 :: MATCH_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD41_SCD_STATE4_MATCH_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD41_SCD_STATE4_MATCH_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD41_SCD_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD41_SCD_STATE5 :: MATCH_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD41_SCD_STATE5_MATCH_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD41_SCD_STATE5_MATCH_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD41_SCD_STATE5 :: MATCH_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD41_SCD_STATE5_MATCH_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD41_SCD_STATE5_MATCH_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD41_RESERVED_STATE0 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD41_RESERVED_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD41_RESERVED_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD41_RESERVED_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD41_RESERVED_STATE1 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD41_RESERVED_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD41_RESERVED_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD41_RESERVED_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD41_RESERVED_STATE2 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD41_RESERVED_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD41_RESERVED_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD41_RESERVED_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD41_RESERVED_STATE3 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD41_RESERVED_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD41_RESERVED_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD41_RESERVED_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD42_SCD_MISC_CONFIG - SCD Misc Config Register
 ***************************************************************************/
/* XPT_RAVE :: SCD42_SCD_MISC_CONFIG :: reserved_for_eco0 [31:12] */
#define BCHP_XPT_RAVE_SCD42_SCD_MISC_CONFIG_reserved_for_eco0_MASK 0xfffff000
#define BCHP_XPT_RAVE_SCD42_SCD_MISC_CONFIG_reserved_for_eco0_SHIFT 12

/* XPT_RAVE :: SCD42_SCD_MISC_CONFIG :: CONTEXT_DMEM_BASE [11:00] */
#define BCHP_XPT_RAVE_SCD42_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_MASK 0x00000fff
#define BCHP_XPT_RAVE_SCD42_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *SCD42_SCD_COMP_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD42_SCD_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD42_SCD_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD42_SCD_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD42_SCD_COMP_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD42_SCD_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD42_SCD_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD42_SCD_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD42_SCD_COMP_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD42_SCD_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD42_SCD_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD42_SCD_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD42_SCD_COMP_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD42_SCD_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD42_SCD_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD42_SCD_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD42_SCD_COMP_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD42_SCD_COMP_STATE4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD42_SCD_COMP_STATE4_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD42_SCD_COMP_STATE4_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD42_SCD_COMP_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD42_SCD_COMP_STATE5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD42_SCD_COMP_STATE5_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD42_SCD_COMP_STATE5_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD42_SCD_COMP_STATE6 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD42_SCD_COMP_STATE6 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD42_SCD_COMP_STATE6_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD42_SCD_COMP_STATE6_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD42_SCD_COMP_STATE7 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD42_SCD_COMP_STATE7 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD42_SCD_COMP_STATE7_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD42_SCD_COMP_STATE7_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD42_SCD_COMP_STATE8 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD42_SCD_COMP_STATE8 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD42_SCD_COMP_STATE8_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD42_SCD_COMP_STATE8_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD42_SCD_COMP_STATE9 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD42_SCD_COMP_STATE9 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD42_SCD_COMP_STATE9_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD42_SCD_COMP_STATE9_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD42_SCD_COMP_STATE10 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD42_SCD_COMP_STATE10 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD42_SCD_COMP_STATE10_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD42_SCD_COMP_STATE10_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD42_SCD_COMP_STATE11 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD42_SCD_COMP_STATE11 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD42_SCD_COMP_STATE11_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD42_SCD_COMP_STATE11_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD42_RESERVE_COMP_STATE0 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD42_RESERVE_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD42_RESERVE_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD42_RESERVE_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD42_RESERVE_COMP_STATE1 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD42_RESERVE_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD42_RESERVE_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD42_RESERVE_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD42_RESERVE_COMP_STATE2 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD42_RESERVE_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD42_RESERVE_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD42_RESERVE_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD42_RESERVE_COMP_STATE3 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD42_RESERVE_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD42_RESERVE_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD42_RESERVE_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD42_SCD_PES_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD42_SCD_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD42_SCD_PES_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD42_SCD_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD42_SCD_PES_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD42_SCD_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD42_SCD_PES_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD42_SCD_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD42_SCD_PES_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD42_SCD_PES_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD42_SCD_PES_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD42_SCD_PES_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD42_SCD_PES_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD42_SCD_PES_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD42_SCD_PES_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD42_SCD_PES_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD42_SCD_PACKET_COUNT - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD42_SCD_PACKET_COUNT :: CX_PACKET_COUNT [31:00] */
#define BCHP_XPT_RAVE_SCD42_SCD_PACKET_COUNT_CX_PACKET_COUNT_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD42_SCD_PACKET_COUNT_CX_PACKET_COUNT_SHIFT 0

/***************************************************************************
 *SCD42_RESERVE_PES_STATE0 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD42_RESERVE_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD42_RESERVE_PES_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD42_RESERVE_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD42_RESERVE_PES_STATE1 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD42_RESERVE_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD42_RESERVE_PES_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD42_RESERVE_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD42_SCD_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD42_SCD_STATE0 :: COUNT_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD42_SCD_STATE0_COUNT_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD42_SCD_STATE0_COUNT_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD42_SCD_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD42_SCD_STATE1 :: COUNT_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD42_SCD_STATE1_COUNT_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD42_SCD_STATE1_COUNT_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD42_SCD_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD42_SCD_STATE2 :: COUNT_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD42_SCD_STATE2_COUNT_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD42_SCD_STATE2_COUNT_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD42_SCD_STATE2 :: COUNT_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD42_SCD_STATE2_COUNT_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD42_SCD_STATE2_COUNT_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD42_SCD_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD42_SCD_STATE3 :: MATCH_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD42_SCD_STATE3_MATCH_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD42_SCD_STATE3_MATCH_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD42_SCD_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD42_SCD_STATE4 :: MATCH_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD42_SCD_STATE4_MATCH_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD42_SCD_STATE4_MATCH_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD42_SCD_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD42_SCD_STATE5 :: MATCH_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD42_SCD_STATE5_MATCH_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD42_SCD_STATE5_MATCH_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD42_SCD_STATE5 :: MATCH_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD42_SCD_STATE5_MATCH_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD42_SCD_STATE5_MATCH_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD42_RESERVED_STATE0 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD42_RESERVED_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD42_RESERVED_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD42_RESERVED_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD42_RESERVED_STATE1 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD42_RESERVED_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD42_RESERVED_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD42_RESERVED_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD42_RESERVED_STATE2 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD42_RESERVED_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD42_RESERVED_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD42_RESERVED_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD42_RESERVED_STATE3 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD42_RESERVED_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD42_RESERVED_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD42_RESERVED_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD43_SCD_MISC_CONFIG - SCD Misc Config Register
 ***************************************************************************/
/* XPT_RAVE :: SCD43_SCD_MISC_CONFIG :: reserved_for_eco0 [31:12] */
#define BCHP_XPT_RAVE_SCD43_SCD_MISC_CONFIG_reserved_for_eco0_MASK 0xfffff000
#define BCHP_XPT_RAVE_SCD43_SCD_MISC_CONFIG_reserved_for_eco0_SHIFT 12

/* XPT_RAVE :: SCD43_SCD_MISC_CONFIG :: CONTEXT_DMEM_BASE [11:00] */
#define BCHP_XPT_RAVE_SCD43_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_MASK 0x00000fff
#define BCHP_XPT_RAVE_SCD43_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *SCD43_SCD_COMP_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD43_SCD_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD43_SCD_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD43_SCD_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD43_SCD_COMP_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD43_SCD_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD43_SCD_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD43_SCD_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD43_SCD_COMP_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD43_SCD_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD43_SCD_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD43_SCD_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD43_SCD_COMP_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD43_SCD_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD43_SCD_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD43_SCD_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD43_SCD_COMP_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD43_SCD_COMP_STATE4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD43_SCD_COMP_STATE4_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD43_SCD_COMP_STATE4_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD43_SCD_COMP_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD43_SCD_COMP_STATE5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD43_SCD_COMP_STATE5_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD43_SCD_COMP_STATE5_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD43_SCD_COMP_STATE6 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD43_SCD_COMP_STATE6 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD43_SCD_COMP_STATE6_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD43_SCD_COMP_STATE6_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD43_SCD_COMP_STATE7 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD43_SCD_COMP_STATE7 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD43_SCD_COMP_STATE7_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD43_SCD_COMP_STATE7_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD43_SCD_COMP_STATE8 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD43_SCD_COMP_STATE8 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD43_SCD_COMP_STATE8_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD43_SCD_COMP_STATE8_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD43_SCD_COMP_STATE9 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD43_SCD_COMP_STATE9 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD43_SCD_COMP_STATE9_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD43_SCD_COMP_STATE9_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD43_SCD_COMP_STATE10 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD43_SCD_COMP_STATE10 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD43_SCD_COMP_STATE10_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD43_SCD_COMP_STATE10_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD43_SCD_COMP_STATE11 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD43_SCD_COMP_STATE11 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD43_SCD_COMP_STATE11_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD43_SCD_COMP_STATE11_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD43_RESERVE_COMP_STATE0 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD43_RESERVE_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD43_RESERVE_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD43_RESERVE_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD43_RESERVE_COMP_STATE1 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD43_RESERVE_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD43_RESERVE_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD43_RESERVE_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD43_RESERVE_COMP_STATE2 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD43_RESERVE_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD43_RESERVE_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD43_RESERVE_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD43_RESERVE_COMP_STATE3 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD43_RESERVE_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD43_RESERVE_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD43_RESERVE_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD43_SCD_PES_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD43_SCD_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD43_SCD_PES_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD43_SCD_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD43_SCD_PES_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD43_SCD_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD43_SCD_PES_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD43_SCD_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD43_SCD_PES_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD43_SCD_PES_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD43_SCD_PES_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD43_SCD_PES_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD43_SCD_PES_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD43_SCD_PES_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD43_SCD_PES_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD43_SCD_PES_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD43_SCD_PACKET_COUNT - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD43_SCD_PACKET_COUNT :: CX_PACKET_COUNT [31:00] */
#define BCHP_XPT_RAVE_SCD43_SCD_PACKET_COUNT_CX_PACKET_COUNT_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD43_SCD_PACKET_COUNT_CX_PACKET_COUNT_SHIFT 0

/***************************************************************************
 *SCD43_RESERVE_PES_STATE0 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD43_RESERVE_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD43_RESERVE_PES_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD43_RESERVE_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD43_RESERVE_PES_STATE1 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD43_RESERVE_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD43_RESERVE_PES_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD43_RESERVE_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD43_SCD_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD43_SCD_STATE0 :: COUNT_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD43_SCD_STATE0_COUNT_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD43_SCD_STATE0_COUNT_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD43_SCD_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD43_SCD_STATE1 :: COUNT_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD43_SCD_STATE1_COUNT_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD43_SCD_STATE1_COUNT_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD43_SCD_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD43_SCD_STATE2 :: COUNT_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD43_SCD_STATE2_COUNT_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD43_SCD_STATE2_COUNT_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD43_SCD_STATE2 :: COUNT_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD43_SCD_STATE2_COUNT_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD43_SCD_STATE2_COUNT_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD43_SCD_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD43_SCD_STATE3 :: MATCH_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD43_SCD_STATE3_MATCH_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD43_SCD_STATE3_MATCH_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD43_SCD_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD43_SCD_STATE4 :: MATCH_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD43_SCD_STATE4_MATCH_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD43_SCD_STATE4_MATCH_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD43_SCD_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD43_SCD_STATE5 :: MATCH_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD43_SCD_STATE5_MATCH_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD43_SCD_STATE5_MATCH_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD43_SCD_STATE5 :: MATCH_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD43_SCD_STATE5_MATCH_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD43_SCD_STATE5_MATCH_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD43_RESERVED_STATE0 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD43_RESERVED_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD43_RESERVED_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD43_RESERVED_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD43_RESERVED_STATE1 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD43_RESERVED_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD43_RESERVED_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD43_RESERVED_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD43_RESERVED_STATE2 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD43_RESERVED_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD43_RESERVED_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD43_RESERVED_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD43_RESERVED_STATE3 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD43_RESERVED_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD43_RESERVED_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD43_RESERVED_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD44_SCD_MISC_CONFIG - SCD Misc Config Register
 ***************************************************************************/
/* XPT_RAVE :: SCD44_SCD_MISC_CONFIG :: reserved_for_eco0 [31:12] */
#define BCHP_XPT_RAVE_SCD44_SCD_MISC_CONFIG_reserved_for_eco0_MASK 0xfffff000
#define BCHP_XPT_RAVE_SCD44_SCD_MISC_CONFIG_reserved_for_eco0_SHIFT 12

/* XPT_RAVE :: SCD44_SCD_MISC_CONFIG :: CONTEXT_DMEM_BASE [11:00] */
#define BCHP_XPT_RAVE_SCD44_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_MASK 0x00000fff
#define BCHP_XPT_RAVE_SCD44_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *SCD44_SCD_COMP_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD44_SCD_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD44_SCD_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD44_SCD_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD44_SCD_COMP_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD44_SCD_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD44_SCD_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD44_SCD_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD44_SCD_COMP_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD44_SCD_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD44_SCD_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD44_SCD_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD44_SCD_COMP_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD44_SCD_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD44_SCD_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD44_SCD_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD44_SCD_COMP_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD44_SCD_COMP_STATE4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD44_SCD_COMP_STATE4_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD44_SCD_COMP_STATE4_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD44_SCD_COMP_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD44_SCD_COMP_STATE5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD44_SCD_COMP_STATE5_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD44_SCD_COMP_STATE5_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD44_SCD_COMP_STATE6 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD44_SCD_COMP_STATE6 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD44_SCD_COMP_STATE6_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD44_SCD_COMP_STATE6_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD44_SCD_COMP_STATE7 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD44_SCD_COMP_STATE7 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD44_SCD_COMP_STATE7_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD44_SCD_COMP_STATE7_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD44_SCD_COMP_STATE8 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD44_SCD_COMP_STATE8 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD44_SCD_COMP_STATE8_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD44_SCD_COMP_STATE8_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD44_SCD_COMP_STATE9 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD44_SCD_COMP_STATE9 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD44_SCD_COMP_STATE9_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD44_SCD_COMP_STATE9_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD44_SCD_COMP_STATE10 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD44_SCD_COMP_STATE10 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD44_SCD_COMP_STATE10_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD44_SCD_COMP_STATE10_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD44_SCD_COMP_STATE11 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD44_SCD_COMP_STATE11 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD44_SCD_COMP_STATE11_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD44_SCD_COMP_STATE11_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD44_RESERVE_COMP_STATE0 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD44_RESERVE_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD44_RESERVE_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD44_RESERVE_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD44_RESERVE_COMP_STATE1 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD44_RESERVE_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD44_RESERVE_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD44_RESERVE_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD44_RESERVE_COMP_STATE2 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD44_RESERVE_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD44_RESERVE_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD44_RESERVE_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD44_RESERVE_COMP_STATE3 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD44_RESERVE_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD44_RESERVE_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD44_RESERVE_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD44_SCD_PES_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD44_SCD_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD44_SCD_PES_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD44_SCD_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD44_SCD_PES_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD44_SCD_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD44_SCD_PES_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD44_SCD_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD44_SCD_PES_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD44_SCD_PES_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD44_SCD_PES_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD44_SCD_PES_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD44_SCD_PES_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD44_SCD_PES_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD44_SCD_PES_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD44_SCD_PES_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD44_SCD_PACKET_COUNT - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD44_SCD_PACKET_COUNT :: CX_PACKET_COUNT [31:00] */
#define BCHP_XPT_RAVE_SCD44_SCD_PACKET_COUNT_CX_PACKET_COUNT_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD44_SCD_PACKET_COUNT_CX_PACKET_COUNT_SHIFT 0

/***************************************************************************
 *SCD44_RESERVE_PES_STATE0 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD44_RESERVE_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD44_RESERVE_PES_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD44_RESERVE_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD44_RESERVE_PES_STATE1 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD44_RESERVE_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD44_RESERVE_PES_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD44_RESERVE_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD44_SCD_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD44_SCD_STATE0 :: COUNT_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD44_SCD_STATE0_COUNT_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD44_SCD_STATE0_COUNT_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD44_SCD_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD44_SCD_STATE1 :: COUNT_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD44_SCD_STATE1_COUNT_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD44_SCD_STATE1_COUNT_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD44_SCD_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD44_SCD_STATE2 :: COUNT_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD44_SCD_STATE2_COUNT_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD44_SCD_STATE2_COUNT_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD44_SCD_STATE2 :: COUNT_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD44_SCD_STATE2_COUNT_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD44_SCD_STATE2_COUNT_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD44_SCD_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD44_SCD_STATE3 :: MATCH_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD44_SCD_STATE3_MATCH_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD44_SCD_STATE3_MATCH_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD44_SCD_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD44_SCD_STATE4 :: MATCH_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD44_SCD_STATE4_MATCH_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD44_SCD_STATE4_MATCH_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD44_SCD_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD44_SCD_STATE5 :: MATCH_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD44_SCD_STATE5_MATCH_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD44_SCD_STATE5_MATCH_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD44_SCD_STATE5 :: MATCH_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD44_SCD_STATE5_MATCH_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD44_SCD_STATE5_MATCH_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD44_RESERVED_STATE0 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD44_RESERVED_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD44_RESERVED_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD44_RESERVED_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD44_RESERVED_STATE1 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD44_RESERVED_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD44_RESERVED_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD44_RESERVED_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD44_RESERVED_STATE2 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD44_RESERVED_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD44_RESERVED_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD44_RESERVED_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD44_RESERVED_STATE3 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD44_RESERVED_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD44_RESERVED_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD44_RESERVED_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD45_SCD_MISC_CONFIG - SCD Misc Config Register
 ***************************************************************************/
/* XPT_RAVE :: SCD45_SCD_MISC_CONFIG :: reserved_for_eco0 [31:12] */
#define BCHP_XPT_RAVE_SCD45_SCD_MISC_CONFIG_reserved_for_eco0_MASK 0xfffff000
#define BCHP_XPT_RAVE_SCD45_SCD_MISC_CONFIG_reserved_for_eco0_SHIFT 12

/* XPT_RAVE :: SCD45_SCD_MISC_CONFIG :: CONTEXT_DMEM_BASE [11:00] */
#define BCHP_XPT_RAVE_SCD45_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_MASK 0x00000fff
#define BCHP_XPT_RAVE_SCD45_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *SCD45_SCD_COMP_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD45_SCD_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD45_SCD_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD45_SCD_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD45_SCD_COMP_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD45_SCD_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD45_SCD_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD45_SCD_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD45_SCD_COMP_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD45_SCD_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD45_SCD_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD45_SCD_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD45_SCD_COMP_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD45_SCD_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD45_SCD_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD45_SCD_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD45_SCD_COMP_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD45_SCD_COMP_STATE4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD45_SCD_COMP_STATE4_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD45_SCD_COMP_STATE4_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD45_SCD_COMP_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD45_SCD_COMP_STATE5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD45_SCD_COMP_STATE5_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD45_SCD_COMP_STATE5_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD45_SCD_COMP_STATE6 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD45_SCD_COMP_STATE6 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD45_SCD_COMP_STATE6_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD45_SCD_COMP_STATE6_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD45_SCD_COMP_STATE7 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD45_SCD_COMP_STATE7 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD45_SCD_COMP_STATE7_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD45_SCD_COMP_STATE7_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD45_SCD_COMP_STATE8 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD45_SCD_COMP_STATE8 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD45_SCD_COMP_STATE8_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD45_SCD_COMP_STATE8_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD45_SCD_COMP_STATE9 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD45_SCD_COMP_STATE9 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD45_SCD_COMP_STATE9_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD45_SCD_COMP_STATE9_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD45_SCD_COMP_STATE10 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD45_SCD_COMP_STATE10 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD45_SCD_COMP_STATE10_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD45_SCD_COMP_STATE10_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD45_SCD_COMP_STATE11 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD45_SCD_COMP_STATE11 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD45_SCD_COMP_STATE11_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD45_SCD_COMP_STATE11_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD45_RESERVE_COMP_STATE0 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD45_RESERVE_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD45_RESERVE_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD45_RESERVE_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD45_RESERVE_COMP_STATE1 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD45_RESERVE_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD45_RESERVE_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD45_RESERVE_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD45_RESERVE_COMP_STATE2 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD45_RESERVE_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD45_RESERVE_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD45_RESERVE_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD45_RESERVE_COMP_STATE3 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD45_RESERVE_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD45_RESERVE_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD45_RESERVE_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD45_SCD_PES_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD45_SCD_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD45_SCD_PES_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD45_SCD_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD45_SCD_PES_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD45_SCD_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD45_SCD_PES_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD45_SCD_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD45_SCD_PES_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD45_SCD_PES_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD45_SCD_PES_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD45_SCD_PES_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD45_SCD_PES_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD45_SCD_PES_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD45_SCD_PES_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD45_SCD_PES_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD45_SCD_PACKET_COUNT - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD45_SCD_PACKET_COUNT :: CX_PACKET_COUNT [31:00] */
#define BCHP_XPT_RAVE_SCD45_SCD_PACKET_COUNT_CX_PACKET_COUNT_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD45_SCD_PACKET_COUNT_CX_PACKET_COUNT_SHIFT 0

/***************************************************************************
 *SCD45_RESERVE_PES_STATE0 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD45_RESERVE_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD45_RESERVE_PES_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD45_RESERVE_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD45_RESERVE_PES_STATE1 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD45_RESERVE_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD45_RESERVE_PES_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD45_RESERVE_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD45_SCD_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD45_SCD_STATE0 :: COUNT_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD45_SCD_STATE0_COUNT_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD45_SCD_STATE0_COUNT_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD45_SCD_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD45_SCD_STATE1 :: COUNT_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD45_SCD_STATE1_COUNT_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD45_SCD_STATE1_COUNT_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD45_SCD_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD45_SCD_STATE2 :: COUNT_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD45_SCD_STATE2_COUNT_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD45_SCD_STATE2_COUNT_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD45_SCD_STATE2 :: COUNT_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD45_SCD_STATE2_COUNT_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD45_SCD_STATE2_COUNT_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD45_SCD_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD45_SCD_STATE3 :: MATCH_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD45_SCD_STATE3_MATCH_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD45_SCD_STATE3_MATCH_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD45_SCD_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD45_SCD_STATE4 :: MATCH_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD45_SCD_STATE4_MATCH_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD45_SCD_STATE4_MATCH_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD45_SCD_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD45_SCD_STATE5 :: MATCH_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD45_SCD_STATE5_MATCH_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD45_SCD_STATE5_MATCH_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD45_SCD_STATE5 :: MATCH_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD45_SCD_STATE5_MATCH_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD45_SCD_STATE5_MATCH_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD45_RESERVED_STATE0 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD45_RESERVED_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD45_RESERVED_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD45_RESERVED_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD45_RESERVED_STATE1 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD45_RESERVED_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD45_RESERVED_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD45_RESERVED_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD45_RESERVED_STATE2 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD45_RESERVED_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD45_RESERVED_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD45_RESERVED_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD45_RESERVED_STATE3 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD45_RESERVED_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD45_RESERVED_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD45_RESERVED_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD46_SCD_MISC_CONFIG - SCD Misc Config Register
 ***************************************************************************/
/* XPT_RAVE :: SCD46_SCD_MISC_CONFIG :: reserved_for_eco0 [31:12] */
#define BCHP_XPT_RAVE_SCD46_SCD_MISC_CONFIG_reserved_for_eco0_MASK 0xfffff000
#define BCHP_XPT_RAVE_SCD46_SCD_MISC_CONFIG_reserved_for_eco0_SHIFT 12

/* XPT_RAVE :: SCD46_SCD_MISC_CONFIG :: CONTEXT_DMEM_BASE [11:00] */
#define BCHP_XPT_RAVE_SCD46_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_MASK 0x00000fff
#define BCHP_XPT_RAVE_SCD46_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *SCD46_SCD_COMP_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD46_SCD_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD46_SCD_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD46_SCD_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD46_SCD_COMP_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD46_SCD_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD46_SCD_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD46_SCD_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD46_SCD_COMP_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD46_SCD_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD46_SCD_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD46_SCD_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD46_SCD_COMP_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD46_SCD_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD46_SCD_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD46_SCD_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD46_SCD_COMP_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD46_SCD_COMP_STATE4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD46_SCD_COMP_STATE4_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD46_SCD_COMP_STATE4_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD46_SCD_COMP_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD46_SCD_COMP_STATE5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD46_SCD_COMP_STATE5_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD46_SCD_COMP_STATE5_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD46_SCD_COMP_STATE6 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD46_SCD_COMP_STATE6 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD46_SCD_COMP_STATE6_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD46_SCD_COMP_STATE6_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD46_SCD_COMP_STATE7 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD46_SCD_COMP_STATE7 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD46_SCD_COMP_STATE7_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD46_SCD_COMP_STATE7_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD46_SCD_COMP_STATE8 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD46_SCD_COMP_STATE8 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD46_SCD_COMP_STATE8_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD46_SCD_COMP_STATE8_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD46_SCD_COMP_STATE9 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD46_SCD_COMP_STATE9 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD46_SCD_COMP_STATE9_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD46_SCD_COMP_STATE9_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD46_SCD_COMP_STATE10 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD46_SCD_COMP_STATE10 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD46_SCD_COMP_STATE10_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD46_SCD_COMP_STATE10_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD46_SCD_COMP_STATE11 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD46_SCD_COMP_STATE11 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD46_SCD_COMP_STATE11_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD46_SCD_COMP_STATE11_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD46_RESERVE_COMP_STATE0 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD46_RESERVE_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD46_RESERVE_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD46_RESERVE_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD46_RESERVE_COMP_STATE1 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD46_RESERVE_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD46_RESERVE_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD46_RESERVE_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD46_RESERVE_COMP_STATE2 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD46_RESERVE_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD46_RESERVE_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD46_RESERVE_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD46_RESERVE_COMP_STATE3 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD46_RESERVE_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD46_RESERVE_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD46_RESERVE_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD46_SCD_PES_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD46_SCD_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD46_SCD_PES_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD46_SCD_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD46_SCD_PES_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD46_SCD_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD46_SCD_PES_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD46_SCD_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD46_SCD_PES_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD46_SCD_PES_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD46_SCD_PES_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD46_SCD_PES_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD46_SCD_PES_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD46_SCD_PES_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD46_SCD_PES_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD46_SCD_PES_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD46_SCD_PACKET_COUNT - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD46_SCD_PACKET_COUNT :: CX_PACKET_COUNT [31:00] */
#define BCHP_XPT_RAVE_SCD46_SCD_PACKET_COUNT_CX_PACKET_COUNT_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD46_SCD_PACKET_COUNT_CX_PACKET_COUNT_SHIFT 0

/***************************************************************************
 *SCD46_RESERVE_PES_STATE0 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD46_RESERVE_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD46_RESERVE_PES_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD46_RESERVE_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD46_RESERVE_PES_STATE1 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD46_RESERVE_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD46_RESERVE_PES_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD46_RESERVE_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD46_SCD_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD46_SCD_STATE0 :: COUNT_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD46_SCD_STATE0_COUNT_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD46_SCD_STATE0_COUNT_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD46_SCD_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD46_SCD_STATE1 :: COUNT_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD46_SCD_STATE1_COUNT_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD46_SCD_STATE1_COUNT_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD46_SCD_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD46_SCD_STATE2 :: COUNT_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD46_SCD_STATE2_COUNT_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD46_SCD_STATE2_COUNT_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD46_SCD_STATE2 :: COUNT_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD46_SCD_STATE2_COUNT_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD46_SCD_STATE2_COUNT_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD46_SCD_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD46_SCD_STATE3 :: MATCH_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD46_SCD_STATE3_MATCH_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD46_SCD_STATE3_MATCH_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD46_SCD_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD46_SCD_STATE4 :: MATCH_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD46_SCD_STATE4_MATCH_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD46_SCD_STATE4_MATCH_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD46_SCD_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD46_SCD_STATE5 :: MATCH_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD46_SCD_STATE5_MATCH_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD46_SCD_STATE5_MATCH_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD46_SCD_STATE5 :: MATCH_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD46_SCD_STATE5_MATCH_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD46_SCD_STATE5_MATCH_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD46_RESERVED_STATE0 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD46_RESERVED_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD46_RESERVED_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD46_RESERVED_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD46_RESERVED_STATE1 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD46_RESERVED_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD46_RESERVED_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD46_RESERVED_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD46_RESERVED_STATE2 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD46_RESERVED_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD46_RESERVED_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD46_RESERVED_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD46_RESERVED_STATE3 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD46_RESERVED_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD46_RESERVED_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD46_RESERVED_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD47_SCD_MISC_CONFIG - SCD Misc Config Register
 ***************************************************************************/
/* XPT_RAVE :: SCD47_SCD_MISC_CONFIG :: reserved_for_eco0 [31:12] */
#define BCHP_XPT_RAVE_SCD47_SCD_MISC_CONFIG_reserved_for_eco0_MASK 0xfffff000
#define BCHP_XPT_RAVE_SCD47_SCD_MISC_CONFIG_reserved_for_eco0_SHIFT 12

/* XPT_RAVE :: SCD47_SCD_MISC_CONFIG :: CONTEXT_DMEM_BASE [11:00] */
#define BCHP_XPT_RAVE_SCD47_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_MASK 0x00000fff
#define BCHP_XPT_RAVE_SCD47_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *SCD47_SCD_COMP_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD47_SCD_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD47_SCD_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD47_SCD_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD47_SCD_COMP_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD47_SCD_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD47_SCD_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD47_SCD_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD47_SCD_COMP_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD47_SCD_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD47_SCD_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD47_SCD_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD47_SCD_COMP_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD47_SCD_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD47_SCD_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD47_SCD_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD47_SCD_COMP_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD47_SCD_COMP_STATE4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD47_SCD_COMP_STATE4_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD47_SCD_COMP_STATE4_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD47_SCD_COMP_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD47_SCD_COMP_STATE5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD47_SCD_COMP_STATE5_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD47_SCD_COMP_STATE5_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD47_SCD_COMP_STATE6 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD47_SCD_COMP_STATE6 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD47_SCD_COMP_STATE6_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD47_SCD_COMP_STATE6_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD47_SCD_COMP_STATE7 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD47_SCD_COMP_STATE7 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD47_SCD_COMP_STATE7_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD47_SCD_COMP_STATE7_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD47_SCD_COMP_STATE8 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD47_SCD_COMP_STATE8 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD47_SCD_COMP_STATE8_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD47_SCD_COMP_STATE8_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD47_SCD_COMP_STATE9 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD47_SCD_COMP_STATE9 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD47_SCD_COMP_STATE9_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD47_SCD_COMP_STATE9_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD47_SCD_COMP_STATE10 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD47_SCD_COMP_STATE10 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD47_SCD_COMP_STATE10_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD47_SCD_COMP_STATE10_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD47_SCD_COMP_STATE11 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD47_SCD_COMP_STATE11 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD47_SCD_COMP_STATE11_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD47_SCD_COMP_STATE11_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD47_RESERVE_COMP_STATE0 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD47_RESERVE_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD47_RESERVE_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD47_RESERVE_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD47_RESERVE_COMP_STATE1 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD47_RESERVE_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD47_RESERVE_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD47_RESERVE_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD47_RESERVE_COMP_STATE2 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD47_RESERVE_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD47_RESERVE_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD47_RESERVE_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD47_RESERVE_COMP_STATE3 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD47_RESERVE_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD47_RESERVE_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD47_RESERVE_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD47_SCD_PES_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD47_SCD_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD47_SCD_PES_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD47_SCD_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD47_SCD_PES_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD47_SCD_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD47_SCD_PES_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD47_SCD_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD47_SCD_PES_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD47_SCD_PES_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD47_SCD_PES_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD47_SCD_PES_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD47_SCD_PES_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD47_SCD_PES_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD47_SCD_PES_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD47_SCD_PES_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD47_SCD_PACKET_COUNT - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD47_SCD_PACKET_COUNT :: CX_PACKET_COUNT [31:00] */
#define BCHP_XPT_RAVE_SCD47_SCD_PACKET_COUNT_CX_PACKET_COUNT_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD47_SCD_PACKET_COUNT_CX_PACKET_COUNT_SHIFT 0

/***************************************************************************
 *SCD47_RESERVE_PES_STATE0 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD47_RESERVE_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD47_RESERVE_PES_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD47_RESERVE_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD47_RESERVE_PES_STATE1 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD47_RESERVE_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD47_RESERVE_PES_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD47_RESERVE_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD47_SCD_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD47_SCD_STATE0 :: COUNT_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD47_SCD_STATE0_COUNT_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD47_SCD_STATE0_COUNT_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD47_SCD_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD47_SCD_STATE1 :: COUNT_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD47_SCD_STATE1_COUNT_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD47_SCD_STATE1_COUNT_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD47_SCD_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD47_SCD_STATE2 :: COUNT_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD47_SCD_STATE2_COUNT_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD47_SCD_STATE2_COUNT_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD47_SCD_STATE2 :: COUNT_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD47_SCD_STATE2_COUNT_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD47_SCD_STATE2_COUNT_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD47_SCD_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD47_SCD_STATE3 :: MATCH_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD47_SCD_STATE3_MATCH_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD47_SCD_STATE3_MATCH_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD47_SCD_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD47_SCD_STATE4 :: MATCH_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD47_SCD_STATE4_MATCH_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD47_SCD_STATE4_MATCH_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD47_SCD_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD47_SCD_STATE5 :: MATCH_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD47_SCD_STATE5_MATCH_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD47_SCD_STATE5_MATCH_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD47_SCD_STATE5 :: MATCH_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD47_SCD_STATE5_MATCH_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD47_SCD_STATE5_MATCH_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD47_RESERVED_STATE0 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD47_RESERVED_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD47_RESERVED_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD47_RESERVED_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD47_RESERVED_STATE1 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD47_RESERVED_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD47_RESERVED_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD47_RESERVED_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD47_RESERVED_STATE2 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD47_RESERVED_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD47_RESERVED_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD47_RESERVED_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD47_RESERVED_STATE3 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD47_RESERVED_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD47_RESERVED_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD47_RESERVED_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *XPU_CONFIG - XPU TEST ENABLE REGISTER
 ***************************************************************************/
/* XPT_RAVE :: XPU_CONFIG :: reserved0 [31:01] */
#define BCHP_XPT_RAVE_XPU_CONFIG_reserved0_MASK                    0xfffffffe
#define BCHP_XPT_RAVE_XPU_CONFIG_reserved0_SHIFT                   1

/* XPT_RAVE :: XPU_CONFIG :: TEST_ENABLE [00:00] */
#define BCHP_XPT_RAVE_XPU_CONFIG_TEST_ENABLE_MASK                  0x00000001
#define BCHP_XPT_RAVE_XPU_CONFIG_TEST_ENABLE_SHIFT                 0
#define BCHP_XPT_RAVE_XPU_CONFIG_TEST_ENABLE_DEFAULT               0x00000000

/***************************************************************************
 *XPU_TEST_CONTROL - XPU TEST CONTROL REGISTER
 ***************************************************************************/
/* XPT_RAVE :: XPU_TEST_CONTROL :: reserved0 [31:04] */
#define BCHP_XPT_RAVE_XPU_TEST_CONTROL_reserved0_MASK              0xfffffff0
#define BCHP_XPT_RAVE_XPU_TEST_CONTROL_reserved0_SHIFT             4

/* XPT_RAVE :: XPU_TEST_CONTROL :: EXT_IN [03:02] */
#define BCHP_XPT_RAVE_XPU_TEST_CONTROL_EXT_IN_MASK                 0x0000000c
#define BCHP_XPT_RAVE_XPU_TEST_CONTROL_EXT_IN_SHIFT                2
#define BCHP_XPT_RAVE_XPU_TEST_CONTROL_EXT_IN_DEFAULT              0x00000000

/* XPT_RAVE :: XPU_TEST_CONTROL :: WAKE [01:01] */
#define BCHP_XPT_RAVE_XPU_TEST_CONTROL_WAKE_MASK                   0x00000002
#define BCHP_XPT_RAVE_XPU_TEST_CONTROL_WAKE_SHIFT                  1
#define BCHP_XPT_RAVE_XPU_TEST_CONTROL_WAKE_DEFAULT                0x00000000

/* XPT_RAVE :: XPU_TEST_CONTROL :: INTR [00:00] */
#define BCHP_XPT_RAVE_XPU_TEST_CONTROL_INTR_MASK                   0x00000001
#define BCHP_XPT_RAVE_XPU_TEST_CONTROL_INTR_SHIFT                  0
#define BCHP_XPT_RAVE_XPU_TEST_CONTROL_INTR_DEFAULT                0x00000000

/***************************************************************************
 *XPU_TEST_CONTROL_EXT_IO - XPU TEST CONTROL EXT IO
 ***************************************************************************/
/* XPT_RAVE :: XPU_TEST_CONTROL_EXT_IO :: reserved0 [31:09] */
#define BCHP_XPT_RAVE_XPU_TEST_CONTROL_EXT_IO_reserved0_MASK       0xfffffe00
#define BCHP_XPT_RAVE_XPU_TEST_CONTROL_EXT_IO_reserved0_SHIFT      9

/* XPT_RAVE :: XPU_TEST_CONTROL_EXT_IO :: WAIT [08:08] */
#define BCHP_XPT_RAVE_XPU_TEST_CONTROL_EXT_IO_WAIT_MASK            0x00000100
#define BCHP_XPT_RAVE_XPU_TEST_CONTROL_EXT_IO_WAIT_SHIFT           8
#define BCHP_XPT_RAVE_XPU_TEST_CONTROL_EXT_IO_WAIT_DEFAULT         0x00000000

/* XPT_RAVE :: XPU_TEST_CONTROL_EXT_IO :: RD_DATA [07:00] */
#define BCHP_XPT_RAVE_XPU_TEST_CONTROL_EXT_IO_RD_DATA_MASK         0x000000ff
#define BCHP_XPT_RAVE_XPU_TEST_CONTROL_EXT_IO_RD_DATA_SHIFT        0
#define BCHP_XPT_RAVE_XPU_TEST_CONTROL_EXT_IO_RD_DATA_DEFAULT      0x00000000

/***************************************************************************
 *XPU_TEST_OBSERVE_0 - XPU TEST OBSERVE REGISTER
 ***************************************************************************/
/* XPT_RAVE :: XPU_TEST_OBSERVE_0 :: reserved0 [31:02] */
#define BCHP_XPT_RAVE_XPU_TEST_OBSERVE_0_reserved0_MASK            0xfffffffc
#define BCHP_XPT_RAVE_XPU_TEST_OBSERVE_0_reserved0_SHIFT           2

/* XPT_RAVE :: XPU_TEST_OBSERVE_0 :: P_BITS [01:00] */
#define BCHP_XPT_RAVE_XPU_TEST_OBSERVE_0_P_BITS_MASK               0x00000003
#define BCHP_XPT_RAVE_XPU_TEST_OBSERVE_0_P_BITS_SHIFT              0

/***************************************************************************
 *XPU_TEST_OBSERVE_1 - XPU TEST OBSERVE REGISTER
 ***************************************************************************/
/* XPT_RAVE :: XPU_TEST_OBSERVE_1 :: reserved0 [31:31] */
#define BCHP_XPT_RAVE_XPU_TEST_OBSERVE_1_reserved0_MASK            0x80000000
#define BCHP_XPT_RAVE_XPU_TEST_OBSERVE_1_reserved0_SHIFT           31

/* XPT_RAVE :: XPU_TEST_OBSERVE_1 :: DEBUG_PSW [30:20] */
#define BCHP_XPT_RAVE_XPU_TEST_OBSERVE_1_DEBUG_PSW_MASK            0x7ff00000
#define BCHP_XPT_RAVE_XPU_TEST_OBSERVE_1_DEBUG_PSW_SHIFT           20

/* XPT_RAVE :: XPU_TEST_OBSERVE_1 :: DEBUG_PC [19:08] */
#define BCHP_XPT_RAVE_XPU_TEST_OBSERVE_1_DEBUG_PC_MASK             0x000fff00
#define BCHP_XPT_RAVE_XPU_TEST_OBSERVE_1_DEBUG_PC_SHIFT            8

/* XPT_RAVE :: XPU_TEST_OBSERVE_1 :: DEBUG_DATA [07:00] */
#define BCHP_XPT_RAVE_XPU_TEST_OBSERVE_1_DEBUG_DATA_MASK           0x000000ff
#define BCHP_XPT_RAVE_XPU_TEST_OBSERVE_1_DEBUG_DATA_SHIFT          0

/***************************************************************************
 *XPU_TEST_OBSERVE_EXT_IO - XPU TEST OBSERVE EXT IO REGISTER
 ***************************************************************************/
/* XPT_RAVE :: XPU_TEST_OBSERVE_EXT_IO :: reserved0 [31:22] */
#define BCHP_XPT_RAVE_XPU_TEST_OBSERVE_EXT_IO_reserved0_MASK       0xffc00000
#define BCHP_XPT_RAVE_XPU_TEST_OBSERVE_EXT_IO_reserved0_SHIFT      22

/* XPT_RAVE :: XPU_TEST_OBSERVE_EXT_IO :: ADDR [21:10] */
#define BCHP_XPT_RAVE_XPU_TEST_OBSERVE_EXT_IO_ADDR_MASK            0x003ffc00
#define BCHP_XPT_RAVE_XPU_TEST_OBSERVE_EXT_IO_ADDR_SHIFT           10
#define BCHP_XPT_RAVE_XPU_TEST_OBSERVE_EXT_IO_ADDR_DEFAULT         0x00000000

/* XPT_RAVE :: XPU_TEST_OBSERVE_EXT_IO :: WR_DATA [09:02] */
#define BCHP_XPT_RAVE_XPU_TEST_OBSERVE_EXT_IO_WR_DATA_MASK         0x000003fc
#define BCHP_XPT_RAVE_XPU_TEST_OBSERVE_EXT_IO_WR_DATA_SHIFT        2
#define BCHP_XPT_RAVE_XPU_TEST_OBSERVE_EXT_IO_WR_DATA_DEFAULT      0x00000000

/* XPT_RAVE :: XPU_TEST_OBSERVE_EXT_IO :: RD_STROBE [01:01] */
#define BCHP_XPT_RAVE_XPU_TEST_OBSERVE_EXT_IO_RD_STROBE_MASK       0x00000002
#define BCHP_XPT_RAVE_XPU_TEST_OBSERVE_EXT_IO_RD_STROBE_SHIFT      1
#define BCHP_XPT_RAVE_XPU_TEST_OBSERVE_EXT_IO_RD_STROBE_DEFAULT    0x00000000

/* XPT_RAVE :: XPU_TEST_OBSERVE_EXT_IO :: WR_STROBE [00:00] */
#define BCHP_XPT_RAVE_XPU_TEST_OBSERVE_EXT_IO_WR_STROBE_MASK       0x00000001
#define BCHP_XPT_RAVE_XPU_TEST_OBSERVE_EXT_IO_WR_STROBE_SHIFT      0
#define BCHP_XPT_RAVE_XPU_TEST_OBSERVE_EXT_IO_WR_STROBE_DEFAULT    0x00000000

/***************************************************************************
 *RAVE_DIAGNOSTICS_CONTROL - RAVE Diagnostics Control Register
 ***************************************************************************/
/* XPT_RAVE :: RAVE_DIAGNOSTICS_CONTROL :: reserved0 [31:14] */
#define BCHP_XPT_RAVE_RAVE_DIAGNOSTICS_CONTROL_reserved0_MASK      0xffffc000
#define BCHP_XPT_RAVE_RAVE_DIAGNOSTICS_CONTROL_reserved0_SHIFT     14

/* XPT_RAVE :: RAVE_DIAGNOSTICS_CONTROL :: UPPER_TESTBUS_SEL [13:09] */
#define BCHP_XPT_RAVE_RAVE_DIAGNOSTICS_CONTROL_UPPER_TESTBUS_SEL_MASK 0x00003e00
#define BCHP_XPT_RAVE_RAVE_DIAGNOSTICS_CONTROL_UPPER_TESTBUS_SEL_SHIFT 9
#define BCHP_XPT_RAVE_RAVE_DIAGNOSTICS_CONTROL_UPPER_TESTBUS_SEL_DEFAULT 0x00000000

/* XPT_RAVE :: RAVE_DIAGNOSTICS_CONTROL :: LOWER_TESTBUS_SEL [08:04] */
#define BCHP_XPT_RAVE_RAVE_DIAGNOSTICS_CONTROL_LOWER_TESTBUS_SEL_MASK 0x000001f0
#define BCHP_XPT_RAVE_RAVE_DIAGNOSTICS_CONTROL_LOWER_TESTBUS_SEL_SHIFT 4
#define BCHP_XPT_RAVE_RAVE_DIAGNOSTICS_CONTROL_LOWER_TESTBUS_SEL_DEFAULT 0x00000000

/* XPT_RAVE :: RAVE_DIAGNOSTICS_CONTROL :: reserved_for_eco1 [03:03] */
#define BCHP_XPT_RAVE_RAVE_DIAGNOSTICS_CONTROL_reserved_for_eco1_MASK 0x00000008
#define BCHP_XPT_RAVE_RAVE_DIAGNOSTICS_CONTROL_reserved_for_eco1_SHIFT 3
#define BCHP_XPT_RAVE_RAVE_DIAGNOSTICS_CONTROL_reserved_for_eco1_DEFAULT 0x00000000

/* XPT_RAVE :: RAVE_DIAGNOSTICS_CONTROL :: NEXT_BREAKPOINT [02:02] */
#define BCHP_XPT_RAVE_RAVE_DIAGNOSTICS_CONTROL_NEXT_BREAKPOINT_MASK 0x00000004
#define BCHP_XPT_RAVE_RAVE_DIAGNOSTICS_CONTROL_NEXT_BREAKPOINT_SHIFT 2
#define BCHP_XPT_RAVE_RAVE_DIAGNOSTICS_CONTROL_NEXT_BREAKPOINT_DEFAULT 0x00000000

/* XPT_RAVE :: RAVE_DIAGNOSTICS_CONTROL :: BREAKPOINT_EN [01:01] */
#define BCHP_XPT_RAVE_RAVE_DIAGNOSTICS_CONTROL_BREAKPOINT_EN_MASK  0x00000002
#define BCHP_XPT_RAVE_RAVE_DIAGNOSTICS_CONTROL_BREAKPOINT_EN_SHIFT 1
#define BCHP_XPT_RAVE_RAVE_DIAGNOSTICS_CONTROL_BREAKPOINT_EN_DEFAULT 0x00000000

/* XPT_RAVE :: RAVE_DIAGNOSTICS_CONTROL :: DIAG_EN [00:00] */
#define BCHP_XPT_RAVE_RAVE_DIAGNOSTICS_CONTROL_DIAG_EN_MASK        0x00000001
#define BCHP_XPT_RAVE_RAVE_DIAGNOSTICS_CONTROL_DIAG_EN_SHIFT       0
#define BCHP_XPT_RAVE_RAVE_DIAGNOSTICS_CONTROL_DIAG_EN_DEFAULT     0x00000000

/***************************************************************************
 *STOP_PACKET_COUNT_VALUE - Stop Packet Count Value
 ***************************************************************************/
/* XPT_RAVE :: STOP_PACKET_COUNT_VALUE :: STOP_PACKET_COUNT [31:00] */
#define BCHP_XPT_RAVE_STOP_PACKET_COUNT_VALUE_STOP_PACKET_COUNT_MASK 0xffffffff
#define BCHP_XPT_RAVE_STOP_PACKET_COUNT_VALUE_STOP_PACKET_COUNT_SHIFT 0
#define BCHP_XPT_RAVE_STOP_PACKET_COUNT_VALUE_STOP_PACKET_COUNT_DEFAULT 0x00000000

/***************************************************************************
 *AVS_SCV_FILTER_MODE_CONTROL - AVS SCV Filter mode
 ***************************************************************************/
/* XPT_RAVE :: AVS_SCV_FILTER_MODE_CONTROL :: reserved0 [31:02] */
#define BCHP_XPT_RAVE_AVS_SCV_FILTER_MODE_CONTROL_reserved0_MASK   0xfffffffc
#define BCHP_XPT_RAVE_AVS_SCV_FILTER_MODE_CONTROL_reserved0_SHIFT  2

/* XPT_RAVE :: AVS_SCV_FILTER_MODE_CONTROL :: AVS_SCV_FILTER_MODE [01:00] */
#define BCHP_XPT_RAVE_AVS_SCV_FILTER_MODE_CONTROL_AVS_SCV_FILTER_MODE_MASK 0x00000003
#define BCHP_XPT_RAVE_AVS_SCV_FILTER_MODE_CONTROL_AVS_SCV_FILTER_MODE_SHIFT 0
#define BCHP_XPT_RAVE_AVS_SCV_FILTER_MODE_CONTROL_AVS_SCV_FILTER_MODE_DEFAULT 0x00000000

/***************************************************************************
 *AVS_SCV_FILTER_VALUE_0_TO_3 - AVS SCV Filter value 0 to 3
 ***************************************************************************/
/* XPT_RAVE :: AVS_SCV_FILTER_VALUE_0_TO_3 :: AVS_SCV_3 [31:24] */
#define BCHP_XPT_RAVE_AVS_SCV_FILTER_VALUE_0_TO_3_AVS_SCV_3_MASK   0xff000000
#define BCHP_XPT_RAVE_AVS_SCV_FILTER_VALUE_0_TO_3_AVS_SCV_3_SHIFT  24
#define BCHP_XPT_RAVE_AVS_SCV_FILTER_VALUE_0_TO_3_AVS_SCV_3_DEFAULT 0x00000000

/* XPT_RAVE :: AVS_SCV_FILTER_VALUE_0_TO_3 :: AVS_SCV_2 [23:16] */
#define BCHP_XPT_RAVE_AVS_SCV_FILTER_VALUE_0_TO_3_AVS_SCV_2_MASK   0x00ff0000
#define BCHP_XPT_RAVE_AVS_SCV_FILTER_VALUE_0_TO_3_AVS_SCV_2_SHIFT  16
#define BCHP_XPT_RAVE_AVS_SCV_FILTER_VALUE_0_TO_3_AVS_SCV_2_DEFAULT 0x00000000

/* XPT_RAVE :: AVS_SCV_FILTER_VALUE_0_TO_3 :: AVS_SCV_1 [15:08] */
#define BCHP_XPT_RAVE_AVS_SCV_FILTER_VALUE_0_TO_3_AVS_SCV_1_MASK   0x0000ff00
#define BCHP_XPT_RAVE_AVS_SCV_FILTER_VALUE_0_TO_3_AVS_SCV_1_SHIFT  8
#define BCHP_XPT_RAVE_AVS_SCV_FILTER_VALUE_0_TO_3_AVS_SCV_1_DEFAULT 0x00000000

/* XPT_RAVE :: AVS_SCV_FILTER_VALUE_0_TO_3 :: AVS_SCV_0 [07:00] */
#define BCHP_XPT_RAVE_AVS_SCV_FILTER_VALUE_0_TO_3_AVS_SCV_0_MASK   0x000000ff
#define BCHP_XPT_RAVE_AVS_SCV_FILTER_VALUE_0_TO_3_AVS_SCV_0_SHIFT  0
#define BCHP_XPT_RAVE_AVS_SCV_FILTER_VALUE_0_TO_3_AVS_SCV_0_DEFAULT 0x00000000

/***************************************************************************
 *AVS_SCV_FILTER_VALUE_4_TO_7 - AVS SCV Filter value 4 to 7
 ***************************************************************************/
/* XPT_RAVE :: AVS_SCV_FILTER_VALUE_4_TO_7 :: AVS_SCV_7 [31:24] */
#define BCHP_XPT_RAVE_AVS_SCV_FILTER_VALUE_4_TO_7_AVS_SCV_7_MASK   0xff000000
#define BCHP_XPT_RAVE_AVS_SCV_FILTER_VALUE_4_TO_7_AVS_SCV_7_SHIFT  24
#define BCHP_XPT_RAVE_AVS_SCV_FILTER_VALUE_4_TO_7_AVS_SCV_7_DEFAULT 0x00000000

/* XPT_RAVE :: AVS_SCV_FILTER_VALUE_4_TO_7 :: AVS_SCV_6 [23:16] */
#define BCHP_XPT_RAVE_AVS_SCV_FILTER_VALUE_4_TO_7_AVS_SCV_6_MASK   0x00ff0000
#define BCHP_XPT_RAVE_AVS_SCV_FILTER_VALUE_4_TO_7_AVS_SCV_6_SHIFT  16
#define BCHP_XPT_RAVE_AVS_SCV_FILTER_VALUE_4_TO_7_AVS_SCV_6_DEFAULT 0x00000000

/* XPT_RAVE :: AVS_SCV_FILTER_VALUE_4_TO_7 :: AVS_SCV_5 [15:08] */
#define BCHP_XPT_RAVE_AVS_SCV_FILTER_VALUE_4_TO_7_AVS_SCV_5_MASK   0x0000ff00
#define BCHP_XPT_RAVE_AVS_SCV_FILTER_VALUE_4_TO_7_AVS_SCV_5_SHIFT  8
#define BCHP_XPT_RAVE_AVS_SCV_FILTER_VALUE_4_TO_7_AVS_SCV_5_DEFAULT 0x00000000

/* XPT_RAVE :: AVS_SCV_FILTER_VALUE_4_TO_7 :: AVS_SCV_4 [07:00] */
#define BCHP_XPT_RAVE_AVS_SCV_FILTER_VALUE_4_TO_7_AVS_SCV_4_MASK   0x000000ff
#define BCHP_XPT_RAVE_AVS_SCV_FILTER_VALUE_4_TO_7_AVS_SCV_4_SHIFT  0
#define BCHP_XPT_RAVE_AVS_SCV_FILTER_VALUE_4_TO_7_AVS_SCV_4_DEFAULT 0x00000000

/***************************************************************************
 *AV_STATUS - RAVE Status
 ***************************************************************************/
/* XPT_RAVE :: AV_STATUS :: reserved0 [31:26] */
#define BCHP_XPT_RAVE_AV_STATUS_reserved0_MASK                     0xfc000000
#define BCHP_XPT_RAVE_AV_STATUS_reserved0_SHIFT                    26

/* XPT_RAVE :: AV_STATUS :: XPU_RDY [25:25] */
#define BCHP_XPT_RAVE_AV_STATUS_XPU_RDY_MASK                       0x02000000
#define BCHP_XPT_RAVE_AV_STATUS_XPU_RDY_SHIFT                      25
#define BCHP_XPT_RAVE_AV_STATUS_XPU_RDY_DEFAULT                    0x00000000

/* XPT_RAVE :: AV_STATUS :: ITB_MEM_STATE_IDLE [24:24] */
#define BCHP_XPT_RAVE_AV_STATUS_ITB_MEM_STATE_IDLE_MASK            0x01000000
#define BCHP_XPT_RAVE_AV_STATUS_ITB_MEM_STATE_IDLE_SHIFT           24
#define BCHP_XPT_RAVE_AV_STATUS_ITB_MEM_STATE_IDLE_DEFAULT         0x00000001

/* XPT_RAVE :: AV_STATUS :: CDB_MEM_STATE_IDLE [23:23] */
#define BCHP_XPT_RAVE_AV_STATUS_CDB_MEM_STATE_IDLE_MASK            0x00800000
#define BCHP_XPT_RAVE_AV_STATUS_CDB_MEM_STATE_IDLE_SHIFT           23
#define BCHP_XPT_RAVE_AV_STATUS_CDB_MEM_STATE_IDLE_DEFAULT         0x00000001

/* XPT_RAVE :: AV_STATUS :: HWA_PKT_ACTIVE [22:22] */
#define BCHP_XPT_RAVE_AV_STATUS_HWA_PKT_ACTIVE_MASK                0x00400000
#define BCHP_XPT_RAVE_AV_STATUS_HWA_PKT_ACTIVE_SHIFT               22
#define BCHP_XPT_RAVE_AV_STATUS_HWA_PKT_ACTIVE_DEFAULT             0x00000000

/* XPT_RAVE :: AV_STATUS :: DMA_BUSY [21:21] */
#define BCHP_XPT_RAVE_AV_STATUS_DMA_BUSY_MASK                      0x00200000
#define BCHP_XPT_RAVE_AV_STATUS_DMA_BUSY_SHIFT                     21
#define BCHP_XPT_RAVE_AV_STATUS_DMA_BUSY_DEFAULT                   0x00000000

/* XPT_RAVE :: AV_STATUS :: AV_MUX_BUF_OVERFLOW [20:20] */
#define BCHP_XPT_RAVE_AV_STATUS_AV_MUX_BUF_OVERFLOW_MASK           0x00100000
#define BCHP_XPT_RAVE_AV_STATUS_AV_MUX_BUF_OVERFLOW_SHIFT          20
#define BCHP_XPT_RAVE_AV_STATUS_AV_MUX_BUF_OVERFLOW_DEFAULT        0x00000000

/* XPT_RAVE :: AV_STATUS :: AV_MUX_BUFFER_WATERMARK [19:10] */
#define BCHP_XPT_RAVE_AV_STATUS_AV_MUX_BUFFER_WATERMARK_MASK       0x000ffc00
#define BCHP_XPT_RAVE_AV_STATUS_AV_MUX_BUFFER_WATERMARK_SHIFT      10
#define BCHP_XPT_RAVE_AV_STATUS_AV_MUX_BUFFER_WATERMARK_DEFAULT    0x00000000

/* XPT_RAVE :: AV_STATUS :: AV_MUX_BUFFER_DEPTH [09:00] */
#define BCHP_XPT_RAVE_AV_STATUS_AV_MUX_BUFFER_DEPTH_MASK           0x000003ff
#define BCHP_XPT_RAVE_AV_STATUS_AV_MUX_BUFFER_DEPTH_SHIFT          0
#define BCHP_XPT_RAVE_AV_STATUS_AV_MUX_BUFFER_DEPTH_DEFAULT        0x00000000

/***************************************************************************
 *PACKET_COUNT - RAVE input packet counter
 ***************************************************************************/
/* XPT_RAVE :: PACKET_COUNT :: PACKET_COUNT [31:00] */
#define BCHP_XPT_RAVE_PACKET_COUNT_PACKET_COUNT_MASK               0xffffffff
#define BCHP_XPT_RAVE_PACKET_COUNT_PACKET_COUNT_SHIFT              0
#define BCHP_XPT_RAVE_PACKET_COUNT_PACKET_COUNT_DEFAULT            0x00000000

/***************************************************************************
 *DATA_START_ADDR_A - Pkt and HWA data buffer A base addresses
 ***************************************************************************/
/* XPT_RAVE :: DATA_START_ADDR_A :: reserved0 [31:28] */
#define BCHP_XPT_RAVE_DATA_START_ADDR_A_reserved0_MASK             0xf0000000
#define BCHP_XPT_RAVE_DATA_START_ADDR_A_reserved0_SHIFT            28

/* XPT_RAVE :: DATA_START_ADDR_A :: HWA_START [27:16] */
#define BCHP_XPT_RAVE_DATA_START_ADDR_A_HWA_START_MASK             0x0fff0000
#define BCHP_XPT_RAVE_DATA_START_ADDR_A_HWA_START_SHIFT            16
#define BCHP_XPT_RAVE_DATA_START_ADDR_A_HWA_START_DEFAULT          0x000000c0

/* XPT_RAVE :: DATA_START_ADDR_A :: reserved1 [15:12] */
#define BCHP_XPT_RAVE_DATA_START_ADDR_A_reserved1_MASK             0x0000f000
#define BCHP_XPT_RAVE_DATA_START_ADDR_A_reserved1_SHIFT            12

/* XPT_RAVE :: DATA_START_ADDR_A :: PKT_START [11:00] */
#define BCHP_XPT_RAVE_DATA_START_ADDR_A_PKT_START_MASK             0x00000fff
#define BCHP_XPT_RAVE_DATA_START_ADDR_A_PKT_START_SHIFT            0
#define BCHP_XPT_RAVE_DATA_START_ADDR_A_PKT_START_DEFAULT          0x00000000

/***************************************************************************
 *DATA_START_ADDR_B - Pkt and HWA data buffer B base addresses
 ***************************************************************************/
/* XPT_RAVE :: DATA_START_ADDR_B :: reserved0 [31:28] */
#define BCHP_XPT_RAVE_DATA_START_ADDR_B_reserved0_MASK             0xf0000000
#define BCHP_XPT_RAVE_DATA_START_ADDR_B_reserved0_SHIFT            28

/* XPT_RAVE :: DATA_START_ADDR_B :: HWA_START [27:16] */
#define BCHP_XPT_RAVE_DATA_START_ADDR_B_HWA_START_MASK             0x0fff0000
#define BCHP_XPT_RAVE_DATA_START_ADDR_B_HWA_START_SHIFT            16
#define BCHP_XPT_RAVE_DATA_START_ADDR_B_HWA_START_DEFAULT          0x00000320

/* XPT_RAVE :: DATA_START_ADDR_B :: reserved1 [15:12] */
#define BCHP_XPT_RAVE_DATA_START_ADDR_B_reserved1_MASK             0x0000f000
#define BCHP_XPT_RAVE_DATA_START_ADDR_B_reserved1_SHIFT            12

/* XPT_RAVE :: DATA_START_ADDR_B :: PKT_START [11:00] */
#define BCHP_XPT_RAVE_DATA_START_ADDR_B_PKT_START_MASK             0x00000fff
#define BCHP_XPT_RAVE_DATA_START_ADDR_B_PKT_START_SHIFT            0
#define BCHP_XPT_RAVE_DATA_START_ADDR_B_PKT_START_DEFAULT          0x00000260

/***************************************************************************
 *WATCHDOG_TIMER_VALUE - Watchdog Timer Timeout Value
 ***************************************************************************/
/* XPT_RAVE :: WATCHDOG_TIMER_VALUE :: reserved0 [31:17] */
#define BCHP_XPT_RAVE_WATCHDOG_TIMER_VALUE_reserved0_MASK          0xfffe0000
#define BCHP_XPT_RAVE_WATCHDOG_TIMER_VALUE_reserved0_SHIFT         17

/* XPT_RAVE :: WATCHDOG_TIMER_VALUE :: WATCHDOG_TIMER_ENABLE [16:16] */
#define BCHP_XPT_RAVE_WATCHDOG_TIMER_VALUE_WATCHDOG_TIMER_ENABLE_MASK 0x00010000
#define BCHP_XPT_RAVE_WATCHDOG_TIMER_VALUE_WATCHDOG_TIMER_ENABLE_SHIFT 16
#define BCHP_XPT_RAVE_WATCHDOG_TIMER_VALUE_WATCHDOG_TIMER_ENABLE_DEFAULT 0x00000000

/* XPT_RAVE :: WATCHDOG_TIMER_VALUE :: WATCHDOG_TIMER_LOAD_VALUE [15:00] */
#define BCHP_XPT_RAVE_WATCHDOG_TIMER_VALUE_WATCHDOG_TIMER_LOAD_VALUE_MASK 0x0000ffff
#define BCHP_XPT_RAVE_WATCHDOG_TIMER_VALUE_WATCHDOG_TIMER_LOAD_VALUE_SHIFT 0
#define BCHP_XPT_RAVE_WATCHDOG_TIMER_VALUE_WATCHDOG_TIMER_LOAD_VALUE_DEFAULT 0x00000000

/***************************************************************************
 *MISC_CONTROL - Miscellaneous Control
 ***************************************************************************/
/* XPT_RAVE :: MISC_CONTROL :: PACKET_CNT_CLR [31:31] */
#define BCHP_XPT_RAVE_MISC_CONTROL_PACKET_CNT_CLR_MASK             0x80000000
#define BCHP_XPT_RAVE_MISC_CONTROL_PACKET_CNT_CLR_SHIFT            31
#define BCHP_XPT_RAVE_MISC_CONTROL_PACKET_CNT_CLR_DEFAULT          0x00000000

/* XPT_RAVE :: MISC_CONTROL :: WMARK_GRANULARITY [30:28] */
#define BCHP_XPT_RAVE_MISC_CONTROL_WMARK_GRANULARITY_MASK          0x70000000
#define BCHP_XPT_RAVE_MISC_CONTROL_WMARK_GRANULARITY_SHIFT         28
#define BCHP_XPT_RAVE_MISC_CONTROL_WMARK_GRANULARITY_DEFAULT       0x00000003

/* XPT_RAVE :: MISC_CONTROL :: reserved_for_eco0 [27:26] */
#define BCHP_XPT_RAVE_MISC_CONTROL_reserved_for_eco0_MASK          0x0c000000
#define BCHP_XPT_RAVE_MISC_CONTROL_reserved_for_eco0_SHIFT         26
#define BCHP_XPT_RAVE_MISC_CONTROL_reserved_for_eco0_DEFAULT       0x00000000

/* XPT_RAVE :: MISC_CONTROL :: NUM_CONTEXTS [25:20] */
#define BCHP_XPT_RAVE_MISC_CONTROL_NUM_CONTEXTS_MASK               0x03f00000
#define BCHP_XPT_RAVE_MISC_CONTROL_NUM_CONTEXTS_SHIFT              20
#define BCHP_XPT_RAVE_MISC_CONTROL_NUM_CONTEXTS_DEFAULT            0x00000018

/* XPT_RAVE :: MISC_CONTROL :: EMU_STATE_CLEAR [19:19] */
#define BCHP_XPT_RAVE_MISC_CONTROL_EMU_STATE_CLEAR_MASK            0x00080000
#define BCHP_XPT_RAVE_MISC_CONTROL_EMU_STATE_CLEAR_SHIFT           19
#define BCHP_XPT_RAVE_MISC_CONTROL_EMU_STATE_CLEAR_DEFAULT         0x00000000

/* XPT_RAVE :: MISC_CONTROL :: AV_WMARK_CLEAR [18:18] */
#define BCHP_XPT_RAVE_MISC_CONTROL_AV_WMARK_CLEAR_MASK             0x00040000
#define BCHP_XPT_RAVE_MISC_CONTROL_AV_WMARK_CLEAR_SHIFT            18
#define BCHP_XPT_RAVE_MISC_CONTROL_AV_WMARK_CLEAR_DEFAULT          0x00000000

/* XPT_RAVE :: MISC_CONTROL :: DMA_SPEEDUP_EN [17:17] */
#define BCHP_XPT_RAVE_MISC_CONTROL_DMA_SPEEDUP_EN_MASK             0x00020000
#define BCHP_XPT_RAVE_MISC_CONTROL_DMA_SPEEDUP_EN_SHIFT            17
#define BCHP_XPT_RAVE_MISC_CONTROL_DMA_SPEEDUP_EN_DEFAULT          0x00000000

/* XPT_RAVE :: MISC_CONTROL :: MUX_BUFFER_SLOT_SIZE [16:16] */
#define BCHP_XPT_RAVE_MISC_CONTROL_MUX_BUFFER_SLOT_SIZE_MASK       0x00010000
#define BCHP_XPT_RAVE_MISC_CONTROL_MUX_BUFFER_SLOT_SIZE_SHIFT      16
#define BCHP_XPT_RAVE_MISC_CONTROL_MUX_BUFFER_SLOT_SIZE_DEFAULT    0x00000000

/* XPT_RAVE :: MISC_CONTROL :: INPUT_READ_RATE [15:12] */
#define BCHP_XPT_RAVE_MISC_CONTROL_INPUT_READ_RATE_MASK            0x0000f000
#define BCHP_XPT_RAVE_MISC_CONTROL_INPUT_READ_RATE_SHIFT           12
#define BCHP_XPT_RAVE_MISC_CONTROL_INPUT_READ_RATE_DEFAULT         0x00000002

/* XPT_RAVE :: MISC_CONTROL :: PES_COMPARATOR_RESET [11:11] */
#define BCHP_XPT_RAVE_MISC_CONTROL_PES_COMPARATOR_RESET_MASK       0x00000800
#define BCHP_XPT_RAVE_MISC_CONTROL_PES_COMPARATOR_RESET_SHIFT      11
#define BCHP_XPT_RAVE_MISC_CONTROL_PES_COMPARATOR_RESET_DEFAULT    0x00000000

/* XPT_RAVE :: MISC_CONTROL :: FORCE_SWITCH [10:10] */
#define BCHP_XPT_RAVE_MISC_CONTROL_FORCE_SWITCH_MASK               0x00000400
#define BCHP_XPT_RAVE_MISC_CONTROL_FORCE_SWITCH_SHIFT              10
#define BCHP_XPT_RAVE_MISC_CONTROL_FORCE_SWITCH_DEFAULT            0x00000000

/* XPT_RAVE :: MISC_CONTROL :: HW_FORCE_SWITCH_EN [09:09] */
#define BCHP_XPT_RAVE_MISC_CONTROL_HW_FORCE_SWITCH_EN_MASK         0x00000200
#define BCHP_XPT_RAVE_MISC_CONTROL_HW_FORCE_SWITCH_EN_SHIFT        9
#define BCHP_XPT_RAVE_MISC_CONTROL_HW_FORCE_SWITCH_EN_DEFAULT      0x00000000

/* XPT_RAVE :: MISC_CONTROL :: COUNTER_MODE [08:08] */
#define BCHP_XPT_RAVE_MISC_CONTROL_COUNTER_MODE_MASK               0x00000100
#define BCHP_XPT_RAVE_MISC_CONTROL_COUNTER_MODE_SHIFT              8
#define BCHP_XPT_RAVE_MISC_CONTROL_COUNTER_MODE_DEFAULT            0x00000000

/* XPT_RAVE :: MISC_CONTROL :: NUM_DMA_CYCLES [07:04] */
#define BCHP_XPT_RAVE_MISC_CONTROL_NUM_DMA_CYCLES_MASK             0x000000f0
#define BCHP_XPT_RAVE_MISC_CONTROL_NUM_DMA_CYCLES_SHIFT            4
#define BCHP_XPT_RAVE_MISC_CONTROL_NUM_DMA_CYCLES_DEFAULT          0x00000003

/* XPT_RAVE :: MISC_CONTROL :: AV_ENABLE [03:03] */
#define BCHP_XPT_RAVE_MISC_CONTROL_AV_ENABLE_MASK                  0x00000008
#define BCHP_XPT_RAVE_MISC_CONTROL_AV_ENABLE_SHIFT                 3
#define BCHP_XPT_RAVE_MISC_CONTROL_AV_ENABLE_DEFAULT               0x00000000

/* XPT_RAVE :: MISC_CONTROL :: reserved_for_eco1 [02:02] */
#define BCHP_XPT_RAVE_MISC_CONTROL_reserved_for_eco1_MASK          0x00000004
#define BCHP_XPT_RAVE_MISC_CONTROL_reserved_for_eco1_SHIFT         2
#define BCHP_XPT_RAVE_MISC_CONTROL_reserved_for_eco1_DEFAULT       0x00000000

/* XPT_RAVE :: MISC_CONTROL :: PS_WAKE [01:01] */
#define BCHP_XPT_RAVE_MISC_CONTROL_PS_WAKE_MASK                    0x00000002
#define BCHP_XPT_RAVE_MISC_CONTROL_PS_WAKE_SHIFT                   1
#define BCHP_XPT_RAVE_MISC_CONTROL_PS_WAKE_DEFAULT                 0x00000000

/* XPT_RAVE :: MISC_CONTROL :: reserved_for_eco2 [00:00] */
#define BCHP_XPT_RAVE_MISC_CONTROL_reserved_for_eco2_MASK          0x00000001
#define BCHP_XPT_RAVE_MISC_CONTROL_reserved_for_eco2_SHIFT         0
#define BCHP_XPT_RAVE_MISC_CONTROL_reserved_for_eco2_DEFAULT       0x00000000

/***************************************************************************
 *BASE_ADDRESSES - Record and SCD Base Addresses
 ***************************************************************************/
/* XPT_RAVE :: BASE_ADDRESSES :: reserved0 [31:13] */
#define BCHP_XPT_RAVE_BASE_ADDRESSES_reserved0_MASK                0xffffe000
#define BCHP_XPT_RAVE_BASE_ADDRESSES_reserved0_SHIFT               13

/* XPT_RAVE :: BASE_ADDRESSES :: SCD_BASE_ADDR [12:00] */
#define BCHP_XPT_RAVE_BASE_ADDRESSES_SCD_BASE_ADDR_MASK            0x00001fff
#define BCHP_XPT_RAVE_BASE_ADDRESSES_SCD_BASE_ADDR_SHIFT           0
#define BCHP_XPT_RAVE_BASE_ADDRESSES_SCD_BASE_ADDR_DEFAULT         0x000006c0

/***************************************************************************
 *CX_HOLD_CLR_STATUS - Context Hold Status and Clear for CX 0 to 23
 ***************************************************************************/
/* XPT_RAVE :: CX_HOLD_CLR_STATUS :: reserved0 [31:24] */
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_reserved0_MASK            0xff000000
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_reserved0_SHIFT           24

/* XPT_RAVE :: CX_HOLD_CLR_STATUS :: CX23_HOLD [23:23] */
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX23_HOLD_MASK            0x00800000
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX23_HOLD_SHIFT           23

/* XPT_RAVE :: CX_HOLD_CLR_STATUS :: CX22_HOLD [22:22] */
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX22_HOLD_MASK            0x00400000
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX22_HOLD_SHIFT           22

/* XPT_RAVE :: CX_HOLD_CLR_STATUS :: CX21_HOLD [21:21] */
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX21_HOLD_MASK            0x00200000
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX21_HOLD_SHIFT           21

/* XPT_RAVE :: CX_HOLD_CLR_STATUS :: CX20_HOLD [20:20] */
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX20_HOLD_MASK            0x00100000
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX20_HOLD_SHIFT           20

/* XPT_RAVE :: CX_HOLD_CLR_STATUS :: CX19_HOLD [19:19] */
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX19_HOLD_MASK            0x00080000
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX19_HOLD_SHIFT           19

/* XPT_RAVE :: CX_HOLD_CLR_STATUS :: CX18_HOLD [18:18] */
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX18_HOLD_MASK            0x00040000
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX18_HOLD_SHIFT           18

/* XPT_RAVE :: CX_HOLD_CLR_STATUS :: CX17_HOLD [17:17] */
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX17_HOLD_MASK            0x00020000
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX17_HOLD_SHIFT           17

/* XPT_RAVE :: CX_HOLD_CLR_STATUS :: CX16_HOLD [16:16] */
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX16_HOLD_MASK            0x00010000
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX16_HOLD_SHIFT           16

/* XPT_RAVE :: CX_HOLD_CLR_STATUS :: CX15_HOLD [15:15] */
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX15_HOLD_MASK            0x00008000
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX15_HOLD_SHIFT           15

/* XPT_RAVE :: CX_HOLD_CLR_STATUS :: CX14_HOLD [14:14] */
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX14_HOLD_MASK            0x00004000
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX14_HOLD_SHIFT           14

/* XPT_RAVE :: CX_HOLD_CLR_STATUS :: CX13_HOLD [13:13] */
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX13_HOLD_MASK            0x00002000
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX13_HOLD_SHIFT           13

/* XPT_RAVE :: CX_HOLD_CLR_STATUS :: CX12_HOLD [12:12] */
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX12_HOLD_MASK            0x00001000
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX12_HOLD_SHIFT           12

/* XPT_RAVE :: CX_HOLD_CLR_STATUS :: CX11_HOLD [11:11] */
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX11_HOLD_MASK            0x00000800
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX11_HOLD_SHIFT           11

/* XPT_RAVE :: CX_HOLD_CLR_STATUS :: CX10_HOLD [10:10] */
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX10_HOLD_MASK            0x00000400
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX10_HOLD_SHIFT           10

/* XPT_RAVE :: CX_HOLD_CLR_STATUS :: CX9_HOLD [09:09] */
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX9_HOLD_MASK             0x00000200
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX9_HOLD_SHIFT            9

/* XPT_RAVE :: CX_HOLD_CLR_STATUS :: CX8_HOLD [08:08] */
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX8_HOLD_MASK             0x00000100
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX8_HOLD_SHIFT            8

/* XPT_RAVE :: CX_HOLD_CLR_STATUS :: CX7_HOLD [07:07] */
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX7_HOLD_MASK             0x00000080
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX7_HOLD_SHIFT            7

/* XPT_RAVE :: CX_HOLD_CLR_STATUS :: CX6_HOLD [06:06] */
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX6_HOLD_MASK             0x00000040
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX6_HOLD_SHIFT            6

/* XPT_RAVE :: CX_HOLD_CLR_STATUS :: CX5_HOLD [05:05] */
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX5_HOLD_MASK             0x00000020
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX5_HOLD_SHIFT            5

/* XPT_RAVE :: CX_HOLD_CLR_STATUS :: CX4_HOLD [04:04] */
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX4_HOLD_MASK             0x00000010
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX4_HOLD_SHIFT            4

/* XPT_RAVE :: CX_HOLD_CLR_STATUS :: CX3_HOLD [03:03] */
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX3_HOLD_MASK             0x00000008
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX3_HOLD_SHIFT            3

/* XPT_RAVE :: CX_HOLD_CLR_STATUS :: CX2_HOLD [02:02] */
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX2_HOLD_MASK             0x00000004
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX2_HOLD_SHIFT            2

/* XPT_RAVE :: CX_HOLD_CLR_STATUS :: CX1_HOLD [01:01] */
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX1_HOLD_MASK             0x00000002
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX1_HOLD_SHIFT            1

/* XPT_RAVE :: CX_HOLD_CLR_STATUS :: CX0_HOLD [00:00] */
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX0_HOLD_MASK             0x00000001
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX0_HOLD_SHIFT            0

/***************************************************************************
 *CX_HOLD_CLR_STATUS_1 - Context Hold Status and Clear for CX 24 to 47
 ***************************************************************************/
/* XPT_RAVE :: CX_HOLD_CLR_STATUS_1 :: reserved0 [31:24] */
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_1_reserved0_MASK          0xff000000
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_1_reserved0_SHIFT         24

/* XPT_RAVE :: CX_HOLD_CLR_STATUS_1 :: CX47_HOLD [23:23] */
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_1_CX47_HOLD_MASK          0x00800000
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_1_CX47_HOLD_SHIFT         23

/* XPT_RAVE :: CX_HOLD_CLR_STATUS_1 :: CX46_HOLD [22:22] */
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_1_CX46_HOLD_MASK          0x00400000
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_1_CX46_HOLD_SHIFT         22

/* XPT_RAVE :: CX_HOLD_CLR_STATUS_1 :: CX45_HOLD [21:21] */
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_1_CX45_HOLD_MASK          0x00200000
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_1_CX45_HOLD_SHIFT         21

/* XPT_RAVE :: CX_HOLD_CLR_STATUS_1 :: CX44_HOLD [20:20] */
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_1_CX44_HOLD_MASK          0x00100000
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_1_CX44_HOLD_SHIFT         20

/* XPT_RAVE :: CX_HOLD_CLR_STATUS_1 :: CX43_HOLD [19:19] */
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_1_CX43_HOLD_MASK          0x00080000
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_1_CX43_HOLD_SHIFT         19

/* XPT_RAVE :: CX_HOLD_CLR_STATUS_1 :: CX42_HOLD [18:18] */
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_1_CX42_HOLD_MASK          0x00040000
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_1_CX42_HOLD_SHIFT         18

/* XPT_RAVE :: CX_HOLD_CLR_STATUS_1 :: CX41_HOLD [17:17] */
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_1_CX41_HOLD_MASK          0x00020000
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_1_CX41_HOLD_SHIFT         17

/* XPT_RAVE :: CX_HOLD_CLR_STATUS_1 :: CX40_HOLD [16:16] */
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_1_CX40_HOLD_MASK          0x00010000
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_1_CX40_HOLD_SHIFT         16

/* XPT_RAVE :: CX_HOLD_CLR_STATUS_1 :: CX39_HOLD [15:15] */
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_1_CX39_HOLD_MASK          0x00008000
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_1_CX39_HOLD_SHIFT         15

/* XPT_RAVE :: CX_HOLD_CLR_STATUS_1 :: CX38_HOLD [14:14] */
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_1_CX38_HOLD_MASK          0x00004000
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_1_CX38_HOLD_SHIFT         14

/* XPT_RAVE :: CX_HOLD_CLR_STATUS_1 :: CX37_HOLD [13:13] */
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_1_CX37_HOLD_MASK          0x00002000
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_1_CX37_HOLD_SHIFT         13

/* XPT_RAVE :: CX_HOLD_CLR_STATUS_1 :: CX36_HOLD [12:12] */
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_1_CX36_HOLD_MASK          0x00001000
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_1_CX36_HOLD_SHIFT         12

/* XPT_RAVE :: CX_HOLD_CLR_STATUS_1 :: CX35_HOLD [11:11] */
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_1_CX35_HOLD_MASK          0x00000800
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_1_CX35_HOLD_SHIFT         11

/* XPT_RAVE :: CX_HOLD_CLR_STATUS_1 :: CX34_HOLD [10:10] */
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_1_CX34_HOLD_MASK          0x00000400
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_1_CX34_HOLD_SHIFT         10

/* XPT_RAVE :: CX_HOLD_CLR_STATUS_1 :: CX33_HOLD [09:09] */
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_1_CX33_HOLD_MASK          0x00000200
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_1_CX33_HOLD_SHIFT         9

/* XPT_RAVE :: CX_HOLD_CLR_STATUS_1 :: CX32_HOLD [08:08] */
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_1_CX32_HOLD_MASK          0x00000100
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_1_CX32_HOLD_SHIFT         8

/* XPT_RAVE :: CX_HOLD_CLR_STATUS_1 :: CX31_HOLD [07:07] */
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_1_CX31_HOLD_MASK          0x00000080
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_1_CX31_HOLD_SHIFT         7

/* XPT_RAVE :: CX_HOLD_CLR_STATUS_1 :: CX30_HOLD [06:06] */
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_1_CX30_HOLD_MASK          0x00000040
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_1_CX30_HOLD_SHIFT         6

/* XPT_RAVE :: CX_HOLD_CLR_STATUS_1 :: CX29_HOLD [05:05] */
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_1_CX29_HOLD_MASK          0x00000020
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_1_CX29_HOLD_SHIFT         5

/* XPT_RAVE :: CX_HOLD_CLR_STATUS_1 :: CX28_HOLD [04:04] */
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_1_CX28_HOLD_MASK          0x00000010
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_1_CX28_HOLD_SHIFT         4

/* XPT_RAVE :: CX_HOLD_CLR_STATUS_1 :: CX27_HOLD [03:03] */
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_1_CX27_HOLD_MASK          0x00000008
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_1_CX27_HOLD_SHIFT         3

/* XPT_RAVE :: CX_HOLD_CLR_STATUS_1 :: CX26_HOLD [02:02] */
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_1_CX26_HOLD_MASK          0x00000004
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_1_CX26_HOLD_SHIFT         2

/* XPT_RAVE :: CX_HOLD_CLR_STATUS_1 :: CX25_HOLD [01:01] */
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_1_CX25_HOLD_MASK          0x00000002
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_1_CX25_HOLD_SHIFT         1

/* XPT_RAVE :: CX_HOLD_CLR_STATUS_1 :: CX24_HOLD [00:00] */
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_1_CX24_HOLD_MASK          0x00000001
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_1_CX24_HOLD_SHIFT         0

/***************************************************************************
 *PB_BAND_HOLD_CLR_STATUS - Playback Band Hold Status and Clear
 ***************************************************************************/
/* XPT_RAVE :: PB_BAND_HOLD_CLR_STATUS :: PLAYBACK_BAND_HOLD [31:00] */
#define BCHP_XPT_RAVE_PB_BAND_HOLD_CLR_STATUS_PLAYBACK_BAND_HOLD_MASK 0xffffffff
#define BCHP_XPT_RAVE_PB_BAND_HOLD_CLR_STATUS_PLAYBACK_BAND_HOLD_SHIFT 0

/***************************************************************************
 *FE_BAND_HOLD_CLR_STATUS - FE parser Band Hold Status and Clear
 ***************************************************************************/
/* XPT_RAVE :: FE_BAND_HOLD_CLR_STATUS :: reserved0 [31:16] */
#define BCHP_XPT_RAVE_FE_BAND_HOLD_CLR_STATUS_reserved0_MASK       0xffff0000
#define BCHP_XPT_RAVE_FE_BAND_HOLD_CLR_STATUS_reserved0_SHIFT      16

/* XPT_RAVE :: FE_BAND_HOLD_CLR_STATUS :: FE_BAND_HOLD [15:00] */
#define BCHP_XPT_RAVE_FE_BAND_HOLD_CLR_STATUS_FE_BAND_HOLD_MASK    0x0000ffff
#define BCHP_XPT_RAVE_FE_BAND_HOLD_CLR_STATUS_FE_BAND_HOLD_SHIFT   0

/***************************************************************************
 *FW_WATERMARK - Firmware throughput watermark
 ***************************************************************************/
/* XPT_RAVE :: FW_WATERMARK :: reserved0 [31:16] */
#define BCHP_XPT_RAVE_FW_WATERMARK_reserved0_MASK                  0xffff0000
#define BCHP_XPT_RAVE_FW_WATERMARK_reserved0_SHIFT                 16

/* XPT_RAVE :: FW_WATERMARK :: FIRMWARE_WMARK [15:00] */
#define BCHP_XPT_RAVE_FW_WATERMARK_FIRMWARE_WMARK_MASK             0x0000ffff
#define BCHP_XPT_RAVE_FW_WATERMARK_FIRMWARE_WMARK_SHIFT            0

/***************************************************************************
 *HW_WATCHDOG - Hardware Watchdog Counter
 ***************************************************************************/
/* XPT_RAVE :: HW_WATCHDOG :: reserved0 [31:16] */
#define BCHP_XPT_RAVE_HW_WATCHDOG_reserved0_MASK                   0xffff0000
#define BCHP_XPT_RAVE_HW_WATCHDOG_reserved0_SHIFT                  16

/* XPT_RAVE :: HW_WATCHDOG :: HW_WATCHDOG_COUNT [15:00] */
#define BCHP_XPT_RAVE_HW_WATCHDOG_HW_WATCHDOG_COUNT_MASK           0x0000ffff
#define BCHP_XPT_RAVE_HW_WATCHDOG_HW_WATCHDOG_COUNT_SHIFT          0
#define BCHP_XPT_RAVE_HW_WATCHDOG_HW_WATCHDOG_COUNT_DEFAULT        0x00000000

/***************************************************************************
 *MISC_CONTROL2 - Miscellaneous Control 2
 ***************************************************************************/
/* XPT_RAVE :: MISC_CONTROL2 :: reserved0 [31:08] */
#define BCHP_XPT_RAVE_MISC_CONTROL2_reserved0_MASK                 0xffffff00
#define BCHP_XPT_RAVE_MISC_CONTROL2_reserved0_SHIFT                8

/* XPT_RAVE :: MISC_CONTROL2 :: MISC_INT_EN7 [07:07] */
#define BCHP_XPT_RAVE_MISC_CONTROL2_MISC_INT_EN7_MASK              0x00000080
#define BCHP_XPT_RAVE_MISC_CONTROL2_MISC_INT_EN7_SHIFT             7
#define BCHP_XPT_RAVE_MISC_CONTROL2_MISC_INT_EN7_DEFAULT           0x00000000

/* XPT_RAVE :: MISC_CONTROL2 :: MISC_INT_EN6 [06:06] */
#define BCHP_XPT_RAVE_MISC_CONTROL2_MISC_INT_EN6_MASK              0x00000040
#define BCHP_XPT_RAVE_MISC_CONTROL2_MISC_INT_EN6_SHIFT             6
#define BCHP_XPT_RAVE_MISC_CONTROL2_MISC_INT_EN6_DEFAULT           0x00000000

/* XPT_RAVE :: MISC_CONTROL2 :: MISC_INT_EN5 [05:05] */
#define BCHP_XPT_RAVE_MISC_CONTROL2_MISC_INT_EN5_MASK              0x00000020
#define BCHP_XPT_RAVE_MISC_CONTROL2_MISC_INT_EN5_SHIFT             5
#define BCHP_XPT_RAVE_MISC_CONTROL2_MISC_INT_EN5_DEFAULT           0x00000000

/* XPT_RAVE :: MISC_CONTROL2 :: MISC_INT_EN4 [04:04] */
#define BCHP_XPT_RAVE_MISC_CONTROL2_MISC_INT_EN4_MASK              0x00000010
#define BCHP_XPT_RAVE_MISC_CONTROL2_MISC_INT_EN4_SHIFT             4
#define BCHP_XPT_RAVE_MISC_CONTROL2_MISC_INT_EN4_DEFAULT           0x00000000

/* XPT_RAVE :: MISC_CONTROL2 :: MISC_INT_EN3 [03:03] */
#define BCHP_XPT_RAVE_MISC_CONTROL2_MISC_INT_EN3_MASK              0x00000008
#define BCHP_XPT_RAVE_MISC_CONTROL2_MISC_INT_EN3_SHIFT             3
#define BCHP_XPT_RAVE_MISC_CONTROL2_MISC_INT_EN3_DEFAULT           0x00000000

/* XPT_RAVE :: MISC_CONTROL2 :: MISC_INT_EN2 [02:02] */
#define BCHP_XPT_RAVE_MISC_CONTROL2_MISC_INT_EN2_MASK              0x00000004
#define BCHP_XPT_RAVE_MISC_CONTROL2_MISC_INT_EN2_SHIFT             2
#define BCHP_XPT_RAVE_MISC_CONTROL2_MISC_INT_EN2_DEFAULT           0x00000000

/* XPT_RAVE :: MISC_CONTROL2 :: MISC_INT_EN1 [01:01] */
#define BCHP_XPT_RAVE_MISC_CONTROL2_MISC_INT_EN1_MASK              0x00000002
#define BCHP_XPT_RAVE_MISC_CONTROL2_MISC_INT_EN1_SHIFT             1
#define BCHP_XPT_RAVE_MISC_CONTROL2_MISC_INT_EN1_DEFAULT           0x00000000

/* XPT_RAVE :: MISC_CONTROL2 :: MISC_INT_EN0 [00:00] */
#define BCHP_XPT_RAVE_MISC_CONTROL2_MISC_INT_EN0_MASK              0x00000001
#define BCHP_XPT_RAVE_MISC_CONTROL2_MISC_INT_EN0_SHIFT             0
#define BCHP_XPT_RAVE_MISC_CONTROL2_MISC_INT_EN0_DEFAULT           0x00000000

/***************************************************************************
 *MISC_CONTROL3 - Miscellaneous Control 3
 ***************************************************************************/
/* XPT_RAVE :: MISC_CONTROL3 :: reserved0 [31:24] */
#define BCHP_XPT_RAVE_MISC_CONTROL3_reserved0_MASK                 0xff000000
#define BCHP_XPT_RAVE_MISC_CONTROL3_reserved0_SHIFT                24

/* XPT_RAVE :: MISC_CONTROL3 :: SPARE_FUNC [23:16] */
#define BCHP_XPT_RAVE_MISC_CONTROL3_SPARE_FUNC_MASK                0x00ff0000
#define BCHP_XPT_RAVE_MISC_CONTROL3_SPARE_FUNC_SHIFT               16
#define BCHP_XPT_RAVE_MISC_CONTROL3_SPARE_FUNC_DEFAULT             0x00000000

/* XPT_RAVE :: MISC_CONTROL3 :: reserved1 [15:14] */
#define BCHP_XPT_RAVE_MISC_CONTROL3_reserved1_MASK                 0x0000c000
#define BCHP_XPT_RAVE_MISC_CONTROL3_reserved1_SHIFT                14

/* XPT_RAVE :: MISC_CONTROL3 :: SINGLE_DMEM_MODE [13:13] */
#define BCHP_XPT_RAVE_MISC_CONTROL3_SINGLE_DMEM_MODE_MASK          0x00002000
#define BCHP_XPT_RAVE_MISC_CONTROL3_SINGLE_DMEM_MODE_SHIFT         13
#define BCHP_XPT_RAVE_MISC_CONTROL3_SINGLE_DMEM_MODE_DEFAULT       0x00000000

/* XPT_RAVE :: MISC_CONTROL3 :: CXMEM_CS_FALLBACK [12:12] */
#define BCHP_XPT_RAVE_MISC_CONTROL3_CXMEM_CS_FALLBACK_MASK         0x00001000
#define BCHP_XPT_RAVE_MISC_CONTROL3_CXMEM_CS_FALLBACK_SHIFT        12
#define BCHP_XPT_RAVE_MISC_CONTROL3_CXMEM_CS_FALLBACK_DEFAULT      0x00000000

/* XPT_RAVE :: MISC_CONTROL3 :: DTS_PTS_REPORTING_IN_DMEM_FALLBACK [11:11] */
#define BCHP_XPT_RAVE_MISC_CONTROL3_DTS_PTS_REPORTING_IN_DMEM_FALLBACK_MASK 0x00000800
#define BCHP_XPT_RAVE_MISC_CONTROL3_DTS_PTS_REPORTING_IN_DMEM_FALLBACK_SHIFT 11
#define BCHP_XPT_RAVE_MISC_CONTROL3_DTS_PTS_REPORTING_IN_DMEM_FALLBACK_DEFAULT 0x00000000

/* XPT_RAVE :: MISC_CONTROL3 :: SMEM_GRANT_FOR_TPIT_PID_TABLE_DATA_FALLBACK [10:10] */
#define BCHP_XPT_RAVE_MISC_CONTROL3_SMEM_GRANT_FOR_TPIT_PID_TABLE_DATA_FALLBACK_MASK 0x00000400
#define BCHP_XPT_RAVE_MISC_CONTROL3_SMEM_GRANT_FOR_TPIT_PID_TABLE_DATA_FALLBACK_SHIFT 10
#define BCHP_XPT_RAVE_MISC_CONTROL3_SMEM_GRANT_FOR_TPIT_PID_TABLE_DATA_FALLBACK_DEFAULT 0x00000000

/* XPT_RAVE :: MISC_CONTROL3 :: MPEG_STYLE_SCD_GEN_FALLBACK [09:09] */
#define BCHP_XPT_RAVE_MISC_CONTROL3_MPEG_STYLE_SCD_GEN_FALLBACK_MASK 0x00000200
#define BCHP_XPT_RAVE_MISC_CONTROL3_MPEG_STYLE_SCD_GEN_FALLBACK_SHIFT 9
#define BCHP_XPT_RAVE_MISC_CONTROL3_MPEG_STYLE_SCD_GEN_FALLBACK_DEFAULT 0x00000000

/* XPT_RAVE :: MISC_CONTROL3 :: DIS_PTS_EXT_BTP_TRIMMED [08:08] */
#define BCHP_XPT_RAVE_MISC_CONTROL3_DIS_PTS_EXT_BTP_TRIMMED_MASK   0x00000100
#define BCHP_XPT_RAVE_MISC_CONTROL3_DIS_PTS_EXT_BTP_TRIMMED_SHIFT  8
#define BCHP_XPT_RAVE_MISC_CONTROL3_DIS_PTS_EXT_BTP_TRIMMED_DEFAULT 0x00000000

/* XPT_RAVE :: MISC_CONTROL3 :: SC_PTS_SPLIT_FALLBACK [07:07] */
#define BCHP_XPT_RAVE_MISC_CONTROL3_SC_PTS_SPLIT_FALLBACK_MASK     0x00000080
#define BCHP_XPT_RAVE_MISC_CONTROL3_SC_PTS_SPLIT_FALLBACK_SHIFT    7
#define BCHP_XPT_RAVE_MISC_CONTROL3_SC_PTS_SPLIT_FALLBACK_DEFAULT  0x00000000

/* XPT_RAVE :: MISC_CONTROL3 :: FORCE_SMEM_CS [06:06] */
#define BCHP_XPT_RAVE_MISC_CONTROL3_FORCE_SMEM_CS_MASK             0x00000040
#define BCHP_XPT_RAVE_MISC_CONTROL3_FORCE_SMEM_CS_SHIFT            6
#define BCHP_XPT_RAVE_MISC_CONTROL3_FORCE_SMEM_CS_DEFAULT          0x00000000

/* XPT_RAVE :: MISC_CONTROL3 :: FORCE_PMEM_CS [05:05] */
#define BCHP_XPT_RAVE_MISC_CONTROL3_FORCE_PMEM_CS_MASK             0x00000020
#define BCHP_XPT_RAVE_MISC_CONTROL3_FORCE_PMEM_CS_SHIFT            5
#define BCHP_XPT_RAVE_MISC_CONTROL3_FORCE_PMEM_CS_DEFAULT          0x00000000

/* XPT_RAVE :: MISC_CONTROL3 :: FORCE_DMEM_CS [04:04] */
#define BCHP_XPT_RAVE_MISC_CONTROL3_FORCE_DMEM_CS_MASK             0x00000010
#define BCHP_XPT_RAVE_MISC_CONTROL3_FORCE_DMEM_CS_SHIFT            4
#define BCHP_XPT_RAVE_MISC_CONTROL3_FORCE_DMEM_CS_DEFAULT          0x00000000

/* XPT_RAVE :: MISC_CONTROL3 :: AUTO_CLEAR_CONTEXT_EN_DIS [03:03] */
#define BCHP_XPT_RAVE_MISC_CONTROL3_AUTO_CLEAR_CONTEXT_EN_DIS_MASK 0x00000008
#define BCHP_XPT_RAVE_MISC_CONTROL3_AUTO_CLEAR_CONTEXT_EN_DIS_SHIFT 3
#define BCHP_XPT_RAVE_MISC_CONTROL3_AUTO_CLEAR_CONTEXT_EN_DIS_DEFAULT 0x00000000

/* XPT_RAVE :: MISC_CONTROL3 :: AUTO_CLEAR_ITB_DIS [02:02] */
#define BCHP_XPT_RAVE_MISC_CONTROL3_AUTO_CLEAR_ITB_DIS_MASK        0x00000004
#define BCHP_XPT_RAVE_MISC_CONTROL3_AUTO_CLEAR_ITB_DIS_SHIFT       2
#define BCHP_XPT_RAVE_MISC_CONTROL3_AUTO_CLEAR_ITB_DIS_DEFAULT     0x00000000

/* XPT_RAVE :: MISC_CONTROL3 :: DIS_ITB_CDB_LTH_INT_FIX [01:01] */
#define BCHP_XPT_RAVE_MISC_CONTROL3_DIS_ITB_CDB_LTH_INT_FIX_MASK   0x00000002
#define BCHP_XPT_RAVE_MISC_CONTROL3_DIS_ITB_CDB_LTH_INT_FIX_SHIFT  1
#define BCHP_XPT_RAVE_MISC_CONTROL3_DIS_ITB_CDB_LTH_INT_FIX_DEFAULT 0x00000000

/* XPT_RAVE :: MISC_CONTROL3 :: DIS_ITB_CDB_UTH_INT_FIX [00:00] */
#define BCHP_XPT_RAVE_MISC_CONTROL3_DIS_ITB_CDB_UTH_INT_FIX_MASK   0x00000001
#define BCHP_XPT_RAVE_MISC_CONTROL3_DIS_ITB_CDB_UTH_INT_FIX_SHIFT  0
#define BCHP_XPT_RAVE_MISC_CONTROL3_DIS_ITB_CDB_UTH_INT_FIX_DEFAULT 0x00000000

/***************************************************************************
 *RC0_SP_CONTROL - Seamless Pause Control
 ***************************************************************************/
/* XPT_RAVE :: RC0_SP_CONTROL :: SEAMLESS_PAUSE_EN [31:31] */
#define BCHP_XPT_RAVE_RC0_SP_CONTROL_SEAMLESS_PAUSE_EN_MASK        0x80000000
#define BCHP_XPT_RAVE_RC0_SP_CONTROL_SEAMLESS_PAUSE_EN_SHIFT       31
#define BCHP_XPT_RAVE_RC0_SP_CONTROL_SEAMLESS_PAUSE_EN_DEFAULT     0x00000000

/* XPT_RAVE :: RC0_SP_CONTROL :: reserved0 [30:30] */
#define BCHP_XPT_RAVE_RC0_SP_CONTROL_reserved0_MASK                0x40000000
#define BCHP_XPT_RAVE_RC0_SP_CONTROL_reserved0_SHIFT               30

/* XPT_RAVE :: RC0_SP_CONTROL :: REC_CX_NUM [29:24] */
#define BCHP_XPT_RAVE_RC0_SP_CONTROL_REC_CX_NUM_MASK               0x3f000000
#define BCHP_XPT_RAVE_RC0_SP_CONTROL_REC_CX_NUM_SHIFT              24

/* XPT_RAVE :: RC0_SP_CONTROL :: CXX_MASK [23:00] */
#define BCHP_XPT_RAVE_RC0_SP_CONTROL_CXX_MASK_MASK                 0x00ffffff
#define BCHP_XPT_RAVE_RC0_SP_CONTROL_CXX_MASK_SHIFT                0
#define BCHP_XPT_RAVE_RC0_SP_CONTROL_CXX_MASK_DEFAULT              0x00000000

/***************************************************************************
 *RC1_SP_CONTROL - Seamless Pause Control
 ***************************************************************************/
/* XPT_RAVE :: RC1_SP_CONTROL :: SEAMLESS_PAUSE_EN [31:31] */
#define BCHP_XPT_RAVE_RC1_SP_CONTROL_SEAMLESS_PAUSE_EN_MASK        0x80000000
#define BCHP_XPT_RAVE_RC1_SP_CONTROL_SEAMLESS_PAUSE_EN_SHIFT       31
#define BCHP_XPT_RAVE_RC1_SP_CONTROL_SEAMLESS_PAUSE_EN_DEFAULT     0x00000000

/* XPT_RAVE :: RC1_SP_CONTROL :: reserved0 [30:30] */
#define BCHP_XPT_RAVE_RC1_SP_CONTROL_reserved0_MASK                0x40000000
#define BCHP_XPT_RAVE_RC1_SP_CONTROL_reserved0_SHIFT               30

/* XPT_RAVE :: RC1_SP_CONTROL :: REC_CX_NUM [29:24] */
#define BCHP_XPT_RAVE_RC1_SP_CONTROL_REC_CX_NUM_MASK               0x3f000000
#define BCHP_XPT_RAVE_RC1_SP_CONTROL_REC_CX_NUM_SHIFT              24

/* XPT_RAVE :: RC1_SP_CONTROL :: CXX_MASK [23:00] */
#define BCHP_XPT_RAVE_RC1_SP_CONTROL_CXX_MASK_MASK                 0x00ffffff
#define BCHP_XPT_RAVE_RC1_SP_CONTROL_CXX_MASK_SHIFT                0
#define BCHP_XPT_RAVE_RC1_SP_CONTROL_CXX_MASK_DEFAULT              0x00000000

/***************************************************************************
 *RC2_SP_CONTROL - Seamless Pause Control
 ***************************************************************************/
/* XPT_RAVE :: RC2_SP_CONTROL :: SEAMLESS_PAUSE_EN [31:31] */
#define BCHP_XPT_RAVE_RC2_SP_CONTROL_SEAMLESS_PAUSE_EN_MASK        0x80000000
#define BCHP_XPT_RAVE_RC2_SP_CONTROL_SEAMLESS_PAUSE_EN_SHIFT       31
#define BCHP_XPT_RAVE_RC2_SP_CONTROL_SEAMLESS_PAUSE_EN_DEFAULT     0x00000000

/* XPT_RAVE :: RC2_SP_CONTROL :: reserved0 [30:30] */
#define BCHP_XPT_RAVE_RC2_SP_CONTROL_reserved0_MASK                0x40000000
#define BCHP_XPT_RAVE_RC2_SP_CONTROL_reserved0_SHIFT               30

/* XPT_RAVE :: RC2_SP_CONTROL :: REC_CX_NUM [29:24] */
#define BCHP_XPT_RAVE_RC2_SP_CONTROL_REC_CX_NUM_MASK               0x3f000000
#define BCHP_XPT_RAVE_RC2_SP_CONTROL_REC_CX_NUM_SHIFT              24

/* XPT_RAVE :: RC2_SP_CONTROL :: CXX_MASK [23:00] */
#define BCHP_XPT_RAVE_RC2_SP_CONTROL_CXX_MASK_MASK                 0x00ffffff
#define BCHP_XPT_RAVE_RC2_SP_CONTROL_CXX_MASK_SHIFT                0
#define BCHP_XPT_RAVE_RC2_SP_CONTROL_CXX_MASK_DEFAULT              0x00000000

/***************************************************************************
 *RC3_SP_CONTROL - Seamless Pause Control
 ***************************************************************************/
/* XPT_RAVE :: RC3_SP_CONTROL :: SEAMLESS_PAUSE_EN [31:31] */
#define BCHP_XPT_RAVE_RC3_SP_CONTROL_SEAMLESS_PAUSE_EN_MASK        0x80000000
#define BCHP_XPT_RAVE_RC3_SP_CONTROL_SEAMLESS_PAUSE_EN_SHIFT       31
#define BCHP_XPT_RAVE_RC3_SP_CONTROL_SEAMLESS_PAUSE_EN_DEFAULT     0x00000000

/* XPT_RAVE :: RC3_SP_CONTROL :: reserved0 [30:30] */
#define BCHP_XPT_RAVE_RC3_SP_CONTROL_reserved0_MASK                0x40000000
#define BCHP_XPT_RAVE_RC3_SP_CONTROL_reserved0_SHIFT               30

/* XPT_RAVE :: RC3_SP_CONTROL :: REC_CX_NUM [29:24] */
#define BCHP_XPT_RAVE_RC3_SP_CONTROL_REC_CX_NUM_MASK               0x3f000000
#define BCHP_XPT_RAVE_RC3_SP_CONTROL_REC_CX_NUM_SHIFT              24

/* XPT_RAVE :: RC3_SP_CONTROL :: CXX_MASK [23:00] */
#define BCHP_XPT_RAVE_RC3_SP_CONTROL_CXX_MASK_MASK                 0x00ffffff
#define BCHP_XPT_RAVE_RC3_SP_CONTROL_CXX_MASK_SHIFT                0
#define BCHP_XPT_RAVE_RC3_SP_CONTROL_CXX_MASK_DEFAULT              0x00000000

/***************************************************************************
 *RC4_SP_CONTROL - Seamless Pause Control
 ***************************************************************************/
/* XPT_RAVE :: RC4_SP_CONTROL :: SEAMLESS_PAUSE_EN [31:31] */
#define BCHP_XPT_RAVE_RC4_SP_CONTROL_SEAMLESS_PAUSE_EN_MASK        0x80000000
#define BCHP_XPT_RAVE_RC4_SP_CONTROL_SEAMLESS_PAUSE_EN_SHIFT       31
#define BCHP_XPT_RAVE_RC4_SP_CONTROL_SEAMLESS_PAUSE_EN_DEFAULT     0x00000000

/* XPT_RAVE :: RC4_SP_CONTROL :: reserved0 [30:30] */
#define BCHP_XPT_RAVE_RC4_SP_CONTROL_reserved0_MASK                0x40000000
#define BCHP_XPT_RAVE_RC4_SP_CONTROL_reserved0_SHIFT               30

/* XPT_RAVE :: RC4_SP_CONTROL :: REC_CX_NUM [29:24] */
#define BCHP_XPT_RAVE_RC4_SP_CONTROL_REC_CX_NUM_MASK               0x3f000000
#define BCHP_XPT_RAVE_RC4_SP_CONTROL_REC_CX_NUM_SHIFT              24

/* XPT_RAVE :: RC4_SP_CONTROL :: CXX_MASK [23:00] */
#define BCHP_XPT_RAVE_RC4_SP_CONTROL_CXX_MASK_MASK                 0x00ffffff
#define BCHP_XPT_RAVE_RC4_SP_CONTROL_CXX_MASK_SHIFT                0
#define BCHP_XPT_RAVE_RC4_SP_CONTROL_CXX_MASK_DEFAULT              0x00000000

/***************************************************************************
 *RC5_SP_CONTROL - Seamless Pause Control
 ***************************************************************************/
/* XPT_RAVE :: RC5_SP_CONTROL :: SEAMLESS_PAUSE_EN [31:31] */
#define BCHP_XPT_RAVE_RC5_SP_CONTROL_SEAMLESS_PAUSE_EN_MASK        0x80000000
#define BCHP_XPT_RAVE_RC5_SP_CONTROL_SEAMLESS_PAUSE_EN_SHIFT       31
#define BCHP_XPT_RAVE_RC5_SP_CONTROL_SEAMLESS_PAUSE_EN_DEFAULT     0x00000000

/* XPT_RAVE :: RC5_SP_CONTROL :: reserved0 [30:30] */
#define BCHP_XPT_RAVE_RC5_SP_CONTROL_reserved0_MASK                0x40000000
#define BCHP_XPT_RAVE_RC5_SP_CONTROL_reserved0_SHIFT               30

/* XPT_RAVE :: RC5_SP_CONTROL :: REC_CX_NUM [29:24] */
#define BCHP_XPT_RAVE_RC5_SP_CONTROL_REC_CX_NUM_MASK               0x3f000000
#define BCHP_XPT_RAVE_RC5_SP_CONTROL_REC_CX_NUM_SHIFT              24

/* XPT_RAVE :: RC5_SP_CONTROL :: CXX_MASK [23:00] */
#define BCHP_XPT_RAVE_RC5_SP_CONTROL_CXX_MASK_MASK                 0x00ffffff
#define BCHP_XPT_RAVE_RC5_SP_CONTROL_CXX_MASK_SHIFT                0
#define BCHP_XPT_RAVE_RC5_SP_CONTROL_CXX_MASK_DEFAULT              0x00000000

/***************************************************************************
 *RC6_SP_CONTROL - Seamless Pause Control
 ***************************************************************************/
/* XPT_RAVE :: RC6_SP_CONTROL :: SEAMLESS_PAUSE_EN [31:31] */
#define BCHP_XPT_RAVE_RC6_SP_CONTROL_SEAMLESS_PAUSE_EN_MASK        0x80000000
#define BCHP_XPT_RAVE_RC6_SP_CONTROL_SEAMLESS_PAUSE_EN_SHIFT       31
#define BCHP_XPT_RAVE_RC6_SP_CONTROL_SEAMLESS_PAUSE_EN_DEFAULT     0x00000000

/* XPT_RAVE :: RC6_SP_CONTROL :: reserved0 [30:30] */
#define BCHP_XPT_RAVE_RC6_SP_CONTROL_reserved0_MASK                0x40000000
#define BCHP_XPT_RAVE_RC6_SP_CONTROL_reserved0_SHIFT               30

/* XPT_RAVE :: RC6_SP_CONTROL :: REC_CX_NUM [29:24] */
#define BCHP_XPT_RAVE_RC6_SP_CONTROL_REC_CX_NUM_MASK               0x3f000000
#define BCHP_XPT_RAVE_RC6_SP_CONTROL_REC_CX_NUM_SHIFT              24

/* XPT_RAVE :: RC6_SP_CONTROL :: CXX_MASK [23:00] */
#define BCHP_XPT_RAVE_RC6_SP_CONTROL_CXX_MASK_MASK                 0x00ffffff
#define BCHP_XPT_RAVE_RC6_SP_CONTROL_CXX_MASK_SHIFT                0
#define BCHP_XPT_RAVE_RC6_SP_CONTROL_CXX_MASK_DEFAULT              0x00000000

/***************************************************************************
 *RC7_SP_CONTROL - Seamless Pause Control
 ***************************************************************************/
/* XPT_RAVE :: RC7_SP_CONTROL :: SEAMLESS_PAUSE_EN [31:31] */
#define BCHP_XPT_RAVE_RC7_SP_CONTROL_SEAMLESS_PAUSE_EN_MASK        0x80000000
#define BCHP_XPT_RAVE_RC7_SP_CONTROL_SEAMLESS_PAUSE_EN_SHIFT       31
#define BCHP_XPT_RAVE_RC7_SP_CONTROL_SEAMLESS_PAUSE_EN_DEFAULT     0x00000000

/* XPT_RAVE :: RC7_SP_CONTROL :: reserved0 [30:30] */
#define BCHP_XPT_RAVE_RC7_SP_CONTROL_reserved0_MASK                0x40000000
#define BCHP_XPT_RAVE_RC7_SP_CONTROL_reserved0_SHIFT               30

/* XPT_RAVE :: RC7_SP_CONTROL :: REC_CX_NUM [29:24] */
#define BCHP_XPT_RAVE_RC7_SP_CONTROL_REC_CX_NUM_MASK               0x3f000000
#define BCHP_XPT_RAVE_RC7_SP_CONTROL_REC_CX_NUM_SHIFT              24

/* XPT_RAVE :: RC7_SP_CONTROL :: CXX_MASK [23:00] */
#define BCHP_XPT_RAVE_RC7_SP_CONTROL_CXX_MASK_MASK                 0x00ffffff
#define BCHP_XPT_RAVE_RC7_SP_CONTROL_CXX_MASK_SHIFT                0
#define BCHP_XPT_RAVE_RC7_SP_CONTROL_CXX_MASK_DEFAULT              0x00000000

/***************************************************************************
 *RC8_SP_CONTROL - Seamless Pause Control
 ***************************************************************************/
/* XPT_RAVE :: RC8_SP_CONTROL :: SEAMLESS_PAUSE_EN [31:31] */
#define BCHP_XPT_RAVE_RC8_SP_CONTROL_SEAMLESS_PAUSE_EN_MASK        0x80000000
#define BCHP_XPT_RAVE_RC8_SP_CONTROL_SEAMLESS_PAUSE_EN_SHIFT       31
#define BCHP_XPT_RAVE_RC8_SP_CONTROL_SEAMLESS_PAUSE_EN_DEFAULT     0x00000000

/* XPT_RAVE :: RC8_SP_CONTROL :: reserved0 [30:30] */
#define BCHP_XPT_RAVE_RC8_SP_CONTROL_reserved0_MASK                0x40000000
#define BCHP_XPT_RAVE_RC8_SP_CONTROL_reserved0_SHIFT               30

/* XPT_RAVE :: RC8_SP_CONTROL :: REC_CX_NUM [29:24] */
#define BCHP_XPT_RAVE_RC8_SP_CONTROL_REC_CX_NUM_MASK               0x3f000000
#define BCHP_XPT_RAVE_RC8_SP_CONTROL_REC_CX_NUM_SHIFT              24

/* XPT_RAVE :: RC8_SP_CONTROL :: CXX_MASK [23:00] */
#define BCHP_XPT_RAVE_RC8_SP_CONTROL_CXX_MASK_MASK                 0x00ffffff
#define BCHP_XPT_RAVE_RC8_SP_CONTROL_CXX_MASK_SHIFT                0
#define BCHP_XPT_RAVE_RC8_SP_CONTROL_CXX_MASK_DEFAULT              0x00000000

/***************************************************************************
 *AV_STATUS2 - RAVE Status
 ***************************************************************************/
/* XPT_RAVE :: AV_STATUS2 :: reserved0 [31:26] */
#define BCHP_XPT_RAVE_AV_STATUS2_reserved0_MASK                    0xfc000000
#define BCHP_XPT_RAVE_AV_STATUS2_reserved0_SHIFT                   26

/* XPT_RAVE :: AV_STATUS2 :: PONG_SCD_NUM [25:19] */
#define BCHP_XPT_RAVE_AV_STATUS2_PONG_SCD_NUM_MASK                 0x03f80000
#define BCHP_XPT_RAVE_AV_STATUS2_PONG_SCD_NUM_SHIFT                19
#define BCHP_XPT_RAVE_AV_STATUS2_PONG_SCD_NUM_DEFAULT              0x00000000

/* XPT_RAVE :: AV_STATUS2 :: PING_SCD_NUM [18:12] */
#define BCHP_XPT_RAVE_AV_STATUS2_PING_SCD_NUM_MASK                 0x0007f000
#define BCHP_XPT_RAVE_AV_STATUS2_PING_SCD_NUM_SHIFT                12
#define BCHP_XPT_RAVE_AV_STATUS2_PING_SCD_NUM_DEFAULT              0x0000007f

/* XPT_RAVE :: AV_STATUS2 :: PONG_CONTEXT_NUM [11:06] */
#define BCHP_XPT_RAVE_AV_STATUS2_PONG_CONTEXT_NUM_MASK             0x00000fc0
#define BCHP_XPT_RAVE_AV_STATUS2_PONG_CONTEXT_NUM_SHIFT            6
#define BCHP_XPT_RAVE_AV_STATUS2_PONG_CONTEXT_NUM_DEFAULT          0x0000003f

/* XPT_RAVE :: AV_STATUS2 :: PING_CONTEXT_NUM [05:00] */
#define BCHP_XPT_RAVE_AV_STATUS2_PING_CONTEXT_NUM_MASK             0x0000003f
#define BCHP_XPT_RAVE_AV_STATUS2_PING_CONTEXT_NUM_SHIFT            0
#define BCHP_XPT_RAVE_AV_STATUS2_PING_CONTEXT_NUM_DEFAULT          0x0000003f

/***************************************************************************
 *ATSOFFSET_MAX_ERROR - Max error for ATS offset
 ***************************************************************************/
/* XPT_RAVE :: ATSOFFSET_MAX_ERROR :: MAX_ERROR [31:00] */
#define BCHP_XPT_RAVE_ATSOFFSET_MAX_ERROR_MAX_ERROR_MASK           0xffffffff
#define BCHP_XPT_RAVE_ATSOFFSET_MAX_ERROR_MAX_ERROR_SHIFT          0
#define BCHP_XPT_RAVE_ATSOFFSET_MAX_ERROR_MAX_ERROR_DEFAULT        0xffffffff

/***************************************************************************
 *INT_CX0 - Context Interrupts
 ***************************************************************************/
/* XPT_RAVE :: INT_CX0 :: reserved0 [31:15] */
#define BCHP_XPT_RAVE_INT_CX0_reserved0_MASK                       0xffff8000
#define BCHP_XPT_RAVE_INT_CX0_reserved0_SHIFT                      15

/* XPT_RAVE :: INT_CX0 :: SCD_INDEX [14:12] */
#define BCHP_XPT_RAVE_INT_CX0_SCD_INDEX_MASK                       0x00007000
#define BCHP_XPT_RAVE_INT_CX0_SCD_INDEX_SHIFT                      12

/* XPT_RAVE :: INT_CX0 :: ITB_UPPER_THRESH_INT [11:11] */
#define BCHP_XPT_RAVE_INT_CX0_ITB_UPPER_THRESH_INT_MASK            0x00000800
#define BCHP_XPT_RAVE_INT_CX0_ITB_UPPER_THRESH_INT_SHIFT           11

/* XPT_RAVE :: INT_CX0 :: ITB_LOWER_THRESH_INT [10:10] */
#define BCHP_XPT_RAVE_INT_CX0_ITB_LOWER_THRESH_INT_MASK            0x00000400
#define BCHP_XPT_RAVE_INT_CX0_ITB_LOWER_THRESH_INT_SHIFT           10

/* XPT_RAVE :: INT_CX0 :: CDB_UPPER_THRESH_INT [09:09] */
#define BCHP_XPT_RAVE_INT_CX0_CDB_UPPER_THRESH_INT_MASK            0x00000200
#define BCHP_XPT_RAVE_INT_CX0_CDB_UPPER_THRESH_INT_SHIFT           9

/* XPT_RAVE :: INT_CX0 :: CDB_LOWER_THRESH_INT [08:08] */
#define BCHP_XPT_RAVE_INT_CX0_CDB_LOWER_THRESH_INT_MASK            0x00000100
#define BCHP_XPT_RAVE_INT_CX0_CDB_LOWER_THRESH_INT_SHIFT           8

/* XPT_RAVE :: INT_CX0 :: LAST_CMD_INT [07:07] */
#define BCHP_XPT_RAVE_INT_CX0_LAST_CMD_INT_MASK                    0x00000080
#define BCHP_XPT_RAVE_INT_CX0_LAST_CMD_INT_SHIFT                   7

/* XPT_RAVE :: INT_CX0 :: SPLICE_INT [06:06] */
#define BCHP_XPT_RAVE_INT_CX0_SPLICE_INT_MASK                      0x00000040
#define BCHP_XPT_RAVE_INT_CX0_SPLICE_INT_SHIFT                     6

/* XPT_RAVE :: INT_CX0 :: ITB_OVERFLOW_INT [05:05] */
#define BCHP_XPT_RAVE_INT_CX0_ITB_OVERFLOW_INT_MASK                0x00000020
#define BCHP_XPT_RAVE_INT_CX0_ITB_OVERFLOW_INT_SHIFT               5

/* XPT_RAVE :: INT_CX0 :: CDB_OVERFLOW_INT [04:04] */
#define BCHP_XPT_RAVE_INT_CX0_CDB_OVERFLOW_INT_MASK                0x00000010
#define BCHP_XPT_RAVE_INT_CX0_CDB_OVERFLOW_INT_SHIFT               4

/* XPT_RAVE :: INT_CX0 :: CC_ERROR_INT [03:03] */
#define BCHP_XPT_RAVE_INT_CX0_CC_ERROR_INT_MASK                    0x00000008
#define BCHP_XPT_RAVE_INT_CX0_CC_ERROR_INT_SHIFT                   3

/* XPT_RAVE :: INT_CX0 :: TEI_ERROR_INT [02:02] */
#define BCHP_XPT_RAVE_INT_CX0_TEI_ERROR_INT_MASK                   0x00000004
#define BCHP_XPT_RAVE_INT_CX0_TEI_ERROR_INT_SHIFT                  2

/* XPT_RAVE :: INT_CX0 :: PUSI_ERROR_INT [01:01] */
#define BCHP_XPT_RAVE_INT_CX0_PUSI_ERROR_INT_MASK                  0x00000002
#define BCHP_XPT_RAVE_INT_CX0_PUSI_ERROR_INT_SHIFT                 1

/* XPT_RAVE :: INT_CX0 :: EMU_ERROR_INT [00:00] */
#define BCHP_XPT_RAVE_INT_CX0_EMU_ERROR_INT_MASK                   0x00000001
#define BCHP_XPT_RAVE_INT_CX0_EMU_ERROR_INT_SHIFT                  0

/***************************************************************************
 *INT_CX1 - Context Interrupts
 ***************************************************************************/
/* XPT_RAVE :: INT_CX1 :: reserved0 [31:15] */
#define BCHP_XPT_RAVE_INT_CX1_reserved0_MASK                       0xffff8000
#define BCHP_XPT_RAVE_INT_CX1_reserved0_SHIFT                      15

/* XPT_RAVE :: INT_CX1 :: SCD_INDEX [14:12] */
#define BCHP_XPT_RAVE_INT_CX1_SCD_INDEX_MASK                       0x00007000
#define BCHP_XPT_RAVE_INT_CX1_SCD_INDEX_SHIFT                      12

/* XPT_RAVE :: INT_CX1 :: ITB_UPPER_THRESH_INT [11:11] */
#define BCHP_XPT_RAVE_INT_CX1_ITB_UPPER_THRESH_INT_MASK            0x00000800
#define BCHP_XPT_RAVE_INT_CX1_ITB_UPPER_THRESH_INT_SHIFT           11

/* XPT_RAVE :: INT_CX1 :: ITB_LOWER_THRESH_INT [10:10] */
#define BCHP_XPT_RAVE_INT_CX1_ITB_LOWER_THRESH_INT_MASK            0x00000400
#define BCHP_XPT_RAVE_INT_CX1_ITB_LOWER_THRESH_INT_SHIFT           10

/* XPT_RAVE :: INT_CX1 :: CDB_UPPER_THRESH_INT [09:09] */
#define BCHP_XPT_RAVE_INT_CX1_CDB_UPPER_THRESH_INT_MASK            0x00000200
#define BCHP_XPT_RAVE_INT_CX1_CDB_UPPER_THRESH_INT_SHIFT           9

/* XPT_RAVE :: INT_CX1 :: CDB_LOWER_THRESH_INT [08:08] */
#define BCHP_XPT_RAVE_INT_CX1_CDB_LOWER_THRESH_INT_MASK            0x00000100
#define BCHP_XPT_RAVE_INT_CX1_CDB_LOWER_THRESH_INT_SHIFT           8

/* XPT_RAVE :: INT_CX1 :: LAST_CMD_INT [07:07] */
#define BCHP_XPT_RAVE_INT_CX1_LAST_CMD_INT_MASK                    0x00000080
#define BCHP_XPT_RAVE_INT_CX1_LAST_CMD_INT_SHIFT                   7

/* XPT_RAVE :: INT_CX1 :: SPLICE_INT [06:06] */
#define BCHP_XPT_RAVE_INT_CX1_SPLICE_INT_MASK                      0x00000040
#define BCHP_XPT_RAVE_INT_CX1_SPLICE_INT_SHIFT                     6

/* XPT_RAVE :: INT_CX1 :: ITB_OVERFLOW_INT [05:05] */
#define BCHP_XPT_RAVE_INT_CX1_ITB_OVERFLOW_INT_MASK                0x00000020
#define BCHP_XPT_RAVE_INT_CX1_ITB_OVERFLOW_INT_SHIFT               5

/* XPT_RAVE :: INT_CX1 :: CDB_OVERFLOW_INT [04:04] */
#define BCHP_XPT_RAVE_INT_CX1_CDB_OVERFLOW_INT_MASK                0x00000010
#define BCHP_XPT_RAVE_INT_CX1_CDB_OVERFLOW_INT_SHIFT               4

/* XPT_RAVE :: INT_CX1 :: CC_ERROR_INT [03:03] */
#define BCHP_XPT_RAVE_INT_CX1_CC_ERROR_INT_MASK                    0x00000008
#define BCHP_XPT_RAVE_INT_CX1_CC_ERROR_INT_SHIFT                   3

/* XPT_RAVE :: INT_CX1 :: TEI_ERROR_INT [02:02] */
#define BCHP_XPT_RAVE_INT_CX1_TEI_ERROR_INT_MASK                   0x00000004
#define BCHP_XPT_RAVE_INT_CX1_TEI_ERROR_INT_SHIFT                  2

/* XPT_RAVE :: INT_CX1 :: PUSI_ERROR_INT [01:01] */
#define BCHP_XPT_RAVE_INT_CX1_PUSI_ERROR_INT_MASK                  0x00000002
#define BCHP_XPT_RAVE_INT_CX1_PUSI_ERROR_INT_SHIFT                 1

/* XPT_RAVE :: INT_CX1 :: EMU_ERROR_INT [00:00] */
#define BCHP_XPT_RAVE_INT_CX1_EMU_ERROR_INT_MASK                   0x00000001
#define BCHP_XPT_RAVE_INT_CX1_EMU_ERROR_INT_SHIFT                  0

/***************************************************************************
 *INT_CX2 - Context Interrupts
 ***************************************************************************/
/* XPT_RAVE :: INT_CX2 :: reserved0 [31:15] */
#define BCHP_XPT_RAVE_INT_CX2_reserved0_MASK                       0xffff8000
#define BCHP_XPT_RAVE_INT_CX2_reserved0_SHIFT                      15

/* XPT_RAVE :: INT_CX2 :: SCD_INDEX [14:12] */
#define BCHP_XPT_RAVE_INT_CX2_SCD_INDEX_MASK                       0x00007000
#define BCHP_XPT_RAVE_INT_CX2_SCD_INDEX_SHIFT                      12

/* XPT_RAVE :: INT_CX2 :: ITB_UPPER_THRESH_INT [11:11] */
#define BCHP_XPT_RAVE_INT_CX2_ITB_UPPER_THRESH_INT_MASK            0x00000800
#define BCHP_XPT_RAVE_INT_CX2_ITB_UPPER_THRESH_INT_SHIFT           11

/* XPT_RAVE :: INT_CX2 :: ITB_LOWER_THRESH_INT [10:10] */
#define BCHP_XPT_RAVE_INT_CX2_ITB_LOWER_THRESH_INT_MASK            0x00000400
#define BCHP_XPT_RAVE_INT_CX2_ITB_LOWER_THRESH_INT_SHIFT           10

/* XPT_RAVE :: INT_CX2 :: CDB_UPPER_THRESH_INT [09:09] */
#define BCHP_XPT_RAVE_INT_CX2_CDB_UPPER_THRESH_INT_MASK            0x00000200
#define BCHP_XPT_RAVE_INT_CX2_CDB_UPPER_THRESH_INT_SHIFT           9

/* XPT_RAVE :: INT_CX2 :: CDB_LOWER_THRESH_INT [08:08] */
#define BCHP_XPT_RAVE_INT_CX2_CDB_LOWER_THRESH_INT_MASK            0x00000100
#define BCHP_XPT_RAVE_INT_CX2_CDB_LOWER_THRESH_INT_SHIFT           8

/* XPT_RAVE :: INT_CX2 :: LAST_CMD_INT [07:07] */
#define BCHP_XPT_RAVE_INT_CX2_LAST_CMD_INT_MASK                    0x00000080
#define BCHP_XPT_RAVE_INT_CX2_LAST_CMD_INT_SHIFT                   7

/* XPT_RAVE :: INT_CX2 :: SPLICE_INT [06:06] */
#define BCHP_XPT_RAVE_INT_CX2_SPLICE_INT_MASK                      0x00000040
#define BCHP_XPT_RAVE_INT_CX2_SPLICE_INT_SHIFT                     6

/* XPT_RAVE :: INT_CX2 :: ITB_OVERFLOW_INT [05:05] */
#define BCHP_XPT_RAVE_INT_CX2_ITB_OVERFLOW_INT_MASK                0x00000020
#define BCHP_XPT_RAVE_INT_CX2_ITB_OVERFLOW_INT_SHIFT               5

/* XPT_RAVE :: INT_CX2 :: CDB_OVERFLOW_INT [04:04] */
#define BCHP_XPT_RAVE_INT_CX2_CDB_OVERFLOW_INT_MASK                0x00000010
#define BCHP_XPT_RAVE_INT_CX2_CDB_OVERFLOW_INT_SHIFT               4

/* XPT_RAVE :: INT_CX2 :: CC_ERROR_INT [03:03] */
#define BCHP_XPT_RAVE_INT_CX2_CC_ERROR_INT_MASK                    0x00000008
#define BCHP_XPT_RAVE_INT_CX2_CC_ERROR_INT_SHIFT                   3

/* XPT_RAVE :: INT_CX2 :: TEI_ERROR_INT [02:02] */
#define BCHP_XPT_RAVE_INT_CX2_TEI_ERROR_INT_MASK                   0x00000004
#define BCHP_XPT_RAVE_INT_CX2_TEI_ERROR_INT_SHIFT                  2

/* XPT_RAVE :: INT_CX2 :: PUSI_ERROR_INT [01:01] */
#define BCHP_XPT_RAVE_INT_CX2_PUSI_ERROR_INT_MASK                  0x00000002
#define BCHP_XPT_RAVE_INT_CX2_PUSI_ERROR_INT_SHIFT                 1

/* XPT_RAVE :: INT_CX2 :: EMU_ERROR_INT [00:00] */
#define BCHP_XPT_RAVE_INT_CX2_EMU_ERROR_INT_MASK                   0x00000001
#define BCHP_XPT_RAVE_INT_CX2_EMU_ERROR_INT_SHIFT                  0

/***************************************************************************
 *INT_CX3 - Context Interrupts
 ***************************************************************************/
/* XPT_RAVE :: INT_CX3 :: reserved0 [31:15] */
#define BCHP_XPT_RAVE_INT_CX3_reserved0_MASK                       0xffff8000
#define BCHP_XPT_RAVE_INT_CX3_reserved0_SHIFT                      15

/* XPT_RAVE :: INT_CX3 :: SCD_INDEX [14:12] */
#define BCHP_XPT_RAVE_INT_CX3_SCD_INDEX_MASK                       0x00007000
#define BCHP_XPT_RAVE_INT_CX3_SCD_INDEX_SHIFT                      12

/* XPT_RAVE :: INT_CX3 :: ITB_UPPER_THRESH_INT [11:11] */
#define BCHP_XPT_RAVE_INT_CX3_ITB_UPPER_THRESH_INT_MASK            0x00000800
#define BCHP_XPT_RAVE_INT_CX3_ITB_UPPER_THRESH_INT_SHIFT           11

/* XPT_RAVE :: INT_CX3 :: ITB_LOWER_THRESH_INT [10:10] */
#define BCHP_XPT_RAVE_INT_CX3_ITB_LOWER_THRESH_INT_MASK            0x00000400
#define BCHP_XPT_RAVE_INT_CX3_ITB_LOWER_THRESH_INT_SHIFT           10

/* XPT_RAVE :: INT_CX3 :: CDB_UPPER_THRESH_INT [09:09] */
#define BCHP_XPT_RAVE_INT_CX3_CDB_UPPER_THRESH_INT_MASK            0x00000200
#define BCHP_XPT_RAVE_INT_CX3_CDB_UPPER_THRESH_INT_SHIFT           9

/* XPT_RAVE :: INT_CX3 :: CDB_LOWER_THRESH_INT [08:08] */
#define BCHP_XPT_RAVE_INT_CX3_CDB_LOWER_THRESH_INT_MASK            0x00000100
#define BCHP_XPT_RAVE_INT_CX3_CDB_LOWER_THRESH_INT_SHIFT           8

/* XPT_RAVE :: INT_CX3 :: LAST_CMD_INT [07:07] */
#define BCHP_XPT_RAVE_INT_CX3_LAST_CMD_INT_MASK                    0x00000080
#define BCHP_XPT_RAVE_INT_CX3_LAST_CMD_INT_SHIFT                   7

/* XPT_RAVE :: INT_CX3 :: SPLICE_INT [06:06] */
#define BCHP_XPT_RAVE_INT_CX3_SPLICE_INT_MASK                      0x00000040
#define BCHP_XPT_RAVE_INT_CX3_SPLICE_INT_SHIFT                     6

/* XPT_RAVE :: INT_CX3 :: ITB_OVERFLOW_INT [05:05] */
#define BCHP_XPT_RAVE_INT_CX3_ITB_OVERFLOW_INT_MASK                0x00000020
#define BCHP_XPT_RAVE_INT_CX3_ITB_OVERFLOW_INT_SHIFT               5

/* XPT_RAVE :: INT_CX3 :: CDB_OVERFLOW_INT [04:04] */
#define BCHP_XPT_RAVE_INT_CX3_CDB_OVERFLOW_INT_MASK                0x00000010
#define BCHP_XPT_RAVE_INT_CX3_CDB_OVERFLOW_INT_SHIFT               4

/* XPT_RAVE :: INT_CX3 :: CC_ERROR_INT [03:03] */
#define BCHP_XPT_RAVE_INT_CX3_CC_ERROR_INT_MASK                    0x00000008
#define BCHP_XPT_RAVE_INT_CX3_CC_ERROR_INT_SHIFT                   3

/* XPT_RAVE :: INT_CX3 :: TEI_ERROR_INT [02:02] */
#define BCHP_XPT_RAVE_INT_CX3_TEI_ERROR_INT_MASK                   0x00000004
#define BCHP_XPT_RAVE_INT_CX3_TEI_ERROR_INT_SHIFT                  2

/* XPT_RAVE :: INT_CX3 :: PUSI_ERROR_INT [01:01] */
#define BCHP_XPT_RAVE_INT_CX3_PUSI_ERROR_INT_MASK                  0x00000002
#define BCHP_XPT_RAVE_INT_CX3_PUSI_ERROR_INT_SHIFT                 1

/* XPT_RAVE :: INT_CX3 :: EMU_ERROR_INT [00:00] */
#define BCHP_XPT_RAVE_INT_CX3_EMU_ERROR_INT_MASK                   0x00000001
#define BCHP_XPT_RAVE_INT_CX3_EMU_ERROR_INT_SHIFT                  0

/***************************************************************************
 *INT_CX4 - Context Interrupts
 ***************************************************************************/
/* XPT_RAVE :: INT_CX4 :: reserved0 [31:15] */
#define BCHP_XPT_RAVE_INT_CX4_reserved0_MASK                       0xffff8000
#define BCHP_XPT_RAVE_INT_CX4_reserved0_SHIFT                      15

/* XPT_RAVE :: INT_CX4 :: SCD_INDEX [14:12] */
#define BCHP_XPT_RAVE_INT_CX4_SCD_INDEX_MASK                       0x00007000
#define BCHP_XPT_RAVE_INT_CX4_SCD_INDEX_SHIFT                      12

/* XPT_RAVE :: INT_CX4 :: ITB_UPPER_THRESH_INT [11:11] */
#define BCHP_XPT_RAVE_INT_CX4_ITB_UPPER_THRESH_INT_MASK            0x00000800
#define BCHP_XPT_RAVE_INT_CX4_ITB_UPPER_THRESH_INT_SHIFT           11

/* XPT_RAVE :: INT_CX4 :: ITB_LOWER_THRESH_INT [10:10] */
#define BCHP_XPT_RAVE_INT_CX4_ITB_LOWER_THRESH_INT_MASK            0x00000400
#define BCHP_XPT_RAVE_INT_CX4_ITB_LOWER_THRESH_INT_SHIFT           10

/* XPT_RAVE :: INT_CX4 :: CDB_UPPER_THRESH_INT [09:09] */
#define BCHP_XPT_RAVE_INT_CX4_CDB_UPPER_THRESH_INT_MASK            0x00000200
#define BCHP_XPT_RAVE_INT_CX4_CDB_UPPER_THRESH_INT_SHIFT           9

/* XPT_RAVE :: INT_CX4 :: CDB_LOWER_THRESH_INT [08:08] */
#define BCHP_XPT_RAVE_INT_CX4_CDB_LOWER_THRESH_INT_MASK            0x00000100
#define BCHP_XPT_RAVE_INT_CX4_CDB_LOWER_THRESH_INT_SHIFT           8

/* XPT_RAVE :: INT_CX4 :: LAST_CMD_INT [07:07] */
#define BCHP_XPT_RAVE_INT_CX4_LAST_CMD_INT_MASK                    0x00000080
#define BCHP_XPT_RAVE_INT_CX4_LAST_CMD_INT_SHIFT                   7

/* XPT_RAVE :: INT_CX4 :: SPLICE_INT [06:06] */
#define BCHP_XPT_RAVE_INT_CX4_SPLICE_INT_MASK                      0x00000040
#define BCHP_XPT_RAVE_INT_CX4_SPLICE_INT_SHIFT                     6

/* XPT_RAVE :: INT_CX4 :: ITB_OVERFLOW_INT [05:05] */
#define BCHP_XPT_RAVE_INT_CX4_ITB_OVERFLOW_INT_MASK                0x00000020
#define BCHP_XPT_RAVE_INT_CX4_ITB_OVERFLOW_INT_SHIFT               5

/* XPT_RAVE :: INT_CX4 :: CDB_OVERFLOW_INT [04:04] */
#define BCHP_XPT_RAVE_INT_CX4_CDB_OVERFLOW_INT_MASK                0x00000010
#define BCHP_XPT_RAVE_INT_CX4_CDB_OVERFLOW_INT_SHIFT               4

/* XPT_RAVE :: INT_CX4 :: CC_ERROR_INT [03:03] */
#define BCHP_XPT_RAVE_INT_CX4_CC_ERROR_INT_MASK                    0x00000008
#define BCHP_XPT_RAVE_INT_CX4_CC_ERROR_INT_SHIFT                   3

/* XPT_RAVE :: INT_CX4 :: TEI_ERROR_INT [02:02] */
#define BCHP_XPT_RAVE_INT_CX4_TEI_ERROR_INT_MASK                   0x00000004
#define BCHP_XPT_RAVE_INT_CX4_TEI_ERROR_INT_SHIFT                  2

/* XPT_RAVE :: INT_CX4 :: PUSI_ERROR_INT [01:01] */
#define BCHP_XPT_RAVE_INT_CX4_PUSI_ERROR_INT_MASK                  0x00000002
#define BCHP_XPT_RAVE_INT_CX4_PUSI_ERROR_INT_SHIFT                 1

/* XPT_RAVE :: INT_CX4 :: EMU_ERROR_INT [00:00] */
#define BCHP_XPT_RAVE_INT_CX4_EMU_ERROR_INT_MASK                   0x00000001
#define BCHP_XPT_RAVE_INT_CX4_EMU_ERROR_INT_SHIFT                  0

/***************************************************************************
 *INT_CX5 - Context Interrupts
 ***************************************************************************/
/* XPT_RAVE :: INT_CX5 :: reserved0 [31:15] */
#define BCHP_XPT_RAVE_INT_CX5_reserved0_MASK                       0xffff8000
#define BCHP_XPT_RAVE_INT_CX5_reserved0_SHIFT                      15

/* XPT_RAVE :: INT_CX5 :: SCD_INDEX [14:12] */
#define BCHP_XPT_RAVE_INT_CX5_SCD_INDEX_MASK                       0x00007000
#define BCHP_XPT_RAVE_INT_CX5_SCD_INDEX_SHIFT                      12

/* XPT_RAVE :: INT_CX5 :: ITB_UPPER_THRESH_INT [11:11] */
#define BCHP_XPT_RAVE_INT_CX5_ITB_UPPER_THRESH_INT_MASK            0x00000800
#define BCHP_XPT_RAVE_INT_CX5_ITB_UPPER_THRESH_INT_SHIFT           11

/* XPT_RAVE :: INT_CX5 :: ITB_LOWER_THRESH_INT [10:10] */
#define BCHP_XPT_RAVE_INT_CX5_ITB_LOWER_THRESH_INT_MASK            0x00000400
#define BCHP_XPT_RAVE_INT_CX5_ITB_LOWER_THRESH_INT_SHIFT           10

/* XPT_RAVE :: INT_CX5 :: CDB_UPPER_THRESH_INT [09:09] */
#define BCHP_XPT_RAVE_INT_CX5_CDB_UPPER_THRESH_INT_MASK            0x00000200
#define BCHP_XPT_RAVE_INT_CX5_CDB_UPPER_THRESH_INT_SHIFT           9

/* XPT_RAVE :: INT_CX5 :: CDB_LOWER_THRESH_INT [08:08] */
#define BCHP_XPT_RAVE_INT_CX5_CDB_LOWER_THRESH_INT_MASK            0x00000100
#define BCHP_XPT_RAVE_INT_CX5_CDB_LOWER_THRESH_INT_SHIFT           8

/* XPT_RAVE :: INT_CX5 :: LAST_CMD_INT [07:07] */
#define BCHP_XPT_RAVE_INT_CX5_LAST_CMD_INT_MASK                    0x00000080
#define BCHP_XPT_RAVE_INT_CX5_LAST_CMD_INT_SHIFT                   7

/* XPT_RAVE :: INT_CX5 :: SPLICE_INT [06:06] */
#define BCHP_XPT_RAVE_INT_CX5_SPLICE_INT_MASK                      0x00000040
#define BCHP_XPT_RAVE_INT_CX5_SPLICE_INT_SHIFT                     6

/* XPT_RAVE :: INT_CX5 :: ITB_OVERFLOW_INT [05:05] */
#define BCHP_XPT_RAVE_INT_CX5_ITB_OVERFLOW_INT_MASK                0x00000020
#define BCHP_XPT_RAVE_INT_CX5_ITB_OVERFLOW_INT_SHIFT               5

/* XPT_RAVE :: INT_CX5 :: CDB_OVERFLOW_INT [04:04] */
#define BCHP_XPT_RAVE_INT_CX5_CDB_OVERFLOW_INT_MASK                0x00000010
#define BCHP_XPT_RAVE_INT_CX5_CDB_OVERFLOW_INT_SHIFT               4

/* XPT_RAVE :: INT_CX5 :: CC_ERROR_INT [03:03] */
#define BCHP_XPT_RAVE_INT_CX5_CC_ERROR_INT_MASK                    0x00000008
#define BCHP_XPT_RAVE_INT_CX5_CC_ERROR_INT_SHIFT                   3

/* XPT_RAVE :: INT_CX5 :: TEI_ERROR_INT [02:02] */
#define BCHP_XPT_RAVE_INT_CX5_TEI_ERROR_INT_MASK                   0x00000004
#define BCHP_XPT_RAVE_INT_CX5_TEI_ERROR_INT_SHIFT                  2

/* XPT_RAVE :: INT_CX5 :: PUSI_ERROR_INT [01:01] */
#define BCHP_XPT_RAVE_INT_CX5_PUSI_ERROR_INT_MASK                  0x00000002
#define BCHP_XPT_RAVE_INT_CX5_PUSI_ERROR_INT_SHIFT                 1

/* XPT_RAVE :: INT_CX5 :: EMU_ERROR_INT [00:00] */
#define BCHP_XPT_RAVE_INT_CX5_EMU_ERROR_INT_MASK                   0x00000001
#define BCHP_XPT_RAVE_INT_CX5_EMU_ERROR_INT_SHIFT                  0

/***************************************************************************
 *INT_CX6 - Context Interrupts
 ***************************************************************************/
/* XPT_RAVE :: INT_CX6 :: reserved0 [31:15] */
#define BCHP_XPT_RAVE_INT_CX6_reserved0_MASK                       0xffff8000
#define BCHP_XPT_RAVE_INT_CX6_reserved0_SHIFT                      15

/* XPT_RAVE :: INT_CX6 :: SCD_INDEX [14:12] */
#define BCHP_XPT_RAVE_INT_CX6_SCD_INDEX_MASK                       0x00007000
#define BCHP_XPT_RAVE_INT_CX6_SCD_INDEX_SHIFT                      12

/* XPT_RAVE :: INT_CX6 :: ITB_UPPER_THRESH_INT [11:11] */
#define BCHP_XPT_RAVE_INT_CX6_ITB_UPPER_THRESH_INT_MASK            0x00000800
#define BCHP_XPT_RAVE_INT_CX6_ITB_UPPER_THRESH_INT_SHIFT           11

/* XPT_RAVE :: INT_CX6 :: ITB_LOWER_THRESH_INT [10:10] */
#define BCHP_XPT_RAVE_INT_CX6_ITB_LOWER_THRESH_INT_MASK            0x00000400
#define BCHP_XPT_RAVE_INT_CX6_ITB_LOWER_THRESH_INT_SHIFT           10

/* XPT_RAVE :: INT_CX6 :: CDB_UPPER_THRESH_INT [09:09] */
#define BCHP_XPT_RAVE_INT_CX6_CDB_UPPER_THRESH_INT_MASK            0x00000200
#define BCHP_XPT_RAVE_INT_CX6_CDB_UPPER_THRESH_INT_SHIFT           9

/* XPT_RAVE :: INT_CX6 :: CDB_LOWER_THRESH_INT [08:08] */
#define BCHP_XPT_RAVE_INT_CX6_CDB_LOWER_THRESH_INT_MASK            0x00000100
#define BCHP_XPT_RAVE_INT_CX6_CDB_LOWER_THRESH_INT_SHIFT           8

/* XPT_RAVE :: INT_CX6 :: LAST_CMD_INT [07:07] */
#define BCHP_XPT_RAVE_INT_CX6_LAST_CMD_INT_MASK                    0x00000080
#define BCHP_XPT_RAVE_INT_CX6_LAST_CMD_INT_SHIFT                   7

/* XPT_RAVE :: INT_CX6 :: SPLICE_INT [06:06] */
#define BCHP_XPT_RAVE_INT_CX6_SPLICE_INT_MASK                      0x00000040
#define BCHP_XPT_RAVE_INT_CX6_SPLICE_INT_SHIFT                     6

/* XPT_RAVE :: INT_CX6 :: ITB_OVERFLOW_INT [05:05] */
#define BCHP_XPT_RAVE_INT_CX6_ITB_OVERFLOW_INT_MASK                0x00000020
#define BCHP_XPT_RAVE_INT_CX6_ITB_OVERFLOW_INT_SHIFT               5

/* XPT_RAVE :: INT_CX6 :: CDB_OVERFLOW_INT [04:04] */
#define BCHP_XPT_RAVE_INT_CX6_CDB_OVERFLOW_INT_MASK                0x00000010
#define BCHP_XPT_RAVE_INT_CX6_CDB_OVERFLOW_INT_SHIFT               4

/* XPT_RAVE :: INT_CX6 :: CC_ERROR_INT [03:03] */
#define BCHP_XPT_RAVE_INT_CX6_CC_ERROR_INT_MASK                    0x00000008
#define BCHP_XPT_RAVE_INT_CX6_CC_ERROR_INT_SHIFT                   3

/* XPT_RAVE :: INT_CX6 :: TEI_ERROR_INT [02:02] */
#define BCHP_XPT_RAVE_INT_CX6_TEI_ERROR_INT_MASK                   0x00000004
#define BCHP_XPT_RAVE_INT_CX6_TEI_ERROR_INT_SHIFT                  2

/* XPT_RAVE :: INT_CX6 :: PUSI_ERROR_INT [01:01] */
#define BCHP_XPT_RAVE_INT_CX6_PUSI_ERROR_INT_MASK                  0x00000002
#define BCHP_XPT_RAVE_INT_CX6_PUSI_ERROR_INT_SHIFT                 1

/* XPT_RAVE :: INT_CX6 :: EMU_ERROR_INT [00:00] */
#define BCHP_XPT_RAVE_INT_CX6_EMU_ERROR_INT_MASK                   0x00000001
#define BCHP_XPT_RAVE_INT_CX6_EMU_ERROR_INT_SHIFT                  0

/***************************************************************************
 *INT_CX7 - Context Interrupts
 ***************************************************************************/
/* XPT_RAVE :: INT_CX7 :: reserved0 [31:15] */
#define BCHP_XPT_RAVE_INT_CX7_reserved0_MASK                       0xffff8000
#define BCHP_XPT_RAVE_INT_CX7_reserved0_SHIFT                      15

/* XPT_RAVE :: INT_CX7 :: SCD_INDEX [14:12] */
#define BCHP_XPT_RAVE_INT_CX7_SCD_INDEX_MASK                       0x00007000
#define BCHP_XPT_RAVE_INT_CX7_SCD_INDEX_SHIFT                      12

/* XPT_RAVE :: INT_CX7 :: ITB_UPPER_THRESH_INT [11:11] */
#define BCHP_XPT_RAVE_INT_CX7_ITB_UPPER_THRESH_INT_MASK            0x00000800
#define BCHP_XPT_RAVE_INT_CX7_ITB_UPPER_THRESH_INT_SHIFT           11

/* XPT_RAVE :: INT_CX7 :: ITB_LOWER_THRESH_INT [10:10] */
#define BCHP_XPT_RAVE_INT_CX7_ITB_LOWER_THRESH_INT_MASK            0x00000400
#define BCHP_XPT_RAVE_INT_CX7_ITB_LOWER_THRESH_INT_SHIFT           10

/* XPT_RAVE :: INT_CX7 :: CDB_UPPER_THRESH_INT [09:09] */
#define BCHP_XPT_RAVE_INT_CX7_CDB_UPPER_THRESH_INT_MASK            0x00000200
#define BCHP_XPT_RAVE_INT_CX7_CDB_UPPER_THRESH_INT_SHIFT           9

/* XPT_RAVE :: INT_CX7 :: CDB_LOWER_THRESH_INT [08:08] */
#define BCHP_XPT_RAVE_INT_CX7_CDB_LOWER_THRESH_INT_MASK            0x00000100
#define BCHP_XPT_RAVE_INT_CX7_CDB_LOWER_THRESH_INT_SHIFT           8

/* XPT_RAVE :: INT_CX7 :: LAST_CMD_INT [07:07] */
#define BCHP_XPT_RAVE_INT_CX7_LAST_CMD_INT_MASK                    0x00000080
#define BCHP_XPT_RAVE_INT_CX7_LAST_CMD_INT_SHIFT                   7

/* XPT_RAVE :: INT_CX7 :: SPLICE_INT [06:06] */
#define BCHP_XPT_RAVE_INT_CX7_SPLICE_INT_MASK                      0x00000040
#define BCHP_XPT_RAVE_INT_CX7_SPLICE_INT_SHIFT                     6

/* XPT_RAVE :: INT_CX7 :: ITB_OVERFLOW_INT [05:05] */
#define BCHP_XPT_RAVE_INT_CX7_ITB_OVERFLOW_INT_MASK                0x00000020
#define BCHP_XPT_RAVE_INT_CX7_ITB_OVERFLOW_INT_SHIFT               5

/* XPT_RAVE :: INT_CX7 :: CDB_OVERFLOW_INT [04:04] */
#define BCHP_XPT_RAVE_INT_CX7_CDB_OVERFLOW_INT_MASK                0x00000010
#define BCHP_XPT_RAVE_INT_CX7_CDB_OVERFLOW_INT_SHIFT               4

/* XPT_RAVE :: INT_CX7 :: CC_ERROR_INT [03:03] */
#define BCHP_XPT_RAVE_INT_CX7_CC_ERROR_INT_MASK                    0x00000008
#define BCHP_XPT_RAVE_INT_CX7_CC_ERROR_INT_SHIFT                   3

/* XPT_RAVE :: INT_CX7 :: TEI_ERROR_INT [02:02] */
#define BCHP_XPT_RAVE_INT_CX7_TEI_ERROR_INT_MASK                   0x00000004
#define BCHP_XPT_RAVE_INT_CX7_TEI_ERROR_INT_SHIFT                  2

/* XPT_RAVE :: INT_CX7 :: PUSI_ERROR_INT [01:01] */
#define BCHP_XPT_RAVE_INT_CX7_PUSI_ERROR_INT_MASK                  0x00000002
#define BCHP_XPT_RAVE_INT_CX7_PUSI_ERROR_INT_SHIFT                 1

/* XPT_RAVE :: INT_CX7 :: EMU_ERROR_INT [00:00] */
#define BCHP_XPT_RAVE_INT_CX7_EMU_ERROR_INT_MASK                   0x00000001
#define BCHP_XPT_RAVE_INT_CX7_EMU_ERROR_INT_SHIFT                  0

/***************************************************************************
 *INT_CX8 - Context Interrupts
 ***************************************************************************/
/* XPT_RAVE :: INT_CX8 :: reserved0 [31:15] */
#define BCHP_XPT_RAVE_INT_CX8_reserved0_MASK                       0xffff8000
#define BCHP_XPT_RAVE_INT_CX8_reserved0_SHIFT                      15

/* XPT_RAVE :: INT_CX8 :: SCD_INDEX [14:12] */
#define BCHP_XPT_RAVE_INT_CX8_SCD_INDEX_MASK                       0x00007000
#define BCHP_XPT_RAVE_INT_CX8_SCD_INDEX_SHIFT                      12

/* XPT_RAVE :: INT_CX8 :: ITB_UPPER_THRESH_INT [11:11] */
#define BCHP_XPT_RAVE_INT_CX8_ITB_UPPER_THRESH_INT_MASK            0x00000800
#define BCHP_XPT_RAVE_INT_CX8_ITB_UPPER_THRESH_INT_SHIFT           11

/* XPT_RAVE :: INT_CX8 :: ITB_LOWER_THRESH_INT [10:10] */
#define BCHP_XPT_RAVE_INT_CX8_ITB_LOWER_THRESH_INT_MASK            0x00000400
#define BCHP_XPT_RAVE_INT_CX8_ITB_LOWER_THRESH_INT_SHIFT           10

/* XPT_RAVE :: INT_CX8 :: CDB_UPPER_THRESH_INT [09:09] */
#define BCHP_XPT_RAVE_INT_CX8_CDB_UPPER_THRESH_INT_MASK            0x00000200
#define BCHP_XPT_RAVE_INT_CX8_CDB_UPPER_THRESH_INT_SHIFT           9

/* XPT_RAVE :: INT_CX8 :: CDB_LOWER_THRESH_INT [08:08] */
#define BCHP_XPT_RAVE_INT_CX8_CDB_LOWER_THRESH_INT_MASK            0x00000100
#define BCHP_XPT_RAVE_INT_CX8_CDB_LOWER_THRESH_INT_SHIFT           8

/* XPT_RAVE :: INT_CX8 :: LAST_CMD_INT [07:07] */
#define BCHP_XPT_RAVE_INT_CX8_LAST_CMD_INT_MASK                    0x00000080
#define BCHP_XPT_RAVE_INT_CX8_LAST_CMD_INT_SHIFT                   7

/* XPT_RAVE :: INT_CX8 :: SPLICE_INT [06:06] */
#define BCHP_XPT_RAVE_INT_CX8_SPLICE_INT_MASK                      0x00000040
#define BCHP_XPT_RAVE_INT_CX8_SPLICE_INT_SHIFT                     6

/* XPT_RAVE :: INT_CX8 :: ITB_OVERFLOW_INT [05:05] */
#define BCHP_XPT_RAVE_INT_CX8_ITB_OVERFLOW_INT_MASK                0x00000020
#define BCHP_XPT_RAVE_INT_CX8_ITB_OVERFLOW_INT_SHIFT               5

/* XPT_RAVE :: INT_CX8 :: CDB_OVERFLOW_INT [04:04] */
#define BCHP_XPT_RAVE_INT_CX8_CDB_OVERFLOW_INT_MASK                0x00000010
#define BCHP_XPT_RAVE_INT_CX8_CDB_OVERFLOW_INT_SHIFT               4

/* XPT_RAVE :: INT_CX8 :: CC_ERROR_INT [03:03] */
#define BCHP_XPT_RAVE_INT_CX8_CC_ERROR_INT_MASK                    0x00000008
#define BCHP_XPT_RAVE_INT_CX8_CC_ERROR_INT_SHIFT                   3

/* XPT_RAVE :: INT_CX8 :: TEI_ERROR_INT [02:02] */
#define BCHP_XPT_RAVE_INT_CX8_TEI_ERROR_INT_MASK                   0x00000004
#define BCHP_XPT_RAVE_INT_CX8_TEI_ERROR_INT_SHIFT                  2

/* XPT_RAVE :: INT_CX8 :: PUSI_ERROR_INT [01:01] */
#define BCHP_XPT_RAVE_INT_CX8_PUSI_ERROR_INT_MASK                  0x00000002
#define BCHP_XPT_RAVE_INT_CX8_PUSI_ERROR_INT_SHIFT                 1

/* XPT_RAVE :: INT_CX8 :: EMU_ERROR_INT [00:00] */
#define BCHP_XPT_RAVE_INT_CX8_EMU_ERROR_INT_MASK                   0x00000001
#define BCHP_XPT_RAVE_INT_CX8_EMU_ERROR_INT_SHIFT                  0

/***************************************************************************
 *INT_CX9 - Context Interrupts
 ***************************************************************************/
/* XPT_RAVE :: INT_CX9 :: reserved0 [31:15] */
#define BCHP_XPT_RAVE_INT_CX9_reserved0_MASK                       0xffff8000
#define BCHP_XPT_RAVE_INT_CX9_reserved0_SHIFT                      15

/* XPT_RAVE :: INT_CX9 :: SCD_INDEX [14:12] */
#define BCHP_XPT_RAVE_INT_CX9_SCD_INDEX_MASK                       0x00007000
#define BCHP_XPT_RAVE_INT_CX9_SCD_INDEX_SHIFT                      12

/* XPT_RAVE :: INT_CX9 :: ITB_UPPER_THRESH_INT [11:11] */
#define BCHP_XPT_RAVE_INT_CX9_ITB_UPPER_THRESH_INT_MASK            0x00000800
#define BCHP_XPT_RAVE_INT_CX9_ITB_UPPER_THRESH_INT_SHIFT           11

/* XPT_RAVE :: INT_CX9 :: ITB_LOWER_THRESH_INT [10:10] */
#define BCHP_XPT_RAVE_INT_CX9_ITB_LOWER_THRESH_INT_MASK            0x00000400
#define BCHP_XPT_RAVE_INT_CX9_ITB_LOWER_THRESH_INT_SHIFT           10

/* XPT_RAVE :: INT_CX9 :: CDB_UPPER_THRESH_INT [09:09] */
#define BCHP_XPT_RAVE_INT_CX9_CDB_UPPER_THRESH_INT_MASK            0x00000200
#define BCHP_XPT_RAVE_INT_CX9_CDB_UPPER_THRESH_INT_SHIFT           9

/* XPT_RAVE :: INT_CX9 :: CDB_LOWER_THRESH_INT [08:08] */
#define BCHP_XPT_RAVE_INT_CX9_CDB_LOWER_THRESH_INT_MASK            0x00000100
#define BCHP_XPT_RAVE_INT_CX9_CDB_LOWER_THRESH_INT_SHIFT           8

/* XPT_RAVE :: INT_CX9 :: LAST_CMD_INT [07:07] */
#define BCHP_XPT_RAVE_INT_CX9_LAST_CMD_INT_MASK                    0x00000080
#define BCHP_XPT_RAVE_INT_CX9_LAST_CMD_INT_SHIFT                   7

/* XPT_RAVE :: INT_CX9 :: SPLICE_INT [06:06] */
#define BCHP_XPT_RAVE_INT_CX9_SPLICE_INT_MASK                      0x00000040
#define BCHP_XPT_RAVE_INT_CX9_SPLICE_INT_SHIFT                     6

/* XPT_RAVE :: INT_CX9 :: ITB_OVERFLOW_INT [05:05] */
#define BCHP_XPT_RAVE_INT_CX9_ITB_OVERFLOW_INT_MASK                0x00000020
#define BCHP_XPT_RAVE_INT_CX9_ITB_OVERFLOW_INT_SHIFT               5

/* XPT_RAVE :: INT_CX9 :: CDB_OVERFLOW_INT [04:04] */
#define BCHP_XPT_RAVE_INT_CX9_CDB_OVERFLOW_INT_MASK                0x00000010
#define BCHP_XPT_RAVE_INT_CX9_CDB_OVERFLOW_INT_SHIFT               4

/* XPT_RAVE :: INT_CX9 :: CC_ERROR_INT [03:03] */
#define BCHP_XPT_RAVE_INT_CX9_CC_ERROR_INT_MASK                    0x00000008
#define BCHP_XPT_RAVE_INT_CX9_CC_ERROR_INT_SHIFT                   3

/* XPT_RAVE :: INT_CX9 :: TEI_ERROR_INT [02:02] */
#define BCHP_XPT_RAVE_INT_CX9_TEI_ERROR_INT_MASK                   0x00000004
#define BCHP_XPT_RAVE_INT_CX9_TEI_ERROR_INT_SHIFT                  2

/* XPT_RAVE :: INT_CX9 :: PUSI_ERROR_INT [01:01] */
#define BCHP_XPT_RAVE_INT_CX9_PUSI_ERROR_INT_MASK                  0x00000002
#define BCHP_XPT_RAVE_INT_CX9_PUSI_ERROR_INT_SHIFT                 1

/* XPT_RAVE :: INT_CX9 :: EMU_ERROR_INT [00:00] */
#define BCHP_XPT_RAVE_INT_CX9_EMU_ERROR_INT_MASK                   0x00000001
#define BCHP_XPT_RAVE_INT_CX9_EMU_ERROR_INT_SHIFT                  0

/***************************************************************************
 *INT_CX10 - Context Interrupts
 ***************************************************************************/
/* XPT_RAVE :: INT_CX10 :: reserved0 [31:15] */
#define BCHP_XPT_RAVE_INT_CX10_reserved0_MASK                      0xffff8000
#define BCHP_XPT_RAVE_INT_CX10_reserved0_SHIFT                     15

/* XPT_RAVE :: INT_CX10 :: SCD_INDEX [14:12] */
#define BCHP_XPT_RAVE_INT_CX10_SCD_INDEX_MASK                      0x00007000
#define BCHP_XPT_RAVE_INT_CX10_SCD_INDEX_SHIFT                     12

/* XPT_RAVE :: INT_CX10 :: ITB_UPPER_THRESH_INT [11:11] */
#define BCHP_XPT_RAVE_INT_CX10_ITB_UPPER_THRESH_INT_MASK           0x00000800
#define BCHP_XPT_RAVE_INT_CX10_ITB_UPPER_THRESH_INT_SHIFT          11

/* XPT_RAVE :: INT_CX10 :: ITB_LOWER_THRESH_INT [10:10] */
#define BCHP_XPT_RAVE_INT_CX10_ITB_LOWER_THRESH_INT_MASK           0x00000400
#define BCHP_XPT_RAVE_INT_CX10_ITB_LOWER_THRESH_INT_SHIFT          10

/* XPT_RAVE :: INT_CX10 :: CDB_UPPER_THRESH_INT [09:09] */
#define BCHP_XPT_RAVE_INT_CX10_CDB_UPPER_THRESH_INT_MASK           0x00000200
#define BCHP_XPT_RAVE_INT_CX10_CDB_UPPER_THRESH_INT_SHIFT          9

/* XPT_RAVE :: INT_CX10 :: CDB_LOWER_THRESH_INT [08:08] */
#define BCHP_XPT_RAVE_INT_CX10_CDB_LOWER_THRESH_INT_MASK           0x00000100
#define BCHP_XPT_RAVE_INT_CX10_CDB_LOWER_THRESH_INT_SHIFT          8

/* XPT_RAVE :: INT_CX10 :: LAST_CMD_INT [07:07] */
#define BCHP_XPT_RAVE_INT_CX10_LAST_CMD_INT_MASK                   0x00000080
#define BCHP_XPT_RAVE_INT_CX10_LAST_CMD_INT_SHIFT                  7

/* XPT_RAVE :: INT_CX10 :: SPLICE_INT [06:06] */
#define BCHP_XPT_RAVE_INT_CX10_SPLICE_INT_MASK                     0x00000040
#define BCHP_XPT_RAVE_INT_CX10_SPLICE_INT_SHIFT                    6

/* XPT_RAVE :: INT_CX10 :: ITB_OVERFLOW_INT [05:05] */
#define BCHP_XPT_RAVE_INT_CX10_ITB_OVERFLOW_INT_MASK               0x00000020
#define BCHP_XPT_RAVE_INT_CX10_ITB_OVERFLOW_INT_SHIFT              5

/* XPT_RAVE :: INT_CX10 :: CDB_OVERFLOW_INT [04:04] */
#define BCHP_XPT_RAVE_INT_CX10_CDB_OVERFLOW_INT_MASK               0x00000010
#define BCHP_XPT_RAVE_INT_CX10_CDB_OVERFLOW_INT_SHIFT              4

/* XPT_RAVE :: INT_CX10 :: CC_ERROR_INT [03:03] */
#define BCHP_XPT_RAVE_INT_CX10_CC_ERROR_INT_MASK                   0x00000008
#define BCHP_XPT_RAVE_INT_CX10_CC_ERROR_INT_SHIFT                  3

/* XPT_RAVE :: INT_CX10 :: TEI_ERROR_INT [02:02] */
#define BCHP_XPT_RAVE_INT_CX10_TEI_ERROR_INT_MASK                  0x00000004
#define BCHP_XPT_RAVE_INT_CX10_TEI_ERROR_INT_SHIFT                 2

/* XPT_RAVE :: INT_CX10 :: PUSI_ERROR_INT [01:01] */
#define BCHP_XPT_RAVE_INT_CX10_PUSI_ERROR_INT_MASK                 0x00000002
#define BCHP_XPT_RAVE_INT_CX10_PUSI_ERROR_INT_SHIFT                1

/* XPT_RAVE :: INT_CX10 :: EMU_ERROR_INT [00:00] */
#define BCHP_XPT_RAVE_INT_CX10_EMU_ERROR_INT_MASK                  0x00000001
#define BCHP_XPT_RAVE_INT_CX10_EMU_ERROR_INT_SHIFT                 0

/***************************************************************************
 *INT_CX11 - Context Interrupts
 ***************************************************************************/
/* XPT_RAVE :: INT_CX11 :: reserved0 [31:15] */
#define BCHP_XPT_RAVE_INT_CX11_reserved0_MASK                      0xffff8000
#define BCHP_XPT_RAVE_INT_CX11_reserved0_SHIFT                     15

/* XPT_RAVE :: INT_CX11 :: SCD_INDEX [14:12] */
#define BCHP_XPT_RAVE_INT_CX11_SCD_INDEX_MASK                      0x00007000
#define BCHP_XPT_RAVE_INT_CX11_SCD_INDEX_SHIFT                     12

/* XPT_RAVE :: INT_CX11 :: ITB_UPPER_THRESH_INT [11:11] */
#define BCHP_XPT_RAVE_INT_CX11_ITB_UPPER_THRESH_INT_MASK           0x00000800
#define BCHP_XPT_RAVE_INT_CX11_ITB_UPPER_THRESH_INT_SHIFT          11

/* XPT_RAVE :: INT_CX11 :: ITB_LOWER_THRESH_INT [10:10] */
#define BCHP_XPT_RAVE_INT_CX11_ITB_LOWER_THRESH_INT_MASK           0x00000400
#define BCHP_XPT_RAVE_INT_CX11_ITB_LOWER_THRESH_INT_SHIFT          10

/* XPT_RAVE :: INT_CX11 :: CDB_UPPER_THRESH_INT [09:09] */
#define BCHP_XPT_RAVE_INT_CX11_CDB_UPPER_THRESH_INT_MASK           0x00000200
#define BCHP_XPT_RAVE_INT_CX11_CDB_UPPER_THRESH_INT_SHIFT          9

/* XPT_RAVE :: INT_CX11 :: CDB_LOWER_THRESH_INT [08:08] */
#define BCHP_XPT_RAVE_INT_CX11_CDB_LOWER_THRESH_INT_MASK           0x00000100
#define BCHP_XPT_RAVE_INT_CX11_CDB_LOWER_THRESH_INT_SHIFT          8

/* XPT_RAVE :: INT_CX11 :: LAST_CMD_INT [07:07] */
#define BCHP_XPT_RAVE_INT_CX11_LAST_CMD_INT_MASK                   0x00000080
#define BCHP_XPT_RAVE_INT_CX11_LAST_CMD_INT_SHIFT                  7

/* XPT_RAVE :: INT_CX11 :: SPLICE_INT [06:06] */
#define BCHP_XPT_RAVE_INT_CX11_SPLICE_INT_MASK                     0x00000040
#define BCHP_XPT_RAVE_INT_CX11_SPLICE_INT_SHIFT                    6

/* XPT_RAVE :: INT_CX11 :: ITB_OVERFLOW_INT [05:05] */
#define BCHP_XPT_RAVE_INT_CX11_ITB_OVERFLOW_INT_MASK               0x00000020
#define BCHP_XPT_RAVE_INT_CX11_ITB_OVERFLOW_INT_SHIFT              5

/* XPT_RAVE :: INT_CX11 :: CDB_OVERFLOW_INT [04:04] */
#define BCHP_XPT_RAVE_INT_CX11_CDB_OVERFLOW_INT_MASK               0x00000010
#define BCHP_XPT_RAVE_INT_CX11_CDB_OVERFLOW_INT_SHIFT              4

/* XPT_RAVE :: INT_CX11 :: CC_ERROR_INT [03:03] */
#define BCHP_XPT_RAVE_INT_CX11_CC_ERROR_INT_MASK                   0x00000008
#define BCHP_XPT_RAVE_INT_CX11_CC_ERROR_INT_SHIFT                  3

/* XPT_RAVE :: INT_CX11 :: TEI_ERROR_INT [02:02] */
#define BCHP_XPT_RAVE_INT_CX11_TEI_ERROR_INT_MASK                  0x00000004
#define BCHP_XPT_RAVE_INT_CX11_TEI_ERROR_INT_SHIFT                 2

/* XPT_RAVE :: INT_CX11 :: PUSI_ERROR_INT [01:01] */
#define BCHP_XPT_RAVE_INT_CX11_PUSI_ERROR_INT_MASK                 0x00000002
#define BCHP_XPT_RAVE_INT_CX11_PUSI_ERROR_INT_SHIFT                1

/* XPT_RAVE :: INT_CX11 :: EMU_ERROR_INT [00:00] */
#define BCHP_XPT_RAVE_INT_CX11_EMU_ERROR_INT_MASK                  0x00000001
#define BCHP_XPT_RAVE_INT_CX11_EMU_ERROR_INT_SHIFT                 0

/***************************************************************************
 *INT_CX12 - Context Interrupts
 ***************************************************************************/
/* XPT_RAVE :: INT_CX12 :: reserved0 [31:15] */
#define BCHP_XPT_RAVE_INT_CX12_reserved0_MASK                      0xffff8000
#define BCHP_XPT_RAVE_INT_CX12_reserved0_SHIFT                     15

/* XPT_RAVE :: INT_CX12 :: SCD_INDEX [14:12] */
#define BCHP_XPT_RAVE_INT_CX12_SCD_INDEX_MASK                      0x00007000
#define BCHP_XPT_RAVE_INT_CX12_SCD_INDEX_SHIFT                     12

/* XPT_RAVE :: INT_CX12 :: ITB_UPPER_THRESH_INT [11:11] */
#define BCHP_XPT_RAVE_INT_CX12_ITB_UPPER_THRESH_INT_MASK           0x00000800
#define BCHP_XPT_RAVE_INT_CX12_ITB_UPPER_THRESH_INT_SHIFT          11

/* XPT_RAVE :: INT_CX12 :: ITB_LOWER_THRESH_INT [10:10] */
#define BCHP_XPT_RAVE_INT_CX12_ITB_LOWER_THRESH_INT_MASK           0x00000400
#define BCHP_XPT_RAVE_INT_CX12_ITB_LOWER_THRESH_INT_SHIFT          10

/* XPT_RAVE :: INT_CX12 :: CDB_UPPER_THRESH_INT [09:09] */
#define BCHP_XPT_RAVE_INT_CX12_CDB_UPPER_THRESH_INT_MASK           0x00000200
#define BCHP_XPT_RAVE_INT_CX12_CDB_UPPER_THRESH_INT_SHIFT          9

/* XPT_RAVE :: INT_CX12 :: CDB_LOWER_THRESH_INT [08:08] */
#define BCHP_XPT_RAVE_INT_CX12_CDB_LOWER_THRESH_INT_MASK           0x00000100
#define BCHP_XPT_RAVE_INT_CX12_CDB_LOWER_THRESH_INT_SHIFT          8

/* XPT_RAVE :: INT_CX12 :: LAST_CMD_INT [07:07] */
#define BCHP_XPT_RAVE_INT_CX12_LAST_CMD_INT_MASK                   0x00000080
#define BCHP_XPT_RAVE_INT_CX12_LAST_CMD_INT_SHIFT                  7

/* XPT_RAVE :: INT_CX12 :: SPLICE_INT [06:06] */
#define BCHP_XPT_RAVE_INT_CX12_SPLICE_INT_MASK                     0x00000040
#define BCHP_XPT_RAVE_INT_CX12_SPLICE_INT_SHIFT                    6

/* XPT_RAVE :: INT_CX12 :: ITB_OVERFLOW_INT [05:05] */
#define BCHP_XPT_RAVE_INT_CX12_ITB_OVERFLOW_INT_MASK               0x00000020
#define BCHP_XPT_RAVE_INT_CX12_ITB_OVERFLOW_INT_SHIFT              5

/* XPT_RAVE :: INT_CX12 :: CDB_OVERFLOW_INT [04:04] */
#define BCHP_XPT_RAVE_INT_CX12_CDB_OVERFLOW_INT_MASK               0x00000010
#define BCHP_XPT_RAVE_INT_CX12_CDB_OVERFLOW_INT_SHIFT              4

/* XPT_RAVE :: INT_CX12 :: CC_ERROR_INT [03:03] */
#define BCHP_XPT_RAVE_INT_CX12_CC_ERROR_INT_MASK                   0x00000008
#define BCHP_XPT_RAVE_INT_CX12_CC_ERROR_INT_SHIFT                  3

/* XPT_RAVE :: INT_CX12 :: TEI_ERROR_INT [02:02] */
#define BCHP_XPT_RAVE_INT_CX12_TEI_ERROR_INT_MASK                  0x00000004
#define BCHP_XPT_RAVE_INT_CX12_TEI_ERROR_INT_SHIFT                 2

/* XPT_RAVE :: INT_CX12 :: PUSI_ERROR_INT [01:01] */
#define BCHP_XPT_RAVE_INT_CX12_PUSI_ERROR_INT_MASK                 0x00000002
#define BCHP_XPT_RAVE_INT_CX12_PUSI_ERROR_INT_SHIFT                1

/* XPT_RAVE :: INT_CX12 :: EMU_ERROR_INT [00:00] */
#define BCHP_XPT_RAVE_INT_CX12_EMU_ERROR_INT_MASK                  0x00000001
#define BCHP_XPT_RAVE_INT_CX12_EMU_ERROR_INT_SHIFT                 0

/***************************************************************************
 *INT_CX13 - Context Interrupts
 ***************************************************************************/
/* XPT_RAVE :: INT_CX13 :: reserved0 [31:15] */
#define BCHP_XPT_RAVE_INT_CX13_reserved0_MASK                      0xffff8000
#define BCHP_XPT_RAVE_INT_CX13_reserved0_SHIFT                     15

/* XPT_RAVE :: INT_CX13 :: SCD_INDEX [14:12] */
#define BCHP_XPT_RAVE_INT_CX13_SCD_INDEX_MASK                      0x00007000
#define BCHP_XPT_RAVE_INT_CX13_SCD_INDEX_SHIFT                     12

/* XPT_RAVE :: INT_CX13 :: ITB_UPPER_THRESH_INT [11:11] */
#define BCHP_XPT_RAVE_INT_CX13_ITB_UPPER_THRESH_INT_MASK           0x00000800
#define BCHP_XPT_RAVE_INT_CX13_ITB_UPPER_THRESH_INT_SHIFT          11

/* XPT_RAVE :: INT_CX13 :: ITB_LOWER_THRESH_INT [10:10] */
#define BCHP_XPT_RAVE_INT_CX13_ITB_LOWER_THRESH_INT_MASK           0x00000400
#define BCHP_XPT_RAVE_INT_CX13_ITB_LOWER_THRESH_INT_SHIFT          10

/* XPT_RAVE :: INT_CX13 :: CDB_UPPER_THRESH_INT [09:09] */
#define BCHP_XPT_RAVE_INT_CX13_CDB_UPPER_THRESH_INT_MASK           0x00000200
#define BCHP_XPT_RAVE_INT_CX13_CDB_UPPER_THRESH_INT_SHIFT          9

/* XPT_RAVE :: INT_CX13 :: CDB_LOWER_THRESH_INT [08:08] */
#define BCHP_XPT_RAVE_INT_CX13_CDB_LOWER_THRESH_INT_MASK           0x00000100
#define BCHP_XPT_RAVE_INT_CX13_CDB_LOWER_THRESH_INT_SHIFT          8

/* XPT_RAVE :: INT_CX13 :: LAST_CMD_INT [07:07] */
#define BCHP_XPT_RAVE_INT_CX13_LAST_CMD_INT_MASK                   0x00000080
#define BCHP_XPT_RAVE_INT_CX13_LAST_CMD_INT_SHIFT                  7

/* XPT_RAVE :: INT_CX13 :: SPLICE_INT [06:06] */
#define BCHP_XPT_RAVE_INT_CX13_SPLICE_INT_MASK                     0x00000040
#define BCHP_XPT_RAVE_INT_CX13_SPLICE_INT_SHIFT                    6

/* XPT_RAVE :: INT_CX13 :: ITB_OVERFLOW_INT [05:05] */
#define BCHP_XPT_RAVE_INT_CX13_ITB_OVERFLOW_INT_MASK               0x00000020
#define BCHP_XPT_RAVE_INT_CX13_ITB_OVERFLOW_INT_SHIFT              5

/* XPT_RAVE :: INT_CX13 :: CDB_OVERFLOW_INT [04:04] */
#define BCHP_XPT_RAVE_INT_CX13_CDB_OVERFLOW_INT_MASK               0x00000010
#define BCHP_XPT_RAVE_INT_CX13_CDB_OVERFLOW_INT_SHIFT              4

/* XPT_RAVE :: INT_CX13 :: CC_ERROR_INT [03:03] */
#define BCHP_XPT_RAVE_INT_CX13_CC_ERROR_INT_MASK                   0x00000008
#define BCHP_XPT_RAVE_INT_CX13_CC_ERROR_INT_SHIFT                  3

/* XPT_RAVE :: INT_CX13 :: TEI_ERROR_INT [02:02] */
#define BCHP_XPT_RAVE_INT_CX13_TEI_ERROR_INT_MASK                  0x00000004
#define BCHP_XPT_RAVE_INT_CX13_TEI_ERROR_INT_SHIFT                 2

/* XPT_RAVE :: INT_CX13 :: PUSI_ERROR_INT [01:01] */
#define BCHP_XPT_RAVE_INT_CX13_PUSI_ERROR_INT_MASK                 0x00000002
#define BCHP_XPT_RAVE_INT_CX13_PUSI_ERROR_INT_SHIFT                1

/* XPT_RAVE :: INT_CX13 :: EMU_ERROR_INT [00:00] */
#define BCHP_XPT_RAVE_INT_CX13_EMU_ERROR_INT_MASK                  0x00000001
#define BCHP_XPT_RAVE_INT_CX13_EMU_ERROR_INT_SHIFT                 0

/***************************************************************************
 *INT_CX14 - Context Interrupts
 ***************************************************************************/
/* XPT_RAVE :: INT_CX14 :: reserved0 [31:15] */
#define BCHP_XPT_RAVE_INT_CX14_reserved0_MASK                      0xffff8000
#define BCHP_XPT_RAVE_INT_CX14_reserved0_SHIFT                     15

/* XPT_RAVE :: INT_CX14 :: SCD_INDEX [14:12] */
#define BCHP_XPT_RAVE_INT_CX14_SCD_INDEX_MASK                      0x00007000
#define BCHP_XPT_RAVE_INT_CX14_SCD_INDEX_SHIFT                     12

/* XPT_RAVE :: INT_CX14 :: ITB_UPPER_THRESH_INT [11:11] */
#define BCHP_XPT_RAVE_INT_CX14_ITB_UPPER_THRESH_INT_MASK           0x00000800
#define BCHP_XPT_RAVE_INT_CX14_ITB_UPPER_THRESH_INT_SHIFT          11

/* XPT_RAVE :: INT_CX14 :: ITB_LOWER_THRESH_INT [10:10] */
#define BCHP_XPT_RAVE_INT_CX14_ITB_LOWER_THRESH_INT_MASK           0x00000400
#define BCHP_XPT_RAVE_INT_CX14_ITB_LOWER_THRESH_INT_SHIFT          10

/* XPT_RAVE :: INT_CX14 :: CDB_UPPER_THRESH_INT [09:09] */
#define BCHP_XPT_RAVE_INT_CX14_CDB_UPPER_THRESH_INT_MASK           0x00000200
#define BCHP_XPT_RAVE_INT_CX14_CDB_UPPER_THRESH_INT_SHIFT          9

/* XPT_RAVE :: INT_CX14 :: CDB_LOWER_THRESH_INT [08:08] */
#define BCHP_XPT_RAVE_INT_CX14_CDB_LOWER_THRESH_INT_MASK           0x00000100
#define BCHP_XPT_RAVE_INT_CX14_CDB_LOWER_THRESH_INT_SHIFT          8

/* XPT_RAVE :: INT_CX14 :: LAST_CMD_INT [07:07] */
#define BCHP_XPT_RAVE_INT_CX14_LAST_CMD_INT_MASK                   0x00000080
#define BCHP_XPT_RAVE_INT_CX14_LAST_CMD_INT_SHIFT                  7

/* XPT_RAVE :: INT_CX14 :: SPLICE_INT [06:06] */
#define BCHP_XPT_RAVE_INT_CX14_SPLICE_INT_MASK                     0x00000040
#define BCHP_XPT_RAVE_INT_CX14_SPLICE_INT_SHIFT                    6

/* XPT_RAVE :: INT_CX14 :: ITB_OVERFLOW_INT [05:05] */
#define BCHP_XPT_RAVE_INT_CX14_ITB_OVERFLOW_INT_MASK               0x00000020
#define BCHP_XPT_RAVE_INT_CX14_ITB_OVERFLOW_INT_SHIFT              5

/* XPT_RAVE :: INT_CX14 :: CDB_OVERFLOW_INT [04:04] */
#define BCHP_XPT_RAVE_INT_CX14_CDB_OVERFLOW_INT_MASK               0x00000010
#define BCHP_XPT_RAVE_INT_CX14_CDB_OVERFLOW_INT_SHIFT              4

/* XPT_RAVE :: INT_CX14 :: CC_ERROR_INT [03:03] */
#define BCHP_XPT_RAVE_INT_CX14_CC_ERROR_INT_MASK                   0x00000008
#define BCHP_XPT_RAVE_INT_CX14_CC_ERROR_INT_SHIFT                  3

/* XPT_RAVE :: INT_CX14 :: TEI_ERROR_INT [02:02] */
#define BCHP_XPT_RAVE_INT_CX14_TEI_ERROR_INT_MASK                  0x00000004
#define BCHP_XPT_RAVE_INT_CX14_TEI_ERROR_INT_SHIFT                 2

/* XPT_RAVE :: INT_CX14 :: PUSI_ERROR_INT [01:01] */
#define BCHP_XPT_RAVE_INT_CX14_PUSI_ERROR_INT_MASK                 0x00000002
#define BCHP_XPT_RAVE_INT_CX14_PUSI_ERROR_INT_SHIFT                1

/* XPT_RAVE :: INT_CX14 :: EMU_ERROR_INT [00:00] */
#define BCHP_XPT_RAVE_INT_CX14_EMU_ERROR_INT_MASK                  0x00000001
#define BCHP_XPT_RAVE_INT_CX14_EMU_ERROR_INT_SHIFT                 0

/***************************************************************************
 *INT_CX15 - Context Interrupts
 ***************************************************************************/
/* XPT_RAVE :: INT_CX15 :: reserved0 [31:15] */
#define BCHP_XPT_RAVE_INT_CX15_reserved0_MASK                      0xffff8000
#define BCHP_XPT_RAVE_INT_CX15_reserved0_SHIFT                     15

/* XPT_RAVE :: INT_CX15 :: SCD_INDEX [14:12] */
#define BCHP_XPT_RAVE_INT_CX15_SCD_INDEX_MASK                      0x00007000
#define BCHP_XPT_RAVE_INT_CX15_SCD_INDEX_SHIFT                     12

/* XPT_RAVE :: INT_CX15 :: ITB_UPPER_THRESH_INT [11:11] */
#define BCHP_XPT_RAVE_INT_CX15_ITB_UPPER_THRESH_INT_MASK           0x00000800
#define BCHP_XPT_RAVE_INT_CX15_ITB_UPPER_THRESH_INT_SHIFT          11

/* XPT_RAVE :: INT_CX15 :: ITB_LOWER_THRESH_INT [10:10] */
#define BCHP_XPT_RAVE_INT_CX15_ITB_LOWER_THRESH_INT_MASK           0x00000400
#define BCHP_XPT_RAVE_INT_CX15_ITB_LOWER_THRESH_INT_SHIFT          10

/* XPT_RAVE :: INT_CX15 :: CDB_UPPER_THRESH_INT [09:09] */
#define BCHP_XPT_RAVE_INT_CX15_CDB_UPPER_THRESH_INT_MASK           0x00000200
#define BCHP_XPT_RAVE_INT_CX15_CDB_UPPER_THRESH_INT_SHIFT          9

/* XPT_RAVE :: INT_CX15 :: CDB_LOWER_THRESH_INT [08:08] */
#define BCHP_XPT_RAVE_INT_CX15_CDB_LOWER_THRESH_INT_MASK           0x00000100
#define BCHP_XPT_RAVE_INT_CX15_CDB_LOWER_THRESH_INT_SHIFT          8

/* XPT_RAVE :: INT_CX15 :: LAST_CMD_INT [07:07] */
#define BCHP_XPT_RAVE_INT_CX15_LAST_CMD_INT_MASK                   0x00000080
#define BCHP_XPT_RAVE_INT_CX15_LAST_CMD_INT_SHIFT                  7

/* XPT_RAVE :: INT_CX15 :: SPLICE_INT [06:06] */
#define BCHP_XPT_RAVE_INT_CX15_SPLICE_INT_MASK                     0x00000040
#define BCHP_XPT_RAVE_INT_CX15_SPLICE_INT_SHIFT                    6

/* XPT_RAVE :: INT_CX15 :: ITB_OVERFLOW_INT [05:05] */
#define BCHP_XPT_RAVE_INT_CX15_ITB_OVERFLOW_INT_MASK               0x00000020
#define BCHP_XPT_RAVE_INT_CX15_ITB_OVERFLOW_INT_SHIFT              5

/* XPT_RAVE :: INT_CX15 :: CDB_OVERFLOW_INT [04:04] */
#define BCHP_XPT_RAVE_INT_CX15_CDB_OVERFLOW_INT_MASK               0x00000010
#define BCHP_XPT_RAVE_INT_CX15_CDB_OVERFLOW_INT_SHIFT              4

/* XPT_RAVE :: INT_CX15 :: CC_ERROR_INT [03:03] */
#define BCHP_XPT_RAVE_INT_CX15_CC_ERROR_INT_MASK                   0x00000008
#define BCHP_XPT_RAVE_INT_CX15_CC_ERROR_INT_SHIFT                  3

/* XPT_RAVE :: INT_CX15 :: TEI_ERROR_INT [02:02] */
#define BCHP_XPT_RAVE_INT_CX15_TEI_ERROR_INT_MASK                  0x00000004
#define BCHP_XPT_RAVE_INT_CX15_TEI_ERROR_INT_SHIFT                 2

/* XPT_RAVE :: INT_CX15 :: PUSI_ERROR_INT [01:01] */
#define BCHP_XPT_RAVE_INT_CX15_PUSI_ERROR_INT_MASK                 0x00000002
#define BCHP_XPT_RAVE_INT_CX15_PUSI_ERROR_INT_SHIFT                1

/* XPT_RAVE :: INT_CX15 :: EMU_ERROR_INT [00:00] */
#define BCHP_XPT_RAVE_INT_CX15_EMU_ERROR_INT_MASK                  0x00000001
#define BCHP_XPT_RAVE_INT_CX15_EMU_ERROR_INT_SHIFT                 0

/***************************************************************************
 *INT_CX16 - Context Interrupts
 ***************************************************************************/
/* XPT_RAVE :: INT_CX16 :: reserved0 [31:15] */
#define BCHP_XPT_RAVE_INT_CX16_reserved0_MASK                      0xffff8000
#define BCHP_XPT_RAVE_INT_CX16_reserved0_SHIFT                     15

/* XPT_RAVE :: INT_CX16 :: SCD_INDEX [14:12] */
#define BCHP_XPT_RAVE_INT_CX16_SCD_INDEX_MASK                      0x00007000
#define BCHP_XPT_RAVE_INT_CX16_SCD_INDEX_SHIFT                     12

/* XPT_RAVE :: INT_CX16 :: ITB_UPPER_THRESH_INT [11:11] */
#define BCHP_XPT_RAVE_INT_CX16_ITB_UPPER_THRESH_INT_MASK           0x00000800
#define BCHP_XPT_RAVE_INT_CX16_ITB_UPPER_THRESH_INT_SHIFT          11

/* XPT_RAVE :: INT_CX16 :: ITB_LOWER_THRESH_INT [10:10] */
#define BCHP_XPT_RAVE_INT_CX16_ITB_LOWER_THRESH_INT_MASK           0x00000400
#define BCHP_XPT_RAVE_INT_CX16_ITB_LOWER_THRESH_INT_SHIFT          10

/* XPT_RAVE :: INT_CX16 :: CDB_UPPER_THRESH_INT [09:09] */
#define BCHP_XPT_RAVE_INT_CX16_CDB_UPPER_THRESH_INT_MASK           0x00000200
#define BCHP_XPT_RAVE_INT_CX16_CDB_UPPER_THRESH_INT_SHIFT          9

/* XPT_RAVE :: INT_CX16 :: CDB_LOWER_THRESH_INT [08:08] */
#define BCHP_XPT_RAVE_INT_CX16_CDB_LOWER_THRESH_INT_MASK           0x00000100
#define BCHP_XPT_RAVE_INT_CX16_CDB_LOWER_THRESH_INT_SHIFT          8

/* XPT_RAVE :: INT_CX16 :: LAST_CMD_INT [07:07] */
#define BCHP_XPT_RAVE_INT_CX16_LAST_CMD_INT_MASK                   0x00000080
#define BCHP_XPT_RAVE_INT_CX16_LAST_CMD_INT_SHIFT                  7

/* XPT_RAVE :: INT_CX16 :: SPLICE_INT [06:06] */
#define BCHP_XPT_RAVE_INT_CX16_SPLICE_INT_MASK                     0x00000040
#define BCHP_XPT_RAVE_INT_CX16_SPLICE_INT_SHIFT                    6

/* XPT_RAVE :: INT_CX16 :: ITB_OVERFLOW_INT [05:05] */
#define BCHP_XPT_RAVE_INT_CX16_ITB_OVERFLOW_INT_MASK               0x00000020
#define BCHP_XPT_RAVE_INT_CX16_ITB_OVERFLOW_INT_SHIFT              5

/* XPT_RAVE :: INT_CX16 :: CDB_OVERFLOW_INT [04:04] */
#define BCHP_XPT_RAVE_INT_CX16_CDB_OVERFLOW_INT_MASK               0x00000010
#define BCHP_XPT_RAVE_INT_CX16_CDB_OVERFLOW_INT_SHIFT              4

/* XPT_RAVE :: INT_CX16 :: CC_ERROR_INT [03:03] */
#define BCHP_XPT_RAVE_INT_CX16_CC_ERROR_INT_MASK                   0x00000008
#define BCHP_XPT_RAVE_INT_CX16_CC_ERROR_INT_SHIFT                  3

/* XPT_RAVE :: INT_CX16 :: TEI_ERROR_INT [02:02] */
#define BCHP_XPT_RAVE_INT_CX16_TEI_ERROR_INT_MASK                  0x00000004
#define BCHP_XPT_RAVE_INT_CX16_TEI_ERROR_INT_SHIFT                 2

/* XPT_RAVE :: INT_CX16 :: PUSI_ERROR_INT [01:01] */
#define BCHP_XPT_RAVE_INT_CX16_PUSI_ERROR_INT_MASK                 0x00000002
#define BCHP_XPT_RAVE_INT_CX16_PUSI_ERROR_INT_SHIFT                1

/* XPT_RAVE :: INT_CX16 :: EMU_ERROR_INT [00:00] */
#define BCHP_XPT_RAVE_INT_CX16_EMU_ERROR_INT_MASK                  0x00000001
#define BCHP_XPT_RAVE_INT_CX16_EMU_ERROR_INT_SHIFT                 0

/***************************************************************************
 *INT_CX17 - Context Interrupts
 ***************************************************************************/
/* XPT_RAVE :: INT_CX17 :: reserved0 [31:15] */
#define BCHP_XPT_RAVE_INT_CX17_reserved0_MASK                      0xffff8000
#define BCHP_XPT_RAVE_INT_CX17_reserved0_SHIFT                     15

/* XPT_RAVE :: INT_CX17 :: SCD_INDEX [14:12] */
#define BCHP_XPT_RAVE_INT_CX17_SCD_INDEX_MASK                      0x00007000
#define BCHP_XPT_RAVE_INT_CX17_SCD_INDEX_SHIFT                     12

/* XPT_RAVE :: INT_CX17 :: ITB_UPPER_THRESH_INT [11:11] */
#define BCHP_XPT_RAVE_INT_CX17_ITB_UPPER_THRESH_INT_MASK           0x00000800
#define BCHP_XPT_RAVE_INT_CX17_ITB_UPPER_THRESH_INT_SHIFT          11

/* XPT_RAVE :: INT_CX17 :: ITB_LOWER_THRESH_INT [10:10] */
#define BCHP_XPT_RAVE_INT_CX17_ITB_LOWER_THRESH_INT_MASK           0x00000400
#define BCHP_XPT_RAVE_INT_CX17_ITB_LOWER_THRESH_INT_SHIFT          10

/* XPT_RAVE :: INT_CX17 :: CDB_UPPER_THRESH_INT [09:09] */
#define BCHP_XPT_RAVE_INT_CX17_CDB_UPPER_THRESH_INT_MASK           0x00000200
#define BCHP_XPT_RAVE_INT_CX17_CDB_UPPER_THRESH_INT_SHIFT          9

/* XPT_RAVE :: INT_CX17 :: CDB_LOWER_THRESH_INT [08:08] */
#define BCHP_XPT_RAVE_INT_CX17_CDB_LOWER_THRESH_INT_MASK           0x00000100
#define BCHP_XPT_RAVE_INT_CX17_CDB_LOWER_THRESH_INT_SHIFT          8

/* XPT_RAVE :: INT_CX17 :: LAST_CMD_INT [07:07] */
#define BCHP_XPT_RAVE_INT_CX17_LAST_CMD_INT_MASK                   0x00000080
#define BCHP_XPT_RAVE_INT_CX17_LAST_CMD_INT_SHIFT                  7

/* XPT_RAVE :: INT_CX17 :: SPLICE_INT [06:06] */
#define BCHP_XPT_RAVE_INT_CX17_SPLICE_INT_MASK                     0x00000040
#define BCHP_XPT_RAVE_INT_CX17_SPLICE_INT_SHIFT                    6

/* XPT_RAVE :: INT_CX17 :: ITB_OVERFLOW_INT [05:05] */
#define BCHP_XPT_RAVE_INT_CX17_ITB_OVERFLOW_INT_MASK               0x00000020
#define BCHP_XPT_RAVE_INT_CX17_ITB_OVERFLOW_INT_SHIFT              5

/* XPT_RAVE :: INT_CX17 :: CDB_OVERFLOW_INT [04:04] */
#define BCHP_XPT_RAVE_INT_CX17_CDB_OVERFLOW_INT_MASK               0x00000010
#define BCHP_XPT_RAVE_INT_CX17_CDB_OVERFLOW_INT_SHIFT              4

/* XPT_RAVE :: INT_CX17 :: CC_ERROR_INT [03:03] */
#define BCHP_XPT_RAVE_INT_CX17_CC_ERROR_INT_MASK                   0x00000008
#define BCHP_XPT_RAVE_INT_CX17_CC_ERROR_INT_SHIFT                  3

/* XPT_RAVE :: INT_CX17 :: TEI_ERROR_INT [02:02] */
#define BCHP_XPT_RAVE_INT_CX17_TEI_ERROR_INT_MASK                  0x00000004
#define BCHP_XPT_RAVE_INT_CX17_TEI_ERROR_INT_SHIFT                 2

/* XPT_RAVE :: INT_CX17 :: PUSI_ERROR_INT [01:01] */
#define BCHP_XPT_RAVE_INT_CX17_PUSI_ERROR_INT_MASK                 0x00000002
#define BCHP_XPT_RAVE_INT_CX17_PUSI_ERROR_INT_SHIFT                1

/* XPT_RAVE :: INT_CX17 :: EMU_ERROR_INT [00:00] */
#define BCHP_XPT_RAVE_INT_CX17_EMU_ERROR_INT_MASK                  0x00000001
#define BCHP_XPT_RAVE_INT_CX17_EMU_ERROR_INT_SHIFT                 0

/***************************************************************************
 *INT_CX18 - Context Interrupts
 ***************************************************************************/
/* XPT_RAVE :: INT_CX18 :: reserved0 [31:15] */
#define BCHP_XPT_RAVE_INT_CX18_reserved0_MASK                      0xffff8000
#define BCHP_XPT_RAVE_INT_CX18_reserved0_SHIFT                     15

/* XPT_RAVE :: INT_CX18 :: SCD_INDEX [14:12] */
#define BCHP_XPT_RAVE_INT_CX18_SCD_INDEX_MASK                      0x00007000
#define BCHP_XPT_RAVE_INT_CX18_SCD_INDEX_SHIFT                     12

/* XPT_RAVE :: INT_CX18 :: ITB_UPPER_THRESH_INT [11:11] */
#define BCHP_XPT_RAVE_INT_CX18_ITB_UPPER_THRESH_INT_MASK           0x00000800
#define BCHP_XPT_RAVE_INT_CX18_ITB_UPPER_THRESH_INT_SHIFT          11

/* XPT_RAVE :: INT_CX18 :: ITB_LOWER_THRESH_INT [10:10] */
#define BCHP_XPT_RAVE_INT_CX18_ITB_LOWER_THRESH_INT_MASK           0x00000400
#define BCHP_XPT_RAVE_INT_CX18_ITB_LOWER_THRESH_INT_SHIFT          10

/* XPT_RAVE :: INT_CX18 :: CDB_UPPER_THRESH_INT [09:09] */
#define BCHP_XPT_RAVE_INT_CX18_CDB_UPPER_THRESH_INT_MASK           0x00000200
#define BCHP_XPT_RAVE_INT_CX18_CDB_UPPER_THRESH_INT_SHIFT          9

/* XPT_RAVE :: INT_CX18 :: CDB_LOWER_THRESH_INT [08:08] */
#define BCHP_XPT_RAVE_INT_CX18_CDB_LOWER_THRESH_INT_MASK           0x00000100
#define BCHP_XPT_RAVE_INT_CX18_CDB_LOWER_THRESH_INT_SHIFT          8

/* XPT_RAVE :: INT_CX18 :: LAST_CMD_INT [07:07] */
#define BCHP_XPT_RAVE_INT_CX18_LAST_CMD_INT_MASK                   0x00000080
#define BCHP_XPT_RAVE_INT_CX18_LAST_CMD_INT_SHIFT                  7

/* XPT_RAVE :: INT_CX18 :: SPLICE_INT [06:06] */
#define BCHP_XPT_RAVE_INT_CX18_SPLICE_INT_MASK                     0x00000040
#define BCHP_XPT_RAVE_INT_CX18_SPLICE_INT_SHIFT                    6

/* XPT_RAVE :: INT_CX18 :: ITB_OVERFLOW_INT [05:05] */
#define BCHP_XPT_RAVE_INT_CX18_ITB_OVERFLOW_INT_MASK               0x00000020
#define BCHP_XPT_RAVE_INT_CX18_ITB_OVERFLOW_INT_SHIFT              5

/* XPT_RAVE :: INT_CX18 :: CDB_OVERFLOW_INT [04:04] */
#define BCHP_XPT_RAVE_INT_CX18_CDB_OVERFLOW_INT_MASK               0x00000010
#define BCHP_XPT_RAVE_INT_CX18_CDB_OVERFLOW_INT_SHIFT              4

/* XPT_RAVE :: INT_CX18 :: CC_ERROR_INT [03:03] */
#define BCHP_XPT_RAVE_INT_CX18_CC_ERROR_INT_MASK                   0x00000008
#define BCHP_XPT_RAVE_INT_CX18_CC_ERROR_INT_SHIFT                  3

/* XPT_RAVE :: INT_CX18 :: TEI_ERROR_INT [02:02] */
#define BCHP_XPT_RAVE_INT_CX18_TEI_ERROR_INT_MASK                  0x00000004
#define BCHP_XPT_RAVE_INT_CX18_TEI_ERROR_INT_SHIFT                 2

/* XPT_RAVE :: INT_CX18 :: PUSI_ERROR_INT [01:01] */
#define BCHP_XPT_RAVE_INT_CX18_PUSI_ERROR_INT_MASK                 0x00000002
#define BCHP_XPT_RAVE_INT_CX18_PUSI_ERROR_INT_SHIFT                1

/* XPT_RAVE :: INT_CX18 :: EMU_ERROR_INT [00:00] */
#define BCHP_XPT_RAVE_INT_CX18_EMU_ERROR_INT_MASK                  0x00000001
#define BCHP_XPT_RAVE_INT_CX18_EMU_ERROR_INT_SHIFT                 0

/***************************************************************************
 *INT_CX19 - Context Interrupts
 ***************************************************************************/
/* XPT_RAVE :: INT_CX19 :: reserved0 [31:15] */
#define BCHP_XPT_RAVE_INT_CX19_reserved0_MASK                      0xffff8000
#define BCHP_XPT_RAVE_INT_CX19_reserved0_SHIFT                     15

/* XPT_RAVE :: INT_CX19 :: SCD_INDEX [14:12] */
#define BCHP_XPT_RAVE_INT_CX19_SCD_INDEX_MASK                      0x00007000
#define BCHP_XPT_RAVE_INT_CX19_SCD_INDEX_SHIFT                     12

/* XPT_RAVE :: INT_CX19 :: ITB_UPPER_THRESH_INT [11:11] */
#define BCHP_XPT_RAVE_INT_CX19_ITB_UPPER_THRESH_INT_MASK           0x00000800
#define BCHP_XPT_RAVE_INT_CX19_ITB_UPPER_THRESH_INT_SHIFT          11

/* XPT_RAVE :: INT_CX19 :: ITB_LOWER_THRESH_INT [10:10] */
#define BCHP_XPT_RAVE_INT_CX19_ITB_LOWER_THRESH_INT_MASK           0x00000400
#define BCHP_XPT_RAVE_INT_CX19_ITB_LOWER_THRESH_INT_SHIFT          10

/* XPT_RAVE :: INT_CX19 :: CDB_UPPER_THRESH_INT [09:09] */
#define BCHP_XPT_RAVE_INT_CX19_CDB_UPPER_THRESH_INT_MASK           0x00000200
#define BCHP_XPT_RAVE_INT_CX19_CDB_UPPER_THRESH_INT_SHIFT          9

/* XPT_RAVE :: INT_CX19 :: CDB_LOWER_THRESH_INT [08:08] */
#define BCHP_XPT_RAVE_INT_CX19_CDB_LOWER_THRESH_INT_MASK           0x00000100
#define BCHP_XPT_RAVE_INT_CX19_CDB_LOWER_THRESH_INT_SHIFT          8

/* XPT_RAVE :: INT_CX19 :: LAST_CMD_INT [07:07] */
#define BCHP_XPT_RAVE_INT_CX19_LAST_CMD_INT_MASK                   0x00000080
#define BCHP_XPT_RAVE_INT_CX19_LAST_CMD_INT_SHIFT                  7

/* XPT_RAVE :: INT_CX19 :: SPLICE_INT [06:06] */
#define BCHP_XPT_RAVE_INT_CX19_SPLICE_INT_MASK                     0x00000040
#define BCHP_XPT_RAVE_INT_CX19_SPLICE_INT_SHIFT                    6

/* XPT_RAVE :: INT_CX19 :: ITB_OVERFLOW_INT [05:05] */
#define BCHP_XPT_RAVE_INT_CX19_ITB_OVERFLOW_INT_MASK               0x00000020
#define BCHP_XPT_RAVE_INT_CX19_ITB_OVERFLOW_INT_SHIFT              5

/* XPT_RAVE :: INT_CX19 :: CDB_OVERFLOW_INT [04:04] */
#define BCHP_XPT_RAVE_INT_CX19_CDB_OVERFLOW_INT_MASK               0x00000010
#define BCHP_XPT_RAVE_INT_CX19_CDB_OVERFLOW_INT_SHIFT              4

/* XPT_RAVE :: INT_CX19 :: CC_ERROR_INT [03:03] */
#define BCHP_XPT_RAVE_INT_CX19_CC_ERROR_INT_MASK                   0x00000008
#define BCHP_XPT_RAVE_INT_CX19_CC_ERROR_INT_SHIFT                  3

/* XPT_RAVE :: INT_CX19 :: TEI_ERROR_INT [02:02] */
#define BCHP_XPT_RAVE_INT_CX19_TEI_ERROR_INT_MASK                  0x00000004
#define BCHP_XPT_RAVE_INT_CX19_TEI_ERROR_INT_SHIFT                 2

/* XPT_RAVE :: INT_CX19 :: PUSI_ERROR_INT [01:01] */
#define BCHP_XPT_RAVE_INT_CX19_PUSI_ERROR_INT_MASK                 0x00000002
#define BCHP_XPT_RAVE_INT_CX19_PUSI_ERROR_INT_SHIFT                1

/* XPT_RAVE :: INT_CX19 :: EMU_ERROR_INT [00:00] */
#define BCHP_XPT_RAVE_INT_CX19_EMU_ERROR_INT_MASK                  0x00000001
#define BCHP_XPT_RAVE_INT_CX19_EMU_ERROR_INT_SHIFT                 0

/***************************************************************************
 *INT_CX20 - Context Interrupts
 ***************************************************************************/
/* XPT_RAVE :: INT_CX20 :: reserved0 [31:15] */
#define BCHP_XPT_RAVE_INT_CX20_reserved0_MASK                      0xffff8000
#define BCHP_XPT_RAVE_INT_CX20_reserved0_SHIFT                     15

/* XPT_RAVE :: INT_CX20 :: SCD_INDEX [14:12] */
#define BCHP_XPT_RAVE_INT_CX20_SCD_INDEX_MASK                      0x00007000
#define BCHP_XPT_RAVE_INT_CX20_SCD_INDEX_SHIFT                     12

/* XPT_RAVE :: INT_CX20 :: ITB_UPPER_THRESH_INT [11:11] */
#define BCHP_XPT_RAVE_INT_CX20_ITB_UPPER_THRESH_INT_MASK           0x00000800
#define BCHP_XPT_RAVE_INT_CX20_ITB_UPPER_THRESH_INT_SHIFT          11

/* XPT_RAVE :: INT_CX20 :: ITB_LOWER_THRESH_INT [10:10] */
#define BCHP_XPT_RAVE_INT_CX20_ITB_LOWER_THRESH_INT_MASK           0x00000400
#define BCHP_XPT_RAVE_INT_CX20_ITB_LOWER_THRESH_INT_SHIFT          10

/* XPT_RAVE :: INT_CX20 :: CDB_UPPER_THRESH_INT [09:09] */
#define BCHP_XPT_RAVE_INT_CX20_CDB_UPPER_THRESH_INT_MASK           0x00000200
#define BCHP_XPT_RAVE_INT_CX20_CDB_UPPER_THRESH_INT_SHIFT          9

/* XPT_RAVE :: INT_CX20 :: CDB_LOWER_THRESH_INT [08:08] */
#define BCHP_XPT_RAVE_INT_CX20_CDB_LOWER_THRESH_INT_MASK           0x00000100
#define BCHP_XPT_RAVE_INT_CX20_CDB_LOWER_THRESH_INT_SHIFT          8

/* XPT_RAVE :: INT_CX20 :: LAST_CMD_INT [07:07] */
#define BCHP_XPT_RAVE_INT_CX20_LAST_CMD_INT_MASK                   0x00000080
#define BCHP_XPT_RAVE_INT_CX20_LAST_CMD_INT_SHIFT                  7

/* XPT_RAVE :: INT_CX20 :: SPLICE_INT [06:06] */
#define BCHP_XPT_RAVE_INT_CX20_SPLICE_INT_MASK                     0x00000040
#define BCHP_XPT_RAVE_INT_CX20_SPLICE_INT_SHIFT                    6

/* XPT_RAVE :: INT_CX20 :: ITB_OVERFLOW_INT [05:05] */
#define BCHP_XPT_RAVE_INT_CX20_ITB_OVERFLOW_INT_MASK               0x00000020
#define BCHP_XPT_RAVE_INT_CX20_ITB_OVERFLOW_INT_SHIFT              5

/* XPT_RAVE :: INT_CX20 :: CDB_OVERFLOW_INT [04:04] */
#define BCHP_XPT_RAVE_INT_CX20_CDB_OVERFLOW_INT_MASK               0x00000010
#define BCHP_XPT_RAVE_INT_CX20_CDB_OVERFLOW_INT_SHIFT              4

/* XPT_RAVE :: INT_CX20 :: CC_ERROR_INT [03:03] */
#define BCHP_XPT_RAVE_INT_CX20_CC_ERROR_INT_MASK                   0x00000008
#define BCHP_XPT_RAVE_INT_CX20_CC_ERROR_INT_SHIFT                  3

/* XPT_RAVE :: INT_CX20 :: TEI_ERROR_INT [02:02] */
#define BCHP_XPT_RAVE_INT_CX20_TEI_ERROR_INT_MASK                  0x00000004
#define BCHP_XPT_RAVE_INT_CX20_TEI_ERROR_INT_SHIFT                 2

/* XPT_RAVE :: INT_CX20 :: PUSI_ERROR_INT [01:01] */
#define BCHP_XPT_RAVE_INT_CX20_PUSI_ERROR_INT_MASK                 0x00000002
#define BCHP_XPT_RAVE_INT_CX20_PUSI_ERROR_INT_SHIFT                1

/* XPT_RAVE :: INT_CX20 :: EMU_ERROR_INT [00:00] */
#define BCHP_XPT_RAVE_INT_CX20_EMU_ERROR_INT_MASK                  0x00000001
#define BCHP_XPT_RAVE_INT_CX20_EMU_ERROR_INT_SHIFT                 0

/***************************************************************************
 *INT_CX21 - Context Interrupts
 ***************************************************************************/
/* XPT_RAVE :: INT_CX21 :: reserved0 [31:15] */
#define BCHP_XPT_RAVE_INT_CX21_reserved0_MASK                      0xffff8000
#define BCHP_XPT_RAVE_INT_CX21_reserved0_SHIFT                     15

/* XPT_RAVE :: INT_CX21 :: SCD_INDEX [14:12] */
#define BCHP_XPT_RAVE_INT_CX21_SCD_INDEX_MASK                      0x00007000
#define BCHP_XPT_RAVE_INT_CX21_SCD_INDEX_SHIFT                     12

/* XPT_RAVE :: INT_CX21 :: ITB_UPPER_THRESH_INT [11:11] */
#define BCHP_XPT_RAVE_INT_CX21_ITB_UPPER_THRESH_INT_MASK           0x00000800
#define BCHP_XPT_RAVE_INT_CX21_ITB_UPPER_THRESH_INT_SHIFT          11

/* XPT_RAVE :: INT_CX21 :: ITB_LOWER_THRESH_INT [10:10] */
#define BCHP_XPT_RAVE_INT_CX21_ITB_LOWER_THRESH_INT_MASK           0x00000400
#define BCHP_XPT_RAVE_INT_CX21_ITB_LOWER_THRESH_INT_SHIFT          10

/* XPT_RAVE :: INT_CX21 :: CDB_UPPER_THRESH_INT [09:09] */
#define BCHP_XPT_RAVE_INT_CX21_CDB_UPPER_THRESH_INT_MASK           0x00000200
#define BCHP_XPT_RAVE_INT_CX21_CDB_UPPER_THRESH_INT_SHIFT          9

/* XPT_RAVE :: INT_CX21 :: CDB_LOWER_THRESH_INT [08:08] */
#define BCHP_XPT_RAVE_INT_CX21_CDB_LOWER_THRESH_INT_MASK           0x00000100
#define BCHP_XPT_RAVE_INT_CX21_CDB_LOWER_THRESH_INT_SHIFT          8

/* XPT_RAVE :: INT_CX21 :: LAST_CMD_INT [07:07] */
#define BCHP_XPT_RAVE_INT_CX21_LAST_CMD_INT_MASK                   0x00000080
#define BCHP_XPT_RAVE_INT_CX21_LAST_CMD_INT_SHIFT                  7

/* XPT_RAVE :: INT_CX21 :: SPLICE_INT [06:06] */
#define BCHP_XPT_RAVE_INT_CX21_SPLICE_INT_MASK                     0x00000040
#define BCHP_XPT_RAVE_INT_CX21_SPLICE_INT_SHIFT                    6

/* XPT_RAVE :: INT_CX21 :: ITB_OVERFLOW_INT [05:05] */
#define BCHP_XPT_RAVE_INT_CX21_ITB_OVERFLOW_INT_MASK               0x00000020
#define BCHP_XPT_RAVE_INT_CX21_ITB_OVERFLOW_INT_SHIFT              5

/* XPT_RAVE :: INT_CX21 :: CDB_OVERFLOW_INT [04:04] */
#define BCHP_XPT_RAVE_INT_CX21_CDB_OVERFLOW_INT_MASK               0x00000010
#define BCHP_XPT_RAVE_INT_CX21_CDB_OVERFLOW_INT_SHIFT              4

/* XPT_RAVE :: INT_CX21 :: CC_ERROR_INT [03:03] */
#define BCHP_XPT_RAVE_INT_CX21_CC_ERROR_INT_MASK                   0x00000008
#define BCHP_XPT_RAVE_INT_CX21_CC_ERROR_INT_SHIFT                  3

/* XPT_RAVE :: INT_CX21 :: TEI_ERROR_INT [02:02] */
#define BCHP_XPT_RAVE_INT_CX21_TEI_ERROR_INT_MASK                  0x00000004
#define BCHP_XPT_RAVE_INT_CX21_TEI_ERROR_INT_SHIFT                 2

/* XPT_RAVE :: INT_CX21 :: PUSI_ERROR_INT [01:01] */
#define BCHP_XPT_RAVE_INT_CX21_PUSI_ERROR_INT_MASK                 0x00000002
#define BCHP_XPT_RAVE_INT_CX21_PUSI_ERROR_INT_SHIFT                1

/* XPT_RAVE :: INT_CX21 :: EMU_ERROR_INT [00:00] */
#define BCHP_XPT_RAVE_INT_CX21_EMU_ERROR_INT_MASK                  0x00000001
#define BCHP_XPT_RAVE_INT_CX21_EMU_ERROR_INT_SHIFT                 0

/***************************************************************************
 *INT_CX22 - Context Interrupts
 ***************************************************************************/
/* XPT_RAVE :: INT_CX22 :: reserved0 [31:15] */
#define BCHP_XPT_RAVE_INT_CX22_reserved0_MASK                      0xffff8000
#define BCHP_XPT_RAVE_INT_CX22_reserved0_SHIFT                     15

/* XPT_RAVE :: INT_CX22 :: SCD_INDEX [14:12] */
#define BCHP_XPT_RAVE_INT_CX22_SCD_INDEX_MASK                      0x00007000
#define BCHP_XPT_RAVE_INT_CX22_SCD_INDEX_SHIFT                     12

/* XPT_RAVE :: INT_CX22 :: ITB_UPPER_THRESH_INT [11:11] */
#define BCHP_XPT_RAVE_INT_CX22_ITB_UPPER_THRESH_INT_MASK           0x00000800
#define BCHP_XPT_RAVE_INT_CX22_ITB_UPPER_THRESH_INT_SHIFT          11

/* XPT_RAVE :: INT_CX22 :: ITB_LOWER_THRESH_INT [10:10] */
#define BCHP_XPT_RAVE_INT_CX22_ITB_LOWER_THRESH_INT_MASK           0x00000400
#define BCHP_XPT_RAVE_INT_CX22_ITB_LOWER_THRESH_INT_SHIFT          10

/* XPT_RAVE :: INT_CX22 :: CDB_UPPER_THRESH_INT [09:09] */
#define BCHP_XPT_RAVE_INT_CX22_CDB_UPPER_THRESH_INT_MASK           0x00000200
#define BCHP_XPT_RAVE_INT_CX22_CDB_UPPER_THRESH_INT_SHIFT          9

/* XPT_RAVE :: INT_CX22 :: CDB_LOWER_THRESH_INT [08:08] */
#define BCHP_XPT_RAVE_INT_CX22_CDB_LOWER_THRESH_INT_MASK           0x00000100
#define BCHP_XPT_RAVE_INT_CX22_CDB_LOWER_THRESH_INT_SHIFT          8

/* XPT_RAVE :: INT_CX22 :: LAST_CMD_INT [07:07] */
#define BCHP_XPT_RAVE_INT_CX22_LAST_CMD_INT_MASK                   0x00000080
#define BCHP_XPT_RAVE_INT_CX22_LAST_CMD_INT_SHIFT                  7

/* XPT_RAVE :: INT_CX22 :: SPLICE_INT [06:06] */
#define BCHP_XPT_RAVE_INT_CX22_SPLICE_INT_MASK                     0x00000040
#define BCHP_XPT_RAVE_INT_CX22_SPLICE_INT_SHIFT                    6

/* XPT_RAVE :: INT_CX22 :: ITB_OVERFLOW_INT [05:05] */
#define BCHP_XPT_RAVE_INT_CX22_ITB_OVERFLOW_INT_MASK               0x00000020
#define BCHP_XPT_RAVE_INT_CX22_ITB_OVERFLOW_INT_SHIFT              5

/* XPT_RAVE :: INT_CX22 :: CDB_OVERFLOW_INT [04:04] */
#define BCHP_XPT_RAVE_INT_CX22_CDB_OVERFLOW_INT_MASK               0x00000010
#define BCHP_XPT_RAVE_INT_CX22_CDB_OVERFLOW_INT_SHIFT              4

/* XPT_RAVE :: INT_CX22 :: CC_ERROR_INT [03:03] */
#define BCHP_XPT_RAVE_INT_CX22_CC_ERROR_INT_MASK                   0x00000008
#define BCHP_XPT_RAVE_INT_CX22_CC_ERROR_INT_SHIFT                  3

/* XPT_RAVE :: INT_CX22 :: TEI_ERROR_INT [02:02] */
#define BCHP_XPT_RAVE_INT_CX22_TEI_ERROR_INT_MASK                  0x00000004
#define BCHP_XPT_RAVE_INT_CX22_TEI_ERROR_INT_SHIFT                 2

/* XPT_RAVE :: INT_CX22 :: PUSI_ERROR_INT [01:01] */
#define BCHP_XPT_RAVE_INT_CX22_PUSI_ERROR_INT_MASK                 0x00000002
#define BCHP_XPT_RAVE_INT_CX22_PUSI_ERROR_INT_SHIFT                1

/* XPT_RAVE :: INT_CX22 :: EMU_ERROR_INT [00:00] */
#define BCHP_XPT_RAVE_INT_CX22_EMU_ERROR_INT_MASK                  0x00000001
#define BCHP_XPT_RAVE_INT_CX22_EMU_ERROR_INT_SHIFT                 0

/***************************************************************************
 *INT_CX23 - Context Interrupts
 ***************************************************************************/
/* XPT_RAVE :: INT_CX23 :: reserved0 [31:15] */
#define BCHP_XPT_RAVE_INT_CX23_reserved0_MASK                      0xffff8000
#define BCHP_XPT_RAVE_INT_CX23_reserved0_SHIFT                     15

/* XPT_RAVE :: INT_CX23 :: SCD_INDEX [14:12] */
#define BCHP_XPT_RAVE_INT_CX23_SCD_INDEX_MASK                      0x00007000
#define BCHP_XPT_RAVE_INT_CX23_SCD_INDEX_SHIFT                     12

/* XPT_RAVE :: INT_CX23 :: ITB_UPPER_THRESH_INT [11:11] */
#define BCHP_XPT_RAVE_INT_CX23_ITB_UPPER_THRESH_INT_MASK           0x00000800
#define BCHP_XPT_RAVE_INT_CX23_ITB_UPPER_THRESH_INT_SHIFT          11

/* XPT_RAVE :: INT_CX23 :: ITB_LOWER_THRESH_INT [10:10] */
#define BCHP_XPT_RAVE_INT_CX23_ITB_LOWER_THRESH_INT_MASK           0x00000400
#define BCHP_XPT_RAVE_INT_CX23_ITB_LOWER_THRESH_INT_SHIFT          10

/* XPT_RAVE :: INT_CX23 :: CDB_UPPER_THRESH_INT [09:09] */
#define BCHP_XPT_RAVE_INT_CX23_CDB_UPPER_THRESH_INT_MASK           0x00000200
#define BCHP_XPT_RAVE_INT_CX23_CDB_UPPER_THRESH_INT_SHIFT          9

/* XPT_RAVE :: INT_CX23 :: CDB_LOWER_THRESH_INT [08:08] */
#define BCHP_XPT_RAVE_INT_CX23_CDB_LOWER_THRESH_INT_MASK           0x00000100
#define BCHP_XPT_RAVE_INT_CX23_CDB_LOWER_THRESH_INT_SHIFT          8

/* XPT_RAVE :: INT_CX23 :: LAST_CMD_INT [07:07] */
#define BCHP_XPT_RAVE_INT_CX23_LAST_CMD_INT_MASK                   0x00000080
#define BCHP_XPT_RAVE_INT_CX23_LAST_CMD_INT_SHIFT                  7

/* XPT_RAVE :: INT_CX23 :: SPLICE_INT [06:06] */
#define BCHP_XPT_RAVE_INT_CX23_SPLICE_INT_MASK                     0x00000040
#define BCHP_XPT_RAVE_INT_CX23_SPLICE_INT_SHIFT                    6

/* XPT_RAVE :: INT_CX23 :: ITB_OVERFLOW_INT [05:05] */
#define BCHP_XPT_RAVE_INT_CX23_ITB_OVERFLOW_INT_MASK               0x00000020
#define BCHP_XPT_RAVE_INT_CX23_ITB_OVERFLOW_INT_SHIFT              5

/* XPT_RAVE :: INT_CX23 :: CDB_OVERFLOW_INT [04:04] */
#define BCHP_XPT_RAVE_INT_CX23_CDB_OVERFLOW_INT_MASK               0x00000010
#define BCHP_XPT_RAVE_INT_CX23_CDB_OVERFLOW_INT_SHIFT              4

/* XPT_RAVE :: INT_CX23 :: CC_ERROR_INT [03:03] */
#define BCHP_XPT_RAVE_INT_CX23_CC_ERROR_INT_MASK                   0x00000008
#define BCHP_XPT_RAVE_INT_CX23_CC_ERROR_INT_SHIFT                  3

/* XPT_RAVE :: INT_CX23 :: TEI_ERROR_INT [02:02] */
#define BCHP_XPT_RAVE_INT_CX23_TEI_ERROR_INT_MASK                  0x00000004
#define BCHP_XPT_RAVE_INT_CX23_TEI_ERROR_INT_SHIFT                 2

/* XPT_RAVE :: INT_CX23 :: PUSI_ERROR_INT [01:01] */
#define BCHP_XPT_RAVE_INT_CX23_PUSI_ERROR_INT_MASK                 0x00000002
#define BCHP_XPT_RAVE_INT_CX23_PUSI_ERROR_INT_SHIFT                1

/* XPT_RAVE :: INT_CX23 :: EMU_ERROR_INT [00:00] */
#define BCHP_XPT_RAVE_INT_CX23_EMU_ERROR_INT_MASK                  0x00000001
#define BCHP_XPT_RAVE_INT_CX23_EMU_ERROR_INT_SHIFT                 0

/***************************************************************************
 *INT_MISC - Miscellaneous Interrupts
 ***************************************************************************/
/* XPT_RAVE :: INT_MISC :: reserved0 [31:12] */
#define BCHP_XPT_RAVE_INT_MISC_reserved0_MASK                      0xfffff000
#define BCHP_XPT_RAVE_INT_MISC_reserved0_SHIFT                     12

/* XPT_RAVE :: INT_MISC :: reserved_for_eco1 [11:08] */
#define BCHP_XPT_RAVE_INT_MISC_reserved_for_eco1_MASK              0x00000f00
#define BCHP_XPT_RAVE_INT_MISC_reserved_for_eco1_SHIFT             8

/* XPT_RAVE :: INT_MISC :: MISC_INT7 [07:07] */
#define BCHP_XPT_RAVE_INT_MISC_MISC_INT7_MASK                      0x00000080
#define BCHP_XPT_RAVE_INT_MISC_MISC_INT7_SHIFT                     7

/* XPT_RAVE :: INT_MISC :: MISC_INT6 [06:06] */
#define BCHP_XPT_RAVE_INT_MISC_MISC_INT6_MASK                      0x00000040
#define BCHP_XPT_RAVE_INT_MISC_MISC_INT6_SHIFT                     6

/* XPT_RAVE :: INT_MISC :: MISC_INT5 [05:05] */
#define BCHP_XPT_RAVE_INT_MISC_MISC_INT5_MASK                      0x00000020
#define BCHP_XPT_RAVE_INT_MISC_MISC_INT5_SHIFT                     5

/* XPT_RAVE :: INT_MISC :: MISC_INT4 [04:04] */
#define BCHP_XPT_RAVE_INT_MISC_MISC_INT4_MASK                      0x00000010
#define BCHP_XPT_RAVE_INT_MISC_MISC_INT4_SHIFT                     4

/* XPT_RAVE :: INT_MISC :: MISC_INT3 [03:03] */
#define BCHP_XPT_RAVE_INT_MISC_MISC_INT3_MASK                      0x00000008
#define BCHP_XPT_RAVE_INT_MISC_MISC_INT3_SHIFT                     3

/* XPT_RAVE :: INT_MISC :: MISC_INT2 [02:02] */
#define BCHP_XPT_RAVE_INT_MISC_MISC_INT2_MASK                      0x00000004
#define BCHP_XPT_RAVE_INT_MISC_MISC_INT2_SHIFT                     2

/* XPT_RAVE :: INT_MISC :: MISC_INT1 [01:01] */
#define BCHP_XPT_RAVE_INT_MISC_MISC_INT1_MASK                      0x00000002
#define BCHP_XPT_RAVE_INT_MISC_MISC_INT1_SHIFT                     1

/* XPT_RAVE :: INT_MISC :: MISC_INT0 [00:00] */
#define BCHP_XPT_RAVE_INT_MISC_MISC_INT0_MASK                      0x00000001
#define BCHP_XPT_RAVE_INT_MISC_MISC_INT0_SHIFT                     0

/***************************************************************************
 *CXMEM_A%i - Context Table 0 (for contexts 0 - 15) 0..255
 ***************************************************************************/
#define BCHP_XPT_RAVE_CXMEM_Ai_ARRAY_BASE                          0x00223578
#define BCHP_XPT_RAVE_CXMEM_Ai_ARRAY_START                         0
#define BCHP_XPT_RAVE_CXMEM_Ai_ARRAY_END                           255
#define BCHP_XPT_RAVE_CXMEM_Ai_ARRAY_ELEMENT_SIZE                  32

/***************************************************************************
 *CXMEM_A%i - Context Table 0 (for contexts 0 - 15) 0..255
 ***************************************************************************/
/* XPT_RAVE :: CXMEM_Ai :: CX15_MAP_G [31:31] */
#define BCHP_XPT_RAVE_CXMEM_Ai_CX15_MAP_G_MASK                     0x80000000
#define BCHP_XPT_RAVE_CXMEM_Ai_CX15_MAP_G_SHIFT                    31

/* XPT_RAVE :: CXMEM_Ai :: CX15_MAP_R [30:30] */
#define BCHP_XPT_RAVE_CXMEM_Ai_CX15_MAP_R_MASK                     0x40000000
#define BCHP_XPT_RAVE_CXMEM_Ai_CX15_MAP_R_SHIFT                    30

/* XPT_RAVE :: CXMEM_Ai :: CX14_MAP_G [29:29] */
#define BCHP_XPT_RAVE_CXMEM_Ai_CX14_MAP_G_MASK                     0x20000000
#define BCHP_XPT_RAVE_CXMEM_Ai_CX14_MAP_G_SHIFT                    29

/* XPT_RAVE :: CXMEM_Ai :: CX14_MAP_R [28:28] */
#define BCHP_XPT_RAVE_CXMEM_Ai_CX14_MAP_R_MASK                     0x10000000
#define BCHP_XPT_RAVE_CXMEM_Ai_CX14_MAP_R_SHIFT                    28

/* XPT_RAVE :: CXMEM_Ai :: CX13_MAP_G [27:27] */
#define BCHP_XPT_RAVE_CXMEM_Ai_CX13_MAP_G_MASK                     0x08000000
#define BCHP_XPT_RAVE_CXMEM_Ai_CX13_MAP_G_SHIFT                    27

/* XPT_RAVE :: CXMEM_Ai :: CX13_MAP_R [26:26] */
#define BCHP_XPT_RAVE_CXMEM_Ai_CX13_MAP_R_MASK                     0x04000000
#define BCHP_XPT_RAVE_CXMEM_Ai_CX13_MAP_R_SHIFT                    26

/* XPT_RAVE :: CXMEM_Ai :: CX12_MAP_G [25:25] */
#define BCHP_XPT_RAVE_CXMEM_Ai_CX12_MAP_G_MASK                     0x02000000
#define BCHP_XPT_RAVE_CXMEM_Ai_CX12_MAP_G_SHIFT                    25

/* XPT_RAVE :: CXMEM_Ai :: CX12_MAP_R [24:24] */
#define BCHP_XPT_RAVE_CXMEM_Ai_CX12_MAP_R_MASK                     0x01000000
#define BCHP_XPT_RAVE_CXMEM_Ai_CX12_MAP_R_SHIFT                    24

/* XPT_RAVE :: CXMEM_Ai :: CX11_MAP_G [23:23] */
#define BCHP_XPT_RAVE_CXMEM_Ai_CX11_MAP_G_MASK                     0x00800000
#define BCHP_XPT_RAVE_CXMEM_Ai_CX11_MAP_G_SHIFT                    23

/* XPT_RAVE :: CXMEM_Ai :: CX11_MAP_R [22:22] */
#define BCHP_XPT_RAVE_CXMEM_Ai_CX11_MAP_R_MASK                     0x00400000
#define BCHP_XPT_RAVE_CXMEM_Ai_CX11_MAP_R_SHIFT                    22

/* XPT_RAVE :: CXMEM_Ai :: CX10_MAP_G [21:21] */
#define BCHP_XPT_RAVE_CXMEM_Ai_CX10_MAP_G_MASK                     0x00200000
#define BCHP_XPT_RAVE_CXMEM_Ai_CX10_MAP_G_SHIFT                    21

/* XPT_RAVE :: CXMEM_Ai :: CX10_MAP_R [20:20] */
#define BCHP_XPT_RAVE_CXMEM_Ai_CX10_MAP_R_MASK                     0x00100000
#define BCHP_XPT_RAVE_CXMEM_Ai_CX10_MAP_R_SHIFT                    20

/* XPT_RAVE :: CXMEM_Ai :: CX9_MAP_G [19:19] */
#define BCHP_XPT_RAVE_CXMEM_Ai_CX9_MAP_G_MASK                      0x00080000
#define BCHP_XPT_RAVE_CXMEM_Ai_CX9_MAP_G_SHIFT                     19

/* XPT_RAVE :: CXMEM_Ai :: CX9_MAP_R [18:18] */
#define BCHP_XPT_RAVE_CXMEM_Ai_CX9_MAP_R_MASK                      0x00040000
#define BCHP_XPT_RAVE_CXMEM_Ai_CX9_MAP_R_SHIFT                     18

/* XPT_RAVE :: CXMEM_Ai :: CX8_MAP_G [17:17] */
#define BCHP_XPT_RAVE_CXMEM_Ai_CX8_MAP_G_MASK                      0x00020000
#define BCHP_XPT_RAVE_CXMEM_Ai_CX8_MAP_G_SHIFT                     17

/* XPT_RAVE :: CXMEM_Ai :: CX8_MAP_R [16:16] */
#define BCHP_XPT_RAVE_CXMEM_Ai_CX8_MAP_R_MASK                      0x00010000
#define BCHP_XPT_RAVE_CXMEM_Ai_CX8_MAP_R_SHIFT                     16

/* XPT_RAVE :: CXMEM_Ai :: CX7_MAP_G [15:15] */
#define BCHP_XPT_RAVE_CXMEM_Ai_CX7_MAP_G_MASK                      0x00008000
#define BCHP_XPT_RAVE_CXMEM_Ai_CX7_MAP_G_SHIFT                     15

/* XPT_RAVE :: CXMEM_Ai :: CX7_MAP_R [14:14] */
#define BCHP_XPT_RAVE_CXMEM_Ai_CX7_MAP_R_MASK                      0x00004000
#define BCHP_XPT_RAVE_CXMEM_Ai_CX7_MAP_R_SHIFT                     14

/* XPT_RAVE :: CXMEM_Ai :: CX6_MAP_G [13:13] */
#define BCHP_XPT_RAVE_CXMEM_Ai_CX6_MAP_G_MASK                      0x00002000
#define BCHP_XPT_RAVE_CXMEM_Ai_CX6_MAP_G_SHIFT                     13

/* XPT_RAVE :: CXMEM_Ai :: CX6_MAP_R [12:12] */
#define BCHP_XPT_RAVE_CXMEM_Ai_CX6_MAP_R_MASK                      0x00001000
#define BCHP_XPT_RAVE_CXMEM_Ai_CX6_MAP_R_SHIFT                     12

/* XPT_RAVE :: CXMEM_Ai :: CX5_MAP_G [11:11] */
#define BCHP_XPT_RAVE_CXMEM_Ai_CX5_MAP_G_MASK                      0x00000800
#define BCHP_XPT_RAVE_CXMEM_Ai_CX5_MAP_G_SHIFT                     11

/* XPT_RAVE :: CXMEM_Ai :: CX5_MAP_R [10:10] */
#define BCHP_XPT_RAVE_CXMEM_Ai_CX5_MAP_R_MASK                      0x00000400
#define BCHP_XPT_RAVE_CXMEM_Ai_CX5_MAP_R_SHIFT                     10

/* XPT_RAVE :: CXMEM_Ai :: CX4_MAP_G [09:09] */
#define BCHP_XPT_RAVE_CXMEM_Ai_CX4_MAP_G_MASK                      0x00000200
#define BCHP_XPT_RAVE_CXMEM_Ai_CX4_MAP_G_SHIFT                     9

/* XPT_RAVE :: CXMEM_Ai :: CX4_MAP_R [08:08] */
#define BCHP_XPT_RAVE_CXMEM_Ai_CX4_MAP_R_MASK                      0x00000100
#define BCHP_XPT_RAVE_CXMEM_Ai_CX4_MAP_R_SHIFT                     8

/* XPT_RAVE :: CXMEM_Ai :: CX3_MAP_G [07:07] */
#define BCHP_XPT_RAVE_CXMEM_Ai_CX3_MAP_G_MASK                      0x00000080
#define BCHP_XPT_RAVE_CXMEM_Ai_CX3_MAP_G_SHIFT                     7

/* XPT_RAVE :: CXMEM_Ai :: CX3_MAP_R [06:06] */
#define BCHP_XPT_RAVE_CXMEM_Ai_CX3_MAP_R_MASK                      0x00000040
#define BCHP_XPT_RAVE_CXMEM_Ai_CX3_MAP_R_SHIFT                     6

/* XPT_RAVE :: CXMEM_Ai :: CX2_MAP_G [05:05] */
#define BCHP_XPT_RAVE_CXMEM_Ai_CX2_MAP_G_MASK                      0x00000020
#define BCHP_XPT_RAVE_CXMEM_Ai_CX2_MAP_G_SHIFT                     5

/* XPT_RAVE :: CXMEM_Ai :: CX2_MAP_R [04:04] */
#define BCHP_XPT_RAVE_CXMEM_Ai_CX2_MAP_R_MASK                      0x00000010
#define BCHP_XPT_RAVE_CXMEM_Ai_CX2_MAP_R_SHIFT                     4

/* XPT_RAVE :: CXMEM_Ai :: CX1_MAP_G [03:03] */
#define BCHP_XPT_RAVE_CXMEM_Ai_CX1_MAP_G_MASK                      0x00000008
#define BCHP_XPT_RAVE_CXMEM_Ai_CX1_MAP_G_SHIFT                     3

/* XPT_RAVE :: CXMEM_Ai :: CX1_MAP_R [02:02] */
#define BCHP_XPT_RAVE_CXMEM_Ai_CX1_MAP_R_MASK                      0x00000004
#define BCHP_XPT_RAVE_CXMEM_Ai_CX1_MAP_R_SHIFT                     2

/* XPT_RAVE :: CXMEM_Ai :: CX0_MAP_G [01:01] */
#define BCHP_XPT_RAVE_CXMEM_Ai_CX0_MAP_G_MASK                      0x00000002
#define BCHP_XPT_RAVE_CXMEM_Ai_CX0_MAP_G_SHIFT                     1

/* XPT_RAVE :: CXMEM_Ai :: CX0_MAP_R [00:00] */
#define BCHP_XPT_RAVE_CXMEM_Ai_CX0_MAP_R_MASK                      0x00000001
#define BCHP_XPT_RAVE_CXMEM_Ai_CX0_MAP_R_SHIFT                     0


/***************************************************************************
 *CXMEM_B%i - Context Table 1 (for contexts 16 - 31) 0..255
 ***************************************************************************/
#define BCHP_XPT_RAVE_CXMEM_Bi_ARRAY_BASE                          0x00223978
#define BCHP_XPT_RAVE_CXMEM_Bi_ARRAY_START                         0
#define BCHP_XPT_RAVE_CXMEM_Bi_ARRAY_END                           255
#define BCHP_XPT_RAVE_CXMEM_Bi_ARRAY_ELEMENT_SIZE                  32

/***************************************************************************
 *CXMEM_B%i - Context Table 1 (for contexts 16 - 31) 0..255
 ***************************************************************************/
/* XPT_RAVE :: CXMEM_Bi :: CX31_MAP_G [31:31] */
#define BCHP_XPT_RAVE_CXMEM_Bi_CX31_MAP_G_MASK                     0x80000000
#define BCHP_XPT_RAVE_CXMEM_Bi_CX31_MAP_G_SHIFT                    31

/* XPT_RAVE :: CXMEM_Bi :: CX31_MAP_R [30:30] */
#define BCHP_XPT_RAVE_CXMEM_Bi_CX31_MAP_R_MASK                     0x40000000
#define BCHP_XPT_RAVE_CXMEM_Bi_CX31_MAP_R_SHIFT                    30

/* XPT_RAVE :: CXMEM_Bi :: CX30_MAP_G [29:29] */
#define BCHP_XPT_RAVE_CXMEM_Bi_CX30_MAP_G_MASK                     0x20000000
#define BCHP_XPT_RAVE_CXMEM_Bi_CX30_MAP_G_SHIFT                    29

/* XPT_RAVE :: CXMEM_Bi :: CX30_MAP_R [28:28] */
#define BCHP_XPT_RAVE_CXMEM_Bi_CX30_MAP_R_MASK                     0x10000000
#define BCHP_XPT_RAVE_CXMEM_Bi_CX30_MAP_R_SHIFT                    28

/* XPT_RAVE :: CXMEM_Bi :: CX29_MAP_G [27:27] */
#define BCHP_XPT_RAVE_CXMEM_Bi_CX29_MAP_G_MASK                     0x08000000
#define BCHP_XPT_RAVE_CXMEM_Bi_CX29_MAP_G_SHIFT                    27

/* XPT_RAVE :: CXMEM_Bi :: CX29_MAP_R [26:26] */
#define BCHP_XPT_RAVE_CXMEM_Bi_CX29_MAP_R_MASK                     0x04000000
#define BCHP_XPT_RAVE_CXMEM_Bi_CX29_MAP_R_SHIFT                    26

/* XPT_RAVE :: CXMEM_Bi :: CX28_MAP_G [25:25] */
#define BCHP_XPT_RAVE_CXMEM_Bi_CX28_MAP_G_MASK                     0x02000000
#define BCHP_XPT_RAVE_CXMEM_Bi_CX28_MAP_G_SHIFT                    25

/* XPT_RAVE :: CXMEM_Bi :: CX28_MAP_R [24:24] */
#define BCHP_XPT_RAVE_CXMEM_Bi_CX28_MAP_R_MASK                     0x01000000
#define BCHP_XPT_RAVE_CXMEM_Bi_CX28_MAP_R_SHIFT                    24

/* XPT_RAVE :: CXMEM_Bi :: CX27_MAP_G [23:23] */
#define BCHP_XPT_RAVE_CXMEM_Bi_CX27_MAP_G_MASK                     0x00800000
#define BCHP_XPT_RAVE_CXMEM_Bi_CX27_MAP_G_SHIFT                    23

/* XPT_RAVE :: CXMEM_Bi :: CX27_MAP_R [22:22] */
#define BCHP_XPT_RAVE_CXMEM_Bi_CX27_MAP_R_MASK                     0x00400000
#define BCHP_XPT_RAVE_CXMEM_Bi_CX27_MAP_R_SHIFT                    22

/* XPT_RAVE :: CXMEM_Bi :: CX26_MAP_G [21:21] */
#define BCHP_XPT_RAVE_CXMEM_Bi_CX26_MAP_G_MASK                     0x00200000
#define BCHP_XPT_RAVE_CXMEM_Bi_CX26_MAP_G_SHIFT                    21

/* XPT_RAVE :: CXMEM_Bi :: CX26_MAP_R [20:20] */
#define BCHP_XPT_RAVE_CXMEM_Bi_CX26_MAP_R_MASK                     0x00100000
#define BCHP_XPT_RAVE_CXMEM_Bi_CX26_MAP_R_SHIFT                    20

/* XPT_RAVE :: CXMEM_Bi :: CX25_MAP_G [19:19] */
#define BCHP_XPT_RAVE_CXMEM_Bi_CX25_MAP_G_MASK                     0x00080000
#define BCHP_XPT_RAVE_CXMEM_Bi_CX25_MAP_G_SHIFT                    19

/* XPT_RAVE :: CXMEM_Bi :: CX25_MAP_R [18:18] */
#define BCHP_XPT_RAVE_CXMEM_Bi_CX25_MAP_R_MASK                     0x00040000
#define BCHP_XPT_RAVE_CXMEM_Bi_CX25_MAP_R_SHIFT                    18

/* XPT_RAVE :: CXMEM_Bi :: CX24_MAP_G [17:17] */
#define BCHP_XPT_RAVE_CXMEM_Bi_CX24_MAP_G_MASK                     0x00020000
#define BCHP_XPT_RAVE_CXMEM_Bi_CX24_MAP_G_SHIFT                    17

/* XPT_RAVE :: CXMEM_Bi :: CX24_MAP_R [16:16] */
#define BCHP_XPT_RAVE_CXMEM_Bi_CX24_MAP_R_MASK                     0x00010000
#define BCHP_XPT_RAVE_CXMEM_Bi_CX24_MAP_R_SHIFT                    16

/* XPT_RAVE :: CXMEM_Bi :: CX23_MAP_G [15:15] */
#define BCHP_XPT_RAVE_CXMEM_Bi_CX23_MAP_G_MASK                     0x00008000
#define BCHP_XPT_RAVE_CXMEM_Bi_CX23_MAP_G_SHIFT                    15

/* XPT_RAVE :: CXMEM_Bi :: CX23_MAP_R [14:14] */
#define BCHP_XPT_RAVE_CXMEM_Bi_CX23_MAP_R_MASK                     0x00004000
#define BCHP_XPT_RAVE_CXMEM_Bi_CX23_MAP_R_SHIFT                    14

/* XPT_RAVE :: CXMEM_Bi :: CX22_MAP_G [13:13] */
#define BCHP_XPT_RAVE_CXMEM_Bi_CX22_MAP_G_MASK                     0x00002000
#define BCHP_XPT_RAVE_CXMEM_Bi_CX22_MAP_G_SHIFT                    13

/* XPT_RAVE :: CXMEM_Bi :: CX22_MAP_R [12:12] */
#define BCHP_XPT_RAVE_CXMEM_Bi_CX22_MAP_R_MASK                     0x00001000
#define BCHP_XPT_RAVE_CXMEM_Bi_CX22_MAP_R_SHIFT                    12

/* XPT_RAVE :: CXMEM_Bi :: CX21_MAP_G [11:11] */
#define BCHP_XPT_RAVE_CXMEM_Bi_CX21_MAP_G_MASK                     0x00000800
#define BCHP_XPT_RAVE_CXMEM_Bi_CX21_MAP_G_SHIFT                    11

/* XPT_RAVE :: CXMEM_Bi :: CX21_MAP_R [10:10] */
#define BCHP_XPT_RAVE_CXMEM_Bi_CX21_MAP_R_MASK                     0x00000400
#define BCHP_XPT_RAVE_CXMEM_Bi_CX21_MAP_R_SHIFT                    10

/* XPT_RAVE :: CXMEM_Bi :: CX20_MAP_G [09:09] */
#define BCHP_XPT_RAVE_CXMEM_Bi_CX20_MAP_G_MASK                     0x00000200
#define BCHP_XPT_RAVE_CXMEM_Bi_CX20_MAP_G_SHIFT                    9

/* XPT_RAVE :: CXMEM_Bi :: CX20_MAP_R [08:08] */
#define BCHP_XPT_RAVE_CXMEM_Bi_CX20_MAP_R_MASK                     0x00000100
#define BCHP_XPT_RAVE_CXMEM_Bi_CX20_MAP_R_SHIFT                    8

/* XPT_RAVE :: CXMEM_Bi :: CX19_MAP_G [07:07] */
#define BCHP_XPT_RAVE_CXMEM_Bi_CX19_MAP_G_MASK                     0x00000080
#define BCHP_XPT_RAVE_CXMEM_Bi_CX19_MAP_G_SHIFT                    7

/* XPT_RAVE :: CXMEM_Bi :: CX19_MAP_R [06:06] */
#define BCHP_XPT_RAVE_CXMEM_Bi_CX19_MAP_R_MASK                     0x00000040
#define BCHP_XPT_RAVE_CXMEM_Bi_CX19_MAP_R_SHIFT                    6

/* XPT_RAVE :: CXMEM_Bi :: CX18_MAP_G [05:05] */
#define BCHP_XPT_RAVE_CXMEM_Bi_CX18_MAP_G_MASK                     0x00000020
#define BCHP_XPT_RAVE_CXMEM_Bi_CX18_MAP_G_SHIFT                    5

/* XPT_RAVE :: CXMEM_Bi :: CX18_MAP_R [04:04] */
#define BCHP_XPT_RAVE_CXMEM_Bi_CX18_MAP_R_MASK                     0x00000010
#define BCHP_XPT_RAVE_CXMEM_Bi_CX18_MAP_R_SHIFT                    4

/* XPT_RAVE :: CXMEM_Bi :: CX17_MAP_G [03:03] */
#define BCHP_XPT_RAVE_CXMEM_Bi_CX17_MAP_G_MASK                     0x00000008
#define BCHP_XPT_RAVE_CXMEM_Bi_CX17_MAP_G_SHIFT                    3

/* XPT_RAVE :: CXMEM_Bi :: CX17_MAP_R [02:02] */
#define BCHP_XPT_RAVE_CXMEM_Bi_CX17_MAP_R_MASK                     0x00000004
#define BCHP_XPT_RAVE_CXMEM_Bi_CX17_MAP_R_SHIFT                    2

/* XPT_RAVE :: CXMEM_Bi :: CX16_MAP_G [01:01] */
#define BCHP_XPT_RAVE_CXMEM_Bi_CX16_MAP_G_MASK                     0x00000002
#define BCHP_XPT_RAVE_CXMEM_Bi_CX16_MAP_G_SHIFT                    1

/* XPT_RAVE :: CXMEM_Bi :: CX16_MAP_R [00:00] */
#define BCHP_XPT_RAVE_CXMEM_Bi_CX16_MAP_R_MASK                     0x00000001
#define BCHP_XPT_RAVE_CXMEM_Bi_CX16_MAP_R_SHIFT                    0


/***************************************************************************
 *DMEM%i - Data Memory Address 0..4095
 ***************************************************************************/
#define BCHP_XPT_RAVE_DMEMi_ARRAY_BASE                             0x00224178
#define BCHP_XPT_RAVE_DMEMi_ARRAY_START                            0
#define BCHP_XPT_RAVE_DMEMi_ARRAY_END                              4095
#define BCHP_XPT_RAVE_DMEMi_ARRAY_ELEMENT_SIZE                     32

/***************************************************************************
 *DMEM%i - Data Memory Address 0..4095
 ***************************************************************************/
/* XPT_RAVE :: DMEMi :: reserved_for_eco0 [31:08] */
#define BCHP_XPT_RAVE_DMEMi_reserved_for_eco0_MASK                 0xffffff00
#define BCHP_XPT_RAVE_DMEMi_reserved_for_eco0_SHIFT                8

/* XPT_RAVE :: DMEMi :: DATA [07:00] */
#define BCHP_XPT_RAVE_DMEMi_DATA_MASK                              0x000000ff
#define BCHP_XPT_RAVE_DMEMi_DATA_SHIFT                             0


/***************************************************************************
 *TPIT_TIME_TICK - TPIT Time Tick Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT_TIME_TICK :: reserved0 [31:24] */
#define BCHP_XPT_RAVE_TPIT_TIME_TICK_reserved0_MASK                0xff000000
#define BCHP_XPT_RAVE_TPIT_TIME_TICK_reserved0_SHIFT               24

/* XPT_RAVE :: TPIT_TIME_TICK :: TPIT_TIME_TICK [23:00] */
#define BCHP_XPT_RAVE_TPIT_TIME_TICK_TPIT_TIME_TICK_MASK           0x00ffffff
#define BCHP_XPT_RAVE_TPIT_TIME_TICK_TPIT_TIME_TICK_SHIFT          0
#define BCHP_XPT_RAVE_TPIT_TIME_TICK_TPIT_TIME_TICK_DEFAULT        0x00000000

/***************************************************************************
 *TPIT_PKT_TIMEOUT - TPIT Time Packet Timeout Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT_PKT_TIMEOUT :: reserved0 [31:24] */
#define BCHP_XPT_RAVE_TPIT_PKT_TIMEOUT_reserved0_MASK              0xff000000
#define BCHP_XPT_RAVE_TPIT_PKT_TIMEOUT_reserved0_SHIFT             24

/* XPT_RAVE :: TPIT_PKT_TIMEOUT :: TPIT_PKT_TIMEOUT [23:00] */
#define BCHP_XPT_RAVE_TPIT_PKT_TIMEOUT_TPIT_PKT_TIMEOUT_MASK       0x00ffffff
#define BCHP_XPT_RAVE_TPIT_PKT_TIMEOUT_TPIT_PKT_TIMEOUT_SHIFT      0
#define BCHP_XPT_RAVE_TPIT_PKT_TIMEOUT_TPIT_PKT_TIMEOUT_DEFAULT    0x00000000

/***************************************************************************
 *TPIT_EVE_TIMEOUT - TPIT Time Event Timeout Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT_EVE_TIMEOUT :: reserved0 [31:24] */
#define BCHP_XPT_RAVE_TPIT_EVE_TIMEOUT_reserved0_MASK              0xff000000
#define BCHP_XPT_RAVE_TPIT_EVE_TIMEOUT_reserved0_SHIFT             24

/* XPT_RAVE :: TPIT_EVE_TIMEOUT :: TPIT_EVE_TIMEOUT [23:00] */
#define BCHP_XPT_RAVE_TPIT_EVE_TIMEOUT_TPIT_EVE_TIMEOUT_MASK       0x00ffffff
#define BCHP_XPT_RAVE_TPIT_EVE_TIMEOUT_TPIT_EVE_TIMEOUT_SHIFT      0
#define BCHP_XPT_RAVE_TPIT_EVE_TIMEOUT_TPIT_EVE_TIMEOUT_DEFAULT    0x00000000

/***************************************************************************
 *EMM_TID_MODE - TPIT EMM_TID_MODE Register (NDS only)
 ***************************************************************************/
/* XPT_RAVE :: EMM_TID_MODE :: EMM_TID_RULE_F [31:30] */
#define BCHP_XPT_RAVE_EMM_TID_MODE_EMM_TID_RULE_F_MASK             0xc0000000
#define BCHP_XPT_RAVE_EMM_TID_MODE_EMM_TID_RULE_F_SHIFT            30
#define BCHP_XPT_RAVE_EMM_TID_MODE_EMM_TID_RULE_F_DEFAULT          0x00000000

/* XPT_RAVE :: EMM_TID_MODE :: EMM_TID_RULE_E [29:28] */
#define BCHP_XPT_RAVE_EMM_TID_MODE_EMM_TID_RULE_E_MASK             0x30000000
#define BCHP_XPT_RAVE_EMM_TID_MODE_EMM_TID_RULE_E_SHIFT            28
#define BCHP_XPT_RAVE_EMM_TID_MODE_EMM_TID_RULE_E_DEFAULT          0x00000000

/* XPT_RAVE :: EMM_TID_MODE :: EMM_TID_RULE_D [27:26] */
#define BCHP_XPT_RAVE_EMM_TID_MODE_EMM_TID_RULE_D_MASK             0x0c000000
#define BCHP_XPT_RAVE_EMM_TID_MODE_EMM_TID_RULE_D_SHIFT            26
#define BCHP_XPT_RAVE_EMM_TID_MODE_EMM_TID_RULE_D_DEFAULT          0x00000000

/* XPT_RAVE :: EMM_TID_MODE :: EMM_TID_RULE_C [25:24] */
#define BCHP_XPT_RAVE_EMM_TID_MODE_EMM_TID_RULE_C_MASK             0x03000000
#define BCHP_XPT_RAVE_EMM_TID_MODE_EMM_TID_RULE_C_SHIFT            24
#define BCHP_XPT_RAVE_EMM_TID_MODE_EMM_TID_RULE_C_DEFAULT          0x00000000

/* XPT_RAVE :: EMM_TID_MODE :: EMM_TID_RULE_B [23:22] */
#define BCHP_XPT_RAVE_EMM_TID_MODE_EMM_TID_RULE_B_MASK             0x00c00000
#define BCHP_XPT_RAVE_EMM_TID_MODE_EMM_TID_RULE_B_SHIFT            22
#define BCHP_XPT_RAVE_EMM_TID_MODE_EMM_TID_RULE_B_DEFAULT          0x00000000

/* XPT_RAVE :: EMM_TID_MODE :: EMM_TID_RULE_A [21:20] */
#define BCHP_XPT_RAVE_EMM_TID_MODE_EMM_TID_RULE_A_MASK             0x00300000
#define BCHP_XPT_RAVE_EMM_TID_MODE_EMM_TID_RULE_A_SHIFT            20
#define BCHP_XPT_RAVE_EMM_TID_MODE_EMM_TID_RULE_A_DEFAULT          0x00000000

/* XPT_RAVE :: EMM_TID_MODE :: EMM_TID_RULE_9 [19:18] */
#define BCHP_XPT_RAVE_EMM_TID_MODE_EMM_TID_RULE_9_MASK             0x000c0000
#define BCHP_XPT_RAVE_EMM_TID_MODE_EMM_TID_RULE_9_SHIFT            18
#define BCHP_XPT_RAVE_EMM_TID_MODE_EMM_TID_RULE_9_DEFAULT          0x00000000

/* XPT_RAVE :: EMM_TID_MODE :: EMM_TID_RULE_8 [17:16] */
#define BCHP_XPT_RAVE_EMM_TID_MODE_EMM_TID_RULE_8_MASK             0x00030000
#define BCHP_XPT_RAVE_EMM_TID_MODE_EMM_TID_RULE_8_SHIFT            16
#define BCHP_XPT_RAVE_EMM_TID_MODE_EMM_TID_RULE_8_DEFAULT          0x00000000

/* XPT_RAVE :: EMM_TID_MODE :: EMM_TID_RULE_7 [15:14] */
#define BCHP_XPT_RAVE_EMM_TID_MODE_EMM_TID_RULE_7_MASK             0x0000c000
#define BCHP_XPT_RAVE_EMM_TID_MODE_EMM_TID_RULE_7_SHIFT            14
#define BCHP_XPT_RAVE_EMM_TID_MODE_EMM_TID_RULE_7_DEFAULT          0x00000000

/* XPT_RAVE :: EMM_TID_MODE :: EMM_TID_RULE_6 [13:12] */
#define BCHP_XPT_RAVE_EMM_TID_MODE_EMM_TID_RULE_6_MASK             0x00003000
#define BCHP_XPT_RAVE_EMM_TID_MODE_EMM_TID_RULE_6_SHIFT            12
#define BCHP_XPT_RAVE_EMM_TID_MODE_EMM_TID_RULE_6_DEFAULT          0x00000000

/* XPT_RAVE :: EMM_TID_MODE :: EMM_TID_RULE_5 [11:10] */
#define BCHP_XPT_RAVE_EMM_TID_MODE_EMM_TID_RULE_5_MASK             0x00000c00
#define BCHP_XPT_RAVE_EMM_TID_MODE_EMM_TID_RULE_5_SHIFT            10
#define BCHP_XPT_RAVE_EMM_TID_MODE_EMM_TID_RULE_5_DEFAULT          0x00000000

/* XPT_RAVE :: EMM_TID_MODE :: EMM_TID_RULE_4 [09:08] */
#define BCHP_XPT_RAVE_EMM_TID_MODE_EMM_TID_RULE_4_MASK             0x00000300
#define BCHP_XPT_RAVE_EMM_TID_MODE_EMM_TID_RULE_4_SHIFT            8
#define BCHP_XPT_RAVE_EMM_TID_MODE_EMM_TID_RULE_4_DEFAULT          0x00000000

/* XPT_RAVE :: EMM_TID_MODE :: EMM_TID_RULE_3 [07:06] */
#define BCHP_XPT_RAVE_EMM_TID_MODE_EMM_TID_RULE_3_MASK             0x000000c0
#define BCHP_XPT_RAVE_EMM_TID_MODE_EMM_TID_RULE_3_SHIFT            6
#define BCHP_XPT_RAVE_EMM_TID_MODE_EMM_TID_RULE_3_DEFAULT          0x00000000

/* XPT_RAVE :: EMM_TID_MODE :: EMM_TID_RULE_2 [05:04] */
#define BCHP_XPT_RAVE_EMM_TID_MODE_EMM_TID_RULE_2_MASK             0x00000030
#define BCHP_XPT_RAVE_EMM_TID_MODE_EMM_TID_RULE_2_SHIFT            4
#define BCHP_XPT_RAVE_EMM_TID_MODE_EMM_TID_RULE_2_DEFAULT          0x00000000

/* XPT_RAVE :: EMM_TID_MODE :: EMM_TID_RULE_1 [03:02] */
#define BCHP_XPT_RAVE_EMM_TID_MODE_EMM_TID_RULE_1_MASK             0x0000000c
#define BCHP_XPT_RAVE_EMM_TID_MODE_EMM_TID_RULE_1_SHIFT            2
#define BCHP_XPT_RAVE_EMM_TID_MODE_EMM_TID_RULE_1_DEFAULT          0x00000000

/* XPT_RAVE :: EMM_TID_MODE :: EMM_TID_RULE_0 [01:00] */
#define BCHP_XPT_RAVE_EMM_TID_MODE_EMM_TID_RULE_0_MASK             0x00000003
#define BCHP_XPT_RAVE_EMM_TID_MODE_EMM_TID_RULE_0_SHIFT            0
#define BCHP_XPT_RAVE_EMM_TID_MODE_EMM_TID_RULE_0_DEFAULT          0x00000000

/***************************************************************************
 *EMM_TID - TPIT EMM_TID Register (NDS only)
 ***************************************************************************/
/* XPT_RAVE :: EMM_TID :: reserved0 [31:09] */
#define BCHP_XPT_RAVE_EMM_TID_reserved0_MASK                       0xfffffe00
#define BCHP_XPT_RAVE_EMM_TID_reserved0_SHIFT                      9

/* XPT_RAVE :: EMM_TID :: EMM_TID_EN [08:08] */
#define BCHP_XPT_RAVE_EMM_TID_EMM_TID_EN_MASK                      0x00000100
#define BCHP_XPT_RAVE_EMM_TID_EMM_TID_EN_SHIFT                     8
#define BCHP_XPT_RAVE_EMM_TID_EMM_TID_EN_DEFAULT                   0x00000000

/* XPT_RAVE :: EMM_TID :: EMM_TID [07:04] */
#define BCHP_XPT_RAVE_EMM_TID_EMM_TID_MASK                         0x000000f0
#define BCHP_XPT_RAVE_EMM_TID_EMM_TID_SHIFT                        4
#define BCHP_XPT_RAVE_EMM_TID_EMM_TID_DEFAULT                      0x00000000

/* XPT_RAVE :: EMM_TID :: reserved1 [03:00] */
#define BCHP_XPT_RAVE_EMM_TID_reserved1_MASK                       0x0000000f
#define BCHP_XPT_RAVE_EMM_TID_reserved1_SHIFT                      0

/***************************************************************************
 *EMM_CTRL_ID - TPIT EMM_CTRL_ID Register (NDS only)
 ***************************************************************************/
/* XPT_RAVE :: EMM_CTRL_ID :: reserved0 [31:16] */
#define BCHP_XPT_RAVE_EMM_CTRL_ID_reserved0_MASK                   0xffff0000
#define BCHP_XPT_RAVE_EMM_CTRL_ID_reserved0_SHIFT                  16

/* XPT_RAVE :: EMM_CTRL_ID :: EMM_IRD_NUM_LABEL_8 [15:14] */
#define BCHP_XPT_RAVE_EMM_CTRL_ID_EMM_IRD_NUM_LABEL_8_MASK         0x0000c000
#define BCHP_XPT_RAVE_EMM_CTRL_ID_EMM_IRD_NUM_LABEL_8_SHIFT        14
#define BCHP_XPT_RAVE_EMM_CTRL_ID_EMM_IRD_NUM_LABEL_8_DEFAULT      0x00000000

/* XPT_RAVE :: EMM_CTRL_ID :: EMM_IRD_NUM_LABEL_7 [13:12] */
#define BCHP_XPT_RAVE_EMM_CTRL_ID_EMM_IRD_NUM_LABEL_7_MASK         0x00003000
#define BCHP_XPT_RAVE_EMM_CTRL_ID_EMM_IRD_NUM_LABEL_7_SHIFT        12
#define BCHP_XPT_RAVE_EMM_CTRL_ID_EMM_IRD_NUM_LABEL_7_DEFAULT      0x00000000

/* XPT_RAVE :: EMM_CTRL_ID :: EMM_IRD_NUM_LABEL_6 [11:10] */
#define BCHP_XPT_RAVE_EMM_CTRL_ID_EMM_IRD_NUM_LABEL_6_MASK         0x00000c00
#define BCHP_XPT_RAVE_EMM_CTRL_ID_EMM_IRD_NUM_LABEL_6_SHIFT        10
#define BCHP_XPT_RAVE_EMM_CTRL_ID_EMM_IRD_NUM_LABEL_6_DEFAULT      0x00000000

/* XPT_RAVE :: EMM_CTRL_ID :: EMM_IRD_NUM_LABEL_5 [09:08] */
#define BCHP_XPT_RAVE_EMM_CTRL_ID_EMM_IRD_NUM_LABEL_5_MASK         0x00000300
#define BCHP_XPT_RAVE_EMM_CTRL_ID_EMM_IRD_NUM_LABEL_5_SHIFT        8
#define BCHP_XPT_RAVE_EMM_CTRL_ID_EMM_IRD_NUM_LABEL_5_DEFAULT      0x00000000

/* XPT_RAVE :: EMM_CTRL_ID :: EMM_IRD_NUM_LABEL_4 [07:06] */
#define BCHP_XPT_RAVE_EMM_CTRL_ID_EMM_IRD_NUM_LABEL_4_MASK         0x000000c0
#define BCHP_XPT_RAVE_EMM_CTRL_ID_EMM_IRD_NUM_LABEL_4_SHIFT        6
#define BCHP_XPT_RAVE_EMM_CTRL_ID_EMM_IRD_NUM_LABEL_4_DEFAULT      0x00000000

/* XPT_RAVE :: EMM_CTRL_ID :: EMM_IRD_NUM_LABEL_3 [05:04] */
#define BCHP_XPT_RAVE_EMM_CTRL_ID_EMM_IRD_NUM_LABEL_3_MASK         0x00000030
#define BCHP_XPT_RAVE_EMM_CTRL_ID_EMM_IRD_NUM_LABEL_3_SHIFT        4
#define BCHP_XPT_RAVE_EMM_CTRL_ID_EMM_IRD_NUM_LABEL_3_DEFAULT      0x00000003

/* XPT_RAVE :: EMM_CTRL_ID :: EMM_IRD_NUM_LABEL_2 [03:02] */
#define BCHP_XPT_RAVE_EMM_CTRL_ID_EMM_IRD_NUM_LABEL_2_MASK         0x0000000c
#define BCHP_XPT_RAVE_EMM_CTRL_ID_EMM_IRD_NUM_LABEL_2_SHIFT        2
#define BCHP_XPT_RAVE_EMM_CTRL_ID_EMM_IRD_NUM_LABEL_2_DEFAULT      0x00000002

/* XPT_RAVE :: EMM_CTRL_ID :: EMM_IRD_NUM_LABEL_1 [01:00] */
#define BCHP_XPT_RAVE_EMM_CTRL_ID_EMM_IRD_NUM_LABEL_1_MASK         0x00000003
#define BCHP_XPT_RAVE_EMM_CTRL_ID_EMM_IRD_NUM_LABEL_1_SHIFT        0
#define BCHP_XPT_RAVE_EMM_CTRL_ID_EMM_IRD_NUM_LABEL_1_DEFAULT      0x00000001

/***************************************************************************
 *EMM_DATA_ID_1 - TPIT EMM_DATA_ID_1 Register (NDS only)
 ***************************************************************************/
/* XPT_RAVE :: EMM_DATA_ID_1 :: EMM_DATA_ID_1 [31:00] */
#define BCHP_XPT_RAVE_EMM_DATA_ID_1_EMM_DATA_ID_1_MASK             0xffffffff
#define BCHP_XPT_RAVE_EMM_DATA_ID_1_EMM_DATA_ID_1_SHIFT            0
#define BCHP_XPT_RAVE_EMM_DATA_ID_1_EMM_DATA_ID_1_DEFAULT          0x00000000

/***************************************************************************
 *EMM_DATA_ID_2 - TPIT EMM_DATA_ID_2 Register (NDS only)
 ***************************************************************************/
/* XPT_RAVE :: EMM_DATA_ID_2 :: EMM_DATA_ID_2 [31:00] */
#define BCHP_XPT_RAVE_EMM_DATA_ID_2_EMM_DATA_ID_2_MASK             0xffffffff
#define BCHP_XPT_RAVE_EMM_DATA_ID_2_EMM_DATA_ID_2_SHIFT            0
#define BCHP_XPT_RAVE_EMM_DATA_ID_2_EMM_DATA_ID_2_DEFAULT          0x00000000

/***************************************************************************
 *EMM_DATA_ID_3 - TPIT EMM_DATA_ID_3 Register (NDS only)
 ***************************************************************************/
/* XPT_RAVE :: EMM_DATA_ID_3 :: EMM_DATA_ID_3 [31:00] */
#define BCHP_XPT_RAVE_EMM_DATA_ID_3_EMM_DATA_ID_3_MASK             0xffffffff
#define BCHP_XPT_RAVE_EMM_DATA_ID_3_EMM_DATA_ID_3_SHIFT            0
#define BCHP_XPT_RAVE_EMM_DATA_ID_3_EMM_DATA_ID_3_DEFAULT          0x00000000

/***************************************************************************
 *EMM_DATA_ID_4 - TPIT EMM_DATA_ID_4 Register (NDS only)
 ***************************************************************************/
/* XPT_RAVE :: EMM_DATA_ID_4 :: EMM_DATA_ID_4 [31:00] */
#define BCHP_XPT_RAVE_EMM_DATA_ID_4_EMM_DATA_ID_4_MASK             0xffffffff
#define BCHP_XPT_RAVE_EMM_DATA_ID_4_EMM_DATA_ID_4_SHIFT            0
#define BCHP_XPT_RAVE_EMM_DATA_ID_4_EMM_DATA_ID_4_DEFAULT          0x00000000

/***************************************************************************
 *EMM_DATA_ID_5 - TPIT EMM_DATA_ID_5 Register (NDS only)
 ***************************************************************************/
/* XPT_RAVE :: EMM_DATA_ID_5 :: EMM_DATA_ID_5 [31:00] */
#define BCHP_XPT_RAVE_EMM_DATA_ID_5_EMM_DATA_ID_5_MASK             0xffffffff
#define BCHP_XPT_RAVE_EMM_DATA_ID_5_EMM_DATA_ID_5_SHIFT            0
#define BCHP_XPT_RAVE_EMM_DATA_ID_5_EMM_DATA_ID_5_DEFAULT          0x00000000

/***************************************************************************
 *EMM_DATA_ID_6 - TPIT EMM_DATA_ID_6 Register (NDS only)
 ***************************************************************************/
/* XPT_RAVE :: EMM_DATA_ID_6 :: EMM_DATA_ID_6 [31:00] */
#define BCHP_XPT_RAVE_EMM_DATA_ID_6_EMM_DATA_ID_6_MASK             0xffffffff
#define BCHP_XPT_RAVE_EMM_DATA_ID_6_EMM_DATA_ID_6_SHIFT            0
#define BCHP_XPT_RAVE_EMM_DATA_ID_6_EMM_DATA_ID_6_DEFAULT          0x00000000

/***************************************************************************
 *EMM_DATA_ID_7 - TPIT EMM_DATA_ID_7 Register (NDS only)
 ***************************************************************************/
/* XPT_RAVE :: EMM_DATA_ID_7 :: EMM_DATA_ID_7 [31:00] */
#define BCHP_XPT_RAVE_EMM_DATA_ID_7_EMM_DATA_ID_7_MASK             0xffffffff
#define BCHP_XPT_RAVE_EMM_DATA_ID_7_EMM_DATA_ID_7_SHIFT            0
#define BCHP_XPT_RAVE_EMM_DATA_ID_7_EMM_DATA_ID_7_DEFAULT          0x00000000

/***************************************************************************
 *EMM_DATA_ID_8 - TPIT EMM_DATA_ID_8 Register (NDS only)
 ***************************************************************************/
/* XPT_RAVE :: EMM_DATA_ID_8 :: EMM_DATA_ID_8 [31:00] */
#define BCHP_XPT_RAVE_EMM_DATA_ID_8_EMM_DATA_ID_8_MASK             0xffffffff
#define BCHP_XPT_RAVE_EMM_DATA_ID_8_EMM_DATA_ID_8_SHIFT            0
#define BCHP_XPT_RAVE_EMM_DATA_ID_8_EMM_DATA_ID_8_DEFAULT          0x00000000

/***************************************************************************
 *EMM_MASK_ID_1 - TPIT EMM_MASK_ID_1 Register (NDS only)
 ***************************************************************************/
/* XPT_RAVE :: EMM_MASK_ID_1 :: EMM_DATA_MASK_ID_1 [31:00] */
#define BCHP_XPT_RAVE_EMM_MASK_ID_1_EMM_DATA_MASK_ID_1_MASK        0xffffffff
#define BCHP_XPT_RAVE_EMM_MASK_ID_1_EMM_DATA_MASK_ID_1_SHIFT       0
#define BCHP_XPT_RAVE_EMM_MASK_ID_1_EMM_DATA_MASK_ID_1_DEFAULT     0x00000000

/***************************************************************************
 *EMM_MASK_ID_2 - TPIT EMM_MASK_ID_2 Register (NDS only)
 ***************************************************************************/
/* XPT_RAVE :: EMM_MASK_ID_2 :: EMM_DATA_MASK_ID_2 [31:00] */
#define BCHP_XPT_RAVE_EMM_MASK_ID_2_EMM_DATA_MASK_ID_2_MASK        0xffffffff
#define BCHP_XPT_RAVE_EMM_MASK_ID_2_EMM_DATA_MASK_ID_2_SHIFT       0
#define BCHP_XPT_RAVE_EMM_MASK_ID_2_EMM_DATA_MASK_ID_2_DEFAULT     0x00000000

/***************************************************************************
 *EMM_MASK_ID_3 - TPIT EMM_MASK_ID_3 Register (NDS only)
 ***************************************************************************/
/* XPT_RAVE :: EMM_MASK_ID_3 :: EMM_DATA_MASK_ID_3 [31:00] */
#define BCHP_XPT_RAVE_EMM_MASK_ID_3_EMM_DATA_MASK_ID_3_MASK        0xffffffff
#define BCHP_XPT_RAVE_EMM_MASK_ID_3_EMM_DATA_MASK_ID_3_SHIFT       0
#define BCHP_XPT_RAVE_EMM_MASK_ID_3_EMM_DATA_MASK_ID_3_DEFAULT     0x00000000

/***************************************************************************
 *EMM_MASK_ID_4 - TPIT EMM_MASK_ID_4 Register (NDS only)
 ***************************************************************************/
/* XPT_RAVE :: EMM_MASK_ID_4 :: EMM_DATA_MASK_ID_4 [31:00] */
#define BCHP_XPT_RAVE_EMM_MASK_ID_4_EMM_DATA_MASK_ID_4_MASK        0xffffffff
#define BCHP_XPT_RAVE_EMM_MASK_ID_4_EMM_DATA_MASK_ID_4_SHIFT       0
#define BCHP_XPT_RAVE_EMM_MASK_ID_4_EMM_DATA_MASK_ID_4_DEFAULT     0x00000000

/***************************************************************************
 *EMM_MASK_ID_5 - TPIT EMM_MASK_ID_5 Register (NDS only)
 ***************************************************************************/
/* XPT_RAVE :: EMM_MASK_ID_5 :: EMM_DATA_MASK_ID_5 [31:00] */
#define BCHP_XPT_RAVE_EMM_MASK_ID_5_EMM_DATA_MASK_ID_5_MASK        0xffffffff
#define BCHP_XPT_RAVE_EMM_MASK_ID_5_EMM_DATA_MASK_ID_5_SHIFT       0
#define BCHP_XPT_RAVE_EMM_MASK_ID_5_EMM_DATA_MASK_ID_5_DEFAULT     0x00000000

/***************************************************************************
 *EMM_MASK_ID_6 - TPIT EMM_MASK_ID_6 Register (NDS only)
 ***************************************************************************/
/* XPT_RAVE :: EMM_MASK_ID_6 :: EMM_DATA_MASK_ID_6 [31:00] */
#define BCHP_XPT_RAVE_EMM_MASK_ID_6_EMM_DATA_MASK_ID_6_MASK        0xffffffff
#define BCHP_XPT_RAVE_EMM_MASK_ID_6_EMM_DATA_MASK_ID_6_SHIFT       0
#define BCHP_XPT_RAVE_EMM_MASK_ID_6_EMM_DATA_MASK_ID_6_DEFAULT     0x00000000

/***************************************************************************
 *EMM_MASK_ID_7 - TPIT EMM_MASK_ID_7 Register (NDS only)
 ***************************************************************************/
/* XPT_RAVE :: EMM_MASK_ID_7 :: EMM_DATA_MASK_ID_7 [31:00] */
#define BCHP_XPT_RAVE_EMM_MASK_ID_7_EMM_DATA_MASK_ID_7_MASK        0xffffffff
#define BCHP_XPT_RAVE_EMM_MASK_ID_7_EMM_DATA_MASK_ID_7_SHIFT       0
#define BCHP_XPT_RAVE_EMM_MASK_ID_7_EMM_DATA_MASK_ID_7_DEFAULT     0x00000000

/***************************************************************************
 *EMM_MASK_ID_8 - TPIT EMM_MASK_ID_8 Register (NDS only)
 ***************************************************************************/
/* XPT_RAVE :: EMM_MASK_ID_8 :: EMM_DATA_MASK_ID_8 [31:00] */
#define BCHP_XPT_RAVE_EMM_MASK_ID_8_EMM_DATA_MASK_ID_8_MASK        0xffffffff
#define BCHP_XPT_RAVE_EMM_MASK_ID_8_EMM_DATA_MASK_ID_8_SHIFT       0
#define BCHP_XPT_RAVE_EMM_MASK_ID_8_EMM_DATA_MASK_ID_8_DEFAULT     0x00000000

/***************************************************************************
 *TPIT0_PID_TABLE%i - TPIT0 PID Table 0..31
 ***************************************************************************/
#define BCHP_XPT_RAVE_TPIT0_PID_TABLEi_ARRAY_BASE                  0x002281d0
#define BCHP_XPT_RAVE_TPIT0_PID_TABLEi_ARRAY_START                 0
#define BCHP_XPT_RAVE_TPIT0_PID_TABLEi_ARRAY_END                   31
#define BCHP_XPT_RAVE_TPIT0_PID_TABLEi_ARRAY_ELEMENT_SIZE          32

/***************************************************************************
 *TPIT0_PID_TABLE%i - TPIT0 PID Table 0..31
 ***************************************************************************/
/* XPT_RAVE :: TPIT0_PID_TABLEi :: reserved_for_eco0 [31:21] */
#define BCHP_XPT_RAVE_TPIT0_PID_TABLEi_reserved_for_eco0_MASK      0xffe00000
#define BCHP_XPT_RAVE_TPIT0_PID_TABLEi_reserved_for_eco0_SHIFT     21

/* XPT_RAVE :: TPIT0_PID_TABLEi :: REC_HD [20:17] */
#define BCHP_XPT_RAVE_TPIT0_PID_TABLEi_REC_HD_MASK                 0x001e0000
#define BCHP_XPT_RAVE_TPIT0_PID_TABLEi_REC_HD_SHIFT                17

/* XPT_RAVE :: TPIT0_PID_TABLEi :: REC_HD_FILT_EN [16:16] */
#define BCHP_XPT_RAVE_TPIT0_PID_TABLEi_REC_HD_FILT_EN_MASK         0x00010000
#define BCHP_XPT_RAVE_TPIT0_PID_TABLEi_REC_HD_FILT_EN_SHIFT        16

/* XPT_RAVE :: TPIT0_PID_TABLEi :: reserved_for_eco1 [15:15] */
#define BCHP_XPT_RAVE_TPIT0_PID_TABLEi_reserved_for_eco1_MASK      0x00008000
#define BCHP_XPT_RAVE_TPIT0_PID_TABLEi_reserved_for_eco1_SHIFT     15

/* XPT_RAVE :: TPIT0_PID_TABLEi :: REC_CORRUPT_ENABLE [14:14] */
#define BCHP_XPT_RAVE_TPIT0_PID_TABLEi_REC_CORRUPT_ENABLE_MASK     0x00004000
#define BCHP_XPT_RAVE_TPIT0_PID_TABLEi_REC_CORRUPT_ENABLE_SHIFT    14

/* XPT_RAVE :: TPIT0_PID_TABLEi :: REC_PARSE_ENABLE [13:13] */
#define BCHP_XPT_RAVE_TPIT0_PID_TABLEi_REC_PARSE_ENABLE_MASK       0x00002000
#define BCHP_XPT_RAVE_TPIT0_PID_TABLEi_REC_PARSE_ENABLE_SHIFT      13

/* XPT_RAVE :: TPIT0_PID_TABLEi :: REC_PID [12:00] */
#define BCHP_XPT_RAVE_TPIT0_PID_TABLEi_REC_PID_MASK                0x00001fff
#define BCHP_XPT_RAVE_TPIT0_PID_TABLEi_REC_PID_SHIFT               0


/***************************************************************************
 *TPIT0_PAR_TABLE%i - TPIT0 Parse Table 0..31
 ***************************************************************************/
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_ARRAY_BASE                  0x00228250
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_ARRAY_START                 0
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_ARRAY_END                   31
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_ARRAY_ELEMENT_SIZE          32

/***************************************************************************
 *TPIT0_PAR_TABLE%i - TPIT0 Parse Table 0..31
 ***************************************************************************/
/* union - case MPEG [31:00] */
/* XPT_RAVE :: TPIT0_PAR_TABLEi :: MPEG :: RP_ECM_POLARITY_CHANGE_EN3 [31:31] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN3_MASK 0x80000000
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN3_SHIFT 31

/* XPT_RAVE :: TPIT0_PAR_TABLEi :: MPEG :: RP_ECM_POLARITY_CHANGE_EN2 [30:30] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN2_MASK 0x40000000
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN2_SHIFT 30

/* XPT_RAVE :: TPIT0_PAR_TABLEi :: MPEG :: RP_ECM_POLARITY_CHANGE_EN [29:29] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN_MASK 0x20000000
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN_SHIFT 29

/* XPT_RAVE :: TPIT0_PAR_TABLEi :: MPEG :: RP_SECTION_FILTER_EN [28:28] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_SECTION_FILTER_EN_MASK 0x10000000
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_SECTION_FILTER_EN_SHIFT 28

/* XPT_RAVE :: TPIT0_PAR_TABLEi :: MPEG :: RP_ADAPT_FIELD_EXT_FLAG_EN [27:27] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_ADAPT_FIELD_EXT_FLAG_EN_MASK 0x08000000
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_ADAPT_FIELD_EXT_FLAG_EN_SHIFT 27

/* XPT_RAVE :: TPIT0_PAR_TABLEi :: MPEG :: RP_PRIVATE_DATA_FLAG_EN [26:26] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_PRIVATE_DATA_FLAG_EN_MASK 0x04000000
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_PRIVATE_DATA_FLAG_EN_SHIFT 26

/* XPT_RAVE :: TPIT0_PAR_TABLEi :: MPEG :: RP_SPLICING_POINT_FLAG_EN [25:25] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_SPLICING_POINT_FLAG_EN_MASK 0x02000000
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_SPLICING_POINT_FLAG_EN_SHIFT 25

/* XPT_RAVE :: TPIT0_PAR_TABLEi :: MPEG :: RP_OPCR_FLAG_EN [24:24] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_OPCR_FLAG_EN_MASK   0x01000000
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_OPCR_FLAG_EN_SHIFT  24

/* XPT_RAVE :: TPIT0_PAR_TABLEi :: MPEG :: RP_PCR_FLAG_EN [23:23] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_PCR_FLAG_EN_MASK    0x00800000
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_PCR_FLAG_EN_SHIFT   23

/* XPT_RAVE :: TPIT0_PAR_TABLEi :: MPEG :: RP_ES_PRIORITY_IND_EN [22:22] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_ES_PRIORITY_IND_EN_MASK 0x00400000
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_ES_PRIORITY_IND_EN_SHIFT 22

/* XPT_RAVE :: TPIT0_PAR_TABLEi :: MPEG :: RP_RANDOM_ACCESS_IND_EN [21:21] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_RANDOM_ACCESS_IND_EN_MASK 0x00200000
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_RANDOM_ACCESS_IND_EN_SHIFT 21

/* XPT_RAVE :: TPIT0_PAR_TABLEi :: MPEG :: RP_DISCONTINUITY_IND_EN [20:20] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_DISCONTINUITY_IND_EN_MASK 0x00100000
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_DISCONTINUITY_IND_EN_SHIFT 20

/* XPT_RAVE :: TPIT0_PAR_TABLEi :: MPEG :: RP_AFC_CHANGE_EN [19:19] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_AFC_CHANGE_EN_MASK  0x00080000
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_AFC_CHANGE_EN_SHIFT 19

/* XPT_RAVE :: TPIT0_PAR_TABLEi :: MPEG :: RP_TSC_CHANGE_EN [18:18] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_TSC_CHANGE_EN_MASK  0x00040000
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_TSC_CHANGE_EN_SHIFT 18

/* XPT_RAVE :: TPIT0_PAR_TABLEi :: MPEG :: RP_TRANSPORT_PRIORITY_EN [17:17] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_TRANSPORT_PRIORITY_EN_MASK 0x00020000
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_TRANSPORT_PRIORITY_EN_SHIFT 17

/* XPT_RAVE :: TPIT0_PAR_TABLEi :: MPEG :: RP_PUSI_EN [16:16] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_PUSI_EN_MASK        0x00010000
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_PUSI_EN_SHIFT       16

/* XPT_RAVE :: TPIT0_PAR_TABLEi :: MPEG :: reserved_for_eco0 [15:13] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_reserved_for_eco0_MASK 0x0000e000
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_reserved_for_eco0_SHIFT 13

/* XPT_RAVE :: TPIT0_PAR_TABLEi :: MPEG :: RP_PACKET_PRESENT [12:12] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_PACKET_PRESENT_MASK 0x00001000
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_PACKET_PRESENT_SHIFT 12

/* XPT_RAVE :: TPIT0_PAR_TABLEi :: MPEG :: RP_ADAPT_FIELD_EXT_FLAG_COMP [11:11] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_ADAPT_FIELD_EXT_FLAG_COMP_MASK 0x00000800
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_ADAPT_FIELD_EXT_FLAG_COMP_SHIFT 11

/* XPT_RAVE :: TPIT0_PAR_TABLEi :: MPEG :: RP_PRIVATE_DATA_FLAG_COMP [10:10] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_PRIVATE_DATA_FLAG_COMP_MASK 0x00000400
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_PRIVATE_DATA_FLAG_COMP_SHIFT 10

/* XPT_RAVE :: TPIT0_PAR_TABLEi :: MPEG :: RP_SPLICING_POINT_FLAG_COMP [09:09] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_SPLICING_POINT_FLAG_COMP_MASK 0x00000200
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_SPLICING_POINT_FLAG_COMP_SHIFT 9

/* XPT_RAVE :: TPIT0_PAR_TABLEi :: MPEG :: RP_OPCR_FLAG_COMP [08:08] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_OPCR_FLAG_COMP_MASK 0x00000100
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_OPCR_FLAG_COMP_SHIFT 8

/* XPT_RAVE :: TPIT0_PAR_TABLEi :: MPEG :: RP_PCR_FLAG_COMP [07:07] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_PCR_FLAG_COMP_MASK  0x00000080
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_PCR_FLAG_COMP_SHIFT 7

/* XPT_RAVE :: TPIT0_PAR_TABLEi :: MPEG :: RP_ES_PRIORITY_IND_COMP [06:06] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_ES_PRIORITY_IND_COMP_MASK 0x00000040
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_ES_PRIORITY_IND_COMP_SHIFT 6

/* XPT_RAVE :: TPIT0_PAR_TABLEi :: MPEG :: RP_RANDOM_ACCESS_IND_COMP [05:05] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_RANDOM_ACCESS_IND_COMP_MASK 0x00000020
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_RANDOM_ACCESS_IND_COMP_SHIFT 5

/* XPT_RAVE :: TPIT0_PAR_TABLEi :: MPEG :: RP_DISCONTINUITY_IND_COMP [04:04] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_DISCONTINUITY_IND_COMP_MASK 0x00000010
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_DISCONTINUITY_IND_COMP_SHIFT 4

/* XPT_RAVE :: TPIT0_PAR_TABLEi :: MPEG :: reserved_for_eco1 [03:02] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_reserved_for_eco1_MASK 0x0000000c
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_reserved_for_eco1_SHIFT 2

/* XPT_RAVE :: TPIT0_PAR_TABLEi :: MPEG :: RP_TRANSPORT_PRIORITY_COMP [01:01] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_TRANSPORT_PRIORITY_COMP_MASK 0x00000002
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_TRANSPORT_PRIORITY_COMP_SHIFT 1

/* XPT_RAVE :: TPIT0_PAR_TABLEi :: MPEG :: RP_PUSI_COMP [00:00] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_PUSI_COMP_MASK      0x00000001
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_PUSI_COMP_SHIFT     0

/* union - case DIRECTV [31:00] */
/* XPT_RAVE :: TPIT0_PAR_TABLEi :: DIRECTV :: reserved_for_eco0 [31:30] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_DIRECTV_reserved_for_eco0_MASK 0xc0000000
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_DIRECTV_reserved_for_eco0_SHIFT 30

/* XPT_RAVE :: TPIT0_PAR_TABLEi :: DIRECTV :: RP_AUX_DET_EN [29:29] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_DIRECTV_RP_AUX_DET_EN_MASK  0x20000000
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_DIRECTV_RP_AUX_DET_EN_SHIFT 29

/* XPT_RAVE :: TPIT0_PAR_TABLEi :: DIRECTV :: RP_TC_DET_EN [28:28] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_DIRECTV_RP_TC_DET_EN_MASK   0x10000000
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_DIRECTV_RP_TC_DET_EN_SHIFT  28

/* XPT_RAVE :: TPIT0_PAR_TABLEi :: DIRECTV :: RP_CWP_DET_EN [27:27] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_DIRECTV_RP_CWP_DET_EN_MASK  0x08000000
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_DIRECTV_RP_CWP_DET_EN_SHIFT 27

/* XPT_RAVE :: TPIT0_PAR_TABLEi :: DIRECTV :: RP_RTS_DET_EN [26:26] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_DIRECTV_RP_RTS_DET_EN_MASK  0x04000000
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_DIRECTV_RP_RTS_DET_EN_SHIFT 26

/* XPT_RAVE :: TPIT0_PAR_TABLEi :: DIRECTV :: RP_CFF_EN [25:25] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_DIRECTV_RP_CFF_EN_MASK      0x02000000
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_DIRECTV_RP_CFF_EN_SHIFT     25

/* XPT_RAVE :: TPIT0_PAR_TABLEi :: DIRECTV :: RP_MF_EN [24:24] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_DIRECTV_RP_MF_EN_MASK       0x01000000
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_DIRECTV_RP_MF_EN_SHIFT      24

/* XPT_RAVE :: TPIT0_PAR_TABLEi :: DIRECTV :: RP_HD_EN [23:20] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_DIRECTV_RP_HD_EN_MASK       0x00f00000
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_DIRECTV_RP_HD_EN_SHIFT      20

/* XPT_RAVE :: TPIT0_PAR_TABLEi :: DIRECTV :: RP_CSAUX_CHANGE_EN [19:19] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_DIRECTV_RP_CSAUX_CHANGE_EN_MASK 0x00080000
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_DIRECTV_RP_CSAUX_CHANGE_EN_SHIFT 19

/* XPT_RAVE :: TPIT0_PAR_TABLEi :: DIRECTV :: RP_CS_CHANGE_EN [18:18] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_DIRECTV_RP_CS_CHANGE_EN_MASK 0x00040000
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_DIRECTV_RP_CS_CHANGE_EN_SHIFT 18

/* XPT_RAVE :: TPIT0_PAR_TABLEi :: DIRECTV :: RP_CF_CHANGE_EN [17:17] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_DIRECTV_RP_CF_CHANGE_EN_MASK 0x00020000
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_DIRECTV_RP_CF_CHANGE_EN_SHIFT 17

/* XPT_RAVE :: TPIT0_PAR_TABLEi :: DIRECTV :: RP_BB_EN [16:16] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_DIRECTV_RP_BB_EN_MASK       0x00010000
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_DIRECTV_RP_BB_EN_SHIFT      16

/* XPT_RAVE :: TPIT0_PAR_TABLEi :: DIRECTV :: reserved_for_eco1 [15:10] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_DIRECTV_reserved_for_eco1_MASK 0x0000fc00
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_DIRECTV_reserved_for_eco1_SHIFT 10

/* XPT_RAVE :: TPIT0_PAR_TABLEi :: DIRECTV :: RP_CFF_COMP [09:09] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_DIRECTV_RP_CFF_COMP_MASK    0x00000200
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_DIRECTV_RP_CFF_COMP_SHIFT   9

/* XPT_RAVE :: TPIT0_PAR_TABLEi :: DIRECTV :: RP_MF_COMP [08:08] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_DIRECTV_RP_MF_COMP_MASK     0x00000100
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_DIRECTV_RP_MF_COMP_SHIFT    8

/* XPT_RAVE :: TPIT0_PAR_TABLEi :: DIRECTV :: RP_HD_MASK [07:04] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_DIRECTV_RP_HD_MASK_MASK     0x000000f0
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_DIRECTV_RP_HD_MASK_SHIFT    4

/* XPT_RAVE :: TPIT0_PAR_TABLEi :: DIRECTV :: reserved_for_eco2 [03:01] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_DIRECTV_reserved_for_eco2_MASK 0x0000000e
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_DIRECTV_reserved_for_eco2_SHIFT 1

/* XPT_RAVE :: TPIT0_PAR_TABLEi :: DIRECTV :: RP_BB_COMP [00:00] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_DIRECTV_RP_BB_COMP_MASK     0x00000001
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_DIRECTV_RP_BB_COMP_SHIFT    0


/***************************************************************************
 *TPIT1_PID_TABLE%i - TPIT1 PID Table 0..31
 ***************************************************************************/
#define BCHP_XPT_RAVE_TPIT1_PID_TABLEi_ARRAY_BASE                  0x002282d0
#define BCHP_XPT_RAVE_TPIT1_PID_TABLEi_ARRAY_START                 0
#define BCHP_XPT_RAVE_TPIT1_PID_TABLEi_ARRAY_END                   31
#define BCHP_XPT_RAVE_TPIT1_PID_TABLEi_ARRAY_ELEMENT_SIZE          32

/***************************************************************************
 *TPIT1_PID_TABLE%i - TPIT1 PID Table 0..31
 ***************************************************************************/
/* XPT_RAVE :: TPIT1_PID_TABLEi :: reserved_for_eco0 [31:21] */
#define BCHP_XPT_RAVE_TPIT1_PID_TABLEi_reserved_for_eco0_MASK      0xffe00000
#define BCHP_XPT_RAVE_TPIT1_PID_TABLEi_reserved_for_eco0_SHIFT     21

/* XPT_RAVE :: TPIT1_PID_TABLEi :: REC_HD [20:17] */
#define BCHP_XPT_RAVE_TPIT1_PID_TABLEi_REC_HD_MASK                 0x001e0000
#define BCHP_XPT_RAVE_TPIT1_PID_TABLEi_REC_HD_SHIFT                17

/* XPT_RAVE :: TPIT1_PID_TABLEi :: REC_HD_FILT_EN [16:16] */
#define BCHP_XPT_RAVE_TPIT1_PID_TABLEi_REC_HD_FILT_EN_MASK         0x00010000
#define BCHP_XPT_RAVE_TPIT1_PID_TABLEi_REC_HD_FILT_EN_SHIFT        16

/* XPT_RAVE :: TPIT1_PID_TABLEi :: reserved_for_eco1 [15:15] */
#define BCHP_XPT_RAVE_TPIT1_PID_TABLEi_reserved_for_eco1_MASK      0x00008000
#define BCHP_XPT_RAVE_TPIT1_PID_TABLEi_reserved_for_eco1_SHIFT     15

/* XPT_RAVE :: TPIT1_PID_TABLEi :: REC_CORRUPT_ENABLE [14:14] */
#define BCHP_XPT_RAVE_TPIT1_PID_TABLEi_REC_CORRUPT_ENABLE_MASK     0x00004000
#define BCHP_XPT_RAVE_TPIT1_PID_TABLEi_REC_CORRUPT_ENABLE_SHIFT    14

/* XPT_RAVE :: TPIT1_PID_TABLEi :: REC_PARSE_ENABLE [13:13] */
#define BCHP_XPT_RAVE_TPIT1_PID_TABLEi_REC_PARSE_ENABLE_MASK       0x00002000
#define BCHP_XPT_RAVE_TPIT1_PID_TABLEi_REC_PARSE_ENABLE_SHIFT      13

/* XPT_RAVE :: TPIT1_PID_TABLEi :: REC_PID [12:00] */
#define BCHP_XPT_RAVE_TPIT1_PID_TABLEi_REC_PID_MASK                0x00001fff
#define BCHP_XPT_RAVE_TPIT1_PID_TABLEi_REC_PID_SHIFT               0


/***************************************************************************
 *TPIT1_PAR_TABLE%i - TPIT1 Parse Table 0..31
 ***************************************************************************/
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_ARRAY_BASE                  0x00228350
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_ARRAY_START                 0
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_ARRAY_END                   31
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_ARRAY_ELEMENT_SIZE          32

/***************************************************************************
 *TPIT1_PAR_TABLE%i - TPIT1 Parse Table 0..31
 ***************************************************************************/
/* union - case MPEG [31:00] */
/* XPT_RAVE :: TPIT1_PAR_TABLEi :: MPEG :: RP_ECM_POLARITY_CHANGE_EN3 [31:31] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN3_MASK 0x80000000
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN3_SHIFT 31

/* XPT_RAVE :: TPIT1_PAR_TABLEi :: MPEG :: RP_ECM_POLARITY_CHANGE_EN2 [30:30] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN2_MASK 0x40000000
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN2_SHIFT 30

/* XPT_RAVE :: TPIT1_PAR_TABLEi :: MPEG :: RP_ECM_POLARITY_CHANGE_EN [29:29] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN_MASK 0x20000000
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN_SHIFT 29

/* XPT_RAVE :: TPIT1_PAR_TABLEi :: MPEG :: RP_SECTION_FILTER_EN [28:28] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_SECTION_FILTER_EN_MASK 0x10000000
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_SECTION_FILTER_EN_SHIFT 28

/* XPT_RAVE :: TPIT1_PAR_TABLEi :: MPEG :: RP_ADAPT_FIELD_EXT_FLAG_EN [27:27] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_ADAPT_FIELD_EXT_FLAG_EN_MASK 0x08000000
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_ADAPT_FIELD_EXT_FLAG_EN_SHIFT 27

/* XPT_RAVE :: TPIT1_PAR_TABLEi :: MPEG :: RP_PRIVATE_DATA_FLAG_EN [26:26] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_PRIVATE_DATA_FLAG_EN_MASK 0x04000000
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_PRIVATE_DATA_FLAG_EN_SHIFT 26

/* XPT_RAVE :: TPIT1_PAR_TABLEi :: MPEG :: RP_SPLICING_POINT_FLAG_EN [25:25] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_SPLICING_POINT_FLAG_EN_MASK 0x02000000
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_SPLICING_POINT_FLAG_EN_SHIFT 25

/* XPT_RAVE :: TPIT1_PAR_TABLEi :: MPEG :: RP_OPCR_FLAG_EN [24:24] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_OPCR_FLAG_EN_MASK   0x01000000
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_OPCR_FLAG_EN_SHIFT  24

/* XPT_RAVE :: TPIT1_PAR_TABLEi :: MPEG :: RP_PCR_FLAG_EN [23:23] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_PCR_FLAG_EN_MASK    0x00800000
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_PCR_FLAG_EN_SHIFT   23

/* XPT_RAVE :: TPIT1_PAR_TABLEi :: MPEG :: RP_ES_PRIORITY_IND_EN [22:22] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_ES_PRIORITY_IND_EN_MASK 0x00400000
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_ES_PRIORITY_IND_EN_SHIFT 22

/* XPT_RAVE :: TPIT1_PAR_TABLEi :: MPEG :: RP_RANDOM_ACCESS_IND_EN [21:21] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_RANDOM_ACCESS_IND_EN_MASK 0x00200000
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_RANDOM_ACCESS_IND_EN_SHIFT 21

/* XPT_RAVE :: TPIT1_PAR_TABLEi :: MPEG :: RP_DISCONTINUITY_IND_EN [20:20] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_DISCONTINUITY_IND_EN_MASK 0x00100000
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_DISCONTINUITY_IND_EN_SHIFT 20

/* XPT_RAVE :: TPIT1_PAR_TABLEi :: MPEG :: RP_AFC_CHANGE_EN [19:19] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_AFC_CHANGE_EN_MASK  0x00080000
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_AFC_CHANGE_EN_SHIFT 19

/* XPT_RAVE :: TPIT1_PAR_TABLEi :: MPEG :: RP_TSC_CHANGE_EN [18:18] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_TSC_CHANGE_EN_MASK  0x00040000
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_TSC_CHANGE_EN_SHIFT 18

/* XPT_RAVE :: TPIT1_PAR_TABLEi :: MPEG :: RP_TRANSPORT_PRIORITY_EN [17:17] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_TRANSPORT_PRIORITY_EN_MASK 0x00020000
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_TRANSPORT_PRIORITY_EN_SHIFT 17

/* XPT_RAVE :: TPIT1_PAR_TABLEi :: MPEG :: RP_PUSI_EN [16:16] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_PUSI_EN_MASK        0x00010000
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_PUSI_EN_SHIFT       16

/* XPT_RAVE :: TPIT1_PAR_TABLEi :: MPEG :: reserved_for_eco0 [15:13] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_reserved_for_eco0_MASK 0x0000e000
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_reserved_for_eco0_SHIFT 13

/* XPT_RAVE :: TPIT1_PAR_TABLEi :: MPEG :: RP_PACKET_PRESENT [12:12] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_PACKET_PRESENT_MASK 0x00001000
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_PACKET_PRESENT_SHIFT 12

/* XPT_RAVE :: TPIT1_PAR_TABLEi :: MPEG :: RP_ADAPT_FIELD_EXT_FLAG_COMP [11:11] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_ADAPT_FIELD_EXT_FLAG_COMP_MASK 0x00000800
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_ADAPT_FIELD_EXT_FLAG_COMP_SHIFT 11

/* XPT_RAVE :: TPIT1_PAR_TABLEi :: MPEG :: RP_PRIVATE_DATA_FLAG_COMP [10:10] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_PRIVATE_DATA_FLAG_COMP_MASK 0x00000400
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_PRIVATE_DATA_FLAG_COMP_SHIFT 10

/* XPT_RAVE :: TPIT1_PAR_TABLEi :: MPEG :: RP_SPLICING_POINT_FLAG_COMP [09:09] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_SPLICING_POINT_FLAG_COMP_MASK 0x00000200
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_SPLICING_POINT_FLAG_COMP_SHIFT 9

/* XPT_RAVE :: TPIT1_PAR_TABLEi :: MPEG :: RP_OPCR_FLAG_COMP [08:08] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_OPCR_FLAG_COMP_MASK 0x00000100
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_OPCR_FLAG_COMP_SHIFT 8

/* XPT_RAVE :: TPIT1_PAR_TABLEi :: MPEG :: RP_PCR_FLAG_COMP [07:07] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_PCR_FLAG_COMP_MASK  0x00000080
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_PCR_FLAG_COMP_SHIFT 7

/* XPT_RAVE :: TPIT1_PAR_TABLEi :: MPEG :: RP_ES_PRIORITY_IND_COMP [06:06] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_ES_PRIORITY_IND_COMP_MASK 0x00000040
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_ES_PRIORITY_IND_COMP_SHIFT 6

/* XPT_RAVE :: TPIT1_PAR_TABLEi :: MPEG :: RP_RANDOM_ACCESS_IND_COMP [05:05] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_RANDOM_ACCESS_IND_COMP_MASK 0x00000020
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_RANDOM_ACCESS_IND_COMP_SHIFT 5

/* XPT_RAVE :: TPIT1_PAR_TABLEi :: MPEG :: RP_DISCONTINUITY_IND_COMP [04:04] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_DISCONTINUITY_IND_COMP_MASK 0x00000010
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_DISCONTINUITY_IND_COMP_SHIFT 4

/* XPT_RAVE :: TPIT1_PAR_TABLEi :: MPEG :: reserved_for_eco1 [03:02] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_reserved_for_eco1_MASK 0x0000000c
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_reserved_for_eco1_SHIFT 2

/* XPT_RAVE :: TPIT1_PAR_TABLEi :: MPEG :: RP_TRANSPORT_PRIORITY_COMP [01:01] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_TRANSPORT_PRIORITY_COMP_MASK 0x00000002
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_TRANSPORT_PRIORITY_COMP_SHIFT 1

/* XPT_RAVE :: TPIT1_PAR_TABLEi :: MPEG :: RP_PUSI_COMP [00:00] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_PUSI_COMP_MASK      0x00000001
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_PUSI_COMP_SHIFT     0

/* union - case DIRECTV [31:00] */
/* XPT_RAVE :: TPIT1_PAR_TABLEi :: DIRECTV :: reserved_for_eco0 [31:30] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_DIRECTV_reserved_for_eco0_MASK 0xc0000000
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_DIRECTV_reserved_for_eco0_SHIFT 30

/* XPT_RAVE :: TPIT1_PAR_TABLEi :: DIRECTV :: RP_AUX_DET_EN [29:29] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_DIRECTV_RP_AUX_DET_EN_MASK  0x20000000
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_DIRECTV_RP_AUX_DET_EN_SHIFT 29

/* XPT_RAVE :: TPIT1_PAR_TABLEi :: DIRECTV :: RP_TC_DET_EN [28:28] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_DIRECTV_RP_TC_DET_EN_MASK   0x10000000
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_DIRECTV_RP_TC_DET_EN_SHIFT  28

/* XPT_RAVE :: TPIT1_PAR_TABLEi :: DIRECTV :: RP_CWP_DET_EN [27:27] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_DIRECTV_RP_CWP_DET_EN_MASK  0x08000000
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_DIRECTV_RP_CWP_DET_EN_SHIFT 27

/* XPT_RAVE :: TPIT1_PAR_TABLEi :: DIRECTV :: RP_RTS_DET_EN [26:26] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_DIRECTV_RP_RTS_DET_EN_MASK  0x04000000
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_DIRECTV_RP_RTS_DET_EN_SHIFT 26

/* XPT_RAVE :: TPIT1_PAR_TABLEi :: DIRECTV :: RP_CFF_EN [25:25] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_DIRECTV_RP_CFF_EN_MASK      0x02000000
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_DIRECTV_RP_CFF_EN_SHIFT     25

/* XPT_RAVE :: TPIT1_PAR_TABLEi :: DIRECTV :: RP_MF_EN [24:24] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_DIRECTV_RP_MF_EN_MASK       0x01000000
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_DIRECTV_RP_MF_EN_SHIFT      24

/* XPT_RAVE :: TPIT1_PAR_TABLEi :: DIRECTV :: RP_HD_EN [23:20] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_DIRECTV_RP_HD_EN_MASK       0x00f00000
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_DIRECTV_RP_HD_EN_SHIFT      20

/* XPT_RAVE :: TPIT1_PAR_TABLEi :: DIRECTV :: RP_CSAUX_CHANGE_EN [19:19] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_DIRECTV_RP_CSAUX_CHANGE_EN_MASK 0x00080000
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_DIRECTV_RP_CSAUX_CHANGE_EN_SHIFT 19

/* XPT_RAVE :: TPIT1_PAR_TABLEi :: DIRECTV :: RP_CS_CHANGE_EN [18:18] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_DIRECTV_RP_CS_CHANGE_EN_MASK 0x00040000
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_DIRECTV_RP_CS_CHANGE_EN_SHIFT 18

/* XPT_RAVE :: TPIT1_PAR_TABLEi :: DIRECTV :: RP_CF_CHANGE_EN [17:17] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_DIRECTV_RP_CF_CHANGE_EN_MASK 0x00020000
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_DIRECTV_RP_CF_CHANGE_EN_SHIFT 17

/* XPT_RAVE :: TPIT1_PAR_TABLEi :: DIRECTV :: RP_BB_EN [16:16] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_DIRECTV_RP_BB_EN_MASK       0x00010000
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_DIRECTV_RP_BB_EN_SHIFT      16

/* XPT_RAVE :: TPIT1_PAR_TABLEi :: DIRECTV :: reserved_for_eco1 [15:10] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_DIRECTV_reserved_for_eco1_MASK 0x0000fc00
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_DIRECTV_reserved_for_eco1_SHIFT 10

/* XPT_RAVE :: TPIT1_PAR_TABLEi :: DIRECTV :: RP_CFF_COMP [09:09] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_DIRECTV_RP_CFF_COMP_MASK    0x00000200
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_DIRECTV_RP_CFF_COMP_SHIFT   9

/* XPT_RAVE :: TPIT1_PAR_TABLEi :: DIRECTV :: RP_MF_COMP [08:08] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_DIRECTV_RP_MF_COMP_MASK     0x00000100
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_DIRECTV_RP_MF_COMP_SHIFT    8

/* XPT_RAVE :: TPIT1_PAR_TABLEi :: DIRECTV :: RP_HD_MASK [07:04] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_DIRECTV_RP_HD_MASK_MASK     0x000000f0
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_DIRECTV_RP_HD_MASK_SHIFT    4

/* XPT_RAVE :: TPIT1_PAR_TABLEi :: DIRECTV :: reserved_for_eco2 [03:01] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_DIRECTV_reserved_for_eco2_MASK 0x0000000e
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_DIRECTV_reserved_for_eco2_SHIFT 1

/* XPT_RAVE :: TPIT1_PAR_TABLEi :: DIRECTV :: RP_BB_COMP [00:00] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_DIRECTV_RP_BB_COMP_MASK     0x00000001
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_DIRECTV_RP_BB_COMP_SHIFT    0


/***************************************************************************
 *TPIT2_PID_TABLE%i - TPIT2 PID Table 0..31
 ***************************************************************************/
#define BCHP_XPT_RAVE_TPIT2_PID_TABLEi_ARRAY_BASE                  0x002283d0
#define BCHP_XPT_RAVE_TPIT2_PID_TABLEi_ARRAY_START                 0
#define BCHP_XPT_RAVE_TPIT2_PID_TABLEi_ARRAY_END                   31
#define BCHP_XPT_RAVE_TPIT2_PID_TABLEi_ARRAY_ELEMENT_SIZE          32

/***************************************************************************
 *TPIT2_PID_TABLE%i - TPIT2 PID Table 0..31
 ***************************************************************************/
/* XPT_RAVE :: TPIT2_PID_TABLEi :: reserved_for_eco0 [31:21] */
#define BCHP_XPT_RAVE_TPIT2_PID_TABLEi_reserved_for_eco0_MASK      0xffe00000
#define BCHP_XPT_RAVE_TPIT2_PID_TABLEi_reserved_for_eco0_SHIFT     21

/* XPT_RAVE :: TPIT2_PID_TABLEi :: REC_HD [20:17] */
#define BCHP_XPT_RAVE_TPIT2_PID_TABLEi_REC_HD_MASK                 0x001e0000
#define BCHP_XPT_RAVE_TPIT2_PID_TABLEi_REC_HD_SHIFT                17

/* XPT_RAVE :: TPIT2_PID_TABLEi :: REC_HD_FILT_EN [16:16] */
#define BCHP_XPT_RAVE_TPIT2_PID_TABLEi_REC_HD_FILT_EN_MASK         0x00010000
#define BCHP_XPT_RAVE_TPIT2_PID_TABLEi_REC_HD_FILT_EN_SHIFT        16

/* XPT_RAVE :: TPIT2_PID_TABLEi :: reserved_for_eco1 [15:15] */
#define BCHP_XPT_RAVE_TPIT2_PID_TABLEi_reserved_for_eco1_MASK      0x00008000
#define BCHP_XPT_RAVE_TPIT2_PID_TABLEi_reserved_for_eco1_SHIFT     15

/* XPT_RAVE :: TPIT2_PID_TABLEi :: REC_CORRUPT_ENABLE [14:14] */
#define BCHP_XPT_RAVE_TPIT2_PID_TABLEi_REC_CORRUPT_ENABLE_MASK     0x00004000
#define BCHP_XPT_RAVE_TPIT2_PID_TABLEi_REC_CORRUPT_ENABLE_SHIFT    14

/* XPT_RAVE :: TPIT2_PID_TABLEi :: REC_PARSE_ENABLE [13:13] */
#define BCHP_XPT_RAVE_TPIT2_PID_TABLEi_REC_PARSE_ENABLE_MASK       0x00002000
#define BCHP_XPT_RAVE_TPIT2_PID_TABLEi_REC_PARSE_ENABLE_SHIFT      13

/* XPT_RAVE :: TPIT2_PID_TABLEi :: REC_PID [12:00] */
#define BCHP_XPT_RAVE_TPIT2_PID_TABLEi_REC_PID_MASK                0x00001fff
#define BCHP_XPT_RAVE_TPIT2_PID_TABLEi_REC_PID_SHIFT               0


/***************************************************************************
 *TPIT2_PAR_TABLE%i - TPIT2 Parse Table 0..31
 ***************************************************************************/
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_ARRAY_BASE                  0x00228450
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_ARRAY_START                 0
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_ARRAY_END                   31
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_ARRAY_ELEMENT_SIZE          32

/***************************************************************************
 *TPIT2_PAR_TABLE%i - TPIT2 Parse Table 0..31
 ***************************************************************************/
/* union - case MPEG [31:00] */
/* XPT_RAVE :: TPIT2_PAR_TABLEi :: MPEG :: RP_ECM_POLARITY_CHANGE_EN3 [31:31] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN3_MASK 0x80000000
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN3_SHIFT 31

/* XPT_RAVE :: TPIT2_PAR_TABLEi :: MPEG :: RP_ECM_POLARITY_CHANGE_EN2 [30:30] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN2_MASK 0x40000000
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN2_SHIFT 30

/* XPT_RAVE :: TPIT2_PAR_TABLEi :: MPEG :: RP_ECM_POLARITY_CHANGE_EN [29:29] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN_MASK 0x20000000
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN_SHIFT 29

/* XPT_RAVE :: TPIT2_PAR_TABLEi :: MPEG :: RP_SECTION_FILTER_EN [28:28] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_SECTION_FILTER_EN_MASK 0x10000000
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_SECTION_FILTER_EN_SHIFT 28

/* XPT_RAVE :: TPIT2_PAR_TABLEi :: MPEG :: RP_ADAPT_FIELD_EXT_FLAG_EN [27:27] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_ADAPT_FIELD_EXT_FLAG_EN_MASK 0x08000000
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_ADAPT_FIELD_EXT_FLAG_EN_SHIFT 27

/* XPT_RAVE :: TPIT2_PAR_TABLEi :: MPEG :: RP_PRIVATE_DATA_FLAG_EN [26:26] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_PRIVATE_DATA_FLAG_EN_MASK 0x04000000
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_PRIVATE_DATA_FLAG_EN_SHIFT 26

/* XPT_RAVE :: TPIT2_PAR_TABLEi :: MPEG :: RP_SPLICING_POINT_FLAG_EN [25:25] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_SPLICING_POINT_FLAG_EN_MASK 0x02000000
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_SPLICING_POINT_FLAG_EN_SHIFT 25

/* XPT_RAVE :: TPIT2_PAR_TABLEi :: MPEG :: RP_OPCR_FLAG_EN [24:24] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_OPCR_FLAG_EN_MASK   0x01000000
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_OPCR_FLAG_EN_SHIFT  24

/* XPT_RAVE :: TPIT2_PAR_TABLEi :: MPEG :: RP_PCR_FLAG_EN [23:23] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_PCR_FLAG_EN_MASK    0x00800000
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_PCR_FLAG_EN_SHIFT   23

/* XPT_RAVE :: TPIT2_PAR_TABLEi :: MPEG :: RP_ES_PRIORITY_IND_EN [22:22] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_ES_PRIORITY_IND_EN_MASK 0x00400000
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_ES_PRIORITY_IND_EN_SHIFT 22

/* XPT_RAVE :: TPIT2_PAR_TABLEi :: MPEG :: RP_RANDOM_ACCESS_IND_EN [21:21] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_RANDOM_ACCESS_IND_EN_MASK 0x00200000
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_RANDOM_ACCESS_IND_EN_SHIFT 21

/* XPT_RAVE :: TPIT2_PAR_TABLEi :: MPEG :: RP_DISCONTINUITY_IND_EN [20:20] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_DISCONTINUITY_IND_EN_MASK 0x00100000
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_DISCONTINUITY_IND_EN_SHIFT 20

/* XPT_RAVE :: TPIT2_PAR_TABLEi :: MPEG :: RP_AFC_CHANGE_EN [19:19] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_AFC_CHANGE_EN_MASK  0x00080000
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_AFC_CHANGE_EN_SHIFT 19

/* XPT_RAVE :: TPIT2_PAR_TABLEi :: MPEG :: RP_TSC_CHANGE_EN [18:18] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_TSC_CHANGE_EN_MASK  0x00040000
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_TSC_CHANGE_EN_SHIFT 18

/* XPT_RAVE :: TPIT2_PAR_TABLEi :: MPEG :: RP_TRANSPORT_PRIORITY_EN [17:17] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_TRANSPORT_PRIORITY_EN_MASK 0x00020000
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_TRANSPORT_PRIORITY_EN_SHIFT 17

/* XPT_RAVE :: TPIT2_PAR_TABLEi :: MPEG :: RP_PUSI_EN [16:16] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_PUSI_EN_MASK        0x00010000
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_PUSI_EN_SHIFT       16

/* XPT_RAVE :: TPIT2_PAR_TABLEi :: MPEG :: reserved_for_eco0 [15:13] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_reserved_for_eco0_MASK 0x0000e000
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_reserved_for_eco0_SHIFT 13

/* XPT_RAVE :: TPIT2_PAR_TABLEi :: MPEG :: RP_PACKET_PRESENT [12:12] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_PACKET_PRESENT_MASK 0x00001000
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_PACKET_PRESENT_SHIFT 12

/* XPT_RAVE :: TPIT2_PAR_TABLEi :: MPEG :: RP_ADAPT_FIELD_EXT_FLAG_COMP [11:11] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_ADAPT_FIELD_EXT_FLAG_COMP_MASK 0x00000800
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_ADAPT_FIELD_EXT_FLAG_COMP_SHIFT 11

/* XPT_RAVE :: TPIT2_PAR_TABLEi :: MPEG :: RP_PRIVATE_DATA_FLAG_COMP [10:10] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_PRIVATE_DATA_FLAG_COMP_MASK 0x00000400
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_PRIVATE_DATA_FLAG_COMP_SHIFT 10

/* XPT_RAVE :: TPIT2_PAR_TABLEi :: MPEG :: RP_SPLICING_POINT_FLAG_COMP [09:09] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_SPLICING_POINT_FLAG_COMP_MASK 0x00000200
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_SPLICING_POINT_FLAG_COMP_SHIFT 9

/* XPT_RAVE :: TPIT2_PAR_TABLEi :: MPEG :: RP_OPCR_FLAG_COMP [08:08] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_OPCR_FLAG_COMP_MASK 0x00000100
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_OPCR_FLAG_COMP_SHIFT 8

/* XPT_RAVE :: TPIT2_PAR_TABLEi :: MPEG :: RP_PCR_FLAG_COMP [07:07] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_PCR_FLAG_COMP_MASK  0x00000080
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_PCR_FLAG_COMP_SHIFT 7

/* XPT_RAVE :: TPIT2_PAR_TABLEi :: MPEG :: RP_ES_PRIORITY_IND_COMP [06:06] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_ES_PRIORITY_IND_COMP_MASK 0x00000040
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_ES_PRIORITY_IND_COMP_SHIFT 6

/* XPT_RAVE :: TPIT2_PAR_TABLEi :: MPEG :: RP_RANDOM_ACCESS_IND_COMP [05:05] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_RANDOM_ACCESS_IND_COMP_MASK 0x00000020
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_RANDOM_ACCESS_IND_COMP_SHIFT 5

/* XPT_RAVE :: TPIT2_PAR_TABLEi :: MPEG :: RP_DISCONTINUITY_IND_COMP [04:04] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_DISCONTINUITY_IND_COMP_MASK 0x00000010
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_DISCONTINUITY_IND_COMP_SHIFT 4

/* XPT_RAVE :: TPIT2_PAR_TABLEi :: MPEG :: reserved_for_eco1 [03:02] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_reserved_for_eco1_MASK 0x0000000c
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_reserved_for_eco1_SHIFT 2

/* XPT_RAVE :: TPIT2_PAR_TABLEi :: MPEG :: RP_TRANSPORT_PRIORITY_COMP [01:01] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_TRANSPORT_PRIORITY_COMP_MASK 0x00000002
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_TRANSPORT_PRIORITY_COMP_SHIFT 1

/* XPT_RAVE :: TPIT2_PAR_TABLEi :: MPEG :: RP_PUSI_COMP [00:00] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_PUSI_COMP_MASK      0x00000001
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_PUSI_COMP_SHIFT     0

/* union - case DIRECTV [31:00] */
/* XPT_RAVE :: TPIT2_PAR_TABLEi :: DIRECTV :: reserved_for_eco0 [31:30] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_DIRECTV_reserved_for_eco0_MASK 0xc0000000
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_DIRECTV_reserved_for_eco0_SHIFT 30

/* XPT_RAVE :: TPIT2_PAR_TABLEi :: DIRECTV :: RP_AUX_DET_EN [29:29] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_DIRECTV_RP_AUX_DET_EN_MASK  0x20000000
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_DIRECTV_RP_AUX_DET_EN_SHIFT 29

/* XPT_RAVE :: TPIT2_PAR_TABLEi :: DIRECTV :: RP_TC_DET_EN [28:28] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_DIRECTV_RP_TC_DET_EN_MASK   0x10000000
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_DIRECTV_RP_TC_DET_EN_SHIFT  28

/* XPT_RAVE :: TPIT2_PAR_TABLEi :: DIRECTV :: RP_CWP_DET_EN [27:27] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_DIRECTV_RP_CWP_DET_EN_MASK  0x08000000
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_DIRECTV_RP_CWP_DET_EN_SHIFT 27

/* XPT_RAVE :: TPIT2_PAR_TABLEi :: DIRECTV :: RP_RTS_DET_EN [26:26] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_DIRECTV_RP_RTS_DET_EN_MASK  0x04000000
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_DIRECTV_RP_RTS_DET_EN_SHIFT 26

/* XPT_RAVE :: TPIT2_PAR_TABLEi :: DIRECTV :: RP_CFF_EN [25:25] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_DIRECTV_RP_CFF_EN_MASK      0x02000000
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_DIRECTV_RP_CFF_EN_SHIFT     25

/* XPT_RAVE :: TPIT2_PAR_TABLEi :: DIRECTV :: RP_MF_EN [24:24] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_DIRECTV_RP_MF_EN_MASK       0x01000000
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_DIRECTV_RP_MF_EN_SHIFT      24

/* XPT_RAVE :: TPIT2_PAR_TABLEi :: DIRECTV :: RP_HD_EN [23:20] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_DIRECTV_RP_HD_EN_MASK       0x00f00000
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_DIRECTV_RP_HD_EN_SHIFT      20

/* XPT_RAVE :: TPIT2_PAR_TABLEi :: DIRECTV :: RP_CSAUX_CHANGE_EN [19:19] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_DIRECTV_RP_CSAUX_CHANGE_EN_MASK 0x00080000
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_DIRECTV_RP_CSAUX_CHANGE_EN_SHIFT 19

/* XPT_RAVE :: TPIT2_PAR_TABLEi :: DIRECTV :: RP_CS_CHANGE_EN [18:18] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_DIRECTV_RP_CS_CHANGE_EN_MASK 0x00040000
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_DIRECTV_RP_CS_CHANGE_EN_SHIFT 18

/* XPT_RAVE :: TPIT2_PAR_TABLEi :: DIRECTV :: RP_CF_CHANGE_EN [17:17] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_DIRECTV_RP_CF_CHANGE_EN_MASK 0x00020000
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_DIRECTV_RP_CF_CHANGE_EN_SHIFT 17

/* XPT_RAVE :: TPIT2_PAR_TABLEi :: DIRECTV :: RP_BB_EN [16:16] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_DIRECTV_RP_BB_EN_MASK       0x00010000
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_DIRECTV_RP_BB_EN_SHIFT      16

/* XPT_RAVE :: TPIT2_PAR_TABLEi :: DIRECTV :: reserved_for_eco1 [15:10] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_DIRECTV_reserved_for_eco1_MASK 0x0000fc00
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_DIRECTV_reserved_for_eco1_SHIFT 10

/* XPT_RAVE :: TPIT2_PAR_TABLEi :: DIRECTV :: RP_CFF_COMP [09:09] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_DIRECTV_RP_CFF_COMP_MASK    0x00000200
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_DIRECTV_RP_CFF_COMP_SHIFT   9

/* XPT_RAVE :: TPIT2_PAR_TABLEi :: DIRECTV :: RP_MF_COMP [08:08] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_DIRECTV_RP_MF_COMP_MASK     0x00000100
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_DIRECTV_RP_MF_COMP_SHIFT    8

/* XPT_RAVE :: TPIT2_PAR_TABLEi :: DIRECTV :: RP_HD_MASK [07:04] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_DIRECTV_RP_HD_MASK_MASK     0x000000f0
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_DIRECTV_RP_HD_MASK_SHIFT    4

/* XPT_RAVE :: TPIT2_PAR_TABLEi :: DIRECTV :: reserved_for_eco2 [03:01] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_DIRECTV_reserved_for_eco2_MASK 0x0000000e
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_DIRECTV_reserved_for_eco2_SHIFT 1

/* XPT_RAVE :: TPIT2_PAR_TABLEi :: DIRECTV :: RP_BB_COMP [00:00] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_DIRECTV_RP_BB_COMP_MASK     0x00000001
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_DIRECTV_RP_BB_COMP_SHIFT    0


/***************************************************************************
 *TPIT3_PID_TABLE%i - TPIT3 PID Table 0..31
 ***************************************************************************/
#define BCHP_XPT_RAVE_TPIT3_PID_TABLEi_ARRAY_BASE                  0x002284d0
#define BCHP_XPT_RAVE_TPIT3_PID_TABLEi_ARRAY_START                 0
#define BCHP_XPT_RAVE_TPIT3_PID_TABLEi_ARRAY_END                   31
#define BCHP_XPT_RAVE_TPIT3_PID_TABLEi_ARRAY_ELEMENT_SIZE          32

/***************************************************************************
 *TPIT3_PID_TABLE%i - TPIT3 PID Table 0..31
 ***************************************************************************/
/* XPT_RAVE :: TPIT3_PID_TABLEi :: reserved_for_eco0 [31:21] */
#define BCHP_XPT_RAVE_TPIT3_PID_TABLEi_reserved_for_eco0_MASK      0xffe00000
#define BCHP_XPT_RAVE_TPIT3_PID_TABLEi_reserved_for_eco0_SHIFT     21

/* XPT_RAVE :: TPIT3_PID_TABLEi :: REC_HD [20:17] */
#define BCHP_XPT_RAVE_TPIT3_PID_TABLEi_REC_HD_MASK                 0x001e0000
#define BCHP_XPT_RAVE_TPIT3_PID_TABLEi_REC_HD_SHIFT                17

/* XPT_RAVE :: TPIT3_PID_TABLEi :: REC_HD_FILT_EN [16:16] */
#define BCHP_XPT_RAVE_TPIT3_PID_TABLEi_REC_HD_FILT_EN_MASK         0x00010000
#define BCHP_XPT_RAVE_TPIT3_PID_TABLEi_REC_HD_FILT_EN_SHIFT        16

/* XPT_RAVE :: TPIT3_PID_TABLEi :: reserved_for_eco1 [15:15] */
#define BCHP_XPT_RAVE_TPIT3_PID_TABLEi_reserved_for_eco1_MASK      0x00008000
#define BCHP_XPT_RAVE_TPIT3_PID_TABLEi_reserved_for_eco1_SHIFT     15

/* XPT_RAVE :: TPIT3_PID_TABLEi :: REC_CORRUPT_ENABLE [14:14] */
#define BCHP_XPT_RAVE_TPIT3_PID_TABLEi_REC_CORRUPT_ENABLE_MASK     0x00004000
#define BCHP_XPT_RAVE_TPIT3_PID_TABLEi_REC_CORRUPT_ENABLE_SHIFT    14

/* XPT_RAVE :: TPIT3_PID_TABLEi :: REC_PARSE_ENABLE [13:13] */
#define BCHP_XPT_RAVE_TPIT3_PID_TABLEi_REC_PARSE_ENABLE_MASK       0x00002000
#define BCHP_XPT_RAVE_TPIT3_PID_TABLEi_REC_PARSE_ENABLE_SHIFT      13

/* XPT_RAVE :: TPIT3_PID_TABLEi :: REC_PID [12:00] */
#define BCHP_XPT_RAVE_TPIT3_PID_TABLEi_REC_PID_MASK                0x00001fff
#define BCHP_XPT_RAVE_TPIT3_PID_TABLEi_REC_PID_SHIFT               0


/***************************************************************************
 *TPIT3_PAR_TABLE%i - TPIT3 Parse Table 0..31
 ***************************************************************************/
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_ARRAY_BASE                  0x00228550
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_ARRAY_START                 0
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_ARRAY_END                   31
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_ARRAY_ELEMENT_SIZE          32

/***************************************************************************
 *TPIT3_PAR_TABLE%i - TPIT3 Parse Table 0..31
 ***************************************************************************/
/* union - case MPEG [31:00] */
/* XPT_RAVE :: TPIT3_PAR_TABLEi :: MPEG :: RP_ECM_POLARITY_CHANGE_EN3 [31:31] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN3_MASK 0x80000000
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN3_SHIFT 31

/* XPT_RAVE :: TPIT3_PAR_TABLEi :: MPEG :: RP_ECM_POLARITY_CHANGE_EN2 [30:30] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN2_MASK 0x40000000
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN2_SHIFT 30

/* XPT_RAVE :: TPIT3_PAR_TABLEi :: MPEG :: RP_ECM_POLARITY_CHANGE_EN [29:29] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN_MASK 0x20000000
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN_SHIFT 29

/* XPT_RAVE :: TPIT3_PAR_TABLEi :: MPEG :: RP_SECTION_FILTER_EN [28:28] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_SECTION_FILTER_EN_MASK 0x10000000
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_SECTION_FILTER_EN_SHIFT 28

/* XPT_RAVE :: TPIT3_PAR_TABLEi :: MPEG :: RP_ADAPT_FIELD_EXT_FLAG_EN [27:27] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_ADAPT_FIELD_EXT_FLAG_EN_MASK 0x08000000
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_ADAPT_FIELD_EXT_FLAG_EN_SHIFT 27

/* XPT_RAVE :: TPIT3_PAR_TABLEi :: MPEG :: RP_PRIVATE_DATA_FLAG_EN [26:26] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_PRIVATE_DATA_FLAG_EN_MASK 0x04000000
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_PRIVATE_DATA_FLAG_EN_SHIFT 26

/* XPT_RAVE :: TPIT3_PAR_TABLEi :: MPEG :: RP_SPLICING_POINT_FLAG_EN [25:25] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_SPLICING_POINT_FLAG_EN_MASK 0x02000000
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_SPLICING_POINT_FLAG_EN_SHIFT 25

/* XPT_RAVE :: TPIT3_PAR_TABLEi :: MPEG :: RP_OPCR_FLAG_EN [24:24] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_OPCR_FLAG_EN_MASK   0x01000000
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_OPCR_FLAG_EN_SHIFT  24

/* XPT_RAVE :: TPIT3_PAR_TABLEi :: MPEG :: RP_PCR_FLAG_EN [23:23] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_PCR_FLAG_EN_MASK    0x00800000
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_PCR_FLAG_EN_SHIFT   23

/* XPT_RAVE :: TPIT3_PAR_TABLEi :: MPEG :: RP_ES_PRIORITY_IND_EN [22:22] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_ES_PRIORITY_IND_EN_MASK 0x00400000
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_ES_PRIORITY_IND_EN_SHIFT 22

/* XPT_RAVE :: TPIT3_PAR_TABLEi :: MPEG :: RP_RANDOM_ACCESS_IND_EN [21:21] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_RANDOM_ACCESS_IND_EN_MASK 0x00200000
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_RANDOM_ACCESS_IND_EN_SHIFT 21

/* XPT_RAVE :: TPIT3_PAR_TABLEi :: MPEG :: RP_DISCONTINUITY_IND_EN [20:20] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_DISCONTINUITY_IND_EN_MASK 0x00100000
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_DISCONTINUITY_IND_EN_SHIFT 20

/* XPT_RAVE :: TPIT3_PAR_TABLEi :: MPEG :: RP_AFC_CHANGE_EN [19:19] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_AFC_CHANGE_EN_MASK  0x00080000
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_AFC_CHANGE_EN_SHIFT 19

/* XPT_RAVE :: TPIT3_PAR_TABLEi :: MPEG :: RP_TSC_CHANGE_EN [18:18] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_TSC_CHANGE_EN_MASK  0x00040000
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_TSC_CHANGE_EN_SHIFT 18

/* XPT_RAVE :: TPIT3_PAR_TABLEi :: MPEG :: RP_TRANSPORT_PRIORITY_EN [17:17] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_TRANSPORT_PRIORITY_EN_MASK 0x00020000
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_TRANSPORT_PRIORITY_EN_SHIFT 17

/* XPT_RAVE :: TPIT3_PAR_TABLEi :: MPEG :: RP_PUSI_EN [16:16] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_PUSI_EN_MASK        0x00010000
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_PUSI_EN_SHIFT       16

/* XPT_RAVE :: TPIT3_PAR_TABLEi :: MPEG :: reserved_for_eco0 [15:13] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_reserved_for_eco0_MASK 0x0000e000
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_reserved_for_eco0_SHIFT 13

/* XPT_RAVE :: TPIT3_PAR_TABLEi :: MPEG :: RP_PACKET_PRESENT [12:12] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_PACKET_PRESENT_MASK 0x00001000
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_PACKET_PRESENT_SHIFT 12

/* XPT_RAVE :: TPIT3_PAR_TABLEi :: MPEG :: RP_ADAPT_FIELD_EXT_FLAG_COMP [11:11] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_ADAPT_FIELD_EXT_FLAG_COMP_MASK 0x00000800
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_ADAPT_FIELD_EXT_FLAG_COMP_SHIFT 11

/* XPT_RAVE :: TPIT3_PAR_TABLEi :: MPEG :: RP_PRIVATE_DATA_FLAG_COMP [10:10] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_PRIVATE_DATA_FLAG_COMP_MASK 0x00000400
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_PRIVATE_DATA_FLAG_COMP_SHIFT 10

/* XPT_RAVE :: TPIT3_PAR_TABLEi :: MPEG :: RP_SPLICING_POINT_FLAG_COMP [09:09] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_SPLICING_POINT_FLAG_COMP_MASK 0x00000200
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_SPLICING_POINT_FLAG_COMP_SHIFT 9

/* XPT_RAVE :: TPIT3_PAR_TABLEi :: MPEG :: RP_OPCR_FLAG_COMP [08:08] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_OPCR_FLAG_COMP_MASK 0x00000100
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_OPCR_FLAG_COMP_SHIFT 8

/* XPT_RAVE :: TPIT3_PAR_TABLEi :: MPEG :: RP_PCR_FLAG_COMP [07:07] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_PCR_FLAG_COMP_MASK  0x00000080
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_PCR_FLAG_COMP_SHIFT 7

/* XPT_RAVE :: TPIT3_PAR_TABLEi :: MPEG :: RP_ES_PRIORITY_IND_COMP [06:06] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_ES_PRIORITY_IND_COMP_MASK 0x00000040
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_ES_PRIORITY_IND_COMP_SHIFT 6

/* XPT_RAVE :: TPIT3_PAR_TABLEi :: MPEG :: RP_RANDOM_ACCESS_IND_COMP [05:05] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_RANDOM_ACCESS_IND_COMP_MASK 0x00000020
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_RANDOM_ACCESS_IND_COMP_SHIFT 5

/* XPT_RAVE :: TPIT3_PAR_TABLEi :: MPEG :: RP_DISCONTINUITY_IND_COMP [04:04] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_DISCONTINUITY_IND_COMP_MASK 0x00000010
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_DISCONTINUITY_IND_COMP_SHIFT 4

/* XPT_RAVE :: TPIT3_PAR_TABLEi :: MPEG :: reserved_for_eco1 [03:02] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_reserved_for_eco1_MASK 0x0000000c
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_reserved_for_eco1_SHIFT 2

/* XPT_RAVE :: TPIT3_PAR_TABLEi :: MPEG :: RP_TRANSPORT_PRIORITY_COMP [01:01] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_TRANSPORT_PRIORITY_COMP_MASK 0x00000002
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_TRANSPORT_PRIORITY_COMP_SHIFT 1

/* XPT_RAVE :: TPIT3_PAR_TABLEi :: MPEG :: RP_PUSI_COMP [00:00] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_PUSI_COMP_MASK      0x00000001
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_PUSI_COMP_SHIFT     0

/* union - case DIRECTV [31:00] */
/* XPT_RAVE :: TPIT3_PAR_TABLEi :: DIRECTV :: reserved_for_eco0 [31:30] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_DIRECTV_reserved_for_eco0_MASK 0xc0000000
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_DIRECTV_reserved_for_eco0_SHIFT 30

/* XPT_RAVE :: TPIT3_PAR_TABLEi :: DIRECTV :: RP_AUX_DET_EN [29:29] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_DIRECTV_RP_AUX_DET_EN_MASK  0x20000000
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_DIRECTV_RP_AUX_DET_EN_SHIFT 29

/* XPT_RAVE :: TPIT3_PAR_TABLEi :: DIRECTV :: RP_TC_DET_EN [28:28] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_DIRECTV_RP_TC_DET_EN_MASK   0x10000000
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_DIRECTV_RP_TC_DET_EN_SHIFT  28

/* XPT_RAVE :: TPIT3_PAR_TABLEi :: DIRECTV :: RP_CWP_DET_EN [27:27] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_DIRECTV_RP_CWP_DET_EN_MASK  0x08000000
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_DIRECTV_RP_CWP_DET_EN_SHIFT 27

/* XPT_RAVE :: TPIT3_PAR_TABLEi :: DIRECTV :: RP_RTS_DET_EN [26:26] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_DIRECTV_RP_RTS_DET_EN_MASK  0x04000000
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_DIRECTV_RP_RTS_DET_EN_SHIFT 26

/* XPT_RAVE :: TPIT3_PAR_TABLEi :: DIRECTV :: RP_CFF_EN [25:25] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_DIRECTV_RP_CFF_EN_MASK      0x02000000
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_DIRECTV_RP_CFF_EN_SHIFT     25

/* XPT_RAVE :: TPIT3_PAR_TABLEi :: DIRECTV :: RP_MF_EN [24:24] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_DIRECTV_RP_MF_EN_MASK       0x01000000
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_DIRECTV_RP_MF_EN_SHIFT      24

/* XPT_RAVE :: TPIT3_PAR_TABLEi :: DIRECTV :: RP_HD_EN [23:20] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_DIRECTV_RP_HD_EN_MASK       0x00f00000
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_DIRECTV_RP_HD_EN_SHIFT      20

/* XPT_RAVE :: TPIT3_PAR_TABLEi :: DIRECTV :: RP_CSAUX_CHANGE_EN [19:19] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_DIRECTV_RP_CSAUX_CHANGE_EN_MASK 0x00080000
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_DIRECTV_RP_CSAUX_CHANGE_EN_SHIFT 19

/* XPT_RAVE :: TPIT3_PAR_TABLEi :: DIRECTV :: RP_CS_CHANGE_EN [18:18] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_DIRECTV_RP_CS_CHANGE_EN_MASK 0x00040000
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_DIRECTV_RP_CS_CHANGE_EN_SHIFT 18

/* XPT_RAVE :: TPIT3_PAR_TABLEi :: DIRECTV :: RP_CF_CHANGE_EN [17:17] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_DIRECTV_RP_CF_CHANGE_EN_MASK 0x00020000
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_DIRECTV_RP_CF_CHANGE_EN_SHIFT 17

/* XPT_RAVE :: TPIT3_PAR_TABLEi :: DIRECTV :: RP_BB_EN [16:16] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_DIRECTV_RP_BB_EN_MASK       0x00010000
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_DIRECTV_RP_BB_EN_SHIFT      16

/* XPT_RAVE :: TPIT3_PAR_TABLEi :: DIRECTV :: reserved_for_eco1 [15:10] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_DIRECTV_reserved_for_eco1_MASK 0x0000fc00
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_DIRECTV_reserved_for_eco1_SHIFT 10

/* XPT_RAVE :: TPIT3_PAR_TABLEi :: DIRECTV :: RP_CFF_COMP [09:09] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_DIRECTV_RP_CFF_COMP_MASK    0x00000200
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_DIRECTV_RP_CFF_COMP_SHIFT   9

/* XPT_RAVE :: TPIT3_PAR_TABLEi :: DIRECTV :: RP_MF_COMP [08:08] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_DIRECTV_RP_MF_COMP_MASK     0x00000100
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_DIRECTV_RP_MF_COMP_SHIFT    8

/* XPT_RAVE :: TPIT3_PAR_TABLEi :: DIRECTV :: RP_HD_MASK [07:04] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_DIRECTV_RP_HD_MASK_MASK     0x000000f0
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_DIRECTV_RP_HD_MASK_SHIFT    4

/* XPT_RAVE :: TPIT3_PAR_TABLEi :: DIRECTV :: reserved_for_eco2 [03:01] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_DIRECTV_reserved_for_eco2_MASK 0x0000000e
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_DIRECTV_reserved_for_eco2_SHIFT 1

/* XPT_RAVE :: TPIT3_PAR_TABLEi :: DIRECTV :: RP_BB_COMP [00:00] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_DIRECTV_RP_BB_COMP_MASK     0x00000001
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_DIRECTV_RP_BB_COMP_SHIFT    0


/***************************************************************************
 *TPIT4_PID_TABLE%i - TPIT4 PID Table 0..31
 ***************************************************************************/
#define BCHP_XPT_RAVE_TPIT4_PID_TABLEi_ARRAY_BASE                  0x002285d0
#define BCHP_XPT_RAVE_TPIT4_PID_TABLEi_ARRAY_START                 0
#define BCHP_XPT_RAVE_TPIT4_PID_TABLEi_ARRAY_END                   31
#define BCHP_XPT_RAVE_TPIT4_PID_TABLEi_ARRAY_ELEMENT_SIZE          32

/***************************************************************************
 *TPIT4_PID_TABLE%i - TPIT4 PID Table 0..31
 ***************************************************************************/
/* XPT_RAVE :: TPIT4_PID_TABLEi :: reserved_for_eco0 [31:21] */
#define BCHP_XPT_RAVE_TPIT4_PID_TABLEi_reserved_for_eco0_MASK      0xffe00000
#define BCHP_XPT_RAVE_TPIT4_PID_TABLEi_reserved_for_eco0_SHIFT     21

/* XPT_RAVE :: TPIT4_PID_TABLEi :: REC_HD [20:17] */
#define BCHP_XPT_RAVE_TPIT4_PID_TABLEi_REC_HD_MASK                 0x001e0000
#define BCHP_XPT_RAVE_TPIT4_PID_TABLEi_REC_HD_SHIFT                17

/* XPT_RAVE :: TPIT4_PID_TABLEi :: REC_HD_FILT_EN [16:16] */
#define BCHP_XPT_RAVE_TPIT4_PID_TABLEi_REC_HD_FILT_EN_MASK         0x00010000
#define BCHP_XPT_RAVE_TPIT4_PID_TABLEi_REC_HD_FILT_EN_SHIFT        16

/* XPT_RAVE :: TPIT4_PID_TABLEi :: reserved_for_eco1 [15:15] */
#define BCHP_XPT_RAVE_TPIT4_PID_TABLEi_reserved_for_eco1_MASK      0x00008000
#define BCHP_XPT_RAVE_TPIT4_PID_TABLEi_reserved_for_eco1_SHIFT     15

/* XPT_RAVE :: TPIT4_PID_TABLEi :: REC_CORRUPT_ENABLE [14:14] */
#define BCHP_XPT_RAVE_TPIT4_PID_TABLEi_REC_CORRUPT_ENABLE_MASK     0x00004000
#define BCHP_XPT_RAVE_TPIT4_PID_TABLEi_REC_CORRUPT_ENABLE_SHIFT    14

/* XPT_RAVE :: TPIT4_PID_TABLEi :: REC_PARSE_ENABLE [13:13] */
#define BCHP_XPT_RAVE_TPIT4_PID_TABLEi_REC_PARSE_ENABLE_MASK       0x00002000
#define BCHP_XPT_RAVE_TPIT4_PID_TABLEi_REC_PARSE_ENABLE_SHIFT      13

/* XPT_RAVE :: TPIT4_PID_TABLEi :: REC_PID [12:00] */
#define BCHP_XPT_RAVE_TPIT4_PID_TABLEi_REC_PID_MASK                0x00001fff
#define BCHP_XPT_RAVE_TPIT4_PID_TABLEi_REC_PID_SHIFT               0


/***************************************************************************
 *TPIT4_PAR_TABLE%i - TPIT4 Parse Table 0..31
 ***************************************************************************/
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_ARRAY_BASE                  0x00228650
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_ARRAY_START                 0
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_ARRAY_END                   31
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_ARRAY_ELEMENT_SIZE          32

/***************************************************************************
 *TPIT4_PAR_TABLE%i - TPIT4 Parse Table 0..31
 ***************************************************************************/
/* union - case MPEG [31:00] */
/* XPT_RAVE :: TPIT4_PAR_TABLEi :: MPEG :: RP_ECM_POLARITY_CHANGE_EN3 [31:31] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN3_MASK 0x80000000
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN3_SHIFT 31

/* XPT_RAVE :: TPIT4_PAR_TABLEi :: MPEG :: RP_ECM_POLARITY_CHANGE_EN2 [30:30] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN2_MASK 0x40000000
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN2_SHIFT 30

/* XPT_RAVE :: TPIT4_PAR_TABLEi :: MPEG :: RP_ECM_POLARITY_CHANGE_EN [29:29] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN_MASK 0x20000000
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN_SHIFT 29

/* XPT_RAVE :: TPIT4_PAR_TABLEi :: MPEG :: RP_SECTION_FILTER_EN [28:28] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_SECTION_FILTER_EN_MASK 0x10000000
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_SECTION_FILTER_EN_SHIFT 28

/* XPT_RAVE :: TPIT4_PAR_TABLEi :: MPEG :: RP_ADAPT_FIELD_EXT_FLAG_EN [27:27] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_ADAPT_FIELD_EXT_FLAG_EN_MASK 0x08000000
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_ADAPT_FIELD_EXT_FLAG_EN_SHIFT 27

/* XPT_RAVE :: TPIT4_PAR_TABLEi :: MPEG :: RP_PRIVATE_DATA_FLAG_EN [26:26] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_PRIVATE_DATA_FLAG_EN_MASK 0x04000000
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_PRIVATE_DATA_FLAG_EN_SHIFT 26

/* XPT_RAVE :: TPIT4_PAR_TABLEi :: MPEG :: RP_SPLICING_POINT_FLAG_EN [25:25] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_SPLICING_POINT_FLAG_EN_MASK 0x02000000
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_SPLICING_POINT_FLAG_EN_SHIFT 25

/* XPT_RAVE :: TPIT4_PAR_TABLEi :: MPEG :: RP_OPCR_FLAG_EN [24:24] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_OPCR_FLAG_EN_MASK   0x01000000
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_OPCR_FLAG_EN_SHIFT  24

/* XPT_RAVE :: TPIT4_PAR_TABLEi :: MPEG :: RP_PCR_FLAG_EN [23:23] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_PCR_FLAG_EN_MASK    0x00800000
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_PCR_FLAG_EN_SHIFT   23

/* XPT_RAVE :: TPIT4_PAR_TABLEi :: MPEG :: RP_ES_PRIORITY_IND_EN [22:22] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_ES_PRIORITY_IND_EN_MASK 0x00400000
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_ES_PRIORITY_IND_EN_SHIFT 22

/* XPT_RAVE :: TPIT4_PAR_TABLEi :: MPEG :: RP_RANDOM_ACCESS_IND_EN [21:21] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_RANDOM_ACCESS_IND_EN_MASK 0x00200000
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_RANDOM_ACCESS_IND_EN_SHIFT 21

/* XPT_RAVE :: TPIT4_PAR_TABLEi :: MPEG :: RP_DISCONTINUITY_IND_EN [20:20] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_DISCONTINUITY_IND_EN_MASK 0x00100000
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_DISCONTINUITY_IND_EN_SHIFT 20

/* XPT_RAVE :: TPIT4_PAR_TABLEi :: MPEG :: RP_AFC_CHANGE_EN [19:19] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_AFC_CHANGE_EN_MASK  0x00080000
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_AFC_CHANGE_EN_SHIFT 19

/* XPT_RAVE :: TPIT4_PAR_TABLEi :: MPEG :: RP_TSC_CHANGE_EN [18:18] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_TSC_CHANGE_EN_MASK  0x00040000
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_TSC_CHANGE_EN_SHIFT 18

/* XPT_RAVE :: TPIT4_PAR_TABLEi :: MPEG :: RP_TRANSPORT_PRIORITY_EN [17:17] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_TRANSPORT_PRIORITY_EN_MASK 0x00020000
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_TRANSPORT_PRIORITY_EN_SHIFT 17

/* XPT_RAVE :: TPIT4_PAR_TABLEi :: MPEG :: RP_PUSI_EN [16:16] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_PUSI_EN_MASK        0x00010000
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_PUSI_EN_SHIFT       16

/* XPT_RAVE :: TPIT4_PAR_TABLEi :: MPEG :: reserved_for_eco0 [15:13] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_reserved_for_eco0_MASK 0x0000e000
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_reserved_for_eco0_SHIFT 13

/* XPT_RAVE :: TPIT4_PAR_TABLEi :: MPEG :: RP_PACKET_PRESENT [12:12] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_PACKET_PRESENT_MASK 0x00001000
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_PACKET_PRESENT_SHIFT 12

/* XPT_RAVE :: TPIT4_PAR_TABLEi :: MPEG :: RP_ADAPT_FIELD_EXT_FLAG_COMP [11:11] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_ADAPT_FIELD_EXT_FLAG_COMP_MASK 0x00000800
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_ADAPT_FIELD_EXT_FLAG_COMP_SHIFT 11

/* XPT_RAVE :: TPIT4_PAR_TABLEi :: MPEG :: RP_PRIVATE_DATA_FLAG_COMP [10:10] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_PRIVATE_DATA_FLAG_COMP_MASK 0x00000400
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_PRIVATE_DATA_FLAG_COMP_SHIFT 10

/* XPT_RAVE :: TPIT4_PAR_TABLEi :: MPEG :: RP_SPLICING_POINT_FLAG_COMP [09:09] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_SPLICING_POINT_FLAG_COMP_MASK 0x00000200
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_SPLICING_POINT_FLAG_COMP_SHIFT 9

/* XPT_RAVE :: TPIT4_PAR_TABLEi :: MPEG :: RP_OPCR_FLAG_COMP [08:08] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_OPCR_FLAG_COMP_MASK 0x00000100
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_OPCR_FLAG_COMP_SHIFT 8

/* XPT_RAVE :: TPIT4_PAR_TABLEi :: MPEG :: RP_PCR_FLAG_COMP [07:07] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_PCR_FLAG_COMP_MASK  0x00000080
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_PCR_FLAG_COMP_SHIFT 7

/* XPT_RAVE :: TPIT4_PAR_TABLEi :: MPEG :: RP_ES_PRIORITY_IND_COMP [06:06] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_ES_PRIORITY_IND_COMP_MASK 0x00000040
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_ES_PRIORITY_IND_COMP_SHIFT 6

/* XPT_RAVE :: TPIT4_PAR_TABLEi :: MPEG :: RP_RANDOM_ACCESS_IND_COMP [05:05] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_RANDOM_ACCESS_IND_COMP_MASK 0x00000020
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_RANDOM_ACCESS_IND_COMP_SHIFT 5

/* XPT_RAVE :: TPIT4_PAR_TABLEi :: MPEG :: RP_DISCONTINUITY_IND_COMP [04:04] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_DISCONTINUITY_IND_COMP_MASK 0x00000010
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_DISCONTINUITY_IND_COMP_SHIFT 4

/* XPT_RAVE :: TPIT4_PAR_TABLEi :: MPEG :: reserved_for_eco1 [03:02] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_reserved_for_eco1_MASK 0x0000000c
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_reserved_for_eco1_SHIFT 2

/* XPT_RAVE :: TPIT4_PAR_TABLEi :: MPEG :: RP_TRANSPORT_PRIORITY_COMP [01:01] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_TRANSPORT_PRIORITY_COMP_MASK 0x00000002
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_TRANSPORT_PRIORITY_COMP_SHIFT 1

/* XPT_RAVE :: TPIT4_PAR_TABLEi :: MPEG :: RP_PUSI_COMP [00:00] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_PUSI_COMP_MASK      0x00000001
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_PUSI_COMP_SHIFT     0

/* union - case DIRECTV [31:00] */
/* XPT_RAVE :: TPIT4_PAR_TABLEi :: DIRECTV :: reserved_for_eco0 [31:30] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_DIRECTV_reserved_for_eco0_MASK 0xc0000000
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_DIRECTV_reserved_for_eco0_SHIFT 30

/* XPT_RAVE :: TPIT4_PAR_TABLEi :: DIRECTV :: RP_AUX_DET_EN [29:29] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_DIRECTV_RP_AUX_DET_EN_MASK  0x20000000
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_DIRECTV_RP_AUX_DET_EN_SHIFT 29

/* XPT_RAVE :: TPIT4_PAR_TABLEi :: DIRECTV :: RP_TC_DET_EN [28:28] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_DIRECTV_RP_TC_DET_EN_MASK   0x10000000
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_DIRECTV_RP_TC_DET_EN_SHIFT  28

/* XPT_RAVE :: TPIT4_PAR_TABLEi :: DIRECTV :: RP_CWP_DET_EN [27:27] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_DIRECTV_RP_CWP_DET_EN_MASK  0x08000000
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_DIRECTV_RP_CWP_DET_EN_SHIFT 27

/* XPT_RAVE :: TPIT4_PAR_TABLEi :: DIRECTV :: RP_RTS_DET_EN [26:26] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_DIRECTV_RP_RTS_DET_EN_MASK  0x04000000
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_DIRECTV_RP_RTS_DET_EN_SHIFT 26

/* XPT_RAVE :: TPIT4_PAR_TABLEi :: DIRECTV :: RP_CFF_EN [25:25] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_DIRECTV_RP_CFF_EN_MASK      0x02000000
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_DIRECTV_RP_CFF_EN_SHIFT     25

/* XPT_RAVE :: TPIT4_PAR_TABLEi :: DIRECTV :: RP_MF_EN [24:24] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_DIRECTV_RP_MF_EN_MASK       0x01000000
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_DIRECTV_RP_MF_EN_SHIFT      24

/* XPT_RAVE :: TPIT4_PAR_TABLEi :: DIRECTV :: RP_HD_EN [23:20] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_DIRECTV_RP_HD_EN_MASK       0x00f00000
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_DIRECTV_RP_HD_EN_SHIFT      20

/* XPT_RAVE :: TPIT4_PAR_TABLEi :: DIRECTV :: RP_CSAUX_CHANGE_EN [19:19] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_DIRECTV_RP_CSAUX_CHANGE_EN_MASK 0x00080000
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_DIRECTV_RP_CSAUX_CHANGE_EN_SHIFT 19

/* XPT_RAVE :: TPIT4_PAR_TABLEi :: DIRECTV :: RP_CS_CHANGE_EN [18:18] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_DIRECTV_RP_CS_CHANGE_EN_MASK 0x00040000
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_DIRECTV_RP_CS_CHANGE_EN_SHIFT 18

/* XPT_RAVE :: TPIT4_PAR_TABLEi :: DIRECTV :: RP_CF_CHANGE_EN [17:17] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_DIRECTV_RP_CF_CHANGE_EN_MASK 0x00020000
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_DIRECTV_RP_CF_CHANGE_EN_SHIFT 17

/* XPT_RAVE :: TPIT4_PAR_TABLEi :: DIRECTV :: RP_BB_EN [16:16] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_DIRECTV_RP_BB_EN_MASK       0x00010000
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_DIRECTV_RP_BB_EN_SHIFT      16

/* XPT_RAVE :: TPIT4_PAR_TABLEi :: DIRECTV :: reserved_for_eco1 [15:10] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_DIRECTV_reserved_for_eco1_MASK 0x0000fc00
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_DIRECTV_reserved_for_eco1_SHIFT 10

/* XPT_RAVE :: TPIT4_PAR_TABLEi :: DIRECTV :: RP_CFF_COMP [09:09] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_DIRECTV_RP_CFF_COMP_MASK    0x00000200
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_DIRECTV_RP_CFF_COMP_SHIFT   9

/* XPT_RAVE :: TPIT4_PAR_TABLEi :: DIRECTV :: RP_MF_COMP [08:08] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_DIRECTV_RP_MF_COMP_MASK     0x00000100
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_DIRECTV_RP_MF_COMP_SHIFT    8

/* XPT_RAVE :: TPIT4_PAR_TABLEi :: DIRECTV :: RP_HD_MASK [07:04] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_DIRECTV_RP_HD_MASK_MASK     0x000000f0
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_DIRECTV_RP_HD_MASK_SHIFT    4

/* XPT_RAVE :: TPIT4_PAR_TABLEi :: DIRECTV :: reserved_for_eco2 [03:01] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_DIRECTV_reserved_for_eco2_MASK 0x0000000e
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_DIRECTV_reserved_for_eco2_SHIFT 1

/* XPT_RAVE :: TPIT4_PAR_TABLEi :: DIRECTV :: RP_BB_COMP [00:00] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_DIRECTV_RP_BB_COMP_MASK     0x00000001
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_DIRECTV_RP_BB_COMP_SHIFT    0


/***************************************************************************
 *TPIT5_PID_TABLE%i - TPIT5 PID Table 0..31
 ***************************************************************************/
#define BCHP_XPT_RAVE_TPIT5_PID_TABLEi_ARRAY_BASE                  0x002286d0
#define BCHP_XPT_RAVE_TPIT5_PID_TABLEi_ARRAY_START                 0
#define BCHP_XPT_RAVE_TPIT5_PID_TABLEi_ARRAY_END                   31
#define BCHP_XPT_RAVE_TPIT5_PID_TABLEi_ARRAY_ELEMENT_SIZE          32

/***************************************************************************
 *TPIT5_PID_TABLE%i - TPIT5 PID Table 0..31
 ***************************************************************************/
/* XPT_RAVE :: TPIT5_PID_TABLEi :: reserved_for_eco0 [31:21] */
#define BCHP_XPT_RAVE_TPIT5_PID_TABLEi_reserved_for_eco0_MASK      0xffe00000
#define BCHP_XPT_RAVE_TPIT5_PID_TABLEi_reserved_for_eco0_SHIFT     21

/* XPT_RAVE :: TPIT5_PID_TABLEi :: REC_HD [20:17] */
#define BCHP_XPT_RAVE_TPIT5_PID_TABLEi_REC_HD_MASK                 0x001e0000
#define BCHP_XPT_RAVE_TPIT5_PID_TABLEi_REC_HD_SHIFT                17

/* XPT_RAVE :: TPIT5_PID_TABLEi :: REC_HD_FILT_EN [16:16] */
#define BCHP_XPT_RAVE_TPIT5_PID_TABLEi_REC_HD_FILT_EN_MASK         0x00010000
#define BCHP_XPT_RAVE_TPIT5_PID_TABLEi_REC_HD_FILT_EN_SHIFT        16

/* XPT_RAVE :: TPIT5_PID_TABLEi :: reserved_for_eco1 [15:15] */
#define BCHP_XPT_RAVE_TPIT5_PID_TABLEi_reserved_for_eco1_MASK      0x00008000
#define BCHP_XPT_RAVE_TPIT5_PID_TABLEi_reserved_for_eco1_SHIFT     15

/* XPT_RAVE :: TPIT5_PID_TABLEi :: REC_CORRUPT_ENABLE [14:14] */
#define BCHP_XPT_RAVE_TPIT5_PID_TABLEi_REC_CORRUPT_ENABLE_MASK     0x00004000
#define BCHP_XPT_RAVE_TPIT5_PID_TABLEi_REC_CORRUPT_ENABLE_SHIFT    14

/* XPT_RAVE :: TPIT5_PID_TABLEi :: REC_PARSE_ENABLE [13:13] */
#define BCHP_XPT_RAVE_TPIT5_PID_TABLEi_REC_PARSE_ENABLE_MASK       0x00002000
#define BCHP_XPT_RAVE_TPIT5_PID_TABLEi_REC_PARSE_ENABLE_SHIFT      13

/* XPT_RAVE :: TPIT5_PID_TABLEi :: REC_PID [12:00] */
#define BCHP_XPT_RAVE_TPIT5_PID_TABLEi_REC_PID_MASK                0x00001fff
#define BCHP_XPT_RAVE_TPIT5_PID_TABLEi_REC_PID_SHIFT               0


/***************************************************************************
 *TPIT5_PAR_TABLE%i - TPIT5 Parse Table 0..31
 ***************************************************************************/
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_ARRAY_BASE                  0x00228750
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_ARRAY_START                 0
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_ARRAY_END                   31
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_ARRAY_ELEMENT_SIZE          32

/***************************************************************************
 *TPIT5_PAR_TABLE%i - TPIT5 Parse Table 0..31
 ***************************************************************************/
/* union - case MPEG [31:00] */
/* XPT_RAVE :: TPIT5_PAR_TABLEi :: MPEG :: RP_ECM_POLARITY_CHANGE_EN3 [31:31] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN3_MASK 0x80000000
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN3_SHIFT 31

/* XPT_RAVE :: TPIT5_PAR_TABLEi :: MPEG :: RP_ECM_POLARITY_CHANGE_EN2 [30:30] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN2_MASK 0x40000000
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN2_SHIFT 30

/* XPT_RAVE :: TPIT5_PAR_TABLEi :: MPEG :: RP_ECM_POLARITY_CHANGE_EN [29:29] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN_MASK 0x20000000
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN_SHIFT 29

/* XPT_RAVE :: TPIT5_PAR_TABLEi :: MPEG :: RP_SECTION_FILTER_EN [28:28] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_SECTION_FILTER_EN_MASK 0x10000000
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_SECTION_FILTER_EN_SHIFT 28

/* XPT_RAVE :: TPIT5_PAR_TABLEi :: MPEG :: RP_ADAPT_FIELD_EXT_FLAG_EN [27:27] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_ADAPT_FIELD_EXT_FLAG_EN_MASK 0x08000000
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_ADAPT_FIELD_EXT_FLAG_EN_SHIFT 27

/* XPT_RAVE :: TPIT5_PAR_TABLEi :: MPEG :: RP_PRIVATE_DATA_FLAG_EN [26:26] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_PRIVATE_DATA_FLAG_EN_MASK 0x04000000
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_PRIVATE_DATA_FLAG_EN_SHIFT 26

/* XPT_RAVE :: TPIT5_PAR_TABLEi :: MPEG :: RP_SPLICING_POINT_FLAG_EN [25:25] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_SPLICING_POINT_FLAG_EN_MASK 0x02000000
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_SPLICING_POINT_FLAG_EN_SHIFT 25

/* XPT_RAVE :: TPIT5_PAR_TABLEi :: MPEG :: RP_OPCR_FLAG_EN [24:24] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_OPCR_FLAG_EN_MASK   0x01000000
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_OPCR_FLAG_EN_SHIFT  24

/* XPT_RAVE :: TPIT5_PAR_TABLEi :: MPEG :: RP_PCR_FLAG_EN [23:23] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_PCR_FLAG_EN_MASK    0x00800000
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_PCR_FLAG_EN_SHIFT   23

/* XPT_RAVE :: TPIT5_PAR_TABLEi :: MPEG :: RP_ES_PRIORITY_IND_EN [22:22] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_ES_PRIORITY_IND_EN_MASK 0x00400000
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_ES_PRIORITY_IND_EN_SHIFT 22

/* XPT_RAVE :: TPIT5_PAR_TABLEi :: MPEG :: RP_RANDOM_ACCESS_IND_EN [21:21] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_RANDOM_ACCESS_IND_EN_MASK 0x00200000
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_RANDOM_ACCESS_IND_EN_SHIFT 21

/* XPT_RAVE :: TPIT5_PAR_TABLEi :: MPEG :: RP_DISCONTINUITY_IND_EN [20:20] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_DISCONTINUITY_IND_EN_MASK 0x00100000
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_DISCONTINUITY_IND_EN_SHIFT 20

/* XPT_RAVE :: TPIT5_PAR_TABLEi :: MPEG :: RP_AFC_CHANGE_EN [19:19] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_AFC_CHANGE_EN_MASK  0x00080000
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_AFC_CHANGE_EN_SHIFT 19

/* XPT_RAVE :: TPIT5_PAR_TABLEi :: MPEG :: RP_TSC_CHANGE_EN [18:18] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_TSC_CHANGE_EN_MASK  0x00040000
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_TSC_CHANGE_EN_SHIFT 18

/* XPT_RAVE :: TPIT5_PAR_TABLEi :: MPEG :: RP_TRANSPORT_PRIORITY_EN [17:17] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_TRANSPORT_PRIORITY_EN_MASK 0x00020000
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_TRANSPORT_PRIORITY_EN_SHIFT 17

/* XPT_RAVE :: TPIT5_PAR_TABLEi :: MPEG :: RP_PUSI_EN [16:16] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_PUSI_EN_MASK        0x00010000
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_PUSI_EN_SHIFT       16

/* XPT_RAVE :: TPIT5_PAR_TABLEi :: MPEG :: reserved_for_eco0 [15:13] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_reserved_for_eco0_MASK 0x0000e000
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_reserved_for_eco0_SHIFT 13

/* XPT_RAVE :: TPIT5_PAR_TABLEi :: MPEG :: RP_PACKET_PRESENT [12:12] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_PACKET_PRESENT_MASK 0x00001000
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_PACKET_PRESENT_SHIFT 12

/* XPT_RAVE :: TPIT5_PAR_TABLEi :: MPEG :: RP_ADAPT_FIELD_EXT_FLAG_COMP [11:11] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_ADAPT_FIELD_EXT_FLAG_COMP_MASK 0x00000800
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_ADAPT_FIELD_EXT_FLAG_COMP_SHIFT 11

/* XPT_RAVE :: TPIT5_PAR_TABLEi :: MPEG :: RP_PRIVATE_DATA_FLAG_COMP [10:10] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_PRIVATE_DATA_FLAG_COMP_MASK 0x00000400
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_PRIVATE_DATA_FLAG_COMP_SHIFT 10

/* XPT_RAVE :: TPIT5_PAR_TABLEi :: MPEG :: RP_SPLICING_POINT_FLAG_COMP [09:09] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_SPLICING_POINT_FLAG_COMP_MASK 0x00000200
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_SPLICING_POINT_FLAG_COMP_SHIFT 9

/* XPT_RAVE :: TPIT5_PAR_TABLEi :: MPEG :: RP_OPCR_FLAG_COMP [08:08] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_OPCR_FLAG_COMP_MASK 0x00000100
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_OPCR_FLAG_COMP_SHIFT 8

/* XPT_RAVE :: TPIT5_PAR_TABLEi :: MPEG :: RP_PCR_FLAG_COMP [07:07] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_PCR_FLAG_COMP_MASK  0x00000080
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_PCR_FLAG_COMP_SHIFT 7

/* XPT_RAVE :: TPIT5_PAR_TABLEi :: MPEG :: RP_ES_PRIORITY_IND_COMP [06:06] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_ES_PRIORITY_IND_COMP_MASK 0x00000040
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_ES_PRIORITY_IND_COMP_SHIFT 6

/* XPT_RAVE :: TPIT5_PAR_TABLEi :: MPEG :: RP_RANDOM_ACCESS_IND_COMP [05:05] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_RANDOM_ACCESS_IND_COMP_MASK 0x00000020
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_RANDOM_ACCESS_IND_COMP_SHIFT 5

/* XPT_RAVE :: TPIT5_PAR_TABLEi :: MPEG :: RP_DISCONTINUITY_IND_COMP [04:04] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_DISCONTINUITY_IND_COMP_MASK 0x00000010
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_DISCONTINUITY_IND_COMP_SHIFT 4

/* XPT_RAVE :: TPIT5_PAR_TABLEi :: MPEG :: reserved_for_eco1 [03:02] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_reserved_for_eco1_MASK 0x0000000c
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_reserved_for_eco1_SHIFT 2

/* XPT_RAVE :: TPIT5_PAR_TABLEi :: MPEG :: RP_TRANSPORT_PRIORITY_COMP [01:01] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_TRANSPORT_PRIORITY_COMP_MASK 0x00000002
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_TRANSPORT_PRIORITY_COMP_SHIFT 1

/* XPT_RAVE :: TPIT5_PAR_TABLEi :: MPEG :: RP_PUSI_COMP [00:00] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_PUSI_COMP_MASK      0x00000001
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_PUSI_COMP_SHIFT     0

/* union - case DIRECTV [31:00] */
/* XPT_RAVE :: TPIT5_PAR_TABLEi :: DIRECTV :: reserved_for_eco0 [31:30] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_DIRECTV_reserved_for_eco0_MASK 0xc0000000
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_DIRECTV_reserved_for_eco0_SHIFT 30

/* XPT_RAVE :: TPIT5_PAR_TABLEi :: DIRECTV :: RP_AUX_DET_EN [29:29] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_DIRECTV_RP_AUX_DET_EN_MASK  0x20000000
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_DIRECTV_RP_AUX_DET_EN_SHIFT 29

/* XPT_RAVE :: TPIT5_PAR_TABLEi :: DIRECTV :: RP_TC_DET_EN [28:28] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_DIRECTV_RP_TC_DET_EN_MASK   0x10000000
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_DIRECTV_RP_TC_DET_EN_SHIFT  28

/* XPT_RAVE :: TPIT5_PAR_TABLEi :: DIRECTV :: RP_CWP_DET_EN [27:27] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_DIRECTV_RP_CWP_DET_EN_MASK  0x08000000
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_DIRECTV_RP_CWP_DET_EN_SHIFT 27

/* XPT_RAVE :: TPIT5_PAR_TABLEi :: DIRECTV :: RP_RTS_DET_EN [26:26] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_DIRECTV_RP_RTS_DET_EN_MASK  0x04000000
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_DIRECTV_RP_RTS_DET_EN_SHIFT 26

/* XPT_RAVE :: TPIT5_PAR_TABLEi :: DIRECTV :: RP_CFF_EN [25:25] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_DIRECTV_RP_CFF_EN_MASK      0x02000000
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_DIRECTV_RP_CFF_EN_SHIFT     25

/* XPT_RAVE :: TPIT5_PAR_TABLEi :: DIRECTV :: RP_MF_EN [24:24] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_DIRECTV_RP_MF_EN_MASK       0x01000000
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_DIRECTV_RP_MF_EN_SHIFT      24

/* XPT_RAVE :: TPIT5_PAR_TABLEi :: DIRECTV :: RP_HD_EN [23:20] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_DIRECTV_RP_HD_EN_MASK       0x00f00000
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_DIRECTV_RP_HD_EN_SHIFT      20

/* XPT_RAVE :: TPIT5_PAR_TABLEi :: DIRECTV :: RP_CSAUX_CHANGE_EN [19:19] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_DIRECTV_RP_CSAUX_CHANGE_EN_MASK 0x00080000
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_DIRECTV_RP_CSAUX_CHANGE_EN_SHIFT 19

/* XPT_RAVE :: TPIT5_PAR_TABLEi :: DIRECTV :: RP_CS_CHANGE_EN [18:18] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_DIRECTV_RP_CS_CHANGE_EN_MASK 0x00040000
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_DIRECTV_RP_CS_CHANGE_EN_SHIFT 18

/* XPT_RAVE :: TPIT5_PAR_TABLEi :: DIRECTV :: RP_CF_CHANGE_EN [17:17] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_DIRECTV_RP_CF_CHANGE_EN_MASK 0x00020000
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_DIRECTV_RP_CF_CHANGE_EN_SHIFT 17

/* XPT_RAVE :: TPIT5_PAR_TABLEi :: DIRECTV :: RP_BB_EN [16:16] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_DIRECTV_RP_BB_EN_MASK       0x00010000
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_DIRECTV_RP_BB_EN_SHIFT      16

/* XPT_RAVE :: TPIT5_PAR_TABLEi :: DIRECTV :: reserved_for_eco1 [15:10] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_DIRECTV_reserved_for_eco1_MASK 0x0000fc00
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_DIRECTV_reserved_for_eco1_SHIFT 10

/* XPT_RAVE :: TPIT5_PAR_TABLEi :: DIRECTV :: RP_CFF_COMP [09:09] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_DIRECTV_RP_CFF_COMP_MASK    0x00000200
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_DIRECTV_RP_CFF_COMP_SHIFT   9

/* XPT_RAVE :: TPIT5_PAR_TABLEi :: DIRECTV :: RP_MF_COMP [08:08] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_DIRECTV_RP_MF_COMP_MASK     0x00000100
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_DIRECTV_RP_MF_COMP_SHIFT    8

/* XPT_RAVE :: TPIT5_PAR_TABLEi :: DIRECTV :: RP_HD_MASK [07:04] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_DIRECTV_RP_HD_MASK_MASK     0x000000f0
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_DIRECTV_RP_HD_MASK_SHIFT    4

/* XPT_RAVE :: TPIT5_PAR_TABLEi :: DIRECTV :: reserved_for_eco2 [03:01] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_DIRECTV_reserved_for_eco2_MASK 0x0000000e
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_DIRECTV_reserved_for_eco2_SHIFT 1

/* XPT_RAVE :: TPIT5_PAR_TABLEi :: DIRECTV :: RP_BB_COMP [00:00] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_DIRECTV_RP_BB_COMP_MASK     0x00000001
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_DIRECTV_RP_BB_COMP_SHIFT    0


/***************************************************************************
 *TPIT6_PID_TABLE%i - TPIT6 PID Table 0..31
 ***************************************************************************/
#define BCHP_XPT_RAVE_TPIT6_PID_TABLEi_ARRAY_BASE                  0x002287d0
#define BCHP_XPT_RAVE_TPIT6_PID_TABLEi_ARRAY_START                 0
#define BCHP_XPT_RAVE_TPIT6_PID_TABLEi_ARRAY_END                   31
#define BCHP_XPT_RAVE_TPIT6_PID_TABLEi_ARRAY_ELEMENT_SIZE          32

/***************************************************************************
 *TPIT6_PID_TABLE%i - TPIT6 PID Table 0..31
 ***************************************************************************/
/* XPT_RAVE :: TPIT6_PID_TABLEi :: reserved_for_eco0 [31:21] */
#define BCHP_XPT_RAVE_TPIT6_PID_TABLEi_reserved_for_eco0_MASK      0xffe00000
#define BCHP_XPT_RAVE_TPIT6_PID_TABLEi_reserved_for_eco0_SHIFT     21

/* XPT_RAVE :: TPIT6_PID_TABLEi :: REC_HD [20:17] */
#define BCHP_XPT_RAVE_TPIT6_PID_TABLEi_REC_HD_MASK                 0x001e0000
#define BCHP_XPT_RAVE_TPIT6_PID_TABLEi_REC_HD_SHIFT                17

/* XPT_RAVE :: TPIT6_PID_TABLEi :: REC_HD_FILT_EN [16:16] */
#define BCHP_XPT_RAVE_TPIT6_PID_TABLEi_REC_HD_FILT_EN_MASK         0x00010000
#define BCHP_XPT_RAVE_TPIT6_PID_TABLEi_REC_HD_FILT_EN_SHIFT        16

/* XPT_RAVE :: TPIT6_PID_TABLEi :: reserved_for_eco1 [15:15] */
#define BCHP_XPT_RAVE_TPIT6_PID_TABLEi_reserved_for_eco1_MASK      0x00008000
#define BCHP_XPT_RAVE_TPIT6_PID_TABLEi_reserved_for_eco1_SHIFT     15

/* XPT_RAVE :: TPIT6_PID_TABLEi :: REC_CORRUPT_ENABLE [14:14] */
#define BCHP_XPT_RAVE_TPIT6_PID_TABLEi_REC_CORRUPT_ENABLE_MASK     0x00004000
#define BCHP_XPT_RAVE_TPIT6_PID_TABLEi_REC_CORRUPT_ENABLE_SHIFT    14

/* XPT_RAVE :: TPIT6_PID_TABLEi :: REC_PARSE_ENABLE [13:13] */
#define BCHP_XPT_RAVE_TPIT6_PID_TABLEi_REC_PARSE_ENABLE_MASK       0x00002000
#define BCHP_XPT_RAVE_TPIT6_PID_TABLEi_REC_PARSE_ENABLE_SHIFT      13

/* XPT_RAVE :: TPIT6_PID_TABLEi :: REC_PID [12:00] */
#define BCHP_XPT_RAVE_TPIT6_PID_TABLEi_REC_PID_MASK                0x00001fff
#define BCHP_XPT_RAVE_TPIT6_PID_TABLEi_REC_PID_SHIFT               0


/***************************************************************************
 *TPIT6_PAR_TABLE%i - TPIT6 Parse Table 0..31
 ***************************************************************************/
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_ARRAY_BASE                  0x00228850
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_ARRAY_START                 0
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_ARRAY_END                   31
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_ARRAY_ELEMENT_SIZE          32

/***************************************************************************
 *TPIT6_PAR_TABLE%i - TPIT6 Parse Table 0..31
 ***************************************************************************/
/* union - case MPEG [31:00] */
/* XPT_RAVE :: TPIT6_PAR_TABLEi :: MPEG :: RP_ECM_POLARITY_CHANGE_EN3 [31:31] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN3_MASK 0x80000000
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN3_SHIFT 31

/* XPT_RAVE :: TPIT6_PAR_TABLEi :: MPEG :: RP_ECM_POLARITY_CHANGE_EN2 [30:30] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN2_MASK 0x40000000
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN2_SHIFT 30

/* XPT_RAVE :: TPIT6_PAR_TABLEi :: MPEG :: RP_ECM_POLARITY_CHANGE_EN [29:29] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN_MASK 0x20000000
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN_SHIFT 29

/* XPT_RAVE :: TPIT6_PAR_TABLEi :: MPEG :: RP_SECTION_FILTER_EN [28:28] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_SECTION_FILTER_EN_MASK 0x10000000
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_SECTION_FILTER_EN_SHIFT 28

/* XPT_RAVE :: TPIT6_PAR_TABLEi :: MPEG :: RP_ADAPT_FIELD_EXT_FLAG_EN [27:27] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_ADAPT_FIELD_EXT_FLAG_EN_MASK 0x08000000
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_ADAPT_FIELD_EXT_FLAG_EN_SHIFT 27

/* XPT_RAVE :: TPIT6_PAR_TABLEi :: MPEG :: RP_PRIVATE_DATA_FLAG_EN [26:26] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_PRIVATE_DATA_FLAG_EN_MASK 0x04000000
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_PRIVATE_DATA_FLAG_EN_SHIFT 26

/* XPT_RAVE :: TPIT6_PAR_TABLEi :: MPEG :: RP_SPLICING_POINT_FLAG_EN [25:25] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_SPLICING_POINT_FLAG_EN_MASK 0x02000000
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_SPLICING_POINT_FLAG_EN_SHIFT 25

/* XPT_RAVE :: TPIT6_PAR_TABLEi :: MPEG :: RP_OPCR_FLAG_EN [24:24] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_OPCR_FLAG_EN_MASK   0x01000000
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_OPCR_FLAG_EN_SHIFT  24

/* XPT_RAVE :: TPIT6_PAR_TABLEi :: MPEG :: RP_PCR_FLAG_EN [23:23] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_PCR_FLAG_EN_MASK    0x00800000
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_PCR_FLAG_EN_SHIFT   23

/* XPT_RAVE :: TPIT6_PAR_TABLEi :: MPEG :: RP_ES_PRIORITY_IND_EN [22:22] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_ES_PRIORITY_IND_EN_MASK 0x00400000
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_ES_PRIORITY_IND_EN_SHIFT 22

/* XPT_RAVE :: TPIT6_PAR_TABLEi :: MPEG :: RP_RANDOM_ACCESS_IND_EN [21:21] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_RANDOM_ACCESS_IND_EN_MASK 0x00200000
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_RANDOM_ACCESS_IND_EN_SHIFT 21

/* XPT_RAVE :: TPIT6_PAR_TABLEi :: MPEG :: RP_DISCONTINUITY_IND_EN [20:20] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_DISCONTINUITY_IND_EN_MASK 0x00100000
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_DISCONTINUITY_IND_EN_SHIFT 20

/* XPT_RAVE :: TPIT6_PAR_TABLEi :: MPEG :: RP_AFC_CHANGE_EN [19:19] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_AFC_CHANGE_EN_MASK  0x00080000
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_AFC_CHANGE_EN_SHIFT 19

/* XPT_RAVE :: TPIT6_PAR_TABLEi :: MPEG :: RP_TSC_CHANGE_EN [18:18] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_TSC_CHANGE_EN_MASK  0x00040000
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_TSC_CHANGE_EN_SHIFT 18

/* XPT_RAVE :: TPIT6_PAR_TABLEi :: MPEG :: RP_TRANSPORT_PRIORITY_EN [17:17] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_TRANSPORT_PRIORITY_EN_MASK 0x00020000
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_TRANSPORT_PRIORITY_EN_SHIFT 17

/* XPT_RAVE :: TPIT6_PAR_TABLEi :: MPEG :: RP_PUSI_EN [16:16] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_PUSI_EN_MASK        0x00010000
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_PUSI_EN_SHIFT       16

/* XPT_RAVE :: TPIT6_PAR_TABLEi :: MPEG :: reserved_for_eco0 [15:13] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_reserved_for_eco0_MASK 0x0000e000
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_reserved_for_eco0_SHIFT 13

/* XPT_RAVE :: TPIT6_PAR_TABLEi :: MPEG :: RP_PACKET_PRESENT [12:12] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_PACKET_PRESENT_MASK 0x00001000
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_PACKET_PRESENT_SHIFT 12

/* XPT_RAVE :: TPIT6_PAR_TABLEi :: MPEG :: RP_ADAPT_FIELD_EXT_FLAG_COMP [11:11] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_ADAPT_FIELD_EXT_FLAG_COMP_MASK 0x00000800
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_ADAPT_FIELD_EXT_FLAG_COMP_SHIFT 11

/* XPT_RAVE :: TPIT6_PAR_TABLEi :: MPEG :: RP_PRIVATE_DATA_FLAG_COMP [10:10] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_PRIVATE_DATA_FLAG_COMP_MASK 0x00000400
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_PRIVATE_DATA_FLAG_COMP_SHIFT 10

/* XPT_RAVE :: TPIT6_PAR_TABLEi :: MPEG :: RP_SPLICING_POINT_FLAG_COMP [09:09] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_SPLICING_POINT_FLAG_COMP_MASK 0x00000200
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_SPLICING_POINT_FLAG_COMP_SHIFT 9

/* XPT_RAVE :: TPIT6_PAR_TABLEi :: MPEG :: RP_OPCR_FLAG_COMP [08:08] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_OPCR_FLAG_COMP_MASK 0x00000100
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_OPCR_FLAG_COMP_SHIFT 8

/* XPT_RAVE :: TPIT6_PAR_TABLEi :: MPEG :: RP_PCR_FLAG_COMP [07:07] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_PCR_FLAG_COMP_MASK  0x00000080
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_PCR_FLAG_COMP_SHIFT 7

/* XPT_RAVE :: TPIT6_PAR_TABLEi :: MPEG :: RP_ES_PRIORITY_IND_COMP [06:06] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_ES_PRIORITY_IND_COMP_MASK 0x00000040
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_ES_PRIORITY_IND_COMP_SHIFT 6

/* XPT_RAVE :: TPIT6_PAR_TABLEi :: MPEG :: RP_RANDOM_ACCESS_IND_COMP [05:05] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_RANDOM_ACCESS_IND_COMP_MASK 0x00000020
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_RANDOM_ACCESS_IND_COMP_SHIFT 5

/* XPT_RAVE :: TPIT6_PAR_TABLEi :: MPEG :: RP_DISCONTINUITY_IND_COMP [04:04] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_DISCONTINUITY_IND_COMP_MASK 0x00000010
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_DISCONTINUITY_IND_COMP_SHIFT 4

/* XPT_RAVE :: TPIT6_PAR_TABLEi :: MPEG :: reserved_for_eco1 [03:02] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_reserved_for_eco1_MASK 0x0000000c
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_reserved_for_eco1_SHIFT 2

/* XPT_RAVE :: TPIT6_PAR_TABLEi :: MPEG :: RP_TRANSPORT_PRIORITY_COMP [01:01] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_TRANSPORT_PRIORITY_COMP_MASK 0x00000002
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_TRANSPORT_PRIORITY_COMP_SHIFT 1

/* XPT_RAVE :: TPIT6_PAR_TABLEi :: MPEG :: RP_PUSI_COMP [00:00] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_PUSI_COMP_MASK      0x00000001
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_PUSI_COMP_SHIFT     0

/* union - case DIRECTV [31:00] */
/* XPT_RAVE :: TPIT6_PAR_TABLEi :: DIRECTV :: reserved_for_eco0 [31:30] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_DIRECTV_reserved_for_eco0_MASK 0xc0000000
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_DIRECTV_reserved_for_eco0_SHIFT 30

/* XPT_RAVE :: TPIT6_PAR_TABLEi :: DIRECTV :: RP_AUX_DET_EN [29:29] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_DIRECTV_RP_AUX_DET_EN_MASK  0x20000000
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_DIRECTV_RP_AUX_DET_EN_SHIFT 29

/* XPT_RAVE :: TPIT6_PAR_TABLEi :: DIRECTV :: RP_TC_DET_EN [28:28] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_DIRECTV_RP_TC_DET_EN_MASK   0x10000000
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_DIRECTV_RP_TC_DET_EN_SHIFT  28

/* XPT_RAVE :: TPIT6_PAR_TABLEi :: DIRECTV :: RP_CWP_DET_EN [27:27] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_DIRECTV_RP_CWP_DET_EN_MASK  0x08000000
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_DIRECTV_RP_CWP_DET_EN_SHIFT 27

/* XPT_RAVE :: TPIT6_PAR_TABLEi :: DIRECTV :: RP_RTS_DET_EN [26:26] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_DIRECTV_RP_RTS_DET_EN_MASK  0x04000000
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_DIRECTV_RP_RTS_DET_EN_SHIFT 26

/* XPT_RAVE :: TPIT6_PAR_TABLEi :: DIRECTV :: RP_CFF_EN [25:25] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_DIRECTV_RP_CFF_EN_MASK      0x02000000
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_DIRECTV_RP_CFF_EN_SHIFT     25

/* XPT_RAVE :: TPIT6_PAR_TABLEi :: DIRECTV :: RP_MF_EN [24:24] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_DIRECTV_RP_MF_EN_MASK       0x01000000
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_DIRECTV_RP_MF_EN_SHIFT      24

/* XPT_RAVE :: TPIT6_PAR_TABLEi :: DIRECTV :: RP_HD_EN [23:20] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_DIRECTV_RP_HD_EN_MASK       0x00f00000
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_DIRECTV_RP_HD_EN_SHIFT      20

/* XPT_RAVE :: TPIT6_PAR_TABLEi :: DIRECTV :: RP_CSAUX_CHANGE_EN [19:19] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_DIRECTV_RP_CSAUX_CHANGE_EN_MASK 0x00080000
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_DIRECTV_RP_CSAUX_CHANGE_EN_SHIFT 19

/* XPT_RAVE :: TPIT6_PAR_TABLEi :: DIRECTV :: RP_CS_CHANGE_EN [18:18] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_DIRECTV_RP_CS_CHANGE_EN_MASK 0x00040000
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_DIRECTV_RP_CS_CHANGE_EN_SHIFT 18

/* XPT_RAVE :: TPIT6_PAR_TABLEi :: DIRECTV :: RP_CF_CHANGE_EN [17:17] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_DIRECTV_RP_CF_CHANGE_EN_MASK 0x00020000
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_DIRECTV_RP_CF_CHANGE_EN_SHIFT 17

/* XPT_RAVE :: TPIT6_PAR_TABLEi :: DIRECTV :: RP_BB_EN [16:16] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_DIRECTV_RP_BB_EN_MASK       0x00010000
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_DIRECTV_RP_BB_EN_SHIFT      16

/* XPT_RAVE :: TPIT6_PAR_TABLEi :: DIRECTV :: reserved_for_eco1 [15:10] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_DIRECTV_reserved_for_eco1_MASK 0x0000fc00
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_DIRECTV_reserved_for_eco1_SHIFT 10

/* XPT_RAVE :: TPIT6_PAR_TABLEi :: DIRECTV :: RP_CFF_COMP [09:09] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_DIRECTV_RP_CFF_COMP_MASK    0x00000200
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_DIRECTV_RP_CFF_COMP_SHIFT   9

/* XPT_RAVE :: TPIT6_PAR_TABLEi :: DIRECTV :: RP_MF_COMP [08:08] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_DIRECTV_RP_MF_COMP_MASK     0x00000100
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_DIRECTV_RP_MF_COMP_SHIFT    8

/* XPT_RAVE :: TPIT6_PAR_TABLEi :: DIRECTV :: RP_HD_MASK [07:04] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_DIRECTV_RP_HD_MASK_MASK     0x000000f0
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_DIRECTV_RP_HD_MASK_SHIFT    4

/* XPT_RAVE :: TPIT6_PAR_TABLEi :: DIRECTV :: reserved_for_eco2 [03:01] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_DIRECTV_reserved_for_eco2_MASK 0x0000000e
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_DIRECTV_reserved_for_eco2_SHIFT 1

/* XPT_RAVE :: TPIT6_PAR_TABLEi :: DIRECTV :: RP_BB_COMP [00:00] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_DIRECTV_RP_BB_COMP_MASK     0x00000001
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_DIRECTV_RP_BB_COMP_SHIFT    0


/***************************************************************************
 *TPIT7_PID_TABLE%i - TPIT7 PID Table 0..31
 ***************************************************************************/
#define BCHP_XPT_RAVE_TPIT7_PID_TABLEi_ARRAY_BASE                  0x002288d0
#define BCHP_XPT_RAVE_TPIT7_PID_TABLEi_ARRAY_START                 0
#define BCHP_XPT_RAVE_TPIT7_PID_TABLEi_ARRAY_END                   31
#define BCHP_XPT_RAVE_TPIT7_PID_TABLEi_ARRAY_ELEMENT_SIZE          32

/***************************************************************************
 *TPIT7_PID_TABLE%i - TPIT7 PID Table 0..31
 ***************************************************************************/
/* XPT_RAVE :: TPIT7_PID_TABLEi :: reserved_for_eco0 [31:21] */
#define BCHP_XPT_RAVE_TPIT7_PID_TABLEi_reserved_for_eco0_MASK      0xffe00000
#define BCHP_XPT_RAVE_TPIT7_PID_TABLEi_reserved_for_eco0_SHIFT     21

/* XPT_RAVE :: TPIT7_PID_TABLEi :: REC_HD [20:17] */
#define BCHP_XPT_RAVE_TPIT7_PID_TABLEi_REC_HD_MASK                 0x001e0000
#define BCHP_XPT_RAVE_TPIT7_PID_TABLEi_REC_HD_SHIFT                17

/* XPT_RAVE :: TPIT7_PID_TABLEi :: REC_HD_FILT_EN [16:16] */
#define BCHP_XPT_RAVE_TPIT7_PID_TABLEi_REC_HD_FILT_EN_MASK         0x00010000
#define BCHP_XPT_RAVE_TPIT7_PID_TABLEi_REC_HD_FILT_EN_SHIFT        16

/* XPT_RAVE :: TPIT7_PID_TABLEi :: reserved_for_eco1 [15:15] */
#define BCHP_XPT_RAVE_TPIT7_PID_TABLEi_reserved_for_eco1_MASK      0x00008000
#define BCHP_XPT_RAVE_TPIT7_PID_TABLEi_reserved_for_eco1_SHIFT     15

/* XPT_RAVE :: TPIT7_PID_TABLEi :: REC_CORRUPT_ENABLE [14:14] */
#define BCHP_XPT_RAVE_TPIT7_PID_TABLEi_REC_CORRUPT_ENABLE_MASK     0x00004000
#define BCHP_XPT_RAVE_TPIT7_PID_TABLEi_REC_CORRUPT_ENABLE_SHIFT    14

/* XPT_RAVE :: TPIT7_PID_TABLEi :: REC_PARSE_ENABLE [13:13] */
#define BCHP_XPT_RAVE_TPIT7_PID_TABLEi_REC_PARSE_ENABLE_MASK       0x00002000
#define BCHP_XPT_RAVE_TPIT7_PID_TABLEi_REC_PARSE_ENABLE_SHIFT      13

/* XPT_RAVE :: TPIT7_PID_TABLEi :: REC_PID [12:00] */
#define BCHP_XPT_RAVE_TPIT7_PID_TABLEi_REC_PID_MASK                0x00001fff
#define BCHP_XPT_RAVE_TPIT7_PID_TABLEi_REC_PID_SHIFT               0


/***************************************************************************
 *TPIT7_PAR_TABLE%i - TPIT7 Parse Table 0..31
 ***************************************************************************/
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_ARRAY_BASE                  0x00228950
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_ARRAY_START                 0
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_ARRAY_END                   31
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_ARRAY_ELEMENT_SIZE          32

/***************************************************************************
 *TPIT7_PAR_TABLE%i - TPIT7 Parse Table 0..31
 ***************************************************************************/
/* union - case MPEG [31:00] */
/* XPT_RAVE :: TPIT7_PAR_TABLEi :: MPEG :: RP_ECM_POLARITY_CHANGE_EN3 [31:31] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN3_MASK 0x80000000
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN3_SHIFT 31

/* XPT_RAVE :: TPIT7_PAR_TABLEi :: MPEG :: RP_ECM_POLARITY_CHANGE_EN2 [30:30] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN2_MASK 0x40000000
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN2_SHIFT 30

/* XPT_RAVE :: TPIT7_PAR_TABLEi :: MPEG :: RP_ECM_POLARITY_CHANGE_EN [29:29] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN_MASK 0x20000000
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN_SHIFT 29

/* XPT_RAVE :: TPIT7_PAR_TABLEi :: MPEG :: RP_SECTION_FILTER_EN [28:28] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_SECTION_FILTER_EN_MASK 0x10000000
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_SECTION_FILTER_EN_SHIFT 28

/* XPT_RAVE :: TPIT7_PAR_TABLEi :: MPEG :: RP_ADAPT_FIELD_EXT_FLAG_EN [27:27] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_ADAPT_FIELD_EXT_FLAG_EN_MASK 0x08000000
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_ADAPT_FIELD_EXT_FLAG_EN_SHIFT 27

/* XPT_RAVE :: TPIT7_PAR_TABLEi :: MPEG :: RP_PRIVATE_DATA_FLAG_EN [26:26] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_PRIVATE_DATA_FLAG_EN_MASK 0x04000000
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_PRIVATE_DATA_FLAG_EN_SHIFT 26

/* XPT_RAVE :: TPIT7_PAR_TABLEi :: MPEG :: RP_SPLICING_POINT_FLAG_EN [25:25] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_SPLICING_POINT_FLAG_EN_MASK 0x02000000
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_SPLICING_POINT_FLAG_EN_SHIFT 25

/* XPT_RAVE :: TPIT7_PAR_TABLEi :: MPEG :: RP_OPCR_FLAG_EN [24:24] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_OPCR_FLAG_EN_MASK   0x01000000
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_OPCR_FLAG_EN_SHIFT  24

/* XPT_RAVE :: TPIT7_PAR_TABLEi :: MPEG :: RP_PCR_FLAG_EN [23:23] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_PCR_FLAG_EN_MASK    0x00800000
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_PCR_FLAG_EN_SHIFT   23

/* XPT_RAVE :: TPIT7_PAR_TABLEi :: MPEG :: RP_ES_PRIORITY_IND_EN [22:22] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_ES_PRIORITY_IND_EN_MASK 0x00400000
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_ES_PRIORITY_IND_EN_SHIFT 22

/* XPT_RAVE :: TPIT7_PAR_TABLEi :: MPEG :: RP_RANDOM_ACCESS_IND_EN [21:21] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_RANDOM_ACCESS_IND_EN_MASK 0x00200000
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_RANDOM_ACCESS_IND_EN_SHIFT 21

/* XPT_RAVE :: TPIT7_PAR_TABLEi :: MPEG :: RP_DISCONTINUITY_IND_EN [20:20] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_DISCONTINUITY_IND_EN_MASK 0x00100000
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_DISCONTINUITY_IND_EN_SHIFT 20

/* XPT_RAVE :: TPIT7_PAR_TABLEi :: MPEG :: RP_AFC_CHANGE_EN [19:19] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_AFC_CHANGE_EN_MASK  0x00080000
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_AFC_CHANGE_EN_SHIFT 19

/* XPT_RAVE :: TPIT7_PAR_TABLEi :: MPEG :: RP_TSC_CHANGE_EN [18:18] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_TSC_CHANGE_EN_MASK  0x00040000
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_TSC_CHANGE_EN_SHIFT 18

/* XPT_RAVE :: TPIT7_PAR_TABLEi :: MPEG :: RP_TRANSPORT_PRIORITY_EN [17:17] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_TRANSPORT_PRIORITY_EN_MASK 0x00020000
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_TRANSPORT_PRIORITY_EN_SHIFT 17

/* XPT_RAVE :: TPIT7_PAR_TABLEi :: MPEG :: RP_PUSI_EN [16:16] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_PUSI_EN_MASK        0x00010000
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_PUSI_EN_SHIFT       16

/* XPT_RAVE :: TPIT7_PAR_TABLEi :: MPEG :: reserved_for_eco0 [15:13] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_reserved_for_eco0_MASK 0x0000e000
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_reserved_for_eco0_SHIFT 13

/* XPT_RAVE :: TPIT7_PAR_TABLEi :: MPEG :: RP_PACKET_PRESENT [12:12] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_PACKET_PRESENT_MASK 0x00001000
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_PACKET_PRESENT_SHIFT 12

/* XPT_RAVE :: TPIT7_PAR_TABLEi :: MPEG :: RP_ADAPT_FIELD_EXT_FLAG_COMP [11:11] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_ADAPT_FIELD_EXT_FLAG_COMP_MASK 0x00000800
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_ADAPT_FIELD_EXT_FLAG_COMP_SHIFT 11

/* XPT_RAVE :: TPIT7_PAR_TABLEi :: MPEG :: RP_PRIVATE_DATA_FLAG_COMP [10:10] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_PRIVATE_DATA_FLAG_COMP_MASK 0x00000400
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_PRIVATE_DATA_FLAG_COMP_SHIFT 10

/* XPT_RAVE :: TPIT7_PAR_TABLEi :: MPEG :: RP_SPLICING_POINT_FLAG_COMP [09:09] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_SPLICING_POINT_FLAG_COMP_MASK 0x00000200
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_SPLICING_POINT_FLAG_COMP_SHIFT 9

/* XPT_RAVE :: TPIT7_PAR_TABLEi :: MPEG :: RP_OPCR_FLAG_COMP [08:08] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_OPCR_FLAG_COMP_MASK 0x00000100
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_OPCR_FLAG_COMP_SHIFT 8

/* XPT_RAVE :: TPIT7_PAR_TABLEi :: MPEG :: RP_PCR_FLAG_COMP [07:07] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_PCR_FLAG_COMP_MASK  0x00000080
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_PCR_FLAG_COMP_SHIFT 7

/* XPT_RAVE :: TPIT7_PAR_TABLEi :: MPEG :: RP_ES_PRIORITY_IND_COMP [06:06] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_ES_PRIORITY_IND_COMP_MASK 0x00000040
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_ES_PRIORITY_IND_COMP_SHIFT 6

/* XPT_RAVE :: TPIT7_PAR_TABLEi :: MPEG :: RP_RANDOM_ACCESS_IND_COMP [05:05] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_RANDOM_ACCESS_IND_COMP_MASK 0x00000020
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_RANDOM_ACCESS_IND_COMP_SHIFT 5

/* XPT_RAVE :: TPIT7_PAR_TABLEi :: MPEG :: RP_DISCONTINUITY_IND_COMP [04:04] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_DISCONTINUITY_IND_COMP_MASK 0x00000010
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_DISCONTINUITY_IND_COMP_SHIFT 4

/* XPT_RAVE :: TPIT7_PAR_TABLEi :: MPEG :: reserved_for_eco1 [03:02] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_reserved_for_eco1_MASK 0x0000000c
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_reserved_for_eco1_SHIFT 2

/* XPT_RAVE :: TPIT7_PAR_TABLEi :: MPEG :: RP_TRANSPORT_PRIORITY_COMP [01:01] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_TRANSPORT_PRIORITY_COMP_MASK 0x00000002
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_TRANSPORT_PRIORITY_COMP_SHIFT 1

/* XPT_RAVE :: TPIT7_PAR_TABLEi :: MPEG :: RP_PUSI_COMP [00:00] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_PUSI_COMP_MASK      0x00000001
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_PUSI_COMP_SHIFT     0

/* union - case DIRECTV [31:00] */
/* XPT_RAVE :: TPIT7_PAR_TABLEi :: DIRECTV :: reserved_for_eco0 [31:30] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_DIRECTV_reserved_for_eco0_MASK 0xc0000000
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_DIRECTV_reserved_for_eco0_SHIFT 30

/* XPT_RAVE :: TPIT7_PAR_TABLEi :: DIRECTV :: RP_AUX_DET_EN [29:29] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_DIRECTV_RP_AUX_DET_EN_MASK  0x20000000
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_DIRECTV_RP_AUX_DET_EN_SHIFT 29

/* XPT_RAVE :: TPIT7_PAR_TABLEi :: DIRECTV :: RP_TC_DET_EN [28:28] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_DIRECTV_RP_TC_DET_EN_MASK   0x10000000
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_DIRECTV_RP_TC_DET_EN_SHIFT  28

/* XPT_RAVE :: TPIT7_PAR_TABLEi :: DIRECTV :: RP_CWP_DET_EN [27:27] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_DIRECTV_RP_CWP_DET_EN_MASK  0x08000000
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_DIRECTV_RP_CWP_DET_EN_SHIFT 27

/* XPT_RAVE :: TPIT7_PAR_TABLEi :: DIRECTV :: RP_RTS_DET_EN [26:26] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_DIRECTV_RP_RTS_DET_EN_MASK  0x04000000
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_DIRECTV_RP_RTS_DET_EN_SHIFT 26

/* XPT_RAVE :: TPIT7_PAR_TABLEi :: DIRECTV :: RP_CFF_EN [25:25] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_DIRECTV_RP_CFF_EN_MASK      0x02000000
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_DIRECTV_RP_CFF_EN_SHIFT     25

/* XPT_RAVE :: TPIT7_PAR_TABLEi :: DIRECTV :: RP_MF_EN [24:24] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_DIRECTV_RP_MF_EN_MASK       0x01000000
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_DIRECTV_RP_MF_EN_SHIFT      24

/* XPT_RAVE :: TPIT7_PAR_TABLEi :: DIRECTV :: RP_HD_EN [23:20] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_DIRECTV_RP_HD_EN_MASK       0x00f00000
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_DIRECTV_RP_HD_EN_SHIFT      20

/* XPT_RAVE :: TPIT7_PAR_TABLEi :: DIRECTV :: RP_CSAUX_CHANGE_EN [19:19] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_DIRECTV_RP_CSAUX_CHANGE_EN_MASK 0x00080000
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_DIRECTV_RP_CSAUX_CHANGE_EN_SHIFT 19

/* XPT_RAVE :: TPIT7_PAR_TABLEi :: DIRECTV :: RP_CS_CHANGE_EN [18:18] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_DIRECTV_RP_CS_CHANGE_EN_MASK 0x00040000
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_DIRECTV_RP_CS_CHANGE_EN_SHIFT 18

/* XPT_RAVE :: TPIT7_PAR_TABLEi :: DIRECTV :: RP_CF_CHANGE_EN [17:17] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_DIRECTV_RP_CF_CHANGE_EN_MASK 0x00020000
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_DIRECTV_RP_CF_CHANGE_EN_SHIFT 17

/* XPT_RAVE :: TPIT7_PAR_TABLEi :: DIRECTV :: RP_BB_EN [16:16] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_DIRECTV_RP_BB_EN_MASK       0x00010000
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_DIRECTV_RP_BB_EN_SHIFT      16

/* XPT_RAVE :: TPIT7_PAR_TABLEi :: DIRECTV :: reserved_for_eco1 [15:10] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_DIRECTV_reserved_for_eco1_MASK 0x0000fc00
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_DIRECTV_reserved_for_eco1_SHIFT 10

/* XPT_RAVE :: TPIT7_PAR_TABLEi :: DIRECTV :: RP_CFF_COMP [09:09] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_DIRECTV_RP_CFF_COMP_MASK    0x00000200
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_DIRECTV_RP_CFF_COMP_SHIFT   9

/* XPT_RAVE :: TPIT7_PAR_TABLEi :: DIRECTV :: RP_MF_COMP [08:08] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_DIRECTV_RP_MF_COMP_MASK     0x00000100
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_DIRECTV_RP_MF_COMP_SHIFT    8

/* XPT_RAVE :: TPIT7_PAR_TABLEi :: DIRECTV :: RP_HD_MASK [07:04] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_DIRECTV_RP_HD_MASK_MASK     0x000000f0
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_DIRECTV_RP_HD_MASK_SHIFT    4

/* XPT_RAVE :: TPIT7_PAR_TABLEi :: DIRECTV :: reserved_for_eco2 [03:01] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_DIRECTV_reserved_for_eco2_MASK 0x0000000e
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_DIRECTV_reserved_for_eco2_SHIFT 1

/* XPT_RAVE :: TPIT7_PAR_TABLEi :: DIRECTV :: RP_BB_COMP [00:00] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_DIRECTV_RP_BB_COMP_MASK     0x00000001
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_DIRECTV_RP_BB_COMP_SHIFT    0


/***************************************************************************
 *TPIT0_CTRL1 - TPIT  Control Register 1
 ***************************************************************************/
/* XPT_RAVE :: TPIT0_CTRL1 :: reserved_for_eco0 [31:09] */
#define BCHP_XPT_RAVE_TPIT0_CTRL1_reserved_for_eco0_MASK           0xfffffe00
#define BCHP_XPT_RAVE_TPIT0_CTRL1_reserved_for_eco0_SHIFT          9

/* XPT_RAVE :: TPIT0_CTRL1 :: SC_CHANGE_ADAP_IGNORE [08:08] */
#define BCHP_XPT_RAVE_TPIT0_CTRL1_SC_CHANGE_ADAP_IGNORE_MASK       0x00000100
#define BCHP_XPT_RAVE_TPIT0_CTRL1_SC_CHANGE_ADAP_IGNORE_SHIFT      8

/* XPT_RAVE :: TPIT0_CTRL1 :: TPIT_TIME_TICK_EN [07:07] */
#define BCHP_XPT_RAVE_TPIT0_CTRL1_TPIT_TIME_TICK_EN_MASK           0x00000080
#define BCHP_XPT_RAVE_TPIT0_CTRL1_TPIT_TIME_TICK_EN_SHIFT          7

/* XPT_RAVE :: TPIT0_CTRL1 :: TPIT_SPAN_SECTION_EN [06:05] */
#define BCHP_XPT_RAVE_TPIT0_CTRL1_TPIT_SPAN_SECTION_EN_MASK        0x00000060
#define BCHP_XPT_RAVE_TPIT0_CTRL1_TPIT_SPAN_SECTION_EN_SHIFT       5

/* XPT_RAVE :: TPIT0_CTRL1 :: TPIT_PCR_MODE [04:04] */
#define BCHP_XPT_RAVE_TPIT0_CTRL1_TPIT_PCR_MODE_MASK               0x00000010
#define BCHP_XPT_RAVE_TPIT0_CTRL1_TPIT_PCR_MODE_SHIFT              4

/* XPT_RAVE :: TPIT0_CTRL1 :: TPIT_EVENT_IDLE_EN [03:03] */
#define BCHP_XPT_RAVE_TPIT0_CTRL1_TPIT_EVENT_IDLE_EN_MASK          0x00000008
#define BCHP_XPT_RAVE_TPIT0_CTRL1_TPIT_EVENT_IDLE_EN_SHIFT         3

/* XPT_RAVE :: TPIT0_CTRL1 :: reserved_for_eco1 [02:02] */
#define BCHP_XPT_RAVE_TPIT0_CTRL1_reserved_for_eco1_MASK           0x00000004
#define BCHP_XPT_RAVE_TPIT0_CTRL1_reserved_for_eco1_SHIFT          2

/* XPT_RAVE :: TPIT0_CTRL1 :: TPIT_RECORD_IDLE_EN [01:01] */
#define BCHP_XPT_RAVE_TPIT0_CTRL1_TPIT_RECORD_IDLE_EN_MASK         0x00000002
#define BCHP_XPT_RAVE_TPIT0_CTRL1_TPIT_RECORD_IDLE_EN_SHIFT        1

/* XPT_RAVE :: TPIT0_CTRL1 :: TPIT_FIRST_PACKET_EN [00:00] */
#define BCHP_XPT_RAVE_TPIT0_CTRL1_TPIT_FIRST_PACKET_EN_MASK        0x00000001
#define BCHP_XPT_RAVE_TPIT0_CTRL1_TPIT_FIRST_PACKET_EN_SHIFT       0

/***************************************************************************
 *TPIT0_COR1 - TPIT  Corrupt Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT0_COR1 :: reserved_for_eco0 [31:24] */
#define BCHP_XPT_RAVE_TPIT0_COR1_reserved_for_eco0_MASK            0xff000000
#define BCHP_XPT_RAVE_TPIT0_COR1_reserved_for_eco0_SHIFT           24

/* XPT_RAVE :: TPIT0_COR1 :: REC_CORRUPT_BYTE [23:16] */
#define BCHP_XPT_RAVE_TPIT0_COR1_REC_CORRUPT_BYTE_MASK             0x00ff0000
#define BCHP_XPT_RAVE_TPIT0_COR1_REC_CORRUPT_BYTE_SHIFT            16

/* XPT_RAVE :: TPIT0_COR1 :: REC_CORRUPT_START [15:08] */
#define BCHP_XPT_RAVE_TPIT0_COR1_REC_CORRUPT_START_MASK            0x0000ff00
#define BCHP_XPT_RAVE_TPIT0_COR1_REC_CORRUPT_START_SHIFT           8

/* XPT_RAVE :: TPIT0_COR1 :: REC_CORRUPT_END [07:00] */
#define BCHP_XPT_RAVE_TPIT0_COR1_REC_CORRUPT_END_MASK              0x000000ff
#define BCHP_XPT_RAVE_TPIT0_COR1_REC_CORRUPT_END_SHIFT             0

/***************************************************************************
 *TPIT0_TID - TPIT TID Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT0_TID :: reserved_for_eco0 [31:24] */
#define BCHP_XPT_RAVE_TPIT0_TID_reserved_for_eco0_MASK             0xff000000
#define BCHP_XPT_RAVE_TPIT0_TID_reserved_for_eco0_SHIFT            24

/* XPT_RAVE :: TPIT0_TID :: ECM_TID_ODD [23:16] */
#define BCHP_XPT_RAVE_TPIT0_TID_ECM_TID_ODD_MASK                   0x00ff0000
#define BCHP_XPT_RAVE_TPIT0_TID_ECM_TID_ODD_SHIFT                  16

/* XPT_RAVE :: TPIT0_TID :: ECM_TID_EVEN [15:08] */
#define BCHP_XPT_RAVE_TPIT0_TID_ECM_TID_EVEN_MASK                  0x0000ff00
#define BCHP_XPT_RAVE_TPIT0_TID_ECM_TID_EVEN_SHIFT                 8

/* XPT_RAVE :: TPIT0_TID :: reserved_for_eco1 [07:00] */
#define BCHP_XPT_RAVE_TPIT0_TID_reserved_for_eco1_MASK             0x000000ff
#define BCHP_XPT_RAVE_TPIT0_TID_reserved_for_eco1_SHIFT            0

/***************************************************************************
 *TPIT0_TID2 - TPIT TID Register 2
 ***************************************************************************/
/* XPT_RAVE :: TPIT0_TID2 :: ECM_TID_ODD3 [31:24] */
#define BCHP_XPT_RAVE_TPIT0_TID2_ECM_TID_ODD3_MASK                 0xff000000
#define BCHP_XPT_RAVE_TPIT0_TID2_ECM_TID_ODD3_SHIFT                24

/* XPT_RAVE :: TPIT0_TID2 :: ECM_TID_EVEN3 [23:16] */
#define BCHP_XPT_RAVE_TPIT0_TID2_ECM_TID_EVEN3_MASK                0x00ff0000
#define BCHP_XPT_RAVE_TPIT0_TID2_ECM_TID_EVEN3_SHIFT               16

/* XPT_RAVE :: TPIT0_TID2 :: ECM_TID_ODD2 [15:08] */
#define BCHP_XPT_RAVE_TPIT0_TID2_ECM_TID_ODD2_MASK                 0x0000ff00
#define BCHP_XPT_RAVE_TPIT0_TID2_ECM_TID_ODD2_SHIFT                8

/* XPT_RAVE :: TPIT0_TID2 :: ECM_TID_EVEN2 [07:00] */
#define BCHP_XPT_RAVE_TPIT0_TID2_ECM_TID_EVEN2_MASK                0x000000ff
#define BCHP_XPT_RAVE_TPIT0_TID2_ECM_TID_EVEN2_SHIFT               0

/***************************************************************************
 *TPIT0_STATE0 - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT0_STATE0 :: TPIT_TRACK_STATE0 [31:00] */
#define BCHP_XPT_RAVE_TPIT0_STATE0_TPIT_TRACK_STATE0_MASK          0xffffffff
#define BCHP_XPT_RAVE_TPIT0_STATE0_TPIT_TRACK_STATE0_SHIFT         0

/***************************************************************************
 *TPIT0_STATE1 - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT0_STATE1 :: TPIT_TRACK_STATE1 [31:00] */
#define BCHP_XPT_RAVE_TPIT0_STATE1_TPIT_TRACK_STATE1_MASK          0xffffffff
#define BCHP_XPT_RAVE_TPIT0_STATE1_TPIT_TRACK_STATE1_SHIFT         0

/***************************************************************************
 *TPIT0_STATE2 - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT0_STATE2 :: TPIT_TRACK_STATE2 [31:00] */
#define BCHP_XPT_RAVE_TPIT0_STATE2_TPIT_TRACK_STATE2_MASK          0xffffffff
#define BCHP_XPT_RAVE_TPIT0_STATE2_TPIT_TRACK_STATE2_SHIFT         0

/***************************************************************************
 *TPIT0_STATE2a - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT0_STATE2a :: TPIT_TRACK_STATE2a [31:00] */
#define BCHP_XPT_RAVE_TPIT0_STATE2a_TPIT_TRACK_STATE2a_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT0_STATE2a_TPIT_TRACK_STATE2a_SHIFT       0

/***************************************************************************
 *TPIT0_STATE2b - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT0_STATE2b :: TPIT_TRACK_STATE2b [31:00] */
#define BCHP_XPT_RAVE_TPIT0_STATE2b_TPIT_TRACK_STATE2b_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT0_STATE2b_TPIT_TRACK_STATE2b_SHIFT       0

/***************************************************************************
 *TPIT0_STATE2c - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT0_STATE2c :: TPIT_TRACK_STATE2c [31:00] */
#define BCHP_XPT_RAVE_TPIT0_STATE2c_TPIT_TRACK_STATE2c_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT0_STATE2c_TPIT_TRACK_STATE2c_SHIFT       0

/***************************************************************************
 *TPIT0_STATE2d - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT0_STATE2d :: TPIT_TRACK_STATE2d [31:00] */
#define BCHP_XPT_RAVE_TPIT0_STATE2d_TPIT_TRACK_STATE2d_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT0_STATE2d_TPIT_TRACK_STATE2d_SHIFT       0

/***************************************************************************
 *TPIT0_STATE2e - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT0_STATE2e :: TPIT_TRACK_STATE2e [31:00] */
#define BCHP_XPT_RAVE_TPIT0_STATE2e_TPIT_TRACK_STATE2e_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT0_STATE2e_TPIT_TRACK_STATE2e_SHIFT       0

/***************************************************************************
 *TPIT0_STATE2f - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT0_STATE2f :: TPIT_TRACK_STATE2f [31:00] */
#define BCHP_XPT_RAVE_TPIT0_STATE2f_TPIT_TRACK_STATE2f_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT0_STATE2f_TPIT_TRACK_STATE2f_SHIFT       0

/***************************************************************************
 *TPIT0_STATE2g - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT0_STATE2g :: TPIT_TRACK_STATE2g [31:00] */
#define BCHP_XPT_RAVE_TPIT0_STATE2g_TPIT_TRACK_STATE2g_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT0_STATE2g_TPIT_TRACK_STATE2g_SHIFT       0

/***************************************************************************
 *TPIT0_STATE2h - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT0_STATE2h :: TPIT_TRACK_STATE2h [31:00] */
#define BCHP_XPT_RAVE_TPIT0_STATE2h_TPIT_TRACK_STATE2h_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT0_STATE2h_TPIT_TRACK_STATE2h_SHIFT       0

/***************************************************************************
 *TPIT0_STATE2i - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT0_STATE2i :: TPIT_TRACK_STATE2i [31:00] */
#define BCHP_XPT_RAVE_TPIT0_STATE2i_TPIT_TRACK_STATE2i_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT0_STATE2i_TPIT_TRACK_STATE2i_SHIFT       0

/***************************************************************************
 *TPIT0_STATE2j - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT0_STATE2j :: TPIT_TRACK_STATE2j [31:00] */
#define BCHP_XPT_RAVE_TPIT0_STATE2j_TPIT_TRACK_STATE2j_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT0_STATE2j_TPIT_TRACK_STATE2j_SHIFT       0

/***************************************************************************
 *TPIT0_STATE2k - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT0_STATE2k :: TPIT_TRACK_STATE2k [31:00] */
#define BCHP_XPT_RAVE_TPIT0_STATE2k_TPIT_TRACK_STATE2k_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT0_STATE2k_TPIT_TRACK_STATE2k_SHIFT       0

/***************************************************************************
 *TPIT0_STATE2l - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT0_STATE2l :: TPIT_TRACK_STATE2l [31:00] */
#define BCHP_XPT_RAVE_TPIT0_STATE2l_TPIT_TRACK_STATE2l_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT0_STATE2l_TPIT_TRACK_STATE2l_SHIFT       0

/***************************************************************************
 *TPIT0_STATE2m - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT0_STATE2m :: TPIT_TRACK_STATE2m [31:00] */
#define BCHP_XPT_RAVE_TPIT0_STATE2m_TPIT_TRACK_STATE2m_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT0_STATE2m_TPIT_TRACK_STATE2m_SHIFT       0

/***************************************************************************
 *TPIT0_STATE_RESERVED0 - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT0_STATE_RESERVED0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_TPIT0_STATE_RESERVED0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_TPIT0_STATE_RESERVED0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *TPIT0_STATE_RESERVED1 - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT0_STATE_RESERVED1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_TPIT0_STATE_RESERVED1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_TPIT0_STATE_RESERVED1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *TPIT0_STATE4 - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT0_STATE4 :: TPIT_CUR_PCR [31:00] */
#define BCHP_XPT_RAVE_TPIT0_STATE4_TPIT_CUR_PCR_MASK               0xffffffff
#define BCHP_XPT_RAVE_TPIT0_STATE4_TPIT_CUR_PCR_SHIFT              0

/***************************************************************************
 *TPIT0_STATE5 - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT0_STATE5 :: TPIT_LAST_PACKET_LO [31:00] */
#define BCHP_XPT_RAVE_TPIT0_STATE5_TPIT_LAST_PACKET_LO_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT0_STATE5_TPIT_LAST_PACKET_LO_SHIFT       0

/***************************************************************************
 *TPIT0_STATE6 - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT0_STATE6 :: TPIT_LAST_EVENT_LO [31:00] */
#define BCHP_XPT_RAVE_TPIT0_STATE6_TPIT_LAST_EVENT_LO_MASK         0xffffffff
#define BCHP_XPT_RAVE_TPIT0_STATE6_TPIT_LAST_EVENT_LO_SHIFT        0

/***************************************************************************
 *TPIT0_STATE7 - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT0_STATE7 :: reserved_for_eco0 [31:20] */
#define BCHP_XPT_RAVE_TPIT0_STATE7_reserved_for_eco0_MASK          0xfff00000
#define BCHP_XPT_RAVE_TPIT0_STATE7_reserved_for_eco0_SHIFT         20

/* XPT_RAVE :: TPIT0_STATE7 :: TPIT_LAST_EVENT_HI [19:10] */
#define BCHP_XPT_RAVE_TPIT0_STATE7_TPIT_LAST_EVENT_HI_MASK         0x000ffc00
#define BCHP_XPT_RAVE_TPIT0_STATE7_TPIT_LAST_EVENT_HI_SHIFT        10

/* XPT_RAVE :: TPIT0_STATE7 :: TPIT_LAST_PACKET_HI [09:00] */
#define BCHP_XPT_RAVE_TPIT0_STATE7_TPIT_LAST_PACKET_HI_MASK        0x000003ff
#define BCHP_XPT_RAVE_TPIT0_STATE7_TPIT_LAST_PACKET_HI_SHIFT       0

/***************************************************************************
 *TPIT0_STATE8 - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT0_STATE8 :: TPIT_LAST_TICK_LO [31:00] */
#define BCHP_XPT_RAVE_TPIT0_STATE8_TPIT_LAST_TICK_LO_MASK          0xffffffff
#define BCHP_XPT_RAVE_TPIT0_STATE8_TPIT_LAST_TICK_LO_SHIFT         0

/***************************************************************************
 *TPIT0_STATE9 - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT0_STATE9 :: reserved_for_eco0 [31:10] */
#define BCHP_XPT_RAVE_TPIT0_STATE9_reserved_for_eco0_MASK          0xfffffc00
#define BCHP_XPT_RAVE_TPIT0_STATE9_reserved_for_eco0_SHIFT         10

/* XPT_RAVE :: TPIT0_STATE9 :: TPIT_LAST_TICK_HI [09:00] */
#define BCHP_XPT_RAVE_TPIT0_STATE9_TPIT_LAST_TICK_HI_MASK          0x000003ff
#define BCHP_XPT_RAVE_TPIT0_STATE9_TPIT_LAST_TICK_HI_SHIFT         0

/***************************************************************************
 *TPIT1_CTRL1 - TPIT  Control Register 1
 ***************************************************************************/
/* XPT_RAVE :: TPIT1_CTRL1 :: reserved_for_eco0 [31:09] */
#define BCHP_XPT_RAVE_TPIT1_CTRL1_reserved_for_eco0_MASK           0xfffffe00
#define BCHP_XPT_RAVE_TPIT1_CTRL1_reserved_for_eco0_SHIFT          9

/* XPT_RAVE :: TPIT1_CTRL1 :: SC_CHANGE_ADAP_IGNORE [08:08] */
#define BCHP_XPT_RAVE_TPIT1_CTRL1_SC_CHANGE_ADAP_IGNORE_MASK       0x00000100
#define BCHP_XPT_RAVE_TPIT1_CTRL1_SC_CHANGE_ADAP_IGNORE_SHIFT      8

/* XPT_RAVE :: TPIT1_CTRL1 :: TPIT_TIME_TICK_EN [07:07] */
#define BCHP_XPT_RAVE_TPIT1_CTRL1_TPIT_TIME_TICK_EN_MASK           0x00000080
#define BCHP_XPT_RAVE_TPIT1_CTRL1_TPIT_TIME_TICK_EN_SHIFT          7

/* XPT_RAVE :: TPIT1_CTRL1 :: TPIT_SPAN_SECTION_EN [06:05] */
#define BCHP_XPT_RAVE_TPIT1_CTRL1_TPIT_SPAN_SECTION_EN_MASK        0x00000060
#define BCHP_XPT_RAVE_TPIT1_CTRL1_TPIT_SPAN_SECTION_EN_SHIFT       5

/* XPT_RAVE :: TPIT1_CTRL1 :: TPIT_PCR_MODE [04:04] */
#define BCHP_XPT_RAVE_TPIT1_CTRL1_TPIT_PCR_MODE_MASK               0x00000010
#define BCHP_XPT_RAVE_TPIT1_CTRL1_TPIT_PCR_MODE_SHIFT              4

/* XPT_RAVE :: TPIT1_CTRL1 :: TPIT_EVENT_IDLE_EN [03:03] */
#define BCHP_XPT_RAVE_TPIT1_CTRL1_TPIT_EVENT_IDLE_EN_MASK          0x00000008
#define BCHP_XPT_RAVE_TPIT1_CTRL1_TPIT_EVENT_IDLE_EN_SHIFT         3

/* XPT_RAVE :: TPIT1_CTRL1 :: reserved_for_eco1 [02:02] */
#define BCHP_XPT_RAVE_TPIT1_CTRL1_reserved_for_eco1_MASK           0x00000004
#define BCHP_XPT_RAVE_TPIT1_CTRL1_reserved_for_eco1_SHIFT          2

/* XPT_RAVE :: TPIT1_CTRL1 :: TPIT_RECORD_IDLE_EN [01:01] */
#define BCHP_XPT_RAVE_TPIT1_CTRL1_TPIT_RECORD_IDLE_EN_MASK         0x00000002
#define BCHP_XPT_RAVE_TPIT1_CTRL1_TPIT_RECORD_IDLE_EN_SHIFT        1

/* XPT_RAVE :: TPIT1_CTRL1 :: TPIT_FIRST_PACKET_EN [00:00] */
#define BCHP_XPT_RAVE_TPIT1_CTRL1_TPIT_FIRST_PACKET_EN_MASK        0x00000001
#define BCHP_XPT_RAVE_TPIT1_CTRL1_TPIT_FIRST_PACKET_EN_SHIFT       0

/***************************************************************************
 *TPIT1_COR1 - TPIT  Corrupt Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT1_COR1 :: reserved_for_eco0 [31:24] */
#define BCHP_XPT_RAVE_TPIT1_COR1_reserved_for_eco0_MASK            0xff000000
#define BCHP_XPT_RAVE_TPIT1_COR1_reserved_for_eco0_SHIFT           24

/* XPT_RAVE :: TPIT1_COR1 :: REC_CORRUPT_BYTE [23:16] */
#define BCHP_XPT_RAVE_TPIT1_COR1_REC_CORRUPT_BYTE_MASK             0x00ff0000
#define BCHP_XPT_RAVE_TPIT1_COR1_REC_CORRUPT_BYTE_SHIFT            16

/* XPT_RAVE :: TPIT1_COR1 :: REC_CORRUPT_START [15:08] */
#define BCHP_XPT_RAVE_TPIT1_COR1_REC_CORRUPT_START_MASK            0x0000ff00
#define BCHP_XPT_RAVE_TPIT1_COR1_REC_CORRUPT_START_SHIFT           8

/* XPT_RAVE :: TPIT1_COR1 :: REC_CORRUPT_END [07:00] */
#define BCHP_XPT_RAVE_TPIT1_COR1_REC_CORRUPT_END_MASK              0x000000ff
#define BCHP_XPT_RAVE_TPIT1_COR1_REC_CORRUPT_END_SHIFT             0

/***************************************************************************
 *TPIT1_TID - TPIT TID Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT1_TID :: reserved_for_eco0 [31:24] */
#define BCHP_XPT_RAVE_TPIT1_TID_reserved_for_eco0_MASK             0xff000000
#define BCHP_XPT_RAVE_TPIT1_TID_reserved_for_eco0_SHIFT            24

/* XPT_RAVE :: TPIT1_TID :: ECM_TID_ODD [23:16] */
#define BCHP_XPT_RAVE_TPIT1_TID_ECM_TID_ODD_MASK                   0x00ff0000
#define BCHP_XPT_RAVE_TPIT1_TID_ECM_TID_ODD_SHIFT                  16

/* XPT_RAVE :: TPIT1_TID :: ECM_TID_EVEN [15:08] */
#define BCHP_XPT_RAVE_TPIT1_TID_ECM_TID_EVEN_MASK                  0x0000ff00
#define BCHP_XPT_RAVE_TPIT1_TID_ECM_TID_EVEN_SHIFT                 8

/* XPT_RAVE :: TPIT1_TID :: reserved_for_eco1 [07:00] */
#define BCHP_XPT_RAVE_TPIT1_TID_reserved_for_eco1_MASK             0x000000ff
#define BCHP_XPT_RAVE_TPIT1_TID_reserved_for_eco1_SHIFT            0

/***************************************************************************
 *TPIT1_TID2 - TPIT TID Register 2
 ***************************************************************************/
/* XPT_RAVE :: TPIT1_TID2 :: ECM_TID_ODD3 [31:24] */
#define BCHP_XPT_RAVE_TPIT1_TID2_ECM_TID_ODD3_MASK                 0xff000000
#define BCHP_XPT_RAVE_TPIT1_TID2_ECM_TID_ODD3_SHIFT                24

/* XPT_RAVE :: TPIT1_TID2 :: ECM_TID_EVEN3 [23:16] */
#define BCHP_XPT_RAVE_TPIT1_TID2_ECM_TID_EVEN3_MASK                0x00ff0000
#define BCHP_XPT_RAVE_TPIT1_TID2_ECM_TID_EVEN3_SHIFT               16

/* XPT_RAVE :: TPIT1_TID2 :: ECM_TID_ODD2 [15:08] */
#define BCHP_XPT_RAVE_TPIT1_TID2_ECM_TID_ODD2_MASK                 0x0000ff00
#define BCHP_XPT_RAVE_TPIT1_TID2_ECM_TID_ODD2_SHIFT                8

/* XPT_RAVE :: TPIT1_TID2 :: ECM_TID_EVEN2 [07:00] */
#define BCHP_XPT_RAVE_TPIT1_TID2_ECM_TID_EVEN2_MASK                0x000000ff
#define BCHP_XPT_RAVE_TPIT1_TID2_ECM_TID_EVEN2_SHIFT               0

/***************************************************************************
 *TPIT1_STATE0 - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT1_STATE0 :: TPIT_TRACK_STATE0 [31:00] */
#define BCHP_XPT_RAVE_TPIT1_STATE0_TPIT_TRACK_STATE0_MASK          0xffffffff
#define BCHP_XPT_RAVE_TPIT1_STATE0_TPIT_TRACK_STATE0_SHIFT         0

/***************************************************************************
 *TPIT1_STATE1 - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT1_STATE1 :: TPIT_TRACK_STATE1 [31:00] */
#define BCHP_XPT_RAVE_TPIT1_STATE1_TPIT_TRACK_STATE1_MASK          0xffffffff
#define BCHP_XPT_RAVE_TPIT1_STATE1_TPIT_TRACK_STATE1_SHIFT         0

/***************************************************************************
 *TPIT1_STATE2 - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT1_STATE2 :: TPIT_TRACK_STATE2 [31:00] */
#define BCHP_XPT_RAVE_TPIT1_STATE2_TPIT_TRACK_STATE2_MASK          0xffffffff
#define BCHP_XPT_RAVE_TPIT1_STATE2_TPIT_TRACK_STATE2_SHIFT         0

/***************************************************************************
 *TPIT1_STATE2a - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT1_STATE2a :: TPIT_TRACK_STATE2a [31:00] */
#define BCHP_XPT_RAVE_TPIT1_STATE2a_TPIT_TRACK_STATE2a_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT1_STATE2a_TPIT_TRACK_STATE2a_SHIFT       0

/***************************************************************************
 *TPIT1_STATE2b - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT1_STATE2b :: TPIT_TRACK_STATE2b [31:00] */
#define BCHP_XPT_RAVE_TPIT1_STATE2b_TPIT_TRACK_STATE2b_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT1_STATE2b_TPIT_TRACK_STATE2b_SHIFT       0

/***************************************************************************
 *TPIT1_STATE2c - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT1_STATE2c :: TPIT_TRACK_STATE2c [31:00] */
#define BCHP_XPT_RAVE_TPIT1_STATE2c_TPIT_TRACK_STATE2c_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT1_STATE2c_TPIT_TRACK_STATE2c_SHIFT       0

/***************************************************************************
 *TPIT1_STATE2d - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT1_STATE2d :: TPIT_TRACK_STATE2d [31:00] */
#define BCHP_XPT_RAVE_TPIT1_STATE2d_TPIT_TRACK_STATE2d_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT1_STATE2d_TPIT_TRACK_STATE2d_SHIFT       0

/***************************************************************************
 *TPIT1_STATE2e - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT1_STATE2e :: TPIT_TRACK_STATE2e [31:00] */
#define BCHP_XPT_RAVE_TPIT1_STATE2e_TPIT_TRACK_STATE2e_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT1_STATE2e_TPIT_TRACK_STATE2e_SHIFT       0

/***************************************************************************
 *TPIT1_STATE2f - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT1_STATE2f :: TPIT_TRACK_STATE2f [31:00] */
#define BCHP_XPT_RAVE_TPIT1_STATE2f_TPIT_TRACK_STATE2f_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT1_STATE2f_TPIT_TRACK_STATE2f_SHIFT       0

/***************************************************************************
 *TPIT1_STATE2g - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT1_STATE2g :: TPIT_TRACK_STATE2g [31:00] */
#define BCHP_XPT_RAVE_TPIT1_STATE2g_TPIT_TRACK_STATE2g_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT1_STATE2g_TPIT_TRACK_STATE2g_SHIFT       0

/***************************************************************************
 *TPIT1_STATE2h - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT1_STATE2h :: TPIT_TRACK_STATE2h [31:00] */
#define BCHP_XPT_RAVE_TPIT1_STATE2h_TPIT_TRACK_STATE2h_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT1_STATE2h_TPIT_TRACK_STATE2h_SHIFT       0

/***************************************************************************
 *TPIT1_STATE2i - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT1_STATE2i :: TPIT_TRACK_STATE2i [31:00] */
#define BCHP_XPT_RAVE_TPIT1_STATE2i_TPIT_TRACK_STATE2i_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT1_STATE2i_TPIT_TRACK_STATE2i_SHIFT       0

/***************************************************************************
 *TPIT1_STATE2j - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT1_STATE2j :: TPIT_TRACK_STATE2j [31:00] */
#define BCHP_XPT_RAVE_TPIT1_STATE2j_TPIT_TRACK_STATE2j_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT1_STATE2j_TPIT_TRACK_STATE2j_SHIFT       0

/***************************************************************************
 *TPIT1_STATE2k - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT1_STATE2k :: TPIT_TRACK_STATE2k [31:00] */
#define BCHP_XPT_RAVE_TPIT1_STATE2k_TPIT_TRACK_STATE2k_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT1_STATE2k_TPIT_TRACK_STATE2k_SHIFT       0

/***************************************************************************
 *TPIT1_STATE2l - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT1_STATE2l :: TPIT_TRACK_STATE2l [31:00] */
#define BCHP_XPT_RAVE_TPIT1_STATE2l_TPIT_TRACK_STATE2l_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT1_STATE2l_TPIT_TRACK_STATE2l_SHIFT       0

/***************************************************************************
 *TPIT1_STATE2m - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT1_STATE2m :: TPIT_TRACK_STATE2m [31:00] */
#define BCHP_XPT_RAVE_TPIT1_STATE2m_TPIT_TRACK_STATE2m_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT1_STATE2m_TPIT_TRACK_STATE2m_SHIFT       0

/***************************************************************************
 *TPIT1_STATE_RESERVED0 - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT1_STATE_RESERVED0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_TPIT1_STATE_RESERVED0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_TPIT1_STATE_RESERVED0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *TPIT1_STATE_RESERVED1 - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT1_STATE_RESERVED1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_TPIT1_STATE_RESERVED1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_TPIT1_STATE_RESERVED1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *TPIT1_STATE4 - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT1_STATE4 :: TPIT_CUR_PCR [31:00] */
#define BCHP_XPT_RAVE_TPIT1_STATE4_TPIT_CUR_PCR_MASK               0xffffffff
#define BCHP_XPT_RAVE_TPIT1_STATE4_TPIT_CUR_PCR_SHIFT              0

/***************************************************************************
 *TPIT1_STATE5 - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT1_STATE5 :: TPIT_LAST_PACKET_LO [31:00] */
#define BCHP_XPT_RAVE_TPIT1_STATE5_TPIT_LAST_PACKET_LO_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT1_STATE5_TPIT_LAST_PACKET_LO_SHIFT       0

/***************************************************************************
 *TPIT1_STATE6 - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT1_STATE6 :: TPIT_LAST_EVENT_LO [31:00] */
#define BCHP_XPT_RAVE_TPIT1_STATE6_TPIT_LAST_EVENT_LO_MASK         0xffffffff
#define BCHP_XPT_RAVE_TPIT1_STATE6_TPIT_LAST_EVENT_LO_SHIFT        0

/***************************************************************************
 *TPIT1_STATE7 - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT1_STATE7 :: reserved_for_eco0 [31:20] */
#define BCHP_XPT_RAVE_TPIT1_STATE7_reserved_for_eco0_MASK          0xfff00000
#define BCHP_XPT_RAVE_TPIT1_STATE7_reserved_for_eco0_SHIFT         20

/* XPT_RAVE :: TPIT1_STATE7 :: TPIT_LAST_EVENT_HI [19:10] */
#define BCHP_XPT_RAVE_TPIT1_STATE7_TPIT_LAST_EVENT_HI_MASK         0x000ffc00
#define BCHP_XPT_RAVE_TPIT1_STATE7_TPIT_LAST_EVENT_HI_SHIFT        10

/* XPT_RAVE :: TPIT1_STATE7 :: TPIT_LAST_PACKET_HI [09:00] */
#define BCHP_XPT_RAVE_TPIT1_STATE7_TPIT_LAST_PACKET_HI_MASK        0x000003ff
#define BCHP_XPT_RAVE_TPIT1_STATE7_TPIT_LAST_PACKET_HI_SHIFT       0

/***************************************************************************
 *TPIT1_STATE8 - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT1_STATE8 :: TPIT_LAST_TICK_LO [31:00] */
#define BCHP_XPT_RAVE_TPIT1_STATE8_TPIT_LAST_TICK_LO_MASK          0xffffffff
#define BCHP_XPT_RAVE_TPIT1_STATE8_TPIT_LAST_TICK_LO_SHIFT         0

/***************************************************************************
 *TPIT1_STATE9 - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT1_STATE9 :: reserved_for_eco0 [31:10] */
#define BCHP_XPT_RAVE_TPIT1_STATE9_reserved_for_eco0_MASK          0xfffffc00
#define BCHP_XPT_RAVE_TPIT1_STATE9_reserved_for_eco0_SHIFT         10

/* XPT_RAVE :: TPIT1_STATE9 :: TPIT_LAST_TICK_HI [09:00] */
#define BCHP_XPT_RAVE_TPIT1_STATE9_TPIT_LAST_TICK_HI_MASK          0x000003ff
#define BCHP_XPT_RAVE_TPIT1_STATE9_TPIT_LAST_TICK_HI_SHIFT         0

/***************************************************************************
 *TPIT2_CTRL1 - TPIT  Control Register 1
 ***************************************************************************/
/* XPT_RAVE :: TPIT2_CTRL1 :: reserved_for_eco0 [31:09] */
#define BCHP_XPT_RAVE_TPIT2_CTRL1_reserved_for_eco0_MASK           0xfffffe00
#define BCHP_XPT_RAVE_TPIT2_CTRL1_reserved_for_eco0_SHIFT          9

/* XPT_RAVE :: TPIT2_CTRL1 :: SC_CHANGE_ADAP_IGNORE [08:08] */
#define BCHP_XPT_RAVE_TPIT2_CTRL1_SC_CHANGE_ADAP_IGNORE_MASK       0x00000100
#define BCHP_XPT_RAVE_TPIT2_CTRL1_SC_CHANGE_ADAP_IGNORE_SHIFT      8

/* XPT_RAVE :: TPIT2_CTRL1 :: TPIT_TIME_TICK_EN [07:07] */
#define BCHP_XPT_RAVE_TPIT2_CTRL1_TPIT_TIME_TICK_EN_MASK           0x00000080
#define BCHP_XPT_RAVE_TPIT2_CTRL1_TPIT_TIME_TICK_EN_SHIFT          7

/* XPT_RAVE :: TPIT2_CTRL1 :: TPIT_SPAN_SECTION_EN [06:05] */
#define BCHP_XPT_RAVE_TPIT2_CTRL1_TPIT_SPAN_SECTION_EN_MASK        0x00000060
#define BCHP_XPT_RAVE_TPIT2_CTRL1_TPIT_SPAN_SECTION_EN_SHIFT       5

/* XPT_RAVE :: TPIT2_CTRL1 :: TPIT_PCR_MODE [04:04] */
#define BCHP_XPT_RAVE_TPIT2_CTRL1_TPIT_PCR_MODE_MASK               0x00000010
#define BCHP_XPT_RAVE_TPIT2_CTRL1_TPIT_PCR_MODE_SHIFT              4

/* XPT_RAVE :: TPIT2_CTRL1 :: TPIT_EVENT_IDLE_EN [03:03] */
#define BCHP_XPT_RAVE_TPIT2_CTRL1_TPIT_EVENT_IDLE_EN_MASK          0x00000008
#define BCHP_XPT_RAVE_TPIT2_CTRL1_TPIT_EVENT_IDLE_EN_SHIFT         3

/* XPT_RAVE :: TPIT2_CTRL1 :: reserved_for_eco1 [02:02] */
#define BCHP_XPT_RAVE_TPIT2_CTRL1_reserved_for_eco1_MASK           0x00000004
#define BCHP_XPT_RAVE_TPIT2_CTRL1_reserved_for_eco1_SHIFT          2

/* XPT_RAVE :: TPIT2_CTRL1 :: TPIT_RECORD_IDLE_EN [01:01] */
#define BCHP_XPT_RAVE_TPIT2_CTRL1_TPIT_RECORD_IDLE_EN_MASK         0x00000002
#define BCHP_XPT_RAVE_TPIT2_CTRL1_TPIT_RECORD_IDLE_EN_SHIFT        1

/* XPT_RAVE :: TPIT2_CTRL1 :: TPIT_FIRST_PACKET_EN [00:00] */
#define BCHP_XPT_RAVE_TPIT2_CTRL1_TPIT_FIRST_PACKET_EN_MASK        0x00000001
#define BCHP_XPT_RAVE_TPIT2_CTRL1_TPIT_FIRST_PACKET_EN_SHIFT       0

/***************************************************************************
 *TPIT2_COR1 - TPIT  Corrupt Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT2_COR1 :: reserved_for_eco0 [31:24] */
#define BCHP_XPT_RAVE_TPIT2_COR1_reserved_for_eco0_MASK            0xff000000
#define BCHP_XPT_RAVE_TPIT2_COR1_reserved_for_eco0_SHIFT           24

/* XPT_RAVE :: TPIT2_COR1 :: REC_CORRUPT_BYTE [23:16] */
#define BCHP_XPT_RAVE_TPIT2_COR1_REC_CORRUPT_BYTE_MASK             0x00ff0000
#define BCHP_XPT_RAVE_TPIT2_COR1_REC_CORRUPT_BYTE_SHIFT            16

/* XPT_RAVE :: TPIT2_COR1 :: REC_CORRUPT_START [15:08] */
#define BCHP_XPT_RAVE_TPIT2_COR1_REC_CORRUPT_START_MASK            0x0000ff00
#define BCHP_XPT_RAVE_TPIT2_COR1_REC_CORRUPT_START_SHIFT           8

/* XPT_RAVE :: TPIT2_COR1 :: REC_CORRUPT_END [07:00] */
#define BCHP_XPT_RAVE_TPIT2_COR1_REC_CORRUPT_END_MASK              0x000000ff
#define BCHP_XPT_RAVE_TPIT2_COR1_REC_CORRUPT_END_SHIFT             0

/***************************************************************************
 *TPIT2_TID - TPIT TID Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT2_TID :: reserved_for_eco0 [31:24] */
#define BCHP_XPT_RAVE_TPIT2_TID_reserved_for_eco0_MASK             0xff000000
#define BCHP_XPT_RAVE_TPIT2_TID_reserved_for_eco0_SHIFT            24

/* XPT_RAVE :: TPIT2_TID :: ECM_TID_ODD [23:16] */
#define BCHP_XPT_RAVE_TPIT2_TID_ECM_TID_ODD_MASK                   0x00ff0000
#define BCHP_XPT_RAVE_TPIT2_TID_ECM_TID_ODD_SHIFT                  16

/* XPT_RAVE :: TPIT2_TID :: ECM_TID_EVEN [15:08] */
#define BCHP_XPT_RAVE_TPIT2_TID_ECM_TID_EVEN_MASK                  0x0000ff00
#define BCHP_XPT_RAVE_TPIT2_TID_ECM_TID_EVEN_SHIFT                 8

/* XPT_RAVE :: TPIT2_TID :: reserved_for_eco1 [07:00] */
#define BCHP_XPT_RAVE_TPIT2_TID_reserved_for_eco1_MASK             0x000000ff
#define BCHP_XPT_RAVE_TPIT2_TID_reserved_for_eco1_SHIFT            0

/***************************************************************************
 *TPIT2_TID2 - TPIT TID Register 2
 ***************************************************************************/
/* XPT_RAVE :: TPIT2_TID2 :: ECM_TID_ODD3 [31:24] */
#define BCHP_XPT_RAVE_TPIT2_TID2_ECM_TID_ODD3_MASK                 0xff000000
#define BCHP_XPT_RAVE_TPIT2_TID2_ECM_TID_ODD3_SHIFT                24

/* XPT_RAVE :: TPIT2_TID2 :: ECM_TID_EVEN3 [23:16] */
#define BCHP_XPT_RAVE_TPIT2_TID2_ECM_TID_EVEN3_MASK                0x00ff0000
#define BCHP_XPT_RAVE_TPIT2_TID2_ECM_TID_EVEN3_SHIFT               16

/* XPT_RAVE :: TPIT2_TID2 :: ECM_TID_ODD2 [15:08] */
#define BCHP_XPT_RAVE_TPIT2_TID2_ECM_TID_ODD2_MASK                 0x0000ff00
#define BCHP_XPT_RAVE_TPIT2_TID2_ECM_TID_ODD2_SHIFT                8

/* XPT_RAVE :: TPIT2_TID2 :: ECM_TID_EVEN2 [07:00] */
#define BCHP_XPT_RAVE_TPIT2_TID2_ECM_TID_EVEN2_MASK                0x000000ff
#define BCHP_XPT_RAVE_TPIT2_TID2_ECM_TID_EVEN2_SHIFT               0

/***************************************************************************
 *TPIT2_STATE0 - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT2_STATE0 :: TPIT_TRACK_STATE0 [31:00] */
#define BCHP_XPT_RAVE_TPIT2_STATE0_TPIT_TRACK_STATE0_MASK          0xffffffff
#define BCHP_XPT_RAVE_TPIT2_STATE0_TPIT_TRACK_STATE0_SHIFT         0

/***************************************************************************
 *TPIT2_STATE1 - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT2_STATE1 :: TPIT_TRACK_STATE1 [31:00] */
#define BCHP_XPT_RAVE_TPIT2_STATE1_TPIT_TRACK_STATE1_MASK          0xffffffff
#define BCHP_XPT_RAVE_TPIT2_STATE1_TPIT_TRACK_STATE1_SHIFT         0

/***************************************************************************
 *TPIT2_STATE2 - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT2_STATE2 :: TPIT_TRACK_STATE2 [31:00] */
#define BCHP_XPT_RAVE_TPIT2_STATE2_TPIT_TRACK_STATE2_MASK          0xffffffff
#define BCHP_XPT_RAVE_TPIT2_STATE2_TPIT_TRACK_STATE2_SHIFT         0

/***************************************************************************
 *TPIT2_STATE2a - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT2_STATE2a :: TPIT_TRACK_STATE2a [31:00] */
#define BCHP_XPT_RAVE_TPIT2_STATE2a_TPIT_TRACK_STATE2a_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT2_STATE2a_TPIT_TRACK_STATE2a_SHIFT       0

/***************************************************************************
 *TPIT2_STATE2b - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT2_STATE2b :: TPIT_TRACK_STATE2b [31:00] */
#define BCHP_XPT_RAVE_TPIT2_STATE2b_TPIT_TRACK_STATE2b_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT2_STATE2b_TPIT_TRACK_STATE2b_SHIFT       0

/***************************************************************************
 *TPIT2_STATE2c - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT2_STATE2c :: TPIT_TRACK_STATE2c [31:00] */
#define BCHP_XPT_RAVE_TPIT2_STATE2c_TPIT_TRACK_STATE2c_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT2_STATE2c_TPIT_TRACK_STATE2c_SHIFT       0

/***************************************************************************
 *TPIT2_STATE2d - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT2_STATE2d :: TPIT_TRACK_STATE2d [31:00] */
#define BCHP_XPT_RAVE_TPIT2_STATE2d_TPIT_TRACK_STATE2d_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT2_STATE2d_TPIT_TRACK_STATE2d_SHIFT       0

/***************************************************************************
 *TPIT2_STATE2e - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT2_STATE2e :: TPIT_TRACK_STATE2e [31:00] */
#define BCHP_XPT_RAVE_TPIT2_STATE2e_TPIT_TRACK_STATE2e_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT2_STATE2e_TPIT_TRACK_STATE2e_SHIFT       0

/***************************************************************************
 *TPIT2_STATE2f - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT2_STATE2f :: TPIT_TRACK_STATE2f [31:00] */
#define BCHP_XPT_RAVE_TPIT2_STATE2f_TPIT_TRACK_STATE2f_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT2_STATE2f_TPIT_TRACK_STATE2f_SHIFT       0

/***************************************************************************
 *TPIT2_STATE2g - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT2_STATE2g :: TPIT_TRACK_STATE2g [31:00] */
#define BCHP_XPT_RAVE_TPIT2_STATE2g_TPIT_TRACK_STATE2g_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT2_STATE2g_TPIT_TRACK_STATE2g_SHIFT       0

/***************************************************************************
 *TPIT2_STATE2h - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT2_STATE2h :: TPIT_TRACK_STATE2h [31:00] */
#define BCHP_XPT_RAVE_TPIT2_STATE2h_TPIT_TRACK_STATE2h_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT2_STATE2h_TPIT_TRACK_STATE2h_SHIFT       0

/***************************************************************************
 *TPIT2_STATE2i - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT2_STATE2i :: TPIT_TRACK_STATE2i [31:00] */
#define BCHP_XPT_RAVE_TPIT2_STATE2i_TPIT_TRACK_STATE2i_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT2_STATE2i_TPIT_TRACK_STATE2i_SHIFT       0

/***************************************************************************
 *TPIT2_STATE2j - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT2_STATE2j :: TPIT_TRACK_STATE2j [31:00] */
#define BCHP_XPT_RAVE_TPIT2_STATE2j_TPIT_TRACK_STATE2j_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT2_STATE2j_TPIT_TRACK_STATE2j_SHIFT       0

/***************************************************************************
 *TPIT2_STATE2k - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT2_STATE2k :: TPIT_TRACK_STATE2k [31:00] */
#define BCHP_XPT_RAVE_TPIT2_STATE2k_TPIT_TRACK_STATE2k_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT2_STATE2k_TPIT_TRACK_STATE2k_SHIFT       0

/***************************************************************************
 *TPIT2_STATE2l - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT2_STATE2l :: TPIT_TRACK_STATE2l [31:00] */
#define BCHP_XPT_RAVE_TPIT2_STATE2l_TPIT_TRACK_STATE2l_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT2_STATE2l_TPIT_TRACK_STATE2l_SHIFT       0

/***************************************************************************
 *TPIT2_STATE2m - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT2_STATE2m :: TPIT_TRACK_STATE2m [31:00] */
#define BCHP_XPT_RAVE_TPIT2_STATE2m_TPIT_TRACK_STATE2m_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT2_STATE2m_TPIT_TRACK_STATE2m_SHIFT       0

/***************************************************************************
 *TPIT2_STATE_RESERVED0 - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT2_STATE_RESERVED0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_TPIT2_STATE_RESERVED0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_TPIT2_STATE_RESERVED0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *TPIT2_STATE_RESERVED1 - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT2_STATE_RESERVED1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_TPIT2_STATE_RESERVED1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_TPIT2_STATE_RESERVED1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *TPIT2_STATE4 - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT2_STATE4 :: TPIT_CUR_PCR [31:00] */
#define BCHP_XPT_RAVE_TPIT2_STATE4_TPIT_CUR_PCR_MASK               0xffffffff
#define BCHP_XPT_RAVE_TPIT2_STATE4_TPIT_CUR_PCR_SHIFT              0

/***************************************************************************
 *TPIT2_STATE5 - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT2_STATE5 :: TPIT_LAST_PACKET_LO [31:00] */
#define BCHP_XPT_RAVE_TPIT2_STATE5_TPIT_LAST_PACKET_LO_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT2_STATE5_TPIT_LAST_PACKET_LO_SHIFT       0

/***************************************************************************
 *TPIT2_STATE6 - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT2_STATE6 :: TPIT_LAST_EVENT_LO [31:00] */
#define BCHP_XPT_RAVE_TPIT2_STATE6_TPIT_LAST_EVENT_LO_MASK         0xffffffff
#define BCHP_XPT_RAVE_TPIT2_STATE6_TPIT_LAST_EVENT_LO_SHIFT        0

/***************************************************************************
 *TPIT2_STATE7 - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT2_STATE7 :: reserved_for_eco0 [31:20] */
#define BCHP_XPT_RAVE_TPIT2_STATE7_reserved_for_eco0_MASK          0xfff00000
#define BCHP_XPT_RAVE_TPIT2_STATE7_reserved_for_eco0_SHIFT         20

/* XPT_RAVE :: TPIT2_STATE7 :: TPIT_LAST_EVENT_HI [19:10] */
#define BCHP_XPT_RAVE_TPIT2_STATE7_TPIT_LAST_EVENT_HI_MASK         0x000ffc00
#define BCHP_XPT_RAVE_TPIT2_STATE7_TPIT_LAST_EVENT_HI_SHIFT        10

/* XPT_RAVE :: TPIT2_STATE7 :: TPIT_LAST_PACKET_HI [09:00] */
#define BCHP_XPT_RAVE_TPIT2_STATE7_TPIT_LAST_PACKET_HI_MASK        0x000003ff
#define BCHP_XPT_RAVE_TPIT2_STATE7_TPIT_LAST_PACKET_HI_SHIFT       0

/***************************************************************************
 *TPIT2_STATE8 - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT2_STATE8 :: TPIT_LAST_TICK_LO [31:00] */
#define BCHP_XPT_RAVE_TPIT2_STATE8_TPIT_LAST_TICK_LO_MASK          0xffffffff
#define BCHP_XPT_RAVE_TPIT2_STATE8_TPIT_LAST_TICK_LO_SHIFT         0

/***************************************************************************
 *TPIT2_STATE9 - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT2_STATE9 :: reserved_for_eco0 [31:10] */
#define BCHP_XPT_RAVE_TPIT2_STATE9_reserved_for_eco0_MASK          0xfffffc00
#define BCHP_XPT_RAVE_TPIT2_STATE9_reserved_for_eco0_SHIFT         10

/* XPT_RAVE :: TPIT2_STATE9 :: TPIT_LAST_TICK_HI [09:00] */
#define BCHP_XPT_RAVE_TPIT2_STATE9_TPIT_LAST_TICK_HI_MASK          0x000003ff
#define BCHP_XPT_RAVE_TPIT2_STATE9_TPIT_LAST_TICK_HI_SHIFT         0

/***************************************************************************
 *TPIT3_CTRL1 - TPIT  Control Register 1
 ***************************************************************************/
/* XPT_RAVE :: TPIT3_CTRL1 :: reserved_for_eco0 [31:09] */
#define BCHP_XPT_RAVE_TPIT3_CTRL1_reserved_for_eco0_MASK           0xfffffe00
#define BCHP_XPT_RAVE_TPIT3_CTRL1_reserved_for_eco0_SHIFT          9

/* XPT_RAVE :: TPIT3_CTRL1 :: SC_CHANGE_ADAP_IGNORE [08:08] */
#define BCHP_XPT_RAVE_TPIT3_CTRL1_SC_CHANGE_ADAP_IGNORE_MASK       0x00000100
#define BCHP_XPT_RAVE_TPIT3_CTRL1_SC_CHANGE_ADAP_IGNORE_SHIFT      8

/* XPT_RAVE :: TPIT3_CTRL1 :: TPIT_TIME_TICK_EN [07:07] */
#define BCHP_XPT_RAVE_TPIT3_CTRL1_TPIT_TIME_TICK_EN_MASK           0x00000080
#define BCHP_XPT_RAVE_TPIT3_CTRL1_TPIT_TIME_TICK_EN_SHIFT          7

/* XPT_RAVE :: TPIT3_CTRL1 :: TPIT_SPAN_SECTION_EN [06:05] */
#define BCHP_XPT_RAVE_TPIT3_CTRL1_TPIT_SPAN_SECTION_EN_MASK        0x00000060
#define BCHP_XPT_RAVE_TPIT3_CTRL1_TPIT_SPAN_SECTION_EN_SHIFT       5

/* XPT_RAVE :: TPIT3_CTRL1 :: TPIT_PCR_MODE [04:04] */
#define BCHP_XPT_RAVE_TPIT3_CTRL1_TPIT_PCR_MODE_MASK               0x00000010
#define BCHP_XPT_RAVE_TPIT3_CTRL1_TPIT_PCR_MODE_SHIFT              4

/* XPT_RAVE :: TPIT3_CTRL1 :: TPIT_EVENT_IDLE_EN [03:03] */
#define BCHP_XPT_RAVE_TPIT3_CTRL1_TPIT_EVENT_IDLE_EN_MASK          0x00000008
#define BCHP_XPT_RAVE_TPIT3_CTRL1_TPIT_EVENT_IDLE_EN_SHIFT         3

/* XPT_RAVE :: TPIT3_CTRL1 :: reserved_for_eco1 [02:02] */
#define BCHP_XPT_RAVE_TPIT3_CTRL1_reserved_for_eco1_MASK           0x00000004
#define BCHP_XPT_RAVE_TPIT3_CTRL1_reserved_for_eco1_SHIFT          2

/* XPT_RAVE :: TPIT3_CTRL1 :: TPIT_RECORD_IDLE_EN [01:01] */
#define BCHP_XPT_RAVE_TPIT3_CTRL1_TPIT_RECORD_IDLE_EN_MASK         0x00000002
#define BCHP_XPT_RAVE_TPIT3_CTRL1_TPIT_RECORD_IDLE_EN_SHIFT        1

/* XPT_RAVE :: TPIT3_CTRL1 :: TPIT_FIRST_PACKET_EN [00:00] */
#define BCHP_XPT_RAVE_TPIT3_CTRL1_TPIT_FIRST_PACKET_EN_MASK        0x00000001
#define BCHP_XPT_RAVE_TPIT3_CTRL1_TPIT_FIRST_PACKET_EN_SHIFT       0

/***************************************************************************
 *TPIT3_COR1 - TPIT  Corrupt Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT3_COR1 :: reserved_for_eco0 [31:24] */
#define BCHP_XPT_RAVE_TPIT3_COR1_reserved_for_eco0_MASK            0xff000000
#define BCHP_XPT_RAVE_TPIT3_COR1_reserved_for_eco0_SHIFT           24

/* XPT_RAVE :: TPIT3_COR1 :: REC_CORRUPT_BYTE [23:16] */
#define BCHP_XPT_RAVE_TPIT3_COR1_REC_CORRUPT_BYTE_MASK             0x00ff0000
#define BCHP_XPT_RAVE_TPIT3_COR1_REC_CORRUPT_BYTE_SHIFT            16

/* XPT_RAVE :: TPIT3_COR1 :: REC_CORRUPT_START [15:08] */
#define BCHP_XPT_RAVE_TPIT3_COR1_REC_CORRUPT_START_MASK            0x0000ff00
#define BCHP_XPT_RAVE_TPIT3_COR1_REC_CORRUPT_START_SHIFT           8

/* XPT_RAVE :: TPIT3_COR1 :: REC_CORRUPT_END [07:00] */
#define BCHP_XPT_RAVE_TPIT3_COR1_REC_CORRUPT_END_MASK              0x000000ff
#define BCHP_XPT_RAVE_TPIT3_COR1_REC_CORRUPT_END_SHIFT             0

/***************************************************************************
 *TPIT3_TID - TPIT TID Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT3_TID :: reserved_for_eco0 [31:24] */
#define BCHP_XPT_RAVE_TPIT3_TID_reserved_for_eco0_MASK             0xff000000
#define BCHP_XPT_RAVE_TPIT3_TID_reserved_for_eco0_SHIFT            24

/* XPT_RAVE :: TPIT3_TID :: ECM_TID_ODD [23:16] */
#define BCHP_XPT_RAVE_TPIT3_TID_ECM_TID_ODD_MASK                   0x00ff0000
#define BCHP_XPT_RAVE_TPIT3_TID_ECM_TID_ODD_SHIFT                  16

/* XPT_RAVE :: TPIT3_TID :: ECM_TID_EVEN [15:08] */
#define BCHP_XPT_RAVE_TPIT3_TID_ECM_TID_EVEN_MASK                  0x0000ff00
#define BCHP_XPT_RAVE_TPIT3_TID_ECM_TID_EVEN_SHIFT                 8

/* XPT_RAVE :: TPIT3_TID :: reserved_for_eco1 [07:00] */
#define BCHP_XPT_RAVE_TPIT3_TID_reserved_for_eco1_MASK             0x000000ff
#define BCHP_XPT_RAVE_TPIT3_TID_reserved_for_eco1_SHIFT            0

/***************************************************************************
 *TPIT3_TID2 - TPIT TID Register 2
 ***************************************************************************/
/* XPT_RAVE :: TPIT3_TID2 :: ECM_TID_ODD3 [31:24] */
#define BCHP_XPT_RAVE_TPIT3_TID2_ECM_TID_ODD3_MASK                 0xff000000
#define BCHP_XPT_RAVE_TPIT3_TID2_ECM_TID_ODD3_SHIFT                24

/* XPT_RAVE :: TPIT3_TID2 :: ECM_TID_EVEN3 [23:16] */
#define BCHP_XPT_RAVE_TPIT3_TID2_ECM_TID_EVEN3_MASK                0x00ff0000
#define BCHP_XPT_RAVE_TPIT3_TID2_ECM_TID_EVEN3_SHIFT               16

/* XPT_RAVE :: TPIT3_TID2 :: ECM_TID_ODD2 [15:08] */
#define BCHP_XPT_RAVE_TPIT3_TID2_ECM_TID_ODD2_MASK                 0x0000ff00
#define BCHP_XPT_RAVE_TPIT3_TID2_ECM_TID_ODD2_SHIFT                8

/* XPT_RAVE :: TPIT3_TID2 :: ECM_TID_EVEN2 [07:00] */
#define BCHP_XPT_RAVE_TPIT3_TID2_ECM_TID_EVEN2_MASK                0x000000ff
#define BCHP_XPT_RAVE_TPIT3_TID2_ECM_TID_EVEN2_SHIFT               0

/***************************************************************************
 *TPIT3_STATE0 - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT3_STATE0 :: TPIT_TRACK_STATE0 [31:00] */
#define BCHP_XPT_RAVE_TPIT3_STATE0_TPIT_TRACK_STATE0_MASK          0xffffffff
#define BCHP_XPT_RAVE_TPIT3_STATE0_TPIT_TRACK_STATE0_SHIFT         0

/***************************************************************************
 *TPIT3_STATE1 - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT3_STATE1 :: TPIT_TRACK_STATE1 [31:00] */
#define BCHP_XPT_RAVE_TPIT3_STATE1_TPIT_TRACK_STATE1_MASK          0xffffffff
#define BCHP_XPT_RAVE_TPIT3_STATE1_TPIT_TRACK_STATE1_SHIFT         0

/***************************************************************************
 *TPIT3_STATE2 - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT3_STATE2 :: TPIT_TRACK_STATE2 [31:00] */
#define BCHP_XPT_RAVE_TPIT3_STATE2_TPIT_TRACK_STATE2_MASK          0xffffffff
#define BCHP_XPT_RAVE_TPIT3_STATE2_TPIT_TRACK_STATE2_SHIFT         0

/***************************************************************************
 *TPIT3_STATE2a - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT3_STATE2a :: TPIT_TRACK_STATE2a [31:00] */
#define BCHP_XPT_RAVE_TPIT3_STATE2a_TPIT_TRACK_STATE2a_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT3_STATE2a_TPIT_TRACK_STATE2a_SHIFT       0

/***************************************************************************
 *TPIT3_STATE2b - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT3_STATE2b :: TPIT_TRACK_STATE2b [31:00] */
#define BCHP_XPT_RAVE_TPIT3_STATE2b_TPIT_TRACK_STATE2b_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT3_STATE2b_TPIT_TRACK_STATE2b_SHIFT       0

/***************************************************************************
 *TPIT3_STATE2c - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT3_STATE2c :: TPIT_TRACK_STATE2c [31:00] */
#define BCHP_XPT_RAVE_TPIT3_STATE2c_TPIT_TRACK_STATE2c_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT3_STATE2c_TPIT_TRACK_STATE2c_SHIFT       0

/***************************************************************************
 *TPIT3_STATE2d - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT3_STATE2d :: TPIT_TRACK_STATE2d [31:00] */
#define BCHP_XPT_RAVE_TPIT3_STATE2d_TPIT_TRACK_STATE2d_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT3_STATE2d_TPIT_TRACK_STATE2d_SHIFT       0

/***************************************************************************
 *TPIT3_STATE2e - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT3_STATE2e :: TPIT_TRACK_STATE2e [31:00] */
#define BCHP_XPT_RAVE_TPIT3_STATE2e_TPIT_TRACK_STATE2e_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT3_STATE2e_TPIT_TRACK_STATE2e_SHIFT       0

/***************************************************************************
 *TPIT3_STATE2f - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT3_STATE2f :: TPIT_TRACK_STATE2f [31:00] */
#define BCHP_XPT_RAVE_TPIT3_STATE2f_TPIT_TRACK_STATE2f_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT3_STATE2f_TPIT_TRACK_STATE2f_SHIFT       0

/***************************************************************************
 *TPIT3_STATE2g - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT3_STATE2g :: TPIT_TRACK_STATE2g [31:00] */
#define BCHP_XPT_RAVE_TPIT3_STATE2g_TPIT_TRACK_STATE2g_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT3_STATE2g_TPIT_TRACK_STATE2g_SHIFT       0

/***************************************************************************
 *TPIT3_STATE2h - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT3_STATE2h :: TPIT_TRACK_STATE2h [31:00] */
#define BCHP_XPT_RAVE_TPIT3_STATE2h_TPIT_TRACK_STATE2h_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT3_STATE2h_TPIT_TRACK_STATE2h_SHIFT       0

/***************************************************************************
 *TPIT3_STATE2i - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT3_STATE2i :: TPIT_TRACK_STATE2i [31:00] */
#define BCHP_XPT_RAVE_TPIT3_STATE2i_TPIT_TRACK_STATE2i_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT3_STATE2i_TPIT_TRACK_STATE2i_SHIFT       0

/***************************************************************************
 *TPIT3_STATE2j - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT3_STATE2j :: TPIT_TRACK_STATE2j [31:00] */
#define BCHP_XPT_RAVE_TPIT3_STATE2j_TPIT_TRACK_STATE2j_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT3_STATE2j_TPIT_TRACK_STATE2j_SHIFT       0

/***************************************************************************
 *TPIT3_STATE2k - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT3_STATE2k :: TPIT_TRACK_STATE2k [31:00] */
#define BCHP_XPT_RAVE_TPIT3_STATE2k_TPIT_TRACK_STATE2k_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT3_STATE2k_TPIT_TRACK_STATE2k_SHIFT       0

/***************************************************************************
 *TPIT3_STATE2l - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT3_STATE2l :: TPIT_TRACK_STATE2l [31:00] */
#define BCHP_XPT_RAVE_TPIT3_STATE2l_TPIT_TRACK_STATE2l_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT3_STATE2l_TPIT_TRACK_STATE2l_SHIFT       0

/***************************************************************************
 *TPIT3_STATE2m - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT3_STATE2m :: TPIT_TRACK_STATE2m [31:00] */
#define BCHP_XPT_RAVE_TPIT3_STATE2m_TPIT_TRACK_STATE2m_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT3_STATE2m_TPIT_TRACK_STATE2m_SHIFT       0

/***************************************************************************
 *TPIT3_STATE_RESERVED0 - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT3_STATE_RESERVED0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_TPIT3_STATE_RESERVED0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_TPIT3_STATE_RESERVED0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *TPIT3_STATE_RESERVED1 - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT3_STATE_RESERVED1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_TPIT3_STATE_RESERVED1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_TPIT3_STATE_RESERVED1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *TPIT3_STATE4 - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT3_STATE4 :: TPIT_CUR_PCR [31:00] */
#define BCHP_XPT_RAVE_TPIT3_STATE4_TPIT_CUR_PCR_MASK               0xffffffff
#define BCHP_XPT_RAVE_TPIT3_STATE4_TPIT_CUR_PCR_SHIFT              0

/***************************************************************************
 *TPIT3_STATE5 - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT3_STATE5 :: TPIT_LAST_PACKET_LO [31:00] */
#define BCHP_XPT_RAVE_TPIT3_STATE5_TPIT_LAST_PACKET_LO_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT3_STATE5_TPIT_LAST_PACKET_LO_SHIFT       0

/***************************************************************************
 *TPIT3_STATE6 - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT3_STATE6 :: TPIT_LAST_EVENT_LO [31:00] */
#define BCHP_XPT_RAVE_TPIT3_STATE6_TPIT_LAST_EVENT_LO_MASK         0xffffffff
#define BCHP_XPT_RAVE_TPIT3_STATE6_TPIT_LAST_EVENT_LO_SHIFT        0

/***************************************************************************
 *TPIT3_STATE7 - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT3_STATE7 :: reserved_for_eco0 [31:20] */
#define BCHP_XPT_RAVE_TPIT3_STATE7_reserved_for_eco0_MASK          0xfff00000
#define BCHP_XPT_RAVE_TPIT3_STATE7_reserved_for_eco0_SHIFT         20

/* XPT_RAVE :: TPIT3_STATE7 :: TPIT_LAST_EVENT_HI [19:10] */
#define BCHP_XPT_RAVE_TPIT3_STATE7_TPIT_LAST_EVENT_HI_MASK         0x000ffc00
#define BCHP_XPT_RAVE_TPIT3_STATE7_TPIT_LAST_EVENT_HI_SHIFT        10

/* XPT_RAVE :: TPIT3_STATE7 :: TPIT_LAST_PACKET_HI [09:00] */
#define BCHP_XPT_RAVE_TPIT3_STATE7_TPIT_LAST_PACKET_HI_MASK        0x000003ff
#define BCHP_XPT_RAVE_TPIT3_STATE7_TPIT_LAST_PACKET_HI_SHIFT       0

/***************************************************************************
 *TPIT3_STATE8 - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT3_STATE8 :: TPIT_LAST_TICK_LO [31:00] */
#define BCHP_XPT_RAVE_TPIT3_STATE8_TPIT_LAST_TICK_LO_MASK          0xffffffff
#define BCHP_XPT_RAVE_TPIT3_STATE8_TPIT_LAST_TICK_LO_SHIFT         0

/***************************************************************************
 *TPIT3_STATE9 - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT3_STATE9 :: reserved_for_eco0 [31:10] */
#define BCHP_XPT_RAVE_TPIT3_STATE9_reserved_for_eco0_MASK          0xfffffc00
#define BCHP_XPT_RAVE_TPIT3_STATE9_reserved_for_eco0_SHIFT         10

/* XPT_RAVE :: TPIT3_STATE9 :: TPIT_LAST_TICK_HI [09:00] */
#define BCHP_XPT_RAVE_TPIT3_STATE9_TPIT_LAST_TICK_HI_MASK          0x000003ff
#define BCHP_XPT_RAVE_TPIT3_STATE9_TPIT_LAST_TICK_HI_SHIFT         0

/***************************************************************************
 *TPIT4_CTRL1 - TPIT  Control Register 1
 ***************************************************************************/
/* XPT_RAVE :: TPIT4_CTRL1 :: reserved_for_eco0 [31:09] */
#define BCHP_XPT_RAVE_TPIT4_CTRL1_reserved_for_eco0_MASK           0xfffffe00
#define BCHP_XPT_RAVE_TPIT4_CTRL1_reserved_for_eco0_SHIFT          9

/* XPT_RAVE :: TPIT4_CTRL1 :: SC_CHANGE_ADAP_IGNORE [08:08] */
#define BCHP_XPT_RAVE_TPIT4_CTRL1_SC_CHANGE_ADAP_IGNORE_MASK       0x00000100
#define BCHP_XPT_RAVE_TPIT4_CTRL1_SC_CHANGE_ADAP_IGNORE_SHIFT      8

/* XPT_RAVE :: TPIT4_CTRL1 :: TPIT_TIME_TICK_EN [07:07] */
#define BCHP_XPT_RAVE_TPIT4_CTRL1_TPIT_TIME_TICK_EN_MASK           0x00000080
#define BCHP_XPT_RAVE_TPIT4_CTRL1_TPIT_TIME_TICK_EN_SHIFT          7

/* XPT_RAVE :: TPIT4_CTRL1 :: TPIT_SPAN_SECTION_EN [06:05] */
#define BCHP_XPT_RAVE_TPIT4_CTRL1_TPIT_SPAN_SECTION_EN_MASK        0x00000060
#define BCHP_XPT_RAVE_TPIT4_CTRL1_TPIT_SPAN_SECTION_EN_SHIFT       5

/* XPT_RAVE :: TPIT4_CTRL1 :: TPIT_PCR_MODE [04:04] */
#define BCHP_XPT_RAVE_TPIT4_CTRL1_TPIT_PCR_MODE_MASK               0x00000010
#define BCHP_XPT_RAVE_TPIT4_CTRL1_TPIT_PCR_MODE_SHIFT              4

/* XPT_RAVE :: TPIT4_CTRL1 :: TPIT_EVENT_IDLE_EN [03:03] */
#define BCHP_XPT_RAVE_TPIT4_CTRL1_TPIT_EVENT_IDLE_EN_MASK          0x00000008
#define BCHP_XPT_RAVE_TPIT4_CTRL1_TPIT_EVENT_IDLE_EN_SHIFT         3

/* XPT_RAVE :: TPIT4_CTRL1 :: reserved_for_eco1 [02:02] */
#define BCHP_XPT_RAVE_TPIT4_CTRL1_reserved_for_eco1_MASK           0x00000004
#define BCHP_XPT_RAVE_TPIT4_CTRL1_reserved_for_eco1_SHIFT          2

/* XPT_RAVE :: TPIT4_CTRL1 :: TPIT_RECORD_IDLE_EN [01:01] */
#define BCHP_XPT_RAVE_TPIT4_CTRL1_TPIT_RECORD_IDLE_EN_MASK         0x00000002
#define BCHP_XPT_RAVE_TPIT4_CTRL1_TPIT_RECORD_IDLE_EN_SHIFT        1

/* XPT_RAVE :: TPIT4_CTRL1 :: TPIT_FIRST_PACKET_EN [00:00] */
#define BCHP_XPT_RAVE_TPIT4_CTRL1_TPIT_FIRST_PACKET_EN_MASK        0x00000001
#define BCHP_XPT_RAVE_TPIT4_CTRL1_TPIT_FIRST_PACKET_EN_SHIFT       0

/***************************************************************************
 *TPIT4_COR1 - TPIT  Corrupt Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT4_COR1 :: reserved_for_eco0 [31:24] */
#define BCHP_XPT_RAVE_TPIT4_COR1_reserved_for_eco0_MASK            0xff000000
#define BCHP_XPT_RAVE_TPIT4_COR1_reserved_for_eco0_SHIFT           24

/* XPT_RAVE :: TPIT4_COR1 :: REC_CORRUPT_BYTE [23:16] */
#define BCHP_XPT_RAVE_TPIT4_COR1_REC_CORRUPT_BYTE_MASK             0x00ff0000
#define BCHP_XPT_RAVE_TPIT4_COR1_REC_CORRUPT_BYTE_SHIFT            16

/* XPT_RAVE :: TPIT4_COR1 :: REC_CORRUPT_START [15:08] */
#define BCHP_XPT_RAVE_TPIT4_COR1_REC_CORRUPT_START_MASK            0x0000ff00
#define BCHP_XPT_RAVE_TPIT4_COR1_REC_CORRUPT_START_SHIFT           8

/* XPT_RAVE :: TPIT4_COR1 :: REC_CORRUPT_END [07:00] */
#define BCHP_XPT_RAVE_TPIT4_COR1_REC_CORRUPT_END_MASK              0x000000ff
#define BCHP_XPT_RAVE_TPIT4_COR1_REC_CORRUPT_END_SHIFT             0

/***************************************************************************
 *TPIT4_TID - TPIT TID Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT4_TID :: reserved_for_eco0 [31:24] */
#define BCHP_XPT_RAVE_TPIT4_TID_reserved_for_eco0_MASK             0xff000000
#define BCHP_XPT_RAVE_TPIT4_TID_reserved_for_eco0_SHIFT            24

/* XPT_RAVE :: TPIT4_TID :: ECM_TID_ODD [23:16] */
#define BCHP_XPT_RAVE_TPIT4_TID_ECM_TID_ODD_MASK                   0x00ff0000
#define BCHP_XPT_RAVE_TPIT4_TID_ECM_TID_ODD_SHIFT                  16

/* XPT_RAVE :: TPIT4_TID :: ECM_TID_EVEN [15:08] */
#define BCHP_XPT_RAVE_TPIT4_TID_ECM_TID_EVEN_MASK                  0x0000ff00
#define BCHP_XPT_RAVE_TPIT4_TID_ECM_TID_EVEN_SHIFT                 8

/* XPT_RAVE :: TPIT4_TID :: reserved_for_eco1 [07:00] */
#define BCHP_XPT_RAVE_TPIT4_TID_reserved_for_eco1_MASK             0x000000ff
#define BCHP_XPT_RAVE_TPIT4_TID_reserved_for_eco1_SHIFT            0

/***************************************************************************
 *TPIT4_TID2 - TPIT TID Register 2
 ***************************************************************************/
/* XPT_RAVE :: TPIT4_TID2 :: ECM_TID_ODD3 [31:24] */
#define BCHP_XPT_RAVE_TPIT4_TID2_ECM_TID_ODD3_MASK                 0xff000000
#define BCHP_XPT_RAVE_TPIT4_TID2_ECM_TID_ODD3_SHIFT                24

/* XPT_RAVE :: TPIT4_TID2 :: ECM_TID_EVEN3 [23:16] */
#define BCHP_XPT_RAVE_TPIT4_TID2_ECM_TID_EVEN3_MASK                0x00ff0000
#define BCHP_XPT_RAVE_TPIT4_TID2_ECM_TID_EVEN3_SHIFT               16

/* XPT_RAVE :: TPIT4_TID2 :: ECM_TID_ODD2 [15:08] */
#define BCHP_XPT_RAVE_TPIT4_TID2_ECM_TID_ODD2_MASK                 0x0000ff00
#define BCHP_XPT_RAVE_TPIT4_TID2_ECM_TID_ODD2_SHIFT                8

/* XPT_RAVE :: TPIT4_TID2 :: ECM_TID_EVEN2 [07:00] */
#define BCHP_XPT_RAVE_TPIT4_TID2_ECM_TID_EVEN2_MASK                0x000000ff
#define BCHP_XPT_RAVE_TPIT4_TID2_ECM_TID_EVEN2_SHIFT               0

/***************************************************************************
 *TPIT4_STATE0 - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT4_STATE0 :: TPIT_TRACK_STATE0 [31:00] */
#define BCHP_XPT_RAVE_TPIT4_STATE0_TPIT_TRACK_STATE0_MASK          0xffffffff
#define BCHP_XPT_RAVE_TPIT4_STATE0_TPIT_TRACK_STATE0_SHIFT         0

/***************************************************************************
 *TPIT4_STATE1 - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT4_STATE1 :: TPIT_TRACK_STATE1 [31:00] */
#define BCHP_XPT_RAVE_TPIT4_STATE1_TPIT_TRACK_STATE1_MASK          0xffffffff
#define BCHP_XPT_RAVE_TPIT4_STATE1_TPIT_TRACK_STATE1_SHIFT         0

/***************************************************************************
 *TPIT4_STATE2 - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT4_STATE2 :: TPIT_TRACK_STATE2 [31:00] */
#define BCHP_XPT_RAVE_TPIT4_STATE2_TPIT_TRACK_STATE2_MASK          0xffffffff
#define BCHP_XPT_RAVE_TPIT4_STATE2_TPIT_TRACK_STATE2_SHIFT         0

/***************************************************************************
 *TPIT4_STATE2a - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT4_STATE2a :: TPIT_TRACK_STATE2a [31:00] */
#define BCHP_XPT_RAVE_TPIT4_STATE2a_TPIT_TRACK_STATE2a_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT4_STATE2a_TPIT_TRACK_STATE2a_SHIFT       0

/***************************************************************************
 *TPIT4_STATE2b - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT4_STATE2b :: TPIT_TRACK_STATE2b [31:00] */
#define BCHP_XPT_RAVE_TPIT4_STATE2b_TPIT_TRACK_STATE2b_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT4_STATE2b_TPIT_TRACK_STATE2b_SHIFT       0

/***************************************************************************
 *TPIT4_STATE2c - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT4_STATE2c :: TPIT_TRACK_STATE2c [31:00] */
#define BCHP_XPT_RAVE_TPIT4_STATE2c_TPIT_TRACK_STATE2c_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT4_STATE2c_TPIT_TRACK_STATE2c_SHIFT       0

/***************************************************************************
 *TPIT4_STATE2d - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT4_STATE2d :: TPIT_TRACK_STATE2d [31:00] */
#define BCHP_XPT_RAVE_TPIT4_STATE2d_TPIT_TRACK_STATE2d_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT4_STATE2d_TPIT_TRACK_STATE2d_SHIFT       0

/***************************************************************************
 *TPIT4_STATE2e - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT4_STATE2e :: TPIT_TRACK_STATE2e [31:00] */
#define BCHP_XPT_RAVE_TPIT4_STATE2e_TPIT_TRACK_STATE2e_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT4_STATE2e_TPIT_TRACK_STATE2e_SHIFT       0

/***************************************************************************
 *TPIT4_STATE2f - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT4_STATE2f :: TPIT_TRACK_STATE2f [31:00] */
#define BCHP_XPT_RAVE_TPIT4_STATE2f_TPIT_TRACK_STATE2f_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT4_STATE2f_TPIT_TRACK_STATE2f_SHIFT       0

/***************************************************************************
 *TPIT4_STATE2g - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT4_STATE2g :: TPIT_TRACK_STATE2g [31:00] */
#define BCHP_XPT_RAVE_TPIT4_STATE2g_TPIT_TRACK_STATE2g_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT4_STATE2g_TPIT_TRACK_STATE2g_SHIFT       0

/***************************************************************************
 *TPIT4_STATE2h - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT4_STATE2h :: TPIT_TRACK_STATE2h [31:00] */
#define BCHP_XPT_RAVE_TPIT4_STATE2h_TPIT_TRACK_STATE2h_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT4_STATE2h_TPIT_TRACK_STATE2h_SHIFT       0

/***************************************************************************
 *TPIT4_STATE2i - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT4_STATE2i :: TPIT_TRACK_STATE2i [31:00] */
#define BCHP_XPT_RAVE_TPIT4_STATE2i_TPIT_TRACK_STATE2i_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT4_STATE2i_TPIT_TRACK_STATE2i_SHIFT       0

/***************************************************************************
 *TPIT4_STATE2j - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT4_STATE2j :: TPIT_TRACK_STATE2j [31:00] */
#define BCHP_XPT_RAVE_TPIT4_STATE2j_TPIT_TRACK_STATE2j_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT4_STATE2j_TPIT_TRACK_STATE2j_SHIFT       0

/***************************************************************************
 *TPIT4_STATE2k - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT4_STATE2k :: TPIT_TRACK_STATE2k [31:00] */
#define BCHP_XPT_RAVE_TPIT4_STATE2k_TPIT_TRACK_STATE2k_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT4_STATE2k_TPIT_TRACK_STATE2k_SHIFT       0

/***************************************************************************
 *TPIT4_STATE2l - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT4_STATE2l :: TPIT_TRACK_STATE2l [31:00] */
#define BCHP_XPT_RAVE_TPIT4_STATE2l_TPIT_TRACK_STATE2l_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT4_STATE2l_TPIT_TRACK_STATE2l_SHIFT       0

/***************************************************************************
 *TPIT4_STATE2m - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT4_STATE2m :: TPIT_TRACK_STATE2m [31:00] */
#define BCHP_XPT_RAVE_TPIT4_STATE2m_TPIT_TRACK_STATE2m_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT4_STATE2m_TPIT_TRACK_STATE2m_SHIFT       0

/***************************************************************************
 *TPIT4_STATE_RESERVED0 - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT4_STATE_RESERVED0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_TPIT4_STATE_RESERVED0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_TPIT4_STATE_RESERVED0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *TPIT4_STATE_RESERVED1 - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT4_STATE_RESERVED1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_TPIT4_STATE_RESERVED1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_TPIT4_STATE_RESERVED1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *TPIT4_STATE4 - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT4_STATE4 :: TPIT_CUR_PCR [31:00] */
#define BCHP_XPT_RAVE_TPIT4_STATE4_TPIT_CUR_PCR_MASK               0xffffffff
#define BCHP_XPT_RAVE_TPIT4_STATE4_TPIT_CUR_PCR_SHIFT              0

/***************************************************************************
 *TPIT4_STATE5 - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT4_STATE5 :: TPIT_LAST_PACKET_LO [31:00] */
#define BCHP_XPT_RAVE_TPIT4_STATE5_TPIT_LAST_PACKET_LO_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT4_STATE5_TPIT_LAST_PACKET_LO_SHIFT       0

/***************************************************************************
 *TPIT4_STATE6 - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT4_STATE6 :: TPIT_LAST_EVENT_LO [31:00] */
#define BCHP_XPT_RAVE_TPIT4_STATE6_TPIT_LAST_EVENT_LO_MASK         0xffffffff
#define BCHP_XPT_RAVE_TPIT4_STATE6_TPIT_LAST_EVENT_LO_SHIFT        0

/***************************************************************************
 *TPIT4_STATE7 - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT4_STATE7 :: reserved_for_eco0 [31:20] */
#define BCHP_XPT_RAVE_TPIT4_STATE7_reserved_for_eco0_MASK          0xfff00000
#define BCHP_XPT_RAVE_TPIT4_STATE7_reserved_for_eco0_SHIFT         20

/* XPT_RAVE :: TPIT4_STATE7 :: TPIT_LAST_EVENT_HI [19:10] */
#define BCHP_XPT_RAVE_TPIT4_STATE7_TPIT_LAST_EVENT_HI_MASK         0x000ffc00
#define BCHP_XPT_RAVE_TPIT4_STATE7_TPIT_LAST_EVENT_HI_SHIFT        10

/* XPT_RAVE :: TPIT4_STATE7 :: TPIT_LAST_PACKET_HI [09:00] */
#define BCHP_XPT_RAVE_TPIT4_STATE7_TPIT_LAST_PACKET_HI_MASK        0x000003ff
#define BCHP_XPT_RAVE_TPIT4_STATE7_TPIT_LAST_PACKET_HI_SHIFT       0

/***************************************************************************
 *TPIT4_STATE8 - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT4_STATE8 :: TPIT_LAST_TICK_LO [31:00] */
#define BCHP_XPT_RAVE_TPIT4_STATE8_TPIT_LAST_TICK_LO_MASK          0xffffffff
#define BCHP_XPT_RAVE_TPIT4_STATE8_TPIT_LAST_TICK_LO_SHIFT         0

/***************************************************************************
 *TPIT4_STATE9 - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT4_STATE9 :: reserved_for_eco0 [31:10] */
#define BCHP_XPT_RAVE_TPIT4_STATE9_reserved_for_eco0_MASK          0xfffffc00
#define BCHP_XPT_RAVE_TPIT4_STATE9_reserved_for_eco0_SHIFT         10

/* XPT_RAVE :: TPIT4_STATE9 :: TPIT_LAST_TICK_HI [09:00] */
#define BCHP_XPT_RAVE_TPIT4_STATE9_TPIT_LAST_TICK_HI_MASK          0x000003ff
#define BCHP_XPT_RAVE_TPIT4_STATE9_TPIT_LAST_TICK_HI_SHIFT         0

/***************************************************************************
 *TPIT5_CTRL1 - TPIT  Control Register 1
 ***************************************************************************/
/* XPT_RAVE :: TPIT5_CTRL1 :: reserved_for_eco0 [31:09] */
#define BCHP_XPT_RAVE_TPIT5_CTRL1_reserved_for_eco0_MASK           0xfffffe00
#define BCHP_XPT_RAVE_TPIT5_CTRL1_reserved_for_eco0_SHIFT          9

/* XPT_RAVE :: TPIT5_CTRL1 :: SC_CHANGE_ADAP_IGNORE [08:08] */
#define BCHP_XPT_RAVE_TPIT5_CTRL1_SC_CHANGE_ADAP_IGNORE_MASK       0x00000100
#define BCHP_XPT_RAVE_TPIT5_CTRL1_SC_CHANGE_ADAP_IGNORE_SHIFT      8

/* XPT_RAVE :: TPIT5_CTRL1 :: TPIT_TIME_TICK_EN [07:07] */
#define BCHP_XPT_RAVE_TPIT5_CTRL1_TPIT_TIME_TICK_EN_MASK           0x00000080
#define BCHP_XPT_RAVE_TPIT5_CTRL1_TPIT_TIME_TICK_EN_SHIFT          7

/* XPT_RAVE :: TPIT5_CTRL1 :: TPIT_SPAN_SECTION_EN [06:05] */
#define BCHP_XPT_RAVE_TPIT5_CTRL1_TPIT_SPAN_SECTION_EN_MASK        0x00000060
#define BCHP_XPT_RAVE_TPIT5_CTRL1_TPIT_SPAN_SECTION_EN_SHIFT       5

/* XPT_RAVE :: TPIT5_CTRL1 :: TPIT_PCR_MODE [04:04] */
#define BCHP_XPT_RAVE_TPIT5_CTRL1_TPIT_PCR_MODE_MASK               0x00000010
#define BCHP_XPT_RAVE_TPIT5_CTRL1_TPIT_PCR_MODE_SHIFT              4

/* XPT_RAVE :: TPIT5_CTRL1 :: TPIT_EVENT_IDLE_EN [03:03] */
#define BCHP_XPT_RAVE_TPIT5_CTRL1_TPIT_EVENT_IDLE_EN_MASK          0x00000008
#define BCHP_XPT_RAVE_TPIT5_CTRL1_TPIT_EVENT_IDLE_EN_SHIFT         3

/* XPT_RAVE :: TPIT5_CTRL1 :: reserved_for_eco1 [02:02] */
#define BCHP_XPT_RAVE_TPIT5_CTRL1_reserved_for_eco1_MASK           0x00000004
#define BCHP_XPT_RAVE_TPIT5_CTRL1_reserved_for_eco1_SHIFT          2

/* XPT_RAVE :: TPIT5_CTRL1 :: TPIT_RECORD_IDLE_EN [01:01] */
#define BCHP_XPT_RAVE_TPIT5_CTRL1_TPIT_RECORD_IDLE_EN_MASK         0x00000002
#define BCHP_XPT_RAVE_TPIT5_CTRL1_TPIT_RECORD_IDLE_EN_SHIFT        1

/* XPT_RAVE :: TPIT5_CTRL1 :: TPIT_FIRST_PACKET_EN [00:00] */
#define BCHP_XPT_RAVE_TPIT5_CTRL1_TPIT_FIRST_PACKET_EN_MASK        0x00000001
#define BCHP_XPT_RAVE_TPIT5_CTRL1_TPIT_FIRST_PACKET_EN_SHIFT       0

/***************************************************************************
 *TPIT5_COR1 - TPIT  Corrupt Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT5_COR1 :: reserved_for_eco0 [31:24] */
#define BCHP_XPT_RAVE_TPIT5_COR1_reserved_for_eco0_MASK            0xff000000
#define BCHP_XPT_RAVE_TPIT5_COR1_reserved_for_eco0_SHIFT           24

/* XPT_RAVE :: TPIT5_COR1 :: REC_CORRUPT_BYTE [23:16] */
#define BCHP_XPT_RAVE_TPIT5_COR1_REC_CORRUPT_BYTE_MASK             0x00ff0000
#define BCHP_XPT_RAVE_TPIT5_COR1_REC_CORRUPT_BYTE_SHIFT            16

/* XPT_RAVE :: TPIT5_COR1 :: REC_CORRUPT_START [15:08] */
#define BCHP_XPT_RAVE_TPIT5_COR1_REC_CORRUPT_START_MASK            0x0000ff00
#define BCHP_XPT_RAVE_TPIT5_COR1_REC_CORRUPT_START_SHIFT           8

/* XPT_RAVE :: TPIT5_COR1 :: REC_CORRUPT_END [07:00] */
#define BCHP_XPT_RAVE_TPIT5_COR1_REC_CORRUPT_END_MASK              0x000000ff
#define BCHP_XPT_RAVE_TPIT5_COR1_REC_CORRUPT_END_SHIFT             0

/***************************************************************************
 *TPIT5_TID - TPIT TID Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT5_TID :: reserved_for_eco0 [31:24] */
#define BCHP_XPT_RAVE_TPIT5_TID_reserved_for_eco0_MASK             0xff000000
#define BCHP_XPT_RAVE_TPIT5_TID_reserved_for_eco0_SHIFT            24

/* XPT_RAVE :: TPIT5_TID :: ECM_TID_ODD [23:16] */
#define BCHP_XPT_RAVE_TPIT5_TID_ECM_TID_ODD_MASK                   0x00ff0000
#define BCHP_XPT_RAVE_TPIT5_TID_ECM_TID_ODD_SHIFT                  16

/* XPT_RAVE :: TPIT5_TID :: ECM_TID_EVEN [15:08] */
#define BCHP_XPT_RAVE_TPIT5_TID_ECM_TID_EVEN_MASK                  0x0000ff00
#define BCHP_XPT_RAVE_TPIT5_TID_ECM_TID_EVEN_SHIFT                 8

/* XPT_RAVE :: TPIT5_TID :: reserved_for_eco1 [07:00] */
#define BCHP_XPT_RAVE_TPIT5_TID_reserved_for_eco1_MASK             0x000000ff
#define BCHP_XPT_RAVE_TPIT5_TID_reserved_for_eco1_SHIFT            0

/***************************************************************************
 *TPIT5_TID2 - TPIT TID Register 2
 ***************************************************************************/
/* XPT_RAVE :: TPIT5_TID2 :: ECM_TID_ODD3 [31:24] */
#define BCHP_XPT_RAVE_TPIT5_TID2_ECM_TID_ODD3_MASK                 0xff000000
#define BCHP_XPT_RAVE_TPIT5_TID2_ECM_TID_ODD3_SHIFT                24

/* XPT_RAVE :: TPIT5_TID2 :: ECM_TID_EVEN3 [23:16] */
#define BCHP_XPT_RAVE_TPIT5_TID2_ECM_TID_EVEN3_MASK                0x00ff0000
#define BCHP_XPT_RAVE_TPIT5_TID2_ECM_TID_EVEN3_SHIFT               16

/* XPT_RAVE :: TPIT5_TID2 :: ECM_TID_ODD2 [15:08] */
#define BCHP_XPT_RAVE_TPIT5_TID2_ECM_TID_ODD2_MASK                 0x0000ff00
#define BCHP_XPT_RAVE_TPIT5_TID2_ECM_TID_ODD2_SHIFT                8

/* XPT_RAVE :: TPIT5_TID2 :: ECM_TID_EVEN2 [07:00] */
#define BCHP_XPT_RAVE_TPIT5_TID2_ECM_TID_EVEN2_MASK                0x000000ff
#define BCHP_XPT_RAVE_TPIT5_TID2_ECM_TID_EVEN2_SHIFT               0

/***************************************************************************
 *TPIT5_STATE0 - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT5_STATE0 :: TPIT_TRACK_STATE0 [31:00] */
#define BCHP_XPT_RAVE_TPIT5_STATE0_TPIT_TRACK_STATE0_MASK          0xffffffff
#define BCHP_XPT_RAVE_TPIT5_STATE0_TPIT_TRACK_STATE0_SHIFT         0

/***************************************************************************
 *TPIT5_STATE1 - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT5_STATE1 :: TPIT_TRACK_STATE1 [31:00] */
#define BCHP_XPT_RAVE_TPIT5_STATE1_TPIT_TRACK_STATE1_MASK          0xffffffff
#define BCHP_XPT_RAVE_TPIT5_STATE1_TPIT_TRACK_STATE1_SHIFT         0

/***************************************************************************
 *TPIT5_STATE2 - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT5_STATE2 :: TPIT_TRACK_STATE2 [31:00] */
#define BCHP_XPT_RAVE_TPIT5_STATE2_TPIT_TRACK_STATE2_MASK          0xffffffff
#define BCHP_XPT_RAVE_TPIT5_STATE2_TPIT_TRACK_STATE2_SHIFT         0

/***************************************************************************
 *TPIT5_STATE2a - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT5_STATE2a :: TPIT_TRACK_STATE2a [31:00] */
#define BCHP_XPT_RAVE_TPIT5_STATE2a_TPIT_TRACK_STATE2a_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT5_STATE2a_TPIT_TRACK_STATE2a_SHIFT       0

/***************************************************************************
 *TPIT5_STATE2b - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT5_STATE2b :: TPIT_TRACK_STATE2b [31:00] */
#define BCHP_XPT_RAVE_TPIT5_STATE2b_TPIT_TRACK_STATE2b_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT5_STATE2b_TPIT_TRACK_STATE2b_SHIFT       0

/***************************************************************************
 *TPIT5_STATE2c - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT5_STATE2c :: TPIT_TRACK_STATE2c [31:00] */
#define BCHP_XPT_RAVE_TPIT5_STATE2c_TPIT_TRACK_STATE2c_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT5_STATE2c_TPIT_TRACK_STATE2c_SHIFT       0

/***************************************************************************
 *TPIT5_STATE2d - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT5_STATE2d :: TPIT_TRACK_STATE2d [31:00] */
#define BCHP_XPT_RAVE_TPIT5_STATE2d_TPIT_TRACK_STATE2d_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT5_STATE2d_TPIT_TRACK_STATE2d_SHIFT       0

/***************************************************************************
 *TPIT5_STATE2e - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT5_STATE2e :: TPIT_TRACK_STATE2e [31:00] */
#define BCHP_XPT_RAVE_TPIT5_STATE2e_TPIT_TRACK_STATE2e_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT5_STATE2e_TPIT_TRACK_STATE2e_SHIFT       0

/***************************************************************************
 *TPIT5_STATE2f - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT5_STATE2f :: TPIT_TRACK_STATE2f [31:00] */
#define BCHP_XPT_RAVE_TPIT5_STATE2f_TPIT_TRACK_STATE2f_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT5_STATE2f_TPIT_TRACK_STATE2f_SHIFT       0

/***************************************************************************
 *TPIT5_STATE2g - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT5_STATE2g :: TPIT_TRACK_STATE2g [31:00] */
#define BCHP_XPT_RAVE_TPIT5_STATE2g_TPIT_TRACK_STATE2g_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT5_STATE2g_TPIT_TRACK_STATE2g_SHIFT       0

/***************************************************************************
 *TPIT5_STATE2h - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT5_STATE2h :: TPIT_TRACK_STATE2h [31:00] */
#define BCHP_XPT_RAVE_TPIT5_STATE2h_TPIT_TRACK_STATE2h_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT5_STATE2h_TPIT_TRACK_STATE2h_SHIFT       0

/***************************************************************************
 *TPIT5_STATE2i - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT5_STATE2i :: TPIT_TRACK_STATE2i [31:00] */
#define BCHP_XPT_RAVE_TPIT5_STATE2i_TPIT_TRACK_STATE2i_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT5_STATE2i_TPIT_TRACK_STATE2i_SHIFT       0

/***************************************************************************
 *TPIT5_STATE2j - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT5_STATE2j :: TPIT_TRACK_STATE2j [31:00] */
#define BCHP_XPT_RAVE_TPIT5_STATE2j_TPIT_TRACK_STATE2j_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT5_STATE2j_TPIT_TRACK_STATE2j_SHIFT       0

/***************************************************************************
 *TPIT5_STATE2k - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT5_STATE2k :: TPIT_TRACK_STATE2k [31:00] */
#define BCHP_XPT_RAVE_TPIT5_STATE2k_TPIT_TRACK_STATE2k_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT5_STATE2k_TPIT_TRACK_STATE2k_SHIFT       0

/***************************************************************************
 *TPIT5_STATE2l - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT5_STATE2l :: TPIT_TRACK_STATE2l [31:00] */
#define BCHP_XPT_RAVE_TPIT5_STATE2l_TPIT_TRACK_STATE2l_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT5_STATE2l_TPIT_TRACK_STATE2l_SHIFT       0

/***************************************************************************
 *TPIT5_STATE2m - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT5_STATE2m :: TPIT_TRACK_STATE2m [31:00] */
#define BCHP_XPT_RAVE_TPIT5_STATE2m_TPIT_TRACK_STATE2m_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT5_STATE2m_TPIT_TRACK_STATE2m_SHIFT       0

/***************************************************************************
 *TPIT5_STATE_RESERVED0 - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT5_STATE_RESERVED0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_TPIT5_STATE_RESERVED0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_TPIT5_STATE_RESERVED0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *TPIT5_STATE_RESERVED1 - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT5_STATE_RESERVED1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_TPIT5_STATE_RESERVED1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_TPIT5_STATE_RESERVED1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *TPIT5_STATE4 - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT5_STATE4 :: TPIT_CUR_PCR [31:00] */
#define BCHP_XPT_RAVE_TPIT5_STATE4_TPIT_CUR_PCR_MASK               0xffffffff
#define BCHP_XPT_RAVE_TPIT5_STATE4_TPIT_CUR_PCR_SHIFT              0

/***************************************************************************
 *TPIT5_STATE5 - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT5_STATE5 :: TPIT_LAST_PACKET_LO [31:00] */
#define BCHP_XPT_RAVE_TPIT5_STATE5_TPIT_LAST_PACKET_LO_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT5_STATE5_TPIT_LAST_PACKET_LO_SHIFT       0

/***************************************************************************
 *TPIT5_STATE6 - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT5_STATE6 :: TPIT_LAST_EVENT_LO [31:00] */
#define BCHP_XPT_RAVE_TPIT5_STATE6_TPIT_LAST_EVENT_LO_MASK         0xffffffff
#define BCHP_XPT_RAVE_TPIT5_STATE6_TPIT_LAST_EVENT_LO_SHIFT        0

/***************************************************************************
 *TPIT5_STATE7 - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT5_STATE7 :: reserved_for_eco0 [31:20] */
#define BCHP_XPT_RAVE_TPIT5_STATE7_reserved_for_eco0_MASK          0xfff00000
#define BCHP_XPT_RAVE_TPIT5_STATE7_reserved_for_eco0_SHIFT         20

/* XPT_RAVE :: TPIT5_STATE7 :: TPIT_LAST_EVENT_HI [19:10] */
#define BCHP_XPT_RAVE_TPIT5_STATE7_TPIT_LAST_EVENT_HI_MASK         0x000ffc00
#define BCHP_XPT_RAVE_TPIT5_STATE7_TPIT_LAST_EVENT_HI_SHIFT        10

/* XPT_RAVE :: TPIT5_STATE7 :: TPIT_LAST_PACKET_HI [09:00] */
#define BCHP_XPT_RAVE_TPIT5_STATE7_TPIT_LAST_PACKET_HI_MASK        0x000003ff
#define BCHP_XPT_RAVE_TPIT5_STATE7_TPIT_LAST_PACKET_HI_SHIFT       0

/***************************************************************************
 *TPIT5_STATE8 - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT5_STATE8 :: TPIT_LAST_TICK_LO [31:00] */
#define BCHP_XPT_RAVE_TPIT5_STATE8_TPIT_LAST_TICK_LO_MASK          0xffffffff
#define BCHP_XPT_RAVE_TPIT5_STATE8_TPIT_LAST_TICK_LO_SHIFT         0

/***************************************************************************
 *TPIT5_STATE9 - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT5_STATE9 :: reserved_for_eco0 [31:10] */
#define BCHP_XPT_RAVE_TPIT5_STATE9_reserved_for_eco0_MASK          0xfffffc00
#define BCHP_XPT_RAVE_TPIT5_STATE9_reserved_for_eco0_SHIFT         10

/* XPT_RAVE :: TPIT5_STATE9 :: TPIT_LAST_TICK_HI [09:00] */
#define BCHP_XPT_RAVE_TPIT5_STATE9_TPIT_LAST_TICK_HI_MASK          0x000003ff
#define BCHP_XPT_RAVE_TPIT5_STATE9_TPIT_LAST_TICK_HI_SHIFT         0

/***************************************************************************
 *TPIT6_CTRL1 - TPIT  Control Register 1
 ***************************************************************************/
/* XPT_RAVE :: TPIT6_CTRL1 :: reserved_for_eco0 [31:09] */
#define BCHP_XPT_RAVE_TPIT6_CTRL1_reserved_for_eco0_MASK           0xfffffe00
#define BCHP_XPT_RAVE_TPIT6_CTRL1_reserved_for_eco0_SHIFT          9

/* XPT_RAVE :: TPIT6_CTRL1 :: SC_CHANGE_ADAP_IGNORE [08:08] */
#define BCHP_XPT_RAVE_TPIT6_CTRL1_SC_CHANGE_ADAP_IGNORE_MASK       0x00000100
#define BCHP_XPT_RAVE_TPIT6_CTRL1_SC_CHANGE_ADAP_IGNORE_SHIFT      8

/* XPT_RAVE :: TPIT6_CTRL1 :: TPIT_TIME_TICK_EN [07:07] */
#define BCHP_XPT_RAVE_TPIT6_CTRL1_TPIT_TIME_TICK_EN_MASK           0x00000080
#define BCHP_XPT_RAVE_TPIT6_CTRL1_TPIT_TIME_TICK_EN_SHIFT          7

/* XPT_RAVE :: TPIT6_CTRL1 :: TPIT_SPAN_SECTION_EN [06:05] */
#define BCHP_XPT_RAVE_TPIT6_CTRL1_TPIT_SPAN_SECTION_EN_MASK        0x00000060
#define BCHP_XPT_RAVE_TPIT6_CTRL1_TPIT_SPAN_SECTION_EN_SHIFT       5

/* XPT_RAVE :: TPIT6_CTRL1 :: TPIT_PCR_MODE [04:04] */
#define BCHP_XPT_RAVE_TPIT6_CTRL1_TPIT_PCR_MODE_MASK               0x00000010
#define BCHP_XPT_RAVE_TPIT6_CTRL1_TPIT_PCR_MODE_SHIFT              4

/* XPT_RAVE :: TPIT6_CTRL1 :: TPIT_EVENT_IDLE_EN [03:03] */
#define BCHP_XPT_RAVE_TPIT6_CTRL1_TPIT_EVENT_IDLE_EN_MASK          0x00000008
#define BCHP_XPT_RAVE_TPIT6_CTRL1_TPIT_EVENT_IDLE_EN_SHIFT         3

/* XPT_RAVE :: TPIT6_CTRL1 :: reserved_for_eco1 [02:02] */
#define BCHP_XPT_RAVE_TPIT6_CTRL1_reserved_for_eco1_MASK           0x00000004
#define BCHP_XPT_RAVE_TPIT6_CTRL1_reserved_for_eco1_SHIFT          2

/* XPT_RAVE :: TPIT6_CTRL1 :: TPIT_RECORD_IDLE_EN [01:01] */
#define BCHP_XPT_RAVE_TPIT6_CTRL1_TPIT_RECORD_IDLE_EN_MASK         0x00000002
#define BCHP_XPT_RAVE_TPIT6_CTRL1_TPIT_RECORD_IDLE_EN_SHIFT        1

/* XPT_RAVE :: TPIT6_CTRL1 :: TPIT_FIRST_PACKET_EN [00:00] */
#define BCHP_XPT_RAVE_TPIT6_CTRL1_TPIT_FIRST_PACKET_EN_MASK        0x00000001
#define BCHP_XPT_RAVE_TPIT6_CTRL1_TPIT_FIRST_PACKET_EN_SHIFT       0

/***************************************************************************
 *TPIT6_COR1 - TPIT  Corrupt Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT6_COR1 :: reserved_for_eco0 [31:24] */
#define BCHP_XPT_RAVE_TPIT6_COR1_reserved_for_eco0_MASK            0xff000000
#define BCHP_XPT_RAVE_TPIT6_COR1_reserved_for_eco0_SHIFT           24

/* XPT_RAVE :: TPIT6_COR1 :: REC_CORRUPT_BYTE [23:16] */
#define BCHP_XPT_RAVE_TPIT6_COR1_REC_CORRUPT_BYTE_MASK             0x00ff0000
#define BCHP_XPT_RAVE_TPIT6_COR1_REC_CORRUPT_BYTE_SHIFT            16

/* XPT_RAVE :: TPIT6_COR1 :: REC_CORRUPT_START [15:08] */
#define BCHP_XPT_RAVE_TPIT6_COR1_REC_CORRUPT_START_MASK            0x0000ff00
#define BCHP_XPT_RAVE_TPIT6_COR1_REC_CORRUPT_START_SHIFT           8

/* XPT_RAVE :: TPIT6_COR1 :: REC_CORRUPT_END [07:00] */
#define BCHP_XPT_RAVE_TPIT6_COR1_REC_CORRUPT_END_MASK              0x000000ff
#define BCHP_XPT_RAVE_TPIT6_COR1_REC_CORRUPT_END_SHIFT             0

/***************************************************************************
 *TPIT6_TID - TPIT TID Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT6_TID :: reserved_for_eco0 [31:24] */
#define BCHP_XPT_RAVE_TPIT6_TID_reserved_for_eco0_MASK             0xff000000
#define BCHP_XPT_RAVE_TPIT6_TID_reserved_for_eco0_SHIFT            24

/* XPT_RAVE :: TPIT6_TID :: ECM_TID_ODD [23:16] */
#define BCHP_XPT_RAVE_TPIT6_TID_ECM_TID_ODD_MASK                   0x00ff0000
#define BCHP_XPT_RAVE_TPIT6_TID_ECM_TID_ODD_SHIFT                  16

/* XPT_RAVE :: TPIT6_TID :: ECM_TID_EVEN [15:08] */
#define BCHP_XPT_RAVE_TPIT6_TID_ECM_TID_EVEN_MASK                  0x0000ff00
#define BCHP_XPT_RAVE_TPIT6_TID_ECM_TID_EVEN_SHIFT                 8

/* XPT_RAVE :: TPIT6_TID :: reserved_for_eco1 [07:00] */
#define BCHP_XPT_RAVE_TPIT6_TID_reserved_for_eco1_MASK             0x000000ff
#define BCHP_XPT_RAVE_TPIT6_TID_reserved_for_eco1_SHIFT            0

/***************************************************************************
 *TPIT6_TID2 - TPIT TID Register 2
 ***************************************************************************/
/* XPT_RAVE :: TPIT6_TID2 :: ECM_TID_ODD3 [31:24] */
#define BCHP_XPT_RAVE_TPIT6_TID2_ECM_TID_ODD3_MASK                 0xff000000
#define BCHP_XPT_RAVE_TPIT6_TID2_ECM_TID_ODD3_SHIFT                24

/* XPT_RAVE :: TPIT6_TID2 :: ECM_TID_EVEN3 [23:16] */
#define BCHP_XPT_RAVE_TPIT6_TID2_ECM_TID_EVEN3_MASK                0x00ff0000
#define BCHP_XPT_RAVE_TPIT6_TID2_ECM_TID_EVEN3_SHIFT               16

/* XPT_RAVE :: TPIT6_TID2 :: ECM_TID_ODD2 [15:08] */
#define BCHP_XPT_RAVE_TPIT6_TID2_ECM_TID_ODD2_MASK                 0x0000ff00
#define BCHP_XPT_RAVE_TPIT6_TID2_ECM_TID_ODD2_SHIFT                8

/* XPT_RAVE :: TPIT6_TID2 :: ECM_TID_EVEN2 [07:00] */
#define BCHP_XPT_RAVE_TPIT6_TID2_ECM_TID_EVEN2_MASK                0x000000ff
#define BCHP_XPT_RAVE_TPIT6_TID2_ECM_TID_EVEN2_SHIFT               0

/***************************************************************************
 *TPIT6_STATE0 - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT6_STATE0 :: TPIT_TRACK_STATE0 [31:00] */
#define BCHP_XPT_RAVE_TPIT6_STATE0_TPIT_TRACK_STATE0_MASK          0xffffffff
#define BCHP_XPT_RAVE_TPIT6_STATE0_TPIT_TRACK_STATE0_SHIFT         0

/***************************************************************************
 *TPIT6_STATE1 - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT6_STATE1 :: TPIT_TRACK_STATE1 [31:00] */
#define BCHP_XPT_RAVE_TPIT6_STATE1_TPIT_TRACK_STATE1_MASK          0xffffffff
#define BCHP_XPT_RAVE_TPIT6_STATE1_TPIT_TRACK_STATE1_SHIFT         0

/***************************************************************************
 *TPIT6_STATE2 - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT6_STATE2 :: TPIT_TRACK_STATE2 [31:00] */
#define BCHP_XPT_RAVE_TPIT6_STATE2_TPIT_TRACK_STATE2_MASK          0xffffffff
#define BCHP_XPT_RAVE_TPIT6_STATE2_TPIT_TRACK_STATE2_SHIFT         0

/***************************************************************************
 *TPIT6_STATE2a - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT6_STATE2a :: TPIT_TRACK_STATE2a [31:00] */
#define BCHP_XPT_RAVE_TPIT6_STATE2a_TPIT_TRACK_STATE2a_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT6_STATE2a_TPIT_TRACK_STATE2a_SHIFT       0

/***************************************************************************
 *TPIT6_STATE2b - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT6_STATE2b :: TPIT_TRACK_STATE2b [31:00] */
#define BCHP_XPT_RAVE_TPIT6_STATE2b_TPIT_TRACK_STATE2b_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT6_STATE2b_TPIT_TRACK_STATE2b_SHIFT       0

/***************************************************************************
 *TPIT6_STATE2c - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT6_STATE2c :: TPIT_TRACK_STATE2c [31:00] */
#define BCHP_XPT_RAVE_TPIT6_STATE2c_TPIT_TRACK_STATE2c_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT6_STATE2c_TPIT_TRACK_STATE2c_SHIFT       0

/***************************************************************************
 *TPIT6_STATE2d - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT6_STATE2d :: TPIT_TRACK_STATE2d [31:00] */
#define BCHP_XPT_RAVE_TPIT6_STATE2d_TPIT_TRACK_STATE2d_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT6_STATE2d_TPIT_TRACK_STATE2d_SHIFT       0

/***************************************************************************
 *TPIT6_STATE2e - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT6_STATE2e :: TPIT_TRACK_STATE2e [31:00] */
#define BCHP_XPT_RAVE_TPIT6_STATE2e_TPIT_TRACK_STATE2e_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT6_STATE2e_TPIT_TRACK_STATE2e_SHIFT       0

/***************************************************************************
 *TPIT6_STATE2f - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT6_STATE2f :: TPIT_TRACK_STATE2f [31:00] */
#define BCHP_XPT_RAVE_TPIT6_STATE2f_TPIT_TRACK_STATE2f_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT6_STATE2f_TPIT_TRACK_STATE2f_SHIFT       0

/***************************************************************************
 *TPIT6_STATE2g - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT6_STATE2g :: TPIT_TRACK_STATE2g [31:00] */
#define BCHP_XPT_RAVE_TPIT6_STATE2g_TPIT_TRACK_STATE2g_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT6_STATE2g_TPIT_TRACK_STATE2g_SHIFT       0

/***************************************************************************
 *TPIT6_STATE2h - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT6_STATE2h :: TPIT_TRACK_STATE2h [31:00] */
#define BCHP_XPT_RAVE_TPIT6_STATE2h_TPIT_TRACK_STATE2h_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT6_STATE2h_TPIT_TRACK_STATE2h_SHIFT       0

/***************************************************************************
 *TPIT6_STATE2i - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT6_STATE2i :: TPIT_TRACK_STATE2i [31:00] */
#define BCHP_XPT_RAVE_TPIT6_STATE2i_TPIT_TRACK_STATE2i_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT6_STATE2i_TPIT_TRACK_STATE2i_SHIFT       0

/***************************************************************************
 *TPIT6_STATE2j - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT6_STATE2j :: TPIT_TRACK_STATE2j [31:00] */
#define BCHP_XPT_RAVE_TPIT6_STATE2j_TPIT_TRACK_STATE2j_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT6_STATE2j_TPIT_TRACK_STATE2j_SHIFT       0

/***************************************************************************
 *TPIT6_STATE2k - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT6_STATE2k :: TPIT_TRACK_STATE2k [31:00] */
#define BCHP_XPT_RAVE_TPIT6_STATE2k_TPIT_TRACK_STATE2k_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT6_STATE2k_TPIT_TRACK_STATE2k_SHIFT       0

/***************************************************************************
 *TPIT6_STATE2l - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT6_STATE2l :: TPIT_TRACK_STATE2l [31:00] */
#define BCHP_XPT_RAVE_TPIT6_STATE2l_TPIT_TRACK_STATE2l_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT6_STATE2l_TPIT_TRACK_STATE2l_SHIFT       0

/***************************************************************************
 *TPIT6_STATE2m - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT6_STATE2m :: TPIT_TRACK_STATE2m [31:00] */
#define BCHP_XPT_RAVE_TPIT6_STATE2m_TPIT_TRACK_STATE2m_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT6_STATE2m_TPIT_TRACK_STATE2m_SHIFT       0

/***************************************************************************
 *TPIT6_STATE_RESERVED0 - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT6_STATE_RESERVED0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_TPIT6_STATE_RESERVED0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_TPIT6_STATE_RESERVED0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *TPIT6_STATE_RESERVED1 - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT6_STATE_RESERVED1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_TPIT6_STATE_RESERVED1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_TPIT6_STATE_RESERVED1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *TPIT6_STATE4 - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT6_STATE4 :: TPIT_CUR_PCR [31:00] */
#define BCHP_XPT_RAVE_TPIT6_STATE4_TPIT_CUR_PCR_MASK               0xffffffff
#define BCHP_XPT_RAVE_TPIT6_STATE4_TPIT_CUR_PCR_SHIFT              0

/***************************************************************************
 *TPIT6_STATE5 - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT6_STATE5 :: TPIT_LAST_PACKET_LO [31:00] */
#define BCHP_XPT_RAVE_TPIT6_STATE5_TPIT_LAST_PACKET_LO_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT6_STATE5_TPIT_LAST_PACKET_LO_SHIFT       0

/***************************************************************************
 *TPIT6_STATE6 - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT6_STATE6 :: TPIT_LAST_EVENT_LO [31:00] */
#define BCHP_XPT_RAVE_TPIT6_STATE6_TPIT_LAST_EVENT_LO_MASK         0xffffffff
#define BCHP_XPT_RAVE_TPIT6_STATE6_TPIT_LAST_EVENT_LO_SHIFT        0

/***************************************************************************
 *TPIT6_STATE7 - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT6_STATE7 :: reserved_for_eco0 [31:20] */
#define BCHP_XPT_RAVE_TPIT6_STATE7_reserved_for_eco0_MASK          0xfff00000
#define BCHP_XPT_RAVE_TPIT6_STATE7_reserved_for_eco0_SHIFT         20

/* XPT_RAVE :: TPIT6_STATE7 :: TPIT_LAST_EVENT_HI [19:10] */
#define BCHP_XPT_RAVE_TPIT6_STATE7_TPIT_LAST_EVENT_HI_MASK         0x000ffc00
#define BCHP_XPT_RAVE_TPIT6_STATE7_TPIT_LAST_EVENT_HI_SHIFT        10

/* XPT_RAVE :: TPIT6_STATE7 :: TPIT_LAST_PACKET_HI [09:00] */
#define BCHP_XPT_RAVE_TPIT6_STATE7_TPIT_LAST_PACKET_HI_MASK        0x000003ff
#define BCHP_XPT_RAVE_TPIT6_STATE7_TPIT_LAST_PACKET_HI_SHIFT       0

/***************************************************************************
 *TPIT6_STATE8 - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT6_STATE8 :: TPIT_LAST_TICK_LO [31:00] */
#define BCHP_XPT_RAVE_TPIT6_STATE8_TPIT_LAST_TICK_LO_MASK          0xffffffff
#define BCHP_XPT_RAVE_TPIT6_STATE8_TPIT_LAST_TICK_LO_SHIFT         0

/***************************************************************************
 *TPIT6_STATE9 - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT6_STATE9 :: reserved_for_eco0 [31:10] */
#define BCHP_XPT_RAVE_TPIT6_STATE9_reserved_for_eco0_MASK          0xfffffc00
#define BCHP_XPT_RAVE_TPIT6_STATE9_reserved_for_eco0_SHIFT         10

/* XPT_RAVE :: TPIT6_STATE9 :: TPIT_LAST_TICK_HI [09:00] */
#define BCHP_XPT_RAVE_TPIT6_STATE9_TPIT_LAST_TICK_HI_MASK          0x000003ff
#define BCHP_XPT_RAVE_TPIT6_STATE9_TPIT_LAST_TICK_HI_SHIFT         0

/***************************************************************************
 *TPIT7_CTRL1 - TPIT  Control Register 1
 ***************************************************************************/
/* XPT_RAVE :: TPIT7_CTRL1 :: reserved_for_eco0 [31:09] */
#define BCHP_XPT_RAVE_TPIT7_CTRL1_reserved_for_eco0_MASK           0xfffffe00
#define BCHP_XPT_RAVE_TPIT7_CTRL1_reserved_for_eco0_SHIFT          9

/* XPT_RAVE :: TPIT7_CTRL1 :: SC_CHANGE_ADAP_IGNORE [08:08] */
#define BCHP_XPT_RAVE_TPIT7_CTRL1_SC_CHANGE_ADAP_IGNORE_MASK       0x00000100
#define BCHP_XPT_RAVE_TPIT7_CTRL1_SC_CHANGE_ADAP_IGNORE_SHIFT      8

/* XPT_RAVE :: TPIT7_CTRL1 :: TPIT_TIME_TICK_EN [07:07] */
#define BCHP_XPT_RAVE_TPIT7_CTRL1_TPIT_TIME_TICK_EN_MASK           0x00000080
#define BCHP_XPT_RAVE_TPIT7_CTRL1_TPIT_TIME_TICK_EN_SHIFT          7

/* XPT_RAVE :: TPIT7_CTRL1 :: TPIT_SPAN_SECTION_EN [06:05] */
#define BCHP_XPT_RAVE_TPIT7_CTRL1_TPIT_SPAN_SECTION_EN_MASK        0x00000060
#define BCHP_XPT_RAVE_TPIT7_CTRL1_TPIT_SPAN_SECTION_EN_SHIFT       5

/* XPT_RAVE :: TPIT7_CTRL1 :: TPIT_PCR_MODE [04:04] */
#define BCHP_XPT_RAVE_TPIT7_CTRL1_TPIT_PCR_MODE_MASK               0x00000010
#define BCHP_XPT_RAVE_TPIT7_CTRL1_TPIT_PCR_MODE_SHIFT              4

/* XPT_RAVE :: TPIT7_CTRL1 :: TPIT_EVENT_IDLE_EN [03:03] */
#define BCHP_XPT_RAVE_TPIT7_CTRL1_TPIT_EVENT_IDLE_EN_MASK          0x00000008
#define BCHP_XPT_RAVE_TPIT7_CTRL1_TPIT_EVENT_IDLE_EN_SHIFT         3

/* XPT_RAVE :: TPIT7_CTRL1 :: reserved_for_eco1 [02:02] */
#define BCHP_XPT_RAVE_TPIT7_CTRL1_reserved_for_eco1_MASK           0x00000004
#define BCHP_XPT_RAVE_TPIT7_CTRL1_reserved_for_eco1_SHIFT          2

/* XPT_RAVE :: TPIT7_CTRL1 :: TPIT_RECORD_IDLE_EN [01:01] */
#define BCHP_XPT_RAVE_TPIT7_CTRL1_TPIT_RECORD_IDLE_EN_MASK         0x00000002
#define BCHP_XPT_RAVE_TPIT7_CTRL1_TPIT_RECORD_IDLE_EN_SHIFT        1

/* XPT_RAVE :: TPIT7_CTRL1 :: TPIT_FIRST_PACKET_EN [00:00] */
#define BCHP_XPT_RAVE_TPIT7_CTRL1_TPIT_FIRST_PACKET_EN_MASK        0x00000001
#define BCHP_XPT_RAVE_TPIT7_CTRL1_TPIT_FIRST_PACKET_EN_SHIFT       0

/***************************************************************************
 *TPIT7_COR1 - TPIT  Corrupt Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT7_COR1 :: reserved_for_eco0 [31:24] */
#define BCHP_XPT_RAVE_TPIT7_COR1_reserved_for_eco0_MASK            0xff000000
#define BCHP_XPT_RAVE_TPIT7_COR1_reserved_for_eco0_SHIFT           24

/* XPT_RAVE :: TPIT7_COR1 :: REC_CORRUPT_BYTE [23:16] */
#define BCHP_XPT_RAVE_TPIT7_COR1_REC_CORRUPT_BYTE_MASK             0x00ff0000
#define BCHP_XPT_RAVE_TPIT7_COR1_REC_CORRUPT_BYTE_SHIFT            16

/* XPT_RAVE :: TPIT7_COR1 :: REC_CORRUPT_START [15:08] */
#define BCHP_XPT_RAVE_TPIT7_COR1_REC_CORRUPT_START_MASK            0x0000ff00
#define BCHP_XPT_RAVE_TPIT7_COR1_REC_CORRUPT_START_SHIFT           8

/* XPT_RAVE :: TPIT7_COR1 :: REC_CORRUPT_END [07:00] */
#define BCHP_XPT_RAVE_TPIT7_COR1_REC_CORRUPT_END_MASK              0x000000ff
#define BCHP_XPT_RAVE_TPIT7_COR1_REC_CORRUPT_END_SHIFT             0

/***************************************************************************
 *TPIT7_TID - TPIT TID Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT7_TID :: reserved_for_eco0 [31:24] */
#define BCHP_XPT_RAVE_TPIT7_TID_reserved_for_eco0_MASK             0xff000000
#define BCHP_XPT_RAVE_TPIT7_TID_reserved_for_eco0_SHIFT            24

/* XPT_RAVE :: TPIT7_TID :: ECM_TID_ODD [23:16] */
#define BCHP_XPT_RAVE_TPIT7_TID_ECM_TID_ODD_MASK                   0x00ff0000
#define BCHP_XPT_RAVE_TPIT7_TID_ECM_TID_ODD_SHIFT                  16

/* XPT_RAVE :: TPIT7_TID :: ECM_TID_EVEN [15:08] */
#define BCHP_XPT_RAVE_TPIT7_TID_ECM_TID_EVEN_MASK                  0x0000ff00
#define BCHP_XPT_RAVE_TPIT7_TID_ECM_TID_EVEN_SHIFT                 8

/* XPT_RAVE :: TPIT7_TID :: reserved_for_eco1 [07:00] */
#define BCHP_XPT_RAVE_TPIT7_TID_reserved_for_eco1_MASK             0x000000ff
#define BCHP_XPT_RAVE_TPIT7_TID_reserved_for_eco1_SHIFT            0

/***************************************************************************
 *TPIT7_TID2 - TPIT TID Register 2
 ***************************************************************************/
/* XPT_RAVE :: TPIT7_TID2 :: ECM_TID_ODD3 [31:24] */
#define BCHP_XPT_RAVE_TPIT7_TID2_ECM_TID_ODD3_MASK                 0xff000000
#define BCHP_XPT_RAVE_TPIT7_TID2_ECM_TID_ODD3_SHIFT                24

/* XPT_RAVE :: TPIT7_TID2 :: ECM_TID_EVEN3 [23:16] */
#define BCHP_XPT_RAVE_TPIT7_TID2_ECM_TID_EVEN3_MASK                0x00ff0000
#define BCHP_XPT_RAVE_TPIT7_TID2_ECM_TID_EVEN3_SHIFT               16

/* XPT_RAVE :: TPIT7_TID2 :: ECM_TID_ODD2 [15:08] */
#define BCHP_XPT_RAVE_TPIT7_TID2_ECM_TID_ODD2_MASK                 0x0000ff00
#define BCHP_XPT_RAVE_TPIT7_TID2_ECM_TID_ODD2_SHIFT                8

/* XPT_RAVE :: TPIT7_TID2 :: ECM_TID_EVEN2 [07:00] */
#define BCHP_XPT_RAVE_TPIT7_TID2_ECM_TID_EVEN2_MASK                0x000000ff
#define BCHP_XPT_RAVE_TPIT7_TID2_ECM_TID_EVEN2_SHIFT               0

/***************************************************************************
 *TPIT7_STATE0 - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT7_STATE0 :: TPIT_TRACK_STATE0 [31:00] */
#define BCHP_XPT_RAVE_TPIT7_STATE0_TPIT_TRACK_STATE0_MASK          0xffffffff
#define BCHP_XPT_RAVE_TPIT7_STATE0_TPIT_TRACK_STATE0_SHIFT         0

/***************************************************************************
 *TPIT7_STATE1 - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT7_STATE1 :: TPIT_TRACK_STATE1 [31:00] */
#define BCHP_XPT_RAVE_TPIT7_STATE1_TPIT_TRACK_STATE1_MASK          0xffffffff
#define BCHP_XPT_RAVE_TPIT7_STATE1_TPIT_TRACK_STATE1_SHIFT         0

/***************************************************************************
 *TPIT7_STATE2 - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT7_STATE2 :: TPIT_TRACK_STATE2 [31:00] */
#define BCHP_XPT_RAVE_TPIT7_STATE2_TPIT_TRACK_STATE2_MASK          0xffffffff
#define BCHP_XPT_RAVE_TPIT7_STATE2_TPIT_TRACK_STATE2_SHIFT         0

/***************************************************************************
 *TPIT7_STATE2a - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT7_STATE2a :: TPIT_TRACK_STATE2a [31:00] */
#define BCHP_XPT_RAVE_TPIT7_STATE2a_TPIT_TRACK_STATE2a_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT7_STATE2a_TPIT_TRACK_STATE2a_SHIFT       0

/***************************************************************************
 *TPIT7_STATE2b - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT7_STATE2b :: TPIT_TRACK_STATE2b [31:00] */
#define BCHP_XPT_RAVE_TPIT7_STATE2b_TPIT_TRACK_STATE2b_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT7_STATE2b_TPIT_TRACK_STATE2b_SHIFT       0

/***************************************************************************
 *TPIT7_STATE2c - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT7_STATE2c :: TPIT_TRACK_STATE2c [31:00] */
#define BCHP_XPT_RAVE_TPIT7_STATE2c_TPIT_TRACK_STATE2c_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT7_STATE2c_TPIT_TRACK_STATE2c_SHIFT       0

/***************************************************************************
 *TPIT7_STATE2d - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT7_STATE2d :: TPIT_TRACK_STATE2d [31:00] */
#define BCHP_XPT_RAVE_TPIT7_STATE2d_TPIT_TRACK_STATE2d_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT7_STATE2d_TPIT_TRACK_STATE2d_SHIFT       0

/***************************************************************************
 *TPIT7_STATE2e - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT7_STATE2e :: TPIT_TRACK_STATE2e [31:00] */
#define BCHP_XPT_RAVE_TPIT7_STATE2e_TPIT_TRACK_STATE2e_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT7_STATE2e_TPIT_TRACK_STATE2e_SHIFT       0

/***************************************************************************
 *TPIT7_STATE2f - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT7_STATE2f :: TPIT_TRACK_STATE2f [31:00] */
#define BCHP_XPT_RAVE_TPIT7_STATE2f_TPIT_TRACK_STATE2f_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT7_STATE2f_TPIT_TRACK_STATE2f_SHIFT       0

/***************************************************************************
 *TPIT7_STATE2g - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT7_STATE2g :: TPIT_TRACK_STATE2g [31:00] */
#define BCHP_XPT_RAVE_TPIT7_STATE2g_TPIT_TRACK_STATE2g_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT7_STATE2g_TPIT_TRACK_STATE2g_SHIFT       0

/***************************************************************************
 *TPIT7_STATE2h - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT7_STATE2h :: TPIT_TRACK_STATE2h [31:00] */
#define BCHP_XPT_RAVE_TPIT7_STATE2h_TPIT_TRACK_STATE2h_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT7_STATE2h_TPIT_TRACK_STATE2h_SHIFT       0

/***************************************************************************
 *TPIT7_STATE2i - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT7_STATE2i :: TPIT_TRACK_STATE2i [31:00] */
#define BCHP_XPT_RAVE_TPIT7_STATE2i_TPIT_TRACK_STATE2i_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT7_STATE2i_TPIT_TRACK_STATE2i_SHIFT       0

/***************************************************************************
 *TPIT7_STATE2j - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT7_STATE2j :: TPIT_TRACK_STATE2j [31:00] */
#define BCHP_XPT_RAVE_TPIT7_STATE2j_TPIT_TRACK_STATE2j_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT7_STATE2j_TPIT_TRACK_STATE2j_SHIFT       0

/***************************************************************************
 *TPIT7_STATE2k - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT7_STATE2k :: TPIT_TRACK_STATE2k [31:00] */
#define BCHP_XPT_RAVE_TPIT7_STATE2k_TPIT_TRACK_STATE2k_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT7_STATE2k_TPIT_TRACK_STATE2k_SHIFT       0

/***************************************************************************
 *TPIT7_STATE2l - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT7_STATE2l :: TPIT_TRACK_STATE2l [31:00] */
#define BCHP_XPT_RAVE_TPIT7_STATE2l_TPIT_TRACK_STATE2l_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT7_STATE2l_TPIT_TRACK_STATE2l_SHIFT       0

/***************************************************************************
 *TPIT7_STATE2m - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT7_STATE2m :: TPIT_TRACK_STATE2m [31:00] */
#define BCHP_XPT_RAVE_TPIT7_STATE2m_TPIT_TRACK_STATE2m_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT7_STATE2m_TPIT_TRACK_STATE2m_SHIFT       0

/***************************************************************************
 *TPIT7_STATE_RESERVED0 - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT7_STATE_RESERVED0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_TPIT7_STATE_RESERVED0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_TPIT7_STATE_RESERVED0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *TPIT7_STATE_RESERVED1 - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT7_STATE_RESERVED1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_TPIT7_STATE_RESERVED1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_TPIT7_STATE_RESERVED1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *TPIT7_STATE4 - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT7_STATE4 :: TPIT_CUR_PCR [31:00] */
#define BCHP_XPT_RAVE_TPIT7_STATE4_TPIT_CUR_PCR_MASK               0xffffffff
#define BCHP_XPT_RAVE_TPIT7_STATE4_TPIT_CUR_PCR_SHIFT              0

/***************************************************************************
 *TPIT7_STATE5 - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT7_STATE5 :: TPIT_LAST_PACKET_LO [31:00] */
#define BCHP_XPT_RAVE_TPIT7_STATE5_TPIT_LAST_PACKET_LO_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT7_STATE5_TPIT_LAST_PACKET_LO_SHIFT       0

/***************************************************************************
 *TPIT7_STATE6 - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT7_STATE6 :: TPIT_LAST_EVENT_LO [31:00] */
#define BCHP_XPT_RAVE_TPIT7_STATE6_TPIT_LAST_EVENT_LO_MASK         0xffffffff
#define BCHP_XPT_RAVE_TPIT7_STATE6_TPIT_LAST_EVENT_LO_SHIFT        0

/***************************************************************************
 *TPIT7_STATE7 - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT7_STATE7 :: reserved_for_eco0 [31:20] */
#define BCHP_XPT_RAVE_TPIT7_STATE7_reserved_for_eco0_MASK          0xfff00000
#define BCHP_XPT_RAVE_TPIT7_STATE7_reserved_for_eco0_SHIFT         20

/* XPT_RAVE :: TPIT7_STATE7 :: TPIT_LAST_EVENT_HI [19:10] */
#define BCHP_XPT_RAVE_TPIT7_STATE7_TPIT_LAST_EVENT_HI_MASK         0x000ffc00
#define BCHP_XPT_RAVE_TPIT7_STATE7_TPIT_LAST_EVENT_HI_SHIFT        10

/* XPT_RAVE :: TPIT7_STATE7 :: TPIT_LAST_PACKET_HI [09:00] */
#define BCHP_XPT_RAVE_TPIT7_STATE7_TPIT_LAST_PACKET_HI_MASK        0x000003ff
#define BCHP_XPT_RAVE_TPIT7_STATE7_TPIT_LAST_PACKET_HI_SHIFT       0

/***************************************************************************
 *TPIT7_STATE8 - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT7_STATE8 :: TPIT_LAST_TICK_LO [31:00] */
#define BCHP_XPT_RAVE_TPIT7_STATE8_TPIT_LAST_TICK_LO_MASK          0xffffffff
#define BCHP_XPT_RAVE_TPIT7_STATE8_TPIT_LAST_TICK_LO_SHIFT         0

/***************************************************************************
 *TPIT7_STATE9 - TPIT  State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT7_STATE9 :: reserved_for_eco0 [31:10] */
#define BCHP_XPT_RAVE_TPIT7_STATE9_reserved_for_eco0_MASK          0xfffffc00
#define BCHP_XPT_RAVE_TPIT7_STATE9_reserved_for_eco0_SHIFT         10

/* XPT_RAVE :: TPIT7_STATE9 :: TPIT_LAST_TICK_HI [09:00] */
#define BCHP_XPT_RAVE_TPIT7_STATE9_TPIT_LAST_TICK_HI_MASK          0x000003ff
#define BCHP_XPT_RAVE_TPIT7_STATE9_TPIT_LAST_TICK_HI_SHIFT         0

/***************************************************************************
 *TPIT_STATE_CONTEXT0 - TPIT State Register for Context
 ***************************************************************************/
/* XPT_RAVE :: TPIT_STATE_CONTEXT0 :: reserved_for_eco0 [31:08] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT0_reserved_for_eco0_MASK   0xffffff00
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT0_reserved_for_eco0_SHIFT  8

/* XPT_RAVE :: TPIT_STATE_CONTEXT0 :: TPIT_CONTEXT_SPECIFIC_STATE [07:00] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT0_TPIT_CONTEXT_SPECIFIC_STATE_MASK 0x000000ff
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT0_TPIT_CONTEXT_SPECIFIC_STATE_SHIFT 0

/***************************************************************************
 *TPIT_STATE_CONTEXT1 - TPIT State Register for Context
 ***************************************************************************/
/* XPT_RAVE :: TPIT_STATE_CONTEXT1 :: reserved_for_eco0 [31:08] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT1_reserved_for_eco0_MASK   0xffffff00
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT1_reserved_for_eco0_SHIFT  8

/* XPT_RAVE :: TPIT_STATE_CONTEXT1 :: TPIT_CONTEXT_SPECIFIC_STATE [07:00] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT1_TPIT_CONTEXT_SPECIFIC_STATE_MASK 0x000000ff
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT1_TPIT_CONTEXT_SPECIFIC_STATE_SHIFT 0

/***************************************************************************
 *TPIT_STATE_CONTEXT2 - TPIT State Register for Context
 ***************************************************************************/
/* XPT_RAVE :: TPIT_STATE_CONTEXT2 :: reserved_for_eco0 [31:08] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT2_reserved_for_eco0_MASK   0xffffff00
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT2_reserved_for_eco0_SHIFT  8

/* XPT_RAVE :: TPIT_STATE_CONTEXT2 :: TPIT_CONTEXT_SPECIFIC_STATE [07:00] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT2_TPIT_CONTEXT_SPECIFIC_STATE_MASK 0x000000ff
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT2_TPIT_CONTEXT_SPECIFIC_STATE_SHIFT 0

/***************************************************************************
 *TPIT_STATE_CONTEXT3 - TPIT State Register for Context
 ***************************************************************************/
/* XPT_RAVE :: TPIT_STATE_CONTEXT3 :: reserved_for_eco0 [31:08] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT3_reserved_for_eco0_MASK   0xffffff00
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT3_reserved_for_eco0_SHIFT  8

/* XPT_RAVE :: TPIT_STATE_CONTEXT3 :: TPIT_CONTEXT_SPECIFIC_STATE [07:00] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT3_TPIT_CONTEXT_SPECIFIC_STATE_MASK 0x000000ff
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT3_TPIT_CONTEXT_SPECIFIC_STATE_SHIFT 0

/***************************************************************************
 *TPIT_STATE_CONTEXT4 - TPIT State Register for Context
 ***************************************************************************/
/* XPT_RAVE :: TPIT_STATE_CONTEXT4 :: reserved_for_eco0 [31:08] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT4_reserved_for_eco0_MASK   0xffffff00
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT4_reserved_for_eco0_SHIFT  8

/* XPT_RAVE :: TPIT_STATE_CONTEXT4 :: TPIT_CONTEXT_SPECIFIC_STATE [07:00] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT4_TPIT_CONTEXT_SPECIFIC_STATE_MASK 0x000000ff
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT4_TPIT_CONTEXT_SPECIFIC_STATE_SHIFT 0

/***************************************************************************
 *TPIT_STATE_CONTEXT5 - TPIT State Register for Context
 ***************************************************************************/
/* XPT_RAVE :: TPIT_STATE_CONTEXT5 :: reserved_for_eco0 [31:08] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT5_reserved_for_eco0_MASK   0xffffff00
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT5_reserved_for_eco0_SHIFT  8

/* XPT_RAVE :: TPIT_STATE_CONTEXT5 :: TPIT_CONTEXT_SPECIFIC_STATE [07:00] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT5_TPIT_CONTEXT_SPECIFIC_STATE_MASK 0x000000ff
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT5_TPIT_CONTEXT_SPECIFIC_STATE_SHIFT 0

/***************************************************************************
 *TPIT_STATE_CONTEXT6 - TPIT State Register for Context
 ***************************************************************************/
/* XPT_RAVE :: TPIT_STATE_CONTEXT6 :: reserved_for_eco0 [31:08] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT6_reserved_for_eco0_MASK   0xffffff00
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT6_reserved_for_eco0_SHIFT  8

/* XPT_RAVE :: TPIT_STATE_CONTEXT6 :: TPIT_CONTEXT_SPECIFIC_STATE [07:00] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT6_TPIT_CONTEXT_SPECIFIC_STATE_MASK 0x000000ff
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT6_TPIT_CONTEXT_SPECIFIC_STATE_SHIFT 0

/***************************************************************************
 *TPIT_STATE_CONTEXT7 - TPIT State Register for Context
 ***************************************************************************/
/* XPT_RAVE :: TPIT_STATE_CONTEXT7 :: reserved_for_eco0 [31:08] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT7_reserved_for_eco0_MASK   0xffffff00
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT7_reserved_for_eco0_SHIFT  8

/* XPT_RAVE :: TPIT_STATE_CONTEXT7 :: TPIT_CONTEXT_SPECIFIC_STATE [07:00] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT7_TPIT_CONTEXT_SPECIFIC_STATE_MASK 0x000000ff
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT7_TPIT_CONTEXT_SPECIFIC_STATE_SHIFT 0

/***************************************************************************
 *TPIT_STATE_CONTEXT8 - TPIT State Register for Context
 ***************************************************************************/
/* XPT_RAVE :: TPIT_STATE_CONTEXT8 :: reserved_for_eco0 [31:08] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT8_reserved_for_eco0_MASK   0xffffff00
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT8_reserved_for_eco0_SHIFT  8

/* XPT_RAVE :: TPIT_STATE_CONTEXT8 :: TPIT_CONTEXT_SPECIFIC_STATE [07:00] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT8_TPIT_CONTEXT_SPECIFIC_STATE_MASK 0x000000ff
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT8_TPIT_CONTEXT_SPECIFIC_STATE_SHIFT 0

/***************************************************************************
 *TPIT_STATE_CONTEXT9 - TPIT State Register for Context
 ***************************************************************************/
/* XPT_RAVE :: TPIT_STATE_CONTEXT9 :: reserved_for_eco0 [31:08] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT9_reserved_for_eco0_MASK   0xffffff00
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT9_reserved_for_eco0_SHIFT  8

/* XPT_RAVE :: TPIT_STATE_CONTEXT9 :: TPIT_CONTEXT_SPECIFIC_STATE [07:00] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT9_TPIT_CONTEXT_SPECIFIC_STATE_MASK 0x000000ff
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT9_TPIT_CONTEXT_SPECIFIC_STATE_SHIFT 0

/***************************************************************************
 *TPIT_STATE_CONTEXT10 - TPIT State Register for Context
 ***************************************************************************/
/* XPT_RAVE :: TPIT_STATE_CONTEXT10 :: reserved_for_eco0 [31:08] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT10_reserved_for_eco0_MASK  0xffffff00
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT10_reserved_for_eco0_SHIFT 8

/* XPT_RAVE :: TPIT_STATE_CONTEXT10 :: TPIT_CONTEXT_SPECIFIC_STATE [07:00] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT10_TPIT_CONTEXT_SPECIFIC_STATE_MASK 0x000000ff
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT10_TPIT_CONTEXT_SPECIFIC_STATE_SHIFT 0

/***************************************************************************
 *TPIT_STATE_CONTEXT11 - TPIT State Register for Context
 ***************************************************************************/
/* XPT_RAVE :: TPIT_STATE_CONTEXT11 :: reserved_for_eco0 [31:08] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT11_reserved_for_eco0_MASK  0xffffff00
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT11_reserved_for_eco0_SHIFT 8

/* XPT_RAVE :: TPIT_STATE_CONTEXT11 :: TPIT_CONTEXT_SPECIFIC_STATE [07:00] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT11_TPIT_CONTEXT_SPECIFIC_STATE_MASK 0x000000ff
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT11_TPIT_CONTEXT_SPECIFIC_STATE_SHIFT 0

/***************************************************************************
 *TPIT_STATE_CONTEXT12 - TPIT State Register for Context
 ***************************************************************************/
/* XPT_RAVE :: TPIT_STATE_CONTEXT12 :: reserved_for_eco0 [31:08] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT12_reserved_for_eco0_MASK  0xffffff00
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT12_reserved_for_eco0_SHIFT 8

/* XPT_RAVE :: TPIT_STATE_CONTEXT12 :: TPIT_CONTEXT_SPECIFIC_STATE [07:00] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT12_TPIT_CONTEXT_SPECIFIC_STATE_MASK 0x000000ff
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT12_TPIT_CONTEXT_SPECIFIC_STATE_SHIFT 0

/***************************************************************************
 *TPIT_STATE_CONTEXT13 - TPIT State Register for Context
 ***************************************************************************/
/* XPT_RAVE :: TPIT_STATE_CONTEXT13 :: reserved_for_eco0 [31:08] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT13_reserved_for_eco0_MASK  0xffffff00
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT13_reserved_for_eco0_SHIFT 8

/* XPT_RAVE :: TPIT_STATE_CONTEXT13 :: TPIT_CONTEXT_SPECIFIC_STATE [07:00] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT13_TPIT_CONTEXT_SPECIFIC_STATE_MASK 0x000000ff
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT13_TPIT_CONTEXT_SPECIFIC_STATE_SHIFT 0

/***************************************************************************
 *TPIT_STATE_CONTEXT14 - TPIT State Register for Context
 ***************************************************************************/
/* XPT_RAVE :: TPIT_STATE_CONTEXT14 :: reserved_for_eco0 [31:08] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT14_reserved_for_eco0_MASK  0xffffff00
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT14_reserved_for_eco0_SHIFT 8

/* XPT_RAVE :: TPIT_STATE_CONTEXT14 :: TPIT_CONTEXT_SPECIFIC_STATE [07:00] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT14_TPIT_CONTEXT_SPECIFIC_STATE_MASK 0x000000ff
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT14_TPIT_CONTEXT_SPECIFIC_STATE_SHIFT 0

/***************************************************************************
 *TPIT_STATE_CONTEXT15 - TPIT State Register for Context
 ***************************************************************************/
/* XPT_RAVE :: TPIT_STATE_CONTEXT15 :: reserved_for_eco0 [31:08] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT15_reserved_for_eco0_MASK  0xffffff00
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT15_reserved_for_eco0_SHIFT 8

/* XPT_RAVE :: TPIT_STATE_CONTEXT15 :: TPIT_CONTEXT_SPECIFIC_STATE [07:00] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT15_TPIT_CONTEXT_SPECIFIC_STATE_MASK 0x000000ff
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT15_TPIT_CONTEXT_SPECIFIC_STATE_SHIFT 0

/***************************************************************************
 *TPIT_STATE_CONTEXT16 - TPIT State Register for Context
 ***************************************************************************/
/* XPT_RAVE :: TPIT_STATE_CONTEXT16 :: reserved_for_eco0 [31:08] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT16_reserved_for_eco0_MASK  0xffffff00
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT16_reserved_for_eco0_SHIFT 8

/* XPT_RAVE :: TPIT_STATE_CONTEXT16 :: TPIT_CONTEXT_SPECIFIC_STATE [07:00] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT16_TPIT_CONTEXT_SPECIFIC_STATE_MASK 0x000000ff
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT16_TPIT_CONTEXT_SPECIFIC_STATE_SHIFT 0

/***************************************************************************
 *TPIT_STATE_CONTEXT17 - TPIT State Register for Context
 ***************************************************************************/
/* XPT_RAVE :: TPIT_STATE_CONTEXT17 :: reserved_for_eco0 [31:08] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT17_reserved_for_eco0_MASK  0xffffff00
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT17_reserved_for_eco0_SHIFT 8

/* XPT_RAVE :: TPIT_STATE_CONTEXT17 :: TPIT_CONTEXT_SPECIFIC_STATE [07:00] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT17_TPIT_CONTEXT_SPECIFIC_STATE_MASK 0x000000ff
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT17_TPIT_CONTEXT_SPECIFIC_STATE_SHIFT 0

/***************************************************************************
 *TPIT_STATE_CONTEXT18 - TPIT State Register for Context
 ***************************************************************************/
/* XPT_RAVE :: TPIT_STATE_CONTEXT18 :: reserved_for_eco0 [31:08] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT18_reserved_for_eco0_MASK  0xffffff00
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT18_reserved_for_eco0_SHIFT 8

/* XPT_RAVE :: TPIT_STATE_CONTEXT18 :: TPIT_CONTEXT_SPECIFIC_STATE [07:00] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT18_TPIT_CONTEXT_SPECIFIC_STATE_MASK 0x000000ff
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT18_TPIT_CONTEXT_SPECIFIC_STATE_SHIFT 0

/***************************************************************************
 *TPIT_STATE_CONTEXT19 - TPIT State Register for Context
 ***************************************************************************/
/* XPT_RAVE :: TPIT_STATE_CONTEXT19 :: reserved_for_eco0 [31:08] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT19_reserved_for_eco0_MASK  0xffffff00
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT19_reserved_for_eco0_SHIFT 8

/* XPT_RAVE :: TPIT_STATE_CONTEXT19 :: TPIT_CONTEXT_SPECIFIC_STATE [07:00] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT19_TPIT_CONTEXT_SPECIFIC_STATE_MASK 0x000000ff
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT19_TPIT_CONTEXT_SPECIFIC_STATE_SHIFT 0

/***************************************************************************
 *TPIT_STATE_CONTEXT20 - TPIT State Register for Context
 ***************************************************************************/
/* XPT_RAVE :: TPIT_STATE_CONTEXT20 :: reserved_for_eco0 [31:08] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT20_reserved_for_eco0_MASK  0xffffff00
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT20_reserved_for_eco0_SHIFT 8

/* XPT_RAVE :: TPIT_STATE_CONTEXT20 :: TPIT_CONTEXT_SPECIFIC_STATE [07:00] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT20_TPIT_CONTEXT_SPECIFIC_STATE_MASK 0x000000ff
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT20_TPIT_CONTEXT_SPECIFIC_STATE_SHIFT 0

/***************************************************************************
 *TPIT_STATE_CONTEXT21 - TPIT State Register for Context
 ***************************************************************************/
/* XPT_RAVE :: TPIT_STATE_CONTEXT21 :: reserved_for_eco0 [31:08] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT21_reserved_for_eco0_MASK  0xffffff00
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT21_reserved_for_eco0_SHIFT 8

/* XPT_RAVE :: TPIT_STATE_CONTEXT21 :: TPIT_CONTEXT_SPECIFIC_STATE [07:00] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT21_TPIT_CONTEXT_SPECIFIC_STATE_MASK 0x000000ff
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT21_TPIT_CONTEXT_SPECIFIC_STATE_SHIFT 0

/***************************************************************************
 *TPIT_STATE_CONTEXT22 - TPIT State Register for Context
 ***************************************************************************/
/* XPT_RAVE :: TPIT_STATE_CONTEXT22 :: reserved_for_eco0 [31:08] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT22_reserved_for_eco0_MASK  0xffffff00
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT22_reserved_for_eco0_SHIFT 8

/* XPT_RAVE :: TPIT_STATE_CONTEXT22 :: TPIT_CONTEXT_SPECIFIC_STATE [07:00] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT22_TPIT_CONTEXT_SPECIFIC_STATE_MASK 0x000000ff
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT22_TPIT_CONTEXT_SPECIFIC_STATE_SHIFT 0

/***************************************************************************
 *TPIT_STATE_CONTEXT23 - TPIT State Register for Context
 ***************************************************************************/
/* XPT_RAVE :: TPIT_STATE_CONTEXT23 :: reserved_for_eco0 [31:08] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT23_reserved_for_eco0_MASK  0xffffff00
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT23_reserved_for_eco0_SHIFT 8

/* XPT_RAVE :: TPIT_STATE_CONTEXT23 :: TPIT_CONTEXT_SPECIFIC_STATE [07:00] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT23_TPIT_CONTEXT_SPECIFIC_STATE_MASK 0x000000ff
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT23_TPIT_CONTEXT_SPECIFIC_STATE_SHIFT 0

#endif /* #ifndef BCHP_XPT_RAVE_H__ */

/* End of File */
