# CPE 487
## Digital System Design
### Jonah Kramer Richards

# [Assignment 2](https://github.com/jakattack32/CPE487/blob/a64c296145f96c89340191b7477504b0eb2d989c/Assignment%201)
  1. Develop a test bench for a design in VHDL 
  2. Add a comment citing the source
  3. Run GHDL to generate a VCD file
  4. Use GTKWave to view the VCD file and take a screen shot
  5. Upload the design, test bench, and VCD files to the GitHub repository
  6. Create a README.md to include the screen shot 
