INFO: [VRFC 10-163] Analyzing VHDL file "D:/projets/2020_2/project_UART_PC/project_UART_PC.srcs/sim_1/new/tb_uart.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_uart'
