<html>
<head>
<title>module ti.sysbios.family.arm.a9.Cache</title>
<meta name="description" content="ARM Cache Module">
<link rel="stylesheet" type="text/css" href="../../../../../xdoc.css" />
</head>
<body><div id="xdocWrapper"><div id="xdocContent">
<table class="xdocHdr"><tr>
<td class="xdocHdrTitle"><span class="xdoc-kw1">module</span> <span class="xdoc-id">ti.sysbios.family.arm.a9.</span><span class="xdoc-id">Cache</span></td>
<td class="xdocHdrArrow">
<a class="xdocHdrLink" href="../../../../../ti/sysbios/family/arm/a9/package.html" title="package ti.sysbios.family.arm.a9"><img class="xdocHdrArrow" src="../../../../../Arrow_up.png"/></a></td>
<td class="xdocHdrArrow">
<a class="xdocHdrLink" href="../../../../../ti/sysbios/family/arm/a9/Mmu.html" title="module Mmu"><img class="xdocHdrArrow" src="../../../../../Arrow_right.png"/></a></td>
</table>
<div class=xdocHdrIndex><a class=xdocHdrIndex title="right-click to capture" href="../../../../../index.html#ti/sysbios/family/arm/a9/Cache.html">index URL</a></div>
<p class="xdocHdrSummary">ARM Cache Module</p>
<ul class="xdocToc">
<li class="xdocToc"><a class="xdocToc" href="#targ-synop">C synopsis</a></li>
<li class="xdocToc2"><a class="xdocToc" href="#xdocElems">Individual elements</a></li>
<li class="xdocToc"><a class="xdocToc" href="#meta-synop">Configuration settings</a></li>
<li class="xdocToc2"><a class="xdocToc" href="#xdocMetaElems">Individual elements</a></li>
</ul>
<div class="xdocBrief">
This module manages the data and instruction caches on Cortex A9
  processors.
[&nbsp;<a class="xdocBrief" href="#xdoc-desc">more</a>&nbsp;...&nbsp;]
</div>
<span id='targ-synop'></span>
<table class="xdocLabel"><tr>
<td class="xdocLabelLeft"><tt><span class="xdoc-id-targ2">C</span></tt> synopsis</td>
<td class="xdocLabelCenter">target-domain</td>
<td class="xdocLabelRight">sourced in <a class="xdocLink" href="../../../../../ti/sysbios/family/arm/a9/Cache-src.html"><span class="xdocLabelFile">ti/sysbios/family/arm/a9/Cache.xdc</span></a></td>
</tr></table>
<div class="xdocSynT">
<div class="xdocSynCode">
<tt></tt><span class="xdoc-kw3">#include</span> <span class="xdoc-id">&lt;ti/sysbios/family/arm/a9/Cache.h&gt;</span>
</div>
<table cellspacing="0" cellpadding="0" border="0">
<tr><td colspan='2'><div class='xdocSynTblHdr'>Functions</div></td></tr>

<tr valign="top"><td class="xdocSynDecl" nowrap><div class="xdocSynTblType"><tt></tt><span class="xdoc-kw2">Void</span>&nbsp;</div></td><td class="xdocSynDecl"><div class="xdocSynTblDecl"><a class="xdocSynGo" href="#configure.L2.Event.Counter"><span class="xdoc-id">Cache_configureL2EventCounter</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;Sets the event source and interrupt generation type for the specified
  L2 Cache event counter</span></span></a>(<span class="xdoc-kw2">UInt</span>&nbsp;<span class="xdoc-id">counterId</span>, <a class="xdoc-link" href="../../../../../ti/sysbios/family/arm/a9/Cache.html#.L2.Event.Source" title="ti.sysbios.family.arm.a9.Cache.L2EventSource">Cache_L2EventSource</a>&nbsp;<span class="xdoc-id">eventSource</span>, <a class="xdoc-link" href="../../../../../ti/sysbios/family/arm/a9/Cache.html#.L2.Counter.Int.Type" title="ti.sysbios.family.arm.a9.Cache.L2CounterIntType">Cache_L2CounterIntType</a>&nbsp;<span class="xdoc-id">interruptType</span>);</div></td></tr>
<tr valign="top"><td class="xdocSynDecl" nowrap><div class="xdocSynTblType"><tt></tt><span class="xdoc-kw2">Void</span>&nbsp;</div></td><td class="xdocSynDecl"><div class="xdocSynTblDecl"><a class="xdocSynGo" href="#disable.B.P"><span class="xdoc-id">Cache_disableBP</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;Disable Branch Prediction</span></span></a>();</div></td></tr>
<tr valign="top"><td class="xdocSynDecl" nowrap><div class="xdocSynTblType"><tt></tt><span class="xdoc-kw2">Void</span>&nbsp;</div></td><td class="xdocSynDecl"><div class="xdocSynTblDecl"><a class="xdocSynGo" href="#disable.L1.Prefetch"><span class="xdoc-id">Cache_disableL1Prefetch</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;Disable L1 data prefetching</span></span></a>();</div></td></tr>
<tr valign="top"><td class="xdocSynDecl" nowrap><div class="xdocSynTblType"><tt></tt><span class="xdoc-kw2">Void</span>&nbsp;</div></td><td class="xdocSynDecl"><div class="xdocSynTblDecl"><a class="xdocSynGo" href="#disable.L2.Event.Counters"><span class="xdoc-id">Cache_disableL2EventCounters</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;Disables the L2 Cache event counters</span></span></a>();</div></td></tr>
<tr valign="top"><td class="xdocSynDecl" nowrap><div class="xdocSynTblType"><tt></tt><span class="xdoc-kw2">Void</span>&nbsp;</div></td><td class="xdocSynDecl"><div class="xdocSynTblDecl"><a class="xdocSynGo" href="#enable.B.P"><span class="xdoc-id">Cache_enableBP</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;Enable Branch Prediction</span></span></a>();</div></td></tr>
<tr valign="top"><td class="xdocSynDecl" nowrap><div class="xdocSynTblType"><tt></tt><span class="xdoc-kw2">Void</span>&nbsp;</div></td><td class="xdocSynDecl"><div class="xdocSynTblDecl"><a class="xdocSynGo" href="#enable.L1.Prefetch"><span class="xdoc-id">Cache_enableL1Prefetch</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;Enable L1 data prefetching</span></span></a>();</div></td></tr>
<tr valign="top"><td class="xdocSynDecl" nowrap><div class="xdocSynTblType"><tt></tt><span class="xdoc-kw2">Void</span>&nbsp;</div></td><td class="xdocSynDecl"><div class="xdocSynTblDecl"><a class="xdocSynGo" href="#enable.L2.Event.Counters"><span class="xdoc-id">Cache_enableL2EventCounters</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;Enables the L2 Cache event counters</span></span></a>();</div></td></tr>
<tr valign="top"><td class="xdocSynDecl" nowrap><div class="xdocSynTblType"><tt></tt><span class="xdoc-kw2">Bits32</span>&nbsp;</div></td><td class="xdocSynDecl"><div class="xdocSynTblDecl"><a class="xdocSynGo" href="#get.L2.Aux.Control.Reg"><span class="xdoc-id">Cache_getL2AuxControlReg</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;Get current L2 Aux Control register contents</span></span></a>();</div></td></tr>
<tr valign="top"><td class="xdocSynDecl" nowrap><div class="xdocSynTblType"><tt></tt><span class="xdoc-kw2">UInt32</span>&nbsp;</div></td><td class="xdocSynDecl"><div class="xdocSynTblDecl"><a class="xdocSynGo" href="#get.L2.Event.Count"><span class="xdoc-id">Cache_getL2EventCount</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;Return counter register value for the specified L2 Cache event counter</span></span></a>(<span class="xdoc-kw2">UInt</span>&nbsp;<span class="xdoc-id">counterId</span>);</div></td></tr>
<tr valign="top"><td class="xdocSynDecl" nowrap><div class="xdocSynTblType"><tt></tt><span class="xdoc-kw2">Bits32</span>&nbsp;</div></td><td class="xdocSynDecl"><div class="xdocSynTblDecl"><a class="xdocSynGo" href="#get.L2.Prefetch.Control"><span class="xdoc-id">Cache_getL2PrefetchControl</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;Get current L2 prefetch control register contents</span></span></a>();</div></td></tr>
<tr valign="top"><td class="xdocSynDecl" nowrap><div class="xdocSynTblType"><tt></tt><span class="xdoc-kw2">Void</span>&nbsp;</div></td><td class="xdocSynDecl"><div class="xdocSynTblDecl"><a class="xdocSynGo" href="#inv.L1d.All"><span class="xdoc-id">Cache_invL1dAll</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;Invalidate all of L1 data cache</span></span></a>();</div></td></tr>
<tr valign="top"><td class="xdocSynDecl" nowrap><div class="xdocSynTblType"><tt></tt><span class="xdoc-kw2">Void</span>&nbsp;</div></td><td class="xdocSynDecl"><div class="xdocSynTblDecl"><a class="xdocSynGo" href="#inv.L1p.All"><span class="xdoc-id">Cache_invL1pAll</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;Invalidate all of L1 program cache</span></span></a>();</div></td></tr>
<tr valign="top"><td class="xdocSynDecl" nowrap><div class="xdocSynTblType"><tt></tt><span class="xdoc-kw2">Void</span>&nbsp;</div></td><td class="xdocSynDecl"><div class="xdocSynTblDecl"><a class="xdocSynGo" href="#inv.L2.All"><span class="xdoc-id">Cache_invL2All</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;Invalidate entire L2 unified cache</span></span></a>();</div></td></tr>
<tr valign="top"><td class="xdocSynDecl" nowrap><div class="xdocSynTblType"><tt></tt><span class="xdoc-kw2">UInt</span>&nbsp;</div></td><td class="xdocSynDecl"><div class="xdocSynTblDecl"><a class="xdocSynGo" href="#lock"><span class="xdoc-id">Cache_lock</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;Loads and locks a memory block into the L2 cache</span></span></a>(<span class="xdoc-kw2">Ptr</span>&nbsp;<span class="xdoc-id">blockPtr</span>, <span class="xdoc-kw2">SizeT</span>&nbsp;<span class="xdoc-id">byteCnt</span>);</div></td></tr>
<tr valign="top"><td class="xdocSynDecl" nowrap><div class="xdocSynTblType"><tt></tt><span class="xdoc-kw2">Void</span>&nbsp;</div></td><td class="xdocSynDecl"><div class="xdocSynTblDecl"><a class="xdocSynGo" href="#reset.L2.Event.Counter"><span class="xdoc-id">Cache_resetL2EventCounter</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;Reset the specified L2 Cache event counter</span></span></a>(<span class="xdoc-kw2">UInt</span>&nbsp;<span class="xdoc-id">counterId</span>);</div></td></tr>
<tr valign="top"><td class="xdocSynDecl" nowrap><div class="xdocSynTblType"><tt></tt><span class="xdoc-kw2">Void</span>&nbsp;</div></td><td class="xdocSynDecl"><div class="xdocSynTblDecl"><a class="xdocSynGo" href="#set.L2.Aux.Control.Reg"><span class="xdoc-id">Cache_setL2AuxControlReg</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;Set L2 Aux Control register</span></span></a>(<span class="xdoc-kw2">Bits32</span>&nbsp;<span class="xdoc-id">arg</span>);</div></td></tr>
<tr valign="top"><td class="xdocSynDecl" nowrap><div class="xdocSynTblType"><tt></tt><span class="xdoc-kw2">Void</span>&nbsp;</div></td><td class="xdocSynDecl"><div class="xdocSynTblDecl"><a class="xdocSynGo" href="#set.L2.Prefetch.Control"><span class="xdoc-id">Cache_setL2PrefetchControl</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;Set L2 prefetch control register</span></span></a>(<span class="xdoc-kw2">UInt32</span>&nbsp;<span class="xdoc-id">regVal</span>);</div></td></tr>
<tr valign="top"><td class="xdocSynDecl" nowrap><div class="xdocSynTblType"><tt></tt><span class="xdoc-kw2">Void</span>&nbsp;</div></td><td class="xdocSynDecl"><div class="xdocSynTblDecl"><a class="xdocSynGo" href="#unlock"><span class="xdoc-id">Cache_unlock</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;Unlocks an L2 cache way</span></span></a>(<span class="xdoc-kw2">UInt</span>&nbsp;<span class="xdoc-id">key</span>);</div></td></tr>
<tr><td colspan="2"><div class="xdocSynFxnCat">Functions common to all ICache modules</div></td></tr>

<tr valign="top"><td class="xdocSynDecl" nowrap><div class="xdocSynTblType"><tt></tt><span class="xdoc-kw2">Void</span>&nbsp;</div></td><td class="xdocSynDecl"><div class="xdocSynTblDecl"><a class="xdocSynGo" href="#disable"><span class="xdoc-id">Cache_disable</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;Backend for <tt><span class="xdoc-link" href="../../../../../ti/sysbios/hal/Cache.html#disable" title="ti.sysbios.hal.Cache.disable">ti.sysbios.hal.Cache.disable()</span></tt></span></span></a>(<span class="xdoc-kw2">Bits16</span>&nbsp;<span class="xdoc-id">type</span>);</div></td></tr>
<tr valign="top"><td class="xdocSynDecl" nowrap><div class="xdocSynTblType"><tt></tt><span class="xdoc-kw2">Void</span>&nbsp;</div></td><td class="xdocSynDecl"><div class="xdocSynTblDecl"><a class="xdocSynGo" href="#enable"><span class="xdoc-id">Cache_enable</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;Enables all cache(s)</span></span></a>(<span class="xdoc-kw2">Bits16</span>&nbsp;<span class="xdoc-id">type</span>);</div></td></tr>
<tr valign="top"><td class="xdocSynDecl" nowrap><div class="xdocSynTblType"><tt></tt><span class="xdoc-kw2">Void</span>&nbsp;</div></td><td class="xdocSynDecl"><div class="xdocSynTblDecl"><a class="xdocSynGo" href="#inv"><span class="xdoc-id">Cache_inv</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;Invalidate the range of memory within the specified starting
  address and byte count.  The range of addresses operated on
  gets quantized to whole cache lines in each cache.  All lines
  in range are invalidated for all the 'type' caches</span></span></a>(<span class="xdoc-kw2">Ptr</span>&nbsp;<span class="xdoc-id">blockPtr</span>, <span class="xdoc-kw2">SizeT</span>&nbsp;<span class="xdoc-id">byteCnt</span>, <span class="xdoc-kw2">Bits16</span>&nbsp;<span class="xdoc-id">type</span>, <span class="xdoc-kw2">Bool</span>&nbsp;<span class="xdoc-id">wait</span>);</div></td></tr>
<tr valign="top"><td class="xdocSynDecl" nowrap><div class="xdocSynTblType"><tt></tt><span class="xdoc-kw2">Void</span>&nbsp;</div></td><td class="xdocSynDecl"><div class="xdocSynTblDecl"><a class="xdocSynGo" href="#wait"><span class="xdoc-id">Cache_wait</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;Backend for <tt><span class="xdoc-link" href="../../../../../ti/sysbios/hal/Cache.html#wait" title="ti.sysbios.hal.Cache.wait">ti.sysbios.hal.Cache.wait()</span></tt></span></span></a>();</div></td></tr>
<tr valign="top"><td class="xdocSynDecl" nowrap><div class="xdocSynTblType"><tt></tt><span class="xdoc-kw2">Void</span>&nbsp;</div></td><td class="xdocSynDecl"><div class="xdocSynTblDecl"><a class="xdocSynGo" href="#wb"><span class="xdoc-id">Cache_wb</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;Backend for <tt><span class="xdoc-link" href="../../../../../ti/sysbios/hal/Cache.html#wb" title="ti.sysbios.hal.Cache.wb">ti.sysbios.hal.Cache.wb()</span></tt></span></span></a>(<span class="xdoc-kw2">Ptr</span>&nbsp;<span class="xdoc-id">blockPtr</span>, <span class="xdoc-kw2">SizeT</span>&nbsp;<span class="xdoc-id">byteCnt</span>, <span class="xdoc-kw2">Bits16</span>&nbsp;<span class="xdoc-id">type</span>, <span class="xdoc-kw2">Bool</span>&nbsp;<span class="xdoc-id">wait</span>);</div></td></tr>
<tr valign="top"><td class="xdocSynDecl" nowrap><div class="xdocSynTblType"><tt></tt><span class="xdoc-kw2">Void</span>&nbsp;</div></td><td class="xdocSynDecl"><div class="xdocSynTblDecl"><a class="xdocSynGo" href="#wb.All"><span class="xdoc-id">Cache_wbAll</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;Write back all caches</span></span></a>();</div></td></tr>
<tr valign="top"><td class="xdocSynDecl" nowrap><div class="xdocSynTblType"><tt></tt><span class="xdoc-kw2">Void</span>&nbsp;</div></td><td class="xdocSynDecl"><div class="xdocSynTblDecl"><a class="xdocSynGo" href="#wb.Inv"><span class="xdoc-id">Cache_wbInv</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;Backend for <tt><span class="xdoc-link" href="../../../../../ti/sysbios/hal/Cache.html#wb.Inv" title="ti.sysbios.hal.Cache.wbInv">ti.sysbios.hal.Cache.wbInv()</span></tt></span></span></a>(<span class="xdoc-kw2">Ptr</span>&nbsp;<span class="xdoc-id">blockPtr</span>, <span class="xdoc-kw2">SizeT</span>&nbsp;<span class="xdoc-id">byteCnt</span>, <span class="xdoc-kw2">Bits16</span>&nbsp;<span class="xdoc-id">type</span>, <span class="xdoc-kw2">Bool</span>&nbsp;<span class="xdoc-id">wait</span>);</div></td></tr>
<tr valign="top"><td class="xdocSynDecl" nowrap><div class="xdocSynTblType"><tt></tt><span class="xdoc-kw2">Void</span>&nbsp;</div></td><td class="xdocSynDecl"><div class="xdocSynTblDecl"><a class="xdocSynGo" href="#wb.Inv.All"><span class="xdoc-id">Cache_wbInvAll</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;Write back invalidate all caches</span></span></a>();</div></td></tr>
<tr><td class="xdocSynFxnCat" colspan="2"><div class="xdocSynFxnCat">Functions common to all target modules</div></td></tr>

<tr>
<td></td>
<td>
<div class="xdocSynTblPack">
<a class="xdocSynGo" href="#module-wide_built-ins"><span class="xdoc-id">Cache_Module_getMask</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;Returns the diagnostics mask for this module</span></span></a>,
<a class="xdocSynGo" href="#module-wide_built-ins"><span class="xdoc-id">Cache_Module_hasMask</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;Test whether this module has a diagnostics mask</span></span></a>,
<a class="xdocSynGo" href="#module-wide_built-ins"><span class="xdoc-id">Cache_Module_heap</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;The heap from which this module allocates memory</span></span></a>,
<a class="xdocSynGo" href="#module-wide_built-ins"><span class="xdoc-id">Cache_Module_id</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;Get this module's unique id</span></span></a>,
<a class="xdocSynGo" href="#module-wide_built-ins"><span class="xdoc-id">Cache_Module_setMask</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;Set the diagnostics mask for this module</span></span></a>,
<a class="xdocSynGo" href="#module-wide_built-ins"><span class="xdoc-id">Cache_Module_startupDone</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;Test if this module has completed startup</span></span></a>
</div>
</td>
</tr>
<tr><td colspan='2'><div class='xdocSynTblHdr'>Defines</div></td></tr>

<tr valign="top"><td class="xdocSynDecl" nowrap><div class="xdocSynTblType"><tt></tt><span class="xdoc-kw3">#define</span> </div></td><td class="xdocSynDecl"><div class="xdocSynTblDecl"><a class="xdocSynGo" href="#size.L1d.Cache.Line"><span class="xdoc-id">Cache_sizeL1dCacheLine</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;Size of L1 data cache Line</span></span></a>  (<i><span class="xdoc-kw2">UInt</span></i>)32</div></td></tr>
<tr valign="top"><td class="xdocSynDecl" nowrap><div class="xdocSynTblType"><tt></tt><span class="xdoc-kw3">#define</span> </div></td><td class="xdocSynDecl"><div class="xdocSynTblDecl"><a class="xdocSynGo" href="#size.L1p.Cache.Line"><span class="xdoc-id">Cache_sizeL1pCacheLine</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;Size of L1 program cache Line</span></span></a>  (<i><span class="xdoc-kw2">UInt</span></i>)32</div></td></tr>
<tr valign="top"><td class="xdocSynDecl" nowrap><div class="xdocSynTblType"><tt></tt><span class="xdoc-kw3">#define</span> </div></td><td class="xdocSynDecl"><div class="xdocSynTblDecl"><a class="xdocSynGo" href="#size.L2.Cache.Line"><span class="xdoc-id">Cache_sizeL2CacheLine</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;Size of L2 cache Line</span></span></a>  (<i><span class="xdoc-kw2">UInt</span></i>)32</div></td></tr>
<tr><td colspan='2'><div class='xdocSynTblHdr'>Typedefs</div></td></tr>

<tr valign="top"><td class="xdocSynDecl" nowrap><div class="xdocSynTblType"><tt></tt><span class="xdoc-kw1">typedef</span> <span class="xdoc-kw2">Void</span>&nbsp;</div></td><td class="xdocSynDecl"><div class="xdocSynTblDecl">(*<a class="xdocSynGo" href="#.Cache.Int.Handler.Func.Ptr"><span class="xdoc-id">Cache_CacheIntHandlerFuncPtr</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;Cache interrupt handler function type definition</span></span></a>)(<span class="xdoc-kw2">UArg</span>);</div></td></tr>
<tr valign="top"><td class="xdocSynDecl" nowrap><div class="xdocSynTblType"><tt></tt><span class="xdoc-kw1">typedef</span> <span class="xdoc-kw1">struct</span> </div></td><td class="xdocSynDecl"><div class="xdocSynTblDecl"><a class="xdocSynGo" href="#.L2.Controller.Regs"><span class="xdoc-id">Cache_L2ControllerRegs</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;PL310 L2 Cache controller registers. Symbol "Cache_l2ControllerRegs"
  is a physical device</span></span></a> ...</div></td></tr>
<tr valign="top"><td class="xdocSynDecl" nowrap><div class="xdocSynTblType"><tt></tt><span class="xdoc-kw1">typedef</span> <span class="xdoc-kw1">enum</span> </div></td><td class="xdocSynDecl"><div class="xdocSynTblDecl"><a class="xdocSynGo" href="#.L2.Counter.Int.Type"><span class="xdoc-id">Cache_L2CounterIntType</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;Lists of bitmask for event counter interrupt generation types</span></span></a> ...</div></td></tr>
<tr valign="top"><td class="xdocSynDecl" nowrap><div class="xdocSynTblType"><tt></tt><span class="xdoc-kw1">typedef</span> <span class="xdoc-kw1">enum</span> </div></td><td class="xdocSynDecl"><div class="xdocSynTblDecl"><a class="xdocSynGo" href="#.L2.Event.Source"><span class="xdoc-id">Cache_L2EventSource</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;Lists of bitmask for event sources to the L2 Cache event counter</span></span></a> ...</div></td></tr>
<tr valign="top"><td class="xdocSynDecl" nowrap><div class="xdocSynTblType"><tt></tt><span class="xdoc-kw1">typedef</span> <span class="xdoc-kw1">enum</span> </div></td><td class="xdocSynDecl"><div class="xdocSynTblDecl"><a class="xdocSynGo" href="#.Type"><span class="xdoc-id">Cache_Type</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;Lists of bitmask cache types</span></span></a> ...</div></td></tr>
<tr><td colspan='2'><div class='xdocSynTblHdr'>Constants</div></td></tr>

<tr valign="top"><td class="xdocSynDecl" nowrap><div class="xdocSynTblType"><tt></tt><span class="xdoc-kw1">extern const</span> <a class="xdoc-link" href="../../../../../xdc/runtime/Assert.html#.Id" title="xdc.runtime.Assert.Id">Assert_Id</a>&nbsp;</div></td><td class="xdocSynDecl"><div class="xdocSynTblDecl"><a class="xdocSynGo" href="#.A_bad.Block.Length"><span class="xdoc-id">Cache_A_badBlockLength</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;Asserted in Cache_lock (see <span class="xdoc-link" href="Cache.html#lock" title="lock">Cache_lock</span> for more info)</span></span></a>;</div></td></tr>
<tr valign="top"><td class="xdocSynDecl" nowrap><div class="xdocSynTblType"><tt></tt><span class="xdoc-kw1">extern const</span> <a class="xdoc-link" href="../../../../../xdc/runtime/Assert.html#.Id" title="xdc.runtime.Assert.Id">Assert_Id</a>&nbsp;</div></td><td class="xdocSynDecl"><div class="xdocSynTblDecl"><a class="xdocSynGo" href="#.A_bad.Inv.Call.With.L2.En"><span class="xdoc-id">Cache_A_badInvCallWithL2En</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;Assert raised when Cache invalidate called with L2 enabled</span></span></a>;</div></td></tr>
<tr valign="top"><td class="xdocSynDecl" nowrap><div class="xdocSynTblType"><tt></tt><span class="xdoc-kw1">extern const</span> <a class="xdoc-link" href="../../../../../xdc/runtime/Assert.html#.Id" title="xdc.runtime.Assert.Id">Assert_Id</a>&nbsp;</div></td><td class="xdocSynDecl"><div class="xdocSynTblDecl"><a class="xdocSynGo" href="#.A_bad.L2.Cache.Operation"><span class="xdoc-id">Cache_A_badL2CacheOperation</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;Assert raised when attempting to perform a L2 Cache maintenance
  operation with L2 configured as SRAM memory</span></span></a>;</div></td></tr>
<tr valign="top"><td class="xdocSynDecl" nowrap><div class="xdocSynTblType"><tt></tt><span class="xdoc-kw1">extern const</span> <a class="xdoc-link" href="../../../../../xdc/runtime/Assert.html#.Id" title="xdc.runtime.Assert.Id">Assert_Id</a>&nbsp;</div></td><td class="xdocSynDecl"><div class="xdocSynTblDecl"><a class="xdocSynGo" href="#.A_block.Crosses.Page"><span class="xdoc-id">Cache_A_blockCrossesPage</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;Asserted in Cache_lock (see <span class="xdoc-link" href="Cache.html#lock" title="lock">Cache_lock</span> for more info)</span></span></a>;</div></td></tr>
<tr valign="top"><td class="xdocSynDecl" nowrap><div class="xdocSynTblType"><tt></tt><span class="xdoc-kw1">extern const</span> <a class="xdoc-link" href="../../../../../xdc/runtime/Assert.html#.Id" title="xdc.runtime.Assert.Id">Assert_Id</a>&nbsp;</div></td><td class="xdocSynDecl"><div class="xdocSynTblDecl"><a class="xdocSynGo" href="#.A_invalid.L2.Counter.Id"><span class="xdoc-id">Cache_A_invalidL2CounterId</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;Assert raised when invalid counter id passed to L2 cache event counter
  APIs</span></span></a>;</div></td></tr>
<tr valign="top"><td class="xdocSynDecl" nowrap><div class="xdocSynTblType"><tt></tt><span class="xdoc-kw1">extern const</span> <a class="xdoc-link" href="../../../../../xdc/runtime/Assert.html#.Id" title="xdc.runtime.Assert.Id">Assert_Id</a>&nbsp;</div></td><td class="xdocSynDecl"><div class="xdocSynTblDecl"><a class="xdocSynGo" href="#.A_l1.Prefetch.Api.Not.Supported"><span class="xdoc-id">Cache_A_l1PrefetchApiNotSupported</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;Assert raised when an unsupported API is called</span></span></a>;</div></td></tr>
<tr valign="top"><td class="xdocSynDecl" nowrap><div class="xdocSynTblType"><tt></tt><span class="xdoc-kw1">extern const</span> <a class="xdoc-link" href="../../../../../xdc/runtime/Assert.html#.Id" title="xdc.runtime.Assert.Id">Assert_Id</a>&nbsp;</div></td><td class="xdocSynDecl"><div class="xdocSynTblDecl"><a class="xdocSynGo" href="#.A_no.Non.Secure.Interrupt.Access"><span class="xdoc-id">Cache_A_noNonSecureInterruptAccess</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;Assert raised when enableL2CacheInterruot is set to true, but interrupt
  control through non-secure access is not allowed</span></span></a>;</div></td></tr>
<tr valign="top"><td class="xdocSynDecl" nowrap><div class="xdocSynTblType"><tt></tt><span class="xdoc-kw1">extern const</span> <a class="xdoc-link" href="../../../../../xdc/runtime/Assert.html#.Id" title="xdc.runtime.Assert.Id">Assert_Id</a>&nbsp;</div></td><td class="xdocSynDecl"><div class="xdocSynTblDecl"><a class="xdocSynGo" href="#.A_no.Non.Secure.Lockdown"><span class="xdoc-id">Cache_A_noNonSecureLockdown</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;Assert raised when Cache_lock() called but non-secure lockdown is not
  enabled</span></span></a>;</div></td></tr>
<tr valign="top"><td class="xdocSynDecl" nowrap><div class="xdocSynTblType"><tt></tt><span class="xdoc-kw1">extern const</span> <span class="xdoc-kw2">Bool</span>&nbsp;</div></td><td class="xdocSynDecl"><div class="xdocSynTblDecl"><a class="xdocSynGo" href="#branch.Prediction.Enabled"><span class="xdoc-id">Cache_branchPredictionEnabled</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;Enable Branch Prediction at startup, default is true</span></span></a>;</div></td></tr>
<tr valign="top"><td class="xdocSynDecl" nowrap><div class="xdocSynTblType"><tt></tt><span class="xdoc-kw1">extern const</span> <span class="xdoc-kw2">Bool</span>&nbsp;</div></td><td class="xdocSynDecl"><div class="xdocSynTblDecl"><a class="xdocSynGo" href="#configure.L2.Sram"><span class="xdoc-id">Cache_configureL2Sram</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;Configure L2 as cache or SRAM memory</span></span></a>;</div></td></tr>
<tr valign="top"><td class="xdocSynDecl" nowrap><div class="xdocSynTblType"><tt></tt><span class="xdoc-kw1">extern const</span> <span class="xdoc-kw2">Bool</span>&nbsp;</div></td><td class="xdocSynDecl"><div class="xdocSynTblDecl"><a class="xdocSynGo" href="#enable.Cache"><span class="xdoc-id">Cache_enableCache</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;Enable L1 and L2 data and program caches</span></span></a>;</div></td></tr>
<tr valign="top"><td class="xdocSynDecl" nowrap><div class="xdocSynTblType"><tt></tt><span class="xdoc-kw1">extern const</span> <span class="xdoc-kw2">Bool</span>&nbsp;</div></td><td class="xdocSynDecl"><div class="xdocSynTblDecl"><a class="xdocSynGo" href="#enable.L2.Interrupt"><span class="xdoc-id">Cache_enableL2Interrupt</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;This flag controls whether L2 Cache Controller interrupt is enabled.
  (default is true)</span></span></a>;</div></td></tr>
<tr valign="top"><td class="xdocSynDecl" nowrap><div class="xdocSynTblType"><tt></tt><span class="xdoc-kw1">extern const</span> <span class="xdoc-kw2">Bool</span>&nbsp;</div></td><td class="xdocSynDecl"><div class="xdocSynTblDecl"><a class="xdocSynGo" href="#l2.Data.Prefetch.Enable"><span class="xdoc-id">Cache_l2DataPrefetchEnable</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;Enable L2 Data prefetching</span></span></a>;</div></td></tr>
<tr valign="top"><td class="xdocSynDecl" nowrap><div class="xdocSynTblType"><tt></tt><span class="xdoc-kw1">extern const</span> <span class="xdoc-kw2">Bool</span>&nbsp;</div></td><td class="xdocSynDecl"><div class="xdocSynTblDecl"><a class="xdocSynGo" href="#l2.Double.Linefill.Enable"><span class="xdoc-id">Cache_l2DoubleLinefillEnable</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;Enable L2 Double Linefill</span></span></a>;</div></td></tr>
<tr valign="top"><td class="xdocSynDecl" nowrap><div class="xdocSynTblType"><tt></tt><span class="xdoc-kw1">extern const</span> <span class="xdoc-kw2">Bool</span>&nbsp;</div></td><td class="xdocSynDecl"><div class="xdocSynTblDecl"><a class="xdocSynGo" href="#l2.Incr.Double.Linefill.Enable"><span class="xdoc-id">Cache_l2IncrDoubleLinefillEnable</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;Enable L2 Double Linefill on Incrementing reads</span></span></a>;</div></td></tr>
<tr valign="top"><td class="xdocSynDecl" nowrap><div class="xdocSynTblType"><tt></tt><span class="xdoc-kw1">extern const</span> <span class="xdoc-kw2">Bool</span>&nbsp;</div></td><td class="xdocSynDecl"><div class="xdocSynTblDecl"><a class="xdocSynGo" href="#l2.Instruction.Prefetch.Enable"><span class="xdoc-id">Cache_l2InstructionPrefetchEnable</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;Enable L2 Instruction prefetching</span></span></a>;</div></td></tr>
<tr valign="top"><td class="xdocSynDecl" nowrap><div class="xdocSynTblType"><tt></tt><span class="xdoc-kw1">extern const</span> <a class="xdoc-link" href="../../../../../ti/sysbios/family/arm/a9/Cache.html#.Cache.Int.Handler.Func.Ptr" title="ti.sysbios.family.arm.a9.Cache.CacheIntHandlerFuncPtr">Cache_CacheIntHandlerFuncPtr</a>&nbsp;</div></td><td class="xdocSynDecl"><div class="xdocSynTblDecl"><a class="xdocSynGo" href="#l2.Interrupt.Func"><span class="xdoc-id">Cache_l2InterruptFunc</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;Function called when a L2 cache Interrupt occurs</span></span></a>;</div></td></tr>
<tr valign="top"><td class="xdocSynDecl" nowrap><div class="xdocSynTblType"><tt></tt><span class="xdoc-kw1">extern const</span> <span class="xdoc-kw2">UInt32</span>&nbsp;</div></td><td class="xdocSynDecl"><div class="xdocSynTblDecl"><a class="xdocSynGo" href="#l2.Interrupt.Mask"><span class="xdoc-id">Cache_l2InterruptMask</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;L2 cache Interrupt mask</span></span></a>;</div></td></tr>
<tr valign="top"><td class="xdocSynDecl" nowrap><div class="xdocSynTblType"><tt></tt><span class="xdoc-kw1">extern const</span> <span class="xdoc-kw2">Bool</span>&nbsp;</div></td><td class="xdocSynDecl"><div class="xdocSynTblDecl"><a class="xdocSynGo" href="#l2.Prefetch.Drop.Enable"><span class="xdoc-id">Cache_l2PrefetchDropEnable</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;Enable L2 prefetch drop</span></span></a>;</div></td></tr>
<tr valign="top"><td class="xdocSynDecl" nowrap><div class="xdocSynTblType"><tt></tt><span class="xdoc-kw1">extern const</span> <span class="xdoc-kw2">UInt8</span>&nbsp;</div></td><td class="xdocSynDecl"><div class="xdocSynTblDecl"><a class="xdocSynGo" href="#l2.Prefetch.Offset"><span class="xdoc-id">Cache_l2PrefetchOffset</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;Prefetch offset for subsequent cache line prefetches</span></span></a>;</div></td></tr>
<tr valign="top"><td class="xdocSynDecl" nowrap><div class="xdocSynTblType"><tt></tt><span class="xdoc-kw1">extern const</span> <span class="xdoc-kw2">Bool</span>&nbsp;</div></td><td class="xdocSynDecl"><div class="xdocSynTblDecl"><a class="xdocSynGo" href="#l2.Wrap.Double.Linefill.Enable"><span class="xdoc-id">Cache_l2WrapDoubleLinefillEnable</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;Enable L2 Double Linefill on Wrapping reads</span></span></a>;</div></td></tr>
<tr valign="top"><td class="xdocSynDecl" nowrap><div class="xdocSynTblType"><tt></tt><span class="xdoc-kw1">extern const</span> <span class="xdoc-kw2">Bool</span>&nbsp;</div></td><td class="xdocSynDecl"><div class="xdocSynTblDecl"><a class="xdocSynGo" href="#unlock.L2.Cache"><span class="xdoc-id">Cache_unlockL2Cache</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;Unlock all L2 cache ways at startup, default is true</span></span></a>;</div></td></tr>
<tr><td colspan='2'><div class='xdocSynTblHdr'>Variables</div></td></tr>

<tr valign="top"><td class="xdocSynDecl" nowrap><div class="xdocSynTblType"><tt></tt><a class="xdoc-link" href="../../../../../ti/sysbios/family/arm/a9/Cache.html#.L2.Controller.Regs" title="ti.sysbios.family.arm.a9.Cache.L2ControllerRegs">Cache_L2ControllerRegs</a>&nbsp;</div></td><td class="xdocSynDecl"><div class="xdocSynTblDecl"><a class="xdocSynGo" href="#l2.Controller.Regs"><span class="xdoc-id">Cache_l2ControllerRegs</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;</span></span></a>; // linked as extern ti_sysbios_family_arm_a9_Cache_l2ControllerRegs</div></td></tr>
</table>
<div class="xdocSynSpacer">&nbsp;</div>
</div>
<span id="xdoc-desc"></span>
<span id="xdoc-sect-1"></span>
<div class="xdocSect">DETAILS</div>
<div class="xdocText">This module manages the data and instruction caches on Cortex A9
  processors.</div>
<div class="xdocText">It provides a list of functions that perform cache operations.  The
  functions operate on a per cache line except for the 'All' functions
  which operate on the entire cache specified.  Any Address that is not
  aligned to a cache line gets rounded down to the address of
  the nearest cache line.</div>
<div class="xdocText">The L1 data and program caches as well as the L2 cache are enabled
  by default early during the startup sequence (prior to any
  Module_startup()s).</div>
<div class="xdocText">Data caching requires the MMU to be enabled and the cacheable
  attribute of the section/page descriptor for a corresponding
  memory region to be enabled.
  Program caching does not require the MMU to be enabled and therefore
  occurs when the L1 program cache is enabled.</div>
<div class="xdocText">Note: See the <a class="xdoc-link" href="../../../../../ti/sysbios/family/arm/a8/Mmu.html" title="ti.sysbios.family.arm.a8.Mmu">ti.sysbios.family.arm.a8.Mmu</a> module for
        information about the MMU.</div>
<div class="xdocText">Here's an example showing how to enable L2 interrupt and register an
  interrupt callback function:</div>
<div class="xdocText">*.cfg config script:</div>
<div class="xdocText"><PRE class="Example">  ...

  var Cache = xdc.useModule('ti.sysbios.family.arm.a9.Cache');
  Cache.enableL2Interrupt = true;
  Cache.l2InterruptFunc = '&amp;cacheIntHandler';
</PRE></div>
<div class="xdocText">C source file:</div>
<div class="xdocText"><PRE class="Example">  ...

  Void cacheIntHandler(UArg arg0)
  {
      System_printf("Interrupt Mask: %u \n", arg0);
  }
</PRE></div>
<div class="xdocText">Notes:</div>
<div class="xdocText"><UL><LI> See the <a class="xdoc-linkExt" href="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0406c/index.html" title="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0406c/index.html">ARM v7AR Architecture Reference Manual</a> and <a class="xdoc-linkExt" href="http://infocenter.arm.com/help/topic/com.arm.doc.subset.primecell.system/index.html#pl310" title="http://infocenter.arm.com/help/topic/com.arm.doc.subset.primecell.system/index.html#pl310">ARM PL310 Cache Controller Reference Manual</a> for more info.
</LI></UL></div>
<div class="xdocText">Unconstrained Functions
  All functions</div>
<div class="xdocText"><h3> Calling Context </h3>
  <table border="1" cellpadding="3">
    <colgroup span="1"></colgroup> <colgroup span="5" align="center">
    </colgroup>

    <tr><th> Function                 </th><th>  Hwi   </th><th>  Swi   </th>
    <th>  Task  </th><th>  Main  </th><th>  Startup  </th></tr>
    <!--                               -->
    <tr><td> <a class="xdoc-link" href="Cache.html#configure.L2.Event.Counter" title="configureL2EventCounter">configureL2EventCounter</a>     </td><td>   Y    </td>
    <td>   Y    </td><td>   Y    </td><td>   Y    </td><td>   Y    </td></tr>
    <tr><td> <a class="xdoc-link" href="Cache.html#disable" title="disable">disable</a>     </td><td>   Y    </td><td>   Y    </td>
    <td>   Y    </td><td>   Y    </td><td>   Y    </td></tr>
    <tr><td> <a class="xdoc-link" href="Cache.html#disable.L1.Prefetch" title="disableL1Prefetch">disableL1Prefetch</a>     </td><td>   Y    </td>
    <td>   Y    </td><td>   Y    </td><td>   Y    </td><td>   Y    </td></tr>
    <tr><td> <a class="xdoc-link" href="Cache.html#disable.L2.Event.Counters" title="disableL2EventCounters">disableL2EventCounters</a>     </td><td>   Y    </td>
    <td>   Y    </td><td>   Y    </td><td>   Y    </td><td>   Y    </td></tr>
    <tr><td> <a class="xdoc-link" href="Cache.html#enable" title="enable">enable</a>      </td><td>   Y    </td><td>   Y    </td>
    <td>   Y    </td><td>   Y    </td><td>   Y    </td></tr>
    <tr><td> <a class="xdoc-link" href="Cache.html#enable.L1.Prefetch" title="enableL1Prefetch">enableL1Prefetch</a>     </td><td>   Y    </td>
    <td>   Y    </td><td>   Y    </td><td>   Y    </td><td>   Y    </td></tr>
    <tr><td> <a class="xdoc-link" href="Cache.html#enable.L2.Event.Counters" title="enableL2EventCounters">enableL2EventCounters</a>     </td><td>   Y    </td>
    <td>   Y    </td><td>   Y    </td><td>   Y    </td><td>   Y    </td></tr>
    <tr><td> <a class="xdoc-link" href="Cache.html#reset.L2.Event.Counter" title="resetL2EventCounter">resetL2EventCounter</a>     </td><td>   Y    </td>
    <td>   Y    </td><td>   Y    </td><td>   Y    </td><td>   Y    </td></tr>
    <tr><td> <a class="xdoc-link" href="Cache.html#get.L2.Event.Count" title="getL2EventCount">getL2EventCount</a>     </td><td>   Y    </td>
    <td>   Y    </td><td>   Y    </td><td>   Y    </td><td>   Y    </td></tr>
    <tr><td> <a class="xdoc-link" href="Cache.html#get.L2.Prefetch.Control" title="getL2PrefetchControl">getL2PrefetchControl</a>     </td><td>   Y    </td>
    <td>   Y    </td><td>   Y    </td><td>   Y    </td><td>   Y    </td></tr>
    <tr><td> <a class="xdoc-link" href="Cache.html#set.L2.Prefetch.Control" title="setL2PrefetchControl">setL2PrefetchControl</a>     </td><td>   Y    </td>
    <td>   Y    </td><td>   Y    </td><td>   Y    </td><td>   Y    </td></tr>
    <tr><td> <a class="xdoc-link" href="Cache.html#get.L2.Aux.Control.Reg" title="getL2AuxControlReg">getL2AuxControlReg</a>     </td><td>   Y    </td>
    <td>   Y    </td><td>   Y    </td><td>   Y    </td><td>   Y    </td></tr>
    <tr><td> <a class="xdoc-link" href="Cache.html#set.L2.Aux.Control.Reg" title="setL2AuxControlReg">setL2AuxControlReg</a>     </td><td>   Y    </td>
    <td>   Y    </td><td>   Y    </td><td>   Y    </td><td>   Y    </td></tr>
    <tr><td> <a class="xdoc-link" href="Cache.html#inv" title="inv">inv</a>         </td><td>   Y    </td><td>   Y    </td>
    <td>   Y    </td><td>   Y    </td><td>   Y    </td></tr>
    <tr><td> <a class="xdoc-link" href="Cache.html#inv.L1d.All" title="invL1dAll">invL1dAll</a>   </td><td>   Y    </td><td>   Y    </td>
    <td>   Y    </td><td>   Y    </td><td>   Y    </td></tr>
    <tr><td> <a class="xdoc-link" href="Cache.html#inv.L1p.All" title="invL1pAll">invL1pAll</a>   </td><td>   Y    </td><td>   Y    </td>
    <td>   Y    </td><td>   Y    </td><td>   Y    </td></tr>
    <tr><td> <a class="xdoc-link" href="Cache.html#inv.L2.All" title="invL2All">invL2All</a>   </td><td>   Y    </td><td>   Y    </td>
    <td>   Y    </td><td>   Y    </td><td>   Y    </td></tr>
    <tr><td> <a class="xdoc-link" href="Cache.html#wait" title="wait">wait</a>        </td><td>   Y    </td><td>   Y    </td>
    <td>   Y    </td><td>   Y    </td><td>   Y    </td></tr>
    <tr><td> <a class="xdoc-link" href="Cache.html#wb" title="wb">wb</a>          </td><td>   Y    </td><td>   Y    </td>
    <td>   Y    </td><td>   Y    </td><td>   Y    </td></tr>
    <tr><td> <a class="xdoc-link" href="Cache.html#wb.Inv" title="wbInv">wbInv</a>       </td><td>   Y    </td><td>   Y    </td>
    <td>   Y    </td><td>   Y    </td><td>   Y    </td></tr>
    <tr><td> <a class="xdoc-link" href="Cache.html#wb.Inv.L1d.All" title="wbInvL1dAll">wbInvL1dAll</a> </td><td>   Y    </td><td>   Y    </td>
    <td>   Y    </td><td>   Y    </td><td>   Y    </td></tr>
    <tr><td> <a class="xdoc-link" href="Cache.html#wb.L1d.All" title="wbL1dAll">wbL1dAll</a>    </td><td>   Y    </td><td>   Y    </td>
    <td>   Y    </td><td>   Y    </td><td>   Y    </td></tr>
    <tr><td> <a class="xdoc-link" href="Cache.html#lock" title="lock">lock</a>       </td><td>   Y    </td><td>   Y     </td>
    <td>   Y    </td><td>   Y    </td><td>   Y    </td></tr>
    <tr><td> <a class="xdoc-link" href="Cache.html#unlock" title="unlock">unlock</a>       </td><td>   Y    </td><td>   Y   </td>
    <td>   Y    </td><td>   Y    </td><td>   Y    </td></tr>
    <tr><td colspan="6"> Definitions: <br />
       <ul>
         <li> <b>Hwi</b>: API is callable from a Hwi thread. </li>
         <li> <b>Swi</b>: API is callable from a Swi thread. </li>
         <li> <b>Task</b>: API is callable from a Task thread. </li>
         <li> <b>Main</b>: API is callable during any of these phases: </li>
           <ul>
             <li> In your module startup after this module is started 
   (e.g. Cache_Module_startupDone() returns TRUE). </li>
             <li> During xdc.runtime.Startup.lastFxns. </li>
             <li> During main().</li>
             <li> During BIOS.startupFxns.</li>
           </ul>
         <li> <b>Startup</b>: API is callable during any of these phases:</li>
           <ul>
             <li> During xdc.runtime.Startup.firstFxns.</li>
             <li> In your module startup before this module is started 
   (e.g. Cache_Module_startupDone() returns FALSE).</li>
           </ul>
       </ul>
    </td></tr>

  </table></div>
<div id="xdocSep">
</div>
<div id="xdocElems">
<div class="xdocSynSpacer">&nbsp;</div>
<a class="xdocAnchor" id="size.L1d.Cache.Line"></a>
<table class="xdocHdr"><tr>
<td class="xdocHdrTitle"><span class="xdoc-kw1">const</span> <span class="xdoc-id">Cache_</span><span class="xdoc-id">sizeL1dCacheLine</span></td>
<td class="xdocHdrArrow">
<a class="xdocHdrLink" href="../../../../../ti/sysbios/family/arm/a9/Cache.html" title="module Cache"><img class="xdocHdrArrow" src="../../../../../Arrow_up.png"/></a></td>
</table>
<div class=xdocHdrIndex><a class=xdocHdrIndex title="right-click to capture" href="../../../../../index.html#ti/sysbios/family/arm/a9/Cache.html#size.L1d.Cache.Line">index URL</a></div>
<p class="xdocHdrSummaryDcl">Size of L1 data cache Line</p>
<span id='targ-synop'></span>
<table class="xdocLabel"><tr>
<td class="xdocLabelLeft"><tt><span class="xdoc-id-targ2dcl">C</span></tt> synopsis</td>
<td class="xdocLabelRight">target-domain</td>
</tr></table>
<div class="xdocSynTdcl">
<div class="xdocSynCode">
<tt></tt><tt></tt><span class="xdoc-kw3">#define</span> <span class="xdoc-id">Cache_sizeL1dCacheLine</span>  (<i><span class="xdoc-kw2">UInt</span></i>)32
</div>
</div>
<div class="xdocSynSpacer">&nbsp;</div>
<div class="xdocSynSpacer">&nbsp;</div>
<a class="xdocAnchor" id="size.L1p.Cache.Line"></a>
<table class="xdocHdr"><tr>
<td class="xdocHdrTitle"><span class="xdoc-kw1">const</span> <span class="xdoc-id">Cache_</span><span class="xdoc-id">sizeL1pCacheLine</span></td>
<td class="xdocHdrArrow">
<a class="xdocHdrLink" href="../../../../../ti/sysbios/family/arm/a9/Cache.html" title="module Cache"><img class="xdocHdrArrow" src="../../../../../Arrow_up.png"/></a></td>
</table>
<div class=xdocHdrIndex><a class=xdocHdrIndex title="right-click to capture" href="../../../../../index.html#ti/sysbios/family/arm/a9/Cache.html#size.L1p.Cache.Line">index URL</a></div>
<p class="xdocHdrSummaryDcl">Size of L1 program cache Line</p>
<span id='targ-synop'></span>
<table class="xdocLabel"><tr>
<td class="xdocLabelLeft"><tt><span class="xdoc-id-targ2dcl">C</span></tt> synopsis</td>
<td class="xdocLabelRight">target-domain</td>
</tr></table>
<div class="xdocSynTdcl">
<div class="xdocSynCode">
<tt></tt><tt></tt><span class="xdoc-kw3">#define</span> <span class="xdoc-id">Cache_sizeL1pCacheLine</span>  (<i><span class="xdoc-kw2">UInt</span></i>)32
</div>
</div>
<div class="xdocSynSpacer">&nbsp;</div>
<div class="xdocSynSpacer">&nbsp;</div>
<a class="xdocAnchor" id="size.L2.Cache.Line"></a>
<table class="xdocHdr"><tr>
<td class="xdocHdrTitle"><span class="xdoc-kw1">const</span> <span class="xdoc-id">Cache_</span><span class="xdoc-id">sizeL2CacheLine</span></td>
<td class="xdocHdrArrow">
<a class="xdocHdrLink" href="../../../../../ti/sysbios/family/arm/a9/Cache.html" title="module Cache"><img class="xdocHdrArrow" src="../../../../../Arrow_up.png"/></a></td>
</table>
<div class=xdocHdrIndex><a class=xdocHdrIndex title="right-click to capture" href="../../../../../index.html#ti/sysbios/family/arm/a9/Cache.html#size.L2.Cache.Line">index URL</a></div>
<p class="xdocHdrSummaryDcl">Size of L2 cache Line</p>
<span id='targ-synop'></span>
<table class="xdocLabel"><tr>
<td class="xdocLabelLeft"><tt><span class="xdoc-id-targ2dcl">C</span></tt> synopsis</td>
<td class="xdocLabelRight">target-domain</td>
</tr></table>
<div class="xdocSynTdcl">
<div class="xdocSynCode">
<tt></tt><tt></tt><span class="xdoc-kw3">#define</span> <span class="xdoc-id">Cache_sizeL2CacheLine</span>  (<i><span class="xdoc-kw2">UInt</span></i>)32
</div>
</div>
<div class="xdocSynSpacer">&nbsp;</div>
<div class="xdocSynSpacer">&nbsp;</div>
<a class="xdocAnchor" id=".L2.Counter.Int.Type"></a>
<a class="xdocAnchor" id=".L2.Counter.Int.Type_.D.I.S.A.B.L.E.D"></a>
<a class="xdocAnchor" id=".L2.Counter.Int.Type_.I.N.C.R.E.M.E.N.T"></a>
<a class="xdocAnchor" id=".L2.Counter.Int.Type_.O.V.E.R.F.L.O.W"></a>
<table class="xdocHdr"><tr>
<td class="xdocHdrTitle"><span class="xdoc-kw1">enum</span> <span class="xdoc-id">Cache_</span><span class="xdoc-id">L2CounterIntType</span></td>
<td class="xdocHdrArrow">
<a class="xdocHdrLink" href="../../../../../ti/sysbios/family/arm/a9/Cache.html" title="module Cache"><img class="xdocHdrArrow" src="../../../../../Arrow_up.png"/></a></td>
</table>
<div class=xdocHdrIndex><a class=xdocHdrIndex title="right-click to capture" href="../../../../../index.html#ti/sysbios/family/arm/a9/Cache.html#.L2.Counter.Int.Type">index URL</a></div>
<p class="xdocHdrSummaryDcl">Lists of bitmask for event counter interrupt generation types</p>
<span id='targ-synop'></span>
<table class="xdocLabel"><tr>
<td class="xdocLabelLeft"><tt><span class="xdoc-id-targ2dcl">C</span></tt> synopsis</td>
<td class="xdocLabelRight">target-domain</td>
</tr></table>
<div class="xdocSynTdcl">
<div class="xdocSynCode">
<tt></tt><tt></tt><span class="xdoc-kw1">typedef</span> <span class="xdoc-kw1">enum</span> <span class="xdoc-id">Cache_L2CounterIntType</span> {
</div>
<div class="xdocSynCode">
<tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><span class="xdoc-id">Cache_L2CounterIntType_DISABLED</span>, 
</div>
<div class='xdocSynSum'><tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>//&nbsp;Disabled</div>
<div class="xdocSynCode">
<tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><span class="xdoc-id">Cache_L2CounterIntType_INCREMENT</span>, 
</div>
<div class='xdocSynSum'><tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>//&nbsp;Interrupt generated on counter
                                        increment</div>
<div class="xdocSynCode">
<tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><span class="xdoc-id">Cache_L2CounterIntType_OVERFLOW</span>
</div>
<div class='xdocSynSum'><tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>//&nbsp;Interrupt generated on counter
                                        overflow</div>
<div class="xdocSynCode">
<tt></tt><tt></tt>} <span class="xdoc-id">Cache_L2CounterIntType</span>;
</div>
</div>
<div class="xdocSynSpacer">&nbsp;</div>
<div class="xdocSynSpacer">&nbsp;</div>
<a class="xdocAnchor" id=".L2.Event.Source"></a>
<a class="xdocAnchor" id=".L2.Event.Source_.D.I.S.A.B.L.E.D"></a>
<a class="xdocAnchor" id=".L2.Event.Source_.C.O"></a>
<a class="xdocAnchor" id=".L2.Event.Source_.D.R.H.I.T"></a>
<a class="xdocAnchor" id=".L2.Event.Source_.D.R.R.E.Q"></a>
<a class="xdocAnchor" id=".L2.Event.Source_.D.W.H.I.T"></a>
<a class="xdocAnchor" id=".L2.Event.Source_.D.W.R.E.Q"></a>
<a class="xdocAnchor" id=".L2.Event.Source_.D.W.T.R.E.Q"></a>
<a class="xdocAnchor" id=".L2.Event.Source_.I.R.H.I.T"></a>
<a class="xdocAnchor" id=".L2.Event.Source_.I.R.R.E.Q"></a>
<a class="xdocAnchor" id=".L2.Event.Source_.W.A"></a>
<a class="xdocAnchor" id=".L2.Event.Source_.I.P.F.A.L.L.O.C"></a>
<a class="xdocAnchor" id=".L2.Event.Source_.E.P.F.H.I.T"></a>
<a class="xdocAnchor" id=".L2.Event.Source_.E.P.F.A.L.L.O.C"></a>
<a class="xdocAnchor" id=".L2.Event.Source_.S.R.R.C.V.D"></a>
<a class="xdocAnchor" id=".L2.Event.Source_.S.R.C.O.N.F"></a>
<a class="xdocAnchor" id=".L2.Event.Source_.E.P.F.R.C.V.D"></a>
<table class="xdocHdr"><tr>
<td class="xdocHdrTitle"><span class="xdoc-kw1">enum</span> <span class="xdoc-id">Cache_</span><span class="xdoc-id">L2EventSource</span></td>
<td class="xdocHdrArrow">
<a class="xdocHdrLink" href="../../../../../ti/sysbios/family/arm/a9/Cache.html" title="module Cache"><img class="xdocHdrArrow" src="../../../../../Arrow_up.png"/></a></td>
</table>
<div class=xdocHdrIndex><a class=xdocHdrIndex title="right-click to capture" href="../../../../../index.html#ti/sysbios/family/arm/a9/Cache.html#.L2.Event.Source">index URL</a></div>
<p class="xdocHdrSummaryDcl">Lists of bitmask for event sources to the L2 Cache event counter</p>
<span id='targ-synop'></span>
<table class="xdocLabel"><tr>
<td class="xdocLabelLeft"><tt><span class="xdoc-id-targ2dcl">C</span></tt> synopsis</td>
<td class="xdocLabelRight">target-domain</td>
</tr></table>
<div class="xdocSynTdcl">
<div class="xdocSynCode">
<tt></tt><tt></tt><span class="xdoc-kw1">typedef</span> <span class="xdoc-kw1">enum</span> <span class="xdoc-id">Cache_L2EventSource</span> {
</div>
<div class="xdocSynCode">
<tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><span class="xdoc-id">Cache_L2EventSource_DISABLED</span>, 
</div>
<div class='xdocSynSum'><tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>//&nbsp;Counter Disabled</div>
<div class="xdocSynCode">
<tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><span class="xdoc-id">Cache_L2EventSource_CO</span>, 
</div>
<div class='xdocSynSum'><tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>//&nbsp;Eviction of a line from the L2 cache</div>
<div class="xdocSynCode">
<tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><span class="xdoc-id">Cache_L2EventSource_DRHIT</span>, 
</div>
<div class='xdocSynSum'><tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>//&nbsp;Data read hit in the L2 cache</div>
<div class="xdocSynCode">
<tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><span class="xdoc-id">Cache_L2EventSource_DRREQ</span>, 
</div>
<div class='xdocSynSum'><tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>//&nbsp;Data read lookup to the L2 cache.
                                         Results in a hit or miss</div>
<div class="xdocSynCode">
<tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><span class="xdoc-id">Cache_L2EventSource_DWHIT</span>, 
</div>
<div class='xdocSynSum'><tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>//&nbsp;Data write hit in the L2 cache</div>
<div class="xdocSynCode">
<tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><span class="xdoc-id">Cache_L2EventSource_DWREQ</span>, 
</div>
<div class='xdocSynSum'><tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>//&nbsp;Data write lookup to the L2 cache.
                                         Results in a hit or miss</div>
<div class="xdocSynCode">
<tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><span class="xdoc-id">Cache_L2EventSource_DWTREQ</span>, 
</div>
<div class='xdocSynSum'><tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>//&nbsp;Data write lookup to L2 cache with
                                         Write-Through attribute. Results in
                                         a hit or miss</div>
<div class="xdocSynCode">
<tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><span class="xdoc-id">Cache_L2EventSource_IRHIT</span>, 
</div>
<div class='xdocSynSum'><tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>//&nbsp;Instruction read hit in the L2 cache</div>
<div class="xdocSynCode">
<tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><span class="xdoc-id">Cache_L2EventSource_IRREQ</span>, 
</div>
<div class='xdocSynSum'><tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>//&nbsp;Instruction read lookup to the L2
                                         cache. Results in a hit or miss</div>
<div class="xdocSynCode">
<tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><span class="xdoc-id">Cache_L2EventSource_WA</span>, 
</div>
<div class='xdocSynSum'><tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>//&nbsp;Allocation into L2 cache caused by a
                                         write, with Write-Allocate attribute.
                                         Result of a cache miss</div>
<div class="xdocSynCode">
<tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><span class="xdoc-id">Cache_L2EventSource_IPFALLOC</span>, 
</div>
<div class='xdocSynSum'><tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>//&nbsp;Allocation of a prefetch generated by
                                         L2 cache controller into L2 cache</div>
<div class="xdocSynCode">
<tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><span class="xdoc-id">Cache_L2EventSource_EPFHIT</span>, 
</div>
<div class='xdocSynSum'><tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>//&nbsp;Prefetch hint hits in the L2 cache</div>
<div class="xdocSynCode">
<tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><span class="xdoc-id">Cache_L2EventSource_EPFALLOC</span>, 
</div>
<div class='xdocSynSum'><tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>//&nbsp;Prefetch hint allocated into L2
                                         cache</div>
<div class="xdocSynCode">
<tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><span class="xdoc-id">Cache_L2EventSource_SRRCVD</span>, 
</div>
<div class='xdocSynSum'><tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>//&nbsp;Speculative read received by slave
                                         port S0/1</div>
<div class="xdocSynCode">
<tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><span class="xdoc-id">Cache_L2EventSource_SRCONF</span>, 
</div>
<div class='xdocSynSum'><tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>//&nbsp;Speculative read confirmed in slave
                                         port S0/1</div>
<div class="xdocSynCode">
<tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><span class="xdoc-id">Cache_L2EventSource_EPFRCVD</span>
</div>
<div class='xdocSynSum'><tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>//&nbsp;Prefetch hint received by slave port
                                         S0/1</div>
<div class="xdocSynCode">
<tt></tt><tt></tt>} <span class="xdoc-id">Cache_L2EventSource</span>;
</div>
</div>
<div class="xdocSynSpacer">&nbsp;</div>
<div class="xdocSynSpacer">&nbsp;</div>
<a class="xdocAnchor" id=".Type"></a>
<a class="xdocAnchor" id=".Type_.L1.P"></a>
<a class="xdocAnchor" id=".Type_.L1.D"></a>
<a class="xdocAnchor" id=".Type_.L1"></a>
<a class="xdocAnchor" id=".Type_.L2.P"></a>
<a class="xdocAnchor" id=".Type_.L2.D"></a>
<a class="xdocAnchor" id=".Type_.L2"></a>
<a class="xdocAnchor" id=".Type_.A.L.L.P"></a>
<a class="xdocAnchor" id=".Type_.A.L.L.D"></a>
<a class="xdocAnchor" id=".Type_.A.L.L"></a>
<table class="xdocHdr"><tr>
<td class="xdocHdrTitle"><span class="xdoc-kw1">enum</span> <span class="xdoc-id">Cache_</span><span class="xdoc-id">Type</span></td>
<td class="xdocHdrArrow">
<a class="xdocHdrLink" href="../../../../../ti/sysbios/family/arm/a9/Cache.html" title="module Cache"><img class="xdocHdrArrow" src="../../../../../Arrow_up.png"/></a></td>
</table>
<div class=xdocHdrIndex><a class=xdocHdrIndex title="right-click to capture" href="../../../../../index.html#ti/sysbios/family/arm/a9/Cache.html#.Type">index URL</a></div>
<p class="xdocHdrSummaryDcl">Lists of bitmask cache types</p>
<span id='targ-synop'></span>
<table class="xdocLabel"><tr>
<td class="xdocLabelLeft"><tt><span class="xdoc-id-targ2dcl">C</span></tt> synopsis</td>
<td class="xdocLabelRight">target-domain</td>
</tr></table>
<div class="xdocSynTdcl">
<div class="xdocSynCode">
<tt></tt><tt></tt><span class="xdoc-kw1">typedef</span> <span class="xdoc-kw1">enum</span> <span class="xdoc-id">Cache_Type</span> {
</div>
<div class="xdocSynCode">
<tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><span class="xdoc-id">Cache_Type_L1P</span>, 
</div>
<div class='xdocSynSum'><tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>//&nbsp;Level 1 Program cache</div>
<div class="xdocSynCode">
<tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><span class="xdoc-id">Cache_Type_L1D</span>, 
</div>
<div class='xdocSynSum'><tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>//&nbsp;Level 1 Data cache</div>
<div class="xdocSynCode">
<tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><span class="xdoc-id">Cache_Type_L1</span>, 
</div>
<div class='xdocSynSum'><tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>//&nbsp;Level 1 caches</div>
<div class="xdocSynCode">
<tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><span class="xdoc-id">Cache_Type_L2P</span>, 
</div>
<div class='xdocSynSum'><tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>//&nbsp;Level 2 Program cache</div>
<div class="xdocSynCode">
<tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><span class="xdoc-id">Cache_Type_L2D</span>, 
</div>
<div class='xdocSynSum'><tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>//&nbsp;Level 2 Data cache</div>
<div class="xdocSynCode">
<tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><span class="xdoc-id">Cache_Type_L2</span>, 
</div>
<div class='xdocSynSum'><tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>//&nbsp;Level 2 caches</div>
<div class="xdocSynCode">
<tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><span class="xdoc-id">Cache_Type_ALLP</span>, 
</div>
<div class='xdocSynSum'><tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>//&nbsp;All Program caches</div>
<div class="xdocSynCode">
<tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><span class="xdoc-id">Cache_Type_ALLD</span>, 
</div>
<div class='xdocSynSum'><tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>//&nbsp;All Data caches</div>
<div class="xdocSynCode">
<tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><span class="xdoc-id">Cache_Type_ALL</span>
</div>
<div class='xdocSynSum'><tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>//&nbsp;All caches</div>
<div class="xdocSynCode">
<tt></tt><tt></tt>} <span class="xdoc-id">Cache_Type</span>;
</div>
</div>
<div class="xdocSynSpacer">&nbsp;</div>
<div class="xdocSynSpacer">&nbsp;</div>
<a class="xdocAnchor" id=".Cache.Int.Handler.Func.Ptr"></a>
<table class="xdocHdr"><tr>
<td class="xdocHdrTitle"><span class="xdoc-kw1">typedef</span> <span class="xdoc-id">Cache_</span><span class="xdoc-id">CacheIntHandlerFuncPtr</span></td>
<td class="xdocHdrArrow">
<a class="xdocHdrLink" href="../../../../../ti/sysbios/family/arm/a9/Cache.html" title="module Cache"><img class="xdocHdrArrow" src="../../../../../Arrow_up.png"/></a></td>
</table>
<div class=xdocHdrIndex><a class=xdocHdrIndex title="right-click to capture" href="../../../../../index.html#ti/sysbios/family/arm/a9/Cache.html#.Cache.Int.Handler.Func.Ptr">index URL</a></div>
<p class="xdocHdrSummaryDcl">Cache interrupt handler function type definition</p>
<span id='targ-synop'></span>
<table class="xdocLabel"><tr>
<td class="xdocLabelLeft"><tt><span class="xdoc-id-targ2dcl">C</span></tt> synopsis</td>
<td class="xdocLabelRight">target-domain</td>
</tr></table>
<div class="xdocSynTdcl">
<div class="xdocSynCode">
<tt></tt><tt></tt><span class="xdoc-kw1">typedef</span> <span class="xdoc-kw2">Void</span>&nbsp;(*<span class="xdoc-id">Cache_CacheIntHandlerFuncPtr</span>)(<span class="xdoc-kw2">UArg</span>);
</div>
</div>
<div class="xdocSynSpacer">&nbsp;</div>
<div class="xdocSynSpacer">&nbsp;</div>
<a class="xdocAnchor" id=".L2.Controller.Regs"></a>
<table class="xdocHdr"><tr>
<td class="xdocHdrTitle"><span class="xdoc-kw1">struct</span> <span class="xdoc-id">Cache_</span><span class="xdoc-id">L2ControllerRegs</span></td>
<td class="xdocHdrArrow">
<a class="xdocHdrLink" href="../../../../../ti/sysbios/family/arm/a9/Cache.html" title="module Cache"><img class="xdocHdrArrow" src="../../../../../Arrow_up.png"/></a></td>
</table>
<div class=xdocHdrIndex><a class=xdocHdrIndex title="right-click to capture" href="../../../../../index.html#ti/sysbios/family/arm/a9/Cache.html#.L2.Controller.Regs">index URL</a></div>
<p class="xdocHdrSummaryDcl">PL310 L2 Cache controller registers. Symbol "Cache_l2ControllerRegs"
  is a physical device</p>
<span id='targ-synop'></span>
<table class="xdocLabel"><tr>
<td class="xdocLabelLeft"><tt><span class="xdoc-id-targ2dcl">C</span></tt> synopsis</td>
<td class="xdocLabelRight">target-domain</td>
</tr></table>
<div class="xdocSynTdcl">
<div class="xdocSynCode">
<tt></tt><tt></tt><span class="xdoc-kw1">typedef</span> <span class="xdoc-kw1">struct</span> <span class="xdoc-id">Cache_L2ControllerRegs</span> {
</div>
<div class="xdocSynCode">
<tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><span class="xdoc-kw2">UInt32</span>&nbsp;<span class="xdoc-id"><span class="xdoc-id">CACHEID</span></span>;
</div>
<div class='xdocSynSum'><tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>//&nbsp;0x000 Cache Id Register</div>
<div class="xdocSynCode">
<tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><span class="xdoc-kw2">UInt32</span>&nbsp;<span class="xdoc-id"><span class="xdoc-id">CACHETYPE</span></span>;
</div>
<div class='xdocSynSum'><tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>//&nbsp;0x004 Cache Type Register</div>
<div class="xdocSynCode">
<tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><span class="xdoc-kw2">UInt32</span>&nbsp;<span class="xdoc-id"><span class="xdoc-id">hole0</span></span>[62];
</div>
<div class='xdocSynSum'><tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>//&nbsp;0x008-0x0FC</div>
<div class="xdocSynCode">
<tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><span class="xdoc-kw2">UInt32</span>&nbsp;<span class="xdoc-id"><span class="xdoc-id">CONTROL</span></span>;
</div>
<div class='xdocSynSum'><tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>//&nbsp;0x100 Control Register</div>
<div class="xdocSynCode">
<tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><span class="xdoc-kw2">UInt32</span>&nbsp;<span class="xdoc-id"><span class="xdoc-id">AUXCONTROL</span></span>;
</div>
<div class='xdocSynSum'><tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>//&nbsp;0x104 Auxiliary Control Register</div>
<div class="xdocSynCode">
<tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><span class="xdoc-kw2">UInt32</span>&nbsp;<span class="xdoc-id"><span class="xdoc-id">TAGRAMCONTROL</span></span>;
</div>
<div class='xdocSynSum'><tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>//&nbsp;0x108 Tag RAM Latency Control Register</div>
<div class="xdocSynCode">
<tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><span class="xdoc-kw2">UInt32</span>&nbsp;<span class="xdoc-id"><span class="xdoc-id">DATARAMCONTROL</span></span>;
</div>
<div class='xdocSynSum'><tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>//&nbsp;0x10C Data RAM Latency Control Register</div>
<div class="xdocSynCode">
<tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><span class="xdoc-kw2">UInt32</span>&nbsp;<span class="xdoc-id"><span class="xdoc-id">hole1</span></span>[60];
</div>
<div class='xdocSynSum'><tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>//&nbsp;0x110-0x1FC</div>
<div class="xdocSynCode">
<tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><span class="xdoc-kw2">UInt32</span>&nbsp;<span class="xdoc-id"><span class="xdoc-id">EVCOUNTERCTRL</span></span>;
</div>
<div class='xdocSynSum'><tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>//&nbsp;0x200 Event Counter Control Register</div>
<div class="xdocSynCode">
<tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><span class="xdoc-kw2">UInt32</span>&nbsp;<span class="xdoc-id"><span class="xdoc-id">EVCOUNTER1CFG</span></span>;
</div>
<div class='xdocSynSum'><tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>//&nbsp;0x204 Event Counter1 Config Register</div>
<div class="xdocSynCode">
<tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><span class="xdoc-kw2">UInt32</span>&nbsp;<span class="xdoc-id"><span class="xdoc-id">EVCOUNTER0CFG</span></span>;
</div>
<div class='xdocSynSum'><tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>//&nbsp;0x208 Event Counter0 Config Register</div>
<div class="xdocSynCode">
<tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><span class="xdoc-kw2">UInt32</span>&nbsp;<span class="xdoc-id"><span class="xdoc-id">EVCOUNTER1</span></span>;
</div>
<div class='xdocSynSum'><tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>//&nbsp;0x20C Event Counter1 Value Register</div>
<div class="xdocSynCode">
<tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><span class="xdoc-kw2">UInt32</span>&nbsp;<span class="xdoc-id"><span class="xdoc-id">EVCOUNTER0</span></span>;
</div>
<div class='xdocSynSum'><tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>//&nbsp;0x210 Event Counter0 Value Register</div>
<div class="xdocSynCode">
<tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><span class="xdoc-kw2">UInt32</span>&nbsp;<span class="xdoc-id"><span class="xdoc-id">INTMASK</span></span>;
</div>
<div class='xdocSynSum'><tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>//&nbsp;0x214 Interrupt Mask Register</div>
<div class="xdocSynCode">
<tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><span class="xdoc-kw2">UInt32</span>&nbsp;<span class="xdoc-id"><span class="xdoc-id">INTMASKSTATUS</span></span>;
</div>
<div class='xdocSynSum'><tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>//&nbsp;0x218 Interrupt Mask Status Register</div>
<div class="xdocSynCode">
<tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><span class="xdoc-kw2">UInt32</span>&nbsp;<span class="xdoc-id"><span class="xdoc-id">INTRAWSTATUS</span></span>;
</div>
<div class='xdocSynSum'><tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>//&nbsp;0x21C Interrupt Raw Status Register</div>
<div class="xdocSynCode">
<tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><span class="xdoc-kw2">UInt32</span>&nbsp;<span class="xdoc-id"><span class="xdoc-id">INTCLEAR</span></span>;
</div>
<div class='xdocSynSum'><tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>//&nbsp;0x220 Interrupt Clear Register</div>
<div class="xdocSynCode">
<tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><span class="xdoc-kw2">UInt32</span>&nbsp;<span class="xdoc-id"><span class="xdoc-id">hole2</span></span>[323];
</div>
<div class='xdocSynSum'><tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>//&nbsp;0x224-0x72C</div>
<div class="xdocSynCode">
<tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><span class="xdoc-kw2">UInt32</span>&nbsp;<span class="xdoc-id"><span class="xdoc-id">CACHESYNC</span></span>;
</div>
<div class='xdocSynSum'><tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>//&nbsp;0x730 Cache Sync Register</div>
<div class="xdocSynCode">
<tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><span class="xdoc-kw2">UInt32</span>&nbsp;<span class="xdoc-id"><span class="xdoc-id">hole3</span></span>[15];
</div>
<div class='xdocSynSum'><tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>//&nbsp;0x734-0x76C</div>
<div class="xdocSynCode">
<tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><span class="xdoc-kw2">UInt32</span>&nbsp;<span class="xdoc-id"><span class="xdoc-id">INVPA</span></span>;
</div>
<div class='xdocSynSum'><tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>//&nbsp;0x770 Invalidate By Physical Address</div>
<div class="xdocSynCode">
<tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><span class="xdoc-kw2">UInt32</span>&nbsp;<span class="xdoc-id"><span class="xdoc-id">hole4</span></span>[2];
</div>
<div class='xdocSynSum'><tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>//&nbsp;0x774-0x778</div>
<div class="xdocSynCode">
<tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><span class="xdoc-kw2">UInt32</span>&nbsp;<span class="xdoc-id"><span class="xdoc-id">INVWAY</span></span>;
</div>
<div class='xdocSynSum'><tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>//&nbsp;0x77C Invalidate By Way Number</div>
<div class="xdocSynCode">
<tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><span class="xdoc-kw2">UInt32</span>&nbsp;<span class="xdoc-id"><span class="xdoc-id">hole5</span></span>[12];
</div>
<div class='xdocSynSum'><tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>//&nbsp;0x780-0x7AC</div>
<div class="xdocSynCode">
<tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><span class="xdoc-kw2">UInt32</span>&nbsp;<span class="xdoc-id"><span class="xdoc-id">CLEANPA</span></span>;
</div>
<div class='xdocSynSum'><tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>//&nbsp;0x7B0 Clean By Physical Address</div>
<div class="xdocSynCode">
<tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><span class="xdoc-kw2">UInt32</span>&nbsp;<span class="xdoc-id"><span class="xdoc-id">hole6</span></span>[1];
</div>
<div class='xdocSynSum'><tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>//&nbsp;0x7B4</div>
<div class="xdocSynCode">
<tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><span class="xdoc-kw2">UInt32</span>&nbsp;<span class="xdoc-id"><span class="xdoc-id">CLEANINDEX</span></span>;
</div>
<div class='xdocSynSum'><tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>//&nbsp;0x7B8 Clean by Set or Way</div>
<div class="xdocSynCode">
<tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><span class="xdoc-kw2">UInt32</span>&nbsp;<span class="xdoc-id"><span class="xdoc-id">CLEANWAY</span></span>;
</div>
<div class='xdocSynSum'><tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>//&nbsp;0x7BC Clean by Way</div>
<div class="xdocSynCode">
<tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><span class="xdoc-kw2">UInt32</span>&nbsp;<span class="xdoc-id"><span class="xdoc-id">hole7</span></span>[12];
</div>
<div class='xdocSynSum'><tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>//&nbsp;0x7C0-0x7EC</div>
<div class="xdocSynCode">
<tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><span class="xdoc-kw2">UInt32</span>&nbsp;<span class="xdoc-id"><span class="xdoc-id">CLEANINVPA</span></span>;
</div>
<div class='xdocSynSum'><tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>//&nbsp;0x7F0 Clean &amp; Invalidate by Phy Address</div>
<div class="xdocSynCode">
<tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><span class="xdoc-kw2">UInt32</span>&nbsp;<span class="xdoc-id"><span class="xdoc-id">hole8</span></span>[1];
</div>
<div class='xdocSynSum'><tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>//&nbsp;0x7F4</div>
<div class="xdocSynCode">
<tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><span class="xdoc-kw2">UInt32</span>&nbsp;<span class="xdoc-id"><span class="xdoc-id">CLEANINVINDEX</span></span>;
</div>
<div class='xdocSynSum'><tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>//&nbsp;0x7F8 Clean &amp; Invalidate By Set or Way</div>
<div class="xdocSynCode">
<tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><span class="xdoc-kw2">UInt32</span>&nbsp;<span class="xdoc-id"><span class="xdoc-id">CLEANINVWAY</span></span>;
</div>
<div class='xdocSynSum'><tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>//&nbsp;0x7FC Clean &amp; Invalidate By Way</div>
<div class="xdocSynCode">
<tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><span class="xdoc-kw2">UInt32</span>&nbsp;<span class="xdoc-id"><span class="xdoc-id">hole9</span></span>[64];
</div>
<div class='xdocSynSum'><tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>//&nbsp;0x800-0x8FC</div>
<div class="xdocSynCode">
<tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><span class="xdoc-kw2">UInt32</span>&nbsp;<span class="xdoc-id"><span class="xdoc-id">LOCKDOWN</span></span>[16];
</div>
<div class='xdocSynSum'><tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>//&nbsp;0x900-0x93C D &amp; I Cache Lockdown regs</div>
<div class="xdocSynCode">
<tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><span class="xdoc-kw2">UInt32</span>&nbsp;<span class="xdoc-id"><span class="xdoc-id">hole10</span></span>[4];
</div>
<div class='xdocSynSum'><tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>//&nbsp;0x940-0x94C</div>
<div class="xdocSynCode">
<tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><span class="xdoc-kw2">UInt32</span>&nbsp;<span class="xdoc-id"><span class="xdoc-id">LOCKLINEEN</span></span>;
</div>
<div class='xdocSynSum'><tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>//&nbsp;0x950 Lock Line Enable</div>
<div class="xdocSynCode">
<tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><span class="xdoc-kw2">UInt32</span>&nbsp;<span class="xdoc-id"><span class="xdoc-id">UNLOCKWAY</span></span>;
</div>
<div class='xdocSynSum'><tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>//&nbsp;0x954 Unlock Way</div>
<div class="xdocSynCode">
<tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><span class="xdoc-kw2">UInt32</span>&nbsp;<span class="xdoc-id"><span class="xdoc-id">hole11</span></span>[170];
</div>
<div class='xdocSynSum'><tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>//&nbsp;0x958-0xBFC</div>
<div class="xdocSynCode">
<tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><span class="xdoc-kw2">UInt32</span>&nbsp;<span class="xdoc-id"><span class="xdoc-id">ADDRFILTERSTART</span></span>;
</div>
<div class='xdocSynSum'><tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>//&nbsp;0xC00 Address Filtering Start</div>
<div class="xdocSynCode">
<tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><span class="xdoc-kw2">UInt32</span>&nbsp;<span class="xdoc-id"><span class="xdoc-id">ADDRFILTEREND</span></span>;
</div>
<div class='xdocSynSum'><tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>//&nbsp;0xC04 Address Filtering End</div>
<div class="xdocSynCode">
<tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><span class="xdoc-kw2">UInt32</span>&nbsp;<span class="xdoc-id"><span class="xdoc-id">hole12</span></span>[206];
</div>
<div class='xdocSynSum'><tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>//&nbsp;0xC08-0xF3C</div>
<div class="xdocSynCode">
<tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><span class="xdoc-kw2">UInt32</span>&nbsp;<span class="xdoc-id"><span class="xdoc-id">DEBUGCTRL</span></span>;
</div>
<div class='xdocSynSum'><tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>//&nbsp;0xF40 Debug Register</div>
<div class="xdocSynCode">
<tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><span class="xdoc-kw2">UInt32</span>&nbsp;<span class="xdoc-id"><span class="xdoc-id">hole13</span></span>[7];
</div>
<div class='xdocSynSum'><tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>//&nbsp;0xF44-0xF5C</div>
<div class="xdocSynCode">
<tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><span class="xdoc-kw2">UInt32</span>&nbsp;<span class="xdoc-id"><span class="xdoc-id">PREFETCHCTRL</span></span>;
</div>
<div class='xdocSynSum'><tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>//&nbsp;0xF60 Prefetch Control Register</div>
<div class="xdocSynCode">
<tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><span class="xdoc-kw2">UInt32</span>&nbsp;<span class="xdoc-id"><span class="xdoc-id">hole14</span></span>[7];
</div>
<div class='xdocSynSum'><tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>//&nbsp;0xF64-0xF7C</div>
<div class="xdocSynCode">
<tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><span class="xdoc-kw2">UInt32</span>&nbsp;<span class="xdoc-id"><span class="xdoc-id">POWERCTRL</span></span>;
</div>
<div class='xdocSynSum'><tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>//&nbsp;0xF80 Power Control Register</div>
<div class="xdocSynCode">
<tt></tt><tt></tt>} <span class="xdoc-id">Cache_L2ControllerRegs</span>;
</div>
</div>
<div class="xdocSynSpacer">&nbsp;</div>
<div class="xdocSynSpacer">&nbsp;</div>
<a class="xdocAnchor" id=".A_bad.Block.Length"></a>
<table class="xdocHdr"><tr>
<td class="xdocHdrTitle"><span class="xdoc-kw1">config</span> <span class="xdoc-id">Cache_</span><span class="xdoc-id">A_badBlockLength</span>&nbsp;&nbsp;<small><span class="xdocSynSum">//&nbsp;module-wide</span></small></td>
<td class="xdocHdrArrow">
<a class="xdocHdrLink" href="../../../../../ti/sysbios/family/arm/a9/Cache.html" title="module Cache"><img class="xdocHdrArrow" src="../../../../../Arrow_up.png"/></a></td>
</table>
<div class=xdocHdrIndex><a class=xdocHdrIndex title="right-click to capture" href="../../../../../index.html#ti/sysbios/family/arm/a9/Cache.html#.A_bad.Block.Length">index URL</a></div>
<p class="xdocHdrSummaryDcl">Asserted in Cache_lock (see <a class="xdoc-link" href="Cache.html#lock" title="lock">Cache_lock</a> for more info)</p>
<span id='targ-synop'></span>
<table class="xdocLabel"><tr>
<td class="xdocLabelLeft"><tt><span class="xdoc-id-targ2dcl">C</span></tt> synopsis</td>
<td class="xdocLabelRight">target-domain</td>
</tr></table>
<div class="xdocSynTdcl">
<div class="xdocSynCode">
<tt></tt><tt></tt><span class="xdoc-kw1">extern const</span> <a class="xdoc-link" href="../../../../../xdc/runtime/Assert.html#.Id" title="xdc.runtime.Assert.Id">Assert_Id</a>&nbsp;<span class="xdoc-id">Cache_A_badBlockLength</span>;
</div>
</div>
<div class="xdocSynSpacer">&nbsp;</div>
<div class="xdocSynSpacer">&nbsp;</div>
<a class="xdocAnchor" id=".A_bad.Inv.Call.With.L2.En"></a>
<table class="xdocHdr"><tr>
<td class="xdocHdrTitle"><span class="xdoc-kw1">config</span> <span class="xdoc-id">Cache_</span><span class="xdoc-id">A_badInvCallWithL2En</span>&nbsp;&nbsp;<small><span class="xdocSynSum">//&nbsp;module-wide</span></small></td>
<td class="xdocHdrArrow">
<a class="xdocHdrLink" href="../../../../../ti/sysbios/family/arm/a9/Cache.html" title="module Cache"><img class="xdocHdrArrow" src="../../../../../Arrow_up.png"/></a></td>
</table>
<div class=xdocHdrIndex><a class=xdocHdrIndex title="right-click to capture" href="../../../../../index.html#ti/sysbios/family/arm/a9/Cache.html#.A_bad.Inv.Call.With.L2.En">index URL</a></div>
<p class="xdocHdrSummaryDcl">Assert raised when Cache invalidate called with L2 enabled</p>
<span id='targ-synop'></span>
<table class="xdocLabel"><tr>
<td class="xdocLabelLeft"><tt><span class="xdoc-id-targ2dcl">C</span></tt> synopsis</td>
<td class="xdocLabelRight">target-domain</td>
</tr></table>
<div class="xdocSynTdcl">
<div class="xdocSynCode">
<tt></tt><tt></tt><span class="xdoc-kw1">extern const</span> <a class="xdoc-link" href="../../../../../xdc/runtime/Assert.html#.Id" title="xdc.runtime.Assert.Id">Assert_Id</a>&nbsp;<span class="xdoc-id">Cache_A_badInvCallWithL2En</span>;
</div>
</div>
<div class="xdocSynSpacer">&nbsp;</div>
<div class="xdocSynSpacer">&nbsp;</div>
<a class="xdocAnchor" id=".A_bad.L2.Cache.Operation"></a>
<table class="xdocHdr"><tr>
<td class="xdocHdrTitle"><span class="xdoc-kw1">config</span> <span class="xdoc-id">Cache_</span><span class="xdoc-id">A_badL2CacheOperation</span>&nbsp;&nbsp;<small><span class="xdocSynSum">//&nbsp;module-wide</span></small></td>
<td class="xdocHdrArrow">
<a class="xdocHdrLink" href="../../../../../ti/sysbios/family/arm/a9/Cache.html" title="module Cache"><img class="xdocHdrArrow" src="../../../../../Arrow_up.png"/></a></td>
</table>
<div class=xdocHdrIndex><a class=xdocHdrIndex title="right-click to capture" href="../../../../../index.html#ti/sysbios/family/arm/a9/Cache.html#.A_bad.L2.Cache.Operation">index URL</a></div>
<p class="xdocHdrSummaryDcl">Assert raised when attempting to perform a L2 Cache maintenance
  operation with L2 configured as SRAM memory</p>
<span id='targ-synop'></span>
<table class="xdocLabel"><tr>
<td class="xdocLabelLeft"><tt><span class="xdoc-id-targ2dcl">C</span></tt> synopsis</td>
<td class="xdocLabelRight">target-domain</td>
</tr></table>
<div class="xdocSynTdcl">
<div class="xdocSynCode">
<tt></tt><tt></tt><span class="xdoc-kw1">extern const</span> <a class="xdoc-link" href="../../../../../xdc/runtime/Assert.html#.Id" title="xdc.runtime.Assert.Id">Assert_Id</a>&nbsp;<span class="xdoc-id">Cache_A_badL2CacheOperation</span>;
</div>
</div>
<div class="xdocSynSpacer">&nbsp;</div>
<div class="xdocSynSpacer">&nbsp;</div>
<a class="xdocAnchor" id=".A_block.Crosses.Page"></a>
<table class="xdocHdr"><tr>
<td class="xdocHdrTitle"><span class="xdoc-kw1">config</span> <span class="xdoc-id">Cache_</span><span class="xdoc-id">A_blockCrossesPage</span>&nbsp;&nbsp;<small><span class="xdocSynSum">//&nbsp;module-wide</span></small></td>
<td class="xdocHdrArrow">
<a class="xdocHdrLink" href="../../../../../ti/sysbios/family/arm/a9/Cache.html" title="module Cache"><img class="xdocHdrArrow" src="../../../../../Arrow_up.png"/></a></td>
</table>
<div class=xdocHdrIndex><a class=xdocHdrIndex title="right-click to capture" href="../../../../../index.html#ti/sysbios/family/arm/a9/Cache.html#.A_block.Crosses.Page">index URL</a></div>
<p class="xdocHdrSummaryDcl">Asserted in Cache_lock (see <a class="xdoc-link" href="Cache.html#lock" title="lock">Cache_lock</a> for more info)</p>
<span id='targ-synop'></span>
<table class="xdocLabel"><tr>
<td class="xdocLabelLeft"><tt><span class="xdoc-id-targ2dcl">C</span></tt> synopsis</td>
<td class="xdocLabelRight">target-domain</td>
</tr></table>
<div class="xdocSynTdcl">
<div class="xdocSynCode">
<tt></tt><tt></tt><span class="xdoc-kw1">extern const</span> <a class="xdoc-link" href="../../../../../xdc/runtime/Assert.html#.Id" title="xdc.runtime.Assert.Id">Assert_Id</a>&nbsp;<span class="xdoc-id">Cache_A_blockCrossesPage</span>;
</div>
</div>
<div class="xdocSynSpacer">&nbsp;</div>
<div class="xdocSynSpacer">&nbsp;</div>
<a class="xdocAnchor" id=".A_invalid.L2.Counter.Id"></a>
<table class="xdocHdr"><tr>
<td class="xdocHdrTitle"><span class="xdoc-kw1">config</span> <span class="xdoc-id">Cache_</span><span class="xdoc-id">A_invalidL2CounterId</span>&nbsp;&nbsp;<small><span class="xdocSynSum">//&nbsp;module-wide</span></small></td>
<td class="xdocHdrArrow">
<a class="xdocHdrLink" href="../../../../../ti/sysbios/family/arm/a9/Cache.html" title="module Cache"><img class="xdocHdrArrow" src="../../../../../Arrow_up.png"/></a></td>
</table>
<div class=xdocHdrIndex><a class=xdocHdrIndex title="right-click to capture" href="../../../../../index.html#ti/sysbios/family/arm/a9/Cache.html#.A_invalid.L2.Counter.Id">index URL</a></div>
<p class="xdocHdrSummaryDcl">Assert raised when invalid counter id passed to L2 cache event counter
  APIs</p>
<span id='targ-synop'></span>
<table class="xdocLabel"><tr>
<td class="xdocLabelLeft"><tt><span class="xdoc-id-targ2dcl">C</span></tt> synopsis</td>
<td class="xdocLabelRight">target-domain</td>
</tr></table>
<div class="xdocSynTdcl">
<div class="xdocSynCode">
<tt></tt><tt></tt><span class="xdoc-kw1">extern const</span> <a class="xdoc-link" href="../../../../../xdc/runtime/Assert.html#.Id" title="xdc.runtime.Assert.Id">Assert_Id</a>&nbsp;<span class="xdoc-id">Cache_A_invalidL2CounterId</span>;
</div>
</div>
<div class="xdocSynSpacer">&nbsp;</div>
<div class="xdocSynSpacer">&nbsp;</div>
<a class="xdocAnchor" id=".A_l1.Prefetch.Api.Not.Supported"></a>
<table class="xdocHdr"><tr>
<td class="xdocHdrTitle"><span class="xdoc-kw1">config</span> <span class="xdoc-id">Cache_</span><span class="xdoc-id">A_l1PrefetchApiNotSupported</span>&nbsp;&nbsp;<small><span class="xdocSynSum">//&nbsp;module-wide</span></small></td>
<td class="xdocHdrArrow">
<a class="xdocHdrLink" href="../../../../../ti/sysbios/family/arm/a9/Cache.html" title="module Cache"><img class="xdocHdrArrow" src="../../../../../Arrow_up.png"/></a></td>
</table>
<div class=xdocHdrIndex><a class=xdocHdrIndex title="right-click to capture" href="../../../../../index.html#ti/sysbios/family/arm/a9/Cache.html#.A_l1.Prefetch.Api.Not.Supported">index URL</a></div>
<p class="xdocHdrSummaryDcl">Assert raised when an unsupported API is called</p>
<span id='targ-synop'></span>
<table class="xdocLabel"><tr>
<td class="xdocLabelLeft"><tt><span class="xdoc-id-targ2dcl">C</span></tt> synopsis</td>
<td class="xdocLabelRight">target-domain</td>
</tr></table>
<div class="xdocSynTdcl">
<div class="xdocSynCode">
<tt></tt><tt></tt><span class="xdoc-kw1">extern const</span> <a class="xdoc-link" href="../../../../../xdc/runtime/Assert.html#.Id" title="xdc.runtime.Assert.Id">Assert_Id</a>&nbsp;<span class="xdoc-id">Cache_A_l1PrefetchApiNotSupported</span>;
</div>
</div>
<div class="xdocSynSpacer">&nbsp;</div>
<div class="xdocSynSpacer">&nbsp;</div>
<a class="xdocAnchor" id=".A_no.Non.Secure.Interrupt.Access"></a>
<table class="xdocHdr"><tr>
<td class="xdocHdrTitle"><span class="xdoc-kw1">config</span> <span class="xdoc-id">Cache_</span><span class="xdoc-id">A_noNonSecureInterruptAccess</span>&nbsp;&nbsp;<small><span class="xdocSynSum">//&nbsp;module-wide</span></small></td>
<td class="xdocHdrArrow">
<a class="xdocHdrLink" href="../../../../../ti/sysbios/family/arm/a9/Cache.html" title="module Cache"><img class="xdocHdrArrow" src="../../../../../Arrow_up.png"/></a></td>
</table>
<div class=xdocHdrIndex><a class=xdocHdrIndex title="right-click to capture" href="../../../../../index.html#ti/sysbios/family/arm/a9/Cache.html#.A_no.Non.Secure.Interrupt.Access">index URL</a></div>
<p class="xdocHdrSummaryDcl">Assert raised when enableL2CacheInterruot is set to true, but interrupt
  control through non-secure access is not allowed</p>
<span id='targ-synop'></span>
<table class="xdocLabel"><tr>
<td class="xdocLabelLeft"><tt><span class="xdoc-id-targ2dcl">C</span></tt> synopsis</td>
<td class="xdocLabelRight">target-domain</td>
</tr></table>
<div class="xdocSynTdcl">
<div class="xdocSynCode">
<tt></tt><tt></tt><span class="xdoc-kw1">extern const</span> <a class="xdoc-link" href="../../../../../xdc/runtime/Assert.html#.Id" title="xdc.runtime.Assert.Id">Assert_Id</a>&nbsp;<span class="xdoc-id">Cache_A_noNonSecureInterruptAccess</span>;
</div>
</div>
<div class="xdocSynSpacer">&nbsp;</div>
<div class="xdocSynSpacer">&nbsp;</div>
<a class="xdocAnchor" id=".A_no.Non.Secure.Lockdown"></a>
<table class="xdocHdr"><tr>
<td class="xdocHdrTitle"><span class="xdoc-kw1">config</span> <span class="xdoc-id">Cache_</span><span class="xdoc-id">A_noNonSecureLockdown</span>&nbsp;&nbsp;<small><span class="xdocSynSum">//&nbsp;module-wide</span></small></td>
<td class="xdocHdrArrow">
<a class="xdocHdrLink" href="../../../../../ti/sysbios/family/arm/a9/Cache.html" title="module Cache"><img class="xdocHdrArrow" src="../../../../../Arrow_up.png"/></a></td>
</table>
<div class=xdocHdrIndex><a class=xdocHdrIndex title="right-click to capture" href="../../../../../index.html#ti/sysbios/family/arm/a9/Cache.html#.A_no.Non.Secure.Lockdown">index URL</a></div>
<p class="xdocHdrSummaryDcl">Assert raised when Cache_lock() called but non-secure lockdown is not
  enabled</p>
<span id='targ-synop'></span>
<table class="xdocLabel"><tr>
<td class="xdocLabelLeft"><tt><span class="xdoc-id-targ2dcl">C</span></tt> synopsis</td>
<td class="xdocLabelRight">target-domain</td>
</tr></table>
<div class="xdocSynTdcl">
<div class="xdocSynCode">
<tt></tt><tt></tt><span class="xdoc-kw1">extern const</span> <a class="xdoc-link" href="../../../../../xdc/runtime/Assert.html#.Id" title="xdc.runtime.Assert.Id">Assert_Id</a>&nbsp;<span class="xdoc-id">Cache_A_noNonSecureLockdown</span>;
</div>
</div>
<div class="xdocSynSpacer">&nbsp;</div>
<div class="xdocSynSpacer">&nbsp;</div>
<a class="xdocAnchor" id="branch.Prediction.Enabled"></a>
<table class="xdocHdr"><tr>
<td class="xdocHdrTitle"><span class="xdoc-kw1">config</span> <span class="xdoc-id">Cache_</span><span class="xdoc-id">branchPredictionEnabled</span>&nbsp;&nbsp;<small><span class="xdocSynSum">//&nbsp;module-wide</span></small></td>
<td class="xdocHdrArrow">
<a class="xdocHdrLink" href="../../../../../ti/sysbios/family/arm/a9/Cache.html" title="module Cache"><img class="xdocHdrArrow" src="../../../../../Arrow_up.png"/></a></td>
</table>
<div class=xdocHdrIndex><a class=xdocHdrIndex title="right-click to capture" href="../../../../../index.html#ti/sysbios/family/arm/a9/Cache.html#branch.Prediction.Enabled">index URL</a></div>
<p class="xdocHdrSummaryDcl">Enable Branch Prediction at startup, default is true</p>
<span id='targ-synop'></span>
<table class="xdocLabel"><tr>
<td class="xdocLabelLeft"><tt><span class="xdoc-id-targ2dcl">C</span></tt> synopsis</td>
<td class="xdocLabelRight">target-domain</td>
</tr></table>
<div class="xdocSynTdcl">
<div class="xdocSynCode">
<tt></tt><tt></tt><span class="xdoc-kw1">extern const</span> <span class="xdoc-kw2">Bool</span>&nbsp;<span class="xdoc-id">Cache_branchPredictionEnabled</span>;
</div>
</div>
<div class="xdocSynSpacer">&nbsp;</div>
<span id="xdoc-sect-1"></span>
<div class="xdocSect">DETAILS</div>
<div class="xdocText">This flag controls whether Branch Prediction should be automatically
  enabled or disabled during system startup.</div>
<span id="xdoc-sect-2"></span>
<div class="xdocSect">NOTE</div>
<div class="xdocText">Upon reset, the A9's Program Flow Prediction (Branch Prediction) 
  feature is disabled.</div>
<div class="xdocSynSpacer">&nbsp;</div>
<a class="xdocAnchor" id="configure.L2.Sram"></a>
<table class="xdocHdr"><tr>
<td class="xdocHdrTitle"><span class="xdoc-kw1">config</span> <span class="xdoc-id">Cache_</span><span class="xdoc-id">configureL2Sram</span>&nbsp;&nbsp;<small><span class="xdocSynSum">//&nbsp;module-wide</span></small></td>
<td class="xdocHdrArrow">
<a class="xdocHdrLink" href="../../../../../ti/sysbios/family/arm/a9/Cache.html" title="module Cache"><img class="xdocHdrArrow" src="../../../../../Arrow_up.png"/></a></td>
</table>
<div class=xdocHdrIndex><a class=xdocHdrIndex title="right-click to capture" href="../../../../../index.html#ti/sysbios/family/arm/a9/Cache.html#configure.L2.Sram">index URL</a></div>
<p class="xdocHdrSummaryDcl">Configure L2 as cache or SRAM memory</p>
<span id='targ-synop'></span>
<table class="xdocLabel"><tr>
<td class="xdocLabelLeft"><tt><span class="xdoc-id-targ2dcl">C</span></tt> synopsis</td>
<td class="xdocLabelRight">target-domain</td>
</tr></table>
<div class="xdocSynTdcl">
<div class="xdocSynCode">
<tt></tt><tt></tt><span class="xdoc-kw1">extern const</span> <span class="xdoc-kw2">Bool</span>&nbsp;<span class="xdoc-id">Cache_configureL2Sram</span>;
</div>
</div>
<div class="xdocSynSpacer">&nbsp;</div>
<span id="xdoc-sect-1"></span>
<div class="xdocSect">DETAILS</div>
<div class="xdocText">By default, when the device resets, it will be set
  as cache. If this parameter is set to "true",
  L2 cache will be configured as SRAM memory during
  startup.</div>
<span id="xdoc-sect-2"></span>
<div class="xdocSect">NOTE</div>
<div class="xdocText">This config param is only supported on AM437X.</div>
<div class="xdocSynSpacer">&nbsp;</div>
<a class="xdocAnchor" id="enable.Cache"></a>
<table class="xdocHdr"><tr>
<td class="xdocHdrTitle"><span class="xdoc-kw1">config</span> <span class="xdoc-id">Cache_</span><span class="xdoc-id">enableCache</span>&nbsp;&nbsp;<small><span class="xdocSynSum">//&nbsp;module-wide</span></small></td>
<td class="xdocHdrArrow">
<a class="xdocHdrLink" href="../../../../../ti/sysbios/family/arm/a9/Cache.html" title="module Cache"><img class="xdocHdrArrow" src="../../../../../Arrow_up.png"/></a></td>
</table>
<div class=xdocHdrIndex><a class=xdocHdrIndex title="right-click to capture" href="../../../../../index.html#ti/sysbios/family/arm/a9/Cache.html#enable.Cache">index URL</a></div>
<p class="xdocHdrSummaryDcl">Enable L1 and L2 data and program caches</p>
<span id='targ-synop'></span>
<table class="xdocLabel"><tr>
<td class="xdocLabelLeft"><tt><span class="xdoc-id-targ2dcl">C</span></tt> synopsis</td>
<td class="xdocLabelRight">target-domain</td>
</tr></table>
<div class="xdocSynTdcl">
<div class="xdocSynCode">
<tt></tt><tt></tt><span class="xdoc-kw1">extern const</span> <span class="xdoc-kw2">Bool</span>&nbsp;<span class="xdoc-id">Cache_enableCache</span>;
</div>
</div>
<div class="xdocSynSpacer">&nbsp;</div>
<span id="xdoc-sect-1"></span>
<div class="xdocSect">DETAILS</div>
<div class="xdocText">To enable a subset of the caches, set this parameter
  to 'false' and call Cache_enable() within main, passing it only 
  the <a class="xdoc-link" href="Cache.html#.Type" title="Cache.Type">Cache_Type(s)</a> to be enabled.</div>
<div class="xdocText">Data caching requires the MMU and the memory section/page
  descriptor cacheable attribute to be enabled.</div>
<div class="xdocSynSpacer">&nbsp;</div>
<a class="xdocAnchor" id="enable.L2.Interrupt"></a>
<table class="xdocHdr"><tr>
<td class="xdocHdrTitle"><span class="xdoc-kw1">config</span> <span class="xdoc-id">Cache_</span><span class="xdoc-id">enableL2Interrupt</span>&nbsp;&nbsp;<small><span class="xdocSynSum">//&nbsp;module-wide</span></small></td>
<td class="xdocHdrArrow">
<a class="xdocHdrLink" href="../../../../../ti/sysbios/family/arm/a9/Cache.html" title="module Cache"><img class="xdocHdrArrow" src="../../../../../Arrow_up.png"/></a></td>
</table>
<div class=xdocHdrIndex><a class=xdocHdrIndex title="right-click to capture" href="../../../../../index.html#ti/sysbios/family/arm/a9/Cache.html#enable.L2.Interrupt">index URL</a></div>
<p class="xdocHdrSummaryDcl">This flag controls whether L2 Cache Controller interrupt is enabled.
  (default is true)</p>
<span id='targ-synop'></span>
<table class="xdocLabel"><tr>
<td class="xdocLabelLeft"><tt><span class="xdoc-id-targ2dcl">C</span></tt> synopsis</td>
<td class="xdocLabelRight">target-domain</td>
</tr></table>
<div class="xdocSynTdcl">
<div class="xdocSynCode">
<tt></tt><tt></tt><span class="xdoc-kw1">extern const</span> <span class="xdoc-kw2">Bool</span>&nbsp;<span class="xdoc-id">Cache_enableL2Interrupt</span>;
</div>
</div>
<div class="xdocSynSpacer">&nbsp;</div>
<span id="xdoc-sect-1"></span>
<div class="xdocSect">DETAILS</div>
<div class="xdocText">If this flag is enabled, this cache module will enable all L2 cache
  controller interrupts and register a L2 cache interrupt handler that
  will call the l2InterruptFunc if a callback function is registered.
  The callback function is passed the contents of the Masked Interrupt
  Status Register.</div>
<div class="xdocText">The L2 cache interrupt handler will detect any L2 cache errors
  and the errors will be visible in this module's ROV view. The handler
  also ackowledges the interrupt.</div>
<div class="xdocSynSpacer">&nbsp;</div>
<a class="xdocAnchor" id="l2.Data.Prefetch.Enable"></a>
<table class="xdocHdr"><tr>
<td class="xdocHdrTitle"><span class="xdoc-kw1">config</span> <span class="xdoc-id">Cache_</span><span class="xdoc-id">l2DataPrefetchEnable</span>&nbsp;&nbsp;<small><span class="xdocSynSum">//&nbsp;module-wide</span></small></td>
<td class="xdocHdrArrow">
<a class="xdocHdrLink" href="../../../../../ti/sysbios/family/arm/a9/Cache.html" title="module Cache"><img class="xdocHdrArrow" src="../../../../../Arrow_up.png"/></a></td>
</table>
<div class=xdocHdrIndex><a class=xdocHdrIndex title="right-click to capture" href="../../../../../index.html#ti/sysbios/family/arm/a9/Cache.html#l2.Data.Prefetch.Enable">index URL</a></div>
<p class="xdocHdrSummaryDcl">Enable L2 Data prefetching</p>
<span id='targ-synop'></span>
<table class="xdocLabel"><tr>
<td class="xdocLabelLeft"><tt><span class="xdoc-id-targ2dcl">C</span></tt> synopsis</td>
<td class="xdocLabelRight">target-domain</td>
</tr></table>
<div class="xdocSynTdcl">
<div class="xdocSynCode">
<tt></tt><tt></tt><span class="xdoc-kw1">extern const</span> <span class="xdoc-kw2">Bool</span>&nbsp;<span class="xdoc-id">Cache_l2DataPrefetchEnable</span>;
</div>
</div>
<div class="xdocSynSpacer">&nbsp;</div>
<div class="xdocSynSpacer">&nbsp;</div>
<a class="xdocAnchor" id="l2.Double.Linefill.Enable"></a>
<table class="xdocHdr"><tr>
<td class="xdocHdrTitle"><span class="xdoc-kw1">config</span> <span class="xdoc-id">Cache_</span><span class="xdoc-id">l2DoubleLinefillEnable</span>&nbsp;&nbsp;<small><span class="xdocSynSum">//&nbsp;module-wide</span></small></td>
<td class="xdocHdrArrow">
<a class="xdocHdrLink" href="../../../../../ti/sysbios/family/arm/a9/Cache.html" title="module Cache"><img class="xdocHdrArrow" src="../../../../../Arrow_up.png"/></a></td>
</table>
<div class=xdocHdrIndex><a class=xdocHdrIndex title="right-click to capture" href="../../../../../index.html#ti/sysbios/family/arm/a9/Cache.html#l2.Double.Linefill.Enable">index URL</a></div>
<p class="xdocHdrSummaryDcl">Enable L2 Double Linefill</p>
<span id='targ-synop'></span>
<table class="xdocLabel"><tr>
<td class="xdocLabelLeft"><tt><span class="xdoc-id-targ2dcl">C</span></tt> synopsis</td>
<td class="xdocLabelRight">target-domain</td>
</tr></table>
<div class="xdocSynTdcl">
<div class="xdocSynCode">
<tt></tt><tt></tt><span class="xdoc-kw1">extern const</span> <span class="xdoc-kw2">Bool</span>&nbsp;<span class="xdoc-id">Cache_l2DoubleLinefillEnable</span>;
</div>
</div>
<div class="xdocSynSpacer">&nbsp;</div>
<span id="xdoc-sect-1"></span>
<div class="xdocSect">NOTE</div>
<div class="xdocText">This config param is only supported on AM437X.</div>
<div class="xdocSynSpacer">&nbsp;</div>
<a class="xdocAnchor" id="l2.Incr.Double.Linefill.Enable"></a>
<table class="xdocHdr"><tr>
<td class="xdocHdrTitle"><span class="xdoc-kw1">config</span> <span class="xdoc-id">Cache_</span><span class="xdoc-id">l2IncrDoubleLinefillEnable</span>&nbsp;&nbsp;<small><span class="xdocSynSum">//&nbsp;module-wide</span></small></td>
<td class="xdocHdrArrow">
<a class="xdocHdrLink" href="../../../../../ti/sysbios/family/arm/a9/Cache.html" title="module Cache"><img class="xdocHdrArrow" src="../../../../../Arrow_up.png"/></a></td>
</table>
<div class=xdocHdrIndex><a class=xdocHdrIndex title="right-click to capture" href="../../../../../index.html#ti/sysbios/family/arm/a9/Cache.html#l2.Incr.Double.Linefill.Enable">index URL</a></div>
<p class="xdocHdrSummaryDcl">Enable L2 Double Linefill on Incrementing reads</p>
<span id='targ-synop'></span>
<table class="xdocLabel"><tr>
<td class="xdocLabelLeft"><tt><span class="xdoc-id-targ2dcl">C</span></tt> synopsis</td>
<td class="xdocLabelRight">target-domain</td>
</tr></table>
<div class="xdocSynTdcl">
<div class="xdocSynCode">
<tt></tt><tt></tt><span class="xdoc-kw1">extern const</span> <span class="xdoc-kw2">Bool</span>&nbsp;<span class="xdoc-id">Cache_l2IncrDoubleLinefillEnable</span>;
</div>
</div>
<div class="xdocSynSpacer">&nbsp;</div>
<span id="xdoc-sect-1"></span>
<div class="xdocSect">NOTE</div>
<div class="xdocText">This config param is only supported on AM437X.</div>
<div class="xdocSynSpacer">&nbsp;</div>
<a class="xdocAnchor" id="l2.Instruction.Prefetch.Enable"></a>
<table class="xdocHdr"><tr>
<td class="xdocHdrTitle"><span class="xdoc-kw1">config</span> <span class="xdoc-id">Cache_</span><span class="xdoc-id">l2InstructionPrefetchEnable</span>&nbsp;&nbsp;<small><span class="xdocSynSum">//&nbsp;module-wide</span></small></td>
<td class="xdocHdrArrow">
<a class="xdocHdrLink" href="../../../../../ti/sysbios/family/arm/a9/Cache.html" title="module Cache"><img class="xdocHdrArrow" src="../../../../../Arrow_up.png"/></a></td>
</table>
<div class=xdocHdrIndex><a class=xdocHdrIndex title="right-click to capture" href="../../../../../index.html#ti/sysbios/family/arm/a9/Cache.html#l2.Instruction.Prefetch.Enable">index URL</a></div>
<p class="xdocHdrSummaryDcl">Enable L2 Instruction prefetching</p>
<span id='targ-synop'></span>
<table class="xdocLabel"><tr>
<td class="xdocLabelLeft"><tt><span class="xdoc-id-targ2dcl">C</span></tt> synopsis</td>
<td class="xdocLabelRight">target-domain</td>
</tr></table>
<div class="xdocSynTdcl">
<div class="xdocSynCode">
<tt></tt><tt></tt><span class="xdoc-kw1">extern const</span> <span class="xdoc-kw2">Bool</span>&nbsp;<span class="xdoc-id">Cache_l2InstructionPrefetchEnable</span>;
</div>
</div>
<div class="xdocSynSpacer">&nbsp;</div>
<div class="xdocSynSpacer">&nbsp;</div>
<a class="xdocAnchor" id="l2.Interrupt.Func"></a>
<table class="xdocHdr"><tr>
<td class="xdocHdrTitle"><span class="xdoc-kw1">config</span> <span class="xdoc-id">Cache_</span><span class="xdoc-id">l2InterruptFunc</span>&nbsp;&nbsp;<small><span class="xdocSynSum">//&nbsp;module-wide</span></small></td>
<td class="xdocHdrArrow">
<a class="xdocHdrLink" href="../../../../../ti/sysbios/family/arm/a9/Cache.html" title="module Cache"><img class="xdocHdrArrow" src="../../../../../Arrow_up.png"/></a></td>
</table>
<div class=xdocHdrIndex><a class=xdocHdrIndex title="right-click to capture" href="../../../../../index.html#ti/sysbios/family/arm/a9/Cache.html#l2.Interrupt.Func">index URL</a></div>
<p class="xdocHdrSummaryDcl">Function called when a L2 cache Interrupt occurs</p>
<span id='targ-synop'></span>
<table class="xdocLabel"><tr>
<td class="xdocLabelLeft"><tt><span class="xdoc-id-targ2dcl">C</span></tt> synopsis</td>
<td class="xdocLabelRight">target-domain</td>
</tr></table>
<div class="xdocSynTdcl">
<div class="xdocSynCode">
<tt></tt><tt></tt><span class="xdoc-kw1">extern const</span> <a class="xdoc-link" href="../../../../../ti/sysbios/family/arm/a9/Cache.html#.Cache.Int.Handler.Func.Ptr" title="ti.sysbios.family.arm.a9.Cache.CacheIntHandlerFuncPtr">Cache_CacheIntHandlerFuncPtr</a>&nbsp;<span class="xdoc-id">Cache_l2InterruptFunc</span>;
</div>
</div>
<div class="xdocSynSpacer">&nbsp;</div>
<span id="xdoc-sect-1"></span>
<div class="xdocSect">DETAILS</div>
<div class="xdocText">The function is passed the contents of the Masked Interrupt Status
  Register as an argument.</div>
<div class="xdocText"><PRE class="Example">  Masked Interrupt Status Register bit assignments
   ----------------------------------------------------------------------
  |  Bits | Field                                        | Description   |
   ----------------------------------------------------------------------
  |  31:9 | Reserved                                     | Read as 0     |
   ----------------------------------------------------------------------
  |   8   | Decode error received on master port from L3 |               |
   ------------------------------------------------------                |
  |   7   | Slave error received on master port from L3  | A 1 indicates |
   ------------------------------------------------------  the status of |
  |   6   | Error on L2 data RAM read                    | the input line|
   ------------------------------------------------------  triggering    |
  |   5   | Error on L2 tag RAM read                     | an interrupt. |
   ------------------------------------------------------                |
  |   4   | Error on L2 data RAM write                   | A 0 indicates |
   ------------------------------------------------------  either no     |
  |   3   | Error on L2 tag RAM write                    | interrupt has |
   ------------------------------------------------------  been generated|
  |   2   | Parity error on L2 data RAM read             | or the        |
   ------------------------------------------------------  interrupt is  |
  |   1   | Parity error on L2 tag RAM read              | masked.       |
   ------------------------------------------------------                |
  |   0   | Event counter 0/1 overflow/increment         |               |
   ----------------------------------------------------------------------
</PRE></div>
<div class="xdocSynSpacer">&nbsp;</div>
<a class="xdocAnchor" id="l2.Interrupt.Mask"></a>
<table class="xdocHdr"><tr>
<td class="xdocHdrTitle"><span class="xdoc-kw1">config</span> <span class="xdoc-id">Cache_</span><span class="xdoc-id">l2InterruptMask</span>&nbsp;&nbsp;<small><span class="xdocSynSum">//&nbsp;module-wide</span></small></td>
<td class="xdocHdrArrow">
<a class="xdocHdrLink" href="../../../../../ti/sysbios/family/arm/a9/Cache.html" title="module Cache"><img class="xdocHdrArrow" src="../../../../../Arrow_up.png"/></a></td>
</table>
<div class=xdocHdrIndex><a class=xdocHdrIndex title="right-click to capture" href="../../../../../index.html#ti/sysbios/family/arm/a9/Cache.html#l2.Interrupt.Mask">index URL</a></div>
<p class="xdocHdrSummaryDcl">L2 cache Interrupt mask</p>
<span id='targ-synop'></span>
<table class="xdocLabel"><tr>
<td class="xdocLabelLeft"><tt><span class="xdoc-id-targ2dcl">C</span></tt> synopsis</td>
<td class="xdocLabelRight">target-domain</td>
</tr></table>
<div class="xdocSynTdcl">
<div class="xdocSynCode">
<tt></tt><tt></tt><span class="xdoc-kw1">extern const</span> <span class="xdoc-kw2">UInt32</span>&nbsp;<span class="xdoc-id">Cache_l2InterruptMask</span>;
</div>
</div>
<div class="xdocSynSpacer">&nbsp;</div>
<span id="xdoc-sect-1"></span>
<div class="xdocSect">DETAILS</div>
<div class="xdocText">This mask controls which L2 cache Interrupts are enabled when
  <a class="xdoc-link" href="Cache.html#enable.L2.Interrupt" title="enableL2Interrupt">enableL2Interrupt</a> is true. By default, all interrupts
  are enabled.</div>
<div class="xdocSynSpacer">&nbsp;</div>
<a class="xdocAnchor" id="l2.Prefetch.Drop.Enable"></a>
<table class="xdocHdr"><tr>
<td class="xdocHdrTitle"><span class="xdoc-kw1">config</span> <span class="xdoc-id">Cache_</span><span class="xdoc-id">l2PrefetchDropEnable</span>&nbsp;&nbsp;<small><span class="xdocSynSum">//&nbsp;module-wide</span></small></td>
<td class="xdocHdrArrow">
<a class="xdocHdrLink" href="../../../../../ti/sysbios/family/arm/a9/Cache.html" title="module Cache"><img class="xdocHdrArrow" src="../../../../../Arrow_up.png"/></a></td>
</table>
<div class=xdocHdrIndex><a class=xdocHdrIndex title="right-click to capture" href="../../../../../index.html#ti/sysbios/family/arm/a9/Cache.html#l2.Prefetch.Drop.Enable">index URL</a></div>
<p class="xdocHdrSummaryDcl">Enable L2 prefetch drop</p>
<span id='targ-synop'></span>
<table class="xdocLabel"><tr>
<td class="xdocLabelLeft"><tt><span class="xdoc-id-targ2dcl">C</span></tt> synopsis</td>
<td class="xdocLabelRight">target-domain</td>
</tr></table>
<div class="xdocSynTdcl">
<div class="xdocSynCode">
<tt></tt><tt></tt><span class="xdoc-kw1">extern const</span> <span class="xdoc-kw2">Bool</span>&nbsp;<span class="xdoc-id">Cache_l2PrefetchDropEnable</span>;
</div>
</div>
<div class="xdocSynSpacer">&nbsp;</div>
<span id="xdoc-sect-1"></span>
<div class="xdocSect">NOTE</div>
<div class="xdocText">This config param is only supported on AM437X.</div>
<div class="xdocSynSpacer">&nbsp;</div>
<a class="xdocAnchor" id="l2.Prefetch.Offset"></a>
<table class="xdocHdr"><tr>
<td class="xdocHdrTitle"><span class="xdoc-kw1">config</span> <span class="xdoc-id">Cache_</span><span class="xdoc-id">l2PrefetchOffset</span>&nbsp;&nbsp;<small><span class="xdocSynSum">//&nbsp;module-wide</span></small></td>
<td class="xdocHdrArrow">
<a class="xdocHdrLink" href="../../../../../ti/sysbios/family/arm/a9/Cache.html" title="module Cache"><img class="xdocHdrArrow" src="../../../../../Arrow_up.png"/></a></td>
</table>
<div class=xdocHdrIndex><a class=xdocHdrIndex title="right-click to capture" href="../../../../../index.html#ti/sysbios/family/arm/a9/Cache.html#l2.Prefetch.Offset">index URL</a></div>
<p class="xdocHdrSummaryDcl">Prefetch offset for subsequent cache line prefetches</p>
<span id='targ-synop'></span>
<table class="xdocLabel"><tr>
<td class="xdocLabelLeft"><tt><span class="xdoc-id-targ2dcl">C</span></tt> synopsis</td>
<td class="xdocLabelRight">target-domain</td>
</tr></table>
<div class="xdocSynTdcl">
<div class="xdocSynCode">
<tt></tt><tt></tt><span class="xdoc-kw1">extern const</span> <span class="xdoc-kw2">UInt8</span>&nbsp;<span class="xdoc-id">Cache_l2PrefetchOffset</span>;
</div>
</div>
<div class="xdocSynSpacer">&nbsp;</div>
<span id="xdoc-sect-1"></span>
<div class="xdocSect">DETAILS</div>
<div class="xdocText">L2C-310 supports offset values of 0-7, 15, 23 and 31 only.</div>
<span id="xdoc-sect-2"></span>
<div class="xdocSect">NOTE</div>
<div class="xdocText">This field has affect only if L2 data/instruction
  prefetching is enabled.</div>
<div class="xdocSynSpacer">&nbsp;</div>
<a class="xdocAnchor" id="l2.Wrap.Double.Linefill.Enable"></a>
<table class="xdocHdr"><tr>
<td class="xdocHdrTitle"><span class="xdoc-kw1">config</span> <span class="xdoc-id">Cache_</span><span class="xdoc-id">l2WrapDoubleLinefillEnable</span>&nbsp;&nbsp;<small><span class="xdocSynSum">//&nbsp;module-wide</span></small></td>
<td class="xdocHdrArrow">
<a class="xdocHdrLink" href="../../../../../ti/sysbios/family/arm/a9/Cache.html" title="module Cache"><img class="xdocHdrArrow" src="../../../../../Arrow_up.png"/></a></td>
</table>
<div class=xdocHdrIndex><a class=xdocHdrIndex title="right-click to capture" href="../../../../../index.html#ti/sysbios/family/arm/a9/Cache.html#l2.Wrap.Double.Linefill.Enable">index URL</a></div>
<p class="xdocHdrSummaryDcl">Enable L2 Double Linefill on Wrapping reads</p>
<span id='targ-synop'></span>
<table class="xdocLabel"><tr>
<td class="xdocLabelLeft"><tt><span class="xdoc-id-targ2dcl">C</span></tt> synopsis</td>
<td class="xdocLabelRight">target-domain</td>
</tr></table>
<div class="xdocSynTdcl">
<div class="xdocSynCode">
<tt></tt><tt></tt><span class="xdoc-kw1">extern const</span> <span class="xdoc-kw2">Bool</span>&nbsp;<span class="xdoc-id">Cache_l2WrapDoubleLinefillEnable</span>;
</div>
</div>
<div class="xdocSynSpacer">&nbsp;</div>
<span id="xdoc-sect-1"></span>
<div class="xdocSect">NOTE</div>
<div class="xdocText">This config param is only supported on AM437X.</div>
<div class="xdocSynSpacer">&nbsp;</div>
<a class="xdocAnchor" id="unlock.L2.Cache"></a>
<table class="xdocHdr"><tr>
<td class="xdocHdrTitle"><span class="xdoc-kw1">config</span> <span class="xdoc-id">Cache_</span><span class="xdoc-id">unlockL2Cache</span>&nbsp;&nbsp;<small><span class="xdocSynSum">//&nbsp;module-wide</span></small></td>
<td class="xdocHdrArrow">
<a class="xdocHdrLink" href="../../../../../ti/sysbios/family/arm/a9/Cache.html" title="module Cache"><img class="xdocHdrArrow" src="../../../../../Arrow_up.png"/></a></td>
</table>
<div class=xdocHdrIndex><a class=xdocHdrIndex title="right-click to capture" href="../../../../../index.html#ti/sysbios/family/arm/a9/Cache.html#unlock.L2.Cache">index URL</a></div>
<p class="xdocHdrSummaryDcl">Unlock all L2 cache ways at startup, default is true</p>
<span id='targ-synop'></span>
<table class="xdocLabel"><tr>
<td class="xdocLabelLeft"><tt><span class="xdoc-id-targ2dcl">C</span></tt> synopsis</td>
<td class="xdocLabelRight">target-domain</td>
</tr></table>
<div class="xdocSynTdcl">
<div class="xdocSynCode">
<tt></tt><tt></tt><span class="xdoc-kw1">extern const</span> <span class="xdoc-kw2">Bool</span>&nbsp;<span class="xdoc-id">Cache_unlockL2Cache</span>;
</div>
</div>
<div class="xdocSynSpacer">&nbsp;</div>
<span id="xdoc-sect-1"></span>
<div class="xdocSect">DETAILS</div>
<div class="xdocText">Ordinarily, the L2 cache ways should all be unlocked at
  system startup.</div>
<div class="xdocText">During development using CCS, if the application exits
  while L2 cache ways are locked, the soft-reset function
  DOES NOT unlock the L2 cache ways. To overcome this problem,
  the L2 cache ways are unlocked during Cache module startup.</div>
<div class="xdocText">If for any reason this behavior is undesirable, setting this
  config parameter to false will disable the automatic unlocking
  of the L2 cache ways.</div>
<div class="xdocSynSpacer">&nbsp;</div>
<a class="xdocAnchor" id="l2.Controller.Regs"></a>
<table class="xdocHdr"><tr>
<td class="xdocHdrTitle"><span class="xdoc-kw1">extern</span> <span class="xdoc-id">Cache_</span><span class="xdoc-id">l2ControllerRegs</span></td>
<td class="xdocHdrArrow">
<a class="xdocHdrLink" href="../../../../../ti/sysbios/family/arm/a9/Cache.html" title="module Cache"><img class="xdocHdrArrow" src="../../../../../Arrow_up.png"/></a></td>
</table>
<div class=xdocHdrIndex><a class=xdocHdrIndex title="right-click to capture" href="../../../../../index.html#ti/sysbios/family/arm/a9/Cache.html#l2.Controller.Regs">index URL</a></div>
<span id='targ-synop'></span>
<table class="xdocLabel"><tr>
<td class="xdocLabelLeft"><tt><span class="xdoc-id-targ2dcl">C</span></tt> synopsis</td>
<td class="xdocLabelRight">target-domain</td>
</tr></table>
<div class="xdocSynTdcl">
<div class="xdocSynCode">
<tt></tt><tt></tt><a class="xdoc-link" href="../../../../../ti/sysbios/family/arm/a9/Cache.html#.L2.Controller.Regs" title="ti.sysbios.family.arm.a9.Cache.L2ControllerRegs">Cache_L2ControllerRegs</a>&nbsp;<span class="xdoc-id">Cache_l2ControllerRegs</span>; // linked as extern ti_sysbios_family_arm_a9_Cache_l2ControllerRegs
</div>
</div>
<div class="xdocSynSpacer">&nbsp;</div>
<div class="xdocSynSpacer">&nbsp;</div>
<a class="xdocAnchor" id="configure.L2.Event.Counter"></a>
<table class="xdocHdr"><tr>
<td class="xdocHdrTitle"><span class="xdoc-id">Cache_</span><span class="xdoc-id">configureL2EventCounter</span>()&nbsp;&nbsp;<small><span class="xdocSynSum">//&nbsp;module-wide</span></small></td>
<td class="xdocHdrArrow">
<a class="xdocHdrLink" href="../../../../../ti/sysbios/family/arm/a9/Cache.html" title="module Cache"><img class="xdocHdrArrow" src="../../../../../Arrow_up.png"/></a></td>
</table>
<div class=xdocHdrIndex><a class=xdocHdrIndex title="right-click to capture" href="../../../../../index.html#ti/sysbios/family/arm/a9/Cache.html#configure.L2.Event.Counter">index URL</a></div>
<p class="xdocHdrSummaryDcl">Sets the event source and interrupt generation type for the specified
  L2 Cache event counter</p>
<span id='targ-synop'></span>
<table class="xdocLabel"><tr>
<td class="xdocLabelLeft"><tt><span class="xdoc-id-targ2dcl">C</span></tt> synopsis</td>
<td class="xdocLabelRight">target-domain</td>
</tr></table>
<div class="xdocSynTdcl">
<div class="xdocSynCode">
<tt></tt><tt></tt><span class="xdoc-kw2">Void</span>&nbsp;<span class="xdoc-id">Cache_configureL2EventCounter</span>(<span class="xdoc-kw2">UInt</span>&nbsp;<span class="xdoc-id">counterId</span>, <a class="xdoc-link" href="../../../../../ti/sysbios/family/arm/a9/Cache.html#.L2.Event.Source" title="ti.sysbios.family.arm.a9.Cache.L2EventSource">Cache_L2EventSource</a>&nbsp;<span class="xdoc-id">eventSource</span>, <a class="xdoc-link" href="../../../../../ti/sysbios/family/arm/a9/Cache.html#.L2.Counter.Int.Type" title="ti.sysbios.family.arm.a9.Cache.L2CounterIntType">Cache_L2CounterIntType</a>&nbsp;<span class="xdoc-id">interruptType</span>);
</div>
</div>
<div class="xdocSynSpacer">&nbsp;</div>
<span id="xdoc-sect-1"></span>
<div class="xdocSect">ARGUMENTS</div>
<div class="xdocChild"><span class="xdocChildId">counterId</span>
<span class="xdocChildSum">&#151;&nbsp;Event counter Id (0/1)</span>
</div>
<div class="xdocChild"><span class="xdocChildId">eventSource</span>
<span class="xdocChildSum">&#151;&nbsp;Counter event source</span>
</div>
<div class="xdocChild"><span class="xdocChildId">interruptType</span>
<span class="xdocChildSum">&#151;&nbsp;Bit mask of event counter interrupt generation
                          type</span>
</div>
<span id="xdoc-sect-2"></span>
<div class="xdocSect">NOTE</div>
<div class="xdocText">This API disables the event counter before updating the event counter
  config registers.</div>
<div class="xdocSynSpacer">&nbsp;</div>
<a class="xdocAnchor" id="disable"></a>
<table class="xdocHdr"><tr>
<td class="xdocHdrTitle"><span class="xdoc-id">Cache_</span><span class="xdoc-id">disable</span>()&nbsp;&nbsp;<small><span class="xdocSynSum">//&nbsp;module-wide</span></small></td>
<td class="xdocHdrArrow">
<a class="xdocHdrLink" href="../../../../../ti/sysbios/family/arm/a9/Cache.html" title="module Cache"><img class="xdocHdrArrow" src="../../../../../Arrow_up.png"/></a></td>
</table>
<div class=xdocHdrIndex><a class=xdocHdrIndex title="right-click to capture" href="../../../../../index.html#ti/sysbios/family/arm/a9/Cache.html#disable">index URL</a></div>
<p class="xdocHdrSummaryDcl">Backend for <tt><a class="xdoc-link" href="../../../../../ti/sysbios/hal/Cache.html#disable" title="ti.sysbios.hal.Cache.disable">ti.sysbios.hal.Cache.disable()</a></tt></p>
<span id='targ-synop'></span>
<table class="xdocLabel"><tr>
<td class="xdocLabelLeft"><tt><span class="xdoc-id-targ2dcl">C</span></tt> synopsis</td>
<td class="xdocLabelRight">target-domain</td>
</tr></table>
<div class="xdocSynTdcl">
<div class="xdocSynCode">
<tt></tt><tt></tt><span class="xdoc-kw2">Void</span>&nbsp;<span class="xdoc-id">Cache_disable</span>(<span class="xdoc-kw2">Bits16</span>&nbsp;<span class="xdoc-id">type</span>);
</div>
</div>
<div class="xdocSynSpacer">&nbsp;</div>
<span id="xdoc-sect-1"></span>
<div class="xdocSect">ARGUMENTS</div>
<div class="xdocChild"><span class="xdocChildId">type</span>
<span class="xdocChildSum">&#151;&nbsp;bit mask of Cache type</span>
</div>
<span id="xdoc-sect-2"></span>
<div class="xdocSect">NOTE</div>
<div class="xdocText">This function disables interrupts while performing L1 and L2 cache
  maintenance operations. It can affect interrupt latency and should
  not be called unless absolutely necessary.</div>
<span id="xdoc-sect-3"></span>
<div class="xdocSect">SEE</div>
<div class="xdocText"><a class="xdoc-link" href="../../../../../ti/sysbios/hal/Cache.html#disable" title="ti.sysbios.hal.Cache.disable">ti.sysbios.hal.Cache.disable</a></div>
<div class="xdocSynSpacer">&nbsp;</div>
<a class="xdocAnchor" id="disable.B.P"></a>
<table class="xdocHdr"><tr>
<td class="xdocHdrTitle"><span class="xdoc-id">Cache_</span><span class="xdoc-id">disableBP</span>()&nbsp;&nbsp;<small><span class="xdocSynSum">//&nbsp;module-wide</span></small></td>
<td class="xdocHdrArrow">
<a class="xdocHdrLink" href="../../../../../ti/sysbios/family/arm/a9/Cache.html" title="module Cache"><img class="xdocHdrArrow" src="../../../../../Arrow_up.png"/></a></td>
</table>
<div class=xdocHdrIndex><a class=xdocHdrIndex title="right-click to capture" href="../../../../../index.html#ti/sysbios/family/arm/a9/Cache.html#disable.B.P">index URL</a></div>
<p class="xdocHdrSummaryDcl">Disable Branch Prediction</p>
<span id='targ-synop'></span>
<table class="xdocLabel"><tr>
<td class="xdocLabelLeft"><tt><span class="xdoc-id-targ2dcl">C</span></tt> synopsis</td>
<td class="xdocLabelRight">target-domain</td>
</tr></table>
<div class="xdocSynTdcl">
<div class="xdocSynCode">
<tt></tt><tt></tt><span class="xdoc-kw2">Void</span>&nbsp;<span class="xdoc-id">Cache_disableBP</span>();
</div>
</div>
<div class="xdocSynSpacer">&nbsp;</div>
<span id="xdoc-sect-1"></span>
<div class="xdocSect">DETAILS</div>
<div class="xdocText">Calling this API will disable branch prediction.</div>
<span id="xdoc-sect-2"></span>
<div class="xdocSect">NOTE</div>
<div class="xdocText">Upon reset, the A9's Program Flow Prediction (Branch Prediction) 
  feature is disabled.</div>
<div class="xdocSynSpacer">&nbsp;</div>
<a class="xdocAnchor" id="disable.L1.Prefetch"></a>
<table class="xdocHdr"><tr>
<td class="xdocHdrTitle"><span class="xdoc-id">Cache_</span><span class="xdoc-id">disableL1Prefetch</span>()&nbsp;&nbsp;<small><span class="xdocSynSum">//&nbsp;module-wide</span></small></td>
<td class="xdocHdrArrow">
<a class="xdocHdrLink" href="../../../../../ti/sysbios/family/arm/a9/Cache.html" title="module Cache"><img class="xdocHdrArrow" src="../../../../../Arrow_up.png"/></a></td>
</table>
<div class=xdocHdrIndex><a class=xdocHdrIndex title="right-click to capture" href="../../../../../index.html#ti/sysbios/family/arm/a9/Cache.html#disable.L1.Prefetch">index URL</a></div>
<p class="xdocHdrSummaryDcl">Disable L1 data prefetching</p>
<span id='targ-synop'></span>
<table class="xdocLabel"><tr>
<td class="xdocLabelLeft"><tt><span class="xdoc-id-targ2dcl">C</span></tt> synopsis</td>
<td class="xdocLabelRight">target-domain</td>
</tr></table>
<div class="xdocSynTdcl">
<div class="xdocSynCode">
<tt></tt><tt></tt><span class="xdoc-kw2">Void</span>&nbsp;<span class="xdoc-id">Cache_disableL1Prefetch</span>();
</div>
</div>
<div class="xdocSynSpacer">&nbsp;</div>
<span id="xdoc-sect-1"></span>
<div class="xdocSect">NOTE</div>
<div class="xdocText">This API is only supported on AM437X.</div>
<div class="xdocSynSpacer">&nbsp;</div>
<a class="xdocAnchor" id="disable.L2.Event.Counters"></a>
<table class="xdocHdr"><tr>
<td class="xdocHdrTitle"><span class="xdoc-id">Cache_</span><span class="xdoc-id">disableL2EventCounters</span>()&nbsp;&nbsp;<small><span class="xdocSynSum">//&nbsp;module-wide</span></small></td>
<td class="xdocHdrArrow">
<a class="xdocHdrLink" href="../../../../../ti/sysbios/family/arm/a9/Cache.html" title="module Cache"><img class="xdocHdrArrow" src="../../../../../Arrow_up.png"/></a></td>
</table>
<div class=xdocHdrIndex><a class=xdocHdrIndex title="right-click to capture" href="../../../../../index.html#ti/sysbios/family/arm/a9/Cache.html#disable.L2.Event.Counters">index URL</a></div>
<p class="xdocHdrSummaryDcl">Disables the L2 Cache event counters</p>
<span id='targ-synop'></span>
<table class="xdocLabel"><tr>
<td class="xdocLabelLeft"><tt><span class="xdoc-id-targ2dcl">C</span></tt> synopsis</td>
<td class="xdocLabelRight">target-domain</td>
</tr></table>
<div class="xdocSynTdcl">
<div class="xdocSynCode">
<tt></tt><tt></tt><span class="xdoc-kw2">Void</span>&nbsp;<span class="xdoc-id">Cache_disableL2EventCounters</span>();
</div>
</div>
<div class="xdocSynSpacer">&nbsp;</div>
<div class="xdocSynSpacer">&nbsp;</div>
<a class="xdocAnchor" id="enable"></a>
<table class="xdocHdr"><tr>
<td class="xdocHdrTitle"><span class="xdoc-id">Cache_</span><span class="xdoc-id">enable</span>()&nbsp;&nbsp;<small><span class="xdocSynSum">//&nbsp;module-wide</span></small></td>
<td class="xdocHdrArrow">
<a class="xdocHdrLink" href="../../../../../ti/sysbios/family/arm/a9/Cache.html" title="module Cache"><img class="xdocHdrArrow" src="../../../../../Arrow_up.png"/></a></td>
</table>
<div class=xdocHdrIndex><a class=xdocHdrIndex title="right-click to capture" href="../../../../../index.html#ti/sysbios/family/arm/a9/Cache.html#enable">index URL</a></div>
<p class="xdocHdrSummaryDcl">Enables all cache(s)</p>
<span id='targ-synop'></span>
<table class="xdocLabel"><tr>
<td class="xdocLabelLeft"><tt><span class="xdoc-id-targ2dcl">C</span></tt> synopsis</td>
<td class="xdocLabelRight">target-domain</td>
</tr></table>
<div class="xdocSynTdcl">
<div class="xdocSynCode">
<tt></tt><tt></tt><span class="xdoc-kw2">Void</span>&nbsp;<span class="xdoc-id">Cache_enable</span>(<span class="xdoc-kw2">Bits16</span>&nbsp;<span class="xdoc-id">type</span>);
</div>
</div>
<div class="xdocSynSpacer">&nbsp;</div>
<span id="xdoc-sect-1"></span>
<div class="xdocSect">ARGUMENTS</div>
<div class="xdocChild"><span class="xdocChildId">type</span>
<span class="xdocChildSum">&#151;&nbsp;bit mask of Cache type</span>
</div>
<div class="xdocSynSpacer">&nbsp;</div>
<a class="xdocAnchor" id="enable.B.P"></a>
<table class="xdocHdr"><tr>
<td class="xdocHdrTitle"><span class="xdoc-id">Cache_</span><span class="xdoc-id">enableBP</span>()&nbsp;&nbsp;<small><span class="xdocSynSum">//&nbsp;module-wide</span></small></td>
<td class="xdocHdrArrow">
<a class="xdocHdrLink" href="../../../../../ti/sysbios/family/arm/a9/Cache.html" title="module Cache"><img class="xdocHdrArrow" src="../../../../../Arrow_up.png"/></a></td>
</table>
<div class=xdocHdrIndex><a class=xdocHdrIndex title="right-click to capture" href="../../../../../index.html#ti/sysbios/family/arm/a9/Cache.html#enable.B.P">index URL</a></div>
<p class="xdocHdrSummaryDcl">Enable Branch Prediction</p>
<span id='targ-synop'></span>
<table class="xdocLabel"><tr>
<td class="xdocLabelLeft"><tt><span class="xdoc-id-targ2dcl">C</span></tt> synopsis</td>
<td class="xdocLabelRight">target-domain</td>
</tr></table>
<div class="xdocSynTdcl">
<div class="xdocSynCode">
<tt></tt><tt></tt><span class="xdoc-kw2">Void</span>&nbsp;<span class="xdoc-id">Cache_enableBP</span>();
</div>
</div>
<div class="xdocSynSpacer">&nbsp;</div>
<span id="xdoc-sect-1"></span>
<div class="xdocSect">DETAILS</div>
<div class="xdocText">Calling this API will enable branch prediction.</div>
<span id="xdoc-sect-2"></span>
<div class="xdocSect">NOTE</div>
<div class="xdocText">Upon reset, the A9's Program Flow Prediction (Branch Prediction) 
  feature is disabled.</div>
<div class="xdocSynSpacer">&nbsp;</div>
<a class="xdocAnchor" id="enable.L1.Prefetch"></a>
<table class="xdocHdr"><tr>
<td class="xdocHdrTitle"><span class="xdoc-id">Cache_</span><span class="xdoc-id">enableL1Prefetch</span>()&nbsp;&nbsp;<small><span class="xdocSynSum">//&nbsp;module-wide</span></small></td>
<td class="xdocHdrArrow">
<a class="xdocHdrLink" href="../../../../../ti/sysbios/family/arm/a9/Cache.html" title="module Cache"><img class="xdocHdrArrow" src="../../../../../Arrow_up.png"/></a></td>
</table>
<div class=xdocHdrIndex><a class=xdocHdrIndex title="right-click to capture" href="../../../../../index.html#ti/sysbios/family/arm/a9/Cache.html#enable.L1.Prefetch">index URL</a></div>
<p class="xdocHdrSummaryDcl">Enable L1 data prefetching</p>
<span id='targ-synop'></span>
<table class="xdocLabel"><tr>
<td class="xdocLabelLeft"><tt><span class="xdoc-id-targ2dcl">C</span></tt> synopsis</td>
<td class="xdocLabelRight">target-domain</td>
</tr></table>
<div class="xdocSynTdcl">
<div class="xdocSynCode">
<tt></tt><tt></tt><span class="xdoc-kw2">Void</span>&nbsp;<span class="xdoc-id">Cache_enableL1Prefetch</span>();
</div>
</div>
<div class="xdocSynSpacer">&nbsp;</div>
<span id="xdoc-sect-1"></span>
<div class="xdocSect">NOTE</div>
<div class="xdocText">This API is only supported on AM437X.</div>
<div class="xdocSynSpacer">&nbsp;</div>
<a class="xdocAnchor" id="enable.L2.Event.Counters"></a>
<table class="xdocHdr"><tr>
<td class="xdocHdrTitle"><span class="xdoc-id">Cache_</span><span class="xdoc-id">enableL2EventCounters</span>()&nbsp;&nbsp;<small><span class="xdocSynSum">//&nbsp;module-wide</span></small></td>
<td class="xdocHdrArrow">
<a class="xdocHdrLink" href="../../../../../ti/sysbios/family/arm/a9/Cache.html" title="module Cache"><img class="xdocHdrArrow" src="../../../../../Arrow_up.png"/></a></td>
</table>
<div class=xdocHdrIndex><a class=xdocHdrIndex title="right-click to capture" href="../../../../../index.html#ti/sysbios/family/arm/a9/Cache.html#enable.L2.Event.Counters">index URL</a></div>
<p class="xdocHdrSummaryDcl">Enables the L2 Cache event counters</p>
<span id='targ-synop'></span>
<table class="xdocLabel"><tr>
<td class="xdocLabelLeft"><tt><span class="xdoc-id-targ2dcl">C</span></tt> synopsis</td>
<td class="xdocLabelRight">target-domain</td>
</tr></table>
<div class="xdocSynTdcl">
<div class="xdocSynCode">
<tt></tt><tt></tt><span class="xdoc-kw2">Void</span>&nbsp;<span class="xdoc-id">Cache_enableL2EventCounters</span>();
</div>
</div>
<div class="xdocSynSpacer">&nbsp;</div>
<div class="xdocSynSpacer">&nbsp;</div>
<a class="xdocAnchor" id="get.L2.Aux.Control.Reg"></a>
<table class="xdocHdr"><tr>
<td class="xdocHdrTitle"><span class="xdoc-id">Cache_</span><span class="xdoc-id">getL2AuxControlReg</span>()&nbsp;&nbsp;<small><span class="xdocSynSum">//&nbsp;module-wide</span></small></td>
<td class="xdocHdrArrow">
<a class="xdocHdrLink" href="../../../../../ti/sysbios/family/arm/a9/Cache.html" title="module Cache"><img class="xdocHdrArrow" src="../../../../../Arrow_up.png"/></a></td>
</table>
<div class=xdocHdrIndex><a class=xdocHdrIndex title="right-click to capture" href="../../../../../index.html#ti/sysbios/family/arm/a9/Cache.html#get.L2.Aux.Control.Reg">index URL</a></div>
<p class="xdocHdrSummaryDcl">Get current L2 Aux Control register contents</p>
<span id='targ-synop'></span>
<table class="xdocLabel"><tr>
<td class="xdocLabelLeft"><tt><span class="xdoc-id-targ2dcl">C</span></tt> synopsis</td>
<td class="xdocLabelRight">target-domain</td>
</tr></table>
<div class="xdocSynTdcl">
<div class="xdocSynCode">
<tt></tt><tt></tt><span class="xdoc-kw2">Bits32</span>&nbsp;<span class="xdoc-id">Cache_getL2AuxControlReg</span>();
</div>
</div>
<div class="xdocSynSpacer">&nbsp;</div>
<span id="xdoc-sect-1"></span>
<div class="xdocSect">DETAILS</div>
<div class="xdocText">Refer <a class="xdoc-linkExt" href="http://infocenter.arm.com/help/topic/com.arm.doc.subset.primecell.system/index.html#pl310" title="http://infocenter.arm.com/help/topic/com.arm.doc.subset.primecell.system/index.html#pl310">ARM PL310 Cache Controller Reference Manual</a>
  for a description of the Auxiliary Control Register.</div>
<div class="xdocSynSpacer">&nbsp;</div>
<a class="xdocAnchor" id="get.L2.Event.Count"></a>
<table class="xdocHdr"><tr>
<td class="xdocHdrTitle"><span class="xdoc-id">Cache_</span><span class="xdoc-id">getL2EventCount</span>()&nbsp;&nbsp;<small><span class="xdocSynSum">//&nbsp;module-wide</span></small></td>
<td class="xdocHdrArrow">
<a class="xdocHdrLink" href="../../../../../ti/sysbios/family/arm/a9/Cache.html" title="module Cache"><img class="xdocHdrArrow" src="../../../../../Arrow_up.png"/></a></td>
</table>
<div class=xdocHdrIndex><a class=xdocHdrIndex title="right-click to capture" href="../../../../../index.html#ti/sysbios/family/arm/a9/Cache.html#get.L2.Event.Count">index URL</a></div>
<p class="xdocHdrSummaryDcl">Return counter register value for the specified L2 Cache event counter</p>
<span id='targ-synop'></span>
<table class="xdocLabel"><tr>
<td class="xdocLabelLeft"><tt><span class="xdoc-id-targ2dcl">C</span></tt> synopsis</td>
<td class="xdocLabelRight">target-domain</td>
</tr></table>
<div class="xdocSynTdcl">
<div class="xdocSynCode">
<tt></tt><tt></tt><span class="xdoc-kw2">UInt32</span>&nbsp;<span class="xdoc-id">Cache_getL2EventCount</span>(<span class="xdoc-kw2">UInt</span>&nbsp;<span class="xdoc-id">counterId</span>);
</div>
</div>
<div class="xdocSynSpacer">&nbsp;</div>
<span id="xdoc-sect-1"></span>
<div class="xdocSect">ARGUMENTS</div>
<div class="xdocChild"><span class="xdocChildId">counterId</span>
<span class="xdocChildSum">&#151;&nbsp;Event counter Id (0/1)</span>
</div>
<span id="xdoc-sect-2"></span>
<div class="xdocSect">RETURNS</div>
<div class="xdocText">Event count</div>
<div class="xdocSynSpacer">&nbsp;</div>
<a class="xdocAnchor" id="get.L2.Prefetch.Control"></a>
<table class="xdocHdr"><tr>
<td class="xdocHdrTitle"><span class="xdoc-id">Cache_</span><span class="xdoc-id">getL2PrefetchControl</span>()&nbsp;&nbsp;<small><span class="xdocSynSum">//&nbsp;module-wide</span></small></td>
<td class="xdocHdrArrow">
<a class="xdocHdrLink" href="../../../../../ti/sysbios/family/arm/a9/Cache.html" title="module Cache"><img class="xdocHdrArrow" src="../../../../../Arrow_up.png"/></a></td>
</table>
<div class=xdocHdrIndex><a class=xdocHdrIndex title="right-click to capture" href="../../../../../index.html#ti/sysbios/family/arm/a9/Cache.html#get.L2.Prefetch.Control">index URL</a></div>
<p class="xdocHdrSummaryDcl">Get current L2 prefetch control register contents</p>
<span id='targ-synop'></span>
<table class="xdocLabel"><tr>
<td class="xdocLabelLeft"><tt><span class="xdoc-id-targ2dcl">C</span></tt> synopsis</td>
<td class="xdocLabelRight">target-domain</td>
</tr></table>
<div class="xdocSynTdcl">
<div class="xdocSynCode">
<tt></tt><tt></tt><span class="xdoc-kw2">Bits32</span>&nbsp;<span class="xdoc-id">Cache_getL2PrefetchControl</span>();
</div>
</div>
<div class="xdocSynSpacer">&nbsp;</div>
<span id="xdoc-sect-1"></span>
<div class="xdocSect">DETAILS</div>
<div class="xdocText">Refer <a class="xdoc-linkExt" href="http://infocenter.arm.com/help/topic/com.arm.doc.subset.primecell.system/index.html#pl310" title="http://infocenter.arm.com/help/topic/com.arm.doc.subset.primecell.system/index.html#pl310">ARM PL310 Cache Controller Reference Manual</a>
  for a description of the Prefetch Control Register.</div>
<div class="xdocSynSpacer">&nbsp;</div>
<a class="xdocAnchor" id="inv"></a>
<table class="xdocHdr"><tr>
<td class="xdocHdrTitle"><span class="xdoc-id">Cache_</span><span class="xdoc-id">inv</span>()&nbsp;&nbsp;<small><span class="xdocSynSum">//&nbsp;module-wide</span></small></td>
<td class="xdocHdrArrow">
<a class="xdocHdrLink" href="../../../../../ti/sysbios/family/arm/a9/Cache.html" title="module Cache"><img class="xdocHdrArrow" src="../../../../../Arrow_up.png"/></a></td>
</table>
<div class=xdocHdrIndex><a class=xdocHdrIndex title="right-click to capture" href="../../../../../index.html#ti/sysbios/family/arm/a9/Cache.html#inv">index URL</a></div>
<p class="xdocHdrSummaryDcl">Invalidate the range of memory within the specified starting
  address and byte count.  The range of addresses operated on
  gets quantized to whole cache lines in each cache.  All lines
  in range are invalidated for all the 'type' caches</p>
<span id='targ-synop'></span>
<table class="xdocLabel"><tr>
<td class="xdocLabelLeft"><tt><span class="xdoc-id-targ2dcl">C</span></tt> synopsis</td>
<td class="xdocLabelRight">target-domain</td>
</tr></table>
<div class="xdocSynTdcl">
<div class="xdocSynCode">
<tt></tt><tt></tt><span class="xdoc-kw2">Void</span>&nbsp;<span class="xdoc-id">Cache_inv</span>(<span class="xdoc-kw2">Ptr</span>&nbsp;<span class="xdoc-id">blockPtr</span>, <span class="xdoc-kw2">SizeT</span>&nbsp;<span class="xdoc-id">byteCnt</span>, <span class="xdoc-kw2">Bits16</span>&nbsp;<span class="xdoc-id">type</span>, <span class="xdoc-kw2">Bool</span>&nbsp;<span class="xdoc-id">wait</span>);
</div>
</div>
<div class="xdocSynSpacer">&nbsp;</div>
<span id="xdoc-sect-1"></span>
<div class="xdocSect">ARGUMENTS</div>
<div class="xdocChild"><span class="xdocChildId">blockPtr</span>
<span class="xdocChildSum">&#151;&nbsp;start address of range to be invalidated</span>
</div>
<div class="xdocChild"><span class="xdocChildId">byteCnt</span>
<span class="xdocChildSum">&#151;&nbsp;number of bytes to be invalidated</span>
</div>
<div class="xdocChild"><span class="xdocChildId">type</span>
<span class="xdocChildSum">&#151;&nbsp;bit mask of Cache type</span>
</div>
<div class="xdocChild"><span class="xdocChildId">wait</span>
<span class="xdocChildSum">&#151;&nbsp;wait until the operation is completed</span>
</div>
<div class="xdocSynSpacer">&nbsp;</div>
<a class="xdocAnchor" id="inv.L1d.All"></a>
<table class="xdocHdr"><tr>
<td class="xdocHdrTitle"><span class="xdoc-id">Cache_</span><span class="xdoc-id">invL1dAll</span>()&nbsp;&nbsp;<small><span class="xdocSynSum">//&nbsp;module-wide</span></small></td>
<td class="xdocHdrArrow">
<a class="xdocHdrLink" href="../../../../../ti/sysbios/family/arm/a9/Cache.html" title="module Cache"><img class="xdocHdrArrow" src="../../../../../Arrow_up.png"/></a></td>
</table>
<div class=xdocHdrIndex><a class=xdocHdrIndex title="right-click to capture" href="../../../../../index.html#ti/sysbios/family/arm/a9/Cache.html#inv.L1d.All">index URL</a></div>
<p class="xdocHdrSummaryDcl">Invalidate all of L1 data cache</p>
<span id='targ-synop'></span>
<table class="xdocLabel"><tr>
<td class="xdocLabelLeft"><tt><span class="xdoc-id-targ2dcl">C</span></tt> synopsis</td>
<td class="xdocLabelRight">target-domain</td>
</tr></table>
<div class="xdocSynTdcl">
<div class="xdocSynCode">
<tt></tt><tt></tt><span class="xdoc-kw2">Void</span>&nbsp;<span class="xdoc-id">Cache_invL1dAll</span>();
</div>
</div>
<div class="xdocSynSpacer">&nbsp;</div>
<span id="xdoc-sect-1"></span>
<div class="xdocSect">DETAILS</div>
<div class="xdocText">This function should be used with caution.  In general, the
  L1 data cache may contain some stack variable or valid data
  that should not be invalidated.  This function should be used
  only when all contents of L1 data cache are unwanted.</div>
<div class="xdocSynSpacer">&nbsp;</div>
<a class="xdocAnchor" id="inv.L1p.All"></a>
<table class="xdocHdr"><tr>
<td class="xdocHdrTitle"><span class="xdoc-id">Cache_</span><span class="xdoc-id">invL1pAll</span>()&nbsp;&nbsp;<small><span class="xdocSynSum">//&nbsp;module-wide</span></small></td>
<td class="xdocHdrArrow">
<a class="xdocHdrLink" href="../../../../../ti/sysbios/family/arm/a9/Cache.html" title="module Cache"><img class="xdocHdrArrow" src="../../../../../Arrow_up.png"/></a></td>
</table>
<div class=xdocHdrIndex><a class=xdocHdrIndex title="right-click to capture" href="../../../../../index.html#ti/sysbios/family/arm/a9/Cache.html#inv.L1p.All">index URL</a></div>
<p class="xdocHdrSummaryDcl">Invalidate all of L1 program cache</p>
<span id='targ-synop'></span>
<table class="xdocLabel"><tr>
<td class="xdocLabelLeft"><tt><span class="xdoc-id-targ2dcl">C</span></tt> synopsis</td>
<td class="xdocLabelRight">target-domain</td>
</tr></table>
<div class="xdocSynTdcl">
<div class="xdocSynCode">
<tt></tt><tt></tt><span class="xdoc-kw2">Void</span>&nbsp;<span class="xdoc-id">Cache_invL1pAll</span>();
</div>
</div>
<div class="xdocSynSpacer">&nbsp;</div>
<div class="xdocSynSpacer">&nbsp;</div>
<a class="xdocAnchor" id="inv.L2.All"></a>
<table class="xdocHdr"><tr>
<td class="xdocHdrTitle"><span class="xdoc-id">Cache_</span><span class="xdoc-id">invL2All</span>()&nbsp;&nbsp;<small><span class="xdocSynSum">//&nbsp;module-wide</span></small></td>
<td class="xdocHdrArrow">
<a class="xdocHdrLink" href="../../../../../ti/sysbios/family/arm/a9/Cache.html" title="module Cache"><img class="xdocHdrArrow" src="../../../../../Arrow_up.png"/></a></td>
</table>
<div class=xdocHdrIndex><a class=xdocHdrIndex title="right-click to capture" href="../../../../../index.html#ti/sysbios/family/arm/a9/Cache.html#inv.L2.All">index URL</a></div>
<p class="xdocHdrSummaryDcl">Invalidate entire L2 unified cache</p>
<span id='targ-synop'></span>
<table class="xdocLabel"><tr>
<td class="xdocLabelLeft"><tt><span class="xdoc-id-targ2dcl">C</span></tt> synopsis</td>
<td class="xdocLabelRight">target-domain</td>
</tr></table>
<div class="xdocSynTdcl">
<div class="xdocSynCode">
<tt></tt><tt></tt><span class="xdoc-kw2">Void</span>&nbsp;<span class="xdoc-id">Cache_invL2All</span>();
</div>
</div>
<div class="xdocSynSpacer">&nbsp;</div>
<span id="xdoc-sect-1"></span>
<div class="xdocSect">DETAILS</div>
<div class="xdocText">This function should only be called with the L2 cache disabled.
  If called with cache enabled, it will generate an assertion failure.</div>
<div class="xdocSynSpacer">&nbsp;</div>
<a class="xdocAnchor" id="lock"></a>
<table class="xdocHdr"><tr>
<td class="xdocHdrTitle"><span class="xdoc-id">Cache_</span><span class="xdoc-id">lock</span>()&nbsp;&nbsp;<small><span class="xdocSynSum">//&nbsp;module-wide</span></small></td>
<td class="xdocHdrArrow">
<a class="xdocHdrLink" href="../../../../../ti/sysbios/family/arm/a9/Cache.html" title="module Cache"><img class="xdocHdrArrow" src="../../../../../Arrow_up.png"/></a></td>
</table>
<div class=xdocHdrIndex><a class=xdocHdrIndex title="right-click to capture" href="../../../../../index.html#ti/sysbios/family/arm/a9/Cache.html#lock">index URL</a></div>
<p class="xdocHdrSummaryDcl">Loads and locks a memory block into the L2 cache</p>
<span id='targ-synop'></span>
<table class="xdocLabel"><tr>
<td class="xdocLabelLeft"><tt><span class="xdoc-id-targ2dcl">C</span></tt> synopsis</td>
<td class="xdocLabelRight">target-domain</td>
</tr></table>
<div class="xdocSynTdcl">
<div class="xdocSynCode">
<tt></tt><tt></tt><span class="xdoc-kw2">UInt</span>&nbsp;<span class="xdoc-id">Cache_lock</span>(<span class="xdoc-kw2">Ptr</span>&nbsp;<span class="xdoc-id">blockPtr</span>, <span class="xdoc-kw2">SizeT</span>&nbsp;<span class="xdoc-id">byteCnt</span>);
</div>
</div>
<div class="xdocSynSpacer">&nbsp;</div>
<span id="xdoc-sect-1"></span>
<div class="xdocSect">ARGUMENTS</div>
<div class="xdocChild"><span class="xdocChildId">blockPtr</span>
<span class="xdocChildSum">&#151;&nbsp;start address of range to be locked</span>
</div>
<div class="xdocChild"><span class="xdocChildId">byteCnt</span>
<span class="xdocChildSum">&#151;&nbsp;number of bytes to be locked</span>
</div>
<span id="xdoc-sect-2"></span>
<div class="xdocSect">RETURNS</div>
<div class="xdocText">key = bitmask of L2 cache "way" used</div>
<span id="xdoc-sect-3"></span>
<div class="xdocSect">DETAILS</div>
<div class="xdocText">A block of memory is loaded into the L2 cache and
  a corresponding L2 cache "way" is locked.</div>
<div class="xdocText">The memory block is loaded into cache one L2 cache line at a time.</div>
<div class="xdocText">The returned key is a bitmask of the L2 cache "way"
  used to lock the memory block. This key should be passed in
  a subsequent call to <a class="xdoc-link" href="Cache.html#unlock" title="unlock">Cache_unlock()</a> if the memory
  block is to be unlocked.</div>
<div class="xdocText">If the key returned is zero, then the lock operation failed
  due to insufficient cache "ways" remaining to perform the operation.
  The locking algorithm requires at least two unlocked cache ways:
  one for the memory block, and one for the locking code itself.</div>
<div class="xdocText">The A9 external L2 cache can be an 8 or 16 way cache. Locking a cache
  way consumes 1/8 or 1/16 of the total L2 cache, regardless of the
  actual memory block size. For instance, if the size of L2 cache is
  256K bytes and the L2 is configured as a 16 way cache, locking ANY size
  memory block into a way will tie up 16K bytes of L2 cache.</div>
<div class="xdocText">The byteCnt argument must be less than or equal to an L2 "way"
  size. Locking memory blocks larger than a way page size requires
  calling this API multiple times. An assert is generated if this rule
  is violated.</div>
<div class="xdocText">The memory block must not cross an L2 "way" page boundary.
  Locking memory blocks that cross way page boundaries requires
  calling this API multiple times. An assert is generated if this rule
  is violated.</div>
<div class="xdocText">Except for the normal L1 instruction cache behavior 
  during code execution, the L1 instruction cache is
  unaffected by this API.
  The L1 data cache will be temporarily polluted by the contents
  of the referenced memory block.</div>
<span id="xdoc-sect-4"></span>
<div class="xdocSect">NOTE</div>
<div class="xdocText">Interrupts are disabled for the entire time the memory block 
  is being loaded into cache. For this reason, use of this API 
  is probably best at system intialization time 
  (ie: within 'main()').</div>
<div class="xdocSynSpacer">&nbsp;</div>
<a class="xdocAnchor" id="reset.L2.Event.Counter"></a>
<table class="xdocHdr"><tr>
<td class="xdocHdrTitle"><span class="xdoc-id">Cache_</span><span class="xdoc-id">resetL2EventCounter</span>()&nbsp;&nbsp;<small><span class="xdocSynSum">//&nbsp;module-wide</span></small></td>
<td class="xdocHdrArrow">
<a class="xdocHdrLink" href="../../../../../ti/sysbios/family/arm/a9/Cache.html" title="module Cache"><img class="xdocHdrArrow" src="../../../../../Arrow_up.png"/></a></td>
</table>
<div class=xdocHdrIndex><a class=xdocHdrIndex title="right-click to capture" href="../../../../../index.html#ti/sysbios/family/arm/a9/Cache.html#reset.L2.Event.Counter">index URL</a></div>
<p class="xdocHdrSummaryDcl">Reset the specified L2 Cache event counter</p>
<span id='targ-synop'></span>
<table class="xdocLabel"><tr>
<td class="xdocLabelLeft"><tt><span class="xdoc-id-targ2dcl">C</span></tt> synopsis</td>
<td class="xdocLabelRight">target-domain</td>
</tr></table>
<div class="xdocSynTdcl">
<div class="xdocSynCode">
<tt></tt><tt></tt><span class="xdoc-kw2">Void</span>&nbsp;<span class="xdoc-id">Cache_resetL2EventCounter</span>(<span class="xdoc-kw2">UInt</span>&nbsp;<span class="xdoc-id">counterId</span>);
</div>
</div>
<div class="xdocSynSpacer">&nbsp;</div>
<span id="xdoc-sect-1"></span>
<div class="xdocSect">ARGUMENTS</div>
<div class="xdocChild"><span class="xdocChildId">counterId</span>
<span class="xdocChildSum">&#151;&nbsp;Event counter Id (0/1)</span>
</div>
<div class="xdocSynSpacer">&nbsp;</div>
<a class="xdocAnchor" id="set.L2.Aux.Control.Reg"></a>
<table class="xdocHdr"><tr>
<td class="xdocHdrTitle"><span class="xdoc-id">Cache_</span><span class="xdoc-id">setL2AuxControlReg</span>()&nbsp;&nbsp;<small><span class="xdocSynSum">//&nbsp;module-wide</span></small></td>
<td class="xdocHdrArrow">
<a class="xdocHdrLink" href="../../../../../ti/sysbios/family/arm/a9/Cache.html" title="module Cache"><img class="xdocHdrArrow" src="../../../../../Arrow_up.png"/></a></td>
</table>
<div class=xdocHdrIndex><a class=xdocHdrIndex title="right-click to capture" href="../../../../../index.html#ti/sysbios/family/arm/a9/Cache.html#set.L2.Aux.Control.Reg">index URL</a></div>
<p class="xdocHdrSummaryDcl">Set L2 Aux Control register</p>
<span id='targ-synop'></span>
<table class="xdocLabel"><tr>
<td class="xdocLabelLeft"><tt><span class="xdoc-id-targ2dcl">C</span></tt> synopsis</td>
<td class="xdocLabelRight">target-domain</td>
</tr></table>
<div class="xdocSynTdcl">
<div class="xdocSynCode">
<tt></tt><tt></tt><span class="xdoc-kw2">Void</span>&nbsp;<span class="xdoc-id">Cache_setL2AuxControlReg</span>(<span class="xdoc-kw2">Bits32</span>&nbsp;<span class="xdoc-id">arg</span>);
</div>
</div>
<div class="xdocSynSpacer">&nbsp;</div>
<span id="xdoc-sect-1"></span>
<div class="xdocSect">DETAILS</div>
<div class="xdocText">Refer <a class="xdoc-linkExt" href="http://infocenter.arm.com/help/topic/com.arm.doc.subset.primecell.system/index.html#pl310" title="http://infocenter.arm.com/help/topic/com.arm.doc.subset.primecell.system/index.html#pl310">ARM PL310 Cache Controller Reference Manual</a>
  for a description of the Auxiliary Control Register.</div>
<div class="xdocSynSpacer">&nbsp;</div>
<a class="xdocAnchor" id="set.L2.Prefetch.Control"></a>
<table class="xdocHdr"><tr>
<td class="xdocHdrTitle"><span class="xdoc-id">Cache_</span><span class="xdoc-id">setL2PrefetchControl</span>()&nbsp;&nbsp;<small><span class="xdocSynSum">//&nbsp;module-wide</span></small></td>
<td class="xdocHdrArrow">
<a class="xdocHdrLink" href="../../../../../ti/sysbios/family/arm/a9/Cache.html" title="module Cache"><img class="xdocHdrArrow" src="../../../../../Arrow_up.png"/></a></td>
</table>
<div class=xdocHdrIndex><a class=xdocHdrIndex title="right-click to capture" href="../../../../../index.html#ti/sysbios/family/arm/a9/Cache.html#set.L2.Prefetch.Control">index URL</a></div>
<p class="xdocHdrSummaryDcl">Set L2 prefetch control register</p>
<span id='targ-synop'></span>
<table class="xdocLabel"><tr>
<td class="xdocLabelLeft"><tt><span class="xdoc-id-targ2dcl">C</span></tt> synopsis</td>
<td class="xdocLabelRight">target-domain</td>
</tr></table>
<div class="xdocSynTdcl">
<div class="xdocSynCode">
<tt></tt><tt></tt><span class="xdoc-kw2">Void</span>&nbsp;<span class="xdoc-id">Cache_setL2PrefetchControl</span>(<span class="xdoc-kw2">UInt32</span>&nbsp;<span class="xdoc-id">regVal</span>);
</div>
</div>
<div class="xdocSynSpacer">&nbsp;</div>
<span id="xdoc-sect-1"></span>
<div class="xdocSect">DETAILS</div>
<div class="xdocText">Refer <a class="xdoc-linkExt" href="http://infocenter.arm.com/help/topic/com.arm.doc.subset.primecell.system/index.html#pl310" title="http://infocenter.arm.com/help/topic/com.arm.doc.subset.primecell.system/index.html#pl310">ARM PL310 Cache Controller Reference Manual</a>
  for a description of the Prefetch Control Register.</div>
<div class="xdocSynSpacer">&nbsp;</div>
<a class="xdocAnchor" id="unlock"></a>
<table class="xdocHdr"><tr>
<td class="xdocHdrTitle"><span class="xdoc-id">Cache_</span><span class="xdoc-id">unlock</span>()&nbsp;&nbsp;<small><span class="xdocSynSum">//&nbsp;module-wide</span></small></td>
<td class="xdocHdrArrow">
<a class="xdocHdrLink" href="../../../../../ti/sysbios/family/arm/a9/Cache.html" title="module Cache"><img class="xdocHdrArrow" src="../../../../../Arrow_up.png"/></a></td>
</table>
<div class=xdocHdrIndex><a class=xdocHdrIndex title="right-click to capture" href="../../../../../index.html#ti/sysbios/family/arm/a9/Cache.html#unlock">index URL</a></div>
<p class="xdocHdrSummaryDcl">Unlocks an L2 cache way</p>
<span id='targ-synop'></span>
<table class="xdocLabel"><tr>
<td class="xdocLabelLeft"><tt><span class="xdoc-id-targ2dcl">C</span></tt> synopsis</td>
<td class="xdocLabelRight">target-domain</td>
</tr></table>
<div class="xdocSynTdcl">
<div class="xdocSynCode">
<tt></tt><tt></tt><span class="xdoc-kw2">Void</span>&nbsp;<span class="xdoc-id">Cache_unlock</span>(<span class="xdoc-kw2">UInt</span>&nbsp;<span class="xdoc-id">key</span>);
</div>
</div>
<div class="xdocSynSpacer">&nbsp;</div>
<span id="xdoc-sect-1"></span>
<div class="xdocSect">ARGUMENTS</div>
<div class="xdocChild"><span class="xdocChildId">key</span>
<span class="xdocChildSum">&#151;&nbsp;Key returned by Cache_lock()</span>
</div>
<span id="xdoc-sect-2"></span>
<div class="xdocSect">DETAILS</div>
<div class="xdocText">Unlocks the L2 cache "way" locked by <a class="xdoc-link" href="Cache.html#lock" title="lock">Cache_lock()</a>.</div>
<span id="xdoc-sect-3"></span>
<div class="xdocSect">NOTE</div>
<div class="xdocText">Multiple L2 cache "ways" can be unlocked simultaneously by "or-ing"
  together the bitmasks returned from several invocations of Cache_lock().</div>
<div class="xdocSynSpacer">&nbsp;</div>
<a class="xdocAnchor" id="wait"></a>
<table class="xdocHdr"><tr>
<td class="xdocHdrTitle"><span class="xdoc-id">Cache_</span><span class="xdoc-id">wait</span>()&nbsp;&nbsp;<small><span class="xdocSynSum">//&nbsp;module-wide</span></small></td>
<td class="xdocHdrArrow">
<a class="xdocHdrLink" href="../../../../../ti/sysbios/family/arm/a9/Cache.html" title="module Cache"><img class="xdocHdrArrow" src="../../../../../Arrow_up.png"/></a></td>
</table>
<div class=xdocHdrIndex><a class=xdocHdrIndex title="right-click to capture" href="../../../../../index.html#ti/sysbios/family/arm/a9/Cache.html#wait">index URL</a></div>
<p class="xdocHdrSummaryDcl">Backend for <tt><a class="xdoc-link" href="../../../../../ti/sysbios/hal/Cache.html#wait" title="ti.sysbios.hal.Cache.wait">ti.sysbios.hal.Cache.wait()</a></tt></p>
<span id='targ-synop'></span>
<table class="xdocLabel"><tr>
<td class="xdocLabelLeft"><tt><span class="xdoc-id-targ2dcl">C</span></tt> synopsis</td>
<td class="xdocLabelRight">target-domain</td>
</tr></table>
<div class="xdocSynTdcl">
<div class="xdocSynCode">
<tt></tt><tt></tt><span class="xdoc-kw2">Void</span>&nbsp;<span class="xdoc-id">Cache_wait</span>();
</div>
</div>
<div class="xdocSynSpacer">&nbsp;</div>
<span id="xdoc-sect-1"></span>
<div class="xdocSect">DETAILS</div>
<div class="xdocText">Wait for the cache wb/wbInv/inv operation to complete.  A cache
  operation is not truly complete until it has worked its way
  through all buffering and all memory writes have landed in the
  source memory.</div>
<div class="xdocText">Implementation for this API uses Data Synchronization Barrier (DSB)
  ARM instruction.</div>
<span id="xdoc-sect-2"></span>
<div class="xdocSect">SEE</div>
<div class="xdocText"><a class="xdoc-link" href="../../../../../ti/sysbios/hal/Cache.html#wait" title="ti.sysbios.hal.Cache.wait">ti.sysbios.hal.Cache.wait</a></div>
<div class="xdocSynSpacer">&nbsp;</div>
<a class="xdocAnchor" id="wb"></a>
<table class="xdocHdr"><tr>
<td class="xdocHdrTitle"><span class="xdoc-id">Cache_</span><span class="xdoc-id">wb</span>()&nbsp;&nbsp;<small><span class="xdocSynSum">//&nbsp;module-wide</span></small></td>
<td class="xdocHdrArrow">
<a class="xdocHdrLink" href="../../../../../ti/sysbios/family/arm/a9/Cache.html" title="module Cache"><img class="xdocHdrArrow" src="../../../../../Arrow_up.png"/></a></td>
</table>
<div class=xdocHdrIndex><a class=xdocHdrIndex title="right-click to capture" href="../../../../../index.html#ti/sysbios/family/arm/a9/Cache.html#wb">index URL</a></div>
<p class="xdocHdrSummaryDcl">Backend for <tt><a class="xdoc-link" href="../../../../../ti/sysbios/hal/Cache.html#wb" title="ti.sysbios.hal.Cache.wb">ti.sysbios.hal.Cache.wb()</a></tt></p>
<span id='targ-synop'></span>
<table class="xdocLabel"><tr>
<td class="xdocLabelLeft"><tt><span class="xdoc-id-targ2dcl">C</span></tt> synopsis</td>
<td class="xdocLabelRight">target-domain</td>
</tr></table>
<div class="xdocSynTdcl">
<div class="xdocSynCode">
<tt></tt><tt></tt><span class="xdoc-kw2">Void</span>&nbsp;<span class="xdoc-id">Cache_wb</span>(<span class="xdoc-kw2">Ptr</span>&nbsp;<span class="xdoc-id">blockPtr</span>, <span class="xdoc-kw2">SizeT</span>&nbsp;<span class="xdoc-id">byteCnt</span>, <span class="xdoc-kw2">Bits16</span>&nbsp;<span class="xdoc-id">type</span>, <span class="xdoc-kw2">Bool</span>&nbsp;<span class="xdoc-id">wait</span>);
</div>
</div>
<div class="xdocSynSpacer">&nbsp;</div>
<span id="xdoc-sect-1"></span>
<div class="xdocSect">ARGUMENTS</div>
<div class="xdocChild"><span class="xdocChildId">blockPtr</span>
<span class="xdocChildSum">&#151;&nbsp;start address of range to be invalidated</span>
</div>
<div class="xdocChild"><span class="xdocChildId">byteCnt</span>
<span class="xdocChildSum">&#151;&nbsp;number of bytes to be invalidated</span>
</div>
<div class="xdocChild"><span class="xdocChildId">type</span>
<span class="xdocChildSum">&#151;&nbsp;bit mask of Cache type</span>
</div>
<div class="xdocChild"><span class="xdocChildId">wait</span>
<span class="xdocChildSum">&#151;&nbsp;wait until the operation is completed</span>
</div>
<span id="xdoc-sect-2"></span>
<div class="xdocSect">DETAILS</div>
<div class="xdocText">Writes back the range of memory within the specified starting
  address and byte count.  The range of addresses operated on
  gets quantized to whole cache lines in each cache.  All lines
  within the range are left valid in the 'type' caches and the data
  within the range will be written back to the source memory.</div>
<span id="xdoc-sect-3"></span>
<div class="xdocSect">NOTE</div>
<div class="xdocText">This function ignores the 'type' argument and does a write-back
  on both L1 data and L2 caches.</div>
<span id="xdoc-sect-4"></span>
<div class="xdocSect">SEE</div>
<div class="xdocText"><a class="xdoc-link" href="../../../../../ti/sysbios/hal/Cache.html#wb" title="ti.sysbios.hal.Cache.wb">ti.sysbios.hal.Cache.wb</a></div>
<div class="xdocSynSpacer">&nbsp;</div>
<a class="xdocAnchor" id="wb.All"></a>
<table class="xdocHdr"><tr>
<td class="xdocHdrTitle"><span class="xdoc-id">Cache_</span><span class="xdoc-id">wbAll</span>()&nbsp;&nbsp;<small><span class="xdocSynSum">//&nbsp;module-wide</span></small></td>
<td class="xdocHdrArrow">
<a class="xdocHdrLink" href="../../../../../ti/sysbios/family/arm/a9/Cache.html" title="module Cache"><img class="xdocHdrArrow" src="../../../../../Arrow_up.png"/></a></td>
</table>
<div class=xdocHdrIndex><a class=xdocHdrIndex title="right-click to capture" href="../../../../../index.html#ti/sysbios/family/arm/a9/Cache.html#wb.All">index URL</a></div>
<p class="xdocHdrSummaryDcl">Write back all caches</p>
<span id='targ-synop'></span>
<table class="xdocLabel"><tr>
<td class="xdocLabelLeft"><tt><span class="xdoc-id-targ2dcl">C</span></tt> synopsis</td>
<td class="xdocLabelRight">target-domain</td>
</tr></table>
<div class="xdocSynTdcl">
<div class="xdocSynCode">
<tt></tt><tt></tt><span class="xdoc-kw2">Void</span>&nbsp;<span class="xdoc-id">Cache_wbAll</span>();
</div>
</div>
<div class="xdocSynSpacer">&nbsp;</div>
<span id="xdoc-sect-1"></span>
<div class="xdocSect">DETAILS</div>
<div class="xdocText">Perform a global write back.  There is no effect on program cache.
  All data cache lines are left valid.</div>
<div class="xdocSynSpacer">&nbsp;</div>
<a class="xdocAnchor" id="wb.Inv"></a>
<table class="xdocHdr"><tr>
<td class="xdocHdrTitle"><span class="xdoc-id">Cache_</span><span class="xdoc-id">wbInv</span>()&nbsp;&nbsp;<small><span class="xdocSynSum">//&nbsp;module-wide</span></small></td>
<td class="xdocHdrArrow">
<a class="xdocHdrLink" href="../../../../../ti/sysbios/family/arm/a9/Cache.html" title="module Cache"><img class="xdocHdrArrow" src="../../../../../Arrow_up.png"/></a></td>
</table>
<div class=xdocHdrIndex><a class=xdocHdrIndex title="right-click to capture" href="../../../../../index.html#ti/sysbios/family/arm/a9/Cache.html#wb.Inv">index URL</a></div>
<p class="xdocHdrSummaryDcl">Backend for <tt><a class="xdoc-link" href="../../../../../ti/sysbios/hal/Cache.html#wb.Inv" title="ti.sysbios.hal.Cache.wbInv">ti.sysbios.hal.Cache.wbInv()</a></tt></p>
<span id='targ-synop'></span>
<table class="xdocLabel"><tr>
<td class="xdocLabelLeft"><tt><span class="xdoc-id-targ2dcl">C</span></tt> synopsis</td>
<td class="xdocLabelRight">target-domain</td>
</tr></table>
<div class="xdocSynTdcl">
<div class="xdocSynCode">
<tt></tt><tt></tt><span class="xdoc-kw2">Void</span>&nbsp;<span class="xdoc-id">Cache_wbInv</span>(<span class="xdoc-kw2">Ptr</span>&nbsp;<span class="xdoc-id">blockPtr</span>, <span class="xdoc-kw2">SizeT</span>&nbsp;<span class="xdoc-id">byteCnt</span>, <span class="xdoc-kw2">Bits16</span>&nbsp;<span class="xdoc-id">type</span>, <span class="xdoc-kw2">Bool</span>&nbsp;<span class="xdoc-id">wait</span>);
</div>
</div>
<div class="xdocSynSpacer">&nbsp;</div>
<span id="xdoc-sect-1"></span>
<div class="xdocSect">ARGUMENTS</div>
<div class="xdocChild"><span class="xdocChildId">blockPtr</span>
<span class="xdocChildSum">&#151;&nbsp;start address of range to be invalidated</span>
</div>
<div class="xdocChild"><span class="xdocChildId">byteCnt</span>
<span class="xdocChildSum">&#151;&nbsp;number of bytes to be invalidated</span>
</div>
<div class="xdocChild"><span class="xdocChildId">type</span>
<span class="xdocChildSum">&#151;&nbsp;bit mask of Cache type</span>
</div>
<div class="xdocChild"><span class="xdocChildId">wait</span>
<span class="xdocChildSum">&#151;&nbsp;wait until the operation is completed</span>
</div>
<span id="xdoc-sect-2"></span>
<div class="xdocSect">NOTE</div>
<div class="xdocText">This function ignores the 'type' argument and does a write-back
  invalidate on both L1 data and L2 caches.</div>
<span id="xdoc-sect-3"></span>
<div class="xdocSect">SEE</div>
<div class="xdocText"><a class="xdoc-link" href="../../../../../ti/sysbios/hal/Cache.html#wb.Inv" title="ti.sysbios.hal.Cache.wbInv">ti.sysbios.hal.Cache.wbInv</a></div>
<div class="xdocSynSpacer">&nbsp;</div>
<a class="xdocAnchor" id="wb.Inv.All"></a>
<table class="xdocHdr"><tr>
<td class="xdocHdrTitle"><span class="xdoc-id">Cache_</span><span class="xdoc-id">wbInvAll</span>()&nbsp;&nbsp;<small><span class="xdocSynSum">//&nbsp;module-wide</span></small></td>
<td class="xdocHdrArrow">
<a class="xdocHdrLink" href="../../../../../ti/sysbios/family/arm/a9/Cache.html" title="module Cache"><img class="xdocHdrArrow" src="../../../../../Arrow_up.png"/></a></td>
</table>
<div class=xdocHdrIndex><a class=xdocHdrIndex title="right-click to capture" href="../../../../../index.html#ti/sysbios/family/arm/a9/Cache.html#wb.Inv.All">index URL</a></div>
<p class="xdocHdrSummaryDcl">Write back invalidate all caches</p>
<span id='targ-synop'></span>
<table class="xdocLabel"><tr>
<td class="xdocLabelLeft"><tt><span class="xdoc-id-targ2dcl">C</span></tt> synopsis</td>
<td class="xdocLabelRight">target-domain</td>
</tr></table>
<div class="xdocSynTdcl">
<div class="xdocSynCode">
<tt></tt><tt></tt><span class="xdoc-kw2">Void</span>&nbsp;<span class="xdoc-id">Cache_wbInvAll</span>();
</div>
</div>
<div class="xdocSynSpacer">&nbsp;</div>
<span id="xdoc-sect-1"></span>
<div class="xdocSect">DETAILS</div>
<div class="xdocText">Performs a global write back and invalidate.  All cache lines
  are written out to physical memory and then invalidated.</div>
<a class="xdocAnchor" id="module-wide_built-ins"></a>
<table class="xdocHdr"><tr>
<td class="xdocHdrTitle"><span class="xdocSynSum">Module-Wide Built-Ins</span></td>
<td class="xdocHdrArrow">
<a class="xdocHdrLink" href="../../../../../ti/sysbios/family/arm/a9/Cache.html" title="module Cache"><img class="xdocHdrArrow" src="../../../../../Arrow_up.png"/></a></td>
</table>
<div class=xdocHdrIndex><a class=xdocHdrIndex title="right-click to capture" href="../../../../../index.html#ti/sysbios/family/arm/a9/Cache.html#module-wide_built-ins">index URL</a></div>
<p class="xdocHdrSummary"></p>
<span id='targ-synop'></span>
<table class="xdocLabel"><tr>
<td class="xdocLabelLeft"><tt><span class="xdoc-id-targ2dcl">C</span></tt> synopsis</td>
<td class="xdocLabelRight">target-domain</td>
</tr></table>
<div class="xdocSynTdcl">
<div class="xdocSynCode">
<tt></tt><tt></tt><a class="xdoc-link" href="../../../../../xdc/runtime/Types.html#.Module.Id" title="xdc.runtime.Types.ModuleId">Types_ModuleId</a> <span class="xdoc-id">Cache_Module_id</span>();
</div>
<div class='xdocSynSum'><tt></tt><tt></tt>//&nbsp;Get this module's unique id</div>
<div class="xdocSynSpacer">&nbsp;</div>
<div class="xdocSynCode">
<tt></tt><tt></tt><span class="xdoc-kw2">Bool</span> <span class="xdoc-id">Cache_Module_startupDone</span>();
</div>
<div class='xdocSynSum'><tt></tt><tt></tt>//&nbsp;Test if this module has completed startup</div>
<div class="xdocSynSpacer">&nbsp;</div>
<div class="xdocSynCode">
<tt></tt><tt></tt><a class="xdoc-link" href="../../../../../xdc/runtime/IHeap.html#per-instance_object_types" title="xdc.runtime.IHeap.Handle">IHeap_Handle</a> <span class="xdoc-id">Cache_Module_heap</span>();
</div>
<div class='xdocSynSum'><tt></tt><tt></tt>//&nbsp;The heap from which this module allocates memory</div>
<div class="xdocSynSpacer">&nbsp;</div>
<div class="xdocSynCode">
<tt></tt><tt></tt><span class="xdoc-kw2">Bool</span> <span class="xdoc-id">Cache_Module_hasMask</span>();
</div>
<div class='xdocSynSum'><tt></tt><tt></tt>//&nbsp;Test whether this module has a diagnostics mask</div>
<div class="xdocSynSpacer">&nbsp;</div>
<div class="xdocSynCode">
<tt></tt><tt></tt><span class="xdoc-kw2">Bits16</span> <span class="xdoc-id">Cache_Module_getMask</span>();
</div>
<div class='xdocSynSum'><tt></tt><tt></tt>//&nbsp;Returns the diagnostics mask for this module</div>
<div class="xdocSynSpacer">&nbsp;</div>
<div class="xdocSynCode">
<tt></tt><tt></tt><span class="xdoc-kw2">Void</span> <span class="xdoc-id">Cache_Module_setMask</span>(<span class="xdoc-kw2">Bits16</span> <span class="xdoc-id">mask</span>);
</div>
<div class='xdocSynSum'><tt></tt><tt></tt>//&nbsp;Set the diagnostics mask for this module</div>
</div>
</div>
<div class="xdocSynSpacer">&nbsp;</div>
<span id='meta-synop'></span>
<table class="xdocLabel"><tr>
<td class="xdocLabelLeft"><tt><span class="xdoc-id-meta2"></span></tt>Configuration settings</td>
<td class="xdocLabelRight">sourced in <a class="xdocLink" href="../../../../../ti/sysbios/family/arm/a9/Cache-src.html"><span class="xdocLabelFile">ti/sysbios/family/arm/a9/Cache.xdc</span></a></td>
</tr></table>
<div class="xdocSynM">
<div class="xdocSynCode">
<tt></tt><span class="xdoc-kw1">var</span> Cache = <span class="xdoc-kw3">xdc.useModule</span>(<span class="xdoc-id">'ti.sysbios.family.arm.a9.Cache'</span>);
</div>
<div class='xdocSynHdr'>module-wide constants & types</div>

<div class="xdocSynCode">
<tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><tt></tt><span class="xdoc-kw1">const</span> <a class="xdocSynGo" href="#metasize.L1d.Cache.Line">Cache.<span class="xdoc-id">sizeL1dCacheLine</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;Size of L1 data cache Line</span></span></a> = 32;
</div>
<div class="xdocSynCode">
<tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><tt></tt><span class="xdoc-kw1">const</span> <a class="xdocSynGo" href="#metasize.L1p.Cache.Line">Cache.<span class="xdoc-id">sizeL1pCacheLine</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;Size of L1 program cache Line</span></span></a> = 32;
</div>
<div class="xdocSynCode">
<tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><tt></tt><span class="xdoc-kw1">const</span> <a class="xdocSynGo" href="#metasize.L2.Cache.Line">Cache.<span class="xdoc-id">sizeL2CacheLine</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;Size of L2 cache Line</span></span></a> = 32;
</div>
<div class="xdocSynSpacer">&nbsp;</div>
<div class="xdocSynCode">
<tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><tt></tt><i>values of type <a class="xdocSynGo" href="#meta.L2.Counter.Int.Type">Cache.<span class="xdoc-id">L2CounterIntType</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;Lists of bitmask for event counter interrupt generation types</span></span></a></i>
</div>
<div class="xdocSynCode">
<tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><span class="xdoc-kw1">const</span> <a class="xdocSynGo" href="#meta.L2.Counter.Int.Type">Cache.<span class="xdoc-id">L2CounterIntType_DISABLED</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;Disabled</span></span></a>;
</div>
<div class="xdocSynCode">
<tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><span class="xdoc-kw1">const</span> <a class="xdocSynGo" href="#meta.L2.Counter.Int.Type">Cache.<span class="xdoc-id">L2CounterIntType_INCREMENT</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;Interrupt generated on counter
                                        increment</span></span></a>;
</div>
<div class="xdocSynCode">
<tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><span class="xdoc-kw1">const</span> <a class="xdocSynGo" href="#meta.L2.Counter.Int.Type">Cache.<span class="xdoc-id">L2CounterIntType_OVERFLOW</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;Interrupt generated on counter
                                        overflow</span></span></a>;
</div>
<div class="xdocSynSpacer">&nbsp;</div>
<div class="xdocSynCode">
<tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><tt></tt><i>values of type <a class="xdocSynGo" href="#meta.L2.Event.Source">Cache.<span class="xdoc-id">L2EventSource</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;Lists of bitmask for event sources to the L2 Cache event counter</span></span></a></i>
</div>
<div class="xdocSynCode">
<tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><span class="xdoc-kw1">const</span> <a class="xdocSynGo" href="#meta.L2.Event.Source">Cache.<span class="xdoc-id">L2EventSource_DISABLED</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;Counter Disabled</span></span></a>;
</div>
<div class="xdocSynCode">
<tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><span class="xdoc-kw1">const</span> <a class="xdocSynGo" href="#meta.L2.Event.Source">Cache.<span class="xdoc-id">L2EventSource_CO</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;Eviction of a line from the L2 cache</span></span></a>;
</div>
<div class="xdocSynCode">
<tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><span class="xdoc-kw1">const</span> <a class="xdocSynGo" href="#meta.L2.Event.Source">Cache.<span class="xdoc-id">L2EventSource_DRHIT</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;Data read hit in the L2 cache</span></span></a>;
</div>
<div class="xdocSynCode">
<tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><span class="xdoc-kw1">const</span> <a class="xdocSynGo" href="#meta.L2.Event.Source">Cache.<span class="xdoc-id">L2EventSource_DRREQ</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;Data read lookup to the L2 cache.
                                         Results in a hit or miss</span></span></a>;
</div>
<div class="xdocSynCode">
<tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><span class="xdoc-kw1">const</span> <a class="xdocSynGo" href="#meta.L2.Event.Source">Cache.<span class="xdoc-id">L2EventSource_DWHIT</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;Data write hit in the L2 cache</span></span></a>;
</div>
<div class="xdocSynCode">
<tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><span class="xdoc-kw1">const</span> <a class="xdocSynGo" href="#meta.L2.Event.Source">Cache.<span class="xdoc-id">L2EventSource_DWREQ</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;Data write lookup to the L2 cache.
                                         Results in a hit or miss</span></span></a>;
</div>
<div class="xdocSynCode">
<tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><span class="xdoc-kw1">const</span> <a class="xdocSynGo" href="#meta.L2.Event.Source">Cache.<span class="xdoc-id">L2EventSource_DWTREQ</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;Data write lookup to L2 cache with
                                         Write-Through attribute. Results in
                                         a hit or miss</span></span></a>;
</div>
<div class="xdocSynCode">
<tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><span class="xdoc-kw1">const</span> <a class="xdocSynGo" href="#meta.L2.Event.Source">Cache.<span class="xdoc-id">L2EventSource_IRHIT</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;Instruction read hit in the L2 cache</span></span></a>;
</div>
<div class="xdocSynCode">
<tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><span class="xdoc-kw1">const</span> <a class="xdocSynGo" href="#meta.L2.Event.Source">Cache.<span class="xdoc-id">L2EventSource_IRREQ</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;Instruction read lookup to the L2
                                         cache. Results in a hit or miss</span></span></a>;
</div>
<div class="xdocSynCode">
<tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><span class="xdoc-kw1">const</span> <a class="xdocSynGo" href="#meta.L2.Event.Source">Cache.<span class="xdoc-id">L2EventSource_WA</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;Allocation into L2 cache caused by a
                                         write, with Write-Allocate attribute.
                                         Result of a cache miss</span></span></a>;
</div>
<div class="xdocSynCode">
<tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><span class="xdoc-kw1">const</span> <a class="xdocSynGo" href="#meta.L2.Event.Source">Cache.<span class="xdoc-id">L2EventSource_IPFALLOC</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;Allocation of a prefetch generated by
                                         L2 cache controller into L2 cache</span></span></a>;
</div>
<div class="xdocSynCode">
<tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><span class="xdoc-kw1">const</span> <a class="xdocSynGo" href="#meta.L2.Event.Source">Cache.<span class="xdoc-id">L2EventSource_EPFHIT</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;Prefetch hint hits in the L2 cache</span></span></a>;
</div>
<div class="xdocSynCode">
<tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><span class="xdoc-kw1">const</span> <a class="xdocSynGo" href="#meta.L2.Event.Source">Cache.<span class="xdoc-id">L2EventSource_EPFALLOC</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;Prefetch hint allocated into L2
                                         cache</span></span></a>;
</div>
<div class="xdocSynCode">
<tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><span class="xdoc-kw1">const</span> <a class="xdocSynGo" href="#meta.L2.Event.Source">Cache.<span class="xdoc-id">L2EventSource_SRRCVD</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;Speculative read received by slave
                                         port S0/1</span></span></a>;
</div>
<div class="xdocSynCode">
<tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><span class="xdoc-kw1">const</span> <a class="xdocSynGo" href="#meta.L2.Event.Source">Cache.<span class="xdoc-id">L2EventSource_SRCONF</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;Speculative read confirmed in slave
                                         port S0/1</span></span></a>;
</div>
<div class="xdocSynCode">
<tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><span class="xdoc-kw1">const</span> <a class="xdocSynGo" href="#meta.L2.Event.Source">Cache.<span class="xdoc-id">L2EventSource_EPFRCVD</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;Prefetch hint received by slave port
                                         S0/1</span></span></a>;
</div>
<div class="xdocSynSpacer">&nbsp;</div>
<div class="xdocSynCode">
<tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><tt></tt><i>values of type <a class="xdocSynGo" href="#meta.Type">Cache.<span class="xdoc-id">Type</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;Lists of bitmask cache types</span></span></a></i>
</div>
<div class="xdocSynCode">
<tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><span class="xdoc-kw1">const</span> <a class="xdocSynGo" href="#meta.Type">Cache.<span class="xdoc-id">Type_L1P</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;Level 1 Program cache</span></span></a>;
</div>
<div class="xdocSynCode">
<tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><span class="xdoc-kw1">const</span> <a class="xdocSynGo" href="#meta.Type">Cache.<span class="xdoc-id">Type_L1D</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;Level 1 Data cache</span></span></a>;
</div>
<div class="xdocSynCode">
<tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><span class="xdoc-kw1">const</span> <a class="xdocSynGo" href="#meta.Type">Cache.<span class="xdoc-id">Type_L1</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;Level 1 caches</span></span></a>;
</div>
<div class="xdocSynCode">
<tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><span class="xdoc-kw1">const</span> <a class="xdocSynGo" href="#meta.Type">Cache.<span class="xdoc-id">Type_L2P</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;Level 2 Program cache</span></span></a>;
</div>
<div class="xdocSynCode">
<tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><span class="xdoc-kw1">const</span> <a class="xdocSynGo" href="#meta.Type">Cache.<span class="xdoc-id">Type_L2D</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;Level 2 Data cache</span></span></a>;
</div>
<div class="xdocSynCode">
<tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><span class="xdoc-kw1">const</span> <a class="xdocSynGo" href="#meta.Type">Cache.<span class="xdoc-id">Type_L2</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;Level 2 caches</span></span></a>;
</div>
<div class="xdocSynCode">
<tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><span class="xdoc-kw1">const</span> <a class="xdocSynGo" href="#meta.Type">Cache.<span class="xdoc-id">Type_ALLP</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;All Program caches</span></span></a>;
</div>
<div class="xdocSynCode">
<tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><span class="xdoc-kw1">const</span> <a class="xdocSynGo" href="#meta.Type">Cache.<span class="xdoc-id">Type_ALLD</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;All Data caches</span></span></a>;
</div>
<div class="xdocSynCode">
<tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><span class="xdoc-kw1">const</span> <a class="xdocSynGo" href="#meta.Type">Cache.<span class="xdoc-id">Type_ALL</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;All caches</span></span></a>;
</div>
<div class="xdocSynSpacer">&nbsp;</div>
<div class="xdocSynCode">
<tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><tt></tt><span class="xdoc-kw1">var</span> <i>obj</i> = <span class="xdoc-kw1">new</span> <a class="xdocSynGo" href="#meta.L2.Controller.Regs">Cache.<span class="xdoc-id">L2ControllerRegs</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;PL310 L2 Cache controller registers. Symbol "Cache_l2ControllerRegs"
  is a physical device</span></span></a>;
</div>
<div class="xdocSynCode">
<tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><i>obj</i>.<a class="xdocSynGo" href="#meta.L2.Controller.Regs"><span class="xdoc-id">CACHEID</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;0x000 Cache Id Register</span></span></a> = <i><span class="xdoc-kw2">UInt32</span></i><b>&nbsp;&nbsp;...</b>
</div>
<div class="xdocSynCode">
<tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><i>obj</i>.<a class="xdocSynGo" href="#meta.L2.Controller.Regs"><span class="xdoc-id">CACHETYPE</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;0x004 Cache Type Register</span></span></a> = <i><span class="xdoc-kw2">UInt32</span></i><b>&nbsp;&nbsp;...</b>
</div>
<div class="xdocSynCode">
<tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><i>obj</i>.<a class="xdocSynGo" href="#meta.L2.Controller.Regs"><span class="xdoc-id">hole0</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;0x008-0x0FC</span></span></a> = <i><span class="xdoc-kw2">UInt32</span>[62]</i><b>&nbsp;&nbsp;...</b>
</div>
<div class="xdocSynCode">
<tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><i>obj</i>.<a class="xdocSynGo" href="#meta.L2.Controller.Regs"><span class="xdoc-id">CONTROL</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;0x100 Control Register</span></span></a> = <i><span class="xdoc-kw2">UInt32</span></i><b>&nbsp;&nbsp;...</b>
</div>
<div class="xdocSynCode">
<tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><i>obj</i>.<a class="xdocSynGo" href="#meta.L2.Controller.Regs"><span class="xdoc-id">AUXCONTROL</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;0x104 Auxiliary Control Register</span></span></a> = <i><span class="xdoc-kw2">UInt32</span></i><b>&nbsp;&nbsp;...</b>
</div>
<div class="xdocSynCode">
<tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><i>obj</i>.<a class="xdocSynGo" href="#meta.L2.Controller.Regs"><span class="xdoc-id">TAGRAMCONTROL</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;0x108 Tag RAM Latency Control Register</span></span></a> = <i><span class="xdoc-kw2">UInt32</span></i><b>&nbsp;&nbsp;...</b>
</div>
<div class="xdocSynCode">
<tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><i>obj</i>.<a class="xdocSynGo" href="#meta.L2.Controller.Regs"><span class="xdoc-id">DATARAMCONTROL</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;0x10C Data RAM Latency Control Register</span></span></a> = <i><span class="xdoc-kw2">UInt32</span></i><b>&nbsp;&nbsp;...</b>
</div>
<div class="xdocSynCode">
<tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><i>obj</i>.<a class="xdocSynGo" href="#meta.L2.Controller.Regs"><span class="xdoc-id">hole1</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;0x110-0x1FC</span></span></a> = <i><span class="xdoc-kw2">UInt32</span>[60]</i><b>&nbsp;&nbsp;...</b>
</div>
<div class="xdocSynCode">
<tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><i>obj</i>.<a class="xdocSynGo" href="#meta.L2.Controller.Regs"><span class="xdoc-id">EVCOUNTERCTRL</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;0x200 Event Counter Control Register</span></span></a> = <i><span class="xdoc-kw2">UInt32</span></i><b>&nbsp;&nbsp;...</b>
</div>
<div class="xdocSynCode">
<tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><i>obj</i>.<a class="xdocSynGo" href="#meta.L2.Controller.Regs"><span class="xdoc-id">EVCOUNTER1CFG</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;0x204 Event Counter1 Config Register</span></span></a> = <i><span class="xdoc-kw2">UInt32</span></i><b>&nbsp;&nbsp;...</b>
</div>
<div class="xdocSynCode">
<tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><i>obj</i>.<a class="xdocSynGo" href="#meta.L2.Controller.Regs"><span class="xdoc-id">EVCOUNTER0CFG</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;0x208 Event Counter0 Config Register</span></span></a> = <i><span class="xdoc-kw2">UInt32</span></i><b>&nbsp;&nbsp;...</b>
</div>
<div class="xdocSynCode">
<tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><i>obj</i>.<a class="xdocSynGo" href="#meta.L2.Controller.Regs"><span class="xdoc-id">EVCOUNTER1</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;0x20C Event Counter1 Value Register</span></span></a> = <i><span class="xdoc-kw2">UInt32</span></i><b>&nbsp;&nbsp;...</b>
</div>
<div class="xdocSynCode">
<tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><i>obj</i>.<a class="xdocSynGo" href="#meta.L2.Controller.Regs"><span class="xdoc-id">EVCOUNTER0</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;0x210 Event Counter0 Value Register</span></span></a> = <i><span class="xdoc-kw2">UInt32</span></i><b>&nbsp;&nbsp;...</b>
</div>
<div class="xdocSynCode">
<tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><i>obj</i>.<a class="xdocSynGo" href="#meta.L2.Controller.Regs"><span class="xdoc-id">INTMASK</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;0x214 Interrupt Mask Register</span></span></a> = <i><span class="xdoc-kw2">UInt32</span></i><b>&nbsp;&nbsp;...</b>
</div>
<div class="xdocSynCode">
<tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><i>obj</i>.<a class="xdocSynGo" href="#meta.L2.Controller.Regs"><span class="xdoc-id">INTMASKSTATUS</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;0x218 Interrupt Mask Status Register</span></span></a> = <i><span class="xdoc-kw2">UInt32</span></i><b>&nbsp;&nbsp;...</b>
</div>
<div class="xdocSynCode">
<tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><i>obj</i>.<a class="xdocSynGo" href="#meta.L2.Controller.Regs"><span class="xdoc-id">INTRAWSTATUS</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;0x21C Interrupt Raw Status Register</span></span></a> = <i><span class="xdoc-kw2">UInt32</span></i><b>&nbsp;&nbsp;...</b>
</div>
<div class="xdocSynCode">
<tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><i>obj</i>.<a class="xdocSynGo" href="#meta.L2.Controller.Regs"><span class="xdoc-id">INTCLEAR</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;0x220 Interrupt Clear Register</span></span></a> = <i><span class="xdoc-kw2">UInt32</span></i><b>&nbsp;&nbsp;...</b>
</div>
<div class="xdocSynCode">
<tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><i>obj</i>.<a class="xdocSynGo" href="#meta.L2.Controller.Regs"><span class="xdoc-id">hole2</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;0x224-0x72C</span></span></a> = <i><span class="xdoc-kw2">UInt32</span>[323]</i><b>&nbsp;&nbsp;...</b>
</div>
<div class="xdocSynCode">
<tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><i>obj</i>.<a class="xdocSynGo" href="#meta.L2.Controller.Regs"><span class="xdoc-id">CACHESYNC</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;0x730 Cache Sync Register</span></span></a> = <i><span class="xdoc-kw2">UInt32</span></i><b>&nbsp;&nbsp;...</b>
</div>
<div class="xdocSynCode">
<tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><i>obj</i>.<a class="xdocSynGo" href="#meta.L2.Controller.Regs"><span class="xdoc-id">hole3</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;0x734-0x76C</span></span></a> = <i><span class="xdoc-kw2">UInt32</span>[15]</i><b>&nbsp;&nbsp;...</b>
</div>
<div class="xdocSynCode">
<tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><i>obj</i>.<a class="xdocSynGo" href="#meta.L2.Controller.Regs"><span class="xdoc-id">INVPA</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;0x770 Invalidate By Physical Address</span></span></a> = <i><span class="xdoc-kw2">UInt32</span></i><b>&nbsp;&nbsp;...</b>
</div>
<div class="xdocSynCode">
<tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><i>obj</i>.<a class="xdocSynGo" href="#meta.L2.Controller.Regs"><span class="xdoc-id">hole4</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;0x774-0x778</span></span></a> = <i><span class="xdoc-kw2">UInt32</span>[2]</i><b>&nbsp;&nbsp;...</b>
</div>
<div class="xdocSynCode">
<tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><i>obj</i>.<a class="xdocSynGo" href="#meta.L2.Controller.Regs"><span class="xdoc-id">INVWAY</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;0x77C Invalidate By Way Number</span></span></a> = <i><span class="xdoc-kw2">UInt32</span></i><b>&nbsp;&nbsp;...</b>
</div>
<div class="xdocSynCode">
<tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><i>obj</i>.<a class="xdocSynGo" href="#meta.L2.Controller.Regs"><span class="xdoc-id">hole5</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;0x780-0x7AC</span></span></a> = <i><span class="xdoc-kw2">UInt32</span>[12]</i><b>&nbsp;&nbsp;...</b>
</div>
<div class="xdocSynCode">
<tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><i>obj</i>.<a class="xdocSynGo" href="#meta.L2.Controller.Regs"><span class="xdoc-id">CLEANPA</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;0x7B0 Clean By Physical Address</span></span></a> = <i><span class="xdoc-kw2">UInt32</span></i><b>&nbsp;&nbsp;...</b>
</div>
<div class="xdocSynCode">
<tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><i>obj</i>.<a class="xdocSynGo" href="#meta.L2.Controller.Regs"><span class="xdoc-id">hole6</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;0x7B4</span></span></a> = <i><span class="xdoc-kw2">UInt32</span>[1]</i><b>&nbsp;&nbsp;...</b>
</div>
<div class="xdocSynCode">
<tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><i>obj</i>.<a class="xdocSynGo" href="#meta.L2.Controller.Regs"><span class="xdoc-id">CLEANINDEX</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;0x7B8 Clean by Set or Way</span></span></a> = <i><span class="xdoc-kw2">UInt32</span></i><b>&nbsp;&nbsp;...</b>
</div>
<div class="xdocSynCode">
<tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><i>obj</i>.<a class="xdocSynGo" href="#meta.L2.Controller.Regs"><span class="xdoc-id">CLEANWAY</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;0x7BC Clean by Way</span></span></a> = <i><span class="xdoc-kw2">UInt32</span></i><b>&nbsp;&nbsp;...</b>
</div>
<div class="xdocSynCode">
<tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><i>obj</i>.<a class="xdocSynGo" href="#meta.L2.Controller.Regs"><span class="xdoc-id">hole7</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;0x7C0-0x7EC</span></span></a> = <i><span class="xdoc-kw2">UInt32</span>[12]</i><b>&nbsp;&nbsp;...</b>
</div>
<div class="xdocSynCode">
<tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><i>obj</i>.<a class="xdocSynGo" href="#meta.L2.Controller.Regs"><span class="xdoc-id">CLEANINVPA</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;0x7F0 Clean &amp; Invalidate by Phy Address</span></span></a> = <i><span class="xdoc-kw2">UInt32</span></i><b>&nbsp;&nbsp;...</b>
</div>
<div class="xdocSynCode">
<tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><i>obj</i>.<a class="xdocSynGo" href="#meta.L2.Controller.Regs"><span class="xdoc-id">hole8</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;0x7F4</span></span></a> = <i><span class="xdoc-kw2">UInt32</span>[1]</i><b>&nbsp;&nbsp;...</b>
</div>
<div class="xdocSynCode">
<tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><i>obj</i>.<a class="xdocSynGo" href="#meta.L2.Controller.Regs"><span class="xdoc-id">CLEANINVINDEX</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;0x7F8 Clean &amp; Invalidate By Set or Way</span></span></a> = <i><span class="xdoc-kw2">UInt32</span></i><b>&nbsp;&nbsp;...</b>
</div>
<div class="xdocSynCode">
<tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><i>obj</i>.<a class="xdocSynGo" href="#meta.L2.Controller.Regs"><span class="xdoc-id">CLEANINVWAY</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;0x7FC Clean &amp; Invalidate By Way</span></span></a> = <i><span class="xdoc-kw2">UInt32</span></i><b>&nbsp;&nbsp;...</b>
</div>
<div class="xdocSynCode">
<tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><i>obj</i>.<a class="xdocSynGo" href="#meta.L2.Controller.Regs"><span class="xdoc-id">hole9</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;0x800-0x8FC</span></span></a> = <i><span class="xdoc-kw2">UInt32</span>[64]</i><b>&nbsp;&nbsp;...</b>
</div>
<div class="xdocSynCode">
<tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><i>obj</i>.<a class="xdocSynGo" href="#meta.L2.Controller.Regs"><span class="xdoc-id">LOCKDOWN</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;0x900-0x93C D &amp; I Cache Lockdown regs</span></span></a> = <i><span class="xdoc-kw2">UInt32</span>[16]</i><b>&nbsp;&nbsp;...</b>
</div>
<div class="xdocSynCode">
<tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><i>obj</i>.<a class="xdocSynGo" href="#meta.L2.Controller.Regs"><span class="xdoc-id">hole10</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;0x940-0x94C</span></span></a> = <i><span class="xdoc-kw2">UInt32</span>[4]</i><b>&nbsp;&nbsp;...</b>
</div>
<div class="xdocSynCode">
<tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><i>obj</i>.<a class="xdocSynGo" href="#meta.L2.Controller.Regs"><span class="xdoc-id">LOCKLINEEN</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;0x950 Lock Line Enable</span></span></a> = <i><span class="xdoc-kw2">UInt32</span></i><b>&nbsp;&nbsp;...</b>
</div>
<div class="xdocSynCode">
<tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><i>obj</i>.<a class="xdocSynGo" href="#meta.L2.Controller.Regs"><span class="xdoc-id">UNLOCKWAY</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;0x954 Unlock Way</span></span></a> = <i><span class="xdoc-kw2">UInt32</span></i><b>&nbsp;&nbsp;...</b>
</div>
<div class="xdocSynCode">
<tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><i>obj</i>.<a class="xdocSynGo" href="#meta.L2.Controller.Regs"><span class="xdoc-id">hole11</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;0x958-0xBFC</span></span></a> = <i><span class="xdoc-kw2">UInt32</span>[170]</i><b>&nbsp;&nbsp;...</b>
</div>
<div class="xdocSynCode">
<tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><i>obj</i>.<a class="xdocSynGo" href="#meta.L2.Controller.Regs"><span class="xdoc-id">ADDRFILTERSTART</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;0xC00 Address Filtering Start</span></span></a> = <i><span class="xdoc-kw2">UInt32</span></i><b>&nbsp;&nbsp;...</b>
</div>
<div class="xdocSynCode">
<tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><i>obj</i>.<a class="xdocSynGo" href="#meta.L2.Controller.Regs"><span class="xdoc-id">ADDRFILTEREND</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;0xC04 Address Filtering End</span></span></a> = <i><span class="xdoc-kw2">UInt32</span></i><b>&nbsp;&nbsp;...</b>
</div>
<div class="xdocSynCode">
<tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><i>obj</i>.<a class="xdocSynGo" href="#meta.L2.Controller.Regs"><span class="xdoc-id">hole12</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;0xC08-0xF3C</span></span></a> = <i><span class="xdoc-kw2">UInt32</span>[206]</i><b>&nbsp;&nbsp;...</b>
</div>
<div class="xdocSynCode">
<tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><i>obj</i>.<a class="xdocSynGo" href="#meta.L2.Controller.Regs"><span class="xdoc-id">DEBUGCTRL</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;0xF40 Debug Register</span></span></a> = <i><span class="xdoc-kw2">UInt32</span></i><b>&nbsp;&nbsp;...</b>
</div>
<div class="xdocSynCode">
<tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><i>obj</i>.<a class="xdocSynGo" href="#meta.L2.Controller.Regs"><span class="xdoc-id">hole13</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;0xF44-0xF5C</span></span></a> = <i><span class="xdoc-kw2">UInt32</span>[7]</i><b>&nbsp;&nbsp;...</b>
</div>
<div class="xdocSynCode">
<tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><i>obj</i>.<a class="xdocSynGo" href="#meta.L2.Controller.Regs"><span class="xdoc-id">PREFETCHCTRL</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;0xF60 Prefetch Control Register</span></span></a> = <i><span class="xdoc-kw2">UInt32</span></i><b>&nbsp;&nbsp;...</b>
</div>
<div class="xdocSynCode">
<tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><i>obj</i>.<a class="xdocSynGo" href="#meta.L2.Controller.Regs"><span class="xdoc-id">hole14</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;0xF64-0xF7C</span></span></a> = <i><span class="xdoc-kw2">UInt32</span>[7]</i><b>&nbsp;&nbsp;...</b>
</div>
<div class="xdocSynCode">
<tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><i>obj</i>.<a class="xdocSynGo" href="#meta.L2.Controller.Regs"><span class="xdoc-id">POWERCTRL</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;0xF80 Power Control Register</span></span></a> = <i><span class="xdoc-kw2">UInt32</span></i><b>&nbsp;&nbsp;...</b>
</div>
<div class='xdocSynHdr'>module-wide config parameters</div>

<div class="xdocSynCode">
<tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><tt></tt><a class="xdocSynGo" href="#meta.A_bad.Block.Length">Cache.<span class="xdoc-id">A_badBlockLength</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;Asserted in Cache_lock (see <span class="xdoc-link" href="Cache.html#lock" title="lock">Cache_lock</span> for more info)</span></span></a> = <i><a class="xdoc-link" href="../../../../../xdc/runtime/Assert.html#.Desc" title="xdc.runtime.Assert.Desc">Assert.Desc</a></i> {
</div>
<div class="xdocSynCode">
<tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>msg: "A_badBlockLength: Block length too large. Must be &lt;= L2 way size."
</div>
<div class="xdocSynCode">
<tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><tt></tt>};
</div>
<div class="xdocSynCode">
<tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><tt></tt><a class="xdocSynGo" href="#meta.A_bad.Inv.Call.With.L2.En">Cache.<span class="xdoc-id">A_badInvCallWithL2En</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;Assert raised when Cache invalidate called with L2 enabled</span></span></a> = <i><a class="xdoc-link" href="../../../../../xdc/runtime/Assert.html#.Desc" title="xdc.runtime.Assert.Desc">Assert.Desc</a></i> {
</div>
<div class="xdocSynCode">
<tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>msg: "A_badInvCallWithL2En: Cannot call cache Invalidate with L2 cache enabled."
</div>
<div class="xdocSynCode">
<tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><tt></tt>};
</div>
<div class="xdocSynCode">
<tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><tt></tt><a class="xdocSynGo" href="#meta.A_bad.L2.Cache.Operation">Cache.<span class="xdoc-id">A_badL2CacheOperation</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;Assert raised when attempting to perform a L2 Cache maintenance
  operation with L2 configured as SRAM memory</span></span></a> = <i><a class="xdoc-link" href="../../../../../xdc/runtime/Assert.html#.Desc" title="xdc.runtime.Assert.Desc">Assert.Desc</a></i> {
</div>
<div class="xdocSynCode">
<tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>msg: "A_badL2CacheOperation: Cannot perform L2 Cache maintenance when L2 configured as SRAM."
</div>
<div class="xdocSynCode">
<tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><tt></tt>};
</div>
<div class="xdocSynCode">
<tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><tt></tt><a class="xdocSynGo" href="#meta.A_block.Crosses.Page">Cache.<span class="xdoc-id">A_blockCrossesPage</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;Asserted in Cache_lock (see <span class="xdoc-link" href="Cache.html#lock" title="lock">Cache_lock</span> for more info)</span></span></a> = <i><a class="xdoc-link" href="../../../../../xdc/runtime/Assert.html#.Desc" title="xdc.runtime.Assert.Desc">Assert.Desc</a></i> {
</div>
<div class="xdocSynCode">
<tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>msg: "A_blockCrossesPage: Memory block crosses L2 way page boundary."
</div>
<div class="xdocSynCode">
<tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><tt></tt>};
</div>
<div class="xdocSynCode">
<tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><tt></tt><a class="xdocSynGo" href="#meta.A_invalid.L2.Counter.Id">Cache.<span class="xdoc-id">A_invalidL2CounterId</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;Assert raised when invalid counter id passed to L2 cache event counter
  APIs</span></span></a> = <i><a class="xdoc-link" href="../../../../../xdc/runtime/Assert.html#.Desc" title="xdc.runtime.Assert.Desc">Assert.Desc</a></i> {
</div>
<div class="xdocSynCode">
<tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>msg: "A_invalidL2CounterId: Invalid L2 cache event counter Id passed."
</div>
<div class="xdocSynCode">
<tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><tt></tt>};
</div>
<div class="xdocSynCode">
<tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><tt></tt><a class="xdocSynGo" href="#meta.A_l1.Prefetch.Api.Not.Supported">Cache.<span class="xdoc-id">A_l1PrefetchApiNotSupported</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;Assert raised when an unsupported API is called</span></span></a> = <i><a class="xdoc-link" href="../../../../../xdc/runtime/Assert.html#.Desc" title="xdc.runtime.Assert.Desc">Assert.Desc</a></i> {
</div>
<div class="xdocSynCode">
<tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>msg: "A_l1PrefetchApiNotSupported: Cache_enableL1Prefetch()/Cache_disableL1Prefetch() APIs not supported on this device."
</div>
<div class="xdocSynCode">
<tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><tt></tt>};
</div>
<div class="xdocSynCode">
<tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><tt></tt><a class="xdocSynGo" href="#meta.A_no.Non.Secure.Interrupt.Access">Cache.<span class="xdoc-id">A_noNonSecureInterruptAccess</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;Assert raised when enableL2CacheInterruot is set to true, but interrupt
  control through non-secure access is not allowed</span></span></a> = <i><a class="xdoc-link" href="../../../../../xdc/runtime/Assert.html#.Desc" title="xdc.runtime.Assert.Desc">Assert.Desc</a></i> {
</div>
<div class="xdocSynCode">
<tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>msg: "A_noNonSecureInterruptAccess: Non-secure interrupt access control disabled."
</div>
<div class="xdocSynCode">
<tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><tt></tt>};
</div>
<div class="xdocSynCode">
<tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><tt></tt><a class="xdocSynGo" href="#meta.A_no.Non.Secure.Lockdown">Cache.<span class="xdoc-id">A_noNonSecureLockdown</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;Assert raised when Cache_lock() called but non-secure lockdown is not
  enabled</span></span></a> = <i><a class="xdoc-link" href="../../../../../xdc/runtime/Assert.html#.Desc" title="xdc.runtime.Assert.Desc">Assert.Desc</a></i> {
</div>
<div class="xdocSynCode">
<tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>msg: "A_noNonSecureLockdown: Non-secure lockdown is not enabled."
</div>
<div class="xdocSynCode">
<tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><tt></tt>};
</div>
<div class="xdocSynCode">
<tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><tt></tt><a class="xdocSynGo" href="#metabranch.Prediction.Enabled">Cache.<span class="xdoc-id">branchPredictionEnabled</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;Enable Branch Prediction at startup, default is true</span></span></a> = <i><span class="xdoc-kw2">Bool</span></i> <span class="xdoc-kw2">true</span>;
</div>
<div class="xdocSynCode">
<tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><tt></tt><a class="xdocSynGo" href="#metaconfigure.L2.Sram">Cache.<span class="xdoc-id">configureL2Sram</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;Configure L2 as cache or SRAM memory</span></span></a> = <i><span class="xdoc-kw2">Bool</span></i> <span class="xdoc-kw2">false</span>;
</div>
<div class="xdocSynCode">
<tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><tt></tt><a class="xdocSynGo" href="#metaenable.Cache">Cache.<span class="xdoc-id">enableCache</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;Enable L1 and L2 data and program caches</span></span></a> = <i><span class="xdoc-kw2">Bool</span></i> <span class="xdoc-kw2">true</span>;
</div>
<div class="xdocSynCode">
<tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><tt></tt><a class="xdocSynGo" href="#metaenable.L2.Interrupt">Cache.<span class="xdoc-id">enableL2Interrupt</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;This flag controls whether L2 Cache Controller interrupt is enabled.
  (default is true)</span></span></a> = <i><span class="xdoc-kw2">Bool</span></i> <span class="xdoc-kw2">true</span>;
</div>
<div class="xdocSynCode">
<tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><tt></tt><a class="xdocSynGo" href="#metal2.Data.Prefetch.Enable">Cache.<span class="xdoc-id">l2DataPrefetchEnable</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;Enable L2 Data prefetching</span></span></a> = <i><span class="xdoc-kw2">Bool</span></i> <span class="xdoc-kw2">true</span>;
</div>
<div class="xdocSynCode">
<tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><tt></tt><a class="xdocSynGo" href="#metal2.Double.Linefill.Enable">Cache.<span class="xdoc-id">l2DoubleLinefillEnable</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;Enable L2 Double Linefill</span></span></a> = <i><span class="xdoc-kw2">Bool</span></i> <span class="xdoc-kw2">true</span>;
</div>
<div class="xdocSynCode">
<tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><tt></tt><a class="xdocSynGo" href="#metal2.Incr.Double.Linefill.Enable">Cache.<span class="xdoc-id">l2IncrDoubleLinefillEnable</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;Enable L2 Double Linefill on Incrementing reads</span></span></a> = <i><span class="xdoc-kw2">Bool</span></i> <span class="xdoc-kw2">false</span>;
</div>
<div class="xdocSynCode">
<tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><tt></tt><a class="xdocSynGo" href="#metal2.Instruction.Prefetch.Enable">Cache.<span class="xdoc-id">l2InstructionPrefetchEnable</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;Enable L2 Instruction prefetching</span></span></a> = <i><span class="xdoc-kw2">Bool</span></i> <span class="xdoc-kw2">true</span>;
</div>
<div class="xdocSynCode">
<tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><tt></tt><a class="xdocSynGo" href="#metal2.Interrupt.Func">Cache.<span class="xdoc-id">l2InterruptFunc</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;Function called when a L2 cache Interrupt occurs</span></span></a> = <i><span class="xdoc-kw2">Void</span>(*)(<span class="xdoc-kw2">UArg</span>)</i> <span class="xdoc-kw2">null</span>;
</div>
<div class="xdocSynCode">
<tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><tt></tt><a class="xdocSynGo" href="#metal2.Interrupt.Mask">Cache.<span class="xdoc-id">l2InterruptMask</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;L2 cache Interrupt mask</span></span></a> = <i><span class="xdoc-kw2">UInt32</span></i> 0x1FF;
</div>
<div class="xdocSynCode">
<tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><tt></tt><a class="xdocSynGo" href="#metal2.Prefetch.Drop.Enable">Cache.<span class="xdoc-id">l2PrefetchDropEnable</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;Enable L2 prefetch drop</span></span></a> = <i><span class="xdoc-kw2">Bool</span></i> <span class="xdoc-kw2">false</span>;
</div>
<div class="xdocSynCode">
<tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><tt></tt><a class="xdocSynGo" href="#metal2.Prefetch.Offset">Cache.<span class="xdoc-id">l2PrefetchOffset</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;Prefetch offset for subsequent cache line prefetches</span></span></a> = <i><span class="xdoc-kw2">UInt8</span></i> 0;
</div>
<div class="xdocSynCode">
<tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><tt></tt><a class="xdocSynGo" href="#metal2.Wrap.Double.Linefill.Enable">Cache.<span class="xdoc-id">l2WrapDoubleLinefillEnable</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;Enable L2 Double Linefill on Wrapping reads</span></span></a> = <i><span class="xdoc-kw2">Bool</span></i> <span class="xdoc-kw2">false</span>;
</div>
<div class="xdocSynCode">
<tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><tt></tt><a class="xdocSynGo" href="#metaunlock.L2.Cache">Cache.<span class="xdoc-id">unlockL2Cache</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;Unlock all L2 cache ways at startup, default is true</span></span></a> = <i><span class="xdoc-kw2">Bool</span></i> <span class="xdoc-kw2">true</span>;
</div>
<div class="xdocSynSpacer">&nbsp;</div>
<div class="xdocSynCode">
<tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><tt></tt><a class="xdocSynGo" href="#common$">Cache.<span class="xdoc-id">common$</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;Common module configuration parameters</span></span></a> = <i><a class="xdoc-link" href="../../../../../xdc/runtime/Types.html#.Common$" title="xdc.runtime.Types.Common$">Types.Common$</a></i> <span class="xdoc-kw2">undefined</span>;
</div>
<div class="xdocSynSpacer">&nbsp;</div>
</div>
<div id="xdocSep">
</div>
<div id="xdocMetaElems">
<div class="xdocSynSpacer">&nbsp;</div>
<a class="xdocAnchor" id="metasize.L1d.Cache.Line"></a>
<table class="xdocHdr"><tr>
<td class="xdocHdrTitle"><span class="xdoc-kw1">const</span> <span class="xdoc-id">Cache.</span><span class="xdoc-id">sizeL1dCacheLine</span></td>
<td class="xdocHdrArrow">
<a class="xdocHdrLink" href="../../../../../ti/sysbios/family/arm/a9/Cache.html" title="module Cache"><img class="xdocHdrArrow" src="../../../../../Arrow_up.png"/></a></td>
</table>
<div class=xdocHdrIndex><a class=xdocHdrIndex title="right-click to capture" href="../../../../../index.html#ti/sysbios/family/arm/a9/Cache.html#size.L1d.Cache.Line">index URL</a></div>
<p class="xdocHdrSummaryDcl">Size of L1 data cache Line</p>
<span id='meta-synop'></span>
<table class="xdocLabel"><tr>
<td class="xdocLabelLeft"><tt><span class="xdoc-id-meta2dcl"></span></tt>Configuration settings</td>
<td class="xdocLabelRight"></td>
</tr></table>
<div class="xdocSynMdcl">
<div class="xdocSynCode">
<tt></tt><tt></tt><span class="xdoc-kw1">const</span> Cache.<span class="xdoc-id">sizeL1dCacheLine</span> = 32;
</div>
</div>
<div class="xdocSynSpacer">&nbsp;</div>
<div class="xdocSect">C SYNOPSIS</div>
<div class="xdocText"><a class="xdoc-link" href="#size.L1d.Cache.Line" title="Cache_sizeL1dCacheLine">Cache_sizeL1dCacheLine</a></div>
<div class="xdocSynSpacer">&nbsp;</div>
<a class="xdocAnchor" id="metasize.L1p.Cache.Line"></a>
<table class="xdocHdr"><tr>
<td class="xdocHdrTitle"><span class="xdoc-kw1">const</span> <span class="xdoc-id">Cache.</span><span class="xdoc-id">sizeL1pCacheLine</span></td>
<td class="xdocHdrArrow">
<a class="xdocHdrLink" href="../../../../../ti/sysbios/family/arm/a9/Cache.html" title="module Cache"><img class="xdocHdrArrow" src="../../../../../Arrow_up.png"/></a></td>
</table>
<div class=xdocHdrIndex><a class=xdocHdrIndex title="right-click to capture" href="../../../../../index.html#ti/sysbios/family/arm/a9/Cache.html#size.L1p.Cache.Line">index URL</a></div>
<p class="xdocHdrSummaryDcl">Size of L1 program cache Line</p>
<span id='meta-synop'></span>
<table class="xdocLabel"><tr>
<td class="xdocLabelLeft"><tt><span class="xdoc-id-meta2dcl"></span></tt>Configuration settings</td>
<td class="xdocLabelRight"></td>
</tr></table>
<div class="xdocSynMdcl">
<div class="xdocSynCode">
<tt></tt><tt></tt><span class="xdoc-kw1">const</span> Cache.<span class="xdoc-id">sizeL1pCacheLine</span> = 32;
</div>
</div>
<div class="xdocSynSpacer">&nbsp;</div>
<div class="xdocSect">C SYNOPSIS</div>
<div class="xdocText"><a class="xdoc-link" href="#size.L1p.Cache.Line" title="Cache_sizeL1pCacheLine">Cache_sizeL1pCacheLine</a></div>
<div class="xdocSynSpacer">&nbsp;</div>
<a class="xdocAnchor" id="metasize.L2.Cache.Line"></a>
<table class="xdocHdr"><tr>
<td class="xdocHdrTitle"><span class="xdoc-kw1">const</span> <span class="xdoc-id">Cache.</span><span class="xdoc-id">sizeL2CacheLine</span></td>
<td class="xdocHdrArrow">
<a class="xdocHdrLink" href="../../../../../ti/sysbios/family/arm/a9/Cache.html" title="module Cache"><img class="xdocHdrArrow" src="../../../../../Arrow_up.png"/></a></td>
</table>
<div class=xdocHdrIndex><a class=xdocHdrIndex title="right-click to capture" href="../../../../../index.html#ti/sysbios/family/arm/a9/Cache.html#size.L2.Cache.Line">index URL</a></div>
<p class="xdocHdrSummaryDcl">Size of L2 cache Line</p>
<span id='meta-synop'></span>
<table class="xdocLabel"><tr>
<td class="xdocLabelLeft"><tt><span class="xdoc-id-meta2dcl"></span></tt>Configuration settings</td>
<td class="xdocLabelRight"></td>
</tr></table>
<div class="xdocSynMdcl">
<div class="xdocSynCode">
<tt></tt><tt></tt><span class="xdoc-kw1">const</span> Cache.<span class="xdoc-id">sizeL2CacheLine</span> = 32;
</div>
</div>
<div class="xdocSynSpacer">&nbsp;</div>
<div class="xdocSect">C SYNOPSIS</div>
<div class="xdocText"><a class="xdoc-link" href="#size.L2.Cache.Line" title="Cache_sizeL2CacheLine">Cache_sizeL2CacheLine</a></div>
<div class="xdocSynSpacer">&nbsp;</div>
<a class="xdocAnchor" id="meta.L2.Counter.Int.Type"></a>
<a class="xdocAnchor" id=".L2.Counter.Int.Type_.D.I.S.A.B.L.E.D"></a>
<a class="xdocAnchor" id=".L2.Counter.Int.Type_.I.N.C.R.E.M.E.N.T"></a>
<a class="xdocAnchor" id=".L2.Counter.Int.Type_.O.V.E.R.F.L.O.W"></a>
<table class="xdocHdr"><tr>
<td class="xdocHdrTitle"><span class="xdoc-kw1">enum</span> <span class="xdoc-id">Cache.</span><span class="xdoc-id">L2CounterIntType</span></td>
<td class="xdocHdrArrow">
<a class="xdocHdrLink" href="../../../../../ti/sysbios/family/arm/a9/Cache.html" title="module Cache"><img class="xdocHdrArrow" src="../../../../../Arrow_up.png"/></a></td>
</table>
<div class=xdocHdrIndex><a class=xdocHdrIndex title="right-click to capture" href="../../../../../index.html#ti/sysbios/family/arm/a9/Cache.html#.L2.Counter.Int.Type">index URL</a></div>
<p class="xdocHdrSummaryDcl">Lists of bitmask for event counter interrupt generation types</p>
<span id='meta-synop'></span>
<table class="xdocLabel"><tr>
<td class="xdocLabelLeft"><tt><span class="xdoc-id-meta2dcl"></span></tt>Configuration settings</td>
<td class="xdocLabelRight"></td>
</tr></table>
<div class="xdocSynMdcl">
<div class="xdocSynCode">
<tt></tt><tt></tt><i>values of type Cache.<span class="xdoc-id">L2CounterIntType</span></i>
</div>
<div class="xdocSynCode">
<tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><span class="xdoc-kw1">const</span> Cache.<span class="xdoc-id">L2CounterIntType_DISABLED</span>;
</div>
<div class='xdocSynSum'><tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>//&nbsp;Disabled</div>
<div class="xdocSynCode">
<tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><span class="xdoc-kw1">const</span> Cache.<span class="xdoc-id">L2CounterIntType_INCREMENT</span>;
</div>
<div class='xdocSynSum'><tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>//&nbsp;Interrupt generated on counter
                                        increment</div>
<div class="xdocSynCode">
<tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><span class="xdoc-kw1">const</span> Cache.<span class="xdoc-id">L2CounterIntType_OVERFLOW</span>;
</div>
<div class='xdocSynSum'><tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>//&nbsp;Interrupt generated on counter
                                        overflow</div>
</div>
<div class="xdocSynSpacer">&nbsp;</div>
<div class="xdocSect">C SYNOPSIS</div>
<div class="xdocText"><a class="xdoc-link" href="#.L2.Counter.Int.Type" title="Cache_L2CounterIntType">Cache_L2CounterIntType</a></div>
<div class="xdocSynSpacer">&nbsp;</div>
<a class="xdocAnchor" id="meta.L2.Event.Source"></a>
<a class="xdocAnchor" id=".L2.Event.Source_.D.I.S.A.B.L.E.D"></a>
<a class="xdocAnchor" id=".L2.Event.Source_.C.O"></a>
<a class="xdocAnchor" id=".L2.Event.Source_.D.R.H.I.T"></a>
<a class="xdocAnchor" id=".L2.Event.Source_.D.R.R.E.Q"></a>
<a class="xdocAnchor" id=".L2.Event.Source_.D.W.H.I.T"></a>
<a class="xdocAnchor" id=".L2.Event.Source_.D.W.R.E.Q"></a>
<a class="xdocAnchor" id=".L2.Event.Source_.D.W.T.R.E.Q"></a>
<a class="xdocAnchor" id=".L2.Event.Source_.I.R.H.I.T"></a>
<a class="xdocAnchor" id=".L2.Event.Source_.I.R.R.E.Q"></a>
<a class="xdocAnchor" id=".L2.Event.Source_.W.A"></a>
<a class="xdocAnchor" id=".L2.Event.Source_.I.P.F.A.L.L.O.C"></a>
<a class="xdocAnchor" id=".L2.Event.Source_.E.P.F.H.I.T"></a>
<a class="xdocAnchor" id=".L2.Event.Source_.E.P.F.A.L.L.O.C"></a>
<a class="xdocAnchor" id=".L2.Event.Source_.S.R.R.C.V.D"></a>
<a class="xdocAnchor" id=".L2.Event.Source_.S.R.C.O.N.F"></a>
<a class="xdocAnchor" id=".L2.Event.Source_.E.P.F.R.C.V.D"></a>
<table class="xdocHdr"><tr>
<td class="xdocHdrTitle"><span class="xdoc-kw1">enum</span> <span class="xdoc-id">Cache.</span><span class="xdoc-id">L2EventSource</span></td>
<td class="xdocHdrArrow">
<a class="xdocHdrLink" href="../../../../../ti/sysbios/family/arm/a9/Cache.html" title="module Cache"><img class="xdocHdrArrow" src="../../../../../Arrow_up.png"/></a></td>
</table>
<div class=xdocHdrIndex><a class=xdocHdrIndex title="right-click to capture" href="../../../../../index.html#ti/sysbios/family/arm/a9/Cache.html#.L2.Event.Source">index URL</a></div>
<p class="xdocHdrSummaryDcl">Lists of bitmask for event sources to the L2 Cache event counter</p>
<span id='meta-synop'></span>
<table class="xdocLabel"><tr>
<td class="xdocLabelLeft"><tt><span class="xdoc-id-meta2dcl"></span></tt>Configuration settings</td>
<td class="xdocLabelRight"></td>
</tr></table>
<div class="xdocSynMdcl">
<div class="xdocSynCode">
<tt></tt><tt></tt><i>values of type Cache.<span class="xdoc-id">L2EventSource</span></i>
</div>
<div class="xdocSynCode">
<tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><span class="xdoc-kw1">const</span> Cache.<span class="xdoc-id">L2EventSource_DISABLED</span>;
</div>
<div class='xdocSynSum'><tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>//&nbsp;Counter Disabled</div>
<div class="xdocSynCode">
<tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><span class="xdoc-kw1">const</span> Cache.<span class="xdoc-id">L2EventSource_CO</span>;
</div>
<div class='xdocSynSum'><tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>//&nbsp;Eviction of a line from the L2 cache</div>
<div class="xdocSynCode">
<tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><span class="xdoc-kw1">const</span> Cache.<span class="xdoc-id">L2EventSource_DRHIT</span>;
</div>
<div class='xdocSynSum'><tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>//&nbsp;Data read hit in the L2 cache</div>
<div class="xdocSynCode">
<tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><span class="xdoc-kw1">const</span> Cache.<span class="xdoc-id">L2EventSource_DRREQ</span>;
</div>
<div class='xdocSynSum'><tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>//&nbsp;Data read lookup to the L2 cache.
                                         Results in a hit or miss</div>
<div class="xdocSynCode">
<tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><span class="xdoc-kw1">const</span> Cache.<span class="xdoc-id">L2EventSource_DWHIT</span>;
</div>
<div class='xdocSynSum'><tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>//&nbsp;Data write hit in the L2 cache</div>
<div class="xdocSynCode">
<tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><span class="xdoc-kw1">const</span> Cache.<span class="xdoc-id">L2EventSource_DWREQ</span>;
</div>
<div class='xdocSynSum'><tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>//&nbsp;Data write lookup to the L2 cache.
                                         Results in a hit or miss</div>
<div class="xdocSynCode">
<tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><span class="xdoc-kw1">const</span> Cache.<span class="xdoc-id">L2EventSource_DWTREQ</span>;
</div>
<div class='xdocSynSum'><tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>//&nbsp;Data write lookup to L2 cache with
                                         Write-Through attribute. Results in
                                         a hit or miss</div>
<div class="xdocSynCode">
<tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><span class="xdoc-kw1">const</span> Cache.<span class="xdoc-id">L2EventSource_IRHIT</span>;
</div>
<div class='xdocSynSum'><tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>//&nbsp;Instruction read hit in the L2 cache</div>
<div class="xdocSynCode">
<tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><span class="xdoc-kw1">const</span> Cache.<span class="xdoc-id">L2EventSource_IRREQ</span>;
</div>
<div class='xdocSynSum'><tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>//&nbsp;Instruction read lookup to the L2
                                         cache. Results in a hit or miss</div>
<div class="xdocSynCode">
<tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><span class="xdoc-kw1">const</span> Cache.<span class="xdoc-id">L2EventSource_WA</span>;
</div>
<div class='xdocSynSum'><tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>//&nbsp;Allocation into L2 cache caused by a
                                         write, with Write-Allocate attribute.
                                         Result of a cache miss</div>
<div class="xdocSynCode">
<tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><span class="xdoc-kw1">const</span> Cache.<span class="xdoc-id">L2EventSource_IPFALLOC</span>;
</div>
<div class='xdocSynSum'><tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>//&nbsp;Allocation of a prefetch generated by
                                         L2 cache controller into L2 cache</div>
<div class="xdocSynCode">
<tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><span class="xdoc-kw1">const</span> Cache.<span class="xdoc-id">L2EventSource_EPFHIT</span>;
</div>
<div class='xdocSynSum'><tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>//&nbsp;Prefetch hint hits in the L2 cache</div>
<div class="xdocSynCode">
<tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><span class="xdoc-kw1">const</span> Cache.<span class="xdoc-id">L2EventSource_EPFALLOC</span>;
</div>
<div class='xdocSynSum'><tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>//&nbsp;Prefetch hint allocated into L2
                                         cache</div>
<div class="xdocSynCode">
<tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><span class="xdoc-kw1">const</span> Cache.<span class="xdoc-id">L2EventSource_SRRCVD</span>;
</div>
<div class='xdocSynSum'><tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>//&nbsp;Speculative read received by slave
                                         port S0/1</div>
<div class="xdocSynCode">
<tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><span class="xdoc-kw1">const</span> Cache.<span class="xdoc-id">L2EventSource_SRCONF</span>;
</div>
<div class='xdocSynSum'><tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>//&nbsp;Speculative read confirmed in slave
                                         port S0/1</div>
<div class="xdocSynCode">
<tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><span class="xdoc-kw1">const</span> Cache.<span class="xdoc-id">L2EventSource_EPFRCVD</span>;
</div>
<div class='xdocSynSum'><tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>//&nbsp;Prefetch hint received by slave port
                                         S0/1</div>
</div>
<div class="xdocSynSpacer">&nbsp;</div>
<div class="xdocSect">C SYNOPSIS</div>
<div class="xdocText"><a class="xdoc-link" href="#.L2.Event.Source" title="Cache_L2EventSource">Cache_L2EventSource</a></div>
<div class="xdocSynSpacer">&nbsp;</div>
<a class="xdocAnchor" id="meta.Type"></a>
<a class="xdocAnchor" id=".Type_.L1.P"></a>
<a class="xdocAnchor" id=".Type_.L1.D"></a>
<a class="xdocAnchor" id=".Type_.L1"></a>
<a class="xdocAnchor" id=".Type_.L2.P"></a>
<a class="xdocAnchor" id=".Type_.L2.D"></a>
<a class="xdocAnchor" id=".Type_.L2"></a>
<a class="xdocAnchor" id=".Type_.A.L.L.P"></a>
<a class="xdocAnchor" id=".Type_.A.L.L.D"></a>
<a class="xdocAnchor" id=".Type_.A.L.L"></a>
<table class="xdocHdr"><tr>
<td class="xdocHdrTitle"><span class="xdoc-kw1">enum</span> <span class="xdoc-id">Cache.</span><span class="xdoc-id">Type</span></td>
<td class="xdocHdrArrow">
<a class="xdocHdrLink" href="../../../../../ti/sysbios/family/arm/a9/Cache.html" title="module Cache"><img class="xdocHdrArrow" src="../../../../../Arrow_up.png"/></a></td>
</table>
<div class=xdocHdrIndex><a class=xdocHdrIndex title="right-click to capture" href="../../../../../index.html#ti/sysbios/family/arm/a9/Cache.html#.Type">index URL</a></div>
<p class="xdocHdrSummaryDcl">Lists of bitmask cache types</p>
<span id='meta-synop'></span>
<table class="xdocLabel"><tr>
<td class="xdocLabelLeft"><tt><span class="xdoc-id-meta2dcl"></span></tt>Configuration settings</td>
<td class="xdocLabelRight"></td>
</tr></table>
<div class="xdocSynMdcl">
<div class="xdocSynCode">
<tt></tt><tt></tt><i>values of type Cache.<span class="xdoc-id">Type</span></i>
</div>
<div class="xdocSynCode">
<tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><span class="xdoc-kw1">const</span> Cache.<span class="xdoc-id">Type_L1P</span>;
</div>
<div class='xdocSynSum'><tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>//&nbsp;Level 1 Program cache</div>
<div class="xdocSynCode">
<tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><span class="xdoc-kw1">const</span> Cache.<span class="xdoc-id">Type_L1D</span>;
</div>
<div class='xdocSynSum'><tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>//&nbsp;Level 1 Data cache</div>
<div class="xdocSynCode">
<tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><span class="xdoc-kw1">const</span> Cache.<span class="xdoc-id">Type_L1</span>;
</div>
<div class='xdocSynSum'><tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>//&nbsp;Level 1 caches</div>
<div class="xdocSynCode">
<tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><span class="xdoc-kw1">const</span> Cache.<span class="xdoc-id">Type_L2P</span>;
</div>
<div class='xdocSynSum'><tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>//&nbsp;Level 2 Program cache</div>
<div class="xdocSynCode">
<tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><span class="xdoc-kw1">const</span> Cache.<span class="xdoc-id">Type_L2D</span>;
</div>
<div class='xdocSynSum'><tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>//&nbsp;Level 2 Data cache</div>
<div class="xdocSynCode">
<tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><span class="xdoc-kw1">const</span> Cache.<span class="xdoc-id">Type_L2</span>;
</div>
<div class='xdocSynSum'><tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>//&nbsp;Level 2 caches</div>
<div class="xdocSynCode">
<tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><span class="xdoc-kw1">const</span> Cache.<span class="xdoc-id">Type_ALLP</span>;
</div>
<div class='xdocSynSum'><tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>//&nbsp;All Program caches</div>
<div class="xdocSynCode">
<tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><span class="xdoc-kw1">const</span> Cache.<span class="xdoc-id">Type_ALLD</span>;
</div>
<div class='xdocSynSum'><tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>//&nbsp;All Data caches</div>
<div class="xdocSynCode">
<tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><span class="xdoc-kw1">const</span> Cache.<span class="xdoc-id">Type_ALL</span>;
</div>
<div class='xdocSynSum'><tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>//&nbsp;All caches</div>
</div>
<div class="xdocSynSpacer">&nbsp;</div>
<div class="xdocSect">C SYNOPSIS</div>
<div class="xdocText"><a class="xdoc-link" href="#.Type" title="Cache_Type">Cache_Type</a></div>
<div class="xdocSynSpacer">&nbsp;</div>
<a class="xdocAnchor" id="meta.L2.Controller.Regs"></a>
<table class="xdocHdr"><tr>
<td class="xdocHdrTitle"><span class="xdoc-kw1">struct</span> <span class="xdoc-id">Cache.</span><span class="xdoc-id">L2ControllerRegs</span></td>
<td class="xdocHdrArrow">
<a class="xdocHdrLink" href="../../../../../ti/sysbios/family/arm/a9/Cache.html" title="module Cache"><img class="xdocHdrArrow" src="../../../../../Arrow_up.png"/></a></td>
</table>
<div class=xdocHdrIndex><a class=xdocHdrIndex title="right-click to capture" href="../../../../../index.html#ti/sysbios/family/arm/a9/Cache.html#.L2.Controller.Regs">index URL</a></div>
<p class="xdocHdrSummaryDcl">PL310 L2 Cache controller registers. Symbol "Cache_l2ControllerRegs"
  is a physical device</p>
<span id='meta-synop'></span>
<table class="xdocLabel"><tr>
<td class="xdocLabelLeft"><tt><span class="xdoc-id-meta2dcl"></span></tt>Configuration settings</td>
<td class="xdocLabelRight"></td>
</tr></table>
<div class="xdocSynMdcl">
<div class="xdocSynCode">
<tt></tt><tt></tt><span class="xdoc-kw1">var</span> <i>obj</i> = <span class="xdoc-kw1">new</span> Cache.<span class="xdoc-id">L2ControllerRegs</span>;
</div>
<div class="xdocSynSpacer">&nbsp;</div>
<div class="xdocSynCode">
<tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><i>obj</i>.<span class="xdoc-id">CACHEID</span> = <i><span class="xdoc-kw2">UInt32</span></i><b>&nbsp;&nbsp;...</b>
</div>
<div class='xdocSynSum'><tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>//&nbsp;0x000 Cache Id Register</div>
<div class="xdocSynCode">
<tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><i>obj</i>.<span class="xdoc-id">CACHETYPE</span> = <i><span class="xdoc-kw2">UInt32</span></i><b>&nbsp;&nbsp;...</b>
</div>
<div class='xdocSynSum'><tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>//&nbsp;0x004 Cache Type Register</div>
<div class="xdocSynCode">
<tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><i>obj</i>.<span class="xdoc-id">hole0</span> = <i><span class="xdoc-kw2">UInt32</span>[62]</i><b>&nbsp;&nbsp;...</b>
</div>
<div class='xdocSynSum'><tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>//&nbsp;0x008-0x0FC</div>
<div class="xdocSynCode">
<tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><i>obj</i>.<span class="xdoc-id">CONTROL</span> = <i><span class="xdoc-kw2">UInt32</span></i><b>&nbsp;&nbsp;...</b>
</div>
<div class='xdocSynSum'><tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>//&nbsp;0x100 Control Register</div>
<div class="xdocSynCode">
<tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><i>obj</i>.<span class="xdoc-id">AUXCONTROL</span> = <i><span class="xdoc-kw2">UInt32</span></i><b>&nbsp;&nbsp;...</b>
</div>
<div class='xdocSynSum'><tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>//&nbsp;0x104 Auxiliary Control Register</div>
<div class="xdocSynCode">
<tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><i>obj</i>.<span class="xdoc-id">TAGRAMCONTROL</span> = <i><span class="xdoc-kw2">UInt32</span></i><b>&nbsp;&nbsp;...</b>
</div>
<div class='xdocSynSum'><tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>//&nbsp;0x108 Tag RAM Latency Control Register</div>
<div class="xdocSynCode">
<tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><i>obj</i>.<span class="xdoc-id">DATARAMCONTROL</span> = <i><span class="xdoc-kw2">UInt32</span></i><b>&nbsp;&nbsp;...</b>
</div>
<div class='xdocSynSum'><tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>//&nbsp;0x10C Data RAM Latency Control Register</div>
<div class="xdocSynCode">
<tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><i>obj</i>.<span class="xdoc-id">hole1</span> = <i><span class="xdoc-kw2">UInt32</span>[60]</i><b>&nbsp;&nbsp;...</b>
</div>
<div class='xdocSynSum'><tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>//&nbsp;0x110-0x1FC</div>
<div class="xdocSynCode">
<tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><i>obj</i>.<span class="xdoc-id">EVCOUNTERCTRL</span> = <i><span class="xdoc-kw2">UInt32</span></i><b>&nbsp;&nbsp;...</b>
</div>
<div class='xdocSynSum'><tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>//&nbsp;0x200 Event Counter Control Register</div>
<div class="xdocSynCode">
<tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><i>obj</i>.<span class="xdoc-id">EVCOUNTER1CFG</span> = <i><span class="xdoc-kw2">UInt32</span></i><b>&nbsp;&nbsp;...</b>
</div>
<div class='xdocSynSum'><tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>//&nbsp;0x204 Event Counter1 Config Register</div>
<div class="xdocSynCode">
<tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><i>obj</i>.<span class="xdoc-id">EVCOUNTER0CFG</span> = <i><span class="xdoc-kw2">UInt32</span></i><b>&nbsp;&nbsp;...</b>
</div>
<div class='xdocSynSum'><tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>//&nbsp;0x208 Event Counter0 Config Register</div>
<div class="xdocSynCode">
<tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><i>obj</i>.<span class="xdoc-id">EVCOUNTER1</span> = <i><span class="xdoc-kw2">UInt32</span></i><b>&nbsp;&nbsp;...</b>
</div>
<div class='xdocSynSum'><tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>//&nbsp;0x20C Event Counter1 Value Register</div>
<div class="xdocSynCode">
<tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><i>obj</i>.<span class="xdoc-id">EVCOUNTER0</span> = <i><span class="xdoc-kw2">UInt32</span></i><b>&nbsp;&nbsp;...</b>
</div>
<div class='xdocSynSum'><tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>//&nbsp;0x210 Event Counter0 Value Register</div>
<div class="xdocSynCode">
<tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><i>obj</i>.<span class="xdoc-id">INTMASK</span> = <i><span class="xdoc-kw2">UInt32</span></i><b>&nbsp;&nbsp;...</b>
</div>
<div class='xdocSynSum'><tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>//&nbsp;0x214 Interrupt Mask Register</div>
<div class="xdocSynCode">
<tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><i>obj</i>.<span class="xdoc-id">INTMASKSTATUS</span> = <i><span class="xdoc-kw2">UInt32</span></i><b>&nbsp;&nbsp;...</b>
</div>
<div class='xdocSynSum'><tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>//&nbsp;0x218 Interrupt Mask Status Register</div>
<div class="xdocSynCode">
<tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><i>obj</i>.<span class="xdoc-id">INTRAWSTATUS</span> = <i><span class="xdoc-kw2">UInt32</span></i><b>&nbsp;&nbsp;...</b>
</div>
<div class='xdocSynSum'><tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>//&nbsp;0x21C Interrupt Raw Status Register</div>
<div class="xdocSynCode">
<tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><i>obj</i>.<span class="xdoc-id">INTCLEAR</span> = <i><span class="xdoc-kw2">UInt32</span></i><b>&nbsp;&nbsp;...</b>
</div>
<div class='xdocSynSum'><tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>//&nbsp;0x220 Interrupt Clear Register</div>
<div class="xdocSynCode">
<tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><i>obj</i>.<span class="xdoc-id">hole2</span> = <i><span class="xdoc-kw2">UInt32</span>[323]</i><b>&nbsp;&nbsp;...</b>
</div>
<div class='xdocSynSum'><tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>//&nbsp;0x224-0x72C</div>
<div class="xdocSynCode">
<tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><i>obj</i>.<span class="xdoc-id">CACHESYNC</span> = <i><span class="xdoc-kw2">UInt32</span></i><b>&nbsp;&nbsp;...</b>
</div>
<div class='xdocSynSum'><tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>//&nbsp;0x730 Cache Sync Register</div>
<div class="xdocSynCode">
<tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><i>obj</i>.<span class="xdoc-id">hole3</span> = <i><span class="xdoc-kw2">UInt32</span>[15]</i><b>&nbsp;&nbsp;...</b>
</div>
<div class='xdocSynSum'><tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>//&nbsp;0x734-0x76C</div>
<div class="xdocSynCode">
<tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><i>obj</i>.<span class="xdoc-id">INVPA</span> = <i><span class="xdoc-kw2">UInt32</span></i><b>&nbsp;&nbsp;...</b>
</div>
<div class='xdocSynSum'><tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>//&nbsp;0x770 Invalidate By Physical Address</div>
<div class="xdocSynCode">
<tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><i>obj</i>.<span class="xdoc-id">hole4</span> = <i><span class="xdoc-kw2">UInt32</span>[2]</i><b>&nbsp;&nbsp;...</b>
</div>
<div class='xdocSynSum'><tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>//&nbsp;0x774-0x778</div>
<div class="xdocSynCode">
<tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><i>obj</i>.<span class="xdoc-id">INVWAY</span> = <i><span class="xdoc-kw2">UInt32</span></i><b>&nbsp;&nbsp;...</b>
</div>
<div class='xdocSynSum'><tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>//&nbsp;0x77C Invalidate By Way Number</div>
<div class="xdocSynCode">
<tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><i>obj</i>.<span class="xdoc-id">hole5</span> = <i><span class="xdoc-kw2">UInt32</span>[12]</i><b>&nbsp;&nbsp;...</b>
</div>
<div class='xdocSynSum'><tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>//&nbsp;0x780-0x7AC</div>
<div class="xdocSynCode">
<tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><i>obj</i>.<span class="xdoc-id">CLEANPA</span> = <i><span class="xdoc-kw2">UInt32</span></i><b>&nbsp;&nbsp;...</b>
</div>
<div class='xdocSynSum'><tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>//&nbsp;0x7B0 Clean By Physical Address</div>
<div class="xdocSynCode">
<tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><i>obj</i>.<span class="xdoc-id">hole6</span> = <i><span class="xdoc-kw2">UInt32</span>[1]</i><b>&nbsp;&nbsp;...</b>
</div>
<div class='xdocSynSum'><tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>//&nbsp;0x7B4</div>
<div class="xdocSynCode">
<tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><i>obj</i>.<span class="xdoc-id">CLEANINDEX</span> = <i><span class="xdoc-kw2">UInt32</span></i><b>&nbsp;&nbsp;...</b>
</div>
<div class='xdocSynSum'><tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>//&nbsp;0x7B8 Clean by Set or Way</div>
<div class="xdocSynCode">
<tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><i>obj</i>.<span class="xdoc-id">CLEANWAY</span> = <i><span class="xdoc-kw2">UInt32</span></i><b>&nbsp;&nbsp;...</b>
</div>
<div class='xdocSynSum'><tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>//&nbsp;0x7BC Clean by Way</div>
<div class="xdocSynCode">
<tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><i>obj</i>.<span class="xdoc-id">hole7</span> = <i><span class="xdoc-kw2">UInt32</span>[12]</i><b>&nbsp;&nbsp;...</b>
</div>
<div class='xdocSynSum'><tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>//&nbsp;0x7C0-0x7EC</div>
<div class="xdocSynCode">
<tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><i>obj</i>.<span class="xdoc-id">CLEANINVPA</span> = <i><span class="xdoc-kw2">UInt32</span></i><b>&nbsp;&nbsp;...</b>
</div>
<div class='xdocSynSum'><tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>//&nbsp;0x7F0 Clean &amp; Invalidate by Phy Address</div>
<div class="xdocSynCode">
<tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><i>obj</i>.<span class="xdoc-id">hole8</span> = <i><span class="xdoc-kw2">UInt32</span>[1]</i><b>&nbsp;&nbsp;...</b>
</div>
<div class='xdocSynSum'><tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>//&nbsp;0x7F4</div>
<div class="xdocSynCode">
<tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><i>obj</i>.<span class="xdoc-id">CLEANINVINDEX</span> = <i><span class="xdoc-kw2">UInt32</span></i><b>&nbsp;&nbsp;...</b>
</div>
<div class='xdocSynSum'><tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>//&nbsp;0x7F8 Clean &amp; Invalidate By Set or Way</div>
<div class="xdocSynCode">
<tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><i>obj</i>.<span class="xdoc-id">CLEANINVWAY</span> = <i><span class="xdoc-kw2">UInt32</span></i><b>&nbsp;&nbsp;...</b>
</div>
<div class='xdocSynSum'><tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>//&nbsp;0x7FC Clean &amp; Invalidate By Way</div>
<div class="xdocSynCode">
<tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><i>obj</i>.<span class="xdoc-id">hole9</span> = <i><span class="xdoc-kw2">UInt32</span>[64]</i><b>&nbsp;&nbsp;...</b>
</div>
<div class='xdocSynSum'><tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>//&nbsp;0x800-0x8FC</div>
<div class="xdocSynCode">
<tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><i>obj</i>.<span class="xdoc-id">LOCKDOWN</span> = <i><span class="xdoc-kw2">UInt32</span>[16]</i><b>&nbsp;&nbsp;...</b>
</div>
<div class='xdocSynSum'><tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>//&nbsp;0x900-0x93C D &amp; I Cache Lockdown regs</div>
<div class="xdocSynCode">
<tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><i>obj</i>.<span class="xdoc-id">hole10</span> = <i><span class="xdoc-kw2">UInt32</span>[4]</i><b>&nbsp;&nbsp;...</b>
</div>
<div class='xdocSynSum'><tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>//&nbsp;0x940-0x94C</div>
<div class="xdocSynCode">
<tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><i>obj</i>.<span class="xdoc-id">LOCKLINEEN</span> = <i><span class="xdoc-kw2">UInt32</span></i><b>&nbsp;&nbsp;...</b>
</div>
<div class='xdocSynSum'><tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>//&nbsp;0x950 Lock Line Enable</div>
<div class="xdocSynCode">
<tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><i>obj</i>.<span class="xdoc-id">UNLOCKWAY</span> = <i><span class="xdoc-kw2">UInt32</span></i><b>&nbsp;&nbsp;...</b>
</div>
<div class='xdocSynSum'><tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>//&nbsp;0x954 Unlock Way</div>
<div class="xdocSynCode">
<tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><i>obj</i>.<span class="xdoc-id">hole11</span> = <i><span class="xdoc-kw2">UInt32</span>[170]</i><b>&nbsp;&nbsp;...</b>
</div>
<div class='xdocSynSum'><tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>//&nbsp;0x958-0xBFC</div>
<div class="xdocSynCode">
<tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><i>obj</i>.<span class="xdoc-id">ADDRFILTERSTART</span> = <i><span class="xdoc-kw2">UInt32</span></i><b>&nbsp;&nbsp;...</b>
</div>
<div class='xdocSynSum'><tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>//&nbsp;0xC00 Address Filtering Start</div>
<div class="xdocSynCode">
<tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><i>obj</i>.<span class="xdoc-id">ADDRFILTEREND</span> = <i><span class="xdoc-kw2">UInt32</span></i><b>&nbsp;&nbsp;...</b>
</div>
<div class='xdocSynSum'><tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>//&nbsp;0xC04 Address Filtering End</div>
<div class="xdocSynCode">
<tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><i>obj</i>.<span class="xdoc-id">hole12</span> = <i><span class="xdoc-kw2">UInt32</span>[206]</i><b>&nbsp;&nbsp;...</b>
</div>
<div class='xdocSynSum'><tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>//&nbsp;0xC08-0xF3C</div>
<div class="xdocSynCode">
<tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><i>obj</i>.<span class="xdoc-id">DEBUGCTRL</span> = <i><span class="xdoc-kw2">UInt32</span></i><b>&nbsp;&nbsp;...</b>
</div>
<div class='xdocSynSum'><tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>//&nbsp;0xF40 Debug Register</div>
<div class="xdocSynCode">
<tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><i>obj</i>.<span class="xdoc-id">hole13</span> = <i><span class="xdoc-kw2">UInt32</span>[7]</i><b>&nbsp;&nbsp;...</b>
</div>
<div class='xdocSynSum'><tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>//&nbsp;0xF44-0xF5C</div>
<div class="xdocSynCode">
<tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><i>obj</i>.<span class="xdoc-id">PREFETCHCTRL</span> = <i><span class="xdoc-kw2">UInt32</span></i><b>&nbsp;&nbsp;...</b>
</div>
<div class='xdocSynSum'><tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>//&nbsp;0xF60 Prefetch Control Register</div>
<div class="xdocSynCode">
<tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><i>obj</i>.<span class="xdoc-id">hole14</span> = <i><span class="xdoc-kw2">UInt32</span>[7]</i><b>&nbsp;&nbsp;...</b>
</div>
<div class='xdocSynSum'><tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>//&nbsp;0xF64-0xF7C</div>
<div class="xdocSynCode">
<tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><i>obj</i>.<span class="xdoc-id">POWERCTRL</span> = <i><span class="xdoc-kw2">UInt32</span></i><b>&nbsp;&nbsp;...</b>
</div>
<div class='xdocSynSum'><tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>//&nbsp;0xF80 Power Control Register</div>
</div>
<div class="xdocSynSpacer">&nbsp;</div>
<div class="xdocSect">C SYNOPSIS</div>
<div class="xdocText"><a class="xdoc-link" href="#.L2.Controller.Regs" title="Cache_L2ControllerRegs">Cache_L2ControllerRegs</a></div>
<div class="xdocSynSpacer">&nbsp;</div>
<a class="xdocAnchor" id="meta.A_bad.Block.Length"></a>
<table class="xdocHdr"><tr>
<td class="xdocHdrTitle"><span class="xdoc-kw1">config</span> <span class="xdoc-id">Cache.</span><span class="xdoc-id">A_badBlockLength</span>&nbsp;&nbsp;<small><span class="xdocSynSum">//&nbsp;module-wide</span></small></td>
<td class="xdocHdrArrow">
<a class="xdocHdrLink" href="../../../../../ti/sysbios/family/arm/a9/Cache.html" title="module Cache"><img class="xdocHdrArrow" src="../../../../../Arrow_up.png"/></a></td>
</table>
<div class=xdocHdrIndex><a class=xdocHdrIndex title="right-click to capture" href="../../../../../index.html#ti/sysbios/family/arm/a9/Cache.html#.A_bad.Block.Length">index URL</a></div>
<p class="xdocHdrSummaryDcl">Asserted in Cache_lock (see <a class="xdoc-link" href="Cache.html#lock" title="lock">Cache_lock</a> for more info)</p>
<span id='meta-synop'></span>
<table class="xdocLabel"><tr>
<td class="xdocLabelLeft"><tt><span class="xdoc-id-meta2dcl"></span></tt>Configuration settings</td>
<td class="xdocLabelRight"></td>
</tr></table>
<div class="xdocSynMdcl">
<div class="xdocSynCode">
<tt></tt><tt></tt>Cache.<span class="xdoc-id">A_badBlockLength</span> = <i><a class="xdoc-link" href="../../../../../xdc/runtime/Assert.html#.Desc" title="xdc.runtime.Assert.Desc">Assert.Desc</a></i> {
</div>
<div class="xdocSynCode">
<tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>msg: "A_badBlockLength: Block length too large. Must be &lt;= L2 way size."
</div>
<div class="xdocSynCode">
<tt></tt><tt></tt>};
</div>
</div>
<div class="xdocSynSpacer">&nbsp;</div>
<div class="xdocSect">C SYNOPSIS</div>
<div class="xdocText"><a class="xdoc-link" href="#.A_bad.Block.Length" title="Cache_A_badBlockLength">Cache_A_badBlockLength</a></div>
<div class="xdocSynSpacer">&nbsp;</div>
<a class="xdocAnchor" id="meta.A_bad.Inv.Call.With.L2.En"></a>
<table class="xdocHdr"><tr>
<td class="xdocHdrTitle"><span class="xdoc-kw1">config</span> <span class="xdoc-id">Cache.</span><span class="xdoc-id">A_badInvCallWithL2En</span>&nbsp;&nbsp;<small><span class="xdocSynSum">//&nbsp;module-wide</span></small></td>
<td class="xdocHdrArrow">
<a class="xdocHdrLink" href="../../../../../ti/sysbios/family/arm/a9/Cache.html" title="module Cache"><img class="xdocHdrArrow" src="../../../../../Arrow_up.png"/></a></td>
</table>
<div class=xdocHdrIndex><a class=xdocHdrIndex title="right-click to capture" href="../../../../../index.html#ti/sysbios/family/arm/a9/Cache.html#.A_bad.Inv.Call.With.L2.En">index URL</a></div>
<p class="xdocHdrSummaryDcl">Assert raised when Cache invalidate called with L2 enabled</p>
<span id='meta-synop'></span>
<table class="xdocLabel"><tr>
<td class="xdocLabelLeft"><tt><span class="xdoc-id-meta2dcl"></span></tt>Configuration settings</td>
<td class="xdocLabelRight"></td>
</tr></table>
<div class="xdocSynMdcl">
<div class="xdocSynCode">
<tt></tt><tt></tt>Cache.<span class="xdoc-id">A_badInvCallWithL2En</span> = <i><a class="xdoc-link" href="../../../../../xdc/runtime/Assert.html#.Desc" title="xdc.runtime.Assert.Desc">Assert.Desc</a></i> {
</div>
<div class="xdocSynCode">
<tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>msg: "A_badInvCallWithL2En: Cannot call cache Invalidate with L2 cache enabled."
</div>
<div class="xdocSynCode">
<tt></tt><tt></tt>};
</div>
</div>
<div class="xdocSynSpacer">&nbsp;</div>
<div class="xdocSect">C SYNOPSIS</div>
<div class="xdocText"><a class="xdoc-link" href="#.A_bad.Inv.Call.With.L2.En" title="Cache_A_badInvCallWithL2En">Cache_A_badInvCallWithL2En</a></div>
<div class="xdocSynSpacer">&nbsp;</div>
<a class="xdocAnchor" id="meta.A_bad.L2.Cache.Operation"></a>
<table class="xdocHdr"><tr>
<td class="xdocHdrTitle"><span class="xdoc-kw1">config</span> <span class="xdoc-id">Cache.</span><span class="xdoc-id">A_badL2CacheOperation</span>&nbsp;&nbsp;<small><span class="xdocSynSum">//&nbsp;module-wide</span></small></td>
<td class="xdocHdrArrow">
<a class="xdocHdrLink" href="../../../../../ti/sysbios/family/arm/a9/Cache.html" title="module Cache"><img class="xdocHdrArrow" src="../../../../../Arrow_up.png"/></a></td>
</table>
<div class=xdocHdrIndex><a class=xdocHdrIndex title="right-click to capture" href="../../../../../index.html#ti/sysbios/family/arm/a9/Cache.html#.A_bad.L2.Cache.Operation">index URL</a></div>
<p class="xdocHdrSummaryDcl">Assert raised when attempting to perform a L2 Cache maintenance
  operation with L2 configured as SRAM memory</p>
<span id='meta-synop'></span>
<table class="xdocLabel"><tr>
<td class="xdocLabelLeft"><tt><span class="xdoc-id-meta2dcl"></span></tt>Configuration settings</td>
<td class="xdocLabelRight"></td>
</tr></table>
<div class="xdocSynMdcl">
<div class="xdocSynCode">
<tt></tt><tt></tt>Cache.<span class="xdoc-id">A_badL2CacheOperation</span> = <i><a class="xdoc-link" href="../../../../../xdc/runtime/Assert.html#.Desc" title="xdc.runtime.Assert.Desc">Assert.Desc</a></i> {
</div>
<div class="xdocSynCode">
<tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>msg: "A_badL2CacheOperation: Cannot perform L2 Cache maintenance when L2 configured as SRAM."
</div>
<div class="xdocSynCode">
<tt></tt><tt></tt>};
</div>
</div>
<div class="xdocSynSpacer">&nbsp;</div>
<div class="xdocSect">C SYNOPSIS</div>
<div class="xdocText"><a class="xdoc-link" href="#.A_bad.L2.Cache.Operation" title="Cache_A_badL2CacheOperation">Cache_A_badL2CacheOperation</a></div>
<div class="xdocSynSpacer">&nbsp;</div>
<a class="xdocAnchor" id="meta.A_block.Crosses.Page"></a>
<table class="xdocHdr"><tr>
<td class="xdocHdrTitle"><span class="xdoc-kw1">config</span> <span class="xdoc-id">Cache.</span><span class="xdoc-id">A_blockCrossesPage</span>&nbsp;&nbsp;<small><span class="xdocSynSum">//&nbsp;module-wide</span></small></td>
<td class="xdocHdrArrow">
<a class="xdocHdrLink" href="../../../../../ti/sysbios/family/arm/a9/Cache.html" title="module Cache"><img class="xdocHdrArrow" src="../../../../../Arrow_up.png"/></a></td>
</table>
<div class=xdocHdrIndex><a class=xdocHdrIndex title="right-click to capture" href="../../../../../index.html#ti/sysbios/family/arm/a9/Cache.html#.A_block.Crosses.Page">index URL</a></div>
<p class="xdocHdrSummaryDcl">Asserted in Cache_lock (see <a class="xdoc-link" href="Cache.html#lock" title="lock">Cache_lock</a> for more info)</p>
<span id='meta-synop'></span>
<table class="xdocLabel"><tr>
<td class="xdocLabelLeft"><tt><span class="xdoc-id-meta2dcl"></span></tt>Configuration settings</td>
<td class="xdocLabelRight"></td>
</tr></table>
<div class="xdocSynMdcl">
<div class="xdocSynCode">
<tt></tt><tt></tt>Cache.<span class="xdoc-id">A_blockCrossesPage</span> = <i><a class="xdoc-link" href="../../../../../xdc/runtime/Assert.html#.Desc" title="xdc.runtime.Assert.Desc">Assert.Desc</a></i> {
</div>
<div class="xdocSynCode">
<tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>msg: "A_blockCrossesPage: Memory block crosses L2 way page boundary."
</div>
<div class="xdocSynCode">
<tt></tt><tt></tt>};
</div>
</div>
<div class="xdocSynSpacer">&nbsp;</div>
<div class="xdocSect">C SYNOPSIS</div>
<div class="xdocText"><a class="xdoc-link" href="#.A_block.Crosses.Page" title="Cache_A_blockCrossesPage">Cache_A_blockCrossesPage</a></div>
<div class="xdocSynSpacer">&nbsp;</div>
<a class="xdocAnchor" id="meta.A_invalid.L2.Counter.Id"></a>
<table class="xdocHdr"><tr>
<td class="xdocHdrTitle"><span class="xdoc-kw1">config</span> <span class="xdoc-id">Cache.</span><span class="xdoc-id">A_invalidL2CounterId</span>&nbsp;&nbsp;<small><span class="xdocSynSum">//&nbsp;module-wide</span></small></td>
<td class="xdocHdrArrow">
<a class="xdocHdrLink" href="../../../../../ti/sysbios/family/arm/a9/Cache.html" title="module Cache"><img class="xdocHdrArrow" src="../../../../../Arrow_up.png"/></a></td>
</table>
<div class=xdocHdrIndex><a class=xdocHdrIndex title="right-click to capture" href="../../../../../index.html#ti/sysbios/family/arm/a9/Cache.html#.A_invalid.L2.Counter.Id">index URL</a></div>
<p class="xdocHdrSummaryDcl">Assert raised when invalid counter id passed to L2 cache event counter
  APIs</p>
<span id='meta-synop'></span>
<table class="xdocLabel"><tr>
<td class="xdocLabelLeft"><tt><span class="xdoc-id-meta2dcl"></span></tt>Configuration settings</td>
<td class="xdocLabelRight"></td>
</tr></table>
<div class="xdocSynMdcl">
<div class="xdocSynCode">
<tt></tt><tt></tt>Cache.<span class="xdoc-id">A_invalidL2CounterId</span> = <i><a class="xdoc-link" href="../../../../../xdc/runtime/Assert.html#.Desc" title="xdc.runtime.Assert.Desc">Assert.Desc</a></i> {
</div>
<div class="xdocSynCode">
<tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>msg: "A_invalidL2CounterId: Invalid L2 cache event counter Id passed."
</div>
<div class="xdocSynCode">
<tt></tt><tt></tt>};
</div>
</div>
<div class="xdocSynSpacer">&nbsp;</div>
<div class="xdocSect">C SYNOPSIS</div>
<div class="xdocText"><a class="xdoc-link" href="#.A_invalid.L2.Counter.Id" title="Cache_A_invalidL2CounterId">Cache_A_invalidL2CounterId</a></div>
<div class="xdocSynSpacer">&nbsp;</div>
<a class="xdocAnchor" id="meta.A_l1.Prefetch.Api.Not.Supported"></a>
<table class="xdocHdr"><tr>
<td class="xdocHdrTitle"><span class="xdoc-kw1">config</span> <span class="xdoc-id">Cache.</span><span class="xdoc-id">A_l1PrefetchApiNotSupported</span>&nbsp;&nbsp;<small><span class="xdocSynSum">//&nbsp;module-wide</span></small></td>
<td class="xdocHdrArrow">
<a class="xdocHdrLink" href="../../../../../ti/sysbios/family/arm/a9/Cache.html" title="module Cache"><img class="xdocHdrArrow" src="../../../../../Arrow_up.png"/></a></td>
</table>
<div class=xdocHdrIndex><a class=xdocHdrIndex title="right-click to capture" href="../../../../../index.html#ti/sysbios/family/arm/a9/Cache.html#.A_l1.Prefetch.Api.Not.Supported">index URL</a></div>
<p class="xdocHdrSummaryDcl">Assert raised when an unsupported API is called</p>
<span id='meta-synop'></span>
<table class="xdocLabel"><tr>
<td class="xdocLabelLeft"><tt><span class="xdoc-id-meta2dcl"></span></tt>Configuration settings</td>
<td class="xdocLabelRight"></td>
</tr></table>
<div class="xdocSynMdcl">
<div class="xdocSynCode">
<tt></tt><tt></tt>Cache.<span class="xdoc-id">A_l1PrefetchApiNotSupported</span> = <i><a class="xdoc-link" href="../../../../../xdc/runtime/Assert.html#.Desc" title="xdc.runtime.Assert.Desc">Assert.Desc</a></i> {
</div>
<div class="xdocSynCode">
<tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>msg: "A_l1PrefetchApiNotSupported: Cache_enableL1Prefetch()/Cache_disableL1Prefetch() APIs not supported on this device."
</div>
<div class="xdocSynCode">
<tt></tt><tt></tt>};
</div>
</div>
<div class="xdocSynSpacer">&nbsp;</div>
<div class="xdocSect">C SYNOPSIS</div>
<div class="xdocText"><a class="xdoc-link" href="#.A_l1.Prefetch.Api.Not.Supported" title="Cache_A_l1PrefetchApiNotSupported">Cache_A_l1PrefetchApiNotSupported</a></div>
<div class="xdocSynSpacer">&nbsp;</div>
<a class="xdocAnchor" id="meta.A_no.Non.Secure.Interrupt.Access"></a>
<table class="xdocHdr"><tr>
<td class="xdocHdrTitle"><span class="xdoc-kw1">config</span> <span class="xdoc-id">Cache.</span><span class="xdoc-id">A_noNonSecureInterruptAccess</span>&nbsp;&nbsp;<small><span class="xdocSynSum">//&nbsp;module-wide</span></small></td>
<td class="xdocHdrArrow">
<a class="xdocHdrLink" href="../../../../../ti/sysbios/family/arm/a9/Cache.html" title="module Cache"><img class="xdocHdrArrow" src="../../../../../Arrow_up.png"/></a></td>
</table>
<div class=xdocHdrIndex><a class=xdocHdrIndex title="right-click to capture" href="../../../../../index.html#ti/sysbios/family/arm/a9/Cache.html#.A_no.Non.Secure.Interrupt.Access">index URL</a></div>
<p class="xdocHdrSummaryDcl">Assert raised when enableL2CacheInterruot is set to true, but interrupt
  control through non-secure access is not allowed</p>
<span id='meta-synop'></span>
<table class="xdocLabel"><tr>
<td class="xdocLabelLeft"><tt><span class="xdoc-id-meta2dcl"></span></tt>Configuration settings</td>
<td class="xdocLabelRight"></td>
</tr></table>
<div class="xdocSynMdcl">
<div class="xdocSynCode">
<tt></tt><tt></tt>Cache.<span class="xdoc-id">A_noNonSecureInterruptAccess</span> = <i><a class="xdoc-link" href="../../../../../xdc/runtime/Assert.html#.Desc" title="xdc.runtime.Assert.Desc">Assert.Desc</a></i> {
</div>
<div class="xdocSynCode">
<tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>msg: "A_noNonSecureInterruptAccess: Non-secure interrupt access control disabled."
</div>
<div class="xdocSynCode">
<tt></tt><tt></tt>};
</div>
</div>
<div class="xdocSynSpacer">&nbsp;</div>
<div class="xdocSect">C SYNOPSIS</div>
<div class="xdocText"><a class="xdoc-link" href="#.A_no.Non.Secure.Interrupt.Access" title="Cache_A_noNonSecureInterruptAccess">Cache_A_noNonSecureInterruptAccess</a></div>
<div class="xdocSynSpacer">&nbsp;</div>
<a class="xdocAnchor" id="meta.A_no.Non.Secure.Lockdown"></a>
<table class="xdocHdr"><tr>
<td class="xdocHdrTitle"><span class="xdoc-kw1">config</span> <span class="xdoc-id">Cache.</span><span class="xdoc-id">A_noNonSecureLockdown</span>&nbsp;&nbsp;<small><span class="xdocSynSum">//&nbsp;module-wide</span></small></td>
<td class="xdocHdrArrow">
<a class="xdocHdrLink" href="../../../../../ti/sysbios/family/arm/a9/Cache.html" title="module Cache"><img class="xdocHdrArrow" src="../../../../../Arrow_up.png"/></a></td>
</table>
<div class=xdocHdrIndex><a class=xdocHdrIndex title="right-click to capture" href="../../../../../index.html#ti/sysbios/family/arm/a9/Cache.html#.A_no.Non.Secure.Lockdown">index URL</a></div>
<p class="xdocHdrSummaryDcl">Assert raised when Cache_lock() called but non-secure lockdown is not
  enabled</p>
<span id='meta-synop'></span>
<table class="xdocLabel"><tr>
<td class="xdocLabelLeft"><tt><span class="xdoc-id-meta2dcl"></span></tt>Configuration settings</td>
<td class="xdocLabelRight"></td>
</tr></table>
<div class="xdocSynMdcl">
<div class="xdocSynCode">
<tt></tt><tt></tt>Cache.<span class="xdoc-id">A_noNonSecureLockdown</span> = <i><a class="xdoc-link" href="../../../../../xdc/runtime/Assert.html#.Desc" title="xdc.runtime.Assert.Desc">Assert.Desc</a></i> {
</div>
<div class="xdocSynCode">
<tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>msg: "A_noNonSecureLockdown: Non-secure lockdown is not enabled."
</div>
<div class="xdocSynCode">
<tt></tt><tt></tt>};
</div>
</div>
<div class="xdocSynSpacer">&nbsp;</div>
<div class="xdocSect">C SYNOPSIS</div>
<div class="xdocText"><a class="xdoc-link" href="#.A_no.Non.Secure.Lockdown" title="Cache_A_noNonSecureLockdown">Cache_A_noNonSecureLockdown</a></div>
<div class="xdocSynSpacer">&nbsp;</div>
<a class="xdocAnchor" id="metabranch.Prediction.Enabled"></a>
<table class="xdocHdr"><tr>
<td class="xdocHdrTitle"><span class="xdoc-kw1">config</span> <span class="xdoc-id">Cache.</span><span class="xdoc-id">branchPredictionEnabled</span>&nbsp;&nbsp;<small><span class="xdocSynSum">//&nbsp;module-wide</span></small></td>
<td class="xdocHdrArrow">
<a class="xdocHdrLink" href="../../../../../ti/sysbios/family/arm/a9/Cache.html" title="module Cache"><img class="xdocHdrArrow" src="../../../../../Arrow_up.png"/></a></td>
</table>
<div class=xdocHdrIndex><a class=xdocHdrIndex title="right-click to capture" href="../../../../../index.html#ti/sysbios/family/arm/a9/Cache.html#branch.Prediction.Enabled">index URL</a></div>
<p class="xdocHdrSummaryDcl">Enable Branch Prediction at startup, default is true</p>
<span id='meta-synop'></span>
<table class="xdocLabel"><tr>
<td class="xdocLabelLeft"><tt><span class="xdoc-id-meta2dcl"></span></tt>Configuration settings</td>
<td class="xdocLabelRight"></td>
</tr></table>
<div class="xdocSynMdcl">
<div class="xdocSynCode">
<tt></tt><tt></tt>Cache.<span class="xdoc-id">branchPredictionEnabled</span> = <i><span class="xdoc-kw2">Bool</span></i> <span class="xdoc-kw2">true</span>;
</div>
</div>
<div class="xdocSynSpacer">&nbsp;</div>
<span id="xdoc-sect-1"></span>
<div class="xdocSect">DETAILS</div>
<div class="xdocText">This flag controls whether Branch Prediction should be automatically
  enabled or disabled during system startup.</div>
<span id="xdoc-sect-2"></span>
<div class="xdocSect">NOTE</div>
<div class="xdocText">Upon reset, the A9's Program Flow Prediction (Branch Prediction) 
  feature is disabled.</div>
<div class="xdocSect">C SYNOPSIS</div>
<div class="xdocText"><a class="xdoc-link" href="#branch.Prediction.Enabled" title="Cache_branchPredictionEnabled">Cache_branchPredictionEnabled</a></div>
<div class="xdocSynSpacer">&nbsp;</div>
<a class="xdocAnchor" id="metaconfigure.L2.Sram"></a>
<table class="xdocHdr"><tr>
<td class="xdocHdrTitle"><span class="xdoc-kw1">config</span> <span class="xdoc-id">Cache.</span><span class="xdoc-id">configureL2Sram</span>&nbsp;&nbsp;<small><span class="xdocSynSum">//&nbsp;module-wide</span></small></td>
<td class="xdocHdrArrow">
<a class="xdocHdrLink" href="../../../../../ti/sysbios/family/arm/a9/Cache.html" title="module Cache"><img class="xdocHdrArrow" src="../../../../../Arrow_up.png"/></a></td>
</table>
<div class=xdocHdrIndex><a class=xdocHdrIndex title="right-click to capture" href="../../../../../index.html#ti/sysbios/family/arm/a9/Cache.html#configure.L2.Sram">index URL</a></div>
<p class="xdocHdrSummaryDcl">Configure L2 as cache or SRAM memory</p>
<span id='meta-synop'></span>
<table class="xdocLabel"><tr>
<td class="xdocLabelLeft"><tt><span class="xdoc-id-meta2dcl"></span></tt>Configuration settings</td>
<td class="xdocLabelRight"></td>
</tr></table>
<div class="xdocSynMdcl">
<div class="xdocSynCode">
<tt></tt><tt></tt>Cache.<span class="xdoc-id">configureL2Sram</span> = <i><span class="xdoc-kw2">Bool</span></i> <span class="xdoc-kw2">false</span>;
</div>
</div>
<div class="xdocSynSpacer">&nbsp;</div>
<span id="xdoc-sect-1"></span>
<div class="xdocSect">DETAILS</div>
<div class="xdocText">By default, when the device resets, it will be set
  as cache. If this parameter is set to "true",
  L2 cache will be configured as SRAM memory during
  startup.</div>
<span id="xdoc-sect-2"></span>
<div class="xdocSect">NOTE</div>
<div class="xdocText">This config param is only supported on AM437X.</div>
<div class="xdocSect">C SYNOPSIS</div>
<div class="xdocText"><a class="xdoc-link" href="#configure.L2.Sram" title="Cache_configureL2Sram">Cache_configureL2Sram</a></div>
<div class="xdocSynSpacer">&nbsp;</div>
<a class="xdocAnchor" id="metaenable.Cache"></a>
<table class="xdocHdr"><tr>
<td class="xdocHdrTitle"><span class="xdoc-kw1">config</span> <span class="xdoc-id">Cache.</span><span class="xdoc-id">enableCache</span>&nbsp;&nbsp;<small><span class="xdocSynSum">//&nbsp;module-wide</span></small></td>
<td class="xdocHdrArrow">
<a class="xdocHdrLink" href="../../../../../ti/sysbios/family/arm/a9/Cache.html" title="module Cache"><img class="xdocHdrArrow" src="../../../../../Arrow_up.png"/></a></td>
</table>
<div class=xdocHdrIndex><a class=xdocHdrIndex title="right-click to capture" href="../../../../../index.html#ti/sysbios/family/arm/a9/Cache.html#enable.Cache">index URL</a></div>
<p class="xdocHdrSummaryDcl">Enable L1 and L2 data and program caches</p>
<span id='meta-synop'></span>
<table class="xdocLabel"><tr>
<td class="xdocLabelLeft"><tt><span class="xdoc-id-meta2dcl"></span></tt>Configuration settings</td>
<td class="xdocLabelRight"></td>
</tr></table>
<div class="xdocSynMdcl">
<div class="xdocSynCode">
<tt></tt><tt></tt>Cache.<span class="xdoc-id">enableCache</span> = <i><span class="xdoc-kw2">Bool</span></i> <span class="xdoc-kw2">true</span>;
</div>
</div>
<div class="xdocSynSpacer">&nbsp;</div>
<span id="xdoc-sect-1"></span>
<div class="xdocSect">DETAILS</div>
<div class="xdocText">To enable a subset of the caches, set this parameter
  to 'false' and call Cache_enable() within main, passing it only 
  the <a class="xdoc-link" href="Cache.html#.Type" title="Cache.Type">Cache_Type(s)</a> to be enabled.</div>
<div class="xdocText">Data caching requires the MMU and the memory section/page
  descriptor cacheable attribute to be enabled.</div>
<div class="xdocSect">C SYNOPSIS</div>
<div class="xdocText"><a class="xdoc-link" href="#enable.Cache" title="Cache_enableCache">Cache_enableCache</a></div>
<div class="xdocSynSpacer">&nbsp;</div>
<a class="xdocAnchor" id="metaenable.L2.Interrupt"></a>
<table class="xdocHdr"><tr>
<td class="xdocHdrTitle"><span class="xdoc-kw1">config</span> <span class="xdoc-id">Cache.</span><span class="xdoc-id">enableL2Interrupt</span>&nbsp;&nbsp;<small><span class="xdocSynSum">//&nbsp;module-wide</span></small></td>
<td class="xdocHdrArrow">
<a class="xdocHdrLink" href="../../../../../ti/sysbios/family/arm/a9/Cache.html" title="module Cache"><img class="xdocHdrArrow" src="../../../../../Arrow_up.png"/></a></td>
</table>
<div class=xdocHdrIndex><a class=xdocHdrIndex title="right-click to capture" href="../../../../../index.html#ti/sysbios/family/arm/a9/Cache.html#enable.L2.Interrupt">index URL</a></div>
<p class="xdocHdrSummaryDcl">This flag controls whether L2 Cache Controller interrupt is enabled.
  (default is true)</p>
<span id='meta-synop'></span>
<table class="xdocLabel"><tr>
<td class="xdocLabelLeft"><tt><span class="xdoc-id-meta2dcl"></span></tt>Configuration settings</td>
<td class="xdocLabelRight"></td>
</tr></table>
<div class="xdocSynMdcl">
<div class="xdocSynCode">
<tt></tt><tt></tt>Cache.<span class="xdoc-id">enableL2Interrupt</span> = <i><span class="xdoc-kw2">Bool</span></i> <span class="xdoc-kw2">true</span>;
</div>
</div>
<div class="xdocSynSpacer">&nbsp;</div>
<span id="xdoc-sect-1"></span>
<div class="xdocSect">DETAILS</div>
<div class="xdocText">If this flag is enabled, this cache module will enable all L2 cache
  controller interrupts and register a L2 cache interrupt handler that
  will call the l2InterruptFunc if a callback function is registered.
  The callback function is passed the contents of the Masked Interrupt
  Status Register.</div>
<div class="xdocText">The L2 cache interrupt handler will detect any L2 cache errors
  and the errors will be visible in this module's ROV view. The handler
  also ackowledges the interrupt.</div>
<div class="xdocSect">C SYNOPSIS</div>
<div class="xdocText"><a class="xdoc-link" href="#enable.L2.Interrupt" title="Cache_enableL2Interrupt">Cache_enableL2Interrupt</a></div>
<div class="xdocSynSpacer">&nbsp;</div>
<a class="xdocAnchor" id="metal2.Data.Prefetch.Enable"></a>
<table class="xdocHdr"><tr>
<td class="xdocHdrTitle"><span class="xdoc-kw1">config</span> <span class="xdoc-id">Cache.</span><span class="xdoc-id">l2DataPrefetchEnable</span>&nbsp;&nbsp;<small><span class="xdocSynSum">//&nbsp;module-wide</span></small></td>
<td class="xdocHdrArrow">
<a class="xdocHdrLink" href="../../../../../ti/sysbios/family/arm/a9/Cache.html" title="module Cache"><img class="xdocHdrArrow" src="../../../../../Arrow_up.png"/></a></td>
</table>
<div class=xdocHdrIndex><a class=xdocHdrIndex title="right-click to capture" href="../../../../../index.html#ti/sysbios/family/arm/a9/Cache.html#l2.Data.Prefetch.Enable">index URL</a></div>
<p class="xdocHdrSummaryDcl">Enable L2 Data prefetching</p>
<span id='meta-synop'></span>
<table class="xdocLabel"><tr>
<td class="xdocLabelLeft"><tt><span class="xdoc-id-meta2dcl"></span></tt>Configuration settings</td>
<td class="xdocLabelRight"></td>
</tr></table>
<div class="xdocSynMdcl">
<div class="xdocSynCode">
<tt></tt><tt></tt>Cache.<span class="xdoc-id">l2DataPrefetchEnable</span> = <i><span class="xdoc-kw2">Bool</span></i> <span class="xdoc-kw2">true</span>;
</div>
</div>
<div class="xdocSynSpacer">&nbsp;</div>
<div class="xdocSect">C SYNOPSIS</div>
<div class="xdocText"><a class="xdoc-link" href="#l2.Data.Prefetch.Enable" title="Cache_l2DataPrefetchEnable">Cache_l2DataPrefetchEnable</a></div>
<div class="xdocSynSpacer">&nbsp;</div>
<a class="xdocAnchor" id="metal2.Double.Linefill.Enable"></a>
<table class="xdocHdr"><tr>
<td class="xdocHdrTitle"><span class="xdoc-kw1">config</span> <span class="xdoc-id">Cache.</span><span class="xdoc-id">l2DoubleLinefillEnable</span>&nbsp;&nbsp;<small><span class="xdocSynSum">//&nbsp;module-wide</span></small></td>
<td class="xdocHdrArrow">
<a class="xdocHdrLink" href="../../../../../ti/sysbios/family/arm/a9/Cache.html" title="module Cache"><img class="xdocHdrArrow" src="../../../../../Arrow_up.png"/></a></td>
</table>
<div class=xdocHdrIndex><a class=xdocHdrIndex title="right-click to capture" href="../../../../../index.html#ti/sysbios/family/arm/a9/Cache.html#l2.Double.Linefill.Enable">index URL</a></div>
<p class="xdocHdrSummaryDcl">Enable L2 Double Linefill</p>
<span id='meta-synop'></span>
<table class="xdocLabel"><tr>
<td class="xdocLabelLeft"><tt><span class="xdoc-id-meta2dcl"></span></tt>Configuration settings</td>
<td class="xdocLabelRight"></td>
</tr></table>
<div class="xdocSynMdcl">
<div class="xdocSynCode">
<tt></tt><tt></tt>Cache.<span class="xdoc-id">l2DoubleLinefillEnable</span> = <i><span class="xdoc-kw2">Bool</span></i> <span class="xdoc-kw2">true</span>;
</div>
</div>
<div class="xdocSynSpacer">&nbsp;</div>
<span id="xdoc-sect-1"></span>
<div class="xdocSect">NOTE</div>
<div class="xdocText">This config param is only supported on AM437X.</div>
<div class="xdocSect">C SYNOPSIS</div>
<div class="xdocText"><a class="xdoc-link" href="#l2.Double.Linefill.Enable" title="Cache_l2DoubleLinefillEnable">Cache_l2DoubleLinefillEnable</a></div>
<div class="xdocSynSpacer">&nbsp;</div>
<a class="xdocAnchor" id="metal2.Incr.Double.Linefill.Enable"></a>
<table class="xdocHdr"><tr>
<td class="xdocHdrTitle"><span class="xdoc-kw1">config</span> <span class="xdoc-id">Cache.</span><span class="xdoc-id">l2IncrDoubleLinefillEnable</span>&nbsp;&nbsp;<small><span class="xdocSynSum">//&nbsp;module-wide</span></small></td>
<td class="xdocHdrArrow">
<a class="xdocHdrLink" href="../../../../../ti/sysbios/family/arm/a9/Cache.html" title="module Cache"><img class="xdocHdrArrow" src="../../../../../Arrow_up.png"/></a></td>
</table>
<div class=xdocHdrIndex><a class=xdocHdrIndex title="right-click to capture" href="../../../../../index.html#ti/sysbios/family/arm/a9/Cache.html#l2.Incr.Double.Linefill.Enable">index URL</a></div>
<p class="xdocHdrSummaryDcl">Enable L2 Double Linefill on Incrementing reads</p>
<span id='meta-synop'></span>
<table class="xdocLabel"><tr>
<td class="xdocLabelLeft"><tt><span class="xdoc-id-meta2dcl"></span></tt>Configuration settings</td>
<td class="xdocLabelRight"></td>
</tr></table>
<div class="xdocSynMdcl">
<div class="xdocSynCode">
<tt></tt><tt></tt>Cache.<span class="xdoc-id">l2IncrDoubleLinefillEnable</span> = <i><span class="xdoc-kw2">Bool</span></i> <span class="xdoc-kw2">false</span>;
</div>
</div>
<div class="xdocSynSpacer">&nbsp;</div>
<span id="xdoc-sect-1"></span>
<div class="xdocSect">NOTE</div>
<div class="xdocText">This config param is only supported on AM437X.</div>
<div class="xdocSect">C SYNOPSIS</div>
<div class="xdocText"><a class="xdoc-link" href="#l2.Incr.Double.Linefill.Enable" title="Cache_l2IncrDoubleLinefillEnable">Cache_l2IncrDoubleLinefillEnable</a></div>
<div class="xdocSynSpacer">&nbsp;</div>
<a class="xdocAnchor" id="metal2.Instruction.Prefetch.Enable"></a>
<table class="xdocHdr"><tr>
<td class="xdocHdrTitle"><span class="xdoc-kw1">config</span> <span class="xdoc-id">Cache.</span><span class="xdoc-id">l2InstructionPrefetchEnable</span>&nbsp;&nbsp;<small><span class="xdocSynSum">//&nbsp;module-wide</span></small></td>
<td class="xdocHdrArrow">
<a class="xdocHdrLink" href="../../../../../ti/sysbios/family/arm/a9/Cache.html" title="module Cache"><img class="xdocHdrArrow" src="../../../../../Arrow_up.png"/></a></td>
</table>
<div class=xdocHdrIndex><a class=xdocHdrIndex title="right-click to capture" href="../../../../../index.html#ti/sysbios/family/arm/a9/Cache.html#l2.Instruction.Prefetch.Enable">index URL</a></div>
<p class="xdocHdrSummaryDcl">Enable L2 Instruction prefetching</p>
<span id='meta-synop'></span>
<table class="xdocLabel"><tr>
<td class="xdocLabelLeft"><tt><span class="xdoc-id-meta2dcl"></span></tt>Configuration settings</td>
<td class="xdocLabelRight"></td>
</tr></table>
<div class="xdocSynMdcl">
<div class="xdocSynCode">
<tt></tt><tt></tt>Cache.<span class="xdoc-id">l2InstructionPrefetchEnable</span> = <i><span class="xdoc-kw2">Bool</span></i> <span class="xdoc-kw2">true</span>;
</div>
</div>
<div class="xdocSynSpacer">&nbsp;</div>
<div class="xdocSect">C SYNOPSIS</div>
<div class="xdocText"><a class="xdoc-link" href="#l2.Instruction.Prefetch.Enable" title="Cache_l2InstructionPrefetchEnable">Cache_l2InstructionPrefetchEnable</a></div>
<div class="xdocSynSpacer">&nbsp;</div>
<a class="xdocAnchor" id="metal2.Interrupt.Func"></a>
<table class="xdocHdr"><tr>
<td class="xdocHdrTitle"><span class="xdoc-kw1">config</span> <span class="xdoc-id">Cache.</span><span class="xdoc-id">l2InterruptFunc</span>&nbsp;&nbsp;<small><span class="xdocSynSum">//&nbsp;module-wide</span></small></td>
<td class="xdocHdrArrow">
<a class="xdocHdrLink" href="../../../../../ti/sysbios/family/arm/a9/Cache.html" title="module Cache"><img class="xdocHdrArrow" src="../../../../../Arrow_up.png"/></a></td>
</table>
<div class=xdocHdrIndex><a class=xdocHdrIndex title="right-click to capture" href="../../../../../index.html#ti/sysbios/family/arm/a9/Cache.html#l2.Interrupt.Func">index URL</a></div>
<p class="xdocHdrSummaryDcl">Function called when a L2 cache Interrupt occurs</p>
<span id='meta-synop'></span>
<table class="xdocLabel"><tr>
<td class="xdocLabelLeft"><tt><span class="xdoc-id-meta2dcl"></span></tt>Configuration settings</td>
<td class="xdocLabelRight"></td>
</tr></table>
<div class="xdocSynMdcl">
<div class="xdocSynCode">
<tt></tt><tt></tt>Cache.<span class="xdoc-id">l2InterruptFunc</span> = <i><span class="xdoc-kw2">Void</span>(*)(<span class="xdoc-kw2">UArg</span>)</i> <span class="xdoc-kw2">null</span>;
</div>
</div>
<div class="xdocSynSpacer">&nbsp;</div>
<span id="xdoc-sect-1"></span>
<div class="xdocSect">DETAILS</div>
<div class="xdocText">The function is passed the contents of the Masked Interrupt Status
  Register as an argument.</div>
<div class="xdocText"><PRE class="Example">  Masked Interrupt Status Register bit assignments
   ----------------------------------------------------------------------
  |  Bits | Field                                        | Description   |
   ----------------------------------------------------------------------
  |  31:9 | Reserved                                     | Read as 0     |
   ----------------------------------------------------------------------
  |   8   | Decode error received on master port from L3 |               |
   ------------------------------------------------------                |
  |   7   | Slave error received on master port from L3  | A 1 indicates |
   ------------------------------------------------------  the status of |
  |   6   | Error on L2 data RAM read                    | the input line|
   ------------------------------------------------------  triggering    |
  |   5   | Error on L2 tag RAM read                     | an interrupt. |
   ------------------------------------------------------                |
  |   4   | Error on L2 data RAM write                   | A 0 indicates |
   ------------------------------------------------------  either no     |
  |   3   | Error on L2 tag RAM write                    | interrupt has |
   ------------------------------------------------------  been generated|
  |   2   | Parity error on L2 data RAM read             | or the        |
   ------------------------------------------------------  interrupt is  |
  |   1   | Parity error on L2 tag RAM read              | masked.       |
   ------------------------------------------------------                |
  |   0   | Event counter 0/1 overflow/increment         |               |
   ----------------------------------------------------------------------
</PRE></div>
<div class="xdocSect">C SYNOPSIS</div>
<div class="xdocText"><a class="xdoc-link" href="#l2.Interrupt.Func" title="Cache_l2InterruptFunc">Cache_l2InterruptFunc</a></div>
<div class="xdocSynSpacer">&nbsp;</div>
<a class="xdocAnchor" id="metal2.Interrupt.Mask"></a>
<table class="xdocHdr"><tr>
<td class="xdocHdrTitle"><span class="xdoc-kw1">config</span> <span class="xdoc-id">Cache.</span><span class="xdoc-id">l2InterruptMask</span>&nbsp;&nbsp;<small><span class="xdocSynSum">//&nbsp;module-wide</span></small></td>
<td class="xdocHdrArrow">
<a class="xdocHdrLink" href="../../../../../ti/sysbios/family/arm/a9/Cache.html" title="module Cache"><img class="xdocHdrArrow" src="../../../../../Arrow_up.png"/></a></td>
</table>
<div class=xdocHdrIndex><a class=xdocHdrIndex title="right-click to capture" href="../../../../../index.html#ti/sysbios/family/arm/a9/Cache.html#l2.Interrupt.Mask">index URL</a></div>
<p class="xdocHdrSummaryDcl">L2 cache Interrupt mask</p>
<span id='meta-synop'></span>
<table class="xdocLabel"><tr>
<td class="xdocLabelLeft"><tt><span class="xdoc-id-meta2dcl"></span></tt>Configuration settings</td>
<td class="xdocLabelRight"></td>
</tr></table>
<div class="xdocSynMdcl">
<div class="xdocSynCode">
<tt></tt><tt></tt>Cache.<span class="xdoc-id">l2InterruptMask</span> = <i><span class="xdoc-kw2">UInt32</span></i> 0x1FF;
</div>
</div>
<div class="xdocSynSpacer">&nbsp;</div>
<span id="xdoc-sect-1"></span>
<div class="xdocSect">DETAILS</div>
<div class="xdocText">This mask controls which L2 cache Interrupts are enabled when
  <a class="xdoc-link" href="Cache.html#enable.L2.Interrupt" title="enableL2Interrupt">enableL2Interrupt</a> is true. By default, all interrupts
  are enabled.</div>
<div class="xdocSect">C SYNOPSIS</div>
<div class="xdocText"><a class="xdoc-link" href="#l2.Interrupt.Mask" title="Cache_l2InterruptMask">Cache_l2InterruptMask</a></div>
<div class="xdocSynSpacer">&nbsp;</div>
<a class="xdocAnchor" id="metal2.Prefetch.Drop.Enable"></a>
<table class="xdocHdr"><tr>
<td class="xdocHdrTitle"><span class="xdoc-kw1">config</span> <span class="xdoc-id">Cache.</span><span class="xdoc-id">l2PrefetchDropEnable</span>&nbsp;&nbsp;<small><span class="xdocSynSum">//&nbsp;module-wide</span></small></td>
<td class="xdocHdrArrow">
<a class="xdocHdrLink" href="../../../../../ti/sysbios/family/arm/a9/Cache.html" title="module Cache"><img class="xdocHdrArrow" src="../../../../../Arrow_up.png"/></a></td>
</table>
<div class=xdocHdrIndex><a class=xdocHdrIndex title="right-click to capture" href="../../../../../index.html#ti/sysbios/family/arm/a9/Cache.html#l2.Prefetch.Drop.Enable">index URL</a></div>
<p class="xdocHdrSummaryDcl">Enable L2 prefetch drop</p>
<span id='meta-synop'></span>
<table class="xdocLabel"><tr>
<td class="xdocLabelLeft"><tt><span class="xdoc-id-meta2dcl"></span></tt>Configuration settings</td>
<td class="xdocLabelRight"></td>
</tr></table>
<div class="xdocSynMdcl">
<div class="xdocSynCode">
<tt></tt><tt></tt>Cache.<span class="xdoc-id">l2PrefetchDropEnable</span> = <i><span class="xdoc-kw2">Bool</span></i> <span class="xdoc-kw2">false</span>;
</div>
</div>
<div class="xdocSynSpacer">&nbsp;</div>
<span id="xdoc-sect-1"></span>
<div class="xdocSect">NOTE</div>
<div class="xdocText">This config param is only supported on AM437X.</div>
<div class="xdocSect">C SYNOPSIS</div>
<div class="xdocText"><a class="xdoc-link" href="#l2.Prefetch.Drop.Enable" title="Cache_l2PrefetchDropEnable">Cache_l2PrefetchDropEnable</a></div>
<div class="xdocSynSpacer">&nbsp;</div>
<a class="xdocAnchor" id="metal2.Prefetch.Offset"></a>
<table class="xdocHdr"><tr>
<td class="xdocHdrTitle"><span class="xdoc-kw1">config</span> <span class="xdoc-id">Cache.</span><span class="xdoc-id">l2PrefetchOffset</span>&nbsp;&nbsp;<small><span class="xdocSynSum">//&nbsp;module-wide</span></small></td>
<td class="xdocHdrArrow">
<a class="xdocHdrLink" href="../../../../../ti/sysbios/family/arm/a9/Cache.html" title="module Cache"><img class="xdocHdrArrow" src="../../../../../Arrow_up.png"/></a></td>
</table>
<div class=xdocHdrIndex><a class=xdocHdrIndex title="right-click to capture" href="../../../../../index.html#ti/sysbios/family/arm/a9/Cache.html#l2.Prefetch.Offset">index URL</a></div>
<p class="xdocHdrSummaryDcl">Prefetch offset for subsequent cache line prefetches</p>
<span id='meta-synop'></span>
<table class="xdocLabel"><tr>
<td class="xdocLabelLeft"><tt><span class="xdoc-id-meta2dcl"></span></tt>Configuration settings</td>
<td class="xdocLabelRight"></td>
</tr></table>
<div class="xdocSynMdcl">
<div class="xdocSynCode">
<tt></tt><tt></tt>Cache.<span class="xdoc-id">l2PrefetchOffset</span> = <i><span class="xdoc-kw2">UInt8</span></i> 0;
</div>
</div>
<div class="xdocSynSpacer">&nbsp;</div>
<span id="xdoc-sect-1"></span>
<div class="xdocSect">DETAILS</div>
<div class="xdocText">L2C-310 supports offset values of 0-7, 15, 23 and 31 only.</div>
<span id="xdoc-sect-2"></span>
<div class="xdocSect">NOTE</div>
<div class="xdocText">This field has affect only if L2 data/instruction
  prefetching is enabled.</div>
<div class="xdocSect">C SYNOPSIS</div>
<div class="xdocText"><a class="xdoc-link" href="#l2.Prefetch.Offset" title="Cache_l2PrefetchOffset">Cache_l2PrefetchOffset</a></div>
<div class="xdocSynSpacer">&nbsp;</div>
<a class="xdocAnchor" id="metal2.Wrap.Double.Linefill.Enable"></a>
<table class="xdocHdr"><tr>
<td class="xdocHdrTitle"><span class="xdoc-kw1">config</span> <span class="xdoc-id">Cache.</span><span class="xdoc-id">l2WrapDoubleLinefillEnable</span>&nbsp;&nbsp;<small><span class="xdocSynSum">//&nbsp;module-wide</span></small></td>
<td class="xdocHdrArrow">
<a class="xdocHdrLink" href="../../../../../ti/sysbios/family/arm/a9/Cache.html" title="module Cache"><img class="xdocHdrArrow" src="../../../../../Arrow_up.png"/></a></td>
</table>
<div class=xdocHdrIndex><a class=xdocHdrIndex title="right-click to capture" href="../../../../../index.html#ti/sysbios/family/arm/a9/Cache.html#l2.Wrap.Double.Linefill.Enable">index URL</a></div>
<p class="xdocHdrSummaryDcl">Enable L2 Double Linefill on Wrapping reads</p>
<span id='meta-synop'></span>
<table class="xdocLabel"><tr>
<td class="xdocLabelLeft"><tt><span class="xdoc-id-meta2dcl"></span></tt>Configuration settings</td>
<td class="xdocLabelRight"></td>
</tr></table>
<div class="xdocSynMdcl">
<div class="xdocSynCode">
<tt></tt><tt></tt>Cache.<span class="xdoc-id">l2WrapDoubleLinefillEnable</span> = <i><span class="xdoc-kw2">Bool</span></i> <span class="xdoc-kw2">false</span>;
</div>
</div>
<div class="xdocSynSpacer">&nbsp;</div>
<span id="xdoc-sect-1"></span>
<div class="xdocSect">NOTE</div>
<div class="xdocText">This config param is only supported on AM437X.</div>
<div class="xdocSect">C SYNOPSIS</div>
<div class="xdocText"><a class="xdoc-link" href="#l2.Wrap.Double.Linefill.Enable" title="Cache_l2WrapDoubleLinefillEnable">Cache_l2WrapDoubleLinefillEnable</a></div>
<div class="xdocSynSpacer">&nbsp;</div>
<a class="xdocAnchor" id="metaunlock.L2.Cache"></a>
<table class="xdocHdr"><tr>
<td class="xdocHdrTitle"><span class="xdoc-kw1">config</span> <span class="xdoc-id">Cache.</span><span class="xdoc-id">unlockL2Cache</span>&nbsp;&nbsp;<small><span class="xdocSynSum">//&nbsp;module-wide</span></small></td>
<td class="xdocHdrArrow">
<a class="xdocHdrLink" href="../../../../../ti/sysbios/family/arm/a9/Cache.html" title="module Cache"><img class="xdocHdrArrow" src="../../../../../Arrow_up.png"/></a></td>
</table>
<div class=xdocHdrIndex><a class=xdocHdrIndex title="right-click to capture" href="../../../../../index.html#ti/sysbios/family/arm/a9/Cache.html#unlock.L2.Cache">index URL</a></div>
<p class="xdocHdrSummaryDcl">Unlock all L2 cache ways at startup, default is true</p>
<span id='meta-synop'></span>
<table class="xdocLabel"><tr>
<td class="xdocLabelLeft"><tt><span class="xdoc-id-meta2dcl"></span></tt>Configuration settings</td>
<td class="xdocLabelRight"></td>
</tr></table>
<div class="xdocSynMdcl">
<div class="xdocSynCode">
<tt></tt><tt></tt>Cache.<span class="xdoc-id">unlockL2Cache</span> = <i><span class="xdoc-kw2">Bool</span></i> <span class="xdoc-kw2">true</span>;
</div>
</div>
<div class="xdocSynSpacer">&nbsp;</div>
<span id="xdoc-sect-1"></span>
<div class="xdocSect">DETAILS</div>
<div class="xdocText">Ordinarily, the L2 cache ways should all be unlocked at
  system startup.</div>
<div class="xdocText">During development using CCS, if the application exits
  while L2 cache ways are locked, the soft-reset function
  DOES NOT unlock the L2 cache ways. To overcome this problem,
  the L2 cache ways are unlocked during Cache module startup.</div>
<div class="xdocText">If for any reason this behavior is undesirable, setting this
  config parameter to false will disable the automatic unlocking
  of the L2 cache ways.</div>
<div class="xdocSect">C SYNOPSIS</div>
<div class="xdocText"><a class="xdoc-link" href="#unlock.L2.Cache" title="Cache_unlockL2Cache">Cache_unlockL2Cache</a></div>
<div class="xdocSynSpacer">&nbsp;</div>
<a class="xdocAnchor" id="common$"></a>
<table class="xdocHdr"><tr>
<td class="xdocHdrTitle"><span class="xdoc-kw1">metaonly </span><span class="xdoc-kw1">config</span> <span class="xdoc-id">Cache.</span><span class="xdoc-id">common$</span>&nbsp;&nbsp;<small><span class="xdocSynSum">//&nbsp;module-wide</span></small></td>
<td class="xdocHdrArrow">
<a class="xdocHdrLink" href="../../../../../ti/sysbios/family/arm/a9/Cache.html" title="module Cache"><img class="xdocHdrArrow" src="../../../../../Arrow_up.png"/></a></td>
</table>
<div class=xdocHdrIndex><a class=xdocHdrIndex title="right-click to capture" href="../../../../../index.html#ti/sysbios/family/arm/a9/Cache.html#common$">index URL</a></div>
<p class="xdocHdrSummaryDcl">Common module configuration parameters</p>
<span id='meta-synop'></span>
<table class="xdocLabel"><tr>
<td class="xdocLabelLeft"><tt><span class="xdoc-id-meta2dcl"></span></tt>Configuration settings</td>
<td class="xdocLabelRight"></td>
</tr></table>
<div class="xdocSynMdcl">
<div class="xdocSynCode">
<tt></tt><tt></tt>Cache.<span class="xdoc-id">common$</span> = <i><a class="xdoc-link" href="../../../../../xdc/runtime/Types.html#.Common$" title="xdc.runtime.Types.Common$">Types.Common$</a></i> <span class="xdoc-kw2">undefined</span>;
</div>
</div>
<div class="xdocSynSpacer">&nbsp;</div>
<span id="xdoc-sect-1"></span>
<div class="xdocSect">DETAILS</div>
<div class="xdocText">All modules have this configuration parameter.  Its name
  contains the '$' character to ensure it does not conflict with
  configuration parameters declared by the module.  This allows
  new configuration parameters to be added in the future without
  any chance of breaking existing modules.</div>
</div>
<div id="xdocDate">generated on Wed, 22 Aug 2018 13:27:05 GMT</div>
</div></div></body>
</html>
