Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -o /home/ise/xilinixsshare/projekt/T18_TimerTB_isim_beh.exe -prj /home/ise/xilinixsshare/projekt/T18_TimerTB_beh.prj work.T18_TimerTB 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Parsing VHDL file "/home/ise/xilinixsshare/projekt/T18_timer.vhd" into library work
Parsing VHDL file "/home/ise/xilinixsshare/projekt/T18_TimerTB.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 96824 KB
Fuse CPU Usage: 1460 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture rt1 of entity T18_Timer [\T18_Timer(10)\]
Compiling architecture sim of entity t18_timertb
Time Resolution for simulation is 1ps.
Compiled 6 VHDL Units
Built simulation executable /home/ise/xilinixsshare/projekt/T18_TimerTB_isim_beh.exe
Fuse Memory Usage: 111584 KB
Fuse CPU Usage: 1700 ms
GCC CPU Usage: 280 ms
