# 5_Stage_Pipeline_RISCV_Processor
This Project describes a classic 5-stage Pipeline RISC-V Processor made entirely using Verilog HDL. 
