{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 15 15:57:23 2014 " "Info: Processing started: Wed Oct 15 15:57:23 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off GeneralDatapath -c GeneralDatapath --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off GeneralDatapath -c GeneralDatapath --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "GeneralDatapath.v" "" { Text "C:/Users/Student/Desktop/ASICandFPGAProject/General Datapath(WYY)/GeneralDatapath.v" 3 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock memory RAM_8bits:comb_42\|altsyncram:RAM_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~portb_address_reg0 register Register_8bits:comb_4\|out\[2\] 138.2 MHz 7.236 ns Internal " "Info: Clock \"clock\" has Internal fmax of 138.2 MHz between source memory \"RAM_8bits:comb_42\|altsyncram:RAM_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~portb_address_reg0\" and destination register \"Register_8bits:comb_4\|out\[2\]\" (period= 7.236 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.926 ns + Longest memory register " "Info: + Longest memory to register delay is 6.926 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns RAM_8bits:comb_42\|altsyncram:RAM_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~portb_address_reg0 1 MEM M4K_X17_Y7 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X17_Y7; Fanout = 8; MEM Node = 'RAM_8bits:comb_42\|altsyncram:RAM_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~portb_address_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_ohd1.tdf" "" { Text "C:/Users/Student/Desktop/ASICandFPGAProject/General Datapath(WYY)/db/altsyncram_ohd1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.374 ns) 3.374 ns RAM_8bits:comb_42\|altsyncram:RAM_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0 2 MEM M4K_X17_Y7 3 " "Info: 2: + IC(0.000 ns) + CELL(3.374 ns) = 3.374 ns; Loc. = M4K_X17_Y7; Fanout = 3; MEM Node = 'RAM_8bits:comb_42\|altsyncram:RAM_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.374 ns" { RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0 } "NODE_NAME" } } { "db/altsyncram_ohd1.tdf" "" { Text "C:/Users/Student/Desktop/ASICandFPGAProject/General Datapath(WYY)/db/altsyncram_ohd1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.768 ns) + CELL(0.178 ns) 4.320 ns Add0~7 3 COMB LCCOMB_X19_Y7_N30 2 " "Info: 3: + IC(0.768 ns) + CELL(0.178 ns) = 4.320 ns; Loc. = LCCOMB_X19_Y7_N30; Fanout = 2; COMB Node = 'Add0~7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.946 ns" { RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0 Add0~7 } "NODE_NAME" } } { "GeneralDatapath.v" "" { Text "C:/Users/Student/Desktop/ASICandFPGAProject/General Datapath(WYY)/GeneralDatapath.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.298 ns) + CELL(0.495 ns) 5.113 ns Add0~11 4 COMB LCCOMB_X19_Y7_N12 2 " "Info: 4: + IC(0.298 ns) + CELL(0.495 ns) = 5.113 ns; Loc. = LCCOMB_X19_Y7_N12; Fanout = 2; COMB Node = 'Add0~11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.793 ns" { Add0~7 Add0~11 } "NODE_NAME" } } { "GeneralDatapath.v" "" { Text "C:/Users/Student/Desktop/ASICandFPGAProject/General Datapath(WYY)/GeneralDatapath.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 5.287 ns Add0~16 5 COMB LCCOMB_X19_Y7_N14 2 " "Info: 5: + IC(0.000 ns) + CELL(0.174 ns) = 5.287 ns; Loc. = LCCOMB_X19_Y7_N14; Fanout = 2; COMB Node = 'Add0~16'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { Add0~11 Add0~16 } "NODE_NAME" } } { "GeneralDatapath.v" "" { Text "C:/Users/Student/Desktop/ASICandFPGAProject/General Datapath(WYY)/GeneralDatapath.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 5.745 ns Add0~20 6 COMB LCCOMB_X19_Y7_N16 1 " "Info: 6: + IC(0.000 ns) + CELL(0.458 ns) = 5.745 ns; Loc. = LCCOMB_X19_Y7_N16; Fanout = 1; COMB Node = 'Add0~20'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { Add0~16 Add0~20 } "NODE_NAME" } } { "GeneralDatapath.v" "" { Text "C:/Users/Student/Desktop/ASICandFPGAProject/General Datapath(WYY)/GeneralDatapath.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(0.322 ns) 6.367 ns Add0~22 7 COMB LCCOMB_X19_Y7_N6 1 " "Info: 7: + IC(0.300 ns) + CELL(0.322 ns) = 6.367 ns; Loc. = LCCOMB_X19_Y7_N6; Fanout = 1; COMB Node = 'Add0~22'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.622 ns" { Add0~20 Add0~22 } "NODE_NAME" } } { "GeneralDatapath.v" "" { Text "C:/Users/Student/Desktop/ASICandFPGAProject/General Datapath(WYY)/GeneralDatapath.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.285 ns) + CELL(0.178 ns) 6.830 ns Add0~23 8 COMB LCCOMB_X19_Y7_N8 1 " "Info: 8: + IC(0.285 ns) + CELL(0.178 ns) = 6.830 ns; Loc. = LCCOMB_X19_Y7_N8; Fanout = 1; COMB Node = 'Add0~23'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.463 ns" { Add0~22 Add0~23 } "NODE_NAME" } } { "GeneralDatapath.v" "" { Text "C:/Users/Student/Desktop/ASICandFPGAProject/General Datapath(WYY)/GeneralDatapath.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 6.926 ns Register_8bits:comb_4\|out\[2\] 9 REG LCFF_X19_Y7_N9 5 " "Info: 9: + IC(0.000 ns) + CELL(0.096 ns) = 6.926 ns; Loc. = LCFF_X19_Y7_N9; Fanout = 5; REG Node = 'Register_8bits:comb_4\|out\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { Add0~23 Register_8bits:comb_4|out[2] } "NODE_NAME" } } { "../Register_8bits/Register_8bits.v" "" { Text "C:/Users/Student/Desktop/ASICandFPGAProject/Register_8bits/Register_8bits.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.275 ns ( 76.16 % ) " "Info: Total cell delay = 5.275 ns ( 76.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.651 ns ( 23.84 % ) " "Info: Total interconnect delay = 1.651 ns ( 23.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.926 ns" { RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0 Add0~7 Add0~11 Add0~16 Add0~20 Add0~22 Add0~23 Register_8bits:comb_4|out[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.926 ns" { RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 {} RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0 {} Add0~7 {} Add0~11 {} Add0~16 {} Add0~20 {} Add0~22 {} Add0~23 {} Register_8bits:comb_4|out[2] {} } { 0.000ns 0.000ns 0.768ns 0.298ns 0.000ns 0.000ns 0.300ns 0.285ns 0.000ns } { 0.000ns 3.374ns 0.178ns 0.495ns 0.174ns 0.458ns 0.322ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.114 ns - Smallest " "Info: - Smallest clock skew is -0.114 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.836 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.836 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "GeneralDatapath.v" "" { Text "C:/Users/Student/Desktop/ASICandFPGAProject/General Datapath(WYY)/GeneralDatapath.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clock~clkctrl 2 COMB CLKCTRL_G3 48 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 48; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clock clock~clkctrl } "NODE_NAME" } } { "GeneralDatapath.v" "" { Text "C:/Users/Student/Desktop/ASICandFPGAProject/General Datapath(WYY)/GeneralDatapath.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.970 ns) + CELL(0.602 ns) 2.836 ns Register_8bits:comb_4\|out\[2\] 3 REG LCFF_X19_Y7_N9 5 " "Info: 3: + IC(0.970 ns) + CELL(0.602 ns) = 2.836 ns; Loc. = LCFF_X19_Y7_N9; Fanout = 5; REG Node = 'Register_8bits:comb_4\|out\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { clock~clkctrl Register_8bits:comb_4|out[2] } "NODE_NAME" } } { "../Register_8bits/Register_8bits.v" "" { Text "C:/Users/Student/Desktop/ASICandFPGAProject/Register_8bits/Register_8bits.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.40 % ) " "Info: Total cell delay = 1.628 ns ( 57.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.208 ns ( 42.60 % ) " "Info: Total interconnect delay = 1.208 ns ( 42.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.836 ns" { clock clock~clkctrl Register_8bits:comb_4|out[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.836 ns" { clock {} clock~combout {} clock~clkctrl {} Register_8bits:comb_4|out[2] {} } { 0.000ns 0.000ns 0.238ns 0.970ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.950 ns - Longest memory " "Info: - Longest clock path from clock \"clock\" to source memory is 2.950 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "GeneralDatapath.v" "" { Text "C:/Users/Student/Desktop/ASICandFPGAProject/General Datapath(WYY)/GeneralDatapath.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clock~clkctrl 2 COMB CLKCTRL_G3 48 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 48; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clock clock~clkctrl } "NODE_NAME" } } { "GeneralDatapath.v" "" { Text "C:/Users/Student/Desktop/ASICandFPGAProject/General Datapath(WYY)/GeneralDatapath.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.903 ns) + CELL(0.783 ns) 2.950 ns RAM_8bits:comb_42\|altsyncram:RAM_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~portb_address_reg0 3 MEM M4K_X17_Y7 8 " "Info: 3: + IC(0.903 ns) + CELL(0.783 ns) = 2.950 ns; Loc. = M4K_X17_Y7; Fanout = 8; MEM Node = 'RAM_8bits:comb_42\|altsyncram:RAM_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~portb_address_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.686 ns" { clock~clkctrl RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_ohd1.tdf" "" { Text "C:/Users/Student/Desktop/ASICandFPGAProject/General Datapath(WYY)/db/altsyncram_ohd1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.809 ns ( 61.32 % ) " "Info: Total cell delay = 1.809 ns ( 61.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.141 ns ( 38.68 % ) " "Info: Total interconnect delay = 1.141 ns ( 38.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.950 ns" { clock clock~clkctrl RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.950 ns" { clock {} clock~combout {} clock~clkctrl {} RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.238ns 0.903ns } { 0.000ns 1.026ns 0.000ns 0.783ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.836 ns" { clock clock~clkctrl Register_8bits:comb_4|out[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.836 ns" { clock {} clock~combout {} clock~clkctrl {} Register_8bits:comb_4|out[2] {} } { 0.000ns 0.000ns 0.238ns 0.970ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.950 ns" { clock clock~clkctrl RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.950 ns" { clock {} clock~combout {} clock~clkctrl {} RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.238ns 0.903ns } { 0.000ns 1.026ns 0.000ns 0.783ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.234 ns + " "Info: + Micro clock to output delay of source is 0.234 ns" {  } { { "db/altsyncram_ohd1.tdf" "" { Text "C:/Users/Student/Desktop/ASICandFPGAProject/General Datapath(WYY)/db/altsyncram_ohd1.tdf" 39 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "../Register_8bits/Register_8bits.v" "" { Text "C:/Users/Student/Desktop/ASICandFPGAProject/Register_8bits/Register_8bits.v" 8 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.926 ns" { RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0 Add0~7 Add0~11 Add0~16 Add0~20 Add0~22 Add0~23 Register_8bits:comb_4|out[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.926 ns" { RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 {} RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0 {} Add0~7 {} Add0~11 {} Add0~16 {} Add0~20 {} Add0~22 {} Add0~23 {} Register_8bits:comb_4|out[2] {} } { 0.000ns 0.000ns 0.768ns 0.298ns 0.000ns 0.000ns 0.300ns 0.285ns 0.000ns } { 0.000ns 3.374ns 0.178ns 0.495ns 0.174ns 0.458ns 0.322ns 0.178ns 0.096ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.836 ns" { clock clock~clkctrl Register_8bits:comb_4|out[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.836 ns" { clock {} clock~combout {} clock~clkctrl {} Register_8bits:comb_4|out[2] {} } { 0.000ns 0.000ns 0.238ns 0.970ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.950 ns" { clock clock~clkctrl RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.950 ns" { clock {} clock~combout {} clock~clkctrl {} RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.238ns 0.903ns } { 0.000ns 1.026ns 0.000ns 0.783ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Register_8bits:comb_4\|out\[2\] Sub clock 6.861 ns register " "Info: tsu for register \"Register_8bits:comb_4\|out\[2\]\" (data pin = \"Sub\", clock pin = \"clock\") is 6.861 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.735 ns + Longest pin register " "Info: + Longest pin to register delay is 9.735 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.863 ns) 0.863 ns Sub 1 PIN PIN_AA10 9 " "Info: 1: + IC(0.000 ns) + CELL(0.863 ns) = 0.863 ns; Loc. = PIN_AA10; Fanout = 9; PIN Node = 'Sub'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sub } "NODE_NAME" } } { "GeneralDatapath.v" "" { Text "C:/Users/Student/Desktop/ASICandFPGAProject/General Datapath(WYY)/GeneralDatapath.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.944 ns) + CELL(0.322 ns) 7.129 ns Add0~7 2 COMB LCCOMB_X19_Y7_N30 2 " "Info: 2: + IC(5.944 ns) + CELL(0.322 ns) = 7.129 ns; Loc. = LCCOMB_X19_Y7_N30; Fanout = 2; COMB Node = 'Add0~7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.266 ns" { Sub Add0~7 } "NODE_NAME" } } { "GeneralDatapath.v" "" { Text "C:/Users/Student/Desktop/ASICandFPGAProject/General Datapath(WYY)/GeneralDatapath.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.298 ns) + CELL(0.495 ns) 7.922 ns Add0~11 3 COMB LCCOMB_X19_Y7_N12 2 " "Info: 3: + IC(0.298 ns) + CELL(0.495 ns) = 7.922 ns; Loc. = LCCOMB_X19_Y7_N12; Fanout = 2; COMB Node = 'Add0~11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.793 ns" { Add0~7 Add0~11 } "NODE_NAME" } } { "GeneralDatapath.v" "" { Text "C:/Users/Student/Desktop/ASICandFPGAProject/General Datapath(WYY)/GeneralDatapath.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 8.096 ns Add0~16 4 COMB LCCOMB_X19_Y7_N14 2 " "Info: 4: + IC(0.000 ns) + CELL(0.174 ns) = 8.096 ns; Loc. = LCCOMB_X19_Y7_N14; Fanout = 2; COMB Node = 'Add0~16'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { Add0~11 Add0~16 } "NODE_NAME" } } { "GeneralDatapath.v" "" { Text "C:/Users/Student/Desktop/ASICandFPGAProject/General Datapath(WYY)/GeneralDatapath.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 8.554 ns Add0~20 5 COMB LCCOMB_X19_Y7_N16 1 " "Info: 5: + IC(0.000 ns) + CELL(0.458 ns) = 8.554 ns; Loc. = LCCOMB_X19_Y7_N16; Fanout = 1; COMB Node = 'Add0~20'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { Add0~16 Add0~20 } "NODE_NAME" } } { "GeneralDatapath.v" "" { Text "C:/Users/Student/Desktop/ASICandFPGAProject/General Datapath(WYY)/GeneralDatapath.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(0.322 ns) 9.176 ns Add0~22 6 COMB LCCOMB_X19_Y7_N6 1 " "Info: 6: + IC(0.300 ns) + CELL(0.322 ns) = 9.176 ns; Loc. = LCCOMB_X19_Y7_N6; Fanout = 1; COMB Node = 'Add0~22'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.622 ns" { Add0~20 Add0~22 } "NODE_NAME" } } { "GeneralDatapath.v" "" { Text "C:/Users/Student/Desktop/ASICandFPGAProject/General Datapath(WYY)/GeneralDatapath.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.285 ns) + CELL(0.178 ns) 9.639 ns Add0~23 7 COMB LCCOMB_X19_Y7_N8 1 " "Info: 7: + IC(0.285 ns) + CELL(0.178 ns) = 9.639 ns; Loc. = LCCOMB_X19_Y7_N8; Fanout = 1; COMB Node = 'Add0~23'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.463 ns" { Add0~22 Add0~23 } "NODE_NAME" } } { "GeneralDatapath.v" "" { Text "C:/Users/Student/Desktop/ASICandFPGAProject/General Datapath(WYY)/GeneralDatapath.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 9.735 ns Register_8bits:comb_4\|out\[2\] 8 REG LCFF_X19_Y7_N9 5 " "Info: 8: + IC(0.000 ns) + CELL(0.096 ns) = 9.735 ns; Loc. = LCFF_X19_Y7_N9; Fanout = 5; REG Node = 'Register_8bits:comb_4\|out\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { Add0~23 Register_8bits:comb_4|out[2] } "NODE_NAME" } } { "../Register_8bits/Register_8bits.v" "" { Text "C:/Users/Student/Desktop/ASICandFPGAProject/Register_8bits/Register_8bits.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.908 ns ( 29.87 % ) " "Info: Total cell delay = 2.908 ns ( 29.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.827 ns ( 70.13 % ) " "Info: Total interconnect delay = 6.827 ns ( 70.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.735 ns" { Sub Add0~7 Add0~11 Add0~16 Add0~20 Add0~22 Add0~23 Register_8bits:comb_4|out[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.735 ns" { Sub {} Sub~combout {} Add0~7 {} Add0~11 {} Add0~16 {} Add0~20 {} Add0~22 {} Add0~23 {} Register_8bits:comb_4|out[2] {} } { 0.000ns 0.000ns 5.944ns 0.298ns 0.000ns 0.000ns 0.300ns 0.285ns 0.000ns } { 0.000ns 0.863ns 0.322ns 0.495ns 0.174ns 0.458ns 0.322ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "../Register_8bits/Register_8bits.v" "" { Text "C:/Users/Student/Desktop/ASICandFPGAProject/Register_8bits/Register_8bits.v" 8 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.836 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 2.836 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "GeneralDatapath.v" "" { Text "C:/Users/Student/Desktop/ASICandFPGAProject/General Datapath(WYY)/GeneralDatapath.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clock~clkctrl 2 COMB CLKCTRL_G3 48 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 48; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clock clock~clkctrl } "NODE_NAME" } } { "GeneralDatapath.v" "" { Text "C:/Users/Student/Desktop/ASICandFPGAProject/General Datapath(WYY)/GeneralDatapath.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.970 ns) + CELL(0.602 ns) 2.836 ns Register_8bits:comb_4\|out\[2\] 3 REG LCFF_X19_Y7_N9 5 " "Info: 3: + IC(0.970 ns) + CELL(0.602 ns) = 2.836 ns; Loc. = LCFF_X19_Y7_N9; Fanout = 5; REG Node = 'Register_8bits:comb_4\|out\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { clock~clkctrl Register_8bits:comb_4|out[2] } "NODE_NAME" } } { "../Register_8bits/Register_8bits.v" "" { Text "C:/Users/Student/Desktop/ASICandFPGAProject/Register_8bits/Register_8bits.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.40 % ) " "Info: Total cell delay = 1.628 ns ( 57.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.208 ns ( 42.60 % ) " "Info: Total interconnect delay = 1.208 ns ( 42.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.836 ns" { clock clock~clkctrl Register_8bits:comb_4|out[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.836 ns" { clock {} clock~combout {} clock~clkctrl {} Register_8bits:comb_4|out[2] {} } { 0.000ns 0.000ns 0.238ns 0.970ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.735 ns" { Sub Add0~7 Add0~11 Add0~16 Add0~20 Add0~22 Add0~23 Register_8bits:comb_4|out[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.735 ns" { Sub {} Sub~combout {} Add0~7 {} Add0~11 {} Add0~16 {} Add0~20 {} Add0~22 {} Add0~23 {} Register_8bits:comb_4|out[2] {} } { 0.000ns 0.000ns 5.944ns 0.298ns 0.000ns 0.000ns 0.300ns 0.285ns 0.000ns } { 0.000ns 0.863ns 0.322ns 0.495ns 0.174ns 0.458ns 0.322ns 0.178ns 0.096ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.836 ns" { clock clock~clkctrl Register_8bits:comb_4|out[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.836 ns" { clock {} clock~combout {} clock~clkctrl {} Register_8bits:comb_4|out[2] {} } { 0.000ns 0.000ns 0.238ns 0.970ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock Aeq0\[0\] Register_8bits:comb_4\|out\[6\] 9.646 ns register " "Info: tco from clock \"clock\" to destination pin \"Aeq0\[0\]\" through register \"Register_8bits:comb_4\|out\[6\]\" is 9.646 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.836 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 2.836 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "GeneralDatapath.v" "" { Text "C:/Users/Student/Desktop/ASICandFPGAProject/General Datapath(WYY)/GeneralDatapath.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clock~clkctrl 2 COMB CLKCTRL_G3 48 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 48; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clock clock~clkctrl } "NODE_NAME" } } { "GeneralDatapath.v" "" { Text "C:/Users/Student/Desktop/ASICandFPGAProject/General Datapath(WYY)/GeneralDatapath.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.970 ns) + CELL(0.602 ns) 2.836 ns Register_8bits:comb_4\|out\[6\] 3 REG LCFF_X19_Y7_N3 5 " "Info: 3: + IC(0.970 ns) + CELL(0.602 ns) = 2.836 ns; Loc. = LCFF_X19_Y7_N3; Fanout = 5; REG Node = 'Register_8bits:comb_4\|out\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { clock~clkctrl Register_8bits:comb_4|out[6] } "NODE_NAME" } } { "../Register_8bits/Register_8bits.v" "" { Text "C:/Users/Student/Desktop/ASICandFPGAProject/Register_8bits/Register_8bits.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.40 % ) " "Info: Total cell delay = 1.628 ns ( 57.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.208 ns ( 42.60 % ) " "Info: Total interconnect delay = 1.208 ns ( 42.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.836 ns" { clock clock~clkctrl Register_8bits:comb_4|out[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.836 ns" { clock {} clock~combout {} clock~clkctrl {} Register_8bits:comb_4|out[6] {} } { 0.000ns 0.000ns 0.238ns 0.970ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "../Register_8bits/Register_8bits.v" "" { Text "C:/Users/Student/Desktop/ASICandFPGAProject/Register_8bits/Register_8bits.v" 8 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.533 ns + Longest register pin " "Info: + Longest register to pin delay is 6.533 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Register_8bits:comb_4\|out\[6\] 1 REG LCFF_X19_Y7_N3 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y7_N3; Fanout = 5; REG Node = 'Register_8bits:comb_4\|out\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Register_8bits:comb_4|out[6] } "NODE_NAME" } } { "../Register_8bits/Register_8bits.v" "" { Text "C:/Users/Student/Desktop/ASICandFPGAProject/Register_8bits/Register_8bits.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.244 ns) + CELL(0.455 ns) 1.699 ns Equal0~1 2 COMB LCCOMB_X19_Y6_N0 1 " "Info: 2: + IC(1.244 ns) + CELL(0.455 ns) = 1.699 ns; Loc. = LCCOMB_X19_Y6_N0; Fanout = 1; COMB Node = 'Equal0~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.699 ns" { Register_8bits:comb_4|out[6] Equal0~1 } "NODE_NAME" } } { "GeneralDatapath.v" "" { Text "C:/Users/Student/Desktop/ASICandFPGAProject/General Datapath(WYY)/GeneralDatapath.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.292 ns) + CELL(0.491 ns) 2.482 ns Equal0~2 3 COMB LCCOMB_X19_Y6_N18 1 " "Info: 3: + IC(0.292 ns) + CELL(0.491 ns) = 2.482 ns; Loc. = LCCOMB_X19_Y6_N18; Fanout = 1; COMB Node = 'Equal0~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.783 ns" { Equal0~1 Equal0~2 } "NODE_NAME" } } { "GeneralDatapath.v" "" { Text "C:/Users/Student/Desktop/ASICandFPGAProject/General Datapath(WYY)/GeneralDatapath.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.065 ns) + CELL(2.986 ns) 6.533 ns Aeq0\[0\] 4 PIN PIN_T11 0 " "Info: 4: + IC(1.065 ns) + CELL(2.986 ns) = 6.533 ns; Loc. = PIN_T11; Fanout = 0; PIN Node = 'Aeq0\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.051 ns" { Equal0~2 Aeq0[0] } "NODE_NAME" } } { "GeneralDatapath.v" "" { Text "C:/Users/Student/Desktop/ASICandFPGAProject/General Datapath(WYY)/GeneralDatapath.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.932 ns ( 60.19 % ) " "Info: Total cell delay = 3.932 ns ( 60.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.601 ns ( 39.81 % ) " "Info: Total interconnect delay = 2.601 ns ( 39.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.533 ns" { Register_8bits:comb_4|out[6] Equal0~1 Equal0~2 Aeq0[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.533 ns" { Register_8bits:comb_4|out[6] {} Equal0~1 {} Equal0~2 {} Aeq0[0] {} } { 0.000ns 1.244ns 0.292ns 1.065ns } { 0.000ns 0.455ns 0.491ns 2.986ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.836 ns" { clock clock~clkctrl Register_8bits:comb_4|out[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.836 ns" { clock {} clock~combout {} clock~clkctrl {} Register_8bits:comb_4|out[6] {} } { 0.000ns 0.000ns 0.238ns 0.970ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.533 ns" { Register_8bits:comb_4|out[6] Equal0~1 Equal0~2 Aeq0[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.533 ns" { Register_8bits:comb_4|out[6] {} Equal0~1 {} Equal0~2 {} Aeq0[0] {} } { 0.000ns 1.244ns 0.292ns 1.065ns } { 0.000ns 0.455ns 0.491ns 2.986ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Register_8bits:comb_4\|out\[3\] data_in\[3\] clock -3.963 ns register " "Info: th for register \"Register_8bits:comb_4\|out\[3\]\" (data pin = \"data_in\[3\]\", clock pin = \"clock\") is -3.963 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.836 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 2.836 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "GeneralDatapath.v" "" { Text "C:/Users/Student/Desktop/ASICandFPGAProject/General Datapath(WYY)/GeneralDatapath.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clock~clkctrl 2 COMB CLKCTRL_G3 48 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 48; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clock clock~clkctrl } "NODE_NAME" } } { "GeneralDatapath.v" "" { Text "C:/Users/Student/Desktop/ASICandFPGAProject/General Datapath(WYY)/GeneralDatapath.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.970 ns) + CELL(0.602 ns) 2.836 ns Register_8bits:comb_4\|out\[3\] 3 REG LCFF_X20_Y7_N5 5 " "Info: 3: + IC(0.970 ns) + CELL(0.602 ns) = 2.836 ns; Loc. = LCFF_X20_Y7_N5; Fanout = 5; REG Node = 'Register_8bits:comb_4\|out\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { clock~clkctrl Register_8bits:comb_4|out[3] } "NODE_NAME" } } { "../Register_8bits/Register_8bits.v" "" { Text "C:/Users/Student/Desktop/ASICandFPGAProject/Register_8bits/Register_8bits.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.40 % ) " "Info: Total cell delay = 1.628 ns ( 57.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.208 ns ( 42.60 % ) " "Info: Total interconnect delay = 1.208 ns ( 42.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.836 ns" { clock clock~clkctrl Register_8bits:comb_4|out[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.836 ns" { clock {} clock~combout {} clock~clkctrl {} Register_8bits:comb_4|out[3] {} } { 0.000ns 0.000ns 0.238ns 0.970ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "../Register_8bits/Register_8bits.v" "" { Text "C:/Users/Student/Desktop/ASICandFPGAProject/Register_8bits/Register_8bits.v" 8 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.085 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.085 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.843 ns) 0.843 ns data_in\[3\] 1 PIN PIN_W11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.843 ns) = 0.843 ns; Loc. = PIN_W11; Fanout = 1; PIN Node = 'data_in\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_in[3] } "NODE_NAME" } } { "GeneralDatapath.v" "" { Text "C:/Users/Student/Desktop/ASICandFPGAProject/General Datapath(WYY)/GeneralDatapath.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.625 ns) + CELL(0.521 ns) 6.989 ns Add0~28 2 COMB LCCOMB_X20_Y7_N4 1 " "Info: 2: + IC(5.625 ns) + CELL(0.521 ns) = 6.989 ns; Loc. = LCCOMB_X20_Y7_N4; Fanout = 1; COMB Node = 'Add0~28'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.146 ns" { data_in[3] Add0~28 } "NODE_NAME" } } { "GeneralDatapath.v" "" { Text "C:/Users/Student/Desktop/ASICandFPGAProject/General Datapath(WYY)/GeneralDatapath.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 7.085 ns Register_8bits:comb_4\|out\[3\] 3 REG LCFF_X20_Y7_N5 5 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 7.085 ns; Loc. = LCFF_X20_Y7_N5; Fanout = 5; REG Node = 'Register_8bits:comb_4\|out\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { Add0~28 Register_8bits:comb_4|out[3] } "NODE_NAME" } } { "../Register_8bits/Register_8bits.v" "" { Text "C:/Users/Student/Desktop/ASICandFPGAProject/Register_8bits/Register_8bits.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.460 ns ( 20.61 % ) " "Info: Total cell delay = 1.460 ns ( 20.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.625 ns ( 79.39 % ) " "Info: Total interconnect delay = 5.625 ns ( 79.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.085 ns" { data_in[3] Add0~28 Register_8bits:comb_4|out[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.085 ns" { data_in[3] {} data_in[3]~combout {} Add0~28 {} Register_8bits:comb_4|out[3] {} } { 0.000ns 0.000ns 5.625ns 0.000ns } { 0.000ns 0.843ns 0.521ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.836 ns" { clock clock~clkctrl Register_8bits:comb_4|out[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.836 ns" { clock {} clock~combout {} clock~clkctrl {} Register_8bits:comb_4|out[3] {} } { 0.000ns 0.000ns 0.238ns 0.970ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.085 ns" { data_in[3] Add0~28 Register_8bits:comb_4|out[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.085 ns" { data_in[3] {} data_in[3]~combout {} Add0~28 {} Register_8bits:comb_4|out[3] {} } { 0.000ns 0.000ns 5.625ns 0.000ns } { 0.000ns 0.843ns 0.521ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "160 " "Info: Peak virtual memory: 160 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 15 15:57:23 2014 " "Info: Processing ended: Wed Oct 15 15:57:23 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
