# å†™åœ¨å‰é¢

!!! danger ""
    æˆ‘çš„ç¬”è®°æ‰€è¿½æ±‚çš„ç›®æ ‡æ˜¯æœ‰é€»è¾‘ã€é€šç•…åœ°æ€»ç»“çŸ¥è¯†ï¼›å› æ­¤å¦‚æœæ‚¨åœ¨é˜…è¯»è¿‡ç¨‹ä¸­åœ¨ä»»ä½•åœ°æ–¹å‘ç°äº†ä¸å®¹æ˜“è¯»æ‡‚çš„éƒ¨åˆ†ï¼Œè¯·åŠ¡å¿…åœ¨è¯„è®ºåŒºæˆ–è€…é€šè¿‡å…¶å®ƒæ–¹å¼å‘ŠçŸ¥æˆ‘QWQï¼éå¸¸æ„Ÿè°¢ï¼

è¿™æ˜¯è®¡ç®—æœºç»„æˆè¯¾ç¨‹çš„å­¦ä¹ è®°å½•ã€‚

ä½¿ç”¨çš„è¯¾æœ¬æ˜¯ _Computer Organization and Design - The Hardware / Software Interface (RISC-V Edition)_ï¼š

<center>![image.png](../../../assets/1654452339796-a855e535-5361-4b3f-96bc-f084bb514e00.png){width=300}</center>

!!! warning "è¯´æ˜"
    æˆ‘è‡ªè®¤ä¸ºåœ¨ **3 Arithmetic**, **4 Processor**, **5 Cache** ä¸‰ç« ä¸­çš„æ•´ç†å’Œè®²è§£æ˜¯éå¸¸è¯¦ç»†çš„ï¼Œå¦‚æœè¿™äº›éƒ¨åˆ†å­˜åœ¨çœ‹ä¸æ‡‚çš„åœ°æ–¹ï¼Œè¯·åŠ¡å¿…è”ç³»æˆ‘ã€‚

    ä½†æ˜¯ï¼Œè®¡ç»„è¯¾ç¨‹æœ¬èº«åœ¨ **2 Instructions** çš„éƒ¨åˆ†è®²è§£äº†å¾ˆå¤šå…³äºæ±‡ç¼–ç¨‹åºçš„çŸ¥è¯†ï¼›ä½†æ˜¯æˆ‘ä¹‹å‰åœ¨æ±‡ç¼–è¯­è¨€å’Œè®¡ç®—æœºç³»ç»Ÿæ¦‚è®ºç­‰è¯¾ç¨‹ä¸­å·²ç»å­¦ä¹ è¿‡äº†è¿™äº›çŸ¥è¯†ï¼Œå› æ­¤åœ¨æœ¬ç« ä¸­åªæ•´ç†äº† RISC-V çš„æŒ‡ä»¤é›†å’Œä¸€äº›çº¦å®šï¼Œçœç•¥äº†å…³äºå‡½æ•°è°ƒç”¨ã€é€’å½’çš„ä¸€äº›å†…å®¹ã€‚

    åŒæ—¶ï¼Œç”±äºæ—¶é—´åŸå› ï¼Œ**1 Overview** å’Œ **6 I/O** ä¸¤ç« çš„å†…å®¹ä¸å®Œæ•´ã€‚æš‚æ—¶æ²¡æœ‰è¡¥å…¨è®¡åˆ’ã€‚

!!! summary "è¯¾ç¨‹é€Ÿè§ˆ"
    - Chapter1: Computer Abstraction and Technology
    - **Chapter 2: Instructions: Language of  the Computer**
    - **Chapter 3: Arithmetic for Computers**
    - **Chapter 4:The Processorï¼šDatapath and Control**
    - **Chapter 5:Large and Fast:  Exploiting Memory Hierarchy**
    - Chapter 6: Parallel processor from client to Cloud (é€‰è®²ï¼Œéè€ƒè¯•å†…å®¹)
    - Appendix: Storage, Networks, and Other Peripherals (Ch8 of Version 3,äº†è§£æ¦‚å¿µ)

    > åŠ ç²—ä¸ºæ ¸å¿ƒå†…å®¹ã€‚


## 1 Intro & Misc

- **Moore's Law**: Integrated circuit resources double every 18-24 months.
- KB = 103 B, KiB = 210 B
- K M G T P E Z Y
- **Response Time / Execution Time**	ä»ç¨‹åºå¼€å§‹åˆ°ç»“æŸçš„æ—¶é—´
- **Throughput / Bandwidth**	å•ä½æ—¶é—´å†…å®Œæˆçš„ä»»åŠ¡æ•°é‡
- **Performance**	å¯ä»¥å®šä¹‰ä¸º $\cfrac{1}{\text{Response Time}}$
- **Amdahl Law**   $T_{\text{improved}} = \cfrac{T_{\text{affected}}}{\text{Improvement Factor}}+T_\text{unaffected}$ [ğŸ”— Wiki](https://zh.wikipedia.org/wiki/%E9%98%BF%E5%A7%86%E8%BE%BE%E5%B0%94%E5%AE%9A%E5%BE%8B)

- ~~â€¦â€¦ä¸æ˜¯å¾ˆæƒ³å­¦äº† å†è¯´å§~~ é‚£æˆ‘å¸®ä½ å­¦

- Eight Great Ideas
    - Design for Mooreâ€™s Law ï¼ˆè®¾è®¡ç´§è·Ÿæ‘©å°”å®šå¾‹ï¼‰
    - Use Abstraction to Simplify Design (é‡‡ç”¨æŠ½è±¡ç®€åŒ–è®¾è®¡)
    - Make the Common Case Fast (åŠ é€Ÿå¤§æ¦‚ç‡äº‹ä»¶)
    - Performance via Parallelism (é€šè¿‡å¹¶è¡Œæé«˜æ€§èƒ½)
    - Performance via Pipelining (é€šè¿‡æµæ°´çº¿æé«˜æ€§èƒ½)
        - æ¢å¥è¯è¯´å°±æ˜¯ï¼Œæ¯ä¸ªæµç¨‹åŒæ—¶è¿›è¡Œï¼Œåªä¸è¿‡æ¯ä¸€ä¸ªæµç¨‹å·¥ä½œçš„å¯¹è±¡æ˜¯æ—¶é—´ä¸Šç›¸é‚»çš„è‹¥å¹²äº§å“ï¼›
        - ç›¸æ¯”äºç­‰ä¸€ä¸ªäº§å“å®Œå…¨ç”Ÿäº§å®Œå†å¼€å§‹ä¸‹ä¸€ä¸ªäº§å“çš„ç”Ÿäº§ï¼Œä¼šå¿«å¾ˆå¤šï¼›
        - å¸Œæœ›æ¯ä¸€ä¸ªæµç¨‹çš„æ—¶é—´æ˜¯ç›¸å¯¹å‡åŒ€çš„ï¼›
    - Performance via Prediction (é€šè¿‡é¢„æµ‹æé«˜æ€§èƒ½)
        - ä¾‹å¦‚å…ˆå½“ä½œ `if()` æ¡ä»¶æˆç«‹ï¼Œæ‰§è¡Œå®Œå†…éƒ¨å†…å®¹ï¼Œå¦‚æœåæ¥å‘ç°ç¡®å®æˆç«‹ï¼Œé‚£ä¹ˆç›´æ¥ applyï¼Œå¦åˆ™å°±å†é‡æ–°æ­£å¸¸åšï¼›
        - è¿™ä¹ˆåšå°±å¥½åœ¨ï¼Œé¢„æµ‹æˆåŠŸäº†å°±åŠ é€Ÿäº†ï¼Œé¢„æµ‹å¤±è´¥äº†çº æ­£çš„æˆæœ¬ä¹Ÿä¸é«˜ï¼› 
    - Hierarchy of Memories (å­˜å‚¨å™¨å±‚æ¬¡)
        - Disk / Tape -> Main Memory(DRAM) -> L2-Cache(SRAM) -> L1-Cache -> Registers
    - Dependability via Redundancy (é€šè¿‡å†—ä½™æé«˜å¯é æ€§)
        - â€œå¤‡èƒâ€ï¼›


