<profile>

<section name = "Vitis HLS Report for 'matrixmul_Pipeline_Row'" level="0">
<item name = "Date">Tue Mar 19 12:13:53 2024
</item>
<item name = "Version">2023.2 (Build 4023990 on Oct 11 2023)</item>
<item name = "Project">lab42</item>
<item name = "Solution">solution2 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z010i-clg225-1L</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.380 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">12, 12, 0.120 us, 0.120 us, 12, 12, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Row">10, 10, 7, 2, 1, 3, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, 6, -, -, -</column>
<column name="Expression">-, -, 0, 61, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 0, 0, 123, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 128, -</column>
<column name="Register">-, -, 361, 64, -</column>
<specialColumn name="Available">120, 80, 35200, 17600, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 7, 1, 2, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_8s_8s_16_1_1_U1">mul_8s_8s_16_1_1, 0, 0, 0, 41, 0</column>
<column name="mul_8s_8s_16_1_1_U2">mul_8s_8s_16_1_1, 0, 0, 0, 41, 0</column>
<column name="mul_8s_8s_16_1_1_U3">mul_8s_8s_16_1_1, 0, 0, 0, 41, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="mac_muladd_8s_8s_16ns_16_4_1_U7">mac_muladd_8s_8s_16ns_16_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_8s_8s_16ns_16_4_1_U8">mac_muladd_8s_8s_16ns_16_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_8s_8s_16ns_16_4_1_U9">mac_muladd_8s_8s_16ns_16_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_8s_8s_16s_16_4_1_U4">mac_muladd_8s_8s_16s_16_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_8s_8s_16s_16_4_1_U5">mac_muladd_8s_8s_16s_16_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_8s_8s_16s_16_4_1_U6">mac_muladd_8s_8s_16s_16_4_1, i0 + i1 * i2</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln9_fu_234_p2">+, 0, 0, 10, 2, 1</column>
<column name="empty_6_fu_279_p2">+, 0, 0, 13, 4, 1</column>
<column name="empty_7_fu_263_p2">+, 0, 0, 13, 4, 2</column>
<column name="empty_fu_252_p2">-, 0, 0, 13, 4, 4</column>
<column name="icmp_ln9_fu_228_p2">icmp, 0, 0, 10, 2, 2</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="a_address0">14, 3, 4, 12</column>
<column name="ap_NS_fsm">14, 3, 1, 3</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter3">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i_1">9, 2, 2, 4</column>
<column name="i_fu_60">9, 2, 2, 4</column>
<column name="res_address0">14, 3, 4, 12</column>
<column name="res_d0">14, 3, 16, 48</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="a_load_reg_447">8, 0, 8, 0</column>
<column name="add_ln16_5_reg_502">16, 0, 16, 0</column>
<column name="ap_CS_fsm">2, 0, 2, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="empty_reg_412">4, 0, 4, 0</column>
<column name="i_fu_60">2, 0, 2, 0</column>
<column name="icmp_ln9_reg_408">1, 0, 1, 0</column>
<column name="icmp_ln9_reg_408_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="mul_ln16_6_reg_472">16, 0, 16, 0</column>
<column name="p_cast1_reg_437">4, 0, 64, 60</column>
<column name="p_cast1_reg_437_pp0_iter1_reg">4, 0, 64, 60</column>
<column name="p_cast2_reg_427">4, 0, 64, 60</column>
<column name="p_cast_reg_417">4, 0, 64, 60</column>
<column name="sext_ln16_1_cast_reg_398">16, 0, 16, 0</column>
<column name="sext_ln16_2_cast_reg_393">16, 0, 16, 0</column>
<column name="sext_ln16_3_cast_reg_388">16, 0, 16, 0</column>
<column name="sext_ln16_4_cast_reg_383">16, 0, 16, 0</column>
<column name="sext_ln16_5_cast_reg_378">16, 0, 16, 0</column>
<column name="sext_ln16_6_cast_reg_373">16, 0, 16, 0</column>
<column name="sext_ln16_7_cast_reg_368">16, 0, 16, 0</column>
<column name="sext_ln16_8_cast_reg_363">16, 0, 16, 0</column>
<column name="sext_ln16_9_reg_459">16, 0, 16, 0</column>
<column name="sext_ln16_cast_reg_403">16, 0, 16, 0</column>
<column name="p_cast2_reg_427">64, 32, 64, 60</column>
<column name="p_cast_reg_417">64, 32, 64, 60</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, matrixmul_Pipeline_Row, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, matrixmul_Pipeline_Row, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, matrixmul_Pipeline_Row, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, matrixmul_Pipeline_Row, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, matrixmul_Pipeline_Row, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, matrixmul_Pipeline_Row, return value</column>
<column name="a_address0">out, 4, ap_memory, a, array</column>
<column name="a_ce0">out, 1, ap_memory, a, array</column>
<column name="a_q0">in, 8, ap_memory, a, array</column>
<column name="a_address1">out, 4, ap_memory, a, array</column>
<column name="a_ce1">out, 1, ap_memory, a, array</column>
<column name="a_q1">in, 8, ap_memory, a, array</column>
<column name="res_address0">out, 4, ap_memory, res, array</column>
<column name="res_ce0">out, 1, ap_memory, res, array</column>
<column name="res_we0">out, 1, ap_memory, res, array</column>
<column name="res_d0">out, 16, ap_memory, res, array</column>
<column name="res_address1">out, 4, ap_memory, res, array</column>
<column name="res_ce1">out, 1, ap_memory, res, array</column>
<column name="res_we1">out, 1, ap_memory, res, array</column>
<column name="res_d1">out, 16, ap_memory, res, array</column>
<column name="sext_ln16">in, 8, ap_none, sext_ln16, scalar</column>
<column name="sext_ln16_1">in, 8, ap_none, sext_ln16_1, scalar</column>
<column name="sext_ln16_2">in, 8, ap_none, sext_ln16_2, scalar</column>
<column name="sext_ln16_3">in, 8, ap_none, sext_ln16_3, scalar</column>
<column name="sext_ln16_4">in, 8, ap_none, sext_ln16_4, scalar</column>
<column name="sext_ln16_5">in, 8, ap_none, sext_ln16_5, scalar</column>
<column name="sext_ln16_6">in, 8, ap_none, sext_ln16_6, scalar</column>
<column name="sext_ln16_7">in, 8, ap_none, sext_ln16_7, scalar</column>
<column name="sext_ln16_8">in, 8, ap_none, sext_ln16_8, scalar</column>
</table>
</item>
</section>
</profile>
