{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1541511961293 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1541511961311 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 06 08:46:01 2018 " "Processing started: Tue Nov 06 08:46:01 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1541511961311 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541511961311 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Part1 -c Part1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Part1 -c Part1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541511961311 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1541511961949 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Only one processor detected - disabling parallel compilation" {  } {  } 0 20029 "Only one processor detected - disabling parallel compilation" 0 0 "Analysis & Synthesis" 0 -1 1541511961949 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "Part1 Part1.v(28) " "Verilog Module Declaration warning at Part1.v(28): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"Part1\"" {  } { { "Part1.v" "" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part1/Part1.v" 28 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541511989296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part1.v 2 2 " "Found 2 design units, including 2 entities, in source file part1.v" { { "Info" "ISGN_ENTITY_NAME" "1 RSLatch " "Found entity 1: RSLatch" {  } { { "Part1.v" "" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part1/Part1.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541511989296 ""} { "Info" "ISGN_ENTITY_NAME" "2 Part1 " "Found entity 2: Part1" {  } { { "Part1.v" "" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part1/Part1.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541511989296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541511989296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rslatch_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file rslatch_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 rslatch_testbench " "Found entity 1: rslatch_testbench" {  } { { "rslatch_testbench.v" "" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part1/rslatch_testbench.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541511989296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541511989296 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Part1 " "Elaborating entity \"Part1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1541511989360 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR Part1.v(31) " "Output port \"LEDR\" at Part1.v(31) has no driver" {  } { { "Part1.v" "" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part1/Part1.v" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1541511989360 "|Part1"}
{ "Warning" "WSGN_EMPTY_SHELL" "Part1 " "Entity \"Part1\" contains only dangling pins" {  } {  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1541511989360 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "LEDR 0 " "Ignored assignment(s) for \"LEDR\[0\]\" because \"LEDR\" is not a bus or array" {  } { { "Part1.v" "LEDR" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part1/Part1.v" 31 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1541511989971 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "LEDR 1 " "Ignored assignment(s) for \"LEDR\[1\]\" because \"LEDR\" is not a bus or array" {  } { { "Part1.v" "LEDR" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part1/Part1.v" 31 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1541511989988 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "LEDR 2 " "Ignored assignment(s) for \"LEDR\[2\]\" because \"LEDR\" is not a bus or array" {  } { { "Part1.v" "LEDR" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part1/Part1.v" 31 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1541511989988 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "LEDR 3 " "Ignored assignment(s) for \"LEDR\[3\]\" because \"LEDR\" is not a bus or array" {  } { { "Part1.v" "LEDR" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part1/Part1.v" 31 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1541511989988 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "LEDR 4 " "Ignored assignment(s) for \"LEDR\[4\]\" because \"LEDR\" is not a bus or array" {  } { { "Part1.v" "LEDR" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part1/Part1.v" 31 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1541511989988 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "LEDR 5 " "Ignored assignment(s) for \"LEDR\[5\]\" because \"LEDR\" is not a bus or array" {  } { { "Part1.v" "LEDR" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part1/Part1.v" 31 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1541511989988 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "LEDR 6 " "Ignored assignment(s) for \"LEDR\[6\]\" because \"LEDR\" is not a bus or array" {  } { { "Part1.v" "LEDR" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part1/Part1.v" 31 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1541511989988 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "LEDR 7 " "Ignored assignment(s) for \"LEDR\[7\]\" because \"LEDR\" is not a bus or array" {  } { { "Part1.v" "LEDR" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part1/Part1.v" 31 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1541511989988 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "LEDR 8 " "Ignored assignment(s) for \"LEDR\[8\]\" because \"LEDR\" is not a bus or array" {  } { { "Part1.v" "LEDR" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part1/Part1.v" 31 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1541511989988 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "LEDR 9 " "Ignored assignment(s) for \"LEDR\[9\]\" because \"LEDR\" is not a bus or array" {  } { { "Part1.v" "LEDR" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part1/Part1.v" 31 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1541511989988 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "LEDR 10 " "Ignored assignment(s) for \"LEDR\[10\]\" because \"LEDR\" is not a bus or array" {  } { { "Part1.v" "LEDR" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part1/Part1.v" 31 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1541511989988 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "LEDR 11 " "Ignored assignment(s) for \"LEDR\[11\]\" because \"LEDR\" is not a bus or array" {  } { { "Part1.v" "LEDR" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part1/Part1.v" 31 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1541511989988 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "LEDR 12 " "Ignored assignment(s) for \"LEDR\[12\]\" because \"LEDR\" is not a bus or array" {  } { { "Part1.v" "LEDR" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part1/Part1.v" 31 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1541511989988 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "LEDR 13 " "Ignored assignment(s) for \"LEDR\[13\]\" because \"LEDR\" is not a bus or array" {  } { { "Part1.v" "LEDR" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part1/Part1.v" 31 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1541511989988 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "LEDR 14 " "Ignored assignment(s) for \"LEDR\[14\]\" because \"LEDR\" is not a bus or array" {  } { { "Part1.v" "LEDR" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part1/Part1.v" 31 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1541511989988 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "LEDR 15 " "Ignored assignment(s) for \"LEDR\[15\]\" because \"LEDR\" is not a bus or array" {  } { { "Part1.v" "LEDR" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part1/Part1.v" 31 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1541511989988 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "LEDR 16 " "Ignored assignment(s) for \"LEDR\[16\]\" because \"LEDR\" is not a bus or array" {  } { { "Part1.v" "LEDR" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part1/Part1.v" 31 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1541511989988 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "LEDR 17 " "Ignored assignment(s) for \"LEDR\[17\]\" because \"LEDR\" is not a bus or array" {  } { { "Part1.v" "LEDR" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part1/Part1.v" 31 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1541511989988 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "LEDR 0 " "Ignored assignment(s) for \"LEDR\[0\]\" because \"LEDR\" is not a bus or array" {  } { { "Part1.v" "LEDR" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part1/Part1.v" 31 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1541511989988 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "LEDR 1 " "Ignored assignment(s) for \"LEDR\[1\]\" because \"LEDR\" is not a bus or array" {  } { { "Part1.v" "LEDR" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part1/Part1.v" 31 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1541511990000 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "LEDR 2 " "Ignored assignment(s) for \"LEDR\[2\]\" because \"LEDR\" is not a bus or array" {  } { { "Part1.v" "LEDR" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part1/Part1.v" 31 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1541511990000 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "LEDR 3 " "Ignored assignment(s) for \"LEDR\[3\]\" because \"LEDR\" is not a bus or array" {  } { { "Part1.v" "LEDR" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part1/Part1.v" 31 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1541511990000 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "LEDR 4 " "Ignored assignment(s) for \"LEDR\[4\]\" because \"LEDR\" is not a bus or array" {  } { { "Part1.v" "LEDR" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part1/Part1.v" 31 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1541511990000 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "LEDR 5 " "Ignored assignment(s) for \"LEDR\[5\]\" because \"LEDR\" is not a bus or array" {  } { { "Part1.v" "LEDR" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part1/Part1.v" 31 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1541511990000 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "LEDR 6 " "Ignored assignment(s) for \"LEDR\[6\]\" because \"LEDR\" is not a bus or array" {  } { { "Part1.v" "LEDR" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part1/Part1.v" 31 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1541511990000 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "LEDR 7 " "Ignored assignment(s) for \"LEDR\[7\]\" because \"LEDR\" is not a bus or array" {  } { { "Part1.v" "LEDR" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part1/Part1.v" 31 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1541511990000 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "LEDR 8 " "Ignored assignment(s) for \"LEDR\[8\]\" because \"LEDR\" is not a bus or array" {  } { { "Part1.v" "LEDR" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part1/Part1.v" 31 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1541511990020 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "LEDR 9 " "Ignored assignment(s) for \"LEDR\[9\]\" because \"LEDR\" is not a bus or array" {  } { { "Part1.v" "LEDR" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part1/Part1.v" 31 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1541511990020 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "LEDR 10 " "Ignored assignment(s) for \"LEDR\[10\]\" because \"LEDR\" is not a bus or array" {  } { { "Part1.v" "LEDR" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part1/Part1.v" 31 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1541511990020 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "LEDR 11 " "Ignored assignment(s) for \"LEDR\[11\]\" because \"LEDR\" is not a bus or array" {  } { { "Part1.v" "LEDR" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part1/Part1.v" 31 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1541511990020 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "LEDR 12 " "Ignored assignment(s) for \"LEDR\[12\]\" because \"LEDR\" is not a bus or array" {  } { { "Part1.v" "LEDR" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part1/Part1.v" 31 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1541511990020 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "LEDR 13 " "Ignored assignment(s) for \"LEDR\[13\]\" because \"LEDR\" is not a bus or array" {  } { { "Part1.v" "LEDR" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part1/Part1.v" 31 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1541511990020 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "LEDR 14 " "Ignored assignment(s) for \"LEDR\[14\]\" because \"LEDR\" is not a bus or array" {  } { { "Part1.v" "LEDR" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part1/Part1.v" 31 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1541511990020 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "LEDR 15 " "Ignored assignment(s) for \"LEDR\[15\]\" because \"LEDR\" is not a bus or array" {  } { { "Part1.v" "LEDR" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part1/Part1.v" 31 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1541511990020 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "LEDR 16 " "Ignored assignment(s) for \"LEDR\[16\]\" because \"LEDR\" is not a bus or array" {  } { { "Part1.v" "LEDR" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part1/Part1.v" 31 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1541511990020 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "LEDR 17 " "Ignored assignment(s) for \"LEDR\[17\]\" because \"LEDR\" is not a bus or array" {  } { { "Part1.v" "LEDR" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part1/Part1.v" 31 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1541511990020 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR GND " "Pin \"LEDR\" is stuck at GND" {  } { { "Part1.v" "" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part1/Part1.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541511990078 "|Part1|LEDR"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1541511990078 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1541511990438 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541511990438 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "Part1.v" "" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part1/Part1.v" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1541511990563 "|Part1|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "Part1.v" "" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part1/Part1.v" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1541511990563 "|Part1|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "Part1.v" "" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part1/Part1.v" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1541511990563 "|Part1|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "Part1.v" "" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part1/Part1.v" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1541511990563 "|Part1|SW[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1541511990563 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5 " "Implemented 5 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1541511990563 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1541511990563 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1541511990563 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 47 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 47 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4746 " "Peak virtual memory: 4746 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1541511990672 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 06 08:46:30 2018 " "Processing ended: Tue Nov 06 08:46:30 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1541511990672 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1541511990672 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1541511990672 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1541511990672 ""}
