{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1562184014882 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1562184014884 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul  3 17:00:14 2019 " "Processing started: Wed Jul  3 17:00:14 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1562184014884 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562184014884 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off teste -c teste " "Command: quartus_map --read_settings_files=on --write_settings_files=off teste -c teste" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562184014885 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1562184015246 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1562184015247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "teste.bdf 1 1 " "Found 1 design units, including 1 entities, in source file teste.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 teste " "Found entity 1: teste" {  } { { "teste.bdf" "" { Schematic "/home/flango/Documents/aula/embarcados/final_embarcados/video_geradorpadroes/teste.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562184028460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562184028460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altplldir.v 1 1 " "Found 1 design units, including 1 entities, in source file altplldir.v" { { "Info" "ISGN_ENTITY_NAME" "1 altplldir " "Found entity 1: altplldir" {  } { { "altplldir.v" "" { Text "/home/flango/Documents/aula/embarcados/final_embarcados/video_geradorpadroes/altplldir.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562184028463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562184028463 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "teste " "Elaborating entity \"teste\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1562184028570 ""}
{ "Warning" "WSGN_SEARCH_FILE" "unsaved/synthesis/unsaved.v 1 1 " "Using design file unsaved/synthesis/unsaved.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved " "Found entity 1: unsaved" {  } { { "unsaved.v" "" { Text "/home/flango/Documents/aula/embarcados/final_embarcados/video_geradorpadroes/unsaved/synthesis/unsaved.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562184028579 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1562184028579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved unsaved:inst " "Elaborating entity \"unsaved\" for hierarchy \"unsaved:inst\"" {  } { { "teste.bdf" "inst" { Schematic "/home/flango/Documents/aula/embarcados/final_embarcados/video_geradorpadroes/teste.bdf" { { 80 552 1192 536 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562184028580 ""}
{ "Warning" "WSGN_SEARCH_FILE" "unsaved/synthesis/submodules/unsaved_bayer_resampler.v 1 1 " "Using design file unsaved/synthesis/submodules/unsaved_bayer_resampler.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_bayer_resampler " "Found entity 1: unsaved_bayer_resampler" {  } { { "unsaved_bayer_resampler.v" "" { Text "/home/flango/Documents/aula/embarcados/final_embarcados/video_geradorpadroes/unsaved/synthesis/submodules/unsaved_bayer_resampler.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562184028588 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1562184028588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_bayer_resampler unsaved:inst\|unsaved_bayer_resampler:bayer_resampler " "Elaborating entity \"unsaved_bayer_resampler\" for hierarchy \"unsaved:inst\|unsaved_bayer_resampler:bayer_resampler\"" {  } { { "unsaved.v" "bayer_resampler" { Text "/home/flango/Documents/aula/embarcados/final_embarcados/video_geradorpadroes/unsaved/synthesis/unsaved.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562184028589 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 unsaved_bayer_resampler.v(184) " "Verilog HDL assignment warning at unsaved_bayer_resampler.v(184): truncated value with size 32 to match size of target (12)" {  } { { "unsaved_bayer_resampler.v" "" { Text "/home/flango/Documents/aula/embarcados/final_embarcados/video_geradorpadroes/unsaved/synthesis/submodules/unsaved_bayer_resampler.v" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562184028591 "|teste|unsaved:inst|unsaved_bayer_resampler:bayer_resampler"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps unsaved:inst\|unsaved_bayer_resampler:bayer_resampler\|altshift_taps:bayern_pattern_shift_reg " "Elaborating entity \"altshift_taps\" for hierarchy \"unsaved:inst\|unsaved_bayer_resampler:bayer_resampler\|altshift_taps:bayern_pattern_shift_reg\"" {  } { { "unsaved_bayer_resampler.v" "bayern_pattern_shift_reg" { Text "/home/flango/Documents/aula/embarcados/final_embarcados/video_geradorpadroes/unsaved/synthesis/submodules/unsaved_bayer_resampler.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562184028724 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unsaved:inst\|unsaved_bayer_resampler:bayer_resampler\|altshift_taps:bayern_pattern_shift_reg " "Elaborated megafunction instantiation \"unsaved:inst\|unsaved_bayer_resampler:bayer_resampler\|altshift_taps:bayern_pattern_shift_reg\"" {  } { { "unsaved_bayer_resampler.v" "" { Text "/home/flango/Documents/aula/embarcados/final_embarcados/video_geradorpadroes/unsaved/synthesis/submodules/unsaved_bayer_resampler.v" 246 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562184028725 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unsaved:inst\|unsaved_bayer_resampler:bayer_resampler\|altshift_taps:bayern_pattern_shift_reg " "Instantiated megafunction \"unsaved:inst\|unsaved_bayer_resampler:bayer_resampler\|altshift_taps:bayern_pattern_shift_reg\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M4K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562184028725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562184028725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 1 " "Parameter \"number_of_taps\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562184028725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 2592 " "Parameter \"tap_distance\" = \"2592\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562184028725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 8 " "Parameter \"width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562184028725 ""}  } { { "unsaved_bayer_resampler.v" "" { Text "/home/flango/Documents/aula/embarcados/final_embarcados/video_geradorpadroes/unsaved/synthesis/submodules/unsaved_bayer_resampler.v" 246 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1562184028725 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone IV GX does not have M4K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone IV GX does not have M4K blocks -- using available memory blocks" {  } { { "db/shift_taps_91s.tdf" "" { Text "/home/flango/Documents/aula/embarcados/final_embarcados/video_geradorpadroes/db/shift_taps_91s.tdf" 49 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562184028762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_91s.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_91s.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_91s " "Found entity 1: shift_taps_91s" {  } { { "db/shift_taps_91s.tdf" "" { Text "/home/flango/Documents/aula/embarcados/final_embarcados/video_geradorpadroes/db/shift_taps_91s.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562184028763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562184028763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_91s unsaved:inst\|unsaved_bayer_resampler:bayer_resampler\|altshift_taps:bayern_pattern_shift_reg\|shift_taps_91s:auto_generated " "Elaborating entity \"shift_taps_91s\" for hierarchy \"unsaved:inst\|unsaved_bayer_resampler:bayer_resampler\|altshift_taps:bayern_pattern_shift_reg\|shift_taps_91s:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "/opt/altera/18.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562184028763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ina1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ina1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ina1 " "Found entity 1: altsyncram_ina1" {  } { { "db/altsyncram_ina1.tdf" "" { Text "/home/flango/Documents/aula/embarcados/final_embarcados/video_geradorpadroes/db/altsyncram_ina1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562184028799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562184028799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ina1 unsaved:inst\|unsaved_bayer_resampler:bayer_resampler\|altshift_taps:bayern_pattern_shift_reg\|shift_taps_91s:auto_generated\|altsyncram_ina1:altsyncram2 " "Elaborating entity \"altsyncram_ina1\" for hierarchy \"unsaved:inst\|unsaved_bayer_resampler:bayer_resampler\|altshift_taps:bayern_pattern_shift_reg\|shift_taps_91s:auto_generated\|altsyncram_ina1:altsyncram2\"" {  } { { "db/shift_taps_91s.tdf" "altsyncram2" { Text "/home/flango/Documents/aula/embarcados/final_embarcados/video_geradorpadroes/db/shift_taps_91s.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562184028799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_e3g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_e3g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_e3g " "Found entity 1: cntr_e3g" {  } { { "db/cntr_e3g.tdf" "" { Text "/home/flango/Documents/aula/embarcados/final_embarcados/video_geradorpadroes/db/cntr_e3g.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562184028834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562184028834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_e3g unsaved:inst\|unsaved_bayer_resampler:bayer_resampler\|altshift_taps:bayern_pattern_shift_reg\|shift_taps_91s:auto_generated\|cntr_e3g:cntr1 " "Elaborating entity \"cntr_e3g\" for hierarchy \"unsaved:inst\|unsaved_bayer_resampler:bayer_resampler\|altshift_taps:bayern_pattern_shift_reg\|shift_taps_91s:auto_generated\|cntr_e3g:cntr1\"" {  } { { "db/shift_taps_91s.tdf" "cntr1" { Text "/home/flango/Documents/aula/embarcados/final_embarcados/video_geradorpadroes/db/shift_taps_91s.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562184028834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_3mc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_3mc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_3mc " "Found entity 1: cmpr_3mc" {  } { { "db/cmpr_3mc.tdf" "" { Text "/home/flango/Documents/aula/embarcados/final_embarcados/video_geradorpadroes/db/cmpr_3mc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562184028868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562184028868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_3mc unsaved:inst\|unsaved_bayer_resampler:bayer_resampler\|altshift_taps:bayern_pattern_shift_reg\|shift_taps_91s:auto_generated\|cntr_e3g:cntr1\|cmpr_3mc:cmpr4 " "Elaborating entity \"cmpr_3mc\" for hierarchy \"unsaved:inst\|unsaved_bayer_resampler:bayer_resampler\|altshift_taps:bayern_pattern_shift_reg\|shift_taps_91s:auto_generated\|cntr_e3g:cntr1\|cmpr_3mc:cmpr4\"" {  } { { "db/cntr_e3g.tdf" "cmpr4" { Text "/home/flango/Documents/aula/embarcados/final_embarcados/video_geradorpadroes/db/cntr_e3g.tdf" 95 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562184028868 ""}
{ "Warning" "WSGN_SEARCH_FILE" "unsaved/synthesis/submodules/unsaved_camera_config.v 1 1 " "Using design file unsaved/synthesis/submodules/unsaved_camera_config.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_camera_config " "Found entity 1: unsaved_camera_config" {  } { { "unsaved_camera_config.v" "" { Text "/home/flango/Documents/aula/embarcados/final_embarcados/video_geradorpadroes/unsaved/synthesis/submodules/unsaved_camera_config.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562184028872 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1562184028872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_camera_config unsaved:inst\|unsaved_camera_config:camera_config " "Elaborating entity \"unsaved_camera_config\" for hierarchy \"unsaved:inst\|unsaved_camera_config:camera_config\"" {  } { { "unsaved.v" "camera_config" { Text "/home/flango/Documents/aula/embarcados/final_embarcados/video_geradorpadroes/unsaved/synthesis/unsaved.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562184028873 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "altera_up_av_config_auto_init altera_up_av_config_auto_init.v(51) " "Verilog Module Declaration warning at altera_up_av_config_auto_init.v(51): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"altera_up_av_config_auto_init\"" {  } { { "altera_up_av_config_auto_init.v" "" { Text "/home/flango/Documents/aula/embarcados/final_embarcados/video_geradorpadroes/unsaved/synthesis/submodules/altera_up_av_config_auto_init.v" 51 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562184028877 ""}
{ "Warning" "WSGN_SEARCH_FILE" "unsaved/synthesis/submodules/altera_up_av_config_auto_init.v 1 1 " "Using design file unsaved/synthesis/submodules/altera_up_av_config_auto_init.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init " "Found entity 1: altera_up_av_config_auto_init" {  } { { "altera_up_av_config_auto_init.v" "" { Text "/home/flango/Documents/aula/embarcados/final_embarcados/video_geradorpadroes/unsaved/synthesis/submodules/altera_up_av_config_auto_init.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562184028877 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1562184028877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_auto_init unsaved:inst\|unsaved_camera_config:camera_config\|altera_up_av_config_auto_init:AV_Config_Auto_Init " "Elaborating entity \"altera_up_av_config_auto_init\" for hierarchy \"unsaved:inst\|unsaved_camera_config:camera_config\|altera_up_av_config_auto_init:AV_Config_Auto_Init\"" {  } { { "unsaved_camera_config.v" "AV_Config_Auto_Init" { Text "/home/flango/Documents/aula/embarcados/final_embarcados/video_geradorpadroes/unsaved/synthesis/submodules/unsaved_camera_config.v" 383 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562184028878 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 altera_up_av_config_auto_init.v(137) " "Verilog HDL assignment warning at altera_up_av_config_auto_init.v(137): truncated value with size 32 to match size of target (5)" {  } { { "altera_up_av_config_auto_init.v" "" { Text "/home/flango/Documents/aula/embarcados/final_embarcados/video_geradorpadroes/unsaved/synthesis/submodules/altera_up_av_config_auto_init.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562184028879 "|teste|unsaved:inst|unsaved_camera_config:camera_config|altera_up_av_config_auto_init:AV_Config_Auto_Init"}
{ "Warning" "WSGN_SEARCH_FILE" "unsaved/synthesis/submodules/altera_up_av_config_auto_init_d5m.v 1 1 " "Using design file unsaved/synthesis/submodules/altera_up_av_config_auto_init_d5m.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_d5m " "Found entity 1: altera_up_av_config_auto_init_d5m" {  } { { "altera_up_av_config_auto_init_d5m.v" "" { Text "/home/flango/Documents/aula/embarcados/final_embarcados/video_geradorpadroes/unsaved/synthesis/submodules/altera_up_av_config_auto_init_d5m.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562184028881 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1562184028881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_auto_init_d5m unsaved:inst\|unsaved_camera_config:camera_config\|altera_up_av_config_auto_init_d5m:Auto_Init_D5M_ROM " "Elaborating entity \"altera_up_av_config_auto_init_d5m\" for hierarchy \"unsaved:inst\|unsaved_camera_config:camera_config\|altera_up_av_config_auto_init_d5m:Auto_Init_D5M_ROM\"" {  } { { "unsaved_camera_config.v" "Auto_Init_D5M_ROM" { Text "/home/flango/Documents/aula/embarcados/final_embarcados/video_geradorpadroes/unsaved/synthesis/submodules/unsaved_camera_config.v" 399 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562184028882 ""}
{ "Warning" "WSGN_SEARCH_FILE" "unsaved/synthesis/submodules/altera_up_av_config_serial_bus_controller.v 1 1 " "Using design file unsaved/synthesis/submodules/altera_up_av_config_serial_bus_controller.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_serial_bus_controller " "Found entity 1: altera_up_av_config_serial_bus_controller" {  } { { "altera_up_av_config_serial_bus_controller.v" "" { Text "/home/flango/Documents/aula/embarcados/final_embarcados/video_geradorpadroes/unsaved/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562184028886 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1562184028886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_serial_bus_controller unsaved:inst\|unsaved_camera_config:camera_config\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller " "Elaborating entity \"altera_up_av_config_serial_bus_controller\" for hierarchy \"unsaved:inst\|unsaved_camera_config:camera_config\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller\"" {  } { { "unsaved_camera_config.v" "Serial_Bus_Controller" { Text "/home/flango/Documents/aula/embarcados/final_embarcados/video_geradorpadroes/unsaved/synthesis/submodules/unsaved_camera_config.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562184028886 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 altera_up_av_config_serial_bus_controller.v(241) " "Verilog HDL assignment warning at altera_up_av_config_serial_bus_controller.v(241): truncated value with size 32 to match size of target (6)" {  } { { "altera_up_av_config_serial_bus_controller.v" "" { Text "/home/flango/Documents/aula/embarcados/final_embarcados/video_geradorpadroes/unsaved/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" 241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562184028888 "|teste|unsaved:inst|unsaved_camera_config:camera_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller"}
{ "Warning" "WSGN_SEARCH_FILE" "unsaved/synthesis/submodules/altera_up_slow_clock_generator.v 1 1 " "Using design file unsaved/synthesis/submodules/altera_up_slow_clock_generator.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_slow_clock_generator " "Found entity 1: altera_up_slow_clock_generator" {  } { { "altera_up_slow_clock_generator.v" "" { Text "/home/flango/Documents/aula/embarcados/final_embarcados/video_geradorpadroes/unsaved/synthesis/submodules/altera_up_slow_clock_generator.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562184028891 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1562184028891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_slow_clock_generator unsaved:inst\|unsaved_camera_config:camera_config\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller\|altera_up_slow_clock_generator:Serial_Config_Clock_Generator " "Elaborating entity \"altera_up_slow_clock_generator\" for hierarchy \"unsaved:inst\|unsaved_camera_config:camera_config\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller\|altera_up_slow_clock_generator:Serial_Config_Clock_Generator\"" {  } { { "altera_up_av_config_serial_bus_controller.v" "Serial_Config_Clock_Generator" { Text "/home/flango/Documents/aula/embarcados/final_embarcados/video_geradorpadroes/unsaved/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562184028891 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 altera_up_slow_clock_generator.v(109) " "Verilog HDL assignment warning at altera_up_slow_clock_generator.v(109): truncated value with size 32 to match size of target (11)" {  } { { "altera_up_slow_clock_generator.v" "" { Text "/home/flango/Documents/aula/embarcados/final_embarcados/video_geradorpadroes/unsaved/synthesis/submodules/altera_up_slow_clock_generator.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562184028892 "|teste|unsaved:inst|unsaved_camera_config:camera_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator"}
{ "Warning" "WSGN_SEARCH_FILE" "unsaved/synthesis/submodules/unsaved_camera_decoder.v 1 1 " "Using design file unsaved/synthesis/submodules/unsaved_camera_decoder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_camera_decoder " "Found entity 1: unsaved_camera_decoder" {  } { { "unsaved_camera_decoder.v" "" { Text "/home/flango/Documents/aula/embarcados/final_embarcados/video_geradorpadroes/unsaved/synthesis/submodules/unsaved_camera_decoder.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562184028895 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1562184028895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_camera_decoder unsaved:inst\|unsaved_camera_decoder:camera_decoder " "Elaborating entity \"unsaved_camera_decoder\" for hierarchy \"unsaved:inst\|unsaved_camera_decoder:camera_decoder\"" {  } { { "unsaved.v" "camera_decoder" { Text "/home/flango/Documents/aula/embarcados/final_embarcados/video_geradorpadroes/unsaved/synthesis/unsaved.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562184028895 ""}
{ "Warning" "WSGN_SEARCH_FILE" "unsaved/synthesis/submodules/altera_up_video_camera_decoder.v 1 1 " "Using design file unsaved/synthesis/submodules/altera_up_video_camera_decoder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_camera_decoder " "Found entity 1: altera_up_video_camera_decoder" {  } { { "altera_up_video_camera_decoder.v" "" { Text "/home/flango/Documents/aula/embarcados/final_embarcados/video_geradorpadroes/unsaved/synthesis/submodules/altera_up_video_camera_decoder.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562184028899 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1562184028899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_camera_decoder unsaved:inst\|unsaved_camera_decoder:camera_decoder\|altera_up_video_camera_decoder:Camera_Decoder " "Elaborating entity \"altera_up_video_camera_decoder\" for hierarchy \"unsaved:inst\|unsaved_camera_decoder:camera_decoder\|altera_up_video_camera_decoder:Camera_Decoder\"" {  } { { "unsaved_camera_decoder.v" "Camera_Decoder" { Text "/home/flango/Documents/aula/embarcados/final_embarcados/video_geradorpadroes/unsaved/synthesis/submodules/unsaved_camera_decoder.v" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562184028899 ""}
{ "Warning" "WSGN_SEARCH_FILE" "unsaved/synthesis/submodules/altera_up_video_dual_clock_fifo.v 1 1 " "Using design file unsaved/synthesis/submodules/altera_up_video_dual_clock_fifo.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_dual_clock_fifo " "Found entity 1: altera_up_video_dual_clock_fifo" {  } { { "altera_up_video_dual_clock_fifo.v" "" { Text "/home/flango/Documents/aula/embarcados/final_embarcados/video_geradorpadroes/unsaved/synthesis/submodules/altera_up_video_dual_clock_fifo.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562184028903 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1562184028903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_dual_clock_fifo unsaved:inst\|unsaved_camera_decoder:camera_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO " "Elaborating entity \"altera_up_video_dual_clock_fifo\" for hierarchy \"unsaved:inst\|unsaved_camera_decoder:camera_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\"" {  } { { "unsaved_camera_decoder.v" "Video_In_Dual_Clock_FIFO" { Text "/home/flango/Documents/aula/embarcados/final_embarcados/video_geradorpadroes/unsaved/synthesis/submodules/unsaved_camera_decoder.v" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562184028903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo unsaved:inst\|unsaved_camera_decoder:camera_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"unsaved:inst\|unsaved_camera_decoder:camera_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\"" {  } { { "altera_up_video_dual_clock_fifo.v" "dcfifo_component" { Text "/home/flango/Documents/aula/embarcados/final_embarcados/video_geradorpadroes/unsaved/synthesis/submodules/altera_up_video_dual_clock_fifo.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562184029129 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unsaved:inst\|unsaved_camera_decoder:camera_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"unsaved:inst\|unsaved_camera_decoder:camera_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\"" {  } { { "altera_up_video_dual_clock_fifo.v" "" { Text "/home/flango/Documents/aula/embarcados/final_embarcados/video_geradorpadroes/unsaved/synthesis/submodules/altera_up_video_dual_clock_fifo.v" 108 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562184029130 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unsaved:inst\|unsaved_camera_decoder:camera_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component " "Instantiated megafunction \"unsaved:inst\|unsaved_camera_decoder:camera_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562184029130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5, " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5,\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562184029130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562184029130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562184029130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562184029130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562184029130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562184029130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562184029130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562184029130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562184029130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562184029130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562184029130 ""}  } { { "altera_up_video_dual_clock_fifo.v" "" { Text "/home/flango/Documents/aula/embarcados/final_embarcados/video_geradorpadroes/unsaved/synthesis/submodules/altera_up_video_dual_clock_fifo.v" 108 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1562184029130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_dal1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_dal1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_dal1 " "Found entity 1: dcfifo_dal1" {  } { { "db/dcfifo_dal1.tdf" "" { Text "/home/flango/Documents/aula/embarcados/final_embarcados/video_geradorpadroes/db/dcfifo_dal1.tdf" 40 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562184029165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562184029165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_dal1 unsaved:inst\|unsaved_camera_decoder:camera_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_dal1:auto_generated " "Elaborating entity \"dcfifo_dal1\" for hierarchy \"unsaved:inst\|unsaved_camera_decoder:camera_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_dal1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "/opt/altera/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562184029165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_nkb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_nkb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_nkb " "Found entity 1: a_gray2bin_nkb" {  } { { "db/a_gray2bin_nkb.tdf" "" { Text "/home/flango/Documents/aula/embarcados/final_embarcados/video_geradorpadroes/db/a_gray2bin_nkb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562184029169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562184029169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_nkb unsaved:inst\|unsaved_camera_decoder:camera_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_dal1:auto_generated\|a_gray2bin_nkb:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_nkb\" for hierarchy \"unsaved:inst\|unsaved_camera_decoder:camera_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_dal1:auto_generated\|a_gray2bin_nkb:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_dal1.tdf" "rdptr_g_gray2bin" { Text "/home/flango/Documents/aula/embarcados/final_embarcados/video_geradorpadroes/db/dcfifo_dal1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562184029169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_kr6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_kr6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_kr6 " "Found entity 1: a_graycounter_kr6" {  } { { "db/a_graycounter_kr6.tdf" "" { Text "/home/flango/Documents/aula/embarcados/final_embarcados/video_geradorpadroes/db/a_graycounter_kr6.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562184029205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562184029205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_kr6 unsaved:inst\|unsaved_camera_decoder:camera_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_dal1:auto_generated\|a_graycounter_kr6:rdptr_g1p " "Elaborating entity \"a_graycounter_kr6\" for hierarchy \"unsaved:inst\|unsaved_camera_decoder:camera_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_dal1:auto_generated\|a_graycounter_kr6:rdptr_g1p\"" {  } { { "db/dcfifo_dal1.tdf" "rdptr_g1p" { Text "/home/flango/Documents/aula/embarcados/final_embarcados/video_geradorpadroes/db/dcfifo_dal1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562184029206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_g9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_g9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_g9c " "Found entity 1: a_graycounter_g9c" {  } { { "db/a_graycounter_g9c.tdf" "" { Text "/home/flango/Documents/aula/embarcados/final_embarcados/video_geradorpadroes/db/a_graycounter_g9c.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562184029239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562184029239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_g9c unsaved:inst\|unsaved_camera_decoder:camera_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_dal1:auto_generated\|a_graycounter_g9c:wrptr_g1p " "Elaborating entity \"a_graycounter_g9c\" for hierarchy \"unsaved:inst\|unsaved_camera_decoder:camera_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_dal1:auto_generated\|a_graycounter_g9c:wrptr_g1p\"" {  } { { "db/dcfifo_dal1.tdf" "wrptr_g1p" { Text "/home/flango/Documents/aula/embarcados/final_embarcados/video_geradorpadroes/db/dcfifo_dal1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562184029239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5821.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5821.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5821 " "Found entity 1: altsyncram_5821" {  } { { "db/altsyncram_5821.tdf" "" { Text "/home/flango/Documents/aula/embarcados/final_embarcados/video_geradorpadroes/db/altsyncram_5821.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562184029275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562184029275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5821 unsaved:inst\|unsaved_camera_decoder:camera_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_dal1:auto_generated\|altsyncram_5821:fifo_ram " "Elaborating entity \"altsyncram_5821\" for hierarchy \"unsaved:inst\|unsaved_camera_decoder:camera_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_dal1:auto_generated\|altsyncram_5821:fifo_ram\"" {  } { { "db/dcfifo_dal1.tdf" "fifo_ram" { Text "/home/flango/Documents/aula/embarcados/final_embarcados/video_geradorpadroes/db/dcfifo_dal1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562184029276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_0v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_0v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_0v8 " "Found entity 1: dffpipe_0v8" {  } { { "db/dffpipe_0v8.tdf" "" { Text "/home/flango/Documents/aula/embarcados/final_embarcados/video_geradorpadroes/db/dffpipe_0v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562184029279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562184029279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_0v8 unsaved:inst\|unsaved_camera_decoder:camera_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_dal1:auto_generated\|dffpipe_0v8:rs_brp " "Elaborating entity \"dffpipe_0v8\" for hierarchy \"unsaved:inst\|unsaved_camera_decoder:camera_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_dal1:auto_generated\|dffpipe_0v8:rs_brp\"" {  } { { "db/dcfifo_dal1.tdf" "rs_brp" { Text "/home/flango/Documents/aula/embarcados/final_embarcados/video_geradorpadroes/db/dcfifo_dal1.tdf" 67 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562184029279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_g9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_g9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_g9l " "Found entity 1: alt_synch_pipe_g9l" {  } { { "db/alt_synch_pipe_g9l.tdf" "" { Text "/home/flango/Documents/aula/embarcados/final_embarcados/video_geradorpadroes/db/alt_synch_pipe_g9l.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562184029283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562184029283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_g9l unsaved:inst\|unsaved_camera_decoder:camera_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_dal1:auto_generated\|alt_synch_pipe_g9l:rs_dgwp " "Elaborating entity \"alt_synch_pipe_g9l\" for hierarchy \"unsaved:inst\|unsaved_camera_decoder:camera_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_dal1:auto_generated\|alt_synch_pipe_g9l:rs_dgwp\"" {  } { { "db/dcfifo_dal1.tdf" "rs_dgwp" { Text "/home/flango/Documents/aula/embarcados/final_embarcados/video_geradorpadroes/db/dcfifo_dal1.tdf" 69 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562184029284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_1v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_1v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_1v8 " "Found entity 1: dffpipe_1v8" {  } { { "db/dffpipe_1v8.tdf" "" { Text "/home/flango/Documents/aula/embarcados/final_embarcados/video_geradorpadroes/db/dffpipe_1v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562184029287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562184029287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_1v8 unsaved:inst\|unsaved_camera_decoder:camera_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_dal1:auto_generated\|alt_synch_pipe_g9l:rs_dgwp\|dffpipe_1v8:dffpipe13 " "Elaborating entity \"dffpipe_1v8\" for hierarchy \"unsaved:inst\|unsaved_camera_decoder:camera_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_dal1:auto_generated\|alt_synch_pipe_g9l:rs_dgwp\|dffpipe_1v8:dffpipe13\"" {  } { { "db/alt_synch_pipe_g9l.tdf" "dffpipe13" { Text "/home/flango/Documents/aula/embarcados/final_embarcados/video_geradorpadroes/db/alt_synch_pipe_g9l.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562184029287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_h9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_h9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_h9l " "Found entity 1: alt_synch_pipe_h9l" {  } { { "db/alt_synch_pipe_h9l.tdf" "" { Text "/home/flango/Documents/aula/embarcados/final_embarcados/video_geradorpadroes/db/alt_synch_pipe_h9l.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562184029292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562184029292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_h9l unsaved:inst\|unsaved_camera_decoder:camera_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_dal1:auto_generated\|alt_synch_pipe_h9l:ws_dgrp " "Elaborating entity \"alt_synch_pipe_h9l\" for hierarchy \"unsaved:inst\|unsaved_camera_decoder:camera_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_dal1:auto_generated\|alt_synch_pipe_h9l:ws_dgrp\"" {  } { { "db/dcfifo_dal1.tdf" "ws_dgrp" { Text "/home/flango/Documents/aula/embarcados/final_embarcados/video_geradorpadroes/db/dcfifo_dal1.tdf" 72 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562184029293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_2v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_2v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_2v8 " "Found entity 1: dffpipe_2v8" {  } { { "db/dffpipe_2v8.tdf" "" { Text "/home/flango/Documents/aula/embarcados/final_embarcados/video_geradorpadroes/db/dffpipe_2v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562184029296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562184029296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_2v8 unsaved:inst\|unsaved_camera_decoder:camera_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_dal1:auto_generated\|alt_synch_pipe_h9l:ws_dgrp\|dffpipe_2v8:dffpipe16 " "Elaborating entity \"dffpipe_2v8\" for hierarchy \"unsaved:inst\|unsaved_camera_decoder:camera_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_dal1:auto_generated\|alt_synch_pipe_h9l:ws_dgrp\|dffpipe_2v8:dffpipe16\"" {  } { { "db/alt_synch_pipe_h9l.tdf" "dffpipe16" { Text "/home/flango/Documents/aula/embarcados/final_embarcados/video_geradorpadroes/db/alt_synch_pipe_h9l.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562184029296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_8a6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_8a6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_8a6 " "Found entity 1: cmpr_8a6" {  } { { "db/cmpr_8a6.tdf" "" { Text "/home/flango/Documents/aula/embarcados/final_embarcados/video_geradorpadroes/db/cmpr_8a6.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562184029331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562184029331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_8a6 unsaved:inst\|unsaved_camera_decoder:camera_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_dal1:auto_generated\|cmpr_8a6:rdempty_eq_comp " "Elaborating entity \"cmpr_8a6\" for hierarchy \"unsaved:inst\|unsaved_camera_decoder:camera_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_dal1:auto_generated\|cmpr_8a6:rdempty_eq_comp\"" {  } { { "db/dcfifo_dal1.tdf" "rdempty_eq_comp" { Text "/home/flango/Documents/aula/embarcados/final_embarcados/video_geradorpadroes/db/dcfifo_dal1.tdf" 79 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562184029332 ""}
{ "Warning" "WSGN_SEARCH_FILE" "unsaved/synthesis/submodules/unsaved_video_clipper_0.v 1 1 " "Using design file unsaved/synthesis/submodules/unsaved_video_clipper_0.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_video_clipper_0 " "Found entity 1: unsaved_video_clipper_0" {  } { { "unsaved_video_clipper_0.v" "" { Text "/home/flango/Documents/aula/embarcados/final_embarcados/video_geradorpadroes/unsaved/synthesis/submodules/unsaved_video_clipper_0.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562184029337 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1562184029337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_video_clipper_0 unsaved:inst\|unsaved_video_clipper_0:video_clipper_0 " "Elaborating entity \"unsaved_video_clipper_0\" for hierarchy \"unsaved:inst\|unsaved_video_clipper_0:video_clipper_0\"" {  } { { "unsaved.v" "video_clipper_0" { Text "/home/flango/Documents/aula/embarcados/final_embarcados/video_geradorpadroes/unsaved/synthesis/unsaved.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562184029337 ""}
{ "Warning" "WSGN_SEARCH_FILE" "unsaved/synthesis/submodules/altera_up_video_clipper_drop.v 1 1 " "Using design file unsaved/synthesis/submodules/altera_up_video_clipper_drop.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_clipper_drop " "Found entity 1: altera_up_video_clipper_drop" {  } { { "altera_up_video_clipper_drop.v" "" { Text "/home/flango/Documents/aula/embarcados/final_embarcados/video_geradorpadroes/unsaved/synthesis/submodules/altera_up_video_clipper_drop.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562184029341 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1562184029341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_clipper_drop unsaved:inst\|unsaved_video_clipper_0:video_clipper_0\|altera_up_video_clipper_drop:Clipper_Drop " "Elaborating entity \"altera_up_video_clipper_drop\" for hierarchy \"unsaved:inst\|unsaved_video_clipper_0:video_clipper_0\|altera_up_video_clipper_drop:Clipper_Drop\"" {  } { { "unsaved_video_clipper_0.v" "Clipper_Drop" { Text "/home/flango/Documents/aula/embarcados/final_embarcados/video_geradorpadroes/unsaved/synthesis/submodules/unsaved_video_clipper_0.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562184029341 ""}
{ "Warning" "WSGN_SEARCH_FILE" "unsaved/synthesis/submodules/altera_up_video_clipper_counters.v 1 1 " "Using design file unsaved/synthesis/submodules/altera_up_video_clipper_counters.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_clipper_counters " "Found entity 1: altera_up_video_clipper_counters" {  } { { "altera_up_video_clipper_counters.v" "" { Text "/home/flango/Documents/aula/embarcados/final_embarcados/video_geradorpadroes/unsaved/synthesis/submodules/altera_up_video_clipper_counters.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562184029345 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1562184029345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_clipper_counters unsaved:inst\|unsaved_video_clipper_0:video_clipper_0\|altera_up_video_clipper_drop:Clipper_Drop\|altera_up_video_clipper_counters:Clipper_Drop_Counters " "Elaborating entity \"altera_up_video_clipper_counters\" for hierarchy \"unsaved:inst\|unsaved_video_clipper_0:video_clipper_0\|altera_up_video_clipper_drop:Clipper_Drop\|altera_up_video_clipper_counters:Clipper_Drop_Counters\"" {  } { { "altera_up_video_clipper_drop.v" "Clipper_Drop_Counters" { Text "/home/flango/Documents/aula/embarcados/final_embarcados/video_geradorpadroes/unsaved/synthesis/submodules/altera_up_video_clipper_drop.v" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562184029345 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 altera_up_video_clipper_counters.v(120) " "Verilog HDL assignment warning at altera_up_video_clipper_counters.v(120): truncated value with size 32 to match size of target (11)" {  } { { "altera_up_video_clipper_counters.v" "" { Text "/home/flango/Documents/aula/embarcados/final_embarcados/video_geradorpadroes/unsaved/synthesis/submodules/altera_up_video_clipper_counters.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562184029346 "|teste|unsaved:inst|unsaved_video_clipper_0:video_clipper_0|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_video_clipper_counters.v(131) " "Verilog HDL assignment warning at altera_up_video_clipper_counters.v(131): truncated value with size 32 to match size of target (10)" {  } { { "altera_up_video_clipper_counters.v" "" { Text "/home/flango/Documents/aula/embarcados/final_embarcados/video_geradorpadroes/unsaved/synthesis/submodules/altera_up_video_clipper_counters.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562184029346 "|teste|unsaved:inst|unsaved_video_clipper_0:video_clipper_0|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters"}
{ "Warning" "WSGN_SEARCH_FILE" "unsaved/synthesis/submodules/altera_up_video_clipper_add.v 1 1 " "Using design file unsaved/synthesis/submodules/altera_up_video_clipper_add.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_clipper_add " "Found entity 1: altera_up_video_clipper_add" {  } { { "altera_up_video_clipper_add.v" "" { Text "/home/flango/Documents/aula/embarcados/final_embarcados/video_geradorpadroes/unsaved/synthesis/submodules/altera_up_video_clipper_add.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562184029350 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1562184029350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_clipper_add unsaved:inst\|unsaved_video_clipper_0:video_clipper_0\|altera_up_video_clipper_add:Clipper_Add " "Elaborating entity \"altera_up_video_clipper_add\" for hierarchy \"unsaved:inst\|unsaved_video_clipper_0:video_clipper_0\|altera_up_video_clipper_add:Clipper_Add\"" {  } { { "unsaved_video_clipper_0.v" "Clipper_Add" { Text "/home/flango/Documents/aula/embarcados/final_embarcados/video_geradorpadroes/unsaved/synthesis/submodules/unsaved_video_clipper_0.v" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562184029350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_clipper_counters unsaved:inst\|unsaved_video_clipper_0:video_clipper_0\|altera_up_video_clipper_add:Clipper_Add\|altera_up_video_clipper_counters:Clipper_Add_Counters " "Elaborating entity \"altera_up_video_clipper_counters\" for hierarchy \"unsaved:inst\|unsaved_video_clipper_0:video_clipper_0\|altera_up_video_clipper_add:Clipper_Add\|altera_up_video_clipper_counters:Clipper_Add_Counters\"" {  } { { "altera_up_video_clipper_add.v" "Clipper_Add_Counters" { Text "/home/flango/Documents/aula/embarcados/final_embarcados/video_geradorpadroes/unsaved/synthesis/submodules/altera_up_video_clipper_add.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562184029352 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 altera_up_video_clipper_counters.v(120) " "Verilog HDL assignment warning at altera_up_video_clipper_counters.v(120): truncated value with size 32 to match size of target (11)" {  } { { "altera_up_video_clipper_counters.v" "" { Text "/home/flango/Documents/aula/embarcados/final_embarcados/video_geradorpadroes/unsaved/synthesis/submodules/altera_up_video_clipper_counters.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562184029352 "|teste|unsaved:inst|unsaved_video_clipper_0:video_clipper_0|altera_up_video_clipper_add:Clipper_Add|altera_up_video_clipper_counters:Clipper_Add_Counters"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_video_clipper_counters.v(131) " "Verilog HDL assignment warning at altera_up_video_clipper_counters.v(131): truncated value with size 32 to match size of target (10)" {  } { { "altera_up_video_clipper_counters.v" "" { Text "/home/flango/Documents/aula/embarcados/final_embarcados/video_geradorpadroes/unsaved/synthesis/submodules/altera_up_video_clipper_counters.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562184029352 "|teste|unsaved:inst|unsaved_video_clipper_0:video_clipper_0|altera_up_video_clipper_add:Clipper_Add|altera_up_video_clipper_counters:Clipper_Add_Counters"}
{ "Warning" "WSGN_SEARCH_FILE" "unsaved/synthesis/submodules/unsaved_video_rgb_resampler_0.v 1 1 " "Using design file unsaved/synthesis/submodules/unsaved_video_rgb_resampler_0.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_video_rgb_resampler_0 " "Found entity 1: unsaved_video_rgb_resampler_0" {  } { { "unsaved_video_rgb_resampler_0.v" "" { Text "/home/flango/Documents/aula/embarcados/final_embarcados/video_geradorpadroes/unsaved/synthesis/submodules/unsaved_video_rgb_resampler_0.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562184029356 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1562184029356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_video_rgb_resampler_0 unsaved:inst\|unsaved_video_rgb_resampler_0:video_rgb_resampler_0 " "Elaborating entity \"unsaved_video_rgb_resampler_0\" for hierarchy \"unsaved:inst\|unsaved_video_rgb_resampler_0:video_rgb_resampler_0\"" {  } { { "unsaved.v" "video_rgb_resampler_0" { Text "/home/flango/Documents/aula/embarcados/final_embarcados/video_geradorpadroes/unsaved/synthesis/unsaved.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562184029356 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a unsaved_video_rgb_resampler_0.v(118) " "Verilog HDL or VHDL warning at unsaved_video_rgb_resampler_0.v(118): object \"a\" assigned a value but never read" {  } { { "unsaved_video_rgb_resampler_0.v" "" { Text "/home/flango/Documents/aula/embarcados/final_embarcados/video_geradorpadroes/unsaved/synthesis/submodules/unsaved_video_rgb_resampler_0.v" 118 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1562184029358 "|teste|unsaved:inst|unsaved_video_rgb_resampler_0:video_rgb_resampler_0"}
{ "Warning" "WSGN_SEARCH_FILE" "unsaved/synthesis/submodules/unsaved_video_scaler_0.v 1 1 " "Using design file unsaved/synthesis/submodules/unsaved_video_scaler_0.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_video_scaler_0 " "Found entity 1: unsaved_video_scaler_0" {  } { { "unsaved_video_scaler_0.v" "" { Text "/home/flango/Documents/aula/embarcados/final_embarcados/video_geradorpadroes/unsaved/synthesis/submodules/unsaved_video_scaler_0.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562184029361 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1562184029361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_video_scaler_0 unsaved:inst\|unsaved_video_scaler_0:video_scaler_0 " "Elaborating entity \"unsaved_video_scaler_0\" for hierarchy \"unsaved:inst\|unsaved_video_scaler_0:video_scaler_0\"" {  } { { "unsaved.v" "video_scaler_0" { Text "/home/flango/Documents/aula/embarcados/final_embarcados/video_geradorpadroes/unsaved/synthesis/unsaved.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562184029361 ""}
{ "Warning" "WSGN_SEARCH_FILE" "unsaved/synthesis/submodules/altera_up_video_scaler_shrink.v 1 1 " "Using design file unsaved/synthesis/submodules/altera_up_video_scaler_shrink.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_scaler_shrink " "Found entity 1: altera_up_video_scaler_shrink" {  } { { "altera_up_video_scaler_shrink.v" "" { Text "/home/flango/Documents/aula/embarcados/final_embarcados/video_geradorpadroes/unsaved/synthesis/submodules/altera_up_video_scaler_shrink.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562184029365 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1562184029365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_scaler_shrink unsaved:inst\|unsaved_video_scaler_0:video_scaler_0\|altera_up_video_scaler_shrink:Shrink_Frame " "Elaborating entity \"altera_up_video_scaler_shrink\" for hierarchy \"unsaved:inst\|unsaved_video_scaler_0:video_scaler_0\|altera_up_video_scaler_shrink:Shrink_Frame\"" {  } { { "unsaved_video_scaler_0.v" "Shrink_Frame" { Text "/home/flango/Documents/aula/embarcados/final_embarcados/video_geradorpadroes/unsaved/synthesis/submodules/unsaved_video_scaler_0.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562184029365 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 altera_up_video_scaler_shrink.v(196) " "Verilog HDL assignment warning at altera_up_video_scaler_shrink.v(196): truncated value with size 32 to match size of target (11)" {  } { { "altera_up_video_scaler_shrink.v" "" { Text "/home/flango/Documents/aula/embarcados/final_embarcados/video_geradorpadroes/unsaved/synthesis/submodules/altera_up_video_scaler_shrink.v" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562184029367 "|teste|unsaved:inst|unsaved_video_scaler_0:video_scaler_0|altera_up_video_scaler_shrink:Shrink_Frame"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_video_scaler_shrink.v(209) " "Verilog HDL assignment warning at altera_up_video_scaler_shrink.v(209): truncated value with size 32 to match size of target (10)" {  } { { "altera_up_video_scaler_shrink.v" "" { Text "/home/flango/Documents/aula/embarcados/final_embarcados/video_geradorpadroes/unsaved/synthesis/submodules/altera_up_video_scaler_shrink.v" 209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562184029367 "|teste|unsaved:inst|unsaved_video_scaler_0:video_scaler_0|altera_up_video_scaler_shrink:Shrink_Frame"}
{ "Warning" "WSGN_SEARCH_FILE" "unsaved/synthesis/submodules/unsaved_video_vga_controller_0.v 1 1 " "Using design file unsaved/synthesis/submodules/unsaved_video_vga_controller_0.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_video_vga_controller_0 " "Found entity 1: unsaved_video_vga_controller_0" {  } { { "unsaved_video_vga_controller_0.v" "" { Text "/home/flango/Documents/aula/embarcados/final_embarcados/video_geradorpadroes/unsaved/synthesis/submodules/unsaved_video_vga_controller_0.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562184029370 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1562184029370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_video_vga_controller_0 unsaved:inst\|unsaved_video_vga_controller_0:video_vga_controller_0 " "Elaborating entity \"unsaved_video_vga_controller_0\" for hierarchy \"unsaved:inst\|unsaved_video_vga_controller_0:video_vga_controller_0\"" {  } { { "unsaved.v" "video_vga_controller_0" { Text "/home/flango/Documents/aula/embarcados/final_embarcados/video_geradorpadroes/unsaved/synthesis/unsaved.v" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562184029371 ""}
{ "Warning" "WSGN_SEARCH_FILE" "unsaved/synthesis/submodules/altera_up_avalon_video_vga_timing.v 1 1 " "Using design file unsaved/synthesis/submodules/altera_up_avalon_video_vga_timing.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_video_vga_timing " "Found entity 1: altera_up_avalon_video_vga_timing" {  } { { "altera_up_avalon_video_vga_timing.v" "" { Text "/home/flango/Documents/aula/embarcados/final_embarcados/video_geradorpadroes/unsaved/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562184029375 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1562184029375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_video_vga_timing unsaved:inst\|unsaved_video_vga_controller_0:video_vga_controller_0\|altera_up_avalon_video_vga_timing:VGA_Timing " "Elaborating entity \"altera_up_avalon_video_vga_timing\" for hierarchy \"unsaved:inst\|unsaved_video_vga_controller_0:video_vga_controller_0\|altera_up_avalon_video_vga_timing:VGA_Timing\"" {  } { { "unsaved_video_vga_controller_0.v" "VGA_Timing" { Text "/home/flango/Documents/aula/embarcados/final_embarcados/video_geradorpadroes/unsaved/synthesis/submodules/unsaved_video_vga_controller_0.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562184029376 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_avalon_video_vga_timing.v(199) " "Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(199): truncated value with size 32 to match size of target (10)" {  } { { "altera_up_avalon_video_vga_timing.v" "" { Text "/home/flango/Documents/aula/embarcados/final_embarcados/video_geradorpadroes/unsaved/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562184029377 "|teste|unsaved:inst|unsaved_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_avalon_video_vga_timing.v(200) " "Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(200): truncated value with size 32 to match size of target (10)" {  } { { "altera_up_avalon_video_vga_timing.v" "" { Text "/home/flango/Documents/aula/embarcados/final_embarcados/video_geradorpadroes/unsaved/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562184029377 "|teste|unsaved:inst|unsaved_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing"}
{ "Warning" "WSGN_SEARCH_FILE" "unsaved/synthesis/submodules/altera_reset_controller.v 1 1 " "Using design file unsaved/synthesis/submodules/altera_reset_controller.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "altera_reset_controller.v" "" { Text "/home/flango/Documents/aula/embarcados/final_embarcados/video_geradorpadroes/unsaved/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562184029381 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1562184029381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller unsaved:inst\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"unsaved:inst\|altera_reset_controller:rst_controller\"" {  } { { "unsaved.v" "rst_controller" { Text "/home/flango/Documents/aula/embarcados/final_embarcados/video_geradorpadroes/unsaved/synthesis/unsaved.v" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562184029382 ""}
{ "Warning" "WSGN_SEARCH_FILE" "unsaved/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Using design file unsaved/synthesis/submodules/altera_reset_synchronizer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "altera_reset_synchronizer.v" "" { Text "/home/flango/Documents/aula/embarcados/final_embarcados/video_geradorpadroes/unsaved/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562184029385 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1562184029385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer unsaved:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"unsaved:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/flango/Documents/aula/embarcados/final_embarcados/video_geradorpadroes/unsaved/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562184029386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer unsaved:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"unsaved:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/flango/Documents/aula/embarcados/final_embarcados/video_geradorpadroes/unsaved/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562184029387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altplldir altplldir:inst5 " "Elaborating entity \"altplldir\" for hierarchy \"altplldir:inst5\"" {  } { { "teste.bdf" "inst5" { Schematic "/home/flango/Documents/aula/embarcados/final_embarcados/video_geradorpadroes/teste.bdf" { { 56 -360 -104 216 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562184029395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll altplldir:inst5\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"altplldir:inst5\|altpll:altpll_component\"" {  } { { "altplldir.v" "altpll_component" { Text "/home/flango/Documents/aula/embarcados/final_embarcados/video_geradorpadroes/altplldir.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562184029418 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altplldir:inst5\|altpll:altpll_component " "Elaborated megafunction instantiation \"altplldir:inst5\|altpll:altpll_component\"" {  } { { "altplldir.v" "" { Text "/home/flango/Documents/aula/embarcados/final_embarcados/video_geradorpadroes/altplldir.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562184029420 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altplldir:inst5\|altpll:altpll_component " "Instantiated megafunction \"altplldir:inst5\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562184029420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562184029420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562184029420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562184029420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562184029420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 10 " "Parameter \"clk1_divide_by\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562184029420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562184029420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 19 " "Parameter \"clk1_multiply_by\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562184029420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562184029420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562184029420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562184029420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562184029420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=altplldir " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=altplldir\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562184029420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562184029420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562184029420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562184029420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562184029420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562184029420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562184029420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562184029420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562184029420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562184029420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562184029420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562184029420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562184029420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562184029420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562184029420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562184029420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562184029420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562184029420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562184029420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562184029420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562184029420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562184029420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562184029420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562184029420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562184029420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562184029420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562184029420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562184029420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562184029420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562184029420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562184029420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562184029420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562184029420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562184029420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562184029420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562184029420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562184029420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562184029420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562184029420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562184029420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562184029420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562184029420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562184029420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562184029420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562184029420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562184029420 ""}  } { { "altplldir.v" "" { Text "/home/flango/Documents/aula/embarcados/final_embarcados/video_geradorpadroes/altplldir.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1562184029420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altplldir_altpll1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altplldir_altpll1.v" { { "Info" "ISGN_ENTITY_NAME" "1 altplldir_altpll1 " "Found entity 1: altplldir_altpll1" {  } { { "db/altplldir_altpll1.v" "" { Text "/home/flango/Documents/aula/embarcados/final_embarcados/video_geradorpadroes/db/altplldir_altpll1.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562184029461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562184029461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altplldir_altpll1 altplldir:inst5\|altpll:altpll_component\|altplldir_altpll1:auto_generated " "Elaborating entity \"altplldir_altpll1\" for hierarchy \"altplldir:inst5\|altpll:altpll_component\|altplldir_altpll1:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/opt/altera/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562184029461 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "8 " "8 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1562184030690 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "unsaved:inst\|unsaved_camera_config:camera_config\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller\|serial_data unsaved:inst\|unsaved_camera_config:camera_config\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller\|new_data " "Converted the fan-out from the tri-state buffer \"unsaved:inst\|unsaved_camera_config:camera_config\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller\|serial_data\" to the node \"unsaved:inst\|unsaved_camera_config:camera_config\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller\|new_data\" into an OR gate" {  } { { "altera_up_av_config_serial_bus_controller.v" "" { Text "/home/flango/Documents/aula/embarcados/final_embarcados/video_geradorpadroes/unsaved/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" 81 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1562184030711 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1562184030711 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "altera_reset_synchronizer.v" "" { Text "/home/flango/Documents/aula/embarcados/final_embarcados/video_geradorpadroes/unsaved/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1562184030715 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1562184030715 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sync GND " "Pin \"sync\" is stuck at GND" {  } { { "teste.bdf" "" { Schematic "/home/flango/Documents/aula/embarcados/final_embarcados/video_geradorpadroes/teste.bdf" { { 496 -112 64 512 "sync" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562184031033 "|teste|sync"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR4 GND " "Pin \"LEDR4\" is stuck at GND" {  } { { "teste.bdf" "" { Schematic "/home/flango/Documents/aula/embarcados/final_embarcados/video_geradorpadroes/teste.bdf" { { 520 -112 64 536 "LEDR4" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562184031033 "|teste|LEDR4"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1562184031033 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1562184031165 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "13 " "13 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1562184031957 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1562184032151 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562184032151 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "905 " "Implemented 905 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1562184032266 ""} { "Info" "ICUT_CUT_TM_OPINS" "46 " "Implemented 46 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1562184032266 ""} { "Info" "ICUT_CUT_TM_LCELLS" "823 " "Implemented 823 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1562184032266 ""} { "Info" "ICUT_CUT_TM_RAMS" "18 " "Implemented 18 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1562184032266 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1562184032266 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1562184032266 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 43 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 43 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1082 " "Peak virtual memory: 1082 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1562184032281 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul  3 17:00:32 2019 " "Processing ended: Wed Jul  3 17:00:32 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1562184032281 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1562184032281 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1562184032281 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1562184032281 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1562184033723 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1562184033723 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul  3 17:00:32 2019 " "Processing started: Wed Jul  3 17:00:32 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1562184033723 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1562184033723 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off teste -c teste " "Command: quartus_fit --read_settings_files=off --write_settings_files=off teste -c teste" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1562184033723 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1562184033774 ""}
{ "Info" "0" "" "Project  = teste" {  } {  } 0 0 "Project  = teste" 0 0 "Fitter" 0 0 1562184033775 ""}
{ "Info" "0" "" "Revision = teste" {  } {  } 0 0 "Revision = teste" 0 0 "Fitter" 0 0 1562184033775 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1562184033892 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1562184033892 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "teste EP4CGX150DF31C7 " "Selected device EP4CGX150DF31C7 for design \"teste\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1562184033903 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1562184033991 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1562184033991 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1562184034435 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1562184034441 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX150DF31I7 " "Device EP4CGX150DF31I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1562184034510 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX150DF31I7AD " "Device EP4CGX150DF31I7AD is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1562184034510 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX110DF31C7 " "Device EP4CGX110DF31C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1562184034510 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX110DF31I7 " "Device EP4CGX110DF31I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1562184034510 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1562184034510 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCEO~ AE7 " "Pin ~ALTERA_NCEO~ is reserved at location AE7" {  } { { "/opt/altera/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_NCEO~ } } } { "temporary_test_loc" "" { Generic "/home/flango/Documents/aula/embarcados/final_embarcados/video_geradorpadroes/" { { 0 { 0 ""} 0 2249 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1562184034515 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ A3 " "Pin ~ALTERA_DATA0~ is reserved at location A3" {  } { { "/opt/altera/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/flango/Documents/aula/embarcados/final_embarcados/video_geradorpadroes/" { { 0 { 0 ""} 0 2251 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1562184034515 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ G9 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location G9" {  } { { "/opt/altera/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/flango/Documents/aula/embarcados/final_embarcados/video_geradorpadroes/" { { 0 { 0 ""} 0 2253 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1562184034515 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCSO~ B4 " "Pin ~ALTERA_NCSO~ is reserved at location B4" {  } { { "/opt/altera/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_NCSO~ } } } { "temporary_test_loc" "" { Generic "/home/flango/Documents/aula/embarcados/final_embarcados/video_geradorpadroes/" { { 0 { 0 ""} 0 2255 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1562184034515 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ B3 " "Pin ~ALTERA_DCLK~ is reserved at location B3" {  } { { "/opt/altera/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/flango/Documents/aula/embarcados/final_embarcados/video_geradorpadroes/" { { 0 { 0 ""} 0 2257 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1562184034515 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1562184034515 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1562184034517 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1562184034802 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "altplldir:inst5\|altpll:altpll_component\|altplldir_altpll1:auto_generated\|pll1 MPLL PLL " "Implemented PLL \"altplldir:inst5\|altpll:altpll_component\|altplldir_altpll1:auto_generated\|pll1\" as MPLL PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "altplldir:inst5\|altpll:altpll_component\|altplldir_altpll1:auto_generated\|wire_pll1_clk\[0\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for altplldir:inst5\|altpll:altpll_component\|altplldir_altpll1:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/altplldir_altpll1.v" "" { Text "/home/flango/Documents/aula/embarcados/final_embarcados/video_geradorpadroes/db/altplldir_altpll1.v" 43 -1 0 } } { "" "" { Generic "/home/flango/Documents/aula/embarcados/final_embarcados/video_geradorpadroes/" { { 0 { 0 ""} 0 121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1562184035899 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "altplldir:inst5\|altpll:altpll_component\|altplldir_altpll1:auto_generated\|wire_pll1_clk\[1\] 19 10 0 0 " "Implementing clock multiplication of 19, clock division of 10, and phase shift of 0 degrees (0 ps) for altplldir:inst5\|altpll:altpll_component\|altplldir_altpll1:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/altplldir_altpll1.v" "" { Text "/home/flango/Documents/aula/embarcados/final_embarcados/video_geradorpadroes/db/altplldir_altpll1.v" 43 -1 0 } } { "" "" { Generic "/home/flango/Documents/aula/embarcados/final_embarcados/video_geradorpadroes/" { { 0 { 0 ""} 0 122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1562184035899 ""}  } { { "db/altplldir_altpll1.v" "" { Text "/home/flango/Documents/aula/embarcados/final_embarcados/video_geradorpadroes/db/altplldir_altpll1.v" 43 -1 0 } } { "" "" { Generic "/home/flango/Documents/aula/embarcados/final_embarcados/video_geradorpadroes/" { { 0 { 0 ""} 0 121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1562184035899 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_dal1 " "Entity dcfifo_dal1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_2v8:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_2v8:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1562184036235 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_1v8:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_1v8:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1562184036235 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1562184036235 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1562184036235 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "teste.sdc " "Synopsys Design Constraints File file not found: 'teste.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1562184036243 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1562184036244 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1562184036246 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1562184036257 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1562184036258 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1562184036258 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altplldir:inst5\|altpll:altpll_component\|altplldir_altpll1:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node altplldir:inst5\|altpll:altpll_component\|altplldir_altpll1:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G29 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G29" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1562184036397 ""}  } { { "db/altplldir_altpll1.v" "" { Text "/home/flango/Documents/aula/embarcados/final_embarcados/video_geradorpadroes/db/altplldir_altpll1.v" 79 -1 0 } } { "temporary_test_loc" "" { Generic "/home/flango/Documents/aula/embarcados/final_embarcados/video_geradorpadroes/" { { 0 { 0 ""} 0 121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1562184036397 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altplldir:inst5\|altpll:altpll_component\|altplldir_altpll1:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1) " "Automatically promoted node altplldir:inst5\|altpll:altpll_component\|altplldir_altpll1:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G28 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G28" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1562184036397 ""}  } { { "db/altplldir_altpll1.v" "" { Text "/home/flango/Documents/aula/embarcados/final_embarcados/video_geradorpadroes/db/altplldir_altpll1.v" 79 -1 0 } } { "temporary_test_loc" "" { Generic "/home/flango/Documents/aula/embarcados/final_embarcados/video_geradorpadroes/" { { 0 { 0 ""} 0 121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1562184036397 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1562184036722 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1562184036724 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1562184036725 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1562184036729 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1562184036733 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1562184036737 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1562184036737 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1562184036739 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1562184036796 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1562184036799 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1562184036799 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "altplldir:inst5\|altpll:altpll_component\|altplldir_altpll1:auto_generated\|pll1 clk\[0\] LEDR0~output " "PLL \"altplldir:inst5\|altpll:altpll_component\|altplldir_altpll1:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"LEDR0~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/altplldir_altpll1.v" "" { Text "/home/flango/Documents/aula/embarcados/final_embarcados/video_geradorpadroes/db/altplldir_altpll1.v" 43 -1 0 } } { "altpll.tdf" "" { Text "/opt/altera/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "altplldir.v" "" { Text "/home/flango/Documents/aula/embarcados/final_embarcados/video_geradorpadroes/altplldir.v" 94 0 0 } } { "teste.bdf" "" { Schematic "/home/flango/Documents/aula/embarcados/final_embarcados/video_geradorpadroes/teste.bdf" { { 56 -360 -104 216 "inst5" "" } } } } { "teste.bdf" "" { Schematic "/home/flango/Documents/aula/embarcados/final_embarcados/video_geradorpadroes/teste.bdf" { { -8 -312 -136 8 "LEDR0" "" } } } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1562184036847 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "altplldir:inst5\|altpll:altpll_component\|altplldir_altpll1:auto_generated\|pll1 clk\[0\] LEDR1~output " "PLL \"altplldir:inst5\|altpll:altpll_component\|altplldir_altpll1:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"LEDR1~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/altplldir_altpll1.v" "" { Text "/home/flango/Documents/aula/embarcados/final_embarcados/video_geradorpadroes/db/altplldir_altpll1.v" 43 -1 0 } } { "altpll.tdf" "" { Text "/opt/altera/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "altplldir.v" "" { Text "/home/flango/Documents/aula/embarcados/final_embarcados/video_geradorpadroes/altplldir.v" 94 0 0 } } { "teste.bdf" "" { Schematic "/home/flango/Documents/aula/embarcados/final_embarcados/video_geradorpadroes/teste.bdf" { { 56 -360 -104 216 "inst5" "" } } } } { "teste.bdf" "" { Schematic "/home/flango/Documents/aula/embarcados/final_embarcados/video_geradorpadroes/teste.bdf" { { 256 -112 64 272 "LEDR1" "" } } } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1562184036847 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "altplldir:inst5\|altpll:altpll_component\|altplldir_altpll1:auto_generated\|pll1 clk\[0\] clk_vga~output " "PLL \"altplldir:inst5\|altpll:altpll_component\|altplldir_altpll1:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"clk_vga~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/altplldir_altpll1.v" "" { Text "/home/flango/Documents/aula/embarcados/final_embarcados/video_geradorpadroes/db/altplldir_altpll1.v" 43 -1 0 } } { "altpll.tdf" "" { Text "/opt/altera/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "altplldir.v" "" { Text "/home/flango/Documents/aula/embarcados/final_embarcados/video_geradorpadroes/altplldir.v" 94 0 0 } } { "teste.bdf" "" { Schematic "/home/flango/Documents/aula/embarcados/final_embarcados/video_geradorpadroes/teste.bdf" { { 56 -360 -104 216 "inst5" "" } } } } { "teste.bdf" "" { Schematic "/home/flango/Documents/aula/embarcados/final_embarcados/video_geradorpadroes/teste.bdf" { { 280 -112 64 296 "clk_vga" "" } } } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1562184036848 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "altplldir:inst5\|altpll:altpll_component\|altplldir_altpll1:auto_generated\|pll1 clk\[1\] xCLK~output " "PLL \"altplldir:inst5\|altpll:altpll_component\|altplldir_altpll1:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"xCLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/altplldir_altpll1.v" "" { Text "/home/flango/Documents/aula/embarcados/final_embarcados/video_geradorpadroes/db/altplldir_altpll1.v" 43 -1 0 } } { "altpll.tdf" "" { Text "/opt/altera/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "altplldir.v" "" { Text "/home/flango/Documents/aula/embarcados/final_embarcados/video_geradorpadroes/altplldir.v" 94 0 0 } } { "teste.bdf" "" { Schematic "/home/flango/Documents/aula/embarcados/final_embarcados/video_geradorpadroes/teste.bdf" { { 56 -360 -104 216 "inst5" "" } } } } { "teste.bdf" "" { Schematic "/home/flango/Documents/aula/embarcados/final_embarcados/video_geradorpadroes/teste.bdf" { { 128 -56 120 144 "xCLK" "" } } } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1562184036848 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1562184037144 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1562184037149 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1562184041269 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1562184041604 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1562184041664 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1562184045620 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1562184045620 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1562184046006 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X70_Y80 X81_Y91 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X70_Y80 to location X81_Y91" {  } { { "loc" "" { Generic "/home/flango/Documents/aula/embarcados/final_embarcados/video_geradorpadroes/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X70_Y80 to location X81_Y91"} { { 12 { 0 ""} 70 80 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1562184051298 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1562184051298 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1562184053206 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1562184053206 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1562184053209 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.79 " "Total time spent on timing analysis during the Fitter is 0.79 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1562184053381 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1562184053398 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1562184053786 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1562184053786 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1562184054145 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1562184054735 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/flango/Documents/aula/embarcados/final_embarcados/video_geradorpadroes/teste.fit.smsg " "Generated suppressed messages file /home/flango/Documents/aula/embarcados/final_embarcados/video_geradorpadroes/teste.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1562184055716 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1560 " "Peak virtual memory: 1560 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1562184056109 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul  3 17:00:56 2019 " "Processing ended: Wed Jul  3 17:00:56 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1562184056109 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1562184056109 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1562184056109 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1562184056109 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1562184057586 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1562184057587 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul  3 17:00:57 2019 " "Processing started: Wed Jul  3 17:00:57 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1562184057587 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1562184057587 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off teste -c teste " "Command: quartus_asm --read_settings_files=off --write_settings_files=off teste -c teste" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1562184057588 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1562184057967 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1562184061229 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1562184061375 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "878 " "Peak virtual memory: 878 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1562184062135 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul  3 17:01:02 2019 " "Processing ended: Wed Jul  3 17:01:02 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1562184062135 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1562184062135 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1562184062135 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1562184062135 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1562184062277 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1562184063501 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1562184063502 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul  3 17:01:02 2019 " "Processing started: Wed Jul  3 17:01:02 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1562184063502 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1562184063502 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta teste -c teste " "Command: quartus_sta teste -c teste" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1562184063502 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1562184063557 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1562184063669 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1562184063669 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1562184063756 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1562184063756 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_dal1 " "Entity dcfifo_dal1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_2v8:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_2v8:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1562184064393 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_1v8:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_1v8:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1562184064393 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1562184064393 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1562184064393 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "teste.sdc " "Synopsys Design Constraints File file not found: 'teste.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1562184064402 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1562184064402 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk clk " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk clk" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1562184064403 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst5\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{inst5\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1562184064403 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst5\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 10 -multiply_by 19 -duty_cycle 50.00 -name \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{inst5\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 10 -multiply_by 19 -duty_cycle 50.00 -name \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1562184064403 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1562184064403 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1562184064403 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name PIXEL_CLK PIXEL_CLK " "create_clock -period 1.000 -name PIXEL_CLK PIXEL_CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1562184064404 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1562184064404 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1562184064411 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1562184064411 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1562184064413 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1562184064420 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1562184064457 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1562184064457 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.627 " "Worst-case setup slack is -2.627" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562184064458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562184064458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.627            -109.510 PIXEL_CLK  " "   -2.627            -109.510 PIXEL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562184064458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   32.320               0.000 inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   32.320               0.000 inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562184064458 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1562184064458 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.102 " "Worst-case hold slack is 0.102" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562184064463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562184064463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.102               0.000 PIXEL_CLK  " "    0.102               0.000 PIXEL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562184064463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.374               0.000 inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.374               0.000 inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562184064463 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1562184064463 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1562184064464 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1562184064465 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562184064466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562184064466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -125.079 PIXEL_CLK  " "   -3.000            -125.079 PIXEL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562184064466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.891               0.000 clk  " "    9.891               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562184064466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.615               0.000 inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.615               0.000 inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562184064466 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1562184064466 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 17 synchronizer chains. " "Report Metastability: Found 17 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1562184064513 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1562184064513 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1562184064516 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1562184064548 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1562184064969 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1562184065053 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1562184065072 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1562184065072 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.316 " "Worst-case setup slack is -2.316" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562184065074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562184065074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.316             -94.639 PIXEL_CLK  " "   -2.316             -94.639 PIXEL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562184065074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   32.874               0.000 inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   32.874               0.000 inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562184065074 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1562184065074 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.097 " "Worst-case hold slack is 0.097" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562184065081 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562184065081 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.097               0.000 PIXEL_CLK  " "    0.097               0.000 PIXEL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562184065081 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.328               0.000 inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.328               0.000 inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562184065081 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1562184065081 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1562184065084 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1562184065085 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562184065088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562184065088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -124.947 PIXEL_CLK  " "   -3.000            -124.947 PIXEL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562184065088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.911               0.000 clk  " "    9.911               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562184065088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.608               0.000 inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.608               0.000 inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562184065088 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1562184065088 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 17 synchronizer chains. " "Report Metastability: Found 17 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1562184065137 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1562184065137 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1562184065144 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1562184065247 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1562184065251 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1562184065251 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.755 " "Worst-case setup slack is -0.755" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562184065254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562184065254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.755             -26.338 PIXEL_CLK  " "   -0.755             -26.338 PIXEL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562184065254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.093               0.000 inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   36.093               0.000 inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562184065254 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1562184065254 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.003 " "Worst-case hold slack is 0.003" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562184065261 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562184065261 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.003               0.000 PIXEL_CLK  " "    0.003               0.000 PIXEL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562184065261 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.166               0.000 inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.166               0.000 inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562184065261 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1562184065261 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1562184065263 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1562184065266 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562184065269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562184065269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -90.329 PIXEL_CLK  " "   -3.000             -90.329 PIXEL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562184065269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.621               0.000 clk  " "    9.621               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562184065269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.732               0.000 inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.732               0.000 inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562184065269 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1562184065269 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 17 synchronizer chains. " "Report Metastability: Found 17 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1562184065320 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1562184065320 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1562184065753 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1562184065753 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "977 " "Peak virtual memory: 977 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1562184065812 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul  3 17:01:05 2019 " "Processing ended: Wed Jul  3 17:01:05 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1562184065812 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1562184065812 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1562184065812 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1562184065812 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1562184067360 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1562184067362 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul  3 17:01:06 2019 " "Processing started: Wed Jul  3 17:01:06 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1562184067362 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1562184067362 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off teste -c teste " "Command: quartus_eda --read_settings_files=off --write_settings_files=off teste -c teste" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1562184067362 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1562184067824 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "teste_7_1200mv_85c_slow.vo /home/flango/Documents/aula/embarcados/final_embarcados/video_geradorpadroes/simulation/modelsim/ simulation " "Generated file teste_7_1200mv_85c_slow.vo in folder \"/home/flango/Documents/aula/embarcados/final_embarcados/video_geradorpadroes/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1562184068103 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "teste_7_1200mv_0c_slow.vo /home/flango/Documents/aula/embarcados/final_embarcados/video_geradorpadroes/simulation/modelsim/ simulation " "Generated file teste_7_1200mv_0c_slow.vo in folder \"/home/flango/Documents/aula/embarcados/final_embarcados/video_geradorpadroes/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1562184068218 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "teste_min_1200mv_0c_fast.vo /home/flango/Documents/aula/embarcados/final_embarcados/video_geradorpadroes/simulation/modelsim/ simulation " "Generated file teste_min_1200mv_0c_fast.vo in folder \"/home/flango/Documents/aula/embarcados/final_embarcados/video_geradorpadroes/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1562184068329 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "teste.vo /home/flango/Documents/aula/embarcados/final_embarcados/video_geradorpadroes/simulation/modelsim/ simulation " "Generated file teste.vo in folder \"/home/flango/Documents/aula/embarcados/final_embarcados/video_geradorpadroes/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1562184068440 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "teste_7_1200mv_85c_v_slow.sdo /home/flango/Documents/aula/embarcados/final_embarcados/video_geradorpadroes/simulation/modelsim/ simulation " "Generated file teste_7_1200mv_85c_v_slow.sdo in folder \"/home/flango/Documents/aula/embarcados/final_embarcados/video_geradorpadroes/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1562184068539 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "teste_7_1200mv_0c_v_slow.sdo /home/flango/Documents/aula/embarcados/final_embarcados/video_geradorpadroes/simulation/modelsim/ simulation " "Generated file teste_7_1200mv_0c_v_slow.sdo in folder \"/home/flango/Documents/aula/embarcados/final_embarcados/video_geradorpadroes/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1562184068632 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "teste_min_1200mv_0c_v_fast.sdo /home/flango/Documents/aula/embarcados/final_embarcados/video_geradorpadroes/simulation/modelsim/ simulation " "Generated file teste_min_1200mv_0c_v_fast.sdo in folder \"/home/flango/Documents/aula/embarcados/final_embarcados/video_geradorpadroes/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1562184068724 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "teste_v.sdo /home/flango/Documents/aula/embarcados/final_embarcados/video_geradorpadroes/simulation/modelsim/ simulation " "Generated file teste_v.sdo in folder \"/home/flango/Documents/aula/embarcados/final_embarcados/video_geradorpadroes/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1562184068818 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1122 " "Peak virtual memory: 1122 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1562184068863 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul  3 17:01:08 2019 " "Processing ended: Wed Jul  3 17:01:08 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1562184068863 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1562184068863 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1562184068863 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1562184068863 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 58 s " "Quartus Prime Full Compilation was successful. 0 errors, 58 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1562184069007 ""}
