

================================================================
== Vivado HLS Report for 'output_results_Loop_s'
================================================================
* Date:           Wed Aug 14 15:39:39 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        MLP
* Solution:       solution
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     5.956|        2.70|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   12|   12|   12|   12|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   10|   10|         2|          1|          1|    10|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	4  / (exitcond_i_i)
	3  / (!exitcond_i_i)
3 --> 
	2  / true
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %out_r, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 5 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (1.76ns)   --->   "br label %0"   --->   Operation 6 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%i_0_i_i = phi i4 [ 0, %newFuncRoot ], [ %i, %1 ]"   --->   Operation 7 'phi' 'i_0_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (1.30ns)   --->   "%exitcond_i_i = icmp eq i4 %i_0_i_i, -6" [/home/steve/Graduate_Research/MLP/src/mlp-util.hpp:29]   --->   Operation 8 'icmp' 'exitcond_i_i' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 9 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (1.73ns)   --->   "%i = add i4 %i_0_i_i, 1" [/home/steve/Graduate_Research/MLP/src/mlp-util.hpp:29]   --->   Operation 10 'add' 'i' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "br i1 %exitcond_i_i, label %output_results_.exit.exitStub, label %1" [/home/steve/Graduate_Research/MLP/src/mlp-util.hpp:29]   --->   Operation 11 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%i_0_i_i_cast2 = zext i4 %i_0_i_i to i32" [/home/steve/Graduate_Research/MLP/src/mlp-util.hpp:29]   --->   Operation 12 'zext' 'i_0_i_i_cast2' <Predicate = (!exitcond_i_i)> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%buffer_addr = getelementptr [10 x i5]* %buffer_r, i32 0, i32 %i_0_i_i_cast2" [/home/steve/Graduate_Research/MLP/src/mlp-util.hpp:32]   --->   Operation 13 'getelementptr' 'buffer_addr' <Predicate = (!exitcond_i_i)> <Delay = 0.00>
ST_2 : Operation 14 [2/2] (2.32ns)   --->   "%buffer_load = load i5* %buffer_addr, align 1" [/home/steve/Graduate_Research/MLP/src/mlp-util.hpp:32]   --->   Operation 14 'load' 'buffer_load' <Predicate = (!exitcond_i_i)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 10> <RAM>

State 3 <SV = 2> <Delay = 5.95>
ST_3 : Operation 15 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2)" [/home/steve/Graduate_Research/MLP/src/mlp-util.hpp:30]   --->   Operation 15 'specregionbegin' 'tmp' <Predicate = (!exitcond_i_i)> <Delay = 0.00>
ST_3 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [/home/steve/Graduate_Research/MLP/src/mlp-util.hpp:31]   --->   Operation 16 'specpipeline' <Predicate = (!exitcond_i_i)> <Delay = 0.00>
ST_3 : Operation 17 [1/2] (2.32ns)   --->   "%buffer_load = load i5* %buffer_addr, align 1" [/home/steve/Graduate_Research/MLP/src/mlp-util.hpp:32]   --->   Operation 17 'load' 'buffer_load' <Predicate = (!exitcond_i_i)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 10> <RAM>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%extLd = zext i5 %buffer_load to i8" [/home/steve/Graduate_Research/MLP/src/mlp-util.hpp:32]   --->   Operation 18 'zext' 'extLd' <Predicate = (!exitcond_i_i)> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i8P(i8* %out_r, i8 %extLd)" [/home/steve/Graduate_Research/MLP/src/mlp-util.hpp:32]   --->   Operation 19 'write' <Predicate = (!exitcond_i_i)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp)" [/home/steve/Graduate_Research/MLP/src/mlp-util.hpp:33]   --->   Operation 20 'specregionend' 'empty_9' <Predicate = (!exitcond_i_i)> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "br label %0" [/home/steve/Graduate_Research/MLP/src/mlp-util.hpp:29]   --->   Operation 21 'br' <Predicate = (!exitcond_i_i)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.00>
ST_4 : Operation 22 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 22 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', /home/steve/Graduate_Research/MLP/src/mlp-util.hpp:29) [6]  (1.77 ns)

 <State 2>: 2.32ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', /home/steve/Graduate_Research/MLP/src/mlp-util.hpp:29) [6]  (0 ns)
	'getelementptr' operation ('buffer_addr', /home/steve/Graduate_Research/MLP/src/mlp-util.hpp:32) [15]  (0 ns)
	'load' operation ('buffer_load', /home/steve/Graduate_Research/MLP/src/mlp-util.hpp:32) on array 'buffer_r' [16]  (2.32 ns)

 <State 3>: 5.96ns
The critical path consists of the following:
	'load' operation ('buffer_load', /home/steve/Graduate_Research/MLP/src/mlp-util.hpp:32) on array 'buffer_r' [16]  (2.32 ns)
	fifo write on port 'out_r' (/home/steve/Graduate_Research/MLP/src/mlp-util.hpp:32) [18]  (3.63 ns)

 <State 4>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
