{
    "pips": {},
    "sites": [],
    "tile_type": "INT_IBRK_FSR2IO_RBRK_R",
    "wires": {}
}
