#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1e2be70 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1e2c000 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x1e1d2d0 .functor NOT 1, L_0x1e89cb0, C4<0>, C4<0>, C4<0>;
L_0x1e89a90 .functor XOR 2, L_0x1e89950, L_0x1e899f0, C4<00>, C4<00>;
L_0x1e89ba0 .functor XOR 2, L_0x1e89a90, L_0x1e89b00, C4<00>, C4<00>;
v0x1e81190_0 .net *"_ivl_10", 1 0, L_0x1e89b00;  1 drivers
v0x1e81290_0 .net *"_ivl_12", 1 0, L_0x1e89ba0;  1 drivers
v0x1e81370_0 .net *"_ivl_2", 1 0, L_0x1e844b0;  1 drivers
v0x1e81430_0 .net *"_ivl_4", 1 0, L_0x1e89950;  1 drivers
v0x1e81510_0 .net *"_ivl_6", 1 0, L_0x1e899f0;  1 drivers
v0x1e81640_0 .net *"_ivl_8", 1 0, L_0x1e89a90;  1 drivers
v0x1e81720_0 .net "a", 0 0, v0x1e7bbb0_0;  1 drivers
v0x1e817c0_0 .net "b", 0 0, v0x1e7bc50_0;  1 drivers
v0x1e81860_0 .net "c", 0 0, v0x1e7bcf0_0;  1 drivers
v0x1e81900_0 .var "clk", 0 0;
v0x1e819a0_0 .net "d", 0 0, v0x1e7be30_0;  1 drivers
v0x1e81a40_0 .net "out_pos_dut", 0 0, L_0x1e897f0;  1 drivers
v0x1e81ae0_0 .net "out_pos_ref", 0 0, L_0x1e83010;  1 drivers
v0x1e81b80_0 .net "out_sop_dut", 0 0, L_0x1e865e0;  1 drivers
v0x1e81c20_0 .net "out_sop_ref", 0 0, L_0x1e56360;  1 drivers
v0x1e81cc0_0 .var/2u "stats1", 223 0;
v0x1e81d60_0 .var/2u "strobe", 0 0;
v0x1e81e00_0 .net "tb_match", 0 0, L_0x1e89cb0;  1 drivers
v0x1e81ed0_0 .net "tb_mismatch", 0 0, L_0x1e1d2d0;  1 drivers
v0x1e81f70_0 .net "wavedrom_enable", 0 0, v0x1e7c100_0;  1 drivers
v0x1e82040_0 .net "wavedrom_title", 511 0, v0x1e7c1a0_0;  1 drivers
L_0x1e844b0 .concat [ 1 1 0 0], L_0x1e83010, L_0x1e56360;
L_0x1e89950 .concat [ 1 1 0 0], L_0x1e83010, L_0x1e56360;
L_0x1e899f0 .concat [ 1 1 0 0], L_0x1e897f0, L_0x1e865e0;
L_0x1e89b00 .concat [ 1 1 0 0], L_0x1e83010, L_0x1e56360;
L_0x1e89cb0 .cmp/eeq 2, L_0x1e844b0, L_0x1e89ba0;
S_0x1e2c190 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1e2c000;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1e1d6b0 .functor AND 1, v0x1e7bcf0_0, v0x1e7be30_0, C4<1>, C4<1>;
L_0x1e1da90 .functor NOT 1, v0x1e7bbb0_0, C4<0>, C4<0>, C4<0>;
L_0x1e1de70 .functor NOT 1, v0x1e7bc50_0, C4<0>, C4<0>, C4<0>;
L_0x1e1e0f0 .functor AND 1, L_0x1e1da90, L_0x1e1de70, C4<1>, C4<1>;
L_0x1e36a00 .functor AND 1, L_0x1e1e0f0, v0x1e7bcf0_0, C4<1>, C4<1>;
L_0x1e56360 .functor OR 1, L_0x1e1d6b0, L_0x1e36a00, C4<0>, C4<0>;
L_0x1e82490 .functor NOT 1, v0x1e7bc50_0, C4<0>, C4<0>, C4<0>;
L_0x1e82500 .functor OR 1, L_0x1e82490, v0x1e7be30_0, C4<0>, C4<0>;
L_0x1e82610 .functor AND 1, v0x1e7bcf0_0, L_0x1e82500, C4<1>, C4<1>;
L_0x1e826d0 .functor NOT 1, v0x1e7bbb0_0, C4<0>, C4<0>, C4<0>;
L_0x1e827a0 .functor OR 1, L_0x1e826d0, v0x1e7bc50_0, C4<0>, C4<0>;
L_0x1e82810 .functor AND 1, L_0x1e82610, L_0x1e827a0, C4<1>, C4<1>;
L_0x1e82990 .functor NOT 1, v0x1e7bc50_0, C4<0>, C4<0>, C4<0>;
L_0x1e82a00 .functor OR 1, L_0x1e82990, v0x1e7be30_0, C4<0>, C4<0>;
L_0x1e82920 .functor AND 1, v0x1e7bcf0_0, L_0x1e82a00, C4<1>, C4<1>;
L_0x1e82b90 .functor NOT 1, v0x1e7bbb0_0, C4<0>, C4<0>, C4<0>;
L_0x1e82c90 .functor OR 1, L_0x1e82b90, v0x1e7be30_0, C4<0>, C4<0>;
L_0x1e82d50 .functor AND 1, L_0x1e82920, L_0x1e82c90, C4<1>, C4<1>;
L_0x1e82f00 .functor XNOR 1, L_0x1e82810, L_0x1e82d50, C4<0>, C4<0>;
v0x1e1cc00_0 .net *"_ivl_0", 0 0, L_0x1e1d6b0;  1 drivers
v0x1e1d000_0 .net *"_ivl_12", 0 0, L_0x1e82490;  1 drivers
v0x1e1d3e0_0 .net *"_ivl_14", 0 0, L_0x1e82500;  1 drivers
v0x1e1d7c0_0 .net *"_ivl_16", 0 0, L_0x1e82610;  1 drivers
v0x1e1dba0_0 .net *"_ivl_18", 0 0, L_0x1e826d0;  1 drivers
v0x1e1df80_0 .net *"_ivl_2", 0 0, L_0x1e1da90;  1 drivers
v0x1e1e200_0 .net *"_ivl_20", 0 0, L_0x1e827a0;  1 drivers
v0x1e7a120_0 .net *"_ivl_24", 0 0, L_0x1e82990;  1 drivers
v0x1e7a200_0 .net *"_ivl_26", 0 0, L_0x1e82a00;  1 drivers
v0x1e7a2e0_0 .net *"_ivl_28", 0 0, L_0x1e82920;  1 drivers
v0x1e7a3c0_0 .net *"_ivl_30", 0 0, L_0x1e82b90;  1 drivers
v0x1e7a4a0_0 .net *"_ivl_32", 0 0, L_0x1e82c90;  1 drivers
v0x1e7a580_0 .net *"_ivl_36", 0 0, L_0x1e82f00;  1 drivers
L_0x7f76ccb8d018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1e7a640_0 .net *"_ivl_38", 0 0, L_0x7f76ccb8d018;  1 drivers
v0x1e7a720_0 .net *"_ivl_4", 0 0, L_0x1e1de70;  1 drivers
v0x1e7a800_0 .net *"_ivl_6", 0 0, L_0x1e1e0f0;  1 drivers
v0x1e7a8e0_0 .net *"_ivl_8", 0 0, L_0x1e36a00;  1 drivers
v0x1e7a9c0_0 .net "a", 0 0, v0x1e7bbb0_0;  alias, 1 drivers
v0x1e7aa80_0 .net "b", 0 0, v0x1e7bc50_0;  alias, 1 drivers
v0x1e7ab40_0 .net "c", 0 0, v0x1e7bcf0_0;  alias, 1 drivers
v0x1e7ac00_0 .net "d", 0 0, v0x1e7be30_0;  alias, 1 drivers
v0x1e7acc0_0 .net "out_pos", 0 0, L_0x1e83010;  alias, 1 drivers
v0x1e7ad80_0 .net "out_sop", 0 0, L_0x1e56360;  alias, 1 drivers
v0x1e7ae40_0 .net "pos0", 0 0, L_0x1e82810;  1 drivers
v0x1e7af00_0 .net "pos1", 0 0, L_0x1e82d50;  1 drivers
L_0x1e83010 .functor MUXZ 1, L_0x7f76ccb8d018, L_0x1e82810, L_0x1e82f00, C4<>;
S_0x1e7b080 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1e2c000;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1e7bbb0_0 .var "a", 0 0;
v0x1e7bc50_0 .var "b", 0 0;
v0x1e7bcf0_0 .var "c", 0 0;
v0x1e7bd90_0 .net "clk", 0 0, v0x1e81900_0;  1 drivers
v0x1e7be30_0 .var "d", 0 0;
v0x1e7bf20_0 .var/2u "fail", 0 0;
v0x1e7bfc0_0 .var/2u "fail1", 0 0;
v0x1e7c060_0 .net "tb_match", 0 0, L_0x1e89cb0;  alias, 1 drivers
v0x1e7c100_0 .var "wavedrom_enable", 0 0;
v0x1e7c1a0_0 .var "wavedrom_title", 511 0;
E_0x1e2a7e0/0 .event negedge, v0x1e7bd90_0;
E_0x1e2a7e0/1 .event posedge, v0x1e7bd90_0;
E_0x1e2a7e0 .event/or E_0x1e2a7e0/0, E_0x1e2a7e0/1;
S_0x1e7b3b0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1e7b080;
 .timescale -12 -12;
v0x1e7b5f0_0 .var/2s "i", 31 0;
E_0x1e2a680 .event posedge, v0x1e7bd90_0;
S_0x1e7b6f0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1e7b080;
 .timescale -12 -12;
v0x1e7b8f0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1e7b9d0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1e7b080;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1e7c380 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1e2c000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1e831c0 .functor NOT 1, v0x1e7bc50_0, C4<0>, C4<0>, C4<0>;
L_0x1e83360 .functor AND 1, v0x1e7bbb0_0, L_0x1e831c0, C4<1>, C4<1>;
L_0x1e83440 .functor NOT 1, v0x1e7bcf0_0, C4<0>, C4<0>, C4<0>;
L_0x1e835c0 .functor AND 1, L_0x1e83360, L_0x1e83440, C4<1>, C4<1>;
L_0x1e83700 .functor NOT 1, v0x1e7be30_0, C4<0>, C4<0>, C4<0>;
L_0x1e83880 .functor AND 1, L_0x1e835c0, L_0x1e83700, C4<1>, C4<1>;
L_0x1e839d0 .functor NOT 1, v0x1e7bbb0_0, C4<0>, C4<0>, C4<0>;
L_0x1e83b50 .functor AND 1, L_0x1e839d0, v0x1e7bc50_0, C4<1>, C4<1>;
L_0x1e83c60 .functor NOT 1, v0x1e7bcf0_0, C4<0>, C4<0>, C4<0>;
L_0x1e83cd0 .functor AND 1, L_0x1e83b50, L_0x1e83c60, C4<1>, C4<1>;
L_0x1e83e40 .functor NOT 1, v0x1e7be30_0, C4<0>, C4<0>, C4<0>;
L_0x1e83eb0 .functor AND 1, L_0x1e83cd0, L_0x1e83e40, C4<1>, C4<1>;
L_0x1e83fe0 .functor OR 1, L_0x1e83880, L_0x1e83eb0, C4<0>, C4<0>;
L_0x1e840f0 .functor NOT 1, v0x1e7bbb0_0, C4<0>, C4<0>, C4<0>;
L_0x1e83f70 .functor NOT 1, v0x1e7bc50_0, C4<0>, C4<0>, C4<0>;
L_0x1e841e0 .functor AND 1, L_0x1e840f0, L_0x1e83f70, C4<1>, C4<1>;
L_0x1e84380 .functor AND 1, L_0x1e841e0, v0x1e7bcf0_0, C4<1>, C4<1>;
L_0x1e84440 .functor NOT 1, v0x1e7be30_0, C4<0>, C4<0>, C4<0>;
L_0x1e84550 .functor AND 1, L_0x1e84380, L_0x1e84440, C4<1>, C4<1>;
L_0x1e84660 .functor OR 1, L_0x1e83fe0, L_0x1e84550, C4<0>, C4<0>;
L_0x1e84820 .functor NOT 1, v0x1e7bbb0_0, C4<0>, C4<0>, C4<0>;
L_0x1e84890 .functor NOT 1, v0x1e7bc50_0, C4<0>, C4<0>, C4<0>;
L_0x1e849c0 .functor AND 1, L_0x1e84820, L_0x1e84890, C4<1>, C4<1>;
L_0x1e84ad0 .functor NOT 1, v0x1e7bcf0_0, C4<0>, C4<0>, C4<0>;
L_0x1e84c10 .functor AND 1, L_0x1e849c0, L_0x1e84ad0, C4<1>, C4<1>;
L_0x1e84d20 .functor AND 1, L_0x1e84c10, v0x1e7be30_0, C4<1>, C4<1>;
L_0x1e84ec0 .functor OR 1, L_0x1e84660, L_0x1e84d20, C4<0>, C4<0>;
L_0x1e84fd0 .functor NOT 1, v0x1e7bbb0_0, C4<0>, C4<0>, C4<0>;
L_0x1e85130 .functor NOT 1, v0x1e7bc50_0, C4<0>, C4<0>, C4<0>;
L_0x1e851a0 .functor AND 1, L_0x1e84fd0, L_0x1e85130, C4<1>, C4<1>;
L_0x1e853b0 .functor NOT 1, v0x1e7bcf0_0, C4<0>, C4<0>, C4<0>;
L_0x1e85420 .functor AND 1, L_0x1e851a0, L_0x1e853b0, C4<1>, C4<1>;
L_0x1e85640 .functor NOT 1, v0x1e7be30_0, C4<0>, C4<0>, C4<0>;
L_0x1e856b0 .functor AND 1, L_0x1e85420, L_0x1e85640, C4<1>, C4<1>;
L_0x1e858e0 .functor OR 1, L_0x1e84ec0, L_0x1e856b0, C4<0>, C4<0>;
L_0x1e859f0 .functor AND 1, v0x1e7bbb0_0, v0x1e7bc50_0, C4<1>, C4<1>;
L_0x1e85b90 .functor AND 1, L_0x1e859f0, v0x1e7bcf0_0, C4<1>, C4<1>;
L_0x1e85c50 .functor NOT 1, v0x1e7be30_0, C4<0>, C4<0>, C4<0>;
L_0x1e85a60 .functor AND 1, L_0x1e85b90, L_0x1e85c50, C4<1>, C4<1>;
L_0x1e85e00 .functor OR 1, L_0x1e858e0, L_0x1e85a60, C4<0>, C4<0>;
L_0x1e86060 .functor AND 1, v0x1e7bbb0_0, v0x1e7bc50_0, C4<1>, C4<1>;
L_0x1e860d0 .functor NOT 1, v0x1e7bcf0_0, C4<0>, C4<0>, C4<0>;
L_0x1e862a0 .functor AND 1, L_0x1e86060, L_0x1e860d0, C4<1>, C4<1>;
L_0x1e863b0 .functor AND 1, L_0x1e862a0, v0x1e7be30_0, C4<1>, C4<1>;
L_0x1e865e0 .functor OR 1, L_0x1e85e00, L_0x1e863b0, C4<0>, C4<0>;
L_0x1e86740 .functor NOT 1, v0x1e7bbb0_0, C4<0>, C4<0>, C4<0>;
L_0x1e86930 .functor NOT 1, v0x1e7bc50_0, C4<0>, C4<0>, C4<0>;
L_0x1e869a0 .functor OR 1, L_0x1e86740, L_0x1e86930, C4<0>, C4<0>;
L_0x1e86c40 .functor NOT 1, v0x1e7bcf0_0, C4<0>, C4<0>, C4<0>;
L_0x1e86cb0 .functor OR 1, L_0x1e869a0, L_0x1e86c40, C4<0>, C4<0>;
L_0x1e86f60 .functor NOT 1, v0x1e7be30_0, C4<0>, C4<0>, C4<0>;
L_0x1e86fd0 .functor OR 1, L_0x1e86cb0, L_0x1e86f60, C4<0>, C4<0>;
L_0x1e87290 .functor NOT 1, v0x1e7bc50_0, C4<0>, C4<0>, C4<0>;
L_0x1e87300 .functor OR 1, v0x1e7bbb0_0, L_0x1e87290, C4<0>, C4<0>;
L_0x1e87580 .functor NOT 1, v0x1e7bcf0_0, C4<0>, C4<0>, C4<0>;
L_0x1e87800 .functor OR 1, L_0x1e87300, L_0x1e87580, C4<0>, C4<0>;
L_0x1e87ae0 .functor NOT 1, v0x1e7be30_0, C4<0>, C4<0>, C4<0>;
L_0x1e87d60 .functor OR 1, L_0x1e87800, L_0x1e87ae0, C4<0>, C4<0>;
L_0x1e88050 .functor AND 1, L_0x1e86fd0, L_0x1e87d60, C4<1>, C4<1>;
L_0x1e88160 .functor NOT 1, v0x1e7bbb0_0, C4<0>, C4<0>, C4<0>;
L_0x1e885d0 .functor OR 1, L_0x1e88160, v0x1e7bc50_0, C4<0>, C4<0>;
L_0x1e88690 .functor NOT 1, v0x1e7bcf0_0, C4<0>, C4<0>, C4<0>;
L_0x1e88900 .functor OR 1, L_0x1e885d0, L_0x1e88690, C4<0>, C4<0>;
L_0x1e88a10 .functor NOT 1, v0x1e7be30_0, C4<0>, C4<0>, C4<0>;
L_0x1e88c90 .functor OR 1, L_0x1e88900, L_0x1e88a10, C4<0>, C4<0>;
L_0x1e88da0 .functor AND 1, L_0x1e88050, L_0x1e88c90, C4<1>, C4<1>;
L_0x1e890d0 .functor OR 1, v0x1e7bbb0_0, v0x1e7bc50_0, C4<0>, C4<0>;
L_0x1e89140 .functor OR 1, L_0x1e890d0, v0x1e7bcf0_0, C4<0>, C4<0>;
L_0x1e89430 .functor NOT 1, v0x1e7be30_0, C4<0>, C4<0>, C4<0>;
L_0x1e894a0 .functor OR 1, L_0x1e89140, L_0x1e89430, C4<0>, C4<0>;
L_0x1e897f0 .functor AND 1, L_0x1e88da0, L_0x1e894a0, C4<1>, C4<1>;
v0x1e7c540_0 .net *"_ivl_0", 0 0, L_0x1e831c0;  1 drivers
v0x1e7c620_0 .net *"_ivl_10", 0 0, L_0x1e83880;  1 drivers
v0x1e7c700_0 .net *"_ivl_100", 0 0, L_0x1e86f60;  1 drivers
v0x1e7c7f0_0 .net *"_ivl_102", 0 0, L_0x1e86fd0;  1 drivers
v0x1e7c8d0_0 .net *"_ivl_104", 0 0, L_0x1e87290;  1 drivers
v0x1e7ca00_0 .net *"_ivl_106", 0 0, L_0x1e87300;  1 drivers
v0x1e7cae0_0 .net *"_ivl_108", 0 0, L_0x1e87580;  1 drivers
v0x1e7cbc0_0 .net *"_ivl_110", 0 0, L_0x1e87800;  1 drivers
v0x1e7cca0_0 .net *"_ivl_112", 0 0, L_0x1e87ae0;  1 drivers
v0x1e7ce10_0 .net *"_ivl_114", 0 0, L_0x1e87d60;  1 drivers
v0x1e7cef0_0 .net *"_ivl_116", 0 0, L_0x1e88050;  1 drivers
v0x1e7cfd0_0 .net *"_ivl_118", 0 0, L_0x1e88160;  1 drivers
v0x1e7d0b0_0 .net *"_ivl_12", 0 0, L_0x1e839d0;  1 drivers
v0x1e7d190_0 .net *"_ivl_120", 0 0, L_0x1e885d0;  1 drivers
v0x1e7d270_0 .net *"_ivl_122", 0 0, L_0x1e88690;  1 drivers
v0x1e7d350_0 .net *"_ivl_124", 0 0, L_0x1e88900;  1 drivers
v0x1e7d430_0 .net *"_ivl_126", 0 0, L_0x1e88a10;  1 drivers
v0x1e7d620_0 .net *"_ivl_128", 0 0, L_0x1e88c90;  1 drivers
v0x1e7d700_0 .net *"_ivl_130", 0 0, L_0x1e88da0;  1 drivers
v0x1e7d7e0_0 .net *"_ivl_132", 0 0, L_0x1e890d0;  1 drivers
v0x1e7d8c0_0 .net *"_ivl_134", 0 0, L_0x1e89140;  1 drivers
v0x1e7d9a0_0 .net *"_ivl_136", 0 0, L_0x1e89430;  1 drivers
v0x1e7da80_0 .net *"_ivl_138", 0 0, L_0x1e894a0;  1 drivers
v0x1e7db60_0 .net *"_ivl_14", 0 0, L_0x1e83b50;  1 drivers
v0x1e7dc40_0 .net *"_ivl_16", 0 0, L_0x1e83c60;  1 drivers
v0x1e7dd20_0 .net *"_ivl_18", 0 0, L_0x1e83cd0;  1 drivers
v0x1e7de00_0 .net *"_ivl_2", 0 0, L_0x1e83360;  1 drivers
v0x1e7dee0_0 .net *"_ivl_20", 0 0, L_0x1e83e40;  1 drivers
v0x1e7dfc0_0 .net *"_ivl_22", 0 0, L_0x1e83eb0;  1 drivers
v0x1e7e0a0_0 .net *"_ivl_24", 0 0, L_0x1e83fe0;  1 drivers
v0x1e7e180_0 .net *"_ivl_26", 0 0, L_0x1e840f0;  1 drivers
v0x1e7e260_0 .net *"_ivl_28", 0 0, L_0x1e83f70;  1 drivers
v0x1e7e340_0 .net *"_ivl_30", 0 0, L_0x1e841e0;  1 drivers
v0x1e7e630_0 .net *"_ivl_32", 0 0, L_0x1e84380;  1 drivers
v0x1e7e710_0 .net *"_ivl_34", 0 0, L_0x1e84440;  1 drivers
v0x1e7e7f0_0 .net *"_ivl_36", 0 0, L_0x1e84550;  1 drivers
v0x1e7e8d0_0 .net *"_ivl_38", 0 0, L_0x1e84660;  1 drivers
v0x1e7e9b0_0 .net *"_ivl_4", 0 0, L_0x1e83440;  1 drivers
v0x1e7ea90_0 .net *"_ivl_40", 0 0, L_0x1e84820;  1 drivers
v0x1e7eb70_0 .net *"_ivl_42", 0 0, L_0x1e84890;  1 drivers
v0x1e7ec50_0 .net *"_ivl_44", 0 0, L_0x1e849c0;  1 drivers
v0x1e7ed30_0 .net *"_ivl_46", 0 0, L_0x1e84ad0;  1 drivers
v0x1e7ee10_0 .net *"_ivl_48", 0 0, L_0x1e84c10;  1 drivers
v0x1e7eef0_0 .net *"_ivl_50", 0 0, L_0x1e84d20;  1 drivers
v0x1e7efd0_0 .net *"_ivl_52", 0 0, L_0x1e84ec0;  1 drivers
v0x1e7f0b0_0 .net *"_ivl_54", 0 0, L_0x1e84fd0;  1 drivers
v0x1e7f190_0 .net *"_ivl_56", 0 0, L_0x1e85130;  1 drivers
v0x1e7f270_0 .net *"_ivl_58", 0 0, L_0x1e851a0;  1 drivers
v0x1e7f350_0 .net *"_ivl_6", 0 0, L_0x1e835c0;  1 drivers
v0x1e7f430_0 .net *"_ivl_60", 0 0, L_0x1e853b0;  1 drivers
v0x1e7f510_0 .net *"_ivl_62", 0 0, L_0x1e85420;  1 drivers
v0x1e7f5f0_0 .net *"_ivl_64", 0 0, L_0x1e85640;  1 drivers
v0x1e7f6d0_0 .net *"_ivl_66", 0 0, L_0x1e856b0;  1 drivers
v0x1e7f7b0_0 .net *"_ivl_68", 0 0, L_0x1e858e0;  1 drivers
v0x1e7f890_0 .net *"_ivl_70", 0 0, L_0x1e859f0;  1 drivers
v0x1e7f970_0 .net *"_ivl_72", 0 0, L_0x1e85b90;  1 drivers
v0x1e7fa50_0 .net *"_ivl_74", 0 0, L_0x1e85c50;  1 drivers
v0x1e7fb30_0 .net *"_ivl_76", 0 0, L_0x1e85a60;  1 drivers
v0x1e7fc10_0 .net *"_ivl_78", 0 0, L_0x1e85e00;  1 drivers
v0x1e7fcf0_0 .net *"_ivl_8", 0 0, L_0x1e83700;  1 drivers
v0x1e7fdd0_0 .net *"_ivl_80", 0 0, L_0x1e86060;  1 drivers
v0x1e7feb0_0 .net *"_ivl_82", 0 0, L_0x1e860d0;  1 drivers
v0x1e7ff90_0 .net *"_ivl_84", 0 0, L_0x1e862a0;  1 drivers
v0x1e80070_0 .net *"_ivl_86", 0 0, L_0x1e863b0;  1 drivers
v0x1e80150_0 .net *"_ivl_90", 0 0, L_0x1e86740;  1 drivers
v0x1e80640_0 .net *"_ivl_92", 0 0, L_0x1e86930;  1 drivers
v0x1e80720_0 .net *"_ivl_94", 0 0, L_0x1e869a0;  1 drivers
v0x1e80800_0 .net *"_ivl_96", 0 0, L_0x1e86c40;  1 drivers
v0x1e808e0_0 .net *"_ivl_98", 0 0, L_0x1e86cb0;  1 drivers
v0x1e809c0_0 .net "a", 0 0, v0x1e7bbb0_0;  alias, 1 drivers
v0x1e80a60_0 .net "b", 0 0, v0x1e7bc50_0;  alias, 1 drivers
v0x1e80b50_0 .net "c", 0 0, v0x1e7bcf0_0;  alias, 1 drivers
v0x1e80c40_0 .net "d", 0 0, v0x1e7be30_0;  alias, 1 drivers
v0x1e80d30_0 .net "out_pos", 0 0, L_0x1e897f0;  alias, 1 drivers
v0x1e80df0_0 .net "out_sop", 0 0, L_0x1e865e0;  alias, 1 drivers
S_0x1e80f70 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1e2c000;
 .timescale -12 -12;
E_0x1e129f0 .event anyedge, v0x1e81d60_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1e81d60_0;
    %nor/r;
    %assign/vec4 v0x1e81d60_0, 0;
    %wait E_0x1e129f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1e7b080;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e7bf20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e7bfc0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1e7b080;
T_4 ;
    %wait E_0x1e2a7e0;
    %load/vec4 v0x1e7c060_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1e7bf20_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1e7b080;
T_5 ;
    %wait E_0x1e2a680;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e7be30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e7bcf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e7bc50_0, 0;
    %assign/vec4 v0x1e7bbb0_0, 0;
    %wait E_0x1e2a680;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e7be30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e7bcf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e7bc50_0, 0;
    %assign/vec4 v0x1e7bbb0_0, 0;
    %wait E_0x1e2a680;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e7be30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e7bcf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e7bc50_0, 0;
    %assign/vec4 v0x1e7bbb0_0, 0;
    %wait E_0x1e2a680;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e7be30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e7bcf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e7bc50_0, 0;
    %assign/vec4 v0x1e7bbb0_0, 0;
    %wait E_0x1e2a680;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e7be30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e7bcf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e7bc50_0, 0;
    %assign/vec4 v0x1e7bbb0_0, 0;
    %wait E_0x1e2a680;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e7be30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e7bcf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e7bc50_0, 0;
    %assign/vec4 v0x1e7bbb0_0, 0;
    %wait E_0x1e2a680;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e7be30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e7bcf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e7bc50_0, 0;
    %assign/vec4 v0x1e7bbb0_0, 0;
    %wait E_0x1e2a680;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e7be30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e7bcf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e7bc50_0, 0;
    %assign/vec4 v0x1e7bbb0_0, 0;
    %wait E_0x1e2a680;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e7be30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e7bcf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e7bc50_0, 0;
    %assign/vec4 v0x1e7bbb0_0, 0;
    %wait E_0x1e2a680;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e7be30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e7bcf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e7bc50_0, 0;
    %assign/vec4 v0x1e7bbb0_0, 0;
    %wait E_0x1e2a680;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e7be30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e7bcf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e7bc50_0, 0;
    %assign/vec4 v0x1e7bbb0_0, 0;
    %wait E_0x1e2a680;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e7be30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e7bcf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e7bc50_0, 0;
    %assign/vec4 v0x1e7bbb0_0, 0;
    %wait E_0x1e2a680;
    %load/vec4 v0x1e7bf20_0;
    %store/vec4 v0x1e7bfc0_0, 0, 1;
    %fork t_1, S_0x1e7b3b0;
    %jmp t_0;
    .scope S_0x1e7b3b0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1e7b5f0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1e7b5f0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1e2a680;
    %load/vec4 v0x1e7b5f0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1e7be30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e7bcf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e7bc50_0, 0;
    %assign/vec4 v0x1e7bbb0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1e7b5f0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1e7b5f0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1e7b080;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1e2a7e0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1e7be30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e7bcf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e7bc50_0, 0;
    %assign/vec4 v0x1e7bbb0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1e7bf20_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1e7bfc0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1e2c000;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e81900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e81d60_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1e2c000;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1e81900_0;
    %inv;
    %store/vec4 v0x1e81900_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1e2c000;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1e7bd90_0, v0x1e81ed0_0, v0x1e81720_0, v0x1e817c0_0, v0x1e81860_0, v0x1e819a0_0, v0x1e81c20_0, v0x1e81b80_0, v0x1e81ae0_0, v0x1e81a40_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1e2c000;
T_9 ;
    %load/vec4 v0x1e81cc0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1e81cc0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1e81cc0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1e81cc0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1e81cc0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1e81cc0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1e81cc0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1e81cc0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1e81cc0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1e81cc0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1e2c000;
T_10 ;
    %wait E_0x1e2a7e0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1e81cc0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e81cc0_0, 4, 32;
    %load/vec4 v0x1e81e00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1e81cc0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e81cc0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1e81cc0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e81cc0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1e81c20_0;
    %load/vec4 v0x1e81c20_0;
    %load/vec4 v0x1e81b80_0;
    %xor;
    %load/vec4 v0x1e81c20_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1e81cc0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e81cc0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1e81cc0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e81cc0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1e81ae0_0;
    %load/vec4 v0x1e81ae0_0;
    %load/vec4 v0x1e81a40_0;
    %xor;
    %load/vec4 v0x1e81ae0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1e81cc0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e81cc0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1e81cc0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e81cc0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can5_depth0/human/ece241_2013_q2/iter0/response0/top_module.sv";
