

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_n_mem_for_l2wb_pcommit                   32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel_for_l2wb_pcommit                    2 # number of memory subpartition in each memory module
-gpgpu_dl2_bsize_for_l2wb_pcommit                  128 # default 128 bytes
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config            536870913 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         200 # DRAM latency (default 30)
-dram_write_latency                   600 # DRAM write latency (default 100)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132.0:1132.0:1132.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled               de04e8a9c00d222787cf8eb4b99f3901  /home/pli11/Desktop/re_test/ProgPow/ethash_calculate_dag_item/undo_c_clwb+idem/main
Extracting PTX file and ptxas options    1: main.1.sm_70.ptx -arch=sm_70
      0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/pli11/Desktop/re_test/ProgPow/ethash_calculate_dag_item/undo_c_clwb+idem/main
self exe links to: /home/pli11/Desktop/re_test/ProgPow/ethash_calculate_dag_item/undo_c_clwb+idem/main
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pli11/Desktop/re_test/ProgPow/ethash_calculate_dag_item/undo_c_clwb+idem/main
Running md5sum using "md5sum /home/pli11/Desktop/re_test/ProgPow/ethash_calculate_dag_item/undo_c_clwb+idem/main "
self exe links to: /home/pli11/Desktop/re_test/ProgPow/ethash_calculate_dag_item/undo_c_clwb+idem/main
Extracting specific PTX file named main.1.sm_70.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z25ethash_calculate_dag_itemjP8hash64_tmS0_j : hostFun 0x0x4123e6, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing main.1.sm_70.ptx
GPGPU-Sim PTX: allocating constant region for "keccakf_rndc" from 0x100 to 0x1c0 (global memory space) 1
GPGPU-Sim PTX: allocating global region for "NVM_log" from 0x200 to 0x4000200 (global memory space)
GPGPU-Sim PTX: allocating global region for "NVM_flag" from 0x4000200 to 0x4400200 (global memory space)
GPGPU-Sim PTX: allocating stack frame region for .local "__local_depot0" from 0x0 to 0x40
GPGPU-Sim PTX: instruction assembly for function '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file main.1.sm_70.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from main.1.sm_70.ptx
GPGPU-Sim PTX: Binary info : gmem=71303168, cmem=192
GPGPU-Sim PTX: Kernel '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j' : regs=80, lmem=0, smem=0, cmem=388
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x41c4c0; deviceAddress = keccakf_rndc; deviceName = keccakf_rndc
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 192 bytes
GPGPU-Sim PTX registering constant keccakf_rndc (192 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x6bf9c0; deviceAddress = NVM_log; deviceName = NVM_log
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 67108864 bytes
GPGPU-Sim PTX registering global NVM_log hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x46bf9c0; deviceAddress = NVM_flag; deviceName = NVM_flag
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4194304 bytes
GPGPU-Sim PTX registering global NVM_flag hostVar to name mapping
Set Device to current
Resetting device
Allocating light with size: 16907456
Generating mining buffers
GPGPU-Sim PTX: cudaStreamCreate
GPGPU-Sim PTX: cudaStreamCreate
Generating DAG for GPU #0 with dagBytes: 1082130304 gridSize: 4
fullRuns=16512
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffddb0af69c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffddb0af690..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffddb0af688..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffddb0af680..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffddb0af698..

GPGPU-Sim PTX: cudaLaunch for 0x0x4123e6 (mode=performance simulation) on stream 1
GPGPU-Sim PTX: finding reconvergence points for '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'...
GPGPU-Sim PTX: Finding dominators for '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'...
GPGPU-Sim PTX: Finding postdominators for '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'...
GPGPU-Sim PTX: reconvergence points for _Z25ethash_calculate_dag_itemjP8hash64_tmS0_j...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x088 (main.1.sm_70.ptx:51) @%p4098 bra BB0_2580;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2bc28 (main.1.sm_70.ptx:26754) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0d8 (main.1.sm_70.ptx:62) @%p4099 bra BB0_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x158 (main.1.sm_70.ptx:87) cvt.u64.u32%rd3, %r5986;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x170 (main.1.sm_70.ptx:90) @%p4100 bra BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a8 (main.1.sm_70.ptx:102) shl.b64 %rd6301, %rd7673, 6;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x180 (main.1.sm_70.ptx:93) bra.uni BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a8 (main.1.sm_70.ptx:102) shl.b64 %rd6301, %rd7673, 6;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0xb38 (main.1.sm_70.ptx:613) @%p4101 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb40 (main.1.sm_70.ptx:615) mov.u32 %r24731, %tid.x;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0xbf0 (main.1.sm_70.ptx:639) @%p4103 bra BB0_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc58 (main.1.sm_70.ptx:655) shfl.sync.idx.b32 %r17|%p5, %r6078, %r6045, %r6075, %r6076;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0xc78 (main.1.sm_70.ptx:659) @%p4103 bra BB0_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xce0 (main.1.sm_70.ptx:675) shfl.sync.idx.b32 %r21|%p9, %r6078, %r6055, %r6075, %r6076;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0xd00 (main.1.sm_70.ptx:679) @%p4103 bra BB0_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd68 (main.1.sm_70.ptx:695) shfl.sync.idx.b32 %r25|%p13, %r6078, %r6046, %r6075, %r6076;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0xd88 (main.1.sm_70.ptx:699) @%p4103 bra BB0_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdf0 (main.1.sm_70.ptx:715) add.s32 %r24764, %r24764, 1;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0xe00 (main.1.sm_70.ptx:717) @%p4107 bra BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe08 (main.1.sm_70.ptx:719) xor.b32 %r6141, %r6037, 1;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0xe90 (main.1.sm_70.ptx:738) @%p4109 bra BB0_21;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xef8 (main.1.sm_70.ptx:754) shfl.sync.idx.b32 %r40|%p21, %r6150, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0xf18 (main.1.sm_70.ptx:758) @%p4109 bra BB0_23;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf80 (main.1.sm_70.ptx:774) shfl.sync.idx.b32 %r44|%p25, %r6150, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0xfa0 (main.1.sm_70.ptx:778) @%p4109 bra BB0_25;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1008 (main.1.sm_70.ptx:794) shfl.sync.idx.b32 %r48|%p29, %r6150, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x1028 (main.1.sm_70.ptx:798) @%p4109 bra BB0_27;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1090 (main.1.sm_70.ptx:814) add.s32 %r24765, %r24765, 1;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x10a0 (main.1.sm_70.ptx:816) @%p4113 bra BB0_19;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10a8 (main.1.sm_70.ptx:818) xor.b32 %r6213, %r6037, 2;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x1130 (main.1.sm_70.ptx:837) @%p4115 bra BB0_31;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1198 (main.1.sm_70.ptx:853) shfl.sync.idx.b32 %r63|%p37, %r6222, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x11b8 (main.1.sm_70.ptx:857) @%p4115 bra BB0_33;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1220 (main.1.sm_70.ptx:873) shfl.sync.idx.b32 %r67|%p41, %r6222, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x1240 (main.1.sm_70.ptx:877) @%p4115 bra BB0_35;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12a8 (main.1.sm_70.ptx:893) shfl.sync.idx.b32 %r71|%p45, %r6222, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x12c8 (main.1.sm_70.ptx:897) @%p4115 bra BB0_37;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1330 (main.1.sm_70.ptx:913) add.s32 %r24766, %r24766, 1;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x1340 (main.1.sm_70.ptx:915) @%p4119 bra BB0_29;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1348 (main.1.sm_70.ptx:917) xor.b32 %r6285, %r6037, 3;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x13d0 (main.1.sm_70.ptx:936) @%p4121 bra BB0_41;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1438 (main.1.sm_70.ptx:952) shfl.sync.idx.b32 %r86|%p53, %r6294, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x1458 (main.1.sm_70.ptx:956) @%p4121 bra BB0_43;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14c0 (main.1.sm_70.ptx:972) shfl.sync.idx.b32 %r90|%p57, %r6294, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x14e0 (main.1.sm_70.ptx:976) @%p4121 bra BB0_45;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1548 (main.1.sm_70.ptx:992) shfl.sync.idx.b32 %r94|%p61, %r6294, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x1568 (main.1.sm_70.ptx:996) @%p4121 bra BB0_47;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15d0 (main.1.sm_70.ptx:1012) add.s32 %r24767, %r24767, 1;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x15e0 (main.1.sm_70.ptx:1014) @%p4125 bra BB0_39;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15e8 (main.1.sm_70.ptx:1016) xor.b32 %r6357, %r6037, 4;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x1670 (main.1.sm_70.ptx:1035) @%p4127 bra BB0_51;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16d8 (main.1.sm_70.ptx:1051) shfl.sync.idx.b32 %r109|%p69, %r6366, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x16f8 (main.1.sm_70.ptx:1055) @%p4127 bra BB0_53;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1760 (main.1.sm_70.ptx:1071) shfl.sync.idx.b32 %r113|%p73, %r6366, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0x1780 (main.1.sm_70.ptx:1075) @%p4127 bra BB0_55;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17e8 (main.1.sm_70.ptx:1091) shfl.sync.idx.b32 %r117|%p77, %r6366, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0x1808 (main.1.sm_70.ptx:1095) @%p4127 bra BB0_57;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1870 (main.1.sm_70.ptx:1111) add.s32 %r24768, %r24768, 1;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x1880 (main.1.sm_70.ptx:1113) @%p4131 bra BB0_49;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1888 (main.1.sm_70.ptx:1115) xor.b32 %r6429, %r6037, 5;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x1910 (main.1.sm_70.ptx:1134) @%p4133 bra BB0_61;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1978 (main.1.sm_70.ptx:1150) shfl.sync.idx.b32 %r132|%p85, %r6438, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0x1998 (main.1.sm_70.ptx:1154) @%p4133 bra BB0_63;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a00 (main.1.sm_70.ptx:1170) shfl.sync.idx.b32 %r136|%p89, %r6438, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 33 (potential) branch divergence @  PC=0x1a20 (main.1.sm_70.ptx:1174) @%p4133 bra BB0_65;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a88 (main.1.sm_70.ptx:1190) shfl.sync.idx.b32 %r140|%p93, %r6438, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 34 (potential) branch divergence @  PC=0x1aa8 (main.1.sm_70.ptx:1194) @%p4133 bra BB0_67;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b10 (main.1.sm_70.ptx:1210) add.s32 %r24769, %r24769, 1;
GPGPU-Sim PTX: 35 (potential) branch divergence @  PC=0x1b20 (main.1.sm_70.ptx:1212) @%p4137 bra BB0_59;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b28 (main.1.sm_70.ptx:1214) xor.b32 %r6501, %r6037, 6;
GPGPU-Sim PTX: 36 (potential) branch divergence @  PC=0x1bb0 (main.1.sm_70.ptx:1233) @%p4139 bra BB0_71;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c18 (main.1.sm_70.ptx:1249) shfl.sync.idx.b32 %r155|%p101, %r6510, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 37 (potential) branch divergence @  PC=0x1c38 (main.1.sm_70.ptx:1253) @%p4139 bra BB0_73;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ca0 (main.1.sm_70.ptx:1269) shfl.sync.idx.b32 %r159|%p105, %r6510, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 38 (potential) branch divergence @  PC=0x1cc0 (main.1.sm_70.ptx:1273) @%p4139 bra BB0_75;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d28 (main.1.sm_70.ptx:1289) shfl.sync.idx.b32 %r163|%p109, %r6510, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 39 (potential) branch divergence @  PC=0x1d48 (main.1.sm_70.ptx:1293) @%p4139 bra BB0_77;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1db0 (main.1.sm_70.ptx:1309) add.s32 %r24770, %r24770, 1;
GPGPU-Sim PTX: 40 (potential) branch divergence @  PC=0x1dc0 (main.1.sm_70.ptx:1311) @%p4143 bra BB0_69;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1dc8 (main.1.sm_70.ptx:1313) xor.b32 %r6573, %r6037, 7;
GPGPU-Sim PTX: 41 (potential) branch divergence @  PC=0x1e50 (main.1.sm_70.ptx:1332) @%p4145 bra BB0_81;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1eb8 (main.1.sm_70.ptx:1348) shfl.sync.idx.b32 %r178|%p117, %r6582, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 42 (potential) branch divergence @  PC=0x1ed8 (main.1.sm_70.ptx:1352) @%p4145 bra BB0_83;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f40 (main.1.sm_70.ptx:1368) shfl.sync.idx.b32 %r182|%p121, %r6582, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 43 (potential) branch divergence @  PC=0x1f60 (main.1.sm_70.ptx:1372) @%p4145 bra BB0_85;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1fc8 (main.1.sm_70.ptx:1388) shfl.sync.idx.b32 %r186|%p125, %r6582, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 44 (potential) branch divergence @  PC=0x1fe8 (main.1.sm_70.ptx:1392) @%p4145 bra BB0_87;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2050 (main.1.sm_70.ptx:1408) add.s32 %r24771, %r24771, 1;
GPGPU-Sim PTX: 45 (potential) branch divergence @  PC=0x2060 (main.1.sm_70.ptx:1410) @%p4149 bra BB0_79;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2068 (main.1.sm_70.ptx:1412) xor.b32 %r6645, %r6037, 8;
GPGPU-Sim PTX: 46 (potential) branch divergence @  PC=0x20f0 (main.1.sm_70.ptx:1431) @%p4151 bra BB0_91;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2158 (main.1.sm_70.ptx:1447) shfl.sync.idx.b32 %r201|%p133, %r6654, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 47 (potential) branch divergence @  PC=0x2178 (main.1.sm_70.ptx:1451) @%p4151 bra BB0_93;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21e0 (main.1.sm_70.ptx:1467) shfl.sync.idx.b32 %r205|%p137, %r6654, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 48 (potential) branch divergence @  PC=0x2200 (main.1.sm_70.ptx:1471) @%p4151 bra BB0_95;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2268 (main.1.sm_70.ptx:1487) shfl.sync.idx.b32 %r209|%p141, %r6654, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 49 (potential) branch divergence @  PC=0x2288 (main.1.sm_70.ptx:1491) @%p4151 bra BB0_97;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22f0 (main.1.sm_70.ptx:1507) add.s32 %r24772, %r24772, 1;
GPGPU-Sim PTX: 50 (potential) branch divergence @  PC=0x2300 (main.1.sm_70.ptx:1509) @%p4155 bra BB0_89;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2308 (main.1.sm_70.ptx:1511) xor.b32 %r6717, %r6037, 9;
GPGPU-Sim PTX: 51 (potential) branch divergence @  PC=0x2390 (main.1.sm_70.ptx:1530) @%p4157 bra BB0_101;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23f8 (main.1.sm_70.ptx:1546) shfl.sync.idx.b32 %r224|%p149, %r6726, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 52 (potential) branch divergence @  PC=0x2418 (main.1.sm_70.ptx:1550) @%p4157 bra BB0_103;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2480 (main.1.sm_70.ptx:1566) shfl.sync.idx.b32 %r228|%p153, %r6726, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 53 (potential) branch divergence @  PC=0x24a0 (main.1.sm_70.ptx:1570) @%p4157 bra BB0_105;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2508 (main.1.sm_70.ptx:1586) shfl.sync.idx.b32 %r232|%p157, %r6726, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 54 (potential) branch divergence @  PC=0x2528 (main.1.sm_70.ptx:1590) @%p4157 bra BB0_107;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2590 (main.1.sm_70.ptx:1606) add.s32 %r24773, %r24773, 1;
GPGPU-Sim PTX: 55 (potential) branch divergence @  PC=0x25a0 (main.1.sm_70.ptx:1608) @%p4161 bra BB0_99;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25a8 (main.1.sm_70.ptx:1610) xor.b32 %r6789, %r6037, 10;
GPGPU-Sim PTX: 56 (potential) branch divergence @  PC=0x2630 (main.1.sm_70.ptx:1629) @%p4163 bra BB0_111;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2698 (main.1.sm_70.ptx:1645) shfl.sync.idx.b32 %r247|%p165, %r6798, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 57 (potential) branch divergence @  PC=0x26b8 (main.1.sm_70.ptx:1649) @%p4163 bra BB0_113;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2720 (main.1.sm_70.ptx:1665) shfl.sync.idx.b32 %r251|%p169, %r6798, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 58 (potential) branch divergence @  PC=0x2740 (main.1.sm_70.ptx:1669) @%p4163 bra BB0_115;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27a8 (main.1.sm_70.ptx:1685) shfl.sync.idx.b32 %r255|%p173, %r6798, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 59 (potential) branch divergence @  PC=0x27c8 (main.1.sm_70.ptx:1689) @%p4163 bra BB0_117;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2830 (main.1.sm_70.ptx:1705) add.s32 %r24774, %r24774, 1;
GPGPU-Sim PTX: 60 (potential) branch divergence @  PC=0x2840 (main.1.sm_70.ptx:1707) @%p4167 bra BB0_109;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2848 (main.1.sm_70.ptx:1709) xor.b32 %r6861, %r6037, 11;
GPGPU-Sim PTX: 61 (potential) branch divergence @  PC=0x28d0 (main.1.sm_70.ptx:1728) @%p4169 bra BB0_121;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2938 (main.1.sm_70.ptx:1744) shfl.sync.idx.b32 %r270|%p181, %r6870, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 62 (potential) branch divergence @  PC=0x2958 (main.1.sm_70.ptx:1748) @%p4169 bra BB0_123;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29c0 (main.1.sm_70.ptx:1764) shfl.sync.idx.b32 %r274|%p185, %r6870, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 63 (potential) branch divergence @  PC=0x29e0 (main.1.sm_70.ptx:1768) @%p4169 bra BB0_125;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a48 (main.1.sm_70.ptx:1784) shfl.sync.idx.b32 %r278|%p189, %r6870, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 64 (potential) branch divergence @  PC=0x2a68 (main.1.sm_70.ptx:1788) @%p4169 bra BB0_127;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ad0 (main.1.sm_70.ptx:1804) add.s32 %r24775, %r24775, 1;
GPGPU-Sim PTX: 65 (potential) branch divergence @  PC=0x2ae0 (main.1.sm_70.ptx:1806) @%p4173 bra BB0_119;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ae8 (main.1.sm_70.ptx:1808) xor.b32 %r6933, %r6037, 12;
GPGPU-Sim PTX: 66 (potential) branch divergence @  PC=0x2b70 (main.1.sm_70.ptx:1827) @%p4175 bra BB0_131;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2bd8 (main.1.sm_70.ptx:1843) shfl.sync.idx.b32 %r293|%p197, %r6942, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 67 (potential) branch divergence @  PC=0x2bf8 (main.1.sm_70.ptx:1847) @%p4175 bra BB0_133;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c60 (main.1.sm_70.ptx:1863) shfl.sync.idx.b32 %r297|%p201, %r6942, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 68 (potential) branch divergence @  PC=0x2c80 (main.1.sm_70.ptx:1867) @%p4175 bra BB0_135;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ce8 (main.1.sm_70.ptx:1883) shfl.sync.idx.b32 %r301|%p205, %r6942, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 69 (potential) branch divergence @  PC=0x2d08 (main.1.sm_70.ptx:1887) @%p4175 bra BB0_137;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d70 (main.1.sm_70.ptx:1903) add.s32 %r24776, %r24776, 1;
GPGPU-Sim PTX: 70 (potential) branch divergence @  PC=0x2d80 (main.1.sm_70.ptx:1905) @%p4179 bra BB0_129;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d88 (main.1.sm_70.ptx:1907) xor.b32 %r7005, %r6037, 13;
GPGPU-Sim PTX: 71 (potential) branch divergence @  PC=0x2e10 (main.1.sm_70.ptx:1926) @%p4181 bra BB0_141;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e78 (main.1.sm_70.ptx:1942) shfl.sync.idx.b32 %r316|%p213, %r7014, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 72 (potential) branch divergence @  PC=0x2e98 (main.1.sm_70.ptx:1946) @%p4181 bra BB0_143;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f00 (main.1.sm_70.ptx:1962) shfl.sync.idx.b32 %r320|%p217, %r7014, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 73 (potential) branch divergence @  PC=0x2f20 (main.1.sm_70.ptx:1966) @%p4181 bra BB0_145;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f88 (main.1.sm_70.ptx:1982) shfl.sync.idx.b32 %r324|%p221, %r7014, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 74 (potential) branch divergence @  PC=0x2fa8 (main.1.sm_70.ptx:1986) @%p4181 bra BB0_147;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3010 (main.1.sm_70.ptx:2002) add.s32 %r24777, %r24777, 1;
GPGPU-Sim PTX: 75 (potential) branch divergence @  PC=0x3020 (main.1.sm_70.ptx:2004) @%p4185 bra BB0_139;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3028 (main.1.sm_70.ptx:2006) xor.b32 %r7077, %r6037, 14;
GPGPU-Sim PTX: 76 (potential) branch divergence @  PC=0x30b0 (main.1.sm_70.ptx:2025) @%p4187 bra BB0_151;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3118 (main.1.sm_70.ptx:2041) shfl.sync.idx.b32 %r339|%p229, %r7086, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 77 (potential) branch divergence @  PC=0x3138 (main.1.sm_70.ptx:2045) @%p4187 bra BB0_153;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x31a0 (main.1.sm_70.ptx:2061) shfl.sync.idx.b32 %r343|%p233, %r7086, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 78 (potential) branch divergence @  PC=0x31c0 (main.1.sm_70.ptx:2065) @%p4187 bra BB0_155;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3228 (main.1.sm_70.ptx:2081) shfl.sync.idx.b32 %r347|%p237, %r7086, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 79 (potential) branch divergence @  PC=0x3248 (main.1.sm_70.ptx:2085) @%p4187 bra BB0_157;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x32b0 (main.1.sm_70.ptx:2101) add.s32 %r24778, %r24778, 1;
GPGPU-Sim PTX: 80 (potential) branch divergence @  PC=0x32c0 (main.1.sm_70.ptx:2103) @%p4191 bra BB0_149;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x32c8 (main.1.sm_70.ptx:2105) xor.b32 %r7149, %r6037, 15;
GPGPU-Sim PTX: 81 (potential) branch divergence @  PC=0x3350 (main.1.sm_70.ptx:2124) @%p4193 bra BB0_161;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x33b8 (main.1.sm_70.ptx:2140) shfl.sync.idx.b32 %r362|%p245, %r7158, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 82 (potential) branch divergence @  PC=0x33d8 (main.1.sm_70.ptx:2144) @%p4193 bra BB0_163;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3440 (main.1.sm_70.ptx:2160) shfl.sync.idx.b32 %r366|%p249, %r7158, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 83 (potential) branch divergence @  PC=0x3460 (main.1.sm_70.ptx:2164) @%p4193 bra BB0_165;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34c8 (main.1.sm_70.ptx:2180) shfl.sync.idx.b32 %r370|%p253, %r7158, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 84 (potential) branch divergence @  PC=0x34e8 (main.1.sm_70.ptx:2184) @%p4193 bra BB0_167;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3550 (main.1.sm_70.ptx:2200) add.s32 %r24779, %r24779, 1;
GPGPU-Sim PTX: 85 (potential) branch divergence @  PC=0x3560 (main.1.sm_70.ptx:2202) @%p4197 bra BB0_159;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3568 (main.1.sm_70.ptx:2204) xor.b32 %r7221, %r6037, 16;
GPGPU-Sim PTX: 86 (potential) branch divergence @  PC=0x35f0 (main.1.sm_70.ptx:2223) @%p4199 bra BB0_171;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3658 (main.1.sm_70.ptx:2239) shfl.sync.idx.b32 %r385|%p261, %r7230, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 87 (potential) branch divergence @  PC=0x3678 (main.1.sm_70.ptx:2243) @%p4199 bra BB0_173;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36e0 (main.1.sm_70.ptx:2259) shfl.sync.idx.b32 %r389|%p265, %r7230, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 88 (potential) branch divergence @  PC=0x3700 (main.1.sm_70.ptx:2263) @%p4199 bra BB0_175;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3768 (main.1.sm_70.ptx:2279) shfl.sync.idx.b32 %r393|%p269, %r7230, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 89 (potential) branch divergence @  PC=0x3788 (main.1.sm_70.ptx:2283) @%p4199 bra BB0_177;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37f0 (main.1.sm_70.ptx:2299) add.s32 %r24780, %r24780, 1;
GPGPU-Sim PTX: 90 (potential) branch divergence @  PC=0x3800 (main.1.sm_70.ptx:2301) @%p4203 bra BB0_169;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3808 (main.1.sm_70.ptx:2303) xor.b32 %r7293, %r6037, 17;
GPGPU-Sim PTX: 91 (potential) branch divergence @  PC=0x3890 (main.1.sm_70.ptx:2322) @%p4205 bra BB0_181;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38f8 (main.1.sm_70.ptx:2338) shfl.sync.idx.b32 %r408|%p277, %r7302, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 92 (potential) branch divergence @  PC=0x3918 (main.1.sm_70.ptx:2342) @%p4205 bra BB0_183;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3980 (main.1.sm_70.ptx:2358) shfl.sync.idx.b32 %r412|%p281, %r7302, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 93 (potential) branch divergence @  PC=0x39a0 (main.1.sm_70.ptx:2362) @%p4205 bra BB0_185;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3a08 (main.1.sm_70.ptx:2378) shfl.sync.idx.b32 %r416|%p285, %r7302, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 94 (potential) branch divergence @  PC=0x3a28 (main.1.sm_70.ptx:2382) @%p4205 bra BB0_187;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3a90 (main.1.sm_70.ptx:2398) add.s32 %r24781, %r24781, 1;
GPGPU-Sim PTX: 95 (potential) branch divergence @  PC=0x3aa0 (main.1.sm_70.ptx:2400) @%p4209 bra BB0_179;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3aa8 (main.1.sm_70.ptx:2402) xor.b32 %r7365, %r6037, 18;
GPGPU-Sim PTX: 96 (potential) branch divergence @  PC=0x3b30 (main.1.sm_70.ptx:2421) @%p4211 bra BB0_191;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3b98 (main.1.sm_70.ptx:2437) shfl.sync.idx.b32 %r431|%p293, %r7374, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 97 (potential) branch divergence @  PC=0x3bb8 (main.1.sm_70.ptx:2441) @%p4211 bra BB0_193;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c20 (main.1.sm_70.ptx:2457) shfl.sync.idx.b32 %r435|%p297, %r7374, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 98 (potential) branch divergence @  PC=0x3c40 (main.1.sm_70.ptx:2461) @%p4211 bra BB0_195;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ca8 (main.1.sm_70.ptx:2477) shfl.sync.idx.b32 %r439|%p301, %r7374, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 99 (potential) branch divergence @  PC=0x3cc8 (main.1.sm_70.ptx:2481) @%p4211 bra BB0_197;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d30 (main.1.sm_70.ptx:2497) add.s32 %r24782, %r24782, 1;
GPGPU-Sim PTX: 100 (potential) branch divergence @  PC=0x3d40 (main.1.sm_70.ptx:2499) @%p4215 bra BB0_189;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d48 (main.1.sm_70.ptx:2501) xor.b32 %r7437, %r6037, 19;
GPGPU-Sim PTX: 101 (potential) branch divergence @  PC=0x3dd0 (main.1.sm_70.ptx:2520) @%p4217 bra BB0_201;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e38 (main.1.sm_70.ptx:2536) shfl.sync.idx.b32 %r454|%p309, %r7446, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 102 (potential) branch divergence @  PC=0x3e58 (main.1.sm_70.ptx:2540) @%p4217 bra BB0_203;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ec0 (main.1.sm_70.ptx:2556) shfl.sync.idx.b32 %r458|%p313, %r7446, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 103 (potential) branch divergence @  PC=0x3ee0 (main.1.sm_70.ptx:2560) @%p4217 bra BB0_205;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f48 (main.1.sm_70.ptx:2576) shfl.sync.idx.b32 %r462|%p317, %r7446, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 104 (potential) branch divergence @  PC=0x3f68 (main.1.sm_70.ptx:2580) @%p4217 bra BB0_207;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3fd0 (main.1.sm_70.ptx:2596) add.s32 %r24783, %r24783, 1;
GPGPU-Sim PTX: 105 (potential) branch divergence @  PC=0x3fe0 (main.1.sm_70.ptx:2598) @%p4221 bra BB0_199;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3fe8 (main.1.sm_70.ptx:2600) xor.b32 %r7509, %r6037, 20;
GPGPU-Sim PTX: 106 (potential) branch divergence @  PC=0x4070 (main.1.sm_70.ptx:2619) @%p4223 bra BB0_211;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x40d8 (main.1.sm_70.ptx:2635) shfl.sync.idx.b32 %r477|%p325, %r7518, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 107 (potential) branch divergence @  PC=0x40f8 (main.1.sm_70.ptx:2639) @%p4223 bra BB0_213;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4160 (main.1.sm_70.ptx:2655) shfl.sync.idx.b32 %r481|%p329, %r7518, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 108 (potential) branch divergence @  PC=0x4180 (main.1.sm_70.ptx:2659) @%p4223 bra BB0_215;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x41e8 (main.1.sm_70.ptx:2675) shfl.sync.idx.b32 %r485|%p333, %r7518, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 109 (potential) branch divergence @  PC=0x4208 (main.1.sm_70.ptx:2679) @%p4223 bra BB0_217;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4270 (main.1.sm_70.ptx:2695) add.s32 %r24784, %r24784, 1;
GPGPU-Sim PTX: 110 (potential) branch divergence @  PC=0x4280 (main.1.sm_70.ptx:2697) @%p4227 bra BB0_209;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4288 (main.1.sm_70.ptx:2699) xor.b32 %r7581, %r6037, 21;
GPGPU-Sim PTX: 111 (potential) branch divergence @  PC=0x4310 (main.1.sm_70.ptx:2718) @%p4229 bra BB0_221;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4378 (main.1.sm_70.ptx:2734) shfl.sync.idx.b32 %r500|%p341, %r7590, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 112 (potential) branch divergence @  PC=0x4398 (main.1.sm_70.ptx:2738) @%p4229 bra BB0_223;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4400 (main.1.sm_70.ptx:2754) shfl.sync.idx.b32 %r504|%p345, %r7590, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 113 (potential) branch divergence @  PC=0x4420 (main.1.sm_70.ptx:2758) @%p4229 bra BB0_225;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4488 (main.1.sm_70.ptx:2774) shfl.sync.idx.b32 %r508|%p349, %r7590, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 114 (potential) branch divergence @  PC=0x44a8 (main.1.sm_70.ptx:2778) @%p4229 bra BB0_227;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4510 (main.1.sm_70.ptx:2794) add.s32 %r24785, %r24785, 1;
GPGPU-Sim PTX: 115 (potential) branch divergence @  PC=0x4520 (main.1.sm_70.ptx:2796) @%p4233 bra BB0_219;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4528 (main.1.sm_70.ptx:2798) xor.b32 %r7653, %r6037, 22;
GPGPU-Sim PTX: 116 (potential) branch divergence @  PC=0x45b0 (main.1.sm_70.ptx:2817) @%p4235 bra BB0_231;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4618 (main.1.sm_70.ptx:2833) shfl.sync.idx.b32 %r523|%p357, %r7662, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 117 (potential) branch divergence @  PC=0x4638 (main.1.sm_70.ptx:2837) @%p4235 bra BB0_233;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x46a0 (main.1.sm_70.ptx:2853) shfl.sync.idx.b32 %r527|%p361, %r7662, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 118 (potential) branch divergence @  PC=0x46c0 (main.1.sm_70.ptx:2857) @%p4235 bra BB0_235;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4728 (main.1.sm_70.ptx:2873) shfl.sync.idx.b32 %r531|%p365, %r7662, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 119 (potential) branch divergence @  PC=0x4748 (main.1.sm_70.ptx:2877) @%p4235 bra BB0_237;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x47b0 (main.1.sm_70.ptx:2893) add.s32 %r24786, %r24786, 1;
GPGPU-Sim PTX: 120 (potential) branch divergence @  PC=0x47c0 (main.1.sm_70.ptx:2895) @%p4239 bra BB0_229;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x47c8 (main.1.sm_70.ptx:2897) xor.b32 %r7725, %r6037, 23;
GPGPU-Sim PTX: 121 (potential) branch divergence @  PC=0x4850 (main.1.sm_70.ptx:2916) @%p4241 bra BB0_241;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x48b8 (main.1.sm_70.ptx:2932) shfl.sync.idx.b32 %r546|%p373, %r7734, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 122 (potential) branch divergence @  PC=0x48d8 (main.1.sm_70.ptx:2936) @%p4241 bra BB0_243;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4940 (main.1.sm_70.ptx:2952) shfl.sync.idx.b32 %r550|%p377, %r7734, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 123 (potential) branch divergence @  PC=0x4960 (main.1.sm_70.ptx:2956) @%p4241 bra BB0_245;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x49c8 (main.1.sm_70.ptx:2972) shfl.sync.idx.b32 %r554|%p381, %r7734, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 124 (potential) branch divergence @  PC=0x49e8 (main.1.sm_70.ptx:2976) @%p4241 bra BB0_247;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4a50 (main.1.sm_70.ptx:2992) add.s32 %r24787, %r24787, 1;
GPGPU-Sim PTX: 125 (potential) branch divergence @  PC=0x4a60 (main.1.sm_70.ptx:2994) @%p4245 bra BB0_239;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4a68 (main.1.sm_70.ptx:2996) xor.b32 %r7797, %r6037, 24;
GPGPU-Sim PTX: 126 (potential) branch divergence @  PC=0x4af0 (main.1.sm_70.ptx:3015) @%p4247 bra BB0_251;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4b58 (main.1.sm_70.ptx:3031) shfl.sync.idx.b32 %r569|%p389, %r7806, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 127 (potential) branch divergence @  PC=0x4b78 (main.1.sm_70.ptx:3035) @%p4247 bra BB0_253;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4be0 (main.1.sm_70.ptx:3051) shfl.sync.idx.b32 %r573|%p393, %r7806, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 128 (potential) branch divergence @  PC=0x4c00 (main.1.sm_70.ptx:3055) @%p4247 bra BB0_255;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4c68 (main.1.sm_70.ptx:3071) shfl.sync.idx.b32 %r577|%p397, %r7806, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 129 (potential) branch divergence @  PC=0x4c88 (main.1.sm_70.ptx:3075) @%p4247 bra BB0_257;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4cf0 (main.1.sm_70.ptx:3091) add.s32 %r24788, %r24788, 1;
GPGPU-Sim PTX: 130 (potential) branch divergence @  PC=0x4d00 (main.1.sm_70.ptx:3093) @%p4251 bra BB0_249;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4d08 (main.1.sm_70.ptx:3095) xor.b32 %r7869, %r6037, 25;
GPGPU-Sim PTX: 131 (potential) branch divergence @  PC=0x4d90 (main.1.sm_70.ptx:3114) @%p4253 bra BB0_261;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4df8 (main.1.sm_70.ptx:3130) shfl.sync.idx.b32 %r592|%p405, %r7878, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 132 (potential) branch divergence @  PC=0x4e18 (main.1.sm_70.ptx:3134) @%p4253 bra BB0_263;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4e80 (main.1.sm_70.ptx:3150) shfl.sync.idx.b32 %r596|%p409, %r7878, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 133 (potential) branch divergence @  PC=0x4ea0 (main.1.sm_70.ptx:3154) @%p4253 bra BB0_265;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4f08 (main.1.sm_70.ptx:3170) shfl.sync.idx.b32 %r600|%p413, %r7878, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 134 (potential) branch divergence @  PC=0x4f28 (main.1.sm_70.ptx:3174) @%p4253 bra BB0_267;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4f90 (main.1.sm_70.ptx:3190) add.s32 %r24789, %r24789, 1;
GPGPU-Sim PTX: 135 (potential) branch divergence @  PC=0x4fa0 (main.1.sm_70.ptx:3192) @%p4257 bra BB0_259;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4fa8 (main.1.sm_70.ptx:3194) xor.b32 %r7941, %r6037, 26;
GPGPU-Sim PTX: 136 (potential) branch divergence @  PC=0x5030 (main.1.sm_70.ptx:3213) @%p4259 bra BB0_271;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5098 (main.1.sm_70.ptx:3229) shfl.sync.idx.b32 %r615|%p421, %r7950, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 137 (potential) branch divergence @  PC=0x50b8 (main.1.sm_70.ptx:3233) @%p4259 bra BB0_273;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5120 (main.1.sm_70.ptx:3249) shfl.sync.idx.b32 %r619|%p425, %r7950, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 138 (potential) branch divergence @  PC=0x5140 (main.1.sm_70.ptx:3253) @%p4259 bra BB0_275;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x51a8 (main.1.sm_70.ptx:3269) shfl.sync.idx.b32 %r623|%p429, %r7950, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 139 (potential) branch divergence @  PC=0x51c8 (main.1.sm_70.ptx:3273) @%p4259 bra BB0_277;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5230 (main.1.sm_70.ptx:3289) add.s32 %r24790, %r24790, 1;
GPGPU-Sim PTX: 140 (potential) branch divergence @  PC=0x5240 (main.1.sm_70.ptx:3291) @%p4263 bra BB0_269;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5248 (main.1.sm_70.ptx:3293) xor.b32 %r8013, %r6037, 27;
GPGPU-Sim PTX: 141 (potential) branch divergence @  PC=0x52d0 (main.1.sm_70.ptx:3312) @%p4265 bra BB0_281;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5338 (main.1.sm_70.ptx:3328) shfl.sync.idx.b32 %r638|%p437, %r8022, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 142 (potential) branch divergence @  PC=0x5358 (main.1.sm_70.ptx:3332) @%p4265 bra BB0_283;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x53c0 (main.1.sm_70.ptx:3348) shfl.sync.idx.b32 %r642|%p441, %r8022, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 143 (potential) branch divergence @  PC=0x53e0 (main.1.sm_70.ptx:3352) @%p4265 bra BB0_285;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5448 (main.1.sm_70.ptx:3368) shfl.sync.idx.b32 %r646|%p445, %r8022, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 144 (potential) branch divergence @  PC=0x5468 (main.1.sm_70.ptx:3372) @%p4265 bra BB0_287;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x54d0 (main.1.sm_70.ptx:3388) add.s32 %r24791, %r24791, 1;
GPGPU-Sim PTX: 145 (potential) branch divergence @  PC=0x54e0 (main.1.sm_70.ptx:3390) @%p4269 bra BB0_279;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x54e8 (main.1.sm_70.ptx:3392) xor.b32 %r8085, %r6037, 28;
GPGPU-Sim PTX: 146 (potential) branch divergence @  PC=0x5570 (main.1.sm_70.ptx:3411) @%p4271 bra BB0_291;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x55d8 (main.1.sm_70.ptx:3427) shfl.sync.idx.b32 %r661|%p453, %r8094, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 147 (potential) branch divergence @  PC=0x55f8 (main.1.sm_70.ptx:3431) @%p4271 bra BB0_293;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5660 (main.1.sm_70.ptx:3447) shfl.sync.idx.b32 %r665|%p457, %r8094, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 148 (potential) branch divergence @  PC=0x5680 (main.1.sm_70.ptx:3451) @%p4271 bra BB0_295;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x56e8 (main.1.sm_70.ptx:3467) shfl.sync.idx.b32 %r669|%p461, %r8094, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 149 (potential) branch divergence @  PC=0x5708 (main.1.sm_70.ptx:3471) @%p4271 bra BB0_297;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5770 (main.1.sm_70.ptx:3487) add.s32 %r24792, %r24792, 1;
GPGPU-Sim PTX: 150 (potential) branch divergence @  PC=0x5780 (main.1.sm_70.ptx:3489) @%p4275 bra BB0_289;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5788 (main.1.sm_70.ptx:3491) xor.b32 %r8157, %r6037, 29;
GPGPU-Sim PTX: 151 (potential) branch divergence @  PC=0x5810 (main.1.sm_70.ptx:3510) @%p4277 bra BB0_301;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5878 (main.1.sm_70.ptx:3526) shfl.sync.idx.b32 %r684|%p469, %r8166, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 152 (potential) branch divergence @  PC=0x5898 (main.1.sm_70.ptx:3530) @%p4277 bra BB0_303;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5900 (main.1.sm_70.ptx:3546) shfl.sync.idx.b32 %r688|%p473, %r8166, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 153 (potential) branch divergence @  PC=0x5920 (main.1.sm_70.ptx:3550) @%p4277 bra BB0_305;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5988 (main.1.sm_70.ptx:3566) shfl.sync.idx.b32 %r692|%p477, %r8166, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 154 (potential) branch divergence @  PC=0x59a8 (main.1.sm_70.ptx:3570) @%p4277 bra BB0_307;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5a10 (main.1.sm_70.ptx:3586) add.s32 %r24793, %r24793, 1;
GPGPU-Sim PTX: 155 (potential) branch divergence @  PC=0x5a20 (main.1.sm_70.ptx:3588) @%p4281 bra BB0_299;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5a28 (main.1.sm_70.ptx:3590) xor.b32 %r8229, %r6037, 30;
GPGPU-Sim PTX: 156 (potential) branch divergence @  PC=0x5ab0 (main.1.sm_70.ptx:3609) @%p4283 bra BB0_311;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b18 (main.1.sm_70.ptx:3625) shfl.sync.idx.b32 %r707|%p485, %r8238, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 157 (potential) branch divergence @  PC=0x5b38 (main.1.sm_70.ptx:3629) @%p4283 bra BB0_313;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5ba0 (main.1.sm_70.ptx:3645) shfl.sync.idx.b32 %r711|%p489, %r8238, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 158 (potential) branch divergence @  PC=0x5bc0 (main.1.sm_70.ptx:3649) @%p4283 bra BB0_315;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5c28 (main.1.sm_70.ptx:3665) shfl.sync.idx.b32 %r715|%p493, %r8238, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 159 (potential) branch divergence @  PC=0x5c48 (main.1.sm_70.ptx:3669) @%p4283 bra BB0_317;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5cb0 (main.1.sm_70.ptx:3685) add.s32 %r24794, %r24794, 1;
GPGPU-Sim PTX: 160 (potential) branch divergence @  PC=0x5cc0 (main.1.sm_70.ptx:3687) @%p4287 bra BB0_309;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5cc8 (main.1.sm_70.ptx:3689) xor.b32 %r8301, %r6037, 31;
GPGPU-Sim PTX: 161 (potential) branch divergence @  PC=0x5d50 (main.1.sm_70.ptx:3708) @%p4289 bra BB0_321;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5db8 (main.1.sm_70.ptx:3724) shfl.sync.idx.b32 %r730|%p501, %r8310, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 162 (potential) branch divergence @  PC=0x5dd8 (main.1.sm_70.ptx:3728) @%p4289 bra BB0_323;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5e40 (main.1.sm_70.ptx:3744) shfl.sync.idx.b32 %r734|%p505, %r8310, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 163 (potential) branch divergence @  PC=0x5e60 (main.1.sm_70.ptx:3748) @%p4289 bra BB0_325;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5ec8 (main.1.sm_70.ptx:3764) shfl.sync.idx.b32 %r738|%p509, %r8310, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 164 (potential) branch divergence @  PC=0x5ee8 (main.1.sm_70.ptx:3768) @%p4289 bra BB0_327;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5f50 (main.1.sm_70.ptx:3784) add.s32 %r24795, %r24795, 1;
GPGPU-Sim PTX: 165 (potential) branch divergence @  PC=0x5f60 (main.1.sm_70.ptx:3786) @%p4293 bra BB0_319;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5f68 (main.1.sm_70.ptx:3788) xor.b32 %r8373, %r6037, 32;
GPGPU-Sim PTX: 166 (potential) branch divergence @  PC=0x5ff0 (main.1.sm_70.ptx:3807) @%p4295 bra BB0_331;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6058 (main.1.sm_70.ptx:3823) shfl.sync.idx.b32 %r753|%p517, %r8382, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 167 (potential) branch divergence @  PC=0x6078 (main.1.sm_70.ptx:3827) @%p4295 bra BB0_333;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x60e0 (main.1.sm_70.ptx:3843) shfl.sync.idx.b32 %r757|%p521, %r8382, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 168 (potential) branch divergence @  PC=0x6100 (main.1.sm_70.ptx:3847) @%p4295 bra BB0_335;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6168 (main.1.sm_70.ptx:3863) shfl.sync.idx.b32 %r761|%p525, %r8382, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 169 (potential) branch divergence @  PC=0x6188 (main.1.sm_70.ptx:3867) @%p4295 bra BB0_337;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x61f0 (main.1.sm_70.ptx:3883) add.s32 %r24796, %r24796, 1;
GPGPU-Sim PTX: 170 (potential) branch divergence @  PC=0x6200 (main.1.sm_70.ptx:3885) @%p4299 bra BB0_329;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6208 (main.1.sm_70.ptx:3887) xor.b32 %r8445, %r6037, 33;
GPGPU-Sim PTX: 171 (potential) branch divergence @  PC=0x6290 (main.1.sm_70.ptx:3906) @%p4301 bra BB0_341;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x62f8 (main.1.sm_70.ptx:3922) shfl.sync.idx.b32 %r776|%p533, %r8454, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 172 (potential) branch divergence @  PC=0x6318 (main.1.sm_70.ptx:3926) @%p4301 bra BB0_343;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6380 (main.1.sm_70.ptx:3942) shfl.sync.idx.b32 %r780|%p537, %r8454, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 173 (potential) branch divergence @  PC=0x63a0 (main.1.sm_70.ptx:3946) @%p4301 bra BB0_345;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6408 (main.1.sm_70.ptx:3962) shfl.sync.idx.b32 %r784|%p541, %r8454, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 174 (potential) branch divergence @  PC=0x6428 (main.1.sm_70.ptx:3966) @%p4301 bra BB0_347;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6490 (main.1.sm_70.ptx:3982) add.s32 %r24797, %r24797, 1;
GPGPU-Sim PTX: 175 (potential) branch divergence @  PC=0x64a0 (main.1.sm_70.ptx:3984) @%p4305 bra BB0_339;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x64a8 (main.1.sm_70.ptx:3986) xor.b32 %r8517, %r6037, 34;
GPGPU-Sim PTX: 176 (potential) branch divergence @  PC=0x6530 (main.1.sm_70.ptx:4005) @%p4307 bra BB0_351;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6598 (main.1.sm_70.ptx:4021) shfl.sync.idx.b32 %r799|%p549, %r8526, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 177 (potential) branch divergence @  PC=0x65b8 (main.1.sm_70.ptx:4025) @%p4307 bra BB0_353;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6620 (main.1.sm_70.ptx:4041) shfl.sync.idx.b32 %r803|%p553, %r8526, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 178 (potential) branch divergence @  PC=0x6640 (main.1.sm_70.ptx:4045) @%p4307 bra BB0_355;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x66a8 (main.1.sm_70.ptx:4061) shfl.sync.idx.b32 %r807|%p557, %r8526, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 179 (potential) branch divergence @  PC=0x66c8 (main.1.sm_70.ptx:4065) @%p4307 bra BB0_357;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6730 (main.1.sm_70.ptx:4081) add.s32 %r24798, %r24798, 1;
GPGPU-Sim PTX: 180 (potential) branch divergence @  PC=0x6740 (main.1.sm_70.ptx:4083) @%p4311 bra BB0_349;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6748 (main.1.sm_70.ptx:4085) xor.b32 %r8589, %r6037, 35;
GPGPU-Sim PTX: 181 (potential) branch divergence @  PC=0x67d0 (main.1.sm_70.ptx:4104) @%p4313 bra BB0_361;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6838 (main.1.sm_70.ptx:4120) shfl.sync.idx.b32 %r822|%p565, %r8598, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 182 (potential) branch divergence @  PC=0x6858 (main.1.sm_70.ptx:4124) @%p4313 bra BB0_363;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x68c0 (main.1.sm_70.ptx:4140) shfl.sync.idx.b32 %r826|%p569, %r8598, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 183 (potential) branch divergence @  PC=0x68e0 (main.1.sm_70.ptx:4144) @%p4313 bra BB0_365;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6948 (main.1.sm_70.ptx:4160) shfl.sync.idx.b32 %r830|%p573, %r8598, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 184 (potential) branch divergence @  PC=0x6968 (main.1.sm_70.ptx:4164) @%p4313 bra BB0_367;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x69d0 (main.1.sm_70.ptx:4180) add.s32 %r24799, %r24799, 1;
GPGPU-Sim PTX: 185 (potential) branch divergence @  PC=0x69e0 (main.1.sm_70.ptx:4182) @%p4317 bra BB0_359;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x69e8 (main.1.sm_70.ptx:4184) xor.b32 %r8661, %r6037, 36;
GPGPU-Sim PTX: 186 (potential) branch divergence @  PC=0x6a70 (main.1.sm_70.ptx:4203) @%p4319 bra BB0_371;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6ad8 (main.1.sm_70.ptx:4219) shfl.sync.idx.b32 %r845|%p581, %r8670, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 187 (potential) branch divergence @  PC=0x6af8 (main.1.sm_70.ptx:4223) @%p4319 bra BB0_373;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6b60 (main.1.sm_70.ptx:4239) shfl.sync.idx.b32 %r849|%p585, %r8670, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 188 (potential) branch divergence @  PC=0x6b80 (main.1.sm_70.ptx:4243) @%p4319 bra BB0_375;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6be8 (main.1.sm_70.ptx:4259) shfl.sync.idx.b32 %r853|%p589, %r8670, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 189 (potential) branch divergence @  PC=0x6c08 (main.1.sm_70.ptx:4263) @%p4319 bra BB0_377;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6c70 (main.1.sm_70.ptx:4279) add.s32 %r24800, %r24800, 1;
GPGPU-Sim PTX: 190 (potential) branch divergence @  PC=0x6c80 (main.1.sm_70.ptx:4281) @%p4323 bra BB0_369;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6c88 (main.1.sm_70.ptx:4283) xor.b32 %r8733, %r6037, 37;
GPGPU-Sim PTX: 191 (potential) branch divergence @  PC=0x6d10 (main.1.sm_70.ptx:4302) @%p4325 bra BB0_381;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6d78 (main.1.sm_70.ptx:4318) shfl.sync.idx.b32 %r868|%p597, %r8742, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 192 (potential) branch divergence @  PC=0x6d98 (main.1.sm_70.ptx:4322) @%p4325 bra BB0_383;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6e00 (main.1.sm_70.ptx:4338) shfl.sync.idx.b32 %r872|%p601, %r8742, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 193 (potential) branch divergence @  PC=0x6e20 (main.1.sm_70.ptx:4342) @%p4325 bra BB0_385;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6e88 (main.1.sm_70.ptx:4358) shfl.sync.idx.b32 %r876|%p605, %r8742, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 194 (potential) branch divergence @  PC=0x6ea8 (main.1.sm_70.ptx:4362) @%p4325 bra BB0_387;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6f10 (main.1.sm_70.ptx:4378) add.s32 %r24801, %r24801, 1;
GPGPU-Sim PTX: 195 (potential) branch divergence @  PC=0x6f20 (main.1.sm_70.ptx:4380) @%p4329 bra BB0_379;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6f28 (main.1.sm_70.ptx:4382) xor.b32 %r8805, %r6037, 38;
GPGPU-Sim PTX: 196 (potential) branch divergence @  PC=0x6fb0 (main.1.sm_70.ptx:4401) @%p4331 bra BB0_391;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7018 (main.1.sm_70.ptx:4417) shfl.sync.idx.b32 %r891|%p613, %r8814, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 197 (potential) branch divergence @  PC=0x7038 (main.1.sm_70.ptx:4421) @%p4331 bra BB0_393;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x70a0 (main.1.sm_70.ptx:4437) shfl.sync.idx.b32 %r895|%p617, %r8814, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 198 (potential) branch divergence @  PC=0x70c0 (main.1.sm_70.ptx:4441) @%p4331 bra BB0_395;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7128 (main.1.sm_70.ptx:4457) shfl.sync.idx.b32 %r899|%p621, %r8814, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 199 (potential) branch divergence @  PC=0x7148 (main.1.sm_70.ptx:4461) @%p4331 bra BB0_397;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x71b0 (main.1.sm_70.ptx:4477) add.s32 %r24802, %r24802, 1;
GPGPU-Sim PTX: 200 (potential) branch divergence @  PC=0x71c0 (main.1.sm_70.ptx:4479) @%p4335 bra BB0_389;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x71c8 (main.1.sm_70.ptx:4481) xor.b32 %r8877, %r6037, 39;
GPGPU-Sim PTX: 201 (potential) branch divergence @  PC=0x7250 (main.1.sm_70.ptx:4500) @%p4337 bra BB0_401;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x72b8 (main.1.sm_70.ptx:4516) shfl.sync.idx.b32 %r914|%p629, %r8886, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 202 (potential) branch divergence @  PC=0x72d8 (main.1.sm_70.ptx:4520) @%p4337 bra BB0_403;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7340 (main.1.sm_70.ptx:4536) shfl.sync.idx.b32 %r918|%p633, %r8886, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 203 (potential) branch divergence @  PC=0x7360 (main.1.sm_70.ptx:4540) @%p4337 bra BB0_405;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x73c8 (main.1.sm_70.ptx:4556) shfl.sync.idx.b32 %r922|%p637, %r8886, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 204 (potential) branch divergence @  PC=0x73e8 (main.1.sm_70.ptx:4560) @%p4337 bra BB0_407;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7450 (main.1.sm_70.ptx:4576) add.s32 %r24803, %r24803, 1;
GPGPU-Sim PTX: 205 (potential) branch divergence @  PC=0x7460 (main.1.sm_70.ptx:4578) @%p4341 bra BB0_399;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7468 (main.1.sm_70.ptx:4580) xor.b32 %r8949, %r6037, 40;
GPGPU-Sim PTX: 206 (potential) branch divergence @  PC=0x74f0 (main.1.sm_70.ptx:4599) @%p4343 bra BB0_411;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7558 (main.1.sm_70.ptx:4615) shfl.sync.idx.b32 %r937|%p645, %r8958, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 207 (potential) branch divergence @  PC=0x7578 (main.1.sm_70.ptx:4619) @%p4343 bra BB0_413;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x75e0 (main.1.sm_70.ptx:4635) shfl.sync.idx.b32 %r941|%p649, %r8958, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 208 (potential) branch divergence @  PC=0x7600 (main.1.sm_70.ptx:4639) @%p4343 bra BB0_415;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7668 (main.1.sm_70.ptx:4655) shfl.sync.idx.b32 %r945|%p653, %r8958, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 209 (potential) branch divergence @  PC=0x7688 (main.1.sm_70.ptx:4659) @%p4343 bra BB0_417;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x76f0 (main.1.sm_70.ptx:4675) add.s32 %r24804, %r24804, 1;
GPGPU-Sim PTX: 210 (potential) branch divergence @  PC=0x7700 (main.1.sm_70.ptx:4677) @%p4347 bra BB0_409;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7708 (main.1.sm_70.ptx:4679) xor.b32 %r9021, %r6037, 41;
GPGPU-Sim PTX: 211 (potential) branch divergence @  PC=0x7790 (main.1.sm_70.ptx:4698) @%p4349 bra BB0_421;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x77f8 (main.1.sm_70.ptx:4714) shfl.sync.idx.b32 %r960|%p661, %r9030, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 212 (potential) branch divergence @  PC=0x7818 (main.1.sm_70.ptx:4718) @%p4349 bra BB0_423;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7880 (main.1.sm_70.ptx:4734) shfl.sync.idx.b32 %r964|%p665, %r9030, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 213 (potential) branch divergence @  PC=0x78a0 (main.1.sm_70.ptx:4738) @%p4349 bra BB0_425;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7908 (main.1.sm_70.ptx:4754) shfl.sync.idx.b32 %r968|%p669, %r9030, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 214 (potential) branch divergence @  PC=0x7928 (main.1.sm_70.ptx:4758) @%p4349 bra BB0_427;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7990 (main.1.sm_70.ptx:4774) add.s32 %r24805, %r24805, 1;
GPGPU-Sim PTX: 215 (potential) branch divergence @  PC=0x79a0 (main.1.sm_70.ptx:4776) @%p4353 bra BB0_419;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x79a8 (main.1.sm_70.ptx:4778) xor.b32 %r9093, %r6037, 42;
GPGPU-Sim PTX: 216 (potential) branch divergence @  PC=0x7a30 (main.1.sm_70.ptx:4797) @%p4355 bra BB0_431;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7a98 (main.1.sm_70.ptx:4813) shfl.sync.idx.b32 %r983|%p677, %r9102, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 217 (potential) branch divergence @  PC=0x7ab8 (main.1.sm_70.ptx:4817) @%p4355 bra BB0_433;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7b20 (main.1.sm_70.ptx:4833) shfl.sync.idx.b32 %r987|%p681, %r9102, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 218 (potential) branch divergence @  PC=0x7b40 (main.1.sm_70.ptx:4837) @%p4355 bra BB0_435;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7ba8 (main.1.sm_70.ptx:4853) shfl.sync.idx.b32 %r991|%p685, %r9102, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 219 (potential) branch divergence @  PC=0x7bc8 (main.1.sm_70.ptx:4857) @%p4355 bra BB0_437;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7c30 (main.1.sm_70.ptx:4873) add.s32 %r24806, %r24806, 1;
GPGPU-Sim PTX: 220 (potential) branch divergence @  PC=0x7c40 (main.1.sm_70.ptx:4875) @%p4359 bra BB0_429;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7c48 (main.1.sm_70.ptx:4877) xor.b32 %r9165, %r6037, 43;
GPGPU-Sim PTX: 221 (potential) branch divergence @  PC=0x7cd0 (main.1.sm_70.ptx:4896) @%p4361 bra BB0_441;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7d38 (main.1.sm_70.ptx:4912) shfl.sync.idx.b32 %r1006|%p693, %r9174, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 222 (potential) branch divergence @  PC=0x7d58 (main.1.sm_70.ptx:4916) @%p4361 bra BB0_443;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7dc0 (main.1.sm_70.ptx:4932) shfl.sync.idx.b32 %r1010|%p697, %r9174, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 223 (potential) branch divergence @  PC=0x7de0 (main.1.sm_70.ptx:4936) @%p4361 bra BB0_445;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7e48 (main.1.sm_70.ptx:4952) shfl.sync.idx.b32 %r1014|%p701, %r9174, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 224 (potential) branch divergence @  PC=0x7e68 (main.1.sm_70.ptx:4956) @%p4361 bra BB0_447;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7ed0 (main.1.sm_70.ptx:4972) add.s32 %r24807, %r24807, 1;
GPGPU-Sim PTX: 225 (potential) branch divergence @  PC=0x7ee0 (main.1.sm_70.ptx:4974) @%p4365 bra BB0_439;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7ee8 (main.1.sm_70.ptx:4976) xor.b32 %r9237, %r6037, 44;
GPGPU-Sim PTX: 226 (potential) branch divergence @  PC=0x7f70 (main.1.sm_70.ptx:4995) @%p4367 bra BB0_451;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7fd8 (main.1.sm_70.ptx:5011) shfl.sync.idx.b32 %r1029|%p709, %r9246, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 227 (potential) branch divergence @  PC=0x7ff8 (main.1.sm_70.ptx:5015) @%p4367 bra BB0_453;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8060 (main.1.sm_70.ptx:5031) shfl.sync.idx.b32 %r1033|%p713, %r9246, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 228 (potential) branch divergence @  PC=0x8080 (main.1.sm_70.ptx:5035) @%p4367 bra BB0_455;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x80e8 (main.1.sm_70.ptx:5051) shfl.sync.idx.b32 %r1037|%p717, %r9246, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 229 (potential) branch divergence @  PC=0x8108 (main.1.sm_70.ptx:5055) @%p4367 bra BB0_457;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8170 (main.1.sm_70.ptx:5071) add.s32 %r24808, %r24808, 1;
GPGPU-Sim PTX: 230 (potential) branch divergence @  PC=0x8180 (main.1.sm_70.ptx:5073) @%p4371 bra BB0_449;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8188 (main.1.sm_70.ptx:5075) xor.b32 %r9309, %r6037, 45;
GPGPU-Sim PTX: 231 (potential) branch divergence @  PC=0x8210 (main.1.sm_70.ptx:5094) @%p4373 bra BB0_461;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8278 (main.1.sm_70.ptx:5110) shfl.sync.idx.b32 %r1052|%p725, %r9318, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 232 (potential) branch divergence @  PC=0x8298 (main.1.sm_70.ptx:5114) @%p4373 bra BB0_463;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8300 (main.1.sm_70.ptx:5130) shfl.sync.idx.b32 %r1056|%p729, %r9318, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 233 (potential) branch divergence @  PC=0x8320 (main.1.sm_70.ptx:5134) @%p4373 bra BB0_465;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8388 (main.1.sm_70.ptx:5150) shfl.sync.idx.b32 %r1060|%p733, %r9318, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 234 (potential) branch divergence @  PC=0x83a8 (main.1.sm_70.ptx:5154) @%p4373 bra BB0_467;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8410 (main.1.sm_70.ptx:5170) add.s32 %r24809, %r24809, 1;
GPGPU-Sim PTX: 235 (potential) branch divergence @  PC=0x8420 (main.1.sm_70.ptx:5172) @%p4377 bra BB0_459;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8428 (main.1.sm_70.ptx:5174) xor.b32 %r9381, %r6037, 46;
GPGPU-Sim PTX: 236 (potential) branch divergence @  PC=0x84b0 (main.1.sm_70.ptx:5193) @%p4379 bra BB0_471;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8518 (main.1.sm_70.ptx:5209) shfl.sync.idx.b32 %r1075|%p741, %r9390, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 237 (potential) branch divergence @  PC=0x8538 (main.1.sm_70.ptx:5213) @%p4379 bra BB0_473;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x85a0 (main.1.sm_70.ptx:5229) shfl.sync.idx.b32 %r1079|%p745, %r9390, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 238 (potential) branch divergence @  PC=0x85c0 (main.1.sm_70.ptx:5233) @%p4379 bra BB0_475;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8628 (main.1.sm_70.ptx:5249) shfl.sync.idx.b32 %r1083|%p749, %r9390, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 239 (potential) branch divergence @  PC=0x8648 (main.1.sm_70.ptx:5253) @%p4379 bra BB0_477;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x86b0 (main.1.sm_70.ptx:5269) add.s32 %r24810, %r24810, 1;
GPGPU-Sim PTX: 240 (potential) branch divergence @  PC=0x86c0 (main.1.sm_70.ptx:5271) @%p4383 bra BB0_469;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x86c8 (main.1.sm_70.ptx:5273) xor.b32 %r9453, %r6037, 47;
GPGPU-Sim PTX: 241 (potential) branch divergence @  PC=0x8750 (main.1.sm_70.ptx:5292) @%p4385 bra BB0_481;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x87b8 (main.1.sm_70.ptx:5308) shfl.sync.idx.b32 %r1098|%p757, %r9462, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 242 (potential) branch divergence @  PC=0x87d8 (main.1.sm_70.ptx:5312) @%p4385 bra BB0_483;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8840 (main.1.sm_70.ptx:5328) shfl.sync.idx.b32 %r1102|%p761, %r9462, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 243 (potential) branch divergence @  PC=0x8860 (main.1.sm_70.ptx:5332) @%p4385 bra BB0_485;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x88c8 (main.1.sm_70.ptx:5348) shfl.sync.idx.b32 %r1106|%p765, %r9462, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 244 (potential) branch divergence @  PC=0x88e8 (main.1.sm_70.ptx:5352) @%p4385 bra BB0_487;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8950 (main.1.sm_70.ptx:5368) add.s32 %r24811, %r24811, 1;
GPGPU-Sim PTX: 245 (potential) branch divergence @  PC=0x8960 (main.1.sm_70.ptx:5370) @%p4389 bra BB0_479;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8968 (main.1.sm_70.ptx:5372) xor.b32 %r9525, %r6037, 48;
GPGPU-Sim PTX: 246 (potential) branch divergence @  PC=0x89f0 (main.1.sm_70.ptx:5391) @%p4391 bra BB0_491;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8a58 (main.1.sm_70.ptx:5407) shfl.sync.idx.b32 %r1121|%p773, %r9534, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 247 (potential) branch divergence @  PC=0x8a78 (main.1.sm_70.ptx:5411) @%p4391 bra BB0_493;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8ae0 (main.1.sm_70.ptx:5427) shfl.sync.idx.b32 %r1125|%p777, %r9534, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 248 (potential) branch divergence @  PC=0x8b00 (main.1.sm_70.ptx:5431) @%p4391 bra BB0_495;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8b68 (main.1.sm_70.ptx:5447) shfl.sync.idx.b32 %r1129|%p781, %r9534, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 249 (potential) branch divergence @  PC=0x8b88 (main.1.sm_70.ptx:5451) @%p4391 bra BB0_497;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8bf0 (main.1.sm_70.ptx:5467) add.s32 %r24812, %r24812, 1;
GPGPU-Sim PTX: 250 (potential) branch divergence @  PC=0x8c00 (main.1.sm_70.ptx:5469) @%p4395 bra BB0_489;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8c08 (main.1.sm_70.ptx:5471) xor.b32 %r9597, %r6037, 49;
GPGPU-Sim PTX: 251 (potential) branch divergence @  PC=0x8c90 (main.1.sm_70.ptx:5490) @%p4397 bra BB0_501;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8cf8 (main.1.sm_70.ptx:5506) shfl.sync.idx.b32 %r1144|%p789, %r9606, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 252 (potential) branch divergence @  PC=0x8d18 (main.1.sm_70.ptx:5510) @%p4397 bra BB0_503;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8d80 (main.1.sm_70.ptx:5526) shfl.sync.idx.b32 %r1148|%p793, %r9606, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 253 (potential) branch divergence @  PC=0x8da0 (main.1.sm_70.ptx:5530) @%p4397 bra BB0_505;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8e08 (main.1.sm_70.ptx:5546) shfl.sync.idx.b32 %r1152|%p797, %r9606, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 254 (potential) branch divergence @  PC=0x8e28 (main.1.sm_70.ptx:5550) @%p4397 bra BB0_507;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8e90 (main.1.sm_70.ptx:5566) add.s32 %r24813, %r24813, 1;
GPGPU-Sim PTX: 255 (potential) branch divergence @  PC=0x8ea0 (main.1.sm_70.ptx:5568) @%p4401 bra BB0_499;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8ea8 (main.1.sm_70.ptx:5570) xor.b32 %r9669, %r6037, 50;
GPGPU-Sim PTX: 256 (potential) branch divergence @  PC=0x8f30 (main.1.sm_70.ptx:5589) @%p4403 bra BB0_511;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8f98 (main.1.sm_70.ptx:5605) shfl.sync.idx.b32 %r1167|%p805, %r9678, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 257 (potential) branch divergence @  PC=0x8fb8 (main.1.sm_70.ptx:5609) @%p4403 bra BB0_513;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9020 (main.1.sm_70.ptx:5625) shfl.sync.idx.b32 %r1171|%p809, %r9678, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 258 (potential) branch divergence @  PC=0x9040 (main.1.sm_70.ptx:5629) @%p4403 bra BB0_515;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x90a8 (main.1.sm_70.ptx:5645) shfl.sync.idx.b32 %r1175|%p813, %r9678, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 259 (potential) branch divergence @  PC=0x90c8 (main.1.sm_70.ptx:5649) @%p4403 bra BB0_517;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9130 (main.1.sm_70.ptx:5665) add.s32 %r24814, %r24814, 1;
GPGPU-Sim PTX: 260 (potential) branch divergence @  PC=0x9140 (main.1.sm_70.ptx:5667) @%p4407 bra BB0_509;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9148 (main.1.sm_70.ptx:5669) xor.b32 %r9741, %r6037, 51;
GPGPU-Sim PTX: 261 (potential) branch divergence @  PC=0x91d0 (main.1.sm_70.ptx:5688) @%p4409 bra BB0_521;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9238 (main.1.sm_70.ptx:5704) shfl.sync.idx.b32 %r1190|%p821, %r9750, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 262 (potential) branch divergence @  PC=0x9258 (main.1.sm_70.ptx:5708) @%p4409 bra BB0_523;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x92c0 (main.1.sm_70.ptx:5724) shfl.sync.idx.b32 %r1194|%p825, %r9750, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 263 (potential) branch divergence @  PC=0x92e0 (main.1.sm_70.ptx:5728) @%p4409 bra BB0_525;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9348 (main.1.sm_70.ptx:5744) shfl.sync.idx.b32 %r1198|%p829, %r9750, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 264 (potential) branch divergence @  PC=0x9368 (main.1.sm_70.ptx:5748) @%p4409 bra BB0_527;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x93d0 (main.1.sm_70.ptx:5764) add.s32 %r24815, %r24815, 1;
GPGPU-Sim PTX: 265 (potential) branch divergence @  PC=0x93e0 (main.1.sm_70.ptx:5766) @%p4413 bra BB0_519;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x93e8 (main.1.sm_70.ptx:5768) xor.b32 %r9813, %r6037, 52;
GPGPU-Sim PTX: 266 (potential) branch divergence @  PC=0x9470 (main.1.sm_70.ptx:5787) @%p4415 bra BB0_531;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x94d8 (main.1.sm_70.ptx:5803) shfl.sync.idx.b32 %r1213|%p837, %r9822, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 267 (potential) branch divergence @  PC=0x94f8 (main.1.sm_70.ptx:5807) @%p4415 bra BB0_533;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9560 (main.1.sm_70.ptx:5823) shfl.sync.idx.b32 %r1217|%p841, %r9822, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 268 (potential) branch divergence @  PC=0x9580 (main.1.sm_70.ptx:5827) @%p4415 bra BB0_535;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x95e8 (main.1.sm_70.ptx:5843) shfl.sync.idx.b32 %r1221|%p845, %r9822, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 269 (potential) branch divergence @  PC=0x9608 (main.1.sm_70.ptx:5847) @%p4415 bra BB0_537;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9670 (main.1.sm_70.ptx:5863) add.s32 %r24816, %r24816, 1;
GPGPU-Sim PTX: 270 (potential) branch divergence @  PC=0x9680 (main.1.sm_70.ptx:5865) @%p4419 bra BB0_529;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9688 (main.1.sm_70.ptx:5867) xor.b32 %r9885, %r6037, 53;
GPGPU-Sim PTX: 271 (potential) branch divergence @  PC=0x9710 (main.1.sm_70.ptx:5886) @%p4421 bra BB0_541;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9778 (main.1.sm_70.ptx:5902) shfl.sync.idx.b32 %r1236|%p853, %r9894, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 272 (potential) branch divergence @  PC=0x9798 (main.1.sm_70.ptx:5906) @%p4421 bra BB0_543;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9800 (main.1.sm_70.ptx:5922) shfl.sync.idx.b32 %r1240|%p857, %r9894, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 273 (potential) branch divergence @  PC=0x9820 (main.1.sm_70.ptx:5926) @%p4421 bra BB0_545;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9888 (main.1.sm_70.ptx:5942) shfl.sync.idx.b32 %r1244|%p861, %r9894, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 274 (potential) branch divergence @  PC=0x98a8 (main.1.sm_70.ptx:5946) @%p4421 bra BB0_547;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9910 (main.1.sm_70.ptx:5962) add.s32 %r24817, %r24817, 1;
GPGPU-Sim PTX: 275 (potential) branch divergence @  PC=0x9920 (main.1.sm_70.ptx:5964) @%p4425 bra BB0_539;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9928 (main.1.sm_70.ptx:5966) xor.b32 %r9957, %r6037, 54;
GPGPU-Sim PTX: 276 (potential) branch divergence @  PC=0x99b0 (main.1.sm_70.ptx:5985) @%p4427 bra BB0_551;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9a18 (main.1.sm_70.ptx:6001) shfl.sync.idx.b32 %r1259|%p869, %r9966, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 277 (potential) branch divergence @  PC=0x9a38 (main.1.sm_70.ptx:6005) @%p4427 bra BB0_553;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9aa0 (main.1.sm_70.ptx:6021) shfl.sync.idx.b32 %r1263|%p873, %r9966, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 278 (potential) branch divergence @  PC=0x9ac0 (main.1.sm_70.ptx:6025) @%p4427 bra BB0_555;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9b28 (main.1.sm_70.ptx:6041) shfl.sync.idx.b32 %r1267|%p877, %r9966, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 279 (potential) branch divergence @  PC=0x9b48 (main.1.sm_70.ptx:6045) @%p4427 bra BB0_557;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9bb0 (main.1.sm_70.ptx:6061) add.s32 %r24818, %r24818, 1;
GPGPU-Sim PTX: 280 (potential) branch divergence @  PC=0x9bc0 (main.1.sm_70.ptx:6063) @%p4431 bra BB0_549;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9bc8 (main.1.sm_70.ptx:6065) xor.b32 %r10029, %r6037, 55;
GPGPU-Sim PTX: 281 (potential) branch divergence @  PC=0x9c50 (main.1.sm_70.ptx:6084) @%p4433 bra BB0_561;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9cb8 (main.1.sm_70.ptx:6100) shfl.sync.idx.b32 %r1282|%p885, %r10038, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 282 (potential) branch divergence @  PC=0x9cd8 (main.1.sm_70.ptx:6104) @%p4433 bra BB0_563;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9d40 (main.1.sm_70.ptx:6120) shfl.sync.idx.b32 %r1286|%p889, %r10038, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 283 (potential) branch divergence @  PC=0x9d60 (main.1.sm_70.ptx:6124) @%p4433 bra BB0_565;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9dc8 (main.1.sm_70.ptx:6140) shfl.sync.idx.b32 %r1290|%p893, %r10038, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 284 (potential) branch divergence @  PC=0x9de8 (main.1.sm_70.ptx:6144) @%p4433 bra BB0_567;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9e50 (main.1.sm_70.ptx:6160) add.s32 %r24819, %r24819, 1;
GPGPU-Sim PTX: 285 (potential) branch divergence @  PC=0x9e60 (main.1.sm_70.ptx:6162) @%p4437 bra BB0_559;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9e68 (main.1.sm_70.ptx:6164) xor.b32 %r10101, %r6037, 56;
GPGPU-Sim PTX: 286 (potential) branch divergence @  PC=0x9ef0 (main.1.sm_70.ptx:6183) @%p4439 bra BB0_571;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9f58 (main.1.sm_70.ptx:6199) shfl.sync.idx.b32 %r1305|%p901, %r10110, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 287 (potential) branch divergence @  PC=0x9f78 (main.1.sm_70.ptx:6203) @%p4439 bra BB0_573;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9fe0 (main.1.sm_70.ptx:6219) shfl.sync.idx.b32 %r1309|%p905, %r10110, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 288 (potential) branch divergence @  PC=0xa000 (main.1.sm_70.ptx:6223) @%p4439 bra BB0_575;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa068 (main.1.sm_70.ptx:6239) shfl.sync.idx.b32 %r1313|%p909, %r10110, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 289 (potential) branch divergence @  PC=0xa088 (main.1.sm_70.ptx:6243) @%p4439 bra BB0_577;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa0f0 (main.1.sm_70.ptx:6259) add.s32 %r24820, %r24820, 1;
GPGPU-Sim PTX: 290 (potential) branch divergence @  PC=0xa100 (main.1.sm_70.ptx:6261) @%p4443 bra BB0_569;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa108 (main.1.sm_70.ptx:6263) xor.b32 %r10173, %r6037, 57;
GPGPU-Sim PTX: 291 (potential) branch divergence @  PC=0xa190 (main.1.sm_70.ptx:6282) @%p4445 bra BB0_581;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa1f8 (main.1.sm_70.ptx:6298) shfl.sync.idx.b32 %r1328|%p917, %r10182, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 292 (potential) branch divergence @  PC=0xa218 (main.1.sm_70.ptx:6302) @%p4445 bra BB0_583;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa280 (main.1.sm_70.ptx:6318) shfl.sync.idx.b32 %r1332|%p921, %r10182, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 293 (potential) branch divergence @  PC=0xa2a0 (main.1.sm_70.ptx:6322) @%p4445 bra BB0_585;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa308 (main.1.sm_70.ptx:6338) shfl.sync.idx.b32 %r1336|%p925, %r10182, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 294 (potential) branch divergence @  PC=0xa328 (main.1.sm_70.ptx:6342) @%p4445 bra BB0_587;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa390 (main.1.sm_70.ptx:6358) add.s32 %r24821, %r24821, 1;
GPGPU-Sim PTX: 295 (potential) branch divergence @  PC=0xa3a0 (main.1.sm_70.ptx:6360) @%p4449 bra BB0_579;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa3a8 (main.1.sm_70.ptx:6362) xor.b32 %r10245, %r6037, 58;
GPGPU-Sim PTX: 296 (potential) branch divergence @  PC=0xa430 (main.1.sm_70.ptx:6381) @%p4451 bra BB0_591;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa498 (main.1.sm_70.ptx:6397) shfl.sync.idx.b32 %r1351|%p933, %r10254, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 297 (potential) branch divergence @  PC=0xa4b8 (main.1.sm_70.ptx:6401) @%p4451 bra BB0_593;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa520 (main.1.sm_70.ptx:6417) shfl.sync.idx.b32 %r1355|%p937, %r10254, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 298 (potential) branch divergence @  PC=0xa540 (main.1.sm_70.ptx:6421) @%p4451 bra BB0_595;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa5a8 (main.1.sm_70.ptx:6437) shfl.sync.idx.b32 %r1359|%p941, %r10254, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 299 (potential) branch divergence @  PC=0xa5c8 (main.1.sm_70.ptx:6441) @%p4451 bra BB0_597;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa630 (main.1.sm_70.ptx:6457) add.s32 %r24822, %r24822, 1;
GPGPU-Sim PTX: 300 (potential) branch divergence @  PC=0xa640 (main.1.sm_70.ptx:6459) @%p4455 bra BB0_589;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa648 (main.1.sm_70.ptx:6461) xor.b32 %r10317, %r6037, 59;
GPGPU-Sim PTX: 301 (potential) branch divergence @  PC=0xa6d0 (main.1.sm_70.ptx:6480) @%p4457 bra BB0_601;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa738 (main.1.sm_70.ptx:6496) shfl.sync.idx.b32 %r1374|%p949, %r10326, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 302 (potential) branch divergence @  PC=0xa758 (main.1.sm_70.ptx:6500) @%p4457 bra BB0_603;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa7c0 (main.1.sm_70.ptx:6516) shfl.sync.idx.b32 %r1378|%p953, %r10326, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 303 (potential) branch divergence @  PC=0xa7e0 (main.1.sm_70.ptx:6520) @%p4457 bra BB0_605;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa848 (main.1.sm_70.ptx:6536) shfl.sync.idx.b32 %r1382|%p957, %r10326, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 304 (potential) branch divergence @  PC=0xa868 (main.1.sm_70.ptx:6540) @%p4457 bra BB0_607;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa8d0 (main.1.sm_70.ptx:6556) add.s32 %r24823, %r24823, 1;
GPGPU-Sim PTX: 305 (potential) branch divergence @  PC=0xa8e0 (main.1.sm_70.ptx:6558) @%p4461 bra BB0_599;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa8e8 (main.1.sm_70.ptx:6560) xor.b32 %r10389, %r6037, 60;
GPGPU-Sim PTX: 306 (potential) branch divergence @  PC=0xa970 (main.1.sm_70.ptx:6579) @%p4463 bra BB0_611;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa9d8 (main.1.sm_70.ptx:6595) shfl.sync.idx.b32 %r1397|%p965, %r10398, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 307 (potential) branch divergence @  PC=0xa9f8 (main.1.sm_70.ptx:6599) @%p4463 bra BB0_613;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xaa60 (main.1.sm_70.ptx:6615) shfl.sync.idx.b32 %r1401|%p969, %r10398, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 308 (potential) branch divergence @  PC=0xaa80 (main.1.sm_70.ptx:6619) @%p4463 bra BB0_615;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xaae8 (main.1.sm_70.ptx:6635) shfl.sync.idx.b32 %r1405|%p973, %r10398, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 309 (potential) branch divergence @  PC=0xab08 (main.1.sm_70.ptx:6639) @%p4463 bra BB0_617;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xab70 (main.1.sm_70.ptx:6655) add.s32 %r24824, %r24824, 1;
GPGPU-Sim PTX: 310 (potential) branch divergence @  PC=0xab80 (main.1.sm_70.ptx:6657) @%p4467 bra BB0_609;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xab88 (main.1.sm_70.ptx:6659) xor.b32 %r10461, %r6037, 61;
GPGPU-Sim PTX: 311 (potential) branch divergence @  PC=0xac10 (main.1.sm_70.ptx:6678) @%p4469 bra BB0_621;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xac78 (main.1.sm_70.ptx:6694) shfl.sync.idx.b32 %r1420|%p981, %r10470, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 312 (potential) branch divergence @  PC=0xac98 (main.1.sm_70.ptx:6698) @%p4469 bra BB0_623;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xad00 (main.1.sm_70.ptx:6714) shfl.sync.idx.b32 %r1424|%p985, %r10470, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 313 (potential) branch divergence @  PC=0xad20 (main.1.sm_70.ptx:6718) @%p4469 bra BB0_625;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xad88 (main.1.sm_70.ptx:6734) shfl.sync.idx.b32 %r1428|%p989, %r10470, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 314 (potential) branch divergence @  PC=0xada8 (main.1.sm_70.ptx:6738) @%p4469 bra BB0_627;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xae10 (main.1.sm_70.ptx:6754) add.s32 %r24825, %r24825, 1;
GPGPU-Sim PTX: 315 (potential) branch divergence @  PC=0xae20 (main.1.sm_70.ptx:6756) @%p4473 bra BB0_619;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xae28 (main.1.sm_70.ptx:6758) xor.b32 %r10533, %r6037, 62;
GPGPU-Sim PTX: 316 (potential) branch divergence @  PC=0xaeb0 (main.1.sm_70.ptx:6777) @%p4475 bra BB0_631;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xaf18 (main.1.sm_70.ptx:6793) shfl.sync.idx.b32 %r1443|%p997, %r10542, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 317 (potential) branch divergence @  PC=0xaf38 (main.1.sm_70.ptx:6797) @%p4475 bra BB0_633;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xafa0 (main.1.sm_70.ptx:6813) shfl.sync.idx.b32 %r1447|%p1001, %r10542, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 318 (potential) branch divergence @  PC=0xafc0 (main.1.sm_70.ptx:6817) @%p4475 bra BB0_635;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb028 (main.1.sm_70.ptx:6833) shfl.sync.idx.b32 %r1451|%p1005, %r10542, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 319 (potential) branch divergence @  PC=0xb048 (main.1.sm_70.ptx:6837) @%p4475 bra BB0_637;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb0b0 (main.1.sm_70.ptx:6853) add.s32 %r24826, %r24826, 1;
GPGPU-Sim PTX: 320 (potential) branch divergence @  PC=0xb0c0 (main.1.sm_70.ptx:6855) @%p4479 bra BB0_629;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb0c8 (main.1.sm_70.ptx:6857) xor.b32 %r10605, %r6037, 63;
GPGPU-Sim PTX: 321 (potential) branch divergence @  PC=0xb150 (main.1.sm_70.ptx:6876) @%p4481 bra BB0_641;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb1b8 (main.1.sm_70.ptx:6892) shfl.sync.idx.b32 %r1466|%p1013, %r10614, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 322 (potential) branch divergence @  PC=0xb1d8 (main.1.sm_70.ptx:6896) @%p4481 bra BB0_643;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb240 (main.1.sm_70.ptx:6912) shfl.sync.idx.b32 %r1470|%p1017, %r10614, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 323 (potential) branch divergence @  PC=0xb260 (main.1.sm_70.ptx:6916) @%p4481 bra BB0_645;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb2c8 (main.1.sm_70.ptx:6932) shfl.sync.idx.b32 %r1474|%p1021, %r10614, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 324 (potential) branch divergence @  PC=0xb2e8 (main.1.sm_70.ptx:6936) @%p4481 bra BB0_647;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb350 (main.1.sm_70.ptx:6952) add.s32 %r24827, %r24827, 1;
GPGPU-Sim PTX: 325 (potential) branch divergence @  PC=0xb360 (main.1.sm_70.ptx:6954) @%p4485 bra BB0_639;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb368 (main.1.sm_70.ptx:6956) xor.b32 %r10677, %r6037, 64;
GPGPU-Sim PTX: 326 (potential) branch divergence @  PC=0xb3f0 (main.1.sm_70.ptx:6975) @%p4487 bra BB0_651;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb458 (main.1.sm_70.ptx:6991) shfl.sync.idx.b32 %r1489|%p1029, %r10686, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 327 (potential) branch divergence @  PC=0xb478 (main.1.sm_70.ptx:6995) @%p4487 bra BB0_653;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb4e0 (main.1.sm_70.ptx:7011) shfl.sync.idx.b32 %r1493|%p1033, %r10686, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 328 (potential) branch divergence @  PC=0xb500 (main.1.sm_70.ptx:7015) @%p4487 bra BB0_655;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb568 (main.1.sm_70.ptx:7031) shfl.sync.idx.b32 %r1497|%p1037, %r10686, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 329 (potential) branch divergence @  PC=0xb588 (main.1.sm_70.ptx:7035) @%p4487 bra BB0_657;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb5f0 (main.1.sm_70.ptx:7051) add.s32 %r24828, %r24828, 1;
GPGPU-Sim PTX: 330 (potential) branch divergence @  PC=0xb600 (main.1.sm_70.ptx:7053) @%p4491 bra BB0_649;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb608 (main.1.sm_70.ptx:7055) xor.b32 %r10749, %r6037, 65;
GPGPU-Sim PTX: 331 (potential) branch divergence @  PC=0xb690 (main.1.sm_70.ptx:7074) @%p4493 bra BB0_661;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb6f8 (main.1.sm_70.ptx:7090) shfl.sync.idx.b32 %r1512|%p1045, %r10758, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 332 (potential) branch divergence @  PC=0xb718 (main.1.sm_70.ptx:7094) @%p4493 bra BB0_663;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb780 (main.1.sm_70.ptx:7110) shfl.sync.idx.b32 %r1516|%p1049, %r10758, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 333 (potential) branch divergence @  PC=0xb7a0 (main.1.sm_70.ptx:7114) @%p4493 bra BB0_665;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb808 (main.1.sm_70.ptx:7130) shfl.sync.idx.b32 %r1520|%p1053, %r10758, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 334 (potential) branch divergence @  PC=0xb828 (main.1.sm_70.ptx:7134) @%p4493 bra BB0_667;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb890 (main.1.sm_70.ptx:7150) add.s32 %r24829, %r24829, 1;
GPGPU-Sim PTX: 335 (potential) branch divergence @  PC=0xb8a0 (main.1.sm_70.ptx:7152) @%p4497 bra BB0_659;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb8a8 (main.1.sm_70.ptx:7154) xor.b32 %r10821, %r6037, 66;
GPGPU-Sim PTX: 336 (potential) branch divergence @  PC=0xb930 (main.1.sm_70.ptx:7173) @%p4499 bra BB0_671;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb998 (main.1.sm_70.ptx:7189) shfl.sync.idx.b32 %r1535|%p1061, %r10830, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 337 (potential) branch divergence @  PC=0xb9b8 (main.1.sm_70.ptx:7193) @%p4499 bra BB0_673;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xba20 (main.1.sm_70.ptx:7209) shfl.sync.idx.b32 %r1539|%p1065, %r10830, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 338 (potential) branch divergence @  PC=0xba40 (main.1.sm_70.ptx:7213) @%p4499 bra BB0_675;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbaa8 (main.1.sm_70.ptx:7229) shfl.sync.idx.b32 %r1543|%p1069, %r10830, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 339 (potential) branch divergence @  PC=0xbac8 (main.1.sm_70.ptx:7233) @%p4499 bra BB0_677;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbb30 (main.1.sm_70.ptx:7249) add.s32 %r24830, %r24830, 1;
GPGPU-Sim PTX: 340 (potential) branch divergence @  PC=0xbb40 (main.1.sm_70.ptx:7251) @%p4503 bra BB0_669;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbb48 (main.1.sm_70.ptx:7253) xor.b32 %r10893, %r6037, 67;
GPGPU-Sim PTX: 341 (potential) branch divergence @  PC=0xbbd0 (main.1.sm_70.ptx:7272) @%p4505 bra BB0_681;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbc38 (main.1.sm_70.ptx:7288) shfl.sync.idx.b32 %r1558|%p1077, %r10902, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 342 (potential) branch divergence @  PC=0xbc58 (main.1.sm_70.ptx:7292) @%p4505 bra BB0_683;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbcc0 (main.1.sm_70.ptx:7308) shfl.sync.idx.b32 %r1562|%p1081, %r10902, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 343 (potential) branch divergence @  PC=0xbce0 (main.1.sm_70.ptx:7312) @%p4505 bra BB0_685;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbd48 (main.1.sm_70.ptx:7328) shfl.sync.idx.b32 %r1566|%p1085, %r10902, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 344 (potential) branch divergence @  PC=0xbd68 (main.1.sm_70.ptx:7332) @%p4505 bra BB0_687;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbdd0 (main.1.sm_70.ptx:7348) add.s32 %r24831, %r24831, 1;
GPGPU-Sim PTX: 345 (potential) branch divergence @  PC=0xbde0 (main.1.sm_70.ptx:7350) @%p4509 bra BB0_679;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbde8 (main.1.sm_70.ptx:7352) xor.b32 %r10965, %r6037, 68;
GPGPU-Sim PTX: 346 (potential) branch divergence @  PC=0xbe70 (main.1.sm_70.ptx:7371) @%p4511 bra BB0_691;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbed8 (main.1.sm_70.ptx:7387) shfl.sync.idx.b32 %r1581|%p1093, %r10974, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 347 (potential) branch divergence @  PC=0xbef8 (main.1.sm_70.ptx:7391) @%p4511 bra BB0_693;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbf60 (main.1.sm_70.ptx:7407) shfl.sync.idx.b32 %r1585|%p1097, %r10974, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 348 (potential) branch divergence @  PC=0xbf80 (main.1.sm_70.ptx:7411) @%p4511 bra BB0_695;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbfe8 (main.1.sm_70.ptx:7427) shfl.sync.idx.b32 %r1589|%p1101, %r10974, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 349 (potential) branch divergence @  PC=0xc008 (main.1.sm_70.ptx:7431) @%p4511 bra BB0_697;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc070 (main.1.sm_70.ptx:7447) add.s32 %r24832, %r24832, 1;
GPGPU-Sim PTX: 350 (potential) branch divergence @  PC=0xc080 (main.1.sm_70.ptx:7449) @%p4515 bra BB0_689;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc088 (main.1.sm_70.ptx:7451) xor.b32 %r11037, %r6037, 69;
GPGPU-Sim PTX: 351 (potential) branch divergence @  PC=0xc110 (main.1.sm_70.ptx:7470) @%p4517 bra BB0_701;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc178 (main.1.sm_70.ptx:7486) shfl.sync.idx.b32 %r1604|%p1109, %r11046, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 352 (potential) branch divergence @  PC=0xc198 (main.1.sm_70.ptx:7490) @%p4517 bra BB0_703;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc200 (main.1.sm_70.ptx:7506) shfl.sync.idx.b32 %r1608|%p1113, %r11046, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 353 (potential) branch divergence @  PC=0xc220 (main.1.sm_70.ptx:7510) @%p4517 bra BB0_705;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc288 (main.1.sm_70.ptx:7526) shfl.sync.idx.b32 %r1612|%p1117, %r11046, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 354 (potential) branch divergence @  PC=0xc2a8 (main.1.sm_70.ptx:7530) @%p4517 bra BB0_707;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc310 (main.1.sm_70.ptx:7546) add.s32 %r24833, %r24833, 1;
GPGPU-Sim PTX: 355 (potential) branch divergence @  PC=0xc320 (main.1.sm_70.ptx:7548) @%p4521 bra BB0_699;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc328 (main.1.sm_70.ptx:7550) xor.b32 %r11109, %r6037, 70;
GPGPU-Sim PTX: 356 (potential) branch divergence @  PC=0xc3b0 (main.1.sm_70.ptx:7569) @%p4523 bra BB0_711;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc418 (main.1.sm_70.ptx:7585) shfl.sync.idx.b32 %r1627|%p1125, %r11118, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 357 (potential) branch divergence @  PC=0xc438 (main.1.sm_70.ptx:7589) @%p4523 bra BB0_713;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc4a0 (main.1.sm_70.ptx:7605) shfl.sync.idx.b32 %r1631|%p1129, %r11118, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 358 (potential) branch divergence @  PC=0xc4c0 (main.1.sm_70.ptx:7609) @%p4523 bra BB0_715;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc528 (main.1.sm_70.ptx:7625) shfl.sync.idx.b32 %r1635|%p1133, %r11118, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 359 (potential) branch divergence @  PC=0xc548 (main.1.sm_70.ptx:7629) @%p4523 bra BB0_717;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc5b0 (main.1.sm_70.ptx:7645) add.s32 %r24834, %r24834, 1;
GPGPU-Sim PTX: 360 (potential) branch divergence @  PC=0xc5c0 (main.1.sm_70.ptx:7647) @%p4527 bra BB0_709;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc5c8 (main.1.sm_70.ptx:7649) xor.b32 %r11181, %r6037, 71;
GPGPU-Sim PTX: 361 (potential) branch divergence @  PC=0xc650 (main.1.sm_70.ptx:7668) @%p4529 bra BB0_721;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc6b8 (main.1.sm_70.ptx:7684) shfl.sync.idx.b32 %r1650|%p1141, %r11190, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 362 (potential) branch divergence @  PC=0xc6d8 (main.1.sm_70.ptx:7688) @%p4529 bra BB0_723;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc740 (main.1.sm_70.ptx:7704) shfl.sync.idx.b32 %r1654|%p1145, %r11190, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 363 (potential) branch divergence @  PC=0xc760 (main.1.sm_70.ptx:7708) @%p4529 bra BB0_725;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc7c8 (main.1.sm_70.ptx:7724) shfl.sync.idx.b32 %r1658|%p1149, %r11190, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 364 (potential) branch divergence @  PC=0xc7e8 (main.1.sm_70.ptx:7728) @%p4529 bra BB0_727;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc850 (main.1.sm_70.ptx:7744) add.s32 %r24835, %r24835, 1;
GPGPU-Sim PTX: 365 (potential) branch divergence @  PC=0xc860 (main.1.sm_70.ptx:7746) @%p4533 bra BB0_719;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc868 (main.1.sm_70.ptx:7748) xor.b32 %r11253, %r6037, 72;
GPGPU-Sim PTX: 366 (potential) branch divergence @  PC=0xc8f0 (main.1.sm_70.ptx:7767) @%p4535 bra BB0_731;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc958 (main.1.sm_70.ptx:7783) shfl.sync.idx.b32 %r1673|%p1157, %r11262, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 367 (potential) branch divergence @  PC=0xc978 (main.1.sm_70.ptx:7787) @%p4535 bra BB0_733;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc9e0 (main.1.sm_70.ptx:7803) shfl.sync.idx.b32 %r1677|%p1161, %r11262, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 368 (potential) branch divergence @  PC=0xca00 (main.1.sm_70.ptx:7807) @%p4535 bra BB0_735;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xca68 (main.1.sm_70.ptx:7823) shfl.sync.idx.b32 %r1681|%p1165, %r11262, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 369 (potential) branch divergence @  PC=0xca88 (main.1.sm_70.ptx:7827) @%p4535 bra BB0_737;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcaf0 (main.1.sm_70.ptx:7843) add.s32 %r24836, %r24836, 1;
GPGPU-Sim PTX: 370 (potential) branch divergence @  PC=0xcb00 (main.1.sm_70.ptx:7845) @%p4539 bra BB0_729;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcb08 (main.1.sm_70.ptx:7847) xor.b32 %r11325, %r6037, 73;
GPGPU-Sim PTX: 371 (potential) branch divergence @  PC=0xcb90 (main.1.sm_70.ptx:7866) @%p4541 bra BB0_741;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcbf8 (main.1.sm_70.ptx:7882) shfl.sync.idx.b32 %r1696|%p1173, %r11334, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 372 (potential) branch divergence @  PC=0xcc18 (main.1.sm_70.ptx:7886) @%p4541 bra BB0_743;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcc80 (main.1.sm_70.ptx:7902) shfl.sync.idx.b32 %r1700|%p1177, %r11334, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 373 (potential) branch divergence @  PC=0xcca0 (main.1.sm_70.ptx:7906) @%p4541 bra BB0_745;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcd08 (main.1.sm_70.ptx:7922) shfl.sync.idx.b32 %r1704|%p1181, %r11334, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 374 (potential) branch divergence @  PC=0xcd28 (main.1.sm_70.ptx:7926) @%p4541 bra BB0_747;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcd90 (main.1.sm_70.ptx:7942) add.s32 %r24837, %r24837, 1;
GPGPU-Sim PTX: 375 (potential) branch divergence @  PC=0xcda0 (main.1.sm_70.ptx:7944) @%p4545 bra BB0_739;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcda8 (main.1.sm_70.ptx:7946) xor.b32 %r11397, %r6037, 74;
GPGPU-Sim PTX: 376 (potential) branch divergence @  PC=0xce30 (main.1.sm_70.ptx:7965) @%p4547 bra BB0_751;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xce98 (main.1.sm_70.ptx:7981) shfl.sync.idx.b32 %r1719|%p1189, %r11406, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 377 (potential) branch divergence @  PC=0xceb8 (main.1.sm_70.ptx:7985) @%p4547 bra BB0_753;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcf20 (main.1.sm_70.ptx:8001) shfl.sync.idx.b32 %r1723|%p1193, %r11406, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 378 (potential) branch divergence @  PC=0xcf40 (main.1.sm_70.ptx:8005) @%p4547 bra BB0_755;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcfa8 (main.1.sm_70.ptx:8021) shfl.sync.idx.b32 %r1727|%p1197, %r11406, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 379 (potential) branch divergence @  PC=0xcfc8 (main.1.sm_70.ptx:8025) @%p4547 bra BB0_757;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd030 (main.1.sm_70.ptx:8041) add.s32 %r24838, %r24838, 1;
GPGPU-Sim PTX: 380 (potential) branch divergence @  PC=0xd040 (main.1.sm_70.ptx:8043) @%p4551 bra BB0_749;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd048 (main.1.sm_70.ptx:8045) xor.b32 %r11469, %r6037, 75;
GPGPU-Sim PTX: 381 (potential) branch divergence @  PC=0xd0d0 (main.1.sm_70.ptx:8064) @%p4553 bra BB0_761;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd138 (main.1.sm_70.ptx:8080) shfl.sync.idx.b32 %r1742|%p1205, %r11478, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 382 (potential) branch divergence @  PC=0xd158 (main.1.sm_70.ptx:8084) @%p4553 bra BB0_763;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd1c0 (main.1.sm_70.ptx:8100) shfl.sync.idx.b32 %r1746|%p1209, %r11478, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 383 (potential) branch divergence @  PC=0xd1e0 (main.1.sm_70.ptx:8104) @%p4553 bra BB0_765;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd248 (main.1.sm_70.ptx:8120) shfl.sync.idx.b32 %r1750|%p1213, %r11478, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 384 (potential) branch divergence @  PC=0xd268 (main.1.sm_70.ptx:8124) @%p4553 bra BB0_767;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd2d0 (main.1.sm_70.ptx:8140) add.s32 %r24839, %r24839, 1;
GPGPU-Sim PTX: 385 (potential) branch divergence @  PC=0xd2e0 (main.1.sm_70.ptx:8142) @%p4557 bra BB0_759;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd2e8 (main.1.sm_70.ptx:8144) xor.b32 %r11541, %r6037, 76;
GPGPU-Sim PTX: 386 (potential) branch divergence @  PC=0xd370 (main.1.sm_70.ptx:8163) @%p4559 bra BB0_771;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd3d8 (main.1.sm_70.ptx:8179) shfl.sync.idx.b32 %r1765|%p1221, %r11550, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 387 (potential) branch divergence @  PC=0xd3f8 (main.1.sm_70.ptx:8183) @%p4559 bra BB0_773;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd460 (main.1.sm_70.ptx:8199) shfl.sync.idx.b32 %r1769|%p1225, %r11550, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 388 (potential) branch divergence @  PC=0xd480 (main.1.sm_70.ptx:8203) @%p4559 bra BB0_775;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd4e8 (main.1.sm_70.ptx:8219) shfl.sync.idx.b32 %r1773|%p1229, %r11550, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 389 (potential) branch divergence @  PC=0xd508 (main.1.sm_70.ptx:8223) @%p4559 bra BB0_777;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd570 (main.1.sm_70.ptx:8239) add.s32 %r24840, %r24840, 1;
GPGPU-Sim PTX: 390 (potential) branch divergence @  PC=0xd580 (main.1.sm_70.ptx:8241) @%p4563 bra BB0_769;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd588 (main.1.sm_70.ptx:8243) xor.b32 %r11613, %r6037, 77;
GPGPU-Sim PTX: 391 (potential) branch divergence @  PC=0xd610 (main.1.sm_70.ptx:8262) @%p4565 bra BB0_781;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd678 (main.1.sm_70.ptx:8278) shfl.sync.idx.b32 %r1788|%p1237, %r11622, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 392 (potential) branch divergence @  PC=0xd698 (main.1.sm_70.ptx:8282) @%p4565 bra BB0_783;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd700 (main.1.sm_70.ptx:8298) shfl.sync.idx.b32 %r1792|%p1241, %r11622, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 393 (potential) branch divergence @  PC=0xd720 (main.1.sm_70.ptx:8302) @%p4565 bra BB0_785;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd788 (main.1.sm_70.ptx:8318) shfl.sync.idx.b32 %r1796|%p1245, %r11622, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 394 (potential) branch divergence @  PC=0xd7a8 (main.1.sm_70.ptx:8322) @%p4565 bra BB0_787;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd810 (main.1.sm_70.ptx:8338) add.s32 %r24841, %r24841, 1;
GPGPU-Sim PTX: 395 (potential) branch divergence @  PC=0xd820 (main.1.sm_70.ptx:8340) @%p4569 bra BB0_779;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd828 (main.1.sm_70.ptx:8342) xor.b32 %r11685, %r6037, 78;
GPGPU-Sim PTX: 396 (potential) branch divergence @  PC=0xd8b0 (main.1.sm_70.ptx:8361) @%p4571 bra BB0_791;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd918 (main.1.sm_70.ptx:8377) shfl.sync.idx.b32 %r1811|%p1253, %r11694, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 397 (potential) branch divergence @  PC=0xd938 (main.1.sm_70.ptx:8381) @%p4571 bra BB0_793;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd9a0 (main.1.sm_70.ptx:8397) shfl.sync.idx.b32 %r1815|%p1257, %r11694, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 398 (potential) branch divergence @  PC=0xd9c0 (main.1.sm_70.ptx:8401) @%p4571 bra BB0_795;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xda28 (main.1.sm_70.ptx:8417) shfl.sync.idx.b32 %r1819|%p1261, %r11694, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 399 (potential) branch divergence @  PC=0xda48 (main.1.sm_70.ptx:8421) @%p4571 bra BB0_797;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdab0 (main.1.sm_70.ptx:8437) add.s32 %r24842, %r24842, 1;
GPGPU-Sim PTX: 400 (potential) branch divergence @  PC=0xdac0 (main.1.sm_70.ptx:8439) @%p4575 bra BB0_789;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdac8 (main.1.sm_70.ptx:8441) xor.b32 %r11757, %r6037, 79;
GPGPU-Sim PTX: 401 (potential) branch divergence @  PC=0xdb50 (main.1.sm_70.ptx:8460) @%p4577 bra BB0_801;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdbb8 (main.1.sm_70.ptx:8476) shfl.sync.idx.b32 %r1834|%p1269, %r11766, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 402 (potential) branch divergence @  PC=0xdbd8 (main.1.sm_70.ptx:8480) @%p4577 bra BB0_803;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdc40 (main.1.sm_70.ptx:8496) shfl.sync.idx.b32 %r1838|%p1273, %r11766, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 403 (potential) branch divergence @  PC=0xdc60 (main.1.sm_70.ptx:8500) @%p4577 bra BB0_805;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdcc8 (main.1.sm_70.ptx:8516) shfl.sync.idx.b32 %r1842|%p1277, %r11766, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 404 (potential) branch divergence @  PC=0xdce8 (main.1.sm_70.ptx:8520) @%p4577 bra BB0_807;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdd50 (main.1.sm_70.ptx:8536) add.s32 %r24843, %r24843, 1;
GPGPU-Sim PTX: 405 (potential) branch divergence @  PC=0xdd60 (main.1.sm_70.ptx:8538) @%p4581 bra BB0_799;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdd68 (main.1.sm_70.ptx:8540) xor.b32 %r11829, %r6037, 80;
GPGPU-Sim PTX: 406 (potential) branch divergence @  PC=0xddf0 (main.1.sm_70.ptx:8559) @%p4583 bra BB0_811;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xde58 (main.1.sm_70.ptx:8575) shfl.sync.idx.b32 %r1857|%p1285, %r11838, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 407 (potential) branch divergence @  PC=0xde78 (main.1.sm_70.ptx:8579) @%p4583 bra BB0_813;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdee0 (main.1.sm_70.ptx:8595) shfl.sync.idx.b32 %r1861|%p1289, %r11838, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 408 (potential) branch divergence @  PC=0xdf00 (main.1.sm_70.ptx:8599) @%p4583 bra BB0_815;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdf68 (main.1.sm_70.ptx:8615) shfl.sync.idx.b32 %r1865|%p1293, %r11838, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 409 (potential) branch divergence @  PC=0xdf88 (main.1.sm_70.ptx:8619) @%p4583 bra BB0_817;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdff0 (main.1.sm_70.ptx:8635) add.s32 %r24844, %r24844, 1;
GPGPU-Sim PTX: 410 (potential) branch divergence @  PC=0xe000 (main.1.sm_70.ptx:8637) @%p4587 bra BB0_809;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe008 (main.1.sm_70.ptx:8639) xor.b32 %r11901, %r6037, 81;
GPGPU-Sim PTX: 411 (potential) branch divergence @  PC=0xe090 (main.1.sm_70.ptx:8658) @%p4589 bra BB0_821;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe0f8 (main.1.sm_70.ptx:8674) shfl.sync.idx.b32 %r1880|%p1301, %r11910, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 412 (potential) branch divergence @  PC=0xe118 (main.1.sm_70.ptx:8678) @%p4589 bra BB0_823;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe180 (main.1.sm_70.ptx:8694) shfl.sync.idx.b32 %r1884|%p1305, %r11910, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 413 (potential) branch divergence @  PC=0xe1a0 (main.1.sm_70.ptx:8698) @%p4589 bra BB0_825;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe208 (main.1.sm_70.ptx:8714) shfl.sync.idx.b32 %r1888|%p1309, %r11910, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 414 (potential) branch divergence @  PC=0xe228 (main.1.sm_70.ptx:8718) @%p4589 bra BB0_827;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe290 (main.1.sm_70.ptx:8734) add.s32 %r24845, %r24845, 1;
GPGPU-Sim PTX: 415 (potential) branch divergence @  PC=0xe2a0 (main.1.sm_70.ptx:8736) @%p4593 bra BB0_819;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe2a8 (main.1.sm_70.ptx:8738) xor.b32 %r11973, %r6037, 82;
GPGPU-Sim PTX: 416 (potential) branch divergence @  PC=0xe330 (main.1.sm_70.ptx:8757) @%p4595 bra BB0_831;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe398 (main.1.sm_70.ptx:8773) shfl.sync.idx.b32 %r1903|%p1317, %r11982, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 417 (potential) branch divergence @  PC=0xe3b8 (main.1.sm_70.ptx:8777) @%p4595 bra BB0_833;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe420 (main.1.sm_70.ptx:8793) shfl.sync.idx.b32 %r1907|%p1321, %r11982, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 418 (potential) branch divergence @  PC=0xe440 (main.1.sm_70.ptx:8797) @%p4595 bra BB0_835;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe4a8 (main.1.sm_70.ptx:8813) shfl.sync.idx.b32 %r1911|%p1325, %r11982, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 419 (potential) branch divergence @  PC=0xe4c8 (main.1.sm_70.ptx:8817) @%p4595 bra BB0_837;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe530 (main.1.sm_70.ptx:8833) add.s32 %r24846, %r24846, 1;
GPGPU-Sim PTX: 420 (potential) branch divergence @  PC=0xe540 (main.1.sm_70.ptx:8835) @%p4599 bra BB0_829;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe548 (main.1.sm_70.ptx:8837) xor.b32 %r12045, %r6037, 83;
GPGPU-Sim PTX: 421 (potential) branch divergence @  PC=0xe5d0 (main.1.sm_70.ptx:8856) @%p4601 bra BB0_841;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe638 (main.1.sm_70.ptx:8872) shfl.sync.idx.b32 %r1926|%p1333, %r12054, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 422 (potential) branch divergence @  PC=0xe658 (main.1.sm_70.ptx:8876) @%p4601 bra BB0_843;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe6c0 (main.1.sm_70.ptx:8892) shfl.sync.idx.b32 %r1930|%p1337, %r12054, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 423 (potential) branch divergence @  PC=0xe6e0 (main.1.sm_70.ptx:8896) @%p4601 bra BB0_845;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe748 (main.1.sm_70.ptx:8912) shfl.sync.idx.b32 %r1934|%p1341, %r12054, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 424 (potential) branch divergence @  PC=0xe768 (main.1.sm_70.ptx:8916) @%p4601 bra BB0_847;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe7d0 (main.1.sm_70.ptx:8932) add.s32 %r24847, %r24847, 1;
GPGPU-Sim PTX: 425 (potential) branch divergence @  PC=0xe7e0 (main.1.sm_70.ptx:8934) @%p4605 bra BB0_839;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe7e8 (main.1.sm_70.ptx:8936) xor.b32 %r12117, %r6037, 84;
GPGPU-Sim PTX: 426 (potential) branch divergence @  PC=0xe870 (main.1.sm_70.ptx:8955) @%p4607 bra BB0_851;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe8d8 (main.1.sm_70.ptx:8971) shfl.sync.idx.b32 %r1949|%p1349, %r12126, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 427 (potential) branch divergence @  PC=0xe8f8 (main.1.sm_70.ptx:8975) @%p4607 bra BB0_853;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe960 (main.1.sm_70.ptx:8991) shfl.sync.idx.b32 %r1953|%p1353, %r12126, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 428 (potential) branch divergence @  PC=0xe980 (main.1.sm_70.ptx:8995) @%p4607 bra BB0_855;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe9e8 (main.1.sm_70.ptx:9011) shfl.sync.idx.b32 %r1957|%p1357, %r12126, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 429 (potential) branch divergence @  PC=0xea08 (main.1.sm_70.ptx:9015) @%p4607 bra BB0_857;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xea70 (main.1.sm_70.ptx:9031) add.s32 %r24848, %r24848, 1;
GPGPU-Sim PTX: 430 (potential) branch divergence @  PC=0xea80 (main.1.sm_70.ptx:9033) @%p4611 bra BB0_849;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xea88 (main.1.sm_70.ptx:9035) xor.b32 %r12189, %r6037, 85;
GPGPU-Sim PTX: 431 (potential) branch divergence @  PC=0xeb10 (main.1.sm_70.ptx:9054) @%p4613 bra BB0_861;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xeb78 (main.1.sm_70.ptx:9070) shfl.sync.idx.b32 %r1972|%p1365, %r12198, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 432 (potential) branch divergence @  PC=0xeb98 (main.1.sm_70.ptx:9074) @%p4613 bra BB0_863;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xec00 (main.1.sm_70.ptx:9090) shfl.sync.idx.b32 %r1976|%p1369, %r12198, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 433 (potential) branch divergence @  PC=0xec20 (main.1.sm_70.ptx:9094) @%p4613 bra BB0_865;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xec88 (main.1.sm_70.ptx:9110) shfl.sync.idx.b32 %r1980|%p1373, %r12198, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 434 (potential) branch divergence @  PC=0xeca8 (main.1.sm_70.ptx:9114) @%p4613 bra BB0_867;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xed10 (main.1.sm_70.ptx:9130) add.s32 %r24849, %r24849, 1;
GPGPU-Sim PTX: 435 (potential) branch divergence @  PC=0xed20 (main.1.sm_70.ptx:9132) @%p4617 bra BB0_859;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xed28 (main.1.sm_70.ptx:9134) xor.b32 %r12261, %r6037, 86;
GPGPU-Sim PTX: 436 (potential) branch divergence @  PC=0xedb0 (main.1.sm_70.ptx:9153) @%p4619 bra BB0_871;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xee18 (main.1.sm_70.ptx:9169) shfl.sync.idx.b32 %r1995|%p1381, %r12270, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 437 (potential) branch divergence @  PC=0xee38 (main.1.sm_70.ptx:9173) @%p4619 bra BB0_873;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xeea0 (main.1.sm_70.ptx:9189) shfl.sync.idx.b32 %r1999|%p1385, %r12270, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 438 (potential) branch divergence @  PC=0xeec0 (main.1.sm_70.ptx:9193) @%p4619 bra BB0_875;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xef28 (main.1.sm_70.ptx:9209) shfl.sync.idx.b32 %r2003|%p1389, %r12270, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 439 (potential) branch divergence @  PC=0xef48 (main.1.sm_70.ptx:9213) @%p4619 bra BB0_877;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xefb0 (main.1.sm_70.ptx:9229) add.s32 %r24850, %r24850, 1;
GPGPU-Sim PTX: 440 (potential) branch divergence @  PC=0xefc0 (main.1.sm_70.ptx:9231) @%p4623 bra BB0_869;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xefc8 (main.1.sm_70.ptx:9233) xor.b32 %r12333, %r6037, 87;
GPGPU-Sim PTX: 441 (potential) branch divergence @  PC=0xf050 (main.1.sm_70.ptx:9252) @%p4625 bra BB0_881;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf0b8 (main.1.sm_70.ptx:9268) shfl.sync.idx.b32 %r2018|%p1397, %r12342, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 442 (potential) branch divergence @  PC=0xf0d8 (main.1.sm_70.ptx:9272) @%p4625 bra BB0_883;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf140 (main.1.sm_70.ptx:9288) shfl.sync.idx.b32 %r2022|%p1401, %r12342, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 443 (potential) branch divergence @  PC=0xf160 (main.1.sm_70.ptx:9292) @%p4625 bra BB0_885;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf1c8 (main.1.sm_70.ptx:9308) shfl.sync.idx.b32 %r2026|%p1405, %r12342, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 444 (potential) branch divergence @  PC=0xf1e8 (main.1.sm_70.ptx:9312) @%p4625 bra BB0_887;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf250 (main.1.sm_70.ptx:9328) add.s32 %r24851, %r24851, 1;
GPGPU-Sim PTX: 445 (potential) branch divergence @  PC=0xf260 (main.1.sm_70.ptx:9330) @%p4629 bra BB0_879;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf268 (main.1.sm_70.ptx:9332) xor.b32 %r12405, %r6037, 88;
GPGPU-Sim PTX: 446 (potential) branch divergence @  PC=0xf2f0 (main.1.sm_70.ptx:9351) @%p4631 bra BB0_891;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf358 (main.1.sm_70.ptx:9367) shfl.sync.idx.b32 %r2041|%p1413, %r12414, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 447 (potential) branch divergence @  PC=0xf378 (main.1.sm_70.ptx:9371) @%p4631 bra BB0_893;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf3e0 (main.1.sm_70.ptx:9387) shfl.sync.idx.b32 %r2045|%p1417, %r12414, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 448 (potential) branch divergence @  PC=0xf400 (main.1.sm_70.ptx:9391) @%p4631 bra BB0_895;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf468 (main.1.sm_70.ptx:9407) shfl.sync.idx.b32 %r2049|%p1421, %r12414, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 449 (potential) branch divergence @  PC=0xf488 (main.1.sm_70.ptx:9411) @%p4631 bra BB0_897;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf4f0 (main.1.sm_70.ptx:9427) add.s32 %r24852, %r24852, 1;
GPGPU-Sim PTX: 450 (potential) branch divergence @  PC=0xf500 (main.1.sm_70.ptx:9429) @%p4635 bra BB0_889;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf508 (main.1.sm_70.ptx:9431) xor.b32 %r12477, %r6037, 89;
GPGPU-Sim PTX: 451 (potential) branch divergence @  PC=0xf590 (main.1.sm_70.ptx:9450) @%p4637 bra BB0_901;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf5f8 (main.1.sm_70.ptx:9466) shfl.sync.idx.b32 %r2064|%p1429, %r12486, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 452 (potential) branch divergence @  PC=0xf618 (main.1.sm_70.ptx:9470) @%p4637 bra BB0_903;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf680 (main.1.sm_70.ptx:9486) shfl.sync.idx.b32 %r2068|%p1433, %r12486, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 453 (potential) branch divergence @  PC=0xf6a0 (main.1.sm_70.ptx:9490) @%p4637 bra BB0_905;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf708 (main.1.sm_70.ptx:9506) shfl.sync.idx.b32 %r2072|%p1437, %r12486, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 454 (potential) branch divergence @  PC=0xf728 (main.1.sm_70.ptx:9510) @%p4637 bra BB0_907;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf790 (main.1.sm_70.ptx:9526) add.s32 %r24853, %r24853, 1;
GPGPU-Sim PTX: 455 (potential) branch divergence @  PC=0xf7a0 (main.1.sm_70.ptx:9528) @%p4641 bra BB0_899;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf7a8 (main.1.sm_70.ptx:9530) xor.b32 %r12549, %r6037, 90;
GPGPU-Sim PTX: 456 (potential) branch divergence @  PC=0xf830 (main.1.sm_70.ptx:9549) @%p4643 bra BB0_911;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf898 (main.1.sm_70.ptx:9565) shfl.sync.idx.b32 %r2087|%p1445, %r12558, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 457 (potential) branch divergence @  PC=0xf8b8 (main.1.sm_70.ptx:9569) @%p4643 bra BB0_913;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf920 (main.1.sm_70.ptx:9585) shfl.sync.idx.b32 %r2091|%p1449, %r12558, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 458 (potential) branch divergence @  PC=0xf940 (main.1.sm_70.ptx:9589) @%p4643 bra BB0_915;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf9a8 (main.1.sm_70.ptx:9605) shfl.sync.idx.b32 %r2095|%p1453, %r12558, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 459 (potential) branch divergence @  PC=0xf9c8 (main.1.sm_70.ptx:9609) @%p4643 bra BB0_917;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfa30 (main.1.sm_70.ptx:9625) add.s32 %r24854, %r24854, 1;
GPGPU-Sim PTX: 460 (potential) branch divergence @  PC=0xfa40 (main.1.sm_70.ptx:9627) @%p4647 bra BB0_909;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfa48 (main.1.sm_70.ptx:9629) xor.b32 %r12621, %r6037, 91;
GPGPU-Sim PTX: 461 (potential) branch divergence @  PC=0xfad0 (main.1.sm_70.ptx:9648) @%p4649 bra BB0_921;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfb38 (main.1.sm_70.ptx:9664) shfl.sync.idx.b32 %r2110|%p1461, %r12630, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 462 (potential) branch divergence @  PC=0xfb58 (main.1.sm_70.ptx:9668) @%p4649 bra BB0_923;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfbc0 (main.1.sm_70.ptx:9684) shfl.sync.idx.b32 %r2114|%p1465, %r12630, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 463 (potential) branch divergence @  PC=0xfbe0 (main.1.sm_70.ptx:9688) @%p4649 bra BB0_925;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfc48 (main.1.sm_70.ptx:9704) shfl.sync.idx.b32 %r2118|%p1469, %r12630, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 464 (potential) branch divergence @  PC=0xfc68 (main.1.sm_70.ptx:9708) @%p4649 bra BB0_927;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfcd0 (main.1.sm_70.ptx:9724) add.s32 %r24855, %r24855, 1;
GPGPU-Sim PTX: 465 (potential) branch divergence @  PC=0xfce0 (main.1.sm_70.ptx:9726) @%p4653 bra BB0_919;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfce8 (main.1.sm_70.ptx:9728) xor.b32 %r12693, %r6037, 92;
GPGPU-Sim PTX: 466 (potential) branch divergence @  PC=0xfd70 (main.1.sm_70.ptx:9747) @%p4655 bra BB0_931;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfdd8 (main.1.sm_70.ptx:9763) shfl.sync.idx.b32 %r2133|%p1477, %r12702, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 467 (potential) branch divergence @  PC=0xfdf8 (main.1.sm_70.ptx:9767) @%p4655 bra BB0_933;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfe60 (main.1.sm_70.ptx:9783) shfl.sync.idx.b32 %r2137|%p1481, %r12702, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 468 (potential) branch divergence @  PC=0xfe80 (main.1.sm_70.ptx:9787) @%p4655 bra BB0_935;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfee8 (main.1.sm_70.ptx:9803) shfl.sync.idx.b32 %r2141|%p1485, %r12702, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 469 (potential) branch divergence @  PC=0xff08 (main.1.sm_70.ptx:9807) @%p4655 bra BB0_937;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xff70 (main.1.sm_70.ptx:9823) add.s32 %r24856, %r24856, 1;
GPGPU-Sim PTX: 470 (potential) branch divergence @  PC=0xff80 (main.1.sm_70.ptx:9825) @%p4659 bra BB0_929;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xff88 (main.1.sm_70.ptx:9827) xor.b32 %r12765, %r6037, 93;
GPGPU-Sim PTX: 471 (potential) branch divergence @  PC=0x10010 (main.1.sm_70.ptx:9846) @%p4661 bra BB0_941;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10078 (main.1.sm_70.ptx:9862) shfl.sync.idx.b32 %r2156|%p1493, %r12774, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 472 (potential) branch divergence @  PC=0x10098 (main.1.sm_70.ptx:9866) @%p4661 bra BB0_943;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10100 (main.1.sm_70.ptx:9882) shfl.sync.idx.b32 %r2160|%p1497, %r12774, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 473 (potential) branch divergence @  PC=0x10120 (main.1.sm_70.ptx:9886) @%p4661 bra BB0_945;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10188 (main.1.sm_70.ptx:9902) shfl.sync.idx.b32 %r2164|%p1501, %r12774, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 474 (potential) branch divergence @  PC=0x101a8 (main.1.sm_70.ptx:9906) @%p4661 bra BB0_947;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10210 (main.1.sm_70.ptx:9922) add.s32 %r24857, %r24857, 1;
GPGPU-Sim PTX: 475 (potential) branch divergence @  PC=0x10220 (main.1.sm_70.ptx:9924) @%p4665 bra BB0_939;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10228 (main.1.sm_70.ptx:9926) xor.b32 %r12837, %r6037, 94;
GPGPU-Sim PTX: 476 (potential) branch divergence @  PC=0x102b0 (main.1.sm_70.ptx:9945) @%p4667 bra BB0_951;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10318 (main.1.sm_70.ptx:9961) shfl.sync.idx.b32 %r2179|%p1509, %r12846, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 477 (potential) branch divergence @  PC=0x10338 (main.1.sm_70.ptx:9965) @%p4667 bra BB0_953;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x103a0 (main.1.sm_70.ptx:9981) shfl.sync.idx.b32 %r2183|%p1513, %r12846, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 478 (potential) branch divergence @  PC=0x103c0 (main.1.sm_70.ptx:9985) @%p4667 bra BB0_955;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10428 (main.1.sm_70.ptx:10001) shfl.sync.idx.b32 %r2187|%p1517, %r12846, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 479 (potential) branch divergence @  PC=0x10448 (main.1.sm_70.ptx:10005) @%p4667 bra BB0_957;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x104b0 (main.1.sm_70.ptx:10021) add.s32 %r24858, %r24858, 1;
GPGPU-Sim PTX: 480 (potential) branch divergence @  PC=0x104c0 (main.1.sm_70.ptx:10023) @%p4671 bra BB0_949;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x104c8 (main.1.sm_70.ptx:10025) xor.b32 %r12909, %r6037, 95;
GPGPU-Sim PTX: 481 (potential) branch divergence @  PC=0x10550 (main.1.sm_70.ptx:10044) @%p4673 bra BB0_961;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x105b8 (main.1.sm_70.ptx:10060) shfl.sync.idx.b32 %r2202|%p1525, %r12918, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 482 (potential) branch divergence @  PC=0x105d8 (main.1.sm_70.ptx:10064) @%p4673 bra BB0_963;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10640 (main.1.sm_70.ptx:10080) shfl.sync.idx.b32 %r2206|%p1529, %r12918, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 483 (potential) branch divergence @  PC=0x10660 (main.1.sm_70.ptx:10084) @%p4673 bra BB0_965;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x106c8 (main.1.sm_70.ptx:10100) shfl.sync.idx.b32 %r2210|%p1533, %r12918, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 484 (potential) branch divergence @  PC=0x106e8 (main.1.sm_70.ptx:10104) @%p4673 bra BB0_967;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10750 (main.1.sm_70.ptx:10120) add.s32 %r24859, %r24859, 1;
GPGPU-Sim PTX: 485 (potential) branch divergence @  PC=0x10760 (main.1.sm_70.ptx:10122) @%p4677 bra BB0_959;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10768 (main.1.sm_70.ptx:10124) xor.b32 %r12981, %r6037, 96;
GPGPU-Sim PTX: 486 (potential) branch divergence @  PC=0x107f0 (main.1.sm_70.ptx:10143) @%p4679 bra BB0_971;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10858 (main.1.sm_70.ptx:10159) shfl.sync.idx.b32 %r2225|%p1541, %r12990, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 487 (potential) branch divergence @  PC=0x10878 (main.1.sm_70.ptx:10163) @%p4679 bra BB0_973;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x108e0 (main.1.sm_70.ptx:10179) shfl.sync.idx.b32 %r2229|%p1545, %r12990, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 488 (potential) branch divergence @  PC=0x10900 (main.1.sm_70.ptx:10183) @%p4679 bra BB0_975;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10968 (main.1.sm_70.ptx:10199) shfl.sync.idx.b32 %r2233|%p1549, %r12990, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 489 (potential) branch divergence @  PC=0x10988 (main.1.sm_70.ptx:10203) @%p4679 bra BB0_977;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x109f0 (main.1.sm_70.ptx:10219) add.s32 %r24860, %r24860, 1;
GPGPU-Sim PTX: 490 (potential) branch divergence @  PC=0x10a00 (main.1.sm_70.ptx:10221) @%p4683 bra BB0_969;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10a08 (main.1.sm_70.ptx:10223) xor.b32 %r13053, %r6037, 97;
GPGPU-Sim PTX: 491 (potential) branch divergence @  PC=0x10a90 (main.1.sm_70.ptx:10242) @%p4685 bra BB0_981;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10af8 (main.1.sm_70.ptx:10258) shfl.sync.idx.b32 %r2248|%p1557, %r13062, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 492 (potential) branch divergence @  PC=0x10b18 (main.1.sm_70.ptx:10262) @%p4685 bra BB0_983;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10b80 (main.1.sm_70.ptx:10278) shfl.sync.idx.b32 %r2252|%p1561, %r13062, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 493 (potential) branch divergence @  PC=0x10ba0 (main.1.sm_70.ptx:10282) @%p4685 bra BB0_985;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10c08 (main.1.sm_70.ptx:10298) shfl.sync.idx.b32 %r2256|%p1565, %r13062, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 494 (potential) branch divergence @  PC=0x10c28 (main.1.sm_70.ptx:10302) @%p4685 bra BB0_987;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10c90 (main.1.sm_70.ptx:10318) add.s32 %r24861, %r24861, 1;
GPGPU-Sim PTX: 495 (potential) branch divergence @  PC=0x10ca0 (main.1.sm_70.ptx:10320) @%p4689 bra BB0_979;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10ca8 (main.1.sm_70.ptx:10322) xor.b32 %r13125, %r6037, 98;
GPGPU-Sim PTX: 496 (potential) branch divergence @  PC=0x10d30 (main.1.sm_70.ptx:10341) @%p4691 bra BB0_991;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10d98 (main.1.sm_70.ptx:10357) shfl.sync.idx.b32 %r2271|%p1573, %r13134, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 497 (potential) branch divergence @  PC=0x10db8 (main.1.sm_70.ptx:10361) @%p4691 bra BB0_993;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10e20 (main.1.sm_70.ptx:10377) shfl.sync.idx.b32 %r2275|%p1577, %r13134, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 498 (potential) branch divergence @  PC=0x10e40 (main.1.sm_70.ptx:10381) @%p4691 bra BB0_995;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10ea8 (main.1.sm_70.ptx:10397) shfl.sync.idx.b32 %r2279|%p1581, %r13134, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 499 (potential) branch divergence @  PC=0x10ec8 (main.1.sm_70.ptx:10401) @%p4691 bra BB0_997;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10f30 (main.1.sm_70.ptx:10417) add.s32 %r24862, %r24862, 1;
GPGPU-Sim PTX: 500 (potential) branch divergence @  PC=0x10f40 (main.1.sm_70.ptx:10419) @%p4695 bra BB0_989;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10f48 (main.1.sm_70.ptx:10421) xor.b32 %r13197, %r6037, 99;
GPGPU-Sim PTX: 501 (potential) branch divergence @  PC=0x10fd0 (main.1.sm_70.ptx:10440) @%p4697 bra BB0_1001;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11038 (main.1.sm_70.ptx:10456) shfl.sync.idx.b32 %r2294|%p1589, %r13206, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 502 (potential) branch divergence @  PC=0x11058 (main.1.sm_70.ptx:10460) @%p4697 bra BB0_1003;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x110c0 (main.1.sm_70.ptx:10476) shfl.sync.idx.b32 %r2298|%p1593, %r13206, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 503 (potential) branch divergence @  PC=0x110e0 (main.1.sm_70.ptx:10480) @%p4697 bra BB0_1005;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11148 (main.1.sm_70.ptx:10496) shfl.sync.idx.b32 %r2302|%p1597, %r13206, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 504 (potential) branch divergence @  PC=0x11168 (main.1.sm_70.ptx:10500) @%p4697 bra BB0_1007;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x111d0 (main.1.sm_70.ptx:10516) add.s32 %r24863, %r24863, 1;
GPGPU-Sim PTX: 505 (potential) branch divergence @  PC=0x111e0 (main.1.sm_70.ptx:10518) @%p4701 bra BB0_999;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x111e8 (main.1.sm_70.ptx:10520) xor.b32 %r13269, %r6037, 100;
GPGPU-Sim PTX: 506 (potential) branch divergence @  PC=0x11270 (main.1.sm_70.ptx:10539) @%p4703 bra BB0_1011;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x112d8 (main.1.sm_70.ptx:10555) shfl.sync.idx.b32 %r2317|%p1605, %r13278, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 507 (potential) branch divergence @  PC=0x112f8 (main.1.sm_70.ptx:10559) @%p4703 bra BB0_1013;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11360 (main.1.sm_70.ptx:10575) shfl.sync.idx.b32 %r2321|%p1609, %r13278, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 508 (potential) branch divergence @  PC=0x11380 (main.1.sm_70.ptx:10579) @%p4703 bra BB0_1015;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x113e8 (main.1.sm_70.ptx:10595) shfl.sync.idx.b32 %r2325|%p1613, %r13278, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 509 (potential) branch divergence @  PC=0x11408 (main.1.sm_70.ptx:10599) @%p4703 bra BB0_1017;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11470 (main.1.sm_70.ptx:10615) add.s32 %r24864, %r24864, 1;
GPGPU-Sim PTX: 510 (potential) branch divergence @  PC=0x11480 (main.1.sm_70.ptx:10617) @%p4707 bra BB0_1009;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11488 (main.1.sm_70.ptx:10619) xor.b32 %r13341, %r6037, 101;
GPGPU-Sim PTX: 511 (potential) branch divergence @  PC=0x11510 (main.1.sm_70.ptx:10638) @%p4709 bra BB0_1021;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11578 (main.1.sm_70.ptx:10654) shfl.sync.idx.b32 %r2340|%p1621, %r13350, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 512 (potential) branch divergence @  PC=0x11598 (main.1.sm_70.ptx:10658) @%p4709 bra BB0_1023;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11600 (main.1.sm_70.ptx:10674) shfl.sync.idx.b32 %r2344|%p1625, %r13350, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 513 (potential) branch divergence @  PC=0x11620 (main.1.sm_70.ptx:10678) @%p4709 bra BB0_1025;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11688 (main.1.sm_70.ptx:10694) shfl.sync.idx.b32 %r2348|%p1629, %r13350, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 514 (potential) branch divergence @  PC=0x116a8 (main.1.sm_70.ptx:10698) @%p4709 bra BB0_1027;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11710 (main.1.sm_70.ptx:10714) add.s32 %r24865, %r24865, 1;
GPGPU-Sim PTX: 515 (potential) branch divergence @  PC=0x11720 (main.1.sm_70.ptx:10716) @%p4713 bra BB0_1019;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11728 (main.1.sm_70.ptx:10718) xor.b32 %r13413, %r6037, 102;
GPGPU-Sim PTX: 516 (potential) branch divergence @  PC=0x117b0 (main.1.sm_70.ptx:10737) @%p4715 bra BB0_1031;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11818 (main.1.sm_70.ptx:10753) shfl.sync.idx.b32 %r2363|%p1637, %r13422, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 517 (potential) branch divergence @  PC=0x11838 (main.1.sm_70.ptx:10757) @%p4715 bra BB0_1033;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x118a0 (main.1.sm_70.ptx:10773) shfl.sync.idx.b32 %r2367|%p1641, %r13422, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 518 (potential) branch divergence @  PC=0x118c0 (main.1.sm_70.ptx:10777) @%p4715 bra BB0_1035;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11928 (main.1.sm_70.ptx:10793) shfl.sync.idx.b32 %r2371|%p1645, %r13422, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 519 (potential) branch divergence @  PC=0x11948 (main.1.sm_70.ptx:10797) @%p4715 bra BB0_1037;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x119b0 (main.1.sm_70.ptx:10813) add.s32 %r24866, %r24866, 1;
GPGPU-Sim PTX: 520 (potential) branch divergence @  PC=0x119c0 (main.1.sm_70.ptx:10815) @%p4719 bra BB0_1029;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x119c8 (main.1.sm_70.ptx:10817) xor.b32 %r13485, %r6037, 103;
GPGPU-Sim PTX: 521 (potential) branch divergence @  PC=0x11a50 (main.1.sm_70.ptx:10836) @%p4721 bra BB0_1041;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11ab8 (main.1.sm_70.ptx:10852) shfl.sync.idx.b32 %r2386|%p1653, %r13494, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 522 (potential) branch divergence @  PC=0x11ad8 (main.1.sm_70.ptx:10856) @%p4721 bra BB0_1043;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11b40 (main.1.sm_70.ptx:10872) shfl.sync.idx.b32 %r2390|%p1657, %r13494, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 523 (potential) branch divergence @  PC=0x11b60 (main.1.sm_70.ptx:10876) @%p4721 bra BB0_1045;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11bc8 (main.1.sm_70.ptx:10892) shfl.sync.idx.b32 %r2394|%p1661, %r13494, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 524 (potential) branch divergence @  PC=0x11be8 (main.1.sm_70.ptx:10896) @%p4721 bra BB0_1047;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11c50 (main.1.sm_70.ptx:10912) add.s32 %r24867, %r24867, 1;
GPGPU-Sim PTX: 525 (potential) branch divergence @  PC=0x11c60 (main.1.sm_70.ptx:10914) @%p4725 bra BB0_1039;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11c68 (main.1.sm_70.ptx:10916) xor.b32 %r13557, %r6037, 104;
GPGPU-Sim PTX: 526 (potential) branch divergence @  PC=0x11cf0 (main.1.sm_70.ptx:10935) @%p4727 bra BB0_1051;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11d58 (main.1.sm_70.ptx:10951) shfl.sync.idx.b32 %r2409|%p1669, %r13566, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 527 (potential) branch divergence @  PC=0x11d78 (main.1.sm_70.ptx:10955) @%p4727 bra BB0_1053;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11de0 (main.1.sm_70.ptx:10971) shfl.sync.idx.b32 %r2413|%p1673, %r13566, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 528 (potential) branch divergence @  PC=0x11e00 (main.1.sm_70.ptx:10975) @%p4727 bra BB0_1055;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11e68 (main.1.sm_70.ptx:10991) shfl.sync.idx.b32 %r2417|%p1677, %r13566, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 529 (potential) branch divergence @  PC=0x11e88 (main.1.sm_70.ptx:10995) @%p4727 bra BB0_1057;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11ef0 (main.1.sm_70.ptx:11011) add.s32 %r24868, %r24868, 1;
GPGPU-Sim PTX: 530 (potential) branch divergence @  PC=0x11f00 (main.1.sm_70.ptx:11013) @%p4731 bra BB0_1049;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11f08 (main.1.sm_70.ptx:11015) xor.b32 %r13629, %r6037, 105;
GPGPU-Sim PTX: 531 (potential) branch divergence @  PC=0x11f90 (main.1.sm_70.ptx:11034) @%p4733 bra BB0_1061;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11ff8 (main.1.sm_70.ptx:11050) shfl.sync.idx.b32 %r2432|%p1685, %r13638, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 532 (potential) branch divergence @  PC=0x12018 (main.1.sm_70.ptx:11054) @%p4733 bra BB0_1063;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12080 (main.1.sm_70.ptx:11070) shfl.sync.idx.b32 %r2436|%p1689, %r13638, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 533 (potential) branch divergence @  PC=0x120a0 (main.1.sm_70.ptx:11074) @%p4733 bra BB0_1065;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12108 (main.1.sm_70.ptx:11090) shfl.sync.idx.b32 %r2440|%p1693, %r13638, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 534 (potential) branch divergence @  PC=0x12128 (main.1.sm_70.ptx:11094) @%p4733 bra BB0_1067;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12190 (main.1.sm_70.ptx:11110) add.s32 %r24869, %r24869, 1;
GPGPU-Sim PTX: 535 (potential) branch divergence @  PC=0x121a0 (main.1.sm_70.ptx:11112) @%p4737 bra BB0_1059;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x121a8 (main.1.sm_70.ptx:11114) xor.b32 %r13701, %r6037, 106;
GPGPU-Sim PTX: 536 (potential) branch divergence @  PC=0x12230 (main.1.sm_70.ptx:11133) @%p4739 bra BB0_1071;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12298 (main.1.sm_70.ptx:11149) shfl.sync.idx.b32 %r2455|%p1701, %r13710, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 537 (potential) branch divergence @  PC=0x122b8 (main.1.sm_70.ptx:11153) @%p4739 bra BB0_1073;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12320 (main.1.sm_70.ptx:11169) shfl.sync.idx.b32 %r2459|%p1705, %r13710, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 538 (potential) branch divergence @  PC=0x12340 (main.1.sm_70.ptx:11173) @%p4739 bra BB0_1075;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x123a8 (main.1.sm_70.ptx:11189) shfl.sync.idx.b32 %r2463|%p1709, %r13710, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 539 (potential) branch divergence @  PC=0x123c8 (main.1.sm_70.ptx:11193) @%p4739 bra BB0_1077;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12430 (main.1.sm_70.ptx:11209) add.s32 %r24870, %r24870, 1;
GPGPU-Sim PTX: 540 (potential) branch divergence @  PC=0x12440 (main.1.sm_70.ptx:11211) @%p4743 bra BB0_1069;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12448 (main.1.sm_70.ptx:11213) xor.b32 %r13773, %r6037, 107;
GPGPU-Sim PTX: 541 (potential) branch divergence @  PC=0x124d0 (main.1.sm_70.ptx:11232) @%p4745 bra BB0_1081;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12538 (main.1.sm_70.ptx:11248) shfl.sync.idx.b32 %r2478|%p1717, %r13782, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 542 (potential) branch divergence @  PC=0x12558 (main.1.sm_70.ptx:11252) @%p4745 bra BB0_1083;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x125c0 (main.1.sm_70.ptx:11268) shfl.sync.idx.b32 %r2482|%p1721, %r13782, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 543 (potential) branch divergence @  PC=0x125e0 (main.1.sm_70.ptx:11272) @%p4745 bra BB0_1085;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12648 (main.1.sm_70.ptx:11288) shfl.sync.idx.b32 %r2486|%p1725, %r13782, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 544 (potential) branch divergence @  PC=0x12668 (main.1.sm_70.ptx:11292) @%p4745 bra BB0_1087;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x126d0 (main.1.sm_70.ptx:11308) add.s32 %r24871, %r24871, 1;
GPGPU-Sim PTX: 545 (potential) branch divergence @  PC=0x126e0 (main.1.sm_70.ptx:11310) @%p4749 bra BB0_1079;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x126e8 (main.1.sm_70.ptx:11312) xor.b32 %r13845, %r6037, 108;
GPGPU-Sim PTX: 546 (potential) branch divergence @  PC=0x12770 (main.1.sm_70.ptx:11331) @%p4751 bra BB0_1091;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x127d8 (main.1.sm_70.ptx:11347) shfl.sync.idx.b32 %r2501|%p1733, %r13854, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 547 (potential) branch divergence @  PC=0x127f8 (main.1.sm_70.ptx:11351) @%p4751 bra BB0_1093;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12860 (main.1.sm_70.ptx:11367) shfl.sync.idx.b32 %r2505|%p1737, %r13854, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 548 (potential) branch divergence @  PC=0x12880 (main.1.sm_70.ptx:11371) @%p4751 bra BB0_1095;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x128e8 (main.1.sm_70.ptx:11387) shfl.sync.idx.b32 %r2509|%p1741, %r13854, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 549 (potential) branch divergence @  PC=0x12908 (main.1.sm_70.ptx:11391) @%p4751 bra BB0_1097;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12970 (main.1.sm_70.ptx:11407) add.s32 %r24872, %r24872, 1;
GPGPU-Sim PTX: 550 (potential) branch divergence @  PC=0x12980 (main.1.sm_70.ptx:11409) @%p4755 bra BB0_1089;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12988 (main.1.sm_70.ptx:11411) xor.b32 %r13917, %r6037, 109;
GPGPU-Sim PTX: 551 (potential) branch divergence @  PC=0x12a10 (main.1.sm_70.ptx:11430) @%p4757 bra BB0_1101;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12a78 (main.1.sm_70.ptx:11446) shfl.sync.idx.b32 %r2524|%p1749, %r13926, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 552 (potential) branch divergence @  PC=0x12a98 (main.1.sm_70.ptx:11450) @%p4757 bra BB0_1103;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12b00 (main.1.sm_70.ptx:11466) shfl.sync.idx.b32 %r2528|%p1753, %r13926, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 553 (potential) branch divergence @  PC=0x12b20 (main.1.sm_70.ptx:11470) @%p4757 bra BB0_1105;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12b88 (main.1.sm_70.ptx:11486) shfl.sync.idx.b32 %r2532|%p1757, %r13926, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 554 (potential) branch divergence @  PC=0x12ba8 (main.1.sm_70.ptx:11490) @%p4757 bra BB0_1107;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12c10 (main.1.sm_70.ptx:11506) add.s32 %r24873, %r24873, 1;
GPGPU-Sim PTX: 555 (potential) branch divergence @  PC=0x12c20 (main.1.sm_70.ptx:11508) @%p4761 bra BB0_1099;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12c28 (main.1.sm_70.ptx:11510) xor.b32 %r13989, %r6037, 110;
GPGPU-Sim PTX: 556 (potential) branch divergence @  PC=0x12cb0 (main.1.sm_70.ptx:11529) @%p4763 bra BB0_1111;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12d18 (main.1.sm_70.ptx:11545) shfl.sync.idx.b32 %r2547|%p1765, %r13998, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 557 (potential) branch divergence @  PC=0x12d38 (main.1.sm_70.ptx:11549) @%p4763 bra BB0_1113;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12da0 (main.1.sm_70.ptx:11565) shfl.sync.idx.b32 %r2551|%p1769, %r13998, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 558 (potential) branch divergence @  PC=0x12dc0 (main.1.sm_70.ptx:11569) @%p4763 bra BB0_1115;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12e28 (main.1.sm_70.ptx:11585) shfl.sync.idx.b32 %r2555|%p1773, %r13998, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 559 (potential) branch divergence @  PC=0x12e48 (main.1.sm_70.ptx:11589) @%p4763 bra BB0_1117;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12eb0 (main.1.sm_70.ptx:11605) add.s32 %r24874, %r24874, 1;
GPGPU-Sim PTX: 560 (potential) branch divergence @  PC=0x12ec0 (main.1.sm_70.ptx:11607) @%p4767 bra BB0_1109;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12ec8 (main.1.sm_70.ptx:11609) xor.b32 %r14061, %r6037, 111;
GPGPU-Sim PTX: 561 (potential) branch divergence @  PC=0x12f50 (main.1.sm_70.ptx:11628) @%p4769 bra BB0_1121;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12fb8 (main.1.sm_70.ptx:11644) shfl.sync.idx.b32 %r2570|%p1781, %r14070, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 562 (potential) branch divergence @  PC=0x12fd8 (main.1.sm_70.ptx:11648) @%p4769 bra BB0_1123;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13040 (main.1.sm_70.ptx:11664) shfl.sync.idx.b32 %r2574|%p1785, %r14070, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 563 (potential) branch divergence @  PC=0x13060 (main.1.sm_70.ptx:11668) @%p4769 bra BB0_1125;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x130c8 (main.1.sm_70.ptx:11684) shfl.sync.idx.b32 %r2578|%p1789, %r14070, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 564 (potential) branch divergence @  PC=0x130e8 (main.1.sm_70.ptx:11688) @%p4769 bra BB0_1127;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13150 (main.1.sm_70.ptx:11704) add.s32 %r24875, %r24875, 1;
GPGPU-Sim PTX: 565 (potential) branch divergence @  PC=0x13160 (main.1.sm_70.ptx:11706) @%p4773 bra BB0_1119;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13168 (main.1.sm_70.ptx:11708) xor.b32 %r14133, %r6037, 112;
GPGPU-Sim PTX: 566 (potential) branch divergence @  PC=0x131f0 (main.1.sm_70.ptx:11727) @%p4775 bra BB0_1131;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13258 (main.1.sm_70.ptx:11743) shfl.sync.idx.b32 %r2593|%p1797, %r14142, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 567 (potential) branch divergence @  PC=0x13278 (main.1.sm_70.ptx:11747) @%p4775 bra BB0_1133;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x132e0 (main.1.sm_70.ptx:11763) shfl.sync.idx.b32 %r2597|%p1801, %r14142, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 568 (potential) branch divergence @  PC=0x13300 (main.1.sm_70.ptx:11767) @%p4775 bra BB0_1135;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13368 (main.1.sm_70.ptx:11783) shfl.sync.idx.b32 %r2601|%p1805, %r14142, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 569 (potential) branch divergence @  PC=0x13388 (main.1.sm_70.ptx:11787) @%p4775 bra BB0_1137;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x133f0 (main.1.sm_70.ptx:11803) add.s32 %r24876, %r24876, 1;
GPGPU-Sim PTX: 570 (potential) branch divergence @  PC=0x13400 (main.1.sm_70.ptx:11805) @%p4779 bra BB0_1129;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13408 (main.1.sm_70.ptx:11807) xor.b32 %r14205, %r6037, 113;
GPGPU-Sim PTX: 571 (potential) branch divergence @  PC=0x13490 (main.1.sm_70.ptx:11826) @%p4781 bra BB0_1141;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x134f8 (main.1.sm_70.ptx:11842) shfl.sync.idx.b32 %r2616|%p1813, %r14214, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 572 (potential) branch divergence @  PC=0x13518 (main.1.sm_70.ptx:11846) @%p4781 bra BB0_1143;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13580 (main.1.sm_70.ptx:11862) shfl.sync.idx.b32 %r2620|%p1817, %r14214, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 573 (potential) branch divergence @  PC=0x135a0 (main.1.sm_70.ptx:11866) @%p4781 bra BB0_1145;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13608 (main.1.sm_70.ptx:11882) shfl.sync.idx.b32 %r2624|%p1821, %r14214, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 574 (potential) branch divergence @  PC=0x13628 (main.1.sm_70.ptx:11886) @%p4781 bra BB0_1147;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13690 (main.1.sm_70.ptx:11902) add.s32 %r24877, %r24877, 1;
GPGPU-Sim PTX: 575 (potential) branch divergence @  PC=0x136a0 (main.1.sm_70.ptx:11904) @%p4785 bra BB0_1139;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x136a8 (main.1.sm_70.ptx:11906) xor.b32 %r14277, %r6037, 114;
GPGPU-Sim PTX: 576 (potential) branch divergence @  PC=0x13730 (main.1.sm_70.ptx:11925) @%p4787 bra BB0_1151;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13798 (main.1.sm_70.ptx:11941) shfl.sync.idx.b32 %r2639|%p1829, %r14286, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 577 (potential) branch divergence @  PC=0x137b8 (main.1.sm_70.ptx:11945) @%p4787 bra BB0_1153;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13820 (main.1.sm_70.ptx:11961) shfl.sync.idx.b32 %r2643|%p1833, %r14286, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 578 (potential) branch divergence @  PC=0x13840 (main.1.sm_70.ptx:11965) @%p4787 bra BB0_1155;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x138a8 (main.1.sm_70.ptx:11981) shfl.sync.idx.b32 %r2647|%p1837, %r14286, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 579 (potential) branch divergence @  PC=0x138c8 (main.1.sm_70.ptx:11985) @%p4787 bra BB0_1157;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13930 (main.1.sm_70.ptx:12001) add.s32 %r24878, %r24878, 1;
GPGPU-Sim PTX: 580 (potential) branch divergence @  PC=0x13940 (main.1.sm_70.ptx:12003) @%p4791 bra BB0_1149;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13948 (main.1.sm_70.ptx:12005) xor.b32 %r14349, %r6037, 115;
GPGPU-Sim PTX: 581 (potential) branch divergence @  PC=0x139d0 (main.1.sm_70.ptx:12024) @%p4793 bra BB0_1161;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13a38 (main.1.sm_70.ptx:12040) shfl.sync.idx.b32 %r2662|%p1845, %r14358, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 582 (potential) branch divergence @  PC=0x13a58 (main.1.sm_70.ptx:12044) @%p4793 bra BB0_1163;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13ac0 (main.1.sm_70.ptx:12060) shfl.sync.idx.b32 %r2666|%p1849, %r14358, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 583 (potential) branch divergence @  PC=0x13ae0 (main.1.sm_70.ptx:12064) @%p4793 bra BB0_1165;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13b48 (main.1.sm_70.ptx:12080) shfl.sync.idx.b32 %r2670|%p1853, %r14358, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 584 (potential) branch divergence @  PC=0x13b68 (main.1.sm_70.ptx:12084) @%p4793 bra BB0_1167;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13bd0 (main.1.sm_70.ptx:12100) add.s32 %r24879, %r24879, 1;
GPGPU-Sim PTX: 585 (potential) branch divergence @  PC=0x13be0 (main.1.sm_70.ptx:12102) @%p4797 bra BB0_1159;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13be8 (main.1.sm_70.ptx:12104) xor.b32 %r14421, %r6037, 116;
GPGPU-Sim PTX: 586 (potential) branch divergence @  PC=0x13c70 (main.1.sm_70.ptx:12123) @%p4799 bra BB0_1171;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13cd8 (main.1.sm_70.ptx:12139) shfl.sync.idx.b32 %r2685|%p1861, %r14430, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 587 (potential) branch divergence @  PC=0x13cf8 (main.1.sm_70.ptx:12143) @%p4799 bra BB0_1173;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13d60 (main.1.sm_70.ptx:12159) shfl.sync.idx.b32 %r2689|%p1865, %r14430, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 588 (potential) branch divergence @  PC=0x13d80 (main.1.sm_70.ptx:12163) @%p4799 bra BB0_1175;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13de8 (main.1.sm_70.ptx:12179) shfl.sync.idx.b32 %r2693|%p1869, %r14430, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 589 (potential) branch divergence @  PC=0x13e08 (main.1.sm_70.ptx:12183) @%p4799 bra BB0_1177;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13e70 (main.1.sm_70.ptx:12199) add.s32 %r24880, %r24880, 1;
GPGPU-Sim PTX: 590 (potential) branch divergence @  PC=0x13e80 (main.1.sm_70.ptx:12201) @%p4803 bra BB0_1169;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13e88 (main.1.sm_70.ptx:12203) xor.b32 %r14493, %r6037, 117;
GPGPU-Sim PTX: 591 (potential) branch divergence @  PC=0x13f10 (main.1.sm_70.ptx:12222) @%p4805 bra BB0_1181;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13f78 (main.1.sm_70.ptx:12238) shfl.sync.idx.b32 %r2708|%p1877, %r14502, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 592 (potential) branch divergence @  PC=0x13f98 (main.1.sm_70.ptx:12242) @%p4805 bra BB0_1183;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14000 (main.1.sm_70.ptx:12258) shfl.sync.idx.b32 %r2712|%p1881, %r14502, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 593 (potential) branch divergence @  PC=0x14020 (main.1.sm_70.ptx:12262) @%p4805 bra BB0_1185;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14088 (main.1.sm_70.ptx:12278) shfl.sync.idx.b32 %r2716|%p1885, %r14502, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 594 (potential) branch divergence @  PC=0x140a8 (main.1.sm_70.ptx:12282) @%p4805 bra BB0_1187;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14110 (main.1.sm_70.ptx:12298) add.s32 %r24881, %r24881, 1;
GPGPU-Sim PTX: 595 (potential) branch divergence @  PC=0x14120 (main.1.sm_70.ptx:12300) @%p4809 bra BB0_1179;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14128 (main.1.sm_70.ptx:12302) xor.b32 %r14565, %r6037, 118;
GPGPU-Sim PTX: 596 (potential) branch divergence @  PC=0x141b0 (main.1.sm_70.ptx:12321) @%p4811 bra BB0_1191;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14218 (main.1.sm_70.ptx:12337) shfl.sync.idx.b32 %r2731|%p1893, %r14574, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 597 (potential) branch divergence @  PC=0x14238 (main.1.sm_70.ptx:12341) @%p4811 bra BB0_1193;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x142a0 (main.1.sm_70.ptx:12357) shfl.sync.idx.b32 %r2735|%p1897, %r14574, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 598 (potential) branch divergence @  PC=0x142c0 (main.1.sm_70.ptx:12361) @%p4811 bra BB0_1195;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14328 (main.1.sm_70.ptx:12377) shfl.sync.idx.b32 %r2739|%p1901, %r14574, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 599 (potential) branch divergence @  PC=0x14348 (main.1.sm_70.ptx:12381) @%p4811 bra BB0_1197;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x143b0 (main.1.sm_70.ptx:12397) add.s32 %r24882, %r24882, 1;
GPGPU-Sim PTX: 600 (potential) branch divergence @  PC=0x143c0 (main.1.sm_70.ptx:12399) @%p4815 bra BB0_1189;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x143c8 (main.1.sm_70.ptx:12401) xor.b32 %r14637, %r6037, 119;
GPGPU-Sim PTX: 601 (potential) branch divergence @  PC=0x14450 (main.1.sm_70.ptx:12420) @%p4817 bra BB0_1201;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x144b8 (main.1.sm_70.ptx:12436) shfl.sync.idx.b32 %r2754|%p1909, %r14646, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 602 (potential) branch divergence @  PC=0x144d8 (main.1.sm_70.ptx:12440) @%p4817 bra BB0_1203;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14540 (main.1.sm_70.ptx:12456) shfl.sync.idx.b32 %r2758|%p1913, %r14646, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 603 (potential) branch divergence @  PC=0x14560 (main.1.sm_70.ptx:12460) @%p4817 bra BB0_1205;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x145c8 (main.1.sm_70.ptx:12476) shfl.sync.idx.b32 %r2762|%p1917, %r14646, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 604 (potential) branch divergence @  PC=0x145e8 (main.1.sm_70.ptx:12480) @%p4817 bra BB0_1207;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14650 (main.1.sm_70.ptx:12496) add.s32 %r24883, %r24883, 1;
GPGPU-Sim PTX: 605 (potential) branch divergence @  PC=0x14660 (main.1.sm_70.ptx:12498) @%p4821 bra BB0_1199;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14668 (main.1.sm_70.ptx:12500) xor.b32 %r14709, %r6037, 120;
GPGPU-Sim PTX: 606 (potential) branch divergence @  PC=0x146f0 (main.1.sm_70.ptx:12519) @%p4823 bra BB0_1211;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14758 (main.1.sm_70.ptx:12535) shfl.sync.idx.b32 %r2777|%p1925, %r14718, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 607 (potential) branch divergence @  PC=0x14778 (main.1.sm_70.ptx:12539) @%p4823 bra BB0_1213;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x147e0 (main.1.sm_70.ptx:12555) shfl.sync.idx.b32 %r2781|%p1929, %r14718, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 608 (potential) branch divergence @  PC=0x14800 (main.1.sm_70.ptx:12559) @%p4823 bra BB0_1215;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14868 (main.1.sm_70.ptx:12575) shfl.sync.idx.b32 %r2785|%p1933, %r14718, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 609 (potential) branch divergence @  PC=0x14888 (main.1.sm_70.ptx:12579) @%p4823 bra BB0_1217;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x148f0 (main.1.sm_70.ptx:12595) add.s32 %r24884, %r24884, 1;
GPGPU-Sim PTX: 610 (potential) branch divergence @  PC=0x14900 (main.1.sm_70.ptx:12597) @%p4827 bra BB0_1209;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14908 (main.1.sm_70.ptx:12599) xor.b32 %r14781, %r6037, 121;
GPGPU-Sim PTX: 611 (potential) branch divergence @  PC=0x14990 (main.1.sm_70.ptx:12618) @%p4829 bra BB0_1221;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x149f8 (main.1.sm_70.ptx:12634) shfl.sync.idx.b32 %r2800|%p1941, %r14790, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 612 (potential) branch divergence @  PC=0x14a18 (main.1.sm_70.ptx:12638) @%p4829 bra BB0_1223;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14a80 (main.1.sm_70.ptx:12654) shfl.sync.idx.b32 %r2804|%p1945, %r14790, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 613 (potential) branch divergence @  PC=0x14aa0 (main.1.sm_70.ptx:12658) @%p4829 bra BB0_1225;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14b08 (main.1.sm_70.ptx:12674) shfl.sync.idx.b32 %r2808|%p1949, %r14790, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 614 (potential) branch divergence @  PC=0x14b28 (main.1.sm_70.ptx:12678) @%p4829 bra BB0_1227;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14b90 (main.1.sm_70.ptx:12694) add.s32 %r24885, %r24885, 1;
GPGPU-Sim PTX: 615 (potential) branch divergence @  PC=0x14ba0 (main.1.sm_70.ptx:12696) @%p4833 bra BB0_1219;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14ba8 (main.1.sm_70.ptx:12698) xor.b32 %r14853, %r6037, 122;
GPGPU-Sim PTX: 616 (potential) branch divergence @  PC=0x14c30 (main.1.sm_70.ptx:12717) @%p4835 bra BB0_1231;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14c98 (main.1.sm_70.ptx:12733) shfl.sync.idx.b32 %r2823|%p1957, %r14862, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 617 (potential) branch divergence @  PC=0x14cb8 (main.1.sm_70.ptx:12737) @%p4835 bra BB0_1233;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14d20 (main.1.sm_70.ptx:12753) shfl.sync.idx.b32 %r2827|%p1961, %r14862, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 618 (potential) branch divergence @  PC=0x14d40 (main.1.sm_70.ptx:12757) @%p4835 bra BB0_1235;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14da8 (main.1.sm_70.ptx:12773) shfl.sync.idx.b32 %r2831|%p1965, %r14862, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 619 (potential) branch divergence @  PC=0x14dc8 (main.1.sm_70.ptx:12777) @%p4835 bra BB0_1237;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14e30 (main.1.sm_70.ptx:12793) add.s32 %r24886, %r24886, 1;
GPGPU-Sim PTX: 620 (potential) branch divergence @  PC=0x14e40 (main.1.sm_70.ptx:12795) @%p4839 bra BB0_1229;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14e48 (main.1.sm_70.ptx:12797) xor.b32 %r14925, %r6037, 123;
GPGPU-Sim PTX: 621 (potential) branch divergence @  PC=0x14ed0 (main.1.sm_70.ptx:12816) @%p4841 bra BB0_1241;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14f38 (main.1.sm_70.ptx:12832) shfl.sync.idx.b32 %r2846|%p1973, %r14934, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 622 (potential) branch divergence @  PC=0x14f58 (main.1.sm_70.ptx:12836) @%p4841 bra BB0_1243;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14fc0 (main.1.sm_70.ptx:12852) shfl.sync.idx.b32 %r2850|%p1977, %r14934, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 623 (potential) branch divergence @  PC=0x14fe0 (main.1.sm_70.ptx:12856) @%p4841 bra BB0_1245;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15048 (main.1.sm_70.ptx:12872) shfl.sync.idx.b32 %r2854|%p1981, %r14934, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 624 (potential) branch divergence @  PC=0x15068 (main.1.sm_70.ptx:12876) @%p4841 bra BB0_1247;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x150d0 (main.1.sm_70.ptx:12892) add.s32 %r24887, %r24887, 1;
GPGPU-Sim PTX: 625 (potential) branch divergence @  PC=0x150e0 (main.1.sm_70.ptx:12894) @%p4845 bra BB0_1239;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x150e8 (main.1.sm_70.ptx:12896) xor.b32 %r14997, %r6037, 124;
GPGPU-Sim PTX: 626 (potential) branch divergence @  PC=0x15170 (main.1.sm_70.ptx:12915) @%p4847 bra BB0_1251;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x151d8 (main.1.sm_70.ptx:12931) shfl.sync.idx.b32 %r2869|%p1989, %r15006, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 627 (potential) branch divergence @  PC=0x151f8 (main.1.sm_70.ptx:12935) @%p4847 bra BB0_1253;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15260 (main.1.sm_70.ptx:12951) shfl.sync.idx.b32 %r2873|%p1993, %r15006, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 628 (potential) branch divergence @  PC=0x15280 (main.1.sm_70.ptx:12955) @%p4847 bra BB0_1255;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x152e8 (main.1.sm_70.ptx:12971) shfl.sync.idx.b32 %r2877|%p1997, %r15006, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 629 (potential) branch divergence @  PC=0x15308 (main.1.sm_70.ptx:12975) @%p4847 bra BB0_1257;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15370 (main.1.sm_70.ptx:12991) add.s32 %r24888, %r24888, 1;
GPGPU-Sim PTX: 630 (potential) branch divergence @  PC=0x15380 (main.1.sm_70.ptx:12993) @%p4851 bra BB0_1249;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15388 (main.1.sm_70.ptx:12995) xor.b32 %r15069, %r6037, 125;
GPGPU-Sim PTX: 631 (potential) branch divergence @  PC=0x15410 (main.1.sm_70.ptx:13014) @%p4853 bra BB0_1261;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15478 (main.1.sm_70.ptx:13030) shfl.sync.idx.b32 %r2892|%p2005, %r15078, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 632 (potential) branch divergence @  PC=0x15498 (main.1.sm_70.ptx:13034) @%p4853 bra BB0_1263;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15500 (main.1.sm_70.ptx:13050) shfl.sync.idx.b32 %r2896|%p2009, %r15078, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 633 (potential) branch divergence @  PC=0x15520 (main.1.sm_70.ptx:13054) @%p4853 bra BB0_1265;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15588 (main.1.sm_70.ptx:13070) shfl.sync.idx.b32 %r2900|%p2013, %r15078, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 634 (potential) branch divergence @  PC=0x155a8 (main.1.sm_70.ptx:13074) @%p4853 bra BB0_1267;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15610 (main.1.sm_70.ptx:13090) add.s32 %r24889, %r24889, 1;
GPGPU-Sim PTX: 635 (potential) branch divergence @  PC=0x15620 (main.1.sm_70.ptx:13092) @%p4857 bra BB0_1259;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15628 (main.1.sm_70.ptx:13094) xor.b32 %r15141, %r6037, 126;
GPGPU-Sim PTX: 636 (potential) branch divergence @  PC=0x156b0 (main.1.sm_70.ptx:13113) @%p4859 bra BB0_1271;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15718 (main.1.sm_70.ptx:13129) shfl.sync.idx.b32 %r2915|%p2021, %r15150, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 637 (potential) branch divergence @  PC=0x15738 (main.1.sm_70.ptx:13133) @%p4859 bra BB0_1273;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x157a0 (main.1.sm_70.ptx:13149) shfl.sync.idx.b32 %r2919|%p2025, %r15150, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 638 (potential) branch divergence @  PC=0x157c0 (main.1.sm_70.ptx:13153) @%p4859 bra BB0_1275;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15828 (main.1.sm_70.ptx:13169) shfl.sync.idx.b32 %r2923|%p2029, %r15150, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 639 (potential) branch divergence @  PC=0x15848 (main.1.sm_70.ptx:13173) @%p4859 bra BB0_1277;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x158b0 (main.1.sm_70.ptx:13189) add.s32 %r24890, %r24890, 1;
GPGPU-Sim PTX: 640 (potential) branch divergence @  PC=0x158c0 (main.1.sm_70.ptx:13191) @%p4863 bra BB0_1269;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x158c8 (main.1.sm_70.ptx:13193) xor.b32 %r15213, %r6037, 127;
GPGPU-Sim PTX: 641 (potential) branch divergence @  PC=0x15950 (main.1.sm_70.ptx:13212) @%p4865 bra BB0_1281;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x159b8 (main.1.sm_70.ptx:13228) shfl.sync.idx.b32 %r2938|%p2037, %r15222, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 642 (potential) branch divergence @  PC=0x159d8 (main.1.sm_70.ptx:13232) @%p4865 bra BB0_1283;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15a40 (main.1.sm_70.ptx:13248) shfl.sync.idx.b32 %r2942|%p2041, %r15222, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 643 (potential) branch divergence @  PC=0x15a60 (main.1.sm_70.ptx:13252) @%p4865 bra BB0_1285;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15ac8 (main.1.sm_70.ptx:13268) shfl.sync.idx.b32 %r2946|%p2045, %r15222, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 644 (potential) branch divergence @  PC=0x15ae8 (main.1.sm_70.ptx:13272) @%p4865 bra BB0_1287;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15b50 (main.1.sm_70.ptx:13288) add.s32 %r24891, %r24891, 1;
GPGPU-Sim PTX: 645 (potential) branch divergence @  PC=0x15b60 (main.1.sm_70.ptx:13290) @%p4869 bra BB0_1279;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15b68 (main.1.sm_70.ptx:13292) xor.b32 %r15285, %r6037, 128;
GPGPU-Sim PTX: 646 (potential) branch divergence @  PC=0x15bf0 (main.1.sm_70.ptx:13311) @%p4871 bra BB0_1291;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15c58 (main.1.sm_70.ptx:13327) shfl.sync.idx.b32 %r2961|%p2053, %r15294, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 647 (potential) branch divergence @  PC=0x15c78 (main.1.sm_70.ptx:13331) @%p4871 bra BB0_1293;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15ce0 (main.1.sm_70.ptx:13347) shfl.sync.idx.b32 %r2965|%p2057, %r15294, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 648 (potential) branch divergence @  PC=0x15d00 (main.1.sm_70.ptx:13351) @%p4871 bra BB0_1295;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15d68 (main.1.sm_70.ptx:13367) shfl.sync.idx.b32 %r2969|%p2061, %r15294, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 649 (potential) branch divergence @  PC=0x15d88 (main.1.sm_70.ptx:13371) @%p4871 bra BB0_1297;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15df0 (main.1.sm_70.ptx:13387) add.s32 %r24892, %r24892, 1;
GPGPU-Sim PTX: 650 (potential) branch divergence @  PC=0x15e00 (main.1.sm_70.ptx:13389) @%p4875 bra BB0_1289;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15e08 (main.1.sm_70.ptx:13391) xor.b32 %r15357, %r6037, 129;
GPGPU-Sim PTX: 651 (potential) branch divergence @  PC=0x15e90 (main.1.sm_70.ptx:13410) @%p4877 bra BB0_1301;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15ef8 (main.1.sm_70.ptx:13426) shfl.sync.idx.b32 %r2984|%p2069, %r15366, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 652 (potential) branch divergence @  PC=0x15f18 (main.1.sm_70.ptx:13430) @%p4877 bra BB0_1303;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15f80 (main.1.sm_70.ptx:13446) shfl.sync.idx.b32 %r2988|%p2073, %r15366, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 653 (potential) branch divergence @  PC=0x15fa0 (main.1.sm_70.ptx:13450) @%p4877 bra BB0_1305;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16008 (main.1.sm_70.ptx:13466) shfl.sync.idx.b32 %r2992|%p2077, %r15366, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 654 (potential) branch divergence @  PC=0x16028 (main.1.sm_70.ptx:13470) @%p4877 bra BB0_1307;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16090 (main.1.sm_70.ptx:13486) add.s32 %r24893, %r24893, 1;
GPGPU-Sim PTX: 655 (potential) branch divergence @  PC=0x160a0 (main.1.sm_70.ptx:13488) @%p4881 bra BB0_1299;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x160a8 (main.1.sm_70.ptx:13490) xor.b32 %r15429, %r6037, 130;
GPGPU-Sim PTX: 656 (potential) branch divergence @  PC=0x16130 (main.1.sm_70.ptx:13509) @%p4883 bra BB0_1311;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16198 (main.1.sm_70.ptx:13525) shfl.sync.idx.b32 %r3007|%p2085, %r15438, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 657 (potential) branch divergence @  PC=0x161b8 (main.1.sm_70.ptx:13529) @%p4883 bra BB0_1313;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16220 (main.1.sm_70.ptx:13545) shfl.sync.idx.b32 %r3011|%p2089, %r15438, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 658 (potential) branch divergence @  PC=0x16240 (main.1.sm_70.ptx:13549) @%p4883 bra BB0_1315;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x162a8 (main.1.sm_70.ptx:13565) shfl.sync.idx.b32 %r3015|%p2093, %r15438, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 659 (potential) branch divergence @  PC=0x162c8 (main.1.sm_70.ptx:13569) @%p4883 bra BB0_1317;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16330 (main.1.sm_70.ptx:13585) add.s32 %r24894, %r24894, 1;
GPGPU-Sim PTX: 660 (potential) branch divergence @  PC=0x16340 (main.1.sm_70.ptx:13587) @%p4887 bra BB0_1309;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16348 (main.1.sm_70.ptx:13589) xor.b32 %r15501, %r6037, 131;
GPGPU-Sim PTX: 661 (potential) branch divergence @  PC=0x163d0 (main.1.sm_70.ptx:13608) @%p4889 bra BB0_1321;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16438 (main.1.sm_70.ptx:13624) shfl.sync.idx.b32 %r3030|%p2101, %r15510, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 662 (potential) branch divergence @  PC=0x16458 (main.1.sm_70.ptx:13628) @%p4889 bra BB0_1323;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x164c0 (main.1.sm_70.ptx:13644) shfl.sync.idx.b32 %r3034|%p2105, %r15510, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 663 (potential) branch divergence @  PC=0x164e0 (main.1.sm_70.ptx:13648) @%p4889 bra BB0_1325;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16548 (main.1.sm_70.ptx:13664) shfl.sync.idx.b32 %r3038|%p2109, %r15510, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 664 (potential) branch divergence @  PC=0x16568 (main.1.sm_70.ptx:13668) @%p4889 bra BB0_1327;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x165d0 (main.1.sm_70.ptx:13684) add.s32 %r24895, %r24895, 1;
GPGPU-Sim PTX: 665 (potential) branch divergence @  PC=0x165e0 (main.1.sm_70.ptx:13686) @%p4893 bra BB0_1319;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x165e8 (main.1.sm_70.ptx:13688) xor.b32 %r15573, %r6037, 132;
GPGPU-Sim PTX: 666 (potential) branch divergence @  PC=0x16670 (main.1.sm_70.ptx:13707) @%p4895 bra BB0_1331;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x166d8 (main.1.sm_70.ptx:13723) shfl.sync.idx.b32 %r3053|%p2117, %r15582, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 667 (potential) branch divergence @  PC=0x166f8 (main.1.sm_70.ptx:13727) @%p4895 bra BB0_1333;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16760 (main.1.sm_70.ptx:13743) shfl.sync.idx.b32 %r3057|%p2121, %r15582, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 668 (potential) branch divergence @  PC=0x16780 (main.1.sm_70.ptx:13747) @%p4895 bra BB0_1335;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x167e8 (main.1.sm_70.ptx:13763) shfl.sync.idx.b32 %r3061|%p2125, %r15582, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 669 (potential) branch divergence @  PC=0x16808 (main.1.sm_70.ptx:13767) @%p4895 bra BB0_1337;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16870 (main.1.sm_70.ptx:13783) add.s32 %r24896, %r24896, 1;
GPGPU-Sim PTX: 670 (potential) branch divergence @  PC=0x16880 (main.1.sm_70.ptx:13785) @%p4899 bra BB0_1329;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16888 (main.1.sm_70.ptx:13787) xor.b32 %r15645, %r6037, 133;
GPGPU-Sim PTX: 671 (potential) branch divergence @  PC=0x16910 (main.1.sm_70.ptx:13806) @%p4901 bra BB0_1341;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16978 (main.1.sm_70.ptx:13822) shfl.sync.idx.b32 %r3076|%p2133, %r15654, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 672 (potential) branch divergence @  PC=0x16998 (main.1.sm_70.ptx:13826) @%p4901 bra BB0_1343;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16a00 (main.1.sm_70.ptx:13842) shfl.sync.idx.b32 %r3080|%p2137, %r15654, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 673 (potential) branch divergence @  PC=0x16a20 (main.1.sm_70.ptx:13846) @%p4901 bra BB0_1345;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16a88 (main.1.sm_70.ptx:13862) shfl.sync.idx.b32 %r3084|%p2141, %r15654, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 674 (potential) branch divergence @  PC=0x16aa8 (main.1.sm_70.ptx:13866) @%p4901 bra BB0_1347;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16b10 (main.1.sm_70.ptx:13882) add.s32 %r24897, %r24897, 1;
GPGPU-Sim PTX: 675 (potential) branch divergence @  PC=0x16b20 (main.1.sm_70.ptx:13884) @%p4905 bra BB0_1339;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16b28 (main.1.sm_70.ptx:13886) xor.b32 %r15717, %r6037, 134;
GPGPU-Sim PTX: 676 (potential) branch divergence @  PC=0x16bb0 (main.1.sm_70.ptx:13905) @%p4907 bra BB0_1351;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16c18 (main.1.sm_70.ptx:13921) shfl.sync.idx.b32 %r3099|%p2149, %r15726, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 677 (potential) branch divergence @  PC=0x16c38 (main.1.sm_70.ptx:13925) @%p4907 bra BB0_1353;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16ca0 (main.1.sm_70.ptx:13941) shfl.sync.idx.b32 %r3103|%p2153, %r15726, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 678 (potential) branch divergence @  PC=0x16cc0 (main.1.sm_70.ptx:13945) @%p4907 bra BB0_1355;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16d28 (main.1.sm_70.ptx:13961) shfl.sync.idx.b32 %r3107|%p2157, %r15726, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 679 (potential) branch divergence @  PC=0x16d48 (main.1.sm_70.ptx:13965) @%p4907 bra BB0_1357;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16db0 (main.1.sm_70.ptx:13981) add.s32 %r24898, %r24898, 1;
GPGPU-Sim PTX: 680 (potential) branch divergence @  PC=0x16dc0 (main.1.sm_70.ptx:13983) @%p4911 bra BB0_1349;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16dc8 (main.1.sm_70.ptx:13985) xor.b32 %r15789, %r6037, 135;
GPGPU-Sim PTX: 681 (potential) branch divergence @  PC=0x16e50 (main.1.sm_70.ptx:14004) @%p4913 bra BB0_1361;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16eb8 (main.1.sm_70.ptx:14020) shfl.sync.idx.b32 %r3122|%p2165, %r15798, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 682 (potential) branch divergence @  PC=0x16ed8 (main.1.sm_70.ptx:14024) @%p4913 bra BB0_1363;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16f40 (main.1.sm_70.ptx:14040) shfl.sync.idx.b32 %r3126|%p2169, %r15798, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 683 (potential) branch divergence @  PC=0x16f60 (main.1.sm_70.ptx:14044) @%p4913 bra BB0_1365;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16fc8 (main.1.sm_70.ptx:14060) shfl.sync.idx.b32 %r3130|%p2173, %r15798, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 684 (potential) branch divergence @  PC=0x16fe8 (main.1.sm_70.ptx:14064) @%p4913 bra BB0_1367;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17050 (main.1.sm_70.ptx:14080) add.s32 %r24899, %r24899, 1;
GPGPU-Sim PTX: 685 (potential) branch divergence @  PC=0x17060 (main.1.sm_70.ptx:14082) @%p4917 bra BB0_1359;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17068 (main.1.sm_70.ptx:14084) xor.b32 %r15861, %r6037, 136;
GPGPU-Sim PTX: 686 (potential) branch divergence @  PC=0x170f0 (main.1.sm_70.ptx:14103) @%p4919 bra BB0_1371;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17158 (main.1.sm_70.ptx:14119) shfl.sync.idx.b32 %r3145|%p2181, %r15870, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 687 (potential) branch divergence @  PC=0x17178 (main.1.sm_70.ptx:14123) @%p4919 bra BB0_1373;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x171e0 (main.1.sm_70.ptx:14139) shfl.sync.idx.b32 %r3149|%p2185, %r15870, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 688 (potential) branch divergence @  PC=0x17200 (main.1.sm_70.ptx:14143) @%p4919 bra BB0_1375;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17268 (main.1.sm_70.ptx:14159) shfl.sync.idx.b32 %r3153|%p2189, %r15870, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 689 (potential) branch divergence @  PC=0x17288 (main.1.sm_70.ptx:14163) @%p4919 bra BB0_1377;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x172f0 (main.1.sm_70.ptx:14179) add.s32 %r24900, %r24900, 1;
GPGPU-Sim PTX: 690 (potential) branch divergence @  PC=0x17300 (main.1.sm_70.ptx:14181) @%p4923 bra BB0_1369;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17308 (main.1.sm_70.ptx:14183) xor.b32 %r15933, %r6037, 137;
GPGPU-Sim PTX: 691 (potential) branch divergence @  PC=0x17390 (main.1.sm_70.ptx:14202) @%p4925 bra BB0_1381;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x173f8 (main.1.sm_70.ptx:14218) shfl.sync.idx.b32 %r3168|%p2197, %r15942, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 692 (potential) branch divergence @  PC=0x17418 (main.1.sm_70.ptx:14222) @%p4925 bra BB0_1383;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17480 (main.1.sm_70.ptx:14238) shfl.sync.idx.b32 %r3172|%p2201, %r15942, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 693 (potential) branch divergence @  PC=0x174a0 (main.1.sm_70.ptx:14242) @%p4925 bra BB0_1385;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17508 (main.1.sm_70.ptx:14258) shfl.sync.idx.b32 %r3176|%p2205, %r15942, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 694 (potential) branch divergence @  PC=0x17528 (main.1.sm_70.ptx:14262) @%p4925 bra BB0_1387;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17590 (main.1.sm_70.ptx:14278) add.s32 %r24901, %r24901, 1;
GPGPU-Sim PTX: 695 (potential) branch divergence @  PC=0x175a0 (main.1.sm_70.ptx:14280) @%p4929 bra BB0_1379;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x175a8 (main.1.sm_70.ptx:14282) xor.b32 %r16005, %r6037, 138;
GPGPU-Sim PTX: 696 (potential) branch divergence @  PC=0x17630 (main.1.sm_70.ptx:14301) @%p4931 bra BB0_1391;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17698 (main.1.sm_70.ptx:14317) shfl.sync.idx.b32 %r3191|%p2213, %r16014, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 697 (potential) branch divergence @  PC=0x176b8 (main.1.sm_70.ptx:14321) @%p4931 bra BB0_1393;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17720 (main.1.sm_70.ptx:14337) shfl.sync.idx.b32 %r3195|%p2217, %r16014, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 698 (potential) branch divergence @  PC=0x17740 (main.1.sm_70.ptx:14341) @%p4931 bra BB0_1395;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x177a8 (main.1.sm_70.ptx:14357) shfl.sync.idx.b32 %r3199|%p2221, %r16014, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 699 (potential) branch divergence @  PC=0x177c8 (main.1.sm_70.ptx:14361) @%p4931 bra BB0_1397;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17830 (main.1.sm_70.ptx:14377) add.s32 %r24902, %r24902, 1;
GPGPU-Sim PTX: 700 (potential) branch divergence @  PC=0x17840 (main.1.sm_70.ptx:14379) @%p4935 bra BB0_1389;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17848 (main.1.sm_70.ptx:14381) xor.b32 %r16077, %r6037, 139;
GPGPU-Sim PTX: 701 (potential) branch divergence @  PC=0x178d0 (main.1.sm_70.ptx:14400) @%p4937 bra BB0_1401;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17938 (main.1.sm_70.ptx:14416) shfl.sync.idx.b32 %r3214|%p2229, %r16086, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 702 (potential) branch divergence @  PC=0x17958 (main.1.sm_70.ptx:14420) @%p4937 bra BB0_1403;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x179c0 (main.1.sm_70.ptx:14436) shfl.sync.idx.b32 %r3218|%p2233, %r16086, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 703 (potential) branch divergence @  PC=0x179e0 (main.1.sm_70.ptx:14440) @%p4937 bra BB0_1405;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17a48 (main.1.sm_70.ptx:14456) shfl.sync.idx.b32 %r3222|%p2237, %r16086, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 704 (potential) branch divergence @  PC=0x17a68 (main.1.sm_70.ptx:14460) @%p4937 bra BB0_1407;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17ad0 (main.1.sm_70.ptx:14476) add.s32 %r24903, %r24903, 1;
GPGPU-Sim PTX: 705 (potential) branch divergence @  PC=0x17ae0 (main.1.sm_70.ptx:14478) @%p4941 bra BB0_1399;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17ae8 (main.1.sm_70.ptx:14480) xor.b32 %r16149, %r6037, 140;
GPGPU-Sim PTX: 706 (potential) branch divergence @  PC=0x17b70 (main.1.sm_70.ptx:14499) @%p4943 bra BB0_1411;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17bd8 (main.1.sm_70.ptx:14515) shfl.sync.idx.b32 %r3237|%p2245, %r16158, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 707 (potential) branch divergence @  PC=0x17bf8 (main.1.sm_70.ptx:14519) @%p4943 bra BB0_1413;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17c60 (main.1.sm_70.ptx:14535) shfl.sync.idx.b32 %r3241|%p2249, %r16158, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 708 (potential) branch divergence @  PC=0x17c80 (main.1.sm_70.ptx:14539) @%p4943 bra BB0_1415;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17ce8 (main.1.sm_70.ptx:14555) shfl.sync.idx.b32 %r3245|%p2253, %r16158, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 709 (potential) branch divergence @  PC=0x17d08 (main.1.sm_70.ptx:14559) @%p4943 bra BB0_1417;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17d70 (main.1.sm_70.ptx:14575) add.s32 %r24904, %r24904, 1;
GPGPU-Sim PTX: 710 (potential) branch divergence @  PC=0x17d80 (main.1.sm_70.ptx:14577) @%p4947 bra BB0_1409;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17d88 (main.1.sm_70.ptx:14579) xor.b32 %r16221, %r6037, 141;
GPGPU-Sim PTX: 711 (potential) branch divergence @  PC=0x17e10 (main.1.sm_70.ptx:14598) @%p4949 bra BB0_1421;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17e78 (main.1.sm_70.ptx:14614) shfl.sync.idx.b32 %r3260|%p2261, %r16230, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 712 (potential) branch divergence @  PC=0x17e98 (main.1.sm_70.ptx:14618) @%p4949 bra BB0_1423;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17f00 (main.1.sm_70.ptx:14634) shfl.sync.idx.b32 %r3264|%p2265, %r16230, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 713 (potential) branch divergence @  PC=0x17f20 (main.1.sm_70.ptx:14638) @%p4949 bra BB0_1425;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17f88 (main.1.sm_70.ptx:14654) shfl.sync.idx.b32 %r3268|%p2269, %r16230, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 714 (potential) branch divergence @  PC=0x17fa8 (main.1.sm_70.ptx:14658) @%p4949 bra BB0_1427;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18010 (main.1.sm_70.ptx:14674) add.s32 %r24905, %r24905, 1;
GPGPU-Sim PTX: 715 (potential) branch divergence @  PC=0x18020 (main.1.sm_70.ptx:14676) @%p4953 bra BB0_1419;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18028 (main.1.sm_70.ptx:14678) xor.b32 %r16293, %r6037, 142;
GPGPU-Sim PTX: 716 (potential) branch divergence @  PC=0x180b0 (main.1.sm_70.ptx:14697) @%p4955 bra BB0_1431;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18118 (main.1.sm_70.ptx:14713) shfl.sync.idx.b32 %r3283|%p2277, %r16302, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 717 (potential) branch divergence @  PC=0x18138 (main.1.sm_70.ptx:14717) @%p4955 bra BB0_1433;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x181a0 (main.1.sm_70.ptx:14733) shfl.sync.idx.b32 %r3287|%p2281, %r16302, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 718 (potential) branch divergence @  PC=0x181c0 (main.1.sm_70.ptx:14737) @%p4955 bra BB0_1435;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18228 (main.1.sm_70.ptx:14753) shfl.sync.idx.b32 %r3291|%p2285, %r16302, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 719 (potential) branch divergence @  PC=0x18248 (main.1.sm_70.ptx:14757) @%p4955 bra BB0_1437;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x182b0 (main.1.sm_70.ptx:14773) add.s32 %r24906, %r24906, 1;
GPGPU-Sim PTX: 720 (potential) branch divergence @  PC=0x182c0 (main.1.sm_70.ptx:14775) @%p4959 bra BB0_1429;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x182c8 (main.1.sm_70.ptx:14777) xor.b32 %r16365, %r6037, 143;
GPGPU-Sim PTX: 721 (potential) branch divergence @  PC=0x18350 (main.1.sm_70.ptx:14796) @%p4961 bra BB0_1441;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x183b8 (main.1.sm_70.ptx:14812) shfl.sync.idx.b32 %r3306|%p2293, %r16374, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 722 (potential) branch divergence @  PC=0x183d8 (main.1.sm_70.ptx:14816) @%p4961 bra BB0_1443;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18440 (main.1.sm_70.ptx:14832) shfl.sync.idx.b32 %r3310|%p2297, %r16374, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 723 (potential) branch divergence @  PC=0x18460 (main.1.sm_70.ptx:14836) @%p4961 bra BB0_1445;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x184c8 (main.1.sm_70.ptx:14852) shfl.sync.idx.b32 %r3314|%p2301, %r16374, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 724 (potential) branch divergence @  PC=0x184e8 (main.1.sm_70.ptx:14856) @%p4961 bra BB0_1447;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18550 (main.1.sm_70.ptx:14872) add.s32 %r24907, %r24907, 1;
GPGPU-Sim PTX: 725 (potential) branch divergence @  PC=0x18560 (main.1.sm_70.ptx:14874) @%p4965 bra BB0_1439;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18568 (main.1.sm_70.ptx:14876) xor.b32 %r16437, %r6037, 144;
GPGPU-Sim PTX: 726 (potential) branch divergence @  PC=0x185f0 (main.1.sm_70.ptx:14895) @%p4967 bra BB0_1451;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18658 (main.1.sm_70.ptx:14911) shfl.sync.idx.b32 %r3329|%p2309, %r16446, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 727 (potential) branch divergence @  PC=0x18678 (main.1.sm_70.ptx:14915) @%p4967 bra BB0_1453;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x186e0 (main.1.sm_70.ptx:14931) shfl.sync.idx.b32 %r3333|%p2313, %r16446, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 728 (potential) branch divergence @  PC=0x18700 (main.1.sm_70.ptx:14935) @%p4967 bra BB0_1455;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18768 (main.1.sm_70.ptx:14951) shfl.sync.idx.b32 %r3337|%p2317, %r16446, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 729 (potential) branch divergence @  PC=0x18788 (main.1.sm_70.ptx:14955) @%p4967 bra BB0_1457;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x187f0 (main.1.sm_70.ptx:14971) add.s32 %r24908, %r24908, 1;
GPGPU-Sim PTX: 730 (potential) branch divergence @  PC=0x18800 (main.1.sm_70.ptx:14973) @%p4971 bra BB0_1449;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18808 (main.1.sm_70.ptx:14975) xor.b32 %r16509, %r6037, 145;
GPGPU-Sim PTX: 731 (potential) branch divergence @  PC=0x18890 (main.1.sm_70.ptx:14994) @%p4973 bra BB0_1461;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x188f8 (main.1.sm_70.ptx:15010) shfl.sync.idx.b32 %r3352|%p2325, %r16518, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 732 (potential) branch divergence @  PC=0x18918 (main.1.sm_70.ptx:15014) @%p4973 bra BB0_1463;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18980 (main.1.sm_70.ptx:15030) shfl.sync.idx.b32 %r3356|%p2329, %r16518, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 733 (potential) branch divergence @  PC=0x189a0 (main.1.sm_70.ptx:15034) @%p4973 bra BB0_1465;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18a08 (main.1.sm_70.ptx:15050) shfl.sync.idx.b32 %r3360|%p2333, %r16518, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 734 (potential) branch divergence @  PC=0x18a28 (main.1.sm_70.ptx:15054) @%p4973 bra BB0_1467;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18a90 (main.1.sm_70.ptx:15070) add.s32 %r24909, %r24909, 1;
GPGPU-Sim PTX: 735 (potential) branch divergence @  PC=0x18aa0 (main.1.sm_70.ptx:15072) @%p4977 bra BB0_1459;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18aa8 (main.1.sm_70.ptx:15074) xor.b32 %r16581, %r6037, 146;
GPGPU-Sim PTX: 736 (potential) branch divergence @  PC=0x18b30 (main.1.sm_70.ptx:15093) @%p4979 bra BB0_1471;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18b98 (main.1.sm_70.ptx:15109) shfl.sync.idx.b32 %r3375|%p2341, %r16590, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 737 (potential) branch divergence @  PC=0x18bb8 (main.1.sm_70.ptx:15113) @%p4979 bra BB0_1473;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18c20 (main.1.sm_70.ptx:15129) shfl.sync.idx.b32 %r3379|%p2345, %r16590, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 738 (potential) branch divergence @  PC=0x18c40 (main.1.sm_70.ptx:15133) @%p4979 bra BB0_1475;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18ca8 (main.1.sm_70.ptx:15149) shfl.sync.idx.b32 %r3383|%p2349, %r16590, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 739 (potential) branch divergence @  PC=0x18cc8 (main.1.sm_70.ptx:15153) @%p4979 bra BB0_1477;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18d30 (main.1.sm_70.ptx:15169) add.s32 %r24910, %r24910, 1;
GPGPU-Sim PTX: 740 (potential) branch divergence @  PC=0x18d40 (main.1.sm_70.ptx:15171) @%p4983 bra BB0_1469;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18d48 (main.1.sm_70.ptx:15173) xor.b32 %r16653, %r6037, 147;
GPGPU-Sim PTX: 741 (potential) branch divergence @  PC=0x18dd0 (main.1.sm_70.ptx:15192) @%p4985 bra BB0_1481;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18e38 (main.1.sm_70.ptx:15208) shfl.sync.idx.b32 %r3398|%p2357, %r16662, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 742 (potential) branch divergence @  PC=0x18e58 (main.1.sm_70.ptx:15212) @%p4985 bra BB0_1483;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18ec0 (main.1.sm_70.ptx:15228) shfl.sync.idx.b32 %r3402|%p2361, %r16662, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 743 (potential) branch divergence @  PC=0x18ee0 (main.1.sm_70.ptx:15232) @%p4985 bra BB0_1485;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18f48 (main.1.sm_70.ptx:15248) shfl.sync.idx.b32 %r3406|%p2365, %r16662, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 744 (potential) branch divergence @  PC=0x18f68 (main.1.sm_70.ptx:15252) @%p4985 bra BB0_1487;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18fd0 (main.1.sm_70.ptx:15268) add.s32 %r24911, %r24911, 1;
GPGPU-Sim PTX: 745 (potential) branch divergence @  PC=0x18fe0 (main.1.sm_70.ptx:15270) @%p4989 bra BB0_1479;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18fe8 (main.1.sm_70.ptx:15272) xor.b32 %r16725, %r6037, 148;
GPGPU-Sim PTX: 746 (potential) branch divergence @  PC=0x19070 (main.1.sm_70.ptx:15291) @%p4991 bra BB0_1491;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x190d8 (main.1.sm_70.ptx:15307) shfl.sync.idx.b32 %r3421|%p2373, %r16734, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 747 (potential) branch divergence @  PC=0x190f8 (main.1.sm_70.ptx:15311) @%p4991 bra BB0_1493;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19160 (main.1.sm_70.ptx:15327) shfl.sync.idx.b32 %r3425|%p2377, %r16734, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 748 (potential) branch divergence @  PC=0x19180 (main.1.sm_70.ptx:15331) @%p4991 bra BB0_1495;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x191e8 (main.1.sm_70.ptx:15347) shfl.sync.idx.b32 %r3429|%p2381, %r16734, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 749 (potential) branch divergence @  PC=0x19208 (main.1.sm_70.ptx:15351) @%p4991 bra BB0_1497;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19270 (main.1.sm_70.ptx:15367) add.s32 %r24912, %r24912, 1;
GPGPU-Sim PTX: 750 (potential) branch divergence @  PC=0x19280 (main.1.sm_70.ptx:15369) @%p4995 bra BB0_1489;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19288 (main.1.sm_70.ptx:15371) xor.b32 %r16797, %r6037, 149;
GPGPU-Sim PTX: 751 (potential) branch divergence @  PC=0x19310 (main.1.sm_70.ptx:15390) @%p4997 bra BB0_1501;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19378 (main.1.sm_70.ptx:15406) shfl.sync.idx.b32 %r3444|%p2389, %r16806, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 752 (potential) branch divergence @  PC=0x19398 (main.1.sm_70.ptx:15410) @%p4997 bra BB0_1503;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19400 (main.1.sm_70.ptx:15426) shfl.sync.idx.b32 %r3448|%p2393, %r16806, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 753 (potential) branch divergence @  PC=0x19420 (main.1.sm_70.ptx:15430) @%p4997 bra BB0_1505;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19488 (main.1.sm_70.ptx:15446) shfl.sync.idx.b32 %r3452|%p2397, %r16806, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 754 (potential) branch divergence @  PC=0x194a8 (main.1.sm_70.ptx:15450) @%p4997 bra BB0_1507;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19510 (main.1.sm_70.ptx:15466) add.s32 %r24913, %r24913, 1;
GPGPU-Sim PTX: 755 (potential) branch divergence @  PC=0x19520 (main.1.sm_70.ptx:15468) @%p5001 bra BB0_1499;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19528 (main.1.sm_70.ptx:15470) xor.b32 %r16869, %r6037, 150;
GPGPU-Sim PTX: 756 (potential) branch divergence @  PC=0x195b0 (main.1.sm_70.ptx:15489) @%p5003 bra BB0_1511;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19618 (main.1.sm_70.ptx:15505) shfl.sync.idx.b32 %r3467|%p2405, %r16878, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 757 (potential) branch divergence @  PC=0x19638 (main.1.sm_70.ptx:15509) @%p5003 bra BB0_1513;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x196a0 (main.1.sm_70.ptx:15525) shfl.sync.idx.b32 %r3471|%p2409, %r16878, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 758 (potential) branch divergence @  PC=0x196c0 (main.1.sm_70.ptx:15529) @%p5003 bra BB0_1515;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19728 (main.1.sm_70.ptx:15545) shfl.sync.idx.b32 %r3475|%p2413, %r16878, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 759 (potential) branch divergence @  PC=0x19748 (main.1.sm_70.ptx:15549) @%p5003 bra BB0_1517;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x197b0 (main.1.sm_70.ptx:15565) add.s32 %r24914, %r24914, 1;
GPGPU-Sim PTX: 760 (potential) branch divergence @  PC=0x197c0 (main.1.sm_70.ptx:15567) @%p5007 bra BB0_1509;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x197c8 (main.1.sm_70.ptx:15569) xor.b32 %r16941, %r6037, 151;
GPGPU-Sim PTX: 761 (potential) branch divergence @  PC=0x19850 (main.1.sm_70.ptx:15588) @%p5009 bra BB0_1521;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x198b8 (main.1.sm_70.ptx:15604) shfl.sync.idx.b32 %r3490|%p2421, %r16950, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 762 (potential) branch divergence @  PC=0x198d8 (main.1.sm_70.ptx:15608) @%p5009 bra BB0_1523;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19940 (main.1.sm_70.ptx:15624) shfl.sync.idx.b32 %r3494|%p2425, %r16950, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 763 (potential) branch divergence @  PC=0x19960 (main.1.sm_70.ptx:15628) @%p5009 bra BB0_1525;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x199c8 (main.1.sm_70.ptx:15644) shfl.sync.idx.b32 %r3498|%p2429, %r16950, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 764 (potential) branch divergence @  PC=0x199e8 (main.1.sm_70.ptx:15648) @%p5009 bra BB0_1527;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19a50 (main.1.sm_70.ptx:15664) add.s32 %r24915, %r24915, 1;
GPGPU-Sim PTX: 765 (potential) branch divergence @  PC=0x19a60 (main.1.sm_70.ptx:15666) @%p5013 bra BB0_1519;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19a68 (main.1.sm_70.ptx:15668) xor.b32 %r17013, %r6037, 152;
GPGPU-Sim PTX: 766 (potential) branch divergence @  PC=0x19af0 (main.1.sm_70.ptx:15687) @%p5015 bra BB0_1531;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19b58 (main.1.sm_70.ptx:15703) shfl.sync.idx.b32 %r3513|%p2437, %r17022, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 767 (potential) branch divergence @  PC=0x19b78 (main.1.sm_70.ptx:15707) @%p5015 bra BB0_1533;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19be0 (main.1.sm_70.ptx:15723) shfl.sync.idx.b32 %r3517|%p2441, %r17022, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 768 (potential) branch divergence @  PC=0x19c00 (main.1.sm_70.ptx:15727) @%p5015 bra BB0_1535;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19c68 (main.1.sm_70.ptx:15743) shfl.sync.idx.b32 %r3521|%p2445, %r17022, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 769 (potential) branch divergence @  PC=0x19c88 (main.1.sm_70.ptx:15747) @%p5015 bra BB0_1537;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19cf0 (main.1.sm_70.ptx:15763) add.s32 %r24916, %r24916, 1;
GPGPU-Sim PTX: 770 (potential) branch divergence @  PC=0x19d00 (main.1.sm_70.ptx:15765) @%p5019 bra BB0_1529;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19d08 (main.1.sm_70.ptx:15767) xor.b32 %r17085, %r6037, 153;
GPGPU-Sim PTX: 771 (potential) branch divergence @  PC=0x19d90 (main.1.sm_70.ptx:15786) @%p5021 bra BB0_1541;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19df8 (main.1.sm_70.ptx:15802) shfl.sync.idx.b32 %r3536|%p2453, %r17094, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 772 (potential) branch divergence @  PC=0x19e18 (main.1.sm_70.ptx:15806) @%p5021 bra BB0_1543;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19e80 (main.1.sm_70.ptx:15822) shfl.sync.idx.b32 %r3540|%p2457, %r17094, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 773 (potential) branch divergence @  PC=0x19ea0 (main.1.sm_70.ptx:15826) @%p5021 bra BB0_1545;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19f08 (main.1.sm_70.ptx:15842) shfl.sync.idx.b32 %r3544|%p2461, %r17094, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 774 (potential) branch divergence @  PC=0x19f28 (main.1.sm_70.ptx:15846) @%p5021 bra BB0_1547;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19f90 (main.1.sm_70.ptx:15862) add.s32 %r24917, %r24917, 1;
GPGPU-Sim PTX: 775 (potential) branch divergence @  PC=0x19fa0 (main.1.sm_70.ptx:15864) @%p5025 bra BB0_1539;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19fa8 (main.1.sm_70.ptx:15866) xor.b32 %r17157, %r6037, 154;
GPGPU-Sim PTX: 776 (potential) branch divergence @  PC=0x1a030 (main.1.sm_70.ptx:15885) @%p5027 bra BB0_1551;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a098 (main.1.sm_70.ptx:15901) shfl.sync.idx.b32 %r3559|%p2469, %r17166, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 777 (potential) branch divergence @  PC=0x1a0b8 (main.1.sm_70.ptx:15905) @%p5027 bra BB0_1553;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a120 (main.1.sm_70.ptx:15921) shfl.sync.idx.b32 %r3563|%p2473, %r17166, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 778 (potential) branch divergence @  PC=0x1a140 (main.1.sm_70.ptx:15925) @%p5027 bra BB0_1555;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a1a8 (main.1.sm_70.ptx:15941) shfl.sync.idx.b32 %r3567|%p2477, %r17166, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 779 (potential) branch divergence @  PC=0x1a1c8 (main.1.sm_70.ptx:15945) @%p5027 bra BB0_1557;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a230 (main.1.sm_70.ptx:15961) add.s32 %r24918, %r24918, 1;
GPGPU-Sim PTX: 780 (potential) branch divergence @  PC=0x1a240 (main.1.sm_70.ptx:15963) @%p5031 bra BB0_1549;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a248 (main.1.sm_70.ptx:15965) xor.b32 %r17229, %r6037, 155;
GPGPU-Sim PTX: 781 (potential) branch divergence @  PC=0x1a2d0 (main.1.sm_70.ptx:15984) @%p5033 bra BB0_1561;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a338 (main.1.sm_70.ptx:16000) shfl.sync.idx.b32 %r3582|%p2485, %r17238, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 782 (potential) branch divergence @  PC=0x1a358 (main.1.sm_70.ptx:16004) @%p5033 bra BB0_1563;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a3c0 (main.1.sm_70.ptx:16020) shfl.sync.idx.b32 %r3586|%p2489, %r17238, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 783 (potential) branch divergence @  PC=0x1a3e0 (main.1.sm_70.ptx:16024) @%p5033 bra BB0_1565;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a448 (main.1.sm_70.ptx:16040) shfl.sync.idx.b32 %r3590|%p2493, %r17238, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 784 (potential) branch divergence @  PC=0x1a468 (main.1.sm_70.ptx:16044) @%p5033 bra BB0_1567;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a4d0 (main.1.sm_70.ptx:16060) add.s32 %r24919, %r24919, 1;
GPGPU-Sim PTX: 785 (potential) branch divergence @  PC=0x1a4e0 (main.1.sm_70.ptx:16062) @%p5037 bra BB0_1559;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a4e8 (main.1.sm_70.ptx:16064) xor.b32 %r17301, %r6037, 156;
GPGPU-Sim PTX: 786 (potential) branch divergence @  PC=0x1a570 (main.1.sm_70.ptx:16083) @%p5039 bra BB0_1571;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a5d8 (main.1.sm_70.ptx:16099) shfl.sync.idx.b32 %r3605|%p2501, %r17310, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 787 (potential) branch divergence @  PC=0x1a5f8 (main.1.sm_70.ptx:16103) @%p5039 bra BB0_1573;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a660 (main.1.sm_70.ptx:16119) shfl.sync.idx.b32 %r3609|%p2505, %r17310, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 788 (potential) branch divergence @  PC=0x1a680 (main.1.sm_70.ptx:16123) @%p5039 bra BB0_1575;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a6e8 (main.1.sm_70.ptx:16139) shfl.sync.idx.b32 %r3613|%p2509, %r17310, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 789 (potential) branch divergence @  PC=0x1a708 (main.1.sm_70.ptx:16143) @%p5039 bra BB0_1577;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a770 (main.1.sm_70.ptx:16159) add.s32 %r24920, %r24920, 1;
GPGPU-Sim PTX: 790 (potential) branch divergence @  PC=0x1a780 (main.1.sm_70.ptx:16161) @%p5043 bra BB0_1569;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a788 (main.1.sm_70.ptx:16163) xor.b32 %r17373, %r6037, 157;
GPGPU-Sim PTX: 791 (potential) branch divergence @  PC=0x1a810 (main.1.sm_70.ptx:16182) @%p5045 bra BB0_1581;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a878 (main.1.sm_70.ptx:16198) shfl.sync.idx.b32 %r3628|%p2517, %r17382, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 792 (potential) branch divergence @  PC=0x1a898 (main.1.sm_70.ptx:16202) @%p5045 bra BB0_1583;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a900 (main.1.sm_70.ptx:16218) shfl.sync.idx.b32 %r3632|%p2521, %r17382, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 793 (potential) branch divergence @  PC=0x1a920 (main.1.sm_70.ptx:16222) @%p5045 bra BB0_1585;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a988 (main.1.sm_70.ptx:16238) shfl.sync.idx.b32 %r3636|%p2525, %r17382, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 794 (potential) branch divergence @  PC=0x1a9a8 (main.1.sm_70.ptx:16242) @%p5045 bra BB0_1587;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1aa10 (main.1.sm_70.ptx:16258) add.s32 %r24921, %r24921, 1;
GPGPU-Sim PTX: 795 (potential) branch divergence @  PC=0x1aa20 (main.1.sm_70.ptx:16260) @%p5049 bra BB0_1579;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1aa28 (main.1.sm_70.ptx:16262) xor.b32 %r17445, %r6037, 158;
GPGPU-Sim PTX: 796 (potential) branch divergence @  PC=0x1aab0 (main.1.sm_70.ptx:16281) @%p5051 bra BB0_1591;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ab18 (main.1.sm_70.ptx:16297) shfl.sync.idx.b32 %r3651|%p2533, %r17454, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 797 (potential) branch divergence @  PC=0x1ab38 (main.1.sm_70.ptx:16301) @%p5051 bra BB0_1593;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1aba0 (main.1.sm_70.ptx:16317) shfl.sync.idx.b32 %r3655|%p2537, %r17454, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 798 (potential) branch divergence @  PC=0x1abc0 (main.1.sm_70.ptx:16321) @%p5051 bra BB0_1595;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ac28 (main.1.sm_70.ptx:16337) shfl.sync.idx.b32 %r3659|%p2541, %r17454, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 799 (potential) branch divergence @  PC=0x1ac48 (main.1.sm_70.ptx:16341) @%p5051 bra BB0_1597;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1acb0 (main.1.sm_70.ptx:16357) add.s32 %r24922, %r24922, 1;
GPGPU-Sim PTX: 800 (potential) branch divergence @  PC=0x1acc0 (main.1.sm_70.ptx:16359) @%p5055 bra BB0_1589;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1acc8 (main.1.sm_70.ptx:16361) xor.b32 %r17517, %r6037, 159;
GPGPU-Sim PTX: 801 (potential) branch divergence @  PC=0x1ad50 (main.1.sm_70.ptx:16380) @%p5057 bra BB0_1601;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1adb8 (main.1.sm_70.ptx:16396) shfl.sync.idx.b32 %r3674|%p2549, %r17526, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 802 (potential) branch divergence @  PC=0x1add8 (main.1.sm_70.ptx:16400) @%p5057 bra BB0_1603;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ae40 (main.1.sm_70.ptx:16416) shfl.sync.idx.b32 %r3678|%p2553, %r17526, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 803 (potential) branch divergence @  PC=0x1ae60 (main.1.sm_70.ptx:16420) @%p5057 bra BB0_1605;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1aec8 (main.1.sm_70.ptx:16436) shfl.sync.idx.b32 %r3682|%p2557, %r17526, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 804 (potential) branch divergence @  PC=0x1aee8 (main.1.sm_70.ptx:16440) @%p5057 bra BB0_1607;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1af50 (main.1.sm_70.ptx:16456) add.s32 %r24923, %r24923, 1;
GPGPU-Sim PTX: 805 (potential) branch divergence @  PC=0x1af60 (main.1.sm_70.ptx:16458) @%p5061 bra BB0_1599;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1af68 (main.1.sm_70.ptx:16460) xor.b32 %r17589, %r6037, 160;
GPGPU-Sim PTX: 806 (potential) branch divergence @  PC=0x1aff0 (main.1.sm_70.ptx:16479) @%p5063 bra BB0_1611;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b058 (main.1.sm_70.ptx:16495) shfl.sync.idx.b32 %r3697|%p2565, %r17598, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 807 (potential) branch divergence @  PC=0x1b078 (main.1.sm_70.ptx:16499) @%p5063 bra BB0_1613;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b0e0 (main.1.sm_70.ptx:16515) shfl.sync.idx.b32 %r3701|%p2569, %r17598, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 808 (potential) branch divergence @  PC=0x1b100 (main.1.sm_70.ptx:16519) @%p5063 bra BB0_1615;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b168 (main.1.sm_70.ptx:16535) shfl.sync.idx.b32 %r3705|%p2573, %r17598, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 809 (potential) branch divergence @  PC=0x1b188 (main.1.sm_70.ptx:16539) @%p5063 bra BB0_1617;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b1f0 (main.1.sm_70.ptx:16555) add.s32 %r24924, %r24924, 1;
GPGPU-Sim PTX: 810 (potential) branch divergence @  PC=0x1b200 (main.1.sm_70.ptx:16557) @%p5067 bra BB0_1609;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b208 (main.1.sm_70.ptx:16559) xor.b32 %r17661, %r6037, 161;
GPGPU-Sim PTX: 811 (potential) branch divergence @  PC=0x1b290 (main.1.sm_70.ptx:16578) @%p5069 bra BB0_1621;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b2f8 (main.1.sm_70.ptx:16594) shfl.sync.idx.b32 %r3720|%p2581, %r17670, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 812 (potential) branch divergence @  PC=0x1b318 (main.1.sm_70.ptx:16598) @%p5069 bra BB0_1623;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b380 (main.1.sm_70.ptx:16614) shfl.sync.idx.b32 %r3724|%p2585, %r17670, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 813 (potential) branch divergence @  PC=0x1b3a0 (main.1.sm_70.ptx:16618) @%p5069 bra BB0_1625;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b408 (main.1.sm_70.ptx:16634) shfl.sync.idx.b32 %r3728|%p2589, %r17670, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 814 (potential) branch divergence @  PC=0x1b428 (main.1.sm_70.ptx:16638) @%p5069 bra BB0_1627;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b490 (main.1.sm_70.ptx:16654) add.s32 %r24925, %r24925, 1;
GPGPU-Sim PTX: 815 (potential) branch divergence @  PC=0x1b4a0 (main.1.sm_70.ptx:16656) @%p5073 bra BB0_1619;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b4a8 (main.1.sm_70.ptx:16658) xor.b32 %r17733, %r6037, 162;
GPGPU-Sim PTX: 816 (potential) branch divergence @  PC=0x1b530 (main.1.sm_70.ptx:16677) @%p5075 bra BB0_1631;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b598 (main.1.sm_70.ptx:16693) shfl.sync.idx.b32 %r3743|%p2597, %r17742, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 817 (potential) branch divergence @  PC=0x1b5b8 (main.1.sm_70.ptx:16697) @%p5075 bra BB0_1633;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b620 (main.1.sm_70.ptx:16713) shfl.sync.idx.b32 %r3747|%p2601, %r17742, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 818 (potential) branch divergence @  PC=0x1b640 (main.1.sm_70.ptx:16717) @%p5075 bra BB0_1635;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b6a8 (main.1.sm_70.ptx:16733) shfl.sync.idx.b32 %r3751|%p2605, %r17742, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 819 (potential) branch divergence @  PC=0x1b6c8 (main.1.sm_70.ptx:16737) @%p5075 bra BB0_1637;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b730 (main.1.sm_70.ptx:16753) add.s32 %r24926, %r24926, 1;
GPGPU-Sim PTX: 820 (potential) branch divergence @  PC=0x1b740 (main.1.sm_70.ptx:16755) @%p5079 bra BB0_1629;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b748 (main.1.sm_70.ptx:16757) xor.b32 %r17805, %r6037, 163;
GPGPU-Sim PTX: 821 (potential) branch divergence @  PC=0x1b7d0 (main.1.sm_70.ptx:16776) @%p5081 bra BB0_1641;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b838 (main.1.sm_70.ptx:16792) shfl.sync.idx.b32 %r3766|%p2613, %r17814, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 822 (potential) branch divergence @  PC=0x1b858 (main.1.sm_70.ptx:16796) @%p5081 bra BB0_1643;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b8c0 (main.1.sm_70.ptx:16812) shfl.sync.idx.b32 %r3770|%p2617, %r17814, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 823 (potential) branch divergence @  PC=0x1b8e0 (main.1.sm_70.ptx:16816) @%p5081 bra BB0_1645;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b948 (main.1.sm_70.ptx:16832) shfl.sync.idx.b32 %r3774|%p2621, %r17814, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 824 (potential) branch divergence @  PC=0x1b968 (main.1.sm_70.ptx:16836) @%p5081 bra BB0_1647;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b9d0 (main.1.sm_70.ptx:16852) add.s32 %r24927, %r24927, 1;
GPGPU-Sim PTX: 825 (potential) branch divergence @  PC=0x1b9e0 (main.1.sm_70.ptx:16854) @%p5085 bra BB0_1639;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b9e8 (main.1.sm_70.ptx:16856) xor.b32 %r17877, %r6037, 164;
GPGPU-Sim PTX: 826 (potential) branch divergence @  PC=0x1ba70 (main.1.sm_70.ptx:16875) @%p5087 bra BB0_1651;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1bad8 (main.1.sm_70.ptx:16891) shfl.sync.idx.b32 %r3789|%p2629, %r17886, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 827 (potential) branch divergence @  PC=0x1baf8 (main.1.sm_70.ptx:16895) @%p5087 bra BB0_1653;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1bb60 (main.1.sm_70.ptx:16911) shfl.sync.idx.b32 %r3793|%p2633, %r17886, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 828 (potential) branch divergence @  PC=0x1bb80 (main.1.sm_70.ptx:16915) @%p5087 bra BB0_1655;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1bbe8 (main.1.sm_70.ptx:16931) shfl.sync.idx.b32 %r3797|%p2637, %r17886, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 829 (potential) branch divergence @  PC=0x1bc08 (main.1.sm_70.ptx:16935) @%p5087 bra BB0_1657;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1bc70 (main.1.sm_70.ptx:16951) add.s32 %r24928, %r24928, 1;
GPGPU-Sim PTX: 830 (potential) branch divergence @  PC=0x1bc80 (main.1.sm_70.ptx:16953) @%p5091 bra BB0_1649;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1bc88 (main.1.sm_70.ptx:16955) xor.b32 %r17949, %r6037, 165;
GPGPU-Sim PTX: 831 (potential) branch divergence @  PC=0x1bd10 (main.1.sm_70.ptx:16974) @%p5093 bra BB0_1661;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1bd78 (main.1.sm_70.ptx:16990) shfl.sync.idx.b32 %r3812|%p2645, %r17958, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 832 (potential) branch divergence @  PC=0x1bd98 (main.1.sm_70.ptx:16994) @%p5093 bra BB0_1663;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1be00 (main.1.sm_70.ptx:17010) shfl.sync.idx.b32 %r3816|%p2649, %r17958, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 833 (potential) branch divergence @  PC=0x1be20 (main.1.sm_70.ptx:17014) @%p5093 bra BB0_1665;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1be88 (main.1.sm_70.ptx:17030) shfl.sync.idx.b32 %r3820|%p2653, %r17958, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 834 (potential) branch divergence @  PC=0x1bea8 (main.1.sm_70.ptx:17034) @%p5093 bra BB0_1667;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1bf10 (main.1.sm_70.ptx:17050) add.s32 %r24929, %r24929, 1;
GPGPU-Sim PTX: 835 (potential) branch divergence @  PC=0x1bf20 (main.1.sm_70.ptx:17052) @%p5097 bra BB0_1659;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1bf28 (main.1.sm_70.ptx:17054) xor.b32 %r18021, %r6037, 166;
GPGPU-Sim PTX: 836 (potential) branch divergence @  PC=0x1bfb0 (main.1.sm_70.ptx:17073) @%p5099 bra BB0_1671;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c018 (main.1.sm_70.ptx:17089) shfl.sync.idx.b32 %r3835|%p2661, %r18030, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 837 (potential) branch divergence @  PC=0x1c038 (main.1.sm_70.ptx:17093) @%p5099 bra BB0_1673;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c0a0 (main.1.sm_70.ptx:17109) shfl.sync.idx.b32 %r3839|%p2665, %r18030, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 838 (potential) branch divergence @  PC=0x1c0c0 (main.1.sm_70.ptx:17113) @%p5099 bra BB0_1675;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c128 (main.1.sm_70.ptx:17129) shfl.sync.idx.b32 %r3843|%p2669, %r18030, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 839 (potential) branch divergence @  PC=0x1c148 (main.1.sm_70.ptx:17133) @%p5099 bra BB0_1677;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c1b0 (main.1.sm_70.ptx:17149) add.s32 %r24930, %r24930, 1;
GPGPU-Sim PTX: 840 (potential) branch divergence @  PC=0x1c1c0 (main.1.sm_70.ptx:17151) @%p5103 bra BB0_1669;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c1c8 (main.1.sm_70.ptx:17153) xor.b32 %r18093, %r6037, 167;
GPGPU-Sim PTX: 841 (potential) branch divergence @  PC=0x1c250 (main.1.sm_70.ptx:17172) @%p5105 bra BB0_1681;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c2b8 (main.1.sm_70.ptx:17188) shfl.sync.idx.b32 %r3858|%p2677, %r18102, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 842 (potential) branch divergence @  PC=0x1c2d8 (main.1.sm_70.ptx:17192) @%p5105 bra BB0_1683;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c340 (main.1.sm_70.ptx:17208) shfl.sync.idx.b32 %r3862|%p2681, %r18102, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 843 (potential) branch divergence @  PC=0x1c360 (main.1.sm_70.ptx:17212) @%p5105 bra BB0_1685;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c3c8 (main.1.sm_70.ptx:17228) shfl.sync.idx.b32 %r3866|%p2685, %r18102, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 844 (potential) branch divergence @  PC=0x1c3e8 (main.1.sm_70.ptx:17232) @%p5105 bra BB0_1687;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c450 (main.1.sm_70.ptx:17248) add.s32 %r24931, %r24931, 1;
GPGPU-Sim PTX: 845 (potential) branch divergence @  PC=0x1c460 (main.1.sm_70.ptx:17250) @%p5109 bra BB0_1679;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c468 (main.1.sm_70.ptx:17252) xor.b32 %r18165, %r6037, 168;
GPGPU-Sim PTX: 846 (potential) branch divergence @  PC=0x1c4f0 (main.1.sm_70.ptx:17271) @%p5111 bra BB0_1691;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c558 (main.1.sm_70.ptx:17287) shfl.sync.idx.b32 %r3881|%p2693, %r18174, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 847 (potential) branch divergence @  PC=0x1c578 (main.1.sm_70.ptx:17291) @%p5111 bra BB0_1693;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c5e0 (main.1.sm_70.ptx:17307) shfl.sync.idx.b32 %r3885|%p2697, %r18174, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 848 (potential) branch divergence @  PC=0x1c600 (main.1.sm_70.ptx:17311) @%p5111 bra BB0_1695;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c668 (main.1.sm_70.ptx:17327) shfl.sync.idx.b32 %r3889|%p2701, %r18174, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 849 (potential) branch divergence @  PC=0x1c688 (main.1.sm_70.ptx:17331) @%p5111 bra BB0_1697;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c6f0 (main.1.sm_70.ptx:17347) add.s32 %r24932, %r24932, 1;
GPGPU-Sim PTX: 850 (potential) branch divergence @  PC=0x1c700 (main.1.sm_70.ptx:17349) @%p5115 bra BB0_1689;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c708 (main.1.sm_70.ptx:17351) xor.b32 %r18237, %r6037, 169;
GPGPU-Sim PTX: 851 (potential) branch divergence @  PC=0x1c790 (main.1.sm_70.ptx:17370) @%p5117 bra BB0_1701;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c7f8 (main.1.sm_70.ptx:17386) shfl.sync.idx.b32 %r3904|%p2709, %r18246, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 852 (potential) branch divergence @  PC=0x1c818 (main.1.sm_70.ptx:17390) @%p5117 bra BB0_1703;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c880 (main.1.sm_70.ptx:17406) shfl.sync.idx.b32 %r3908|%p2713, %r18246, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 853 (potential) branch divergence @  PC=0x1c8a0 (main.1.sm_70.ptx:17410) @%p5117 bra BB0_1705;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c908 (main.1.sm_70.ptx:17426) shfl.sync.idx.b32 %r3912|%p2717, %r18246, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 854 (potential) branch divergence @  PC=0x1c928 (main.1.sm_70.ptx:17430) @%p5117 bra BB0_1707;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c990 (main.1.sm_70.ptx:17446) add.s32 %r24933, %r24933, 1;
GPGPU-Sim PTX: 855 (potential) branch divergence @  PC=0x1c9a0 (main.1.sm_70.ptx:17448) @%p5121 bra BB0_1699;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c9a8 (main.1.sm_70.ptx:17450) xor.b32 %r18309, %r6037, 170;
GPGPU-Sim PTX: 856 (potential) branch divergence @  PC=0x1ca30 (main.1.sm_70.ptx:17469) @%p5123 bra BB0_1711;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ca98 (main.1.sm_70.ptx:17485) shfl.sync.idx.b32 %r3927|%p2725, %r18318, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 857 (potential) branch divergence @  PC=0x1cab8 (main.1.sm_70.ptx:17489) @%p5123 bra BB0_1713;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1cb20 (main.1.sm_70.ptx:17505) shfl.sync.idx.b32 %r3931|%p2729, %r18318, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 858 (potential) branch divergence @  PC=0x1cb40 (main.1.sm_70.ptx:17509) @%p5123 bra BB0_1715;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1cba8 (main.1.sm_70.ptx:17525) shfl.sync.idx.b32 %r3935|%p2733, %r18318, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 859 (potential) branch divergence @  PC=0x1cbc8 (main.1.sm_70.ptx:17529) @%p5123 bra BB0_1717;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1cc30 (main.1.sm_70.ptx:17545) add.s32 %r24934, %r24934, 1;
GPGPU-Sim PTX: 860 (potential) branch divergence @  PC=0x1cc40 (main.1.sm_70.ptx:17547) @%p5127 bra BB0_1709;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1cc48 (main.1.sm_70.ptx:17549) xor.b32 %r18381, %r6037, 171;
GPGPU-Sim PTX: 861 (potential) branch divergence @  PC=0x1ccd0 (main.1.sm_70.ptx:17568) @%p5129 bra BB0_1721;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1cd38 (main.1.sm_70.ptx:17584) shfl.sync.idx.b32 %r3950|%p2741, %r18390, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 862 (potential) branch divergence @  PC=0x1cd58 (main.1.sm_70.ptx:17588) @%p5129 bra BB0_1723;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1cdc0 (main.1.sm_70.ptx:17604) shfl.sync.idx.b32 %r3954|%p2745, %r18390, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 863 (potential) branch divergence @  PC=0x1cde0 (main.1.sm_70.ptx:17608) @%p5129 bra BB0_1725;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ce48 (main.1.sm_70.ptx:17624) shfl.sync.idx.b32 %r3958|%p2749, %r18390, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 864 (potential) branch divergence @  PC=0x1ce68 (main.1.sm_70.ptx:17628) @%p5129 bra BB0_1727;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ced0 (main.1.sm_70.ptx:17644) add.s32 %r24935, %r24935, 1;
GPGPU-Sim PTX: 865 (potential) branch divergence @  PC=0x1cee0 (main.1.sm_70.ptx:17646) @%p5133 bra BB0_1719;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1cee8 (main.1.sm_70.ptx:17648) xor.b32 %r18453, %r6037, 172;
GPGPU-Sim PTX: 866 (potential) branch divergence @  PC=0x1cf70 (main.1.sm_70.ptx:17667) @%p5135 bra BB0_1731;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1cfd8 (main.1.sm_70.ptx:17683) shfl.sync.idx.b32 %r3973|%p2757, %r18462, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 867 (potential) branch divergence @  PC=0x1cff8 (main.1.sm_70.ptx:17687) @%p5135 bra BB0_1733;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d060 (main.1.sm_70.ptx:17703) shfl.sync.idx.b32 %r3977|%p2761, %r18462, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 868 (potential) branch divergence @  PC=0x1d080 (main.1.sm_70.ptx:17707) @%p5135 bra BB0_1735;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d0e8 (main.1.sm_70.ptx:17723) shfl.sync.idx.b32 %r3981|%p2765, %r18462, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 869 (potential) branch divergence @  PC=0x1d108 (main.1.sm_70.ptx:17727) @%p5135 bra BB0_1737;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d170 (main.1.sm_70.ptx:17743) add.s32 %r24936, %r24936, 1;
GPGPU-Sim PTX: 870 (potential) branch divergence @  PC=0x1d180 (main.1.sm_70.ptx:17745) @%p5139 bra BB0_1729;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d188 (main.1.sm_70.ptx:17747) xor.b32 %r18525, %r6037, 173;
GPGPU-Sim PTX: 871 (potential) branch divergence @  PC=0x1d210 (main.1.sm_70.ptx:17766) @%p5141 bra BB0_1741;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d278 (main.1.sm_70.ptx:17782) shfl.sync.idx.b32 %r3996|%p2773, %r18534, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 872 (potential) branch divergence @  PC=0x1d298 (main.1.sm_70.ptx:17786) @%p5141 bra BB0_1743;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d300 (main.1.sm_70.ptx:17802) shfl.sync.idx.b32 %r4000|%p2777, %r18534, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 873 (potential) branch divergence @  PC=0x1d320 (main.1.sm_70.ptx:17806) @%p5141 bra BB0_1745;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d388 (main.1.sm_70.ptx:17822) shfl.sync.idx.b32 %r4004|%p2781, %r18534, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 874 (potential) branch divergence @  PC=0x1d3a8 (main.1.sm_70.ptx:17826) @%p5141 bra BB0_1747;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d410 (main.1.sm_70.ptx:17842) add.s32 %r24937, %r24937, 1;
GPGPU-Sim PTX: 875 (potential) branch divergence @  PC=0x1d420 (main.1.sm_70.ptx:17844) @%p5145 bra BB0_1739;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d428 (main.1.sm_70.ptx:17846) xor.b32 %r18597, %r6037, 174;
GPGPU-Sim PTX: 876 (potential) branch divergence @  PC=0x1d4b0 (main.1.sm_70.ptx:17865) @%p5147 bra BB0_1751;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d518 (main.1.sm_70.ptx:17881) shfl.sync.idx.b32 %r4019|%p2789, %r18606, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 877 (potential) branch divergence @  PC=0x1d538 (main.1.sm_70.ptx:17885) @%p5147 bra BB0_1753;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d5a0 (main.1.sm_70.ptx:17901) shfl.sync.idx.b32 %r4023|%p2793, %r18606, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 878 (potential) branch divergence @  PC=0x1d5c0 (main.1.sm_70.ptx:17905) @%p5147 bra BB0_1755;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d628 (main.1.sm_70.ptx:17921) shfl.sync.idx.b32 %r4027|%p2797, %r18606, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 879 (potential) branch divergence @  PC=0x1d648 (main.1.sm_70.ptx:17925) @%p5147 bra BB0_1757;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d6b0 (main.1.sm_70.ptx:17941) add.s32 %r24938, %r24938, 1;
GPGPU-Sim PTX: 880 (potential) branch divergence @  PC=0x1d6c0 (main.1.sm_70.ptx:17943) @%p5151 bra BB0_1749;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d6c8 (main.1.sm_70.ptx:17945) xor.b32 %r18669, %r6037, 175;
GPGPU-Sim PTX: 881 (potential) branch divergence @  PC=0x1d750 (main.1.sm_70.ptx:17964) @%p5153 bra BB0_1761;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d7b8 (main.1.sm_70.ptx:17980) shfl.sync.idx.b32 %r4042|%p2805, %r18678, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 882 (potential) branch divergence @  PC=0x1d7d8 (main.1.sm_70.ptx:17984) @%p5153 bra BB0_1763;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d840 (main.1.sm_70.ptx:18000) shfl.sync.idx.b32 %r4046|%p2809, %r18678, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 883 (potential) branch divergence @  PC=0x1d860 (main.1.sm_70.ptx:18004) @%p5153 bra BB0_1765;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d8c8 (main.1.sm_70.ptx:18020) shfl.sync.idx.b32 %r4050|%p2813, %r18678, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 884 (potential) branch divergence @  PC=0x1d8e8 (main.1.sm_70.ptx:18024) @%p5153 bra BB0_1767;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d950 (main.1.sm_70.ptx:18040) add.s32 %r24939, %r24939, 1;
GPGPU-Sim PTX: 885 (potential) branch divergence @  PC=0x1d960 (main.1.sm_70.ptx:18042) @%p5157 bra BB0_1759;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d968 (main.1.sm_70.ptx:18044) xor.b32 %r18741, %r6037, 176;
GPGPU-Sim PTX: 886 (potential) branch divergence @  PC=0x1d9f0 (main.1.sm_70.ptx:18063) @%p5159 bra BB0_1771;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1da58 (main.1.sm_70.ptx:18079) shfl.sync.idx.b32 %r4065|%p2821, %r18750, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 887 (potential) branch divergence @  PC=0x1da78 (main.1.sm_70.ptx:18083) @%p5159 bra BB0_1773;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1dae0 (main.1.sm_70.ptx:18099) shfl.sync.idx.b32 %r4069|%p2825, %r18750, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 888 (potential) branch divergence @  PC=0x1db00 (main.1.sm_70.ptx:18103) @%p5159 bra BB0_1775;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1db68 (main.1.sm_70.ptx:18119) shfl.sync.idx.b32 %r4073|%p2829, %r18750, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 889 (potential) branch divergence @  PC=0x1db88 (main.1.sm_70.ptx:18123) @%p5159 bra BB0_1777;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1dbf0 (main.1.sm_70.ptx:18139) add.s32 %r24940, %r24940, 1;
GPGPU-Sim PTX: 890 (potential) branch divergence @  PC=0x1dc00 (main.1.sm_70.ptx:18141) @%p5163 bra BB0_1769;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1dc08 (main.1.sm_70.ptx:18143) xor.b32 %r18813, %r6037, 177;
GPGPU-Sim PTX: 891 (potential) branch divergence @  PC=0x1dc90 (main.1.sm_70.ptx:18162) @%p5165 bra BB0_1781;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1dcf8 (main.1.sm_70.ptx:18178) shfl.sync.idx.b32 %r4088|%p2837, %r18822, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 892 (potential) branch divergence @  PC=0x1dd18 (main.1.sm_70.ptx:18182) @%p5165 bra BB0_1783;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1dd80 (main.1.sm_70.ptx:18198) shfl.sync.idx.b32 %r4092|%p2841, %r18822, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 893 (potential) branch divergence @  PC=0x1dda0 (main.1.sm_70.ptx:18202) @%p5165 bra BB0_1785;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1de08 (main.1.sm_70.ptx:18218) shfl.sync.idx.b32 %r4096|%p2845, %r18822, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 894 (potential) branch divergence @  PC=0x1de28 (main.1.sm_70.ptx:18222) @%p5165 bra BB0_1787;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1de90 (main.1.sm_70.ptx:18238) add.s32 %r24941, %r24941, 1;
GPGPU-Sim PTX: 895 (potential) branch divergence @  PC=0x1dea0 (main.1.sm_70.ptx:18240) @%p5169 bra BB0_1779;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1dea8 (main.1.sm_70.ptx:18242) xor.b32 %r18885, %r6037, 178;
GPGPU-Sim PTX: 896 (potential) branch divergence @  PC=0x1df30 (main.1.sm_70.ptx:18261) @%p5171 bra BB0_1791;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1df98 (main.1.sm_70.ptx:18277) shfl.sync.idx.b32 %r4111|%p2853, %r18894, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 897 (potential) branch divergence @  PC=0x1dfb8 (main.1.sm_70.ptx:18281) @%p5171 bra BB0_1793;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e020 (main.1.sm_70.ptx:18297) shfl.sync.idx.b32 %r4115|%p2857, %r18894, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 898 (potential) branch divergence @  PC=0x1e040 (main.1.sm_70.ptx:18301) @%p5171 bra BB0_1795;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e0a8 (main.1.sm_70.ptx:18317) shfl.sync.idx.b32 %r4119|%p2861, %r18894, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 899 (potential) branch divergence @  PC=0x1e0c8 (main.1.sm_70.ptx:18321) @%p5171 bra BB0_1797;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e130 (main.1.sm_70.ptx:18337) add.s32 %r24942, %r24942, 1;
GPGPU-Sim PTX: 900 (potential) branch divergence @  PC=0x1e140 (main.1.sm_70.ptx:18339) @%p5175 bra BB0_1789;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e148 (main.1.sm_70.ptx:18341) xor.b32 %r18957, %r6037, 179;
GPGPU-Sim PTX: 901 (potential) branch divergence @  PC=0x1e1d0 (main.1.sm_70.ptx:18360) @%p5177 bra BB0_1801;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e238 (main.1.sm_70.ptx:18376) shfl.sync.idx.b32 %r4134|%p2869, %r18966, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 902 (potential) branch divergence @  PC=0x1e258 (main.1.sm_70.ptx:18380) @%p5177 bra BB0_1803;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e2c0 (main.1.sm_70.ptx:18396) shfl.sync.idx.b32 %r4138|%p2873, %r18966, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 903 (potential) branch divergence @  PC=0x1e2e0 (main.1.sm_70.ptx:18400) @%p5177 bra BB0_1805;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e348 (main.1.sm_70.ptx:18416) shfl.sync.idx.b32 %r4142|%p2877, %r18966, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 904 (potential) branch divergence @  PC=0x1e368 (main.1.sm_70.ptx:18420) @%p5177 bra BB0_1807;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e3d0 (main.1.sm_70.ptx:18436) add.s32 %r24943, %r24943, 1;
GPGPU-Sim PTX: 905 (potential) branch divergence @  PC=0x1e3e0 (main.1.sm_70.ptx:18438) @%p5181 bra BB0_1799;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e3e8 (main.1.sm_70.ptx:18440) xor.b32 %r19029, %r6037, 180;
GPGPU-Sim PTX: 906 (potential) branch divergence @  PC=0x1e470 (main.1.sm_70.ptx:18459) @%p5183 bra BB0_1811;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e4d8 (main.1.sm_70.ptx:18475) shfl.sync.idx.b32 %r4157|%p2885, %r19038, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 907 (potential) branch divergence @  PC=0x1e4f8 (main.1.sm_70.ptx:18479) @%p5183 bra BB0_1813;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e560 (main.1.sm_70.ptx:18495) shfl.sync.idx.b32 %r4161|%p2889, %r19038, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 908 (potential) branch divergence @  PC=0x1e580 (main.1.sm_70.ptx:18499) @%p5183 bra BB0_1815;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e5e8 (main.1.sm_70.ptx:18515) shfl.sync.idx.b32 %r4165|%p2893, %r19038, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 909 (potential) branch divergence @  PC=0x1e608 (main.1.sm_70.ptx:18519) @%p5183 bra BB0_1817;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e670 (main.1.sm_70.ptx:18535) add.s32 %r24944, %r24944, 1;
GPGPU-Sim PTX: 910 (potential) branch divergence @  PC=0x1e680 (main.1.sm_70.ptx:18537) @%p5187 bra BB0_1809;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e688 (main.1.sm_70.ptx:18539) xor.b32 %r19101, %r6037, 181;
GPGPU-Sim PTX: 911 (potential) branch divergence @  PC=0x1e710 (main.1.sm_70.ptx:18558) @%p5189 bra BB0_1821;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e778 (main.1.sm_70.ptx:18574) shfl.sync.idx.b32 %r4180|%p2901, %r19110, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 912 (potential) branch divergence @  PC=0x1e798 (main.1.sm_70.ptx:18578) @%p5189 bra BB0_1823;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e800 (main.1.sm_70.ptx:18594) shfl.sync.idx.b32 %r4184|%p2905, %r19110, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 913 (potential) branch divergence @  PC=0x1e820 (main.1.sm_70.ptx:18598) @%p5189 bra BB0_1825;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e888 (main.1.sm_70.ptx:18614) shfl.sync.idx.b32 %r4188|%p2909, %r19110, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 914 (potential) branch divergence @  PC=0x1e8a8 (main.1.sm_70.ptx:18618) @%p5189 bra BB0_1827;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e910 (main.1.sm_70.ptx:18634) add.s32 %r24945, %r24945, 1;
GPGPU-Sim PTX: 915 (potential) branch divergence @  PC=0x1e920 (main.1.sm_70.ptx:18636) @%p5193 bra BB0_1819;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e928 (main.1.sm_70.ptx:18638) xor.b32 %r19173, %r6037, 182;
GPGPU-Sim PTX: 916 (potential) branch divergence @  PC=0x1e9b0 (main.1.sm_70.ptx:18657) @%p5195 bra BB0_1831;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ea18 (main.1.sm_70.ptx:18673) shfl.sync.idx.b32 %r4203|%p2917, %r19182, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 917 (potential) branch divergence @  PC=0x1ea38 (main.1.sm_70.ptx:18677) @%p5195 bra BB0_1833;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1eaa0 (main.1.sm_70.ptx:18693) shfl.sync.idx.b32 %r4207|%p2921, %r19182, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 918 (potential) branch divergence @  PC=0x1eac0 (main.1.sm_70.ptx:18697) @%p5195 bra BB0_1835;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1eb28 (main.1.sm_70.ptx:18713) shfl.sync.idx.b32 %r4211|%p2925, %r19182, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 919 (potential) branch divergence @  PC=0x1eb48 (main.1.sm_70.ptx:18717) @%p5195 bra BB0_1837;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ebb0 (main.1.sm_70.ptx:18733) add.s32 %r24946, %r24946, 1;
GPGPU-Sim PTX: 920 (potential) branch divergence @  PC=0x1ebc0 (main.1.sm_70.ptx:18735) @%p5199 bra BB0_1829;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ebc8 (main.1.sm_70.ptx:18737) xor.b32 %r19245, %r6037, 183;
GPGPU-Sim PTX: 921 (potential) branch divergence @  PC=0x1ec50 (main.1.sm_70.ptx:18756) @%p5201 bra BB0_1841;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ecb8 (main.1.sm_70.ptx:18772) shfl.sync.idx.b32 %r4226|%p2933, %r19254, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 922 (potential) branch divergence @  PC=0x1ecd8 (main.1.sm_70.ptx:18776) @%p5201 bra BB0_1843;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ed40 (main.1.sm_70.ptx:18792) shfl.sync.idx.b32 %r4230|%p2937, %r19254, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 923 (potential) branch divergence @  PC=0x1ed60 (main.1.sm_70.ptx:18796) @%p5201 bra BB0_1845;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1edc8 (main.1.sm_70.ptx:18812) shfl.sync.idx.b32 %r4234|%p2941, %r19254, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 924 (potential) branch divergence @  PC=0x1ede8 (main.1.sm_70.ptx:18816) @%p5201 bra BB0_1847;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ee50 (main.1.sm_70.ptx:18832) add.s32 %r24947, %r24947, 1;
GPGPU-Sim PTX: 925 (potential) branch divergence @  PC=0x1ee60 (main.1.sm_70.ptx:18834) @%p5205 bra BB0_1839;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ee68 (main.1.sm_70.ptx:18836) xor.b32 %r19317, %r6037, 184;
GPGPU-Sim PTX: 926 (potential) branch divergence @  PC=0x1eef0 (main.1.sm_70.ptx:18855) @%p5207 bra BB0_1851;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ef58 (main.1.sm_70.ptx:18871) shfl.sync.idx.b32 %r4249|%p2949, %r19326, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 927 (potential) branch divergence @  PC=0x1ef78 (main.1.sm_70.ptx:18875) @%p5207 bra BB0_1853;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1efe0 (main.1.sm_70.ptx:18891) shfl.sync.idx.b32 %r4253|%p2953, %r19326, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 928 (potential) branch divergence @  PC=0x1f000 (main.1.sm_70.ptx:18895) @%p5207 bra BB0_1855;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f068 (main.1.sm_70.ptx:18911) shfl.sync.idx.b32 %r4257|%p2957, %r19326, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 929 (potential) branch divergence @  PC=0x1f088 (main.1.sm_70.ptx:18915) @%p5207 bra BB0_1857;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f0f0 (main.1.sm_70.ptx:18931) add.s32 %r24948, %r24948, 1;
GPGPU-Sim PTX: 930 (potential) branch divergence @  PC=0x1f100 (main.1.sm_70.ptx:18933) @%p5211 bra BB0_1849;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f108 (main.1.sm_70.ptx:18935) xor.b32 %r19389, %r6037, 185;
GPGPU-Sim PTX: 931 (potential) branch divergence @  PC=0x1f190 (main.1.sm_70.ptx:18954) @%p5213 bra BB0_1861;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f1f8 (main.1.sm_70.ptx:18970) shfl.sync.idx.b32 %r4272|%p2965, %r19398, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 932 (potential) branch divergence @  PC=0x1f218 (main.1.sm_70.ptx:18974) @%p5213 bra BB0_1863;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f280 (main.1.sm_70.ptx:18990) shfl.sync.idx.b32 %r4276|%p2969, %r19398, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 933 (potential) branch divergence @  PC=0x1f2a0 (main.1.sm_70.ptx:18994) @%p5213 bra BB0_1865;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f308 (main.1.sm_70.ptx:19010) shfl.sync.idx.b32 %r4280|%p2973, %r19398, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 934 (potential) branch divergence @  PC=0x1f328 (main.1.sm_70.ptx:19014) @%p5213 bra BB0_1867;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f390 (main.1.sm_70.ptx:19030) add.s32 %r24949, %r24949, 1;
GPGPU-Sim PTX: 935 (potential) branch divergence @  PC=0x1f3a0 (main.1.sm_70.ptx:19032) @%p5217 bra BB0_1859;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f3a8 (main.1.sm_70.ptx:19034) xor.b32 %r19461, %r6037, 186;
GPGPU-Sim PTX: 936 (potential) branch divergence @  PC=0x1f430 (main.1.sm_70.ptx:19053) @%p5219 bra BB0_1871;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f498 (main.1.sm_70.ptx:19069) shfl.sync.idx.b32 %r4295|%p2981, %r19470, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 937 (potential) branch divergence @  PC=0x1f4b8 (main.1.sm_70.ptx:19073) @%p5219 bra BB0_1873;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f520 (main.1.sm_70.ptx:19089) shfl.sync.idx.b32 %r4299|%p2985, %r19470, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 938 (potential) branch divergence @  PC=0x1f540 (main.1.sm_70.ptx:19093) @%p5219 bra BB0_1875;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f5a8 (main.1.sm_70.ptx:19109) shfl.sync.idx.b32 %r4303|%p2989, %r19470, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 939 (potential) branch divergence @  PC=0x1f5c8 (main.1.sm_70.ptx:19113) @%p5219 bra BB0_1877;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f630 (main.1.sm_70.ptx:19129) add.s32 %r24950, %r24950, 1;
GPGPU-Sim PTX: 940 (potential) branch divergence @  PC=0x1f640 (main.1.sm_70.ptx:19131) @%p5223 bra BB0_1869;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f648 (main.1.sm_70.ptx:19133) xor.b32 %r19533, %r6037, 187;
GPGPU-Sim PTX: 941 (potential) branch divergence @  PC=0x1f6d0 (main.1.sm_70.ptx:19152) @%p5225 bra BB0_1881;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f738 (main.1.sm_70.ptx:19168) shfl.sync.idx.b32 %r4318|%p2997, %r19542, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 942 (potential) branch divergence @  PC=0x1f758 (main.1.sm_70.ptx:19172) @%p5225 bra BB0_1883;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f7c0 (main.1.sm_70.ptx:19188) shfl.sync.idx.b32 %r4322|%p3001, %r19542, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 943 (potential) branch divergence @  PC=0x1f7e0 (main.1.sm_70.ptx:19192) @%p5225 bra BB0_1885;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f848 (main.1.sm_70.ptx:19208) shfl.sync.idx.b32 %r4326|%p3005, %r19542, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 944 (potential) branch divergence @  PC=0x1f868 (main.1.sm_70.ptx:19212) @%p5225 bra BB0_1887;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f8d0 (main.1.sm_70.ptx:19228) add.s32 %r24951, %r24951, 1;
GPGPU-Sim PTX: 945 (potential) branch divergence @  PC=0x1f8e0 (main.1.sm_70.ptx:19230) @%p5229 bra BB0_1879;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f8e8 (main.1.sm_70.ptx:19232) xor.b32 %r19605, %r6037, 188;
GPGPU-Sim PTX: 946 (potential) branch divergence @  PC=0x1f970 (main.1.sm_70.ptx:19251) @%p5231 bra BB0_1891;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f9d8 (main.1.sm_70.ptx:19267) shfl.sync.idx.b32 %r4341|%p3013, %r19614, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 947 (potential) branch divergence @  PC=0x1f9f8 (main.1.sm_70.ptx:19271) @%p5231 bra BB0_1893;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1fa60 (main.1.sm_70.ptx:19287) shfl.sync.idx.b32 %r4345|%p3017, %r19614, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 948 (potential) branch divergence @  PC=0x1fa80 (main.1.sm_70.ptx:19291) @%p5231 bra BB0_1895;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1fae8 (main.1.sm_70.ptx:19307) shfl.sync.idx.b32 %r4349|%p3021, %r19614, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 949 (potential) branch divergence @  PC=0x1fb08 (main.1.sm_70.ptx:19311) @%p5231 bra BB0_1897;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1fb70 (main.1.sm_70.ptx:19327) add.s32 %r24952, %r24952, 1;
GPGPU-Sim PTX: 950 (potential) branch divergence @  PC=0x1fb80 (main.1.sm_70.ptx:19329) @%p5235 bra BB0_1889;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1fb88 (main.1.sm_70.ptx:19331) xor.b32 %r19677, %r6037, 189;
GPGPU-Sim PTX: 951 (potential) branch divergence @  PC=0x1fc10 (main.1.sm_70.ptx:19350) @%p5237 bra BB0_1901;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1fc78 (main.1.sm_70.ptx:19366) shfl.sync.idx.b32 %r4364|%p3029, %r19686, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 952 (potential) branch divergence @  PC=0x1fc98 (main.1.sm_70.ptx:19370) @%p5237 bra BB0_1903;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1fd00 (main.1.sm_70.ptx:19386) shfl.sync.idx.b32 %r4368|%p3033, %r19686, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 953 (potential) branch divergence @  PC=0x1fd20 (main.1.sm_70.ptx:19390) @%p5237 bra BB0_1905;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1fd88 (main.1.sm_70.ptx:19406) shfl.sync.idx.b32 %r4372|%p3037, %r19686, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 954 (potential) branch divergence @  PC=0x1fda8 (main.1.sm_70.ptx:19410) @%p5237 bra BB0_1907;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1fe10 (main.1.sm_70.ptx:19426) add.s32 %r24953, %r24953, 1;
GPGPU-Sim PTX: 955 (potential) branch divergence @  PC=0x1fe20 (main.1.sm_70.ptx:19428) @%p5241 bra BB0_1899;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1fe28 (main.1.sm_70.ptx:19430) xor.b32 %r19749, %r6037, 190;
GPGPU-Sim PTX: 956 (potential) branch divergence @  PC=0x1feb0 (main.1.sm_70.ptx:19449) @%p5243 bra BB0_1911;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ff18 (main.1.sm_70.ptx:19465) shfl.sync.idx.b32 %r4387|%p3045, %r19758, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 957 (potential) branch divergence @  PC=0x1ff38 (main.1.sm_70.ptx:19469) @%p5243 bra BB0_1913;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ffa0 (main.1.sm_70.ptx:19485) shfl.sync.idx.b32 %r4391|%p3049, %r19758, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 958 (potential) branch divergence @  PC=0x1ffc0 (main.1.sm_70.ptx:19489) @%p5243 bra BB0_1915;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20028 (main.1.sm_70.ptx:19505) shfl.sync.idx.b32 %r4395|%p3053, %r19758, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 959 (potential) branch divergence @  PC=0x20048 (main.1.sm_70.ptx:19509) @%p5243 bra BB0_1917;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x200b0 (main.1.sm_70.ptx:19525) add.s32 %r24954, %r24954, 1;
GPGPU-Sim PTX: 960 (potential) branch divergence @  PC=0x200c0 (main.1.sm_70.ptx:19527) @%p5247 bra BB0_1909;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x200c8 (main.1.sm_70.ptx:19529) xor.b32 %r19821, %r6037, 191;
GPGPU-Sim PTX: 961 (potential) branch divergence @  PC=0x20150 (main.1.sm_70.ptx:19548) @%p5249 bra BB0_1921;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x201b8 (main.1.sm_70.ptx:19564) shfl.sync.idx.b32 %r4410|%p3061, %r19830, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 962 (potential) branch divergence @  PC=0x201d8 (main.1.sm_70.ptx:19568) @%p5249 bra BB0_1923;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20240 (main.1.sm_70.ptx:19584) shfl.sync.idx.b32 %r4414|%p3065, %r19830, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 963 (potential) branch divergence @  PC=0x20260 (main.1.sm_70.ptx:19588) @%p5249 bra BB0_1925;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x202c8 (main.1.sm_70.ptx:19604) shfl.sync.idx.b32 %r4418|%p3069, %r19830, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 964 (potential) branch divergence @  PC=0x202e8 (main.1.sm_70.ptx:19608) @%p5249 bra BB0_1927;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20350 (main.1.sm_70.ptx:19624) add.s32 %r24955, %r24955, 1;
GPGPU-Sim PTX: 965 (potential) branch divergence @  PC=0x20360 (main.1.sm_70.ptx:19626) @%p5253 bra BB0_1919;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20368 (main.1.sm_70.ptx:19628) xor.b32 %r19893, %r6037, 192;
GPGPU-Sim PTX: 966 (potential) branch divergence @  PC=0x203f0 (main.1.sm_70.ptx:19647) @%p5255 bra BB0_1931;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20458 (main.1.sm_70.ptx:19663) shfl.sync.idx.b32 %r4433|%p3077, %r19902, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 967 (potential) branch divergence @  PC=0x20478 (main.1.sm_70.ptx:19667) @%p5255 bra BB0_1933;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x204e0 (main.1.sm_70.ptx:19683) shfl.sync.idx.b32 %r4437|%p3081, %r19902, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 968 (potential) branch divergence @  PC=0x20500 (main.1.sm_70.ptx:19687) @%p5255 bra BB0_1935;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20568 (main.1.sm_70.ptx:19703) shfl.sync.idx.b32 %r4441|%p3085, %r19902, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 969 (potential) branch divergence @  PC=0x20588 (main.1.sm_70.ptx:19707) @%p5255 bra BB0_1937;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x205f0 (main.1.sm_70.ptx:19723) add.s32 %r24956, %r24956, 1;
GPGPU-Sim PTX: 970 (potential) branch divergence @  PC=0x20600 (main.1.sm_70.ptx:19725) @%p5259 bra BB0_1929;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20608 (main.1.sm_70.ptx:19727) xor.b32 %r19965, %r6037, 193;
GPGPU-Sim PTX: 971 (potential) branch divergence @  PC=0x20690 (main.1.sm_70.ptx:19746) @%p5261 bra BB0_1941;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x206f8 (main.1.sm_70.ptx:19762) shfl.sync.idx.b32 %r4456|%p3093, %r19974, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 972 (potential) branch divergence @  PC=0x20718 (main.1.sm_70.ptx:19766) @%p5261 bra BB0_1943;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20780 (main.1.sm_70.ptx:19782) shfl.sync.idx.b32 %r4460|%p3097, %r19974, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 973 (potential) branch divergence @  PC=0x207a0 (main.1.sm_70.ptx:19786) @%p5261 bra BB0_1945;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20808 (main.1.sm_70.ptx:19802) shfl.sync.idx.b32 %r4464|%p3101, %r19974, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 974 (potential) branch divergence @  PC=0x20828 (main.1.sm_70.ptx:19806) @%p5261 bra BB0_1947;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20890 (main.1.sm_70.ptx:19822) add.s32 %r24957, %r24957, 1;
GPGPU-Sim PTX: 975 (potential) branch divergence @  PC=0x208a0 (main.1.sm_70.ptx:19824) @%p5265 bra BB0_1939;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x208a8 (main.1.sm_70.ptx:19826) xor.b32 %r20037, %r6037, 194;
GPGPU-Sim PTX: 976 (potential) branch divergence @  PC=0x20930 (main.1.sm_70.ptx:19845) @%p5267 bra BB0_1951;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20998 (main.1.sm_70.ptx:19861) shfl.sync.idx.b32 %r4479|%p3109, %r20046, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 977 (potential) branch divergence @  PC=0x209b8 (main.1.sm_70.ptx:19865) @%p5267 bra BB0_1953;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20a20 (main.1.sm_70.ptx:19881) shfl.sync.idx.b32 %r4483|%p3113, %r20046, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 978 (potential) branch divergence @  PC=0x20a40 (main.1.sm_70.ptx:19885) @%p5267 bra BB0_1955;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20aa8 (main.1.sm_70.ptx:19901) shfl.sync.idx.b32 %r4487|%p3117, %r20046, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 979 (potential) branch divergence @  PC=0x20ac8 (main.1.sm_70.ptx:19905) @%p5267 bra BB0_1957;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20b30 (main.1.sm_70.ptx:19921) add.s32 %r24958, %r24958, 1;
GPGPU-Sim PTX: 980 (potential) branch divergence @  PC=0x20b40 (main.1.sm_70.ptx:19923) @%p5271 bra BB0_1949;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20b48 (main.1.sm_70.ptx:19925) xor.b32 %r20109, %r6037, 195;
GPGPU-Sim PTX: 981 (potential) branch divergence @  PC=0x20bd0 (main.1.sm_70.ptx:19944) @%p5273 bra BB0_1961;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20c38 (main.1.sm_70.ptx:19960) shfl.sync.idx.b32 %r4502|%p3125, %r20118, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 982 (potential) branch divergence @  PC=0x20c58 (main.1.sm_70.ptx:19964) @%p5273 bra BB0_1963;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20cc0 (main.1.sm_70.ptx:19980) shfl.sync.idx.b32 %r4506|%p3129, %r20118, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 983 (potential) branch divergence @  PC=0x20ce0 (main.1.sm_70.ptx:19984) @%p5273 bra BB0_1965;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20d48 (main.1.sm_70.ptx:20000) shfl.sync.idx.b32 %r4510|%p3133, %r20118, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 984 (potential) branch divergence @  PC=0x20d68 (main.1.sm_70.ptx:20004) @%p5273 bra BB0_1967;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20dd0 (main.1.sm_70.ptx:20020) add.s32 %r24959, %r24959, 1;
GPGPU-Sim PTX: 985 (potential) branch divergence @  PC=0x20de0 (main.1.sm_70.ptx:20022) @%p5277 bra BB0_1959;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20de8 (main.1.sm_70.ptx:20024) xor.b32 %r20181, %r6037, 196;
GPGPU-Sim PTX: 986 (potential) branch divergence @  PC=0x20e70 (main.1.sm_70.ptx:20043) @%p5279 bra BB0_1971;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20ed8 (main.1.sm_70.ptx:20059) shfl.sync.idx.b32 %r4525|%p3141, %r20190, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 987 (potential) branch divergence @  PC=0x20ef8 (main.1.sm_70.ptx:20063) @%p5279 bra BB0_1973;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20f60 (main.1.sm_70.ptx:20079) shfl.sync.idx.b32 %r4529|%p3145, %r20190, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 988 (potential) branch divergence @  PC=0x20f80 (main.1.sm_70.ptx:20083) @%p5279 bra BB0_1975;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20fe8 (main.1.sm_70.ptx:20099) shfl.sync.idx.b32 %r4533|%p3149, %r20190, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 989 (potential) branch divergence @  PC=0x21008 (main.1.sm_70.ptx:20103) @%p5279 bra BB0_1977;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21070 (main.1.sm_70.ptx:20119) add.s32 %r24960, %r24960, 1;
GPGPU-Sim PTX: 990 (potential) branch divergence @  PC=0x21080 (main.1.sm_70.ptx:20121) @%p5283 bra BB0_1969;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21088 (main.1.sm_70.ptx:20123) xor.b32 %r20253, %r6037, 197;
GPGPU-Sim PTX: 991 (potential) branch divergence @  PC=0x21110 (main.1.sm_70.ptx:20142) @%p5285 bra BB0_1981;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21178 (main.1.sm_70.ptx:20158) shfl.sync.idx.b32 %r4548|%p3157, %r20262, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 992 (potential) branch divergence @  PC=0x21198 (main.1.sm_70.ptx:20162) @%p5285 bra BB0_1983;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21200 (main.1.sm_70.ptx:20178) shfl.sync.idx.b32 %r4552|%p3161, %r20262, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 993 (potential) branch divergence @  PC=0x21220 (main.1.sm_70.ptx:20182) @%p5285 bra BB0_1985;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21288 (main.1.sm_70.ptx:20198) shfl.sync.idx.b32 %r4556|%p3165, %r20262, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 994 (potential) branch divergence @  PC=0x212a8 (main.1.sm_70.ptx:20202) @%p5285 bra BB0_1987;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21310 (main.1.sm_70.ptx:20218) add.s32 %r24961, %r24961, 1;
GPGPU-Sim PTX: 995 (potential) branch divergence @  PC=0x21320 (main.1.sm_70.ptx:20220) @%p5289 bra BB0_1979;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21328 (main.1.sm_70.ptx:20222) xor.b32 %r20325, %r6037, 198;
GPGPU-Sim PTX: 996 (potential) branch divergence @  PC=0x213b0 (main.1.sm_70.ptx:20241) @%p5291 bra BB0_1991;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21418 (main.1.sm_70.ptx:20257) shfl.sync.idx.b32 %r4571|%p3173, %r20334, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 997 (potential) branch divergence @  PC=0x21438 (main.1.sm_70.ptx:20261) @%p5291 bra BB0_1993;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x214a0 (main.1.sm_70.ptx:20277) shfl.sync.idx.b32 %r4575|%p3177, %r20334, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 998 (potential) branch divergence @  PC=0x214c0 (main.1.sm_70.ptx:20281) @%p5291 bra BB0_1995;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21528 (main.1.sm_70.ptx:20297) shfl.sync.idx.b32 %r4579|%p3181, %r20334, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 999 (potential) branch divergence @  PC=0x21548 (main.1.sm_70.ptx:20301) @%p5291 bra BB0_1997;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x215b0 (main.1.sm_70.ptx:20317) add.s32 %r24962, %r24962, 1;
GPGPU-Sim PTX: 1000 (potential) branch divergence @  PC=0x215c0 (main.1.sm_70.ptx:20319) @%p5295 bra BB0_1989;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x215c8 (main.1.sm_70.ptx:20321) xor.b32 %r20397, %r6037, 199;
GPGPU-Sim PTX: 1001 (potential) branch divergence @  PC=0x21650 (main.1.sm_70.ptx:20340) @%p5297 bra BB0_2001;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x216b8 (main.1.sm_70.ptx:20356) shfl.sync.idx.b32 %r4594|%p3189, %r20406, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 1002 (potential) branch divergence @  PC=0x216d8 (main.1.sm_70.ptx:20360) @%p5297 bra BB0_2003;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21740 (main.1.sm_70.ptx:20376) shfl.sync.idx.b32 %r4598|%p3193, %r20406, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 1003 (potential) branch divergence @  PC=0x21760 (main.1.sm_70.ptx:20380) @%p5297 bra BB0_2005;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x217c8 (main.1.sm_70.ptx:20396) shfl.sync.idx.b32 %r4602|%p3197, %r20406, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 1004 (potential) branch divergence @  PC=0x217e8 (main.1.sm_70.ptx:20400) @%p5297 bra BB0_2007;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21850 (main.1.sm_70.ptx:20416) add.s32 %r24963, %r24963, 1;
GPGPU-Sim PTX: 1005 (potential) branch divergence @  PC=0x21860 (main.1.sm_70.ptx:20418) @%p5301 bra BB0_1999;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21868 (main.1.sm_70.ptx:20420) xor.b32 %r20469, %r6037, 200;
GPGPU-Sim PTX: 1006 (potential) branch divergence @  PC=0x218f0 (main.1.sm_70.ptx:20439) @%p5303 bra BB0_2011;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21958 (main.1.sm_70.ptx:20455) shfl.sync.idx.b32 %r4617|%p3205, %r20478, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 1007 (potential) branch divergence @  PC=0x21978 (main.1.sm_70.ptx:20459) @%p5303 bra BB0_2013;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x219e0 (main.1.sm_70.ptx:20475) shfl.sync.idx.b32 %r4621|%p3209, %r20478, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 1008 (potential) branch divergence @  PC=0x21a00 (main.1.sm_70.ptx:20479) @%p5303 bra BB0_2015;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21a68 (main.1.sm_70.ptx:20495) shfl.sync.idx.b32 %r4625|%p3213, %r20478, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 1009 (potential) branch divergence @  PC=0x21a88 (main.1.sm_70.ptx:20499) @%p5303 bra BB0_2017;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21af0 (main.1.sm_70.ptx:20515) add.s32 %r24964, %r24964, 1;
GPGPU-Sim PTX: 1010 (potential) branch divergence @  PC=0x21b00 (main.1.sm_70.ptx:20517) @%p5307 bra BB0_2009;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21b08 (main.1.sm_70.ptx:20519) xor.b32 %r20541, %r6037, 201;
GPGPU-Sim PTX: 1011 (potential) branch divergence @  PC=0x21b90 (main.1.sm_70.ptx:20538) @%p5309 bra BB0_2021;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21bf8 (main.1.sm_70.ptx:20554) shfl.sync.idx.b32 %r4640|%p3221, %r20550, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 1012 (potential) branch divergence @  PC=0x21c18 (main.1.sm_70.ptx:20558) @%p5309 bra BB0_2023;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21c80 (main.1.sm_70.ptx:20574) shfl.sync.idx.b32 %r4644|%p3225, %r20550, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 1013 (potential) branch divergence @  PC=0x21ca0 (main.1.sm_70.ptx:20578) @%p5309 bra BB0_2025;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21d08 (main.1.sm_70.ptx:20594) shfl.sync.idx.b32 %r4648|%p3229, %r20550, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 1014 (potential) branch divergence @  PC=0x21d28 (main.1.sm_70.ptx:20598) @%p5309 bra BB0_2027;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21d90 (main.1.sm_70.ptx:20614) add.s32 %r24965, %r24965, 1;
GPGPU-Sim PTX: 1015 (potential) branch divergence @  PC=0x21da0 (main.1.sm_70.ptx:20616) @%p5313 bra BB0_2019;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21da8 (main.1.sm_70.ptx:20618) xor.b32 %r20613, %r6037, 202;
GPGPU-Sim PTX: 1016 (potential) branch divergence @  PC=0x21e30 (main.1.sm_70.ptx:20637) @%p5315 bra BB0_2031;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21e98 (main.1.sm_70.ptx:20653) shfl.sync.idx.b32 %r4663|%p3237, %r20622, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 1017 (potential) branch divergence @  PC=0x21eb8 (main.1.sm_70.ptx:20657) @%p5315 bra BB0_2033;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21f20 (main.1.sm_70.ptx:20673) shfl.sync.idx.b32 %r4667|%p3241, %r20622, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 1018 (potential) branch divergence @  PC=0x21f40 (main.1.sm_70.ptx:20677) @%p5315 bra BB0_2035;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21fa8 (main.1.sm_70.ptx:20693) shfl.sync.idx.b32 %r4671|%p3245, %r20622, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 1019 (potential) branch divergence @  PC=0x21fc8 (main.1.sm_70.ptx:20697) @%p5315 bra BB0_2037;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22030 (main.1.sm_70.ptx:20713) add.s32 %r24966, %r24966, 1;
GPGPU-Sim PTX: 1020 (potential) branch divergence @  PC=0x22040 (main.1.sm_70.ptx:20715) @%p5319 bra BB0_2029;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22048 (main.1.sm_70.ptx:20717) xor.b32 %r20685, %r6037, 203;
GPGPU-Sim PTX: 1021 (potential) branch divergence @  PC=0x220d0 (main.1.sm_70.ptx:20736) @%p5321 bra BB0_2041;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22138 (main.1.sm_70.ptx:20752) shfl.sync.idx.b32 %r4686|%p3253, %r20694, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 1022 (potential) branch divergence @  PC=0x22158 (main.1.sm_70.ptx:20756) @%p5321 bra BB0_2043;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x221c0 (main.1.sm_70.ptx:20772) shfl.sync.idx.b32 %r4690|%p3257, %r20694, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 1023 (potential) branch divergence @  PC=0x221e0 (main.1.sm_70.ptx:20776) @%p5321 bra BB0_2045;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22248 (main.1.sm_70.ptx:20792) shfl.sync.idx.b32 %r4694|%p3261, %r20694, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 1024 (potential) branch divergence @  PC=0x22268 (main.1.sm_70.ptx:20796) @%p5321 bra BB0_2047;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x222d0 (main.1.sm_70.ptx:20812) add.s32 %r24967, %r24967, 1;
GPGPU-Sim PTX: 1025 (potential) branch divergence @  PC=0x222e0 (main.1.sm_70.ptx:20814) @%p5325 bra BB0_2039;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x222e8 (main.1.sm_70.ptx:20816) xor.b32 %r20757, %r6037, 204;
GPGPU-Sim PTX: 1026 (potential) branch divergence @  PC=0x22370 (main.1.sm_70.ptx:20835) @%p5327 bra BB0_2051;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x223d8 (main.1.sm_70.ptx:20851) shfl.sync.idx.b32 %r4709|%p3269, %r20766, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 1027 (potential) branch divergence @  PC=0x223f8 (main.1.sm_70.ptx:20855) @%p5327 bra BB0_2053;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22460 (main.1.sm_70.ptx:20871) shfl.sync.idx.b32 %r4713|%p3273, %r20766, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 1028 (potential) branch divergence @  PC=0x22480 (main.1.sm_70.ptx:20875) @%p5327 bra BB0_2055;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x224e8 (main.1.sm_70.ptx:20891) shfl.sync.idx.b32 %r4717|%p3277, %r20766, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 1029 (potential) branch divergence @  PC=0x22508 (main.1.sm_70.ptx:20895) @%p5327 bra BB0_2057;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22570 (main.1.sm_70.ptx:20911) add.s32 %r24968, %r24968, 1;
GPGPU-Sim PTX: 1030 (potential) branch divergence @  PC=0x22580 (main.1.sm_70.ptx:20913) @%p5331 bra BB0_2049;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22588 (main.1.sm_70.ptx:20915) xor.b32 %r20829, %r6037, 205;
GPGPU-Sim PTX: 1031 (potential) branch divergence @  PC=0x22610 (main.1.sm_70.ptx:20934) @%p5333 bra BB0_2061;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22678 (main.1.sm_70.ptx:20950) shfl.sync.idx.b32 %r4732|%p3285, %r20838, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 1032 (potential) branch divergence @  PC=0x22698 (main.1.sm_70.ptx:20954) @%p5333 bra BB0_2063;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22700 (main.1.sm_70.ptx:20970) shfl.sync.idx.b32 %r4736|%p3289, %r20838, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 1033 (potential) branch divergence @  PC=0x22720 (main.1.sm_70.ptx:20974) @%p5333 bra BB0_2065;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22788 (main.1.sm_70.ptx:20990) shfl.sync.idx.b32 %r4740|%p3293, %r20838, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 1034 (potential) branch divergence @  PC=0x227a8 (main.1.sm_70.ptx:20994) @%p5333 bra BB0_2067;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22810 (main.1.sm_70.ptx:21010) add.s32 %r24969, %r24969, 1;
GPGPU-Sim PTX: 1035 (potential) branch divergence @  PC=0x22820 (main.1.sm_70.ptx:21012) @%p5337 bra BB0_2059;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22828 (main.1.sm_70.ptx:21014) xor.b32 %r20901, %r6037, 206;
GPGPU-Sim PTX: 1036 (potential) branch divergence @  PC=0x228b0 (main.1.sm_70.ptx:21033) @%p5339 bra BB0_2071;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22918 (main.1.sm_70.ptx:21049) shfl.sync.idx.b32 %r4755|%p3301, %r20910, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 1037 (potential) branch divergence @  PC=0x22938 (main.1.sm_70.ptx:21053) @%p5339 bra BB0_2073;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x229a0 (main.1.sm_70.ptx:21069) shfl.sync.idx.b32 %r4759|%p3305, %r20910, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 1038 (potential) branch divergence @  PC=0x229c0 (main.1.sm_70.ptx:21073) @%p5339 bra BB0_2075;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22a28 (main.1.sm_70.ptx:21089) shfl.sync.idx.b32 %r4763|%p3309, %r20910, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 1039 (potential) branch divergence @  PC=0x22a48 (main.1.sm_70.ptx:21093) @%p5339 bra BB0_2077;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22ab0 (main.1.sm_70.ptx:21109) add.s32 %r24970, %r24970, 1;
GPGPU-Sim PTX: 1040 (potential) branch divergence @  PC=0x22ac0 (main.1.sm_70.ptx:21111) @%p5343 bra BB0_2069;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22ac8 (main.1.sm_70.ptx:21113) xor.b32 %r20973, %r6037, 207;
GPGPU-Sim PTX: 1041 (potential) branch divergence @  PC=0x22b50 (main.1.sm_70.ptx:21132) @%p5345 bra BB0_2081;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22bb8 (main.1.sm_70.ptx:21148) shfl.sync.idx.b32 %r4778|%p3317, %r20982, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 1042 (potential) branch divergence @  PC=0x22bd8 (main.1.sm_70.ptx:21152) @%p5345 bra BB0_2083;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22c40 (main.1.sm_70.ptx:21168) shfl.sync.idx.b32 %r4782|%p3321, %r20982, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 1043 (potential) branch divergence @  PC=0x22c60 (main.1.sm_70.ptx:21172) @%p5345 bra BB0_2085;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22cc8 (main.1.sm_70.ptx:21188) shfl.sync.idx.b32 %r4786|%p3325, %r20982, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 1044 (potential) branch divergence @  PC=0x22ce8 (main.1.sm_70.ptx:21192) @%p5345 bra BB0_2087;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22d50 (main.1.sm_70.ptx:21208) add.s32 %r24971, %r24971, 1;
GPGPU-Sim PTX: 1045 (potential) branch divergence @  PC=0x22d60 (main.1.sm_70.ptx:21210) @%p5349 bra BB0_2079;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22d68 (main.1.sm_70.ptx:21212) xor.b32 %r21045, %r6037, 208;
GPGPU-Sim PTX: 1046 (potential) branch divergence @  PC=0x22df0 (main.1.sm_70.ptx:21231) @%p5351 bra BB0_2091;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22e58 (main.1.sm_70.ptx:21247) shfl.sync.idx.b32 %r4801|%p3333, %r21054, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 1047 (potential) branch divergence @  PC=0x22e78 (main.1.sm_70.ptx:21251) @%p5351 bra BB0_2093;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22ee0 (main.1.sm_70.ptx:21267) shfl.sync.idx.b32 %r4805|%p3337, %r21054, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 1048 (potential) branch divergence @  PC=0x22f00 (main.1.sm_70.ptx:21271) @%p5351 bra BB0_2095;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22f68 (main.1.sm_70.ptx:21287) shfl.sync.idx.b32 %r4809|%p3341, %r21054, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 1049 (potential) branch divergence @  PC=0x22f88 (main.1.sm_70.ptx:21291) @%p5351 bra BB0_2097;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22ff0 (main.1.sm_70.ptx:21307) add.s32 %r24972, %r24972, 1;
GPGPU-Sim PTX: 1050 (potential) branch divergence @  PC=0x23000 (main.1.sm_70.ptx:21309) @%p5355 bra BB0_2089;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23008 (main.1.sm_70.ptx:21311) xor.b32 %r21117, %r6037, 209;
GPGPU-Sim PTX: 1051 (potential) branch divergence @  PC=0x23090 (main.1.sm_70.ptx:21330) @%p5357 bra BB0_2101;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x230f8 (main.1.sm_70.ptx:21346) shfl.sync.idx.b32 %r4824|%p3349, %r21126, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 1052 (potential) branch divergence @  PC=0x23118 (main.1.sm_70.ptx:21350) @%p5357 bra BB0_2103;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23180 (main.1.sm_70.ptx:21366) shfl.sync.idx.b32 %r4828|%p3353, %r21126, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 1053 (potential) branch divergence @  PC=0x231a0 (main.1.sm_70.ptx:21370) @%p5357 bra BB0_2105;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23208 (main.1.sm_70.ptx:21386) shfl.sync.idx.b32 %r4832|%p3357, %r21126, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 1054 (potential) branch divergence @  PC=0x23228 (main.1.sm_70.ptx:21390) @%p5357 bra BB0_2107;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23290 (main.1.sm_70.ptx:21406) add.s32 %r24973, %r24973, 1;
GPGPU-Sim PTX: 1055 (potential) branch divergence @  PC=0x232a0 (main.1.sm_70.ptx:21408) @%p5361 bra BB0_2099;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x232a8 (main.1.sm_70.ptx:21410) xor.b32 %r21189, %r6037, 210;
GPGPU-Sim PTX: 1056 (potential) branch divergence @  PC=0x23330 (main.1.sm_70.ptx:21429) @%p5363 bra BB0_2111;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23398 (main.1.sm_70.ptx:21445) shfl.sync.idx.b32 %r4847|%p3365, %r21198, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 1057 (potential) branch divergence @  PC=0x233b8 (main.1.sm_70.ptx:21449) @%p5363 bra BB0_2113;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23420 (main.1.sm_70.ptx:21465) shfl.sync.idx.b32 %r4851|%p3369, %r21198, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 1058 (potential) branch divergence @  PC=0x23440 (main.1.sm_70.ptx:21469) @%p5363 bra BB0_2115;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x234a8 (main.1.sm_70.ptx:21485) shfl.sync.idx.b32 %r4855|%p3373, %r21198, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 1059 (potential) branch divergence @  PC=0x234c8 (main.1.sm_70.ptx:21489) @%p5363 bra BB0_2117;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23530 (main.1.sm_70.ptx:21505) add.s32 %r24974, %r24974, 1;
GPGPU-Sim PTX: 1060 (potential) branch divergence @  PC=0x23540 (main.1.sm_70.ptx:21507) @%p5367 bra BB0_2109;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23548 (main.1.sm_70.ptx:21509) xor.b32 %r21261, %r6037, 211;
GPGPU-Sim PTX: 1061 (potential) branch divergence @  PC=0x235d0 (main.1.sm_70.ptx:21528) @%p5369 bra BB0_2121;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23638 (main.1.sm_70.ptx:21544) shfl.sync.idx.b32 %r4870|%p3381, %r21270, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 1062 (potential) branch divergence @  PC=0x23658 (main.1.sm_70.ptx:21548) @%p5369 bra BB0_2123;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x236c0 (main.1.sm_70.ptx:21564) shfl.sync.idx.b32 %r4874|%p3385, %r21270, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 1063 (potential) branch divergence @  PC=0x236e0 (main.1.sm_70.ptx:21568) @%p5369 bra BB0_2125;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23748 (main.1.sm_70.ptx:21584) shfl.sync.idx.b32 %r4878|%p3389, %r21270, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 1064 (potential) branch divergence @  PC=0x23768 (main.1.sm_70.ptx:21588) @%p5369 bra BB0_2127;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x237d0 (main.1.sm_70.ptx:21604) add.s32 %r24975, %r24975, 1;
GPGPU-Sim PTX: 1065 (potential) branch divergence @  PC=0x237e0 (main.1.sm_70.ptx:21606) @%p5373 bra BB0_2119;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x237e8 (main.1.sm_70.ptx:21608) xor.b32 %r21333, %r6037, 212;
GPGPU-Sim PTX: 1066 (potential) branch divergence @  PC=0x23870 (main.1.sm_70.ptx:21627) @%p5375 bra BB0_2131;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x238d8 (main.1.sm_70.ptx:21643) shfl.sync.idx.b32 %r4893|%p3397, %r21342, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 1067 (potential) branch divergence @  PC=0x238f8 (main.1.sm_70.ptx:21647) @%p5375 bra BB0_2133;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23960 (main.1.sm_70.ptx:21663) shfl.sync.idx.b32 %r4897|%p3401, %r21342, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 1068 (potential) branch divergence @  PC=0x23980 (main.1.sm_70.ptx:21667) @%p5375 bra BB0_2135;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x239e8 (main.1.sm_70.ptx:21683) shfl.sync.idx.b32 %r4901|%p3405, %r21342, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 1069 (potential) branch divergence @  PC=0x23a08 (main.1.sm_70.ptx:21687) @%p5375 bra BB0_2137;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23a70 (main.1.sm_70.ptx:21703) add.s32 %r24976, %r24976, 1;
GPGPU-Sim PTX: 1070 (potential) branch divergence @  PC=0x23a80 (main.1.sm_70.ptx:21705) @%p5379 bra BB0_2129;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23a88 (main.1.sm_70.ptx:21707) xor.b32 %r21405, %r6037, 213;
GPGPU-Sim PTX: 1071 (potential) branch divergence @  PC=0x23b10 (main.1.sm_70.ptx:21726) @%p5381 bra BB0_2141;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23b78 (main.1.sm_70.ptx:21742) shfl.sync.idx.b32 %r4916|%p3413, %r21414, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 1072 (potential) branch divergence @  PC=0x23b98 (main.1.sm_70.ptx:21746) @%p5381 bra BB0_2143;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23c00 (main.1.sm_70.ptx:21762) shfl.sync.idx.b32 %r4920|%p3417, %r21414, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 1073 (potential) branch divergence @  PC=0x23c20 (main.1.sm_70.ptx:21766) @%p5381 bra BB0_2145;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23c88 (main.1.sm_70.ptx:21782) shfl.sync.idx.b32 %r4924|%p3421, %r21414, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 1074 (potential) branch divergence @  PC=0x23ca8 (main.1.sm_70.ptx:21786) @%p5381 bra BB0_2147;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23d10 (main.1.sm_70.ptx:21802) add.s32 %r24977, %r24977, 1;
GPGPU-Sim PTX: 1075 (potential) branch divergence @  PC=0x23d20 (main.1.sm_70.ptx:21804) @%p5385 bra BB0_2139;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23d28 (main.1.sm_70.ptx:21806) xor.b32 %r21477, %r6037, 214;
GPGPU-Sim PTX: 1076 (potential) branch divergence @  PC=0x23db0 (main.1.sm_70.ptx:21825) @%p5387 bra BB0_2151;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23e18 (main.1.sm_70.ptx:21841) shfl.sync.idx.b32 %r4939|%p3429, %r21486, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 1077 (potential) branch divergence @  PC=0x23e38 (main.1.sm_70.ptx:21845) @%p5387 bra BB0_2153;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23ea0 (main.1.sm_70.ptx:21861) shfl.sync.idx.b32 %r4943|%p3433, %r21486, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 1078 (potential) branch divergence @  PC=0x23ec0 (main.1.sm_70.ptx:21865) @%p5387 bra BB0_2155;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23f28 (main.1.sm_70.ptx:21881) shfl.sync.idx.b32 %r4947|%p3437, %r21486, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 1079 (potential) branch divergence @  PC=0x23f48 (main.1.sm_70.ptx:21885) @%p5387 bra BB0_2157;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23fb0 (main.1.sm_70.ptx:21901) add.s32 %r24978, %r24978, 1;
GPGPU-Sim PTX: 1080 (potential) branch divergence @  PC=0x23fc0 (main.1.sm_70.ptx:21903) @%p5391 bra BB0_2149;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23fc8 (main.1.sm_70.ptx:21905) xor.b32 %r21549, %r6037, 215;
GPGPU-Sim PTX: 1081 (potential) branch divergence @  PC=0x24050 (main.1.sm_70.ptx:21924) @%p5393 bra BB0_2161;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x240b8 (main.1.sm_70.ptx:21940) shfl.sync.idx.b32 %r4962|%p3445, %r21558, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 1082 (potential) branch divergence @  PC=0x240d8 (main.1.sm_70.ptx:21944) @%p5393 bra BB0_2163;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24140 (main.1.sm_70.ptx:21960) shfl.sync.idx.b32 %r4966|%p3449, %r21558, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 1083 (potential) branch divergence @  PC=0x24160 (main.1.sm_70.ptx:21964) @%p5393 bra BB0_2165;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x241c8 (main.1.sm_70.ptx:21980) shfl.sync.idx.b32 %r4970|%p3453, %r21558, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 1084 (potential) branch divergence @  PC=0x241e8 (main.1.sm_70.ptx:21984) @%p5393 bra BB0_2167;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24250 (main.1.sm_70.ptx:22000) add.s32 %r24979, %r24979, 1;
GPGPU-Sim PTX: 1085 (potential) branch divergence @  PC=0x24260 (main.1.sm_70.ptx:22002) @%p5397 bra BB0_2159;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24268 (main.1.sm_70.ptx:22004) xor.b32 %r21621, %r6037, 216;
GPGPU-Sim PTX: 1086 (potential) branch divergence @  PC=0x242f0 (main.1.sm_70.ptx:22023) @%p5399 bra BB0_2171;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24358 (main.1.sm_70.ptx:22039) shfl.sync.idx.b32 %r4985|%p3461, %r21630, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 1087 (potential) branch divergence @  PC=0x24378 (main.1.sm_70.ptx:22043) @%p5399 bra BB0_2173;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x243e0 (main.1.sm_70.ptx:22059) shfl.sync.idx.b32 %r4989|%p3465, %r21630, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 1088 (potential) branch divergence @  PC=0x24400 (main.1.sm_70.ptx:22063) @%p5399 bra BB0_2175;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24468 (main.1.sm_70.ptx:22079) shfl.sync.idx.b32 %r4993|%p3469, %r21630, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 1089 (potential) branch divergence @  PC=0x24488 (main.1.sm_70.ptx:22083) @%p5399 bra BB0_2177;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x244f0 (main.1.sm_70.ptx:22099) add.s32 %r24980, %r24980, 1;
GPGPU-Sim PTX: 1090 (potential) branch divergence @  PC=0x24500 (main.1.sm_70.ptx:22101) @%p5403 bra BB0_2169;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24508 (main.1.sm_70.ptx:22103) xor.b32 %r21693, %r6037, 217;
GPGPU-Sim PTX: 1091 (potential) branch divergence @  PC=0x24590 (main.1.sm_70.ptx:22122) @%p5405 bra BB0_2181;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x245f8 (main.1.sm_70.ptx:22138) shfl.sync.idx.b32 %r5008|%p3477, %r21702, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 1092 (potential) branch divergence @  PC=0x24618 (main.1.sm_70.ptx:22142) @%p5405 bra BB0_2183;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24680 (main.1.sm_70.ptx:22158) shfl.sync.idx.b32 %r5012|%p3481, %r21702, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 1093 (potential) branch divergence @  PC=0x246a0 (main.1.sm_70.ptx:22162) @%p5405 bra BB0_2185;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24708 (main.1.sm_70.ptx:22178) shfl.sync.idx.b32 %r5016|%p3485, %r21702, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 1094 (potential) branch divergence @  PC=0x24728 (main.1.sm_70.ptx:22182) @%p5405 bra BB0_2187;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24790 (main.1.sm_70.ptx:22198) add.s32 %r24981, %r24981, 1;
GPGPU-Sim PTX: 1095 (potential) branch divergence @  PC=0x247a0 (main.1.sm_70.ptx:22200) @%p5409 bra BB0_2179;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x247a8 (main.1.sm_70.ptx:22202) xor.b32 %r21765, %r6037, 218;
GPGPU-Sim PTX: 1096 (potential) branch divergence @  PC=0x24830 (main.1.sm_70.ptx:22221) @%p5411 bra BB0_2191;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24898 (main.1.sm_70.ptx:22237) shfl.sync.idx.b32 %r5031|%p3493, %r21774, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 1097 (potential) branch divergence @  PC=0x248b8 (main.1.sm_70.ptx:22241) @%p5411 bra BB0_2193;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24920 (main.1.sm_70.ptx:22257) shfl.sync.idx.b32 %r5035|%p3497, %r21774, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 1098 (potential) branch divergence @  PC=0x24940 (main.1.sm_70.ptx:22261) @%p5411 bra BB0_2195;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x249a8 (main.1.sm_70.ptx:22277) shfl.sync.idx.b32 %r5039|%p3501, %r21774, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 1099 (potential) branch divergence @  PC=0x249c8 (main.1.sm_70.ptx:22281) @%p5411 bra BB0_2197;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24a30 (main.1.sm_70.ptx:22297) add.s32 %r24982, %r24982, 1;
GPGPU-Sim PTX: 1100 (potential) branch divergence @  PC=0x24a40 (main.1.sm_70.ptx:22299) @%p5415 bra BB0_2189;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24a48 (main.1.sm_70.ptx:22301) xor.b32 %r21837, %r6037, 219;
GPGPU-Sim PTX: 1101 (potential) branch divergence @  PC=0x24ad0 (main.1.sm_70.ptx:22320) @%p5417 bra BB0_2201;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24b38 (main.1.sm_70.ptx:22336) shfl.sync.idx.b32 %r5054|%p3509, %r21846, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 1102 (potential) branch divergence @  PC=0x24b58 (main.1.sm_70.ptx:22340) @%p5417 bra BB0_2203;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24bc0 (main.1.sm_70.ptx:22356) shfl.sync.idx.b32 %r5058|%p3513, %r21846, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 1103 (potential) branch divergence @  PC=0x24be0 (main.1.sm_70.ptx:22360) @%p5417 bra BB0_2205;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24c48 (main.1.sm_70.ptx:22376) shfl.sync.idx.b32 %r5062|%p3517, %r21846, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 1104 (potential) branch divergence @  PC=0x24c68 (main.1.sm_70.ptx:22380) @%p5417 bra BB0_2207;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24cd0 (main.1.sm_70.ptx:22396) add.s32 %r24983, %r24983, 1;
GPGPU-Sim PTX: 1105 (potential) branch divergence @  PC=0x24ce0 (main.1.sm_70.ptx:22398) @%p5421 bra BB0_2199;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24ce8 (main.1.sm_70.ptx:22400) xor.b32 %r21909, %r6037, 220;
GPGPU-Sim PTX: 1106 (potential) branch divergence @  PC=0x24d70 (main.1.sm_70.ptx:22419) @%p5423 bra BB0_2211;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24dd8 (main.1.sm_70.ptx:22435) shfl.sync.idx.b32 %r5077|%p3525, %r21918, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 1107 (potential) branch divergence @  PC=0x24df8 (main.1.sm_70.ptx:22439) @%p5423 bra BB0_2213;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24e60 (main.1.sm_70.ptx:22455) shfl.sync.idx.b32 %r5081|%p3529, %r21918, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 1108 (potential) branch divergence @  PC=0x24e80 (main.1.sm_70.ptx:22459) @%p5423 bra BB0_2215;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24ee8 (main.1.sm_70.ptx:22475) shfl.sync.idx.b32 %r5085|%p3533, %r21918, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 1109 (potential) branch divergence @  PC=0x24f08 (main.1.sm_70.ptx:22479) @%p5423 bra BB0_2217;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24f70 (main.1.sm_70.ptx:22495) add.s32 %r24984, %r24984, 1;
GPGPU-Sim PTX: 1110 (potential) branch divergence @  PC=0x24f80 (main.1.sm_70.ptx:22497) @%p5427 bra BB0_2209;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24f88 (main.1.sm_70.ptx:22499) xor.b32 %r21981, %r6037, 221;
GPGPU-Sim PTX: 1111 (potential) branch divergence @  PC=0x25010 (main.1.sm_70.ptx:22518) @%p5429 bra BB0_2221;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25078 (main.1.sm_70.ptx:22534) shfl.sync.idx.b32 %r5100|%p3541, %r21990, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 1112 (potential) branch divergence @  PC=0x25098 (main.1.sm_70.ptx:22538) @%p5429 bra BB0_2223;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25100 (main.1.sm_70.ptx:22554) shfl.sync.idx.b32 %r5104|%p3545, %r21990, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 1113 (potential) branch divergence @  PC=0x25120 (main.1.sm_70.ptx:22558) @%p5429 bra BB0_2225;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25188 (main.1.sm_70.ptx:22574) shfl.sync.idx.b32 %r5108|%p3549, %r21990, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 1114 (potential) branch divergence @  PC=0x251a8 (main.1.sm_70.ptx:22578) @%p5429 bra BB0_2227;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25210 (main.1.sm_70.ptx:22594) add.s32 %r24985, %r24985, 1;
GPGPU-Sim PTX: 1115 (potential) branch divergence @  PC=0x25220 (main.1.sm_70.ptx:22596) @%p5433 bra BB0_2219;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25228 (main.1.sm_70.ptx:22598) xor.b32 %r22053, %r6037, 222;
GPGPU-Sim PTX: 1116 (potential) branch divergence @  PC=0x252b0 (main.1.sm_70.ptx:22617) @%p5435 bra BB0_2231;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25318 (main.1.sm_70.ptx:22633) shfl.sync.idx.b32 %r5123|%p3557, %r22062, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 1117 (potential) branch divergence @  PC=0x25338 (main.1.sm_70.ptx:22637) @%p5435 bra BB0_2233;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x253a0 (main.1.sm_70.ptx:22653) shfl.sync.idx.b32 %r5127|%p3561, %r22062, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 1118 (potential) branch divergence @  PC=0x253c0 (main.1.sm_70.ptx:22657) @%p5435 bra BB0_2235;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25428 (main.1.sm_70.ptx:22673) shfl.sync.idx.b32 %r5131|%p3565, %r22062, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 1119 (potential) branch divergence @  PC=0x25448 (main.1.sm_70.ptx:22677) @%p5435 bra BB0_2237;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x254b0 (main.1.sm_70.ptx:22693) add.s32 %r24986, %r24986, 1;
GPGPU-Sim PTX: 1120 (potential) branch divergence @  PC=0x254c0 (main.1.sm_70.ptx:22695) @%p5439 bra BB0_2229;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x254c8 (main.1.sm_70.ptx:22697) xor.b32 %r22125, %r6037, 223;
GPGPU-Sim PTX: 1121 (potential) branch divergence @  PC=0x25550 (main.1.sm_70.ptx:22716) @%p5441 bra BB0_2241;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x255b8 (main.1.sm_70.ptx:22732) shfl.sync.idx.b32 %r5146|%p3573, %r22134, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 1122 (potential) branch divergence @  PC=0x255d8 (main.1.sm_70.ptx:22736) @%p5441 bra BB0_2243;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25640 (main.1.sm_70.ptx:22752) shfl.sync.idx.b32 %r5150|%p3577, %r22134, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 1123 (potential) branch divergence @  PC=0x25660 (main.1.sm_70.ptx:22756) @%p5441 bra BB0_2245;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x256c8 (main.1.sm_70.ptx:22772) shfl.sync.idx.b32 %r5154|%p3581, %r22134, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 1124 (potential) branch divergence @  PC=0x256e8 (main.1.sm_70.ptx:22776) @%p5441 bra BB0_2247;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25750 (main.1.sm_70.ptx:22792) add.s32 %r24987, %r24987, 1;
GPGPU-Sim PTX: 1125 (potential) branch divergence @  PC=0x25760 (main.1.sm_70.ptx:22794) @%p5445 bra BB0_2239;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25768 (main.1.sm_70.ptx:22796) xor.b32 %r22197, %r6037, 224;
GPGPU-Sim PTX: 1126 (potential) branch divergence @  PC=0x257f0 (main.1.sm_70.ptx:22815) @%p5447 bra BB0_2251;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25858 (main.1.sm_70.ptx:22831) shfl.sync.idx.b32 %r5169|%p3589, %r22206, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 1127 (potential) branch divergence @  PC=0x25878 (main.1.sm_70.ptx:22835) @%p5447 bra BB0_2253;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x258e0 (main.1.sm_70.ptx:22851) shfl.sync.idx.b32 %r5173|%p3593, %r22206, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 1128 (potential) branch divergence @  PC=0x25900 (main.1.sm_70.ptx:22855) @%p5447 bra BB0_2255;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25968 (main.1.sm_70.ptx:22871) shfl.sync.idx.b32 %r5177|%p3597, %r22206, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 1129 (potential) branch divergence @  PC=0x25988 (main.1.sm_70.ptx:22875) @%p5447 bra BB0_2257;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x259f0 (main.1.sm_70.ptx:22891) add.s32 %r24988, %r24988, 1;
GPGPU-Sim PTX: 1130 (potential) branch divergence @  PC=0x25a00 (main.1.sm_70.ptx:22893) @%p5451 bra BB0_2249;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25a08 (main.1.sm_70.ptx:22895) xor.b32 %r22269, %r6037, 225;
GPGPU-Sim PTX: 1131 (potential) branch divergence @  PC=0x25a90 (main.1.sm_70.ptx:22914) @%p5453 bra BB0_2261;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25af8 (main.1.sm_70.ptx:22930) shfl.sync.idx.b32 %r5192|%p3605, %r22278, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 1132 (potential) branch divergence @  PC=0x25b18 (main.1.sm_70.ptx:22934) @%p5453 bra BB0_2263;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25b80 (main.1.sm_70.ptx:22950) shfl.sync.idx.b32 %r5196|%p3609, %r22278, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 1133 (potential) branch divergence @  PC=0x25ba0 (main.1.sm_70.ptx:22954) @%p5453 bra BB0_2265;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25c08 (main.1.sm_70.ptx:22970) shfl.sync.idx.b32 %r5200|%p3613, %r22278, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 1134 (potential) branch divergence @  PC=0x25c28 (main.1.sm_70.ptx:22974) @%p5453 bra BB0_2267;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25c90 (main.1.sm_70.ptx:22990) add.s32 %r24989, %r24989, 1;
GPGPU-Sim PTX: 1135 (potential) branch divergence @  PC=0x25ca0 (main.1.sm_70.ptx:22992) @%p5457 bra BB0_2259;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25ca8 (main.1.sm_70.ptx:22994) xor.b32 %r22341, %r6037, 226;
GPGPU-Sim PTX: 1136 (potential) branch divergence @  PC=0x25d30 (main.1.sm_70.ptx:23013) @%p5459 bra BB0_2271;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25d98 (main.1.sm_70.ptx:23029) shfl.sync.idx.b32 %r5215|%p3621, %r22350, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 1137 (potential) branch divergence @  PC=0x25db8 (main.1.sm_70.ptx:23033) @%p5459 bra BB0_2273;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25e20 (main.1.sm_70.ptx:23049) shfl.sync.idx.b32 %r5219|%p3625, %r22350, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 1138 (potential) branch divergence @  PC=0x25e40 (main.1.sm_70.ptx:23053) @%p5459 bra BB0_2275;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25ea8 (main.1.sm_70.ptx:23069) shfl.sync.idx.b32 %r5223|%p3629, %r22350, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 1139 (potential) branch divergence @  PC=0x25ec8 (main.1.sm_70.ptx:23073) @%p5459 bra BB0_2277;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25f30 (main.1.sm_70.ptx:23089) add.s32 %r24990, %r24990, 1;
GPGPU-Sim PTX: 1140 (potential) branch divergence @  PC=0x25f40 (main.1.sm_70.ptx:23091) @%p5463 bra BB0_2269;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25f48 (main.1.sm_70.ptx:23093) xor.b32 %r22413, %r6037, 227;
GPGPU-Sim PTX: 1141 (potential) branch divergence @  PC=0x25fd0 (main.1.sm_70.ptx:23112) @%p5465 bra BB0_2281;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26038 (main.1.sm_70.ptx:23128) shfl.sync.idx.b32 %r5238|%p3637, %r22422, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 1142 (potential) branch divergence @  PC=0x26058 (main.1.sm_70.ptx:23132) @%p5465 bra BB0_2283;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x260c0 (main.1.sm_70.ptx:23148) shfl.sync.idx.b32 %r5242|%p3641, %r22422, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 1143 (potential) branch divergence @  PC=0x260e0 (main.1.sm_70.ptx:23152) @%p5465 bra BB0_2285;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26148 (main.1.sm_70.ptx:23168) shfl.sync.idx.b32 %r5246|%p3645, %r22422, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 1144 (potential) branch divergence @  PC=0x26168 (main.1.sm_70.ptx:23172) @%p5465 bra BB0_2287;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x261d0 (main.1.sm_70.ptx:23188) add.s32 %r24991, %r24991, 1;
GPGPU-Sim PTX: 1145 (potential) branch divergence @  PC=0x261e0 (main.1.sm_70.ptx:23190) @%p5469 bra BB0_2279;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x261e8 (main.1.sm_70.ptx:23192) xor.b32 %r22485, %r6037, 228;
GPGPU-Sim PTX: 1146 (potential) branch divergence @  PC=0x26270 (main.1.sm_70.ptx:23211) @%p5471 bra BB0_2291;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x262d8 (main.1.sm_70.ptx:23227) shfl.sync.idx.b32 %r5261|%p3653, %r22494, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 1147 (potential) branch divergence @  PC=0x262f8 (main.1.sm_70.ptx:23231) @%p5471 bra BB0_2293;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26360 (main.1.sm_70.ptx:23247) shfl.sync.idx.b32 %r5265|%p3657, %r22494, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 1148 (potential) branch divergence @  PC=0x26380 (main.1.sm_70.ptx:23251) @%p5471 bra BB0_2295;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x263e8 (main.1.sm_70.ptx:23267) shfl.sync.idx.b32 %r5269|%p3661, %r22494, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 1149 (potential) branch divergence @  PC=0x26408 (main.1.sm_70.ptx:23271) @%p5471 bra BB0_2297;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26470 (main.1.sm_70.ptx:23287) add.s32 %r24992, %r24992, 1;
GPGPU-Sim PTX: 1150 (potential) branch divergence @  PC=0x26480 (main.1.sm_70.ptx:23289) @%p5475 bra BB0_2289;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26488 (main.1.sm_70.ptx:23291) xor.b32 %r22557, %r6037, 229;
GPGPU-Sim PTX: 1151 (potential) branch divergence @  PC=0x26510 (main.1.sm_70.ptx:23310) @%p5477 bra BB0_2301;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26578 (main.1.sm_70.ptx:23326) shfl.sync.idx.b32 %r5284|%p3669, %r22566, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 1152 (potential) branch divergence @  PC=0x26598 (main.1.sm_70.ptx:23330) @%p5477 bra BB0_2303;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26600 (main.1.sm_70.ptx:23346) shfl.sync.idx.b32 %r5288|%p3673, %r22566, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 1153 (potential) branch divergence @  PC=0x26620 (main.1.sm_70.ptx:23350) @%p5477 bra BB0_2305;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26688 (main.1.sm_70.ptx:23366) shfl.sync.idx.b32 %r5292|%p3677, %r22566, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 1154 (potential) branch divergence @  PC=0x266a8 (main.1.sm_70.ptx:23370) @%p5477 bra BB0_2307;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26710 (main.1.sm_70.ptx:23386) add.s32 %r24993, %r24993, 1;
GPGPU-Sim PTX: 1155 (potential) branch divergence @  PC=0x26720 (main.1.sm_70.ptx:23388) @%p5481 bra BB0_2299;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26728 (main.1.sm_70.ptx:23390) xor.b32 %r22629, %r6037, 230;
GPGPU-Sim PTX: 1156 (potential) branch divergence @  PC=0x267b0 (main.1.sm_70.ptx:23409) @%p5483 bra BB0_2311;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26818 (main.1.sm_70.ptx:23425) shfl.sync.idx.b32 %r5307|%p3685, %r22638, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 1157 (potential) branch divergence @  PC=0x26838 (main.1.sm_70.ptx:23429) @%p5483 bra BB0_2313;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x268a0 (main.1.sm_70.ptx:23445) shfl.sync.idx.b32 %r5311|%p3689, %r22638, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 1158 (potential) branch divergence @  PC=0x268c0 (main.1.sm_70.ptx:23449) @%p5483 bra BB0_2315;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26928 (main.1.sm_70.ptx:23465) shfl.sync.idx.b32 %r5315|%p3693, %r22638, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 1159 (potential) branch divergence @  PC=0x26948 (main.1.sm_70.ptx:23469) @%p5483 bra BB0_2317;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x269b0 (main.1.sm_70.ptx:23485) add.s32 %r24994, %r24994, 1;
GPGPU-Sim PTX: 1160 (potential) branch divergence @  PC=0x269c0 (main.1.sm_70.ptx:23487) @%p5487 bra BB0_2309;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x269c8 (main.1.sm_70.ptx:23489) xor.b32 %r22701, %r6037, 231;
GPGPU-Sim PTX: 1161 (potential) branch divergence @  PC=0x26a58 (main.1.sm_70.ptx:23509) @%p5489 bra BB0_2321;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26ac0 (main.1.sm_70.ptx:23525) shfl.sync.idx.b32 %r5331|%p3701, %r22710, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 1162 (potential) branch divergence @  PC=0x26ae0 (main.1.sm_70.ptx:23529) @%p5489 bra BB0_2323;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26b48 (main.1.sm_70.ptx:23545) shfl.sync.idx.b32 %r5335|%p3705, %r22710, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 1163 (potential) branch divergence @  PC=0x26b68 (main.1.sm_70.ptx:23549) @%p5489 bra BB0_2325;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26bd0 (main.1.sm_70.ptx:23565) shfl.sync.idx.b32 %r5339|%p3709, %r22710, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 1164 (potential) branch divergence @  PC=0x26bf0 (main.1.sm_70.ptx:23569) @%p5489 bra BB0_2327;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26c58 (main.1.sm_70.ptx:23585) add.s32 %r24995, %r24995, 1;
GPGPU-Sim PTX: 1165 (potential) branch divergence @  PC=0x26c68 (main.1.sm_70.ptx:23587) @%p5493 bra BB0_2319;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26c70 (main.1.sm_70.ptx:23589) xor.b32 %r22773, %r6037, 232;
GPGPU-Sim PTX: 1166 (potential) branch divergence @  PC=0x26d00 (main.1.sm_70.ptx:23609) @%p5495 bra BB0_2331;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26d68 (main.1.sm_70.ptx:23625) shfl.sync.idx.b32 %r5356|%p3717, %r22784, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 1167 (potential) branch divergence @  PC=0x26d88 (main.1.sm_70.ptx:23629) @%p5495 bra BB0_2333;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26df0 (main.1.sm_70.ptx:23645) shfl.sync.idx.b32 %r5360|%p3721, %r22784, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 1168 (potential) branch divergence @  PC=0x26e10 (main.1.sm_70.ptx:23649) @%p5495 bra BB0_2335;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26e78 (main.1.sm_70.ptx:23665) shfl.sync.idx.b32 %r5364|%p3725, %r22784, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 1169 (potential) branch divergence @  PC=0x26e98 (main.1.sm_70.ptx:23669) @%p5495 bra BB0_2337;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26f00 (main.1.sm_70.ptx:23685) add.s32 %r24996, %r24996, 1;
GPGPU-Sim PTX: 1170 (potential) branch divergence @  PC=0x26f18 (main.1.sm_70.ptx:23688) @%p5499 bra BB0_2329;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26f20 (main.1.sm_70.ptx:23690) xor.b32 %r22847, %r6037, 233;
GPGPU-Sim PTX: 1171 (potential) branch divergence @  PC=0x26fb0 (main.1.sm_70.ptx:23710) @%p5501 bra BB0_2341;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27018 (main.1.sm_70.ptx:23726) shfl.sync.idx.b32 %r5382|%p3733, %r22858, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 1172 (potential) branch divergence @  PC=0x27038 (main.1.sm_70.ptx:23730) @%p5501 bra BB0_2343;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x270a0 (main.1.sm_70.ptx:23746) shfl.sync.idx.b32 %r5386|%p3737, %r22858, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 1173 (potential) branch divergence @  PC=0x270c0 (main.1.sm_70.ptx:23750) @%p5501 bra BB0_2345;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27128 (main.1.sm_70.ptx:23766) shfl.sync.idx.b32 %r5390|%p3741, %r22858, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 1174 (potential) branch divergence @  PC=0x27148 (main.1.sm_70.ptx:23770) @%p5501 bra BB0_2347;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x271b0 (main.1.sm_70.ptx:23786) add.s32 %r24998, %r24998, 1;
GPGPU-Sim PTX: 1175 (potential) branch divergence @  PC=0x271c8 (main.1.sm_70.ptx:23789) @%p5505 bra BB0_2339;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x271d0 (main.1.sm_70.ptx:23791) xor.b32 %r22921, %r6037, 234;
GPGPU-Sim PTX: 1176 (potential) branch divergence @  PC=0x27260 (main.1.sm_70.ptx:23811) @%p5507 bra BB0_2351;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x272c8 (main.1.sm_70.ptx:23827) shfl.sync.idx.b32 %r5408|%p3749, %r22932, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 1177 (potential) branch divergence @  PC=0x272e8 (main.1.sm_70.ptx:23831) @%p5507 bra BB0_2353;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27350 (main.1.sm_70.ptx:23847) shfl.sync.idx.b32 %r5412|%p3753, %r22932, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 1178 (potential) branch divergence @  PC=0x27370 (main.1.sm_70.ptx:23851) @%p5507 bra BB0_2355;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x273d8 (main.1.sm_70.ptx:23867) shfl.sync.idx.b32 %r5416|%p3757, %r22932, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 1179 (potential) branch divergence @  PC=0x273f8 (main.1.sm_70.ptx:23871) @%p5507 bra BB0_2357;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27460 (main.1.sm_70.ptx:23887) add.s32 %r25000, %r25000, 1;
GPGPU-Sim PTX: 1180 (potential) branch divergence @  PC=0x27478 (main.1.sm_70.ptx:23890) @%p5511 bra BB0_2349;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27480 (main.1.sm_70.ptx:23892) xor.b32 %r22995, %r6037, 235;
GPGPU-Sim PTX: 1181 (potential) branch divergence @  PC=0x27510 (main.1.sm_70.ptx:23912) @%p5513 bra BB0_2361;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27578 (main.1.sm_70.ptx:23928) shfl.sync.idx.b32 %r5434|%p3765, %r23006, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 1182 (potential) branch divergence @  PC=0x27598 (main.1.sm_70.ptx:23932) @%p5513 bra BB0_2363;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27600 (main.1.sm_70.ptx:23948) shfl.sync.idx.b32 %r5438|%p3769, %r23006, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 1183 (potential) branch divergence @  PC=0x27620 (main.1.sm_70.ptx:23952) @%p5513 bra BB0_2365;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27688 (main.1.sm_70.ptx:23968) shfl.sync.idx.b32 %r5442|%p3773, %r23006, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 1184 (potential) branch divergence @  PC=0x276a8 (main.1.sm_70.ptx:23972) @%p5513 bra BB0_2367;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27710 (main.1.sm_70.ptx:23988) add.s32 %r25002, %r25002, 1;
GPGPU-Sim PTX: 1185 (potential) branch divergence @  PC=0x27728 (main.1.sm_70.ptx:23991) @%p5517 bra BB0_2359;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27730 (main.1.sm_70.ptx:23993) xor.b32 %r23069, %r6037, 236;
GPGPU-Sim PTX: 1186 (potential) branch divergence @  PC=0x277c0 (main.1.sm_70.ptx:24013) @%p5519 bra BB0_2371;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27828 (main.1.sm_70.ptx:24029) shfl.sync.idx.b32 %r5460|%p3781, %r23080, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 1187 (potential) branch divergence @  PC=0x27848 (main.1.sm_70.ptx:24033) @%p5519 bra BB0_2373;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x278b0 (main.1.sm_70.ptx:24049) shfl.sync.idx.b32 %r5464|%p3785, %r23080, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 1188 (potential) branch divergence @  PC=0x278d0 (main.1.sm_70.ptx:24053) @%p5519 bra BB0_2375;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27938 (main.1.sm_70.ptx:24069) shfl.sync.idx.b32 %r5468|%p3789, %r23080, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 1189 (potential) branch divergence @  PC=0x27958 (main.1.sm_70.ptx:24073) @%p5519 bra BB0_2377;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x279c0 (main.1.sm_70.ptx:24089) add.s32 %r25004, %r25004, 1;
GPGPU-Sim PTX: 1190 (potential) branch divergence @  PC=0x279d8 (main.1.sm_70.ptx:24092) @%p5523 bra BB0_2369;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x279e0 (main.1.sm_70.ptx:24094) xor.b32 %r23143, %r6037, 237;
GPGPU-Sim PTX: 1191 (potential) branch divergence @  PC=0x27a70 (main.1.sm_70.ptx:24114) @%p5525 bra BB0_2381;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27ad8 (main.1.sm_70.ptx:24130) shfl.sync.idx.b32 %r5486|%p3797, %r23154, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 1192 (potential) branch divergence @  PC=0x27af8 (main.1.sm_70.ptx:24134) @%p5525 bra BB0_2383;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27b60 (main.1.sm_70.ptx:24150) shfl.sync.idx.b32 %r5490|%p3801, %r23154, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 1193 (potential) branch divergence @  PC=0x27b80 (main.1.sm_70.ptx:24154) @%p5525 bra BB0_2385;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27be8 (main.1.sm_70.ptx:24170) shfl.sync.idx.b32 %r5494|%p3805, %r23154, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 1194 (potential) branch divergence @  PC=0x27c08 (main.1.sm_70.ptx:24174) @%p5525 bra BB0_2387;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27c70 (main.1.sm_70.ptx:24190) add.s32 %r25006, %r25006, 1;
GPGPU-Sim PTX: 1195 (potential) branch divergence @  PC=0x27c88 (main.1.sm_70.ptx:24193) @%p5529 bra BB0_2379;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27c90 (main.1.sm_70.ptx:24195) xor.b32 %r23217, %r6037, 238;
GPGPU-Sim PTX: 1196 (potential) branch divergence @  PC=0x27d20 (main.1.sm_70.ptx:24215) @%p5531 bra BB0_2391;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27d88 (main.1.sm_70.ptx:24231) shfl.sync.idx.b32 %r5512|%p3813, %r23228, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 1197 (potential) branch divergence @  PC=0x27da8 (main.1.sm_70.ptx:24235) @%p5531 bra BB0_2393;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27e10 (main.1.sm_70.ptx:24251) shfl.sync.idx.b32 %r5516|%p3817, %r23228, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 1198 (potential) branch divergence @  PC=0x27e30 (main.1.sm_70.ptx:24255) @%p5531 bra BB0_2395;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27e98 (main.1.sm_70.ptx:24271) shfl.sync.idx.b32 %r5520|%p3821, %r23228, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 1199 (potential) branch divergence @  PC=0x27eb8 (main.1.sm_70.ptx:24275) @%p5531 bra BB0_2397;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27f20 (main.1.sm_70.ptx:24291) add.s32 %r25008, %r25008, 1;
GPGPU-Sim PTX: 1200 (potential) branch divergence @  PC=0x27f38 (main.1.sm_70.ptx:24294) @%p5535 bra BB0_2389;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27f40 (main.1.sm_70.ptx:24296) xor.b32 %r23291, %r6037, 239;
GPGPU-Sim PTX: 1201 (potential) branch divergence @  PC=0x27fd0 (main.1.sm_70.ptx:24316) @%p5537 bra BB0_2401;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28038 (main.1.sm_70.ptx:24332) shfl.sync.idx.b32 %r5538|%p3829, %r23302, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 1202 (potential) branch divergence @  PC=0x28058 (main.1.sm_70.ptx:24336) @%p5537 bra BB0_2403;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x280c0 (main.1.sm_70.ptx:24352) shfl.sync.idx.b32 %r5542|%p3833, %r23302, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 1203 (potential) branch divergence @  PC=0x280e0 (main.1.sm_70.ptx:24356) @%p5537 bra BB0_2405;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28148 (main.1.sm_70.ptx:24372) shfl.sync.idx.b32 %r5546|%p3837, %r23302, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 1204 (potential) branch divergence @  PC=0x28168 (main.1.sm_70.ptx:24376) @%p5537 bra BB0_2407;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x281d0 (main.1.sm_70.ptx:24392) add.s32 %r25010, %r25010, 1;
GPGPU-Sim PTX: 1205 (potential) branch divergence @  PC=0x281e8 (main.1.sm_70.ptx:24395) @%p5541 bra BB0_2399;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x281f0 (main.1.sm_70.ptx:24397) xor.b32 %r23365, %r6037, 240;
GPGPU-Sim PTX: 1206 (potential) branch divergence @  PC=0x28280 (main.1.sm_70.ptx:24417) @%p5543 bra BB0_2411;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x282e8 (main.1.sm_70.ptx:24433) shfl.sync.idx.b32 %r5564|%p3845, %r23376, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 1207 (potential) branch divergence @  PC=0x28308 (main.1.sm_70.ptx:24437) @%p5543 bra BB0_2413;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28370 (main.1.sm_70.ptx:24453) shfl.sync.idx.b32 %r5568|%p3849, %r23376, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 1208 (potential) branch divergence @  PC=0x28390 (main.1.sm_70.ptx:24457) @%p5543 bra BB0_2415;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x283f8 (main.1.sm_70.ptx:24473) shfl.sync.idx.b32 %r5572|%p3853, %r23376, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 1209 (potential) branch divergence @  PC=0x28418 (main.1.sm_70.ptx:24477) @%p5543 bra BB0_2417;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28480 (main.1.sm_70.ptx:24493) add.s32 %r25012, %r25012, 1;
GPGPU-Sim PTX: 1210 (potential) branch divergence @  PC=0x28498 (main.1.sm_70.ptx:24496) @%p5547 bra BB0_2409;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x284a0 (main.1.sm_70.ptx:24498) xor.b32 %r23439, %r6037, 241;
GPGPU-Sim PTX: 1211 (potential) branch divergence @  PC=0x28530 (main.1.sm_70.ptx:24518) @%p5549 bra BB0_2421;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28598 (main.1.sm_70.ptx:24534) shfl.sync.idx.b32 %r5590|%p3861, %r23450, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 1212 (potential) branch divergence @  PC=0x285b8 (main.1.sm_70.ptx:24538) @%p5549 bra BB0_2423;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28620 (main.1.sm_70.ptx:24554) shfl.sync.idx.b32 %r5594|%p3865, %r23450, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 1213 (potential) branch divergence @  PC=0x28640 (main.1.sm_70.ptx:24558) @%p5549 bra BB0_2425;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x286a8 (main.1.sm_70.ptx:24574) shfl.sync.idx.b32 %r5598|%p3869, %r23450, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 1214 (potential) branch divergence @  PC=0x286c8 (main.1.sm_70.ptx:24578) @%p5549 bra BB0_2427;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28730 (main.1.sm_70.ptx:24594) add.s32 %r25014, %r25014, 1;
GPGPU-Sim PTX: 1215 (potential) branch divergence @  PC=0x28748 (main.1.sm_70.ptx:24597) @%p5553 bra BB0_2419;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28750 (main.1.sm_70.ptx:24599) xor.b32 %r23513, %r6037, 242;
GPGPU-Sim PTX: 1216 (potential) branch divergence @  PC=0x287e0 (main.1.sm_70.ptx:24619) @%p5555 bra BB0_2431;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28848 (main.1.sm_70.ptx:24635) shfl.sync.idx.b32 %r5616|%p3877, %r23524, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 1217 (potential) branch divergence @  PC=0x28868 (main.1.sm_70.ptx:24639) @%p5555 bra BB0_2433;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x288d0 (main.1.sm_70.ptx:24655) shfl.sync.idx.b32 %r5620|%p3881, %r23524, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 1218 (potential) branch divergence @  PC=0x288f0 (main.1.sm_70.ptx:24659) @%p5555 bra BB0_2435;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28958 (main.1.sm_70.ptx:24675) shfl.sync.idx.b32 %r5624|%p3885, %r23524, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 1219 (potential) branch divergence @  PC=0x28978 (main.1.sm_70.ptx:24679) @%p5555 bra BB0_2437;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x289e0 (main.1.sm_70.ptx:24695) add.s32 %r25016, %r25016, 1;
GPGPU-Sim PTX: 1220 (potential) branch divergence @  PC=0x289f8 (main.1.sm_70.ptx:24698) @%p5559 bra BB0_2429;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28a00 (main.1.sm_70.ptx:24700) xor.b32 %r23587, %r6037, 243;
GPGPU-Sim PTX: 1221 (potential) branch divergence @  PC=0x28a90 (main.1.sm_70.ptx:24720) @%p5561 bra BB0_2441;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28af8 (main.1.sm_70.ptx:24736) shfl.sync.idx.b32 %r5642|%p3893, %r23598, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 1222 (potential) branch divergence @  PC=0x28b18 (main.1.sm_70.ptx:24740) @%p5561 bra BB0_2443;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28b80 (main.1.sm_70.ptx:24756) shfl.sync.idx.b32 %r5646|%p3897, %r23598, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 1223 (potential) branch divergence @  PC=0x28ba0 (main.1.sm_70.ptx:24760) @%p5561 bra BB0_2445;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28c08 (main.1.sm_70.ptx:24776) shfl.sync.idx.b32 %r5650|%p3901, %r23598, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 1224 (potential) branch divergence @  PC=0x28c28 (main.1.sm_70.ptx:24780) @%p5561 bra BB0_2447;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28c90 (main.1.sm_70.ptx:24796) add.s32 %r25018, %r25018, 1;
GPGPU-Sim PTX: 1225 (potential) branch divergence @  PC=0x28ca8 (main.1.sm_70.ptx:24799) @%p5565 bra BB0_2439;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28cb0 (main.1.sm_70.ptx:24801) xor.b32 %r23661, %r6037, 244;
GPGPU-Sim PTX: 1226 (potential) branch divergence @  PC=0x28d40 (main.1.sm_70.ptx:24821) @%p5567 bra BB0_2451;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28da8 (main.1.sm_70.ptx:24837) shfl.sync.idx.b32 %r5668|%p3909, %r23672, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 1227 (potential) branch divergence @  PC=0x28dc8 (main.1.sm_70.ptx:24841) @%p5567 bra BB0_2453;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28e30 (main.1.sm_70.ptx:24857) shfl.sync.idx.b32 %r5672|%p3913, %r23672, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 1228 (potential) branch divergence @  PC=0x28e50 (main.1.sm_70.ptx:24861) @%p5567 bra BB0_2455;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28eb8 (main.1.sm_70.ptx:24877) shfl.sync.idx.b32 %r5676|%p3917, %r23672, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 1229 (potential) branch divergence @  PC=0x28ed8 (main.1.sm_70.ptx:24881) @%p5567 bra BB0_2457;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28f40 (main.1.sm_70.ptx:24897) add.s32 %r25020, %r25020, 1;
GPGPU-Sim PTX: 1230 (potential) branch divergence @  PC=0x28f58 (main.1.sm_70.ptx:24900) @%p5571 bra BB0_2449;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28f60 (main.1.sm_70.ptx:24902) xor.b32 %r23735, %r6037, 245;
GPGPU-Sim PTX: 1231 (potential) branch divergence @  PC=0x28ff0 (main.1.sm_70.ptx:24922) @%p5573 bra BB0_2461;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29058 (main.1.sm_70.ptx:24938) shfl.sync.idx.b32 %r5694|%p3925, %r23746, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 1232 (potential) branch divergence @  PC=0x29078 (main.1.sm_70.ptx:24942) @%p5573 bra BB0_2463;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x290e0 (main.1.sm_70.ptx:24958) shfl.sync.idx.b32 %r5698|%p3929, %r23746, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 1233 (potential) branch divergence @  PC=0x29100 (main.1.sm_70.ptx:24962) @%p5573 bra BB0_2465;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29168 (main.1.sm_70.ptx:24978) shfl.sync.idx.b32 %r5702|%p3933, %r23746, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 1234 (potential) branch divergence @  PC=0x29188 (main.1.sm_70.ptx:24982) @%p5573 bra BB0_2467;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x291f0 (main.1.sm_70.ptx:24998) add.s32 %r25022, %r25022, 1;
GPGPU-Sim PTX: 1235 (potential) branch divergence @  PC=0x29208 (main.1.sm_70.ptx:25001) @%p5577 bra BB0_2459;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29210 (main.1.sm_70.ptx:25003) xor.b32 %r23809, %r6037, 246;
GPGPU-Sim PTX: 1236 (potential) branch divergence @  PC=0x292a0 (main.1.sm_70.ptx:25023) @%p5579 bra BB0_2471;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29308 (main.1.sm_70.ptx:25039) shfl.sync.idx.b32 %r5720|%p3941, %r23820, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 1237 (potential) branch divergence @  PC=0x29328 (main.1.sm_70.ptx:25043) @%p5579 bra BB0_2473;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29390 (main.1.sm_70.ptx:25059) shfl.sync.idx.b32 %r5724|%p3945, %r23820, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 1238 (potential) branch divergence @  PC=0x293b0 (main.1.sm_70.ptx:25063) @%p5579 bra BB0_2475;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29418 (main.1.sm_70.ptx:25079) shfl.sync.idx.b32 %r5728|%p3949, %r23820, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 1239 (potential) branch divergence @  PC=0x29438 (main.1.sm_70.ptx:25083) @%p5579 bra BB0_2477;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x294a0 (main.1.sm_70.ptx:25099) add.s32 %r25024, %r25024, 1;
GPGPU-Sim PTX: 1240 (potential) branch divergence @  PC=0x294b8 (main.1.sm_70.ptx:25102) @%p5583 bra BB0_2469;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x294c0 (main.1.sm_70.ptx:25104) xor.b32 %r23883, %r6037, 247;
GPGPU-Sim PTX: 1241 (potential) branch divergence @  PC=0x29550 (main.1.sm_70.ptx:25124) @%p5585 bra BB0_2481;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x295b8 (main.1.sm_70.ptx:25140) shfl.sync.idx.b32 %r5746|%p3957, %r23894, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 1242 (potential) branch divergence @  PC=0x295d8 (main.1.sm_70.ptx:25144) @%p5585 bra BB0_2483;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29640 (main.1.sm_70.ptx:25160) shfl.sync.idx.b32 %r5750|%p3961, %r23894, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 1243 (potential) branch divergence @  PC=0x29660 (main.1.sm_70.ptx:25164) @%p5585 bra BB0_2485;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x296c8 (main.1.sm_70.ptx:25180) shfl.sync.idx.b32 %r5754|%p3965, %r23894, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 1244 (potential) branch divergence @  PC=0x296e8 (main.1.sm_70.ptx:25184) @%p5585 bra BB0_2487;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29750 (main.1.sm_70.ptx:25200) add.s32 %r25026, %r25026, 1;
GPGPU-Sim PTX: 1245 (potential) branch divergence @  PC=0x29768 (main.1.sm_70.ptx:25203) @%p5589 bra BB0_2479;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29770 (main.1.sm_70.ptx:25205) xor.b32 %r23957, %r6037, 248;
GPGPU-Sim PTX: 1246 (potential) branch divergence @  PC=0x29800 (main.1.sm_70.ptx:25225) @%p5591 bra BB0_2491;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29868 (main.1.sm_70.ptx:25241) shfl.sync.idx.b32 %r5772|%p3973, %r23968, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 1247 (potential) branch divergence @  PC=0x29888 (main.1.sm_70.ptx:25245) @%p5591 bra BB0_2493;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x298f0 (main.1.sm_70.ptx:25261) shfl.sync.idx.b32 %r5776|%p3977, %r23968, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 1248 (potential) branch divergence @  PC=0x29910 (main.1.sm_70.ptx:25265) @%p5591 bra BB0_2495;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29978 (main.1.sm_70.ptx:25281) shfl.sync.idx.b32 %r5780|%p3981, %r23968, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 1249 (potential) branch divergence @  PC=0x29998 (main.1.sm_70.ptx:25285) @%p5591 bra BB0_2497;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29a00 (main.1.sm_70.ptx:25301) add.s32 %r25028, %r25028, 1;
GPGPU-Sim PTX: 1250 (potential) branch divergence @  PC=0x29a18 (main.1.sm_70.ptx:25304) @%p5595 bra BB0_2489;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29a20 (main.1.sm_70.ptx:25306) xor.b32 %r24031, %r6037, 249;
GPGPU-Sim PTX: 1251 (potential) branch divergence @  PC=0x29ab0 (main.1.sm_70.ptx:25326) @%p5597 bra BB0_2501;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29b18 (main.1.sm_70.ptx:25342) shfl.sync.idx.b32 %r5798|%p3989, %r24042, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 1252 (potential) branch divergence @  PC=0x29b38 (main.1.sm_70.ptx:25346) @%p5597 bra BB0_2503;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29ba0 (main.1.sm_70.ptx:25362) shfl.sync.idx.b32 %r5802|%p3993, %r24042, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 1253 (potential) branch divergence @  PC=0x29bc0 (main.1.sm_70.ptx:25366) @%p5597 bra BB0_2505;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29c28 (main.1.sm_70.ptx:25382) shfl.sync.idx.b32 %r5806|%p3997, %r24042, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 1254 (potential) branch divergence @  PC=0x29c48 (main.1.sm_70.ptx:25386) @%p5597 bra BB0_2507;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29cb0 (main.1.sm_70.ptx:25402) add.s32 %r25030, %r25030, 1;
GPGPU-Sim PTX: 1255 (potential) branch divergence @  PC=0x29cc8 (main.1.sm_70.ptx:25405) @%p5601 bra BB0_2499;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29cd0 (main.1.sm_70.ptx:25407) xor.b32 %r24105, %r6037, 250;
GPGPU-Sim PTX: 1256 (potential) branch divergence @  PC=0x29d60 (main.1.sm_70.ptx:25427) @%p5603 bra BB0_2511;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29dc8 (main.1.sm_70.ptx:25443) shfl.sync.idx.b32 %r5824|%p4005, %r24116, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 1257 (potential) branch divergence @  PC=0x29de8 (main.1.sm_70.ptx:25447) @%p5603 bra BB0_2513;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29e50 (main.1.sm_70.ptx:25463) shfl.sync.idx.b32 %r5828|%p4009, %r24116, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 1258 (potential) branch divergence @  PC=0x29e70 (main.1.sm_70.ptx:25467) @%p5603 bra BB0_2515;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29ed8 (main.1.sm_70.ptx:25483) shfl.sync.idx.b32 %r5832|%p4013, %r24116, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 1259 (potential) branch divergence @  PC=0x29ef8 (main.1.sm_70.ptx:25487) @%p5603 bra BB0_2517;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29f60 (main.1.sm_70.ptx:25503) add.s32 %r25032, %r25032, 1;
GPGPU-Sim PTX: 1260 (potential) branch divergence @  PC=0x29f78 (main.1.sm_70.ptx:25506) @%p5607 bra BB0_2509;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29f80 (main.1.sm_70.ptx:25508) xor.b32 %r24179, %r6037, 251;
GPGPU-Sim PTX: 1261 (potential) branch divergence @  PC=0x2a010 (main.1.sm_70.ptx:25528) @%p5609 bra BB0_2521;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a078 (main.1.sm_70.ptx:25544) shfl.sync.idx.b32 %r5850|%p4021, %r24190, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 1262 (potential) branch divergence @  PC=0x2a098 (main.1.sm_70.ptx:25548) @%p5609 bra BB0_2523;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a100 (main.1.sm_70.ptx:25564) shfl.sync.idx.b32 %r5854|%p4025, %r24190, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 1263 (potential) branch divergence @  PC=0x2a120 (main.1.sm_70.ptx:25568) @%p5609 bra BB0_2525;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a188 (main.1.sm_70.ptx:25584) shfl.sync.idx.b32 %r5858|%p4029, %r24190, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 1264 (potential) branch divergence @  PC=0x2a1a8 (main.1.sm_70.ptx:25588) @%p5609 bra BB0_2527;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a210 (main.1.sm_70.ptx:25604) add.s32 %r25034, %r25034, 1;
GPGPU-Sim PTX: 1265 (potential) branch divergence @  PC=0x2a228 (main.1.sm_70.ptx:25607) @%p5613 bra BB0_2519;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a230 (main.1.sm_70.ptx:25609) xor.b32 %r24253, %r6037, 252;
GPGPU-Sim PTX: 1266 (potential) branch divergence @  PC=0x2a2c0 (main.1.sm_70.ptx:25629) @%p5615 bra BB0_2531;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a328 (main.1.sm_70.ptx:25645) shfl.sync.idx.b32 %r5876|%p4037, %r24264, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 1267 (potential) branch divergence @  PC=0x2a348 (main.1.sm_70.ptx:25649) @%p5615 bra BB0_2533;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a3b0 (main.1.sm_70.ptx:25665) shfl.sync.idx.b32 %r5880|%p4041, %r24264, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 1268 (potential) branch divergence @  PC=0x2a3d0 (main.1.sm_70.ptx:25669) @%p5615 bra BB0_2535;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a438 (main.1.sm_70.ptx:25685) shfl.sync.idx.b32 %r5884|%p4045, %r24264, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 1269 (potential) branch divergence @  PC=0x2a458 (main.1.sm_70.ptx:25689) @%p5615 bra BB0_2537;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a4c0 (main.1.sm_70.ptx:25705) add.s32 %r25036, %r25036, 1;
GPGPU-Sim PTX: 1270 (potential) branch divergence @  PC=0x2a4d8 (main.1.sm_70.ptx:25708) @%p5619 bra BB0_2529;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a4e0 (main.1.sm_70.ptx:25710) xor.b32 %r24327, %r6037, 253;
GPGPU-Sim PTX: 1271 (potential) branch divergence @  PC=0x2a570 (main.1.sm_70.ptx:25730) @%p5621 bra BB0_2541;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a5d8 (main.1.sm_70.ptx:25746) shfl.sync.idx.b32 %r5902|%p4053, %r24338, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 1272 (potential) branch divergence @  PC=0x2a5f8 (main.1.sm_70.ptx:25750) @%p5621 bra BB0_2543;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a660 (main.1.sm_70.ptx:25766) shfl.sync.idx.b32 %r5906|%p4057, %r24338, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 1273 (potential) branch divergence @  PC=0x2a680 (main.1.sm_70.ptx:25770) @%p5621 bra BB0_2545;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a6e8 (main.1.sm_70.ptx:25786) shfl.sync.idx.b32 %r5910|%p4061, %r24338, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 1274 (potential) branch divergence @  PC=0x2a708 (main.1.sm_70.ptx:25790) @%p5621 bra BB0_2547;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a770 (main.1.sm_70.ptx:25806) add.s32 %r25038, %r25038, 1;
GPGPU-Sim PTX: 1275 (potential) branch divergence @  PC=0x2a788 (main.1.sm_70.ptx:25809) @%p5625 bra BB0_2539;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a790 (main.1.sm_70.ptx:25811) xor.b32 %r24401, %r6037, 254;
GPGPU-Sim PTX: 1276 (potential) branch divergence @  PC=0x2a820 (main.1.sm_70.ptx:25831) @%p5627 bra BB0_2551;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a888 (main.1.sm_70.ptx:25847) shfl.sync.idx.b32 %r5928|%p4069, %r24412, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 1277 (potential) branch divergence @  PC=0x2a8a8 (main.1.sm_70.ptx:25851) @%p5627 bra BB0_2553;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a910 (main.1.sm_70.ptx:25867) shfl.sync.idx.b32 %r5932|%p4073, %r24412, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 1278 (potential) branch divergence @  PC=0x2a930 (main.1.sm_70.ptx:25871) @%p5627 bra BB0_2555;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a998 (main.1.sm_70.ptx:25887) shfl.sync.idx.b32 %r5936|%p4077, %r24412, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 1279 (potential) branch divergence @  PC=0x2a9b8 (main.1.sm_70.ptx:25891) @%p5627 bra BB0_2557;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2aa20 (main.1.sm_70.ptx:25907) add.s32 %r25040, %r25040, 1;
GPGPU-Sim PTX: 1280 (potential) branch divergence @  PC=0x2aa38 (main.1.sm_70.ptx:25910) @%p5631 bra BB0_2549;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2aa40 (main.1.sm_70.ptx:25912) xor.b32 %r24475, %r6037, 255;
GPGPU-Sim PTX: 1281 (potential) branch divergence @  PC=0x2aad0 (main.1.sm_70.ptx:25932) @%p5633 bra BB0_2561;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ab38 (main.1.sm_70.ptx:25948) shfl.sync.idx.b32 %r5954|%p4085, %r24486, %r6045, %r6075, %r6076;
GPGPU-Sim PTX: 1282 (potential) branch divergence @  PC=0x2ab58 (main.1.sm_70.ptx:25952) @%p5633 bra BB0_2563;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2abc0 (main.1.sm_70.ptx:25968) shfl.sync.idx.b32 %r5958|%p4089, %r24486, %r6055, %r6075, %r6076;
GPGPU-Sim PTX: 1283 (potential) branch divergence @  PC=0x2abe0 (main.1.sm_70.ptx:25972) @%p5633 bra BB0_2565;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ac48 (main.1.sm_70.ptx:25988) shfl.sync.idx.b32 %r5962|%p4093, %r24486, %r6046, %r6075, %r6076;
GPGPU-Sim PTX: 1284 (potential) branch divergence @  PC=0x2ac68 (main.1.sm_70.ptx:25992) @%p5633 bra BB0_2567;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2acd0 (main.1.sm_70.ptx:26008) add.s32 %r25042, %r25042, 1;
GPGPU-Sim PTX: 1285 (potential) branch divergence @  PC=0x2ad00 (main.1.sm_70.ptx:26014) @%p5637 bra BB0_2559;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ad08 (main.1.sm_70.ptx:26016) mov.u64 %rd11795, keccakf_rndc;
GPGPU-Sim PTX: 1286 (potential) branch divergence @  PC=0x2b5e0 (main.1.sm_70.ptx:26504) @%p5638 bra BB0_2569;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b5e8 (main.1.sm_70.ptx:26506) ld.param.u64 %rd7665, [_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j_param_2];
GPGPU-Sim PTX: 1287 (potential) branch divergence @  PC=0x2b768 (main.1.sm_70.ptx:26558) @%p5657 bra BB0_2572;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b7b8 (main.1.sm_70.ptx:26573) ld.param.u64 %rd7666, [_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j_param_2];
GPGPU-Sim PTX: 1288 (potential) branch divergence @  PC=0x2b898 (main.1.sm_70.ptx:26605) @%p5676 bra BB0_2574;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b8e8 (main.1.sm_70.ptx:26620) ld.param.u64 %rd7667, [_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j_param_2];
GPGPU-Sim PTX: 1289 (potential) branch divergence @  PC=0x2b9c8 (main.1.sm_70.ptx:26652) @%p5695 bra BB0_2576;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ba18 (main.1.sm_70.ptx:26667) ld.param.u64 %rd7668, [_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j_param_2];
GPGPU-Sim PTX: 1290 (potential) branch divergence @  PC=0x2baf8 (main.1.sm_70.ptx:26699) @%p5714 bra BB0_2578;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2bb48 (main.1.sm_70.ptx:26714) mov.u32 %r24761, %ntid.x;
GPGPU-Sim PTX: 1291 (potential) branch divergence @  PC=0x2bba8 (main.1.sm_70.ptx:26728) @!%p4097 bra BB0_2580;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2bc28 (main.1.sm_70.ptx:26754) ret;
GPGPU-Sim PTX: 1292 (potential) branch divergence @  PC=0x2bbb0 (main.1.sm_70.ptx:26729) bra.uni BB0_2579;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2bbb8 (main.1.sm_70.ptx:26732) mov.u32 %r24762, %ctaid.x;
GPGPU-Sim PTX: ... end of reconvergence points for _Z25ethash_calculate_dag_itemjP8hash64_tmS0_j
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'.
GPGPU-Sim PTX: pushing kernel '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j' to stream 1, gridDim= (4,1,1) blockDim = (256,1,1) 
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim API:    stream 1 has 1 operations
GPGPU-Sim API:       0 :  stream operation kernel
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
GPGPU-Sim uArch: CTA/core = 3, limited by: regs
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
Destroy streams for kernel 1: size 0
kernel_name = _Z25ethash_calculate_dag_itemjP8hash64_tmS0_j 
kernel_launch_uid = 1 
gpu_sim_cycle = 452284
gpu_sim_insn = 60354064
gpu_ipc =     133.4428
gpu_tot_sim_cycle = 452284
gpu_tot_sim_insn = 60354064
gpu_tot_ipc =     133.4428
gpu_tot_issued_cta = 4
gpu_occupancy = 12.4941% 
gpu_tot_occupancy = 12.4941% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0094
partiton_level_parallism_total  =       0.0094
partiton_level_parallism_util =       1.1502
partiton_level_parallism_util_total  =       1.1502
L2_BW  =       0.3397 GB/Sec
L2_BW_total  =       0.3397 GB/Sec
gpu_total_sim_rate=39344

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 17922, Miss = 1057, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 17922, Miss = 1061, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 17922, Miss = 1062, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 17924, Miss = 1064, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 71690
	L1D_total_cache_misses = 4244
	L1D_total_cache_miss_rate = 0.0592
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.038
	L1D_cache_fill_port_util = 0.001
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 67446
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1241
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 947
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 2048
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 69634
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 8
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][TOTAL_ACCESS] = 2048

Total_core_cache_fail_stats:
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
94040, 94010, 94010, 94010, 94010, 94010, 94010, 94010, 
gpgpu_n_tot_thrd_icount = 99420320
gpgpu_n_tot_w_icount = 3106885
gpgpu_n_stall_shd_mem = 38274
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 2048
gpgpu_n_mem_read_global = 2178
gpgpu_n_mem_write_global = 16
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1052672
gpgpu_n_store_insn = 16400
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 49152
gpgpu_n_param_mem_insn = 8192
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 38274
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:860567	W0_Idle:13474	W0_Scoreboard:3184171	W1:120	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:1572864	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1435456
single_issue_nums: WS0:752200	WS1:752080	WS2:752080	WS3:752080	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 17424 {8:2178,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 384 {8:8,40:8,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 81920 {40:2048,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 87120 {40:2178,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 128 {8:16,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 16384 {8:2048,}
maxmflatency = 1313 
max_icnt2mem_latency = 526 
maxmrqlatency = 51 
max_icnt2sh_latency = 7 
averagemflatency = 394 
avg_icnt2mem_latency = 111 
avg_mrq_latency = 16 
avg_icnt2sh_latency = 2 
mrq_lat_table:203 	102 	223 	370 	911 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2064 	761 	1401 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	4 	0 	0 	2240 	240 	282 	863 	590 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	4169 	73 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	18 	1 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      6783      6277         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      6770      6265         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:    436234      6626         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      6745      6237         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      6731      6224         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      6718      6212         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      6706      6199         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      6694      6185         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      6069      5863         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      6056      5851         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      6044      5836         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      6032      5823         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      6017      5811         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      6004      5799         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5992      5784         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5980      5771         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:      5965      5655         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:      5952      5642         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:      5939      5630         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:      5927      5617         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      5914      5603         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:      5900      5590         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:      5887      5578         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:      5875      5566         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:      6172      5759         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:      6160      5747         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:      6147      5732         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:      6133      5719         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:      6120      5707         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:      6108      5695         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      6096      5680         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:      6081      5667         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 11.666667 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2051/66 = 31.075758
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 2048
min_bank_accesses = 0!
chip skew: 64/64 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         3         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 3
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        625       680    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        574       675    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        678       859    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        565       666    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        561       661    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        556       657    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        552       652    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        547       647    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:        647       624    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:        637       616    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:        629       606    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:        620       596    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:        611       588    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:        601       580    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:        593       570    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:        640       560    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:        715       554    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:        782       544    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:        794       535    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:        781       526    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:        768       518    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:        754       508    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:        740       499    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:        727       491    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:        726       588    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:        718       580    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:        708       570    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:        699       561    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:        690       552    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:        682       544    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:        673       535    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:        663       526    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        752       953       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[1]:        743       945       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[2]:        751      1313       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[3]:        726       925       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[4]:        716       916       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[5]:        707       908       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[6]:        699       899       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[7]:        691       889       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[8]:        810       667       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[9]:        800       659       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[10]:        792       649       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[11]:        784       639       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[12]:        774       631       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[13]:        764       623       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[14]:        756       613       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[15]:        748       603       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[16]:        738       617         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:        728       608         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:        719       597         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:        711       589         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:        702       581         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:        692       571         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:        683       561         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:        675       553         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:        880       614         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:        872       605         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:        863       597         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:        854       588         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:        844       579         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:        836       569         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:        828       561         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:        818       554         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=339612 n_nop=339546 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001885
n_activity=198 dram_eff=0.3232
bk0: 32a 339571i bk1: 32a 339571i bk2: 0a 339612i bk3: 0a 339612i bk4: 0a 339612i bk5: 0a 339612i bk6: 0a 339612i bk7: 0a 339612i bk8: 0a 339612i bk9: 0a 339612i bk10: 0a 339612i bk11: 0a 339612i bk12: 0a 339612i bk13: 0a 339612i bk14: 0a 339612i bk15: 0a 339612i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 339612 
util_bw = 64 
Wasted_Col = 82 
Wasted_Row = 0 
Idle = 339466 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 58 
rwq = 0 
CCDLc_limit_alone = 58 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 339612 
n_nop = 339546 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001855 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00185506
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=339612 n_nop=339546 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001885
n_activity=196 dram_eff=0.3265
bk0: 32a 339570i bk1: 32a 339570i bk2: 0a 339612i bk3: 0a 339612i bk4: 0a 339612i bk5: 0a 339612i bk6: 0a 339612i bk7: 0a 339612i bk8: 0a 339612i bk9: 0a 339612i bk10: 0a 339612i bk11: 0a 339612i bk12: 0a 339612i bk13: 0a 339612i bk14: 0a 339612i bk15: 0a 339612i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 339612 
util_bw = 64 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 339464 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 339612 
n_nop = 339546 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001908 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00190806
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 452857 -   mf: uid=1628940, sid4294967295:w4294967295, part=2, addr=0x4000200, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (452257), 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=339612 n_nop=339539 n_act=4 n_pre=2 n_ref_event=0 n_req=67 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=3 bw_util=0.0001973
n_activity=269 dram_eff=0.2491
bk0: 32a 339528i bk1: 32a 339568i bk2: 0a 339612i bk3: 0a 339612i bk4: 0a 339612i bk5: 0a 339612i bk6: 0a 339612i bk7: 0a 339612i bk8: 0a 339612i bk9: 0a 339612i bk10: 0a 339612i bk11: 0a 339612i bk12: 0a 339612i bk13: 0a 339612i bk14: 0a 339612i bk15: 0a 339612i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.940298
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.333333
Bank_Level_Parallism = 1.048387
Bank_Level_Parallism_Col = 1.037736
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.100629
GrpLevelPara = 1.037736 

BW Util details:
bwutil = 0.000197 
total_CMD = 339612 
util_bw = 67 
Wasted_Col = 95 
Wasted_Row = 24 
Idle = 339426 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 18 
WTRc_limit = 5 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 5 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 339612 
n_nop = 339539 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 3 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 67 
total_req = 67 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 67 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000197 
Either_Row_CoL_Bus_Util = 0.000215 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002591 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00259119
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=339612 n_nop=339546 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001885
n_activity=196 dram_eff=0.3265
bk0: 32a 339570i bk1: 32a 339570i bk2: 0a 339612i bk3: 0a 339612i bk4: 0a 339612i bk5: 0a 339612i bk6: 0a 339612i bk7: 0a 339612i bk8: 0a 339612i bk9: 0a 339612i bk10: 0a 339612i bk11: 0a 339612i bk12: 0a 339612i bk13: 0a 339612i bk14: 0a 339612i bk15: 0a 339612i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 339612 
util_bw = 64 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 339464 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 339612 
n_nop = 339546 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002008 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00200817
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=339612 n_nop=339546 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001885
n_activity=196 dram_eff=0.3265
bk0: 32a 339570i bk1: 32a 339570i bk2: 0a 339612i bk3: 0a 339612i bk4: 0a 339612i bk5: 0a 339612i bk6: 0a 339612i bk7: 0a 339612i bk8: 0a 339612i bk9: 0a 339612i bk10: 0a 339612i bk11: 0a 339612i bk12: 0a 339612i bk13: 0a 339612i bk14: 0a 339612i bk15: 0a 339612i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 339612 
util_bw = 64 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 339464 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 339612 
n_nop = 339546 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002076 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0020759
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=339612 n_nop=339546 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001885
n_activity=196 dram_eff=0.3265
bk0: 32a 339570i bk1: 32a 339570i bk2: 0a 339612i bk3: 0a 339612i bk4: 0a 339612i bk5: 0a 339612i bk6: 0a 339612i bk7: 0a 339612i bk8: 0a 339612i bk9: 0a 339612i bk10: 0a 339612i bk11: 0a 339612i bk12: 0a 339612i bk13: 0a 339612i bk14: 0a 339612i bk15: 0a 339612i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 339612 
util_bw = 64 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 339464 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 339612 
n_nop = 339546 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002173 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00217307
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=339612 n_nop=339546 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001885
n_activity=196 dram_eff=0.3265
bk0: 32a 339570i bk1: 32a 339570i bk2: 0a 339612i bk3: 0a 339612i bk4: 0a 339612i bk5: 0a 339612i bk6: 0a 339612i bk7: 0a 339612i bk8: 0a 339612i bk9: 0a 339612i bk10: 0a 339612i bk11: 0a 339612i bk12: 0a 339612i bk13: 0a 339612i bk14: 0a 339612i bk15: 0a 339612i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 339612 
util_bw = 64 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 339464 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 339612 
n_nop = 339546 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002220 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00222018
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=339612 n_nop=339546 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001885
n_activity=196 dram_eff=0.3265
bk0: 32a 339570i bk1: 32a 339570i bk2: 0a 339612i bk3: 0a 339612i bk4: 0a 339612i bk5: 0a 339612i bk6: 0a 339612i bk7: 0a 339612i bk8: 0a 339612i bk9: 0a 339612i bk10: 0a 339612i bk11: 0a 339612i bk12: 0a 339612i bk13: 0a 339612i bk14: 0a 339612i bk15: 0a 339612i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 339612 
util_bw = 64 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 339464 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 339612 
n_nop = 339546 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002297 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00229674
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=339612 n_nop=339546 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001885
n_activity=196 dram_eff=0.3265
bk0: 32a 339570i bk1: 32a 339570i bk2: 0a 339612i bk3: 0a 339612i bk4: 0a 339612i bk5: 0a 339612i bk6: 0a 339612i bk7: 0a 339612i bk8: 0a 339612i bk9: 0a 339612i bk10: 0a 339612i bk11: 0a 339612i bk12: 0a 339612i bk13: 0a 339612i bk14: 0a 339612i bk15: 0a 339612i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 339612 
util_bw = 64 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 339464 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 339612 
n_nop = 339546 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002211 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00221135
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=339612 n_nop=339546 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001885
n_activity=196 dram_eff=0.3265
bk0: 32a 339571i bk1: 32a 339570i bk2: 0a 339612i bk3: 0a 339612i bk4: 0a 339612i bk5: 0a 339612i bk6: 0a 339612i bk7: 0a 339612i bk8: 0a 339612i bk9: 0a 339612i bk10: 0a 339612i bk11: 0a 339612i bk12: 0a 339612i bk13: 0a 339612i bk14: 0a 339612i bk15: 0a 339612i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 339612 
util_bw = 64 
Wasted_Col = 83 
Wasted_Row = 0 
Idle = 339465 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 59 
rwq = 0 
CCDLc_limit_alone = 59 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 339612 
n_nop = 339546 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002214 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00221429
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=339612 n_nop=339546 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001885
n_activity=196 dram_eff=0.3265
bk0: 32a 339570i bk1: 32a 339570i bk2: 0a 339612i bk3: 0a 339612i bk4: 0a 339612i bk5: 0a 339612i bk6: 0a 339612i bk7: 0a 339612i bk8: 0a 339612i bk9: 0a 339612i bk10: 0a 339612i bk11: 0a 339612i bk12: 0a 339612i bk13: 0a 339612i bk14: 0a 339612i bk15: 0a 339612i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 339612 
util_bw = 64 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 339464 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 339612 
n_nop = 339546 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002229 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00222901
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=339612 n_nop=339546 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001885
n_activity=196 dram_eff=0.3265
bk0: 32a 339570i bk1: 32a 339571i bk2: 0a 339612i bk3: 0a 339612i bk4: 0a 339612i bk5: 0a 339612i bk6: 0a 339612i bk7: 0a 339612i bk8: 0a 339612i bk9: 0a 339612i bk10: 0a 339612i bk11: 0a 339612i bk12: 0a 339612i bk13: 0a 339612i bk14: 0a 339612i bk15: 0a 339612i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 339612 
util_bw = 64 
Wasted_Col = 83 
Wasted_Row = 0 
Idle = 339465 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 59 
rwq = 0 
CCDLc_limit_alone = 59 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 339612 
n_nop = 339546 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002214 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00221429
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=339612 n_nop=339546 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001885
n_activity=196 dram_eff=0.3265
bk0: 32a 339570i bk1: 32a 339570i bk2: 0a 339612i bk3: 0a 339612i bk4: 0a 339612i bk5: 0a 339612i bk6: 0a 339612i bk7: 0a 339612i bk8: 0a 339612i bk9: 0a 339612i bk10: 0a 339612i bk11: 0a 339612i bk12: 0a 339612i bk13: 0a 339612i bk14: 0a 339612i bk15: 0a 339612i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 339612 
util_bw = 64 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 339464 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 339612 
n_nop = 339546 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002211 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00221135
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=339612 n_nop=339546 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001885
n_activity=196 dram_eff=0.3265
bk0: 32a 339570i bk1: 32a 339570i bk2: 0a 339612i bk3: 0a 339612i bk4: 0a 339612i bk5: 0a 339612i bk6: 0a 339612i bk7: 0a 339612i bk8: 0a 339612i bk9: 0a 339612i bk10: 0a 339612i bk11: 0a 339612i bk12: 0a 339612i bk13: 0a 339612i bk14: 0a 339612i bk15: 0a 339612i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 339612 
util_bw = 64 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 339464 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 339612 
n_nop = 339546 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002256 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00225552
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=339612 n_nop=339546 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001885
n_activity=196 dram_eff=0.3265
bk0: 32a 339570i bk1: 32a 339570i bk2: 0a 339612i bk3: 0a 339612i bk4: 0a 339612i bk5: 0a 339612i bk6: 0a 339612i bk7: 0a 339612i bk8: 0a 339612i bk9: 0a 339612i bk10: 0a 339612i bk11: 0a 339612i bk12: 0a 339612i bk13: 0a 339612i bk14: 0a 339612i bk15: 0a 339612i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 339612 
util_bw = 64 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 339464 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 339612 
n_nop = 339546 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002214 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00221429
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=339612 n_nop=339546 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001885
n_activity=196 dram_eff=0.3265
bk0: 32a 339570i bk1: 32a 339570i bk2: 0a 339612i bk3: 0a 339612i bk4: 0a 339612i bk5: 0a 339612i bk6: 0a 339612i bk7: 0a 339612i bk8: 0a 339612i bk9: 0a 339612i bk10: 0a 339612i bk11: 0a 339612i bk12: 0a 339612i bk13: 0a 339612i bk14: 0a 339612i bk15: 0a 339612i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 339612 
util_bw = 64 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 339464 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 339612 
n_nop = 339546 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002247 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00224668
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=339612 n_nop=339546 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001885
n_activity=196 dram_eff=0.3265
bk0: 32a 339570i bk1: 32a 339570i bk2: 0a 339612i bk3: 0a 339612i bk4: 0a 339612i bk5: 0a 339612i bk6: 0a 339612i bk7: 0a 339612i bk8: 0a 339612i bk9: 0a 339612i bk10: 0a 339612i bk11: 0a 339612i bk12: 0a 339612i bk13: 0a 339612i bk14: 0a 339612i bk15: 0a 339612i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 339612 
util_bw = 64 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 339464 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 339612 
n_nop = 339546 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002220 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00222018
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=339612 n_nop=339546 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001885
n_activity=196 dram_eff=0.3265
bk0: 32a 339570i bk1: 32a 339571i bk2: 0a 339612i bk3: 0a 339612i bk4: 0a 339612i bk5: 0a 339612i bk6: 0a 339612i bk7: 0a 339612i bk8: 0a 339612i bk9: 0a 339612i bk10: 0a 339612i bk11: 0a 339612i bk12: 0a 339612i bk13: 0a 339612i bk14: 0a 339612i bk15: 0a 339612i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 339612 
util_bw = 64 
Wasted_Col = 83 
Wasted_Row = 0 
Idle = 339465 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 59 
rwq = 0 
CCDLc_limit_alone = 59 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 339612 
n_nop = 339546 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002211 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00221135
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=339612 n_nop=339546 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001885
n_activity=196 dram_eff=0.3265
bk0: 32a 339571i bk1: 32a 339570i bk2: 0a 339612i bk3: 0a 339612i bk4: 0a 339612i bk5: 0a 339612i bk6: 0a 339612i bk7: 0a 339612i bk8: 0a 339612i bk9: 0a 339612i bk10: 0a 339612i bk11: 0a 339612i bk12: 0a 339612i bk13: 0a 339612i bk14: 0a 339612i bk15: 0a 339612i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 339612 
util_bw = 64 
Wasted_Col = 83 
Wasted_Row = 0 
Idle = 339465 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 59 
rwq = 0 
CCDLc_limit_alone = 59 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 339612 
n_nop = 339546 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002185 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00218485
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=339612 n_nop=339546 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001885
n_activity=196 dram_eff=0.3265
bk0: 32a 339570i bk1: 32a 339570i bk2: 0a 339612i bk3: 0a 339612i bk4: 0a 339612i bk5: 0a 339612i bk6: 0a 339612i bk7: 0a 339612i bk8: 0a 339612i bk9: 0a 339612i bk10: 0a 339612i bk11: 0a 339612i bk12: 0a 339612i bk13: 0a 339612i bk14: 0a 339612i bk15: 0a 339612i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 339612 
util_bw = 64 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 339464 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 339612 
n_nop = 339546 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002253 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00225257
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=339612 n_nop=339546 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001885
n_activity=196 dram_eff=0.3265
bk0: 32a 339570i bk1: 32a 339570i bk2: 0a 339612i bk3: 0a 339612i bk4: 0a 339612i bk5: 0a 339612i bk6: 0a 339612i bk7: 0a 339612i bk8: 0a 339612i bk9: 0a 339612i bk10: 0a 339612i bk11: 0a 339612i bk12: 0a 339612i bk13: 0a 339612i bk14: 0a 339612i bk15: 0a 339612i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 339612 
util_bw = 64 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 339464 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 339612 
n_nop = 339546 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002297 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00229674
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=339612 n_nop=339546 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001885
n_activity=196 dram_eff=0.3265
bk0: 32a 339570i bk1: 32a 339571i bk2: 0a 339612i bk3: 0a 339612i bk4: 0a 339612i bk5: 0a 339612i bk6: 0a 339612i bk7: 0a 339612i bk8: 0a 339612i bk9: 0a 339612i bk10: 0a 339612i bk11: 0a 339612i bk12: 0a 339612i bk13: 0a 339612i bk14: 0a 339612i bk15: 0a 339612i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 339612 
util_bw = 64 
Wasted_Col = 83 
Wasted_Row = 0 
Idle = 339465 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 59 
rwq = 0 
CCDLc_limit_alone = 59 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 339612 
n_nop = 339546 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002256 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00225552
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=339612 n_nop=339546 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001885
n_activity=196 dram_eff=0.3265
bk0: 32a 339571i bk1: 32a 339570i bk2: 0a 339612i bk3: 0a 339612i bk4: 0a 339612i bk5: 0a 339612i bk6: 0a 339612i bk7: 0a 339612i bk8: 0a 339612i bk9: 0a 339612i bk10: 0a 339612i bk11: 0a 339612i bk12: 0a 339612i bk13: 0a 339612i bk14: 0a 339612i bk15: 0a 339612i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 339612 
util_bw = 64 
Wasted_Col = 83 
Wasted_Row = 0 
Idle = 339465 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 59 
rwq = 0 
CCDLc_limit_alone = 59 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 339612 
n_nop = 339546 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002214 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00221429
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=339612 n_nop=339546 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001885
n_activity=196 dram_eff=0.3265
bk0: 32a 339570i bk1: 32a 339570i bk2: 0a 339612i bk3: 0a 339612i bk4: 0a 339612i bk5: 0a 339612i bk6: 0a 339612i bk7: 0a 339612i bk8: 0a 339612i bk9: 0a 339612i bk10: 0a 339612i bk11: 0a 339612i bk12: 0a 339612i bk13: 0a 339612i bk14: 0a 339612i bk15: 0a 339612i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 339612 
util_bw = 64 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 339464 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 339612 
n_nop = 339546 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002256 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00225552
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=339612 n_nop=339546 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001885
n_activity=196 dram_eff=0.3265
bk0: 32a 339570i bk1: 32a 339570i bk2: 0a 339612i bk3: 0a 339612i bk4: 0a 339612i bk5: 0a 339612i bk6: 0a 339612i bk7: 0a 339612i bk8: 0a 339612i bk9: 0a 339612i bk10: 0a 339612i bk11: 0a 339612i bk12: 0a 339612i bk13: 0a 339612i bk14: 0a 339612i bk15: 0a 339612i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 339612 
util_bw = 64 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 339464 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 339612 
n_nop = 339546 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002297 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00229674
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=339612 n_nop=339546 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001885
n_activity=196 dram_eff=0.3265
bk0: 32a 339570i bk1: 32a 339570i bk2: 0a 339612i bk3: 0a 339612i bk4: 0a 339612i bk5: 0a 339612i bk6: 0a 339612i bk7: 0a 339612i bk8: 0a 339612i bk9: 0a 339612i bk10: 0a 339612i bk11: 0a 339612i bk12: 0a 339612i bk13: 0a 339612i bk14: 0a 339612i bk15: 0a 339612i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 339612 
util_bw = 64 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 339464 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 339612 
n_nop = 339546 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002297 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00229674
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=339612 n_nop=339546 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001885
n_activity=196 dram_eff=0.3265
bk0: 32a 339571i bk1: 32a 339570i bk2: 0a 339612i bk3: 0a 339612i bk4: 0a 339612i bk5: 0a 339612i bk6: 0a 339612i bk7: 0a 339612i bk8: 0a 339612i bk9: 0a 339612i bk10: 0a 339612i bk11: 0a 339612i bk12: 0a 339612i bk13: 0a 339612i bk14: 0a 339612i bk15: 0a 339612i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 339612 
util_bw = 64 
Wasted_Col = 83 
Wasted_Row = 0 
Idle = 339465 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 59 
rwq = 0 
CCDLc_limit_alone = 59 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 339612 
n_nop = 339546 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002211 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00221135
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=339612 n_nop=339546 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001885
n_activity=196 dram_eff=0.3265
bk0: 32a 339570i bk1: 32a 339570i bk2: 0a 339612i bk3: 0a 339612i bk4: 0a 339612i bk5: 0a 339612i bk6: 0a 339612i bk7: 0a 339612i bk8: 0a 339612i bk9: 0a 339612i bk10: 0a 339612i bk11: 0a 339612i bk12: 0a 339612i bk13: 0a 339612i bk14: 0a 339612i bk15: 0a 339612i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 339612 
util_bw = 64 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 339464 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 339612 
n_nop = 339546 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002170 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00217012
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=339612 n_nop=339546 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001885
n_activity=196 dram_eff=0.3265
bk0: 32a 339570i bk1: 32a 339570i bk2: 0a 339612i bk3: 0a 339612i bk4: 0a 339612i bk5: 0a 339612i bk6: 0a 339612i bk7: 0a 339612i bk8: 0a 339612i bk9: 0a 339612i bk10: 0a 339612i bk11: 0a 339612i bk12: 0a 339612i bk13: 0a 339612i bk14: 0a 339612i bk15: 0a 339612i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 339612 
util_bw = 64 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 339464 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 339612 
n_nop = 339546 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002256 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00225552
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=339612 n_nop=339546 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001885
n_activity=196 dram_eff=0.3265
bk0: 32a 339570i bk1: 32a 339570i bk2: 0a 339612i bk3: 0a 339612i bk4: 0a 339612i bk5: 0a 339612i bk6: 0a 339612i bk7: 0a 339612i bk8: 0a 339612i bk9: 0a 339612i bk10: 0a 339612i bk11: 0a 339612i bk12: 0a 339612i bk13: 0a 339612i bk14: 0a 339612i bk15: 0a 339612i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 339612 
util_bw = 64 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 339464 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 339612 
n_nop = 339546 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002256 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00225552
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=339612 n_nop=339546 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001885
n_activity=196 dram_eff=0.3265
bk0: 32a 339571i bk1: 32a 339570i bk2: 0a 339612i bk3: 0a 339612i bk4: 0a 339612i bk5: 0a 339612i bk6: 0a 339612i bk7: 0a 339612i bk8: 0a 339612i bk9: 0a 339612i bk10: 0a 339612i bk11: 0a 339612i bk12: 0a 339612i bk13: 0a 339612i bk14: 0a 339612i bk15: 0a 339612i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 339612 
util_bw = 64 
Wasted_Col = 83 
Wasted_Row = 0 
Idle = 339465 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 59 
rwq = 0 
CCDLc_limit_alone = 59 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 339612 
n_nop = 339546 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002211 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00221135
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=339612 n_nop=339546 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001885
n_activity=196 dram_eff=0.3265
bk0: 32a 339570i bk1: 32a 339570i bk2: 0a 339612i bk3: 0a 339612i bk4: 0a 339612i bk5: 0a 339612i bk6: 0a 339612i bk7: 0a 339612i bk8: 0a 339612i bk9: 0a 339612i bk10: 0a 339612i bk11: 0a 339612i bk12: 0a 339612i bk13: 0a 339612i bk14: 0a 339612i bk15: 0a 339612i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 339612 
util_bw = 64 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 339464 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 339612 
n_nop = 339546 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002170 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00217012

========= L2 cache stats =========
L2_cache_bank[0]: Access = 168, Miss = 64, Miss_rate = 0.381, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 176, Miss = 72, Miss_rate = 0.409, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 164, Miss = 64, Miss_rate = 0.390, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 40, Miss = 32, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 46, Miss = 32, Miss_rate = 0.696, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 48, Miss = 32, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 48, Miss = 32, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 48, Miss = 32, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 48, Miss = 32, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 48, Miss = 32, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 48, Miss = 32, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 4242
L2_total_cache_misses = 2568
L2_total_cache_miss_rate = 0.6054
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 130
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1536
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 8
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 7
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 1536
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 128
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 384
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2178
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 16
	L2_cache_stats_breakdown[LOCAL_ACC_W][TOTAL_ACCESS] = 2048
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=4242
icnt_total_pkts_simt_to_mem=4242
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 4242
Req_Network_cycles = 452284
Req_Network_injected_packets_per_cycle =       0.0094 
Req_Network_conflicts_per_cycle =       0.0096
Req_Network_conflicts_per_cycle_util =       1.1817
Req_Bank_Level_Parallism =       1.1502
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0104
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0001

Reply_Network_injected_packets_num = 4242
Reply_Network_cycles = 452284
Reply_Network_injected_packets_per_cycle =        0.0094
Reply_Network_conflicts_per_cycle =        0.0005
Reply_Network_conflicts_per_cycle_util =       0.0697
Reply_Bank_Level_Parallism =       1.3194
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0001
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 25 min, 34 sec (1534 sec)
gpgpu_simulation_rate = 39344 (inst/sec)
gpgpu_simulation_rate = 294 (cycle/sec)
gpgpu_silicon_slowdown = 3850340x
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffddb0af69c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffddb0af690..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffddb0af688..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffddb0af680..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffddb0af698..

GPGPU-Sim PTX: cudaLaunch for 0x0x4123e6 (mode=performance simulation) on stream 1
GPGPU-Sim PTX: PDOM analysis already done for _Z25ethash_calculate_dag_itemjP8hash64_tmS0_j 
GPGPU-Sim PTX: pushing kernel '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j' to stream 1, gridDim= (4,1,1) blockDim = (256,1,1) 
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim API:    stream 1 has 1 operations
GPGPU-Sim API:       0 :  stream operation kernel
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
Destroy streams for kernel 2: size 0
kernel_name = _Z25ethash_calculate_dag_itemjP8hash64_tmS0_j 
kernel_launch_uid = 2 
gpu_sim_cycle = 454827
gpu_sim_insn = 60354064
gpu_ipc =     132.6967
gpu_tot_sim_cycle = 907111
gpu_tot_sim_insn = 120708128
gpu_tot_ipc =     133.0688
gpu_tot_issued_cta = 8
gpu_occupancy = 12.4941% 
gpu_tot_occupancy = 12.4941% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0094
partiton_level_parallism_total  =       0.0094
partiton_level_parallism_util =       1.1715
partiton_level_parallism_util_total  =       1.1608
L2_BW  =       0.3395 GB/Sec
L2_BW_total  =       0.3396 GB/Sec
gpu_total_sim_rate=38405

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 17922, Miss = 1057, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 17922, Miss = 1061, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 17922, Miss = 1062, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 17924, Miss = 1064, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 17922, Miss = 1066, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 17924, Miss = 1067, Miss_rate = 0.060, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 17922, Miss = 1065, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 17922, Miss = 1065, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 143380
	L1D_total_cache_misses = 8507
	L1D_total_cache_miss_rate = 0.0593
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.038
	L1D_cache_fill_port_util = 0.001
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 134873
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2439
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1956
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 4096
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 139268
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 16
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][TOTAL_ACCESS] = 4096

Total_core_cache_fail_stats:
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
94040, 94010, 94010, 94010, 94010, 94010, 94010, 94010, 
gpgpu_n_tot_thrd_icount = 198840640
gpgpu_n_tot_w_icount = 6213770
gpgpu_n_stall_shd_mem = 76548
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 4096
gpgpu_n_mem_read_global = 4377
gpgpu_n_mem_write_global = 32
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 2105344
gpgpu_n_store_insn = 32800
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 98304
gpgpu_n_param_mem_insn = 16384
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 76548
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1779580	W0_Idle:23710	W0_Scoreboard:6352702	W1:240	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:3145728	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2870912
single_issue_nums: WS0:1504400	WS1:1504160	WS2:1504160	WS3:1504160	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 35016 {8:4377,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 768 {8:16,40:16,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 163840 {40:4096,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 175080 {40:4377,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 256 {8:32,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 32768 {8:4096,}
maxmflatency = 1313 
max_icnt2mem_latency = 526 
maxmrqlatency = 52 
max_icnt2sh_latency = 7 
averagemflatency = 393 
avg_icnt2mem_latency = 113 
avg_mrq_latency = 13 
avg_icnt2sh_latency = 2 
mrq_lat_table:484 	274 	634 	1121 	1333 	257 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4130 	1565 	2778 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	8 	0 	0 	4482 	475 	564 	1697 	1233 	46 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	8352 	153 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	37 	2 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      6783      6277         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      6770      6265         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:    442599      6626         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      6745      6237         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      6731      6224         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      6718      6212         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      6706      6199         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      6694      6185         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      6069      5863         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      6056      5851         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      6044      5836         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      6032      5823         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      6017      5811         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      6004      5799         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5992      5784         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5980      5771         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:      5965      5655         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:      5952      5642         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:      5939      5630         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:      5927      5617         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      5914      5603         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:      5900      5590         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:      5887      5578         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:      5875      5566         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:      6172      5759         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:      6160      5747         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:      6147      5732         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:      6133      5719         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:      6120      5707         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:      6108      5695         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      6096      5680         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:      6081      5667         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 14.200000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 4103/68 = 60.338234
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 4096
min_bank_accesses = 0!
chip skew: 128/128 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 7
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        630       676    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        572       671    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        671       856    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        564       662    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        559       657    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        554       653    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        550       648    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        545       643    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:        643       624    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:        633       616    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:        624       606    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:        616       596    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:        606       588    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:        597       580    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:        618       570    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:        675       560    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:        770       554    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:        797       544    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:        795       535    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:        782       526    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:        769       518    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:        756       508    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:        742       499    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:        728       491    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:        730       588    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:        722       580    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:        712       570    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:        703       561    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:        694       552    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:        686       544    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:        677       535    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:        667       526    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        752       953       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[1]:        743       945       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[2]:        757      1313       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[3]:        726       925       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[4]:        716       916       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[5]:        707       908       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[6]:        699       899       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[7]:        691       889       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[8]:        810       667       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[9]:        800       659       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[10]:        792       649       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[11]:        784       639       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[12]:        774       631       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[13]:        764       623       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[14]:        756       613       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[15]:        748       603       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[16]:        738       633       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[17]:        728       624       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[18]:        719       613       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[19]:        711       605       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[20]:        702       597       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[21]:        692       587       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[22]:        683       577       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[23]:        675       569       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[24]:        880       630       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[25]:        872       621       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[26]:        863       613       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[27]:        854       604       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[28]:        844       595       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[29]:        836       585       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[30]:        828       577       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[31]:        818       570       187         0         0         0       187         0       187         0         0         0       187         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=681134 n_nop=681004 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001879
n_activity=372 dram_eff=0.3441
bk0: 64a 681064i bk1: 64a 681064i bk2: 0a 681134i bk3: 0a 681134i bk4: 0a 681134i bk5: 0a 681134i bk6: 0a 681134i bk7: 0a 681134i bk8: 0a 681134i bk9: 0a 681134i bk10: 0a 681134i bk11: 0a 681134i bk12: 0a 681134i bk13: 0a 681134i bk14: 0a 681134i bk15: 0a 681134i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 681134 
util_bw = 128 
Wasted_Col = 140 
Wasted_Row = 0 
Idle = 680866 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 116 
rwq = 0 
CCDLc_limit_alone = 116 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 681134 
n_nop = 681004 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001333 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00133307
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=681134 n_nop=681004 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001879
n_activity=368 dram_eff=0.3478
bk0: 64a 681062i bk1: 64a 681062i bk2: 0a 681134i bk3: 0a 681134i bk4: 0a 681134i bk5: 0a 681134i bk6: 0a 681134i bk7: 0a 681134i bk8: 0a 681134i bk9: 0a 681134i bk10: 0a 681134i bk11: 0a 681134i bk12: 0a 681134i bk13: 0a 681134i bk14: 0a 681134i bk15: 0a 681134i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 681134 
util_bw = 128 
Wasted_Col = 144 
Wasted_Row = 0 
Idle = 680862 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 120 
rwq = 0 
CCDLc_limit_alone = 120 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 681134 
n_nop = 681004 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001365 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00136537
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 907685 -   mf: uid=3257880, sid4294967295:w4294967295, part=2, addr=0x4000200, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (907085), 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=681134 n_nop=680989 n_act=6 n_pre=4 n_ref_event=0 n_req=135 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=7 bw_util=0.0001982
n_activity=535 dram_eff=0.2523
bk0: 64a 680975i bk1: 64a 681055i bk2: 0a 681134i bk3: 0a 681134i bk4: 0a 681134i bk5: 0a 681134i bk6: 0a 681134i bk7: 0a 681134i bk8: 0a 681134i bk9: 0a 681134i bk10: 0a 681134i bk11: 0a 681134i bk12: 0a 681134i bk13: 0a 681134i bk14: 0a 681134i bk15: 0a 681134i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955556
Row_Buffer_Locality_read = 0.976562
Row_Buffer_Locality_write = 0.571429
Bank_Level_Parallism = 1.024725
Bank_Level_Parallism_Col = 1.019293
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.090032
GrpLevelPara = 1.019293 

BW Util details:
bwutil = 0.000198 
total_CMD = 681134 
util_bw = 135 
Wasted_Col = 181 
Wasted_Row = 48 
Idle = 680770 

BW Util Bottlenecks: 
RCDc_limit = 35 
RCDWRc_limit = 27 
WTRc_limit = 10 
RTWc_limit = 0 
CCDLc_limit = 120 
rwq = 0 
CCDLc_limit_alone = 120 
WTRc_limit_alone = 10 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 681134 
n_nop = 680989 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 7 
n_act = 6 
n_pre = 4 
n_ref = 0 
n_req = 135 
total_req = 135 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 135 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000198 
Either_Row_CoL_Bus_Util = 0.000213 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002386 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00238573
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=681134 n_nop=681004 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001879
n_activity=368 dram_eff=0.3478
bk0: 64a 681062i bk1: 64a 681062i bk2: 0a 681134i bk3: 0a 681134i bk4: 0a 681134i bk5: 0a 681134i bk6: 0a 681134i bk7: 0a 681134i bk8: 0a 681134i bk9: 0a 681134i bk10: 0a 681134i bk11: 0a 681134i bk12: 0a 681134i bk13: 0a 681134i bk14: 0a 681134i bk15: 0a 681134i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 681134 
util_bw = 128 
Wasted_Col = 144 
Wasted_Row = 0 
Idle = 680862 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 120 
rwq = 0 
CCDLc_limit_alone = 120 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 681134 
n_nop = 681004 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001474 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00147401
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=681134 n_nop=681004 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001879
n_activity=368 dram_eff=0.3478
bk0: 64a 681062i bk1: 64a 681062i bk2: 0a 681134i bk3: 0a 681134i bk4: 0a 681134i bk5: 0a 681134i bk6: 0a 681134i bk7: 0a 681134i bk8: 0a 681134i bk9: 0a 681134i bk10: 0a 681134i bk11: 0a 681134i bk12: 0a 681134i bk13: 0a 681134i bk14: 0a 681134i bk15: 0a 681134i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 681134 
util_bw = 128 
Wasted_Col = 144 
Wasted_Row = 0 
Idle = 680862 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 120 
rwq = 0 
CCDLc_limit_alone = 120 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 681134 
n_nop = 681004 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001542 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00154155
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=681134 n_nop=681004 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001879
n_activity=368 dram_eff=0.3478
bk0: 64a 681062i bk1: 64a 681062i bk2: 0a 681134i bk3: 0a 681134i bk4: 0a 681134i bk5: 0a 681134i bk6: 0a 681134i bk7: 0a 681134i bk8: 0a 681134i bk9: 0a 681134i bk10: 0a 681134i bk11: 0a 681134i bk12: 0a 681134i bk13: 0a 681134i bk14: 0a 681134i bk15: 0a 681134i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 681134 
util_bw = 128 
Wasted_Col = 144 
Wasted_Row = 0 
Idle = 680862 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 120 
rwq = 0 
CCDLc_limit_alone = 120 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 681134 
n_nop = 681004 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001638 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00163844
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=681134 n_nop=681004 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001879
n_activity=368 dram_eff=0.3478
bk0: 64a 681062i bk1: 64a 681062i bk2: 0a 681134i bk3: 0a 681134i bk4: 0a 681134i bk5: 0a 681134i bk6: 0a 681134i bk7: 0a 681134i bk8: 0a 681134i bk9: 0a 681134i bk10: 0a 681134i bk11: 0a 681134i bk12: 0a 681134i bk13: 0a 681134i bk14: 0a 681134i bk15: 0a 681134i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 681134 
util_bw = 128 
Wasted_Col = 144 
Wasted_Row = 0 
Idle = 680862 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 120 
rwq = 0 
CCDLc_limit_alone = 120 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 681134 
n_nop = 681004 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001685 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00168542
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=681134 n_nop=681004 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001879
n_activity=368 dram_eff=0.3478
bk0: 64a 681062i bk1: 64a 681062i bk2: 0a 681134i bk3: 0a 681134i bk4: 0a 681134i bk5: 0a 681134i bk6: 0a 681134i bk7: 0a 681134i bk8: 0a 681134i bk9: 0a 681134i bk10: 0a 681134i bk11: 0a 681134i bk12: 0a 681134i bk13: 0a 681134i bk14: 0a 681134i bk15: 0a 681134i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 681134 
util_bw = 128 
Wasted_Col = 144 
Wasted_Row = 0 
Idle = 680862 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 120 
rwq = 0 
CCDLc_limit_alone = 120 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 681134 
n_nop = 681004 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001741 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00174121
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=681134 n_nop=681004 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001879
n_activity=368 dram_eff=0.3478
bk0: 64a 681063i bk1: 64a 681062i bk2: 0a 681134i bk3: 0a 681134i bk4: 0a 681134i bk5: 0a 681134i bk6: 0a 681134i bk7: 0a 681134i bk8: 0a 681134i bk9: 0a 681134i bk10: 0a 681134i bk11: 0a 681134i bk12: 0a 681134i bk13: 0a 681134i bk14: 0a 681134i bk15: 0a 681134i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 681134 
util_bw = 128 
Wasted_Col = 143 
Wasted_Row = 0 
Idle = 680863 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 119 
rwq = 0 
CCDLc_limit_alone = 119 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 681134 
n_nop = 681004 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001678 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00167808
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=681134 n_nop=681004 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001879
n_activity=368 dram_eff=0.3478
bk0: 64a 681064i bk1: 64a 681062i bk2: 0a 681134i bk3: 0a 681134i bk4: 0a 681134i bk5: 0a 681134i bk6: 0a 681134i bk7: 0a 681134i bk8: 0a 681134i bk9: 0a 681134i bk10: 0a 681134i bk11: 0a 681134i bk12: 0a 681134i bk13: 0a 681134i bk14: 0a 681134i bk15: 0a 681134i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 681134 
util_bw = 128 
Wasted_Col = 142 
Wasted_Row = 0 
Idle = 680864 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 118 
rwq = 0 
CCDLc_limit_alone = 118 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 681134 
n_nop = 681004 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001680 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00167955
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=681134 n_nop=681004 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001879
n_activity=368 dram_eff=0.3478
bk0: 64a 681062i bk1: 64a 681063i bk2: 0a 681134i bk3: 0a 681134i bk4: 0a 681134i bk5: 0a 681134i bk6: 0a 681134i bk7: 0a 681134i bk8: 0a 681134i bk9: 0a 681134i bk10: 0a 681134i bk11: 0a 681134i bk12: 0a 681134i bk13: 0a 681134i bk14: 0a 681134i bk15: 0a 681134i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 681134 
util_bw = 128 
Wasted_Col = 143 
Wasted_Row = 0 
Idle = 680863 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 119 
rwq = 0 
CCDLc_limit_alone = 119 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 681134 
n_nop = 681004 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001687 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00168689
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=681134 n_nop=681004 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001879
n_activity=368 dram_eff=0.3478
bk0: 64a 681062i bk1: 64a 681064i bk2: 0a 681134i bk3: 0a 681134i bk4: 0a 681134i bk5: 0a 681134i bk6: 0a 681134i bk7: 0a 681134i bk8: 0a 681134i bk9: 0a 681134i bk10: 0a 681134i bk11: 0a 681134i bk12: 0a 681134i bk13: 0a 681134i bk14: 0a 681134i bk15: 0a 681134i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 681134 
util_bw = 128 
Wasted_Col = 142 
Wasted_Row = 0 
Idle = 680864 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 118 
rwq = 0 
CCDLc_limit_alone = 118 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 681134 
n_nop = 681004 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001665 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00166487
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=681134 n_nop=681004 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001879
n_activity=368 dram_eff=0.3478
bk0: 64a 681063i bk1: 64a 681062i bk2: 0a 681134i bk3: 0a 681134i bk4: 0a 681134i bk5: 0a 681134i bk6: 0a 681134i bk7: 0a 681134i bk8: 0a 681134i bk9: 0a 681134i bk10: 0a 681134i bk11: 0a 681134i bk12: 0a 681134i bk13: 0a 681134i bk14: 0a 681134i bk15: 0a 681134i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 681134 
util_bw = 128 
Wasted_Col = 143 
Wasted_Row = 0 
Idle = 680863 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 119 
rwq = 0 
CCDLc_limit_alone = 119 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 681134 
n_nop = 681004 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001677 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00167662
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=681134 n_nop=681004 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001879
n_activity=368 dram_eff=0.3478
bk0: 64a 681062i bk1: 64a 681062i bk2: 0a 681134i bk3: 0a 681134i bk4: 0a 681134i bk5: 0a 681134i bk6: 0a 681134i bk7: 0a 681134i bk8: 0a 681134i bk9: 0a 681134i bk10: 0a 681134i bk11: 0a 681134i bk12: 0a 681134i bk13: 0a 681134i bk14: 0a 681134i bk15: 0a 681134i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 681134 
util_bw = 128 
Wasted_Col = 144 
Wasted_Row = 0 
Idle = 680862 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 120 
rwq = 0 
CCDLc_limit_alone = 120 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 681134 
n_nop = 681004 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001721 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00172066
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=681134 n_nop=681004 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001879
n_activity=368 dram_eff=0.3478
bk0: 64a 681062i bk1: 64a 681063i bk2: 0a 681134i bk3: 0a 681134i bk4: 0a 681134i bk5: 0a 681134i bk6: 0a 681134i bk7: 0a 681134i bk8: 0a 681134i bk9: 0a 681134i bk10: 0a 681134i bk11: 0a 681134i bk12: 0a 681134i bk13: 0a 681134i bk14: 0a 681134i bk15: 0a 681134i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 681134 
util_bw = 128 
Wasted_Col = 143 
Wasted_Row = 0 
Idle = 680863 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 119 
rwq = 0 
CCDLc_limit_alone = 119 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 681134 
n_nop = 681004 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001681 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00168102
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=681134 n_nop=681004 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001879
n_activity=368 dram_eff=0.3478
bk0: 64a 681062i bk1: 64a 681062i bk2: 0a 681134i bk3: 0a 681134i bk4: 0a 681134i bk5: 0a 681134i bk6: 0a 681134i bk7: 0a 681134i bk8: 0a 681134i bk9: 0a 681134i bk10: 0a 681134i bk11: 0a 681134i bk12: 0a 681134i bk13: 0a 681134i bk14: 0a 681134i bk15: 0a 681134i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 681134 
util_bw = 128 
Wasted_Col = 144 
Wasted_Row = 0 
Idle = 680862 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 120 
rwq = 0 
CCDLc_limit_alone = 120 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 681134 
n_nop = 681004 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001712 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00171185
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=681134 n_nop=681004 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001879
n_activity=368 dram_eff=0.3478
bk0: 64a 681063i bk1: 64a 681062i bk2: 0a 681134i bk3: 0a 681134i bk4: 0a 681134i bk5: 0a 681134i bk6: 0a 681134i bk7: 0a 681134i bk8: 0a 681134i bk9: 0a 681134i bk10: 0a 681134i bk11: 0a 681134i bk12: 0a 681134i bk13: 0a 681134i bk14: 0a 681134i bk15: 0a 681134i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 681134 
util_bw = 128 
Wasted_Col = 143 
Wasted_Row = 0 
Idle = 680863 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 119 
rwq = 0 
CCDLc_limit_alone = 119 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 681134 
n_nop = 681004 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001687 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00168689
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=681134 n_nop=681004 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001879
n_activity=368 dram_eff=0.3478
bk0: 64a 681062i bk1: 64a 681064i bk2: 0a 681134i bk3: 0a 681134i bk4: 0a 681134i bk5: 0a 681134i bk6: 0a 681134i bk7: 0a 681134i bk8: 0a 681134i bk9: 0a 681134i bk10: 0a 681134i bk11: 0a 681134i bk12: 0a 681134i bk13: 0a 681134i bk14: 0a 681134i bk15: 0a 681134i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 681134 
util_bw = 128 
Wasted_Col = 142 
Wasted_Row = 0 
Idle = 680864 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 118 
rwq = 0 
CCDLc_limit_alone = 118 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 681134 
n_nop = 681004 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001677 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00167662
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=681134 n_nop=681004 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001879
n_activity=368 dram_eff=0.3478
bk0: 64a 681064i bk1: 64a 681062i bk2: 0a 681134i bk3: 0a 681134i bk4: 0a 681134i bk5: 0a 681134i bk6: 0a 681134i bk7: 0a 681134i bk8: 0a 681134i bk9: 0a 681134i bk10: 0a 681134i bk11: 0a 681134i bk12: 0a 681134i bk13: 0a 681134i bk14: 0a 681134i bk15: 0a 681134i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 681134 
util_bw = 128 
Wasted_Col = 142 
Wasted_Row = 0 
Idle = 680864 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 118 
rwq = 0 
CCDLc_limit_alone = 118 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 681134 
n_nop = 681004 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001650 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00165019
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=681134 n_nop=681004 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001879
n_activity=368 dram_eff=0.3478
bk0: 64a 681062i bk1: 64a 681062i bk2: 0a 681134i bk3: 0a 681134i bk4: 0a 681134i bk5: 0a 681134i bk6: 0a 681134i bk7: 0a 681134i bk8: 0a 681134i bk9: 0a 681134i bk10: 0a 681134i bk11: 0a 681134i bk12: 0a 681134i bk13: 0a 681134i bk14: 0a 681134i bk15: 0a 681134i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 681134 
util_bw = 128 
Wasted_Col = 144 
Wasted_Row = 0 
Idle = 680862 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 120 
rwq = 0 
CCDLc_limit_alone = 120 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 681134 
n_nop = 681004 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001718 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00171772
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=681134 n_nop=681004 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001879
n_activity=368 dram_eff=0.3478
bk0: 64a 681062i bk1: 64a 681062i bk2: 0a 681134i bk3: 0a 681134i bk4: 0a 681134i bk5: 0a 681134i bk6: 0a 681134i bk7: 0a 681134i bk8: 0a 681134i bk9: 0a 681134i bk10: 0a 681134i bk11: 0a 681134i bk12: 0a 681134i bk13: 0a 681134i bk14: 0a 681134i bk15: 0a 681134i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 681134 
util_bw = 128 
Wasted_Col = 144 
Wasted_Row = 0 
Idle = 680862 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 120 
rwq = 0 
CCDLc_limit_alone = 120 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 681134 
n_nop = 681004 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001762 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00176177
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=681134 n_nop=681004 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001879
n_activity=368 dram_eff=0.3478
bk0: 64a 681062i bk1: 64a 681064i bk2: 0a 681134i bk3: 0a 681134i bk4: 0a 681134i bk5: 0a 681134i bk6: 0a 681134i bk7: 0a 681134i bk8: 0a 681134i bk9: 0a 681134i bk10: 0a 681134i bk11: 0a 681134i bk12: 0a 681134i bk13: 0a 681134i bk14: 0a 681134i bk15: 0a 681134i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 681134 
util_bw = 128 
Wasted_Col = 142 
Wasted_Row = 0 
Idle = 680864 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 118 
rwq = 0 
CCDLc_limit_alone = 118 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 681134 
n_nop = 681004 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001721 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00172066
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=681134 n_nop=681004 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001879
n_activity=368 dram_eff=0.3478
bk0: 64a 681064i bk1: 64a 681062i bk2: 0a 681134i bk3: 0a 681134i bk4: 0a 681134i bk5: 0a 681134i bk6: 0a 681134i bk7: 0a 681134i bk8: 0a 681134i bk9: 0a 681134i bk10: 0a 681134i bk11: 0a 681134i bk12: 0a 681134i bk13: 0a 681134i bk14: 0a 681134i bk15: 0a 681134i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 681134 
util_bw = 128 
Wasted_Col = 142 
Wasted_Row = 0 
Idle = 680864 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 118 
rwq = 0 
CCDLc_limit_alone = 118 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 681134 
n_nop = 681004 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001680 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00167955
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=681134 n_nop=681004 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001879
n_activity=368 dram_eff=0.3478
bk0: 64a 681062i bk1: 64a 681062i bk2: 0a 681134i bk3: 0a 681134i bk4: 0a 681134i bk5: 0a 681134i bk6: 0a 681134i bk7: 0a 681134i bk8: 0a 681134i bk9: 0a 681134i bk10: 0a 681134i bk11: 0a 681134i bk12: 0a 681134i bk13: 0a 681134i bk14: 0a 681134i bk15: 0a 681134i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 681134 
util_bw = 128 
Wasted_Col = 144 
Wasted_Row = 0 
Idle = 680862 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 120 
rwq = 0 
CCDLc_limit_alone = 120 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 681134 
n_nop = 681004 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001721 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00172066
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=681134 n_nop=681004 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001879
n_activity=368 dram_eff=0.3478
bk0: 64a 681062i bk1: 64a 681062i bk2: 0a 681134i bk3: 0a 681134i bk4: 0a 681134i bk5: 0a 681134i bk6: 0a 681134i bk7: 0a 681134i bk8: 0a 681134i bk9: 0a 681134i bk10: 0a 681134i bk11: 0a 681134i bk12: 0a 681134i bk13: 0a 681134i bk14: 0a 681134i bk15: 0a 681134i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 681134 
util_bw = 128 
Wasted_Col = 144 
Wasted_Row = 0 
Idle = 680862 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 120 
rwq = 0 
CCDLc_limit_alone = 120 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 681134 
n_nop = 681004 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001762 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00176177
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=681134 n_nop=681004 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001879
n_activity=368 dram_eff=0.3478
bk0: 64a 681062i bk1: 64a 681062i bk2: 0a 681134i bk3: 0a 681134i bk4: 0a 681134i bk5: 0a 681134i bk6: 0a 681134i bk7: 0a 681134i bk8: 0a 681134i bk9: 0a 681134i bk10: 0a 681134i bk11: 0a 681134i bk12: 0a 681134i bk13: 0a 681134i bk14: 0a 681134i bk15: 0a 681134i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 681134 
util_bw = 128 
Wasted_Col = 144 
Wasted_Row = 0 
Idle = 680862 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 120 
rwq = 0 
CCDLc_limit_alone = 120 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 681134 
n_nop = 681004 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001762 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00176177
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=681134 n_nop=681004 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001879
n_activity=368 dram_eff=0.3478
bk0: 64a 681064i bk1: 64a 681063i bk2: 0a 681134i bk3: 0a 681134i bk4: 0a 681134i bk5: 0a 681134i bk6: 0a 681134i bk7: 0a 681134i bk8: 0a 681134i bk9: 0a 681134i bk10: 0a 681134i bk11: 0a 681134i bk12: 0a 681134i bk13: 0a 681134i bk14: 0a 681134i bk15: 0a 681134i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 681134 
util_bw = 128 
Wasted_Col = 141 
Wasted_Row = 0 
Idle = 680865 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 117 
rwq = 0 
CCDLc_limit_alone = 117 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 681134 
n_nop = 681004 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001678 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00167808
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=681134 n_nop=681004 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001879
n_activity=368 dram_eff=0.3478
bk0: 64a 681063i bk1: 64a 681062i bk2: 0a 681134i bk3: 0a 681134i bk4: 0a 681134i bk5: 0a 681134i bk6: 0a 681134i bk7: 0a 681134i bk8: 0a 681134i bk9: 0a 681134i bk10: 0a 681134i bk11: 0a 681134i bk12: 0a 681134i bk13: 0a 681134i bk14: 0a 681134i bk15: 0a 681134i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 681134 
util_bw = 128 
Wasted_Col = 143 
Wasted_Row = 0 
Idle = 680863 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 119 
rwq = 0 
CCDLc_limit_alone = 119 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 681134 
n_nop = 681004 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001637 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00163698
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=681134 n_nop=681004 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001879
n_activity=368 dram_eff=0.3478
bk0: 64a 681062i bk1: 64a 681062i bk2: 0a 681134i bk3: 0a 681134i bk4: 0a 681134i bk5: 0a 681134i bk6: 0a 681134i bk7: 0a 681134i bk8: 0a 681134i bk9: 0a 681134i bk10: 0a 681134i bk11: 0a 681134i bk12: 0a 681134i bk13: 0a 681134i bk14: 0a 681134i bk15: 0a 681134i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 681134 
util_bw = 128 
Wasted_Col = 144 
Wasted_Row = 0 
Idle = 680862 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 120 
rwq = 0 
CCDLc_limit_alone = 120 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 681134 
n_nop = 681004 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001721 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00172066
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=681134 n_nop=681004 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001879
n_activity=368 dram_eff=0.3478
bk0: 64a 681062i bk1: 64a 681062i bk2: 0a 681134i bk3: 0a 681134i bk4: 0a 681134i bk5: 0a 681134i bk6: 0a 681134i bk7: 0a 681134i bk8: 0a 681134i bk9: 0a 681134i bk10: 0a 681134i bk11: 0a 681134i bk12: 0a 681134i bk13: 0a 681134i bk14: 0a 681134i bk15: 0a 681134i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 681134 
util_bw = 128 
Wasted_Col = 144 
Wasted_Row = 0 
Idle = 680862 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 120 
rwq = 0 
CCDLc_limit_alone = 120 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 681134 
n_nop = 681004 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001721 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00172066
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=681134 n_nop=681004 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001879
n_activity=368 dram_eff=0.3478
bk0: 64a 681064i bk1: 64a 681063i bk2: 0a 681134i bk3: 0a 681134i bk4: 0a 681134i bk5: 0a 681134i bk6: 0a 681134i bk7: 0a 681134i bk8: 0a 681134i bk9: 0a 681134i bk10: 0a 681134i bk11: 0a 681134i bk12: 0a 681134i bk13: 0a 681134i bk14: 0a 681134i bk15: 0a 681134i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 681134 
util_bw = 128 
Wasted_Col = 141 
Wasted_Row = 0 
Idle = 680865 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 117 
rwq = 0 
CCDLc_limit_alone = 117 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 681134 
n_nop = 681004 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001678 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00167808
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=681134 n_nop=681004 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001879
n_activity=368 dram_eff=0.3478
bk0: 64a 681063i bk1: 64a 681062i bk2: 0a 681134i bk3: 0a 681134i bk4: 0a 681134i bk5: 0a 681134i bk6: 0a 681134i bk7: 0a 681134i bk8: 0a 681134i bk9: 0a 681134i bk10: 0a 681134i bk11: 0a 681134i bk12: 0a 681134i bk13: 0a 681134i bk14: 0a 681134i bk15: 0a 681134i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 681134 
util_bw = 128 
Wasted_Col = 143 
Wasted_Row = 0 
Idle = 680863 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 119 
rwq = 0 
CCDLc_limit_alone = 119 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 681134 
n_nop = 681004 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001637 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00163698

========= L2 cache stats =========
L2_cache_bank[0]: Access = 210, Miss = 96, Miss_rate = 0.457, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 192, Miss = 96, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 224, Miss = 112, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 192, Miss = 96, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 192, Miss = 96, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 192, Miss = 96, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 192, Miss = 96, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 192, Miss = 96, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 192, Miss = 96, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 192, Miss = 96, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 192, Miss = 96, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 192, Miss = 96, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 192, Miss = 96, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 192, Miss = 96, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 196, Miss = 96, Miss_rate = 0.490, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 205, Miss = 96, Miss_rate = 0.468, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 216, Miss = 96, Miss_rate = 0.444, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 222, Miss = 96, Miss_rate = 0.432, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 224, Miss = 96, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 224, Miss = 96, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 224, Miss = 96, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 224, Miss = 96, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 224, Miss = 96, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 224, Miss = 96, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 192, Miss = 96, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 192, Miss = 96, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 192, Miss = 96, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 192, Miss = 96, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 192, Miss = 96, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 192, Miss = 96, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 192, Miss = 96, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 192, Miss = 96, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 8505
L2_total_cache_misses = 5136
L2_total_cache_miss_rate = 0.6039
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 281
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1024
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3072
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 15
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 3072
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 256
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 768
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4377
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 32
	L2_cache_stats_breakdown[LOCAL_ACC_W][TOTAL_ACCESS] = 4096
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=8505
icnt_total_pkts_simt_to_mem=8505
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 8505
Req_Network_cycles = 907111
Req_Network_injected_packets_per_cycle =       0.0094 
Req_Network_conflicts_per_cycle =       0.0097
Req_Network_conflicts_per_cycle_util =       1.1953
Req_Bank_Level_Parallism =       1.1608
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0106
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0001

Reply_Network_injected_packets_num = 8505
Reply_Network_cycles = 907111
Reply_Network_injected_packets_per_cycle =        0.0094
Reply_Network_conflicts_per_cycle =        0.0005
Reply_Network_conflicts_per_cycle_util =       0.0711
Reply_Bank_Level_Parallism =       1.3350
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0001
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 52 min, 23 sec (3143 sec)
gpgpu_simulation_rate = 38405 (inst/sec)
gpgpu_simulation_rate = 288 (cycle/sec)
gpgpu_silicon_slowdown = 3930555x
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffddb0af69c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffddb0af690..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffddb0af688..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffddb0af680..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffddb0af698..

GPGPU-Sim PTX: cudaLaunch for 0x0x4123e6 (mode=performance simulation) on stream 1
GPGPU-Sim PTX: PDOM analysis already done for _Z25ethash_calculate_dag_itemjP8hash64_tmS0_j 
GPGPU-Sim PTX: pushing kernel '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j' to stream 1, gridDim= (4,1,1) blockDim = (256,1,1) 
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim API:    stream 1 has 1 operations
GPGPU-Sim API:       0 :  stream operation kernel
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
Destroy streams for kernel 3: size 0
kernel_name = _Z25ethash_calculate_dag_itemjP8hash64_tmS0_j 
kernel_launch_uid = 3 
gpu_sim_cycle = 447497
gpu_sim_insn = 60353968
gpu_ipc =     134.8701
gpu_tot_sim_cycle = 1354608
gpu_tot_sim_insn = 181062096
gpu_tot_ipc =     133.6638
gpu_tot_issued_cta = 12
gpu_occupancy = 12.4940% 
gpu_tot_occupancy = 12.4941% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0095
partiton_level_parallism_total  =       0.0094
partiton_level_parallism_util =       1.1377
partiton_level_parallism_util_total  =       1.1530
L2_BW  =       0.3437 GB/Sec
L2_BW_total  =       0.3410 GB/Sec
gpu_total_sim_rate=38303

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 17922, Miss = 1057, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 17922, Miss = 1061, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 17922, Miss = 1062, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 17924, Miss = 1064, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 17922, Miss = 1066, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 17924, Miss = 1067, Miss_rate = 0.060, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 17922, Miss = 1065, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 17922, Miss = 1065, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 17922, Miss = 1061, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 17924, Miss = 1063, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 17924, Miss = 1062, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 17922, Miss = 1060, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 215072
	L1D_total_cache_misses = 12753
	L1D_total_cache_miss_rate = 0.0593
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.038
	L1D_cache_fill_port_util = 0.001
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 202319
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3682
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2903
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 24
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 6144
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 208904
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 24
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][TOTAL_ACCESS] = 6144

Total_core_cache_fail_stats:
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
94040, 94010, 94010, 94010, 94010, 94010, 94010, 94010, 
gpgpu_n_tot_thrd_icount = 298260864
gpgpu_n_tot_w_icount = 9320652
gpgpu_n_stall_shd_mem = 114824
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 6144
gpgpu_n_mem_read_global = 6559
gpgpu_n_mem_write_global = 48
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 3158016
gpgpu_n_store_insn = 49200
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 147456
gpgpu_n_param_mem_insn = 24576
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 114824
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2576926	W0_Idle:35140	W0_Scoreboard:9559142	W1:360	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:4718592	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4306368
single_issue_nums: WS0:2256600	WS1:2256240	WS2:2256240	WS3:2256240	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 52472 {8:6559,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1152 {8:24,40:24,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 245760 {40:6144,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 262360 {40:6559,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 384 {8:48,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 49152 {8:6144,}
maxmflatency = 1313 
max_icnt2mem_latency = 526 
maxmrqlatency = 52 
max_icnt2sh_latency = 7 
averagemflatency = 393 
avg_icnt2mem_latency = 112 
avg_mrq_latency = 14 
avg_icnt2sh_latency = 2 
mrq_lat_table:689 	368 	862 	1492 	2259 	485 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	6198 	2326 	4179 	48 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	12 	0 	0 	6727 	714 	846 	2560 	1823 	69 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	12528 	223 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	57 	3 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      6783      6277      6783      6277         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      6770      6265      6770      6265         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:    442599      6626      6758      6626         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      6745      6237      6745      6237         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      6731      6224      6731      6224         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      6718      6212      6718      6212         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      6706      6199      6706      6199         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      6694      6185      6694      6185         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      6069      5863      6069      5863         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      6056      5851      6056      5851         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      6044      5836      6044      5836         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      6032      5823      6032      5823         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      6017      5811      6017      5811         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      6004      5799      6004      5799         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5992      5784      5992      5784         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5980      5771      5980      5771         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:      5965      5655      5965      5655         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:      5952      5642      5952      5642         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:      5939      5630      5939      5630         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:      5927      5617      5927      5617         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      5914      5603      5914      5603         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:      5900      5590      5900      5590         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:      5887      5578      5887      5578         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:      5875      5566      5875      5566         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:      6172      5759      6172      5759         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:      6160      5747      6160      5747         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:      6147      5732      6147      5732         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:      6133      5719      6133      5719         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:      6120      5707      6120      5707         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:      6108      5695      6108      5695         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      6096      5680      6096      5680         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:      6081      5667      6081      5667         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 15.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]: 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]: 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]: 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]: 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]: 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]: 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]: 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]: 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]: 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]: 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]: 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]: 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]: 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]: 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]: 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]: 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 6155/132 = 46.628788
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 6144
min_bank_accesses = 0!
chip skew: 192/192 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        11         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 11
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        665       676       765       867    none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        572       671       761       862    none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        705       856       757      1045    none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        564       662       752       852    none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        559       657       748       848    none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        554       653       743       843    none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        550       648       739       839    none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        545       643       734       833    none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:        643       624       834       811    none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:        633       616       824       803    none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:        624       606       816       793    none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:        616       596       807       783    none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:        606       588       798       775    none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:        597       580       788       767    none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:        618       570       780       757    none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:        675       560       827       747    none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:        770       554       902       554    none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:        797       544       969       544    none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:        795       535       981       535    none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:        782       526       968       526    none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:        769       518       955       518    none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:        756       508       941       508    none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:        742       499       927       499    none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:        728       491       914       491    none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:        730       588       913       588    none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:        722       580       905       580    none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:        712       570       895       570    none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:        703       561       886       561    none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:        694       552       877       552    none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:        686       544       869       544    none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:        677       535       860       535    none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:        667       526       850       526    none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        752       953       752       953         0         0       187       187       187       187         0         0       187       187         0         0
dram[1]:        743       945       743       945         0         0       187       187       187       187         0         0       187       187         0         0
dram[2]:        757      1313       735      1310         0         0       187       187       187       187         0         0       187       187         0         0
dram[3]:        726       925       726       925         0         0       187       187       187       187         0         0       187       187         0         0
dram[4]:        716       916       716       916         0         0       187       187       187       187         0         0       187       187         0         0
dram[5]:        707       908       707       908         0         0       187       187       187       187         0         0       187       187         0         0
dram[6]:        699       899       699       899         0         0       187       187       187       187         0         0       187       187         0         0
dram[7]:        691       889       691       889         0         0       187       187       187       187         0         0       187       187         0         0
dram[8]:        810       667       810       667         0         0       187       187       187       187         0         0       187       187         0         0
dram[9]:        800       659       800       659         0         0       187       187       187       187         0         0       187       187         0         0
dram[10]:        792       649       792       649         0         0       187       187       187       187         0         0       187       187         0         0
dram[11]:        784       639       784       639         0         0       187       187       187       187         0         0       187       187         0         0
dram[12]:        774       631       774       631         0         0       187       187       187       187         0         0       187       187         0         0
dram[13]:        764       623       764       623         0         0       187       187       187       187         0         0       187       187         0         0
dram[14]:        756       613       756       613         0         0       187       187       187       187         0         0       187       187         0         0
dram[15]:        748       603       748       603         0         0       187       187       187       187         0         0       187       187         0         0
dram[16]:        738       633       738       617         0         0       187         0       187         0         0         0       187         0         0         0
dram[17]:        728       624       728       608         0         0       187         0       187         0         0         0       187         0         0         0
dram[18]:        719       613       719       597         0         0       187         0       187         0         0         0       187         0         0         0
dram[19]:        711       605       711       589         0         0       187         0       187         0         0         0       187         0         0         0
dram[20]:        702       597       702       581         0         0       187         0       187         0         0         0       187         0         0         0
dram[21]:        692       587       692       571         0         0       187         0       187         0         0         0       187         0         0         0
dram[22]:        683       577       683       561         0         0       187         0       187         0         0         0       187         0         0         0
dram[23]:        675       569       675       553         0         0       187         0       187         0         0         0       187         0         0         0
dram[24]:        880       630       880       614         0         0       187         0       187         0         0         0       187         0         0         0
dram[25]:        872       621       872       605         0         0       187         0       187         0         0         0       187         0         0         0
dram[26]:        863       613       863       597         0         0       187         0       187         0         0         0       187         0         0         0
dram[27]:        854       604       854       588         0         0       187         0       187         0         0         0       187         0         0         0
dram[28]:        844       595       844       579         0         0       187         0       187         0         0         0       187         0         0         0
dram[29]:        836       585       836       569         0         0       187         0       187         0         0         0       187         0         0         0
dram[30]:        828       577       828       561         0         0       187         0       187         0         0         0       187         0         0         0
dram[31]:        818       570       818       554         0         0       187         0       187         0         0         0       187         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1017152 n_nop=1016956 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001888
n_activity=569 dram_eff=0.3374
bk0: 64a 1017082i bk1: 64a 1017082i bk2: 32a 1017111i bk3: 32a 1017112i bk4: 0a 1017152i bk5: 0a 1017152i bk6: 0a 1017152i bk7: 0a 1017152i bk8: 0a 1017152i bk9: 0a 1017152i bk10: 0a 1017152i bk11: 0a 1017152i bk12: 0a 1017152i bk13: 0a 1017152i bk14: 0a 1017152i bk15: 0a 1017152i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 1017152 
util_bw = 192 
Wasted_Col = 221 
Wasted_Row = 0 
Idle = 1016739 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 173 
rwq = 0 
CCDLc_limit_alone = 173 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1017152 
n_nop = 1016956 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 192 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001514 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00151403
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1017152 n_nop=1016956 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001888
n_activity=564 dram_eff=0.3404
bk0: 64a 1017080i bk1: 64a 1017080i bk2: 32a 1017110i bk3: 32a 1017111i bk4: 0a 1017152i bk5: 0a 1017152i bk6: 0a 1017152i bk7: 0a 1017152i bk8: 0a 1017152i bk9: 0a 1017152i bk10: 0a 1017152i bk11: 0a 1017152i bk12: 0a 1017152i bk13: 0a 1017152i bk14: 0a 1017152i bk15: 0a 1017152i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 1017152 
util_bw = 192 
Wasted_Col = 227 
Wasted_Row = 0 
Idle = 1016733 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 179 
rwq = 0 
CCDLc_limit_alone = 179 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1017152 
n_nop = 1016956 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 192 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001552 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00155237
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 1355182 -   mf: uid=4886824, sid4294967295:w4294967295, part=2, addr=0x4000200, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1354582), 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1017152 n_nop=1016937 n_act=8 n_pre=4 n_ref_event=0 n_req=203 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=11 bw_util=0.0001996
n_activity=750 dram_eff=0.2707
bk0: 64a 1016993i bk1: 64a 1017073i bk2: 32a 1017110i bk3: 32a 1017111i bk4: 0a 1017152i bk5: 0a 1017152i bk6: 0a 1017152i bk7: 0a 1017152i bk8: 0a 1017152i bk9: 0a 1017152i bk10: 0a 1017152i bk11: 0a 1017152i bk12: 0a 1017152i bk13: 0a 1017152i bk14: 0a 1017152i bk15: 0a 1017152i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960591
Row_Buffer_Locality_read = 0.973958
Row_Buffer_Locality_write = 0.727273
Bank_Level_Parallism = 1.017476
Bank_Level_Parallism_Col = 1.013044
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.069565
GrpLevelPara = 1.013044 

BW Util details:
bwutil = 0.000200 
total_CMD = 1017152 
util_bw = 203 
Wasted_Col = 264 
Wasted_Row = 48 
Idle = 1016637 

BW Util Bottlenecks: 
RCDc_limit = 59 
RCDWRc_limit = 27 
WTRc_limit = 15 
RTWc_limit = 0 
CCDLc_limit = 179 
rwq = 0 
CCDLc_limit_alone = 179 
WTRc_limit_alone = 15 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1017152 
n_nop = 1016937 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 11 
n_act = 8 
n_pre = 4 
n_ref = 0 
n_req = 203 
total_req = 203 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 203 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000200 
Either_Row_CoL_Bus_Util = 0.000211 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002266 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00226613
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1017152 n_nop=1016956 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001888
n_activity=564 dram_eff=0.3404
bk0: 64a 1017080i bk1: 64a 1017080i bk2: 32a 1017110i bk3: 32a 1017111i bk4: 0a 1017152i bk5: 0a 1017152i bk6: 0a 1017152i bk7: 0a 1017152i bk8: 0a 1017152i bk9: 0a 1017152i bk10: 0a 1017152i bk11: 0a 1017152i bk12: 0a 1017152i bk13: 0a 1017152i bk14: 0a 1017152i bk15: 0a 1017152i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 1017152 
util_bw = 192 
Wasted_Col = 227 
Wasted_Row = 0 
Idle = 1016733 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 179 
rwq = 0 
CCDLc_limit_alone = 179 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1017152 
n_nop = 1016956 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 192 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001659 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00165855
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1017152 n_nop=1016956 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001888
n_activity=564 dram_eff=0.3404
bk0: 64a 1017080i bk1: 64a 1017080i bk2: 32a 1017110i bk3: 32a 1017111i bk4: 0a 1017152i bk5: 0a 1017152i bk6: 0a 1017152i bk7: 0a 1017152i bk8: 0a 1017152i bk9: 0a 1017152i bk10: 0a 1017152i bk11: 0a 1017152i bk12: 0a 1017152i bk13: 0a 1017152i bk14: 0a 1017152i bk15: 0a 1017152i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 1017152 
util_bw = 192 
Wasted_Col = 227 
Wasted_Row = 0 
Idle = 1016733 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 179 
rwq = 0 
CCDLc_limit_alone = 179 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1017152 
n_nop = 1016956 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 192 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001735 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00173524
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1017152 n_nop=1016956 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001888
n_activity=564 dram_eff=0.3404
bk0: 64a 1017080i bk1: 64a 1017080i bk2: 32a 1017110i bk3: 32a 1017111i bk4: 0a 1017152i bk5: 0a 1017152i bk6: 0a 1017152i bk7: 0a 1017152i bk8: 0a 1017152i bk9: 0a 1017152i bk10: 0a 1017152i bk11: 0a 1017152i bk12: 0a 1017152i bk13: 0a 1017152i bk14: 0a 1017152i bk15: 0a 1017152i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 1017152 
util_bw = 192 
Wasted_Col = 227 
Wasted_Row = 0 
Idle = 1016733 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 179 
rwq = 0 
CCDLc_limit_alone = 179 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1017152 
n_nop = 1016956 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 192 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001825 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0018247
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1017152 n_nop=1016956 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001888
n_activity=564 dram_eff=0.3404
bk0: 64a 1017080i bk1: 64a 1017080i bk2: 32a 1017110i bk3: 32a 1017111i bk4: 0a 1017152i bk5: 0a 1017152i bk6: 0a 1017152i bk7: 0a 1017152i bk8: 0a 1017152i bk9: 0a 1017152i bk10: 0a 1017152i bk11: 0a 1017152i bk12: 0a 1017152i bk13: 0a 1017152i bk14: 0a 1017152i bk15: 0a 1017152i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 1017152 
util_bw = 192 
Wasted_Col = 227 
Wasted_Row = 0 
Idle = 1016733 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 179 
rwq = 0 
CCDLc_limit_alone = 179 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1017152 
n_nop = 1016956 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 192 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001882 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00188172
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1017152 n_nop=1016956 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001888
n_activity=564 dram_eff=0.3404
bk0: 64a 1017080i bk1: 64a 1017080i bk2: 32a 1017110i bk3: 32a 1017110i bk4: 0a 1017152i bk5: 0a 1017152i bk6: 0a 1017152i bk7: 0a 1017152i bk8: 0a 1017152i bk9: 0a 1017152i bk10: 0a 1017152i bk11: 0a 1017152i bk12: 0a 1017152i bk13: 0a 1017152i bk14: 0a 1017152i bk15: 0a 1017152i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 1017152 
util_bw = 192 
Wasted_Col = 228 
Wasted_Row = 0 
Idle = 1016732 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 180 
rwq = 0 
CCDLc_limit_alone = 180 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1017152 
n_nop = 1016956 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 192 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001919 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00191908
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1017152 n_nop=1016956 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001888
n_activity=564 dram_eff=0.3404
bk0: 64a 1017081i bk1: 64a 1017080i bk2: 32a 1017110i bk3: 32a 1017110i bk4: 0a 1017152i bk5: 0a 1017152i bk6: 0a 1017152i bk7: 0a 1017152i bk8: 0a 1017152i bk9: 0a 1017152i bk10: 0a 1017152i bk11: 0a 1017152i bk12: 0a 1017152i bk13: 0a 1017152i bk14: 0a 1017152i bk15: 0a 1017152i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 1017152 
util_bw = 192 
Wasted_Col = 227 
Wasted_Row = 0 
Idle = 1016733 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 179 
rwq = 0 
CCDLc_limit_alone = 179 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1017152 
n_nop = 1016956 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 192 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001862 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00186206
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1017152 n_nop=1016956 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001888
n_activity=564 dram_eff=0.3404
bk0: 64a 1017082i bk1: 64a 1017080i bk2: 32a 1017111i bk3: 32a 1017110i bk4: 0a 1017152i bk5: 0a 1017152i bk6: 0a 1017152i bk7: 0a 1017152i bk8: 0a 1017152i bk9: 0a 1017152i bk10: 0a 1017152i bk11: 0a 1017152i bk12: 0a 1017152i bk13: 0a 1017152i bk14: 0a 1017152i bk15: 0a 1017152i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 1017152 
util_bw = 192 
Wasted_Col = 225 
Wasted_Row = 0 
Idle = 1016735 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 177 
rwq = 0 
CCDLc_limit_alone = 177 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1017152 
n_nop = 1016956 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 192 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001864 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00186403
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1017152 n_nop=1016956 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001888
n_activity=564 dram_eff=0.3404
bk0: 64a 1017080i bk1: 64a 1017081i bk2: 32a 1017110i bk3: 32a 1017110i bk4: 0a 1017152i bk5: 0a 1017152i bk6: 0a 1017152i bk7: 0a 1017152i bk8: 0a 1017152i bk9: 0a 1017152i bk10: 0a 1017152i bk11: 0a 1017152i bk12: 0a 1017152i bk13: 0a 1017152i bk14: 0a 1017152i bk15: 0a 1017152i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 1017152 
util_bw = 192 
Wasted_Col = 227 
Wasted_Row = 0 
Idle = 1016733 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 179 
rwq = 0 
CCDLc_limit_alone = 179 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1017152 
n_nop = 1016956 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 192 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001874 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00187386
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1017152 n_nop=1016956 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001888
n_activity=564 dram_eff=0.3404
bk0: 64a 1017080i bk1: 64a 1017082i bk2: 32a 1017110i bk3: 32a 1017111i bk4: 0a 1017152i bk5: 0a 1017152i bk6: 0a 1017152i bk7: 0a 1017152i bk8: 0a 1017152i bk9: 0a 1017152i bk10: 0a 1017152i bk11: 0a 1017152i bk12: 0a 1017152i bk13: 0a 1017152i bk14: 0a 1017152i bk15: 0a 1017152i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 1017152 
util_bw = 192 
Wasted_Col = 225 
Wasted_Row = 0 
Idle = 1016735 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 177 
rwq = 0 
CCDLc_limit_alone = 177 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1017152 
n_nop = 1016956 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 192 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001854 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0018542
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1017152 n_nop=1016956 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001888
n_activity=564 dram_eff=0.3404
bk0: 64a 1017081i bk1: 64a 1017080i bk2: 32a 1017110i bk3: 32a 1017110i bk4: 0a 1017152i bk5: 0a 1017152i bk6: 0a 1017152i bk7: 0a 1017152i bk8: 0a 1017152i bk9: 0a 1017152i bk10: 0a 1017152i bk11: 0a 1017152i bk12: 0a 1017152i bk13: 0a 1017152i bk14: 0a 1017152i bk15: 0a 1017152i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 1017152 
util_bw = 192 
Wasted_Col = 227 
Wasted_Row = 0 
Idle = 1016733 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 179 
rwq = 0 
CCDLc_limit_alone = 179 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1017152 
n_nop = 1016956 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 192 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001861 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00186108
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1017152 n_nop=1016956 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001888
n_activity=564 dram_eff=0.3404
bk0: 64a 1017080i bk1: 64a 1017080i bk2: 32a 1017110i bk3: 32a 1017110i bk4: 0a 1017152i bk5: 0a 1017152i bk6: 0a 1017152i bk7: 0a 1017152i bk8: 0a 1017152i bk9: 0a 1017152i bk10: 0a 1017152i bk11: 0a 1017152i bk12: 0a 1017152i bk13: 0a 1017152i bk14: 0a 1017152i bk15: 0a 1017152i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 1017152 
util_bw = 192 
Wasted_Col = 228 
Wasted_Row = 0 
Idle = 1016732 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 180 
rwq = 0 
CCDLc_limit_alone = 180 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1017152 
n_nop = 1016956 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 192 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001905 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00190532
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1017152 n_nop=1016956 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001888
n_activity=564 dram_eff=0.3404
bk0: 64a 1017080i bk1: 64a 1017081i bk2: 32a 1017110i bk3: 32a 1017110i bk4: 0a 1017152i bk5: 0a 1017152i bk6: 0a 1017152i bk7: 0a 1017152i bk8: 0a 1017152i bk9: 0a 1017152i bk10: 0a 1017152i bk11: 0a 1017152i bk12: 0a 1017152i bk13: 0a 1017152i bk14: 0a 1017152i bk15: 0a 1017152i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 1017152 
util_bw = 192 
Wasted_Col = 227 
Wasted_Row = 0 
Idle = 1016733 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 179 
rwq = 0 
CCDLc_limit_alone = 179 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1017152 
n_nop = 1016956 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 192 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001865 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00186501
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1017152 n_nop=1016956 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001888
n_activity=564 dram_eff=0.3404
bk0: 64a 1017080i bk1: 64a 1017080i bk2: 32a 1017110i bk3: 32a 1017110i bk4: 0a 1017152i bk5: 0a 1017152i bk6: 0a 1017152i bk7: 0a 1017152i bk8: 0a 1017152i bk9: 0a 1017152i bk10: 0a 1017152i bk11: 0a 1017152i bk12: 0a 1017152i bk13: 0a 1017152i bk14: 0a 1017152i bk15: 0a 1017152i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 1017152 
util_bw = 192 
Wasted_Col = 228 
Wasted_Row = 0 
Idle = 1016732 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 180 
rwq = 0 
CCDLc_limit_alone = 180 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1017152 
n_nop = 1016956 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 192 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001896 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00189647
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1017152 n_nop=1016956 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001888
n_activity=564 dram_eff=0.3404
bk0: 64a 1017081i bk1: 64a 1017080i bk2: 32a 1017110i bk3: 32a 1017110i bk4: 0a 1017152i bk5: 0a 1017152i bk6: 0a 1017152i bk7: 0a 1017152i bk8: 0a 1017152i bk9: 0a 1017152i bk10: 0a 1017152i bk11: 0a 1017152i bk12: 0a 1017152i bk13: 0a 1017152i bk14: 0a 1017152i bk15: 0a 1017152i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 1017152 
util_bw = 192 
Wasted_Col = 227 
Wasted_Row = 0 
Idle = 1016733 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 179 
rwq = 0 
CCDLc_limit_alone = 179 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1017152 
n_nop = 1016956 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 192 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001871 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00187091
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1017152 n_nop=1016956 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001888
n_activity=564 dram_eff=0.3404
bk0: 64a 1017080i bk1: 64a 1017082i bk2: 32a 1017110i bk3: 32a 1017111i bk4: 0a 1017152i bk5: 0a 1017152i bk6: 0a 1017152i bk7: 0a 1017152i bk8: 0a 1017152i bk9: 0a 1017152i bk10: 0a 1017152i bk11: 0a 1017152i bk12: 0a 1017152i bk13: 0a 1017152i bk14: 0a 1017152i bk15: 0a 1017152i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 1017152 
util_bw = 192 
Wasted_Col = 225 
Wasted_Row = 0 
Idle = 1016735 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 177 
rwq = 0 
CCDLc_limit_alone = 177 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1017152 
n_nop = 1016956 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 192 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001861 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00186108
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1017152 n_nop=1016956 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001888
n_activity=564 dram_eff=0.3404
bk0: 64a 1017082i bk1: 64a 1017080i bk2: 32a 1017111i bk3: 32a 1017110i bk4: 0a 1017152i bk5: 0a 1017152i bk6: 0a 1017152i bk7: 0a 1017152i bk8: 0a 1017152i bk9: 0a 1017152i bk10: 0a 1017152i bk11: 0a 1017152i bk12: 0a 1017152i bk13: 0a 1017152i bk14: 0a 1017152i bk15: 0a 1017152i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 1017152 
util_bw = 192 
Wasted_Col = 225 
Wasted_Row = 0 
Idle = 1016735 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 177 
rwq = 0 
CCDLc_limit_alone = 177 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1017152 
n_nop = 1016956 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 192 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001835 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00183453
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1017152 n_nop=1016956 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001888
n_activity=564 dram_eff=0.3404
bk0: 64a 1017080i bk1: 64a 1017080i bk2: 32a 1017110i bk3: 32a 1017110i bk4: 0a 1017152i bk5: 0a 1017152i bk6: 0a 1017152i bk7: 0a 1017152i bk8: 0a 1017152i bk9: 0a 1017152i bk10: 0a 1017152i bk11: 0a 1017152i bk12: 0a 1017152i bk13: 0a 1017152i bk14: 0a 1017152i bk15: 0a 1017152i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 1017152 
util_bw = 192 
Wasted_Col = 228 
Wasted_Row = 0 
Idle = 1016732 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 180 
rwq = 0 
CCDLc_limit_alone = 180 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1017152 
n_nop = 1016956 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 192 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001902 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00190237
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1017152 n_nop=1016956 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001888
n_activity=564 dram_eff=0.3404
bk0: 64a 1017080i bk1: 64a 1017080i bk2: 32a 1017110i bk3: 32a 1017110i bk4: 0a 1017152i bk5: 0a 1017152i bk6: 0a 1017152i bk7: 0a 1017152i bk8: 0a 1017152i bk9: 0a 1017152i bk10: 0a 1017152i bk11: 0a 1017152i bk12: 0a 1017152i bk13: 0a 1017152i bk14: 0a 1017152i bk15: 0a 1017152i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 1017152 
util_bw = 192 
Wasted_Col = 228 
Wasted_Row = 0 
Idle = 1016732 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 180 
rwq = 0 
CCDLc_limit_alone = 180 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1017152 
n_nop = 1016956 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 192 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001947 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00194661
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1017152 n_nop=1016956 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001888
n_activity=564 dram_eff=0.3404
bk0: 64a 1017080i bk1: 64a 1017082i bk2: 32a 1017110i bk3: 32a 1017111i bk4: 0a 1017152i bk5: 0a 1017152i bk6: 0a 1017152i bk7: 0a 1017152i bk8: 0a 1017152i bk9: 0a 1017152i bk10: 0a 1017152i bk11: 0a 1017152i bk12: 0a 1017152i bk13: 0a 1017152i bk14: 0a 1017152i bk15: 0a 1017152i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 1017152 
util_bw = 192 
Wasted_Col = 225 
Wasted_Row = 0 
Idle = 1016735 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 177 
rwq = 0 
CCDLc_limit_alone = 177 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1017152 
n_nop = 1016956 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 192 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001905 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00190532
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1017152 n_nop=1016956 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001888
n_activity=564 dram_eff=0.3404
bk0: 64a 1017082i bk1: 64a 1017080i bk2: 32a 1017111i bk3: 32a 1017110i bk4: 0a 1017152i bk5: 0a 1017152i bk6: 0a 1017152i bk7: 0a 1017152i bk8: 0a 1017152i bk9: 0a 1017152i bk10: 0a 1017152i bk11: 0a 1017152i bk12: 0a 1017152i bk13: 0a 1017152i bk14: 0a 1017152i bk15: 0a 1017152i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 1017152 
util_bw = 192 
Wasted_Col = 225 
Wasted_Row = 0 
Idle = 1016735 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 177 
rwq = 0 
CCDLc_limit_alone = 177 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1017152 
n_nop = 1016956 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 192 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001864 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00186403
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1017152 n_nop=1016956 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001888
n_activity=564 dram_eff=0.3404
bk0: 64a 1017080i bk1: 64a 1017080i bk2: 32a 1017110i bk3: 32a 1017110i bk4: 0a 1017152i bk5: 0a 1017152i bk6: 0a 1017152i bk7: 0a 1017152i bk8: 0a 1017152i bk9: 0a 1017152i bk10: 0a 1017152i bk11: 0a 1017152i bk12: 0a 1017152i bk13: 0a 1017152i bk14: 0a 1017152i bk15: 0a 1017152i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 1017152 
util_bw = 192 
Wasted_Col = 228 
Wasted_Row = 0 
Idle = 1016732 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 180 
rwq = 0 
CCDLc_limit_alone = 180 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1017152 
n_nop = 1016956 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 192 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001905 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00190532
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1017152 n_nop=1016956 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001888
n_activity=564 dram_eff=0.3404
bk0: 64a 1017080i bk1: 64a 1017080i bk2: 32a 1017110i bk3: 32a 1017110i bk4: 0a 1017152i bk5: 0a 1017152i bk6: 0a 1017152i bk7: 0a 1017152i bk8: 0a 1017152i bk9: 0a 1017152i bk10: 0a 1017152i bk11: 0a 1017152i bk12: 0a 1017152i bk13: 0a 1017152i bk14: 0a 1017152i bk15: 0a 1017152i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 1017152 
util_bw = 192 
Wasted_Col = 228 
Wasted_Row = 0 
Idle = 1016732 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 180 
rwq = 0 
CCDLc_limit_alone = 180 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1017152 
n_nop = 1016956 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 192 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001947 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00194661
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1017152 n_nop=1016956 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001888
n_activity=564 dram_eff=0.3404
bk0: 64a 1017080i bk1: 64a 1017080i bk2: 32a 1017110i bk3: 32a 1017110i bk4: 0a 1017152i bk5: 0a 1017152i bk6: 0a 1017152i bk7: 0a 1017152i bk8: 0a 1017152i bk9: 0a 1017152i bk10: 0a 1017152i bk11: 0a 1017152i bk12: 0a 1017152i bk13: 0a 1017152i bk14: 0a 1017152i bk15: 0a 1017152i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 1017152 
util_bw = 192 
Wasted_Col = 228 
Wasted_Row = 0 
Idle = 1016732 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 180 
rwq = 0 
CCDLc_limit_alone = 180 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1017152 
n_nop = 1016956 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 192 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001947 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00194661
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1017152 n_nop=1016956 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001888
n_activity=564 dram_eff=0.3404
bk0: 64a 1017082i bk1: 64a 1017081i bk2: 32a 1017111i bk3: 32a 1017110i bk4: 0a 1017152i bk5: 0a 1017152i bk6: 0a 1017152i bk7: 0a 1017152i bk8: 0a 1017152i bk9: 0a 1017152i bk10: 0a 1017152i bk11: 0a 1017152i bk12: 0a 1017152i bk13: 0a 1017152i bk14: 0a 1017152i bk15: 0a 1017152i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 1017152 
util_bw = 192 
Wasted_Col = 224 
Wasted_Row = 0 
Idle = 1016736 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 176 
rwq = 0 
CCDLc_limit_alone = 176 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1017152 
n_nop = 1016956 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 192 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001862 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00186206
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1017152 n_nop=1016956 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001888
n_activity=564 dram_eff=0.3404
bk0: 64a 1017081i bk1: 64a 1017080i bk2: 32a 1017110i bk3: 32a 1017110i bk4: 0a 1017152i bk5: 0a 1017152i bk6: 0a 1017152i bk7: 0a 1017152i bk8: 0a 1017152i bk9: 0a 1017152i bk10: 0a 1017152i bk11: 0a 1017152i bk12: 0a 1017152i bk13: 0a 1017152i bk14: 0a 1017152i bk15: 0a 1017152i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 1017152 
util_bw = 192 
Wasted_Col = 227 
Wasted_Row = 0 
Idle = 1016733 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 179 
rwq = 0 
CCDLc_limit_alone = 179 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1017152 
n_nop = 1016956 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 192 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001821 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00182077
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1017152 n_nop=1016956 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001888
n_activity=564 dram_eff=0.3404
bk0: 64a 1017080i bk1: 64a 1017080i bk2: 32a 1017110i bk3: 32a 1017110i bk4: 0a 1017152i bk5: 0a 1017152i bk6: 0a 1017152i bk7: 0a 1017152i bk8: 0a 1017152i bk9: 0a 1017152i bk10: 0a 1017152i bk11: 0a 1017152i bk12: 0a 1017152i bk13: 0a 1017152i bk14: 0a 1017152i bk15: 0a 1017152i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 1017152 
util_bw = 192 
Wasted_Col = 228 
Wasted_Row = 0 
Idle = 1016732 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 180 
rwq = 0 
CCDLc_limit_alone = 180 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1017152 
n_nop = 1016956 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 192 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001905 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00190532
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1017152 n_nop=1016956 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001888
n_activity=564 dram_eff=0.3404
bk0: 64a 1017080i bk1: 64a 1017080i bk2: 32a 1017110i bk3: 32a 1017110i bk4: 0a 1017152i bk5: 0a 1017152i bk6: 0a 1017152i bk7: 0a 1017152i bk8: 0a 1017152i bk9: 0a 1017152i bk10: 0a 1017152i bk11: 0a 1017152i bk12: 0a 1017152i bk13: 0a 1017152i bk14: 0a 1017152i bk15: 0a 1017152i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 1017152 
util_bw = 192 
Wasted_Col = 228 
Wasted_Row = 0 
Idle = 1016732 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 180 
rwq = 0 
CCDLc_limit_alone = 180 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1017152 
n_nop = 1016956 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 192 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001905 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00190532
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1017152 n_nop=1016956 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001888
n_activity=564 dram_eff=0.3404
bk0: 64a 1017082i bk1: 64a 1017081i bk2: 32a 1017111i bk3: 32a 1017110i bk4: 0a 1017152i bk5: 0a 1017152i bk6: 0a 1017152i bk7: 0a 1017152i bk8: 0a 1017152i bk9: 0a 1017152i bk10: 0a 1017152i bk11: 0a 1017152i bk12: 0a 1017152i bk13: 0a 1017152i bk14: 0a 1017152i bk15: 0a 1017152i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 1017152 
util_bw = 192 
Wasted_Col = 224 
Wasted_Row = 0 
Idle = 1016736 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 176 
rwq = 0 
CCDLc_limit_alone = 176 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1017152 
n_nop = 1016956 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 192 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001862 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00186206
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1017152 n_nop=1016956 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001888
n_activity=564 dram_eff=0.3404
bk0: 64a 1017081i bk1: 64a 1017080i bk2: 32a 1017110i bk3: 32a 1017110i bk4: 0a 1017152i bk5: 0a 1017152i bk6: 0a 1017152i bk7: 0a 1017152i bk8: 0a 1017152i bk9: 0a 1017152i bk10: 0a 1017152i bk11: 0a 1017152i bk12: 0a 1017152i bk13: 0a 1017152i bk14: 0a 1017152i bk15: 0a 1017152i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 1017152 
util_bw = 192 
Wasted_Col = 227 
Wasted_Row = 0 
Idle = 1016733 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 179 
rwq = 0 
CCDLc_limit_alone = 179 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1017152 
n_nop = 1016956 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 192 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001821 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00182077

========= L2 cache stats =========
L2_cache_bank[0]: Access = 254, Miss = 128, Miss_rate = 0.504, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 272, Miss = 152, Miss_rate = 0.559, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 228, Miss = 128, Miss_rate = 0.561, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 241, Miss = 128, Miss_rate = 0.531, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 256, Miss = 128, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 268, Miss = 128, Miss_rate = 0.478, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 272, Miss = 128, Miss_rate = 0.471, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 272, Miss = 128, Miss_rate = 0.471, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 272, Miss = 128, Miss_rate = 0.471, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 272, Miss = 128, Miss_rate = 0.471, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 272, Miss = 128, Miss_rate = 0.471, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 272, Miss = 128, Miss_rate = 0.471, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 12751
L2_total_cache_misses = 7704
L2_total_cache_miss_rate = 0.6042
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 415
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 4608
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 24
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 23
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 4608
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 384
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 1152
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6559
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 48
	L2_cache_stats_breakdown[LOCAL_ACC_W][TOTAL_ACCESS] = 6144
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=12751
icnt_total_pkts_simt_to_mem=12751
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 12751
Req_Network_cycles = 1354608
Req_Network_injected_packets_per_cycle =       0.0094 
Req_Network_conflicts_per_cycle =       0.0097
Req_Network_conflicts_per_cycle_util =       1.1859
Req_Bank_Level_Parallism =       1.1530
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0106
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0001

Reply_Network_injected_packets_num = 12751
Reply_Network_cycles = 1354608
Reply_Network_injected_packets_per_cycle =        0.0094
Reply_Network_conflicts_per_cycle =        0.0005
Reply_Network_conflicts_per_cycle_util =       0.0726
Reply_Bank_Level_Parallism =       1.3233
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0001
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 18 min, 47 sec (4727 sec)
gpgpu_simulation_rate = 38303 (inst/sec)
gpgpu_simulation_rate = 286 (cycle/sec)
gpgpu_silicon_slowdown = 3958041x
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffddb0af69c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffddb0af690..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffddb0af688..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffddb0af680..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffddb0af698..

GPGPU-Sim PTX: cudaLaunch for 0x0x4123e6 (mode=performance simulation) on stream 1
GPGPU-Sim PTX: PDOM analysis already done for _Z25ethash_calculate_dag_itemjP8hash64_tmS0_j 
GPGPU-Sim PTX: pushing kernel '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j' to stream 1, gridDim= (4,1,1) blockDim = (256,1,1) 
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim API:    stream 1 has 1 operations
GPGPU-Sim API:       0 :  stream operation kernel
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
Destroy streams for kernel 4: size 0
kernel_name = _Z25ethash_calculate_dag_itemjP8hash64_tmS0_j 
kernel_launch_uid = 4 
gpu_sim_cycle = 452302
gpu_sim_insn = 60354064
gpu_ipc =     133.4375
gpu_tot_sim_cycle = 1806910
gpu_tot_sim_insn = 241416160
gpu_tot_ipc =     133.6072
gpu_tot_issued_cta = 16
gpu_occupancy = 12.4941% 
gpu_tot_occupancy = 12.4941% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0094
partiton_level_parallism_total  =       0.0094
partiton_level_parallism_util =       1.1614
partiton_level_parallism_util_total  =       1.1551
L2_BW  =       0.3413 GB/Sec
L2_BW_total  =       0.3410 GB/Sec
gpu_total_sim_rate=38168

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 17922, Miss = 1057, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 17922, Miss = 1061, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 17922, Miss = 1062, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 17924, Miss = 1064, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 17922, Miss = 1066, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 17924, Miss = 1067, Miss_rate = 0.060, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 17922, Miss = 1065, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 17922, Miss = 1065, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 17922, Miss = 1061, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 17924, Miss = 1063, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 17924, Miss = 1062, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 17922, Miss = 1060, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 17922, Miss = 1066, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 17922, Miss = 1065, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 17922, Miss = 1067, Miss_rate = 0.060, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 17922, Miss = 1065, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 286760
	L1D_total_cache_misses = 17016
	L1D_total_cache_miss_rate = 0.0593
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.038
	L1D_cache_fill_port_util = 0.001
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 269744
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3912
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 8192
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 278536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 32
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][TOTAL_ACCESS] = 8192

Total_core_cache_fail_stats:
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
94040, 94010, 94010, 94010, 94010, 94010, 94010, 94010, 
gpgpu_n_tot_thrd_icount = 397681184
gpgpu_n_tot_w_icount = 12427537
gpgpu_n_stall_shd_mem = 153096
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 8192
gpgpu_n_mem_read_global = 8756
gpgpu_n_mem_write_global = 64
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 4210688
gpgpu_n_store_insn = 65600
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 196608
gpgpu_n_param_mem_insn = 32768
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 153096
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3486079	W0_Idle:45697	W0_Scoreboard:12729348	W1:480	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:6291456	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:5741824
single_issue_nums: WS0:3008800	WS1:3008320	WS2:3008320	WS3:3008320	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 70048 {8:8756,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1536 {8:32,40:32,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 327680 {40:8192,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 350240 {40:8756,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 512 {8:64,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 65536 {8:8192,}
maxmflatency = 1313 
max_icnt2mem_latency = 526 
maxmrqlatency = 52 
max_icnt2sh_latency = 7 
averagemflatency = 393 
avg_icnt2mem_latency = 113 
avg_mrq_latency = 13 
avg_icnt2sh_latency = 2 
mrq_lat_table:968 	543 	1277 	2249 	2685 	485 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	8262 	3130 	5556 	64 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	16 	0 	0 	8967 	949 	1128 	3394 	2466 	92 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	16710 	302 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	76 	4 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      6783      6277      6783      6277         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      6770      6265      6770      6265         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:    442599      6626      6758      6626         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      6745      6237      6745      6237         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      6731      6224      6731      6224         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      6718      6212      6718      6212         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      6706      6199      6706      6199         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      6694      6185      6694      6185         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      6069      5863      6069      5863         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      6056      5851      6056      5851         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      6044      5836      6044      5836         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      6032      5823      6032      5823         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      6017      5811      6017      5811         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      6004      5799      6004      5799         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5992      5784      5992      5784         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5980      5771      5980      5771         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:      5965      5655      5965      5655         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:      5952      5642      5952      5642         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:      5939      5630      5939      5630         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:      5927      5617      5927      5617         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      5914      5603      5914      5603         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:      5900      5590      5900      5590         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:      5887      5578      5887      5578         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:      5875      5566      5875      5566         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:      6172      5759      6172      5759         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:      6160      5747      6160      5747         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:      6147      5732      6147      5732         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:      6133      5719      6133      5719         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:      6120      5707      6120      5707         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:      6108      5695      6108      5695         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      6096      5680      6096      5680         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:      6081      5667      6081      5667         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 15.800000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 8207/132 = 62.174244
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 8192
min_bank_accesses = 0!
chip skew: 256/256 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        15         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 15
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        688       676       671       769    none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        572       671       666       765    none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        735       856       662       949    none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        564       662       657       755    none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        559       657       653       750    none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        554       653       648       746    none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        550       648       644       741    none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        545       643       639       736    none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:        643       624       736       717    none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:        633       616       726       709    none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:        624       606       718       700    none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:        616       596       709       690    none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:        606       588       700       681    none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:        597       580       691       673    none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:        618       570       712       663    none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:        675       560       768       654    none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:        770       554       863       647    none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:        797       544       890       637    none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:        795       535       889       629    none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:        782       526       876       620    none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:        769       518       863       611    none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:        756       508       849       601    none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:        742       499       835       593    none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:        728       491       822       585    none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:        730       588       824       682    none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:        722       580       816       673    none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:        712       570       806       664    none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:        703       561       797       655    none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:        694       552       788       646    none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:        686       544       780       638    none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:        677       535       771       628    none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:        667       526       761       620    none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        752       953       752       953         0         0       187       187       187       187         0         0       187       187         0         0
dram[1]:        743       945       743       945         0         0       187       187       187       187         0         0       187       187         0         0
dram[2]:        757      1313       735      1310         0         0       187       187       187       187         0         0       187       187         0         0
dram[3]:        726       925       726       925         0         0       187       187       187       187         0         0       187       187         0         0
dram[4]:        716       916       716       916         0         0       187       187       187       187         0         0       187       187         0         0
dram[5]:        707       908       707       908         0         0       187       187       187       187         0         0       187       187         0         0
dram[6]:        699       899       699       899         0         0       187       187       187       187         0         0       187       187         0         0
dram[7]:        691       889       691       889         0         0       187       187       187       187         0         0       187       187         0         0
dram[8]:        810       667       810       667         0         0       187       187       187       187         0         0       187       187         0         0
dram[9]:        800       659       800       659         0         0       187       187       187       187         0         0       187       187         0         0
dram[10]:        792       649       792       649         0         0       187       187       187       187         0         0       187       187         0         0
dram[11]:        784       639       784       639         0         0       187       187       187       187         0         0       187       187         0         0
dram[12]:        774       631       774       631         0         0       187       187       187       187         0         0       187       187         0         0
dram[13]:        764       623       764       623         0         0       187       187       187       187         0         0       187       187         0         0
dram[14]:        756       613       756       613         0         0       187       187       187       187         0         0       187       187         0         0
dram[15]:        748       603       748       603         0         0       187       187       187       187         0         0       187       187         0         0
dram[16]:        738       633       738       633         0         0       187       187       187       187         0         0       187       187         0         0
dram[17]:        728       624       728       624         0         0       187       187       187       187         0         0       187       187         0         0
dram[18]:        719       613       719       613         0         0       187       187       187       187         0         0       187       187         0         0
dram[19]:        711       605       711       605         0         0       187       187       187       187         0         0       187       187         0         0
dram[20]:        702       597       702       597         0         0       187       187       187       187         0         0       187       187         0         0
dram[21]:        692       587       692       587         0         0       187       187       187       187         0         0       187       187         0         0
dram[22]:        683       577       683       577         0         0       187       187       187       187         0         0       187       187         0         0
dram[23]:        675       569       675       569         0         0       187       187       187       187         0         0       187       187         0         0
dram[24]:        880       630       880       630         0         0       187       187       187       187         0         0       187       187         0         0
dram[25]:        872       621       872       621         0         0       187       187       187       187         0         0       187       187         0         0
dram[26]:        863       613       863       613         0         0       187       187       187       187         0         0       187       187         0         0
dram[27]:        854       604       854       604         0         0       187       187       187       187         0         0       187       187         0         0
dram[28]:        844       595       844       595         0         0       187       187       187       187         0         0       187       187         0         0
dram[29]:        836       585       836       585         0         0       187       187       187       187         0         0       187       187         0         0
dram[30]:        828       577       828       577         0         0       187       187       187       187         0         0       187       187         0         0
dram[31]:        818       570       818       570         0         0       187       187       187       187         0         0       187       187         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1356778 n_nop=1356518 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001887
n_activity=743 dram_eff=0.3445
bk0: 64a 1356708i bk1: 64a 1356708i bk2: 64a 1356708i bk3: 64a 1356709i bk4: 0a 1356778i bk5: 0a 1356778i bk6: 0a 1356778i bk7: 0a 1356778i bk8: 0a 1356778i bk9: 0a 1356778i bk10: 0a 1356778i bk11: 0a 1356778i bk12: 0a 1356778i bk13: 0a 1356778i bk14: 0a 1356778i bk15: 0a 1356778i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 1356778 
util_bw = 256 
Wasted_Col = 279 
Wasted_Row = 0 
Idle = 1356243 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 231 
rwq = 0 
CCDLc_limit_alone = 231 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1356778 
n_nop = 1356518 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001341 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00134141
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1356778 n_nop=1356518 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001887
n_activity=736 dram_eff=0.3478
bk0: 64a 1356706i bk1: 64a 1356706i bk2: 64a 1356706i bk3: 64a 1356707i bk4: 0a 1356778i bk5: 0a 1356778i bk6: 0a 1356778i bk7: 0a 1356778i bk8: 0a 1356778i bk9: 0a 1356778i bk10: 0a 1356778i bk11: 0a 1356778i bk12: 0a 1356778i bk13: 0a 1356778i bk14: 0a 1356778i bk15: 0a 1356778i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 1356778 
util_bw = 256 
Wasted_Col = 287 
Wasted_Row = 0 
Idle = 1356235 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 239 
rwq = 0 
CCDLc_limit_alone = 239 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1356778 
n_nop = 1356518 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001372 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00137163
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 1807484 -   mf: uid=6515760, sid4294967295:w4294967295, part=2, addr=0x4000200, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1806884), 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1356778 n_nop=1356495 n_act=8 n_pre=4 n_ref_event=0 n_req=271 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=15 bw_util=0.0001997
n_activity=946 dram_eff=0.2865
bk0: 64a 1356619i bk1: 64a 1356699i bk2: 64a 1356706i bk3: 64a 1356702i bk4: 0a 1356778i bk5: 0a 1356778i bk6: 0a 1356778i bk7: 0a 1356778i bk8: 0a 1356778i bk9: 0a 1356778i bk10: 0a 1356778i bk11: 0a 1356778i bk12: 0a 1356778i bk13: 0a 1356778i bk14: 0a 1356778i bk15: 0a 1356778i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970480
Row_Buffer_Locality_read = 0.980469
Row_Buffer_Locality_write = 0.800000
Bank_Level_Parallism = 1.013889
Bank_Level_Parallism_Col = 1.010118
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.060708
GrpLevelPara = 1.010118 

BW Util details:
bwutil = 0.000200 
total_CMD = 1356778 
util_bw = 271 
Wasted_Col = 329 
Wasted_Row = 48 
Idle = 1356130 

BW Util Bottlenecks: 
RCDc_limit = 59 
RCDWRc_limit = 27 
WTRc_limit = 20 
RTWc_limit = 0 
CCDLc_limit = 239 
rwq = 0 
CCDLc_limit_alone = 239 
WTRc_limit_alone = 20 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1356778 
n_nop = 1356495 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 15 
n_act = 8 
n_pre = 4 
n_ref = 0 
n_req = 271 
total_req = 271 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 271 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000200 
Either_Row_CoL_Bus_Util = 0.000209 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001983 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00198264
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1356778 n_nop=1356518 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001887
n_activity=736 dram_eff=0.3478
bk0: 64a 1356706i bk1: 64a 1356706i bk2: 64a 1356706i bk3: 64a 1356707i bk4: 0a 1356778i bk5: 0a 1356778i bk6: 0a 1356778i bk7: 0a 1356778i bk8: 0a 1356778i bk9: 0a 1356778i bk10: 0a 1356778i bk11: 0a 1356778i bk12: 0a 1356778i bk13: 0a 1356778i bk14: 0a 1356778i bk15: 0a 1356778i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 1356778 
util_bw = 256 
Wasted_Col = 287 
Wasted_Row = 0 
Idle = 1356235 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 239 
rwq = 0 
CCDLc_limit_alone = 239 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1356778 
n_nop = 1356518 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001481 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00148071
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1356778 n_nop=1356518 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001887
n_activity=736 dram_eff=0.3478
bk0: 64a 1356706i bk1: 64a 1356706i bk2: 64a 1356706i bk3: 64a 1356707i bk4: 0a 1356778i bk5: 0a 1356778i bk6: 0a 1356778i bk7: 0a 1356778i bk8: 0a 1356778i bk9: 0a 1356778i bk10: 0a 1356778i bk11: 0a 1356778i bk12: 0a 1356778i bk13: 0a 1356778i bk14: 0a 1356778i bk15: 0a 1356778i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 1356778 
util_bw = 256 
Wasted_Col = 287 
Wasted_Row = 0 
Idle = 1356235 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 239 
rwq = 0 
CCDLc_limit_alone = 239 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1356778 
n_nop = 1356518 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001555 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00155515
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1356778 n_nop=1356518 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001887
n_activity=736 dram_eff=0.3478
bk0: 64a 1356706i bk1: 64a 1356706i bk2: 64a 1356706i bk3: 64a 1356707i bk4: 0a 1356778i bk5: 0a 1356778i bk6: 0a 1356778i bk7: 0a 1356778i bk8: 0a 1356778i bk9: 0a 1356778i bk10: 0a 1356778i bk11: 0a 1356778i bk12: 0a 1356778i bk13: 0a 1356778i bk14: 0a 1356778i bk15: 0a 1356778i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 1356778 
util_bw = 256 
Wasted_Col = 287 
Wasted_Row = 0 
Idle = 1356235 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 239 
rwq = 0 
CCDLc_limit_alone = 239 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1356778 
n_nop = 1356518 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001647 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00164655
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1356778 n_nop=1356518 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001887
n_activity=736 dram_eff=0.3478
bk0: 64a 1356706i bk1: 64a 1356706i bk2: 64a 1356706i bk3: 64a 1356707i bk4: 0a 1356778i bk5: 0a 1356778i bk6: 0a 1356778i bk7: 0a 1356778i bk8: 0a 1356778i bk9: 0a 1356778i bk10: 0a 1356778i bk11: 0a 1356778i bk12: 0a 1356778i bk13: 0a 1356778i bk14: 0a 1356778i bk15: 0a 1356778i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 1356778 
util_bw = 256 
Wasted_Col = 287 
Wasted_Row = 0 
Idle = 1356235 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 239 
rwq = 0 
CCDLc_limit_alone = 239 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1356778 
n_nop = 1356518 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001701 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00170109
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1356778 n_nop=1356518 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001887
n_activity=736 dram_eff=0.3478
bk0: 64a 1356706i bk1: 64a 1356706i bk2: 64a 1356706i bk3: 64a 1356706i bk4: 0a 1356778i bk5: 0a 1356778i bk6: 0a 1356778i bk7: 0a 1356778i bk8: 0a 1356778i bk9: 0a 1356778i bk10: 0a 1356778i bk11: 0a 1356778i bk12: 0a 1356778i bk13: 0a 1356778i bk14: 0a 1356778i bk15: 0a 1356778i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 1356778 
util_bw = 256 
Wasted_Col = 288 
Wasted_Row = 0 
Idle = 1356234 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 240 
rwq = 0 
CCDLc_limit_alone = 240 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1356778 
n_nop = 1356518 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001738 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00173794
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1356778 n_nop=1356518 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001887
n_activity=736 dram_eff=0.3478
bk0: 64a 1356707i bk1: 64a 1356706i bk2: 64a 1356707i bk3: 64a 1356706i bk4: 0a 1356778i bk5: 0a 1356778i bk6: 0a 1356778i bk7: 0a 1356778i bk8: 0a 1356778i bk9: 0a 1356778i bk10: 0a 1356778i bk11: 0a 1356778i bk12: 0a 1356778i bk13: 0a 1356778i bk14: 0a 1356778i bk15: 0a 1356778i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 1356778 
util_bw = 256 
Wasted_Col = 286 
Wasted_Row = 0 
Idle = 1356236 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 238 
rwq = 0 
CCDLc_limit_alone = 238 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1356778 
n_nop = 1356518 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001685 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00168487
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1356778 n_nop=1356518 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001887
n_activity=736 dram_eff=0.3478
bk0: 64a 1356708i bk1: 64a 1356706i bk2: 64a 1356708i bk3: 64a 1356706i bk4: 0a 1356778i bk5: 0a 1356778i bk6: 0a 1356778i bk7: 0a 1356778i bk8: 0a 1356778i bk9: 0a 1356778i bk10: 0a 1356778i bk11: 0a 1356778i bk12: 0a 1356778i bk13: 0a 1356778i bk14: 0a 1356778i bk15: 0a 1356778i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 1356778 
util_bw = 256 
Wasted_Col = 284 
Wasted_Row = 0 
Idle = 1356238 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 236 
rwq = 0 
CCDLc_limit_alone = 236 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1356778 
n_nop = 1356518 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001686 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00168635
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1356778 n_nop=1356518 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001887
n_activity=736 dram_eff=0.3478
bk0: 64a 1356706i bk1: 64a 1356707i bk2: 64a 1356706i bk3: 64a 1356707i bk4: 0a 1356778i bk5: 0a 1356778i bk6: 0a 1356778i bk7: 0a 1356778i bk8: 0a 1356778i bk9: 0a 1356778i bk10: 0a 1356778i bk11: 0a 1356778i bk12: 0a 1356778i bk13: 0a 1356778i bk14: 0a 1356778i bk15: 0a 1356778i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 1356778 
util_bw = 256 
Wasted_Col = 286 
Wasted_Row = 0 
Idle = 1356236 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 238 
rwq = 0 
CCDLc_limit_alone = 238 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1356778 
n_nop = 1356518 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001694 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00169372
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1356778 n_nop=1356518 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001887
n_activity=736 dram_eff=0.3478
bk0: 64a 1356706i bk1: 64a 1356708i bk2: 64a 1356706i bk3: 64a 1356708i bk4: 0a 1356778i bk5: 0a 1356778i bk6: 0a 1356778i bk7: 0a 1356778i bk8: 0a 1356778i bk9: 0a 1356778i bk10: 0a 1356778i bk11: 0a 1356778i bk12: 0a 1356778i bk13: 0a 1356778i bk14: 0a 1356778i bk15: 0a 1356778i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 1356778 
util_bw = 256 
Wasted_Col = 284 
Wasted_Row = 0 
Idle = 1356238 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 236 
rwq = 0 
CCDLc_limit_alone = 236 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1356778 
n_nop = 1356518 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001672 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00167161
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1356778 n_nop=1356518 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001887
n_activity=736 dram_eff=0.3478
bk0: 64a 1356707i bk1: 64a 1356706i bk2: 64a 1356707i bk3: 64a 1356706i bk4: 0a 1356778i bk5: 0a 1356778i bk6: 0a 1356778i bk7: 0a 1356778i bk8: 0a 1356778i bk9: 0a 1356778i bk10: 0a 1356778i bk11: 0a 1356778i bk12: 0a 1356778i bk13: 0a 1356778i bk14: 0a 1356778i bk15: 0a 1356778i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 1356778 
util_bw = 256 
Wasted_Col = 286 
Wasted_Row = 0 
Idle = 1356236 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 238 
rwq = 0 
CCDLc_limit_alone = 238 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1356778 
n_nop = 1356518 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001683 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0016834
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1356778 n_nop=1356518 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001887
n_activity=736 dram_eff=0.3478
bk0: 64a 1356706i bk1: 64a 1356706i bk2: 64a 1356706i bk3: 64a 1356706i bk4: 0a 1356778i bk5: 0a 1356778i bk6: 0a 1356778i bk7: 0a 1356778i bk8: 0a 1356778i bk9: 0a 1356778i bk10: 0a 1356778i bk11: 0a 1356778i bk12: 0a 1356778i bk13: 0a 1356778i bk14: 0a 1356778i bk15: 0a 1356778i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 1356778 
util_bw = 256 
Wasted_Col = 288 
Wasted_Row = 0 
Idle = 1356234 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 240 
rwq = 0 
CCDLc_limit_alone = 240 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1356778 
n_nop = 1356518 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001728 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00172762
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1356778 n_nop=1356518 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001887
n_activity=736 dram_eff=0.3478
bk0: 64a 1356706i bk1: 64a 1356707i bk2: 64a 1356706i bk3: 64a 1356707i bk4: 0a 1356778i bk5: 0a 1356778i bk6: 0a 1356778i bk7: 0a 1356778i bk8: 0a 1356778i bk9: 0a 1356778i bk10: 0a 1356778i bk11: 0a 1356778i bk12: 0a 1356778i bk13: 0a 1356778i bk14: 0a 1356778i bk15: 0a 1356778i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 1356778 
util_bw = 256 
Wasted_Col = 286 
Wasted_Row = 0 
Idle = 1356236 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 238 
rwq = 0 
CCDLc_limit_alone = 238 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1356778 
n_nop = 1356518 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001688 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00168782
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1356778 n_nop=1356518 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001887
n_activity=736 dram_eff=0.3478
bk0: 64a 1356706i bk1: 64a 1356706i bk2: 64a 1356706i bk3: 64a 1356706i bk4: 0a 1356778i bk5: 0a 1356778i bk6: 0a 1356778i bk7: 0a 1356778i bk8: 0a 1356778i bk9: 0a 1356778i bk10: 0a 1356778i bk11: 0a 1356778i bk12: 0a 1356778i bk13: 0a 1356778i bk14: 0a 1356778i bk15: 0a 1356778i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 1356778 
util_bw = 256 
Wasted_Col = 288 
Wasted_Row = 0 
Idle = 1356234 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 240 
rwq = 0 
CCDLc_limit_alone = 240 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1356778 
n_nop = 1356518 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001719 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00171878
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1356778 n_nop=1356518 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001887
n_activity=736 dram_eff=0.3478
bk0: 64a 1356707i bk1: 64a 1356706i bk2: 64a 1356707i bk3: 64a 1356706i bk4: 0a 1356778i bk5: 0a 1356778i bk6: 0a 1356778i bk7: 0a 1356778i bk8: 0a 1356778i bk9: 0a 1356778i bk10: 0a 1356778i bk11: 0a 1356778i bk12: 0a 1356778i bk13: 0a 1356778i bk14: 0a 1356778i bk15: 0a 1356778i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 1356778 
util_bw = 256 
Wasted_Col = 286 
Wasted_Row = 0 
Idle = 1356236 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 238 
rwq = 0 
CCDLc_limit_alone = 238 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1356778 
n_nop = 1356518 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001694 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00169372
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1356778 n_nop=1356518 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001887
n_activity=736 dram_eff=0.3478
bk0: 64a 1356706i bk1: 64a 1356708i bk2: 64a 1356706i bk3: 64a 1356708i bk4: 0a 1356778i bk5: 0a 1356778i bk6: 0a 1356778i bk7: 0a 1356778i bk8: 0a 1356778i bk9: 0a 1356778i bk10: 0a 1356778i bk11: 0a 1356778i bk12: 0a 1356778i bk13: 0a 1356778i bk14: 0a 1356778i bk15: 0a 1356778i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 1356778 
util_bw = 256 
Wasted_Col = 284 
Wasted_Row = 0 
Idle = 1356238 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 236 
rwq = 0 
CCDLc_limit_alone = 236 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1356778 
n_nop = 1356518 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001683 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0016834
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1356778 n_nop=1356518 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001887
n_activity=736 dram_eff=0.3478
bk0: 64a 1356708i bk1: 64a 1356706i bk2: 64a 1356708i bk3: 64a 1356706i bk4: 0a 1356778i bk5: 0a 1356778i bk6: 0a 1356778i bk7: 0a 1356778i bk8: 0a 1356778i bk9: 0a 1356778i bk10: 0a 1356778i bk11: 0a 1356778i bk12: 0a 1356778i bk13: 0a 1356778i bk14: 0a 1356778i bk15: 0a 1356778i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 1356778 
util_bw = 256 
Wasted_Col = 284 
Wasted_Row = 0 
Idle = 1356238 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 236 
rwq = 0 
CCDLc_limit_alone = 236 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1356778 
n_nop = 1356518 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001657 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00165687
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1356778 n_nop=1356518 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001887
n_activity=736 dram_eff=0.3478
bk0: 64a 1356706i bk1: 64a 1356706i bk2: 64a 1356706i bk3: 64a 1356706i bk4: 0a 1356778i bk5: 0a 1356778i bk6: 0a 1356778i bk7: 0a 1356778i bk8: 0a 1356778i bk9: 0a 1356778i bk10: 0a 1356778i bk11: 0a 1356778i bk12: 0a 1356778i bk13: 0a 1356778i bk14: 0a 1356778i bk15: 0a 1356778i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 1356778 
util_bw = 256 
Wasted_Col = 288 
Wasted_Row = 0 
Idle = 1356234 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 240 
rwq = 0 
CCDLc_limit_alone = 240 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1356778 
n_nop = 1356518 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001725 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00172467
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1356778 n_nop=1356518 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001887
n_activity=736 dram_eff=0.3478
bk0: 64a 1356706i bk1: 64a 1356706i bk2: 64a 1356706i bk3: 64a 1356706i bk4: 0a 1356778i bk5: 0a 1356778i bk6: 0a 1356778i bk7: 0a 1356778i bk8: 0a 1356778i bk9: 0a 1356778i bk10: 0a 1356778i bk11: 0a 1356778i bk12: 0a 1356778i bk13: 0a 1356778i bk14: 0a 1356778i bk15: 0a 1356778i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 1356778 
util_bw = 256 
Wasted_Col = 288 
Wasted_Row = 0 
Idle = 1356234 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 240 
rwq = 0 
CCDLc_limit_alone = 240 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1356778 
n_nop = 1356518 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001769 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0017689
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1356778 n_nop=1356518 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001887
n_activity=736 dram_eff=0.3478
bk0: 64a 1356706i bk1: 64a 1356708i bk2: 64a 1356706i bk3: 64a 1356708i bk4: 0a 1356778i bk5: 0a 1356778i bk6: 0a 1356778i bk7: 0a 1356778i bk8: 0a 1356778i bk9: 0a 1356778i bk10: 0a 1356778i bk11: 0a 1356778i bk12: 0a 1356778i bk13: 0a 1356778i bk14: 0a 1356778i bk15: 0a 1356778i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 1356778 
util_bw = 256 
Wasted_Col = 284 
Wasted_Row = 0 
Idle = 1356238 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 236 
rwq = 0 
CCDLc_limit_alone = 236 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1356778 
n_nop = 1356518 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001728 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00172762
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1356778 n_nop=1356518 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001887
n_activity=736 dram_eff=0.3478
bk0: 64a 1356708i bk1: 64a 1356706i bk2: 64a 1356708i bk3: 64a 1356706i bk4: 0a 1356778i bk5: 0a 1356778i bk6: 0a 1356778i bk7: 0a 1356778i bk8: 0a 1356778i bk9: 0a 1356778i bk10: 0a 1356778i bk11: 0a 1356778i bk12: 0a 1356778i bk13: 0a 1356778i bk14: 0a 1356778i bk15: 0a 1356778i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 1356778 
util_bw = 256 
Wasted_Col = 284 
Wasted_Row = 0 
Idle = 1356238 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 236 
rwq = 0 
CCDLc_limit_alone = 236 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1356778 
n_nop = 1356518 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001686 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00168635
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1356778 n_nop=1356518 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001887
n_activity=736 dram_eff=0.3478
bk0: 64a 1356706i bk1: 64a 1356706i bk2: 64a 1356706i bk3: 64a 1356706i bk4: 0a 1356778i bk5: 0a 1356778i bk6: 0a 1356778i bk7: 0a 1356778i bk8: 0a 1356778i bk9: 0a 1356778i bk10: 0a 1356778i bk11: 0a 1356778i bk12: 0a 1356778i bk13: 0a 1356778i bk14: 0a 1356778i bk15: 0a 1356778i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 1356778 
util_bw = 256 
Wasted_Col = 288 
Wasted_Row = 0 
Idle = 1356234 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 240 
rwq = 0 
CCDLc_limit_alone = 240 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1356778 
n_nop = 1356518 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001728 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00172762
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1356778 n_nop=1356518 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001887
n_activity=736 dram_eff=0.3478
bk0: 64a 1356706i bk1: 64a 1356706i bk2: 64a 1356706i bk3: 64a 1356706i bk4: 0a 1356778i bk5: 0a 1356778i bk6: 0a 1356778i bk7: 0a 1356778i bk8: 0a 1356778i bk9: 0a 1356778i bk10: 0a 1356778i bk11: 0a 1356778i bk12: 0a 1356778i bk13: 0a 1356778i bk14: 0a 1356778i bk15: 0a 1356778i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 1356778 
util_bw = 256 
Wasted_Col = 288 
Wasted_Row = 0 
Idle = 1356234 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 240 
rwq = 0 
CCDLc_limit_alone = 240 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1356778 
n_nop = 1356518 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001769 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0017689
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1356778 n_nop=1356518 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001887
n_activity=736 dram_eff=0.3478
bk0: 64a 1356706i bk1: 64a 1356706i bk2: 64a 1356706i bk3: 64a 1356706i bk4: 0a 1356778i bk5: 0a 1356778i bk6: 0a 1356778i bk7: 0a 1356778i bk8: 0a 1356778i bk9: 0a 1356778i bk10: 0a 1356778i bk11: 0a 1356778i bk12: 0a 1356778i bk13: 0a 1356778i bk14: 0a 1356778i bk15: 0a 1356778i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 1356778 
util_bw = 256 
Wasted_Col = 288 
Wasted_Row = 0 
Idle = 1356234 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 240 
rwq = 0 
CCDLc_limit_alone = 240 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1356778 
n_nop = 1356518 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001769 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0017689
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1356778 n_nop=1356518 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001887
n_activity=736 dram_eff=0.3478
bk0: 64a 1356708i bk1: 64a 1356707i bk2: 64a 1356708i bk3: 64a 1356707i bk4: 0a 1356778i bk5: 0a 1356778i bk6: 0a 1356778i bk7: 0a 1356778i bk8: 0a 1356778i bk9: 0a 1356778i bk10: 0a 1356778i bk11: 0a 1356778i bk12: 0a 1356778i bk13: 0a 1356778i bk14: 0a 1356778i bk15: 0a 1356778i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 1356778 
util_bw = 256 
Wasted_Col = 282 
Wasted_Row = 0 
Idle = 1356240 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 234 
rwq = 0 
CCDLc_limit_alone = 234 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1356778 
n_nop = 1356518 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001685 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00168487
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1356778 n_nop=1356518 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001887
n_activity=736 dram_eff=0.3478
bk0: 64a 1356707i bk1: 64a 1356706i bk2: 64a 1356707i bk3: 64a 1356706i bk4: 0a 1356778i bk5: 0a 1356778i bk6: 0a 1356778i bk7: 0a 1356778i bk8: 0a 1356778i bk9: 0a 1356778i bk10: 0a 1356778i bk11: 0a 1356778i bk12: 0a 1356778i bk13: 0a 1356778i bk14: 0a 1356778i bk15: 0a 1356778i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 1356778 
util_bw = 256 
Wasted_Col = 286 
Wasted_Row = 0 
Idle = 1356236 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 238 
rwq = 0 
CCDLc_limit_alone = 238 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1356778 
n_nop = 1356518 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001644 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0016436
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1356778 n_nop=1356518 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001887
n_activity=736 dram_eff=0.3478
bk0: 64a 1356706i bk1: 64a 1356706i bk2: 64a 1356706i bk3: 64a 1356706i bk4: 0a 1356778i bk5: 0a 1356778i bk6: 0a 1356778i bk7: 0a 1356778i bk8: 0a 1356778i bk9: 0a 1356778i bk10: 0a 1356778i bk11: 0a 1356778i bk12: 0a 1356778i bk13: 0a 1356778i bk14: 0a 1356778i bk15: 0a 1356778i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 1356778 
util_bw = 256 
Wasted_Col = 288 
Wasted_Row = 0 
Idle = 1356234 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 240 
rwq = 0 
CCDLc_limit_alone = 240 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1356778 
n_nop = 1356518 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001728 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00172762
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1356778 n_nop=1356518 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001887
n_activity=736 dram_eff=0.3478
bk0: 64a 1356706i bk1: 64a 1356706i bk2: 64a 1356706i bk3: 64a 1356706i bk4: 0a 1356778i bk5: 0a 1356778i bk6: 0a 1356778i bk7: 0a 1356778i bk8: 0a 1356778i bk9: 0a 1356778i bk10: 0a 1356778i bk11: 0a 1356778i bk12: 0a 1356778i bk13: 0a 1356778i bk14: 0a 1356778i bk15: 0a 1356778i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 1356778 
util_bw = 256 
Wasted_Col = 288 
Wasted_Row = 0 
Idle = 1356234 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 240 
rwq = 0 
CCDLc_limit_alone = 240 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1356778 
n_nop = 1356518 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001728 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00172762
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1356778 n_nop=1356518 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001887
n_activity=736 dram_eff=0.3478
bk0: 64a 1356708i bk1: 64a 1356707i bk2: 64a 1356708i bk3: 64a 1356707i bk4: 0a 1356778i bk5: 0a 1356778i bk6: 0a 1356778i bk7: 0a 1356778i bk8: 0a 1356778i bk9: 0a 1356778i bk10: 0a 1356778i bk11: 0a 1356778i bk12: 0a 1356778i bk13: 0a 1356778i bk14: 0a 1356778i bk15: 0a 1356778i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 1356778 
util_bw = 256 
Wasted_Col = 282 
Wasted_Row = 0 
Idle = 1356240 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 234 
rwq = 0 
CCDLc_limit_alone = 234 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1356778 
n_nop = 1356518 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001685 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00168487
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1356778 n_nop=1356518 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001887
n_activity=736 dram_eff=0.3478
bk0: 64a 1356707i bk1: 64a 1356706i bk2: 64a 1356707i bk3: 64a 1356706i bk4: 0a 1356778i bk5: 0a 1356778i bk6: 0a 1356778i bk7: 0a 1356778i bk8: 0a 1356778i bk9: 0a 1356778i bk10: 0a 1356778i bk11: 0a 1356778i bk12: 0a 1356778i bk13: 0a 1356778i bk14: 0a 1356778i bk15: 0a 1356778i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 1356778 
util_bw = 256 
Wasted_Col = 286 
Wasted_Row = 0 
Idle = 1356236 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 238 
rwq = 0 
CCDLc_limit_alone = 238 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1356778 
n_nop = 1356518 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001644 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0016436

========= L2 cache stats =========
L2_cache_bank[0]: Access = 294, Miss = 160, Miss_rate = 0.544, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 320, Miss = 192, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 264, Miss = 160, Miss_rate = 0.606, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 282, Miss = 160, Miss_rate = 0.567, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 304, Miss = 160, Miss_rate = 0.526, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 316, Miss = 160, Miss_rate = 0.506, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 320, Miss = 160, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 320, Miss = 160, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 320, Miss = 160, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 320, Miss = 160, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 320, Miss = 160, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 320, Miss = 160, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 17012
L2_total_cache_misses = 10272
L2_total_cache_miss_rate = 0.6038
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 564
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 6144
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 31
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 6144
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 512
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 1536
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8756
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 64
	L2_cache_stats_breakdown[LOCAL_ACC_W][TOTAL_ACCESS] = 8192
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=17012
icnt_total_pkts_simt_to_mem=17012
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 17012
Req_Network_cycles = 1806910
Req_Network_injected_packets_per_cycle =       0.0094 
Req_Network_conflicts_per_cycle =       0.0097
Req_Network_conflicts_per_cycle_util =       1.1892
Req_Bank_Level_Parallism =       1.1551
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0106
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0001

Reply_Network_injected_packets_num = 17012
Reply_Network_cycles = 1806910
Reply_Network_injected_packets_per_cycle =        0.0094
Reply_Network_conflicts_per_cycle =        0.0005
Reply_Network_conflicts_per_cycle_util =       0.0728
Reply_Bank_Level_Parallism =       1.3274
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0001
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 45 min, 25 sec (6325 sec)
gpgpu_simulation_rate = 38168 (inst/sec)
gpgpu_simulation_rate = 285 (cycle/sec)
gpgpu_silicon_slowdown = 3971929x
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffddb0af69c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffddb0af690..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffddb0af688..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffddb0af680..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffddb0af698..

GPGPU-Sim PTX: cudaLaunch for 0x0x4123e6 (mode=performance simulation) on stream 1
GPGPU-Sim PTX: PDOM analysis already done for _Z25ethash_calculate_dag_itemjP8hash64_tmS0_j 
GPGPU-Sim PTX: pushing kernel '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j' to stream 1, gridDim= (4,1,1) blockDim = (256,1,1) 
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim API:    stream 1 has 1 operations
GPGPU-Sim API:       0 :  stream operation kernel
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
Destroy streams for kernel 5: size 0
kernel_name = _Z25ethash_calculate_dag_itemjP8hash64_tmS0_j 
kernel_launch_uid = 5 
gpu_sim_cycle = 446176
gpu_sim_insn = 60354064
gpu_ipc =     135.2696
gpu_tot_sim_cycle = 2253086
gpu_tot_sim_insn = 301770224
gpu_tot_ipc =     133.9364
gpu_tot_issued_cta = 20
gpu_occupancy = 12.4940% 
gpu_tot_occupancy = 12.4941% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0095
partiton_level_parallism_total  =       0.0094
partiton_level_parallism_util =       1.1418
partiton_level_parallism_util_total  =       1.1524
L2_BW  =       0.3446 GB/Sec
L2_BW_total  =       0.3417 GB/Sec
gpu_total_sim_rate=38179

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 17922, Miss = 1057, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 17922, Miss = 1061, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 17922, Miss = 1062, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 17924, Miss = 1064, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 17922, Miss = 1066, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 17924, Miss = 1067, Miss_rate = 0.060, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 17922, Miss = 1065, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 17922, Miss = 1065, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 17922, Miss = 1061, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 17924, Miss = 1063, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 17924, Miss = 1062, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 17922, Miss = 1060, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 17922, Miss = 1066, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 17922, Miss = 1065, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 17922, Miss = 1067, Miss_rate = 0.060, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 17922, Miss = 1065, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 17922, Miss = 1061, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 17922, Miss = 1061, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 17922, Miss = 1060, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 17924, Miss = 1062, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 358450
	L1D_total_cache_misses = 21260
	L1D_total_cache_miss_rate = 0.0593
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.038
	L1D_cache_fill_port_util = 0.001
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 337190
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6123
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 4857
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 40
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 10240
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 348170
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 40
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][TOTAL_ACCESS] = 10240

Total_core_cache_fail_stats:
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
94040, 94010, 94010, 94010, 94010, 94010, 94010, 94010, 
gpgpu_n_tot_thrd_icount = 497101504
gpgpu_n_tot_w_icount = 15534422
gpgpu_n_stall_shd_mem = 191370
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 10240
gpgpu_n_mem_read_global = 10936
gpgpu_n_mem_write_global = 80
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 5263360
gpgpu_n_store_insn = 82000
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 245760
gpgpu_n_param_mem_insn = 40960
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 191370
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4259678	W0_Idle:56823	W0_Scoreboard:15943495	W1:600	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:7864320	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7177280
single_issue_nums: WS0:3761000	WS1:3760400	WS2:3760400	WS3:3760400	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 87488 {8:10936,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1920 {8:40,40:40,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 409600 {40:10240,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 437440 {40:10936,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 640 {8:80,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 81920 {8:10240,}
maxmflatency = 1313 
max_icnt2mem_latency = 526 
maxmrqlatency = 52 
max_icnt2sh_latency = 7 
averagemflatency = 393 
avg_icnt2mem_latency = 112 
avg_mrq_latency = 13 
avg_icnt2sh_latency = 2 
mrq_lat_table:1171 	639 	1505 	2620 	3611 	713 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	10328 	3891 	6957 	80 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	20 	0 	0 	11210 	1188 	1410 	4257 	3056 	115 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	20884 	372 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	95 	5 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      6783      6277      6783      6277      6783      6277         0         0         0         0         0         0         0         0         0         0 
dram[1]:      6770      6265      6770      6265      6770      6265         0         0         0         0         0         0         0         0         0         0 
dram[2]:    442599      6626      6758      6626      6758      6626         0         0         0         0         0         0         0         0         0         0 
dram[3]:      6745      6237      6745      6237      6745      6237         0         0         0         0         0         0         0         0         0         0 
dram[4]:      6731      6224      6731      6224      6731      6224         0         0         0         0         0         0         0         0         0         0 
dram[5]:      6718      6212      6718      6212      6718      6212         0         0         0         0         0         0         0         0         0         0 
dram[6]:      6706      6199      6706      6199      6706      6199         0         0         0         0         0         0         0         0         0         0 
dram[7]:      6694      6185      6694      6185      6694      6185         0         0         0         0         0         0         0         0         0         0 
dram[8]:      6069      5863      6069      5863      6069      5863         0         0         0         0         0         0         0         0         0         0 
dram[9]:      6056      5851      6056      5851      6056      5851         0         0         0         0         0         0         0         0         0         0 
dram[10]:      6044      5836      6044      5836      6044      5836         0         0         0         0         0         0         0         0         0         0 
dram[11]:      6032      5823      6032      5823      6032      5823         0         0         0         0         0         0         0         0         0         0 
dram[12]:      6017      5811      6017      5811      6017      5811         0         0         0         0         0         0         0         0         0         0 
dram[13]:      6004      5799      6004      5799      6004      5799         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5992      5784      5992      5784      5992      5784         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5980      5771      5980      5771      5980      5771         0         0         0         0         0         0         0         0         0         0 
dram[16]:      5965      5655      5965      5655      5965      5655         0         0         0         0         0         0         0         0         0         0 
dram[17]:      5952      5642      5952      5642      5952      5642         0         0         0         0         0         0         0         0         0         0 
dram[18]:      5939      5630      5939      5630      5939      5630         0         0         0         0         0         0         0         0         0         0 
dram[19]:      5927      5617      5927      5617      5927      5617         0         0         0         0         0         0         0         0         0         0 
dram[20]:      5914      5603      5914      5603      5914      5603         0         0         0         0         0         0         0         0         0         0 
dram[21]:      5900      5590      5900      5590      5900      5590         0         0         0         0         0         0         0         0         0         0 
dram[22]:      5887      5578      5887      5578      5887      5578         0         0         0         0         0         0         0         0         0         0 
dram[23]:      5875      5566      5875      5566      5875      5566         0         0         0         0         0         0         0         0         0         0 
dram[24]:      6172      5759      6172      5759      6172      5759         0         0         0         0         0         0         0         0         0         0 
dram[25]:      6160      5747      6160      5747      6160      5747         0         0         0         0         0         0         0         0         0         0 
dram[26]:      6147      5732      6147      5732      6147      5732         0         0         0         0         0         0         0         0         0         0 
dram[27]:      6133      5719      6133      5719      6133      5719         0         0         0         0         0         0         0         0         0         0 
dram[28]:      6120      5707      6120      5707      6120      5707         0         0         0         0         0         0         0         0         0         0 
dram[29]:      6108      5695      6108      5695      6108      5695         0         0         0         0         0         0         0         0         0         0 
dram[30]:      6096      5680      6096      5680      6096      5680         0         0         0         0         0         0         0         0         0         0 
dram[31]:      6081      5667      6081      5667      6081      5667         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 16.600000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]: 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]: 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]: 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]: 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]: 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]: 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]: 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]: 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]: 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]: 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]: 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]: 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]: 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]: 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]: 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]: 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 10259/196 = 52.341835
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[16]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[17]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[18]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[19]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[20]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[21]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[22]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[23]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[24]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[25]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[26]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[27]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[28]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[29]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[30]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[31]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
total dram reads = 10240
min_bank_accesses = 0!
chip skew: 320/320 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        19         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 19
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        717       676       764       769       578       680    none      none      none      none      none      none      none      none      none      none  
dram[1]:        572       671       759       765       574       675    none      none      none      none      none      none      none      none      none      none  
dram[2]:        763       856       756       949       570       858    none      none      none      none      none      none      none      none      none      none  
dram[3]:        564       662       751       755       565       665    none      none      none      none      none      none      none      none      none      none  
dram[4]:        559       657       746       750       561       661    none      none      none      none      none      none      none      none      none      none  
dram[5]:        554       653       741       746       556       656    none      none      none      none      none      none      none      none      none      none  
dram[6]:        550       648       737       741       552       652    none      none      none      none      none      none      none      none      none      none  
dram[7]:        545       643       732       736       547       646    none      none      none      none      none      none      none      none      none      none  
dram[8]:        643       624       830       717       647       624    none      none      none      none      none      none      none      none      none      none  
dram[9]:        633       616       820       709       637       616    none      none      none      none      none      none      none      none      none      none  
dram[10]:        624       606       811       700       629       606    none      none      none      none      none      none      none      none      none      none  
dram[11]:        616       596       803       690       620       596    none      none      none      none      none      none      none      none      none      none  
dram[12]:        606       588       793       681       611       588    none      none      none      none      none      none      none      none      none      none  
dram[13]:        597       580       784       673       601       580    none      none      none      none      none      none      none      none      none      none  
dram[14]:        618       570       805       663       593       570    none      none      none      none      none      none      none      none      none      none  
dram[15]:        675       560       862       654       640       560    none      none      none      none      none      none      none      none      none      none  
dram[16]:        770       554       863       647       715       554    none      none      none      none      none      none      none      none      none      none  
dram[17]:        797       544       890       637       782       544    none      none      none      none      none      none      none      none      none      none  
dram[18]:        795       535       889       629       794       535    none      none      none      none      none      none      none      none      none      none  
dram[19]:        782       526       876       620       781       526    none      none      none      none      none      none      none      none      none      none  
dram[20]:        769       518       863       611       768       518    none      none      none      none      none      none      none      none      none      none  
dram[21]:        756       508       849       601       754       508    none      none      none      none      none      none      none      none      none      none  
dram[22]:        742       499       835       593       740       499    none      none      none      none      none      none      none      none      none      none  
dram[23]:        728       491       822       585       727       491    none      none      none      none      none      none      none      none      none      none  
dram[24]:        730       588       824       682       726       588    none      none      none      none      none      none      none      none      none      none  
dram[25]:        722       580       816       673       718       580    none      none      none      none      none      none      none      none      none      none  
dram[26]:        712       570       806       664       708       570    none      none      none      none      none      none      none      none      none      none  
dram[27]:        703       561       797       655       699       561    none      none      none      none      none      none      none      none      none      none  
dram[28]:        694       552       788       646       690       552    none      none      none      none      none      none      none      none      none      none  
dram[29]:        686       544       780       638       682       544    none      none      none      none      none      none      none      none      none      none  
dram[30]:        677       535       771       628       673       535    none      none      none      none      none      none      none      none      none      none  
dram[31]:        667       526       761       620       663       526    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        752       953       752       953       752       953       187       187       187       187         0         0       187       187         0         0
dram[1]:        743       945       743       945       743       945       187       187       187       187         0         0       187       187         0         0
dram[2]:        757      1313       735      1310       735      1310       187       187       187       187         0         0       187       187         0         0
dram[3]:        726       925       726       925       726       925       187       187       187       187         0         0       187       187         0         0
dram[4]:        716       916       716       916       716       916       187       187       187       187         0         0       187       187         0         0
dram[5]:        707       908       707       908       707       908       187       187       187       187         0         0       187       187         0         0
dram[6]:        699       899       699       899       699       899       187       187       187       187         0         0       187       187         0         0
dram[7]:        691       889       691       889       691       889       187       187       187       187         0         0       187       187         0         0
dram[8]:        810       667       810       667       810       667       187       187       187       187         0         0       187       187         0         0
dram[9]:        800       659       800       659       800       659       187       187       187       187         0         0       187       187         0         0
dram[10]:        792       649       792       649       792       649       187       187       187       187         0         0       187       187         0         0
dram[11]:        784       639       784       639       784       639       187       187       187       187         0         0       187       187         0         0
dram[12]:        774       631       774       631       774       631       187       187       187       187         0         0       187       187         0         0
dram[13]:        764       623       764       623       764       623       187       187       187       187         0         0       187       187         0         0
dram[14]:        756       613       756       613       756       613       187       187       187       187         0         0       187       187         0         0
dram[15]:        748       603       748       603       748       603       187       187       187       187         0         0       187       187         0         0
dram[16]:        738       633       738       633       738       617       187       187       187       187         0         0       187       187         0         0
dram[17]:        728       624       728       624       728       608       187       187       187       187         0         0       187       187         0         0
dram[18]:        719       613       719       613       719       597       187       187       187       187         0         0       187       187         0         0
dram[19]:        711       605       711       605       711       589       187       187       187       187         0         0       187       187         0         0
dram[20]:        702       597       702       597       702       581       187       187       187       187         0         0       187       187         0         0
dram[21]:        692       587       692       587       692       571       187       187       187       187         0         0       187       187         0         0
dram[22]:        683       577       683       577       683       561       187       187       187       187         0         0       187       187         0         0
dram[23]:        675       569       675       569       675       553       187       187       187       187         0         0       187       187         0         0
dram[24]:        880       630       880       630       880       614       187       187       187       187         0         0       187       187         0         0
dram[25]:        872       621       872       621       872       605       187       187       187       187         0         0       187       187         0         0
dram[26]:        863       613       863       613       863       597       187       187       187       187         0         0       187       187         0         0
dram[27]:        854       604       854       604       854       588       187       187       187       187         0         0       187       187         0         0
dram[28]:        844       595       844       595       844       579       187       187       187       187         0         0       187       187         0         0
dram[29]:        836       585       836       585       836       569       187       187       187       187         0         0       187       187         0         0
dram[30]:        828       577       828       577       828       561       187       187       187       187         0         0       187       187         0         0
dram[31]:        818       570       818       570       818       554       187       187       187       187         0         0       187       187         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1691804 n_nop=1691478 n_act=6 n_pre=0 n_ref_event=0 n_req=320 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001891
n_activity=940 dram_eff=0.3404
bk0: 64a 1691734i bk1: 64a 1691734i bk2: 64a 1691734i bk3: 64a 1691735i bk4: 32a 1691763i bk5: 32a 1691764i bk6: 0a 1691804i bk7: 0a 1691804i bk8: 0a 1691804i bk9: 0a 1691804i bk10: 0a 1691804i bk11: 0a 1691804i bk12: 0a 1691804i bk13: 0a 1691804i bk14: 0a 1691804i bk15: 0a 1691804i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981250
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 1691804 
util_bw = 320 
Wasted_Col = 360 
Wasted_Row = 0 
Idle = 1691124 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 288 
rwq = 0 
CCDLc_limit_alone = 288 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1691804 
n_nop = 1691478 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 320 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001449 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00144934
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1691804 n_nop=1691478 n_act=6 n_pre=0 n_ref_event=0 n_req=320 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001891
n_activity=932 dram_eff=0.3433
bk0: 64a 1691732i bk1: 64a 1691732i bk2: 64a 1691732i bk3: 64a 1691733i bk4: 32a 1691762i bk5: 32a 1691763i bk6: 0a 1691804i bk7: 0a 1691804i bk8: 0a 1691804i bk9: 0a 1691804i bk10: 0a 1691804i bk11: 0a 1691804i bk12: 0a 1691804i bk13: 0a 1691804i bk14: 0a 1691804i bk15: 0a 1691804i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981250
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 1691804 
util_bw = 320 
Wasted_Col = 370 
Wasted_Row = 0 
Idle = 1691114 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 298 
rwq = 0 
CCDLc_limit_alone = 298 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1691804 
n_nop = 1691478 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 320 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001484 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00148362
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 2253660 -   mf: uid=8144700, sid4294967295:w4294967295, part=2, addr=0x4000200, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (2253060), 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1691804 n_nop=1691451 n_act=10 n_pre=4 n_ref_event=0 n_req=339 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=19 bw_util=0.0002004
n_activity=1161 dram_eff=0.292
bk0: 64a 1691645i bk1: 64a 1691725i bk2: 64a 1691732i bk3: 64a 1691728i bk4: 32a 1691762i bk5: 32a 1691763i bk6: 0a 1691804i bk7: 0a 1691804i bk8: 0a 1691804i bk9: 0a 1691804i bk10: 0a 1691804i bk11: 0a 1691804i bk12: 0a 1691804i bk13: 0a 1691804i bk14: 0a 1691804i bk15: 0a 1691804i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970501
Row_Buffer_Locality_read = 0.978125
Row_Buffer_Locality_write = 0.842105
Bank_Level_Parallism = 1.011264
Bank_Level_Parallism_Col = 1.008086
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.053908
GrpLevelPara = 1.008086 

BW Util details:
bwutil = 0.000200 
total_CMD = 1691804 
util_bw = 339 
Wasted_Col = 412 
Wasted_Row = 48 
Idle = 1691005 

BW Util Bottlenecks: 
RCDc_limit = 83 
RCDWRc_limit = 27 
WTRc_limit = 25 
RTWc_limit = 0 
CCDLc_limit = 298 
rwq = 0 
CCDLc_limit_alone = 298 
WTRc_limit_alone = 25 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1691804 
n_nop = 1691451 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 19 
n_act = 10 
n_pre = 4 
n_ref = 0 
n_req = 339 
total_req = 339 

Dual Bus Interface Util: 
issued_total_row = 14 
issued_total_col = 339 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000200 
Either_Row_CoL_Bus_Util = 0.000209 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001992 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00199196
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1691804 n_nop=1691478 n_act=6 n_pre=0 n_ref_event=0 n_req=320 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001891
n_activity=932 dram_eff=0.3433
bk0: 64a 1691732i bk1: 64a 1691732i bk2: 64a 1691732i bk3: 64a 1691733i bk4: 32a 1691762i bk5: 32a 1691763i bk6: 0a 1691804i bk7: 0a 1691804i bk8: 0a 1691804i bk9: 0a 1691804i bk10: 0a 1691804i bk11: 0a 1691804i bk12: 0a 1691804i bk13: 0a 1691804i bk14: 0a 1691804i bk15: 0a 1691804i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981250
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 1691804 
util_bw = 320 
Wasted_Col = 370 
Wasted_Row = 0 
Idle = 1691114 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 298 
rwq = 0 
CCDLc_limit_alone = 298 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1691804 
n_nop = 1691478 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 320 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001591 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0015912
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1691804 n_nop=1691478 n_act=6 n_pre=0 n_ref_event=0 n_req=320 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001891
n_activity=932 dram_eff=0.3433
bk0: 64a 1691732i bk1: 64a 1691732i bk2: 64a 1691732i bk3: 64a 1691733i bk4: 32a 1691762i bk5: 32a 1691763i bk6: 0a 1691804i bk7: 0a 1691804i bk8: 0a 1691804i bk9: 0a 1691804i bk10: 0a 1691804i bk11: 0a 1691804i bk12: 0a 1691804i bk13: 0a 1691804i bk14: 0a 1691804i bk15: 0a 1691804i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981250
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 1691804 
util_bw = 320 
Wasted_Col = 370 
Wasted_Row = 0 
Idle = 1691114 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 298 
rwq = 0 
CCDLc_limit_alone = 298 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1691804 
n_nop = 1691478 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 320 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001670 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00166982
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1691804 n_nop=1691478 n_act=6 n_pre=0 n_ref_event=0 n_req=320 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001891
n_activity=932 dram_eff=0.3433
bk0: 64a 1691732i bk1: 64a 1691732i bk2: 64a 1691732i bk3: 64a 1691733i bk4: 32a 1691762i bk5: 32a 1691763i bk6: 0a 1691804i bk7: 0a 1691804i bk8: 0a 1691804i bk9: 0a 1691804i bk10: 0a 1691804i bk11: 0a 1691804i bk12: 0a 1691804i bk13: 0a 1691804i bk14: 0a 1691804i bk15: 0a 1691804i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981250
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 1691804 
util_bw = 320 
Wasted_Col = 370 
Wasted_Row = 0 
Idle = 1691114 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 298 
rwq = 0 
CCDLc_limit_alone = 298 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1691804 
n_nop = 1691478 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 320 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001758 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00175789
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1691804 n_nop=1691478 n_act=6 n_pre=0 n_ref_event=0 n_req=320 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001891
n_activity=932 dram_eff=0.3433
bk0: 64a 1691732i bk1: 64a 1691732i bk2: 64a 1691732i bk3: 64a 1691733i bk4: 32a 1691762i bk5: 32a 1691763i bk6: 0a 1691804i bk7: 0a 1691804i bk8: 0a 1691804i bk9: 0a 1691804i bk10: 0a 1691804i bk11: 0a 1691804i bk12: 0a 1691804i bk13: 0a 1691804i bk14: 0a 1691804i bk15: 0a 1691804i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981250
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 1691804 
util_bw = 320 
Wasted_Col = 370 
Wasted_Row = 0 
Idle = 1691114 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 298 
rwq = 0 
CCDLc_limit_alone = 298 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1691804 
n_nop = 1691478 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 320 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001817 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.001817
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1691804 n_nop=1691478 n_act=6 n_pre=0 n_ref_event=0 n_req=320 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001891
n_activity=932 dram_eff=0.3433
bk0: 64a 1691732i bk1: 64a 1691732i bk2: 64a 1691732i bk3: 64a 1691732i bk4: 32a 1691762i bk5: 32a 1691762i bk6: 0a 1691804i bk7: 0a 1691804i bk8: 0a 1691804i bk9: 0a 1691804i bk10: 0a 1691804i bk11: 0a 1691804i bk12: 0a 1691804i bk13: 0a 1691804i bk14: 0a 1691804i bk15: 0a 1691804i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981250
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 1691804 
util_bw = 320 
Wasted_Col = 372 
Wasted_Row = 0 
Idle = 1691112 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 300 
rwq = 0 
CCDLc_limit_alone = 300 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1691804 
n_nop = 1691478 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 320 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001847 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00184655
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1691804 n_nop=1691478 n_act=6 n_pre=0 n_ref_event=0 n_req=320 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001891
n_activity=932 dram_eff=0.3433
bk0: 64a 1691733i bk1: 64a 1691732i bk2: 64a 1691733i bk3: 64a 1691732i bk4: 32a 1691762i bk5: 32a 1691762i bk6: 0a 1691804i bk7: 0a 1691804i bk8: 0a 1691804i bk9: 0a 1691804i bk10: 0a 1691804i bk11: 0a 1691804i bk12: 0a 1691804i bk13: 0a 1691804i bk14: 0a 1691804i bk15: 0a 1691804i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981250
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 1691804 
util_bw = 320 
Wasted_Col = 370 
Wasted_Row = 0 
Idle = 1691114 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 298 
rwq = 0 
CCDLc_limit_alone = 298 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1691804 
n_nop = 1691478 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 320 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001795 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00179513
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1691804 n_nop=1691478 n_act=6 n_pre=0 n_ref_event=0 n_req=320 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001891
n_activity=932 dram_eff=0.3433
bk0: 64a 1691734i bk1: 64a 1691732i bk2: 64a 1691734i bk3: 64a 1691732i bk4: 32a 1691763i bk5: 32a 1691762i bk6: 0a 1691804i bk7: 0a 1691804i bk8: 0a 1691804i bk9: 0a 1691804i bk10: 0a 1691804i bk11: 0a 1691804i bk12: 0a 1691804i bk13: 0a 1691804i bk14: 0a 1691804i bk15: 0a 1691804i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981250
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 1691804 
util_bw = 320 
Wasted_Col = 367 
Wasted_Row = 0 
Idle = 1691117 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 295 
rwq = 0 
CCDLc_limit_alone = 295 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1691804 
n_nop = 1691478 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 320 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001797 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0017969
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1691804 n_nop=1691478 n_act=6 n_pre=0 n_ref_event=0 n_req=320 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001891
n_activity=932 dram_eff=0.3433
bk0: 64a 1691732i bk1: 64a 1691733i bk2: 64a 1691732i bk3: 64a 1691733i bk4: 32a 1691762i bk5: 32a 1691762i bk6: 0a 1691804i bk7: 0a 1691804i bk8: 0a 1691804i bk9: 0a 1691804i bk10: 0a 1691804i bk11: 0a 1691804i bk12: 0a 1691804i bk13: 0a 1691804i bk14: 0a 1691804i bk15: 0a 1691804i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981250
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 1691804 
util_bw = 320 
Wasted_Col = 370 
Wasted_Row = 0 
Idle = 1691114 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 298 
rwq = 0 
CCDLc_limit_alone = 298 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1691804 
n_nop = 1691478 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 320 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001806 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00180576
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1691804 n_nop=1691478 n_act=6 n_pre=0 n_ref_event=0 n_req=320 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001891
n_activity=932 dram_eff=0.3433
bk0: 64a 1691732i bk1: 64a 1691734i bk2: 64a 1691732i bk3: 64a 1691734i bk4: 32a 1691762i bk5: 32a 1691763i bk6: 0a 1691804i bk7: 0a 1691804i bk8: 0a 1691804i bk9: 0a 1691804i bk10: 0a 1691804i bk11: 0a 1691804i bk12: 0a 1691804i bk13: 0a 1691804i bk14: 0a 1691804i bk15: 0a 1691804i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981250
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 1691804 
util_bw = 320 
Wasted_Col = 367 
Wasted_Row = 0 
Idle = 1691117 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 295 
rwq = 0 
CCDLc_limit_alone = 295 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1691804 
n_nop = 1691478 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 320 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001785 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00178508
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1691804 n_nop=1691478 n_act=6 n_pre=0 n_ref_event=0 n_req=320 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001891
n_activity=932 dram_eff=0.3433
bk0: 64a 1691733i bk1: 64a 1691732i bk2: 64a 1691733i bk3: 64a 1691732i bk4: 32a 1691762i bk5: 32a 1691762i bk6: 0a 1691804i bk7: 0a 1691804i bk8: 0a 1691804i bk9: 0a 1691804i bk10: 0a 1691804i bk11: 0a 1691804i bk12: 0a 1691804i bk13: 0a 1691804i bk14: 0a 1691804i bk15: 0a 1691804i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981250
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 1691804 
util_bw = 320 
Wasted_Col = 370 
Wasted_Row = 0 
Idle = 1691114 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 298 
rwq = 0 
CCDLc_limit_alone = 298 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1691804 
n_nop = 1691478 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 320 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001794 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00179394
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1691804 n_nop=1691478 n_act=6 n_pre=0 n_ref_event=0 n_req=320 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001891
n_activity=932 dram_eff=0.3433
bk0: 64a 1691732i bk1: 64a 1691732i bk2: 64a 1691732i bk3: 64a 1691732i bk4: 32a 1691762i bk5: 32a 1691762i bk6: 0a 1691804i bk7: 0a 1691804i bk8: 0a 1691804i bk9: 0a 1691804i bk10: 0a 1691804i bk11: 0a 1691804i bk12: 0a 1691804i bk13: 0a 1691804i bk14: 0a 1691804i bk15: 0a 1691804i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981250
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 1691804 
util_bw = 320 
Wasted_Col = 372 
Wasted_Row = 0 
Idle = 1691112 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 300 
rwq = 0 
CCDLc_limit_alone = 300 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1691804 
n_nop = 1691478 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 320 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001838 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00183827
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1691804 n_nop=1691478 n_act=6 n_pre=0 n_ref_event=0 n_req=320 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001891
n_activity=932 dram_eff=0.3433
bk0: 64a 1691732i bk1: 64a 1691733i bk2: 64a 1691732i bk3: 64a 1691733i bk4: 32a 1691762i bk5: 32a 1691762i bk6: 0a 1691804i bk7: 0a 1691804i bk8: 0a 1691804i bk9: 0a 1691804i bk10: 0a 1691804i bk11: 0a 1691804i bk12: 0a 1691804i bk13: 0a 1691804i bk14: 0a 1691804i bk15: 0a 1691804i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981250
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 1691804 
util_bw = 320 
Wasted_Col = 370 
Wasted_Row = 0 
Idle = 1691114 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 298 
rwq = 0 
CCDLc_limit_alone = 298 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1691804 
n_nop = 1691478 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 320 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001798 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00179808
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1691804 n_nop=1691478 n_act=6 n_pre=0 n_ref_event=0 n_req=320 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001891
n_activity=932 dram_eff=0.3433
bk0: 64a 1691732i bk1: 64a 1691732i bk2: 64a 1691732i bk3: 64a 1691732i bk4: 32a 1691762i bk5: 32a 1691762i bk6: 0a 1691804i bk7: 0a 1691804i bk8: 0a 1691804i bk9: 0a 1691804i bk10: 0a 1691804i bk11: 0a 1691804i bk12: 0a 1691804i bk13: 0a 1691804i bk14: 0a 1691804i bk15: 0a 1691804i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981250
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 1691804 
util_bw = 320 
Wasted_Col = 372 
Wasted_Row = 0 
Idle = 1691112 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 300 
rwq = 0 
CCDLc_limit_alone = 300 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1691804 
n_nop = 1691478 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 320 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001829 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00182941
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1691804 n_nop=1691478 n_act=6 n_pre=0 n_ref_event=0 n_req=320 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001891
n_activity=932 dram_eff=0.3433
bk0: 64a 1691733i bk1: 64a 1691732i bk2: 64a 1691733i bk3: 64a 1691732i bk4: 32a 1691762i bk5: 32a 1691762i bk6: 0a 1691804i bk7: 0a 1691804i bk8: 0a 1691804i bk9: 0a 1691804i bk10: 0a 1691804i bk11: 0a 1691804i bk12: 0a 1691804i bk13: 0a 1691804i bk14: 0a 1691804i bk15: 0a 1691804i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981250
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 1691804 
util_bw = 320 
Wasted_Col = 370 
Wasted_Row = 0 
Idle = 1691114 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 298 
rwq = 0 
CCDLc_limit_alone = 298 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1691804 
n_nop = 1691478 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 320 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001804 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00180399
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1691804 n_nop=1691478 n_act=6 n_pre=0 n_ref_event=0 n_req=320 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001891
n_activity=932 dram_eff=0.3433
bk0: 64a 1691732i bk1: 64a 1691734i bk2: 64a 1691732i bk3: 64a 1691734i bk4: 32a 1691762i bk5: 32a 1691763i bk6: 0a 1691804i bk7: 0a 1691804i bk8: 0a 1691804i bk9: 0a 1691804i bk10: 0a 1691804i bk11: 0a 1691804i bk12: 0a 1691804i bk13: 0a 1691804i bk14: 0a 1691804i bk15: 0a 1691804i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981250
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 1691804 
util_bw = 320 
Wasted_Col = 367 
Wasted_Row = 0 
Idle = 1691117 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 295 
rwq = 0 
CCDLc_limit_alone = 295 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1691804 
n_nop = 1691478 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 320 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001794 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00179394
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1691804 n_nop=1691478 n_act=6 n_pre=0 n_ref_event=0 n_req=320 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001891
n_activity=932 dram_eff=0.3433
bk0: 64a 1691734i bk1: 64a 1691732i bk2: 64a 1691734i bk3: 64a 1691732i bk4: 32a 1691763i bk5: 32a 1691762i bk6: 0a 1691804i bk7: 0a 1691804i bk8: 0a 1691804i bk9: 0a 1691804i bk10: 0a 1691804i bk11: 0a 1691804i bk12: 0a 1691804i bk13: 0a 1691804i bk14: 0a 1691804i bk15: 0a 1691804i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981250
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 1691804 
util_bw = 320 
Wasted_Col = 367 
Wasted_Row = 0 
Idle = 1691117 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 295 
rwq = 0 
CCDLc_limit_alone = 295 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1691804 
n_nop = 1691478 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 320 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001767 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00176734
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1691804 n_nop=1691478 n_act=6 n_pre=0 n_ref_event=0 n_req=320 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001891
n_activity=932 dram_eff=0.3433
bk0: 64a 1691732i bk1: 64a 1691732i bk2: 64a 1691732i bk3: 64a 1691732i bk4: 32a 1691762i bk5: 32a 1691762i bk6: 0a 1691804i bk7: 0a 1691804i bk8: 0a 1691804i bk9: 0a 1691804i bk10: 0a 1691804i bk11: 0a 1691804i bk12: 0a 1691804i bk13: 0a 1691804i bk14: 0a 1691804i bk15: 0a 1691804i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981250
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 1691804 
util_bw = 320 
Wasted_Col = 372 
Wasted_Row = 0 
Idle = 1691112 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 300 
rwq = 0 
CCDLc_limit_alone = 300 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1691804 
n_nop = 1691478 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 320 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001835 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00183532
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1691804 n_nop=1691478 n_act=6 n_pre=0 n_ref_event=0 n_req=320 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001891
n_activity=932 dram_eff=0.3433
bk0: 64a 1691732i bk1: 64a 1691732i bk2: 64a 1691732i bk3: 64a 1691732i bk4: 32a 1691762i bk5: 32a 1691762i bk6: 0a 1691804i bk7: 0a 1691804i bk8: 0a 1691804i bk9: 0a 1691804i bk10: 0a 1691804i bk11: 0a 1691804i bk12: 0a 1691804i bk13: 0a 1691804i bk14: 0a 1691804i bk15: 0a 1691804i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981250
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 1691804 
util_bw = 320 
Wasted_Col = 372 
Wasted_Row = 0 
Idle = 1691112 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 300 
rwq = 0 
CCDLc_limit_alone = 300 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1691804 
n_nop = 1691478 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 320 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001880 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00187965
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1691804 n_nop=1691478 n_act=6 n_pre=0 n_ref_event=0 n_req=320 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001891
n_activity=932 dram_eff=0.3433
bk0: 64a 1691732i bk1: 64a 1691734i bk2: 64a 1691732i bk3: 64a 1691734i bk4: 32a 1691762i bk5: 32a 1691763i bk6: 0a 1691804i bk7: 0a 1691804i bk8: 0a 1691804i bk9: 0a 1691804i bk10: 0a 1691804i bk11: 0a 1691804i bk12: 0a 1691804i bk13: 0a 1691804i bk14: 0a 1691804i bk15: 0a 1691804i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981250
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 1691804 
util_bw = 320 
Wasted_Col = 367 
Wasted_Row = 0 
Idle = 1691117 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 295 
rwq = 0 
CCDLc_limit_alone = 295 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1691804 
n_nop = 1691478 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 320 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001838 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00183827
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1691804 n_nop=1691478 n_act=6 n_pre=0 n_ref_event=0 n_req=320 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001891
n_activity=932 dram_eff=0.3433
bk0: 64a 1691734i bk1: 64a 1691732i bk2: 64a 1691734i bk3: 64a 1691732i bk4: 32a 1691763i bk5: 32a 1691762i bk6: 0a 1691804i bk7: 0a 1691804i bk8: 0a 1691804i bk9: 0a 1691804i bk10: 0a 1691804i bk11: 0a 1691804i bk12: 0a 1691804i bk13: 0a 1691804i bk14: 0a 1691804i bk15: 0a 1691804i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981250
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 1691804 
util_bw = 320 
Wasted_Col = 367 
Wasted_Row = 0 
Idle = 1691117 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 295 
rwq = 0 
CCDLc_limit_alone = 295 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1691804 
n_nop = 1691478 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 320 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001797 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0017969
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1691804 n_nop=1691478 n_act=6 n_pre=0 n_ref_event=0 n_req=320 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001891
n_activity=932 dram_eff=0.3433
bk0: 64a 1691732i bk1: 64a 1691732i bk2: 64a 1691732i bk3: 64a 1691732i bk4: 32a 1691762i bk5: 32a 1691762i bk6: 0a 1691804i bk7: 0a 1691804i bk8: 0a 1691804i bk9: 0a 1691804i bk10: 0a 1691804i bk11: 0a 1691804i bk12: 0a 1691804i bk13: 0a 1691804i bk14: 0a 1691804i bk15: 0a 1691804i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981250
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 1691804 
util_bw = 320 
Wasted_Col = 372 
Wasted_Row = 0 
Idle = 1691112 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 300 
rwq = 0 
CCDLc_limit_alone = 300 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1691804 
n_nop = 1691478 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 320 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001838 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00183827
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1691804 n_nop=1691478 n_act=6 n_pre=0 n_ref_event=0 n_req=320 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001891
n_activity=932 dram_eff=0.3433
bk0: 64a 1691732i bk1: 64a 1691732i bk2: 64a 1691732i bk3: 64a 1691732i bk4: 32a 1691762i bk5: 32a 1691762i bk6: 0a 1691804i bk7: 0a 1691804i bk8: 0a 1691804i bk9: 0a 1691804i bk10: 0a 1691804i bk11: 0a 1691804i bk12: 0a 1691804i bk13: 0a 1691804i bk14: 0a 1691804i bk15: 0a 1691804i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981250
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 1691804 
util_bw = 320 
Wasted_Col = 372 
Wasted_Row = 0 
Idle = 1691112 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 300 
rwq = 0 
CCDLc_limit_alone = 300 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1691804 
n_nop = 1691478 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 320 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001880 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00187965
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1691804 n_nop=1691478 n_act=6 n_pre=0 n_ref_event=0 n_req=320 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001891
n_activity=932 dram_eff=0.3433
bk0: 64a 1691732i bk1: 64a 1691732i bk2: 64a 1691732i bk3: 64a 1691732i bk4: 32a 1691762i bk5: 32a 1691762i bk6: 0a 1691804i bk7: 0a 1691804i bk8: 0a 1691804i bk9: 0a 1691804i bk10: 0a 1691804i bk11: 0a 1691804i bk12: 0a 1691804i bk13: 0a 1691804i bk14: 0a 1691804i bk15: 0a 1691804i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981250
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 1691804 
util_bw = 320 
Wasted_Col = 372 
Wasted_Row = 0 
Idle = 1691112 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 300 
rwq = 0 
CCDLc_limit_alone = 300 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1691804 
n_nop = 1691478 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 320 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001880 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00187965
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1691804 n_nop=1691478 n_act=6 n_pre=0 n_ref_event=0 n_req=320 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001891
n_activity=932 dram_eff=0.3433
bk0: 64a 1691734i bk1: 64a 1691733i bk2: 64a 1691734i bk3: 64a 1691733i bk4: 32a 1691763i bk5: 32a 1691762i bk6: 0a 1691804i bk7: 0a 1691804i bk8: 0a 1691804i bk9: 0a 1691804i bk10: 0a 1691804i bk11: 0a 1691804i bk12: 0a 1691804i bk13: 0a 1691804i bk14: 0a 1691804i bk15: 0a 1691804i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981250
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 1691804 
util_bw = 320 
Wasted_Col = 365 
Wasted_Row = 0 
Idle = 1691119 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 293 
rwq = 0 
CCDLc_limit_alone = 293 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1691804 
n_nop = 1691478 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 320 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001795 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00179513
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1691804 n_nop=1691478 n_act=6 n_pre=0 n_ref_event=0 n_req=320 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001891
n_activity=932 dram_eff=0.3433
bk0: 64a 1691733i bk1: 64a 1691732i bk2: 64a 1691733i bk3: 64a 1691732i bk4: 32a 1691762i bk5: 32a 1691762i bk6: 0a 1691804i bk7: 0a 1691804i bk8: 0a 1691804i bk9: 0a 1691804i bk10: 0a 1691804i bk11: 0a 1691804i bk12: 0a 1691804i bk13: 0a 1691804i bk14: 0a 1691804i bk15: 0a 1691804i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981250
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 1691804 
util_bw = 320 
Wasted_Col = 370 
Wasted_Row = 0 
Idle = 1691114 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 298 
rwq = 0 
CCDLc_limit_alone = 298 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1691804 
n_nop = 1691478 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 320 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001754 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00175375
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1691804 n_nop=1691478 n_act=6 n_pre=0 n_ref_event=0 n_req=320 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001891
n_activity=932 dram_eff=0.3433
bk0: 64a 1691732i bk1: 64a 1691732i bk2: 64a 1691732i bk3: 64a 1691732i bk4: 32a 1691762i bk5: 32a 1691762i bk6: 0a 1691804i bk7: 0a 1691804i bk8: 0a 1691804i bk9: 0a 1691804i bk10: 0a 1691804i bk11: 0a 1691804i bk12: 0a 1691804i bk13: 0a 1691804i bk14: 0a 1691804i bk15: 0a 1691804i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981250
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 1691804 
util_bw = 320 
Wasted_Col = 372 
Wasted_Row = 0 
Idle = 1691112 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 300 
rwq = 0 
CCDLc_limit_alone = 300 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1691804 
n_nop = 1691478 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 320 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001838 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00183827
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1691804 n_nop=1691478 n_act=6 n_pre=0 n_ref_event=0 n_req=320 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001891
n_activity=932 dram_eff=0.3433
bk0: 64a 1691732i bk1: 64a 1691732i bk2: 64a 1691732i bk3: 64a 1691732i bk4: 32a 1691762i bk5: 32a 1691762i bk6: 0a 1691804i bk7: 0a 1691804i bk8: 0a 1691804i bk9: 0a 1691804i bk10: 0a 1691804i bk11: 0a 1691804i bk12: 0a 1691804i bk13: 0a 1691804i bk14: 0a 1691804i bk15: 0a 1691804i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981250
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 1691804 
util_bw = 320 
Wasted_Col = 372 
Wasted_Row = 0 
Idle = 1691112 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 300 
rwq = 0 
CCDLc_limit_alone = 300 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1691804 
n_nop = 1691478 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 320 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001838 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00183827
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1691804 n_nop=1691478 n_act=6 n_pre=0 n_ref_event=0 n_req=320 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001891
n_activity=932 dram_eff=0.3433
bk0: 64a 1691734i bk1: 64a 1691733i bk2: 64a 1691734i bk3: 64a 1691733i bk4: 32a 1691763i bk5: 32a 1691762i bk6: 0a 1691804i bk7: 0a 1691804i bk8: 0a 1691804i bk9: 0a 1691804i bk10: 0a 1691804i bk11: 0a 1691804i bk12: 0a 1691804i bk13: 0a 1691804i bk14: 0a 1691804i bk15: 0a 1691804i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981250
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 1691804 
util_bw = 320 
Wasted_Col = 365 
Wasted_Row = 0 
Idle = 1691119 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 293 
rwq = 0 
CCDLc_limit_alone = 293 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1691804 
n_nop = 1691478 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 320 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001795 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00179513
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1691804 n_nop=1691478 n_act=6 n_pre=0 n_ref_event=0 n_req=320 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001891
n_activity=932 dram_eff=0.3433
bk0: 64a 1691733i bk1: 64a 1691732i bk2: 64a 1691733i bk3: 64a 1691732i bk4: 32a 1691762i bk5: 32a 1691762i bk6: 0a 1691804i bk7: 0a 1691804i bk8: 0a 1691804i bk9: 0a 1691804i bk10: 0a 1691804i bk11: 0a 1691804i bk12: 0a 1691804i bk13: 0a 1691804i bk14: 0a 1691804i bk15: 0a 1691804i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981250
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 1691804 
util_bw = 320 
Wasted_Col = 370 
Wasted_Row = 0 
Idle = 1691114 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 298 
rwq = 0 
CCDLc_limit_alone = 298 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1691804 
n_nop = 1691478 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 320 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001754 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00175375

========= L2 cache stats =========
L2_cache_bank[0]: Access = 464, Miss = 224, Miss_rate = 0.483, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 416, Miss = 224, Miss_rate = 0.538, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 496, Miss = 264, Miss_rate = 0.532, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 416, Miss = 224, Miss_rate = 0.538, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 416, Miss = 224, Miss_rate = 0.538, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 416, Miss = 224, Miss_rate = 0.538, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 416, Miss = 224, Miss_rate = 0.538, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 416, Miss = 224, Miss_rate = 0.538, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 416, Miss = 224, Miss_rate = 0.538, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 416, Miss = 224, Miss_rate = 0.538, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 416, Miss = 224, Miss_rate = 0.538, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 416, Miss = 224, Miss_rate = 0.538, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 416, Miss = 224, Miss_rate = 0.538, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 416, Miss = 224, Miss_rate = 0.538, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 424, Miss = 224, Miss_rate = 0.528, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 446, Miss = 224, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 344, Miss = 192, Miss_rate = 0.558, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 362, Miss = 192, Miss_rate = 0.530, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 368, Miss = 192, Miss_rate = 0.522, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 368, Miss = 192, Miss_rate = 0.522, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 368, Miss = 192, Miss_rate = 0.522, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 368, Miss = 192, Miss_rate = 0.522, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 368, Miss = 192, Miss_rate = 0.522, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 368, Miss = 192, Miss_rate = 0.522, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 21256
L2_total_cache_misses = 12840
L2_total_cache_miss_rate = 0.6041
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 696
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2560
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 7680
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 40
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 39
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 7680
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 640
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 1920
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 10936
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 80
	L2_cache_stats_breakdown[LOCAL_ACC_W][TOTAL_ACCESS] = 10240
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=21256
icnt_total_pkts_simt_to_mem=21256
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 21256
Req_Network_cycles = 2253086
Req_Network_injected_packets_per_cycle =       0.0094 
Req_Network_conflicts_per_cycle =       0.0097
Req_Network_conflicts_per_cycle_util =       1.1858
Req_Bank_Level_Parallism =       1.1524
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0106
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0001

Reply_Network_injected_packets_num = 21256
Reply_Network_cycles = 2253086
Reply_Network_injected_packets_per_cycle =        0.0094
Reply_Network_conflicts_per_cycle =        0.0005
Reply_Network_conflicts_per_cycle_util =       0.0734
Reply_Bank_Level_Parallism =       1.3230
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0001
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 11 min, 44 sec (7904 sec)
gpgpu_simulation_rate = 38179 (inst/sec)
gpgpu_simulation_rate = 285 (cycle/sec)
gpgpu_silicon_slowdown = 3971929x
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffddb0af69c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffddb0af690..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffddb0af688..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffddb0af680..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffddb0af698..

GPGPU-Sim PTX: cudaLaunch for 0x0x4123e6 (mode=performance simulation) on stream 1
GPGPU-Sim PTX: PDOM analysis already done for _Z25ethash_calculate_dag_itemjP8hash64_tmS0_j 
GPGPU-Sim PTX: pushing kernel '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j' to stream 1, gridDim= (4,1,1) blockDim = (256,1,1) 
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim API:    stream 1 has 1 operations
GPGPU-Sim API:       0 :  stream operation kernel
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
Destroy streams for kernel 6: size 0
kernel_name = _Z25ethash_calculate_dag_itemjP8hash64_tmS0_j 
kernel_launch_uid = 6 
gpu_sim_cycle = 452302
gpu_sim_insn = 60353968
gpu_ipc =     133.4373
gpu_tot_sim_cycle = 2705388
gpu_tot_sim_insn = 362124192
gpu_tot_ipc =     133.8530
gpu_tot_issued_cta = 24
gpu_occupancy = 12.4941% 
gpu_tot_occupancy = 12.4941% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0094
partiton_level_parallism_total  =       0.0094
partiton_level_parallism_util =       1.1981
partiton_level_parallism_util_total  =       1.1598
L2_BW  =       0.3414 GB/Sec
L2_BW_total  =       0.3417 GB/Sec
gpu_total_sim_rate=38042

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 17922, Miss = 1057, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 17922, Miss = 1061, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 17922, Miss = 1062, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 17924, Miss = 1064, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 17922, Miss = 1066, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 17924, Miss = 1067, Miss_rate = 0.060, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 17922, Miss = 1065, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 17922, Miss = 1065, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 17922, Miss = 1061, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 17924, Miss = 1063, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 17924, Miss = 1062, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 17922, Miss = 1060, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 17922, Miss = 1066, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 17922, Miss = 1065, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 17922, Miss = 1067, Miss_rate = 0.060, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 17922, Miss = 1065, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 17922, Miss = 1061, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 17922, Miss = 1061, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 17922, Miss = 1060, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 17924, Miss = 1062, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 17922, Miss = 1066, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 17924, Miss = 1067, Miss_rate = 0.060, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 17922, Miss = 1067, Miss_rate = 0.060, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 17922, Miss = 1065, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 430140
	L1D_total_cache_misses = 25525
	L1D_total_cache_miss_rate = 0.0593
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.038
	L1D_cache_fill_port_util = 0.001
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 404615
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7321
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 5868
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 48
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 12288
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 417804
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 48
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][TOTAL_ACCESS] = 12288

Total_core_cache_fail_stats:
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
94040, 94010, 94010, 94010, 94010, 94010, 94010, 94010, 
gpgpu_n_tot_thrd_icount = 596521728
gpgpu_n_tot_w_icount = 18641304
gpgpu_n_stall_shd_mem = 229644
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 12288
gpgpu_n_mem_read_global = 13135
gpgpu_n_mem_write_global = 96
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 6316032
gpgpu_n_store_insn = 98400
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 294912
gpgpu_n_param_mem_insn = 49152
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 229644
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5155054	W0_Idle:67447	W0_Scoreboard:19117875	W1:720	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:9437184	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:8612736
single_issue_nums: WS0:4513200	WS1:4512480	WS2:4512480	WS3:4512480	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 105080 {8:13135,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2304 {8:48,40:48,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 491520 {40:12288,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 525400 {40:13135,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 768 {8:96,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 98304 {8:12288,}
maxmflatency = 1313 
max_icnt2mem_latency = 526 
maxmrqlatency = 52 
max_icnt2sh_latency = 7 
averagemflatency = 393 
avg_icnt2mem_latency = 113 
avg_mrq_latency = 13 
avg_icnt2sh_latency = 2 
mrq_lat_table:1450 	814 	1920 	3377 	4037 	713 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	12394 	4695 	8334 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	24 	0 	0 	13452 	1423 	1692 	5091 	3699 	138 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	25068 	451 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	114 	6 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      6783      6277      6783      6277      6783      6277         0         0         0         0         0         0         0         0         0         0 
dram[1]:      6770      6265      6770      6265      6770      6265         0         0         0         0         0         0         0         0         0         0 
dram[2]:    442599      6626      6758      6626      6758      6626         0         0         0         0         0         0         0         0         0         0 
dram[3]:      6745      6237      6745      6237      6745      6237         0         0         0         0         0         0         0         0         0         0 
dram[4]:      6731      6224      6731      6224      6731      6224         0         0         0         0         0         0         0         0         0         0 
dram[5]:      6718      6212      6718      6212      6718      6212         0         0         0         0         0         0         0         0         0         0 
dram[6]:      6706      6199      6706      6199      6706      6199         0         0         0         0         0         0         0         0         0         0 
dram[7]:      6694      6185      6694      6185      6694      6185         0         0         0         0         0         0         0         0         0         0 
dram[8]:      6069      5863      6069      5863      6069      5863         0         0         0         0         0         0         0         0         0         0 
dram[9]:      6056      5851      6056      5851      6056      5851         0         0         0         0         0         0         0         0         0         0 
dram[10]:      6044      5836      6044      5836      6044      5836         0         0         0         0         0         0         0         0         0         0 
dram[11]:      6032      5823      6032      5823      6032      5823         0         0         0         0         0         0         0         0         0         0 
dram[12]:      6017      5811      6017      5811      6017      5811         0         0         0         0         0         0         0         0         0         0 
dram[13]:      6004      5799      6004      5799      6004      5799         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5992      5784      5992      5784      5992      5784         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5980      5771      5980      5771      5980      5771         0         0         0         0         0         0         0         0         0         0 
dram[16]:      5965      5655      5965      5655      5965      5655         0         0         0         0         0         0         0         0         0         0 
dram[17]:      5952      5642      5952      5642      5952      5642         0         0         0         0         0         0         0         0         0         0 
dram[18]:      5939      5630      5939      5630      5939      5630         0         0         0         0         0         0         0         0         0         0 
dram[19]:      5927      5617      5927      5617      5927      5617         0         0         0         0         0         0         0         0         0         0 
dram[20]:      5914      5603      5914      5603      5914      5603         0         0         0         0         0         0         0         0         0         0 
dram[21]:      5900      5590      5900      5590      5900      5590         0         0         0         0         0         0         0         0         0         0 
dram[22]:      5887      5578      5887      5578      5887      5578         0         0         0         0         0         0         0         0         0         0 
dram[23]:      5875      5566      5875      5566      5875      5566         0         0         0         0         0         0         0         0         0         0 
dram[24]:      6172      5759      6172      5759      6172      5759         0         0         0         0         0         0         0         0         0         0 
dram[25]:      6160      5747      6160      5747      6160      5747         0         0         0         0         0         0         0         0         0         0 
dram[26]:      6147      5732      6147      5732      6147      5732         0         0         0         0         0         0         0         0         0         0 
dram[27]:      6133      5719      6133      5719      6133      5719         0         0         0         0         0         0         0         0         0         0 
dram[28]:      6120      5707      6120      5707      6120      5707         0         0         0         0         0         0         0         0         0         0 
dram[29]:      6108      5695      6108      5695      6108      5695         0         0         0         0         0         0         0         0         0         0 
dram[30]:      6096      5680      6096      5680      6096      5680         0         0         0         0         0         0         0         0         0         0 
dram[31]:      6081      5667      6081      5667      6081      5667         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 17.400000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 12311/196 = 62.811226
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[16]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[17]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[18]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[19]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[20]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[21]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[22]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[23]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[24]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[25]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[26]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[27]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[28]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[29]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[30]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[31]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
total dram reads = 12288
min_bank_accesses = 0!
chip skew: 384/384 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        23         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 23
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        747       676       764       769       577       676    none      none      none      none      none      none      none      none      none      none  
dram[1]:        572       671       759       765       572       671    none      none      none      none      none      none      none      none      none      none  
dram[2]:        788       856       756       949       569       856    none      none      none      none      none      none      none      none      none      none  
dram[3]:        564       662       751       755       564       662    none      none      none      none      none      none      none      none      none      none  
dram[4]:        559       657       746       750       559       657    none      none      none      none      none      none      none      none      none      none  
dram[5]:        554       653       741       746       554       653    none      none      none      none      none      none      none      none      none      none  
dram[6]:        550       648       737       741       550       648    none      none      none      none      none      none      none      none      none      none  
dram[7]:        545       643       732       736       545       643    none      none      none      none      none      none      none      none      none      none  
dram[8]:        643       624       830       717       643       624    none      none      none      none      none      none      none      none      none      none  
dram[9]:        633       616       820       709       633       616    none      none      none      none      none      none      none      none      none      none  
dram[10]:        624       606       811       700       624       606    none      none      none      none      none      none      none      none      none      none  
dram[11]:        616       596       803       690       616       596    none      none      none      none      none      none      none      none      none      none  
dram[12]:        606       588       793       681       606       588    none      none      none      none      none      none      none      none      none      none  
dram[13]:        597       580       784       673       597       580    none      none      none      none      none      none      none      none      none      none  
dram[14]:        618       570       805       663       618       570    none      none      none      none      none      none      none      none      none      none  
dram[15]:        675       560       862       654       675       560    none      none      none      none      none      none      none      none      none      none  
dram[16]:        770       554       957       647       770       554    none      none      none      none      none      none      none      none      none      none  
dram[17]:        797       544       984       637       797       544    none      none      none      none      none      none      none      none      none      none  
dram[18]:        795       535       982       629       795       535    none      none      none      none      none      none      none      none      none      none  
dram[19]:        782       526       969       620       782       526    none      none      none      none      none      none      none      none      none      none  
dram[20]:        769       518       956       611       769       518    none      none      none      none      none      none      none      none      none      none  
dram[21]:        756       508       943       601       756       508    none      none      none      none      none      none      none      none      none      none  
dram[22]:        742       499       929       593       742       499    none      none      none      none      none      none      none      none      none      none  
dram[23]:        728       491       915       585       728       491    none      none      none      none      none      none      none      none      none      none  
dram[24]:        730       588       917       682       730       588    none      none      none      none      none      none      none      none      none      none  
dram[25]:        722       580       909       673       722       580    none      none      none      none      none      none      none      none      none      none  
dram[26]:        712       570       899       664       712       570    none      none      none      none      none      none      none      none      none      none  
dram[27]:        703       561       890       655       703       561    none      none      none      none      none      none      none      none      none      none  
dram[28]:        694       552       881       646       694       552    none      none      none      none      none      none      none      none      none      none  
dram[29]:        686       544       873       638       686       544    none      none      none      none      none      none      none      none      none      none  
dram[30]:        677       535       864       628       677       535    none      none      none      none      none      none      none      none      none      none  
dram[31]:        667       526       854       620       667       526    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        752       953       752       953       752       953       187       187       187       187         0         0       187       187         0         0
dram[1]:        743       945       743       945       743       945       187       187       187       187         0         0       187       187         0         0
dram[2]:        757      1313       735      1310       735      1310       187       187       187       187         0         0       187       187         0         0
dram[3]:        726       925       726       925       726       925       187       187       187       187         0         0       187       187         0         0
dram[4]:        716       916       716       916       716       916       187       187       187       187         0         0       187       187         0         0
dram[5]:        707       908       707       908       707       908       187       187       187       187         0         0       187       187         0         0
dram[6]:        699       899       699       899       699       899       187       187       187       187         0         0       187       187         0         0
dram[7]:        691       889       691       889       691       889       187       187       187       187         0         0       187       187         0         0
dram[8]:        810       667       810       667       810       667       187       187       187       187         0         0       187       187         0         0
dram[9]:        800       659       800       659       800       659       187       187       187       187         0         0       187       187         0         0
dram[10]:        792       649       792       649       792       649       187       187       187       187         0         0       187       187         0         0
dram[11]:        784       639       784       639       784       639       187       187       187       187         0         0       187       187         0         0
dram[12]:        774       631       774       631       774       631       187       187       187       187         0         0       187       187         0         0
dram[13]:        764       623       764       623       764       623       187       187       187       187         0         0       187       187         0         0
dram[14]:        756       613       756       613       756       613       187       187       187       187         0         0       187       187         0         0
dram[15]:        748       603       748       603       748       603       187       187       187       187         0         0       187       187         0         0
dram[16]:        738       633       738       633       738       633       187       187       187       187         0         0       187       187         0         0
dram[17]:        728       624       728       624       728       624       187       187       187       187         0         0       187       187         0         0
dram[18]:        719       613       719       613       719       613       187       187       187       187         0         0       187       187         0         0
dram[19]:        711       605       711       605       711       605       187       187       187       187         0         0       187       187         0         0
dram[20]:        702       597       702       597       702       597       187       187       187       187         0         0       187       187         0         0
dram[21]:        692       587       692       587       692       587       187       187       187       187         0         0       187       187         0         0
dram[22]:        683       577       683       577       683       577       187       187       187       187         0         0       187       187         0         0
dram[23]:        675       569       675       569       675       569       187       187       187       187         0         0       187       187         0         0
dram[24]:        880       630       880       630       880       630       187       187       187       187         0         0       187       187         0         0
dram[25]:        872       621       872       621       872       621       187       187       187       187         0         0       187       187         0         0
dram[26]:        863       613       863       613       863       613       187       187       187       187         0         0       187       187         0         0
dram[27]:        854       604       854       604       854       604       187       187       187       187         0         0       187       187         0         0
dram[28]:        844       595       844       595       844       595       187       187       187       187         0         0       187       187         0         0
dram[29]:        836       585       836       585       836       585       187       187       187       187         0         0       187       187         0         0
dram[30]:        828       577       828       577       828       577       187       187       187       187         0         0       187       187         0         0
dram[31]:        818       570       818       570       818       570       187       187       187       187         0         0       187       187         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2031430 n_nop=2031040 n_act=6 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000189
n_activity=1114 dram_eff=0.3447
bk0: 64a 2031360i bk1: 64a 2031360i bk2: 64a 2031360i bk3: 64a 2031361i bk4: 64a 2031360i bk5: 64a 2031361i bk6: 0a 2031430i bk7: 0a 2031430i bk8: 0a 2031430i bk9: 0a 2031430i bk10: 0a 2031430i bk11: 0a 2031430i bk12: 0a 2031430i bk13: 0a 2031430i bk14: 0a 2031430i bk15: 0a 2031430i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 2031430 
util_bw = 384 
Wasted_Col = 418 
Wasted_Row = 0 
Idle = 2030628 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 346 
rwq = 0 
CCDLc_limit_alone = 346 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2031430 
n_nop = 2031040 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 384 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001345 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00134487
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2031430 n_nop=2031040 n_act=6 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000189
n_activity=1104 dram_eff=0.3478
bk0: 64a 2031358i bk1: 64a 2031358i bk2: 64a 2031358i bk3: 64a 2031359i bk4: 64a 2031358i bk5: 64a 2031359i bk6: 0a 2031430i bk7: 0a 2031430i bk8: 0a 2031430i bk9: 0a 2031430i bk10: 0a 2031430i bk11: 0a 2031430i bk12: 0a 2031430i bk13: 0a 2031430i bk14: 0a 2031430i bk15: 0a 2031430i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 2031430 
util_bw = 384 
Wasted_Col = 430 
Wasted_Row = 0 
Idle = 2030616 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 358 
rwq = 0 
CCDLc_limit_alone = 358 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2031430 
n_nop = 2031040 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 384 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001374 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0013744
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 2705962 -   mf: uid=9773640, sid4294967295:w4294967295, part=2, addr=0x4000200, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (2705362), 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2031430 n_nop=2031009 n_act=10 n_pre=4 n_ref_event=0 n_req=407 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=23 bw_util=0.0002004
n_activity=1357 dram_eff=0.2999
bk0: 64a 2031271i bk1: 64a 2031351i bk2: 64a 2031358i bk3: 64a 2031354i bk4: 64a 2031358i bk5: 64a 2031354i bk6: 0a 2031430i bk7: 0a 2031430i bk8: 0a 2031430i bk9: 0a 2031430i bk10: 0a 2031430i bk11: 0a 2031430i bk12: 0a 2031430i bk13: 0a 2031430i bk14: 0a 2031430i bk15: 0a 2031430i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975430
Row_Buffer_Locality_read = 0.981771
Row_Buffer_Locality_write = 0.869565
Bank_Level_Parallism = 1.009657
Bank_Level_Parallism_Col = 1.006857
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.050286
GrpLevelPara = 1.006857 

BW Util details:
bwutil = 0.000200 
total_CMD = 2031430 
util_bw = 407 
Wasted_Col = 477 
Wasted_Row = 48 
Idle = 2030498 

BW Util Bottlenecks: 
RCDc_limit = 83 
RCDWRc_limit = 27 
WTRc_limit = 30 
RTWc_limit = 0 
CCDLc_limit = 358 
rwq = 0 
CCDLc_limit_alone = 358 
WTRc_limit_alone = 30 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2031430 
n_nop = 2031009 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 23 
n_act = 10 
n_pre = 4 
n_ref = 0 
n_req = 407 
total_req = 407 

Dual Bus Interface Util: 
issued_total_row = 14 
issued_total_col = 407 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000200 
Either_Row_CoL_Bus_Util = 0.000207 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001848 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00184845
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2031430 n_nop=2031040 n_act=6 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000189
n_activity=1104 dram_eff=0.3478
bk0: 64a 2031358i bk1: 64a 2031358i bk2: 64a 2031358i bk3: 64a 2031359i bk4: 64a 2031358i bk5: 64a 2031359i bk6: 0a 2031430i bk7: 0a 2031430i bk8: 0a 2031430i bk9: 0a 2031430i bk10: 0a 2031430i bk11: 0a 2031430i bk12: 0a 2031430i bk13: 0a 2031430i bk14: 0a 2031430i bk15: 0a 2031430i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 2031430 
util_bw = 384 
Wasted_Col = 430 
Wasted_Row = 0 
Idle = 2030616 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 358 
rwq = 0 
CCDLc_limit_alone = 358 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2031430 
n_nop = 2031040 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 384 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001484 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00148368
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2031430 n_nop=2031040 n_act=6 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000189
n_activity=1104 dram_eff=0.3478
bk0: 64a 2031358i bk1: 64a 2031358i bk2: 64a 2031358i bk3: 64a 2031359i bk4: 64a 2031358i bk5: 64a 2031359i bk6: 0a 2031430i bk7: 0a 2031430i bk8: 0a 2031430i bk9: 0a 2031430i bk10: 0a 2031430i bk11: 0a 2031430i bk12: 0a 2031430i bk13: 0a 2031430i bk14: 0a 2031430i bk15: 0a 2031430i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 2031430 
util_bw = 384 
Wasted_Col = 430 
Wasted_Row = 0 
Idle = 2030616 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 358 
rwq = 0 
CCDLc_limit_alone = 358 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2031430 
n_nop = 2031040 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 384 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001560 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00156048
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2031430 n_nop=2031040 n_act=6 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000189
n_activity=1104 dram_eff=0.3478
bk0: 64a 2031358i bk1: 64a 2031358i bk2: 64a 2031358i bk3: 64a 2031359i bk4: 64a 2031358i bk5: 64a 2031359i bk6: 0a 2031430i bk7: 0a 2031430i bk8: 0a 2031430i bk9: 0a 2031430i bk10: 0a 2031430i bk11: 0a 2031430i bk12: 0a 2031430i bk13: 0a 2031430i bk14: 0a 2031430i bk15: 0a 2031430i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 2031430 
util_bw = 384 
Wasted_Col = 430 
Wasted_Row = 0 
Idle = 2030616 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 358 
rwq = 0 
CCDLc_limit_alone = 358 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2031430 
n_nop = 2031040 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 384 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001650 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00165007
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2031430 n_nop=2031040 n_act=6 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000189
n_activity=1104 dram_eff=0.3478
bk0: 64a 2031358i bk1: 64a 2031358i bk2: 64a 2031358i bk3: 64a 2031359i bk4: 64a 2031358i bk5: 64a 2031359i bk6: 0a 2031430i bk7: 0a 2031430i bk8: 0a 2031430i bk9: 0a 2031430i bk10: 0a 2031430i bk11: 0a 2031430i bk12: 0a 2031430i bk13: 0a 2031430i bk14: 0a 2031430i bk15: 0a 2031430i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 2031430 
util_bw = 384 
Wasted_Col = 430 
Wasted_Row = 0 
Idle = 2030616 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 358 
rwq = 0 
CCDLc_limit_alone = 358 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2031430 
n_nop = 2031040 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 384 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001707 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00170717
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2031430 n_nop=2031040 n_act=6 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000189
n_activity=1104 dram_eff=0.3478
bk0: 64a 2031358i bk1: 64a 2031358i bk2: 64a 2031358i bk3: 64a 2031358i bk4: 64a 2031358i bk5: 64a 2031358i bk6: 0a 2031430i bk7: 0a 2031430i bk8: 0a 2031430i bk9: 0a 2031430i bk10: 0a 2031430i bk11: 0a 2031430i bk12: 0a 2031430i bk13: 0a 2031430i bk14: 0a 2031430i bk15: 0a 2031430i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 2031430 
util_bw = 384 
Wasted_Col = 432 
Wasted_Row = 0 
Idle = 2030614 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 360 
rwq = 0 
CCDLc_limit_alone = 360 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2031430 
n_nop = 2031040 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 384 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001738 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00173769
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2031430 n_nop=2031040 n_act=6 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000189
n_activity=1104 dram_eff=0.3478
bk0: 64a 2031359i bk1: 64a 2031358i bk2: 64a 2031359i bk3: 64a 2031358i bk4: 64a 2031359i bk5: 64a 2031358i bk6: 0a 2031430i bk7: 0a 2031430i bk8: 0a 2031430i bk9: 0a 2031430i bk10: 0a 2031430i bk11: 0a 2031430i bk12: 0a 2031430i bk13: 0a 2031430i bk14: 0a 2031430i bk15: 0a 2031430i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 2031430 
util_bw = 384 
Wasted_Col = 429 
Wasted_Row = 0 
Idle = 2030617 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 357 
rwq = 0 
CCDLc_limit_alone = 357 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2031430 
n_nop = 2031040 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 384 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001688 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00168797
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2031430 n_nop=2031040 n_act=6 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000189
n_activity=1104 dram_eff=0.3478
bk0: 64a 2031360i bk1: 64a 2031358i bk2: 64a 2031360i bk3: 64a 2031358i bk4: 64a 2031360i bk5: 64a 2031358i bk6: 0a 2031430i bk7: 0a 2031430i bk8: 0a 2031430i bk9: 0a 2031430i bk10: 0a 2031430i bk11: 0a 2031430i bk12: 0a 2031430i bk13: 0a 2031430i bk14: 0a 2031430i bk15: 0a 2031430i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 2031430 
util_bw = 384 
Wasted_Col = 426 
Wasted_Row = 0 
Idle = 2030620 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 354 
rwq = 0 
CCDLc_limit_alone = 354 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2031430 
n_nop = 2031040 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 384 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001689 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00168945
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2031430 n_nop=2031040 n_act=6 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000189
n_activity=1104 dram_eff=0.3478
bk0: 64a 2031358i bk1: 64a 2031359i bk2: 64a 2031358i bk3: 64a 2031359i bk4: 64a 2031358i bk5: 64a 2031359i bk6: 0a 2031430i bk7: 0a 2031430i bk8: 0a 2031430i bk9: 0a 2031430i bk10: 0a 2031430i bk11: 0a 2031430i bk12: 0a 2031430i bk13: 0a 2031430i bk14: 0a 2031430i bk15: 0a 2031430i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 2031430 
util_bw = 384 
Wasted_Col = 429 
Wasted_Row = 0 
Idle = 2030617 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 357 
rwq = 0 
CCDLc_limit_alone = 357 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2031430 
n_nop = 2031040 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 384 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001697 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00169683
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2031430 n_nop=2031040 n_act=6 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000189
n_activity=1104 dram_eff=0.3478
bk0: 64a 2031358i bk1: 64a 2031360i bk2: 64a 2031358i bk3: 64a 2031360i bk4: 64a 2031358i bk5: 64a 2031360i bk6: 0a 2031430i bk7: 0a 2031430i bk8: 0a 2031430i bk9: 0a 2031430i bk10: 0a 2031430i bk11: 0a 2031430i bk12: 0a 2031430i bk13: 0a 2031430i bk14: 0a 2031430i bk15: 0a 2031430i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 2031430 
util_bw = 384 
Wasted_Col = 426 
Wasted_Row = 0 
Idle = 2030620 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 354 
rwq = 0 
CCDLc_limit_alone = 354 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2031430 
n_nop = 2031040 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 384 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001675 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00167468
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2031430 n_nop=2031040 n_act=6 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000189
n_activity=1104 dram_eff=0.3478
bk0: 64a 2031359i bk1: 64a 2031358i bk2: 64a 2031359i bk3: 64a 2031358i bk4: 64a 2031359i bk5: 64a 2031358i bk6: 0a 2031430i bk7: 0a 2031430i bk8: 0a 2031430i bk9: 0a 2031430i bk10: 0a 2031430i bk11: 0a 2031430i bk12: 0a 2031430i bk13: 0a 2031430i bk14: 0a 2031430i bk15: 0a 2031430i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 2031430 
util_bw = 384 
Wasted_Col = 429 
Wasted_Row = 0 
Idle = 2030617 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 357 
rwq = 0 
CCDLc_limit_alone = 357 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2031430 
n_nop = 2031040 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 384 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001686 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0016865
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2031430 n_nop=2031040 n_act=6 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000189
n_activity=1104 dram_eff=0.3478
bk0: 64a 2031358i bk1: 64a 2031358i bk2: 64a 2031358i bk3: 64a 2031358i bk4: 64a 2031358i bk5: 64a 2031358i bk6: 0a 2031430i bk7: 0a 2031430i bk8: 0a 2031430i bk9: 0a 2031430i bk10: 0a 2031430i bk11: 0a 2031430i bk12: 0a 2031430i bk13: 0a 2031430i bk14: 0a 2031430i bk15: 0a 2031430i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 2031430 
util_bw = 384 
Wasted_Col = 432 
Wasted_Row = 0 
Idle = 2030614 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 360 
rwq = 0 
CCDLc_limit_alone = 360 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2031430 
n_nop = 2031040 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 384 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001731 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0017308
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2031430 n_nop=2031040 n_act=6 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000189
n_activity=1104 dram_eff=0.3478
bk0: 64a 2031358i bk1: 64a 2031359i bk2: 64a 2031358i bk3: 64a 2031359i bk4: 64a 2031358i bk5: 64a 2031359i bk6: 0a 2031430i bk7: 0a 2031430i bk8: 0a 2031430i bk9: 0a 2031430i bk10: 0a 2031430i bk11: 0a 2031430i bk12: 0a 2031430i bk13: 0a 2031430i bk14: 0a 2031430i bk15: 0a 2031430i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 2031430 
util_bw = 384 
Wasted_Col = 429 
Wasted_Row = 0 
Idle = 2030617 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 357 
rwq = 0 
CCDLc_limit_alone = 357 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2031430 
n_nop = 2031040 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 384 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001691 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00169093
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2031430 n_nop=2031040 n_act=6 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000189
n_activity=1104 dram_eff=0.3478
bk0: 64a 2031358i bk1: 64a 2031358i bk2: 64a 2031358i bk3: 64a 2031358i bk4: 64a 2031358i bk5: 64a 2031358i bk6: 0a 2031430i bk7: 0a 2031430i bk8: 0a 2031430i bk9: 0a 2031430i bk10: 0a 2031430i bk11: 0a 2031430i bk12: 0a 2031430i bk13: 0a 2031430i bk14: 0a 2031430i bk15: 0a 2031430i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 2031430 
util_bw = 384 
Wasted_Col = 432 
Wasted_Row = 0 
Idle = 2030614 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 360 
rwq = 0 
CCDLc_limit_alone = 360 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2031430 
n_nop = 2031040 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 384 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001722 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00172194
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2031430 n_nop=2031040 n_act=6 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000189
n_activity=1104 dram_eff=0.3478
bk0: 64a 2031359i bk1: 64a 2031358i bk2: 64a 2031359i bk3: 64a 2031358i bk4: 64a 2031359i bk5: 64a 2031358i bk6: 0a 2031430i bk7: 0a 2031430i bk8: 0a 2031430i bk9: 0a 2031430i bk10: 0a 2031430i bk11: 0a 2031430i bk12: 0a 2031430i bk13: 0a 2031430i bk14: 0a 2031430i bk15: 0a 2031430i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 2031430 
util_bw = 384 
Wasted_Col = 429 
Wasted_Row = 0 
Idle = 2030617 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 357 
rwq = 0 
CCDLc_limit_alone = 357 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2031430 
n_nop = 2031040 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 384 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001697 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00169683
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2031430 n_nop=2031040 n_act=6 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000189
n_activity=1104 dram_eff=0.3478
bk0: 64a 2031358i bk1: 64a 2031360i bk2: 64a 2031358i bk3: 64a 2031360i bk4: 64a 2031358i bk5: 64a 2031360i bk6: 0a 2031430i bk7: 0a 2031430i bk8: 0a 2031430i bk9: 0a 2031430i bk10: 0a 2031430i bk11: 0a 2031430i bk12: 0a 2031430i bk13: 0a 2031430i bk14: 0a 2031430i bk15: 0a 2031430i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 2031430 
util_bw = 384 
Wasted_Col = 426 
Wasted_Row = 0 
Idle = 2030620 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 354 
rwq = 0 
CCDLc_limit_alone = 354 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2031430 
n_nop = 2031040 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 384 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001686 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0016865
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2031430 n_nop=2031040 n_act=6 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000189
n_activity=1104 dram_eff=0.3478
bk0: 64a 2031360i bk1: 64a 2031358i bk2: 64a 2031360i bk3: 64a 2031358i bk4: 64a 2031360i bk5: 64a 2031358i bk6: 0a 2031430i bk7: 0a 2031430i bk8: 0a 2031430i bk9: 0a 2031430i bk10: 0a 2031430i bk11: 0a 2031430i bk12: 0a 2031430i bk13: 0a 2031430i bk14: 0a 2031430i bk15: 0a 2031430i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 2031430 
util_bw = 384 
Wasted_Col = 426 
Wasted_Row = 0 
Idle = 2030620 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 354 
rwq = 0 
CCDLc_limit_alone = 354 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2031430 
n_nop = 2031040 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 384 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001660 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00165991
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2031430 n_nop=2031040 n_act=6 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000189
n_activity=1104 dram_eff=0.3478
bk0: 64a 2031358i bk1: 64a 2031358i bk2: 64a 2031358i bk3: 64a 2031358i bk4: 64a 2031358i bk5: 64a 2031358i bk6: 0a 2031430i bk7: 0a 2031430i bk8: 0a 2031430i bk9: 0a 2031430i bk10: 0a 2031430i bk11: 0a 2031430i bk12: 0a 2031430i bk13: 0a 2031430i bk14: 0a 2031430i bk15: 0a 2031430i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 2031430 
util_bw = 384 
Wasted_Col = 432 
Wasted_Row = 0 
Idle = 2030614 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 360 
rwq = 0 
CCDLc_limit_alone = 360 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2031430 
n_nop = 2031040 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 384 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001728 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00172785
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2031430 n_nop=2031040 n_act=6 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000189
n_activity=1104 dram_eff=0.3478
bk0: 64a 2031358i bk1: 64a 2031358i bk2: 64a 2031358i bk3: 64a 2031358i bk4: 64a 2031358i bk5: 64a 2031358i bk6: 0a 2031430i bk7: 0a 2031430i bk8: 0a 2031430i bk9: 0a 2031430i bk10: 0a 2031430i bk11: 0a 2031430i bk12: 0a 2031430i bk13: 0a 2031430i bk14: 0a 2031430i bk15: 0a 2031430i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 2031430 
util_bw = 384 
Wasted_Col = 432 
Wasted_Row = 0 
Idle = 2030614 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 360 
rwq = 0 
CCDLc_limit_alone = 360 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2031430 
n_nop = 2031040 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 384 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001772 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00177215
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2031430 n_nop=2031040 n_act=6 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000189
n_activity=1104 dram_eff=0.3478
bk0: 64a 2031358i bk1: 64a 2031360i bk2: 64a 2031358i bk3: 64a 2031360i bk4: 64a 2031358i bk5: 64a 2031360i bk6: 0a 2031430i bk7: 0a 2031430i bk8: 0a 2031430i bk9: 0a 2031430i bk10: 0a 2031430i bk11: 0a 2031430i bk12: 0a 2031430i bk13: 0a 2031430i bk14: 0a 2031430i bk15: 0a 2031430i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 2031430 
util_bw = 384 
Wasted_Col = 426 
Wasted_Row = 0 
Idle = 2030620 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 354 
rwq = 0 
CCDLc_limit_alone = 354 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2031430 
n_nop = 2031040 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 384 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001731 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0017308
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2031430 n_nop=2031040 n_act=6 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000189
n_activity=1104 dram_eff=0.3478
bk0: 64a 2031360i bk1: 64a 2031358i bk2: 64a 2031360i bk3: 64a 2031358i bk4: 64a 2031360i bk5: 64a 2031358i bk6: 0a 2031430i bk7: 0a 2031430i bk8: 0a 2031430i bk9: 0a 2031430i bk10: 0a 2031430i bk11: 0a 2031430i bk12: 0a 2031430i bk13: 0a 2031430i bk14: 0a 2031430i bk15: 0a 2031430i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 2031430 
util_bw = 384 
Wasted_Col = 426 
Wasted_Row = 0 
Idle = 2030620 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 354 
rwq = 0 
CCDLc_limit_alone = 354 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2031430 
n_nop = 2031040 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 384 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001689 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00168945
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2031430 n_nop=2031040 n_act=6 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000189
n_activity=1104 dram_eff=0.3478
bk0: 64a 2031358i bk1: 64a 2031358i bk2: 64a 2031358i bk3: 64a 2031358i bk4: 64a 2031358i bk5: 64a 2031358i bk6: 0a 2031430i bk7: 0a 2031430i bk8: 0a 2031430i bk9: 0a 2031430i bk10: 0a 2031430i bk11: 0a 2031430i bk12: 0a 2031430i bk13: 0a 2031430i bk14: 0a 2031430i bk15: 0a 2031430i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 2031430 
util_bw = 384 
Wasted_Col = 432 
Wasted_Row = 0 
Idle = 2030614 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 360 
rwq = 0 
CCDLc_limit_alone = 360 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2031430 
n_nop = 2031040 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 384 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001731 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0017308
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2031430 n_nop=2031040 n_act=6 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000189
n_activity=1104 dram_eff=0.3478
bk0: 64a 2031358i bk1: 64a 2031358i bk2: 64a 2031358i bk3: 64a 2031358i bk4: 64a 2031358i bk5: 64a 2031358i bk6: 0a 2031430i bk7: 0a 2031430i bk8: 0a 2031430i bk9: 0a 2031430i bk10: 0a 2031430i bk11: 0a 2031430i bk12: 0a 2031430i bk13: 0a 2031430i bk14: 0a 2031430i bk15: 0a 2031430i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 2031430 
util_bw = 384 
Wasted_Col = 432 
Wasted_Row = 0 
Idle = 2030614 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 360 
rwq = 0 
CCDLc_limit_alone = 360 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2031430 
n_nop = 2031040 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 384 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001772 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00177215
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2031430 n_nop=2031040 n_act=6 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000189
n_activity=1104 dram_eff=0.3478
bk0: 64a 2031358i bk1: 64a 2031358i bk2: 64a 2031358i bk3: 64a 2031358i bk4: 64a 2031358i bk5: 64a 2031358i bk6: 0a 2031430i bk7: 0a 2031430i bk8: 0a 2031430i bk9: 0a 2031430i bk10: 0a 2031430i bk11: 0a 2031430i bk12: 0a 2031430i bk13: 0a 2031430i bk14: 0a 2031430i bk15: 0a 2031430i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 2031430 
util_bw = 384 
Wasted_Col = 432 
Wasted_Row = 0 
Idle = 2030614 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 360 
rwq = 0 
CCDLc_limit_alone = 360 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2031430 
n_nop = 2031040 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 384 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001772 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00177215
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2031430 n_nop=2031040 n_act=6 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000189
n_activity=1104 dram_eff=0.3478
bk0: 64a 2031360i bk1: 64a 2031359i bk2: 64a 2031360i bk3: 64a 2031359i bk4: 64a 2031360i bk5: 64a 2031359i bk6: 0a 2031430i bk7: 0a 2031430i bk8: 0a 2031430i bk9: 0a 2031430i bk10: 0a 2031430i bk11: 0a 2031430i bk12: 0a 2031430i bk13: 0a 2031430i bk14: 0a 2031430i bk15: 0a 2031430i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 2031430 
util_bw = 384 
Wasted_Col = 423 
Wasted_Row = 0 
Idle = 2030623 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 351 
rwq = 0 
CCDLc_limit_alone = 351 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2031430 
n_nop = 2031040 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 384 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001688 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00168797
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2031430 n_nop=2031040 n_act=6 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000189
n_activity=1104 dram_eff=0.3478
bk0: 64a 2031359i bk1: 64a 2031358i bk2: 64a 2031359i bk3: 64a 2031358i bk4: 64a 2031359i bk5: 64a 2031358i bk6: 0a 2031430i bk7: 0a 2031430i bk8: 0a 2031430i bk9: 0a 2031430i bk10: 0a 2031430i bk11: 0a 2031430i bk12: 0a 2031430i bk13: 0a 2031430i bk14: 0a 2031430i bk15: 0a 2031430i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 2031430 
util_bw = 384 
Wasted_Col = 429 
Wasted_Row = 0 
Idle = 2030617 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 357 
rwq = 0 
CCDLc_limit_alone = 357 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2031430 
n_nop = 2031040 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 384 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001647 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00164662
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2031430 n_nop=2031040 n_act=6 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000189
n_activity=1104 dram_eff=0.3478
bk0: 64a 2031358i bk1: 64a 2031358i bk2: 64a 2031358i bk3: 64a 2031358i bk4: 64a 2031358i bk5: 64a 2031358i bk6: 0a 2031430i bk7: 0a 2031430i bk8: 0a 2031430i bk9: 0a 2031430i bk10: 0a 2031430i bk11: 0a 2031430i bk12: 0a 2031430i bk13: 0a 2031430i bk14: 0a 2031430i bk15: 0a 2031430i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 2031430 
util_bw = 384 
Wasted_Col = 432 
Wasted_Row = 0 
Idle = 2030614 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 360 
rwq = 0 
CCDLc_limit_alone = 360 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2031430 
n_nop = 2031040 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 384 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001731 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0017308
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2031430 n_nop=2031040 n_act=6 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000189
n_activity=1104 dram_eff=0.3478
bk0: 64a 2031358i bk1: 64a 2031358i bk2: 64a 2031358i bk3: 64a 2031358i bk4: 64a 2031358i bk5: 64a 2031358i bk6: 0a 2031430i bk7: 0a 2031430i bk8: 0a 2031430i bk9: 0a 2031430i bk10: 0a 2031430i bk11: 0a 2031430i bk12: 0a 2031430i bk13: 0a 2031430i bk14: 0a 2031430i bk15: 0a 2031430i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 2031430 
util_bw = 384 
Wasted_Col = 432 
Wasted_Row = 0 
Idle = 2030614 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 360 
rwq = 0 
CCDLc_limit_alone = 360 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2031430 
n_nop = 2031040 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 384 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001731 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0017308
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2031430 n_nop=2031040 n_act=6 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000189
n_activity=1104 dram_eff=0.3478
bk0: 64a 2031360i bk1: 64a 2031359i bk2: 64a 2031360i bk3: 64a 2031359i bk4: 64a 2031360i bk5: 64a 2031359i bk6: 0a 2031430i bk7: 0a 2031430i bk8: 0a 2031430i bk9: 0a 2031430i bk10: 0a 2031430i bk11: 0a 2031430i bk12: 0a 2031430i bk13: 0a 2031430i bk14: 0a 2031430i bk15: 0a 2031430i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 2031430 
util_bw = 384 
Wasted_Col = 423 
Wasted_Row = 0 
Idle = 2030623 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 351 
rwq = 0 
CCDLc_limit_alone = 351 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2031430 
n_nop = 2031040 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 384 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001688 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00168797
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2031430 n_nop=2031040 n_act=6 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000189
n_activity=1104 dram_eff=0.3478
bk0: 64a 2031359i bk1: 64a 2031358i bk2: 64a 2031359i bk3: 64a 2031358i bk4: 64a 2031359i bk5: 64a 2031358i bk6: 0a 2031430i bk7: 0a 2031430i bk8: 0a 2031430i bk9: 0a 2031430i bk10: 0a 2031430i bk11: 0a 2031430i bk12: 0a 2031430i bk13: 0a 2031430i bk14: 0a 2031430i bk15: 0a 2031430i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 2031430 
util_bw = 384 
Wasted_Col = 429 
Wasted_Row = 0 
Idle = 2030617 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 357 
rwq = 0 
CCDLc_limit_alone = 357 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2031430 
n_nop = 2031040 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 384 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001647 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00164662

========= L2 cache stats =========
L2_cache_bank[0]: Access = 506, Miss = 256, Miss_rate = 0.506, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 320, Miss = 224, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 448, Miss = 256, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 320, Miss = 224, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 544, Miss = 304, Miss_rate = 0.559, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 320, Miss = 224, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 448, Miss = 256, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 320, Miss = 224, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 448, Miss = 256, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 320, Miss = 224, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 448, Miss = 256, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 320, Miss = 224, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 448, Miss = 256, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 320, Miss = 224, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 448, Miss = 256, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 320, Miss = 224, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 448, Miss = 256, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 320, Miss = 224, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 448, Miss = 256, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 320, Miss = 224, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 448, Miss = 256, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 320, Miss = 224, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 448, Miss = 256, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 320, Miss = 224, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 448, Miss = 256, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 320, Miss = 224, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 448, Miss = 256, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 320, Miss = 224, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 460, Miss = 256, Miss_rate = 0.557, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 320, Miss = 224, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 487, Miss = 256, Miss_rate = 0.526, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 320, Miss = 224, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 520, Miss = 256, Miss_rate = 0.492, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 320, Miss = 224, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 538, Miss = 256, Miss_rate = 0.476, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 320, Miss = 224, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 544, Miss = 256, Miss_rate = 0.471, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 320, Miss = 224, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 544, Miss = 256, Miss_rate = 0.471, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 320, Miss = 224, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 544, Miss = 256, Miss_rate = 0.471, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 320, Miss = 224, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 544, Miss = 256, Miss_rate = 0.471, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 320, Miss = 224, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 544, Miss = 256, Miss_rate = 0.471, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 320, Miss = 224, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 544, Miss = 256, Miss_rate = 0.471, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 320, Miss = 224, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 448, Miss = 256, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 320, Miss = 224, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 448, Miss = 256, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 320, Miss = 224, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 448, Miss = 256, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 320, Miss = 224, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 448, Miss = 256, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 320, Miss = 224, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 448, Miss = 256, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 320, Miss = 224, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 448, Miss = 256, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 320, Miss = 224, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 448, Miss = 256, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 320, Miss = 224, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 448, Miss = 256, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 320, Miss = 224, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 25519
L2_total_cache_misses = 15408
L2_total_cache_miss_rate = 0.6038
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 847
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3072
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 9216
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 48
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 47
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 9216
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 768
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 2304
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 13135
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 96
	L2_cache_stats_breakdown[LOCAL_ACC_W][TOTAL_ACCESS] = 12288
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=25519
icnt_total_pkts_simt_to_mem=25519
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 25519
Req_Network_cycles = 2705388
Req_Network_injected_packets_per_cycle =       0.0094 
Req_Network_conflicts_per_cycle =       0.0097
Req_Network_conflicts_per_cycle_util =       1.1940
Req_Bank_Level_Parallism =       1.1598
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0107
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0001

Reply_Network_injected_packets_num = 25519
Reply_Network_cycles = 2705388
Reply_Network_injected_packets_per_cycle =        0.0094
Reply_Network_conflicts_per_cycle =        0.0005
Reply_Network_conflicts_per_cycle_util =       0.0738
Reply_Bank_Level_Parallism =       1.3336
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0001
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 38 min, 39 sec (9519 sec)
gpgpu_simulation_rate = 38042 (inst/sec)
gpgpu_simulation_rate = 284 (cycle/sec)
gpgpu_silicon_slowdown = 3985915x
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffddb0af69c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffddb0af690..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffddb0af688..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffddb0af680..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffddb0af698..

GPGPU-Sim PTX: cudaLaunch for 0x0x4123e6 (mode=performance simulation) on stream 1
GPGPU-Sim PTX: PDOM analysis already done for _Z25ethash_calculate_dag_itemjP8hash64_tmS0_j 
GPGPU-Sim PTX: pushing kernel '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j' to stream 1, gridDim= (4,1,1) blockDim = (256,1,1) 
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim API:    stream 1 has 1 operations
GPGPU-Sim API:       0 :  stream operation kernel
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
Destroy streams for kernel 7: size 0
kernel_name = _Z25ethash_calculate_dag_itemjP8hash64_tmS0_j 
kernel_launch_uid = 7 
gpu_sim_cycle = 447788
gpu_sim_insn = 60353968
gpu_ipc =     134.7825
gpu_tot_sim_cycle = 3153176
gpu_tot_sim_insn = 422478160
gpu_tot_ipc =     133.9850
gpu_tot_issued_cta = 28
gpu_occupancy = 12.4940% 
gpu_tot_occupancy = 12.4941% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0095
partiton_level_parallism_total  =       0.0094
partiton_level_parallism_util =       1.1383
partiton_level_parallism_util_total  =       1.1567
L2_BW  =       0.3435 GB/Sec
L2_BW_total  =       0.3419 GB/Sec
gpu_total_sim_rate=38026

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 17922, Miss = 1057, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 17922, Miss = 1061, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 17922, Miss = 1062, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 17924, Miss = 1064, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 17922, Miss = 1066, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 17924, Miss = 1067, Miss_rate = 0.060, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 17922, Miss = 1065, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 17922, Miss = 1065, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 17922, Miss = 1061, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 17924, Miss = 1063, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 17924, Miss = 1062, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 17922, Miss = 1060, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 17922, Miss = 1066, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 17922, Miss = 1065, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 17922, Miss = 1067, Miss_rate = 0.060, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 17922, Miss = 1065, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 17922, Miss = 1061, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 17922, Miss = 1061, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 17922, Miss = 1060, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 17924, Miss = 1062, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 17922, Miss = 1066, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 17924, Miss = 1067, Miss_rate = 0.060, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 17922, Miss = 1067, Miss_rate = 0.060, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 17922, Miss = 1065, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 17922, Miss = 1061, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 17922, Miss = 1061, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 17924, Miss = 1062, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 17926, Miss = 1062, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 501834
	L1D_total_cache_misses = 29771
	L1D_total_cache_miss_rate = 0.0593
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.038
	L1D_cache_fill_port_util = 0.001
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 472063
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8564
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 6815
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 56
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 14336
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 487442
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 56
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][TOTAL_ACCESS] = 14336

Total_core_cache_fail_stats:
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
94040, 94010, 94010, 94010, 94010, 94010, 94010, 94010, 
gpgpu_n_tot_thrd_icount = 695941952
gpgpu_n_tot_w_icount = 21748186
gpgpu_n_stall_shd_mem = 267922
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 14336
gpgpu_n_mem_read_global = 15317
gpgpu_n_mem_write_global = 112
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 7368704
gpgpu_n_store_insn = 114800
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 344064
gpgpu_n_param_mem_insn = 57344
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 267922
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5957704	W0_Idle:79548	W0_Scoreboard:22321888	W1:840	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:11010048	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:10048192
single_issue_nums: WS0:5265400	WS1:5264560	WS2:5264560	WS3:5264560	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 122536 {8:15317,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2688 {8:56,40:56,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 573440 {40:14336,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 612680 {40:15317,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 896 {8:112,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 114688 {8:14336,}
maxmflatency = 1313 
max_icnt2mem_latency = 526 
maxmrqlatency = 52 
max_icnt2sh_latency = 7 
averagemflatency = 393 
avg_icnt2mem_latency = 113 
avg_mrq_latency = 13 
avg_icnt2sh_latency = 2 
mrq_lat_table:1653 	910 	2148 	3748 	4963 	941 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	14462 	5456 	9735 	112 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	28 	0 	0 	15697 	1662 	1974 	5954 	4289 	161 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	29244 	521 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	135 	7 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      6783      6277      6783      6277      6783      6277      6783      6277         0         0         0         0         0         0         0         0 
dram[1]:      6770      6265      6770      6265      6770      6265      6770      6265         0         0         0         0         0         0         0         0 
dram[2]:    442599      6626      6758      6626      6758      6626      6758      6626         0         0         0         0         0         0         0         0 
dram[3]:      6745      6237      6745      6237      6745      6237      6745      6237         0         0         0         0         0         0         0         0 
dram[4]:      6731      6224      6731      6224      6731      6224      6731      6224         0         0         0         0         0         0         0         0 
dram[5]:      6718      6212      6718      6212      6718      6212      6718      6212         0         0         0         0         0         0         0         0 
dram[6]:      6706      6199      6706      6199      6706      6199      6706      6199         0         0         0         0         0         0         0         0 
dram[7]:      6694      6185      6694      6185      6694      6185      6694      6185         0         0         0         0         0         0         0         0 
dram[8]:      6069      5863      6069      5863      6069      5863      6069      5863         0         0         0         0         0         0         0         0 
dram[9]:      6056      5851      6056      5851      6056      5851      6056      5851         0         0         0         0         0         0         0         0 
dram[10]:      6044      5836      6044      5836      6044      5836      6044      5836         0         0         0         0         0         0         0         0 
dram[11]:      6032      5823      6032      5823      6032      5823      6032      5823         0         0         0         0         0         0         0         0 
dram[12]:      6017      5811      6017      5811      6017      5811      6017      5811         0         0         0         0         0         0         0         0 
dram[13]:      6004      5799      6004      5799      6004      5799      6004      5799         0         0         0         0         0         0         0         0 
dram[14]:      5992      5784      5992      5784      5992      5784      5992      5784         0         0         0         0         0         0         0         0 
dram[15]:      5980      5771      5980      5771      5980      5771      5980      5771         0         0         0         0         0         0         0         0 
dram[16]:      5965      5655      5965      5655      5965      5655      5965      5655         0         0         0         0         0         0         0         0 
dram[17]:      5952      5642      5952      5642      5952      5642      5952      5642         0         0         0         0         0         0         0         0 
dram[18]:      5939      5630      5939      5630      5939      5630      5939      5630         0         0         0         0         0         0         0         0 
dram[19]:      5927      5617      5927      5617      5927      5617      5927      5617         0         0         0         0         0         0         0         0 
dram[20]:      5914      5603      5914      5603      5914      5603      5914      5603         0         0         0         0         0         0         0         0 
dram[21]:      5900      5590      5900      5590      5900      5590      5900      5590         0         0         0         0         0         0         0         0 
dram[22]:      5887      5578      5887      5578      5887      5578      5887      5578         0         0         0         0         0         0         0         0 
dram[23]:      5875      5566      5875      5566      5875      5566      5875      5566         0         0         0         0         0         0         0         0 
dram[24]:      6172      5759      6172      5759      6172      5759      6172      5759         0         0         0         0         0         0         0         0 
dram[25]:      6160      5747      6160      5747      6160      5747      6160      5747         0         0         0         0         0         0         0         0 
dram[26]:      6147      5732      6147      5732      6147      5732      6147      5732         0         0         0         0         0         0         0         0 
dram[27]:      6133      5719      6133      5719      6133      5719      6133      5719         0         0         0         0         0         0         0         0 
dram[28]:      6120      5707      6120      5707      6120      5707      6120      5707         0         0         0         0         0         0         0         0 
dram[29]:      6108      5695      6108      5695      6108      5695      6108      5695         0         0         0         0         0         0         0         0 
dram[30]:      6096      5680      6096      5680      6096      5680      6096      5680         0         0         0         0         0         0         0         0 
dram[31]:      6081      5667      6081      5667      6081      5667      6081      5667         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 18.200001 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 14363/260 = 55.242310
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64        64        64        64        64        32        32         0         0         0         0         0         0         0         0 
dram[1]:        64        64        64        64        64        64        32        32         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        64        64        32        32         0         0         0         0         0         0         0         0 
dram[3]:        64        64        64        64        64        64        32        32         0         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        64        64        32        32         0         0         0         0         0         0         0         0 
dram[5]:        64        64        64        64        64        64        32        32         0         0         0         0         0         0         0         0 
dram[6]:        64        64        64        64        64        64        32        32         0         0         0         0         0         0         0         0 
dram[7]:        64        64        64        64        64        64        32        32         0         0         0         0         0         0         0         0 
dram[8]:        64        64        64        64        64        64        32        32         0         0         0         0         0         0         0         0 
dram[9]:        64        64        64        64        64        64        32        32         0         0         0         0         0         0         0         0 
dram[10]:        64        64        64        64        64        64        32        32         0         0         0         0         0         0         0         0 
dram[11]:        64        64        64        64        64        64        32        32         0         0         0         0         0         0         0         0 
dram[12]:        64        64        64        64        64        64        32        32         0         0         0         0         0         0         0         0 
dram[13]:        64        64        64        64        64        64        32        32         0         0         0         0         0         0         0         0 
dram[14]:        64        64        64        64        64        64        32        32         0         0         0         0         0         0         0         0 
dram[15]:        64        64        64        64        64        64        32        32         0         0         0         0         0         0         0         0 
dram[16]:        64        64        64        64        64        64        32        32         0         0         0         0         0         0         0         0 
dram[17]:        64        64        64        64        64        64        32        32         0         0         0         0         0         0         0         0 
dram[18]:        64        64        64        64        64        64        32        32         0         0         0         0         0         0         0         0 
dram[19]:        64        64        64        64        64        64        32        32         0         0         0         0         0         0         0         0 
dram[20]:        64        64        64        64        64        64        32        32         0         0         0         0         0         0         0         0 
dram[21]:        64        64        64        64        64        64        32        32         0         0         0         0         0         0         0         0 
dram[22]:        64        64        64        64        64        64        32        32         0         0         0         0         0         0         0         0 
dram[23]:        64        64        64        64        64        64        32        32         0         0         0         0         0         0         0         0 
dram[24]:        64        64        64        64        64        64        32        32         0         0         0         0         0         0         0         0 
dram[25]:        64        64        64        64        64        64        32        32         0         0         0         0         0         0         0         0 
dram[26]:        64        64        64        64        64        64        32        32         0         0         0         0         0         0         0         0 
dram[27]:        64        64        64        64        64        64        32        32         0         0         0         0         0         0         0         0 
dram[28]:        64        64        64        64        64        64        32        32         0         0         0         0         0         0         0         0 
dram[29]:        64        64        64        64        64        64        32        32         0         0         0         0         0         0         0         0 
dram[30]:        64        64        64        64        64        64        32        32         0         0         0         0         0         0         0         0 
dram[31]:        64        64        64        64        64        64        32        32         0         0         0         0         0         0         0         0 
total dram reads = 14336
min_bank_accesses = 0!
chip skew: 448/448 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        27         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 27
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        782       676       764       863       577       676       952      1054    none      none      none      none      none      none      none      none  
dram[1]:        572       671       759       858       572       671       948      1049    none      none      none      none      none      none      none      none  
dram[2]:        811       856       756      1043       569       856       944      1232    none      none      none      none      none      none      none      none  
dram[3]:        564       662       751       849       564       662       939      1039    none      none      none      none      none      none      none      none  
dram[4]:        559       657       746       844       559       657       935      1035    none      none      none      none      none      none      none      none  
dram[5]:        554       653       741       840       554       653       930      1030    none      none      none      none      none      none      none      none  
dram[6]:        550       648       737       835       550       648       926      1026    none      none      none      none      none      none      none      none  
dram[7]:        545       643       732       830       545       643       921      1020    none      none      none      none      none      none      none      none  
dram[8]:        643       624       830       811       643       624      1021       998    none      none      none      none      none      none      none      none  
dram[9]:        633       616       820       803       633       616      1011       990    none      none      none      none      none      none      none      none  
dram[10]:        624       606       811       793       624       606      1003       980    none      none      none      none      none      none      none      none  
dram[11]:        616       596       803       783       616       596       994       970    none      none      none      none      none      none      none      none  
dram[12]:        606       588       793       775       606       588       985       962    none      none      none      none      none      none      none      none  
dram[13]:        597       580       784       767       597       580       975       954    none      none      none      none      none      none      none      none  
dram[14]:        618       570       805       757       618       570       967       944    none      none      none      none      none      none      none      none  
dram[15]:        675       560       862       747       675       560      1014       934    none      none      none      none      none      none      none      none  
dram[16]:        770       554       957       647       770       554      1089       741    none      none      none      none      none      none      none      none  
dram[17]:        797       544       984       637       797       544      1156       731    none      none      none      none      none      none      none      none  
dram[18]:        795       535       982       629       795       535      1168       722    none      none      none      none      none      none      none      none  
dram[19]:        782       526       969       620       782       526      1155       713    none      none      none      none      none      none      none      none  
dram[20]:        769       518       956       611       769       518      1142       705    none      none      none      none      none      none      none      none  
dram[21]:        756       508       943       601       756       508      1128       695    none      none      none      none      none      none      none      none  
dram[22]:        742       499       929       593       742       499      1114       686    none      none      none      none      none      none      none      none  
dram[23]:        728       491       915       585       728       491      1101       678    none      none      none      none      none      none      none      none  
dram[24]:        730       588       917       682       730       588      1100       775    none      none      none      none      none      none      none      none  
dram[25]:        722       580       909       673       722       580      1092       767    none      none      none      none      none      none      none      none  
dram[26]:        712       570       899       664       712       570      1082       757    none      none      none      none      none      none      none      none  
dram[27]:        703       561       890       655       703       561      1073       748    none      none      none      none      none      none      none      none  
dram[28]:        694       552       881       646       694       552      1064       739    none      none      none      none      none      none      none      none  
dram[29]:        686       544       873       638       686       544      1056       731    none      none      none      none      none      none      none      none  
dram[30]:        677       535       864       628       677       535      1047       722    none      none      none      none      none      none      none      none  
dram[31]:        667       526       854       620       667       526      1037       713    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        752       953       752       953       752       953       752       953       187       187         0         0       187       187         0         0
dram[1]:        743       945       743       945       743       945       743       945       187       187         0         0       187       187         0         0
dram[2]:        757      1313       735      1310       735      1310       735      1310       187       187         0         0       187       187         0         0
dram[3]:        726       925       726       925       726       925       726       925       187       187         0         0       187       187         0         0
dram[4]:        716       916       716       916       716       916       716       916       187       187         0         0       187       187         0         0
dram[5]:        707       908       707       908       707       908       707       908       187       187         0         0       187       187         0         0
dram[6]:        699       899       699       899       699       899       699       899       187       187         0         0       187       187         0         0
dram[7]:        691       889       691       889       691       889       691       889       187       187         0         0       187       187         0         0
dram[8]:        810       667       810       667       810       667       810       667       187       187         0         0       187       187         0         0
dram[9]:        800       659       800       659       800       659       800       659       187       187         0         0       187       187         0         0
dram[10]:        792       649       792       649       792       649       792       649       187       187         0         0       187       187         0         0
dram[11]:        784       639       784       639       784       639       784       639       187       187         0         0       187       187         0         0
dram[12]:        774       631       774       631       774       631       774       631       187       187         0         0       187       187         0         0
dram[13]:        764       623       764       623       764       623       764       623       187       187         0         0       187       187         0         0
dram[14]:        756       613       756       613       756       613       756       613       187       187         0         0       187       187         0         0
dram[15]:        748       603       748       603       748       603       748       603       187       187         0         0       187       187         0         0
dram[16]:        738       633       738       633       738       633       738       617       187       187         0         0       187       187         0         0
dram[17]:        728       624       728       624       728       624       728       608       187       187         0         0       187       187         0         0
dram[18]:        719       613       719       613       719       613       719       597       187       187         0         0       187       187         0         0
dram[19]:        711       605       711       605       711       605       711       589       187       187         0         0       187       187         0         0
dram[20]:        702       597       702       597       702       597       702       581       187       187         0         0       187       187         0         0
dram[21]:        692       587       692       587       692       587       692       571       187       187         0         0       187       187         0         0
dram[22]:        683       577       683       577       683       577       683       561       187       187         0         0       187       187         0         0
dram[23]:        675       569       675       569       675       569       675       553       187       187         0         0       187       187         0         0
dram[24]:        880       630       880       630       880       630       880       614       187       187         0         0       187       187         0         0
dram[25]:        872       621       872       621       872       621       872       605       187       187         0         0       187       187         0         0
dram[26]:        863       613       863       613       863       613       863       597       187       187         0         0       187       187         0         0
dram[27]:        854       604       854       604       854       604       854       588       187       187         0         0       187       187         0         0
dram[28]:        844       595       844       595       844       595       844       579       187       187         0         0       187       187         0         0
dram[29]:        836       585       836       585       836       585       836       569       187       187         0         0       187       187         0         0
dram[30]:        828       577       828       577       828       577       828       561       187       187         0         0       187       187         0         0
dram[31]:        818       570       818       570       818       570       818       554       187       187         0         0       187       187         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2367666 n_nop=2367210 n_act=8 n_pre=0 n_ref_event=0 n_req=448 n_rd=448 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001892
n_activity=1311 dram_eff=0.3417
bk0: 64a 2367596i bk1: 64a 2367596i bk2: 64a 2367596i bk3: 64a 2367597i bk4: 64a 2367596i bk5: 64a 2367597i bk6: 32a 2367625i bk7: 32a 2367626i bk8: 0a 2367666i bk9: 0a 2367666i bk10: 0a 2367666i bk11: 0a 2367666i bk12: 0a 2367666i bk13: 0a 2367666i bk14: 0a 2367666i bk15: 0a 2367666i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982143
Row_Buffer_Locality_read = 0.982143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 2367666 
util_bw = 448 
Wasted_Col = 499 
Wasted_Row = 0 
Idle = 2366719 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 403 
rwq = 0 
CCDLc_limit_alone = 403 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2367666 
n_nop = 2367210 
Read = 448 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 448 
total_req = 448 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 448 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001421 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00142081
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2367666 n_nop=2367210 n_act=8 n_pre=0 n_ref_event=0 n_req=448 n_rd=448 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001892
n_activity=1300 dram_eff=0.3446
bk0: 64a 2367594i bk1: 64a 2367594i bk2: 64a 2367594i bk3: 64a 2367595i bk4: 64a 2367594i bk5: 64a 2367595i bk6: 32a 2367624i bk7: 32a 2367625i bk8: 0a 2367666i bk9: 0a 2367666i bk10: 0a 2367666i bk11: 0a 2367666i bk12: 0a 2367666i bk13: 0a 2367666i bk14: 0a 2367666i bk15: 0a 2367666i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982143
Row_Buffer_Locality_read = 0.982143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 2367666 
util_bw = 448 
Wasted_Col = 513 
Wasted_Row = 0 
Idle = 2366705 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 417 
rwq = 0 
CCDLc_limit_alone = 417 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2367666 
n_nop = 2367210 
Read = 448 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 448 
total_req = 448 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 448 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001453 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00145333
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 3153749 -   mf: uid=11402588, sid4294967295:w4294967295, part=2, addr=0x4000200, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3153149), 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2367666 n_nop=2367175 n_act=12 n_pre=4 n_ref_event=0 n_req=475 n_rd=448 n_rd_L2_A=0 n_write=0 n_wr_bk=27 bw_util=0.0002006
n_activity=1572 dram_eff=0.3022
bk0: 64a 2367507i bk1: 64a 2367587i bk2: 64a 2367594i bk3: 64a 2367590i bk4: 64a 2367594i bk5: 64a 2367590i bk6: 32a 2367624i bk7: 32a 2367625i bk8: 0a 2367666i bk9: 0a 2367666i bk10: 0a 2367666i bk11: 0a 2367666i bk12: 0a 2367666i bk13: 0a 2367666i bk14: 0a 2367666i bk15: 0a 2367666i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974737
Row_Buffer_Locality_read = 0.979911
Row_Buffer_Locality_write = 0.888889
Bank_Level_Parallism = 1.008310
Bank_Level_Parallism_Col = 1.005859
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.046875
GrpLevelPara = 1.005859 

BW Util details:
bwutil = 0.000201 
total_CMD = 2367666 
util_bw = 475 
Wasted_Col = 560 
Wasted_Row = 48 
Idle = 2366583 

BW Util Bottlenecks: 
RCDc_limit = 107 
RCDWRc_limit = 27 
WTRc_limit = 35 
RTWc_limit = 0 
CCDLc_limit = 417 
rwq = 0 
CCDLc_limit_alone = 417 
WTRc_limit_alone = 35 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2367666 
n_nop = 2367175 
Read = 448 
Write = 0 
L2_Alloc = 0 
L2_WB = 27 
n_act = 12 
n_pre = 4 
n_ref = 0 
n_req = 475 
total_req = 475 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 475 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000201 
Either_Row_CoL_Bus_Util = 0.000207 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001873 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00187315
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2367666 n_nop=2367210 n_act=8 n_pre=0 n_ref_event=0 n_req=448 n_rd=448 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001892
n_activity=1300 dram_eff=0.3446
bk0: 64a 2367594i bk1: 64a 2367594i bk2: 64a 2367594i bk3: 64a 2367595i bk4: 64a 2367594i bk5: 64a 2367595i bk6: 32a 2367624i bk7: 32a 2367625i bk8: 0a 2367666i bk9: 0a 2367666i bk10: 0a 2367666i bk11: 0a 2367666i bk12: 0a 2367666i bk13: 0a 2367666i bk14: 0a 2367666i bk15: 0a 2367666i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982143
Row_Buffer_Locality_read = 0.982143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 2367666 
util_bw = 448 
Wasted_Col = 513 
Wasted_Row = 0 
Idle = 2366705 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 417 
rwq = 0 
CCDLc_limit_alone = 417 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2367666 
n_nop = 2367210 
Read = 448 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 448 
total_req = 448 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 448 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001561 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00156145
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2367666 n_nop=2367210 n_act=8 n_pre=0 n_ref_event=0 n_req=448 n_rd=448 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001892
n_activity=1300 dram_eff=0.3446
bk0: 64a 2367594i bk1: 64a 2367594i bk2: 64a 2367594i bk3: 64a 2367595i bk4: 64a 2367594i bk5: 64a 2367595i bk6: 32a 2367624i bk7: 32a 2367625i bk8: 0a 2367666i bk9: 0a 2367666i bk10: 0a 2367666i bk11: 0a 2367666i bk12: 0a 2367666i bk13: 0a 2367666i bk14: 0a 2367666i bk15: 0a 2367666i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982143
Row_Buffer_Locality_read = 0.982143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 2367666 
util_bw = 448 
Wasted_Col = 513 
Wasted_Row = 0 
Idle = 2366705 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 417 
rwq = 0 
CCDLc_limit_alone = 417 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2367666 
n_nop = 2367210 
Read = 448 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 448 
total_req = 448 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 448 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001641 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00164086
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2367666 n_nop=2367210 n_act=8 n_pre=0 n_ref_event=0 n_req=448 n_rd=448 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001892
n_activity=1300 dram_eff=0.3446
bk0: 64a 2367594i bk1: 64a 2367594i bk2: 64a 2367594i bk3: 64a 2367595i bk4: 64a 2367594i bk5: 64a 2367595i bk6: 32a 2367624i bk7: 32a 2367625i bk8: 0a 2367666i bk9: 0a 2367666i bk10: 0a 2367666i bk11: 0a 2367666i bk12: 0a 2367666i bk13: 0a 2367666i bk14: 0a 2367666i bk15: 0a 2367666i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982143
Row_Buffer_Locality_read = 0.982143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 2367666 
util_bw = 448 
Wasted_Col = 513 
Wasted_Row = 0 
Idle = 2366705 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 417 
rwq = 0 
CCDLc_limit_alone = 417 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2367666 
n_nop = 2367210 
Read = 448 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 448 
total_req = 448 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 448 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001728 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00172828
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2367666 n_nop=2367210 n_act=8 n_pre=0 n_ref_event=0 n_req=448 n_rd=448 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001892
n_activity=1300 dram_eff=0.3446
bk0: 64a 2367594i bk1: 64a 2367594i bk2: 64a 2367594i bk3: 64a 2367595i bk4: 64a 2367594i bk5: 64a 2367595i bk6: 32a 2367624i bk7: 32a 2367625i bk8: 0a 2367666i bk9: 0a 2367666i bk10: 0a 2367666i bk11: 0a 2367666i bk12: 0a 2367666i bk13: 0a 2367666i bk14: 0a 2367666i bk15: 0a 2367666i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982143
Row_Buffer_Locality_read = 0.982143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 2367666 
util_bw = 448 
Wasted_Col = 513 
Wasted_Row = 0 
Idle = 2366705 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 417 
rwq = 0 
CCDLc_limit_alone = 417 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2367666 
n_nop = 2367210 
Read = 448 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 448 
total_req = 448 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 448 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001788 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00178826
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2367666 n_nop=2367210 n_act=8 n_pre=0 n_ref_event=0 n_req=448 n_rd=448 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001892
n_activity=1300 dram_eff=0.3446
bk0: 64a 2367594i bk1: 64a 2367594i bk2: 64a 2367594i bk3: 64a 2367594i bk4: 64a 2367594i bk5: 64a 2367594i bk6: 32a 2367624i bk7: 32a 2367624i bk8: 0a 2367666i bk9: 0a 2367666i bk10: 0a 2367666i bk11: 0a 2367666i bk12: 0a 2367666i bk13: 0a 2367666i bk14: 0a 2367666i bk15: 0a 2367666i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982143
Row_Buffer_Locality_read = 0.982143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 2367666 
util_bw = 448 
Wasted_Col = 516 
Wasted_Row = 0 
Idle = 2366702 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 420 
rwq = 0 
CCDLc_limit_alone = 420 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2367666 
n_nop = 2367210 
Read = 448 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 448 
total_req = 448 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 448 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001814 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00181445
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2367666 n_nop=2367210 n_act=8 n_pre=0 n_ref_event=0 n_req=448 n_rd=448 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001892
n_activity=1300 dram_eff=0.3446
bk0: 64a 2367595i bk1: 64a 2367594i bk2: 64a 2367595i bk3: 64a 2367594i bk4: 64a 2367595i bk5: 64a 2367594i bk6: 32a 2367624i bk7: 32a 2367624i bk8: 0a 2367666i bk9: 0a 2367666i bk10: 0a 2367666i bk11: 0a 2367666i bk12: 0a 2367666i bk13: 0a 2367666i bk14: 0a 2367666i bk15: 0a 2367666i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982143
Row_Buffer_Locality_read = 0.982143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 2367666 
util_bw = 448 
Wasted_Col = 513 
Wasted_Row = 0 
Idle = 2366705 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 417 
rwq = 0 
CCDLc_limit_alone = 417 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2367666 
n_nop = 2367210 
Read = 448 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 448 
total_req = 448 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 448 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001765 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00176545
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2367666 n_nop=2367210 n_act=8 n_pre=0 n_ref_event=0 n_req=448 n_rd=448 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001892
n_activity=1300 dram_eff=0.3446
bk0: 64a 2367596i bk1: 64a 2367594i bk2: 64a 2367596i bk3: 64a 2367594i bk4: 64a 2367596i bk5: 64a 2367594i bk6: 32a 2367625i bk7: 32a 2367624i bk8: 0a 2367666i bk9: 0a 2367666i bk10: 0a 2367666i bk11: 0a 2367666i bk12: 0a 2367666i bk13: 0a 2367666i bk14: 0a 2367666i bk15: 0a 2367666i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982143
Row_Buffer_Locality_read = 0.982143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 2367666 
util_bw = 448 
Wasted_Col = 509 
Wasted_Row = 0 
Idle = 2366709 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 413 
rwq = 0 
CCDLc_limit_alone = 413 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2367666 
n_nop = 2367210 
Read = 448 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 448 
total_req = 448 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 448 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001767 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00176714
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2367666 n_nop=2367210 n_act=8 n_pre=0 n_ref_event=0 n_req=448 n_rd=448 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001892
n_activity=1300 dram_eff=0.3446
bk0: 64a 2367594i bk1: 64a 2367595i bk2: 64a 2367594i bk3: 64a 2367595i bk4: 64a 2367594i bk5: 64a 2367595i bk6: 32a 2367624i bk7: 32a 2367624i bk8: 0a 2367666i bk9: 0a 2367666i bk10: 0a 2367666i bk11: 0a 2367666i bk12: 0a 2367666i bk13: 0a 2367666i bk14: 0a 2367666i bk15: 0a 2367666i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982143
Row_Buffer_Locality_read = 0.982143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 2367666 
util_bw = 448 
Wasted_Col = 513 
Wasted_Row = 0 
Idle = 2366705 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 417 
rwq = 0 
CCDLc_limit_alone = 417 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2367666 
n_nop = 2367210 
Read = 448 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 448 
total_req = 448 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 448 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001776 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00177559
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2367666 n_nop=2367210 n_act=8 n_pre=0 n_ref_event=0 n_req=448 n_rd=448 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001892
n_activity=1300 dram_eff=0.3446
bk0: 64a 2367594i bk1: 64a 2367596i bk2: 64a 2367594i bk3: 64a 2367596i bk4: 64a 2367594i bk5: 64a 2367596i bk6: 32a 2367624i bk7: 32a 2367625i bk8: 0a 2367666i bk9: 0a 2367666i bk10: 0a 2367666i bk11: 0a 2367666i bk12: 0a 2367666i bk13: 0a 2367666i bk14: 0a 2367666i bk15: 0a 2367666i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982143
Row_Buffer_Locality_read = 0.982143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 2367666 
util_bw = 448 
Wasted_Col = 509 
Wasted_Row = 0 
Idle = 2366709 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 413 
rwq = 0 
CCDLc_limit_alone = 413 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2367666 
n_nop = 2367210 
Read = 448 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 448 
total_req = 448 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 448 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001754 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00175447
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2367666 n_nop=2367210 n_act=8 n_pre=0 n_ref_event=0 n_req=448 n_rd=448 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001892
n_activity=1300 dram_eff=0.3446
bk0: 64a 2367595i bk1: 64a 2367594i bk2: 64a 2367595i bk3: 64a 2367594i bk4: 64a 2367595i bk5: 64a 2367594i bk6: 32a 2367624i bk7: 32a 2367624i bk8: 0a 2367666i bk9: 0a 2367666i bk10: 0a 2367666i bk11: 0a 2367666i bk12: 0a 2367666i bk13: 0a 2367666i bk14: 0a 2367666i bk15: 0a 2367666i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982143
Row_Buffer_Locality_read = 0.982143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 2367666 
util_bw = 448 
Wasted_Col = 513 
Wasted_Row = 0 
Idle = 2366705 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 417 
rwq = 0 
CCDLc_limit_alone = 417 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2367666 
n_nop = 2367210 
Read = 448 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 448 
total_req = 448 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 448 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001764 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00176418
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2367666 n_nop=2367210 n_act=8 n_pre=0 n_ref_event=0 n_req=448 n_rd=448 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001892
n_activity=1300 dram_eff=0.3446
bk0: 64a 2367594i bk1: 64a 2367594i bk2: 64a 2367594i bk3: 64a 2367594i bk4: 64a 2367594i bk5: 64a 2367594i bk6: 32a 2367624i bk7: 32a 2367624i bk8: 0a 2367666i bk9: 0a 2367666i bk10: 0a 2367666i bk11: 0a 2367666i bk12: 0a 2367666i bk13: 0a 2367666i bk14: 0a 2367666i bk15: 0a 2367666i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982143
Row_Buffer_Locality_read = 0.982143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 2367666 
util_bw = 448 
Wasted_Col = 516 
Wasted_Row = 0 
Idle = 2366702 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 420 
rwq = 0 
CCDLc_limit_alone = 420 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2367666 
n_nop = 2367210 
Read = 448 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 448 
total_req = 448 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 448 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001809 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00180853
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2367666 n_nop=2367210 n_act=8 n_pre=0 n_ref_event=0 n_req=448 n_rd=448 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001892
n_activity=1300 dram_eff=0.3446
bk0: 64a 2367594i bk1: 64a 2367595i bk2: 64a 2367594i bk3: 64a 2367595i bk4: 64a 2367594i bk5: 64a 2367595i bk6: 32a 2367624i bk7: 32a 2367624i bk8: 0a 2367666i bk9: 0a 2367666i bk10: 0a 2367666i bk11: 0a 2367666i bk12: 0a 2367666i bk13: 0a 2367666i bk14: 0a 2367666i bk15: 0a 2367666i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982143
Row_Buffer_Locality_read = 0.982143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 2367666 
util_bw = 448 
Wasted_Col = 513 
Wasted_Row = 0 
Idle = 2366705 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 417 
rwq = 0 
CCDLc_limit_alone = 417 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2367666 
n_nop = 2367210 
Read = 448 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 448 
total_req = 448 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 448 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001768 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00176841
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2367666 n_nop=2367210 n_act=8 n_pre=0 n_ref_event=0 n_req=448 n_rd=448 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001892
n_activity=1300 dram_eff=0.3446
bk0: 64a 2367594i bk1: 64a 2367594i bk2: 64a 2367594i bk3: 64a 2367594i bk4: 64a 2367594i bk5: 64a 2367594i bk6: 32a 2367624i bk7: 32a 2367624i bk8: 0a 2367666i bk9: 0a 2367666i bk10: 0a 2367666i bk11: 0a 2367666i bk12: 0a 2367666i bk13: 0a 2367666i bk14: 0a 2367666i bk15: 0a 2367666i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982143
Row_Buffer_Locality_read = 0.982143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 2367666 
util_bw = 448 
Wasted_Col = 516 
Wasted_Row = 0 
Idle = 2366702 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 420 
rwq = 0 
CCDLc_limit_alone = 420 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2367666 
n_nop = 2367210 
Read = 448 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 448 
total_req = 448 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 448 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001800 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00179966
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2367666 n_nop=2367210 n_act=8 n_pre=0 n_ref_event=0 n_req=448 n_rd=448 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001892
n_activity=1300 dram_eff=0.3446
bk0: 64a 2367595i bk1: 64a 2367594i bk2: 64a 2367595i bk3: 64a 2367594i bk4: 64a 2367595i bk5: 64a 2367594i bk6: 32a 2367624i bk7: 32a 2367624i bk8: 0a 2367666i bk9: 0a 2367666i bk10: 0a 2367666i bk11: 0a 2367666i bk12: 0a 2367666i bk13: 0a 2367666i bk14: 0a 2367666i bk15: 0a 2367666i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982143
Row_Buffer_Locality_read = 0.982143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 2367666 
util_bw = 448 
Wasted_Col = 513 
Wasted_Row = 0 
Idle = 2366705 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 417 
rwq = 0 
CCDLc_limit_alone = 417 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2367666 
n_nop = 2367210 
Read = 448 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 448 
total_req = 448 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 448 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001774 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00177432
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2367666 n_nop=2367210 n_act=8 n_pre=0 n_ref_event=0 n_req=448 n_rd=448 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001892
n_activity=1300 dram_eff=0.3446
bk0: 64a 2367594i bk1: 64a 2367596i bk2: 64a 2367594i bk3: 64a 2367596i bk4: 64a 2367594i bk5: 64a 2367596i bk6: 32a 2367624i bk7: 32a 2367625i bk8: 0a 2367666i bk9: 0a 2367666i bk10: 0a 2367666i bk11: 0a 2367666i bk12: 0a 2367666i bk13: 0a 2367666i bk14: 0a 2367666i bk15: 0a 2367666i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982143
Row_Buffer_Locality_read = 0.982143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 2367666 
util_bw = 448 
Wasted_Col = 509 
Wasted_Row = 0 
Idle = 2366709 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 413 
rwq = 0 
CCDLc_limit_alone = 413 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2367666 
n_nop = 2367210 
Read = 448 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 448 
total_req = 448 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 448 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001764 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00176418
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2367666 n_nop=2367210 n_act=8 n_pre=0 n_ref_event=0 n_req=448 n_rd=448 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001892
n_activity=1300 dram_eff=0.3446
bk0: 64a 2367596i bk1: 64a 2367594i bk2: 64a 2367596i bk3: 64a 2367594i bk4: 64a 2367596i bk5: 64a 2367594i bk6: 32a 2367625i bk7: 32a 2367624i bk8: 0a 2367666i bk9: 0a 2367666i bk10: 0a 2367666i bk11: 0a 2367666i bk12: 0a 2367666i bk13: 0a 2367666i bk14: 0a 2367666i bk15: 0a 2367666i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982143
Row_Buffer_Locality_read = 0.982143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 2367666 
util_bw = 448 
Wasted_Col = 509 
Wasted_Row = 0 
Idle = 2366709 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 413 
rwq = 0 
CCDLc_limit_alone = 413 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2367666 
n_nop = 2367210 
Read = 448 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 448 
total_req = 448 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 448 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001738 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00173758
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2367666 n_nop=2367210 n_act=8 n_pre=0 n_ref_event=0 n_req=448 n_rd=448 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001892
n_activity=1300 dram_eff=0.3446
bk0: 64a 2367594i bk1: 64a 2367594i bk2: 64a 2367594i bk3: 64a 2367594i bk4: 64a 2367594i bk5: 64a 2367594i bk6: 32a 2367624i bk7: 32a 2367624i bk8: 0a 2367666i bk9: 0a 2367666i bk10: 0a 2367666i bk11: 0a 2367666i bk12: 0a 2367666i bk13: 0a 2367666i bk14: 0a 2367666i bk15: 0a 2367666i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982143
Row_Buffer_Locality_read = 0.982143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 2367666 
util_bw = 448 
Wasted_Col = 516 
Wasted_Row = 0 
Idle = 2366702 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 420 
rwq = 0 
CCDLc_limit_alone = 420 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2367666 
n_nop = 2367210 
Read = 448 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 448 
total_req = 448 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 448 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001806 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00180558
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2367666 n_nop=2367210 n_act=8 n_pre=0 n_ref_event=0 n_req=448 n_rd=448 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001892
n_activity=1300 dram_eff=0.3446
bk0: 64a 2367594i bk1: 64a 2367594i bk2: 64a 2367594i bk3: 64a 2367594i bk4: 64a 2367594i bk5: 64a 2367594i bk6: 32a 2367624i bk7: 32a 2367624i bk8: 0a 2367666i bk9: 0a 2367666i bk10: 0a 2367666i bk11: 0a 2367666i bk12: 0a 2367666i bk13: 0a 2367666i bk14: 0a 2367666i bk15: 0a 2367666i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982143
Row_Buffer_Locality_read = 0.982143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 2367666 
util_bw = 448 
Wasted_Col = 516 
Wasted_Row = 0 
Idle = 2366702 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 420 
rwq = 0 
CCDLc_limit_alone = 420 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2367666 
n_nop = 2367210 
Read = 448 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 448 
total_req = 448 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 448 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001850 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00184992
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2367666 n_nop=2367210 n_act=8 n_pre=0 n_ref_event=0 n_req=448 n_rd=448 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001892
n_activity=1300 dram_eff=0.3446
bk0: 64a 2367594i bk1: 64a 2367596i bk2: 64a 2367594i bk3: 64a 2367596i bk4: 64a 2367594i bk5: 64a 2367596i bk6: 32a 2367624i bk7: 32a 2367625i bk8: 0a 2367666i bk9: 0a 2367666i bk10: 0a 2367666i bk11: 0a 2367666i bk12: 0a 2367666i bk13: 0a 2367666i bk14: 0a 2367666i bk15: 0a 2367666i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982143
Row_Buffer_Locality_read = 0.982143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 2367666 
util_bw = 448 
Wasted_Col = 509 
Wasted_Row = 0 
Idle = 2366709 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 413 
rwq = 0 
CCDLc_limit_alone = 413 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2367666 
n_nop = 2367210 
Read = 448 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 448 
total_req = 448 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 448 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001809 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00180853
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2367666 n_nop=2367210 n_act=8 n_pre=0 n_ref_event=0 n_req=448 n_rd=448 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001892
n_activity=1300 dram_eff=0.3446
bk0: 64a 2367596i bk1: 64a 2367594i bk2: 64a 2367596i bk3: 64a 2367594i bk4: 64a 2367596i bk5: 64a 2367594i bk6: 32a 2367625i bk7: 32a 2367624i bk8: 0a 2367666i bk9: 0a 2367666i bk10: 0a 2367666i bk11: 0a 2367666i bk12: 0a 2367666i bk13: 0a 2367666i bk14: 0a 2367666i bk15: 0a 2367666i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982143
Row_Buffer_Locality_read = 0.982143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 2367666 
util_bw = 448 
Wasted_Col = 509 
Wasted_Row = 0 
Idle = 2366709 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 413 
rwq = 0 
CCDLc_limit_alone = 413 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2367666 
n_nop = 2367210 
Read = 448 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 448 
total_req = 448 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 448 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001767 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00176714
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2367666 n_nop=2367210 n_act=8 n_pre=0 n_ref_event=0 n_req=448 n_rd=448 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001892
n_activity=1300 dram_eff=0.3446
bk0: 64a 2367594i bk1: 64a 2367594i bk2: 64a 2367594i bk3: 64a 2367594i bk4: 64a 2367594i bk5: 64a 2367594i bk6: 32a 2367624i bk7: 32a 2367624i bk8: 0a 2367666i bk9: 0a 2367666i bk10: 0a 2367666i bk11: 0a 2367666i bk12: 0a 2367666i bk13: 0a 2367666i bk14: 0a 2367666i bk15: 0a 2367666i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982143
Row_Buffer_Locality_read = 0.982143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 2367666 
util_bw = 448 
Wasted_Col = 516 
Wasted_Row = 0 
Idle = 2366702 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 420 
rwq = 0 
CCDLc_limit_alone = 420 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2367666 
n_nop = 2367210 
Read = 448 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 448 
total_req = 448 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 448 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001809 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00180853
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2367666 n_nop=2367210 n_act=8 n_pre=0 n_ref_event=0 n_req=448 n_rd=448 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001892
n_activity=1300 dram_eff=0.3446
bk0: 64a 2367594i bk1: 64a 2367594i bk2: 64a 2367594i bk3: 64a 2367594i bk4: 64a 2367594i bk5: 64a 2367594i bk6: 32a 2367624i bk7: 32a 2367624i bk8: 0a 2367666i bk9: 0a 2367666i bk10: 0a 2367666i bk11: 0a 2367666i bk12: 0a 2367666i bk13: 0a 2367666i bk14: 0a 2367666i bk15: 0a 2367666i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982143
Row_Buffer_Locality_read = 0.982143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 2367666 
util_bw = 448 
Wasted_Col = 516 
Wasted_Row = 0 
Idle = 2366702 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 420 
rwq = 0 
CCDLc_limit_alone = 420 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2367666 
n_nop = 2367210 
Read = 448 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 448 
total_req = 448 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 448 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001850 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00184992
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2367666 n_nop=2367210 n_act=8 n_pre=0 n_ref_event=0 n_req=448 n_rd=448 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001892
n_activity=1300 dram_eff=0.3446
bk0: 64a 2367594i bk1: 64a 2367594i bk2: 64a 2367594i bk3: 64a 2367594i bk4: 64a 2367594i bk5: 64a 2367594i bk6: 32a 2367624i bk7: 32a 2367624i bk8: 0a 2367666i bk9: 0a 2367666i bk10: 0a 2367666i bk11: 0a 2367666i bk12: 0a 2367666i bk13: 0a 2367666i bk14: 0a 2367666i bk15: 0a 2367666i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982143
Row_Buffer_Locality_read = 0.982143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 2367666 
util_bw = 448 
Wasted_Col = 516 
Wasted_Row = 0 
Idle = 2366702 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 420 
rwq = 0 
CCDLc_limit_alone = 420 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2367666 
n_nop = 2367210 
Read = 448 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 448 
total_req = 448 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 448 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001850 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00184992
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2367666 n_nop=2367210 n_act=8 n_pre=0 n_ref_event=0 n_req=448 n_rd=448 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001892
n_activity=1300 dram_eff=0.3446
bk0: 64a 2367596i bk1: 64a 2367595i bk2: 64a 2367596i bk3: 64a 2367595i bk4: 64a 2367596i bk5: 64a 2367595i bk6: 32a 2367625i bk7: 32a 2367624i bk8: 0a 2367666i bk9: 0a 2367666i bk10: 0a 2367666i bk11: 0a 2367666i bk12: 0a 2367666i bk13: 0a 2367666i bk14: 0a 2367666i bk15: 0a 2367666i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982143
Row_Buffer_Locality_read = 0.982143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 2367666 
util_bw = 448 
Wasted_Col = 506 
Wasted_Row = 0 
Idle = 2366712 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 410 
rwq = 0 
CCDLc_limit_alone = 410 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2367666 
n_nop = 2367210 
Read = 448 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 448 
total_req = 448 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 448 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001765 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00176545
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2367666 n_nop=2367210 n_act=8 n_pre=0 n_ref_event=0 n_req=448 n_rd=448 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001892
n_activity=1300 dram_eff=0.3446
bk0: 64a 2367595i bk1: 64a 2367594i bk2: 64a 2367595i bk3: 64a 2367594i bk4: 64a 2367595i bk5: 64a 2367594i bk6: 32a 2367624i bk7: 32a 2367624i bk8: 0a 2367666i bk9: 0a 2367666i bk10: 0a 2367666i bk11: 0a 2367666i bk12: 0a 2367666i bk13: 0a 2367666i bk14: 0a 2367666i bk15: 0a 2367666i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982143
Row_Buffer_Locality_read = 0.982143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 2367666 
util_bw = 448 
Wasted_Col = 513 
Wasted_Row = 0 
Idle = 2366705 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 417 
rwq = 0 
CCDLc_limit_alone = 417 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2367666 
n_nop = 2367210 
Read = 448 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 448 
total_req = 448 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 448 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001724 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00172406
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2367666 n_nop=2367210 n_act=8 n_pre=0 n_ref_event=0 n_req=448 n_rd=448 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001892
n_activity=1300 dram_eff=0.3446
bk0: 64a 2367594i bk1: 64a 2367594i bk2: 64a 2367594i bk3: 64a 2367594i bk4: 64a 2367594i bk5: 64a 2367594i bk6: 32a 2367624i bk7: 32a 2367624i bk8: 0a 2367666i bk9: 0a 2367666i bk10: 0a 2367666i bk11: 0a 2367666i bk12: 0a 2367666i bk13: 0a 2367666i bk14: 0a 2367666i bk15: 0a 2367666i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982143
Row_Buffer_Locality_read = 0.982143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 2367666 
util_bw = 448 
Wasted_Col = 516 
Wasted_Row = 0 
Idle = 2366702 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 420 
rwq = 0 
CCDLc_limit_alone = 420 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2367666 
n_nop = 2367210 
Read = 448 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 448 
total_req = 448 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 448 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001809 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00180853
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2367666 n_nop=2367210 n_act=8 n_pre=0 n_ref_event=0 n_req=448 n_rd=448 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001892
n_activity=1300 dram_eff=0.3446
bk0: 64a 2367594i bk1: 64a 2367594i bk2: 64a 2367594i bk3: 64a 2367594i bk4: 64a 2367594i bk5: 64a 2367594i bk6: 32a 2367624i bk7: 32a 2367624i bk8: 0a 2367666i bk9: 0a 2367666i bk10: 0a 2367666i bk11: 0a 2367666i bk12: 0a 2367666i bk13: 0a 2367666i bk14: 0a 2367666i bk15: 0a 2367666i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982143
Row_Buffer_Locality_read = 0.982143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 2367666 
util_bw = 448 
Wasted_Col = 516 
Wasted_Row = 0 
Idle = 2366702 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 420 
rwq = 0 
CCDLc_limit_alone = 420 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2367666 
n_nop = 2367210 
Read = 448 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 448 
total_req = 448 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 448 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001809 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00180853
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2367666 n_nop=2367210 n_act=8 n_pre=0 n_ref_event=0 n_req=448 n_rd=448 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001892
n_activity=1300 dram_eff=0.3446
bk0: 64a 2367596i bk1: 64a 2367595i bk2: 64a 2367596i bk3: 64a 2367595i bk4: 64a 2367596i bk5: 64a 2367595i bk6: 32a 2367625i bk7: 32a 2367624i bk8: 0a 2367666i bk9: 0a 2367666i bk10: 0a 2367666i bk11: 0a 2367666i bk12: 0a 2367666i bk13: 0a 2367666i bk14: 0a 2367666i bk15: 0a 2367666i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982143
Row_Buffer_Locality_read = 0.982143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 2367666 
util_bw = 448 
Wasted_Col = 506 
Wasted_Row = 0 
Idle = 2366712 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 410 
rwq = 0 
CCDLc_limit_alone = 410 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2367666 
n_nop = 2367210 
Read = 448 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 448 
total_req = 448 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 448 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001765 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00176545
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2367666 n_nop=2367210 n_act=8 n_pre=0 n_ref_event=0 n_req=448 n_rd=448 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001892
n_activity=1300 dram_eff=0.3446
bk0: 64a 2367595i bk1: 64a 2367594i bk2: 64a 2367595i bk3: 64a 2367594i bk4: 64a 2367595i bk5: 64a 2367594i bk6: 32a 2367624i bk7: 32a 2367624i bk8: 0a 2367666i bk9: 0a 2367666i bk10: 0a 2367666i bk11: 0a 2367666i bk12: 0a 2367666i bk13: 0a 2367666i bk14: 0a 2367666i bk15: 0a 2367666i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982143
Row_Buffer_Locality_read = 0.982143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000189 
total_CMD = 2367666 
util_bw = 448 
Wasted_Col = 513 
Wasted_Row = 0 
Idle = 2366705 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 417 
rwq = 0 
CCDLc_limit_alone = 417 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2367666 
n_nop = 2367210 
Read = 448 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 448 
total_req = 448 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 448 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001724 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00172406

========= L2 cache stats =========
L2_cache_bank[0]: Access = 550, Miss = 288, Miss_rate = 0.524, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 480, Miss = 288, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 480, Miss = 288, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 480, Miss = 288, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 592, Miss = 344, Miss_rate = 0.581, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 480, Miss = 288, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 480, Miss = 288, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 480, Miss = 288, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 480, Miss = 288, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 480, Miss = 288, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 480, Miss = 288, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 480, Miss = 288, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 480, Miss = 288, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 480, Miss = 288, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 480, Miss = 288, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 480, Miss = 288, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 480, Miss = 288, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 480, Miss = 288, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 480, Miss = 288, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 480, Miss = 288, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 480, Miss = 288, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 480, Miss = 288, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 480, Miss = 288, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 480, Miss = 288, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 480, Miss = 288, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 480, Miss = 288, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 480, Miss = 288, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 480, Miss = 288, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 492, Miss = 288, Miss_rate = 0.585, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 480, Miss = 288, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 523, Miss = 288, Miss_rate = 0.551, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 480, Miss = 288, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 560, Miss = 288, Miss_rate = 0.514, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 584, Miss = 288, Miss_rate = 0.493, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 592, Miss = 288, Miss_rate = 0.486, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 592, Miss = 288, Miss_rate = 0.486, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 592, Miss = 288, Miss_rate = 0.486, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 592, Miss = 288, Miss_rate = 0.486, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 592, Miss = 288, Miss_rate = 0.486, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 592, Miss = 288, Miss_rate = 0.486, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 480, Miss = 288, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 480, Miss = 288, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 480, Miss = 288, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 480, Miss = 288, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 480, Miss = 288, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 480, Miss = 288, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 480, Miss = 288, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 480, Miss = 288, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 29765
L2_total_cache_misses = 17976
L2_total_cache_miss_rate = 0.6039
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 981
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3584
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 10752
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 56
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 55
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 10752
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 896
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 2688
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 15317
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 112
	L2_cache_stats_breakdown[LOCAL_ACC_W][TOTAL_ACCESS] = 14336
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=29765
icnt_total_pkts_simt_to_mem=29765
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 29765
Req_Network_cycles = 3153176
Req_Network_injected_packets_per_cycle =       0.0094 
Req_Network_conflicts_per_cycle =       0.0097
Req_Network_conflicts_per_cycle_util =       1.1903
Req_Bank_Level_Parallism =       1.1567
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0106
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0001

Reply_Network_injected_packets_num = 29765
Reply_Network_cycles = 3153176
Reply_Network_injected_packets_per_cycle =        0.0094
Reply_Network_conflicts_per_cycle =        0.0005
Reply_Network_conflicts_per_cycle_util =       0.0741
Reply_Bank_Level_Parallism =       1.3289
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0001
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 3 hrs, 5 min, 10 sec (11110 sec)
gpgpu_simulation_rate = 38026 (inst/sec)
gpgpu_simulation_rate = 283 (cycle/sec)
gpgpu_silicon_slowdown = 4000000x
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffddb0af69c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffddb0af690..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffddb0af688..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffddb0af680..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffddb0af698..

GPGPU-Sim PTX: cudaLaunch for 0x0x4123e6 (mode=performance simulation) on stream 1
GPGPU-Sim PTX: PDOM analysis already done for _Z25ethash_calculate_dag_itemjP8hash64_tmS0_j 
GPGPU-Sim PTX: pushing kernel '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j' to stream 1, gridDim= (4,1,1) blockDim = (256,1,1) 
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim API:    stream 1 has 1 operations
GPGPU-Sim API:       0 :  stream operation kernel
GPGPU-Sim uArch: Shader 28 bind to kernel 8 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 29 bind to kernel 8 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
GPGPU-Sim uArch: Shader 30 bind to kernel 8 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
GPGPU-Sim uArch: Shader 31 bind to kernel 8 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
