[2024-11-24 02:29:43.842815] [openram.globals/init_openram]: Initializing OpenRAM...
[2024-11-24 02:29:43.842972] [openram.globals/setup_paths]: OpenRAM source code found in /home/sh4471/workplace/OpenRAM/compiler
[2024-11-24 02:29:43.843124] [openram.globals/setup_paths]: Temporary files saved in /tmp/openram_sh4471_3981_temp/
[2024-11-24 02:29:43.843352] [openram.globals/read_config]: Configuration file is /home/sh4471/workplace/OpenRAM/sram_configs/sram_config_32_128.py
[2024-11-24 02:29:43.844069] [openram.globals/read_config]: Output saved in /home/sh4471/workplace/OpenRAM/out_files/sram_1rw0r0w_32_128_freepdk45/
[2024-11-24 02:29:43.844337] [openram.globals/install_conda]: Creating conda setup...
[2024-11-24 02:29:43.845853] [openram.globals/import_tech]: Tech directory found in /home/sh4471/workplace/OpenRAM/technology:/home/sh4471/anaconda3/lib/python3.12/site-packages/openram/technology
[2024-11-24 02:29:43.846073] [openram.globals/import_tech]: Adding technology path: /home/sh4471/workplace/OpenRAM/technology
[2024-11-24 02:29:43.846296] [openram.globals/import_tech]: Adding technology path: /home/sh4471/anaconda3/lib/python3.12/site-packages/openram/technology
[2024-11-24 02:29:43.848332] [openram.globals/init_paths]: Creating temp directory: /tmp/openram_sh4471_3981_temp/
[2024-11-24 02:29:43.936354] [openram.globals/setup_bitcell]: Using bitcell: bitcell_1port
[2024-11-24 02:29:44.464110] [openram.characterizer/<module>]: Initializing characterizer...
[2024-11-24 02:29:44.473069] [openram.characterizer/<module>]: Analytical model enabled.
[2024-11-24 02:29:44.482564] [openram.verify/<module>]: Initializing verify...
[2024-11-24 02:29:44.491299] [openram.verify/<module>]: LVS/DRC/PEX disabled.
[2024-11-24 02:29:44.491753] [openram.globals/setup_bitcell]: Using bitcell: bitcell_1port
[2024-11-24 02:29:44.491827] |==============================================================================|
[2024-11-24 02:29:44.491872] |=========                      OpenRAM v1.2.48                       =========|
[2024-11-24 02:29:44.491906] |=========                                                            =========|
[2024-11-24 02:29:44.491936] |=========               VLSI Design and Automation Lab               =========|
[2024-11-24 02:29:44.491966] |=========        Computer Science and Engineering Department         =========|
[2024-11-24 02:29:44.491995] |=========            University of California Santa Cruz             =========|
[2024-11-24 02:29:44.492024] |=========                                                            =========|
[2024-11-24 02:29:44.492053] |=========          Usage help: openram-user-group@ucsc.edu           =========|
[2024-11-24 02:29:44.492090] |=========        Development help: openram-dev-group@ucsc.edu        =========|
[2024-11-24 02:29:44.492133] |=========                See LICENSE for license info                =========|
[2024-11-24 02:29:44.492163] |==============================================================================|
[2024-11-24 02:29:44.492202] ** Start: 11/24/2024 02:29:44
[2024-11-24 02:29:44.492241] Technology: freepdk45
[2024-11-24 02:29:44.492272] Total size: 4096 bits
[2024-11-24 02:29:44.492314] Word size: 32
Words: 128
Banks: 1
[2024-11-24 02:29:44.492355] RW ports: 1
R-only ports: 0
W-only ports: 0
[2024-11-24 02:29:44.492386] Design supply routing skipped. Supplies will have multiple must-connect pins. (route_supplies=True to enable supply routing).
[2024-11-24 02:29:44.492423] DRC/LVS/PEX is only run on the top-level design to save run-time (inline_lvsdrc=True to do inline checking).
[2024-11-24 02:29:44.492455] DRC/LVS/PEX is disabled (check_lvsdrc=True to enable).
[2024-11-24 02:29:44.492487] Characterization is disabled (using analytical delay models) (analytical_delay=False to simulate).
[2024-11-24 02:29:44.492517] Only generating nominal corner timing.
[2024-11-24 02:29:44.492554] Words per row: None
[2024-11-24 02:29:44.492591] Output files are: 
[2024-11-24 02:29:44.492624] /home/sh4471/workplace/OpenRAM/out_files/sram_1rw0r0w_32_128_freepdk45/sram_1rw0r0w_32_128_freepdk45.lvs
[2024-11-24 02:29:44.492670] /home/sh4471/workplace/OpenRAM/out_files/sram_1rw0r0w_32_128_freepdk45/sram_1rw0r0w_32_128_freepdk45.sp
[2024-11-24 02:29:44.492703] /home/sh4471/workplace/OpenRAM/out_files/sram_1rw0r0w_32_128_freepdk45/sram_1rw0r0w_32_128_freepdk45.v
[2024-11-24 02:29:44.492732] /home/sh4471/workplace/OpenRAM/out_files/sram_1rw0r0w_32_128_freepdk45/sram_1rw0r0w_32_128_freepdk45.lib
[2024-11-24 02:29:44.492764] /home/sh4471/workplace/OpenRAM/out_files/sram_1rw0r0w_32_128_freepdk45/sram_1rw0r0w_32_128_freepdk45.py
[2024-11-24 02:29:44.492792] /home/sh4471/workplace/OpenRAM/out_files/sram_1rw0r0w_32_128_freepdk45/sram_1rw0r0w_32_128_freepdk45.html
[2024-11-24 02:29:44.492819] /home/sh4471/workplace/OpenRAM/out_files/sram_1rw0r0w_32_128_freepdk45/sram_1rw0r0w_32_128_freepdk45.log
[2024-11-24 02:29:44.492846] /home/sh4471/workplace/OpenRAM/out_files/sram_1rw0r0w_32_128_freepdk45/sram_1rw0r0w_32_128_freepdk45.lef
[2024-11-24 02:29:44.492878] /home/sh4471/workplace/OpenRAM/out_files/sram_1rw0r0w_32_128_freepdk45/sram_1rw0r0w_32_128_freepdk45.gds
[2024-11-24 02:29:44.503876] [openram.sram_config/recompute_sizes]: Recomputing with words per row: 2
[2024-11-24 02:29:44.504191] [openram.sram_config/recompute_sizes]: Rows: 64 Cols: 64
[2024-11-24 02:29:44.504534] [openram.sram_config/recompute_sizes]: Row addr size: 6 Col addr size: 1 Bank addr size: 7
[2024-11-24 02:29:44.504791] [openram.sram_config/compute_sizes]: Set SRAM Words Per Row=2
[2024-11-24 02:29:44.517842] [openram.modules.bitcell_base_array/__init__]: Creating sram_1rw0r0w_32_128_freepdk45_capped_replica_bitcell_array 64 x 64
[2024-11-24 02:29:44.518324] [openram.modules.capped_replica_bitcell_array/__init__]: Creating sram_1rw0r0w_32_128_freepdk45_capped_replica_bitcell_array 64 x 64 rbls: [1, 0] left_rbl: [0] right_rbl: []
[2024-11-24 02:29:44.519117] [openram.modules.bitcell_base_array/__init__]: Creating sram_1rw0r0w_32_128_freepdk45_replica_bitcell_array 64 x 64
[2024-11-24 02:29:44.519723] [openram.modules.replica_bitcell_array/__init__]: Creating sram_1rw0r0w_32_128_freepdk45_replica_bitcell_array 64 x 64 rbls: [1, 0] left_rbl: [0] right_rbl: []
[2024-11-24 02:29:44.520607] [openram.modules.bitcell_base_array/__init__]: Creating sram_1rw0r0w_32_128_freepdk45_bitcell_array 64 x 64
[2024-11-24 02:29:44.521335] [openram.modules.bitcell_array/__init__]: Creating sram_1rw0r0w_32_128_freepdk45_bitcell_array 64 x 64
[2024-11-24 02:29:51.262321] [openram.modules.bitcell_base_array/__init__]: Creating sram_1rw0r0w_32_128_freepdk45_replica_column 65 x 1
[2024-11-24 02:29:51.297888] [openram.modules.bitcell_base_array/__init__]: Creating sram_1rw0r0w_32_128_freepdk45_dummy_array 1 x 64
[2024-11-24 02:29:51.501949] [openram.modules.bitcell_base_array/__init__]: Creating sram_1rw0r0w_32_128_freepdk45_dummy_array_0 1 x 65
[2024-11-24 02:29:51.524106] [openram.modules.bitcell_base_array/__init__]: Creating sram_1rw0r0w_32_128_freepdk45_dummy_array_1 1 x 65
[2024-11-24 02:29:51.546437] [openram.modules.bitcell_base_array/__init__]: Creating sram_1rw0r0w_32_128_freepdk45_dummy_array_2 67 x 1
[2024-11-24 02:29:51.566071] [openram.modules.bitcell_base_array/__init__]: Creating sram_1rw0r0w_32_128_freepdk45_dummy_array_3 67 x 1
[2024-11-24 02:29:51.755624] [openram.modules.and2_dec/__init__]: Creating and2_dec and2_dec
[2024-11-24 02:29:51.764753] [openram.modules.and3_dec/__init__]: Creating and3_dec and3_dec
[2024-11-24 02:29:51.785699] [openram.modules.and4_dec/__init__]: Creating and4_dec and4_dec
[2024-11-24 02:29:51.880898] [openram.modules.wordline_driver_array/__init__]: Creating sram_1rw0r0w_32_128_freepdk45_wordline_driver_array
[2024-11-24 02:29:51.881746] [openram.modules.wordline_driver/__init__]: Creating wordline_driver wordline_driver
[2024-11-24 02:29:51.928293] [openram.modules.and2_dec/__init__]: Creating and2_dec and2_dec_0
[2024-11-24 02:29:51.956761] [openram.modules.precharge_array/__init__]: Creating sram_1rw0r0w_32_128_freepdk45_precharge_array
[2024-11-24 02:29:51.986887] [openram.modules.sense_amp_array/__init__]: Creating sram_1rw0r0w_32_128_freepdk45_sense_amp_array
[2024-11-24 02:29:52.011437] [openram.modules.column_mux_array/__init__]: Creating sram_1rw0r0w_32_128_freepdk45_column_mux_array
[2024-11-24 02:29:52.070671] [openram.modules.write_driver_array/__init__]: Creating sram_1rw0r0w_32_128_freepdk45_write_driver_array
[2024-11-24 02:29:52.171632] [openram.modules.pinvbuf/__init__]: creating pinvbuf pinvbuf
[2024-11-24 02:29:52.233360] [openram.modules.dff_array/__init__]: Creating sram_1rw0r0w_32_128_freepdk45_row_addr_dff rows=6 cols=1
[2024-11-24 02:29:52.237227] [openram.modules.dff_array/__init__]: Creating sram_1rw0r0w_32_128_freepdk45_col_addr_dff rows=1 cols=1
[2024-11-24 02:29:52.238499] [openram.modules.dff_array/__init__]: Creating sram_1rw0r0w_32_128_freepdk45_data_dff rows=1 cols=32
[2024-11-24 02:29:52.250926] [openram.modules.control_logic_base/__init__]: Creating control_logic_rw
[2024-11-24 02:29:52.251621] [openram.modules.dff_buf/__init__]: Creating sram_1rw0r0w_32_128_freepdk45_dff_buf
[2024-11-24 02:29:52.253686] [openram.modules.dff_buf_array/__init__]: Creating sram_1rw0r0w_32_128_freepdk45_dff_buf_array
[2024-11-24 02:29:52.254400] [openram.modules.dff_buf/__init__]: Creating sram_1rw0r0w_32_128_freepdk45_dff_buf_0
[2024-11-24 02:29:52.258159] [openram.modules.pand2/__init__]: Creating pand2 pand2
[2024-11-24 02:29:52.260934] [openram.modules.pdriver/__init__]: creating pdriver pdriver
[2024-11-24 02:29:52.266099] [openram.modules.pbuf/__init__]: creating pbuf with size of 64
[2024-11-24 02:29:52.278755] [openram.modules.pdriver/__init__]: creating pdriver pdriver_0
[2024-11-24 02:29:52.301718] [openram.modules.pdriver/__init__]: creating pdriver pdriver_1
[2024-11-24 02:29:52.310745] [openram.modules.pand3/__init__]: Creating pand3 pand3
[2024-11-24 02:29:52.313928] [openram.modules.pdriver/__init__]: creating pdriver pdriver_2
[2024-11-24 02:29:52.321679] [openram.modules.pand3/__init__]: Creating pand3 pand3_0
[2024-11-24 02:29:52.322463] [openram.modules.pdriver/__init__]: creating pdriver pdriver_3
[2024-11-24 02:29:52.329556] [openram.modules.pdriver/__init__]: creating pdriver pdriver_4
[2024-11-24 02:29:52.335111] [openram.modules.delay_chain/__init__]: creating delay chain [4, 4, 4, 4, 4, 4, 4, 4, 4]
[2024-11-24 02:29:52.365810] ** Submodules: 7.9 seconds
[2024-11-24 02:29:52.389714] ** Placement: 0.0 seconds
[2024-11-24 02:30:26.777093] [openram.base.hierarchy_layout/get_bbox]: Size: 116.21000000000001 x 114.735 with perimeter margin 0
[2024-11-24 02:30:26.803137] [openram.router.router_tech/__init__]: Minimum track width: 0.280
[2024-11-24 02:30:26.803701] [openram.router.router_tech/__init__]: Minimum track space: 0.140
[2024-11-24 02:30:26.804263] [openram.router.router_tech/__init__]: Minimum track wire width: 0.140
[2024-11-24 02:30:26.804732] [openram.router.signal_escape_router/route]: Running signal escape router...
[2024-11-24 02:30:46.804570] ** Routing: 54.4 seconds
[2024-11-24 02:30:46.807923] ** Verification: 0.0 seconds
[2024-11-24 02:30:46.808029] ** SRAM creation: 62.3 seconds
[2024-11-24 02:30:46.808092] SP: Writing to /home/sh4471/workplace/OpenRAM/out_files/sram_1rw0r0w_32_128_freepdk45/sram_1rw0r0w_32_128_freepdk45.sp
[2024-11-24 02:30:46.868377] [openram.characterizer.functional/__init__]: Random seed for functional simulation: 1732415446867944576
[2024-11-24 02:30:46.905604] ** Spice writing: 0.1 seconds
[2024-11-24 02:30:46.905706] DELAY: Writing stimulus...
[2024-11-24 02:30:47.191019] [openram.characterizer.delay/create_sen_and_bitline_path_measures]: self.bl_name = xsram_1rw0r0w_32_128_freepdk45.xbank0.bl_0_63
[2024-11-24 02:30:47.194070] ** DELAY: 0.3 seconds
[2024-11-24 02:30:47.253087] GDS: Writing to /home/sh4471/workplace/OpenRAM/out_files/sram_1rw0r0w_32_128_freepdk45/sram_1rw0r0w_32_128_freepdk45.gds
[2024-11-24 02:30:47.410827] ** GDS: 0.2 seconds
[2024-11-24 02:30:47.410965] LEF: Writing to /home/sh4471/workplace/OpenRAM/out_files/sram_1rw0r0w_32_128_freepdk45/sram_1rw0r0w_32_128_freepdk45.lef
[2024-11-24 02:30:47.421982] ** LEF: 0.0 seconds
[2024-11-24 02:30:47.422078] LVS: Writing to /home/sh4471/workplace/OpenRAM/out_files/sram_1rw0r0w_32_128_freepdk45/sram_1rw0r0w_32_128_freepdk45.lvs.sp
[2024-11-24 02:30:47.480121] ** LVS writing: 0.1 seconds
[2024-11-24 02:30:47.480236] LIB: Characterizing... 
[2024-11-24 02:30:47.481323] [openram.characterizer.lib/prepare_tables]: Slews: [0.00125 0.005   0.04   ]
[2024-11-24 02:30:47.482083] [openram.characterizer.lib/prepare_tables]: Loads: [0.052275 0.2091   0.8364  ]
[2024-11-24 02:30:47.482596] [openram.characterizer.lib/prepare_tables]: self.load_slews : [(np.float64(0.052275), np.float64(0.00125)), (np.float64(0.2091), np.float64(0.00125)), (np.float64(0.8364), np.float64(0.00125)), (np.float64(0.052275), np.float64(0.005)), (np.float64(0.2091), np.float64(0.005)), (np.float64(0.8364), np.float64(0.005)), (np.float64(0.052275), np.float64(0.04)), (np.float64(0.2091), np.float64(0.04)), (np.float64(0.8364), np.float64(0.04))]
[2024-11-24 02:30:47.483020] [openram.characterizer.lib/characterize_corners]: Characterizing corners: [('TT', 1.0, 25)]
[2024-11-24 02:30:47.483431] [openram.characterizer.lib/characterize_corners]: Corner: ('TT', 1.0, 25)
[2024-11-24 02:30:47.483900] [openram.characterizer.lib/characterize_corners]: Writing to /home/sh4471/workplace/OpenRAM/out_files/sram_1rw0r0w_32_128_freepdk45/sram_1rw0r0w_32_128_freepdk45_TT_1p0V_25C.lib
[2024-11-24 02:30:47.740135] [openram.characterizer.elmore/analytical_power]: Dynamic Power: 0.7609810883048884 mW
[2024-11-24 02:30:47.740791] [openram.characterizer.elmore/analytical_power]: Leakage Power: 0.004501 mW
[2024-11-24 02:30:47.741353] [openram.characterizer.elmore/get_lib_values]: Slew, Load, Delay(ns), Slew(ns)
[2024-11-24 02:30:47.742152] [openram.characterizer.elmore/get_lib_values]: 0.00125, 0.052275, 0.2857913688616071, 0.000716101171875
[2024-11-24 02:30:47.742887] [openram.characterizer.elmore/get_lib_values]: 0.00125, 0.2091, 0.28601190401785714, 0.0007381546875
[2024-11-24 02:30:47.743584] [openram.characterizer.elmore/get_lib_values]: 0.00125, 0.8364, 0.2868940446428571, 0.00082636875
[2024-11-24 02:30:47.744270] [openram.characterizer.elmore/get_lib_values]: 0.005, 0.052275, 0.2857913688616071, 0.000716101171875
[2024-11-24 02:30:47.744974] [openram.characterizer.elmore/get_lib_values]: 0.005, 0.2091, 0.28601190401785714, 0.0007381546875
[2024-11-24 02:30:47.745663] [openram.characterizer.elmore/get_lib_values]: 0.005, 0.8364, 0.2868940446428571, 0.00082636875
[2024-11-24 02:30:47.746344] [openram.characterizer.elmore/get_lib_values]: 0.04, 0.052275, 0.2857913688616071, 0.000716101171875
[2024-11-24 02:30:47.747027] [openram.characterizer.elmore/get_lib_values]: 0.04, 0.2091, 0.28601190401785714, 0.0007381546875
[2024-11-24 02:30:47.747714] [openram.characterizer.elmore/get_lib_values]: 0.04, 0.8364, 0.2868940446428571, 0.00082636875
[2024-11-24 02:30:47.751174] ** Characterization: 0.3 seconds
[2024-11-24 02:30:47.751352] Config: Writing to /home/sh4471/workplace/OpenRAM/out_files/sram_1rw0r0w_32_128_freepdk45/sram_1rw0r0w_32_128_freepdk45.py
[2024-11-24 02:30:47.751413] ** Config: 0.0 seconds
[2024-11-24 02:30:47.752251] Datasheet: Writing to /home/sh4471/workplace/OpenRAM/out_files/sram_1rw0r0w_32_128_freepdk45/sram_1rw0r0w_32_128_freepdk45.html
[2024-11-24 02:30:47.753596] ** Datasheet: 0.0 seconds
[2024-11-24 02:30:47.753666] Verilog: Writing to /home/sh4471/workplace/OpenRAM/out_files/sram_1rw0r0w_32_128_freepdk45/sram_1rw0r0w_32_128_freepdk45.v
[2024-11-24 02:30:47.753833] ** Verilog: 0.0 seconds
[2024-11-24 02:30:47.754307] [openram.globals/purge_temp]: Purging temp directory: /tmp/openram_sh4471_3981_temp/
[2024-11-24 02:30:47.754802] ** End: 63.3 seconds
