{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1410362226629 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Full Version " "Version 12.0 Build 178 05/31/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1410362226629 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 11 01:17:06 2014 " "Processing started: Thu Sep 11 01:17:06 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1410362226629 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1410362226629 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta MIPS32 -c MIPS32 " "Command: quartus_sta MIPS32 -c MIPS32" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1410362226630 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #4" {  } {  } 0 0 "qsta_default_script.tcl version: #4" 0 0 "" 0 0 1410362226672 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1410362226782 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1410362226809 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1410362226809 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "32 " "TimeQuest Timing Analyzer is analyzing 32 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "" 0 -1 1410362226968 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] " "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1410362227016 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1410362227016 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1410362227016 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1 1410362227016 ""}
{ "Info" "ISTA_SDC_FOUND" "MIPS32.sdc " "Reading SDC File: 'MIPS32.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1 1410362227022 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage\|MemRead_MEM " "Node: EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage\|MemRead_MEM was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1410362227032 "|MIPS32|EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|MemRead_MEM"}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1410362227051 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "" 0 0 1410362227062 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 64.621 " "Worst-case setup slack is 64.621" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1410362227090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1410362227090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   64.621         0.000 clock1  " "   64.621         0.000 clock1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1410362227090 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1410362227090 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.391 " "Worst-case hold slack is 0.391" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1410362227097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1410362227097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 clock1  " "    0.391         0.000 clock1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1410362227097 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1410362227097 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1410362227099 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1410362227100 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 37.620 " "Worst-case minimum pulse width slack is 37.620" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1410362227101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1410362227101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.620         0.000 clock1  " "   37.620         0.000 clock1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1410362227101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.778         0.000 altera_reserved_tck  " "   97.778         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1410362227101 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1410362227101 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1410362227291 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 64.621 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 64.621" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clock1\}\] " "-to_clock \[get_clocks \{clock1\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227303 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227303 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227303 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227303 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 64.621  " "Path #1: Setup slack is 64.621 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage\|Instruction_WB\[12\] " "From Node    : MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage\|Instruction_WB\[12\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[32\] " "To Node      : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[32\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clock1 " "Launch Clock : clock1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clock1 " "Latch Clock  : clock1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.900      2.900  R        clock network delay " "     2.900      2.900  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.150      0.250     uTco  MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage\|Instruction_WB\[12\] " "     3.150      0.250     uTco  MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage\|Instruction_WB\[12\]" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Instruction_WB[12] } "NODE_NAME" } } { "MEM_WB_Pipeline_Stage.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MEM_WB_Pipeline_Stage.v" 34 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.150      0.000 RR  CELL  MEM_WB_Pipeline_Stage\|Instruction_WB\[12\]\|regout " "     3.150      0.000 RR  CELL  MEM_WB_Pipeline_Stage\|Instruction_WB\[12\]\|regout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Instruction_WB[12] } "NODE_NAME" } } { "MEM_WB_Pipeline_Stage.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MEM_WB_Pipeline_Stage.v" 34 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.298      1.148 RR    IC  EX_Forward_Unit\|Data_Hazard_temp_2~0\|datab " "     4.298      1.148 RR    IC  EX_Forward_Unit\|Data_Hazard_temp_2~0\|datab" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_Forward_Unit:EX_Forward_Unit|Data_Hazard_temp_2~0 } "NODE_NAME" } } { "EX_Forward_Unit.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_Forward_Unit.v" 117 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.718      0.420 RR  CELL  EX_Forward_Unit\|Data_Hazard_temp_2~0\|combout " "     4.718      0.420 RR  CELL  EX_Forward_Unit\|Data_Hazard_temp_2~0\|combout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_Forward_Unit:EX_Forward_Unit|Data_Hazard_temp_2~0 } "NODE_NAME" } } { "EX_Forward_Unit.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_Forward_Unit.v" 117 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.397      0.679 RR    IC  EX_Forward_Unit\|ForwardB_EX~1\|datab " "     5.397      0.679 RR    IC  EX_Forward_Unit\|ForwardB_EX~1\|datab" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_Forward_Unit:EX_Forward_Unit|ForwardB_EX~1 } "NODE_NAME" } } { "EX_Forward_Unit.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_Forward_Unit.v" 25 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.816      0.419 RR  CELL  EX_Forward_Unit\|ForwardB_EX~1\|combout " "     5.816      0.419 RR  CELL  EX_Forward_Unit\|ForwardB_EX~1\|combout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_Forward_Unit:EX_Forward_Unit|ForwardB_EX~1 } "NODE_NAME" } } { "EX_Forward_Unit.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_Forward_Unit.v" 25 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.079      0.263 RR    IC  EX_Forward_Unit\|ForwardB_EX\[0\]\|datac " "     6.079      0.263 RR    IC  EX_Forward_Unit\|ForwardB_EX\[0\]\|datac" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_Forward_Unit:EX_Forward_Unit|ForwardB_EX[0] } "NODE_NAME" } } { "EX_Forward_Unit.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_Forward_Unit.v" 25 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.350      0.271 RR  CELL  EX_Forward_Unit\|ForwardB_EX\[0\]\|combout " "     6.350      0.271 RR  CELL  EX_Forward_Unit\|ForwardB_EX\[0\]\|combout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_Forward_Unit:EX_Forward_Unit|ForwardB_EX[0] } "NODE_NAME" } } { "EX_Forward_Unit.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_Forward_Unit.v" 25 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.629      0.279 RR    IC  EX_ALU_Mux\|ALU_Data_2_EX\[1\]~1\|datad " "     6.629      0.279 RR    IC  EX_ALU_Mux\|ALU_Data_2_EX\[1\]~1\|datad" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU_Mux:EX_ALU_Mux|ALU_Data_2_EX[1]~1 } "NODE_NAME" } } { "EX_ALU_Mux.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU_Mux.v" 12 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.779      0.150 RR  CELL  EX_ALU_Mux\|ALU_Data_2_EX\[1\]~1\|combout " "     6.779      0.150 RR  CELL  EX_ALU_Mux\|ALU_Data_2_EX\[1\]~1\|combout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU_Mux:EX_ALU_Mux|ALU_Data_2_EX[1]~1 } "NODE_NAME" } } { "EX_ALU_Mux.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU_Mux.v" 12 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.617      0.838 RR    IC  EX_ALU_Mux\|ALU_Data_2_EX\[2\]~7\|dataa " "     7.617      0.838 RR    IC  EX_ALU_Mux\|ALU_Data_2_EX\[2\]~7\|dataa" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU_Mux:EX_ALU_Mux|ALU_Data_2_EX[2]~7 } "NODE_NAME" } } { "EX_ALU_Mux.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU_Mux.v" 12 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.054      0.437 RR  CELL  EX_ALU_Mux\|ALU_Data_2_EX\[2\]~7\|combout " "     8.054      0.437 RR  CELL  EX_ALU_Mux\|ALU_Data_2_EX\[2\]~7\|combout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU_Mux:EX_ALU_Mux|ALU_Data_2_EX[2]~7 } "NODE_NAME" } } { "EX_ALU_Mux.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU_Mux.v" 12 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.296      0.242 RR    IC  EX_ALU_Mux\|ALU_Data_2_EX\[2\]~8\|datad " "     8.296      0.242 RR    IC  EX_ALU_Mux\|ALU_Data_2_EX\[2\]~8\|datad" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU_Mux:EX_ALU_Mux|ALU_Data_2_EX[2]~8 } "NODE_NAME" } } { "EX_ALU_Mux.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU_Mux.v" 12 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.446      0.150 RR  CELL  EX_ALU_Mux\|ALU_Data_2_EX\[2\]~8\|combout " "     8.446      0.150 RR  CELL  EX_ALU_Mux\|ALU_Data_2_EX\[2\]~8\|combout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU_Mux:EX_ALU_Mux|ALU_Data_2_EX[2]~8 } "NODE_NAME" } } { "EX_ALU_Mux.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU_Mux.v" 12 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.184      0.738 RR    IC  EX_ALU\|Mult0\|auto_generated\|mac_mult5\|dataa\[2\] " "     9.184      0.738 RR    IC  EX_ALU\|Mult0\|auto_generated\|mac_mult5\|dataa\[2\]" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|lpm_mult:Mult0|mult_l8t:auto_generated|mac_mult5 } "NODE_NAME" } } { "db/mult_l8t.tdf" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/db/mult_l8t.tdf" 57 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.847      2.663 RR  CELL  EX_ALU\|Mult0\|auto_generated\|mac_mult5\|dataout\[6\] " "    11.847      2.663 RR  CELL  EX_ALU\|Mult0\|auto_generated\|mac_mult5\|dataout\[6\]" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|lpm_mult:Mult0|mult_l8t:auto_generated|mac_mult5~DATAOUT2 } "NODE_NAME" } } { "db/mult_l8t.tdf" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/db/mult_l8t.tdf" 57 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.847      0.000 RR    IC  EX_ALU\|Mult0\|auto_generated\|mac_out6\|dataa\[6\] " "    11.847      0.000 RR    IC  EX_ALU\|Mult0\|auto_generated\|mac_out6\|dataa\[6\]" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|lpm_mult:Mult0|mult_l8t:auto_generated|mac_out6 } "NODE_NAME" } } { "db/mult_l8t.tdf" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/db/mult_l8t.tdf" 85 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.071      0.224 RR  CELL  EX_ALU\|Mult0\|auto_generated\|mac_out6\|dataout\[6\] " "    12.071      0.224 RR  CELL  EX_ALU\|Mult0\|auto_generated\|mac_out6\|dataout\[6\]" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|lpm_mult:Mult0|mult_l8t:auto_generated|mac_out6~DATAOUT2 } "NODE_NAME" } } { "db/mult_l8t.tdf" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/db/mult_l8t.tdf" 85 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.784      0.713 RR    IC  EX_ALU\|Mult0\|auto_generated\|op_2~4\|dataa " "    12.784      0.713 RR    IC  EX_ALU\|Mult0\|auto_generated\|op_2~4\|dataa" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|lpm_mult:Mult0|mult_l8t:auto_generated|op_2~4 } "NODE_NAME" } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.198      0.414 RR  CELL  EX_ALU\|Mult0\|auto_generated\|op_2~4\|cout " "    13.198      0.414 RR  CELL  EX_ALU\|Mult0\|auto_generated\|op_2~4\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|lpm_mult:Mult0|mult_l8t:auto_generated|op_2~5 } "NODE_NAME" } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.198      0.000 RR    IC  EX_ALU\|Mult0\|auto_generated\|op_2~6\|cin " "    13.198      0.000 RR    IC  EX_ALU\|Mult0\|auto_generated\|op_2~6\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|lpm_mult:Mult0|mult_l8t:auto_generated|op_2~6 } "NODE_NAME" } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.269      0.071 RF  CELL  EX_ALU\|Mult0\|auto_generated\|op_2~6\|cout " "    13.269      0.071 RF  CELL  EX_ALU\|Mult0\|auto_generated\|op_2~6\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|lpm_mult:Mult0|mult_l8t:auto_generated|op_2~7 } "NODE_NAME" } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.269      0.000 FF    IC  EX_ALU\|Mult0\|auto_generated\|op_2~8\|cin " "    13.269      0.000 FF    IC  EX_ALU\|Mult0\|auto_generated\|op_2~8\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|lpm_mult:Mult0|mult_l8t:auto_generated|op_2~8 } "NODE_NAME" } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.340      0.071 FR  CELL  EX_ALU\|Mult0\|auto_generated\|op_2~8\|cout " "    13.340      0.071 FR  CELL  EX_ALU\|Mult0\|auto_generated\|op_2~8\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|lpm_mult:Mult0|mult_l8t:auto_generated|op_2~9 } "NODE_NAME" } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.340      0.000 RR    IC  EX_ALU\|Mult0\|auto_generated\|op_2~10\|cin " "    13.340      0.000 RR    IC  EX_ALU\|Mult0\|auto_generated\|op_2~10\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|lpm_mult:Mult0|mult_l8t:auto_generated|op_2~10 } "NODE_NAME" } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.499      0.159 RF  CELL  EX_ALU\|Mult0\|auto_generated\|op_2~10\|cout " "    13.499      0.159 RF  CELL  EX_ALU\|Mult0\|auto_generated\|op_2~10\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|lpm_mult:Mult0|mult_l8t:auto_generated|op_2~11 } "NODE_NAME" } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.499      0.000 FF    IC  EX_ALU\|Mult0\|auto_generated\|op_2~12\|cin " "    13.499      0.000 FF    IC  EX_ALU\|Mult0\|auto_generated\|op_2~12\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|lpm_mult:Mult0|mult_l8t:auto_generated|op_2~12 } "NODE_NAME" } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.909      0.410 FF  CELL  EX_ALU\|Mult0\|auto_generated\|op_2~12\|combout " "    13.909      0.410 FF  CELL  EX_ALU\|Mult0\|auto_generated\|op_2~12\|combout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|lpm_mult:Mult0|mult_l8t:auto_generated|op_2~12 } "NODE_NAME" } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.368      0.459 FF    IC  EX_ALU\|Mult0\|auto_generated\|op_1~12\|dataa " "    14.368      0.459 FF    IC  EX_ALU\|Mult0\|auto_generated\|op_1~12\|dataa" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|lpm_mult:Mult0|mult_l8t:auto_generated|op_1~12 } "NODE_NAME" } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.872      0.504 FF  CELL  EX_ALU\|Mult0\|auto_generated\|op_1~12\|cout " "    14.872      0.504 FF  CELL  EX_ALU\|Mult0\|auto_generated\|op_1~12\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|lpm_mult:Mult0|mult_l8t:auto_generated|op_1~13 } "NODE_NAME" } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.872      0.000 FF    IC  EX_ALU\|Mult0\|auto_generated\|op_1~14\|cin " "    14.872      0.000 FF    IC  EX_ALU\|Mult0\|auto_generated\|op_1~14\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|lpm_mult:Mult0|mult_l8t:auto_generated|op_1~14 } "NODE_NAME" } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.282      0.410 FF  CELL  EX_ALU\|Mult0\|auto_generated\|op_1~14\|combout " "    15.282      0.410 FF  CELL  EX_ALU\|Mult0\|auto_generated\|op_1~14\|combout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|lpm_mult:Mult0|mult_l8t:auto_generated|op_1~14 } "NODE_NAME" } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.736      0.454 FF    IC  EX_ALU\|Mux6~2\|datac " "    15.736      0.454 FF    IC  EX_ALU\|Mux6~2\|datac" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|Mux6~2 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 31 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.007      0.271 FF  CELL  EX_ALU\|Mux6~2\|combout " "    16.007      0.271 FF  CELL  EX_ALU\|Mux6~2\|combout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|Mux6~2 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 31 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.488      0.481 FF    IC  EX_ALU\|Equal0~8\|dataa " "    16.488      0.481 FF    IC  EX_ALU\|Equal0~8\|dataa" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|Equal0~8 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 44 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.886      0.398 FR  CELL  EX_ALU\|Equal0~8\|combout " "    16.886      0.398 FR  CELL  EX_ALU\|Equal0~8\|combout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|Equal0~8 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 44 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.138      0.252 RR    IC  EX_ALU\|Equal0~9\|datad " "    17.138      0.252 RR    IC  EX_ALU\|Equal0~9\|datad" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|Equal0~9 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 44 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.288      0.150 RR  CELL  EX_ALU\|Equal0~9\|combout " "    17.288      0.150 RR  CELL  EX_ALU\|Equal0~9\|combout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|Equal0~9 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 44 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.540      0.252 RR    IC  EX_ALU\|Equal0~10\|datac " "    17.540      0.252 RR    IC  EX_ALU\|Equal0~10\|datac" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|Equal0~10 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 44 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.815      0.275 RR  CELL  EX_ALU\|Equal0~10\|combout " "    17.815      0.275 RR  CELL  EX_ALU\|Equal0~10\|combout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|Equal0~10 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 44 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.078      0.263 RR    IC  auto_signaltap_0\|sld_signaltap_body\|acq_trigger_in_reg\[32\]~feeder\|datad " "    18.078      0.263 RR    IC  auto_signaltap_0\|sld_signaltap_body\|acq_trigger_in_reg\[32\]~feeder\|datad" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[32]~feeder } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "d:/altera/12.0/quartus/libraries/megafunctions/sld_signaltap.vhd" 1055 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.227      0.149 RR  CELL  auto_signaltap_0\|sld_signaltap_body\|acq_trigger_in_reg\[32\]~feeder\|combout " "    18.227      0.149 RR  CELL  auto_signaltap_0\|sld_signaltap_body\|acq_trigger_in_reg\[32\]~feeder\|combout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[32]~feeder } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "d:/altera/12.0/quartus/libraries/megafunctions/sld_signaltap.vhd" 1055 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.227      0.000 RR    IC  auto_signaltap_0\|sld_signaltap_body\|acq_trigger_in_reg\[32\]\|datain " "    18.227      0.000 RR    IC  auto_signaltap_0\|sld_signaltap_body\|acq_trigger_in_reg\[32\]\|datain" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[32] } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "d:/altera/12.0/quartus/libraries/megafunctions/sld_signaltap.vhd" 1055 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.311      0.084 RR  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[32\] " "    18.311      0.084 RR  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[32\]" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[32] } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "d:/altera/12.0/quartus/libraries/megafunctions/sld_signaltap.vhd" 1055 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    80.000     80.000           latch edge time " "    80.000     80.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    82.896      2.896  R        clock network delay " "    82.896      2.896  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    82.932      0.036     uTsu  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[32\] " "    82.932      0.036     uTsu  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[32\]" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[32] } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "d:/altera/12.0/quartus/libraries/megafunctions/sld_signaltap.vhd" 1055 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    18.311 " "Data Arrival Time  :    18.311" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    82.932 " "Data Required Time :    82.932" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    64.621  " "Slack              :    64.621 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227304 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227304 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.391 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.391" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clock1\}\] " "-to_clock \[get_clocks \{clock1\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227319 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227319 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227319 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227319 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.391  " "Path #1: Hold slack is 0.391 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227320 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : IF_PC_Reg:IF_PC_Reg\|PC_IF\[0\] " "From Node    : IF_PC_Reg:IF_PC_Reg\|PC_IF\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227320 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : IF_PC_Reg:IF_PC_Reg\|PC_IF\[0\] " "To Node      : IF_PC_Reg:IF_PC_Reg\|PC_IF\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227320 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clock1 " "Launch Clock : clock1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227320 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clock1 " "Latch Clock  : clock1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227320 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227320 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227320 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227320 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227320 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227320 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227320 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.899      2.899  R        clock network delay " "     2.899      2.899  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227320 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.149      0.250     uTco  IF_PC_Reg:IF_PC_Reg\|PC_IF\[0\] " "     3.149      0.250     uTco  IF_PC_Reg:IF_PC_Reg\|PC_IF\[0\]" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IF_PC_Reg:IF_PC_Reg|PC_IF[0] } "NODE_NAME" } } { "IF_PC_Reg.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/IF_PC_Reg.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227320 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.149      0.000 RR  CELL  IF_PC_Reg\|PC_IF\[0\]\|regout " "     3.149      0.000 RR  CELL  IF_PC_Reg\|PC_IF\[0\]\|regout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IF_PC_Reg:IF_PC_Reg|PC_IF[0] } "NODE_NAME" } } { "IF_PC_Reg.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/IF_PC_Reg.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227320 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.149      0.000 RR    IC  IF_PC_Mux\|Mux31~0\|datac " "     3.149      0.000 RR    IC  IF_PC_Mux\|Mux31~0\|datac" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IF_PC_Mux:IF_PC_Mux|Mux31~0 } "NODE_NAME" } } { "IF_PC_Mux.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/IF_PC_Mux.v" 27 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227320 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.472      0.323 RR  CELL  IF_PC_Mux\|Mux31~0\|combout " "     3.472      0.323 RR  CELL  IF_PC_Mux\|Mux31~0\|combout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IF_PC_Mux:IF_PC_Mux|Mux31~0 } "NODE_NAME" } } { "IF_PC_Mux.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/IF_PC_Mux.v" 27 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227320 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.472      0.000 RR    IC  IF_PC_Reg\|PC_IF\[0\]\|datain " "     3.472      0.000 RR    IC  IF_PC_Reg\|PC_IF\[0\]\|datain" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IF_PC_Reg:IF_PC_Reg|PC_IF[0] } "NODE_NAME" } } { "IF_PC_Reg.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/IF_PC_Reg.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227320 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.556      0.084 RR  CELL  IF_PC_Reg:IF_PC_Reg\|PC_IF\[0\] " "     3.556      0.084 RR  CELL  IF_PC_Reg:IF_PC_Reg\|PC_IF\[0\]" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IF_PC_Reg:IF_PC_Reg|PC_IF[0] } "NODE_NAME" } } { "IF_PC_Reg.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/IF_PC_Reg.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227320 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227320 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227320 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227320 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227320 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227320 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227320 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.899      2.899  R        clock network delay " "     2.899      2.899  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227320 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.165      0.266      uTh  IF_PC_Reg:IF_PC_Reg\|PC_IF\[0\] " "     3.165      0.266      uTh  IF_PC_Reg:IF_PC_Reg\|PC_IF\[0\]" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IF_PC_Reg:IF_PC_Reg|PC_IF[0] } "NODE_NAME" } } { "IF_PC_Reg.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/IF_PC_Reg.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227320 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227320 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.556 " "Data Arrival Time  :     3.556" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227320 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.165 " "Data Required Time :     3.165" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227320 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.391  " "Slack              :     0.391 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227320 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227320 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227320 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227320 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 37.620 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 37.620" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{clock1\}\] " "Targets: \[get_clocks \{clock1\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410362227327 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410362227327 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410362227327 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410362227327 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 37.620  " "Path #1: slack is 37.620 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410362227327 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qp14:auto_generated\|ram_block1a0~porta_address_reg0 " "Node             : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qp14:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410362227327 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : clock1 " "Clock            : clock1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410362227327 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410362227327 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410362227327 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410362227327 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410362227327 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410362227327 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410362227327 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410362227327 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410362227327 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           CLOCK_50 " "     0.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410362227327 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.989      0.989 RR  CELL  CLOCK_50\|combout " "     0.989      0.989 RR  CELL  CLOCK_50\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410362227327 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.103      0.114 RR    IC  CLOCK_50~clkctrl\|inclk\[0\] " "     1.103      0.114 RR    IC  CLOCK_50~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410362227327 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.103      0.000 RR  CELL  CLOCK_50~clkctrl\|outclk " "     1.103      0.000 RR  CELL  CLOCK_50~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410362227327 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.289      1.186 RR    IC  auto_signaltap_0\|sld_signaltap_body\|\\stp_non_zero_ram_gen:stp_buffer_ram\|auto_generated\|ram_block1a0\|clk0 " "     2.289      1.186 RR    IC  auto_signaltap_0\|sld_signaltap_body\|\\stp_non_zero_ram_gen:stp_buffer_ram\|auto_generated\|ram_block1a0\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410362227327 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.950      0.661 RR  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qp14:auto_generated\|ram_block1a0~porta_address_reg0 " "     2.950      0.661 RR  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qp14:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410362227327 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410362227327 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410362227327 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410362227327 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410362227327 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410362227327 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000     40.000           launch edge time " "    40.000     40.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410362227327 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000      0.000           source latency " "    40.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410362227327 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000      0.000           CLOCK_50 " "    40.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410362227327 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.989      0.989 FF  CELL  CLOCK_50\|combout " "    40.989      0.989 FF  CELL  CLOCK_50\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410362227327 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    41.103      0.114 FF    IC  CLOCK_50~clkctrl\|inclk\[0\] " "    41.103      0.114 FF    IC  CLOCK_50~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410362227327 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    41.103      0.000 FF  CELL  CLOCK_50~clkctrl\|outclk " "    41.103      0.000 FF  CELL  CLOCK_50~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410362227327 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    42.289      1.186 FF    IC  auto_signaltap_0\|sld_signaltap_body\|\\stp_non_zero_ram_gen:stp_buffer_ram\|auto_generated\|ram_block1a0\|clk0 " "    42.289      1.186 FF    IC  auto_signaltap_0\|sld_signaltap_body\|\\stp_non_zero_ram_gen:stp_buffer_ram\|auto_generated\|ram_block1a0\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410362227327 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    42.950      0.661 FF  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qp14:auto_generated\|ram_block1a0~porta_address_reg0 " "    42.950      0.661 FF  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qp14:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410362227327 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410362227327 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     2.380 " "Required Width   :     2.380" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410362227327 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    40.000 " "Actual Width     :    40.000" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410362227327 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    37.620 " "Slack            :    37.620" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410362227327 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410362227327 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410362227327 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410362227327 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 97.778 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 97.778" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{altera_reserved_tck\}\] " "Targets: \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410362227328 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410362227328 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410362227328 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410362227328 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 97.778  " "Path #1: slack is 97.778 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410362227328 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : altera_reserved_tck " "Node             : altera_reserved_tck" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410362227328 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : altera_reserved_tck " "Clock            : altera_reserved_tck" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410362227328 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Port Rate " "Type             : Port Rate" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410362227328 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     2.222 " "Required Width   :     2.222" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410362227328 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :   100.000 " "Actual Width     :   100.000" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410362227328 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    97.778 " "Slack            :    97.778" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410362227328 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410362227328 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410362227328 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410362227328 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "" 0 0 1410362227328 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage\|MemRead_MEM " "Node: EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage\|MemRead_MEM was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1410362227410 "|MIPS32|EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|MemRead_MEM"}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 73.710 " "Worst-case setup slack is 73.710" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1410362227438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1410362227438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   73.710         0.000 clock1  " "   73.710         0.000 clock1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1410362227438 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1410362227438 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.215 " "Worst-case hold slack is 0.215" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1410362227448 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1410362227448 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 clock1  " "    0.215         0.000 clock1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1410362227448 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1410362227448 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1410362227451 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1410362227453 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 37.620 " "Worst-case minimum pulse width slack is 37.620" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1410362227456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1410362227456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.620         0.000 clock1  " "   37.620         0.000 clock1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1410362227456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.778         0.000 altera_reserved_tck  " "   97.778         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1410362227456 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1410362227456 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1410362227606 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 73.710 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 73.710" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clock1\}\] " "-to_clock \[get_clocks \{clock1\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227627 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227627 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227627 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227627 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 73.710  " "Path #1: Setup slack is 73.710 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage\|Instruction_WB\[12\] " "From Node    : MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage\|Instruction_WB\[12\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[32\] " "To Node      : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[32\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clock1 " "Launch Clock : clock1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clock1 " "Latch Clock  : clock1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.814      1.814  R        clock network delay " "     1.814      1.814  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.955      0.141     uTco  MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage\|Instruction_WB\[12\] " "     1.955      0.141     uTco  MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage\|Instruction_WB\[12\]" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Instruction_WB[12] } "NODE_NAME" } } { "MEM_WB_Pipeline_Stage.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MEM_WB_Pipeline_Stage.v" 34 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.955      0.000 RR  CELL  MEM_WB_Pipeline_Stage\|Instruction_WB\[12\]\|regout " "     1.955      0.000 RR  CELL  MEM_WB_Pipeline_Stage\|Instruction_WB\[12\]\|regout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Instruction_WB[12] } "NODE_NAME" } } { "MEM_WB_Pipeline_Stage.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MEM_WB_Pipeline_Stage.v" 34 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.511      0.556 RR    IC  EX_Forward_Unit\|Data_Hazard_temp_2~0\|datab " "     2.511      0.556 RR    IC  EX_Forward_Unit\|Data_Hazard_temp_2~0\|datab" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_Forward_Unit:EX_Forward_Unit|Data_Hazard_temp_2~0 } "NODE_NAME" } } { "EX_Forward_Unit.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_Forward_Unit.v" 117 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.686      0.175 RR  CELL  EX_Forward_Unit\|Data_Hazard_temp_2~0\|combout " "     2.686      0.175 RR  CELL  EX_Forward_Unit\|Data_Hazard_temp_2~0\|combout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_Forward_Unit:EX_Forward_Unit|Data_Hazard_temp_2~0 } "NODE_NAME" } } { "EX_Forward_Unit.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_Forward_Unit.v" 117 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.982      0.296 RR    IC  EX_Forward_Unit\|ForwardB_EX~1\|datab " "     2.982      0.296 RR    IC  EX_Forward_Unit\|ForwardB_EX~1\|datab" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_Forward_Unit:EX_Forward_Unit|ForwardB_EX~1 } "NODE_NAME" } } { "EX_Forward_Unit.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_Forward_Unit.v" 25 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.162      0.180 RR  CELL  EX_Forward_Unit\|ForwardB_EX~1\|combout " "     3.162      0.180 RR  CELL  EX_Forward_Unit\|ForwardB_EX~1\|combout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_Forward_Unit:EX_Forward_Unit|ForwardB_EX~1 } "NODE_NAME" } } { "EX_Forward_Unit.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_Forward_Unit.v" 25 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.275      0.113 RR    IC  EX_Forward_Unit\|ForwardB_EX\[0\]\|datac " "     3.275      0.113 RR    IC  EX_Forward_Unit\|ForwardB_EX\[0\]\|datac" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_Forward_Unit:EX_Forward_Unit|ForwardB_EX[0] } "NODE_NAME" } } { "EX_Forward_Unit.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_Forward_Unit.v" 25 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.382      0.107 RR  CELL  EX_Forward_Unit\|ForwardB_EX\[0\]\|combout " "     3.382      0.107 RR  CELL  EX_Forward_Unit\|ForwardB_EX\[0\]\|combout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_Forward_Unit:EX_Forward_Unit|ForwardB_EX[0] } "NODE_NAME" } } { "EX_Forward_Unit.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_Forward_Unit.v" 25 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.506      0.124 RR    IC  EX_ALU_Mux\|ALU_Data_2_EX\[1\]~0\|datad " "     3.506      0.124 RR    IC  EX_ALU_Mux\|ALU_Data_2_EX\[1\]~0\|datad" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU_Mux:EX_ALU_Mux|ALU_Data_2_EX[1]~0 } "NODE_NAME" } } { "EX_ALU_Mux.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU_Mux.v" 12 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.565      0.059 RF  CELL  EX_ALU_Mux\|ALU_Data_2_EX\[1\]~0\|combout " "     3.565      0.059 RF  CELL  EX_ALU_Mux\|ALU_Data_2_EX\[1\]~0\|combout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU_Mux:EX_ALU_Mux|ALU_Data_2_EX[1]~0 } "NODE_NAME" } } { "EX_ALU_Mux.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU_Mux.v" 12 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.938      0.373 FF    IC  EX_ALU_Mux\|ALU_Data_2_EX\[4\]~12\|dataa " "     3.938      0.373 FF    IC  EX_ALU_Mux\|ALU_Data_2_EX\[4\]~12\|dataa" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU_Mux:EX_ALU_Mux|ALU_Data_2_EX[4]~12 } "NODE_NAME" } } { "EX_ALU_Mux.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU_Mux.v" 12 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.118      0.180 FF  CELL  EX_ALU_Mux\|ALU_Data_2_EX\[4\]~12\|combout " "     4.118      0.180 FF  CELL  EX_ALU_Mux\|ALU_Data_2_EX\[4\]~12\|combout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU_Mux:EX_ALU_Mux|ALU_Data_2_EX[4]~12 } "NODE_NAME" } } { "EX_ALU_Mux.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU_Mux.v" 12 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.226      0.108 FF    IC  EX_ALU_Mux\|ALU_Data_2_EX\[4\]~13\|datad " "     4.226      0.108 FF    IC  EX_ALU_Mux\|ALU_Data_2_EX\[4\]~13\|datad" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU_Mux:EX_ALU_Mux|ALU_Data_2_EX[4]~13 } "NODE_NAME" } } { "EX_ALU_Mux.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU_Mux.v" 12 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.285      0.059 FF  CELL  EX_ALU_Mux\|ALU_Data_2_EX\[4\]~13\|combout " "     4.285      0.059 FF  CELL  EX_ALU_Mux\|ALU_Data_2_EX\[4\]~13\|combout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU_Mux:EX_ALU_Mux|ALU_Data_2_EX[4]~13 } "NODE_NAME" } } { "EX_ALU_Mux.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU_Mux.v" 12 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.852      0.567 FF    IC  EX_ALU\|Add0~8\|datab " "     4.852      0.567 FF    IC  EX_ALU\|Add0~8\|datab" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|Add0~8 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 32 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.995      0.143 FF  CELL  EX_ALU\|Add0~8\|cout " "     4.995      0.143 FF  CELL  EX_ALU\|Add0~8\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|Add0~9 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 32 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.995      0.000 FF    IC  EX_ALU\|Add0~10\|cin " "     4.995      0.000 FF    IC  EX_ALU\|Add0~10\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|Add0~10 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 32 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.030      0.035 FR  CELL  EX_ALU\|Add0~10\|cout " "     5.030      0.035 FR  CELL  EX_ALU\|Add0~10\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|Add0~11 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 32 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.030      0.000 RR    IC  EX_ALU\|Add0~12\|cin " "     5.030      0.000 RR    IC  EX_ALU\|Add0~12\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|Add0~12 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 32 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.065      0.035 RF  CELL  EX_ALU\|Add0~12\|cout " "     5.065      0.035 RF  CELL  EX_ALU\|Add0~12\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|Add0~13 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 32 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.065      0.000 FF    IC  EX_ALU\|Add0~14\|cin " "     5.065      0.000 FF    IC  EX_ALU\|Add0~14\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|Add0~14 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 32 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.159      0.094 FR  CELL  EX_ALU\|Add0~14\|cout " "     5.159      0.094 FR  CELL  EX_ALU\|Add0~14\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|Add0~15 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 32 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.159      0.000 RR    IC  EX_ALU\|Add0~16\|cin " "     5.159      0.000 RR    IC  EX_ALU\|Add0~16\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|Add0~16 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 32 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.194      0.035 RF  CELL  EX_ALU\|Add0~16\|cout " "     5.194      0.035 RF  CELL  EX_ALU\|Add0~16\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|Add0~17 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 32 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.194      0.000 FF    IC  EX_ALU\|Add0~18\|cin " "     5.194      0.000 FF    IC  EX_ALU\|Add0~18\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|Add0~18 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 32 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.229      0.035 FR  CELL  EX_ALU\|Add0~18\|cout " "     5.229      0.035 FR  CELL  EX_ALU\|Add0~18\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|Add0~19 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 32 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.229      0.000 RR    IC  EX_ALU\|Add0~20\|cin " "     5.229      0.000 RR    IC  EX_ALU\|Add0~20\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|Add0~20 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 32 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.264      0.035 RF  CELL  EX_ALU\|Add0~20\|cout " "     5.264      0.035 RF  CELL  EX_ALU\|Add0~20\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|Add0~21 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 32 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.264      0.000 FF    IC  EX_ALU\|Add0~22\|cin " "     5.264      0.000 FF    IC  EX_ALU\|Add0~22\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|Add0~22 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 32 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.299      0.035 FR  CELL  EX_ALU\|Add0~22\|cout " "     5.299      0.035 FR  CELL  EX_ALU\|Add0~22\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|Add0~23 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 32 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.299      0.000 RR    IC  EX_ALU\|Add0~24\|cin " "     5.299      0.000 RR    IC  EX_ALU\|Add0~24\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|Add0~24 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 32 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.334      0.035 RF  CELL  EX_ALU\|Add0~24\|cout " "     5.334      0.035 RF  CELL  EX_ALU\|Add0~24\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|Add0~25 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 32 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.334      0.000 FF    IC  EX_ALU\|Add0~26\|cin " "     5.334      0.000 FF    IC  EX_ALU\|Add0~26\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|Add0~26 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 32 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.369      0.035 FR  CELL  EX_ALU\|Add0~26\|cout " "     5.369      0.035 FR  CELL  EX_ALU\|Add0~26\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|Add0~27 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 32 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.369      0.000 RR    IC  EX_ALU\|Add0~28\|cin " "     5.369      0.000 RR    IC  EX_ALU\|Add0~28\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|Add0~28 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 32 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.404      0.035 RF  CELL  EX_ALU\|Add0~28\|cout " "     5.404      0.035 RF  CELL  EX_ALU\|Add0~28\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|Add0~29 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 32 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.404      0.000 FF    IC  EX_ALU\|Add0~30\|cin " "     5.404      0.000 FF    IC  EX_ALU\|Add0~30\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|Add0~30 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 32 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.491      0.087 FR  CELL  EX_ALU\|Add0~30\|cout " "     5.491      0.087 FR  CELL  EX_ALU\|Add0~30\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|Add0~31 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 32 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.491      0.000 RR    IC  EX_ALU\|Add0~32\|cin " "     5.491      0.000 RR    IC  EX_ALU\|Add0~32\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|Add0~32 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 32 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.526      0.035 RF  CELL  EX_ALU\|Add0~32\|cout " "     5.526      0.035 RF  CELL  EX_ALU\|Add0~32\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|Add0~33 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 32 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.526      0.000 FF    IC  EX_ALU\|Add0~34\|cin " "     5.526      0.000 FF    IC  EX_ALU\|Add0~34\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|Add0~34 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 32 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.561      0.035 FR  CELL  EX_ALU\|Add0~34\|cout " "     5.561      0.035 FR  CELL  EX_ALU\|Add0~34\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|Add0~35 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 32 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.561      0.000 RR    IC  EX_ALU\|Add0~36\|cin " "     5.561      0.000 RR    IC  EX_ALU\|Add0~36\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|Add0~36 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 32 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.596      0.035 RF  CELL  EX_ALU\|Add0~36\|cout " "     5.596      0.035 RF  CELL  EX_ALU\|Add0~36\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|Add0~37 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 32 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.596      0.000 FF    IC  EX_ALU\|Add0~38\|cin " "     5.596      0.000 FF    IC  EX_ALU\|Add0~38\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|Add0~38 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 32 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.631      0.035 FR  CELL  EX_ALU\|Add0~38\|cout " "     5.631      0.035 FR  CELL  EX_ALU\|Add0~38\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|Add0~39 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 32 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.631      0.000 RR    IC  EX_ALU\|Add0~40\|cin " "     5.631      0.000 RR    IC  EX_ALU\|Add0~40\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|Add0~40 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 32 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.666      0.035 RF  CELL  EX_ALU\|Add0~40\|cout " "     5.666      0.035 RF  CELL  EX_ALU\|Add0~40\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|Add0~41 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 32 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.666      0.000 FF    IC  EX_ALU\|Add0~42\|cin " "     5.666      0.000 FF    IC  EX_ALU\|Add0~42\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|Add0~42 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 32 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.701      0.035 FR  CELL  EX_ALU\|Add0~42\|cout " "     5.701      0.035 FR  CELL  EX_ALU\|Add0~42\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|Add0~43 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 32 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.701      0.000 RR    IC  EX_ALU\|Add0~44\|cin " "     5.701      0.000 RR    IC  EX_ALU\|Add0~44\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|Add0~44 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 32 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.736      0.035 RF  CELL  EX_ALU\|Add0~44\|cout " "     5.736      0.035 RF  CELL  EX_ALU\|Add0~44\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|Add0~45 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 32 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.736      0.000 FF    IC  EX_ALU\|Add0~46\|cin " "     5.736      0.000 FF    IC  EX_ALU\|Add0~46\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|Add0~46 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 32 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.830      0.094 FR  CELL  EX_ALU\|Add0~46\|cout " "     5.830      0.094 FR  CELL  EX_ALU\|Add0~46\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|Add0~47 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 32 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.830      0.000 RR    IC  EX_ALU\|Add0~48\|cin " "     5.830      0.000 RR    IC  EX_ALU\|Add0~48\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|Add0~48 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 32 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.865      0.035 RF  CELL  EX_ALU\|Add0~48\|cout " "     5.865      0.035 RF  CELL  EX_ALU\|Add0~48\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|Add0~49 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 32 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.865      0.000 FF    IC  EX_ALU\|Add0~50\|cin " "     5.865      0.000 FF    IC  EX_ALU\|Add0~50\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|Add0~50 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 32 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.900      0.035 FR  CELL  EX_ALU\|Add0~50\|cout " "     5.900      0.035 FR  CELL  EX_ALU\|Add0~50\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|Add0~51 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 32 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.900      0.000 RR    IC  EX_ALU\|Add0~52\|cin " "     5.900      0.000 RR    IC  EX_ALU\|Add0~52\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|Add0~52 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 32 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.935      0.035 RF  CELL  EX_ALU\|Add0~52\|cout " "     5.935      0.035 RF  CELL  EX_ALU\|Add0~52\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|Add0~53 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 32 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.935      0.000 FF    IC  EX_ALU\|Add0~54\|cin " "     5.935      0.000 FF    IC  EX_ALU\|Add0~54\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|Add0~54 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 32 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.970      0.035 FR  CELL  EX_ALU\|Add0~54\|cout " "     5.970      0.035 FR  CELL  EX_ALU\|Add0~54\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|Add0~55 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 32 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.970      0.000 RR    IC  EX_ALU\|Add0~56\|cin " "     5.970      0.000 RR    IC  EX_ALU\|Add0~56\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|Add0~56 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 32 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.005      0.035 RF  CELL  EX_ALU\|Add0~56\|cout " "     6.005      0.035 RF  CELL  EX_ALU\|Add0~56\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|Add0~57 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 32 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.005      0.000 FF    IC  EX_ALU\|Add0~58\|cin " "     6.005      0.000 FF    IC  EX_ALU\|Add0~58\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|Add0~58 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 32 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.040      0.035 FR  CELL  EX_ALU\|Add0~58\|cout " "     6.040      0.035 FR  CELL  EX_ALU\|Add0~58\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|Add0~59 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 32 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.040      0.000 RR    IC  EX_ALU\|Add0~60\|cin " "     6.040      0.000 RR    IC  EX_ALU\|Add0~60\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|Add0~60 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 32 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.075      0.035 RF  CELL  EX_ALU\|Add0~60\|cout " "     6.075      0.035 RF  CELL  EX_ALU\|Add0~60\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|Add0~61 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 32 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.075      0.000 FF    IC  EX_ALU\|Add0~62\|cin " "     6.075      0.000 FF    IC  EX_ALU\|Add0~62\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|Add0~62 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 32 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.245      0.170 FF  CELL  EX_ALU\|Add0~62\|combout " "     6.245      0.170 FF  CELL  EX_ALU\|Add0~62\|combout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|Add0~62 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 32 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.691      0.446 FF    IC  EX_ALU\|Mux0~0\|datac " "     6.691      0.446 FF    IC  EX_ALU\|Mux0~0\|datac" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|Mux0~0 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 31 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.798      0.107 FF  CELL  EX_ALU\|Mux0~0\|combout " "     6.798      0.107 FF  CELL  EX_ALU\|Mux0~0\|combout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|Mux0~0 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 31 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.903      0.105 FF    IC  EX_ALU\|Mux0~1\|datad " "     6.903      0.105 FF    IC  EX_ALU\|Mux0~1\|datad" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|Mux0~1 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 31 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.962      0.059 FF  CELL  EX_ALU\|Mux0~1\|combout " "     6.962      0.059 FF  CELL  EX_ALU\|Mux0~1\|combout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|Mux0~1 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 31 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.282      0.320 FF    IC  EX_ALU\|Mux0~2\|datac " "     7.282      0.320 FF    IC  EX_ALU\|Mux0~2\|datac" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|Mux0~2 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 31 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.389      0.107 FF  CELL  EX_ALU\|Mux0~2\|combout " "     7.389      0.107 FF  CELL  EX_ALU\|Mux0~2\|combout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|Mux0~2 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 31 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.502      0.113 FF    IC  EX_ALU\|Equal0~9\|datab " "     7.502      0.113 FF    IC  EX_ALU\|Equal0~9\|datab" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|Equal0~9 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 44 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.677      0.175 FR  CELL  EX_ALU\|Equal0~9\|combout " "     7.677      0.175 FR  CELL  EX_ALU\|Equal0~9\|combout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|Equal0~9 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 44 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.783      0.106 RR    IC  EX_ALU\|Equal0~10\|datac " "     7.783      0.106 RR    IC  EX_ALU\|Equal0~10\|datac" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|Equal0~10 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 44 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.916      0.133 RR  CELL  EX_ALU\|Equal0~10\|combout " "     7.916      0.133 RR  CELL  EX_ALU\|Equal0~10\|combout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|Equal0~10 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 44 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.031      0.115 RR    IC  auto_signaltap_0\|sld_signaltap_body\|acq_trigger_in_reg\[32\]~feeder\|datad " "     8.031      0.115 RR    IC  auto_signaltap_0\|sld_signaltap_body\|acq_trigger_in_reg\[32\]~feeder\|datad" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[32]~feeder } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "d:/altera/12.0/quartus/libraries/megafunctions/sld_signaltap.vhd" 1055 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.090      0.059 RR  CELL  auto_signaltap_0\|sld_signaltap_body\|acq_trigger_in_reg\[32\]~feeder\|combout " "     8.090      0.059 RR  CELL  auto_signaltap_0\|sld_signaltap_body\|acq_trigger_in_reg\[32\]~feeder\|combout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[32]~feeder } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "d:/altera/12.0/quartus/libraries/megafunctions/sld_signaltap.vhd" 1055 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.090      0.000 RR    IC  auto_signaltap_0\|sld_signaltap_body\|acq_trigger_in_reg\[32\]\|datain " "     8.090      0.000 RR    IC  auto_signaltap_0\|sld_signaltap_body\|acq_trigger_in_reg\[32\]\|datain" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[32] } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "d:/altera/12.0/quartus/libraries/megafunctions/sld_signaltap.vhd" 1055 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.132      0.042 RR  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[32\] " "     8.132      0.042 RR  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[32\]" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[32] } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "d:/altera/12.0/quartus/libraries/megafunctions/sld_signaltap.vhd" 1055 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    80.000     80.000           latch edge time " "    80.000     80.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    81.810      1.810  R        clock network delay " "    81.810      1.810  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    81.842      0.032     uTsu  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[32\] " "    81.842      0.032     uTsu  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[32\]" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[32] } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "d:/altera/12.0/quartus/libraries/megafunctions/sld_signaltap.vhd" 1055 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     8.132 " "Data Arrival Time  :     8.132" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    81.842 " "Data Required Time :    81.842" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    73.710  " "Slack              :    73.710 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227629 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227629 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.215 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.215" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clock1\}\] " "-to_clock \[get_clocks \{clock1\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227645 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227645 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227645 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227645 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.215  " "Path #1: Hold slack is 0.215 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227646 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : IF_PC_Reg:IF_PC_Reg\|PC_IF\[0\] " "From Node    : IF_PC_Reg:IF_PC_Reg\|PC_IF\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227646 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : IF_PC_Reg:IF_PC_Reg\|PC_IF\[0\] " "To Node      : IF_PC_Reg:IF_PC_Reg\|PC_IF\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227646 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clock1 " "Launch Clock : clock1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227646 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clock1 " "Latch Clock  : clock1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227646 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227646 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227646 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227646 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227646 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227646 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227646 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.814      1.814  R        clock network delay " "     1.814      1.814  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227646 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.955      0.141     uTco  IF_PC_Reg:IF_PC_Reg\|PC_IF\[0\] " "     1.955      0.141     uTco  IF_PC_Reg:IF_PC_Reg\|PC_IF\[0\]" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IF_PC_Reg:IF_PC_Reg|PC_IF[0] } "NODE_NAME" } } { "IF_PC_Reg.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/IF_PC_Reg.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227646 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.955      0.000 RR  CELL  IF_PC_Reg\|PC_IF\[0\]\|regout " "     1.955      0.000 RR  CELL  IF_PC_Reg\|PC_IF\[0\]\|regout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IF_PC_Reg:IF_PC_Reg|PC_IF[0] } "NODE_NAME" } } { "IF_PC_Reg.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/IF_PC_Reg.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227646 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.955      0.000 RR    IC  IF_PC_Mux\|Mux31~0\|datac " "     1.955      0.000 RR    IC  IF_PC_Mux\|Mux31~0\|datac" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IF_PC_Mux:IF_PC_Mux|Mux31~0 } "NODE_NAME" } } { "IF_PC_Mux.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/IF_PC_Mux.v" 27 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227646 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.139      0.184 RR  CELL  IF_PC_Mux\|Mux31~0\|combout " "     2.139      0.184 RR  CELL  IF_PC_Mux\|Mux31~0\|combout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IF_PC_Mux:IF_PC_Mux|Mux31~0 } "NODE_NAME" } } { "IF_PC_Mux.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/IF_PC_Mux.v" 27 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227646 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.139      0.000 RR    IC  IF_PC_Reg\|PC_IF\[0\]\|datain " "     2.139      0.000 RR    IC  IF_PC_Reg\|PC_IF\[0\]\|datain" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IF_PC_Reg:IF_PC_Reg|PC_IF[0] } "NODE_NAME" } } { "IF_PC_Reg.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/IF_PC_Reg.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227646 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.181      0.042 RR  CELL  IF_PC_Reg:IF_PC_Reg\|PC_IF\[0\] " "     2.181      0.042 RR  CELL  IF_PC_Reg:IF_PC_Reg\|PC_IF\[0\]" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IF_PC_Reg:IF_PC_Reg|PC_IF[0] } "NODE_NAME" } } { "IF_PC_Reg.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/IF_PC_Reg.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227646 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227646 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227646 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227646 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227646 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227646 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227646 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.814      1.814  R        clock network delay " "     1.814      1.814  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227646 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.966      0.152      uTh  IF_PC_Reg:IF_PC_Reg\|PC_IF\[0\] " "     1.966      0.152      uTh  IF_PC_Reg:IF_PC_Reg\|PC_IF\[0\]" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IF_PC_Reg:IF_PC_Reg|PC_IF[0] } "NODE_NAME" } } { "IF_PC_Reg.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/IF_PC_Reg.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227646 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227646 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.181 " "Data Arrival Time  :     2.181" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227646 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.966 " "Data Required Time :     1.966" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227646 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.215  " "Slack              :     0.215 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227646 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227646 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227646 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410362227646 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 37.620 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 37.620" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{clock1\}\] " "Targets: \[get_clocks \{clock1\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410362227653 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410362227653 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410362227653 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410362227653 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 37.620  " "Path #1: slack is 37.620 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410362227653 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qp14:auto_generated\|ram_block1a0~porta_address_reg0 " "Node             : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qp14:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410362227653 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : clock1 " "Clock            : clock1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410362227653 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410362227653 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410362227653 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410362227653 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410362227653 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410362227653 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410362227653 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410362227653 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410362227653 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           CLOCK_50 " "     0.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410362227653 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.571      0.571 RR  CELL  CLOCK_50\|combout " "     0.571      0.571 RR  CELL  CLOCK_50\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410362227653 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.640      0.069 RR    IC  CLOCK_50~clkctrl\|inclk\[0\] " "     0.640      0.069 RR    IC  CLOCK_50~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410362227653 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.640      0.000 RR  CELL  CLOCK_50~clkctrl\|outclk " "     0.640      0.000 RR  CELL  CLOCK_50~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410362227653 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.439      0.799 RR    IC  auto_signaltap_0\|sld_signaltap_body\|\\stp_non_zero_ram_gen:stp_buffer_ram\|auto_generated\|ram_block1a0\|clk0 " "     1.439      0.799 RR    IC  auto_signaltap_0\|sld_signaltap_body\|\\stp_non_zero_ram_gen:stp_buffer_ram\|auto_generated\|ram_block1a0\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410362227653 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.866      0.427 RR  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qp14:auto_generated\|ram_block1a0~porta_address_reg0 " "     1.866      0.427 RR  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qp14:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410362227653 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410362227653 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410362227653 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410362227653 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410362227653 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410362227653 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000     40.000           launch edge time " "    40.000     40.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410362227653 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000      0.000           source latency " "    40.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410362227653 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000      0.000           CLOCK_50 " "    40.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410362227653 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.571      0.571 FF  CELL  CLOCK_50\|combout " "    40.571      0.571 FF  CELL  CLOCK_50\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410362227653 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.640      0.069 FF    IC  CLOCK_50~clkctrl\|inclk\[0\] " "    40.640      0.069 FF    IC  CLOCK_50~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410362227653 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.640      0.000 FF  CELL  CLOCK_50~clkctrl\|outclk " "    40.640      0.000 FF  CELL  CLOCK_50~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410362227653 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    41.439      0.799 FF    IC  auto_signaltap_0\|sld_signaltap_body\|\\stp_non_zero_ram_gen:stp_buffer_ram\|auto_generated\|ram_block1a0\|clk0 " "    41.439      0.799 FF    IC  auto_signaltap_0\|sld_signaltap_body\|\\stp_non_zero_ram_gen:stp_buffer_ram\|auto_generated\|ram_block1a0\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410362227653 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    41.866      0.427 FF  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qp14:auto_generated\|ram_block1a0~porta_address_reg0 " "    41.866      0.427 FF  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qp14:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410362227653 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410362227653 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     2.380 " "Required Width   :     2.380" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410362227653 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    40.000 " "Actual Width     :    40.000" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410362227653 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    37.620 " "Slack            :    37.620" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410362227653 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410362227653 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410362227653 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410362227653 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 97.778 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 97.778" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{altera_reserved_tck\}\] " "Targets: \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410362227654 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410362227654 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410362227654 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410362227654 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 97.778  " "Path #1: slack is 97.778 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410362227654 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : altera_reserved_tck " "Node             : altera_reserved_tck" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410362227654 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : altera_reserved_tck " "Clock            : altera_reserved_tck" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410362227654 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Port Rate " "Type             : Port Rate" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410362227654 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     2.222 " "Required Width   :     2.222" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410362227654 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :   100.000 " "Actual Width     :   100.000" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410362227654 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    97.778 " "Slack            :    97.778" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410362227654 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410362227654 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410362227654 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410362227654 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1410362227749 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1410362227776 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "425 " "Peak virtual memory: 425 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1410362227888 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 11 01:17:07 2014 " "Processing ended: Thu Sep 11 01:17:07 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1410362227888 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1410362227888 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1410362227888 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1410362227888 ""}
