<!DOCTYPE html>
<html lang="en">
<head>
  <meta charset="UTF-8" />
  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>Chapters · Sankalpa Hota</title>
  <meta name="description" content="Where I've been. Micron, RTL, PCIe, patents." />
  <link rel="preconnect" href="https://fonts.googleapis.com" />
  <link rel="preconnect" href="https://fonts.gstatic.com" crossorigin />
  <link href="https://fonts.googleapis.com/css2?family=Cormorant+Garamond:ital,wght@0,400;0,600;1,400&family=DM+Sans:wght@400;500&display=swap" rel="stylesheet" />
  <link rel="stylesheet" href="css/main.css" />
</head>
<body>
  <div class="page">
    <div id="site-header-placeholder"></div>
    <main id="main">
      <!-- Update: roles and story text in each chapter -->
      <h1 class="page-title">Chapters</h1>
      <p class="page-lead">Where I've been. Story, not bullets.</p>

      <section class="section">
        <article class="chapter">
          <p class="chapter-meta">Apr 2024 – Aug 2025</p>
          <h3>Semiconductor Engineer II · Micron</h3>
          <p class="chapter-story">I led RTL and integration for Flash/Cache retention and PCIe Gen5 TLP/DLLP datapaths, and designed and validated control logic for NAND, DDR, NVMe, and PCIe on FPGA. A lot of my time went into debug: waveforms, protocol traces, JTAG, UART. I worked closely with firmware, NAND, and physical design to close issues. I co-authored three US patents on firmware-hardware co-design for memory and physical link layers.</p>
          <p class="chapter-story">Highlights: Bringing up PCIe Gen5 on FPGA, closing timing and power for datapath blocks, and driving root-cause analysis across RTL, firmware, and protocol stacks.</p>
        </article>
        <article class="chapter">
          <p class="chapter-meta">Aug 2022 – Apr 2024</p>
          <h3>Semiconductor Engineer I · Micron</h3>
          <p class="chapter-story">I built RTL validation for microSD controllers on AMD Zynq 7000 and ran stress-driven verification for ARM controllers (NVMe 2.0) across workloads and environments. I focused on data retention, recovery, and integrity. That meant debugging firmware, protocol, and link-level issues to close functional and system.</p>
          <p class="chapter-story">I also contributed to test plans, automation, and documentation so that validation could scale across multiple controller families and firmware releases.</p>
        </article>
      </section>
    </main>
    <div id="site-footer-placeholder"></div>
  </div>
  <script src="js/layout.js"></script>
  <script src="js/scroll-header.js"></script>
  <script src="js/data/knowledge.js"></script>
  <script src="js/chatbot.js"></script>
</body>
</html>
