--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -filter
iseconfig/filter.filter -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml
CNC2_GalvoMotor_M3.twx CNC2_GalvoMotor_M3.ncd -o CNC2_GalvoMotor_M3.twr
CNC2_GalvoMotor_M3.pcf -ucf CNC2_GalvoMotor_M3.ucf

Design file:              CNC2_GalvoMotor_M3.ncd
Physical constraint file: CNC2_GalvoMotor_M3.pcf
Device,package,speed:     xc6slx25,ftg256,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

WARNING:Timing:3224 - The clock PHY25MHz associated with OFFSET = OUT 40 ns 
   AFTER COMP "PHY25MHz"; does not clock any registered output components.
WARNING:Timing:3225 - Timing constraint OFFSET = OUT 40 ns AFTER COMP 
   "PHY25MHz"; ignored during timing analysis
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "IBUFG_CLK_Tx_25MHz" MAXSKEW = 6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net skew is   0.393ns.
--------------------------------------------------------------------------------
Slack:     5.607ns IBUFG_CLK_Tx_25MHz
Report:    0.393ns skew meets   6.000ns timing constraint by 5.607ns
From                         To                           Delay(ns)  Skew(ns)
C10.I                        BUFGMUX_X3Y8.I0                  0.705  0.393

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "IBUFG_CLK_Rx_25MHz" MAXSKEW = 6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net skew is   0.393ns.
--------------------------------------------------------------------------------
Slack:     5.607ns IBUFG_CLK_Rx_25MHz
Report:    0.393ns skew meets   6.000ns timing constraint by 5.607ns
From                         To                           Delay(ns)  Skew(ns)
B10.I                        BUFGMUX_X2Y3.I0                  0.649  0.393

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_g_clk = PERIOD TIMEGRP "g_clk" 25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 157015329 paths analyzed, 19839 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  24.982ns.
--------------------------------------------------------------------------------

Paths for end point cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram14_RAMA (SLICE_X50Y71.AX), 74 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.009ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram14_RAMA (RAM)
  Requirement:          12.500ns
  Data Path Delay:      13.774ns (Levels of Logic = 3)
  Clock Path Skew:      1.693ns (1.328 - -0.365)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram14_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y2.DOA3     Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X12Y20.D6      net (fanout=1)        2.787   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_douta<3>
    SLICE_X12Y20.BMUX    Topdb                 0.366   ML3MST_inst/common_mem_douta<3>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_625
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f7_24
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_24
    SLICE_X21Y24.A4      net (fanout=1)        1.037   ML3MST_inst/common_mem_douta<3>
    SLICE_X21Y24.A       Tilo                  0.259   LB_MIII_DataOut<5>
                                                       ML3MST_inst/Mmux_host_data_r261
    SLICE_X21Y38.C3      net (fanout=6)        1.463   LB_MIII_DataOut<3>
    SLICE_X21Y38.C       Tilo                  0.259   cnc2_GalvoMotor_M3/LIO_Partition_1/m_LIO_DO<3>
                                                       GMPartition_1/ibus_DataIn<3>LogicTrst3
    SLICE_X50Y71.AX      net (fanout=72)       5.569   GMPartition_1/ibus_DataIn<3>
    SLICE_X50Y71.CLK     Tds                   0.184   cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram14_RAMD_O
                                                       cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram14_RAMA
    -------------------------------------------------  ---------------------------
    Total                                     13.774ns (2.918ns logic, 10.856ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.208ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram14_RAMA (RAM)
  Requirement:          12.500ns
  Data Path Delay:      13.677ns (Levels of Logic = 3)
  Clock Path Skew:      1.795ns (1.328 - -0.467)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram14_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y2.DOA19    Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X8Y20.C2       net (fanout=1)        2.491   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.ram_douta<19>
    SLICE_X8Y20.BMUX     Topcb                 0.371   ML3MST_inst/common_mem_douta<19>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_521
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f7_9
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_9
    SLICE_X15Y35.B5      net (fanout=1)        1.675   ML3MST_inst/common_mem_douta<19>
    SLICE_X15Y35.B       Tilo                  0.259   LB_MIII_DataOut<19>
                                                       ML3MST_inst/Mmux_host_data_r111
    SLICE_X21Y38.C6      net (fanout=6)        1.019   LB_MIII_DataOut<19>
    SLICE_X21Y38.C       Tilo                  0.259   cnc2_GalvoMotor_M3/LIO_Partition_1/m_LIO_DO<3>
                                                       GMPartition_1/ibus_DataIn<3>LogicTrst3
    SLICE_X50Y71.AX      net (fanout=72)       5.569   GMPartition_1/ibus_DataIn<3>
    SLICE_X50Y71.CLK     Tds                   0.184   cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram14_RAMD_O
                                                       cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram14_RAMA
    -------------------------------------------------  ---------------------------
    Total                                     13.677ns (2.923ns logic, 10.754ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.431ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram14_RAMA (RAM)
  Requirement:          12.500ns
  Data Path Delay:      13.355ns (Levels of Logic = 3)
  Clock Path Skew:      1.696ns (1.328 - -0.368)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram14_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y4.DOA3     Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X12Y20.D2      net (fanout=1)        2.368   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_douta<3>
    SLICE_X12Y20.BMUX    Topdb                 0.366   ML3MST_inst/common_mem_douta<3>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_625
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f7_24
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_24
    SLICE_X21Y24.A4      net (fanout=1)        1.037   ML3MST_inst/common_mem_douta<3>
    SLICE_X21Y24.A       Tilo                  0.259   LB_MIII_DataOut<5>
                                                       ML3MST_inst/Mmux_host_data_r261
    SLICE_X21Y38.C3      net (fanout=6)        1.463   LB_MIII_DataOut<3>
    SLICE_X21Y38.C       Tilo                  0.259   cnc2_GalvoMotor_M3/LIO_Partition_1/m_LIO_DO<3>
                                                       GMPartition_1/ibus_DataIn<3>LogicTrst3
    SLICE_X50Y71.AX      net (fanout=72)       5.569   GMPartition_1/ibus_DataIn<3>
    SLICE_X50Y71.CLK     Tds                   0.184   cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram14_RAMD_O
                                                       cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram14_RAMA
    -------------------------------------------------  ---------------------------
    Total                                     13.355ns (2.918ns logic, 10.437ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------

Paths for end point cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram15_RAMA (SLICE_X50Y70.AX), 74 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.024ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram15_RAMA (RAM)
  Requirement:          12.500ns
  Data Path Delay:      13.761ns (Levels of Logic = 3)
  Clock Path Skew:      1.695ns (1.330 - -0.365)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram15_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y2.DOA3     Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X12Y20.D6      net (fanout=1)        2.787   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_douta<3>
    SLICE_X12Y20.BMUX    Topdb                 0.366   ML3MST_inst/common_mem_douta<3>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_625
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f7_24
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_24
    SLICE_X21Y24.A4      net (fanout=1)        1.037   ML3MST_inst/common_mem_douta<3>
    SLICE_X21Y24.A       Tilo                  0.259   LB_MIII_DataOut<5>
                                                       ML3MST_inst/Mmux_host_data_r261
    SLICE_X21Y38.C3      net (fanout=6)        1.463   LB_MIII_DataOut<3>
    SLICE_X21Y38.C       Tilo                  0.259   cnc2_GalvoMotor_M3/LIO_Partition_1/m_LIO_DO<3>
                                                       GMPartition_1/ibus_DataIn<3>LogicTrst3
    SLICE_X50Y70.AX      net (fanout=72)       5.556   GMPartition_1/ibus_DataIn<3>
    SLICE_X50Y70.CLK     Tds                   0.184   cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram15_RAMD_O
                                                       cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram15_RAMA
    -------------------------------------------------  ---------------------------
    Total                                     13.761ns (2.918ns logic, 10.843ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.223ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram15_RAMA (RAM)
  Requirement:          12.500ns
  Data Path Delay:      13.664ns (Levels of Logic = 3)
  Clock Path Skew:      1.797ns (1.330 - -0.467)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram15_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y2.DOA19    Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X8Y20.C2       net (fanout=1)        2.491   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.ram_douta<19>
    SLICE_X8Y20.BMUX     Topcb                 0.371   ML3MST_inst/common_mem_douta<19>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_521
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f7_9
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_9
    SLICE_X15Y35.B5      net (fanout=1)        1.675   ML3MST_inst/common_mem_douta<19>
    SLICE_X15Y35.B       Tilo                  0.259   LB_MIII_DataOut<19>
                                                       ML3MST_inst/Mmux_host_data_r111
    SLICE_X21Y38.C6      net (fanout=6)        1.019   LB_MIII_DataOut<19>
    SLICE_X21Y38.C       Tilo                  0.259   cnc2_GalvoMotor_M3/LIO_Partition_1/m_LIO_DO<3>
                                                       GMPartition_1/ibus_DataIn<3>LogicTrst3
    SLICE_X50Y70.AX      net (fanout=72)       5.556   GMPartition_1/ibus_DataIn<3>
    SLICE_X50Y70.CLK     Tds                   0.184   cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram15_RAMD_O
                                                       cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram15_RAMA
    -------------------------------------------------  ---------------------------
    Total                                     13.664ns (2.923ns logic, 10.741ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.446ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram15_RAMA (RAM)
  Requirement:          12.500ns
  Data Path Delay:      13.342ns (Levels of Logic = 3)
  Clock Path Skew:      1.698ns (1.330 - -0.368)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram15_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y4.DOA3     Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X12Y20.D2      net (fanout=1)        2.368   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_douta<3>
    SLICE_X12Y20.BMUX    Topdb                 0.366   ML3MST_inst/common_mem_douta<3>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_625
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f7_24
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_24
    SLICE_X21Y24.A4      net (fanout=1)        1.037   ML3MST_inst/common_mem_douta<3>
    SLICE_X21Y24.A       Tilo                  0.259   LB_MIII_DataOut<5>
                                                       ML3MST_inst/Mmux_host_data_r261
    SLICE_X21Y38.C3      net (fanout=6)        1.463   LB_MIII_DataOut<3>
    SLICE_X21Y38.C       Tilo                  0.259   cnc2_GalvoMotor_M3/LIO_Partition_1/m_LIO_DO<3>
                                                       GMPartition_1/ibus_DataIn<3>LogicTrst3
    SLICE_X50Y70.AX      net (fanout=72)       5.556   GMPartition_1/ibus_DataIn<3>
    SLICE_X50Y70.CLK     Tds                   0.184   cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram15_RAMD_O
                                                       cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram15_RAMA
    -------------------------------------------------  ---------------------------
    Total                                     13.342ns (2.918ns logic, 10.424ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------

Paths for end point GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_FIFO_Tx/BlockRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAMB8_X2Y39.DIADI11), 74 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.050ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_FIFO_Tx/BlockRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAM)
  Requirement:          12.500ns
  Data Path Delay:      13.727ns (Levels of Logic = 3)
  Clock Path Skew:      1.687ns (1.331 - -0.356)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_FIFO_Tx/BlockRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y16.DOA7    Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X10Y16.B6      net (fanout=1)        2.178   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_douta<7>
    SLICE_X10Y16.BMUX    Topbb                 0.361   ML3MST_inst/common_mem_douta<7>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_558
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_3_f7_28
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_28
    SLICE_X23Y28.A6      net (fanout=1)        2.069   ML3MST_inst/common_mem_douta<7>
    SLICE_X23Y28.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_receiver0/_o99592
                                                       ML3MST_inst/Mmux_host_data_r301
    SLICE_X19Y41.C6      net (fanout=6)        1.584   LB_MIII_DataOut<7>
    SLICE_X19Y41.C       Tilo                  0.259   cnc2_GalvoMotor_M3/LIO_Partition_1/m_LIO_DO<7>
                                                       GMPartition_1/ibus_DataIn<7>LogicTrst3
    RAMB8_X2Y39.DIADI11  net (fanout=71)       4.867   GMPartition_1/ibus_DataIn<7>
    RAMB8_X2Y39.CLKAWRCLKTrdck_DIA             0.300   GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_FIFO_Tx/BlockRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
                                                       GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_FIFO_Tx/BlockRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                     13.727ns (3.029ns logic, 10.698ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.098ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_FIFO_Tx/BlockRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAM)
  Requirement:          12.500ns
  Data Path Delay:      13.685ns (Levels of Logic = 3)
  Clock Path Skew:      1.693ns (1.331 - -0.362)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_FIFO_Tx/BlockRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y14.DOA7    Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X10Y16.B3      net (fanout=1)        2.136   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.ram_douta<7>
    SLICE_X10Y16.BMUX    Topbb                 0.361   ML3MST_inst/common_mem_douta<7>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_558
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_3_f7_28
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_28
    SLICE_X23Y28.A6      net (fanout=1)        2.069   ML3MST_inst/common_mem_douta<7>
    SLICE_X23Y28.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_receiver0/_o99592
                                                       ML3MST_inst/Mmux_host_data_r301
    SLICE_X19Y41.C6      net (fanout=6)        1.584   LB_MIII_DataOut<7>
    SLICE_X19Y41.C       Tilo                  0.259   cnc2_GalvoMotor_M3/LIO_Partition_1/m_LIO_DO<7>
                                                       GMPartition_1/ibus_DataIn<7>LogicTrst3
    RAMB8_X2Y39.DIADI11  net (fanout=71)       4.867   GMPartition_1/ibus_DataIn<7>
    RAMB8_X2Y39.CLKAWRCLKTrdck_DIA             0.300   GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_FIFO_Tx/BlockRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
                                                       GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_FIFO_Tx/BlockRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                     13.685ns (3.029ns logic, 10.656ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.385ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_FIFO_Tx/BlockRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAM)
  Requirement:          12.500ns
  Data Path Delay:      13.503ns (Levels of Logic = 3)
  Clock Path Skew:      1.798ns (1.331 - -0.467)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_FIFO_Tx/BlockRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y2.DOA7     Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X10Y16.C2      net (fanout=1)        1.929   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.ram_douta<7>
    SLICE_X10Y16.BMUX    Topcb                 0.386   ML3MST_inst/common_mem_douta<7>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_559
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f7_28
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_28
    SLICE_X23Y28.A6      net (fanout=1)        2.069   ML3MST_inst/common_mem_douta<7>
    SLICE_X23Y28.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_receiver0/_o99592
                                                       ML3MST_inst/Mmux_host_data_r301
    SLICE_X19Y41.C6      net (fanout=6)        1.584   LB_MIII_DataOut<7>
    SLICE_X19Y41.C       Tilo                  0.259   cnc2_GalvoMotor_M3/LIO_Partition_1/m_LIO_DO<7>
                                                       GMPartition_1/ibus_DataIn<7>LogicTrst3
    RAMB8_X2Y39.DIADI11  net (fanout=71)       4.867   GMPartition_1/ibus_DataIn<7>
    RAMB8_X2Y39.CLKAWRCLKTrdck_DIA             0.300   GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_FIFO_Tx/BlockRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
                                                       GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_FIFO_Tx/BlockRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                     13.503ns (3.054ns logic, 10.449ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_g_clk = PERIOD TIMEGRP "g_clk" 25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point GMPartition_1/DAQ_Partition1/m_SampDataType_60 (SLICE_X17Y42.A6), 16 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.020ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientRDn (FF)
  Destination:          GMPartition_1/DAQ_Partition1/m_SampDataType_60 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.714ns (Levels of Logic = 2)
  Clock Path Skew:      1.284ns (1.194 - -0.090)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientRDn to GMPartition_1/DAQ_Partition1/m_SampDataType_60
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y42.AQ       Tcko                  0.198   LocalBusBridgeAleDec_inst/m_ClientRDn
                                                       LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X16Y46.A4      net (fanout=71)       0.828   LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X16Y46.A       Tilo                  0.142   SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut<4>
                                                       GMPartition_1/ibus_DataIn<12>LogicTrst2
    SLICE_X17Y42.A6      net (fanout=9)        0.331   GMPartition_1/ibus_DataIn<12>LogicTrst1
    SLICE_X17Y42.CLK     Tah         (-Th)    -0.215   GMPartition_1/DAQ_Partition1/m_SampDataType<63>
                                                       GMPartition_1/DAQ_Partition1/Mmux__n0141571
                                                       GMPartition_1/DAQ_Partition1/m_SampDataType_60
    -------------------------------------------------  ---------------------------
    Total                                      1.714ns (0.555ns logic, 1.159ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.484ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          GMPartition_1/DAQ_Partition1/m_SampDataType_60 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.180ns (Levels of Logic = 2)
  Clock Path Skew:      1.286ns (1.194 - -0.092)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to GMPartition_1/DAQ_Partition1/m_SampDataType_60
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y34.AQ       Tcko                  0.200   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X16Y46.A1      net (fanout=37)       1.292   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X16Y46.A       Tilo                  0.142   SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut<4>
                                                       GMPartition_1/ibus_DataIn<12>LogicTrst2
    SLICE_X17Y42.A6      net (fanout=9)        0.331   GMPartition_1/ibus_DataIn<12>LogicTrst1
    SLICE_X17Y42.CLK     Tah         (-Th)    -0.215   GMPartition_1/DAQ_Partition1/m_SampDataType<63>
                                                       GMPartition_1/DAQ_Partition1/Mmux__n0141571
                                                       GMPartition_1/DAQ_Partition1/m_SampDataType_60
    -------------------------------------------------  ---------------------------
    Total                                      2.180ns (0.557ns logic, 1.623ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.210ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientWRn (FF)
  Destination:          GMPartition_1/DAQ_Partition1/m_SampDataType_60 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.955ns (Levels of Logic = 4)
  Clock Path Skew:      1.335ns (1.194 - -0.141)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientWRn to GMPartition_1/DAQ_Partition1/m_SampDataType_60
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y42.AQ      Tcko                  0.200   LocalBusBridgeAleDec_inst/m_ClientWRn
                                                       LocalBusBridgeAleDec_inst/m_ClientWRn
    SLICE_X15Y41.B1      net (fanout=22)       0.408   LocalBusBridgeAleDec_inst/m_ClientWRn
    SLICE_X15Y41.B       Tilo                  0.156   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA2<2>
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv1
    SLICE_X19Y38.B3      net (fanout=1)        0.571   LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv
    SLICE_X19Y38.B       Tilo                  0.156   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_ReadHoldingReg_1/m_RDReset
                                                       GMPartition_1/ibus_DataIn<0>LogicTrst11
    SLICE_X16Y46.A5      net (fanout=16)       0.776   GMPartition_1/ibus_DataIn<0>LogicTrst1
    SLICE_X16Y46.A       Tilo                  0.142   SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut<4>
                                                       GMPartition_1/ibus_DataIn<12>LogicTrst2
    SLICE_X17Y42.A6      net (fanout=9)        0.331   GMPartition_1/ibus_DataIn<12>LogicTrst1
    SLICE_X17Y42.CLK     Tah         (-Th)    -0.215   GMPartition_1/DAQ_Partition1/m_SampDataType<63>
                                                       GMPartition_1/DAQ_Partition1/Mmux__n0141571
                                                       GMPartition_1/DAQ_Partition1/m_SampDataType_60
    -------------------------------------------------  ---------------------------
    Total                                      2.955ns (0.869ns logic, 2.086ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------

Paths for end point GMPartition_1/DAQ_Partition1/m_SampDataType_39 (SLICE_X25Y41.D5), 16 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.020ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientWRn (FF)
  Destination:          GMPartition_1/DAQ_Partition1/m_SampDataType_39 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.679ns (Levels of Logic = 2)
  Clock Path Skew:      1.249ns (1.108 - -0.141)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientWRn to GMPartition_1/DAQ_Partition1/m_SampDataType_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y42.AQ      Tcko                  0.200   LocalBusBridgeAleDec_inst/m_ClientWRn
                                                       LocalBusBridgeAleDec_inst/m_ClientWRn
    SLICE_X21Y37.C3      net (fanout=22)       0.719   LocalBusBridgeAleDec_inst/m_ClientWRn
    SLICE_X21Y37.C       Tilo                  0.156   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_receiver0/wordbuf<31>
                                                       GMPartition_1/ibus_DataIn<7>LogicTrst2
    SLICE_X25Y41.D5      net (fanout=9)        0.389   GMPartition_1/ibus_DataIn<7>LogicTrst1
    SLICE_X25Y41.CLK     Tah         (-Th)    -0.215   GMPartition_1/DAQ_Partition1/m_SampDataType<39>
                                                       GMPartition_1/DAQ_Partition1/Mmux__n0141331
                                                       GMPartition_1/DAQ_Partition1/m_SampDataType_39
    -------------------------------------------------  ---------------------------
    Total                                      1.679ns (0.571ns logic, 1.108ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.513ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          GMPartition_1/DAQ_Partition1/m_SampDataType_39 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.123ns (Levels of Logic = 2)
  Clock Path Skew:      1.200ns (1.108 - -0.092)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to GMPartition_1/DAQ_Partition1/m_SampDataType_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y34.AQ       Tcko                  0.200   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X21Y37.C2      net (fanout=37)       1.163   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X21Y37.C       Tilo                  0.156   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_receiver0/wordbuf<31>
                                                       GMPartition_1/ibus_DataIn<7>LogicTrst2
    SLICE_X25Y41.D5      net (fanout=9)        0.389   GMPartition_1/ibus_DataIn<7>LogicTrst1
    SLICE_X25Y41.CLK     Tah         (-Th)    -0.215   GMPartition_1/DAQ_Partition1/m_SampDataType<39>
                                                       GMPartition_1/DAQ_Partition1/Mmux__n0141331
                                                       GMPartition_1/DAQ_Partition1/m_SampDataType_39
    -------------------------------------------------  ---------------------------
    Total                                      2.123ns (0.571ns logic, 1.552ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.648ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientRDn (FF)
  Destination:          GMPartition_1/DAQ_Partition1/m_SampDataType_39 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.256ns (Levels of Logic = 2)
  Clock Path Skew:      1.198ns (1.108 - -0.090)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientRDn to GMPartition_1/DAQ_Partition1/m_SampDataType_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y42.AQ       Tcko                  0.198   LocalBusBridgeAleDec_inst/m_ClientRDn
                                                       LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X21Y37.C5      net (fanout=71)       1.298   LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X21Y37.C       Tilo                  0.156   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_receiver0/wordbuf<31>
                                                       GMPartition_1/ibus_DataIn<7>LogicTrst2
    SLICE_X25Y41.D5      net (fanout=9)        0.389   GMPartition_1/ibus_DataIn<7>LogicTrst1
    SLICE_X25Y41.CLK     Tah         (-Th)    -0.215   GMPartition_1/DAQ_Partition1/m_SampDataType<39>
                                                       GMPartition_1/DAQ_Partition1/Mmux__n0141331
                                                       GMPartition_1/DAQ_Partition1/m_SampDataType_39
    -------------------------------------------------  ---------------------------
    Total                                      2.256ns (0.569ns logic, 1.687ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------

Paths for end point cnc2_GalvoMotor_M3/LIO_Partition_1/m_LIO_DO_5 (SLICE_X19Y40.D5), 74 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.069ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientRDn (FF)
  Destination:          cnc2_GalvoMotor_M3/LIO_Partition_1/m_LIO_DO_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.707ns (Levels of Logic = 2)
  Clock Path Skew:      1.228ns (1.138 - -0.090)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientRDn to cnc2_GalvoMotor_M3/LIO_Partition_1/m_LIO_DO_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y42.AQ       Tcko                  0.198   LocalBusBridgeAleDec_inst/m_ClientRDn
                                                       LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X19Y40.C3      net (fanout=71)       1.054   LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X19Y40.C       Tilo                  0.156   cnc2_GalvoMotor_M3/LIO_Partition_1/m_LIO_DO<5>
                                                       GMPartition_1/ibus_DataIn<5>LogicTrst3
    SLICE_X19Y40.D5      net (fanout=71)       0.084   GMPartition_1/ibus_DataIn<5>
    SLICE_X19Y40.CLK     Tah         (-Th)    -0.215   cnc2_GalvoMotor_M3/LIO_Partition_1/m_LIO_DO<5>
                                                       cnc2_GalvoMotor_M3/LIO_Partition_1/Mmux_m_LIO_DO[5]_IBUS_Address[7]_MUX_1024_o11
                                                       cnc2_GalvoMotor_M3/LIO_Partition_1/m_LIO_DO_5
    -------------------------------------------------  ---------------------------
    Total                                      1.707ns (0.569ns logic, 1.138ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.253ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientWRn (FF)
  Destination:          cnc2_GalvoMotor_M3/LIO_Partition_1/m_LIO_DO_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.942ns (Levels of Logic = 3)
  Clock Path Skew:      1.279ns (1.138 - -0.141)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientWRn to cnc2_GalvoMotor_M3/LIO_Partition_1/m_LIO_DO_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y42.AQ      Tcko                  0.200   LocalBusBridgeAleDec_inst/m_ClientWRn
                                                       LocalBusBridgeAleDec_inst/m_ClientWRn
    SLICE_X17Y38.A4      net (fanout=22)       0.541   LocalBusBridgeAleDec_inst/m_ClientWRn
    SLICE_X17Y38.A       Tilo                  0.156   LocalBusBridgeAleDec_inst/m_DataIn_7
                                                       GMPartition_1/ibus_DataIn<5>LogicTrst2
    SLICE_X19Y40.C5      net (fanout=9)        0.590   GMPartition_1/ibus_DataIn<5>LogicTrst1
    SLICE_X19Y40.C       Tilo                  0.156   cnc2_GalvoMotor_M3/LIO_Partition_1/m_LIO_DO<5>
                                                       GMPartition_1/ibus_DataIn<5>LogicTrst3
    SLICE_X19Y40.D5      net (fanout=71)       0.084   GMPartition_1/ibus_DataIn<5>
    SLICE_X19Y40.CLK     Tah         (-Th)    -0.215   cnc2_GalvoMotor_M3/LIO_Partition_1/m_LIO_DO<5>
                                                       cnc2_GalvoMotor_M3/LIO_Partition_1/Mmux_m_LIO_DO[5]_IBUS_Address[7]_MUX_1024_o11
                                                       cnc2_GalvoMotor_M3/LIO_Partition_1/m_LIO_DO_5
    -------------------------------------------------  ---------------------------
    Total                                      1.942ns (0.727ns logic, 1.215ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.470ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          cnc2_GalvoMotor_M3/LIO_Partition_1/m_LIO_DO_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.110ns (Levels of Logic = 3)
  Clock Path Skew:      1.230ns (1.138 - -0.092)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to cnc2_GalvoMotor_M3/LIO_Partition_1/m_LIO_DO_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y34.AQ       Tcko                  0.200   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X17Y38.A5      net (fanout=37)       0.709   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X17Y38.A       Tilo                  0.156   LocalBusBridgeAleDec_inst/m_DataIn_7
                                                       GMPartition_1/ibus_DataIn<5>LogicTrst2
    SLICE_X19Y40.C5      net (fanout=9)        0.590   GMPartition_1/ibus_DataIn<5>LogicTrst1
    SLICE_X19Y40.C       Tilo                  0.156   cnc2_GalvoMotor_M3/LIO_Partition_1/m_LIO_DO<5>
                                                       GMPartition_1/ibus_DataIn<5>LogicTrst3
    SLICE_X19Y40.D5      net (fanout=71)       0.084   GMPartition_1/ibus_DataIn<5>
    SLICE_X19Y40.CLK     Tah         (-Th)    -0.215   cnc2_GalvoMotor_M3/LIO_Partition_1/m_LIO_DO<5>
                                                       cnc2_GalvoMotor_M3/LIO_Partition_1/Mmux_m_LIO_DO[5]_IBUS_Address[7]_MUX_1024_o11
                                                       cnc2_GalvoMotor_M3/LIO_Partition_1/m_LIO_DO_5
    -------------------------------------------------  ---------------------------
    Total                                      2.110ns (0.727ns logic, 1.383ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_g_clk = PERIOD TIMEGRP "g_clk" 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_40MHz/CLKIN
  Logical resource: DCM_SP_inst_40MHz/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: DCM_SP_inst_40MHz_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_40MHz/CLKIN
  Logical resource: DCM_SP_inst_40MHz/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: DCM_SP_inst_40MHz_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 9.830ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKOUT)
  Physical resource: DCM_SP_inst_40MHz/CLK2X
  Logical resource: DCM_SP_inst_40MHz/CLK2X
  Location pin: DCM_X0Y1.CLK2X
  Clock network: CLK_80MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_PHY25MHz = PERIOD TIMEGRP "PHY25MHz" 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  16.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_PHY25MHz = PERIOD TIMEGRP "PHY25MHz" 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.330ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKOUT)
  Physical resource: DCM_SP_inst_25MHz/CLK2X
  Logical resource: DCM_SP_inst_25MHz/CLK2X
  Location pin: DCM_X0Y2.CLK2X
  Clock network: CLK_50MHz
--------------------------------------------------------------------------------
Slack: 24.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_25MHz/CLKIN
  Logical resource: DCM_SP_inst_25MHz/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: DCM_SP_inst_25MHz_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 24.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_25MHz/CLKIN
  Logical resource: DCM_SP_inst_25MHz/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: DCM_SP_inst_25MHz_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TX_CLK1 = PERIOD TIMEGRP "TX_CLK1" 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 145760 paths analyzed, 615 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  16.207ns.
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_10 (SLICE_X28Y74.C3), 262 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.119ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_10 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.842ns (Levels of Logic = 2)
  Clock Path Skew:      -0.004ns (0.340 - 0.344)
  Source Clock:         BUFG_CLK_Tx_25MHz falling at 20.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_10 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y70.CQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<11>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_10
    SLICE_X30Y54.B1      net (fanout=2)        1.678   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<10>
    SLICE_X30Y54.B       Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<10>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT2
    SLICE_X28Y74.C3      net (fanout=1)        2.229   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<10>
    SLICE_X28Y74.CLK     Tas                   0.341   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<11>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_10_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_10
    -------------------------------------------------  ---------------------------
    Total                                      4.842ns (0.935ns logic, 3.907ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     27.592ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_1 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_10 (FF)
  Requirement:          40.000ns
  Data Path Delay:      12.343ns (Levels of Logic = 9)
  Clock Path Skew:      -0.030ns (0.427 - 0.457)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y28.BQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_1
    SLICE_X18Y38.C2      net (fanout=12)       2.500   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket<1>
    SLICE_X18Y38.CMUX    Tilo                  0.261   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_lut<5>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mram_bufwrsize_m1_RAMC
    SLICE_X19Y43.B6      net (fanout=14)       1.223   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_lut<4>
    SLICE_X19Y43.B       Tilo                  0.259   cnc2_GalvoMotor_M3/LIO_Partition_1/IBUS_RESETn_IBUS_CLK_DFF_632
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_xor<5>11
    SLICE_X19Y43.A5      net (fanout=1)        0.187   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/_n0246<4>
    SLICE_X19Y43.A       Tilo                  0.259   cnc2_GalvoMotor_M3/LIO_Partition_1/IBUS_RESETn_IBUS_CLK_DFF_632
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101_SW0
    SLICE_X22Y43.A4      net (fanout=1)        0.669   ML3MST_inst/N1291
    SLICE_X22Y43.A       Tilo                  0.203   cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/_n0114_inv
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
    SLICE_X22Y43.B4      net (fanout=1)        0.377   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o10
    SLICE_X22Y43.B       Tilo                  0.203   cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/_n0114_inv
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o102
    SLICE_X26Y50.C5      net (fanout=1)        0.991   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
    SLICE_X26Y50.C       Tilo                  0.204   cnc2_GalvoMotor_M3/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC0Value<15>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o104
    SLICE_X30Y54.A5      net (fanout=28)       1.522   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o
    SLICE_X30Y54.A       Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<10>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT2_SW0
    SLICE_X30Y54.B6      net (fanout=1)        0.118   ML3MST_inst/N304
    SLICE_X30Y54.B       Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<10>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT2
    SLICE_X28Y74.C3      net (fanout=1)        2.229   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<10>
    SLICE_X28Y74.CLK     Tas                   0.341   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<11>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_10_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_10
    -------------------------------------------------  ---------------------------
    Total                                     12.343ns (2.527ns logic, 9.816ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     27.631ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_1 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_10 (FF)
  Requirement:          40.000ns
  Data Path Delay:      12.304ns (Levels of Logic = 7)
  Clock Path Skew:      -0.030ns (0.427 - 0.457)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y28.BQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_1
    SLICE_X18Y38.A2      net (fanout=12)       2.441   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket<1>
    SLICE_X18Y38.A       Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_lut<5>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mram_bufwrsize_m1_RAMA_D1
    SLICE_X23Y44.A1      net (fanout=16)       1.966   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_lut<1>
    SLICE_X23Y44.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_cy<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_cy<5>11
    SLICE_X23Y44.B6      net (fanout=2)        0.123   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_cy<5>
    SLICE_X23Y44.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_cy<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_cy<7>11
    SLICE_X26Y50.C3      net (fanout=1)        1.842   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_cy<7>
    SLICE_X26Y50.C       Tilo                  0.204   cnc2_GalvoMotor_M3/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC0Value<15>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o104
    SLICE_X30Y54.A5      net (fanout=28)       1.522   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o
    SLICE_X30Y54.A       Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<10>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT2_SW0
    SLICE_X30Y54.B6      net (fanout=1)        0.118   ML3MST_inst/N304
    SLICE_X30Y54.B       Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<10>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT2
    SLICE_X28Y74.C3      net (fanout=1)        2.229   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<10>
    SLICE_X28Y74.CLK     Tas                   0.341   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<11>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_10_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_10
    -------------------------------------------------  ---------------------------
    Total                                     12.304ns (2.063ns logic, 10.241ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_14 (SLICE_X28Y77.C4), 262 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.440ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_14 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.503ns (Levels of Logic = 2)
  Clock Path Skew:      -0.022ns (0.346 - 0.368)
  Source Clock:         BUFG_CLK_Tx_25MHz falling at 20.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_14 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y71.CQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<17>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_14
    SLICE_X31Y66.B5      net (fanout=2)        1.024   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<14>
    SLICE_X31Y66.B       Tilo                  0.259   GMPartition_1/GM_RIO_Partition1/m_UartRxData<1>_155
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT6
    SLICE_X28Y77.C4      net (fanout=1)        2.488   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<14>
    SLICE_X28Y77.CLK     Tas                   0.341   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<15>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_14_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_14
    -------------------------------------------------  ---------------------------
    Total                                      4.503ns (0.991ns logic, 3.512ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.684ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_1 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_14 (FF)
  Requirement:          40.000ns
  Data Path Delay:      14.257ns (Levels of Logic = 9)
  Clock Path Skew:      -0.024ns (0.433 - 0.457)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y28.BQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_1
    SLICE_X18Y38.C2      net (fanout=12)       2.500   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket<1>
    SLICE_X18Y38.CMUX    Tilo                  0.261   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_lut<5>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mram_bufwrsize_m1_RAMC
    SLICE_X19Y43.B6      net (fanout=14)       1.223   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_lut<4>
    SLICE_X19Y43.B       Tilo                  0.259   cnc2_GalvoMotor_M3/LIO_Partition_1/IBUS_RESETn_IBUS_CLK_DFF_632
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_xor<5>11
    SLICE_X19Y43.A5      net (fanout=1)        0.187   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/_n0246<4>
    SLICE_X19Y43.A       Tilo                  0.259   cnc2_GalvoMotor_M3/LIO_Partition_1/IBUS_RESETn_IBUS_CLK_DFF_632
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101_SW0
    SLICE_X22Y43.A4      net (fanout=1)        0.669   ML3MST_inst/N1291
    SLICE_X22Y43.A       Tilo                  0.203   cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/_n0114_inv
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
    SLICE_X22Y43.B4      net (fanout=1)        0.377   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o10
    SLICE_X22Y43.B       Tilo                  0.203   cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/_n0114_inv
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o102
    SLICE_X26Y50.C5      net (fanout=1)        0.991   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
    SLICE_X26Y50.C       Tilo                  0.204   cnc2_GalvoMotor_M3/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC0Value<15>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o104
    SLICE_X31Y66.A6      net (fanout=28)       3.065   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o
    SLICE_X31Y66.A       Tilo                  0.259   GMPartition_1/GM_RIO_Partition1/m_UartRxData<1>_155
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT6_SW0
    SLICE_X31Y66.B6      net (fanout=1)        0.118   ML3MST_inst/N308
    SLICE_X31Y66.B       Tilo                  0.259   GMPartition_1/GM_RIO_Partition1/m_UartRxData<1>_155
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT6
    SLICE_X28Y77.C4      net (fanout=1)        2.488   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<14>
    SLICE_X28Y77.CLK     Tas                   0.341   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<15>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_14_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_14
    -------------------------------------------------  ---------------------------
    Total                                     14.257ns (2.639ns logic, 11.618ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.723ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_1 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_14 (FF)
  Requirement:          40.000ns
  Data Path Delay:      14.218ns (Levels of Logic = 7)
  Clock Path Skew:      -0.024ns (0.433 - 0.457)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y28.BQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_1
    SLICE_X18Y38.A2      net (fanout=12)       2.441   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket<1>
    SLICE_X18Y38.A       Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_lut<5>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mram_bufwrsize_m1_RAMA_D1
    SLICE_X23Y44.A1      net (fanout=16)       1.966   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_lut<1>
    SLICE_X23Y44.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_cy<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_cy<5>11
    SLICE_X23Y44.B6      net (fanout=2)        0.123   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_cy<5>
    SLICE_X23Y44.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_cy<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_cy<7>11
    SLICE_X26Y50.C3      net (fanout=1)        1.842   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_cy<7>
    SLICE_X26Y50.C       Tilo                  0.204   cnc2_GalvoMotor_M3/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC0Value<15>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o104
    SLICE_X31Y66.A6      net (fanout=28)       3.065   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o
    SLICE_X31Y66.A       Tilo                  0.259   GMPartition_1/GM_RIO_Partition1/m_UartRxData<1>_155
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT6_SW0
    SLICE_X31Y66.B6      net (fanout=1)        0.118   ML3MST_inst/N308
    SLICE_X31Y66.B       Tilo                  0.259   GMPartition_1/GM_RIO_Partition1/m_UartRxData<1>_155
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT6
    SLICE_X28Y77.C4      net (fanout=1)        2.488   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<14>
    SLICE_X28Y77.CLK     Tas                   0.341   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<15>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_14_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_14
    -------------------------------------------------  ---------------------------
    Total                                     14.218ns (2.175ns logic, 12.043ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_13 (SLICE_X28Y77.B6), 333 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.936ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_13 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.007ns (Levels of Logic = 2)
  Clock Path Skew:      -0.022ns (0.346 - 0.368)
  Source Clock:         BUFG_CLK_Tx_25MHz falling at 20.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_13 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y71.BQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<17>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_13
    SLICE_X30Y62.A1      net (fanout=2)        1.568   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<13>
    SLICE_X30Y62.A       Tilo                  0.203   SRIPartition_1/LocalBusBridgeSRI_1/Mmux_m_BusDataOut[15]_IBUS_Address[15]_mux_19_OUT87
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT51
    SLICE_X28Y77.B6      net (fanout=1)        1.504   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<13>
    SLICE_X28Y77.CLK     Tas                   0.341   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<15>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_13_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_13
    -------------------------------------------------  ---------------------------
    Total                                      4.007ns (0.935ns logic, 3.072ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     24.620ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_1 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_13 (FF)
  Requirement:          40.000ns
  Data Path Delay:      15.321ns (Levels of Logic = 9)
  Clock Path Skew:      -0.024ns (0.433 - 0.457)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y28.BQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_1
    SLICE_X18Y38.C2      net (fanout=12)       2.500   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket<1>
    SLICE_X18Y38.CMUX    Tilo                  0.261   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_lut<5>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mram_bufwrsize_m1_RAMC
    SLICE_X19Y43.B6      net (fanout=14)       1.223   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_lut<4>
    SLICE_X19Y43.B       Tilo                  0.259   cnc2_GalvoMotor_M3/LIO_Partition_1/IBUS_RESETn_IBUS_CLK_DFF_632
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_xor<5>11
    SLICE_X19Y43.A5      net (fanout=1)        0.187   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/_n0246<4>
    SLICE_X19Y43.A       Tilo                  0.259   cnc2_GalvoMotor_M3/LIO_Partition_1/IBUS_RESETn_IBUS_CLK_DFF_632
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101_SW0
    SLICE_X22Y43.A4      net (fanout=1)        0.669   ML3MST_inst/N1291
    SLICE_X22Y43.A       Tilo                  0.203   cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/_n0114_inv
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
    SLICE_X22Y43.B4      net (fanout=1)        0.377   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o10
    SLICE_X22Y43.B       Tilo                  0.203   cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/_n0114_inv
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o102
    SLICE_X26Y50.C5      net (fanout=1)        0.991   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
    SLICE_X26Y50.C       Tilo                  0.204   cnc2_GalvoMotor_M3/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC0Value<15>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o104
    SLICE_X33Y70.B2      net (fanout=28)       3.610   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o
    SLICE_X33Y70.B       Tilo                  0.259   GMPartition_1/GM_RIO_Partition1/m_UartRxData<0>_251
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT1231
    SLICE_X30Y62.A6      net (fanout=8)        1.677   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT123
    SLICE_X30Y62.A       Tilo                  0.203   SRIPartition_1/LocalBusBridgeSRI_1/Mmux_m_BusDataOut[15]_IBUS_Address[15]_mux_19_OUT87
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT51
    SLICE_X28Y77.B6      net (fanout=1)        1.504   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<13>
    SLICE_X28Y77.CLK     Tas                   0.341   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<15>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_13_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_13
    -------------------------------------------------  ---------------------------
    Total                                     15.321ns (2.583ns logic, 12.738ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     24.659ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_1 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_13 (FF)
  Requirement:          40.000ns
  Data Path Delay:      15.282ns (Levels of Logic = 7)
  Clock Path Skew:      -0.024ns (0.433 - 0.457)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y28.BQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_1
    SLICE_X18Y38.A2      net (fanout=12)       2.441   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket<1>
    SLICE_X18Y38.A       Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_lut<5>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mram_bufwrsize_m1_RAMA_D1
    SLICE_X23Y44.A1      net (fanout=16)       1.966   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_lut<1>
    SLICE_X23Y44.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_cy<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_cy<5>11
    SLICE_X23Y44.B6      net (fanout=2)        0.123   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_cy<5>
    SLICE_X23Y44.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_cy<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_cy<7>11
    SLICE_X26Y50.C3      net (fanout=1)        1.842   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_cy<7>
    SLICE_X26Y50.C       Tilo                  0.204   cnc2_GalvoMotor_M3/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC0Value<15>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o104
    SLICE_X33Y70.B2      net (fanout=28)       3.610   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o
    SLICE_X33Y70.B       Tilo                  0.259   GMPartition_1/GM_RIO_Partition1/m_UartRxData<0>_251
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT1231
    SLICE_X30Y62.A6      net (fanout=8)        1.677   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT123
    SLICE_X30Y62.A       Tilo                  0.203   SRIPartition_1/LocalBusBridgeSRI_1/Mmux_m_BusDataOut[15]_IBUS_Address[15]_mux_19_OUT87
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT51
    SLICE_X28Y77.B6      net (fanout=1)        1.504   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<13>
    SLICE_X28Y77.CLK     Tas                   0.341   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<15>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_13_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_13
    -------------------------------------------------  ---------------------------
    Total                                     15.282ns (2.119ns logic, 13.163ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_TX_CLK1 = PERIOD TIMEGRP "TX_CLK1" 40 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_24 (SLICE_X40Y69.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.412ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_24 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_24 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.412ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 40.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_24 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y69.AQ      Tcko                  0.200   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<27>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_24
    SLICE_X40Y69.A6      net (fanout=2)        0.022   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<24>
    SLICE_X40Y69.CLK     Tah         (-Th)    -0.190   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<27>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_24_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_24
    -------------------------------------------------  ---------------------------
    Total                                      0.412ns (0.390ns logic, 0.022ns route)
                                                       (94.7% logic, 5.3% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_27 (SLICE_X40Y69.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.412ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_27 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_27 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.412ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 40.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_27 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y69.DQ      Tcko                  0.200   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<27>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_27
    SLICE_X40Y69.D6      net (fanout=2)        0.022   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<27>
    SLICE_X40Y69.CLK     Tah         (-Th)    -0.190   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<27>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_27_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_27
    -------------------------------------------------  ---------------------------
    Total                                      0.412ns (0.390ns logic, 0.022ns route)
                                                       (94.7% logic, 5.3% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_15 (SLICE_X28Y77.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.415ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_15 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.415ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 40.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_15 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y77.DQ      Tcko                  0.200   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<15>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_15
    SLICE_X28Y77.D6      net (fanout=2)        0.025   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<15>
    SLICE_X28Y77.CLK     Tah         (-Th)    -0.190   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<15>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_15_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_15
    -------------------------------------------------  ---------------------------
    Total                                      0.415ns (0.390ns logic, 0.025ns route)
                                                       (94.0% logic, 6.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_TX_CLK1 = PERIOD TIMEGRP "TX_CLK1" 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 36.876ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/ml3_rxpacketbuf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/ml3_rxpacketbuf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X0Y20.CLKB
  Clock network: BUFG_CLK_Tx_25MHz
--------------------------------------------------------------------------------
Slack: 36.876ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/ml3_rxpacketbuf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/ml3_rxpacketbuf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X0Y24.CLKB
  Clock network: BUFG_CLK_Tx_25MHz
--------------------------------------------------------------------------------
Slack: 38.270ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: BUFG_inst_TX_CLK/I0
  Logical resource: BUFG_inst_TX_CLK/I0
  Location pin: BUFGMUX_X3Y8.I0
  Clock network: IBUFG_CLK_Tx_25MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_RX_CLK1 = PERIOD TIMEGRP "RX_CLK1" 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 195 paths analyzed, 158 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.887ns.
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA (SLICE_X38Y57.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     36.113ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA (RAM)
  Requirement:          40.000ns
  Data Path Delay:      3.769ns (Levels of Logic = 1)
  Clock Path Skew:      -0.083ns (0.355 - 0.438)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y66.DQ      Tcko                  0.447   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rx_dv_d
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV
    SLICE_X41Y53.B1      net (fanout=2)        1.736   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rx_dv_d
    SLICE_X41Y53.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<4>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X38Y57.CE      net (fanout=4)        1.023   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X38Y57.CLK     Tceck                 0.304   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      3.769ns (1.010ns logic, 2.759ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.314ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA (RAM)
  Requirement:          40.000ns
  Data Path Delay:      2.620ns (Levels of Logic = 1)
  Clock Path Skew:      -0.031ns (0.266 - 0.297)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y51.AQ      Tcko                  0.408   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X41Y53.B3      net (fanout=2)        0.626   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X41Y53.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<4>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X38Y57.CE      net (fanout=4)        1.023   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X38Y57.CLK     Tceck                 0.304   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      2.620ns (0.971ns logic, 1.649ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1 (SLICE_X38Y57.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     36.113ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1 (RAM)
  Requirement:          40.000ns
  Data Path Delay:      3.769ns (Levels of Logic = 1)
  Clock Path Skew:      -0.083ns (0.355 - 0.438)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y66.DQ      Tcko                  0.447   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rx_dv_d
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV
    SLICE_X41Y53.B1      net (fanout=2)        1.736   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rx_dv_d
    SLICE_X41Y53.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<4>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X38Y57.CE      net (fanout=4)        1.023   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X38Y57.CLK     Tceck                 0.304   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      3.769ns (1.010ns logic, 2.759ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.314ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1 (RAM)
  Requirement:          40.000ns
  Data Path Delay:      2.620ns (Levels of Logic = 1)
  Clock Path Skew:      -0.031ns (0.266 - 0.297)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y51.AQ      Tcko                  0.408   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X41Y53.B3      net (fanout=2)        0.626   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X41Y53.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<4>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X38Y57.CE      net (fanout=4)        1.023   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X38Y57.CLK     Tceck                 0.304   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      2.620ns (0.971ns logic, 1.649ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMB (SLICE_X38Y57.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     36.113ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMB (RAM)
  Requirement:          40.000ns
  Data Path Delay:      3.769ns (Levels of Logic = 1)
  Clock Path Skew:      -0.083ns (0.355 - 0.438)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y66.DQ      Tcko                  0.447   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rx_dv_d
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV
    SLICE_X41Y53.B1      net (fanout=2)        1.736   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rx_dv_d
    SLICE_X41Y53.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<4>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X38Y57.CE      net (fanout=4)        1.023   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X38Y57.CLK     Tceck                 0.304   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      3.769ns (1.010ns logic, 2.759ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.314ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMB (RAM)
  Requirement:          40.000ns
  Data Path Delay:      2.620ns (Levels of Logic = 1)
  Clock Path Skew:      -0.031ns (0.266 - 0.297)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y51.AQ      Tcko                  0.408   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X41Y53.B3      net (fanout=2)        0.626   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X41Y53.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<4>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X38Y57.CE      net (fanout=4)        1.023   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X38Y57.CLK     Tceck                 0.304   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      2.620ns (0.971ns logic, 1.649ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_RX_CLK1 = PERIOD TIMEGRP "RX_CLK1" 40 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg (SLICE_X44Y43.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.413ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.413ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 40.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y43.DQ      Tcko                  0.200   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X44Y43.D6      net (fanout=3)        0.023   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X44Y43.CLK     Tah         (-Th)    -0.190   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/Mmux_wr_rst_asreg_GND_12_o_MUX_1_o11
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    -------------------------------------------------  ---------------------------
    Total                                      0.413ns (0.390ns logic, 0.023ns route)
                                                       (94.4% logic, 5.6% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4 (SLICE_X41Y54.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.418ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.418ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 40.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3 to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y54.CQ      Tcko                  0.198   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3
    SLICE_X41Y54.C5      net (fanout=3)        0.065   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<3>
    SLICE_X41Y54.CLK     Tah         (-Th)    -0.155   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[4]_GND_32_o_add_0_OUT<4>1
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4
    -------------------------------------------------  ---------------------------
    Total                                      0.418ns (0.353ns logic, 0.065ns route)
                                                       (84.4% logic, 15.6% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_3 (SLICE_X40Y54.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.429ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.433ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.034 - 0.030)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 40.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3 to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y55.DQ      Tcko                  0.200   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3
    SLICE_X40Y54.DX      net (fanout=1)        0.185   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<3>
    SLICE_X40Y54.CLK     Tckdi       (-Th)    -0.048   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      0.433ns (0.248ns logic, 0.185ns route)
                                                       (57.3% logic, 42.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_RX_CLK1 = PERIOD TIMEGRP "RX_CLK1" 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 38.270ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: BUFG_inst_RX_CLK/I0
  Logical resource: BUFG_inst_RX_CLK/I0
  Location pin: BUFGMUX_X2Y3.I0
  Clock network: IBUFG_CLK_Rx_25MHz
--------------------------------------------------------------------------------
Slack: 38.962ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<3>/CLK
  Logical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA/CLK
  Location pin: SLICE_X38Y57.CLK
  Clock network: BUFG_CLK_Rx_25MHz
--------------------------------------------------------------------------------
Slack: 38.962ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<3>/CLK
  Logical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1/CLK
  Location pin: SLICE_X38Y57.CLK
  Clock network: BUFG_CLK_Rx_25MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_ML3_50MHz_to_ML3_HOSTCLK_path" TIG;

 1305 paths analyzed, 422 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/reg_dout_2 (SLICE_X31Y23.A3), 38 paths
--------------------------------------------------------------------------------
Delay (setup path):     12.178ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd15 (FF)
  Destination:          ML3MST_inst/reg_dout_2 (FF)
  Data Path Delay:      11.155ns (Levels of Logic = 5)
  Clock Path Skew:      -0.038ns (0.769 - 0.807)
  Source Clock:         BUFG_CLK_50MHz rising
  Destination Clock:    BUFG_CLK_80MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd15 to ML3MST_inst/reg_dout_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y19.AQ      Tcko                  0.447   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd19
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd15
    SLICE_X30Y38.D5      net (fanout=19)       3.436   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd15
    SLICE_X30Y38.DMUX    Tilo                  0.261   ML3MST_inst/ml3_logic_root/ml3_flame_control/Mmux_tx0_bufwrdata[15]_common_mem_dout[15]_mux_4328_OUT17211
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd86-In551
    SLICE_X27Y21.C5      net (fanout=11)       2.875   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd86-In55
    SLICE_X27Y21.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/reg_rc_ESTS_dd<4>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[2]
    SLICE_X29Y14.B2      net (fanout=1)        1.576   ML3MST_inst/debug_info_10<2>
    SLICE_X29Y14.B       Tilo                  0.259   ML3MST_inst/mux22_122
                                                       ML3MST_inst/mux22_122
    SLICE_X31Y23.B6      net (fanout=1)        1.003   ML3MST_inst/mux22_122
    SLICE_X31Y23.B       Tilo                  0.259   ML3MST_inst/reg_dout<3>
                                                       ML3MST_inst/mux22_7
    SLICE_X31Y23.A3      net (fanout=1)        0.458   ML3MST_inst/mux22_7
    SLICE_X31Y23.CLK     Tas                   0.322   ML3MST_inst/reg_dout<3>
                                                       ML3MST_inst/host_addr<6>81
                                                       ML3MST_inst/reg_dout_2
    -------------------------------------------------  ---------------------------
    Total                                     11.155ns (1.807ns logic, 9.348ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     12.155ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd10 (FF)
  Destination:          ML3MST_inst/reg_dout_2 (FF)
  Data Path Delay:      11.142ns (Levels of Logic = 5)
  Clock Path Skew:      -0.028ns (0.769 - 0.797)
  Source Clock:         BUFG_CLK_50MHz rising
  Destination Clock:    BUFG_CLK_80MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd10 to ML3MST_inst/reg_dout_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y19.AQ      Tcko                  0.408   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd14
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd10
    SLICE_X30Y38.D4      net (fanout=15)       3.462   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd10
    SLICE_X30Y38.DMUX    Tilo                  0.261   ML3MST_inst/ml3_logic_root/ml3_flame_control/Mmux_tx0_bufwrdata[15]_common_mem_dout[15]_mux_4328_OUT17211
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd86-In551
    SLICE_X27Y21.C5      net (fanout=11)       2.875   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd86-In55
    SLICE_X27Y21.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/reg_rc_ESTS_dd<4>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[2]
    SLICE_X29Y14.B2      net (fanout=1)        1.576   ML3MST_inst/debug_info_10<2>
    SLICE_X29Y14.B       Tilo                  0.259   ML3MST_inst/mux22_122
                                                       ML3MST_inst/mux22_122
    SLICE_X31Y23.B6      net (fanout=1)        1.003   ML3MST_inst/mux22_122
    SLICE_X31Y23.B       Tilo                  0.259   ML3MST_inst/reg_dout<3>
                                                       ML3MST_inst/mux22_7
    SLICE_X31Y23.A3      net (fanout=1)        0.458   ML3MST_inst/mux22_7
    SLICE_X31Y23.CLK     Tas                   0.322   ML3MST_inst/reg_dout<3>
                                                       ML3MST_inst/host_addr<6>81
                                                       ML3MST_inst/reg_dout_2
    -------------------------------------------------  ---------------------------
    Total                                     11.142ns (1.768ns logic, 9.374ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     11.538ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd20 (FF)
  Destination:          ML3MST_inst/reg_dout_2 (FF)
  Data Path Delay:      10.533ns (Levels of Logic = 5)
  Clock Path Skew:      -0.020ns (0.769 - 0.789)
  Source Clock:         BUFG_CLK_50MHz rising
  Destination Clock:    BUFG_CLK_80MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd20 to ML3MST_inst/reg_dout_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y25.AQ      Tcko                  0.408   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd24
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd20
    SLICE_X30Y38.D2      net (fanout=43)       2.853   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd20
    SLICE_X30Y38.DMUX    Tilo                  0.261   ML3MST_inst/ml3_logic_root/ml3_flame_control/Mmux_tx0_bufwrdata[15]_common_mem_dout[15]_mux_4328_OUT17211
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd86-In551
    SLICE_X27Y21.C5      net (fanout=11)       2.875   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd86-In55
    SLICE_X27Y21.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/reg_rc_ESTS_dd<4>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[2]
    SLICE_X29Y14.B2      net (fanout=1)        1.576   ML3MST_inst/debug_info_10<2>
    SLICE_X29Y14.B       Tilo                  0.259   ML3MST_inst/mux22_122
                                                       ML3MST_inst/mux22_122
    SLICE_X31Y23.B6      net (fanout=1)        1.003   ML3MST_inst/mux22_122
    SLICE_X31Y23.B       Tilo                  0.259   ML3MST_inst/reg_dout<3>
                                                       ML3MST_inst/mux22_7
    SLICE_X31Y23.A3      net (fanout=1)        0.458   ML3MST_inst/mux22_7
    SLICE_X31Y23.CLK     Tas                   0.322   ML3MST_inst/reg_dout<3>
                                                       ML3MST_inst/host_addr<6>81
                                                       ML3MST_inst/reg_dout_2
    -------------------------------------------------  ---------------------------
    Total                                     10.533ns (1.768ns logic, 8.765ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/reg_dout_10 (SLICE_X30Y22.A4), 28 paths
--------------------------------------------------------------------------------
Delay (setup path):     11.859ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd15 (FF)
  Destination:          ML3MST_inst/reg_dout_10 (FF)
  Data Path Delay:      10.838ns (Levels of Logic = 6)
  Clock Path Skew:      -0.036ns (0.771 - 0.807)
  Source Clock:         BUFG_CLK_50MHz rising
  Destination Clock:    BUFG_CLK_80MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd15 to ML3MST_inst/reg_dout_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y19.AQ      Tcko                  0.447   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd19
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd15
    SLICE_X30Y38.D5      net (fanout=19)       3.436   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd15
    SLICE_X30Y38.DMUX    Tilo                  0.261   ML3MST_inst/ml3_logic_root/ml3_flame_control/Mmux_tx0_bufwrdata[15]_common_mem_dout[15]_mux_4328_OUT17211
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd86-In551
    SLICE_X23Y24.B6      net (fanout=11)       2.201   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd86-In55
    SLICE_X23Y24.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n23622_inv22
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n23622_inv221
    SLICE_X23Y24.A5      net (fanout=2)        0.195   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n23622_inv22
    SLICE_X23Y24.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n23622_inv22
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[10]1
    SLICE_X27Y18.C1      net (fanout=1)        1.407   ML3MST_inst/debug_info_10<10>
    SLICE_X27Y18.C       Tilo                  0.259   ML3MST_inst/mux1_7
                                                       ML3MST_inst/mux1_122
    SLICE_X27Y18.D5      net (fanout=1)        0.209   ML3MST_inst/mux1_122
    SLICE_X27Y18.D       Tilo                  0.259   ML3MST_inst/mux1_7
                                                       ML3MST_inst/mux1_7
    SLICE_X30Y22.A4      net (fanout=1)        1.357   ML3MST_inst/mux1_7
    SLICE_X30Y22.CLK     Tas                   0.289   ML3MST_inst/reg_dout<11>
                                                       ML3MST_inst/host_addr<6>21
                                                       ML3MST_inst/reg_dout_10
    -------------------------------------------------  ---------------------------
    Total                                     10.838ns (2.033ns logic, 8.805ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     11.836ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd10 (FF)
  Destination:          ML3MST_inst/reg_dout_10 (FF)
  Data Path Delay:      10.825ns (Levels of Logic = 6)
  Clock Path Skew:      -0.026ns (0.771 - 0.797)
  Source Clock:         BUFG_CLK_50MHz rising
  Destination Clock:    BUFG_CLK_80MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd10 to ML3MST_inst/reg_dout_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y19.AQ      Tcko                  0.408   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd14
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd10
    SLICE_X30Y38.D4      net (fanout=15)       3.462   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd10
    SLICE_X30Y38.DMUX    Tilo                  0.261   ML3MST_inst/ml3_logic_root/ml3_flame_control/Mmux_tx0_bufwrdata[15]_common_mem_dout[15]_mux_4328_OUT17211
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd86-In551
    SLICE_X23Y24.B6      net (fanout=11)       2.201   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd86-In55
    SLICE_X23Y24.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n23622_inv22
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n23622_inv221
    SLICE_X23Y24.A5      net (fanout=2)        0.195   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n23622_inv22
    SLICE_X23Y24.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n23622_inv22
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[10]1
    SLICE_X27Y18.C1      net (fanout=1)        1.407   ML3MST_inst/debug_info_10<10>
    SLICE_X27Y18.C       Tilo                  0.259   ML3MST_inst/mux1_7
                                                       ML3MST_inst/mux1_122
    SLICE_X27Y18.D5      net (fanout=1)        0.209   ML3MST_inst/mux1_122
    SLICE_X27Y18.D       Tilo                  0.259   ML3MST_inst/mux1_7
                                                       ML3MST_inst/mux1_7
    SLICE_X30Y22.A4      net (fanout=1)        1.357   ML3MST_inst/mux1_7
    SLICE_X30Y22.CLK     Tas                   0.289   ML3MST_inst/reg_dout<11>
                                                       ML3MST_inst/host_addr<6>21
                                                       ML3MST_inst/reg_dout_10
    -------------------------------------------------  ---------------------------
    Total                                     10.825ns (1.994ns logic, 8.831ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Delay (setup path):     11.219ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd20 (FF)
  Destination:          ML3MST_inst/reg_dout_10 (FF)
  Data Path Delay:      10.216ns (Levels of Logic = 6)
  Clock Path Skew:      -0.018ns (0.771 - 0.789)
  Source Clock:         BUFG_CLK_50MHz rising
  Destination Clock:    BUFG_CLK_80MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd20 to ML3MST_inst/reg_dout_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y25.AQ      Tcko                  0.408   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd24
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd20
    SLICE_X30Y38.D2      net (fanout=43)       2.853   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd20
    SLICE_X30Y38.DMUX    Tilo                  0.261   ML3MST_inst/ml3_logic_root/ml3_flame_control/Mmux_tx0_bufwrdata[15]_common_mem_dout[15]_mux_4328_OUT17211
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd86-In551
    SLICE_X23Y24.B6      net (fanout=11)       2.201   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd86-In55
    SLICE_X23Y24.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n23622_inv22
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n23622_inv221
    SLICE_X23Y24.A5      net (fanout=2)        0.195   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n23622_inv22
    SLICE_X23Y24.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n23622_inv22
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[10]1
    SLICE_X27Y18.C1      net (fanout=1)        1.407   ML3MST_inst/debug_info_10<10>
    SLICE_X27Y18.C       Tilo                  0.259   ML3MST_inst/mux1_7
                                                       ML3MST_inst/mux1_122
    SLICE_X27Y18.D5      net (fanout=1)        0.209   ML3MST_inst/mux1_122
    SLICE_X27Y18.D       Tilo                  0.259   ML3MST_inst/mux1_7
                                                       ML3MST_inst/mux1_7
    SLICE_X30Y22.A4      net (fanout=1)        1.357   ML3MST_inst/mux1_7
    SLICE_X30Y22.CLK     Tas                   0.289   ML3MST_inst/reg_dout<11>
                                                       ML3MST_inst/host_addr<6>21
                                                       ML3MST_inst/reg_dout_10
    -------------------------------------------------  ---------------------------
    Total                                     10.216ns (1.994ns logic, 8.222ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/reg_dout_1 (SLICE_X33Y19.C6), 56 paths
--------------------------------------------------------------------------------
Delay (setup path):     10.327ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd55 (FF)
  Destination:          ML3MST_inst/reg_dout_1 (FF)
  Data Path Delay:      9.173ns (Levels of Logic = 7)
  Clock Path Skew:      -0.169ns (0.787 - 0.956)
  Source Clock:         BUFG_CLK_50MHz rising
  Destination Clock:    BUFG_CLK_80MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd55 to ML3MST_inst/reg_dout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y17.AQ       Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd57
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd55
    SLICE_X25Y23.C2      net (fanout=15)       3.298   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd55
    SLICE_X25Y23.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_common_mem_addr[13]_common_mem_addr[13]_mux_6960_OUT<0>62
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_common_mem_addr[13]_common_mem_addr[13]_mux_6960_OUT<0>62
    SLICE_X21Y20.A5      net (fanout=1)        0.772   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_common_mem_addr[13]_common_mem_addr[13]_mux_6960_OUT<0>62
    SLICE_X21Y20.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[1]
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_common_mem_addr[13]_common_mem_addr[13]_mux_6960_OUT<0>63
    SLICE_X21Y20.B6      net (fanout=2)        0.126   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_common_mem_addr[13]_common_mem_addr[13]_mux_6960_OUT<0>6
    SLICE_X21Y20.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[1]
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[1]2
    SLICE_X25Y13.C4      net (fanout=1)        0.923   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[1]2
    SLICE_X25Y13.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrcvtmp_a<51>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[1]3
    SLICE_X25Y13.B3      net (fanout=1)        0.521   ML3MST_inst/debug_info_10<1>
    SLICE_X25Y13.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrcvtmp_a<51>
                                                       ML3MST_inst/mux11_122
    SLICE_X33Y19.D6      net (fanout=1)        1.148   ML3MST_inst/mux11_122
    SLICE_X33Y19.D       Tilo                  0.259   ML3MST_inst/reg_dout<1>
                                                       ML3MST_inst/mux11_7
    SLICE_X33Y19.C6      net (fanout=1)        0.118   ML3MST_inst/mux11_7
    SLICE_X33Y19.CLK     Tas                   0.322   ML3MST_inst/reg_dout<1>
                                                       ML3MST_inst/host_addr<6>71
                                                       ML3MST_inst/reg_dout_1
    -------------------------------------------------  ---------------------------
    Total                                      9.173ns (2.267ns logic, 6.906ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     9.634ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd49 (FF)
  Destination:          ML3MST_inst/reg_dout_1 (FF)
  Data Path Delay:      8.676ns (Levels of Logic = 6)
  Clock Path Skew:      0.027ns (0.787 - 0.760)
  Source Clock:         BUFG_CLK_50MHz rising
  Destination Clock:    BUFG_CLK_80MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd49 to ML3MST_inst/reg_dout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y27.DQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd49
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd49
    SLICE_X14Y29.B4      net (fanout=52)       1.650   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd49
    SLICE_X14Y29.B       Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/tx0_bufwrsize<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n26656_inv11
    SLICE_X21Y20.B1      net (fanout=3)        2.364   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n26656_inv1
    SLICE_X21Y20.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[1]
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[1]2
    SLICE_X25Y13.C4      net (fanout=1)        0.923   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[1]2
    SLICE_X25Y13.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrcvtmp_a<51>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[1]3
    SLICE_X25Y13.B3      net (fanout=1)        0.521   ML3MST_inst/debug_info_10<1>
    SLICE_X25Y13.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrcvtmp_a<51>
                                                       ML3MST_inst/mux11_122
    SLICE_X33Y19.D6      net (fanout=1)        1.148   ML3MST_inst/mux11_122
    SLICE_X33Y19.D       Tilo                  0.259   ML3MST_inst/reg_dout<1>
                                                       ML3MST_inst/mux11_7
    SLICE_X33Y19.C6      net (fanout=1)        0.118   ML3MST_inst/mux11_7
    SLICE_X33Y19.CLK     Tas                   0.322   ML3MST_inst/reg_dout<1>
                                                       ML3MST_inst/host_addr<6>71
                                                       ML3MST_inst/reg_dout_1
    -------------------------------------------------  ---------------------------
    Total                                      8.676ns (1.952ns logic, 6.724ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     9.130ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd56 (FF)
  Destination:          ML3MST_inst/reg_dout_1 (FF)
  Data Path Delay:      7.976ns (Levels of Logic = 6)
  Clock Path Skew:      -0.169ns (0.787 - 0.956)
  Source Clock:         BUFG_CLK_50MHz rising
  Destination Clock:    BUFG_CLK_80MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd56 to ML3MST_inst/reg_dout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y17.CQ       Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd57
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd56
    SLICE_X21Y20.D1      net (fanout=31)       2.820   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd56
    SLICE_X21Y20.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[1]
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[1]1
    SLICE_X21Y20.B2      net (fanout=1)        0.438   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[1]
    SLICE_X21Y20.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[1]
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[1]2
    SLICE_X25Y13.C4      net (fanout=1)        0.923   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[1]2
    SLICE_X25Y13.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrcvtmp_a<51>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[1]3
    SLICE_X25Y13.B3      net (fanout=1)        0.521   ML3MST_inst/debug_info_10<1>
    SLICE_X25Y13.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrcvtmp_a<51>
                                                       ML3MST_inst/mux11_122
    SLICE_X33Y19.D6      net (fanout=1)        1.148   ML3MST_inst/mux11_122
    SLICE_X33Y19.D       Tilo                  0.259   ML3MST_inst/reg_dout<1>
                                                       ML3MST_inst/mux11_7
    SLICE_X33Y19.C6      net (fanout=1)        0.118   ML3MST_inst/mux11_7
    SLICE_X33Y19.CLK     Tas                   0.322   ML3MST_inst/reg_dout<1>
                                                       ML3MST_inst/host_addr<6>71
                                                       ML3MST_inst/reg_dout_1
    -------------------------------------------------  ---------------------------
    Total                                      7.976ns (2.008ns logic, 5.968ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_ML3_50MHz_to_ML3_HOSTCLK_path" TIG;
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/reg_dout_30 (SLICE_X39Y32.D6), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -1.105ns (datapath - clock path skew - uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/reg_r_STI1_30 (FF)
  Destination:          ML3MST_inst/reg_dout_30 (FF)
  Data Path Delay:      0.537ns (Levels of Logic = 1)
  Clock Path Skew:      0.657ns (1.095 - 0.438)
  Source Clock:         BUFG_CLK_50MHz rising
  Destination Clock:    BUFG_CLK_80MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/reg_r_STI1_30 to ML3MST_inst/reg_dout_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y33.CQ      Tcko                  0.198   ML3MST_inst/ml3_logic_root/ml3_flame_control/reg_r_STI1<31>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/reg_r_STI1_30
    SLICE_X39Y32.D6      net (fanout=3)        0.124   ML3MST_inst/ml3_logic_root/ml3_flame_control/reg_r_STI1<30>
    SLICE_X39Y32.CLK     Tah         (-Th)    -0.215   ML3MST_inst/reg_dout<30>
                                                       ML3MST_inst/mux23711
                                                       ML3MST_inst/reg_dout_30
    -------------------------------------------------  ---------------------------
    Total                                      0.537ns (0.413ns logic, 0.124ns route)
                                                       (76.9% logic, 23.1% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/reg_dout_29 (SLICE_X39Y32.B4), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -1.013ns (datapath - clock path skew - uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/reg_r_STI1_29 (FF)
  Destination:          ML3MST_inst/reg_dout_29 (FF)
  Data Path Delay:      0.629ns (Levels of Logic = 1)
  Clock Path Skew:      0.657ns (1.095 - 0.438)
  Source Clock:         BUFG_CLK_50MHz rising
  Destination Clock:    BUFG_CLK_80MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/reg_r_STI1_29 to ML3MST_inst/reg_dout_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y33.BQ      Tcko                  0.198   ML3MST_inst/ml3_logic_root/ml3_flame_control/reg_r_STI1<31>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/reg_r_STI1_29
    SLICE_X39Y32.B4      net (fanout=3)        0.216   ML3MST_inst/ml3_logic_root/ml3_flame_control/reg_r_STI1<29>
    SLICE_X39Y32.CLK     Tah         (-Th)    -0.215   ML3MST_inst/reg_dout<30>
                                                       ML3MST_inst/mux21711
                                                       ML3MST_inst/reg_dout_29
    -------------------------------------------------  ---------------------------
    Total                                      0.629ns (0.413ns logic, 0.216ns route)
                                                       (65.7% logic, 34.3% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/reg_rs_CMD_clr_d_20 (SLICE_X48Y11.C5), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -1.058ns (datapath - clock path skew - uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/reg_rs_CMD_cclr_20 (FF)
  Destination:          ML3MST_inst/reg_rs_CMD_clr_d_20 (FF)
  Data Path Delay:      0.579ns (Levels of Logic = 1)
  Clock Path Skew:      0.652ns (1.150 - 0.498)
  Source Clock:         BUFG_CLK_50MHz rising
  Destination Clock:    BUFG_CLK_80MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/reg_rs_CMD_cclr_20 to ML3MST_inst/reg_rs_CMD_clr_d_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y13.CQ      Tcko                  0.200   ML3MST_inst/ml3_logic_root/reg_rs_CMD_cclr_20
                                                       ML3MST_inst/ml3_logic_root/reg_rs_CMD_cclr_20
    SLICE_X48Y11.C5      net (fanout=2)        0.258   ML3MST_inst/ml3_logic_root/reg_rs_CMD_cclr_20
    SLICE_X48Y11.CLK     Tah         (-Th)    -0.121   ML3MST_inst/reg_rs_CMD_clr_dd<19>
                                                       ML3MST_inst/ml3_logic_root/reg_rs_CMD_cclr_20_rt
                                                       ML3MST_inst/reg_rs_CMD_clr_d_20
    -------------------------------------------------  ---------------------------
    Total                                      0.579ns (0.321ns logic, 0.258ns route)
                                                       (55.4% logic, 44.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_ML3_HOSTCLK_to_ML3_50MHz_path" TIG;

 1341 paths analyzed, 169 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20 (SLICE_X51Y7.A1), 54 paths
--------------------------------------------------------------------------------
Delay (setup path):     17.665ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_5 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20 (FF)
  Data Path Delay:      16.765ns (Levels of Logic = 12)
  Clock Path Skew:      0.085ns (0.875 - 0.790)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_5 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y22.BQ      Tcko                  0.391   ML3MST_inst/reg_rw_IDLY<7>
                                                       ML3MST_inst/reg_rw_IDLY_5
    SLICE_X51Y10.A3      net (fanout=16)       2.988   ML3MST_inst/reg_rw_IDLY<5>
    SLICE_X51Y10.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_wdt<3>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X47Y6.B5       net (fanout=2)        1.015   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X47Y6.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X47Y6.A4       net (fanout=2)        0.446   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X47Y6.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X41Y9.B1       net (fanout=2)        1.066   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X41Y9.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/reg_rs_CMD_dd<3>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X41Y9.A4       net (fanout=2)        0.450   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X41Y9.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/reg_rs_CMD_dd<3>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X52Y9.B5       net (fanout=2)        1.415   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X52Y9.B        Tilo                  0.205   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X52Y9.A3       net (fanout=2)        0.404   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X52Y9.A        Tilo                  0.205   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X53Y10.A4      net (fanout=2)        0.542   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X53Y10.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_wdt<11>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X53Y10.B1      net (fanout=2)        0.673   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X53Y10.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_wdt<11>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X45Y8.A1       net (fanout=3)        1.282   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X45Y8.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_initseq_chk_0
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X51Y11.D1      net (fanout=8)        1.869   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X51Y11.DMUX    Tilo                  0.313   ML3MST_inst/N22
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>2
    SLICE_X51Y7.A1       net (fanout=1)        1.107   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>2
    SLICE_X51Y7.CLK      Tas                   0.322   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<21>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>3
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20
    -------------------------------------------------  ---------------------------
    Total                                     16.765ns (3.508ns logic, 13.257ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     17.171ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_3 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20 (FF)
  Data Path Delay:      16.286ns (Levels of Logic = 12)
  Clock Path Skew:      0.100ns (0.875 - 0.775)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_3 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y23.DQ      Tcko                  0.391   ML3MST_inst/reg_rw_IDLY<3>
                                                       ML3MST_inst/reg_rw_IDLY_3
    SLICE_X51Y10.A1      net (fanout=15)       2.509   ML3MST_inst/reg_rw_IDLY<3>
    SLICE_X51Y10.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_wdt<3>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X47Y6.B5       net (fanout=2)        1.015   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X47Y6.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X47Y6.A4       net (fanout=2)        0.446   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X47Y6.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X41Y9.B1       net (fanout=2)        1.066   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X41Y9.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/reg_rs_CMD_dd<3>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X41Y9.A4       net (fanout=2)        0.450   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X41Y9.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/reg_rs_CMD_dd<3>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X52Y9.B5       net (fanout=2)        1.415   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X52Y9.B        Tilo                  0.205   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X52Y9.A3       net (fanout=2)        0.404   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X52Y9.A        Tilo                  0.205   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X53Y10.A4      net (fanout=2)        0.542   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X53Y10.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_wdt<11>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X53Y10.B1      net (fanout=2)        0.673   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X53Y10.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_wdt<11>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X45Y8.A1       net (fanout=3)        1.282   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X45Y8.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_initseq_chk_0
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X51Y11.D1      net (fanout=8)        1.869   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X51Y11.DMUX    Tilo                  0.313   ML3MST_inst/N22
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>2
    SLICE_X51Y7.A1       net (fanout=1)        1.107   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>2
    SLICE_X51Y7.CLK      Tas                   0.322   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<21>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>3
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20
    -------------------------------------------------  ---------------------------
    Total                                     16.286ns (3.508ns logic, 12.778ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     16.928ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_1 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20 (FF)
  Data Path Delay:      16.043ns (Levels of Logic = 12)
  Clock Path Skew:      0.100ns (0.875 - 0.775)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_1 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y23.BQ      Tcko                  0.391   ML3MST_inst/reg_rw_IDLY<3>
                                                       ML3MST_inst/reg_rw_IDLY_1
    SLICE_X51Y10.A6      net (fanout=11)       2.266   ML3MST_inst/reg_rw_IDLY<1>
    SLICE_X51Y10.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_wdt<3>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X47Y6.B5       net (fanout=2)        1.015   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X47Y6.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X47Y6.A4       net (fanout=2)        0.446   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X47Y6.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X41Y9.B1       net (fanout=2)        1.066   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X41Y9.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/reg_rs_CMD_dd<3>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X41Y9.A4       net (fanout=2)        0.450   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X41Y9.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/reg_rs_CMD_dd<3>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X52Y9.B5       net (fanout=2)        1.415   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X52Y9.B        Tilo                  0.205   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X52Y9.A3       net (fanout=2)        0.404   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X52Y9.A        Tilo                  0.205   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X53Y10.A4      net (fanout=2)        0.542   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X53Y10.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_wdt<11>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X53Y10.B1      net (fanout=2)        0.673   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X53Y10.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_wdt<11>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X45Y8.A1       net (fanout=3)        1.282   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X45Y8.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_initseq_chk_0
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X51Y11.D1      net (fanout=8)        1.869   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X51Y11.DMUX    Tilo                  0.313   ML3MST_inst/N22
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>2
    SLICE_X51Y7.A1       net (fanout=1)        1.107   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>2
    SLICE_X51Y7.CLK      Tas                   0.322   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<21>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>3
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20
    -------------------------------------------------  ---------------------------
    Total                                     16.043ns (3.508ns logic, 12.535ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_18 (SLICE_X47Y7.A6), 113 paths
--------------------------------------------------------------------------------
Delay (setup path):     16.900ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_5 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_18 (FF)
  Data Path Delay:      15.980ns (Levels of Logic = 12)
  Clock Path Skew:      0.065ns (0.855 - 0.790)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_5 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y22.BQ      Tcko                  0.391   ML3MST_inst/reg_rw_IDLY<7>
                                                       ML3MST_inst/reg_rw_IDLY_5
    SLICE_X51Y10.A3      net (fanout=16)       2.988   ML3MST_inst/reg_rw_IDLY<5>
    SLICE_X51Y10.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_wdt<3>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X47Y6.B5       net (fanout=2)        1.015   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X47Y6.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X47Y6.A4       net (fanout=2)        0.446   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X47Y6.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X41Y9.B1       net (fanout=2)        1.066   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X41Y9.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/reg_rs_CMD_dd<3>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X41Y9.A4       net (fanout=2)        0.450   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X41Y9.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/reg_rs_CMD_dd<3>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X52Y9.B5       net (fanout=2)        1.415   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X52Y9.B        Tilo                  0.205   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X52Y9.A3       net (fanout=2)        0.404   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X52Y9.A        Tilo                  0.205   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X53Y10.A4      net (fanout=2)        0.542   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X53Y10.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_wdt<11>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X53Y10.B1      net (fanout=2)        0.673   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X53Y10.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_wdt<11>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X45Y8.A1       net (fanout=3)        1.282   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X45Y8.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_initseq_chk_0
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X48Y12.C1      net (fanout=8)        1.564   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X48Y12.CMUX    Tilo                  0.343   ML3MST_inst/ml3_logic_root/_n9278_inv211
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>6_G
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>6
    SLICE_X47Y7.A6       net (fanout=1)        0.597   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>6
    SLICE_X47Y7.CLK      Tas                   0.322   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<19>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>7
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_18
    -------------------------------------------------  ---------------------------
    Total                                     15.980ns (3.538ns logic, 12.442ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     16.731ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_5 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_18 (FF)
  Data Path Delay:      15.811ns (Levels of Logic = 12)
  Clock Path Skew:      0.065ns (0.855 - 0.790)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_5 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y22.BQ      Tcko                  0.391   ML3MST_inst/reg_rw_IDLY<7>
                                                       ML3MST_inst/reg_rw_IDLY_5
    SLICE_X51Y10.A3      net (fanout=16)       2.988   ML3MST_inst/reg_rw_IDLY<5>
    SLICE_X51Y10.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_wdt<3>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X47Y6.B5       net (fanout=2)        1.015   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X47Y6.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X47Y6.A4       net (fanout=2)        0.446   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X47Y6.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X41Y9.B1       net (fanout=2)        1.066   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X41Y9.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/reg_rs_CMD_dd<3>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X41Y9.A4       net (fanout=2)        0.450   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X41Y9.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/reg_rs_CMD_dd<3>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X52Y9.B5       net (fanout=2)        1.415   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X52Y9.B        Tilo                  0.205   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X52Y9.A3       net (fanout=2)        0.404   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X52Y9.A        Tilo                  0.205   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X53Y10.A4      net (fanout=2)        0.542   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X53Y10.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_wdt<11>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X53Y10.B1      net (fanout=2)        0.673   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X53Y10.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_wdt<11>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X45Y8.A1       net (fanout=3)        1.282   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X45Y8.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_initseq_chk_0
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X48Y12.D3      net (fanout=8)        1.400   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X48Y12.CMUX    Topdc                 0.338   ML3MST_inst/ml3_logic_root/_n9278_inv211
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>6_F
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>6
    SLICE_X47Y7.A6       net (fanout=1)        0.597   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>6
    SLICE_X47Y7.CLK      Tas                   0.322   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<19>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>7
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_18
    -------------------------------------------------  ---------------------------
    Total                                     15.811ns (3.533ns logic, 12.278ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Delay (setup path):     16.406ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_3 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_18 (FF)
  Data Path Delay:      15.501ns (Levels of Logic = 12)
  Clock Path Skew:      0.080ns (0.855 - 0.775)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_3 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y23.DQ      Tcko                  0.391   ML3MST_inst/reg_rw_IDLY<3>
                                                       ML3MST_inst/reg_rw_IDLY_3
    SLICE_X51Y10.A1      net (fanout=15)       2.509   ML3MST_inst/reg_rw_IDLY<3>
    SLICE_X51Y10.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_wdt<3>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X47Y6.B5       net (fanout=2)        1.015   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X47Y6.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X47Y6.A4       net (fanout=2)        0.446   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X47Y6.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X41Y9.B1       net (fanout=2)        1.066   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X41Y9.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/reg_rs_CMD_dd<3>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X41Y9.A4       net (fanout=2)        0.450   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X41Y9.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/reg_rs_CMD_dd<3>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X52Y9.B5       net (fanout=2)        1.415   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X52Y9.B        Tilo                  0.205   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X52Y9.A3       net (fanout=2)        0.404   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X52Y9.A        Tilo                  0.205   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X53Y10.A4      net (fanout=2)        0.542   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X53Y10.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_wdt<11>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X53Y10.B1      net (fanout=2)        0.673   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X53Y10.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_wdt<11>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X45Y8.A1       net (fanout=3)        1.282   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X45Y8.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_initseq_chk_0
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X48Y12.C1      net (fanout=8)        1.564   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X48Y12.CMUX    Tilo                  0.343   ML3MST_inst/ml3_logic_root/_n9278_inv211
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>6_G
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>6
    SLICE_X47Y7.A6       net (fanout=1)        0.597   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>6
    SLICE_X47Y7.CLK      Tas                   0.322   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<19>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>7
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_18
    -------------------------------------------------  ---------------------------
    Total                                     15.501ns (3.538ns logic, 11.963ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_17 (SLICE_X52Y11.B6), 56 paths
--------------------------------------------------------------------------------
Delay (setup path):     16.662ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_5 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_17 (FF)
  Data Path Delay:      15.773ns (Levels of Logic = 12)
  Clock Path Skew:      0.096ns (0.886 - 0.790)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_5 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y22.BQ      Tcko                  0.391   ML3MST_inst/reg_rw_IDLY<7>
                                                       ML3MST_inst/reg_rw_IDLY_5
    SLICE_X51Y10.A3      net (fanout=16)       2.988   ML3MST_inst/reg_rw_IDLY<5>
    SLICE_X51Y10.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_wdt<3>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X47Y6.B5       net (fanout=2)        1.015   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X47Y6.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X47Y6.A4       net (fanout=2)        0.446   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X47Y6.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X41Y9.B1       net (fanout=2)        1.066   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X41Y9.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/reg_rs_CMD_dd<3>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X41Y9.A4       net (fanout=2)        0.450   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X41Y9.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/reg_rs_CMD_dd<3>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X52Y9.B5       net (fanout=2)        1.415   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X52Y9.B        Tilo                  0.205   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X52Y9.A3       net (fanout=2)        0.404   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X52Y9.A        Tilo                  0.205   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X53Y10.A4      net (fanout=2)        0.542   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X53Y10.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_wdt<11>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X53Y10.B1      net (fanout=2)        0.673   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X53Y10.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_wdt<11>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X45Y8.A1       net (fanout=3)        1.282   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X45Y8.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_initseq_chk_0
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X52Y11.A3      net (fanout=8)        1.955   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X52Y11.A       Tilo                  0.205   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<16>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>171
    SLICE_X52Y11.B6      net (fanout=1)        0.118   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>16
    SLICE_X52Y11.CLK     Tas                   0.341   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<16>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<17>
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_17
    -------------------------------------------------  ---------------------------
    Total                                     15.773ns (3.419ns logic, 12.354ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     16.168ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_3 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_17 (FF)
  Data Path Delay:      15.294ns (Levels of Logic = 12)
  Clock Path Skew:      0.111ns (0.886 - 0.775)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_3 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y23.DQ      Tcko                  0.391   ML3MST_inst/reg_rw_IDLY<3>
                                                       ML3MST_inst/reg_rw_IDLY_3
    SLICE_X51Y10.A1      net (fanout=15)       2.509   ML3MST_inst/reg_rw_IDLY<3>
    SLICE_X51Y10.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_wdt<3>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X47Y6.B5       net (fanout=2)        1.015   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X47Y6.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X47Y6.A4       net (fanout=2)        0.446   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X47Y6.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X41Y9.B1       net (fanout=2)        1.066   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X41Y9.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/reg_rs_CMD_dd<3>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X41Y9.A4       net (fanout=2)        0.450   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X41Y9.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/reg_rs_CMD_dd<3>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X52Y9.B5       net (fanout=2)        1.415   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X52Y9.B        Tilo                  0.205   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X52Y9.A3       net (fanout=2)        0.404   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X52Y9.A        Tilo                  0.205   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X53Y10.A4      net (fanout=2)        0.542   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X53Y10.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_wdt<11>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X53Y10.B1      net (fanout=2)        0.673   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X53Y10.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_wdt<11>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X45Y8.A1       net (fanout=3)        1.282   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X45Y8.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_initseq_chk_0
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X52Y11.A3      net (fanout=8)        1.955   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X52Y11.A       Tilo                  0.205   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<16>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>171
    SLICE_X52Y11.B6      net (fanout=1)        0.118   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>16
    SLICE_X52Y11.CLK     Tas                   0.341   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<16>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<17>
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_17
    -------------------------------------------------  ---------------------------
    Total                                     15.294ns (3.419ns logic, 11.875ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Delay (setup path):     15.925ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_1 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_17 (FF)
  Data Path Delay:      15.051ns (Levels of Logic = 12)
  Clock Path Skew:      0.111ns (0.886 - 0.775)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_1 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y23.BQ      Tcko                  0.391   ML3MST_inst/reg_rw_IDLY<3>
                                                       ML3MST_inst/reg_rw_IDLY_1
    SLICE_X51Y10.A6      net (fanout=11)       2.266   ML3MST_inst/reg_rw_IDLY<1>
    SLICE_X51Y10.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_wdt<3>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X47Y6.B5       net (fanout=2)        1.015   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X47Y6.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X47Y6.A4       net (fanout=2)        0.446   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X47Y6.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X41Y9.B1       net (fanout=2)        1.066   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X41Y9.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/reg_rs_CMD_dd<3>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X41Y9.A4       net (fanout=2)        0.450   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X41Y9.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/reg_rs_CMD_dd<3>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X52Y9.B5       net (fanout=2)        1.415   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X52Y9.B        Tilo                  0.205   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X52Y9.A3       net (fanout=2)        0.404   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X52Y9.A        Tilo                  0.205   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X53Y10.A4      net (fanout=2)        0.542   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X53Y10.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_wdt<11>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X53Y10.B1      net (fanout=2)        0.673   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X53Y10.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_wdt<11>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X45Y8.A1       net (fanout=3)        1.282   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X45Y8.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_initseq_chk_0
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X52Y11.A3      net (fanout=8)        1.955   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X52Y11.A       Tilo                  0.205   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<16>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>171
    SLICE_X52Y11.B6      net (fanout=1)        0.118   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>16
    SLICE_X52Y11.CLK     Tas                   0.341   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<16>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<17>
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_17
    -------------------------------------------------  ---------------------------
    Total                                     15.051ns (3.419ns logic, 11.632ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_ML3_HOSTCLK_to_ML3_50MHz_path" TIG;
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/reg_rc_INTS_d_3 (SLICE_X39Y11.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -1.040ns (datapath - clock path skew - uncertainty)
  Source:               ML3MST_inst/reg_rc_INTS_3 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rc_INTS_d_3 (FF)
  Data Path Delay:      0.461ns (Levels of Logic = 0)
  Clock Path Skew:      0.516ns (1.019 - 0.503)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/reg_rc_INTS_3 to ML3MST_inst/ml3_logic_root/reg_rc_INTS_d_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y10.AQ      Tcko                  0.198   ML3MST_inst/reg_rc_INTS<6>
                                                       ML3MST_inst/reg_rc_INTS_3
    SLICE_X39Y11.AX      net (fanout=3)        0.204   ML3MST_inst/reg_rc_INTS<3>
    SLICE_X39Y11.CLK     Tckdi       (-Th)    -0.059   ML3MST_inst/ml3_logic_root/reg_rc_INTS_d<6>
                                                       ML3MST_inst/ml3_logic_root/reg_rc_INTS_d_3
    -------------------------------------------------  ---------------------------
    Total                                      0.461ns (0.257ns logic, 0.204ns route)
                                                       (55.7% logic, 44.3% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/reg_rc_INTS_d_6 (SLICE_X39Y11.DX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -1.039ns (datapath - clock path skew - uncertainty)
  Source:               ML3MST_inst/reg_rc_INTS_6 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rc_INTS_d_6 (FF)
  Data Path Delay:      0.462ns (Levels of Logic = 0)
  Clock Path Skew:      0.516ns (1.019 - 0.503)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/reg_rc_INTS_6 to ML3MST_inst/ml3_logic_root/reg_rc_INTS_d_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y10.DQ      Tcko                  0.198   ML3MST_inst/reg_rc_INTS<6>
                                                       ML3MST_inst/reg_rc_INTS_6
    SLICE_X39Y11.DX      net (fanout=3)        0.205   ML3MST_inst/reg_rc_INTS<6>
    SLICE_X39Y11.CLK     Tckdi       (-Th)    -0.059   ML3MST_inst/ml3_logic_root/reg_rc_INTS_d<6>
                                                       ML3MST_inst/ml3_logic_root/reg_rc_INTS_d_6
    -------------------------------------------------  ---------------------------
    Total                                      0.462ns (0.257ns logic, 0.205ns route)
                                                       (55.6% logic, 44.4% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/reg_rc_INTS_d_5 (SLICE_X39Y11.CX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -1.037ns (datapath - clock path skew - uncertainty)
  Source:               ML3MST_inst/reg_rc_INTS_5 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rc_INTS_d_5 (FF)
  Data Path Delay:      0.464ns (Levels of Logic = 0)
  Clock Path Skew:      0.516ns (1.019 - 0.503)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/reg_rc_INTS_5 to ML3MST_inst/ml3_logic_root/reg_rc_INTS_d_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y10.CQ      Tcko                  0.198   ML3MST_inst/reg_rc_INTS<6>
                                                       ML3MST_inst/reg_rc_INTS_5
    SLICE_X39Y11.CX      net (fanout=3)        0.207   ML3MST_inst/reg_rc_INTS<5>
    SLICE_X39Y11.CLK     Tckdi       (-Th)    -0.059   ML3MST_inst/ml3_logic_root/reg_rc_INTS_d<6>
                                                       ML3MST_inst/ml3_logic_root/reg_rc_INTS_d_5
    -------------------------------------------------  ---------------------------
    Total                                      0.464ns (0.257ns logic, 0.207ns route)
                                                       (55.4% logic, 44.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_80MHz = PERIOD TIMEGRP "CLK_80MHz" TS_g_clk / 2 HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 248800 paths analyzed, 8584 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.213ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_ScanTime_17 (SLICE_X31Y62.B5), 74 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.287ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_ScanTime_17 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.724ns (Levels of Logic = 4)
  Clock Path Skew:      -0.229ns (0.418 - 0.647)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_ScanTime_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y14.DOA17   Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X8Y16.B4       net (fanout=1)        2.439   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.ram_douta<17>
    SLICE_X8Y16.BMUX     Topbb                 0.364   ML3MST_inst/common_mem_douta<17>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_516
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_3_f7_7
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_7
    SLICE_X23Y26.B6      net (fanout=1)        2.065   ML3MST_inst/common_mem_douta<17>
    SLICE_X23Y26.B       Tilo                  0.259   GMPartition_1/XY2100_Partition_1/G1.XY2100_Channel[1].XY2100_Receiver_ch/m_Buffer<27>
                                                       ML3MST_inst/Mmux_host_data_r91
    SLICE_X25Y33.C6      net (fanout=6)        0.887   LB_MIII_DataOut<17>
    SLICE_X25Y33.C       Tilo                  0.259   cnc2_GalvoMotor_M3/LIO_Partition_1/m_LIO_DO<1>
                                                       GMPartition_1/ibus_DataIn<1>LogicTrst3
    SLICE_X31Y62.B5      net (fanout=81)       3.279   GMPartition_1/ibus_DataIn<1>
    SLICE_X31Y62.CLK     Tas                   0.322   SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_ScanTime<19>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/IBUS_Address[7]_m_ScanTime[31]_select_88_OUT<17>1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_ScanTime_17
    -------------------------------------------------  ---------------------------
    Total                                     11.724ns (3.054ns logic, 8.670ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.551ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_ScanTime_17 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.454ns (Levels of Logic = 4)
  Clock Path Skew:      -0.235ns (0.418 - 0.653)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_ScanTime_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y16.DOA17   Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X8Y16.B6       net (fanout=1)        2.169   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_douta<17>
    SLICE_X8Y16.BMUX     Topbb                 0.364   ML3MST_inst/common_mem_douta<17>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_516
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_3_f7_7
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_7
    SLICE_X23Y26.B6      net (fanout=1)        2.065   ML3MST_inst/common_mem_douta<17>
    SLICE_X23Y26.B       Tilo                  0.259   GMPartition_1/XY2100_Partition_1/G1.XY2100_Channel[1].XY2100_Receiver_ch/m_Buffer<27>
                                                       ML3MST_inst/Mmux_host_data_r91
    SLICE_X25Y33.C6      net (fanout=6)        0.887   LB_MIII_DataOut<17>
    SLICE_X25Y33.C       Tilo                  0.259   cnc2_GalvoMotor_M3/LIO_Partition_1/m_LIO_DO<1>
                                                       GMPartition_1/ibus_DataIn<1>LogicTrst3
    SLICE_X31Y62.B5      net (fanout=81)       3.279   GMPartition_1/ibus_DataIn<1>
    SLICE_X31Y62.CLK     Tas                   0.322   SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_ScanTime<19>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/IBUS_Address[7]_m_ScanTime[31]_select_88_OUT<17>1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_ScanTime_17
    -------------------------------------------------  ---------------------------
    Total                                     11.454ns (3.054ns logic, 8.400ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.629ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cnc2_GalvoMotor_M3/LocalBusBridge_1/m_BusDataOut_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_ScanTime_17 (FF)
  Requirement:          12.500ns
  Data Path Delay:      9.169ns (Levels of Logic = 4)
  Clock Path Skew:      -2.292ns (-0.346 - 1.946)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: cnc2_GalvoMotor_M3/LocalBusBridge_1/m_BusDataOut_1 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_ScanTime_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y46.CQ      Tcko                  0.447   cnc2_GalvoMotor_M3/LocalBusBridge_1/m_BusDataOut<2>
                                                       cnc2_GalvoMotor_M3/LocalBusBridge_1/m_BusDataOut_1
    SLICE_X25Y47.B5      net (fanout=1)        1.279   cnc2_GalvoMotor_M3/LocalBusBridge_1/m_BusDataOut<1>
    SLICE_X25Y47.B       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_ShiftReg<6>
                                                       GMPartition_1/ibus_DataIn<1>LogicTrst2_SW0
    SLICE_X25Y38.A2      net (fanout=1)        1.511   N751
    SLICE_X25Y38.A       Tilo                  0.259   GMPartition_1/XY2100_Partition_1/G1.XY2100_Channel[1].XY2100_Receiver_ch/m_Data<27>
                                                       GMPartition_1/ibus_DataIn<1>LogicTrst2
    SLICE_X25Y33.C3      net (fanout=9)        1.554   GMPartition_1/ibus_DataIn<1>LogicTrst1
    SLICE_X25Y33.C       Tilo                  0.259   cnc2_GalvoMotor_M3/LIO_Partition_1/m_LIO_DO<1>
                                                       GMPartition_1/ibus_DataIn<1>LogicTrst3
    SLICE_X31Y62.B5      net (fanout=81)       3.279   GMPartition_1/ibus_DataIn<1>
    SLICE_X31Y62.CLK     Tas                   0.322   SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_ScanTime<19>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/IBUS_Address[7]_m_ScanTime[31]_select_88_OUT<17>1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_ScanTime_17
    -------------------------------------------------  ---------------------------
    Total                                      9.169ns (1.546ns logic, 7.623ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_TimeOutFlag_25 (SLICE_X7Y77.CE), 133 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.289ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_iCLK_Counter_5 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_TimeOutFlag_25 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.087ns (Levels of Logic = 7)
  Clock Path Skew:      0.136ns (0.510 - 0.374)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_iCLK_Counter_5 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_TimeOutFlag_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y60.BQ      Tcko                  0.391   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_iCLK_Counter<7>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_iCLK_Counter_5
    SLICE_X32Y61.C2      net (fanout=3)        1.289   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_iCLK_Counter<5>
    SLICE_X32Y61.COUT    Topcyc                0.295   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mcompar_n0711_cy<3>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mcompar_n0711_lut<2>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mcompar_n0711_cy<3>
    SLICE_X32Y62.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mcompar_n0711_cy<3>
    SLICE_X32Y62.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mcompar_n0711_cy<7>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mcompar_n0711_cy<7>
    SLICE_X32Y63.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mcompar_n0711_cy<7>
    SLICE_X32Y63.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mcompar_n0711_cy<11>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mcompar_n0711_cy<11>
    SLICE_X32Y64.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mcompar_n0711_cy<11>
    SLICE_X32Y64.CMUX    Tcinc                 0.279   GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_P
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mcompar_n0711_cy<14>
    SLICE_X24Y65.A3      net (fanout=1)        0.921   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mcompar_n0711_cy<14>
    SLICE_X24Y65.A       Tilo                  0.205   GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/Last_m_CS_n
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mcompar_n0711_cy<15>
    SLICE_X23Y51.A3      net (fanout=3)        1.590   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mcompar_n0711_cy<15>
    SLICE_X23Y51.A       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_CRCErrorFlag<26>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/_n1789_inv111
    SLICE_X23Y51.B3      net (fanout=2)        0.839   SRIPartition_1/G1.Channel[0].SRIComPartition_1/_n1789_inv11
    SLICE_X23Y51.B       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_CRCErrorFlag<26>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/_n1789_inv1
    SLICE_X7Y77.CE       net (fanout=67)       5.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/_n1789_inv
    SLICE_X7Y77.CLK      Tceck                 0.340   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_TimeOutFlag<26>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_TimeOutFlag_25
    -------------------------------------------------  ---------------------------
    Total                                     12.087ns (2.180ns logic, 9.907ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.293ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_iCLK_Counter_5 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_TimeOutFlag_25 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.083ns (Levels of Logic = 7)
  Clock Path Skew:      0.136ns (0.510 - 0.374)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_iCLK_Counter_5 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_TimeOutFlag_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y60.BQ      Tcko                  0.391   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_iCLK_Counter<7>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_iCLK_Counter_5
    SLICE_X32Y61.C2      net (fanout=3)        1.289   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_iCLK_Counter<5>
    SLICE_X32Y61.COUT    Topcyc                0.291   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mcompar_n0711_cy<3>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mcompar_n0711_lutdi2
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mcompar_n0711_cy<3>
    SLICE_X32Y62.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mcompar_n0711_cy<3>
    SLICE_X32Y62.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mcompar_n0711_cy<7>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mcompar_n0711_cy<7>
    SLICE_X32Y63.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mcompar_n0711_cy<7>
    SLICE_X32Y63.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mcompar_n0711_cy<11>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mcompar_n0711_cy<11>
    SLICE_X32Y64.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mcompar_n0711_cy<11>
    SLICE_X32Y64.CMUX    Tcinc                 0.279   GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_P
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mcompar_n0711_cy<14>
    SLICE_X24Y65.A3      net (fanout=1)        0.921   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mcompar_n0711_cy<14>
    SLICE_X24Y65.A       Tilo                  0.205   GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/Last_m_CS_n
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mcompar_n0711_cy<15>
    SLICE_X23Y51.A3      net (fanout=3)        1.590   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mcompar_n0711_cy<15>
    SLICE_X23Y51.A       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_CRCErrorFlag<26>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/_n1789_inv111
    SLICE_X23Y51.B3      net (fanout=2)        0.839   SRIPartition_1/G1.Channel[0].SRIComPartition_1/_n1789_inv11
    SLICE_X23Y51.B       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_CRCErrorFlag<26>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/_n1789_inv1
    SLICE_X7Y77.CE       net (fanout=67)       5.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/_n1789_inv
    SLICE_X7Y77.CLK      Tceck                 0.340   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_TimeOutFlag<26>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_TimeOutFlag_25
    -------------------------------------------------  ---------------------------
    Total                                     12.083ns (2.176ns logic, 9.907ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.303ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_iCLK_Counter_11 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_TimeOutFlag_25 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.059ns (Levels of Logic = 6)
  Clock Path Skew:      0.122ns (0.510 - 0.388)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_iCLK_Counter_11 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_TimeOutFlag_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y61.DQ      Tcko                  0.391   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_iCLK_Counter<11>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_iCLK_Counter_11
    SLICE_X32Y62.B5      net (fanout=3)        1.260   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_iCLK_Counter<11>
    SLICE_X32Y62.COUT    Topcyb                0.375   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mcompar_n0711_cy<7>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mcompar_n0711_lut<5>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mcompar_n0711_cy<7>
    SLICE_X32Y63.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mcompar_n0711_cy<7>
    SLICE_X32Y63.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mcompar_n0711_cy<11>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mcompar_n0711_cy<11>
    SLICE_X32Y64.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mcompar_n0711_cy<11>
    SLICE_X32Y64.CMUX    Tcinc                 0.279   GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_P
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mcompar_n0711_cy<14>
    SLICE_X24Y65.A3      net (fanout=1)        0.921   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mcompar_n0711_cy<14>
    SLICE_X24Y65.A       Tilo                  0.205   GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/Last_m_CS_n
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mcompar_n0711_cy<15>
    SLICE_X23Y51.A3      net (fanout=3)        1.590   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mcompar_n0711_cy<15>
    SLICE_X23Y51.A       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_CRCErrorFlag<26>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/_n1789_inv111
    SLICE_X23Y51.B3      net (fanout=2)        0.839   SRIPartition_1/G1.Channel[0].SRIComPartition_1/_n1789_inv11
    SLICE_X23Y51.B       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_CRCErrorFlag<26>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/_n1789_inv1
    SLICE_X7Y77.CE       net (fanout=67)       5.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/_n1789_inv
    SLICE_X7Y77.CLK      Tceck                 0.340   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_TimeOutFlag<26>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_TimeOutFlag_25
    -------------------------------------------------  ---------------------------
    Total                                     12.059ns (2.184ns logic, 9.875ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_TimeOutFlag_24 (SLICE_X7Y77.CE), 133 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.305ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_iCLK_Counter_5 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_TimeOutFlag_24 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.071ns (Levels of Logic = 7)
  Clock Path Skew:      0.136ns (0.510 - 0.374)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_iCLK_Counter_5 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_TimeOutFlag_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y60.BQ      Tcko                  0.391   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_iCLK_Counter<7>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_iCLK_Counter_5
    SLICE_X32Y61.C2      net (fanout=3)        1.289   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_iCLK_Counter<5>
    SLICE_X32Y61.COUT    Topcyc                0.295   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mcompar_n0711_cy<3>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mcompar_n0711_lut<2>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mcompar_n0711_cy<3>
    SLICE_X32Y62.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mcompar_n0711_cy<3>
    SLICE_X32Y62.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mcompar_n0711_cy<7>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mcompar_n0711_cy<7>
    SLICE_X32Y63.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mcompar_n0711_cy<7>
    SLICE_X32Y63.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mcompar_n0711_cy<11>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mcompar_n0711_cy<11>
    SLICE_X32Y64.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mcompar_n0711_cy<11>
    SLICE_X32Y64.CMUX    Tcinc                 0.279   GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_P
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mcompar_n0711_cy<14>
    SLICE_X24Y65.A3      net (fanout=1)        0.921   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mcompar_n0711_cy<14>
    SLICE_X24Y65.A       Tilo                  0.205   GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/Last_m_CS_n
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mcompar_n0711_cy<15>
    SLICE_X23Y51.A3      net (fanout=3)        1.590   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mcompar_n0711_cy<15>
    SLICE_X23Y51.A       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_CRCErrorFlag<26>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/_n1789_inv111
    SLICE_X23Y51.B3      net (fanout=2)        0.839   SRIPartition_1/G1.Channel[0].SRIComPartition_1/_n1789_inv11
    SLICE_X23Y51.B       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_CRCErrorFlag<26>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/_n1789_inv1
    SLICE_X7Y77.CE       net (fanout=67)       5.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/_n1789_inv
    SLICE_X7Y77.CLK      Tceck                 0.324   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_TimeOutFlag<26>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_TimeOutFlag_24
    -------------------------------------------------  ---------------------------
    Total                                     12.071ns (2.164ns logic, 9.907ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.309ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_iCLK_Counter_5 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_TimeOutFlag_24 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.067ns (Levels of Logic = 7)
  Clock Path Skew:      0.136ns (0.510 - 0.374)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_iCLK_Counter_5 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_TimeOutFlag_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y60.BQ      Tcko                  0.391   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_iCLK_Counter<7>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_iCLK_Counter_5
    SLICE_X32Y61.C2      net (fanout=3)        1.289   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_iCLK_Counter<5>
    SLICE_X32Y61.COUT    Topcyc                0.291   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mcompar_n0711_cy<3>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mcompar_n0711_lutdi2
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mcompar_n0711_cy<3>
    SLICE_X32Y62.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mcompar_n0711_cy<3>
    SLICE_X32Y62.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mcompar_n0711_cy<7>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mcompar_n0711_cy<7>
    SLICE_X32Y63.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mcompar_n0711_cy<7>
    SLICE_X32Y63.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mcompar_n0711_cy<11>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mcompar_n0711_cy<11>
    SLICE_X32Y64.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mcompar_n0711_cy<11>
    SLICE_X32Y64.CMUX    Tcinc                 0.279   GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_P
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mcompar_n0711_cy<14>
    SLICE_X24Y65.A3      net (fanout=1)        0.921   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mcompar_n0711_cy<14>
    SLICE_X24Y65.A       Tilo                  0.205   GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/Last_m_CS_n
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mcompar_n0711_cy<15>
    SLICE_X23Y51.A3      net (fanout=3)        1.590   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mcompar_n0711_cy<15>
    SLICE_X23Y51.A       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_CRCErrorFlag<26>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/_n1789_inv111
    SLICE_X23Y51.B3      net (fanout=2)        0.839   SRIPartition_1/G1.Channel[0].SRIComPartition_1/_n1789_inv11
    SLICE_X23Y51.B       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_CRCErrorFlag<26>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/_n1789_inv1
    SLICE_X7Y77.CE       net (fanout=67)       5.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/_n1789_inv
    SLICE_X7Y77.CLK      Tceck                 0.324   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_TimeOutFlag<26>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_TimeOutFlag_24
    -------------------------------------------------  ---------------------------
    Total                                     12.067ns (2.160ns logic, 9.907ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.319ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_iCLK_Counter_11 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_TimeOutFlag_24 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.043ns (Levels of Logic = 6)
  Clock Path Skew:      0.122ns (0.510 - 0.388)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_iCLK_Counter_11 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_TimeOutFlag_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y61.DQ      Tcko                  0.391   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_iCLK_Counter<11>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_iCLK_Counter_11
    SLICE_X32Y62.B5      net (fanout=3)        1.260   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_iCLK_Counter<11>
    SLICE_X32Y62.COUT    Topcyb                0.375   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mcompar_n0711_cy<7>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mcompar_n0711_lut<5>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mcompar_n0711_cy<7>
    SLICE_X32Y63.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mcompar_n0711_cy<7>
    SLICE_X32Y63.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mcompar_n0711_cy<11>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mcompar_n0711_cy<11>
    SLICE_X32Y64.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mcompar_n0711_cy<11>
    SLICE_X32Y64.CMUX    Tcinc                 0.279   GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_P
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mcompar_n0711_cy<14>
    SLICE_X24Y65.A3      net (fanout=1)        0.921   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mcompar_n0711_cy<14>
    SLICE_X24Y65.A       Tilo                  0.205   GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/Last_m_CS_n
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mcompar_n0711_cy<15>
    SLICE_X23Y51.A3      net (fanout=3)        1.590   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mcompar_n0711_cy<15>
    SLICE_X23Y51.A       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_CRCErrorFlag<26>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/_n1789_inv111
    SLICE_X23Y51.B3      net (fanout=2)        0.839   SRIPartition_1/G1.Channel[0].SRIComPartition_1/_n1789_inv11
    SLICE_X23Y51.B       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_CRCErrorFlag<26>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/_n1789_inv1
    SLICE_X7Y77.CE       net (fanout=67)       5.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/_n1789_inv
    SLICE_X7Y77.CLK      Tceck                 0.324   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_TimeOutFlag<26>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_TimeOutFlag_24
    -------------------------------------------------  ---------------------------
    Total                                     12.043ns (2.168ns logic, 9.875ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_80MHz = PERIOD TIMEGRP "CLK_80MHz" TS_g_clk / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAMB16_X1Y12.DIA17), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.314ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeMIII_inst/m_DataIn_17 (FF)
  Destination:          ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.301ns (Levels of Logic = 0)
  Clock Path Skew:      -0.013ns (0.171 - 0.184)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeMIII_inst/m_DataIn_17 to ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y26.BQ      Tcko                  0.198   LocalBusBridgeMIII_inst/m_DataIn<19>
                                                       LocalBusBridgeMIII_inst/m_DataIn_17
    RAMB16_X1Y12.DIA17   net (fanout=20)       0.156   LocalBusBridgeMIII_inst/m_DataIn<17>
    RAMB16_X1Y12.CLKA    Trckd_DIA   (-Th)     0.053   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.301ns (0.145ns logic, 0.156ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAMB16_X1Y12.DIA18), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.399ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeMIII_inst/m_DataIn_18 (FF)
  Destination:          ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.386ns (Levels of Logic = 0)
  Clock Path Skew:      -0.013ns (0.171 - 0.184)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeMIII_inst/m_DataIn_18 to ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y26.CQ      Tcko                  0.198   LocalBusBridgeMIII_inst/m_DataIn<19>
                                                       LocalBusBridgeMIII_inst/m_DataIn_18
    RAMB16_X1Y12.DIA18   net (fanout=20)       0.241   LocalBusBridgeMIII_inst/m_DataIn<18>
    RAMB16_X1Y12.CLKA    Trckd_DIA   (-Th)     0.053   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.386ns (0.145ns logic, 0.241ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_ADDR_2 (SLICE_X0Y58.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.400ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_ADDR_2 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_ADDR_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.400ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_ADDR_2 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_ADDR_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y58.CQ       Tcko                  0.200   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_ADDR<2>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_ADDR_2
    SLICE_X0Y58.CX       net (fanout=5)        0.094   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_ADDR<2>
    SLICE_X0Y58.CLK      Tckdi       (-Th)    -0.106   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_ADDR<2>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Mmux__n038885
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_ADDR_2
    -------------------------------------------------  ---------------------------
    Total                                      0.400ns (0.306ns logic, 0.094ns route)
                                                       (76.5% logic, 23.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_80MHz = PERIOD TIMEGRP "CLK_80MHz" TS_g_clk / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA)
  Physical resource: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Logical resource: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Location pin: RAMB16_X0Y22.CLKA
  Clock network: BUFG_CLK_80MHz
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKB
  Logical resource: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKB
  Location pin: RAMB16_X0Y22.CLKB
  Clock network: BUFG_CLK_80MHz
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X0Y2.CLKA
  Clock network: BUFG_CLK_80MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_50MHz = PERIOD TIMEGRP "CLK_50MHz" TS_PHY25MHz / 2 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1538822 paths analyzed, 12853 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  16.387ns.
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_rsptime_m19_Narrowed (SLICE_X30Y8.BX), 3170 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.613ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_rsptime_m19_Narrowed (RAM)
  Requirement:          20.000ns
  Data Path Delay:      15.917ns (Levels of Logic = 14)
  Clock Path Skew:      -0.135ns (0.323 - 0.458)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_rsptime_m19_Narrowed
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y16.DOB3    Trcko_DOB             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X8Y14.A3       net (fanout=1)        2.939   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_doutb<3>
    SLICE_X8Y14.BMUX     Topab                 0.376   ML3MST_inst/common_mem_doutb<3>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_49
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_3_f7_8
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f8_8
    SLICE_X11Y14.B1      net (fanout=63)       1.326   ML3MST_inst/common_mem_doutb<3>
    SLICE_X11Y14.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n37200<10>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>71
    SLICE_X20Y8.A5       net (fanout=3)        1.124   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>6
    SLICE_X20Y8.A        Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrcvtmp_a<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>81
    SLICE_X20Y8.B6       net (fanout=3)        0.126   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>7
    SLICE_X20Y8.B        Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrcvtmp_a<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>91
    SLICE_X21Y7.D4       net (fanout=5)        0.598   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>8
    SLICE_X21Y7.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_count_d<19>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>111
    SLICE_X21Y7.C6       net (fanout=1)        0.118   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>11
    SLICE_X21Y7.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_count_d<19>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>112
    SLICE_X21Y8.D5       net (fanout=5)        0.405   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>10
    SLICE_X21Y8.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrcvtmp_b<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>131
    SLICE_X21Y8.C6       net (fanout=1)        0.118   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>13
    SLICE_X21Y8.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrcvtmp_b<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>132
    SLICE_X23Y8.D6       net (fanout=4)        0.328   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>12
    SLICE_X23Y8.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrcvtmp_b<19>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>151
    SLICE_X23Y8.C6       net (fanout=1)        0.118   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>151
    SLICE_X23Y8.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrcvtmp_b<19>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>152
    SLICE_X23Y8.A2       net (fanout=3)        0.445   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>14
    SLICE_X23Y8.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrcvtmp_b<19>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>161
    SLICE_X23Y8.B6       net (fanout=3)        0.123   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>15
    SLICE_X23Y8.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrcvtmp_b<19>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>171
    SLICE_X25Y4.D5       net (fanout=3)        0.839   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>16
    SLICE_X25Y4.DMUX     Tilo                  0.313   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1msg_tout<19>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>181
    SLICE_X31Y7.D4       net (fanout=8)        0.960   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>17
    SLICE_X31Y7.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_compara_err_5
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36759<6>1
    SLICE_X30Y8.BX       net (fanout=1)        0.603   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36759<6>
    SLICE_X30Y8.CLK      Tds                   0.208   ML3MST_inst/ml3_logic_root/ml3_flame_control/n13828<0>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_rsptime_m19_Narrowed
    -------------------------------------------------  ---------------------------
    Total                                     15.917ns (5.747ns logic, 10.170ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.715ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_rsptime_m19_Narrowed (RAM)
  Requirement:          20.000ns
  Data Path Delay:      15.714ns (Levels of Logic = 14)
  Clock Path Skew:      -0.236ns (0.323 - 0.559)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_rsptime_m19_Narrowed
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y16.DOB1    Trcko_DOB             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X8Y18.B6       net (fanout=1)        2.198   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_doutb<1>
    SLICE_X8Y18.BMUX     Topbb                 0.364   ML3MST_inst/common_mem_doutb<1>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_514
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_3_f7_6
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f8_6
    SLICE_X11Y14.B4      net (fanout=54)       1.876   ML3MST_inst/common_mem_doutb<1>
    SLICE_X11Y14.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n37200<10>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>71
    SLICE_X20Y8.A5       net (fanout=3)        1.124   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>6
    SLICE_X20Y8.A        Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrcvtmp_a<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>81
    SLICE_X20Y8.B6       net (fanout=3)        0.126   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>7
    SLICE_X20Y8.B        Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrcvtmp_a<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>91
    SLICE_X21Y7.D4       net (fanout=5)        0.598   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>8
    SLICE_X21Y7.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_count_d<19>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>111
    SLICE_X21Y7.C6       net (fanout=1)        0.118   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>11
    SLICE_X21Y7.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_count_d<19>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>112
    SLICE_X21Y8.D5       net (fanout=5)        0.405   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>10
    SLICE_X21Y8.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrcvtmp_b<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>131
    SLICE_X21Y8.C6       net (fanout=1)        0.118   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>13
    SLICE_X21Y8.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrcvtmp_b<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>132
    SLICE_X23Y8.D6       net (fanout=4)        0.328   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>12
    SLICE_X23Y8.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrcvtmp_b<19>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>151
    SLICE_X23Y8.C6       net (fanout=1)        0.118   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>151
    SLICE_X23Y8.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrcvtmp_b<19>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>152
    SLICE_X23Y8.A2       net (fanout=3)        0.445   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>14
    SLICE_X23Y8.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrcvtmp_b<19>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>161
    SLICE_X23Y8.B6       net (fanout=3)        0.123   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>15
    SLICE_X23Y8.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrcvtmp_b<19>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>171
    SLICE_X25Y4.D5       net (fanout=3)        0.839   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>16
    SLICE_X25Y4.DMUX     Tilo                  0.313   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1msg_tout<19>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>181
    SLICE_X31Y7.D4       net (fanout=8)        0.960   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>17
    SLICE_X31Y7.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_compara_err_5
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36759<6>1
    SLICE_X30Y8.BX       net (fanout=1)        0.603   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36759<6>
    SLICE_X30Y8.CLK      Tds                   0.208   ML3MST_inst/ml3_logic_root/ml3_flame_control/n13828<0>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_rsptime_m19_Narrowed
    -------------------------------------------------  ---------------------------
    Total                                     15.714ns (5.735ns logic, 9.979ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.728ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_rsptime_m19_Narrowed (RAM)
  Requirement:          20.000ns
  Data Path Delay:      15.707ns (Levels of Logic = 14)
  Clock Path Skew:      -0.230ns (0.323 - 0.553)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_rsptime_m19_Narrowed
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y4.DOB1     Trcko_DOB             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X8Y18.D4       net (fanout=1)        2.189   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_doutb<1>
    SLICE_X8Y18.BMUX     Topdb                 0.366   ML3MST_inst/common_mem_doutb<1>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_67
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_4_f7_6
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f8_6
    SLICE_X11Y14.B4      net (fanout=54)       1.876   ML3MST_inst/common_mem_doutb<1>
    SLICE_X11Y14.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n37200<10>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>71
    SLICE_X20Y8.A5       net (fanout=3)        1.124   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>6
    SLICE_X20Y8.A        Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrcvtmp_a<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>81
    SLICE_X20Y8.B6       net (fanout=3)        0.126   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>7
    SLICE_X20Y8.B        Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrcvtmp_a<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>91
    SLICE_X21Y7.D4       net (fanout=5)        0.598   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>8
    SLICE_X21Y7.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_count_d<19>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>111
    SLICE_X21Y7.C6       net (fanout=1)        0.118   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>11
    SLICE_X21Y7.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_count_d<19>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>112
    SLICE_X21Y8.D5       net (fanout=5)        0.405   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>10
    SLICE_X21Y8.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrcvtmp_b<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>131
    SLICE_X21Y8.C6       net (fanout=1)        0.118   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>13
    SLICE_X21Y8.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrcvtmp_b<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>132
    SLICE_X23Y8.D6       net (fanout=4)        0.328   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>12
    SLICE_X23Y8.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrcvtmp_b<19>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>151
    SLICE_X23Y8.C6       net (fanout=1)        0.118   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>151
    SLICE_X23Y8.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrcvtmp_b<19>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>152
    SLICE_X23Y8.A2       net (fanout=3)        0.445   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>14
    SLICE_X23Y8.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrcvtmp_b<19>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>161
    SLICE_X23Y8.B6       net (fanout=3)        0.123   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>15
    SLICE_X23Y8.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrcvtmp_b<19>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>171
    SLICE_X25Y4.D5       net (fanout=3)        0.839   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>16
    SLICE_X25Y4.DMUX     Tilo                  0.313   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1msg_tout<19>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>181
    SLICE_X31Y7.D4       net (fanout=8)        0.960   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>17
    SLICE_X31Y7.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_compara_err_5
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36759<6>1
    SLICE_X30Y8.BX       net (fanout=1)        0.603   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36759<6>
    SLICE_X30Y8.CLK      Tds                   0.208   ML3MST_inst/ml3_logic_root/ml3_flame_control/n13828<0>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_rsptime_m19_Narrowed
    -------------------------------------------------  ---------------------------
    Total                                     15.707ns (5.737ns logic, 9.970ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_rsptime_m20_Narrowed (SLICE_X30Y8.AX), 1976 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.846ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_rsptime_m20_Narrowed (RAM)
  Requirement:          20.000ns
  Data Path Delay:      15.684ns (Levels of Logic = 14)
  Clock Path Skew:      -0.135ns (0.323 - 0.458)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_rsptime_m20_Narrowed
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y16.DOB3    Trcko_DOB             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X8Y14.A3       net (fanout=1)        2.939   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_doutb<3>
    SLICE_X8Y14.BMUX     Topab                 0.376   ML3MST_inst/common_mem_doutb<3>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_49
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_3_f7_8
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f8_8
    SLICE_X11Y14.B1      net (fanout=63)       1.326   ML3MST_inst/common_mem_doutb<3>
    SLICE_X11Y14.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n37200<10>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>71
    SLICE_X20Y8.A5       net (fanout=3)        1.124   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>6
    SLICE_X20Y8.A        Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrcvtmp_a<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>81
    SLICE_X20Y8.B6       net (fanout=3)        0.126   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>7
    SLICE_X20Y8.B        Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrcvtmp_a<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>91
    SLICE_X21Y7.D4       net (fanout=5)        0.598   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>8
    SLICE_X21Y7.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_count_d<19>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>111
    SLICE_X21Y7.C6       net (fanout=1)        0.118   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>11
    SLICE_X21Y7.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_count_d<19>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>112
    SLICE_X21Y8.D5       net (fanout=5)        0.405   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>10
    SLICE_X21Y8.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrcvtmp_b<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>131
    SLICE_X21Y8.C6       net (fanout=1)        0.118   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>13
    SLICE_X21Y8.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrcvtmp_b<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>132
    SLICE_X23Y8.D6       net (fanout=4)        0.328   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>12
    SLICE_X23Y8.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrcvtmp_b<19>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>151
    SLICE_X23Y8.C6       net (fanout=1)        0.118   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>151
    SLICE_X23Y8.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrcvtmp_b<19>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>152
    SLICE_X23Y8.A2       net (fanout=3)        0.445   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>14
    SLICE_X23Y8.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrcvtmp_b<19>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>161
    SLICE_X23Y8.B6       net (fanout=3)        0.123   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>15
    SLICE_X23Y8.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrcvtmp_b<19>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>171
    SLICE_X25Y4.D5       net (fanout=3)        0.839   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>16
    SLICE_X25Y4.DMUX     Tilo                  0.313   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1msg_tout<19>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>181
    SLICE_X31Y8.A5       net (fanout=8)        1.100   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>17
    SLICE_X31Y8.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_cyclic_count_11_1
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36759<5>1
    SLICE_X30Y8.AX       net (fanout=1)        0.254   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36759<5>
    SLICE_X30Y8.CLK      Tds                   0.184   ML3MST_inst/ml3_logic_root/ml3_flame_control/n13828<0>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_rsptime_m20_Narrowed
    -------------------------------------------------  ---------------------------
    Total                                     15.684ns (5.723ns logic, 9.961ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.948ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_rsptime_m20_Narrowed (RAM)
  Requirement:          20.000ns
  Data Path Delay:      15.481ns (Levels of Logic = 14)
  Clock Path Skew:      -0.236ns (0.323 - 0.559)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_rsptime_m20_Narrowed
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y16.DOB1    Trcko_DOB             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X8Y18.B6       net (fanout=1)        2.198   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_doutb<1>
    SLICE_X8Y18.BMUX     Topbb                 0.364   ML3MST_inst/common_mem_doutb<1>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_514
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_3_f7_6
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f8_6
    SLICE_X11Y14.B4      net (fanout=54)       1.876   ML3MST_inst/common_mem_doutb<1>
    SLICE_X11Y14.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n37200<10>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>71
    SLICE_X20Y8.A5       net (fanout=3)        1.124   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>6
    SLICE_X20Y8.A        Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrcvtmp_a<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>81
    SLICE_X20Y8.B6       net (fanout=3)        0.126   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>7
    SLICE_X20Y8.B        Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrcvtmp_a<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>91
    SLICE_X21Y7.D4       net (fanout=5)        0.598   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>8
    SLICE_X21Y7.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_count_d<19>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>111
    SLICE_X21Y7.C6       net (fanout=1)        0.118   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>11
    SLICE_X21Y7.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_count_d<19>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>112
    SLICE_X21Y8.D5       net (fanout=5)        0.405   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>10
    SLICE_X21Y8.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrcvtmp_b<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>131
    SLICE_X21Y8.C6       net (fanout=1)        0.118   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>13
    SLICE_X21Y8.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrcvtmp_b<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>132
    SLICE_X23Y8.D6       net (fanout=4)        0.328   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>12
    SLICE_X23Y8.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrcvtmp_b<19>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>151
    SLICE_X23Y8.C6       net (fanout=1)        0.118   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>151
    SLICE_X23Y8.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrcvtmp_b<19>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>152
    SLICE_X23Y8.A2       net (fanout=3)        0.445   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>14
    SLICE_X23Y8.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrcvtmp_b<19>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>161
    SLICE_X23Y8.B6       net (fanout=3)        0.123   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>15
    SLICE_X23Y8.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrcvtmp_b<19>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>171
    SLICE_X25Y4.D5       net (fanout=3)        0.839   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>16
    SLICE_X25Y4.DMUX     Tilo                  0.313   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1msg_tout<19>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>181
    SLICE_X31Y8.A5       net (fanout=8)        1.100   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>17
    SLICE_X31Y8.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_cyclic_count_11_1
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36759<5>1
    SLICE_X30Y8.AX       net (fanout=1)        0.254   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36759<5>
    SLICE_X30Y8.CLK      Tds                   0.184   ML3MST_inst/ml3_logic_root/ml3_flame_control/n13828<0>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_rsptime_m20_Narrowed
    -------------------------------------------------  ---------------------------
    Total                                     15.481ns (5.711ns logic, 9.770ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.961ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_rsptime_m20_Narrowed (RAM)
  Requirement:          20.000ns
  Data Path Delay:      15.474ns (Levels of Logic = 14)
  Clock Path Skew:      -0.230ns (0.323 - 0.553)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_rsptime_m20_Narrowed
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y4.DOB1     Trcko_DOB             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X8Y18.D4       net (fanout=1)        2.189   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_doutb<1>
    SLICE_X8Y18.BMUX     Topdb                 0.366   ML3MST_inst/common_mem_doutb<1>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_67
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_4_f7_6
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f8_6
    SLICE_X11Y14.B4      net (fanout=54)       1.876   ML3MST_inst/common_mem_doutb<1>
    SLICE_X11Y14.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n37200<10>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>71
    SLICE_X20Y8.A5       net (fanout=3)        1.124   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>6
    SLICE_X20Y8.A        Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrcvtmp_a<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>81
    SLICE_X20Y8.B6       net (fanout=3)        0.126   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>7
    SLICE_X20Y8.B        Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrcvtmp_a<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>91
    SLICE_X21Y7.D4       net (fanout=5)        0.598   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>8
    SLICE_X21Y7.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_count_d<19>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>111
    SLICE_X21Y7.C6       net (fanout=1)        0.118   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>11
    SLICE_X21Y7.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_count_d<19>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>112
    SLICE_X21Y8.D5       net (fanout=5)        0.405   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>10
    SLICE_X21Y8.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrcvtmp_b<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>131
    SLICE_X21Y8.C6       net (fanout=1)        0.118   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>13
    SLICE_X21Y8.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrcvtmp_b<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>132
    SLICE_X23Y8.D6       net (fanout=4)        0.328   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>12
    SLICE_X23Y8.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrcvtmp_b<19>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>151
    SLICE_X23Y8.C6       net (fanout=1)        0.118   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>151
    SLICE_X23Y8.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrcvtmp_b<19>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>152
    SLICE_X23Y8.A2       net (fanout=3)        0.445   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>14
    SLICE_X23Y8.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrcvtmp_b<19>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>161
    SLICE_X23Y8.B6       net (fanout=3)        0.123   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>15
    SLICE_X23Y8.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrcvtmp_b<19>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>171
    SLICE_X25Y4.D5       net (fanout=3)        0.839   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>16
    SLICE_X25Y4.DMUX     Tilo                  0.313   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1msg_tout<19>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>181
    SLICE_X31Y8.A5       net (fanout=8)        1.100   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>17
    SLICE_X31Y8.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_cyclic_count_11_1
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36759<5>1
    SLICE_X30Y8.AX       net (fanout=1)        0.254   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36759<5>
    SLICE_X30Y8.CLK      Tds                   0.184   ML3MST_inst/ml3_logic_root/ml3_flame_control/n13828<0>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_rsptime_m20_Narrowed
    -------------------------------------------------  ---------------------------
    Total                                     15.474ns (5.713ns logic, 9.761ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_rsptime_m21_Narrowed (SLICE_X30Y4.BX), 1868 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.933ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_rsptime_m21_Narrowed (RAM)
  Requirement:          20.000ns
  Data Path Delay:      15.605ns (Levels of Logic = 14)
  Clock Path Skew:      -0.127ns (0.331 - 0.458)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_rsptime_m21_Narrowed
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y16.DOB3    Trcko_DOB             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X8Y14.A3       net (fanout=1)        2.939   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_doutb<3>
    SLICE_X8Y14.BMUX     Topab                 0.376   ML3MST_inst/common_mem_doutb<3>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_49
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_3_f7_8
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f8_8
    SLICE_X11Y14.B1      net (fanout=63)       1.326   ML3MST_inst/common_mem_doutb<3>
    SLICE_X11Y14.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n37200<10>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>71
    SLICE_X20Y8.A5       net (fanout=3)        1.124   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>6
    SLICE_X20Y8.A        Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrcvtmp_a<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>81
    SLICE_X20Y8.B6       net (fanout=3)        0.126   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>7
    SLICE_X20Y8.B        Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrcvtmp_a<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>91
    SLICE_X21Y7.D4       net (fanout=5)        0.598   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>8
    SLICE_X21Y7.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_count_d<19>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>111
    SLICE_X21Y7.C6       net (fanout=1)        0.118   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>11
    SLICE_X21Y7.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_count_d<19>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>112
    SLICE_X21Y8.D5       net (fanout=5)        0.405   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>10
    SLICE_X21Y8.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrcvtmp_b<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>131
    SLICE_X21Y8.C6       net (fanout=1)        0.118   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>13
    SLICE_X21Y8.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrcvtmp_b<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>132
    SLICE_X23Y8.D6       net (fanout=4)        0.328   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>12
    SLICE_X23Y8.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrcvtmp_b<19>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>151
    SLICE_X23Y8.C6       net (fanout=1)        0.118   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>151
    SLICE_X23Y8.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrcvtmp_b<19>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>152
    SLICE_X23Y8.A2       net (fanout=3)        0.445   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>14
    SLICE_X23Y8.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrcvtmp_b<19>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>161
    SLICE_X23Y8.B6       net (fanout=3)        0.123   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>15
    SLICE_X23Y8.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrcvtmp_b<19>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>171
    SLICE_X25Y4.D5       net (fanout=3)        0.839   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>16
    SLICE_X25Y4.DMUX     Tilo                  0.313   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1msg_tout<19>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>181
    SLICE_X27Y4.B4       net (fanout=8)        0.542   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>17
    SLICE_X27Y4.B        Tilo                  0.259   ML3MST_inst/N256
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36759<4>1
    SLICE_X30Y4.BX       net (fanout=1)        0.709   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36759<4>
    SLICE_X30Y4.CLK      Tds                   0.208   ML3MST_inst/ml3_logic_root/ml3_flame_control/n13828<12>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_rsptime_m21_Narrowed
    -------------------------------------------------  ---------------------------
    Total                                     15.605ns (5.747ns logic, 9.858ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.035ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_rsptime_m21_Narrowed (RAM)
  Requirement:          20.000ns
  Data Path Delay:      15.402ns (Levels of Logic = 14)
  Clock Path Skew:      -0.228ns (0.331 - 0.559)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_rsptime_m21_Narrowed
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y16.DOB1    Trcko_DOB             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X8Y18.B6       net (fanout=1)        2.198   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_doutb<1>
    SLICE_X8Y18.BMUX     Topbb                 0.364   ML3MST_inst/common_mem_doutb<1>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_514
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_3_f7_6
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f8_6
    SLICE_X11Y14.B4      net (fanout=54)       1.876   ML3MST_inst/common_mem_doutb<1>
    SLICE_X11Y14.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n37200<10>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>71
    SLICE_X20Y8.A5       net (fanout=3)        1.124   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>6
    SLICE_X20Y8.A        Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrcvtmp_a<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>81
    SLICE_X20Y8.B6       net (fanout=3)        0.126   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>7
    SLICE_X20Y8.B        Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrcvtmp_a<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>91
    SLICE_X21Y7.D4       net (fanout=5)        0.598   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>8
    SLICE_X21Y7.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_count_d<19>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>111
    SLICE_X21Y7.C6       net (fanout=1)        0.118   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>11
    SLICE_X21Y7.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_count_d<19>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>112
    SLICE_X21Y8.D5       net (fanout=5)        0.405   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>10
    SLICE_X21Y8.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrcvtmp_b<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>131
    SLICE_X21Y8.C6       net (fanout=1)        0.118   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>13
    SLICE_X21Y8.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrcvtmp_b<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>132
    SLICE_X23Y8.D6       net (fanout=4)        0.328   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>12
    SLICE_X23Y8.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrcvtmp_b<19>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>151
    SLICE_X23Y8.C6       net (fanout=1)        0.118   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>151
    SLICE_X23Y8.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrcvtmp_b<19>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>152
    SLICE_X23Y8.A2       net (fanout=3)        0.445   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>14
    SLICE_X23Y8.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrcvtmp_b<19>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>161
    SLICE_X23Y8.B6       net (fanout=3)        0.123   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>15
    SLICE_X23Y8.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrcvtmp_b<19>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>171
    SLICE_X25Y4.D5       net (fanout=3)        0.839   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>16
    SLICE_X25Y4.DMUX     Tilo                  0.313   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1msg_tout<19>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>181
    SLICE_X27Y4.B4       net (fanout=8)        0.542   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>17
    SLICE_X27Y4.B        Tilo                  0.259   ML3MST_inst/N256
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36759<4>1
    SLICE_X30Y4.BX       net (fanout=1)        0.709   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36759<4>
    SLICE_X30Y4.CLK      Tds                   0.208   ML3MST_inst/ml3_logic_root/ml3_flame_control/n13828<12>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_rsptime_m21_Narrowed
    -------------------------------------------------  ---------------------------
    Total                                     15.402ns (5.735ns logic, 9.667ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.048ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_rsptime_m21_Narrowed (RAM)
  Requirement:          20.000ns
  Data Path Delay:      15.395ns (Levels of Logic = 14)
  Clock Path Skew:      -0.222ns (0.331 - 0.553)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_rsptime_m21_Narrowed
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y4.DOB1     Trcko_DOB             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X8Y18.D4       net (fanout=1)        2.189   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_doutb<1>
    SLICE_X8Y18.BMUX     Topdb                 0.366   ML3MST_inst/common_mem_doutb<1>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_67
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_4_f7_6
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f8_6
    SLICE_X11Y14.B4      net (fanout=54)       1.876   ML3MST_inst/common_mem_doutb<1>
    SLICE_X11Y14.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n37200<10>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>71
    SLICE_X20Y8.A5       net (fanout=3)        1.124   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>6
    SLICE_X20Y8.A        Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrcvtmp_a<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>81
    SLICE_X20Y8.B6       net (fanout=3)        0.126   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>7
    SLICE_X20Y8.B        Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrcvtmp_a<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>91
    SLICE_X21Y7.D4       net (fanout=5)        0.598   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>8
    SLICE_X21Y7.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_count_d<19>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>111
    SLICE_X21Y7.C6       net (fanout=1)        0.118   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>11
    SLICE_X21Y7.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_count_d<19>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>112
    SLICE_X21Y8.D5       net (fanout=5)        0.405   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>10
    SLICE_X21Y8.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrcvtmp_b<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>131
    SLICE_X21Y8.C6       net (fanout=1)        0.118   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>13
    SLICE_X21Y8.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrcvtmp_b<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>132
    SLICE_X23Y8.D6       net (fanout=4)        0.328   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>12
    SLICE_X23Y8.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrcvtmp_b<19>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>151
    SLICE_X23Y8.C6       net (fanout=1)        0.118   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>151
    SLICE_X23Y8.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrcvtmp_b<19>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>152
    SLICE_X23Y8.A2       net (fanout=3)        0.445   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>14
    SLICE_X23Y8.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrcvtmp_b<19>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>161
    SLICE_X23Y8.B6       net (fanout=3)        0.123   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>15
    SLICE_X23Y8.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrcvtmp_b<19>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>171
    SLICE_X25Y4.D5       net (fanout=3)        0.839   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>16
    SLICE_X25Y4.DMUX     Tilo                  0.313   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1msg_tout<19>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>181
    SLICE_X27Y4.B4       net (fanout=8)        0.542   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>17
    SLICE_X27Y4.B        Tilo                  0.259   ML3MST_inst/N256
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36759<4>1
    SLICE_X30Y4.BX       net (fanout=1)        0.709   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36759<4>
    SLICE_X30Y4.CLK      Tds                   0.208   ML3MST_inst/ml3_logic_root/ml3_flame_control/n13828<12>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_rsptime_m21_Narrowed
    -------------------------------------------------  ---------------------------
    Total                                     15.395ns (5.737ns logic, 9.658ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_50MHz = PERIOD TIMEGRP "CLK_50MHz" TS_PHY25MHz / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_cmdlen15 (SLICE_X10Y18.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.230ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr_3_2 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_cmdlen15 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.230ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr_3_2 to ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_cmdlen15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y18.BQ      Tcko                  0.234   ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr_3_3
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr_3_2
    SLICE_X10Y18.D4      net (fanout=9)        0.124   ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr_3_2
    SLICE_X10Y18.CLK     Tah         (-Th)     0.128   ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr_3_3
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_cmdlen15
    -------------------------------------------------  ---------------------------
    Total                                      0.230ns (0.106ns logic, 0.124ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_tx_cyclic_buf_a51/DP (SLICE_X2Y9.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.259ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_counter_1 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_tx_cyclic_buf_a51/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.261ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.033 - 0.031)
  Source Clock:         BUFG_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_counter_1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_tx_cyclic_buf_a51/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y9.AMUX      Tshcko                0.244   ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_counter<4>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_counter_1
    SLICE_X2Y9.D2        net (fanout=38)       0.312   ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_counter<1>
    SLICE_X2Y9.CLK       Tah         (-Th)     0.295   ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr[5]_read_port_3118_OUT<13>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_tx_cyclic_buf_a51/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.261ns (-0.051ns logic, 0.312ns route)
                                                       (-19.5% logic, 119.5% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_tx_cyclic_buf_a52/DP (SLICE_X2Y9.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.259ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_counter_1 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_tx_cyclic_buf_a52/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.261ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.033 - 0.031)
  Source Clock:         BUFG_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_counter_1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_tx_cyclic_buf_a52/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y9.AMUX      Tshcko                0.244   ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_counter<4>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_counter_1
    SLICE_X2Y9.D2        net (fanout=38)       0.312   ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_counter<1>
    SLICE_X2Y9.CLK       Tah         (-Th)     0.295   ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr[5]_read_port_3118_OUT<13>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_tx_cyclic_buf_a52/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.261ns (-0.051ns logic, 0.312ns route)
                                                       (-19.5% logic, 119.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_50MHz = PERIOD TIMEGRP "CLK_50MHz" TS_PHY25MHz / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.876ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Logical resource: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X0Y2.CLKB
  Clock network: BUFG_CLK_50MHz
--------------------------------------------------------------------------------
Slack: 16.876ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Logical resource: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X1Y6.CLKB
  Clock network: BUFG_CLK_50MHz
--------------------------------------------------------------------------------
Slack: 16.876ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Logical resource: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X0Y4.CLKB
  Clock network: BUFG_CLK_50MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_TO_GMPartition_1SPI_Parition_1SPI_Module_1SPI_base_1m_CLK_LDC = MAXDELAY TO  
       TIMEGRP         
"TO_GMPartition_1SPI_Parition_1SPI_Module_1SPI_base_1m_CLK_LDC"         
TS_g_clk DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is  12.353ns.
--------------------------------------------------------------------------------

Paths for end point GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC (SLICE_X26Y61.SR), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  12.647ns (requirement - data path)
  Source:               g_reset_n (PAD)
  Destination:          GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC (LATCH)
  Requirement:          25.000ns
  Data Path Delay:      12.353ns (Levels of Logic = 2)
  Destination Clock:    GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/iReset_GND_2811_o_AND_8126_o falling

  Maximum Data Path at Slow Process Corner: g_reset_n to GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.I                 Tiopi                 1.310   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp11.IMUX.51
    SLICE_X33Y61.D5      net (fanout=8)        9.569   g_reset_n_IBUF
    SLICE_X33Y61.D       Tilo                  0.259   GMPartition_1/GM_RIO_Partition1/m_TxTrigger
                                                       GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/iReset_GND_2811_o_AND_8127_o1
    SLICE_X26Y61.SR      net (fanout=2)        0.986   GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/iReset_GND_2811_o_AND_8127_o
    SLICE_X26Y61.CLK     Trck                  0.229   GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC
                                                       GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC
    -------------------------------------------------  ---------------------------
    Total                                     12.353ns (1.798ns logic, 10.555ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    19.748ns (requirement - (data path - clock path skew + uncertainty))
  Source:               startup_reset (FF)
  Destination:          GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC (LATCH)
  Requirement:          25.000ns
  Data Path Delay:      5.252ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/iReset_GND_2811_o_AND_8126_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y42.AQ      Tcko                  0.391   startup_reset
                                                       startup_reset
    SLICE_X33Y61.D3      net (fanout=8)        3.387   startup_reset
    SLICE_X33Y61.D       Tilo                  0.259   GMPartition_1/GM_RIO_Partition1/m_TxTrigger
                                                       GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/iReset_GND_2811_o_AND_8127_o1
    SLICE_X26Y61.SR      net (fanout=2)        0.986   GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/iReset_GND_2811_o_AND_8127_o
    SLICE_X26Y61.CLK     Trck                  0.229   GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC
                                                       GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.252ns (0.879ns logic, 4.373ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    21.469ns (requirement - (data path - clock path skew + uncertainty))
  Source:               GMPartition_1/SPI_Parition_1/SPI_IBusStop_1/m_Setup_1 (FF)
  Destination:          GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC (LATCH)
  Requirement:          25.000ns
  Data Path Delay:      3.531ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/iReset_GND_2811_o_AND_8126_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: GMPartition_1/SPI_Parition_1/SPI_IBusStop_1/m_Setup_1 to GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y74.BQ      Tcko                  0.391   GMPartition_1/SPI_Parition_1/SPI_IBusStop_1/m_Setup<9>
                                                       GMPartition_1/SPI_Parition_1/SPI_IBusStop_1/m_Setup_1
    SLICE_X33Y61.D4      net (fanout=7)        1.666   GMPartition_1/SPI_Parition_1/SPI_IBusStop_1/m_Setup<1>
    SLICE_X33Y61.D       Tilo                  0.259   GMPartition_1/GM_RIO_Partition1/m_TxTrigger
                                                       GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/iReset_GND_2811_o_AND_8127_o1
    SLICE_X26Y61.SR      net (fanout=2)        0.986   GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/iReset_GND_2811_o_AND_8127_o
    SLICE_X26Y61.CLK     Trck                  0.229   GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC
                                                       GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.531ns (0.879ns logic, 2.652ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------

Paths for end point GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC (SLICE_X26Y61.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  12.924ns (requirement - data path)
  Source:               g_reset_n (PAD)
  Destination:          GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC (LATCH)
  Requirement:          25.000ns
  Data Path Delay:      12.076ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: g_reset_n to GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.I                 Tiopi                 1.310   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp11.IMUX.51
    SLICE_X33Y61.D5      net (fanout=8)        9.569   g_reset_n_IBUF
    SLICE_X33Y61.DMUX    Tilo                  0.313   GMPartition_1/GM_RIO_Partition1/m_TxTrigger
                                                       GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/iReset_GND_2811_o_AND_8126_o1
    SLICE_X26Y61.CLK     net (fanout=2)        0.884   GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/iReset_GND_2811_o_AND_8126_o
    -------------------------------------------------  ---------------------------
    Total                                     12.076ns (1.623ns logic, 10.453ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  20.025ns (requirement - data path)
  Source:               startup_reset (FF)
  Destination:          GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC (LATCH)
  Requirement:          25.000ns
  Data Path Delay:      4.975ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y42.AQ      Tcko                  0.391   startup_reset
                                                       startup_reset
    SLICE_X33Y61.D3      net (fanout=8)        3.387   startup_reset
    SLICE_X33Y61.DMUX    Tilo                  0.313   GMPartition_1/GM_RIO_Partition1/m_TxTrigger
                                                       GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/iReset_GND_2811_o_AND_8126_o1
    SLICE_X26Y61.CLK     net (fanout=2)        0.884   GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/iReset_GND_2811_o_AND_8126_o
    -------------------------------------------------  ---------------------------
    Total                                      4.975ns (0.704ns logic, 4.271ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  21.746ns (requirement - data path)
  Source:               GMPartition_1/SPI_Parition_1/SPI_IBusStop_1/m_Setup_1 (FF)
  Destination:          GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC (LATCH)
  Requirement:          25.000ns
  Data Path Delay:      3.254ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: GMPartition_1/SPI_Parition_1/SPI_IBusStop_1/m_Setup_1 to GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y74.BQ      Tcko                  0.391   GMPartition_1/SPI_Parition_1/SPI_IBusStop_1/m_Setup<9>
                                                       GMPartition_1/SPI_Parition_1/SPI_IBusStop_1/m_Setup_1
    SLICE_X33Y61.D4      net (fanout=7)        1.666   GMPartition_1/SPI_Parition_1/SPI_IBusStop_1/m_Setup<1>
    SLICE_X33Y61.DMUX    Tilo                  0.313   GMPartition_1/GM_RIO_Partition1/m_TxTrigger
                                                       GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/iReset_GND_2811_o_AND_8126_o1
    SLICE_X26Y61.CLK     net (fanout=2)        0.884   GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/iReset_GND_2811_o_AND_8126_o
    -------------------------------------------------  ---------------------------
    Total                                      3.254ns (0.704ns logic, 2.550ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_GMPartition_1SPI_Parition_1SPI_Module_1SPI_base_1m_CLK_LDC = MAXDELAY TO         TIMEGRP         "TO_GMPartition_1SPI_Parition_1SPI_Module_1SPI_base_1m_CLK_LDC"         TS_g_clk DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC (SLICE_X26Y61.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      2.138ns (requirement - (clock path skew + uncertainty - data path))
  Source:               GMPartition_1/SPI_Parition_1/SPI_IBusStop_1/m_Setup_1 (FF)
  Destination:          GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.138ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/iReset_GND_2811_o_AND_8126_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: GMPartition_1/SPI_Parition_1/SPI_IBusStop_1/m_Setup_1 to GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y74.BQ      Tcko                  0.198   GMPartition_1/SPI_Parition_1/SPI_IBusStop_1/m_Setup<9>
                                                       GMPartition_1/SPI_Parition_1/SPI_IBusStop_1/m_Setup_1
    SLICE_X33Y61.D4      net (fanout=7)        1.028   GMPartition_1/SPI_Parition_1/SPI_IBusStop_1/m_Setup<1>
    SLICE_X33Y61.D       Tilo                  0.156   GMPartition_1/GM_RIO_Partition1/m_TxTrigger
                                                       GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/iReset_GND_2811_o_AND_8127_o1
    SLICE_X26Y61.SR      net (fanout=2)        0.662   GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/iReset_GND_2811_o_AND_8127_o
    SLICE_X26Y61.CLK     Tremck      (-Th)    -0.094   GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC
                                                       GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.138ns (0.448ns logic, 1.690ns route)
                                                       (21.0% logic, 79.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.191ns (requirement - (clock path skew + uncertainty - data path))
  Source:               startup_reset (FF)
  Destination:          GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.191ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/iReset_GND_2811_o_AND_8126_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y42.AQ      Tcko                  0.198   startup_reset
                                                       startup_reset
    SLICE_X33Y61.D3      net (fanout=8)        2.081   startup_reset
    SLICE_X33Y61.D       Tilo                  0.156   GMPartition_1/GM_RIO_Partition1/m_TxTrigger
                                                       GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/iReset_GND_2811_o_AND_8127_o1
    SLICE_X26Y61.SR      net (fanout=2)        0.662   GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/iReset_GND_2811_o_AND_8127_o
    SLICE_X26Y61.CLK     Tremck      (-Th)    -0.094   GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC
                                                       GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.191ns (0.448ns logic, 2.743ns route)
                                                       (14.0% logic, 86.0% route)
--------------------------------------------------------------------------------
Delay (fastest path):   7.689ns (data path)
  Source:               g_reset_n (PAD)
  Destination:          GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC (LATCH)
  Data Path Delay:      7.689ns (Levels of Logic = 2)
  Destination Clock:    GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/iReset_GND_2811_o_AND_8126_o falling

  Minimum Data Path at Fast Process Corner: g_reset_n to GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.I                 Tiopi                 0.763   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp11.IMUX.51
    SLICE_X33Y61.D5      net (fanout=8)        6.014   g_reset_n_IBUF
    SLICE_X33Y61.D       Tilo                  0.156   GMPartition_1/GM_RIO_Partition1/m_TxTrigger
                                                       GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/iReset_GND_2811_o_AND_8127_o1
    SLICE_X26Y61.SR      net (fanout=2)        0.662   GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/iReset_GND_2811_o_AND_8127_o
    SLICE_X26Y61.CLK     Tremck      (-Th)    -0.094   GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC
                                                       GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC
    -------------------------------------------------  ---------------------------
    Total                                      7.689ns (1.013ns logic, 6.676ns route)
                                                       (13.2% logic, 86.8% route)
--------------------------------------------------------------------------------

Paths for end point GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC (SLICE_X26Y61.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.955ns (data path)
  Source:               GMPartition_1/SPI_Parition_1/SPI_IBusStop_1/m_Setup_1 (FF)
  Destination:          GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC (LATCH)
  Data Path Delay:      1.955ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: GMPartition_1/SPI_Parition_1/SPI_IBusStop_1/m_Setup_1 to GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y74.BQ      Tcko                  0.198   GMPartition_1/SPI_Parition_1/SPI_IBusStop_1/m_Setup<9>
                                                       GMPartition_1/SPI_Parition_1/SPI_IBusStop_1/m_Setup_1
    SLICE_X33Y61.D4      net (fanout=7)        1.028   GMPartition_1/SPI_Parition_1/SPI_IBusStop_1/m_Setup<1>
    SLICE_X33Y61.DMUX    Tilo                  0.203   GMPartition_1/GM_RIO_Partition1/m_TxTrigger
                                                       GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/iReset_GND_2811_o_AND_8126_o1
    SLICE_X26Y61.CLK     net (fanout=2)        0.526   GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/iReset_GND_2811_o_AND_8126_o
    -------------------------------------------------  ---------------------------
    Total                                      1.955ns (0.401ns logic, 1.554ns route)
                                                       (20.5% logic, 79.5% route)
--------------------------------------------------------------------------------

Paths for end point GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC (SLICE_X26Y61.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.008ns (data path)
  Source:               startup_reset (FF)
  Destination:          GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC (LATCH)
  Data Path Delay:      3.008ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y42.AQ      Tcko                  0.198   startup_reset
                                                       startup_reset
    SLICE_X33Y61.D3      net (fanout=8)        2.081   startup_reset
    SLICE_X33Y61.DMUX    Tilo                  0.203   GMPartition_1/GM_RIO_Partition1/m_TxTrigger
                                                       GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/iReset_GND_2811_o_AND_8126_o1
    SLICE_X26Y61.CLK     net (fanout=2)        0.526   GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/iReset_GND_2811_o_AND_8126_o
    -------------------------------------------------  ---------------------------
    Total                                      3.008ns (0.401ns logic, 2.607ns route)
                                                       (13.3% logic, 86.7% route)
--------------------------------------------------------------------------------

Paths for end point GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC (SLICE_X26Y61.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   7.506ns (data path)
  Source:               g_reset_n (PAD)
  Destination:          GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC (LATCH)
  Data Path Delay:      7.506ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: g_reset_n to GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.I                 Tiopi                 0.763   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp11.IMUX.51
    SLICE_X33Y61.D5      net (fanout=8)        6.014   g_reset_n_IBUF
    SLICE_X33Y61.DMUX    Tilo                  0.203   GMPartition_1/GM_RIO_Partition1/m_TxTrigger
                                                       GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/iReset_GND_2811_o_AND_8126_o1
    SLICE_X26Y61.CLK     net (fanout=2)        0.526   GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/iReset_GND_2811_o_AND_8126_o
    -------------------------------------------------  ---------------------------
    Total                                      7.506ns (0.966ns logic, 6.540ns route)
                                                       (12.9% logic, 87.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 25 ns VALID 25 ns BEFORE COMP "g_clk" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 3731 paths analyzed, 3731 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is  15.491ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_TimeOutFlag_22 (SLICE_X7Y74.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     9.509ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               g_reset_n (PAD)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_TimeOutFlag_22 (FF)
  Destination Clock:    BUFG_CLK_80MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      16.043ns (Levels of Logic = 2)
  Clock Path Delay:     0.952ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: g_reset_n to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_TimeOutFlag_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.I                 Tiopi                 1.310   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp11.IMUX.51
    SLICE_X31Y43.C2      net (fanout=8)        7.422   g_reset_n_IBUF
    SLICE_X31Y43.C       Tilo                  0.259   cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<3>
                                                       g_reset1
    SLICE_X7Y74.SR       net (fanout=862)      6.739   GMPartition_1/DAQ_Partition1/G1.RAM_Channel[0].DAQdataFIFO_1/iResetI_inv
    SLICE_X7Y74.CLK      Trck                  0.313   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_TimeOutFlag<22>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_TimeOutFlag_22
    -------------------------------------------------  ---------------------------
    Total                                     16.043ns (1.882ns logic, 14.161ns route)
                                                       (11.7% logic, 88.3% route)

  Minimum Clock Path at Slow Process Corner: g_clk to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_TimeOutFlag_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 1.126   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp11.IMUX.55
    BUFIO2_X1Y7.I        net (fanout=2)        1.600   IBUFG_CLK_40MHz
    BUFIO2_X1Y7.DIVCLK   Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y1.CLKIN       net (fanout=1)        0.562   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -4.201   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.622   CLK_80MHz
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X7Y74.CLK      net (fanout=517)      0.941   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.952ns (-2.773ns logic, 3.725ns route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_TimeOutFlag_21 (SLICE_X7Y74.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     9.533ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               g_reset_n (PAD)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_TimeOutFlag_21 (FF)
  Destination Clock:    BUFG_CLK_80MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      16.019ns (Levels of Logic = 2)
  Clock Path Delay:     0.952ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: g_reset_n to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_TimeOutFlag_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.I                 Tiopi                 1.310   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp11.IMUX.51
    SLICE_X31Y43.C2      net (fanout=8)        7.422   g_reset_n_IBUF
    SLICE_X31Y43.C       Tilo                  0.259   cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<3>
                                                       g_reset1
    SLICE_X7Y74.SR       net (fanout=862)      6.739   GMPartition_1/DAQ_Partition1/G1.RAM_Channel[0].DAQdataFIFO_1/iResetI_inv
    SLICE_X7Y74.CLK      Trck                  0.289   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_TimeOutFlag<22>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_TimeOutFlag_21
    -------------------------------------------------  ---------------------------
    Total                                     16.019ns (1.858ns logic, 14.161ns route)
                                                       (11.6% logic, 88.4% route)

  Minimum Clock Path at Slow Process Corner: g_clk to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_TimeOutFlag_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 1.126   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp11.IMUX.55
    BUFIO2_X1Y7.I        net (fanout=2)        1.600   IBUFG_CLK_40MHz
    BUFIO2_X1Y7.DIVCLK   Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y1.CLKIN       net (fanout=1)        0.562   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -4.201   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.622   CLK_80MHz
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X7Y74.CLK      net (fanout=517)      0.941   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.952ns (-2.773ns logic, 3.725ns route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_TimeOutFlag_20 (SLICE_X7Y74.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     9.553ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               g_reset_n (PAD)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_TimeOutFlag_20 (FF)
  Destination Clock:    BUFG_CLK_80MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      15.999ns (Levels of Logic = 2)
  Clock Path Delay:     0.952ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: g_reset_n to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_TimeOutFlag_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.I                 Tiopi                 1.310   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp11.IMUX.51
    SLICE_X31Y43.C2      net (fanout=8)        7.422   g_reset_n_IBUF
    SLICE_X31Y43.C       Tilo                  0.259   cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<3>
                                                       g_reset1
    SLICE_X7Y74.SR       net (fanout=862)      6.739   GMPartition_1/DAQ_Partition1/G1.RAM_Channel[0].DAQdataFIFO_1/iResetI_inv
    SLICE_X7Y74.CLK      Trck                  0.269   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_TimeOutFlag<22>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_TimeOutFlag_20
    -------------------------------------------------  ---------------------------
    Total                                     15.999ns (1.838ns logic, 14.161ns route)
                                                       (11.5% logic, 88.5% route)

  Minimum Clock Path at Slow Process Corner: g_clk to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_TimeOutFlag_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 1.126   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp11.IMUX.55
    BUFIO2_X1Y7.I        net (fanout=2)        1.600   IBUFG_CLK_40MHz
    BUFIO2_X1Y7.DIVCLK   Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y1.CLKIN       net (fanout=1)        0.562   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -4.201   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.622   CLK_80MHz
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X7Y74.CLK      net (fanout=517)      0.941   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.952ns (-2.773ns logic, 3.725ns route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 25 ns VALID 25 ns BEFORE COMP "g_clk" "RISING";
--------------------------------------------------------------------------------

Paths for end point GMPartition_1/XY2100_Partition_1/G1.XY2100_Channel[3].FilterFX_iXY2100_CMD/m_stack_0 (SLICE_X44Y68.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.168ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               XY2100_CH<3> (PAD)
  Destination:          GMPartition_1/XY2100_Partition_1/G1.XY2100_Channel[3].FilterFX_iXY2100_CMD/m_stack_0 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      3.484ns (Levels of Logic = 1)
  Clock Path Delay:     3.291ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: XY2100_CH<3> to GMPartition_1/XY2100_Partition_1/G1.XY2100_Channel[3].FilterFX_iXY2100_CMD/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    F9.I                 Tiopi                 1.126   XY2100_CH<3>
                                                       XY2100_CH<3>
                                                       XY2100_CH_3_IBUF
                                                       ProtoComp11.IMUX.61
    SLICE_X44Y68.BX      net (fanout=1)        2.251   XY2100_CH_3_IBUF
    SLICE_X44Y68.CLK     Tckdi       (-Th)    -0.107   GMPartition_1/XY2100_Partition_1/G1.XY2100_Channel[3].FilterFX_iXY2100_CMD/m_stack<1>
                                                       GMPartition_1/XY2100_Partition_1/G1.XY2100_Channel[3].FilterFX_iXY2100_CMD/m_stack_0
    -------------------------------------------------  ---------------------------
    Total                                      3.484ns (1.233ns logic, 2.251ns route)
                                                       (35.4% logic, 64.6% route)

  Maximum Clock Path at Slow Process Corner: g_clk to GMPartition_1/XY2100_Partition_1/G1.XY2100_Channel[3].FilterFX_iXY2100_CMD/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp11.IMUX.55
    BUFGMUX_X3Y16.I0     net (fanout=2)        0.655   IBUFG_CLK_40MHz
    BUFGMUX_X3Y16.O      Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X44Y68.CLK     net (fanout=949)      1.117   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.291ns (1.519ns logic, 1.772ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------

Paths for end point GMPartition_1/XY2100_Partition_1/G1.XY2100_Channel[2].FilterFX_iXY2100_CMD/m_stack_0 (SLICE_X10Y63.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.327ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               XY2100_CH<2> (PAD)
  Destination:          GMPartition_1/XY2100_Partition_1/G1.XY2100_Channel[2].FilterFX_iXY2100_CMD/m_stack_0 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      3.724ns (Levels of Logic = 1)
  Clock Path Delay:     3.372ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: XY2100_CH<2> to GMPartition_1/XY2100_Partition_1/G1.XY2100_Channel[2].FilterFX_iXY2100_CMD/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    F4.I                 Tiopi                 1.126   XY2100_CH<2>
                                                       XY2100_CH<2>
                                                       XY2100_CH_2_IBUF
                                                       ProtoComp11.IMUX.60
    SLICE_X10Y63.AX      net (fanout=1)        2.548   XY2100_CH_2_IBUF
    SLICE_X10Y63.CLK     Tckdi       (-Th)    -0.050   GMPartition_1/XY2100_Partition_1/G1.XY2100_Channel[2].FilterFX_iXY2100_CMD/m_stack<2>
                                                       GMPartition_1/XY2100_Partition_1/G1.XY2100_Channel[2].FilterFX_iXY2100_CMD/m_stack_0
    -------------------------------------------------  ---------------------------
    Total                                      3.724ns (1.176ns logic, 2.548ns route)
                                                       (31.6% logic, 68.4% route)

  Maximum Clock Path at Slow Process Corner: g_clk to GMPartition_1/XY2100_Partition_1/G1.XY2100_Channel[2].FilterFX_iXY2100_CMD/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp11.IMUX.55
    BUFGMUX_X3Y16.I0     net (fanout=2)        0.655   IBUFG_CLK_40MHz
    BUFGMUX_X3Y16.O      Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X10Y63.CLK     net (fanout=949)      1.198   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.372ns (1.519ns logic, 1.853ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------

Paths for end point LocalBusBridgeAleDec_inst/m_ClientRDn (SLICE_X5Y42.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.477ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               lb_rd_n (PAD)
  Destination:          LocalBusBridgeAleDec_inst/m_ClientRDn (FF)
  Destination Clock:    BUFG_CLK_80MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.136ns (Levels of Logic = 1)
  Clock Path Delay:     1.259ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: lb_rd_n to LocalBusBridgeAleDec_inst/m_ClientRDn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H4.I                 Tiopi                 0.763   lb_rd_n
                                                       lb_rd_n
                                                       lb_rd_n_IBUF
                                                       ProtoComp11.IMUX.56
    SLICE_X5Y42.AX       net (fanout=2)        1.314   lb_rd_n_IBUF
    SLICE_X5Y42.CLK      Tckdi       (-Th)    -0.059   LocalBusBridgeAleDec_inst/m_ClientRDn
                                                       LocalBusBridgeAleDec_inst/m_ClientRDn
    -------------------------------------------------  ---------------------------
    Total                                      2.136ns (0.822ns logic, 1.314ns route)
                                                       (38.5% logic, 61.5% route)

  Maximum Clock Path at Fast Process Corner: g_clk to LocalBusBridgeAleDec_inst/m_ClientRDn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 0.887   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp11.IMUX.55
    BUFIO2_X1Y7.I        net (fanout=2)        1.213   IBUFG_CLK_40MHz
    BUFIO2_X1Y7.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y1.CLKIN       net (fanout=1)        0.391   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -2.509   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.341   CLK_80MHz
    BUFGMUX_X2Y1.O       Tgi0o                 0.063   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X5Y42.CLK      net (fanout=517)      0.743   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.259ns (-1.429ns logic, 2.688ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = OUT 25 ns AFTER COMP "g_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 544 paths analyzed, 17 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  20.999ns.
--------------------------------------------------------------------------------

Paths for end point LaserFPK (B5.PAD), 258 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.001ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_0 (FF)
  Destination:          LaserFPK (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      17.712ns (Levels of Logic = 7)
  Clock Path Delay:     3.262ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp11.IMUX.55
    BUFGMUX_X3Y16.I0     net (fanout=2)        0.655   IBUFG_CLK_40MHz
    BUFGMUX_X3Y16.O      Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X26Y45.CLK     net (fanout=949)      1.088   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.262ns (1.519ns logic, 1.743ns route)
                                                       (46.6% logic, 53.4% route)

  Maximum Data Path at Slow Process Corner: cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_0 to LaserFPK
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y45.AQ      Tcko                  0.447   cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q<3>
                                                       cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_0
    SLICE_X27Y45.A5      net (fanout=2)        1.556   cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q<0>
    SLICE_X27Y45.A       Tilo                  0.259   cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDogTimer_1/WD_Refresh_WD_Enable_OR_440_o
                                                       cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
    SLICE_X34Y51.B6      net (fanout=1)        0.902   cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>
    SLICE_X34Y51.B       Tilo                  0.203   cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOffDelay<15>
                                                       cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X34Y51.D1      net (fanout=23)       0.490   cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X34Y51.D       Tilo                  0.203   cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOffDelay<15>
                                                       cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDogTimer_1/m_WD_TimeOut1
    SLICE_X40Y56.A4      net (fanout=31)       1.352   cnc2_GalvoMotor_M3/WD_TimeOut
    SLICE_X40Y56.A       Tilo                  0.205   cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOnDelay<11>
                                                       cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    SLICE_X34Y62.B5      net (fanout=39)       0.858   LaserGate_OBUF
    SLICE_X34Y62.B       Tilo                  0.203   GMPartition_1/GM_RIO_Partition1/m_UartRxData<1>_187
                                                       cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser212
    SLICE_X34Y62.A5      net (fanout=1)        0.222   cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
    SLICE_X34Y62.A       Tilo                  0.203   GMPartition_1/GM_RIO_Partition1/m_UartRxData<1>_187
                                                       cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser213
    B5.O                 net (fanout=1)        8.228   LaserFPK_OBUF
    B5.PAD               Tioop                 2.381   LaserFPK
                                                       LaserFPK_OBUF
                                                       LaserFPK
    -------------------------------------------------  ---------------------------
    Total                                     17.712ns (4.104ns logic, 13.608ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.183ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_0 (FF)
  Destination:          LaserFPK (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      17.530ns (Levels of Logic = 6)
  Clock Path Delay:     3.262ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp11.IMUX.55
    BUFGMUX_X3Y16.I0     net (fanout=2)        0.655   IBUFG_CLK_40MHz
    BUFGMUX_X3Y16.O      Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X26Y45.CLK     net (fanout=949)      1.088   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.262ns (1.519ns logic, 1.743ns route)
                                                       (46.6% logic, 53.4% route)

  Maximum Data Path at Slow Process Corner: cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_0 to LaserFPK
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y45.AQ      Tcko                  0.447   cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q<3>
                                                       cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_0
    SLICE_X27Y45.A5      net (fanout=2)        1.556   cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q<0>
    SLICE_X27Y45.A       Tilo                  0.259   cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDogTimer_1/WD_Refresh_WD_Enable_OR_440_o
                                                       cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
    SLICE_X34Y51.B6      net (fanout=1)        0.902   cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>
    SLICE_X34Y51.B       Tilo                  0.203   cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOffDelay<15>
                                                       cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X34Y51.D1      net (fanout=23)       0.490   cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X34Y51.D       Tilo                  0.203   cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOffDelay<15>
                                                       cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDogTimer_1/m_WD_TimeOut1
    SLICE_X40Y56.A4      net (fanout=31)       1.352   cnc2_GalvoMotor_M3/WD_TimeOut
    SLICE_X40Y56.A       Tilo                  0.205   cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOnDelay<11>
                                                       cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    SLICE_X34Y62.A2      net (fanout=39)       1.101   LaserGate_OBUF
    SLICE_X34Y62.A       Tilo                  0.203   GMPartition_1/GM_RIO_Partition1/m_UartRxData<1>_187
                                                       cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser213
    B5.O                 net (fanout=1)        8.228   LaserFPK_OBUF
    B5.PAD               Tioop                 2.381   LaserFPK
                                                       LaserFPK_OBUF
                                                       LaserFPK
    -------------------------------------------------  ---------------------------
    Total                                     17.530ns (3.901ns logic, 13.629ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.686ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_8 (FF)
  Destination:          LaserFPK (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      17.026ns (Levels of Logic = 7)
  Clock Path Delay:     3.263ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp11.IMUX.55
    BUFGMUX_X3Y16.I0     net (fanout=2)        0.655   IBUFG_CLK_40MHz
    BUFGMUX_X3Y16.O      Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X26Y47.CLK     net (fanout=949)      1.089   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.263ns (1.519ns logic, 1.744ns route)
                                                       (46.6% logic, 53.4% route)

  Maximum Data Path at Slow Process Corner: cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_8 to LaserFPK
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y47.AQ      Tcko                  0.447   cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q<11>
                                                       cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_8
    SLICE_X27Y47.C1      net (fanout=2)        0.730   cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q<8>
    SLICE_X27Y47.C       Tilo                  0.259   cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
                                                       cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>2
    SLICE_X34Y51.B4      net (fanout=1)        1.042   cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
    SLICE_X34Y51.B       Tilo                  0.203   cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOffDelay<15>
                                                       cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X34Y51.D1      net (fanout=23)       0.490   cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X34Y51.D       Tilo                  0.203   cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOffDelay<15>
                                                       cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDogTimer_1/m_WD_TimeOut1
    SLICE_X40Y56.A4      net (fanout=31)       1.352   cnc2_GalvoMotor_M3/WD_TimeOut
    SLICE_X40Y56.A       Tilo                  0.205   cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOnDelay<11>
                                                       cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    SLICE_X34Y62.B5      net (fanout=39)       0.858   LaserGate_OBUF
    SLICE_X34Y62.B       Tilo                  0.203   GMPartition_1/GM_RIO_Partition1/m_UartRxData<1>_187
                                                       cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser212
    SLICE_X34Y62.A5      net (fanout=1)        0.222   cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
    SLICE_X34Y62.A       Tilo                  0.203   GMPartition_1/GM_RIO_Partition1/m_UartRxData<1>_187
                                                       cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser213
    B5.O                 net (fanout=1)        8.228   LaserFPK_OBUF
    B5.PAD               Tioop                 2.381   LaserFPK
                                                       LaserFPK_OBUF
                                                       LaserFPK
    -------------------------------------------------  ---------------------------
    Total                                     17.026ns (4.104ns logic, 12.922ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------

Paths for end point FPGA_GP34 (F7.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  8.621ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_C (FF)
  Destination:          FPGA_GP34 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      13.093ns (Levels of Logic = 2)
  Clock Path Delay:     3.261ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_C
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp11.IMUX.55
    BUFGMUX_X3Y16.I0     net (fanout=2)        0.655   IBUFG_CLK_40MHz
    BUFGMUX_X3Y16.O      Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X38Y61.CLK     net (fanout=949)      1.087   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.261ns (1.519ns logic, 1.742ns route)
                                                       (46.6% logic, 53.4% route)

  Maximum Data Path at Slow Process Corner: GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_C to FPGA_GP34
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y61.DQ      Tcko                  0.447   GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_C
                                                       GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_C
    SLICE_X32Y66.A2      net (fanout=1)        1.740   GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_C
    SLICE_X32Y66.A       Tilo                  0.205   GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_MOSI
                                                       GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK1
    F7.O                 net (fanout=6)        8.320   GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK
    F7.PAD               Tioop                 2.381   FPGA_GP34
                                                       FPGA_GP34_OBUF
                                                       FPGA_GP34
    -------------------------------------------------  ---------------------------
    Total                                     13.093ns (3.033ns logic, 10.060ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  9.992ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_P (FF)
  Destination:          FPGA_GP34 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      11.743ns (Levels of Logic = 2)
  Clock Path Delay:     3.240ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_P
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp11.IMUX.55
    BUFGMUX_X3Y16.I0     net (fanout=2)        0.655   IBUFG_CLK_40MHz
    BUFGMUX_X3Y16.O      Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X32Y64.CLK     net (fanout=949)      1.066   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.240ns (1.519ns logic, 1.721ns route)
                                                       (46.9% logic, 53.1% route)

  Maximum Data Path at Slow Process Corner: GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_P to FPGA_GP34
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y64.DQ      Tcko                  0.408   GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_P
                                                       GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_P
    SLICE_X32Y66.A4      net (fanout=1)        0.429   GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK_P
    SLICE_X32Y66.A       Tilo                  0.205   GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_MOSI
                                                       GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK1
    F7.O                 net (fanout=6)        8.320   GMPartition_1/SPI_Parition_1/SPI_Module_1/SPI_base_1/m_CLK
    F7.PAD               Tioop                 2.381   FPGA_GP34
                                                       FPGA_GP34_OBUF
                                                       FPGA_GP34
    -------------------------------------------------  ---------------------------
    Total                                     11.743ns (2.994ns logic, 8.749ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------

Paths for end point LaserTrigger (A9.PAD), 181 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  9.379ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_0 (FF)
  Destination:          LaserTrigger (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      12.334ns (Levels of Logic = 6)
  Clock Path Delay:     3.262ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp11.IMUX.55
    BUFGMUX_X3Y16.I0     net (fanout=2)        0.655   IBUFG_CLK_40MHz
    BUFGMUX_X3Y16.O      Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X26Y45.CLK     net (fanout=949)      1.088   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.262ns (1.519ns logic, 1.743ns route)
                                                       (46.6% logic, 53.4% route)

  Maximum Data Path at Slow Process Corner: cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_0 to LaserTrigger
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y45.AQ      Tcko                  0.447   cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q<3>
                                                       cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_0
    SLICE_X27Y45.A5      net (fanout=2)        1.556   cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q<0>
    SLICE_X27Y45.A       Tilo                  0.259   cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDogTimer_1/WD_Refresh_WD_Enable_OR_440_o
                                                       cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
    SLICE_X34Y51.B6      net (fanout=1)        0.902   cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>
    SLICE_X34Y51.B       Tilo                  0.203   cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOffDelay<15>
                                                       cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X34Y51.D1      net (fanout=23)       0.490   cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X34Y51.D       Tilo                  0.203   cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOffDelay<15>
                                                       cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDogTimer_1/m_WD_TimeOut1
    SLICE_X40Y56.A4      net (fanout=31)       1.352   cnc2_GalvoMotor_M3/WD_TimeOut
    SLICE_X40Y56.A       Tilo                  0.205   cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOnDelay<11>
                                                       cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    SLICE_X34Y59.CX      net (fanout=39)       1.122   LaserGate_OBUF
    SLICE_X34Y59.CMUX    Tcxc                  0.164   cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_QSDCycleCount<8>
                                                       cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser111
    A9.O                 net (fanout=1)        3.050   LaserTrigger_OBUF
    A9.PAD               Tioop                 2.381   LaserTrigger
                                                       LaserTrigger_OBUF
                                                       LaserTrigger
    -------------------------------------------------  ---------------------------
    Total                                     12.334ns (3.862ns logic, 8.472ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  10.064ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_8 (FF)
  Destination:          LaserTrigger (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      11.648ns (Levels of Logic = 6)
  Clock Path Delay:     3.263ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp11.IMUX.55
    BUFGMUX_X3Y16.I0     net (fanout=2)        0.655   IBUFG_CLK_40MHz
    BUFGMUX_X3Y16.O      Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X26Y47.CLK     net (fanout=949)      1.089   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.263ns (1.519ns logic, 1.744ns route)
                                                       (46.6% logic, 53.4% route)

  Maximum Data Path at Slow Process Corner: cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_8 to LaserTrigger
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y47.AQ      Tcko                  0.447   cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q<11>
                                                       cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_8
    SLICE_X27Y47.C1      net (fanout=2)        0.730   cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q<8>
    SLICE_X27Y47.C       Tilo                  0.259   cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
                                                       cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>2
    SLICE_X34Y51.B4      net (fanout=1)        1.042   cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
    SLICE_X34Y51.B       Tilo                  0.203   cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOffDelay<15>
                                                       cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X34Y51.D1      net (fanout=23)       0.490   cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X34Y51.D       Tilo                  0.203   cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOffDelay<15>
                                                       cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDogTimer_1/m_WD_TimeOut1
    SLICE_X40Y56.A4      net (fanout=31)       1.352   cnc2_GalvoMotor_M3/WD_TimeOut
    SLICE_X40Y56.A       Tilo                  0.205   cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOnDelay<11>
                                                       cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    SLICE_X34Y59.CX      net (fanout=39)       1.122   LaserGate_OBUF
    SLICE_X34Y59.CMUX    Tcxc                  0.164   cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_QSDCycleCount<8>
                                                       cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser111
    A9.O                 net (fanout=1)        3.050   LaserTrigger_OBUF
    A9.PAD               Tioop                 2.381   LaserTrigger
                                                       LaserTrigger_OBUF
                                                       LaserTrigger
    -------------------------------------------------  ---------------------------
    Total                                     11.648ns (3.862ns logic, 7.786ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  10.194ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_10 (FF)
  Destination:          LaserTrigger (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      11.518ns (Levels of Logic = 6)
  Clock Path Delay:     3.263ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp11.IMUX.55
    BUFGMUX_X3Y16.I0     net (fanout=2)        0.655   IBUFG_CLK_40MHz
    BUFGMUX_X3Y16.O      Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X26Y47.CLK     net (fanout=949)      1.089   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.263ns (1.519ns logic, 1.744ns route)
                                                       (46.6% logic, 53.4% route)

  Maximum Data Path at Slow Process Corner: cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_10 to LaserTrigger
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y47.CQ      Tcko                  0.447   cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q<11>
                                                       cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_10
    SLICE_X27Y47.C2      net (fanout=2)        0.600   cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q<10>
    SLICE_X27Y47.C       Tilo                  0.259   cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
                                                       cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>2
    SLICE_X34Y51.B4      net (fanout=1)        1.042   cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
    SLICE_X34Y51.B       Tilo                  0.203   cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOffDelay<15>
                                                       cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X34Y51.D1      net (fanout=23)       0.490   cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X34Y51.D       Tilo                  0.203   cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOffDelay<15>
                                                       cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDogTimer_1/m_WD_TimeOut1
    SLICE_X40Y56.A4      net (fanout=31)       1.352   cnc2_GalvoMotor_M3/WD_TimeOut
    SLICE_X40Y56.A       Tilo                  0.205   cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOnDelay<11>
                                                       cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    SLICE_X34Y59.CX      net (fanout=39)       1.122   LaserGate_OBUF
    SLICE_X34Y59.CMUX    Tcxc                  0.164   cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_QSDCycleCount<8>
                                                       cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser111
    A9.O                 net (fanout=1)        3.050   LaserTrigger_OBUF
    A9.PAD               Tioop                 2.381   LaserTrigger
                                                       LaserTrigger_OBUF
                                                       LaserTrigger
    -------------------------------------------------  ---------------------------
    Total                                     11.518ns (3.862ns logic, 7.656ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------

Fastest Paths: OFFSET = OUT 25 ns AFTER COMP "g_clk";
--------------------------------------------------------------------------------

Paths for end point XY2_CLK (F16.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  4.210ns (clock arrival + clock path + data path - uncertainty)
  Source:               cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_CLK (FF)
  Destination:          XY2_CLK (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Data Path Delay:      2.669ns (Levels of Logic = 1)
  Clock Path Delay:     1.566ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: g_clk to cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_CLK
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp11.IMUX.55
    BUFGMUX_X3Y16.I0     net (fanout=2)        0.155   IBUFG_CLK_40MHz
    BUFGMUX_X3Y16.O      Tgi0o                 0.059   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X51Y51.CLK     net (fanout=949)      0.589   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.566ns (0.822ns logic, 0.744ns route)
                                                       (52.5% logic, 47.5% route)

  Minimum Data Path at Fast Process Corner: cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_CLK to XY2_CLK
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y51.AMUX    Tshcko                0.244   cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_FIFOCommit<1>
                                                       cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_CLK
    F16.O                net (fanout=1)        1.029   cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_CLK
    F16.PAD              Tioop                 1.396   XY2_CLK
                                                       XY2_CLK_OBUF
                                                       XY2_CLK
    -------------------------------------------------  ---------------------------
    Total                                      2.669ns (1.640ns logic, 1.029ns route)
                                                       (61.4% logic, 38.6% route)

--------------------------------------------------------------------------------

Paths for end point SRI_TX<0> (T14.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  4.251ns (clock arrival + clock path + data path - uncertainty)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData (FF)
  Destination:          SRI_TX<0> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Data Path Delay:      4.177ns (Levels of Logic = 1)
  Clock Path Delay:     0.474ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: g_clk to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp11.IMUX.55
    BUFIO2_X1Y7.I        net (fanout=2)        1.151   IBUFG_CLK_40MHz
    BUFIO2_X1Y7.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y1.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -2.757   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.310   CLK_80MHz
    BUFGMUX_X2Y1.O       Tgi0o                 0.059   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X31Y42.CLK     net (fanout=517)      0.484   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.474ns (-1.813ns logic, 2.287ns route)

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData to SRI_TX<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y42.AQ      Tcko                  0.198   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    T14.O                net (fanout=1)        2.583   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    T14.PAD              Tioop                 1.396   SRI_TX<0>
                                                       SRI_TX_0_OBUF
                                                       SRI_TX<0>
    -------------------------------------------------  ---------------------------
    Total                                      4.177ns (1.594ns logic, 2.583ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------

Paths for end point XY2_X (C15.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  4.496ns (clock arrival + clock path + data path - uncertainty)
  Source:               cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].XY2_Shift1/m_ShiftBuffer_19 (FF)
  Destination:          XY2_X (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Data Path Delay:      2.944ns (Levels of Logic = 1)
  Clock Path Delay:     1.577ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: g_clk to cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].XY2_Shift1/m_ShiftBuffer_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp11.IMUX.55
    BUFGMUX_X3Y16.I0     net (fanout=2)        0.155   IBUFG_CLK_40MHz
    BUFGMUX_X3Y16.O      Tgi0o                 0.059   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X51Y44.CLK     net (fanout=949)      0.600   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.577ns (0.822ns logic, 0.755ns route)
                                                       (52.1% logic, 47.9% route)

  Minimum Data Path at Fast Process Corner: cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].XY2_Shift1/m_ShiftBuffer_19 to XY2_X
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y44.AQ      Tcko                  0.198   cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].XY2_Shift1/m_ShiftBuffer<19>
                                                       cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].XY2_Shift1/m_ShiftBuffer_19
    C15.O                net (fanout=1)        1.350   cnc2_GalvoMotor_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].XY2_Shift1/m_ShiftBuffer<19>
    C15.PAD              Tioop                 1.396   XY2_X
                                                       XY2_X_OBUF
                                                       XY2_X
    -------------------------------------------------  ---------------------------
    Total                                      2.944ns (1.594ns logic, 1.350ns route)
                                                       (54.1% logic, 45.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 40 ns VALID 40 ns BEFORE COMP "PHY25MHz" 
"RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 9 paths analyzed, 9 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is  13.366ns.
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_5 (SLICE_X10Y38.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     26.634ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               g_reset_n (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_5 (FF)
  Destination Clock:    BUFG_CLK_50MHz rising at 0.000ns
  Requirement:          40.000ns
  Data Path Delay:      13.815ns (Levels of Logic = 3)
  Clock Path Delay:     0.924ns (Levels of Logic = 4)
  Clock Uncertainty:    0.475ns

  Clock Uncertainty:          0.475ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: g_reset_n to ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.I                 Tiopi                 1.310   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp11.IMUX.51
    SLICE_X31Y43.C2      net (fanout=8)        7.422   g_reset_n_IBUF
    SLICE_X31Y43.CMUX    Tilo                  0.313   cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<3>
                                                       g_reset_i1
    SLICE_X5Y38.C4       net (fanout=8)        3.041   g_reset_i
    SLICE_X5Y38.C        Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIB2<18>
                                                       ML3MST_inst/resil_get_lock_OR_502_o1
    SLICE_X10Y38.SR      net (fanout=2)        1.242   ML3MST_inst/resil_get_lock_OR_502_o
    SLICE_X10Y38.CLK     Trck                  0.228   ML3MST_inst/ml3_logic_root/ml3_core_reset_counter<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_5
    -------------------------------------------------  ---------------------------
    Total                                     13.815ns (2.110ns logic, 11.705ns route)
                                                       (15.3% logic, 84.7% route)

  Minimum Clock Path at Slow Process Corner: PHY25MHz to ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.126   PHY25MHz
                                                       PHY25MHz
                                                       IBUFG_inst_25MHz
                                                       ProtoComp11.IMUX.42
    BUFIO2_X2Y27.I       net (fanout=1)        1.600   IBUFG_CLK_25MHz
    BUFIO2_X2Y27.DIVCLK  Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y2.CLKIN       net (fanout=1)        0.562   DCM_SP_inst_25MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -4.126   DCM_SP_inst_25MHz
                                                       DCM_SP_inst_25MHz
    BUFGMUX_X2Y12.I0     net (fanout=1)        0.542   CLK_50MHz
    BUFGMUX_X2Y12.O      Tgi0o                 0.197   BUFG_inst_50MHz
                                                       BUFG_inst_50MHz
    SLICE_X10Y38.CLK     net (fanout=799)      0.918   BUFG_CLK_50MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.924ns (-2.698ns logic, 3.622ns route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_7 (SLICE_X10Y38.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     26.637ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               g_reset_n (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_7 (FF)
  Destination Clock:    BUFG_CLK_50MHz rising at 0.000ns
  Requirement:          40.000ns
  Data Path Delay:      13.812ns (Levels of Logic = 3)
  Clock Path Delay:     0.924ns (Levels of Logic = 4)
  Clock Uncertainty:    0.475ns

  Clock Uncertainty:          0.475ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: g_reset_n to ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.I                 Tiopi                 1.310   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp11.IMUX.51
    SLICE_X31Y43.C2      net (fanout=8)        7.422   g_reset_n_IBUF
    SLICE_X31Y43.CMUX    Tilo                  0.313   cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<3>
                                                       g_reset_i1
    SLICE_X5Y38.C4       net (fanout=8)        3.041   g_reset_i
    SLICE_X5Y38.C        Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIB2<18>
                                                       ML3MST_inst/resil_get_lock_OR_502_o1
    SLICE_X10Y38.SR      net (fanout=2)        1.242   ML3MST_inst/resil_get_lock_OR_502_o
    SLICE_X10Y38.CLK     Trck                  0.225   ML3MST_inst/ml3_logic_root/ml3_core_reset_counter<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_7
    -------------------------------------------------  ---------------------------
    Total                                     13.812ns (2.107ns logic, 11.705ns route)
                                                       (15.3% logic, 84.7% route)

  Minimum Clock Path at Slow Process Corner: PHY25MHz to ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.126   PHY25MHz
                                                       PHY25MHz
                                                       IBUFG_inst_25MHz
                                                       ProtoComp11.IMUX.42
    BUFIO2_X2Y27.I       net (fanout=1)        1.600   IBUFG_CLK_25MHz
    BUFIO2_X2Y27.DIVCLK  Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y2.CLKIN       net (fanout=1)        0.562   DCM_SP_inst_25MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -4.126   DCM_SP_inst_25MHz
                                                       DCM_SP_inst_25MHz
    BUFGMUX_X2Y12.I0     net (fanout=1)        0.542   CLK_50MHz
    BUFGMUX_X2Y12.O      Tgi0o                 0.197   BUFG_inst_50MHz
                                                       BUFG_inst_50MHz
    SLICE_X10Y38.CLK     net (fanout=799)      0.918   BUFG_CLK_50MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.924ns (-2.698ns logic, 3.622ns route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_6 (SLICE_X10Y38.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     26.645ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               g_reset_n (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_6 (FF)
  Destination Clock:    BUFG_CLK_50MHz rising at 0.000ns
  Requirement:          40.000ns
  Data Path Delay:      13.804ns (Levels of Logic = 3)
  Clock Path Delay:     0.924ns (Levels of Logic = 4)
  Clock Uncertainty:    0.475ns

  Clock Uncertainty:          0.475ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: g_reset_n to ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.I                 Tiopi                 1.310   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp11.IMUX.51
    SLICE_X31Y43.C2      net (fanout=8)        7.422   g_reset_n_IBUF
    SLICE_X31Y43.CMUX    Tilo                  0.313   cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<3>
                                                       g_reset_i1
    SLICE_X5Y38.C4       net (fanout=8)        3.041   g_reset_i
    SLICE_X5Y38.C        Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIB2<18>
                                                       ML3MST_inst/resil_get_lock_OR_502_o1
    SLICE_X10Y38.SR      net (fanout=2)        1.242   ML3MST_inst/resil_get_lock_OR_502_o
    SLICE_X10Y38.CLK     Trck                  0.217   ML3MST_inst/ml3_logic_root/ml3_core_reset_counter<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_6
    -------------------------------------------------  ---------------------------
    Total                                     13.804ns (2.099ns logic, 11.705ns route)
                                                       (15.2% logic, 84.8% route)

  Minimum Clock Path at Slow Process Corner: PHY25MHz to ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.126   PHY25MHz
                                                       PHY25MHz
                                                       IBUFG_inst_25MHz
                                                       ProtoComp11.IMUX.42
    BUFIO2_X2Y27.I       net (fanout=1)        1.600   IBUFG_CLK_25MHz
    BUFIO2_X2Y27.DIVCLK  Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y2.CLKIN       net (fanout=1)        0.562   DCM_SP_inst_25MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -4.126   DCM_SP_inst_25MHz
                                                       DCM_SP_inst_25MHz
    BUFGMUX_X2Y12.I0     net (fanout=1)        0.542   CLK_50MHz
    BUFGMUX_X2Y12.O      Tgi0o                 0.197   BUFG_inst_50MHz
                                                       BUFG_inst_50MHz
    SLICE_X10Y38.CLK     net (fanout=799)      0.918   BUFG_CLK_50MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.924ns (-2.698ns logic, 3.622ns route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 40 ns VALID 40 ns BEFORE COMP "PHY25MHz" "RISING";
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_core_reset (SLICE_X8Y38.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      5.778ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               g_reset_n (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_core_reset (FF)
  Destination Clock:    BUFG_CLK_50MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      7.396ns (Levels of Logic = 2)
  Clock Path Delay:     1.143ns (Levels of Logic = 4)
  Clock Uncertainty:    0.475ns

  Clock Uncertainty:          0.475ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: g_reset_n to ML3MST_inst/ml3_logic_root/ml3_core_reset
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.I                 Tiopi                 0.763   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp11.IMUX.51
    SLICE_X31Y43.C2      net (fanout=8)        4.772   g_reset_n_IBUF
    SLICE_X31Y43.CMUX    Tilo                  0.203   cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<3>
                                                       g_reset_i1
    SLICE_X8Y38.CE       net (fanout=8)        1.483   g_reset_i
    SLICE_X8Y38.CLK      Tckce       (-Th)    -0.175   ML3MST_inst/ml3_logic_root/ml3_core_reset
                                                       ML3MST_inst/ml3_logic_root/ml3_core_reset
    -------------------------------------------------  ---------------------------
    Total                                      7.396ns (1.141ns logic, 6.255ns route)
                                                       (15.4% logic, 84.6% route)

  Maximum Clock Path at Fast Process Corner: PHY25MHz to ML3MST_inst/ml3_logic_root/ml3_core_reset
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.887   PHY25MHz
                                                       PHY25MHz
                                                       IBUFG_inst_25MHz
                                                       ProtoComp11.IMUX.42
    BUFIO2_X2Y27.I       net (fanout=1)        1.213   IBUFG_CLK_25MHz
    BUFIO2_X2Y27.DIVCLK  Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y2.CLKIN       net (fanout=1)        0.391   DCM_SP_inst_25MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -2.533   DCM_SP_inst_25MHz
                                                       DCM_SP_inst_25MHz
    BUFGMUX_X2Y12.I0     net (fanout=1)        0.291   CLK_50MHz
    BUFGMUX_X2Y12.O      Tgi0o                 0.063   BUFG_inst_50MHz
                                                       BUFG_inst_50MHz
    SLICE_X8Y38.CLK      net (fanout=799)      0.701   BUFG_CLK_50MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.143ns (-1.453ns logic, 2.596ns route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_0 (SLICE_X10Y37.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      6.826ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               g_reset_n (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_0 (FF)
  Destination Clock:    BUFG_CLK_50MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      8.437ns (Levels of Logic = 3)
  Clock Path Delay:     1.136ns (Levels of Logic = 4)
  Clock Uncertainty:    0.475ns

  Clock Uncertainty:          0.475ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: g_reset_n to ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.I                 Tiopi                 0.763   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp11.IMUX.51
    SLICE_X31Y43.C2      net (fanout=8)        4.772   g_reset_n_IBUF
    SLICE_X31Y43.CMUX    Tilo                  0.203   cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<3>
                                                       g_reset_i1
    SLICE_X5Y38.C4       net (fanout=8)        1.858   g_reset_i
    SLICE_X5Y38.C        Tilo                  0.156   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIB2<18>
                                                       ML3MST_inst/resil_get_lock_OR_502_o1
    SLICE_X10Y37.SR      net (fanout=2)        0.600   ML3MST_inst/resil_get_lock_OR_502_o
    SLICE_X10Y37.CLK     Tremck      (-Th)    -0.085   ML3MST_inst/ml3_logic_root/ml3_core_reset_counter<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_0
    -------------------------------------------------  ---------------------------
    Total                                      8.437ns (1.207ns logic, 7.230ns route)
                                                       (14.3% logic, 85.7% route)

  Maximum Clock Path at Fast Process Corner: PHY25MHz to ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.887   PHY25MHz
                                                       PHY25MHz
                                                       IBUFG_inst_25MHz
                                                       ProtoComp11.IMUX.42
    BUFIO2_X2Y27.I       net (fanout=1)        1.213   IBUFG_CLK_25MHz
    BUFIO2_X2Y27.DIVCLK  Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y2.CLKIN       net (fanout=1)        0.391   DCM_SP_inst_25MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -2.533   DCM_SP_inst_25MHz
                                                       DCM_SP_inst_25MHz
    BUFGMUX_X2Y12.I0     net (fanout=1)        0.291   CLK_50MHz
    BUFGMUX_X2Y12.O      Tgi0o                 0.063   BUFG_inst_50MHz
                                                       BUFG_inst_50MHz
    SLICE_X10Y37.CLK     net (fanout=799)      0.694   BUFG_CLK_50MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.136ns (-1.453ns logic, 2.589ns route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_3 (SLICE_X10Y37.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      6.835ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               g_reset_n (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_3 (FF)
  Destination Clock:    BUFG_CLK_50MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      8.446ns (Levels of Logic = 3)
  Clock Path Delay:     1.136ns (Levels of Logic = 4)
  Clock Uncertainty:    0.475ns

  Clock Uncertainty:          0.475ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: g_reset_n to ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.I                 Tiopi                 0.763   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp11.IMUX.51
    SLICE_X31Y43.C2      net (fanout=8)        4.772   g_reset_n_IBUF
    SLICE_X31Y43.CMUX    Tilo                  0.203   cnc2_GalvoMotor_M3/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<3>
                                                       g_reset_i1
    SLICE_X5Y38.C4       net (fanout=8)        1.858   g_reset_i
    SLICE_X5Y38.C        Tilo                  0.156   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIB2<18>
                                                       ML3MST_inst/resil_get_lock_OR_502_o1
    SLICE_X10Y37.SR      net (fanout=2)        0.600   ML3MST_inst/resil_get_lock_OR_502_o
    SLICE_X10Y37.CLK     Tremck      (-Th)    -0.094   ML3MST_inst/ml3_logic_root/ml3_core_reset_counter<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_3
    -------------------------------------------------  ---------------------------
    Total                                      8.446ns (1.216ns logic, 7.230ns route)
                                                       (14.4% logic, 85.6% route)

  Maximum Clock Path at Fast Process Corner: PHY25MHz to ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.887   PHY25MHz
                                                       PHY25MHz
                                                       IBUFG_inst_25MHz
                                                       ProtoComp11.IMUX.42
    BUFIO2_X2Y27.I       net (fanout=1)        1.213   IBUFG_CLK_25MHz
    BUFIO2_X2Y27.DIVCLK  Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y2.CLKIN       net (fanout=1)        0.391   DCM_SP_inst_25MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -2.533   DCM_SP_inst_25MHz
                                                       DCM_SP_inst_25MHz
    BUFGMUX_X2Y12.I0     net (fanout=1)        0.291   CLK_50MHz
    BUFGMUX_X2Y12.O      Tgi0o                 0.063   BUFG_inst_50MHz
                                                       BUFG_inst_50MHz
    SLICE_X10Y37.CLK     net (fanout=799)      0.694   BUFG_CLK_50MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.136ns (-1.453ns logic, 2.589ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = OUT 40 ns AFTER COMP "PHY25MHz";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = OUT 10 ns AFTER COMP "TX_CLK1";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   7.422ns.
--------------------------------------------------------------------------------

Paths for end point TXD1T1 (D12.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  2.578ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD1 (FF)
  Destination:          TXD1T1 (PAD)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      3.534ns (Levels of Logic = 1)
  Clock Path Delay:     3.863ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: TX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C10.I                Tiopi                 1.310   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp11.IMUX.47
    BUFGMUX_X3Y8.I0      net (fanout=1)        0.705   IBUFG_CLK_Tx_25MHz
    BUFGMUX_X3Y8.O       Tgi0o                 0.209   BUFG_inst_TX_CLK
                                                       BUFG_inst_TX_CLK
    OLOGIC_X22Y70.CLK0   net (fanout=46)       1.639   BUFG_CLK_Tx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.863ns (1.519ns logic, 2.344ns route)
                                                       (39.3% logic, 60.7% route)

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD1 to TXD1T1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X22Y70.OQ     Tockq                 0.842   TXD1T1_OBUF
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD1
    D12.O                net (fanout=1)        0.311   TXD1T1_OBUF
    D12.PAD              Tioop                 2.381   TXD1T1
                                                       TXD1T1_OBUF
                                                       TXD1T1
    -------------------------------------------------  ---------------------------
    Total                                      3.534ns (3.223ns logic, 0.311ns route)
                                                       (91.2% logic, 8.8% route)

--------------------------------------------------------------------------------

Paths for end point TXD1T3 (D11.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  2.578ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD3 (FF)
  Destination:          TXD1T3 (PAD)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      3.534ns (Levels of Logic = 1)
  Clock Path Delay:     3.863ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: TX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C10.I                Tiopi                 1.310   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp11.IMUX.47
    BUFGMUX_X3Y8.I0      net (fanout=1)        0.705   IBUFG_CLK_Tx_25MHz
    BUFGMUX_X3Y8.O       Tgi0o                 0.209   BUFG_inst_TX_CLK
                                                       BUFG_inst_TX_CLK
    OLOGIC_X22Y71.CLK0   net (fanout=46)       1.639   BUFG_CLK_Tx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.863ns (1.519ns logic, 2.344ns route)
                                                       (39.3% logic, 60.7% route)

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD3 to TXD1T3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X22Y71.OQ     Tockq                 0.842   TXD1T3_OBUF
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD3
    D11.O                net (fanout=1)        0.311   TXD1T3_OBUF
    D11.PAD              Tioop                 2.381   TXD1T3
                                                       TXD1T3_OBUF
                                                       TXD1T3
    -------------------------------------------------  ---------------------------
    Total                                      3.534ns (3.223ns logic, 0.311ns route)
                                                       (91.2% logic, 8.8% route)

--------------------------------------------------------------------------------

Paths for end point TXD1T2 (E11.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  2.581ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD2 (FF)
  Destination:          TXD1T2 (PAD)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      3.534ns (Levels of Logic = 1)
  Clock Path Delay:     3.860ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: TX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C10.I                Tiopi                 1.310   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp11.IMUX.47
    BUFGMUX_X3Y8.I0      net (fanout=1)        0.705   IBUFG_CLK_Tx_25MHz
    BUFGMUX_X3Y8.O       Tgi0o                 0.209   BUFG_inst_TX_CLK
                                                       BUFG_inst_TX_CLK
    OLOGIC_X21Y70.CLK0   net (fanout=46)       1.636   BUFG_CLK_Tx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.860ns (1.519ns logic, 2.341ns route)
                                                       (39.4% logic, 60.6% route)

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD2 to TXD1T2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X21Y70.OQ     Tockq                 0.842   TXD1T2_OBUF
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD2
    E11.O                net (fanout=1)        0.311   TXD1T2_OBUF
    E11.PAD              Tioop                 2.381   TXD1T2
                                                       TXD1T2_OBUF
                                                       TXD1T2
    -------------------------------------------------  ---------------------------
    Total                                      3.534ns (3.223ns logic, 0.311ns route)
                                                       (91.2% logic, 8.8% route)

--------------------------------------------------------------------------------

Fastest Paths: OFFSET = OUT 10 ns AFTER COMP "TX_CLK1";
--------------------------------------------------------------------------------

Paths for end point TXD1T0 (A11.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  3.773ns (clock arrival + clock path + data path - uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD0 (FF)
  Destination:          TXD1T0 (PAD)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Data Path Delay:      2.051ns (Levels of Logic = 1)
  Clock Path Delay:     1.747ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: TX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C10.I                Tiopi                 0.763   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp11.IMUX.47
    BUFGMUX_X3Y8.I0      net (fanout=1)        0.205   IBUFG_CLK_Tx_25MHz
    BUFGMUX_X3Y8.O       Tgi0o                 0.059   BUFG_inst_TX_CLK
                                                       BUFG_inst_TX_CLK
    OLOGIC_X15Y68.CLK0   net (fanout=46)       0.720   BUFG_CLK_Tx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.747ns (0.822ns logic, 0.925ns route)
                                                       (47.1% logic, 52.9% route)

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD0 to TXD1T0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X15Y68.OQ     Tockq                 0.336   TXD1T0_OBUF
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD0
    A11.O                net (fanout=1)        0.319   TXD1T0_OBUF
    A11.PAD              Tioop                 1.396   TXD1T0
                                                       TXD1T0_OBUF
                                                       TXD1T0
    -------------------------------------------------  ---------------------------
    Total                                      2.051ns (1.732ns logic, 0.319ns route)
                                                       (84.4% logic, 15.6% route)

--------------------------------------------------------------------------------

Paths for end point TX_EN1 (C11.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  3.773ns (clock arrival + clock path + data path - uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXEN (FF)
  Destination:          TX_EN1 (PAD)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Data Path Delay:      2.051ns (Levels of Logic = 1)
  Clock Path Delay:     1.747ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: TX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXEN
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C10.I                Tiopi                 0.763   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp11.IMUX.47
    BUFGMUX_X3Y8.I0      net (fanout=1)        0.205   IBUFG_CLK_Tx_25MHz
    BUFGMUX_X3Y8.O       Tgi0o                 0.059   BUFG_inst_TX_CLK
                                                       BUFG_inst_TX_CLK
    OLOGIC_X15Y69.CLK0   net (fanout=46)       0.720   BUFG_CLK_Tx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.747ns (0.822ns logic, 0.925ns route)
                                                       (47.1% logic, 52.9% route)

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXEN to TX_EN1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X15Y69.OQ     Tockq                 0.336   TX_EN1_OBUF
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXEN
    C11.O                net (fanout=1)        0.319   TX_EN1_OBUF
    C11.PAD              Tioop                 1.396   TX_EN1
                                                       TX_EN1_OBUF
                                                       TX_EN1
    -------------------------------------------------  ---------------------------
    Total                                      2.051ns (1.732ns logic, 0.319ns route)
                                                       (84.4% logic, 15.6% route)

--------------------------------------------------------------------------------

Paths for end point TXD1T2 (E11.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  3.820ns (clock arrival + clock path + data path - uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD2 (FF)
  Destination:          TXD1T2 (PAD)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Data Path Delay:      2.000ns (Levels of Logic = 1)
  Clock Path Delay:     1.845ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: TX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C10.I                Tiopi                 0.763   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp11.IMUX.47
    BUFGMUX_X3Y8.I0      net (fanout=1)        0.205   IBUFG_CLK_Tx_25MHz
    BUFGMUX_X3Y8.O       Tgi0o                 0.059   BUFG_inst_TX_CLK
                                                       BUFG_inst_TX_CLK
    OLOGIC_X21Y70.CLK0   net (fanout=46)       0.818   BUFG_CLK_Tx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.845ns (0.822ns logic, 1.023ns route)
                                                       (44.6% logic, 55.4% route)

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD2 to TXD1T2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X21Y70.OQ     Tockq                 0.336   TXD1T2_OBUF
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD2
    E11.O                net (fanout=1)        0.268   TXD1T2_OBUF
    E11.PAD              Tioop                 1.396   TXD1T2
                                                       TXD1T2_OBUF
                                                       TXD1T2
    -------------------------------------------------  ---------------------------
    Total                                      2.000ns (1.732ns logic, 0.268ns route)
                                                       (86.6% logic, 13.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 6 ns VALID 40 ns BEFORE COMP "RX_CLK1";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 6 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   1.682ns.
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV (SLICE_X46Y66.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.318ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               RX_DV1 (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV (FF)
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 0.000ns
  Requirement:          6.000ns
  Data Path Delay:      4.093ns (Levels of Logic = 1)
  Clock Path Delay:     2.436ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RX_DV1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    F10.I                Tiopi                 1.310   RX_DV1
                                                       RX_DV1
                                                       RX_DV1_IBUF
                                                       ProtoComp11.IMUX.1
    SLICE_X46Y66.DX      net (fanout=1)        2.697   RX_DV1_IBUF
    SLICE_X46Y66.CLK     Tdick                 0.086   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rx_dv_d
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV
    -------------------------------------------------  ---------------------------
    Total                                      4.093ns (1.396ns logic, 2.697ns route)
                                                       (34.1% logic, 65.9% route)

  Minimum Clock Path at Slow Process Corner: RX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B10.I                Tiopi                 1.126   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp11.IMUX.46
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.256   IBUFG_CLK_Rx_25MHz
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   BUFG_inst_RX_CLK
                                                       BUFG_inst_RX_CLK
    SLICE_X46Y66.CLK     net (fanout=17)       0.857   BUFG_CLK_Rx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.436ns (1.323ns logic, 1.113ns route)
                                                       (54.3% logic, 45.7% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD2 (SLICE_X44Y69.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.442ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               RXD1T2 (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD2 (FF)
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 0.000ns
  Requirement:          6.000ns
  Data Path Delay:      3.941ns (Levels of Logic = 1)
  Clock Path Delay:     2.408ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RXD1T2 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A12.I                Tiopi                 1.310   RXD1T2
                                                       RXD1T2
                                                       RXD1T2_IBUF
                                                       ProtoComp11.IMUX.76
    SLICE_X44Y69.CX      net (fanout=1)        2.495   RXD1T2_IBUF
    SLICE_X44Y69.CLK     Tdick                 0.136   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rxd_d<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD2
    -------------------------------------------------  ---------------------------
    Total                                      3.941ns (1.446ns logic, 2.495ns route)
                                                       (36.7% logic, 63.3% route)

  Minimum Clock Path at Slow Process Corner: RX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B10.I                Tiopi                 1.126   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp11.IMUX.46
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.256   IBUFG_CLK_Rx_25MHz
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   BUFG_inst_RX_CLK
                                                       BUFG_inst_RX_CLK
    SLICE_X44Y69.CLK     net (fanout=17)       0.829   BUFG_CLK_Rx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.408ns (1.323ns logic, 1.085ns route)
                                                       (54.9% logic, 45.1% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD3 (SLICE_X44Y69.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.639ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               RXD1T3 (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD3 (FF)
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 0.000ns
  Requirement:          6.000ns
  Data Path Delay:      3.744ns (Levels of Logic = 1)
  Clock Path Delay:     2.408ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RXD1T3 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B12.I                Tiopi                 1.310   RXD1T3
                                                       RXD1T3
                                                       RXD1T3_IBUF
                                                       ProtoComp11.IMUX.77
    SLICE_X44Y69.DX      net (fanout=1)        2.298   RXD1T3_IBUF
    SLICE_X44Y69.CLK     Tdick                 0.136   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rxd_d<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD3
    -------------------------------------------------  ---------------------------
    Total                                      3.744ns (1.446ns logic, 2.298ns route)
                                                       (38.6% logic, 61.4% route)

  Minimum Clock Path at Slow Process Corner: RX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B10.I                Tiopi                 1.126   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp11.IMUX.46
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.256   IBUFG_CLK_Rx_25MHz
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   BUFG_inst_RX_CLK
                                                       BUFG_inst_RX_CLK
    SLICE_X44Y69.CLK     net (fanout=17)       0.829   BUFG_CLK_Rx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.408ns (1.323ns logic, 1.085ns route)
                                                       (54.9% logic, 45.1% route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 6 ns VALID 40 ns BEFORE COMP "RX_CLK1";
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD1 (SLICE_X44Y69.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      33.968ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               RXD1T1 (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD1 (FF)
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 0.000ns
  Requirement:          34.000ns
  Data Path Delay:      3.273ns (Levels of Logic = 1)
  Clock Path Delay:     3.280ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: RXD1T1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A13.I                Tiopi                 1.126   RXD1T1
                                                       RXD1T1
                                                       RXD1T1_IBUF
                                                       ProtoComp11.IMUX.75
    SLICE_X44Y69.BX      net (fanout=1)        2.040   RXD1T1_IBUF
    SLICE_X44Y69.CLK     Tckdi       (-Th)    -0.107   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rxd_d<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD1
    -------------------------------------------------  ---------------------------
    Total                                      3.273ns (1.233ns logic, 2.040ns route)
                                                       (37.7% logic, 62.3% route)

  Maximum Clock Path at Slow Process Corner: RX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B10.I                Tiopi                 1.310   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp11.IMUX.46
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.649   IBUFG_CLK_Rx_25MHz
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   BUFG_inst_RX_CLK
                                                       BUFG_inst_RX_CLK
    SLICE_X44Y69.CLK     net (fanout=17)       1.112   BUFG_CLK_Rx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.280ns (1.519ns logic, 1.761ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD0 (SLICE_X44Y69.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      34.035ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               RXD1T0 (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD0 (FF)
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 0.000ns
  Requirement:          34.000ns
  Data Path Delay:      3.340ns (Levels of Logic = 1)
  Clock Path Delay:     3.280ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: RXD1T0 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C13.I                Tiopi                 1.126   RXD1T0
                                                       RXD1T0
                                                       RXD1T0_IBUF
                                                       ProtoComp11.IMUX.74
    SLICE_X44Y69.AX      net (fanout=1)        2.107   RXD1T0_IBUF
    SLICE_X44Y69.CLK     Tckdi       (-Th)    -0.107   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rxd_d<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD0
    -------------------------------------------------  ---------------------------
    Total                                      3.340ns (1.233ns logic, 2.107ns route)
                                                       (36.9% logic, 63.1% route)

  Maximum Clock Path at Slow Process Corner: RX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B10.I                Tiopi                 1.310   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp11.IMUX.46
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.649   IBUFG_CLK_Rx_25MHz
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   BUFG_inst_RX_CLK
                                                       BUFG_inst_RX_CLK
    SLICE_X44Y69.CLK     net (fanout=17)       1.112   BUFG_CLK_Rx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.280ns (1.519ns logic, 1.761ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXER (SLICE_X32Y69.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      34.060ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               RX_ER1 (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXER (FF)
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 0.000ns
  Requirement:          34.000ns
  Data Path Delay:      3.310ns (Levels of Logic = 1)
  Clock Path Delay:     3.225ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: RX_ER1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXER
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E10.I                Tiopi                 1.126   RX_ER1
                                                       RX_ER1
                                                       RX_ER1_IBUF
                                                       ProtoComp11.IMUX
    SLICE_X32Y69.AX      net (fanout=1)        2.077   RX_ER1_IBUF
    SLICE_X32Y69.CLK     Tckdi       (-Th)    -0.107   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rx_er_d
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXER
    -------------------------------------------------  ---------------------------
    Total                                      3.310ns (1.233ns logic, 2.077ns route)
                                                       (37.3% logic, 62.7% route)

  Maximum Clock Path at Slow Process Corner: RX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXER
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B10.I                Tiopi                 1.310   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp11.IMUX.46
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.649   IBUFG_CLK_Rx_25MHz
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   BUFG_inst_RX_CLK
                                                       BUFG_inst_RX_CLK
    SLICE_X32Y69.CLK     net (fanout=17)       1.057   BUFG_CLK_Rx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.225ns (1.519ns logic, 1.706ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_g_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_g_clk                       |     25.000ns|     24.982ns|     24.426ns|            0|            0|    157015329|       248806|
| TS_CLK_80MHz                  |     12.500ns|     12.213ns|          N/A|            0|            0|       248800|            0|
| TS_TO_GMPartition_1SPI_Paritio|     25.000ns|     12.353ns|          N/A|            0|            0|            6|            0|
| n_1SPI_Module_1SPI_base_1m_CLK|             |             |             |             |             |             |             |
| _LDC                          |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_PHY25MHz
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_PHY25MHz                    |     40.000ns|     16.000ns|     32.774ns|            0|            0|            0|      1538822|
| TS_CLK_50MHz                  |     20.000ns|     16.387ns|          N/A|            0|            0|      1538822|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock RX_CLK1
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
RXD1T0      |    1.290(R)|      SLOW  |   -0.035(R)|      SLOW  |BUFG_CLK_Rx_25MHz |   0.000|
RXD1T1      |    1.222(R)|      SLOW  |    0.032(R)|      SLOW  |BUFG_CLK_Rx_25MHz |   0.000|
RXD1T2      |    1.558(R)|      SLOW  |   -0.292(R)|      SLOW  |BUFG_CLK_Rx_25MHz |   0.000|
RXD1T3      |    1.361(R)|      SLOW  |   -0.105(R)|      SLOW  |BUFG_CLK_Rx_25MHz |   0.000|
RX_DV1      |    1.682(R)|      SLOW  |   -0.397(R)|      SLOW  |BUFG_CLK_Rx_25MHz |   0.000|
RX_ER1      |    1.315(R)|      SLOW  |   -0.060(R)|      SLOW  |BUFG_CLK_Rx_25MHz |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock g_clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
FPGA_GP36   |    1.753(R)|      SLOW  |   -0.484(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
SRI_RX<0>   |    4.299(R)|      SLOW  |   -1.430(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
XY2100_CH<0>|    1.840(R)|      SLOW  |   -0.533(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
XY2100_CH<1>|    2.363(R)|      SLOW  |   -0.854(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
XY2100_CH<2>|    1.608(R)|      SLOW  |   -0.327(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
XY2100_CH<3>|    1.432(R)|      SLOW  |   -0.168(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
XY2100_CLK  |    2.340(R)|      SLOW  |   -0.780(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
XY2100_FS   |    1.843(R)|      SLOW  |   -0.570(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
iRIO_Rx     |    2.634(R)|      SLOW  |   -1.057(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
lb_cs_n     |    3.175(R)|      SLOW  |   -0.665(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
lb_rd_n     |    2.788(R)|      SLOW  |   -0.477(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
lb_wr_n     |    3.352(R)|      SLOW  |   -0.736(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock TX_CLK1 to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
TXD1T0      |         7.372(R)|      SLOW  |         3.773(R)|      FAST  |BUFG_CLK_Tx_25MHz |   0.000|
TXD1T1      |         7.422(R)|      SLOW  |         3.823(R)|      FAST  |BUFG_CLK_Tx_25MHz |   0.000|
TXD1T2      |         7.419(R)|      SLOW  |         3.820(R)|      FAST  |BUFG_CLK_Tx_25MHz |   0.000|
TXD1T3      |         7.422(R)|      SLOW  |         3.823(R)|      FAST  |BUFG_CLK_Tx_25MHz |   0.000|
TX_EN1      |         7.372(R)|      SLOW  |         3.773(R)|      FAST  |BUFG_CLK_Tx_25MHz |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock g_clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
FPGA_GP33   |        10.329(R)|      SLOW  |         5.833(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
FPGA_GP34   |        16.379(R)|      SLOW  |         8.598(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
FPGA_GP35   |        12.339(R)|      SLOW  |         7.048(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
FPGA_GP37   |         9.319(R)|      SLOW  |         5.115(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
LaserFPK    |        20.999(R)|      SLOW  |         9.138(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
LaserGate   |        15.153(R)|      SLOW  |         6.156(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
LaserTrigger|        15.621(R)|      SLOW  |         5.805(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
SRI_RTS<0>  |        12.674(R)|      SLOW  |         6.686(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_TX<0>   |         8.032(R)|      SLOW  |         4.251(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
XY2_CLK     |         7.806(R)|      SLOW  |         4.210(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
XY2_SYNC    |         9.378(R)|      SLOW  |         5.198(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
XY2_X       |         8.258(R)|      SLOW  |         4.496(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
XY2_Y       |         8.880(R)|      SLOW  |         4.873(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
XY2_Z       |         9.491(R)|      SLOW  |         5.322(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
lb_int      |         9.775(R)|      SLOW  |         5.518(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
led_1       |        13.006(R)|      SLOW  |         6.837(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oRIO_Tx     |        14.081(R)|      SLOW  |         8.071(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock PHY25MHz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
PHY25MHz       |   16.387|         |         |         |
g_clk          |   17.665|         |         |         |
g_reset_n      |   13.366|   13.366|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock RX_CLK1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
RX_CLK1        |    3.887|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock TX_CLK1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
TX_CLK1        |   16.207|    4.881|    3.433|    2.675|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock g_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
PHY25MHz       |   12.178|         |         |         |
g_clk          |   19.506|         |         |         |
g_reset_n      |   15.491|   15.491|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock g_reset_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
g_clk          |         |         |    5.252|         |
g_reset_n      |         |         |    1.009|    1.009|
---------------+---------+---------+---------+---------+

OFFSET = IN 25 ns VALID 25 ns BEFORE COMP "g_clk" "RISING";
Worst Case Data Window 15.323; Ideal Clock Offset To Actual Clock -4.671; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
FPGA_GP36         |    1.753(R)|      SLOW  |   -0.484(R)|      SLOW  |   23.247|    0.484|       11.381|
SRI_RX<0>         |    4.299(R)|      SLOW  |   -1.430(R)|      FAST  |   20.701|    1.430|        9.636|
XY2100_CH<0>      |    1.840(R)|      SLOW  |   -0.533(R)|      FAST  |   23.160|    0.533|       11.314|
XY2100_CH<1>      |    2.363(R)|      SLOW  |   -0.854(R)|      FAST  |   22.637|    0.854|       10.892|
XY2100_CH<2>      |    1.608(R)|      SLOW  |   -0.327(R)|      SLOW  |   23.392|    0.327|       11.532|
XY2100_CH<3>      |    1.432(R)|      SLOW  |   -0.168(R)|      SLOW  |   23.568|    0.168|       11.700|
XY2100_CLK        |    2.340(R)|      SLOW  |   -0.780(R)|      FAST  |   22.660|    0.780|       10.940|
XY2100_FS         |    1.843(R)|      SLOW  |   -0.570(R)|      SLOW  |   23.157|    0.570|       11.294|
g_reset_n         |   13.255(R)|      SLOW  |   -2.255(R)|      FAST  |   11.745|    2.255|        4.745|
                  |   15.491(R)|      SLOW  |   -2.888(R)|      FAST  |    9.509|    2.888|        3.311|
iRIO_Rx           |    2.634(R)|      SLOW  |   -1.057(R)|      FAST  |   22.366|    1.057|       10.655|
lb_cs_n           |    3.175(R)|      SLOW  |   -0.665(R)|      FAST  |   21.825|    0.665|       10.580|
lb_rd_n           |    2.788(R)|      SLOW  |   -0.477(R)|      FAST  |   22.212|    0.477|       10.868|
lb_wr_n           |    3.352(R)|      SLOW  |   -0.736(R)|      FAST  |   21.648|    0.736|       10.456|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      15.491|         -  |      -0.168|         -  |    9.509|    0.168|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

OFFSET = IN 40 ns VALID 40 ns BEFORE COMP "PHY25MHz" "RISING";
Worst Case Data Window 7.588; Ideal Clock Offset To Actual Clock -10.428; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
g_reset_n         |   13.366(R)|      SLOW  |   -5.778(R)|      FAST  |   26.634|    5.778|       10.428|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      13.366|         -  |      -5.778|         -  |   26.634|    5.778|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

OFFSET = IN 6 ns VALID 40 ns BEFORE COMP "RX_CLK1";
Worst Case Data Window 1.714; Ideal Clock Offset To Actual Clock 14.825; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
RXD1T0            |    1.290(R)|      SLOW  |   -0.035(R)|      SLOW  |    4.710|   34.035|      -14.662|
RXD1T1            |    1.222(R)|      SLOW  |    0.032(R)|      SLOW  |    4.778|   33.968|      -14.595|
RXD1T2            |    1.558(R)|      SLOW  |   -0.292(R)|      SLOW  |    4.442|   34.292|      -14.925|
RXD1T3            |    1.361(R)|      SLOW  |   -0.105(R)|      SLOW  |    4.639|   34.105|      -14.733|
RX_DV1            |    1.682(R)|      SLOW  |   -0.397(R)|      SLOW  |    4.318|   34.397|      -15.040|
RX_ER1            |    1.315(R)|      SLOW  |   -0.060(R)|      SLOW  |    4.685|   34.060|      -14.688|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       1.682|         -  |       0.032|         -  |    4.318|   33.968|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

OFFSET = OUT 25 ns AFTER COMP "g_clk";
Bus Skew: 13.193 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
FPGA_GP33                                      |       10.329|      SLOW  |        5.833|      FAST  |         2.523|
FPGA_GP34                                      |       16.379|      SLOW  |        8.598|      FAST  |         8.573|
FPGA_GP35                                      |       12.339|      SLOW  |        7.048|      FAST  |         4.533|
FPGA_GP37                                      |        9.319|      SLOW  |        5.115|      FAST  |         1.513|
LaserFPK                                       |       20.999|      SLOW  |        9.138|      FAST  |        13.193|
LaserGate                                      |       15.153|      SLOW  |        6.156|      FAST  |         7.347|
LaserTrigger                                   |       15.621|      SLOW  |        5.805|      FAST  |         7.815|
SRI_RTS<0>                                     |       12.674|      SLOW  |        6.686|      FAST  |         4.868|
SRI_TX<0>                                      |        8.032|      SLOW  |        4.251|      FAST  |         0.226|
XY2_CLK                                        |        7.806|      SLOW  |        4.210|      FAST  |         0.000|
XY2_SYNC                                       |        9.378|      SLOW  |        5.198|      FAST  |         1.572|
XY2_X                                          |        8.258|      SLOW  |        4.496|      FAST  |         0.452|
XY2_Y                                          |        8.880|      SLOW  |        4.873|      FAST  |         1.074|
XY2_Z                                          |        9.491|      SLOW  |        5.322|      FAST  |         1.685|
lb_int                                         |        9.775|      SLOW  |        5.518|      FAST  |         1.969|
led_1                                          |       13.006|      SLOW  |        6.837|      FAST  |         5.200|
oRIO_Tx                                        |       14.081|      SLOW  |        8.071|      FAST  |         6.275|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

OFFSET = OUT 10 ns AFTER COMP "TX_CLK1";
Bus Skew: 0.050 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
TXD1T0                                         |        7.372|      SLOW  |        3.773|      FAST  |         0.000|
TXD1T1                                         |        7.422|      SLOW  |        3.823|      FAST  |         0.050|
TXD1T2                                         |        7.419|      SLOW  |        3.820|      FAST  |         0.047|
TXD1T3                                         |        7.422|      SLOW  |        3.823|      FAST  |         0.050|
TX_EN1                                         |        7.372|      SLOW  |        3.773|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 158955853 paths, 2 nets, and 61413 connections

Design statistics:
   Minimum period:  24.982ns{1}   (Maximum frequency:  40.029MHz)
   Maximum path delay from/to any node:  12.353ns
   Maximum net skew:   0.393ns
   Minimum input required time before clock:  15.491ns
   Minimum output required time after clock:  20.999ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Nov 08 13:55:05 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 336 MB



