
*** Running vivado
    with args -log seller_machine_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source seller_machine_top.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source seller_machine_top.tcl -notrace
Command: synth_design -top seller_machine_top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 26428 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 794.465 ; gain = 177.430
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'seller_machine_top' [D:/Coding/Vivado_workspace/1018_SellerMachine/1018_SellerMachine.srcs/sources_1/new/seller_machine_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'seller_machine_core' [D:/Coding/Vivado_workspace/1018_SellerMachine/1018_SellerMachine.srcs/sources_1/new/seller_machine_core.v:23]
INFO: [Synth 8-6157] synthesizing module 'async_moore_fsm' [D:/Coding/Vivado_workspace/1018_SellerMachine/1018_SellerMachine.srcs/sources_1/new/async_moore_fsm.v:23]
	Parameter S0 bound to: 3'b000 
	Parameter S5mao bound to: 3'b001 
	Parameter S1yuan bound to: 3'b011 
	Parameter S1y5m bound to: 3'b101 
	Parameter S2yuan bound to: 3'b110 
INFO: [Synth 8-6155] done synthesizing module 'async_moore_fsm' (1#1) [D:/Coding/Vivado_workspace/1018_SellerMachine/1018_SellerMachine.srcs/sources_1/new/async_moore_fsm.v:23]
INFO: [Synth 8-6157] synthesizing module 'sell_refund_fifo' [D:/Coding/Vivado_workspace/1018_SellerMachine/1018_SellerMachine.srcs/sources_1/new/sell_refund_fifo.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sell_refund_fifo' (2#1) [D:/Coding/Vivado_workspace/1018_SellerMachine/1018_SellerMachine.srcs/sources_1/new/sell_refund_fifo.v:23]
INFO: [Synth 8-6157] synthesizing module 'money_bin_to_bcd8421' [D:/Coding/Vivado_workspace/1018_SellerMachine/1018_SellerMachine.srcs/sources_1/new/money_bin_to_bcd8421.v:23]
INFO: [Synth 8-6155] done synthesizing module 'money_bin_to_bcd8421' (3#1) [D:/Coding/Vivado_workspace/1018_SellerMachine/1018_SellerMachine.srcs/sources_1/new/money_bin_to_bcd8421.v:23]
INFO: [Synth 8-6155] done synthesizing module 'seller_machine_core' (4#1) [D:/Coding/Vivado_workspace/1018_SellerMachine/1018_SellerMachine.srcs/sources_1/new/seller_machine_core.v:23]
INFO: [Synth 8-6157] synthesizing module 'disp_on_8seg' [D:/Coding/Vivado_workspace/1018_SellerMachine/1018_SellerMachine.srcs/sources_1/new/disp_on_8seg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'disp_on_8seg' (5#1) [D:/Coding/Vivado_workspace/1018_SellerMachine/1018_SellerMachine.srcs/sources_1/new/disp_on_8seg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'seller_machine_top' (6#1) [D:/Coding/Vivado_workspace/1018_SellerMachine/1018_SellerMachine.srcs/sources_1/new/seller_machine_top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 858.055 ; gain = 241.020
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 858.055 ; gain = 241.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 858.055 ; gain = 241.020
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Coding/Vivado_workspace/1018_SellerMachine/1018_SellerMachine.srcs/constrs_1/new/seller_machine_constr.xdc]
WARNING: [Vivado 12-507] No nets matched 'i_btn_1yuan_IBUF'. [D:/Coding/Vivado_workspace/1018_SellerMachine/1018_SellerMachine.srcs/constrs_1/new/seller_machine_constr.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Coding/Vivado_workspace/1018_SellerMachine/1018_SellerMachine.srcs/constrs_1/new/seller_machine_constr.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'i_btn_5mao_IBUF'. [D:/Coding/Vivado_workspace/1018_SellerMachine/1018_SellerMachine.srcs/constrs_1/new/seller_machine_constr.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Coding/Vivado_workspace/1018_SellerMachine/1018_SellerMachine.srcs/constrs_1/new/seller_machine_constr.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/Coding/Vivado_workspace/1018_SellerMachine/1018_SellerMachine.srcs/constrs_1/new/seller_machine_constr.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Coding/Vivado_workspace/1018_SellerMachine/1018_SellerMachine.srcs/constrs_1/new/seller_machine_constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/seller_machine_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/seller_machine_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 978.539 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 978.539 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 978.539 ; gain = 361.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 978.539 ; gain = 361.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property MARK_DEBUG = true for core/money_bin[0]. (constraint file  D:/Coding/Vivado_workspace/1018_SellerMachine/1018_SellerMachine.srcs/constrs_1/new/seller_machine_constr.xdc, line 42).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 978.539 ; gain = 361.504
---------------------------------------------------------------------------------
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'fsm'. This will prevent further optimization [D:/Coding/Vivado_workspace/1018_SellerMachine/1018_SellerMachine.srcs/sources_1/new/seller_machine_core.v:38]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'cvt'. This will prevent further optimization [D:/Coding/Vivado_workspace/1018_SellerMachine/1018_SellerMachine.srcs/sources_1/new/seller_machine_core.v:50]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 978.539 ; gain = 361.504
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 2     
	   2 Input      4 Bit         XORs := 1     
	   2 Input      3 Bit         XORs := 10    
	   3 Input      3 Bit         XORs := 2     
	   4 Input      3 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module async_moore_fsm 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      3 Bit         XORs := 10    
	   3 Input      3 Bit         XORs := 2     
	   4 Input      3 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 4     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module sell_refund_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
	   3 Input      4 Bit         XORs := 2     
	   2 Input      4 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module disp_on_8seg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 978.539 ; gain = 361.504
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 978.539 ; gain = 361.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 978.539 ; gain = 361.504
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 978.539 ; gain = 361.504
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 985.180 ; gain = 368.145
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 985.180 ; gain = 368.145
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 985.180 ; gain = 368.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 985.180 ; gain = 368.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 985.180 ; gain = 368.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 985.180 ; gain = 368.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     3|
|2     |CARRY4 |     7|
|3     |LUT1   |     4|
|4     |LUT2   |     6|
|5     |LUT3   |     7|
|6     |LUT4   |    23|
|7     |LUT5   |    14|
|8     |LUT6   |    82|
|9     |MUXF7  |     4|
|10    |MUXF8  |     1|
|11    |FDCE   |    58|
|12    |FDRE   |    28|
|13    |IBUF   |     4|
|14    |OBUF   |    14|
+------+-------+------+

Report Instance Areas: 
+------+---------+---------------------+------+
|      |Instance |Module               |Cells |
+------+---------+---------------------+------+
|1     |top      |                     |   255|
|2     |  core   |seller_machine_core  |   192|
|3     |    fsm  |async_moore_fsm      |    32|
|4     |    cvt  |money_bin_to_bcd8421 |     0|
|5     |    fifo |sell_refund_fifo     |   148|
|6     |  disp   |disp_on_8seg         |     8|
+------+---------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 985.180 ; gain = 368.145
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 985.180 ; gain = 247.660
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 985.180 ; gain = 368.145
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1001.824 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 2 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1001.824 ; gain = 645.012
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1001.824 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Coding/Vivado_workspace/1018_SellerMachine/1018_SellerMachine.runs/synth_1/seller_machine_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file seller_machine_top_utilization_synth.rpt -pb seller_machine_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Oct 21 22:04:31 2023...
