

A common interview question involves creating an FSM 
to calculate the 2's complement of a binary input.

Even at the PhD level, this question has been one 
of the most frequent inquiries over the past decade.

The same question appeared with surprising frequency – over 
four times – in my initial interviews. 

This GitHub repository linked below includes a comprehensive set of resources: 
1. Notes 
2. Verilog Code 
3. TestBench 
4. Synthesis Schematic 
5. RTL Schematic
6. Simulation Result  