SHELL = /bin/csh

# VCS flags
VCS_FLAGS = -v -Mupdate -Rpp -full64 -debug_acc+all

# Directories
DESIGN_DIR = design
TESTBENCH_DIR = testbench

# Get all Verilog files in design and testbench folders
DESIGN_FILES = $(wildcard $(DESIGN_DIR)/*.v)
TESTBENCH_FILES = $(wildcard $(TESTBENCH_DIR)/*.v)

# Default target: compile everything
all: compile

# Rule to compile design and testbench files
compile:
	@if [ -z "$(DESIGN_FILES)" ]; then \
		echo "No design files found in $(DESIGN_DIR)"; \
		exit 1; \
	fi
	@if [ -z "$(TESTBENCH_FILES)" ]; then \
		echo "No testbench files found in $(TESTBENCH_DIR)"; \
		exit 1; \
	fi
	vcs $(VCS_FLAGS) $(DESIGN_FILES) $(TESTBENCH_FILES)

# Clean up generated files
clean:
	rm -rf simv* csrc ucli.key *.daidir *.vpd *.log *.key

# Phony targets
.PHONY: all clean