###############################################################
#  Generated by:      Cadence Innovus 21.17-s075_1
#  OS:                Linux x86_64(Host ID ECEUBUNTU2)
#  Generated on:      Tue Nov 26 15:35:32 2024
#  Design:            torus_bp_D_W32
#  Command:           report_timing > asic-post-par-timing.$asictop.$datawidth.rpt
###############################################################
Path 1: MET Setup Check with Pin ys[3].xs[1].switch/s_out_r_reg[8]/CP 
Endpoint:   ys[3].xs[1].switch/s_out_r_reg[8]/D  (^) checked with  leading edge 
of 'ideal_clock'
Beginpoint: ys[3].xs[0].switch/e_out_r_reg[36]/Q (^) triggered by  leading edge 
of 'ideal_clock'
Path Groups: {ideal_clock}
Analysis View: view_functional_wcl_slow
Other End Arrival Time          0.014
- Setup                         0.093
+ Phase Shift                   6.000
= Required Time                 5.921
- Arrival Time                  3.111
= Slack Time                    2.810
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.015
     = Beginpoint Arrival Time       0.015
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |      Arc      |     Cell      | Delay | Arrival | Required | 
     |                                             |               |               |       |  Time   |   Time   | 
     |---------------------------------------------+---------------+---------------+-------+---------+----------| 
     | ys[3].xs[0].switch/e_out_r_reg[36]          | CP ^          |               |       |   0.015 |    2.825 | 
     | ys[3].xs[0].switch/e_out_r_reg[36]          | CP ^ -> Q ^   | EDFKCNQD1     | 0.227 |   0.243 |    3.053 | 
     | FE_OFC352_e_0__3__36                        | I ^ -> ZN v   | INVD1         | 0.222 |   0.465 |    3.275 | 
     | FE_OFC353_e_0__3__36                        | I v -> ZN ^   | INVD1         | 0.147 |   0.612 |    3.422 | 
     | ys[3].xs[0].js[36].east_tx                  | i ^ -> c ^    | low_swing_tx  | 0.456 |   1.068 |    3.878 | 
     | ys[3].xs[1].switch/FE_OFC3292_e_tx_0__3__36 | I ^ -> Z ^    | CKBD0         | 0.115 |   1.182 |    3.992 | 
     | ys[3].xs[1].switch/s0/U17                   | I ^ -> ZN v   | INVD1         | 0.036 |   1.218 |    4.028 | 
     | ys[3].xs[1].switch/s0/U16                   | B2 v -> ZN ^  | OAI22D1       | 0.103 |   1.321 |    4.131 | 
     | ys[3].xs[1].switch/dor_bp/U10               | A2 ^ -> ZN v  | ND2D1         | 0.080 |   1.402 |    4.212 | 
     | ys[3].xs[1].switch/dor_bp/U5                | I v -> ZN ^   | INVD1         | 0.201 |   1.603 |    4.413 | 
     | ys[3].xs[1].switch/U78                      | A1 ^ -> ZN v  | ND2D1         | 0.343 |   1.946 |    4.757 | 
     | ys[3].xs[1].switch/gen_xbar[8].xbar         | p2s v -> so ^ | torus_xbar_1b | 0.271 |   2.218 |    5.028 | 
     | ys[3].xs[1].switch/FE_OFC4291_s_out_c_8     | I ^ -> Z ^    | CKBD0         | 0.777 |   2.995 |    5.805 | 
     | ys[3].xs[1].switch/FE_OFC2064_s_out_c_8     | I ^ -> Z ^    | CKBD0         | 0.115 |   3.111 |    5.921 | 
     | ys[3].xs[1].switch/s_out_r_reg[8]           | D ^           | DFKCNQD1      | 0.000 |   3.111 |    5.921 | 
     +----------------------------------------------------------------------------------------------------------+ 

