{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1652248090397 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652248090397 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 11 13:48:10 2022 " "Processing started: Wed May 11 13:48:10 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652248090397 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652248090397 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGA_Paint -c VGA_Paint " "Command: quartus_map --read_settings_files=on --write_settings_files=off VGA_Paint -c VGA_Paint" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652248090397 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1652248090750 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1652248090751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_paint.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_paint.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Paint " "Found entity 1: VGA_Paint" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Circle/VGA_Paint.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652248096491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652248096491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_paint_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_paint_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Paint_tb " "Found entity 1: VGA_Paint_tb" {  } { { "VGA_Paint_tb.v" "" { Text "C:/FPGA/0509_Hw/Circle/VGA_Paint_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652248096492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652248096492 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "VGA_Paint " "Elaborating entity \"VGA_Paint\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1652248096514 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Paint.v(25) " "Verilog HDL assignment warning at VGA_Paint.v(25): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Circle/VGA_Paint.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652248096515 "|VGA_Paint"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Paint.v(28) " "Verilog HDL assignment warning at VGA_Paint.v(28): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Circle/VGA_Paint.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652248096515 "|VGA_Paint"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Paint.v(45) " "Verilog HDL assignment warning at VGA_Paint.v(45): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Circle/VGA_Paint.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652248096515 "|VGA_Paint"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Test VGA_Paint.v(63) " "Verilog HDL Always Construct warning at VGA_Paint.v(63): inferring latch(es) for variable \"Test\", which holds its previous value in one or more paths through the always construct" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Circle/VGA_Paint.v" 63 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652248096516 "|VGA_Paint"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Test\[0\] VGA_Paint.v(69) " "Inferred latch for \"Test\[0\]\" at VGA_Paint.v(69)" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Circle/VGA_Paint.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652248096517 "|VGA_Paint"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Test\[1\] VGA_Paint.v(69) " "Inferred latch for \"Test\[1\]\" at VGA_Paint.v(69)" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Circle/VGA_Paint.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652248096517 "|VGA_Paint"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Test\[2\] VGA_Paint.v(69) " "Inferred latch for \"Test\[2\]\" at VGA_Paint.v(69)" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Circle/VGA_Paint.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652248096517 "|VGA_Paint"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Test\[3\] VGA_Paint.v(69) " "Inferred latch for \"Test\[3\]\" at VGA_Paint.v(69)" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Circle/VGA_Paint.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652248096517 "|VGA_Paint"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Test\[4\] VGA_Paint.v(69) " "Inferred latch for \"Test\[4\]\" at VGA_Paint.v(69)" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Circle/VGA_Paint.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652248096517 "|VGA_Paint"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Test\[5\] VGA_Paint.v(69) " "Inferred latch for \"Test\[5\]\" at VGA_Paint.v(69)" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Circle/VGA_Paint.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652248096517 "|VGA_Paint"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Test\[6\] VGA_Paint.v(69) " "Inferred latch for \"Test\[6\]\" at VGA_Paint.v(69)" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Circle/VGA_Paint.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652248096518 "|VGA_Paint"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Test\[7\] VGA_Paint.v(69) " "Inferred latch for \"Test\[7\]\" at VGA_Paint.v(69)" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Circle/VGA_Paint.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652248096518 "|VGA_Paint"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Test\[8\] VGA_Paint.v(69) " "Inferred latch for \"Test\[8\]\" at VGA_Paint.v(69)" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Circle/VGA_Paint.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652248096518 "|VGA_Paint"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Test\[9\] VGA_Paint.v(69) " "Inferred latch for \"Test\[9\]\" at VGA_Paint.v(69)" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Circle/VGA_Paint.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652248096518 "|VGA_Paint"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Test\[10\] VGA_Paint.v(69) " "Inferred latch for \"Test\[10\]\" at VGA_Paint.v(69)" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Circle/VGA_Paint.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652248096518 "|VGA_Paint"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Test\[11\] VGA_Paint.v(69) " "Inferred latch for \"Test\[11\]\" at VGA_Paint.v(69)" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Circle/VGA_Paint.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652248096518 "|VGA_Paint"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Test\[12\] VGA_Paint.v(69) " "Inferred latch for \"Test\[12\]\" at VGA_Paint.v(69)" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Circle/VGA_Paint.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652248096518 "|VGA_Paint"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Test\[13\] VGA_Paint.v(69) " "Inferred latch for \"Test\[13\]\" at VGA_Paint.v(69)" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Circle/VGA_Paint.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652248096518 "|VGA_Paint"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Test\[14\] VGA_Paint.v(69) " "Inferred latch for \"Test\[14\]\" at VGA_Paint.v(69)" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Circle/VGA_Paint.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652248096518 "|VGA_Paint"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Test\[15\] VGA_Paint.v(69) " "Inferred latch for \"Test\[15\]\" at VGA_Paint.v(69)" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Circle/VGA_Paint.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652248096518 "|VGA_Paint"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Test\[16\] VGA_Paint.v(69) " "Inferred latch for \"Test\[16\]\" at VGA_Paint.v(69)" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Circle/VGA_Paint.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652248096518 "|VGA_Paint"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Test\[17\] VGA_Paint.v(69) " "Inferred latch for \"Test\[17\]\" at VGA_Paint.v(69)" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Circle/VGA_Paint.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652248096518 "|VGA_Paint"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Test\[18\] VGA_Paint.v(69) " "Inferred latch for \"Test\[18\]\" at VGA_Paint.v(69)" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Circle/VGA_Paint.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652248096518 "|VGA_Paint"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Test\[19\] VGA_Paint.v(69) " "Inferred latch for \"Test\[19\]\" at VGA_Paint.v(69)" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Circle/VGA_Paint.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652248096518 "|VGA_Paint"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Test\[20\] VGA_Paint.v(69) " "Inferred latch for \"Test\[20\]\" at VGA_Paint.v(69)" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Circle/VGA_Paint.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652248096518 "|VGA_Paint"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Green\[0\] VCC " "Pin \"Green\[0\]\" is stuck at VCC" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Circle/VGA_Paint.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652248096931 "|VGA_Paint|Green[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Green\[1\] VCC " "Pin \"Green\[1\]\" is stuck at VCC" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Circle/VGA_Paint.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652248096931 "|VGA_Paint|Green[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Green\[2\] VCC " "Pin \"Green\[2\]\" is stuck at VCC" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Circle/VGA_Paint.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652248096931 "|VGA_Paint|Green[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Green\[3\] VCC " "Pin \"Green\[3\]\" is stuck at VCC" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Circle/VGA_Paint.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652248096931 "|VGA_Paint|Green[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Green\[4\] VCC " "Pin \"Green\[4\]\" is stuck at VCC" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Circle/VGA_Paint.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652248096931 "|VGA_Paint|Green[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Green\[5\] VCC " "Pin \"Green\[5\]\" is stuck at VCC" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Circle/VGA_Paint.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652248096931 "|VGA_Paint|Green[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Green\[6\] VCC " "Pin \"Green\[6\]\" is stuck at VCC" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Circle/VGA_Paint.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652248096931 "|VGA_Paint|Green[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Green\[7\] VCC " "Pin \"Green\[7\]\" is stuck at VCC" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Circle/VGA_Paint.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652248096931 "|VGA_Paint|Green[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Circle/VGA_Paint.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652248096931 "|VGA_Paint|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1652248096931 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1652248096997 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1652248097253 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652248097253 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "180 " "Implemented 180 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1652248097301 ""} { "Info" "ICUT_CUT_TM_OPINS" "50 " "Implemented 50 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1652248097301 ""} { "Info" "ICUT_CUT_TM_LCELLS" "127 " "Implemented 127 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1652248097301 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1652248097301 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1652248097301 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4844 " "Peak virtual memory: 4844 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652248097311 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 11 13:48:17 2022 " "Processing ended: Wed May 11 13:48:17 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652248097311 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652248097311 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652248097311 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1652248097311 ""}
