
---------- Begin Simulation Statistics ----------
final_tick                                74736988125                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    531                       # Simulator instruction rate (inst/s)
host_mem_usage                               25950524                       # Number of bytes of host memory used
host_op_rate                                      542                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                130826.14                       # Real time elapsed on the host
host_tick_rate                                 341824                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    69531779                       # Number of instructions simulated
sim_ops                                      70942385                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.044719                       # Number of seconds simulated
sim_ticks                                 44719470625                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.648791                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 6613487                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              6636796                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             24735                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           6710464                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               9369                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           10321                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              952                       # Number of indirect misses.
system.cpu.branchPred.lookups                 6757522                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    5638                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         4778                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    24852583                       # Number of instructions committed
system.cpu.committedOps                      24997928                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.879023                       # CPI: cycles per instruction
system.cpu.discardedOps                         91009                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           11439658                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           3812356                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          3234499                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        12670663                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.347340                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.numCycles                         71551153                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                17920807     71.69%     71.69% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2238      0.01%     71.70% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     71.70% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     71.70% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     71.70% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     71.70% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     71.70% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     71.70% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     71.70% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     71.70% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     71.70% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     71.70% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     71.70% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     71.70% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     71.70% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     71.70% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     71.70% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     71.70% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     71.70% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     71.70% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     71.70% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     71.70% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     71.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     71.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     71.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     71.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     71.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     71.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     71.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     71.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     71.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     71.70% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     71.70% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     71.70% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     71.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     71.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     71.70% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     71.70% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     71.70% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     71.70% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     71.70% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     71.70% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     71.70% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     71.70% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     71.70% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     71.70% # Class of committed instruction
system.cpu.op_class_0::MemRead                3795894     15.18%     86.88% # Class of committed instruction
system.cpu.op_class_0::MemWrite               3278989     13.12%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 24997928                       # Class of committed instruction
system.cpu.tickCycles                        58880490                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests           17                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         3883                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       3050196                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  74736988125                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  74736988125                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  74736988125                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  74736988125                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             1947857                       # Transaction distribution
system.membus.trans_dist::ReadResp            1951738                       # Transaction distribution
system.membus.trans_dist::WriteReq            1135660                       # Transaction distribution
system.membus.trans_dist::WriteResp           1135660                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1280                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2589                       # Transaction distribution
system.membus.trans_dist::ReadExReq                14                       # Transaction distribution
system.membus.trans_dist::ReadExResp               14                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            195                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3686                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq      3042420                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          559                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          559                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           67                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        16756                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      3053453                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        65438                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      3135714                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      6084840                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      6084840                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                9221113                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        12480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        12480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        33512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       317120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        92326                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       444558                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    194713520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    194713520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               195170558                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           6190785                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000005                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.002201                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 6190755    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      30      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             6190785                       # Request fanout histogram
system.membus.reqLayer6.occupancy         11534633765                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              25.8                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            82490768                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              622796                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            16025404                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  74736988125                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           65635438                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy        11467048139                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             25.6                       # Layer utilization (%)
system.membus.respLayer3.occupancy             980250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  74736988125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  74736988125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.bytes_read::.acctest.elem_matrix2.system.acctest.elem_matrix2     30932992                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::.acctest.elem_matrix2_dma     16908288                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::total     47841280                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_written::.acctest.elem_matrix2.system.acctest.elem_matrix2     17563648                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.bytes_written::.acctest.elem_matrix2_dma     30015488                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.bytes_written::total     47579136                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.elem_matrix2.system.acctest.elem_matrix2      7733248                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.elem_matrix2_dma       528384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::total      8261632                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::.acctest.elem_matrix2.system.acctest.elem_matrix2      4390912                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::.acctest.elem_matrix2_dma       937984                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::total      5328896                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.bw_read::.acctest.elem_matrix2.system.acctest.elem_matrix2    691711945                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::.acctest.elem_matrix2_dma    378096783                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::total   1069808728                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::.acctest.elem_matrix2.system.acctest.elem_matrix2    392751698                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::.acctest.elem_matrix2_dma    671195065                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::total   1063946763                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix2.system.acctest.elem_matrix2   1084463642                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix2_dma   1049291849                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::total   2133755491                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  74736988125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.bytes_read::.acctest.elem_matrix0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_read::.acctest.elem_matrix3.system.acctest.elem_matrix3     30670848                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_read::.acctest.elem_matrix3_dma     16711680                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_read::total     47448064                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_written::.acctest.elem_matrix3.system.acctest.elem_matrix3     17432576                       # Number of bytes written to this memory
system.acctest.elem_matrix3_spm.bytes_written::.acctest.elem_matrix3_dma     29884416                       # Number of bytes written to this memory
system.acctest.elem_matrix3_spm.bytes_written::total     47316992                       # Number of bytes written to this memory
system.acctest.elem_matrix3_spm.num_reads::.acctest.elem_matrix0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_reads::.acctest.elem_matrix3.system.acctest.elem_matrix3      7667712                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_reads::.acctest.elem_matrix3_dma       522240                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_reads::total      8192000                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_writes::.acctest.elem_matrix3.system.acctest.elem_matrix3      4358144                       # Number of write requests responded to by this memory
system.acctest.elem_matrix3_spm.num_writes::.acctest.elem_matrix3_dma       933888                       # Number of write requests responded to by this memory
system.acctest.elem_matrix3_spm.num_writes::total      5292032                       # Number of write requests responded to by this memory
system.acctest.elem_matrix3_spm.bw_read::.acctest.elem_matrix0_dma      1465491                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_read::.acctest.elem_matrix3.system.acctest.elem_matrix3    685849979                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_read::.acctest.elem_matrix3_dma    373700309                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_read::total   1061015780                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_write::.acctest.elem_matrix3.system.acctest.elem_matrix3    389820715                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_write::.acctest.elem_matrix3_dma    668264082                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_write::total   1058084797                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::.acctest.elem_matrix0_dma      1465491                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::.acctest.elem_matrix3.system.acctest.elem_matrix3   1075670694                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::.acctest.elem_matrix3_dma   1041964392                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::total   2119100577                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  74736988125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      2258944                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      2258944                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      3981491                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      3981491                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          400                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          672                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution1.pio          400                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution1_dma.pio          672                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5860                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        11102                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix1.pio         5380                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix1_dma.pio        10038                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix2.pio         5360                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix2_dma.pio        10024                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix3.pio         5320                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix3_dma.pio         9954                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           40                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          112                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           48                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           56                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        65438                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       114848                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       118944                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution1_dma.dma::system.acctest.convolution1_spm.port       114848                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution1_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution1_dma.dma::total       118944                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        49152                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution1_spm.port        49152                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      3248128                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix3_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      3350528                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix1_spm.port      2936832                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::total      2936832                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix2_spm.port      2932736                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::total      2932736                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix3_spm.port      2912256                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::total      2912256                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        28672                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        40960                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         4232                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         4232                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total     12480870                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          560                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         1056                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution1.pio          560                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution1_dma.pio         1056                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         6446                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        17446                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix1.pio         5918                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix1_dma.pio        15774                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix2.pio         5896                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix2_dma.pio        15752                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix3.pio         5852                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix3_dma.pio        15642                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          176                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           60                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        92326                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1837008                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1902544                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution1_dma.dma::system.acctest.convolution1_spm.port      1837008                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution1_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution1_dma.dma::total      1902544                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       786432                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution1_spm.port       786432                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     51970048                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix3_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     53608448                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix1_spm.port     46989312                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::total     46989312                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix2_spm.port     46923776                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::total     46923776                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix3_spm.port     46596096                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::total     46596096                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       458752                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       655360                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        67600                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        67600                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    198738006                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        19832782206                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             44.3                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy  16460037547                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         36.8                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy  10761395000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         24.1                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  74736988125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  74736988125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  74736988125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution1_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       262144                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       589824                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       262144                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       196608                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       458752                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution1_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       196608                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       208896                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         6144                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        71680                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      1465491                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.convolution1_dma      1465491                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      4396474                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      5861966                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     13189423                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      5861966                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      4396474                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     10258440                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      1465491                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution1_dma      1465491                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     10258440                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     10258440                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     23447863                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  74736988125                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  74736988125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  74736988125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  74736988125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  74736988125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  74736988125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  74736988125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       196608                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       458752                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       655360                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       196608                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        67600                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       264208                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       458752                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       464896                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       196608                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         2116                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       198724                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      4396474                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     10258440                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       14654914                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      4396474                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1511646                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       5908120                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      4396474                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     14654914                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1511646                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      20563034                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  74736988125                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      1943668                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      1943668                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq      1098752                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp      1098752                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        55376                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.convolution1_dma.dma::system.membus.slave[7]        55376                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      1572864                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.membus.slave[7]      1468416                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.membus.slave[7]      1466368                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::system.membus.slave[7]      1456128                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         8192                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         2120                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      6084840                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      1771472                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution1_dma.dma::system.membus.slave[7]      1771472                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     50331648                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.membus.slave[7]     46989312                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.membus.slave[7]     46923776                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::system.membus.slave[7]     46596096                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       262144                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        67600                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    194713520                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      4757250                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      4757250    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      4757250                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   9538385605                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         21.3                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy  10817040000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         24.2                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  74736988125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     64312960                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       524288                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       786432                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     65623680                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0      1310720                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma      1312720                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      2623440                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     16078240                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        16384                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        24576                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     16119200                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       327680                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        41040                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       368720                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1438142248                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     11723931                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     17585897                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1467452076                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     29309828                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     29354551                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     58664380                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1467452076                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     41078483                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     17585897                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1526116455                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  74736988125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  74736988125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  74736988125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  74736988125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     34209792                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     18546688                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     52756480                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     19202048                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     33423360                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     52625408                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      8552448                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       579584                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      9132032                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4800512                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      1044480                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      5844992                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    764986515                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    414734069                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1179720584                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    429388983                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    747400618                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   1176789601                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1194375498                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1162134687                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   2356510185                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  74736988125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  74736988125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.bytes_read::.acctest.convolution1.system.acctest.convolution1     64312960                       # Number of bytes read from this memory
system.acctest.convolution1_spm.bytes_read::.acctest.convolution1_dma       524288                       # Number of bytes read from this memory
system.acctest.convolution1_spm.bytes_read::.acctest.elem_matrix0_dma       786432                       # Number of bytes read from this memory
system.acctest.convolution1_spm.bytes_read::total     65623680                       # Number of bytes read from this memory
system.acctest.convolution1_spm.bytes_written::.acctest.convolution1.system.acctest.convolution1      1310720                       # Number of bytes written to this memory
system.acctest.convolution1_spm.bytes_written::.acctest.convolution1_dma      1312720                       # Number of bytes written to this memory
system.acctest.convolution1_spm.bytes_written::total      2623440                       # Number of bytes written to this memory
system.acctest.convolution1_spm.num_reads::.acctest.convolution1.system.acctest.convolution1     16078240                       # Number of read requests responded to by this memory
system.acctest.convolution1_spm.num_reads::.acctest.convolution1_dma        16384                       # Number of read requests responded to by this memory
system.acctest.convolution1_spm.num_reads::.acctest.elem_matrix0_dma        24576                       # Number of read requests responded to by this memory
system.acctest.convolution1_spm.num_reads::total     16119200                       # Number of read requests responded to by this memory
system.acctest.convolution1_spm.num_writes::.acctest.convolution1.system.acctest.convolution1       327680                       # Number of write requests responded to by this memory
system.acctest.convolution1_spm.num_writes::.acctest.convolution1_dma        41040                       # Number of write requests responded to by this memory
system.acctest.convolution1_spm.num_writes::total       368720                       # Number of write requests responded to by this memory
system.acctest.convolution1_spm.bw_read::.acctest.convolution1.system.acctest.convolution1   1438142248                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution1_spm.bw_read::.acctest.convolution1_dma     11723931                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution1_spm.bw_read::.acctest.elem_matrix0_dma     17585897                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution1_spm.bw_read::total   1467452076                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution1_spm.bw_write::.acctest.convolution1.system.acctest.convolution1     29309828                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution1_spm.bw_write::.acctest.convolution1_dma     29354551                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution1_spm.bw_write::total     58664380                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution1_spm.bw_total::.acctest.convolution1.system.acctest.convolution1   1467452076                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution1_spm.bw_total::.acctest.convolution1_dma     41078483                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution1_spm.bw_total::.acctest.elem_matrix0_dma     17585897                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution1_spm.bw_total::total   1526116455                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  74736988125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  74736988125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  74736988125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  74736988125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  74736988125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  74736988125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix1.system.acctest.elem_matrix1     31064064                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix1_dma     16842752                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::total     47906816                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_written::.acctest.elem_matrix1.system.acctest.elem_matrix1     17629184                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.bytes_written::.acctest.elem_matrix1_dma     30146560                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.bytes_written::total     47775744                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix1.system.acctest.elem_matrix1      7766016                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix1_dma       526336                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::total      8292352                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::.acctest.elem_matrix1.system.acctest.elem_matrix1      4407296                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::.acctest.elem_matrix1_dma       942080                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::total      5349376                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix1.system.acctest.elem_matrix1    694642928                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix1_dma    376631292                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::total   1071274220                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::.acctest.elem_matrix1.system.acctest.elem_matrix1    394217189                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::.acctest.elem_matrix1_dma    674126048                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::total   1068343237                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix1.system.acctest.elem_matrix1   1088860117                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix1_dma   1050757340                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::total   2139617457                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  74736988125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  74736988125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  74736988125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  74736988125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  74736988125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  74736988125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  74736988125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  74736988125                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  74736988125                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  74736988125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  74736988125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        12480                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1600                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        14080                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        12480                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        12480                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          195                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           25                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          220                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       279073                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        35779                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         314852                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       279073                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       279073                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       279073                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        35779                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        314852                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  74736988125                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  74736988125                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  74736988125                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  74736988125                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  74736988125                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  74736988125                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  74736988125                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  74736988125                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  74736988125                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  74736988125                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  74736988125                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  74736988125                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  74736988125                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  74736988125                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma      1247184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.convolution1_dma      1247184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     31784960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix1_dma     30146560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix2_dma     30015488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix3_dma     29884416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        67600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         235200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          124628592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        81920                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       524288                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution1_dma       524288                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     18546688                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix1_dma     16842752                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix2_dma     16908288                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix3_dma     16711680                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       262144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        70402048                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma        19496                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.convolution1_dma        19496                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       496640                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix1_dma       471040                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix2_dma       468992                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix3_dma       466944                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma         1060                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            3675                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1947343                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         1280                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         8192                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution1_dma         8192                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       289792                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix1_dma       263168                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix2_dma       264192                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix3_dma       261120                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         4096                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1100032                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     27889060                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.convolution1_dma     27889060                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    710763333                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix1_dma    674126048                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix2_dma    671195065                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix3_dma    668264082                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1511646                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           5259454                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2786897749                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1831864                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     11723931                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution1_dma     11723931                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    414734069                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix1_dma    376631292                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix2_dma    378096783                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix3_dma    373700309                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      5861966                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1574304146                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1831864                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     39612991                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution1_dma     39612991                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1125497402                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix1_dma   1050757340                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix2_dma   1049291849                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix3_dma   1041964392                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      5861966                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1511646                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          5259454                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4361201894                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      1280.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     27525.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution1_dma::samples     27583.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    785937.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix1_dma::samples    733848.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix2_dma::samples    732737.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix3_dma::samples    728064.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      4096.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      1060.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      3673.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002997442250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        42083                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        42083                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2987095                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1089882                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1947343                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1100032                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1947343                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1100032                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1572                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            121620                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            121685                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            121586                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            121583                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            121587                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            121635                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            121659                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            121565                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            121564                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            121596                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           121628                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           121608                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           121603                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           121569                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           121644                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           121639                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             68759                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             68768                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             68792                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             68747                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             68738                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             68747                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             68749                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             68741                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             68744                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             68743                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            68737                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            68746                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            68768                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            68746                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            68742                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            68768                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       5.24                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      35.72                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 131339049520                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 9728855000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            182415538270                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     67499.75                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                93749.75                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                     60943                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1802200                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1021677                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.62                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.88                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     4                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1947339                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1100032                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1463                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1399                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3171                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    6267                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  778708                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   45728                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   45371                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   65672                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  128131                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  343698                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  97393                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  91338                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 194640                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  35100                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  31331                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  27982                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   8872                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  18817                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   6743                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   4933                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                   6685                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                   1098                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                    704                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                    508                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                     19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  12245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  23707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  40384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  38626                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  29061                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  23874                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  30747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  35161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  29273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  21940                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  17669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  14536                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  11668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  10316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   9652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   9322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   9442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   5951                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   5971                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   6040                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   5844                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   5718                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   5720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   5436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   5162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   5085                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   4964                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   4917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   5326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   5101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   5584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   5978                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   5303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   5138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   5605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   5119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   5216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   6017                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   6051                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   6777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   7575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   7653                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  10230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  12962                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                  54505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                 129016                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                 159690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                 220195                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       221935                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    878.332557                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   769.662515                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   289.597257                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         8121      3.66%      3.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         8101      3.65%      7.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         6189      2.79%     10.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         5713      2.57%     12.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        13739      6.19%     18.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3630      1.64%     20.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         3886      1.75%     22.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3822      1.72%     23.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       168734     76.03%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       221935                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        42083                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      46.236556                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    377.076944                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127         41127     97.73%     97.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           93      0.22%     97.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           42      0.10%     98.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            9      0.02%     98.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639           17      0.04%     98.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767          105      0.25%     98.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895           40      0.10%     98.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023           43      0.10%     98.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           37      0.09%     98.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279           29      0.07%     98.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407           15      0.04%     98.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535           16      0.04%     98.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663           46      0.11%     98.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791           27      0.06%     98.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919           24      0.06%     99.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047           32      0.08%     99.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           50      0.12%     99.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303           13      0.03%     99.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431           26      0.06%     99.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559           10      0.02%     99.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687           16      0.04%     99.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815           27      0.06%     99.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-2943            7      0.02%     99.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071           22      0.05%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           21      0.05%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3200-3327            5      0.01%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3455            8      0.02%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3456-3583            6      0.01%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3711           10      0.02%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3712-3839           12      0.03%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-3967           11      0.03%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095           22      0.05%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223           24      0.06%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4224-4351            6      0.01%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4479           11      0.03%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4480-4607            2      0.00%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4735            6      0.01%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4736-4863            5      0.01%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-4991            7      0.02%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            7      0.02%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            8      0.02%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5248-5375            4      0.01%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5376-5503            5      0.01%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5504-5631            1      0.00%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5760-5887            2      0.00%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5888-6015            3      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6016-6143            7      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            6      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6272-6399            2      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6528-6655            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6784-6911            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6912-7039            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7040-7167            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7295            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7808-7935            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7936-8063            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         42083                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        42083                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      26.139653                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.339305                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     57.847130                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31          39382     93.58%     93.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63           142      0.34%     93.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95          1033      2.45%     96.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127          601      1.43%     97.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159           96      0.23%     98.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191           73      0.17%     98.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223           52      0.12%     98.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255          105      0.25%     98.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287          206      0.49%     99.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319          110      0.26%     99.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351           76      0.18%     99.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383           29      0.07%     99.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415           13      0.03%     99.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447           17      0.04%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479           10      0.02%     99.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-511            9      0.02%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-543            5      0.01%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-575           10      0.02%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::576-607            2      0.00%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::608-639            7      0.02%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::640-671            8      0.02%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-703           11      0.03%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-735            5      0.01%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::736-767           12      0.03%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::768-799            3      0.01%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::800-831           10      0.02%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::832-863            9      0.02%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::864-895           11      0.03%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::896-927            7      0.02%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::928-959            3      0.01%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            2      0.00%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            4      0.01%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           20      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         42083                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              124529344                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  100608                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                70402240                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               124628592                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             70402048                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2784.68                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1574.31                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2786.90                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1574.30                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        34.05                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    21.76                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   12.30                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   44719481250                       # Total gap between requests
system.mem_ctrls.avgGap                      14674.75                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma      1236752                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.convolution1_dma      1240464                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     31753280                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix1_dma     30123520                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix2_dma     29986880                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix3_dma     29884416                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        67600                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       235072                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        83072                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       524288                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution1_dma       524288                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     18545728                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix1_dma     16842752                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix2_dma     16908288                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix3_dma     16711680                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       262144                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 27655783.548309836537                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.convolution1_dma 27738789.897627506405                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 710054916.934741735458                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix1_dma 673610836.152423739433                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix2_dma 670555343.811161160469                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix3_dma 668264082.341202855110                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1511645.801151520107                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 5256591.742134469561                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1857624.851971288212                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 11723931.269143909216                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution1_dma 11723931.269143909216                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 414712601.486659467220                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix1_dma 376631292.021248042583                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix2_dma 378096783.429891049862                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix3_dma 373700309.203962087631                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 5861965.634571954608                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma        19496                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.convolution1_dma        19496                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       496640                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix1_dma       471040                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix2_dma       468992                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix3_dma       466944                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma         1060                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         3675                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         1280                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         8192                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution1_dma         8192                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       289792                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix1_dma       263168                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix2_dma       264192                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix3_dma       261120                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         4096                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma   1574025920                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.convolution1_dma   1630077685                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  46970987420                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix1_dma  44590748165                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix2_dma  43366719860                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix3_dma  43661428890                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    132822085                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    488728245                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  15441116510                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   7946928335                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution1_dma   6149895990                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 473637370635                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix1_dma 231322001470                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix2_dma 214901709220                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix3_dma 215364026750                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   2144930595                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     80735.84                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution1_dma     83610.88                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     94577.54                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix1_dma     94664.46                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix2_dma     92467.93                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix3_dma     93504.64                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    125303.85                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data    132987.28                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  12063372.27                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    970084.03                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution1_dma    750719.73                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1634404.58                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix1_dma    878989.85                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix2_dma    813430.04                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix3_dma    824770.32                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma    523664.70                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.71                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  15851100150                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2419200000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  26450835975                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  74736988125                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     74736988125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  74736988125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     18373074                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         18373074                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     18373074                       # number of overall hits
system.cpu.icache.overall_hits::total        18373074                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          195                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            195                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          195                       # number of overall misses
system.cpu.icache.overall_misses::total           195                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      8480000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      8480000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      8480000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      8480000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     18373269                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     18373269                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     18373269                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     18373269                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000011                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000011                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43487.179487                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43487.179487                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43487.179487                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43487.179487                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          195                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          195                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      8172500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      8172500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      8172500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      8172500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000011                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000011                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000011                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000011                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41910.256410                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41910.256410                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41910.256410                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41910.256410                       # average overall mshr miss latency
system.cpu.icache.replacements                    169                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     18373074                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        18373074                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          195                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           195                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      8480000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      8480000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     18373269                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     18373269                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43487.179487                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43487.179487                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          195                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          195                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      8172500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      8172500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000011                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000011                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41910.256410                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41910.256410                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  74736988125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           505.910307                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            11015409                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               169                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          65179.934911                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   505.910307                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.988106                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.988106                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          506                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          506                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.988281                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          36746733                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         36746733                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  74736988125                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  74736988125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  74736988125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      3978125                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3978125                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      3978125                       # number of overall hits
system.cpu.dcache.overall_hits::total         3978125                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         3715                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           3715                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         3715                       # number of overall misses
system.cpu.dcache.overall_misses::total          3715                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    630527875                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    630527875                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    630527875                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    630527875                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      3981840                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3981840                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      3981840                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3981840                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000933                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000933                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000933                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000933                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 169724.865410                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 169724.865410                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 169724.865410                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 169724.865410                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         1280                       # number of writebacks
system.cpu.dcache.writebacks::total              1280                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           15                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           15                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         3700                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         3700                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         3700                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         3700                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        41097                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        41097                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    622521875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    622521875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    622521875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    622521875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     90764875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     90764875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000929                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000929                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000929                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000929                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 168249.155405                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 168249.155405                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 168249.155405                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 168249.155405                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2208.552327                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2208.552327                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   3700                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      3785229                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3785229                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         3692                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          3692                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    627413375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    627413375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      3788921                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3788921                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000974                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000974                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 169938.617281                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 169938.617281                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            6                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         3686                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3686                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         4189                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         4189                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    620541375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    620541375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     90764875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     90764875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000973                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000973                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 168350.888497                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 168350.888497                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21667.432561                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21667.432561                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       192896                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         192896                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           23                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           23                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      3114500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      3114500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       192919                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       192919                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000119                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000119                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 135413.043478                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 135413.043478                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            9                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            9                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           14                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           14                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        36908                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        36908                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      1980500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      1980500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000073                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000073                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 141464.285714                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 141464.285714                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data      3042420                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total      3042420                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data  33772799250                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total  33772799250                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 11100.636746                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 11100.636746                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  74736988125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               74322                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              3700                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.087027                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           63                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          447                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          28100740                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         28100740                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  74736988125                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  74736988125                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                74737290625                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    531                       # Simulator instruction rate (inst/s)
host_mem_usage                               25950524                       # Number of bytes of host memory used
host_op_rate                                      542                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                130826.94                       # Real time elapsed on the host
host_tick_rate                                 341824                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    69531790                       # Number of instructions simulated
sim_ops                                      70942408                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.044720                       # Number of seconds simulated
sim_ticks                                 44719773125                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.648762                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 6613494                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              6636805                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  7                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             24737                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           6710471                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               9370                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           10323                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              953                       # Number of indirect misses.
system.cpu.branchPred.lookups                 6757533                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    5640                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         4778                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    24852594                       # Number of instructions committed
system.cpu.committedOps                      24997951                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.879041                       # CPI: cycles per instruction
system.cpu.discardedOps                         91015                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           11439675                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           3812362                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          3234503                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        12671038                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.347338                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.numCycles                         71551637                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                17920817     71.69%     71.69% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2238      0.01%     71.70% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     71.70% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     71.70% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     71.70% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     71.70% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     71.70% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     71.70% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     71.70% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     71.70% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     71.70% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     71.70% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     71.70% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     71.70% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     71.70% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     71.70% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     71.70% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     71.70% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     71.70% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     71.70% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     71.70% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     71.70% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     71.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     71.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     71.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     71.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     71.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     71.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     71.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     71.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     71.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     71.70% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     71.70% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     71.70% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     71.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     71.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     71.70% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     71.70% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     71.70% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     71.70% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     71.70% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     71.70% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     71.70% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     71.70% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     71.70% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     71.70% # Class of committed instruction
system.cpu.op_class_0::MemRead                3795906     15.18%     86.88% # Class of committed instruction
system.cpu.op_class_0::MemWrite               3278989     13.12%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 24997951                       # Class of committed instruction
system.cpu.tickCycles                        58880599                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests           17                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         3887                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       3050203                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  74737290625                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  74737290625                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  74737290625                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  74737290625                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             1947857                       # Transaction distribution
system.membus.trans_dist::ReadResp            1951741                       # Transaction distribution
system.membus.trans_dist::WriteReq            1135660                       # Transaction distribution
system.membus.trans_dist::WriteResp           1135660                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1282                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2591                       # Transaction distribution
system.membus.trans_dist::ReadExReq                14                       # Transaction distribution
system.membus.trans_dist::ReadExResp               15                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            195                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3689                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq      3042420                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          559                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          559                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           67                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        16756                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      3053464                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        65438                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      3135725                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      6084840                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      6084840                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                9221124                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        12480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        12480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        33512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       317504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        92326                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       444942                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    194713520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    194713520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               195170942                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           6190788                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000005                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.002201                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 6190758    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      30      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             6190788                       # Request fanout histogram
system.membus.reqLayer6.occupancy         11534651640                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              25.8                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            82490768                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              622796                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            16025404                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  74737290625                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           65658438                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy        11467048139                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             25.6                       # Layer utilization (%)
system.membus.respLayer3.occupancy             980250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  74737290625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  74737290625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.bytes_read::.acctest.elem_matrix2.system.acctest.elem_matrix2     30932992                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::.acctest.elem_matrix2_dma     16908288                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::total     47841280                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_written::.acctest.elem_matrix2.system.acctest.elem_matrix2     17563648                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.bytes_written::.acctest.elem_matrix2_dma     30015488                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.bytes_written::total     47579136                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.elem_matrix2.system.acctest.elem_matrix2      7733248                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.elem_matrix2_dma       528384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::total      8261632                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::.acctest.elem_matrix2.system.acctest.elem_matrix2      4390912                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::.acctest.elem_matrix2_dma       937984                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::total      5328896                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.bw_read::.acctest.elem_matrix2.system.acctest.elem_matrix2    691707266                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::.acctest.elem_matrix2_dma    378094226                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::total   1069801492                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::.acctest.elem_matrix2.system.acctest.elem_matrix2    392749041                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::.acctest.elem_matrix2_dma    671190525                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::total   1063939566                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix2.system.acctest.elem_matrix2   1084456307                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix2_dma   1049284751                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::total   2133741058                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  74737290625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.bytes_read::.acctest.elem_matrix0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_read::.acctest.elem_matrix3.system.acctest.elem_matrix3     30670848                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_read::.acctest.elem_matrix3_dma     16711680                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_read::total     47448064                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_written::.acctest.elem_matrix3.system.acctest.elem_matrix3     17432576                       # Number of bytes written to this memory
system.acctest.elem_matrix3_spm.bytes_written::.acctest.elem_matrix3_dma     29884416                       # Number of bytes written to this memory
system.acctest.elem_matrix3_spm.bytes_written::total     47316992                       # Number of bytes written to this memory
system.acctest.elem_matrix3_spm.num_reads::.acctest.elem_matrix0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_reads::.acctest.elem_matrix3.system.acctest.elem_matrix3      7667712                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_reads::.acctest.elem_matrix3_dma       522240                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_reads::total      8192000                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_writes::.acctest.elem_matrix3.system.acctest.elem_matrix3      4358144                       # Number of write requests responded to by this memory
system.acctest.elem_matrix3_spm.num_writes::.acctest.elem_matrix3_dma       933888                       # Number of write requests responded to by this memory
system.acctest.elem_matrix3_spm.num_writes::total      5292032                       # Number of write requests responded to by this memory
system.acctest.elem_matrix3_spm.bw_read::.acctest.elem_matrix0_dma      1465481                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_read::.acctest.elem_matrix3.system.acctest.elem_matrix3    685845340                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_read::.acctest.elem_matrix3_dma    373697781                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_read::total   1061008603                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_write::.acctest.elem_matrix3.system.acctest.elem_matrix3    389818078                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_write::.acctest.elem_matrix3_dma    668259562                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_write::total   1058077640                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::.acctest.elem_matrix0_dma      1465481                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::.acctest.elem_matrix3.system.acctest.elem_matrix3   1075663418                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::.acctest.elem_matrix3_dma   1041957343                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::total   2119086243                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  74737290625                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      2258944                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      2258944                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      3981491                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      3981491                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          400                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          672                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution1.pio          400                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution1_dma.pio          672                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5860                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        11102                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix1.pio         5380                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix1_dma.pio        10038                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix2.pio         5360                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix2_dma.pio        10024                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix3.pio         5320                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix3_dma.pio         9954                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           40                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          112                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           48                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           56                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        65438                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       114848                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       118944                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution1_dma.dma::system.acctest.convolution1_spm.port       114848                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution1_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution1_dma.dma::total       118944                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        49152                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution1_spm.port        49152                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      3248128                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix3_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      3350528                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix1_spm.port      2936832                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::total      2936832                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix2_spm.port      2932736                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::total      2932736                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix3_spm.port      2912256                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::total      2912256                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        28672                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        40960                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         4232                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         4232                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total     12480870                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          560                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         1056                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution1.pio          560                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution1_dma.pio         1056                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         6446                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        17446                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix1.pio         5918                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix1_dma.pio        15774                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix2.pio         5896                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix2_dma.pio        15752                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix3.pio         5852                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix3_dma.pio        15642                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          176                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           60                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        92326                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1837008                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1902544                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution1_dma.dma::system.acctest.convolution1_spm.port      1837008                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution1_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution1_dma.dma::total      1902544                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       786432                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution1_spm.port       786432                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     51970048                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix3_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     53608448                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix1_spm.port     46989312                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::total     46989312                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix2_spm.port     46923776                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::total     46923776                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix3_spm.port     46596096                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::total     46596096                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       458752                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       655360                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        67600                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        67600                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    198738006                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        19832782206                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             44.3                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy  16460037547                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         36.8                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy  10761395000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         24.1                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  74737290625                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  74737290625                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  74737290625                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution1_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       262144                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       589824                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       262144                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       196608                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       458752                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution1_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       196608                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       208896                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         6144                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        71680                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      1465481                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.convolution1_dma      1465481                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      4396444                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      5861926                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     13189333                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      5861926                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      4396444                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     10258370                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      1465481                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution1_dma      1465481                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     10258370                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     10258370                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     23447704                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  74737290625                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  74737290625                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  74737290625                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  74737290625                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  74737290625                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  74737290625                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  74737290625                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       196608                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       458752                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       655360                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       196608                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        67600                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       264208                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       458752                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       464896                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       196608                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         2116                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       198724                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      4396444                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     10258370                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       14654815                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      4396444                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1511636                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       5908080                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      4396444                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     14654815                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1511636                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      20562895                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  74737290625                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      1943668                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      1943668                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq      1098752                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp      1098752                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        55376                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.convolution1_dma.dma::system.membus.slave[7]        55376                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      1572864                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.membus.slave[7]      1468416                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.membus.slave[7]      1466368                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::system.membus.slave[7]      1456128                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         8192                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         2120                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      6084840                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      1771472                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution1_dma.dma::system.membus.slave[7]      1771472                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     50331648                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.membus.slave[7]     46989312                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.membus.slave[7]     46923776                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::system.membus.slave[7]     46596096                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       262144                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        67600                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    194713520                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      4757250                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      4757250    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      4757250                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   9538385605                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         21.3                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy  10817040000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         24.2                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  74737290625                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     64312960                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       524288                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       786432                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     65623680                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0      1310720                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma      1312720                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      2623440                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     16078240                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        16384                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        24576                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     16119200                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       327680                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        41040                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       368720                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1438132520                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     11723852                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     17585778                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1467442150                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     29309630                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     29354353                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     58663983                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1467442150                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     41078205                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     17585778                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1526106132                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  74737290625                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  74737290625                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  74737290625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  74737290625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     34209792                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     18546688                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     52756480                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     19202048                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     33423360                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     52625408                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      8552448                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       579584                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      9132032                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4800512                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      1044480                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      5844992                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    764981341                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    414731263                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1179712604                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    429386078                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    747395563                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   1176781641                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1194367419                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1162126826                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   2356494245                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  74737290625                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  74737290625                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.bytes_read::.acctest.convolution1.system.acctest.convolution1     64312960                       # Number of bytes read from this memory
system.acctest.convolution1_spm.bytes_read::.acctest.convolution1_dma       524288                       # Number of bytes read from this memory
system.acctest.convolution1_spm.bytes_read::.acctest.elem_matrix0_dma       786432                       # Number of bytes read from this memory
system.acctest.convolution1_spm.bytes_read::total     65623680                       # Number of bytes read from this memory
system.acctest.convolution1_spm.bytes_written::.acctest.convolution1.system.acctest.convolution1      1310720                       # Number of bytes written to this memory
system.acctest.convolution1_spm.bytes_written::.acctest.convolution1_dma      1312720                       # Number of bytes written to this memory
system.acctest.convolution1_spm.bytes_written::total      2623440                       # Number of bytes written to this memory
system.acctest.convolution1_spm.num_reads::.acctest.convolution1.system.acctest.convolution1     16078240                       # Number of read requests responded to by this memory
system.acctest.convolution1_spm.num_reads::.acctest.convolution1_dma        16384                       # Number of read requests responded to by this memory
system.acctest.convolution1_spm.num_reads::.acctest.elem_matrix0_dma        24576                       # Number of read requests responded to by this memory
system.acctest.convolution1_spm.num_reads::total     16119200                       # Number of read requests responded to by this memory
system.acctest.convolution1_spm.num_writes::.acctest.convolution1.system.acctest.convolution1       327680                       # Number of write requests responded to by this memory
system.acctest.convolution1_spm.num_writes::.acctest.convolution1_dma        41040                       # Number of write requests responded to by this memory
system.acctest.convolution1_spm.num_writes::total       368720                       # Number of write requests responded to by this memory
system.acctest.convolution1_spm.bw_read::.acctest.convolution1.system.acctest.convolution1   1438132520                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution1_spm.bw_read::.acctest.convolution1_dma     11723852                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution1_spm.bw_read::.acctest.elem_matrix0_dma     17585778                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution1_spm.bw_read::total   1467442150                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution1_spm.bw_write::.acctest.convolution1.system.acctest.convolution1     29309630                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution1_spm.bw_write::.acctest.convolution1_dma     29354353                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution1_spm.bw_write::total     58663983                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution1_spm.bw_total::.acctest.convolution1.system.acctest.convolution1   1467442150                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution1_spm.bw_total::.acctest.convolution1_dma     41078205                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution1_spm.bw_total::.acctest.elem_matrix0_dma     17585778                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution1_spm.bw_total::total   1526106132                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  74737290625                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  74737290625                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  74737290625                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  74737290625                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  74737290625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  74737290625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix1.system.acctest.elem_matrix1     31064064                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix1_dma     16842752                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::total     47906816                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_written::.acctest.elem_matrix1.system.acctest.elem_matrix1     17629184                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.bytes_written::.acctest.elem_matrix1_dma     30146560                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.bytes_written::total     47775744                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix1.system.acctest.elem_matrix1      7766016                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix1_dma       526336                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::total      8292352                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::.acctest.elem_matrix1.system.acctest.elem_matrix1      4407296                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::.acctest.elem_matrix1_dma       942080                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::total      5349376                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix1.system.acctest.elem_matrix1    694638229                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix1_dma    376628744                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::total   1071266973                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::.acctest.elem_matrix1.system.acctest.elem_matrix1    394214522                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::.acctest.elem_matrix1_dma    674121488                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::total   1068336010                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix1.system.acctest.elem_matrix1   1088852751                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix1_dma   1050750232                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::total   2139602984                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  74737290625                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  74737290625                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  74737290625                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  74737290625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  74737290625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  74737290625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  74737290625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  74737290625                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  74737290625                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  74737290625                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  74737290625                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        12480                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1600                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        14080                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        12480                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        12480                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          195                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           25                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          220                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       279071                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        35778                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         314850                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       279071                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       279071                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       279071                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        35778                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        314850                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  74737290625                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  74737290625                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  74737290625                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  74737290625                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  74737290625                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  74737290625                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  74737290625                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  74737290625                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  74737290625                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  74737290625                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  74737290625                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  74737290625                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  74737290625                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  74737290625                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma      1247184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.convolution1_dma      1247184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     31784960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix1_dma     30146560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix2_dma     30015488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix3_dma     29884416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        67600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         235456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          124628848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        82048                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       524288                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution1_dma       524288                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     18546688                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix1_dma     16842752                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix2_dma     16908288                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix3_dma     16711680                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       262144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        70402176                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma        19496                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.convolution1_dma        19496                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       496640                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix1_dma       471040                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix2_dma       468992                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix3_dma       466944                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma         1060                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            3679                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1947347                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         1282                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         8192                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution1_dma         8192                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       289792                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix1_dma       263168                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix2_dma       264192                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix3_dma       261120                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         4096                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1100034                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     27888871                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.convolution1_dma     27888871                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    710758525                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix1_dma    674121488                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix2_dma    671190525                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix3_dma    668259562                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1511636                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           5265143                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2786884622                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1834714                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     11723852                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution1_dma     11723852                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    414731263                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix1_dma    376628744                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix2_dma    378094226                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix3_dma    373697781                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      5861926                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1574296359                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1834714                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     39612723                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution1_dma     39612723                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1125489789                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix1_dma   1050750232                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix2_dma   1049284751                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix3_dma   1041957343                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      5861926                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1511636                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          5265143                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4361180980                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      1282.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     27525.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution1_dma::samples     27583.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    785937.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix1_dma::samples    733848.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix2_dma::samples    732737.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix3_dma::samples    728064.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      4096.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      1060.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      3676.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002997442250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        42083                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        42083                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2987103                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1089882                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1947346                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1100034                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1947346                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1100034                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1572                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            121620                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            121685                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            121586                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            121583                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            121587                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            121635                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            121659                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            121568                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            121564                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            121596                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           121628                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           121608                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           121603                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           121569                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           121644                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           121639                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             68759                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             68768                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             68792                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             68747                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             68738                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             68747                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             68749                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             68741                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             68744                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             68743                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            68737                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            68746                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            68768                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            68746                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            68742                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            68768                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       5.24                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      35.72                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 131339049520                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 9728870000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            182415617020                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     67499.64                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                93749.64                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                     60943                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1802203                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1021677                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.62                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.88                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     4                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1947342                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1100034                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1466                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1399                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3171                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    6267                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  778708                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   45728                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   45371                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   65672                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  128131                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  343698                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  97393                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  91338                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 194640                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  35100                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  31331                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  27982                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   8872                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  18817                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   6743                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   4933                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                   6685                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                   1098                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                    704                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                    508                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                     19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  12246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  23707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  40384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  38626                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  29061                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  23874                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  30747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  35161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  29273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  21940                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  17669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  14536                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  11668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  10316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   9652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   9322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   9442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   5951                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   5971                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   6040                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   5844                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   5718                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   5720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   5436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   5162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   5085                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   4964                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   4917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   5326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   5101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   5584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   5978                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   5303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   5138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   5605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   5119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   5216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   6017                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   6051                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   6777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   7575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   7653                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  10230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  12962                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                  54505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                 129016                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                 159690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                 220195                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       221935                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    878.332557                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   769.662515                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   289.597257                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         8121      3.66%      3.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         8101      3.65%      7.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         6189      2.79%     10.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         5713      2.57%     12.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        13739      6.19%     18.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3630      1.64%     20.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         3886      1.75%     22.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3822      1.72%     23.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       168734     76.03%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       221935                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        42083                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      46.236556                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    377.076944                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127         41127     97.73%     97.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           93      0.22%     97.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           42      0.10%     98.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            9      0.02%     98.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639           17      0.04%     98.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767          105      0.25%     98.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895           40      0.10%     98.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023           43      0.10%     98.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           37      0.09%     98.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279           29      0.07%     98.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407           15      0.04%     98.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535           16      0.04%     98.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663           46      0.11%     98.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791           27      0.06%     98.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919           24      0.06%     99.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047           32      0.08%     99.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           50      0.12%     99.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303           13      0.03%     99.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431           26      0.06%     99.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559           10      0.02%     99.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687           16      0.04%     99.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815           27      0.06%     99.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-2943            7      0.02%     99.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071           22      0.05%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           21      0.05%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3200-3327            5      0.01%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3455            8      0.02%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3456-3583            6      0.01%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3711           10      0.02%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3712-3839           12      0.03%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-3967           11      0.03%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095           22      0.05%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223           24      0.06%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4224-4351            6      0.01%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4479           11      0.03%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4480-4607            2      0.00%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4735            6      0.01%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4736-4863            5      0.01%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-4991            7      0.02%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            7      0.02%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            8      0.02%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5248-5375            4      0.01%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5376-5503            5      0.01%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5504-5631            1      0.00%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5760-5887            2      0.00%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5888-6015            3      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6016-6143            7      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            6      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6272-6399            2      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6528-6655            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6784-6911            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6912-7039            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7040-7167            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7295            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7808-7935            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7936-8063            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         42083                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        42083                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      26.139653                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.339305                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     57.847130                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31          39382     93.58%     93.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63           142      0.34%     93.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95          1033      2.45%     96.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127          601      1.43%     97.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159           96      0.23%     98.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191           73      0.17%     98.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223           52      0.12%     98.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255          105      0.25%     98.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287          206      0.49%     99.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319          110      0.26%     99.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351           76      0.18%     99.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383           29      0.07%     99.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415           13      0.03%     99.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447           17      0.04%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479           10      0.02%     99.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-511            9      0.02%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-543            5      0.01%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-575           10      0.02%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::576-607            2      0.00%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::608-639            7      0.02%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::640-671            8      0.02%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-703           11      0.03%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-735            5      0.01%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::736-767           12      0.03%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::768-799            3      0.01%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::800-831           10      0.02%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::832-863            9      0.02%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::864-895           11      0.03%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::896-927            7      0.02%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::928-959            3      0.01%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            2      0.00%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            4      0.01%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           20      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         42083                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              124529536                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  100608                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                70402240                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               124628784                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             70402176                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2784.66                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1574.30                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2786.88                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1574.30                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        34.05                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    21.76                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   12.30                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   44719769375                       # Total gap between requests
system.mem_ctrls.avgGap                      14674.83                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma      1236752                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.convolution1_dma      1240464                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     31753280                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix1_dma     30123520                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix2_dma     29986880                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix3_dma     29884416                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        67600                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       235264                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        83072                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       524288                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution1_dma       524288                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     18545728                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix1_dma     16842752                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix2_dma     16908288                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix3_dma     16711680                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       262144                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 27655596.475032430142                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.convolution1_dma 27738602.262866467237                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 710050113.877897739410                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix1_dma 673606279.615936636925                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix2_dma 670550807.943080306053                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix3_dma 668259561.972006320953                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1511635.575856915675                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 5260849.587550316937                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1857612.286354818149                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 11723851.964421162382                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution1_dma 11723851.964421162382                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 414709796.227303624153                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix1_dma 376628744.357029855251                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix2_dma 378094225.852582514286                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix3_dma 373697781.365924596786                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 5861925.982210581191                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma        19496                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.convolution1_dma        19496                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       496640                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix1_dma       471040                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix2_dma       468992                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix3_dma       466944                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma         1060                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         3678                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         1282                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         8192                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution1_dma         8192                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       289792                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix1_dma       263168                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix2_dma       264192                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix3_dma       261120                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         4096                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma   1574025920                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.convolution1_dma   1630077685                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  46970987420                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix1_dma  44590748165                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix2_dma  43366719860                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix3_dma  43661428890                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    132822085                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    488806995                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  15441116510                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   7946928335                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution1_dma   6149895990                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 473637370635                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix1_dma 231322001470                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix2_dma 214901709220                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix3_dma 215364026750                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   2144930595                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     80735.84                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution1_dma     83610.88                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     94577.54                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix1_dma     94664.46                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix2_dma     92467.93                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix3_dma     93504.64                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    125303.85                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data    132900.22                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  12044552.66                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    970084.03                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution1_dma    750719.73                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1634404.58                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix1_dma    878989.85                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix2_dma    813430.04                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix3_dma    824770.32                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma    523664.70                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.71                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  15851100150                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2419200000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  26451138475                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  74737290625                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     74737290625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  74737290625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     18373102                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         18373102                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     18373102                       # number of overall hits
system.cpu.icache.overall_hits::total        18373102                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          195                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            195                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          195                       # number of overall misses
system.cpu.icache.overall_misses::total           195                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      8480000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      8480000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      8480000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      8480000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     18373297                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     18373297                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     18373297                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     18373297                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000011                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000011                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43487.179487                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43487.179487                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43487.179487                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43487.179487                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          195                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          195                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      8172500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      8172500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      8172500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      8172500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000011                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000011                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000011                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000011                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41910.256410                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41910.256410                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41910.256410                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41910.256410                       # average overall mshr miss latency
system.cpu.icache.replacements                    169                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     18373102                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        18373102                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          195                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           195                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      8480000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      8480000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     18373297                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     18373297                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43487.179487                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43487.179487                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          195                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          195                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      8172500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      8172500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000011                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000011                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41910.256410                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41910.256410                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  74737290625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           505.910308                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            29404623                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               675                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          43562.404444                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   505.910308                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.988106                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.988106                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          506                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          506                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.988281                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          36746789                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         36746789                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  74737290625                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  74737290625                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  74737290625                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      3978141                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3978141                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      3978141                       # number of overall hits
system.cpu.dcache.overall_hits::total         3978141                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         3718                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           3718                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         3718                       # number of overall misses
system.cpu.dcache.overall_misses::total          3718                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    630868125                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    630868125                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    630868125                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    630868125                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      3981859                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3981859                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      3981859                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3981859                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000934                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000934                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000934                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000934                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 169679.431146                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 169679.431146                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 169679.431146                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 169679.431146                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         1282                       # number of writebacks
system.cpu.dcache.writebacks::total              1282                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           15                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           15                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         3703                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         3703                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         3703                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         3703                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        41097                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        41097                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    622774500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    622774500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    622774500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    622774500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     90764875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     90764875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000930                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000930                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000930                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000930                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 168181.069403                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 168181.069403                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 168181.069403                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 168181.069403                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2208.552327                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2208.552327                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   3704                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      3785243                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3785243                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         3695                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          3695                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    627594000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    627594000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      3788938                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3788938                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000975                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000975                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 169849.526387                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 169849.526387                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            6                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         3689                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3689                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         4189                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         4189                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    620717125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    620717125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     90764875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     90764875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000974                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000974                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 168261.622391                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 168261.622391                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21667.432561                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21667.432561                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       192898                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         192898                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           23                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           23                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      3274125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      3274125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       192921                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       192921                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000119                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000119                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 142353.260870                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 142353.260870                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            9                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            9                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           14                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           14                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        36908                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        36908                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      2057375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      2057375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000073                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000073                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 146955.357143                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 146955.357143                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data      3042420                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total      3042420                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data  33772799250                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total  33772799250                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 11100.636746                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 11100.636746                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  74737290625                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3989724                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              4216                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            946.329222                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           63                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          443                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          28100820                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         28100820                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  74737290625                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  74737290625                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
