{"Source Block": ["hdl/library/axi_ad9361/axi_ad9361.v@488:514@HdlStmIf", "  end\n\n  // tdd\n\n  generate\n  if (TDD_DISABLE == 1) begin\n  assign tdd_enable_s = 1'b0;\n  assign tdd_txnrx_s = 1'b0;\n  assign tdd_txnrx_s = 1'b0;\n  assign tdd_mode_s = 1'b0;\n  assign tdd_rx_vco_en_s = 1'b0;\n  assign tdd_tx_vco_en_s = 1'b0;\n  assign tdd_rx_rf_en_s = 1'b0;\n  assign tdd_tx_rf_en_s = 1'b0;\n  assign tdd_status_s = 8'd0;\n  assign tdd_sync_cntr  = 1'b0;\n  assign tdd_tx_valid_s = 1'b1;\n  assign tdd_rx_valid_s = 1'b1;\n  assign up_wack_tdd_s  = 1'b0;\n  assign up_rack_tdd_s  = 1'b0;\n  assign up_rdata_tdd_s = 32'b0;\n  end\n  endgenerate\n\n  generate\n  if (TDD_DISABLE == 0) begin\n  axi_ad9361_tdd_if #(.LEVEL_OR_PULSE_N(1)) i_tdd_if (\n"], "Clone Blocks": [], "Diff Content": {"Delete": [], "Add": [[508, "  assign dac_sync_enable = adc_valid_s;\n"]]}}