Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Apr  3 12:08:05 2021
| Host         : LAPTOP-AQRTB6D9 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 300 register/latch pins with no clock driven by root clock pin: fa20k/newclock_reg/Q (HIGH)

 There are 1100 register/latch pins with no clock driven by root clock pin: fa5/clk_6p25m_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: fa6/sclk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3413 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 36 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.375        0.000                      0                   86        0.263        0.000                      0                   86        4.500        0.000                       0                    47  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.375        0.000                      0                   86        0.263        0.000                      0                   86        4.500        0.000                       0                    47  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.375ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.375ns  (required time - arrival time)
  Source:                 fa20k/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fa20k/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.956ns  (logic 1.692ns (42.774%)  route 2.264ns (57.226%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.562     5.083    fa20k/clock_IBUF_BUFG
    SLICE_X33Y38         FDRE                                         r  fa20k/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y38         FDRE (Prop_fdre_C_Q)         0.456     5.539 f  fa20k/count_reg[5]/Q
                         net (fo=3, routed)           0.964     6.503    fa20k/count_reg[5]
    SLICE_X32Y40         LUT2 (Prop_lut2_I1_O)        0.124     6.627 r  fa20k/count[0]_i_22/O
                         net (fo=1, routed)           0.000     6.627    fa20k/count[0]_i_22_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.177 r  fa20k/count_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.177    fa20k/count_reg[0]_i_11_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.291 r  fa20k/count_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.291    fa20k/count_reg[0]_i_6_n_0
    SLICE_X32Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.405 r  fa20k/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.405    fa20k/count_reg[0]_i_3_n_0
    SLICE_X32Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.739 r  fa20k/count_reg[0]_i_1/O[1]
                         net (fo=28, routed)          1.300     9.039    fa20k/clear
    SLICE_X33Y37         FDRE                                         r  fa20k/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.441    14.782    fa20k/clock_IBUF_BUFG
    SLICE_X33Y37         FDRE                                         r  fa20k/count_reg[0]/C
                         clock pessimism              0.275    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X33Y37         FDRE (Setup_fdre_C_R)       -0.608    14.414    fa20k/count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.414    
                         arrival time                          -9.039    
  -------------------------------------------------------------------
                         slack                                  5.375    

Slack (MET) :             5.375ns  (required time - arrival time)
  Source:                 fa20k/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fa20k/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.956ns  (logic 1.692ns (42.774%)  route 2.264ns (57.226%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.562     5.083    fa20k/clock_IBUF_BUFG
    SLICE_X33Y38         FDRE                                         r  fa20k/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y38         FDRE (Prop_fdre_C_Q)         0.456     5.539 f  fa20k/count_reg[5]/Q
                         net (fo=3, routed)           0.964     6.503    fa20k/count_reg[5]
    SLICE_X32Y40         LUT2 (Prop_lut2_I1_O)        0.124     6.627 r  fa20k/count[0]_i_22/O
                         net (fo=1, routed)           0.000     6.627    fa20k/count[0]_i_22_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.177 r  fa20k/count_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.177    fa20k/count_reg[0]_i_11_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.291 r  fa20k/count_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.291    fa20k/count_reg[0]_i_6_n_0
    SLICE_X32Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.405 r  fa20k/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.405    fa20k/count_reg[0]_i_3_n_0
    SLICE_X32Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.739 r  fa20k/count_reg[0]_i_1/O[1]
                         net (fo=28, routed)          1.300     9.039    fa20k/clear
    SLICE_X33Y37         FDRE                                         r  fa20k/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.441    14.782    fa20k/clock_IBUF_BUFG
    SLICE_X33Y37         FDRE                                         r  fa20k/count_reg[1]/C
                         clock pessimism              0.275    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X33Y37         FDRE (Setup_fdre_C_R)       -0.608    14.414    fa20k/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.414    
                         arrival time                          -9.039    
  -------------------------------------------------------------------
                         slack                                  5.375    

Slack (MET) :             5.375ns  (required time - arrival time)
  Source:                 fa20k/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fa20k/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.956ns  (logic 1.692ns (42.774%)  route 2.264ns (57.226%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.562     5.083    fa20k/clock_IBUF_BUFG
    SLICE_X33Y38         FDRE                                         r  fa20k/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y38         FDRE (Prop_fdre_C_Q)         0.456     5.539 f  fa20k/count_reg[5]/Q
                         net (fo=3, routed)           0.964     6.503    fa20k/count_reg[5]
    SLICE_X32Y40         LUT2 (Prop_lut2_I1_O)        0.124     6.627 r  fa20k/count[0]_i_22/O
                         net (fo=1, routed)           0.000     6.627    fa20k/count[0]_i_22_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.177 r  fa20k/count_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.177    fa20k/count_reg[0]_i_11_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.291 r  fa20k/count_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.291    fa20k/count_reg[0]_i_6_n_0
    SLICE_X32Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.405 r  fa20k/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.405    fa20k/count_reg[0]_i_3_n_0
    SLICE_X32Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.739 r  fa20k/count_reg[0]_i_1/O[1]
                         net (fo=28, routed)          1.300     9.039    fa20k/clear
    SLICE_X33Y37         FDRE                                         r  fa20k/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.441    14.782    fa20k/clock_IBUF_BUFG
    SLICE_X33Y37         FDRE                                         r  fa20k/count_reg[2]/C
                         clock pessimism              0.275    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X33Y37         FDRE (Setup_fdre_C_R)       -0.608    14.414    fa20k/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.414    
                         arrival time                          -9.039    
  -------------------------------------------------------------------
                         slack                                  5.375    

Slack (MET) :             5.375ns  (required time - arrival time)
  Source:                 fa20k/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fa20k/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.956ns  (logic 1.692ns (42.774%)  route 2.264ns (57.226%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.562     5.083    fa20k/clock_IBUF_BUFG
    SLICE_X33Y38         FDRE                                         r  fa20k/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y38         FDRE (Prop_fdre_C_Q)         0.456     5.539 f  fa20k/count_reg[5]/Q
                         net (fo=3, routed)           0.964     6.503    fa20k/count_reg[5]
    SLICE_X32Y40         LUT2 (Prop_lut2_I1_O)        0.124     6.627 r  fa20k/count[0]_i_22/O
                         net (fo=1, routed)           0.000     6.627    fa20k/count[0]_i_22_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.177 r  fa20k/count_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.177    fa20k/count_reg[0]_i_11_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.291 r  fa20k/count_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.291    fa20k/count_reg[0]_i_6_n_0
    SLICE_X32Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.405 r  fa20k/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.405    fa20k/count_reg[0]_i_3_n_0
    SLICE_X32Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.739 r  fa20k/count_reg[0]_i_1/O[1]
                         net (fo=28, routed)          1.300     9.039    fa20k/clear
    SLICE_X33Y37         FDRE                                         r  fa20k/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.441    14.782    fa20k/clock_IBUF_BUFG
    SLICE_X33Y37         FDRE                                         r  fa20k/count_reg[3]/C
                         clock pessimism              0.275    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X33Y37         FDRE (Setup_fdre_C_R)       -0.608    14.414    fa20k/count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.414    
                         arrival time                          -9.039    
  -------------------------------------------------------------------
                         slack                                  5.375    

Slack (MET) :             5.515ns  (required time - arrival time)
  Source:                 fa20k/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fa20k/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.818ns  (logic 1.674ns (43.849%)  route 2.144ns (56.151%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.561     5.082    fa20k/clock_IBUF_BUFG
    SLICE_X33Y37         FDRE                                         r  fa20k/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y37         FDRE (Prop_fdre_C_Q)         0.456     5.538 f  fa20k/count_reg[3]/Q
                         net (fo=4, routed)           0.984     6.522    fa20k/count_reg[3]
    SLICE_X32Y40         LUT2 (Prop_lut2_I1_O)        0.124     6.646 r  fa20k/count[0]_i_23/O
                         net (fo=1, routed)           0.000     6.646    fa20k/count[0]_i_23_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.178 r  fa20k/count_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.178    fa20k/count_reg[0]_i_11_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.292 r  fa20k/count_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.292    fa20k/count_reg[0]_i_6_n_0
    SLICE_X32Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.406 r  fa20k/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.406    fa20k/count_reg[0]_i_3_n_0
    SLICE_X32Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.740 r  fa20k/count_reg[0]_i_1/O[1]
                         net (fo=28, routed)          1.160     8.900    fa20k/clear
    SLICE_X33Y38         FDRE                                         r  fa20k/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.442    14.783    fa20k/clock_IBUF_BUFG
    SLICE_X33Y38         FDRE                                         r  fa20k/count_reg[4]/C
                         clock pessimism              0.275    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X33Y38         FDRE (Setup_fdre_C_R)       -0.608    14.415    fa20k/count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.415    
                         arrival time                          -8.900    
  -------------------------------------------------------------------
                         slack                                  5.515    

Slack (MET) :             5.515ns  (required time - arrival time)
  Source:                 fa20k/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fa20k/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.818ns  (logic 1.674ns (43.849%)  route 2.144ns (56.151%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.561     5.082    fa20k/clock_IBUF_BUFG
    SLICE_X33Y37         FDRE                                         r  fa20k/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y37         FDRE (Prop_fdre_C_Q)         0.456     5.538 f  fa20k/count_reg[3]/Q
                         net (fo=4, routed)           0.984     6.522    fa20k/count_reg[3]
    SLICE_X32Y40         LUT2 (Prop_lut2_I1_O)        0.124     6.646 r  fa20k/count[0]_i_23/O
                         net (fo=1, routed)           0.000     6.646    fa20k/count[0]_i_23_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.178 r  fa20k/count_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.178    fa20k/count_reg[0]_i_11_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.292 r  fa20k/count_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.292    fa20k/count_reg[0]_i_6_n_0
    SLICE_X32Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.406 r  fa20k/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.406    fa20k/count_reg[0]_i_3_n_0
    SLICE_X32Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.740 r  fa20k/count_reg[0]_i_1/O[1]
                         net (fo=28, routed)          1.160     8.900    fa20k/clear
    SLICE_X33Y38         FDRE                                         r  fa20k/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.442    14.783    fa20k/clock_IBUF_BUFG
    SLICE_X33Y38         FDRE                                         r  fa20k/count_reg[5]/C
                         clock pessimism              0.275    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X33Y38         FDRE (Setup_fdre_C_R)       -0.608    14.415    fa20k/count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.415    
                         arrival time                          -8.900    
  -------------------------------------------------------------------
                         slack                                  5.515    

Slack (MET) :             5.515ns  (required time - arrival time)
  Source:                 fa20k/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fa20k/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.818ns  (logic 1.674ns (43.849%)  route 2.144ns (56.151%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.561     5.082    fa20k/clock_IBUF_BUFG
    SLICE_X33Y37         FDRE                                         r  fa20k/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y37         FDRE (Prop_fdre_C_Q)         0.456     5.538 f  fa20k/count_reg[3]/Q
                         net (fo=4, routed)           0.984     6.522    fa20k/count_reg[3]
    SLICE_X32Y40         LUT2 (Prop_lut2_I1_O)        0.124     6.646 r  fa20k/count[0]_i_23/O
                         net (fo=1, routed)           0.000     6.646    fa20k/count[0]_i_23_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.178 r  fa20k/count_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.178    fa20k/count_reg[0]_i_11_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.292 r  fa20k/count_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.292    fa20k/count_reg[0]_i_6_n_0
    SLICE_X32Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.406 r  fa20k/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.406    fa20k/count_reg[0]_i_3_n_0
    SLICE_X32Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.740 r  fa20k/count_reg[0]_i_1/O[1]
                         net (fo=28, routed)          1.160     8.900    fa20k/clear
    SLICE_X33Y38         FDRE                                         r  fa20k/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.442    14.783    fa20k/clock_IBUF_BUFG
    SLICE_X33Y38         FDRE                                         r  fa20k/count_reg[6]/C
                         clock pessimism              0.275    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X33Y38         FDRE (Setup_fdre_C_R)       -0.608    14.415    fa20k/count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.415    
                         arrival time                          -8.900    
  -------------------------------------------------------------------
                         slack                                  5.515    

Slack (MET) :             5.515ns  (required time - arrival time)
  Source:                 fa20k/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fa20k/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.818ns  (logic 1.674ns (43.849%)  route 2.144ns (56.151%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.561     5.082    fa20k/clock_IBUF_BUFG
    SLICE_X33Y37         FDRE                                         r  fa20k/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y37         FDRE (Prop_fdre_C_Q)         0.456     5.538 f  fa20k/count_reg[3]/Q
                         net (fo=4, routed)           0.984     6.522    fa20k/count_reg[3]
    SLICE_X32Y40         LUT2 (Prop_lut2_I1_O)        0.124     6.646 r  fa20k/count[0]_i_23/O
                         net (fo=1, routed)           0.000     6.646    fa20k/count[0]_i_23_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.178 r  fa20k/count_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.178    fa20k/count_reg[0]_i_11_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.292 r  fa20k/count_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.292    fa20k/count_reg[0]_i_6_n_0
    SLICE_X32Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.406 r  fa20k/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.406    fa20k/count_reg[0]_i_3_n_0
    SLICE_X32Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.740 r  fa20k/count_reg[0]_i_1/O[1]
                         net (fo=28, routed)          1.160     8.900    fa20k/clear
    SLICE_X33Y38         FDRE                                         r  fa20k/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.442    14.783    fa20k/clock_IBUF_BUFG
    SLICE_X33Y38         FDRE                                         r  fa20k/count_reg[7]/C
                         clock pessimism              0.275    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X33Y38         FDRE (Setup_fdre_C_R)       -0.608    14.415    fa20k/count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.415    
                         arrival time                          -8.900    
  -------------------------------------------------------------------
                         slack                                  5.515    

Slack (MET) :             5.666ns  (required time - arrival time)
  Source:                 fa20k/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fa20k/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.668ns  (logic 1.674ns (45.640%)  route 1.994ns (54.360%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.561     5.082    fa20k/clock_IBUF_BUFG
    SLICE_X33Y37         FDRE                                         r  fa20k/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y37         FDRE (Prop_fdre_C_Q)         0.456     5.538 f  fa20k/count_reg[3]/Q
                         net (fo=4, routed)           0.984     6.522    fa20k/count_reg[3]
    SLICE_X32Y40         LUT2 (Prop_lut2_I1_O)        0.124     6.646 r  fa20k/count[0]_i_23/O
                         net (fo=1, routed)           0.000     6.646    fa20k/count[0]_i_23_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.178 r  fa20k/count_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.178    fa20k/count_reg[0]_i_11_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.292 r  fa20k/count_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.292    fa20k/count_reg[0]_i_6_n_0
    SLICE_X32Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.406 r  fa20k/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.406    fa20k/count_reg[0]_i_3_n_0
    SLICE_X32Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.740 r  fa20k/count_reg[0]_i_1/O[1]
                         net (fo=28, routed)          1.010     8.750    fa20k/clear
    SLICE_X33Y39         FDRE                                         r  fa20k/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.443    14.784    fa20k/clock_IBUF_BUFG
    SLICE_X33Y39         FDRE                                         r  fa20k/count_reg[10]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X33Y39         FDRE (Setup_fdre_C_R)       -0.608    14.416    fa20k/count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.416    
                         arrival time                          -8.750    
  -------------------------------------------------------------------
                         slack                                  5.666    

Slack (MET) :             5.666ns  (required time - arrival time)
  Source:                 fa20k/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fa20k/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.668ns  (logic 1.674ns (45.640%)  route 1.994ns (54.360%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.561     5.082    fa20k/clock_IBUF_BUFG
    SLICE_X33Y37         FDRE                                         r  fa20k/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y37         FDRE (Prop_fdre_C_Q)         0.456     5.538 f  fa20k/count_reg[3]/Q
                         net (fo=4, routed)           0.984     6.522    fa20k/count_reg[3]
    SLICE_X32Y40         LUT2 (Prop_lut2_I1_O)        0.124     6.646 r  fa20k/count[0]_i_23/O
                         net (fo=1, routed)           0.000     6.646    fa20k/count[0]_i_23_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.178 r  fa20k/count_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.178    fa20k/count_reg[0]_i_11_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.292 r  fa20k/count_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.292    fa20k/count_reg[0]_i_6_n_0
    SLICE_X32Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.406 r  fa20k/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.406    fa20k/count_reg[0]_i_3_n_0
    SLICE_X32Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.740 r  fa20k/count_reg[0]_i_1/O[1]
                         net (fo=28, routed)          1.010     8.750    fa20k/clear
    SLICE_X33Y39         FDRE                                         r  fa20k/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.443    14.784    fa20k/clock_IBUF_BUFG
    SLICE_X33Y39         FDRE                                         r  fa20k/count_reg[11]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X33Y39         FDRE (Setup_fdre_C_R)       -0.608    14.416    fa20k/count_reg[11]
  -------------------------------------------------------------------
                         required time                         14.416    
                         arrival time                          -8.750    
  -------------------------------------------------------------------
                         slack                                  5.666    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 fa6/sclk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fa6/sclk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.666     1.550    fa6/CLK
    SLICE_X5Y119         FDRE                                         r  fa6/sclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y119         FDRE (Prop_fdre_C_Q)         0.141     1.691 r  fa6/sclk_reg/Q
                         net (fo=14, routed)          0.168     1.859    fa6/J_MIC3_Pin4_OBUF
    SLICE_X5Y119         LUT6 (Prop_lut6_I5_O)        0.045     1.904 r  fa6/sclk_i_1/O
                         net (fo=1, routed)           0.000     1.904    fa6/sclk_i_1_n_0
    SLICE_X5Y119         FDRE                                         r  fa6/sclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.938     2.066    fa6/CLK
    SLICE_X5Y119         FDRE                                         r  fa6/sclk_reg/C
                         clock pessimism             -0.516     1.550    
    SLICE_X5Y119         FDRE (Hold_fdre_C_D)         0.091     1.641    fa6/sclk_reg
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 fa20k/newclock_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fa20k/newclock_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.209ns (54.079%)  route 0.177ns (45.921%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.561     1.444    fa20k/clock_IBUF_BUFG
    SLICE_X34Y41         FDRE                                         r  fa20k/newclock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  fa20k/newclock_reg/Q
                         net (fo=2, routed)           0.177     1.786    fa20k/J_MIC3_Pin1_OBUF
    SLICE_X34Y41         LUT6 (Prop_lut6_I5_O)        0.045     1.831 r  fa20k/newclock_i_1/O
                         net (fo=1, routed)           0.000     1.831    fa20k/newclock_i_1_n_0
    SLICE_X34Y41         FDRE                                         r  fa20k/newclock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.830     1.957    fa20k/clock_IBUF_BUFG
    SLICE_X34Y41         FDRE                                         r  fa20k/newclock_reg/C
                         clock pessimism             -0.513     1.444    
    SLICE_X34Y41         FDRE (Hold_fdre_C_D)         0.120     1.564    fa20k/newclock_reg
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 fa20k/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fa20k/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.561     1.444    fa20k/clock_IBUF_BUFG
    SLICE_X33Y38         FDRE                                         r  fa20k/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y38         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  fa20k/count_reg[4]/Q
                         net (fo=3, routed)           0.117     1.702    fa20k/count_reg[4]
    SLICE_X33Y38         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.817 r  fa20k/count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.817    fa20k/count_reg[4]_i_1_n_7
    SLICE_X33Y38         FDRE                                         r  fa20k/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.830     1.957    fa20k/clock_IBUF_BUFG
    SLICE_X33Y38         FDRE                                         r  fa20k/count_reg[4]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X33Y38         FDRE (Hold_fdre_C_D)         0.105     1.549    fa20k/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 fa5/count1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fa5/count1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.249ns (62.332%)  route 0.150ns (37.668%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.563     1.446    fa5/CLK
    SLICE_X38Y43         FDRE                                         r  fa5/count1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y43         FDRE (Prop_fdre_C_Q)         0.148     1.594 r  fa5/count1_reg[2]/Q
                         net (fo=2, routed)           0.150     1.745    fa5/count1[2]
    SLICE_X38Y43         LUT3 (Prop_lut3_I2_O)        0.101     1.846 r  fa5/count1[2]_i_1/O
                         net (fo=1, routed)           0.000     1.846    fa5/count1[2]_i_1_n_0
    SLICE_X38Y43         FDRE                                         r  fa5/count1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.832     1.959    fa5/CLK
    SLICE_X38Y43         FDRE                                         r  fa5/count1_reg[2]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X38Y43         FDRE (Hold_fdre_C_D)         0.131     1.577    fa5/count1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 fa20k/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fa20k/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.561     1.444    fa20k/clock_IBUF_BUFG
    SLICE_X33Y38         FDRE                                         r  fa20k/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y38         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  fa20k/count_reg[6]/Q
                         net (fo=4, routed)           0.122     1.707    fa20k/count_reg[6]
    SLICE_X33Y38         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.818 r  fa20k/count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.818    fa20k/count_reg[4]_i_1_n_5
    SLICE_X33Y38         FDRE                                         r  fa20k/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.830     1.957    fa20k/clock_IBUF_BUFG
    SLICE_X33Y38         FDRE                                         r  fa20k/count_reg[6]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X33Y38         FDRE (Hold_fdre_C_D)         0.105     1.549    fa20k/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 fa20k/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fa20k/count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.249ns (65.837%)  route 0.129ns (34.163%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.563     1.446    fa20k/clock_IBUF_BUFG
    SLICE_X33Y43         FDRE                                         r  fa20k/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y43         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  fa20k/count_reg[27]/Q
                         net (fo=3, routed)           0.129     1.716    fa20k/count_reg[27]
    SLICE_X33Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.824 r  fa20k/count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.824    fa20k/count_reg[24]_i_1_n_4
    SLICE_X33Y43         FDRE                                         r  fa20k/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.832     1.959    fa20k/clock_IBUF_BUFG
    SLICE_X33Y43         FDRE                                         r  fa20k/count_reg[27]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X33Y43         FDRE (Hold_fdre_C_D)         0.105     1.551    fa20k/count_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 fa20k/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fa20k/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.249ns (65.456%)  route 0.131ns (34.544%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.562     1.445    fa20k/clock_IBUF_BUFG
    SLICE_X33Y42         FDRE                                         r  fa20k/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y42         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  fa20k/count_reg[23]/Q
                         net (fo=3, routed)           0.131     1.718    fa20k/count_reg[23]
    SLICE_X33Y42         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.826 r  fa20k/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.826    fa20k/count_reg[20]_i_1_n_4
    SLICE_X33Y42         FDRE                                         r  fa20k/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.831     1.958    fa20k/clock_IBUF_BUFG
    SLICE_X33Y42         FDRE                                         r  fa20k/count_reg[23]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X33Y42         FDRE (Hold_fdre_C_D)         0.105     1.550    fa20k/count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 fa20k/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fa20k/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.249ns (65.456%)  route 0.131ns (34.544%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.560     1.443    fa20k/clock_IBUF_BUFG
    SLICE_X33Y37         FDRE                                         r  fa20k/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y37         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  fa20k/count_reg[3]/Q
                         net (fo=4, routed)           0.131     1.716    fa20k/count_reg[3]
    SLICE_X33Y37         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.824 r  fa20k/count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.824    fa20k/count_reg[0]_i_2_n_4
    SLICE_X33Y37         FDRE                                         r  fa20k/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.828     1.955    fa20k/clock_IBUF_BUFG
    SLICE_X33Y37         FDRE                                         r  fa20k/count_reg[3]/C
                         clock pessimism             -0.512     1.443    
    SLICE_X33Y37         FDRE (Hold_fdre_C_D)         0.105     1.548    fa20k/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 fa20k/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fa20k/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.249ns (65.279%)  route 0.132ns (34.721%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.562     1.445    fa20k/clock_IBUF_BUFG
    SLICE_X33Y40         FDRE                                         r  fa20k/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y40         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  fa20k/count_reg[15]/Q
                         net (fo=3, routed)           0.132     1.719    fa20k/count_reg[15]
    SLICE_X33Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.827 r  fa20k/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.827    fa20k/count_reg[12]_i_1_n_4
    SLICE_X33Y40         FDRE                                         r  fa20k/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.831     1.958    fa20k/clock_IBUF_BUFG
    SLICE_X33Y40         FDRE                                         r  fa20k/count_reg[15]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X33Y40         FDRE (Hold_fdre_C_D)         0.105     1.550    fa20k/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 fa5/count1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fa5/clk_6p25m_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.246ns (62.047%)  route 0.150ns (37.953%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.563     1.446    fa5/CLK
    SLICE_X38Y43         FDRE                                         r  fa5/count1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y43         FDRE (Prop_fdre_C_Q)         0.148     1.594 r  fa5/count1_reg[2]/Q
                         net (fo=2, routed)           0.150     1.745    fa5/count1[2]
    SLICE_X38Y43         LUT4 (Prop_lut4_I2_O)        0.098     1.843 r  fa5/clk_6p25m_i_1/O
                         net (fo=1, routed)           0.000     1.843    fa5/clk_6p25m_i_1_n_0
    SLICE_X38Y43         FDRE                                         r  fa5/clk_6p25m_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.832     1.959    fa5/CLK
    SLICE_X38Y43         FDRE                                         r  fa5/clk_6p25m_reg/C
                         clock pessimism             -0.513     1.446    
    SLICE_X38Y43         FDRE (Hold_fdre_C_D)         0.120     1.566    fa5/clk_6p25m_reg
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.276    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y37   fa20k/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y39   fa20k/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y39   fa20k/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y40   fa20k/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y40   fa20k/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y40   fa20k/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y40   fa20k/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y41   fa20k/count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y41   fa20k/count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y43   fa20k/count_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y43   fa20k/count_reg[25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y43   fa20k/count_reg[26]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y43   fa20k/count_reg[27]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y43   fa5/clk_6p25m_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y43   fa5/count1_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y43   fa5/count1_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y43   fa5/count1_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y39   fa20k/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y39   fa20k/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y118   fa6/count2_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y120   fa6/count2_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y120   fa6/count2_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y118   fa6/count2_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y118   fa6/count2_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y118   fa6/count2_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y119   fa6/count2_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y119   fa6/count2_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y119   fa6/count2_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y119   fa6/count2_reg[7]/C



