[INF:CM0023] Creating log file ../../build/regression/LeftPadding/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<231> s<230> l<1:1> el<1:0>
n<> u<2> t<Module_keyword> p<6> s<3> l<1:1> el<1:7>
n<socket_1n> u<3> t<StringConst> p<6> s<5> l<1:8> el<1:17>
n<> u<4> t<Port> p<5> l<1:19> el<1:19>
n<> u<5> t<List_of_ports> p<6> c<4> l<1:18> el<1:20>
n<> u<6> t<Module_nonansi_header> p<228> c<2> s<47> l<1:1> el<1:21>
n<> u<7> t<IntVec_TypeBit> p<18> s<17> l<2:13> el<2:16>
n<7> u<8> t<IntConst> p<9> l<2:18> el<2:19>
n<> u<9> t<Primary_literal> p<10> c<8> l<2:18> el<2:19>
n<> u<10> t<Constant_primary> p<11> c<9> l<2:18> el<2:19>
n<> u<11> t<Constant_expression> p<16> c<10> s<15> l<2:18> el<2:19>
n<0> u<12> t<IntConst> p<13> l<2:20> el<2:21>
n<> u<13> t<Primary_literal> p<14> c<12> l<2:20> el<2:21>
n<> u<14> t<Constant_primary> p<15> c<13> l<2:20> el<2:21>
n<> u<15> t<Constant_expression> p<16> c<14> l<2:20> el<2:21>
n<> u<16> t<Constant_range> p<17> c<11> l<2:18> el<2:21>
n<> u<17> t<Packed_dimension> p<18> c<16> l<2:17> el<2:22>
n<> u<18> t<Data_type> p<19> c<7> l<2:13> el<2:22>
n<> u<19> t<Data_type_or_implicit> p<41> c<18> s<40> l<2:13> el<2:22>
n<P1> u<20> t<StringConst> p<39> s<38> l<2:23> el<2:25>
n<1> u<21> t<IntConst> p<22> l<2:29> el<2:30>
n<> u<22> t<Primary_literal> p<23> c<21> l<2:29> el<2:30>
n<> u<23> t<Constant_primary> p<24> c<22> l<2:29> el<2:30>
n<> u<24> t<Constant_expression> p<34> c<23> s<33> l<2:29> el<2:30>
n<4'h2> u<25> t<IntConst> p<26> l<2:31> el<2:35>
n<> u<26> t<Primary_literal> p<27> c<25> l<2:31> el<2:35>
n<> u<27> t<Constant_primary> p<28> c<26> l<2:31> el<2:35>
n<> u<28> t<Constant_expression> p<33> c<27> s<32> l<2:31> el<2:35>
n<4'h2> u<29> t<IntConst> p<30> l<2:37> el<2:41>
n<> u<30> t<Primary_literal> p<31> c<29> l<2:37> el<2:41>
n<> u<31> t<Constant_primary> p<32> c<30> l<2:37> el<2:41>
n<> u<32> t<Constant_expression> p<33> c<31> l<2:37> el<2:41>
n<> u<33> t<Constant_concatenation> p<34> c<28> l<2:30> el<2:42>
n<> u<34> t<Constant_multiple_concatenation> p<35> c<24> l<2:28> el<2:43>
n<> u<35> t<Constant_primary> p<36> c<34> l<2:28> el<2:43>
n<> u<36> t<Constant_expression> p<37> c<35> l<2:28> el<2:43>
n<> u<37> t<Constant_mintypmax_expression> p<38> c<36> l<2:28> el<2:43>
n<> u<38> t<Constant_param_expression> p<39> c<37> l<2:28> el<2:43>
n<> u<39> t<Param_assignment> p<40> c<20> l<2:23> el<2:43>
n<> u<40> t<List_of_param_assignments> p<41> c<39> l<2:23> el<2:43>
n<> u<41> t<Parameter_declaration> p<42> c<19> l<2:3> el<2:43>
n<> u<42> t<Package_or_generate_item_declaration> p<43> c<41> l<2:3> el<2:44>
n<> u<43> t<Module_or_generate_item_declaration> p<44> c<42> l<2:3> el<2:44>
n<> u<44> t<Module_common_item> p<45> c<43> l<2:3> el<2:44>
n<> u<45> t<Module_or_generate_item> p<46> c<44> l<2:3> el<2:44>
n<> u<46> t<Non_port_module_item> p<47> c<45> l<2:3> el<2:44>
n<> u<47> t<Module_item> p<228> c<46> s<84> l<2:3> el<2:44>
n<> u<48> t<IntVec_TypeBit> p<59> s<58> l<3:13> el<3:16>
n<7> u<49> t<IntConst> p<50> l<3:18> el<3:19>
n<> u<50> t<Primary_literal> p<51> c<49> l<3:18> el<3:19>
n<> u<51> t<Constant_primary> p<52> c<50> l<3:18> el<3:19>
n<> u<52> t<Constant_expression> p<57> c<51> s<56> l<3:18> el<3:19>
n<0> u<53> t<IntConst> p<54> l<3:20> el<3:21>
n<> u<54> t<Primary_literal> p<55> c<53> l<3:20> el<3:21>
n<> u<55> t<Constant_primary> p<56> c<54> l<3:20> el<3:21>
n<> u<56> t<Constant_expression> p<57> c<55> l<3:20> el<3:21>
n<> u<57> t<Constant_range> p<58> c<52> l<3:18> el<3:21>
n<> u<58> t<Packed_dimension> p<59> c<57> l<3:17> el<3:22>
n<> u<59> t<Data_type> p<60> c<48> l<3:13> el<3:22>
n<> u<60> t<Data_type_or_implicit> p<78> c<59> s<77> l<3:13> el<3:22>
n<P2> u<61> t<StringConst> p<76> s<75> l<3:23> el<3:25>
n<2> u<62> t<IntConst> p<63> l<3:29> el<3:30>
n<> u<63> t<Primary_literal> p<64> c<62> l<3:29> el<3:30>
n<> u<64> t<Constant_primary> p<65> c<63> l<3:29> el<3:30>
n<> u<65> t<Constant_expression> p<71> c<64> s<70> l<3:29> el<3:30>
n<4'h2> u<66> t<IntConst> p<67> l<3:31> el<3:35>
n<> u<67> t<Primary_literal> p<68> c<66> l<3:31> el<3:35>
n<> u<68> t<Constant_primary> p<69> c<67> l<3:31> el<3:35>
n<> u<69> t<Constant_expression> p<70> c<68> l<3:31> el<3:35>
n<> u<70> t<Constant_concatenation> p<71> c<69> l<3:30> el<3:36>
n<> u<71> t<Constant_multiple_concatenation> p<72> c<65> l<3:28> el<3:37>
n<> u<72> t<Constant_primary> p<73> c<71> l<3:28> el<3:37>
n<> u<73> t<Constant_expression> p<74> c<72> l<3:28> el<3:37>
n<> u<74> t<Constant_mintypmax_expression> p<75> c<73> l<3:28> el<3:37>
n<> u<75> t<Constant_param_expression> p<76> c<74> l<3:28> el<3:37>
n<> u<76> t<Param_assignment> p<77> c<61> l<3:23> el<3:37>
n<> u<77> t<List_of_param_assignments> p<78> c<76> l<3:23> el<3:37>
n<> u<78> t<Parameter_declaration> p<79> c<60> l<3:3> el<3:37>
n<> u<79> t<Package_or_generate_item_declaration> p<80> c<78> l<3:3> el<3:38>
n<> u<80> t<Module_or_generate_item_declaration> p<81> c<79> l<3:3> el<3:38>
n<> u<81> t<Module_common_item> p<82> c<80> l<3:3> el<3:38>
n<> u<82> t<Module_or_generate_item> p<83> c<81> l<3:3> el<3:38>
n<> u<83> t<Non_port_module_item> p<84> c<82> l<3:3> el<3:38>
n<> u<84> t<Module_item> p<228> c<83> s<125> l<3:3> el<3:38>
n<> u<85> t<IntVec_TypeBit> p<96> s<95> l<4:13> el<4:16>
n<7> u<86> t<IntConst> p<87> l<4:18> el<4:19>
n<> u<87> t<Primary_literal> p<88> c<86> l<4:18> el<4:19>
n<> u<88> t<Constant_primary> p<89> c<87> l<4:18> el<4:19>
n<> u<89> t<Constant_expression> p<94> c<88> s<93> l<4:18> el<4:19>
n<0> u<90> t<IntConst> p<91> l<4:20> el<4:21>
n<> u<91> t<Primary_literal> p<92> c<90> l<4:20> el<4:21>
n<> u<92> t<Constant_primary> p<93> c<91> l<4:20> el<4:21>
n<> u<93> t<Constant_expression> p<94> c<92> l<4:20> el<4:21>
n<> u<94> t<Constant_range> p<95> c<89> l<4:18> el<4:21>
n<> u<95> t<Packed_dimension> p<96> c<94> l<4:17> el<4:22>
n<> u<96> t<Data_type> p<97> c<85> l<4:13> el<4:22>
n<> u<97> t<Data_type_or_implicit> p<119> c<96> s<118> l<4:13> el<4:22>
n<P3> u<98> t<StringConst> p<117> s<116> l<4:23> el<4:25>
n<1> u<99> t<IntConst> p<100> l<4:29> el<4:30>
n<> u<100> t<Primary_literal> p<101> c<99> l<4:29> el<4:30>
n<> u<101> t<Constant_primary> p<102> c<100> l<4:29> el<4:30>
n<> u<102> t<Constant_expression> p<112> c<101> s<111> l<4:29> el<4:30>
n<4'b10> u<103> t<IntConst> p<104> l<4:31> el<4:36>
n<> u<104> t<Primary_literal> p<105> c<103> l<4:31> el<4:36>
n<> u<105> t<Constant_primary> p<106> c<104> l<4:31> el<4:36>
n<> u<106> t<Constant_expression> p<111> c<105> s<110> l<4:31> el<4:36>
n<4'h2> u<107> t<IntConst> p<108> l<4:38> el<4:42>
n<> u<108> t<Primary_literal> p<109> c<107> l<4:38> el<4:42>
n<> u<109> t<Constant_primary> p<110> c<108> l<4:38> el<4:42>
n<> u<110> t<Constant_expression> p<111> c<109> l<4:38> el<4:42>
n<> u<111> t<Constant_concatenation> p<112> c<106> l<4:30> el<4:43>
n<> u<112> t<Constant_multiple_concatenation> p<113> c<102> l<4:28> el<4:44>
n<> u<113> t<Constant_primary> p<114> c<112> l<4:28> el<4:44>
n<> u<114> t<Constant_expression> p<115> c<113> l<4:28> el<4:44>
n<> u<115> t<Constant_mintypmax_expression> p<116> c<114> l<4:28> el<4:44>
n<> u<116> t<Constant_param_expression> p<117> c<115> l<4:28> el<4:44>
n<> u<117> t<Param_assignment> p<118> c<98> l<4:23> el<4:44>
n<> u<118> t<List_of_param_assignments> p<119> c<117> l<4:23> el<4:44>
n<> u<119> t<Parameter_declaration> p<120> c<97> l<4:3> el<4:44>
n<> u<120> t<Package_or_generate_item_declaration> p<121> c<119> l<4:3> el<4:45>
n<> u<121> t<Module_or_generate_item_declaration> p<122> c<120> l<4:3> el<4:45>
n<> u<122> t<Module_common_item> p<123> c<121> l<4:3> el<4:45>
n<> u<123> t<Module_or_generate_item> p<124> c<122> l<4:3> el<4:45>
n<> u<124> t<Non_port_module_item> p<125> c<123> l<4:3> el<4:45>
n<> u<125> t<Module_item> p<228> c<124> s<162> l<4:3> el<4:45>
n<> u<126> t<IntVec_TypeBit> p<137> s<136> l<5:13> el<5:16>
n<7> u<127> t<IntConst> p<128> l<5:18> el<5:19>
n<> u<128> t<Primary_literal> p<129> c<127> l<5:18> el<5:19>
n<> u<129> t<Constant_primary> p<130> c<128> l<5:18> el<5:19>
n<> u<130> t<Constant_expression> p<135> c<129> s<134> l<5:18> el<5:19>
n<0> u<131> t<IntConst> p<132> l<5:20> el<5:21>
n<> u<132> t<Primary_literal> p<133> c<131> l<5:20> el<5:21>
n<> u<133> t<Constant_primary> p<134> c<132> l<5:20> el<5:21>
n<> u<134> t<Constant_expression> p<135> c<133> l<5:20> el<5:21>
n<> u<135> t<Constant_range> p<136> c<130> l<5:18> el<5:21>
n<> u<136> t<Packed_dimension> p<137> c<135> l<5:17> el<5:22>
n<> u<137> t<Data_type> p<138> c<126> l<5:13> el<5:22>
n<> u<138> t<Data_type_or_implicit> p<156> c<137> s<155> l<5:13> el<5:22>
n<P4> u<139> t<StringConst> p<154> s<153> l<5:23> el<5:25>
n<2> u<140> t<IntConst> p<141> l<5:29> el<5:30>
n<> u<141> t<Primary_literal> p<142> c<140> l<5:29> el<5:30>
n<> u<142> t<Constant_primary> p<143> c<141> l<5:29> el<5:30>
n<> u<143> t<Constant_expression> p<149> c<142> s<148> l<5:29> el<5:30>
n<4'b10> u<144> t<IntConst> p<145> l<5:31> el<5:36>
n<> u<145> t<Primary_literal> p<146> c<144> l<5:31> el<5:36>
n<> u<146> t<Constant_primary> p<147> c<145> l<5:31> el<5:36>
n<> u<147> t<Constant_expression> p<148> c<146> l<5:31> el<5:36>
n<> u<148> t<Constant_concatenation> p<149> c<147> l<5:30> el<5:37>
n<> u<149> t<Constant_multiple_concatenation> p<150> c<143> l<5:28> el<5:38>
n<> u<150> t<Constant_primary> p<151> c<149> l<5:28> el<5:38>
n<> u<151> t<Constant_expression> p<152> c<150> l<5:28> el<5:38>
n<> u<152> t<Constant_mintypmax_expression> p<153> c<151> l<5:28> el<5:38>
n<> u<153> t<Constant_param_expression> p<154> c<152> l<5:28> el<5:38>
n<> u<154> t<Param_assignment> p<155> c<139> l<5:23> el<5:38>
n<> u<155> t<List_of_param_assignments> p<156> c<154> l<5:23> el<5:38>
n<> u<156> t<Parameter_declaration> p<157> c<138> l<5:3> el<5:38>
n<> u<157> t<Package_or_generate_item_declaration> p<158> c<156> l<5:3> el<5:39>
n<> u<158> t<Module_or_generate_item_declaration> p<159> c<157> l<5:3> el<5:39>
n<> u<159> t<Module_common_item> p<160> c<158> l<5:3> el<5:39>
n<> u<160> t<Module_or_generate_item> p<161> c<159> l<5:3> el<5:39>
n<> u<161> t<Non_port_module_item> p<162> c<160> l<5:3> el<5:39>
n<> u<162> t<Module_item> p<228> c<161> s<227> l<5:3> el<5:39>
n<P1> u<163> t<StringConst> p<164> l<7:7> el<7:9>
n<> u<164> t<Primary_literal> p<165> c<163> l<7:7> el<7:9>
n<> u<165> t<Constant_primary> p<166> c<164> l<7:7> el<7:9>
n<> u<166> t<Constant_expression> p<172> c<165> s<171> l<7:7> el<7:9>
n<P2> u<167> t<StringConst> p<168> l<7:13> el<7:15>
n<> u<168> t<Primary_literal> p<169> c<167> l<7:13> el<7:15>
n<> u<169> t<Constant_primary> p<170> c<168> l<7:13> el<7:15>
n<> u<170> t<Constant_expression> p<172> c<169> l<7:13> el<7:15>
n<> u<171> t<BinOp_Equiv> p<172> s<170> l<7:10> el<7:12>
n<> u<172> t<Constant_expression> p<184> c<166> s<183> l<7:7> el<7:15>
n<P2> u<173> t<StringConst> p<174> l<7:19> el<7:21>
n<> u<174> t<Primary_literal> p<175> c<173> l<7:19> el<7:21>
n<> u<175> t<Constant_primary> p<176> c<174> l<7:19> el<7:21>
n<> u<176> t<Constant_expression> p<182> c<175> s<181> l<7:19> el<7:21>
n<P3> u<177> t<StringConst> p<178> l<7:25> el<7:27>
n<> u<178> t<Primary_literal> p<179> c<177> l<7:25> el<7:27>
n<> u<179> t<Constant_primary> p<180> c<178> l<7:25> el<7:27>
n<> u<180> t<Constant_expression> p<182> c<179> l<7:25> el<7:27>
n<> u<181> t<BinOp_Equiv> p<182> s<180> l<7:22> el<7:24>
n<> u<182> t<Constant_expression> p<184> c<176> l<7:19> el<7:27>
n<> u<183> t<BinOp_LogicAnd> p<184> s<182> l<7:16> el<7:18>
n<> u<184> t<Constant_expression> p<196> c<172> s<195> l<7:7> el<7:27>
n<P3> u<185> t<StringConst> p<186> l<7:31> el<7:33>
n<> u<186> t<Primary_literal> p<187> c<185> l<7:31> el<7:33>
n<> u<187> t<Constant_primary> p<188> c<186> l<7:31> el<7:33>
n<> u<188> t<Constant_expression> p<194> c<187> s<193> l<7:31> el<7:33>
n<P4> u<189> t<StringConst> p<190> l<7:37> el<7:39>
n<> u<190> t<Primary_literal> p<191> c<189> l<7:37> el<7:39>
n<> u<191> t<Constant_primary> p<192> c<190> l<7:37> el<7:39>
n<> u<192> t<Constant_expression> p<194> c<191> l<7:37> el<7:39>
n<> u<193> t<BinOp_Equiv> p<194> s<192> l<7:34> el<7:36>
n<> u<194> t<Constant_expression> p<196> c<188> l<7:31> el<7:39>
n<> u<195> t<BinOp_LogicAnd> p<196> s<194> l<7:28> el<7:30>
n<> u<196> t<Constant_expression> p<208> c<184> s<207> l<7:7> el<7:39>
n<P4> u<197> t<StringConst> p<198> l<7:43> el<7:45>
n<> u<198> t<Primary_literal> p<199> c<197> l<7:43> el<7:45>
n<> u<199> t<Constant_primary> p<200> c<198> l<7:43> el<7:45>
n<> u<200> t<Constant_expression> p<206> c<199> s<205> l<7:43> el<7:45>
n<34> u<201> t<IntConst> p<202> l<7:49> el<7:51>
n<> u<202> t<Primary_literal> p<203> c<201> l<7:49> el<7:51>
n<> u<203> t<Constant_primary> p<204> c<202> l<7:49> el<7:51>
n<> u<204> t<Constant_expression> p<206> c<203> l<7:49> el<7:51>
n<> u<205> t<BinOp_Equiv> p<206> s<204> l<7:46> el<7:48>
n<> u<206> t<Constant_expression> p<208> c<200> l<7:43> el<7:51>
n<> u<207> t<BinOp_LogicAnd> p<208> s<206> l<7:40> el<7:42>
n<> u<208> t<Constant_expression> p<222> c<196> s<220> l<7:7> el<7:51>
n<GOOD> u<209> t<StringConst> p<215> s<214> l<8:5> el<8:9>
n<good> u<210> t<StringConst> p<211> l<8:10> el<8:14>
n<> u<211> t<Name_of_instance> p<214> c<210> s<213> l<8:10> el<8:14>
n<> u<212> t<Ordered_port_connection> p<213> l<8:15> el<8:15>
n<> u<213> t<List_of_port_connections> p<214> c<212> l<8:15> el<8:15>
n<> u<214> t<Hierarchical_instance> p<215> c<211> l<8:10> el<8:16>
n<> u<215> t<Module_instantiation> p<216> c<209> l<8:5> el<8:17>
n<> u<216> t<Module_or_generate_item> p<217> c<215> l<8:5> el<8:17>
n<> u<217> t<Generate_item> p<218> c<216> l<8:5> el<8:17>
n<> u<218> t<Generate_block> p<220> c<217> s<219> l<8:5> el<8:17>
n<> u<219> t<End> p<220> l<9:3> el<9:6>
n<> u<220> t<Generate_block> p<222> c<218> l<7:53> el<9:6>
n<> u<221> t<IF> p<222> s<208> l<7:3> el<7:5>
n<> u<222> t<If_generate_construct> p<223> c<221> l<7:3> el<9:6>
n<> u<223> t<Conditional_generate_construct> p<224> c<222> l<7:3> el<9:6>
n<> u<224> t<Module_common_item> p<225> c<223> l<7:3> el<9:6>
n<> u<225> t<Module_or_generate_item> p<226> c<224> l<7:3> el<9:6>
n<> u<226> t<Non_port_module_item> p<227> c<225> l<7:3> el<9:6>
n<> u<227> t<Module_item> p<228> c<226> l<7:3> el<9:6>
n<> u<228> t<Module_declaration> p<229> c<6> l<1:1> el<11:10>
n<> u<229> t<Description> p<230> c<228> l<1:1> el<11:10>
n<> u<230> t<Source_text> p<231> c<229> l<1:1> el<11:10>
n<> u<231> t<Top_level_rule> c<1> l<1:1> el<12:1>
[WRN:PA0205] dut.sv:1:1: No timescale set for "socket_1n".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:1:1: Compile module "work@socket_1n".

[INF:EL0526] Design Elaboration...

[INF:CP0335] dut.sv:7:3: Compile generate block "work@socket_1n.genblk1".

[NTE:EL0503] dut.sv:1:1: Top level module "work@socket_1n".

[WRN:EL0500] dut.sv:8:5: Cannot find a module definition for "work@socket_1n.genblk1::GOOD".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 3.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 1.

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/regression/LeftPadding/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/LeftPadding/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/LeftPadding/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@socket_1n), id:106
|vpiElaborated:1
|vpiName:work@socket_1n
|uhdmallModules:
\_module: work@socket_1n (work@socket_1n), id:107 dut.sv:1:1: , endln:11:10, parent:work@socket_1n, parID:106
  |vpiFullName:work@socket_1n
  |vpiParameter:
  \_parameter: (work@socket_1n.P1), id:4, line:2:23, endln:2:25, parent:work@socket_1n, parID:107
    |vpiTypespec:
    \_bit_typespec: , id:3, line:2:13, endln:2:16, parent:work@socket_1n.P1, parID:4
      |vpiParent:
      \_parameter: (work@socket_1n.P1), id:4, line:2:23, endln:2:25, parent:work@socket_1n, parID:107
      |vpiRange:
      \_range: , id:0, line:2:18, endln:2:21
        |vpiLeftRange:
        \_constant: , id:1, line:2:18, endln:2:19, parID:0
          |vpiDecompile:7
          |vpiSize:64
          |UINT:7
          |vpiParent:
          \_range: , id:0, line:2:18, endln:2:21
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , id:2, line:2:20, endln:2:21, parID:0
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiParent:
          \_range: , id:0, line:2:18, endln:2:21
          |vpiConstType:9
    |vpiParent:
    \_module: work@socket_1n (work@socket_1n), id:107 dut.sv:1:1: , endln:11:10, parent:work@socket_1n, parID:106
    |vpiName:P1
    |vpiFullName:work@socket_1n.P1
  |vpiParameter:
  \_parameter: (work@socket_1n.P2), id:15, line:3:23, endln:3:25, parent:work@socket_1n, parID:107
    |vpiTypespec:
    \_bit_typespec: , id:14, line:3:13, endln:3:16, parent:work@socket_1n.P2, parID:15
      |vpiParent:
      \_parameter: (work@socket_1n.P2), id:15, line:3:23, endln:3:25, parent:work@socket_1n, parID:107
      |vpiRange:
      \_range: , id:11, line:3:18, endln:3:21
        |vpiLeftRange:
        \_constant: , id:12, line:3:18, endln:3:19, parID:11
          |vpiDecompile:7
          |vpiSize:64
          |UINT:7
          |vpiParent:
          \_range: , id:11, line:3:18, endln:3:21
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , id:13, line:3:20, endln:3:21, parID:11
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiParent:
          \_range: , id:11, line:3:18, endln:3:21
          |vpiConstType:9
    |vpiParent:
    \_module: work@socket_1n (work@socket_1n), id:107 dut.sv:1:1: , endln:11:10, parent:work@socket_1n, parID:106
    |vpiName:P2
    |vpiFullName:work@socket_1n.P2
  |vpiParameter:
  \_parameter: (work@socket_1n.P3), id:25, line:4:23, endln:4:25, parent:work@socket_1n, parID:107
    |vpiTypespec:
    \_bit_typespec: , id:24, line:4:13, endln:4:16, parent:work@socket_1n.P3, parID:25
      |vpiParent:
      \_parameter: (work@socket_1n.P3), id:25, line:4:23, endln:4:25, parent:work@socket_1n, parID:107
      |vpiRange:
      \_range: , id:21, line:4:18, endln:4:21
        |vpiLeftRange:
        \_constant: , id:22, line:4:18, endln:4:19, parID:21
          |vpiDecompile:7
          |vpiSize:64
          |UINT:7
          |vpiParent:
          \_range: , id:21, line:4:18, endln:4:21
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , id:23, line:4:20, endln:4:21, parID:21
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiParent:
          \_range: , id:21, line:4:18, endln:4:21
          |vpiConstType:9
    |vpiParent:
    \_module: work@socket_1n (work@socket_1n), id:107 dut.sv:1:1: , endln:11:10, parent:work@socket_1n, parID:106
    |vpiName:P3
    |vpiFullName:work@socket_1n.P3
  |vpiParameter:
  \_parameter: (work@socket_1n.P4), id:36, line:5:23, endln:5:25, parent:work@socket_1n, parID:107
    |vpiTypespec:
    \_bit_typespec: , id:35, line:5:13, endln:5:16, parent:work@socket_1n.P4, parID:36
      |vpiParent:
      \_parameter: (work@socket_1n.P4), id:36, line:5:23, endln:5:25, parent:work@socket_1n, parID:107
      |vpiRange:
      \_range: , id:32, line:5:18, endln:5:21
        |vpiLeftRange:
        \_constant: , id:33, line:5:18, endln:5:19, parID:32
          |vpiDecompile:7
          |vpiSize:64
          |UINT:7
          |vpiParent:
          \_range: , id:32, line:5:18, endln:5:21
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , id:34, line:5:20, endln:5:21, parID:32
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiParent:
          \_range: , id:32, line:5:18, endln:5:21
          |vpiConstType:9
    |vpiParent:
    \_module: work@socket_1n (work@socket_1n), id:107 dut.sv:1:1: , endln:11:10, parent:work@socket_1n, parID:106
    |vpiName:P4
    |vpiFullName:work@socket_1n.P4
  |vpiParamAssign:
  \_param_assign: , id:5, line:2:23, endln:2:43, parent:work@socket_1n, parID:107
    |vpiParent:
    \_module: work@socket_1n (work@socket_1n), id:107 dut.sv:1:1: , endln:11:10, parent:work@socket_1n, parID:106
    |vpiRhs:
    \_operation: , id:6, line:2:28, endln:2:43
      |vpiOpType:34
      |vpiOperand:
      \_constant: , id:7, line:2:29, endln:2:30, parID:6
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiParent:
        \_operation: , id:6, line:2:28, endln:2:43
        |vpiConstType:9
      |vpiOperand:
      \_operation: , id:8, line:2:30, endln:2:42, parID:6
        |vpiParent:
        \_operation: , id:6, line:2:28, endln:2:43
        |vpiOpType:33
        |vpiOperand:
        \_constant: , id:9, line:2:31, endln:2:35
          |vpiDecompile:4'h2
          |vpiSize:4
          |HEX:2
          |vpiConstType:5
        |vpiOperand:
        \_constant: , id:10, line:2:37, endln:2:41
          |vpiDecompile:4'h2
          |vpiSize:4
          |HEX:2
          |vpiConstType:5
    |vpiLhs:
    \_parameter: (work@socket_1n.P1), id:4, line:2:23, endln:2:25, parent:work@socket_1n, parID:107
  |vpiParamAssign:
  \_param_assign: , id:16, line:3:23, endln:3:37, parent:work@socket_1n, parID:107
    |vpiParent:
    \_module: work@socket_1n (work@socket_1n), id:107 dut.sv:1:1: , endln:11:10, parent:work@socket_1n, parID:106
    |vpiRhs:
    \_operation: , id:17, line:3:28, endln:3:37
      |vpiOpType:34
      |vpiOperand:
      \_constant: , id:18, line:3:29, endln:3:30, parID:17
        |vpiDecompile:2
        |vpiSize:64
        |UINT:2
        |vpiParent:
        \_operation: , id:17, line:3:28, endln:3:37
        |vpiConstType:9
      |vpiOperand:
      \_operation: , id:19, line:3:30, endln:3:36, parID:17
        |vpiParent:
        \_operation: , id:17, line:3:28, endln:3:37
        |vpiOpType:33
        |vpiOperand:
        \_constant: , id:20, line:3:31, endln:3:35
          |vpiDecompile:4'h2
          |vpiSize:4
          |HEX:2
          |vpiConstType:5
    |vpiLhs:
    \_parameter: (work@socket_1n.P2), id:15, line:3:23, endln:3:25, parent:work@socket_1n, parID:107
  |vpiParamAssign:
  \_param_assign: , id:26, line:4:23, endln:4:44, parent:work@socket_1n, parID:107
    |vpiParent:
    \_module: work@socket_1n (work@socket_1n), id:107 dut.sv:1:1: , endln:11:10, parent:work@socket_1n, parID:106
    |vpiRhs:
    \_operation: , id:27, line:4:28, endln:4:44
      |vpiOpType:34
      |vpiOperand:
      \_constant: , id:28, line:4:29, endln:4:30, parID:27
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiParent:
        \_operation: , id:27, line:4:28, endln:4:44
        |vpiConstType:9
      |vpiOperand:
      \_operation: , id:29, line:4:30, endln:4:43, parID:27
        |vpiParent:
        \_operation: , id:27, line:4:28, endln:4:44
        |vpiOpType:33
        |vpiOperand:
        \_constant: , id:30, line:4:31, endln:4:36
          |vpiDecompile:4'b10
          |vpiSize:4
          |BIN:10
          |vpiConstType:3
        |vpiOperand:
        \_constant: , id:31, line:4:38, endln:4:42
          |vpiDecompile:4'h2
          |vpiSize:4
          |HEX:2
          |vpiConstType:5
    |vpiLhs:
    \_parameter: (work@socket_1n.P3), id:25, line:4:23, endln:4:25, parent:work@socket_1n, parID:107
  |vpiParamAssign:
  \_param_assign: , id:37, line:5:23, endln:5:38, parent:work@socket_1n, parID:107
    |vpiParent:
    \_module: work@socket_1n (work@socket_1n), id:107 dut.sv:1:1: , endln:11:10, parent:work@socket_1n, parID:106
    |vpiRhs:
    \_operation: , id:38, line:5:28, endln:5:38
      |vpiOpType:34
      |vpiOperand:
      \_constant: , id:39, line:5:29, endln:5:30, parID:38
        |vpiDecompile:2
        |vpiSize:64
        |UINT:2
        |vpiParent:
        \_operation: , id:38, line:5:28, endln:5:38
        |vpiConstType:9
      |vpiOperand:
      \_operation: , id:40, line:5:30, endln:5:37, parID:38
        |vpiParent:
        \_operation: , id:38, line:5:28, endln:5:38
        |vpiOpType:33
        |vpiOperand:
        \_constant: , id:41, line:5:31, endln:5:36
          |vpiDecompile:4'b10
          |vpiSize:4
          |BIN:10
          |vpiConstType:3
    |vpiLhs:
    \_parameter: (work@socket_1n.P4), id:36, line:5:23, endln:5:25, parent:work@socket_1n, parID:107
  |vpiDefName:work@socket_1n
  |vpiParent:
  \_design: (work@socket_1n), id:106
|uhdmtopModules:
\_module: work@socket_1n (work@socket_1n), id:108 dut.sv:1:1: , endln:11:10
  |vpiName:work@socket_1n
  |vpiParameter:
  \_parameter: (work@socket_1n.P1), id:109, line:2:23, endln:2:25, parent:work@socket_1n, parID:108
    |vpiTypespec:
    \_bit_typespec: , id:110, line:2:13, endln:2:16, parent:work@socket_1n.P1, parID:109
      |vpiParent:
      \_parameter: (work@socket_1n.P1), id:109, line:2:23, endln:2:25, parent:work@socket_1n, parID:108
      |vpiRange:
      \_range: , id:111, line:2:18, endln:2:21, parID:110
        |vpiParent:
        \_bit_typespec: , id:110, line:2:13, endln:2:16, parent:work@socket_1n.P1, parID:109
        |vpiLeftRange:
        \_constant: , id:112, line:2:18, endln:2:19, parID:111
          |vpiDecompile:7
          |vpiSize:64
          |UINT:7
          |vpiParent:
          \_range: , id:111, line:2:18, endln:2:21, parID:110
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , id:113, line:2:20, endln:2:21, parID:111
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiParent:
          \_range: , id:111, line:2:18, endln:2:21, parID:110
          |vpiConstType:9
    |vpiParent:
    \_module: work@socket_1n (work@socket_1n), id:108 dut.sv:1:1: , endln:11:10
    |vpiName:P1
    |vpiFullName:work@socket_1n.P1
  |vpiParameter:
  \_parameter: (work@socket_1n.P2), id:114, line:3:23, endln:3:25, parent:work@socket_1n, parID:108
    |vpiTypespec:
    \_bit_typespec: , id:115, line:3:13, endln:3:16, parent:work@socket_1n.P2, parID:114
      |vpiParent:
      \_parameter: (work@socket_1n.P2), id:114, line:3:23, endln:3:25, parent:work@socket_1n, parID:108
      |vpiRange:
      \_range: , id:116, line:3:18, endln:3:21, parID:115
        |vpiParent:
        \_bit_typespec: , id:115, line:3:13, endln:3:16, parent:work@socket_1n.P2, parID:114
        |vpiLeftRange:
        \_constant: , id:117, line:3:18, endln:3:19, parID:116
          |vpiDecompile:7
          |vpiSize:64
          |UINT:7
          |vpiParent:
          \_range: , id:116, line:3:18, endln:3:21, parID:115
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , id:118, line:3:20, endln:3:21, parID:116
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiParent:
          \_range: , id:116, line:3:18, endln:3:21, parID:115
          |vpiConstType:9
    |vpiParent:
    \_module: work@socket_1n (work@socket_1n), id:108 dut.sv:1:1: , endln:11:10
    |vpiName:P2
    |vpiFullName:work@socket_1n.P2
  |vpiParameter:
  \_parameter: (work@socket_1n.P3), id:119, line:4:23, endln:4:25, parent:work@socket_1n, parID:108
    |vpiTypespec:
    \_bit_typespec: , id:120, line:4:13, endln:4:16, parent:work@socket_1n.P3, parID:119
      |vpiParent:
      \_parameter: (work@socket_1n.P3), id:119, line:4:23, endln:4:25, parent:work@socket_1n, parID:108
      |vpiRange:
      \_range: , id:121, line:4:18, endln:4:21, parID:120
        |vpiParent:
        \_bit_typespec: , id:120, line:4:13, endln:4:16, parent:work@socket_1n.P3, parID:119
        |vpiLeftRange:
        \_constant: , id:122, line:4:18, endln:4:19, parID:121
          |vpiDecompile:7
          |vpiSize:64
          |UINT:7
          |vpiParent:
          \_range: , id:121, line:4:18, endln:4:21, parID:120
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , id:123, line:4:20, endln:4:21, parID:121
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiParent:
          \_range: , id:121, line:4:18, endln:4:21, parID:120
          |vpiConstType:9
    |vpiParent:
    \_module: work@socket_1n (work@socket_1n), id:108 dut.sv:1:1: , endln:11:10
    |vpiName:P3
    |vpiFullName:work@socket_1n.P3
  |vpiParameter:
  \_parameter: (work@socket_1n.P4), id:124, line:5:23, endln:5:25, parent:work@socket_1n, parID:108
    |vpiTypespec:
    \_bit_typespec: , id:125, line:5:13, endln:5:16, parent:work@socket_1n.P4, parID:124
      |vpiParent:
      \_parameter: (work@socket_1n.P4), id:124, line:5:23, endln:5:25, parent:work@socket_1n, parID:108
      |vpiRange:
      \_range: , id:126, line:5:18, endln:5:21, parID:125
        |vpiParent:
        \_bit_typespec: , id:125, line:5:13, endln:5:16, parent:work@socket_1n.P4, parID:124
        |vpiLeftRange:
        \_constant: , id:127, line:5:18, endln:5:19, parID:126
          |vpiDecompile:7
          |vpiSize:64
          |UINT:7
          |vpiParent:
          \_range: , id:126, line:5:18, endln:5:21, parID:125
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , id:128, line:5:20, endln:5:21, parID:126
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiParent:
          \_range: , id:126, line:5:18, endln:5:21, parID:125
          |vpiConstType:9
    |vpiParent:
    \_module: work@socket_1n (work@socket_1n), id:108 dut.sv:1:1: , endln:11:10
    |vpiName:P4
    |vpiFullName:work@socket_1n.P4
  |vpiParamAssign:
  \_param_assign: , id:73, line:2:23, endln:2:43, parent:work@socket_1n, parID:108
    |vpiParent:
    \_module: work@socket_1n (work@socket_1n), id:108 dut.sv:1:1: , endln:11:10
    |vpiRhs:
    \_constant: , id:74, line:2:28, endln:2:43
      |vpiDecompile:8'b00100010
      |vpiSize:8
      |BIN:00100010
      |vpiTypespec:
      \_bit_typespec: , id:3, line:2:13, endln:2:16, parent:work@socket_1n.P1, parID:4
      |vpiConstType:3
    |vpiLhs:
    \_parameter: (work@socket_1n.P1), id:109, line:2:23, endln:2:25, parent:work@socket_1n, parID:108
  |vpiParamAssign:
  \_param_assign: , id:76, line:3:23, endln:3:37, parent:work@socket_1n, parID:108
    |vpiParent:
    \_module: work@socket_1n (work@socket_1n), id:108 dut.sv:1:1: , endln:11:10
    |vpiRhs:
    \_constant: , id:77, line:3:28, endln:3:37
      |vpiDecompile:8'b00100010
      |vpiSize:8
      |BIN:00100010
      |vpiTypespec:
      \_bit_typespec: , id:14, line:3:13, endln:3:16, parent:work@socket_1n.P2, parID:15
      |vpiConstType:3
    |vpiLhs:
    \_parameter: (work@socket_1n.P2), id:114, line:3:23, endln:3:25, parent:work@socket_1n, parID:108
  |vpiParamAssign:
  \_param_assign: , id:78, line:4:23, endln:4:44, parent:work@socket_1n, parID:108
    |vpiParent:
    \_module: work@socket_1n (work@socket_1n), id:108 dut.sv:1:1: , endln:11:10
    |vpiRhs:
    \_constant: , id:79, line:4:28, endln:4:44
      |vpiDecompile:8'b00100010
      |vpiSize:8
      |BIN:00100010
      |vpiTypespec:
      \_bit_typespec: , id:24, line:4:13, endln:4:16, parent:work@socket_1n.P3, parID:25
      |vpiConstType:3
    |vpiLhs:
    \_parameter: (work@socket_1n.P3), id:119, line:4:23, endln:4:25, parent:work@socket_1n, parID:108
  |vpiParamAssign:
  \_param_assign: , id:80, line:5:23, endln:5:38, parent:work@socket_1n, parID:108
    |vpiParent:
    \_module: work@socket_1n (work@socket_1n), id:108 dut.sv:1:1: , endln:11:10
    |vpiRhs:
    \_constant: , id:81, line:5:28, endln:5:38
      |vpiDecompile:8'b00100010
      |vpiSize:8
      |BIN:00100010
      |vpiTypespec:
      \_bit_typespec: , id:35, line:5:13, endln:5:16, parent:work@socket_1n.P4, parID:36
      |vpiConstType:3
    |vpiLhs:
    \_parameter: (work@socket_1n.P4), id:124, line:5:23, endln:5:25, parent:work@socket_1n, parID:108
  |vpiDefName:work@socket_1n
  |vpiTop:1
  |vpiTopModule:1
  |vpiGenScopeArray:
  \_gen_scope_array: (work@socket_1n.genblk1), id:132, line:7:3, endln:9:6, parent:work@socket_1n, parID:108
    |vpiParent:
    \_module: work@socket_1n (work@socket_1n), id:108 dut.sv:1:1: , endln:11:10
    |vpiName:genblk1
    |vpiFullName:work@socket_1n.genblk1
    |vpiGenScope:
    \_gen_scope: (work@socket_1n.genblk1), id:133, parent:work@socket_1n.genblk1, parID:132
      |vpiFullName:work@socket_1n.genblk1
      |vpiParent:
      \_gen_scope_array: (work@socket_1n.genblk1), id:132, line:7:3, endln:9:6, parent:work@socket_1n, parID:108
      |vpiModule:
      \_module: work@socket_1n.genblk1::GOOD (work@socket_1n.genblk1.good), id:134 dut.sv:8:5: , endln:8:17, parent:work@socket_1n.genblk1, parID:133
        |vpiName:good
        |vpiFullName:work@socket_1n.genblk1.good
        |vpiDefName:work@socket_1n.genblk1::GOOD
        |vpiParent:
        \_gen_scope: (work@socket_1n.genblk1), id:133, parent:work@socket_1n.genblk1, parID:132
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/LeftPadding/dut.sv | ${SURELOG_DIR}/build/regression/LeftPadding/roundtrip/dut_000.sv | 7 | 11 | 

