
---------- Begin Simulation Statistics ----------
final_tick                               253671175000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                   2811                       # Simulator instruction rate (inst/s)
host_mem_usage                               29835736                       # Number of bytes of host memory used
host_op_rate                                     2880                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 93127.77                       # Real time elapsed on the host
host_tick_rate                                 536977                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   261754488                       # Number of instructions simulated
sim_ops                                     268183557                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.050007                       # Number of seconds simulated
sim_ticks                                 50007495625                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             78.675508                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  301232                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               382879                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               4257                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             19806                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            378738                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              46510                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           55767                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             9257                       # Number of indirect misses.
system.cpu.branchPred.lookups                  679485                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  116568                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         5721                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     3851634                       # Number of instructions committed
system.cpu.committedOps                       4247606                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.267237                       # CPI: cycles per instruction
system.cpu.discardedOps                         60410                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            2154586                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            923323                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           430248                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         7592402                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.306069                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     4233                       # number of quiesce instructions executed
system.cpu.numCycles                         12584203                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      4233                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2572594     60.57%     60.57% # Class of committed instruction
system.cpu.op_class_0::IntMult                  13087      0.31%     60.87% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     60.87% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     60.87% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     60.87% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     60.87% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     60.87% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     60.87% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     60.87% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     60.87% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     60.87% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     60.87% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     60.87% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     60.87% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     60.87% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     60.87% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     60.87% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     60.87% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     60.87% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     60.87% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     60.87% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     60.87% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     60.87% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     60.87% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     60.87% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     60.87% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     60.87% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     60.87% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     60.87% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     60.87% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     60.87% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     60.87% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     60.87% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     60.87% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     60.87% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     60.87% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     60.87% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     60.87% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     60.87% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     60.87% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     60.87% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     60.87% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     60.87% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     60.87% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     60.87% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     60.87% # Class of committed instruction
system.cpu.op_class_0::MemRead                1018669     23.98%     84.86% # Class of committed instruction
system.cpu.op_class_0::MemWrite                643256     15.14%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4247606                       # Class of committed instruction
system.cpu.quiesceCycles                     67427790                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         4991801                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests           20                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         7048                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         14179                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 253671175000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 253671175000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 253671175000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 253671175000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             1737750                       # Transaction distribution
system.membus.trans_dist::ReadResp            1742703                       # Transaction distribution
system.membus.trans_dist::WriteReq             694158                       # Transaction distribution
system.membus.trans_dist::WriteResp            694158                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         4860                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2165                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2192                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2193                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            255                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4698                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          644                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          644                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port          103                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        17146                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        20569                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        71072                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       108890                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      4775598                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      4775598                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                4885132                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        16320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        16320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         2624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        34292                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       749440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        94480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       880836                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    152818116                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    152818116                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               153715272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2441406                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000018                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.004197                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2441363    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      43      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2441406                       # Request fanout histogram
system.membus.reqLayer6.occupancy          5699389185                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              11.4                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            90457375                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              672218                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            17072875                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 253671175000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           87875149                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy        10338514608                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             20.7                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1281000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 253671175000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 253671175000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 253671175000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 253671175000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      1464832                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      1464832                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      3658619                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      3658619                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          596                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         1246                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        36236                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        32802                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           30                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           42                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        71072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       241904                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       110592                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       364784                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       118784                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      9596928                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        61440                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      9777152                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        21504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        30720                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         3174                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         3174                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total     10246902                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          838                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         1958                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        39862                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        51546                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           33                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        94480                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      3869624                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port      1769472                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      5835704                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      1900544                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    153550848                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       983040                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    156434432                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       344064                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       491520                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        50700                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        50700                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    162906836                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        17514239750                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             35.0                       # Network utilization (%)
system.acctest.local_bus.numRequests         11055416                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          721                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.16                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  14441809157                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         28.9                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   8055419000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         16.1                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 253671175000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 253671175000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 253671175000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       983040                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total      1523712                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       196608                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       147456                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       344064                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        30720                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       190464                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         4608                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        53760                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      3931571                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma     19657853                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2948678                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      3931571                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     30469672                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3931571                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2948678                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      6880249                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      3931571                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma     19657853                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      6880249                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      6880249                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     37349921                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 253671175000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 253671175000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 253671175000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 253671175000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 253671175000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 253671175000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 253671175000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       147456                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       344064                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       491520                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       147456                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        50700                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       198156                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         4608                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       344064                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       348672                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       147456                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1587                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       149043                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2948678                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      6880249                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        9828927                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2948678                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1013848                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       3962526                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2948678                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      9828927                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1013848                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      13791452                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 253671175000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      1733463                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      1733463                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       654336                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       654336                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        59512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      4708352                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         6144                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         1590                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      4775598                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      1903544                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    150667264                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        50700                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    152818116                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      2822135                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      2822135    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      2822135                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   6093109935                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         12.2                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   9321612000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         18.6                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 253671175000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     94863800                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma      1900544                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      1900544                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     98664888                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0      1933356                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma      1969080                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      3902436                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     23715950                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        59392                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        59392                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     23834734                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       483339                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        61560                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       544899                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1896991617                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     38005183                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     38005183                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1973001982                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     38661324                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     39375697                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     78037021                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1935652941                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     77380880                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     38005183                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2051039004                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 253671175000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 253671175000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 253671175000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 253671175000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma      1769472                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    213977704                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     39780352                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    255527528                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0    118686992                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma    113770496                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    232457488                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        55296                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     53494426                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma      1243136                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     54792858                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     29671748                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      3555328                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     33227076                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     35384135                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   4278912618                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    795487786                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   5109784539                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   2373384040                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2275068859                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4648452899                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     35384135                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   6652296658                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   3070556645                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   9758237438                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 253671175000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 253671175000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 253671175000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 253671175000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 253671175000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 253671175000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 253671175000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 253671175000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 253671175000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 253671175000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 253671175000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 253671175000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 253671175000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 253671175000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 253671175000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 253671175000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 253671175000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 253671175000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 253671175000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        16320                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         2624                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        18944                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        16320                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        16320                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          255                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           41                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          296                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       326351                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        52472                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         378823                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       326351                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       326351                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       326351                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        52472                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        378823                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 253671175000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 253671175000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 253671175000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 253671175000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 253671175000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 253671175000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 253671175000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 253671175000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 253671175000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 253671175000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 253671175000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 253671175000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 253671175000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 253671175000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         3000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma    110886912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        50700                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         438336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          111378948                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       311040                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma      1900544                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     39780352                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        42188544                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           60                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      1732608                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          795                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            6849                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1740312                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         4860                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        29696                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       621568                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             659196                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        59991                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2217405823                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1013848                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           8765406                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2227245068                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        6219868                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     38005183                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    795487786                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      3931571                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            843644407                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        6219868                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     38065174                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   3012893610                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      3931571                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1013848                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          8765406                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3070889475                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      4858.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     29756.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   2352372.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      3072.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       795.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      6832.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000358500250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2050                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2050                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3127522                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             700276                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1740312                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     659196                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1740312                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   659196                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1821                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     2                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            108666                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            108704                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            108601                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            108671                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            108643                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            108626                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            108654                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            108646                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            108697                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            108662                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           108665                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           108685                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           108666                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           108710                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           108616                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           108579                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             41174                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             41262                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             41188                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             41217                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             41190                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             41204                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             41189                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             41200                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             41204                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             41215                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            41184                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            41195                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            41203                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            41211                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            41174                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            41185                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.36                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.38                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  56654459155                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 8692455000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            102289847905                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32588.30                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58838.30                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      2344                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1621529                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  611550                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.27                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.77                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     3                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1740309                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               659196                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    8549                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2460                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    9483                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    9468                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1523485                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   61695                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   61493                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   60818                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      90                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     274                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     87                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    116                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    415                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1089                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  46632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 107222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 103269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  49096                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  17207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  15834                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  14642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  14743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  15114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  13871                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  12715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  11149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   9979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   9282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   9018                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   9349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   8993                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  10391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   9904                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   9066                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   8158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   6951                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   6250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   6131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   6027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   5885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   5837                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   5767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   5692                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   5628                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   5673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   5905                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   6053                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   6595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   6315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   5962                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   5686                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   5728                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   5800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   5769                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   5733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   5755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   5871                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   2301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   3043                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   4908                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   6684                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       164615                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    932.196361                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   845.871860                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   247.471686                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         4640      2.82%      2.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4849      2.95%      5.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2748      1.67%      7.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2540      1.54%      8.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2579      1.57%     10.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2591      1.57%     12.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1923      1.17%     13.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2513      1.53%     14.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       140232     85.19%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       164615                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2050                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     847.547317                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1595.082408                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          1407     68.63%     68.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            1      0.05%     68.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            4      0.20%     68.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            4      0.20%     69.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            3      0.15%     69.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          243     11.85%     81.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            1      0.05%     81.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            1      0.05%     81.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            9      0.44%     81.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           23      1.12%     82.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            6      0.29%     83.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            2      0.10%     83.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071          109      5.32%     88.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199          118      5.76%     94.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3200-3327            1      0.05%     94.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223           18      0.88%     95.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            2      0.10%     95.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271           98      4.78%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2050                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2050                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     321.558537                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     67.481535                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    455.523305                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31           1307     63.76%     63.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            62      3.02%     66.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            23      1.12%     67.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127           10      0.49%     68.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            6      0.29%     68.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            7      0.34%     69.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            9      0.44%     69.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            6      0.29%     69.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            4      0.20%     69.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            3      0.15%     70.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            5      0.24%     70.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            1      0.05%     70.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            1      0.05%     70.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            1      0.05%     70.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479            1      0.05%     70.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-511            1      0.05%     70.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-543            2      0.10%     70.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-575            1      0.05%     70.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::576-607            1      0.05%     70.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-703            1      0.05%     70.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::736-767            1      0.05%     70.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::800-831            2      0.10%     70.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::832-863            2      0.10%     71.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::896-927            2      0.10%     71.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::928-959            1      0.05%     71.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            6      0.29%     71.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           16      0.78%     72.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          568     27.71%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2050                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              111263424                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  116544                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                42188480                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               111378948                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             42188544                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2224.93                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       843.64                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2227.25                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    843.64                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        23.97                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    17.38                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.59                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   50006052500                       # Total gap between requests
system.mem_ctrls.avgGap                      20840.13                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         3000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma    110771456                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        50700                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       437248                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       312064                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma      1900544                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     39779264                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 59991.006598223343                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2215097049.263602256775                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1013848.011509974487                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 8743649.217686653137                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 6240344.494355989620                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 38005182.548071257770                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 795466029.698822736740                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 3931570.608421165030                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           60                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      1732608                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          795                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         6849                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         4860                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        29696                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       621568                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma      3438925                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma 101852835755                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    156163750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    277409475                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 165432820310                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  41812397780                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 847118708220                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   3396268450                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     57315.42                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58785.85                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    196432.39                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     40503.65                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  34039674.96                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1408014.47                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1362873.75                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   1105556.14                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.13                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         81229103.774997                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         56696161.199995                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        3161927793.750000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       916138487.250000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     478742783.399897                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     850784994.974952                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     351404592.600028                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       5896923916.950113                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        117.920801                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  18014435680                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2705220000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  29289925320                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 253671175000                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                8466                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          4233                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9956160.642570                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2282661.504443                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         4233    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       242375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     12474250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            4233                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    211526747000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  42144428000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 253671175000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1336945                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1336945                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1336945                       # number of overall hits
system.cpu.icache.overall_hits::total         1336945                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          255                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            255                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          255                       # number of overall misses
system.cpu.icache.overall_misses::total           255                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     11063750                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     11063750                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     11063750                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     11063750                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1337200                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1337200                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1337200                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1337200                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000191                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000191                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000191                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000191                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43387.254902                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43387.254902                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43387.254902                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43387.254902                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          255                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          255                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          255                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          255                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     10664375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     10664375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     10664375                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     10664375                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000191                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000191                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000191                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000191                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41821.078431                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41821.078431                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41821.078431                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41821.078431                       # average overall mshr miss latency
system.cpu.icache.replacements                    134                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1336945                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1336945                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          255                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           255                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     11063750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     11063750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1337200                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1337200                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000191                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000191                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43387.254902                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43387.254902                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          255                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          255                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     10664375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     10664375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000191                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000191                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41821.078431                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41821.078431                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 253671175000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           408.342841                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            19141585                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               134                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          142847.649254                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   408.342841                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.797545                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.797545                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          409                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          408                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.798828                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2674655                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2674655                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 253671175000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 253671175000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 253671175000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1611959                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1611959                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1611959                       # number of overall hits
system.cpu.dcache.overall_hits::total         1611959                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         8903                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           8903                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         8903                       # number of overall misses
system.cpu.dcache.overall_misses::total          8903                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    657000750                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    657000750                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    657000750                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    657000750                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1620862                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1620862                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1620862                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1620862                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005493                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005493                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005493                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005493                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 73795.434123                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73795.434123                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 73795.434123                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73795.434123                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         4860                       # number of writebacks
system.cpu.dcache.writebacks::total              4860                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         2013                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         2013                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         2013                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         2013                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         6890                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         6890                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         6890                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         6890                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        44109                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        44109                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    503003250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    503003250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    503003250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    503003250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     93278625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     93278625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004251                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004251                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004251                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004251                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 73004.825835                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73004.825835                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 73004.825835                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73004.825835                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2114.729987                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2114.729987                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   6891                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1013893                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1013893                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         5067                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          5067                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    380346000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    380346000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1018960                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1018960                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004973                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004973                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 75063.351095                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75063.351095                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          369                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          369                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         4698                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         4698                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         4287                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         4287                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    350559625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    350559625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     93278625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     93278625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004611                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004611                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 74618.906982                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74618.906982                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21758.484955                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21758.484955                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       598066                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         598066                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         3836                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3836                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    276654750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    276654750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       601902                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       601902                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006373                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006373                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 72120.633472                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72120.633472                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1644                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1644                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2192                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2192                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        39822                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        39822                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    152443625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    152443625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003642                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003642                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 69545.449361                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 69545.449361                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 253671175000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              285912                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              6891                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             41.490640                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          122                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          337                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           45                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6490339                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6490339                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 253671175000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 253671175000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               253673311250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                   2810                       # Simulator instruction rate (inst/s)
host_mem_usage                               29835736                       # Number of bytes of host memory used
host_op_rate                                     2879                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 93138.77                       # Real time elapsed on the host
host_tick_rate                                 536937                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   261756371                       # Number of instructions simulated
sim_ops                                     268185883                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.050010                       # Number of seconds simulated
sim_ticks                                 50009631875                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             78.659361                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  301333                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               383086                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               4257                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             19825                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            378786                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              46510                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           55767                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             9257                       # Number of indirect misses.
system.cpu.branchPred.lookups                  679794                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  116660                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         5721                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     3853517                       # Number of instructions committed
system.cpu.committedOps                       4249932                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.266528                       # CPI: cycles per instruction
system.cpu.discardedOps                         60457                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            2155761                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            923799                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           430431                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         7593505                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.306135                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     4233                       # number of quiesce instructions executed
system.cpu.numCycles                         12587621                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      4233                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2573947     60.56%     60.56% # Class of committed instruction
system.cpu.op_class_0::IntMult                  13088      0.31%     60.87% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     60.87% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     60.87% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     60.87% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     60.87% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     60.87% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     60.87% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     60.87% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     60.87% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     60.87% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     60.87% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     60.87% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     60.87% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     60.87% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     60.87% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     60.87% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     60.87% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     60.87% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     60.87% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     60.87% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     60.87% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     60.87% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     60.87% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     60.87% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     60.87% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     60.87% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     60.87% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     60.87% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     60.87% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     60.87% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     60.87% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     60.87% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     60.87% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     60.87% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     60.87% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     60.87% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     60.87% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     60.87% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     60.87% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     60.87% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     60.87% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     60.87% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     60.87% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     60.87% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     60.87% # Class of committed instruction
system.cpu.op_class_0::MemRead                1019196     23.98%     84.85% # Class of committed instruction
system.cpu.op_class_0::MemWrite                643700     15.15%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4249932                       # Class of committed instruction
system.cpu.quiesceCycles                     67427790                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         4994116                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests           20                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         7064                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         14206                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 253673311250                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 253673311250                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 253673311250                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 253673311250                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             1737750                       # Transaction distribution
system.membus.trans_dist::ReadResp            1742716                       # Transaction distribution
system.membus.trans_dist::WriteReq             694158                       # Transaction distribution
system.membus.trans_dist::WriteResp            694158                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         4869                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2169                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2192                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2193                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            257                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4709                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          650                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          650                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port          107                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        17146                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        20598                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        71072                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       108923                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      4775598                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      4775598                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                4885171                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        16448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        16448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         2752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        34292                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       750592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        94480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       882116                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    152818116                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    152818116                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               153716680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2441420                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000019                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.004341                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2441374    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      46      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2441420                       # Request fanout histogram
system.membus.reqLayer6.occupancy          5699453810                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              11.4                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            90457375                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              680796                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            17072875                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 253673311250                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           87937649                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy        10338514608                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             20.7                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1291000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 253673311250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 253673311250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 253673311250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 253673311250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      1464832                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      1464832                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      3658619                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      3658619                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          596                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         1246                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        36236                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        32802                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           30                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           42                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        71072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       241904                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       110592                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       364784                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       118784                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      9596928                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        61440                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      9777152                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        21504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        30720                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         3174                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         3174                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total     10246902                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          838                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         1958                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        39862                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        51546                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           33                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        94480                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      3869624                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port      1769472                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      5835704                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      1900544                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    153550848                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       983040                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    156434432                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       344064                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       491520                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        50700                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        50700                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    162906836                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        17514239750                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             35.0                       # Network utilization (%)
system.acctest.local_bus.numRequests         11055416                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          721                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.16                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  14441809157                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         28.9                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   8055419000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         16.1                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 253673311250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 253673311250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 253673311250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       983040                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total      1523712                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       196608                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       147456                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       344064                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        30720                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       190464                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         4608                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        53760                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      3931403                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma     19657013                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2948552                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      3931403                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     30468371                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3931403                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2948552                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      6879955                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      3931403                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma     19657013                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      6879955                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      6879955                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     37348325                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 253673311250                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 253673311250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 253673311250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 253673311250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 253673311250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 253673311250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 253673311250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       147456                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       344064                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       491520                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       147456                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        50700                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       198156                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         4608                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       344064                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       348672                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       147456                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1587                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       149043                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2948552                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      6879955                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        9828507                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2948552                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1013805                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       3962357                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2948552                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      9828507                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1013805                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      13790863                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 253673311250                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      1733463                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      1733463                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       654336                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       654336                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        59512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      4708352                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         6144                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         1590                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      4775598                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      1903544                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    150667264                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        50700                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    152818116                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      2822135                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      2822135    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      2822135                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   6093109935                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         12.2                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   9321612000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         18.6                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 253673311250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     94868296                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma      1900544                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      1900544                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     98669384                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0      1933444                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma      1969080                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      3902524                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     23717074                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        59392                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        59392                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     23835858                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       483361                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        61560                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       544921                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1897000487                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     38003559                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     38003559                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1973007605                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     38661432                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     39374015                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     78035447                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1935661919                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     77377574                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     38003559                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2051043052                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 253673311250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 253673311250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 253673311250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 253673311250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma      1769472                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    214003336                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     39780352                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    255553160                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0    118699808                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma    113770496                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    232470304                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        55296                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     53500834                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma      1243136                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     54799266                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     29674952                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      3555328                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     33230280                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     35382624                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   4279242377                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    795453806                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   5110078807                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   2373538927                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2274971675                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4648510603                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     35382624                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   6652781305                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   3070425481                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   9758589410                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 253673311250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 253673311250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 253673311250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 253673311250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 253673311250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 253673311250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 253673311250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 253673311250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 253673311250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 253673311250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 253673311250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 253673311250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 253673311250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 253673311250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 253673311250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 253673311250                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 253673311250                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 253673311250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 253673311250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        16448                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         2752                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        19200                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        16448                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        16448                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          257                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           43                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          300                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       328897                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        55029                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         383926                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       328897                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       328897                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       328897                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        55029                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        383926                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 253673311250                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 253673311250                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 253673311250                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 253673311250                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 253673311250                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 253673311250                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 253673311250                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 253673311250                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 253673311250                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 253673311250                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 253673311250                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 253673311250                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 253673311250                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 253673311250                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         3000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma    110886912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        50700                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         438912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          111379524                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       311616                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma      1900544                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     39780352                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        42189120                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           60                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      1732608                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          795                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            6858                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1740321                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         4869                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        29696                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       621568                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             659205                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        59988                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2217311103                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1013805                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           8776549                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2227161445                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        6231120                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     38003559                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    795453806                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      3931403                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            843619887                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        6231120                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     38063548                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   3012764908                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      3931403                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1013805                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          8776549                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3070781332                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      4867.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     29756.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   2352372.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      3072.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       795.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      6841.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000358500250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2050                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2050                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3127549                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             700276                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1740321                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     659205                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1740321                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   659205                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1821                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     2                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            108666                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            108707                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            108601                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            108672                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            108644                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            108626                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            108655                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            108646                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            108700                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            108662                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           108665                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           108685                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           108666                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           108710                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           108616                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           108579                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             41174                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             41262                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             41188                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             41217                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             41190                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             41204                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             41189                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             41200                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             41204                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             41215                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            41184                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            41195                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            41203                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            41211                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            41174                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            41185                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.36                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.38                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  56654549155                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 8692500000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            102290174155                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32588.18                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58838.18                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      2344                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1621533                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  611550                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.27                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.77                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     3                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1740318                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               659205                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    8558                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2460                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    9483                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    9468                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1523485                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   61695                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   61493                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   60818                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      90                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     274                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     87                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    116                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    415                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1089                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  46633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 107223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 103270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  49097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  17208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  15835                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  14643                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  14744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  15115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  13871                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  12715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  11149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   9979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   9282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   9018                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   9349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   8993                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  10391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   9904                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   9066                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   8158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   6951                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   6250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   6131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   6027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   5885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   5837                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   5767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   5692                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   5628                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   5673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   5905                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   6053                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   6595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   6315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   5962                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   5686                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   5728                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   5800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   5769                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   5733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   5755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   5871                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   2301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   3043                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   4908                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   6684                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       164620                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    932.171547                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   845.816829                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   247.509126                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         4643      2.82%      2.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4851      2.95%      5.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2748      1.67%      7.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2540      1.54%      8.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2579      1.57%     10.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2591      1.57%     12.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1923      1.17%     13.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2513      1.53%     14.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       140232     85.19%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       164620                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2050                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     847.547317                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1595.082408                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          1407     68.63%     68.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            1      0.05%     68.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            4      0.20%     68.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            4      0.20%     69.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            3      0.15%     69.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          243     11.85%     81.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            1      0.05%     81.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            1      0.05%     81.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            9      0.44%     81.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           23      1.12%     82.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            6      0.29%     83.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            2      0.10%     83.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071          109      5.32%     88.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199          118      5.76%     94.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3200-3327            1      0.05%     94.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223           18      0.88%     95.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            2      0.10%     95.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271           98      4.78%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2050                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2050                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     321.558537                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     67.481535                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    455.523305                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31           1307     63.76%     63.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            62      3.02%     66.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            23      1.12%     67.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127           10      0.49%     68.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            6      0.29%     68.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            7      0.34%     69.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            9      0.44%     69.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            6      0.29%     69.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            4      0.20%     69.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            3      0.15%     70.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            5      0.24%     70.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            1      0.05%     70.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            1      0.05%     70.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            1      0.05%     70.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479            1      0.05%     70.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-511            1      0.05%     70.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-543            2      0.10%     70.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-575            1      0.05%     70.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::576-607            1      0.05%     70.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-703            1      0.05%     70.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::736-767            1      0.05%     70.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::800-831            2      0.10%     70.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::832-863            2      0.10%     71.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::896-927            2      0.10%     71.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::928-959            1      0.05%     71.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            6      0.29%     71.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           16      0.78%     72.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          568     27.71%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2050                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              111264000                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  116544                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                42188480                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               111379524                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             42189120                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2224.85                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       843.61                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2227.16                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    843.62                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        23.97                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    17.38                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.59                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   50009665625                       # Total gap between requests
system.mem_ctrls.avgGap                      20841.48                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         3000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma    110771456                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        50700                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       437824                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       312064                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma      1900544                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     39779264                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 59988.443976123548                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2215002427.469878196716                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1013804.703196487972                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 8754793.498467437923                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 6240077.926988339983                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 38003559.089385919273                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 795432049.958476066589                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 3931402.664419232868                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           60                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      1732608                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          795                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         6858                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         4869                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        29696                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       621568                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma      3438925                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma 101852835755                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    156163750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    277735725                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 165432820310                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  41812397780                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 847118708220                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   3396268450                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     57315.42                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58785.85                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    196432.39                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     40498.06                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  33976755.04                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1408014.47                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1362873.75                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   1105556.14                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.13                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         81231570.899997                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         56697883.199995                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        3161944162.500000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       916138487.250000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     478779947.099897                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     850840507.837452                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     351407484.000028                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       5897040042.787613                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        117.918085                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  18014570680                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2705341250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  29291805320                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 253673311250                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                8466                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          4233                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9956160.642570                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2282661.504443                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         4233    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       242375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     12474250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            4233                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    211528883250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  42144428000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 253673311250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1337552                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1337552                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1337552                       # number of overall hits
system.cpu.icache.overall_hits::total         1337552                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          257                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            257                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          257                       # number of overall misses
system.cpu.icache.overall_misses::total           257                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     11150000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     11150000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     11150000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     11150000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1337809                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1337809                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1337809                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1337809                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000192                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000192                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000192                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000192                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43385.214008                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43385.214008                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43385.214008                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43385.214008                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          257                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          257                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          257                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          257                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     10747375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     10747375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     10747375                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     10747375                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000192                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000192                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000192                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000192                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41818.579767                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41818.579767                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41818.579767                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41818.579767                       # average overall mshr miss latency
system.cpu.icache.replacements                    136                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1337552                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1337552                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          257                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           257                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     11150000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     11150000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1337809                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1337809                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000192                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000192                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43385.214008                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43385.214008                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          257                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          257                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     10747375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     10747375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000192                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000192                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41818.579767                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41818.579767                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 253673311250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           408.342869                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            77257695                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               545                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          141757.238532                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   408.342869                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.797545                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.797545                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          409                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          406                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.798828                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2675875                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2675875                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 253673311250                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 253673311250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 253673311250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1612936                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1612936                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1612936                       # number of overall hits
system.cpu.dcache.overall_hits::total         1612936                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         8914                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           8914                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         8914                       # number of overall misses
system.cpu.dcache.overall_misses::total          8914                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    657724500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    657724500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    657724500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    657724500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1621850                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1621850                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1621850                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1621850                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005496                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005496                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005496                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005496                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 73785.562037                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73785.562037                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 73785.562037                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73785.562037                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         4869                       # number of writebacks
system.cpu.dcache.writebacks::total              4869                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         2013                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         2013                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         2013                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         2013                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         6901                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         6901                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         6901                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         6901                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        44109                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        44109                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    503711000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    503711000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    503711000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    503711000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     93278625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     93278625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004255                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004255                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004255                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004255                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 72991.015795                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72991.015795                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 72991.015795                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 72991.015795                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2114.729987                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2114.729987                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   6902                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1014426                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1014426                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         5078                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          5078                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    381069750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    381069750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1019504                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1019504                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004981                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004981                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 75043.274911                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75043.274911                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          369                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          369                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         4709                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         4709                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         4287                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         4287                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    351267375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    351267375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     93278625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     93278625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004619                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004619                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 74594.898068                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74594.898068                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21758.484955                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21758.484955                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       598510                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         598510                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         3836                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3836                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    276654750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    276654750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       602346                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       602346                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006368                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006368                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 72120.633472                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72120.633472                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1644                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1644                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2192                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2192                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        39822                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        39822                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    152443625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    152443625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003639                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003639                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 69545.449361                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 69545.449361                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 253673311250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1638231                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              7414                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            220.964527                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          120                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          328                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           45                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6494302                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6494302                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 253673311250                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 253673311250                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
