// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.2
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module filt_Block_codeRepl42_proc (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        src_mat_rows_V_out_din,
        src_mat_rows_V_out_full_n,
        src_mat_rows_V_out_write,
        src_mat_cols_V_out_din,
        src_mat_cols_V_out_full_n,
        src_mat_cols_V_out_write,
        dst_mat_rows_V_out_din,
        dst_mat_rows_V_out_full_n,
        dst_mat_rows_V_out_write,
        dst_mat_cols_V_out_din,
        dst_mat_cols_V_out_full_n,
        dst_mat_cols_V_out_write
);

parameter    ap_ST_st1_fsm_0 = 1'b1;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv9_F0 = 9'b11110000;
parameter    ap_const_lv10_140 = 10'b101000000;
parameter    ap_const_lv10_1E0 = 10'b111100000;
parameter    ap_const_lv11_280 = 11'b1010000000;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output  [8:0] src_mat_rows_V_out_din;
input   src_mat_rows_V_out_full_n;
output   src_mat_rows_V_out_write;
output  [9:0] src_mat_cols_V_out_din;
input   src_mat_cols_V_out_full_n;
output   src_mat_cols_V_out_write;
output  [9:0] dst_mat_rows_V_out_din;
input   dst_mat_rows_V_out_full_n;
output   dst_mat_rows_V_out_write;
output  [10:0] dst_mat_cols_V_out_din;
input   dst_mat_cols_V_out_full_n;
output   dst_mat_cols_V_out_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg src_mat_rows_V_out_write;
reg src_mat_cols_V_out_write;
reg dst_mat_rows_V_out_write;
reg dst_mat_cols_V_out_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_19;
reg    src_mat_rows_V_out_blk_n;
reg    src_mat_cols_V_out_blk_n;
reg    dst_mat_rows_V_out_blk_n;
reg    dst_mat_cols_V_out_blk_n;
reg    ap_sig_58;
reg   [0:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 1'b1;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_continue)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_58)) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (*) begin
    if (((1'b1 == ap_done_reg) | ((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_58))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (1'b1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_58)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_19) begin
        ap_sig_cseq_ST_st1_fsm_0 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st1_fsm_0)) begin
        dst_mat_cols_V_out_blk_n = dst_mat_cols_V_out_full_n;
    end else begin
        dst_mat_cols_V_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_58)) begin
        dst_mat_cols_V_out_write = 1'b1;
    end else begin
        dst_mat_cols_V_out_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st1_fsm_0)) begin
        dst_mat_rows_V_out_blk_n = dst_mat_rows_V_out_full_n;
    end else begin
        dst_mat_rows_V_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_58)) begin
        dst_mat_rows_V_out_write = 1'b1;
    end else begin
        dst_mat_rows_V_out_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st1_fsm_0)) begin
        src_mat_cols_V_out_blk_n = src_mat_cols_V_out_full_n;
    end else begin
        src_mat_cols_V_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_58)) begin
        src_mat_cols_V_out_write = 1'b1;
    end else begin
        src_mat_cols_V_out_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st1_fsm_0)) begin
        src_mat_rows_V_out_blk_n = src_mat_rows_V_out_full_n;
    end else begin
        src_mat_rows_V_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_58)) begin
        src_mat_rows_V_out_write = 1'b1;
    end else begin
        src_mat_rows_V_out_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : begin
            ap_NS_fsm = ap_ST_st1_fsm_0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    ap_sig_19 = (ap_CS_fsm[ap_const_lv32_0] == 1'b1);
end

always @ (*) begin
    ap_sig_58 = ((src_mat_rows_V_out_full_n == 1'b0) | (src_mat_cols_V_out_full_n == 1'b0) | (dst_mat_rows_V_out_full_n == 1'b0) | (dst_mat_cols_V_out_full_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1));
end

assign dst_mat_cols_V_out_din = ap_const_lv11_280;

assign dst_mat_rows_V_out_din = ap_const_lv10_1E0;

assign src_mat_cols_V_out_din = ap_const_lv10_140;

assign src_mat_rows_V_out_din = ap_const_lv9_F0;

endmodule //filt_Block_codeRepl42_proc
