<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\datos\proyectos\42_Tang_Nano_9k\24_MSX_hdmi_tn9k\impl\gwsynthesis\MSX_hdmi_tn9k.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>D:\datos\proyectos\42_Tang_Nano_9k\24_MSX_hdmi_tn9k\tang9k.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>D:\datos\proyectos\42_Tang_Nano_9k\24_MSX_hdmi_tn9k\timing.sdc</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.8.10</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sat May 20 10:54:47 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2022 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>21219</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>6908</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>7</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>16</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>1</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clock_27m</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.518</td>
<td></td>
<td></td>
<td>ex_clk_27m </td>
</tr>
<tr>
<td>clock_100m</td>
<td>Generated</td>
<td>9.972</td>
<td>100.286
<td>0.000</td>
<td>4.986</td>
<td>ex_clk_27m </td>
<td>clock_27m</td>
<td>clk_100m </td>
</tr>
<tr>
<td>clock_50m</td>
<td>Generated</td>
<td>19.943</td>
<td>50.143
<td>0.000</td>
<td>9.972</td>
<td>clk_100m </td>
<td>clock_100m</td>
<td>clk_50m </td>
</tr>
<tr>
<td>clock_25m</td>
<td>Generated</td>
<td>39.886</td>
<td>25.071
<td>19.943</td>
<td>0.000</td>
<td>clk_100m </td>
<td>clock_100m</td>
<td>clk_25m </td>
</tr>
<tr>
<td>clock_126m</td>
<td>Generated</td>
<td>7.977</td>
<td>125.357
<td>3.989</td>
<td>-0.000</td>
<td>clk_25m </td>
<td>clock_25m</td>
<td>clk_126m </td>
</tr>
<tr>
<td>clk_3m6</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>denoise6/data_out_s0/Q </td>
</tr>
<tr>
<td>clk_48k</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>clk_48k_s0/Q </td>
</tr>
<tr>
<td>clk_1m8</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>clk_1m8_s0/Q </td>
</tr>
<tr>
<td>psg1/env_reset</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>psg1/env_reset_s0/Q </td>
</tr>
<tr>
<td>clock1/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>9.972</td>
<td>100.286
<td>0.000</td>
<td>4.986</td>
<td>ex_clk_27m_ibuf/I</td>
<td>clock_27m</td>
<td>clock1/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>clock1/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>19.943</td>
<td>50.143
<td>0.000</td>
<td>9.972</td>
<td>ex_clk_27m_ibuf/I</td>
<td>clock_27m</td>
<td>clock1/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>clock1/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>29.915</td>
<td>33.429
<td>0.000</td>
<td>14.957</td>
<td>ex_clk_27m_ibuf/I</td>
<td>clock_27m</td>
<td>clock1/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>clock2/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>7.977</td>
<td>125.357
<td>-0.000</td>
<td>3.989</td>
<td>div4/clkdiv_inst/CLKOUT</td>
<td>clock_25m</td>
<td>clock2/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>clock2/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>15.954</td>
<td>62.679
<td>3.989</td>
<td>11.966</td>
<td>div4/clkdiv_inst/CLKOUT</td>
<td>clock_25m</td>
<td>clock2/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>clock2/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>23.932</td>
<td>41.786
<td>3.989</td>
<td>15.954</td>
<td>div4/clkdiv_inst/CLKOUT</td>
<td>clock_25m</td>
<td>clock2/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clock_100m</td>
<td>100.286(MHz)</td>
<td>180.608(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>clock_50m</td>
<td>50.143(MHz)</td>
<td>52.904(MHz)</td>
<td>11</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>clock_25m</td>
<td>25.071(MHz)</td>
<td>36.500(MHz)</td>
<td>9</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>clk_48k</td>
<td>50.000(MHz)</td>
<td>239.084(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
<tr>
<td>5</td>
<td>clk_1m8</td>
<td>50.000(MHz)</td>
<td>77.526(MHz)</td>
<td>8</td>
<td>TOP</td>
</tr>
<tr>
<td>6</td>
<td>psg1/env_reset</td>
<td>50.000(MHz)</td>
<td>146.385(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clock_27m!</h4>
<h4>No timing paths to get frequency of clock_126m!</h4>
<h4>No timing paths to get frequency of clk_3m6!</h4>
<h4>No timing paths to get frequency of clock1/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of clock1/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of clock1/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h4>No timing paths to get frequency of clock2/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of clock2/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of clock2/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clock_27m</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clock_27m</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clock_100m</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clock_100m</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clock_50m</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clock_50m</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clock_25m</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clock_25m</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clock_126m</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clock_126m</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_3m6</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_3m6</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_48k</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_48k</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_1m8</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_1m8</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>psg1/env_reset</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>psg1/env_reset</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clock1/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clock1/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clock1/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clock1/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clock1/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clock1/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clock2/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clock2/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clock2/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clock2/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clock2/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clock2/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-7.538</td>
<td>vdp2/inst_tiles/y_next_r_8_s0/Q</td>
<td>vdp2/inst_color/colram_colram_0_0_s/ADA[5]</td>
<td>clock_50m:[R]</td>
<td>clock_25m:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>27.408</td>
</tr>
<tr style="color: #FF0000;">
<td>2</td>
<td>-7.394</td>
<td>vdp2/inst_tiles/y_next_r_8_s0/Q</td>
<td>vdp2/inst_color/colram_colram_0_0_s/ADA[6]</td>
<td>clock_50m:[R]</td>
<td>clock_25m:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>27.264</td>
</tr>
<tr style="color: #FF0000;">
<td>3</td>
<td>-7.257</td>
<td>vdp2/inst_tiles/y_next_r_8_s0/Q</td>
<td>vdp2/inst_color/colram_colram_0_0_s/ADA[7]</td>
<td>clock_50m:[R]</td>
<td>clock_25m:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>27.127</td>
</tr>
<tr style="color: #FF0000;">
<td>4</td>
<td>-6.991</td>
<td>vdp2/inst_tiles/y_next_r_8_s0/Q</td>
<td>vdp2/inst_color/colram_tile_b_s[3]_ADBREG_G_1_s/D</td>
<td>clock_50m:[R]</td>
<td>clock_25m:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>26.504</td>
</tr>
<tr style="color: #FF0000;">
<td>5</td>
<td>-6.910</td>
<td>vdp2/inst_tiles/y_next_r_8_s0/Q</td>
<td>vdp2/inst_color/colram_colram_0_0_s/ADA[8]</td>
<td>clock_50m:[R]</td>
<td>clock_25m:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>26.779</td>
</tr>
<tr style="color: #FF0000;">
<td>6</td>
<td>-6.859</td>
<td>vdp2/inst_tiles/y_next_r_8_s0/Q</td>
<td>vdp2/inst_color/colram_colram_0_0_s/ADA[9]</td>
<td>clock_50m:[R]</td>
<td>clock_25m:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>26.729</td>
</tr>
<tr style="color: #FF0000;">
<td>7</td>
<td>-6.605</td>
<td>vdp2/inst_tiles/y_next_r_8_s0/Q</td>
<td>vdp2/inst_color/colram_tile_b_s[3]_ADBREG_G_2_s/D</td>
<td>clock_50m:[R]</td>
<td>clock_25m:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>26.118</td>
</tr>
<tr style="color: #FF0000;">
<td>8</td>
<td>-6.545</td>
<td>vdp2/inst_tiles/y_next_r_8_s0/Q</td>
<td>vdp2/inst_color/colram_colram_0_0_s/ADA[4]</td>
<td>clock_50m:[R]</td>
<td>clock_25m:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>26.415</td>
</tr>
<tr style="color: #FF0000;">
<td>9</td>
<td>-6.324</td>
<td>vdp2/inst_tiles/y_next_r_8_s0/Q</td>
<td>vdp2/inst_color/colram_tile_b_s[3]_ADBREG_G_3_s/D</td>
<td>clock_50m:[R]</td>
<td>clock_25m:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>25.837</td>
</tr>
<tr style="color: #FF0000;">
<td>10</td>
<td>-5.926</td>
<td>vdp2/inst_tiles/y_next_r_8_s0/Q</td>
<td>vdp2/inst_color/colram_tile_b_s[3]_ADBREG_G_5_s/D</td>
<td>clock_50m:[R]</td>
<td>clock_25m:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>25.439</td>
</tr>
<tr style="color: #FF0000;">
<td>11</td>
<td>-5.595</td>
<td>vdp2/inst_tiles/y_next_r_8_s0/Q</td>
<td>vdp2/inst_color/colram_tile_b_s[3]_ADBREG_G_0_s/D</td>
<td>clock_50m:[R]</td>
<td>clock_25m:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>25.108</td>
</tr>
<tr style="color: #FF0000;">
<td>12</td>
<td>-5.294</td>
<td>vdp2/inst_tiles/y_next_r_8_s0/Q</td>
<td>vdp2/inst_color/colram_tile_b_s[3]_ADBREG_G_4_s/D</td>
<td>clock_50m:[R]</td>
<td>clock_25m:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>24.807</td>
</tr>
<tr style="color: #FF0000;">
<td>13</td>
<td>-0.186</td>
<td>psg1/env_vol_4_s4/Q</td>
<td>psg1/env_hold_s0/CE</td>
<td>psg1/env_reset:[F]</td>
<td>clk_1m8:[R]</td>
<td>10.000</td>
<td>0.363</td>
<td>9.749</td>
</tr>
<tr>
<td>14</td>
<td>0.473</td>
<td>psg1/env_vol_4_s4/Q</td>
<td>psg1/env_inc_s0/D</td>
<td>psg1/env_reset:[F]</td>
<td>clk_1m8:[R]</td>
<td>10.000</td>
<td>0.363</td>
<td>8.733</td>
</tr>
<tr>
<td>15</td>
<td>0.942</td>
<td>psg1/env_vol_4_s4/Q</td>
<td>psg1/env_vol_4_s0/D</td>
<td>psg1/env_reset:[F]</td>
<td>clk_1m8:[R]</td>
<td>10.000</td>
<td>0.363</td>
<td>8.265</td>
</tr>
<tr>
<td>16</td>
<td>1.041</td>
<td>vdp2/inst_cpu/inst_gpu/byte_s0/Q</td>
<td>vdp2/inst_cpu/inst_gpu/alu_reg_0_s0/D</td>
<td>clock_50m:[R]</td>
<td>clock_50m:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>18.502</td>
</tr>
<tr>
<td>17</td>
<td>1.272</td>
<td>psg1/env_vol_4_s4/Q</td>
<td>psg1/env_inc_s1/D</td>
<td>psg1/env_reset:[F]</td>
<td>clk_1m8:[R]</td>
<td>10.000</td>
<td>0.363</td>
<td>7.935</td>
</tr>
<tr>
<td>18</td>
<td>1.336</td>
<td>psg1/env_vol_4_s4/Q</td>
<td>psg1/dac_amp_0_s0/D</td>
<td>psg1/env_reset:[F]</td>
<td>clk_1m8:[R]</td>
<td>10.000</td>
<td>0.363</td>
<td>7.871</td>
</tr>
<tr>
<td>19</td>
<td>1.642</td>
<td>vdp2/inst_cpu/inst_gpu/gpuram_gpuram_0_0_s/DO[6]</td>
<td>vdp2/inst_cpu/inst_gpu/t1_1_s0/D</td>
<td>clock_50m:[R]</td>
<td>clock_50m:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>17.901</td>
</tr>
<tr>
<td>20</td>
<td>1.674</td>
<td>vdp2/inst_cpu/inst_gpu/byte_s0/Q</td>
<td>vdp2/inst_cpu/inst_gpu/alu_reg_2_s0/D</td>
<td>clock_50m:[R]</td>
<td>clock_50m:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>17.869</td>
</tr>
<tr>
<td>21</td>
<td>1.723</td>
<td>psg1/env_vol_4_s4/Q</td>
<td>psg1/dac_amp_3_s0/D</td>
<td>psg1/env_reset:[F]</td>
<td>clk_1m8:[R]</td>
<td>10.000</td>
<td>0.363</td>
<td>7.484</td>
</tr>
<tr>
<td>22</td>
<td>1.734</td>
<td>psg1/env_vol_4_s4/Q</td>
<td>psg1/dac_amp_2_s0/D</td>
<td>psg1/env_reset:[F]</td>
<td>clk_1m8:[R]</td>
<td>10.000</td>
<td>0.363</td>
<td>7.473</td>
</tr>
<tr>
<td>23</td>
<td>1.768</td>
<td>psg1/env_vol_4_s4/Q</td>
<td>psg1/env_hold_s0/D</td>
<td>psg1/env_reset:[F]</td>
<td>clk_1m8:[R]</td>
<td>10.000</td>
<td>0.363</td>
<td>7.439</td>
</tr>
<tr>
<td>24</td>
<td>1.874</td>
<td>vdp2/inst_cpu/inst_gpu/byte_s0/Q</td>
<td>vdp2/inst_cpu/inst_gpu/alu_reg_5_s0/D</td>
<td>clock_50m:[R]</td>
<td>clock_50m:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>17.669</td>
</tr>
<tr>
<td>25</td>
<td>2.021</td>
<td>vdp2/inst_cpu/inst_gpu/byte_s0/Q</td>
<td>vdp2/inst_cpu/inst_gpu/alu_reg_3_s0/D</td>
<td>clock_50m:[R]</td>
<td>clock_50m:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>17.522</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-0.386</td>
<td>n76_s2/I0</td>
<td>clk_1m8_s0/D</td>
<td>clk_1m8:[R]</td>
<td>clk_3m6:[R]</td>
<td>0.000</td>
<td>-0.731</td>
<td>0.374</td>
</tr>
<tr>
<td>2</td>
<td>0.027</td>
<td>psg1/O_AUDIO_2_s0/Q</td>
<td>hdmi2/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_8_s0/D</td>
<td>clk_1m8:[R]</td>
<td>clk_48k:[R]</td>
<td>0.000</td>
<td>-0.880</td>
<td>0.937</td>
</tr>
<tr>
<td>3</td>
<td>0.286</td>
<td>vdp2/inst_cpu/inst_gpu/gwe_reg_s0/Q</td>
<td>vdp2/inst_cpu/inst_gpu/gpuram_gpuram_0_0_s/WRE</td>
<td>clock_50m:[R]</td>
<td>clock_50m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.333</td>
</tr>
<tr>
<td>4</td>
<td>0.337</td>
<td>psg1/O_AUDIO_7_s0/Q</td>
<td>hdmi2/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_13_s0/D</td>
<td>clk_1m8:[R]</td>
<td>clk_48k:[R]</td>
<td>0.000</td>
<td>-0.880</td>
<td>1.247</td>
</tr>
<tr>
<td>5</td>
<td>0.571</td>
<td>psg1/poly17_10_s0/Q</td>
<td>psg1/poly17_9_s0/D</td>
<td>clk_1m8:[R]</td>
<td>clk_1m8:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>6</td>
<td>0.571</td>
<td>psg1/poly17_15_s0/Q</td>
<td>psg1/poly17_14_s0/D</td>
<td>clk_1m8:[R]</td>
<td>clk_1m8:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>7</td>
<td>0.576</td>
<td>psg1/poly17_13_s0/Q</td>
<td>psg1/poly17_12_s0/D</td>
<td>clk_1m8:[R]</td>
<td>clk_1m8:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.576</td>
</tr>
<tr>
<td>8</td>
<td>0.576</td>
<td>vdp2/inst_cpu/inst_gpu/t1_6_s0/Q</td>
<td>vdp2/inst_cpu/inst_gpu/regfile_regfile_0_2_s/DI[1]</td>
<td>clock_50m:[R]</td>
<td>clock_50m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.591</td>
</tr>
<tr>
<td>9</td>
<td>0.591</td>
<td>psg1/O_AUDIO_1_s0/Q</td>
<td>hdmi2/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_7_s0/D</td>
<td>clk_1m8:[R]</td>
<td>clk_48k:[R]</td>
<td>0.000</td>
<td>-0.880</td>
<td>1.501</td>
</tr>
<tr>
<td>10</td>
<td>0.592</td>
<td>vdp2/inst_tiles/trig_start_r_s0/Q</td>
<td>vdp2/inst_tiles/fifo_rd_cnt_r_2_s0/RESET</td>
<td>clock_50m:[R]</td>
<td>clock_50m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.607</td>
</tr>
<tr>
<td>11</td>
<td>0.592</td>
<td>vdp2/inst_tiles/trig_start_r_s0/Q</td>
<td>vdp2/inst_tiles/fifo_wr_cnt_r_1_s0/RESET</td>
<td>clock_50m:[R]</td>
<td>clock_50m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.607</td>
</tr>
<tr>
<td>12</td>
<td>0.592</td>
<td>vdp2/inst_tiles/trig_start_r_s0/Q</td>
<td>vdp2/inst_tiles/fifo_wr_cnt_r_0_s0/RESET</td>
<td>clock_50m:[R]</td>
<td>clock_50m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.607</td>
</tr>
<tr>
<td>13</td>
<td>0.642</td>
<td>psg1/O_AUDIO_5_s0/Q</td>
<td>hdmi2/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_11_s0/D</td>
<td>clk_1m8:[R]</td>
<td>clk_48k:[R]</td>
<td>0.000</td>
<td>-0.880</td>
<td>1.552</td>
</tr>
<tr>
<td>14</td>
<td>0.661</td>
<td>psg1/O_AUDIO_0_s0/Q</td>
<td>hdmi2/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_6_s0/D</td>
<td>clk_1m8:[R]</td>
<td>clk_48k:[R]</td>
<td>0.000</td>
<td>-0.880</td>
<td>1.572</td>
</tr>
<tr>
<td>15</td>
<td>0.661</td>
<td>psg1/O_AUDIO_3_s0/Q</td>
<td>hdmi2/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_9_s0/D</td>
<td>clk_1m8:[R]</td>
<td>clk_48k:[R]</td>
<td>0.000</td>
<td>-0.880</td>
<td>1.572</td>
</tr>
<tr>
<td>16</td>
<td>0.661</td>
<td>psg1/O_AUDIO_6_s0/Q</td>
<td>hdmi2/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_12_s0/D</td>
<td>clk_1m8:[R]</td>
<td>clk_48k:[R]</td>
<td>0.000</td>
<td>-0.880</td>
<td>1.572</td>
</tr>
<tr>
<td>17</td>
<td>0.677</td>
<td>vdp2/inst_sprites/x_read_addr_6_s5/Q</td>
<td>vdp2/inst_sprites/linebuf1_linebuf1_0_0_s/ADB[5]</td>
<td>clock_50m:[R]</td>
<td>clock_50m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.837</td>
</tr>
<tr>
<td>18</td>
<td>0.679</td>
<td>vdp2/inst_version/addr_r_0_s0/Q</td>
<td>vdp2/f18a_blue_0_s0/AD[9]</td>
<td>clock_25m:[R]</td>
<td>clock_25m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.833</td>
</tr>
<tr>
<td>19</td>
<td>0.708</td>
<td>hdmi2/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s0/Q</td>
<td>hdmi2/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s0/D</td>
<td>clk_48k:[R]</td>
<td>clk_48k:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>20</td>
<td>0.708</td>
<td>vdp2/inst_version/timer_r_8_s0/Q</td>
<td>vdp2/inst_version/timer_r_8_s0/D</td>
<td>clock_50m:[R]</td>
<td>clock_50m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>21</td>
<td>0.708</td>
<td>vdp2/inst_sprites/active_cnt_4_s2/Q</td>
<td>vdp2/inst_sprites/active_cnt_4_s2/D</td>
<td>clock_50m:[R]</td>
<td>clock_50m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>22</td>
<td>0.708</td>
<td>psg1/tone_gen_op_1_s1/Q</td>
<td>psg1/tone_gen_op_1_s1/D</td>
<td>clk_1m8:[R]</td>
<td>clk_1m8:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>23</td>
<td>0.708</td>
<td>psg1/tone_gen_cnt[3]_0_s0/Q</td>
<td>psg1/tone_gen_cnt[3]_0_s0/D</td>
<td>clk_1m8:[R]</td>
<td>clk_1m8:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>24</td>
<td>0.708</td>
<td>psg1/tone_gen_cnt[1]_0_s0/Q</td>
<td>psg1/tone_gen_cnt[1]_0_s0/D</td>
<td>clk_1m8:[R]</td>
<td>clk_1m8:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>25</td>
<td>0.708</td>
<td>psg1/cnt_div_3_s0/Q</td>
<td>psg1/cnt_div_3_s0/D</td>
<td>clk_1m8:[R]</td>
<td>clk_1m8:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-3.853</td>
<td>denoise5/data_out_s0/Q</td>
<td>hdmi2/serializer/gwSer2/RESET</td>
<td>clock_50m:[R]</td>
<td>clock_126m:[R]</td>
<td>3.989</td>
<td>0.129</td>
<td>7.638</td>
</tr>
<tr style="color: #FF0000;">
<td>2</td>
<td>-3.853</td>
<td>denoise5/data_out_s0/Q</td>
<td>hdmi2/serializer/gwSer1/RESET</td>
<td>clock_50m:[R]</td>
<td>clock_126m:[R]</td>
<td>3.989</td>
<td>0.129</td>
<td>7.638</td>
</tr>
<tr style="color: #FF0000;">
<td>3</td>
<td>-3.853</td>
<td>denoise5/data_out_s0/Q</td>
<td>hdmi2/serializer/gwSer0/RESET</td>
<td>clock_50m:[R]</td>
<td>clock_126m:[R]</td>
<td>3.989</td>
<td>0.129</td>
<td>7.638</td>
</tr>
<tr style="color: #FF0000;">
<td>4</td>
<td>-3.846</td>
<td>denoise5/data_out_s0/Q</td>
<td>hdmi2/serializer/gwSer2/RESET</td>
<td>clock_50m:[R]</td>
<td>clock_126m:[F]</td>
<td>3.989</td>
<td>0.122</td>
<td>7.638</td>
</tr>
<tr style="color: #FF0000;">
<td>5</td>
<td>-3.846</td>
<td>denoise5/data_out_s0/Q</td>
<td>hdmi2/serializer/gwSer1/RESET</td>
<td>clock_50m:[R]</td>
<td>clock_126m:[F]</td>
<td>3.989</td>
<td>0.122</td>
<td>7.638</td>
</tr>
<tr style="color: #FF0000;">
<td>6</td>
<td>-3.846</td>
<td>denoise5/data_out_s0/Q</td>
<td>hdmi2/serializer/gwSer0/RESET</td>
<td>clock_50m:[R]</td>
<td>clock_126m:[F]</td>
<td>3.989</td>
<td>0.122</td>
<td>7.638</td>
</tr>
<tr>
<td>7</td>
<td>6.257</td>
<td>psg1/n1908_s0/I1</td>
<td>psg1/env_inc_s0/CLEAR</td>
<td>psg1/env_reset:[F]</td>
<td>clk_1m8:[R]</td>
<td>10.000</td>
<td>-1.362</td>
<td>5.032</td>
</tr>
<tr>
<td>8</td>
<td>6.257</td>
<td>psg1/n1908_s0/I1</td>
<td>psg1/env_vol_3_s1/PRESET</td>
<td>psg1/env_reset:[F]</td>
<td>clk_1m8:[R]</td>
<td>10.000</td>
<td>-1.362</td>
<td>5.032</td>
</tr>
<tr>
<td>9</td>
<td>6.912</td>
<td>psg1/n1930_s0/I0</td>
<td>psg1/env_vol_1_s0/CLEAR</td>
<td>psg1/env_reset:[F]</td>
<td>clk_1m8:[R]</td>
<td>10.000</td>
<td>-1.362</td>
<td>4.377</td>
</tr>
<tr>
<td>10</td>
<td>6.912</td>
<td>psg1/n1930_s0/I0</td>
<td>psg1/env_vol_2_s0/CLEAR</td>
<td>psg1/env_reset:[F]</td>
<td>clk_1m8:[R]</td>
<td>10.000</td>
<td>-1.362</td>
<td>4.377</td>
</tr>
<tr>
<td>11</td>
<td>7.385</td>
<td>psg1/n1908_s0/I1</td>
<td>psg1/env_vol_1_s1/PRESET</td>
<td>psg1/env_reset:[F]</td>
<td>clk_1m8:[R]</td>
<td>10.000</td>
<td>-1.362</td>
<td>3.904</td>
</tr>
<tr>
<td>12</td>
<td>7.385</td>
<td>psg1/n1908_s0/I1</td>
<td>psg1/env_vol_2_s1/PRESET</td>
<td>psg1/env_reset:[F]</td>
<td>clk_1m8:[R]</td>
<td>10.000</td>
<td>-1.362</td>
<td>3.904</td>
</tr>
<tr>
<td>13</td>
<td>7.396</td>
<td>psg1/n1930_s0/I0</td>
<td>psg1/env_inc_s1/PRESET</td>
<td>psg1/env_reset:[F]</td>
<td>clk_1m8:[R]</td>
<td>10.000</td>
<td>-1.362</td>
<td>3.893</td>
</tr>
<tr>
<td>14</td>
<td>7.396</td>
<td>psg1/n1908_s0/I1</td>
<td>psg1/env_vol_0_s1/PRESET</td>
<td>psg1/env_reset:[F]</td>
<td>clk_1m8:[R]</td>
<td>10.000</td>
<td>-1.362</td>
<td>3.893</td>
</tr>
<tr>
<td>15</td>
<td>7.396</td>
<td>psg1/n1930_s0/I0</td>
<td>psg1/env_vol_0_s0/CLEAR</td>
<td>psg1/env_reset:[F]</td>
<td>clk_1m8:[R]</td>
<td>10.000</td>
<td>-1.362</td>
<td>3.893</td>
</tr>
<tr>
<td>16</td>
<td>7.396</td>
<td>psg1/n1930_s0/I0</td>
<td>psg1/env_vol_3_s0/CLEAR</td>
<td>psg1/env_reset:[F]</td>
<td>clk_1m8:[R]</td>
<td>10.000</td>
<td>-1.362</td>
<td>3.893</td>
</tr>
<tr>
<td>17</td>
<td>7.396</td>
<td>psg1/n1908_s0/I1</td>
<td>psg1/env_vol_4_s1/PRESET</td>
<td>psg1/env_reset:[F]</td>
<td>clk_1m8:[R]</td>
<td>10.000</td>
<td>-1.362</td>
<td>3.893</td>
</tr>
<tr>
<td>18</td>
<td>7.396</td>
<td>psg1/n1930_s0/I0</td>
<td>psg1/env_vol_4_s0/CLEAR</td>
<td>psg1/env_reset:[F]</td>
<td>clk_1m8:[R]</td>
<td>10.000</td>
<td>-1.362</td>
<td>3.893</td>
</tr>
<tr>
<td>19</td>
<td>8.765</td>
<td>psg1/env_hold_s0/CLEAR</td>
<td>psg1/env_hold_s0/CLEAR</td>
<td>psg1/env_reset:[F]</td>
<td>clk_1m8:[R]</td>
<td>10.000</td>
<td>-1.362</td>
<td>2.524</td>
</tr>
<tr>
<td>20</td>
<td>12.230</td>
<td>denoise5/data_out_s0/Q</td>
<td>hdmi2/serializer/gwSer2/RESET</td>
<td>clock_50m:[R]</td>
<td>clock_25m:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>7.638</td>
</tr>
<tr>
<td>21</td>
<td>12.230</td>
<td>denoise5/data_out_s0/Q</td>
<td>hdmi2/serializer/gwSer1/RESET</td>
<td>clock_50m:[R]</td>
<td>clock_25m:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>7.638</td>
</tr>
<tr>
<td>22</td>
<td>12.230</td>
<td>denoise5/data_out_s0/Q</td>
<td>hdmi2/serializer/gwSer0/RESET</td>
<td>clock_50m:[R]</td>
<td>clock_25m:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>7.638</td>
</tr>
<tr>
<td>23</td>
<td>7.721</td>
<td>psg1/n1908_s0/I1</td>
<td>psg1/env_inc_s4/CLEAR</td>
<td>psg1/env_reset:[R]</td>
<td>psg1/env_reset:[F]</td>
<td>10.000</td>
<td>-1.726</td>
<td>3.961</td>
</tr>
<tr>
<td>24</td>
<td>8.052</td>
<td>psg1/n1930_s0/I0</td>
<td>psg1/env_vol_4_s4/CLEAR</td>
<td>psg1/env_reset:[R]</td>
<td>psg1/env_reset:[F]</td>
<td>10.000</td>
<td>-1.726</td>
<td>3.631</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.523</td>
<td>psg1/env_hold_s0/CLEAR</td>
<td>psg1/env_hold_s0/CLEAR</td>
<td>psg1/env_reset:[R]</td>
<td>clk_1m8:[R]</td>
<td>0.000</td>
<td>-0.967</td>
<td>1.535</td>
</tr>
<tr>
<td>2</td>
<td>1.515</td>
<td>psg1/n1930_s0/I0</td>
<td>psg1/env_vol_4_s4/CLEAR</td>
<td>psg1/env_reset:[F]</td>
<td>psg1/env_reset:[F]</td>
<td>0.000</td>
<td>-1.221</td>
<td>2.750</td>
</tr>
<tr>
<td>3</td>
<td>1.561</td>
<td>psg1/n1930_s0/I0</td>
<td>psg1/env_inc_s1/PRESET</td>
<td>psg1/env_reset:[R]</td>
<td>clk_1m8:[R]</td>
<td>0.000</td>
<td>-0.967</td>
<td>2.573</td>
</tr>
<tr>
<td>4</td>
<td>1.561</td>
<td>psg1/n1908_s0/I1</td>
<td>psg1/env_vol_0_s1/PRESET</td>
<td>psg1/env_reset:[R]</td>
<td>clk_1m8:[R]</td>
<td>0.000</td>
<td>-0.967</td>
<td>2.573</td>
</tr>
<tr>
<td>5</td>
<td>1.561</td>
<td>psg1/n1930_s0/I0</td>
<td>psg1/env_vol_0_s0/CLEAR</td>
<td>psg1/env_reset:[R]</td>
<td>clk_1m8:[R]</td>
<td>0.000</td>
<td>-0.967</td>
<td>2.573</td>
</tr>
<tr>
<td>6</td>
<td>1.561</td>
<td>psg1/n1930_s0/I0</td>
<td>psg1/env_vol_3_s0/CLEAR</td>
<td>psg1/env_reset:[R]</td>
<td>clk_1m8:[R]</td>
<td>0.000</td>
<td>-0.967</td>
<td>2.573</td>
</tr>
<tr>
<td>7</td>
<td>1.561</td>
<td>psg1/n1908_s0/I1</td>
<td>psg1/env_vol_4_s1/PRESET</td>
<td>psg1/env_reset:[R]</td>
<td>clk_1m8:[R]</td>
<td>0.000</td>
<td>-0.967</td>
<td>2.573</td>
</tr>
<tr>
<td>8</td>
<td>1.561</td>
<td>psg1/n1930_s0/I0</td>
<td>psg1/env_vol_4_s0/CLEAR</td>
<td>psg1/env_reset:[R]</td>
<td>clk_1m8:[R]</td>
<td>0.000</td>
<td>-0.967</td>
<td>2.573</td>
</tr>
<tr>
<td>9</td>
<td>1.562</td>
<td>psg1/n1908_s0/I1</td>
<td>psg1/env_vol_1_s1/PRESET</td>
<td>psg1/env_reset:[R]</td>
<td>clk_1m8:[R]</td>
<td>0.000</td>
<td>-0.967</td>
<td>2.574</td>
</tr>
<tr>
<td>10</td>
<td>1.562</td>
<td>psg1/n1908_s0/I1</td>
<td>psg1/env_vol_2_s1/PRESET</td>
<td>psg1/env_reset:[R]</td>
<td>clk_1m8:[R]</td>
<td>0.000</td>
<td>-0.967</td>
<td>2.574</td>
</tr>
<tr>
<td>11</td>
<td>1.750</td>
<td>psg1/n1908_s0/I1</td>
<td>psg1/env_inc_s4/CLEAR</td>
<td>psg1/env_reset:[F]</td>
<td>psg1/env_reset:[F]</td>
<td>0.000</td>
<td>-1.221</td>
<td>2.985</td>
</tr>
<tr>
<td>12</td>
<td>1.825</td>
<td>psg1/n1930_s0/I0</td>
<td>psg1/env_vol_1_s0/CLEAR</td>
<td>psg1/env_reset:[R]</td>
<td>clk_1m8:[R]</td>
<td>0.000</td>
<td>-0.967</td>
<td>2.837</td>
</tr>
<tr>
<td>13</td>
<td>1.825</td>
<td>psg1/n1930_s0/I0</td>
<td>psg1/env_vol_2_s0/CLEAR</td>
<td>psg1/env_reset:[R]</td>
<td>clk_1m8:[R]</td>
<td>0.000</td>
<td>-0.967</td>
<td>2.837</td>
</tr>
<tr>
<td>14</td>
<td>2.047</td>
<td>psg1/n1908_s0/I1</td>
<td>psg1/env_inc_s0/CLEAR</td>
<td>psg1/env_reset:[R]</td>
<td>clk_1m8:[R]</td>
<td>0.000</td>
<td>-0.967</td>
<td>3.059</td>
</tr>
<tr>
<td>15</td>
<td>2.047</td>
<td>psg1/n1908_s0/I1</td>
<td>psg1/env_vol_3_s1/PRESET</td>
<td>psg1/env_reset:[R]</td>
<td>clk_1m8:[R]</td>
<td>0.000</td>
<td>-0.967</td>
<td>3.059</td>
</tr>
<tr>
<td>16</td>
<td>4.814</td>
<td>denoise5/data_out_s0/Q</td>
<td>hdmi2/serializer/gwSer2/RESET</td>
<td>clock_50m:[R]</td>
<td>clock_25m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>4.859</td>
</tr>
<tr>
<td>17</td>
<td>4.814</td>
<td>denoise5/data_out_s0/Q</td>
<td>hdmi2/serializer/gwSer1/RESET</td>
<td>clock_50m:[R]</td>
<td>clock_25m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>4.859</td>
</tr>
<tr>
<td>18</td>
<td>4.814</td>
<td>denoise5/data_out_s0/Q</td>
<td>hdmi2/serializer/gwSer0/RESET</td>
<td>clock_50m:[R]</td>
<td>clock_25m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>4.859</td>
</tr>
<tr>
<td>19</td>
<td>4.908</td>
<td>denoise5/data_out_s0/Q</td>
<td>hdmi2/serializer/gwSer2/RESET</td>
<td>clock_50m:[R]</td>
<td>clock_126m:[F]</td>
<td>-0.000</td>
<td>0.094</td>
<td>4.859</td>
</tr>
<tr>
<td>20</td>
<td>4.908</td>
<td>denoise5/data_out_s0/Q</td>
<td>hdmi2/serializer/gwSer1/RESET</td>
<td>clock_50m:[R]</td>
<td>clock_126m:[F]</td>
<td>-0.000</td>
<td>0.094</td>
<td>4.859</td>
</tr>
<tr>
<td>21</td>
<td>4.908</td>
<td>denoise5/data_out_s0/Q</td>
<td>hdmi2/serializer/gwSer0/RESET</td>
<td>clock_50m:[R]</td>
<td>clock_126m:[F]</td>
<td>-0.000</td>
<td>0.094</td>
<td>4.859</td>
</tr>
<tr>
<td>22</td>
<td>4.914</td>
<td>denoise5/data_out_s0/Q</td>
<td>hdmi2/serializer/gwSer2/RESET</td>
<td>clock_50m:[R]</td>
<td>clock_126m:[R]</td>
<td>0.000</td>
<td>0.100</td>
<td>4.859</td>
</tr>
<tr>
<td>23</td>
<td>4.914</td>
<td>denoise5/data_out_s0/Q</td>
<td>hdmi2/serializer/gwSer1/RESET</td>
<td>clock_50m:[R]</td>
<td>clock_126m:[R]</td>
<td>0.000</td>
<td>0.100</td>
<td>4.859</td>
</tr>
<tr>
<td>24</td>
<td>4.914</td>
<td>denoise5/data_out_s0/Q</td>
<td>hdmi2/serializer/gwSer0/RESET</td>
<td>clock_50m:[R]</td>
<td>clock_126m:[R]</td>
<td>0.000</td>
<td>0.100</td>
<td>4.859</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>3.658</td>
<td>4.908</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clock_100m</td>
<td>clk_48k_counter_9_s0</td>
</tr>
<tr>
<td>2</td>
<td>3.658</td>
<td>4.908</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clock_100m</td>
<td>clk_48k_counter_8_s0</td>
</tr>
<tr>
<td>3</td>
<td>3.658</td>
<td>4.908</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clock_100m</td>
<td>clk_48k_s0</td>
</tr>
<tr>
<td>4</td>
<td>3.658</td>
<td>4.908</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clock_100m</td>
<td>clk_48k_counter_10_s0</td>
</tr>
<tr>
<td>5</td>
<td>3.658</td>
<td>4.908</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clock_100m</td>
<td>clk_48k_counter_7_s0</td>
</tr>
<tr>
<td>6</td>
<td>3.658</td>
<td>4.908</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clock_100m</td>
<td>clk_48k_counter_6_s0</td>
</tr>
<tr>
<td>7</td>
<td>3.658</td>
<td>4.908</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clock_100m</td>
<td>clk_48k_counter_5_s0</td>
</tr>
<tr>
<td>8</td>
<td>3.658</td>
<td>4.908</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clock_100m</td>
<td>clk_48k_counter_3_s0</td>
</tr>
<tr>
<td>9</td>
<td>3.658</td>
<td>4.908</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clock_100m</td>
<td>clk_48k_counter_1_s0</td>
</tr>
<tr>
<td>10</td>
<td>3.658</td>
<td>4.908</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clock_100m</td>
<td>clk_48k_counter_0_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.538</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.652</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.114</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp2/inst_tiles/y_next_r_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp2/inst_color/colram_colram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_25m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1672</td>
<td>RIGHTSIDE[1]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C21[1][B]</td>
<td>vdp2/inst_tiles/y_next_r_8_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>83</td>
<td>R22C21[1][B]</td>
<td style=" font-weight:bold;">vdp2/inst_tiles/y_next_r_8_s0/Q</td>
</tr>
<tr>
<td>3.309</td>
<td>2.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C24[3][B]</td>
<td>vdp2/inst_tiles/addr1_7_s0/I2</td>
</tr>
<tr>
<td>4.131</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>128</td>
<td>R6C24[3][B]</td>
<td style=" background: #97FFFF;">vdp2/inst_tiles/addr1_7_s0/F</td>
</tr>
<tr>
<td>12.170</td>
<td>8.039</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R6C44</td>
<td>vdp2/inst_tiles/inst_linebuf/linebuf1_linebuf1_13_1_s/AD[1]</td>
</tr>
<tr>
<td>12.430</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C44</td>
<td style=" background: #97FFFF;">vdp2/inst_tiles/inst_linebuf/linebuf1_linebuf1_13_1_s/DO[3]</td>
</tr>
<tr>
<td>14.053</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C34[2][B]</td>
<td>vdp2/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s26/I0</td>
</tr>
<tr>
<td>15.152</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C34[2][B]</td>
<td style=" background: #97FFFF;">vdp2/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s26/F</td>
</tr>
<tr>
<td>15.152</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C34[2][A]</td>
<td>vdp2/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s12/I1</td>
</tr>
<tr>
<td>15.301</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C34[2][A]</td>
<td style=" background: #97FFFF;">vdp2/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s12/O</td>
</tr>
<tr>
<td>15.301</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C34[2][B]</td>
<td>vdp2/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s5/I1</td>
</tr>
<tr>
<td>15.464</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C34[2][B]</td>
<td style=" background: #97FFFF;">vdp2/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s5/O</td>
</tr>
<tr>
<td>15.464</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C34[1][B]</td>
<td>vdp2/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s2/I0</td>
</tr>
<tr>
<td>15.627</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C34[1][B]</td>
<td style=" background: #97FFFF;">vdp2/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s2/O</td>
</tr>
<tr>
<td>15.627</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C34[3][B]</td>
<td>vdp2/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s0/I1</td>
</tr>
<tr>
<td>15.790</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C34[3][B]</td>
<td style=" background: #97FFFF;">vdp2/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s0/O</td>
</tr>
<tr>
<td>19.051</td>
<td>3.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C28[3][A]</td>
<td>vdp2/inst_color/addr2_next_0_s8/I0</td>
</tr>
<tr>
<td>19.677</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C28[3][A]</td>
<td style=" background: #97FFFF;">vdp2/inst_color/addr2_next_0_s8/F</td>
</tr>
<tr>
<td>21.136</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C23[0][A]</td>
<td>vdp2/inst_color/addr2_next_0_s5/I1</td>
</tr>
<tr>
<td>21.958</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R23C23[0][A]</td>
<td style=" background: #97FFFF;">vdp2/inst_color/addr2_next_0_s5/F</td>
</tr>
<tr>
<td>22.773</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C21[1][A]</td>
<td>vdp2/inst_color/addr2_next_4_s1/I2</td>
</tr>
<tr>
<td>23.872</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C21[1][A]</td>
<td style=" background: #97FFFF;">vdp2/inst_color/addr2_next_4_s1/F</td>
</tr>
<tr>
<td>24.676</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C21[1][A]</td>
<td>vdp2/inst_color/addr2_next_4_s0/I0</td>
</tr>
<tr>
<td>25.708</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C21[1][A]</td>
<td style=" background: #97FFFF;">vdp2/inst_color/addr2_next_4_s0/F</td>
</tr>
<tr>
<td>27.652</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[3]</td>
<td style=" font-weight:bold;">vdp2/inst_color/colram_colram_0_0_s/ADA[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_25m</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>675</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.187</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[3]</td>
<td>vdp2/inst_color/colram_colram_0_0_s/CLKA</td>
</tr>
<tr>
<td>20.157</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp2/inst_color/colram_colram_0_0_s</td>
</tr>
<tr>
<td>20.114</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[3]</td>
<td>vdp2/inst_color/colram_colram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.397, 23.341%; route: 20.552, 74.987%; tC2Q: 0.458, 1.672%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.394</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.508</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.114</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp2/inst_tiles/y_next_r_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp2/inst_color/colram_colram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_25m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1672</td>
<td>RIGHTSIDE[1]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C21[1][B]</td>
<td>vdp2/inst_tiles/y_next_r_8_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>83</td>
<td>R22C21[1][B]</td>
<td style=" font-weight:bold;">vdp2/inst_tiles/y_next_r_8_s0/Q</td>
</tr>
<tr>
<td>3.309</td>
<td>2.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C24[3][B]</td>
<td>vdp2/inst_tiles/addr1_7_s0/I2</td>
</tr>
<tr>
<td>4.131</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>128</td>
<td>R6C24[3][B]</td>
<td style=" background: #97FFFF;">vdp2/inst_tiles/addr1_7_s0/F</td>
</tr>
<tr>
<td>12.170</td>
<td>8.039</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R6C44</td>
<td>vdp2/inst_tiles/inst_linebuf/linebuf1_linebuf1_13_1_s/AD[1]</td>
</tr>
<tr>
<td>12.430</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C44</td>
<td style=" background: #97FFFF;">vdp2/inst_tiles/inst_linebuf/linebuf1_linebuf1_13_1_s/DO[3]</td>
</tr>
<tr>
<td>14.053</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C34[2][B]</td>
<td>vdp2/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s26/I0</td>
</tr>
<tr>
<td>15.152</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C34[2][B]</td>
<td style=" background: #97FFFF;">vdp2/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s26/F</td>
</tr>
<tr>
<td>15.152</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C34[2][A]</td>
<td>vdp2/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s12/I1</td>
</tr>
<tr>
<td>15.301</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C34[2][A]</td>
<td style=" background: #97FFFF;">vdp2/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s12/O</td>
</tr>
<tr>
<td>15.301</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C34[2][B]</td>
<td>vdp2/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s5/I1</td>
</tr>
<tr>
<td>15.464</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C34[2][B]</td>
<td style=" background: #97FFFF;">vdp2/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s5/O</td>
</tr>
<tr>
<td>15.464</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C34[1][B]</td>
<td>vdp2/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s2/I0</td>
</tr>
<tr>
<td>15.627</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C34[1][B]</td>
<td style=" background: #97FFFF;">vdp2/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s2/O</td>
</tr>
<tr>
<td>15.627</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C34[3][B]</td>
<td>vdp2/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s0/I1</td>
</tr>
<tr>
<td>15.790</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C34[3][B]</td>
<td style=" background: #97FFFF;">vdp2/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s0/O</td>
</tr>
<tr>
<td>19.051</td>
<td>3.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C28[3][A]</td>
<td>vdp2/inst_color/addr2_next_0_s8/I0</td>
</tr>
<tr>
<td>19.677</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C28[3][A]</td>
<td style=" background: #97FFFF;">vdp2/inst_color/addr2_next_0_s8/F</td>
</tr>
<tr>
<td>21.136</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C23[0][A]</td>
<td>vdp2/inst_color/addr2_next_0_s5/I1</td>
</tr>
<tr>
<td>21.958</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R23C23[0][A]</td>
<td style=" background: #97FFFF;">vdp2/inst_color/addr2_next_0_s5/F</td>
</tr>
<tr>
<td>22.773</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C21[3][B]</td>
<td>vdp2/inst_color/addr2_next_3_s1/I2</td>
</tr>
<tr>
<td>23.872</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C21[3][B]</td>
<td style=" background: #97FFFF;">vdp2/inst_color/addr2_next_3_s1/F</td>
</tr>
<tr>
<td>24.362</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C21[0][B]</td>
<td>vdp2/inst_color/addr2_next_3_s0/I0</td>
</tr>
<tr>
<td>25.394</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C21[0][B]</td>
<td style=" background: #97FFFF;">vdp2/inst_color/addr2_next_3_s0/F</td>
</tr>
<tr>
<td>27.508</td>
<td>2.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[3]</td>
<td style=" font-weight:bold;">vdp2/inst_color/colram_colram_0_0_s/ADA[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_25m</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>675</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.187</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[3]</td>
<td>vdp2/inst_color/colram_colram_0_0_s/CLKA</td>
</tr>
<tr>
<td>20.157</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp2/inst_color/colram_colram_0_0_s</td>
</tr>
<tr>
<td>20.114</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[3]</td>
<td>vdp2/inst_color/colram_colram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.397, 23.464%; route: 20.408, 74.855%; tC2Q: 0.458, 1.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.257</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.371</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.114</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp2/inst_tiles/y_next_r_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp2/inst_color/colram_colram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_25m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1672</td>
<td>RIGHTSIDE[1]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C21[1][B]</td>
<td>vdp2/inst_tiles/y_next_r_8_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>83</td>
<td>R22C21[1][B]</td>
<td style=" font-weight:bold;">vdp2/inst_tiles/y_next_r_8_s0/Q</td>
</tr>
<tr>
<td>3.309</td>
<td>2.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C24[3][B]</td>
<td>vdp2/inst_tiles/addr1_7_s0/I2</td>
</tr>
<tr>
<td>4.131</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>128</td>
<td>R6C24[3][B]</td>
<td style=" background: #97FFFF;">vdp2/inst_tiles/addr1_7_s0/F</td>
</tr>
<tr>
<td>12.170</td>
<td>8.039</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R6C44</td>
<td>vdp2/inst_tiles/inst_linebuf/linebuf1_linebuf1_13_1_s/AD[1]</td>
</tr>
<tr>
<td>12.430</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C44</td>
<td style=" background: #97FFFF;">vdp2/inst_tiles/inst_linebuf/linebuf1_linebuf1_13_1_s/DO[3]</td>
</tr>
<tr>
<td>14.053</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C34[2][B]</td>
<td>vdp2/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s26/I0</td>
</tr>
<tr>
<td>15.152</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C34[2][B]</td>
<td style=" background: #97FFFF;">vdp2/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s26/F</td>
</tr>
<tr>
<td>15.152</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C34[2][A]</td>
<td>vdp2/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s12/I1</td>
</tr>
<tr>
<td>15.301</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C34[2][A]</td>
<td style=" background: #97FFFF;">vdp2/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s12/O</td>
</tr>
<tr>
<td>15.301</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C34[2][B]</td>
<td>vdp2/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s5/I1</td>
</tr>
<tr>
<td>15.464</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C34[2][B]</td>
<td style=" background: #97FFFF;">vdp2/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s5/O</td>
</tr>
<tr>
<td>15.464</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C34[1][B]</td>
<td>vdp2/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s2/I0</td>
</tr>
<tr>
<td>15.627</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C34[1][B]</td>
<td style=" background: #97FFFF;">vdp2/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s2/O</td>
</tr>
<tr>
<td>15.627</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C34[3][B]</td>
<td>vdp2/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s0/I1</td>
</tr>
<tr>
<td>15.790</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C34[3][B]</td>
<td style=" background: #97FFFF;">vdp2/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s0/O</td>
</tr>
<tr>
<td>19.051</td>
<td>3.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C28[3][A]</td>
<td>vdp2/inst_color/addr2_next_0_s8/I0</td>
</tr>
<tr>
<td>19.677</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C28[3][A]</td>
<td style=" background: #97FFFF;">vdp2/inst_color/addr2_next_0_s8/F</td>
</tr>
<tr>
<td>21.136</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C23[0][A]</td>
<td>vdp2/inst_color/addr2_next_0_s5/I1</td>
</tr>
<tr>
<td>21.938</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R23C23[0][A]</td>
<td style=" background: #97FFFF;">vdp2/inst_color/addr2_next_0_s5/F</td>
</tr>
<tr>
<td>22.371</td>
<td>0.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C22[0][B]</td>
<td>vdp2/inst_color/addr2_next_2_s1/I2</td>
</tr>
<tr>
<td>23.193</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C22[0][B]</td>
<td style=" background: #97FFFF;">vdp2/inst_color/addr2_next_2_s1/F</td>
</tr>
<tr>
<td>24.014</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C22[3][B]</td>
<td>vdp2/inst_color/addr2_next_2_s0/I0</td>
</tr>
<tr>
<td>25.113</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C22[3][B]</td>
<td style=" background: #97FFFF;">vdp2/inst_color/addr2_next_2_s0/F</td>
</tr>
<tr>
<td>27.371</td>
<td>2.258</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[3]</td>
<td style=" font-weight:bold;">vdp2/inst_color/colram_colram_0_0_s/ADA[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_25m</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>675</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.187</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[3]</td>
<td>vdp2/inst_color/colram_colram_0_0_s/CLKA</td>
</tr>
<tr>
<td>20.157</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp2/inst_color/colram_colram_0_0_s</td>
</tr>
<tr>
<td>20.114</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[3]</td>
<td>vdp2/inst_color/colram_colram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.167, 22.735%; route: 20.501, 75.576%; tC2Q: 0.458, 1.690%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.991</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.748</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.757</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp2/inst_tiles/y_next_r_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp2/inst_color/colram_tile_b_s[3]_ADBREG_G_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_25m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1672</td>
<td>RIGHTSIDE[1]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C21[1][B]</td>
<td>vdp2/inst_tiles/y_next_r_8_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>83</td>
<td>R22C21[1][B]</td>
<td style=" font-weight:bold;">vdp2/inst_tiles/y_next_r_8_s0/Q</td>
</tr>
<tr>
<td>3.309</td>
<td>2.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C24[3][B]</td>
<td>vdp2/inst_tiles/addr1_7_s0/I2</td>
</tr>
<tr>
<td>4.131</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>128</td>
<td>R6C24[3][B]</td>
<td style=" background: #97FFFF;">vdp2/inst_tiles/addr1_7_s0/F</td>
</tr>
<tr>
<td>12.170</td>
<td>8.039</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R6C44</td>
<td>vdp2/inst_tiles/inst_linebuf/linebuf1_linebuf1_13_1_s/AD[1]</td>
</tr>
<tr>
<td>12.430</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C44</td>
<td style=" background: #97FFFF;">vdp2/inst_tiles/inst_linebuf/linebuf1_linebuf1_13_1_s/DO[3]</td>
</tr>
<tr>
<td>14.053</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C34[2][B]</td>
<td>vdp2/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s26/I0</td>
</tr>
<tr>
<td>15.152</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C34[2][B]</td>
<td style=" background: #97FFFF;">vdp2/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s26/F</td>
</tr>
<tr>
<td>15.152</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C34[2][A]</td>
<td>vdp2/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s12/I1</td>
</tr>
<tr>
<td>15.301</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C34[2][A]</td>
<td style=" background: #97FFFF;">vdp2/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s12/O</td>
</tr>
<tr>
<td>15.301</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C34[2][B]</td>
<td>vdp2/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s5/I1</td>
</tr>
<tr>
<td>15.464</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C34[2][B]</td>
<td style=" background: #97FFFF;">vdp2/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s5/O</td>
</tr>
<tr>
<td>15.464</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C34[1][B]</td>
<td>vdp2/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s2/I0</td>
</tr>
<tr>
<td>15.627</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C34[1][B]</td>
<td style=" background: #97FFFF;">vdp2/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s2/O</td>
</tr>
<tr>
<td>15.627</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C34[3][B]</td>
<td>vdp2/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s0/I1</td>
</tr>
<tr>
<td>15.790</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C34[3][B]</td>
<td style=" background: #97FFFF;">vdp2/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s0/O</td>
</tr>
<tr>
<td>19.051</td>
<td>3.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C28[3][A]</td>
<td>vdp2/inst_color/addr2_next_0_s8/I0</td>
</tr>
<tr>
<td>19.677</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C28[3][A]</td>
<td style=" background: #97FFFF;">vdp2/inst_color/addr2_next_0_s8/F</td>
</tr>
<tr>
<td>21.136</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C23[0][A]</td>
<td>vdp2/inst_color/addr2_next_0_s5/I1</td>
</tr>
<tr>
<td>21.958</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R23C23[0][A]</td>
<td style=" background: #97FFFF;">vdp2/inst_color/addr2_next_0_s5/F</td>
</tr>
<tr>
<td>22.773</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C21[1][A]</td>
<td>vdp2/inst_color/addr2_next_4_s1/I2</td>
</tr>
<tr>
<td>23.872</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C21[1][A]</td>
<td style=" background: #97FFFF;">vdp2/inst_color/addr2_next_4_s1/F</td>
</tr>
<tr>
<td>24.676</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C21[1][A]</td>
<td>vdp2/inst_color/addr2_next_4_s0/I0</td>
</tr>
<tr>
<td>25.702</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R25C21[1][A]</td>
<td style=" background: #97FFFF;">vdp2/inst_color/addr2_next_4_s0/F</td>
</tr>
<tr>
<td>26.748</td>
<td>1.046</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C21[2][A]</td>
<td style=" font-weight:bold;">vdp2/inst_color/colram_tile_b_s[3]_ADBREG_G_1_s/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_25m</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>675</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.187</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C21[2][A]</td>
<td>vdp2/inst_color/colram_tile_b_s[3]_ADBREG_G_1_s/CLK</td>
</tr>
<tr>
<td>20.157</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp2/inst_color/colram_tile_b_s[3]_ADBREG_G_1_s</td>
</tr>
<tr>
<td>19.757</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C21[2][A]</td>
<td>vdp2/inst_color/colram_tile_b_s[3]_ADBREG_G_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.391, 24.114%; route: 19.655, 74.157%; tC2Q: 0.458, 1.729%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.910</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.023</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.114</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp2/inst_tiles/y_next_r_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp2/inst_color/colram_colram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_25m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1672</td>
<td>RIGHTSIDE[1]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C21[1][B]</td>
<td>vdp2/inst_tiles/y_next_r_8_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>83</td>
<td>R22C21[1][B]</td>
<td style=" font-weight:bold;">vdp2/inst_tiles/y_next_r_8_s0/Q</td>
</tr>
<tr>
<td>3.309</td>
<td>2.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C24[3][B]</td>
<td>vdp2/inst_tiles/addr1_7_s0/I2</td>
</tr>
<tr>
<td>4.131</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>128</td>
<td>R6C24[3][B]</td>
<td style=" background: #97FFFF;">vdp2/inst_tiles/addr1_7_s0/F</td>
</tr>
<tr>
<td>12.170</td>
<td>8.039</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R6C44</td>
<td>vdp2/inst_tiles/inst_linebuf/linebuf1_linebuf1_13_1_s/AD[1]</td>
</tr>
<tr>
<td>12.430</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C44</td>
<td style=" background: #97FFFF;">vdp2/inst_tiles/inst_linebuf/linebuf1_linebuf1_13_1_s/DO[3]</td>
</tr>
<tr>
<td>14.053</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C34[2][B]</td>
<td>vdp2/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s26/I0</td>
</tr>
<tr>
<td>15.152</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C34[2][B]</td>
<td style=" background: #97FFFF;">vdp2/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s26/F</td>
</tr>
<tr>
<td>15.152</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C34[2][A]</td>
<td>vdp2/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s12/I1</td>
</tr>
<tr>
<td>15.301</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C34[2][A]</td>
<td style=" background: #97FFFF;">vdp2/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s12/O</td>
</tr>
<tr>
<td>15.301</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C34[2][B]</td>
<td>vdp2/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s5/I1</td>
</tr>
<tr>
<td>15.464</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C34[2][B]</td>
<td style=" background: #97FFFF;">vdp2/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s5/O</td>
</tr>
<tr>
<td>15.464</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C34[1][B]</td>
<td>vdp2/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s2/I0</td>
</tr>
<tr>
<td>15.627</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C34[1][B]</td>
<td style=" background: #97FFFF;">vdp2/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s2/O</td>
</tr>
<tr>
<td>15.627</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C34[3][B]</td>
<td>vdp2/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s0/I1</td>
</tr>
<tr>
<td>15.790</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C34[3][B]</td>
<td style=" background: #97FFFF;">vdp2/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s0/O</td>
</tr>
<tr>
<td>19.051</td>
<td>3.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C28[3][A]</td>
<td>vdp2/inst_color/addr2_next_0_s8/I0</td>
</tr>
<tr>
<td>19.677</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C28[3][A]</td>
<td style=" background: #97FFFF;">vdp2/inst_color/addr2_next_0_s8/F</td>
</tr>
<tr>
<td>21.136</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C23[0][A]</td>
<td>vdp2/inst_color/addr2_next_0_s5/I1</td>
</tr>
<tr>
<td>21.938</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R23C23[0][A]</td>
<td style=" background: #97FFFF;">vdp2/inst_color/addr2_next_0_s5/F</td>
</tr>
<tr>
<td>22.371</td>
<td>0.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C22[0][A]</td>
<td>vdp2/inst_color/addr2_next_1_s1/I2</td>
</tr>
<tr>
<td>23.173</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C22[0][A]</td>
<td style=" background: #97FFFF;">vdp2/inst_color/addr2_next_1_s1/F</td>
</tr>
<tr>
<td>23.592</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C22[0][A]</td>
<td>vdp2/inst_color/addr2_next_1_s0/I0</td>
</tr>
<tr>
<td>24.414</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R24C22[0][A]</td>
<td style=" background: #97FFFF;">vdp2/inst_color/addr2_next_1_s0/F</td>
</tr>
<tr>
<td>27.023</td>
<td>2.609</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[3]</td>
<td style=" font-weight:bold;">vdp2/inst_color/colram_colram_0_0_s/ADA[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_25m</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>675</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.187</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[3]</td>
<td>vdp2/inst_color/colram_colram_0_0_s/CLKA</td>
</tr>
<tr>
<td>20.157</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp2/inst_color/colram_colram_0_0_s</td>
</tr>
<tr>
<td>20.114</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[3]</td>
<td>vdp2/inst_color/colram_colram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.870, 21.921%; route: 20.451, 76.368%; tC2Q: 0.458, 1.712%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.859</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.973</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.114</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp2/inst_tiles/y_next_r_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp2/inst_color/colram_colram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_25m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1672</td>
<td>RIGHTSIDE[1]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C21[1][B]</td>
<td>vdp2/inst_tiles/y_next_r_8_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>83</td>
<td>R22C21[1][B]</td>
<td style=" font-weight:bold;">vdp2/inst_tiles/y_next_r_8_s0/Q</td>
</tr>
<tr>
<td>3.309</td>
<td>2.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C24[3][B]</td>
<td>vdp2/inst_tiles/addr1_7_s0/I2</td>
</tr>
<tr>
<td>4.131</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>128</td>
<td>R6C24[3][B]</td>
<td style=" background: #97FFFF;">vdp2/inst_tiles/addr1_7_s0/F</td>
</tr>
<tr>
<td>12.170</td>
<td>8.039</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R6C44</td>
<td>vdp2/inst_tiles/inst_linebuf/linebuf1_linebuf1_13_1_s/AD[1]</td>
</tr>
<tr>
<td>12.430</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C44</td>
<td style=" background: #97FFFF;">vdp2/inst_tiles/inst_linebuf/linebuf1_linebuf1_13_1_s/DO[3]</td>
</tr>
<tr>
<td>14.053</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C34[2][B]</td>
<td>vdp2/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s26/I0</td>
</tr>
<tr>
<td>15.152</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C34[2][B]</td>
<td style=" background: #97FFFF;">vdp2/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s26/F</td>
</tr>
<tr>
<td>15.152</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C34[2][A]</td>
<td>vdp2/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s12/I1</td>
</tr>
<tr>
<td>15.301</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C34[2][A]</td>
<td style=" background: #97FFFF;">vdp2/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s12/O</td>
</tr>
<tr>
<td>15.301</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C34[2][B]</td>
<td>vdp2/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s5/I1</td>
</tr>
<tr>
<td>15.464</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C34[2][B]</td>
<td style=" background: #97FFFF;">vdp2/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s5/O</td>
</tr>
<tr>
<td>15.464</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C34[1][B]</td>
<td>vdp2/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s2/I0</td>
</tr>
<tr>
<td>15.627</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C34[1][B]</td>
<td style=" background: #97FFFF;">vdp2/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s2/O</td>
</tr>
<tr>
<td>15.627</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C34[3][B]</td>
<td>vdp2/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s0/I1</td>
</tr>
<tr>
<td>15.790</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C34[3][B]</td>
<td style=" background: #97FFFF;">vdp2/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s0/O</td>
</tr>
<tr>
<td>19.051</td>
<td>3.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C28[3][A]</td>
<td>vdp2/inst_color/addr2_next_0_s8/I0</td>
</tr>
<tr>
<td>19.677</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C28[3][A]</td>
<td style=" background: #97FFFF;">vdp2/inst_color/addr2_next_0_s8/F</td>
</tr>
<tr>
<td>21.136</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C23[0][A]</td>
<td>vdp2/inst_color/addr2_next_0_s5/I1</td>
</tr>
<tr>
<td>21.938</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R23C23[0][A]</td>
<td style=" background: #97FFFF;">vdp2/inst_color/addr2_next_0_s5/F</td>
</tr>
<tr>
<td>22.371</td>
<td>0.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C22[2][B]</td>
<td>vdp2/inst_color/addr2_next_0_s1/I2</td>
</tr>
<tr>
<td>23.193</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C22[2][B]</td>
<td style=" background: #97FFFF;">vdp2/inst_color/addr2_next_0_s1/F</td>
</tr>
<tr>
<td>23.683</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C22[1][B]</td>
<td>vdp2/inst_color/addr2_next_0_s0/I0</td>
</tr>
<tr>
<td>24.715</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C22[1][B]</td>
<td style=" background: #97FFFF;">vdp2/inst_color/addr2_next_0_s0/F</td>
</tr>
<tr>
<td>26.973</td>
<td>2.258</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[3]</td>
<td style=" font-weight:bold;">vdp2/inst_color/colram_colram_0_0_s/ADA[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_25m</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>675</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.187</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[3]</td>
<td>vdp2/inst_color/colram_colram_0_0_s/CLKA</td>
</tr>
<tr>
<td>20.157</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp2/inst_color/colram_colram_0_0_s</td>
</tr>
<tr>
<td>20.114</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[3]</td>
<td>vdp2/inst_color/colram_colram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.100, 22.822%; route: 20.171, 75.463%; tC2Q: 0.458, 1.715%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.605</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.362</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.757</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp2/inst_tiles/y_next_r_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp2/inst_color/colram_tile_b_s[3]_ADBREG_G_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_25m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1672</td>
<td>RIGHTSIDE[1]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C21[1][B]</td>
<td>vdp2/inst_tiles/y_next_r_8_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>83</td>
<td>R22C21[1][B]</td>
<td style=" font-weight:bold;">vdp2/inst_tiles/y_next_r_8_s0/Q</td>
</tr>
<tr>
<td>3.309</td>
<td>2.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C24[3][B]</td>
<td>vdp2/inst_tiles/addr1_7_s0/I2</td>
</tr>
<tr>
<td>4.131</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>128</td>
<td>R6C24[3][B]</td>
<td style=" background: #97FFFF;">vdp2/inst_tiles/addr1_7_s0/F</td>
</tr>
<tr>
<td>12.170</td>
<td>8.039</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R6C44</td>
<td>vdp2/inst_tiles/inst_linebuf/linebuf1_linebuf1_13_1_s/AD[1]</td>
</tr>
<tr>
<td>12.430</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C44</td>
<td style=" background: #97FFFF;">vdp2/inst_tiles/inst_linebuf/linebuf1_linebuf1_13_1_s/DO[3]</td>
</tr>
<tr>
<td>14.053</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C34[2][B]</td>
<td>vdp2/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s26/I0</td>
</tr>
<tr>
<td>15.152</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C34[2][B]</td>
<td style=" background: #97FFFF;">vdp2/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s26/F</td>
</tr>
<tr>
<td>15.152</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C34[2][A]</td>
<td>vdp2/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s12/I1</td>
</tr>
<tr>
<td>15.301</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C34[2][A]</td>
<td style=" background: #97FFFF;">vdp2/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s12/O</td>
</tr>
<tr>
<td>15.301</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C34[2][B]</td>
<td>vdp2/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s5/I1</td>
</tr>
<tr>
<td>15.464</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C34[2][B]</td>
<td style=" background: #97FFFF;">vdp2/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s5/O</td>
</tr>
<tr>
<td>15.464</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C34[1][B]</td>
<td>vdp2/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s2/I0</td>
</tr>
<tr>
<td>15.627</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C34[1][B]</td>
<td style=" background: #97FFFF;">vdp2/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s2/O</td>
</tr>
<tr>
<td>15.627</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C34[3][B]</td>
<td>vdp2/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s0/I1</td>
</tr>
<tr>
<td>15.790</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C34[3][B]</td>
<td style=" background: #97FFFF;">vdp2/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s0/O</td>
</tr>
<tr>
<td>19.051</td>
<td>3.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C28[3][A]</td>
<td>vdp2/inst_color/addr2_next_0_s8/I0</td>
</tr>
<tr>
<td>19.677</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C28[3][A]</td>
<td style=" background: #97FFFF;">vdp2/inst_color/addr2_next_0_s8/F</td>
</tr>
<tr>
<td>21.136</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C23[0][A]</td>
<td>vdp2/inst_color/addr2_next_0_s5/I1</td>
</tr>
<tr>
<td>21.958</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R23C23[0][A]</td>
<td style=" background: #97FFFF;">vdp2/inst_color/addr2_next_0_s5/F</td>
</tr>
<tr>
<td>22.773</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C21[3][B]</td>
<td>vdp2/inst_color/addr2_next_3_s1/I2</td>
</tr>
<tr>
<td>23.872</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C21[3][B]</td>
<td style=" background: #97FFFF;">vdp2/inst_color/addr2_next_3_s1/F</td>
</tr>
<tr>
<td>24.362</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C21[0][B]</td>
<td>vdp2/inst_color/addr2_next_3_s0/I0</td>
</tr>
<tr>
<td>25.394</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C21[0][B]</td>
<td style=" background: #97FFFF;">vdp2/inst_color/addr2_next_3_s0/F</td>
</tr>
<tr>
<td>26.362</td>
<td>0.968</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C21[2][B]</td>
<td style=" font-weight:bold;">vdp2/inst_color/colram_tile_b_s[3]_ADBREG_G_2_s/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_25m</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>675</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.187</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C21[2][B]</td>
<td>vdp2/inst_color/colram_tile_b_s[3]_ADBREG_G_2_s/CLK</td>
</tr>
<tr>
<td>20.157</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp2/inst_color/colram_tile_b_s[3]_ADBREG_G_2_s</td>
</tr>
<tr>
<td>19.757</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C21[2][B]</td>
<td>vdp2/inst_color/colram_tile_b_s[3]_ADBREG_G_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.397, 24.494%; route: 19.262, 73.751%; tC2Q: 0.458, 1.755%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.545</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.659</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.114</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp2/inst_tiles/y_next_r_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp2/inst_color/colram_colram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_25m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1672</td>
<td>RIGHTSIDE[1]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C21[1][B]</td>
<td>vdp2/inst_tiles/y_next_r_8_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>83</td>
<td>R22C21[1][B]</td>
<td style=" font-weight:bold;">vdp2/inst_tiles/y_next_r_8_s0/Q</td>
</tr>
<tr>
<td>3.309</td>
<td>2.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C24[3][B]</td>
<td>vdp2/inst_tiles/addr1_7_s0/I2</td>
</tr>
<tr>
<td>4.131</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>128</td>
<td>R6C24[3][B]</td>
<td style=" background: #97FFFF;">vdp2/inst_tiles/addr1_7_s0/F</td>
</tr>
<tr>
<td>12.170</td>
<td>8.039</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R6C44</td>
<td>vdp2/inst_tiles/inst_linebuf/linebuf1_linebuf1_13_1_s/AD[1]</td>
</tr>
<tr>
<td>12.430</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C44</td>
<td style=" background: #97FFFF;">vdp2/inst_tiles/inst_linebuf/linebuf1_linebuf1_13_1_s/DO[3]</td>
</tr>
<tr>
<td>14.053</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C34[2][B]</td>
<td>vdp2/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s26/I0</td>
</tr>
<tr>
<td>15.152</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C34[2][B]</td>
<td style=" background: #97FFFF;">vdp2/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s26/F</td>
</tr>
<tr>
<td>15.152</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C34[2][A]</td>
<td>vdp2/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s12/I1</td>
</tr>
<tr>
<td>15.301</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C34[2][A]</td>
<td style=" background: #97FFFF;">vdp2/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s12/O</td>
</tr>
<tr>
<td>15.301</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C34[2][B]</td>
<td>vdp2/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s5/I1</td>
</tr>
<tr>
<td>15.464</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C34[2][B]</td>
<td style=" background: #97FFFF;">vdp2/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s5/O</td>
</tr>
<tr>
<td>15.464</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C34[1][B]</td>
<td>vdp2/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s2/I0</td>
</tr>
<tr>
<td>15.627</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C34[1][B]</td>
<td style=" background: #97FFFF;">vdp2/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s2/O</td>
</tr>
<tr>
<td>15.627</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C34[3][B]</td>
<td>vdp2/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s0/I1</td>
</tr>
<tr>
<td>15.790</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C34[3][B]</td>
<td style=" background: #97FFFF;">vdp2/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s0/O</td>
</tr>
<tr>
<td>19.051</td>
<td>3.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C28[3][A]</td>
<td>vdp2/inst_color/addr2_next_0_s8/I0</td>
</tr>
<tr>
<td>19.677</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C28[3][A]</td>
<td style=" background: #97FFFF;">vdp2/inst_color/addr2_next_0_s8/F</td>
</tr>
<tr>
<td>21.136</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C23[0][A]</td>
<td>vdp2/inst_color/addr2_next_0_s5/I1</td>
</tr>
<tr>
<td>21.938</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R23C23[0][A]</td>
<td style=" background: #97FFFF;">vdp2/inst_color/addr2_next_0_s5/F</td>
</tr>
<tr>
<td>22.371</td>
<td>0.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C22[3][B]</td>
<td>vdp2/inst_color/addr2_next_5_s1/I2</td>
</tr>
<tr>
<td>23.193</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C22[3][B]</td>
<td style=" background: #97FFFF;">vdp2/inst_color/addr2_next_5_s1/F</td>
</tr>
<tr>
<td>23.683</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C22[1][A]</td>
<td>vdp2/inst_color/addr2_next_5_s0/I0</td>
</tr>
<tr>
<td>24.715</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C22[1][A]</td>
<td style=" background: #97FFFF;">vdp2/inst_color/addr2_next_5_s0/F</td>
</tr>
<tr>
<td>26.659</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[3]</td>
<td style=" font-weight:bold;">vdp2/inst_color/colram_colram_0_0_s/ADA[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_25m</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>675</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.187</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[3]</td>
<td>vdp2/inst_color/colram_colram_0_0_s/CLKA</td>
</tr>
<tr>
<td>20.157</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp2/inst_color/colram_colram_0_0_s</td>
</tr>
<tr>
<td>20.114</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[3]</td>
<td>vdp2/inst_color/colram_colram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.100, 23.094%; route: 19.856, 75.171%; tC2Q: 0.458, 1.735%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.324</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.081</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.757</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp2/inst_tiles/y_next_r_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp2/inst_color/colram_tile_b_s[3]_ADBREG_G_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_25m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1672</td>
<td>RIGHTSIDE[1]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C21[1][B]</td>
<td>vdp2/inst_tiles/y_next_r_8_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>83</td>
<td>R22C21[1][B]</td>
<td style=" font-weight:bold;">vdp2/inst_tiles/y_next_r_8_s0/Q</td>
</tr>
<tr>
<td>3.309</td>
<td>2.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C24[3][B]</td>
<td>vdp2/inst_tiles/addr1_7_s0/I2</td>
</tr>
<tr>
<td>4.131</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>128</td>
<td>R6C24[3][B]</td>
<td style=" background: #97FFFF;">vdp2/inst_tiles/addr1_7_s0/F</td>
</tr>
<tr>
<td>12.170</td>
<td>8.039</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R6C44</td>
<td>vdp2/inst_tiles/inst_linebuf/linebuf1_linebuf1_13_1_s/AD[1]</td>
</tr>
<tr>
<td>12.430</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C44</td>
<td style=" background: #97FFFF;">vdp2/inst_tiles/inst_linebuf/linebuf1_linebuf1_13_1_s/DO[3]</td>
</tr>
<tr>
<td>14.053</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C34[2][B]</td>
<td>vdp2/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s26/I0</td>
</tr>
<tr>
<td>15.152</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C34[2][B]</td>
<td style=" background: #97FFFF;">vdp2/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s26/F</td>
</tr>
<tr>
<td>15.152</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C34[2][A]</td>
<td>vdp2/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s12/I1</td>
</tr>
<tr>
<td>15.301</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C34[2][A]</td>
<td style=" background: #97FFFF;">vdp2/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s12/O</td>
</tr>
<tr>
<td>15.301</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C34[2][B]</td>
<td>vdp2/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s5/I1</td>
</tr>
<tr>
<td>15.464</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C34[2][B]</td>
<td style=" background: #97FFFF;">vdp2/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s5/O</td>
</tr>
<tr>
<td>15.464</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C34[1][B]</td>
<td>vdp2/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s2/I0</td>
</tr>
<tr>
<td>15.627</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C34[1][B]</td>
<td style=" background: #97FFFF;">vdp2/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s2/O</td>
</tr>
<tr>
<td>15.627</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C34[3][B]</td>
<td>vdp2/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s0/I1</td>
</tr>
<tr>
<td>15.790</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C34[3][B]</td>
<td style=" background: #97FFFF;">vdp2/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s0/O</td>
</tr>
<tr>
<td>19.051</td>
<td>3.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C28[3][A]</td>
<td>vdp2/inst_color/addr2_next_0_s8/I0</td>
</tr>
<tr>
<td>19.677</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C28[3][A]</td>
<td style=" background: #97FFFF;">vdp2/inst_color/addr2_next_0_s8/F</td>
</tr>
<tr>
<td>21.136</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C23[0][A]</td>
<td>vdp2/inst_color/addr2_next_0_s5/I1</td>
</tr>
<tr>
<td>21.938</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R23C23[0][A]</td>
<td style=" background: #97FFFF;">vdp2/inst_color/addr2_next_0_s5/F</td>
</tr>
<tr>
<td>22.371</td>
<td>0.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C22[0][B]</td>
<td>vdp2/inst_color/addr2_next_2_s1/I2</td>
</tr>
<tr>
<td>23.193</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C22[0][B]</td>
<td style=" background: #97FFFF;">vdp2/inst_color/addr2_next_2_s1/F</td>
</tr>
<tr>
<td>24.014</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C22[3][B]</td>
<td>vdp2/inst_color/addr2_next_2_s0/I0</td>
</tr>
<tr>
<td>25.113</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C22[3][B]</td>
<td style=" background: #97FFFF;">vdp2/inst_color/addr2_next_2_s0/F</td>
</tr>
<tr>
<td>26.081</td>
<td>0.968</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C22[2][A]</td>
<td style=" font-weight:bold;">vdp2/inst_color/colram_tile_b_s[3]_ADBREG_G_3_s/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_25m</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>675</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.187</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C22[2][A]</td>
<td>vdp2/inst_color/colram_tile_b_s[3]_ADBREG_G_3_s/CLK</td>
</tr>
<tr>
<td>20.157</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp2/inst_color/colram_tile_b_s[3]_ADBREG_G_3_s</td>
</tr>
<tr>
<td>19.757</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C22[2][A]</td>
<td>vdp2/inst_color/colram_tile_b_s[3]_ADBREG_G_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.167, 23.870%; route: 19.211, 74.356%; tC2Q: 0.458, 1.774%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.926</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.683</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.757</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp2/inst_tiles/y_next_r_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp2/inst_color/colram_tile_b_s[3]_ADBREG_G_5_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_25m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1672</td>
<td>RIGHTSIDE[1]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C21[1][B]</td>
<td>vdp2/inst_tiles/y_next_r_8_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>83</td>
<td>R22C21[1][B]</td>
<td style=" font-weight:bold;">vdp2/inst_tiles/y_next_r_8_s0/Q</td>
</tr>
<tr>
<td>3.309</td>
<td>2.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C24[3][B]</td>
<td>vdp2/inst_tiles/addr1_7_s0/I2</td>
</tr>
<tr>
<td>4.131</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>128</td>
<td>R6C24[3][B]</td>
<td style=" background: #97FFFF;">vdp2/inst_tiles/addr1_7_s0/F</td>
</tr>
<tr>
<td>12.170</td>
<td>8.039</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R6C44</td>
<td>vdp2/inst_tiles/inst_linebuf/linebuf1_linebuf1_13_1_s/AD[1]</td>
</tr>
<tr>
<td>12.430</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C44</td>
<td style=" background: #97FFFF;">vdp2/inst_tiles/inst_linebuf/linebuf1_linebuf1_13_1_s/DO[3]</td>
</tr>
<tr>
<td>14.053</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C34[2][B]</td>
<td>vdp2/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s26/I0</td>
</tr>
<tr>
<td>15.152</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C34[2][B]</td>
<td style=" background: #97FFFF;">vdp2/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s26/F</td>
</tr>
<tr>
<td>15.152</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C34[2][A]</td>
<td>vdp2/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s12/I1</td>
</tr>
<tr>
<td>15.301</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C34[2][A]</td>
<td style=" background: #97FFFF;">vdp2/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s12/O</td>
</tr>
<tr>
<td>15.301</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C34[2][B]</td>
<td>vdp2/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s5/I1</td>
</tr>
<tr>
<td>15.464</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C34[2][B]</td>
<td style=" background: #97FFFF;">vdp2/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s5/O</td>
</tr>
<tr>
<td>15.464</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C34[1][B]</td>
<td>vdp2/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s2/I0</td>
</tr>
<tr>
<td>15.627</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C34[1][B]</td>
<td style=" background: #97FFFF;">vdp2/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s2/O</td>
</tr>
<tr>
<td>15.627</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C34[3][B]</td>
<td>vdp2/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s0/I1</td>
</tr>
<tr>
<td>15.790</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C34[3][B]</td>
<td style=" background: #97FFFF;">vdp2/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s0/O</td>
</tr>
<tr>
<td>19.051</td>
<td>3.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C28[3][A]</td>
<td>vdp2/inst_color/addr2_next_0_s8/I0</td>
</tr>
<tr>
<td>19.677</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C28[3][A]</td>
<td style=" background: #97FFFF;">vdp2/inst_color/addr2_next_0_s8/F</td>
</tr>
<tr>
<td>21.136</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C23[0][A]</td>
<td>vdp2/inst_color/addr2_next_0_s5/I1</td>
</tr>
<tr>
<td>21.938</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R23C23[0][A]</td>
<td style=" background: #97FFFF;">vdp2/inst_color/addr2_next_0_s5/F</td>
</tr>
<tr>
<td>22.371</td>
<td>0.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C22[2][B]</td>
<td>vdp2/inst_color/addr2_next_0_s1/I2</td>
</tr>
<tr>
<td>23.193</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C22[2][B]</td>
<td style=" background: #97FFFF;">vdp2/inst_color/addr2_next_0_s1/F</td>
</tr>
<tr>
<td>23.683</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C22[1][B]</td>
<td>vdp2/inst_color/addr2_next_0_s0/I0</td>
</tr>
<tr>
<td>24.715</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C22[1][B]</td>
<td style=" background: #97FFFF;">vdp2/inst_color/addr2_next_0_s0/F</td>
</tr>
<tr>
<td>25.683</td>
<td>0.968</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C22[0][B]</td>
<td style=" font-weight:bold;">vdp2/inst_color/colram_tile_b_s[3]_ADBREG_G_5_s/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_25m</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>675</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.187</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C22[0][B]</td>
<td>vdp2/inst_color/colram_tile_b_s[3]_ADBREG_G_5_s/CLK</td>
</tr>
<tr>
<td>20.157</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp2/inst_color/colram_tile_b_s[3]_ADBREG_G_5_s</td>
</tr>
<tr>
<td>19.757</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C22[0][B]</td>
<td>vdp2/inst_color/colram_tile_b_s[3]_ADBREG_G_5_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.100, 23.980%; route: 18.880, 74.219%; tC2Q: 0.458, 1.802%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.595</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.352</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.757</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp2/inst_tiles/y_next_r_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp2/inst_color/colram_tile_b_s[3]_ADBREG_G_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_25m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1672</td>
<td>RIGHTSIDE[1]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C21[1][B]</td>
<td>vdp2/inst_tiles/y_next_r_8_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>83</td>
<td>R22C21[1][B]</td>
<td style=" font-weight:bold;">vdp2/inst_tiles/y_next_r_8_s0/Q</td>
</tr>
<tr>
<td>3.309</td>
<td>2.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C24[3][B]</td>
<td>vdp2/inst_tiles/addr1_7_s0/I2</td>
</tr>
<tr>
<td>4.131</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>128</td>
<td>R6C24[3][B]</td>
<td style=" background: #97FFFF;">vdp2/inst_tiles/addr1_7_s0/F</td>
</tr>
<tr>
<td>12.170</td>
<td>8.039</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R6C44</td>
<td>vdp2/inst_tiles/inst_linebuf/linebuf1_linebuf1_13_1_s/AD[1]</td>
</tr>
<tr>
<td>12.430</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C44</td>
<td style=" background: #97FFFF;">vdp2/inst_tiles/inst_linebuf/linebuf1_linebuf1_13_1_s/DO[3]</td>
</tr>
<tr>
<td>14.053</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C34[2][B]</td>
<td>vdp2/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s26/I0</td>
</tr>
<tr>
<td>15.152</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C34[2][B]</td>
<td style=" background: #97FFFF;">vdp2/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s26/F</td>
</tr>
<tr>
<td>15.152</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C34[2][A]</td>
<td>vdp2/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s12/I1</td>
</tr>
<tr>
<td>15.301</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C34[2][A]</td>
<td style=" background: #97FFFF;">vdp2/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s12/O</td>
</tr>
<tr>
<td>15.301</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C34[2][B]</td>
<td>vdp2/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s5/I1</td>
</tr>
<tr>
<td>15.464</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C34[2][B]</td>
<td style=" background: #97FFFF;">vdp2/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s5/O</td>
</tr>
<tr>
<td>15.464</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C34[1][B]</td>
<td>vdp2/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s2/I0</td>
</tr>
<tr>
<td>15.627</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C34[1][B]</td>
<td style=" background: #97FFFF;">vdp2/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s2/O</td>
</tr>
<tr>
<td>15.627</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C34[3][B]</td>
<td>vdp2/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s0/I1</td>
</tr>
<tr>
<td>15.790</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C34[3][B]</td>
<td style=" background: #97FFFF;">vdp2/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s0/O</td>
</tr>
<tr>
<td>19.051</td>
<td>3.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C28[3][A]</td>
<td>vdp2/inst_color/addr2_next_0_s8/I0</td>
</tr>
<tr>
<td>19.677</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C28[3][A]</td>
<td style=" background: #97FFFF;">vdp2/inst_color/addr2_next_0_s8/F</td>
</tr>
<tr>
<td>21.136</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C23[0][A]</td>
<td>vdp2/inst_color/addr2_next_0_s5/I1</td>
</tr>
<tr>
<td>21.938</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R23C23[0][A]</td>
<td style=" background: #97FFFF;">vdp2/inst_color/addr2_next_0_s5/F</td>
</tr>
<tr>
<td>22.371</td>
<td>0.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C22[3][B]</td>
<td>vdp2/inst_color/addr2_next_5_s1/I2</td>
</tr>
<tr>
<td>23.193</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C22[3][B]</td>
<td style=" background: #97FFFF;">vdp2/inst_color/addr2_next_5_s1/F</td>
</tr>
<tr>
<td>23.683</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C22[1][A]</td>
<td>vdp2/inst_color/addr2_next_5_s0/I0</td>
</tr>
<tr>
<td>24.715</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C22[1][A]</td>
<td style=" background: #97FFFF;">vdp2/inst_color/addr2_next_5_s0/F</td>
</tr>
<tr>
<td>25.352</td>
<td>0.637</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C22[0][A]</td>
<td style=" font-weight:bold;">vdp2/inst_color/colram_tile_b_s[3]_ADBREG_G_0_s/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_25m</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>675</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.187</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C22[0][A]</td>
<td>vdp2/inst_color/colram_tile_b_s[3]_ADBREG_G_0_s/CLK</td>
</tr>
<tr>
<td>20.157</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp2/inst_color/colram_tile_b_s[3]_ADBREG_G_0_s</td>
</tr>
<tr>
<td>19.757</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C22[0][A]</td>
<td>vdp2/inst_color/colram_tile_b_s[3]_ADBREG_G_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.100, 24.296%; route: 18.550, 73.879%; tC2Q: 0.458, 1.825%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.294</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.051</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.757</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp2/inst_tiles/y_next_r_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp2/inst_color/colram_tile_b_s[3]_ADBREG_G_4_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_25m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1672</td>
<td>RIGHTSIDE[1]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C21[1][B]</td>
<td>vdp2/inst_tiles/y_next_r_8_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>83</td>
<td>R22C21[1][B]</td>
<td style=" font-weight:bold;">vdp2/inst_tiles/y_next_r_8_s0/Q</td>
</tr>
<tr>
<td>3.309</td>
<td>2.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C24[3][B]</td>
<td>vdp2/inst_tiles/addr1_7_s0/I2</td>
</tr>
<tr>
<td>4.131</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>128</td>
<td>R6C24[3][B]</td>
<td style=" background: #97FFFF;">vdp2/inst_tiles/addr1_7_s0/F</td>
</tr>
<tr>
<td>12.170</td>
<td>8.039</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R6C44</td>
<td>vdp2/inst_tiles/inst_linebuf/linebuf1_linebuf1_13_1_s/AD[1]</td>
</tr>
<tr>
<td>12.430</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C44</td>
<td style=" background: #97FFFF;">vdp2/inst_tiles/inst_linebuf/linebuf1_linebuf1_13_1_s/DO[3]</td>
</tr>
<tr>
<td>14.053</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C34[2][B]</td>
<td>vdp2/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s26/I0</td>
</tr>
<tr>
<td>15.152</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C34[2][B]</td>
<td style=" background: #97FFFF;">vdp2/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s26/F</td>
</tr>
<tr>
<td>15.152</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C34[2][A]</td>
<td>vdp2/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s12/I1</td>
</tr>
<tr>
<td>15.301</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C34[2][A]</td>
<td style=" background: #97FFFF;">vdp2/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s12/O</td>
</tr>
<tr>
<td>15.301</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C34[2][B]</td>
<td>vdp2/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s5/I1</td>
</tr>
<tr>
<td>15.464</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C34[2][B]</td>
<td style=" background: #97FFFF;">vdp2/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s5/O</td>
</tr>
<tr>
<td>15.464</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C34[1][B]</td>
<td>vdp2/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s2/I0</td>
</tr>
<tr>
<td>15.627</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C34[1][B]</td>
<td style=" background: #97FFFF;">vdp2/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s2/O</td>
</tr>
<tr>
<td>15.627</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C34[3][B]</td>
<td>vdp2/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s0/I1</td>
</tr>
<tr>
<td>15.790</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C34[3][B]</td>
<td style=" background: #97FFFF;">vdp2/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s0/O</td>
</tr>
<tr>
<td>19.051</td>
<td>3.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C28[3][A]</td>
<td>vdp2/inst_color/addr2_next_0_s8/I0</td>
</tr>
<tr>
<td>19.677</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C28[3][A]</td>
<td style=" background: #97FFFF;">vdp2/inst_color/addr2_next_0_s8/F</td>
</tr>
<tr>
<td>21.136</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C23[0][A]</td>
<td>vdp2/inst_color/addr2_next_0_s5/I1</td>
</tr>
<tr>
<td>21.938</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R23C23[0][A]</td>
<td style=" background: #97FFFF;">vdp2/inst_color/addr2_next_0_s5/F</td>
</tr>
<tr>
<td>22.371</td>
<td>0.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C22[0][A]</td>
<td>vdp2/inst_color/addr2_next_1_s1/I2</td>
</tr>
<tr>
<td>23.173</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C22[0][A]</td>
<td style=" background: #97FFFF;">vdp2/inst_color/addr2_next_1_s1/F</td>
</tr>
<tr>
<td>23.592</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C22[0][A]</td>
<td>vdp2/inst_color/addr2_next_1_s0/I0</td>
</tr>
<tr>
<td>24.414</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R24C22[0][A]</td>
<td style=" background: #97FFFF;">vdp2/inst_color/addr2_next_1_s0/F</td>
</tr>
<tr>
<td>25.051</td>
<td>0.637</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C22[2][A]</td>
<td style=" font-weight:bold;">vdp2/inst_color/colram_tile_b_s[3]_ADBREG_G_4_s/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_25m</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>675</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.187</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C22[2][A]</td>
<td>vdp2/inst_color/colram_tile_b_s[3]_ADBREG_G_4_s/CLK</td>
</tr>
<tr>
<td>20.157</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp2/inst_color/colram_tile_b_s[3]_ADBREG_G_4_s</td>
</tr>
<tr>
<td>19.757</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C22[2][A]</td>
<td>vdp2/inst_color/colram_tile_b_s[3]_ADBREG_G_4_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.870, 23.663%; route: 18.479, 74.489%; tC2Q: 0.458, 1.848%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.186</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.475</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/env_vol_4_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_hold_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psg1/env_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1m8:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_reset</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>R2C37[1][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>11.726</td>
<td>1.726</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C36[2][A]</td>
<td>psg1/env_vol_4_s4/G</td>
</tr>
<tr>
<td>12.184</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>7</td>
<td>R3C36[2][A]</td>
<td style=" font-weight:bold;">psg1/env_vol_4_s4/Q</td>
</tr>
<tr>
<td>13.492</td>
<td>1.308</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C39[0][A]</td>
<td>psg1/n1363_s2/I2</td>
</tr>
<tr>
<td>14.314</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R4C39[0][A]</td>
<td style=" background: #97FFFF;">psg1/n1363_s2/F</td>
</tr>
<tr>
<td>15.152</td>
<td>0.838</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C40[2][B]</td>
<td>psg1/n1369_s4/I1</td>
</tr>
<tr>
<td>16.251</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C40[2][B]</td>
<td style=" background: #97FFFF;">psg1/n1369_s4/F</td>
</tr>
<tr>
<td>16.257</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C40[3][A]</td>
<td>psg1/n1369_s3/I0</td>
</tr>
<tr>
<td>17.283</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R3C40[3][A]</td>
<td style=" background: #97FFFF;">psg1/n1369_s3/F</td>
</tr>
<tr>
<td>17.706</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C40[1][B]</td>
<td>psg1/env_hold_s4/I1</td>
</tr>
<tr>
<td>18.805</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C40[1][B]</td>
<td style=" background: #97FFFF;">psg1/env_hold_s4/F</td>
</tr>
<tr>
<td>19.295</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C40[3][A]</td>
<td>psg1/env_hold_s3/I1</td>
</tr>
<tr>
<td>20.321</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C40[3][A]</td>
<td style=" background: #97FFFF;">psg1/env_hold_s3/F</td>
</tr>
<tr>
<td>21.475</td>
<td>1.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C40[0][A]</td>
<td style=" font-weight:bold;">psg1/env_hold_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>R2C37[0][A]</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>21.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C40[0][A]</td>
<td>psg1/env_hold_s0/CLK</td>
</tr>
<tr>
<td>21.332</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_hold_s0</td>
</tr>
<tr>
<td>21.289</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C40[0][A]</td>
<td>psg1/env_hold_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.363</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.726, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.072, 52.025%; route: 4.219, 43.274%; tC2Q: 0.458, 4.701%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.473</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.459</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/env_vol_4_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_inc_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psg1/env_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1m8:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_reset</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>R2C37[1][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>11.726</td>
<td>1.726</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C36[2][A]</td>
<td>psg1/env_vol_4_s4/G</td>
</tr>
<tr>
<td>12.184</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>7</td>
<td>R3C36[2][A]</td>
<td style=" font-weight:bold;">psg1/env_vol_4_s4/Q</td>
</tr>
<tr>
<td>13.492</td>
<td>1.308</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C39[0][A]</td>
<td>psg1/n1363_s2/I2</td>
</tr>
<tr>
<td>14.314</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R4C39[0][A]</td>
<td style=" background: #97FFFF;">psg1/n1363_s2/F</td>
</tr>
<tr>
<td>15.152</td>
<td>0.838</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C40[2][B]</td>
<td>psg1/n1369_s4/I1</td>
</tr>
<tr>
<td>16.251</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C40[2][B]</td>
<td style=" background: #97FFFF;">psg1/n1369_s4/F</td>
</tr>
<tr>
<td>16.257</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C40[3][A]</td>
<td>psg1/n1369_s3/I0</td>
</tr>
<tr>
<td>17.283</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R3C40[3][A]</td>
<td style=" background: #97FFFF;">psg1/n1369_s3/F</td>
</tr>
<tr>
<td>17.706</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C40[2][A]</td>
<td>psg1/n1369_s2/I1</td>
</tr>
<tr>
<td>18.332</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R4C40[2][A]</td>
<td style=" background: #97FFFF;">psg1/n1369_s2/F</td>
</tr>
<tr>
<td>18.343</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C40[3][A]</td>
<td>psg1/n1369_s1/I2</td>
</tr>
<tr>
<td>19.165</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C40[3][A]</td>
<td style=" background: #97FFFF;">psg1/n1369_s1/F</td>
</tr>
<tr>
<td>20.459</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C41[0][B]</td>
<td style=" font-weight:bold;">psg1/env_inc_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>R2C37[0][A]</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>21.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C41[0][B]</td>
<td>psg1/env_inc_s0/CLK</td>
</tr>
<tr>
<td>21.332</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_inc_s0</td>
</tr>
<tr>
<td>20.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C41[0][B]</td>
<td>psg1/env_inc_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.363</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.726, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.395, 50.324%; route: 3.880, 44.428%; tC2Q: 0.458, 5.248%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.942</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.991</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/env_vol_4_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_vol_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psg1/env_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1m8:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_reset</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>R2C37[1][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>11.726</td>
<td>1.726</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C36[2][A]</td>
<td>psg1/env_vol_4_s4/G</td>
</tr>
<tr>
<td>12.184</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>7</td>
<td>R3C36[2][A]</td>
<td style=" font-weight:bold;">psg1/env_vol_4_s4/Q</td>
</tr>
<tr>
<td>13.008</td>
<td>0.824</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C38[3][B]</td>
<td>psg1/n1366_s2/I2</td>
</tr>
<tr>
<td>13.830</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R4C38[3][B]</td>
<td style=" background: #97FFFF;">psg1/n1366_s2/F</td>
</tr>
<tr>
<td>14.661</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C39[0][B]</td>
<td>psg1/n1365_s1/I2</td>
</tr>
<tr>
<td>15.722</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R2C39[0][B]</td>
<td style=" background: #97FFFF;">psg1/n1365_s1/F</td>
</tr>
<tr>
<td>16.146</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C39[1][B]</td>
<td>psg1/n1363_s1/I2</td>
</tr>
<tr>
<td>16.772</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C39[1][B]</td>
<td style=" background: #97FFFF;">psg1/n1363_s1/F</td>
</tr>
<tr>
<td>16.778</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C39[0][B]</td>
<td>psg1/n1363_s0/I0</td>
</tr>
<tr>
<td>17.877</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R3C39[0][B]</td>
<td style=" background: #97FFFF;">psg1/n1363_s0/F</td>
</tr>
<tr>
<td>19.991</td>
<td>2.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C40[0][A]</td>
<td style=" font-weight:bold;">psg1/env_vol_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>R2C37[0][A]</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>21.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C40[0][A]</td>
<td>psg1/env_vol_4_s0/CLK</td>
</tr>
<tr>
<td>21.332</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_vol_4_s0</td>
</tr>
<tr>
<td>20.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C40[0][A]</td>
<td>psg1/env_vol_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.363</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.726, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.608, 43.653%; route: 4.199, 50.802%; tC2Q: 0.458, 5.545%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.041</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.746</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.787</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp2/inst_cpu/inst_gpu/byte_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp2/inst_cpu/inst_gpu/alu_reg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1672</td>
<td>RIGHTSIDE[1]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C3[0][A]</td>
<td>vdp2/inst_cpu/inst_gpu/byte_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>79</td>
<td>R18C3[0][A]</td>
<td style=" font-weight:bold;">vdp2/inst_cpu/inst_gpu/byte_s0/Q</td>
</tr>
<tr>
<td>2.996</td>
<td>2.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C7[2][B]</td>
<td>vdp2/inst_cpu/inst_gpu/alu_da_15_s1/I0</td>
</tr>
<tr>
<td>4.095</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R12C7[2][B]</td>
<td style=" background: #97FFFF;">vdp2/inst_cpu/inst_gpu/alu_da_15_s1/F</td>
</tr>
<tr>
<td>5.737</td>
<td>1.642</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C10[0][B]</td>
<td>vdp2/inst_cpu/inst_gpu/n2542_s1/I0</td>
</tr>
<tr>
<td>6.695</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C10[0][B]</td>
<td style=" background: #97FFFF;">vdp2/inst_cpu/inst_gpu/n2542_s1/COUT</td>
</tr>
<tr>
<td>6.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C10[1][A]</td>
<td>vdp2/inst_cpu/inst_gpu/n2541_s1/CIN</td>
</tr>
<tr>
<td>6.752</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C10[1][A]</td>
<td style=" background: #97FFFF;">vdp2/inst_cpu/inst_gpu/n2541_s1/COUT</td>
</tr>
<tr>
<td>6.752</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C10[1][B]</td>
<td>vdp2/inst_cpu/inst_gpu/n2540_s1/CIN</td>
</tr>
<tr>
<td>7.315</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C10[1][B]</td>
<td style=" background: #97FFFF;">vdp2/inst_cpu/inst_gpu/n2540_s1/SUM</td>
</tr>
<tr>
<td>8.950</td>
<td>1.636</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C10[2][B]</td>
<td>vdp2/inst_cpu/inst_gpu/alu_out_9_s30/I2</td>
</tr>
<tr>
<td>9.576</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R12C10[2][B]</td>
<td style=" background: #97FFFF;">vdp2/inst_cpu/inst_gpu/alu_out_9_s30/F</td>
</tr>
<tr>
<td>9.587</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C10[3][A]</td>
<td>vdp2/inst_cpu/inst_gpu/alu_out_9_s27/I3</td>
</tr>
<tr>
<td>10.619</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C10[3][A]</td>
<td style=" background: #97FFFF;">vdp2/inst_cpu/inst_gpu/alu_out_9_s27/F</td>
</tr>
<tr>
<td>10.636</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C10[3][B]</td>
<td>vdp2/inst_cpu/inst_gpu/alu_out_8_s26/I1</td>
</tr>
<tr>
<td>11.458</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R12C10[3][B]</td>
<td style=" background: #97FFFF;">vdp2/inst_cpu/inst_gpu/alu_out_8_s26/F</td>
</tr>
<tr>
<td>12.610</td>
<td>1.152</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C12[1][A]</td>
<td>vdp2/inst_cpu/inst_gpu/alu_out_2_s32/I3</td>
</tr>
<tr>
<td>13.236</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C12[1][A]</td>
<td style=" background: #97FFFF;">vdp2/inst_cpu/inst_gpu/alu_out_2_s32/F</td>
</tr>
<tr>
<td>13.247</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C12[0][A]</td>
<td>vdp2/inst_cpu/inst_gpu/alu_out_1_s25/I1</td>
</tr>
<tr>
<td>13.873</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C12[0][A]</td>
<td style=" background: #97FFFF;">vdp2/inst_cpu/inst_gpu/alu_out_1_s25/F</td>
</tr>
<tr>
<td>15.161</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C9[2][A]</td>
<td>vdp2/inst_cpu/inst_gpu/alu_out_1_s22/I3</td>
</tr>
<tr>
<td>16.260</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C9[2][A]</td>
<td style=" background: #97FFFF;">vdp2/inst_cpu/inst_gpu/alu_out_1_s22/F</td>
</tr>
<tr>
<td>17.714</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C3[0][B]</td>
<td>vdp2/inst_cpu/inst_gpu/alu_out_1_s20/I1</td>
</tr>
<tr>
<td>18.746</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C3[0][B]</td>
<td style=" background: #97FFFF;">vdp2/inst_cpu/inst_gpu/alu_out_1_s20/F</td>
</tr>
<tr>
<td>18.746</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C3[0][B]</td>
<td style=" font-weight:bold;">vdp2/inst_cpu/inst_gpu/alu_reg_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_50m</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1672</td>
<td>RIGHTSIDE[1]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.187</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C3[0][B]</td>
<td>vdp2/inst_cpu/inst_gpu/alu_reg_0_s0/CLK</td>
</tr>
<tr>
<td>19.787</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C3[0][B]</td>
<td>vdp2/inst_cpu/inst_gpu/alu_reg_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.540, 46.157%; route: 9.504, 51.366%; tC2Q: 0.458, 2.477%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.272</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.660</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/env_vol_4_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_inc_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psg1/env_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1m8:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_reset</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>R2C37[1][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>11.726</td>
<td>1.726</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C36[2][A]</td>
<td>psg1/env_vol_4_s4/G</td>
</tr>
<tr>
<td>12.184</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>7</td>
<td>R3C36[2][A]</td>
<td style=" font-weight:bold;">psg1/env_vol_4_s4/Q</td>
</tr>
<tr>
<td>13.492</td>
<td>1.308</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C39[0][A]</td>
<td>psg1/n1363_s2/I2</td>
</tr>
<tr>
<td>14.314</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R4C39[0][A]</td>
<td style=" background: #97FFFF;">psg1/n1363_s2/F</td>
</tr>
<tr>
<td>15.152</td>
<td>0.838</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C40[2][B]</td>
<td>psg1/n1369_s4/I1</td>
</tr>
<tr>
<td>16.251</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C40[2][B]</td>
<td style=" background: #97FFFF;">psg1/n1369_s4/F</td>
</tr>
<tr>
<td>16.257</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C40[3][A]</td>
<td>psg1/n1369_s3/I0</td>
</tr>
<tr>
<td>17.283</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R3C40[3][A]</td>
<td style=" background: #97FFFF;">psg1/n1369_s3/F</td>
</tr>
<tr>
<td>17.706</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C40[2][A]</td>
<td>psg1/n1369_s2/I1</td>
</tr>
<tr>
<td>18.332</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R4C40[2][A]</td>
<td style=" background: #97FFFF;">psg1/n1369_s2/F</td>
</tr>
<tr>
<td>18.343</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C40[3][A]</td>
<td>psg1/n1369_s1/I2</td>
</tr>
<tr>
<td>19.165</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C40[3][A]</td>
<td style=" background: #97FFFF;">psg1/n1369_s1/F</td>
</tr>
<tr>
<td>19.660</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C40[0][B]</td>
<td style=" font-weight:bold;">psg1/env_inc_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>R2C37[0][A]</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>21.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C40[0][B]</td>
<td>psg1/env_inc_s1/CLK</td>
</tr>
<tr>
<td>21.332</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_inc_s1</td>
</tr>
<tr>
<td>20.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C40[0][B]</td>
<td>psg1/env_inc_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.363</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.726, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.395, 55.391%; route: 3.081, 38.833%; tC2Q: 0.458, 5.776%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.336</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.597</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/env_vol_4_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/dac_amp_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psg1/env_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1m8:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_reset</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>R2C37[1][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>11.726</td>
<td>1.726</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C36[2][A]</td>
<td>psg1/env_vol_4_s4/G</td>
</tr>
<tr>
<td>12.184</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>7</td>
<td>R3C36[2][A]</td>
<td style=" font-weight:bold;">psg1/env_vol_4_s4/Q</td>
</tr>
<tr>
<td>13.492</td>
<td>1.308</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C39[1][A]</td>
<td>psg1/n1365_s2/I2</td>
</tr>
<tr>
<td>14.314</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R2C39[1][A]</td>
<td style=" background: #97FFFF;">psg1/n1365_s2/F</td>
</tr>
<tr>
<td>15.130</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C39[0][B]</td>
<td>psg1/n1409_s42/I1</td>
</tr>
<tr>
<td>16.229</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R4C39[0][B]</td>
<td style=" background: #97FFFF;">psg1/n1409_s42/F</td>
</tr>
<tr>
<td>17.062</td>
<td>0.834</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C38[3][A]</td>
<td>psg1/n1415_s50/I3</td>
</tr>
<tr>
<td>18.161</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C38[3][A]</td>
<td style=" background: #97FFFF;">psg1/n1415_s50/F</td>
</tr>
<tr>
<td>18.498</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C38[0][A]</td>
<td>psg1/n1415_s48/I1</td>
</tr>
<tr>
<td>19.597</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C38[0][A]</td>
<td style=" background: #97FFFF;">psg1/n1415_s48/F</td>
</tr>
<tr>
<td>19.597</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C38[0][A]</td>
<td style=" font-weight:bold;">psg1/dac_amp_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>R2C37[0][A]</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>21.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C38[0][A]</td>
<td>psg1/dac_amp_0_s0/CLK</td>
</tr>
<tr>
<td>21.332</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/dac_amp_0_s0</td>
</tr>
<tr>
<td>20.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C38[0][A]</td>
<td>psg1/dac_amp_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.363</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.726, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.119, 52.332%; route: 3.294, 41.845%; tC2Q: 0.458, 5.823%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.642</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.144</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.787</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp2/inst_cpu/inst_gpu/gpuram_gpuram_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp2/inst_cpu/inst_gpu/t1_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1672</td>
<td>RIGHTSIDE[1]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>BSRAM_R10[0]</td>
<td>vdp2/inst_cpu/inst_gpu/gpuram_gpuram_0_0_s/CLK</td>
</tr>
<tr>
<td>3.704</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">vdp2/inst_cpu/inst_gpu/gpuram_gpuram_0_0_s/DO[6]</td>
</tr>
<tr>
<td>5.807</td>
<td>2.103</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C11[0][B]</td>
<td>vdp2/inst_cpu/inst_gpu/n4792_s13/I2</td>
</tr>
<tr>
<td>6.906</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C11[0][B]</td>
<td style=" background: #97FFFF;">vdp2/inst_cpu/inst_gpu/n4792_s13/F</td>
</tr>
<tr>
<td>8.679</td>
<td>1.773</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[1][B]</td>
<td>vdp2/inst_cpu/inst_gpu/n4792_s11/I1</td>
</tr>
<tr>
<td>9.778</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C14[1][B]</td>
<td style=" background: #97FFFF;">vdp2/inst_cpu/inst_gpu/n4792_s11/F</td>
</tr>
<tr>
<td>9.783</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[2][A]</td>
<td>vdp2/inst_cpu/inst_gpu/n4792_s10/I0</td>
</tr>
<tr>
<td>10.882</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C14[2][A]</td>
<td style=" background: #97FFFF;">vdp2/inst_cpu/inst_gpu/n4792_s10/F</td>
</tr>
<tr>
<td>11.372</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C12[1][B]</td>
<td>vdp2/inst_cpu/inst_gpu/n4792_s8/I3</td>
</tr>
<tr>
<td>12.194</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R16C12[1][B]</td>
<td style=" background: #97FFFF;">vdp2/inst_cpu/inst_gpu/n4792_s8/F</td>
</tr>
<tr>
<td>14.645</td>
<td>2.450</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C3[1][A]</td>
<td>vdp2/inst_cpu/inst_gpu/n4644_s43/I0</td>
</tr>
<tr>
<td>15.677</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C3[1][A]</td>
<td style=" background: #97FFFF;">vdp2/inst_cpu/inst_gpu/n4644_s43/F</td>
</tr>
<tr>
<td>15.682</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C3[1][B]</td>
<td>vdp2/inst_cpu/inst_gpu/n4644_s40/I3</td>
</tr>
<tr>
<td>16.308</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C3[1][B]</td>
<td style=" background: #97FFFF;">vdp2/inst_cpu/inst_gpu/n4644_s40/F</td>
</tr>
<tr>
<td>17.112</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C3[2][B]</td>
<td>vdp2/inst_cpu/inst_gpu/n4644_s38/I2</td>
</tr>
<tr>
<td>18.144</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C3[2][B]</td>
<td style=" background: #97FFFF;">vdp2/inst_cpu/inst_gpu/n4644_s38/F</td>
</tr>
<tr>
<td>18.144</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C3[2][B]</td>
<td style=" font-weight:bold;">vdp2/inst_cpu/inst_gpu/t1_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_50m</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1672</td>
<td>RIGHTSIDE[1]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.187</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C3[2][B]</td>
<td>vdp2/inst_cpu/inst_gpu/t1_1_s0/CLK</td>
</tr>
<tr>
<td>19.787</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C3[2][B]</td>
<td>vdp2/inst_cpu/inst_gpu/t1_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.809, 38.038%; route: 7.632, 42.633%; tC2Q: 3.460, 19.329%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.674</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.113</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.787</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp2/inst_cpu/inst_gpu/byte_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp2/inst_cpu/inst_gpu/alu_reg_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1672</td>
<td>RIGHTSIDE[1]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C3[0][A]</td>
<td>vdp2/inst_cpu/inst_gpu/byte_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>79</td>
<td>R18C3[0][A]</td>
<td style=" font-weight:bold;">vdp2/inst_cpu/inst_gpu/byte_s0/Q</td>
</tr>
<tr>
<td>2.996</td>
<td>2.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C7[2][B]</td>
<td>vdp2/inst_cpu/inst_gpu/alu_da_15_s1/I0</td>
</tr>
<tr>
<td>4.095</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R12C7[2][B]</td>
<td style=" background: #97FFFF;">vdp2/inst_cpu/inst_gpu/alu_da_15_s1/F</td>
</tr>
<tr>
<td>5.737</td>
<td>1.642</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C10[0][B]</td>
<td>vdp2/inst_cpu/inst_gpu/n2542_s1/I0</td>
</tr>
<tr>
<td>6.695</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C10[0][B]</td>
<td style=" background: #97FFFF;">vdp2/inst_cpu/inst_gpu/n2542_s1/COUT</td>
</tr>
<tr>
<td>6.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C10[1][A]</td>
<td>vdp2/inst_cpu/inst_gpu/n2541_s1/CIN</td>
</tr>
<tr>
<td>6.752</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C10[1][A]</td>
<td style=" background: #97FFFF;">vdp2/inst_cpu/inst_gpu/n2541_s1/COUT</td>
</tr>
<tr>
<td>6.752</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C10[1][B]</td>
<td>vdp2/inst_cpu/inst_gpu/n2540_s1/CIN</td>
</tr>
<tr>
<td>7.315</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C10[1][B]</td>
<td style=" background: #97FFFF;">vdp2/inst_cpu/inst_gpu/n2540_s1/SUM</td>
</tr>
<tr>
<td>8.950</td>
<td>1.636</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C10[2][B]</td>
<td>vdp2/inst_cpu/inst_gpu/alu_out_9_s30/I2</td>
</tr>
<tr>
<td>9.576</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R12C10[2][B]</td>
<td style=" background: #97FFFF;">vdp2/inst_cpu/inst_gpu/alu_out_9_s30/F</td>
</tr>
<tr>
<td>9.587</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C10[3][A]</td>
<td>vdp2/inst_cpu/inst_gpu/alu_out_9_s27/I3</td>
</tr>
<tr>
<td>10.619</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C10[3][A]</td>
<td style=" background: #97FFFF;">vdp2/inst_cpu/inst_gpu/alu_out_9_s27/F</td>
</tr>
<tr>
<td>10.636</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C10[3][B]</td>
<td>vdp2/inst_cpu/inst_gpu/alu_out_8_s26/I1</td>
</tr>
<tr>
<td>11.458</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R12C10[3][B]</td>
<td style=" background: #97FFFF;">vdp2/inst_cpu/inst_gpu/alu_out_8_s26/F</td>
</tr>
<tr>
<td>12.279</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C12[2][B]</td>
<td>vdp2/inst_cpu/inst_gpu/alu_out_0_s18/I3</td>
</tr>
<tr>
<td>13.340</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R13C12[2][B]</td>
<td style=" background: #97FFFF;">vdp2/inst_cpu/inst_gpu/alu_out_0_s18/F</td>
</tr>
<tr>
<td>13.765</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C12[3][B]</td>
<td>vdp2/inst_cpu/inst_gpu/alu_out_3_s26/I2</td>
</tr>
<tr>
<td>14.587</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C12[3][B]</td>
<td style=" background: #97FFFF;">vdp2/inst_cpu/inst_gpu/alu_out_3_s26/F</td>
</tr>
<tr>
<td>16.855</td>
<td>2.269</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C5[0][A]</td>
<td>vdp2/inst_cpu/inst_gpu/alu_out_3_s23/I0</td>
</tr>
<tr>
<td>17.481</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C5[0][A]</td>
<td style=" background: #97FFFF;">vdp2/inst_cpu/inst_gpu/alu_out_3_s23/F</td>
</tr>
<tr>
<td>17.487</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C5[2][A]</td>
<td>vdp2/inst_cpu/inst_gpu/alu_out_3_s20/I2</td>
</tr>
<tr>
<td>18.113</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C5[2][A]</td>
<td style=" background: #97FFFF;">vdp2/inst_cpu/inst_gpu/alu_out_3_s20/F</td>
</tr>
<tr>
<td>18.113</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C5[2][A]</td>
<td style=" font-weight:bold;">vdp2/inst_cpu/inst_gpu/alu_reg_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_50m</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1672</td>
<td>RIGHTSIDE[1]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.187</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C5[2][A]</td>
<td>vdp2/inst_cpu/inst_gpu/alu_reg_2_s0/CLK</td>
</tr>
<tr>
<td>19.787</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C5[2][A]</td>
<td>vdp2/inst_cpu/inst_gpu/alu_reg_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.292, 46.405%; route: 9.119, 51.030%; tC2Q: 0.458, 2.565%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.723</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.210</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/env_vol_4_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/dac_amp_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psg1/env_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1m8:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_reset</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>R2C37[1][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>11.726</td>
<td>1.726</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C36[2][A]</td>
<td>psg1/env_vol_4_s4/G</td>
</tr>
<tr>
<td>12.184</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>7</td>
<td>R3C36[2][A]</td>
<td style=" font-weight:bold;">psg1/env_vol_4_s4/Q</td>
</tr>
<tr>
<td>13.492</td>
<td>1.308</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C39[1][A]</td>
<td>psg1/n1365_s2/I2</td>
</tr>
<tr>
<td>14.314</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R2C39[1][A]</td>
<td style=" background: #97FFFF;">psg1/n1365_s2/F</td>
</tr>
<tr>
<td>15.130</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C39[0][B]</td>
<td>psg1/n1409_s42/I1</td>
</tr>
<tr>
<td>16.229</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R4C39[0][B]</td>
<td style=" background: #97FFFF;">psg1/n1409_s42/F</td>
</tr>
<tr>
<td>17.067</td>
<td>0.838</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C38[3][B]</td>
<td>psg1/n1412_s42/I1</td>
</tr>
<tr>
<td>17.692</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C38[3][B]</td>
<td style=" background: #97FFFF;">psg1/n1412_s42/F</td>
</tr>
<tr>
<td>18.111</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C39[0][A]</td>
<td>psg1/n1412_s41/I1</td>
</tr>
<tr>
<td>19.210</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C39[0][A]</td>
<td style=" background: #97FFFF;">psg1/n1412_s41/F</td>
</tr>
<tr>
<td>19.210</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C39[0][A]</td>
<td style=" font-weight:bold;">psg1/dac_amp_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>R2C37[0][A]</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>21.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C39[0][A]</td>
<td>psg1/dac_amp_3_s0/CLK</td>
</tr>
<tr>
<td>21.332</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/dac_amp_3_s0</td>
</tr>
<tr>
<td>20.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C39[0][A]</td>
<td>psg1/dac_amp_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.363</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.726, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.645, 48.703%; route: 3.381, 45.173%; tC2Q: 0.458, 6.124%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.734</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.199</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/env_vol_4_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/dac_amp_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psg1/env_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1m8:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_reset</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>R2C37[1][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>11.726</td>
<td>1.726</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C36[2][A]</td>
<td>psg1/env_vol_4_s4/G</td>
</tr>
<tr>
<td>12.184</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>7</td>
<td>R3C36[2][A]</td>
<td style=" font-weight:bold;">psg1/env_vol_4_s4/Q</td>
</tr>
<tr>
<td>13.492</td>
<td>1.308</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C39[1][A]</td>
<td>psg1/n1365_s2/I2</td>
</tr>
<tr>
<td>14.314</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R2C39[1][A]</td>
<td style=" background: #97FFFF;">psg1/n1365_s2/F</td>
</tr>
<tr>
<td>15.130</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C39[0][B]</td>
<td>psg1/n1409_s42/I1</td>
</tr>
<tr>
<td>16.229</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R4C39[0][B]</td>
<td style=" background: #97FFFF;">psg1/n1409_s42/F</td>
</tr>
<tr>
<td>17.062</td>
<td>0.834</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C38[2][B]</td>
<td>psg1/n1413_s43/I1</td>
</tr>
<tr>
<td>18.161</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C38[2][B]</td>
<td style=" background: #97FFFF;">psg1/n1413_s43/F</td>
</tr>
<tr>
<td>18.167</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C38[0][B]</td>
<td>psg1/n1413_s42/I0</td>
</tr>
<tr>
<td>19.199</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C38[0][B]</td>
<td style=" background: #97FFFF;">psg1/n1413_s42/F</td>
</tr>
<tr>
<td>19.199</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C38[0][B]</td>
<td style=" font-weight:bold;">psg1/dac_amp_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>R2C37[0][A]</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>21.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C38[0][B]</td>
<td>psg1/dac_amp_2_s0/CLK</td>
</tr>
<tr>
<td>21.332</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/dac_amp_2_s0</td>
</tr>
<tr>
<td>20.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C38[0][B]</td>
<td>psg1/dac_amp_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.363</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.726, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.052, 54.221%; route: 2.963, 39.646%; tC2Q: 0.458, 6.133%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.768</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.165</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/env_vol_4_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_hold_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psg1/env_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1m8:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_reset</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>R2C37[1][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>11.726</td>
<td>1.726</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C36[2][A]</td>
<td>psg1/env_vol_4_s4/G</td>
</tr>
<tr>
<td>12.184</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>7</td>
<td>R3C36[2][A]</td>
<td style=" font-weight:bold;">psg1/env_vol_4_s4/Q</td>
</tr>
<tr>
<td>13.492</td>
<td>1.308</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C39[0][A]</td>
<td>psg1/n1363_s2/I2</td>
</tr>
<tr>
<td>14.314</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R4C39[0][A]</td>
<td style=" background: #97FFFF;">psg1/n1363_s2/F</td>
</tr>
<tr>
<td>15.152</td>
<td>0.838</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C40[2][B]</td>
<td>psg1/n1369_s4/I1</td>
</tr>
<tr>
<td>16.251</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C40[2][B]</td>
<td style=" background: #97FFFF;">psg1/n1369_s4/F</td>
</tr>
<tr>
<td>16.257</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C40[3][A]</td>
<td>psg1/n1369_s3/I0</td>
</tr>
<tr>
<td>17.283</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R3C40[3][A]</td>
<td style=" background: #97FFFF;">psg1/n1369_s3/F</td>
</tr>
<tr>
<td>17.706</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C40[2][A]</td>
<td>psg1/n1369_s2/I1</td>
</tr>
<tr>
<td>18.332</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R4C40[2][A]</td>
<td style=" background: #97FFFF;">psg1/n1369_s2/F</td>
</tr>
<tr>
<td>18.343</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C40[0][A]</td>
<td>psg1/n1354_s2/I2</td>
</tr>
<tr>
<td>19.165</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C40[0][A]</td>
<td style=" background: #97FFFF;">psg1/n1354_s2/F</td>
</tr>
<tr>
<td>19.165</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C40[0][A]</td>
<td style=" font-weight:bold;">psg1/env_hold_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>R2C37[0][A]</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>21.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C40[0][A]</td>
<td>psg1/env_hold_s0/CLK</td>
</tr>
<tr>
<td>21.332</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_hold_s0</td>
</tr>
<tr>
<td>20.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C40[0][A]</td>
<td>psg1/env_hold_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.363</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.726, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.395, 59.080%; route: 2.586, 34.759%; tC2Q: 0.458, 6.161%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.874</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.913</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.787</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp2/inst_cpu/inst_gpu/byte_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp2/inst_cpu/inst_gpu/alu_reg_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1672</td>
<td>RIGHTSIDE[1]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C3[0][A]</td>
<td>vdp2/inst_cpu/inst_gpu/byte_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>79</td>
<td>R18C3[0][A]</td>
<td style=" font-weight:bold;">vdp2/inst_cpu/inst_gpu/byte_s0/Q</td>
</tr>
<tr>
<td>3.140</td>
<td>2.438</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C11[1][A]</td>
<td>vdp2/inst_cpu/inst_gpu/alu_da_8_s1/I0</td>
</tr>
<tr>
<td>3.962</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R7C11[1][A]</td>
<td style=" background: #97FFFF;">vdp2/inst_cpu/inst_gpu/alu_da_8_s1/F</td>
</tr>
<tr>
<td>7.221</td>
<td>3.259</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C7[1][A]</td>
<td>vdp2/inst_cpu/inst_gpu/n2518_s/I0</td>
</tr>
<tr>
<td>8.266</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C7[1][A]</td>
<td style=" background: #97FFFF;">vdp2/inst_cpu/inst_gpu/n2518_s/COUT</td>
</tr>
<tr>
<td>8.266</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C7[1][B]</td>
<td>vdp2/inst_cpu/inst_gpu/n2517_s/CIN</td>
</tr>
<tr>
<td>8.323</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C7[1][B]</td>
<td style=" background: #97FFFF;">vdp2/inst_cpu/inst_gpu/n2517_s/COUT</td>
</tr>
<tr>
<td>8.323</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C7[2][A]</td>
<td>vdp2/inst_cpu/inst_gpu/n2516_s/CIN</td>
</tr>
<tr>
<td>8.380</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C7[2][A]</td>
<td style=" background: #97FFFF;">vdp2/inst_cpu/inst_gpu/n2516_s/COUT</td>
</tr>
<tr>
<td>8.380</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C7[2][B]</td>
<td>vdp2/inst_cpu/inst_gpu/n2515_s/CIN</td>
</tr>
<tr>
<td>8.943</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C7[2][B]</td>
<td style=" background: #97FFFF;">vdp2/inst_cpu/inst_gpu/n2515_s/SUM</td>
</tr>
<tr>
<td>10.078</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C10[3][A]</td>
<td>vdp2/inst_cpu/inst_gpu/alu_out_6_s37/I1</td>
</tr>
<tr>
<td>10.704</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C10[3][A]</td>
<td style=" background: #97FFFF;">vdp2/inst_cpu/inst_gpu/alu_out_6_s37/F</td>
</tr>
<tr>
<td>11.509</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[2][A]</td>
<td>vdp2/inst_cpu/inst_gpu/alu_out_6_s41/I3</td>
</tr>
<tr>
<td>12.541</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[2][A]</td>
<td style=" background: #97FFFF;">vdp2/inst_cpu/inst_gpu/alu_out_6_s41/F</td>
</tr>
<tr>
<td>12.546</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[2][B]</td>
<td>vdp2/inst_cpu/inst_gpu/alu_out_6_s34/I3</td>
</tr>
<tr>
<td>13.368</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[2][B]</td>
<td style=" background: #97FFFF;">vdp2/inst_cpu/inst_gpu/alu_out_6_s34/F</td>
</tr>
<tr>
<td>13.374</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[3][A]</td>
<td>vdp2/inst_cpu/inst_gpu/alu_out_6_s33/I3</td>
</tr>
<tr>
<td>14.406</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[3][A]</td>
<td style=" background: #97FFFF;">vdp2/inst_cpu/inst_gpu/alu_out_6_s33/F</td>
</tr>
<tr>
<td>14.411</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[3][B]</td>
<td>vdp2/inst_cpu/inst_gpu/alu_out_6_s31/I3</td>
</tr>
<tr>
<td>15.233</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[3][B]</td>
<td style=" background: #97FFFF;">vdp2/inst_cpu/inst_gpu/alu_out_6_s31/F</td>
</tr>
<tr>
<td>15.239</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[0][A]</td>
<td>vdp2/inst_cpu/inst_gpu/alu_out_6_s24/I3</td>
</tr>
<tr>
<td>16.271</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[0][A]</td>
<td style=" background: #97FFFF;">vdp2/inst_cpu/inst_gpu/alu_out_6_s24/F</td>
</tr>
<tr>
<td>17.091</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C12[0][B]</td>
<td>vdp2/inst_cpu/inst_gpu/alu_out_6_s20/I3</td>
</tr>
<tr>
<td>17.913</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C12[0][B]</td>
<td style=" background: #97FFFF;">vdp2/inst_cpu/inst_gpu/alu_out_6_s20/F</td>
</tr>
<tr>
<td>17.913</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C12[0][B]</td>
<td style=" font-weight:bold;">vdp2/inst_cpu/inst_gpu/alu_reg_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_50m</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1672</td>
<td>RIGHTSIDE[1]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.187</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C12[0][B]</td>
<td>vdp2/inst_cpu/inst_gpu/alu_reg_5_s0/CLK</td>
</tr>
<tr>
<td>19.787</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C12[0][B]</td>
<td>vdp2/inst_cpu/inst_gpu/alu_reg_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.732, 49.419%; route: 8.479, 47.987%; tC2Q: 0.458, 2.594%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.021</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.766</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.787</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp2/inst_cpu/inst_gpu/byte_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp2/inst_cpu/inst_gpu/alu_reg_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1672</td>
<td>RIGHTSIDE[1]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C3[0][A]</td>
<td>vdp2/inst_cpu/inst_gpu/byte_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>79</td>
<td>R18C3[0][A]</td>
<td style=" font-weight:bold;">vdp2/inst_cpu/inst_gpu/byte_s0/Q</td>
</tr>
<tr>
<td>2.996</td>
<td>2.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C7[2][B]</td>
<td>vdp2/inst_cpu/inst_gpu/alu_da_15_s1/I0</td>
</tr>
<tr>
<td>4.095</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R12C7[2][B]</td>
<td style=" background: #97FFFF;">vdp2/inst_cpu/inst_gpu/alu_da_15_s1/F</td>
</tr>
<tr>
<td>5.737</td>
<td>1.642</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C10[0][B]</td>
<td>vdp2/inst_cpu/inst_gpu/n2542_s1/I0</td>
</tr>
<tr>
<td>6.695</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C10[0][B]</td>
<td style=" background: #97FFFF;">vdp2/inst_cpu/inst_gpu/n2542_s1/COUT</td>
</tr>
<tr>
<td>6.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C10[1][A]</td>
<td>vdp2/inst_cpu/inst_gpu/n2541_s1/CIN</td>
</tr>
<tr>
<td>6.752</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C10[1][A]</td>
<td style=" background: #97FFFF;">vdp2/inst_cpu/inst_gpu/n2541_s1/COUT</td>
</tr>
<tr>
<td>6.752</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C10[1][B]</td>
<td>vdp2/inst_cpu/inst_gpu/n2540_s1/CIN</td>
</tr>
<tr>
<td>7.315</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C10[1][B]</td>
<td style=" background: #97FFFF;">vdp2/inst_cpu/inst_gpu/n2540_s1/SUM</td>
</tr>
<tr>
<td>8.950</td>
<td>1.636</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C10[2][B]</td>
<td>vdp2/inst_cpu/inst_gpu/alu_out_9_s30/I2</td>
</tr>
<tr>
<td>9.576</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R12C10[2][B]</td>
<td style=" background: #97FFFF;">vdp2/inst_cpu/inst_gpu/alu_out_9_s30/F</td>
</tr>
<tr>
<td>9.587</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C10[3][A]</td>
<td>vdp2/inst_cpu/inst_gpu/alu_out_9_s27/I3</td>
</tr>
<tr>
<td>10.619</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C10[3][A]</td>
<td style=" background: #97FFFF;">vdp2/inst_cpu/inst_gpu/alu_out_9_s27/F</td>
</tr>
<tr>
<td>10.636</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C10[3][B]</td>
<td>vdp2/inst_cpu/inst_gpu/alu_out_8_s26/I1</td>
</tr>
<tr>
<td>11.458</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R12C10[3][B]</td>
<td style=" background: #97FFFF;">vdp2/inst_cpu/inst_gpu/alu_out_8_s26/F</td>
</tr>
<tr>
<td>12.279</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C12[2][B]</td>
<td>vdp2/inst_cpu/inst_gpu/alu_out_0_s18/I3</td>
</tr>
<tr>
<td>13.378</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C12[2][B]</td>
<td style=" background: #97FFFF;">vdp2/inst_cpu/inst_gpu/alu_out_0_s18/F</td>
</tr>
<tr>
<td>13.389</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C12[0][B]</td>
<td>vdp2/inst_cpu/inst_gpu/alu_out_4_s32/I1</td>
</tr>
<tr>
<td>14.421</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C12[0][B]</td>
<td style=" background: #97FFFF;">vdp2/inst_cpu/inst_gpu/alu_out_4_s32/F</td>
</tr>
<tr>
<td>15.710</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C13[3][B]</td>
<td>vdp2/inst_cpu/inst_gpu/alu_out_4_s24/I3</td>
</tr>
<tr>
<td>16.336</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C13[3][B]</td>
<td style=" background: #97FFFF;">vdp2/inst_cpu/inst_gpu/alu_out_4_s24/F</td>
</tr>
<tr>
<td>17.140</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C13[2][A]</td>
<td>vdp2/inst_cpu/inst_gpu/alu_out_4_s20/I3</td>
</tr>
<tr>
<td>17.766</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C13[2][A]</td>
<td style=" background: #97FFFF;">vdp2/inst_cpu/inst_gpu/alu_out_4_s20/F</td>
</tr>
<tr>
<td>17.766</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C13[2][A]</td>
<td style=" font-weight:bold;">vdp2/inst_cpu/inst_gpu/alu_reg_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_50m</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1672</td>
<td>RIGHTSIDE[1]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.187</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[2][A]</td>
<td>vdp2/inst_cpu/inst_gpu/alu_reg_3_s0/CLK</td>
</tr>
<tr>
<td>19.787</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C13[2][A]</td>
<td>vdp2/inst_cpu/inst_gpu/alu_reg_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.540, 48.739%; route: 8.524, 48.646%; tC2Q: 0.458, 2.616%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.386</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.374</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.761</td>
</tr>
<tr>
<td class="label">From</td>
<td>n76_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>clk_1m8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_1m8:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_3m6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>R2C37[0][A]</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>0.002</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C37[0][A]</td>
<td style=" font-weight:bold;">n76_s2/I0</td>
</tr>
<tr>
<td>0.374</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C37[0][A]</td>
<td style=" background: #97FFFF;">n76_s2/F</td>
</tr>
<tr>
<td>0.374</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C37[0][A]</td>
<td style=" font-weight:bold;">clk_1m8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3m6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>R8C40[2][A]</td>
<td>denoise6/data_out_s0/Q</td>
</tr>
<tr>
<td>0.731</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C37[0][A]</td>
<td>clk_1m8_s0/CLK</td>
</tr>
<tr>
<td>0.761</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>clk_1m8_s0</td>
</tr>
<tr>
<td>0.761</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C37[0][A]</td>
<td>clk_1m8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 99.369%; route: 0.000, 0.000%; tC2Q: 0.002, 0.631%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.731, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.027</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.904</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.877</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/O_AUDIO_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi2/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_1m8:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_48k:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>R2C37[0][A]</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>0.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C41[1][B]</td>
<td>psg1/O_AUDIO_2_s0/CLK</td>
</tr>
<tr>
<td>1.300</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R7C41[1][B]</td>
<td style=" font-weight:bold;">psg1/O_AUDIO_2_s0/Q</td>
</tr>
<tr>
<td>1.904</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C41[0][A]</td>
<td style=" font-weight:bold;">hdmi2/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_48k</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>R22C36[1][A]</td>
<td>clk_48k_s0/Q</td>
</tr>
<tr>
<td>1.847</td>
<td>1.847</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C41[0][A]</td>
<td>hdmi2/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_8_s0/CLK</td>
</tr>
<tr>
<td>1.877</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hdmi2/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_8_s0</td>
</tr>
<tr>
<td>1.877</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C41[0][A]</td>
<td>hdmi2/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.880</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.967, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.603, 64.410%; tC2Q: 0.333, 35.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.847, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.286</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.518</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.232</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp2/inst_cpu/inst_gpu/gwe_reg_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp2/inst_cpu/inst_gpu/gpuram_gpuram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1672</td>
<td>RIGHTSIDE[1]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C5[1][A]</td>
<td>vdp2/inst_cpu/inst_gpu/gwe_reg_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R7C5[1][A]</td>
<td style=" font-weight:bold;">vdp2/inst_cpu/inst_gpu/gwe_reg_s0/Q</td>
</tr>
<tr>
<td>0.518</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">vdp2/inst_cpu/inst_gpu/gpuram_gpuram_0_0_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1672</td>
<td>RIGHTSIDE[1]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>vdp2/inst_cpu/inst_gpu/gpuram_gpuram_0_0_s/CLK</td>
</tr>
<tr>
<td>0.232</td>
<td>0.047</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>vdp2/inst_cpu/inst_gpu/gpuram_gpuram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.333, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.337</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.214</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.877</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/O_AUDIO_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi2/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_1m8:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_48k:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>R2C37[0][A]</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>0.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C39[0][A]</td>
<td>psg1/O_AUDIO_7_s0/CLK</td>
</tr>
<tr>
<td>1.300</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R7C39[0][A]</td>
<td style=" font-weight:bold;">psg1/O_AUDIO_7_s0/Q</td>
</tr>
<tr>
<td>2.214</td>
<td>0.914</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C39[0][B]</td>
<td style=" font-weight:bold;">hdmi2/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_48k</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>R22C36[1][A]</td>
<td>clk_48k_s0/Q</td>
</tr>
<tr>
<td>1.847</td>
<td>1.847</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C39[0][B]</td>
<td>hdmi2/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_13_s0/CLK</td>
</tr>
<tr>
<td>1.877</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hdmi2/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_13_s0</td>
</tr>
<tr>
<td>1.877</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C39[0][B]</td>
<td>hdmi2/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.880</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.967, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.914, 73.269%; tC2Q: 0.333, 26.731%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.847, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.538</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.967</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/poly17_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/poly17_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_1m8:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1m8:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>R2C37[0][A]</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>0.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C38[2][B]</td>
<td>psg1/poly17_10_s0/CLK</td>
</tr>
<tr>
<td>1.300</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R3C38[2][B]</td>
<td style=" font-weight:bold;">psg1/poly17_10_s0/Q</td>
</tr>
<tr>
<td>1.538</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C38[2][A]</td>
<td style=" font-weight:bold;">psg1/poly17_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>R2C37[0][A]</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>0.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C38[2][A]</td>
<td>psg1/poly17_9_s0/CLK</td>
</tr>
<tr>
<td>0.967</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C38[2][A]</td>
<td>psg1/poly17_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.967, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.967, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.538</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.967</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/poly17_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/poly17_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_1m8:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1m8:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>R2C37[0][A]</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>0.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C37[2][B]</td>
<td>psg1/poly17_15_s0/CLK</td>
</tr>
<tr>
<td>1.300</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R3C37[2][B]</td>
<td style=" font-weight:bold;">psg1/poly17_15_s0/Q</td>
</tr>
<tr>
<td>1.538</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C37[2][A]</td>
<td style=" font-weight:bold;">psg1/poly17_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>R2C37[0][A]</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>0.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C37[2][A]</td>
<td>psg1/poly17_14_s0/CLK</td>
</tr>
<tr>
<td>0.967</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C37[2][A]</td>
<td>psg1/poly17_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.967, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.967, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.576</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.543</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.967</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/poly17_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/poly17_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_1m8:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1m8:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>R2C37[0][A]</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>0.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C37[1][B]</td>
<td>psg1/poly17_13_s0/CLK</td>
</tr>
<tr>
<td>1.300</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R3C37[1][B]</td>
<td style=" font-weight:bold;">psg1/poly17_13_s0/Q</td>
</tr>
<tr>
<td>1.543</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C37[1][A]</td>
<td style=" font-weight:bold;">psg1/poly17_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>R2C37[0][A]</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>0.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C37[1][A]</td>
<td>psg1/poly17_12_s0/CLK</td>
</tr>
<tr>
<td>0.967</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C37[1][A]</td>
<td>psg1/poly17_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.967, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 42.123%; tC2Q: 0.333, 57.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.967, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.576</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.776</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.200</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp2/inst_cpu/inst_gpu/t1_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp2/inst_cpu/inst_gpu/regfile_regfile_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1672</td>
<td>RIGHTSIDE[1]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C10[1][B]</td>
<td>vdp2/inst_cpu/inst_gpu/t1_6_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R5C10[1][B]</td>
<td style=" font-weight:bold;">vdp2/inst_cpu/inst_gpu/t1_6_s0/Q</td>
</tr>
<tr>
<td>0.776</td>
<td>0.258</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C10</td>
<td style=" font-weight:bold;">vdp2/inst_cpu/inst_gpu/regfile_regfile_0_2_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1672</td>
<td>RIGHTSIDE[1]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C10</td>
<td>vdp2/inst_cpu/inst_gpu/regfile_regfile_0_2_s/CLK</td>
</tr>
<tr>
<td>0.200</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C10</td>
<td>vdp2/inst_cpu/inst_gpu/regfile_regfile_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.258, 43.597%; tC2Q: 0.333, 56.403%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.591</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.468</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.877</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/O_AUDIO_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi2/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_1m8:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_48k:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>R2C37[0][A]</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>0.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C41[2][A]</td>
<td>psg1/O_AUDIO_1_s0/CLK</td>
</tr>
<tr>
<td>1.300</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R7C41[2][A]</td>
<td style=" font-weight:bold;">psg1/O_AUDIO_1_s0/Q</td>
</tr>
<tr>
<td>2.468</td>
<td>1.168</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C41[1][B]</td>
<td style=" font-weight:bold;">hdmi2/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_48k</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>R22C36[1][A]</td>
<td>clk_48k_s0/Q</td>
</tr>
<tr>
<td>1.847</td>
<td>1.847</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C41[1][B]</td>
<td>hdmi2/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_7_s0/CLK</td>
</tr>
<tr>
<td>1.877</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hdmi2/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_7_s0</td>
</tr>
<tr>
<td>1.877</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C41[1][B]</td>
<td>hdmi2/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.880</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.967, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.168, 77.797%; tC2Q: 0.333, 22.203%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.847, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.592</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.791</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.200</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp2/inst_tiles/trig_start_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp2/inst_tiles/fifo_rd_cnt_r_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1672</td>
<td>RIGHTSIDE[1]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C25[0][B]</td>
<td>vdp2/inst_tiles/trig_start_r_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>19</td>
<td>R11C25[0][B]</td>
<td style=" font-weight:bold;">vdp2/inst_tiles/trig_start_r_s0/Q</td>
</tr>
<tr>
<td>0.791</td>
<td>0.273</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C26[1][B]</td>
<td style=" font-weight:bold;">vdp2/inst_tiles/fifo_rd_cnt_r_2_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1672</td>
<td>RIGHTSIDE[1]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C26[1][B]</td>
<td>vdp2/inst_tiles/fifo_rd_cnt_r_2_s0/CLK</td>
</tr>
<tr>
<td>0.200</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C26[1][B]</td>
<td>vdp2/inst_tiles/fifo_rd_cnt_r_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.273, 45.061%; tC2Q: 0.333, 54.939%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.592</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.791</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.200</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp2/inst_tiles/trig_start_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp2/inst_tiles/fifo_wr_cnt_r_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1672</td>
<td>RIGHTSIDE[1]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C25[0][B]</td>
<td>vdp2/inst_tiles/trig_start_r_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>19</td>
<td>R11C25[0][B]</td>
<td style=" font-weight:bold;">vdp2/inst_tiles/trig_start_r_s0/Q</td>
</tr>
<tr>
<td>0.791</td>
<td>0.273</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C26[0][A]</td>
<td style=" font-weight:bold;">vdp2/inst_tiles/fifo_wr_cnt_r_1_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1672</td>
<td>RIGHTSIDE[1]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C26[0][A]</td>
<td>vdp2/inst_tiles/fifo_wr_cnt_r_1_s0/CLK</td>
</tr>
<tr>
<td>0.200</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C26[0][A]</td>
<td>vdp2/inst_tiles/fifo_wr_cnt_r_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.273, 45.061%; tC2Q: 0.333, 54.939%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.592</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.791</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.200</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp2/inst_tiles/trig_start_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp2/inst_tiles/fifo_wr_cnt_r_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1672</td>
<td>RIGHTSIDE[1]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C25[0][B]</td>
<td>vdp2/inst_tiles/trig_start_r_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>19</td>
<td>R11C25[0][B]</td>
<td style=" font-weight:bold;">vdp2/inst_tiles/trig_start_r_s0/Q</td>
</tr>
<tr>
<td>0.791</td>
<td>0.273</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C26[0][B]</td>
<td style=" font-weight:bold;">vdp2/inst_tiles/fifo_wr_cnt_r_0_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1672</td>
<td>RIGHTSIDE[1]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C26[0][B]</td>
<td>vdp2/inst_tiles/fifo_wr_cnt_r_0_s0/CLK</td>
</tr>
<tr>
<td>0.200</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C26[0][B]</td>
<td>vdp2/inst_tiles/fifo_wr_cnt_r_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.273, 45.061%; tC2Q: 0.333, 54.939%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.642</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.520</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.877</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/O_AUDIO_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi2/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_1m8:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_48k:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>R2C37[0][A]</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>0.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C41[0][A]</td>
<td>psg1/O_AUDIO_5_s0/CLK</td>
</tr>
<tr>
<td>1.300</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R7C41[0][A]</td>
<td style=" font-weight:bold;">psg1/O_AUDIO_5_s0/Q</td>
</tr>
<tr>
<td>2.520</td>
<td>1.219</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C44[2][B]</td>
<td style=" font-weight:bold;">hdmi2/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_48k</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>R22C36[1][A]</td>
<td>clk_48k_s0/Q</td>
</tr>
<tr>
<td>1.847</td>
<td>1.847</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C44[2][B]</td>
<td>hdmi2/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_11_s0/CLK</td>
</tr>
<tr>
<td>1.877</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hdmi2/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_11_s0</td>
</tr>
<tr>
<td>1.877</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C44[2][B]</td>
<td>hdmi2/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.880</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.967, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.219, 78.529%; tC2Q: 0.333, 21.471%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.847, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.661</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.539</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.877</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/O_AUDIO_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi2/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_1m8:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_48k:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>R2C37[0][A]</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>0.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C41[2][B]</td>
<td>psg1/O_AUDIO_0_s0/CLK</td>
</tr>
<tr>
<td>1.300</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R7C41[2][B]</td>
<td style=" font-weight:bold;">psg1/O_AUDIO_0_s0/Q</td>
</tr>
<tr>
<td>2.539</td>
<td>1.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C36[1][B]</td>
<td style=" font-weight:bold;">hdmi2/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_48k</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>R22C36[1][A]</td>
<td>clk_48k_s0/Q</td>
</tr>
<tr>
<td>1.847</td>
<td>1.847</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C36[1][B]</td>
<td>hdmi2/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_6_s0/CLK</td>
</tr>
<tr>
<td>1.877</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hdmi2/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_6_s0</td>
</tr>
<tr>
<td>1.877</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C36[1][B]</td>
<td>hdmi2/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.880</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.967, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.238, 78.789%; tC2Q: 0.333, 21.211%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.847, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.661</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.539</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.877</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/O_AUDIO_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi2/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_1m8:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_48k:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>R2C37[0][A]</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>0.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C41[1][A]</td>
<td>psg1/O_AUDIO_3_s0/CLK</td>
</tr>
<tr>
<td>1.300</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R7C41[1][A]</td>
<td style=" font-weight:bold;">psg1/O_AUDIO_3_s0/Q</td>
</tr>
<tr>
<td>2.539</td>
<td>1.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C36[1][A]</td>
<td style=" font-weight:bold;">hdmi2/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_48k</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>R22C36[1][A]</td>
<td>clk_48k_s0/Q</td>
</tr>
<tr>
<td>1.847</td>
<td>1.847</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C36[1][A]</td>
<td>hdmi2/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_9_s0/CLK</td>
</tr>
<tr>
<td>1.877</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hdmi2/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_9_s0</td>
</tr>
<tr>
<td>1.877</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C36[1][A]</td>
<td>hdmi2/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.880</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.967, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.238, 78.789%; tC2Q: 0.333, 21.211%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.847, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.661</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.539</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.877</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/O_AUDIO_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi2/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_1m8:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_48k:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>R2C37[0][A]</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>0.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C39[0][B]</td>
<td>psg1/O_AUDIO_6_s0/CLK</td>
</tr>
<tr>
<td>1.300</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R7C39[0][B]</td>
<td style=" font-weight:bold;">psg1/O_AUDIO_6_s0/Q</td>
</tr>
<tr>
<td>2.539</td>
<td>1.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C44[2][A]</td>
<td style=" font-weight:bold;">hdmi2/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_48k</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>R22C36[1][A]</td>
<td>clk_48k_s0/Q</td>
</tr>
<tr>
<td>1.847</td>
<td>1.847</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C44[2][A]</td>
<td>hdmi2/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_12_s0/CLK</td>
</tr>
<tr>
<td>1.877</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hdmi2/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_12_s0</td>
</tr>
<tr>
<td>1.877</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C44[2][A]</td>
<td>hdmi2/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.880</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.967, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.238, 78.789%; tC2Q: 0.333, 21.211%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.847, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.677</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.022</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.345</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp2/inst_sprites/x_read_addr_6_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp2/inst_sprites/linebuf1_linebuf1_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1672</td>
<td>RIGHTSIDE[1]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C33[1][A]</td>
<td>vdp2/inst_sprites/x_read_addr_6_s5/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R27C33[1][A]</td>
<td style=" font-weight:bold;">vdp2/inst_sprites/x_read_addr_6_s5/Q</td>
</tr>
<tr>
<td>1.022</td>
<td>0.504</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td style=" font-weight:bold;">vdp2/inst_sprites/linebuf1_linebuf1_0_0_s/ADB[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1672</td>
<td>RIGHTSIDE[1]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>vdp2/inst_sprites/linebuf1_linebuf1_0_0_s/CLKB</td>
</tr>
<tr>
<td>0.345</td>
<td>0.160</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>vdp2/inst_sprites/linebuf1_linebuf1_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.504, 60.176%; tC2Q: 0.333, 39.824%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.679</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.961</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.282</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp2/inst_version/addr_r_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp2/f18a_blue_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_25m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_25m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_25m</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>675</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.128</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C8[1][A]</td>
<td>vdp2/inst_version/addr_r_0_s0/CLK</td>
</tr>
<tr>
<td>20.461</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R26C8[1][A]</td>
<td style=" font-weight:bold;">vdp2/inst_version/addr_r_0_s0/Q</td>
</tr>
<tr>
<td>20.961</td>
<td>0.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[2]</td>
<td style=" font-weight:bold;">vdp2/f18a_blue_0_s0/AD[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_25m</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>675</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.128</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[2]</td>
<td>vdp2/f18a_blue_0_s0/CLK</td>
</tr>
<tr>
<td>20.282</td>
<td>0.154</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[2]</td>
<td>vdp2/f18a_blue_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.500, 60.007%; tC2Q: 0.333, 39.993%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.555</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.847</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi2/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi2/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_48k:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_48k:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_48k</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>R22C36[1][A]</td>
<td>clk_48k_s0/Q</td>
</tr>
<tr>
<td>1.847</td>
<td>1.847</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C39[0][A]</td>
<td>hdmi2/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s0/CLK</td>
</tr>
<tr>
<td>2.181</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C39[0][A]</td>
<td style=" font-weight:bold;">hdmi2/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s0/Q</td>
</tr>
<tr>
<td>2.183</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C39[0][A]</td>
<td>hdmi2/true_hdmi_output.packet_picker/n750_s2/I0</td>
</tr>
<tr>
<td>2.555</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C39[0][A]</td>
<td style=" background: #97FFFF;">hdmi2/true_hdmi_output.packet_picker/n750_s2/F</td>
</tr>
<tr>
<td>2.555</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C39[0][A]</td>
<td style=" font-weight:bold;">hdmi2/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_48k</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>R22C36[1][A]</td>
<td>clk_48k_s0/Q</td>
</tr>
<tr>
<td>1.847</td>
<td>1.847</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C39[0][A]</td>
<td>hdmi2/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s0/CLK</td>
</tr>
<tr>
<td>1.847</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C39[0][A]</td>
<td>hdmi2/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.847, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.847, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp2/inst_version/timer_r_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp2/inst_version/timer_r_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1672</td>
<td>RIGHTSIDE[1]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C22[0][A]</td>
<td>vdp2/inst_version/timer_r_8_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R26C22[0][A]</td>
<td style=" font-weight:bold;">vdp2/inst_version/timer_r_8_s0/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C22[0][A]</td>
<td>vdp2/inst_version/timer_x_8_s2/I0</td>
</tr>
<tr>
<td>0.892</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C22[0][A]</td>
<td style=" background: #97FFFF;">vdp2/inst_version/timer_x_8_s2/F</td>
</tr>
<tr>
<td>0.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C22[0][A]</td>
<td style=" font-weight:bold;">vdp2/inst_version/timer_r_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1672</td>
<td>RIGHTSIDE[1]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C22[0][A]</td>
<td>vdp2/inst_version/timer_r_8_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C22[0][A]</td>
<td>vdp2/inst_version/timer_r_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp2/inst_sprites/active_cnt_4_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp2/inst_sprites/active_cnt_4_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1672</td>
<td>RIGHTSIDE[1]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C28[0][A]</td>
<td>vdp2/inst_sprites/active_cnt_4_s2/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R21C28[0][A]</td>
<td style=" font-weight:bold;">vdp2/inst_sprites/active_cnt_4_s2/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C28[0][A]</td>
<td>vdp2/inst_sprites/n523_s7/I2</td>
</tr>
<tr>
<td>0.892</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C28[0][A]</td>
<td style=" background: #97FFFF;">vdp2/inst_sprites/n523_s7/F</td>
</tr>
<tr>
<td>0.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C28[0][A]</td>
<td style=" font-weight:bold;">vdp2/inst_sprites/active_cnt_4_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1672</td>
<td>RIGHTSIDE[1]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C28[0][A]</td>
<td>vdp2/inst_sprites/active_cnt_4_s2/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C28[0][A]</td>
<td>vdp2/inst_sprites/active_cnt_4_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.675</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.967</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/tone_gen_op_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/tone_gen_op_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_1m8:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1m8:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>R2C37[0][A]</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>0.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C38[0][A]</td>
<td>psg1/tone_gen_op_1_s1/CLK</td>
</tr>
<tr>
<td>1.300</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R4C38[0][A]</td>
<td style=" font-weight:bold;">psg1/tone_gen_op_1_s1/Q</td>
</tr>
<tr>
<td>1.303</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C38[0][A]</td>
<td>psg1/n1012_s2/I0</td>
</tr>
<tr>
<td>1.675</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C38[0][A]</td>
<td style=" background: #97FFFF;">psg1/n1012_s2/F</td>
</tr>
<tr>
<td>1.675</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C38[0][A]</td>
<td style=" font-weight:bold;">psg1/tone_gen_op_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>R2C37[0][A]</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>0.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C38[0][A]</td>
<td>psg1/tone_gen_op_1_s1/CLK</td>
</tr>
<tr>
<td>0.967</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C38[0][A]</td>
<td>psg1/tone_gen_op_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.967, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.967, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.675</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.967</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/tone_gen_cnt[3]_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/tone_gen_cnt[3]_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_1m8:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1m8:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>R2C37[0][A]</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>0.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C43[0][A]</td>
<td>psg1/tone_gen_cnt[3]_0_s0/CLK</td>
</tr>
<tr>
<td>1.300</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R7C43[0][A]</td>
<td style=" font-weight:bold;">psg1/tone_gen_cnt[3]_0_s0/Q</td>
</tr>
<tr>
<td>1.303</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C43[0][A]</td>
<td>psg1/n947_s2/I0</td>
</tr>
<tr>
<td>1.675</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C43[0][A]</td>
<td style=" background: #97FFFF;">psg1/n947_s2/F</td>
</tr>
<tr>
<td>1.675</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C43[0][A]</td>
<td style=" font-weight:bold;">psg1/tone_gen_cnt[3]_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>R2C37[0][A]</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>0.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C43[0][A]</td>
<td>psg1/tone_gen_cnt[3]_0_s0/CLK</td>
</tr>
<tr>
<td>0.967</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C43[0][A]</td>
<td>psg1/tone_gen_cnt[3]_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.967, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.967, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.675</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.967</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/tone_gen_cnt[1]_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/tone_gen_cnt[1]_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_1m8:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1m8:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>R2C37[0][A]</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>0.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C43[1][A]</td>
<td>psg1/tone_gen_cnt[1]_0_s0/CLK</td>
</tr>
<tr>
<td>1.300</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R7C43[1][A]</td>
<td style=" font-weight:bold;">psg1/tone_gen_cnt[1]_0_s0/Q</td>
</tr>
<tr>
<td>1.303</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C43[1][A]</td>
<td>psg1/n865_s2/I0</td>
</tr>
<tr>
<td>1.675</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C43[1][A]</td>
<td style=" background: #97FFFF;">psg1/n865_s2/F</td>
</tr>
<tr>
<td>1.675</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C43[1][A]</td>
<td style=" font-weight:bold;">psg1/tone_gen_cnt[1]_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>R2C37[0][A]</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>0.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C43[1][A]</td>
<td>psg1/tone_gen_cnt[1]_0_s0/CLK</td>
</tr>
<tr>
<td>0.967</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C43[1][A]</td>
<td>psg1/tone_gen_cnt[1]_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.967, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.967, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.675</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.967</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/cnt_div_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/cnt_div_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_1m8:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1m8:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>R2C37[0][A]</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>0.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C40[0][A]</td>
<td>psg1/cnt_div_3_s0/CLK</td>
</tr>
<tr>
<td>1.300</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R8C40[0][A]</td>
<td style=" font-weight:bold;">psg1/cnt_div_3_s0/Q</td>
</tr>
<tr>
<td>1.303</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C40[0][A]</td>
<td>psg1/n615_s3/I3</td>
</tr>
<tr>
<td>1.675</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C40[0][A]</td>
<td style=" background: #97FFFF;">psg1/n615_s3/F</td>
</tr>
<tr>
<td>1.675</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C40[0][A]</td>
<td style=" font-weight:bold;">psg1/cnt_div_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>R2C37[0][A]</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>0.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C40[0][A]</td>
<td>psg1/cnt_div_3_s0/CLK</td>
</tr>
<tr>
<td>0.967</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C40[0][A]</td>
<td>psg1/cnt_div_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.967, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.967, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.853</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.882</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise5/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi2/serializer/gwSer2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_126m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1672</td>
<td>RIGHTSIDE[1]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C36[0][A]</td>
<td>denoise5/data_out_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>103</td>
<td>R12C36[0][A]</td>
<td style=" font-weight:bold;">denoise5/data_out_s0/Q</td>
</tr>
<tr>
<td>4.138</td>
<td>3.436</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C38[3][B]</td>
<td>reset_s2/I1</td>
</tr>
<tr>
<td>4.764</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>57</td>
<td>R7C38[3][B]</td>
<td style=" background: #97FFFF;">reset_s2/F</td>
</tr>
<tr>
<td>7.882</td>
<td>3.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT38[A]</td>
<td style=" font-weight:bold;">hdmi2/serializer/gwSer2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.989</td>
<td>3.989</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.989</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_126m</td>
</tr>
<tr>
<td>3.989</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>PLL_L</td>
<td>clock2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.104</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT38[A]</td>
<td>hdmi2/serializer/gwSer2/FCLK</td>
</tr>
<tr>
<td>4.074</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hdmi2/serializer/gwSer2</td>
</tr>
<tr>
<td>4.029</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT38[A]</td>
<td>hdmi2/serializer/gwSer2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.129</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.989</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 8.196%; route: 6.553, 85.803%; tC2Q: 0.458, 6.001%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.115, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.853</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.882</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise5/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi2/serializer/gwSer1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_126m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1672</td>
<td>RIGHTSIDE[1]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C36[0][A]</td>
<td>denoise5/data_out_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>103</td>
<td>R12C36[0][A]</td>
<td style=" font-weight:bold;">denoise5/data_out_s0/Q</td>
</tr>
<tr>
<td>4.138</td>
<td>3.436</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C38[3][B]</td>
<td>reset_s2/I1</td>
</tr>
<tr>
<td>4.764</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>57</td>
<td>R7C38[3][B]</td>
<td style=" background: #97FFFF;">reset_s2/F</td>
</tr>
<tr>
<td>7.882</td>
<td>3.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT39[A]</td>
<td style=" font-weight:bold;">hdmi2/serializer/gwSer1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.989</td>
<td>3.989</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.989</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_126m</td>
</tr>
<tr>
<td>3.989</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>PLL_L</td>
<td>clock2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.104</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT39[A]</td>
<td>hdmi2/serializer/gwSer1/FCLK</td>
</tr>
<tr>
<td>4.074</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hdmi2/serializer/gwSer1</td>
</tr>
<tr>
<td>4.029</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT39[A]</td>
<td>hdmi2/serializer/gwSer1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.129</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.989</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 8.196%; route: 6.553, 85.803%; tC2Q: 0.458, 6.001%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.115, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.853</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.882</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise5/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi2/serializer/gwSer0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_126m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1672</td>
<td>RIGHTSIDE[1]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C36[0][A]</td>
<td>denoise5/data_out_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>103</td>
<td>R12C36[0][A]</td>
<td style=" font-weight:bold;">denoise5/data_out_s0/Q</td>
</tr>
<tr>
<td>4.138</td>
<td>3.436</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C38[3][B]</td>
<td>reset_s2/I1</td>
</tr>
<tr>
<td>4.764</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>57</td>
<td>R7C38[3][B]</td>
<td style=" background: #97FFFF;">reset_s2/F</td>
</tr>
<tr>
<td>7.882</td>
<td>3.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT41[A]</td>
<td style=" font-weight:bold;">hdmi2/serializer/gwSer0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.989</td>
<td>3.989</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.989</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_126m</td>
</tr>
<tr>
<td>3.989</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>PLL_L</td>
<td>clock2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.104</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT41[A]</td>
<td>hdmi2/serializer/gwSer0/FCLK</td>
</tr>
<tr>
<td>4.074</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hdmi2/serializer/gwSer0</td>
</tr>
<tr>
<td>4.029</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT41[A]</td>
<td>hdmi2/serializer/gwSer0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.129</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.989</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 8.196%; route: 6.553, 85.803%; tC2Q: 0.458, 6.001%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.115, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.846</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.825</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.978</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise5/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi2/serializer/gwSer2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_126m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_50m</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1672</td>
<td>RIGHTSIDE[1]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.187</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C36[0][A]</td>
<td>denoise5/data_out_s0/CLK</td>
</tr>
<tr>
<td>20.645</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>103</td>
<td>R12C36[0][A]</td>
<td style=" font-weight:bold;">denoise5/data_out_s0/Q</td>
</tr>
<tr>
<td>24.081</td>
<td>3.436</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C38[3][B]</td>
<td>reset_s2/I1</td>
</tr>
<tr>
<td>24.707</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>57</td>
<td>R7C38[3][B]</td>
<td style=" background: #97FFFF;">reset_s2/F</td>
</tr>
<tr>
<td>27.825</td>
<td>3.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT38[A]</td>
<td style=" font-weight:bold;">hdmi2/serializer/gwSer2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.932</td>
<td>23.932</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.932</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_126m</td>
</tr>
<tr>
<td>23.932</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>PLL_L</td>
<td>clock2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>24.053</td>
<td>0.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT38[A]</td>
<td>hdmi2/serializer/gwSer2/FCLK</td>
</tr>
<tr>
<td>24.023</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hdmi2/serializer/gwSer2</td>
</tr>
<tr>
<td>23.978</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT38[A]</td>
<td>hdmi2/serializer/gwSer2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.122</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.989</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 8.196%; route: 6.553, 85.803%; tC2Q: 0.458, 6.001%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.121, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.846</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.825</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.978</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise5/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi2/serializer/gwSer1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_126m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_50m</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1672</td>
<td>RIGHTSIDE[1]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.187</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C36[0][A]</td>
<td>denoise5/data_out_s0/CLK</td>
</tr>
<tr>
<td>20.645</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>103</td>
<td>R12C36[0][A]</td>
<td style=" font-weight:bold;">denoise5/data_out_s0/Q</td>
</tr>
<tr>
<td>24.081</td>
<td>3.436</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C38[3][B]</td>
<td>reset_s2/I1</td>
</tr>
<tr>
<td>24.707</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>57</td>
<td>R7C38[3][B]</td>
<td style=" background: #97FFFF;">reset_s2/F</td>
</tr>
<tr>
<td>27.825</td>
<td>3.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT39[A]</td>
<td style=" font-weight:bold;">hdmi2/serializer/gwSer1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.932</td>
<td>23.932</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.932</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_126m</td>
</tr>
<tr>
<td>23.932</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>PLL_L</td>
<td>clock2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>24.053</td>
<td>0.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT39[A]</td>
<td>hdmi2/serializer/gwSer1/FCLK</td>
</tr>
<tr>
<td>24.023</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hdmi2/serializer/gwSer1</td>
</tr>
<tr>
<td>23.978</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT39[A]</td>
<td>hdmi2/serializer/gwSer1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.122</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.989</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 8.196%; route: 6.553, 85.803%; tC2Q: 0.458, 6.001%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.121, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.846</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.825</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.978</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise5/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi2/serializer/gwSer0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_126m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_50m</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1672</td>
<td>RIGHTSIDE[1]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.187</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C36[0][A]</td>
<td>denoise5/data_out_s0/CLK</td>
</tr>
<tr>
<td>20.645</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>103</td>
<td>R12C36[0][A]</td>
<td style=" font-weight:bold;">denoise5/data_out_s0/Q</td>
</tr>
<tr>
<td>24.081</td>
<td>3.436</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C38[3][B]</td>
<td>reset_s2/I1</td>
</tr>
<tr>
<td>24.707</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>57</td>
<td>R7C38[3][B]</td>
<td style=" background: #97FFFF;">reset_s2/F</td>
</tr>
<tr>
<td>27.825</td>
<td>3.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT41[A]</td>
<td style=" font-weight:bold;">hdmi2/serializer/gwSer0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.932</td>
<td>23.932</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.932</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_126m</td>
</tr>
<tr>
<td>23.932</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>PLL_L</td>
<td>clock2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>24.053</td>
<td>0.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT41[A]</td>
<td>hdmi2/serializer/gwSer0/FCLK</td>
</tr>
<tr>
<td>24.023</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hdmi2/serializer/gwSer0</td>
</tr>
<tr>
<td>23.978</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT41[A]</td>
<td>hdmi2/serializer/gwSer0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.122</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.989</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 8.196%; route: 6.553, 85.803%; tC2Q: 0.458, 6.001%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.121, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.257</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.032</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/n1908_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_inc_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psg1/env_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1m8:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_reset</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>R2C37[1][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>12.040</td>
<td>2.040</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C39[0][A]</td>
<td style=" font-weight:bold;">psg1/n1908_s0/I1</td>
</tr>
<tr>
<td>13.072</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R2C39[0][A]</td>
<td style=" background: #97FFFF;">psg1/n1908_s0/F</td>
</tr>
<tr>
<td>15.032</td>
<td>1.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C41[0][B]</td>
<td style=" font-weight:bold;">psg1/env_inc_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>R2C37[0][A]</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>21.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C41[0][B]</td>
<td>psg1/env_inc_s0/CLK</td>
</tr>
<tr>
<td>21.332</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_inc_s0</td>
</tr>
<tr>
<td>21.289</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C41[0][B]</td>
<td>psg1/env_inc_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.362</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 20.509%; route: 1.960, 38.954%; tC2Q: 2.040, 40.538%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.257</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.032</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/n1908_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_vol_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psg1/env_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1m8:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_reset</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>R2C37[1][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>12.040</td>
<td>2.040</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C39[0][A]</td>
<td style=" font-weight:bold;">psg1/n1908_s0/I1</td>
</tr>
<tr>
<td>13.072</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R2C39[0][A]</td>
<td style=" background: #97FFFF;">psg1/n1908_s0/F</td>
</tr>
<tr>
<td>15.032</td>
<td>1.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C41[0][A]</td>
<td style=" font-weight:bold;">psg1/env_vol_3_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>R2C37[0][A]</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>21.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C41[0][A]</td>
<td>psg1/env_vol_3_s1/CLK</td>
</tr>
<tr>
<td>21.332</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_vol_3_s1</td>
</tr>
<tr>
<td>21.289</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C41[0][A]</td>
<td>psg1/env_vol_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.362</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 20.509%; route: 1.960, 38.954%; tC2Q: 2.040, 40.538%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.912</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.377</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/n1930_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_vol_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psg1/env_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1m8:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_reset</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>R2C37[1][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>12.040</td>
<td>2.040</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C38[1][A]</td>
<td style=" font-weight:bold;">psg1/n1930_s0/I0</td>
</tr>
<tr>
<td>13.072</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R2C38[1][A]</td>
<td style=" background: #97FFFF;">psg1/n1930_s0/F</td>
</tr>
<tr>
<td>14.377</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C39[2][A]</td>
<td style=" font-weight:bold;">psg1/env_vol_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>R2C37[0][A]</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>21.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C39[2][A]</td>
<td>psg1/env_vol_1_s0/CLK</td>
</tr>
<tr>
<td>21.332</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_vol_1_s0</td>
</tr>
<tr>
<td>21.289</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C39[2][A]</td>
<td>psg1/env_vol_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.362</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 23.576%; route: 1.305, 29.821%; tC2Q: 2.040, 46.602%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.912</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.377</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/n1930_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_vol_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psg1/env_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1m8:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_reset</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>R2C37[1][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>12.040</td>
<td>2.040</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C38[1][A]</td>
<td style=" font-weight:bold;">psg1/n1930_s0/I0</td>
</tr>
<tr>
<td>13.072</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R2C38[1][A]</td>
<td style=" background: #97FFFF;">psg1/n1930_s0/F</td>
</tr>
<tr>
<td>14.377</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C39[2][B]</td>
<td style=" font-weight:bold;">psg1/env_vol_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>R2C37[0][A]</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>21.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C39[2][B]</td>
<td>psg1/env_vol_2_s0/CLK</td>
</tr>
<tr>
<td>21.332</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_vol_2_s0</td>
</tr>
<tr>
<td>21.289</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C39[2][B]</td>
<td>psg1/env_vol_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.362</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 23.576%; route: 1.305, 29.821%; tC2Q: 2.040, 46.602%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.385</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.904</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/n1908_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_vol_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psg1/env_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1m8:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_reset</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>R2C37[1][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>12.040</td>
<td>2.040</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C39[0][A]</td>
<td style=" font-weight:bold;">psg1/n1908_s0/I1</td>
</tr>
<tr>
<td>13.072</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R2C39[0][A]</td>
<td style=" background: #97FFFF;">psg1/n1908_s0/F</td>
</tr>
<tr>
<td>13.904</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C39[0][B]</td>
<td style=" font-weight:bold;">psg1/env_vol_1_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>R2C37[0][A]</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>21.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C39[0][B]</td>
<td>psg1/env_vol_1_s1/CLK</td>
</tr>
<tr>
<td>21.332</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_vol_1_s1</td>
</tr>
<tr>
<td>21.289</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C39[0][B]</td>
<td>psg1/env_vol_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.362</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 26.434%; route: 0.832, 21.314%; tC2Q: 2.040, 52.251%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.385</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.904</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/n1908_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_vol_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psg1/env_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1m8:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_reset</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>R2C37[1][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>12.040</td>
<td>2.040</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C39[0][A]</td>
<td style=" font-weight:bold;">psg1/n1908_s0/I1</td>
</tr>
<tr>
<td>13.072</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R2C39[0][A]</td>
<td style=" background: #97FFFF;">psg1/n1908_s0/F</td>
</tr>
<tr>
<td>13.904</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C39[0][A]</td>
<td style=" font-weight:bold;">psg1/env_vol_2_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>R2C37[0][A]</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>21.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C39[0][A]</td>
<td>psg1/env_vol_2_s1/CLK</td>
</tr>
<tr>
<td>21.332</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_vol_2_s1</td>
</tr>
<tr>
<td>21.289</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C39[0][A]</td>
<td>psg1/env_vol_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.362</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 26.434%; route: 0.832, 21.314%; tC2Q: 2.040, 52.251%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.396</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.893</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/n1930_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_inc_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psg1/env_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1m8:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_reset</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>R2C37[1][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>12.040</td>
<td>2.040</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C38[1][A]</td>
<td style=" font-weight:bold;">psg1/n1930_s0/I0</td>
</tr>
<tr>
<td>13.072</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R2C38[1][A]</td>
<td style=" background: #97FFFF;">psg1/n1930_s0/F</td>
</tr>
<tr>
<td>13.893</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C40[0][B]</td>
<td style=" font-weight:bold;">psg1/env_inc_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>R2C37[0][A]</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>21.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C40[0][B]</td>
<td>psg1/env_inc_s1/CLK</td>
</tr>
<tr>
<td>21.332</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_inc_s1</td>
</tr>
<tr>
<td>21.289</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C40[0][B]</td>
<td>psg1/env_inc_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.362</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 26.511%; route: 0.821, 21.086%; tC2Q: 2.040, 52.403%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.396</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.893</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/n1908_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_vol_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psg1/env_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1m8:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_reset</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>R2C37[1][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>12.040</td>
<td>2.040</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C39[0][A]</td>
<td style=" font-weight:bold;">psg1/n1908_s0/I1</td>
</tr>
<tr>
<td>13.072</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R2C39[0][A]</td>
<td style=" background: #97FFFF;">psg1/n1908_s0/F</td>
</tr>
<tr>
<td>13.893</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C38[2][A]</td>
<td style=" font-weight:bold;">psg1/env_vol_0_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>R2C37[0][A]</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>21.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C38[2][A]</td>
<td>psg1/env_vol_0_s1/CLK</td>
</tr>
<tr>
<td>21.332</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_vol_0_s1</td>
</tr>
<tr>
<td>21.289</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C38[2][A]</td>
<td>psg1/env_vol_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.362</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 26.511%; route: 0.821, 21.086%; tC2Q: 2.040, 52.403%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.396</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.893</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/n1930_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_vol_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psg1/env_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1m8:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_reset</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>R2C37[1][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>12.040</td>
<td>2.040</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C38[1][A]</td>
<td style=" font-weight:bold;">psg1/n1930_s0/I0</td>
</tr>
<tr>
<td>13.072</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R2C38[1][A]</td>
<td style=" background: #97FFFF;">psg1/n1930_s0/F</td>
</tr>
<tr>
<td>13.893</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C39[0][A]</td>
<td style=" font-weight:bold;">psg1/env_vol_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>R2C37[0][A]</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>21.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C39[0][A]</td>
<td>psg1/env_vol_0_s0/CLK</td>
</tr>
<tr>
<td>21.332</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_vol_0_s0</td>
</tr>
<tr>
<td>21.289</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C39[0][A]</td>
<td>psg1/env_vol_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.362</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 26.511%; route: 0.821, 21.086%; tC2Q: 2.040, 52.403%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.396</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.893</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/n1930_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_vol_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psg1/env_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1m8:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_reset</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>R2C37[1][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>12.040</td>
<td>2.040</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C38[1][A]</td>
<td style=" font-weight:bold;">psg1/n1930_s0/I0</td>
</tr>
<tr>
<td>13.072</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R2C38[1][A]</td>
<td style=" background: #97FFFF;">psg1/n1930_s0/F</td>
</tr>
<tr>
<td>13.893</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C39[0][B]</td>
<td style=" font-weight:bold;">psg1/env_vol_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>R2C37[0][A]</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>21.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C39[0][B]</td>
<td>psg1/env_vol_3_s0/CLK</td>
</tr>
<tr>
<td>21.332</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_vol_3_s0</td>
</tr>
<tr>
<td>21.289</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C39[0][B]</td>
<td>psg1/env_vol_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.362</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 26.511%; route: 0.821, 21.086%; tC2Q: 2.040, 52.403%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.396</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.893</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/n1908_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_vol_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psg1/env_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1m8:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_reset</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>R2C37[1][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>12.040</td>
<td>2.040</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C39[0][A]</td>
<td style=" font-weight:bold;">psg1/n1908_s0/I1</td>
</tr>
<tr>
<td>13.072</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R2C39[0][A]</td>
<td style=" background: #97FFFF;">psg1/n1908_s0/F</td>
</tr>
<tr>
<td>13.893</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C38[2][B]</td>
<td style=" font-weight:bold;">psg1/env_vol_4_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>R2C37[0][A]</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>21.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C38[2][B]</td>
<td>psg1/env_vol_4_s1/CLK</td>
</tr>
<tr>
<td>21.332</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_vol_4_s1</td>
</tr>
<tr>
<td>21.289</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C38[2][B]</td>
<td>psg1/env_vol_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.362</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 26.511%; route: 0.821, 21.086%; tC2Q: 2.040, 52.403%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.396</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.893</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/n1930_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_vol_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psg1/env_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1m8:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_reset</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>R2C37[1][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>12.040</td>
<td>2.040</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C38[1][A]</td>
<td style=" font-weight:bold;">psg1/n1930_s0/I0</td>
</tr>
<tr>
<td>13.072</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R2C38[1][A]</td>
<td style=" background: #97FFFF;">psg1/n1930_s0/F</td>
</tr>
<tr>
<td>13.893</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C40[0][A]</td>
<td style=" font-weight:bold;">psg1/env_vol_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>R2C37[0][A]</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>21.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C40[0][A]</td>
<td>psg1/env_vol_4_s0/CLK</td>
</tr>
<tr>
<td>21.332</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_vol_4_s0</td>
</tr>
<tr>
<td>21.289</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C40[0][A]</td>
<td>psg1/env_vol_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.362</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 26.511%; route: 0.821, 21.086%; tC2Q: 2.040, 52.403%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.765</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.524</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/env_hold_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_hold_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psg1/env_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1m8:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_reset</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>R2C37[1][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>12.524</td>
<td>2.524</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C40[0][A]</td>
<td style=" font-weight:bold;">psg1/env_hold_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>R2C37[0][A]</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>21.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C40[0][A]</td>
<td>psg1/env_hold_s0/CLK</td>
</tr>
<tr>
<td>21.332</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_hold_s0</td>
</tr>
<tr>
<td>21.289</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C40[0][A]</td>
<td>psg1/env_hold_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.362</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 2.524, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.230</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.882</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.112</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise5/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi2/serializer/gwSer2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_25m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1672</td>
<td>RIGHTSIDE[1]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C36[0][A]</td>
<td>denoise5/data_out_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>103</td>
<td>R12C36[0][A]</td>
<td style=" font-weight:bold;">denoise5/data_out_s0/Q</td>
</tr>
<tr>
<td>4.138</td>
<td>3.436</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C38[3][B]</td>
<td>reset_s2/I1</td>
</tr>
<tr>
<td>4.764</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>57</td>
<td>R7C38[3][B]</td>
<td style=" background: #97FFFF;">reset_s2/F</td>
</tr>
<tr>
<td>7.882</td>
<td>3.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT38[A]</td>
<td style=" font-weight:bold;">hdmi2/serializer/gwSer2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_25m</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>675</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.187</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT38[A]</td>
<td>hdmi2/serializer/gwSer2/PCLK</td>
</tr>
<tr>
<td>20.157</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hdmi2/serializer/gwSer2</td>
</tr>
<tr>
<td>20.112</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT38[A]</td>
<td>hdmi2/serializer/gwSer2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 8.196%; route: 6.553, 85.803%; tC2Q: 0.458, 6.001%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.230</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.882</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.112</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise5/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi2/serializer/gwSer1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_25m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1672</td>
<td>RIGHTSIDE[1]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C36[0][A]</td>
<td>denoise5/data_out_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>103</td>
<td>R12C36[0][A]</td>
<td style=" font-weight:bold;">denoise5/data_out_s0/Q</td>
</tr>
<tr>
<td>4.138</td>
<td>3.436</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C38[3][B]</td>
<td>reset_s2/I1</td>
</tr>
<tr>
<td>4.764</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>57</td>
<td>R7C38[3][B]</td>
<td style=" background: #97FFFF;">reset_s2/F</td>
</tr>
<tr>
<td>7.882</td>
<td>3.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT39[A]</td>
<td style=" font-weight:bold;">hdmi2/serializer/gwSer1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_25m</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>675</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.187</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT39[A]</td>
<td>hdmi2/serializer/gwSer1/PCLK</td>
</tr>
<tr>
<td>20.157</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hdmi2/serializer/gwSer1</td>
</tr>
<tr>
<td>20.112</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT39[A]</td>
<td>hdmi2/serializer/gwSer1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 8.196%; route: 6.553, 85.803%; tC2Q: 0.458, 6.001%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.230</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.882</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.112</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise5/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi2/serializer/gwSer0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_25m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1672</td>
<td>RIGHTSIDE[1]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C36[0][A]</td>
<td>denoise5/data_out_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>103</td>
<td>R12C36[0][A]</td>
<td style=" font-weight:bold;">denoise5/data_out_s0/Q</td>
</tr>
<tr>
<td>4.138</td>
<td>3.436</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C38[3][B]</td>
<td>reset_s2/I1</td>
</tr>
<tr>
<td>4.764</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>57</td>
<td>R7C38[3][B]</td>
<td style=" background: #97FFFF;">reset_s2/F</td>
</tr>
<tr>
<td>7.882</td>
<td>3.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT41[A]</td>
<td style=" font-weight:bold;">hdmi2/serializer/gwSer0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_25m</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>675</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.187</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT41[A]</td>
<td>hdmi2/serializer/gwSer0/PCLK</td>
</tr>
<tr>
<td>20.157</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hdmi2/serializer/gwSer0</td>
</tr>
<tr>
<td>20.112</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT41[A]</td>
<td>hdmi2/serializer/gwSer0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 8.196%; route: 6.553, 85.803%; tC2Q: 0.458, 6.001%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.721</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.961</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.682</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/n1908_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_inc_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psg1/env_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psg1/env_reset:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>R2C37[1][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>1.778</td>
<td>1.778</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C39[0][A]</td>
<td style=" font-weight:bold;">psg1/n1908_s0/I1</td>
</tr>
<tr>
<td>2.810</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R2C39[0][A]</td>
<td style=" background: #97FFFF;">psg1/n1908_s0/F</td>
</tr>
<tr>
<td>3.961</td>
<td>1.152</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C39[1][A]</td>
<td style=" font-weight:bold;">psg1/env_inc_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_reset</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>R2C37[1][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>11.726</td>
<td>1.726</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C39[1][A]</td>
<td>psg1/env_inc_s4/G</td>
</tr>
<tr>
<td>11.682</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C39[1][A]</td>
<td>psg1/env_inc_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.726</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 26.051%; route: 1.152, 29.070%; tC2Q: 1.778, 44.879%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.726, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.052</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.631</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.682</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/n1930_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_vol_4_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psg1/env_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psg1/env_reset:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>R2C37[1][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>1.778</td>
<td>1.778</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C38[1][A]</td>
<td style=" font-weight:bold;">psg1/n1930_s0/I0</td>
</tr>
<tr>
<td>2.810</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R2C38[1][A]</td>
<td style=" background: #97FFFF;">psg1/n1930_s0/F</td>
</tr>
<tr>
<td>3.631</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C36[2][A]</td>
<td style=" font-weight:bold;">psg1/env_vol_4_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_reset</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>R2C37[1][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>11.726</td>
<td>1.726</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C36[2][A]</td>
<td>psg1/env_vol_4_s4/G</td>
</tr>
<tr>
<td>11.682</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C36[2][A]</td>
<td>psg1/env_vol_4_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.726</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 28.425%; route: 0.821, 22.607%; tC2Q: 1.778, 48.968%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.726, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.523</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.535</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.012</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/env_hold_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_hold_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psg1/env_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1m8:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>R2C37[1][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>1.535</td>
<td>1.535</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C40[0][A]</td>
<td style=" font-weight:bold;">psg1/env_hold_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>R2C37[0][A]</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>0.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C40[0][A]</td>
<td>psg1/env_hold_s0/CLK</td>
</tr>
<tr>
<td>0.997</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_hold_s0</td>
</tr>
<tr>
<td>1.012</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C40[0][A]</td>
<td>psg1/env_hold_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.967</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.535, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.967, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.515</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.750</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.236</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/n1930_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_vol_4_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psg1/env_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psg1/env_reset:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_reset</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>R2C37[1][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>11.449</td>
<td>1.449</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C38[1][A]</td>
<td style=" font-weight:bold;">psg1/n1930_s0/I0</td>
</tr>
<tr>
<td>12.175</td>
<td>0.726</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R2C38[1][A]</td>
<td style=" background: #97FFFF;">psg1/n1930_s0/F</td>
</tr>
<tr>
<td>12.750</td>
<td>0.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C36[2][A]</td>
<td style=" font-weight:bold;">psg1/env_vol_4_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_reset</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>R2C37[1][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>11.221</td>
<td>1.221</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C36[2][A]</td>
<td>psg1/env_vol_4_s4/G</td>
</tr>
<tr>
<td>11.236</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C36[2][A]</td>
<td>psg1/env_vol_4_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 26.398%; route: 0.576, 20.927%; tC2Q: 1.449, 52.675%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.221, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.561</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.573</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.012</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/n1930_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_inc_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psg1/env_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1m8:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>R2C37[1][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>1.271</td>
<td>1.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C38[1][A]</td>
<td style=" font-weight:bold;">psg1/n1930_s0/I0</td>
</tr>
<tr>
<td>1.997</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R2C38[1][A]</td>
<td style=" background: #97FFFF;">psg1/n1930_s0/F</td>
</tr>
<tr>
<td>2.573</td>
<td>0.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C40[0][B]</td>
<td style=" font-weight:bold;">psg1/env_inc_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>R2C37[0][A]</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>0.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C40[0][B]</td>
<td>psg1/env_inc_s1/CLK</td>
</tr>
<tr>
<td>0.997</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_inc_s1</td>
</tr>
<tr>
<td>1.012</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C40[0][B]</td>
<td>psg1/env_inc_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.967</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 28.216%; route: 0.576, 22.369%; tC2Q: 1.271, 49.414%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.967, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.561</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.573</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.012</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/n1908_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_vol_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psg1/env_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1m8:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>R2C37[1][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>1.271</td>
<td>1.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C39[0][A]</td>
<td style=" font-weight:bold;">psg1/n1908_s0/I1</td>
</tr>
<tr>
<td>1.997</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R2C39[0][A]</td>
<td style=" background: #97FFFF;">psg1/n1908_s0/F</td>
</tr>
<tr>
<td>2.573</td>
<td>0.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C38[2][A]</td>
<td style=" font-weight:bold;">psg1/env_vol_0_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>R2C37[0][A]</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>0.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C38[2][A]</td>
<td>psg1/env_vol_0_s1/CLK</td>
</tr>
<tr>
<td>0.997</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_vol_0_s1</td>
</tr>
<tr>
<td>1.012</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C38[2][A]</td>
<td>psg1/env_vol_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.967</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 28.216%; route: 0.576, 22.369%; tC2Q: 1.271, 49.414%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.967, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.561</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.573</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.012</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/n1930_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_vol_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psg1/env_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1m8:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>R2C37[1][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>1.271</td>
<td>1.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C38[1][A]</td>
<td style=" font-weight:bold;">psg1/n1930_s0/I0</td>
</tr>
<tr>
<td>1.997</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R2C38[1][A]</td>
<td style=" background: #97FFFF;">psg1/n1930_s0/F</td>
</tr>
<tr>
<td>2.573</td>
<td>0.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C39[0][A]</td>
<td style=" font-weight:bold;">psg1/env_vol_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>R2C37[0][A]</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>0.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C39[0][A]</td>
<td>psg1/env_vol_0_s0/CLK</td>
</tr>
<tr>
<td>0.997</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_vol_0_s0</td>
</tr>
<tr>
<td>1.012</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C39[0][A]</td>
<td>psg1/env_vol_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.967</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 28.216%; route: 0.576, 22.369%; tC2Q: 1.271, 49.414%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.967, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.561</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.573</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.012</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/n1930_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_vol_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psg1/env_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1m8:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>R2C37[1][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>1.271</td>
<td>1.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C38[1][A]</td>
<td style=" font-weight:bold;">psg1/n1930_s0/I0</td>
</tr>
<tr>
<td>1.997</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R2C38[1][A]</td>
<td style=" background: #97FFFF;">psg1/n1930_s0/F</td>
</tr>
<tr>
<td>2.573</td>
<td>0.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C39[0][B]</td>
<td style=" font-weight:bold;">psg1/env_vol_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>R2C37[0][A]</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>0.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C39[0][B]</td>
<td>psg1/env_vol_3_s0/CLK</td>
</tr>
<tr>
<td>0.997</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_vol_3_s0</td>
</tr>
<tr>
<td>1.012</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C39[0][B]</td>
<td>psg1/env_vol_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.967</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 28.216%; route: 0.576, 22.369%; tC2Q: 1.271, 49.414%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.967, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.561</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.573</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.012</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/n1908_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_vol_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psg1/env_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1m8:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>R2C37[1][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>1.271</td>
<td>1.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C39[0][A]</td>
<td style=" font-weight:bold;">psg1/n1908_s0/I1</td>
</tr>
<tr>
<td>1.997</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R2C39[0][A]</td>
<td style=" background: #97FFFF;">psg1/n1908_s0/F</td>
</tr>
<tr>
<td>2.573</td>
<td>0.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C38[2][B]</td>
<td style=" font-weight:bold;">psg1/env_vol_4_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>R2C37[0][A]</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>0.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C38[2][B]</td>
<td>psg1/env_vol_4_s1/CLK</td>
</tr>
<tr>
<td>0.997</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_vol_4_s1</td>
</tr>
<tr>
<td>1.012</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C38[2][B]</td>
<td>psg1/env_vol_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.967</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 28.216%; route: 0.576, 22.369%; tC2Q: 1.271, 49.414%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.967, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.561</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.573</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.012</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/n1930_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_vol_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psg1/env_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1m8:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>R2C37[1][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>1.271</td>
<td>1.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C38[1][A]</td>
<td style=" font-weight:bold;">psg1/n1930_s0/I0</td>
</tr>
<tr>
<td>1.997</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R2C38[1][A]</td>
<td style=" background: #97FFFF;">psg1/n1930_s0/F</td>
</tr>
<tr>
<td>2.573</td>
<td>0.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C40[0][A]</td>
<td style=" font-weight:bold;">psg1/env_vol_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>R2C37[0][A]</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>0.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C40[0][A]</td>
<td>psg1/env_vol_4_s0/CLK</td>
</tr>
<tr>
<td>0.997</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_vol_4_s0</td>
</tr>
<tr>
<td>1.012</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C40[0][A]</td>
<td>psg1/env_vol_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.967</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 28.216%; route: 0.576, 22.369%; tC2Q: 1.271, 49.414%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.967, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.562</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.574</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.012</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/n1908_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_vol_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psg1/env_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1m8:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>R2C37[1][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>1.271</td>
<td>1.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C39[0][A]</td>
<td style=" font-weight:bold;">psg1/n1908_s0/I1</td>
</tr>
<tr>
<td>1.997</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R2C39[0][A]</td>
<td style=" background: #97FFFF;">psg1/n1908_s0/F</td>
</tr>
<tr>
<td>2.574</td>
<td>0.577</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C39[0][B]</td>
<td style=" font-weight:bold;">psg1/env_vol_1_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>R2C37[0][A]</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>0.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C39[0][B]</td>
<td>psg1/env_vol_1_s1/CLK</td>
</tr>
<tr>
<td>0.997</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_vol_1_s1</td>
</tr>
<tr>
<td>1.012</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C39[0][B]</td>
<td>psg1/env_vol_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.967</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 28.200%; route: 0.577, 22.413%; tC2Q: 1.271, 49.386%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.967, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.562</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.574</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.012</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/n1908_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_vol_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psg1/env_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1m8:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>R2C37[1][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>1.271</td>
<td>1.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C39[0][A]</td>
<td style=" font-weight:bold;">psg1/n1908_s0/I1</td>
</tr>
<tr>
<td>1.997</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R2C39[0][A]</td>
<td style=" background: #97FFFF;">psg1/n1908_s0/F</td>
</tr>
<tr>
<td>2.574</td>
<td>0.577</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C39[0][A]</td>
<td style=" font-weight:bold;">psg1/env_vol_2_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>R2C37[0][A]</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>0.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C39[0][A]</td>
<td>psg1/env_vol_2_s1/CLK</td>
</tr>
<tr>
<td>0.997</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_vol_2_s1</td>
</tr>
<tr>
<td>1.012</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C39[0][A]</td>
<td>psg1/env_vol_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.967</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 28.200%; route: 0.577, 22.413%; tC2Q: 1.271, 49.386%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.967, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.750</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.985</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.236</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/n1908_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_inc_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psg1/env_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psg1/env_reset:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_reset</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>R2C37[1][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>11.449</td>
<td>1.449</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C39[0][A]</td>
<td style=" font-weight:bold;">psg1/n1908_s0/I1</td>
</tr>
<tr>
<td>12.175</td>
<td>0.726</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R2C39[0][A]</td>
<td style=" background: #97FFFF;">psg1/n1908_s0/F</td>
</tr>
<tr>
<td>12.985</td>
<td>0.811</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C39[1][A]</td>
<td style=" font-weight:bold;">psg1/env_inc_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_reset</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>R2C37[1][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>11.221</td>
<td>1.221</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C39[1][A]</td>
<td>psg1/env_inc_s4/G</td>
</tr>
<tr>
<td>11.236</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C39[1][A]</td>
<td>psg1/env_inc_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 24.318%; route: 0.811, 27.157%; tC2Q: 1.449, 48.525%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.221, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.825</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.837</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.012</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/n1930_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_vol_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psg1/env_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1m8:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>R2C37[1][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>1.271</td>
<td>1.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C38[1][A]</td>
<td style=" font-weight:bold;">psg1/n1930_s0/I0</td>
</tr>
<tr>
<td>1.997</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R2C38[1][A]</td>
<td style=" background: #97FFFF;">psg1/n1930_s0/F</td>
</tr>
<tr>
<td>2.837</td>
<td>0.839</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C39[2][A]</td>
<td style=" font-weight:bold;">psg1/env_vol_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>R2C37[0][A]</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>0.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C39[2][A]</td>
<td>psg1/env_vol_1_s0/CLK</td>
</tr>
<tr>
<td>0.997</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_vol_1_s0</td>
</tr>
<tr>
<td>1.012</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C39[2][A]</td>
<td>psg1/env_vol_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.967</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 25.593%; route: 0.839, 29.587%; tC2Q: 1.271, 44.820%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.967, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.825</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.837</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.012</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/n1930_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_vol_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psg1/env_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1m8:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>R2C37[1][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>1.271</td>
<td>1.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C38[1][A]</td>
<td style=" font-weight:bold;">psg1/n1930_s0/I0</td>
</tr>
<tr>
<td>1.997</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R2C38[1][A]</td>
<td style=" background: #97FFFF;">psg1/n1930_s0/F</td>
</tr>
<tr>
<td>2.837</td>
<td>0.839</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C39[2][B]</td>
<td style=" font-weight:bold;">psg1/env_vol_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>R2C37[0][A]</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>0.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C39[2][B]</td>
<td>psg1/env_vol_2_s0/CLK</td>
</tr>
<tr>
<td>0.997</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_vol_2_s0</td>
</tr>
<tr>
<td>1.012</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C39[2][B]</td>
<td>psg1/env_vol_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.967</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 25.593%; route: 0.839, 29.587%; tC2Q: 1.271, 44.820%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.967, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.047</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.059</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.012</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/n1908_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_inc_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psg1/env_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1m8:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>R2C37[1][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>1.271</td>
<td>1.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C39[0][A]</td>
<td style=" font-weight:bold;">psg1/n1908_s0/I1</td>
</tr>
<tr>
<td>1.997</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R2C39[0][A]</td>
<td style=" background: #97FFFF;">psg1/n1908_s0/F</td>
</tr>
<tr>
<td>3.059</td>
<td>1.061</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C41[0][B]</td>
<td style=" font-weight:bold;">psg1/env_inc_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>R2C37[0][A]</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>0.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C41[0][B]</td>
<td>psg1/env_inc_s0/CLK</td>
</tr>
<tr>
<td>0.997</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_inc_s0</td>
</tr>
<tr>
<td>1.012</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C41[0][B]</td>
<td>psg1/env_inc_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.967</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 23.735%; route: 1.061, 34.698%; tC2Q: 1.271, 41.566%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.967, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.047</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.059</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.012</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/n1908_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_vol_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psg1/env_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1m8:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>R2C37[1][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>1.271</td>
<td>1.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C39[0][A]</td>
<td style=" font-weight:bold;">psg1/n1908_s0/I1</td>
</tr>
<tr>
<td>1.997</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R2C39[0][A]</td>
<td style=" background: #97FFFF;">psg1/n1908_s0/F</td>
</tr>
<tr>
<td>3.059</td>
<td>1.061</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C41[0][A]</td>
<td style=" font-weight:bold;">psg1/env_vol_3_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>R2C37[0][A]</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>0.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C41[0][A]</td>
<td>psg1/env_vol_3_s1/CLK</td>
</tr>
<tr>
<td>0.997</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_vol_3_s1</td>
</tr>
<tr>
<td>1.012</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C41[0][A]</td>
<td>psg1/env_vol_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.967</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 23.735%; route: 1.061, 34.698%; tC2Q: 1.271, 41.566%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.967, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.814</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.986</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.173</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise5/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi2/serializer/gwSer2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_25m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_50m</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1672</td>
<td>RIGHTSIDE[1]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.128</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C36[0][A]</td>
<td>denoise5/data_out_s0/CLK</td>
</tr>
<tr>
<td>20.461</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>103</td>
<td>R12C36[0][A]</td>
<td style=" font-weight:bold;">denoise5/data_out_s0/Q</td>
</tr>
<tr>
<td>22.491</td>
<td>2.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C38[3][B]</td>
<td>reset_s2/I1</td>
</tr>
<tr>
<td>22.876</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>R7C38[3][B]</td>
<td style=" background: #97FFFF;">reset_s2/F</td>
</tr>
<tr>
<td>24.986</td>
<td>2.110</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT38[A]</td>
<td style=" font-weight:bold;">hdmi2/serializer/gwSer2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_25m</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>675</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.128</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT38[A]</td>
<td>hdmi2/serializer/gwSer2/PCLK</td>
</tr>
<tr>
<td>20.158</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hdmi2/serializer/gwSer2</td>
</tr>
<tr>
<td>20.173</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT38[A]</td>
<td>hdmi2/serializer/gwSer2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 7.924%; route: 4.140, 85.216%; tC2Q: 0.333, 6.860%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.814</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.986</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.173</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise5/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi2/serializer/gwSer1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_25m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_50m</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1672</td>
<td>RIGHTSIDE[1]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.128</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C36[0][A]</td>
<td>denoise5/data_out_s0/CLK</td>
</tr>
<tr>
<td>20.461</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>103</td>
<td>R12C36[0][A]</td>
<td style=" font-weight:bold;">denoise5/data_out_s0/Q</td>
</tr>
<tr>
<td>22.491</td>
<td>2.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C38[3][B]</td>
<td>reset_s2/I1</td>
</tr>
<tr>
<td>22.876</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>R7C38[3][B]</td>
<td style=" background: #97FFFF;">reset_s2/F</td>
</tr>
<tr>
<td>24.986</td>
<td>2.110</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT39[A]</td>
<td style=" font-weight:bold;">hdmi2/serializer/gwSer1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_25m</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>675</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.128</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT39[A]</td>
<td>hdmi2/serializer/gwSer1/PCLK</td>
</tr>
<tr>
<td>20.158</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hdmi2/serializer/gwSer1</td>
</tr>
<tr>
<td>20.173</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT39[A]</td>
<td>hdmi2/serializer/gwSer1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 7.924%; route: 4.140, 85.216%; tC2Q: 0.333, 6.860%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.814</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.986</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.173</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise5/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi2/serializer/gwSer0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_25m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_50m</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1672</td>
<td>RIGHTSIDE[1]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.128</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C36[0][A]</td>
<td>denoise5/data_out_s0/CLK</td>
</tr>
<tr>
<td>20.461</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>103</td>
<td>R12C36[0][A]</td>
<td style=" font-weight:bold;">denoise5/data_out_s0/Q</td>
</tr>
<tr>
<td>22.491</td>
<td>2.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C38[3][B]</td>
<td>reset_s2/I1</td>
</tr>
<tr>
<td>22.876</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>R7C38[3][B]</td>
<td style=" background: #97FFFF;">reset_s2/F</td>
</tr>
<tr>
<td>24.986</td>
<td>2.110</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT41[A]</td>
<td style=" font-weight:bold;">hdmi2/serializer/gwSer0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_25m</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>675</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.128</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT41[A]</td>
<td>hdmi2/serializer/gwSer0/PCLK</td>
</tr>
<tr>
<td>20.158</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hdmi2/serializer/gwSer0</td>
</tr>
<tr>
<td>20.173</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT41[A]</td>
<td>hdmi2/serializer/gwSer0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 7.924%; route: 4.140, 85.216%; tC2Q: 0.333, 6.860%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.908</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.043</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.135</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise5/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi2/serializer/gwSer2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_126m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1672</td>
<td>RIGHTSIDE[1]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C36[0][A]</td>
<td>denoise5/data_out_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>103</td>
<td>R12C36[0][A]</td>
<td style=" font-weight:bold;">denoise5/data_out_s0/Q</td>
</tr>
<tr>
<td>2.548</td>
<td>2.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C38[3][B]</td>
<td>reset_s2/I1</td>
</tr>
<tr>
<td>2.933</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>R7C38[3][B]</td>
<td style=" background: #97FFFF;">reset_s2/F</td>
</tr>
<tr>
<td>5.043</td>
<td>2.110</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT38[A]</td>
<td style=" font-weight:bold;">hdmi2/serializer/gwSer2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-0.000</td>
<td>-0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_126m</td>
</tr>
<tr>
<td>-0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>PLL_L</td>
<td>clock2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.090</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT38[A]</td>
<td>hdmi2/serializer/gwSer2/FCLK</td>
</tr>
<tr>
<td>0.120</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hdmi2/serializer/gwSer2</td>
</tr>
<tr>
<td>0.135</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT38[A]</td>
<td>hdmi2/serializer/gwSer2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.094</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 7.924%; route: 4.140, 85.216%; tC2Q: 0.333, 6.860%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.090, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.908</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.043</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.135</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise5/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi2/serializer/gwSer1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_126m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1672</td>
<td>RIGHTSIDE[1]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C36[0][A]</td>
<td>denoise5/data_out_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>103</td>
<td>R12C36[0][A]</td>
<td style=" font-weight:bold;">denoise5/data_out_s0/Q</td>
</tr>
<tr>
<td>2.548</td>
<td>2.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C38[3][B]</td>
<td>reset_s2/I1</td>
</tr>
<tr>
<td>2.933</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>R7C38[3][B]</td>
<td style=" background: #97FFFF;">reset_s2/F</td>
</tr>
<tr>
<td>5.043</td>
<td>2.110</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT39[A]</td>
<td style=" font-weight:bold;">hdmi2/serializer/gwSer1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-0.000</td>
<td>-0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_126m</td>
</tr>
<tr>
<td>-0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>PLL_L</td>
<td>clock2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.090</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT39[A]</td>
<td>hdmi2/serializer/gwSer1/FCLK</td>
</tr>
<tr>
<td>0.120</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hdmi2/serializer/gwSer1</td>
</tr>
<tr>
<td>0.135</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT39[A]</td>
<td>hdmi2/serializer/gwSer1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.094</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 7.924%; route: 4.140, 85.216%; tC2Q: 0.333, 6.860%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.090, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.908</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.043</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.135</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise5/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi2/serializer/gwSer0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_126m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1672</td>
<td>RIGHTSIDE[1]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C36[0][A]</td>
<td>denoise5/data_out_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>103</td>
<td>R12C36[0][A]</td>
<td style=" font-weight:bold;">denoise5/data_out_s0/Q</td>
</tr>
<tr>
<td>2.548</td>
<td>2.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C38[3][B]</td>
<td>reset_s2/I1</td>
</tr>
<tr>
<td>2.933</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>R7C38[3][B]</td>
<td style=" background: #97FFFF;">reset_s2/F</td>
</tr>
<tr>
<td>5.043</td>
<td>2.110</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT41[A]</td>
<td style=" font-weight:bold;">hdmi2/serializer/gwSer0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-0.000</td>
<td>-0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_126m</td>
</tr>
<tr>
<td>-0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>PLL_L</td>
<td>clock2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.090</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT41[A]</td>
<td>hdmi2/serializer/gwSer0/FCLK</td>
</tr>
<tr>
<td>0.120</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hdmi2/serializer/gwSer0</td>
</tr>
<tr>
<td>0.135</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT41[A]</td>
<td>hdmi2/serializer/gwSer0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.094</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 7.924%; route: 4.140, 85.216%; tC2Q: 0.333, 6.860%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.090, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.914</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.986</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.073</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise5/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi2/serializer/gwSer2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_126m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_50m</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1672</td>
<td>RIGHTSIDE[1]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.128</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C36[0][A]</td>
<td>denoise5/data_out_s0/CLK</td>
</tr>
<tr>
<td>20.461</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>103</td>
<td>R12C36[0][A]</td>
<td style=" font-weight:bold;">denoise5/data_out_s0/Q</td>
</tr>
<tr>
<td>22.491</td>
<td>2.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C38[3][B]</td>
<td>reset_s2/I1</td>
</tr>
<tr>
<td>22.876</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>R7C38[3][B]</td>
<td style=" background: #97FFFF;">reset_s2/F</td>
</tr>
<tr>
<td>24.986</td>
<td>2.110</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT38[A]</td>
<td style=" font-weight:bold;">hdmi2/serializer/gwSer2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_126m</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>PLL_L</td>
<td>clock2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.028</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT38[A]</td>
<td>hdmi2/serializer/gwSer2/FCLK</td>
</tr>
<tr>
<td>20.058</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hdmi2/serializer/gwSer2</td>
</tr>
<tr>
<td>20.073</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT38[A]</td>
<td>hdmi2/serializer/gwSer2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.100</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 7.924%; route: 4.140, 85.216%; tC2Q: 0.333, 6.860%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.085, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.914</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.986</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.073</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise5/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi2/serializer/gwSer1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_126m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_50m</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1672</td>
<td>RIGHTSIDE[1]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.128</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C36[0][A]</td>
<td>denoise5/data_out_s0/CLK</td>
</tr>
<tr>
<td>20.461</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>103</td>
<td>R12C36[0][A]</td>
<td style=" font-weight:bold;">denoise5/data_out_s0/Q</td>
</tr>
<tr>
<td>22.491</td>
<td>2.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C38[3][B]</td>
<td>reset_s2/I1</td>
</tr>
<tr>
<td>22.876</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>R7C38[3][B]</td>
<td style=" background: #97FFFF;">reset_s2/F</td>
</tr>
<tr>
<td>24.986</td>
<td>2.110</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT39[A]</td>
<td style=" font-weight:bold;">hdmi2/serializer/gwSer1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_126m</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>PLL_L</td>
<td>clock2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.028</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT39[A]</td>
<td>hdmi2/serializer/gwSer1/FCLK</td>
</tr>
<tr>
<td>20.058</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hdmi2/serializer/gwSer1</td>
</tr>
<tr>
<td>20.073</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT39[A]</td>
<td>hdmi2/serializer/gwSer1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.100</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 7.924%; route: 4.140, 85.216%; tC2Q: 0.333, 6.860%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.085, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.914</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.986</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.073</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise5/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi2/serializer/gwSer0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_126m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_50m</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1672</td>
<td>RIGHTSIDE[1]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.128</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C36[0][A]</td>
<td>denoise5/data_out_s0/CLK</td>
</tr>
<tr>
<td>20.461</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>103</td>
<td>R12C36[0][A]</td>
<td style=" font-weight:bold;">denoise5/data_out_s0/Q</td>
</tr>
<tr>
<td>22.491</td>
<td>2.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C38[3][B]</td>
<td>reset_s2/I1</td>
</tr>
<tr>
<td>22.876</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>57</td>
<td>R7C38[3][B]</td>
<td style=" background: #97FFFF;">reset_s2/F</td>
</tr>
<tr>
<td>24.986</td>
<td>2.110</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT41[A]</td>
<td style=" font-weight:bold;">hdmi2/serializer/gwSer0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_126m</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>PLL_L</td>
<td>clock2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.028</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT41[A]</td>
<td>hdmi2/serializer/gwSer0/FCLK</td>
</tr>
<tr>
<td>20.058</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hdmi2/serializer/gwSer0</td>
</tr>
<tr>
<td>20.073</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT41[A]</td>
<td>hdmi2/serializer/gwSer0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.100</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 7.924%; route: 4.140, 85.216%; tC2Q: 0.333, 6.860%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.085, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.658</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.908</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock_100m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>clk_48k_counter_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.986</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.986</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_100m</td>
</tr>
<tr>
<td>4.986</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.248</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>clk_48k_counter_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_100m</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.156</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>clk_48k_counter_9_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.658</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.908</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock_100m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>clk_48k_counter_8_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.986</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.986</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_100m</td>
</tr>
<tr>
<td>4.986</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.248</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>clk_48k_counter_8_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_100m</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.156</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>clk_48k_counter_8_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.658</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.908</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock_100m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>clk_48k_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.986</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.986</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_100m</td>
</tr>
<tr>
<td>4.986</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.248</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>clk_48k_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_100m</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.156</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>clk_48k_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.658</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.908</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock_100m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>clk_48k_counter_10_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.986</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.986</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_100m</td>
</tr>
<tr>
<td>4.986</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.248</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>clk_48k_counter_10_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_100m</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.156</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>clk_48k_counter_10_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.658</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.908</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock_100m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>clk_48k_counter_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.986</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.986</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_100m</td>
</tr>
<tr>
<td>4.986</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.248</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>clk_48k_counter_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_100m</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.156</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>clk_48k_counter_7_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.658</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.908</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock_100m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>clk_48k_counter_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.986</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.986</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_100m</td>
</tr>
<tr>
<td>4.986</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.248</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>clk_48k_counter_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_100m</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.156</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>clk_48k_counter_6_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.658</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.908</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock_100m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>clk_48k_counter_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.986</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.986</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_100m</td>
</tr>
<tr>
<td>4.986</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.248</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>clk_48k_counter_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_100m</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.156</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>clk_48k_counter_5_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.658</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.908</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock_100m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>clk_48k_counter_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.986</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.986</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_100m</td>
</tr>
<tr>
<td>4.986</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.248</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>clk_48k_counter_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_100m</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.156</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>clk_48k_counter_3_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.658</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.908</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock_100m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>clk_48k_counter_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.986</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.986</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_100m</td>
</tr>
<tr>
<td>4.986</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.248</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>clk_48k_counter_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_100m</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.156</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>clk_48k_counter_1_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.658</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.908</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock_100m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>clk_48k_counter_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.986</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.986</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_100m</td>
</tr>
<tr>
<td>4.986</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.248</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>clk_48k_counter_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_100m</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.156</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>clk_48k_counter_0_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>1672</td>
<td>clk_50m</td>
<td>-7.538</td>
<td>0.262</td>
</tr>
<tr>
<td>675</td>
<td>clk_25m</td>
<td>5.629</td>
<td>0.661</td>
</tr>
<tr>
<td>265</td>
<td>sample_buffer_current_4</td>
<td>30.990</td>
<td>2.850</td>
</tr>
<tr>
<td>197</td>
<td>reset_n_r</td>
<td>9.686</td>
<td>3.945</td>
</tr>
<tr>
<td>163</td>
<td>n957_5</td>
<td>12.611</td>
<td>2.777</td>
</tr>
<tr>
<td>134</td>
<td>clk_1m8</td>
<td>7.101</td>
<td>1.730</td>
</tr>
<tr>
<td>132</td>
<td>addr1[0]</td>
<td>-0.238</td>
<td>2.847</td>
</tr>
<tr>
<td>132</td>
<td>addr2[0]</td>
<td>1.654</td>
<td>2.986</td>
</tr>
<tr>
<td>128</td>
<td>n4054_4</td>
<td>6.675</td>
<td>2.964</td>
</tr>
<tr>
<td>128</td>
<td>addr1[5]</td>
<td>13.167</td>
<td>2.717</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R8C5</td>
<td>94.44%</td>
</tr>
<tr>
<td>R26C26</td>
<td>93.06%</td>
</tr>
<tr>
<td>R4C43</td>
<td>91.67%</td>
</tr>
<tr>
<td>R3C41</td>
<td>91.67%</td>
</tr>
<tr>
<td>R3C40</td>
<td>90.28%</td>
</tr>
<tr>
<td>R6C8</td>
<td>90.28%</td>
</tr>
<tr>
<td>R17C42</td>
<td>90.28%</td>
</tr>
<tr>
<td>R20C8</td>
<td>90.28%</td>
</tr>
<tr>
<td>R2C43</td>
<td>90.28%</td>
</tr>
<tr>
<td>R13C22</td>
<td>90.28%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clock_27m -period 37.037 -waveform {0 18.518} [get_ports {ex_clk_27m}]</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name clock_100m -source [get_ports {ex_clk_27m}] -master_clock clock_27m -divide_by 7 -multiply_by 26 [get_nets {clk_100m}]</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name clock_50m -source [get_nets {clk_100m}] -master_clock clock_100m -divide_by 2 [get_nets {clk_50m}]</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name clock_25m -source [get_nets {clk_100m}] -master_clock clock_100m -divide_by 4 -phase 180 [get_nets {clk_25m}]</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name clock_126m -source [get_nets {clk_25m}] -master_clock clock_25m -multiply_by 5 [get_nets {clk_126m}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
