#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Tue Dec 21 13:45:47 2021
# Process ID: 10244
# Current directory: C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2144 C:\Users\Administrator\Downloads\DD_Proj\DD_Proj\project_1\project_1.xpr
# Log file: C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/vivado.log
# Journal file: C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.srcs/sim_1/new/s.v w ]
add_files -fileset sim_1 C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.srcs/sim_1/new/s.v
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'seg_functions' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj seg_functions_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.srcs/sources_1/new/clock_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.srcs/sources_1/new/seg_tube.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg_tube
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.srcs/sources_1/new/seg_functions.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg_functions
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 5358c78e7fe54178aa3b71371e9d2b21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot seg_functions_behav xil_defaultlib.seg_functions xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clock_div
Compiling module xil_defaultlib.seg_tube
Compiling module xil_defaultlib.seg_functions
Compiling module xil_defaultlib.glbl
Built simulation snapshot seg_functions_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.sim/sim_1/behav/xsim/xsim.dir/seg_functions_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Dec 21 13:50:23 2021...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "seg_functions_behav -key {Behavioral:sim_1:Functional:seg_functions} -tclbatch {seg_functions.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source seg_functions.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'seg_functions_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 894.066 ; gain = 2.563
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 's' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj s_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.srcs/sim_1/new/s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module s
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 5358c78e7fe54178aa3b71371e9d2b21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot s_behav xil_defaultlib.s xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clock_div
Compiling module xil_defaultlib.seg_tube
Compiling module xil_defaultlib.seg_functions
Compiling module xil_defaultlib.s
Compiling module xil_defaultlib.glbl
Built simulation snapshot s_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.sim/sim_1/behav/xsim/xsim.dir/s_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Dec 21 13:51:03 2021...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "s_behav -key {Behavioral:sim_1:Functional:s} -tclbatch {s.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source s.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 's_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 900.008 ; gain = 0.000
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 's' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj s_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.srcs/sources_1/new/clock_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.srcs/sources_1/new/seg_functions.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg_functions
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.srcs/sources_1/new/seg_tube.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg_tube
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.srcs/sim_1/new/s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module s
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 5358c78e7fe54178aa3b71371e9d2b21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot s_behav xil_defaultlib.s xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clock_div
Compiling module xil_defaultlib.seg_tube
Compiling module xil_defaultlib.seg_functions
Compiling module xil_defaultlib.s
Compiling module xil_defaultlib.glbl
Built simulation snapshot s_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "s_behav -key {Behavioral:sim_1:Functional:s} -tclbatch {s.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source s.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000000ns
$finish called at time : 210 ns : File "C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.srcs/sim_1/new/s.v" Line 31
INFO: [USF-XSim-96] XSim completed. Design snapshot 's_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 's' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj s_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.srcs/sources_1/new/clock_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.srcs/sources_1/new/seg_functions.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg_functions
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.srcs/sources_1/new/seg_tube.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg_tube
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.srcs/sim_1/new/s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module s
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 5358c78e7fe54178aa3b71371e9d2b21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot s_behav xil_defaultlib.s xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clock_div
Compiling module xil_defaultlib.seg_tube
Compiling module xil_defaultlib.seg_functions
Compiling module xil_defaultlib.s
Compiling module xil_defaultlib.glbl
Built simulation snapshot s_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "s_behav -key {Behavioral:sim_1:Functional:s} -tclbatch {s.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source s.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000000ns
$finish called at time : 210 ns : File "C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.srcs/sim_1/new/s.v" Line 37
INFO: [USF-XSim-96] XSim completed. Design snapshot 's_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 's' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj s_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.srcs/sources_1/new/clock_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.srcs/sources_1/new/seg_functions.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg_functions
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.srcs/sources_1/new/seg_tube.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg_tube
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.srcs/sim_1/new/s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module s
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 5358c78e7fe54178aa3b71371e9d2b21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot s_behav xil_defaultlib.s xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clock_div
Compiling module xil_defaultlib.seg_tube
Compiling module xil_defaultlib.seg_functions
Compiling module xil_defaultlib.s
Compiling module xil_defaultlib.glbl
Built simulation snapshot s_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "s_behav -key {Behavioral:sim_1:Functional:s} -tclbatch {s.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source s.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000000ns
$finish called at time : 210 ns : File "C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.srcs/sim_1/new/s.v" Line 35
INFO: [USF-XSim-96] XSim completed. Design snapshot 's_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 's' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj s_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.srcs/sources_1/new/clock_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.srcs/sources_1/new/seg_functions.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg_functions
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.srcs/sources_1/new/seg_tube.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg_tube
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.srcs/sim_1/new/s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module s
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 5358c78e7fe54178aa3b71371e9d2b21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot s_behav xil_defaultlib.s xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clock_div
Compiling module xil_defaultlib.seg_tube
Compiling module xil_defaultlib.seg_functions
Compiling module xil_defaultlib.s
Compiling module xil_defaultlib.glbl
Built simulation snapshot s_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "s_behav -key {Behavioral:sim_1:Functional:s} -tclbatch {s.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source s.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000000ns
$finish called at time : 210 ns : File "C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.srcs/sim_1/new/s.v" Line 35
INFO: [USF-XSim-96] XSim completed. Design snapshot 's_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000000ns
current_sim simulation_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 's' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj s_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.srcs/sources_1/new/clock_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.srcs/sources_1/new/seg_functions.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg_functions
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.srcs/sources_1/new/seg_tube.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg_tube
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.srcs/sim_1/new/s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module s
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 5358c78e7fe54178aa3b71371e9d2b21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot s_behav xil_defaultlib.s xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clock_div
Compiling module xil_defaultlib.seg_tube
Compiling module xil_defaultlib.seg_functions
Compiling module xil_defaultlib.s
Compiling module xil_defaultlib.glbl
Built simulation snapshot s_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "s_behav -key {Behavioral:sim_1:Functional:s} -tclbatch {s.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source s.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000000ns
$finish called at time : 210 ns : File "C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.srcs/sim_1/new/s.v" Line 35
INFO: [USF-XSim-96] XSim completed. Design snapshot 's_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 's' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj s_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.srcs/sources_1/new/clock_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.srcs/sources_1/new/seg_functions.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg_functions
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.srcs/sources_1/new/seg_tube.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg_tube
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.srcs/sim_1/new/s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module s
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 5358c78e7fe54178aa3b71371e9d2b21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot s_behav xil_defaultlib.s xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clock_div
Compiling module xil_defaultlib.seg_tube
Compiling module xil_defaultlib.seg_functions
Compiling module xil_defaultlib.s
Compiling module xil_defaultlib.glbl
Built simulation snapshot s_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "s_behav -key {Behavioral:sim_1:Functional:s} -tclbatch {s.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source s.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000000ns
$finish called at time : 220 ns : File "C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.srcs/sim_1/new/s.v" Line 37
INFO: [USF-XSim-96] XSim completed. Design snapshot 's_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 's' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj s_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.srcs/sources_1/new/clock_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.srcs/sources_1/new/seg_functions.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg_functions
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.srcs/sources_1/new/seg_tube.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg_tube
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.srcs/sim_1/new/s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module s
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 5358c78e7fe54178aa3b71371e9d2b21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot s_behav xil_defaultlib.s xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clock_div
Compiling module xil_defaultlib.seg_tube
Compiling module xil_defaultlib.seg_functions
Compiling module xil_defaultlib.s
Compiling module xil_defaultlib.glbl
Built simulation snapshot s_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "s_behav -key {Behavioral:sim_1:Functional:s} -tclbatch {s.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source s.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000000ns
$finish called at time : 220 ns : File "C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.srcs/sim_1/new/s.v" Line 37
INFO: [USF-XSim-96] XSim completed. Design snapshot 's_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 's' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj s_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.srcs/sources_1/new/clock_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.srcs/sources_1/new/seg_functions.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg_functions
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.srcs/sources_1/new/seg_tube.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg_tube
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.srcs/sim_1/new/s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module s
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 5358c78e7fe54178aa3b71371e9d2b21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot s_behav xil_defaultlib.s xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clock_div
Compiling module xil_defaultlib.seg_tube
Compiling module xil_defaultlib.seg_functions
Compiling module xil_defaultlib.s
Compiling module xil_defaultlib.glbl
Built simulation snapshot s_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "s_behav -key {Behavioral:sim_1:Functional:s} -tclbatch {s.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source s.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000000ns
$finish called at time : 220 ns : File "C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.srcs/sim_1/new/s.v" Line 37
INFO: [USF-XSim-96] XSim completed. Design snapshot 's_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 's' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj s_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.srcs/sources_1/new/clock_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.srcs/sources_1/new/seg_functions.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg_functions
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.srcs/sources_1/new/seg_tube.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg_tube
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.srcs/sim_1/new/s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module s
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 5358c78e7fe54178aa3b71371e9d2b21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot s_behav xil_defaultlib.s xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clock_div
Compiling module xil_defaultlib.seg_tube
Compiling module xil_defaultlib.seg_functions
Compiling module xil_defaultlib.s
Compiling module xil_defaultlib.glbl
Built simulation snapshot s_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "s_behav -key {Behavioral:sim_1:Functional:s} -tclbatch {s.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source s.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000000ns
$finish called at time : 220 ns : File "C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.srcs/sim_1/new/s.v" Line 37
INFO: [USF-XSim-96] XSim completed. Design snapshot 's_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 's' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj s_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.srcs/sources_1/new/clock_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.srcs/sources_1/new/seg_functions.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg_functions
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.srcs/sources_1/new/seg_tube.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg_tube
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.srcs/sim_1/new/s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module s
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 5358c78e7fe54178aa3b71371e9d2b21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot s_behav xil_defaultlib.s xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clock_div
Compiling module xil_defaultlib.seg_tube
Compiling module xil_defaultlib.seg_functions
Compiling module xil_defaultlib.s
Compiling module xil_defaultlib.glbl
Built simulation snapshot s_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "s_behav -key {Behavioral:sim_1:Functional:s} -tclbatch {s.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source s.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000000ns
$finish called at time : 1020 ns : File "C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.srcs/sim_1/new/s.v" Line 37
INFO: [USF-XSim-96] XSim completed. Design snapshot 's_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000000ns
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.runs/synth_1

launch_runs synth_1 -jobs 6
[Tue Dec 21 14:14:47 2021] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 's' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj s_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.srcs/sources_1/new/clock_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.srcs/sources_1/new/seg_functions.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg_functions
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.srcs/sources_1/new/seg_tube.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg_tube
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.srcs/sim_1/new/s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module s
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 5358c78e7fe54178aa3b71371e9d2b21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot s_behav xil_defaultlib.s xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clock_div
Compiling module xil_defaultlib.seg_tube
Compiling module xil_defaultlib.seg_functions
Compiling module xil_defaultlib.s
Compiling module xil_defaultlib.glbl
Built simulation snapshot s_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "s_behav -key {Behavioral:sim_1:Functional:s} -tclbatch {s.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source s.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000000ns
$finish called at time : 1020 ns : File "C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.srcs/sim_1/new/s.v" Line 37
INFO: [USF-XSim-96] XSim completed. Design snapshot 's_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000000ns
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.runs/synth_1

launch_runs synth_1 -jobs 6
[Tue Dec 21 14:17:34 2021] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Tue Dec 21 14:18:13 2021] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Tue Dec 21 14:19:16 2021] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.4
  **** Build date : Dec 15 2017-21:08:27
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
set_property PROGRAM.FILE {C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.runs/impl_1/seg_functions.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.runs/impl_1/seg_functions.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 's' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj s_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.srcs/sources_1/new/clock_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.srcs/sources_1/new/seg_functions.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg_functions
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.srcs/sources_1/new/seg_tube.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg_tube
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.srcs/sim_1/new/s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module s
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 5358c78e7fe54178aa3b71371e9d2b21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot s_behav xil_defaultlib.s xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clock_div(period=1000,width=10)
Compiling module xil_defaultlib.seg_tube
Compiling module xil_defaultlib.seg_functions
Compiling module xil_defaultlib.s
Compiling module xil_defaultlib.glbl
Built simulation snapshot s_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "s_behav -key {Behavioral:sim_1:Functional:s} -tclbatch {s.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source s.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000000ns
$finish called at time : 2020 ns : File "C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.srcs/sim_1/new/s.v" Line 37
INFO: [USF-XSim-96] XSim completed. Design snapshot 's_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 's' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj s_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.srcs/sources_1/new/clock_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.srcs/sources_1/new/seg_functions.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg_functions
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.srcs/sources_1/new/seg_tube.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg_tube
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.srcs/sim_1/new/s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module s
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 5358c78e7fe54178aa3b71371e9d2b21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot s_behav xil_defaultlib.s xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clock_div(period=1000,width=10)
Compiling module xil_defaultlib.seg_tube
Compiling module xil_defaultlib.seg_functions
Compiling module xil_defaultlib.s
Compiling module xil_defaultlib.glbl
Built simulation snapshot s_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "s_behav -key {Behavioral:sim_1:Functional:s} -tclbatch {s.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source s.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000000ns
$finish called at time : 3020 ns : File "C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.srcs/sim_1/new/s.v" Line 37
INFO: [USF-XSim-96] XSim completed. Design snapshot 's_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 's' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj s_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.srcs/sources_1/new/clock_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.srcs/sources_1/new/seg_functions.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg_functions
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.srcs/sources_1/new/seg_tube.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg_tube
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.srcs/sim_1/new/s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module s
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 5358c78e7fe54178aa3b71371e9d2b21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot s_behav xil_defaultlib.s xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clock_div(period=1000,width=10)
Compiling module xil_defaultlib.seg_tube
Compiling module xil_defaultlib.seg_functions
Compiling module xil_defaultlib.s
Compiling module xil_defaultlib.glbl
Built simulation snapshot s_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "s_behav -key {Behavioral:sim_1:Functional:s} -tclbatch {s.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source s.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000000ns
$finish called at time : 5020 ns : File "C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.srcs/sim_1/new/s.v" Line 39
INFO: [USF-XSim-96] XSim completed. Design snapshot 's_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000000ns
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.runs/synth_1

launch_runs synth_1 -jobs 6
[Tue Dec 21 14:39:51 2021] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Tue Dec 21 14:43:18 2021] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Tue Dec 21 14:45:39 2021] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.runs/impl_1/runme.log
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn-TUL-1234-tulA" may be locked by another hw_server.
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
set_property PROGRAM.FILE {C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.runs/impl_1/seg_functions.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.runs/impl_1/seg_functions.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 's' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj s_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.srcs/sources_1/new/clock_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.srcs/sources_1/new/seg_functions.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg_functions
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.srcs/sources_1/new/seg_tube.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg_tube
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.srcs/sim_1/new/s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module s
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 5358c78e7fe54178aa3b71371e9d2b21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot s_behav xil_defaultlib.s xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clock_div(period=100,width=7)
Compiling module xil_defaultlib.seg_tube
Compiling module xil_defaultlib.seg_functions
Compiling module xil_defaultlib.clock_div(period=1000,width=10)
Compiling module xil_defaultlib.s
Compiling module xil_defaultlib.glbl
Built simulation snapshot s_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "s_behav -key {Behavioral:sim_1:Functional:s} -tclbatch {s.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source s.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000000ns
$finish called at time : 5020 ns : File "C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.srcs/sim_1/new/s.v" Line 39
INFO: [USF-XSim-96] XSim completed. Design snapshot 's_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000000ns
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.runs/synth_1

launch_runs synth_1 -jobs 6
[Tue Dec 21 14:48:07 2021] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_runs impl_1 -jobs 6
[Tue Dec 21 14:52:11 2021] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Tue Dec 21 14:53:13 2021] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.runs/impl_1/runme.log
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.runs/impl_1/seg_functions.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs synth_1 -jobs 6
[Tue Dec 21 14:57:11 2021] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Tue Dec 21 14:58:19 2021] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Tue Dec 21 15:00:18 2021] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.runs/impl_1/seg_functions.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
ERROR: [Labtools 27-3165] End of startup status: LOW
ERROR: [Common 17-39] 'program_hw_devices' failed due to earlier errors.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.runs/impl_1/seg_functions.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
reset_run synth_1
launch_runs synth_1 -jobs 6
[Tue Dec 21 15:10:30 2021] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.runs/synth_1/runme.log
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
launch_runs impl_1 -jobs 6
[Tue Dec 21 15:11:48 2021] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Tue Dec 21 15:12:59 2021] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.runs/impl_1/seg_functions.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 6
[Tue Dec 21 15:51:52 2021] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Tue Dec 21 15:53:02 2021] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Tue Dec 21 15:57:30 2021] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.runs/impl_1/seg_functions.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
ERROR: [Labtools 27-3165] End of startup status: LOW
ERROR: [Common 17-39] 'program_hw_devices' failed due to earlier errors.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.runs/impl_1/seg_functions.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs synth_1 -jobs 6
[Tue Dec 21 16:02:47 2021] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Tue Dec 21 16:03:58 2021] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Tue Dec 21 16:05:05 2021] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.runs/impl_1/seg_functions.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
ERROR: [Labtools 27-3165] End of startup status: LOW
ERROR: [Common 17-39] 'program_hw_devices' failed due to earlier errors.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.runs/impl_1/seg_functions.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs synth_1 -jobs 6
[Tue Dec 21 16:13:22 2021] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Tue Dec 21 16:14:01 2021] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Tue Dec 21 16:15:09 2021] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.runs/impl_1/seg_functions.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
ERROR: [Labtools 27-3165] End of startup status: LOW
ERROR: [Common 17-39] 'program_hw_devices' failed due to earlier errors.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.runs/impl_1/seg_functions.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs synth_1 -jobs 6
[Tue Dec 21 16:22:31 2021] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Tue Dec 21 16:23:19 2021] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Tue Dec 21 16:25:47 2021] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1882.938 ; gain = 0.070
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.runs/impl_1/seg_functions.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
ERROR: [Labtools 27-3165] End of startup status: LOW
ERROR: [Common 17-39] 'program_hw_devices' failed due to earlier errors.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.runs/impl_1/seg_functions.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 's' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj s_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.srcs/sources_1/new/clock_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.srcs/sources_1/new/seg_functions.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg_functions
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.srcs/sources_1/new/seg_tube.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg_tube
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.srcs/sim_1/new/s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module s
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 5358c78e7fe54178aa3b71371e9d2b21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot s_behav xil_defaultlib.s xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clock_div(period=1000,width=10)
Compiling module xil_defaultlib.clock_div(period=100,width=7)
Compiling module xil_defaultlib.seg_tube
Compiling module xil_defaultlib.seg_functions
Compiling module xil_defaultlib.s
Compiling module xil_defaultlib.glbl
Built simulation snapshot s_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "s_behav -key {Behavioral:sim_1:Functional:s} -tclbatch {s.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source s.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 's_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 's' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj s_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.srcs/sources_1/new/clock_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.srcs/sources_1/new/seg_functions.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg_functions
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.srcs/sources_1/new/seg_tube.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg_tube
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.srcs/sim_1/new/s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module s
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 5358c78e7fe54178aa3b71371e9d2b21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot s_behav xil_defaultlib.s xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clock_div(period=1000,width=10)
Compiling module xil_defaultlib.clock_div(period=100,width=7)
Compiling module xil_defaultlib.seg_tube
Compiling module xil_defaultlib.seg_functions
Compiling module xil_defaultlib.s
Compiling module xil_defaultlib.glbl
Built simulation snapshot s_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "s_behav -key {Behavioral:sim_1:Functional:s} -tclbatch {s.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source s.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 's_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000000ns
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.runs/synth_1

launch_runs synth_1 -jobs 6
[Tue Dec 21 16:37:14 2021] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
exit
INFO: [Common 17-206] Exiting Vivado at Tue Dec 21 16:37:44 2021...
