<title>Synthesis Messages</title><table width=100%>
<tr><td align=LEFT cellspacing=0 cellpadding=0><b>Synthesis Messages</b></td><td><b>Fri Aug 22 01:28:55 2014</b></td></tr></table><hr><br><table border cellspacing='0' cellpadding='0'><tr bgcolor='#DDDDDD'><td>T</td><td>Synthesis Messages - Errors, Warnings, and Infos</td><td>New</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:2211 - "../../../Uart_run/ISE/uart_fifo/uart_fifo.v" line 46: Instantiating black box module &lt;uart_fifo&gt;.</td><td>&nbsp;</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:2211 - "../../../Uart_run/ISE/uart_fifo/uart_fifo.v" line 68: Instantiating black box module &lt;uart_fifo&gt;.</td><td>&nbsp;</td></tr>
<tr><td>INFO&nbsp;</td><td>Xst:2679 - Register &lt;gen_comment_sel/i&gt; in unit &lt;ps2_host_cm&gt; has a constant value of 10001 during circuit operation. The register is replaced by logic.</td><td>&nbsp;</td></tr>
<tr><td>INFO&nbsp;</td><td>Xst:2117 - HDL ADVISOR - Mux Selector &lt;state_r&gt; of Case statement line 212 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
	- add an 'INIT' attribute on signal &lt;state_r&gt; (optimization is then done without any risk)
	- use the attribute 'signal_encoding user' to avoid onehot optimization
	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization</td><td>&nbsp;</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:647 - Input &lt;rst&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.</td><td>&nbsp;</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:646 - Signal &lt;tran_err_no_ack&gt; is assigned but never used. This unconnected signal will be trimmed during the optimization process.</td><td>&nbsp;</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:697 - FSM extraction is enabled. Signal &lt;state_r&gt; cannot be preserved.</td><td>&nbsp;</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:646 - Signal &lt;y_ov&gt; is assigned but never used. This unconnected signal will be trimmed during the optimization process.</td><td>&nbsp;</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:646 - Signal &lt;x_ov&gt; is assigned but never used. This unconnected signal will be trimmed during the optimization process.</td><td>&nbsp;</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:646 - Signal &lt;ps2_tx_done&gt; is assigned but never used. This unconnected signal will be trimmed during the optimization process.</td><td>&nbsp;</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:646 - Signal &lt;ps2_rx_ready&gt; is assigned but never used. This unconnected signal will be trimmed during the optimization process.</td><td>&nbsp;</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:646 - Signal &lt;ps2_rx_done&gt; is assigned but never used. This unconnected signal will be trimmed during the optimization process.</td><td>&nbsp;</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:646 - Signal &lt;ps2_rd_data_err&gt; is assigned but never used. This unconnected signal will be trimmed during the optimization process.</td><td>&nbsp;</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:2565 - Inout &lt;PS2_DATA1&gt; is never assigned.</td><td>&nbsp;</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:2565 - Inout &lt;PS2_CLK1&gt; is never assigned.</td><td>&nbsp;</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:646 - Signal &lt;dcm_locked&gt; is assigned but never used. This unconnected signal will be trimmed during the optimization process.</td><td>&nbsp;</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:1580 - Signal &lt;clk_50mhz_i&gt; with a "KEEP" property is assigned but never used. Related logic will not be removed.</td><td>&nbsp;</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:1580 - Signal &lt;clk_50mhz_10div&gt; with a "KEEP" property is assigned but never used. Related logic will not be removed.</td><td>&nbsp;</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:1580 - Signal &lt;analyzer_clk_16x&gt; with a "KEEP" property is assigned but never used. Related logic will not be removed.</td><td>&nbsp;</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:1580 - Signal &lt;analyzer_clk&gt; with a "KEEP" property is assigned but never used. Related logic will not be removed.</td><td>&nbsp;</td></tr>
<tr><td>INFO&nbsp;</td><td>Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.</td><td>&nbsp;</td></tr>
<tr><td>INFO&nbsp;</td><td>Xst:2261 - The FF/Latch &lt;follow_state_r_1&gt; in Unit &lt;ps2_host_cm_inst&gt; is equivalent to the following 2 FFs/Latches, which will be removed : &lt;follow_state_r_4&gt; &lt;follow_state_r_5&gt;</td><td>&nbsp;</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;follow_state_r_1&gt; (without init value) has a constant value of 0 in block &lt;ps2_host_cm_inst&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>&nbsp;</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;data_in_r_8&gt; of sequential type is unconnected in block &lt;uart_rx_inst&gt;.</td><td>&nbsp;</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:2404 - FFs/Latches &lt;follow_state_r&lt;5:4&gt;&gt; (without init value) have a constant value of 0 in block &lt;ps2_host_cm&gt;.</td><td>&nbsp;</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;data_in_r_8&gt; of sequential type is unconnected in block &lt;uart_rx&gt;.</td><td>&nbsp;</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;follow_state_r_1&gt; (without init value) has a constant value of 0 in block &lt;ps2_host_cm&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>&nbsp;</td></tr>
<tr><td>INFO&nbsp;</td><td>Xst:2261 - The FF/Latch &lt;ps2_rx_done&gt; in Unit &lt;ps2_host_rx&gt; is equivalent to the following FF/Latch, which will be removed : &lt;ps2_rddata_valid&gt;</td><td>&nbsp;</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;byte_l_ascii_7&gt; (without init value) has a constant value of 0 in block &lt;ps2_host_monitor&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>&nbsp;</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:1895 - Due to other FF/Latch trimming, FF/Latch &lt;byte_h_ascii_7&gt; (without init value) has a constant value of 0 in block &lt;ps2_host_monitor&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>&nbsp;</td></tr>
<tr><td>INFO&nbsp;</td><td>Xst:2261 - The FF/Latch &lt;byte_l_ascii_4&gt; in Unit &lt;ps2_host_monitor&gt; is equivalent to the following FF/Latch, which will be removed : &lt;byte_l_ascii_5&gt;</td><td>&nbsp;</td></tr>
<tr><td>INFO&nbsp;</td><td>Xst:2261 - The FF/Latch &lt;byte_h_ascii_4&gt; in Unit &lt;ps2_host_monitor&gt; is equivalent to the following FF/Latch, which will be removed : &lt;byte_h_ascii_5&gt;</td><td>&nbsp;</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:2042 - Unit pcb: 2 internal tristates are replaced by logic (pull-up yes):</td><td>&nbsp;</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;ps2_host_top_inst/ps2_host_monitor_inst/disp_rom_inst/comment_data_out_7&gt; (without init value) has a constant value of 0 in block &lt;pcb&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>&nbsp;</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;ps2_host_top_inst/ps2_host_rxtx_inst/ps2_host_rx_inst/ps2_rd_data_err&gt; of sequential type is unconnected in block &lt;pcb&gt;.</td><td>&nbsp;</td></tr>
<tr><td>INFO&nbsp;</td><td>Xst:2261 - The FF/Latch &lt;ps2_host_top_inst/ps2_host_rxtx_inst/ps2_host_tx_inst/ps2_clk_in_1d&gt; in Unit &lt;pcb&gt; is equivalent to the following FF/Latch, which will be removed : &lt;ps2_host_top_inst/ps2_host_rxtx_inst/ps2_host_rx_inst/ps2_clk_in_1d&gt;</td><td>&nbsp;</td></tr>
<tr><td>INFO&nbsp;</td><td>Xst:2260 - The FF/Latch &lt;U0/grf.rf/gl0.rd/grss.rsts/ram_empty_i&gt; in Unit &lt;BU2&gt; is equivalent to the following FF/Latch : &lt;U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i&gt;</td><td>&nbsp;</td></tr>
<tr><td>INFO&nbsp;</td><td>Xst:2260 - The FF/Latch &lt;U0/grf.rf/gl0.wr/wpntr/count_d1_0&gt; in Unit &lt;BU2&gt; is equivalent to the following FF/Latch : &lt;U0/grf.rf/gl0.wr/wpntr/count_d1_0_1&gt;</td><td>&nbsp;</td></tr>
<tr><td>INFO&nbsp;</td><td>Xst:2260 - The FF/Latch &lt;U0/grf.rf/gl0.wr/wpntr/count_d1_1&gt; in Unit &lt;BU2&gt; is equivalent to the following FF/Latch : &lt;U0/grf.rf/gl0.wr/wpntr/count_d1_1_1&gt;</td><td>&nbsp;</td></tr>
<tr><td>INFO&nbsp;</td><td>Xst:2260 - The FF/Latch &lt;U0/grf.rf/gl0.wr/wpntr/count_d1_2&gt; in Unit &lt;BU2&gt; is equivalent to the following FF/Latch : &lt;U0/grf.rf/gl0.wr/wpntr/count_d1_2_1&gt;</td><td>&nbsp;</td></tr>
<tr><td>INFO&nbsp;</td><td>Xst:2260 - The FF/Latch &lt;U0/grf.rf/gl0.wr/wpntr/count_d1_3&gt; in Unit &lt;BU2&gt; is equivalent to the following FF/Latch : &lt;U0/grf.rf/gl0.wr/wpntr/count_d1_3_1&gt;</td><td>&nbsp;</td></tr>
<tr><td>INFO&nbsp;</td><td>Xst:2260 - The FF/Latch &lt;U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i&gt; in Unit &lt;BU2&gt; is equivalent to the following FF/Latch : &lt;U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i&gt;</td><td>&nbsp;</td></tr>
<tr><td>INFO&nbsp;</td><td>Xst:2260 - The FF/Latch &lt;U0/grf.rf/gl0.rd/grss.rsts/ram_empty_i&gt; in Unit &lt;BU2&gt; is equivalent to the following FF/Latch : &lt;U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i&gt;</td><td>&nbsp;</td></tr>
<tr><td>INFO&nbsp;</td><td>Xst:2260 - The FF/Latch &lt;U0/grf.rf/gl0.wr/wpntr/count_d1_0&gt; in Unit &lt;BU2&gt; is equivalent to the following FF/Latch : &lt;U0/grf.rf/gl0.wr/wpntr/count_d1_0_1&gt;</td><td>&nbsp;</td></tr>
<tr><td>INFO&nbsp;</td><td>Xst:2260 - The FF/Latch &lt;U0/grf.rf/gl0.wr/wpntr/count_d1_1&gt; in Unit &lt;BU2&gt; is equivalent to the following FF/Latch : &lt;U0/grf.rf/gl0.wr/wpntr/count_d1_1_1&gt;</td><td>&nbsp;</td></tr>
<tr><td>INFO&nbsp;</td><td>Xst:2260 - The FF/Latch &lt;U0/grf.rf/gl0.wr/wpntr/count_d1_2&gt; in Unit &lt;BU2&gt; is equivalent to the following FF/Latch : &lt;U0/grf.rf/gl0.wr/wpntr/count_d1_2_1&gt;</td><td>&nbsp;</td></tr>
<tr><td>INFO&nbsp;</td><td>Xst:2260 - The FF/Latch &lt;U0/grf.rf/gl0.wr/wpntr/count_d1_3&gt; in Unit &lt;BU2&gt; is equivalent to the following FF/Latch : &lt;U0/grf.rf/gl0.wr/wpntr/count_d1_3_1&gt;</td><td>&nbsp;</td></tr>
<tr><td>INFO&nbsp;</td><td>Xst:2260 - The FF/Latch &lt;U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i&gt; in Unit &lt;BU2&gt; is equivalent to the following FF/Latch : &lt;U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i&gt;</td><td>&nbsp;</td></tr>
<tr><td>INFO&nbsp;</td><td>Xst:2260 - The FF/Latch &lt;U0/grf.rf/gl0.rd/grss.rsts/ram_empty_i&gt; in Unit &lt;BU2&gt; is equivalent to the following FF/Latch : &lt;U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i&gt;</td><td>&nbsp;</td></tr>
<tr><td>INFO&nbsp;</td><td>Xst:2260 - The FF/Latch &lt;U0/grf.rf/gl0.wr/wpntr/count_d1_0&gt; in Unit &lt;BU2&gt; is equivalent to the following FF/Latch : &lt;U0/grf.rf/gl0.wr/wpntr/count_d1_0_1&gt;</td><td>&nbsp;</td></tr>
<tr><td>INFO&nbsp;</td><td>Xst:2260 - The FF/Latch &lt;U0/grf.rf/gl0.wr/wpntr/count_d1_1&gt; in Unit &lt;BU2&gt; is equivalent to the following FF/Latch : &lt;U0/grf.rf/gl0.wr/wpntr/count_d1_1_1&gt;</td><td>&nbsp;</td></tr>
<tr><td>INFO&nbsp;</td><td>Xst:2260 - The FF/Latch &lt;U0/grf.rf/gl0.wr/wpntr/count_d1_2&gt; in Unit &lt;BU2&gt; is equivalent to the following FF/Latch : &lt;U0/grf.rf/gl0.wr/wpntr/count_d1_2_1&gt;</td><td>&nbsp;</td></tr>
<tr><td>INFO&nbsp;</td><td>Xst:2260 - The FF/Latch &lt;U0/grf.rf/gl0.wr/wpntr/count_d1_3&gt; in Unit &lt;BU2&gt; is equivalent to the following FF/Latch : &lt;U0/grf.rf/gl0.wr/wpntr/count_d1_3_1&gt;</td><td>&nbsp;</td></tr>
<tr><td>INFO&nbsp;</td><td>Xst:2260 - The FF/Latch &lt;U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i&gt; in Unit &lt;BU2&gt; is equivalent to the following FF/Latch : &lt;U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i&gt;</td><td>&nbsp;</td></tr>
<tr><td>INFO&nbsp;</td><td>Xst:2260 - The FF/Latch &lt;U0/grf.rf/gl0.rd/grss.rsts/ram_empty_i&gt; in Unit &lt;BU2&gt; is equivalent to the following FF/Latch : &lt;U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i&gt;</td><td>&nbsp;</td></tr>
<tr><td>INFO&nbsp;</td><td>Xst:2260 - The FF/Latch &lt;U0/grf.rf/gl0.wr/wpntr/count_d1_0&gt; in Unit &lt;BU2&gt; is equivalent to the following FF/Latch : &lt;U0/grf.rf/gl0.wr/wpntr/count_d1_0_1&gt;</td><td>&nbsp;</td></tr>
<tr><td>INFO&nbsp;</td><td>Xst:2260 - The FF/Latch &lt;U0/grf.rf/gl0.wr/wpntr/count_d1_1&gt; in Unit &lt;BU2&gt; is equivalent to the following FF/Latch : &lt;U0/grf.rf/gl0.wr/wpntr/count_d1_1_1&gt;</td><td>&nbsp;</td></tr>
<tr><td>INFO&nbsp;</td><td>Xst:2260 - The FF/Latch &lt;U0/grf.rf/gl0.wr/wpntr/count_d1_2&gt; in Unit &lt;BU2&gt; is equivalent to the following FF/Latch : &lt;U0/grf.rf/gl0.wr/wpntr/count_d1_2_1&gt;</td><td>&nbsp;</td></tr>
<tr><td>INFO&nbsp;</td><td>Xst:2260 - The FF/Latch &lt;U0/grf.rf/gl0.wr/wpntr/count_d1_3&gt; in Unit &lt;BU2&gt; is equivalent to the following FF/Latch : &lt;U0/grf.rf/gl0.wr/wpntr/count_d1_3_1&gt;</td><td>&nbsp;</td></tr>
<tr><td>INFO&nbsp;</td><td>Xst:2260 - The FF/Latch &lt;U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i&gt; in Unit &lt;BU2&gt; is equivalent to the following FF/Latch : &lt;U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i&gt;</td><td>&nbsp;</td></tr></table>