

================================================================
== Vitis HLS Report for 'receiver_Pipeline_VITIS_LOOP_201_16'
================================================================
* Date:           Tue May  7 17:59:32 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        receiver
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.048 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       20|       20|  0.200 us|  0.200 us|   20|   20|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_201_16  |       18|       18|         2|          1|          1|    17|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    320|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|      18|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      18|    356|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln201_fu_448_p2   |         +|   0|  0|  15|           8|           4|
    |arr_5_I_1_d0          |         +|   0|  0|  35|          28|          28|
    |arr_5_I_2_d0          |         +|   0|  0|  35|          28|          28|
    |arr_5_I_3_d0          |         +|   0|  0|  35|          28|          28|
    |arr_5_I_d0            |         +|   0|  0|  35|          28|          28|
    |arr_5_Q_1_d0          |         +|   0|  0|  35|          28|          28|
    |arr_5_Q_2_d0          |         +|   0|  0|  35|          28|          28|
    |arr_5_Q_3_d0          |         +|   0|  0|  35|          28|          28|
    |arr_5_Q_d0            |         +|   0|  0|  35|          28|          28|
    |icmp_ln201_fu_442_p2  |      icmp|   0|  0|  15|           8|           8|
    |or_ln201_fu_436_p2    |        or|   0|  0|   8|           8|           3|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 320|         249|         241|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_9              |   9|          2|    8|         16|
    |i_fu_82                           |   9|          2|    8|         16|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |  36|          8|   18|         36|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+---+----+-----+-----------+
    |               Name               | FF| LUT| Bits| Const Bits|
    +----------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                         |  1|   0|    1|          0|
    |ap_done_reg                       |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |  1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |  1|   0|    1|          0|
    |i_fu_82                           |  8|   0|    8|          0|
    |icmp_ln201_reg_638                |  1|   0|    1|          0|
    |zext_ln201_reg_586                |  5|   0|   64|         59|
    +----------------------------------+---+----+-----+-----------+
    |Total                             | 18|   0|   77|         59|
    +----------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+-------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+--------------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_201_16|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_201_16|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_201_16|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_201_16|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_201_16|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_201_16|  return value|
|arr_4_I_address0    |  out|    5|   ap_memory|                              arr_4_I|         array|
|arr_4_I_ce0         |  out|    1|   ap_memory|                              arr_4_I|         array|
|arr_4_I_q0          |   in|   27|   ap_memory|                              arr_4_I|         array|
|arr_4_I_1_address0  |  out|    5|   ap_memory|                            arr_4_I_1|         array|
|arr_4_I_1_ce0       |  out|    1|   ap_memory|                            arr_4_I_1|         array|
|arr_4_I_1_q0        |   in|   27|   ap_memory|                            arr_4_I_1|         array|
|arr_5_I_address0    |  out|    5|   ap_memory|                              arr_5_I|         array|
|arr_5_I_ce0         |  out|    1|   ap_memory|                              arr_5_I|         array|
|arr_5_I_we0         |  out|    1|   ap_memory|                              arr_5_I|         array|
|arr_5_I_d0          |  out|   28|   ap_memory|                              arr_5_I|         array|
|arr_4_Q_address0    |  out|    5|   ap_memory|                              arr_4_Q|         array|
|arr_4_Q_ce0         |  out|    1|   ap_memory|                              arr_4_Q|         array|
|arr_4_Q_q0          |   in|   27|   ap_memory|                              arr_4_Q|         array|
|arr_4_Q_1_address0  |  out|    5|   ap_memory|                            arr_4_Q_1|         array|
|arr_4_Q_1_ce0       |  out|    1|   ap_memory|                            arr_4_Q_1|         array|
|arr_4_Q_1_q0        |   in|   27|   ap_memory|                            arr_4_Q_1|         array|
|arr_5_Q_address0    |  out|    5|   ap_memory|                              arr_5_Q|         array|
|arr_5_Q_ce0         |  out|    1|   ap_memory|                              arr_5_Q|         array|
|arr_5_Q_we0         |  out|    1|   ap_memory|                              arr_5_Q|         array|
|arr_5_Q_d0          |  out|   28|   ap_memory|                              arr_5_Q|         array|
|arr_4_I_2_address0  |  out|    5|   ap_memory|                            arr_4_I_2|         array|
|arr_4_I_2_ce0       |  out|    1|   ap_memory|                            arr_4_I_2|         array|
|arr_4_I_2_q0        |   in|   27|   ap_memory|                            arr_4_I_2|         array|
|arr_4_I_3_address0  |  out|    5|   ap_memory|                            arr_4_I_3|         array|
|arr_4_I_3_ce0       |  out|    1|   ap_memory|                            arr_4_I_3|         array|
|arr_4_I_3_q0        |   in|   27|   ap_memory|                            arr_4_I_3|         array|
|arr_5_I_1_address0  |  out|    5|   ap_memory|                            arr_5_I_1|         array|
|arr_5_I_1_ce0       |  out|    1|   ap_memory|                            arr_5_I_1|         array|
|arr_5_I_1_we0       |  out|    1|   ap_memory|                            arr_5_I_1|         array|
|arr_5_I_1_d0        |  out|   28|   ap_memory|                            arr_5_I_1|         array|
|arr_4_Q_2_address0  |  out|    5|   ap_memory|                            arr_4_Q_2|         array|
|arr_4_Q_2_ce0       |  out|    1|   ap_memory|                            arr_4_Q_2|         array|
|arr_4_Q_2_q0        |   in|   27|   ap_memory|                            arr_4_Q_2|         array|
|arr_4_Q_3_address0  |  out|    5|   ap_memory|                            arr_4_Q_3|         array|
|arr_4_Q_3_ce0       |  out|    1|   ap_memory|                            arr_4_Q_3|         array|
|arr_4_Q_3_q0        |   in|   27|   ap_memory|                            arr_4_Q_3|         array|
|arr_5_Q_1_address0  |  out|    5|   ap_memory|                            arr_5_Q_1|         array|
|arr_5_Q_1_ce0       |  out|    1|   ap_memory|                            arr_5_Q_1|         array|
|arr_5_Q_1_we0       |  out|    1|   ap_memory|                            arr_5_Q_1|         array|
|arr_5_Q_1_d0        |  out|   28|   ap_memory|                            arr_5_Q_1|         array|
|arr_4_I_4_address0  |  out|    5|   ap_memory|                            arr_4_I_4|         array|
|arr_4_I_4_ce0       |  out|    1|   ap_memory|                            arr_4_I_4|         array|
|arr_4_I_4_q0        |   in|   27|   ap_memory|                            arr_4_I_4|         array|
|arr_4_I_5_address0  |  out|    5|   ap_memory|                            arr_4_I_5|         array|
|arr_4_I_5_ce0       |  out|    1|   ap_memory|                            arr_4_I_5|         array|
|arr_4_I_5_q0        |   in|   27|   ap_memory|                            arr_4_I_5|         array|
|arr_5_I_2_address0  |  out|    5|   ap_memory|                            arr_5_I_2|         array|
|arr_5_I_2_ce0       |  out|    1|   ap_memory|                            arr_5_I_2|         array|
|arr_5_I_2_we0       |  out|    1|   ap_memory|                            arr_5_I_2|         array|
|arr_5_I_2_d0        |  out|   28|   ap_memory|                            arr_5_I_2|         array|
|arr_4_Q_4_address0  |  out|    5|   ap_memory|                            arr_4_Q_4|         array|
|arr_4_Q_4_ce0       |  out|    1|   ap_memory|                            arr_4_Q_4|         array|
|arr_4_Q_4_q0        |   in|   27|   ap_memory|                            arr_4_Q_4|         array|
|arr_4_Q_5_address0  |  out|    5|   ap_memory|                            arr_4_Q_5|         array|
|arr_4_Q_5_ce0       |  out|    1|   ap_memory|                            arr_4_Q_5|         array|
|arr_4_Q_5_q0        |   in|   27|   ap_memory|                            arr_4_Q_5|         array|
|arr_5_Q_2_address0  |  out|    5|   ap_memory|                            arr_5_Q_2|         array|
|arr_5_Q_2_ce0       |  out|    1|   ap_memory|                            arr_5_Q_2|         array|
|arr_5_Q_2_we0       |  out|    1|   ap_memory|                            arr_5_Q_2|         array|
|arr_5_Q_2_d0        |  out|   28|   ap_memory|                            arr_5_Q_2|         array|
|arr_4_I_6_address0  |  out|    5|   ap_memory|                            arr_4_I_6|         array|
|arr_4_I_6_ce0       |  out|    1|   ap_memory|                            arr_4_I_6|         array|
|arr_4_I_6_q0        |   in|   27|   ap_memory|                            arr_4_I_6|         array|
|arr_4_I_7_address0  |  out|    5|   ap_memory|                            arr_4_I_7|         array|
|arr_4_I_7_ce0       |  out|    1|   ap_memory|                            arr_4_I_7|         array|
|arr_4_I_7_q0        |   in|   27|   ap_memory|                            arr_4_I_7|         array|
|arr_5_I_3_address0  |  out|    5|   ap_memory|                            arr_5_I_3|         array|
|arr_5_I_3_ce0       |  out|    1|   ap_memory|                            arr_5_I_3|         array|
|arr_5_I_3_we0       |  out|    1|   ap_memory|                            arr_5_I_3|         array|
|arr_5_I_3_d0        |  out|   28|   ap_memory|                            arr_5_I_3|         array|
|arr_4_Q_6_address0  |  out|    5|   ap_memory|                            arr_4_Q_6|         array|
|arr_4_Q_6_ce0       |  out|    1|   ap_memory|                            arr_4_Q_6|         array|
|arr_4_Q_6_q0        |   in|   27|   ap_memory|                            arr_4_Q_6|         array|
|arr_4_Q_7_address0  |  out|    5|   ap_memory|                            arr_4_Q_7|         array|
|arr_4_Q_7_ce0       |  out|    1|   ap_memory|                            arr_4_Q_7|         array|
|arr_4_Q_7_q0        |   in|   27|   ap_memory|                            arr_4_Q_7|         array|
|arr_5_Q_3_address0  |  out|    5|   ap_memory|                            arr_5_Q_3|         array|
|arr_5_Q_3_ce0       |  out|    1|   ap_memory|                            arr_5_Q_3|         array|
|arr_5_Q_3_we0       |  out|    1|   ap_memory|                            arr_5_Q_3|         array|
|arr_5_Q_3_d0        |  out|   28|   ap_memory|                            arr_5_Q_3|         array|
+--------------------+-----+-----+------------+-------------------------------------+--------------+

