Release 14.7 - par P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Thu Dec 08 14:04:02 2016

All signals are completely routed.

WARNING:ParHelpers:361 - There are 4 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   pinc(0)_IBUF
   pinc(1)_IBUF
   pinc(2)_IBUF
   pinc(3)_IBUF


