

================================================================
== Vitis HLS Report for 'fiat_25519_carry_square_Pipeline_ARRAY_1_READ'
================================================================
* Date:           Fri May 10 12:51:31 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D3
* Solution:       comb_43 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       12|       12|  0.120 us|  0.120 us|   12|   12|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ARRAY_1_READ  |       10|       10|         2|          1|          1|    10|       yes|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.22>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%arg1_r_1 = alloca i32 1"   --->   Operation 6 'alloca' 'arg1_r_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%arg1_r_1_1 = alloca i32 1"   --->   Operation 7 'alloca' 'arg1_r_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%arg1_r_1_2 = alloca i32 1"   --->   Operation 8 'alloca' 'arg1_r_1_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%arg1_r_1_3 = alloca i32 1"   --->   Operation 9 'alloca' 'arg1_r_1_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%arg1_r_1_4 = alloca i32 1"   --->   Operation 10 'alloca' 'arg1_r_1_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%arg1_r_1_5 = alloca i32 1"   --->   Operation 11 'alloca' 'arg1_r_1_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%arg1_r_1_6 = alloca i32 1"   --->   Operation 12 'alloca' 'arg1_r_1_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%arg1_r_1_7 = alloca i32 1"   --->   Operation 13 'alloca' 'arg1_r_1_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%arg1_r_1_8 = alloca i32 1"   --->   Operation 14 'alloca' 'arg1_r_1_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%arg1_r_1_9 = alloca i32 1"   --->   Operation 15 'alloca' 'arg1_r_1_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%arg1_r_1_10 = alloca i32 1"   --->   Operation 16 'alloca' 'arg1_r_1_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%arg1_r_1_11 = alloca i32 1"   --->   Operation 17 'alloca' 'arg1_r_1_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%sext_ln17_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln17"   --->   Operation 18 'read' 'sext_ln17_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%sext_ln17_cast = sext i62 %sext_ln17_read"   --->   Operation 19 'sext' 'sext_ln17_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mem, void @empty_3, i32 0, i32 0, void @empty_4, i32 0, i32 10, void @empty_5, void @empty_8, void @empty_4, i32 16, i32 16, i32 16, i32 16, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %i"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 22 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%i_5 = load i4 %i"   --->   Operation 23 'load' 'i_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %mem"   --->   Operation 24 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%mem_addr = getelementptr i32 %mem, i64 %sext_ln17_cast" [d3.cpp:17]   --->   Operation 25 'getelementptr' 'mem_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 26 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.79ns)   --->   "%icmp_ln17 = icmp_eq  i4 %i_5, i4 10" [d3.cpp:17]   --->   Operation 27 'icmp' 'icmp_ln17' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.79ns)   --->   "%add_ln17 = add i4 %i_5, i4 1" [d3.cpp:17]   --->   Operation 28 'add' 'add_ln17' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln17 = br i1 %icmp_ln17, void %for.inc.split, void %VITIS_LOOP_23_1.exitStub" [d3.cpp:17]   --->   Operation 29 'br' 'br_ln17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%empty = trunc i4 %i_5"   --->   Operation 30 'trunc' 'empty' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %i_5, i32 2, i32 3" [d3.cpp:19]   --->   Operation 31 'partselect' 'trunc_ln1' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.73ns)   --->   "%switch_ln19 = switch i2 %empty, void %arrayidx2.case.3, i2 0, void %arrayidx2.case.0, i2 1, void %arrayidx2.case.1, i2 2, void %arrayidx2.case.2" [d3.cpp:19]   --->   Operation 32 'switch' 'switch_ln19' <Predicate = (!icmp_ln17)> <Delay = 0.73>
ST_1 : Operation 33 [1/1] (0.73ns)   --->   "%switch_ln19 = switch i2 %trunc_ln1, void %branch71, i2 0, void %arrayidx2.case.2.arrayidx2.exit_crit_edge, i2 1, void %arrayidx2.case.2.arrayidx2.exit_crit_edge4" [d3.cpp:19]   --->   Operation 33 'switch' 'switch_ln19' <Predicate = (!icmp_ln17 & empty == 2)> <Delay = 0.73>
ST_1 : Operation 34 [1/1] (0.73ns)   --->   "%switch_ln19 = switch i2 %trunc_ln1, void %branch47, i2 0, void %arrayidx2.case.1.arrayidx2.exit_crit_edge, i2 1, void %arrayidx2.case.1.arrayidx2.exit_crit_edge5" [d3.cpp:19]   --->   Operation 34 'switch' 'switch_ln19' <Predicate = (!icmp_ln17 & empty == 1)> <Delay = 0.73>
ST_1 : Operation 35 [1/1] (0.73ns)   --->   "%switch_ln19 = switch i2 %trunc_ln1, void %branch23, i2 0, void %arrayidx2.case.0.arrayidx2.exit_crit_edge, i2 1, void %arrayidx2.case.0.arrayidx2.exit_crit_edge6" [d3.cpp:19]   --->   Operation 35 'switch' 'switch_ln19' <Predicate = (!icmp_ln17 & empty == 0)> <Delay = 0.73>
ST_1 : Operation 36 [1/1] (0.73ns)   --->   "%switch_ln19 = switch i2 %trunc_ln1, void %branch95, i2 0, void %arrayidx2.case.3.arrayidx2.exit_crit_edge, i2 1, void %arrayidx2.case.3.arrayidx2.exit_crit_edge3" [d3.cpp:19]   --->   Operation 36 'switch' 'switch_ln19' <Predicate = (!icmp_ln17 & empty == 3)> <Delay = 0.73>
ST_1 : Operation 37 [1/1] (0.42ns)   --->   "%store_ln17 = store i4 %add_ln17, i4 %i" [d3.cpp:17]   --->   Operation 37 'store' 'store_ln17' <Predicate = (!icmp_ln17)> <Delay = 0.42>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln17 = br void %for.inc" [d3.cpp:17]   --->   Operation 38 'br' 'br_ln17' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%arg1_r_1_load = load i32 %arg1_r_1"   --->   Operation 66 'load' 'arg1_r_1_load' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%arg1_r_1_1_load = load i32 %arg1_r_1_1"   --->   Operation 67 'load' 'arg1_r_1_1_load' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%arg1_r_1_2_load = load i32 %arg1_r_1_2"   --->   Operation 68 'load' 'arg1_r_1_2_load' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%arg1_r_1_3_load = load i32 %arg1_r_1_3"   --->   Operation 69 'load' 'arg1_r_1_3_load' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%arg1_r_1_4_load = load i32 %arg1_r_1_4"   --->   Operation 70 'load' 'arg1_r_1_4_load' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%arg1_r_1_5_load = load i32 %arg1_r_1_5"   --->   Operation 71 'load' 'arg1_r_1_5_load' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%arg1_r_1_6_load = load i32 %arg1_r_1_6"   --->   Operation 72 'load' 'arg1_r_1_6_load' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%arg1_r_1_7_load = load i32 %arg1_r_1_7"   --->   Operation 73 'load' 'arg1_r_1_7_load' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%arg1_r_1_8_load = load i32 %arg1_r_1_8"   --->   Operation 74 'load' 'arg1_r_1_8_load' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%arg1_r_1_9_load = load i32 %arg1_r_1_9"   --->   Operation 75 'load' 'arg1_r_1_9_load' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%arg1_r_1_10_load = load i32 %arg1_r_1_10"   --->   Operation 76 'load' 'arg1_r_1_10_load' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%arg1_r_1_11_load = load i32 %arg1_r_1_11"   --->   Operation 77 'load' 'arg1_r_1_11_load' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %arg1_r_2_3_018_out, i32 %arg1_r_1_11_load"   --->   Operation 78 'write' 'write_ln0' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %arg1_r_1_3_017_out, i32 %arg1_r_1_10_load"   --->   Operation 79 'write' 'write_ln0' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %arg1_r_0_3_016_out, i32 %arg1_r_1_9_load"   --->   Operation 80 'write' 'write_ln0' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %arg1_r_2_2_015_out, i32 %arg1_r_1_8_load"   --->   Operation 81 'write' 'write_ln0' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %arg1_r_1_2_014_out, i32 %arg1_r_1_7_load"   --->   Operation 82 'write' 'write_ln0' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %arg1_r_0_2_013_out, i32 %arg1_r_1_6_load"   --->   Operation 83 'write' 'write_ln0' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %arg1_r_2_1_012_out, i32 %arg1_r_1_5_load"   --->   Operation 84 'write' 'write_ln0' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %arg1_r_1_1_011_out, i32 %arg1_r_1_4_load"   --->   Operation 85 'write' 'write_ln0' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %arg1_r_0_1_010_out, i32 %arg1_r_1_3_load"   --->   Operation 86 'write' 'write_ln0' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %arg1_r_2_07_out, i32 %arg1_r_1_2_load"   --->   Operation 87 'write' 'write_ln0' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %arg1_r_1_04_out, i32 %arg1_r_1_1_load"   --->   Operation 88 'write' 'write_ln0' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %arg1_r_0_01_out, i32 %arg1_r_1_load"   --->   Operation 89 'write' 'write_ln0' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 90 'ret' 'ret_ln0' <Predicate = (icmp_ln17)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%speclooptripcount_ln17 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10" [d3.cpp:17]   --->   Operation 39 'speclooptripcount' 'speclooptripcount_ln17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%specloopname_ln17 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [d3.cpp:17]   --->   Operation 40 'specloopname' 'specloopname_ln17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (7.30ns)   --->   "%arg1_r_1_13 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %mem_addr" [d3.cpp:19]   --->   Operation 41 'read' 'arg1_r_1_13' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%store_ln19 = store i32 %arg1_r_1_13, i32 %arg1_r_1_7" [d3.cpp:19]   --->   Operation 42 'store' 'store_ln19' <Predicate = (empty == 2 & trunc_ln1 == 1)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx2.exit" [d3.cpp:19]   --->   Operation 43 'br' 'br_ln19' <Predicate = (empty == 2 & trunc_ln1 == 1)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%store_ln19 = store i32 %arg1_r_1_13, i32 %arg1_r_1_6" [d3.cpp:19]   --->   Operation 44 'store' 'store_ln19' <Predicate = (empty == 2 & trunc_ln1 == 0)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx2.exit" [d3.cpp:19]   --->   Operation 45 'br' 'br_ln19' <Predicate = (empty == 2 & trunc_ln1 == 0)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%store_ln19 = store i32 %arg1_r_1_13, i32 %arg1_r_1_8" [d3.cpp:19]   --->   Operation 46 'store' 'store_ln19' <Predicate = (empty == 2 & trunc_ln1 != 0 & trunc_ln1 != 1)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx2.exit" [d3.cpp:19]   --->   Operation 47 'br' 'br_ln19' <Predicate = (empty == 2 & trunc_ln1 != 0 & trunc_ln1 != 1)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%store_ln19 = store i32 %arg1_r_1_13, i32 %arg1_r_1_4" [d3.cpp:19]   --->   Operation 48 'store' 'store_ln19' <Predicate = (empty == 1 & trunc_ln1 == 1)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx2.exit" [d3.cpp:19]   --->   Operation 49 'br' 'br_ln19' <Predicate = (empty == 1 & trunc_ln1 == 1)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%store_ln19 = store i32 %arg1_r_1_13, i32 %arg1_r_1_3" [d3.cpp:19]   --->   Operation 50 'store' 'store_ln19' <Predicate = (empty == 1 & trunc_ln1 == 0)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx2.exit" [d3.cpp:19]   --->   Operation 51 'br' 'br_ln19' <Predicate = (empty == 1 & trunc_ln1 == 0)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%store_ln19 = store i32 %arg1_r_1_13, i32 %arg1_r_1_5" [d3.cpp:19]   --->   Operation 52 'store' 'store_ln19' <Predicate = (empty == 1 & trunc_ln1 != 0 & trunc_ln1 != 1)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx2.exit" [d3.cpp:19]   --->   Operation 53 'br' 'br_ln19' <Predicate = (empty == 1 & trunc_ln1 != 0 & trunc_ln1 != 1)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%store_ln19 = store i32 %arg1_r_1_13, i32 %arg1_r_1_1" [d3.cpp:19]   --->   Operation 54 'store' 'store_ln19' <Predicate = (empty == 0 & trunc_ln1 == 1)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx2.exit" [d3.cpp:19]   --->   Operation 55 'br' 'br_ln19' <Predicate = (empty == 0 & trunc_ln1 == 1)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%store_ln19 = store i32 %arg1_r_1_13, i32 %arg1_r_1" [d3.cpp:19]   --->   Operation 56 'store' 'store_ln19' <Predicate = (empty == 0 & trunc_ln1 == 0)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx2.exit" [d3.cpp:19]   --->   Operation 57 'br' 'br_ln19' <Predicate = (empty == 0 & trunc_ln1 == 0)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%store_ln19 = store i32 %arg1_r_1_13, i32 %arg1_r_1_2" [d3.cpp:19]   --->   Operation 58 'store' 'store_ln19' <Predicate = (empty == 0 & trunc_ln1 != 0 & trunc_ln1 != 1)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx2.exit" [d3.cpp:19]   --->   Operation 59 'br' 'br_ln19' <Predicate = (empty == 0 & trunc_ln1 != 0 & trunc_ln1 != 1)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%store_ln19 = store i32 %arg1_r_1_13, i32 %arg1_r_1_10" [d3.cpp:19]   --->   Operation 60 'store' 'store_ln19' <Predicate = (empty == 3 & trunc_ln1 == 1)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx2.exit" [d3.cpp:19]   --->   Operation 61 'br' 'br_ln19' <Predicate = (empty == 3 & trunc_ln1 == 1)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%store_ln19 = store i32 %arg1_r_1_13, i32 %arg1_r_1_9" [d3.cpp:19]   --->   Operation 62 'store' 'store_ln19' <Predicate = (empty == 3 & trunc_ln1 == 0)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx2.exit" [d3.cpp:19]   --->   Operation 63 'br' 'br_ln19' <Predicate = (empty == 3 & trunc_ln1 == 0)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%store_ln19 = store i32 %arg1_r_1_13, i32 %arg1_r_1_11" [d3.cpp:19]   --->   Operation 64 'store' 'store_ln19' <Predicate = (empty == 3 & trunc_ln1 != 0 & trunc_ln1 != 1)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx2.exit" [d3.cpp:19]   --->   Operation 65 'br' 'br_ln19' <Predicate = (empty == 3 & trunc_ln1 != 0 & trunc_ln1 != 1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ mem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln17]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_2_3_018_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ arg1_r_1_3_017_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ arg1_r_0_3_016_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ arg1_r_2_2_015_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ arg1_r_1_2_014_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ arg1_r_0_2_013_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ arg1_r_2_1_012_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ arg1_r_1_1_011_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ arg1_r_0_1_010_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ arg1_r_2_07_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ arg1_r_1_04_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ arg1_r_0_01_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                      (alloca           ) [ 010]
arg1_r_1               (alloca           ) [ 011]
arg1_r_1_1             (alloca           ) [ 011]
arg1_r_1_2             (alloca           ) [ 011]
arg1_r_1_3             (alloca           ) [ 011]
arg1_r_1_4             (alloca           ) [ 011]
arg1_r_1_5             (alloca           ) [ 011]
arg1_r_1_6             (alloca           ) [ 011]
arg1_r_1_7             (alloca           ) [ 011]
arg1_r_1_8             (alloca           ) [ 011]
arg1_r_1_9             (alloca           ) [ 011]
arg1_r_1_10            (alloca           ) [ 011]
arg1_r_1_11            (alloca           ) [ 011]
sext_ln17_read         (read             ) [ 000]
sext_ln17_cast         (sext             ) [ 000]
specinterface_ln0      (specinterface    ) [ 000]
store_ln0              (store            ) [ 000]
br_ln0                 (br               ) [ 000]
i_5                    (load             ) [ 000]
specbitsmap_ln0        (specbitsmap      ) [ 000]
mem_addr               (getelementptr    ) [ 011]
specpipeline_ln0       (specpipeline     ) [ 000]
icmp_ln17              (icmp             ) [ 010]
add_ln17               (add              ) [ 000]
br_ln17                (br               ) [ 000]
empty                  (trunc            ) [ 011]
trunc_ln1              (partselect       ) [ 011]
switch_ln19            (switch           ) [ 000]
switch_ln19            (switch           ) [ 000]
switch_ln19            (switch           ) [ 000]
switch_ln19            (switch           ) [ 000]
switch_ln19            (switch           ) [ 000]
store_ln17             (store            ) [ 000]
br_ln17                (br               ) [ 000]
speclooptripcount_ln17 (speclooptripcount) [ 000]
specloopname_ln17      (specloopname     ) [ 000]
arg1_r_1_13            (read             ) [ 000]
store_ln19             (store            ) [ 000]
br_ln19                (br               ) [ 000]
store_ln19             (store            ) [ 000]
br_ln19                (br               ) [ 000]
store_ln19             (store            ) [ 000]
br_ln19                (br               ) [ 000]
store_ln19             (store            ) [ 000]
br_ln19                (br               ) [ 000]
store_ln19             (store            ) [ 000]
br_ln19                (br               ) [ 000]
store_ln19             (store            ) [ 000]
br_ln19                (br               ) [ 000]
store_ln19             (store            ) [ 000]
br_ln19                (br               ) [ 000]
store_ln19             (store            ) [ 000]
br_ln19                (br               ) [ 000]
store_ln19             (store            ) [ 000]
br_ln19                (br               ) [ 000]
store_ln19             (store            ) [ 000]
br_ln19                (br               ) [ 000]
store_ln19             (store            ) [ 000]
br_ln19                (br               ) [ 000]
store_ln19             (store            ) [ 000]
br_ln19                (br               ) [ 000]
arg1_r_1_load          (load             ) [ 000]
arg1_r_1_1_load        (load             ) [ 000]
arg1_r_1_2_load        (load             ) [ 000]
arg1_r_1_3_load        (load             ) [ 000]
arg1_r_1_4_load        (load             ) [ 000]
arg1_r_1_5_load        (load             ) [ 000]
arg1_r_1_6_load        (load             ) [ 000]
arg1_r_1_7_load        (load             ) [ 000]
arg1_r_1_8_load        (load             ) [ 000]
arg1_r_1_9_load        (load             ) [ 000]
arg1_r_1_10_load       (load             ) [ 000]
arg1_r_1_11_load       (load             ) [ 000]
write_ln0              (write            ) [ 000]
write_ln0              (write            ) [ 000]
write_ln0              (write            ) [ 000]
write_ln0              (write            ) [ 000]
write_ln0              (write            ) [ 000]
write_ln0              (write            ) [ 000]
write_ln0              (write            ) [ 000]
write_ln0              (write            ) [ 000]
write_ln0              (write            ) [ 000]
write_ln0              (write            ) [ 000]
write_ln0              (write            ) [ 000]
write_ln0              (write            ) [ 000]
ret_ln0                (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="mem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln17">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln17"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="arg1_r_2_3_018_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_2_3_018_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="arg1_r_1_3_017_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_1_3_017_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="arg1_r_0_3_016_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_0_3_016_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="arg1_r_2_2_015_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_2_2_015_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="arg1_r_1_2_014_out">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_1_2_014_out"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="arg1_r_0_2_013_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_0_2_013_out"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="arg1_r_2_1_012_out">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_2_1_012_out"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="arg1_r_1_1_011_out">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_1_1_011_out"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="arg1_r_0_1_010_out">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_0_1_010_out"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="arg1_r_2_07_out">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_2_07_out"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="arg1_r_1_04_out">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_1_04_out"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="arg1_r_0_01_out">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_0_01_out"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i62"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i4.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="86" class="1004" name="i_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="arg1_r_1_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arg1_r_1/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="arg1_r_1_1_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arg1_r_1_1/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="arg1_r_1_2_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arg1_r_1_2/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="arg1_r_1_3_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arg1_r_1_3/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="arg1_r_1_4_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arg1_r_1_4/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="arg1_r_1_5_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arg1_r_1_5/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="arg1_r_1_6_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arg1_r_1_6/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="arg1_r_1_7_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arg1_r_1_7/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="arg1_r_1_8_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arg1_r_1_8/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="arg1_r_1_9_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arg1_r_1_9/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="arg1_r_1_10_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arg1_r_1_10/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="arg1_r_1_11_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arg1_r_1_11/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="sext_ln17_read_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="62" slack="0"/>
<pin id="140" dir="0" index="1" bw="62" slack="0"/>
<pin id="141" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln17_read/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="arg1_r_1_13_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="1"/>
<pin id="147" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_1_13/2 "/>
</bind>
</comp>

<comp id="149" class="1004" name="write_ln0_write_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="0" slack="0"/>
<pin id="151" dir="0" index="1" bw="32" slack="0"/>
<pin id="152" dir="0" index="2" bw="32" slack="0"/>
<pin id="153" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="write_ln0_write_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="0" slack="0"/>
<pin id="158" dir="0" index="1" bw="32" slack="0"/>
<pin id="159" dir="0" index="2" bw="32" slack="0"/>
<pin id="160" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="write_ln0_write_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="0" slack="0"/>
<pin id="165" dir="0" index="1" bw="32" slack="0"/>
<pin id="166" dir="0" index="2" bw="32" slack="0"/>
<pin id="167" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="write_ln0_write_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="0" slack="0"/>
<pin id="172" dir="0" index="1" bw="32" slack="0"/>
<pin id="173" dir="0" index="2" bw="32" slack="0"/>
<pin id="174" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="write_ln0_write_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="0" slack="0"/>
<pin id="179" dir="0" index="1" bw="32" slack="0"/>
<pin id="180" dir="0" index="2" bw="32" slack="0"/>
<pin id="181" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="write_ln0_write_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="0" slack="0"/>
<pin id="186" dir="0" index="1" bw="32" slack="0"/>
<pin id="187" dir="0" index="2" bw="32" slack="0"/>
<pin id="188" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="write_ln0_write_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="0" slack="0"/>
<pin id="193" dir="0" index="1" bw="32" slack="0"/>
<pin id="194" dir="0" index="2" bw="32" slack="0"/>
<pin id="195" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="write_ln0_write_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="0" slack="0"/>
<pin id="200" dir="0" index="1" bw="32" slack="0"/>
<pin id="201" dir="0" index="2" bw="32" slack="0"/>
<pin id="202" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="write_ln0_write_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="0" slack="0"/>
<pin id="207" dir="0" index="1" bw="32" slack="0"/>
<pin id="208" dir="0" index="2" bw="32" slack="0"/>
<pin id="209" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="write_ln0_write_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="0" slack="0"/>
<pin id="214" dir="0" index="1" bw="32" slack="0"/>
<pin id="215" dir="0" index="2" bw="32" slack="0"/>
<pin id="216" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="write_ln0_write_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="0" slack="0"/>
<pin id="221" dir="0" index="1" bw="32" slack="0"/>
<pin id="222" dir="0" index="2" bw="32" slack="0"/>
<pin id="223" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="write_ln0_write_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="0" slack="0"/>
<pin id="228" dir="0" index="1" bw="32" slack="0"/>
<pin id="229" dir="0" index="2" bw="32" slack="0"/>
<pin id="230" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="sext_ln17_cast_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="62" slack="0"/>
<pin id="235" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln17_cast/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="store_ln0_store_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="1" slack="0"/>
<pin id="239" dir="0" index="1" bw="4" slack="0"/>
<pin id="240" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="i_5_load_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="4" slack="0"/>
<pin id="244" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_5/1 "/>
</bind>
</comp>

<comp id="245" class="1004" name="mem_addr_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="32" slack="0"/>
<pin id="247" dir="0" index="1" bw="62" slack="0"/>
<pin id="248" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_addr/1 "/>
</bind>
</comp>

<comp id="251" class="1004" name="icmp_ln17_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="4" slack="0"/>
<pin id="253" dir="0" index="1" bw="4" slack="0"/>
<pin id="254" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln17/1 "/>
</bind>
</comp>

<comp id="257" class="1004" name="add_ln17_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="4" slack="0"/>
<pin id="259" dir="0" index="1" bw="1" slack="0"/>
<pin id="260" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln17/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="empty_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="4" slack="0"/>
<pin id="265" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="267" class="1004" name="trunc_ln1_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="2" slack="0"/>
<pin id="269" dir="0" index="1" bw="4" slack="0"/>
<pin id="270" dir="0" index="2" bw="3" slack="0"/>
<pin id="271" dir="0" index="3" bw="3" slack="0"/>
<pin id="272" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/1 "/>
</bind>
</comp>

<comp id="277" class="1004" name="store_ln17_store_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="4" slack="0"/>
<pin id="279" dir="0" index="1" bw="4" slack="0"/>
<pin id="280" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln17/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="store_ln19_store_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="0"/>
<pin id="284" dir="0" index="1" bw="32" slack="1"/>
<pin id="285" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/2 "/>
</bind>
</comp>

<comp id="287" class="1004" name="store_ln19_store_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="32" slack="0"/>
<pin id="289" dir="0" index="1" bw="32" slack="1"/>
<pin id="290" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/2 "/>
</bind>
</comp>

<comp id="292" class="1004" name="store_ln19_store_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="32" slack="0"/>
<pin id="294" dir="0" index="1" bw="32" slack="1"/>
<pin id="295" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="store_ln19_store_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="32" slack="0"/>
<pin id="299" dir="0" index="1" bw="32" slack="1"/>
<pin id="300" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/2 "/>
</bind>
</comp>

<comp id="302" class="1004" name="store_ln19_store_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="32" slack="0"/>
<pin id="304" dir="0" index="1" bw="32" slack="1"/>
<pin id="305" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/2 "/>
</bind>
</comp>

<comp id="307" class="1004" name="store_ln19_store_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="32" slack="0"/>
<pin id="309" dir="0" index="1" bw="32" slack="1"/>
<pin id="310" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/2 "/>
</bind>
</comp>

<comp id="312" class="1004" name="store_ln19_store_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="32" slack="0"/>
<pin id="314" dir="0" index="1" bw="32" slack="1"/>
<pin id="315" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/2 "/>
</bind>
</comp>

<comp id="317" class="1004" name="store_ln19_store_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="32" slack="0"/>
<pin id="319" dir="0" index="1" bw="32" slack="1"/>
<pin id="320" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/2 "/>
</bind>
</comp>

<comp id="322" class="1004" name="store_ln19_store_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="32" slack="0"/>
<pin id="324" dir="0" index="1" bw="32" slack="1"/>
<pin id="325" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/2 "/>
</bind>
</comp>

<comp id="327" class="1004" name="store_ln19_store_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="32" slack="0"/>
<pin id="329" dir="0" index="1" bw="32" slack="1"/>
<pin id="330" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/2 "/>
</bind>
</comp>

<comp id="332" class="1004" name="store_ln19_store_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="32" slack="0"/>
<pin id="334" dir="0" index="1" bw="32" slack="1"/>
<pin id="335" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/2 "/>
</bind>
</comp>

<comp id="337" class="1004" name="store_ln19_store_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="32" slack="0"/>
<pin id="339" dir="0" index="1" bw="32" slack="1"/>
<pin id="340" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/2 "/>
</bind>
</comp>

<comp id="342" class="1004" name="arg1_r_1_load_load_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="32" slack="0"/>
<pin id="344" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arg1_r_1_load/1 "/>
</bind>
</comp>

<comp id="346" class="1004" name="arg1_r_1_1_load_load_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="32" slack="0"/>
<pin id="348" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arg1_r_1_1_load/1 "/>
</bind>
</comp>

<comp id="350" class="1004" name="arg1_r_1_2_load_load_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="32" slack="0"/>
<pin id="352" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arg1_r_1_2_load/1 "/>
</bind>
</comp>

<comp id="354" class="1004" name="arg1_r_1_3_load_load_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="32" slack="0"/>
<pin id="356" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arg1_r_1_3_load/1 "/>
</bind>
</comp>

<comp id="358" class="1004" name="arg1_r_1_4_load_load_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="32" slack="0"/>
<pin id="360" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arg1_r_1_4_load/1 "/>
</bind>
</comp>

<comp id="362" class="1004" name="arg1_r_1_5_load_load_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="32" slack="0"/>
<pin id="364" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arg1_r_1_5_load/1 "/>
</bind>
</comp>

<comp id="366" class="1004" name="arg1_r_1_6_load_load_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="32" slack="0"/>
<pin id="368" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arg1_r_1_6_load/1 "/>
</bind>
</comp>

<comp id="370" class="1004" name="arg1_r_1_7_load_load_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="32" slack="0"/>
<pin id="372" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arg1_r_1_7_load/1 "/>
</bind>
</comp>

<comp id="374" class="1004" name="arg1_r_1_8_load_load_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="32" slack="0"/>
<pin id="376" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arg1_r_1_8_load/1 "/>
</bind>
</comp>

<comp id="378" class="1004" name="arg1_r_1_9_load_load_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="32" slack="0"/>
<pin id="380" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arg1_r_1_9_load/1 "/>
</bind>
</comp>

<comp id="382" class="1004" name="arg1_r_1_10_load_load_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="32" slack="0"/>
<pin id="384" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arg1_r_1_10_load/1 "/>
</bind>
</comp>

<comp id="386" class="1004" name="arg1_r_1_11_load_load_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="32" slack="0"/>
<pin id="388" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arg1_r_1_11_load/1 "/>
</bind>
</comp>

<comp id="390" class="1005" name="i_reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="4" slack="0"/>
<pin id="392" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="397" class="1005" name="arg1_r_1_reg_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="32" slack="0"/>
<pin id="399" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="arg1_r_1 "/>
</bind>
</comp>

<comp id="403" class="1005" name="arg1_r_1_1_reg_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="32" slack="0"/>
<pin id="405" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="arg1_r_1_1 "/>
</bind>
</comp>

<comp id="409" class="1005" name="arg1_r_1_2_reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="32" slack="0"/>
<pin id="411" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="arg1_r_1_2 "/>
</bind>
</comp>

<comp id="415" class="1005" name="arg1_r_1_3_reg_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="32" slack="0"/>
<pin id="417" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="arg1_r_1_3 "/>
</bind>
</comp>

<comp id="421" class="1005" name="arg1_r_1_4_reg_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="32" slack="0"/>
<pin id="423" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="arg1_r_1_4 "/>
</bind>
</comp>

<comp id="427" class="1005" name="arg1_r_1_5_reg_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="32" slack="0"/>
<pin id="429" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="arg1_r_1_5 "/>
</bind>
</comp>

<comp id="433" class="1005" name="arg1_r_1_6_reg_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="32" slack="0"/>
<pin id="435" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="arg1_r_1_6 "/>
</bind>
</comp>

<comp id="439" class="1005" name="arg1_r_1_7_reg_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="32" slack="0"/>
<pin id="441" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="arg1_r_1_7 "/>
</bind>
</comp>

<comp id="445" class="1005" name="arg1_r_1_8_reg_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="32" slack="0"/>
<pin id="447" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="arg1_r_1_8 "/>
</bind>
</comp>

<comp id="451" class="1005" name="arg1_r_1_9_reg_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="32" slack="0"/>
<pin id="453" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="arg1_r_1_9 "/>
</bind>
</comp>

<comp id="457" class="1005" name="arg1_r_1_10_reg_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="32" slack="0"/>
<pin id="459" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="arg1_r_1_10 "/>
</bind>
</comp>

<comp id="463" class="1005" name="arg1_r_1_11_reg_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="32" slack="0"/>
<pin id="465" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="arg1_r_1_11 "/>
</bind>
</comp>

<comp id="469" class="1005" name="mem_addr_reg_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="32" slack="1"/>
<pin id="471" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mem_addr "/>
</bind>
</comp>

<comp id="477" class="1005" name="empty_reg_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="2" slack="1"/>
<pin id="479" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="481" class="1005" name="trunc_ln1_reg_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="2" slack="1"/>
<pin id="483" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="89"><net_src comp="28" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="28" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="28" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="28" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="28" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="28" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="28" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="28" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="28" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="28" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="28" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="28" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="28" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="142"><net_src comp="30" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="2" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="82" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="154"><net_src comp="84" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="4" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="161"><net_src comp="84" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="6" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="168"><net_src comp="84" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="169"><net_src comp="8" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="175"><net_src comp="84" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="10" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="182"><net_src comp="84" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="183"><net_src comp="12" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="189"><net_src comp="84" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="14" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="196"><net_src comp="84" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="197"><net_src comp="16" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="203"><net_src comp="84" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="18" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="210"><net_src comp="84" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="211"><net_src comp="20" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="217"><net_src comp="84" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="22" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="224"><net_src comp="84" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="225"><net_src comp="24" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="231"><net_src comp="84" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="232"><net_src comp="26" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="138" pin="2"/><net_sink comp="233" pin=0"/></net>

<net id="241"><net_src comp="50" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="249"><net_src comp="0" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="250"><net_src comp="233" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="255"><net_src comp="242" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="256"><net_src comp="58" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="261"><net_src comp="242" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="262"><net_src comp="60" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="266"><net_src comp="242" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="273"><net_src comp="62" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="274"><net_src comp="242" pin="1"/><net_sink comp="267" pin=1"/></net>

<net id="275"><net_src comp="64" pin="0"/><net_sink comp="267" pin=2"/></net>

<net id="276"><net_src comp="66" pin="0"/><net_sink comp="267" pin=3"/></net>

<net id="281"><net_src comp="257" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="286"><net_src comp="144" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="291"><net_src comp="144" pin="2"/><net_sink comp="287" pin=0"/></net>

<net id="296"><net_src comp="144" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="301"><net_src comp="144" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="306"><net_src comp="144" pin="2"/><net_sink comp="302" pin=0"/></net>

<net id="311"><net_src comp="144" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="316"><net_src comp="144" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="321"><net_src comp="144" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="326"><net_src comp="144" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="331"><net_src comp="144" pin="2"/><net_sink comp="327" pin=0"/></net>

<net id="336"><net_src comp="144" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="341"><net_src comp="144" pin="2"/><net_sink comp="337" pin=0"/></net>

<net id="345"><net_src comp="342" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="349"><net_src comp="346" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="353"><net_src comp="350" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="357"><net_src comp="354" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="361"><net_src comp="358" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="365"><net_src comp="362" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="369"><net_src comp="366" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="373"><net_src comp="370" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="377"><net_src comp="374" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="381"><net_src comp="378" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="385"><net_src comp="382" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="389"><net_src comp="386" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="393"><net_src comp="86" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="394"><net_src comp="390" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="395"><net_src comp="390" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="396"><net_src comp="390" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="400"><net_src comp="90" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="401"><net_src comp="397" pin="1"/><net_sink comp="317" pin=1"/></net>

<net id="402"><net_src comp="397" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="406"><net_src comp="94" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="407"><net_src comp="403" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="408"><net_src comp="403" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="412"><net_src comp="98" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="322" pin=1"/></net>

<net id="414"><net_src comp="409" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="418"><net_src comp="102" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="419"><net_src comp="415" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="420"><net_src comp="415" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="424"><net_src comp="106" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="425"><net_src comp="421" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="426"><net_src comp="421" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="430"><net_src comp="110" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="431"><net_src comp="427" pin="1"/><net_sink comp="307" pin=1"/></net>

<net id="432"><net_src comp="427" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="436"><net_src comp="114" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="437"><net_src comp="433" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="438"><net_src comp="433" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="442"><net_src comp="118" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="443"><net_src comp="439" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="444"><net_src comp="439" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="448"><net_src comp="122" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="449"><net_src comp="445" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="450"><net_src comp="445" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="454"><net_src comp="126" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="455"><net_src comp="451" pin="1"/><net_sink comp="332" pin=1"/></net>

<net id="456"><net_src comp="451" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="460"><net_src comp="130" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="461"><net_src comp="457" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="462"><net_src comp="457" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="466"><net_src comp="134" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="467"><net_src comp="463" pin="1"/><net_sink comp="337" pin=1"/></net>

<net id="468"><net_src comp="463" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="472"><net_src comp="245" pin="2"/><net_sink comp="469" pin=0"/></net>

<net id="473"><net_src comp="469" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="480"><net_src comp="263" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="484"><net_src comp="267" pin="4"/><net_sink comp="481" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: arg1_r_2_3_018_out | {1 }
	Port: arg1_r_1_3_017_out | {1 }
	Port: arg1_r_0_3_016_out | {1 }
	Port: arg1_r_2_2_015_out | {1 }
	Port: arg1_r_1_2_014_out | {1 }
	Port: arg1_r_0_2_013_out | {1 }
	Port: arg1_r_2_1_012_out | {1 }
	Port: arg1_r_1_1_011_out | {1 }
	Port: arg1_r_0_1_010_out | {1 }
	Port: arg1_r_2_07_out | {1 }
	Port: arg1_r_1_04_out | {1 }
	Port: arg1_r_0_01_out | {1 }
 - Input state : 
	Port: fiat_25519_carry_square_Pipeline_ARRAY_1_READ : mem | {2 }
	Port: fiat_25519_carry_square_Pipeline_ARRAY_1_READ : sext_ln17 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_5 : 1
		mem_addr : 1
		icmp_ln17 : 2
		add_ln17 : 2
		br_ln17 : 3
		empty : 2
		trunc_ln1 : 2
		switch_ln19 : 3
		switch_ln19 : 3
		switch_ln19 : 3
		switch_ln19 : 3
		switch_ln19 : 3
		store_ln17 : 3
		arg1_r_1_load : 1
		arg1_r_1_1_load : 1
		arg1_r_1_2_load : 1
		arg1_r_1_3_load : 1
		arg1_r_1_4_load : 1
		arg1_r_1_5_load : 1
		arg1_r_1_6_load : 1
		arg1_r_1_7_load : 1
		arg1_r_1_8_load : 1
		arg1_r_1_9_load : 1
		arg1_r_1_10_load : 1
		arg1_r_1_11_load : 1
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|   icmp   |      icmp_ln17_fu_251      |    0    |    12   |
|----------|----------------------------|---------|---------|
|    add   |       add_ln17_fu_257      |    0    |    12   |
|----------|----------------------------|---------|---------|
|   read   | sext_ln17_read_read_fu_138 |    0    |    0    |
|          |   arg1_r_1_13_read_fu_144  |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |   write_ln0_write_fu_149   |    0    |    0    |
|          |   write_ln0_write_fu_156   |    0    |    0    |
|          |   write_ln0_write_fu_163   |    0    |    0    |
|          |   write_ln0_write_fu_170   |    0    |    0    |
|          |   write_ln0_write_fu_177   |    0    |    0    |
|   write  |   write_ln0_write_fu_184   |    0    |    0    |
|          |   write_ln0_write_fu_191   |    0    |    0    |
|          |   write_ln0_write_fu_198   |    0    |    0    |
|          |   write_ln0_write_fu_205   |    0    |    0    |
|          |   write_ln0_write_fu_212   |    0    |    0    |
|          |   write_ln0_write_fu_219   |    0    |    0    |
|          |   write_ln0_write_fu_226   |    0    |    0    |
|----------|----------------------------|---------|---------|
|   sext   |    sext_ln17_cast_fu_233   |    0    |    0    |
|----------|----------------------------|---------|---------|
|   trunc  |        empty_fu_263        |    0    |    0    |
|----------|----------------------------|---------|---------|
|partselect|      trunc_ln1_fu_267      |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |    24   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|arg1_r_1_10_reg_457|   32   |
|arg1_r_1_11_reg_463|   32   |
| arg1_r_1_1_reg_403|   32   |
| arg1_r_1_2_reg_409|   32   |
| arg1_r_1_3_reg_415|   32   |
| arg1_r_1_4_reg_421|   32   |
| arg1_r_1_5_reg_427|   32   |
| arg1_r_1_6_reg_433|   32   |
| arg1_r_1_7_reg_439|   32   |
| arg1_r_1_8_reg_445|   32   |
| arg1_r_1_9_reg_451|   32   |
|  arg1_r_1_reg_397 |   32   |
|   empty_reg_477   |    2   |
|     i_reg_390     |    4   |
|  mem_addr_reg_469 |   32   |
| trunc_ln1_reg_481 |    2   |
+-------------------+--------+
|       Total       |   424  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   24   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   424  |    -   |
+-----------+--------+--------+
|   Total   |   424  |   24   |
+-----------+--------+--------+
