{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1560769510054 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.1 Build 189 12/02/2015 SJ Lite Edition " "Version 15.1.1 Build 189 12/02/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1560769510070 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 17 15:35:09 2019 " "Processing started: Mon Jun 17 15:35:09 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1560769510070 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1560769510070 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Q2 -c Q2 " "Command: quartus_sta Q2 -c Q2" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1560769510070 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1560769510585 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1560769513148 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1560769513257 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1560769513257 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Q2.sdc " "Synopsys Design Constraints File file not found: 'Q2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1560769514335 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1560769514351 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "TimeQuest Timing Analyzer" 0 -1 1560769514351 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|inst\|inst\|inst5\|inst2~1\|datac " "Node \"inst\|inst\|inst\|inst5\|inst2~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560769514351 ""} { "Warning" "WSTA_SCC_NODE" "inst\|inst\|inst\|inst5\|inst2~1\|combout " "Node \"inst\|inst\|inst\|inst5\|inst2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560769514351 ""}  } { { "mydff.bdf" "" { Schematic "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW3/Q2/mydff.bdf" { { 440 992 1056 488 "inst2" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1560769514351 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|inst\|inst\|inst6\|inst2~1\|datad " "Node \"inst\|inst\|inst\|inst6\|inst2~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560769514351 ""} { "Warning" "WSTA_SCC_NODE" "inst\|inst\|inst\|inst6\|inst2~1\|combout " "Node \"inst\|inst\|inst\|inst6\|inst2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560769514351 ""}  } { { "mydff.bdf" "" { Schematic "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW3/Q2/mydff.bdf" { { 440 992 1056 488 "inst2" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1560769514351 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|inst\|inst\|inst7\|inst2~1\|dataa " "Node \"inst\|inst\|inst\|inst7\|inst2~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560769514351 ""} { "Warning" "WSTA_SCC_NODE" "inst\|inst\|inst\|inst7\|inst2~1\|combout " "Node \"inst\|inst\|inst\|inst7\|inst2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560769514351 ""}  } { { "mydff.bdf" "" { Schematic "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW3/Q2/mydff.bdf" { { 440 992 1056 488 "inst2" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1560769514351 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|inst\|inst\|inst8\|inst2~1\|dataf " "Node \"inst\|inst\|inst\|inst8\|inst2~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560769514351 ""} { "Warning" "WSTA_SCC_NODE" "inst\|inst\|inst\|inst8\|inst2~1\|combout " "Node \"inst\|inst\|inst\|inst8\|inst2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560769514351 ""}  } { { "mydff.bdf" "" { Schematic "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW3/Q2/mydff.bdf" { { 440 992 1056 488 "inst2" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1560769514351 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|inst\|inst1\|inst5\|inst2~1\|dataf " "Node \"inst\|inst\|inst1\|inst5\|inst2~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560769514351 ""} { "Warning" "WSTA_SCC_NODE" "inst\|inst\|inst1\|inst5\|inst2~1\|combout " "Node \"inst\|inst\|inst1\|inst5\|inst2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560769514351 ""}  } { { "mydff.bdf" "" { Schematic "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW3/Q2/mydff.bdf" { { 440 992 1056 488 "inst2" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1560769514351 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|inst\|inst1\|inst6\|inst2~1\|dataf " "Node \"inst\|inst\|inst1\|inst6\|inst2~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560769514351 ""} { "Warning" "WSTA_SCC_NODE" "inst\|inst\|inst1\|inst6\|inst2~1\|combout " "Node \"inst\|inst\|inst1\|inst6\|inst2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560769514351 ""}  } { { "mydff.bdf" "" { Schematic "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW3/Q2/mydff.bdf" { { 440 992 1056 488 "inst2" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1560769514351 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|inst\|inst1\|inst7\|inst2~1\|datac " "Node \"inst\|inst\|inst1\|inst7\|inst2~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560769514351 ""} { "Warning" "WSTA_SCC_NODE" "inst\|inst\|inst1\|inst7\|inst2~1\|combout " "Node \"inst\|inst\|inst1\|inst7\|inst2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560769514351 ""}  } { { "mydff.bdf" "" { Schematic "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW3/Q2/mydff.bdf" { { 440 992 1056 488 "inst2" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1560769514351 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|inst\|inst1\|inst8\|inst2~1\|datad " "Node \"inst\|inst\|inst1\|inst8\|inst2~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560769514351 ""} { "Warning" "WSTA_SCC_NODE" "inst\|inst\|inst1\|inst8\|inst2~1\|combout " "Node \"inst\|inst\|inst1\|inst8\|inst2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560769514351 ""}  } { { "mydff.bdf" "" { Schematic "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW3/Q2/mydff.bdf" { { 440 992 1056 488 "inst2" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1560769514351 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|inst1\|inst\|inst5\|inst2~1\|datad " "Node \"inst\|inst1\|inst\|inst5\|inst2~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560769514351 ""} { "Warning" "WSTA_SCC_NODE" "inst\|inst1\|inst\|inst5\|inst2~1\|combout " "Node \"inst\|inst1\|inst\|inst5\|inst2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560769514351 ""}  } { { "mydff.bdf" "" { Schematic "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW3/Q2/mydff.bdf" { { 440 992 1056 488 "inst2" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1560769514351 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|inst1\|inst\|inst6\|inst2~1\|datac " "Node \"inst\|inst1\|inst\|inst6\|inst2~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560769514351 ""} { "Warning" "WSTA_SCC_NODE" "inst\|inst1\|inst\|inst6\|inst2~1\|combout " "Node \"inst\|inst1\|inst\|inst6\|inst2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560769514351 ""}  } { { "mydff.bdf" "" { Schematic "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW3/Q2/mydff.bdf" { { 440 992 1056 488 "inst2" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1560769514351 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|inst1\|inst\|inst7\|inst2~1\|dataf " "Node \"inst\|inst1\|inst\|inst7\|inst2~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560769514351 ""} { "Warning" "WSTA_SCC_NODE" "inst\|inst1\|inst\|inst7\|inst2~1\|combout " "Node \"inst\|inst1\|inst\|inst7\|inst2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560769514351 ""}  } { { "mydff.bdf" "" { Schematic "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW3/Q2/mydff.bdf" { { 440 992 1056 488 "inst2" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1560769514351 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|inst1\|inst\|inst8\|inst2~1\|datad " "Node \"inst\|inst1\|inst\|inst8\|inst2~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560769514351 ""} { "Warning" "WSTA_SCC_NODE" "inst\|inst1\|inst\|inst8\|inst2~1\|combout " "Node \"inst\|inst1\|inst\|inst8\|inst2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560769514351 ""}  } { { "mydff.bdf" "" { Schematic "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW3/Q2/mydff.bdf" { { 440 992 1056 488 "inst2" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1560769514351 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|inst1\|inst1\|inst5\|inst2~1\|datac " "Node \"inst\|inst1\|inst1\|inst5\|inst2~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560769514351 ""} { "Warning" "WSTA_SCC_NODE" "inst\|inst1\|inst1\|inst5\|inst2~1\|combout " "Node \"inst\|inst1\|inst1\|inst5\|inst2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560769514351 ""}  } { { "mydff.bdf" "" { Schematic "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW3/Q2/mydff.bdf" { { 440 992 1056 488 "inst2" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1560769514351 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|inst1\|inst1\|inst6\|inst2~1\|datac " "Node \"inst\|inst1\|inst1\|inst6\|inst2~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560769514351 ""} { "Warning" "WSTA_SCC_NODE" "inst\|inst1\|inst1\|inst6\|inst2~1\|combout " "Node \"inst\|inst1\|inst1\|inst6\|inst2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560769514351 ""}  } { { "mydff.bdf" "" { Schematic "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW3/Q2/mydff.bdf" { { 440 992 1056 488 "inst2" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1560769514351 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|inst1\|inst1\|inst7\|inst2~1\|datac " "Node \"inst\|inst1\|inst1\|inst7\|inst2~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560769514351 ""} { "Warning" "WSTA_SCC_NODE" "inst\|inst1\|inst1\|inst7\|inst2~1\|combout " "Node \"inst\|inst1\|inst1\|inst7\|inst2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560769514351 ""}  } { { "mydff.bdf" "" { Schematic "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW3/Q2/mydff.bdf" { { 440 992 1056 488 "inst2" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1560769514351 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|inst1\|inst1\|inst8\|inst2~1\|dataf " "Node \"inst\|inst1\|inst1\|inst8\|inst2~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560769514351 ""} { "Warning" "WSTA_SCC_NODE" "inst\|inst1\|inst1\|inst8\|inst2~1\|combout " "Node \"inst\|inst1\|inst1\|inst8\|inst2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560769514351 ""}  } { { "mydff.bdf" "" { Schematic "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW3/Q2/mydff.bdf" { { 440 992 1056 488 "inst2" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1560769514351 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "inst1\|inst\|inst\|inst5\|inst2~1\|dataa " "Node \"inst1\|inst\|inst\|inst5\|inst2~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560769514351 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|inst\|inst\|inst5\|inst2~1\|combout " "Node \"inst1\|inst\|inst\|inst5\|inst2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560769514351 ""}  } { { "mydff.bdf" "" { Schematic "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW3/Q2/mydff.bdf" { { 440 992 1056 488 "inst2" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1560769514351 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "inst1\|inst\|inst\|inst6\|inst2~1\|datad " "Node \"inst1\|inst\|inst\|inst6\|inst2~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560769514351 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|inst\|inst\|inst6\|inst2~1\|combout " "Node \"inst1\|inst\|inst\|inst6\|inst2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560769514351 ""}  } { { "mydff.bdf" "" { Schematic "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW3/Q2/mydff.bdf" { { 440 992 1056 488 "inst2" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1560769514351 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "inst1\|inst\|inst\|inst7\|inst2~1\|dataf " "Node \"inst1\|inst\|inst\|inst7\|inst2~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560769514351 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|inst\|inst\|inst7\|inst2~1\|combout " "Node \"inst1\|inst\|inst\|inst7\|inst2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560769514351 ""}  } { { "mydff.bdf" "" { Schematic "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW3/Q2/mydff.bdf" { { 440 992 1056 488 "inst2" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1560769514351 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "inst1\|inst\|inst\|inst8\|inst2~1\|datac " "Node \"inst1\|inst\|inst\|inst8\|inst2~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560769514351 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|inst\|inst\|inst8\|inst2~1\|combout " "Node \"inst1\|inst\|inst\|inst8\|inst2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560769514351 ""}  } { { "mydff.bdf" "" { Schematic "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW3/Q2/mydff.bdf" { { 440 992 1056 488 "inst2" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1560769514351 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "inst1\|inst\|inst1\|inst5\|inst2~1\|datad " "Node \"inst1\|inst\|inst1\|inst5\|inst2~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560769514351 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|inst\|inst1\|inst5\|inst2~1\|combout " "Node \"inst1\|inst\|inst1\|inst5\|inst2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560769514351 ""}  } { { "mydff.bdf" "" { Schematic "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW3/Q2/mydff.bdf" { { 440 992 1056 488 "inst2" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1560769514351 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "inst1\|inst\|inst1\|inst6\|inst2~1\|dataf " "Node \"inst1\|inst\|inst1\|inst6\|inst2~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560769514351 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|inst\|inst1\|inst6\|inst2~1\|combout " "Node \"inst1\|inst\|inst1\|inst6\|inst2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560769514351 ""}  } { { "mydff.bdf" "" { Schematic "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW3/Q2/mydff.bdf" { { 440 992 1056 488 "inst2" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1560769514351 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "inst1\|inst\|inst1\|inst7\|inst2~1\|datac " "Node \"inst1\|inst\|inst1\|inst7\|inst2~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560769514351 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|inst\|inst1\|inst7\|inst2~1\|combout " "Node \"inst1\|inst\|inst1\|inst7\|inst2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560769514351 ""}  } { { "mydff.bdf" "" { Schematic "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW3/Q2/mydff.bdf" { { 440 992 1056 488 "inst2" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1560769514351 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "inst1\|inst\|inst1\|inst8\|inst2~1\|datad " "Node \"inst1\|inst\|inst1\|inst8\|inst2~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560769514351 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|inst\|inst1\|inst8\|inst2~1\|combout " "Node \"inst1\|inst\|inst1\|inst8\|inst2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560769514351 ""}  } { { "mydff.bdf" "" { Schematic "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW3/Q2/mydff.bdf" { { 440 992 1056 488 "inst2" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1560769514351 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "inst1\|inst1\|inst\|inst5\|inst2~1\|datac " "Node \"inst1\|inst1\|inst\|inst5\|inst2~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560769514351 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|inst1\|inst\|inst5\|inst2~1\|combout " "Node \"inst1\|inst1\|inst\|inst5\|inst2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560769514351 ""}  } { { "mydff.bdf" "" { Schematic "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW3/Q2/mydff.bdf" { { 440 992 1056 488 "inst2" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1560769514351 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "inst1\|inst1\|inst\|inst6\|inst2~1\|dataf " "Node \"inst1\|inst1\|inst\|inst6\|inst2~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560769514351 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|inst1\|inst\|inst6\|inst2~1\|combout " "Node \"inst1\|inst1\|inst\|inst6\|inst2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560769514351 ""}  } { { "mydff.bdf" "" { Schematic "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW3/Q2/mydff.bdf" { { 440 992 1056 488 "inst2" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1560769514351 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "inst1\|inst1\|inst\|inst7\|inst2~1\|dataf " "Node \"inst1\|inst1\|inst\|inst7\|inst2~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560769514351 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|inst1\|inst\|inst7\|inst2~1\|combout " "Node \"inst1\|inst1\|inst\|inst7\|inst2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560769514351 ""}  } { { "mydff.bdf" "" { Schematic "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW3/Q2/mydff.bdf" { { 440 992 1056 488 "inst2" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1560769514351 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "inst1\|inst1\|inst\|inst8\|inst2~1\|datac " "Node \"inst1\|inst1\|inst\|inst8\|inst2~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560769514351 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|inst1\|inst\|inst8\|inst2~1\|combout " "Node \"inst1\|inst1\|inst\|inst8\|inst2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560769514351 ""}  } { { "mydff.bdf" "" { Schematic "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW3/Q2/mydff.bdf" { { 440 992 1056 488 "inst2" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1560769514351 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "inst1\|inst1\|inst1\|inst5\|inst2~1\|dataf " "Node \"inst1\|inst1\|inst1\|inst5\|inst2~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560769514351 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|inst1\|inst1\|inst5\|inst2~1\|combout " "Node \"inst1\|inst1\|inst1\|inst5\|inst2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560769514351 ""}  } { { "mydff.bdf" "" { Schematic "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW3/Q2/mydff.bdf" { { 440 992 1056 488 "inst2" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1560769514351 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "inst1\|inst1\|inst1\|inst6\|inst2~1\|dataf " "Node \"inst1\|inst1\|inst1\|inst6\|inst2~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560769514351 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|inst1\|inst1\|inst6\|inst2~1\|combout " "Node \"inst1\|inst1\|inst1\|inst6\|inst2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560769514351 ""}  } { { "mydff.bdf" "" { Schematic "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW3/Q2/mydff.bdf" { { 440 992 1056 488 "inst2" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1560769514351 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "inst1\|inst1\|inst1\|inst7\|inst2~1\|datac " "Node \"inst1\|inst1\|inst1\|inst7\|inst2~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560769514351 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|inst1\|inst1\|inst7\|inst2~1\|combout " "Node \"inst1\|inst1\|inst1\|inst7\|inst2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560769514351 ""}  } { { "mydff.bdf" "" { Schematic "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW3/Q2/mydff.bdf" { { 440 992 1056 488 "inst2" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1560769514351 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "inst1\|inst1\|inst1\|inst8\|inst2~1\|datab " "Node \"inst1\|inst1\|inst1\|inst8\|inst2~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560769514351 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|inst1\|inst1\|inst8\|inst2~1\|combout " "Node \"inst1\|inst1\|inst1\|inst8\|inst2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1560769514351 ""}  } { { "mydff.bdf" "" { Schematic "//Mac/Home/Term6/Semester_6/Computer Architecture/assignment/HW3/Q2/mydff.bdf" { { 440 992 1056 488 "inst2" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1560769514351 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1560769514351 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1560769514351 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1560769514351 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1560769514367 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1560769514398 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1560769514413 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1560769514413 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1560769514429 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1560769514429 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1560769514445 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1560769514445 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1560769514445 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1560769514460 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1560769514523 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1560769517695 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1560769517867 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "TimeQuest Timing Analyzer" 0 -1 1560769517867 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1560769517867 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1560769517867 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1560769517867 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1560769517913 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1560769517960 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1560769517976 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1560769517992 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1560769517992 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1560769517992 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1560769518586 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1560769519445 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1560769519507 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "TimeQuest Timing Analyzer" 0 -1 1560769519507 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1560769519507 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1560769519507 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1560769519507 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1560769519523 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1560769519538 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1560769519554 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1560769519554 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1560769519554 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1560769519788 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "TimeQuest Timing Analyzer" 0 -1 1560769519788 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1560769519788 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1560769519788 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1560769519804 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1560769519820 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1560769519835 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1560769519835 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1560769519851 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1560769522023 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1560769522023 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 101 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 101 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5472 " "Peak virtual memory: 5472 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1560769522148 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 17 15:35:22 2019 " "Processing ended: Mon Jun 17 15:35:22 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1560769522148 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1560769522148 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1560769522148 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1560769522148 ""}
