Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Apr  3 21:02:44 2023
| Host         : LAPTOP-1KCU5VQK running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     8 |
| Unused register locations in slices containing registers |    21 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|      7 |            4 |
|     11 |            1 |
|     12 |            1 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              12 |            5 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              31 |            8 |
| Yes          | No                    | No                     |              40 |            9 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+-----------------------------------------------+-------------------+------------------+----------------+
|   Clock Signal   |                 Enable Signal                 |  Set/Reset Signal | Slice Load Count | Bel Load Count |
+------------------+-----------------------------------------------+-------------------+------------------+----------------+
| ~clk_i_IBUF_BUFG |                                               |                   |                1 |              1 |
|  clk_i_IBUF_BUFG | encoder/current_digit_i[30]_i_1_n_0           |                   |                2 |              7 |
|  clk_i_IBUF_BUFG | encoder/current_digit_i[22]_i_1_n_0           |                   |                2 |              7 |
|  clk_i_IBUF_BUFG | encoder/current_digit_i[14]_i_1_n_0           |                   |                1 |              7 |
|  clk_i_IBUF_BUFG | encoder/current_digit_i[6]_i_1_n_0            |                   |                1 |              7 |
|  clk_i_IBUF_BUFG |                                               |                   |                4 |             11 |
|  displayer/d/CLK | displayer/FSM_onehot_which_display[3]_i_1_n_0 |                   |                3 |             12 |
| ~clk_i_IBUF_BUFG |                                               | displayer/d/clear |                8 |             31 |
+------------------+-----------------------------------------------+-------------------+------------------+----------------+


