Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,3
design__inferred_latch__count,0
design__instance__count,6046
design__instance__area,78826.6
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,1
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.0013893090654164553
power__switching__total,0.0003955093561671674
power__leakage__total,0.0000036463320611801464
power__total,0.0017884648405015469
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.35701329014713673
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.36453685546416814
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.09618900392896837
timing__setup__ws__corner:nom_fast_1p32V_m40C,14.789966114882107
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.096189
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,18.442961
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,1
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.5084004472422559
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.5333127423963876
timing__hold__ws__corner:nom_slow_1p08V_125C,0.5930796022159608
timing__setup__ws__corner:nom_slow_1p08V_125C,11.344729032854719
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.593080
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,11.344729
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,1
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.4151586136822335
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.42846474803099166
timing__hold__ws__corner:nom_typ_1p20V_25C,0.2752888550591588
timing__setup__ws__corner:nom_typ_1p20V_25C,14.33425507752188
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.275289
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,14.454769
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,1
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.35701329014713673
clock__skew__worst_setup,0.36453685546416814
timing__hold__ws,0.09618900392896837
timing__setup__ws,11.344729032854719
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.096189
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,11.344729
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 419.52 313.74
design__core__bbox,2.88 3.78 416.64 309.96
design__io,45
design__die__area,131620
design__core__area,126685
design__instance__count__stdcell,6046
design__instance__area__stdcell,78826.6
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.622225
design__instance__utilization__stdcell,0.622225
design__rows,81
design__rows:CoreSite,81
design__sites,69822
design__sites:CoreSite,69822
design__instance__count__class:buffer,6
design__instance__area__class:buffer,43.5456
design__instance__count__class:inverter,190
design__instance__area__class:inverter,1072.31
design__instance__count__class:sequential_cell,391
design__instance__area__class:sequential_cell,18445.2
design__instance__count__class:multi_input_combinational_cell,4134
design__instance__area__class:multi_input_combinational_cell,40992.7
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,1217
design__instance__area__class:timing_repair_buffer,17345.7
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,193504
design__violations,0
design__instance__count__class:clock_buffer,85
design__instance__area__class:clock_buffer,752.976
design__instance__count__class:clock_inverter,22
design__instance__area__class:clock_inverter,168.739
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,633
antenna__violating__nets,2
antenna__violating__pins,2
route__antenna_violation__count,2
antenna_diodes_count,1
design__instance__count__class:antenna_cell,1
design__instance__area__class:antenna_cell,5.4432
route__net,6423
route__net__special,2
route__drc_errors__iter:0,7614
route__wirelength__iter:0,230437
route__drc_errors__iter:1,4240
route__wirelength__iter:1,228809
route__drc_errors__iter:2,4093
route__wirelength__iter:2,228158
route__drc_errors__iter:3,689
route__wirelength__iter:3,226897
route__drc_errors__iter:4,211
route__wirelength__iter:4,226789
route__drc_errors__iter:5,72
route__wirelength__iter:5,226702
route__drc_errors__iter:6,36
route__wirelength__iter:6,226703
route__drc_errors__iter:7,15
route__wirelength__iter:7,226680
route__drc_errors__iter:8,15
route__wirelength__iter:8,226695
route__drc_errors__iter:9,0
route__wirelength__iter:9,226696
route__drc_errors,0
route__wirelength,226696
route__vias,45075
route__vias__singlecut,45075
route__vias__multicut,0
design__disconnected_pin__count,1
design__critical_disconnected_pin__count,0
route__wirelength__max,660.415
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,317
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,317
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,317
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,317
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.2
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0000119415
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000124856
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.00000445243
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000124856
design_powergrid__voltage__worst,0.0000124856
design_powergrid__voltage__worst__net:VPWR,1.19999
design_powergrid__drop__worst,0.0000124856
design_powergrid__drop__worst__net:VPWR,0.0000119415
design_powergrid__voltage__worst__net:VGND,0.0000124856
design_powergrid__drop__worst__net:VGND,0.0000124856
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.0000047500000000000002615095640035036694825976155698299407958984375
ir__drop__worst,0.000011899999999999999567381649134834020742346183396875858306884765625
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
