
ILI9341.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008350  080001c4  080001c4  000011c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00025cf8  08008514  08008514  00009514  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0802e20c  0802e20c  0003009c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0802e20c  0802e20c  0002f20c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0802e214  0802e214  0003009c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0802e214  0802e214  0002f214  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0802e218  0802e218  0002f218  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000009c  20000000  0802e21c  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000081cc  2000009c  0802e2b8  0003009c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20008268  0802e2b8  00030268  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0003009c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001687c  00000000  00000000  000300cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000033ce  00000000  00000000  00046948  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000014a0  00000000  00000000  00049d18  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001024  00000000  00000000  0004b1b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00024669  00000000  00000000  0004c1dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001ab6f  00000000  00000000  00070845  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d9128  00000000  00000000  0008b3b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001644dc  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000059bc  00000000  00000000  00164520  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000069  00000000  00000000  00169edc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c4 <__do_global_dtors_aux>:
 80001c4:	b510      	push	{r4, lr}
 80001c6:	4c05      	ldr	r4, [pc, #20]	@ (80001dc <__do_global_dtors_aux+0x18>)
 80001c8:	7823      	ldrb	r3, [r4, #0]
 80001ca:	b933      	cbnz	r3, 80001da <__do_global_dtors_aux+0x16>
 80001cc:	4b04      	ldr	r3, [pc, #16]	@ (80001e0 <__do_global_dtors_aux+0x1c>)
 80001ce:	b113      	cbz	r3, 80001d6 <__do_global_dtors_aux+0x12>
 80001d0:	4804      	ldr	r0, [pc, #16]	@ (80001e4 <__do_global_dtors_aux+0x20>)
 80001d2:	f3af 8000 	nop.w
 80001d6:	2301      	movs	r3, #1
 80001d8:	7023      	strb	r3, [r4, #0]
 80001da:	bd10      	pop	{r4, pc}
 80001dc:	2000009c 	.word	0x2000009c
 80001e0:	00000000 	.word	0x00000000
 80001e4:	080084fc 	.word	0x080084fc

080001e8 <frame_dummy>:
 80001e8:	b508      	push	{r3, lr}
 80001ea:	4b03      	ldr	r3, [pc, #12]	@ (80001f8 <frame_dummy+0x10>)
 80001ec:	b11b      	cbz	r3, 80001f6 <frame_dummy+0xe>
 80001ee:	4903      	ldr	r1, [pc, #12]	@ (80001fc <frame_dummy+0x14>)
 80001f0:	4803      	ldr	r0, [pc, #12]	@ (8000200 <frame_dummy+0x18>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	bd08      	pop	{r3, pc}
 80001f8:	00000000 	.word	0x00000000
 80001fc:	200000a0 	.word	0x200000a0
 8000200:	080084fc 	.word	0x080084fc

08000204 <strlen>:
 8000204:	4603      	mov	r3, r0
 8000206:	f813 2b01 	ldrb.w	r2, [r3], #1
 800020a:	2a00      	cmp	r2, #0
 800020c:	d1fb      	bne.n	8000206 <strlen+0x2>
 800020e:	1a18      	subs	r0, r3, r0
 8000210:	3801      	subs	r0, #1
 8000212:	4770      	bx	lr

08000214 <__aeabi_uldivmod>:
 8000214:	b953      	cbnz	r3, 800022c <__aeabi_uldivmod+0x18>
 8000216:	b94a      	cbnz	r2, 800022c <__aeabi_uldivmod+0x18>
 8000218:	2900      	cmp	r1, #0
 800021a:	bf08      	it	eq
 800021c:	2800      	cmpeq	r0, #0
 800021e:	bf1c      	itt	ne
 8000220:	f04f 31ff 	movne.w	r1, #4294967295
 8000224:	f04f 30ff 	movne.w	r0, #4294967295
 8000228:	f000 b988 	b.w	800053c <__aeabi_idiv0>
 800022c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000230:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000234:	f000 f806 	bl	8000244 <__udivmoddi4>
 8000238:	f8dd e004 	ldr.w	lr, [sp, #4]
 800023c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000240:	b004      	add	sp, #16
 8000242:	4770      	bx	lr

08000244 <__udivmoddi4>:
 8000244:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000248:	9d08      	ldr	r5, [sp, #32]
 800024a:	468e      	mov	lr, r1
 800024c:	4604      	mov	r4, r0
 800024e:	4688      	mov	r8, r1
 8000250:	2b00      	cmp	r3, #0
 8000252:	d14a      	bne.n	80002ea <__udivmoddi4+0xa6>
 8000254:	428a      	cmp	r2, r1
 8000256:	4617      	mov	r7, r2
 8000258:	d962      	bls.n	8000320 <__udivmoddi4+0xdc>
 800025a:	fab2 f682 	clz	r6, r2
 800025e:	b14e      	cbz	r6, 8000274 <__udivmoddi4+0x30>
 8000260:	f1c6 0320 	rsb	r3, r6, #32
 8000264:	fa01 f806 	lsl.w	r8, r1, r6
 8000268:	fa20 f303 	lsr.w	r3, r0, r3
 800026c:	40b7      	lsls	r7, r6
 800026e:	ea43 0808 	orr.w	r8, r3, r8
 8000272:	40b4      	lsls	r4, r6
 8000274:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000278:	fa1f fc87 	uxth.w	ip, r7
 800027c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000280:	0c23      	lsrs	r3, r4, #16
 8000282:	fb0e 8811 	mls	r8, lr, r1, r8
 8000286:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800028a:	fb01 f20c 	mul.w	r2, r1, ip
 800028e:	429a      	cmp	r2, r3
 8000290:	d909      	bls.n	80002a6 <__udivmoddi4+0x62>
 8000292:	18fb      	adds	r3, r7, r3
 8000294:	f101 30ff 	add.w	r0, r1, #4294967295
 8000298:	f080 80ea 	bcs.w	8000470 <__udivmoddi4+0x22c>
 800029c:	429a      	cmp	r2, r3
 800029e:	f240 80e7 	bls.w	8000470 <__udivmoddi4+0x22c>
 80002a2:	3902      	subs	r1, #2
 80002a4:	443b      	add	r3, r7
 80002a6:	1a9a      	subs	r2, r3, r2
 80002a8:	b2a3      	uxth	r3, r4
 80002aa:	fbb2 f0fe 	udiv	r0, r2, lr
 80002ae:	fb0e 2210 	mls	r2, lr, r0, r2
 80002b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002b6:	fb00 fc0c 	mul.w	ip, r0, ip
 80002ba:	459c      	cmp	ip, r3
 80002bc:	d909      	bls.n	80002d2 <__udivmoddi4+0x8e>
 80002be:	18fb      	adds	r3, r7, r3
 80002c0:	f100 32ff 	add.w	r2, r0, #4294967295
 80002c4:	f080 80d6 	bcs.w	8000474 <__udivmoddi4+0x230>
 80002c8:	459c      	cmp	ip, r3
 80002ca:	f240 80d3 	bls.w	8000474 <__udivmoddi4+0x230>
 80002ce:	443b      	add	r3, r7
 80002d0:	3802      	subs	r0, #2
 80002d2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002d6:	eba3 030c 	sub.w	r3, r3, ip
 80002da:	2100      	movs	r1, #0
 80002dc:	b11d      	cbz	r5, 80002e6 <__udivmoddi4+0xa2>
 80002de:	40f3      	lsrs	r3, r6
 80002e0:	2200      	movs	r2, #0
 80002e2:	e9c5 3200 	strd	r3, r2, [r5]
 80002e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ea:	428b      	cmp	r3, r1
 80002ec:	d905      	bls.n	80002fa <__udivmoddi4+0xb6>
 80002ee:	b10d      	cbz	r5, 80002f4 <__udivmoddi4+0xb0>
 80002f0:	e9c5 0100 	strd	r0, r1, [r5]
 80002f4:	2100      	movs	r1, #0
 80002f6:	4608      	mov	r0, r1
 80002f8:	e7f5      	b.n	80002e6 <__udivmoddi4+0xa2>
 80002fa:	fab3 f183 	clz	r1, r3
 80002fe:	2900      	cmp	r1, #0
 8000300:	d146      	bne.n	8000390 <__udivmoddi4+0x14c>
 8000302:	4573      	cmp	r3, lr
 8000304:	d302      	bcc.n	800030c <__udivmoddi4+0xc8>
 8000306:	4282      	cmp	r2, r0
 8000308:	f200 8105 	bhi.w	8000516 <__udivmoddi4+0x2d2>
 800030c:	1a84      	subs	r4, r0, r2
 800030e:	eb6e 0203 	sbc.w	r2, lr, r3
 8000312:	2001      	movs	r0, #1
 8000314:	4690      	mov	r8, r2
 8000316:	2d00      	cmp	r5, #0
 8000318:	d0e5      	beq.n	80002e6 <__udivmoddi4+0xa2>
 800031a:	e9c5 4800 	strd	r4, r8, [r5]
 800031e:	e7e2      	b.n	80002e6 <__udivmoddi4+0xa2>
 8000320:	2a00      	cmp	r2, #0
 8000322:	f000 8090 	beq.w	8000446 <__udivmoddi4+0x202>
 8000326:	fab2 f682 	clz	r6, r2
 800032a:	2e00      	cmp	r6, #0
 800032c:	f040 80a4 	bne.w	8000478 <__udivmoddi4+0x234>
 8000330:	1a8a      	subs	r2, r1, r2
 8000332:	0c03      	lsrs	r3, r0, #16
 8000334:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000338:	b280      	uxth	r0, r0
 800033a:	b2bc      	uxth	r4, r7
 800033c:	2101      	movs	r1, #1
 800033e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000342:	fb0e 221c 	mls	r2, lr, ip, r2
 8000346:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800034a:	fb04 f20c 	mul.w	r2, r4, ip
 800034e:	429a      	cmp	r2, r3
 8000350:	d907      	bls.n	8000362 <__udivmoddi4+0x11e>
 8000352:	18fb      	adds	r3, r7, r3
 8000354:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000358:	d202      	bcs.n	8000360 <__udivmoddi4+0x11c>
 800035a:	429a      	cmp	r2, r3
 800035c:	f200 80e0 	bhi.w	8000520 <__udivmoddi4+0x2dc>
 8000360:	46c4      	mov	ip, r8
 8000362:	1a9b      	subs	r3, r3, r2
 8000364:	fbb3 f2fe 	udiv	r2, r3, lr
 8000368:	fb0e 3312 	mls	r3, lr, r2, r3
 800036c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000370:	fb02 f404 	mul.w	r4, r2, r4
 8000374:	429c      	cmp	r4, r3
 8000376:	d907      	bls.n	8000388 <__udivmoddi4+0x144>
 8000378:	18fb      	adds	r3, r7, r3
 800037a:	f102 30ff 	add.w	r0, r2, #4294967295
 800037e:	d202      	bcs.n	8000386 <__udivmoddi4+0x142>
 8000380:	429c      	cmp	r4, r3
 8000382:	f200 80ca 	bhi.w	800051a <__udivmoddi4+0x2d6>
 8000386:	4602      	mov	r2, r0
 8000388:	1b1b      	subs	r3, r3, r4
 800038a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800038e:	e7a5      	b.n	80002dc <__udivmoddi4+0x98>
 8000390:	f1c1 0620 	rsb	r6, r1, #32
 8000394:	408b      	lsls	r3, r1
 8000396:	fa22 f706 	lsr.w	r7, r2, r6
 800039a:	431f      	orrs	r7, r3
 800039c:	fa0e f401 	lsl.w	r4, lr, r1
 80003a0:	fa20 f306 	lsr.w	r3, r0, r6
 80003a4:	fa2e fe06 	lsr.w	lr, lr, r6
 80003a8:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80003ac:	4323      	orrs	r3, r4
 80003ae:	fa00 f801 	lsl.w	r8, r0, r1
 80003b2:	fa1f fc87 	uxth.w	ip, r7
 80003b6:	fbbe f0f9 	udiv	r0, lr, r9
 80003ba:	0c1c      	lsrs	r4, r3, #16
 80003bc:	fb09 ee10 	mls	lr, r9, r0, lr
 80003c0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80003c4:	fb00 fe0c 	mul.w	lr, r0, ip
 80003c8:	45a6      	cmp	lr, r4
 80003ca:	fa02 f201 	lsl.w	r2, r2, r1
 80003ce:	d909      	bls.n	80003e4 <__udivmoddi4+0x1a0>
 80003d0:	193c      	adds	r4, r7, r4
 80003d2:	f100 3aff 	add.w	sl, r0, #4294967295
 80003d6:	f080 809c 	bcs.w	8000512 <__udivmoddi4+0x2ce>
 80003da:	45a6      	cmp	lr, r4
 80003dc:	f240 8099 	bls.w	8000512 <__udivmoddi4+0x2ce>
 80003e0:	3802      	subs	r0, #2
 80003e2:	443c      	add	r4, r7
 80003e4:	eba4 040e 	sub.w	r4, r4, lr
 80003e8:	fa1f fe83 	uxth.w	lr, r3
 80003ec:	fbb4 f3f9 	udiv	r3, r4, r9
 80003f0:	fb09 4413 	mls	r4, r9, r3, r4
 80003f4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003f8:	fb03 fc0c 	mul.w	ip, r3, ip
 80003fc:	45a4      	cmp	ip, r4
 80003fe:	d908      	bls.n	8000412 <__udivmoddi4+0x1ce>
 8000400:	193c      	adds	r4, r7, r4
 8000402:	f103 3eff 	add.w	lr, r3, #4294967295
 8000406:	f080 8082 	bcs.w	800050e <__udivmoddi4+0x2ca>
 800040a:	45a4      	cmp	ip, r4
 800040c:	d97f      	bls.n	800050e <__udivmoddi4+0x2ca>
 800040e:	3b02      	subs	r3, #2
 8000410:	443c      	add	r4, r7
 8000412:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000416:	eba4 040c 	sub.w	r4, r4, ip
 800041a:	fba0 ec02 	umull	lr, ip, r0, r2
 800041e:	4564      	cmp	r4, ip
 8000420:	4673      	mov	r3, lr
 8000422:	46e1      	mov	r9, ip
 8000424:	d362      	bcc.n	80004ec <__udivmoddi4+0x2a8>
 8000426:	d05f      	beq.n	80004e8 <__udivmoddi4+0x2a4>
 8000428:	b15d      	cbz	r5, 8000442 <__udivmoddi4+0x1fe>
 800042a:	ebb8 0203 	subs.w	r2, r8, r3
 800042e:	eb64 0409 	sbc.w	r4, r4, r9
 8000432:	fa04 f606 	lsl.w	r6, r4, r6
 8000436:	fa22 f301 	lsr.w	r3, r2, r1
 800043a:	431e      	orrs	r6, r3
 800043c:	40cc      	lsrs	r4, r1
 800043e:	e9c5 6400 	strd	r6, r4, [r5]
 8000442:	2100      	movs	r1, #0
 8000444:	e74f      	b.n	80002e6 <__udivmoddi4+0xa2>
 8000446:	fbb1 fcf2 	udiv	ip, r1, r2
 800044a:	0c01      	lsrs	r1, r0, #16
 800044c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000450:	b280      	uxth	r0, r0
 8000452:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000456:	463b      	mov	r3, r7
 8000458:	4638      	mov	r0, r7
 800045a:	463c      	mov	r4, r7
 800045c:	46b8      	mov	r8, r7
 800045e:	46be      	mov	lr, r7
 8000460:	2620      	movs	r6, #32
 8000462:	fbb1 f1f7 	udiv	r1, r1, r7
 8000466:	eba2 0208 	sub.w	r2, r2, r8
 800046a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800046e:	e766      	b.n	800033e <__udivmoddi4+0xfa>
 8000470:	4601      	mov	r1, r0
 8000472:	e718      	b.n	80002a6 <__udivmoddi4+0x62>
 8000474:	4610      	mov	r0, r2
 8000476:	e72c      	b.n	80002d2 <__udivmoddi4+0x8e>
 8000478:	f1c6 0220 	rsb	r2, r6, #32
 800047c:	fa2e f302 	lsr.w	r3, lr, r2
 8000480:	40b7      	lsls	r7, r6
 8000482:	40b1      	lsls	r1, r6
 8000484:	fa20 f202 	lsr.w	r2, r0, r2
 8000488:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800048c:	430a      	orrs	r2, r1
 800048e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000492:	b2bc      	uxth	r4, r7
 8000494:	fb0e 3318 	mls	r3, lr, r8, r3
 8000498:	0c11      	lsrs	r1, r2, #16
 800049a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800049e:	fb08 f904 	mul.w	r9, r8, r4
 80004a2:	40b0      	lsls	r0, r6
 80004a4:	4589      	cmp	r9, r1
 80004a6:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80004aa:	b280      	uxth	r0, r0
 80004ac:	d93e      	bls.n	800052c <__udivmoddi4+0x2e8>
 80004ae:	1879      	adds	r1, r7, r1
 80004b0:	f108 3cff 	add.w	ip, r8, #4294967295
 80004b4:	d201      	bcs.n	80004ba <__udivmoddi4+0x276>
 80004b6:	4589      	cmp	r9, r1
 80004b8:	d81f      	bhi.n	80004fa <__udivmoddi4+0x2b6>
 80004ba:	eba1 0109 	sub.w	r1, r1, r9
 80004be:	fbb1 f9fe 	udiv	r9, r1, lr
 80004c2:	fb09 f804 	mul.w	r8, r9, r4
 80004c6:	fb0e 1119 	mls	r1, lr, r9, r1
 80004ca:	b292      	uxth	r2, r2
 80004cc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004d0:	4542      	cmp	r2, r8
 80004d2:	d229      	bcs.n	8000528 <__udivmoddi4+0x2e4>
 80004d4:	18ba      	adds	r2, r7, r2
 80004d6:	f109 31ff 	add.w	r1, r9, #4294967295
 80004da:	d2c4      	bcs.n	8000466 <__udivmoddi4+0x222>
 80004dc:	4542      	cmp	r2, r8
 80004de:	d2c2      	bcs.n	8000466 <__udivmoddi4+0x222>
 80004e0:	f1a9 0102 	sub.w	r1, r9, #2
 80004e4:	443a      	add	r2, r7
 80004e6:	e7be      	b.n	8000466 <__udivmoddi4+0x222>
 80004e8:	45f0      	cmp	r8, lr
 80004ea:	d29d      	bcs.n	8000428 <__udivmoddi4+0x1e4>
 80004ec:	ebbe 0302 	subs.w	r3, lr, r2
 80004f0:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004f4:	3801      	subs	r0, #1
 80004f6:	46e1      	mov	r9, ip
 80004f8:	e796      	b.n	8000428 <__udivmoddi4+0x1e4>
 80004fa:	eba7 0909 	sub.w	r9, r7, r9
 80004fe:	4449      	add	r1, r9
 8000500:	f1a8 0c02 	sub.w	ip, r8, #2
 8000504:	fbb1 f9fe 	udiv	r9, r1, lr
 8000508:	fb09 f804 	mul.w	r8, r9, r4
 800050c:	e7db      	b.n	80004c6 <__udivmoddi4+0x282>
 800050e:	4673      	mov	r3, lr
 8000510:	e77f      	b.n	8000412 <__udivmoddi4+0x1ce>
 8000512:	4650      	mov	r0, sl
 8000514:	e766      	b.n	80003e4 <__udivmoddi4+0x1a0>
 8000516:	4608      	mov	r0, r1
 8000518:	e6fd      	b.n	8000316 <__udivmoddi4+0xd2>
 800051a:	443b      	add	r3, r7
 800051c:	3a02      	subs	r2, #2
 800051e:	e733      	b.n	8000388 <__udivmoddi4+0x144>
 8000520:	f1ac 0c02 	sub.w	ip, ip, #2
 8000524:	443b      	add	r3, r7
 8000526:	e71c      	b.n	8000362 <__udivmoddi4+0x11e>
 8000528:	4649      	mov	r1, r9
 800052a:	e79c      	b.n	8000466 <__udivmoddi4+0x222>
 800052c:	eba1 0109 	sub.w	r1, r1, r9
 8000530:	46c4      	mov	ip, r8
 8000532:	fbb1 f9fe 	udiv	r9, r1, lr
 8000536:	fb09 f804 	mul.w	r8, r9, r4
 800053a:	e7c4      	b.n	80004c6 <__udivmoddi4+0x282>

0800053c <__aeabi_idiv0>:
 800053c:	4770      	bx	lr
 800053e:	bf00      	nop

08000540 <AudioPWM_SetFreq>:
  HAL_TIM_PWM_Start(s_pwm, TIM_CHANNEL_1);
  AudioPWM_Silence();
}

void AudioPWM_SetFreq(uint32_t hz)
{
 8000540:	b580      	push	{r7, lr}
 8000542:	b084      	sub	sp, #16
 8000544:	af00      	add	r7, sp, #0
 8000546:	6078      	str	r0, [r7, #4]
  if (!s_pwm) return;
 8000548:	4b19      	ldr	r3, [pc, #100]	@ (80005b0 <AudioPWM_SetFreq+0x70>)
 800054a:	681b      	ldr	r3, [r3, #0]
 800054c:	2b00      	cmp	r3, #0
 800054e:	d02a      	beq.n	80005a6 <AudioPWM_SetFreq+0x66>
  if (hz == 0) { AudioPWM_Silence(); return; }
 8000550:	687b      	ldr	r3, [r7, #4]
 8000552:	2b00      	cmp	r3, #0
 8000554:	d102      	bne.n	800055c <AudioPWM_SetFreq+0x1c>
 8000556:	f000 f82f 	bl	80005b8 <AudioPWM_Silence>
 800055a:	e025      	b.n	80005a8 <AudioPWM_SetFreq+0x68>

  uint32_t arr = (1000000UL / hz);
 800055c:	4a15      	ldr	r2, [pc, #84]	@ (80005b4 <AudioPWM_SetFreq+0x74>)
 800055e:	687b      	ldr	r3, [r7, #4]
 8000560:	fbb2 f3f3 	udiv	r3, r2, r3
 8000564:	60fb      	str	r3, [r7, #12]
  if (arr) arr--;
 8000566:	68fb      	ldr	r3, [r7, #12]
 8000568:	2b00      	cmp	r3, #0
 800056a:	d002      	beq.n	8000572 <AudioPWM_SetFreq+0x32>
 800056c:	68fb      	ldr	r3, [r7, #12]
 800056e:	3b01      	subs	r3, #1
 8000570:	60fb      	str	r3, [r7, #12]
  if (arr > 65535U) arr = 65535U;
 8000572:	68fb      	ldr	r3, [r7, #12]
 8000574:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000578:	d302      	bcc.n	8000580 <AudioPWM_SetFreq+0x40>
 800057a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800057e:	60fb      	str	r3, [r7, #12]
  __HAL_TIM_SET_AUTORELOAD(s_pwm, (uint16_t)arr);
 8000580:	68fb      	ldr	r3, [r7, #12]
 8000582:	b29a      	uxth	r2, r3
 8000584:	4b0a      	ldr	r3, [pc, #40]	@ (80005b0 <AudioPWM_SetFreq+0x70>)
 8000586:	681b      	ldr	r3, [r3, #0]
 8000588:	681b      	ldr	r3, [r3, #0]
 800058a:	62da      	str	r2, [r3, #44]	@ 0x2c
 800058c:	68fb      	ldr	r3, [r7, #12]
 800058e:	b29a      	uxth	r2, r3
 8000590:	4b07      	ldr	r3, [pc, #28]	@ (80005b0 <AudioPWM_SetFreq+0x70>)
 8000592:	681b      	ldr	r3, [r3, #0]
 8000594:	60da      	str	r2, [r3, #12]
  __HAL_TIM_SET_COMPARE(s_pwm, TIM_CHANNEL_1, (uint16_t)(arr >> 1)); // 50%
 8000596:	68fb      	ldr	r3, [r7, #12]
 8000598:	085b      	lsrs	r3, r3, #1
 800059a:	b29a      	uxth	r2, r3
 800059c:	4b04      	ldr	r3, [pc, #16]	@ (80005b0 <AudioPWM_SetFreq+0x70>)
 800059e:	681b      	ldr	r3, [r3, #0]
 80005a0:	681b      	ldr	r3, [r3, #0]
 80005a2:	635a      	str	r2, [r3, #52]	@ 0x34
 80005a4:	e000      	b.n	80005a8 <AudioPWM_SetFreq+0x68>
  if (!s_pwm) return;
 80005a6:	bf00      	nop
}
 80005a8:	3710      	adds	r7, #16
 80005aa:	46bd      	mov	sp, r7
 80005ac:	bd80      	pop	{r7, pc}
 80005ae:	bf00      	nop
 80005b0:	200000b8 	.word	0x200000b8
 80005b4:	000f4240 	.word	0x000f4240

080005b8 <AudioPWM_Silence>:

void AudioPWM_Silence(void)
{
 80005b8:	b480      	push	{r7}
 80005ba:	af00      	add	r7, sp, #0
  if (!s_pwm) return;
 80005bc:	4b07      	ldr	r3, [pc, #28]	@ (80005dc <AudioPWM_Silence+0x24>)
 80005be:	681b      	ldr	r3, [r3, #0]
 80005c0:	2b00      	cmp	r3, #0
 80005c2:	d005      	beq.n	80005d0 <AudioPWM_Silence+0x18>
  __HAL_TIM_SET_COMPARE(s_pwm, TIM_CHANNEL_1, 0);
 80005c4:	4b05      	ldr	r3, [pc, #20]	@ (80005dc <AudioPWM_Silence+0x24>)
 80005c6:	681b      	ldr	r3, [r3, #0]
 80005c8:	681b      	ldr	r3, [r3, #0]
 80005ca:	2200      	movs	r2, #0
 80005cc:	635a      	str	r2, [r3, #52]	@ 0x34
 80005ce:	e000      	b.n	80005d2 <AudioPWM_Silence+0x1a>
  if (!s_pwm) return;
 80005d0:	bf00      	nop
}
 80005d2:	46bd      	mov	sp, r7
 80005d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005d8:	4770      	bx	lr
 80005da:	bf00      	nop
 80005dc:	200000b8 	.word	0x200000b8

080005e0 <SELECT>:
 * SPI functions
 **************************************/

/* slave select */
static void SELECT(void)
{
 80005e0:	b580      	push	{r7, lr}
 80005e2:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(SD_CS_PORT, SD_CS_PIN, GPIO_PIN_RESET);
 80005e4:	2200      	movs	r2, #0
 80005e6:	2140      	movs	r1, #64	@ 0x40
 80005e8:	4803      	ldr	r0, [pc, #12]	@ (80005f8 <SELECT+0x18>)
 80005ea:	f002 fe39 	bl	8003260 <HAL_GPIO_WritePin>
    HAL_Delay(1);
 80005ee:	2001      	movs	r0, #1
 80005f0:	f002 fb18 	bl	8002c24 <HAL_Delay>
}
 80005f4:	bf00      	nop
 80005f6:	bd80      	pop	{r7, pc}
 80005f8:	40020400 	.word	0x40020400

080005fc <DESELECT>:

/* slave deselect */
static void DESELECT(void)
{
 80005fc:	b580      	push	{r7, lr}
 80005fe:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(SD_CS_PORT, SD_CS_PIN, GPIO_PIN_SET);
 8000600:	2201      	movs	r2, #1
 8000602:	2140      	movs	r1, #64	@ 0x40
 8000604:	4803      	ldr	r0, [pc, #12]	@ (8000614 <DESELECT+0x18>)
 8000606:	f002 fe2b 	bl	8003260 <HAL_GPIO_WritePin>
    HAL_Delay(1);
 800060a:	2001      	movs	r0, #1
 800060c:	f002 fb0a 	bl	8002c24 <HAL_Delay>
}
 8000610:	bf00      	nop
 8000612:	bd80      	pop	{r7, pc}
 8000614:	40020400 	.word	0x40020400

08000618 <SPI_TxByte>:

/* SPI transmit a byte */
static void SPI_TxByte(uint8_t data)
{
 8000618:	b580      	push	{r7, lr}
 800061a:	b082      	sub	sp, #8
 800061c:	af00      	add	r7, sp, #0
 800061e:	4603      	mov	r3, r0
 8000620:	71fb      	strb	r3, [r7, #7]
    while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 8000622:	bf00      	nop
 8000624:	4b08      	ldr	r3, [pc, #32]	@ (8000648 <SPI_TxByte+0x30>)
 8000626:	681b      	ldr	r3, [r3, #0]
 8000628:	689b      	ldr	r3, [r3, #8]
 800062a:	f003 0302 	and.w	r3, r3, #2
 800062e:	2b02      	cmp	r3, #2
 8000630:	d1f8      	bne.n	8000624 <SPI_TxByte+0xc>
    HAL_SPI_Transmit(HSPI_SDCARD, &data, 1, SPI_TIMEOUT);
 8000632:	1df9      	adds	r1, r7, #7
 8000634:	2364      	movs	r3, #100	@ 0x64
 8000636:	2201      	movs	r2, #1
 8000638:	4803      	ldr	r0, [pc, #12]	@ (8000648 <SPI_TxByte+0x30>)
 800063a:	f006 f948 	bl	80068ce <HAL_SPI_Transmit>
}
 800063e:	bf00      	nop
 8000640:	3708      	adds	r7, #8
 8000642:	46bd      	mov	sp, r7
 8000644:	bd80      	pop	{r7, pc}
 8000646:	bf00      	nop
 8000648:	20000118 	.word	0x20000118

0800064c <SPI_TxBuffer>:

/* SPI transmit buffer */
static void SPI_TxBuffer(uint8_t *buffer, uint16_t len)
{
 800064c:	b580      	push	{r7, lr}
 800064e:	b082      	sub	sp, #8
 8000650:	af00      	add	r7, sp, #0
 8000652:	6078      	str	r0, [r7, #4]
 8000654:	460b      	mov	r3, r1
 8000656:	807b      	strh	r3, [r7, #2]
    while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 8000658:	bf00      	nop
 800065a:	4b08      	ldr	r3, [pc, #32]	@ (800067c <SPI_TxBuffer+0x30>)
 800065c:	681b      	ldr	r3, [r3, #0]
 800065e:	689b      	ldr	r3, [r3, #8]
 8000660:	f003 0302 	and.w	r3, r3, #2
 8000664:	2b02      	cmp	r3, #2
 8000666:	d1f8      	bne.n	800065a <SPI_TxBuffer+0xe>
    HAL_SPI_Transmit(HSPI_SDCARD, buffer, len, SPI_TIMEOUT);
 8000668:	887a      	ldrh	r2, [r7, #2]
 800066a:	2364      	movs	r3, #100	@ 0x64
 800066c:	6879      	ldr	r1, [r7, #4]
 800066e:	4803      	ldr	r0, [pc, #12]	@ (800067c <SPI_TxBuffer+0x30>)
 8000670:	f006 f92d 	bl	80068ce <HAL_SPI_Transmit>
}
 8000674:	bf00      	nop
 8000676:	3708      	adds	r7, #8
 8000678:	46bd      	mov	sp, r7
 800067a:	bd80      	pop	{r7, pc}
 800067c:	20000118 	.word	0x20000118

08000680 <SPI_RxByte>:

/* SPI receive a byte */
static uint8_t SPI_RxByte(void)
{
 8000680:	b580      	push	{r7, lr}
 8000682:	b084      	sub	sp, #16
 8000684:	af02      	add	r7, sp, #8
    uint8_t dummy, data;
    dummy = 0xFF;
 8000686:	23ff      	movs	r3, #255	@ 0xff
 8000688:	71fb      	strb	r3, [r7, #7]

    while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 800068a:	bf00      	nop
 800068c:	4b09      	ldr	r3, [pc, #36]	@ (80006b4 <SPI_RxByte+0x34>)
 800068e:	681b      	ldr	r3, [r3, #0]
 8000690:	689b      	ldr	r3, [r3, #8]
 8000692:	f003 0302 	and.w	r3, r3, #2
 8000696:	2b02      	cmp	r3, #2
 8000698:	d1f8      	bne.n	800068c <SPI_RxByte+0xc>
    HAL_SPI_TransmitReceive(HSPI_SDCARD, &dummy, &data, 1, SPI_TIMEOUT);
 800069a:	1dba      	adds	r2, r7, #6
 800069c:	1df9      	adds	r1, r7, #7
 800069e:	2364      	movs	r3, #100	@ 0x64
 80006a0:	9300      	str	r3, [sp, #0]
 80006a2:	2301      	movs	r3, #1
 80006a4:	4803      	ldr	r0, [pc, #12]	@ (80006b4 <SPI_RxByte+0x34>)
 80006a6:	f006 fa56 	bl	8006b56 <HAL_SPI_TransmitReceive>

    return data;
 80006aa:	79bb      	ldrb	r3, [r7, #6]
}
 80006ac:	4618      	mov	r0, r3
 80006ae:	3708      	adds	r7, #8
 80006b0:	46bd      	mov	sp, r7
 80006b2:	bd80      	pop	{r7, pc}
 80006b4:	20000118 	.word	0x20000118

080006b8 <SPI_RxBytePtr>:

/* SPI receive a byte via pointer */
static void SPI_RxBytePtr(uint8_t *buff)
{
 80006b8:	b580      	push	{r7, lr}
 80006ba:	b082      	sub	sp, #8
 80006bc:	af00      	add	r7, sp, #0
 80006be:	6078      	str	r0, [r7, #4]
    *buff = SPI_RxByte();
 80006c0:	f7ff ffde 	bl	8000680 <SPI_RxByte>
 80006c4:	4603      	mov	r3, r0
 80006c6:	461a      	mov	r2, r3
 80006c8:	687b      	ldr	r3, [r7, #4]
 80006ca:	701a      	strb	r2, [r3, #0]
}
 80006cc:	bf00      	nop
 80006ce:	3708      	adds	r7, #8
 80006d0:	46bd      	mov	sp, r7
 80006d2:	bd80      	pop	{r7, pc}

080006d4 <SD_ReadyWait>:
 * SD functions
 **************************************/

/* wait SD ready */
static uint8_t SD_ReadyWait(void)
{
 80006d4:	b580      	push	{r7, lr}
 80006d6:	b082      	sub	sp, #8
 80006d8:	af00      	add	r7, sp, #0
    uint8_t res;

    /* timeout 500ms */
    Timer2 = 500;
 80006da:	4b0a      	ldr	r3, [pc, #40]	@ (8000704 <SD_ReadyWait+0x30>)
 80006dc:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 80006e0:	801a      	strh	r2, [r3, #0]

    /* if SD goes ready, receives 0xFF */
    do {
        res = SPI_RxByte();
 80006e2:	f7ff ffcd 	bl	8000680 <SPI_RxByte>
 80006e6:	4603      	mov	r3, r0
 80006e8:	71fb      	strb	r3, [r7, #7]
    } while ((res != 0xFF) && Timer2);
 80006ea:	79fb      	ldrb	r3, [r7, #7]
 80006ec:	2bff      	cmp	r3, #255	@ 0xff
 80006ee:	d004      	beq.n	80006fa <SD_ReadyWait+0x26>
 80006f0:	4b04      	ldr	r3, [pc, #16]	@ (8000704 <SD_ReadyWait+0x30>)
 80006f2:	881b      	ldrh	r3, [r3, #0]
 80006f4:	b29b      	uxth	r3, r3
 80006f6:	2b00      	cmp	r3, #0
 80006f8:	d1f3      	bne.n	80006e2 <SD_ReadyWait+0xe>

    return res;
 80006fa:	79fb      	ldrb	r3, [r7, #7]
}
 80006fc:	4618      	mov	r0, r3
 80006fe:	3708      	adds	r7, #8
 8000700:	46bd      	mov	sp, r7
 8000702:	bd80      	pop	{r7, pc}
 8000704:	200000be 	.word	0x200000be

08000708 <SD_PowerOn>:

/* power on */
static void SD_PowerOn(void)
{
 8000708:	b580      	push	{r7, lr}
 800070a:	b084      	sub	sp, #16
 800070c:	af00      	add	r7, sp, #0
    uint8_t args[6];
    uint32_t cnt = 0x1FFF;
 800070e:	f641 73ff 	movw	r3, #8191	@ 0x1fff
 8000712:	60fb      	str	r3, [r7, #12]

    /* transmit bytes to wake up */
    DESELECT();
 8000714:	f7ff ff72 	bl	80005fc <DESELECT>
    for(int i = 0; i < 10; i++)
 8000718:	2300      	movs	r3, #0
 800071a:	60bb      	str	r3, [r7, #8]
 800071c:	e005      	b.n	800072a <SD_PowerOn+0x22>
    {
        SPI_TxByte(0xFF);
 800071e:	20ff      	movs	r0, #255	@ 0xff
 8000720:	f7ff ff7a 	bl	8000618 <SPI_TxByte>
    for(int i = 0; i < 10; i++)
 8000724:	68bb      	ldr	r3, [r7, #8]
 8000726:	3301      	adds	r3, #1
 8000728:	60bb      	str	r3, [r7, #8]
 800072a:	68bb      	ldr	r3, [r7, #8]
 800072c:	2b09      	cmp	r3, #9
 800072e:	ddf6      	ble.n	800071e <SD_PowerOn+0x16>
    }

    /* slave select */
    SELECT();
 8000730:	f7ff ff56 	bl	80005e0 <SELECT>

    /* make idle state */
    args[0] = CMD0;     /* CMD0:GO_IDLE_STATE */
 8000734:	2340      	movs	r3, #64	@ 0x40
 8000736:	703b      	strb	r3, [r7, #0]
    args[1] = 0;
 8000738:	2300      	movs	r3, #0
 800073a:	707b      	strb	r3, [r7, #1]
    args[2] = 0;
 800073c:	2300      	movs	r3, #0
 800073e:	70bb      	strb	r3, [r7, #2]
    args[3] = 0;
 8000740:	2300      	movs	r3, #0
 8000742:	70fb      	strb	r3, [r7, #3]
    args[4] = 0;
 8000744:	2300      	movs	r3, #0
 8000746:	713b      	strb	r3, [r7, #4]
    args[5] = 0x95;     /* CRC */
 8000748:	2395      	movs	r3, #149	@ 0x95
 800074a:	717b      	strb	r3, [r7, #5]

    SPI_TxBuffer(args, sizeof(args));
 800074c:	463b      	mov	r3, r7
 800074e:	2106      	movs	r1, #6
 8000750:	4618      	mov	r0, r3
 8000752:	f7ff ff7b 	bl	800064c <SPI_TxBuffer>

    /* wait response */
    while ((SPI_RxByte() != 0x01) && cnt)
 8000756:	e002      	b.n	800075e <SD_PowerOn+0x56>
    {
        cnt--;
 8000758:	68fb      	ldr	r3, [r7, #12]
 800075a:	3b01      	subs	r3, #1
 800075c:	60fb      	str	r3, [r7, #12]
    while ((SPI_RxByte() != 0x01) && cnt)
 800075e:	f7ff ff8f 	bl	8000680 <SPI_RxByte>
 8000762:	4603      	mov	r3, r0
 8000764:	2b01      	cmp	r3, #1
 8000766:	d002      	beq.n	800076e <SD_PowerOn+0x66>
 8000768:	68fb      	ldr	r3, [r7, #12]
 800076a:	2b00      	cmp	r3, #0
 800076c:	d1f4      	bne.n	8000758 <SD_PowerOn+0x50>
    }

    DESELECT();
 800076e:	f7ff ff45 	bl	80005fc <DESELECT>
    SPI_TxByte(0XFF);
 8000772:	20ff      	movs	r0, #255	@ 0xff
 8000774:	f7ff ff50 	bl	8000618 <SPI_TxByte>

    PowerFlag = 1;
 8000778:	4b03      	ldr	r3, [pc, #12]	@ (8000788 <SD_PowerOn+0x80>)
 800077a:	2201      	movs	r2, #1
 800077c:	701a      	strb	r2, [r3, #0]
}
 800077e:	bf00      	nop
 8000780:	3710      	adds	r7, #16
 8000782:	46bd      	mov	sp, r7
 8000784:	bd80      	pop	{r7, pc}
 8000786:	bf00      	nop
 8000788:	200000c1 	.word	0x200000c1

0800078c <SD_PowerOff>:

/* power off */
static void SD_PowerOff(void)
{
 800078c:	b480      	push	{r7}
 800078e:	af00      	add	r7, sp, #0
    PowerFlag = 0;
 8000790:	4b03      	ldr	r3, [pc, #12]	@ (80007a0 <SD_PowerOff+0x14>)
 8000792:	2200      	movs	r2, #0
 8000794:	701a      	strb	r2, [r3, #0]
}
 8000796:	bf00      	nop
 8000798:	46bd      	mov	sp, r7
 800079a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800079e:	4770      	bx	lr
 80007a0:	200000c1 	.word	0x200000c1

080007a4 <SD_CheckPower>:

/* check power flag */
static uint8_t SD_CheckPower(void)
{
 80007a4:	b480      	push	{r7}
 80007a6:	af00      	add	r7, sp, #0
    return PowerFlag;
 80007a8:	4b03      	ldr	r3, [pc, #12]	@ (80007b8 <SD_CheckPower+0x14>)
 80007aa:	781b      	ldrb	r3, [r3, #0]
}
 80007ac:	4618      	mov	r0, r3
 80007ae:	46bd      	mov	sp, r7
 80007b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007b4:	4770      	bx	lr
 80007b6:	bf00      	nop
 80007b8:	200000c1 	.word	0x200000c1

080007bc <SD_RxDataBlock>:

/* receive data block */
static bool SD_RxDataBlock(BYTE *buff, UINT len)
{
 80007bc:	b580      	push	{r7, lr}
 80007be:	b084      	sub	sp, #16
 80007c0:	af00      	add	r7, sp, #0
 80007c2:	6078      	str	r0, [r7, #4]
 80007c4:	6039      	str	r1, [r7, #0]
    uint8_t token;

    /* timeout 200ms */
    Timer1 = 200;
 80007c6:	4b14      	ldr	r3, [pc, #80]	@ (8000818 <SD_RxDataBlock+0x5c>)
 80007c8:	22c8      	movs	r2, #200	@ 0xc8
 80007ca:	801a      	strh	r2, [r3, #0]

    /* loop until receive a response or timeout */
    do {
        token = SPI_RxByte();
 80007cc:	f7ff ff58 	bl	8000680 <SPI_RxByte>
 80007d0:	4603      	mov	r3, r0
 80007d2:	73fb      	strb	r3, [r7, #15]
    } while((token == 0xFF) && Timer1);
 80007d4:	7bfb      	ldrb	r3, [r7, #15]
 80007d6:	2bff      	cmp	r3, #255	@ 0xff
 80007d8:	d104      	bne.n	80007e4 <SD_RxDataBlock+0x28>
 80007da:	4b0f      	ldr	r3, [pc, #60]	@ (8000818 <SD_RxDataBlock+0x5c>)
 80007dc:	881b      	ldrh	r3, [r3, #0]
 80007de:	b29b      	uxth	r3, r3
 80007e0:	2b00      	cmp	r3, #0
 80007e2:	d1f3      	bne.n	80007cc <SD_RxDataBlock+0x10>

    /* invalid response */
    if(token != 0xFE) return FALSE;
 80007e4:	7bfb      	ldrb	r3, [r7, #15]
 80007e6:	2bfe      	cmp	r3, #254	@ 0xfe
 80007e8:	d007      	beq.n	80007fa <SD_RxDataBlock+0x3e>
 80007ea:	2300      	movs	r3, #0
 80007ec:	e00f      	b.n	800080e <SD_RxDataBlock+0x52>
    /* receive data */
    // FIX 2: do-while(len--) 루프 수정
    // 기존 코드는 len+1 만큼 실행되어 버퍼 오버플로우를 유발할 수 있습니다.
    // while(len--) 형태로 변경하여 정확히 len 만큼만 실행되도록 합니다.
    while(len--) {
        SPI_RxBytePtr(buff++);
 80007ee:	687b      	ldr	r3, [r7, #4]
 80007f0:	1c5a      	adds	r2, r3, #1
 80007f2:	607a      	str	r2, [r7, #4]
 80007f4:	4618      	mov	r0, r3
 80007f6:	f7ff ff5f 	bl	80006b8 <SPI_RxBytePtr>
    while(len--) {
 80007fa:	683b      	ldr	r3, [r7, #0]
 80007fc:	1e5a      	subs	r2, r3, #1
 80007fe:	603a      	str	r2, [r7, #0]
 8000800:	2b00      	cmp	r3, #0
 8000802:	d1f4      	bne.n	80007ee <SD_RxDataBlock+0x32>
    }

    /* discard CRC */
    SPI_RxByte();
 8000804:	f7ff ff3c 	bl	8000680 <SPI_RxByte>
    SPI_RxByte();
 8000808:	f7ff ff3a 	bl	8000680 <SPI_RxByte>

    return TRUE;
 800080c:	2301      	movs	r3, #1
}
 800080e:	4618      	mov	r0, r3
 8000810:	3710      	adds	r7, #16
 8000812:	46bd      	mov	sp, r7
 8000814:	bd80      	pop	{r7, pc}
 8000816:	bf00      	nop
 8000818:	200000bc 	.word	0x200000bc

0800081c <SD_TxDataBlock>:

/* transmit data block */
#if _USE_WRITE == 1
static bool SD_TxDataBlock(const uint8_t *buff, BYTE token)
{
 800081c:	b580      	push	{r7, lr}
 800081e:	b084      	sub	sp, #16
 8000820:	af00      	add	r7, sp, #0
 8000822:	6078      	str	r0, [r7, #4]
 8000824:	460b      	mov	r3, r1
 8000826:	70fb      	strb	r3, [r7, #3]
    uint8_t resp = 0xFF; // 초기화
 8000828:	23ff      	movs	r3, #255	@ 0xff
 800082a:	73fb      	strb	r3, [r7, #15]
    uint8_t i = 0;
 800082c:	2300      	movs	r3, #0
 800082e:	73bb      	strb	r3, [r7, #14]

    /* wait SD ready */
    if (SD_ReadyWait() != 0xFF) return FALSE;
 8000830:	f7ff ff50 	bl	80006d4 <SD_ReadyWait>
 8000834:	4603      	mov	r3, r0
 8000836:	2bff      	cmp	r3, #255	@ 0xff
 8000838:	d001      	beq.n	800083e <SD_TxDataBlock+0x22>
 800083a:	2300      	movs	r3, #0
 800083c:	e037      	b.n	80008ae <SD_TxDataBlock+0x92>

    /* transmit token */
    SPI_TxByte(token);
 800083e:	78fb      	ldrb	r3, [r7, #3]
 8000840:	4618      	mov	r0, r3
 8000842:	f7ff fee9 	bl	8000618 <SPI_TxByte>

    /* if it's not STOP token, transmit data */
    if (token != 0xFD)
 8000846:	78fb      	ldrb	r3, [r7, #3]
 8000848:	2bfd      	cmp	r3, #253	@ 0xfd
 800084a:	d028      	beq.n	800089e <SD_TxDataBlock+0x82>
    {
        SPI_TxBuffer((uint8_t*)buff, 512);
 800084c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000850:	6878      	ldr	r0, [r7, #4]
 8000852:	f7ff fefb 	bl	800064c <SPI_TxBuffer>

        /* discard CRC */
        SPI_RxByte();
 8000856:	f7ff ff13 	bl	8000680 <SPI_RxByte>
        SPI_RxByte();
 800085a:	f7ff ff11 	bl	8000680 <SPI_RxByte>

        /* receive response */
        while (i <= 64)
 800085e:	e00b      	b.n	8000878 <SD_TxDataBlock+0x5c>
        {
            resp = SPI_RxByte();
 8000860:	f7ff ff0e 	bl	8000680 <SPI_RxByte>
 8000864:	4603      	mov	r3, r0
 8000866:	73fb      	strb	r3, [r7, #15]

            /* transmit 0x05 accepted */
            if ((resp & 0x1F) == 0x05) break;
 8000868:	7bfb      	ldrb	r3, [r7, #15]
 800086a:	f003 031f 	and.w	r3, r3, #31
 800086e:	2b05      	cmp	r3, #5
 8000870:	d006      	beq.n	8000880 <SD_TxDataBlock+0x64>
            i++;
 8000872:	7bbb      	ldrb	r3, [r7, #14]
 8000874:	3301      	adds	r3, #1
 8000876:	73bb      	strb	r3, [r7, #14]
        while (i <= 64)
 8000878:	7bbb      	ldrb	r3, [r7, #14]
 800087a:	2b40      	cmp	r3, #64	@ 0x40
 800087c:	d9f0      	bls.n	8000860 <SD_TxDataBlock+0x44>
 800087e:	e000      	b.n	8000882 <SD_TxDataBlock+0x66>
            if ((resp & 0x1F) == 0x05) break;
 8000880:	bf00      	nop
        }

        // FIX 3: 타임아웃 없는 무한 루프 수정
        // 카드가 계속 busy(0x00) 상태일 경우 시스템이 멈추는 것을 방지하기 위해 타임아웃을 추가합니다.
        Timer1 = 200; // 200ms 타임아웃
 8000882:	4b0d      	ldr	r3, [pc, #52]	@ (80008b8 <SD_TxDataBlock+0x9c>)
 8000884:	22c8      	movs	r2, #200	@ 0xc8
 8000886:	801a      	strh	r2, [r3, #0]
        while ((SPI_RxByte() == 0) && Timer1);
 8000888:	bf00      	nop
 800088a:	f7ff fef9 	bl	8000680 <SPI_RxByte>
 800088e:	4603      	mov	r3, r0
 8000890:	2b00      	cmp	r3, #0
 8000892:	d104      	bne.n	800089e <SD_TxDataBlock+0x82>
 8000894:	4b08      	ldr	r3, [pc, #32]	@ (80008b8 <SD_TxDataBlock+0x9c>)
 8000896:	881b      	ldrh	r3, [r3, #0]
 8000898:	b29b      	uxth	r3, r3
 800089a:	2b00      	cmp	r3, #0
 800089c:	d1f5      	bne.n	800088a <SD_TxDataBlock+0x6e>
    }

    // resp가 초기화되지 않은 상태로 사용될 수 있어 수정
    if ((resp & 0x1F) == 0x05) return TRUE;
 800089e:	7bfb      	ldrb	r3, [r7, #15]
 80008a0:	f003 031f 	and.w	r3, r3, #31
 80008a4:	2b05      	cmp	r3, #5
 80008a6:	d101      	bne.n	80008ac <SD_TxDataBlock+0x90>
 80008a8:	2301      	movs	r3, #1
 80008aa:	e000      	b.n	80008ae <SD_TxDataBlock+0x92>

    return FALSE;
 80008ac:	2300      	movs	r3, #0
}
 80008ae:	4618      	mov	r0, r3
 80008b0:	3710      	adds	r7, #16
 80008b2:	46bd      	mov	sp, r7
 80008b4:	bd80      	pop	{r7, pc}
 80008b6:	bf00      	nop
 80008b8:	200000bc 	.word	0x200000bc

080008bc <SD_SendCmd>:
#endif /* _USE_WRITE */

/* transmit command */
static BYTE SD_SendCmd(BYTE cmd, uint32_t arg)
{
 80008bc:	b580      	push	{r7, lr}
 80008be:	b084      	sub	sp, #16
 80008c0:	af00      	add	r7, sp, #0
 80008c2:	4603      	mov	r3, r0
 80008c4:	6039      	str	r1, [r7, #0]
 80008c6:	71fb      	strb	r3, [r7, #7]
    uint8_t crc, res;

    /* wait SD ready */
    if (SD_ReadyWait() != 0xFF) return 0xFF;
 80008c8:	f7ff ff04 	bl	80006d4 <SD_ReadyWait>
 80008cc:	4603      	mov	r3, r0
 80008ce:	2bff      	cmp	r3, #255	@ 0xff
 80008d0:	d001      	beq.n	80008d6 <SD_SendCmd+0x1a>
 80008d2:	23ff      	movs	r3, #255	@ 0xff
 80008d4:	e042      	b.n	800095c <SD_SendCmd+0xa0>

    /* transmit command */
    SPI_TxByte(cmd);                    /* Command */
 80008d6:	79fb      	ldrb	r3, [r7, #7]
 80008d8:	4618      	mov	r0, r3
 80008da:	f7ff fe9d 	bl	8000618 <SPI_TxByte>
    SPI_TxByte((uint8_t)(arg >> 24));   /* Argument[31..24] */
 80008de:	683b      	ldr	r3, [r7, #0]
 80008e0:	0e1b      	lsrs	r3, r3, #24
 80008e2:	b2db      	uxtb	r3, r3
 80008e4:	4618      	mov	r0, r3
 80008e6:	f7ff fe97 	bl	8000618 <SPI_TxByte>
    SPI_TxByte((uint8_t)(arg >> 16));   /* Argument[23..16] */
 80008ea:	683b      	ldr	r3, [r7, #0]
 80008ec:	0c1b      	lsrs	r3, r3, #16
 80008ee:	b2db      	uxtb	r3, r3
 80008f0:	4618      	mov	r0, r3
 80008f2:	f7ff fe91 	bl	8000618 <SPI_TxByte>
    SPI_TxByte((uint8_t)(arg >> 8));    /* Argument[15..8] */
 80008f6:	683b      	ldr	r3, [r7, #0]
 80008f8:	0a1b      	lsrs	r3, r3, #8
 80008fa:	b2db      	uxtb	r3, r3
 80008fc:	4618      	mov	r0, r3
 80008fe:	f7ff fe8b 	bl	8000618 <SPI_TxByte>
    SPI_TxByte((uint8_t)arg);           /* Argument[7..0] */
 8000902:	683b      	ldr	r3, [r7, #0]
 8000904:	b2db      	uxtb	r3, r3
 8000906:	4618      	mov	r0, r3
 8000908:	f7ff fe86 	bl	8000618 <SPI_TxByte>

    /* prepare CRC */
    if(cmd == CMD0) crc = 0x95; /* CRC for CMD0(0) */
 800090c:	79fb      	ldrb	r3, [r7, #7]
 800090e:	2b40      	cmp	r3, #64	@ 0x40
 8000910:	d102      	bne.n	8000918 <SD_SendCmd+0x5c>
 8000912:	2395      	movs	r3, #149	@ 0x95
 8000914:	73fb      	strb	r3, [r7, #15]
 8000916:	e007      	b.n	8000928 <SD_SendCmd+0x6c>
    else if(cmd == CMD8) crc = 0x87;    /* CRC for CMD8(0x1AA) */
 8000918:	79fb      	ldrb	r3, [r7, #7]
 800091a:	2b48      	cmp	r3, #72	@ 0x48
 800091c:	d102      	bne.n	8000924 <SD_SendCmd+0x68>
 800091e:	2387      	movs	r3, #135	@ 0x87
 8000920:	73fb      	strb	r3, [r7, #15]
 8000922:	e001      	b.n	8000928 <SD_SendCmd+0x6c>
    else crc = 1;
 8000924:	2301      	movs	r3, #1
 8000926:	73fb      	strb	r3, [r7, #15]

    /* transmit CRC */
    SPI_TxByte(crc);
 8000928:	7bfb      	ldrb	r3, [r7, #15]
 800092a:	4618      	mov	r0, r3
 800092c:	f7ff fe74 	bl	8000618 <SPI_TxByte>

    /* Skip a stuff byte when STOP_TRANSMISSION */
    if (cmd == CMD12) SPI_RxByte();
 8000930:	79fb      	ldrb	r3, [r7, #7]
 8000932:	2b4c      	cmp	r3, #76	@ 0x4c
 8000934:	d101      	bne.n	800093a <SD_SendCmd+0x7e>
 8000936:	f7ff fea3 	bl	8000680 <SPI_RxByte>

    /* receive response */
    uint8_t n = 10;
 800093a:	230a      	movs	r3, #10
 800093c:	73bb      	strb	r3, [r7, #14]
    do {
        res = SPI_RxByte();
 800093e:	f7ff fe9f 	bl	8000680 <SPI_RxByte>
 8000942:	4603      	mov	r3, r0
 8000944:	737b      	strb	r3, [r7, #13]
    } while ((res & 0x80) && --n);
 8000946:	f997 300d 	ldrsb.w	r3, [r7, #13]
 800094a:	2b00      	cmp	r3, #0
 800094c:	da05      	bge.n	800095a <SD_SendCmd+0x9e>
 800094e:	7bbb      	ldrb	r3, [r7, #14]
 8000950:	3b01      	subs	r3, #1
 8000952:	73bb      	strb	r3, [r7, #14]
 8000954:	7bbb      	ldrb	r3, [r7, #14]
 8000956:	2b00      	cmp	r3, #0
 8000958:	d1f1      	bne.n	800093e <SD_SendCmd+0x82>

    return res;
 800095a:	7b7b      	ldrb	r3, [r7, #13]
}
 800095c:	4618      	mov	r0, r3
 800095e:	3710      	adds	r7, #16
 8000960:	46bd      	mov	sp, r7
 8000962:	bd80      	pop	{r7, pc}

08000964 <SD_disk_initialize>:
 * user_diskio.c functions
 **************************************/

/* initialize SD */
DSTATUS SD_disk_initialize(BYTE drv)
{
 8000964:	b590      	push	{r4, r7, lr}
 8000966:	b085      	sub	sp, #20
 8000968:	af00      	add	r7, sp, #0
 800096a:	4603      	mov	r3, r0
 800096c:	71fb      	strb	r3, [r7, #7]
    uint8_t n, type, ocr[4];

    /* single drive, drv should be 0 */
    if(drv) return STA_NOINIT;
 800096e:	79fb      	ldrb	r3, [r7, #7]
 8000970:	2b00      	cmp	r3, #0
 8000972:	d001      	beq.n	8000978 <SD_disk_initialize+0x14>
 8000974:	2301      	movs	r3, #1
 8000976:	e0d6      	b.n	8000b26 <SD_disk_initialize+0x1c2>

    /* no disk */
    if(Stat & STA_NODISK) return Stat;
 8000978:	4b6d      	ldr	r3, [pc, #436]	@ (8000b30 <SD_disk_initialize+0x1cc>)
 800097a:	781b      	ldrb	r3, [r3, #0]
 800097c:	b2db      	uxtb	r3, r3
 800097e:	f003 0302 	and.w	r3, r3, #2
 8000982:	2b00      	cmp	r3, #0
 8000984:	d003      	beq.n	800098e <SD_disk_initialize+0x2a>
 8000986:	4b6a      	ldr	r3, [pc, #424]	@ (8000b30 <SD_disk_initialize+0x1cc>)
 8000988:	781b      	ldrb	r3, [r3, #0]
 800098a:	b2db      	uxtb	r3, r3
 800098c:	e0cb      	b.n	8000b26 <SD_disk_initialize+0x1c2>

    /* power on */
    SD_PowerOn();
 800098e:	f7ff febb 	bl	8000708 <SD_PowerOn>

    /* slave select */
    SELECT();
 8000992:	f7ff fe25 	bl	80005e0 <SELECT>

    /* check disk type */
    type = 0;
 8000996:	2300      	movs	r3, #0
 8000998:	73bb      	strb	r3, [r7, #14]

    /* send GO_IDLE_STATE command */
    if (SD_SendCmd(CMD0, 0) == 1)
 800099a:	2100      	movs	r1, #0
 800099c:	2040      	movs	r0, #64	@ 0x40
 800099e:	f7ff ff8d 	bl	80008bc <SD_SendCmd>
 80009a2:	4603      	mov	r3, r0
 80009a4:	2b01      	cmp	r3, #1
 80009a6:	f040 80a6 	bne.w	8000af6 <SD_disk_initialize+0x192>
    {
        /* timeout 1 sec */
        Timer1 = 1000;
 80009aa:	4b62      	ldr	r3, [pc, #392]	@ (8000b34 <SD_disk_initialize+0x1d0>)
 80009ac:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80009b0:	801a      	strh	r2, [r3, #0]

        /* SDC V2+ accept CMD8 command, http://elm-chan.org/docs/mmc/mmc_e.html */
        if (SD_SendCmd(CMD8, 0x1AA) == 1)
 80009b2:	f44f 71d5 	mov.w	r1, #426	@ 0x1aa
 80009b6:	2048      	movs	r0, #72	@ 0x48
 80009b8:	f7ff ff80 	bl	80008bc <SD_SendCmd>
 80009bc:	4603      	mov	r3, r0
 80009be:	2b01      	cmp	r3, #1
 80009c0:	d158      	bne.n	8000a74 <SD_disk_initialize+0x110>
        {
            /* operation condition register */
            for (n = 0; n < 4; n++)
 80009c2:	2300      	movs	r3, #0
 80009c4:	73fb      	strb	r3, [r7, #15]
 80009c6:	e00c      	b.n	80009e2 <SD_disk_initialize+0x7e>
            {
                ocr[n] = SPI_RxByte();
 80009c8:	7bfc      	ldrb	r4, [r7, #15]
 80009ca:	f7ff fe59 	bl	8000680 <SPI_RxByte>
 80009ce:	4603      	mov	r3, r0
 80009d0:	461a      	mov	r2, r3
 80009d2:	f104 0310 	add.w	r3, r4, #16
 80009d6:	443b      	add	r3, r7
 80009d8:	f803 2c08 	strb.w	r2, [r3, #-8]
            for (n = 0; n < 4; n++)
 80009dc:	7bfb      	ldrb	r3, [r7, #15]
 80009de:	3301      	adds	r3, #1
 80009e0:	73fb      	strb	r3, [r7, #15]
 80009e2:	7bfb      	ldrb	r3, [r7, #15]
 80009e4:	2b03      	cmp	r3, #3
 80009e6:	d9ef      	bls.n	80009c8 <SD_disk_initialize+0x64>
            }

            /* voltage range 2.7-3.6V */
            if (ocr[2] == 0x01 && ocr[3] == 0xAA)
 80009e8:	7abb      	ldrb	r3, [r7, #10]
 80009ea:	2b01      	cmp	r3, #1
 80009ec:	f040 8083 	bne.w	8000af6 <SD_disk_initialize+0x192>
 80009f0:	7afb      	ldrb	r3, [r7, #11]
 80009f2:	2baa      	cmp	r3, #170	@ 0xaa
 80009f4:	d17f      	bne.n	8000af6 <SD_disk_initialize+0x192>
            {
                /* ACMD41 with HCS bit */
                do {
                    if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 1UL << 30) == 0) break;
 80009f6:	2100      	movs	r1, #0
 80009f8:	2077      	movs	r0, #119	@ 0x77
 80009fa:	f7ff ff5f 	bl	80008bc <SD_SendCmd>
 80009fe:	4603      	mov	r3, r0
 8000a00:	2b01      	cmp	r3, #1
 8000a02:	d807      	bhi.n	8000a14 <SD_disk_initialize+0xb0>
 8000a04:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8000a08:	2069      	movs	r0, #105	@ 0x69
 8000a0a:	f7ff ff57 	bl	80008bc <SD_SendCmd>
 8000a0e:	4603      	mov	r3, r0
 8000a10:	2b00      	cmp	r3, #0
 8000a12:	d005      	beq.n	8000a20 <SD_disk_initialize+0xbc>
                } while (Timer1);
 8000a14:	4b47      	ldr	r3, [pc, #284]	@ (8000b34 <SD_disk_initialize+0x1d0>)
 8000a16:	881b      	ldrh	r3, [r3, #0]
 8000a18:	b29b      	uxth	r3, r3
 8000a1a:	2b00      	cmp	r3, #0
 8000a1c:	d1eb      	bne.n	80009f6 <SD_disk_initialize+0x92>
 8000a1e:	e000      	b.n	8000a22 <SD_disk_initialize+0xbe>
                    if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 1UL << 30) == 0) break;
 8000a20:	bf00      	nop

                /* READ_OCR */
                if (Timer1 && SD_SendCmd(CMD58, 0) == 0)
 8000a22:	4b44      	ldr	r3, [pc, #272]	@ (8000b34 <SD_disk_initialize+0x1d0>)
 8000a24:	881b      	ldrh	r3, [r3, #0]
 8000a26:	b29b      	uxth	r3, r3
 8000a28:	2b00      	cmp	r3, #0
 8000a2a:	d064      	beq.n	8000af6 <SD_disk_initialize+0x192>
 8000a2c:	2100      	movs	r1, #0
 8000a2e:	207a      	movs	r0, #122	@ 0x7a
 8000a30:	f7ff ff44 	bl	80008bc <SD_SendCmd>
 8000a34:	4603      	mov	r3, r0
 8000a36:	2b00      	cmp	r3, #0
 8000a38:	d15d      	bne.n	8000af6 <SD_disk_initialize+0x192>
                {
                    /* Check CCS bit */
                    for (n = 0; n < 4; n++)
 8000a3a:	2300      	movs	r3, #0
 8000a3c:	73fb      	strb	r3, [r7, #15]
 8000a3e:	e00c      	b.n	8000a5a <SD_disk_initialize+0xf6>
                    {
                        ocr[n] = SPI_RxByte();
 8000a40:	7bfc      	ldrb	r4, [r7, #15]
 8000a42:	f7ff fe1d 	bl	8000680 <SPI_RxByte>
 8000a46:	4603      	mov	r3, r0
 8000a48:	461a      	mov	r2, r3
 8000a4a:	f104 0310 	add.w	r3, r4, #16
 8000a4e:	443b      	add	r3, r7
 8000a50:	f803 2c08 	strb.w	r2, [r3, #-8]
                    for (n = 0; n < 4; n++)
 8000a54:	7bfb      	ldrb	r3, [r7, #15]
 8000a56:	3301      	adds	r3, #1
 8000a58:	73fb      	strb	r3, [r7, #15]
 8000a5a:	7bfb      	ldrb	r3, [r7, #15]
 8000a5c:	2b03      	cmp	r3, #3
 8000a5e:	d9ef      	bls.n	8000a40 <SD_disk_initialize+0xdc>
                    }

                    /* SDv2 (HC or SC) */
                    type = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;
 8000a60:	7a3b      	ldrb	r3, [r7, #8]
 8000a62:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000a66:	2b00      	cmp	r3, #0
 8000a68:	d001      	beq.n	8000a6e <SD_disk_initialize+0x10a>
 8000a6a:	230c      	movs	r3, #12
 8000a6c:	e000      	b.n	8000a70 <SD_disk_initialize+0x10c>
 8000a6e:	2304      	movs	r3, #4
 8000a70:	73bb      	strb	r3, [r7, #14]
 8000a72:	e040      	b.n	8000af6 <SD_disk_initialize+0x192>
            }
        }
        else
        {
            /* SDC V1 or MMC */
            type = (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 0) <= 1) ? CT_SD1 : CT_MMC;
 8000a74:	2100      	movs	r1, #0
 8000a76:	2077      	movs	r0, #119	@ 0x77
 8000a78:	f7ff ff20 	bl	80008bc <SD_SendCmd>
 8000a7c:	4603      	mov	r3, r0
 8000a7e:	2b01      	cmp	r3, #1
 8000a80:	d808      	bhi.n	8000a94 <SD_disk_initialize+0x130>
 8000a82:	2100      	movs	r1, #0
 8000a84:	2069      	movs	r0, #105	@ 0x69
 8000a86:	f7ff ff19 	bl	80008bc <SD_SendCmd>
 8000a8a:	4603      	mov	r3, r0
 8000a8c:	2b01      	cmp	r3, #1
 8000a8e:	d801      	bhi.n	8000a94 <SD_disk_initialize+0x130>
 8000a90:	2302      	movs	r3, #2
 8000a92:	e000      	b.n	8000a96 <SD_disk_initialize+0x132>
 8000a94:	2301      	movs	r3, #1
 8000a96:	73bb      	strb	r3, [r7, #14]

            do
            {
                if (type == CT_SD1)
 8000a98:	7bbb      	ldrb	r3, [r7, #14]
 8000a9a:	2b02      	cmp	r3, #2
 8000a9c:	d10e      	bne.n	8000abc <SD_disk_initialize+0x158>
                {
                    if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 0) == 0) break; /* ACMD41 */
 8000a9e:	2100      	movs	r1, #0
 8000aa0:	2077      	movs	r0, #119	@ 0x77
 8000aa2:	f7ff ff0b 	bl	80008bc <SD_SendCmd>
 8000aa6:	4603      	mov	r3, r0
 8000aa8:	2b01      	cmp	r3, #1
 8000aaa:	d80e      	bhi.n	8000aca <SD_disk_initialize+0x166>
 8000aac:	2100      	movs	r1, #0
 8000aae:	2069      	movs	r0, #105	@ 0x69
 8000ab0:	f7ff ff04 	bl	80008bc <SD_SendCmd>
 8000ab4:	4603      	mov	r3, r0
 8000ab6:	2b00      	cmp	r3, #0
 8000ab8:	d107      	bne.n	8000aca <SD_disk_initialize+0x166>
 8000aba:	e00d      	b.n	8000ad8 <SD_disk_initialize+0x174>
                }
                else
                {
                    if (SD_SendCmd(CMD1, 0) == 0) break; /* CMD1 */
 8000abc:	2100      	movs	r1, #0
 8000abe:	2041      	movs	r0, #65	@ 0x41
 8000ac0:	f7ff fefc 	bl	80008bc <SD_SendCmd>
 8000ac4:	4603      	mov	r3, r0
 8000ac6:	2b00      	cmp	r3, #0
 8000ac8:	d005      	beq.n	8000ad6 <SD_disk_initialize+0x172>
                }

            } while (Timer1);
 8000aca:	4b1a      	ldr	r3, [pc, #104]	@ (8000b34 <SD_disk_initialize+0x1d0>)
 8000acc:	881b      	ldrh	r3, [r3, #0]
 8000ace:	b29b      	uxth	r3, r3
 8000ad0:	2b00      	cmp	r3, #0
 8000ad2:	d1e1      	bne.n	8000a98 <SD_disk_initialize+0x134>
 8000ad4:	e000      	b.n	8000ad8 <SD_disk_initialize+0x174>
                    if (SD_SendCmd(CMD1, 0) == 0) break; /* CMD1 */
 8000ad6:	bf00      	nop

            /* SET_BLOCKLEN */
            if (!Timer1 || SD_SendCmd(CMD16, 512) != 0) type = 0;
 8000ad8:	4b16      	ldr	r3, [pc, #88]	@ (8000b34 <SD_disk_initialize+0x1d0>)
 8000ada:	881b      	ldrh	r3, [r3, #0]
 8000adc:	b29b      	uxth	r3, r3
 8000ade:	2b00      	cmp	r3, #0
 8000ae0:	d007      	beq.n	8000af2 <SD_disk_initialize+0x18e>
 8000ae2:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000ae6:	2050      	movs	r0, #80	@ 0x50
 8000ae8:	f7ff fee8 	bl	80008bc <SD_SendCmd>
 8000aec:	4603      	mov	r3, r0
 8000aee:	2b00      	cmp	r3, #0
 8000af0:	d001      	beq.n	8000af6 <SD_disk_initialize+0x192>
 8000af2:	2300      	movs	r3, #0
 8000af4:	73bb      	strb	r3, [r7, #14]
        }
    }

    CardType = type;
 8000af6:	4a10      	ldr	r2, [pc, #64]	@ (8000b38 <SD_disk_initialize+0x1d4>)
 8000af8:	7bbb      	ldrb	r3, [r7, #14]
 8000afa:	7013      	strb	r3, [r2, #0]

    /* Idle */
    DESELECT();
 8000afc:	f7ff fd7e 	bl	80005fc <DESELECT>
    SPI_RxByte();
 8000b00:	f7ff fdbe 	bl	8000680 <SPI_RxByte>

    /* Clear STA_NOINIT */
    if (type)
 8000b04:	7bbb      	ldrb	r3, [r7, #14]
 8000b06:	2b00      	cmp	r3, #0
 8000b08:	d008      	beq.n	8000b1c <SD_disk_initialize+0x1b8>
    {
        Stat &= ~STA_NOINIT;
 8000b0a:	4b09      	ldr	r3, [pc, #36]	@ (8000b30 <SD_disk_initialize+0x1cc>)
 8000b0c:	781b      	ldrb	r3, [r3, #0]
 8000b0e:	b2db      	uxtb	r3, r3
 8000b10:	f023 0301 	bic.w	r3, r3, #1
 8000b14:	b2da      	uxtb	r2, r3
 8000b16:	4b06      	ldr	r3, [pc, #24]	@ (8000b30 <SD_disk_initialize+0x1cc>)
 8000b18:	701a      	strb	r2, [r3, #0]
 8000b1a:	e001      	b.n	8000b20 <SD_disk_initialize+0x1bc>
    }
    else
    {
        /* Initialization failed */
        SD_PowerOff();
 8000b1c:	f7ff fe36 	bl	800078c <SD_PowerOff>
    }

    return Stat;
 8000b20:	4b03      	ldr	r3, [pc, #12]	@ (8000b30 <SD_disk_initialize+0x1cc>)
 8000b22:	781b      	ldrb	r3, [r3, #0]
 8000b24:	b2db      	uxtb	r3, r3
}
 8000b26:	4618      	mov	r0, r3
 8000b28:	3714      	adds	r7, #20
 8000b2a:	46bd      	mov	sp, r7
 8000b2c:	bd90      	pop	{r4, r7, pc}
 8000b2e:	bf00      	nop
 8000b30:	20000000 	.word	0x20000000
 8000b34:	200000bc 	.word	0x200000bc
 8000b38:	200000c0 	.word	0x200000c0

08000b3c <SD_disk_status>:

/* return disk status */
DSTATUS SD_disk_status(BYTE drv)
{
 8000b3c:	b480      	push	{r7}
 8000b3e:	b083      	sub	sp, #12
 8000b40:	af00      	add	r7, sp, #0
 8000b42:	4603      	mov	r3, r0
 8000b44:	71fb      	strb	r3, [r7, #7]
    if (drv) return STA_NOINIT;
 8000b46:	79fb      	ldrb	r3, [r7, #7]
 8000b48:	2b00      	cmp	r3, #0
 8000b4a:	d001      	beq.n	8000b50 <SD_disk_status+0x14>
 8000b4c:	2301      	movs	r3, #1
 8000b4e:	e002      	b.n	8000b56 <SD_disk_status+0x1a>
    return Stat;
 8000b50:	4b04      	ldr	r3, [pc, #16]	@ (8000b64 <SD_disk_status+0x28>)
 8000b52:	781b      	ldrb	r3, [r3, #0]
 8000b54:	b2db      	uxtb	r3, r3
}
 8000b56:	4618      	mov	r0, r3
 8000b58:	370c      	adds	r7, #12
 8000b5a:	46bd      	mov	sp, r7
 8000b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b60:	4770      	bx	lr
 8000b62:	bf00      	nop
 8000b64:	20000000 	.word	0x20000000

08000b68 <SD_disk_read>:

/* read sector */
DRESULT SD_disk_read(BYTE pdrv, BYTE* buff, DWORD sector, UINT count)
{
 8000b68:	b580      	push	{r7, lr}
 8000b6a:	b084      	sub	sp, #16
 8000b6c:	af00      	add	r7, sp, #0
 8000b6e:	60b9      	str	r1, [r7, #8]
 8000b70:	607a      	str	r2, [r7, #4]
 8000b72:	603b      	str	r3, [r7, #0]
 8000b74:	4603      	mov	r3, r0
 8000b76:	73fb      	strb	r3, [r7, #15]
    /* pdrv should be 0 */
    if (pdrv || !count) return RES_PARERR;
 8000b78:	7bfb      	ldrb	r3, [r7, #15]
 8000b7a:	2b00      	cmp	r3, #0
 8000b7c:	d102      	bne.n	8000b84 <SD_disk_read+0x1c>
 8000b7e:	683b      	ldr	r3, [r7, #0]
 8000b80:	2b00      	cmp	r3, #0
 8000b82:	d101      	bne.n	8000b88 <SD_disk_read+0x20>
 8000b84:	2304      	movs	r3, #4
 8000b86:	e051      	b.n	8000c2c <SD_disk_read+0xc4>

    /* no disk */
    if (Stat & STA_NOINIT) return RES_NOTRDY;
 8000b88:	4b2a      	ldr	r3, [pc, #168]	@ (8000c34 <SD_disk_read+0xcc>)
 8000b8a:	781b      	ldrb	r3, [r3, #0]
 8000b8c:	b2db      	uxtb	r3, r3
 8000b8e:	f003 0301 	and.w	r3, r3, #1
 8000b92:	2b00      	cmp	r3, #0
 8000b94:	d001      	beq.n	8000b9a <SD_disk_read+0x32>
 8000b96:	2303      	movs	r3, #3
 8000b98:	e048      	b.n	8000c2c <SD_disk_read+0xc4>

    /* convert to byte address */
    if (!(CardType & CT_BLOCK)) sector *= 512;
 8000b9a:	4b27      	ldr	r3, [pc, #156]	@ (8000c38 <SD_disk_read+0xd0>)
 8000b9c:	781b      	ldrb	r3, [r3, #0]
 8000b9e:	f003 0308 	and.w	r3, r3, #8
 8000ba2:	2b00      	cmp	r3, #0
 8000ba4:	d102      	bne.n	8000bac <SD_disk_read+0x44>
 8000ba6:	687b      	ldr	r3, [r7, #4]
 8000ba8:	025b      	lsls	r3, r3, #9
 8000baa:	607b      	str	r3, [r7, #4]

    SELECT();
 8000bac:	f7ff fd18 	bl	80005e0 <SELECT>

    if (count == 1)
 8000bb0:	683b      	ldr	r3, [r7, #0]
 8000bb2:	2b01      	cmp	r3, #1
 8000bb4:	d111      	bne.n	8000bda <SD_disk_read+0x72>
    {
        /* READ_SINGLE_BLOCK */
        if ((SD_SendCmd(CMD17, sector) == 0) && SD_RxDataBlock(buff, 512)) count = 0;
 8000bb6:	6879      	ldr	r1, [r7, #4]
 8000bb8:	2051      	movs	r0, #81	@ 0x51
 8000bba:	f7ff fe7f 	bl	80008bc <SD_SendCmd>
 8000bbe:	4603      	mov	r3, r0
 8000bc0:	2b00      	cmp	r3, #0
 8000bc2:	d129      	bne.n	8000c18 <SD_disk_read+0xb0>
 8000bc4:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000bc8:	68b8      	ldr	r0, [r7, #8]
 8000bca:	f7ff fdf7 	bl	80007bc <SD_RxDataBlock>
 8000bce:	4603      	mov	r3, r0
 8000bd0:	2b00      	cmp	r3, #0
 8000bd2:	d021      	beq.n	8000c18 <SD_disk_read+0xb0>
 8000bd4:	2300      	movs	r3, #0
 8000bd6:	603b      	str	r3, [r7, #0]
 8000bd8:	e01e      	b.n	8000c18 <SD_disk_read+0xb0>
    }
    else
    {
        /* READ_MULTIPLE_BLOCK */
        if (SD_SendCmd(CMD18, sector) == 0)
 8000bda:	6879      	ldr	r1, [r7, #4]
 8000bdc:	2052      	movs	r0, #82	@ 0x52
 8000bde:	f7ff fe6d 	bl	80008bc <SD_SendCmd>
 8000be2:	4603      	mov	r3, r0
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	d117      	bne.n	8000c18 <SD_disk_read+0xb0>
        {
            do {
                if (!SD_RxDataBlock(buff, 512)) break;
 8000be8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000bec:	68b8      	ldr	r0, [r7, #8]
 8000bee:	f7ff fde5 	bl	80007bc <SD_RxDataBlock>
 8000bf2:	4603      	mov	r3, r0
 8000bf4:	2b00      	cmp	r3, #0
 8000bf6:	d00a      	beq.n	8000c0e <SD_disk_read+0xa6>
                buff += 512;
 8000bf8:	68bb      	ldr	r3, [r7, #8]
 8000bfa:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8000bfe:	60bb      	str	r3, [r7, #8]
            } while (--count);
 8000c00:	683b      	ldr	r3, [r7, #0]
 8000c02:	3b01      	subs	r3, #1
 8000c04:	603b      	str	r3, [r7, #0]
 8000c06:	683b      	ldr	r3, [r7, #0]
 8000c08:	2b00      	cmp	r3, #0
 8000c0a:	d1ed      	bne.n	8000be8 <SD_disk_read+0x80>
 8000c0c:	e000      	b.n	8000c10 <SD_disk_read+0xa8>
                if (!SD_RxDataBlock(buff, 512)) break;
 8000c0e:	bf00      	nop

            /* STOP_TRANSMISSION */
            SD_SendCmd(CMD12, 0);
 8000c10:	2100      	movs	r1, #0
 8000c12:	204c      	movs	r0, #76	@ 0x4c
 8000c14:	f7ff fe52 	bl	80008bc <SD_SendCmd>
        }
    }

    /* Idle */
    DESELECT();
 8000c18:	f7ff fcf0 	bl	80005fc <DESELECT>
    SPI_RxByte();
 8000c1c:	f7ff fd30 	bl	8000680 <SPI_RxByte>

    return count ? RES_ERROR : RES_OK;
 8000c20:	683b      	ldr	r3, [r7, #0]
 8000c22:	2b00      	cmp	r3, #0
 8000c24:	bf14      	ite	ne
 8000c26:	2301      	movne	r3, #1
 8000c28:	2300      	moveq	r3, #0
 8000c2a:	b2db      	uxtb	r3, r3
}
 8000c2c:	4618      	mov	r0, r3
 8000c2e:	3710      	adds	r7, #16
 8000c30:	46bd      	mov	sp, r7
 8000c32:	bd80      	pop	{r7, pc}
 8000c34:	20000000 	.word	0x20000000
 8000c38:	200000c0 	.word	0x200000c0

08000c3c <SD_disk_write>:

/* write sector */
#if _USE_WRITE == 1
DRESULT SD_disk_write(BYTE pdrv, const BYTE* buff, DWORD sector, UINT count)
{
 8000c3c:	b580      	push	{r7, lr}
 8000c3e:	b084      	sub	sp, #16
 8000c40:	af00      	add	r7, sp, #0
 8000c42:	60b9      	str	r1, [r7, #8]
 8000c44:	607a      	str	r2, [r7, #4]
 8000c46:	603b      	str	r3, [r7, #0]
 8000c48:	4603      	mov	r3, r0
 8000c4a:	73fb      	strb	r3, [r7, #15]
    /* pdrv should be 0 */
    if (pdrv || !count) return RES_PARERR;
 8000c4c:	7bfb      	ldrb	r3, [r7, #15]
 8000c4e:	2b00      	cmp	r3, #0
 8000c50:	d102      	bne.n	8000c58 <SD_disk_write+0x1c>
 8000c52:	683b      	ldr	r3, [r7, #0]
 8000c54:	2b00      	cmp	r3, #0
 8000c56:	d101      	bne.n	8000c5c <SD_disk_write+0x20>
 8000c58:	2304      	movs	r3, #4
 8000c5a:	e06b      	b.n	8000d34 <SD_disk_write+0xf8>

    /* no disk */
    if (Stat & STA_NOINIT) return RES_NOTRDY;
 8000c5c:	4b37      	ldr	r3, [pc, #220]	@ (8000d3c <SD_disk_write+0x100>)
 8000c5e:	781b      	ldrb	r3, [r3, #0]
 8000c60:	b2db      	uxtb	r3, r3
 8000c62:	f003 0301 	and.w	r3, r3, #1
 8000c66:	2b00      	cmp	r3, #0
 8000c68:	d001      	beq.n	8000c6e <SD_disk_write+0x32>
 8000c6a:	2303      	movs	r3, #3
 8000c6c:	e062      	b.n	8000d34 <SD_disk_write+0xf8>

    /* write protection */
    if (Stat & STA_PROTECT) return RES_WRPRT;
 8000c6e:	4b33      	ldr	r3, [pc, #204]	@ (8000d3c <SD_disk_write+0x100>)
 8000c70:	781b      	ldrb	r3, [r3, #0]
 8000c72:	b2db      	uxtb	r3, r3
 8000c74:	f003 0304 	and.w	r3, r3, #4
 8000c78:	2b00      	cmp	r3, #0
 8000c7a:	d001      	beq.n	8000c80 <SD_disk_write+0x44>
 8000c7c:	2302      	movs	r3, #2
 8000c7e:	e059      	b.n	8000d34 <SD_disk_write+0xf8>

    /* convert to byte address */
    if (!(CardType & CT_BLOCK)) sector *= 512;
 8000c80:	4b2f      	ldr	r3, [pc, #188]	@ (8000d40 <SD_disk_write+0x104>)
 8000c82:	781b      	ldrb	r3, [r3, #0]
 8000c84:	f003 0308 	and.w	r3, r3, #8
 8000c88:	2b00      	cmp	r3, #0
 8000c8a:	d102      	bne.n	8000c92 <SD_disk_write+0x56>
 8000c8c:	687b      	ldr	r3, [r7, #4]
 8000c8e:	025b      	lsls	r3, r3, #9
 8000c90:	607b      	str	r3, [r7, #4]

    SELECT();
 8000c92:	f7ff fca5 	bl	80005e0 <SELECT>

    if (count == 1)
 8000c96:	683b      	ldr	r3, [r7, #0]
 8000c98:	2b01      	cmp	r3, #1
 8000c9a:	d110      	bne.n	8000cbe <SD_disk_write+0x82>
    {
        /* WRITE_BLOCK */
        if ((SD_SendCmd(CMD24, sector) == 0) && SD_TxDataBlock(buff, 0xFE))
 8000c9c:	6879      	ldr	r1, [r7, #4]
 8000c9e:	2058      	movs	r0, #88	@ 0x58
 8000ca0:	f7ff fe0c 	bl	80008bc <SD_SendCmd>
 8000ca4:	4603      	mov	r3, r0
 8000ca6:	2b00      	cmp	r3, #0
 8000ca8:	d13a      	bne.n	8000d20 <SD_disk_write+0xe4>
 8000caa:	21fe      	movs	r1, #254	@ 0xfe
 8000cac:	68b8      	ldr	r0, [r7, #8]
 8000cae:	f7ff fdb5 	bl	800081c <SD_TxDataBlock>
 8000cb2:	4603      	mov	r3, r0
 8000cb4:	2b00      	cmp	r3, #0
 8000cb6:	d033      	beq.n	8000d20 <SD_disk_write+0xe4>
            count = 0;
 8000cb8:	2300      	movs	r3, #0
 8000cba:	603b      	str	r3, [r7, #0]
 8000cbc:	e030      	b.n	8000d20 <SD_disk_write+0xe4>
    }
    else
    {
        /* WRITE_MULTIPLE_BLOCK */
        if (CardType & CT_SD1)
 8000cbe:	4b20      	ldr	r3, [pc, #128]	@ (8000d40 <SD_disk_write+0x104>)
 8000cc0:	781b      	ldrb	r3, [r3, #0]
 8000cc2:	f003 0302 	and.w	r3, r3, #2
 8000cc6:	2b00      	cmp	r3, #0
 8000cc8:	d007      	beq.n	8000cda <SD_disk_write+0x9e>
        {
            SD_SendCmd(CMD55, 0);
 8000cca:	2100      	movs	r1, #0
 8000ccc:	2077      	movs	r0, #119	@ 0x77
 8000cce:	f7ff fdf5 	bl	80008bc <SD_SendCmd>
            SD_SendCmd(CMD23, count); /* ACMD23 */
 8000cd2:	6839      	ldr	r1, [r7, #0]
 8000cd4:	2057      	movs	r0, #87	@ 0x57
 8000cd6:	f7ff fdf1 	bl	80008bc <SD_SendCmd>
        }

        if (SD_SendCmd(CMD25, sector) == 0)
 8000cda:	6879      	ldr	r1, [r7, #4]
 8000cdc:	2059      	movs	r0, #89	@ 0x59
 8000cde:	f7ff fded 	bl	80008bc <SD_SendCmd>
 8000ce2:	4603      	mov	r3, r0
 8000ce4:	2b00      	cmp	r3, #0
 8000ce6:	d11b      	bne.n	8000d20 <SD_disk_write+0xe4>
        {
            do {
                if(!SD_TxDataBlock(buff, 0xFC)) break;
 8000ce8:	21fc      	movs	r1, #252	@ 0xfc
 8000cea:	68b8      	ldr	r0, [r7, #8]
 8000cec:	f7ff fd96 	bl	800081c <SD_TxDataBlock>
 8000cf0:	4603      	mov	r3, r0
 8000cf2:	2b00      	cmp	r3, #0
 8000cf4:	d00a      	beq.n	8000d0c <SD_disk_write+0xd0>
                buff += 512;
 8000cf6:	68bb      	ldr	r3, [r7, #8]
 8000cf8:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8000cfc:	60bb      	str	r3, [r7, #8]
            } while (--count);
 8000cfe:	683b      	ldr	r3, [r7, #0]
 8000d00:	3b01      	subs	r3, #1
 8000d02:	603b      	str	r3, [r7, #0]
 8000d04:	683b      	ldr	r3, [r7, #0]
 8000d06:	2b00      	cmp	r3, #0
 8000d08:	d1ee      	bne.n	8000ce8 <SD_disk_write+0xac>
 8000d0a:	e000      	b.n	8000d0e <SD_disk_write+0xd2>
                if(!SD_TxDataBlock(buff, 0xFC)) break;
 8000d0c:	bf00      	nop

            /* STOP_TRAN token */
            if(!SD_TxDataBlock(0, 0xFD))
 8000d0e:	21fd      	movs	r1, #253	@ 0xfd
 8000d10:	2000      	movs	r0, #0
 8000d12:	f7ff fd83 	bl	800081c <SD_TxDataBlock>
 8000d16:	4603      	mov	r3, r0
 8000d18:	2b00      	cmp	r3, #0
 8000d1a:	d101      	bne.n	8000d20 <SD_disk_write+0xe4>
            {
                count = 1;
 8000d1c:	2301      	movs	r3, #1
 8000d1e:	603b      	str	r3, [r7, #0]
            }
        }
    }

    /* Idle */
    DESELECT();
 8000d20:	f7ff fc6c 	bl	80005fc <DESELECT>
    SPI_RxByte();
 8000d24:	f7ff fcac 	bl	8000680 <SPI_RxByte>

    return count ? RES_ERROR : RES_OK;
 8000d28:	683b      	ldr	r3, [r7, #0]
 8000d2a:	2b00      	cmp	r3, #0
 8000d2c:	bf14      	ite	ne
 8000d2e:	2301      	movne	r3, #1
 8000d30:	2300      	moveq	r3, #0
 8000d32:	b2db      	uxtb	r3, r3
}
 8000d34:	4618      	mov	r0, r3
 8000d36:	3710      	adds	r7, #16
 8000d38:	46bd      	mov	sp, r7
 8000d3a:	bd80      	pop	{r7, pc}
 8000d3c:	20000000 	.word	0x20000000
 8000d40:	200000c0 	.word	0x200000c0

08000d44 <SD_disk_ioctl>:
#endif /* _USE_WRITE */

/* ioctl */
DRESULT SD_disk_ioctl(BYTE drv, BYTE ctrl, void *buff)
{
 8000d44:	b590      	push	{r4, r7, lr}
 8000d46:	b08b      	sub	sp, #44	@ 0x2c
 8000d48:	af00      	add	r7, sp, #0
 8000d4a:	4603      	mov	r3, r0
 8000d4c:	603a      	str	r2, [r7, #0]
 8000d4e:	71fb      	strb	r3, [r7, #7]
 8000d50:	460b      	mov	r3, r1
 8000d52:	71bb      	strb	r3, [r7, #6]
    DRESULT res;
    uint8_t n, csd[16], *ptr = buff;
 8000d54:	683b      	ldr	r3, [r7, #0]
 8000d56:	623b      	str	r3, [r7, #32]

    /* pdrv should be 0 */
    if (drv) return RES_PARERR;
 8000d58:	79fb      	ldrb	r3, [r7, #7]
 8000d5a:	2b00      	cmp	r3, #0
 8000d5c:	d001      	beq.n	8000d62 <SD_disk_ioctl+0x1e>
 8000d5e:	2304      	movs	r3, #4
 8000d60:	e118      	b.n	8000f94 <SD_disk_ioctl+0x250>
    res = RES_ERROR;
 8000d62:	2301      	movs	r3, #1
 8000d64:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

    if (ctrl == CTRL_POWER)
 8000d68:	79bb      	ldrb	r3, [r7, #6]
 8000d6a:	2b05      	cmp	r3, #5
 8000d6c:	d124      	bne.n	8000db8 <SD_disk_ioctl+0x74>
    {
        switch (*ptr)
 8000d6e:	6a3b      	ldr	r3, [r7, #32]
 8000d70:	781b      	ldrb	r3, [r3, #0]
 8000d72:	2b02      	cmp	r3, #2
 8000d74:	d012      	beq.n	8000d9c <SD_disk_ioctl+0x58>
 8000d76:	2b02      	cmp	r3, #2
 8000d78:	dc1a      	bgt.n	8000db0 <SD_disk_ioctl+0x6c>
 8000d7a:	2b00      	cmp	r3, #0
 8000d7c:	d002      	beq.n	8000d84 <SD_disk_ioctl+0x40>
 8000d7e:	2b01      	cmp	r3, #1
 8000d80:	d006      	beq.n	8000d90 <SD_disk_ioctl+0x4c>
 8000d82:	e015      	b.n	8000db0 <SD_disk_ioctl+0x6c>
        {
        case 0:
            SD_PowerOff();      /* Power Off */
 8000d84:	f7ff fd02 	bl	800078c <SD_PowerOff>
            res = RES_OK;
 8000d88:	2300      	movs	r3, #0
 8000d8a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            break;
 8000d8e:	e0ff      	b.n	8000f90 <SD_disk_ioctl+0x24c>
        case 1:
            SD_PowerOn();       /* Power On */
 8000d90:	f7ff fcba 	bl	8000708 <SD_PowerOn>
            res = RES_OK;
 8000d94:	2300      	movs	r3, #0
 8000d96:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            break;
 8000d9a:	e0f9      	b.n	8000f90 <SD_disk_ioctl+0x24c>
        case 2:
            *(ptr + 1) = SD_CheckPower();
 8000d9c:	6a3b      	ldr	r3, [r7, #32]
 8000d9e:	1c5c      	adds	r4, r3, #1
 8000da0:	f7ff fd00 	bl	80007a4 <SD_CheckPower>
 8000da4:	4603      	mov	r3, r0
 8000da6:	7023      	strb	r3, [r4, #0]
            res = RES_OK;       /* Power Check */
 8000da8:	2300      	movs	r3, #0
 8000daa:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            break;
 8000dae:	e0ef      	b.n	8000f90 <SD_disk_ioctl+0x24c>
        default:
            res = RES_PARERR;
 8000db0:	2304      	movs	r3, #4
 8000db2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8000db6:	e0eb      	b.n	8000f90 <SD_disk_ioctl+0x24c>
        }
    }
    else
    {
        /* no disk */
        if (Stat & STA_NOINIT) return RES_NOTRDY;
 8000db8:	4b78      	ldr	r3, [pc, #480]	@ (8000f9c <SD_disk_ioctl+0x258>)
 8000dba:	781b      	ldrb	r3, [r3, #0]
 8000dbc:	b2db      	uxtb	r3, r3
 8000dbe:	f003 0301 	and.w	r3, r3, #1
 8000dc2:	2b00      	cmp	r3, #0
 8000dc4:	d001      	beq.n	8000dca <SD_disk_ioctl+0x86>
 8000dc6:	2303      	movs	r3, #3
 8000dc8:	e0e4      	b.n	8000f94 <SD_disk_ioctl+0x250>

        SELECT();
 8000dca:	f7ff fc09 	bl	80005e0 <SELECT>

        switch (ctrl)
 8000dce:	79bb      	ldrb	r3, [r7, #6]
 8000dd0:	2b0d      	cmp	r3, #13
 8000dd2:	f200 80cc 	bhi.w	8000f6e <SD_disk_ioctl+0x22a>
 8000dd6:	a201      	add	r2, pc, #4	@ (adr r2, 8000ddc <SD_disk_ioctl+0x98>)
 8000dd8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000ddc:	08000ed7 	.word	0x08000ed7
 8000de0:	08000e15 	.word	0x08000e15
 8000de4:	08000ec7 	.word	0x08000ec7
 8000de8:	08000f6f 	.word	0x08000f6f
 8000dec:	08000f6f 	.word	0x08000f6f
 8000df0:	08000f6f 	.word	0x08000f6f
 8000df4:	08000f6f 	.word	0x08000f6f
 8000df8:	08000f6f 	.word	0x08000f6f
 8000dfc:	08000f6f 	.word	0x08000f6f
 8000e00:	08000f6f 	.word	0x08000f6f
 8000e04:	08000f6f 	.word	0x08000f6f
 8000e08:	08000ee9 	.word	0x08000ee9
 8000e0c:	08000f0d 	.word	0x08000f0d
 8000e10:	08000f31 	.word	0x08000f31
        {
        case GET_SECTOR_COUNT:
            /* SEND_CSD */
            if ((SD_SendCmd(CMD9, 0) == 0) && SD_RxDataBlock(csd, 16))
 8000e14:	2100      	movs	r1, #0
 8000e16:	2049      	movs	r0, #73	@ 0x49
 8000e18:	f7ff fd50 	bl	80008bc <SD_SendCmd>
 8000e1c:	4603      	mov	r3, r0
 8000e1e:	2b00      	cmp	r3, #0
 8000e20:	f040 80a9 	bne.w	8000f76 <SD_disk_ioctl+0x232>
 8000e24:	f107 0308 	add.w	r3, r7, #8
 8000e28:	2110      	movs	r1, #16
 8000e2a:	4618      	mov	r0, r3
 8000e2c:	f7ff fcc6 	bl	80007bc <SD_RxDataBlock>
 8000e30:	4603      	mov	r3, r0
 8000e32:	2b00      	cmp	r3, #0
 8000e34:	f000 809f 	beq.w	8000f76 <SD_disk_ioctl+0x232>
            {
                if ((csd[0] >> 6) == 1) /* SDC V2 */
 8000e38:	7a3b      	ldrb	r3, [r7, #8]
 8000e3a:	099b      	lsrs	r3, r3, #6
 8000e3c:	b2db      	uxtb	r3, r3
 8000e3e:	2b01      	cmp	r3, #1
 8000e40:	d10f      	bne.n	8000e62 <SD_disk_ioctl+0x11e>
                {
                    // FIX 5: SDv2 CSD 파싱 및 용량 계산 로직 수정
                    // 기존 로직은 C_SIZE 필드를 일부만 사용하여 대용량 카드에서 용량을 잘못 계산합니다.
                    DWORD c_size;
                    c_size = (DWORD)(csd[7] & 0x3F) << 16 | (WORD)csd[8] << 8 | csd[9];
 8000e42:	7bfb      	ldrb	r3, [r7, #15]
 8000e44:	041b      	lsls	r3, r3, #16
 8000e46:	f403 127c 	and.w	r2, r3, #4128768	@ 0x3f0000
 8000e4a:	7c3b      	ldrb	r3, [r7, #16]
 8000e4c:	021b      	lsls	r3, r3, #8
 8000e4e:	4313      	orrs	r3, r2
 8000e50:	7c7a      	ldrb	r2, [r7, #17]
 8000e52:	4313      	orrs	r3, r2
 8000e54:	61bb      	str	r3, [r7, #24]
                    *(DWORD*)buff = (c_size + 1) << 10;
 8000e56:	69bb      	ldr	r3, [r7, #24]
 8000e58:	3301      	adds	r3, #1
 8000e5a:	029a      	lsls	r2, r3, #10
 8000e5c:	683b      	ldr	r3, [r7, #0]
 8000e5e:	601a      	str	r2, [r3, #0]
 8000e60:	e02d      	b.n	8000ebe <SD_disk_ioctl+0x17a>
                }
                else /* MMC or SDC V1 */
                {
                    WORD csize;
                    n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 8000e62:	7b7b      	ldrb	r3, [r7, #13]
 8000e64:	f003 030f 	and.w	r3, r3, #15
 8000e68:	b2da      	uxtb	r2, r3
 8000e6a:	7cbb      	ldrb	r3, [r7, #18]
 8000e6c:	09db      	lsrs	r3, r3, #7
 8000e6e:	b2db      	uxtb	r3, r3
 8000e70:	4413      	add	r3, r2
 8000e72:	b2da      	uxtb	r2, r3
 8000e74:	7c7b      	ldrb	r3, [r7, #17]
 8000e76:	005b      	lsls	r3, r3, #1
 8000e78:	b2db      	uxtb	r3, r3
 8000e7a:	f003 0306 	and.w	r3, r3, #6
 8000e7e:	b2db      	uxtb	r3, r3
 8000e80:	4413      	add	r3, r2
 8000e82:	b2db      	uxtb	r3, r3
 8000e84:	3302      	adds	r3, #2
 8000e86:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
                    csize = (csd[8] >> 6) + ((WORD) csd[7] << 2) + ((WORD) (csd[6] & 3) << 10) + 1;
 8000e8a:	7c3b      	ldrb	r3, [r7, #16]
 8000e8c:	099b      	lsrs	r3, r3, #6
 8000e8e:	b2db      	uxtb	r3, r3
 8000e90:	461a      	mov	r2, r3
 8000e92:	7bfb      	ldrb	r3, [r7, #15]
 8000e94:	009b      	lsls	r3, r3, #2
 8000e96:	b29b      	uxth	r3, r3
 8000e98:	4413      	add	r3, r2
 8000e9a:	b29a      	uxth	r2, r3
 8000e9c:	7bbb      	ldrb	r3, [r7, #14]
 8000e9e:	029b      	lsls	r3, r3, #10
 8000ea0:	b29b      	uxth	r3, r3
 8000ea2:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8000ea6:	b29b      	uxth	r3, r3
 8000ea8:	4413      	add	r3, r2
 8000eaa:	b29b      	uxth	r3, r3
 8000eac:	3301      	adds	r3, #1
 8000eae:	83fb      	strh	r3, [r7, #30]
                    *(DWORD*) buff = (DWORD) csize << (n - 9);
 8000eb0:	8bfa      	ldrh	r2, [r7, #30]
 8000eb2:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8000eb6:	3b09      	subs	r3, #9
 8000eb8:	409a      	lsls	r2, r3
 8000eba:	683b      	ldr	r3, [r7, #0]
 8000ebc:	601a      	str	r2, [r3, #0]
                }
                res = RES_OK;
 8000ebe:	2300      	movs	r3, #0
 8000ec0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            }
            break;
 8000ec4:	e057      	b.n	8000f76 <SD_disk_ioctl+0x232>
        case GET_SECTOR_SIZE:
            *(WORD*) buff = 512;
 8000ec6:	683b      	ldr	r3, [r7, #0]
 8000ec8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000ecc:	801a      	strh	r2, [r3, #0]
            res = RES_OK;
 8000ece:	2300      	movs	r3, #0
 8000ed0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            break;
 8000ed4:	e058      	b.n	8000f88 <SD_disk_ioctl+0x244>
        case CTRL_SYNC:
            if (SD_ReadyWait() == 0xFF) res = RES_OK;
 8000ed6:	f7ff fbfd 	bl	80006d4 <SD_ReadyWait>
 8000eda:	4603      	mov	r3, r0
 8000edc:	2bff      	cmp	r3, #255	@ 0xff
 8000ede:	d14c      	bne.n	8000f7a <SD_disk_ioctl+0x236>
 8000ee0:	2300      	movs	r3, #0
 8000ee2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            break;
 8000ee6:	e048      	b.n	8000f7a <SD_disk_ioctl+0x236>
        case MMC_GET_CSD:
            /* SEND_CSD */
            if (SD_SendCmd(CMD9, 0) == 0 && SD_RxDataBlock(ptr, 16)) res = RES_OK;
 8000ee8:	2100      	movs	r1, #0
 8000eea:	2049      	movs	r0, #73	@ 0x49
 8000eec:	f7ff fce6 	bl	80008bc <SD_SendCmd>
 8000ef0:	4603      	mov	r3, r0
 8000ef2:	2b00      	cmp	r3, #0
 8000ef4:	d143      	bne.n	8000f7e <SD_disk_ioctl+0x23a>
 8000ef6:	2110      	movs	r1, #16
 8000ef8:	6a38      	ldr	r0, [r7, #32]
 8000efa:	f7ff fc5f 	bl	80007bc <SD_RxDataBlock>
 8000efe:	4603      	mov	r3, r0
 8000f00:	2b00      	cmp	r3, #0
 8000f02:	d03c      	beq.n	8000f7e <SD_disk_ioctl+0x23a>
 8000f04:	2300      	movs	r3, #0
 8000f06:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            break;
 8000f0a:	e038      	b.n	8000f7e <SD_disk_ioctl+0x23a>
        case MMC_GET_CID:
            /* SEND_CID */
            if (SD_SendCmd(CMD10, 0) == 0 && SD_RxDataBlock(ptr, 16)) res = RES_OK;
 8000f0c:	2100      	movs	r1, #0
 8000f0e:	204a      	movs	r0, #74	@ 0x4a
 8000f10:	f7ff fcd4 	bl	80008bc <SD_SendCmd>
 8000f14:	4603      	mov	r3, r0
 8000f16:	2b00      	cmp	r3, #0
 8000f18:	d133      	bne.n	8000f82 <SD_disk_ioctl+0x23e>
 8000f1a:	2110      	movs	r1, #16
 8000f1c:	6a38      	ldr	r0, [r7, #32]
 8000f1e:	f7ff fc4d 	bl	80007bc <SD_RxDataBlock>
 8000f22:	4603      	mov	r3, r0
 8000f24:	2b00      	cmp	r3, #0
 8000f26:	d02c      	beq.n	8000f82 <SD_disk_ioctl+0x23e>
 8000f28:	2300      	movs	r3, #0
 8000f2a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            break;
 8000f2e:	e028      	b.n	8000f82 <SD_disk_ioctl+0x23e>
        case MMC_GET_OCR:
            /* READ_OCR */
            if (SD_SendCmd(CMD58, 0) == 0)
 8000f30:	2100      	movs	r1, #0
 8000f32:	207a      	movs	r0, #122	@ 0x7a
 8000f34:	f7ff fcc2 	bl	80008bc <SD_SendCmd>
 8000f38:	4603      	mov	r3, r0
 8000f3a:	2b00      	cmp	r3, #0
 8000f3c:	d123      	bne.n	8000f86 <SD_disk_ioctl+0x242>
            {
                for (n = 0; n < 4; n++)
 8000f3e:	2300      	movs	r3, #0
 8000f40:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8000f44:	e00b      	b.n	8000f5e <SD_disk_ioctl+0x21a>
                {
                    *ptr++ = SPI_RxByte();
 8000f46:	6a3c      	ldr	r4, [r7, #32]
 8000f48:	1c63      	adds	r3, r4, #1
 8000f4a:	623b      	str	r3, [r7, #32]
 8000f4c:	f7ff fb98 	bl	8000680 <SPI_RxByte>
 8000f50:	4603      	mov	r3, r0
 8000f52:	7023      	strb	r3, [r4, #0]
                for (n = 0; n < 4; n++)
 8000f54:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8000f58:	3301      	adds	r3, #1
 8000f5a:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8000f5e:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8000f62:	2b03      	cmp	r3, #3
 8000f64:	d9ef      	bls.n	8000f46 <SD_disk_ioctl+0x202>
                }
                res = RES_OK;
 8000f66:	2300      	movs	r3, #0
 8000f68:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            }
            // FIX 4: 누락된 break 추가
            // break가 없어 default case로 넘어가 res값이 RES_PARERR로 덮어쓰이는 문제를 수정합니다.
            break;
 8000f6c:	e00b      	b.n	8000f86 <SD_disk_ioctl+0x242>
        default:
            res = RES_PARERR;
 8000f6e:	2304      	movs	r3, #4
 8000f70:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8000f74:	e008      	b.n	8000f88 <SD_disk_ioctl+0x244>
            break;
 8000f76:	bf00      	nop
 8000f78:	e006      	b.n	8000f88 <SD_disk_ioctl+0x244>
            break;
 8000f7a:	bf00      	nop
 8000f7c:	e004      	b.n	8000f88 <SD_disk_ioctl+0x244>
            break;
 8000f7e:	bf00      	nop
 8000f80:	e002      	b.n	8000f88 <SD_disk_ioctl+0x244>
            break;
 8000f82:	bf00      	nop
 8000f84:	e000      	b.n	8000f88 <SD_disk_ioctl+0x244>
            break;
 8000f86:	bf00      	nop
        }

        DESELECT();
 8000f88:	f7ff fb38 	bl	80005fc <DESELECT>
        SPI_RxByte();
 8000f8c:	f7ff fb78 	bl	8000680 <SPI_RxByte>
    }

    return res;
 8000f90:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8000f94:	4618      	mov	r0, r3
 8000f96:	372c      	adds	r7, #44	@ 0x2c
 8000f98:	46bd      	mov	sp, r7
 8000f9a:	bd90      	pop	{r4, r7, pc}
 8000f9c:	20000000 	.word	0x20000000

08000fa0 <LCD_Init>:
extern const uint16_t bigFont[1520];

//***************************************************************************************************************************************
// Función para inicializar LCD
//***************************************************************************************************************************************
void LCD_Init(void) {
 8000fa0:	b580      	push	{r7, lr}
 8000fa2:	af00      	add	r7, sp, #0

	//****************************************
	// Secuencia de Inicialización
	//****************************************
	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB, LCD_CS_Pin, GPIO_PIN_SET);
 8000fa4:	2201      	movs	r2, #1
 8000fa6:	2101      	movs	r1, #1
 8000fa8:	4878      	ldr	r0, [pc, #480]	@ (800118c <LCD_Init+0x1ec>)
 8000faa:	f002 f959 	bl	8003260 <HAL_GPIO_WritePin>
	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOA, LCD_RD_Pin | LCD_WR_Pin | LCD_RS_Pin,
 8000fae:	2201      	movs	r2, #1
 8000fb0:	2113      	movs	r1, #19
 8000fb2:	4877      	ldr	r0, [pc, #476]	@ (8001190 <LCD_Init+0x1f0>)
 8000fb4:	f002 f954 	bl	8003260 <HAL_GPIO_WritePin>
			GPIO_PIN_SET);

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOC, LCD_RST_Pin, GPIO_PIN_SET);
 8000fb8:	2201      	movs	r2, #1
 8000fba:	2102      	movs	r1, #2
 8000fbc:	4875      	ldr	r0, [pc, #468]	@ (8001194 <LCD_Init+0x1f4>)
 8000fbe:	f002 f94f 	bl	8003260 <HAL_GPIO_WritePin>
	HAL_Delay(5);
 8000fc2:	2005      	movs	r0, #5
 8000fc4:	f001 fe2e 	bl	8002c24 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOC, LCD_RST_Pin, GPIO_PIN_RESET);
 8000fc8:	2200      	movs	r2, #0
 8000fca:	2102      	movs	r1, #2
 8000fcc:	4871      	ldr	r0, [pc, #452]	@ (8001194 <LCD_Init+0x1f4>)
 8000fce:	f002 f947 	bl	8003260 <HAL_GPIO_WritePin>
	HAL_Delay(20);
 8000fd2:	2014      	movs	r0, #20
 8000fd4:	f001 fe26 	bl	8002c24 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOC, LCD_RST_Pin, GPIO_PIN_SET);
 8000fd8:	2201      	movs	r2, #1
 8000fda:	2102      	movs	r1, #2
 8000fdc:	486d      	ldr	r0, [pc, #436]	@ (8001194 <LCD_Init+0x1f4>)
 8000fde:	f002 f93f 	bl	8003260 <HAL_GPIO_WritePin>
	HAL_Delay(150);
 8000fe2:	2096      	movs	r0, #150	@ 0x96
 8000fe4:	f001 fe1e 	bl	8002c24 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOB, LCD_CS_Pin, GPIO_PIN_RESET);
 8000fe8:	2200      	movs	r2, #0
 8000fea:	2101      	movs	r1, #1
 8000fec:	4867      	ldr	r0, [pc, #412]	@ (800118c <LCD_Init+0x1ec>)
 8000fee:	f002 f937 	bl	8003260 <HAL_GPIO_WritePin>

	//****************************************
	LCD_CMD(0xE9);  // SETPANELRELATED
 8000ff2:	20e9      	movs	r0, #233	@ 0xe9
 8000ff4:	f000 f8d0 	bl	8001198 <LCD_CMD>
	LCD_DATA(0x20);
 8000ff8:	2020      	movs	r0, #32
 8000ffa:	f000 f973 	bl	80012e4 <LCD_DATA>
	//****************************************
	LCD_CMD(0x11); // Exit Sleep SLEEP OUT (SLPOUT)
 8000ffe:	2011      	movs	r0, #17
 8001000:	f000 f8ca 	bl	8001198 <LCD_CMD>
	HAL_Delay(100);
 8001004:	2064      	movs	r0, #100	@ 0x64
 8001006:	f001 fe0d 	bl	8002c24 <HAL_Delay>
	//****************************************
	LCD_CMD(0xD1);    // (SETVCOM)
 800100a:	20d1      	movs	r0, #209	@ 0xd1
 800100c:	f000 f8c4 	bl	8001198 <LCD_CMD>
	LCD_DATA(0x00);
 8001010:	2000      	movs	r0, #0
 8001012:	f000 f967 	bl	80012e4 <LCD_DATA>
	LCD_DATA(0x71);
 8001016:	2071      	movs	r0, #113	@ 0x71
 8001018:	f000 f964 	bl	80012e4 <LCD_DATA>
	LCD_DATA(0x19);
 800101c:	2019      	movs	r0, #25
 800101e:	f000 f961 	bl	80012e4 <LCD_DATA>
	//****************************************
	LCD_CMD(0xD0);   // (SETPOWER)
 8001022:	20d0      	movs	r0, #208	@ 0xd0
 8001024:	f000 f8b8 	bl	8001198 <LCD_CMD>
	LCD_DATA(0x07);
 8001028:	2007      	movs	r0, #7
 800102a:	f000 f95b 	bl	80012e4 <LCD_DATA>
	LCD_DATA(0x01);
 800102e:	2001      	movs	r0, #1
 8001030:	f000 f958 	bl	80012e4 <LCD_DATA>
	LCD_DATA(0x08);
 8001034:	2008      	movs	r0, #8
 8001036:	f000 f955 	bl	80012e4 <LCD_DATA>
	//****************************************
	LCD_CMD(0x36);  // (MEMORYACCESS)
 800103a:	2036      	movs	r0, #54	@ 0x36
 800103c:	f000 f8ac 	bl	8001198 <LCD_CMD>
	LCD_DATA(0x40 | 0x80 | 0x20 | 0x08);        // MX|MY|MV, RGB (sin BGR)
 8001040:	20e8      	movs	r0, #232	@ 0xe8
 8001042:	f000 f94f 	bl	80012e4 <LCD_DATA>
	//****************************************
	LCD_CMD(0x3A); // Set_pixel_format (PIXELFORMAT)
 8001046:	203a      	movs	r0, #58	@ 0x3a
 8001048:	f000 f8a6 	bl	8001198 <LCD_CMD>
	LCD_DATA(0x05); // color setings, 05h - 16bit pixel, 11h - 3bit pixel
 800104c:	2005      	movs	r0, #5
 800104e:	f000 f949 	bl	80012e4 <LCD_DATA>
	//****************************************
	LCD_CMD(0xC1);    // (POWERCONTROL2)
 8001052:	20c1      	movs	r0, #193	@ 0xc1
 8001054:	f000 f8a0 	bl	8001198 <LCD_CMD>
	LCD_DATA(0x10);
 8001058:	2010      	movs	r0, #16
 800105a:	f000 f943 	bl	80012e4 <LCD_DATA>
	LCD_DATA(0x10);
 800105e:	2010      	movs	r0, #16
 8001060:	f000 f940 	bl	80012e4 <LCD_DATA>
	LCD_DATA(0x02);
 8001064:	2002      	movs	r0, #2
 8001066:	f000 f93d 	bl	80012e4 <LCD_DATA>
	LCD_DATA(0x02);
 800106a:	2002      	movs	r0, #2
 800106c:	f000 f93a 	bl	80012e4 <LCD_DATA>
	//****************************************
	LCD_CMD(0xC0); // Set Default Gamma (POWERCONTROL1)
 8001070:	20c0      	movs	r0, #192	@ 0xc0
 8001072:	f000 f891 	bl	8001198 <LCD_CMD>
	LCD_DATA(0x00);
 8001076:	2000      	movs	r0, #0
 8001078:	f000 f934 	bl	80012e4 <LCD_DATA>
	LCD_DATA(0x35);
 800107c:	2035      	movs	r0, #53	@ 0x35
 800107e:	f000 f931 	bl	80012e4 <LCD_DATA>
	LCD_DATA(0x00);
 8001082:	2000      	movs	r0, #0
 8001084:	f000 f92e 	bl	80012e4 <LCD_DATA>
	LCD_DATA(0x00);
 8001088:	2000      	movs	r0, #0
 800108a:	f000 f92b 	bl	80012e4 <LCD_DATA>
	LCD_DATA(0x01);
 800108e:	2001      	movs	r0, #1
 8001090:	f000 f928 	bl	80012e4 <LCD_DATA>
	LCD_DATA(0x02);
 8001094:	2002      	movs	r0, #2
 8001096:	f000 f925 	bl	80012e4 <LCD_DATA>
	//****************************************
	LCD_CMD(0xC5); // Set Frame Rate (VCOMCONTROL1)
 800109a:	20c5      	movs	r0, #197	@ 0xc5
 800109c:	f000 f87c 	bl	8001198 <LCD_CMD>
	LCD_DATA(0x04); // 72Hz
 80010a0:	2004      	movs	r0, #4
 80010a2:	f000 f91f 	bl	80012e4 <LCD_DATA>
	//****************************************
	LCD_CMD(0xD2); // Power Settings  (SETPWRNORMAL)
 80010a6:	20d2      	movs	r0, #210	@ 0xd2
 80010a8:	f000 f876 	bl	8001198 <LCD_CMD>
	LCD_DATA(0x01);
 80010ac:	2001      	movs	r0, #1
 80010ae:	f000 f919 	bl	80012e4 <LCD_DATA>
	LCD_DATA(0x44);
 80010b2:	2044      	movs	r0, #68	@ 0x44
 80010b4:	f000 f916 	bl	80012e4 <LCD_DATA>
	//****************************************
	LCD_CMD(0xC8); //Set Gamma  (GAMMASET)
 80010b8:	20c8      	movs	r0, #200	@ 0xc8
 80010ba:	f000 f86d 	bl	8001198 <LCD_CMD>
	LCD_DATA(0x04);
 80010be:	2004      	movs	r0, #4
 80010c0:	f000 f910 	bl	80012e4 <LCD_DATA>
	LCD_DATA(0x67);
 80010c4:	2067      	movs	r0, #103	@ 0x67
 80010c6:	f000 f90d 	bl	80012e4 <LCD_DATA>
	LCD_DATA(0x35);
 80010ca:	2035      	movs	r0, #53	@ 0x35
 80010cc:	f000 f90a 	bl	80012e4 <LCD_DATA>
	LCD_DATA(0x04);
 80010d0:	2004      	movs	r0, #4
 80010d2:	f000 f907 	bl	80012e4 <LCD_DATA>
	LCD_DATA(0x08);
 80010d6:	2008      	movs	r0, #8
 80010d8:	f000 f904 	bl	80012e4 <LCD_DATA>
	LCD_DATA(0x06);
 80010dc:	2006      	movs	r0, #6
 80010de:	f000 f901 	bl	80012e4 <LCD_DATA>
	LCD_DATA(0x24);
 80010e2:	2024      	movs	r0, #36	@ 0x24
 80010e4:	f000 f8fe 	bl	80012e4 <LCD_DATA>
	LCD_DATA(0x01);
 80010e8:	2001      	movs	r0, #1
 80010ea:	f000 f8fb 	bl	80012e4 <LCD_DATA>
	LCD_DATA(0x37);
 80010ee:	2037      	movs	r0, #55	@ 0x37
 80010f0:	f000 f8f8 	bl	80012e4 <LCD_DATA>
	LCD_DATA(0x40);
 80010f4:	2040      	movs	r0, #64	@ 0x40
 80010f6:	f000 f8f5 	bl	80012e4 <LCD_DATA>
	LCD_DATA(0x03);
 80010fa:	2003      	movs	r0, #3
 80010fc:	f000 f8f2 	bl	80012e4 <LCD_DATA>
	LCD_DATA(0x10);
 8001100:	2010      	movs	r0, #16
 8001102:	f000 f8ef 	bl	80012e4 <LCD_DATA>
	LCD_DATA(0x08);
 8001106:	2008      	movs	r0, #8
 8001108:	f000 f8ec 	bl	80012e4 <LCD_DATA>
	LCD_DATA(0x80);
 800110c:	2080      	movs	r0, #128	@ 0x80
 800110e:	f000 f8e9 	bl	80012e4 <LCD_DATA>
	LCD_DATA(0x00);
 8001112:	2000      	movs	r0, #0
 8001114:	f000 f8e6 	bl	80012e4 <LCD_DATA>
	//****************************************
	LCD_CMD(0x2A); // Set_column_address 320px (CASET)
 8001118:	202a      	movs	r0, #42	@ 0x2a
 800111a:	f000 f83d 	bl	8001198 <LCD_CMD>
	LCD_DATA(0x00);
 800111e:	2000      	movs	r0, #0
 8001120:	f000 f8e0 	bl	80012e4 <LCD_DATA>
	LCD_DATA(0x00);
 8001124:	2000      	movs	r0, #0
 8001126:	f000 f8dd 	bl	80012e4 <LCD_DATA>
	LCD_DATA(0x01);
 800112a:	2001      	movs	r0, #1
 800112c:	f000 f8da 	bl	80012e4 <LCD_DATA>
	LCD_DATA(0x3F);
 8001130:	203f      	movs	r0, #63	@ 0x3f
 8001132:	f000 f8d7 	bl	80012e4 <LCD_DATA>
	//****************************************
	LCD_CMD(0x2B); // Set_page_address 480px (PASET)
 8001136:	202b      	movs	r0, #43	@ 0x2b
 8001138:	f000 f82e 	bl	8001198 <LCD_CMD>
	LCD_DATA(0x00);
 800113c:	2000      	movs	r0, #0
 800113e:	f000 f8d1 	bl	80012e4 <LCD_DATA>
	LCD_DATA(0x00);
 8001142:	2000      	movs	r0, #0
 8001144:	f000 f8ce 	bl	80012e4 <LCD_DATA>
	LCD_DATA(0x01);
 8001148:	2001      	movs	r0, #1
 800114a:	f000 f8cb 	bl	80012e4 <LCD_DATA>
	LCD_DATA(0xE0);
 800114e:	20e0      	movs	r0, #224	@ 0xe0
 8001150:	f000 f8c8 	bl	80012e4 <LCD_DATA>
	//  LCD_DATA(0x8F);
	LCD_CMD(0x29); //display on
 8001154:	2029      	movs	r0, #41	@ 0x29
 8001156:	f000 f81f 	bl	8001198 <LCD_CMD>
	LCD_CMD(0x2C); //display on
 800115a:	202c      	movs	r0, #44	@ 0x2c
 800115c:	f000 f81c 	bl	8001198 <LCD_CMD>

	LCD_CMD(ILI9341_INVOFF); //Invert Off
 8001160:	2020      	movs	r0, #32
 8001162:	f000 f819 	bl	8001198 <LCD_CMD>
	HAL_Delay(120);
 8001166:	2078      	movs	r0, #120	@ 0x78
 8001168:	f001 fd5c 	bl	8002c24 <HAL_Delay>
	LCD_CMD(ILI9341_SLPOUT);    //Exit Sleep
 800116c:	2011      	movs	r0, #17
 800116e:	f000 f813 	bl	8001198 <LCD_CMD>
	HAL_Delay(120);
 8001172:	2078      	movs	r0, #120	@ 0x78
 8001174:	f001 fd56 	bl	8002c24 <HAL_Delay>
	LCD_CMD(ILI9341_DISPON);    //Display on
 8001178:	2029      	movs	r0, #41	@ 0x29
 800117a:	f000 f80d 	bl	8001198 <LCD_CMD>
	HAL_GPIO_WritePin(GPIOB, LCD_CS_Pin, GPIO_PIN_SET);
 800117e:	2201      	movs	r2, #1
 8001180:	2101      	movs	r1, #1
 8001182:	4802      	ldr	r0, [pc, #8]	@ (800118c <LCD_Init+0x1ec>)
 8001184:	f002 f86c 	bl	8003260 <HAL_GPIO_WritePin>
}
 8001188:	bf00      	nop
 800118a:	bd80      	pop	{r7, pc}
 800118c:	40020400 	.word	0x40020400
 8001190:	40020000 	.word	0x40020000
 8001194:	40020800 	.word	0x40020800

08001198 <LCD_CMD>:
//***************************************************************************************************************************************
// Función para enviar comandos a la LCD - parámetro (comando)
//***************************************************************************************************************************************
void LCD_CMD(uint8_t cmd) {
 8001198:	b580      	push	{r7, lr}
 800119a:	b082      	sub	sp, #8
 800119c:	af00      	add	r7, sp, #0
 800119e:	4603      	mov	r3, r0
 80011a0:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(LCD_RS_GPIO_Port, LCD_RS_Pin, GPIO_PIN_RESET);
 80011a2:	2200      	movs	r2, #0
 80011a4:	2110      	movs	r1, #16
 80011a6:	484c      	ldr	r0, [pc, #304]	@ (80012d8 <LCD_CMD+0x140>)
 80011a8:	f002 f85a 	bl	8003260 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_WR_GPIO_Port, LCD_WR_Pin, GPIO_PIN_RESET);
 80011ac:	2200      	movs	r2, #0
 80011ae:	2102      	movs	r1, #2
 80011b0:	4849      	ldr	r0, [pc, #292]	@ (80012d8 <LCD_CMD+0x140>)
 80011b2:	f002 f855 	bl	8003260 <HAL_GPIO_WritePin>

	if ((cmd & (1 << 0)) == 1) {
 80011b6:	79fb      	ldrb	r3, [r7, #7]
 80011b8:	f003 0301 	and.w	r3, r3, #1
 80011bc:	2b00      	cmp	r3, #0
 80011be:	d006      	beq.n	80011ce <LCD_CMD+0x36>
		HAL_GPIO_WritePin(LCD_D0_GPIO_Port, LCD_D0_Pin, GPIO_PIN_SET);
 80011c0:	2201      	movs	r2, #1
 80011c2:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80011c6:	4844      	ldr	r0, [pc, #272]	@ (80012d8 <LCD_CMD+0x140>)
 80011c8:	f002 f84a 	bl	8003260 <HAL_GPIO_WritePin>
 80011cc:	e005      	b.n	80011da <LCD_CMD+0x42>
	} else {
		HAL_GPIO_WritePin(LCD_D0_GPIO_Port, LCD_D0_Pin, GPIO_PIN_RESET);
 80011ce:	2200      	movs	r2, #0
 80011d0:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80011d4:	4840      	ldr	r0, [pc, #256]	@ (80012d8 <LCD_CMD+0x140>)
 80011d6:	f002 f843 	bl	8003260 <HAL_GPIO_WritePin>
	}
	if ((cmd & (1 << 1)) == 0x02) {
 80011da:	79fb      	ldrb	r3, [r7, #7]
 80011dc:	f003 0302 	and.w	r3, r3, #2
 80011e0:	2b00      	cmp	r3, #0
 80011e2:	d005      	beq.n	80011f0 <LCD_CMD+0x58>
		HAL_GPIO_WritePin(LCD_D1_GPIO_Port, LCD_D1_Pin, GPIO_PIN_SET);
 80011e4:	2201      	movs	r2, #1
 80011e6:	2180      	movs	r1, #128	@ 0x80
 80011e8:	483c      	ldr	r0, [pc, #240]	@ (80012dc <LCD_CMD+0x144>)
 80011ea:	f002 f839 	bl	8003260 <HAL_GPIO_WritePin>
 80011ee:	e004      	b.n	80011fa <LCD_CMD+0x62>
	} else {
		HAL_GPIO_WritePin(LCD_D1_GPIO_Port, LCD_D1_Pin, GPIO_PIN_RESET);
 80011f0:	2200      	movs	r2, #0
 80011f2:	2180      	movs	r1, #128	@ 0x80
 80011f4:	4839      	ldr	r0, [pc, #228]	@ (80012dc <LCD_CMD+0x144>)
 80011f6:	f002 f833 	bl	8003260 <HAL_GPIO_WritePin>
	}
	if ((cmd & (1 << 2)) == 0x04) {
 80011fa:	79fb      	ldrb	r3, [r7, #7]
 80011fc:	f003 0304 	and.w	r3, r3, #4
 8001200:	2b00      	cmp	r3, #0
 8001202:	d006      	beq.n	8001212 <LCD_CMD+0x7a>
		HAL_GPIO_WritePin(LCD_D2_GPIO_Port, LCD_D2_Pin, GPIO_PIN_SET);
 8001204:	2201      	movs	r2, #1
 8001206:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800120a:	4833      	ldr	r0, [pc, #204]	@ (80012d8 <LCD_CMD+0x140>)
 800120c:	f002 f828 	bl	8003260 <HAL_GPIO_WritePin>
 8001210:	e005      	b.n	800121e <LCD_CMD+0x86>
	} else {
		HAL_GPIO_WritePin(LCD_D2_GPIO_Port, LCD_D2_Pin, GPIO_PIN_RESET);
 8001212:	2200      	movs	r2, #0
 8001214:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001218:	482f      	ldr	r0, [pc, #188]	@ (80012d8 <LCD_CMD+0x140>)
 800121a:	f002 f821 	bl	8003260 <HAL_GPIO_WritePin>
	}
	if ((cmd & (1 << 3)) == 0x08) {
 800121e:	79fb      	ldrb	r3, [r7, #7]
 8001220:	f003 0308 	and.w	r3, r3, #8
 8001224:	2b00      	cmp	r3, #0
 8001226:	d005      	beq.n	8001234 <LCD_CMD+0x9c>
		HAL_GPIO_WritePin(LCD_D3_GPIO_Port, LCD_D3_Pin, GPIO_PIN_SET);
 8001228:	2201      	movs	r2, #1
 800122a:	2108      	movs	r1, #8
 800122c:	482c      	ldr	r0, [pc, #176]	@ (80012e0 <LCD_CMD+0x148>)
 800122e:	f002 f817 	bl	8003260 <HAL_GPIO_WritePin>
 8001232:	e004      	b.n	800123e <LCD_CMD+0xa6>
	} else {
		HAL_GPIO_WritePin(LCD_D3_GPIO_Port, LCD_D3_Pin, GPIO_PIN_RESET);
 8001234:	2200      	movs	r2, #0
 8001236:	2108      	movs	r1, #8
 8001238:	4829      	ldr	r0, [pc, #164]	@ (80012e0 <LCD_CMD+0x148>)
 800123a:	f002 f811 	bl	8003260 <HAL_GPIO_WritePin>
	}
	if ((cmd & (1 << 4)) == 0x10) {
 800123e:	79fb      	ldrb	r3, [r7, #7]
 8001240:	f003 0310 	and.w	r3, r3, #16
 8001244:	2b00      	cmp	r3, #0
 8001246:	d005      	beq.n	8001254 <LCD_CMD+0xbc>
		HAL_GPIO_WritePin(LCD_D4_GPIO_Port, LCD_D4_Pin, GPIO_PIN_SET);
 8001248:	2201      	movs	r2, #1
 800124a:	2120      	movs	r1, #32
 800124c:	4824      	ldr	r0, [pc, #144]	@ (80012e0 <LCD_CMD+0x148>)
 800124e:	f002 f807 	bl	8003260 <HAL_GPIO_WritePin>
 8001252:	e004      	b.n	800125e <LCD_CMD+0xc6>
	} else {
		HAL_GPIO_WritePin(LCD_D4_GPIO_Port, LCD_D4_Pin, GPIO_PIN_RESET);
 8001254:	2200      	movs	r2, #0
 8001256:	2120      	movs	r1, #32
 8001258:	4821      	ldr	r0, [pc, #132]	@ (80012e0 <LCD_CMD+0x148>)
 800125a:	f002 f801 	bl	8003260 <HAL_GPIO_WritePin>
	}
	if ((cmd & (1 << 5)) == 0x20) {
 800125e:	79fb      	ldrb	r3, [r7, #7]
 8001260:	f003 0320 	and.w	r3, r3, #32
 8001264:	2b00      	cmp	r3, #0
 8001266:	d005      	beq.n	8001274 <LCD_CMD+0xdc>
		HAL_GPIO_WritePin(LCD_D5_GPIO_Port, LCD_D5_Pin, GPIO_PIN_SET);
 8001268:	2201      	movs	r2, #1
 800126a:	2110      	movs	r1, #16
 800126c:	481c      	ldr	r0, [pc, #112]	@ (80012e0 <LCD_CMD+0x148>)
 800126e:	f001 fff7 	bl	8003260 <HAL_GPIO_WritePin>
 8001272:	e004      	b.n	800127e <LCD_CMD+0xe6>
	} else {
		HAL_GPIO_WritePin(LCD_D5_GPIO_Port, LCD_D5_Pin, GPIO_PIN_RESET);
 8001274:	2200      	movs	r2, #0
 8001276:	2110      	movs	r1, #16
 8001278:	4819      	ldr	r0, [pc, #100]	@ (80012e0 <LCD_CMD+0x148>)
 800127a:	f001 fff1 	bl	8003260 <HAL_GPIO_WritePin>
	}
	if ((cmd & (1 << 6)) == 0x40) {
 800127e:	79fb      	ldrb	r3, [r7, #7]
 8001280:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001284:	2b00      	cmp	r3, #0
 8001286:	d006      	beq.n	8001296 <LCD_CMD+0xfe>
		HAL_GPIO_WritePin(LCD_D6_GPIO_Port, LCD_D6_Pin, GPIO_PIN_SET);
 8001288:	2201      	movs	r2, #1
 800128a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800128e:	4814      	ldr	r0, [pc, #80]	@ (80012e0 <LCD_CMD+0x148>)
 8001290:	f001 ffe6 	bl	8003260 <HAL_GPIO_WritePin>
 8001294:	e005      	b.n	80012a2 <LCD_CMD+0x10a>
	} else {
		HAL_GPIO_WritePin(LCD_D6_GPIO_Port, LCD_D6_Pin, GPIO_PIN_RESET);
 8001296:	2200      	movs	r2, #0
 8001298:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800129c:	4810      	ldr	r0, [pc, #64]	@ (80012e0 <LCD_CMD+0x148>)
 800129e:	f001 ffdf 	bl	8003260 <HAL_GPIO_WritePin>
	}
	if ((cmd & (1 << 7)) == 0x80) {
 80012a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	da06      	bge.n	80012b8 <LCD_CMD+0x120>
		HAL_GPIO_WritePin(LCD_D7_GPIO_Port, LCD_D7_Pin, GPIO_PIN_SET);
 80012aa:	2201      	movs	r2, #1
 80012ac:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80012b0:	4809      	ldr	r0, [pc, #36]	@ (80012d8 <LCD_CMD+0x140>)
 80012b2:	f001 ffd5 	bl	8003260 <HAL_GPIO_WritePin>
 80012b6:	e005      	b.n	80012c4 <LCD_CMD+0x12c>
	} else {
		HAL_GPIO_WritePin(LCD_D7_GPIO_Port, LCD_D7_Pin, GPIO_PIN_RESET);
 80012b8:	2200      	movs	r2, #0
 80012ba:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80012be:	4806      	ldr	r0, [pc, #24]	@ (80012d8 <LCD_CMD+0x140>)
 80012c0:	f001 ffce 	bl	8003260 <HAL_GPIO_WritePin>
	}
	//GPIO_PortB_DATA_R = cmd;
	HAL_GPIO_WritePin(LCD_WR_GPIO_Port, LCD_WR_Pin, GPIO_PIN_SET);
 80012c4:	2201      	movs	r2, #1
 80012c6:	2102      	movs	r1, #2
 80012c8:	4803      	ldr	r0, [pc, #12]	@ (80012d8 <LCD_CMD+0x140>)
 80012ca:	f001 ffc9 	bl	8003260 <HAL_GPIO_WritePin>

}
 80012ce:	bf00      	nop
 80012d0:	3708      	adds	r7, #8
 80012d2:	46bd      	mov	sp, r7
 80012d4:	bd80      	pop	{r7, pc}
 80012d6:	bf00      	nop
 80012d8:	40020000 	.word	0x40020000
 80012dc:	40020800 	.word	0x40020800
 80012e0:	40020400 	.word	0x40020400

080012e4 <LCD_DATA>:
//***************************************************************************************************************************************
// Función para enviar datos a la LCD - parámetro (dato)
//***************************************************************************************************************************************
void LCD_DATA(uint8_t data) {
 80012e4:	b580      	push	{r7, lr}
 80012e6:	b082      	sub	sp, #8
 80012e8:	af00      	add	r7, sp, #0
 80012ea:	4603      	mov	r3, r0
 80012ec:	71fb      	strb	r3, [r7, #7]
	//HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_RESET);
	HAL_GPIO_WritePin(LCD_RS_GPIO_Port, LCD_RS_Pin, GPIO_PIN_SET);
 80012ee:	2201      	movs	r2, #1
 80012f0:	2110      	movs	r1, #16
 80012f2:	484c      	ldr	r0, [pc, #304]	@ (8001424 <LCD_DATA+0x140>)
 80012f4:	f001 ffb4 	bl	8003260 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_WR_GPIO_Port, LCD_WR_Pin, GPIO_PIN_RESET);
 80012f8:	2200      	movs	r2, #0
 80012fa:	2102      	movs	r1, #2
 80012fc:	4849      	ldr	r0, [pc, #292]	@ (8001424 <LCD_DATA+0x140>)
 80012fe:	f001 ffaf 	bl	8003260 <HAL_GPIO_WritePin>
	if ((data & (1 << 0)) == 1) {
 8001302:	79fb      	ldrb	r3, [r7, #7]
 8001304:	f003 0301 	and.w	r3, r3, #1
 8001308:	2b00      	cmp	r3, #0
 800130a:	d006      	beq.n	800131a <LCD_DATA+0x36>
		HAL_GPIO_WritePin(LCD_D0_GPIO_Port, LCD_D0_Pin, GPIO_PIN_SET);
 800130c:	2201      	movs	r2, #1
 800130e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001312:	4844      	ldr	r0, [pc, #272]	@ (8001424 <LCD_DATA+0x140>)
 8001314:	f001 ffa4 	bl	8003260 <HAL_GPIO_WritePin>
 8001318:	e005      	b.n	8001326 <LCD_DATA+0x42>
	} else {
		HAL_GPIO_WritePin(LCD_D0_GPIO_Port, LCD_D0_Pin, GPIO_PIN_RESET);
 800131a:	2200      	movs	r2, #0
 800131c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001320:	4840      	ldr	r0, [pc, #256]	@ (8001424 <LCD_DATA+0x140>)
 8001322:	f001 ff9d 	bl	8003260 <HAL_GPIO_WritePin>
	}
	if ((data & (1 << 1)) == 0x02) {
 8001326:	79fb      	ldrb	r3, [r7, #7]
 8001328:	f003 0302 	and.w	r3, r3, #2
 800132c:	2b00      	cmp	r3, #0
 800132e:	d005      	beq.n	800133c <LCD_DATA+0x58>
		HAL_GPIO_WritePin(LCD_D1_GPIO_Port, LCD_D1_Pin, GPIO_PIN_SET);
 8001330:	2201      	movs	r2, #1
 8001332:	2180      	movs	r1, #128	@ 0x80
 8001334:	483c      	ldr	r0, [pc, #240]	@ (8001428 <LCD_DATA+0x144>)
 8001336:	f001 ff93 	bl	8003260 <HAL_GPIO_WritePin>
 800133a:	e004      	b.n	8001346 <LCD_DATA+0x62>
	} else {
		HAL_GPIO_WritePin(LCD_D1_GPIO_Port, LCD_D1_Pin, GPIO_PIN_RESET);
 800133c:	2200      	movs	r2, #0
 800133e:	2180      	movs	r1, #128	@ 0x80
 8001340:	4839      	ldr	r0, [pc, #228]	@ (8001428 <LCD_DATA+0x144>)
 8001342:	f001 ff8d 	bl	8003260 <HAL_GPIO_WritePin>
	}
	if ((data & (1 << 2)) == 0x04) {
 8001346:	79fb      	ldrb	r3, [r7, #7]
 8001348:	f003 0304 	and.w	r3, r3, #4
 800134c:	2b00      	cmp	r3, #0
 800134e:	d006      	beq.n	800135e <LCD_DATA+0x7a>
		HAL_GPIO_WritePin(LCD_D2_GPIO_Port, LCD_D2_Pin, GPIO_PIN_SET);
 8001350:	2201      	movs	r2, #1
 8001352:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001356:	4833      	ldr	r0, [pc, #204]	@ (8001424 <LCD_DATA+0x140>)
 8001358:	f001 ff82 	bl	8003260 <HAL_GPIO_WritePin>
 800135c:	e005      	b.n	800136a <LCD_DATA+0x86>
	} else {
		HAL_GPIO_WritePin(LCD_D2_GPIO_Port, LCD_D2_Pin, GPIO_PIN_RESET);
 800135e:	2200      	movs	r2, #0
 8001360:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001364:	482f      	ldr	r0, [pc, #188]	@ (8001424 <LCD_DATA+0x140>)
 8001366:	f001 ff7b 	bl	8003260 <HAL_GPIO_WritePin>
	}
	if ((data & (1 << 3)) == 0x08) {
 800136a:	79fb      	ldrb	r3, [r7, #7]
 800136c:	f003 0308 	and.w	r3, r3, #8
 8001370:	2b00      	cmp	r3, #0
 8001372:	d005      	beq.n	8001380 <LCD_DATA+0x9c>
		HAL_GPIO_WritePin(LCD_D3_GPIO_Port, LCD_D3_Pin, GPIO_PIN_SET);
 8001374:	2201      	movs	r2, #1
 8001376:	2108      	movs	r1, #8
 8001378:	482c      	ldr	r0, [pc, #176]	@ (800142c <LCD_DATA+0x148>)
 800137a:	f001 ff71 	bl	8003260 <HAL_GPIO_WritePin>
 800137e:	e004      	b.n	800138a <LCD_DATA+0xa6>
	} else {
		HAL_GPIO_WritePin(LCD_D3_GPIO_Port, LCD_D3_Pin, GPIO_PIN_RESET);
 8001380:	2200      	movs	r2, #0
 8001382:	2108      	movs	r1, #8
 8001384:	4829      	ldr	r0, [pc, #164]	@ (800142c <LCD_DATA+0x148>)
 8001386:	f001 ff6b 	bl	8003260 <HAL_GPIO_WritePin>
	}
	if ((data & (1 << 4)) == 0x10) {
 800138a:	79fb      	ldrb	r3, [r7, #7]
 800138c:	f003 0310 	and.w	r3, r3, #16
 8001390:	2b00      	cmp	r3, #0
 8001392:	d005      	beq.n	80013a0 <LCD_DATA+0xbc>
		HAL_GPIO_WritePin(LCD_D4_GPIO_Port, LCD_D4_Pin, GPIO_PIN_SET);
 8001394:	2201      	movs	r2, #1
 8001396:	2120      	movs	r1, #32
 8001398:	4824      	ldr	r0, [pc, #144]	@ (800142c <LCD_DATA+0x148>)
 800139a:	f001 ff61 	bl	8003260 <HAL_GPIO_WritePin>
 800139e:	e004      	b.n	80013aa <LCD_DATA+0xc6>
	} else {
		HAL_GPIO_WritePin(LCD_D4_GPIO_Port, LCD_D4_Pin, GPIO_PIN_RESET);
 80013a0:	2200      	movs	r2, #0
 80013a2:	2120      	movs	r1, #32
 80013a4:	4821      	ldr	r0, [pc, #132]	@ (800142c <LCD_DATA+0x148>)
 80013a6:	f001 ff5b 	bl	8003260 <HAL_GPIO_WritePin>
	}
	if ((data & (1 << 5)) == 0x20) {
 80013aa:	79fb      	ldrb	r3, [r7, #7]
 80013ac:	f003 0320 	and.w	r3, r3, #32
 80013b0:	2b00      	cmp	r3, #0
 80013b2:	d005      	beq.n	80013c0 <LCD_DATA+0xdc>
		HAL_GPIO_WritePin(LCD_D5_GPIO_Port, LCD_D5_Pin, GPIO_PIN_SET);
 80013b4:	2201      	movs	r2, #1
 80013b6:	2110      	movs	r1, #16
 80013b8:	481c      	ldr	r0, [pc, #112]	@ (800142c <LCD_DATA+0x148>)
 80013ba:	f001 ff51 	bl	8003260 <HAL_GPIO_WritePin>
 80013be:	e004      	b.n	80013ca <LCD_DATA+0xe6>
	} else {
		HAL_GPIO_WritePin(LCD_D5_GPIO_Port, LCD_D5_Pin, GPIO_PIN_RESET);
 80013c0:	2200      	movs	r2, #0
 80013c2:	2110      	movs	r1, #16
 80013c4:	4819      	ldr	r0, [pc, #100]	@ (800142c <LCD_DATA+0x148>)
 80013c6:	f001 ff4b 	bl	8003260 <HAL_GPIO_WritePin>
	}
	if ((data & (1 << 6)) == 0x40) {
 80013ca:	79fb      	ldrb	r3, [r7, #7]
 80013cc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80013d0:	2b00      	cmp	r3, #0
 80013d2:	d006      	beq.n	80013e2 <LCD_DATA+0xfe>
		HAL_GPIO_WritePin(LCD_D6_GPIO_Port, LCD_D6_Pin, GPIO_PIN_SET);
 80013d4:	2201      	movs	r2, #1
 80013d6:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80013da:	4814      	ldr	r0, [pc, #80]	@ (800142c <LCD_DATA+0x148>)
 80013dc:	f001 ff40 	bl	8003260 <HAL_GPIO_WritePin>
 80013e0:	e005      	b.n	80013ee <LCD_DATA+0x10a>
	} else {
		HAL_GPIO_WritePin(LCD_D6_GPIO_Port, LCD_D6_Pin, GPIO_PIN_RESET);
 80013e2:	2200      	movs	r2, #0
 80013e4:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80013e8:	4810      	ldr	r0, [pc, #64]	@ (800142c <LCD_DATA+0x148>)
 80013ea:	f001 ff39 	bl	8003260 <HAL_GPIO_WritePin>
	}
	if ((data & (1 << 7)) == 0x80) {
 80013ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013f2:	2b00      	cmp	r3, #0
 80013f4:	da06      	bge.n	8001404 <LCD_DATA+0x120>
		HAL_GPIO_WritePin(LCD_D7_GPIO_Port, LCD_D7_Pin, GPIO_PIN_SET);
 80013f6:	2201      	movs	r2, #1
 80013f8:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80013fc:	4809      	ldr	r0, [pc, #36]	@ (8001424 <LCD_DATA+0x140>)
 80013fe:	f001 ff2f 	bl	8003260 <HAL_GPIO_WritePin>
 8001402:	e005      	b.n	8001410 <LCD_DATA+0x12c>
	} else {
		HAL_GPIO_WritePin(LCD_D7_GPIO_Port, LCD_D7_Pin, GPIO_PIN_RESET);
 8001404:	2200      	movs	r2, #0
 8001406:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800140a:	4806      	ldr	r0, [pc, #24]	@ (8001424 <LCD_DATA+0x140>)
 800140c:	f001 ff28 	bl	8003260 <HAL_GPIO_WritePin>
	}
	HAL_GPIO_WritePin(LCD_WR_GPIO_Port, LCD_WR_Pin, GPIO_PIN_SET);
 8001410:	2201      	movs	r2, #1
 8001412:	2102      	movs	r1, #2
 8001414:	4803      	ldr	r0, [pc, #12]	@ (8001424 <LCD_DATA+0x140>)
 8001416:	f001 ff23 	bl	8003260 <HAL_GPIO_WritePin>
}
 800141a:	bf00      	nop
 800141c:	3708      	adds	r7, #8
 800141e:	46bd      	mov	sp, r7
 8001420:	bd80      	pop	{r7, pc}
 8001422:	bf00      	nop
 8001424:	40020000 	.word	0x40020000
 8001428:	40020800 	.word	0x40020800
 800142c:	40020400 	.word	0x40020400

08001430 <SetWindows>:
//***************************************************************************************************************************************
// Función para definir rango de direcciones de memoria con las cuales se trabajara (se define una ventana)
//***************************************************************************************************************************************
void SetWindows(unsigned int x1, unsigned int y1, unsigned int x2,
		unsigned int y2) {
 8001430:	b580      	push	{r7, lr}
 8001432:	b084      	sub	sp, #16
 8001434:	af00      	add	r7, sp, #0
 8001436:	60f8      	str	r0, [r7, #12]
 8001438:	60b9      	str	r1, [r7, #8]
 800143a:	607a      	str	r2, [r7, #4]
 800143c:	603b      	str	r3, [r7, #0]
	LCD_CMD(0x2a); // Set_column_address 4 parameters
 800143e:	202a      	movs	r0, #42	@ 0x2a
 8001440:	f7ff feaa 	bl	8001198 <LCD_CMD>
	LCD_DATA(x1 >> 8);
 8001444:	68fb      	ldr	r3, [r7, #12]
 8001446:	0a1b      	lsrs	r3, r3, #8
 8001448:	b2db      	uxtb	r3, r3
 800144a:	4618      	mov	r0, r3
 800144c:	f7ff ff4a 	bl	80012e4 <LCD_DATA>
	LCD_DATA(x1);
 8001450:	68fb      	ldr	r3, [r7, #12]
 8001452:	b2db      	uxtb	r3, r3
 8001454:	4618      	mov	r0, r3
 8001456:	f7ff ff45 	bl	80012e4 <LCD_DATA>
	LCD_DATA(x2 >> 8);
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	0a1b      	lsrs	r3, r3, #8
 800145e:	b2db      	uxtb	r3, r3
 8001460:	4618      	mov	r0, r3
 8001462:	f7ff ff3f 	bl	80012e4 <LCD_DATA>
	LCD_DATA(x2);
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	b2db      	uxtb	r3, r3
 800146a:	4618      	mov	r0, r3
 800146c:	f7ff ff3a 	bl	80012e4 <LCD_DATA>
	LCD_CMD(0x2b); // Set_page_address 4 parameters
 8001470:	202b      	movs	r0, #43	@ 0x2b
 8001472:	f7ff fe91 	bl	8001198 <LCD_CMD>
	LCD_DATA(y1 >> 8);
 8001476:	68bb      	ldr	r3, [r7, #8]
 8001478:	0a1b      	lsrs	r3, r3, #8
 800147a:	b2db      	uxtb	r3, r3
 800147c:	4618      	mov	r0, r3
 800147e:	f7ff ff31 	bl	80012e4 <LCD_DATA>
	LCD_DATA(y1);
 8001482:	68bb      	ldr	r3, [r7, #8]
 8001484:	b2db      	uxtb	r3, r3
 8001486:	4618      	mov	r0, r3
 8001488:	f7ff ff2c 	bl	80012e4 <LCD_DATA>
	LCD_DATA(y2 >> 8);
 800148c:	683b      	ldr	r3, [r7, #0]
 800148e:	0a1b      	lsrs	r3, r3, #8
 8001490:	b2db      	uxtb	r3, r3
 8001492:	4618      	mov	r0, r3
 8001494:	f7ff ff26 	bl	80012e4 <LCD_DATA>
	LCD_DATA(y2);
 8001498:	683b      	ldr	r3, [r7, #0]
 800149a:	b2db      	uxtb	r3, r3
 800149c:	4618      	mov	r0, r3
 800149e:	f7ff ff21 	bl	80012e4 <LCD_DATA>
	LCD_CMD(0x2c); // Write_memory_start
 80014a2:	202c      	movs	r0, #44	@ 0x2c
 80014a4:	f7ff fe78 	bl	8001198 <LCD_CMD>
}
 80014a8:	bf00      	nop
 80014aa:	3710      	adds	r7, #16
 80014ac:	46bd      	mov	sp, r7
 80014ae:	bd80      	pop	{r7, pc}

080014b0 <LCD_Clear>:
//***************************************************************************************************************************************
// Función para borrar la pantalla - parámetros (color)
//***************************************************************************************************************************************
void LCD_Clear(unsigned int c) {
 80014b0:	b580      	push	{r7, lr}
 80014b2:	b084      	sub	sp, #16
 80014b4:	af00      	add	r7, sp, #0
 80014b6:	6078      	str	r0, [r7, #4]
	unsigned int x, y;
	LCD_CMD(0x02c); // write_memory_start
 80014b8:	202c      	movs	r0, #44	@ 0x2c
 80014ba:	f7ff fe6d 	bl	8001198 <LCD_CMD>
	HAL_GPIO_WritePin(LCD_RS_GPIO_Port, LCD_RS_Pin, GPIO_PIN_SET);
 80014be:	2201      	movs	r2, #1
 80014c0:	2110      	movs	r1, #16
 80014c2:	481b      	ldr	r0, [pc, #108]	@ (8001530 <LCD_Clear+0x80>)
 80014c4:	f001 fecc 	bl	8003260 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_RESET);
 80014c8:	2200      	movs	r2, #0
 80014ca:	2101      	movs	r1, #1
 80014cc:	4819      	ldr	r0, [pc, #100]	@ (8001534 <LCD_Clear+0x84>)
 80014ce:	f001 fec7 	bl	8003260 <HAL_GPIO_WritePin>
	SetWindows(0, 0, 319, 239); // 479, 319);
 80014d2:	23ef      	movs	r3, #239	@ 0xef
 80014d4:	f240 123f 	movw	r2, #319	@ 0x13f
 80014d8:	2100      	movs	r1, #0
 80014da:	2000      	movs	r0, #0
 80014dc:	f7ff ffa8 	bl	8001430 <SetWindows>
	for (x = 0; x < 320; x++)
 80014e0:	2300      	movs	r3, #0
 80014e2:	60fb      	str	r3, [r7, #12]
 80014e4:	e016      	b.n	8001514 <LCD_Clear+0x64>
		for (y = 0; y < 240; y++) {
 80014e6:	2300      	movs	r3, #0
 80014e8:	60bb      	str	r3, [r7, #8]
 80014ea:	e00d      	b.n	8001508 <LCD_Clear+0x58>
			LCD_DATA(c >> 8);
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	0a1b      	lsrs	r3, r3, #8
 80014f0:	b2db      	uxtb	r3, r3
 80014f2:	4618      	mov	r0, r3
 80014f4:	f7ff fef6 	bl	80012e4 <LCD_DATA>
			LCD_DATA(c);
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	b2db      	uxtb	r3, r3
 80014fc:	4618      	mov	r0, r3
 80014fe:	f7ff fef1 	bl	80012e4 <LCD_DATA>
		for (y = 0; y < 240; y++) {
 8001502:	68bb      	ldr	r3, [r7, #8]
 8001504:	3301      	adds	r3, #1
 8001506:	60bb      	str	r3, [r7, #8]
 8001508:	68bb      	ldr	r3, [r7, #8]
 800150a:	2bef      	cmp	r3, #239	@ 0xef
 800150c:	d9ee      	bls.n	80014ec <LCD_Clear+0x3c>
	for (x = 0; x < 320; x++)
 800150e:	68fb      	ldr	r3, [r7, #12]
 8001510:	3301      	adds	r3, #1
 8001512:	60fb      	str	r3, [r7, #12]
 8001514:	68fb      	ldr	r3, [r7, #12]
 8001516:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 800151a:	d3e4      	bcc.n	80014e6 <LCD_Clear+0x36>
		}
	HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_SET);
 800151c:	2201      	movs	r2, #1
 800151e:	2101      	movs	r1, #1
 8001520:	4804      	ldr	r0, [pc, #16]	@ (8001534 <LCD_Clear+0x84>)
 8001522:	f001 fe9d 	bl	8003260 <HAL_GPIO_WritePin>
}
 8001526:	bf00      	nop
 8001528:	3710      	adds	r7, #16
 800152a:	46bd      	mov	sp, r7
 800152c:	bd80      	pop	{r7, pc}
 800152e:	bf00      	nop
 8001530:	40020000 	.word	0x40020000
 8001534:	40020400 	.word	0x40020400

08001538 <LCD_Print>:
}
//***************************************************************************************************************************************
// Función para dibujar texto - parámetros ( texto, coordenada x, cordenada y, color, background)
//***************************************************************************************************************************************
void LCD_Print(char *text, int x, int y, int fontSize, int color,
		int background) {
 8001538:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800153c:	b093      	sub	sp, #76	@ 0x4c
 800153e:	af00      	add	r7, sp, #0
 8001540:	60f8      	str	r0, [r7, #12]
 8001542:	60b9      	str	r1, [r7, #8]
 8001544:	607a      	str	r2, [r7, #4]
 8001546:	603b      	str	r3, [r7, #0]
 8001548:	466b      	mov	r3, sp
 800154a:	461e      	mov	r6, r3

	int fontXSize;
	int fontYSize;

	if (fontSize == 1) {
 800154c:	683b      	ldr	r3, [r7, #0]
 800154e:	2b01      	cmp	r3, #1
 8001550:	d103      	bne.n	800155a <LCD_Print+0x22>
		fontXSize = fontXSizeSmal;
 8001552:	2308      	movs	r3, #8
 8001554:	647b      	str	r3, [r7, #68]	@ 0x44
		fontYSize = fontYSizeSmal;
 8001556:	230c      	movs	r3, #12
 8001558:	643b      	str	r3, [r7, #64]	@ 0x40
	}
	if (fontSize == 2) {
 800155a:	683b      	ldr	r3, [r7, #0]
 800155c:	2b02      	cmp	r3, #2
 800155e:	d103      	bne.n	8001568 <LCD_Print+0x30>
		fontXSize = fontXSizeBig;
 8001560:	2310      	movs	r3, #16
 8001562:	647b      	str	r3, [r7, #68]	@ 0x44
		fontYSize = fontYSizeBig;
 8001564:	2310      	movs	r3, #16
 8001566:	643b      	str	r3, [r7, #64]	@ 0x40
	}
	if (fontSize == 3) {
 8001568:	683b      	ldr	r3, [r7, #0]
 800156a:	2b03      	cmp	r3, #3
 800156c:	d103      	bne.n	8001576 <LCD_Print+0x3e>
			fontXSize = fontXSizeNum;
 800156e:	2320      	movs	r3, #32
 8001570:	647b      	str	r3, [r7, #68]	@ 0x44
			fontYSize = fontYSizeNum;
 8001572:	2332      	movs	r3, #50	@ 0x32
 8001574:	643b      	str	r3, [r7, #64]	@ 0x40
		}

	char charInput;
	int cLength = strlen(text);
 8001576:	68f8      	ldr	r0, [r7, #12]
 8001578:	f7fe fe44 	bl	8000204 <strlen>
 800157c:	4603      	mov	r3, r0
 800157e:	627b      	str	r3, [r7, #36]	@ 0x24
	//Serial.println(cLength, DEC);
	int charDec;
	int c;
	//int charHex;
	char char_array[cLength + 1];
 8001580:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001582:	1c59      	adds	r1, r3, #1
 8001584:	1e4b      	subs	r3, r1, #1
 8001586:	623b      	str	r3, [r7, #32]
 8001588:	460a      	mov	r2, r1
 800158a:	2300      	movs	r3, #0
 800158c:	4690      	mov	r8, r2
 800158e:	4699      	mov	r9, r3
 8001590:	f04f 0200 	mov.w	r2, #0
 8001594:	f04f 0300 	mov.w	r3, #0
 8001598:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800159c:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80015a0:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80015a4:	460a      	mov	r2, r1
 80015a6:	2300      	movs	r3, #0
 80015a8:	4614      	mov	r4, r2
 80015aa:	461d      	mov	r5, r3
 80015ac:	f04f 0200 	mov.w	r2, #0
 80015b0:	f04f 0300 	mov.w	r3, #0
 80015b4:	00eb      	lsls	r3, r5, #3
 80015b6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80015ba:	00e2      	lsls	r2, r4, #3
 80015bc:	460b      	mov	r3, r1
 80015be:	3307      	adds	r3, #7
 80015c0:	08db      	lsrs	r3, r3, #3
 80015c2:	00db      	lsls	r3, r3, #3
 80015c4:	ebad 0d03 	sub.w	sp, sp, r3
 80015c8:	466b      	mov	r3, sp
 80015ca:	3300      	adds	r3, #0
 80015cc:	61fb      	str	r3, [r7, #28]
	for(int i = 0; text[i] != '\0'; i++){
 80015ce:	2300      	movs	r3, #0
 80015d0:	63bb      	str	r3, [r7, #56]	@ 0x38
 80015d2:	e00b      	b.n	80015ec <LCD_Print+0xb4>
		char_array[i]=text[i];
 80015d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80015d6:	68fa      	ldr	r2, [r7, #12]
 80015d8:	4413      	add	r3, r2
 80015da:	7819      	ldrb	r1, [r3, #0]
 80015dc:	69fa      	ldr	r2, [r7, #28]
 80015de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80015e0:	4413      	add	r3, r2
 80015e2:	460a      	mov	r2, r1
 80015e4:	701a      	strb	r2, [r3, #0]
	for(int i = 0; text[i] != '\0'; i++){
 80015e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80015e8:	3301      	adds	r3, #1
 80015ea:	63bb      	str	r3, [r7, #56]	@ 0x38
 80015ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80015ee:	68fa      	ldr	r2, [r7, #12]
 80015f0:	4413      	add	r3, r2
 80015f2:	781b      	ldrb	r3, [r3, #0]
 80015f4:	2b00      	cmp	r3, #0
 80015f6:	d1ed      	bne.n	80015d4 <LCD_Print+0x9c>
	}

	//text.toCharArray(char_array, cLength + 1);

	for (int i = 0; i < cLength; i++) {
 80015f8:	2300      	movs	r3, #0
 80015fa:	637b      	str	r3, [r7, #52]	@ 0x34
 80015fc:	e077      	b.n	80016ee <LCD_Print+0x1b6>
		charInput = char_array[i];
 80015fe:	69fa      	ldr	r2, [r7, #28]
 8001600:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001602:	4413      	add	r3, r2
 8001604:	781b      	ldrb	r3, [r3, #0]
 8001606:	76fb      	strb	r3, [r7, #27]
		//Serial.println(char_array[i]);
		charDec = (int) charInput;
 8001608:	7efb      	ldrb	r3, [r7, #27]
 800160a:	617b      	str	r3, [r7, #20]
		HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_RESET);
 800160c:	2200      	movs	r2, #0
 800160e:	2101      	movs	r1, #1
 8001610:	483c      	ldr	r0, [pc, #240]	@ (8001704 <LCD_Print+0x1cc>)
 8001612:	f001 fe25 	bl	8003260 <HAL_GPIO_WritePin>
		SetWindows(x + (i * fontXSize), y, x + (i * fontXSize) + fontXSize - 1, y + fontYSize);
 8001616:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001618:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800161a:	fb03 f202 	mul.w	r2, r3, r2
 800161e:	68bb      	ldr	r3, [r7, #8]
 8001620:	4413      	add	r3, r2
 8001622:	4618      	mov	r0, r3
 8001624:	6879      	ldr	r1, [r7, #4]
 8001626:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001628:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800162a:	fb03 f202 	mul.w	r2, r3, r2
 800162e:	68bb      	ldr	r3, [r7, #8]
 8001630:	441a      	add	r2, r3
 8001632:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001634:	4413      	add	r3, r2
 8001636:	3b01      	subs	r3, #1
 8001638:	461c      	mov	r4, r3
 800163a:	687a      	ldr	r2, [r7, #4]
 800163c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800163e:	4413      	add	r3, r2
 8001640:	4622      	mov	r2, r4
 8001642:	f7ff fef5 	bl	8001430 <SetWindows>
		long charHex1;
		for (int n = 0; n < fontYSize; n++) {
 8001646:	2300      	movs	r3, #0
 8001648:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800164a:	e044      	b.n	80016d6 <LCD_Print+0x19e>
			if (fontSize == 1) {
 800164c:	683b      	ldr	r3, [r7, #0]
 800164e:	2b01      	cmp	r3, #1
 8001650:	d10b      	bne.n	800166a <LCD_Print+0x132>
				charHex1 = pgm_read_word_near(
 8001652:	697b      	ldr	r3, [r7, #20]
 8001654:	3b20      	subs	r3, #32
 8001656:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8001658:	fb02 f303 	mul.w	r3, r2, r3
 800165c:	461a      	mov	r2, r3
 800165e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001660:	4413      	add	r3, r2
 8001662:	4a29      	ldr	r2, [pc, #164]	@ (8001708 <LCD_Print+0x1d0>)
 8001664:	4413      	add	r3, r2
 8001666:	881b      	ldrh	r3, [r3, #0]
 8001668:	633b      	str	r3, [r7, #48]	@ 0x30
						smallFont + ((charDec - 32) * fontYSize) + n);
			}
			if (fontSize == 2) {
 800166a:	683b      	ldr	r3, [r7, #0]
 800166c:	2b02      	cmp	r3, #2
 800166e:	d10c      	bne.n	800168a <LCD_Print+0x152>
				charHex1 = pgm_read_word_near(
 8001670:	697b      	ldr	r3, [r7, #20]
 8001672:	3b20      	subs	r3, #32
 8001674:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8001676:	fb02 f303 	mul.w	r3, r2, r3
 800167a:	461a      	mov	r2, r3
 800167c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800167e:	4413      	add	r3, r2
 8001680:	005b      	lsls	r3, r3, #1
 8001682:	4a22      	ldr	r2, [pc, #136]	@ (800170c <LCD_Print+0x1d4>)
 8001684:	4413      	add	r3, r2
 8001686:	881b      	ldrh	r3, [r3, #0]
 8001688:	633b      	str	r3, [r7, #48]	@ 0x30
						bigFont + ((charDec - 32) * fontYSize) + n);
			}
			for (int t = 1; t < fontXSize + 1; t++) {
 800168a:	2301      	movs	r3, #1
 800168c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800168e:	e01b      	b.n	80016c8 <LCD_Print+0x190>
				if ((charHex1 & (1 << (fontXSize - t))) > 0) {
 8001690:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8001692:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001694:	1ad3      	subs	r3, r2, r3
 8001696:	2201      	movs	r2, #1
 8001698:	409a      	lsls	r2, r3
 800169a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800169c:	4013      	ands	r3, r2
 800169e:	2b00      	cmp	r3, #0
 80016a0:	dd02      	ble.n	80016a8 <LCD_Print+0x170>
					c = color;
 80016a2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80016a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80016a6:	e001      	b.n	80016ac <LCD_Print+0x174>
				} else {
					c = background;
 80016a8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80016aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
				}
				LCD_DATA(c >> 8);
 80016ac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80016ae:	121b      	asrs	r3, r3, #8
 80016b0:	b2db      	uxtb	r3, r3
 80016b2:	4618      	mov	r0, r3
 80016b4:	f7ff fe16 	bl	80012e4 <LCD_DATA>
				LCD_DATA(c);
 80016b8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80016ba:	b2db      	uxtb	r3, r3
 80016bc:	4618      	mov	r0, r3
 80016be:	f7ff fe11 	bl	80012e4 <LCD_DATA>
			for (int t = 1; t < fontXSize + 1; t++) {
 80016c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80016c4:	3301      	adds	r3, #1
 80016c6:	62bb      	str	r3, [r7, #40]	@ 0x28
 80016c8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80016ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80016cc:	429a      	cmp	r2, r3
 80016ce:	dadf      	bge.n	8001690 <LCD_Print+0x158>
		for (int n = 0; n < fontYSize; n++) {
 80016d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80016d2:	3301      	adds	r3, #1
 80016d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80016d6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80016d8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80016da:	429a      	cmp	r2, r3
 80016dc:	dbb6      	blt.n	800164c <LCD_Print+0x114>
			}
		}
		HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_SET);
 80016de:	2201      	movs	r2, #1
 80016e0:	2101      	movs	r1, #1
 80016e2:	4808      	ldr	r0, [pc, #32]	@ (8001704 <LCD_Print+0x1cc>)
 80016e4:	f001 fdbc 	bl	8003260 <HAL_GPIO_WritePin>
	for (int i = 0; i < cLength; i++) {
 80016e8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80016ea:	3301      	adds	r3, #1
 80016ec:	637b      	str	r3, [r7, #52]	@ 0x34
 80016ee:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80016f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016f2:	429a      	cmp	r2, r3
 80016f4:	db83      	blt.n	80015fe <LCD_Print+0xc6>
 80016f6:	46b5      	mov	sp, r6
	}
}
 80016f8:	bf00      	nop
 80016fa:	374c      	adds	r7, #76	@ 0x4c
 80016fc:	46bd      	mov	sp, r7
 80016fe:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001702:	bf00      	nop
 8001704:	40020400 	.word	0x40020400
 8001708:	0802d17c 	.word	0x0802d17c
 800170c:	0802d5f0 	.word	0x0802d5f0

08001710 <LCD_Bitmap>:
//***************************************************************************************************************************************
// Función para dibujar una imagen a partir de un arreglo de colores (Bitmap) Formato (Color 16bit R 5bits G 6bits B 5bits)
//***************************************************************************************************************************************
void LCD_Bitmap(unsigned int x, unsigned int y, unsigned int width,
		unsigned int height, unsigned char bitmap[]) {
 8001710:	b580      	push	{r7, lr}
 8001712:	b08a      	sub	sp, #40	@ 0x28
 8001714:	af00      	add	r7, sp, #0
 8001716:	60f8      	str	r0, [r7, #12]
 8001718:	60b9      	str	r1, [r7, #8]
 800171a:	607a      	str	r2, [r7, #4]
 800171c:	603b      	str	r3, [r7, #0]
	LCD_CMD(0x02c); // write_memory_start
 800171e:	202c      	movs	r0, #44	@ 0x2c
 8001720:	f7ff fd3a 	bl	8001198 <LCD_CMD>
	HAL_GPIO_WritePin(LCD_RS_GPIO_Port, LCD_RS_Pin, GPIO_PIN_SET);
 8001724:	2201      	movs	r2, #1
 8001726:	2110      	movs	r1, #16
 8001728:	4824      	ldr	r0, [pc, #144]	@ (80017bc <LCD_Bitmap+0xac>)
 800172a:	f001 fd99 	bl	8003260 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_RESET);
 800172e:	2200      	movs	r2, #0
 8001730:	2101      	movs	r1, #1
 8001732:	4823      	ldr	r0, [pc, #140]	@ (80017c0 <LCD_Bitmap+0xb0>)
 8001734:	f001 fd94 	bl	8003260 <HAL_GPIO_WritePin>

	unsigned int x2, y2;
	x2 = x + width;
 8001738:	68fa      	ldr	r2, [r7, #12]
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	4413      	add	r3, r2
 800173e:	61bb      	str	r3, [r7, #24]
	y2 = y + height;
 8001740:	68ba      	ldr	r2, [r7, #8]
 8001742:	683b      	ldr	r3, [r7, #0]
 8001744:	4413      	add	r3, r2
 8001746:	617b      	str	r3, [r7, #20]
	SetWindows(x, y, x2 - 1, y2 - 1);
 8001748:	69bb      	ldr	r3, [r7, #24]
 800174a:	1e5a      	subs	r2, r3, #1
 800174c:	697b      	ldr	r3, [r7, #20]
 800174e:	3b01      	subs	r3, #1
 8001750:	68b9      	ldr	r1, [r7, #8]
 8001752:	68f8      	ldr	r0, [r7, #12]
 8001754:	f7ff fe6c 	bl	8001430 <SetWindows>
	unsigned int k = 0;
 8001758:	2300      	movs	r3, #0
 800175a:	627b      	str	r3, [r7, #36]	@ 0x24

	for (int i = 0; i < width; i++) {
 800175c:	2300      	movs	r3, #0
 800175e:	623b      	str	r3, [r7, #32]
 8001760:	e01e      	b.n	80017a0 <LCD_Bitmap+0x90>
		for (int j = 0; j < height; j++) {
 8001762:	2300      	movs	r3, #0
 8001764:	61fb      	str	r3, [r7, #28]
 8001766:	e014      	b.n	8001792 <LCD_Bitmap+0x82>
			LCD_DATA(bitmap[k + 1]);  // HIGH (MSB)
 8001768:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800176a:	3301      	adds	r3, #1
 800176c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800176e:	4413      	add	r3, r2
 8001770:	781b      	ldrb	r3, [r3, #0]
 8001772:	4618      	mov	r0, r3
 8001774:	f7ff fdb6 	bl	80012e4 <LCD_DATA>
			LCD_DATA(bitmap[k]);      // LOW  (LSB)
 8001778:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800177a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800177c:	4413      	add	r3, r2
 800177e:	781b      	ldrb	r3, [r3, #0]
 8001780:	4618      	mov	r0, r3
 8001782:	f7ff fdaf 	bl	80012e4 <LCD_DATA>
			//LCD_DATA(bitmap[k]);
			k = k + 2;
 8001786:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001788:	3302      	adds	r3, #2
 800178a:	627b      	str	r3, [r7, #36]	@ 0x24
		for (int j = 0; j < height; j++) {
 800178c:	69fb      	ldr	r3, [r7, #28]
 800178e:	3301      	adds	r3, #1
 8001790:	61fb      	str	r3, [r7, #28]
 8001792:	69fb      	ldr	r3, [r7, #28]
 8001794:	683a      	ldr	r2, [r7, #0]
 8001796:	429a      	cmp	r2, r3
 8001798:	d8e6      	bhi.n	8001768 <LCD_Bitmap+0x58>
	for (int i = 0; i < width; i++) {
 800179a:	6a3b      	ldr	r3, [r7, #32]
 800179c:	3301      	adds	r3, #1
 800179e:	623b      	str	r3, [r7, #32]
 80017a0:	6a3b      	ldr	r3, [r7, #32]
 80017a2:	687a      	ldr	r2, [r7, #4]
 80017a4:	429a      	cmp	r2, r3
 80017a6:	d8dc      	bhi.n	8001762 <LCD_Bitmap+0x52>
		}
	}
	HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_SET);
 80017a8:	2201      	movs	r2, #1
 80017aa:	2101      	movs	r1, #1
 80017ac:	4804      	ldr	r0, [pc, #16]	@ (80017c0 <LCD_Bitmap+0xb0>)
 80017ae:	f001 fd57 	bl	8003260 <HAL_GPIO_WritePin>
}
 80017b2:	bf00      	nop
 80017b4:	3728      	adds	r7, #40	@ 0x28
 80017b6:	46bd      	mov	sp, r7
 80017b8:	bd80      	pop	{r7, pc}
 80017ba:	bf00      	nop
 80017bc:	40020000 	.word	0x40020000
 80017c0:	40020400 	.word	0x40020400

080017c4 <PK_X>:
#define I2C_TIMEOUT_MS  20
/* USER CODE END PD */

/* Private macro -------------------------------------------------------------*/
/* USER CODE BEGIN PM */
static inline int PK_X(int i){ return LM + i*PK_W; }
 80017c4:	b480      	push	{r7}
 80017c6:	b083      	sub	sp, #12
 80017c8:	af00      	add	r7, sp, #0
 80017ca:	6078      	str	r0, [r7, #4]
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	2232      	movs	r2, #50	@ 0x32
 80017d0:	fb02 f303 	mul.w	r3, r2, r3
 80017d4:	3303      	adds	r3, #3
 80017d6:	4618      	mov	r0, r3
 80017d8:	370c      	adds	r7, #12
 80017da:	46bd      	mov	sp, r7
 80017dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e0:	4770      	bx	lr

080017e2 <CAR_X>:
static inline int CAR_X(int i){ return PK_X(i) + (PK_W - CAR_W)/2; }
 80017e2:	b580      	push	{r7, lr}
 80017e4:	b082      	sub	sp, #8
 80017e6:	af00      	add	r7, sp, #0
 80017e8:	6078      	str	r0, [r7, #4]
 80017ea:	6878      	ldr	r0, [r7, #4]
 80017ec:	f7ff ffea 	bl	80017c4 <PK_X>
 80017f0:	4603      	mov	r3, r0
 80017f2:	330c      	adds	r3, #12
 80017f4:	4618      	mov	r0, r3
 80017f6:	3708      	adds	r7, #8
 80017f8:	46bd      	mov	sp, r7
 80017fa:	bd80      	pop	{r7, pc}

080017fc <CAR_Y>:
static inline int CAR_Y(int row_y){ return row_y + (PK_H - CAR_H)/2; }
 80017fc:	b480      	push	{r7}
 80017fe:	b083      	sub	sp, #12
 8001800:	af00      	add	r7, sp, #0
 8001802:	6078      	str	r0, [r7, #4]
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	330c      	adds	r3, #12
 8001808:	4618      	mov	r0, r3
 800180a:	370c      	adds	r7, #12
 800180c:	46bd      	mov	sp, r7
 800180e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001812:	4770      	bx	lr

08001814 <SEM_X>:
static inline int SEM_X(int i){ return PK_X(i) + (PK_W - SEM_W)/2; }
 8001814:	b580      	push	{r7, lr}
 8001816:	b082      	sub	sp, #8
 8001818:	af00      	add	r7, sp, #0
 800181a:	6078      	str	r0, [r7, #4]
 800181c:	6878      	ldr	r0, [r7, #4]
 800181e:	f7ff ffd1 	bl	80017c4 <PK_X>
 8001822:	4603      	mov	r3, r0
 8001824:	3307      	adds	r3, #7
 8001826:	4618      	mov	r0, r3
 8001828:	3708      	adds	r7, #8
 800182a:	46bd      	mov	sp, r7
 800182c:	bd80      	pop	{r7, pc}

0800182e <SEM_Y_UP_LABEL>:
static inline int SEM_Y_UP_LABEL(void){ return Y_UP   + PK_H + SEM_LABEL_PAD; }
 800182e:	b480      	push	{r7}
 8001830:	af00      	add	r7, sp, #0
 8001832:	2364      	movs	r3, #100	@ 0x64
 8001834:	4618      	mov	r0, r3
 8001836:	46bd      	mov	sp, r7
 8001838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800183c:	4770      	bx	lr

0800183e <SEM_Y_DOWN_LABEL>:
static inline int SEM_Y_DOWN_LABEL(void){ return Y_DOWN - SEM_H - SEM_LABEL_PAD; }
 800183e:	b480      	push	{r7}
 8001840:	af00      	add	r7, sp, #0
 8001842:	237c      	movs	r3, #124	@ 0x7c
 8001844:	4618      	mov	r0, r3
 8001846:	46bd      	mov	sp, r7
 8001848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800184c:	4770      	bx	lr

0800184e <UI_Clear>:

static inline void UI_Clear(uint16_t color){ LCD_Clear(color); }
 800184e:	b580      	push	{r7, lr}
 8001850:	b082      	sub	sp, #8
 8001852:	af00      	add	r7, sp, #0
 8001854:	4603      	mov	r3, r0
 8001856:	80fb      	strh	r3, [r7, #6]
 8001858:	88fb      	ldrh	r3, [r7, #6]
 800185a:	4618      	mov	r0, r3
 800185c:	f7ff fe28 	bl	80014b0 <LCD_Clear>
 8001860:	bf00      	nop
 8001862:	3708      	adds	r7, #8
 8001864:	46bd      	mov	sp, r7
 8001866:	bd80      	pop	{r7, pc}

08001868 <UI_TextSmall>:
static inline void UI_TextSmall(const char* s, int x, int y, uint16_t fg, uint16_t bg){ LCD_Print((char*)s, x, y, 1, fg, bg); }
 8001868:	b580      	push	{r7, lr}
 800186a:	b086      	sub	sp, #24
 800186c:	af02      	add	r7, sp, #8
 800186e:	60f8      	str	r0, [r7, #12]
 8001870:	60b9      	str	r1, [r7, #8]
 8001872:	607a      	str	r2, [r7, #4]
 8001874:	807b      	strh	r3, [r7, #2]
 8001876:	887b      	ldrh	r3, [r7, #2]
 8001878:	8b3a      	ldrh	r2, [r7, #24]
 800187a:	9201      	str	r2, [sp, #4]
 800187c:	9300      	str	r3, [sp, #0]
 800187e:	2301      	movs	r3, #1
 8001880:	687a      	ldr	r2, [r7, #4]
 8001882:	68b9      	ldr	r1, [r7, #8]
 8001884:	68f8      	ldr	r0, [r7, #12]
 8001886:	f7ff fe57 	bl	8001538 <LCD_Print>
 800188a:	bf00      	nop
 800188c:	3710      	adds	r7, #16
 800188e:	46bd      	mov	sp, r7
 8001890:	bd80      	pop	{r7, pc}

08001892 <UI_TextCenteredOffset>:
static inline void UI_TextBig(const char* s, int x, int y, uint16_t fg, uint16_t bg){ LCD_Print((char*)s, x, y, 3, fg, bg); }
static void UI_TextCenteredOffset(const char* s, int y, int xoff, uint16_t fg, uint16_t bg){
 8001892:	b580      	push	{r7, lr}
 8001894:	b088      	sub	sp, #32
 8001896:	af02      	add	r7, sp, #8
 8001898:	60f8      	str	r0, [r7, #12]
 800189a:	60b9      	str	r1, [r7, #8]
 800189c:	607a      	str	r2, [r7, #4]
 800189e:	807b      	strh	r3, [r7, #2]
  int x = (LCD_W - (int)strlen(s)*6)/2 + xoff; if (x<0) x=0;
 80018a0:	68f8      	ldr	r0, [r7, #12]
 80018a2:	f7fe fcaf 	bl	8000204 <strlen>
 80018a6:	4603      	mov	r3, r0
 80018a8:	461a      	mov	r2, r3
 80018aa:	4613      	mov	r3, r2
 80018ac:	0092      	lsls	r2, r2, #2
 80018ae:	1a9b      	subs	r3, r3, r2
 80018b0:	005b      	lsls	r3, r3, #1
 80018b2:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 80018b6:	0fda      	lsrs	r2, r3, #31
 80018b8:	4413      	add	r3, r2
 80018ba:	105b      	asrs	r3, r3, #1
 80018bc:	461a      	mov	r2, r3
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	4413      	add	r3, r2
 80018c2:	617b      	str	r3, [r7, #20]
 80018c4:	697b      	ldr	r3, [r7, #20]
 80018c6:	2b00      	cmp	r3, #0
 80018c8:	da01      	bge.n	80018ce <UI_TextCenteredOffset+0x3c>
 80018ca:	2300      	movs	r3, #0
 80018cc:	617b      	str	r3, [r7, #20]
  UI_TextSmall(s, x, y, fg, bg);
 80018ce:	887a      	ldrh	r2, [r7, #2]
 80018d0:	8c3b      	ldrh	r3, [r7, #32]
 80018d2:	9300      	str	r3, [sp, #0]
 80018d4:	4613      	mov	r3, r2
 80018d6:	68ba      	ldr	r2, [r7, #8]
 80018d8:	6979      	ldr	r1, [r7, #20]
 80018da:	68f8      	ldr	r0, [r7, #12]
 80018dc:	f7ff ffc4 	bl	8001868 <UI_TextSmall>
}
 80018e0:	bf00      	nop
 80018e2:	3718      	adds	r7, #24
 80018e4:	46bd      	mov	sp, r7
 80018e6:	bd80      	pop	{r7, pc}

080018e8 <UI_Bitmap>:
static inline void UI_Bitmap(int x,int y,int w,int h,const uint8_t* data){ LCD_Bitmap(x,y,w,h,(uint8_t*)data); }
 80018e8:	b590      	push	{r4, r7, lr}
 80018ea:	b087      	sub	sp, #28
 80018ec:	af02      	add	r7, sp, #8
 80018ee:	60f8      	str	r0, [r7, #12]
 80018f0:	60b9      	str	r1, [r7, #8]
 80018f2:	607a      	str	r2, [r7, #4]
 80018f4:	603b      	str	r3, [r7, #0]
 80018f6:	68f8      	ldr	r0, [r7, #12]
 80018f8:	68b9      	ldr	r1, [r7, #8]
 80018fa:	687a      	ldr	r2, [r7, #4]
 80018fc:	683c      	ldr	r4, [r7, #0]
 80018fe:	6a3b      	ldr	r3, [r7, #32]
 8001900:	9300      	str	r3, [sp, #0]
 8001902:	4623      	mov	r3, r4
 8001904:	f7ff ff04 	bl	8001710 <LCD_Bitmap>
 8001908:	bf00      	nop
 800190a:	3714      	adds	r7, #20
 800190c:	46bd      	mov	sp, r7
 800190e:	bd90      	pop	{r4, r7, pc}

08001910 <rd565HL>:

static inline uint16_t rd565HL(const uint8_t* p){ return ((uint16_t)p[0]<<8) | p[1]; }
 8001910:	b480      	push	{r7}
 8001912:	b083      	sub	sp, #12
 8001914:	af00      	add	r7, sp, #0
 8001916:	6078      	str	r0, [r7, #4]
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	781b      	ldrb	r3, [r3, #0]
 800191c:	b21b      	sxth	r3, r3
 800191e:	021b      	lsls	r3, r3, #8
 8001920:	b21a      	sxth	r2, r3
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	3301      	adds	r3, #1
 8001926:	781b      	ldrb	r3, [r3, #0]
 8001928:	b21b      	sxth	r3, r3
 800192a:	4313      	orrs	r3, r2
 800192c:	b21b      	sxth	r3, r3
 800192e:	b29b      	uxth	r3, r3
 8001930:	4618      	mov	r0, r3
 8001932:	370c      	adds	r7, #12
 8001934:	46bd      	mov	sp, r7
 8001936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800193a:	4770      	bx	lr

0800193c <wr565HL>:
static inline void     wr565HL(uint8_t* p, uint16_t c){ p[0]=(uint8_t)(c>>8); p[1]=(uint8_t)c; }
 800193c:	b480      	push	{r7}
 800193e:	b083      	sub	sp, #12
 8001940:	af00      	add	r7, sp, #0
 8001942:	6078      	str	r0, [r7, #4]
 8001944:	460b      	mov	r3, r1
 8001946:	807b      	strh	r3, [r7, #2]
 8001948:	887b      	ldrh	r3, [r7, #2]
 800194a:	0a1b      	lsrs	r3, r3, #8
 800194c:	b29b      	uxth	r3, r3
 800194e:	b2da      	uxtb	r2, r3
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	701a      	strb	r2, [r3, #0]
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	3301      	adds	r3, #1
 8001958:	887a      	ldrh	r2, [r7, #2]
 800195a:	b2d2      	uxtb	r2, r2
 800195c:	701a      	strb	r2, [r3, #0]
 800195e:	bf00      	nop
 8001960:	370c      	adds	r7, #12
 8001962:	46bd      	mov	sp, r7
 8001964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001968:	4770      	bx	lr

0800196a <Scale565_HL_to_HL>:
static void MX_SPI1_Init(void);
static void MX_USART2_UART_Init(void);
static void MX_TIM11_Init(void);
static void MX_I2C1_Init(void);
/* USER CODE BEGIN PFP */
static void Scale565_HL_to_HL(const uint8_t* srcHL, int sw, int sh, uint8_t* dstHL, int dw, int dh){
 800196a:	b480      	push	{r7}
 800196c:	b08d      	sub	sp, #52	@ 0x34
 800196e:	af00      	add	r7, sp, #0
 8001970:	60f8      	str	r0, [r7, #12]
 8001972:	60b9      	str	r1, [r7, #8]
 8001974:	607a      	str	r2, [r7, #4]
 8001976:	603b      	str	r3, [r7, #0]
  for (int y = 0; y < dh; ++y) {
 8001978:	2300      	movs	r3, #0
 800197a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800197c:	e044      	b.n	8001a08 <Scale565_HL_to_HL+0x9e>
    int sy = (y * sh) / dh;
 800197e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001980:	687a      	ldr	r2, [r7, #4]
 8001982:	fb03 f202 	mul.w	r2, r3, r2
 8001986:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001988:	fb92 f3f3 	sdiv	r3, r2, r3
 800198c:	627b      	str	r3, [r7, #36]	@ 0x24
    int srow = sy * sw * 2;
 800198e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001990:	68ba      	ldr	r2, [r7, #8]
 8001992:	fb02 f303 	mul.w	r3, r2, r3
 8001996:	005b      	lsls	r3, r3, #1
 8001998:	623b      	str	r3, [r7, #32]
    int drow = y  * dw * 2;
 800199a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800199c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800199e:	fb02 f303 	mul.w	r3, r2, r3
 80019a2:	005b      	lsls	r3, r3, #1
 80019a4:	61fb      	str	r3, [r7, #28]
    for (int x = 0; x < dw; ++x) {
 80019a6:	2300      	movs	r3, #0
 80019a8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80019aa:	e026      	b.n	80019fa <Scale565_HL_to_HL+0x90>
      int sx = (x * sw) / dw;
 80019ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80019ae:	68ba      	ldr	r2, [r7, #8]
 80019b0:	fb03 f202 	mul.w	r2, r3, r2
 80019b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80019b6:	fb92 f3f3 	sdiv	r3, r2, r3
 80019ba:	61bb      	str	r3, [r7, #24]
      int si = srow + sx*2;
 80019bc:	69bb      	ldr	r3, [r7, #24]
 80019be:	005b      	lsls	r3, r3, #1
 80019c0:	6a3a      	ldr	r2, [r7, #32]
 80019c2:	4413      	add	r3, r2
 80019c4:	617b      	str	r3, [r7, #20]
      int di = drow + x*2;
 80019c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80019c8:	005b      	lsls	r3, r3, #1
 80019ca:	69fa      	ldr	r2, [r7, #28]
 80019cc:	4413      	add	r3, r2
 80019ce:	613b      	str	r3, [r7, #16]
      dstHL[di + 0] = srcHL[si + 0];
 80019d0:	697b      	ldr	r3, [r7, #20]
 80019d2:	68fa      	ldr	r2, [r7, #12]
 80019d4:	441a      	add	r2, r3
 80019d6:	693b      	ldr	r3, [r7, #16]
 80019d8:	6839      	ldr	r1, [r7, #0]
 80019da:	440b      	add	r3, r1
 80019dc:	7812      	ldrb	r2, [r2, #0]
 80019de:	701a      	strb	r2, [r3, #0]
      dstHL[di + 1] = srcHL[si + 1];
 80019e0:	697b      	ldr	r3, [r7, #20]
 80019e2:	3301      	adds	r3, #1
 80019e4:	68fa      	ldr	r2, [r7, #12]
 80019e6:	441a      	add	r2, r3
 80019e8:	693b      	ldr	r3, [r7, #16]
 80019ea:	3301      	adds	r3, #1
 80019ec:	6839      	ldr	r1, [r7, #0]
 80019ee:	440b      	add	r3, r1
 80019f0:	7812      	ldrb	r2, [r2, #0]
 80019f2:	701a      	strb	r2, [r3, #0]
    for (int x = 0; x < dw; ++x) {
 80019f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80019f6:	3301      	adds	r3, #1
 80019f8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80019fa:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80019fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80019fe:	429a      	cmp	r2, r3
 8001a00:	dbd4      	blt.n	80019ac <Scale565_HL_to_HL+0x42>
  for (int y = 0; y < dh; ++y) {
 8001a02:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001a04:	3301      	adds	r3, #1
 8001a06:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001a08:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001a0a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001a0c:	429a      	cmp	r2, r3
 8001a0e:	dbb6      	blt.n	800197e <Scale565_HL_to_HL+0x14>
    }
  }
}
 8001a10:	bf00      	nop
 8001a12:	bf00      	nop
 8001a14:	3734      	adds	r7, #52	@ 0x34
 8001a16:	46bd      	mov	sp, r7
 8001a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a1c:	4770      	bx	lr
	...

08001a20 <Assets_PrepareScaled>:
static void Assets_PrepareScaled(void){
 8001a20:	b580      	push	{r7, lr}
 8001a22:	b082      	sub	sp, #8
 8001a24:	af02      	add	r7, sp, #8
  Scale565_HL_to_HL(ParqueoArriba_map, PK_W0, PK_H0, g_pk_up, PK_W, PK_H);
 8001a26:	2350      	movs	r3, #80	@ 0x50
 8001a28:	9301      	str	r3, [sp, #4]
 8001a2a:	2332      	movs	r3, #50	@ 0x32
 8001a2c:	9300      	str	r3, [sp, #0]
 8001a2e:	4b18      	ldr	r3, [pc, #96]	@ (8001a90 <Assets_PrepareScaled+0x70>)
 8001a30:	2264      	movs	r2, #100	@ 0x64
 8001a32:	213f      	movs	r1, #63	@ 0x3f
 8001a34:	4817      	ldr	r0, [pc, #92]	@ (8001a94 <Assets_PrepareScaled+0x74>)
 8001a36:	f7ff ff98 	bl	800196a <Scale565_HL_to_HL>
  Scale565_HL_to_HL(ParqueoABAJO_map,  PK_W0, PK_H0, g_pk_dn, PK_W, PK_H);
 8001a3a:	2350      	movs	r3, #80	@ 0x50
 8001a3c:	9301      	str	r3, [sp, #4]
 8001a3e:	2332      	movs	r3, #50	@ 0x32
 8001a40:	9300      	str	r3, [sp, #0]
 8001a42:	4b15      	ldr	r3, [pc, #84]	@ (8001a98 <Assets_PrepareScaled+0x78>)
 8001a44:	2264      	movs	r2, #100	@ 0x64
 8001a46:	213f      	movs	r1, #63	@ 0x3f
 8001a48:	4814      	ldr	r0, [pc, #80]	@ (8001a9c <Assets_PrepareScaled+0x7c>)
 8001a4a:	f7ff ff8e 	bl	800196a <Scale565_HL_to_HL>
  Scale565_HL_to_HL(Carroparqueo_map,  CAR_W0, CAR_H0, g_car,  CAR_W, CAR_H);
 8001a4e:	2337      	movs	r3, #55	@ 0x37
 8001a50:	9301      	str	r3, [sp, #4]
 8001a52:	231a      	movs	r3, #26
 8001a54:	9300      	str	r3, [sp, #0]
 8001a56:	4b12      	ldr	r3, [pc, #72]	@ (8001aa0 <Assets_PrepareScaled+0x80>)
 8001a58:	225c      	movs	r2, #92	@ 0x5c
 8001a5a:	212b      	movs	r1, #43	@ 0x2b
 8001a5c:	4811      	ldr	r0, [pc, #68]	@ (8001aa4 <Assets_PrepareScaled+0x84>)
 8001a5e:	f7ff ff84 	bl	800196a <Scale565_HL_to_HL>
  Scale565_HL_to_HL(SemaforoROJO_map,  SEM_W0, SEM_H0, g_semR, SEM_W, SEM_H);
 8001a62:	2312      	movs	r3, #18
 8001a64:	9301      	str	r3, [sp, #4]
 8001a66:	2324      	movs	r3, #36	@ 0x24
 8001a68:	9300      	str	r3, [sp, #0]
 8001a6a:	4b0f      	ldr	r3, [pc, #60]	@ (8001aa8 <Assets_PrepareScaled+0x88>)
 8001a6c:	2214      	movs	r2, #20
 8001a6e:	2128      	movs	r1, #40	@ 0x28
 8001a70:	480e      	ldr	r0, [pc, #56]	@ (8001aac <Assets_PrepareScaled+0x8c>)
 8001a72:	f7ff ff7a 	bl	800196a <Scale565_HL_to_HL>
  Scale565_HL_to_HL(SemaforoVERDE_map, SEM_W0, SEM_H0, g_semV, SEM_W, SEM_H);
 8001a76:	2312      	movs	r3, #18
 8001a78:	9301      	str	r3, [sp, #4]
 8001a7a:	2324      	movs	r3, #36	@ 0x24
 8001a7c:	9300      	str	r3, [sp, #0]
 8001a7e:	4b0c      	ldr	r3, [pc, #48]	@ (8001ab0 <Assets_PrepareScaled+0x90>)
 8001a80:	2214      	movs	r2, #20
 8001a82:	2128      	movs	r1, #40	@ 0x28
 8001a84:	480b      	ldr	r0, [pc, #44]	@ (8001ab4 <Assets_PrepareScaled+0x94>)
 8001a86:	f7ff ff70 	bl	800196a <Scale565_HL_to_HL>
}
 8001a8a:	bf00      	nop
 8001a8c:	46bd      	mov	sp, r7
 8001a8e:	bd80      	pop	{r7, pc}
 8001a90:	20000200 	.word	0x20000200
 8001a94:	0800853c 	.word	0x0800853c
 8001a98:	20002140 	.word	0x20002140
 8001a9c:	0800b674 	.word	0x0800b674
 8001aa0:	20004080 	.word	0x20004080
 8001aa4:	0800e7ac 	.word	0x0800e7ac
 8001aa8:	20004bac 	.word	0x20004bac
 8001aac:	08010cd4 	.word	0x08010cd4
 8001ab0:	200050bc 	.word	0x200050bc
 8001ab4:	08010694 	.word	0x08010694

08001ab8 <Compose_Car_Over_Slot>:

#define CK_WHITE  0xFFFF
static void Compose_Car_Over_Slot(const uint8_t* pkHL, int dx, int dy){
 8001ab8:	b580      	push	{r7, lr}
 8001aba:	b08a      	sub	sp, #40	@ 0x28
 8001abc:	af00      	add	r7, sp, #0
 8001abe:	60f8      	str	r0, [r7, #12]
 8001ac0:	60b9      	str	r1, [r7, #8]
 8001ac2:	607a      	str	r2, [r7, #4]
  for (int y=0; y<CAR_H; ++y){
 8001ac4:	2300      	movs	r3, #0
 8001ac6:	627b      	str	r3, [r7, #36]	@ 0x24
 8001ac8:	e049      	b.n	8001b5e <Compose_Car_Over_Slot+0xa6>
    const uint8_t* pkp = pkHL + ((dy + y) * PK_W * 2) + (dx * 2);
 8001aca:	687a      	ldr	r2, [r7, #4]
 8001acc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ace:	4413      	add	r3, r2
 8001ad0:	2264      	movs	r2, #100	@ 0x64
 8001ad2:	fb02 f303 	mul.w	r3, r2, r3
 8001ad6:	461a      	mov	r2, r3
 8001ad8:	68bb      	ldr	r3, [r7, #8]
 8001ada:	005b      	lsls	r3, r3, #1
 8001adc:	4413      	add	r3, r2
 8001ade:	68fa      	ldr	r2, [r7, #12]
 8001ae0:	4413      	add	r3, r2
 8001ae2:	623b      	str	r3, [r7, #32]
    uint8_t* dp = g_car_comp + (y * CAR_W * 2);
 8001ae4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ae6:	2234      	movs	r2, #52	@ 0x34
 8001ae8:	fb02 f303 	mul.w	r3, r2, r3
 8001aec:	461a      	mov	r2, r3
 8001aee:	4b20      	ldr	r3, [pc, #128]	@ (8001b70 <Compose_Car_Over_Slot+0xb8>)
 8001af0:	4413      	add	r3, r2
 8001af2:	61fb      	str	r3, [r7, #28]
    const uint8_t* cp = CAR + (y * CAR_W * 2);
 8001af4:	4b1f      	ldr	r3, [pc, #124]	@ (8001b74 <Compose_Car_Over_Slot+0xbc>)
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001afa:	2134      	movs	r1, #52	@ 0x34
 8001afc:	fb01 f202 	mul.w	r2, r1, r2
 8001b00:	4413      	add	r3, r2
 8001b02:	61bb      	str	r3, [r7, #24]
    for (int x=0; x<CAR_W; ++x){
 8001b04:	2300      	movs	r3, #0
 8001b06:	617b      	str	r3, [r7, #20]
 8001b08:	e023      	b.n	8001b52 <Compose_Car_Over_Slot+0x9a>
      uint16_t cC = rd565HL(cp);
 8001b0a:	69b8      	ldr	r0, [r7, #24]
 8001b0c:	f7ff ff00 	bl	8001910 <rd565HL>
 8001b10:	4603      	mov	r3, r0
 8001b12:	827b      	strh	r3, [r7, #18]
      if (cC != CK_WHITE) wr565HL(dp, cC);
 8001b14:	8a7b      	ldrh	r3, [r7, #18]
 8001b16:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001b1a:	4293      	cmp	r3, r2
 8001b1c:	d005      	beq.n	8001b2a <Compose_Car_Over_Slot+0x72>
 8001b1e:	8a7b      	ldrh	r3, [r7, #18]
 8001b20:	4619      	mov	r1, r3
 8001b22:	69f8      	ldr	r0, [r7, #28]
 8001b24:	f7ff ff0a 	bl	800193c <wr565HL>
 8001b28:	e007      	b.n	8001b3a <Compose_Car_Over_Slot+0x82>
      else                wr565HL(dp, rd565HL(pkp));
 8001b2a:	6a38      	ldr	r0, [r7, #32]
 8001b2c:	f7ff fef0 	bl	8001910 <rd565HL>
 8001b30:	4603      	mov	r3, r0
 8001b32:	4619      	mov	r1, r3
 8001b34:	69f8      	ldr	r0, [r7, #28]
 8001b36:	f7ff ff01 	bl	800193c <wr565HL>
      dp += 2; cp += 2; pkp += 2;
 8001b3a:	69fb      	ldr	r3, [r7, #28]
 8001b3c:	3302      	adds	r3, #2
 8001b3e:	61fb      	str	r3, [r7, #28]
 8001b40:	69bb      	ldr	r3, [r7, #24]
 8001b42:	3302      	adds	r3, #2
 8001b44:	61bb      	str	r3, [r7, #24]
 8001b46:	6a3b      	ldr	r3, [r7, #32]
 8001b48:	3302      	adds	r3, #2
 8001b4a:	623b      	str	r3, [r7, #32]
    for (int x=0; x<CAR_W; ++x){
 8001b4c:	697b      	ldr	r3, [r7, #20]
 8001b4e:	3301      	adds	r3, #1
 8001b50:	617b      	str	r3, [r7, #20]
 8001b52:	697b      	ldr	r3, [r7, #20]
 8001b54:	2b19      	cmp	r3, #25
 8001b56:	ddd8      	ble.n	8001b0a <Compose_Car_Over_Slot+0x52>
  for (int y=0; y<CAR_H; ++y){
 8001b58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b5a:	3301      	adds	r3, #1
 8001b5c:	627b      	str	r3, [r7, #36]	@ 0x24
 8001b5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b60:	2b36      	cmp	r3, #54	@ 0x36
 8001b62:	ddb2      	ble.n	8001aca <Compose_Car_Over_Slot+0x12>
    }
  }
}
 8001b64:	bf00      	nop
 8001b66:	bf00      	nop
 8001b68:	3728      	adds	r7, #40	@ 0x28
 8001b6a:	46bd      	mov	sp, r7
 8001b6c:	bd80      	pop	{r7, pc}
 8001b6e:	bf00      	nop
 8001b70:	200055cc 	.word	0x200055cc
 8001b74:	2000000c 	.word	0x2000000c

08001b78 <DrawSlotBase>:

static void DrawSlotBase(int col, int row_y){
 8001b78:	b580      	push	{r7, lr}
 8001b7a:	b086      	sub	sp, #24
 8001b7c:	af02      	add	r7, sp, #8
 8001b7e:	6078      	str	r0, [r7, #4]
 8001b80:	6039      	str	r1, [r7, #0]
  const uint8_t* pk  = (row_y==Y_UP) ? PK_UP : PK_DN;
 8001b82:	683b      	ldr	r3, [r7, #0]
 8001b84:	2b10      	cmp	r3, #16
 8001b86:	d102      	bne.n	8001b8e <DrawSlotBase+0x16>
 8001b88:	4b09      	ldr	r3, [pc, #36]	@ (8001bb0 <DrawSlotBase+0x38>)
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	e001      	b.n	8001b92 <DrawSlotBase+0x1a>
 8001b8e:	4b09      	ldr	r3, [pc, #36]	@ (8001bb4 <DrawSlotBase+0x3c>)
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	60fb      	str	r3, [r7, #12]
  UI_Bitmap(PK_X(col), row_y, PK_W, PK_H, pk);
 8001b94:	6878      	ldr	r0, [r7, #4]
 8001b96:	f7ff fe15 	bl	80017c4 <PK_X>
 8001b9a:	68fb      	ldr	r3, [r7, #12]
 8001b9c:	9300      	str	r3, [sp, #0]
 8001b9e:	2350      	movs	r3, #80	@ 0x50
 8001ba0:	2232      	movs	r2, #50	@ 0x32
 8001ba2:	6839      	ldr	r1, [r7, #0]
 8001ba4:	f7ff fea0 	bl	80018e8 <UI_Bitmap>
}
 8001ba8:	bf00      	nop
 8001baa:	3710      	adds	r7, #16
 8001bac:	46bd      	mov	sp, r7
 8001bae:	bd80      	pop	{r7, pc}
 8001bb0:	20000004 	.word	0x20000004
 8001bb4:	20000008 	.word	0x20000008

08001bb8 <DrawCarOverlay>:
static void DrawCarOverlay(int col, int row_y){
 8001bb8:	b580      	push	{r7, lr}
 8001bba:	b08a      	sub	sp, #40	@ 0x28
 8001bbc:	af02      	add	r7, sp, #8
 8001bbe:	6078      	str	r0, [r7, #4]
 8001bc0:	6039      	str	r1, [r7, #0]
  const uint8_t* pk  = (row_y==Y_UP) ? PK_UP : PK_DN;
 8001bc2:	683b      	ldr	r3, [r7, #0]
 8001bc4:	2b10      	cmp	r3, #16
 8001bc6:	d102      	bne.n	8001bce <DrawCarOverlay+0x16>
 8001bc8:	4b14      	ldr	r3, [pc, #80]	@ (8001c1c <DrawCarOverlay+0x64>)
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	e001      	b.n	8001bd2 <DrawCarOverlay+0x1a>
 8001bce:	4b14      	ldr	r3, [pc, #80]	@ (8001c20 <DrawCarOverlay+0x68>)
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	61fb      	str	r3, [r7, #28]
  int cx = CAR_X(col), cy = CAR_Y(row_y);
 8001bd4:	6878      	ldr	r0, [r7, #4]
 8001bd6:	f7ff fe04 	bl	80017e2 <CAR_X>
 8001bda:	61b8      	str	r0, [r7, #24]
 8001bdc:	6838      	ldr	r0, [r7, #0]
 8001bde:	f7ff fe0d 	bl	80017fc <CAR_Y>
 8001be2:	6178      	str	r0, [r7, #20]
  int dx = cx - PK_X(col), dy = cy - row_y;
 8001be4:	6878      	ldr	r0, [r7, #4]
 8001be6:	f7ff fded 	bl	80017c4 <PK_X>
 8001bea:	4602      	mov	r2, r0
 8001bec:	69bb      	ldr	r3, [r7, #24]
 8001bee:	1a9b      	subs	r3, r3, r2
 8001bf0:	613b      	str	r3, [r7, #16]
 8001bf2:	697a      	ldr	r2, [r7, #20]
 8001bf4:	683b      	ldr	r3, [r7, #0]
 8001bf6:	1ad3      	subs	r3, r2, r3
 8001bf8:	60fb      	str	r3, [r7, #12]
  Compose_Car_Over_Slot(pk, dx, dy);
 8001bfa:	68fa      	ldr	r2, [r7, #12]
 8001bfc:	6939      	ldr	r1, [r7, #16]
 8001bfe:	69f8      	ldr	r0, [r7, #28]
 8001c00:	f7ff ff5a 	bl	8001ab8 <Compose_Car_Over_Slot>
  UI_Bitmap(cx, cy, CAR_W, CAR_H, g_car_comp);
 8001c04:	4b07      	ldr	r3, [pc, #28]	@ (8001c24 <DrawCarOverlay+0x6c>)
 8001c06:	9300      	str	r3, [sp, #0]
 8001c08:	2337      	movs	r3, #55	@ 0x37
 8001c0a:	221a      	movs	r2, #26
 8001c0c:	6979      	ldr	r1, [r7, #20]
 8001c0e:	69b8      	ldr	r0, [r7, #24]
 8001c10:	f7ff fe6a 	bl	80018e8 <UI_Bitmap>
}
 8001c14:	bf00      	nop
 8001c16:	3720      	adds	r7, #32
 8001c18:	46bd      	mov	sp, r7
 8001c1a:	bd80      	pop	{r7, pc}
 8001c1c:	20000004 	.word	0x20000004
 8001c20:	20000008 	.word	0x20000008
 8001c24:	200055cc 	.word	0x200055cc

08001c28 <DrawSemLabel>:
static void DrawSemLabel(int col, int row_y, bool ocupado){
 8001c28:	b580      	push	{r7, lr}
 8001c2a:	b08a      	sub	sp, #40	@ 0x28
 8001c2c:	af02      	add	r7, sp, #8
 8001c2e:	60f8      	str	r0, [r7, #12]
 8001c30:	60b9      	str	r1, [r7, #8]
 8001c32:	4613      	mov	r3, r2
 8001c34:	71fb      	strb	r3, [r7, #7]
  const uint8_t* sem = ocupado ? SEM_R : SEM_V;
 8001c36:	79fb      	ldrb	r3, [r7, #7]
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	d002      	beq.n	8001c42 <DrawSemLabel+0x1a>
 8001c3c:	4b10      	ldr	r3, [pc, #64]	@ (8001c80 <DrawSemLabel+0x58>)
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	e001      	b.n	8001c46 <DrawSemLabel+0x1e>
 8001c42:	4b10      	ldr	r3, [pc, #64]	@ (8001c84 <DrawSemLabel+0x5c>)
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	61fb      	str	r3, [r7, #28]
  int sx = SEM_X(col);
 8001c48:	68f8      	ldr	r0, [r7, #12]
 8001c4a:	f7ff fde3 	bl	8001814 <SEM_X>
 8001c4e:	61b8      	str	r0, [r7, #24]
  int sy = (row_y==Y_UP) ? SEM_Y_UP_LABEL() : SEM_Y_DOWN_LABEL();
 8001c50:	68bb      	ldr	r3, [r7, #8]
 8001c52:	2b10      	cmp	r3, #16
 8001c54:	d103      	bne.n	8001c5e <DrawSemLabel+0x36>
 8001c56:	f7ff fdea 	bl	800182e <SEM_Y_UP_LABEL>
 8001c5a:	4603      	mov	r3, r0
 8001c5c:	e002      	b.n	8001c64 <DrawSemLabel+0x3c>
 8001c5e:	f7ff fdee 	bl	800183e <SEM_Y_DOWN_LABEL>
 8001c62:	4603      	mov	r3, r0
 8001c64:	617b      	str	r3, [r7, #20]
  UI_Bitmap(sx, sy, SEM_W, SEM_H, sem);
 8001c66:	69fb      	ldr	r3, [r7, #28]
 8001c68:	9300      	str	r3, [sp, #0]
 8001c6a:	2312      	movs	r3, #18
 8001c6c:	2224      	movs	r2, #36	@ 0x24
 8001c6e:	6979      	ldr	r1, [r7, #20]
 8001c70:	69b8      	ldr	r0, [r7, #24]
 8001c72:	f7ff fe39 	bl	80018e8 <UI_Bitmap>
}
 8001c76:	bf00      	nop
 8001c78:	3720      	adds	r7, #32
 8001c7a:	46bd      	mov	sp, r7
 8001c7c:	bd80      	pop	{r7, pc}
 8001c7e:	bf00      	nop
 8001c80:	20000010 	.word	0x20000010
 8001c84:	20000014 	.word	0x20000014

08001c88 <DrawParqueoSlot_All>:
static void DrawParqueoSlot_All(int col, int row_y, bool ocupado){
 8001c88:	b580      	push	{r7, lr}
 8001c8a:	b084      	sub	sp, #16
 8001c8c:	af00      	add	r7, sp, #0
 8001c8e:	60f8      	str	r0, [r7, #12]
 8001c90:	60b9      	str	r1, [r7, #8]
 8001c92:	4613      	mov	r3, r2
 8001c94:	71fb      	strb	r3, [r7, #7]
  DrawSlotBase(col, row_y);
 8001c96:	68b9      	ldr	r1, [r7, #8]
 8001c98:	68f8      	ldr	r0, [r7, #12]
 8001c9a:	f7ff ff6d 	bl	8001b78 <DrawSlotBase>
  if (ocupado) DrawCarOverlay(col, row_y);
 8001c9e:	79fb      	ldrb	r3, [r7, #7]
 8001ca0:	2b00      	cmp	r3, #0
 8001ca2:	d003      	beq.n	8001cac <DrawParqueoSlot_All+0x24>
 8001ca4:	68b9      	ldr	r1, [r7, #8]
 8001ca6:	68f8      	ldr	r0, [r7, #12]
 8001ca8:	f7ff ff86 	bl	8001bb8 <DrawCarOverlay>
  DrawSemLabel(col, row_y, ocupado);
 8001cac:	79fb      	ldrb	r3, [r7, #7]
 8001cae:	461a      	mov	r2, r3
 8001cb0:	68b9      	ldr	r1, [r7, #8]
 8001cb2:	68f8      	ldr	r0, [r7, #12]
 8001cb4:	f7ff ffb8 	bl	8001c28 <DrawSemLabel>
}
 8001cb8:	bf00      	nop
 8001cba:	3710      	adds	r7, #16
 8001cbc:	46bd      	mov	sp, r7
 8001cbe:	bd80      	pop	{r7, pc}

08001cc0 <DrawPanelDigit>:

/* === Panel con dígito bitmap centrado === */
static void DrawPanelDigit(uint8_t value){
 8001cc0:	b580      	push	{r7, lr}
 8001cc2:	b086      	sub	sp, #24
 8001cc4:	af02      	add	r7, sp, #8
 8001cc6:	4603      	mov	r3, r0
 8001cc8:	71fb      	strb	r3, [r7, #7]
  if (value > 9) value = 9;  /* display de un solo dígito 0..9 */
 8001cca:	79fb      	ldrb	r3, [r7, #7]
 8001ccc:	2b09      	cmp	r3, #9
 8001cce:	d901      	bls.n	8001cd4 <DrawPanelDigit+0x14>
 8001cd0:	2309      	movs	r3, #9
 8001cd2:	71fb      	strb	r3, [r7, #7]
  UI_TextSmall("Parqueos disponibles", PANEL_TXT_X, PANEL_TXT_Y, COL_FG, COL_BG);
 8001cd4:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001cd8:	9300      	str	r3, [sp, #0]
 8001cda:	2300      	movs	r3, #0
 8001cdc:	225a      	movs	r2, #90	@ 0x5a
 8001cde:	21fc      	movs	r1, #252	@ 0xfc
 8001ce0:	4811      	ldr	r0, [pc, #68]	@ (8001d28 <DrawPanelDigit+0x68>)
 8001ce2:	f7ff fdc1 	bl	8001868 <UI_TextSmall>
  int dw = DIG_W[value];
 8001ce6:	79fb      	ldrb	r3, [r7, #7]
 8001ce8:	4a10      	ldr	r2, [pc, #64]	@ (8001d2c <DrawPanelDigit+0x6c>)
 8001cea:	5cd3      	ldrb	r3, [r2, r3]
 8001cec:	60bb      	str	r3, [r7, #8]
  int dx = PANEL_X + (PANEL_W_MAX - dw)/2; if (dx<0) dx=0;
 8001cee:	68bb      	ldr	r3, [r7, #8]
 8001cf0:	f1c3 033d 	rsb	r3, r3, #61	@ 0x3d
 8001cf4:	0fda      	lsrs	r2, r3, #31
 8001cf6:	4413      	add	r3, r2
 8001cf8:	105b      	asrs	r3, r3, #1
 8001cfa:	33f8      	adds	r3, #248	@ 0xf8
 8001cfc:	60fb      	str	r3, [r7, #12]
 8001cfe:	68fb      	ldr	r3, [r7, #12]
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	da01      	bge.n	8001d08 <DrawPanelDigit+0x48>
 8001d04:	2300      	movs	r3, #0
 8001d06:	60fb      	str	r3, [r7, #12]
  UI_Bitmap(dx, DIG_Y, dw, DIG_H, DIGITS_MAP[value]);
 8001d08:	79fb      	ldrb	r3, [r7, #7]
 8001d0a:	4a09      	ldr	r2, [pc, #36]	@ (8001d30 <DrawPanelDigit+0x70>)
 8001d0c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001d10:	9300      	str	r3, [sp, #0]
 8001d12:	2360      	movs	r3, #96	@ 0x60
 8001d14:	68ba      	ldr	r2, [r7, #8]
 8001d16:	2168      	movs	r1, #104	@ 0x68
 8001d18:	68f8      	ldr	r0, [r7, #12]
 8001d1a:	f7ff fde5 	bl	80018e8 <UI_Bitmap>
}
 8001d1e:	bf00      	nop
 8001d20:	3710      	adds	r7, #16
 8001d22:	46bd      	mov	sp, r7
 8001d24:	bd80      	pop	{r7, pc}
 8001d26:	bf00      	nop
 8001d28:	08008514 	.word	0x08008514
 8001d2c:	0802e1d0 	.word	0x0802e1d0
 8001d30:	0802d154 	.word	0x0802d154

08001d34 <bit_is_set>:

static inline bool bit_is_set(uint8_t v, int i){ return ((v >> i) & 1) != 0; }
 8001d34:	b480      	push	{r7}
 8001d36:	b083      	sub	sp, #12
 8001d38:	af00      	add	r7, sp, #0
 8001d3a:	4603      	mov	r3, r0
 8001d3c:	6039      	str	r1, [r7, #0]
 8001d3e:	71fb      	strb	r3, [r7, #7]
 8001d40:	79fa      	ldrb	r2, [r7, #7]
 8001d42:	683b      	ldr	r3, [r7, #0]
 8001d44:	fa42 f303 	asr.w	r3, r2, r3
 8001d48:	f003 0301 	and.w	r3, r3, #1
 8001d4c:	2b00      	cmp	r3, #0
 8001d4e:	bf14      	ite	ne
 8001d50:	2301      	movne	r3, #1
 8001d52:	2300      	moveq	r3, #0
 8001d54:	b2db      	uxtb	r3, r3
 8001d56:	4618      	mov	r0, r3
 8001d58:	370c      	adds	r7, #12
 8001d5a:	46bd      	mov	sp, r7
 8001d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d60:	4770      	bx	lr
	...

08001d64 <UI_RefreshDiff>:

static void UI_RefreshDiff(uint8_t new_up_bits, uint8_t new_dn_bits){
 8001d64:	b590      	push	{r4, r7, lr}
 8001d66:	b089      	sub	sp, #36	@ 0x24
 8001d68:	af00      	add	r7, sp, #0
 8001d6a:	4603      	mov	r3, r0
 8001d6c:	460a      	mov	r2, r1
 8001d6e:	71fb      	strb	r3, [r7, #7]
 8001d70:	4613      	mov	r3, r2
 8001d72:	71bb      	strb	r3, [r7, #6]
  for (int i=0; i<4; ++i) {
 8001d74:	2300      	movs	r3, #0
 8001d76:	61fb      	str	r3, [r7, #28]
 8001d78:	e01b      	b.n	8001db2 <UI_RefreshDiff+0x4e>
    bool old_up = bit_is_set(prev_up_bits, i);
 8001d7a:	4b3d      	ldr	r3, [pc, #244]	@ (8001e70 <UI_RefreshDiff+0x10c>)
 8001d7c:	781b      	ldrb	r3, [r3, #0]
 8001d7e:	69f9      	ldr	r1, [r7, #28]
 8001d80:	4618      	mov	r0, r3
 8001d82:	f7ff ffd7 	bl	8001d34 <bit_is_set>
 8001d86:	4603      	mov	r3, r0
 8001d88:	733b      	strb	r3, [r7, #12]
    bool new_up = bit_is_set(new_up_bits, i);
 8001d8a:	79fb      	ldrb	r3, [r7, #7]
 8001d8c:	69f9      	ldr	r1, [r7, #28]
 8001d8e:	4618      	mov	r0, r3
 8001d90:	f7ff ffd0 	bl	8001d34 <bit_is_set>
 8001d94:	4603      	mov	r3, r0
 8001d96:	72fb      	strb	r3, [r7, #11]
    if (old_up != new_up) DrawParqueoSlot_All(i, Y_UP, new_up);
 8001d98:	7b3a      	ldrb	r2, [r7, #12]
 8001d9a:	7afb      	ldrb	r3, [r7, #11]
 8001d9c:	429a      	cmp	r2, r3
 8001d9e:	d005      	beq.n	8001dac <UI_RefreshDiff+0x48>
 8001da0:	7afb      	ldrb	r3, [r7, #11]
 8001da2:	461a      	mov	r2, r3
 8001da4:	2110      	movs	r1, #16
 8001da6:	69f8      	ldr	r0, [r7, #28]
 8001da8:	f7ff ff6e 	bl	8001c88 <DrawParqueoSlot_All>
  for (int i=0; i<4; ++i) {
 8001dac:	69fb      	ldr	r3, [r7, #28]
 8001dae:	3301      	adds	r3, #1
 8001db0:	61fb      	str	r3, [r7, #28]
 8001db2:	69fb      	ldr	r3, [r7, #28]
 8001db4:	2b03      	cmp	r3, #3
 8001db6:	dde0      	ble.n	8001d7a <UI_RefreshDiff+0x16>
  }
  for (int i=0; i<4; ++i) {
 8001db8:	2300      	movs	r3, #0
 8001dba:	61bb      	str	r3, [r7, #24]
 8001dbc:	e01b      	b.n	8001df6 <UI_RefreshDiff+0x92>
    bool old_dn = bit_is_set(prev_dn_bits, i);
 8001dbe:	4b2d      	ldr	r3, [pc, #180]	@ (8001e74 <UI_RefreshDiff+0x110>)
 8001dc0:	781b      	ldrb	r3, [r3, #0]
 8001dc2:	69b9      	ldr	r1, [r7, #24]
 8001dc4:	4618      	mov	r0, r3
 8001dc6:	f7ff ffb5 	bl	8001d34 <bit_is_set>
 8001dca:	4603      	mov	r3, r0
 8001dcc:	73bb      	strb	r3, [r7, #14]
    bool new_dn = bit_is_set(new_dn_bits, i);
 8001dce:	79bb      	ldrb	r3, [r7, #6]
 8001dd0:	69b9      	ldr	r1, [r7, #24]
 8001dd2:	4618      	mov	r0, r3
 8001dd4:	f7ff ffae 	bl	8001d34 <bit_is_set>
 8001dd8:	4603      	mov	r3, r0
 8001dda:	737b      	strb	r3, [r7, #13]
    if (old_dn != new_dn) DrawParqueoSlot_All(i, Y_DOWN, new_dn);
 8001ddc:	7bba      	ldrb	r2, [r7, #14]
 8001dde:	7b7b      	ldrb	r3, [r7, #13]
 8001de0:	429a      	cmp	r2, r3
 8001de2:	d005      	beq.n	8001df0 <UI_RefreshDiff+0x8c>
 8001de4:	7b7b      	ldrb	r3, [r7, #13]
 8001de6:	461a      	mov	r2, r3
 8001de8:	2192      	movs	r1, #146	@ 0x92
 8001dea:	69b8      	ldr	r0, [r7, #24]
 8001dec:	f7ff ff4c 	bl	8001c88 <DrawParqueoSlot_All>
  for (int i=0; i<4; ++i) {
 8001df0:	69bb      	ldr	r3, [r7, #24]
 8001df2:	3301      	adds	r3, #1
 8001df4:	61bb      	str	r3, [r7, #24]
 8001df6:	69bb      	ldr	r3, [r7, #24]
 8001df8:	2b03      	cmp	r3, #3
 8001dfa:	dde0      	ble.n	8001dbe <UI_RefreshDiff+0x5a>
  }
  int total_free = 0;
 8001dfc:	2300      	movs	r3, #0
 8001dfe:	617b      	str	r3, [r7, #20]
  for (int i=0;i<4;i++){
 8001e00:	2300      	movs	r3, #0
 8001e02:	613b      	str	r3, [r7, #16]
 8001e04:	e019      	b.n	8001e3a <UI_RefreshDiff+0xd6>
    total_free += (!bit_is_set(new_up_bits, i)) + (!bit_is_set(new_dn_bits, i));
 8001e06:	79fb      	ldrb	r3, [r7, #7]
 8001e08:	6939      	ldr	r1, [r7, #16]
 8001e0a:	4618      	mov	r0, r3
 8001e0c:	f7ff ff92 	bl	8001d34 <bit_is_set>
 8001e10:	4603      	mov	r3, r0
 8001e12:	f083 0301 	eor.w	r3, r3, #1
 8001e16:	b2db      	uxtb	r3, r3
 8001e18:	461c      	mov	r4, r3
 8001e1a:	79bb      	ldrb	r3, [r7, #6]
 8001e1c:	6939      	ldr	r1, [r7, #16]
 8001e1e:	4618      	mov	r0, r3
 8001e20:	f7ff ff88 	bl	8001d34 <bit_is_set>
 8001e24:	4603      	mov	r3, r0
 8001e26:	f083 0301 	eor.w	r3, r3, #1
 8001e2a:	b2db      	uxtb	r3, r3
 8001e2c:	4423      	add	r3, r4
 8001e2e:	697a      	ldr	r2, [r7, #20]
 8001e30:	4413      	add	r3, r2
 8001e32:	617b      	str	r3, [r7, #20]
  for (int i=0;i<4;i++){
 8001e34:	693b      	ldr	r3, [r7, #16]
 8001e36:	3301      	adds	r3, #1
 8001e38:	613b      	str	r3, [r7, #16]
 8001e3a:	693b      	ldr	r3, [r7, #16]
 8001e3c:	2b03      	cmp	r3, #3
 8001e3e:	dde2      	ble.n	8001e06 <UI_RefreshDiff+0xa2>
  }
  uint8_t disp = (uint8_t)total_free;
 8001e40:	697b      	ldr	r3, [r7, #20]
 8001e42:	73fb      	strb	r3, [r7, #15]
  if (disp != prev_disp) { DrawPanelDigit(disp); prev_disp = disp; }
 8001e44:	4b0c      	ldr	r3, [pc, #48]	@ (8001e78 <UI_RefreshDiff+0x114>)
 8001e46:	781b      	ldrb	r3, [r3, #0]
 8001e48:	7bfa      	ldrb	r2, [r7, #15]
 8001e4a:	429a      	cmp	r2, r3
 8001e4c:	d006      	beq.n	8001e5c <UI_RefreshDiff+0xf8>
 8001e4e:	7bfb      	ldrb	r3, [r7, #15]
 8001e50:	4618      	mov	r0, r3
 8001e52:	f7ff ff35 	bl	8001cc0 <DrawPanelDigit>
 8001e56:	4a08      	ldr	r2, [pc, #32]	@ (8001e78 <UI_RefreshDiff+0x114>)
 8001e58:	7bfb      	ldrb	r3, [r7, #15]
 8001e5a:	7013      	strb	r3, [r2, #0]
  prev_up_bits = new_up_bits;
 8001e5c:	4a04      	ldr	r2, [pc, #16]	@ (8001e70 <UI_RefreshDiff+0x10c>)
 8001e5e:	79fb      	ldrb	r3, [r7, #7]
 8001e60:	7013      	strb	r3, [r2, #0]
  prev_dn_bits = new_dn_bits;
 8001e62:	4a04      	ldr	r2, [pc, #16]	@ (8001e74 <UI_RefreshDiff+0x110>)
 8001e64:	79bb      	ldrb	r3, [r7, #6]
 8001e66:	7013      	strb	r3, [r2, #0]
}
 8001e68:	bf00      	nop
 8001e6a:	3724      	adds	r7, #36	@ 0x24
 8001e6c:	46bd      	mov	sp, r7
 8001e6e:	bd90      	pop	{r4, r7, pc}
 8001e70:	20000018 	.word	0x20000018
 8001e74:	20000019 	.word	0x20000019
 8001e78:	2000001a 	.word	0x2000001a

08001e7c <I2C_WriteReg>:

/* -------- Helpers I2C (master) -------- */
static bool I2C_WriteReg(uint8_t reg, uint8_t val){
 8001e7c:	b580      	push	{r7, lr}
 8001e7e:	b086      	sub	sp, #24
 8001e80:	af04      	add	r7, sp, #16
 8001e82:	4603      	mov	r3, r0
 8001e84:	460a      	mov	r2, r1
 8001e86:	71fb      	strb	r3, [r7, #7]
 8001e88:	4613      	mov	r3, r2
 8001e8a:	71bb      	strb	r3, [r7, #6]
  return (HAL_I2C_Mem_Write(&hi2c1, ESP32_ADDR, reg, I2C_MEMADD_SIZE_8BIT, &val, 1, I2C_TIMEOUT_MS) == HAL_OK);
 8001e8c:	79fb      	ldrb	r3, [r7, #7]
 8001e8e:	b29a      	uxth	r2, r3
 8001e90:	2314      	movs	r3, #20
 8001e92:	9302      	str	r3, [sp, #8]
 8001e94:	2301      	movs	r3, #1
 8001e96:	9301      	str	r3, [sp, #4]
 8001e98:	1dbb      	adds	r3, r7, #6
 8001e9a:	9300      	str	r3, [sp, #0]
 8001e9c:	2301      	movs	r3, #1
 8001e9e:	2160      	movs	r1, #96	@ 0x60
 8001ea0:	4806      	ldr	r0, [pc, #24]	@ (8001ebc <I2C_WriteReg+0x40>)
 8001ea2:	f001 fb51 	bl	8003548 <HAL_I2C_Mem_Write>
 8001ea6:	4603      	mov	r3, r0
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	bf0c      	ite	eq
 8001eac:	2301      	moveq	r3, #1
 8001eae:	2300      	movne	r3, #0
 8001eb0:	b2db      	uxtb	r3, r3
}
 8001eb2:	4618      	mov	r0, r3
 8001eb4:	3708      	adds	r7, #8
 8001eb6:	46bd      	mov	sp, r7
 8001eb8:	bd80      	pop	{r7, pc}
 8001eba:	bf00      	nop
 8001ebc:	200000c4 	.word	0x200000c4

08001ec0 <I2C_ReadReg>:
static bool I2C_ReadReg(uint8_t reg, uint8_t *val){
 8001ec0:	b580      	push	{r7, lr}
 8001ec2:	b086      	sub	sp, #24
 8001ec4:	af04      	add	r7, sp, #16
 8001ec6:	4603      	mov	r3, r0
 8001ec8:	6039      	str	r1, [r7, #0]
 8001eca:	71fb      	strb	r3, [r7, #7]
  return (HAL_I2C_Mem_Read(&hi2c1, ESP32_ADDR, reg, I2C_MEMADD_SIZE_8BIT, val, 1, I2C_TIMEOUT_MS) == HAL_OK);
 8001ecc:	79fb      	ldrb	r3, [r7, #7]
 8001ece:	b29a      	uxth	r2, r3
 8001ed0:	2314      	movs	r3, #20
 8001ed2:	9302      	str	r3, [sp, #8]
 8001ed4:	2301      	movs	r3, #1
 8001ed6:	9301      	str	r3, [sp, #4]
 8001ed8:	683b      	ldr	r3, [r7, #0]
 8001eda:	9300      	str	r3, [sp, #0]
 8001edc:	2301      	movs	r3, #1
 8001ede:	2160      	movs	r1, #96	@ 0x60
 8001ee0:	4806      	ldr	r0, [pc, #24]	@ (8001efc <I2C_ReadReg+0x3c>)
 8001ee2:	f001 fc2b 	bl	800373c <HAL_I2C_Mem_Read>
 8001ee6:	4603      	mov	r3, r0
 8001ee8:	2b00      	cmp	r3, #0
 8001eea:	bf0c      	ite	eq
 8001eec:	2301      	moveq	r3, #1
 8001eee:	2300      	movne	r3, #0
 8001ef0:	b2db      	uxtb	r3, r3
}
 8001ef2:	4618      	mov	r0, r3
 8001ef4:	3708      	adds	r7, #8
 8001ef6:	46bd      	mov	sp, r7
 8001ef8:	bd80      	pop	{r7, pc}
 8001efa:	bf00      	nop
 8001efc:	200000c4 	.word	0x200000c4

08001f00 <read_pin>:

/* -------- Lectura IR P5..P8 (debounce + mapeo) -------- */
static inline uint8_t read_pin(GPIO_TypeDef* port, uint16_t pin){
 8001f00:	b580      	push	{r7, lr}
 8001f02:	b082      	sub	sp, #8
 8001f04:	af00      	add	r7, sp, #0
 8001f06:	6078      	str	r0, [r7, #4]
 8001f08:	460b      	mov	r3, r1
 8001f0a:	807b      	strh	r3, [r7, #2]
#if IR_ACTIVE_LOW
  return (HAL_GPIO_ReadPin(port, pin) == GPIO_PIN_RESET) ? 1u : 0u;
#else
  return (HAL_GPIO_ReadPin(port, pin) == GPIO_PIN_SET)   ? 1u : 0u;
 8001f0c:	887b      	ldrh	r3, [r7, #2]
 8001f0e:	4619      	mov	r1, r3
 8001f10:	6878      	ldr	r0, [r7, #4]
 8001f12:	f001 f98d 	bl	8003230 <HAL_GPIO_ReadPin>
 8001f16:	4603      	mov	r3, r0
 8001f18:	2b01      	cmp	r3, #1
 8001f1a:	d101      	bne.n	8001f20 <read_pin+0x20>
 8001f1c:	2301      	movs	r3, #1
 8001f1e:	e000      	b.n	8001f22 <read_pin+0x22>
 8001f20:	2300      	movs	r3, #0
#endif
}
 8001f22:	4618      	mov	r0, r3
 8001f24:	3708      	adds	r7, #8
 8001f26:	46bd      	mov	sp, r7
 8001f28:	bd80      	pop	{r7, pc}

08001f2a <pack_P5P8>:
static inline uint8_t pack_P5P8(uint8_t p5,uint8_t p6,uint8_t p7,uint8_t p8){
 8001f2a:	b490      	push	{r4, r7}
 8001f2c:	b082      	sub	sp, #8
 8001f2e:	af00      	add	r7, sp, #0
 8001f30:	4604      	mov	r4, r0
 8001f32:	4608      	mov	r0, r1
 8001f34:	4611      	mov	r1, r2
 8001f36:	461a      	mov	r2, r3
 8001f38:	4623      	mov	r3, r4
 8001f3a:	71fb      	strb	r3, [r7, #7]
 8001f3c:	4603      	mov	r3, r0
 8001f3e:	71bb      	strb	r3, [r7, #6]
 8001f40:	460b      	mov	r3, r1
 8001f42:	717b      	strb	r3, [r7, #5]
 8001f44:	4613      	mov	r3, r2
 8001f46:	713b      	strb	r3, [r7, #4]
#if MAP_DN_LSB_IS_P5
  return (uint8_t)((p5<<0)|(p6<<1)|(p7<<2)|(p8<<3));
 8001f48:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8001f4c:	005b      	lsls	r3, r3, #1
 8001f4e:	b25a      	sxtb	r2, r3
 8001f50:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f54:	4313      	orrs	r3, r2
 8001f56:	b25a      	sxtb	r2, r3
 8001f58:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8001f5c:	009b      	lsls	r3, r3, #2
 8001f5e:	b25b      	sxtb	r3, r3
 8001f60:	4313      	orrs	r3, r2
 8001f62:	b25a      	sxtb	r2, r3
 8001f64:	f997 3004 	ldrsb.w	r3, [r7, #4]
 8001f68:	00db      	lsls	r3, r3, #3
 8001f6a:	b25b      	sxtb	r3, r3
 8001f6c:	4313      	orrs	r3, r2
 8001f6e:	b25b      	sxtb	r3, r3
 8001f70:	b2db      	uxtb	r3, r3
#else
  return (uint8_t)((p5<<3)|(p6<<2)|(p7<<1)|(p8<<0));
#endif
}
 8001f72:	4618      	mov	r0, r3
 8001f74:	3708      	adds	r7, #8
 8001f76:	46bd      	mov	sp, r7
 8001f78:	bc90      	pop	{r4, r7}
 8001f7a:	4770      	bx	lr

08001f7c <ReadIR_P5P8>:
static uint8_t ReadIR_P5P8(void){
 8001f7c:	b580      	push	{r7, lr}
 8001f7e:	b082      	sub	sp, #8
 8001f80:	af00      	add	r7, sp, #0
  uint32_t now = HAL_GetTick();
 8001f82:	f000 fe43 	bl	8002c0c <HAL_GetTick>
 8001f86:	6078      	str	r0, [r7, #4]
  if ((now - last_scan_ms) < DEBOUNCE_MS) return pk_dn_bits & 0x0F;
 8001f88:	4b1a      	ldr	r3, [pc, #104]	@ (8001ff4 <ReadIR_P5P8+0x78>)
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	687a      	ldr	r2, [r7, #4]
 8001f8e:	1ad3      	subs	r3, r2, r3
 8001f90:	2b0b      	cmp	r3, #11
 8001f92:	d805      	bhi.n	8001fa0 <ReadIR_P5P8+0x24>
 8001f94:	4b18      	ldr	r3, [pc, #96]	@ (8001ff8 <ReadIR_P5P8+0x7c>)
 8001f96:	781b      	ldrb	r3, [r3, #0]
 8001f98:	f003 030f 	and.w	r3, r3, #15
 8001f9c:	b2db      	uxtb	r3, r3
 8001f9e:	e024      	b.n	8001fea <ReadIR_P5P8+0x6e>
  last_scan_ms = now;
 8001fa0:	4a14      	ldr	r2, [pc, #80]	@ (8001ff4 <ReadIR_P5P8+0x78>)
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	6013      	str	r3, [r2, #0]
  uint8_t p5 = read_pin(IR_P5_GPIO_Port, IR_P5_Pin);
 8001fa6:	2101      	movs	r1, #1
 8001fa8:	4814      	ldr	r0, [pc, #80]	@ (8001ffc <ReadIR_P5P8+0x80>)
 8001faa:	f7ff ffa9 	bl	8001f00 <read_pin>
 8001fae:	4603      	mov	r3, r0
 8001fb0:	70fb      	strb	r3, [r7, #3]
  uint8_t p6 = read_pin(IR_P6_GPIO_Port, IR_P6_Pin);
 8001fb2:	2104      	movs	r1, #4
 8001fb4:	4811      	ldr	r0, [pc, #68]	@ (8001ffc <ReadIR_P5P8+0x80>)
 8001fb6:	f7ff ffa3 	bl	8001f00 <read_pin>
 8001fba:	4603      	mov	r3, r0
 8001fbc:	70bb      	strb	r3, [r7, #2]
  uint8_t p7 = read_pin(IR_P7_GPIO_Port, IR_P7_Pin);
 8001fbe:	2108      	movs	r1, #8
 8001fc0:	480e      	ldr	r0, [pc, #56]	@ (8001ffc <ReadIR_P5P8+0x80>)
 8001fc2:	f7ff ff9d 	bl	8001f00 <read_pin>
 8001fc6:	4603      	mov	r3, r0
 8001fc8:	707b      	strb	r3, [r7, #1]
  uint8_t p8 = read_pin(IR_P8_GPIO_Port, IR_P8_Pin);
 8001fca:	2120      	movs	r1, #32
 8001fcc:	480b      	ldr	r0, [pc, #44]	@ (8001ffc <ReadIR_P5P8+0x80>)
 8001fce:	f7ff ff97 	bl	8001f00 <read_pin>
 8001fd2:	4603      	mov	r3, r0
 8001fd4:	703b      	strb	r3, [r7, #0]
  return pack_P5P8(p5,p6,p7,p8) & 0x0F;
 8001fd6:	783b      	ldrb	r3, [r7, #0]
 8001fd8:	787a      	ldrb	r2, [r7, #1]
 8001fda:	78b9      	ldrb	r1, [r7, #2]
 8001fdc:	78f8      	ldrb	r0, [r7, #3]
 8001fde:	f7ff ffa4 	bl	8001f2a <pack_P5P8>
 8001fe2:	4603      	mov	r3, r0
 8001fe4:	f003 030f 	and.w	r3, r3, #15
 8001fe8:	b2db      	uxtb	r3, r3
}
 8001fea:	4618      	mov	r0, r3
 8001fec:	3708      	adds	r7, #8
 8001fee:	46bd      	mov	sp, r7
 8001ff0:	bd80      	pop	{r7, pc}
 8001ff2:	bf00      	nop
 8001ff4:	200060f8 	.word	0x200060f8
 8001ff8:	200060fd 	.word	0x200060fd
 8001ffc:	40020800 	.word	0x40020800

08002000 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002000:	b580      	push	{r7, lr}
 8002002:	b088      	sub	sp, #32
 8002004:	af02      	add	r7, sp, #8
  HAL_Init();
 8002006:	f000 fd9b 	bl	8002b40 <HAL_Init>
  SystemClock_Config();
 800200a:	f000 f8a5 	bl	8002158 <SystemClock_Config>

  MX_GPIO_Init();
 800200e:	f000 f9c1 	bl	8002394 <MX_GPIO_Init>
  MX_SPI1_Init();
 8002012:	f000 f93b 	bl	800228c <MX_SPI1_Init>
  MX_USART2_UART_Init();
 8002016:	f000 f993 	bl	8002340 <MX_USART2_UART_Init>
  MX_FATFS_Init();
 800201a:	f005 fdb1 	bl	8007b80 <MX_FATFS_Init>
  MX_TIM11_Init();
 800201e:	f000 f96b 	bl	80022f8 <MX_TIM11_Init>
  MX_I2C1_Init();
 8002022:	f000 f905 	bl	8002230 <MX_I2C1_Init>

  /* USER CODE BEGIN 2 */
  LCD_Init();
 8002026:	f7fe ffbb 	bl	8000fa0 <LCD_Init>
  Assets_PrepareScaled();
 800202a:	f7ff fcf9 	bl	8001a20 <Assets_PrepareScaled>

  /* Dibujo inicial (todo libre) */
  {
    bool occ_up[4] = {false,false,false,false};
 800202e:	2300      	movs	r3, #0
 8002030:	60bb      	str	r3, [r7, #8]
    bool occ_dn[4] = {false,false,false,false};
 8002032:	2300      	movs	r3, #0
 8002034:	607b      	str	r3, [r7, #4]
    uint8_t disp = 8;
 8002036:	2308      	movs	r3, #8
 8002038:	73fb      	strb	r3, [r7, #15]
    UI_Clear(COL_BG);
 800203a:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 800203e:	f7ff fc06 	bl	800184e <UI_Clear>
    UI_TextCenteredOffset("Parqueo_Matic", TITLE_Y, -TITLE_SHIFT_LEFT, COL_FG, COL_BG);
 8002042:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002046:	9300      	str	r3, [sp, #0]
 8002048:	2300      	movs	r3, #0
 800204a:	f06f 0205 	mvn.w	r2, #5
 800204e:	2102      	movs	r1, #2
 8002050:	483a      	ldr	r0, [pc, #232]	@ (800213c <main+0x13c>)
 8002052:	f7ff fc1e 	bl	8001892 <UI_TextCenteredOffset>
    for (int i=0;i<4;i++) DrawParqueoSlot_All(i, Y_UP,   occ_up[i]);
 8002056:	2300      	movs	r3, #0
 8002058:	617b      	str	r3, [r7, #20]
 800205a:	e00c      	b.n	8002076 <main+0x76>
 800205c:	f107 0208 	add.w	r2, r7, #8
 8002060:	697b      	ldr	r3, [r7, #20]
 8002062:	4413      	add	r3, r2
 8002064:	781b      	ldrb	r3, [r3, #0]
 8002066:	461a      	mov	r2, r3
 8002068:	2110      	movs	r1, #16
 800206a:	6978      	ldr	r0, [r7, #20]
 800206c:	f7ff fe0c 	bl	8001c88 <DrawParqueoSlot_All>
 8002070:	697b      	ldr	r3, [r7, #20]
 8002072:	3301      	adds	r3, #1
 8002074:	617b      	str	r3, [r7, #20]
 8002076:	697b      	ldr	r3, [r7, #20]
 8002078:	2b03      	cmp	r3, #3
 800207a:	ddef      	ble.n	800205c <main+0x5c>
    for (int i=0;i<4;i++) DrawParqueoSlot_All(i, Y_DOWN, occ_dn[i]);
 800207c:	2300      	movs	r3, #0
 800207e:	613b      	str	r3, [r7, #16]
 8002080:	e00b      	b.n	800209a <main+0x9a>
 8002082:	1d3a      	adds	r2, r7, #4
 8002084:	693b      	ldr	r3, [r7, #16]
 8002086:	4413      	add	r3, r2
 8002088:	781b      	ldrb	r3, [r3, #0]
 800208a:	461a      	mov	r2, r3
 800208c:	2192      	movs	r1, #146	@ 0x92
 800208e:	6938      	ldr	r0, [r7, #16]
 8002090:	f7ff fdfa 	bl	8001c88 <DrawParqueoSlot_All>
 8002094:	693b      	ldr	r3, [r7, #16]
 8002096:	3301      	adds	r3, #1
 8002098:	613b      	str	r3, [r7, #16]
 800209a:	693b      	ldr	r3, [r7, #16]
 800209c:	2b03      	cmp	r3, #3
 800209e:	ddf0      	ble.n	8002082 <main+0x82>
    DrawPanelDigit(disp);
 80020a0:	7bfb      	ldrb	r3, [r7, #15]
 80020a2:	4618      	mov	r0, r3
 80020a4:	f7ff fe0c 	bl	8001cc0 <DrawPanelDigit>
    prev_up_bits = 0x00; prev_dn_bits = 0x00; prev_disp = disp;
 80020a8:	4b25      	ldr	r3, [pc, #148]	@ (8002140 <main+0x140>)
 80020aa:	2200      	movs	r2, #0
 80020ac:	701a      	strb	r2, [r3, #0]
 80020ae:	4b25      	ldr	r3, [pc, #148]	@ (8002144 <main+0x144>)
 80020b0:	2200      	movs	r2, #0
 80020b2:	701a      	strb	r2, [r3, #0]
 80020b4:	4a24      	ldr	r2, [pc, #144]	@ (8002148 <main+0x148>)
 80020b6:	7bfb      	ldrb	r3, [r7, #15]
 80020b8:	7013      	strb	r3, [r2, #0]
  /* USER CODE END 2 */

  while (1)
  {
    /* 1) P5..P8 SIEMPRE locales */
    uint8_t new_dn_local = ReadIR_P5P8();
 80020ba:	f7ff ff5f 	bl	8001f7c <ReadIR_P5P8>
 80020be:	4603      	mov	r3, r0
 80020c0:	73bb      	strb	r3, [r7, #14]

    /* 2) Enviar REG_DN si cambió */
    static uint8_t dn_prev_sent = 0xFF;
    if ((new_dn_local & 0x0F) != (dn_prev_sent & 0x0F)) {
 80020c2:	4b22      	ldr	r3, [pc, #136]	@ (800214c <main+0x14c>)
 80020c4:	781a      	ldrb	r2, [r3, #0]
 80020c6:	7bbb      	ldrb	r3, [r7, #14]
 80020c8:	4053      	eors	r3, r2
 80020ca:	b2db      	uxtb	r3, r3
 80020cc:	f003 030f 	and.w	r3, r3, #15
 80020d0:	2b00      	cmp	r3, #0
 80020d2:	d00d      	beq.n	80020f0 <main+0xf0>
      (void)I2C_WriteReg(REG_DN, (new_dn_local & 0x0F));
 80020d4:	7bbb      	ldrb	r3, [r7, #14]
 80020d6:	f003 030f 	and.w	r3, r3, #15
 80020da:	b2db      	uxtb	r3, r3
 80020dc:	4619      	mov	r1, r3
 80020de:	2002      	movs	r0, #2
 80020e0:	f7ff fecc 	bl	8001e7c <I2C_WriteReg>
      dn_prev_sent = new_dn_local & 0x0F;
 80020e4:	7bbb      	ldrb	r3, [r7, #14]
 80020e6:	f003 030f 	and.w	r3, r3, #15
 80020ea:	b2da      	uxtb	r2, r3
 80020ec:	4b17      	ldr	r3, [pc, #92]	@ (800214c <main+0x14c>)
 80020ee:	701a      	strb	r2, [r3, #0]
    }

    /* 3) Leer REG_ALL y tomar SOLO P1..P4 (nibble bajo).
          Si falla la lectura: P1..P4 = 0. */
    uint8_t all = 0xFF;
 80020f0:	23ff      	movs	r3, #255	@ 0xff
 80020f2:	70fb      	strb	r3, [r7, #3]
    if (I2C_ReadReg(REG_ALL, &all)) {
 80020f4:	1cfb      	adds	r3, r7, #3
 80020f6:	4619      	mov	r1, r3
 80020f8:	2003      	movs	r0, #3
 80020fa:	f7ff fee1 	bl	8001ec0 <I2C_ReadReg>
 80020fe:	4603      	mov	r3, r0
 8002100:	2b00      	cmp	r3, #0
 8002102:	d006      	beq.n	8002112 <main+0x112>
      pk_up_bits = (all & 0x0F);        /* P1..P4 (arriba) desde ESP32 */
 8002104:	78fb      	ldrb	r3, [r7, #3]
 8002106:	f003 030f 	and.w	r3, r3, #15
 800210a:	b2da      	uxtb	r2, r3
 800210c:	4b10      	ldr	r3, [pc, #64]	@ (8002150 <main+0x150>)
 800210e:	701a      	strb	r2, [r3, #0]
 8002110:	e002      	b.n	8002118 <main+0x118>
    } else {
      pk_up_bits = 0x00;                /* sin dato del ESP32 → arriba=0 */
 8002112:	4b0f      	ldr	r3, [pc, #60]	@ (8002150 <main+0x150>)
 8002114:	2200      	movs	r2, #0
 8002116:	701a      	strb	r2, [r3, #0]
    }

    /* 4) Para la UI, abajo SIEMPRE el local recién leído */
    pk_dn_bits = new_dn_local & 0x0F;
 8002118:	7bbb      	ldrb	r3, [r7, #14]
 800211a:	f003 030f 	and.w	r3, r3, #15
 800211e:	b2da      	uxtb	r2, r3
 8002120:	4b0c      	ldr	r3, [pc, #48]	@ (8002154 <main+0x154>)
 8002122:	701a      	strb	r2, [r3, #0]

    /* 5) Refresco incremental */
    UI_RefreshDiff(pk_up_bits, pk_dn_bits);
 8002124:	4b0a      	ldr	r3, [pc, #40]	@ (8002150 <main+0x150>)
 8002126:	781b      	ldrb	r3, [r3, #0]
 8002128:	4a0a      	ldr	r2, [pc, #40]	@ (8002154 <main+0x154>)
 800212a:	7812      	ldrb	r2, [r2, #0]
 800212c:	4611      	mov	r1, r2
 800212e:	4618      	mov	r0, r3
 8002130:	f7ff fe18 	bl	8001d64 <UI_RefreshDiff>

    HAL_Delay(50); /* ~20 Hz */
 8002134:	2032      	movs	r0, #50	@ 0x32
 8002136:	f000 fd75 	bl	8002c24 <HAL_Delay>
  {
 800213a:	e7be      	b.n	80020ba <main+0xba>
 800213c:	0800852c 	.word	0x0800852c
 8002140:	20000018 	.word	0x20000018
 8002144:	20000019 	.word	0x20000019
 8002148:	2000001a 	.word	0x2000001a
 800214c:	2000001b 	.word	0x2000001b
 8002150:	200060fc 	.word	0x200060fc
 8002154:	200060fd 	.word	0x200060fd

08002158 <SystemClock_Config>:
  }
}

/* === Resto: init HAL tal como lo tenías === */
void SystemClock_Config(void)
{
 8002158:	b580      	push	{r7, lr}
 800215a:	b094      	sub	sp, #80	@ 0x50
 800215c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800215e:	f107 031c 	add.w	r3, r7, #28
 8002162:	2234      	movs	r2, #52	@ 0x34
 8002164:	2100      	movs	r1, #0
 8002166:	4618      	mov	r0, r3
 8002168:	f005 fdcd 	bl	8007d06 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800216c:	f107 0308 	add.w	r3, r7, #8
 8002170:	2200      	movs	r2, #0
 8002172:	601a      	str	r2, [r3, #0]
 8002174:	605a      	str	r2, [r3, #4]
 8002176:	609a      	str	r2, [r3, #8]
 8002178:	60da      	str	r2, [r3, #12]
 800217a:	611a      	str	r2, [r3, #16]

  __HAL_RCC_PWR_CLK_ENABLE();
 800217c:	2300      	movs	r3, #0
 800217e:	607b      	str	r3, [r7, #4]
 8002180:	4b29      	ldr	r3, [pc, #164]	@ (8002228 <SystemClock_Config+0xd0>)
 8002182:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002184:	4a28      	ldr	r2, [pc, #160]	@ (8002228 <SystemClock_Config+0xd0>)
 8002186:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800218a:	6413      	str	r3, [r2, #64]	@ 0x40
 800218c:	4b26      	ldr	r3, [pc, #152]	@ (8002228 <SystemClock_Config+0xd0>)
 800218e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002190:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002194:	607b      	str	r3, [r7, #4]
 8002196:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8002198:	2300      	movs	r3, #0
 800219a:	603b      	str	r3, [r7, #0]
 800219c:	4b23      	ldr	r3, [pc, #140]	@ (800222c <SystemClock_Config+0xd4>)
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80021a4:	4a21      	ldr	r2, [pc, #132]	@ (800222c <SystemClock_Config+0xd4>)
 80021a6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80021aa:	6013      	str	r3, [r2, #0]
 80021ac:	4b1f      	ldr	r3, [pc, #124]	@ (800222c <SystemClock_Config+0xd4>)
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80021b4:	603b      	str	r3, [r7, #0]
 80021b6:	683b      	ldr	r3, [r7, #0]

  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80021b8:	2302      	movs	r3, #2
 80021ba:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80021bc:	2301      	movs	r3, #1
 80021be:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80021c0:	2310      	movs	r3, #16
 80021c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80021c4:	2302      	movs	r3, #2
 80021c6:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80021c8:	2300      	movs	r3, #0
 80021ca:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 80021cc:	2308      	movs	r3, #8
 80021ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 80;
 80021d0:	2350      	movs	r3, #80	@ 0x50
 80021d2:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80021d4:	2302      	movs	r3, #2
 80021d6:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80021d8:	2302      	movs	r3, #2
 80021da:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 80021dc:	2302      	movs	r3, #2
 80021de:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) { Error_Handler(); }
 80021e0:	f107 031c 	add.w	r3, r7, #28
 80021e4:	4618      	mov	r0, r3
 80021e6:	f004 f84b 	bl	8006280 <HAL_RCC_OscConfig>
 80021ea:	4603      	mov	r3, r0
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	d001      	beq.n	80021f4 <SystemClock_Config+0x9c>
 80021f0:	f000 f968 	bl	80024c4 <Error_Handler>

  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80021f4:	230f      	movs	r3, #15
 80021f6:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80021f8:	2302      	movs	r3, #2
 80021fa:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80021fc:	2300      	movs	r3, #0
 80021fe:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002200:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002204:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002206:	2300      	movs	r3, #0
 8002208:	61bb      	str	r3, [r7, #24]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) { Error_Handler(); }
 800220a:	f107 0308 	add.w	r3, r7, #8
 800220e:	2102      	movs	r1, #2
 8002210:	4618      	mov	r0, r3
 8002212:	f003 fd71 	bl	8005cf8 <HAL_RCC_ClockConfig>
 8002216:	4603      	mov	r3, r0
 8002218:	2b00      	cmp	r3, #0
 800221a:	d001      	beq.n	8002220 <SystemClock_Config+0xc8>
 800221c:	f000 f952 	bl	80024c4 <Error_Handler>
}
 8002220:	bf00      	nop
 8002222:	3750      	adds	r7, #80	@ 0x50
 8002224:	46bd      	mov	sp, r7
 8002226:	bd80      	pop	{r7, pc}
 8002228:	40023800 	.word	0x40023800
 800222c:	40007000 	.word	0x40007000

08002230 <MX_I2C1_Init>:

static void MX_I2C1_Init(void)
{
 8002230:	b580      	push	{r7, lr}
 8002232:	af00      	add	r7, sp, #0
  hi2c1.Instance = I2C1;
 8002234:	4b12      	ldr	r3, [pc, #72]	@ (8002280 <MX_I2C1_Init+0x50>)
 8002236:	4a13      	ldr	r2, [pc, #76]	@ (8002284 <MX_I2C1_Init+0x54>)
 8002238:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800223a:	4b11      	ldr	r3, [pc, #68]	@ (8002280 <MX_I2C1_Init+0x50>)
 800223c:	4a12      	ldr	r2, [pc, #72]	@ (8002288 <MX_I2C1_Init+0x58>)
 800223e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002240:	4b0f      	ldr	r3, [pc, #60]	@ (8002280 <MX_I2C1_Init+0x50>)
 8002242:	2200      	movs	r2, #0
 8002244:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8002246:	4b0e      	ldr	r3, [pc, #56]	@ (8002280 <MX_I2C1_Init+0x50>)
 8002248:	2200      	movs	r2, #0
 800224a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800224c:	4b0c      	ldr	r3, [pc, #48]	@ (8002280 <MX_I2C1_Init+0x50>)
 800224e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002252:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002254:	4b0a      	ldr	r3, [pc, #40]	@ (8002280 <MX_I2C1_Init+0x50>)
 8002256:	2200      	movs	r2, #0
 8002258:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800225a:	4b09      	ldr	r3, [pc, #36]	@ (8002280 <MX_I2C1_Init+0x50>)
 800225c:	2200      	movs	r2, #0
 800225e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002260:	4b07      	ldr	r3, [pc, #28]	@ (8002280 <MX_I2C1_Init+0x50>)
 8002262:	2200      	movs	r2, #0
 8002264:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002266:	4b06      	ldr	r3, [pc, #24]	@ (8002280 <MX_I2C1_Init+0x50>)
 8002268:	2200      	movs	r2, #0
 800226a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK) { Error_Handler(); }
 800226c:	4804      	ldr	r0, [pc, #16]	@ (8002280 <MX_I2C1_Init+0x50>)
 800226e:	f001 f811 	bl	8003294 <HAL_I2C_Init>
 8002272:	4603      	mov	r3, r0
 8002274:	2b00      	cmp	r3, #0
 8002276:	d001      	beq.n	800227c <MX_I2C1_Init+0x4c>
 8002278:	f000 f924 	bl	80024c4 <Error_Handler>
}
 800227c:	bf00      	nop
 800227e:	bd80      	pop	{r7, pc}
 8002280:	200000c4 	.word	0x200000c4
 8002284:	40005400 	.word	0x40005400
 8002288:	000186a0 	.word	0x000186a0

0800228c <MX_SPI1_Init>:

static void MX_SPI1_Init(void)
{
 800228c:	b580      	push	{r7, lr}
 800228e:	af00      	add	r7, sp, #0
  hspi1.Instance = SPI1;
 8002290:	4b17      	ldr	r3, [pc, #92]	@ (80022f0 <MX_SPI1_Init+0x64>)
 8002292:	4a18      	ldr	r2, [pc, #96]	@ (80022f4 <MX_SPI1_Init+0x68>)
 8002294:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002296:	4b16      	ldr	r3, [pc, #88]	@ (80022f0 <MX_SPI1_Init+0x64>)
 8002298:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800229c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800229e:	4b14      	ldr	r3, [pc, #80]	@ (80022f0 <MX_SPI1_Init+0x64>)
 80022a0:	2200      	movs	r2, #0
 80022a2:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80022a4:	4b12      	ldr	r3, [pc, #72]	@ (80022f0 <MX_SPI1_Init+0x64>)
 80022a6:	2200      	movs	r2, #0
 80022a8:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80022aa:	4b11      	ldr	r3, [pc, #68]	@ (80022f0 <MX_SPI1_Init+0x64>)
 80022ac:	2200      	movs	r2, #0
 80022ae:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80022b0:	4b0f      	ldr	r3, [pc, #60]	@ (80022f0 <MX_SPI1_Init+0x64>)
 80022b2:	2200      	movs	r2, #0
 80022b4:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80022b6:	4b0e      	ldr	r3, [pc, #56]	@ (80022f0 <MX_SPI1_Init+0x64>)
 80022b8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80022bc:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80022be:	4b0c      	ldr	r3, [pc, #48]	@ (80022f0 <MX_SPI1_Init+0x64>)
 80022c0:	2210      	movs	r2, #16
 80022c2:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80022c4:	4b0a      	ldr	r3, [pc, #40]	@ (80022f0 <MX_SPI1_Init+0x64>)
 80022c6:	2200      	movs	r2, #0
 80022c8:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80022ca:	4b09      	ldr	r3, [pc, #36]	@ (80022f0 <MX_SPI1_Init+0x64>)
 80022cc:	2200      	movs	r2, #0
 80022ce:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80022d0:	4b07      	ldr	r3, [pc, #28]	@ (80022f0 <MX_SPI1_Init+0x64>)
 80022d2:	2200      	movs	r2, #0
 80022d4:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 80022d6:	4b06      	ldr	r3, [pc, #24]	@ (80022f0 <MX_SPI1_Init+0x64>)
 80022d8:	220a      	movs	r2, #10
 80022da:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK) { Error_Handler(); }
 80022dc:	4804      	ldr	r0, [pc, #16]	@ (80022f0 <MX_SPI1_Init+0x64>)
 80022de:	f004 fa6d 	bl	80067bc <HAL_SPI_Init>
 80022e2:	4603      	mov	r3, r0
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d001      	beq.n	80022ec <MX_SPI1_Init+0x60>
 80022e8:	f000 f8ec 	bl	80024c4 <Error_Handler>
}
 80022ec:	bf00      	nop
 80022ee:	bd80      	pop	{r7, pc}
 80022f0:	20000118 	.word	0x20000118
 80022f4:	40013000 	.word	0x40013000

080022f8 <MX_TIM11_Init>:

static void MX_TIM11_Init(void)
{
 80022f8:	b580      	push	{r7, lr}
 80022fa:	af00      	add	r7, sp, #0
  htim11.Instance = TIM11;
 80022fc:	4b0e      	ldr	r3, [pc, #56]	@ (8002338 <MX_TIM11_Init+0x40>)
 80022fe:	4a0f      	ldr	r2, [pc, #60]	@ (800233c <MX_TIM11_Init+0x44>)
 8002300:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 0;
 8002302:	4b0d      	ldr	r3, [pc, #52]	@ (8002338 <MX_TIM11_Init+0x40>)
 8002304:	2200      	movs	r2, #0
 8002306:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002308:	4b0b      	ldr	r3, [pc, #44]	@ (8002338 <MX_TIM11_Init+0x40>)
 800230a:	2200      	movs	r2, #0
 800230c:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 999;
 800230e:	4b0a      	ldr	r3, [pc, #40]	@ (8002338 <MX_TIM11_Init+0x40>)
 8002310:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8002314:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002316:	4b08      	ldr	r3, [pc, #32]	@ (8002338 <MX_TIM11_Init+0x40>)
 8002318:	2200      	movs	r2, #0
 800231a:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800231c:	4b06      	ldr	r3, [pc, #24]	@ (8002338 <MX_TIM11_Init+0x40>)
 800231e:	2200      	movs	r2, #0
 8002320:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK) { Error_Handler(); }
 8002322:	4805      	ldr	r0, [pc, #20]	@ (8002338 <MX_TIM11_Init+0x40>)
 8002324:	f004 fe9c 	bl	8007060 <HAL_TIM_Base_Init>
 8002328:	4603      	mov	r3, r0
 800232a:	2b00      	cmp	r3, #0
 800232c:	d001      	beq.n	8002332 <MX_TIM11_Init+0x3a>
 800232e:	f000 f8c9 	bl	80024c4 <Error_Handler>
}
 8002332:	bf00      	nop
 8002334:	bd80      	pop	{r7, pc}
 8002336:	bf00      	nop
 8002338:	20000170 	.word	0x20000170
 800233c:	40014800 	.word	0x40014800

08002340 <MX_USART2_UART_Init>:

static void MX_USART2_UART_Init(void)
{
 8002340:	b580      	push	{r7, lr}
 8002342:	af00      	add	r7, sp, #0
  huart2.Instance = USART2;
 8002344:	4b11      	ldr	r3, [pc, #68]	@ (800238c <MX_USART2_UART_Init+0x4c>)
 8002346:	4a12      	ldr	r2, [pc, #72]	@ (8002390 <MX_USART2_UART_Init+0x50>)
 8002348:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800234a:	4b10      	ldr	r3, [pc, #64]	@ (800238c <MX_USART2_UART_Init+0x4c>)
 800234c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002350:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002352:	4b0e      	ldr	r3, [pc, #56]	@ (800238c <MX_USART2_UART_Init+0x4c>)
 8002354:	2200      	movs	r2, #0
 8002356:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002358:	4b0c      	ldr	r3, [pc, #48]	@ (800238c <MX_USART2_UART_Init+0x4c>)
 800235a:	2200      	movs	r2, #0
 800235c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800235e:	4b0b      	ldr	r3, [pc, #44]	@ (800238c <MX_USART2_UART_Init+0x4c>)
 8002360:	2200      	movs	r2, #0
 8002362:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002364:	4b09      	ldr	r3, [pc, #36]	@ (800238c <MX_USART2_UART_Init+0x4c>)
 8002366:	220c      	movs	r2, #12
 8002368:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800236a:	4b08      	ldr	r3, [pc, #32]	@ (800238c <MX_USART2_UART_Init+0x4c>)
 800236c:	2200      	movs	r2, #0
 800236e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002370:	4b06      	ldr	r3, [pc, #24]	@ (800238c <MX_USART2_UART_Init+0x4c>)
 8002372:	2200      	movs	r2, #0
 8002374:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK) { Error_Handler(); }
 8002376:	4805      	ldr	r0, [pc, #20]	@ (800238c <MX_USART2_UART_Init+0x4c>)
 8002378:	f005 f93e 	bl	80075f8 <HAL_UART_Init>
 800237c:	4603      	mov	r3, r0
 800237e:	2b00      	cmp	r3, #0
 8002380:	d001      	beq.n	8002386 <MX_USART2_UART_Init+0x46>
 8002382:	f000 f89f 	bl	80024c4 <Error_Handler>
}
 8002386:	bf00      	nop
 8002388:	bd80      	pop	{r7, pc}
 800238a:	bf00      	nop
 800238c:	200001b8 	.word	0x200001b8
 8002390:	40004400 	.word	0x40004400

08002394 <MX_GPIO_Init>:

static void MX_GPIO_Init(void)
{
 8002394:	b580      	push	{r7, lr}
 8002396:	b08a      	sub	sp, #40	@ 0x28
 8002398:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800239a:	f107 0314 	add.w	r3, r7, #20
 800239e:	2200      	movs	r2, #0
 80023a0:	601a      	str	r2, [r3, #0]
 80023a2:	605a      	str	r2, [r3, #4]
 80023a4:	609a      	str	r2, [r3, #8]
 80023a6:	60da      	str	r2, [r3, #12]
 80023a8:	611a      	str	r2, [r3, #16]

  __HAL_RCC_GPIOH_CLK_ENABLE();
 80023aa:	2300      	movs	r3, #0
 80023ac:	613b      	str	r3, [r7, #16]
 80023ae:	4b41      	ldr	r3, [pc, #260]	@ (80024b4 <MX_GPIO_Init+0x120>)
 80023b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023b2:	4a40      	ldr	r2, [pc, #256]	@ (80024b4 <MX_GPIO_Init+0x120>)
 80023b4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80023b8:	6313      	str	r3, [r2, #48]	@ 0x30
 80023ba:	4b3e      	ldr	r3, [pc, #248]	@ (80024b4 <MX_GPIO_Init+0x120>)
 80023bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023be:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80023c2:	613b      	str	r3, [r7, #16]
 80023c4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80023c6:	2300      	movs	r3, #0
 80023c8:	60fb      	str	r3, [r7, #12]
 80023ca:	4b3a      	ldr	r3, [pc, #232]	@ (80024b4 <MX_GPIO_Init+0x120>)
 80023cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023ce:	4a39      	ldr	r2, [pc, #228]	@ (80024b4 <MX_GPIO_Init+0x120>)
 80023d0:	f043 0304 	orr.w	r3, r3, #4
 80023d4:	6313      	str	r3, [r2, #48]	@ 0x30
 80023d6:	4b37      	ldr	r3, [pc, #220]	@ (80024b4 <MX_GPIO_Init+0x120>)
 80023d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023da:	f003 0304 	and.w	r3, r3, #4
 80023de:	60fb      	str	r3, [r7, #12]
 80023e0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80023e2:	2300      	movs	r3, #0
 80023e4:	60bb      	str	r3, [r7, #8]
 80023e6:	4b33      	ldr	r3, [pc, #204]	@ (80024b4 <MX_GPIO_Init+0x120>)
 80023e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023ea:	4a32      	ldr	r2, [pc, #200]	@ (80024b4 <MX_GPIO_Init+0x120>)
 80023ec:	f043 0301 	orr.w	r3, r3, #1
 80023f0:	6313      	str	r3, [r2, #48]	@ 0x30
 80023f2:	4b30      	ldr	r3, [pc, #192]	@ (80024b4 <MX_GPIO_Init+0x120>)
 80023f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023f6:	f003 0301 	and.w	r3, r3, #1
 80023fa:	60bb      	str	r3, [r7, #8]
 80023fc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80023fe:	2300      	movs	r3, #0
 8002400:	607b      	str	r3, [r7, #4]
 8002402:	4b2c      	ldr	r3, [pc, #176]	@ (80024b4 <MX_GPIO_Init+0x120>)
 8002404:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002406:	4a2b      	ldr	r2, [pc, #172]	@ (80024b4 <MX_GPIO_Init+0x120>)
 8002408:	f043 0302 	orr.w	r3, r3, #2
 800240c:	6313      	str	r3, [r2, #48]	@ 0x30
 800240e:	4b29      	ldr	r3, [pc, #164]	@ (80024b4 <MX_GPIO_Init+0x120>)
 8002410:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002412:	f003 0302 	and.w	r3, r3, #2
 8002416:	607b      	str	r3, [r7, #4]
 8002418:	687b      	ldr	r3, [r7, #4]

  /* IR P5..P8 como INPUT (pull-up según tu HW) */
  GPIO_InitStruct.Pin = IR_P5_Pin|IR_P6_Pin|IR_P7_Pin|IR_P8_Pin;
 800241a:	232d      	movs	r3, #45	@ 0x2d
 800241c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800241e:	2300      	movs	r3, #0
 8002420:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002422:	2301      	movs	r3, #1
 8002424:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002426:	f107 0314 	add.w	r3, r7, #20
 800242a:	4619      	mov	r1, r3
 800242c:	4822      	ldr	r0, [pc, #136]	@ (80024b8 <MX_GPIO_Init+0x124>)
 800242e:	f000 fd6b 	bl	8002f08 <HAL_GPIO_Init>

  /* LCD control/data (como tenías) */
  HAL_GPIO_WritePin(GPIOC, LCD_RST_Pin|LCD_D1_Pin, GPIO_PIN_RESET);
 8002432:	2200      	movs	r2, #0
 8002434:	2182      	movs	r1, #130	@ 0x82
 8002436:	4820      	ldr	r0, [pc, #128]	@ (80024b8 <MX_GPIO_Init+0x124>)
 8002438:	f000 ff12 	bl	8003260 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, LCD_RD_Pin|LCD_WR_Pin|LCD_RS_Pin|LCD_D7_Pin|LCD_D0_Pin|LCD_D2_Pin, GPIO_PIN_RESET);
 800243c:	2200      	movs	r2, #0
 800243e:	f240 7113 	movw	r1, #1811	@ 0x713
 8002442:	481e      	ldr	r0, [pc, #120]	@ (80024bc <MX_GPIO_Init+0x128>)
 8002444:	f000 ff0c 	bl	8003260 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, LCD_CS_Pin|LCD_D6_Pin|LCD_D3_Pin|LCD_D5_Pin|LCD_D4_Pin, GPIO_PIN_RESET);
 8002448:	2200      	movs	r2, #0
 800244a:	f240 4139 	movw	r1, #1081	@ 0x439
 800244e:	481c      	ldr	r0, [pc, #112]	@ (80024c0 <MX_GPIO_Init+0x12c>)
 8002450:	f000 ff06 	bl	8003260 <HAL_GPIO_WritePin>

  GPIO_InitStruct.Pin = LCD_RST_Pin|LCD_D1_Pin;
 8002454:	2382      	movs	r3, #130	@ 0x82
 8002456:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002458:	2301      	movs	r3, #1
 800245a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800245c:	2300      	movs	r3, #0
 800245e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002460:	2302      	movs	r3, #2
 8002462:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002464:	f107 0314 	add.w	r3, r7, #20
 8002468:	4619      	mov	r1, r3
 800246a:	4813      	ldr	r0, [pc, #76]	@ (80024b8 <MX_GPIO_Init+0x124>)
 800246c:	f000 fd4c 	bl	8002f08 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = LCD_RD_Pin|LCD_WR_Pin|LCD_RS_Pin|LCD_D7_Pin|LCD_D0_Pin|LCD_D2_Pin;
 8002470:	f240 7313 	movw	r3, #1811	@ 0x713
 8002474:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002476:	2301      	movs	r3, #1
 8002478:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800247a:	2300      	movs	r3, #0
 800247c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800247e:	2302      	movs	r3, #2
 8002480:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002482:	f107 0314 	add.w	r3, r7, #20
 8002486:	4619      	mov	r1, r3
 8002488:	480c      	ldr	r0, [pc, #48]	@ (80024bc <MX_GPIO_Init+0x128>)
 800248a:	f000 fd3d 	bl	8002f08 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = LCD_CS_Pin|LCD_D6_Pin|LCD_D3_Pin|LCD_D5_Pin|LCD_D4_Pin;
 800248e:	f240 4339 	movw	r3, #1081	@ 0x439
 8002492:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002494:	2301      	movs	r3, #1
 8002496:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002498:	2300      	movs	r3, #0
 800249a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800249c:	2302      	movs	r3, #2
 800249e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80024a0:	f107 0314 	add.w	r3, r7, #20
 80024a4:	4619      	mov	r1, r3
 80024a6:	4806      	ldr	r0, [pc, #24]	@ (80024c0 <MX_GPIO_Init+0x12c>)
 80024a8:	f000 fd2e 	bl	8002f08 <HAL_GPIO_Init>
}
 80024ac:	bf00      	nop
 80024ae:	3728      	adds	r7, #40	@ 0x28
 80024b0:	46bd      	mov	sp, r7
 80024b2:	bd80      	pop	{r7, pc}
 80024b4:	40023800 	.word	0x40023800
 80024b8:	40020800 	.word	0x40020800
 80024bc:	40020000 	.word	0x40020000
 80024c0:	40020400 	.word	0x40020400

080024c4 <Error_Handler>:

void Error_Handler(void)
{
 80024c4:	b480      	push	{r7}
 80024c6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80024c8:	b672      	cpsid	i
}
 80024ca:	bf00      	nop
  __disable_irq();
  while (1) { }
 80024cc:	bf00      	nop
 80024ce:	e7fd      	b.n	80024cc <Error_Handler+0x8>

080024d0 <midi2hz>:
/* --- Modo actual --- */
static SongMode s_mode = MODE_NONE;

/* =================== Helpers =================== */
static uint32_t midi2hz(uint32_t m)
{
 80024d0:	b580      	push	{r7, lr}
 80024d2:	b084      	sub	sp, #16
 80024d4:	af00      	add	r7, sp, #0
 80024d6:	6078      	str	r0, [r7, #4]
  if (m == 0) return 0;
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d101      	bne.n	80024e2 <midi2hz+0x12>
 80024de:	2300      	movs	r3, #0
 80024e0:	e03b      	b.n	800255a <midi2hz+0x8a>
  float f = 440.0f * powf(2.0f, ((float)m - 69.0f) / 12.0f);
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	ee07 3a90 	vmov	s15, r3
 80024e8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80024ec:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 8002564 <midi2hz+0x94>
 80024f0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80024f4:	eef2 6a08 	vmov.f32	s13, #40	@ 0x41400000  12.0
 80024f8:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80024fc:	eef0 0a47 	vmov.f32	s1, s14
 8002500:	eeb0 0a00 	vmov.f32	s0, #0	@ 0x40000000  2.0
 8002504:	f005 fc32 	bl	8007d6c <powf>
 8002508:	eef0 7a40 	vmov.f32	s15, s0
 800250c:	ed9f 7a16 	vldr	s14, [pc, #88]	@ 8002568 <midi2hz+0x98>
 8002510:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002514:	edc7 7a03 	vstr	s15, [r7, #12]
  if (f < 1.0f) f = 1.0f;
 8002518:	edd7 7a03 	vldr	s15, [r7, #12]
 800251c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002520:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002524:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002528:	d502      	bpl.n	8002530 <midi2hz+0x60>
 800252a:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 800252e:	60fb      	str	r3, [r7, #12]
  if (f > 20000.0f) f = 20000.0f;
 8002530:	edd7 7a03 	vldr	s15, [r7, #12]
 8002534:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 800256c <midi2hz+0x9c>
 8002538:	eef4 7ac7 	vcmpe.f32	s15, s14
 800253c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002540:	dd01      	ble.n	8002546 <midi2hz+0x76>
 8002542:	4b0b      	ldr	r3, [pc, #44]	@ (8002570 <midi2hz+0xa0>)
 8002544:	60fb      	str	r3, [r7, #12]
  return (uint32_t)(f + 0.5f);
 8002546:	edd7 7a03 	vldr	s15, [r7, #12]
 800254a:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800254e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002552:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002556:	ee17 3a90 	vmov	r3, s15
}
 800255a:	4618      	mov	r0, r3
 800255c:	3710      	adds	r7, #16
 800255e:	46bd      	mov	sp, r7
 8002560:	bd80      	pop	{r7, pc}
 8002562:	bf00      	nop
 8002564:	428a0000 	.word	0x428a0000
 8002568:	43dc0000 	.word	0x43dc0000
 800256c:	469c4000 	.word	0x469c4000
 8002570:	469c4000 	.word	0x469c4000

08002574 <sched_next>:

static void sched_next(uint32_t dur_ms)
{
 8002574:	b580      	push	{r7, lr}
 8002576:	b084      	sub	sp, #16
 8002578:	af00      	add	r7, sp, #0
 800257a:	6078      	str	r0, [r7, #4]
  if (!s_tim) return;
 800257c:	4b1c      	ldr	r3, [pc, #112]	@ (80025f0 <sched_next+0x7c>)
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	2b00      	cmp	r3, #0
 8002582:	d030      	beq.n	80025e6 <sched_next+0x72>
  if (dur_ms == 0) dur_ms = 1;
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	2b00      	cmp	r3, #0
 8002588:	d101      	bne.n	800258e <sched_next+0x1a>
 800258a:	2301      	movs	r3, #1
 800258c:	607b      	str	r3, [r7, #4]

  /* Base 10 kHz (0.1 ms/tick) => ARR = dur_ms*10 - 1 */
  uint32_t ticks_0p1ms = dur_ms * 10U;
 800258e:	687a      	ldr	r2, [r7, #4]
 8002590:	4613      	mov	r3, r2
 8002592:	009b      	lsls	r3, r3, #2
 8002594:	4413      	add	r3, r2
 8002596:	005b      	lsls	r3, r3, #1
 8002598:	60fb      	str	r3, [r7, #12]
  if (ticks_0p1ms == 0) ticks_0p1ms = 1;
 800259a:	68fb      	ldr	r3, [r7, #12]
 800259c:	2b00      	cmp	r3, #0
 800259e:	d101      	bne.n	80025a4 <sched_next+0x30>
 80025a0:	2301      	movs	r3, #1
 80025a2:	60fb      	str	r3, [r7, #12]
  if (ticks_0p1ms > 65535U) ticks_0p1ms = 65535U;
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80025aa:	d302      	bcc.n	80025b2 <sched_next+0x3e>
 80025ac:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80025b0:	60fb      	str	r3, [r7, #12]

  __HAL_TIM_SET_AUTORELOAD(s_tim, (uint16_t)(ticks_0p1ms - 1));
 80025b2:	68fb      	ldr	r3, [r7, #12]
 80025b4:	b29b      	uxth	r3, r3
 80025b6:	3b01      	subs	r3, #1
 80025b8:	b29a      	uxth	r2, r3
 80025ba:	4b0d      	ldr	r3, [pc, #52]	@ (80025f0 <sched_next+0x7c>)
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	62da      	str	r2, [r3, #44]	@ 0x2c
 80025c2:	68fb      	ldr	r3, [r7, #12]
 80025c4:	b29b      	uxth	r3, r3
 80025c6:	3b01      	subs	r3, #1
 80025c8:	b29a      	uxth	r2, r3
 80025ca:	4b09      	ldr	r3, [pc, #36]	@ (80025f0 <sched_next+0x7c>)
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	60da      	str	r2, [r3, #12]
  __HAL_TIM_SET_COUNTER(s_tim, 0);
 80025d0:	4b07      	ldr	r3, [pc, #28]	@ (80025f0 <sched_next+0x7c>)
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	2200      	movs	r2, #0
 80025d8:	625a      	str	r2, [r3, #36]	@ 0x24
  HAL_TIM_Base_Start_IT(s_tim);
 80025da:	4b05      	ldr	r3, [pc, #20]	@ (80025f0 <sched_next+0x7c>)
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	4618      	mov	r0, r3
 80025e0:	f004 fd8e 	bl	8007100 <HAL_TIM_Base_Start_IT>
 80025e4:	e000      	b.n	80025e8 <sched_next+0x74>
  if (!s_tim) return;
 80025e6:	bf00      	nop
}
 80025e8:	3710      	adds	r7, #16
 80025ea:	46bd      	mov	sp, r7
 80025ec:	bd80      	pop	{r7, pc}
 80025ee:	bf00      	nop
 80025f0:	20006100 	.word	0x20006100

080025f4 <TIM1_UP_TIM10_IRQHandler>:
  s_arr = NULL; s_arr_len = s_arr_idx = 0;
}

/* =================== ISR (loop infinito) =================== */
void TIM1_UP_TIM10_IRQHandler(void)
{
 80025f4:	b580      	push	{r7, lr}
 80025f6:	b084      	sub	sp, #16
 80025f8:	af00      	add	r7, sp, #0
  /* Usamos s_tim como base del scheduler */
  if (!s_tim) return;
 80025fa:	4b57      	ldr	r3, [pc, #348]	@ (8002758 <TIM1_UP_TIM10_IRQHandler+0x164>)
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	2b00      	cmp	r3, #0
 8002600:	f000 80a5 	beq.w	800274e <TIM1_UP_TIM10_IRQHandler+0x15a>

  if (__HAL_TIM_GET_FLAG(s_tim, TIM_FLAG_UPDATE) != RESET &&
 8002604:	4b54      	ldr	r3, [pc, #336]	@ (8002758 <TIM1_UP_TIM10_IRQHandler+0x164>)
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	691b      	ldr	r3, [r3, #16]
 800260c:	f003 0301 	and.w	r3, r3, #1
 8002610:	2b01      	cmp	r3, #1
 8002612:	f040 809d 	bne.w	8002750 <TIM1_UP_TIM10_IRQHandler+0x15c>
      __HAL_TIM_GET_IT_SOURCE(s_tim, TIM_IT_UPDATE) != RESET)
 8002616:	4b50      	ldr	r3, [pc, #320]	@ (8002758 <TIM1_UP_TIM10_IRQHandler+0x164>)
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	68db      	ldr	r3, [r3, #12]
 800261e:	f003 0301 	and.w	r3, r3, #1
  if (__HAL_TIM_GET_FLAG(s_tim, TIM_FLAG_UPDATE) != RESET &&
 8002622:	2b01      	cmp	r3, #1
 8002624:	f040 8094 	bne.w	8002750 <TIM1_UP_TIM10_IRQHandler+0x15c>
  {
    __HAL_TIM_CLEAR_IT(s_tim, TIM_IT_UPDATE);
 8002628:	4b4b      	ldr	r3, [pc, #300]	@ (8002758 <TIM1_UP_TIM10_IRQHandler+0x164>)
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	f06f 0201 	mvn.w	r2, #1
 8002632:	611a      	str	r2, [r3, #16]
    HAL_TIM_Base_Stop_IT(s_tim);
 8002634:	4b48      	ldr	r3, [pc, #288]	@ (8002758 <TIM1_UP_TIM10_IRQHandler+0x164>)
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	4618      	mov	r0, r3
 800263a:	f004 fdd1 	bl	80071e0 <HAL_TIM_Base_Stop_IT>

    if (s_mode == MODE_SD) {
 800263e:	4b47      	ldr	r3, [pc, #284]	@ (800275c <TIM1_UP_TIM10_IRQHandler+0x168>)
 8002640:	781b      	ldrb	r3, [r3, #0]
 8002642:	2b01      	cmp	r3, #1
 8002644:	d137      	bne.n	80026b6 <TIM1_UP_TIM10_IRQHandler+0xc2>
      if (s_note_index >= s_note_count) {
 8002646:	4b46      	ldr	r3, [pc, #280]	@ (8002760 <TIM1_UP_TIM10_IRQHandler+0x16c>)
 8002648:	881a      	ldrh	r2, [r3, #0]
 800264a:	4b46      	ldr	r3, [pc, #280]	@ (8002764 <TIM1_UP_TIM10_IRQHandler+0x170>)
 800264c:	881b      	ldrh	r3, [r3, #0]
 800264e:	429a      	cmp	r2, r3
 8002650:	d302      	bcc.n	8002658 <TIM1_UP_TIM10_IRQHandler+0x64>
        s_note_index = 0;  /* LOOP SD */
 8002652:	4b43      	ldr	r3, [pc, #268]	@ (8002760 <TIM1_UP_TIM10_IRQHandler+0x16c>)
 8002654:	2200      	movs	r2, #0
 8002656:	801a      	strh	r2, [r3, #0]
      }

      uint16_t m  = s_notes[s_note_index].midi;
 8002658:	4b41      	ldr	r3, [pc, #260]	@ (8002760 <TIM1_UP_TIM10_IRQHandler+0x16c>)
 800265a:	881b      	ldrh	r3, [r3, #0]
 800265c:	461a      	mov	r2, r3
 800265e:	4b42      	ldr	r3, [pc, #264]	@ (8002768 <TIM1_UP_TIM10_IRQHandler+0x174>)
 8002660:	f833 3022 	ldrh.w	r3, [r3, r2, lsl #2]
 8002664:	807b      	strh	r3, [r7, #2]
      uint16_t tk = s_notes[s_note_index].ticks;
 8002666:	4b3e      	ldr	r3, [pc, #248]	@ (8002760 <TIM1_UP_TIM10_IRQHandler+0x16c>)
 8002668:	881b      	ldrh	r3, [r3, #0]
 800266a:	4a3f      	ldr	r2, [pc, #252]	@ (8002768 <TIM1_UP_TIM10_IRQHandler+0x174>)
 800266c:	009b      	lsls	r3, r3, #2
 800266e:	4413      	add	r3, r2
 8002670:	885b      	ldrh	r3, [r3, #2]
 8002672:	803b      	strh	r3, [r7, #0]
      s_note_index++;
 8002674:	4b3a      	ldr	r3, [pc, #232]	@ (8002760 <TIM1_UP_TIM10_IRQHandler+0x16c>)
 8002676:	881b      	ldrh	r3, [r3, #0]
 8002678:	3301      	adds	r3, #1
 800267a:	b29a      	uxth	r2, r3
 800267c:	4b38      	ldr	r3, [pc, #224]	@ (8002760 <TIM1_UP_TIM10_IRQHandler+0x16c>)
 800267e:	801a      	strh	r2, [r3, #0]

      uint32_t dur = (uint32_t)tk * s_tick_ms / s_speed_x;
 8002680:	883b      	ldrh	r3, [r7, #0]
 8002682:	4a3a      	ldr	r2, [pc, #232]	@ (800276c <TIM1_UP_TIM10_IRQHandler+0x178>)
 8002684:	6812      	ldr	r2, [r2, #0]
 8002686:	fb03 f202 	mul.w	r2, r3, r2
 800268a:	4b39      	ldr	r3, [pc, #228]	@ (8002770 <TIM1_UP_TIM10_IRQHandler+0x17c>)
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002692:	60fb      	str	r3, [r7, #12]
      if (dur == 0) dur = 1;
 8002694:	68fb      	ldr	r3, [r7, #12]
 8002696:	2b00      	cmp	r3, #0
 8002698:	d101      	bne.n	800269e <TIM1_UP_TIM10_IRQHandler+0xaa>
 800269a:	2301      	movs	r3, #1
 800269c:	60fb      	str	r3, [r7, #12]

      AudioPWM_SetFreq(midi2hz(m));
 800269e:	887b      	ldrh	r3, [r7, #2]
 80026a0:	4618      	mov	r0, r3
 80026a2:	f7ff ff15 	bl	80024d0 <midi2hz>
 80026a6:	4603      	mov	r3, r0
 80026a8:	4618      	mov	r0, r3
 80026aa:	f7fd ff49 	bl	8000540 <AudioPWM_SetFreq>
      sched_next(dur);
 80026ae:	68f8      	ldr	r0, [r7, #12]
 80026b0:	f7ff ff60 	bl	8002574 <sched_next>
      return;
 80026b4:	e04c      	b.n	8002750 <TIM1_UP_TIM10_IRQHandler+0x15c>
    }

    if (s_mode == MODE_ARRAY) {
 80026b6:	4b29      	ldr	r3, [pc, #164]	@ (800275c <TIM1_UP_TIM10_IRQHandler+0x168>)
 80026b8:	781b      	ldrb	r3, [r3, #0]
 80026ba:	2b02      	cmp	r3, #2
 80026bc:	d143      	bne.n	8002746 <TIM1_UP_TIM10_IRQHandler+0x152>
      if (s_arr_idx >= s_arr_len) {
 80026be:	4b2d      	ldr	r3, [pc, #180]	@ (8002774 <TIM1_UP_TIM10_IRQHandler+0x180>)
 80026c0:	681a      	ldr	r2, [r3, #0]
 80026c2:	4b2d      	ldr	r3, [pc, #180]	@ (8002778 <TIM1_UP_TIM10_IRQHandler+0x184>)
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	429a      	cmp	r2, r3
 80026c8:	d30d      	bcc.n	80026e6 <TIM1_UP_TIM10_IRQHandler+0xf2>
        if (!s_arr_loop) { AudioPWM_SetFreq(0); s_mode = MODE_NONE; return; }
 80026ca:	4b2c      	ldr	r3, [pc, #176]	@ (800277c <TIM1_UP_TIM10_IRQHandler+0x188>)
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d106      	bne.n	80026e0 <TIM1_UP_TIM10_IRQHandler+0xec>
 80026d2:	2000      	movs	r0, #0
 80026d4:	f7fd ff34 	bl	8000540 <AudioPWM_SetFreq>
 80026d8:	4b20      	ldr	r3, [pc, #128]	@ (800275c <TIM1_UP_TIM10_IRQHandler+0x168>)
 80026da:	2200      	movs	r2, #0
 80026dc:	701a      	strb	r2, [r3, #0]
 80026de:	e037      	b.n	8002750 <TIM1_UP_TIM10_IRQHandler+0x15c>
        s_arr_idx = 0;  /* LOOP ARRAY */
 80026e0:	4b24      	ldr	r3, [pc, #144]	@ (8002774 <TIM1_UP_TIM10_IRQHandler+0x180>)
 80026e2:	2200      	movs	r2, #0
 80026e4:	601a      	str	r2, [r3, #0]
      }

      uint16_t m  = s_arr[s_arr_idx].midi;
 80026e6:	4b26      	ldr	r3, [pc, #152]	@ (8002780 <TIM1_UP_TIM10_IRQHandler+0x18c>)
 80026e8:	681a      	ldr	r2, [r3, #0]
 80026ea:	4b22      	ldr	r3, [pc, #136]	@ (8002774 <TIM1_UP_TIM10_IRQHandler+0x180>)
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	009b      	lsls	r3, r3, #2
 80026f0:	4413      	add	r3, r2
 80026f2:	881b      	ldrh	r3, [r3, #0]
 80026f4:	80fb      	strh	r3, [r7, #6]
      uint16_t tk = s_arr[s_arr_idx].ticks;
 80026f6:	4b22      	ldr	r3, [pc, #136]	@ (8002780 <TIM1_UP_TIM10_IRQHandler+0x18c>)
 80026f8:	681a      	ldr	r2, [r3, #0]
 80026fa:	4b1e      	ldr	r3, [pc, #120]	@ (8002774 <TIM1_UP_TIM10_IRQHandler+0x180>)
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	009b      	lsls	r3, r3, #2
 8002700:	4413      	add	r3, r2
 8002702:	885b      	ldrh	r3, [r3, #2]
 8002704:	80bb      	strh	r3, [r7, #4]
      s_arr_idx++;
 8002706:	4b1b      	ldr	r3, [pc, #108]	@ (8002774 <TIM1_UP_TIM10_IRQHandler+0x180>)
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	3301      	adds	r3, #1
 800270c:	4a19      	ldr	r2, [pc, #100]	@ (8002774 <TIM1_UP_TIM10_IRQHandler+0x180>)
 800270e:	6013      	str	r3, [r2, #0]

      uint32_t dur = (uint32_t)tk * s_arr_tick / s_speed_x;
 8002710:	88bb      	ldrh	r3, [r7, #4]
 8002712:	4a1c      	ldr	r2, [pc, #112]	@ (8002784 <TIM1_UP_TIM10_IRQHandler+0x190>)
 8002714:	6812      	ldr	r2, [r2, #0]
 8002716:	fb03 f202 	mul.w	r2, r3, r2
 800271a:	4b15      	ldr	r3, [pc, #84]	@ (8002770 <TIM1_UP_TIM10_IRQHandler+0x17c>)
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002722:	60bb      	str	r3, [r7, #8]
      if (dur == 0) dur = 1;
 8002724:	68bb      	ldr	r3, [r7, #8]
 8002726:	2b00      	cmp	r3, #0
 8002728:	d101      	bne.n	800272e <TIM1_UP_TIM10_IRQHandler+0x13a>
 800272a:	2301      	movs	r3, #1
 800272c:	60bb      	str	r3, [r7, #8]

      AudioPWM_SetFreq(midi2hz(m));
 800272e:	88fb      	ldrh	r3, [r7, #6]
 8002730:	4618      	mov	r0, r3
 8002732:	f7ff fecd 	bl	80024d0 <midi2hz>
 8002736:	4603      	mov	r3, r0
 8002738:	4618      	mov	r0, r3
 800273a:	f7fd ff01 	bl	8000540 <AudioPWM_SetFreq>
      sched_next(dur);
 800273e:	68b8      	ldr	r0, [r7, #8]
 8002740:	f7ff ff18 	bl	8002574 <sched_next>
      return;
 8002744:	e004      	b.n	8002750 <TIM1_UP_TIM10_IRQHandler+0x15c>
    }

    /* Si llegamos aquí: no hay modo activo */
    AudioPWM_SetFreq(0);
 8002746:	2000      	movs	r0, #0
 8002748:	f7fd fefa 	bl	8000540 <AudioPWM_SetFreq>
 800274c:	e000      	b.n	8002750 <TIM1_UP_TIM10_IRQHandler+0x15c>
  if (!s_tim) return;
 800274e:	bf00      	nop
  }
}
 8002750:	3710      	adds	r7, #16
 8002752:	46bd      	mov	sp, r7
 8002754:	bd80      	pop	{r7, pc}
 8002756:	bf00      	nop
 8002758:	20006100 	.word	0x20006100
 800275c:	20008114 	.word	0x20008114
 8002760:	20008106 	.word	0x20008106
 8002764:	20008104 	.word	0x20008104
 8002768:	20006104 	.word	0x20006104
 800276c:	20000020 	.word	0x20000020
 8002770:	2000001c 	.word	0x2000001c
 8002774:	20008110 	.word	0x20008110
 8002778:	2000810c 	.word	0x2000810c
 800277c:	20000028 	.word	0x20000028
 8002780:	20008108 	.word	0x20008108
 8002784:	20000024 	.word	0x20000024

08002788 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002788:	b480      	push	{r7}
 800278a:	b083      	sub	sp, #12
 800278c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800278e:	2300      	movs	r3, #0
 8002790:	607b      	str	r3, [r7, #4]
 8002792:	4b10      	ldr	r3, [pc, #64]	@ (80027d4 <HAL_MspInit+0x4c>)
 8002794:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002796:	4a0f      	ldr	r2, [pc, #60]	@ (80027d4 <HAL_MspInit+0x4c>)
 8002798:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800279c:	6453      	str	r3, [r2, #68]	@ 0x44
 800279e:	4b0d      	ldr	r3, [pc, #52]	@ (80027d4 <HAL_MspInit+0x4c>)
 80027a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027a2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80027a6:	607b      	str	r3, [r7, #4]
 80027a8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80027aa:	2300      	movs	r3, #0
 80027ac:	603b      	str	r3, [r7, #0]
 80027ae:	4b09      	ldr	r3, [pc, #36]	@ (80027d4 <HAL_MspInit+0x4c>)
 80027b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027b2:	4a08      	ldr	r2, [pc, #32]	@ (80027d4 <HAL_MspInit+0x4c>)
 80027b4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80027b8:	6413      	str	r3, [r2, #64]	@ 0x40
 80027ba:	4b06      	ldr	r3, [pc, #24]	@ (80027d4 <HAL_MspInit+0x4c>)
 80027bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027be:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80027c2:	603b      	str	r3, [r7, #0]
 80027c4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80027c6:	bf00      	nop
 80027c8:	370c      	adds	r7, #12
 80027ca:	46bd      	mov	sp, r7
 80027cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027d0:	4770      	bx	lr
 80027d2:	bf00      	nop
 80027d4:	40023800 	.word	0x40023800

080027d8 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80027d8:	b580      	push	{r7, lr}
 80027da:	b08a      	sub	sp, #40	@ 0x28
 80027dc:	af00      	add	r7, sp, #0
 80027de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80027e0:	f107 0314 	add.w	r3, r7, #20
 80027e4:	2200      	movs	r2, #0
 80027e6:	601a      	str	r2, [r3, #0]
 80027e8:	605a      	str	r2, [r3, #4]
 80027ea:	609a      	str	r2, [r3, #8]
 80027ec:	60da      	str	r2, [r3, #12]
 80027ee:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	4a21      	ldr	r2, [pc, #132]	@ (800287c <HAL_I2C_MspInit+0xa4>)
 80027f6:	4293      	cmp	r3, r2
 80027f8:	d13c      	bne.n	8002874 <HAL_I2C_MspInit+0x9c>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80027fa:	2300      	movs	r3, #0
 80027fc:	613b      	str	r3, [r7, #16]
 80027fe:	4b20      	ldr	r3, [pc, #128]	@ (8002880 <HAL_I2C_MspInit+0xa8>)
 8002800:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002802:	4a1f      	ldr	r2, [pc, #124]	@ (8002880 <HAL_I2C_MspInit+0xa8>)
 8002804:	f043 0302 	orr.w	r3, r3, #2
 8002808:	6313      	str	r3, [r2, #48]	@ 0x30
 800280a:	4b1d      	ldr	r3, [pc, #116]	@ (8002880 <HAL_I2C_MspInit+0xa8>)
 800280c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800280e:	f003 0302 	and.w	r3, r3, #2
 8002812:	613b      	str	r3, [r7, #16]
 8002814:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002816:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800281a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800281c:	2312      	movs	r3, #18
 800281e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002820:	2300      	movs	r3, #0
 8002822:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002824:	2303      	movs	r3, #3
 8002826:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002828:	2304      	movs	r3, #4
 800282a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800282c:	f107 0314 	add.w	r3, r7, #20
 8002830:	4619      	mov	r1, r3
 8002832:	4814      	ldr	r0, [pc, #80]	@ (8002884 <HAL_I2C_MspInit+0xac>)
 8002834:	f000 fb68 	bl	8002f08 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002838:	2300      	movs	r3, #0
 800283a:	60fb      	str	r3, [r7, #12]
 800283c:	4b10      	ldr	r3, [pc, #64]	@ (8002880 <HAL_I2C_MspInit+0xa8>)
 800283e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002840:	4a0f      	ldr	r2, [pc, #60]	@ (8002880 <HAL_I2C_MspInit+0xa8>)
 8002842:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002846:	6413      	str	r3, [r2, #64]	@ 0x40
 8002848:	4b0d      	ldr	r3, [pc, #52]	@ (8002880 <HAL_I2C_MspInit+0xa8>)
 800284a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800284c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002850:	60fb      	str	r3, [r7, #12]
 8002852:	68fb      	ldr	r3, [r7, #12]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8002854:	2200      	movs	r2, #0
 8002856:	2100      	movs	r1, #0
 8002858:	201f      	movs	r0, #31
 800285a:	f000 fae2 	bl	8002e22 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 800285e:	201f      	movs	r0, #31
 8002860:	f000 fafb 	bl	8002e5a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 8002864:	2200      	movs	r2, #0
 8002866:	2100      	movs	r1, #0
 8002868:	2020      	movs	r0, #32
 800286a:	f000 fada 	bl	8002e22 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 800286e:	2020      	movs	r0, #32
 8002870:	f000 faf3 	bl	8002e5a <HAL_NVIC_EnableIRQ>

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8002874:	bf00      	nop
 8002876:	3728      	adds	r7, #40	@ 0x28
 8002878:	46bd      	mov	sp, r7
 800287a:	bd80      	pop	{r7, pc}
 800287c:	40005400 	.word	0x40005400
 8002880:	40023800 	.word	0x40023800
 8002884:	40020400 	.word	0x40020400

08002888 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002888:	b580      	push	{r7, lr}
 800288a:	b08a      	sub	sp, #40	@ 0x28
 800288c:	af00      	add	r7, sp, #0
 800288e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002890:	f107 0314 	add.w	r3, r7, #20
 8002894:	2200      	movs	r2, #0
 8002896:	601a      	str	r2, [r3, #0]
 8002898:	605a      	str	r2, [r3, #4]
 800289a:	609a      	str	r2, [r3, #8]
 800289c:	60da      	str	r2, [r3, #12]
 800289e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	4a19      	ldr	r2, [pc, #100]	@ (800290c <HAL_SPI_MspInit+0x84>)
 80028a6:	4293      	cmp	r3, r2
 80028a8:	d12b      	bne.n	8002902 <HAL_SPI_MspInit+0x7a>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80028aa:	2300      	movs	r3, #0
 80028ac:	613b      	str	r3, [r7, #16]
 80028ae:	4b18      	ldr	r3, [pc, #96]	@ (8002910 <HAL_SPI_MspInit+0x88>)
 80028b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80028b2:	4a17      	ldr	r2, [pc, #92]	@ (8002910 <HAL_SPI_MspInit+0x88>)
 80028b4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80028b8:	6453      	str	r3, [r2, #68]	@ 0x44
 80028ba:	4b15      	ldr	r3, [pc, #84]	@ (8002910 <HAL_SPI_MspInit+0x88>)
 80028bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80028be:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80028c2:	613b      	str	r3, [r7, #16]
 80028c4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80028c6:	2300      	movs	r3, #0
 80028c8:	60fb      	str	r3, [r7, #12]
 80028ca:	4b11      	ldr	r3, [pc, #68]	@ (8002910 <HAL_SPI_MspInit+0x88>)
 80028cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028ce:	4a10      	ldr	r2, [pc, #64]	@ (8002910 <HAL_SPI_MspInit+0x88>)
 80028d0:	f043 0301 	orr.w	r3, r3, #1
 80028d4:	6313      	str	r3, [r2, #48]	@ 0x30
 80028d6:	4b0e      	ldr	r3, [pc, #56]	@ (8002910 <HAL_SPI_MspInit+0x88>)
 80028d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028da:	f003 0301 	and.w	r3, r3, #1
 80028de:	60fb      	str	r3, [r7, #12]
 80028e0:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80028e2:	23e0      	movs	r3, #224	@ 0xe0
 80028e4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028e6:	2302      	movs	r3, #2
 80028e8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028ea:	2300      	movs	r3, #0
 80028ec:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80028ee:	2303      	movs	r3, #3
 80028f0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80028f2:	2305      	movs	r3, #5
 80028f4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80028f6:	f107 0314 	add.w	r3, r7, #20
 80028fa:	4619      	mov	r1, r3
 80028fc:	4805      	ldr	r0, [pc, #20]	@ (8002914 <HAL_SPI_MspInit+0x8c>)
 80028fe:	f000 fb03 	bl	8002f08 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8002902:	bf00      	nop
 8002904:	3728      	adds	r7, #40	@ 0x28
 8002906:	46bd      	mov	sp, r7
 8002908:	bd80      	pop	{r7, pc}
 800290a:	bf00      	nop
 800290c:	40013000 	.word	0x40013000
 8002910:	40023800 	.word	0x40023800
 8002914:	40020000 	.word	0x40020000

08002918 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002918:	b580      	push	{r7, lr}
 800291a:	b084      	sub	sp, #16
 800291c:	af00      	add	r7, sp, #0
 800291e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM11)
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	4a0e      	ldr	r2, [pc, #56]	@ (8002960 <HAL_TIM_Base_MspInit+0x48>)
 8002926:	4293      	cmp	r3, r2
 8002928:	d115      	bne.n	8002956 <HAL_TIM_Base_MspInit+0x3e>
  {
    /* USER CODE BEGIN TIM11_MspInit 0 */

    /* USER CODE END TIM11_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM11_CLK_ENABLE();
 800292a:	2300      	movs	r3, #0
 800292c:	60fb      	str	r3, [r7, #12]
 800292e:	4b0d      	ldr	r3, [pc, #52]	@ (8002964 <HAL_TIM_Base_MspInit+0x4c>)
 8002930:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002932:	4a0c      	ldr	r2, [pc, #48]	@ (8002964 <HAL_TIM_Base_MspInit+0x4c>)
 8002934:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002938:	6453      	str	r3, [r2, #68]	@ 0x44
 800293a:	4b0a      	ldr	r3, [pc, #40]	@ (8002964 <HAL_TIM_Base_MspInit+0x4c>)
 800293c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800293e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002942:	60fb      	str	r3, [r7, #12]
 8002944:	68fb      	ldr	r3, [r7, #12]
    /* TIM11 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 8002946:	2200      	movs	r2, #0
 8002948:	2100      	movs	r1, #0
 800294a:	201a      	movs	r0, #26
 800294c:	f000 fa69 	bl	8002e22 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8002950:	201a      	movs	r0, #26
 8002952:	f000 fa82 	bl	8002e5a <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM11_MspInit 1 */

  }

}
 8002956:	bf00      	nop
 8002958:	3710      	adds	r7, #16
 800295a:	46bd      	mov	sp, r7
 800295c:	bd80      	pop	{r7, pc}
 800295e:	bf00      	nop
 8002960:	40014800 	.word	0x40014800
 8002964:	40023800 	.word	0x40023800

08002968 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002968:	b580      	push	{r7, lr}
 800296a:	b08a      	sub	sp, #40	@ 0x28
 800296c:	af00      	add	r7, sp, #0
 800296e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002970:	f107 0314 	add.w	r3, r7, #20
 8002974:	2200      	movs	r2, #0
 8002976:	601a      	str	r2, [r3, #0]
 8002978:	605a      	str	r2, [r3, #4]
 800297a:	609a      	str	r2, [r3, #8]
 800297c:	60da      	str	r2, [r3, #12]
 800297e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	4a19      	ldr	r2, [pc, #100]	@ (80029ec <HAL_UART_MspInit+0x84>)
 8002986:	4293      	cmp	r3, r2
 8002988:	d12b      	bne.n	80029e2 <HAL_UART_MspInit+0x7a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800298a:	2300      	movs	r3, #0
 800298c:	613b      	str	r3, [r7, #16]
 800298e:	4b18      	ldr	r3, [pc, #96]	@ (80029f0 <HAL_UART_MspInit+0x88>)
 8002990:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002992:	4a17      	ldr	r2, [pc, #92]	@ (80029f0 <HAL_UART_MspInit+0x88>)
 8002994:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002998:	6413      	str	r3, [r2, #64]	@ 0x40
 800299a:	4b15      	ldr	r3, [pc, #84]	@ (80029f0 <HAL_UART_MspInit+0x88>)
 800299c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800299e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80029a2:	613b      	str	r3, [r7, #16]
 80029a4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80029a6:	2300      	movs	r3, #0
 80029a8:	60fb      	str	r3, [r7, #12]
 80029aa:	4b11      	ldr	r3, [pc, #68]	@ (80029f0 <HAL_UART_MspInit+0x88>)
 80029ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029ae:	4a10      	ldr	r2, [pc, #64]	@ (80029f0 <HAL_UART_MspInit+0x88>)
 80029b0:	f043 0301 	orr.w	r3, r3, #1
 80029b4:	6313      	str	r3, [r2, #48]	@ 0x30
 80029b6:	4b0e      	ldr	r3, [pc, #56]	@ (80029f0 <HAL_UART_MspInit+0x88>)
 80029b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029ba:	f003 0301 	and.w	r3, r3, #1
 80029be:	60fb      	str	r3, [r7, #12]
 80029c0:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80029c2:	230c      	movs	r3, #12
 80029c4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029c6:	2302      	movs	r3, #2
 80029c8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029ca:	2300      	movs	r3, #0
 80029cc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80029ce:	2303      	movs	r3, #3
 80029d0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80029d2:	2307      	movs	r3, #7
 80029d4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80029d6:	f107 0314 	add.w	r3, r7, #20
 80029da:	4619      	mov	r1, r3
 80029dc:	4805      	ldr	r0, [pc, #20]	@ (80029f4 <HAL_UART_MspInit+0x8c>)
 80029de:	f000 fa93 	bl	8002f08 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 80029e2:	bf00      	nop
 80029e4:	3728      	adds	r7, #40	@ 0x28
 80029e6:	46bd      	mov	sp, r7
 80029e8:	bd80      	pop	{r7, pc}
 80029ea:	bf00      	nop
 80029ec:	40004400 	.word	0x40004400
 80029f0:	40023800 	.word	0x40023800
 80029f4:	40020000 	.word	0x40020000

080029f8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80029f8:	b480      	push	{r7}
 80029fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80029fc:	bf00      	nop
 80029fe:	e7fd      	b.n	80029fc <NMI_Handler+0x4>

08002a00 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002a00:	b480      	push	{r7}
 8002a02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002a04:	bf00      	nop
 8002a06:	e7fd      	b.n	8002a04 <HardFault_Handler+0x4>

08002a08 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002a08:	b480      	push	{r7}
 8002a0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002a0c:	bf00      	nop
 8002a0e:	e7fd      	b.n	8002a0c <MemManage_Handler+0x4>

08002a10 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002a10:	b480      	push	{r7}
 8002a12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002a14:	bf00      	nop
 8002a16:	e7fd      	b.n	8002a14 <BusFault_Handler+0x4>

08002a18 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002a18:	b480      	push	{r7}
 8002a1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002a1c:	bf00      	nop
 8002a1e:	e7fd      	b.n	8002a1c <UsageFault_Handler+0x4>

08002a20 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002a20:	b480      	push	{r7}
 8002a22:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002a24:	bf00      	nop
 8002a26:	46bd      	mov	sp, r7
 8002a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a2c:	4770      	bx	lr

08002a2e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002a2e:	b480      	push	{r7}
 8002a30:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002a32:	bf00      	nop
 8002a34:	46bd      	mov	sp, r7
 8002a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a3a:	4770      	bx	lr

08002a3c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002a3c:	b480      	push	{r7}
 8002a3e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002a40:	bf00      	nop
 8002a42:	46bd      	mov	sp, r7
 8002a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a48:	4770      	bx	lr
	...

08002a4c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002a4c:	b580      	push	{r7, lr}
 8002a4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
	if(Timer1 > 0){
 8002a50:	4b0c      	ldr	r3, [pc, #48]	@ (8002a84 <SysTick_Handler+0x38>)
 8002a52:	881b      	ldrh	r3, [r3, #0]
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d005      	beq.n	8002a64 <SysTick_Handler+0x18>
	Timer1--;
 8002a58:	4b0a      	ldr	r3, [pc, #40]	@ (8002a84 <SysTick_Handler+0x38>)
 8002a5a:	881b      	ldrh	r3, [r3, #0]
 8002a5c:	3b01      	subs	r3, #1
 8002a5e:	b29a      	uxth	r2, r3
 8002a60:	4b08      	ldr	r3, [pc, #32]	@ (8002a84 <SysTick_Handler+0x38>)
 8002a62:	801a      	strh	r2, [r3, #0]
	}
	if(Timer2 > 0){
 8002a64:	4b08      	ldr	r3, [pc, #32]	@ (8002a88 <SysTick_Handler+0x3c>)
 8002a66:	881b      	ldrh	r3, [r3, #0]
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	d005      	beq.n	8002a78 <SysTick_Handler+0x2c>
	Timer2--;
 8002a6c:	4b06      	ldr	r3, [pc, #24]	@ (8002a88 <SysTick_Handler+0x3c>)
 8002a6e:	881b      	ldrh	r3, [r3, #0]
 8002a70:	3b01      	subs	r3, #1
 8002a72:	b29a      	uxth	r2, r3
 8002a74:	4b04      	ldr	r3, [pc, #16]	@ (8002a88 <SysTick_Handler+0x3c>)
 8002a76:	801a      	strh	r2, [r3, #0]
	}
  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002a78:	f000 f8b4 	bl	8002be4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */
  HAL_SYSTICK_IRQHandler();
 8002a7c:	f000 fa07 	bl	8002e8e <HAL_SYSTICK_IRQHandler>
  /* USER CODE END SysTick_IRQn 1 */
}
 8002a80:	bf00      	nop
 8002a82:	bd80      	pop	{r7, pc}
 8002a84:	200000bc 	.word	0x200000bc
 8002a88:	200000be 	.word	0x200000be

08002a8c <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 8002a8c:	b580      	push	{r7, lr}
 8002a8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim11);
 8002a90:	4802      	ldr	r0, [pc, #8]	@ (8002a9c <TIM1_TRG_COM_TIM11_IRQHandler+0x10>)
 8002a92:	f004 fbd4 	bl	800723e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 8002a96:	bf00      	nop
 8002a98:	bd80      	pop	{r7, pc}
 8002a9a:	bf00      	nop
 8002a9c:	20000170 	.word	0x20000170

08002aa0 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8002aa0:	b580      	push	{r7, lr}
 8002aa2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8002aa4:	4802      	ldr	r0, [pc, #8]	@ (8002ab0 <I2C1_EV_IRQHandler+0x10>)
 8002aa6:	f001 f87b 	bl	8003ba0 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8002aaa:	bf00      	nop
 8002aac:	bd80      	pop	{r7, pc}
 8002aae:	bf00      	nop
 8002ab0:	200000c4 	.word	0x200000c4

08002ab4 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8002ab4:	b580      	push	{r7, lr}
 8002ab6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8002ab8:	4802      	ldr	r0, [pc, #8]	@ (8002ac4 <I2C1_ER_IRQHandler+0x10>)
 8002aba:	f001 f9e2 	bl	8003e82 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 8002abe:	bf00      	nop
 8002ac0:	bd80      	pop	{r7, pc}
 8002ac2:	bf00      	nop
 8002ac4:	200000c4 	.word	0x200000c4

08002ac8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002ac8:	b480      	push	{r7}
 8002aca:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002acc:	4b06      	ldr	r3, [pc, #24]	@ (8002ae8 <SystemInit+0x20>)
 8002ace:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002ad2:	4a05      	ldr	r2, [pc, #20]	@ (8002ae8 <SystemInit+0x20>)
 8002ad4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002ad8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002adc:	bf00      	nop
 8002ade:	46bd      	mov	sp, r7
 8002ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ae4:	4770      	bx	lr
 8002ae6:	bf00      	nop
 8002ae8:	e000ed00 	.word	0xe000ed00

08002aec <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002aec:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002b24 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8002af0:	f7ff ffea 	bl	8002ac8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002af4:	480c      	ldr	r0, [pc, #48]	@ (8002b28 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002af6:	490d      	ldr	r1, [pc, #52]	@ (8002b2c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002af8:	4a0d      	ldr	r2, [pc, #52]	@ (8002b30 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002afa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002afc:	e002      	b.n	8002b04 <LoopCopyDataInit>

08002afe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002afe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002b00:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002b02:	3304      	adds	r3, #4

08002b04 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002b04:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002b06:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002b08:	d3f9      	bcc.n	8002afe <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002b0a:	4a0a      	ldr	r2, [pc, #40]	@ (8002b34 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002b0c:	4c0a      	ldr	r4, [pc, #40]	@ (8002b38 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002b0e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002b10:	e001      	b.n	8002b16 <LoopFillZerobss>

08002b12 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002b12:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002b14:	3204      	adds	r2, #4

08002b16 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002b16:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002b18:	d3fb      	bcc.n	8002b12 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8002b1a:	f005 f903 	bl	8007d24 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002b1e:	f7ff fa6f 	bl	8002000 <main>
  bx  lr    
 8002b22:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002b24:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002b28:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002b2c:	2000009c 	.word	0x2000009c
  ldr r2, =_sidata
 8002b30:	0802e21c 	.word	0x0802e21c
  ldr r2, =_sbss
 8002b34:	2000009c 	.word	0x2000009c
  ldr r4, =_ebss
 8002b38:	20008268 	.word	0x20008268

08002b3c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002b3c:	e7fe      	b.n	8002b3c <ADC_IRQHandler>
	...

08002b40 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002b40:	b580      	push	{r7, lr}
 8002b42:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002b44:	4b0e      	ldr	r3, [pc, #56]	@ (8002b80 <HAL_Init+0x40>)
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	4a0d      	ldr	r2, [pc, #52]	@ (8002b80 <HAL_Init+0x40>)
 8002b4a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002b4e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002b50:	4b0b      	ldr	r3, [pc, #44]	@ (8002b80 <HAL_Init+0x40>)
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	4a0a      	ldr	r2, [pc, #40]	@ (8002b80 <HAL_Init+0x40>)
 8002b56:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002b5a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002b5c:	4b08      	ldr	r3, [pc, #32]	@ (8002b80 <HAL_Init+0x40>)
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	4a07      	ldr	r2, [pc, #28]	@ (8002b80 <HAL_Init+0x40>)
 8002b62:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002b66:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002b68:	2003      	movs	r0, #3
 8002b6a:	f000 f94f 	bl	8002e0c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002b6e:	200f      	movs	r0, #15
 8002b70:	f000 f808 	bl	8002b84 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002b74:	f7ff fe08 	bl	8002788 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002b78:	2300      	movs	r3, #0
}
 8002b7a:	4618      	mov	r0, r3
 8002b7c:	bd80      	pop	{r7, pc}
 8002b7e:	bf00      	nop
 8002b80:	40023c00 	.word	0x40023c00

08002b84 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002b84:	b580      	push	{r7, lr}
 8002b86:	b082      	sub	sp, #8
 8002b88:	af00      	add	r7, sp, #0
 8002b8a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002b8c:	4b12      	ldr	r3, [pc, #72]	@ (8002bd8 <HAL_InitTick+0x54>)
 8002b8e:	681a      	ldr	r2, [r3, #0]
 8002b90:	4b12      	ldr	r3, [pc, #72]	@ (8002bdc <HAL_InitTick+0x58>)
 8002b92:	781b      	ldrb	r3, [r3, #0]
 8002b94:	4619      	mov	r1, r3
 8002b96:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002b9a:	fbb3 f3f1 	udiv	r3, r3, r1
 8002b9e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ba2:	4618      	mov	r0, r3
 8002ba4:	f000 f967 	bl	8002e76 <HAL_SYSTICK_Config>
 8002ba8:	4603      	mov	r3, r0
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d001      	beq.n	8002bb2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002bae:	2301      	movs	r3, #1
 8002bb0:	e00e      	b.n	8002bd0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	2b0f      	cmp	r3, #15
 8002bb6:	d80a      	bhi.n	8002bce <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002bb8:	2200      	movs	r2, #0
 8002bba:	6879      	ldr	r1, [r7, #4]
 8002bbc:	f04f 30ff 	mov.w	r0, #4294967295
 8002bc0:	f000 f92f 	bl	8002e22 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002bc4:	4a06      	ldr	r2, [pc, #24]	@ (8002be0 <HAL_InitTick+0x5c>)
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002bca:	2300      	movs	r3, #0
 8002bcc:	e000      	b.n	8002bd0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002bce:	2301      	movs	r3, #1
}
 8002bd0:	4618      	mov	r0, r3
 8002bd2:	3708      	adds	r7, #8
 8002bd4:	46bd      	mov	sp, r7
 8002bd6:	bd80      	pop	{r7, pc}
 8002bd8:	2000002c 	.word	0x2000002c
 8002bdc:	20000034 	.word	0x20000034
 8002be0:	20000030 	.word	0x20000030

08002be4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002be4:	b480      	push	{r7}
 8002be6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002be8:	4b06      	ldr	r3, [pc, #24]	@ (8002c04 <HAL_IncTick+0x20>)
 8002bea:	781b      	ldrb	r3, [r3, #0]
 8002bec:	461a      	mov	r2, r3
 8002bee:	4b06      	ldr	r3, [pc, #24]	@ (8002c08 <HAL_IncTick+0x24>)
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	4413      	add	r3, r2
 8002bf4:	4a04      	ldr	r2, [pc, #16]	@ (8002c08 <HAL_IncTick+0x24>)
 8002bf6:	6013      	str	r3, [r2, #0]
}
 8002bf8:	bf00      	nop
 8002bfa:	46bd      	mov	sp, r7
 8002bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c00:	4770      	bx	lr
 8002c02:	bf00      	nop
 8002c04:	20000034 	.word	0x20000034
 8002c08:	20008118 	.word	0x20008118

08002c0c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002c0c:	b480      	push	{r7}
 8002c0e:	af00      	add	r7, sp, #0
  return uwTick;
 8002c10:	4b03      	ldr	r3, [pc, #12]	@ (8002c20 <HAL_GetTick+0x14>)
 8002c12:	681b      	ldr	r3, [r3, #0]
}
 8002c14:	4618      	mov	r0, r3
 8002c16:	46bd      	mov	sp, r7
 8002c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c1c:	4770      	bx	lr
 8002c1e:	bf00      	nop
 8002c20:	20008118 	.word	0x20008118

08002c24 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002c24:	b580      	push	{r7, lr}
 8002c26:	b084      	sub	sp, #16
 8002c28:	af00      	add	r7, sp, #0
 8002c2a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002c2c:	f7ff ffee 	bl	8002c0c <HAL_GetTick>
 8002c30:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002c36:	68fb      	ldr	r3, [r7, #12]
 8002c38:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c3c:	d005      	beq.n	8002c4a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002c3e:	4b0a      	ldr	r3, [pc, #40]	@ (8002c68 <HAL_Delay+0x44>)
 8002c40:	781b      	ldrb	r3, [r3, #0]
 8002c42:	461a      	mov	r2, r3
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	4413      	add	r3, r2
 8002c48:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002c4a:	bf00      	nop
 8002c4c:	f7ff ffde 	bl	8002c0c <HAL_GetTick>
 8002c50:	4602      	mov	r2, r0
 8002c52:	68bb      	ldr	r3, [r7, #8]
 8002c54:	1ad3      	subs	r3, r2, r3
 8002c56:	68fa      	ldr	r2, [r7, #12]
 8002c58:	429a      	cmp	r2, r3
 8002c5a:	d8f7      	bhi.n	8002c4c <HAL_Delay+0x28>
  {
  }
}
 8002c5c:	bf00      	nop
 8002c5e:	bf00      	nop
 8002c60:	3710      	adds	r7, #16
 8002c62:	46bd      	mov	sp, r7
 8002c64:	bd80      	pop	{r7, pc}
 8002c66:	bf00      	nop
 8002c68:	20000034 	.word	0x20000034

08002c6c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002c6c:	b480      	push	{r7}
 8002c6e:	b085      	sub	sp, #20
 8002c70:	af00      	add	r7, sp, #0
 8002c72:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	f003 0307 	and.w	r3, r3, #7
 8002c7a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002c7c:	4b0c      	ldr	r3, [pc, #48]	@ (8002cb0 <__NVIC_SetPriorityGrouping+0x44>)
 8002c7e:	68db      	ldr	r3, [r3, #12]
 8002c80:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002c82:	68ba      	ldr	r2, [r7, #8]
 8002c84:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002c88:	4013      	ands	r3, r2
 8002c8a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002c90:	68bb      	ldr	r3, [r7, #8]
 8002c92:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002c94:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002c98:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002c9c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002c9e:	4a04      	ldr	r2, [pc, #16]	@ (8002cb0 <__NVIC_SetPriorityGrouping+0x44>)
 8002ca0:	68bb      	ldr	r3, [r7, #8]
 8002ca2:	60d3      	str	r3, [r2, #12]
}
 8002ca4:	bf00      	nop
 8002ca6:	3714      	adds	r7, #20
 8002ca8:	46bd      	mov	sp, r7
 8002caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cae:	4770      	bx	lr
 8002cb0:	e000ed00 	.word	0xe000ed00

08002cb4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002cb4:	b480      	push	{r7}
 8002cb6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002cb8:	4b04      	ldr	r3, [pc, #16]	@ (8002ccc <__NVIC_GetPriorityGrouping+0x18>)
 8002cba:	68db      	ldr	r3, [r3, #12]
 8002cbc:	0a1b      	lsrs	r3, r3, #8
 8002cbe:	f003 0307 	and.w	r3, r3, #7
}
 8002cc2:	4618      	mov	r0, r3
 8002cc4:	46bd      	mov	sp, r7
 8002cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cca:	4770      	bx	lr
 8002ccc:	e000ed00 	.word	0xe000ed00

08002cd0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002cd0:	b480      	push	{r7}
 8002cd2:	b083      	sub	sp, #12
 8002cd4:	af00      	add	r7, sp, #0
 8002cd6:	4603      	mov	r3, r0
 8002cd8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002cda:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	db0b      	blt.n	8002cfa <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002ce2:	79fb      	ldrb	r3, [r7, #7]
 8002ce4:	f003 021f 	and.w	r2, r3, #31
 8002ce8:	4907      	ldr	r1, [pc, #28]	@ (8002d08 <__NVIC_EnableIRQ+0x38>)
 8002cea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002cee:	095b      	lsrs	r3, r3, #5
 8002cf0:	2001      	movs	r0, #1
 8002cf2:	fa00 f202 	lsl.w	r2, r0, r2
 8002cf6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002cfa:	bf00      	nop
 8002cfc:	370c      	adds	r7, #12
 8002cfe:	46bd      	mov	sp, r7
 8002d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d04:	4770      	bx	lr
 8002d06:	bf00      	nop
 8002d08:	e000e100 	.word	0xe000e100

08002d0c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002d0c:	b480      	push	{r7}
 8002d0e:	b083      	sub	sp, #12
 8002d10:	af00      	add	r7, sp, #0
 8002d12:	4603      	mov	r3, r0
 8002d14:	6039      	str	r1, [r7, #0]
 8002d16:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002d18:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	db0a      	blt.n	8002d36 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002d20:	683b      	ldr	r3, [r7, #0]
 8002d22:	b2da      	uxtb	r2, r3
 8002d24:	490c      	ldr	r1, [pc, #48]	@ (8002d58 <__NVIC_SetPriority+0x4c>)
 8002d26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d2a:	0112      	lsls	r2, r2, #4
 8002d2c:	b2d2      	uxtb	r2, r2
 8002d2e:	440b      	add	r3, r1
 8002d30:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002d34:	e00a      	b.n	8002d4c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002d36:	683b      	ldr	r3, [r7, #0]
 8002d38:	b2da      	uxtb	r2, r3
 8002d3a:	4908      	ldr	r1, [pc, #32]	@ (8002d5c <__NVIC_SetPriority+0x50>)
 8002d3c:	79fb      	ldrb	r3, [r7, #7]
 8002d3e:	f003 030f 	and.w	r3, r3, #15
 8002d42:	3b04      	subs	r3, #4
 8002d44:	0112      	lsls	r2, r2, #4
 8002d46:	b2d2      	uxtb	r2, r2
 8002d48:	440b      	add	r3, r1
 8002d4a:	761a      	strb	r2, [r3, #24]
}
 8002d4c:	bf00      	nop
 8002d4e:	370c      	adds	r7, #12
 8002d50:	46bd      	mov	sp, r7
 8002d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d56:	4770      	bx	lr
 8002d58:	e000e100 	.word	0xe000e100
 8002d5c:	e000ed00 	.word	0xe000ed00

08002d60 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002d60:	b480      	push	{r7}
 8002d62:	b089      	sub	sp, #36	@ 0x24
 8002d64:	af00      	add	r7, sp, #0
 8002d66:	60f8      	str	r0, [r7, #12]
 8002d68:	60b9      	str	r1, [r7, #8]
 8002d6a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	f003 0307 	and.w	r3, r3, #7
 8002d72:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002d74:	69fb      	ldr	r3, [r7, #28]
 8002d76:	f1c3 0307 	rsb	r3, r3, #7
 8002d7a:	2b04      	cmp	r3, #4
 8002d7c:	bf28      	it	cs
 8002d7e:	2304      	movcs	r3, #4
 8002d80:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002d82:	69fb      	ldr	r3, [r7, #28]
 8002d84:	3304      	adds	r3, #4
 8002d86:	2b06      	cmp	r3, #6
 8002d88:	d902      	bls.n	8002d90 <NVIC_EncodePriority+0x30>
 8002d8a:	69fb      	ldr	r3, [r7, #28]
 8002d8c:	3b03      	subs	r3, #3
 8002d8e:	e000      	b.n	8002d92 <NVIC_EncodePriority+0x32>
 8002d90:	2300      	movs	r3, #0
 8002d92:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002d94:	f04f 32ff 	mov.w	r2, #4294967295
 8002d98:	69bb      	ldr	r3, [r7, #24]
 8002d9a:	fa02 f303 	lsl.w	r3, r2, r3
 8002d9e:	43da      	mvns	r2, r3
 8002da0:	68bb      	ldr	r3, [r7, #8]
 8002da2:	401a      	ands	r2, r3
 8002da4:	697b      	ldr	r3, [r7, #20]
 8002da6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002da8:	f04f 31ff 	mov.w	r1, #4294967295
 8002dac:	697b      	ldr	r3, [r7, #20]
 8002dae:	fa01 f303 	lsl.w	r3, r1, r3
 8002db2:	43d9      	mvns	r1, r3
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002db8:	4313      	orrs	r3, r2
         );
}
 8002dba:	4618      	mov	r0, r3
 8002dbc:	3724      	adds	r7, #36	@ 0x24
 8002dbe:	46bd      	mov	sp, r7
 8002dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dc4:	4770      	bx	lr
	...

08002dc8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002dc8:	b580      	push	{r7, lr}
 8002dca:	b082      	sub	sp, #8
 8002dcc:	af00      	add	r7, sp, #0
 8002dce:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	3b01      	subs	r3, #1
 8002dd4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002dd8:	d301      	bcc.n	8002dde <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002dda:	2301      	movs	r3, #1
 8002ddc:	e00f      	b.n	8002dfe <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002dde:	4a0a      	ldr	r2, [pc, #40]	@ (8002e08 <SysTick_Config+0x40>)
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	3b01      	subs	r3, #1
 8002de4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002de6:	210f      	movs	r1, #15
 8002de8:	f04f 30ff 	mov.w	r0, #4294967295
 8002dec:	f7ff ff8e 	bl	8002d0c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002df0:	4b05      	ldr	r3, [pc, #20]	@ (8002e08 <SysTick_Config+0x40>)
 8002df2:	2200      	movs	r2, #0
 8002df4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002df6:	4b04      	ldr	r3, [pc, #16]	@ (8002e08 <SysTick_Config+0x40>)
 8002df8:	2207      	movs	r2, #7
 8002dfa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002dfc:	2300      	movs	r3, #0
}
 8002dfe:	4618      	mov	r0, r3
 8002e00:	3708      	adds	r7, #8
 8002e02:	46bd      	mov	sp, r7
 8002e04:	bd80      	pop	{r7, pc}
 8002e06:	bf00      	nop
 8002e08:	e000e010 	.word	0xe000e010

08002e0c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002e0c:	b580      	push	{r7, lr}
 8002e0e:	b082      	sub	sp, #8
 8002e10:	af00      	add	r7, sp, #0
 8002e12:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002e14:	6878      	ldr	r0, [r7, #4]
 8002e16:	f7ff ff29 	bl	8002c6c <__NVIC_SetPriorityGrouping>
}
 8002e1a:	bf00      	nop
 8002e1c:	3708      	adds	r7, #8
 8002e1e:	46bd      	mov	sp, r7
 8002e20:	bd80      	pop	{r7, pc}

08002e22 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002e22:	b580      	push	{r7, lr}
 8002e24:	b086      	sub	sp, #24
 8002e26:	af00      	add	r7, sp, #0
 8002e28:	4603      	mov	r3, r0
 8002e2a:	60b9      	str	r1, [r7, #8]
 8002e2c:	607a      	str	r2, [r7, #4]
 8002e2e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002e30:	2300      	movs	r3, #0
 8002e32:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002e34:	f7ff ff3e 	bl	8002cb4 <__NVIC_GetPriorityGrouping>
 8002e38:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002e3a:	687a      	ldr	r2, [r7, #4]
 8002e3c:	68b9      	ldr	r1, [r7, #8]
 8002e3e:	6978      	ldr	r0, [r7, #20]
 8002e40:	f7ff ff8e 	bl	8002d60 <NVIC_EncodePriority>
 8002e44:	4602      	mov	r2, r0
 8002e46:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002e4a:	4611      	mov	r1, r2
 8002e4c:	4618      	mov	r0, r3
 8002e4e:	f7ff ff5d 	bl	8002d0c <__NVIC_SetPriority>
}
 8002e52:	bf00      	nop
 8002e54:	3718      	adds	r7, #24
 8002e56:	46bd      	mov	sp, r7
 8002e58:	bd80      	pop	{r7, pc}

08002e5a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002e5a:	b580      	push	{r7, lr}
 8002e5c:	b082      	sub	sp, #8
 8002e5e:	af00      	add	r7, sp, #0
 8002e60:	4603      	mov	r3, r0
 8002e62:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002e64:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e68:	4618      	mov	r0, r3
 8002e6a:	f7ff ff31 	bl	8002cd0 <__NVIC_EnableIRQ>
}
 8002e6e:	bf00      	nop
 8002e70:	3708      	adds	r7, #8
 8002e72:	46bd      	mov	sp, r7
 8002e74:	bd80      	pop	{r7, pc}

08002e76 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002e76:	b580      	push	{r7, lr}
 8002e78:	b082      	sub	sp, #8
 8002e7a:	af00      	add	r7, sp, #0
 8002e7c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002e7e:	6878      	ldr	r0, [r7, #4]
 8002e80:	f7ff ffa2 	bl	8002dc8 <SysTick_Config>
 8002e84:	4603      	mov	r3, r0
}
 8002e86:	4618      	mov	r0, r3
 8002e88:	3708      	adds	r7, #8
 8002e8a:	46bd      	mov	sp, r7
 8002e8c:	bd80      	pop	{r7, pc}

08002e8e <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 8002e8e:	b580      	push	{r7, lr}
 8002e90:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 8002e92:	f000 f802 	bl	8002e9a <HAL_SYSTICK_Callback>
}
 8002e96:	bf00      	nop
 8002e98:	bd80      	pop	{r7, pc}

08002e9a <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8002e9a:	b480      	push	{r7}
 8002e9c:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 8002e9e:	bf00      	nop
 8002ea0:	46bd      	mov	sp, r7
 8002ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ea6:	4770      	bx	lr

08002ea8 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002ea8:	b480      	push	{r7}
 8002eaa:	b083      	sub	sp, #12
 8002eac:	af00      	add	r7, sp, #0
 8002eae:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002eb6:	b2db      	uxtb	r3, r3
 8002eb8:	2b02      	cmp	r3, #2
 8002eba:	d004      	beq.n	8002ec6 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	2280      	movs	r2, #128	@ 0x80
 8002ec0:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8002ec2:	2301      	movs	r3, #1
 8002ec4:	e00c      	b.n	8002ee0 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	2205      	movs	r2, #5
 8002eca:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	681a      	ldr	r2, [r3, #0]
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	f022 0201 	bic.w	r2, r2, #1
 8002edc:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002ede:	2300      	movs	r3, #0
}
 8002ee0:	4618      	mov	r0, r3
 8002ee2:	370c      	adds	r7, #12
 8002ee4:	46bd      	mov	sp, r7
 8002ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eea:	4770      	bx	lr

08002eec <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8002eec:	b480      	push	{r7}
 8002eee:	b083      	sub	sp, #12
 8002ef0:	af00      	add	r7, sp, #0
 8002ef2:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002efa:	b2db      	uxtb	r3, r3
}
 8002efc:	4618      	mov	r0, r3
 8002efe:	370c      	adds	r7, #12
 8002f00:	46bd      	mov	sp, r7
 8002f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f06:	4770      	bx	lr

08002f08 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002f08:	b480      	push	{r7}
 8002f0a:	b089      	sub	sp, #36	@ 0x24
 8002f0c:	af00      	add	r7, sp, #0
 8002f0e:	6078      	str	r0, [r7, #4]
 8002f10:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002f12:	2300      	movs	r3, #0
 8002f14:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002f16:	2300      	movs	r3, #0
 8002f18:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002f1a:	2300      	movs	r3, #0
 8002f1c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002f1e:	2300      	movs	r3, #0
 8002f20:	61fb      	str	r3, [r7, #28]
 8002f22:	e165      	b.n	80031f0 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002f24:	2201      	movs	r2, #1
 8002f26:	69fb      	ldr	r3, [r7, #28]
 8002f28:	fa02 f303 	lsl.w	r3, r2, r3
 8002f2c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002f2e:	683b      	ldr	r3, [r7, #0]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	697a      	ldr	r2, [r7, #20]
 8002f34:	4013      	ands	r3, r2
 8002f36:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002f38:	693a      	ldr	r2, [r7, #16]
 8002f3a:	697b      	ldr	r3, [r7, #20]
 8002f3c:	429a      	cmp	r2, r3
 8002f3e:	f040 8154 	bne.w	80031ea <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002f42:	683b      	ldr	r3, [r7, #0]
 8002f44:	685b      	ldr	r3, [r3, #4]
 8002f46:	f003 0303 	and.w	r3, r3, #3
 8002f4a:	2b01      	cmp	r3, #1
 8002f4c:	d005      	beq.n	8002f5a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002f4e:	683b      	ldr	r3, [r7, #0]
 8002f50:	685b      	ldr	r3, [r3, #4]
 8002f52:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002f56:	2b02      	cmp	r3, #2
 8002f58:	d130      	bne.n	8002fbc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	689b      	ldr	r3, [r3, #8]
 8002f5e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002f60:	69fb      	ldr	r3, [r7, #28]
 8002f62:	005b      	lsls	r3, r3, #1
 8002f64:	2203      	movs	r2, #3
 8002f66:	fa02 f303 	lsl.w	r3, r2, r3
 8002f6a:	43db      	mvns	r3, r3
 8002f6c:	69ba      	ldr	r2, [r7, #24]
 8002f6e:	4013      	ands	r3, r2
 8002f70:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002f72:	683b      	ldr	r3, [r7, #0]
 8002f74:	68da      	ldr	r2, [r3, #12]
 8002f76:	69fb      	ldr	r3, [r7, #28]
 8002f78:	005b      	lsls	r3, r3, #1
 8002f7a:	fa02 f303 	lsl.w	r3, r2, r3
 8002f7e:	69ba      	ldr	r2, [r7, #24]
 8002f80:	4313      	orrs	r3, r2
 8002f82:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	69ba      	ldr	r2, [r7, #24]
 8002f88:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	685b      	ldr	r3, [r3, #4]
 8002f8e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002f90:	2201      	movs	r2, #1
 8002f92:	69fb      	ldr	r3, [r7, #28]
 8002f94:	fa02 f303 	lsl.w	r3, r2, r3
 8002f98:	43db      	mvns	r3, r3
 8002f9a:	69ba      	ldr	r2, [r7, #24]
 8002f9c:	4013      	ands	r3, r2
 8002f9e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002fa0:	683b      	ldr	r3, [r7, #0]
 8002fa2:	685b      	ldr	r3, [r3, #4]
 8002fa4:	091b      	lsrs	r3, r3, #4
 8002fa6:	f003 0201 	and.w	r2, r3, #1
 8002faa:	69fb      	ldr	r3, [r7, #28]
 8002fac:	fa02 f303 	lsl.w	r3, r2, r3
 8002fb0:	69ba      	ldr	r2, [r7, #24]
 8002fb2:	4313      	orrs	r3, r2
 8002fb4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	69ba      	ldr	r2, [r7, #24]
 8002fba:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002fbc:	683b      	ldr	r3, [r7, #0]
 8002fbe:	685b      	ldr	r3, [r3, #4]
 8002fc0:	f003 0303 	and.w	r3, r3, #3
 8002fc4:	2b03      	cmp	r3, #3
 8002fc6:	d017      	beq.n	8002ff8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	68db      	ldr	r3, [r3, #12]
 8002fcc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002fce:	69fb      	ldr	r3, [r7, #28]
 8002fd0:	005b      	lsls	r3, r3, #1
 8002fd2:	2203      	movs	r2, #3
 8002fd4:	fa02 f303 	lsl.w	r3, r2, r3
 8002fd8:	43db      	mvns	r3, r3
 8002fda:	69ba      	ldr	r2, [r7, #24]
 8002fdc:	4013      	ands	r3, r2
 8002fde:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002fe0:	683b      	ldr	r3, [r7, #0]
 8002fe2:	689a      	ldr	r2, [r3, #8]
 8002fe4:	69fb      	ldr	r3, [r7, #28]
 8002fe6:	005b      	lsls	r3, r3, #1
 8002fe8:	fa02 f303 	lsl.w	r3, r2, r3
 8002fec:	69ba      	ldr	r2, [r7, #24]
 8002fee:	4313      	orrs	r3, r2
 8002ff0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	69ba      	ldr	r2, [r7, #24]
 8002ff6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002ff8:	683b      	ldr	r3, [r7, #0]
 8002ffa:	685b      	ldr	r3, [r3, #4]
 8002ffc:	f003 0303 	and.w	r3, r3, #3
 8003000:	2b02      	cmp	r3, #2
 8003002:	d123      	bne.n	800304c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003004:	69fb      	ldr	r3, [r7, #28]
 8003006:	08da      	lsrs	r2, r3, #3
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	3208      	adds	r2, #8
 800300c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003010:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003012:	69fb      	ldr	r3, [r7, #28]
 8003014:	f003 0307 	and.w	r3, r3, #7
 8003018:	009b      	lsls	r3, r3, #2
 800301a:	220f      	movs	r2, #15
 800301c:	fa02 f303 	lsl.w	r3, r2, r3
 8003020:	43db      	mvns	r3, r3
 8003022:	69ba      	ldr	r2, [r7, #24]
 8003024:	4013      	ands	r3, r2
 8003026:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003028:	683b      	ldr	r3, [r7, #0]
 800302a:	691a      	ldr	r2, [r3, #16]
 800302c:	69fb      	ldr	r3, [r7, #28]
 800302e:	f003 0307 	and.w	r3, r3, #7
 8003032:	009b      	lsls	r3, r3, #2
 8003034:	fa02 f303 	lsl.w	r3, r2, r3
 8003038:	69ba      	ldr	r2, [r7, #24]
 800303a:	4313      	orrs	r3, r2
 800303c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800303e:	69fb      	ldr	r3, [r7, #28]
 8003040:	08da      	lsrs	r2, r3, #3
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	3208      	adds	r2, #8
 8003046:	69b9      	ldr	r1, [r7, #24]
 8003048:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003052:	69fb      	ldr	r3, [r7, #28]
 8003054:	005b      	lsls	r3, r3, #1
 8003056:	2203      	movs	r2, #3
 8003058:	fa02 f303 	lsl.w	r3, r2, r3
 800305c:	43db      	mvns	r3, r3
 800305e:	69ba      	ldr	r2, [r7, #24]
 8003060:	4013      	ands	r3, r2
 8003062:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003064:	683b      	ldr	r3, [r7, #0]
 8003066:	685b      	ldr	r3, [r3, #4]
 8003068:	f003 0203 	and.w	r2, r3, #3
 800306c:	69fb      	ldr	r3, [r7, #28]
 800306e:	005b      	lsls	r3, r3, #1
 8003070:	fa02 f303 	lsl.w	r3, r2, r3
 8003074:	69ba      	ldr	r2, [r7, #24]
 8003076:	4313      	orrs	r3, r2
 8003078:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	69ba      	ldr	r2, [r7, #24]
 800307e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003080:	683b      	ldr	r3, [r7, #0]
 8003082:	685b      	ldr	r3, [r3, #4]
 8003084:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003088:	2b00      	cmp	r3, #0
 800308a:	f000 80ae 	beq.w	80031ea <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800308e:	2300      	movs	r3, #0
 8003090:	60fb      	str	r3, [r7, #12]
 8003092:	4b5d      	ldr	r3, [pc, #372]	@ (8003208 <HAL_GPIO_Init+0x300>)
 8003094:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003096:	4a5c      	ldr	r2, [pc, #368]	@ (8003208 <HAL_GPIO_Init+0x300>)
 8003098:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800309c:	6453      	str	r3, [r2, #68]	@ 0x44
 800309e:	4b5a      	ldr	r3, [pc, #360]	@ (8003208 <HAL_GPIO_Init+0x300>)
 80030a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80030a2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80030a6:	60fb      	str	r3, [r7, #12]
 80030a8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80030aa:	4a58      	ldr	r2, [pc, #352]	@ (800320c <HAL_GPIO_Init+0x304>)
 80030ac:	69fb      	ldr	r3, [r7, #28]
 80030ae:	089b      	lsrs	r3, r3, #2
 80030b0:	3302      	adds	r3, #2
 80030b2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80030b6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80030b8:	69fb      	ldr	r3, [r7, #28]
 80030ba:	f003 0303 	and.w	r3, r3, #3
 80030be:	009b      	lsls	r3, r3, #2
 80030c0:	220f      	movs	r2, #15
 80030c2:	fa02 f303 	lsl.w	r3, r2, r3
 80030c6:	43db      	mvns	r3, r3
 80030c8:	69ba      	ldr	r2, [r7, #24]
 80030ca:	4013      	ands	r3, r2
 80030cc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	4a4f      	ldr	r2, [pc, #316]	@ (8003210 <HAL_GPIO_Init+0x308>)
 80030d2:	4293      	cmp	r3, r2
 80030d4:	d025      	beq.n	8003122 <HAL_GPIO_Init+0x21a>
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	4a4e      	ldr	r2, [pc, #312]	@ (8003214 <HAL_GPIO_Init+0x30c>)
 80030da:	4293      	cmp	r3, r2
 80030dc:	d01f      	beq.n	800311e <HAL_GPIO_Init+0x216>
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	4a4d      	ldr	r2, [pc, #308]	@ (8003218 <HAL_GPIO_Init+0x310>)
 80030e2:	4293      	cmp	r3, r2
 80030e4:	d019      	beq.n	800311a <HAL_GPIO_Init+0x212>
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	4a4c      	ldr	r2, [pc, #304]	@ (800321c <HAL_GPIO_Init+0x314>)
 80030ea:	4293      	cmp	r3, r2
 80030ec:	d013      	beq.n	8003116 <HAL_GPIO_Init+0x20e>
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	4a4b      	ldr	r2, [pc, #300]	@ (8003220 <HAL_GPIO_Init+0x318>)
 80030f2:	4293      	cmp	r3, r2
 80030f4:	d00d      	beq.n	8003112 <HAL_GPIO_Init+0x20a>
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	4a4a      	ldr	r2, [pc, #296]	@ (8003224 <HAL_GPIO_Init+0x31c>)
 80030fa:	4293      	cmp	r3, r2
 80030fc:	d007      	beq.n	800310e <HAL_GPIO_Init+0x206>
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	4a49      	ldr	r2, [pc, #292]	@ (8003228 <HAL_GPIO_Init+0x320>)
 8003102:	4293      	cmp	r3, r2
 8003104:	d101      	bne.n	800310a <HAL_GPIO_Init+0x202>
 8003106:	2306      	movs	r3, #6
 8003108:	e00c      	b.n	8003124 <HAL_GPIO_Init+0x21c>
 800310a:	2307      	movs	r3, #7
 800310c:	e00a      	b.n	8003124 <HAL_GPIO_Init+0x21c>
 800310e:	2305      	movs	r3, #5
 8003110:	e008      	b.n	8003124 <HAL_GPIO_Init+0x21c>
 8003112:	2304      	movs	r3, #4
 8003114:	e006      	b.n	8003124 <HAL_GPIO_Init+0x21c>
 8003116:	2303      	movs	r3, #3
 8003118:	e004      	b.n	8003124 <HAL_GPIO_Init+0x21c>
 800311a:	2302      	movs	r3, #2
 800311c:	e002      	b.n	8003124 <HAL_GPIO_Init+0x21c>
 800311e:	2301      	movs	r3, #1
 8003120:	e000      	b.n	8003124 <HAL_GPIO_Init+0x21c>
 8003122:	2300      	movs	r3, #0
 8003124:	69fa      	ldr	r2, [r7, #28]
 8003126:	f002 0203 	and.w	r2, r2, #3
 800312a:	0092      	lsls	r2, r2, #2
 800312c:	4093      	lsls	r3, r2
 800312e:	69ba      	ldr	r2, [r7, #24]
 8003130:	4313      	orrs	r3, r2
 8003132:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003134:	4935      	ldr	r1, [pc, #212]	@ (800320c <HAL_GPIO_Init+0x304>)
 8003136:	69fb      	ldr	r3, [r7, #28]
 8003138:	089b      	lsrs	r3, r3, #2
 800313a:	3302      	adds	r3, #2
 800313c:	69ba      	ldr	r2, [r7, #24]
 800313e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003142:	4b3a      	ldr	r3, [pc, #232]	@ (800322c <HAL_GPIO_Init+0x324>)
 8003144:	689b      	ldr	r3, [r3, #8]
 8003146:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003148:	693b      	ldr	r3, [r7, #16]
 800314a:	43db      	mvns	r3, r3
 800314c:	69ba      	ldr	r2, [r7, #24]
 800314e:	4013      	ands	r3, r2
 8003150:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003152:	683b      	ldr	r3, [r7, #0]
 8003154:	685b      	ldr	r3, [r3, #4]
 8003156:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800315a:	2b00      	cmp	r3, #0
 800315c:	d003      	beq.n	8003166 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 800315e:	69ba      	ldr	r2, [r7, #24]
 8003160:	693b      	ldr	r3, [r7, #16]
 8003162:	4313      	orrs	r3, r2
 8003164:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003166:	4a31      	ldr	r2, [pc, #196]	@ (800322c <HAL_GPIO_Init+0x324>)
 8003168:	69bb      	ldr	r3, [r7, #24]
 800316a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800316c:	4b2f      	ldr	r3, [pc, #188]	@ (800322c <HAL_GPIO_Init+0x324>)
 800316e:	68db      	ldr	r3, [r3, #12]
 8003170:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003172:	693b      	ldr	r3, [r7, #16]
 8003174:	43db      	mvns	r3, r3
 8003176:	69ba      	ldr	r2, [r7, #24]
 8003178:	4013      	ands	r3, r2
 800317a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800317c:	683b      	ldr	r3, [r7, #0]
 800317e:	685b      	ldr	r3, [r3, #4]
 8003180:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003184:	2b00      	cmp	r3, #0
 8003186:	d003      	beq.n	8003190 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8003188:	69ba      	ldr	r2, [r7, #24]
 800318a:	693b      	ldr	r3, [r7, #16]
 800318c:	4313      	orrs	r3, r2
 800318e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003190:	4a26      	ldr	r2, [pc, #152]	@ (800322c <HAL_GPIO_Init+0x324>)
 8003192:	69bb      	ldr	r3, [r7, #24]
 8003194:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003196:	4b25      	ldr	r3, [pc, #148]	@ (800322c <HAL_GPIO_Init+0x324>)
 8003198:	685b      	ldr	r3, [r3, #4]
 800319a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800319c:	693b      	ldr	r3, [r7, #16]
 800319e:	43db      	mvns	r3, r3
 80031a0:	69ba      	ldr	r2, [r7, #24]
 80031a2:	4013      	ands	r3, r2
 80031a4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80031a6:	683b      	ldr	r3, [r7, #0]
 80031a8:	685b      	ldr	r3, [r3, #4]
 80031aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d003      	beq.n	80031ba <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 80031b2:	69ba      	ldr	r2, [r7, #24]
 80031b4:	693b      	ldr	r3, [r7, #16]
 80031b6:	4313      	orrs	r3, r2
 80031b8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80031ba:	4a1c      	ldr	r2, [pc, #112]	@ (800322c <HAL_GPIO_Init+0x324>)
 80031bc:	69bb      	ldr	r3, [r7, #24]
 80031be:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80031c0:	4b1a      	ldr	r3, [pc, #104]	@ (800322c <HAL_GPIO_Init+0x324>)
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80031c6:	693b      	ldr	r3, [r7, #16]
 80031c8:	43db      	mvns	r3, r3
 80031ca:	69ba      	ldr	r2, [r7, #24]
 80031cc:	4013      	ands	r3, r2
 80031ce:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80031d0:	683b      	ldr	r3, [r7, #0]
 80031d2:	685b      	ldr	r3, [r3, #4]
 80031d4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80031d8:	2b00      	cmp	r3, #0
 80031da:	d003      	beq.n	80031e4 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80031dc:	69ba      	ldr	r2, [r7, #24]
 80031de:	693b      	ldr	r3, [r7, #16]
 80031e0:	4313      	orrs	r3, r2
 80031e2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80031e4:	4a11      	ldr	r2, [pc, #68]	@ (800322c <HAL_GPIO_Init+0x324>)
 80031e6:	69bb      	ldr	r3, [r7, #24]
 80031e8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80031ea:	69fb      	ldr	r3, [r7, #28]
 80031ec:	3301      	adds	r3, #1
 80031ee:	61fb      	str	r3, [r7, #28]
 80031f0:	69fb      	ldr	r3, [r7, #28]
 80031f2:	2b0f      	cmp	r3, #15
 80031f4:	f67f ae96 	bls.w	8002f24 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80031f8:	bf00      	nop
 80031fa:	bf00      	nop
 80031fc:	3724      	adds	r7, #36	@ 0x24
 80031fe:	46bd      	mov	sp, r7
 8003200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003204:	4770      	bx	lr
 8003206:	bf00      	nop
 8003208:	40023800 	.word	0x40023800
 800320c:	40013800 	.word	0x40013800
 8003210:	40020000 	.word	0x40020000
 8003214:	40020400 	.word	0x40020400
 8003218:	40020800 	.word	0x40020800
 800321c:	40020c00 	.word	0x40020c00
 8003220:	40021000 	.word	0x40021000
 8003224:	40021400 	.word	0x40021400
 8003228:	40021800 	.word	0x40021800
 800322c:	40013c00 	.word	0x40013c00

08003230 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003230:	b480      	push	{r7}
 8003232:	b085      	sub	sp, #20
 8003234:	af00      	add	r7, sp, #0
 8003236:	6078      	str	r0, [r7, #4]
 8003238:	460b      	mov	r3, r1
 800323a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	691a      	ldr	r2, [r3, #16]
 8003240:	887b      	ldrh	r3, [r7, #2]
 8003242:	4013      	ands	r3, r2
 8003244:	2b00      	cmp	r3, #0
 8003246:	d002      	beq.n	800324e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003248:	2301      	movs	r3, #1
 800324a:	73fb      	strb	r3, [r7, #15]
 800324c:	e001      	b.n	8003252 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800324e:	2300      	movs	r3, #0
 8003250:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003252:	7bfb      	ldrb	r3, [r7, #15]
}
 8003254:	4618      	mov	r0, r3
 8003256:	3714      	adds	r7, #20
 8003258:	46bd      	mov	sp, r7
 800325a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800325e:	4770      	bx	lr

08003260 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003260:	b480      	push	{r7}
 8003262:	b083      	sub	sp, #12
 8003264:	af00      	add	r7, sp, #0
 8003266:	6078      	str	r0, [r7, #4]
 8003268:	460b      	mov	r3, r1
 800326a:	807b      	strh	r3, [r7, #2]
 800326c:	4613      	mov	r3, r2
 800326e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003270:	787b      	ldrb	r3, [r7, #1]
 8003272:	2b00      	cmp	r3, #0
 8003274:	d003      	beq.n	800327e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003276:	887a      	ldrh	r2, [r7, #2]
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800327c:	e003      	b.n	8003286 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800327e:	887b      	ldrh	r3, [r7, #2]
 8003280:	041a      	lsls	r2, r3, #16
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	619a      	str	r2, [r3, #24]
}
 8003286:	bf00      	nop
 8003288:	370c      	adds	r7, #12
 800328a:	46bd      	mov	sp, r7
 800328c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003290:	4770      	bx	lr
	...

08003294 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003294:	b580      	push	{r7, lr}
 8003296:	b084      	sub	sp, #16
 8003298:	af00      	add	r7, sp, #0
 800329a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d101      	bne.n	80032a6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80032a2:	2301      	movs	r3, #1
 80032a4:	e12b      	b.n	80034fe <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80032ac:	b2db      	uxtb	r3, r3
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	d106      	bne.n	80032c0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	2200      	movs	r2, #0
 80032b6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80032ba:	6878      	ldr	r0, [r7, #4]
 80032bc:	f7ff fa8c 	bl	80027d8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	2224      	movs	r2, #36	@ 0x24
 80032c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	681a      	ldr	r2, [r3, #0]
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	f022 0201 	bic.w	r2, r2, #1
 80032d6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	681a      	ldr	r2, [r3, #0]
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80032e6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	681a      	ldr	r2, [r3, #0]
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80032f6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80032f8:	f002 fdf0 	bl	8005edc <HAL_RCC_GetPCLK1Freq>
 80032fc:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	685b      	ldr	r3, [r3, #4]
 8003302:	4a81      	ldr	r2, [pc, #516]	@ (8003508 <HAL_I2C_Init+0x274>)
 8003304:	4293      	cmp	r3, r2
 8003306:	d807      	bhi.n	8003318 <HAL_I2C_Init+0x84>
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	4a80      	ldr	r2, [pc, #512]	@ (800350c <HAL_I2C_Init+0x278>)
 800330c:	4293      	cmp	r3, r2
 800330e:	bf94      	ite	ls
 8003310:	2301      	movls	r3, #1
 8003312:	2300      	movhi	r3, #0
 8003314:	b2db      	uxtb	r3, r3
 8003316:	e006      	b.n	8003326 <HAL_I2C_Init+0x92>
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	4a7d      	ldr	r2, [pc, #500]	@ (8003510 <HAL_I2C_Init+0x27c>)
 800331c:	4293      	cmp	r3, r2
 800331e:	bf94      	ite	ls
 8003320:	2301      	movls	r3, #1
 8003322:	2300      	movhi	r3, #0
 8003324:	b2db      	uxtb	r3, r3
 8003326:	2b00      	cmp	r3, #0
 8003328:	d001      	beq.n	800332e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800332a:	2301      	movs	r3, #1
 800332c:	e0e7      	b.n	80034fe <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	4a78      	ldr	r2, [pc, #480]	@ (8003514 <HAL_I2C_Init+0x280>)
 8003332:	fba2 2303 	umull	r2, r3, r2, r3
 8003336:	0c9b      	lsrs	r3, r3, #18
 8003338:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	685b      	ldr	r3, [r3, #4]
 8003340:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	68ba      	ldr	r2, [r7, #8]
 800334a:	430a      	orrs	r2, r1
 800334c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	6a1b      	ldr	r3, [r3, #32]
 8003354:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	685b      	ldr	r3, [r3, #4]
 800335c:	4a6a      	ldr	r2, [pc, #424]	@ (8003508 <HAL_I2C_Init+0x274>)
 800335e:	4293      	cmp	r3, r2
 8003360:	d802      	bhi.n	8003368 <HAL_I2C_Init+0xd4>
 8003362:	68bb      	ldr	r3, [r7, #8]
 8003364:	3301      	adds	r3, #1
 8003366:	e009      	b.n	800337c <HAL_I2C_Init+0xe8>
 8003368:	68bb      	ldr	r3, [r7, #8]
 800336a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800336e:	fb02 f303 	mul.w	r3, r2, r3
 8003372:	4a69      	ldr	r2, [pc, #420]	@ (8003518 <HAL_I2C_Init+0x284>)
 8003374:	fba2 2303 	umull	r2, r3, r2, r3
 8003378:	099b      	lsrs	r3, r3, #6
 800337a:	3301      	adds	r3, #1
 800337c:	687a      	ldr	r2, [r7, #4]
 800337e:	6812      	ldr	r2, [r2, #0]
 8003380:	430b      	orrs	r3, r1
 8003382:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	69db      	ldr	r3, [r3, #28]
 800338a:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800338e:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	685b      	ldr	r3, [r3, #4]
 8003396:	495c      	ldr	r1, [pc, #368]	@ (8003508 <HAL_I2C_Init+0x274>)
 8003398:	428b      	cmp	r3, r1
 800339a:	d819      	bhi.n	80033d0 <HAL_I2C_Init+0x13c>
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	1e59      	subs	r1, r3, #1
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	685b      	ldr	r3, [r3, #4]
 80033a4:	005b      	lsls	r3, r3, #1
 80033a6:	fbb1 f3f3 	udiv	r3, r1, r3
 80033aa:	1c59      	adds	r1, r3, #1
 80033ac:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80033b0:	400b      	ands	r3, r1
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d00a      	beq.n	80033cc <HAL_I2C_Init+0x138>
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	1e59      	subs	r1, r3, #1
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	685b      	ldr	r3, [r3, #4]
 80033be:	005b      	lsls	r3, r3, #1
 80033c0:	fbb1 f3f3 	udiv	r3, r1, r3
 80033c4:	3301      	adds	r3, #1
 80033c6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80033ca:	e051      	b.n	8003470 <HAL_I2C_Init+0x1dc>
 80033cc:	2304      	movs	r3, #4
 80033ce:	e04f      	b.n	8003470 <HAL_I2C_Init+0x1dc>
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	689b      	ldr	r3, [r3, #8]
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	d111      	bne.n	80033fc <HAL_I2C_Init+0x168>
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	1e58      	subs	r0, r3, #1
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	6859      	ldr	r1, [r3, #4]
 80033e0:	460b      	mov	r3, r1
 80033e2:	005b      	lsls	r3, r3, #1
 80033e4:	440b      	add	r3, r1
 80033e6:	fbb0 f3f3 	udiv	r3, r0, r3
 80033ea:	3301      	adds	r3, #1
 80033ec:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	bf0c      	ite	eq
 80033f4:	2301      	moveq	r3, #1
 80033f6:	2300      	movne	r3, #0
 80033f8:	b2db      	uxtb	r3, r3
 80033fa:	e012      	b.n	8003422 <HAL_I2C_Init+0x18e>
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	1e58      	subs	r0, r3, #1
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	6859      	ldr	r1, [r3, #4]
 8003404:	460b      	mov	r3, r1
 8003406:	009b      	lsls	r3, r3, #2
 8003408:	440b      	add	r3, r1
 800340a:	0099      	lsls	r1, r3, #2
 800340c:	440b      	add	r3, r1
 800340e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003412:	3301      	adds	r3, #1
 8003414:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003418:	2b00      	cmp	r3, #0
 800341a:	bf0c      	ite	eq
 800341c:	2301      	moveq	r3, #1
 800341e:	2300      	movne	r3, #0
 8003420:	b2db      	uxtb	r3, r3
 8003422:	2b00      	cmp	r3, #0
 8003424:	d001      	beq.n	800342a <HAL_I2C_Init+0x196>
 8003426:	2301      	movs	r3, #1
 8003428:	e022      	b.n	8003470 <HAL_I2C_Init+0x1dc>
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	689b      	ldr	r3, [r3, #8]
 800342e:	2b00      	cmp	r3, #0
 8003430:	d10e      	bne.n	8003450 <HAL_I2C_Init+0x1bc>
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	1e58      	subs	r0, r3, #1
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	6859      	ldr	r1, [r3, #4]
 800343a:	460b      	mov	r3, r1
 800343c:	005b      	lsls	r3, r3, #1
 800343e:	440b      	add	r3, r1
 8003440:	fbb0 f3f3 	udiv	r3, r0, r3
 8003444:	3301      	adds	r3, #1
 8003446:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800344a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800344e:	e00f      	b.n	8003470 <HAL_I2C_Init+0x1dc>
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	1e58      	subs	r0, r3, #1
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	6859      	ldr	r1, [r3, #4]
 8003458:	460b      	mov	r3, r1
 800345a:	009b      	lsls	r3, r3, #2
 800345c:	440b      	add	r3, r1
 800345e:	0099      	lsls	r1, r3, #2
 8003460:	440b      	add	r3, r1
 8003462:	fbb0 f3f3 	udiv	r3, r0, r3
 8003466:	3301      	adds	r3, #1
 8003468:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800346c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003470:	6879      	ldr	r1, [r7, #4]
 8003472:	6809      	ldr	r1, [r1, #0]
 8003474:	4313      	orrs	r3, r2
 8003476:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	69da      	ldr	r2, [r3, #28]
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	6a1b      	ldr	r3, [r3, #32]
 800348a:	431a      	orrs	r2, r3
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	430a      	orrs	r2, r1
 8003492:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	689b      	ldr	r3, [r3, #8]
 800349a:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800349e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80034a2:	687a      	ldr	r2, [r7, #4]
 80034a4:	6911      	ldr	r1, [r2, #16]
 80034a6:	687a      	ldr	r2, [r7, #4]
 80034a8:	68d2      	ldr	r2, [r2, #12]
 80034aa:	4311      	orrs	r1, r2
 80034ac:	687a      	ldr	r2, [r7, #4]
 80034ae:	6812      	ldr	r2, [r2, #0]
 80034b0:	430b      	orrs	r3, r1
 80034b2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	68db      	ldr	r3, [r3, #12]
 80034ba:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	695a      	ldr	r2, [r3, #20]
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	699b      	ldr	r3, [r3, #24]
 80034c6:	431a      	orrs	r2, r3
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	430a      	orrs	r2, r1
 80034ce:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	681a      	ldr	r2, [r3, #0]
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	f042 0201 	orr.w	r2, r2, #1
 80034de:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	2200      	movs	r2, #0
 80034e4:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	2220      	movs	r2, #32
 80034ea:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	2200      	movs	r2, #0
 80034f2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	2200      	movs	r2, #0
 80034f8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80034fc:	2300      	movs	r3, #0
}
 80034fe:	4618      	mov	r0, r3
 8003500:	3710      	adds	r7, #16
 8003502:	46bd      	mov	sp, r7
 8003504:	bd80      	pop	{r7, pc}
 8003506:	bf00      	nop
 8003508:	000186a0 	.word	0x000186a0
 800350c:	001e847f 	.word	0x001e847f
 8003510:	003d08ff 	.word	0x003d08ff
 8003514:	431bde83 	.word	0x431bde83
 8003518:	10624dd3 	.word	0x10624dd3

0800351c <I2C_Flush_DR>:
  * @brief  I2C data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_DR(I2C_HandleTypeDef *hi2c)
{
 800351c:	b480      	push	{r7}
 800351e:	b083      	sub	sp, #12
 8003520:	af00      	add	r7, sp, #0
 8003522:	6078      	str	r0, [r7, #4]
  /* Write a dummy data in DR to clear TXE flag */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) != RESET)
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	695b      	ldr	r3, [r3, #20]
 800352a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800352e:	2b80      	cmp	r3, #128	@ 0x80
 8003530:	d103      	bne.n	800353a <I2C_Flush_DR+0x1e>
  {
    hi2c->Instance->DR = 0x00U;
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	2200      	movs	r2, #0
 8003538:	611a      	str	r2, [r3, #16]
  }
}
 800353a:	bf00      	nop
 800353c:	370c      	adds	r7, #12
 800353e:	46bd      	mov	sp, r7
 8003540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003544:	4770      	bx	lr
	...

08003548 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003548:	b580      	push	{r7, lr}
 800354a:	b088      	sub	sp, #32
 800354c:	af02      	add	r7, sp, #8
 800354e:	60f8      	str	r0, [r7, #12]
 8003550:	4608      	mov	r0, r1
 8003552:	4611      	mov	r1, r2
 8003554:	461a      	mov	r2, r3
 8003556:	4603      	mov	r3, r0
 8003558:	817b      	strh	r3, [r7, #10]
 800355a:	460b      	mov	r3, r1
 800355c:	813b      	strh	r3, [r7, #8]
 800355e:	4613      	mov	r3, r2
 8003560:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003562:	f7ff fb53 	bl	8002c0c <HAL_GetTick>
 8003566:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800356e:	b2db      	uxtb	r3, r3
 8003570:	2b20      	cmp	r3, #32
 8003572:	f040 80d9 	bne.w	8003728 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003576:	697b      	ldr	r3, [r7, #20]
 8003578:	9300      	str	r3, [sp, #0]
 800357a:	2319      	movs	r3, #25
 800357c:	2201      	movs	r2, #1
 800357e:	496d      	ldr	r1, [pc, #436]	@ (8003734 <HAL_I2C_Mem_Write+0x1ec>)
 8003580:	68f8      	ldr	r0, [r7, #12]
 8003582:	f002 f935 	bl	80057f0 <I2C_WaitOnFlagUntilTimeout>
 8003586:	4603      	mov	r3, r0
 8003588:	2b00      	cmp	r3, #0
 800358a:	d001      	beq.n	8003590 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 800358c:	2302      	movs	r3, #2
 800358e:	e0cc      	b.n	800372a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003596:	2b01      	cmp	r3, #1
 8003598:	d101      	bne.n	800359e <HAL_I2C_Mem_Write+0x56>
 800359a:	2302      	movs	r3, #2
 800359c:	e0c5      	b.n	800372a <HAL_I2C_Mem_Write+0x1e2>
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	2201      	movs	r2, #1
 80035a2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	f003 0301 	and.w	r3, r3, #1
 80035b0:	2b01      	cmp	r3, #1
 80035b2:	d007      	beq.n	80035c4 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	681a      	ldr	r2, [r3, #0]
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	f042 0201 	orr.w	r2, r2, #1
 80035c2:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	681a      	ldr	r2, [r3, #0]
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80035d2:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	2221      	movs	r2, #33	@ 0x21
 80035d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	2240      	movs	r2, #64	@ 0x40
 80035e0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	2200      	movs	r2, #0
 80035e8:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	6a3a      	ldr	r2, [r7, #32]
 80035ee:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80035f4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80035fa:	b29a      	uxth	r2, r3
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	4a4d      	ldr	r2, [pc, #308]	@ (8003738 <HAL_I2C_Mem_Write+0x1f0>)
 8003604:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003606:	88f8      	ldrh	r0, [r7, #6]
 8003608:	893a      	ldrh	r2, [r7, #8]
 800360a:	8979      	ldrh	r1, [r7, #10]
 800360c:	697b      	ldr	r3, [r7, #20]
 800360e:	9301      	str	r3, [sp, #4]
 8003610:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003612:	9300      	str	r3, [sp, #0]
 8003614:	4603      	mov	r3, r0
 8003616:	68f8      	ldr	r0, [r7, #12]
 8003618:	f001 fec4 	bl	80053a4 <I2C_RequestMemoryWrite>
 800361c:	4603      	mov	r3, r0
 800361e:	2b00      	cmp	r3, #0
 8003620:	d052      	beq.n	80036c8 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8003622:	2301      	movs	r3, #1
 8003624:	e081      	b.n	800372a <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003626:	697a      	ldr	r2, [r7, #20]
 8003628:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800362a:	68f8      	ldr	r0, [r7, #12]
 800362c:	f002 f9fa 	bl	8005a24 <I2C_WaitOnTXEFlagUntilTimeout>
 8003630:	4603      	mov	r3, r0
 8003632:	2b00      	cmp	r3, #0
 8003634:	d00d      	beq.n	8003652 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800363a:	2b04      	cmp	r3, #4
 800363c:	d107      	bne.n	800364e <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	681a      	ldr	r2, [r3, #0]
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800364c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800364e:	2301      	movs	r3, #1
 8003650:	e06b      	b.n	800372a <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003656:	781a      	ldrb	r2, [r3, #0]
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800365e:	68fb      	ldr	r3, [r7, #12]
 8003660:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003662:	1c5a      	adds	r2, r3, #1
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800366c:	3b01      	subs	r3, #1
 800366e:	b29a      	uxth	r2, r3
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003678:	b29b      	uxth	r3, r3
 800367a:	3b01      	subs	r3, #1
 800367c:	b29a      	uxth	r2, r3
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003682:	68fb      	ldr	r3, [r7, #12]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	695b      	ldr	r3, [r3, #20]
 8003688:	f003 0304 	and.w	r3, r3, #4
 800368c:	2b04      	cmp	r3, #4
 800368e:	d11b      	bne.n	80036c8 <HAL_I2C_Mem_Write+0x180>
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003694:	2b00      	cmp	r3, #0
 8003696:	d017      	beq.n	80036c8 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800369c:	781a      	ldrb	r2, [r3, #0]
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036a8:	1c5a      	adds	r2, r3, #1
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80036b2:	3b01      	subs	r3, #1
 80036b4:	b29a      	uxth	r2, r3
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80036be:	b29b      	uxth	r3, r3
 80036c0:	3b01      	subs	r3, #1
 80036c2:	b29a      	uxth	r2, r3
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	d1aa      	bne.n	8003626 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80036d0:	697a      	ldr	r2, [r7, #20]
 80036d2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80036d4:	68f8      	ldr	r0, [r7, #12]
 80036d6:	f002 f9ed 	bl	8005ab4 <I2C_WaitOnBTFFlagUntilTimeout>
 80036da:	4603      	mov	r3, r0
 80036dc:	2b00      	cmp	r3, #0
 80036de:	d00d      	beq.n	80036fc <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036e4:	2b04      	cmp	r3, #4
 80036e6:	d107      	bne.n	80036f8 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	681a      	ldr	r2, [r3, #0]
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80036f6:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80036f8:	2301      	movs	r3, #1
 80036fa:	e016      	b.n	800372a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	681a      	ldr	r2, [r3, #0]
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800370a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	2220      	movs	r2, #32
 8003710:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	2200      	movs	r2, #0
 8003718:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	2200      	movs	r2, #0
 8003720:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003724:	2300      	movs	r3, #0
 8003726:	e000      	b.n	800372a <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8003728:	2302      	movs	r3, #2
  }
}
 800372a:	4618      	mov	r0, r3
 800372c:	3718      	adds	r7, #24
 800372e:	46bd      	mov	sp, r7
 8003730:	bd80      	pop	{r7, pc}
 8003732:	bf00      	nop
 8003734:	00100002 	.word	0x00100002
 8003738:	ffff0000 	.word	0xffff0000

0800373c <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800373c:	b580      	push	{r7, lr}
 800373e:	b08c      	sub	sp, #48	@ 0x30
 8003740:	af02      	add	r7, sp, #8
 8003742:	60f8      	str	r0, [r7, #12]
 8003744:	4608      	mov	r0, r1
 8003746:	4611      	mov	r1, r2
 8003748:	461a      	mov	r2, r3
 800374a:	4603      	mov	r3, r0
 800374c:	817b      	strh	r3, [r7, #10]
 800374e:	460b      	mov	r3, r1
 8003750:	813b      	strh	r3, [r7, #8]
 8003752:	4613      	mov	r3, r2
 8003754:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003756:	f7ff fa59 	bl	8002c0c <HAL_GetTick>
 800375a:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003762:	b2db      	uxtb	r3, r3
 8003764:	2b20      	cmp	r3, #32
 8003766:	f040 8214 	bne.w	8003b92 <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800376a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800376c:	9300      	str	r3, [sp, #0]
 800376e:	2319      	movs	r3, #25
 8003770:	2201      	movs	r2, #1
 8003772:	497b      	ldr	r1, [pc, #492]	@ (8003960 <HAL_I2C_Mem_Read+0x224>)
 8003774:	68f8      	ldr	r0, [r7, #12]
 8003776:	f002 f83b 	bl	80057f0 <I2C_WaitOnFlagUntilTimeout>
 800377a:	4603      	mov	r3, r0
 800377c:	2b00      	cmp	r3, #0
 800377e:	d001      	beq.n	8003784 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8003780:	2302      	movs	r3, #2
 8003782:	e207      	b.n	8003b94 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800378a:	2b01      	cmp	r3, #1
 800378c:	d101      	bne.n	8003792 <HAL_I2C_Mem_Read+0x56>
 800378e:	2302      	movs	r3, #2
 8003790:	e200      	b.n	8003b94 <HAL_I2C_Mem_Read+0x458>
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	2201      	movs	r2, #1
 8003796:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	f003 0301 	and.w	r3, r3, #1
 80037a4:	2b01      	cmp	r3, #1
 80037a6:	d007      	beq.n	80037b8 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	681a      	ldr	r2, [r3, #0]
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	f042 0201 	orr.w	r2, r2, #1
 80037b6:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	681a      	ldr	r2, [r3, #0]
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80037c6:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	2222      	movs	r2, #34	@ 0x22
 80037cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	2240      	movs	r2, #64	@ 0x40
 80037d4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	2200      	movs	r2, #0
 80037dc:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80037e2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 80037e8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80037ee:	b29a      	uxth	r2, r3
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	4a5b      	ldr	r2, [pc, #364]	@ (8003964 <HAL_I2C_Mem_Read+0x228>)
 80037f8:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80037fa:	88f8      	ldrh	r0, [r7, #6]
 80037fc:	893a      	ldrh	r2, [r7, #8]
 80037fe:	8979      	ldrh	r1, [r7, #10]
 8003800:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003802:	9301      	str	r3, [sp, #4]
 8003804:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003806:	9300      	str	r3, [sp, #0]
 8003808:	4603      	mov	r3, r0
 800380a:	68f8      	ldr	r0, [r7, #12]
 800380c:	f001 fe60 	bl	80054d0 <I2C_RequestMemoryRead>
 8003810:	4603      	mov	r3, r0
 8003812:	2b00      	cmp	r3, #0
 8003814:	d001      	beq.n	800381a <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8003816:	2301      	movs	r3, #1
 8003818:	e1bc      	b.n	8003b94 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800381e:	2b00      	cmp	r3, #0
 8003820:	d113      	bne.n	800384a <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003822:	2300      	movs	r3, #0
 8003824:	623b      	str	r3, [r7, #32]
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	695b      	ldr	r3, [r3, #20]
 800382c:	623b      	str	r3, [r7, #32]
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	699b      	ldr	r3, [r3, #24]
 8003834:	623b      	str	r3, [r7, #32]
 8003836:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	681a      	ldr	r2, [r3, #0]
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003846:	601a      	str	r2, [r3, #0]
 8003848:	e190      	b.n	8003b6c <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800384e:	2b01      	cmp	r3, #1
 8003850:	d11b      	bne.n	800388a <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	681a      	ldr	r2, [r3, #0]
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003860:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003862:	2300      	movs	r3, #0
 8003864:	61fb      	str	r3, [r7, #28]
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	695b      	ldr	r3, [r3, #20]
 800386c:	61fb      	str	r3, [r7, #28]
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	699b      	ldr	r3, [r3, #24]
 8003874:	61fb      	str	r3, [r7, #28]
 8003876:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	681a      	ldr	r2, [r3, #0]
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003886:	601a      	str	r2, [r3, #0]
 8003888:	e170      	b.n	8003b6c <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800388e:	2b02      	cmp	r3, #2
 8003890:	d11b      	bne.n	80038ca <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	681a      	ldr	r2, [r3, #0]
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80038a0:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	681a      	ldr	r2, [r3, #0]
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80038b0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80038b2:	2300      	movs	r3, #0
 80038b4:	61bb      	str	r3, [r7, #24]
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	695b      	ldr	r3, [r3, #20]
 80038bc:	61bb      	str	r3, [r7, #24]
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	699b      	ldr	r3, [r3, #24]
 80038c4:	61bb      	str	r3, [r7, #24]
 80038c6:	69bb      	ldr	r3, [r7, #24]
 80038c8:	e150      	b.n	8003b6c <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80038ca:	2300      	movs	r3, #0
 80038cc:	617b      	str	r3, [r7, #20]
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	695b      	ldr	r3, [r3, #20]
 80038d4:	617b      	str	r3, [r7, #20]
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	699b      	ldr	r3, [r3, #24]
 80038dc:	617b      	str	r3, [r7, #20]
 80038de:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80038e0:	e144      	b.n	8003b6c <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80038e6:	2b03      	cmp	r3, #3
 80038e8:	f200 80f1 	bhi.w	8003ace <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80038f0:	2b01      	cmp	r3, #1
 80038f2:	d123      	bne.n	800393c <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80038f4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80038f6:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80038f8:	68f8      	ldr	r0, [r7, #12]
 80038fa:	f002 f955 	bl	8005ba8 <I2C_WaitOnRXNEFlagUntilTimeout>
 80038fe:	4603      	mov	r3, r0
 8003900:	2b00      	cmp	r3, #0
 8003902:	d001      	beq.n	8003908 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8003904:	2301      	movs	r3, #1
 8003906:	e145      	b.n	8003b94 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	691a      	ldr	r2, [r3, #16]
 800390e:	68fb      	ldr	r3, [r7, #12]
 8003910:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003912:	b2d2      	uxtb	r2, r2
 8003914:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800391a:	1c5a      	adds	r2, r3, #1
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003924:	3b01      	subs	r3, #1
 8003926:	b29a      	uxth	r2, r3
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003930:	b29b      	uxth	r3, r3
 8003932:	3b01      	subs	r3, #1
 8003934:	b29a      	uxth	r2, r3
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800393a:	e117      	b.n	8003b6c <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003940:	2b02      	cmp	r3, #2
 8003942:	d14e      	bne.n	80039e2 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003944:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003946:	9300      	str	r3, [sp, #0]
 8003948:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800394a:	2200      	movs	r2, #0
 800394c:	4906      	ldr	r1, [pc, #24]	@ (8003968 <HAL_I2C_Mem_Read+0x22c>)
 800394e:	68f8      	ldr	r0, [r7, #12]
 8003950:	f001 ff4e 	bl	80057f0 <I2C_WaitOnFlagUntilTimeout>
 8003954:	4603      	mov	r3, r0
 8003956:	2b00      	cmp	r3, #0
 8003958:	d008      	beq.n	800396c <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 800395a:	2301      	movs	r3, #1
 800395c:	e11a      	b.n	8003b94 <HAL_I2C_Mem_Read+0x458>
 800395e:	bf00      	nop
 8003960:	00100002 	.word	0x00100002
 8003964:	ffff0000 	.word	0xffff0000
 8003968:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	681a      	ldr	r2, [r3, #0]
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800397a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	691a      	ldr	r2, [r3, #16]
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003986:	b2d2      	uxtb	r2, r2
 8003988:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800398e:	1c5a      	adds	r2, r3, #1
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003998:	3b01      	subs	r3, #1
 800399a:	b29a      	uxth	r2, r3
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80039a4:	b29b      	uxth	r3, r3
 80039a6:	3b01      	subs	r3, #1
 80039a8:	b29a      	uxth	r2, r3
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	691a      	ldr	r2, [r3, #16]
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039b8:	b2d2      	uxtb	r2, r2
 80039ba:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039c0:	1c5a      	adds	r2, r3, #1
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80039ca:	3b01      	subs	r3, #1
 80039cc:	b29a      	uxth	r2, r3
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80039d6:	b29b      	uxth	r3, r3
 80039d8:	3b01      	subs	r3, #1
 80039da:	b29a      	uxth	r2, r3
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80039e0:	e0c4      	b.n	8003b6c <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80039e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039e4:	9300      	str	r3, [sp, #0]
 80039e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80039e8:	2200      	movs	r2, #0
 80039ea:	496c      	ldr	r1, [pc, #432]	@ (8003b9c <HAL_I2C_Mem_Read+0x460>)
 80039ec:	68f8      	ldr	r0, [r7, #12]
 80039ee:	f001 feff 	bl	80057f0 <I2C_WaitOnFlagUntilTimeout>
 80039f2:	4603      	mov	r3, r0
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d001      	beq.n	80039fc <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 80039f8:	2301      	movs	r3, #1
 80039fa:	e0cb      	b.n	8003b94 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	681a      	ldr	r2, [r3, #0]
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003a0a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	691a      	ldr	r2, [r3, #16]
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a16:	b2d2      	uxtb	r2, r2
 8003a18:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a1e:	1c5a      	adds	r2, r3, #1
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003a28:	3b01      	subs	r3, #1
 8003a2a:	b29a      	uxth	r2, r3
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a34:	b29b      	uxth	r3, r3
 8003a36:	3b01      	subs	r3, #1
 8003a38:	b29a      	uxth	r2, r3
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003a3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a40:	9300      	str	r3, [sp, #0]
 8003a42:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003a44:	2200      	movs	r2, #0
 8003a46:	4955      	ldr	r1, [pc, #340]	@ (8003b9c <HAL_I2C_Mem_Read+0x460>)
 8003a48:	68f8      	ldr	r0, [r7, #12]
 8003a4a:	f001 fed1 	bl	80057f0 <I2C_WaitOnFlagUntilTimeout>
 8003a4e:	4603      	mov	r3, r0
 8003a50:	2b00      	cmp	r3, #0
 8003a52:	d001      	beq.n	8003a58 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8003a54:	2301      	movs	r3, #1
 8003a56:	e09d      	b.n	8003b94 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	681a      	ldr	r2, [r3, #0]
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003a66:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	691a      	ldr	r2, [r3, #16]
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a72:	b2d2      	uxtb	r2, r2
 8003a74:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a7a:	1c5a      	adds	r2, r3, #1
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003a84:	3b01      	subs	r3, #1
 8003a86:	b29a      	uxth	r2, r3
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a90:	b29b      	uxth	r3, r3
 8003a92:	3b01      	subs	r3, #1
 8003a94:	b29a      	uxth	r2, r3
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	691a      	ldr	r2, [r3, #16]
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003aa4:	b2d2      	uxtb	r2, r2
 8003aa6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003aac:	1c5a      	adds	r2, r3, #1
 8003aae:	68fb      	ldr	r3, [r7, #12]
 8003ab0:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ab6:	3b01      	subs	r3, #1
 8003ab8:	b29a      	uxth	r2, r3
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ac2:	b29b      	uxth	r3, r3
 8003ac4:	3b01      	subs	r3, #1
 8003ac6:	b29a      	uxth	r2, r3
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003acc:	e04e      	b.n	8003b6c <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003ace:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003ad0:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8003ad2:	68f8      	ldr	r0, [r7, #12]
 8003ad4:	f002 f868 	bl	8005ba8 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003ad8:	4603      	mov	r3, r0
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d001      	beq.n	8003ae2 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8003ade:	2301      	movs	r3, #1
 8003ae0:	e058      	b.n	8003b94 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	691a      	ldr	r2, [r3, #16]
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003aec:	b2d2      	uxtb	r2, r2
 8003aee:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003af4:	1c5a      	adds	r2, r3, #1
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003afe:	3b01      	subs	r3, #1
 8003b00:	b29a      	uxth	r2, r3
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b0a:	b29b      	uxth	r3, r3
 8003b0c:	3b01      	subs	r3, #1
 8003b0e:	b29a      	uxth	r2, r3
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	695b      	ldr	r3, [r3, #20]
 8003b1a:	f003 0304 	and.w	r3, r3, #4
 8003b1e:	2b04      	cmp	r3, #4
 8003b20:	d124      	bne.n	8003b6c <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b26:	2b03      	cmp	r3, #3
 8003b28:	d107      	bne.n	8003b3a <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	681a      	ldr	r2, [r3, #0]
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003b38:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	691a      	ldr	r2, [r3, #16]
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b44:	b2d2      	uxtb	r2, r2
 8003b46:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b4c:	1c5a      	adds	r2, r3, #1
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b56:	3b01      	subs	r3, #1
 8003b58:	b29a      	uxth	r2, r3
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b62:	b29b      	uxth	r3, r3
 8003b64:	3b01      	subs	r3, #1
 8003b66:	b29a      	uxth	r2, r3
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b70:	2b00      	cmp	r3, #0
 8003b72:	f47f aeb6 	bne.w	80038e2 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	2220      	movs	r2, #32
 8003b7a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	2200      	movs	r2, #0
 8003b82:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	2200      	movs	r2, #0
 8003b8a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003b8e:	2300      	movs	r3, #0
 8003b90:	e000      	b.n	8003b94 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 8003b92:	2302      	movs	r3, #2
  }
}
 8003b94:	4618      	mov	r0, r3
 8003b96:	3728      	adds	r7, #40	@ 0x28
 8003b98:	46bd      	mov	sp, r7
 8003b9a:	bd80      	pop	{r7, pc}
 8003b9c:	00010004 	.word	0x00010004

08003ba0 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8003ba0:	b580      	push	{r7, lr}
 8003ba2:	b088      	sub	sp, #32
 8003ba4:	af00      	add	r7, sp, #0
 8003ba6:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 8003ba8:	2300      	movs	r3, #0
 8003baa:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	685b      	ldr	r3, [r3, #4]
 8003bb2:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003bb8:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003bc0:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003bc8:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8003bca:	7bfb      	ldrb	r3, [r7, #15]
 8003bcc:	2b10      	cmp	r3, #16
 8003bce:	d003      	beq.n	8003bd8 <HAL_I2C_EV_IRQHandler+0x38>
 8003bd0:	7bfb      	ldrb	r3, [r7, #15]
 8003bd2:	2b40      	cmp	r3, #64	@ 0x40
 8003bd4:	f040 80c1 	bne.w	8003d5a <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	699b      	ldr	r3, [r3, #24]
 8003bde:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	695b      	ldr	r3, [r3, #20]
 8003be6:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8003be8:	69fb      	ldr	r3, [r7, #28]
 8003bea:	f003 0301 	and.w	r3, r3, #1
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d10d      	bne.n	8003c0e <HAL_I2C_EV_IRQHandler+0x6e>
 8003bf2:	693b      	ldr	r3, [r7, #16]
 8003bf4:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 8003bf8:	d003      	beq.n	8003c02 <HAL_I2C_EV_IRQHandler+0x62>
 8003bfa:	693b      	ldr	r3, [r7, #16]
 8003bfc:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 8003c00:	d101      	bne.n	8003c06 <HAL_I2C_EV_IRQHandler+0x66>
 8003c02:	2301      	movs	r3, #1
 8003c04:	e000      	b.n	8003c08 <HAL_I2C_EV_IRQHandler+0x68>
 8003c06:	2300      	movs	r3, #0
 8003c08:	2b01      	cmp	r3, #1
 8003c0a:	f000 8132 	beq.w	8003e72 <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003c0e:	69fb      	ldr	r3, [r7, #28]
 8003c10:	f003 0301 	and.w	r3, r3, #1
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d00c      	beq.n	8003c32 <HAL_I2C_EV_IRQHandler+0x92>
 8003c18:	697b      	ldr	r3, [r7, #20]
 8003c1a:	0a5b      	lsrs	r3, r3, #9
 8003c1c:	f003 0301 	and.w	r3, r3, #1
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d006      	beq.n	8003c32 <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 8003c24:	6878      	ldr	r0, [r7, #4]
 8003c26:	f002 f84b 	bl	8005cc0 <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 8003c2a:	6878      	ldr	r0, [r7, #4]
 8003c2c:	f000 fd9b 	bl	8004766 <I2C_Master_SB>
 8003c30:	e092      	b.n	8003d58 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003c32:	69fb      	ldr	r3, [r7, #28]
 8003c34:	08db      	lsrs	r3, r3, #3
 8003c36:	f003 0301 	and.w	r3, r3, #1
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d009      	beq.n	8003c52 <HAL_I2C_EV_IRQHandler+0xb2>
 8003c3e:	697b      	ldr	r3, [r7, #20]
 8003c40:	0a5b      	lsrs	r3, r3, #9
 8003c42:	f003 0301 	and.w	r3, r3, #1
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d003      	beq.n	8003c52 <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 8003c4a:	6878      	ldr	r0, [r7, #4]
 8003c4c:	f000 fe11 	bl	8004872 <I2C_Master_ADD10>
 8003c50:	e082      	b.n	8003d58 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003c52:	69fb      	ldr	r3, [r7, #28]
 8003c54:	085b      	lsrs	r3, r3, #1
 8003c56:	f003 0301 	and.w	r3, r3, #1
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d009      	beq.n	8003c72 <HAL_I2C_EV_IRQHandler+0xd2>
 8003c5e:	697b      	ldr	r3, [r7, #20]
 8003c60:	0a5b      	lsrs	r3, r3, #9
 8003c62:	f003 0301 	and.w	r3, r3, #1
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	d003      	beq.n	8003c72 <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 8003c6a:	6878      	ldr	r0, [r7, #4]
 8003c6c:	f000 fe2b 	bl	80048c6 <I2C_Master_ADDR>
 8003c70:	e072      	b.n	8003d58 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8003c72:	69bb      	ldr	r3, [r7, #24]
 8003c74:	089b      	lsrs	r3, r3, #2
 8003c76:	f003 0301 	and.w	r3, r3, #1
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d03b      	beq.n	8003cf6 <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	685b      	ldr	r3, [r3, #4]
 8003c84:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003c88:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003c8c:	f000 80f3 	beq.w	8003e76 <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003c90:	69fb      	ldr	r3, [r7, #28]
 8003c92:	09db      	lsrs	r3, r3, #7
 8003c94:	f003 0301 	and.w	r3, r3, #1
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	d00f      	beq.n	8003cbc <HAL_I2C_EV_IRQHandler+0x11c>
 8003c9c:	697b      	ldr	r3, [r7, #20]
 8003c9e:	0a9b      	lsrs	r3, r3, #10
 8003ca0:	f003 0301 	and.w	r3, r3, #1
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	d009      	beq.n	8003cbc <HAL_I2C_EV_IRQHandler+0x11c>
 8003ca8:	69fb      	ldr	r3, [r7, #28]
 8003caa:	089b      	lsrs	r3, r3, #2
 8003cac:	f003 0301 	and.w	r3, r3, #1
 8003cb0:	2b00      	cmp	r3, #0
 8003cb2:	d103      	bne.n	8003cbc <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 8003cb4:	6878      	ldr	r0, [r7, #4]
 8003cb6:	f000 f9f3 	bl	80040a0 <I2C_MasterTransmit_TXE>
 8003cba:	e04d      	b.n	8003d58 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003cbc:	69fb      	ldr	r3, [r7, #28]
 8003cbe:	089b      	lsrs	r3, r3, #2
 8003cc0:	f003 0301 	and.w	r3, r3, #1
 8003cc4:	2b00      	cmp	r3, #0
 8003cc6:	f000 80d6 	beq.w	8003e76 <HAL_I2C_EV_IRQHandler+0x2d6>
 8003cca:	697b      	ldr	r3, [r7, #20]
 8003ccc:	0a5b      	lsrs	r3, r3, #9
 8003cce:	f003 0301 	and.w	r3, r3, #1
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	f000 80cf 	beq.w	8003e76 <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8003cd8:	7bbb      	ldrb	r3, [r7, #14]
 8003cda:	2b21      	cmp	r3, #33	@ 0x21
 8003cdc:	d103      	bne.n	8003ce6 <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 8003cde:	6878      	ldr	r0, [r7, #4]
 8003ce0:	f000 fa7a 	bl	80041d8 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003ce4:	e0c7      	b.n	8003e76 <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 8003ce6:	7bfb      	ldrb	r3, [r7, #15]
 8003ce8:	2b40      	cmp	r3, #64	@ 0x40
 8003cea:	f040 80c4 	bne.w	8003e76 <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 8003cee:	6878      	ldr	r0, [r7, #4]
 8003cf0:	f000 fae8 	bl	80042c4 <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003cf4:	e0bf      	b.n	8003e76 <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	685b      	ldr	r3, [r3, #4]
 8003cfc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003d00:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003d04:	f000 80b7 	beq.w	8003e76 <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003d08:	69fb      	ldr	r3, [r7, #28]
 8003d0a:	099b      	lsrs	r3, r3, #6
 8003d0c:	f003 0301 	and.w	r3, r3, #1
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	d00f      	beq.n	8003d34 <HAL_I2C_EV_IRQHandler+0x194>
 8003d14:	697b      	ldr	r3, [r7, #20]
 8003d16:	0a9b      	lsrs	r3, r3, #10
 8003d18:	f003 0301 	and.w	r3, r3, #1
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	d009      	beq.n	8003d34 <HAL_I2C_EV_IRQHandler+0x194>
 8003d20:	69fb      	ldr	r3, [r7, #28]
 8003d22:	089b      	lsrs	r3, r3, #2
 8003d24:	f003 0301 	and.w	r3, r3, #1
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	d103      	bne.n	8003d34 <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8003d2c:	6878      	ldr	r0, [r7, #4]
 8003d2e:	f000 fb61 	bl	80043f4 <I2C_MasterReceive_RXNE>
 8003d32:	e011      	b.n	8003d58 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003d34:	69fb      	ldr	r3, [r7, #28]
 8003d36:	089b      	lsrs	r3, r3, #2
 8003d38:	f003 0301 	and.w	r3, r3, #1
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	f000 809a 	beq.w	8003e76 <HAL_I2C_EV_IRQHandler+0x2d6>
 8003d42:	697b      	ldr	r3, [r7, #20]
 8003d44:	0a5b      	lsrs	r3, r3, #9
 8003d46:	f003 0301 	and.w	r3, r3, #1
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	f000 8093 	beq.w	8003e76 <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 8003d50:	6878      	ldr	r0, [r7, #4]
 8003d52:	f000 fc17 	bl	8004584 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003d56:	e08e      	b.n	8003e76 <HAL_I2C_EV_IRQHandler+0x2d6>
 8003d58:	e08d      	b.n	8003e76 <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	d004      	beq.n	8003d6c <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	695b      	ldr	r3, [r3, #20]
 8003d68:	61fb      	str	r3, [r7, #28]
 8003d6a:	e007      	b.n	8003d7c <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	699b      	ldr	r3, [r3, #24]
 8003d72:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	695b      	ldr	r3, [r3, #20]
 8003d7a:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003d7c:	69fb      	ldr	r3, [r7, #28]
 8003d7e:	085b      	lsrs	r3, r3, #1
 8003d80:	f003 0301 	and.w	r3, r3, #1
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d012      	beq.n	8003dae <HAL_I2C_EV_IRQHandler+0x20e>
 8003d88:	697b      	ldr	r3, [r7, #20]
 8003d8a:	0a5b      	lsrs	r3, r3, #9
 8003d8c:	f003 0301 	and.w	r3, r3, #1
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	d00c      	beq.n	8003dae <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	d003      	beq.n	8003da4 <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	699b      	ldr	r3, [r3, #24]
 8003da2:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 8003da4:	69b9      	ldr	r1, [r7, #24]
 8003da6:	6878      	ldr	r0, [r7, #4]
 8003da8:	f000 ffdc 	bl	8004d64 <I2C_Slave_ADDR>
 8003dac:	e066      	b.n	8003e7c <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003dae:	69fb      	ldr	r3, [r7, #28]
 8003db0:	091b      	lsrs	r3, r3, #4
 8003db2:	f003 0301 	and.w	r3, r3, #1
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	d009      	beq.n	8003dce <HAL_I2C_EV_IRQHandler+0x22e>
 8003dba:	697b      	ldr	r3, [r7, #20]
 8003dbc:	0a5b      	lsrs	r3, r3, #9
 8003dbe:	f003 0301 	and.w	r3, r3, #1
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d003      	beq.n	8003dce <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 8003dc6:	6878      	ldr	r0, [r7, #4]
 8003dc8:	f001 f816 	bl	8004df8 <I2C_Slave_STOPF>
 8003dcc:	e056      	b.n	8003e7c <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8003dce:	7bbb      	ldrb	r3, [r7, #14]
 8003dd0:	2b21      	cmp	r3, #33	@ 0x21
 8003dd2:	d002      	beq.n	8003dda <HAL_I2C_EV_IRQHandler+0x23a>
 8003dd4:	7bbb      	ldrb	r3, [r7, #14]
 8003dd6:	2b29      	cmp	r3, #41	@ 0x29
 8003dd8:	d125      	bne.n	8003e26 <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003dda:	69fb      	ldr	r3, [r7, #28]
 8003ddc:	09db      	lsrs	r3, r3, #7
 8003dde:	f003 0301 	and.w	r3, r3, #1
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d00f      	beq.n	8003e06 <HAL_I2C_EV_IRQHandler+0x266>
 8003de6:	697b      	ldr	r3, [r7, #20]
 8003de8:	0a9b      	lsrs	r3, r3, #10
 8003dea:	f003 0301 	and.w	r3, r3, #1
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d009      	beq.n	8003e06 <HAL_I2C_EV_IRQHandler+0x266>
 8003df2:	69fb      	ldr	r3, [r7, #28]
 8003df4:	089b      	lsrs	r3, r3, #2
 8003df6:	f003 0301 	and.w	r3, r3, #1
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d103      	bne.n	8003e06 <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 8003dfe:	6878      	ldr	r0, [r7, #4]
 8003e00:	f000 fef2 	bl	8004be8 <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003e04:	e039      	b.n	8003e7a <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003e06:	69fb      	ldr	r3, [r7, #28]
 8003e08:	089b      	lsrs	r3, r3, #2
 8003e0a:	f003 0301 	and.w	r3, r3, #1
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d033      	beq.n	8003e7a <HAL_I2C_EV_IRQHandler+0x2da>
 8003e12:	697b      	ldr	r3, [r7, #20]
 8003e14:	0a5b      	lsrs	r3, r3, #9
 8003e16:	f003 0301 	and.w	r3, r3, #1
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d02d      	beq.n	8003e7a <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 8003e1e:	6878      	ldr	r0, [r7, #4]
 8003e20:	f000 ff1f 	bl	8004c62 <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003e24:	e029      	b.n	8003e7a <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003e26:	69fb      	ldr	r3, [r7, #28]
 8003e28:	099b      	lsrs	r3, r3, #6
 8003e2a:	f003 0301 	and.w	r3, r3, #1
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d00f      	beq.n	8003e52 <HAL_I2C_EV_IRQHandler+0x2b2>
 8003e32:	697b      	ldr	r3, [r7, #20]
 8003e34:	0a9b      	lsrs	r3, r3, #10
 8003e36:	f003 0301 	and.w	r3, r3, #1
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d009      	beq.n	8003e52 <HAL_I2C_EV_IRQHandler+0x2b2>
 8003e3e:	69fb      	ldr	r3, [r7, #28]
 8003e40:	089b      	lsrs	r3, r3, #2
 8003e42:	f003 0301 	and.w	r3, r3, #1
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	d103      	bne.n	8003e52 <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 8003e4a:	6878      	ldr	r0, [r7, #4]
 8003e4c:	f000 ff2a 	bl	8004ca4 <I2C_SlaveReceive_RXNE>
 8003e50:	e014      	b.n	8003e7c <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003e52:	69fb      	ldr	r3, [r7, #28]
 8003e54:	089b      	lsrs	r3, r3, #2
 8003e56:	f003 0301 	and.w	r3, r3, #1
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d00e      	beq.n	8003e7c <HAL_I2C_EV_IRQHandler+0x2dc>
 8003e5e:	697b      	ldr	r3, [r7, #20]
 8003e60:	0a5b      	lsrs	r3, r3, #9
 8003e62:	f003 0301 	and.w	r3, r3, #1
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d008      	beq.n	8003e7c <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 8003e6a:	6878      	ldr	r0, [r7, #4]
 8003e6c:	f000 ff58 	bl	8004d20 <I2C_SlaveReceive_BTF>
 8003e70:	e004      	b.n	8003e7c <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 8003e72:	bf00      	nop
 8003e74:	e002      	b.n	8003e7c <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003e76:	bf00      	nop
 8003e78:	e000      	b.n	8003e7c <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003e7a:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 8003e7c:	3720      	adds	r7, #32
 8003e7e:	46bd      	mov	sp, r7
 8003e80:	bd80      	pop	{r7, pc}

08003e82 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8003e82:	b580      	push	{r7, lr}
 8003e84:	b08a      	sub	sp, #40	@ 0x28
 8003e86:	af00      	add	r7, sp, #0
 8003e88:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	695b      	ldr	r3, [r3, #20]
 8003e90:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	685b      	ldr	r3, [r3, #4]
 8003e98:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 8003e9a:	2300      	movs	r3, #0
 8003e9c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003ea4:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8003ea6:	6a3b      	ldr	r3, [r7, #32]
 8003ea8:	0a1b      	lsrs	r3, r3, #8
 8003eaa:	f003 0301 	and.w	r3, r3, #1
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d00e      	beq.n	8003ed0 <HAL_I2C_ER_IRQHandler+0x4e>
 8003eb2:	69fb      	ldr	r3, [r7, #28]
 8003eb4:	0a1b      	lsrs	r3, r3, #8
 8003eb6:	f003 0301 	and.w	r3, r3, #1
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d008      	beq.n	8003ed0 <HAL_I2C_ER_IRQHandler+0x4e>
  {
    error |= HAL_I2C_ERROR_BERR;
 8003ebe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ec0:	f043 0301 	orr.w	r3, r3, #1
 8003ec4:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8003ece:	615a      	str	r2, [r3, #20]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8003ed0:	6a3b      	ldr	r3, [r7, #32]
 8003ed2:	0a5b      	lsrs	r3, r3, #9
 8003ed4:	f003 0301 	and.w	r3, r3, #1
 8003ed8:	2b00      	cmp	r3, #0
 8003eda:	d00e      	beq.n	8003efa <HAL_I2C_ER_IRQHandler+0x78>
 8003edc:	69fb      	ldr	r3, [r7, #28]
 8003ede:	0a1b      	lsrs	r3, r3, #8
 8003ee0:	f003 0301 	and.w	r3, r3, #1
 8003ee4:	2b00      	cmp	r3, #0
 8003ee6:	d008      	beq.n	8003efa <HAL_I2C_ER_IRQHandler+0x78>
  {
    error |= HAL_I2C_ERROR_ARLO;
 8003ee8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003eea:	f043 0302 	orr.w	r3, r3, #2
 8003eee:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	f46f 7200 	mvn.w	r2, #512	@ 0x200
 8003ef8:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8003efa:	6a3b      	ldr	r3, [r7, #32]
 8003efc:	0a9b      	lsrs	r3, r3, #10
 8003efe:	f003 0301 	and.w	r3, r3, #1
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	d03f      	beq.n	8003f86 <HAL_I2C_ER_IRQHandler+0x104>
 8003f06:	69fb      	ldr	r3, [r7, #28]
 8003f08:	0a1b      	lsrs	r3, r3, #8
 8003f0a:	f003 0301 	and.w	r3, r3, #1
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	d039      	beq.n	8003f86 <HAL_I2C_ER_IRQHandler+0x104>
  {
    tmp1 = CurrentMode;
 8003f12:	7efb      	ldrb	r3, [r7, #27]
 8003f14:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f1a:	b29b      	uxth	r3, r3
 8003f1c:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003f24:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f2a:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8003f2c:	7ebb      	ldrb	r3, [r7, #26]
 8003f2e:	2b20      	cmp	r3, #32
 8003f30:	d112      	bne.n	8003f58 <HAL_I2C_ER_IRQHandler+0xd6>
 8003f32:	697b      	ldr	r3, [r7, #20]
 8003f34:	2b00      	cmp	r3, #0
 8003f36:	d10f      	bne.n	8003f58 <HAL_I2C_ER_IRQHandler+0xd6>
 8003f38:	7cfb      	ldrb	r3, [r7, #19]
 8003f3a:	2b21      	cmp	r3, #33	@ 0x21
 8003f3c:	d008      	beq.n	8003f50 <HAL_I2C_ER_IRQHandler+0xce>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 8003f3e:	7cfb      	ldrb	r3, [r7, #19]
 8003f40:	2b29      	cmp	r3, #41	@ 0x29
 8003f42:	d005      	beq.n	8003f50 <HAL_I2C_ER_IRQHandler+0xce>
 8003f44:	7cfb      	ldrb	r3, [r7, #19]
 8003f46:	2b28      	cmp	r3, #40	@ 0x28
 8003f48:	d106      	bne.n	8003f58 <HAL_I2C_ER_IRQHandler+0xd6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	2b21      	cmp	r3, #33	@ 0x21
 8003f4e:	d103      	bne.n	8003f58 <HAL_I2C_ER_IRQHandler+0xd6>
    {
      I2C_Slave_AF(hi2c);
 8003f50:	6878      	ldr	r0, [r7, #4]
 8003f52:	f001 f881 	bl	8005058 <I2C_Slave_AF>
 8003f56:	e016      	b.n	8003f86 <HAL_I2C_ER_IRQHandler+0x104>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003f60:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 8003f62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f64:	f043 0304 	orr.w	r3, r3, #4
 8003f68:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8003f6a:	7efb      	ldrb	r3, [r7, #27]
 8003f6c:	2b10      	cmp	r3, #16
 8003f6e:	d002      	beq.n	8003f76 <HAL_I2C_ER_IRQHandler+0xf4>
 8003f70:	7efb      	ldrb	r3, [r7, #27]
 8003f72:	2b40      	cmp	r3, #64	@ 0x40
 8003f74:	d107      	bne.n	8003f86 <HAL_I2C_ER_IRQHandler+0x104>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	681a      	ldr	r2, [r3, #0]
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003f84:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8003f86:	6a3b      	ldr	r3, [r7, #32]
 8003f88:	0adb      	lsrs	r3, r3, #11
 8003f8a:	f003 0301 	and.w	r3, r3, #1
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d00e      	beq.n	8003fb0 <HAL_I2C_ER_IRQHandler+0x12e>
 8003f92:	69fb      	ldr	r3, [r7, #28]
 8003f94:	0a1b      	lsrs	r3, r3, #8
 8003f96:	f003 0301 	and.w	r3, r3, #1
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d008      	beq.n	8003fb0 <HAL_I2C_ER_IRQHandler+0x12e>
  {
    error |= HAL_I2C_ERROR_OVR;
 8003f9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fa0:	f043 0308 	orr.w	r3, r3, #8
 8003fa4:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	f46f 6200 	mvn.w	r2, #2048	@ 0x800
 8003fae:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 8003fb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d008      	beq.n	8003fc8 <HAL_I2C_ER_IRQHandler+0x146>
  {
    hi2c->ErrorCode |= error;
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003fba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fbc:	431a      	orrs	r2, r3
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	641a      	str	r2, [r3, #64]	@ 0x40
    I2C_ITError(hi2c);
 8003fc2:	6878      	ldr	r0, [r7, #4]
 8003fc4:	f001 f8bc 	bl	8005140 <I2C_ITError>
  }
}
 8003fc8:	bf00      	nop
 8003fca:	3728      	adds	r7, #40	@ 0x28
 8003fcc:	46bd      	mov	sp, r7
 8003fce:	bd80      	pop	{r7, pc}

08003fd0 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003fd0:	b480      	push	{r7}
 8003fd2:	b083      	sub	sp, #12
 8003fd4:	af00      	add	r7, sp, #0
 8003fd6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8003fd8:	bf00      	nop
 8003fda:	370c      	adds	r7, #12
 8003fdc:	46bd      	mov	sp, r7
 8003fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fe2:	4770      	bx	lr

08003fe4 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003fe4:	b480      	push	{r7}
 8003fe6:	b083      	sub	sp, #12
 8003fe8:	af00      	add	r7, sp, #0
 8003fea:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8003fec:	bf00      	nop
 8003fee:	370c      	adds	r7, #12
 8003ff0:	46bd      	mov	sp, r7
 8003ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ff6:	4770      	bx	lr

08003ff8 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003ff8:	b480      	push	{r7}
 8003ffa:	b083      	sub	sp, #12
 8003ffc:	af00      	add	r7, sp, #0
 8003ffe:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8004000:	bf00      	nop
 8004002:	370c      	adds	r7, #12
 8004004:	46bd      	mov	sp, r7
 8004006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800400a:	4770      	bx	lr

0800400c <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800400c:	b480      	push	{r7}
 800400e:	b083      	sub	sp, #12
 8004010:	af00      	add	r7, sp, #0
 8004012:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8004014:	bf00      	nop
 8004016:	370c      	adds	r7, #12
 8004018:	46bd      	mov	sp, r7
 800401a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800401e:	4770      	bx	lr

08004020 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8004020:	b480      	push	{r7}
 8004022:	b083      	sub	sp, #12
 8004024:	af00      	add	r7, sp, #0
 8004026:	6078      	str	r0, [r7, #4]
 8004028:	460b      	mov	r3, r1
 800402a:	70fb      	strb	r3, [r7, #3]
 800402c:	4613      	mov	r3, r2
 800402e:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8004030:	bf00      	nop
 8004032:	370c      	adds	r7, #12
 8004034:	46bd      	mov	sp, r7
 8004036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800403a:	4770      	bx	lr

0800403c <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800403c:	b480      	push	{r7}
 800403e:	b083      	sub	sp, #12
 8004040:	af00      	add	r7, sp, #0
 8004042:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8004044:	bf00      	nop
 8004046:	370c      	adds	r7, #12
 8004048:	46bd      	mov	sp, r7
 800404a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800404e:	4770      	bx	lr

08004050 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004050:	b480      	push	{r7}
 8004052:	b083      	sub	sp, #12
 8004054:	af00      	add	r7, sp, #0
 8004056:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8004058:	bf00      	nop
 800405a:	370c      	adds	r7, #12
 800405c:	46bd      	mov	sp, r7
 800405e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004062:	4770      	bx	lr

08004064 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004064:	b480      	push	{r7}
 8004066:	b083      	sub	sp, #12
 8004068:	af00      	add	r7, sp, #0
 800406a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 800406c:	bf00      	nop
 800406e:	370c      	adds	r7, #12
 8004070:	46bd      	mov	sp, r7
 8004072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004076:	4770      	bx	lr

08004078 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8004078:	b480      	push	{r7}
 800407a:	b083      	sub	sp, #12
 800407c:	af00      	add	r7, sp, #0
 800407e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8004080:	bf00      	nop
 8004082:	370c      	adds	r7, #12
 8004084:	46bd      	mov	sp, r7
 8004086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800408a:	4770      	bx	lr

0800408c <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800408c:	b480      	push	{r7}
 800408e:	b083      	sub	sp, #12
 8004090:	af00      	add	r7, sp, #0
 8004092:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8004094:	bf00      	nop
 8004096:	370c      	adds	r7, #12
 8004098:	46bd      	mov	sp, r7
 800409a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800409e:	4770      	bx	lr

080040a0 <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 80040a0:	b580      	push	{r7, lr}
 80040a2:	b084      	sub	sp, #16
 80040a4:	af00      	add	r7, sp, #0
 80040a6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80040ae:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80040b6:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80040bc:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d150      	bne.n	8004168 <I2C_MasterTransmit_TXE+0xc8>
 80040c6:	7bfb      	ldrb	r3, [r7, #15]
 80040c8:	2b21      	cmp	r3, #33	@ 0x21
 80040ca:	d14d      	bne.n	8004168 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80040cc:	68bb      	ldr	r3, [r7, #8]
 80040ce:	2b08      	cmp	r3, #8
 80040d0:	d01d      	beq.n	800410e <I2C_MasterTransmit_TXE+0x6e>
 80040d2:	68bb      	ldr	r3, [r7, #8]
 80040d4:	2b20      	cmp	r3, #32
 80040d6:	d01a      	beq.n	800410e <I2C_MasterTransmit_TXE+0x6e>
 80040d8:	68bb      	ldr	r3, [r7, #8]
 80040da:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80040de:	d016      	beq.n	800410e <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	685a      	ldr	r2, [r3, #4]
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80040ee:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	2211      	movs	r2, #17
 80040f4:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	2200      	movs	r2, #0
 80040fa:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	2220      	movs	r2, #32
 8004102:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8004106:	6878      	ldr	r0, [r7, #4]
 8004108:	f7ff ff62 	bl	8003fd0 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800410c:	e060      	b.n	80041d0 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	685a      	ldr	r2, [r3, #4]
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800411c:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	681a      	ldr	r2, [r3, #0]
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800412c:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	2200      	movs	r2, #0
 8004132:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	2220      	movs	r2, #32
 8004138:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004142:	b2db      	uxtb	r3, r3
 8004144:	2b40      	cmp	r3, #64	@ 0x40
 8004146:	d107      	bne.n	8004158 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	2200      	movs	r2, #0
 800414c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 8004150:	6878      	ldr	r0, [r7, #4]
 8004152:	f7ff ff7d 	bl	8004050 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004156:	e03b      	b.n	80041d0 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	2200      	movs	r2, #0
 800415c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8004160:	6878      	ldr	r0, [r7, #4]
 8004162:	f7ff ff35 	bl	8003fd0 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004166:	e033      	b.n	80041d0 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8004168:	7bfb      	ldrb	r3, [r7, #15]
 800416a:	2b21      	cmp	r3, #33	@ 0x21
 800416c:	d005      	beq.n	800417a <I2C_MasterTransmit_TXE+0xda>
 800416e:	7bbb      	ldrb	r3, [r7, #14]
 8004170:	2b40      	cmp	r3, #64	@ 0x40
 8004172:	d12d      	bne.n	80041d0 <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8004174:	7bfb      	ldrb	r3, [r7, #15]
 8004176:	2b22      	cmp	r3, #34	@ 0x22
 8004178:	d12a      	bne.n	80041d0 <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800417e:	b29b      	uxth	r3, r3
 8004180:	2b00      	cmp	r3, #0
 8004182:	d108      	bne.n	8004196 <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	685a      	ldr	r2, [r3, #4]
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004192:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8004194:	e01c      	b.n	80041d0 <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800419c:	b2db      	uxtb	r3, r3
 800419e:	2b40      	cmp	r3, #64	@ 0x40
 80041a0:	d103      	bne.n	80041aa <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 80041a2:	6878      	ldr	r0, [r7, #4]
 80041a4:	f000 f88e 	bl	80042c4 <I2C_MemoryTransmit_TXE_BTF>
}
 80041a8:	e012      	b.n	80041d0 <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041ae:	781a      	ldrb	r2, [r3, #0]
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041ba:	1c5a      	adds	r2, r3, #1
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80041c4:	b29b      	uxth	r3, r3
 80041c6:	3b01      	subs	r3, #1
 80041c8:	b29a      	uxth	r2, r3
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 80041ce:	e7ff      	b.n	80041d0 <I2C_MasterTransmit_TXE+0x130>
 80041d0:	bf00      	nop
 80041d2:	3710      	adds	r7, #16
 80041d4:	46bd      	mov	sp, r7
 80041d6:	bd80      	pop	{r7, pc}

080041d8 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 80041d8:	b580      	push	{r7, lr}
 80041da:	b084      	sub	sp, #16
 80041dc:	af00      	add	r7, sp, #0
 80041de:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041e4:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80041ec:	b2db      	uxtb	r3, r3
 80041ee:	2b21      	cmp	r3, #33	@ 0x21
 80041f0:	d164      	bne.n	80042bc <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80041f6:	b29b      	uxth	r3, r3
 80041f8:	2b00      	cmp	r3, #0
 80041fa:	d012      	beq.n	8004222 <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004200:	781a      	ldrb	r2, [r3, #0]
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800420c:	1c5a      	adds	r2, r3, #1
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004216:	b29b      	uxth	r3, r3
 8004218:	3b01      	subs	r3, #1
 800421a:	b29a      	uxth	r2, r3
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 8004220:	e04c      	b.n	80042bc <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004222:	68fb      	ldr	r3, [r7, #12]
 8004224:	2b08      	cmp	r3, #8
 8004226:	d01d      	beq.n	8004264 <I2C_MasterTransmit_BTF+0x8c>
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	2b20      	cmp	r3, #32
 800422c:	d01a      	beq.n	8004264 <I2C_MasterTransmit_BTF+0x8c>
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004234:	d016      	beq.n	8004264 <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	685a      	ldr	r2, [r3, #4]
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004244:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	2211      	movs	r2, #17
 800424a:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	2200      	movs	r2, #0
 8004250:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	2220      	movs	r2, #32
 8004258:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 800425c:	6878      	ldr	r0, [r7, #4]
 800425e:	f7ff feb7 	bl	8003fd0 <HAL_I2C_MasterTxCpltCallback>
}
 8004262:	e02b      	b.n	80042bc <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	685a      	ldr	r2, [r3, #4]
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004272:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	681a      	ldr	r2, [r3, #0]
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004282:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	2200      	movs	r2, #0
 8004288:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	2220      	movs	r2, #32
 800428e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004298:	b2db      	uxtb	r3, r3
 800429a:	2b40      	cmp	r3, #64	@ 0x40
 800429c:	d107      	bne.n	80042ae <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	2200      	movs	r2, #0
 80042a2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 80042a6:	6878      	ldr	r0, [r7, #4]
 80042a8:	f7ff fed2 	bl	8004050 <HAL_I2C_MemTxCpltCallback>
}
 80042ac:	e006      	b.n	80042bc <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	2200      	movs	r2, #0
 80042b2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 80042b6:	6878      	ldr	r0, [r7, #4]
 80042b8:	f7ff fe8a 	bl	8003fd0 <HAL_I2C_MasterTxCpltCallback>
}
 80042bc:	bf00      	nop
 80042be:	3710      	adds	r7, #16
 80042c0:	46bd      	mov	sp, r7
 80042c2:	bd80      	pop	{r7, pc}

080042c4 <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 80042c4:	b580      	push	{r7, lr}
 80042c6:	b084      	sub	sp, #16
 80042c8:	af00      	add	r7, sp, #0
 80042ca:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80042d2:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80042d8:	2b00      	cmp	r3, #0
 80042da:	d11d      	bne.n	8004318 <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80042e0:	2b01      	cmp	r3, #1
 80042e2:	d10b      	bne.n	80042fc <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80042e8:	b2da      	uxtb	r2, r3
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80042f4:	1c9a      	adds	r2, r3, #2
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear TXE and BTF flags */
    I2C_Flush_DR(hi2c);
  }
}
 80042fa:	e077      	b.n	80043ec <I2C_MemoryTransmit_TXE_BTF+0x128>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004300:	b29b      	uxth	r3, r3
 8004302:	121b      	asrs	r3, r3, #8
 8004304:	b2da      	uxtb	r2, r3
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004310:	1c5a      	adds	r2, r3, #1
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8004316:	e069      	b.n	80043ec <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 1U)
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800431c:	2b01      	cmp	r3, #1
 800431e:	d10b      	bne.n	8004338 <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004324:	b2da      	uxtb	r2, r3
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004330:	1c5a      	adds	r2, r3, #1
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8004336:	e059      	b.n	80043ec <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 2U)
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800433c:	2b02      	cmp	r3, #2
 800433e:	d152      	bne.n	80043e6 <I2C_MemoryTransmit_TXE_BTF+0x122>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 8004340:	7bfb      	ldrb	r3, [r7, #15]
 8004342:	2b22      	cmp	r3, #34	@ 0x22
 8004344:	d10d      	bne.n	8004362 <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	681a      	ldr	r2, [r3, #0]
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004354:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800435a:	1c5a      	adds	r2, r3, #1
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8004360:	e044      	b.n	80043ec <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004366:	b29b      	uxth	r3, r3
 8004368:	2b00      	cmp	r3, #0
 800436a:	d015      	beq.n	8004398 <I2C_MemoryTransmit_TXE_BTF+0xd4>
 800436c:	7bfb      	ldrb	r3, [r7, #15]
 800436e:	2b21      	cmp	r3, #33	@ 0x21
 8004370:	d112      	bne.n	8004398 <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004376:	781a      	ldrb	r2, [r3, #0]
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004382:	1c5a      	adds	r2, r3, #1
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	625a      	str	r2, [r3, #36]	@ 0x24
      hi2c->XferCount--;
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800438c:	b29b      	uxth	r3, r3
 800438e:	3b01      	subs	r3, #1
 8004390:	b29a      	uxth	r2, r3
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8004396:	e029      	b.n	80043ec <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800439c:	b29b      	uxth	r3, r3
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d124      	bne.n	80043ec <I2C_MemoryTransmit_TXE_BTF+0x128>
 80043a2:	7bfb      	ldrb	r3, [r7, #15]
 80043a4:	2b21      	cmp	r3, #33	@ 0x21
 80043a6:	d121      	bne.n	80043ec <I2C_MemoryTransmit_TXE_BTF+0x128>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	685a      	ldr	r2, [r3, #4]
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80043b6:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	681a      	ldr	r2, [r3, #0]
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80043c6:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	2200      	movs	r2, #0
 80043cc:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	2220      	movs	r2, #32
 80043d2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	2200      	movs	r2, #0
 80043da:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 80043de:	6878      	ldr	r0, [r7, #4]
 80043e0:	f7ff fe36 	bl	8004050 <HAL_I2C_MemTxCpltCallback>
}
 80043e4:	e002      	b.n	80043ec <I2C_MemoryTransmit_TXE_BTF+0x128>
    I2C_Flush_DR(hi2c);
 80043e6:	6878      	ldr	r0, [r7, #4]
 80043e8:	f7ff f898 	bl	800351c <I2C_Flush_DR>
}
 80043ec:	bf00      	nop
 80043ee:	3710      	adds	r7, #16
 80043f0:	46bd      	mov	sp, r7
 80043f2:	bd80      	pop	{r7, pc}

080043f4 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 80043f4:	b580      	push	{r7, lr}
 80043f6:	b084      	sub	sp, #16
 80043f8:	af00      	add	r7, sp, #0
 80043fa:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004402:	b2db      	uxtb	r3, r3
 8004404:	2b22      	cmp	r3, #34	@ 0x22
 8004406:	f040 80b9 	bne.w	800457c <I2C_MasterReceive_RXNE+0x188>
  {
    uint32_t tmp;
    uint32_t CurrentXferOptions;

    CurrentXferOptions = hi2c->XferOptions;
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800440e:	60fb      	str	r3, [r7, #12]
    tmp = hi2c->XferCount;
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004414:	b29b      	uxth	r3, r3
 8004416:	60bb      	str	r3, [r7, #8]
    if (tmp > 3U)
 8004418:	68bb      	ldr	r3, [r7, #8]
 800441a:	2b03      	cmp	r3, #3
 800441c:	d921      	bls.n	8004462 <I2C_MasterReceive_RXNE+0x6e>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	691a      	ldr	r2, [r3, #16]
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004428:	b2d2      	uxtb	r2, r2
 800442a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004430:	1c5a      	adds	r2, r3, #1
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800443a:	b29b      	uxth	r3, r3
 800443c:	3b01      	subs	r3, #1
 800443e:	b29a      	uxth	r2, r3
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004448:	b29b      	uxth	r3, r3
 800444a:	2b03      	cmp	r3, #3
 800444c:	f040 8096 	bne.w	800457c <I2C_MasterReceive_RXNE+0x188>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	685a      	ldr	r2, [r3, #4]
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800445e:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 8004460:	e08c      	b.n	800457c <I2C_MasterReceive_RXNE+0x188>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004466:	2b02      	cmp	r3, #2
 8004468:	d07f      	beq.n	800456a <I2C_MasterReceive_RXNE+0x176>
 800446a:	68bb      	ldr	r3, [r7, #8]
 800446c:	2b01      	cmp	r3, #1
 800446e:	d002      	beq.n	8004476 <I2C_MasterReceive_RXNE+0x82>
 8004470:	68bb      	ldr	r3, [r7, #8]
 8004472:	2b00      	cmp	r3, #0
 8004474:	d179      	bne.n	800456a <I2C_MasterReceive_RXNE+0x176>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8004476:	6878      	ldr	r0, [r7, #4]
 8004478:	f001 fb64 	bl	8005b44 <I2C_WaitOnSTOPRequestThroughIT>
 800447c:	4603      	mov	r3, r0
 800447e:	2b00      	cmp	r3, #0
 8004480:	d14c      	bne.n	800451c <I2C_MasterReceive_RXNE+0x128>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	681a      	ldr	r2, [r3, #0]
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004490:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	685a      	ldr	r2, [r3, #4]
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80044a0:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	691a      	ldr	r2, [r3, #16]
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044ac:	b2d2      	uxtb	r2, r2
 80044ae:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044b4:	1c5a      	adds	r2, r3, #1
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80044be:	b29b      	uxth	r3, r3
 80044c0:	3b01      	subs	r3, #1
 80044c2:	b29a      	uxth	r2, r3
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	2220      	movs	r2, #32
 80044cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80044d6:	b2db      	uxtb	r3, r3
 80044d8:	2b40      	cmp	r3, #64	@ 0x40
 80044da:	d10a      	bne.n	80044f2 <I2C_MasterReceive_RXNE+0xfe>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	2200      	movs	r2, #0
 80044e0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	2200      	movs	r2, #0
 80044e8:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 80044ea:	6878      	ldr	r0, [r7, #4]
 80044ec:	f7ff fdba 	bl	8004064 <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 80044f0:	e044      	b.n	800457c <I2C_MasterReceive_RXNE+0x188>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	2200      	movs	r2, #0
 80044f6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	2b08      	cmp	r3, #8
 80044fe:	d002      	beq.n	8004506 <I2C_MasterReceive_RXNE+0x112>
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	2b20      	cmp	r3, #32
 8004504:	d103      	bne.n	800450e <I2C_MasterReceive_RXNE+0x11a>
            hi2c->PreviousState = I2C_STATE_NONE;
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	2200      	movs	r2, #0
 800450a:	631a      	str	r2, [r3, #48]	@ 0x30
 800450c:	e002      	b.n	8004514 <I2C_MasterReceive_RXNE+0x120>
            hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	2212      	movs	r2, #18
 8004512:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 8004514:	6878      	ldr	r0, [r7, #4]
 8004516:	f7ff fd65 	bl	8003fe4 <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 800451a:	e02f      	b.n	800457c <I2C_MasterReceive_RXNE+0x188>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	685a      	ldr	r2, [r3, #4]
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800452a:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	691a      	ldr	r2, [r3, #16]
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004536:	b2d2      	uxtb	r2, r2
 8004538:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800453e:	1c5a      	adds	r2, r3, #1
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004548:	b29b      	uxth	r3, r3
 800454a:	3b01      	subs	r3, #1
 800454c:	b29a      	uxth	r2, r3
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	2220      	movs	r2, #32
 8004556:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	2200      	movs	r2, #0
 800455e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 8004562:	6878      	ldr	r0, [r7, #4]
 8004564:	f7ff fd88 	bl	8004078 <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8004568:	e008      	b.n	800457c <I2C_MasterReceive_RXNE+0x188>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	685a      	ldr	r2, [r3, #4]
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004578:	605a      	str	r2, [r3, #4]
}
 800457a:	e7ff      	b.n	800457c <I2C_MasterReceive_RXNE+0x188>
 800457c:	bf00      	nop
 800457e:	3710      	adds	r7, #16
 8004580:	46bd      	mov	sp, r7
 8004582:	bd80      	pop	{r7, pc}

08004584 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8004584:	b580      	push	{r7, lr}
 8004586:	b084      	sub	sp, #16
 8004588:	af00      	add	r7, sp, #0
 800458a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004590:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004596:	b29b      	uxth	r3, r3
 8004598:	2b04      	cmp	r3, #4
 800459a:	d11b      	bne.n	80045d4 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	685a      	ldr	r2, [r3, #4]
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80045aa:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	691a      	ldr	r2, [r3, #16]
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045b6:	b2d2      	uxtb	r2, r2
 80045b8:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045be:	1c5a      	adds	r2, r3, #1
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80045c8:	b29b      	uxth	r3, r3
 80045ca:	3b01      	subs	r3, #1
 80045cc:	b29a      	uxth	r2, r3
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 80045d2:	e0c4      	b.n	800475e <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 3U)
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80045d8:	b29b      	uxth	r3, r3
 80045da:	2b03      	cmp	r3, #3
 80045dc:	d129      	bne.n	8004632 <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	685a      	ldr	r2, [r3, #4]
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80045ec:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	2b04      	cmp	r3, #4
 80045f2:	d00a      	beq.n	800460a <I2C_MasterReceive_BTF+0x86>
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	2b02      	cmp	r3, #2
 80045f8:	d007      	beq.n	800460a <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	681a      	ldr	r2, [r3, #0]
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004608:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	691a      	ldr	r2, [r3, #16]
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004614:	b2d2      	uxtb	r2, r2
 8004616:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800461c:	1c5a      	adds	r2, r3, #1
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004626:	b29b      	uxth	r3, r3
 8004628:	3b01      	subs	r3, #1
 800462a:	b29a      	uxth	r2, r3
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8004630:	e095      	b.n	800475e <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 2U)
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004636:	b29b      	uxth	r3, r3
 8004638:	2b02      	cmp	r3, #2
 800463a:	d17d      	bne.n	8004738 <I2C_MasterReceive_BTF+0x1b4>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	2b01      	cmp	r3, #1
 8004640:	d002      	beq.n	8004648 <I2C_MasterReceive_BTF+0xc4>
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	2b10      	cmp	r3, #16
 8004646:	d108      	bne.n	800465a <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	681a      	ldr	r2, [r3, #0]
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004656:	601a      	str	r2, [r3, #0]
 8004658:	e016      	b.n	8004688 <I2C_MasterReceive_BTF+0x104>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	2b04      	cmp	r3, #4
 800465e:	d002      	beq.n	8004666 <I2C_MasterReceive_BTF+0xe2>
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	2b02      	cmp	r3, #2
 8004664:	d108      	bne.n	8004678 <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	681a      	ldr	r2, [r3, #0]
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004674:	601a      	str	r2, [r3, #0]
 8004676:	e007      	b.n	8004688 <I2C_MasterReceive_BTF+0x104>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	681a      	ldr	r2, [r3, #0]
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004686:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	691a      	ldr	r2, [r3, #16]
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004692:	b2d2      	uxtb	r2, r2
 8004694:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800469a:	1c5a      	adds	r2, r3, #1
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80046a4:	b29b      	uxth	r3, r3
 80046a6:	3b01      	subs	r3, #1
 80046a8:	b29a      	uxth	r2, r3
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	855a      	strh	r2, [r3, #42]	@ 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	691a      	ldr	r2, [r3, #16]
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046b8:	b2d2      	uxtb	r2, r2
 80046ba:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046c0:	1c5a      	adds	r2, r3, #1
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80046ca:	b29b      	uxth	r3, r3
 80046cc:	3b01      	subs	r3, #1
 80046ce:	b29a      	uxth	r2, r3
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	685a      	ldr	r2, [r3, #4]
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 80046e2:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	2220      	movs	r2, #32
 80046e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80046f2:	b2db      	uxtb	r3, r3
 80046f4:	2b40      	cmp	r3, #64	@ 0x40
 80046f6:	d10a      	bne.n	800470e <I2C_MasterReceive_BTF+0x18a>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	2200      	movs	r2, #0
 80046fc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	2200      	movs	r2, #0
 8004704:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 8004706:	6878      	ldr	r0, [r7, #4]
 8004708:	f7ff fcac 	bl	8004064 <HAL_I2C_MemRxCpltCallback>
}
 800470c:	e027      	b.n	800475e <I2C_MasterReceive_BTF+0x1da>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	2200      	movs	r2, #0
 8004712:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8004716:	68fb      	ldr	r3, [r7, #12]
 8004718:	2b08      	cmp	r3, #8
 800471a:	d002      	beq.n	8004722 <I2C_MasterReceive_BTF+0x19e>
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	2b20      	cmp	r3, #32
 8004720:	d103      	bne.n	800472a <I2C_MasterReceive_BTF+0x1a6>
        hi2c->PreviousState = I2C_STATE_NONE;
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	2200      	movs	r2, #0
 8004726:	631a      	str	r2, [r3, #48]	@ 0x30
 8004728:	e002      	b.n	8004730 <I2C_MasterReceive_BTF+0x1ac>
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	2212      	movs	r2, #18
 800472e:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8004730:	6878      	ldr	r0, [r7, #4]
 8004732:	f7ff fc57 	bl	8003fe4 <HAL_I2C_MasterRxCpltCallback>
}
 8004736:	e012      	b.n	800475e <I2C_MasterReceive_BTF+0x1da>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	691a      	ldr	r2, [r3, #16]
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004742:	b2d2      	uxtb	r2, r2
 8004744:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800474a:	1c5a      	adds	r2, r3, #1
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004754:	b29b      	uxth	r3, r3
 8004756:	3b01      	subs	r3, #1
 8004758:	b29a      	uxth	r2, r3
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 800475e:	bf00      	nop
 8004760:	3710      	adds	r7, #16
 8004762:	46bd      	mov	sp, r7
 8004764:	bd80      	pop	{r7, pc}

08004766 <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 8004766:	b480      	push	{r7}
 8004768:	b083      	sub	sp, #12
 800476a:	af00      	add	r7, sp, #0
 800476c:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004774:	b2db      	uxtb	r3, r3
 8004776:	2b40      	cmp	r3, #64	@ 0x40
 8004778:	d117      	bne.n	80047aa <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800477e:	2b00      	cmp	r3, #0
 8004780:	d109      	bne.n	8004796 <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004786:	b2db      	uxtb	r3, r3
 8004788:	461a      	mov	r2, r3
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004792:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 8004794:	e067      	b.n	8004866 <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800479a:	b2db      	uxtb	r3, r3
 800479c:	f043 0301 	orr.w	r3, r3, #1
 80047a0:	b2da      	uxtb	r2, r3
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	611a      	str	r2, [r3, #16]
}
 80047a8:	e05d      	b.n	8004866 <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	691b      	ldr	r3, [r3, #16]
 80047ae:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80047b2:	d133      	bne.n	800481c <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80047ba:	b2db      	uxtb	r3, r3
 80047bc:	2b21      	cmp	r3, #33	@ 0x21
 80047be:	d109      	bne.n	80047d4 <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80047c4:	b2db      	uxtb	r3, r3
 80047c6:	461a      	mov	r2, r3
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80047d0:	611a      	str	r2, [r3, #16]
 80047d2:	e008      	b.n	80047e6 <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80047d8:	b2db      	uxtb	r3, r3
 80047da:	f043 0301 	orr.w	r3, r3, #1
 80047de:	b2da      	uxtb	r2, r3
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d004      	beq.n	80047f8 <I2C_Master_SB+0x92>
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80047f2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	d108      	bne.n	800480a <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	d032      	beq.n	8004866 <I2C_Master_SB+0x100>
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004804:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004806:	2b00      	cmp	r3, #0
 8004808:	d02d      	beq.n	8004866 <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	685a      	ldr	r2, [r3, #4]
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004818:	605a      	str	r2, [r3, #4]
}
 800481a:	e024      	b.n	8004866 <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004820:	2b00      	cmp	r3, #0
 8004822:	d10e      	bne.n	8004842 <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004828:	b29b      	uxth	r3, r3
 800482a:	11db      	asrs	r3, r3, #7
 800482c:	b2db      	uxtb	r3, r3
 800482e:	f003 0306 	and.w	r3, r3, #6
 8004832:	b2db      	uxtb	r3, r3
 8004834:	f063 030f 	orn	r3, r3, #15
 8004838:	b2da      	uxtb	r2, r3
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	611a      	str	r2, [r3, #16]
}
 8004840:	e011      	b.n	8004866 <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004846:	2b01      	cmp	r3, #1
 8004848:	d10d      	bne.n	8004866 <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800484e:	b29b      	uxth	r3, r3
 8004850:	11db      	asrs	r3, r3, #7
 8004852:	b2db      	uxtb	r3, r3
 8004854:	f003 0306 	and.w	r3, r3, #6
 8004858:	b2db      	uxtb	r3, r3
 800485a:	f063 030e 	orn	r3, r3, #14
 800485e:	b2da      	uxtb	r2, r3
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	611a      	str	r2, [r3, #16]
}
 8004866:	bf00      	nop
 8004868:	370c      	adds	r7, #12
 800486a:	46bd      	mov	sp, r7
 800486c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004870:	4770      	bx	lr

08004872 <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 8004872:	b480      	push	{r7}
 8004874:	b083      	sub	sp, #12
 8004876:	af00      	add	r7, sp, #0
 8004878:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800487e:	b2da      	uxtb	r2, r3
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800488a:	2b00      	cmp	r3, #0
 800488c:	d004      	beq.n	8004898 <I2C_Master_ADD10+0x26>
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004892:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004894:	2b00      	cmp	r3, #0
 8004896:	d108      	bne.n	80048aa <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800489c:	2b00      	cmp	r3, #0
 800489e:	d00c      	beq.n	80048ba <I2C_Master_ADD10+0x48>
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80048a4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	d007      	beq.n	80048ba <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	685a      	ldr	r2, [r3, #4]
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80048b8:	605a      	str	r2, [r3, #4]
  }
}
 80048ba:	bf00      	nop
 80048bc:	370c      	adds	r7, #12
 80048be:	46bd      	mov	sp, r7
 80048c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048c4:	4770      	bx	lr

080048c6 <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 80048c6:	b480      	push	{r7}
 80048c8:	b091      	sub	sp, #68	@ 0x44
 80048ca:	af00      	add	r7, sp, #0
 80048cc:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80048d4:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80048dc:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80048e2:	637b      	str	r3, [r7, #52]	@ 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80048ea:	b2db      	uxtb	r3, r3
 80048ec:	2b22      	cmp	r3, #34	@ 0x22
 80048ee:	f040 8169 	bne.w	8004bc4 <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80048f6:	2b00      	cmp	r3, #0
 80048f8:	d10f      	bne.n	800491a <I2C_Master_ADDR+0x54>
 80048fa:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80048fe:	2b40      	cmp	r3, #64	@ 0x40
 8004900:	d10b      	bne.n	800491a <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004902:	2300      	movs	r3, #0
 8004904:	633b      	str	r3, [r7, #48]	@ 0x30
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	695b      	ldr	r3, [r3, #20]
 800490c:	633b      	str	r3, [r7, #48]	@ 0x30
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	699b      	ldr	r3, [r3, #24]
 8004914:	633b      	str	r3, [r7, #48]	@ 0x30
 8004916:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004918:	e160      	b.n	8004bdc <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800491e:	2b00      	cmp	r3, #0
 8004920:	d11d      	bne.n	800495e <I2C_Master_ADDR+0x98>
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	691b      	ldr	r3, [r3, #16]
 8004926:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800492a:	d118      	bne.n	800495e <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800492c:	2300      	movs	r3, #0
 800492e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	695b      	ldr	r3, [r3, #20]
 8004936:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	699b      	ldr	r3, [r3, #24]
 800493e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004940:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	681a      	ldr	r2, [r3, #0]
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004950:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004956:	1c5a      	adds	r2, r3, #1
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	651a      	str	r2, [r3, #80]	@ 0x50
 800495c:	e13e      	b.n	8004bdc <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004962:	b29b      	uxth	r3, r3
 8004964:	2b00      	cmp	r3, #0
 8004966:	d113      	bne.n	8004990 <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004968:	2300      	movs	r3, #0
 800496a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	695b      	ldr	r3, [r3, #20]
 8004972:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	699b      	ldr	r3, [r3, #24]
 800497a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800497c:	6abb      	ldr	r3, [r7, #40]	@ 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	681a      	ldr	r2, [r3, #0]
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800498c:	601a      	str	r2, [r3, #0]
 800498e:	e115      	b.n	8004bbc <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004994:	b29b      	uxth	r3, r3
 8004996:	2b01      	cmp	r3, #1
 8004998:	f040 808a 	bne.w	8004ab0 <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 800499c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800499e:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80049a2:	d137      	bne.n	8004a14 <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	681a      	ldr	r2, [r3, #0]
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80049b2:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	685b      	ldr	r3, [r3, #4]
 80049ba:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80049be:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80049c2:	d113      	bne.n	80049ec <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	681a      	ldr	r2, [r3, #0]
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80049d2:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80049d4:	2300      	movs	r3, #0
 80049d6:	627b      	str	r3, [r7, #36]	@ 0x24
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	695b      	ldr	r3, [r3, #20]
 80049de:	627b      	str	r3, [r7, #36]	@ 0x24
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	699b      	ldr	r3, [r3, #24]
 80049e6:	627b      	str	r3, [r7, #36]	@ 0x24
 80049e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049ea:	e0e7      	b.n	8004bbc <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80049ec:	2300      	movs	r3, #0
 80049ee:	623b      	str	r3, [r7, #32]
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	695b      	ldr	r3, [r3, #20]
 80049f6:	623b      	str	r3, [r7, #32]
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	699b      	ldr	r3, [r3, #24]
 80049fe:	623b      	str	r3, [r7, #32]
 8004a00:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	681a      	ldr	r2, [r3, #0]
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004a10:	601a      	str	r2, [r3, #0]
 8004a12:	e0d3      	b.n	8004bbc <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8004a14:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004a16:	2b08      	cmp	r3, #8
 8004a18:	d02e      	beq.n	8004a78 <I2C_Master_ADDR+0x1b2>
 8004a1a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004a1c:	2b20      	cmp	r3, #32
 8004a1e:	d02b      	beq.n	8004a78 <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 8004a20:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004a22:	2b12      	cmp	r3, #18
 8004a24:	d102      	bne.n	8004a2c <I2C_Master_ADDR+0x166>
 8004a26:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004a28:	2b01      	cmp	r3, #1
 8004a2a:	d125      	bne.n	8004a78 <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8004a2c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004a2e:	2b04      	cmp	r3, #4
 8004a30:	d00e      	beq.n	8004a50 <I2C_Master_ADDR+0x18a>
 8004a32:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004a34:	2b02      	cmp	r3, #2
 8004a36:	d00b      	beq.n	8004a50 <I2C_Master_ADDR+0x18a>
 8004a38:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004a3a:	2b10      	cmp	r3, #16
 8004a3c:	d008      	beq.n	8004a50 <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	681a      	ldr	r2, [r3, #0]
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004a4c:	601a      	str	r2, [r3, #0]
 8004a4e:	e007      	b.n	8004a60 <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	681a      	ldr	r2, [r3, #0]
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004a5e:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004a60:	2300      	movs	r3, #0
 8004a62:	61fb      	str	r3, [r7, #28]
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	695b      	ldr	r3, [r3, #20]
 8004a6a:	61fb      	str	r3, [r7, #28]
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	699b      	ldr	r3, [r3, #24]
 8004a72:	61fb      	str	r3, [r7, #28]
 8004a74:	69fb      	ldr	r3, [r7, #28]
 8004a76:	e0a1      	b.n	8004bbc <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	681a      	ldr	r2, [r3, #0]
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004a86:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004a88:	2300      	movs	r3, #0
 8004a8a:	61bb      	str	r3, [r7, #24]
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	695b      	ldr	r3, [r3, #20]
 8004a92:	61bb      	str	r3, [r7, #24]
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	699b      	ldr	r3, [r3, #24]
 8004a9a:	61bb      	str	r3, [r7, #24]
 8004a9c:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	681a      	ldr	r2, [r3, #0]
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004aac:	601a      	str	r2, [r3, #0]
 8004aae:	e085      	b.n	8004bbc <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ab4:	b29b      	uxth	r3, r3
 8004ab6:	2b02      	cmp	r3, #2
 8004ab8:	d14d      	bne.n	8004b56 <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8004aba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004abc:	2b04      	cmp	r3, #4
 8004abe:	d016      	beq.n	8004aee <I2C_Master_ADDR+0x228>
 8004ac0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ac2:	2b02      	cmp	r3, #2
 8004ac4:	d013      	beq.n	8004aee <I2C_Master_ADDR+0x228>
 8004ac6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ac8:	2b10      	cmp	r3, #16
 8004aca:	d010      	beq.n	8004aee <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	681a      	ldr	r2, [r3, #0]
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004ada:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	681a      	ldr	r2, [r3, #0]
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004aea:	601a      	str	r2, [r3, #0]
 8004aec:	e007      	b.n	8004afe <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	681a      	ldr	r2, [r3, #0]
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004afc:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	685b      	ldr	r3, [r3, #4]
 8004b04:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004b08:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004b0c:	d117      	bne.n	8004b3e <I2C_Master_ADDR+0x278>
 8004b0e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004b10:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004b14:	d00b      	beq.n	8004b2e <I2C_Master_ADDR+0x268>
 8004b16:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004b18:	2b01      	cmp	r3, #1
 8004b1a:	d008      	beq.n	8004b2e <I2C_Master_ADDR+0x268>
 8004b1c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004b1e:	2b08      	cmp	r3, #8
 8004b20:	d005      	beq.n	8004b2e <I2C_Master_ADDR+0x268>
 8004b22:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004b24:	2b10      	cmp	r3, #16
 8004b26:	d002      	beq.n	8004b2e <I2C_Master_ADDR+0x268>
 8004b28:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004b2a:	2b20      	cmp	r3, #32
 8004b2c:	d107      	bne.n	8004b3e <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	685a      	ldr	r2, [r3, #4]
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004b3c:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004b3e:	2300      	movs	r3, #0
 8004b40:	617b      	str	r3, [r7, #20]
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	695b      	ldr	r3, [r3, #20]
 8004b48:	617b      	str	r3, [r7, #20]
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	699b      	ldr	r3, [r3, #24]
 8004b50:	617b      	str	r3, [r7, #20]
 8004b52:	697b      	ldr	r3, [r7, #20]
 8004b54:	e032      	b.n	8004bbc <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	681a      	ldr	r2, [r3, #0]
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004b64:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	685b      	ldr	r3, [r3, #4]
 8004b6c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004b70:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004b74:	d117      	bne.n	8004ba6 <I2C_Master_ADDR+0x2e0>
 8004b76:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004b78:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004b7c:	d00b      	beq.n	8004b96 <I2C_Master_ADDR+0x2d0>
 8004b7e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004b80:	2b01      	cmp	r3, #1
 8004b82:	d008      	beq.n	8004b96 <I2C_Master_ADDR+0x2d0>
 8004b84:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004b86:	2b08      	cmp	r3, #8
 8004b88:	d005      	beq.n	8004b96 <I2C_Master_ADDR+0x2d0>
 8004b8a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004b8c:	2b10      	cmp	r3, #16
 8004b8e:	d002      	beq.n	8004b96 <I2C_Master_ADDR+0x2d0>
 8004b90:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004b92:	2b20      	cmp	r3, #32
 8004b94:	d107      	bne.n	8004ba6 <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	685a      	ldr	r2, [r3, #4]
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004ba4:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004ba6:	2300      	movs	r3, #0
 8004ba8:	613b      	str	r3, [r7, #16]
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	695b      	ldr	r3, [r3, #20]
 8004bb0:	613b      	str	r3, [r7, #16]
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	699b      	ldr	r3, [r3, #24]
 8004bb8:	613b      	str	r3, [r7, #16]
 8004bba:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	2200      	movs	r2, #0
 8004bc0:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 8004bc2:	e00b      	b.n	8004bdc <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004bc4:	2300      	movs	r3, #0
 8004bc6:	60fb      	str	r3, [r7, #12]
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	695b      	ldr	r3, [r3, #20]
 8004bce:	60fb      	str	r3, [r7, #12]
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	699b      	ldr	r3, [r3, #24]
 8004bd6:	60fb      	str	r3, [r7, #12]
 8004bd8:	68fb      	ldr	r3, [r7, #12]
}
 8004bda:	e7ff      	b.n	8004bdc <I2C_Master_ADDR+0x316>
 8004bdc:	bf00      	nop
 8004bde:	3744      	adds	r7, #68	@ 0x44
 8004be0:	46bd      	mov	sp, r7
 8004be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004be6:	4770      	bx	lr

08004be8 <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8004be8:	b580      	push	{r7, lr}
 8004bea:	b084      	sub	sp, #16
 8004bec:	af00      	add	r7, sp, #0
 8004bee:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004bf6:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004bfc:	b29b      	uxth	r3, r3
 8004bfe:	2b00      	cmp	r3, #0
 8004c00:	d02b      	beq.n	8004c5a <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c06:	781a      	ldrb	r2, [r3, #0]
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c12:	1c5a      	adds	r2, r3, #1
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004c1c:	b29b      	uxth	r3, r3
 8004c1e:	3b01      	subs	r3, #1
 8004c20:	b29a      	uxth	r2, r3
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004c2a:	b29b      	uxth	r3, r3
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	d114      	bne.n	8004c5a <I2C_SlaveTransmit_TXE+0x72>
 8004c30:	7bfb      	ldrb	r3, [r7, #15]
 8004c32:	2b29      	cmp	r3, #41	@ 0x29
 8004c34:	d111      	bne.n	8004c5a <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	685a      	ldr	r2, [r3, #4]
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004c44:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	2221      	movs	r2, #33	@ 0x21
 8004c4a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	2228      	movs	r2, #40	@ 0x28
 8004c50:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8004c54:	6878      	ldr	r0, [r7, #4]
 8004c56:	f7ff f9cf 	bl	8003ff8 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8004c5a:	bf00      	nop
 8004c5c:	3710      	adds	r7, #16
 8004c5e:	46bd      	mov	sp, r7
 8004c60:	bd80      	pop	{r7, pc}

08004c62 <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8004c62:	b480      	push	{r7}
 8004c64:	b083      	sub	sp, #12
 8004c66:	af00      	add	r7, sp, #0
 8004c68:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004c6e:	b29b      	uxth	r3, r3
 8004c70:	2b00      	cmp	r3, #0
 8004c72:	d011      	beq.n	8004c98 <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c78:	781a      	ldrb	r2, [r3, #0]
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c84:	1c5a      	adds	r2, r3, #1
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004c8e:	b29b      	uxth	r3, r3
 8004c90:	3b01      	subs	r3, #1
 8004c92:	b29a      	uxth	r2, r3
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 8004c98:	bf00      	nop
 8004c9a:	370c      	adds	r7, #12
 8004c9c:	46bd      	mov	sp, r7
 8004c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ca2:	4770      	bx	lr

08004ca4 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8004ca4:	b580      	push	{r7, lr}
 8004ca6:	b084      	sub	sp, #16
 8004ca8:	af00      	add	r7, sp, #0
 8004caa:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004cb2:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004cb8:	b29b      	uxth	r3, r3
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	d02c      	beq.n	8004d18 <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	691a      	ldr	r2, [r3, #16]
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004cc8:	b2d2      	uxtb	r2, r2
 8004cca:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004cd0:	1c5a      	adds	r2, r3, #1
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004cda:	b29b      	uxth	r3, r3
 8004cdc:	3b01      	subs	r3, #1
 8004cde:	b29a      	uxth	r2, r3
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ce8:	b29b      	uxth	r3, r3
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d114      	bne.n	8004d18 <I2C_SlaveReceive_RXNE+0x74>
 8004cee:	7bfb      	ldrb	r3, [r7, #15]
 8004cf0:	2b2a      	cmp	r3, #42	@ 0x2a
 8004cf2:	d111      	bne.n	8004d18 <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	685a      	ldr	r2, [r3, #4]
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004d02:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	2222      	movs	r2, #34	@ 0x22
 8004d08:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	2228      	movs	r2, #40	@ 0x28
 8004d0e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004d12:	6878      	ldr	r0, [r7, #4]
 8004d14:	f7ff f97a 	bl	800400c <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8004d18:	bf00      	nop
 8004d1a:	3710      	adds	r7, #16
 8004d1c:	46bd      	mov	sp, r7
 8004d1e:	bd80      	pop	{r7, pc}

08004d20 <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8004d20:	b480      	push	{r7}
 8004d22:	b083      	sub	sp, #12
 8004d24:	af00      	add	r7, sp, #0
 8004d26:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004d2c:	b29b      	uxth	r3, r3
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d012      	beq.n	8004d58 <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	691a      	ldr	r2, [r3, #16]
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d3c:	b2d2      	uxtb	r2, r2
 8004d3e:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d44:	1c5a      	adds	r2, r3, #1
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004d4e:	b29b      	uxth	r3, r3
 8004d50:	3b01      	subs	r3, #1
 8004d52:	b29a      	uxth	r2, r3
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 8004d58:	bf00      	nop
 8004d5a:	370c      	adds	r7, #12
 8004d5c:	46bd      	mov	sp, r7
 8004d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d62:	4770      	bx	lr

08004d64 <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 8004d64:	b580      	push	{r7, lr}
 8004d66:	b084      	sub	sp, #16
 8004d68:	af00      	add	r7, sp, #0
 8004d6a:	6078      	str	r0, [r7, #4]
 8004d6c:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8004d6e:	2300      	movs	r3, #0
 8004d70:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004d78:	b2db      	uxtb	r3, r3
 8004d7a:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8004d7e:	2b28      	cmp	r3, #40	@ 0x28
 8004d80:	d127      	bne.n	8004dd2 <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	685a      	ldr	r2, [r3, #4]
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004d90:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 8004d92:	683b      	ldr	r3, [r7, #0]
 8004d94:	089b      	lsrs	r3, r3, #2
 8004d96:	f003 0301 	and.w	r3, r3, #1
 8004d9a:	2b00      	cmp	r3, #0
 8004d9c:	d101      	bne.n	8004da2 <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 8004d9e:	2301      	movs	r3, #1
 8004da0:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 8004da2:	683b      	ldr	r3, [r7, #0]
 8004da4:	09db      	lsrs	r3, r3, #7
 8004da6:	f003 0301 	and.w	r3, r3, #1
 8004daa:	2b00      	cmp	r3, #0
 8004dac:	d103      	bne.n	8004db6 <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	68db      	ldr	r3, [r3, #12]
 8004db2:	81bb      	strh	r3, [r7, #12]
 8004db4:	e002      	b.n	8004dbc <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	699b      	ldr	r3, [r3, #24]
 8004dba:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	2200      	movs	r2, #0
 8004dc0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8004dc4:	89ba      	ldrh	r2, [r7, #12]
 8004dc6:	7bfb      	ldrb	r3, [r7, #15]
 8004dc8:	4619      	mov	r1, r3
 8004dca:	6878      	ldr	r0, [r7, #4]
 8004dcc:	f7ff f928 	bl	8004020 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8004dd0:	e00e      	b.n	8004df0 <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004dd2:	2300      	movs	r3, #0
 8004dd4:	60bb      	str	r3, [r7, #8]
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	695b      	ldr	r3, [r3, #20]
 8004ddc:	60bb      	str	r3, [r7, #8]
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	699b      	ldr	r3, [r3, #24]
 8004de4:	60bb      	str	r3, [r7, #8]
 8004de6:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	2200      	movs	r2, #0
 8004dec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
}
 8004df0:	bf00      	nop
 8004df2:	3710      	adds	r7, #16
 8004df4:	46bd      	mov	sp, r7
 8004df6:	bd80      	pop	{r7, pc}

08004df8 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8004df8:	b580      	push	{r7, lr}
 8004dfa:	b084      	sub	sp, #16
 8004dfc:	af00      	add	r7, sp, #0
 8004dfe:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004e06:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	685a      	ldr	r2, [r3, #4]
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004e16:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8004e18:	2300      	movs	r3, #0
 8004e1a:	60bb      	str	r3, [r7, #8]
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	695b      	ldr	r3, [r3, #20]
 8004e22:	60bb      	str	r3, [r7, #8]
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	681a      	ldr	r2, [r3, #0]
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	f042 0201 	orr.w	r2, r2, #1
 8004e32:	601a      	str	r2, [r3, #0]
 8004e34:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	681a      	ldr	r2, [r3, #0]
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004e44:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	685b      	ldr	r3, [r3, #4]
 8004e4c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004e50:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004e54:	d172      	bne.n	8004f3c <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8004e56:	7bfb      	ldrb	r3, [r7, #15]
 8004e58:	2b22      	cmp	r3, #34	@ 0x22
 8004e5a:	d002      	beq.n	8004e62 <I2C_Slave_STOPF+0x6a>
 8004e5c:	7bfb      	ldrb	r3, [r7, #15]
 8004e5e:	2b2a      	cmp	r3, #42	@ 0x2a
 8004e60:	d135      	bne.n	8004ece <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx));
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	685b      	ldr	r3, [r3, #4]
 8004e6a:	b29a      	uxth	r2, r3
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004e74:	b29b      	uxth	r3, r3
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	d005      	beq.n	8004e86 <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e7e:	f043 0204 	orr.w	r2, r3, #4
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	685a      	ldr	r2, [r3, #4]
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004e94:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e9a:	4618      	mov	r0, r3
 8004e9c:	f7fe f826 	bl	8002eec <HAL_DMA_GetState>
 8004ea0:	4603      	mov	r3, r0
 8004ea2:	2b01      	cmp	r3, #1
 8004ea4:	d049      	beq.n	8004f3a <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004eaa:	4a69      	ldr	r2, [pc, #420]	@ (8005050 <I2C_Slave_STOPF+0x258>)
 8004eac:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004eb2:	4618      	mov	r0, r3
 8004eb4:	f7fd fff8 	bl	8002ea8 <HAL_DMA_Abort_IT>
 8004eb8:	4603      	mov	r3, r0
 8004eba:	2b00      	cmp	r3, #0
 8004ebc:	d03d      	beq.n	8004f3a <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ec2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004ec4:	687a      	ldr	r2, [r7, #4]
 8004ec6:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004ec8:	4610      	mov	r0, r2
 8004eca:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004ecc:	e035      	b.n	8004f3a <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx));
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	685b      	ldr	r3, [r3, #4]
 8004ed6:	b29a      	uxth	r2, r3
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ee0:	b29b      	uxth	r3, r3
 8004ee2:	2b00      	cmp	r3, #0
 8004ee4:	d005      	beq.n	8004ef2 <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004eea:	f043 0204 	orr.w	r2, r3, #4
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	685a      	ldr	r2, [r3, #4]
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004f00:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004f06:	4618      	mov	r0, r3
 8004f08:	f7fd fff0 	bl	8002eec <HAL_DMA_GetState>
 8004f0c:	4603      	mov	r3, r0
 8004f0e:	2b01      	cmp	r3, #1
 8004f10:	d014      	beq.n	8004f3c <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004f16:	4a4e      	ldr	r2, [pc, #312]	@ (8005050 <I2C_Slave_STOPF+0x258>)
 8004f18:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004f1e:	4618      	mov	r0, r3
 8004f20:	f7fd ffc2 	bl	8002ea8 <HAL_DMA_Abort_IT>
 8004f24:	4603      	mov	r3, r0
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	d008      	beq.n	8004f3c <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004f2e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004f30:	687a      	ldr	r2, [r7, #4]
 8004f32:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8004f34:	4610      	mov	r0, r2
 8004f36:	4798      	blx	r3
 8004f38:	e000      	b.n	8004f3c <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004f3a:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f40:	b29b      	uxth	r3, r3
 8004f42:	2b00      	cmp	r3, #0
 8004f44:	d03e      	beq.n	8004fc4 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	695b      	ldr	r3, [r3, #20]
 8004f4c:	f003 0304 	and.w	r3, r3, #4
 8004f50:	2b04      	cmp	r3, #4
 8004f52:	d112      	bne.n	8004f7a <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	691a      	ldr	r2, [r3, #16]
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f5e:	b2d2      	uxtb	r2, r2
 8004f60:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f66:	1c5a      	adds	r2, r3, #1
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f70:	b29b      	uxth	r3, r3
 8004f72:	3b01      	subs	r3, #1
 8004f74:	b29a      	uxth	r2, r3
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	695b      	ldr	r3, [r3, #20]
 8004f80:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004f84:	2b40      	cmp	r3, #64	@ 0x40
 8004f86:	d112      	bne.n	8004fae <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	691a      	ldr	r2, [r3, #16]
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f92:	b2d2      	uxtb	r2, r2
 8004f94:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f9a:	1c5a      	adds	r2, r3, #1
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004fa4:	b29b      	uxth	r3, r3
 8004fa6:	3b01      	subs	r3, #1
 8004fa8:	b29a      	uxth	r2, r3
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if (hi2c->XferCount != 0U)
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004fb2:	b29b      	uxth	r3, r3
 8004fb4:	2b00      	cmp	r3, #0
 8004fb6:	d005      	beq.n	8004fc4 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004fbc:	f043 0204 	orr.w	r2, r3, #4
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004fc8:	2b00      	cmp	r3, #0
 8004fca:	d003      	beq.n	8004fd4 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8004fcc:	6878      	ldr	r0, [r7, #4]
 8004fce:	f000 f8b7 	bl	8005140 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 8004fd2:	e039      	b.n	8005048 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8004fd4:	7bfb      	ldrb	r3, [r7, #15]
 8004fd6:	2b2a      	cmp	r3, #42	@ 0x2a
 8004fd8:	d109      	bne.n	8004fee <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	2200      	movs	r2, #0
 8004fde:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	2228      	movs	r2, #40	@ 0x28
 8004fe4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004fe8:	6878      	ldr	r0, [r7, #4]
 8004fea:	f7ff f80f 	bl	800400c <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004ff4:	b2db      	uxtb	r3, r3
 8004ff6:	2b28      	cmp	r3, #40	@ 0x28
 8004ff8:	d111      	bne.n	800501e <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	4a15      	ldr	r2, [pc, #84]	@ (8005054 <I2C_Slave_STOPF+0x25c>)
 8004ffe:	62da      	str	r2, [r3, #44]	@ 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	2200      	movs	r2, #0
 8005004:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	2220      	movs	r2, #32
 800500a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	2200      	movs	r2, #0
 8005012:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 8005016:	6878      	ldr	r0, [r7, #4]
 8005018:	f7ff f810 	bl	800403c <HAL_I2C_ListenCpltCallback>
}
 800501c:	e014      	b.n	8005048 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005022:	2b22      	cmp	r3, #34	@ 0x22
 8005024:	d002      	beq.n	800502c <I2C_Slave_STOPF+0x234>
 8005026:	7bfb      	ldrb	r3, [r7, #15]
 8005028:	2b22      	cmp	r3, #34	@ 0x22
 800502a:	d10d      	bne.n	8005048 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	2200      	movs	r2, #0
 8005030:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	2220      	movs	r2, #32
 8005036:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	2200      	movs	r2, #0
 800503e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8005042:	6878      	ldr	r0, [r7, #4]
 8005044:	f7fe ffe2 	bl	800400c <HAL_I2C_SlaveRxCpltCallback>
}
 8005048:	bf00      	nop
 800504a:	3710      	adds	r7, #16
 800504c:	46bd      	mov	sp, r7
 800504e:	bd80      	pop	{r7, pc}
 8005050:	080056a1 	.word	0x080056a1
 8005054:	ffff0000 	.word	0xffff0000

08005058 <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 8005058:	b580      	push	{r7, lr}
 800505a:	b084      	sub	sp, #16
 800505c:	af00      	add	r7, sp, #0
 800505e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005066:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800506c:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 800506e:	68bb      	ldr	r3, [r7, #8]
 8005070:	2b08      	cmp	r3, #8
 8005072:	d002      	beq.n	800507a <I2C_Slave_AF+0x22>
 8005074:	68bb      	ldr	r3, [r7, #8]
 8005076:	2b20      	cmp	r3, #32
 8005078:	d129      	bne.n	80050ce <I2C_Slave_AF+0x76>
 800507a:	7bfb      	ldrb	r3, [r7, #15]
 800507c:	2b28      	cmp	r3, #40	@ 0x28
 800507e:	d126      	bne.n	80050ce <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	4a2e      	ldr	r2, [pc, #184]	@ (800513c <I2C_Slave_AF+0xe4>)
 8005084:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	685a      	ldr	r2, [r3, #4]
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8005094:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800509e:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	681a      	ldr	r2, [r3, #0]
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80050ae:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	2200      	movs	r2, #0
 80050b4:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	2220      	movs	r2, #32
 80050ba:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	2200      	movs	r2, #0
 80050c2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 80050c6:	6878      	ldr	r0, [r7, #4]
 80050c8:	f7fe ffb8 	bl	800403c <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 80050cc:	e031      	b.n	8005132 <I2C_Slave_AF+0xda>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 80050ce:	7bfb      	ldrb	r3, [r7, #15]
 80050d0:	2b21      	cmp	r3, #33	@ 0x21
 80050d2:	d129      	bne.n	8005128 <I2C_Slave_AF+0xd0>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	4a19      	ldr	r2, [pc, #100]	@ (800513c <I2C_Slave_AF+0xe4>)
 80050d8:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	2221      	movs	r2, #33	@ 0x21
 80050de:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	2220      	movs	r2, #32
 80050e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	2200      	movs	r2, #0
 80050ec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	685a      	ldr	r2, [r3, #4]
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80050fe:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8005108:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	681a      	ldr	r2, [r3, #0]
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005118:	601a      	str	r2, [r3, #0]
    I2C_Flush_DR(hi2c);
 800511a:	6878      	ldr	r0, [r7, #4]
 800511c:	f7fe f9fe 	bl	800351c <I2C_Flush_DR>
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8005120:	6878      	ldr	r0, [r7, #4]
 8005122:	f7fe ff69 	bl	8003ff8 <HAL_I2C_SlaveTxCpltCallback>
}
 8005126:	e004      	b.n	8005132 <I2C_Slave_AF+0xda>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8005130:	615a      	str	r2, [r3, #20]
}
 8005132:	bf00      	nop
 8005134:	3710      	adds	r7, #16
 8005136:	46bd      	mov	sp, r7
 8005138:	bd80      	pop	{r7, pc}
 800513a:	bf00      	nop
 800513c:	ffff0000 	.word	0xffff0000

08005140 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8005140:	b580      	push	{r7, lr}
 8005142:	b084      	sub	sp, #16
 8005144:	af00      	add	r7, sp, #0
 8005146:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800514e:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005156:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8005158:	7bbb      	ldrb	r3, [r7, #14]
 800515a:	2b10      	cmp	r3, #16
 800515c:	d002      	beq.n	8005164 <I2C_ITError+0x24>
 800515e:	7bbb      	ldrb	r3, [r7, #14]
 8005160:	2b40      	cmp	r3, #64	@ 0x40
 8005162:	d10a      	bne.n	800517a <I2C_ITError+0x3a>
 8005164:	7bfb      	ldrb	r3, [r7, #15]
 8005166:	2b22      	cmp	r3, #34	@ 0x22
 8005168:	d107      	bne.n	800517a <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	681a      	ldr	r2, [r3, #0]
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005178:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800517a:	7bfb      	ldrb	r3, [r7, #15]
 800517c:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8005180:	2b28      	cmp	r3, #40	@ 0x28
 8005182:	d107      	bne.n	8005194 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	2200      	movs	r2, #0
 8005188:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	2228      	movs	r2, #40	@ 0x28
 800518e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8005192:	e015      	b.n	80051c0 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	685b      	ldr	r3, [r3, #4]
 800519a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800519e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80051a2:	d00a      	beq.n	80051ba <I2C_ITError+0x7a>
 80051a4:	7bfb      	ldrb	r3, [r7, #15]
 80051a6:	2b60      	cmp	r3, #96	@ 0x60
 80051a8:	d007      	beq.n	80051ba <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	2220      	movs	r2, #32
 80051ae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	2200      	movs	r2, #0
 80051b6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	2200      	movs	r2, #0
 80051be:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	685b      	ldr	r3, [r3, #4]
 80051c6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80051ca:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80051ce:	d162      	bne.n	8005296 <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	685a      	ldr	r2, [r3, #4]
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80051de:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80051e4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80051e8:	b2db      	uxtb	r3, r3
 80051ea:	2b01      	cmp	r3, #1
 80051ec:	d020      	beq.n	8005230 <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80051f2:	4a6a      	ldr	r2, [pc, #424]	@ (800539c <I2C_ITError+0x25c>)
 80051f4:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80051fa:	4618      	mov	r0, r3
 80051fc:	f7fd fe54 	bl	8002ea8 <HAL_DMA_Abort_IT>
 8005200:	4603      	mov	r3, r0
 8005202:	2b00      	cmp	r3, #0
 8005204:	f000 8089 	beq.w	800531a <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	681a      	ldr	r2, [r3, #0]
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	f022 0201 	bic.w	r2, r2, #1
 8005216:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	2220      	movs	r2, #32
 800521c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005224:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005226:	687a      	ldr	r2, [r7, #4]
 8005228:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800522a:	4610      	mov	r0, r2
 800522c:	4798      	blx	r3
 800522e:	e074      	b.n	800531a <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005234:	4a59      	ldr	r2, [pc, #356]	@ (800539c <I2C_ITError+0x25c>)
 8005236:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800523c:	4618      	mov	r0, r3
 800523e:	f7fd fe33 	bl	8002ea8 <HAL_DMA_Abort_IT>
 8005242:	4603      	mov	r3, r0
 8005244:	2b00      	cmp	r3, #0
 8005246:	d068      	beq.n	800531a <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	695b      	ldr	r3, [r3, #20]
 800524e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005252:	2b40      	cmp	r3, #64	@ 0x40
 8005254:	d10b      	bne.n	800526e <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	691a      	ldr	r2, [r3, #16]
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005260:	b2d2      	uxtb	r2, r2
 8005262:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005268:	1c5a      	adds	r2, r3, #1
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	625a      	str	r2, [r3, #36]	@ 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	681a      	ldr	r2, [r3, #0]
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	f022 0201 	bic.w	r2, r2, #1
 800527c:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	2220      	movs	r2, #32
 8005282:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800528a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800528c:	687a      	ldr	r2, [r7, #4]
 800528e:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8005290:	4610      	mov	r0, r2
 8005292:	4798      	blx	r3
 8005294:	e041      	b.n	800531a <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800529c:	b2db      	uxtb	r3, r3
 800529e:	2b60      	cmp	r3, #96	@ 0x60
 80052a0:	d125      	bne.n	80052ee <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	2220      	movs	r2, #32
 80052a6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	2200      	movs	r2, #0
 80052ae:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	695b      	ldr	r3, [r3, #20]
 80052b6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80052ba:	2b40      	cmp	r3, #64	@ 0x40
 80052bc:	d10b      	bne.n	80052d6 <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	691a      	ldr	r2, [r3, #16]
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052c8:	b2d2      	uxtb	r2, r2
 80052ca:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052d0:	1c5a      	adds	r2, r3, #1
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	681a      	ldr	r2, [r3, #0]
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	f022 0201 	bic.w	r2, r2, #1
 80052e4:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80052e6:	6878      	ldr	r0, [r7, #4]
 80052e8:	f7fe fed0 	bl	800408c <HAL_I2C_AbortCpltCallback>
 80052ec:	e015      	b.n	800531a <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	695b      	ldr	r3, [r3, #20]
 80052f4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80052f8:	2b40      	cmp	r3, #64	@ 0x40
 80052fa:	d10b      	bne.n	8005314 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	691a      	ldr	r2, [r3, #16]
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005306:	b2d2      	uxtb	r2, r2
 8005308:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800530e:	1c5a      	adds	r2, r3, #1
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8005314:	6878      	ldr	r0, [r7, #4]
 8005316:	f7fe feaf 	bl	8004078 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800531e:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8005320:	68bb      	ldr	r3, [r7, #8]
 8005322:	f003 0301 	and.w	r3, r3, #1
 8005326:	2b00      	cmp	r3, #0
 8005328:	d10e      	bne.n	8005348 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 800532a:	68bb      	ldr	r3, [r7, #8]
 800532c:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8005330:	2b00      	cmp	r3, #0
 8005332:	d109      	bne.n	8005348 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8005334:	68bb      	ldr	r3, [r7, #8]
 8005336:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 800533a:	2b00      	cmp	r3, #0
 800533c:	d104      	bne.n	8005348 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 800533e:	68bb      	ldr	r3, [r7, #8]
 8005340:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8005344:	2b00      	cmp	r3, #0
 8005346:	d007      	beq.n	8005358 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	685a      	ldr	r2, [r3, #4]
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8005356:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800535e:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005364:	f003 0304 	and.w	r3, r3, #4
 8005368:	2b04      	cmp	r3, #4
 800536a:	d113      	bne.n	8005394 <I2C_ITError+0x254>
 800536c:	7bfb      	ldrb	r3, [r7, #15]
 800536e:	2b28      	cmp	r3, #40	@ 0x28
 8005370:	d110      	bne.n	8005394 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	4a0a      	ldr	r2, [pc, #40]	@ (80053a0 <I2C_ITError+0x260>)
 8005376:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	2200      	movs	r2, #0
 800537c:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	2220      	movs	r2, #32
 8005382:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	2200      	movs	r2, #0
 800538a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 800538e:	6878      	ldr	r0, [r7, #4]
 8005390:	f7fe fe54 	bl	800403c <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8005394:	bf00      	nop
 8005396:	3710      	adds	r7, #16
 8005398:	46bd      	mov	sp, r7
 800539a:	bd80      	pop	{r7, pc}
 800539c:	080056a1 	.word	0x080056a1
 80053a0:	ffff0000 	.word	0xffff0000

080053a4 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80053a4:	b580      	push	{r7, lr}
 80053a6:	b088      	sub	sp, #32
 80053a8:	af02      	add	r7, sp, #8
 80053aa:	60f8      	str	r0, [r7, #12]
 80053ac:	4608      	mov	r0, r1
 80053ae:	4611      	mov	r1, r2
 80053b0:	461a      	mov	r2, r3
 80053b2:	4603      	mov	r3, r0
 80053b4:	817b      	strh	r3, [r7, #10]
 80053b6:	460b      	mov	r3, r1
 80053b8:	813b      	strh	r3, [r7, #8]
 80053ba:	4613      	mov	r3, r2
 80053bc:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80053be:	68fb      	ldr	r3, [r7, #12]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	681a      	ldr	r2, [r3, #0]
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80053cc:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80053ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053d0:	9300      	str	r3, [sp, #0]
 80053d2:	6a3b      	ldr	r3, [r7, #32]
 80053d4:	2200      	movs	r2, #0
 80053d6:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80053da:	68f8      	ldr	r0, [r7, #12]
 80053dc:	f000 fa08 	bl	80057f0 <I2C_WaitOnFlagUntilTimeout>
 80053e0:	4603      	mov	r3, r0
 80053e2:	2b00      	cmp	r3, #0
 80053e4:	d00d      	beq.n	8005402 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80053f0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80053f4:	d103      	bne.n	80053fe <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80053f6:	68fb      	ldr	r3, [r7, #12]
 80053f8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80053fc:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80053fe:	2303      	movs	r3, #3
 8005400:	e05f      	b.n	80054c2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005402:	897b      	ldrh	r3, [r7, #10]
 8005404:	b2db      	uxtb	r3, r3
 8005406:	461a      	mov	r2, r3
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8005410:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005412:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005414:	6a3a      	ldr	r2, [r7, #32]
 8005416:	492d      	ldr	r1, [pc, #180]	@ (80054cc <I2C_RequestMemoryWrite+0x128>)
 8005418:	68f8      	ldr	r0, [r7, #12]
 800541a:	f000 fa63 	bl	80058e4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800541e:	4603      	mov	r3, r0
 8005420:	2b00      	cmp	r3, #0
 8005422:	d001      	beq.n	8005428 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8005424:	2301      	movs	r3, #1
 8005426:	e04c      	b.n	80054c2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005428:	2300      	movs	r3, #0
 800542a:	617b      	str	r3, [r7, #20]
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	695b      	ldr	r3, [r3, #20]
 8005432:	617b      	str	r3, [r7, #20]
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	699b      	ldr	r3, [r3, #24]
 800543a:	617b      	str	r3, [r7, #20]
 800543c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800543e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005440:	6a39      	ldr	r1, [r7, #32]
 8005442:	68f8      	ldr	r0, [r7, #12]
 8005444:	f000 faee 	bl	8005a24 <I2C_WaitOnTXEFlagUntilTimeout>
 8005448:	4603      	mov	r3, r0
 800544a:	2b00      	cmp	r3, #0
 800544c:	d00d      	beq.n	800546a <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005452:	2b04      	cmp	r3, #4
 8005454:	d107      	bne.n	8005466 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	681a      	ldr	r2, [r3, #0]
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005464:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005466:	2301      	movs	r3, #1
 8005468:	e02b      	b.n	80054c2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800546a:	88fb      	ldrh	r3, [r7, #6]
 800546c:	2b01      	cmp	r3, #1
 800546e:	d105      	bne.n	800547c <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005470:	893b      	ldrh	r3, [r7, #8]
 8005472:	b2da      	uxtb	r2, r3
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	611a      	str	r2, [r3, #16]
 800547a:	e021      	b.n	80054c0 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800547c:	893b      	ldrh	r3, [r7, #8]
 800547e:	0a1b      	lsrs	r3, r3, #8
 8005480:	b29b      	uxth	r3, r3
 8005482:	b2da      	uxtb	r2, r3
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800548a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800548c:	6a39      	ldr	r1, [r7, #32]
 800548e:	68f8      	ldr	r0, [r7, #12]
 8005490:	f000 fac8 	bl	8005a24 <I2C_WaitOnTXEFlagUntilTimeout>
 8005494:	4603      	mov	r3, r0
 8005496:	2b00      	cmp	r3, #0
 8005498:	d00d      	beq.n	80054b6 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800549e:	2b04      	cmp	r3, #4
 80054a0:	d107      	bne.n	80054b2 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	681a      	ldr	r2, [r3, #0]
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80054b0:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80054b2:	2301      	movs	r3, #1
 80054b4:	e005      	b.n	80054c2 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80054b6:	893b      	ldrh	r3, [r7, #8]
 80054b8:	b2da      	uxtb	r2, r3
 80054ba:	68fb      	ldr	r3, [r7, #12]
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80054c0:	2300      	movs	r3, #0
}
 80054c2:	4618      	mov	r0, r3
 80054c4:	3718      	adds	r7, #24
 80054c6:	46bd      	mov	sp, r7
 80054c8:	bd80      	pop	{r7, pc}
 80054ca:	bf00      	nop
 80054cc:	00010002 	.word	0x00010002

080054d0 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80054d0:	b580      	push	{r7, lr}
 80054d2:	b088      	sub	sp, #32
 80054d4:	af02      	add	r7, sp, #8
 80054d6:	60f8      	str	r0, [r7, #12]
 80054d8:	4608      	mov	r0, r1
 80054da:	4611      	mov	r1, r2
 80054dc:	461a      	mov	r2, r3
 80054de:	4603      	mov	r3, r0
 80054e0:	817b      	strh	r3, [r7, #10]
 80054e2:	460b      	mov	r3, r1
 80054e4:	813b      	strh	r3, [r7, #8]
 80054e6:	4613      	mov	r3, r2
 80054e8:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	681a      	ldr	r2, [r3, #0]
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80054f8:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80054fa:	68fb      	ldr	r3, [r7, #12]
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	681a      	ldr	r2, [r3, #0]
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005508:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800550a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800550c:	9300      	str	r3, [sp, #0]
 800550e:	6a3b      	ldr	r3, [r7, #32]
 8005510:	2200      	movs	r2, #0
 8005512:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005516:	68f8      	ldr	r0, [r7, #12]
 8005518:	f000 f96a 	bl	80057f0 <I2C_WaitOnFlagUntilTimeout>
 800551c:	4603      	mov	r3, r0
 800551e:	2b00      	cmp	r3, #0
 8005520:	d00d      	beq.n	800553e <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800552c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005530:	d103      	bne.n	800553a <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005538:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800553a:	2303      	movs	r3, #3
 800553c:	e0aa      	b.n	8005694 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800553e:	897b      	ldrh	r3, [r7, #10]
 8005540:	b2db      	uxtb	r3, r3
 8005542:	461a      	mov	r2, r3
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800554c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800554e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005550:	6a3a      	ldr	r2, [r7, #32]
 8005552:	4952      	ldr	r1, [pc, #328]	@ (800569c <I2C_RequestMemoryRead+0x1cc>)
 8005554:	68f8      	ldr	r0, [r7, #12]
 8005556:	f000 f9c5 	bl	80058e4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800555a:	4603      	mov	r3, r0
 800555c:	2b00      	cmp	r3, #0
 800555e:	d001      	beq.n	8005564 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8005560:	2301      	movs	r3, #1
 8005562:	e097      	b.n	8005694 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005564:	2300      	movs	r3, #0
 8005566:	617b      	str	r3, [r7, #20]
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	695b      	ldr	r3, [r3, #20]
 800556e:	617b      	str	r3, [r7, #20]
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	699b      	ldr	r3, [r3, #24]
 8005576:	617b      	str	r3, [r7, #20]
 8005578:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800557a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800557c:	6a39      	ldr	r1, [r7, #32]
 800557e:	68f8      	ldr	r0, [r7, #12]
 8005580:	f000 fa50 	bl	8005a24 <I2C_WaitOnTXEFlagUntilTimeout>
 8005584:	4603      	mov	r3, r0
 8005586:	2b00      	cmp	r3, #0
 8005588:	d00d      	beq.n	80055a6 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800558a:	68fb      	ldr	r3, [r7, #12]
 800558c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800558e:	2b04      	cmp	r3, #4
 8005590:	d107      	bne.n	80055a2 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	681a      	ldr	r2, [r3, #0]
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80055a0:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80055a2:	2301      	movs	r3, #1
 80055a4:	e076      	b.n	8005694 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80055a6:	88fb      	ldrh	r3, [r7, #6]
 80055a8:	2b01      	cmp	r3, #1
 80055aa:	d105      	bne.n	80055b8 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80055ac:	893b      	ldrh	r3, [r7, #8]
 80055ae:	b2da      	uxtb	r2, r3
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	611a      	str	r2, [r3, #16]
 80055b6:	e021      	b.n	80055fc <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80055b8:	893b      	ldrh	r3, [r7, #8]
 80055ba:	0a1b      	lsrs	r3, r3, #8
 80055bc:	b29b      	uxth	r3, r3
 80055be:	b2da      	uxtb	r2, r3
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80055c6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80055c8:	6a39      	ldr	r1, [r7, #32]
 80055ca:	68f8      	ldr	r0, [r7, #12]
 80055cc:	f000 fa2a 	bl	8005a24 <I2C_WaitOnTXEFlagUntilTimeout>
 80055d0:	4603      	mov	r3, r0
 80055d2:	2b00      	cmp	r3, #0
 80055d4:	d00d      	beq.n	80055f2 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055da:	2b04      	cmp	r3, #4
 80055dc:	d107      	bne.n	80055ee <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	681a      	ldr	r2, [r3, #0]
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80055ec:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80055ee:	2301      	movs	r3, #1
 80055f0:	e050      	b.n	8005694 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80055f2:	893b      	ldrh	r3, [r7, #8]
 80055f4:	b2da      	uxtb	r2, r3
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80055fc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80055fe:	6a39      	ldr	r1, [r7, #32]
 8005600:	68f8      	ldr	r0, [r7, #12]
 8005602:	f000 fa0f 	bl	8005a24 <I2C_WaitOnTXEFlagUntilTimeout>
 8005606:	4603      	mov	r3, r0
 8005608:	2b00      	cmp	r3, #0
 800560a:	d00d      	beq.n	8005628 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005610:	2b04      	cmp	r3, #4
 8005612:	d107      	bne.n	8005624 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	681a      	ldr	r2, [r3, #0]
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005622:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005624:	2301      	movs	r3, #1
 8005626:	e035      	b.n	8005694 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	681a      	ldr	r2, [r3, #0]
 800562e:	68fb      	ldr	r3, [r7, #12]
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005636:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005638:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800563a:	9300      	str	r3, [sp, #0]
 800563c:	6a3b      	ldr	r3, [r7, #32]
 800563e:	2200      	movs	r2, #0
 8005640:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005644:	68f8      	ldr	r0, [r7, #12]
 8005646:	f000 f8d3 	bl	80057f0 <I2C_WaitOnFlagUntilTimeout>
 800564a:	4603      	mov	r3, r0
 800564c:	2b00      	cmp	r3, #0
 800564e:	d00d      	beq.n	800566c <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800565a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800565e:	d103      	bne.n	8005668 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005666:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8005668:	2303      	movs	r3, #3
 800566a:	e013      	b.n	8005694 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800566c:	897b      	ldrh	r3, [r7, #10]
 800566e:	b2db      	uxtb	r3, r3
 8005670:	f043 0301 	orr.w	r3, r3, #1
 8005674:	b2da      	uxtb	r2, r3
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800567c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800567e:	6a3a      	ldr	r2, [r7, #32]
 8005680:	4906      	ldr	r1, [pc, #24]	@ (800569c <I2C_RequestMemoryRead+0x1cc>)
 8005682:	68f8      	ldr	r0, [r7, #12]
 8005684:	f000 f92e 	bl	80058e4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005688:	4603      	mov	r3, r0
 800568a:	2b00      	cmp	r3, #0
 800568c:	d001      	beq.n	8005692 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 800568e:	2301      	movs	r3, #1
 8005690:	e000      	b.n	8005694 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8005692:	2300      	movs	r3, #0
}
 8005694:	4618      	mov	r0, r3
 8005696:	3718      	adds	r7, #24
 8005698:	46bd      	mov	sp, r7
 800569a:	bd80      	pop	{r7, pc}
 800569c:	00010002 	.word	0x00010002

080056a0 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 80056a0:	b580      	push	{r7, lr}
 80056a2:	b086      	sub	sp, #24
 80056a4:	af00      	add	r7, sp, #0
 80056a6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80056a8:	2300      	movs	r3, #0
 80056aa:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80056b0:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80056b2:	697b      	ldr	r3, [r7, #20]
 80056b4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80056b8:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 80056ba:	4b4b      	ldr	r3, [pc, #300]	@ (80057e8 <I2C_DMAAbort+0x148>)
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	08db      	lsrs	r3, r3, #3
 80056c0:	4a4a      	ldr	r2, [pc, #296]	@ (80057ec <I2C_DMAAbort+0x14c>)
 80056c2:	fba2 2303 	umull	r2, r3, r2, r3
 80056c6:	0a1a      	lsrs	r2, r3, #8
 80056c8:	4613      	mov	r3, r2
 80056ca:	009b      	lsls	r3, r3, #2
 80056cc:	4413      	add	r3, r2
 80056ce:	00da      	lsls	r2, r3, #3
 80056d0:	1ad3      	subs	r3, r2, r3
 80056d2:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	2b00      	cmp	r3, #0
 80056d8:	d106      	bne.n	80056e8 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80056da:	697b      	ldr	r3, [r7, #20]
 80056dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056de:	f043 0220 	orr.w	r2, r3, #32
 80056e2:	697b      	ldr	r3, [r7, #20]
 80056e4:	641a      	str	r2, [r3, #64]	@ 0x40
      break;
 80056e6:	e00a      	b.n	80056fe <I2C_DMAAbort+0x5e>
    }
    count--;
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	3b01      	subs	r3, #1
 80056ec:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 80056ee:	697b      	ldr	r3, [r7, #20]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80056f8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80056fc:	d0ea      	beq.n	80056d4 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 80056fe:	697b      	ldr	r3, [r7, #20]
 8005700:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005702:	2b00      	cmp	r3, #0
 8005704:	d003      	beq.n	800570e <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8005706:	697b      	ldr	r3, [r7, #20]
 8005708:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800570a:	2200      	movs	r2, #0
 800570c:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  if (hi2c->hdmarx != NULL)
 800570e:	697b      	ldr	r3, [r7, #20]
 8005710:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005712:	2b00      	cmp	r3, #0
 8005714:	d003      	beq.n	800571e <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8005716:	697b      	ldr	r3, [r7, #20]
 8005718:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800571a:	2200      	movs	r2, #0
 800571c:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800571e:	697b      	ldr	r3, [r7, #20]
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	681a      	ldr	r2, [r3, #0]
 8005724:	697b      	ldr	r3, [r7, #20]
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800572c:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 800572e:	697b      	ldr	r3, [r7, #20]
 8005730:	2200      	movs	r2, #0
 8005732:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 8005734:	697b      	ldr	r3, [r7, #20]
 8005736:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005738:	2b00      	cmp	r3, #0
 800573a:	d003      	beq.n	8005744 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 800573c:	697b      	ldr	r3, [r7, #20]
 800573e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005740:	2200      	movs	r2, #0
 8005742:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  if (hi2c->hdmarx != NULL)
 8005744:	697b      	ldr	r3, [r7, #20]
 8005746:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005748:	2b00      	cmp	r3, #0
 800574a:	d003      	beq.n	8005754 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 800574c:	697b      	ldr	r3, [r7, #20]
 800574e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005750:	2200      	movs	r2, #0
 8005752:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 8005754:	697b      	ldr	r3, [r7, #20]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	681a      	ldr	r2, [r3, #0]
 800575a:	697b      	ldr	r3, [r7, #20]
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	f022 0201 	bic.w	r2, r2, #1
 8005762:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8005764:	697b      	ldr	r3, [r7, #20]
 8005766:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800576a:	b2db      	uxtb	r3, r3
 800576c:	2b60      	cmp	r3, #96	@ 0x60
 800576e:	d10e      	bne.n	800578e <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8005770:	697b      	ldr	r3, [r7, #20]
 8005772:	2220      	movs	r2, #32
 8005774:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8005778:	697b      	ldr	r3, [r7, #20]
 800577a:	2200      	movs	r2, #0
 800577c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8005780:	697b      	ldr	r3, [r7, #20]
 8005782:	2200      	movs	r2, #0
 8005784:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8005786:	6978      	ldr	r0, [r7, #20]
 8005788:	f7fe fc80 	bl	800408c <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800578c:	e027      	b.n	80057de <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800578e:	7cfb      	ldrb	r3, [r7, #19]
 8005790:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8005794:	2b28      	cmp	r3, #40	@ 0x28
 8005796:	d117      	bne.n	80057c8 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 8005798:	697b      	ldr	r3, [r7, #20]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	681a      	ldr	r2, [r3, #0]
 800579e:	697b      	ldr	r3, [r7, #20]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	f042 0201 	orr.w	r2, r2, #1
 80057a6:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80057a8:	697b      	ldr	r3, [r7, #20]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	681a      	ldr	r2, [r3, #0]
 80057ae:	697b      	ldr	r3, [r7, #20]
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80057b6:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 80057b8:	697b      	ldr	r3, [r7, #20]
 80057ba:	2200      	movs	r2, #0
 80057bc:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80057be:	697b      	ldr	r3, [r7, #20]
 80057c0:	2228      	movs	r2, #40	@ 0x28
 80057c2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 80057c6:	e007      	b.n	80057d8 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 80057c8:	697b      	ldr	r3, [r7, #20]
 80057ca:	2220      	movs	r2, #32
 80057cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80057d0:	697b      	ldr	r3, [r7, #20]
 80057d2:	2200      	movs	r2, #0
 80057d4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 80057d8:	6978      	ldr	r0, [r7, #20]
 80057da:	f7fe fc4d 	bl	8004078 <HAL_I2C_ErrorCallback>
}
 80057de:	bf00      	nop
 80057e0:	3718      	adds	r7, #24
 80057e2:	46bd      	mov	sp, r7
 80057e4:	bd80      	pop	{r7, pc}
 80057e6:	bf00      	nop
 80057e8:	2000002c 	.word	0x2000002c
 80057ec:	14f8b589 	.word	0x14f8b589

080057f0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80057f0:	b580      	push	{r7, lr}
 80057f2:	b084      	sub	sp, #16
 80057f4:	af00      	add	r7, sp, #0
 80057f6:	60f8      	str	r0, [r7, #12]
 80057f8:	60b9      	str	r1, [r7, #8]
 80057fa:	603b      	str	r3, [r7, #0]
 80057fc:	4613      	mov	r3, r2
 80057fe:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005800:	e048      	b.n	8005894 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005802:	683b      	ldr	r3, [r7, #0]
 8005804:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005808:	d044      	beq.n	8005894 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800580a:	f7fd f9ff 	bl	8002c0c <HAL_GetTick>
 800580e:	4602      	mov	r2, r0
 8005810:	69bb      	ldr	r3, [r7, #24]
 8005812:	1ad3      	subs	r3, r2, r3
 8005814:	683a      	ldr	r2, [r7, #0]
 8005816:	429a      	cmp	r2, r3
 8005818:	d302      	bcc.n	8005820 <I2C_WaitOnFlagUntilTimeout+0x30>
 800581a:	683b      	ldr	r3, [r7, #0]
 800581c:	2b00      	cmp	r3, #0
 800581e:	d139      	bne.n	8005894 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8005820:	68bb      	ldr	r3, [r7, #8]
 8005822:	0c1b      	lsrs	r3, r3, #16
 8005824:	b2db      	uxtb	r3, r3
 8005826:	2b01      	cmp	r3, #1
 8005828:	d10d      	bne.n	8005846 <I2C_WaitOnFlagUntilTimeout+0x56>
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	695b      	ldr	r3, [r3, #20]
 8005830:	43da      	mvns	r2, r3
 8005832:	68bb      	ldr	r3, [r7, #8]
 8005834:	4013      	ands	r3, r2
 8005836:	b29b      	uxth	r3, r3
 8005838:	2b00      	cmp	r3, #0
 800583a:	bf0c      	ite	eq
 800583c:	2301      	moveq	r3, #1
 800583e:	2300      	movne	r3, #0
 8005840:	b2db      	uxtb	r3, r3
 8005842:	461a      	mov	r2, r3
 8005844:	e00c      	b.n	8005860 <I2C_WaitOnFlagUntilTimeout+0x70>
 8005846:	68fb      	ldr	r3, [r7, #12]
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	699b      	ldr	r3, [r3, #24]
 800584c:	43da      	mvns	r2, r3
 800584e:	68bb      	ldr	r3, [r7, #8]
 8005850:	4013      	ands	r3, r2
 8005852:	b29b      	uxth	r3, r3
 8005854:	2b00      	cmp	r3, #0
 8005856:	bf0c      	ite	eq
 8005858:	2301      	moveq	r3, #1
 800585a:	2300      	movne	r3, #0
 800585c:	b2db      	uxtb	r3, r3
 800585e:	461a      	mov	r2, r3
 8005860:	79fb      	ldrb	r3, [r7, #7]
 8005862:	429a      	cmp	r2, r3
 8005864:	d116      	bne.n	8005894 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8005866:	68fb      	ldr	r3, [r7, #12]
 8005868:	2200      	movs	r2, #0
 800586a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 800586c:	68fb      	ldr	r3, [r7, #12]
 800586e:	2220      	movs	r2, #32
 8005870:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8005874:	68fb      	ldr	r3, [r7, #12]
 8005876:	2200      	movs	r2, #0
 8005878:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800587c:	68fb      	ldr	r3, [r7, #12]
 800587e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005880:	f043 0220 	orr.w	r2, r3, #32
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	2200      	movs	r2, #0
 800588c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005890:	2301      	movs	r3, #1
 8005892:	e023      	b.n	80058dc <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005894:	68bb      	ldr	r3, [r7, #8]
 8005896:	0c1b      	lsrs	r3, r3, #16
 8005898:	b2db      	uxtb	r3, r3
 800589a:	2b01      	cmp	r3, #1
 800589c:	d10d      	bne.n	80058ba <I2C_WaitOnFlagUntilTimeout+0xca>
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	695b      	ldr	r3, [r3, #20]
 80058a4:	43da      	mvns	r2, r3
 80058a6:	68bb      	ldr	r3, [r7, #8]
 80058a8:	4013      	ands	r3, r2
 80058aa:	b29b      	uxth	r3, r3
 80058ac:	2b00      	cmp	r3, #0
 80058ae:	bf0c      	ite	eq
 80058b0:	2301      	moveq	r3, #1
 80058b2:	2300      	movne	r3, #0
 80058b4:	b2db      	uxtb	r3, r3
 80058b6:	461a      	mov	r2, r3
 80058b8:	e00c      	b.n	80058d4 <I2C_WaitOnFlagUntilTimeout+0xe4>
 80058ba:	68fb      	ldr	r3, [r7, #12]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	699b      	ldr	r3, [r3, #24]
 80058c0:	43da      	mvns	r2, r3
 80058c2:	68bb      	ldr	r3, [r7, #8]
 80058c4:	4013      	ands	r3, r2
 80058c6:	b29b      	uxth	r3, r3
 80058c8:	2b00      	cmp	r3, #0
 80058ca:	bf0c      	ite	eq
 80058cc:	2301      	moveq	r3, #1
 80058ce:	2300      	movne	r3, #0
 80058d0:	b2db      	uxtb	r3, r3
 80058d2:	461a      	mov	r2, r3
 80058d4:	79fb      	ldrb	r3, [r7, #7]
 80058d6:	429a      	cmp	r2, r3
 80058d8:	d093      	beq.n	8005802 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80058da:	2300      	movs	r3, #0
}
 80058dc:	4618      	mov	r0, r3
 80058de:	3710      	adds	r7, #16
 80058e0:	46bd      	mov	sp, r7
 80058e2:	bd80      	pop	{r7, pc}

080058e4 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80058e4:	b580      	push	{r7, lr}
 80058e6:	b084      	sub	sp, #16
 80058e8:	af00      	add	r7, sp, #0
 80058ea:	60f8      	str	r0, [r7, #12]
 80058ec:	60b9      	str	r1, [r7, #8]
 80058ee:	607a      	str	r2, [r7, #4]
 80058f0:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80058f2:	e071      	b.n	80059d8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	695b      	ldr	r3, [r3, #20]
 80058fa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80058fe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005902:	d123      	bne.n	800594c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	681a      	ldr	r2, [r3, #0]
 800590a:	68fb      	ldr	r3, [r7, #12]
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005912:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800591c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800591e:	68fb      	ldr	r3, [r7, #12]
 8005920:	2200      	movs	r2, #0
 8005922:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005924:	68fb      	ldr	r3, [r7, #12]
 8005926:	2220      	movs	r2, #32
 8005928:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800592c:	68fb      	ldr	r3, [r7, #12]
 800592e:	2200      	movs	r2, #0
 8005930:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005938:	f043 0204 	orr.w	r2, r3, #4
 800593c:	68fb      	ldr	r3, [r7, #12]
 800593e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	2200      	movs	r2, #0
 8005944:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8005948:	2301      	movs	r3, #1
 800594a:	e067      	b.n	8005a1c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005952:	d041      	beq.n	80059d8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005954:	f7fd f95a 	bl	8002c0c <HAL_GetTick>
 8005958:	4602      	mov	r2, r0
 800595a:	683b      	ldr	r3, [r7, #0]
 800595c:	1ad3      	subs	r3, r2, r3
 800595e:	687a      	ldr	r2, [r7, #4]
 8005960:	429a      	cmp	r2, r3
 8005962:	d302      	bcc.n	800596a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	2b00      	cmp	r3, #0
 8005968:	d136      	bne.n	80059d8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800596a:	68bb      	ldr	r3, [r7, #8]
 800596c:	0c1b      	lsrs	r3, r3, #16
 800596e:	b2db      	uxtb	r3, r3
 8005970:	2b01      	cmp	r3, #1
 8005972:	d10c      	bne.n	800598e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8005974:	68fb      	ldr	r3, [r7, #12]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	695b      	ldr	r3, [r3, #20]
 800597a:	43da      	mvns	r2, r3
 800597c:	68bb      	ldr	r3, [r7, #8]
 800597e:	4013      	ands	r3, r2
 8005980:	b29b      	uxth	r3, r3
 8005982:	2b00      	cmp	r3, #0
 8005984:	bf14      	ite	ne
 8005986:	2301      	movne	r3, #1
 8005988:	2300      	moveq	r3, #0
 800598a:	b2db      	uxtb	r3, r3
 800598c:	e00b      	b.n	80059a6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	699b      	ldr	r3, [r3, #24]
 8005994:	43da      	mvns	r2, r3
 8005996:	68bb      	ldr	r3, [r7, #8]
 8005998:	4013      	ands	r3, r2
 800599a:	b29b      	uxth	r3, r3
 800599c:	2b00      	cmp	r3, #0
 800599e:	bf14      	ite	ne
 80059a0:	2301      	movne	r3, #1
 80059a2:	2300      	moveq	r3, #0
 80059a4:	b2db      	uxtb	r3, r3
 80059a6:	2b00      	cmp	r3, #0
 80059a8:	d016      	beq.n	80059d8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	2200      	movs	r2, #0
 80059ae:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80059b0:	68fb      	ldr	r3, [r7, #12]
 80059b2:	2220      	movs	r2, #32
 80059b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	2200      	movs	r2, #0
 80059bc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80059c4:	f043 0220 	orr.w	r2, r3, #32
 80059c8:	68fb      	ldr	r3, [r7, #12]
 80059ca:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	2200      	movs	r2, #0
 80059d0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80059d4:	2301      	movs	r3, #1
 80059d6:	e021      	b.n	8005a1c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80059d8:	68bb      	ldr	r3, [r7, #8]
 80059da:	0c1b      	lsrs	r3, r3, #16
 80059dc:	b2db      	uxtb	r3, r3
 80059de:	2b01      	cmp	r3, #1
 80059e0:	d10c      	bne.n	80059fc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80059e2:	68fb      	ldr	r3, [r7, #12]
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	695b      	ldr	r3, [r3, #20]
 80059e8:	43da      	mvns	r2, r3
 80059ea:	68bb      	ldr	r3, [r7, #8]
 80059ec:	4013      	ands	r3, r2
 80059ee:	b29b      	uxth	r3, r3
 80059f0:	2b00      	cmp	r3, #0
 80059f2:	bf14      	ite	ne
 80059f4:	2301      	movne	r3, #1
 80059f6:	2300      	moveq	r3, #0
 80059f8:	b2db      	uxtb	r3, r3
 80059fa:	e00b      	b.n	8005a14 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	699b      	ldr	r3, [r3, #24]
 8005a02:	43da      	mvns	r2, r3
 8005a04:	68bb      	ldr	r3, [r7, #8]
 8005a06:	4013      	ands	r3, r2
 8005a08:	b29b      	uxth	r3, r3
 8005a0a:	2b00      	cmp	r3, #0
 8005a0c:	bf14      	ite	ne
 8005a0e:	2301      	movne	r3, #1
 8005a10:	2300      	moveq	r3, #0
 8005a12:	b2db      	uxtb	r3, r3
 8005a14:	2b00      	cmp	r3, #0
 8005a16:	f47f af6d 	bne.w	80058f4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8005a1a:	2300      	movs	r3, #0
}
 8005a1c:	4618      	mov	r0, r3
 8005a1e:	3710      	adds	r7, #16
 8005a20:	46bd      	mov	sp, r7
 8005a22:	bd80      	pop	{r7, pc}

08005a24 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005a24:	b580      	push	{r7, lr}
 8005a26:	b084      	sub	sp, #16
 8005a28:	af00      	add	r7, sp, #0
 8005a2a:	60f8      	str	r0, [r7, #12]
 8005a2c:	60b9      	str	r1, [r7, #8]
 8005a2e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005a30:	e034      	b.n	8005a9c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005a32:	68f8      	ldr	r0, [r7, #12]
 8005a34:	f000 f915 	bl	8005c62 <I2C_IsAcknowledgeFailed>
 8005a38:	4603      	mov	r3, r0
 8005a3a:	2b00      	cmp	r3, #0
 8005a3c:	d001      	beq.n	8005a42 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005a3e:	2301      	movs	r3, #1
 8005a40:	e034      	b.n	8005aac <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005a42:	68bb      	ldr	r3, [r7, #8]
 8005a44:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a48:	d028      	beq.n	8005a9c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005a4a:	f7fd f8df 	bl	8002c0c <HAL_GetTick>
 8005a4e:	4602      	mov	r2, r0
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	1ad3      	subs	r3, r2, r3
 8005a54:	68ba      	ldr	r2, [r7, #8]
 8005a56:	429a      	cmp	r2, r3
 8005a58:	d302      	bcc.n	8005a60 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8005a5a:	68bb      	ldr	r3, [r7, #8]
 8005a5c:	2b00      	cmp	r3, #0
 8005a5e:	d11d      	bne.n	8005a9c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	695b      	ldr	r3, [r3, #20]
 8005a66:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005a6a:	2b80      	cmp	r3, #128	@ 0x80
 8005a6c:	d016      	beq.n	8005a9c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8005a6e:	68fb      	ldr	r3, [r7, #12]
 8005a70:	2200      	movs	r2, #0
 8005a72:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	2220      	movs	r2, #32
 8005a78:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005a7c:	68fb      	ldr	r3, [r7, #12]
 8005a7e:	2200      	movs	r2, #0
 8005a80:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005a84:	68fb      	ldr	r3, [r7, #12]
 8005a86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a88:	f043 0220 	orr.w	r2, r3, #32
 8005a8c:	68fb      	ldr	r3, [r7, #12]
 8005a8e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005a90:	68fb      	ldr	r3, [r7, #12]
 8005a92:	2200      	movs	r2, #0
 8005a94:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005a98:	2301      	movs	r3, #1
 8005a9a:	e007      	b.n	8005aac <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005a9c:	68fb      	ldr	r3, [r7, #12]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	695b      	ldr	r3, [r3, #20]
 8005aa2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005aa6:	2b80      	cmp	r3, #128	@ 0x80
 8005aa8:	d1c3      	bne.n	8005a32 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8005aaa:	2300      	movs	r3, #0
}
 8005aac:	4618      	mov	r0, r3
 8005aae:	3710      	adds	r7, #16
 8005ab0:	46bd      	mov	sp, r7
 8005ab2:	bd80      	pop	{r7, pc}

08005ab4 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005ab4:	b580      	push	{r7, lr}
 8005ab6:	b084      	sub	sp, #16
 8005ab8:	af00      	add	r7, sp, #0
 8005aba:	60f8      	str	r0, [r7, #12]
 8005abc:	60b9      	str	r1, [r7, #8]
 8005abe:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005ac0:	e034      	b.n	8005b2c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005ac2:	68f8      	ldr	r0, [r7, #12]
 8005ac4:	f000 f8cd 	bl	8005c62 <I2C_IsAcknowledgeFailed>
 8005ac8:	4603      	mov	r3, r0
 8005aca:	2b00      	cmp	r3, #0
 8005acc:	d001      	beq.n	8005ad2 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005ace:	2301      	movs	r3, #1
 8005ad0:	e034      	b.n	8005b3c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005ad2:	68bb      	ldr	r3, [r7, #8]
 8005ad4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ad8:	d028      	beq.n	8005b2c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005ada:	f7fd f897 	bl	8002c0c <HAL_GetTick>
 8005ade:	4602      	mov	r2, r0
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	1ad3      	subs	r3, r2, r3
 8005ae4:	68ba      	ldr	r2, [r7, #8]
 8005ae6:	429a      	cmp	r2, r3
 8005ae8:	d302      	bcc.n	8005af0 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8005aea:	68bb      	ldr	r3, [r7, #8]
 8005aec:	2b00      	cmp	r3, #0
 8005aee:	d11d      	bne.n	8005b2c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8005af0:	68fb      	ldr	r3, [r7, #12]
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	695b      	ldr	r3, [r3, #20]
 8005af6:	f003 0304 	and.w	r3, r3, #4
 8005afa:	2b04      	cmp	r3, #4
 8005afc:	d016      	beq.n	8005b2c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	2200      	movs	r2, #0
 8005b02:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	2220      	movs	r2, #32
 8005b08:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005b0c:	68fb      	ldr	r3, [r7, #12]
 8005b0e:	2200      	movs	r2, #0
 8005b10:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b18:	f043 0220 	orr.w	r2, r3, #32
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005b20:	68fb      	ldr	r3, [r7, #12]
 8005b22:	2200      	movs	r2, #0
 8005b24:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005b28:	2301      	movs	r3, #1
 8005b2a:	e007      	b.n	8005b3c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	695b      	ldr	r3, [r3, #20]
 8005b32:	f003 0304 	and.w	r3, r3, #4
 8005b36:	2b04      	cmp	r3, #4
 8005b38:	d1c3      	bne.n	8005ac2 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8005b3a:	2300      	movs	r3, #0
}
 8005b3c:	4618      	mov	r0, r3
 8005b3e:	3710      	adds	r7, #16
 8005b40:	46bd      	mov	sp, r7
 8005b42:	bd80      	pop	{r7, pc}

08005b44 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 8005b44:	b480      	push	{r7}
 8005b46:	b085      	sub	sp, #20
 8005b48:	af00      	add	r7, sp, #0
 8005b4a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005b4c:	2300      	movs	r3, #0
 8005b4e:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 8005b50:	4b13      	ldr	r3, [pc, #76]	@ (8005ba0 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	08db      	lsrs	r3, r3, #3
 8005b56:	4a13      	ldr	r2, [pc, #76]	@ (8005ba4 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 8005b58:	fba2 2303 	umull	r2, r3, r2, r3
 8005b5c:	0a1a      	lsrs	r2, r3, #8
 8005b5e:	4613      	mov	r3, r2
 8005b60:	009b      	lsls	r3, r3, #2
 8005b62:	4413      	add	r3, r2
 8005b64:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 8005b66:	68fb      	ldr	r3, [r7, #12]
 8005b68:	3b01      	subs	r3, #1
 8005b6a:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 8005b6c:	68fb      	ldr	r3, [r7, #12]
 8005b6e:	2b00      	cmp	r3, #0
 8005b70:	d107      	bne.n	8005b82 <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b76:	f043 0220 	orr.w	r2, r3, #32
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	641a      	str	r2, [r3, #64]	@ 0x40

      return HAL_ERROR;
 8005b7e:	2301      	movs	r3, #1
 8005b80:	e008      	b.n	8005b94 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005b8c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005b90:	d0e9      	beq.n	8005b66 <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 8005b92:	2300      	movs	r3, #0
}
 8005b94:	4618      	mov	r0, r3
 8005b96:	3714      	adds	r7, #20
 8005b98:	46bd      	mov	sp, r7
 8005b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b9e:	4770      	bx	lr
 8005ba0:	2000002c 	.word	0x2000002c
 8005ba4:	14f8b589 	.word	0x14f8b589

08005ba8 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005ba8:	b580      	push	{r7, lr}
 8005baa:	b084      	sub	sp, #16
 8005bac:	af00      	add	r7, sp, #0
 8005bae:	60f8      	str	r0, [r7, #12]
 8005bb0:	60b9      	str	r1, [r7, #8]
 8005bb2:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005bb4:	e049      	b.n	8005c4a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8005bb6:	68fb      	ldr	r3, [r7, #12]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	695b      	ldr	r3, [r3, #20]
 8005bbc:	f003 0310 	and.w	r3, r3, #16
 8005bc0:	2b10      	cmp	r3, #16
 8005bc2:	d119      	bne.n	8005bf8 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005bc4:	68fb      	ldr	r3, [r7, #12]
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	f06f 0210 	mvn.w	r2, #16
 8005bcc:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005bce:	68fb      	ldr	r3, [r7, #12]
 8005bd0:	2200      	movs	r2, #0
 8005bd2:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005bd4:	68fb      	ldr	r3, [r7, #12]
 8005bd6:	2220      	movs	r2, #32
 8005bd8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	2200      	movs	r2, #0
 8005be0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005be8:	68fb      	ldr	r3, [r7, #12]
 8005bea:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005bec:	68fb      	ldr	r3, [r7, #12]
 8005bee:	2200      	movs	r2, #0
 8005bf0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8005bf4:	2301      	movs	r3, #1
 8005bf6:	e030      	b.n	8005c5a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005bf8:	f7fd f808 	bl	8002c0c <HAL_GetTick>
 8005bfc:	4602      	mov	r2, r0
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	1ad3      	subs	r3, r2, r3
 8005c02:	68ba      	ldr	r2, [r7, #8]
 8005c04:	429a      	cmp	r2, r3
 8005c06:	d302      	bcc.n	8005c0e <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8005c08:	68bb      	ldr	r3, [r7, #8]
 8005c0a:	2b00      	cmp	r3, #0
 8005c0c:	d11d      	bne.n	8005c4a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8005c0e:	68fb      	ldr	r3, [r7, #12]
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	695b      	ldr	r3, [r3, #20]
 8005c14:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005c18:	2b40      	cmp	r3, #64	@ 0x40
 8005c1a:	d016      	beq.n	8005c4a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005c1c:	68fb      	ldr	r3, [r7, #12]
 8005c1e:	2200      	movs	r2, #0
 8005c20:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	2220      	movs	r2, #32
 8005c26:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005c2a:	68fb      	ldr	r3, [r7, #12]
 8005c2c:	2200      	movs	r2, #0
 8005c2e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005c32:	68fb      	ldr	r3, [r7, #12]
 8005c34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c36:	f043 0220 	orr.w	r2, r3, #32
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005c3e:	68fb      	ldr	r3, [r7, #12]
 8005c40:	2200      	movs	r2, #0
 8005c42:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8005c46:	2301      	movs	r3, #1
 8005c48:	e007      	b.n	8005c5a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005c4a:	68fb      	ldr	r3, [r7, #12]
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	695b      	ldr	r3, [r3, #20]
 8005c50:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005c54:	2b40      	cmp	r3, #64	@ 0x40
 8005c56:	d1ae      	bne.n	8005bb6 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005c58:	2300      	movs	r3, #0
}
 8005c5a:	4618      	mov	r0, r3
 8005c5c:	3710      	adds	r7, #16
 8005c5e:	46bd      	mov	sp, r7
 8005c60:	bd80      	pop	{r7, pc}

08005c62 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8005c62:	b480      	push	{r7}
 8005c64:	b083      	sub	sp, #12
 8005c66:	af00      	add	r7, sp, #0
 8005c68:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	695b      	ldr	r3, [r3, #20]
 8005c70:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005c74:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005c78:	d11b      	bne.n	8005cb2 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8005c82:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	2200      	movs	r2, #0
 8005c88:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	2220      	movs	r2, #32
 8005c8e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	2200      	movs	r2, #0
 8005c96:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c9e:	f043 0204 	orr.w	r2, r3, #4
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	2200      	movs	r2, #0
 8005caa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8005cae:	2301      	movs	r3, #1
 8005cb0:	e000      	b.n	8005cb4 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8005cb2:	2300      	movs	r3, #0
}
 8005cb4:	4618      	mov	r0, r3
 8005cb6:	370c      	adds	r7, #12
 8005cb8:	46bd      	mov	sp, r7
 8005cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cbe:	4770      	bx	lr

08005cc0 <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 8005cc0:	b480      	push	{r7}
 8005cc2:	b083      	sub	sp, #12
 8005cc4:	af00      	add	r7, sp, #0
 8005cc6:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ccc:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 8005cd0:	d103      	bne.n	8005cda <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	2201      	movs	r2, #1
 8005cd6:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 8005cd8:	e007      	b.n	8005cea <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005cde:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 8005ce2:	d102      	bne.n	8005cea <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	2208      	movs	r2, #8
 8005ce8:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 8005cea:	bf00      	nop
 8005cec:	370c      	adds	r7, #12
 8005cee:	46bd      	mov	sp, r7
 8005cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cf4:	4770      	bx	lr
	...

08005cf8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005cf8:	b580      	push	{r7, lr}
 8005cfa:	b084      	sub	sp, #16
 8005cfc:	af00      	add	r7, sp, #0
 8005cfe:	6078      	str	r0, [r7, #4]
 8005d00:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	2b00      	cmp	r3, #0
 8005d06:	d101      	bne.n	8005d0c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005d08:	2301      	movs	r3, #1
 8005d0a:	e0cc      	b.n	8005ea6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005d0c:	4b68      	ldr	r3, [pc, #416]	@ (8005eb0 <HAL_RCC_ClockConfig+0x1b8>)
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	f003 030f 	and.w	r3, r3, #15
 8005d14:	683a      	ldr	r2, [r7, #0]
 8005d16:	429a      	cmp	r2, r3
 8005d18:	d90c      	bls.n	8005d34 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005d1a:	4b65      	ldr	r3, [pc, #404]	@ (8005eb0 <HAL_RCC_ClockConfig+0x1b8>)
 8005d1c:	683a      	ldr	r2, [r7, #0]
 8005d1e:	b2d2      	uxtb	r2, r2
 8005d20:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005d22:	4b63      	ldr	r3, [pc, #396]	@ (8005eb0 <HAL_RCC_ClockConfig+0x1b8>)
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	f003 030f 	and.w	r3, r3, #15
 8005d2a:	683a      	ldr	r2, [r7, #0]
 8005d2c:	429a      	cmp	r2, r3
 8005d2e:	d001      	beq.n	8005d34 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005d30:	2301      	movs	r3, #1
 8005d32:	e0b8      	b.n	8005ea6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	f003 0302 	and.w	r3, r3, #2
 8005d3c:	2b00      	cmp	r3, #0
 8005d3e:	d020      	beq.n	8005d82 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	f003 0304 	and.w	r3, r3, #4
 8005d48:	2b00      	cmp	r3, #0
 8005d4a:	d005      	beq.n	8005d58 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005d4c:	4b59      	ldr	r3, [pc, #356]	@ (8005eb4 <HAL_RCC_ClockConfig+0x1bc>)
 8005d4e:	689b      	ldr	r3, [r3, #8]
 8005d50:	4a58      	ldr	r2, [pc, #352]	@ (8005eb4 <HAL_RCC_ClockConfig+0x1bc>)
 8005d52:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8005d56:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	f003 0308 	and.w	r3, r3, #8
 8005d60:	2b00      	cmp	r3, #0
 8005d62:	d005      	beq.n	8005d70 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005d64:	4b53      	ldr	r3, [pc, #332]	@ (8005eb4 <HAL_RCC_ClockConfig+0x1bc>)
 8005d66:	689b      	ldr	r3, [r3, #8]
 8005d68:	4a52      	ldr	r2, [pc, #328]	@ (8005eb4 <HAL_RCC_ClockConfig+0x1bc>)
 8005d6a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8005d6e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005d70:	4b50      	ldr	r3, [pc, #320]	@ (8005eb4 <HAL_RCC_ClockConfig+0x1bc>)
 8005d72:	689b      	ldr	r3, [r3, #8]
 8005d74:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	689b      	ldr	r3, [r3, #8]
 8005d7c:	494d      	ldr	r1, [pc, #308]	@ (8005eb4 <HAL_RCC_ClockConfig+0x1bc>)
 8005d7e:	4313      	orrs	r3, r2
 8005d80:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	f003 0301 	and.w	r3, r3, #1
 8005d8a:	2b00      	cmp	r3, #0
 8005d8c:	d044      	beq.n	8005e18 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	685b      	ldr	r3, [r3, #4]
 8005d92:	2b01      	cmp	r3, #1
 8005d94:	d107      	bne.n	8005da6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005d96:	4b47      	ldr	r3, [pc, #284]	@ (8005eb4 <HAL_RCC_ClockConfig+0x1bc>)
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005d9e:	2b00      	cmp	r3, #0
 8005da0:	d119      	bne.n	8005dd6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005da2:	2301      	movs	r3, #1
 8005da4:	e07f      	b.n	8005ea6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	685b      	ldr	r3, [r3, #4]
 8005daa:	2b02      	cmp	r3, #2
 8005dac:	d003      	beq.n	8005db6 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005db2:	2b03      	cmp	r3, #3
 8005db4:	d107      	bne.n	8005dc6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005db6:	4b3f      	ldr	r3, [pc, #252]	@ (8005eb4 <HAL_RCC_ClockConfig+0x1bc>)
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005dbe:	2b00      	cmp	r3, #0
 8005dc0:	d109      	bne.n	8005dd6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005dc2:	2301      	movs	r3, #1
 8005dc4:	e06f      	b.n	8005ea6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005dc6:	4b3b      	ldr	r3, [pc, #236]	@ (8005eb4 <HAL_RCC_ClockConfig+0x1bc>)
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	f003 0302 	and.w	r3, r3, #2
 8005dce:	2b00      	cmp	r3, #0
 8005dd0:	d101      	bne.n	8005dd6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005dd2:	2301      	movs	r3, #1
 8005dd4:	e067      	b.n	8005ea6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005dd6:	4b37      	ldr	r3, [pc, #220]	@ (8005eb4 <HAL_RCC_ClockConfig+0x1bc>)
 8005dd8:	689b      	ldr	r3, [r3, #8]
 8005dda:	f023 0203 	bic.w	r2, r3, #3
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	685b      	ldr	r3, [r3, #4]
 8005de2:	4934      	ldr	r1, [pc, #208]	@ (8005eb4 <HAL_RCC_ClockConfig+0x1bc>)
 8005de4:	4313      	orrs	r3, r2
 8005de6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005de8:	f7fc ff10 	bl	8002c0c <HAL_GetTick>
 8005dec:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005dee:	e00a      	b.n	8005e06 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005df0:	f7fc ff0c 	bl	8002c0c <HAL_GetTick>
 8005df4:	4602      	mov	r2, r0
 8005df6:	68fb      	ldr	r3, [r7, #12]
 8005df8:	1ad3      	subs	r3, r2, r3
 8005dfa:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005dfe:	4293      	cmp	r3, r2
 8005e00:	d901      	bls.n	8005e06 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005e02:	2303      	movs	r3, #3
 8005e04:	e04f      	b.n	8005ea6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005e06:	4b2b      	ldr	r3, [pc, #172]	@ (8005eb4 <HAL_RCC_ClockConfig+0x1bc>)
 8005e08:	689b      	ldr	r3, [r3, #8]
 8005e0a:	f003 020c 	and.w	r2, r3, #12
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	685b      	ldr	r3, [r3, #4]
 8005e12:	009b      	lsls	r3, r3, #2
 8005e14:	429a      	cmp	r2, r3
 8005e16:	d1eb      	bne.n	8005df0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005e18:	4b25      	ldr	r3, [pc, #148]	@ (8005eb0 <HAL_RCC_ClockConfig+0x1b8>)
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	f003 030f 	and.w	r3, r3, #15
 8005e20:	683a      	ldr	r2, [r7, #0]
 8005e22:	429a      	cmp	r2, r3
 8005e24:	d20c      	bcs.n	8005e40 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005e26:	4b22      	ldr	r3, [pc, #136]	@ (8005eb0 <HAL_RCC_ClockConfig+0x1b8>)
 8005e28:	683a      	ldr	r2, [r7, #0]
 8005e2a:	b2d2      	uxtb	r2, r2
 8005e2c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005e2e:	4b20      	ldr	r3, [pc, #128]	@ (8005eb0 <HAL_RCC_ClockConfig+0x1b8>)
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	f003 030f 	and.w	r3, r3, #15
 8005e36:	683a      	ldr	r2, [r7, #0]
 8005e38:	429a      	cmp	r2, r3
 8005e3a:	d001      	beq.n	8005e40 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005e3c:	2301      	movs	r3, #1
 8005e3e:	e032      	b.n	8005ea6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	f003 0304 	and.w	r3, r3, #4
 8005e48:	2b00      	cmp	r3, #0
 8005e4a:	d008      	beq.n	8005e5e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005e4c:	4b19      	ldr	r3, [pc, #100]	@ (8005eb4 <HAL_RCC_ClockConfig+0x1bc>)
 8005e4e:	689b      	ldr	r3, [r3, #8]
 8005e50:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	68db      	ldr	r3, [r3, #12]
 8005e58:	4916      	ldr	r1, [pc, #88]	@ (8005eb4 <HAL_RCC_ClockConfig+0x1bc>)
 8005e5a:	4313      	orrs	r3, r2
 8005e5c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	f003 0308 	and.w	r3, r3, #8
 8005e66:	2b00      	cmp	r3, #0
 8005e68:	d009      	beq.n	8005e7e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005e6a:	4b12      	ldr	r3, [pc, #72]	@ (8005eb4 <HAL_RCC_ClockConfig+0x1bc>)
 8005e6c:	689b      	ldr	r3, [r3, #8]
 8005e6e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	691b      	ldr	r3, [r3, #16]
 8005e76:	00db      	lsls	r3, r3, #3
 8005e78:	490e      	ldr	r1, [pc, #56]	@ (8005eb4 <HAL_RCC_ClockConfig+0x1bc>)
 8005e7a:	4313      	orrs	r3, r2
 8005e7c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005e7e:	f000 f855 	bl	8005f2c <HAL_RCC_GetSysClockFreq>
 8005e82:	4602      	mov	r2, r0
 8005e84:	4b0b      	ldr	r3, [pc, #44]	@ (8005eb4 <HAL_RCC_ClockConfig+0x1bc>)
 8005e86:	689b      	ldr	r3, [r3, #8]
 8005e88:	091b      	lsrs	r3, r3, #4
 8005e8a:	f003 030f 	and.w	r3, r3, #15
 8005e8e:	490a      	ldr	r1, [pc, #40]	@ (8005eb8 <HAL_RCC_ClockConfig+0x1c0>)
 8005e90:	5ccb      	ldrb	r3, [r1, r3]
 8005e92:	fa22 f303 	lsr.w	r3, r2, r3
 8005e96:	4a09      	ldr	r2, [pc, #36]	@ (8005ebc <HAL_RCC_ClockConfig+0x1c4>)
 8005e98:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8005e9a:	4b09      	ldr	r3, [pc, #36]	@ (8005ec0 <HAL_RCC_ClockConfig+0x1c8>)
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	4618      	mov	r0, r3
 8005ea0:	f7fc fe70 	bl	8002b84 <HAL_InitTick>

  return HAL_OK;
 8005ea4:	2300      	movs	r3, #0
}
 8005ea6:	4618      	mov	r0, r3
 8005ea8:	3710      	adds	r7, #16
 8005eaa:	46bd      	mov	sp, r7
 8005eac:	bd80      	pop	{r7, pc}
 8005eae:	bf00      	nop
 8005eb0:	40023c00 	.word	0x40023c00
 8005eb4:	40023800 	.word	0x40023800
 8005eb8:	0802e1dc 	.word	0x0802e1dc
 8005ebc:	2000002c 	.word	0x2000002c
 8005ec0:	20000030 	.word	0x20000030

08005ec4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005ec4:	b480      	push	{r7}
 8005ec6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005ec8:	4b03      	ldr	r3, [pc, #12]	@ (8005ed8 <HAL_RCC_GetHCLKFreq+0x14>)
 8005eca:	681b      	ldr	r3, [r3, #0]
}
 8005ecc:	4618      	mov	r0, r3
 8005ece:	46bd      	mov	sp, r7
 8005ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ed4:	4770      	bx	lr
 8005ed6:	bf00      	nop
 8005ed8:	2000002c 	.word	0x2000002c

08005edc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005edc:	b580      	push	{r7, lr}
 8005ede:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005ee0:	f7ff fff0 	bl	8005ec4 <HAL_RCC_GetHCLKFreq>
 8005ee4:	4602      	mov	r2, r0
 8005ee6:	4b05      	ldr	r3, [pc, #20]	@ (8005efc <HAL_RCC_GetPCLK1Freq+0x20>)
 8005ee8:	689b      	ldr	r3, [r3, #8]
 8005eea:	0a9b      	lsrs	r3, r3, #10
 8005eec:	f003 0307 	and.w	r3, r3, #7
 8005ef0:	4903      	ldr	r1, [pc, #12]	@ (8005f00 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005ef2:	5ccb      	ldrb	r3, [r1, r3]
 8005ef4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005ef8:	4618      	mov	r0, r3
 8005efa:	bd80      	pop	{r7, pc}
 8005efc:	40023800 	.word	0x40023800
 8005f00:	0802e1ec 	.word	0x0802e1ec

08005f04 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005f04:	b580      	push	{r7, lr}
 8005f06:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005f08:	f7ff ffdc 	bl	8005ec4 <HAL_RCC_GetHCLKFreq>
 8005f0c:	4602      	mov	r2, r0
 8005f0e:	4b05      	ldr	r3, [pc, #20]	@ (8005f24 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005f10:	689b      	ldr	r3, [r3, #8]
 8005f12:	0b5b      	lsrs	r3, r3, #13
 8005f14:	f003 0307 	and.w	r3, r3, #7
 8005f18:	4903      	ldr	r1, [pc, #12]	@ (8005f28 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005f1a:	5ccb      	ldrb	r3, [r1, r3]
 8005f1c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005f20:	4618      	mov	r0, r3
 8005f22:	bd80      	pop	{r7, pc}
 8005f24:	40023800 	.word	0x40023800
 8005f28:	0802e1ec 	.word	0x0802e1ec

08005f2c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005f2c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005f30:	b0a6      	sub	sp, #152	@ 0x98
 8005f32:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8005f34:	2300      	movs	r3, #0
 8005f36:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  uint32_t pllvco = 0U;
 8005f3a:	2300      	movs	r3, #0
 8005f3c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  uint32_t pllp = 0U;
 8005f40:	2300      	movs	r3, #0
 8005f42:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  uint32_t pllr = 0U;
 8005f46:	2300      	movs	r3, #0
 8005f48:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  uint32_t sysclockfreq = 0U;
 8005f4c:	2300      	movs	r3, #0
 8005f4e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005f52:	4bc8      	ldr	r3, [pc, #800]	@ (8006274 <HAL_RCC_GetSysClockFreq+0x348>)
 8005f54:	689b      	ldr	r3, [r3, #8]
 8005f56:	f003 030c 	and.w	r3, r3, #12
 8005f5a:	2b0c      	cmp	r3, #12
 8005f5c:	f200 817e 	bhi.w	800625c <HAL_RCC_GetSysClockFreq+0x330>
 8005f60:	a201      	add	r2, pc, #4	@ (adr r2, 8005f68 <HAL_RCC_GetSysClockFreq+0x3c>)
 8005f62:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f66:	bf00      	nop
 8005f68:	08005f9d 	.word	0x08005f9d
 8005f6c:	0800625d 	.word	0x0800625d
 8005f70:	0800625d 	.word	0x0800625d
 8005f74:	0800625d 	.word	0x0800625d
 8005f78:	08005fa5 	.word	0x08005fa5
 8005f7c:	0800625d 	.word	0x0800625d
 8005f80:	0800625d 	.word	0x0800625d
 8005f84:	0800625d 	.word	0x0800625d
 8005f88:	08005fad 	.word	0x08005fad
 8005f8c:	0800625d 	.word	0x0800625d
 8005f90:	0800625d 	.word	0x0800625d
 8005f94:	0800625d 	.word	0x0800625d
 8005f98:	08006117 	.word	0x08006117
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005f9c:	4bb6      	ldr	r3, [pc, #728]	@ (8006278 <HAL_RCC_GetSysClockFreq+0x34c>)
 8005f9e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8005fa2:	e15f      	b.n	8006264 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005fa4:	4bb5      	ldr	r3, [pc, #724]	@ (800627c <HAL_RCC_GetSysClockFreq+0x350>)
 8005fa6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8005faa:	e15b      	b.n	8006264 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005fac:	4bb1      	ldr	r3, [pc, #708]	@ (8006274 <HAL_RCC_GetSysClockFreq+0x348>)
 8005fae:	685b      	ldr	r3, [r3, #4]
 8005fb0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005fb4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005fb8:	4bae      	ldr	r3, [pc, #696]	@ (8006274 <HAL_RCC_GetSysClockFreq+0x348>)
 8005fba:	685b      	ldr	r3, [r3, #4]
 8005fbc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005fc0:	2b00      	cmp	r3, #0
 8005fc2:	d031      	beq.n	8006028 <HAL_RCC_GetSysClockFreq+0xfc>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005fc4:	4bab      	ldr	r3, [pc, #684]	@ (8006274 <HAL_RCC_GetSysClockFreq+0x348>)
 8005fc6:	685b      	ldr	r3, [r3, #4]
 8005fc8:	099b      	lsrs	r3, r3, #6
 8005fca:	2200      	movs	r2, #0
 8005fcc:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005fce:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8005fd0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005fd2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005fd6:	663b      	str	r3, [r7, #96]	@ 0x60
 8005fd8:	2300      	movs	r3, #0
 8005fda:	667b      	str	r3, [r7, #100]	@ 0x64
 8005fdc:	4ba7      	ldr	r3, [pc, #668]	@ (800627c <HAL_RCC_GetSysClockFreq+0x350>)
 8005fde:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8005fe2:	462a      	mov	r2, r5
 8005fe4:	fb03 f202 	mul.w	r2, r3, r2
 8005fe8:	2300      	movs	r3, #0
 8005fea:	4621      	mov	r1, r4
 8005fec:	fb01 f303 	mul.w	r3, r1, r3
 8005ff0:	4413      	add	r3, r2
 8005ff2:	4aa2      	ldr	r2, [pc, #648]	@ (800627c <HAL_RCC_GetSysClockFreq+0x350>)
 8005ff4:	4621      	mov	r1, r4
 8005ff6:	fba1 1202 	umull	r1, r2, r1, r2
 8005ffa:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8005ffc:	460a      	mov	r2, r1
 8005ffe:	67ba      	str	r2, [r7, #120]	@ 0x78
 8006000:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8006002:	4413      	add	r3, r2
 8006004:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8006006:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800600a:	2200      	movs	r2, #0
 800600c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800600e:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8006010:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8006014:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	@ 0x78
 8006018:	f7fa f8fc 	bl	8000214 <__aeabi_uldivmod>
 800601c:	4602      	mov	r2, r0
 800601e:	460b      	mov	r3, r1
 8006020:	4613      	mov	r3, r2
 8006022:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8006026:	e064      	b.n	80060f2 <HAL_RCC_GetSysClockFreq+0x1c6>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006028:	4b92      	ldr	r3, [pc, #584]	@ (8006274 <HAL_RCC_GetSysClockFreq+0x348>)
 800602a:	685b      	ldr	r3, [r3, #4]
 800602c:	099b      	lsrs	r3, r3, #6
 800602e:	2200      	movs	r2, #0
 8006030:	653b      	str	r3, [r7, #80]	@ 0x50
 8006032:	657a      	str	r2, [r7, #84]	@ 0x54
 8006034:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006036:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800603a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800603c:	2300      	movs	r3, #0
 800603e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006040:	e9d7 4512 	ldrd	r4, r5, [r7, #72]	@ 0x48
 8006044:	4622      	mov	r2, r4
 8006046:	462b      	mov	r3, r5
 8006048:	f04f 0000 	mov.w	r0, #0
 800604c:	f04f 0100 	mov.w	r1, #0
 8006050:	0159      	lsls	r1, r3, #5
 8006052:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006056:	0150      	lsls	r0, r2, #5
 8006058:	4602      	mov	r2, r0
 800605a:	460b      	mov	r3, r1
 800605c:	4621      	mov	r1, r4
 800605e:	1a51      	subs	r1, r2, r1
 8006060:	6139      	str	r1, [r7, #16]
 8006062:	4629      	mov	r1, r5
 8006064:	eb63 0301 	sbc.w	r3, r3, r1
 8006068:	617b      	str	r3, [r7, #20]
 800606a:	f04f 0200 	mov.w	r2, #0
 800606e:	f04f 0300 	mov.w	r3, #0
 8006072:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006076:	4659      	mov	r1, fp
 8006078:	018b      	lsls	r3, r1, #6
 800607a:	4651      	mov	r1, sl
 800607c:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8006080:	4651      	mov	r1, sl
 8006082:	018a      	lsls	r2, r1, #6
 8006084:	4651      	mov	r1, sl
 8006086:	ebb2 0801 	subs.w	r8, r2, r1
 800608a:	4659      	mov	r1, fp
 800608c:	eb63 0901 	sbc.w	r9, r3, r1
 8006090:	f04f 0200 	mov.w	r2, #0
 8006094:	f04f 0300 	mov.w	r3, #0
 8006098:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800609c:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80060a0:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80060a4:	4690      	mov	r8, r2
 80060a6:	4699      	mov	r9, r3
 80060a8:	4623      	mov	r3, r4
 80060aa:	eb18 0303 	adds.w	r3, r8, r3
 80060ae:	60bb      	str	r3, [r7, #8]
 80060b0:	462b      	mov	r3, r5
 80060b2:	eb49 0303 	adc.w	r3, r9, r3
 80060b6:	60fb      	str	r3, [r7, #12]
 80060b8:	f04f 0200 	mov.w	r2, #0
 80060bc:	f04f 0300 	mov.w	r3, #0
 80060c0:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80060c4:	4629      	mov	r1, r5
 80060c6:	028b      	lsls	r3, r1, #10
 80060c8:	4621      	mov	r1, r4
 80060ca:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80060ce:	4621      	mov	r1, r4
 80060d0:	028a      	lsls	r2, r1, #10
 80060d2:	4610      	mov	r0, r2
 80060d4:	4619      	mov	r1, r3
 80060d6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80060da:	2200      	movs	r2, #0
 80060dc:	643b      	str	r3, [r7, #64]	@ 0x40
 80060de:	647a      	str	r2, [r7, #68]	@ 0x44
 80060e0:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80060e4:	f7fa f896 	bl	8000214 <__aeabi_uldivmod>
 80060e8:	4602      	mov	r2, r0
 80060ea:	460b      	mov	r3, r1
 80060ec:	4613      	mov	r3, r2
 80060ee:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80060f2:	4b60      	ldr	r3, [pc, #384]	@ (8006274 <HAL_RCC_GetSysClockFreq+0x348>)
 80060f4:	685b      	ldr	r3, [r3, #4]
 80060f6:	0c1b      	lsrs	r3, r3, #16
 80060f8:	f003 0303 	and.w	r3, r3, #3
 80060fc:	3301      	adds	r3, #1
 80060fe:	005b      	lsls	r3, r3, #1
 8006100:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88

      sysclockfreq = pllvco / pllp;
 8006104:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8006108:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800610c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006110:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8006114:	e0a6      	b.n	8006264 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006116:	4b57      	ldr	r3, [pc, #348]	@ (8006274 <HAL_RCC_GetSysClockFreq+0x348>)
 8006118:	685b      	ldr	r3, [r3, #4]
 800611a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800611e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006122:	4b54      	ldr	r3, [pc, #336]	@ (8006274 <HAL_RCC_GetSysClockFreq+0x348>)
 8006124:	685b      	ldr	r3, [r3, #4]
 8006126:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800612a:	2b00      	cmp	r3, #0
 800612c:	d02a      	beq.n	8006184 <HAL_RCC_GetSysClockFreq+0x258>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800612e:	4b51      	ldr	r3, [pc, #324]	@ (8006274 <HAL_RCC_GetSysClockFreq+0x348>)
 8006130:	685b      	ldr	r3, [r3, #4]
 8006132:	099b      	lsrs	r3, r3, #6
 8006134:	2200      	movs	r2, #0
 8006136:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006138:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800613a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800613c:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8006140:	2100      	movs	r1, #0
 8006142:	4b4e      	ldr	r3, [pc, #312]	@ (800627c <HAL_RCC_GetSysClockFreq+0x350>)
 8006144:	fb03 f201 	mul.w	r2, r3, r1
 8006148:	2300      	movs	r3, #0
 800614a:	fb00 f303 	mul.w	r3, r0, r3
 800614e:	4413      	add	r3, r2
 8006150:	4a4a      	ldr	r2, [pc, #296]	@ (800627c <HAL_RCC_GetSysClockFreq+0x350>)
 8006152:	fba0 1202 	umull	r1, r2, r0, r2
 8006156:	677a      	str	r2, [r7, #116]	@ 0x74
 8006158:	460a      	mov	r2, r1
 800615a:	673a      	str	r2, [r7, #112]	@ 0x70
 800615c:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 800615e:	4413      	add	r3, r2
 8006160:	677b      	str	r3, [r7, #116]	@ 0x74
 8006162:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006166:	2200      	movs	r2, #0
 8006168:	633b      	str	r3, [r7, #48]	@ 0x30
 800616a:	637a      	str	r2, [r7, #52]	@ 0x34
 800616c:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8006170:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
 8006174:	f7fa f84e 	bl	8000214 <__aeabi_uldivmod>
 8006178:	4602      	mov	r2, r0
 800617a:	460b      	mov	r3, r1
 800617c:	4613      	mov	r3, r2
 800617e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8006182:	e05b      	b.n	800623c <HAL_RCC_GetSysClockFreq+0x310>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006184:	4b3b      	ldr	r3, [pc, #236]	@ (8006274 <HAL_RCC_GetSysClockFreq+0x348>)
 8006186:	685b      	ldr	r3, [r3, #4]
 8006188:	099b      	lsrs	r3, r3, #6
 800618a:	2200      	movs	r2, #0
 800618c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800618e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006190:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006192:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006196:	623b      	str	r3, [r7, #32]
 8006198:	2300      	movs	r3, #0
 800619a:	627b      	str	r3, [r7, #36]	@ 0x24
 800619c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80061a0:	4642      	mov	r2, r8
 80061a2:	464b      	mov	r3, r9
 80061a4:	f04f 0000 	mov.w	r0, #0
 80061a8:	f04f 0100 	mov.w	r1, #0
 80061ac:	0159      	lsls	r1, r3, #5
 80061ae:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80061b2:	0150      	lsls	r0, r2, #5
 80061b4:	4602      	mov	r2, r0
 80061b6:	460b      	mov	r3, r1
 80061b8:	4641      	mov	r1, r8
 80061ba:	ebb2 0a01 	subs.w	sl, r2, r1
 80061be:	4649      	mov	r1, r9
 80061c0:	eb63 0b01 	sbc.w	fp, r3, r1
 80061c4:	f04f 0200 	mov.w	r2, #0
 80061c8:	f04f 0300 	mov.w	r3, #0
 80061cc:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80061d0:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80061d4:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80061d8:	ebb2 040a 	subs.w	r4, r2, sl
 80061dc:	eb63 050b 	sbc.w	r5, r3, fp
 80061e0:	f04f 0200 	mov.w	r2, #0
 80061e4:	f04f 0300 	mov.w	r3, #0
 80061e8:	00eb      	lsls	r3, r5, #3
 80061ea:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80061ee:	00e2      	lsls	r2, r4, #3
 80061f0:	4614      	mov	r4, r2
 80061f2:	461d      	mov	r5, r3
 80061f4:	4643      	mov	r3, r8
 80061f6:	18e3      	adds	r3, r4, r3
 80061f8:	603b      	str	r3, [r7, #0]
 80061fa:	464b      	mov	r3, r9
 80061fc:	eb45 0303 	adc.w	r3, r5, r3
 8006200:	607b      	str	r3, [r7, #4]
 8006202:	f04f 0200 	mov.w	r2, #0
 8006206:	f04f 0300 	mov.w	r3, #0
 800620a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800620e:	4629      	mov	r1, r5
 8006210:	028b      	lsls	r3, r1, #10
 8006212:	4621      	mov	r1, r4
 8006214:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006218:	4621      	mov	r1, r4
 800621a:	028a      	lsls	r2, r1, #10
 800621c:	4610      	mov	r0, r2
 800621e:	4619      	mov	r1, r3
 8006220:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006224:	2200      	movs	r2, #0
 8006226:	61bb      	str	r3, [r7, #24]
 8006228:	61fa      	str	r2, [r7, #28]
 800622a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800622e:	f7f9 fff1 	bl	8000214 <__aeabi_uldivmod>
 8006232:	4602      	mov	r2, r0
 8006234:	460b      	mov	r3, r1
 8006236:	4613      	mov	r3, r2
 8006238:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 800623c:	4b0d      	ldr	r3, [pc, #52]	@ (8006274 <HAL_RCC_GetSysClockFreq+0x348>)
 800623e:	685b      	ldr	r3, [r3, #4]
 8006240:	0f1b      	lsrs	r3, r3, #28
 8006242:	f003 0307 	and.w	r3, r3, #7
 8006246:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84

      sysclockfreq = pllvco / pllr;
 800624a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800624e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006252:	fbb2 f3f3 	udiv	r3, r2, r3
 8006256:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 800625a:	e003      	b.n	8006264 <HAL_RCC_GetSysClockFreq+0x338>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800625c:	4b06      	ldr	r3, [pc, #24]	@ (8006278 <HAL_RCC_GetSysClockFreq+0x34c>)
 800625e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8006262:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006264:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
}
 8006268:	4618      	mov	r0, r3
 800626a:	3798      	adds	r7, #152	@ 0x98
 800626c:	46bd      	mov	sp, r7
 800626e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006272:	bf00      	nop
 8006274:	40023800 	.word	0x40023800
 8006278:	00f42400 	.word	0x00f42400
 800627c:	017d7840 	.word	0x017d7840

08006280 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006280:	b580      	push	{r7, lr}
 8006282:	b086      	sub	sp, #24
 8006284:	af00      	add	r7, sp, #0
 8006286:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	2b00      	cmp	r3, #0
 800628c:	d101      	bne.n	8006292 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800628e:	2301      	movs	r3, #1
 8006290:	e28d      	b.n	80067ae <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	f003 0301 	and.w	r3, r3, #1
 800629a:	2b00      	cmp	r3, #0
 800629c:	f000 8083 	beq.w	80063a6 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80062a0:	4b94      	ldr	r3, [pc, #592]	@ (80064f4 <HAL_RCC_OscConfig+0x274>)
 80062a2:	689b      	ldr	r3, [r3, #8]
 80062a4:	f003 030c 	and.w	r3, r3, #12
 80062a8:	2b04      	cmp	r3, #4
 80062aa:	d019      	beq.n	80062e0 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80062ac:	4b91      	ldr	r3, [pc, #580]	@ (80064f4 <HAL_RCC_OscConfig+0x274>)
 80062ae:	689b      	ldr	r3, [r3, #8]
 80062b0:	f003 030c 	and.w	r3, r3, #12
        || \
 80062b4:	2b08      	cmp	r3, #8
 80062b6:	d106      	bne.n	80062c6 <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80062b8:	4b8e      	ldr	r3, [pc, #568]	@ (80064f4 <HAL_RCC_OscConfig+0x274>)
 80062ba:	685b      	ldr	r3, [r3, #4]
 80062bc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80062c0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80062c4:	d00c      	beq.n	80062e0 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80062c6:	4b8b      	ldr	r3, [pc, #556]	@ (80064f4 <HAL_RCC_OscConfig+0x274>)
 80062c8:	689b      	ldr	r3, [r3, #8]
 80062ca:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80062ce:	2b0c      	cmp	r3, #12
 80062d0:	d112      	bne.n	80062f8 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80062d2:	4b88      	ldr	r3, [pc, #544]	@ (80064f4 <HAL_RCC_OscConfig+0x274>)
 80062d4:	685b      	ldr	r3, [r3, #4]
 80062d6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80062da:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80062de:	d10b      	bne.n	80062f8 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80062e0:	4b84      	ldr	r3, [pc, #528]	@ (80064f4 <HAL_RCC_OscConfig+0x274>)
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80062e8:	2b00      	cmp	r3, #0
 80062ea:	d05b      	beq.n	80063a4 <HAL_RCC_OscConfig+0x124>
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	685b      	ldr	r3, [r3, #4]
 80062f0:	2b00      	cmp	r3, #0
 80062f2:	d157      	bne.n	80063a4 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 80062f4:	2301      	movs	r3, #1
 80062f6:	e25a      	b.n	80067ae <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	685b      	ldr	r3, [r3, #4]
 80062fc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006300:	d106      	bne.n	8006310 <HAL_RCC_OscConfig+0x90>
 8006302:	4b7c      	ldr	r3, [pc, #496]	@ (80064f4 <HAL_RCC_OscConfig+0x274>)
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	4a7b      	ldr	r2, [pc, #492]	@ (80064f4 <HAL_RCC_OscConfig+0x274>)
 8006308:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800630c:	6013      	str	r3, [r2, #0]
 800630e:	e01d      	b.n	800634c <HAL_RCC_OscConfig+0xcc>
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	685b      	ldr	r3, [r3, #4]
 8006314:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006318:	d10c      	bne.n	8006334 <HAL_RCC_OscConfig+0xb4>
 800631a:	4b76      	ldr	r3, [pc, #472]	@ (80064f4 <HAL_RCC_OscConfig+0x274>)
 800631c:	681b      	ldr	r3, [r3, #0]
 800631e:	4a75      	ldr	r2, [pc, #468]	@ (80064f4 <HAL_RCC_OscConfig+0x274>)
 8006320:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006324:	6013      	str	r3, [r2, #0]
 8006326:	4b73      	ldr	r3, [pc, #460]	@ (80064f4 <HAL_RCC_OscConfig+0x274>)
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	4a72      	ldr	r2, [pc, #456]	@ (80064f4 <HAL_RCC_OscConfig+0x274>)
 800632c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006330:	6013      	str	r3, [r2, #0]
 8006332:	e00b      	b.n	800634c <HAL_RCC_OscConfig+0xcc>
 8006334:	4b6f      	ldr	r3, [pc, #444]	@ (80064f4 <HAL_RCC_OscConfig+0x274>)
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	4a6e      	ldr	r2, [pc, #440]	@ (80064f4 <HAL_RCC_OscConfig+0x274>)
 800633a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800633e:	6013      	str	r3, [r2, #0]
 8006340:	4b6c      	ldr	r3, [pc, #432]	@ (80064f4 <HAL_RCC_OscConfig+0x274>)
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	4a6b      	ldr	r2, [pc, #428]	@ (80064f4 <HAL_RCC_OscConfig+0x274>)
 8006346:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800634a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	685b      	ldr	r3, [r3, #4]
 8006350:	2b00      	cmp	r3, #0
 8006352:	d013      	beq.n	800637c <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006354:	f7fc fc5a 	bl	8002c0c <HAL_GetTick>
 8006358:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800635a:	e008      	b.n	800636e <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800635c:	f7fc fc56 	bl	8002c0c <HAL_GetTick>
 8006360:	4602      	mov	r2, r0
 8006362:	693b      	ldr	r3, [r7, #16]
 8006364:	1ad3      	subs	r3, r2, r3
 8006366:	2b64      	cmp	r3, #100	@ 0x64
 8006368:	d901      	bls.n	800636e <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 800636a:	2303      	movs	r3, #3
 800636c:	e21f      	b.n	80067ae <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800636e:	4b61      	ldr	r3, [pc, #388]	@ (80064f4 <HAL_RCC_OscConfig+0x274>)
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006376:	2b00      	cmp	r3, #0
 8006378:	d0f0      	beq.n	800635c <HAL_RCC_OscConfig+0xdc>
 800637a:	e014      	b.n	80063a6 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800637c:	f7fc fc46 	bl	8002c0c <HAL_GetTick>
 8006380:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006382:	e008      	b.n	8006396 <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006384:	f7fc fc42 	bl	8002c0c <HAL_GetTick>
 8006388:	4602      	mov	r2, r0
 800638a:	693b      	ldr	r3, [r7, #16]
 800638c:	1ad3      	subs	r3, r2, r3
 800638e:	2b64      	cmp	r3, #100	@ 0x64
 8006390:	d901      	bls.n	8006396 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8006392:	2303      	movs	r3, #3
 8006394:	e20b      	b.n	80067ae <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006396:	4b57      	ldr	r3, [pc, #348]	@ (80064f4 <HAL_RCC_OscConfig+0x274>)
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800639e:	2b00      	cmp	r3, #0
 80063a0:	d1f0      	bne.n	8006384 <HAL_RCC_OscConfig+0x104>
 80063a2:	e000      	b.n	80063a6 <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80063a4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	f003 0302 	and.w	r3, r3, #2
 80063ae:	2b00      	cmp	r3, #0
 80063b0:	d06f      	beq.n	8006492 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80063b2:	4b50      	ldr	r3, [pc, #320]	@ (80064f4 <HAL_RCC_OscConfig+0x274>)
 80063b4:	689b      	ldr	r3, [r3, #8]
 80063b6:	f003 030c 	and.w	r3, r3, #12
 80063ba:	2b00      	cmp	r3, #0
 80063bc:	d017      	beq.n	80063ee <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80063be:	4b4d      	ldr	r3, [pc, #308]	@ (80064f4 <HAL_RCC_OscConfig+0x274>)
 80063c0:	689b      	ldr	r3, [r3, #8]
 80063c2:	f003 030c 	and.w	r3, r3, #12
        || \
 80063c6:	2b08      	cmp	r3, #8
 80063c8:	d105      	bne.n	80063d6 <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80063ca:	4b4a      	ldr	r3, [pc, #296]	@ (80064f4 <HAL_RCC_OscConfig+0x274>)
 80063cc:	685b      	ldr	r3, [r3, #4]
 80063ce:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80063d2:	2b00      	cmp	r3, #0
 80063d4:	d00b      	beq.n	80063ee <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80063d6:	4b47      	ldr	r3, [pc, #284]	@ (80064f4 <HAL_RCC_OscConfig+0x274>)
 80063d8:	689b      	ldr	r3, [r3, #8]
 80063da:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80063de:	2b0c      	cmp	r3, #12
 80063e0:	d11c      	bne.n	800641c <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80063e2:	4b44      	ldr	r3, [pc, #272]	@ (80064f4 <HAL_RCC_OscConfig+0x274>)
 80063e4:	685b      	ldr	r3, [r3, #4]
 80063e6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80063ea:	2b00      	cmp	r3, #0
 80063ec:	d116      	bne.n	800641c <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80063ee:	4b41      	ldr	r3, [pc, #260]	@ (80064f4 <HAL_RCC_OscConfig+0x274>)
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	f003 0302 	and.w	r3, r3, #2
 80063f6:	2b00      	cmp	r3, #0
 80063f8:	d005      	beq.n	8006406 <HAL_RCC_OscConfig+0x186>
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	68db      	ldr	r3, [r3, #12]
 80063fe:	2b01      	cmp	r3, #1
 8006400:	d001      	beq.n	8006406 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8006402:	2301      	movs	r3, #1
 8006404:	e1d3      	b.n	80067ae <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006406:	4b3b      	ldr	r3, [pc, #236]	@ (80064f4 <HAL_RCC_OscConfig+0x274>)
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	691b      	ldr	r3, [r3, #16]
 8006412:	00db      	lsls	r3, r3, #3
 8006414:	4937      	ldr	r1, [pc, #220]	@ (80064f4 <HAL_RCC_OscConfig+0x274>)
 8006416:	4313      	orrs	r3, r2
 8006418:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800641a:	e03a      	b.n	8006492 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	68db      	ldr	r3, [r3, #12]
 8006420:	2b00      	cmp	r3, #0
 8006422:	d020      	beq.n	8006466 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006424:	4b34      	ldr	r3, [pc, #208]	@ (80064f8 <HAL_RCC_OscConfig+0x278>)
 8006426:	2201      	movs	r2, #1
 8006428:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800642a:	f7fc fbef 	bl	8002c0c <HAL_GetTick>
 800642e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006430:	e008      	b.n	8006444 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006432:	f7fc fbeb 	bl	8002c0c <HAL_GetTick>
 8006436:	4602      	mov	r2, r0
 8006438:	693b      	ldr	r3, [r7, #16]
 800643a:	1ad3      	subs	r3, r2, r3
 800643c:	2b02      	cmp	r3, #2
 800643e:	d901      	bls.n	8006444 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8006440:	2303      	movs	r3, #3
 8006442:	e1b4      	b.n	80067ae <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006444:	4b2b      	ldr	r3, [pc, #172]	@ (80064f4 <HAL_RCC_OscConfig+0x274>)
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	f003 0302 	and.w	r3, r3, #2
 800644c:	2b00      	cmp	r3, #0
 800644e:	d0f0      	beq.n	8006432 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006450:	4b28      	ldr	r3, [pc, #160]	@ (80064f4 <HAL_RCC_OscConfig+0x274>)
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	691b      	ldr	r3, [r3, #16]
 800645c:	00db      	lsls	r3, r3, #3
 800645e:	4925      	ldr	r1, [pc, #148]	@ (80064f4 <HAL_RCC_OscConfig+0x274>)
 8006460:	4313      	orrs	r3, r2
 8006462:	600b      	str	r3, [r1, #0]
 8006464:	e015      	b.n	8006492 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006466:	4b24      	ldr	r3, [pc, #144]	@ (80064f8 <HAL_RCC_OscConfig+0x278>)
 8006468:	2200      	movs	r2, #0
 800646a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800646c:	f7fc fbce 	bl	8002c0c <HAL_GetTick>
 8006470:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006472:	e008      	b.n	8006486 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006474:	f7fc fbca 	bl	8002c0c <HAL_GetTick>
 8006478:	4602      	mov	r2, r0
 800647a:	693b      	ldr	r3, [r7, #16]
 800647c:	1ad3      	subs	r3, r2, r3
 800647e:	2b02      	cmp	r3, #2
 8006480:	d901      	bls.n	8006486 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8006482:	2303      	movs	r3, #3
 8006484:	e193      	b.n	80067ae <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006486:	4b1b      	ldr	r3, [pc, #108]	@ (80064f4 <HAL_RCC_OscConfig+0x274>)
 8006488:	681b      	ldr	r3, [r3, #0]
 800648a:	f003 0302 	and.w	r3, r3, #2
 800648e:	2b00      	cmp	r3, #0
 8006490:	d1f0      	bne.n	8006474 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	f003 0308 	and.w	r3, r3, #8
 800649a:	2b00      	cmp	r3, #0
 800649c:	d036      	beq.n	800650c <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	695b      	ldr	r3, [r3, #20]
 80064a2:	2b00      	cmp	r3, #0
 80064a4:	d016      	beq.n	80064d4 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80064a6:	4b15      	ldr	r3, [pc, #84]	@ (80064fc <HAL_RCC_OscConfig+0x27c>)
 80064a8:	2201      	movs	r2, #1
 80064aa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80064ac:	f7fc fbae 	bl	8002c0c <HAL_GetTick>
 80064b0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80064b2:	e008      	b.n	80064c6 <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80064b4:	f7fc fbaa 	bl	8002c0c <HAL_GetTick>
 80064b8:	4602      	mov	r2, r0
 80064ba:	693b      	ldr	r3, [r7, #16]
 80064bc:	1ad3      	subs	r3, r2, r3
 80064be:	2b02      	cmp	r3, #2
 80064c0:	d901      	bls.n	80064c6 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 80064c2:	2303      	movs	r3, #3
 80064c4:	e173      	b.n	80067ae <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80064c6:	4b0b      	ldr	r3, [pc, #44]	@ (80064f4 <HAL_RCC_OscConfig+0x274>)
 80064c8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80064ca:	f003 0302 	and.w	r3, r3, #2
 80064ce:	2b00      	cmp	r3, #0
 80064d0:	d0f0      	beq.n	80064b4 <HAL_RCC_OscConfig+0x234>
 80064d2:	e01b      	b.n	800650c <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80064d4:	4b09      	ldr	r3, [pc, #36]	@ (80064fc <HAL_RCC_OscConfig+0x27c>)
 80064d6:	2200      	movs	r2, #0
 80064d8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80064da:	f7fc fb97 	bl	8002c0c <HAL_GetTick>
 80064de:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80064e0:	e00e      	b.n	8006500 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80064e2:	f7fc fb93 	bl	8002c0c <HAL_GetTick>
 80064e6:	4602      	mov	r2, r0
 80064e8:	693b      	ldr	r3, [r7, #16]
 80064ea:	1ad3      	subs	r3, r2, r3
 80064ec:	2b02      	cmp	r3, #2
 80064ee:	d907      	bls.n	8006500 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 80064f0:	2303      	movs	r3, #3
 80064f2:	e15c      	b.n	80067ae <HAL_RCC_OscConfig+0x52e>
 80064f4:	40023800 	.word	0x40023800
 80064f8:	42470000 	.word	0x42470000
 80064fc:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006500:	4b8a      	ldr	r3, [pc, #552]	@ (800672c <HAL_RCC_OscConfig+0x4ac>)
 8006502:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006504:	f003 0302 	and.w	r3, r3, #2
 8006508:	2b00      	cmp	r3, #0
 800650a:	d1ea      	bne.n	80064e2 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	f003 0304 	and.w	r3, r3, #4
 8006514:	2b00      	cmp	r3, #0
 8006516:	f000 8097 	beq.w	8006648 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 800651a:	2300      	movs	r3, #0
 800651c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800651e:	4b83      	ldr	r3, [pc, #524]	@ (800672c <HAL_RCC_OscConfig+0x4ac>)
 8006520:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006522:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006526:	2b00      	cmp	r3, #0
 8006528:	d10f      	bne.n	800654a <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800652a:	2300      	movs	r3, #0
 800652c:	60bb      	str	r3, [r7, #8]
 800652e:	4b7f      	ldr	r3, [pc, #508]	@ (800672c <HAL_RCC_OscConfig+0x4ac>)
 8006530:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006532:	4a7e      	ldr	r2, [pc, #504]	@ (800672c <HAL_RCC_OscConfig+0x4ac>)
 8006534:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006538:	6413      	str	r3, [r2, #64]	@ 0x40
 800653a:	4b7c      	ldr	r3, [pc, #496]	@ (800672c <HAL_RCC_OscConfig+0x4ac>)
 800653c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800653e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006542:	60bb      	str	r3, [r7, #8]
 8006544:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006546:	2301      	movs	r3, #1
 8006548:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800654a:	4b79      	ldr	r3, [pc, #484]	@ (8006730 <HAL_RCC_OscConfig+0x4b0>)
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006552:	2b00      	cmp	r3, #0
 8006554:	d118      	bne.n	8006588 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006556:	4b76      	ldr	r3, [pc, #472]	@ (8006730 <HAL_RCC_OscConfig+0x4b0>)
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	4a75      	ldr	r2, [pc, #468]	@ (8006730 <HAL_RCC_OscConfig+0x4b0>)
 800655c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006560:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006562:	f7fc fb53 	bl	8002c0c <HAL_GetTick>
 8006566:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006568:	e008      	b.n	800657c <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800656a:	f7fc fb4f 	bl	8002c0c <HAL_GetTick>
 800656e:	4602      	mov	r2, r0
 8006570:	693b      	ldr	r3, [r7, #16]
 8006572:	1ad3      	subs	r3, r2, r3
 8006574:	2b02      	cmp	r3, #2
 8006576:	d901      	bls.n	800657c <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8006578:	2303      	movs	r3, #3
 800657a:	e118      	b.n	80067ae <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800657c:	4b6c      	ldr	r3, [pc, #432]	@ (8006730 <HAL_RCC_OscConfig+0x4b0>)
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006584:	2b00      	cmp	r3, #0
 8006586:	d0f0      	beq.n	800656a <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	689b      	ldr	r3, [r3, #8]
 800658c:	2b01      	cmp	r3, #1
 800658e:	d106      	bne.n	800659e <HAL_RCC_OscConfig+0x31e>
 8006590:	4b66      	ldr	r3, [pc, #408]	@ (800672c <HAL_RCC_OscConfig+0x4ac>)
 8006592:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006594:	4a65      	ldr	r2, [pc, #404]	@ (800672c <HAL_RCC_OscConfig+0x4ac>)
 8006596:	f043 0301 	orr.w	r3, r3, #1
 800659a:	6713      	str	r3, [r2, #112]	@ 0x70
 800659c:	e01c      	b.n	80065d8 <HAL_RCC_OscConfig+0x358>
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	689b      	ldr	r3, [r3, #8]
 80065a2:	2b05      	cmp	r3, #5
 80065a4:	d10c      	bne.n	80065c0 <HAL_RCC_OscConfig+0x340>
 80065a6:	4b61      	ldr	r3, [pc, #388]	@ (800672c <HAL_RCC_OscConfig+0x4ac>)
 80065a8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80065aa:	4a60      	ldr	r2, [pc, #384]	@ (800672c <HAL_RCC_OscConfig+0x4ac>)
 80065ac:	f043 0304 	orr.w	r3, r3, #4
 80065b0:	6713      	str	r3, [r2, #112]	@ 0x70
 80065b2:	4b5e      	ldr	r3, [pc, #376]	@ (800672c <HAL_RCC_OscConfig+0x4ac>)
 80065b4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80065b6:	4a5d      	ldr	r2, [pc, #372]	@ (800672c <HAL_RCC_OscConfig+0x4ac>)
 80065b8:	f043 0301 	orr.w	r3, r3, #1
 80065bc:	6713      	str	r3, [r2, #112]	@ 0x70
 80065be:	e00b      	b.n	80065d8 <HAL_RCC_OscConfig+0x358>
 80065c0:	4b5a      	ldr	r3, [pc, #360]	@ (800672c <HAL_RCC_OscConfig+0x4ac>)
 80065c2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80065c4:	4a59      	ldr	r2, [pc, #356]	@ (800672c <HAL_RCC_OscConfig+0x4ac>)
 80065c6:	f023 0301 	bic.w	r3, r3, #1
 80065ca:	6713      	str	r3, [r2, #112]	@ 0x70
 80065cc:	4b57      	ldr	r3, [pc, #348]	@ (800672c <HAL_RCC_OscConfig+0x4ac>)
 80065ce:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80065d0:	4a56      	ldr	r2, [pc, #344]	@ (800672c <HAL_RCC_OscConfig+0x4ac>)
 80065d2:	f023 0304 	bic.w	r3, r3, #4
 80065d6:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	689b      	ldr	r3, [r3, #8]
 80065dc:	2b00      	cmp	r3, #0
 80065de:	d015      	beq.n	800660c <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80065e0:	f7fc fb14 	bl	8002c0c <HAL_GetTick>
 80065e4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80065e6:	e00a      	b.n	80065fe <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80065e8:	f7fc fb10 	bl	8002c0c <HAL_GetTick>
 80065ec:	4602      	mov	r2, r0
 80065ee:	693b      	ldr	r3, [r7, #16]
 80065f0:	1ad3      	subs	r3, r2, r3
 80065f2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80065f6:	4293      	cmp	r3, r2
 80065f8:	d901      	bls.n	80065fe <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 80065fa:	2303      	movs	r3, #3
 80065fc:	e0d7      	b.n	80067ae <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80065fe:	4b4b      	ldr	r3, [pc, #300]	@ (800672c <HAL_RCC_OscConfig+0x4ac>)
 8006600:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006602:	f003 0302 	and.w	r3, r3, #2
 8006606:	2b00      	cmp	r3, #0
 8006608:	d0ee      	beq.n	80065e8 <HAL_RCC_OscConfig+0x368>
 800660a:	e014      	b.n	8006636 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800660c:	f7fc fafe 	bl	8002c0c <HAL_GetTick>
 8006610:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006612:	e00a      	b.n	800662a <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006614:	f7fc fafa 	bl	8002c0c <HAL_GetTick>
 8006618:	4602      	mov	r2, r0
 800661a:	693b      	ldr	r3, [r7, #16]
 800661c:	1ad3      	subs	r3, r2, r3
 800661e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006622:	4293      	cmp	r3, r2
 8006624:	d901      	bls.n	800662a <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8006626:	2303      	movs	r3, #3
 8006628:	e0c1      	b.n	80067ae <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800662a:	4b40      	ldr	r3, [pc, #256]	@ (800672c <HAL_RCC_OscConfig+0x4ac>)
 800662c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800662e:	f003 0302 	and.w	r3, r3, #2
 8006632:	2b00      	cmp	r3, #0
 8006634:	d1ee      	bne.n	8006614 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8006636:	7dfb      	ldrb	r3, [r7, #23]
 8006638:	2b01      	cmp	r3, #1
 800663a:	d105      	bne.n	8006648 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800663c:	4b3b      	ldr	r3, [pc, #236]	@ (800672c <HAL_RCC_OscConfig+0x4ac>)
 800663e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006640:	4a3a      	ldr	r2, [pc, #232]	@ (800672c <HAL_RCC_OscConfig+0x4ac>)
 8006642:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006646:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	699b      	ldr	r3, [r3, #24]
 800664c:	2b00      	cmp	r3, #0
 800664e:	f000 80ad 	beq.w	80067ac <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006652:	4b36      	ldr	r3, [pc, #216]	@ (800672c <HAL_RCC_OscConfig+0x4ac>)
 8006654:	689b      	ldr	r3, [r3, #8]
 8006656:	f003 030c 	and.w	r3, r3, #12
 800665a:	2b08      	cmp	r3, #8
 800665c:	d060      	beq.n	8006720 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	699b      	ldr	r3, [r3, #24]
 8006662:	2b02      	cmp	r3, #2
 8006664:	d145      	bne.n	80066f2 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006666:	4b33      	ldr	r3, [pc, #204]	@ (8006734 <HAL_RCC_OscConfig+0x4b4>)
 8006668:	2200      	movs	r2, #0
 800666a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800666c:	f7fc face 	bl	8002c0c <HAL_GetTick>
 8006670:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006672:	e008      	b.n	8006686 <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006674:	f7fc faca 	bl	8002c0c <HAL_GetTick>
 8006678:	4602      	mov	r2, r0
 800667a:	693b      	ldr	r3, [r7, #16]
 800667c:	1ad3      	subs	r3, r2, r3
 800667e:	2b02      	cmp	r3, #2
 8006680:	d901      	bls.n	8006686 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8006682:	2303      	movs	r3, #3
 8006684:	e093      	b.n	80067ae <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006686:	4b29      	ldr	r3, [pc, #164]	@ (800672c <HAL_RCC_OscConfig+0x4ac>)
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800668e:	2b00      	cmp	r3, #0
 8006690:	d1f0      	bne.n	8006674 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	69da      	ldr	r2, [r3, #28]
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	6a1b      	ldr	r3, [r3, #32]
 800669a:	431a      	orrs	r2, r3
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80066a0:	019b      	lsls	r3, r3, #6
 80066a2:	431a      	orrs	r2, r3
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80066a8:	085b      	lsrs	r3, r3, #1
 80066aa:	3b01      	subs	r3, #1
 80066ac:	041b      	lsls	r3, r3, #16
 80066ae:	431a      	orrs	r2, r3
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80066b4:	061b      	lsls	r3, r3, #24
 80066b6:	431a      	orrs	r2, r3
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80066bc:	071b      	lsls	r3, r3, #28
 80066be:	491b      	ldr	r1, [pc, #108]	@ (800672c <HAL_RCC_OscConfig+0x4ac>)
 80066c0:	4313      	orrs	r3, r2
 80066c2:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80066c4:	4b1b      	ldr	r3, [pc, #108]	@ (8006734 <HAL_RCC_OscConfig+0x4b4>)
 80066c6:	2201      	movs	r2, #1
 80066c8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80066ca:	f7fc fa9f 	bl	8002c0c <HAL_GetTick>
 80066ce:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80066d0:	e008      	b.n	80066e4 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80066d2:	f7fc fa9b 	bl	8002c0c <HAL_GetTick>
 80066d6:	4602      	mov	r2, r0
 80066d8:	693b      	ldr	r3, [r7, #16]
 80066da:	1ad3      	subs	r3, r2, r3
 80066dc:	2b02      	cmp	r3, #2
 80066de:	d901      	bls.n	80066e4 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 80066e0:	2303      	movs	r3, #3
 80066e2:	e064      	b.n	80067ae <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80066e4:	4b11      	ldr	r3, [pc, #68]	@ (800672c <HAL_RCC_OscConfig+0x4ac>)
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80066ec:	2b00      	cmp	r3, #0
 80066ee:	d0f0      	beq.n	80066d2 <HAL_RCC_OscConfig+0x452>
 80066f0:	e05c      	b.n	80067ac <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80066f2:	4b10      	ldr	r3, [pc, #64]	@ (8006734 <HAL_RCC_OscConfig+0x4b4>)
 80066f4:	2200      	movs	r2, #0
 80066f6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80066f8:	f7fc fa88 	bl	8002c0c <HAL_GetTick>
 80066fc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80066fe:	e008      	b.n	8006712 <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006700:	f7fc fa84 	bl	8002c0c <HAL_GetTick>
 8006704:	4602      	mov	r2, r0
 8006706:	693b      	ldr	r3, [r7, #16]
 8006708:	1ad3      	subs	r3, r2, r3
 800670a:	2b02      	cmp	r3, #2
 800670c:	d901      	bls.n	8006712 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 800670e:	2303      	movs	r3, #3
 8006710:	e04d      	b.n	80067ae <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006712:	4b06      	ldr	r3, [pc, #24]	@ (800672c <HAL_RCC_OscConfig+0x4ac>)
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800671a:	2b00      	cmp	r3, #0
 800671c:	d1f0      	bne.n	8006700 <HAL_RCC_OscConfig+0x480>
 800671e:	e045      	b.n	80067ac <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	699b      	ldr	r3, [r3, #24]
 8006724:	2b01      	cmp	r3, #1
 8006726:	d107      	bne.n	8006738 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8006728:	2301      	movs	r3, #1
 800672a:	e040      	b.n	80067ae <HAL_RCC_OscConfig+0x52e>
 800672c:	40023800 	.word	0x40023800
 8006730:	40007000 	.word	0x40007000
 8006734:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8006738:	4b1f      	ldr	r3, [pc, #124]	@ (80067b8 <HAL_RCC_OscConfig+0x538>)
 800673a:	685b      	ldr	r3, [r3, #4]
 800673c:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	699b      	ldr	r3, [r3, #24]
 8006742:	2b01      	cmp	r3, #1
 8006744:	d030      	beq.n	80067a8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006746:	68fb      	ldr	r3, [r7, #12]
 8006748:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006750:	429a      	cmp	r2, r3
 8006752:	d129      	bne.n	80067a8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006754:	68fb      	ldr	r3, [r7, #12]
 8006756:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800675e:	429a      	cmp	r2, r3
 8006760:	d122      	bne.n	80067a8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006762:	68fa      	ldr	r2, [r7, #12]
 8006764:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8006768:	4013      	ands	r3, r2
 800676a:	687a      	ldr	r2, [r7, #4]
 800676c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800676e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006770:	4293      	cmp	r3, r2
 8006772:	d119      	bne.n	80067a8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006774:	68fb      	ldr	r3, [r7, #12]
 8006776:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800677e:	085b      	lsrs	r3, r3, #1
 8006780:	3b01      	subs	r3, #1
 8006782:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006784:	429a      	cmp	r2, r3
 8006786:	d10f      	bne.n	80067a8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006788:	68fb      	ldr	r3, [r7, #12]
 800678a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006792:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006794:	429a      	cmp	r2, r3
 8006796:	d107      	bne.n	80067a8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8006798:	68fb      	ldr	r3, [r7, #12]
 800679a:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80067a2:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80067a4:	429a      	cmp	r2, r3
 80067a6:	d001      	beq.n	80067ac <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80067a8:	2301      	movs	r3, #1
 80067aa:	e000      	b.n	80067ae <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 80067ac:	2300      	movs	r3, #0
}
 80067ae:	4618      	mov	r0, r3
 80067b0:	3718      	adds	r7, #24
 80067b2:	46bd      	mov	sp, r7
 80067b4:	bd80      	pop	{r7, pc}
 80067b6:	bf00      	nop
 80067b8:	40023800 	.word	0x40023800

080067bc <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80067bc:	b580      	push	{r7, lr}
 80067be:	b082      	sub	sp, #8
 80067c0:	af00      	add	r7, sp, #0
 80067c2:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	2b00      	cmp	r3, #0
 80067c8:	d101      	bne.n	80067ce <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80067ca:	2301      	movs	r3, #1
 80067cc:	e07b      	b.n	80068c6 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80067d2:	2b00      	cmp	r3, #0
 80067d4:	d108      	bne.n	80067e8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	685b      	ldr	r3, [r3, #4]
 80067da:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80067de:	d009      	beq.n	80067f4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	2200      	movs	r2, #0
 80067e4:	61da      	str	r2, [r3, #28]
 80067e6:	e005      	b.n	80067f4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	2200      	movs	r2, #0
 80067ec:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	2200      	movs	r2, #0
 80067f2:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	2200      	movs	r2, #0
 80067f8:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006800:	b2db      	uxtb	r3, r3
 8006802:	2b00      	cmp	r3, #0
 8006804:	d106      	bne.n	8006814 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	2200      	movs	r2, #0
 800680a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800680e:	6878      	ldr	r0, [r7, #4]
 8006810:	f7fc f83a 	bl	8002888 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	2202      	movs	r2, #2
 8006818:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	681a      	ldr	r2, [r3, #0]
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800682a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	685b      	ldr	r3, [r3, #4]
 8006830:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	689b      	ldr	r3, [r3, #8]
 8006838:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800683c:	431a      	orrs	r2, r3
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	68db      	ldr	r3, [r3, #12]
 8006842:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006846:	431a      	orrs	r2, r3
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	691b      	ldr	r3, [r3, #16]
 800684c:	f003 0302 	and.w	r3, r3, #2
 8006850:	431a      	orrs	r2, r3
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	695b      	ldr	r3, [r3, #20]
 8006856:	f003 0301 	and.w	r3, r3, #1
 800685a:	431a      	orrs	r2, r3
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	699b      	ldr	r3, [r3, #24]
 8006860:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006864:	431a      	orrs	r2, r3
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	69db      	ldr	r3, [r3, #28]
 800686a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800686e:	431a      	orrs	r2, r3
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	6a1b      	ldr	r3, [r3, #32]
 8006874:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006878:	ea42 0103 	orr.w	r1, r2, r3
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006880:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	430a      	orrs	r2, r1
 800688a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	699b      	ldr	r3, [r3, #24]
 8006890:	0c1b      	lsrs	r3, r3, #16
 8006892:	f003 0104 	and.w	r1, r3, #4
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800689a:	f003 0210 	and.w	r2, r3, #16
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	681b      	ldr	r3, [r3, #0]
 80068a2:	430a      	orrs	r2, r1
 80068a4:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	69da      	ldr	r2, [r3, #28]
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80068b4:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	2200      	movs	r2, #0
 80068ba:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	2201      	movs	r2, #1
 80068c0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 80068c4:	2300      	movs	r3, #0
}
 80068c6:	4618      	mov	r0, r3
 80068c8:	3708      	adds	r7, #8
 80068ca:	46bd      	mov	sp, r7
 80068cc:	bd80      	pop	{r7, pc}

080068ce <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80068ce:	b580      	push	{r7, lr}
 80068d0:	b088      	sub	sp, #32
 80068d2:	af00      	add	r7, sp, #0
 80068d4:	60f8      	str	r0, [r7, #12]
 80068d6:	60b9      	str	r1, [r7, #8]
 80068d8:	603b      	str	r3, [r7, #0]
 80068da:	4613      	mov	r3, r2
 80068dc:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80068de:	f7fc f995 	bl	8002c0c <HAL_GetTick>
 80068e2:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 80068e4:	88fb      	ldrh	r3, [r7, #6]
 80068e6:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 80068e8:	68fb      	ldr	r3, [r7, #12]
 80068ea:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80068ee:	b2db      	uxtb	r3, r3
 80068f0:	2b01      	cmp	r3, #1
 80068f2:	d001      	beq.n	80068f8 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 80068f4:	2302      	movs	r3, #2
 80068f6:	e12a      	b.n	8006b4e <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 80068f8:	68bb      	ldr	r3, [r7, #8]
 80068fa:	2b00      	cmp	r3, #0
 80068fc:	d002      	beq.n	8006904 <HAL_SPI_Transmit+0x36>
 80068fe:	88fb      	ldrh	r3, [r7, #6]
 8006900:	2b00      	cmp	r3, #0
 8006902:	d101      	bne.n	8006908 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8006904:	2301      	movs	r3, #1
 8006906:	e122      	b.n	8006b4e <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006908:	68fb      	ldr	r3, [r7, #12]
 800690a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800690e:	2b01      	cmp	r3, #1
 8006910:	d101      	bne.n	8006916 <HAL_SPI_Transmit+0x48>
 8006912:	2302      	movs	r3, #2
 8006914:	e11b      	b.n	8006b4e <HAL_SPI_Transmit+0x280>
 8006916:	68fb      	ldr	r3, [r7, #12]
 8006918:	2201      	movs	r2, #1
 800691a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800691e:	68fb      	ldr	r3, [r7, #12]
 8006920:	2203      	movs	r2, #3
 8006922:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006926:	68fb      	ldr	r3, [r7, #12]
 8006928:	2200      	movs	r2, #0
 800692a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800692c:	68fb      	ldr	r3, [r7, #12]
 800692e:	68ba      	ldr	r2, [r7, #8]
 8006930:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8006932:	68fb      	ldr	r3, [r7, #12]
 8006934:	88fa      	ldrh	r2, [r7, #6]
 8006936:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8006938:	68fb      	ldr	r3, [r7, #12]
 800693a:	88fa      	ldrh	r2, [r7, #6]
 800693c:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800693e:	68fb      	ldr	r3, [r7, #12]
 8006940:	2200      	movs	r2, #0
 8006942:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8006944:	68fb      	ldr	r3, [r7, #12]
 8006946:	2200      	movs	r2, #0
 8006948:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 800694a:	68fb      	ldr	r3, [r7, #12]
 800694c:	2200      	movs	r2, #0
 800694e:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8006950:	68fb      	ldr	r3, [r7, #12]
 8006952:	2200      	movs	r2, #0
 8006954:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8006956:	68fb      	ldr	r3, [r7, #12]
 8006958:	2200      	movs	r2, #0
 800695a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800695c:	68fb      	ldr	r3, [r7, #12]
 800695e:	689b      	ldr	r3, [r3, #8]
 8006960:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006964:	d10f      	bne.n	8006986 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006966:	68fb      	ldr	r3, [r7, #12]
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	681a      	ldr	r2, [r3, #0]
 800696c:	68fb      	ldr	r3, [r7, #12]
 800696e:	681b      	ldr	r3, [r3, #0]
 8006970:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006974:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8006976:	68fb      	ldr	r3, [r7, #12]
 8006978:	681b      	ldr	r3, [r3, #0]
 800697a:	681a      	ldr	r2, [r3, #0]
 800697c:	68fb      	ldr	r3, [r7, #12]
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006984:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006986:	68fb      	ldr	r3, [r7, #12]
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	681b      	ldr	r3, [r3, #0]
 800698c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006990:	2b40      	cmp	r3, #64	@ 0x40
 8006992:	d007      	beq.n	80069a4 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006994:	68fb      	ldr	r3, [r7, #12]
 8006996:	681b      	ldr	r3, [r3, #0]
 8006998:	681a      	ldr	r2, [r3, #0]
 800699a:	68fb      	ldr	r3, [r7, #12]
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80069a2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80069a4:	68fb      	ldr	r3, [r7, #12]
 80069a6:	68db      	ldr	r3, [r3, #12]
 80069a8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80069ac:	d152      	bne.n	8006a54 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80069ae:	68fb      	ldr	r3, [r7, #12]
 80069b0:	685b      	ldr	r3, [r3, #4]
 80069b2:	2b00      	cmp	r3, #0
 80069b4:	d002      	beq.n	80069bc <HAL_SPI_Transmit+0xee>
 80069b6:	8b7b      	ldrh	r3, [r7, #26]
 80069b8:	2b01      	cmp	r3, #1
 80069ba:	d145      	bne.n	8006a48 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80069bc:	68fb      	ldr	r3, [r7, #12]
 80069be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80069c0:	881a      	ldrh	r2, [r3, #0]
 80069c2:	68fb      	ldr	r3, [r7, #12]
 80069c4:	681b      	ldr	r3, [r3, #0]
 80069c6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80069c8:	68fb      	ldr	r3, [r7, #12]
 80069ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80069cc:	1c9a      	adds	r2, r3, #2
 80069ce:	68fb      	ldr	r3, [r7, #12]
 80069d0:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80069d2:	68fb      	ldr	r3, [r7, #12]
 80069d4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80069d6:	b29b      	uxth	r3, r3
 80069d8:	3b01      	subs	r3, #1
 80069da:	b29a      	uxth	r2, r3
 80069dc:	68fb      	ldr	r3, [r7, #12]
 80069de:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80069e0:	e032      	b.n	8006a48 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80069e2:	68fb      	ldr	r3, [r7, #12]
 80069e4:	681b      	ldr	r3, [r3, #0]
 80069e6:	689b      	ldr	r3, [r3, #8]
 80069e8:	f003 0302 	and.w	r3, r3, #2
 80069ec:	2b02      	cmp	r3, #2
 80069ee:	d112      	bne.n	8006a16 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80069f0:	68fb      	ldr	r3, [r7, #12]
 80069f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80069f4:	881a      	ldrh	r2, [r3, #0]
 80069f6:	68fb      	ldr	r3, [r7, #12]
 80069f8:	681b      	ldr	r3, [r3, #0]
 80069fa:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80069fc:	68fb      	ldr	r3, [r7, #12]
 80069fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006a00:	1c9a      	adds	r2, r3, #2
 8006a02:	68fb      	ldr	r3, [r7, #12]
 8006a04:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8006a06:	68fb      	ldr	r3, [r7, #12]
 8006a08:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006a0a:	b29b      	uxth	r3, r3
 8006a0c:	3b01      	subs	r3, #1
 8006a0e:	b29a      	uxth	r2, r3
 8006a10:	68fb      	ldr	r3, [r7, #12]
 8006a12:	86da      	strh	r2, [r3, #54]	@ 0x36
 8006a14:	e018      	b.n	8006a48 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006a16:	f7fc f8f9 	bl	8002c0c <HAL_GetTick>
 8006a1a:	4602      	mov	r2, r0
 8006a1c:	69fb      	ldr	r3, [r7, #28]
 8006a1e:	1ad3      	subs	r3, r2, r3
 8006a20:	683a      	ldr	r2, [r7, #0]
 8006a22:	429a      	cmp	r2, r3
 8006a24:	d803      	bhi.n	8006a2e <HAL_SPI_Transmit+0x160>
 8006a26:	683b      	ldr	r3, [r7, #0]
 8006a28:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006a2c:	d102      	bne.n	8006a34 <HAL_SPI_Transmit+0x166>
 8006a2e:	683b      	ldr	r3, [r7, #0]
 8006a30:	2b00      	cmp	r3, #0
 8006a32:	d109      	bne.n	8006a48 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8006a34:	68fb      	ldr	r3, [r7, #12]
 8006a36:	2201      	movs	r2, #1
 8006a38:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8006a3c:	68fb      	ldr	r3, [r7, #12]
 8006a3e:	2200      	movs	r2, #0
 8006a40:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8006a44:	2303      	movs	r3, #3
 8006a46:	e082      	b.n	8006b4e <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8006a48:	68fb      	ldr	r3, [r7, #12]
 8006a4a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006a4c:	b29b      	uxth	r3, r3
 8006a4e:	2b00      	cmp	r3, #0
 8006a50:	d1c7      	bne.n	80069e2 <HAL_SPI_Transmit+0x114>
 8006a52:	e053      	b.n	8006afc <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006a54:	68fb      	ldr	r3, [r7, #12]
 8006a56:	685b      	ldr	r3, [r3, #4]
 8006a58:	2b00      	cmp	r3, #0
 8006a5a:	d002      	beq.n	8006a62 <HAL_SPI_Transmit+0x194>
 8006a5c:	8b7b      	ldrh	r3, [r7, #26]
 8006a5e:	2b01      	cmp	r3, #1
 8006a60:	d147      	bne.n	8006af2 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8006a62:	68fb      	ldr	r3, [r7, #12]
 8006a64:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006a66:	68fb      	ldr	r3, [r7, #12]
 8006a68:	681b      	ldr	r3, [r3, #0]
 8006a6a:	330c      	adds	r3, #12
 8006a6c:	7812      	ldrb	r2, [r2, #0]
 8006a6e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8006a70:	68fb      	ldr	r3, [r7, #12]
 8006a72:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006a74:	1c5a      	adds	r2, r3, #1
 8006a76:	68fb      	ldr	r3, [r7, #12]
 8006a78:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8006a7a:	68fb      	ldr	r3, [r7, #12]
 8006a7c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006a7e:	b29b      	uxth	r3, r3
 8006a80:	3b01      	subs	r3, #1
 8006a82:	b29a      	uxth	r2, r3
 8006a84:	68fb      	ldr	r3, [r7, #12]
 8006a86:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8006a88:	e033      	b.n	8006af2 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006a8a:	68fb      	ldr	r3, [r7, #12]
 8006a8c:	681b      	ldr	r3, [r3, #0]
 8006a8e:	689b      	ldr	r3, [r3, #8]
 8006a90:	f003 0302 	and.w	r3, r3, #2
 8006a94:	2b02      	cmp	r3, #2
 8006a96:	d113      	bne.n	8006ac0 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8006a98:	68fb      	ldr	r3, [r7, #12]
 8006a9a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006a9c:	68fb      	ldr	r3, [r7, #12]
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	330c      	adds	r3, #12
 8006aa2:	7812      	ldrb	r2, [r2, #0]
 8006aa4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8006aa6:	68fb      	ldr	r3, [r7, #12]
 8006aa8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006aaa:	1c5a      	adds	r2, r3, #1
 8006aac:	68fb      	ldr	r3, [r7, #12]
 8006aae:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8006ab0:	68fb      	ldr	r3, [r7, #12]
 8006ab2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006ab4:	b29b      	uxth	r3, r3
 8006ab6:	3b01      	subs	r3, #1
 8006ab8:	b29a      	uxth	r2, r3
 8006aba:	68fb      	ldr	r3, [r7, #12]
 8006abc:	86da      	strh	r2, [r3, #54]	@ 0x36
 8006abe:	e018      	b.n	8006af2 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006ac0:	f7fc f8a4 	bl	8002c0c <HAL_GetTick>
 8006ac4:	4602      	mov	r2, r0
 8006ac6:	69fb      	ldr	r3, [r7, #28]
 8006ac8:	1ad3      	subs	r3, r2, r3
 8006aca:	683a      	ldr	r2, [r7, #0]
 8006acc:	429a      	cmp	r2, r3
 8006ace:	d803      	bhi.n	8006ad8 <HAL_SPI_Transmit+0x20a>
 8006ad0:	683b      	ldr	r3, [r7, #0]
 8006ad2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006ad6:	d102      	bne.n	8006ade <HAL_SPI_Transmit+0x210>
 8006ad8:	683b      	ldr	r3, [r7, #0]
 8006ada:	2b00      	cmp	r3, #0
 8006adc:	d109      	bne.n	8006af2 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8006ade:	68fb      	ldr	r3, [r7, #12]
 8006ae0:	2201      	movs	r2, #1
 8006ae2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8006ae6:	68fb      	ldr	r3, [r7, #12]
 8006ae8:	2200      	movs	r2, #0
 8006aea:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8006aee:	2303      	movs	r3, #3
 8006af0:	e02d      	b.n	8006b4e <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8006af2:	68fb      	ldr	r3, [r7, #12]
 8006af4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006af6:	b29b      	uxth	r3, r3
 8006af8:	2b00      	cmp	r3, #0
 8006afa:	d1c6      	bne.n	8006a8a <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006afc:	69fa      	ldr	r2, [r7, #28]
 8006afe:	6839      	ldr	r1, [r7, #0]
 8006b00:	68f8      	ldr	r0, [r7, #12]
 8006b02:	f000 fa59 	bl	8006fb8 <SPI_EndRxTxTransaction>
 8006b06:	4603      	mov	r3, r0
 8006b08:	2b00      	cmp	r3, #0
 8006b0a:	d002      	beq.n	8006b12 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006b0c:	68fb      	ldr	r3, [r7, #12]
 8006b0e:	2220      	movs	r2, #32
 8006b10:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006b12:	68fb      	ldr	r3, [r7, #12]
 8006b14:	689b      	ldr	r3, [r3, #8]
 8006b16:	2b00      	cmp	r3, #0
 8006b18:	d10a      	bne.n	8006b30 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006b1a:	2300      	movs	r3, #0
 8006b1c:	617b      	str	r3, [r7, #20]
 8006b1e:	68fb      	ldr	r3, [r7, #12]
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	68db      	ldr	r3, [r3, #12]
 8006b24:	617b      	str	r3, [r7, #20]
 8006b26:	68fb      	ldr	r3, [r7, #12]
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	689b      	ldr	r3, [r3, #8]
 8006b2c:	617b      	str	r3, [r7, #20]
 8006b2e:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8006b30:	68fb      	ldr	r3, [r7, #12]
 8006b32:	2201      	movs	r2, #1
 8006b34:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006b38:	68fb      	ldr	r3, [r7, #12]
 8006b3a:	2200      	movs	r2, #0
 8006b3c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006b40:	68fb      	ldr	r3, [r7, #12]
 8006b42:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006b44:	2b00      	cmp	r3, #0
 8006b46:	d001      	beq.n	8006b4c <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8006b48:	2301      	movs	r3, #1
 8006b4a:	e000      	b.n	8006b4e <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8006b4c:	2300      	movs	r3, #0
  }
}
 8006b4e:	4618      	mov	r0, r3
 8006b50:	3720      	adds	r7, #32
 8006b52:	46bd      	mov	sp, r7
 8006b54:	bd80      	pop	{r7, pc}

08006b56 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8006b56:	b580      	push	{r7, lr}
 8006b58:	b08a      	sub	sp, #40	@ 0x28
 8006b5a:	af00      	add	r7, sp, #0
 8006b5c:	60f8      	str	r0, [r7, #12]
 8006b5e:	60b9      	str	r1, [r7, #8]
 8006b60:	607a      	str	r2, [r7, #4]
 8006b62:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8006b64:	2301      	movs	r3, #1
 8006b66:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006b68:	f7fc f850 	bl	8002c0c <HAL_GetTick>
 8006b6c:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8006b6e:	68fb      	ldr	r3, [r7, #12]
 8006b70:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006b74:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8006b76:	68fb      	ldr	r3, [r7, #12]
 8006b78:	685b      	ldr	r3, [r3, #4]
 8006b7a:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8006b7c:	887b      	ldrh	r3, [r7, #2]
 8006b7e:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8006b80:	7ffb      	ldrb	r3, [r7, #31]
 8006b82:	2b01      	cmp	r3, #1
 8006b84:	d00c      	beq.n	8006ba0 <HAL_SPI_TransmitReceive+0x4a>
 8006b86:	69bb      	ldr	r3, [r7, #24]
 8006b88:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006b8c:	d106      	bne.n	8006b9c <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8006b8e:	68fb      	ldr	r3, [r7, #12]
 8006b90:	689b      	ldr	r3, [r3, #8]
 8006b92:	2b00      	cmp	r3, #0
 8006b94:	d102      	bne.n	8006b9c <HAL_SPI_TransmitReceive+0x46>
 8006b96:	7ffb      	ldrb	r3, [r7, #31]
 8006b98:	2b04      	cmp	r3, #4
 8006b9a:	d001      	beq.n	8006ba0 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8006b9c:	2302      	movs	r3, #2
 8006b9e:	e17f      	b.n	8006ea0 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8006ba0:	68bb      	ldr	r3, [r7, #8]
 8006ba2:	2b00      	cmp	r3, #0
 8006ba4:	d005      	beq.n	8006bb2 <HAL_SPI_TransmitReceive+0x5c>
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	2b00      	cmp	r3, #0
 8006baa:	d002      	beq.n	8006bb2 <HAL_SPI_TransmitReceive+0x5c>
 8006bac:	887b      	ldrh	r3, [r7, #2]
 8006bae:	2b00      	cmp	r3, #0
 8006bb0:	d101      	bne.n	8006bb6 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8006bb2:	2301      	movs	r3, #1
 8006bb4:	e174      	b.n	8006ea0 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006bb6:	68fb      	ldr	r3, [r7, #12]
 8006bb8:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8006bbc:	2b01      	cmp	r3, #1
 8006bbe:	d101      	bne.n	8006bc4 <HAL_SPI_TransmitReceive+0x6e>
 8006bc0:	2302      	movs	r3, #2
 8006bc2:	e16d      	b.n	8006ea0 <HAL_SPI_TransmitReceive+0x34a>
 8006bc4:	68fb      	ldr	r3, [r7, #12]
 8006bc6:	2201      	movs	r2, #1
 8006bc8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8006bcc:	68fb      	ldr	r3, [r7, #12]
 8006bce:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006bd2:	b2db      	uxtb	r3, r3
 8006bd4:	2b04      	cmp	r3, #4
 8006bd6:	d003      	beq.n	8006be0 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8006bd8:	68fb      	ldr	r3, [r7, #12]
 8006bda:	2205      	movs	r2, #5
 8006bdc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006be0:	68fb      	ldr	r3, [r7, #12]
 8006be2:	2200      	movs	r2, #0
 8006be4:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8006be6:	68fb      	ldr	r3, [r7, #12]
 8006be8:	687a      	ldr	r2, [r7, #4]
 8006bea:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8006bec:	68fb      	ldr	r3, [r7, #12]
 8006bee:	887a      	ldrh	r2, [r7, #2]
 8006bf0:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8006bf2:	68fb      	ldr	r3, [r7, #12]
 8006bf4:	887a      	ldrh	r2, [r7, #2]
 8006bf6:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8006bf8:	68fb      	ldr	r3, [r7, #12]
 8006bfa:	68ba      	ldr	r2, [r7, #8]
 8006bfc:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8006bfe:	68fb      	ldr	r3, [r7, #12]
 8006c00:	887a      	ldrh	r2, [r7, #2]
 8006c02:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8006c04:	68fb      	ldr	r3, [r7, #12]
 8006c06:	887a      	ldrh	r2, [r7, #2]
 8006c08:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8006c0a:	68fb      	ldr	r3, [r7, #12]
 8006c0c:	2200      	movs	r2, #0
 8006c0e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8006c10:	68fb      	ldr	r3, [r7, #12]
 8006c12:	2200      	movs	r2, #0
 8006c14:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006c16:	68fb      	ldr	r3, [r7, #12]
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	681b      	ldr	r3, [r3, #0]
 8006c1c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006c20:	2b40      	cmp	r3, #64	@ 0x40
 8006c22:	d007      	beq.n	8006c34 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006c24:	68fb      	ldr	r3, [r7, #12]
 8006c26:	681b      	ldr	r3, [r3, #0]
 8006c28:	681a      	ldr	r2, [r3, #0]
 8006c2a:	68fb      	ldr	r3, [r7, #12]
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006c32:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8006c34:	68fb      	ldr	r3, [r7, #12]
 8006c36:	68db      	ldr	r3, [r3, #12]
 8006c38:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006c3c:	d17e      	bne.n	8006d3c <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006c3e:	68fb      	ldr	r3, [r7, #12]
 8006c40:	685b      	ldr	r3, [r3, #4]
 8006c42:	2b00      	cmp	r3, #0
 8006c44:	d002      	beq.n	8006c4c <HAL_SPI_TransmitReceive+0xf6>
 8006c46:	8afb      	ldrh	r3, [r7, #22]
 8006c48:	2b01      	cmp	r3, #1
 8006c4a:	d16c      	bne.n	8006d26 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006c4c:	68fb      	ldr	r3, [r7, #12]
 8006c4e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006c50:	881a      	ldrh	r2, [r3, #0]
 8006c52:	68fb      	ldr	r3, [r7, #12]
 8006c54:	681b      	ldr	r3, [r3, #0]
 8006c56:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006c58:	68fb      	ldr	r3, [r7, #12]
 8006c5a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006c5c:	1c9a      	adds	r2, r3, #2
 8006c5e:	68fb      	ldr	r3, [r7, #12]
 8006c60:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8006c62:	68fb      	ldr	r3, [r7, #12]
 8006c64:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006c66:	b29b      	uxth	r3, r3
 8006c68:	3b01      	subs	r3, #1
 8006c6a:	b29a      	uxth	r2, r3
 8006c6c:	68fb      	ldr	r3, [r7, #12]
 8006c6e:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006c70:	e059      	b.n	8006d26 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006c72:	68fb      	ldr	r3, [r7, #12]
 8006c74:	681b      	ldr	r3, [r3, #0]
 8006c76:	689b      	ldr	r3, [r3, #8]
 8006c78:	f003 0302 	and.w	r3, r3, #2
 8006c7c:	2b02      	cmp	r3, #2
 8006c7e:	d11b      	bne.n	8006cb8 <HAL_SPI_TransmitReceive+0x162>
 8006c80:	68fb      	ldr	r3, [r7, #12]
 8006c82:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006c84:	b29b      	uxth	r3, r3
 8006c86:	2b00      	cmp	r3, #0
 8006c88:	d016      	beq.n	8006cb8 <HAL_SPI_TransmitReceive+0x162>
 8006c8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c8c:	2b01      	cmp	r3, #1
 8006c8e:	d113      	bne.n	8006cb8 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006c90:	68fb      	ldr	r3, [r7, #12]
 8006c92:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006c94:	881a      	ldrh	r2, [r3, #0]
 8006c96:	68fb      	ldr	r3, [r7, #12]
 8006c98:	681b      	ldr	r3, [r3, #0]
 8006c9a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006c9c:	68fb      	ldr	r3, [r7, #12]
 8006c9e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006ca0:	1c9a      	adds	r2, r3, #2
 8006ca2:	68fb      	ldr	r3, [r7, #12]
 8006ca4:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8006ca6:	68fb      	ldr	r3, [r7, #12]
 8006ca8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006caa:	b29b      	uxth	r3, r3
 8006cac:	3b01      	subs	r3, #1
 8006cae:	b29a      	uxth	r2, r3
 8006cb0:	68fb      	ldr	r3, [r7, #12]
 8006cb2:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006cb4:	2300      	movs	r3, #0
 8006cb6:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006cb8:	68fb      	ldr	r3, [r7, #12]
 8006cba:	681b      	ldr	r3, [r3, #0]
 8006cbc:	689b      	ldr	r3, [r3, #8]
 8006cbe:	f003 0301 	and.w	r3, r3, #1
 8006cc2:	2b01      	cmp	r3, #1
 8006cc4:	d119      	bne.n	8006cfa <HAL_SPI_TransmitReceive+0x1a4>
 8006cc6:	68fb      	ldr	r3, [r7, #12]
 8006cc8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006cca:	b29b      	uxth	r3, r3
 8006ccc:	2b00      	cmp	r3, #0
 8006cce:	d014      	beq.n	8006cfa <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006cd0:	68fb      	ldr	r3, [r7, #12]
 8006cd2:	681b      	ldr	r3, [r3, #0]
 8006cd4:	68da      	ldr	r2, [r3, #12]
 8006cd6:	68fb      	ldr	r3, [r7, #12]
 8006cd8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006cda:	b292      	uxth	r2, r2
 8006cdc:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006cde:	68fb      	ldr	r3, [r7, #12]
 8006ce0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ce2:	1c9a      	adds	r2, r3, #2
 8006ce4:	68fb      	ldr	r3, [r7, #12]
 8006ce6:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8006ce8:	68fb      	ldr	r3, [r7, #12]
 8006cea:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006cec:	b29b      	uxth	r3, r3
 8006cee:	3b01      	subs	r3, #1
 8006cf0:	b29a      	uxth	r2, r3
 8006cf2:	68fb      	ldr	r3, [r7, #12]
 8006cf4:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006cf6:	2301      	movs	r3, #1
 8006cf8:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8006cfa:	f7fb ff87 	bl	8002c0c <HAL_GetTick>
 8006cfe:	4602      	mov	r2, r0
 8006d00:	6a3b      	ldr	r3, [r7, #32]
 8006d02:	1ad3      	subs	r3, r2, r3
 8006d04:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006d06:	429a      	cmp	r2, r3
 8006d08:	d80d      	bhi.n	8006d26 <HAL_SPI_TransmitReceive+0x1d0>
 8006d0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d0c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006d10:	d009      	beq.n	8006d26 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8006d12:	68fb      	ldr	r3, [r7, #12]
 8006d14:	2201      	movs	r2, #1
 8006d16:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8006d1a:	68fb      	ldr	r3, [r7, #12]
 8006d1c:	2200      	movs	r2, #0
 8006d1e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8006d22:	2303      	movs	r3, #3
 8006d24:	e0bc      	b.n	8006ea0 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006d26:	68fb      	ldr	r3, [r7, #12]
 8006d28:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006d2a:	b29b      	uxth	r3, r3
 8006d2c:	2b00      	cmp	r3, #0
 8006d2e:	d1a0      	bne.n	8006c72 <HAL_SPI_TransmitReceive+0x11c>
 8006d30:	68fb      	ldr	r3, [r7, #12]
 8006d32:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006d34:	b29b      	uxth	r3, r3
 8006d36:	2b00      	cmp	r3, #0
 8006d38:	d19b      	bne.n	8006c72 <HAL_SPI_TransmitReceive+0x11c>
 8006d3a:	e082      	b.n	8006e42 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006d3c:	68fb      	ldr	r3, [r7, #12]
 8006d3e:	685b      	ldr	r3, [r3, #4]
 8006d40:	2b00      	cmp	r3, #0
 8006d42:	d002      	beq.n	8006d4a <HAL_SPI_TransmitReceive+0x1f4>
 8006d44:	8afb      	ldrh	r3, [r7, #22]
 8006d46:	2b01      	cmp	r3, #1
 8006d48:	d171      	bne.n	8006e2e <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8006d4a:	68fb      	ldr	r3, [r7, #12]
 8006d4c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006d4e:	68fb      	ldr	r3, [r7, #12]
 8006d50:	681b      	ldr	r3, [r3, #0]
 8006d52:	330c      	adds	r3, #12
 8006d54:	7812      	ldrb	r2, [r2, #0]
 8006d56:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8006d58:	68fb      	ldr	r3, [r7, #12]
 8006d5a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006d5c:	1c5a      	adds	r2, r3, #1
 8006d5e:	68fb      	ldr	r3, [r7, #12]
 8006d60:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8006d62:	68fb      	ldr	r3, [r7, #12]
 8006d64:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006d66:	b29b      	uxth	r3, r3
 8006d68:	3b01      	subs	r3, #1
 8006d6a:	b29a      	uxth	r2, r3
 8006d6c:	68fb      	ldr	r3, [r7, #12]
 8006d6e:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006d70:	e05d      	b.n	8006e2e <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006d72:	68fb      	ldr	r3, [r7, #12]
 8006d74:	681b      	ldr	r3, [r3, #0]
 8006d76:	689b      	ldr	r3, [r3, #8]
 8006d78:	f003 0302 	and.w	r3, r3, #2
 8006d7c:	2b02      	cmp	r3, #2
 8006d7e:	d11c      	bne.n	8006dba <HAL_SPI_TransmitReceive+0x264>
 8006d80:	68fb      	ldr	r3, [r7, #12]
 8006d82:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006d84:	b29b      	uxth	r3, r3
 8006d86:	2b00      	cmp	r3, #0
 8006d88:	d017      	beq.n	8006dba <HAL_SPI_TransmitReceive+0x264>
 8006d8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d8c:	2b01      	cmp	r3, #1
 8006d8e:	d114      	bne.n	8006dba <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8006d90:	68fb      	ldr	r3, [r7, #12]
 8006d92:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006d94:	68fb      	ldr	r3, [r7, #12]
 8006d96:	681b      	ldr	r3, [r3, #0]
 8006d98:	330c      	adds	r3, #12
 8006d9a:	7812      	ldrb	r2, [r2, #0]
 8006d9c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8006d9e:	68fb      	ldr	r3, [r7, #12]
 8006da0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006da2:	1c5a      	adds	r2, r3, #1
 8006da4:	68fb      	ldr	r3, [r7, #12]
 8006da6:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8006da8:	68fb      	ldr	r3, [r7, #12]
 8006daa:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006dac:	b29b      	uxth	r3, r3
 8006dae:	3b01      	subs	r3, #1
 8006db0:	b29a      	uxth	r2, r3
 8006db2:	68fb      	ldr	r3, [r7, #12]
 8006db4:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006db6:	2300      	movs	r3, #0
 8006db8:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006dba:	68fb      	ldr	r3, [r7, #12]
 8006dbc:	681b      	ldr	r3, [r3, #0]
 8006dbe:	689b      	ldr	r3, [r3, #8]
 8006dc0:	f003 0301 	and.w	r3, r3, #1
 8006dc4:	2b01      	cmp	r3, #1
 8006dc6:	d119      	bne.n	8006dfc <HAL_SPI_TransmitReceive+0x2a6>
 8006dc8:	68fb      	ldr	r3, [r7, #12]
 8006dca:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006dcc:	b29b      	uxth	r3, r3
 8006dce:	2b00      	cmp	r3, #0
 8006dd0:	d014      	beq.n	8006dfc <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8006dd2:	68fb      	ldr	r3, [r7, #12]
 8006dd4:	681b      	ldr	r3, [r3, #0]
 8006dd6:	68da      	ldr	r2, [r3, #12]
 8006dd8:	68fb      	ldr	r3, [r7, #12]
 8006dda:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ddc:	b2d2      	uxtb	r2, r2
 8006dde:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8006de0:	68fb      	ldr	r3, [r7, #12]
 8006de2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006de4:	1c5a      	adds	r2, r3, #1
 8006de6:	68fb      	ldr	r3, [r7, #12]
 8006de8:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8006dea:	68fb      	ldr	r3, [r7, #12]
 8006dec:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006dee:	b29b      	uxth	r3, r3
 8006df0:	3b01      	subs	r3, #1
 8006df2:	b29a      	uxth	r2, r3
 8006df4:	68fb      	ldr	r3, [r7, #12]
 8006df6:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006df8:	2301      	movs	r3, #1
 8006dfa:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8006dfc:	f7fb ff06 	bl	8002c0c <HAL_GetTick>
 8006e00:	4602      	mov	r2, r0
 8006e02:	6a3b      	ldr	r3, [r7, #32]
 8006e04:	1ad3      	subs	r3, r2, r3
 8006e06:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006e08:	429a      	cmp	r2, r3
 8006e0a:	d803      	bhi.n	8006e14 <HAL_SPI_TransmitReceive+0x2be>
 8006e0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e0e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006e12:	d102      	bne.n	8006e1a <HAL_SPI_TransmitReceive+0x2c4>
 8006e14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e16:	2b00      	cmp	r3, #0
 8006e18:	d109      	bne.n	8006e2e <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8006e1a:	68fb      	ldr	r3, [r7, #12]
 8006e1c:	2201      	movs	r2, #1
 8006e1e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8006e22:	68fb      	ldr	r3, [r7, #12]
 8006e24:	2200      	movs	r2, #0
 8006e26:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8006e2a:	2303      	movs	r3, #3
 8006e2c:	e038      	b.n	8006ea0 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006e2e:	68fb      	ldr	r3, [r7, #12]
 8006e30:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006e32:	b29b      	uxth	r3, r3
 8006e34:	2b00      	cmp	r3, #0
 8006e36:	d19c      	bne.n	8006d72 <HAL_SPI_TransmitReceive+0x21c>
 8006e38:	68fb      	ldr	r3, [r7, #12]
 8006e3a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006e3c:	b29b      	uxth	r3, r3
 8006e3e:	2b00      	cmp	r3, #0
 8006e40:	d197      	bne.n	8006d72 <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006e42:	6a3a      	ldr	r2, [r7, #32]
 8006e44:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8006e46:	68f8      	ldr	r0, [r7, #12]
 8006e48:	f000 f8b6 	bl	8006fb8 <SPI_EndRxTxTransaction>
 8006e4c:	4603      	mov	r3, r0
 8006e4e:	2b00      	cmp	r3, #0
 8006e50:	d008      	beq.n	8006e64 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006e52:	68fb      	ldr	r3, [r7, #12]
 8006e54:	2220      	movs	r2, #32
 8006e56:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8006e58:	68fb      	ldr	r3, [r7, #12]
 8006e5a:	2200      	movs	r2, #0
 8006e5c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8006e60:	2301      	movs	r3, #1
 8006e62:	e01d      	b.n	8006ea0 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006e64:	68fb      	ldr	r3, [r7, #12]
 8006e66:	689b      	ldr	r3, [r3, #8]
 8006e68:	2b00      	cmp	r3, #0
 8006e6a:	d10a      	bne.n	8006e82 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006e6c:	2300      	movs	r3, #0
 8006e6e:	613b      	str	r3, [r7, #16]
 8006e70:	68fb      	ldr	r3, [r7, #12]
 8006e72:	681b      	ldr	r3, [r3, #0]
 8006e74:	68db      	ldr	r3, [r3, #12]
 8006e76:	613b      	str	r3, [r7, #16]
 8006e78:	68fb      	ldr	r3, [r7, #12]
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	689b      	ldr	r3, [r3, #8]
 8006e7e:	613b      	str	r3, [r7, #16]
 8006e80:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8006e82:	68fb      	ldr	r3, [r7, #12]
 8006e84:	2201      	movs	r2, #1
 8006e86:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8006e8a:	68fb      	ldr	r3, [r7, #12]
 8006e8c:	2200      	movs	r2, #0
 8006e8e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006e92:	68fb      	ldr	r3, [r7, #12]
 8006e94:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006e96:	2b00      	cmp	r3, #0
 8006e98:	d001      	beq.n	8006e9e <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8006e9a:	2301      	movs	r3, #1
 8006e9c:	e000      	b.n	8006ea0 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8006e9e:	2300      	movs	r3, #0
  }
}
 8006ea0:	4618      	mov	r0, r3
 8006ea2:	3728      	adds	r7, #40	@ 0x28
 8006ea4:	46bd      	mov	sp, r7
 8006ea6:	bd80      	pop	{r7, pc}

08006ea8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006ea8:	b580      	push	{r7, lr}
 8006eaa:	b088      	sub	sp, #32
 8006eac:	af00      	add	r7, sp, #0
 8006eae:	60f8      	str	r0, [r7, #12]
 8006eb0:	60b9      	str	r1, [r7, #8]
 8006eb2:	603b      	str	r3, [r7, #0]
 8006eb4:	4613      	mov	r3, r2
 8006eb6:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8006eb8:	f7fb fea8 	bl	8002c0c <HAL_GetTick>
 8006ebc:	4602      	mov	r2, r0
 8006ebe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ec0:	1a9b      	subs	r3, r3, r2
 8006ec2:	683a      	ldr	r2, [r7, #0]
 8006ec4:	4413      	add	r3, r2
 8006ec6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8006ec8:	f7fb fea0 	bl	8002c0c <HAL_GetTick>
 8006ecc:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8006ece:	4b39      	ldr	r3, [pc, #228]	@ (8006fb4 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8006ed0:	681b      	ldr	r3, [r3, #0]
 8006ed2:	015b      	lsls	r3, r3, #5
 8006ed4:	0d1b      	lsrs	r3, r3, #20
 8006ed6:	69fa      	ldr	r2, [r7, #28]
 8006ed8:	fb02 f303 	mul.w	r3, r2, r3
 8006edc:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006ede:	e055      	b.n	8006f8c <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006ee0:	683b      	ldr	r3, [r7, #0]
 8006ee2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006ee6:	d051      	beq.n	8006f8c <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006ee8:	f7fb fe90 	bl	8002c0c <HAL_GetTick>
 8006eec:	4602      	mov	r2, r0
 8006eee:	69bb      	ldr	r3, [r7, #24]
 8006ef0:	1ad3      	subs	r3, r2, r3
 8006ef2:	69fa      	ldr	r2, [r7, #28]
 8006ef4:	429a      	cmp	r2, r3
 8006ef6:	d902      	bls.n	8006efe <SPI_WaitFlagStateUntilTimeout+0x56>
 8006ef8:	69fb      	ldr	r3, [r7, #28]
 8006efa:	2b00      	cmp	r3, #0
 8006efc:	d13d      	bne.n	8006f7a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006efe:	68fb      	ldr	r3, [r7, #12]
 8006f00:	681b      	ldr	r3, [r3, #0]
 8006f02:	685a      	ldr	r2, [r3, #4]
 8006f04:	68fb      	ldr	r3, [r7, #12]
 8006f06:	681b      	ldr	r3, [r3, #0]
 8006f08:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8006f0c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006f0e:	68fb      	ldr	r3, [r7, #12]
 8006f10:	685b      	ldr	r3, [r3, #4]
 8006f12:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006f16:	d111      	bne.n	8006f3c <SPI_WaitFlagStateUntilTimeout+0x94>
 8006f18:	68fb      	ldr	r3, [r7, #12]
 8006f1a:	689b      	ldr	r3, [r3, #8]
 8006f1c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006f20:	d004      	beq.n	8006f2c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006f22:	68fb      	ldr	r3, [r7, #12]
 8006f24:	689b      	ldr	r3, [r3, #8]
 8006f26:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006f2a:	d107      	bne.n	8006f3c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006f2c:	68fb      	ldr	r3, [r7, #12]
 8006f2e:	681b      	ldr	r3, [r3, #0]
 8006f30:	681a      	ldr	r2, [r3, #0]
 8006f32:	68fb      	ldr	r3, [r7, #12]
 8006f34:	681b      	ldr	r3, [r3, #0]
 8006f36:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006f3a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006f3c:	68fb      	ldr	r3, [r7, #12]
 8006f3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006f40:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006f44:	d10f      	bne.n	8006f66 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8006f46:	68fb      	ldr	r3, [r7, #12]
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	681a      	ldr	r2, [r3, #0]
 8006f4c:	68fb      	ldr	r3, [r7, #12]
 8006f4e:	681b      	ldr	r3, [r3, #0]
 8006f50:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006f54:	601a      	str	r2, [r3, #0]
 8006f56:	68fb      	ldr	r3, [r7, #12]
 8006f58:	681b      	ldr	r3, [r3, #0]
 8006f5a:	681a      	ldr	r2, [r3, #0]
 8006f5c:	68fb      	ldr	r3, [r7, #12]
 8006f5e:	681b      	ldr	r3, [r3, #0]
 8006f60:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006f64:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006f66:	68fb      	ldr	r3, [r7, #12]
 8006f68:	2201      	movs	r2, #1
 8006f6a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006f6e:	68fb      	ldr	r3, [r7, #12]
 8006f70:	2200      	movs	r2, #0
 8006f72:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8006f76:	2303      	movs	r3, #3
 8006f78:	e018      	b.n	8006fac <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006f7a:	697b      	ldr	r3, [r7, #20]
 8006f7c:	2b00      	cmp	r3, #0
 8006f7e:	d102      	bne.n	8006f86 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8006f80:	2300      	movs	r3, #0
 8006f82:	61fb      	str	r3, [r7, #28]
 8006f84:	e002      	b.n	8006f8c <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 8006f86:	697b      	ldr	r3, [r7, #20]
 8006f88:	3b01      	subs	r3, #1
 8006f8a:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006f8c:	68fb      	ldr	r3, [r7, #12]
 8006f8e:	681b      	ldr	r3, [r3, #0]
 8006f90:	689a      	ldr	r2, [r3, #8]
 8006f92:	68bb      	ldr	r3, [r7, #8]
 8006f94:	4013      	ands	r3, r2
 8006f96:	68ba      	ldr	r2, [r7, #8]
 8006f98:	429a      	cmp	r2, r3
 8006f9a:	bf0c      	ite	eq
 8006f9c:	2301      	moveq	r3, #1
 8006f9e:	2300      	movne	r3, #0
 8006fa0:	b2db      	uxtb	r3, r3
 8006fa2:	461a      	mov	r2, r3
 8006fa4:	79fb      	ldrb	r3, [r7, #7]
 8006fa6:	429a      	cmp	r2, r3
 8006fa8:	d19a      	bne.n	8006ee0 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8006faa:	2300      	movs	r3, #0
}
 8006fac:	4618      	mov	r0, r3
 8006fae:	3720      	adds	r7, #32
 8006fb0:	46bd      	mov	sp, r7
 8006fb2:	bd80      	pop	{r7, pc}
 8006fb4:	2000002c 	.word	0x2000002c

08006fb8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006fb8:	b580      	push	{r7, lr}
 8006fba:	b088      	sub	sp, #32
 8006fbc:	af02      	add	r7, sp, #8
 8006fbe:	60f8      	str	r0, [r7, #12]
 8006fc0:	60b9      	str	r1, [r7, #8]
 8006fc2:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	9300      	str	r3, [sp, #0]
 8006fc8:	68bb      	ldr	r3, [r7, #8]
 8006fca:	2201      	movs	r2, #1
 8006fcc:	2102      	movs	r1, #2
 8006fce:	68f8      	ldr	r0, [r7, #12]
 8006fd0:	f7ff ff6a 	bl	8006ea8 <SPI_WaitFlagStateUntilTimeout>
 8006fd4:	4603      	mov	r3, r0
 8006fd6:	2b00      	cmp	r3, #0
 8006fd8:	d007      	beq.n	8006fea <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006fda:	68fb      	ldr	r3, [r7, #12]
 8006fdc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006fde:	f043 0220 	orr.w	r2, r3, #32
 8006fe2:	68fb      	ldr	r3, [r7, #12]
 8006fe4:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8006fe6:	2303      	movs	r3, #3
 8006fe8:	e032      	b.n	8007050 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8006fea:	4b1b      	ldr	r3, [pc, #108]	@ (8007058 <SPI_EndRxTxTransaction+0xa0>)
 8006fec:	681b      	ldr	r3, [r3, #0]
 8006fee:	4a1b      	ldr	r2, [pc, #108]	@ (800705c <SPI_EndRxTxTransaction+0xa4>)
 8006ff0:	fba2 2303 	umull	r2, r3, r2, r3
 8006ff4:	0d5b      	lsrs	r3, r3, #21
 8006ff6:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8006ffa:	fb02 f303 	mul.w	r3, r2, r3
 8006ffe:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007000:	68fb      	ldr	r3, [r7, #12]
 8007002:	685b      	ldr	r3, [r3, #4]
 8007004:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007008:	d112      	bne.n	8007030 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	9300      	str	r3, [sp, #0]
 800700e:	68bb      	ldr	r3, [r7, #8]
 8007010:	2200      	movs	r2, #0
 8007012:	2180      	movs	r1, #128	@ 0x80
 8007014:	68f8      	ldr	r0, [r7, #12]
 8007016:	f7ff ff47 	bl	8006ea8 <SPI_WaitFlagStateUntilTimeout>
 800701a:	4603      	mov	r3, r0
 800701c:	2b00      	cmp	r3, #0
 800701e:	d016      	beq.n	800704e <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007020:	68fb      	ldr	r3, [r7, #12]
 8007022:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007024:	f043 0220 	orr.w	r2, r3, #32
 8007028:	68fb      	ldr	r3, [r7, #12]
 800702a:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 800702c:	2303      	movs	r3, #3
 800702e:	e00f      	b.n	8007050 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8007030:	697b      	ldr	r3, [r7, #20]
 8007032:	2b00      	cmp	r3, #0
 8007034:	d00a      	beq.n	800704c <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8007036:	697b      	ldr	r3, [r7, #20]
 8007038:	3b01      	subs	r3, #1
 800703a:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800703c:	68fb      	ldr	r3, [r7, #12]
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	689b      	ldr	r3, [r3, #8]
 8007042:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007046:	2b80      	cmp	r3, #128	@ 0x80
 8007048:	d0f2      	beq.n	8007030 <SPI_EndRxTxTransaction+0x78>
 800704a:	e000      	b.n	800704e <SPI_EndRxTxTransaction+0x96>
        break;
 800704c:	bf00      	nop
  }

  return HAL_OK;
 800704e:	2300      	movs	r3, #0
}
 8007050:	4618      	mov	r0, r3
 8007052:	3718      	adds	r7, #24
 8007054:	46bd      	mov	sp, r7
 8007056:	bd80      	pop	{r7, pc}
 8007058:	2000002c 	.word	0x2000002c
 800705c:	165e9f81 	.word	0x165e9f81

08007060 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007060:	b580      	push	{r7, lr}
 8007062:	b082      	sub	sp, #8
 8007064:	af00      	add	r7, sp, #0
 8007066:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	2b00      	cmp	r3, #0
 800706c:	d101      	bne.n	8007072 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800706e:	2301      	movs	r3, #1
 8007070:	e041      	b.n	80070f6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007078:	b2db      	uxtb	r3, r3
 800707a:	2b00      	cmp	r3, #0
 800707c:	d106      	bne.n	800708c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	2200      	movs	r2, #0
 8007082:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007086:	6878      	ldr	r0, [r7, #4]
 8007088:	f7fb fc46 	bl	8002918 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	2202      	movs	r2, #2
 8007090:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	681a      	ldr	r2, [r3, #0]
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	3304      	adds	r3, #4
 800709c:	4619      	mov	r1, r3
 800709e:	4610      	mov	r0, r2
 80070a0:	f000 f9f0 	bl	8007484 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	2201      	movs	r2, #1
 80070a8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	2201      	movs	r2, #1
 80070b0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	2201      	movs	r2, #1
 80070b8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	2201      	movs	r2, #1
 80070c0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	2201      	movs	r2, #1
 80070c8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	2201      	movs	r2, #1
 80070d0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	2201      	movs	r2, #1
 80070d8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	2201      	movs	r2, #1
 80070e0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	2201      	movs	r2, #1
 80070e8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	2201      	movs	r2, #1
 80070f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80070f4:	2300      	movs	r3, #0
}
 80070f6:	4618      	mov	r0, r3
 80070f8:	3708      	adds	r7, #8
 80070fa:	46bd      	mov	sp, r7
 80070fc:	bd80      	pop	{r7, pc}
	...

08007100 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007100:	b480      	push	{r7}
 8007102:	b085      	sub	sp, #20
 8007104:	af00      	add	r7, sp, #0
 8007106:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800710e:	b2db      	uxtb	r3, r3
 8007110:	2b01      	cmp	r3, #1
 8007112:	d001      	beq.n	8007118 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8007114:	2301      	movs	r3, #1
 8007116:	e04e      	b.n	80071b6 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	2202      	movs	r2, #2
 800711c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	681b      	ldr	r3, [r3, #0]
 8007124:	68da      	ldr	r2, [r3, #12]
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	681b      	ldr	r3, [r3, #0]
 800712a:	f042 0201 	orr.w	r2, r2, #1
 800712e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	681b      	ldr	r3, [r3, #0]
 8007134:	4a23      	ldr	r2, [pc, #140]	@ (80071c4 <HAL_TIM_Base_Start_IT+0xc4>)
 8007136:	4293      	cmp	r3, r2
 8007138:	d022      	beq.n	8007180 <HAL_TIM_Base_Start_IT+0x80>
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	681b      	ldr	r3, [r3, #0]
 800713e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007142:	d01d      	beq.n	8007180 <HAL_TIM_Base_Start_IT+0x80>
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	681b      	ldr	r3, [r3, #0]
 8007148:	4a1f      	ldr	r2, [pc, #124]	@ (80071c8 <HAL_TIM_Base_Start_IT+0xc8>)
 800714a:	4293      	cmp	r3, r2
 800714c:	d018      	beq.n	8007180 <HAL_TIM_Base_Start_IT+0x80>
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	681b      	ldr	r3, [r3, #0]
 8007152:	4a1e      	ldr	r2, [pc, #120]	@ (80071cc <HAL_TIM_Base_Start_IT+0xcc>)
 8007154:	4293      	cmp	r3, r2
 8007156:	d013      	beq.n	8007180 <HAL_TIM_Base_Start_IT+0x80>
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	681b      	ldr	r3, [r3, #0]
 800715c:	4a1c      	ldr	r2, [pc, #112]	@ (80071d0 <HAL_TIM_Base_Start_IT+0xd0>)
 800715e:	4293      	cmp	r3, r2
 8007160:	d00e      	beq.n	8007180 <HAL_TIM_Base_Start_IT+0x80>
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	681b      	ldr	r3, [r3, #0]
 8007166:	4a1b      	ldr	r2, [pc, #108]	@ (80071d4 <HAL_TIM_Base_Start_IT+0xd4>)
 8007168:	4293      	cmp	r3, r2
 800716a:	d009      	beq.n	8007180 <HAL_TIM_Base_Start_IT+0x80>
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	681b      	ldr	r3, [r3, #0]
 8007170:	4a19      	ldr	r2, [pc, #100]	@ (80071d8 <HAL_TIM_Base_Start_IT+0xd8>)
 8007172:	4293      	cmp	r3, r2
 8007174:	d004      	beq.n	8007180 <HAL_TIM_Base_Start_IT+0x80>
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	681b      	ldr	r3, [r3, #0]
 800717a:	4a18      	ldr	r2, [pc, #96]	@ (80071dc <HAL_TIM_Base_Start_IT+0xdc>)
 800717c:	4293      	cmp	r3, r2
 800717e:	d111      	bne.n	80071a4 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	689b      	ldr	r3, [r3, #8]
 8007186:	f003 0307 	and.w	r3, r3, #7
 800718a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800718c:	68fb      	ldr	r3, [r7, #12]
 800718e:	2b06      	cmp	r3, #6
 8007190:	d010      	beq.n	80071b4 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	681b      	ldr	r3, [r3, #0]
 8007196:	681a      	ldr	r2, [r3, #0]
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	681b      	ldr	r3, [r3, #0]
 800719c:	f042 0201 	orr.w	r2, r2, #1
 80071a0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80071a2:	e007      	b.n	80071b4 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	681a      	ldr	r2, [r3, #0]
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	681b      	ldr	r3, [r3, #0]
 80071ae:	f042 0201 	orr.w	r2, r2, #1
 80071b2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80071b4:	2300      	movs	r3, #0
}
 80071b6:	4618      	mov	r0, r3
 80071b8:	3714      	adds	r7, #20
 80071ba:	46bd      	mov	sp, r7
 80071bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071c0:	4770      	bx	lr
 80071c2:	bf00      	nop
 80071c4:	40010000 	.word	0x40010000
 80071c8:	40000400 	.word	0x40000400
 80071cc:	40000800 	.word	0x40000800
 80071d0:	40000c00 	.word	0x40000c00
 80071d4:	40010400 	.word	0x40010400
 80071d8:	40014000 	.word	0x40014000
 80071dc:	40001800 	.word	0x40001800

080071e0 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 80071e0:	b480      	push	{r7}
 80071e2:	b083      	sub	sp, #12
 80071e4:	af00      	add	r7, sp, #0
 80071e6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	681b      	ldr	r3, [r3, #0]
 80071ec:	68da      	ldr	r2, [r3, #12]
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	681b      	ldr	r3, [r3, #0]
 80071f2:	f022 0201 	bic.w	r2, r2, #1
 80071f6:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	681b      	ldr	r3, [r3, #0]
 80071fc:	6a1a      	ldr	r2, [r3, #32]
 80071fe:	f241 1311 	movw	r3, #4369	@ 0x1111
 8007202:	4013      	ands	r3, r2
 8007204:	2b00      	cmp	r3, #0
 8007206:	d10f      	bne.n	8007228 <HAL_TIM_Base_Stop_IT+0x48>
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	6a1a      	ldr	r2, [r3, #32]
 800720e:	f240 4344 	movw	r3, #1092	@ 0x444
 8007212:	4013      	ands	r3, r2
 8007214:	2b00      	cmp	r3, #0
 8007216:	d107      	bne.n	8007228 <HAL_TIM_Base_Stop_IT+0x48>
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	681a      	ldr	r2, [r3, #0]
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	681b      	ldr	r3, [r3, #0]
 8007222:	f022 0201 	bic.w	r2, r2, #1
 8007226:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	2201      	movs	r2, #1
 800722c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 8007230:	2300      	movs	r3, #0
}
 8007232:	4618      	mov	r0, r3
 8007234:	370c      	adds	r7, #12
 8007236:	46bd      	mov	sp, r7
 8007238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800723c:	4770      	bx	lr

0800723e <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800723e:	b580      	push	{r7, lr}
 8007240:	b084      	sub	sp, #16
 8007242:	af00      	add	r7, sp, #0
 8007244:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	681b      	ldr	r3, [r3, #0]
 800724a:	68db      	ldr	r3, [r3, #12]
 800724c:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	681b      	ldr	r3, [r3, #0]
 8007252:	691b      	ldr	r3, [r3, #16]
 8007254:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8007256:	68bb      	ldr	r3, [r7, #8]
 8007258:	f003 0302 	and.w	r3, r3, #2
 800725c:	2b00      	cmp	r3, #0
 800725e:	d020      	beq.n	80072a2 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8007260:	68fb      	ldr	r3, [r7, #12]
 8007262:	f003 0302 	and.w	r3, r3, #2
 8007266:	2b00      	cmp	r3, #0
 8007268:	d01b      	beq.n	80072a2 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	681b      	ldr	r3, [r3, #0]
 800726e:	f06f 0202 	mvn.w	r2, #2
 8007272:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	2201      	movs	r2, #1
 8007278:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	681b      	ldr	r3, [r3, #0]
 800727e:	699b      	ldr	r3, [r3, #24]
 8007280:	f003 0303 	and.w	r3, r3, #3
 8007284:	2b00      	cmp	r3, #0
 8007286:	d003      	beq.n	8007290 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007288:	6878      	ldr	r0, [r7, #4]
 800728a:	f000 f8dc 	bl	8007446 <HAL_TIM_IC_CaptureCallback>
 800728e:	e005      	b.n	800729c <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007290:	6878      	ldr	r0, [r7, #4]
 8007292:	f000 f8ce 	bl	8007432 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007296:	6878      	ldr	r0, [r7, #4]
 8007298:	f000 f8df 	bl	800745a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	2200      	movs	r2, #0
 80072a0:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80072a2:	68bb      	ldr	r3, [r7, #8]
 80072a4:	f003 0304 	and.w	r3, r3, #4
 80072a8:	2b00      	cmp	r3, #0
 80072aa:	d020      	beq.n	80072ee <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80072ac:	68fb      	ldr	r3, [r7, #12]
 80072ae:	f003 0304 	and.w	r3, r3, #4
 80072b2:	2b00      	cmp	r3, #0
 80072b4:	d01b      	beq.n	80072ee <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	681b      	ldr	r3, [r3, #0]
 80072ba:	f06f 0204 	mvn.w	r2, #4
 80072be:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	2202      	movs	r2, #2
 80072c4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	681b      	ldr	r3, [r3, #0]
 80072ca:	699b      	ldr	r3, [r3, #24]
 80072cc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80072d0:	2b00      	cmp	r3, #0
 80072d2:	d003      	beq.n	80072dc <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80072d4:	6878      	ldr	r0, [r7, #4]
 80072d6:	f000 f8b6 	bl	8007446 <HAL_TIM_IC_CaptureCallback>
 80072da:	e005      	b.n	80072e8 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80072dc:	6878      	ldr	r0, [r7, #4]
 80072de:	f000 f8a8 	bl	8007432 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80072e2:	6878      	ldr	r0, [r7, #4]
 80072e4:	f000 f8b9 	bl	800745a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	2200      	movs	r2, #0
 80072ec:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80072ee:	68bb      	ldr	r3, [r7, #8]
 80072f0:	f003 0308 	and.w	r3, r3, #8
 80072f4:	2b00      	cmp	r3, #0
 80072f6:	d020      	beq.n	800733a <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80072f8:	68fb      	ldr	r3, [r7, #12]
 80072fa:	f003 0308 	and.w	r3, r3, #8
 80072fe:	2b00      	cmp	r3, #0
 8007300:	d01b      	beq.n	800733a <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	681b      	ldr	r3, [r3, #0]
 8007306:	f06f 0208 	mvn.w	r2, #8
 800730a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	2204      	movs	r2, #4
 8007310:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	681b      	ldr	r3, [r3, #0]
 8007316:	69db      	ldr	r3, [r3, #28]
 8007318:	f003 0303 	and.w	r3, r3, #3
 800731c:	2b00      	cmp	r3, #0
 800731e:	d003      	beq.n	8007328 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007320:	6878      	ldr	r0, [r7, #4]
 8007322:	f000 f890 	bl	8007446 <HAL_TIM_IC_CaptureCallback>
 8007326:	e005      	b.n	8007334 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007328:	6878      	ldr	r0, [r7, #4]
 800732a:	f000 f882 	bl	8007432 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800732e:	6878      	ldr	r0, [r7, #4]
 8007330:	f000 f893 	bl	800745a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	2200      	movs	r2, #0
 8007338:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800733a:	68bb      	ldr	r3, [r7, #8]
 800733c:	f003 0310 	and.w	r3, r3, #16
 8007340:	2b00      	cmp	r3, #0
 8007342:	d020      	beq.n	8007386 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8007344:	68fb      	ldr	r3, [r7, #12]
 8007346:	f003 0310 	and.w	r3, r3, #16
 800734a:	2b00      	cmp	r3, #0
 800734c:	d01b      	beq.n	8007386 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	681b      	ldr	r3, [r3, #0]
 8007352:	f06f 0210 	mvn.w	r2, #16
 8007356:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	2208      	movs	r2, #8
 800735c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	681b      	ldr	r3, [r3, #0]
 8007362:	69db      	ldr	r3, [r3, #28]
 8007364:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007368:	2b00      	cmp	r3, #0
 800736a:	d003      	beq.n	8007374 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800736c:	6878      	ldr	r0, [r7, #4]
 800736e:	f000 f86a 	bl	8007446 <HAL_TIM_IC_CaptureCallback>
 8007372:	e005      	b.n	8007380 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007374:	6878      	ldr	r0, [r7, #4]
 8007376:	f000 f85c 	bl	8007432 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800737a:	6878      	ldr	r0, [r7, #4]
 800737c:	f000 f86d 	bl	800745a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	2200      	movs	r2, #0
 8007384:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8007386:	68bb      	ldr	r3, [r7, #8]
 8007388:	f003 0301 	and.w	r3, r3, #1
 800738c:	2b00      	cmp	r3, #0
 800738e:	d00c      	beq.n	80073aa <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8007390:	68fb      	ldr	r3, [r7, #12]
 8007392:	f003 0301 	and.w	r3, r3, #1
 8007396:	2b00      	cmp	r3, #0
 8007398:	d007      	beq.n	80073aa <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	681b      	ldr	r3, [r3, #0]
 800739e:	f06f 0201 	mvn.w	r2, #1
 80073a2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80073a4:	6878      	ldr	r0, [r7, #4]
 80073a6:	f000 f83a 	bl	800741e <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80073aa:	68bb      	ldr	r3, [r7, #8]
 80073ac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80073b0:	2b00      	cmp	r3, #0
 80073b2:	d00c      	beq.n	80073ce <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80073b4:	68fb      	ldr	r3, [r7, #12]
 80073b6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80073ba:	2b00      	cmp	r3, #0
 80073bc:	d007      	beq.n	80073ce <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	681b      	ldr	r3, [r3, #0]
 80073c2:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80073c6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80073c8:	6878      	ldr	r0, [r7, #4]
 80073ca:	f000 f90b 	bl	80075e4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80073ce:	68bb      	ldr	r3, [r7, #8]
 80073d0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80073d4:	2b00      	cmp	r3, #0
 80073d6:	d00c      	beq.n	80073f2 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80073d8:	68fb      	ldr	r3, [r7, #12]
 80073da:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80073de:	2b00      	cmp	r3, #0
 80073e0:	d007      	beq.n	80073f2 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	681b      	ldr	r3, [r3, #0]
 80073e6:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80073ea:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80073ec:	6878      	ldr	r0, [r7, #4]
 80073ee:	f000 f83e 	bl	800746e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80073f2:	68bb      	ldr	r3, [r7, #8]
 80073f4:	f003 0320 	and.w	r3, r3, #32
 80073f8:	2b00      	cmp	r3, #0
 80073fa:	d00c      	beq.n	8007416 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80073fc:	68fb      	ldr	r3, [r7, #12]
 80073fe:	f003 0320 	and.w	r3, r3, #32
 8007402:	2b00      	cmp	r3, #0
 8007404:	d007      	beq.n	8007416 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	681b      	ldr	r3, [r3, #0]
 800740a:	f06f 0220 	mvn.w	r2, #32
 800740e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007410:	6878      	ldr	r0, [r7, #4]
 8007412:	f000 f8dd 	bl	80075d0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007416:	bf00      	nop
 8007418:	3710      	adds	r7, #16
 800741a:	46bd      	mov	sp, r7
 800741c:	bd80      	pop	{r7, pc}

0800741e <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800741e:	b480      	push	{r7}
 8007420:	b083      	sub	sp, #12
 8007422:	af00      	add	r7, sp, #0
 8007424:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8007426:	bf00      	nop
 8007428:	370c      	adds	r7, #12
 800742a:	46bd      	mov	sp, r7
 800742c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007430:	4770      	bx	lr

08007432 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007432:	b480      	push	{r7}
 8007434:	b083      	sub	sp, #12
 8007436:	af00      	add	r7, sp, #0
 8007438:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800743a:	bf00      	nop
 800743c:	370c      	adds	r7, #12
 800743e:	46bd      	mov	sp, r7
 8007440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007444:	4770      	bx	lr

08007446 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007446:	b480      	push	{r7}
 8007448:	b083      	sub	sp, #12
 800744a:	af00      	add	r7, sp, #0
 800744c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800744e:	bf00      	nop
 8007450:	370c      	adds	r7, #12
 8007452:	46bd      	mov	sp, r7
 8007454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007458:	4770      	bx	lr

0800745a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800745a:	b480      	push	{r7}
 800745c:	b083      	sub	sp, #12
 800745e:	af00      	add	r7, sp, #0
 8007460:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007462:	bf00      	nop
 8007464:	370c      	adds	r7, #12
 8007466:	46bd      	mov	sp, r7
 8007468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800746c:	4770      	bx	lr

0800746e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800746e:	b480      	push	{r7}
 8007470:	b083      	sub	sp, #12
 8007472:	af00      	add	r7, sp, #0
 8007474:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007476:	bf00      	nop
 8007478:	370c      	adds	r7, #12
 800747a:	46bd      	mov	sp, r7
 800747c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007480:	4770      	bx	lr
	...

08007484 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007484:	b480      	push	{r7}
 8007486:	b085      	sub	sp, #20
 8007488:	af00      	add	r7, sp, #0
 800748a:	6078      	str	r0, [r7, #4]
 800748c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	681b      	ldr	r3, [r3, #0]
 8007492:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	4a43      	ldr	r2, [pc, #268]	@ (80075a4 <TIM_Base_SetConfig+0x120>)
 8007498:	4293      	cmp	r3, r2
 800749a:	d013      	beq.n	80074c4 <TIM_Base_SetConfig+0x40>
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80074a2:	d00f      	beq.n	80074c4 <TIM_Base_SetConfig+0x40>
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	4a40      	ldr	r2, [pc, #256]	@ (80075a8 <TIM_Base_SetConfig+0x124>)
 80074a8:	4293      	cmp	r3, r2
 80074aa:	d00b      	beq.n	80074c4 <TIM_Base_SetConfig+0x40>
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	4a3f      	ldr	r2, [pc, #252]	@ (80075ac <TIM_Base_SetConfig+0x128>)
 80074b0:	4293      	cmp	r3, r2
 80074b2:	d007      	beq.n	80074c4 <TIM_Base_SetConfig+0x40>
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	4a3e      	ldr	r2, [pc, #248]	@ (80075b0 <TIM_Base_SetConfig+0x12c>)
 80074b8:	4293      	cmp	r3, r2
 80074ba:	d003      	beq.n	80074c4 <TIM_Base_SetConfig+0x40>
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	4a3d      	ldr	r2, [pc, #244]	@ (80075b4 <TIM_Base_SetConfig+0x130>)
 80074c0:	4293      	cmp	r3, r2
 80074c2:	d108      	bne.n	80074d6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80074c4:	68fb      	ldr	r3, [r7, #12]
 80074c6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80074ca:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80074cc:	683b      	ldr	r3, [r7, #0]
 80074ce:	685b      	ldr	r3, [r3, #4]
 80074d0:	68fa      	ldr	r2, [r7, #12]
 80074d2:	4313      	orrs	r3, r2
 80074d4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	4a32      	ldr	r2, [pc, #200]	@ (80075a4 <TIM_Base_SetConfig+0x120>)
 80074da:	4293      	cmp	r3, r2
 80074dc:	d02b      	beq.n	8007536 <TIM_Base_SetConfig+0xb2>
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80074e4:	d027      	beq.n	8007536 <TIM_Base_SetConfig+0xb2>
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	4a2f      	ldr	r2, [pc, #188]	@ (80075a8 <TIM_Base_SetConfig+0x124>)
 80074ea:	4293      	cmp	r3, r2
 80074ec:	d023      	beq.n	8007536 <TIM_Base_SetConfig+0xb2>
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	4a2e      	ldr	r2, [pc, #184]	@ (80075ac <TIM_Base_SetConfig+0x128>)
 80074f2:	4293      	cmp	r3, r2
 80074f4:	d01f      	beq.n	8007536 <TIM_Base_SetConfig+0xb2>
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	4a2d      	ldr	r2, [pc, #180]	@ (80075b0 <TIM_Base_SetConfig+0x12c>)
 80074fa:	4293      	cmp	r3, r2
 80074fc:	d01b      	beq.n	8007536 <TIM_Base_SetConfig+0xb2>
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	4a2c      	ldr	r2, [pc, #176]	@ (80075b4 <TIM_Base_SetConfig+0x130>)
 8007502:	4293      	cmp	r3, r2
 8007504:	d017      	beq.n	8007536 <TIM_Base_SetConfig+0xb2>
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	4a2b      	ldr	r2, [pc, #172]	@ (80075b8 <TIM_Base_SetConfig+0x134>)
 800750a:	4293      	cmp	r3, r2
 800750c:	d013      	beq.n	8007536 <TIM_Base_SetConfig+0xb2>
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	4a2a      	ldr	r2, [pc, #168]	@ (80075bc <TIM_Base_SetConfig+0x138>)
 8007512:	4293      	cmp	r3, r2
 8007514:	d00f      	beq.n	8007536 <TIM_Base_SetConfig+0xb2>
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	4a29      	ldr	r2, [pc, #164]	@ (80075c0 <TIM_Base_SetConfig+0x13c>)
 800751a:	4293      	cmp	r3, r2
 800751c:	d00b      	beq.n	8007536 <TIM_Base_SetConfig+0xb2>
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	4a28      	ldr	r2, [pc, #160]	@ (80075c4 <TIM_Base_SetConfig+0x140>)
 8007522:	4293      	cmp	r3, r2
 8007524:	d007      	beq.n	8007536 <TIM_Base_SetConfig+0xb2>
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	4a27      	ldr	r2, [pc, #156]	@ (80075c8 <TIM_Base_SetConfig+0x144>)
 800752a:	4293      	cmp	r3, r2
 800752c:	d003      	beq.n	8007536 <TIM_Base_SetConfig+0xb2>
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	4a26      	ldr	r2, [pc, #152]	@ (80075cc <TIM_Base_SetConfig+0x148>)
 8007532:	4293      	cmp	r3, r2
 8007534:	d108      	bne.n	8007548 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007536:	68fb      	ldr	r3, [r7, #12]
 8007538:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800753c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800753e:	683b      	ldr	r3, [r7, #0]
 8007540:	68db      	ldr	r3, [r3, #12]
 8007542:	68fa      	ldr	r2, [r7, #12]
 8007544:	4313      	orrs	r3, r2
 8007546:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007548:	68fb      	ldr	r3, [r7, #12]
 800754a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800754e:	683b      	ldr	r3, [r7, #0]
 8007550:	695b      	ldr	r3, [r3, #20]
 8007552:	4313      	orrs	r3, r2
 8007554:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007556:	683b      	ldr	r3, [r7, #0]
 8007558:	689a      	ldr	r2, [r3, #8]
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800755e:	683b      	ldr	r3, [r7, #0]
 8007560:	681a      	ldr	r2, [r3, #0]
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	4a0e      	ldr	r2, [pc, #56]	@ (80075a4 <TIM_Base_SetConfig+0x120>)
 800756a:	4293      	cmp	r3, r2
 800756c:	d003      	beq.n	8007576 <TIM_Base_SetConfig+0xf2>
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	4a10      	ldr	r2, [pc, #64]	@ (80075b4 <TIM_Base_SetConfig+0x130>)
 8007572:	4293      	cmp	r3, r2
 8007574:	d103      	bne.n	800757e <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007576:	683b      	ldr	r3, [r7, #0]
 8007578:	691a      	ldr	r2, [r3, #16]
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	681b      	ldr	r3, [r3, #0]
 8007582:	f043 0204 	orr.w	r2, r3, #4
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	2201      	movs	r2, #1
 800758e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	68fa      	ldr	r2, [r7, #12]
 8007594:	601a      	str	r2, [r3, #0]
}
 8007596:	bf00      	nop
 8007598:	3714      	adds	r7, #20
 800759a:	46bd      	mov	sp, r7
 800759c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075a0:	4770      	bx	lr
 80075a2:	bf00      	nop
 80075a4:	40010000 	.word	0x40010000
 80075a8:	40000400 	.word	0x40000400
 80075ac:	40000800 	.word	0x40000800
 80075b0:	40000c00 	.word	0x40000c00
 80075b4:	40010400 	.word	0x40010400
 80075b8:	40014000 	.word	0x40014000
 80075bc:	40014400 	.word	0x40014400
 80075c0:	40014800 	.word	0x40014800
 80075c4:	40001800 	.word	0x40001800
 80075c8:	40001c00 	.word	0x40001c00
 80075cc:	40002000 	.word	0x40002000

080075d0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80075d0:	b480      	push	{r7}
 80075d2:	b083      	sub	sp, #12
 80075d4:	af00      	add	r7, sp, #0
 80075d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80075d8:	bf00      	nop
 80075da:	370c      	adds	r7, #12
 80075dc:	46bd      	mov	sp, r7
 80075de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075e2:	4770      	bx	lr

080075e4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80075e4:	b480      	push	{r7}
 80075e6:	b083      	sub	sp, #12
 80075e8:	af00      	add	r7, sp, #0
 80075ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80075ec:	bf00      	nop
 80075ee:	370c      	adds	r7, #12
 80075f0:	46bd      	mov	sp, r7
 80075f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075f6:	4770      	bx	lr

080075f8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80075f8:	b580      	push	{r7, lr}
 80075fa:	b082      	sub	sp, #8
 80075fc:	af00      	add	r7, sp, #0
 80075fe:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	2b00      	cmp	r3, #0
 8007604:	d101      	bne.n	800760a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007606:	2301      	movs	r3, #1
 8007608:	e042      	b.n	8007690 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007610:	b2db      	uxtb	r3, r3
 8007612:	2b00      	cmp	r3, #0
 8007614:	d106      	bne.n	8007624 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	2200      	movs	r2, #0
 800761a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800761e:	6878      	ldr	r0, [r7, #4]
 8007620:	f7fb f9a2 	bl	8002968 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	2224      	movs	r2, #36	@ 0x24
 8007628:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	681b      	ldr	r3, [r3, #0]
 8007630:	68da      	ldr	r2, [r3, #12]
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	681b      	ldr	r3, [r3, #0]
 8007636:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800763a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800763c:	6878      	ldr	r0, [r7, #4]
 800763e:	f000 f82b 	bl	8007698 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	681b      	ldr	r3, [r3, #0]
 8007646:	691a      	ldr	r2, [r3, #16]
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	681b      	ldr	r3, [r3, #0]
 800764c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8007650:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	681b      	ldr	r3, [r3, #0]
 8007656:	695a      	ldr	r2, [r3, #20]
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	681b      	ldr	r3, [r3, #0]
 800765c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8007660:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	681b      	ldr	r3, [r3, #0]
 8007666:	68da      	ldr	r2, [r3, #12]
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	681b      	ldr	r3, [r3, #0]
 800766c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007670:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	2200      	movs	r2, #0
 8007676:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	2220      	movs	r2, #32
 800767c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	2220      	movs	r2, #32
 8007684:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	2200      	movs	r2, #0
 800768c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800768e:	2300      	movs	r3, #0
}
 8007690:	4618      	mov	r0, r3
 8007692:	3708      	adds	r7, #8
 8007694:	46bd      	mov	sp, r7
 8007696:	bd80      	pop	{r7, pc}

08007698 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007698:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800769c:	b0c0      	sub	sp, #256	@ 0x100
 800769e:	af00      	add	r7, sp, #0
 80076a0:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80076a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80076a8:	681b      	ldr	r3, [r3, #0]
 80076aa:	691b      	ldr	r3, [r3, #16]
 80076ac:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80076b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80076b4:	68d9      	ldr	r1, [r3, #12]
 80076b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80076ba:	681a      	ldr	r2, [r3, #0]
 80076bc:	ea40 0301 	orr.w	r3, r0, r1
 80076c0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80076c2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80076c6:	689a      	ldr	r2, [r3, #8]
 80076c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80076cc:	691b      	ldr	r3, [r3, #16]
 80076ce:	431a      	orrs	r2, r3
 80076d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80076d4:	695b      	ldr	r3, [r3, #20]
 80076d6:	431a      	orrs	r2, r3
 80076d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80076dc:	69db      	ldr	r3, [r3, #28]
 80076de:	4313      	orrs	r3, r2
 80076e0:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80076e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80076e8:	681b      	ldr	r3, [r3, #0]
 80076ea:	68db      	ldr	r3, [r3, #12]
 80076ec:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80076f0:	f021 010c 	bic.w	r1, r1, #12
 80076f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80076f8:	681a      	ldr	r2, [r3, #0]
 80076fa:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80076fe:	430b      	orrs	r3, r1
 8007700:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007702:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007706:	681b      	ldr	r3, [r3, #0]
 8007708:	695b      	ldr	r3, [r3, #20]
 800770a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800770e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007712:	6999      	ldr	r1, [r3, #24]
 8007714:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007718:	681a      	ldr	r2, [r3, #0]
 800771a:	ea40 0301 	orr.w	r3, r0, r1
 800771e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8007720:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007724:	681a      	ldr	r2, [r3, #0]
 8007726:	4b8f      	ldr	r3, [pc, #572]	@ (8007964 <UART_SetConfig+0x2cc>)
 8007728:	429a      	cmp	r2, r3
 800772a:	d005      	beq.n	8007738 <UART_SetConfig+0xa0>
 800772c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007730:	681a      	ldr	r2, [r3, #0]
 8007732:	4b8d      	ldr	r3, [pc, #564]	@ (8007968 <UART_SetConfig+0x2d0>)
 8007734:	429a      	cmp	r2, r3
 8007736:	d104      	bne.n	8007742 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8007738:	f7fe fbe4 	bl	8005f04 <HAL_RCC_GetPCLK2Freq>
 800773c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8007740:	e003      	b.n	800774a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8007742:	f7fe fbcb 	bl	8005edc <HAL_RCC_GetPCLK1Freq>
 8007746:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800774a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800774e:	69db      	ldr	r3, [r3, #28]
 8007750:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007754:	f040 810c 	bne.w	8007970 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8007758:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800775c:	2200      	movs	r2, #0
 800775e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8007762:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8007766:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800776a:	4622      	mov	r2, r4
 800776c:	462b      	mov	r3, r5
 800776e:	1891      	adds	r1, r2, r2
 8007770:	65b9      	str	r1, [r7, #88]	@ 0x58
 8007772:	415b      	adcs	r3, r3
 8007774:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007776:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800777a:	4621      	mov	r1, r4
 800777c:	eb12 0801 	adds.w	r8, r2, r1
 8007780:	4629      	mov	r1, r5
 8007782:	eb43 0901 	adc.w	r9, r3, r1
 8007786:	f04f 0200 	mov.w	r2, #0
 800778a:	f04f 0300 	mov.w	r3, #0
 800778e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8007792:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8007796:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800779a:	4690      	mov	r8, r2
 800779c:	4699      	mov	r9, r3
 800779e:	4623      	mov	r3, r4
 80077a0:	eb18 0303 	adds.w	r3, r8, r3
 80077a4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80077a8:	462b      	mov	r3, r5
 80077aa:	eb49 0303 	adc.w	r3, r9, r3
 80077ae:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80077b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80077b6:	685b      	ldr	r3, [r3, #4]
 80077b8:	2200      	movs	r2, #0
 80077ba:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80077be:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80077c2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80077c6:	460b      	mov	r3, r1
 80077c8:	18db      	adds	r3, r3, r3
 80077ca:	653b      	str	r3, [r7, #80]	@ 0x50
 80077cc:	4613      	mov	r3, r2
 80077ce:	eb42 0303 	adc.w	r3, r2, r3
 80077d2:	657b      	str	r3, [r7, #84]	@ 0x54
 80077d4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80077d8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80077dc:	f7f8 fd1a 	bl	8000214 <__aeabi_uldivmod>
 80077e0:	4602      	mov	r2, r0
 80077e2:	460b      	mov	r3, r1
 80077e4:	4b61      	ldr	r3, [pc, #388]	@ (800796c <UART_SetConfig+0x2d4>)
 80077e6:	fba3 2302 	umull	r2, r3, r3, r2
 80077ea:	095b      	lsrs	r3, r3, #5
 80077ec:	011c      	lsls	r4, r3, #4
 80077ee:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80077f2:	2200      	movs	r2, #0
 80077f4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80077f8:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80077fc:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8007800:	4642      	mov	r2, r8
 8007802:	464b      	mov	r3, r9
 8007804:	1891      	adds	r1, r2, r2
 8007806:	64b9      	str	r1, [r7, #72]	@ 0x48
 8007808:	415b      	adcs	r3, r3
 800780a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800780c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8007810:	4641      	mov	r1, r8
 8007812:	eb12 0a01 	adds.w	sl, r2, r1
 8007816:	4649      	mov	r1, r9
 8007818:	eb43 0b01 	adc.w	fp, r3, r1
 800781c:	f04f 0200 	mov.w	r2, #0
 8007820:	f04f 0300 	mov.w	r3, #0
 8007824:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8007828:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800782c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007830:	4692      	mov	sl, r2
 8007832:	469b      	mov	fp, r3
 8007834:	4643      	mov	r3, r8
 8007836:	eb1a 0303 	adds.w	r3, sl, r3
 800783a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800783e:	464b      	mov	r3, r9
 8007840:	eb4b 0303 	adc.w	r3, fp, r3
 8007844:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8007848:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800784c:	685b      	ldr	r3, [r3, #4]
 800784e:	2200      	movs	r2, #0
 8007850:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007854:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8007858:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800785c:	460b      	mov	r3, r1
 800785e:	18db      	adds	r3, r3, r3
 8007860:	643b      	str	r3, [r7, #64]	@ 0x40
 8007862:	4613      	mov	r3, r2
 8007864:	eb42 0303 	adc.w	r3, r2, r3
 8007868:	647b      	str	r3, [r7, #68]	@ 0x44
 800786a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800786e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8007872:	f7f8 fccf 	bl	8000214 <__aeabi_uldivmod>
 8007876:	4602      	mov	r2, r0
 8007878:	460b      	mov	r3, r1
 800787a:	4611      	mov	r1, r2
 800787c:	4b3b      	ldr	r3, [pc, #236]	@ (800796c <UART_SetConfig+0x2d4>)
 800787e:	fba3 2301 	umull	r2, r3, r3, r1
 8007882:	095b      	lsrs	r3, r3, #5
 8007884:	2264      	movs	r2, #100	@ 0x64
 8007886:	fb02 f303 	mul.w	r3, r2, r3
 800788a:	1acb      	subs	r3, r1, r3
 800788c:	00db      	lsls	r3, r3, #3
 800788e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8007892:	4b36      	ldr	r3, [pc, #216]	@ (800796c <UART_SetConfig+0x2d4>)
 8007894:	fba3 2302 	umull	r2, r3, r3, r2
 8007898:	095b      	lsrs	r3, r3, #5
 800789a:	005b      	lsls	r3, r3, #1
 800789c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80078a0:	441c      	add	r4, r3
 80078a2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80078a6:	2200      	movs	r2, #0
 80078a8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80078ac:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80078b0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80078b4:	4642      	mov	r2, r8
 80078b6:	464b      	mov	r3, r9
 80078b8:	1891      	adds	r1, r2, r2
 80078ba:	63b9      	str	r1, [r7, #56]	@ 0x38
 80078bc:	415b      	adcs	r3, r3
 80078be:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80078c0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80078c4:	4641      	mov	r1, r8
 80078c6:	1851      	adds	r1, r2, r1
 80078c8:	6339      	str	r1, [r7, #48]	@ 0x30
 80078ca:	4649      	mov	r1, r9
 80078cc:	414b      	adcs	r3, r1
 80078ce:	637b      	str	r3, [r7, #52]	@ 0x34
 80078d0:	f04f 0200 	mov.w	r2, #0
 80078d4:	f04f 0300 	mov.w	r3, #0
 80078d8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80078dc:	4659      	mov	r1, fp
 80078de:	00cb      	lsls	r3, r1, #3
 80078e0:	4651      	mov	r1, sl
 80078e2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80078e6:	4651      	mov	r1, sl
 80078e8:	00ca      	lsls	r2, r1, #3
 80078ea:	4610      	mov	r0, r2
 80078ec:	4619      	mov	r1, r3
 80078ee:	4603      	mov	r3, r0
 80078f0:	4642      	mov	r2, r8
 80078f2:	189b      	adds	r3, r3, r2
 80078f4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80078f8:	464b      	mov	r3, r9
 80078fa:	460a      	mov	r2, r1
 80078fc:	eb42 0303 	adc.w	r3, r2, r3
 8007900:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007904:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007908:	685b      	ldr	r3, [r3, #4]
 800790a:	2200      	movs	r2, #0
 800790c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8007910:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8007914:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8007918:	460b      	mov	r3, r1
 800791a:	18db      	adds	r3, r3, r3
 800791c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800791e:	4613      	mov	r3, r2
 8007920:	eb42 0303 	adc.w	r3, r2, r3
 8007924:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007926:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800792a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800792e:	f7f8 fc71 	bl	8000214 <__aeabi_uldivmod>
 8007932:	4602      	mov	r2, r0
 8007934:	460b      	mov	r3, r1
 8007936:	4b0d      	ldr	r3, [pc, #52]	@ (800796c <UART_SetConfig+0x2d4>)
 8007938:	fba3 1302 	umull	r1, r3, r3, r2
 800793c:	095b      	lsrs	r3, r3, #5
 800793e:	2164      	movs	r1, #100	@ 0x64
 8007940:	fb01 f303 	mul.w	r3, r1, r3
 8007944:	1ad3      	subs	r3, r2, r3
 8007946:	00db      	lsls	r3, r3, #3
 8007948:	3332      	adds	r3, #50	@ 0x32
 800794a:	4a08      	ldr	r2, [pc, #32]	@ (800796c <UART_SetConfig+0x2d4>)
 800794c:	fba2 2303 	umull	r2, r3, r2, r3
 8007950:	095b      	lsrs	r3, r3, #5
 8007952:	f003 0207 	and.w	r2, r3, #7
 8007956:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800795a:	681b      	ldr	r3, [r3, #0]
 800795c:	4422      	add	r2, r4
 800795e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8007960:	e106      	b.n	8007b70 <UART_SetConfig+0x4d8>
 8007962:	bf00      	nop
 8007964:	40011000 	.word	0x40011000
 8007968:	40011400 	.word	0x40011400
 800796c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007970:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007974:	2200      	movs	r2, #0
 8007976:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800797a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800797e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8007982:	4642      	mov	r2, r8
 8007984:	464b      	mov	r3, r9
 8007986:	1891      	adds	r1, r2, r2
 8007988:	6239      	str	r1, [r7, #32]
 800798a:	415b      	adcs	r3, r3
 800798c:	627b      	str	r3, [r7, #36]	@ 0x24
 800798e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8007992:	4641      	mov	r1, r8
 8007994:	1854      	adds	r4, r2, r1
 8007996:	4649      	mov	r1, r9
 8007998:	eb43 0501 	adc.w	r5, r3, r1
 800799c:	f04f 0200 	mov.w	r2, #0
 80079a0:	f04f 0300 	mov.w	r3, #0
 80079a4:	00eb      	lsls	r3, r5, #3
 80079a6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80079aa:	00e2      	lsls	r2, r4, #3
 80079ac:	4614      	mov	r4, r2
 80079ae:	461d      	mov	r5, r3
 80079b0:	4643      	mov	r3, r8
 80079b2:	18e3      	adds	r3, r4, r3
 80079b4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80079b8:	464b      	mov	r3, r9
 80079ba:	eb45 0303 	adc.w	r3, r5, r3
 80079be:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80079c2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80079c6:	685b      	ldr	r3, [r3, #4]
 80079c8:	2200      	movs	r2, #0
 80079ca:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80079ce:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80079d2:	f04f 0200 	mov.w	r2, #0
 80079d6:	f04f 0300 	mov.w	r3, #0
 80079da:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80079de:	4629      	mov	r1, r5
 80079e0:	008b      	lsls	r3, r1, #2
 80079e2:	4621      	mov	r1, r4
 80079e4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80079e8:	4621      	mov	r1, r4
 80079ea:	008a      	lsls	r2, r1, #2
 80079ec:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80079f0:	f7f8 fc10 	bl	8000214 <__aeabi_uldivmod>
 80079f4:	4602      	mov	r2, r0
 80079f6:	460b      	mov	r3, r1
 80079f8:	4b60      	ldr	r3, [pc, #384]	@ (8007b7c <UART_SetConfig+0x4e4>)
 80079fa:	fba3 2302 	umull	r2, r3, r3, r2
 80079fe:	095b      	lsrs	r3, r3, #5
 8007a00:	011c      	lsls	r4, r3, #4
 8007a02:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007a06:	2200      	movs	r2, #0
 8007a08:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8007a0c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8007a10:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8007a14:	4642      	mov	r2, r8
 8007a16:	464b      	mov	r3, r9
 8007a18:	1891      	adds	r1, r2, r2
 8007a1a:	61b9      	str	r1, [r7, #24]
 8007a1c:	415b      	adcs	r3, r3
 8007a1e:	61fb      	str	r3, [r7, #28]
 8007a20:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007a24:	4641      	mov	r1, r8
 8007a26:	1851      	adds	r1, r2, r1
 8007a28:	6139      	str	r1, [r7, #16]
 8007a2a:	4649      	mov	r1, r9
 8007a2c:	414b      	adcs	r3, r1
 8007a2e:	617b      	str	r3, [r7, #20]
 8007a30:	f04f 0200 	mov.w	r2, #0
 8007a34:	f04f 0300 	mov.w	r3, #0
 8007a38:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8007a3c:	4659      	mov	r1, fp
 8007a3e:	00cb      	lsls	r3, r1, #3
 8007a40:	4651      	mov	r1, sl
 8007a42:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007a46:	4651      	mov	r1, sl
 8007a48:	00ca      	lsls	r2, r1, #3
 8007a4a:	4610      	mov	r0, r2
 8007a4c:	4619      	mov	r1, r3
 8007a4e:	4603      	mov	r3, r0
 8007a50:	4642      	mov	r2, r8
 8007a52:	189b      	adds	r3, r3, r2
 8007a54:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007a58:	464b      	mov	r3, r9
 8007a5a:	460a      	mov	r2, r1
 8007a5c:	eb42 0303 	adc.w	r3, r2, r3
 8007a60:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007a64:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007a68:	685b      	ldr	r3, [r3, #4]
 8007a6a:	2200      	movs	r2, #0
 8007a6c:	67bb      	str	r3, [r7, #120]	@ 0x78
 8007a6e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8007a70:	f04f 0200 	mov.w	r2, #0
 8007a74:	f04f 0300 	mov.w	r3, #0
 8007a78:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8007a7c:	4649      	mov	r1, r9
 8007a7e:	008b      	lsls	r3, r1, #2
 8007a80:	4641      	mov	r1, r8
 8007a82:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007a86:	4641      	mov	r1, r8
 8007a88:	008a      	lsls	r2, r1, #2
 8007a8a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8007a8e:	f7f8 fbc1 	bl	8000214 <__aeabi_uldivmod>
 8007a92:	4602      	mov	r2, r0
 8007a94:	460b      	mov	r3, r1
 8007a96:	4611      	mov	r1, r2
 8007a98:	4b38      	ldr	r3, [pc, #224]	@ (8007b7c <UART_SetConfig+0x4e4>)
 8007a9a:	fba3 2301 	umull	r2, r3, r3, r1
 8007a9e:	095b      	lsrs	r3, r3, #5
 8007aa0:	2264      	movs	r2, #100	@ 0x64
 8007aa2:	fb02 f303 	mul.w	r3, r2, r3
 8007aa6:	1acb      	subs	r3, r1, r3
 8007aa8:	011b      	lsls	r3, r3, #4
 8007aaa:	3332      	adds	r3, #50	@ 0x32
 8007aac:	4a33      	ldr	r2, [pc, #204]	@ (8007b7c <UART_SetConfig+0x4e4>)
 8007aae:	fba2 2303 	umull	r2, r3, r2, r3
 8007ab2:	095b      	lsrs	r3, r3, #5
 8007ab4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8007ab8:	441c      	add	r4, r3
 8007aba:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007abe:	2200      	movs	r2, #0
 8007ac0:	673b      	str	r3, [r7, #112]	@ 0x70
 8007ac2:	677a      	str	r2, [r7, #116]	@ 0x74
 8007ac4:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8007ac8:	4642      	mov	r2, r8
 8007aca:	464b      	mov	r3, r9
 8007acc:	1891      	adds	r1, r2, r2
 8007ace:	60b9      	str	r1, [r7, #8]
 8007ad0:	415b      	adcs	r3, r3
 8007ad2:	60fb      	str	r3, [r7, #12]
 8007ad4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007ad8:	4641      	mov	r1, r8
 8007ada:	1851      	adds	r1, r2, r1
 8007adc:	6039      	str	r1, [r7, #0]
 8007ade:	4649      	mov	r1, r9
 8007ae0:	414b      	adcs	r3, r1
 8007ae2:	607b      	str	r3, [r7, #4]
 8007ae4:	f04f 0200 	mov.w	r2, #0
 8007ae8:	f04f 0300 	mov.w	r3, #0
 8007aec:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8007af0:	4659      	mov	r1, fp
 8007af2:	00cb      	lsls	r3, r1, #3
 8007af4:	4651      	mov	r1, sl
 8007af6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007afa:	4651      	mov	r1, sl
 8007afc:	00ca      	lsls	r2, r1, #3
 8007afe:	4610      	mov	r0, r2
 8007b00:	4619      	mov	r1, r3
 8007b02:	4603      	mov	r3, r0
 8007b04:	4642      	mov	r2, r8
 8007b06:	189b      	adds	r3, r3, r2
 8007b08:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007b0a:	464b      	mov	r3, r9
 8007b0c:	460a      	mov	r2, r1
 8007b0e:	eb42 0303 	adc.w	r3, r2, r3
 8007b12:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8007b14:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007b18:	685b      	ldr	r3, [r3, #4]
 8007b1a:	2200      	movs	r2, #0
 8007b1c:	663b      	str	r3, [r7, #96]	@ 0x60
 8007b1e:	667a      	str	r2, [r7, #100]	@ 0x64
 8007b20:	f04f 0200 	mov.w	r2, #0
 8007b24:	f04f 0300 	mov.w	r3, #0
 8007b28:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8007b2c:	4649      	mov	r1, r9
 8007b2e:	008b      	lsls	r3, r1, #2
 8007b30:	4641      	mov	r1, r8
 8007b32:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007b36:	4641      	mov	r1, r8
 8007b38:	008a      	lsls	r2, r1, #2
 8007b3a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8007b3e:	f7f8 fb69 	bl	8000214 <__aeabi_uldivmod>
 8007b42:	4602      	mov	r2, r0
 8007b44:	460b      	mov	r3, r1
 8007b46:	4b0d      	ldr	r3, [pc, #52]	@ (8007b7c <UART_SetConfig+0x4e4>)
 8007b48:	fba3 1302 	umull	r1, r3, r3, r2
 8007b4c:	095b      	lsrs	r3, r3, #5
 8007b4e:	2164      	movs	r1, #100	@ 0x64
 8007b50:	fb01 f303 	mul.w	r3, r1, r3
 8007b54:	1ad3      	subs	r3, r2, r3
 8007b56:	011b      	lsls	r3, r3, #4
 8007b58:	3332      	adds	r3, #50	@ 0x32
 8007b5a:	4a08      	ldr	r2, [pc, #32]	@ (8007b7c <UART_SetConfig+0x4e4>)
 8007b5c:	fba2 2303 	umull	r2, r3, r2, r3
 8007b60:	095b      	lsrs	r3, r3, #5
 8007b62:	f003 020f 	and.w	r2, r3, #15
 8007b66:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007b6a:	681b      	ldr	r3, [r3, #0]
 8007b6c:	4422      	add	r2, r4
 8007b6e:	609a      	str	r2, [r3, #8]
}
 8007b70:	bf00      	nop
 8007b72:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8007b76:	46bd      	mov	sp, r7
 8007b78:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007b7c:	51eb851f 	.word	0x51eb851f

08007b80 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8007b80:	b580      	push	{r7, lr}
 8007b82:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 8007b84:	4904      	ldr	r1, [pc, #16]	@ (8007b98 <MX_FATFS_Init+0x18>)
 8007b86:	4805      	ldr	r0, [pc, #20]	@ (8007b9c <MX_FATFS_Init+0x1c>)
 8007b88:	f000 f8ae 	bl	8007ce8 <FATFS_LinkDriver>
 8007b8c:	4603      	mov	r3, r0
 8007b8e:	461a      	mov	r2, r3
 8007b90:	4b03      	ldr	r3, [pc, #12]	@ (8007ba0 <MX_FATFS_Init+0x20>)
 8007b92:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8007b94:	bf00      	nop
 8007b96:	bd80      	pop	{r7, pc}
 8007b98:	20008120 	.word	0x20008120
 8007b9c:	20000038 	.word	0x20000038
 8007ba0:	2000811c 	.word	0x2000811c

08007ba4 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 8007ba4:	b580      	push	{r7, lr}
 8007ba6:	b082      	sub	sp, #8
 8007ba8:	af00      	add	r7, sp, #0
 8007baa:	4603      	mov	r3, r0
 8007bac:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
  //  Stat = STA_NOINIT;
    //return Stat;
	SD_disk_initialize(pdrv);
 8007bae:	79fb      	ldrb	r3, [r7, #7]
 8007bb0:	4618      	mov	r0, r3
 8007bb2:	f7f8 fed7 	bl	8000964 <SD_disk_initialize>
  /* USER CODE END INIT */
}
 8007bb6:	bf00      	nop
 8007bb8:	4618      	mov	r0, r3
 8007bba:	3708      	adds	r7, #8
 8007bbc:	46bd      	mov	sp, r7
 8007bbe:	bd80      	pop	{r7, pc}

08007bc0 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 8007bc0:	b580      	push	{r7, lr}
 8007bc2:	b082      	sub	sp, #8
 8007bc4:	af00      	add	r7, sp, #0
 8007bc6:	4603      	mov	r3, r0
 8007bc8:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
  //  Stat = STA_NOINIT;
   // return Stat;
	SD_disk_status(pdrv);
 8007bca:	79fb      	ldrb	r3, [r7, #7]
 8007bcc:	4618      	mov	r0, r3
 8007bce:	f7f8 ffb5 	bl	8000b3c <SD_disk_status>
  /* USER CODE END STATUS */
}
 8007bd2:	bf00      	nop
 8007bd4:	4618      	mov	r0, r3
 8007bd6:	3708      	adds	r7, #8
 8007bd8:	46bd      	mov	sp, r7
 8007bda:	bd80      	pop	{r7, pc}

08007bdc <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 8007bdc:	b580      	push	{r7, lr}
 8007bde:	b084      	sub	sp, #16
 8007be0:	af00      	add	r7, sp, #0
 8007be2:	60b9      	str	r1, [r7, #8]
 8007be4:	607a      	str	r2, [r7, #4]
 8007be6:	603b      	str	r3, [r7, #0]
 8007be8:	4603      	mov	r3, r0
 8007bea:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
    //return RES_OK;
	SD_disk_read(pdrv, buff, sector, count);
 8007bec:	7bf8      	ldrb	r0, [r7, #15]
 8007bee:	683b      	ldr	r3, [r7, #0]
 8007bf0:	687a      	ldr	r2, [r7, #4]
 8007bf2:	68b9      	ldr	r1, [r7, #8]
 8007bf4:	f7f8 ffb8 	bl	8000b68 <SD_disk_read>
  /* USER CODE END READ */
}
 8007bf8:	bf00      	nop
 8007bfa:	4618      	mov	r0, r3
 8007bfc:	3710      	adds	r7, #16
 8007bfe:	46bd      	mov	sp, r7
 8007c00:	bd80      	pop	{r7, pc}

08007c02 <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 8007c02:	b580      	push	{r7, lr}
 8007c04:	b084      	sub	sp, #16
 8007c06:	af00      	add	r7, sp, #0
 8007c08:	60b9      	str	r1, [r7, #8]
 8007c0a:	607a      	str	r2, [r7, #4]
 8007c0c:	603b      	str	r3, [r7, #0]
 8007c0e:	4603      	mov	r3, r0
 8007c10:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
    //return RES_OK;
	SD_disk_write (pdrv, buff, sector, count);
 8007c12:	7bf8      	ldrb	r0, [r7, #15]
 8007c14:	683b      	ldr	r3, [r7, #0]
 8007c16:	687a      	ldr	r2, [r7, #4]
 8007c18:	68b9      	ldr	r1, [r7, #8]
 8007c1a:	f7f9 f80f 	bl	8000c3c <SD_disk_write>
  /* USER CODE END WRITE */
}
 8007c1e:	bf00      	nop
 8007c20:	4618      	mov	r0, r3
 8007c22:	3710      	adds	r7, #16
 8007c24:	46bd      	mov	sp, r7
 8007c26:	bd80      	pop	{r7, pc}

08007c28 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 8007c28:	b580      	push	{r7, lr}
 8007c2a:	b082      	sub	sp, #8
 8007c2c:	af00      	add	r7, sp, #0
 8007c2e:	4603      	mov	r3, r0
 8007c30:	603a      	str	r2, [r7, #0]
 8007c32:	71fb      	strb	r3, [r7, #7]
 8007c34:	460b      	mov	r3, r1
 8007c36:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
    //DRESULT res = RES_ERROR;
    //return res;
	SD_disk_ioctl (pdrv, cmd, buff);
 8007c38:	79fb      	ldrb	r3, [r7, #7]
 8007c3a:	79b9      	ldrb	r1, [r7, #6]
 8007c3c:	683a      	ldr	r2, [r7, #0]
 8007c3e:	4618      	mov	r0, r3
 8007c40:	f7f9 f880 	bl	8000d44 <SD_disk_ioctl>

  /* USER CODE END IOCTL */
}
 8007c44:	bf00      	nop
 8007c46:	4618      	mov	r0, r3
 8007c48:	3708      	adds	r7, #8
 8007c4a:	46bd      	mov	sp, r7
 8007c4c:	bd80      	pop	{r7, pc}
	...

08007c50 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8007c50:	b480      	push	{r7}
 8007c52:	b087      	sub	sp, #28
 8007c54:	af00      	add	r7, sp, #0
 8007c56:	60f8      	str	r0, [r7, #12]
 8007c58:	60b9      	str	r1, [r7, #8]
 8007c5a:	4613      	mov	r3, r2
 8007c5c:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 8007c5e:	2301      	movs	r3, #1
 8007c60:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 8007c62:	2300      	movs	r3, #0
 8007c64:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 8007c66:	4b1f      	ldr	r3, [pc, #124]	@ (8007ce4 <FATFS_LinkDriverEx+0x94>)
 8007c68:	7a5b      	ldrb	r3, [r3, #9]
 8007c6a:	b2db      	uxtb	r3, r3
 8007c6c:	2b00      	cmp	r3, #0
 8007c6e:	d131      	bne.n	8007cd4 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8007c70:	4b1c      	ldr	r3, [pc, #112]	@ (8007ce4 <FATFS_LinkDriverEx+0x94>)
 8007c72:	7a5b      	ldrb	r3, [r3, #9]
 8007c74:	b2db      	uxtb	r3, r3
 8007c76:	461a      	mov	r2, r3
 8007c78:	4b1a      	ldr	r3, [pc, #104]	@ (8007ce4 <FATFS_LinkDriverEx+0x94>)
 8007c7a:	2100      	movs	r1, #0
 8007c7c:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 8007c7e:	4b19      	ldr	r3, [pc, #100]	@ (8007ce4 <FATFS_LinkDriverEx+0x94>)
 8007c80:	7a5b      	ldrb	r3, [r3, #9]
 8007c82:	b2db      	uxtb	r3, r3
 8007c84:	4a17      	ldr	r2, [pc, #92]	@ (8007ce4 <FATFS_LinkDriverEx+0x94>)
 8007c86:	009b      	lsls	r3, r3, #2
 8007c88:	4413      	add	r3, r2
 8007c8a:	68fa      	ldr	r2, [r7, #12]
 8007c8c:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 8007c8e:	4b15      	ldr	r3, [pc, #84]	@ (8007ce4 <FATFS_LinkDriverEx+0x94>)
 8007c90:	7a5b      	ldrb	r3, [r3, #9]
 8007c92:	b2db      	uxtb	r3, r3
 8007c94:	461a      	mov	r2, r3
 8007c96:	4b13      	ldr	r3, [pc, #76]	@ (8007ce4 <FATFS_LinkDriverEx+0x94>)
 8007c98:	4413      	add	r3, r2
 8007c9a:	79fa      	ldrb	r2, [r7, #7]
 8007c9c:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 8007c9e:	4b11      	ldr	r3, [pc, #68]	@ (8007ce4 <FATFS_LinkDriverEx+0x94>)
 8007ca0:	7a5b      	ldrb	r3, [r3, #9]
 8007ca2:	b2db      	uxtb	r3, r3
 8007ca4:	1c5a      	adds	r2, r3, #1
 8007ca6:	b2d1      	uxtb	r1, r2
 8007ca8:	4a0e      	ldr	r2, [pc, #56]	@ (8007ce4 <FATFS_LinkDriverEx+0x94>)
 8007caa:	7251      	strb	r1, [r2, #9]
 8007cac:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 8007cae:	7dbb      	ldrb	r3, [r7, #22]
 8007cb0:	3330      	adds	r3, #48	@ 0x30
 8007cb2:	b2da      	uxtb	r2, r3
 8007cb4:	68bb      	ldr	r3, [r7, #8]
 8007cb6:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8007cb8:	68bb      	ldr	r3, [r7, #8]
 8007cba:	3301      	adds	r3, #1
 8007cbc:	223a      	movs	r2, #58	@ 0x3a
 8007cbe:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8007cc0:	68bb      	ldr	r3, [r7, #8]
 8007cc2:	3302      	adds	r3, #2
 8007cc4:	222f      	movs	r2, #47	@ 0x2f
 8007cc6:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8007cc8:	68bb      	ldr	r3, [r7, #8]
 8007cca:	3303      	adds	r3, #3
 8007ccc:	2200      	movs	r2, #0
 8007cce:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8007cd0:	2300      	movs	r3, #0
 8007cd2:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8007cd4:	7dfb      	ldrb	r3, [r7, #23]
}
 8007cd6:	4618      	mov	r0, r3
 8007cd8:	371c      	adds	r7, #28
 8007cda:	46bd      	mov	sp, r7
 8007cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ce0:	4770      	bx	lr
 8007ce2:	bf00      	nop
 8007ce4:	20008124 	.word	0x20008124

08007ce8 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8007ce8:	b580      	push	{r7, lr}
 8007cea:	b082      	sub	sp, #8
 8007cec:	af00      	add	r7, sp, #0
 8007cee:	6078      	str	r0, [r7, #4]
 8007cf0:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8007cf2:	2200      	movs	r2, #0
 8007cf4:	6839      	ldr	r1, [r7, #0]
 8007cf6:	6878      	ldr	r0, [r7, #4]
 8007cf8:	f7ff ffaa 	bl	8007c50 <FATFS_LinkDriverEx>
 8007cfc:	4603      	mov	r3, r0
}
 8007cfe:	4618      	mov	r0, r3
 8007d00:	3708      	adds	r7, #8
 8007d02:	46bd      	mov	sp, r7
 8007d04:	bd80      	pop	{r7, pc}

08007d06 <memset>:
 8007d06:	4402      	add	r2, r0
 8007d08:	4603      	mov	r3, r0
 8007d0a:	4293      	cmp	r3, r2
 8007d0c:	d100      	bne.n	8007d10 <memset+0xa>
 8007d0e:	4770      	bx	lr
 8007d10:	f803 1b01 	strb.w	r1, [r3], #1
 8007d14:	e7f9      	b.n	8007d0a <memset+0x4>
	...

08007d18 <__errno>:
 8007d18:	4b01      	ldr	r3, [pc, #4]	@ (8007d20 <__errno+0x8>)
 8007d1a:	6818      	ldr	r0, [r3, #0]
 8007d1c:	4770      	bx	lr
 8007d1e:	bf00      	nop
 8007d20:	2000004c 	.word	0x2000004c

08007d24 <__libc_init_array>:
 8007d24:	b570      	push	{r4, r5, r6, lr}
 8007d26:	4d0d      	ldr	r5, [pc, #52]	@ (8007d5c <__libc_init_array+0x38>)
 8007d28:	4c0d      	ldr	r4, [pc, #52]	@ (8007d60 <__libc_init_array+0x3c>)
 8007d2a:	1b64      	subs	r4, r4, r5
 8007d2c:	10a4      	asrs	r4, r4, #2
 8007d2e:	2600      	movs	r6, #0
 8007d30:	42a6      	cmp	r6, r4
 8007d32:	d109      	bne.n	8007d48 <__libc_init_array+0x24>
 8007d34:	4d0b      	ldr	r5, [pc, #44]	@ (8007d64 <__libc_init_array+0x40>)
 8007d36:	4c0c      	ldr	r4, [pc, #48]	@ (8007d68 <__libc_init_array+0x44>)
 8007d38:	f000 fbe0 	bl	80084fc <_init>
 8007d3c:	1b64      	subs	r4, r4, r5
 8007d3e:	10a4      	asrs	r4, r4, #2
 8007d40:	2600      	movs	r6, #0
 8007d42:	42a6      	cmp	r6, r4
 8007d44:	d105      	bne.n	8007d52 <__libc_init_array+0x2e>
 8007d46:	bd70      	pop	{r4, r5, r6, pc}
 8007d48:	f855 3b04 	ldr.w	r3, [r5], #4
 8007d4c:	4798      	blx	r3
 8007d4e:	3601      	adds	r6, #1
 8007d50:	e7ee      	b.n	8007d30 <__libc_init_array+0xc>
 8007d52:	f855 3b04 	ldr.w	r3, [r5], #4
 8007d56:	4798      	blx	r3
 8007d58:	3601      	adds	r6, #1
 8007d5a:	e7f2      	b.n	8007d42 <__libc_init_array+0x1e>
 8007d5c:	0802e214 	.word	0x0802e214
 8007d60:	0802e214 	.word	0x0802e214
 8007d64:	0802e214 	.word	0x0802e214
 8007d68:	0802e218 	.word	0x0802e218

08007d6c <powf>:
 8007d6c:	b508      	push	{r3, lr}
 8007d6e:	ed2d 8b04 	vpush	{d8-d9}
 8007d72:	eeb0 8a60 	vmov.f32	s16, s1
 8007d76:	eeb0 9a40 	vmov.f32	s18, s0
 8007d7a:	f000 f859 	bl	8007e30 <__ieee754_powf>
 8007d7e:	eeb4 8a48 	vcmp.f32	s16, s16
 8007d82:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007d86:	eef0 8a40 	vmov.f32	s17, s0
 8007d8a:	d63e      	bvs.n	8007e0a <powf+0x9e>
 8007d8c:	eeb5 9a40 	vcmp.f32	s18, #0.0
 8007d90:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007d94:	d112      	bne.n	8007dbc <powf+0x50>
 8007d96:	eeb5 8a40 	vcmp.f32	s16, #0.0
 8007d9a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007d9e:	d039      	beq.n	8007e14 <powf+0xa8>
 8007da0:	eeb0 0a48 	vmov.f32	s0, s16
 8007da4:	f000 f839 	bl	8007e1a <finitef>
 8007da8:	b378      	cbz	r0, 8007e0a <powf+0x9e>
 8007daa:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8007dae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007db2:	d52a      	bpl.n	8007e0a <powf+0x9e>
 8007db4:	f7ff ffb0 	bl	8007d18 <__errno>
 8007db8:	2322      	movs	r3, #34	@ 0x22
 8007dba:	e014      	b.n	8007de6 <powf+0x7a>
 8007dbc:	f000 f82d 	bl	8007e1a <finitef>
 8007dc0:	b998      	cbnz	r0, 8007dea <powf+0x7e>
 8007dc2:	eeb0 0a49 	vmov.f32	s0, s18
 8007dc6:	f000 f828 	bl	8007e1a <finitef>
 8007dca:	b170      	cbz	r0, 8007dea <powf+0x7e>
 8007dcc:	eeb0 0a48 	vmov.f32	s0, s16
 8007dd0:	f000 f823 	bl	8007e1a <finitef>
 8007dd4:	b148      	cbz	r0, 8007dea <powf+0x7e>
 8007dd6:	eef4 8a68 	vcmp.f32	s17, s17
 8007dda:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007dde:	d7e9      	bvc.n	8007db4 <powf+0x48>
 8007de0:	f7ff ff9a 	bl	8007d18 <__errno>
 8007de4:	2321      	movs	r3, #33	@ 0x21
 8007de6:	6003      	str	r3, [r0, #0]
 8007de8:	e00f      	b.n	8007e0a <powf+0x9e>
 8007dea:	eef5 8a40 	vcmp.f32	s17, #0.0
 8007dee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007df2:	d10a      	bne.n	8007e0a <powf+0x9e>
 8007df4:	eeb0 0a49 	vmov.f32	s0, s18
 8007df8:	f000 f80f 	bl	8007e1a <finitef>
 8007dfc:	b128      	cbz	r0, 8007e0a <powf+0x9e>
 8007dfe:	eeb0 0a48 	vmov.f32	s0, s16
 8007e02:	f000 f80a 	bl	8007e1a <finitef>
 8007e06:	2800      	cmp	r0, #0
 8007e08:	d1d4      	bne.n	8007db4 <powf+0x48>
 8007e0a:	eeb0 0a68 	vmov.f32	s0, s17
 8007e0e:	ecbd 8b04 	vpop	{d8-d9}
 8007e12:	bd08      	pop	{r3, pc}
 8007e14:	eef7 8a00 	vmov.f32	s17, #112	@ 0x3f800000  1.0
 8007e18:	e7f7      	b.n	8007e0a <powf+0x9e>

08007e1a <finitef>:
 8007e1a:	ee10 3a10 	vmov	r3, s0
 8007e1e:	f023 4000 	bic.w	r0, r3, #2147483648	@ 0x80000000
 8007e22:	f1b0 4fff 	cmp.w	r0, #2139095040	@ 0x7f800000
 8007e26:	bfac      	ite	ge
 8007e28:	2000      	movge	r0, #0
 8007e2a:	2001      	movlt	r0, #1
 8007e2c:	4770      	bx	lr
	...

08007e30 <__ieee754_powf>:
 8007e30:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007e34:	ee10 4a90 	vmov	r4, s1
 8007e38:	f034 4900 	bics.w	r9, r4, #2147483648	@ 0x80000000
 8007e3c:	ed2d 8b02 	vpush	{d8}
 8007e40:	ee10 6a10 	vmov	r6, s0
 8007e44:	eeb0 8a40 	vmov.f32	s16, s0
 8007e48:	eef0 8a60 	vmov.f32	s17, s1
 8007e4c:	d10c      	bne.n	8007e68 <__ieee754_powf+0x38>
 8007e4e:	f486 0680 	eor.w	r6, r6, #4194304	@ 0x400000
 8007e52:	0076      	lsls	r6, r6, #1
 8007e54:	f516 0f00 	cmn.w	r6, #8388608	@ 0x800000
 8007e58:	f240 8274 	bls.w	8008344 <__ieee754_powf+0x514>
 8007e5c:	ee38 0a28 	vadd.f32	s0, s16, s17
 8007e60:	ecbd 8b02 	vpop	{d8}
 8007e64:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007e68:	f026 4800 	bic.w	r8, r6, #2147483648	@ 0x80000000
 8007e6c:	f1b8 4fff 	cmp.w	r8, #2139095040	@ 0x7f800000
 8007e70:	d802      	bhi.n	8007e78 <__ieee754_powf+0x48>
 8007e72:	f1b9 4fff 	cmp.w	r9, #2139095040	@ 0x7f800000
 8007e76:	d908      	bls.n	8007e8a <__ieee754_powf+0x5a>
 8007e78:	f1b6 5f7e 	cmp.w	r6, #1065353216	@ 0x3f800000
 8007e7c:	d1ee      	bne.n	8007e5c <__ieee754_powf+0x2c>
 8007e7e:	f484 0480 	eor.w	r4, r4, #4194304	@ 0x400000
 8007e82:	0064      	lsls	r4, r4, #1
 8007e84:	f514 0f00 	cmn.w	r4, #8388608	@ 0x800000
 8007e88:	e7e6      	b.n	8007e58 <__ieee754_powf+0x28>
 8007e8a:	2e00      	cmp	r6, #0
 8007e8c:	da1f      	bge.n	8007ece <__ieee754_powf+0x9e>
 8007e8e:	f1b9 4f97 	cmp.w	r9, #1266679808	@ 0x4b800000
 8007e92:	f080 8260 	bcs.w	8008356 <__ieee754_powf+0x526>
 8007e96:	f1b9 5f7e 	cmp.w	r9, #1065353216	@ 0x3f800000
 8007e9a:	d32f      	bcc.n	8007efc <__ieee754_powf+0xcc>
 8007e9c:	ea4f 53e9 	mov.w	r3, r9, asr #23
 8007ea0:	f1c3 0396 	rsb	r3, r3, #150	@ 0x96
 8007ea4:	fa49 f503 	asr.w	r5, r9, r3
 8007ea8:	fa05 f303 	lsl.w	r3, r5, r3
 8007eac:	454b      	cmp	r3, r9
 8007eae:	d123      	bne.n	8007ef8 <__ieee754_powf+0xc8>
 8007eb0:	f005 0501 	and.w	r5, r5, #1
 8007eb4:	f1c5 0502 	rsb	r5, r5, #2
 8007eb8:	f1b9 5f7e 	cmp.w	r9, #1065353216	@ 0x3f800000
 8007ebc:	d11f      	bne.n	8007efe <__ieee754_powf+0xce>
 8007ebe:	2c00      	cmp	r4, #0
 8007ec0:	f280 8246 	bge.w	8008350 <__ieee754_powf+0x520>
 8007ec4:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8007ec8:	ee87 0a88 	vdiv.f32	s0, s15, s16
 8007ecc:	e7c8      	b.n	8007e60 <__ieee754_powf+0x30>
 8007ece:	f1b9 4fff 	cmp.w	r9, #2139095040	@ 0x7f800000
 8007ed2:	d111      	bne.n	8007ef8 <__ieee754_powf+0xc8>
 8007ed4:	f1b8 5f7e 	cmp.w	r8, #1065353216	@ 0x3f800000
 8007ed8:	f000 8234 	beq.w	8008344 <__ieee754_powf+0x514>
 8007edc:	d906      	bls.n	8007eec <__ieee754_powf+0xbc>
 8007ede:	ed9f 0ac5 	vldr	s0, [pc, #788]	@ 80081f4 <__ieee754_powf+0x3c4>
 8007ee2:	2c00      	cmp	r4, #0
 8007ee4:	bfa8      	it	ge
 8007ee6:	eeb0 0a68 	vmovge.f32	s0, s17
 8007eea:	e7b9      	b.n	8007e60 <__ieee754_powf+0x30>
 8007eec:	2c00      	cmp	r4, #0
 8007eee:	f280 822c 	bge.w	800834a <__ieee754_powf+0x51a>
 8007ef2:	eeb1 0a68 	vneg.f32	s0, s17
 8007ef6:	e7b3      	b.n	8007e60 <__ieee754_powf+0x30>
 8007ef8:	2500      	movs	r5, #0
 8007efa:	e7dd      	b.n	8007eb8 <__ieee754_powf+0x88>
 8007efc:	2500      	movs	r5, #0
 8007efe:	f1b4 4f80 	cmp.w	r4, #1073741824	@ 0x40000000
 8007f02:	d102      	bne.n	8007f0a <__ieee754_powf+0xda>
 8007f04:	ee28 0a08 	vmul.f32	s0, s16, s16
 8007f08:	e7aa      	b.n	8007e60 <__ieee754_powf+0x30>
 8007f0a:	f1b4 5f7c 	cmp.w	r4, #1056964608	@ 0x3f000000
 8007f0e:	f040 8227 	bne.w	8008360 <__ieee754_powf+0x530>
 8007f12:	2e00      	cmp	r6, #0
 8007f14:	f2c0 8224 	blt.w	8008360 <__ieee754_powf+0x530>
 8007f18:	eeb0 0a48 	vmov.f32	s0, s16
 8007f1c:	ecbd 8b02 	vpop	{d8}
 8007f20:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007f24:	f000 bae6 	b.w	80084f4 <__ieee754_sqrtf>
 8007f28:	2d01      	cmp	r5, #1
 8007f2a:	d199      	bne.n	8007e60 <__ieee754_powf+0x30>
 8007f2c:	eeb1 0a40 	vneg.f32	s0, s0
 8007f30:	e796      	b.n	8007e60 <__ieee754_powf+0x30>
 8007f32:	0ff0      	lsrs	r0, r6, #31
 8007f34:	3801      	subs	r0, #1
 8007f36:	ea55 0300 	orrs.w	r3, r5, r0
 8007f3a:	d104      	bne.n	8007f46 <__ieee754_powf+0x116>
 8007f3c:	ee38 8a48 	vsub.f32	s16, s16, s16
 8007f40:	ee88 0a08 	vdiv.f32	s0, s16, s16
 8007f44:	e78c      	b.n	8007e60 <__ieee754_powf+0x30>
 8007f46:	f1b9 4f9a 	cmp.w	r9, #1291845632	@ 0x4d000000
 8007f4a:	d96d      	bls.n	8008028 <__ieee754_powf+0x1f8>
 8007f4c:	4baa      	ldr	r3, [pc, #680]	@ (80081f8 <__ieee754_powf+0x3c8>)
 8007f4e:	4598      	cmp	r8, r3
 8007f50:	d808      	bhi.n	8007f64 <__ieee754_powf+0x134>
 8007f52:	2c00      	cmp	r4, #0
 8007f54:	da0b      	bge.n	8007f6e <__ieee754_powf+0x13e>
 8007f56:	2000      	movs	r0, #0
 8007f58:	ecbd 8b02 	vpop	{d8}
 8007f5c:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007f60:	f000 bac2 	b.w	80084e8 <__math_oflowf>
 8007f64:	4ba5      	ldr	r3, [pc, #660]	@ (80081fc <__ieee754_powf+0x3cc>)
 8007f66:	4598      	cmp	r8, r3
 8007f68:	d908      	bls.n	8007f7c <__ieee754_powf+0x14c>
 8007f6a:	2c00      	cmp	r4, #0
 8007f6c:	dcf3      	bgt.n	8007f56 <__ieee754_powf+0x126>
 8007f6e:	2000      	movs	r0, #0
 8007f70:	ecbd 8b02 	vpop	{d8}
 8007f74:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007f78:	f000 bab0 	b.w	80084dc <__math_uflowf>
 8007f7c:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8007f80:	ee30 0a67 	vsub.f32	s0, s0, s15
 8007f84:	eddf 6a9e 	vldr	s13, [pc, #632]	@ 8008200 <__ieee754_powf+0x3d0>
 8007f88:	eef5 7a00 	vmov.f32	s15, #80	@ 0x3e800000  0.250
 8007f8c:	eee0 6a67 	vfms.f32	s13, s0, s15
 8007f90:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8007f94:	eee6 7ac0 	vfms.f32	s15, s13, s0
 8007f98:	ee20 7a00 	vmul.f32	s14, s0, s0
 8007f9c:	eddf 6a99 	vldr	s13, [pc, #612]	@ 8008204 <__ieee754_powf+0x3d4>
 8007fa0:	ee27 7a27 	vmul.f32	s14, s14, s15
 8007fa4:	eddf 7a98 	vldr	s15, [pc, #608]	@ 8008208 <__ieee754_powf+0x3d8>
 8007fa8:	ee67 7ac7 	vnmul.f32	s15, s15, s14
 8007fac:	ed9f 7a97 	vldr	s14, [pc, #604]	@ 800820c <__ieee754_powf+0x3dc>
 8007fb0:	eee0 7a07 	vfma.f32	s15, s0, s14
 8007fb4:	eeb0 7a67 	vmov.f32	s14, s15
 8007fb8:	eea0 7a26 	vfma.f32	s14, s0, s13
 8007fbc:	ee17 3a10 	vmov	r3, s14
 8007fc0:	f36f 030b 	bfc	r3, #0, #12
 8007fc4:	ee07 3a10 	vmov	s14, r3
 8007fc8:	eeb0 6a47 	vmov.f32	s12, s14
 8007fcc:	eea0 6a66 	vfms.f32	s12, s0, s13
 8007fd0:	ee77 7ac6 	vsub.f32	s15, s15, s12
 8007fd4:	3d01      	subs	r5, #1
 8007fd6:	4305      	orrs	r5, r0
 8007fd8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007fdc:	eebf 8a00 	vmov.f32	s16, #240	@ 0xbf800000 -1.0
 8007fe0:	f36f 040b 	bfc	r4, #0, #12
 8007fe4:	bf18      	it	ne
 8007fe6:	eeb0 8a66 	vmovne.f32	s16, s13
 8007fea:	ee06 4a90 	vmov	s13, r4
 8007fee:	ee67 0aa8 	vmul.f32	s1, s15, s17
 8007ff2:	ee38 6ae6 	vsub.f32	s12, s17, s13
 8007ff6:	ee67 7a26 	vmul.f32	s15, s14, s13
 8007ffa:	eee6 0a07 	vfma.f32	s1, s12, s14
 8007ffe:	ee30 7aa7 	vadd.f32	s14, s1, s15
 8008002:	ee17 1a10 	vmov	r1, s14
 8008006:	2900      	cmp	r1, #0
 8008008:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800800c:	f340 80dd 	ble.w	80081ca <__ieee754_powf+0x39a>
 8008010:	f1b3 4f86 	cmp.w	r3, #1124073472	@ 0x43000000
 8008014:	f240 80ca 	bls.w	80081ac <__ieee754_powf+0x37c>
 8008018:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800801c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008020:	bf4c      	ite	mi
 8008022:	2001      	movmi	r0, #1
 8008024:	2000      	movpl	r0, #0
 8008026:	e797      	b.n	8007f58 <__ieee754_powf+0x128>
 8008028:	f016 4fff 	tst.w	r6, #2139095040	@ 0x7f800000
 800802c:	bf01      	itttt	eq
 800802e:	eddf 7a78 	vldreq	s15, [pc, #480]	@ 8008210 <__ieee754_powf+0x3e0>
 8008032:	ee60 7a27 	vmuleq.f32	s15, s0, s15
 8008036:	f06f 0317 	mvneq.w	r3, #23
 800803a:	ee17 7a90 	vmoveq	r7, s15
 800803e:	ea4f 52e7 	mov.w	r2, r7, asr #23
 8008042:	bf18      	it	ne
 8008044:	2300      	movne	r3, #0
 8008046:	3a7f      	subs	r2, #127	@ 0x7f
 8008048:	441a      	add	r2, r3
 800804a:	4b72      	ldr	r3, [pc, #456]	@ (8008214 <__ieee754_powf+0x3e4>)
 800804c:	f3c7 0716 	ubfx	r7, r7, #0, #23
 8008050:	429f      	cmp	r7, r3
 8008052:	f047 517e 	orr.w	r1, r7, #1065353216	@ 0x3f800000
 8008056:	dd06      	ble.n	8008066 <__ieee754_powf+0x236>
 8008058:	4b6f      	ldr	r3, [pc, #444]	@ (8008218 <__ieee754_powf+0x3e8>)
 800805a:	429f      	cmp	r7, r3
 800805c:	f340 80a4 	ble.w	80081a8 <__ieee754_powf+0x378>
 8008060:	3201      	adds	r2, #1
 8008062:	f5a1 0100 	sub.w	r1, r1, #8388608	@ 0x800000
 8008066:	2600      	movs	r6, #0
 8008068:	4b6c      	ldr	r3, [pc, #432]	@ (800821c <__ieee754_powf+0x3ec>)
 800806a:	eb03 0386 	add.w	r3, r3, r6, lsl #2
 800806e:	ee07 1a10 	vmov	s14, r1
 8008072:	edd3 5a00 	vldr	s11, [r3]
 8008076:	4b6a      	ldr	r3, [pc, #424]	@ (8008220 <__ieee754_powf+0x3f0>)
 8008078:	ee75 7a87 	vadd.f32	s15, s11, s14
 800807c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008080:	eec6 4aa7 	vdiv.f32	s9, s13, s15
 8008084:	1049      	asrs	r1, r1, #1
 8008086:	f041 5100 	orr.w	r1, r1, #536870912	@ 0x20000000
 800808a:	f501 2180 	add.w	r1, r1, #262144	@ 0x40000
 800808e:	eb01 5146 	add.w	r1, r1, r6, lsl #21
 8008092:	ee37 6a65 	vsub.f32	s12, s14, s11
 8008096:	ee07 1a90 	vmov	s15, r1
 800809a:	ee26 5a24 	vmul.f32	s10, s12, s9
 800809e:	ee77 5ae5 	vsub.f32	s11, s15, s11
 80080a2:	ee15 7a10 	vmov	r7, s10
 80080a6:	401f      	ands	r7, r3
 80080a8:	ee06 7a90 	vmov	s13, r7
 80080ac:	eea6 6ae7 	vfms.f32	s12, s13, s15
 80080b0:	ee37 7a65 	vsub.f32	s14, s14, s11
 80080b4:	ee65 7a05 	vmul.f32	s15, s10, s10
 80080b8:	eea6 6ac7 	vfms.f32	s12, s13, s14
 80080bc:	eddf 5a59 	vldr	s11, [pc, #356]	@ 8008224 <__ieee754_powf+0x3f4>
 80080c0:	ed9f 7a59 	vldr	s14, [pc, #356]	@ 8008228 <__ieee754_powf+0x3f8>
 80080c4:	eee7 5a87 	vfma.f32	s11, s15, s14
 80080c8:	ed9f 7a58 	vldr	s14, [pc, #352]	@ 800822c <__ieee754_powf+0x3fc>
 80080cc:	eea5 7aa7 	vfma.f32	s14, s11, s15
 80080d0:	eddf 5a4b 	vldr	s11, [pc, #300]	@ 8008200 <__ieee754_powf+0x3d0>
 80080d4:	eee7 5a27 	vfma.f32	s11, s14, s15
 80080d8:	ed9f 7a55 	vldr	s14, [pc, #340]	@ 8008230 <__ieee754_powf+0x400>
 80080dc:	eea5 7aa7 	vfma.f32	s14, s11, s15
 80080e0:	eddf 5a54 	vldr	s11, [pc, #336]	@ 8008234 <__ieee754_powf+0x404>
 80080e4:	ee26 6a24 	vmul.f32	s12, s12, s9
 80080e8:	eee7 5a27 	vfma.f32	s11, s14, s15
 80080ec:	ee35 7a26 	vadd.f32	s14, s10, s13
 80080f0:	ee67 4aa7 	vmul.f32	s9, s15, s15
 80080f4:	ee27 7a06 	vmul.f32	s14, s14, s12
 80080f8:	eef0 7a08 	vmov.f32	s15, #8	@ 0x40400000  3.0
 80080fc:	eea4 7aa5 	vfma.f32	s14, s9, s11
 8008100:	eef0 5a67 	vmov.f32	s11, s15
 8008104:	eee6 5aa6 	vfma.f32	s11, s13, s13
 8008108:	ee75 5a87 	vadd.f32	s11, s11, s14
 800810c:	ee15 1a90 	vmov	r1, s11
 8008110:	4019      	ands	r1, r3
 8008112:	ee05 1a90 	vmov	s11, r1
 8008116:	ee75 7ae7 	vsub.f32	s15, s11, s15
 800811a:	eee6 7ae6 	vfms.f32	s15, s13, s13
 800811e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8008122:	ee67 7a85 	vmul.f32	s15, s15, s10
 8008126:	eee6 7a25 	vfma.f32	s15, s12, s11
 800812a:	eeb0 6a67 	vmov.f32	s12, s15
 800812e:	eea6 6aa5 	vfma.f32	s12, s13, s11
 8008132:	ee16 1a10 	vmov	r1, s12
 8008136:	4019      	ands	r1, r3
 8008138:	ee06 1a10 	vmov	s12, r1
 800813c:	eeb0 7a46 	vmov.f32	s14, s12
 8008140:	eea6 7ae5 	vfms.f32	s14, s13, s11
 8008144:	493c      	ldr	r1, [pc, #240]	@ (8008238 <__ieee754_powf+0x408>)
 8008146:	eb01 0186 	add.w	r1, r1, r6, lsl #2
 800814a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800814e:	ed9f 7a3b 	vldr	s14, [pc, #236]	@ 800823c <__ieee754_powf+0x40c>
 8008152:	eddf 5a3b 	vldr	s11, [pc, #236]	@ 8008240 <__ieee754_powf+0x410>
 8008156:	ee67 7a87 	vmul.f32	s15, s15, s14
 800815a:	ed9f 7a3a 	vldr	s14, [pc, #232]	@ 8008244 <__ieee754_powf+0x414>
 800815e:	eee6 7a07 	vfma.f32	s15, s12, s14
 8008162:	ed91 7a00 	vldr	s14, [r1]
 8008166:	ee77 7a87 	vadd.f32	s15, s15, s14
 800816a:	ee07 2a10 	vmov	s14, r2
 800816e:	4a36      	ldr	r2, [pc, #216]	@ (8008248 <__ieee754_powf+0x418>)
 8008170:	eef8 6ac7 	vcvt.f32.s32	s13, s14
 8008174:	eeb0 7a67 	vmov.f32	s14, s15
 8008178:	eea6 7a25 	vfma.f32	s14, s12, s11
 800817c:	eb02 0286 	add.w	r2, r2, r6, lsl #2
 8008180:	ed92 5a00 	vldr	s10, [r2]
 8008184:	ee37 7a05 	vadd.f32	s14, s14, s10
 8008188:	ee37 7a26 	vadd.f32	s14, s14, s13
 800818c:	ee17 2a10 	vmov	r2, s14
 8008190:	401a      	ands	r2, r3
 8008192:	ee07 2a10 	vmov	s14, r2
 8008196:	ee77 6a66 	vsub.f32	s13, s14, s13
 800819a:	ee76 6ac5 	vsub.f32	s13, s13, s10
 800819e:	eee6 6a65 	vfms.f32	s13, s12, s11
 80081a2:	ee77 7ae6 	vsub.f32	s15, s15, s13
 80081a6:	e715      	b.n	8007fd4 <__ieee754_powf+0x1a4>
 80081a8:	2601      	movs	r6, #1
 80081aa:	e75d      	b.n	8008068 <__ieee754_powf+0x238>
 80081ac:	d152      	bne.n	8008254 <__ieee754_powf+0x424>
 80081ae:	eddf 6a27 	vldr	s13, [pc, #156]	@ 800824c <__ieee754_powf+0x41c>
 80081b2:	ee37 7a67 	vsub.f32	s14, s14, s15
 80081b6:	ee70 6aa6 	vadd.f32	s13, s1, s13
 80081ba:	eef4 6ac7 	vcmpe.f32	s13, s14
 80081be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80081c2:	f73f af29 	bgt.w	8008018 <__ieee754_powf+0x1e8>
 80081c6:	2386      	movs	r3, #134	@ 0x86
 80081c8:	e048      	b.n	800825c <__ieee754_powf+0x42c>
 80081ca:	4a21      	ldr	r2, [pc, #132]	@ (8008250 <__ieee754_powf+0x420>)
 80081cc:	4293      	cmp	r3, r2
 80081ce:	d907      	bls.n	80081e0 <__ieee754_powf+0x3b0>
 80081d0:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 80081d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80081d8:	bf4c      	ite	mi
 80081da:	2001      	movmi	r0, #1
 80081dc:	2000      	movpl	r0, #0
 80081de:	e6c7      	b.n	8007f70 <__ieee754_powf+0x140>
 80081e0:	d138      	bne.n	8008254 <__ieee754_powf+0x424>
 80081e2:	ee37 7a67 	vsub.f32	s14, s14, s15
 80081e6:	eeb4 7ae0 	vcmpe.f32	s14, s1
 80081ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80081ee:	dbea      	blt.n	80081c6 <__ieee754_powf+0x396>
 80081f0:	e7ee      	b.n	80081d0 <__ieee754_powf+0x3a0>
 80081f2:	bf00      	nop
 80081f4:	00000000 	.word	0x00000000
 80081f8:	3f7ffff3 	.word	0x3f7ffff3
 80081fc:	3f800007 	.word	0x3f800007
 8008200:	3eaaaaab 	.word	0x3eaaaaab
 8008204:	3fb8aa00 	.word	0x3fb8aa00
 8008208:	3fb8aa3b 	.word	0x3fb8aa3b
 800820c:	36eca570 	.word	0x36eca570
 8008210:	4b800000 	.word	0x4b800000
 8008214:	001cc471 	.word	0x001cc471
 8008218:	005db3d6 	.word	0x005db3d6
 800821c:	0802e204 	.word	0x0802e204
 8008220:	fffff000 	.word	0xfffff000
 8008224:	3e6c3255 	.word	0x3e6c3255
 8008228:	3e53f142 	.word	0x3e53f142
 800822c:	3e8ba305 	.word	0x3e8ba305
 8008230:	3edb6db7 	.word	0x3edb6db7
 8008234:	3f19999a 	.word	0x3f19999a
 8008238:	0802e1f4 	.word	0x0802e1f4
 800823c:	3f76384f 	.word	0x3f76384f
 8008240:	3f763800 	.word	0x3f763800
 8008244:	369dc3a0 	.word	0x369dc3a0
 8008248:	0802e1fc 	.word	0x0802e1fc
 800824c:	3338aa3c 	.word	0x3338aa3c
 8008250:	43160000 	.word	0x43160000
 8008254:	f1b3 5f7c 	cmp.w	r3, #1056964608	@ 0x3f000000
 8008258:	d96f      	bls.n	800833a <__ieee754_powf+0x50a>
 800825a:	15db      	asrs	r3, r3, #23
 800825c:	3b7e      	subs	r3, #126	@ 0x7e
 800825e:	f44f 0000 	mov.w	r0, #8388608	@ 0x800000
 8008262:	4118      	asrs	r0, r3
 8008264:	4408      	add	r0, r1
 8008266:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 800826a:	4a4e      	ldr	r2, [pc, #312]	@ (80083a4 <__ieee754_powf+0x574>)
 800826c:	3b7f      	subs	r3, #127	@ 0x7f
 800826e:	411a      	asrs	r2, r3
 8008270:	4002      	ands	r2, r0
 8008272:	ee07 2a10 	vmov	s14, r2
 8008276:	f3c0 0016 	ubfx	r0, r0, #0, #23
 800827a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 800827e:	f1c3 0317 	rsb	r3, r3, #23
 8008282:	4118      	asrs	r0, r3
 8008284:	2900      	cmp	r1, #0
 8008286:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800828a:	bfb8      	it	lt
 800828c:	4240      	neglt	r0, r0
 800828e:	ee77 6aa0 	vadd.f32	s13, s15, s1
 8008292:	ed9f 7a45 	vldr	s14, [pc, #276]	@ 80083a8 <__ieee754_powf+0x578>
 8008296:	ed9f 6a45 	vldr	s12, [pc, #276]	@ 80083ac <__ieee754_powf+0x57c>
 800829a:	ee16 3a90 	vmov	r3, s13
 800829e:	f36f 030b 	bfc	r3, #0, #12
 80082a2:	ee06 3a90 	vmov	s13, r3
 80082a6:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80082aa:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 80082ae:	ee70 0ae7 	vsub.f32	s1, s1, s15
 80082b2:	eddf 7a3f 	vldr	s15, [pc, #252]	@ 80083b0 <__ieee754_powf+0x580>
 80082b6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80082ba:	eee0 7a87 	vfma.f32	s15, s1, s14
 80082be:	eeb0 7a67 	vmov.f32	s14, s15
 80082c2:	eea6 7a86 	vfma.f32	s14, s13, s12
 80082c6:	eef0 5a47 	vmov.f32	s11, s14
 80082ca:	eee6 5ac6 	vfms.f32	s11, s13, s12
 80082ce:	ee67 6a07 	vmul.f32	s13, s14, s14
 80082d2:	ee77 7ae5 	vsub.f32	s15, s15, s11
 80082d6:	ed9f 6a37 	vldr	s12, [pc, #220]	@ 80083b4 <__ieee754_powf+0x584>
 80082da:	eddf 5a37 	vldr	s11, [pc, #220]	@ 80083b8 <__ieee754_powf+0x588>
 80082de:	eea6 6aa5 	vfma.f32	s12, s13, s11
 80082e2:	eddf 5a36 	vldr	s11, [pc, #216]	@ 80083bc <__ieee754_powf+0x58c>
 80082e6:	eee6 5a26 	vfma.f32	s11, s12, s13
 80082ea:	ed9f 6a35 	vldr	s12, [pc, #212]	@ 80083c0 <__ieee754_powf+0x590>
 80082ee:	eea5 6aa6 	vfma.f32	s12, s11, s13
 80082f2:	eddf 5a34 	vldr	s11, [pc, #208]	@ 80083c4 <__ieee754_powf+0x594>
 80082f6:	eee6 5a26 	vfma.f32	s11, s12, s13
 80082fa:	eeb0 6a47 	vmov.f32	s12, s14
 80082fe:	eea5 6ae6 	vfms.f32	s12, s11, s13
 8008302:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8008306:	ee67 5a06 	vmul.f32	s11, s14, s12
 800830a:	ee36 6a66 	vsub.f32	s12, s12, s13
 800830e:	eee7 7a27 	vfma.f32	s15, s14, s15
 8008312:	eec5 6a86 	vdiv.f32	s13, s11, s12
 8008316:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800831a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800831e:	ee30 0a67 	vsub.f32	s0, s0, s15
 8008322:	ee10 3a10 	vmov	r3, s0
 8008326:	eb03 53c0 	add.w	r3, r3, r0, lsl #23
 800832a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800832e:	da06      	bge.n	800833e <__ieee754_powf+0x50e>
 8008330:	f000 f854 	bl	80083dc <scalbnf>
 8008334:	ee20 0a08 	vmul.f32	s0, s0, s16
 8008338:	e592      	b.n	8007e60 <__ieee754_powf+0x30>
 800833a:	2000      	movs	r0, #0
 800833c:	e7a7      	b.n	800828e <__ieee754_powf+0x45e>
 800833e:	ee00 3a10 	vmov	s0, r3
 8008342:	e7f7      	b.n	8008334 <__ieee754_powf+0x504>
 8008344:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8008348:	e58a      	b.n	8007e60 <__ieee754_powf+0x30>
 800834a:	ed9f 0a1f 	vldr	s0, [pc, #124]	@ 80083c8 <__ieee754_powf+0x598>
 800834e:	e587      	b.n	8007e60 <__ieee754_powf+0x30>
 8008350:	eeb0 0a48 	vmov.f32	s0, s16
 8008354:	e584      	b.n	8007e60 <__ieee754_powf+0x30>
 8008356:	f1b9 4fff 	cmp.w	r9, #2139095040	@ 0x7f800000
 800835a:	f43f adbb 	beq.w	8007ed4 <__ieee754_powf+0xa4>
 800835e:	2502      	movs	r5, #2
 8008360:	eeb0 0a48 	vmov.f32	s0, s16
 8008364:	f000 f832 	bl	80083cc <fabsf>
 8008368:	f026 4340 	bic.w	r3, r6, #3221225472	@ 0xc0000000
 800836c:	f1b3 5f7e 	cmp.w	r3, #1065353216	@ 0x3f800000
 8008370:	4647      	mov	r7, r8
 8008372:	d003      	beq.n	800837c <__ieee754_powf+0x54c>
 8008374:	f1b8 0f00 	cmp.w	r8, #0
 8008378:	f47f addb 	bne.w	8007f32 <__ieee754_powf+0x102>
 800837c:	2c00      	cmp	r4, #0
 800837e:	bfbc      	itt	lt
 8008380:	eef7 7a00 	vmovlt.f32	s15, #112	@ 0x3f800000  1.0
 8008384:	ee87 0a80 	vdivlt.f32	s0, s15, s0
 8008388:	2e00      	cmp	r6, #0
 800838a:	f6bf ad69 	bge.w	8007e60 <__ieee754_powf+0x30>
 800838e:	f1a8 587e 	sub.w	r8, r8, #1065353216	@ 0x3f800000
 8008392:	ea58 0805 	orrs.w	r8, r8, r5
 8008396:	f47f adc7 	bne.w	8007f28 <__ieee754_powf+0xf8>
 800839a:	ee70 7a40 	vsub.f32	s15, s0, s0
 800839e:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 80083a2:	e55d      	b.n	8007e60 <__ieee754_powf+0x30>
 80083a4:	ff800000 	.word	0xff800000
 80083a8:	3f317218 	.word	0x3f317218
 80083ac:	3f317200 	.word	0x3f317200
 80083b0:	35bfbe8c 	.word	0x35bfbe8c
 80083b4:	b5ddea0e 	.word	0xb5ddea0e
 80083b8:	3331bb4c 	.word	0x3331bb4c
 80083bc:	388ab355 	.word	0x388ab355
 80083c0:	bb360b61 	.word	0xbb360b61
 80083c4:	3e2aaaab 	.word	0x3e2aaaab
 80083c8:	00000000 	.word	0x00000000

080083cc <fabsf>:
 80083cc:	ee10 3a10 	vmov	r3, s0
 80083d0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80083d4:	ee00 3a10 	vmov	s0, r3
 80083d8:	4770      	bx	lr
	...

080083dc <scalbnf>:
 80083dc:	ee10 3a10 	vmov	r3, s0
 80083e0:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 80083e4:	d02b      	beq.n	800843e <scalbnf+0x62>
 80083e6:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 80083ea:	d302      	bcc.n	80083f2 <scalbnf+0x16>
 80083ec:	ee30 0a00 	vadd.f32	s0, s0, s0
 80083f0:	4770      	bx	lr
 80083f2:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 80083f6:	d123      	bne.n	8008440 <scalbnf+0x64>
 80083f8:	4b24      	ldr	r3, [pc, #144]	@ (800848c <scalbnf+0xb0>)
 80083fa:	eddf 7a25 	vldr	s15, [pc, #148]	@ 8008490 <scalbnf+0xb4>
 80083fe:	4298      	cmp	r0, r3
 8008400:	ee20 0a27 	vmul.f32	s0, s0, s15
 8008404:	db17      	blt.n	8008436 <scalbnf+0x5a>
 8008406:	ee10 3a10 	vmov	r3, s0
 800840a:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800840e:	3a19      	subs	r2, #25
 8008410:	f24c 3150 	movw	r1, #50000	@ 0xc350
 8008414:	4288      	cmp	r0, r1
 8008416:	dd15      	ble.n	8008444 <scalbnf+0x68>
 8008418:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 8008494 <scalbnf+0xb8>
 800841c:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 8008498 <scalbnf+0xbc>
 8008420:	ee10 3a10 	vmov	r3, s0
 8008424:	eeb0 7a67 	vmov.f32	s14, s15
 8008428:	2b00      	cmp	r3, #0
 800842a:	bfb8      	it	lt
 800842c:	eef0 7a66 	vmovlt.f32	s15, s13
 8008430:	ee27 0a87 	vmul.f32	s0, s15, s14
 8008434:	4770      	bx	lr
 8008436:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800849c <scalbnf+0xc0>
 800843a:	ee27 0a80 	vmul.f32	s0, s15, s0
 800843e:	4770      	bx	lr
 8008440:	0dd2      	lsrs	r2, r2, #23
 8008442:	e7e5      	b.n	8008410 <scalbnf+0x34>
 8008444:	4410      	add	r0, r2
 8008446:	28fe      	cmp	r0, #254	@ 0xfe
 8008448:	dce6      	bgt.n	8008418 <scalbnf+0x3c>
 800844a:	2800      	cmp	r0, #0
 800844c:	dd06      	ble.n	800845c <scalbnf+0x80>
 800844e:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8008452:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 8008456:	ee00 3a10 	vmov	s0, r3
 800845a:	4770      	bx	lr
 800845c:	f110 0f16 	cmn.w	r0, #22
 8008460:	da09      	bge.n	8008476 <scalbnf+0x9a>
 8008462:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 800849c <scalbnf+0xc0>
 8008466:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 80084a0 <scalbnf+0xc4>
 800846a:	ee10 3a10 	vmov	r3, s0
 800846e:	eeb0 7a67 	vmov.f32	s14, s15
 8008472:	2b00      	cmp	r3, #0
 8008474:	e7d9      	b.n	800842a <scalbnf+0x4e>
 8008476:	3019      	adds	r0, #25
 8008478:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800847c:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 8008480:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 80084a4 <scalbnf+0xc8>
 8008484:	ee07 3a90 	vmov	s15, r3
 8008488:	e7d7      	b.n	800843a <scalbnf+0x5e>
 800848a:	bf00      	nop
 800848c:	ffff3cb0 	.word	0xffff3cb0
 8008490:	4c000000 	.word	0x4c000000
 8008494:	7149f2ca 	.word	0x7149f2ca
 8008498:	f149f2ca 	.word	0xf149f2ca
 800849c:	0da24260 	.word	0x0da24260
 80084a0:	8da24260 	.word	0x8da24260
 80084a4:	33000000 	.word	0x33000000

080084a8 <with_errnof>:
 80084a8:	b510      	push	{r4, lr}
 80084aa:	ed2d 8b02 	vpush	{d8}
 80084ae:	eeb0 8a40 	vmov.f32	s16, s0
 80084b2:	4604      	mov	r4, r0
 80084b4:	f7ff fc30 	bl	8007d18 <__errno>
 80084b8:	eeb0 0a48 	vmov.f32	s0, s16
 80084bc:	ecbd 8b02 	vpop	{d8}
 80084c0:	6004      	str	r4, [r0, #0]
 80084c2:	bd10      	pop	{r4, pc}

080084c4 <xflowf>:
 80084c4:	b130      	cbz	r0, 80084d4 <xflowf+0x10>
 80084c6:	eef1 7a40 	vneg.f32	s15, s0
 80084ca:	ee27 0a80 	vmul.f32	s0, s15, s0
 80084ce:	2022      	movs	r0, #34	@ 0x22
 80084d0:	f7ff bfea 	b.w	80084a8 <with_errnof>
 80084d4:	eef0 7a40 	vmov.f32	s15, s0
 80084d8:	e7f7      	b.n	80084ca <xflowf+0x6>
	...

080084dc <__math_uflowf>:
 80084dc:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 80084e4 <__math_uflowf+0x8>
 80084e0:	f7ff bff0 	b.w	80084c4 <xflowf>
 80084e4:	10000000 	.word	0x10000000

080084e8 <__math_oflowf>:
 80084e8:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 80084f0 <__math_oflowf+0x8>
 80084ec:	f7ff bfea 	b.w	80084c4 <xflowf>
 80084f0:	70000000 	.word	0x70000000

080084f4 <__ieee754_sqrtf>:
 80084f4:	eeb1 0ac0 	vsqrt.f32	s0, s0
 80084f8:	4770      	bx	lr
	...

080084fc <_init>:
 80084fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80084fe:	bf00      	nop
 8008500:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008502:	bc08      	pop	{r3}
 8008504:	469e      	mov	lr, r3
 8008506:	4770      	bx	lr

08008508 <_fini>:
 8008508:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800850a:	bf00      	nop
 800850c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800850e:	bc08      	pop	{r3}
 8008510:	469e      	mov	lr, r3
 8008512:	4770      	bx	lr
