"""Verilog/SystemVerilog language specification snippets."""

# Conservative set of Verilog/SystemVerilog keywords to exclude (not exhaustive but
# useful).
VERILOG_KEYWORDS = sorted(
    {
        "module",
        "endmodule",
        "input",
        "output",
        "inout",
        "wire",
        "reg",
        "logic",
        "assign",
        "always",
        "begin",
        "end",
        "if",
        "else",
        "for",
        "while",
        "case",
        "endcase",
        "parameter",
        "localparam",
        "generate",
        "endgenerate",
        "genvar",
        "function",
        "endfunction",
        "task",
        "endtask",
        "signed",
        "unsigned",
        "integer",
        "real",
        "time",
        "repeat",
        "posedge",
        "negedge",
        "default",
        "package",
        "import",
        "export",
        "class",
        "endclass",
        "new",
        "this",
        "virtual",
        "interface",
        "endinterface",
        "typedef",
        "struct",
        "enum",
        "union",
        "covergroup",
        "cover",
        "fork",
        "join",
        "unique",
        "priority",
        "local",
        "static",
    }
)

VERILOG_DECLARATION_KEYWORDS = (
    "wire",
    "reg",
    "logic",
    "input",
    "output",
    "inout",
    "parameter",
    "localparam",
    "genvar",
    "integer",
    "bit",
    "byte",
    "shortint",
)


# Common system identifiers we likely should not touch.
VERILOG_SYSTEM_IDENTIFIERS = {"$display", "$finish", "$time", "$random", "$clog2"}
