===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 27.7894 seconds

  ----User Time----  ----Wall Time----  ----Name----
    3.8710 ( 12.3%)    3.8710 ( 13.9%)  FIR Parser
    7.4694 ( 23.7%)    5.4782 ( 19.7%)  'firrtl.circuit' Pipeline
    1.2911 (  4.1%)    0.6458 (  2.3%)    'firrtl.module' Pipeline
    1.1161 (  3.5%)    0.5636 (  2.0%)      CSE
    0.0011 (  0.0%)    0.0006 (  0.0%)        (A) DominanceInfo
    0.1713 (  0.5%)    0.0904 (  0.3%)      LowerCHIRRTLPass
    0.1474 (  0.5%)    0.1474 (  0.5%)    InferWidths
    0.5026 (  1.6%)    0.5026 (  1.8%)    InferResets
    0.0497 (  0.2%)    0.0497 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0504 (  0.2%)    0.0504 (  0.2%)    PrefixModules
    0.3992 (  1.3%)    0.3992 (  1.4%)    LowerFIRRTLTypes
    1.8825 (  6.0%)    0.9452 (  3.4%)    'firrtl.module' Pipeline
    0.6223 (  2.0%)    0.3198 (  1.2%)      ExpandWhens
    0.0216 (  0.1%)    0.0123 (  0.0%)      RemoveResets
    1.2311 (  3.9%)    0.6259 (  2.3%)      Canonicalizer
    0.2332 (  0.7%)    0.2332 (  0.8%)    Inliner
    1.8200 (  5.8%)    1.8200 (  6.5%)    IMConstProp
    0.0502 (  0.2%)    0.0502 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0005 (  0.0%)    0.0005 (  0.0%)    BlackBoxReader
    0.8160 (  2.6%)    0.4081 (  1.5%)    'firrtl.module' Pipeline
    0.8138 (  2.6%)    0.4070 (  1.5%)      Canonicalizer
    0.1803 (  0.6%)    0.1803 (  0.6%)    CreateSiFiveMetadata
    0.1407 (  0.4%)    0.1407 (  0.5%)    EmitOMIR
    0.0493 (  0.2%)    0.0493 (  0.2%)      (A) circt::firrtl::InstanceGraph
    1.2172 (  3.9%)    1.2172 (  4.4%)  LowerFIRRTLToHW
    0.2993 (  0.9%)    0.2993 (  1.1%)  HWMemSimImpl
    3.5882 ( 11.4%)    1.7947 (  6.5%)  'hw.module' Pipeline
    0.3706 (  1.2%)    0.2010 (  0.7%)    HWCleanup
    0.7204 (  2.3%)    0.3732 (  1.3%)    CSE
    0.0010 (  0.0%)    0.0006 (  0.0%)      (A) DominanceInfo
    2.0658 (  6.5%)    1.0528 (  3.8%)    Canonicalizer
    0.0155 (  0.0%)    0.0097 (  0.0%)    HWLegalizeModules
    0.4062 (  1.3%)    0.2100 (  0.8%)    PrettifyVerilog
   15.1202 ( 47.9%)   15.1202 ( 54.4%)  ExportVerilog
    0.0052 (  0.0%)    0.0052 (  0.0%)  Rest
   31.5753 (100.0%)   27.7894 (100.0%)  Total

{
  totalTime: 27.826,
  maxMemory: 810029056
}
