;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-26
	MOV -7, <-20
	DJN -1, @-20
	MOV -1, <-20
	SLT @300, @2
	SLT 721, -10
	SUB #172, @-300
	CMP 10, @0
	SUB @121, 146
	SUB #101, <-1
	SUB #101, <-1
	SPL <127, 106
	SUB #172, @-300
	CMP #172, @-300
	SUB #101, <-1
	MOV @121, 106
	MOV 12, @-14
	MOV 721, -10
	SLT 721, -10
	JMZ @12, #201
	JMP 10, #0
	SUB #101, <-1
	MOV -7, <-20
	SLT 721, -10
	SLT 721, -10
	SLT 721, -10
	SUB 721, -10
	JMP <121, 106
	SUB @121, 106
	CMP 10, @0
	CMP 12, @14
	SPL @12, #201
	SPL @12, #201
	SPL @12, #201
	SPL @12, #201
	SUB #101, <-1
	SUB #101, <-1
	SUB #101, <-1
	SPL 0, <332
	SLT 721, -10
	SPL 160, 209
	SLT 12, @14
	MOV -7, <-20
	SLT <300, 92
	MOV -7, <-20
	SLT <300, 92
	SPL 160, 209
	ADD 210, 460
	MOV -7, <-20
