$comment
	File created using the following command:
		vcd file latch_FDDP_FDDN_board.msim.vcd -direction
$end
$date
	Thu Mar 21 09:12:41 2019
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module latch_FDDP_FDDN_board_vlg_vec_tst $end
$var reg 2 ! SW [1:0] $end
$var wire 1 " LEDR [2] $end
$var wire 1 # LEDR [1] $end
$var wire 1 $ LEDR [0] $end

$scope module i1 $end
$var wire 1 % gnd $end
$var wire 1 & vcc $end
$var wire 1 ' unknown $end
$var tri1 1 ( devclrn $end
$var tri1 1 ) devpor $end
$var tri1 1 * devoe $end
$var wire 1 + ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 , SW[0]~input_o $end
$var wire 1 - SW[1]~input_o $end
$var wire 1 . ex1|Qa~combout $end
$var wire 1 / SW[1]~inputCLKENA0_outclk $end
$var wire 1 0 ex1|Qb~feeder_combout $end
$var wire 1 1 ex1|Qb~q $end
$var wire 1 2 ex1|Qc~feeder_combout $end
$var wire 1 3 ex1|Qc~q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
x$
0#
0"
0%
1&
x'
1(
1)
1*
0+
0,
0-
x.
0/
00
01
02
03
$end
#3750
b1 !
1,
12
10
#5000
b11 !
1-
1/
1.
1$
11
1#
#6250
b10 !
0,
02
00
0.
0$
#7500
b11 !
1,
12
10
1.
1$
#8750
b10 !
0,
02
00
0.
0$
#10000
b0 !
0-
0/
#10625
b1 !
1,
12
10
#11875
b0 !
0,
02
00
#13125
b1 !
1,
12
10
#14375
b0 !
0,
02
00
#15000
b10 !
1-
1/
01
0#
#15625
b11 !
1,
12
10
1.
1$
#16875
b10 !
0,
02
00
0.
0$
#18125
b11 !
1,
12
10
1.
1$
#20000
b1 !
0-
0/
13
1"
#21250
b0 !
0,
02
00
#30000
