// Seed: 1303321981
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout reg id_2;
  input wire id_1;
  always @(posedge id_2 & -1'b0) begin : LABEL_0
    id_2 = #1 id_2;
  end
endmodule
module module_1 #(
    parameter id_3 = 32'd42
) (
    input supply0 id_0,
    input tri id_1,
    input supply0 id_2,
    input tri _id_3,
    input wire id_4,
    input supply0 id_5
    , id_15,
    input tri1 id_6,
    input tri1 id_7,
    output logic id_8,
    input supply1 id_9,
    input tri id_10,
    input tri0 id_11,
    input wire id_12,
    input wor id_13
);
  logic [1 : id_3] id_16;
  assign id_15 = -1 ? -1 : 1'b0;
  bit id_17;
  assign id_17 = 1;
  reg id_18;
  always @(posedge id_7 - id_7) begin : LABEL_0
    id_15 = id_9;
    if (1 == 1 & 1) begin : LABEL_1
      if (1) begin : LABEL_2
        id_17 = -1;
        id_17 <= 1;
      end else if (-1'b0) if (-1) id_18 = -1'b0 - -1;
    end
  end
  always id_8 <= !id_1;
  module_0 modCall_1 (
      id_16,
      id_17,
      id_16
  );
  assign modCall_1.id_2 = 0;
endmodule
