[13:26:29.387] <TB2>     INFO: *** Welcome to pxar ***
[13:26:29.387] <TB2>     INFO: *** Today: 2016/04/21
[13:26:29.394] <TB2>     INFO: *** Version: b2a7-dirty
[13:26:29.394] <TB2>     INFO: readRocDacs: /home/silpix5/allTestResults/M-Y-M-NS_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-Y-M-NS_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters_C15.dat
[13:26:29.394] <TB2>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-Y-M-NS_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-Y-M-NS_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:26:29.394] <TB2>     INFO: readMaskFile: /home/silpix5/allTestResults/M-Y-M-NS_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//defaultMaskFile.dat
[13:26:29.394] <TB2>     INFO: readTrimFile: /home/silpix5/allTestResults/M-Y-M-NS_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-Y-M-NS_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//trimParameters_C15.dat
[13:26:29.471] <TB2>     INFO:         clk: 4
[13:26:29.471] <TB2>     INFO:         ctr: 4
[13:26:29.471] <TB2>     INFO:         sda: 19
[13:26:29.471] <TB2>     INFO:         tin: 9
[13:26:29.471] <TB2>     INFO:         level: 15
[13:26:29.471] <TB2>     INFO:         triggerdelay: 0
[13:26:29.471] <TB2>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[13:26:29.471] <TB2>     INFO: Log level: DEBUG
[13:26:29.481] <TB2>     INFO: Found DTB DTB_WWXLHF
[13:26:29.496] <TB2>    QUIET: Connection to board DTB_WWXLHF opened.
[13:26:29.499] <TB2>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    141
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WWXLHF
MAC address: 40D85511808D
Hostname:    pixelDTB141
Comment:     
------------------------------------------------------
[13:26:29.502] <TB2>     INFO: RPC call hashes of host and DTB match: 398089610
[13:26:31.066] <TB2>     INFO: DUT info: 
[13:26:31.066] <TB2>     INFO: The DUT currently contains the following objects:
[13:26:31.066] <TB2>     INFO:  2 TBM Cores tbm08c (2 ON)
[13:26:31.066] <TB2>     INFO: 	TBM Core alpha (0): 7 registers set
[13:26:31.066] <TB2>     INFO: 	TBM Core beta  (1): 7 registers set
[13:26:31.066] <TB2>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[13:26:31.066] <TB2>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[13:26:31.066] <TB2>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[13:26:31.066] <TB2>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[13:26:31.066] <TB2>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[13:26:31.066] <TB2>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[13:26:31.066] <TB2>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[13:26:31.066] <TB2>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[13:26:31.066] <TB2>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[13:26:31.066] <TB2>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[13:26:31.066] <TB2>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[13:26:31.066] <TB2>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[13:26:31.066] <TB2>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[13:26:31.066] <TB2>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[13:26:31.066] <TB2>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[13:26:31.067] <TB2>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[13:26:31.067] <TB2>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[13:26:31.067] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[13:26:31.067] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:26:31.067] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:26:31.067] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:26:31.067] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:26:31.067] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[13:26:31.067] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:26:31.067] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[13:26:31.067] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[13:26:31.067] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:26:31.067] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:26:31.067] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[13:26:31.067] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:26:31.067] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:26:31.067] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:26:31.067] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:26:31.067] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[13:26:31.067] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[13:26:31.067] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[13:26:31.067] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[13:26:31.067] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[13:26:31.067] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[13:26:31.067] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[13:26:31.067] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[13:26:31.067] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[13:26:31.067] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[13:26:31.067] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[13:26:31.067] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[13:26:31.067] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[13:26:31.067] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[13:26:31.067] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[13:26:31.067] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[13:26:31.067] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:26:31.067] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[13:26:31.067] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[13:26:31.067] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[13:26:31.067] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[13:26:31.067] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[13:26:31.067] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[13:26:31.067] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:26:31.067] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[13:26:31.067] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[13:26:31.067] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[13:26:31.067] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[13:26:31.067] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:26:31.067] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[13:26:31.067] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:26:31.067] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[13:26:31.067] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:26:31.067] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[13:26:31.067] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[13:26:31.067] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[13:26:31.067] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[13:26:31.067] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:26:31.067] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[13:26:31.067] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[13:26:31.067] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[13:26:31.068] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[13:26:31.068] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[13:26:31.068] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:26:31.068] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[13:26:31.068] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[13:26:31.068] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[13:26:31.068] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[13:26:31.068] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[13:26:31.068] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:26:31.068] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:26:31.068] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:26:31.068] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[13:26:31.068] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[13:26:31.068] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:26:31.068] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:26:31.068] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[13:26:31.068] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:26:31.068] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[13:26:31.068] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[13:26:31.068] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[13:26:31.068] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[13:26:31.068] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[13:26:31.068] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[13:26:31.068] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:26:31.068] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:26:31.068] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[13:26:31.068] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[13:26:31.068] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[13:26:31.068] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[13:26:31.068] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[13:26:31.068] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[13:26:31.068] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[13:26:31.068] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[13:26:31.068] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:26:31.068] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[13:26:31.068] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[13:26:31.068] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[13:26:31.068] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[13:26:31.068] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:26:31.068] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:26:31.068] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[13:26:31.068] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[13:26:31.068] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[13:26:31.068] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[13:26:31.068] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[13:26:31.068] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:26:31.068] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:26:31.068] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[13:26:31.068] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[13:26:31.068] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[13:26:31.068] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[13:26:31.068] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[13:26:31.068] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:26:31.068] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[13:26:31.068] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[13:26:31.068] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[13:26:31.068] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:26:31.068] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[13:26:31.068] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[13:26:31.068] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[13:26:31.068] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[13:26:31.068] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[13:26:31.068] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[13:26:31.068] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[13:26:31.068] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[13:26:31.068] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[13:26:31.068] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:26:31.068] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[13:26:31.068] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[13:26:31.068] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:26:31.068] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:26:31.068] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[13:26:31.068] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:26:31.068] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[13:26:31.068] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:26:31.068] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[13:26:31.068] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[13:26:31.068] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[13:26:31.068] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[13:26:31.068] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[13:26:31.068] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[13:26:31.068] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:26:31.069] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[13:26:31.069] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[13:26:31.069] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[13:26:31.069] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[13:26:31.069] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[13:26:31.069] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[13:26:31.069] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[13:26:31.069] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[13:26:31.069] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[13:26:31.069] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[13:26:31.069] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[13:26:31.069] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[13:26:31.069] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[13:26:31.069] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[13:26:31.069] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:26:31.069] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:26:31.069] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:26:31.069] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[13:26:31.069] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[13:26:31.069] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[13:26:31.069] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[13:26:31.069] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[13:26:31.069] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[13:26:31.069] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[13:26:31.069] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[13:26:31.069] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:26:31.069] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:26:31.081] <TB2>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 30867456
[13:26:31.081] <TB2>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0xdf9f90
[13:26:31.081] <TB2>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0xd6e770
[13:26:31.081] <TB2>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7fdaf5d94010
[13:26:31.081] <TB2>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7fdafbfff510
[13:26:31.081] <TB2>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 30932992 fPxarMemory = 0x7fdaf5d94010
[13:26:31.082] <TB2>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 380.2mA
[13:26:31.083] <TB2>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 467.1mA
[13:26:31.083] <TB2>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 14.3 C
[13:26:31.083] <TB2>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[13:26:31.483] <TB2>     INFO: enter 'restricted' command line mode
[13:26:31.483] <TB2>     INFO: enter test to run
[13:26:31.483] <TB2>     INFO:   test: FPIXTest no parameter change
[13:26:31.483] <TB2>     INFO:   running: fpixtest
[13:26:31.484] <TB2>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[13:26:31.486] <TB2>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[13:26:31.486] <TB2>     INFO: ######################################################################
[13:26:31.486] <TB2>     INFO: PixTestFPIXTest::doTest()
[13:26:31.486] <TB2>     INFO: ######################################################################
[13:26:31.490] <TB2>     INFO: ######################################################################
[13:26:31.490] <TB2>     INFO: PixTestPretest::doTest()
[13:26:31.490] <TB2>     INFO: ######################################################################
[13:26:31.492] <TB2>     INFO:    ----------------------------------------------------------------------
[13:26:31.493] <TB2>     INFO:    PixTestPretest::programROC() 
[13:26:31.493] <TB2>     INFO:    ----------------------------------------------------------------------
[13:26:49.508] <TB2>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[13:26:49.508] <TB2>     INFO: IA differences per ROC:  18.5 18.5 16.9 17.7 16.9 18.5 17.7 20.1 19.3 20.9 20.9 18.5 18.5 20.9 20.9 20.1
[13:26:49.577] <TB2>     INFO:    ----------------------------------------------------------------------
[13:26:49.577] <TB2>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[13:26:49.577] <TB2>     INFO:    ----------------------------------------------------------------------
[13:26:49.680] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L285> offset current from other 15 ROCs is 70.7812 mA
[13:26:49.781] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 0 iter 0 Vana 78 Ia 23.2188 mA
[13:26:49.882] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  1 Vana  83 Ia 24.8188 mA
[13:26:49.983] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  2 Vana  79 Ia 23.2188 mA
[13:26:50.084] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  3 Vana  84 Ia 24.8188 mA
[13:26:50.185] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  4 Vana  80 Ia 24.0187 mA
[13:26:50.287] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 1 iter 0 Vana 78 Ia 24.0187 mA
[13:26:50.388] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 2 iter 0 Vana 78 Ia 22.4188 mA
[13:26:50.489] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  1 Vana  88 Ia 24.0187 mA
[13:26:50.590] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 3 iter 0 Vana 78 Ia 23.2188 mA
[13:26:50.691] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  1 Vana  83 Ia 24.0187 mA
[13:26:50.792] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 4 iter 0 Vana 78 Ia 21.6187 mA
[13:26:50.893] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  1 Vana  92 Ia 24.8188 mA
[13:26:50.994] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  2 Vana  88 Ia 24.0187 mA
[13:26:51.095] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 5 iter 0 Vana 78 Ia 23.2188 mA
[13:26:51.196] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  1 Vana  83 Ia 24.0187 mA
[13:26:51.298] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 6 iter 0 Vana 78 Ia 22.4188 mA
[13:26:51.399] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  1 Vana  88 Ia 24.0187 mA
[13:26:51.500] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 7 iter 0 Vana 78 Ia 24.8188 mA
[13:26:51.601] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  1 Vana  74 Ia 24.0187 mA
[13:26:51.702] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 8 iter 0 Vana 78 Ia 23.2188 mA
[13:26:51.803] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  1 Vana  83 Ia 25.6188 mA
[13:26:51.904] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  2 Vana  74 Ia 22.4188 mA
[13:26:52.004] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  3 Vana  84 Ia 24.8188 mA
[13:26:52.105] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  4 Vana  80 Ia 24.0187 mA
[13:26:52.207] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 9 iter 0 Vana 78 Ia 25.6188 mA
[13:26:52.307] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  1 Vana  69 Ia 23.2188 mA
[13:26:52.408] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  2 Vana  74 Ia 24.0187 mA
[13:26:52.509] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 10 iter 0 Vana 78 Ia 25.6188 mA
[13:26:52.610] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  1 Vana  69 Ia 23.2188 mA
[13:26:52.710] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  2 Vana  74 Ia 24.0187 mA
[13:26:52.812] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 11 iter 0 Vana 78 Ia 23.2188 mA
[13:26:52.913] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  1 Vana  83 Ia 24.8188 mA
[13:26:53.014] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  2 Vana  79 Ia 24.0187 mA
[13:26:53.115] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 12 iter 0 Vana 78 Ia 23.2188 mA
[13:26:53.216] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  1 Vana  83 Ia 24.8188 mA
[13:26:53.316] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  2 Vana  79 Ia 23.2188 mA
[13:26:53.417] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  3 Vana  84 Ia 25.6188 mA
[13:26:53.518] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  4 Vana  75 Ia 23.2188 mA
[13:26:53.618] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  5 Vana  80 Ia 24.0187 mA
[13:26:53.719] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 13 iter 0 Vana 78 Ia 25.6188 mA
[13:26:53.820] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  1 Vana  69 Ia 23.2188 mA
[13:26:53.920] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  2 Vana  74 Ia 24.0187 mA
[13:26:54.021] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 14 iter 0 Vana 78 Ia 25.6188 mA
[13:26:54.122] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  1 Vana  69 Ia 23.2188 mA
[13:26:54.223] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  2 Vana  74 Ia 24.0187 mA
[13:26:54.324] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 15 iter 0 Vana 78 Ia 24.8188 mA
[13:26:54.425] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  1 Vana  74 Ia 23.2188 mA
[13:26:54.525] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  2 Vana  79 Ia 24.8188 mA
[13:26:54.626] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  3 Vana  75 Ia 24.0187 mA
[13:26:54.655] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  0 Vana  80
[13:26:54.655] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  1 Vana  78
[13:26:54.656] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  2 Vana  88
[13:26:54.656] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  3 Vana  83
[13:26:54.657] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  4 Vana  88
[13:26:54.657] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  5 Vana  83
[13:26:54.657] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  6 Vana  88
[13:26:54.657] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  7 Vana  74
[13:26:54.657] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  8 Vana  80
[13:26:54.658] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  9 Vana  74
[13:26:54.658] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 10 Vana  74
[13:26:54.658] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 11 Vana  79
[13:26:54.658] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 12 Vana  80
[13:26:54.658] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 13 Vana  74
[13:26:54.658] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 14 Vana  74
[13:26:54.658] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 15 Vana  75
[13:26:56.486] <TB2>     INFO: PixTestPretest::setVana() done, Module Ia 389.1 mA = 24.3188 mA/ROC
[13:26:56.486] <TB2>     INFO: i(loss) [mA/ROC]:     19.3  19.3  20.1  20.1  19.3  20.1  19.3  19.3  20.1  20.1  20.1  19.3  20.1  20.1  20.1  20.1
[13:26:56.523] <TB2>     INFO:    ----------------------------------------------------------------------
[13:26:56.523] <TB2>     INFO:    PixTestPretest::findWorkingPixel()
[13:26:56.524] <TB2>     INFO:    ----------------------------------------------------------------------
[13:26:56.659] <TB2>     INFO: Expecting 231680 events.
[13:27:04.769] <TB2>     INFO: 231680 events read in total (7393ms).
[13:27:04.917] <TB2>     INFO: Test took 8391ms.
[13:27:05.118] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C0 OK, with vthrComp = 112 and Delta(CalDel) = 62
[13:27:05.122] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C1 OK, with vthrComp = 80 and Delta(CalDel) = 67
[13:27:05.125] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C2 OK, with vthrComp = 94 and Delta(CalDel) = 59
[13:27:05.129] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C3 OK, with vthrComp = 92 and Delta(CalDel) = 60
[13:27:05.132] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C4 OK, with vthrComp = 74 and Delta(CalDel) = 59
[13:27:05.136] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C5 OK, with vthrComp = 97 and Delta(CalDel) = 63
[13:27:05.140] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C6 OK, with vthrComp = 112 and Delta(CalDel) = 60
[13:27:05.143] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C7 OK, with vthrComp = 109 and Delta(CalDel) = 63
[13:27:05.147] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C8 OK, with vthrComp = 97 and Delta(CalDel) = 61
[13:27:05.151] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C9 OK, with vthrComp = 98 and Delta(CalDel) = 65
[13:27:05.155] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C10 OK, with vthrComp = 107 and Delta(CalDel) = 62
[13:27:05.159] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C11 OK, with vthrComp = 126 and Delta(CalDel) = 60
[13:27:05.163] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C12 OK, with vthrComp = 94 and Delta(CalDel) = 60
[13:27:05.166] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C13 OK, with vthrComp = 109 and Delta(CalDel) = 58
[13:27:05.170] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C14 OK, with vthrComp = 115 and Delta(CalDel) = 63
[13:27:05.173] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C15 OK, with vthrComp = 93 and Delta(CalDel) = 58
[13:27:05.214] <TB2>     INFO: Found working pixel in all ROCs: col/row = 12/22
[13:27:05.248] <TB2>     INFO:    ----------------------------------------------------------------------
[13:27:05.248] <TB2>     INFO:    PixTestPretest::setVthrCompCalDel()
[13:27:05.248] <TB2>     INFO:    ----------------------------------------------------------------------
[13:27:05.386] <TB2>     INFO: Expecting 231680 events.
[13:27:13.658] <TB2>     INFO: 231680 events read in total (7557ms).
[13:27:13.664] <TB2>     INFO: Test took 8411ms.
[13:27:13.691] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 133 +/- 31
[13:27:13.993] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 175 +/- 33
[13:27:13.997] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 125 +/- 30
[13:27:13.000] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 136 +/- 29
[13:27:13.004] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 127 +/- 29.5
[13:27:14.007] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 141 +/- 31
[13:27:14.011] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 124 +/- 30
[13:27:14.014] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 146 +/- 31
[13:27:14.017] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 142 +/- 31
[13:27:14.021] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 155 +/- 32
[13:27:14.025] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 142 +/- 31
[13:27:14.028] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 117 +/- 30
[13:27:14.032] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 133 +/- 29.5
[13:27:14.035] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 128 +/- 30
[13:27:14.039] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 134 +/- 31
[13:27:14.043] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 127 +/- 29.5
[13:27:14.076] <TB2>     INFO: PixTestPretest::setVthrCompCalDel() done
[13:27:14.076] <TB2>     INFO: CalDel:      133   175   125   136   127   141   124   146   142   155   142   117   133   128   134   127
[13:27:14.076] <TB2>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[13:27:14.080] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NS_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters_C0.dat
[13:27:14.080] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NS_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters_C1.dat
[13:27:14.080] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NS_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters_C2.dat
[13:27:14.081] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NS_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters_C3.dat
[13:27:14.081] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NS_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters_C4.dat
[13:27:14.081] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NS_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters_C5.dat
[13:27:14.081] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NS_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters_C6.dat
[13:27:14.081] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NS_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters_C7.dat
[13:27:14.081] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NS_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters_C8.dat
[13:27:14.081] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NS_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters_C9.dat
[13:27:14.081] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NS_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters_C10.dat
[13:27:14.082] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NS_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters_C11.dat
[13:27:14.082] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NS_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters_C12.dat
[13:27:14.082] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NS_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters_C13.dat
[13:27:14.082] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NS_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters_C14.dat
[13:27:14.082] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NS_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters_C15.dat
[13:27:14.082] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Y-M-NS_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:27:14.082] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Y-M-NS_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:27:14.082] <TB2>     INFO: PixTestPretest::doTest() done, duration: 42 seconds
[13:27:14.082] <TB2>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[13:27:14.168] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[13:27:14.168] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[13:27:14.168] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[13:27:14.168] <TB2>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[13:27:14.171] <TB2>     INFO: ######################################################################
[13:27:14.171] <TB2>     INFO: PixTestTiming::doTest()
[13:27:14.171] <TB2>     INFO: ######################################################################
[13:27:14.171] <TB2>     INFO:    ----------------------------------------------------------------------
[13:27:14.171] <TB2>     INFO:    PixTestTiming::TBMPhaseScan()
[13:27:14.171] <TB2>     INFO:    ----------------------------------------------------------------------
[13:27:14.171] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:27:16.067] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:27:18.341] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:27:20.614] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:27:22.888] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:27:25.161] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:27:27.434] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:27:29.707] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:27:31.981] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:27:33.503] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:27:35.774] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:27:38.048] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:27:40.322] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:27:42.595] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:27:44.868] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:27:47.141] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:27:49.414] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:27:52.438] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:27:53.958] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:27:55.478] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:27:56.998] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:27:58.517] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:28:00.037] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:28:01.557] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:28:03.081] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:28:04.599] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:28:17.071] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:28:29.522] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:28:41.919] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:28:54.286] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:29:06.702] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:29:19.075] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:29:31.493] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:29:33.014] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:29:34.536] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:29:36.057] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:29:37.579] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:29:39.100] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:29:40.622] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:29:42.144] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:29:43.665] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:29:45.939] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:29:48.212] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:29:50.485] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:29:52.759] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:29:55.032] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:29:57.306] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:29:59.580] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:30:01.854] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:30:04.128] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:30:06.401] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:30:08.675] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:30:10.951] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:30:13.224] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:30:15.497] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:30:17.770] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:30:31.572] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:30:33.850] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:30:36.123] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:30:38.401] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:30:40.676] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:30:42.950] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:30:45.223] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:30:47.496] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:30:49.769] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:30:52.043] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:30:54.317] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:30:56.589] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:30:58.862] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:31:01.136] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:31:03.410] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:31:05.684] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:31:07.957] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:31:09.476] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:31:11.749] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:31:14.022] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:31:16.296] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:31:18.570] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:31:20.844] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:31:23.117] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:31:25.397] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:31:30.112] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:31:31.631] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:31:33.151] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:31:34.671] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:31:36.192] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:31:37.712] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:31:39.231] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:31:40.750] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:31:42.271] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:31:43.791] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:31:45.312] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:31:46.832] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:31:48.354] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:31:49.877] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:31:51.399] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:31:52.920] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:31:54.441] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:31:55.961] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:31:57.482] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:31:58.003] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:32:00.523] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:32:02.044] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:32:03.564] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:32:05.086] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:32:07.360] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:32:09.632] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:32:22.109] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:32:24.382] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:32:26.656] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:32:28.929] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:32:31.203] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:32:33.476] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:32:35.750] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:32:38.026] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:32:40.299] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:32:42.572] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:32:44.845] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:32:47.119] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:32:49.393] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:32:51.667] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:32:53.940] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:32:56.213] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:32:58.486] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:33:00.759] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:33:03.032] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:33:05.306] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:33:07.578] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:33:10.238] <TB2>     INFO: TBM Phase Settings: 236
[13:33:10.238] <TB2>     INFO: 400MHz Phase: 3
[13:33:10.238] <TB2>     INFO: 160MHz Phase: 7
[13:33:10.238] <TB2>     INFO: Functional Phase Area: 4
[13:33:10.241] <TB2>     INFO: Test took 356070 ms.
[13:33:10.241] <TB2>     INFO: PixTestTiming::TBMPhaseScan() done.
[13:33:10.241] <TB2>     INFO:    ----------------------------------------------------------------------
[13:33:10.241] <TB2>     INFO:    PixTestTiming::ROCDelayScan()
[13:33:10.241] <TB2>     INFO:    ----------------------------------------------------------------------
[13:33:10.242] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[13:33:11.382] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[13:33:14.030] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[13:33:17.806] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[13:33:21.582] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[13:33:25.357] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[13:33:29.132] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[13:33:32.908] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[13:33:36.687] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[13:33:38.206] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[13:33:39.726] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[13:33:41.246] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[13:33:42.767] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[13:33:44.288] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[13:33:45.808] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[13:33:47.329] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[13:33:48.849] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[13:33:50.370] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[13:33:51.889] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[13:33:54.162] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[13:33:56.436] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[13:33:58.709] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[13:34:00.984] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[13:34:03.258] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[13:34:05.531] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[13:34:07.051] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[13:34:08.574] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[13:34:10.847] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[13:34:13.121] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[13:34:15.394] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[13:34:17.667] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[13:34:19.940] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[13:34:22.214] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[13:34:23.733] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[13:34:25.253] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[13:34:27.527] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[13:34:29.801] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[13:34:32.075] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[13:34:34.348] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[13:34:36.622] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[13:34:38.919] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[13:34:40.439] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[13:34:41.969] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[13:34:44.246] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[13:34:46.522] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[13:34:48.797] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[13:34:51.077] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[13:34:53.350] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[13:34:55.628] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[13:34:57.147] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[13:34:58.667] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[13:35:00.940] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[13:35:03.213] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[13:35:05.486] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[13:35:07.759] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[13:35:10.033] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[13:35:12.306] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[13:35:13.826] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[13:35:15.347] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[13:35:16.868] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[13:35:18.387] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[13:35:19.908] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[13:35:21.432] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[13:35:22.952] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[13:35:24.865] <TB2>     INFO: ROC Delay Settings: 228
[13:35:24.865] <TB2>     INFO: ROC Header-Trailer/Token Delay: 11
[13:35:24.865] <TB2>     INFO: ROC Port 0 Delay: 4
[13:35:24.865] <TB2>     INFO: ROC Port 1 Delay: 4
[13:35:24.865] <TB2>     INFO: Functional ROC Area: 5
[13:35:24.869] <TB2>     INFO: Test took 134628 ms.
[13:35:24.869] <TB2>     INFO: PixTestTiming::ROCDelayScan() done.
[13:35:24.870] <TB2>     INFO:    ----------------------------------------------------------------------
[13:35:24.870] <TB2>     INFO:    PixTestTiming::TimingTest()
[13:35:24.870] <TB2>     INFO:    ----------------------------------------------------------------------
[13:35:26.010] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 80c0 40c8 40c8 40c8 40c8 40c8 40c8 40c8 40c8 e062 c000 a101 80c0 40c8 40c8 40c8 40c8 40c8 40c8 40c8 40c8 e062 c000 
[13:35:26.010] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 8000 40c8 40c8 40c8 40c8 40c8 40c8 40c8 40c8 e022 c000 a102 8000 40c8 40c8 40c8 40c8 40c8 40c8 40c8 40c8 e022 c000 
[13:35:26.010] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 8040 40c8 40c8 40c8 40c9 40c8 40c8 40c8 40c8 e022 c000 a103 8040 40c8 40c8 40c8 40c8 40c8 40c8 40c8 40c8 e022 c000 
[13:35:26.010] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[13:35:40.166] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:35:40.166] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[13:35:54.294] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:35:54.294] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[13:36:08.434] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:36:08.434] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[13:36:22.535] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:36:22.535] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[13:36:36.621] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:36:36.621] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[13:36:50.743] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:36:50.743] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[13:37:04.789] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:37:04.789] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[13:37:18.732] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:37:18.733] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[13:37:32.738] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:37:32.738] <TB2>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[13:37:46.719] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:37:47.100] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:37:47.113] <TB2>     INFO: Decoding statistics:
[13:37:47.113] <TB2>     INFO:   General information:
[13:37:47.113] <TB2>     INFO: 	 16bit words read:         240000000
[13:37:47.113] <TB2>     INFO: 	 valid events total:       20000000
[13:37:47.113] <TB2>     INFO: 	 empty events:             20000000
[13:37:47.113] <TB2>     INFO: 	 valid events with pixels: 0
[13:37:47.113] <TB2>     INFO: 	 valid pixel hits:         0
[13:37:47.113] <TB2>     INFO:   Event errors: 	           0
[13:37:47.113] <TB2>     INFO: 	 start marker:             0
[13:37:47.113] <TB2>     INFO: 	 stop marker:              0
[13:37:47.113] <TB2>     INFO: 	 overflow:                 0
[13:37:47.113] <TB2>     INFO: 	 invalid 5bit words:       0
[13:37:47.113] <TB2>     INFO: 	 invalid XOR eye diagram:  0
[13:37:47.113] <TB2>     INFO:   TBM errors: 		           0
[13:37:47.113] <TB2>     INFO: 	 flawed TBM headers:       0
[13:37:47.113] <TB2>     INFO: 	 flawed TBM trailers:      0
[13:37:47.113] <TB2>     INFO: 	 event ID mismatches:      0
[13:37:47.113] <TB2>     INFO:   ROC errors: 		           0
[13:37:47.113] <TB2>     INFO: 	 missing ROC header(s):    0
[13:37:47.113] <TB2>     INFO: 	 misplaced readback start: 0
[13:37:47.113] <TB2>     INFO:   Pixel decoding errors:	   0
[13:37:47.113] <TB2>     INFO: 	 pixel data incomplete:    0
[13:37:47.113] <TB2>     INFO: 	 pixel address:            0
[13:37:47.113] <TB2>     INFO: 	 pulse height fill bit:    0
[13:37:47.113] <TB2>     INFO: 	 buffer corruption:        0
[13:37:47.113] <TB2>     INFO:    ----------------------------------------------------------------------
[13:37:47.113] <TB2>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[13:37:47.113] <TB2>     INFO:    ----------------------------------------------------------------------
[13:37:47.113] <TB2>     INFO:    ----------------------------------------------------------------------
[13:37:47.113] <TB2>     INFO:    Read back bit status: 1
[13:37:47.113] <TB2>     INFO:    ----------------------------------------------------------------------
[13:37:47.113] <TB2>     INFO:    ----------------------------------------------------------------------
[13:37:47.113] <TB2>     INFO:    Timings are good!
[13:37:47.113] <TB2>     INFO:    ----------------------------------------------------------------------
[13:37:47.113] <TB2>     INFO: Test took 142243 ms.
[13:37:47.113] <TB2>     INFO: PixTestTiming::TimingTest() done.
[13:37:47.114] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Y-M-NS_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:37:47.114] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Y-M-NS_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:37:47.114] <TB2>     INFO: PixTestTiming::doTest took 632946 ms.
[13:37:47.114] <TB2>     INFO: PixTestTiming::doTest() done
[13:37:47.114] <TB2>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[13:37:47.114] <TB2>     INFO: Write out TBMPhaseScan_0_V0
[13:37:47.114] <TB2>     INFO: Write out TBMPhaseScan_1_V0
[13:37:47.114] <TB2>     INFO: Write out CombinedTBMPhaseScan_V0
[13:37:47.114] <TB2>     INFO: Write out ROCDelayScan3_V0
[13:37:47.115] <TB2>    DEBUG: <PixTestAlive.cc/init:L77> PixTestAlive::init()
[13:37:47.115] <TB2>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[13:37:47.467] <TB2>     INFO: ######################################################################
[13:37:47.467] <TB2>     INFO: PixTestAlive::doTest()
[13:37:47.467] <TB2>     INFO: ######################################################################
[13:37:47.470] <TB2>     INFO:    ----------------------------------------------------------------------
[13:37:47.470] <TB2>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:37:47.470] <TB2>     INFO:    ----------------------------------------------------------------------
[13:37:47.471] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:37:47.816] <TB2>     INFO: Expecting 41600 events.
[13:37:51.901] <TB2>     INFO: 41600 events read in total (3370ms).
[13:37:51.902] <TB2>     INFO: Test took 4431ms.
[13:37:51.910] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:37:51.910] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[13:37:51.910] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[13:37:52.286] <TB2>     INFO: PixTestAlive::aliveTest() done
[13:37:52.286] <TB2>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    0    0    0    1    0    0    0    0    0    0
[13:37:52.286] <TB2>    DEBUG: <PixTestAlive.cc/aliveTest:L188> number of red-efficiency pixels:     0    0    0    0    0    0    0    0    0    1    0    0    0    0    0    0
[13:37:52.289] <TB2>     INFO:    ----------------------------------------------------------------------
[13:37:52.289] <TB2>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:37:52.289] <TB2>     INFO:    ----------------------------------------------------------------------
[13:37:52.290] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:37:52.640] <TB2>     INFO: Expecting 41600 events.
[13:37:55.623] <TB2>     INFO: 41600 events read in total (2268ms).
[13:37:55.623] <TB2>     INFO: Test took 3333ms.
[13:37:55.623] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:37:55.623] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[13:37:55.623] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[13:37:55.624] <TB2>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[13:37:56.028] <TB2>     INFO: PixTestAlive::maskTest() done
[13:37:56.028] <TB2>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:37:56.031] <TB2>     INFO:    ----------------------------------------------------------------------
[13:37:56.031] <TB2>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:37:56.031] <TB2>     INFO:    ----------------------------------------------------------------------
[13:37:56.033] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:37:56.383] <TB2>     INFO: Expecting 41600 events.
[13:38:00.484] <TB2>     INFO: 41600 events read in total (3386ms).
[13:38:00.485] <TB2>     INFO: Test took 4452ms.
[13:38:00.493] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:38:00.493] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[13:38:00.493] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[13:38:00.870] <TB2>     INFO: PixTestAlive::addressDecodingTest() done
[13:38:00.870] <TB2>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:38:00.871] <TB2>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[13:38:00.871] <TB2>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L109> PixTestAlive dtor
[13:38:00.878] <TB2>     INFO: ######################################################################
[13:38:00.878] <TB2>     INFO: PixTestTrim::doTest()
[13:38:00.878] <TB2>     INFO: ######################################################################
[13:38:00.881] <TB2>     INFO:    ----------------------------------------------------------------------
[13:38:00.881] <TB2>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[13:38:00.881] <TB2>     INFO:    ----------------------------------------------------------------------
[13:38:00.961] <TB2>     INFO: ---> VthrComp thr map (minimal VthrComp)
[13:38:00.961] <TB2>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:38:00.979] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:38:00.979] <TB2>     INFO:     run 1 of 1
[13:38:00.979] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:38:01.331] <TB2>     INFO: Expecting 5025280 events.
[13:38:45.948] <TB2>     INFO: 1388784 events read in total (43902ms).
[13:39:30.175] <TB2>     INFO: 2760496 events read in total (88129ms).
[13:40:14.050] <TB2>     INFO: 4139472 events read in total (132005ms).
[13:40:42.361] <TB2>     INFO: 5025280 events read in total (160315ms).
[13:40:42.409] <TB2>     INFO: Test took 161430ms.
[13:40:42.476] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:40:42.590] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:40:44.106] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:40:45.513] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:40:46.943] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:40:48.367] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:40:49.743] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:40:51.180] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:40:52.653] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:40:54.107] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:40:55.582] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:40:56.989] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:40:58.463] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:40:59.925] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:41:01.345] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:41:02.832] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:41:04.307] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:41:05.786] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 238665728
[13:41:05.790] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 104.76 minThrLimit = 104.697 minThrNLimit = 131.487 -> result = 104.76 -> 104
[13:41:05.791] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 83.9852 minThrLimit = 83.9732 minThrNLimit = 106.35 -> result = 83.9852 -> 83
[13:41:05.791] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.1244 minThrLimit = 98.1043 minThrNLimit = 121.601 -> result = 98.1244 -> 98
[13:41:05.792] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.2913 minThrLimit = 90.2434 minThrNLimit = 115.338 -> result = 90.2913 -> 90
[13:41:05.792] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 86.2309 minThrLimit = 86.2072 minThrNLimit = 110.796 -> result = 86.2309 -> 86
[13:41:05.793] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.9039 minThrLimit = 99.8792 minThrNLimit = 122.928 -> result = 99.9039 -> 99
[13:41:05.793] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.6868 minThrLimit = 98.6749 minThrNLimit = 126.812 -> result = 98.6868 -> 98
[13:41:05.793] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.2963 minThrLimit = 92.2459 minThrNLimit = 121.065 -> result = 92.2963 -> 92
[13:41:05.794] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 103.272 minThrLimit = 103.253 minThrNLimit = 130.822 -> result = 103.272 -> 103
[13:41:05.794] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.6534 minThrLimit = 96.6305 minThrNLimit = 117.738 -> result = 96.6534 -> 96
[13:41:05.795] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.798 minThrLimit = 100.78 minThrNLimit = 129.094 -> result = 100.798 -> 100
[13:41:05.795] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.988 minThrLimit = 101.972 minThrNLimit = 128.073 -> result = 101.988 -> 101
[13:41:05.795] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.8746 minThrLimit = 95.86 minThrNLimit = 119.997 -> result = 95.8746 -> 95
[13:41:05.796] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 105.483 minThrLimit = 105.44 minThrNLimit = 133.398 -> result = 105.483 -> 105
[13:41:05.796] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.7836 minThrLimit = 97.7821 minThrNLimit = 125.285 -> result = 97.7836 -> 97
[13:41:05.796] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 102.694 minThrLimit = 102.661 minThrNLimit = 128.905 -> result = 102.694 -> 102
[13:41:05.796] <TB2>     INFO: ROC 0 VthrComp = 104
[13:41:05.797] <TB2>     INFO: ROC 1 VthrComp = 83
[13:41:05.797] <TB2>     INFO: ROC 2 VthrComp = 98
[13:41:05.797] <TB2>     INFO: ROC 3 VthrComp = 90
[13:41:05.797] <TB2>     INFO: ROC 4 VthrComp = 86
[13:41:05.797] <TB2>     INFO: ROC 5 VthrComp = 99
[13:41:05.797] <TB2>     INFO: ROC 6 VthrComp = 98
[13:41:05.797] <TB2>     INFO: ROC 7 VthrComp = 92
[13:41:05.798] <TB2>     INFO: ROC 8 VthrComp = 103
[13:41:05.798] <TB2>     INFO: ROC 9 VthrComp = 96
[13:41:05.798] <TB2>     INFO: ROC 10 VthrComp = 100
[13:41:05.798] <TB2>     INFO: ROC 11 VthrComp = 101
[13:41:05.798] <TB2>     INFO: ROC 12 VthrComp = 95
[13:41:05.798] <TB2>     INFO: ROC 13 VthrComp = 105
[13:41:05.798] <TB2>     INFO: ROC 14 VthrComp = 97
[13:41:05.798] <TB2>     INFO: ROC 15 VthrComp = 102
[13:41:05.799] <TB2>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[13:41:05.799] <TB2>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:41:05.814] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:41:05.814] <TB2>     INFO:     run 1 of 1
[13:41:05.814] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:41:06.159] <TB2>     INFO: Expecting 5025280 events.
[13:41:41.059] <TB2>     INFO: 886456 events read in total (34185ms).
[13:42:16.204] <TB2>     INFO: 1771264 events read in total (69330ms).
[13:42:51.805] <TB2>     INFO: 2655568 events read in total (104931ms).
[13:43:29.078] <TB2>     INFO: 3531296 events read in total (142204ms).
[13:44:03.979] <TB2>     INFO: 4402400 events read in total (177105ms).
[13:44:29.220] <TB2>     INFO: 5025280 events read in total (202346ms).
[13:44:29.285] <TB2>     INFO: Test took 203471ms.
[13:44:29.462] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:44:29.805] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:44:31.394] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:44:33.005] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:44:34.582] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:44:36.162] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:44:37.729] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:44:39.327] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:44:40.897] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:44:42.472] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:44:44.060] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:44:45.676] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:44:47.267] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:44:48.866] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:44:50.457] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:44:52.048] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:44:53.616] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:44:55.198] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 288858112
[13:44:55.201] <TB2>     INFO:    roc 0 with ID = 0  has maximal Vcal 59.4146 for pixel 24/79 mean/min/max = 47.2979/35.0751/59.5207
[13:44:55.201] <TB2>     INFO:    roc 1 with ID = 1  has maximal Vcal 60.6384 for pixel 27/1 mean/min/max = 46.5659/32.2734/60.8584
[13:44:55.202] <TB2>     INFO:    roc 2 with ID = 2  has maximal Vcal 55.8646 for pixel 3/75 mean/min/max = 43.9765/31.6841/56.2689
[13:44:55.202] <TB2>     INFO:    roc 3 with ID = 3  has maximal Vcal 58.625 for pixel 19/21 mean/min/max = 45.9776/33.2256/58.7296
[13:44:55.202] <TB2>     INFO:    roc 4 with ID = 4  has maximal Vcal 54.2164 for pixel 24/5 mean/min/max = 43.2275/32.2331/54.2218
[13:44:55.203] <TB2>     INFO:    roc 5 with ID = 5  has maximal Vcal 58.1693 for pixel 51/11 mean/min/max = 45.6623/33.0351/58.2895
[13:44:55.203] <TB2>     INFO:    roc 6 with ID = 6  has maximal Vcal 55.0427 for pixel 8/0 mean/min/max = 43.8867/32.5042/55.2692
[13:44:55.203] <TB2>     INFO:    roc 7 with ID = 7  has maximal Vcal 56.2616 for pixel 23/76 mean/min/max = 45.0905/33.7789/56.402
[13:44:55.204] <TB2>     INFO:    roc 8 with ID = 8  has maximal Vcal 58.4366 for pixel 1/39 mean/min/max = 45.2206/32.0034/58.4378
[13:44:55.204] <TB2>     INFO:    roc 9 with ID = 9  has maximal Vcal 58.9914 for pixel 25/3 mean/min/max = 45.6347/32.1767/59.0928
[13:44:55.205] <TB2>     INFO:    roc 10 with ID = 10  has maximal Vcal 59.4523 for pixel 18/3 mean/min/max = 46.0275/32.5285/59.5265
[13:44:55.205] <TB2>     INFO:    roc 11 with ID = 11  has maximal Vcal 59.3157 for pixel 14/0 mean/min/max = 46.2197/32.7695/59.6699
[13:44:55.205] <TB2>     INFO:    roc 12 with ID = 12  has maximal Vcal 54.4532 for pixel 25/15 mean/min/max = 44.3635/33.9918/54.7352
[13:44:55.205] <TB2>     INFO:    roc 13 with ID = 13  has maximal Vcal 57.5793 for pixel 19/14 mean/min/max = 46.1172/34.6107/57.6237
[13:44:55.206] <TB2>     INFO:    roc 14 with ID = 14  has maximal Vcal 55.7628 for pixel 18/10 mean/min/max = 44.1514/32.3076/55.9952
[13:44:55.206] <TB2>     INFO:    roc 15 with ID = 15  has maximal Vcal 56.1057 for pixel 0/79 mean/min/max = 44.5908/33.0169/56.1647
[13:44:55.206] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:44:55.338] <TB2>     INFO: Expecting 411648 events.
[13:45:03.005] <TB2>     INFO: 411648 events read in total (6946ms).
[13:45:03.012] <TB2>     INFO: Expecting 411648 events.
[13:45:10.547] <TB2>     INFO: 411648 events read in total (6873ms).
[13:45:10.556] <TB2>     INFO: Expecting 411648 events.
[13:45:18.045] <TB2>     INFO: 411648 events read in total (6824ms).
[13:45:18.057] <TB2>     INFO: Expecting 411648 events.
[13:45:25.614] <TB2>     INFO: 411648 events read in total (6888ms).
[13:45:25.641] <TB2>     INFO: Expecting 411648 events.
[13:45:33.261] <TB2>     INFO: 411648 events read in total (6997ms).
[13:45:33.277] <TB2>     INFO: Expecting 411648 events.
[13:45:40.866] <TB2>     INFO: 411648 events read in total (6937ms).
[13:45:40.884] <TB2>     INFO: Expecting 411648 events.
[13:45:48.478] <TB2>     INFO: 411648 events read in total (6937ms).
[13:45:48.500] <TB2>     INFO: Expecting 411648 events.
[13:45:56.093] <TB2>     INFO: 411648 events read in total (6945ms).
[13:45:56.116] <TB2>     INFO: Expecting 411648 events.
[13:46:03.691] <TB2>     INFO: 411648 events read in total (6924ms).
[13:46:03.717] <TB2>     INFO: Expecting 411648 events.
[13:46:11.311] <TB2>     INFO: 411648 events read in total (6947ms).
[13:46:11.341] <TB2>     INFO: Expecting 411648 events.
[13:46:18.977] <TB2>     INFO: 411648 events read in total (6995ms).
[13:46:19.010] <TB2>     INFO: Expecting 411648 events.
[13:46:26.580] <TB2>     INFO: 411648 events read in total (6937ms).
[13:46:26.615] <TB2>     INFO: Expecting 411648 events.
[13:46:34.221] <TB2>     INFO: 411648 events read in total (6968ms).
[13:46:34.271] <TB2>     INFO: Expecting 411648 events.
[13:46:41.860] <TB2>     INFO: 411648 events read in total (6968ms).
[13:46:41.904] <TB2>     INFO: Expecting 411648 events.
[13:46:49.505] <TB2>     INFO: 411648 events read in total (6973ms).
[13:46:49.548] <TB2>     INFO: Expecting 411648 events.
[13:46:57.053] <TB2>     INFO: 411648 events read in total (6880ms).
[13:46:57.100] <TB2>     INFO: Test took 121894ms.
[13:46:57.617] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.5046 < 35 for itrim = 119; old thr = 33.8641 ... break
[13:46:57.661] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.78 < 35 for itrim+1 = 106; old thr = 34.9874 ... break
[13:46:57.690] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0115 < 35 for itrim = 89; old thr = 33.5878 ... break
[13:46:57.735] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0033 < 35 for itrim = 114; old thr = 34.4664 ... break
[13:46:57.777] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.9146 < 35 for itrim = 96; old thr = 33.9391 ... break
[13:46:57.806] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0419 < 35 for itrim = 91; old thr = 34.6603 ... break
[13:46:57.847] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4043 < 35 for itrim = 97; old thr = 34.5319 ... break
[13:46:57.892] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2215 < 35 for itrim = 102; old thr = 34.6827 ... break
[13:46:57.927] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1313 < 35 for itrim = 111; old thr = 33.7246 ... break
[13:46:57.970] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.276 < 35 for itrim = 114; old thr = 34.5482 ... break
[13:46:58.013] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.6372 < 35 for itrim+1 = 114; old thr = 34.2056 ... break
[13:46:58.052] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.704 < 35 for itrim+1 = 105; old thr = 34.4428 ... break
[13:46:58.094] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1673 < 35 for itrim = 110; old thr = 33.5925 ... break
[13:46:58.133] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4252 < 35 for itrim = 111; old thr = 34.3546 ... break
[13:46:58.181] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0058 < 35 for itrim = 109; old thr = 34.8026 ... break
[13:46:58.211] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.2186 < 35 for itrim+1 = 102; old thr = 34.587 ... break
[13:46:58.289] <TB2>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[13:46:58.300] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:46:58.300] <TB2>     INFO:     run 1 of 1
[13:46:58.301] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:46:58.643] <TB2>     INFO: Expecting 5025280 events.
[13:47:34.158] <TB2>     INFO: 870336 events read in total (34800ms).
[13:48:09.112] <TB2>     INFO: 1739360 events read in total (69754ms).
[13:48:44.139] <TB2>     INFO: 2607896 events read in total (104781ms).
[13:49:21.677] <TB2>     INFO: 3466016 events read in total (142319ms).
[13:49:56.785] <TB2>     INFO: 4319152 events read in total (177428ms).
[13:50:25.834] <TB2>     INFO: 5025280 events read in total (206476ms).
[13:50:25.920] <TB2>     INFO: Test took 207619ms.
[13:50:26.106] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:50:26.480] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:50:28.133] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:50:29.787] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:50:31.440] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:50:33.077] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:50:34.743] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:50:36.319] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:50:37.852] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:50:39.381] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:50:40.942] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:50:42.520] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:50:44.073] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:50:45.640] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:50:47.230] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:50:48.782] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:50:50.295] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:50:51.835] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 262082560
[13:50:51.836] <TB2>     INFO: ---> TrimStepCorr4 extremal thresholds: 12.073200 .. 49.816955
[13:50:51.911] <TB2>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 2 .. 59 (-1/-1) hits flags = 528 (plus default)
[13:50:51.921] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:50:51.921] <TB2>     INFO:     run 1 of 1
[13:50:51.922] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:50:52.267] <TB2>     INFO: Expecting 1930240 events.
[13:51:36.629] <TB2>     INFO: 1157200 events read in total (43647ms).
[13:52:05.487] <TB2>     INFO: 1930240 events read in total (72505ms).
[13:52:05.508] <TB2>     INFO: Test took 73586ms.
[13:52:05.550] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:52:05.641] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:52:06.634] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:52:07.627] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:52:08.620] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:52:09.609] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:52:10.607] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:52:11.599] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:52:12.597] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:52:13.588] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:52:14.580] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:52:15.566] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:52:16.558] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:52:17.555] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:52:18.543] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:52:19.532] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:52:20.523] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:52:21.520] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 222785536
[13:52:21.600] <TB2>     INFO: ---> TrimStepCorr2 extremal thresholds: 15.557413 .. 45.079063
[13:52:21.676] <TB2>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 5 .. 55 (-1/-1) hits flags = 528 (plus default)
[13:52:21.686] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:52:21.686] <TB2>     INFO:     run 1 of 1
[13:52:21.686] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:52:22.029] <TB2>     INFO: Expecting 1697280 events.
[13:53:04.703] <TB2>     INFO: 1167208 events read in total (41959ms).
[13:53:23.671] <TB2>     INFO: 1697280 events read in total (60927ms).
[13:53:23.685] <TB2>     INFO: Test took 61999ms.
[13:53:23.718] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:53:23.787] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:53:24.778] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:53:25.767] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:53:26.759] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:53:27.752] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:53:28.751] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:53:29.753] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:53:30.764] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:53:31.772] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:53:32.775] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:53:33.774] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:53:34.784] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:53:35.801] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:53:36.812] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:53:37.833] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:53:38.857] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:53:39.894] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 269606912
[13:53:39.979] <TB2>     INFO: ---> TrimStepCorr1a extremal thresholds: 21.660435 .. 42.003748
[13:53:40.055] <TB2>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 11 .. 52 (-1/-1) hits flags = 528 (plus default)
[13:53:40.065] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:53:40.065] <TB2>     INFO:     run 1 of 1
[13:53:40.065] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:53:40.426] <TB2>     INFO: Expecting 1397760 events.
[13:54:23.958] <TB2>     INFO: 1152888 events read in total (42814ms).
[13:54:32.895] <TB2>     INFO: 1397760 events read in total (51751ms).
[13:54:32.916] <TB2>     INFO: Test took 52853ms.
[13:54:32.953] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:54:33.017] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:54:33.999] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:54:34.982] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:54:35.966] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:54:36.945] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:54:37.936] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:54:38.931] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:54:39.924] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:54:40.869] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:54:41.810] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:54:42.745] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:54:43.693] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:54:44.629] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:54:45.566] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:54:46.502] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:54:47.437] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:54:48.377] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 341258240
[13:54:48.459] <TB2>     INFO: ---> TrimStepCorr1b extremal thresholds: 22.512728 .. 42.000076
[13:54:48.535] <TB2>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 12 .. 52 (-1/-1) hits flags = 528 (plus default)
[13:54:48.546] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:54:48.546] <TB2>     INFO:     run 1 of 1
[13:54:48.546] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:54:48.889] <TB2>     INFO: Expecting 1364480 events.
[13:55:30.256] <TB2>     INFO: 1146328 events read in total (40652ms).
[13:55:38.269] <TB2>     INFO: 1364480 events read in total (48665ms).
[13:55:38.282] <TB2>     INFO: Test took 49736ms.
[13:55:38.311] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:55:38.374] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:55:39.343] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:55:40.311] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:55:41.285] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:55:42.259] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:55:43.232] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:55:44.205] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:55:45.186] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:55:46.164] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:55:47.146] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:55:48.115] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:55:49.084] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:55:50.059] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:55:51.027] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:55:51.999] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:55:53.012] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:55:53.990] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 223322112
[13:55:54.073] <TB2>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[13:55:54.073] <TB2>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[13:55:54.084] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:55:54.084] <TB2>     INFO:     run 1 of 1
[13:55:54.084] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:55:54.432] <TB2>     INFO: Expecting 1364480 events.
[13:56:33.003] <TB2>     INFO: 1075480 events read in total (38856ms).
[13:56:45.097] <TB2>     INFO: 1364480 events read in total (49950ms).
[13:56:45.111] <TB2>     INFO: Test took 51027ms.
[13:56:45.150] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:56:45.223] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:56:46.214] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:56:47.188] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:56:48.165] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:56:49.133] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:56:50.108] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:56:51.079] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:56:52.054] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:56:53.025] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:56:53.997] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:56:54.963] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:56:55.935] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:56:56.907] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:56:57.874] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:56:58.846] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:56:59.813] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:57:00.785] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 229142528
[13:57:00.817] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NS_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters35_C0.dat
[13:57:00.817] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NS_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters35_C1.dat
[13:57:00.817] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NS_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters35_C2.dat
[13:57:00.817] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NS_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters35_C3.dat
[13:57:00.817] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NS_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters35_C4.dat
[13:57:00.817] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NS_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters35_C5.dat
[13:57:00.817] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NS_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters35_C6.dat
[13:57:00.818] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NS_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters35_C7.dat
[13:57:00.818] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NS_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters35_C8.dat
[13:57:00.818] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NS_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters35_C9.dat
[13:57:00.818] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NS_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters35_C10.dat
[13:57:00.818] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NS_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters35_C11.dat
[13:57:00.818] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NS_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters35_C12.dat
[13:57:00.818] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NS_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters35_C13.dat
[13:57:00.818] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NS_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters35_C14.dat
[13:57:00.818] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NS_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters35_C15.dat
[13:57:00.818] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-M-NS_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//trimParameters35_C0.dat
[13:57:00.826] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-M-NS_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//trimParameters35_C1.dat
[13:57:00.834] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-M-NS_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//trimParameters35_C2.dat
[13:57:00.841] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-M-NS_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//trimParameters35_C3.dat
[13:57:00.848] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-M-NS_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//trimParameters35_C4.dat
[13:57:00.855] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-M-NS_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//trimParameters35_C5.dat
[13:57:00.863] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-M-NS_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//trimParameters35_C6.dat
[13:57:00.870] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-M-NS_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//trimParameters35_C7.dat
[13:57:00.877] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-M-NS_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//trimParameters35_C8.dat
[13:57:00.884] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-M-NS_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//trimParameters35_C9.dat
[13:57:00.891] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-M-NS_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//trimParameters35_C10.dat
[13:57:00.898] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-M-NS_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//trimParameters35_C11.dat
[13:57:00.905] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-M-NS_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//trimParameters35_C12.dat
[13:57:00.912] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-M-NS_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//trimParameters35_C13.dat
[13:57:00.920] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-M-NS_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//trimParameters35_C14.dat
[13:57:00.927] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-M-NS_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//trimParameters35_C15.dat
[13:57:00.934] <TB2>     INFO: PixTestTrim::trimTest() done
[13:57:00.934] <TB2>     INFO: vtrim:     119 106  89 114  96  91  97 102 111 114 114 105 110 111 109 102 
[13:57:00.934] <TB2>     INFO: vthrcomp:  104  83  98  90  86  99  98  92 103  96 100 101  95 105  97 102 
[13:57:00.934] <TB2>     INFO: vcal mean:  35.03  34.94  34.93  35.00  34.92  35.01  34.97  35.00  34.99  34.97  34.98  34.97  34.97  35.02  34.95  35.01 
[13:57:00.934] <TB2>     INFO: vcal RMS:    0.84   0.87   0.85   0.84   0.80   0.84   0.81   0.81   0.85   1.04   0.87   0.89   0.82   0.82   0.83   0.80 
[13:57:00.934] <TB2>     INFO: bits mean:   8.65   9.53  10.18   9.35  10.45   8.82  10.03   9.39   9.92   9.94   9.54   9.14  10.02   9.03  10.07   9.25 
[13:57:00.934] <TB2>     INFO: bits RMS:    2.56   2.60   2.56   2.60   2.36   2.93   2.55   2.56   2.54   2.51   2.67   2.77   2.30   2.52   2.51   2.83 
[13:57:00.944] <TB2>     INFO:    ----------------------------------------------------------------------
[13:57:00.944] <TB2>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[13:57:00.944] <TB2>     INFO:    ----------------------------------------------------------------------
[13:57:00.946] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[13:57:00.946] <TB2>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[13:57:00.957] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:57:00.957] <TB2>     INFO:     run 1 of 1
[13:57:00.957] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:57:01.300] <TB2>     INFO: Expecting 4160000 events.
[13:57:47.677] <TB2>     INFO: 1139845 events read in total (45662ms).
[13:58:34.392] <TB2>     INFO: 2268960 events read in total (92377ms).
[13:59:19.683] <TB2>     INFO: 3384685 events read in total (137668ms).
[13:59:51.276] <TB2>     INFO: 4160000 events read in total (169261ms).
[13:59:51.349] <TB2>     INFO: Test took 170392ms.
[13:59:51.484] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:59:51.717] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:59:53.580] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:59:55.490] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:59:57.427] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:59:59.354] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:00:01.318] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:00:03.287] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:00:05.212] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:00:07.178] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:00:09.157] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:00:11.197] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:00:13.201] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:00:15.204] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:00:17.139] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:00:19.052] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:00:20.898] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:00:22.798] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 318689280
[14:00:22.798] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[14:00:22.874] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[14:00:22.874] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 166 (-1/-1) hits flags = 528 (plus default)
[14:00:22.885] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:00:22.885] <TB2>     INFO:     run 1 of 1
[14:00:22.885] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:00:23.228] <TB2>     INFO: Expecting 3473600 events.
[14:01:11.716] <TB2>     INFO: 1200645 events read in total (47773ms).
[14:01:58.111] <TB2>     INFO: 2381005 events read in total (94168ms).
[14:02:41.955] <TB2>     INFO: 3473600 events read in total (138013ms).
[14:02:42.006] <TB2>     INFO: Test took 139122ms.
[14:02:42.097] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:02:42.277] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:02:43.935] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:02:45.666] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:02:47.335] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:02:49.067] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:02:50.787] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:02:52.453] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:02:54.155] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:02:55.880] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:02:57.540] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:02:59.230] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:03:00.903] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:03:02.581] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:03:04.306] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:03:05.978] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:03:07.680] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:03:09.338] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 234033152
[14:03:09.339] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[14:03:09.416] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[14:03:09.416] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 154 (-1/-1) hits flags = 528 (plus default)
[14:03:09.427] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:03:09.427] <TB2>     INFO:     run 1 of 1
[14:03:09.427] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:03:09.771] <TB2>     INFO: Expecting 3224000 events.
[14:03:59.050] <TB2>     INFO: 1255435 events read in total (48564ms).
[14:04:45.051] <TB2>     INFO: 2484140 events read in total (94565ms).
[14:05:14.097] <TB2>     INFO: 3224000 events read in total (123611ms).
[14:05:14.136] <TB2>     INFO: Test took 124709ms.
[14:05:14.214] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:05:14.373] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:05:15.983] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:05:17.698] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:05:19.343] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:05:21.036] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:05:22.733] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:05:24.365] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:05:26.046] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:05:27.748] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:05:29.384] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:05:31.045] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:05:32.683] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:05:34.317] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:05:35.993] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:05:37.619] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:05:39.288] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:05:40.910] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 237768704
[14:05:40.910] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[14:05:40.984] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[14:05:40.984] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 154 (-1/-1) hits flags = 528 (plus default)
[14:05:40.995] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:05:40.995] <TB2>     INFO:     run 1 of 1
[14:05:40.995] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:05:41.344] <TB2>     INFO: Expecting 3224000 events.
[14:06:30.662] <TB2>     INFO: 1254380 events read in total (48604ms).
[14:07:18.072] <TB2>     INFO: 2482225 events read in total (96014ms).
[14:07:47.214] <TB2>     INFO: 3224000 events read in total (125156ms).
[14:07:47.252] <TB2>     INFO: Test took 126257ms.
[14:07:47.328] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:07:47.473] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:07:49.025] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:07:50.686] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:07:52.269] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:07:53.890] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:07:55.525] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:07:57.078] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:07:58.696] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:08:00.322] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:08:01.880] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:08:03.468] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:08:05.036] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:08:06.595] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:08:08.211] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:08:09.777] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:08:11.382] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:08:12.938] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 226525184
[14:08:12.939] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[14:08:13.011] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[14:08:13.012] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 154 (-1/-1) hits flags = 528 (plus default)
[14:08:13.022] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:08:13.022] <TB2>     INFO:     run 1 of 1
[14:08:13.022] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:08:13.365] <TB2>     INFO: Expecting 3224000 events.
[14:09:02.775] <TB2>     INFO: 1253605 events read in total (48694ms).
[14:09:52.669] <TB2>     INFO: 2481285 events read in total (98588ms).
[14:10:21.937] <TB2>     INFO: 3224000 events read in total (127857ms).
[14:10:21.979] <TB2>     INFO: Test took 128958ms.
[14:10:22.055] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:10:22.198] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:10:23.765] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:10:25.431] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:10:27.025] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:10:28.665] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:10:30.313] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:10:31.887] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:10:33.505] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:10:35.164] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:10:36.796] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:10:38.451] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:10:40.092] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:10:41.727] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:10:43.424] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:10:45.067] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:10:46.741] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:10:48.372] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 318074880
[14:10:48.373] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 9.83968, thr difference RMS: 1.21695
[14:10:48.373] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 9.70684, thr difference RMS: 1.34302
[14:10:48.373] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 9.40567, thr difference RMS: 1.75748
[14:10:48.373] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 8.46739, thr difference RMS: 1.5013
[14:10:48.373] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 9.27326, thr difference RMS: 1.31513
[14:10:48.374] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 9.48899, thr difference RMS: 1.81651
[14:10:48.374] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 8.49359, thr difference RMS: 1.70975
[14:10:48.374] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 8.72465, thr difference RMS: 1.53796
[14:10:48.374] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 9.85089, thr difference RMS: 1.46734
[14:10:48.375] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 8.69636, thr difference RMS: 1.55449
[14:10:48.375] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 9.70191, thr difference RMS: 1.87967
[14:10:48.375] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 10.1961, thr difference RMS: 1.77169
[14:10:48.375] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 8.14101, thr difference RMS: 1.63757
[14:10:48.375] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 9.437, thr difference RMS: 1.63314
[14:10:48.376] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 8.42821, thr difference RMS: 1.57048
[14:10:48.376] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 8.47912, thr difference RMS: 1.78722
[14:10:48.376] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 9.85567, thr difference RMS: 1.21159
[14:10:48.376] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 9.79337, thr difference RMS: 1.35247
[14:10:48.377] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 9.55818, thr difference RMS: 1.75855
[14:10:48.377] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 8.4225, thr difference RMS: 1.47336
[14:10:48.377] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 9.28019, thr difference RMS: 1.32908
[14:10:48.377] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 9.51988, thr difference RMS: 1.82664
[14:10:48.377] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 8.54213, thr difference RMS: 1.6778
[14:10:48.378] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 8.65275, thr difference RMS: 1.513
[14:10:48.378] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 9.86082, thr difference RMS: 1.50948
[14:10:48.378] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 8.72077, thr difference RMS: 1.55714
[14:10:48.378] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 9.76483, thr difference RMS: 1.89645
[14:10:48.378] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 10.2483, thr difference RMS: 1.8043
[14:10:48.379] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 8.02194, thr difference RMS: 1.63089
[14:10:48.379] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 9.40274, thr difference RMS: 1.63691
[14:10:48.379] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 8.4893, thr difference RMS: 1.54378
[14:10:48.379] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 8.46366, thr difference RMS: 1.8003
[14:10:48.380] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 10.0006, thr difference RMS: 1.20576
[14:10:48.380] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 9.97661, thr difference RMS: 1.33895
[14:10:48.380] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 9.81017, thr difference RMS: 1.73451
[14:10:48.380] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 8.4997, thr difference RMS: 1.4635
[14:10:48.380] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 9.33351, thr difference RMS: 1.33234
[14:10:48.381] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 9.62695, thr difference RMS: 1.81827
[14:10:48.381] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 8.67506, thr difference RMS: 1.67891
[14:10:48.381] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 8.70931, thr difference RMS: 1.52639
[14:10:48.381] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 9.90873, thr difference RMS: 1.48899
[14:10:48.381] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 8.77436, thr difference RMS: 1.5427
[14:10:48.382] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 9.90931, thr difference RMS: 1.89833
[14:10:48.382] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 10.4062, thr difference RMS: 1.80871
[14:10:48.382] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 8.014, thr difference RMS: 1.6322
[14:10:48.382] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 9.42975, thr difference RMS: 1.64558
[14:10:48.382] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 8.55658, thr difference RMS: 1.55359
[14:10:48.382] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 8.50445, thr difference RMS: 1.8022
[14:10:48.383] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 10.0998, thr difference RMS: 1.21692
[14:10:48.383] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 10.1083, thr difference RMS: 1.36405
[14:10:48.383] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 10.0175, thr difference RMS: 1.69798
[14:10:48.383] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 8.32043, thr difference RMS: 1.44385
[14:10:48.383] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 9.43633, thr difference RMS: 1.30428
[14:10:48.384] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 9.62467, thr difference RMS: 1.83547
[14:10:48.384] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 8.82869, thr difference RMS: 1.68226
[14:10:48.384] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 8.77329, thr difference RMS: 1.5237
[14:10:48.384] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 10.0241, thr difference RMS: 1.49403
[14:10:48.385] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 8.83374, thr difference RMS: 1.53812
[14:10:48.385] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 10.0729, thr difference RMS: 1.91364
[14:10:48.385] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 10.4978, thr difference RMS: 1.82462
[14:10:48.385] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 7.93518, thr difference RMS: 1.62998
[14:10:48.385] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 9.41656, thr difference RMS: 1.62599
[14:10:48.385] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 8.72983, thr difference RMS: 1.53809
[14:10:48.386] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 8.51891, thr difference RMS: 1.80676
[14:10:48.489] <TB2>     INFO: PixTestTrim::trimBitTest() done 
[14:10:48.492] <TB2>     INFO: PixTestTrim::doTest() done, duration: 1967 seconds
[14:10:48.492] <TB2>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[14:10:49.196] <TB2>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[14:10:49.196] <TB2>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[14:10:49.199] <TB2>     INFO: ######################################################################
[14:10:49.199] <TB2>     INFO: PixTestScurves::doTest() ntrig = 200
[14:10:49.199] <TB2>     INFO: ######################################################################
[14:10:49.199] <TB2>     INFO:    ----------------------------------------------------------------------
[14:10:49.199] <TB2>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[14:10:49.199] <TB2>     INFO:    ----------------------------------------------------------------------
[14:10:49.199] <TB2>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[14:10:49.210] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 200
[14:10:49.210] <TB2>     INFO:     run 1 of 1
[14:10:49.211] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:10:49.554] <TB2>     INFO: Expecting 59072000 events.
[14:11:18.577] <TB2>     INFO: 1073000 events read in total (28308ms).
[14:11:47.290] <TB2>     INFO: 2141200 events read in total (57021ms).
[14:12:17.342] <TB2>     INFO: 3212000 events read in total (87073ms).
[14:12:45.755] <TB2>     INFO: 4283600 events read in total (115486ms).
[14:13:14.275] <TB2>     INFO: 5351800 events read in total (144006ms).
[14:13:42.661] <TB2>     INFO: 6422200 events read in total (172392ms).
[14:14:11.452] <TB2>     INFO: 7492400 events read in total (201183ms).
[14:14:40.013] <TB2>     INFO: 8561400 events read in total (229744ms).
[14:15:08.727] <TB2>     INFO: 9633800 events read in total (258458ms).
[14:15:37.441] <TB2>     INFO: 10702600 events read in total (287172ms).
[14:16:06.224] <TB2>     INFO: 11770800 events read in total (315956ms).
[14:16:34.983] <TB2>     INFO: 12842400 events read in total (344714ms).
[14:17:03.783] <TB2>     INFO: 13912000 events read in total (373514ms).
[14:17:32.621] <TB2>     INFO: 14980600 events read in total (402352ms).
[14:18:01.426] <TB2>     INFO: 16052800 events read in total (431157ms).
[14:18:30.287] <TB2>     INFO: 17121200 events read in total (460018ms).
[14:18:59.093] <TB2>     INFO: 18189400 events read in total (488824ms).
[14:19:27.867] <TB2>     INFO: 19262000 events read in total (517598ms).
[14:19:56.793] <TB2>     INFO: 20330800 events read in total (546524ms).
[14:20:25.645] <TB2>     INFO: 21399400 events read in total (575376ms).
[14:20:54.432] <TB2>     INFO: 22471600 events read in total (604163ms).
[14:21:23.191] <TB2>     INFO: 23540200 events read in total (632922ms).
[14:21:51.851] <TB2>     INFO: 24608600 events read in total (661582ms).
[14:22:20.639] <TB2>     INFO: 25681800 events read in total (690370ms).
[14:22:49.444] <TB2>     INFO: 26750400 events read in total (719175ms).
[14:23:18.183] <TB2>     INFO: 27820200 events read in total (747914ms).
[14:23:47.048] <TB2>     INFO: 28891000 events read in total (776779ms).
[14:24:15.883] <TB2>     INFO: 29960000 events read in total (805614ms).
[14:24:44.708] <TB2>     INFO: 31030800 events read in total (834439ms).
[14:25:13.680] <TB2>     INFO: 32101600 events read in total (863411ms).
[14:25:42.516] <TB2>     INFO: 33169600 events read in total (892247ms).
[14:26:11.411] <TB2>     INFO: 34240200 events read in total (921142ms).
[14:26:40.379] <TB2>     INFO: 35310400 events read in total (950110ms).
[14:27:09.349] <TB2>     INFO: 36378800 events read in total (979080ms).
[14:27:38.098] <TB2>     INFO: 37448200 events read in total (1007829ms).
[14:28:07.016] <TB2>     INFO: 38518600 events read in total (1036747ms).
[14:28:35.922] <TB2>     INFO: 39587000 events read in total (1065653ms).
[14:29:04.750] <TB2>     INFO: 40657600 events read in total (1094481ms).
[14:29:33.583] <TB2>     INFO: 41728200 events read in total (1123314ms).
[14:30:02.421] <TB2>     INFO: 42796200 events read in total (1152152ms).
[14:30:31.279] <TB2>     INFO: 43864200 events read in total (1181010ms).
[14:31:00.209] <TB2>     INFO: 44935200 events read in total (1209940ms).
[14:31:29.175] <TB2>     INFO: 46003800 events read in total (1238906ms).
[14:31:57.984] <TB2>     INFO: 47072400 events read in total (1267715ms).
[14:32:26.887] <TB2>     INFO: 48144000 events read in total (1296618ms).
[14:32:55.847] <TB2>     INFO: 49212800 events read in total (1325578ms).
[14:33:24.751] <TB2>     INFO: 50281000 events read in total (1354482ms).
[14:33:53.596] <TB2>     INFO: 51351000 events read in total (1383327ms).
[14:34:22.528] <TB2>     INFO: 52420800 events read in total (1412259ms).
[14:34:51.542] <TB2>     INFO: 53488800 events read in total (1441273ms).
[14:35:20.426] <TB2>     INFO: 54556200 events read in total (1470157ms).
[14:35:49.402] <TB2>     INFO: 55628200 events read in total (1499133ms).
[14:36:18.458] <TB2>     INFO: 56696800 events read in total (1528189ms).
[14:36:47.274] <TB2>     INFO: 57764600 events read in total (1557005ms).
[14:37:15.448] <TB2>     INFO: 58836200 events read in total (1585179ms).
[14:37:22.097] <TB2>     INFO: 59072000 events read in total (1591828ms).
[14:37:22.117] <TB2>     INFO: Test took 1592906ms.
[14:37:22.182] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:37:22.312] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:37:22.312] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:37:23.535] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:37:23.535] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:37:24.754] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:37:24.754] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:37:25.000] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:37:25.000] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:37:27.233] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:37:27.233] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:37:28.461] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:37:28.461] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:37:29.698] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:37:29.698] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:37:30.941] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:37:30.941] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:37:32.148] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:37:32.148] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:37:33.318] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:37:33.318] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:37:34.503] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:37:34.503] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:37:35.666] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:37:35.666] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:37:36.809] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:37:36.809] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:37:37.999] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:37:37.999] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:37:39.174] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:37:39.174] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:37:40.359] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:37:40.359] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:37:41.542] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 449093632
[14:37:41.577] <TB2>     INFO: PixTestScurves::scurves() done 
[14:37:41.577] <TB2>     INFO: Vcal mean:  35.17  35.12  35.04  35.05  35.05  35.13  35.03  35.12  35.07  35.11  35.10  35.15  35.09  35.16  35.01  35.12 
[14:37:41.577] <TB2>     INFO: Vcal RMS:    0.72   0.76   0.73   0.71   0.67   0.71   0.69   0.67   0.72   0.94   0.73   0.75   0.69   0.68   0.70   0.66 
[14:37:41.577] <TB2>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[14:37:41.652] <TB2>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[14:37:41.652] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[14:37:41.652] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[14:37:41.652] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[14:37:41.652] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[14:37:41.653] <TB2>     INFO: ######################################################################
[14:37:41.653] <TB2>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[14:37:41.653] <TB2>     INFO: ######################################################################
[14:37:41.658] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:37:41.002] <TB2>     INFO: Expecting 41600 events.
[14:37:46.059] <TB2>     INFO: 41600 events read in total (3327ms).
[14:37:46.059] <TB2>     INFO: Test took 4401ms.
[14:37:46.067] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:37:46.067] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[14:37:46.067] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:37:46.072] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [9, 41, 0] has eff 0/10
[14:37:46.072] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [9, 41, 0]
[14:37:46.076] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 1
[14:37:46.076] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[14:37:46.076] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[14:37:46.076] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[14:37:46.418] <TB2>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:37:46.765] <TB2>     INFO: Expecting 41600 events.
[14:37:50.919] <TB2>     INFO: 41600 events read in total (3439ms).
[14:37:50.920] <TB2>     INFO: Test took 4502ms.
[14:37:50.928] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:37:50.928] <TB2>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66559
[14:37:50.928] <TB2>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[14:37:50.932] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 173.01
[14:37:50.933] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 173
[14:37:50.933] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 163.358
[14:37:50.933] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [8 ,7] phvalue 163
[14:37:50.933] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.361
[14:37:50.933] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,12] phvalue 181
[14:37:50.933] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 173.283
[14:37:50.933] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 173
[14:37:50.933] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.328
[14:37:50.933] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,15] phvalue 184
[14:37:50.933] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.761
[14:37:50.933] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 176
[14:37:50.933] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 168.963
[14:37:50.933] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 168
[14:37:50.934] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.126
[14:37:50.934] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 178
[14:37:50.934] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 163.929
[14:37:50.934] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 164
[14:37:50.934] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.827
[14:37:50.934] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,7] phvalue 173
[14:37:50.934] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.569
[14:37:50.934] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [12 ,5] phvalue 176
[14:37:50.934] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.449
[14:37:50.934] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 178
[14:37:50.934] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 171.003
[14:37:50.934] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [8 ,6] phvalue 172
[14:37:50.935] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.023
[14:37:50.935] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 177
[14:37:50.935] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 183.129
[14:37:50.935] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 183
[14:37:50.935] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.985
[14:37:50.935] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [8 ,5] phvalue 176
[14:37:50.935] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[14:37:50.935] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[14:37:50.935] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[14:37:51.022] <TB2>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:37:51.372] <TB2>     INFO: Expecting 41600 events.
[14:37:55.511] <TB2>     INFO: 41600 events read in total (3424ms).
[14:37:55.512] <TB2>     INFO: Test took 4490ms.
[14:37:55.520] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:37:55.520] <TB2>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66559
[14:37:55.520] <TB2>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[14:37:55.524] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[14:37:55.525] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 52minph_roc = 1
[14:37:55.525] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 62.8829
[14:37:55.525] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,26] phvalue 63
[14:37:55.525] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 56.4155
[14:37:55.525] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,7] phvalue 57
[14:37:55.525] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 72.8274
[14:37:55.525] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,6] phvalue 73
[14:37:55.525] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 75.9218
[14:37:55.525] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,12] phvalue 76
[14:37:55.526] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 86.0536
[14:37:55.526] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,32] phvalue 87
[14:37:55.526] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 73.3553
[14:37:55.526] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,14] phvalue 74
[14:37:55.526] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 65.9715
[14:37:55.526] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [16 ,62] phvalue 65
[14:37:55.526] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.7959
[14:37:55.526] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,32] phvalue 70
[14:37:55.526] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 56.4963
[14:37:55.526] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,14] phvalue 57
[14:37:55.527] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 68.2525
[14:37:55.527] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 69
[14:37:55.527] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 67.4206
[14:37:55.527] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 67
[14:37:55.527] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 67.7989
[14:37:55.527] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,12] phvalue 68
[14:37:55.527] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 66.9537
[14:37:55.527] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,24] phvalue 67
[14:37:55.527] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 73.4518
[14:37:55.527] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,43] phvalue 74
[14:37:55.527] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 84.8085
[14:37:55.527] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [10 ,32] phvalue 85
[14:37:55.528] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 77.2079
[14:37:55.528] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,32] phvalue 78
[14:37:55.529] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 26, 0 0
[14:37:55.937] <TB2>     INFO: Expecting 2560 events.
[14:37:56.896] <TB2>     INFO: 2560 events read in total (243ms).
[14:37:56.896] <TB2>     INFO: Test took 1367ms.
[14:37:56.896] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:37:56.897] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 7, 1 1
[14:37:57.404] <TB2>     INFO: Expecting 2560 events.
[14:37:58.362] <TB2>     INFO: 2560 events read in total (243ms).
[14:37:58.362] <TB2>     INFO: Test took 1465ms.
[14:37:58.362] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:37:58.363] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 6, 2 2
[14:37:58.869] <TB2>     INFO: Expecting 2560 events.
[14:37:59.826] <TB2>     INFO: 2560 events read in total (242ms).
[14:37:59.826] <TB2>     INFO: Test took 1463ms.
[14:37:59.826] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:37:59.826] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 12, 3 3
[14:38:00.335] <TB2>     INFO: Expecting 2560 events.
[14:38:01.292] <TB2>     INFO: 2560 events read in total (243ms).
[14:38:01.292] <TB2>     INFO: Test took 1466ms.
[14:38:01.293] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:38:01.293] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 32, 4 4
[14:38:01.800] <TB2>     INFO: Expecting 2560 events.
[14:38:02.756] <TB2>     INFO: 2560 events read in total (241ms).
[14:38:02.757] <TB2>     INFO: Test took 1464ms.
[14:38:02.758] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:38:02.758] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 14, 5 5
[14:38:03.264] <TB2>     INFO: Expecting 2560 events.
[14:38:04.221] <TB2>     INFO: 2560 events read in total (242ms).
[14:38:04.222] <TB2>     INFO: Test took 1464ms.
[14:38:04.222] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:38:04.222] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 16, 62, 6 6
[14:38:04.730] <TB2>     INFO: Expecting 2560 events.
[14:38:05.686] <TB2>     INFO: 2560 events read in total (241ms).
[14:38:05.686] <TB2>     INFO: Test took 1464ms.
[14:38:05.686] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:38:05.686] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 32, 7 7
[14:38:06.194] <TB2>     INFO: Expecting 2560 events.
[14:38:07.150] <TB2>     INFO: 2560 events read in total (242ms).
[14:38:07.150] <TB2>     INFO: Test took 1465ms.
[14:38:07.151] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:38:07.151] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 14, 8 8
[14:38:07.658] <TB2>     INFO: Expecting 2560 events.
[14:38:08.616] <TB2>     INFO: 2560 events read in total (243ms).
[14:38:08.617] <TB2>     INFO: Test took 1466ms.
[14:38:08.617] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:38:08.617] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 9 9
[14:38:09.124] <TB2>     INFO: Expecting 2560 events.
[14:38:10.081] <TB2>     INFO: 2560 events read in total (242ms).
[14:38:10.082] <TB2>     INFO: Test took 1465ms.
[14:38:10.082] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:38:10.083] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 10 10
[14:38:10.589] <TB2>     INFO: Expecting 2560 events.
[14:38:11.546] <TB2>     INFO: 2560 events read in total (242ms).
[14:38:11.547] <TB2>     INFO: Test took 1464ms.
[14:38:11.547] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:38:11.547] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 12, 11 11
[14:38:12.055] <TB2>     INFO: Expecting 2560 events.
[14:38:13.014] <TB2>     INFO: 2560 events read in total (243ms).
[14:38:13.015] <TB2>     INFO: Test took 1468ms.
[14:38:13.016] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:38:13.016] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 24, 12 12
[14:38:13.522] <TB2>     INFO: Expecting 2560 events.
[14:38:14.480] <TB2>     INFO: 2560 events read in total (243ms).
[14:38:14.481] <TB2>     INFO: Test took 1465ms.
[14:38:14.481] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:38:14.481] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 43, 13 13
[14:38:14.988] <TB2>     INFO: Expecting 2560 events.
[14:38:15.946] <TB2>     INFO: 2560 events read in total (243ms).
[14:38:15.947] <TB2>     INFO: Test took 1466ms.
[14:38:15.947] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:38:15.947] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 10, 32, 14 14
[14:38:16.455] <TB2>     INFO: Expecting 2560 events.
[14:38:17.413] <TB2>     INFO: 2560 events read in total (244ms).
[14:38:17.413] <TB2>     INFO: Test took 1466ms.
[14:38:17.413] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:38:17.414] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 32, 15 15
[14:38:17.921] <TB2>     INFO: Expecting 2560 events.
[14:38:18.880] <TB2>     INFO: 2560 events read in total (244ms).
[14:38:18.881] <TB2>     INFO: Test took 1467ms.
[14:38:18.882] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:38:18.882] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC0
[14:38:18.882] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC1
[14:38:18.882] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC2
[14:38:18.882] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC3
[14:38:18.882] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC4
[14:38:18.882] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC5
[14:38:18.882] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC6
[14:38:18.882] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC7
[14:38:18.882] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC8
[14:38:18.882] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC9
[14:38:18.882] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC10
[14:38:18.882] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC11
[14:38:18.882] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC12
[14:38:18.882] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC13
[14:38:18.882] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC14
[14:38:18.882] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC15
[14:38:18.885] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:38:19.390] <TB2>     INFO: Expecting 655360 events.
[14:38:31.140] <TB2>     INFO: 655360 events read in total (11035ms).
[14:38:31.152] <TB2>     INFO: Expecting 655360 events.
[14:38:42.761] <TB2>     INFO: 655360 events read in total (11041ms).
[14:38:42.778] <TB2>     INFO: Expecting 655360 events.
[14:38:54.313] <TB2>     INFO: 655360 events read in total (10976ms).
[14:38:54.332] <TB2>     INFO: Expecting 655360 events.
[14:39:05.847] <TB2>     INFO: 655360 events read in total (10952ms).
[14:39:05.872] <TB2>     INFO: Expecting 655360 events.
[14:39:17.519] <TB2>     INFO: 655360 events read in total (11095ms).
[14:39:17.547] <TB2>     INFO: Expecting 655360 events.
[14:39:29.098] <TB2>     INFO: 655360 events read in total (10994ms).
[14:39:29.130] <TB2>     INFO: Expecting 655360 events.
[14:39:40.706] <TB2>     INFO: 655360 events read in total (11035ms).
[14:39:40.743] <TB2>     INFO: Expecting 655360 events.
[14:39:52.279] <TB2>     INFO: 655360 events read in total (10991ms).
[14:39:52.319] <TB2>     INFO: Expecting 655360 events.
[14:40:03.950] <TB2>     INFO: 655360 events read in total (11089ms).
[14:40:03.997] <TB2>     INFO: Expecting 655360 events.
[14:40:15.561] <TB2>     INFO: 655360 events read in total (11038ms).
[14:40:15.610] <TB2>     INFO: Expecting 655360 events.
[14:40:27.157] <TB2>     INFO: 655360 events read in total (11014ms).
[14:40:27.210] <TB2>     INFO: Expecting 655360 events.
[14:40:38.825] <TB2>     INFO: 655360 events read in total (11088ms).
[14:40:38.883] <TB2>     INFO: Expecting 655360 events.
[14:40:50.472] <TB2>     INFO: 655360 events read in total (11063ms).
[14:40:50.538] <TB2>     INFO: Expecting 655360 events.
[14:41:02.120] <TB2>     INFO: 655360 events read in total (11056ms).
[14:41:02.186] <TB2>     INFO: Expecting 655360 events.
[14:41:13.781] <TB2>     INFO: 655360 events read in total (11068ms).
[14:41:13.855] <TB2>     INFO: Expecting 655360 events.
[14:41:25.450] <TB2>     INFO: 655360 events read in total (11068ms).
[14:41:25.531] <TB2>     INFO: Test took 186646ms.
[14:41:25.628] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:41:25.932] <TB2>     INFO: Expecting 655360 events.
[14:41:37.669] <TB2>     INFO: 655360 events read in total (11022ms).
[14:41:37.681] <TB2>     INFO: Expecting 655360 events.
[14:41:49.084] <TB2>     INFO: 655360 events read in total (10843ms).
[14:41:49.102] <TB2>     INFO: Expecting 655360 events.
[14:42:00.684] <TB2>     INFO: 655360 events read in total (11013ms).
[14:42:00.703] <TB2>     INFO: Expecting 655360 events.
[14:42:12.335] <TB2>     INFO: 655360 events read in total (11073ms).
[14:42:12.359] <TB2>     INFO: Expecting 655360 events.
[14:42:23.965] <TB2>     INFO: 655360 events read in total (11047ms).
[14:42:23.994] <TB2>     INFO: Expecting 655360 events.
[14:42:35.585] <TB2>     INFO: 655360 events read in total (11037ms).
[14:42:35.618] <TB2>     INFO: Expecting 655360 events.
[14:42:47.145] <TB2>     INFO: 655360 events read in total (10982ms).
[14:42:47.183] <TB2>     INFO: Expecting 655360 events.
[14:42:58.752] <TB2>     INFO: 655360 events read in total (11032ms).
[14:42:58.801] <TB2>     INFO: Expecting 655360 events.
[14:43:10.384] <TB2>     INFO: 655360 events read in total (11054ms).
[14:43:10.429] <TB2>     INFO: Expecting 655360 events.
[14:43:22.052] <TB2>     INFO: 655360 events read in total (11090ms).
[14:43:22.104] <TB2>     INFO: Expecting 655360 events.
[14:43:33.664] <TB2>     INFO: 655360 events read in total (11032ms).
[14:43:33.717] <TB2>     INFO: Expecting 655360 events.
[14:43:45.375] <TB2>     INFO: 655360 events read in total (11131ms).
[14:43:45.435] <TB2>     INFO: Expecting 655360 events.
[14:43:57.108] <TB2>     INFO: 655360 events read in total (11146ms).
[14:43:57.172] <TB2>     INFO: Expecting 655360 events.
[14:44:08.779] <TB2>     INFO: 655360 events read in total (11081ms).
[14:44:08.845] <TB2>     INFO: Expecting 655360 events.
[14:44:20.506] <TB2>     INFO: 655360 events read in total (11134ms).
[14:44:20.585] <TB2>     INFO: Expecting 655360 events.
[14:44:32.259] <TB2>     INFO: 655360 events read in total (11148ms).
[14:44:32.340] <TB2>     INFO: Test took 186712ms.
[14:44:32.517] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:44:32.518] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[14:44:32.518] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:44:32.518] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[14:44:32.518] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:44:32.519] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[14:44:32.519] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:44:32.519] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[14:44:32.519] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:44:32.519] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[14:44:32.519] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:44:32.520] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[14:44:32.520] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:44:32.520] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[14:44:32.520] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:44:32.521] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[14:44:32.521] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:44:32.521] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[14:44:32.521] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:44:32.522] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[14:44:32.522] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:44:32.522] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[14:44:32.522] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:44:32.523] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[14:44:32.523] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:44:32.523] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[14:44:32.523] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:44:32.523] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[14:44:32.524] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:44:32.524] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[14:44:32.524] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:44:32.524] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[14:44:32.524] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:44:32.532] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:44:32.539] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:44:32.546] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:44:32.553] <TB2>     INFO: safety margin for low PH: adding 1, margin is now 21
[14:44:32.560] <TB2>     INFO: safety margin for low PH: adding 2, margin is now 22
[14:44:32.567] <TB2>     INFO: safety margin for low PH: adding 3, margin is now 23
[14:44:32.574] <TB2>     INFO: safety margin for low PH: adding 4, margin is now 24
[14:44:32.581] <TB2>     INFO: safety margin for low PH: adding 5, margin is now 25
[14:44:32.588] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:44:32.595] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:44:32.602] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:44:32.609] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:44:32.616] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:44:32.623] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:44:32.630] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:44:32.637] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:44:32.644] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:44:32.651] <TB2>     INFO: safety margin for low PH: adding 1, margin is now 21
[14:44:32.658] <TB2>     INFO: safety margin for low PH: adding 2, margin is now 22
[14:44:32.665] <TB2>     INFO: safety margin for low PH: adding 3, margin is now 23
[14:44:32.672] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:44:32.679] <TB2>     INFO: safety margin for low PH: adding 1, margin is now 21
[14:44:32.686] <TB2>     INFO: safety margin for low PH: adding 2, margin is now 22
[14:44:32.693] <TB2>     INFO: safety margin for low PH: adding 3, margin is now 23
[14:44:32.700] <TB2>     INFO: safety margin for low PH: adding 4, margin is now 24
[14:44:32.707] <TB2>     INFO: safety margin for low PH: adding 5, margin is now 25
[14:44:32.714] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:44:32.721] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:44:32.728] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[14:44:32.758] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NS_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters35_C0.dat
[14:44:32.759] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NS_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters35_C1.dat
[14:44:32.759] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NS_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters35_C2.dat
[14:44:32.759] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NS_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters35_C3.dat
[14:44:32.759] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NS_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters35_C4.dat
[14:44:32.759] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NS_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters35_C5.dat
[14:44:32.759] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NS_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters35_C6.dat
[14:44:32.759] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NS_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters35_C7.dat
[14:44:32.759] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NS_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters35_C8.dat
[14:44:32.760] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NS_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters35_C9.dat
[14:44:32.760] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NS_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters35_C10.dat
[14:44:32.760] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NS_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters35_C11.dat
[14:44:32.760] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NS_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters35_C12.dat
[14:44:32.760] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NS_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters35_C13.dat
[14:44:32.760] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NS_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters35_C14.dat
[14:44:32.760] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NS_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters35_C15.dat
[14:44:33.115] <TB2>     INFO: Expecting 41600 events.
[14:44:36.951] <TB2>     INFO: 41600 events read in total (3121ms).
[14:44:36.952] <TB2>     INFO: Test took 4188ms.
[14:44:37.610] <TB2>     INFO: Expecting 41600 events.
[14:44:41.449] <TB2>     INFO: 41600 events read in total (3123ms).
[14:44:41.450] <TB2>     INFO: Test took 4193ms.
[14:44:42.102] <TB2>     INFO: Expecting 41600 events.
[14:44:45.943] <TB2>     INFO: 41600 events read in total (3126ms).
[14:44:45.943] <TB2>     INFO: Test took 4191ms.
[14:44:46.250] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:44:46.381] <TB2>     INFO: Expecting 2560 events.
[14:44:47.340] <TB2>     INFO: 2560 events read in total (244ms).
[14:44:47.340] <TB2>     INFO: Test took 1091ms.
[14:44:47.342] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:44:47.848] <TB2>     INFO: Expecting 2560 events.
[14:44:48.807] <TB2>     INFO: 2560 events read in total (244ms).
[14:44:48.808] <TB2>     INFO: Test took 1466ms.
[14:44:48.810] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:44:49.316] <TB2>     INFO: Expecting 2560 events.
[14:44:50.274] <TB2>     INFO: 2560 events read in total (243ms).
[14:44:50.274] <TB2>     INFO: Test took 1464ms.
[14:44:50.276] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:44:50.783] <TB2>     INFO: Expecting 2560 events.
[14:44:51.742] <TB2>     INFO: 2560 events read in total (244ms).
[14:44:51.743] <TB2>     INFO: Test took 1467ms.
[14:44:51.744] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:44:52.251] <TB2>     INFO: Expecting 2560 events.
[14:44:53.209] <TB2>     INFO: 2560 events read in total (243ms).
[14:44:53.209] <TB2>     INFO: Test took 1465ms.
[14:44:53.211] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:44:53.718] <TB2>     INFO: Expecting 2560 events.
[14:44:54.677] <TB2>     INFO: 2560 events read in total (244ms).
[14:44:54.677] <TB2>     INFO: Test took 1466ms.
[14:44:54.679] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:44:55.186] <TB2>     INFO: Expecting 2560 events.
[14:44:56.147] <TB2>     INFO: 2560 events read in total (246ms).
[14:44:56.147] <TB2>     INFO: Test took 1468ms.
[14:44:56.151] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:44:56.656] <TB2>     INFO: Expecting 2560 events.
[14:44:57.614] <TB2>     INFO: 2560 events read in total (243ms).
[14:44:57.615] <TB2>     INFO: Test took 1464ms.
[14:44:57.618] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:44:58.124] <TB2>     INFO: Expecting 2560 events.
[14:44:59.083] <TB2>     INFO: 2560 events read in total (244ms).
[14:44:59.083] <TB2>     INFO: Test took 1465ms.
[14:44:59.085] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:44:59.593] <TB2>     INFO: Expecting 2560 events.
[14:45:00.553] <TB2>     INFO: 2560 events read in total (245ms).
[14:45:00.554] <TB2>     INFO: Test took 1469ms.
[14:45:00.556] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:45:01.063] <TB2>     INFO: Expecting 2560 events.
[14:45:02.022] <TB2>     INFO: 2560 events read in total (244ms).
[14:45:02.023] <TB2>     INFO: Test took 1467ms.
[14:45:02.026] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:45:02.531] <TB2>     INFO: Expecting 2560 events.
[14:45:03.488] <TB2>     INFO: 2560 events read in total (242ms).
[14:45:03.489] <TB2>     INFO: Test took 1464ms.
[14:45:03.491] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:45:03.998] <TB2>     INFO: Expecting 2560 events.
[14:45:04.956] <TB2>     INFO: 2560 events read in total (244ms).
[14:45:04.956] <TB2>     INFO: Test took 1465ms.
[14:45:04.959] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:45:05.465] <TB2>     INFO: Expecting 2560 events.
[14:45:06.425] <TB2>     INFO: 2560 events read in total (245ms).
[14:45:06.425] <TB2>     INFO: Test took 1466ms.
[14:45:06.428] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:45:06.935] <TB2>     INFO: Expecting 2560 events.
[14:45:07.894] <TB2>     INFO: 2560 events read in total (244ms).
[14:45:07.894] <TB2>     INFO: Test took 1466ms.
[14:45:07.896] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:45:08.403] <TB2>     INFO: Expecting 2560 events.
[14:45:09.361] <TB2>     INFO: 2560 events read in total (243ms).
[14:45:09.361] <TB2>     INFO: Test took 1465ms.
[14:45:09.364] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:45:09.869] <TB2>     INFO: Expecting 2560 events.
[14:45:10.828] <TB2>     INFO: 2560 events read in total (244ms).
[14:45:10.828] <TB2>     INFO: Test took 1464ms.
[14:45:10.831] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:45:11.337] <TB2>     INFO: Expecting 2560 events.
[14:45:12.295] <TB2>     INFO: 2560 events read in total (243ms).
[14:45:12.296] <TB2>     INFO: Test took 1465ms.
[14:45:12.298] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:45:12.804] <TB2>     INFO: Expecting 2560 events.
[14:45:13.762] <TB2>     INFO: 2560 events read in total (243ms).
[14:45:13.762] <TB2>     INFO: Test took 1464ms.
[14:45:13.764] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:45:14.272] <TB2>     INFO: Expecting 2560 events.
[14:45:15.231] <TB2>     INFO: 2560 events read in total (244ms).
[14:45:15.231] <TB2>     INFO: Test took 1467ms.
[14:45:15.234] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:45:15.740] <TB2>     INFO: Expecting 2560 events.
[14:45:16.697] <TB2>     INFO: 2560 events read in total (242ms).
[14:45:16.697] <TB2>     INFO: Test took 1464ms.
[14:45:16.699] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:45:17.206] <TB2>     INFO: Expecting 2560 events.
[14:45:18.167] <TB2>     INFO: 2560 events read in total (246ms).
[14:45:18.167] <TB2>     INFO: Test took 1468ms.
[14:45:18.169] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:45:18.676] <TB2>     INFO: Expecting 2560 events.
[14:45:19.634] <TB2>     INFO: 2560 events read in total (243ms).
[14:45:19.635] <TB2>     INFO: Test took 1466ms.
[14:45:19.637] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:45:20.143] <TB2>     INFO: Expecting 2560 events.
[14:45:21.101] <TB2>     INFO: 2560 events read in total (243ms).
[14:45:21.102] <TB2>     INFO: Test took 1466ms.
[14:45:21.103] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:45:21.610] <TB2>     INFO: Expecting 2560 events.
[14:45:22.569] <TB2>     INFO: 2560 events read in total (244ms).
[14:45:22.569] <TB2>     INFO: Test took 1466ms.
[14:45:22.571] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:45:23.078] <TB2>     INFO: Expecting 2560 events.
[14:45:24.035] <TB2>     INFO: 2560 events read in total (242ms).
[14:45:24.036] <TB2>     INFO: Test took 1466ms.
[14:45:24.037] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:45:24.545] <TB2>     INFO: Expecting 2560 events.
[14:45:25.504] <TB2>     INFO: 2560 events read in total (244ms).
[14:45:25.504] <TB2>     INFO: Test took 1467ms.
[14:45:25.507] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:45:26.013] <TB2>     INFO: Expecting 2560 events.
[14:45:26.973] <TB2>     INFO: 2560 events read in total (245ms).
[14:45:26.973] <TB2>     INFO: Test took 1467ms.
[14:45:26.976] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:45:27.483] <TB2>     INFO: Expecting 2560 events.
[14:45:28.442] <TB2>     INFO: 2560 events read in total (244ms).
[14:45:28.442] <TB2>     INFO: Test took 1466ms.
[14:45:28.444] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:45:28.951] <TB2>     INFO: Expecting 2560 events.
[14:45:29.909] <TB2>     INFO: 2560 events read in total (243ms).
[14:45:29.909] <TB2>     INFO: Test took 1466ms.
[14:45:29.912] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:45:30.417] <TB2>     INFO: Expecting 2560 events.
[14:45:31.377] <TB2>     INFO: 2560 events read in total (245ms).
[14:45:31.378] <TB2>     INFO: Test took 1466ms.
[14:45:31.381] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:45:31.886] <TB2>     INFO: Expecting 2560 events.
[14:45:32.845] <TB2>     INFO: 2560 events read in total (244ms).
[14:45:32.845] <TB2>     INFO: Test took 1464ms.
[14:45:33.869] <TB2>     INFO: PixTestPhOptimization::doTest() done, duration: 472 seconds
[14:45:33.869] <TB2>     INFO: PH scale (per ROC):    77  79  81  74  81  76  77  81  76  74  78  75  80  77  78  73
[14:45:33.869] <TB2>     INFO: PH offset (per ROC):  184 189 174 176 160 176 181 175 190 179 179 179 179 176 165 174
[14:45:34.042] <TB2>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[14:45:34.045] <TB2>     INFO: ######################################################################
[14:45:34.045] <TB2>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[14:45:34.045] <TB2>     INFO: ######################################################################
[14:45:34.045] <TB2>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[14:45:34.057] <TB2>     INFO: scanning low vcal = 10
[14:45:34.408] <TB2>     INFO: Expecting 41600 events.
[14:45:38.125] <TB2>     INFO: 41600 events read in total (3002ms).
[14:45:38.125] <TB2>     INFO: Test took 4068ms.
[14:45:38.126] <TB2>     INFO: scanning low vcal = 20
[14:45:38.634] <TB2>     INFO: Expecting 41600 events.
[14:45:42.354] <TB2>     INFO: 41600 events read in total (3005ms).
[14:45:42.355] <TB2>     INFO: Test took 4229ms.
[14:45:42.358] <TB2>     INFO: scanning low vcal = 30
[14:45:42.863] <TB2>     INFO: Expecting 41600 events.
[14:45:46.586] <TB2>     INFO: 41600 events read in total (3008ms).
[14:45:46.587] <TB2>     INFO: Test took 4229ms.
[14:45:46.589] <TB2>     INFO: scanning low vcal = 40
[14:45:47.093] <TB2>     INFO: Expecting 41600 events.
[14:45:51.339] <TB2>     INFO: 41600 events read in total (3532ms).
[14:45:51.341] <TB2>     INFO: Test took 4753ms.
[14:45:51.345] <TB2>     INFO: scanning low vcal = 50
[14:45:51.763] <TB2>     INFO: Expecting 41600 events.
[14:45:56.020] <TB2>     INFO: 41600 events read in total (3541ms).
[14:45:56.020] <TB2>     INFO: Test took 4675ms.
[14:45:56.024] <TB2>     INFO: scanning low vcal = 60
[14:45:56.441] <TB2>     INFO: Expecting 41600 events.
[14:46:00.698] <TB2>     INFO: 41600 events read in total (3541ms).
[14:46:00.699] <TB2>     INFO: Test took 4675ms.
[14:46:00.705] <TB2>     INFO: scanning low vcal = 70
[14:46:01.126] <TB2>     INFO: Expecting 41600 events.
[14:46:05.373] <TB2>     INFO: 41600 events read in total (3533ms).
[14:46:05.374] <TB2>     INFO: Test took 4669ms.
[14:46:05.377] <TB2>     INFO: scanning low vcal = 80
[14:46:05.802] <TB2>     INFO: Expecting 41600 events.
[14:46:10.085] <TB2>     INFO: 41600 events read in total (3568ms).
[14:46:10.086] <TB2>     INFO: Test took 4709ms.
[14:46:10.089] <TB2>     INFO: scanning low vcal = 90
[14:46:10.511] <TB2>     INFO: Expecting 41600 events.
[14:46:14.761] <TB2>     INFO: 41600 events read in total (3535ms).
[14:46:14.762] <TB2>     INFO: Test took 4673ms.
[14:46:14.766] <TB2>     INFO: scanning low vcal = 100
[14:46:15.184] <TB2>     INFO: Expecting 41600 events.
[14:46:19.583] <TB2>     INFO: 41600 events read in total (3684ms).
[14:46:19.584] <TB2>     INFO: Test took 4818ms.
[14:46:19.586] <TB2>     INFO: scanning low vcal = 110
[14:46:20.008] <TB2>     INFO: Expecting 41600 events.
[14:46:24.259] <TB2>     INFO: 41600 events read in total (3536ms).
[14:46:24.259] <TB2>     INFO: Test took 4673ms.
[14:46:24.262] <TB2>     INFO: scanning low vcal = 120
[14:46:24.682] <TB2>     INFO: Expecting 41600 events.
[14:46:28.944] <TB2>     INFO: 41600 events read in total (3547ms).
[14:46:28.945] <TB2>     INFO: Test took 4683ms.
[14:46:28.948] <TB2>     INFO: scanning low vcal = 130
[14:46:29.370] <TB2>     INFO: Expecting 41600 events.
[14:46:33.645] <TB2>     INFO: 41600 events read in total (3560ms).
[14:46:33.646] <TB2>     INFO: Test took 4698ms.
[14:46:33.649] <TB2>     INFO: scanning low vcal = 140
[14:46:34.068] <TB2>     INFO: Expecting 41600 events.
[14:46:38.336] <TB2>     INFO: 41600 events read in total (3553ms).
[14:46:38.339] <TB2>     INFO: Test took 4690ms.
[14:46:38.342] <TB2>     INFO: scanning low vcal = 150
[14:46:38.765] <TB2>     INFO: Expecting 41600 events.
[14:46:43.035] <TB2>     INFO: 41600 events read in total (3555ms).
[14:46:43.036] <TB2>     INFO: Test took 4694ms.
[14:46:43.039] <TB2>     INFO: scanning low vcal = 160
[14:46:43.461] <TB2>     INFO: Expecting 41600 events.
[14:46:47.700] <TB2>     INFO: 41600 events read in total (3524ms).
[14:46:47.701] <TB2>     INFO: Test took 4662ms.
[14:46:47.704] <TB2>     INFO: scanning low vcal = 170
[14:46:48.128] <TB2>     INFO: Expecting 41600 events.
[14:46:52.400] <TB2>     INFO: 41600 events read in total (3557ms).
[14:46:52.401] <TB2>     INFO: Test took 4697ms.
[14:46:52.405] <TB2>     INFO: scanning low vcal = 180
[14:46:52.829] <TB2>     INFO: Expecting 41600 events.
[14:46:57.063] <TB2>     INFO: 41600 events read in total (3519ms).
[14:46:57.064] <TB2>     INFO: Test took 4659ms.
[14:46:57.069] <TB2>     INFO: scanning low vcal = 190
[14:46:57.493] <TB2>     INFO: Expecting 41600 events.
[14:47:01.731] <TB2>     INFO: 41600 events read in total (3522ms).
[14:47:01.732] <TB2>     INFO: Test took 4663ms.
[14:47:01.735] <TB2>     INFO: scanning low vcal = 200
[14:47:02.162] <TB2>     INFO: Expecting 41600 events.
[14:47:06.392] <TB2>     INFO: 41600 events read in total (3515ms).
[14:47:06.392] <TB2>     INFO: Test took 4657ms.
[14:47:06.395] <TB2>     INFO: scanning low vcal = 210
[14:47:06.817] <TB2>     INFO: Expecting 41600 events.
[14:47:11.066] <TB2>     INFO: 41600 events read in total (3534ms).
[14:47:11.067] <TB2>     INFO: Test took 4671ms.
[14:47:11.070] <TB2>     INFO: scanning low vcal = 220
[14:47:11.495] <TB2>     INFO: Expecting 41600 events.
[14:47:15.711] <TB2>     INFO: 41600 events read in total (3501ms).
[14:47:15.712] <TB2>     INFO: Test took 4641ms.
[14:47:15.716] <TB2>     INFO: scanning low vcal = 230
[14:47:16.140] <TB2>     INFO: Expecting 41600 events.
[14:47:20.365] <TB2>     INFO: 41600 events read in total (3510ms).
[14:47:20.366] <TB2>     INFO: Test took 4650ms.
[14:47:20.369] <TB2>     INFO: scanning low vcal = 240
[14:47:20.793] <TB2>     INFO: Expecting 41600 events.
[14:47:25.028] <TB2>     INFO: 41600 events read in total (3520ms).
[14:47:25.029] <TB2>     INFO: Test took 4660ms.
[14:47:25.034] <TB2>     INFO: scanning low vcal = 250
[14:47:25.455] <TB2>     INFO: Expecting 41600 events.
[14:47:29.674] <TB2>     INFO: 41600 events read in total (3504ms).
[14:47:29.675] <TB2>     INFO: Test took 4640ms.
[14:47:29.679] <TB2>     INFO: scanning high vcal = 30 (= 210 in low range)
[14:47:30.101] <TB2>     INFO: Expecting 41600 events.
[14:47:34.361] <TB2>     INFO: 41600 events read in total (3545ms).
[14:47:34.362] <TB2>     INFO: Test took 4683ms.
[14:47:34.365] <TB2>     INFO: scanning high vcal = 50 (= 350 in low range)
[14:47:34.784] <TB2>     INFO: Expecting 41600 events.
[14:47:39.043] <TB2>     INFO: 41600 events read in total (3545ms).
[14:47:39.043] <TB2>     INFO: Test took 4678ms.
[14:47:39.047] <TB2>     INFO: scanning high vcal = 70 (= 490 in low range)
[14:47:39.467] <TB2>     INFO: Expecting 41600 events.
[14:47:43.722] <TB2>     INFO: 41600 events read in total (3540ms).
[14:47:43.723] <TB2>     INFO: Test took 4676ms.
[14:47:43.726] <TB2>     INFO: scanning high vcal = 90 (= 630 in low range)
[14:47:44.149] <TB2>     INFO: Expecting 41600 events.
[14:47:48.397] <TB2>     INFO: 41600 events read in total (3533ms).
[14:47:48.398] <TB2>     INFO: Test took 4672ms.
[14:47:48.400] <TB2>     INFO: scanning high vcal = 200 (= 1400 in low range)
[14:47:48.826] <TB2>     INFO: Expecting 41600 events.
[14:47:53.077] <TB2>     INFO: 41600 events read in total (3536ms).
[14:47:53.078] <TB2>     INFO: Test took 4678ms.
[14:47:53.614] <TB2>     INFO: PixTestGainPedestal::measure() done 
[14:47:53.616] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[14:47:53.617] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[14:47:53.617] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[14:47:53.617] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[14:47:53.617] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[14:47:53.618] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[14:47:53.618] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[14:47:53.618] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[14:47:53.618] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[14:47:53.618] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[14:47:53.619] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[14:47:53.619] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[14:47:53.619] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[14:47:53.619] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[14:47:53.619] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[14:47:53.619] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[14:48:34.099] <TB2>     INFO: PixTestGainPedestal::fit() done
[14:48:34.099] <TB2>     INFO: non-linearity mean:  0.958 0.962 0.967 0.962 0.954 0.961 0.962 0.956 0.963 0.962 0.963 0.957 0.963 0.965 0.955 0.962
[14:48:34.099] <TB2>     INFO: non-linearity RMS:   0.007 0.005 0.004 0.004 0.006 0.006 0.005 0.006 0.005 0.006 0.005 0.006 0.005 0.004 0.006 0.005
[14:48:34.099] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-M-NS_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[14:48:34.131] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-M-NS_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[14:48:34.157] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-M-NS_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[14:48:34.182] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-M-NS_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[14:48:34.211] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-M-NS_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[14:48:34.235] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-M-NS_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[14:48:34.258] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-M-NS_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[14:48:34.281] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-M-NS_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[14:48:34.304] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-M-NS_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[14:48:34.327] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-M-NS_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[14:48:34.349] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-M-NS_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[14:48:34.372] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-M-NS_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[14:48:34.395] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-M-NS_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[14:48:34.418] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-M-NS_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[14:48:34.441] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-M-NS_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[14:48:34.464] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-M-NS_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[14:48:34.487] <TB2>     INFO: PixTestGainPedestal::doTest() done, duration: 180 seconds
[14:48:34.487] <TB2>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[14:48:34.494] <TB2>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[14:48:34.495] <TB2>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[14:48:34.497] <TB2>     INFO: ######################################################################
[14:48:34.497] <TB2>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[14:48:34.497] <TB2>     INFO: ######################################################################
[14:48:34.501] <TB2>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[14:48:34.511] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:48:34.511] <TB2>     INFO:     run 1 of 1
[14:48:34.511] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:48:34.854] <TB2>     INFO: Expecting 3120000 events.
[14:49:23.840] <TB2>     INFO: 1231415 events read in total (48271ms).
[14:50:12.612] <TB2>     INFO: 2454475 events read in total (97043ms).
[14:50:38.968] <TB2>     INFO: 3120000 events read in total (123399ms).
[14:50:39.015] <TB2>     INFO: Test took 124505ms.
[14:50:39.097] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:50:39.256] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:50:40.791] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:50:42.200] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:50:43.689] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:50:45.150] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:50:46.540] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:50:48.034] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:50:49.558] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:50:51.016] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:50:52.561] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:50:54.032] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:50:55.564] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:50:57.059] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:50:58.518] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:51:00.073] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:51:01.584] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:51:03.106] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 272412672
[14:51:03.139] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[14:51:03.139] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.6548, RMS = 2.00286
[14:51:03.139] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 93
[14:51:03.139] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[14:51:03.139] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.8188, RMS = 1.76038
[14:51:03.139] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 90
[14:51:03.140] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[14:51:03.140] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 62.888, RMS = 2.37214
[14:51:03.140] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 75
[14:51:03.140] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[14:51:03.140] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 59.3657, RMS = 2.93243
[14:51:03.140] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 75
[14:51:03.141] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[14:51:03.141] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.0618, RMS = 1.16005
[14:51:03.141] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[14:51:03.141] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[14:51:03.141] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.1862, RMS = 1.27435
[14:51:03.141] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 88
[14:51:03.142] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[14:51:03.142] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 69.5866, RMS = 2.00392
[14:51:03.142] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 80
[14:51:03.142] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[14:51:03.142] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 66.4213, RMS = 1.80767
[14:51:03.142] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 76
[14:51:03.143] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[14:51:03.143] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.4504, RMS = 1.28097
[14:51:03.144] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[14:51:03.144] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[14:51:03.144] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.5048, RMS = 1.33813
[14:51:03.144] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[14:51:03.145] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[14:51:03.145] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.8114, RMS = 1.39022
[14:51:03.145] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 89
[14:51:03.145] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[14:51:03.145] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.7217, RMS = 1.28377
[14:51:03.145] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 88
[14:51:03.146] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[14:51:03.146] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.7461, RMS = 1.74793
[14:51:03.146] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 93
[14:51:03.146] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[14:51:03.146] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.9487, RMS = 1.82937
[14:51:03.146] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 93
[14:51:03.147] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[14:51:03.147] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.0157, RMS = 1.15092
[14:51:03.147] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[14:51:03.147] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[14:51:03.147] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.7511, RMS = 1.19464
[14:51:03.147] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[14:51:03.148] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[14:51:03.148] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.5047, RMS = 1.70703
[14:51:03.148] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 93
[14:51:03.148] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[14:51:03.148] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.1694, RMS = 1.4291
[14:51:03.148] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 88
[14:51:03.149] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[14:51:03.149] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 73.2636, RMS = 2.4737
[14:51:03.150] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[14:51:03.150] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[14:51:03.150] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 68.7124, RMS = 2.55461
[14:51:03.150] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[14:51:03.151] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[14:51:03.151] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.9538, RMS = 1.22431
[14:51:03.151] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 88
[14:51:03.151] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[14:51:03.151] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.0996, RMS = 1.19624
[14:51:03.151] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[14:51:03.152] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[14:51:03.152] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 87.8387, RMS = 1.75895
[14:51:03.152] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 97
[14:51:03.152] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[14:51:03.152] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 85.6684, RMS = 1.79248
[14:51:03.152] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 95
[14:51:03.153] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[14:51:03.153] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.4359, RMS = 1.38434
[14:51:03.153] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[14:51:03.153] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[14:51:03.153] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.9984, RMS = 1.35251
[14:51:03.153] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[14:51:03.154] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[14:51:03.154] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.3832, RMS = 1.68081
[14:51:03.154] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 90
[14:51:03.154] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[14:51:03.154] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.8313, RMS = 1.47829
[14:51:03.154] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[14:51:03.155] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[14:51:03.155] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.9665, RMS = 1.05218
[14:51:03.155] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[14:51:03.155] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[14:51:03.155] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.5169, RMS = 1.06266
[14:51:03.155] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[14:51:03.156] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[14:51:03.156] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 86.2144, RMS = 1.94724
[14:51:03.156] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 96
[14:51:03.156] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[14:51:03.156] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 84.5786, RMS = 1.90605
[14:51:03.156] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 95
[14:51:03.159] <TB2>     INFO: PixTestBB3Map::doTest() done, duration: 148 seconds
[14:51:03.159] <TB2>     INFO: number of dead bumps (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:51:03.159] <TB2>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[14:51:03.255] <TB2>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[14:51:03.255] <TB2>     INFO: enter test to run
[14:51:03.255] <TB2>     INFO:   test:  no parameter change
[14:51:03.256] <TB2>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 391.5mA
[14:51:03.256] <TB2>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 471.1mA
[14:51:03.256] <TB2>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 18.7 C
[14:51:03.256] <TB2>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[14:51:03.789] <TB2>    QUIET: Connection to board 141 closed.
[14:51:03.789] <TB2>     INFO: pXar: this is the end, my friend
[14:51:03.789] <TB2>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
