Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun May 19 21:29:59 2019
| Host         : PAWIN-PRIME-NB running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file system_timing_summary_routed.rpt -pb system_timing_summary_routed.pb -rpx system_timing_summary_routed.rpx -warn_on_violation
| Design       : system
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: CLK50MHZ_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ssd/cd/clkDiv_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: uut/db_clk/O_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 85 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 42 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.075        0.000                      0                  328        0.155        0.000                      0                  328        4.500        0.000                       0                   163  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.075        0.000                      0                  328        0.155        0.000                      0                  328        4.500        0.000                       0                   163  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.075ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.075ns  (required time - arrival time)
  Source:                 vga/vga_sync_unit/v_count_reg_reg[3]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/vga_sync_unit/v_count_reg_reg[6]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.704ns  (logic 0.932ns (16.340%)  route 4.772ns (83.660%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.636     5.157    vga/vga_sync_unit/CLOCK_100_IBUF_BUFG
    SLICE_X3Y40          FDRE                                         r  vga/vga_sync_unit/v_count_reg_reg[3]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.456     5.613 f  vga/vga_sync_unit/v_count_reg_reg[3]_rep__3/Q
                         net (fo=94, routed)          3.042     8.655    vga/vga_sync_unit/v_count_reg_reg[3]_rep__3_n_0
    SLICE_X4Y51          LUT2 (Prop_lut2_I1_O)        0.150     8.805 r  vga/vga_sync_unit/v_count_reg[6]_i_2/O
                         net (fo=7, routed)           1.161     9.967    vga/vga_sync_unit/v_count_reg[6]_i_2_n_0
    SLICE_X3Y53          LUT6 (Prop_lut6_I1_O)        0.326    10.293 r  vga/vga_sync_unit/v_count_reg[6]_rep__1_i_1/O
                         net (fo=1, routed)           0.569    10.861    vga/vga_sync_unit/v_count_reg[6]_rep__1_i_1_n_0
    SLICE_X3Y53          FDRE                                         r  vga/vga_sync_unit/v_count_reg_reg[6]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000    10.000    CLOCK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.509    14.850    vga/vga_sync_unit/CLOCK_100_IBUF_BUFG
    SLICE_X3Y53          FDRE                                         r  vga/vga_sync_unit/v_count_reg_reg[6]_rep__1/C
                         clock pessimism              0.180    15.030    
                         clock uncertainty           -0.035    14.994    
    SLICE_X3Y53          FDRE (Setup_fdre_C_D)       -0.058    14.936    vga/vga_sync_unit/v_count_reg_reg[6]_rep__1
  -------------------------------------------------------------------
                         required time                         14.936    
                         arrival time                         -10.861    
  -------------------------------------------------------------------
                         slack                                  4.075    

Slack (MET) :             4.080ns  (required time - arrival time)
  Source:                 vga/vga_sync_unit/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/vga_sync_unit/v_count_reg_reg[8]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.681ns  (logic 0.704ns (12.391%)  route 4.977ns (87.609%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.630     5.151    vga/vga_sync_unit/CLOCK_100_IBUF_BUFG
    SLICE_X4Y35          FDRE                                         r  vga/vga_sync_unit/v_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y35          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  vga/vga_sync_unit/v_count_reg_reg[4]/Q
                         net (fo=758, routed)         3.690     9.298    vga/vga_sync_unit/y[4]
    SLICE_X4Y51          LUT5 (Prop_lut5_I4_O)        0.124     9.422 r  vga/vga_sync_unit/v_count_reg[9]_i_6/O
                         net (fo=7, routed)           0.674    10.095    vga/vga_sync_unit/v_count_reg[9]_i_6_n_0
    SLICE_X4Y51          LUT5 (Prop_lut5_I3_O)        0.124    10.219 r  vga/vga_sync_unit/v_count_reg[8]_rep__0_i_1/O
                         net (fo=1, routed)           0.613    10.833    vga/vga_sync_unit/v_count_reg[8]_rep__0_i_1_n_0
    SLICE_X4Y51          FDRE                                         r  vga/vga_sync_unit/v_count_reg_reg[8]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000    10.000    CLOCK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.508    14.849    vga/vga_sync_unit/CLOCK_100_IBUF_BUFG
    SLICE_X4Y51          FDRE                                         r  vga/vga_sync_unit/v_count_reg_reg[8]_rep__0/C
                         clock pessimism              0.180    15.029    
                         clock uncertainty           -0.035    14.993    
    SLICE_X4Y51          FDRE (Setup_fdre_C_D)       -0.081    14.912    vga/vga_sync_unit/v_count_reg_reg[8]_rep__0
  -------------------------------------------------------------------
                         required time                         14.912    
                         arrival time                         -10.833    
  -------------------------------------------------------------------
                         slack                                  4.080    

Slack (MET) :             4.095ns  (required time - arrival time)
  Source:                 vga/vga_sync_unit/v_count_reg_reg[3]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/vga_sync_unit/v_count_reg_reg[6]_rep/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.661ns  (logic 0.932ns (16.462%)  route 4.729ns (83.538%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.636     5.157    vga/vga_sync_unit/CLOCK_100_IBUF_BUFG
    SLICE_X3Y40          FDRE                                         r  vga/vga_sync_unit/v_count_reg_reg[3]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.456     5.613 f  vga/vga_sync_unit/v_count_reg_reg[3]_rep__3/Q
                         net (fo=94, routed)          3.042     8.655    vga/vga_sync_unit/v_count_reg_reg[3]_rep__3_n_0
    SLICE_X4Y51          LUT2 (Prop_lut2_I1_O)        0.150     8.805 r  vga/vga_sync_unit/v_count_reg[6]_i_2/O
                         net (fo=7, routed)           1.166     9.972    vga/vga_sync_unit/v_count_reg[6]_i_2_n_0
    SLICE_X3Y53          LUT6 (Prop_lut6_I1_O)        0.326    10.298 r  vga/vga_sync_unit/v_count_reg[6]_rep_i_1/O
                         net (fo=1, routed)           0.521    10.819    vga/vga_sync_unit/v_count_reg[6]_rep_i_1_n_0
    SLICE_X3Y53          FDRE                                         r  vga/vga_sync_unit/v_count_reg_reg[6]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000    10.000    CLOCK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.509    14.850    vga/vga_sync_unit/CLOCK_100_IBUF_BUFG
    SLICE_X3Y53          FDRE                                         r  vga/vga_sync_unit/v_count_reg_reg[6]_rep/C
                         clock pessimism              0.180    15.030    
                         clock uncertainty           -0.035    14.994    
    SLICE_X3Y53          FDRE (Setup_fdre_C_D)       -0.081    14.913    vga/vga_sync_unit/v_count_reg_reg[6]_rep
  -------------------------------------------------------------------
                         required time                         14.913    
                         arrival time                         -10.819    
  -------------------------------------------------------------------
                         slack                                  4.095    

Slack (MET) :             4.213ns  (required time - arrival time)
  Source:                 vga/vga_sync_unit/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/vga_sync_unit/v_count_reg_reg[8]_rep/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.562ns  (logic 0.704ns (12.657%)  route 4.858ns (87.343%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.630     5.151    vga/vga_sync_unit/CLOCK_100_IBUF_BUFG
    SLICE_X4Y35          FDRE                                         r  vga/vga_sync_unit/v_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y35          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  vga/vga_sync_unit/v_count_reg_reg[4]/Q
                         net (fo=758, routed)         3.690     9.298    vga/vga_sync_unit/y[4]
    SLICE_X4Y51          LUT5 (Prop_lut5_I4_O)        0.124     9.422 r  vga/vga_sync_unit/v_count_reg[9]_i_6/O
                         net (fo=7, routed)           0.830    10.252    vga/vga_sync_unit/v_count_reg[9]_i_6_n_0
    SLICE_X4Y51          LUT5 (Prop_lut5_I3_O)        0.124    10.376 r  vga/vga_sync_unit/v_count_reg[8]_rep_i_1/O
                         net (fo=1, routed)           0.338    10.713    vga/vga_sync_unit/v_count_reg[8]_rep_i_1_n_0
    SLICE_X4Y51          FDRE                                         r  vga/vga_sync_unit/v_count_reg_reg[8]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000    10.000    CLOCK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.508    14.849    vga/vga_sync_unit/CLOCK_100_IBUF_BUFG
    SLICE_X4Y51          FDRE                                         r  vga/vga_sync_unit/v_count_reg_reg[8]_rep/C
                         clock pessimism              0.180    15.029    
                         clock uncertainty           -0.035    14.993    
    SLICE_X4Y51          FDRE (Setup_fdre_C_D)       -0.067    14.926    vga/vga_sync_unit/v_count_reg_reg[8]_rep
  -------------------------------------------------------------------
                         required time                         14.926    
                         arrival time                         -10.713    
  -------------------------------------------------------------------
                         slack                                  4.213    

Slack (MET) :             4.278ns  (required time - arrival time)
  Source:                 ssd/cd/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd/cd/counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.239ns  (logic 2.389ns (45.601%)  route 2.850ns (54.399%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.557     5.078    ssd/cd/CLOCK_100_IBUF_BUFG
    SLICE_X9Y30          FDRE                                         r  ssd/cd/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.456     5.534 r  ssd/cd/counter_reg[0]/Q
                         net (fo=3, routed)           0.539     6.074    ssd/cd/counter_reg[0]
    SLICE_X8Y30          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.669 r  ssd/cd/counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.669    ssd/cd/counter_reg[0]_i_6_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.786 r  ssd/cd/counter_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.786    ssd/cd/counter_reg[0]_i_5_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.903 r  ssd/cd/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.903    ssd/cd/counter_reg[0]_i_14_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.020 r  ssd/cd/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.020    ssd/cd/counter_reg[0]_i_11_n_0
    SLICE_X8Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.137 r  ssd/cd/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.137    ssd/cd/counter_reg[0]_i_10_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.452 f  ssd/cd/counter_reg[0]_i_4/O[3]
                         net (fo=1, routed)           0.600     8.051    ssd/cd/counter_reg[0]_i_4_n_4
    SLICE_X10Y35         LUT4 (Prop_lut4_I3_O)        0.307     8.358 f  ssd/cd/counter[0]_i_16/O
                         net (fo=1, routed)           0.573     8.931    ssd/cd/counter[0]_i_16_n_0
    SLICE_X10Y32         LUT5 (Prop_lut5_I4_O)        0.124     9.055 f  ssd/cd/counter[0]_i_8/O
                         net (fo=1, routed)           0.165     9.220    ssd/cd/counter[0]_i_8_n_0
    SLICE_X10Y32         LUT6 (Prop_lut6_I5_O)        0.124     9.344 r  ssd/cd/counter[0]_i_1/O
                         net (fo=28, routed)          0.973    10.317    ssd/cd/counter[0]_i_1_n_0
    SLICE_X9Y34          FDRE                                         r  ssd/cd/counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000    10.000    CLOCK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.444    14.785    ssd/cd/CLOCK_100_IBUF_BUFG
    SLICE_X9Y34          FDRE                                         r  ssd/cd/counter_reg[16]/C
                         clock pessimism              0.274    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X9Y34          FDRE (Setup_fdre_C_R)       -0.429    14.595    ssd/cd/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                         -10.317    
  -------------------------------------------------------------------
                         slack                                  4.278    

Slack (MET) :             4.278ns  (required time - arrival time)
  Source:                 ssd/cd/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd/cd/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.239ns  (logic 2.389ns (45.601%)  route 2.850ns (54.399%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.557     5.078    ssd/cd/CLOCK_100_IBUF_BUFG
    SLICE_X9Y30          FDRE                                         r  ssd/cd/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.456     5.534 r  ssd/cd/counter_reg[0]/Q
                         net (fo=3, routed)           0.539     6.074    ssd/cd/counter_reg[0]
    SLICE_X8Y30          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.669 r  ssd/cd/counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.669    ssd/cd/counter_reg[0]_i_6_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.786 r  ssd/cd/counter_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.786    ssd/cd/counter_reg[0]_i_5_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.903 r  ssd/cd/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.903    ssd/cd/counter_reg[0]_i_14_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.020 r  ssd/cd/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.020    ssd/cd/counter_reg[0]_i_11_n_0
    SLICE_X8Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.137 r  ssd/cd/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.137    ssd/cd/counter_reg[0]_i_10_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.452 f  ssd/cd/counter_reg[0]_i_4/O[3]
                         net (fo=1, routed)           0.600     8.051    ssd/cd/counter_reg[0]_i_4_n_4
    SLICE_X10Y35         LUT4 (Prop_lut4_I3_O)        0.307     8.358 f  ssd/cd/counter[0]_i_16/O
                         net (fo=1, routed)           0.573     8.931    ssd/cd/counter[0]_i_16_n_0
    SLICE_X10Y32         LUT5 (Prop_lut5_I4_O)        0.124     9.055 f  ssd/cd/counter[0]_i_8/O
                         net (fo=1, routed)           0.165     9.220    ssd/cd/counter[0]_i_8_n_0
    SLICE_X10Y32         LUT6 (Prop_lut6_I5_O)        0.124     9.344 r  ssd/cd/counter[0]_i_1/O
                         net (fo=28, routed)          0.973    10.317    ssd/cd/counter[0]_i_1_n_0
    SLICE_X9Y34          FDRE                                         r  ssd/cd/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000    10.000    CLOCK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.444    14.785    ssd/cd/CLOCK_100_IBUF_BUFG
    SLICE_X9Y34          FDRE                                         r  ssd/cd/counter_reg[17]/C
                         clock pessimism              0.274    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X9Y34          FDRE (Setup_fdre_C_R)       -0.429    14.595    ssd/cd/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                         -10.317    
  -------------------------------------------------------------------
                         slack                                  4.278    

Slack (MET) :             4.278ns  (required time - arrival time)
  Source:                 ssd/cd/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd/cd/counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.239ns  (logic 2.389ns (45.601%)  route 2.850ns (54.399%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.557     5.078    ssd/cd/CLOCK_100_IBUF_BUFG
    SLICE_X9Y30          FDRE                                         r  ssd/cd/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.456     5.534 r  ssd/cd/counter_reg[0]/Q
                         net (fo=3, routed)           0.539     6.074    ssd/cd/counter_reg[0]
    SLICE_X8Y30          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.669 r  ssd/cd/counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.669    ssd/cd/counter_reg[0]_i_6_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.786 r  ssd/cd/counter_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.786    ssd/cd/counter_reg[0]_i_5_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.903 r  ssd/cd/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.903    ssd/cd/counter_reg[0]_i_14_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.020 r  ssd/cd/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.020    ssd/cd/counter_reg[0]_i_11_n_0
    SLICE_X8Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.137 r  ssd/cd/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.137    ssd/cd/counter_reg[0]_i_10_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.452 f  ssd/cd/counter_reg[0]_i_4/O[3]
                         net (fo=1, routed)           0.600     8.051    ssd/cd/counter_reg[0]_i_4_n_4
    SLICE_X10Y35         LUT4 (Prop_lut4_I3_O)        0.307     8.358 f  ssd/cd/counter[0]_i_16/O
                         net (fo=1, routed)           0.573     8.931    ssd/cd/counter[0]_i_16_n_0
    SLICE_X10Y32         LUT5 (Prop_lut5_I4_O)        0.124     9.055 f  ssd/cd/counter[0]_i_8/O
                         net (fo=1, routed)           0.165     9.220    ssd/cd/counter[0]_i_8_n_0
    SLICE_X10Y32         LUT6 (Prop_lut6_I5_O)        0.124     9.344 r  ssd/cd/counter[0]_i_1/O
                         net (fo=28, routed)          0.973    10.317    ssd/cd/counter[0]_i_1_n_0
    SLICE_X9Y34          FDRE                                         r  ssd/cd/counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000    10.000    CLOCK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.444    14.785    ssd/cd/CLOCK_100_IBUF_BUFG
    SLICE_X9Y34          FDRE                                         r  ssd/cd/counter_reg[18]/C
                         clock pessimism              0.274    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X9Y34          FDRE (Setup_fdre_C_R)       -0.429    14.595    ssd/cd/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                         -10.317    
  -------------------------------------------------------------------
                         slack                                  4.278    

Slack (MET) :             4.278ns  (required time - arrival time)
  Source:                 ssd/cd/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd/cd/counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.239ns  (logic 2.389ns (45.601%)  route 2.850ns (54.399%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.557     5.078    ssd/cd/CLOCK_100_IBUF_BUFG
    SLICE_X9Y30          FDRE                                         r  ssd/cd/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.456     5.534 r  ssd/cd/counter_reg[0]/Q
                         net (fo=3, routed)           0.539     6.074    ssd/cd/counter_reg[0]
    SLICE_X8Y30          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.669 r  ssd/cd/counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.669    ssd/cd/counter_reg[0]_i_6_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.786 r  ssd/cd/counter_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.786    ssd/cd/counter_reg[0]_i_5_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.903 r  ssd/cd/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.903    ssd/cd/counter_reg[0]_i_14_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.020 r  ssd/cd/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.020    ssd/cd/counter_reg[0]_i_11_n_0
    SLICE_X8Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.137 r  ssd/cd/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.137    ssd/cd/counter_reg[0]_i_10_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.452 f  ssd/cd/counter_reg[0]_i_4/O[3]
                         net (fo=1, routed)           0.600     8.051    ssd/cd/counter_reg[0]_i_4_n_4
    SLICE_X10Y35         LUT4 (Prop_lut4_I3_O)        0.307     8.358 f  ssd/cd/counter[0]_i_16/O
                         net (fo=1, routed)           0.573     8.931    ssd/cd/counter[0]_i_16_n_0
    SLICE_X10Y32         LUT5 (Prop_lut5_I4_O)        0.124     9.055 f  ssd/cd/counter[0]_i_8/O
                         net (fo=1, routed)           0.165     9.220    ssd/cd/counter[0]_i_8_n_0
    SLICE_X10Y32         LUT6 (Prop_lut6_I5_O)        0.124     9.344 r  ssd/cd/counter[0]_i_1/O
                         net (fo=28, routed)          0.973    10.317    ssd/cd/counter[0]_i_1_n_0
    SLICE_X9Y34          FDRE                                         r  ssd/cd/counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000    10.000    CLOCK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.444    14.785    ssd/cd/CLOCK_100_IBUF_BUFG
    SLICE_X9Y34          FDRE                                         r  ssd/cd/counter_reg[19]/C
                         clock pessimism              0.274    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X9Y34          FDRE (Setup_fdre_C_R)       -0.429    14.595    ssd/cd/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                         -10.317    
  -------------------------------------------------------------------
                         slack                                  4.278    

Slack (MET) :             4.426ns  (required time - arrival time)
  Source:                 ssd/cd/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd/cd/counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.091ns  (logic 2.389ns (46.922%)  route 2.702ns (53.078%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.557     5.078    ssd/cd/CLOCK_100_IBUF_BUFG
    SLICE_X9Y30          FDRE                                         r  ssd/cd/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.456     5.534 r  ssd/cd/counter_reg[0]/Q
                         net (fo=3, routed)           0.539     6.074    ssd/cd/counter_reg[0]
    SLICE_X8Y30          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.669 r  ssd/cd/counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.669    ssd/cd/counter_reg[0]_i_6_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.786 r  ssd/cd/counter_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.786    ssd/cd/counter_reg[0]_i_5_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.903 r  ssd/cd/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.903    ssd/cd/counter_reg[0]_i_14_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.020 r  ssd/cd/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.020    ssd/cd/counter_reg[0]_i_11_n_0
    SLICE_X8Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.137 r  ssd/cd/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.137    ssd/cd/counter_reg[0]_i_10_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.452 f  ssd/cd/counter_reg[0]_i_4/O[3]
                         net (fo=1, routed)           0.600     8.051    ssd/cd/counter_reg[0]_i_4_n_4
    SLICE_X10Y35         LUT4 (Prop_lut4_I3_O)        0.307     8.358 f  ssd/cd/counter[0]_i_16/O
                         net (fo=1, routed)           0.573     8.931    ssd/cd/counter[0]_i_16_n_0
    SLICE_X10Y32         LUT5 (Prop_lut5_I4_O)        0.124     9.055 f  ssd/cd/counter[0]_i_8/O
                         net (fo=1, routed)           0.165     9.220    ssd/cd/counter[0]_i_8_n_0
    SLICE_X10Y32         LUT6 (Prop_lut6_I5_O)        0.124     9.344 r  ssd/cd/counter[0]_i_1/O
                         net (fo=28, routed)          0.826    10.170    ssd/cd/counter[0]_i_1_n_0
    SLICE_X9Y35          FDRE                                         r  ssd/cd/counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000    10.000    CLOCK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.445    14.786    ssd/cd/CLOCK_100_IBUF_BUFG
    SLICE_X9Y35          FDRE                                         r  ssd/cd/counter_reg[20]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X9Y35          FDRE (Setup_fdre_C_R)       -0.429    14.596    ssd/cd/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                         -10.170    
  -------------------------------------------------------------------
                         slack                                  4.426    

Slack (MET) :             4.426ns  (required time - arrival time)
  Source:                 ssd/cd/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd/cd/counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.091ns  (logic 2.389ns (46.922%)  route 2.702ns (53.078%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.557     5.078    ssd/cd/CLOCK_100_IBUF_BUFG
    SLICE_X9Y30          FDRE                                         r  ssd/cd/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.456     5.534 r  ssd/cd/counter_reg[0]/Q
                         net (fo=3, routed)           0.539     6.074    ssd/cd/counter_reg[0]
    SLICE_X8Y30          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.669 r  ssd/cd/counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.669    ssd/cd/counter_reg[0]_i_6_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.786 r  ssd/cd/counter_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.786    ssd/cd/counter_reg[0]_i_5_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.903 r  ssd/cd/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.903    ssd/cd/counter_reg[0]_i_14_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.020 r  ssd/cd/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.020    ssd/cd/counter_reg[0]_i_11_n_0
    SLICE_X8Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.137 r  ssd/cd/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.137    ssd/cd/counter_reg[0]_i_10_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.452 f  ssd/cd/counter_reg[0]_i_4/O[3]
                         net (fo=1, routed)           0.600     8.051    ssd/cd/counter_reg[0]_i_4_n_4
    SLICE_X10Y35         LUT4 (Prop_lut4_I3_O)        0.307     8.358 f  ssd/cd/counter[0]_i_16/O
                         net (fo=1, routed)           0.573     8.931    ssd/cd/counter[0]_i_16_n_0
    SLICE_X10Y32         LUT5 (Prop_lut5_I4_O)        0.124     9.055 f  ssd/cd/counter[0]_i_8/O
                         net (fo=1, routed)           0.165     9.220    ssd/cd/counter[0]_i_8_n_0
    SLICE_X10Y32         LUT6 (Prop_lut6_I5_O)        0.124     9.344 r  ssd/cd/counter[0]_i_1/O
                         net (fo=28, routed)          0.826    10.170    ssd/cd/counter[0]_i_1_n_0
    SLICE_X9Y35          FDRE                                         r  ssd/cd/counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000    10.000    CLOCK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.445    14.786    ssd/cd/CLOCK_100_IBUF_BUFG
    SLICE_X9Y35          FDRE                                         r  ssd/cd/counter_reg[21]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X9Y35          FDRE (Setup_fdre_C_R)       -0.429    14.596    ssd/cd/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                         -10.170    
  -------------------------------------------------------------------
                         slack                                  4.426    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 vga/vga_sync_unit/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/vga_sync_unit/hsync_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.186ns (71.492%)  route 0.074ns (28.508%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.594     1.477    vga/vga_sync_unit/CLOCK_100_IBUF_BUFG
    SLICE_X0Y40          FDRE                                         r  vga/vga_sync_unit/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  vga/vga_sync_unit/h_count_reg_reg[9]/Q
                         net (fo=7, routed)           0.074     1.692    vga/vga_sync_unit/x[9]
    SLICE_X1Y40          LUT6 (Prop_lut6_I1_O)        0.045     1.737 r  vga/vga_sync_unit/hsync_reg_i_1/O
                         net (fo=1, routed)           0.000     1.737    vga/vga_sync_unit/hsync_next
    SLICE_X1Y40          FDRE                                         r  vga/vga_sync_unit/hsync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.865     1.992    vga/vga_sync_unit/CLOCK_100_IBUF_BUFG
    SLICE_X1Y40          FDRE                                         r  vga/vga_sync_unit/hsync_reg_reg/C
                         clock pessimism             -0.502     1.490    
    SLICE_X1Y40          FDRE (Hold_fdre_C_D)         0.092     1.582    vga/vga_sync_unit/hsync_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 vga/vga_sync_unit/v_count_reg_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/vga_sync_unit/v_count_reg_reg[3]_rep__3/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.551%)  route 0.121ns (39.449%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.591     1.474    vga/vga_sync_unit/CLOCK_100_IBUF_BUFG
    SLICE_X4Y39          FDRE                                         r  vga/vga_sync_unit/v_count_reg_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  vga/vga_sync_unit/v_count_reg_reg[2]_rep__0/Q
                         net (fo=107, routed)         0.121     1.736    vga/vga_sync_unit/v_count_reg_reg[2]_rep__0_n_0
    SLICE_X3Y40          LUT5 (Prop_lut5_I4_O)        0.045     1.781 r  vga/vga_sync_unit/v_count_reg[3]_rep__3_i_1/O
                         net (fo=1, routed)           0.000     1.781    vga/vga_sync_unit/v_count_reg[3]_rep__3_i_1_n_0
    SLICE_X3Y40          FDRE                                         r  vga/vga_sync_unit/v_count_reg_reg[3]_rep__3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.865     1.992    vga/vga_sync_unit/CLOCK_100_IBUF_BUFG
    SLICE_X3Y40          FDRE                                         r  vga/vga_sync_unit/v_count_reg_reg[3]_rep__3/C
                         clock pessimism             -0.478     1.514    
    SLICE_X3Y40          FDRE (Hold_fdre_C_D)         0.092     1.606    vga/vga_sync_unit/v_count_reg_reg[3]_rep__3
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 vga/vga_sync_unit/v_count_reg_reg[6]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/vga_sync_unit/v_count_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.186ns (32.451%)  route 0.387ns (67.549%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.593     1.476    vga/vga_sync_unit/CLOCK_100_IBUF_BUFG
    SLICE_X3Y53          FDRE                                         r  vga/vga_sync_unit/v_count_reg_reg[6]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  vga/vga_sync_unit/v_count_reg_reg[6]_rep/Q
                         net (fo=124, routed)         0.387     2.004    vga/vga_sync_unit/v_count_reg_reg[6]_rep_n_0
    SLICE_X4Y49          LUT4 (Prop_lut4_I1_O)        0.045     2.049 r  vga/vga_sync_unit/v_count_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     2.049    vga/vga_sync_unit/v_count_reg[7]_i_1_n_0
    SLICE_X4Y49          FDRE                                         r  vga/vga_sync_unit/v_count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.865     1.992    vga/vga_sync_unit/CLOCK_100_IBUF_BUFG
    SLICE_X4Y49          FDRE                                         r  vga/vga_sync_unit/v_count_reg_reg[7]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X4Y49          FDRE (Hold_fdre_C_D)         0.092     1.840    vga/vga_sync_unit/v_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 tx_con/pbuf_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_tx/shift_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.613%)  route 0.155ns (45.387%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.587     1.470    tx_con/CLOCK_100_IBUF_BUFG
    SLICE_X3Y30          FDRE                                         r  tx_con/pbuf_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  tx_con/pbuf_reg[12]/Q
                         net (fo=2, routed)           0.155     1.766    tx_con/data1[4]
    SLICE_X3Y29          LUT5 (Prop_lut5_I2_O)        0.045     1.811 r  tx_con/shift[5]_i_1/O
                         net (fo=1, routed)           0.000     1.811    get_tx/D[3]
    SLICE_X3Y29          FDRE                                         r  get_tx/shift_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.855     1.982    get_tx/CLOCK_100_IBUF_BUFG
    SLICE_X3Y29          FDRE                                         r  get_tx/shift_reg[5]/C
                         clock pessimism             -0.499     1.483    
    SLICE_X3Y29          FDRE (Hold_fdre_C_D)         0.092     1.575    get_tx/shift_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 tx_con/pbuf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_tx/shift_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.555%)  route 0.155ns (45.445%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.585     1.468    tx_con/CLOCK_100_IBUF_BUFG
    SLICE_X4Y30          FDRE                                         r  tx_con/pbuf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  tx_con/pbuf_reg[2]/Q
                         net (fo=1, routed)           0.155     1.764    tx_con/pbuf_reg_n_0_[2]
    SLICE_X4Y29          LUT6 (Prop_lut6_I3_O)        0.045     1.809 r  tx_con/shift[3]_i_1/O
                         net (fo=1, routed)           0.000     1.809    get_tx/D[2]
    SLICE_X4Y29          FDRE                                         r  get_tx/shift_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.853     1.980    get_tx/CLOCK_100_IBUF_BUFG
    SLICE_X4Y29          FDRE                                         r  get_tx/shift_reg[3]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X4Y29          FDRE (Hold_fdre_C_D)         0.092     1.573    get_tx/shift_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 tx_con/pbuf_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_tx/shift_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.305%)  route 0.157ns (45.695%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.583     1.466    tx_con/CLOCK_100_IBUF_BUFG
    SLICE_X4Y28          FDRE                                         r  tx_con/pbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  tx_con/pbuf_reg[0]/Q
                         net (fo=1, routed)           0.157     1.764    tx_con/pbuf_reg_n_0_[0]
    SLICE_X4Y29          LUT6 (Prop_lut6_I4_O)        0.045     1.809 r  tx_con/shift[1]_i_1/O
                         net (fo=1, routed)           0.000     1.809    get_tx/D[0]
    SLICE_X4Y29          FDRE                                         r  get_tx/shift_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.853     1.980    get_tx/CLOCK_100_IBUF_BUFG
    SLICE_X4Y29          FDRE                                         r  get_tx/shift_reg[1]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X4Y29          FDRE (Hold_fdre_C_D)         0.091     1.572    get_tx/shift_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 get_tx/cd_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_tx/cd_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.293ns (78.721%)  route 0.079ns (21.279%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.556     1.439    get_tx/CLOCK_100_IBUF_BUFG
    SLICE_X10Y27         FDRE                                         r  get_tx/cd_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  get_tx/cd_count_reg[0]/Q
                         net (fo=4, routed)           0.079     1.682    get_tx/cd_count[0]
    SLICE_X10Y27         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.811 r  get_tx/cd_count_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.811    get_tx/cd_count_reg[0]_i_1_n_6
    SLICE_X10Y27         FDRE                                         r  get_tx/cd_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.823     1.950    get_tx/CLOCK_100_IBUF_BUFG
    SLICE_X10Y27         FDRE                                         r  get_tx/cd_count_reg[1]/C
                         clock pessimism             -0.511     1.439    
    SLICE_X10Y27         FDRE (Hold_fdre_C_D)         0.134     1.573    get_tx/cd_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 vga/vga_sync_unit/v_count_reg_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/vga_sync_unit/v_count_reg_reg[2]_rep__2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.227ns (68.010%)  route 0.107ns (31.990%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.591     1.474    vga/vga_sync_unit/CLOCK_100_IBUF_BUFG
    SLICE_X4Y38          FDRE                                         r  vga/vga_sync_unit/v_count_reg_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDRE (Prop_fdre_C_Q)         0.128     1.602 r  vga/vga_sync_unit/v_count_reg_reg[2]_rep/Q
                         net (fo=103, routed)         0.107     1.709    vga/vga_sync_unit/v_count_reg_reg[2]_rep_n_0
    SLICE_X4Y38          LUT5 (Prop_lut5_I4_O)        0.099     1.808 r  vga/vga_sync_unit/v_count_reg[2]_rep__2_i_1/O
                         net (fo=1, routed)           0.000     1.808    vga/vga_sync_unit/v_count_reg[2]_rep__2_i_1_n_0
    SLICE_X4Y38          FDRE                                         r  vga/vga_sync_unit/v_count_reg_reg[2]_rep__2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.862     1.989    vga/vga_sync_unit/CLOCK_100_IBUF_BUFG
    SLICE_X4Y38          FDRE                                         r  vga/vga_sync_unit/v_count_reg_reg[2]_rep__2/C
                         clock pessimism             -0.515     1.474    
    SLICE_X4Y38          FDRE (Hold_fdre_C_D)         0.092     1.566    vga/vga_sync_unit/v_count_reg_reg[2]_rep__2
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 vga/vga_sync_unit/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/vga_sync_unit/v_count_reg_reg[8]_rep/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.186ns (31.824%)  route 0.398ns (68.176%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.594     1.477    vga/vga_sync_unit/CLOCK_100_IBUF_BUFG
    SLICE_X4Y49          FDRE                                         r  vga/vga_sync_unit/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  vga/vga_sync_unit/v_count_reg_reg[8]/Q
                         net (fo=83, routed)          0.281     1.899    vga/vga_sync_unit/y[8]
    SLICE_X4Y51          LUT5 (Prop_lut5_I4_O)        0.045     1.944 r  vga/vga_sync_unit/v_count_reg[8]_rep_i_1/O
                         net (fo=1, routed)           0.118     2.062    vga/vga_sync_unit/v_count_reg[8]_rep_i_1_n_0
    SLICE_X4Y51          FDRE                                         r  vga/vga_sync_unit/v_count_reg_reg[8]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.863     1.990    vga/vga_sync_unit/CLOCK_100_IBUF_BUFG
    SLICE_X4Y51          FDRE                                         r  vga/vga_sync_unit/v_count_reg_reg[8]_rep/C
                         clock pessimism             -0.244     1.746    
    SLICE_X4Y51          FDRE (Hold_fdre_C_D)         0.070     1.816    vga/vga_sync_unit/v_count_reg_reg[8]_rep
  -------------------------------------------------------------------
                         required time                         -1.816    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 tx_con/running_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_con/sel_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.227ns (66.886%)  route 0.112ns (33.114%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.585     1.468    tx_con/CLOCK_100_IBUF_BUFG
    SLICE_X5Y30          FDRE                                         r  tx_con/running_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDRE (Prop_fdre_C_Q)         0.128     1.596 r  tx_con/running_reg/Q
                         net (fo=8, routed)           0.112     1.709    tx_con/running
    SLICE_X5Y30          LUT6 (Prop_lut6_I5_O)        0.099     1.808 r  tx_con/sel[0]_i_1/O
                         net (fo=1, routed)           0.000     1.808    tx_con/sel[0]_i_1_n_0
    SLICE_X5Y30          FDRE                                         r  tx_con/sel_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.854     1.981    tx_con/CLOCK_100_IBUF_BUFG
    SLICE_X5Y30          FDRE                                         r  tx_con/sel_reg[0]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X5Y30          FDRE (Hold_fdre_C_D)         0.092     1.560    tx_con/sel_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.247    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLOCK_100 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLOCK_100_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   CLK50MHZ_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y27   get_tx/cd_count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y29   get_tx/cd_count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y31    keycodev_reg[9]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y34    ssd/cd/counter_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y34    ssd/cd/counter_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y34    ssd/cd/counter_reg[19]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y30    ssd/cd/counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y35    ssd/cd/counter_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   CLK50MHZ_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y35    ssd/cd/counter_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y35    ssd/cd/counter_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y35    ssd/cd/counter_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y35    ssd/cd/counter_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y36    ssd/cd/counter_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y36    ssd/cd/counter_reg[25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y36    ssd/cd/counter_reg[26]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   CLK50MHZ_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y31    keycodev_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y29   get_tx/cd_count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y30    ssd/cd/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y35    vga/vga_sync_unit/v_count_reg_reg[3]_rep/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y35    vga/vga_sync_unit/v_count_reg_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y49    vga/vga_sync_unit/v_count_reg_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y49    vga/vga_sync_unit/v_count_reg_reg[5]_rep/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y29   get_tx/cd_count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y30   get_tx/cd_count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y30   get_tx/cd_count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y30   get_tx/cd_count_reg[14]/C



