//! **************************************************************************
// Written by: Map P.20131013 on Fri Nov 30 01:57:56 2018
//! **************************************************************************

SCHEMATIC START;
CONFIG VCCAUX = "3.3";
COMP "pinnumber[3]" LOCATE = SITE "P134" LEVEL 1;
COMP "pinnumber[13]" LOCATE = SITE "P22" LEVEL 1;
COMP "pinnumber[21]" LOCATE = SITE "P140" LEVEL 1;
COMP "pinnumber[4]" LOCATE = SITE "P30" LEVEL 1;
COMP "pinnumber[14]" LOCATE = SITE "P17" LEVEL 1;
COMP "pinnumber[22]" LOCATE = SITE "P142" LEVEL 1;
COMP "pinnumber[5]" LOCATE = SITE "P33" LEVEL 1;
COMP "pinnumber[15]" LOCATE = SITE "P15" LEVEL 1;
COMP "pinnumber[23]" LOCATE = SITE "P144" LEVEL 1;
COMP "pinnumber[6]" LOCATE = SITE "P35" LEVEL 1;
COMP "pinnumber[16]" LOCATE = SITE "P12" LEVEL 1;
COMP "pinnumber[7]" LOCATE = SITE "P41" LEVEL 1;
COMP "spi_sck" LOCATE = SITE "P43" LEVEL 1;
COMP "pinnumber[17]" LOCATE = SITE "P10" LEVEL 1;
COMP "pinnumber[8]" LOCATE = SITE "P51" LEVEL 1;
COMP "pinnumber[18]" LOCATE = SITE "P8" LEVEL 1;
COMP "pinnumber[9]" LOCATE = SITE "P34" LEVEL 1;
COMP "clk" LOCATE = SITE "P56" LEVEL 1;
COMP "pinnumber[19]" LOCATE = SITE "P6" LEVEL 1;
COMP "avr_rx_busy" LOCATE = SITE "P39" LEVEL 1;
COMP "spi_mosi" LOCATE = SITE "P44" LEVEL 1;
COMP "led[1]" LOCATE = SITE "P133" LEVEL 1;
COMP "spi_ss" LOCATE = SITE "P48" LEVEL 1;
COMP "led[3]" LOCATE = SITE "P131" LEVEL 1;
COMP "avr_tx" LOCATE = SITE "P55" LEVEL 1;
COMP "led[5]" LOCATE = SITE "P126" LEVEL 1;
COMP "rst_n" LOCATE = SITE "P38" LEVEL 1;
COMP "led[7]" LOCATE = SITE "P123" LEVEL 1;
COMP "pinnumber[0]" LOCATE = SITE "P124" LEVEL 1;
COMP "pinnumber[10]" LOCATE = SITE "P40" LEVEL 1;
COMP "cclk" LOCATE = SITE "P70" LEVEL 1;
COMP "pinnumber[1]" LOCATE = SITE "P127" LEVEL 1;
COMP "pinnumber[11]" LOCATE = SITE "P50" LEVEL 1;
COMP "pinnumber[2]" LOCATE = SITE "P132" LEVEL 1;
COMP "pinnumber[12]" LOCATE = SITE "P24" LEVEL 1;
COMP "pinnumber[20]" LOCATE = SITE "P138" LEVEL 1;
TIMEGRP clk = BEL "cycle/M_reg_1_q_1" BEL "cycle/M_reg_2_q_0" BEL
        "cycle/M_reg_3_q_1" BEL "cycle/M_reg_4_q_0" BEL "cycle/M_reg_5_q_1"
        BEL "cycle/M_reg_6_q_0" BEL "cycle/M_reg_7_q_1" BEL
        "cycle/M_reg_8_q_0" BEL "cycle/ctr/M_ctr_q_18" BEL
        "cycle/ctr/M_ctr_q_17" BEL "cycle/ctr/M_ctr_q_16" BEL
        "cycle/ctr/M_ctr_q_15" BEL "cycle/ctr/M_ctr_q_14" BEL
        "cycle/ctr/M_ctr_q_13" BEL "cycle/ctr/M_ctr_q_12" BEL
        "cycle/ctr/M_ctr_q_11" BEL "cycle/ctr/M_ctr_q_10" BEL
        "cycle/ctr/M_ctr_q_9" BEL "cycle/ctr/M_ctr_q_8" BEL
        "cycle/ctr/M_ctr_q_7" BEL "cycle/ctr/M_ctr_q_6" BEL
        "cycle/ctr/M_ctr_q_5" BEL "cycle/ctr/M_ctr_q_4" BEL
        "cycle/ctr/M_ctr_q_3" BEL "cycle/ctr/M_ctr_q_2" BEL
        "cycle/ctr/M_ctr_q_1" BEL "cycle/ctr/M_ctr_q_0" BEL "clk_BUFGP/BUFG"
        BEL "reset_cond/M_stage_q_3" BEL "reset_cond/M_stage_q_2" BEL
        "reset_cond/M_stage_q_1" BEL "reset_cond/M_stage_q_0";
TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
SCHEMATIC END;

