Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Wed Nov 18 12:54:44 2020
| Host              : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command           : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design            : main
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 230 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 194 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.782        0.000                      0                15862        0.040        0.000                      0                15862        2.927        0.000                       0                  6943  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 1.782        0.000                      0                15862        0.040        0.000                      0                15862        2.927        0.000                       0                  6943  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        1.782ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.040ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.927ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.782ns  (required time - arrival time)
  Source:                 done_reg16/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            y1/mem_reg_0_3_29_29/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.138ns  (logic 1.456ns (28.338%)  route 3.682ns (71.662%))
  Logic Levels:           14  (CARRY8=4 LUT3=2 LUT5=2 LUT6=5 RAMS32=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7134, unset)         0.036     0.036    done_reg16/clk
    SLICE_X33Y145        FDRE                                         r  done_reg16/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y145        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.132 f  done_reg16/out_reg[0]/Q
                         net (fo=3, routed)           0.238     0.370    fsm18/done_reg16_out
    SLICE_X32Y145        LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.193     0.563 f  fsm18/out[0]_i_2__15/O
                         net (fo=6, routed)           0.266     0.829    fsm14/out_reg[0]_15
    SLICE_X33Y145        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.063     0.892 f  fsm14/out[3]_i_3__4/O
                         net (fo=8, routed)           0.264     1.156    fsm14/out[3]_i_3__4_n_0
    SLICE_X32Y144        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.064     1.220 f  fsm14/out[2]_i_4__10/O
                         net (fo=18, routed)          0.106     1.326    fsm11/out_reg[0]_14
    SLICE_X32Y144        LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.064     1.390 f  fsm11/out[0]_i_2__13/O
                         net (fo=9, routed)           0.304     1.694    par_done_reg51/done_reg
    SLICE_X35Y145        LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.038     1.732 f  par_done_reg51/mem_reg_0_3_0_0_i_5__1/O
                         net (fo=161, routed)         0.759     2.491    y_i_10/mem_reg_0_3_0_0_i_3__0_1
    SLICE_X38Y142        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.063     2.554 f  y_i_10/mem_reg_0_3_0_0_i_12__0/O
                         net (fo=2, routed)           0.123     2.677    i01/out_reg[31]_2
    SLICE_X38Y141        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.063     2.740 r  i01/mem_reg_0_3_0_0_i_3__0/O
                         net (fo=32, routed)          0.507     3.247    y1/mem_reg_0_3_4_4/A0
    SLICE_X43Y140        RAMS32 (Prop_C6LUT_SLICEM_ADR0_O)
                                                      0.174     3.421 r  y1/mem_reg_0_3_4_4/SP/O
                         net (fo=4, routed)           0.358     3.779    add9/read_data1_out[4]
    SLICE_X40Y138        LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     3.927 r  add9/mem_reg_0_3_0_0_i_40/O
                         net (fo=1, routed)           0.015     3.942    add9/mem_reg_0_3_0_0_i_40_n_0
    SLICE_X40Y138        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.198     4.140 r  add9/mem_reg_0_3_0_0_i_9/CO[7]
                         net (fo=1, routed)           0.028     4.168    add9/mem_reg_0_3_0_0_i_9_n_0
    SLICE_X40Y139        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     4.191 r  add9/mem_reg_0_3_8_8_i_3/CO[7]
                         net (fo=1, routed)           0.028     4.219    add9/mem_reg_0_3_8_8_i_3_n_0
    SLICE_X40Y140        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     4.242 r  add9/mem_reg_0_3_16_16_i_3/CO[7]
                         net (fo=1, routed)           0.028     4.270    add9/mem_reg_0_3_16_16_i_3_n_0
    SLICE_X40Y141        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.145     4.415 r  add9/mem_reg_0_3_24_24_i_3/O[5]
                         net (fo=1, routed)           0.312     4.727    par_done_reg51/out_reg[31]_2[29]
    SLICE_X43Y144        LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.101     4.828 r  par_done_reg51/mem_reg_0_3_29_29_i_1__4/O
                         net (fo=1, routed)           0.346     5.174    y1/mem_reg_0_3_29_29/D
    SLICE_X43Y140        RAMS32                                       r  y1/mem_reg_0_3_29_29/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=7134, unset)         0.052     7.052    y1/mem_reg_0_3_29_29/WCLK
    SLICE_X43Y140        RAMS32                                       r  y1/mem_reg_0_3_29_29/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X43Y140        RAMS32 (Setup_F5LUT_SLICEM_CLK_I)
                                                     -0.061     6.956    y1/mem_reg_0_3_29_29/SP
  -------------------------------------------------------------------
                         required time                          6.956    
                         arrival time                          -5.174    
  -------------------------------------------------------------------
                         slack                                  1.782    

Slack (MET) :             1.845ns  (required time - arrival time)
  Source:                 done_reg16/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            y1/mem_reg_0_3_30_30/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.075ns  (logic 1.378ns (27.153%)  route 3.697ns (72.847%))
  Logic Levels:           14  (CARRY8=4 LUT3=2 LUT5=2 LUT6=5 RAMS32=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7134, unset)         0.036     0.036    done_reg16/clk
    SLICE_X33Y145        FDRE                                         r  done_reg16/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y145        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.132 f  done_reg16/out_reg[0]/Q
                         net (fo=3, routed)           0.238     0.370    fsm18/done_reg16_out
    SLICE_X32Y145        LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.193     0.563 f  fsm18/out[0]_i_2__15/O
                         net (fo=6, routed)           0.266     0.829    fsm14/out_reg[0]_15
    SLICE_X33Y145        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.063     0.892 f  fsm14/out[3]_i_3__4/O
                         net (fo=8, routed)           0.264     1.156    fsm14/out[3]_i_3__4_n_0
    SLICE_X32Y144        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.064     1.220 f  fsm14/out[2]_i_4__10/O
                         net (fo=18, routed)          0.106     1.326    fsm11/out_reg[0]_14
    SLICE_X32Y144        LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.064     1.390 f  fsm11/out[0]_i_2__13/O
                         net (fo=9, routed)           0.304     1.694    par_done_reg51/done_reg
    SLICE_X35Y145        LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.038     1.732 f  par_done_reg51/mem_reg_0_3_0_0_i_5__1/O
                         net (fo=161, routed)         0.759     2.491    y_i_10/mem_reg_0_3_0_0_i_3__0_1
    SLICE_X38Y142        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.063     2.554 f  y_i_10/mem_reg_0_3_0_0_i_12__0/O
                         net (fo=2, routed)           0.123     2.677    i01/out_reg[31]_2
    SLICE_X38Y141        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.063     2.740 r  i01/mem_reg_0_3_0_0_i_3__0/O
                         net (fo=32, routed)          0.507     3.247    y1/mem_reg_0_3_4_4/A0
    SLICE_X43Y140        RAMS32 (Prop_C6LUT_SLICEM_ADR0_O)
                                                      0.174     3.421 r  y1/mem_reg_0_3_4_4/SP/O
                         net (fo=4, routed)           0.358     3.779    add9/read_data1_out[4]
    SLICE_X40Y138        LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     3.927 r  add9/mem_reg_0_3_0_0_i_40/O
                         net (fo=1, routed)           0.015     3.942    add9/mem_reg_0_3_0_0_i_40_n_0
    SLICE_X40Y138        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.198     4.140 r  add9/mem_reg_0_3_0_0_i_9/CO[7]
                         net (fo=1, routed)           0.028     4.168    add9/mem_reg_0_3_0_0_i_9_n_0
    SLICE_X40Y139        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     4.191 r  add9/mem_reg_0_3_8_8_i_3/CO[7]
                         net (fo=1, routed)           0.028     4.219    add9/mem_reg_0_3_8_8_i_3_n_0
    SLICE_X40Y140        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     4.242 r  add9/mem_reg_0_3_16_16_i_3/CO[7]
                         net (fo=1, routed)           0.028     4.270    add9/mem_reg_0_3_16_16_i_3_n_0
    SLICE_X40Y141        CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.129     4.399 r  add9/mem_reg_0_3_24_24_i_3/O[6]
                         net (fo=1, routed)           0.202     4.601    par_done_reg51/out_reg[31]_2[30]
    SLICE_X41Y143        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.039     4.640 r  par_done_reg51/mem_reg_0_3_30_30_i_1__4/O
                         net (fo=1, routed)           0.471     5.111    y1/mem_reg_0_3_30_30/D
    SLICE_X43Y140        RAMS32                                       r  y1/mem_reg_0_3_30_30/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=7134, unset)         0.052     7.052    y1/mem_reg_0_3_30_30/WCLK
    SLICE_X43Y140        RAMS32                                       r  y1/mem_reg_0_3_30_30/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X43Y140        RAMS32 (Setup_E5LUT_SLICEM_CLK_I)
                                                     -0.061     6.956    y1/mem_reg_0_3_30_30/SP
  -------------------------------------------------------------------
                         required time                          6.956    
                         arrival time                          -5.111    
  -------------------------------------------------------------------
                         slack                                  1.845    

Slack (MET) :             1.849ns  (required time - arrival time)
  Source:                 done_reg16/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            y1/mem_reg_0_3_26_26/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.047ns  (logic 1.334ns (26.432%)  route 3.713ns (73.568%))
  Logic Levels:           14  (CARRY8=4 LUT3=2 LUT5=2 LUT6=5 RAMS32=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7134, unset)         0.036     0.036    done_reg16/clk
    SLICE_X33Y145        FDRE                                         r  done_reg16/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y145        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.132 f  done_reg16/out_reg[0]/Q
                         net (fo=3, routed)           0.238     0.370    fsm18/done_reg16_out
    SLICE_X32Y145        LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.193     0.563 f  fsm18/out[0]_i_2__15/O
                         net (fo=6, routed)           0.266     0.829    fsm14/out_reg[0]_15
    SLICE_X33Y145        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.063     0.892 f  fsm14/out[3]_i_3__4/O
                         net (fo=8, routed)           0.264     1.156    fsm14/out[3]_i_3__4_n_0
    SLICE_X32Y144        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.064     1.220 f  fsm14/out[2]_i_4__10/O
                         net (fo=18, routed)          0.106     1.326    fsm11/out_reg[0]_14
    SLICE_X32Y144        LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.064     1.390 f  fsm11/out[0]_i_2__13/O
                         net (fo=9, routed)           0.304     1.694    par_done_reg51/done_reg
    SLICE_X35Y145        LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.038     1.732 f  par_done_reg51/mem_reg_0_3_0_0_i_5__1/O
                         net (fo=161, routed)         0.759     2.491    y_i_10/mem_reg_0_3_0_0_i_3__0_1
    SLICE_X38Y142        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.063     2.554 f  y_i_10/mem_reg_0_3_0_0_i_12__0/O
                         net (fo=2, routed)           0.123     2.677    i01/out_reg[31]_2
    SLICE_X38Y141        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.063     2.740 r  i01/mem_reg_0_3_0_0_i_3__0/O
                         net (fo=32, routed)          0.507     3.247    y1/mem_reg_0_3_4_4/A0
    SLICE_X43Y140        RAMS32 (Prop_C6LUT_SLICEM_ADR0_O)
                                                      0.174     3.421 r  y1/mem_reg_0_3_4_4/SP/O
                         net (fo=4, routed)           0.358     3.779    add9/read_data1_out[4]
    SLICE_X40Y138        LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     3.927 r  add9/mem_reg_0_3_0_0_i_40/O
                         net (fo=1, routed)           0.015     3.942    add9/mem_reg_0_3_0_0_i_40_n_0
    SLICE_X40Y138        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.198     4.140 r  add9/mem_reg_0_3_0_0_i_9/CO[7]
                         net (fo=1, routed)           0.028     4.168    add9/mem_reg_0_3_0_0_i_9_n_0
    SLICE_X40Y139        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     4.191 r  add9/mem_reg_0_3_8_8_i_3/CO[7]
                         net (fo=1, routed)           0.028     4.219    add9/mem_reg_0_3_8_8_i_3_n_0
    SLICE_X40Y140        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     4.242 r  add9/mem_reg_0_3_16_16_i_3/CO[7]
                         net (fo=1, routed)           0.028     4.270    add9/mem_reg_0_3_16_16_i_3_n_0
    SLICE_X40Y141        CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.086     4.356 r  add9/mem_reg_0_3_24_24_i_3/O[2]
                         net (fo=1, routed)           0.365     4.721    par_done_reg51/out_reg[31]_2[26]
    SLICE_X43Y144        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.038     4.759 r  par_done_reg51/mem_reg_0_3_26_26_i_1__4/O
                         net (fo=1, routed)           0.324     5.083    y1/mem_reg_0_3_26_26/D
    SLICE_X43Y140        RAMS32                                       r  y1/mem_reg_0_3_26_26/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=7134, unset)         0.052     7.052    y1/mem_reg_0_3_26_26/WCLK
    SLICE_X43Y140        RAMS32                                       r  y1/mem_reg_0_3_26_26/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X43Y140        RAMS32 (Setup_G6LUT_SLICEM_CLK_I)
                                                     -0.085     6.932    y1/mem_reg_0_3_26_26/SP
  -------------------------------------------------------------------
                         required time                          6.932    
                         arrival time                          -5.083    
  -------------------------------------------------------------------
                         slack                                  1.849    

Slack (MET) :             1.852ns  (required time - arrival time)
  Source:                 done_reg16/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            y1/mem_reg_0_3_18_18/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.067ns  (logic 1.311ns (25.873%)  route 3.756ns (74.127%))
  Logic Levels:           13  (CARRY8=3 LUT3=2 LUT5=2 LUT6=5 RAMS32=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7134, unset)         0.036     0.036    done_reg16/clk
    SLICE_X33Y145        FDRE                                         r  done_reg16/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y145        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.132 f  done_reg16/out_reg[0]/Q
                         net (fo=3, routed)           0.238     0.370    fsm18/done_reg16_out
    SLICE_X32Y145        LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.193     0.563 f  fsm18/out[0]_i_2__15/O
                         net (fo=6, routed)           0.266     0.829    fsm14/out_reg[0]_15
    SLICE_X33Y145        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.063     0.892 f  fsm14/out[3]_i_3__4/O
                         net (fo=8, routed)           0.264     1.156    fsm14/out[3]_i_3__4_n_0
    SLICE_X32Y144        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.064     1.220 f  fsm14/out[2]_i_4__10/O
                         net (fo=18, routed)          0.106     1.326    fsm11/out_reg[0]_14
    SLICE_X32Y144        LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.064     1.390 f  fsm11/out[0]_i_2__13/O
                         net (fo=9, routed)           0.304     1.694    par_done_reg51/done_reg
    SLICE_X35Y145        LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.038     1.732 f  par_done_reg51/mem_reg_0_3_0_0_i_5__1/O
                         net (fo=161, routed)         0.759     2.491    y_i_10/mem_reg_0_3_0_0_i_3__0_1
    SLICE_X38Y142        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.063     2.554 f  y_i_10/mem_reg_0_3_0_0_i_12__0/O
                         net (fo=2, routed)           0.123     2.677    i01/out_reg[31]_2
    SLICE_X38Y141        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.063     2.740 r  i01/mem_reg_0_3_0_0_i_3__0/O
                         net (fo=32, routed)          0.507     3.247    y1/mem_reg_0_3_4_4/A0
    SLICE_X43Y140        RAMS32 (Prop_C6LUT_SLICEM_ADR0_O)
                                                      0.174     3.421 r  y1/mem_reg_0_3_4_4/SP/O
                         net (fo=4, routed)           0.358     3.779    add9/read_data1_out[4]
    SLICE_X40Y138        LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     3.927 r  add9/mem_reg_0_3_0_0_i_40/O
                         net (fo=1, routed)           0.015     3.942    add9/mem_reg_0_3_0_0_i_40_n_0
    SLICE_X40Y138        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.198     4.140 r  add9/mem_reg_0_3_0_0_i_9/CO[7]
                         net (fo=1, routed)           0.028     4.168    add9/mem_reg_0_3_0_0_i_9_n_0
    SLICE_X40Y139        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     4.191 r  add9/mem_reg_0_3_8_8_i_3/CO[7]
                         net (fo=1, routed)           0.028     4.219    add9/mem_reg_0_3_8_8_i_3_n_0
    SLICE_X40Y140        CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.086     4.305 r  add9/mem_reg_0_3_16_16_i_3/O[2]
                         net (fo=1, routed)           0.308     4.613    par_done_reg51/out_reg[31]_2[18]
    SLICE_X45Y141        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.038     4.651 r  par_done_reg51/mem_reg_0_3_18_18_i_1__4/O
                         net (fo=1, routed)           0.452     5.103    y1/mem_reg_0_3_18_18/D
    SLICE_X42Y139        RAMS32                                       r  y1/mem_reg_0_3_18_18/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=7134, unset)         0.052     7.052    y1/mem_reg_0_3_18_18/WCLK
    SLICE_X42Y139        RAMS32                                       r  y1/mem_reg_0_3_18_18/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X42Y139        RAMS32 (Setup_D5LUT_SLICEM_CLK_I)
                                                     -0.062     6.955    y1/mem_reg_0_3_18_18/SP
  -------------------------------------------------------------------
                         required time                          6.955    
                         arrival time                          -5.103    
  -------------------------------------------------------------------
                         slack                                  1.852    

Slack (MET) :             1.859ns  (required time - arrival time)
  Source:                 done_reg16/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            y1/mem_reg_0_3_28_28/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.035ns  (logic 1.357ns (26.951%)  route 3.678ns (73.049%))
  Logic Levels:           14  (CARRY8=4 LUT3=2 LUT5=2 LUT6=5 RAMS32=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7134, unset)         0.036     0.036    done_reg16/clk
    SLICE_X33Y145        FDRE                                         r  done_reg16/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y145        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.132 f  done_reg16/out_reg[0]/Q
                         net (fo=3, routed)           0.238     0.370    fsm18/done_reg16_out
    SLICE_X32Y145        LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.193     0.563 f  fsm18/out[0]_i_2__15/O
                         net (fo=6, routed)           0.266     0.829    fsm14/out_reg[0]_15
    SLICE_X33Y145        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.063     0.892 f  fsm14/out[3]_i_3__4/O
                         net (fo=8, routed)           0.264     1.156    fsm14/out[3]_i_3__4_n_0
    SLICE_X32Y144        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.064     1.220 f  fsm14/out[2]_i_4__10/O
                         net (fo=18, routed)          0.106     1.326    fsm11/out_reg[0]_14
    SLICE_X32Y144        LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.064     1.390 f  fsm11/out[0]_i_2__13/O
                         net (fo=9, routed)           0.304     1.694    par_done_reg51/done_reg
    SLICE_X35Y145        LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.038     1.732 f  par_done_reg51/mem_reg_0_3_0_0_i_5__1/O
                         net (fo=161, routed)         0.759     2.491    y_i_10/mem_reg_0_3_0_0_i_3__0_1
    SLICE_X38Y142        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.063     2.554 f  y_i_10/mem_reg_0_3_0_0_i_12__0/O
                         net (fo=2, routed)           0.123     2.677    i01/out_reg[31]_2
    SLICE_X38Y141        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.063     2.740 r  i01/mem_reg_0_3_0_0_i_3__0/O
                         net (fo=32, routed)          0.507     3.247    y1/mem_reg_0_3_4_4/A0
    SLICE_X43Y140        RAMS32 (Prop_C6LUT_SLICEM_ADR0_O)
                                                      0.174     3.421 r  y1/mem_reg_0_3_4_4/SP/O
                         net (fo=4, routed)           0.358     3.779    add9/read_data1_out[4]
    SLICE_X40Y138        LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     3.927 r  add9/mem_reg_0_3_0_0_i_40/O
                         net (fo=1, routed)           0.015     3.942    add9/mem_reg_0_3_0_0_i_40_n_0
    SLICE_X40Y138        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.198     4.140 r  add9/mem_reg_0_3_0_0_i_9/CO[7]
                         net (fo=1, routed)           0.028     4.168    add9/mem_reg_0_3_0_0_i_9_n_0
    SLICE_X40Y139        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     4.191 r  add9/mem_reg_0_3_8_8_i_3/CO[7]
                         net (fo=1, routed)           0.028     4.219    add9/mem_reg_0_3_8_8_i_3_n_0
    SLICE_X40Y140        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     4.242 r  add9/mem_reg_0_3_16_16_i_3/CO[7]
                         net (fo=1, routed)           0.028     4.270    add9/mem_reg_0_3_16_16_i_3_n_0
    SLICE_X40Y141        CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.109     4.379 r  add9/mem_reg_0_3_24_24_i_3/O[4]
                         net (fo=1, routed)           0.295     4.674    par_done_reg51/out_reg[31]_2[28]
    SLICE_X43Y144        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.038     4.712 r  par_done_reg51/mem_reg_0_3_28_28_i_1__4/O
                         net (fo=1, routed)           0.359     5.071    y1/mem_reg_0_3_28_28/D
    SLICE_X43Y140        RAMS32                                       r  y1/mem_reg_0_3_28_28/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=7134, unset)         0.052     7.052    y1/mem_reg_0_3_28_28/WCLK
    SLICE_X43Y140        RAMS32                                       r  y1/mem_reg_0_3_28_28/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X43Y140        RAMS32 (Setup_F6LUT_SLICEM_CLK_I)
                                                     -0.087     6.930    y1/mem_reg_0_3_28_28/SP
  -------------------------------------------------------------------
                         required time                          6.930    
                         arrival time                          -5.071    
  -------------------------------------------------------------------
                         slack                                  1.859    

Slack (MET) :             1.867ns  (required time - arrival time)
  Source:                 done_reg16/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            y0/mem_reg_0_3_20_20/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.028ns  (logic 1.513ns (30.091%)  route 3.515ns (69.909%))
  Logic Levels:           12  (CARRY8=2 LUT3=2 LUT5=2 LUT6=5 RAMS32=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7134, unset)         0.036     0.036    done_reg16/clk
    SLICE_X33Y145        FDRE                                         r  done_reg16/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y145        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.132 f  done_reg16/out_reg[0]/Q
                         net (fo=3, routed)           0.238     0.370    fsm18/done_reg16_out
    SLICE_X32Y145        LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.193     0.563 f  fsm18/out[0]_i_2__15/O
                         net (fo=6, routed)           0.266     0.829    fsm14/out_reg[0]_15
    SLICE_X33Y145        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.063     0.892 f  fsm14/out[3]_i_3__4/O
                         net (fo=8, routed)           0.264     1.156    fsm14/out[3]_i_3__4_n_0
    SLICE_X32Y144        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.064     1.220 f  fsm14/out[2]_i_4__10/O
                         net (fo=18, routed)          0.106     1.326    fsm11/out_reg[0]_14
    SLICE_X32Y144        LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.064     1.390 f  fsm11/out[0]_i_2__13/O
                         net (fo=9, routed)           0.306     1.696    y0/done_reg_4
    SLICE_X35Y145        LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.100     1.796 r  y0/mem_reg_0_3_0_0_i_8__1/O
                         net (fo=160, routed)         0.545     2.341    y0/done_reg_0
    SLICE_X38Y143        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.064     2.405 f  y0/mem_reg_0_3_0_0_i_11__2/O
                         net (fo=2, routed)           0.113     2.518    i00/out_reg[31]_1
    SLICE_X38Y142        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.114     2.632 r  i00/mem_reg_0_3_0_0_i_3/O
                         net (fo=32, routed)          0.656     3.288    y0/mem_reg_0_3_9_9/A0
    SLICE_X43Y141        RAMS32 (Prop_A5LUT_SLICEM_ADR0_O)
                                                      0.200     3.488 r  y0/mem_reg_0_3_9_9/SP/O
                         net (fo=4, routed)           0.302     3.790    add7/read_data[9]
    SLICE_X41Y140        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.149     3.939 r  add7/mem_reg_0_3_8_8_i_34/O
                         net (fo=1, routed)           0.010     3.949    add7/mem_reg_0_3_8_8_i_34_n_0
    SLICE_X41Y140        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     4.182 r  add7/mem_reg_0_3_8_8_i_3/CO[7]
                         net (fo=1, routed)           0.028     4.210    add7/mem_reg_0_3_8_8_i_3_n_0
    SLICE_X41Y141        CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.109     4.319 r  add7/mem_reg_0_3_16_16_i_3/O[4]
                         net (fo=1, routed)           0.267     4.586    cond_computed3/out_reg[30]_1[20]
    SLICE_X40Y144        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.064     4.650 r  cond_computed3/mem_reg_0_3_20_20_i_1__3/O
                         net (fo=1, routed)           0.414     5.064    y0/mem_reg_0_3_20_20/D
    SLICE_X40Y142        RAMS32                                       r  y0/mem_reg_0_3_20_20/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=7134, unset)         0.052     7.052    y0/mem_reg_0_3_20_20/WCLK
    SLICE_X40Y142        RAMS32                                       r  y0/mem_reg_0_3_20_20/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X40Y142        RAMS32 (Setup_B6LUT_SLICEM_CLK_I)
                                                     -0.086     6.931    y0/mem_reg_0_3_20_20/SP
  -------------------------------------------------------------------
                         required time                          6.931    
                         arrival time                          -5.064    
  -------------------------------------------------------------------
                         slack                                  1.867    

Slack (MET) :             1.877ns  (required time - arrival time)
  Source:                 done_reg16/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            y0/mem_reg_0_3_28_28/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.017ns  (logic 1.512ns (30.138%)  route 3.505ns (69.862%))
  Logic Levels:           13  (CARRY8=3 LUT3=2 LUT5=2 LUT6=5 RAMS32=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7134, unset)         0.036     0.036    done_reg16/clk
    SLICE_X33Y145        FDRE                                         r  done_reg16/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y145        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.132 f  done_reg16/out_reg[0]/Q
                         net (fo=3, routed)           0.238     0.370    fsm18/done_reg16_out
    SLICE_X32Y145        LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.193     0.563 f  fsm18/out[0]_i_2__15/O
                         net (fo=6, routed)           0.266     0.829    fsm14/out_reg[0]_15
    SLICE_X33Y145        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.063     0.892 f  fsm14/out[3]_i_3__4/O
                         net (fo=8, routed)           0.264     1.156    fsm14/out[3]_i_3__4_n_0
    SLICE_X32Y144        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.064     1.220 f  fsm14/out[2]_i_4__10/O
                         net (fo=18, routed)          0.106     1.326    fsm11/out_reg[0]_14
    SLICE_X32Y144        LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.064     1.390 f  fsm11/out[0]_i_2__13/O
                         net (fo=9, routed)           0.306     1.696    y0/done_reg_4
    SLICE_X35Y145        LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.100     1.796 r  y0/mem_reg_0_3_0_0_i_8__1/O
                         net (fo=160, routed)         0.545     2.341    y0/done_reg_0
    SLICE_X38Y143        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.064     2.405 f  y0/mem_reg_0_3_0_0_i_11__2/O
                         net (fo=2, routed)           0.113     2.518    i00/out_reg[31]_1
    SLICE_X38Y142        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.114     2.632 r  i00/mem_reg_0_3_0_0_i_3/O
                         net (fo=32, routed)          0.656     3.288    y0/mem_reg_0_3_9_9/A0
    SLICE_X43Y141        RAMS32 (Prop_A5LUT_SLICEM_ADR0_O)
                                                      0.200     3.488 r  y0/mem_reg_0_3_9_9/SP/O
                         net (fo=4, routed)           0.302     3.790    add7/read_data[9]
    SLICE_X41Y140        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.149     3.939 r  add7/mem_reg_0_3_8_8_i_34/O
                         net (fo=1, routed)           0.010     3.949    add7/mem_reg_0_3_8_8_i_34_n_0
    SLICE_X41Y140        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     4.182 r  add7/mem_reg_0_3_8_8_i_3/CO[7]
                         net (fo=1, routed)           0.028     4.210    add7/mem_reg_0_3_8_8_i_3_n_0
    SLICE_X41Y141        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.233 r  add7/mem_reg_0_3_16_16_i_3/CO[7]
                         net (fo=1, routed)           0.028     4.261    add7/mem_reg_0_3_16_16_i_3_n_0
    SLICE_X41Y142        CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.109     4.370 r  add7/mem_reg_0_3_24_24_i_3/O[4]
                         net (fo=1, routed)           0.239     4.609    cond_computed3/out_reg[30]_1[28]
    SLICE_X44Y144        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.040     4.649 r  cond_computed3/mem_reg_0_3_28_28_i_1__3/O
                         net (fo=1, routed)           0.404     5.053    y0/mem_reg_0_3_28_28/D
    SLICE_X43Y141        RAMS32                                       r  y0/mem_reg_0_3_28_28/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=7134, unset)         0.052     7.052    y0/mem_reg_0_3_28_28/WCLK
    SLICE_X43Y141        RAMS32                                       r  y0/mem_reg_0_3_28_28/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X43Y141        RAMS32 (Setup_F6LUT_SLICEM_CLK_I)
                                                     -0.087     6.930    y0/mem_reg_0_3_28_28/SP
  -------------------------------------------------------------------
                         required time                          6.930    
                         arrival time                          -5.053    
  -------------------------------------------------------------------
                         slack                                  1.877    

Slack (MET) :             1.885ns  (required time - arrival time)
  Source:                 done_reg16/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            y1/mem_reg_0_3_19_19/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.010ns  (logic 1.329ns (26.527%)  route 3.681ns (73.473%))
  Logic Levels:           13  (CARRY8=3 LUT3=2 LUT5=2 LUT6=5 RAMS32=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7134, unset)         0.036     0.036    done_reg16/clk
    SLICE_X33Y145        FDRE                                         r  done_reg16/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y145        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.132 f  done_reg16/out_reg[0]/Q
                         net (fo=3, routed)           0.238     0.370    fsm18/done_reg16_out
    SLICE_X32Y145        LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.193     0.563 f  fsm18/out[0]_i_2__15/O
                         net (fo=6, routed)           0.266     0.829    fsm14/out_reg[0]_15
    SLICE_X33Y145        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.063     0.892 f  fsm14/out[3]_i_3__4/O
                         net (fo=8, routed)           0.264     1.156    fsm14/out[3]_i_3__4_n_0
    SLICE_X32Y144        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.064     1.220 f  fsm14/out[2]_i_4__10/O
                         net (fo=18, routed)          0.106     1.326    fsm11/out_reg[0]_14
    SLICE_X32Y144        LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.064     1.390 f  fsm11/out[0]_i_2__13/O
                         net (fo=9, routed)           0.304     1.694    par_done_reg51/done_reg
    SLICE_X35Y145        LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.038     1.732 f  par_done_reg51/mem_reg_0_3_0_0_i_5__1/O
                         net (fo=161, routed)         0.759     2.491    y_i_10/mem_reg_0_3_0_0_i_3__0_1
    SLICE_X38Y142        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.063     2.554 f  y_i_10/mem_reg_0_3_0_0_i_12__0/O
                         net (fo=2, routed)           0.123     2.677    i01/out_reg[31]_2
    SLICE_X38Y141        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.063     2.740 r  i01/mem_reg_0_3_0_0_i_3__0/O
                         net (fo=32, routed)          0.507     3.247    y1/mem_reg_0_3_4_4/A0
    SLICE_X43Y140        RAMS32 (Prop_C6LUT_SLICEM_ADR0_O)
                                                      0.174     3.421 r  y1/mem_reg_0_3_4_4/SP/O
                         net (fo=4, routed)           0.358     3.779    add9/read_data1_out[4]
    SLICE_X40Y138        LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     3.927 r  add9/mem_reg_0_3_0_0_i_40/O
                         net (fo=1, routed)           0.015     3.942    add9/mem_reg_0_3_0_0_i_40_n_0
    SLICE_X40Y138        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.198     4.140 r  add9/mem_reg_0_3_0_0_i_9/CO[7]
                         net (fo=1, routed)           0.028     4.168    add9/mem_reg_0_3_0_0_i_9_n_0
    SLICE_X40Y139        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     4.191 r  add9/mem_reg_0_3_8_8_i_3/CO[7]
                         net (fo=1, routed)           0.028     4.219    add9/mem_reg_0_3_8_8_i_3_n_0
    SLICE_X40Y140        CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.104     4.323 r  add9/mem_reg_0_3_16_16_i_3/O[3]
                         net (fo=1, routed)           0.323     4.646    par_done_reg51/out_reg[31]_2[19]
    SLICE_X43Y142        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.038     4.684 r  par_done_reg51/mem_reg_0_3_19_19_i_1__4/O
                         net (fo=1, routed)           0.362     5.046    y1/mem_reg_0_3_19_19/D
    SLICE_X42Y139        RAMS32                                       r  y1/mem_reg_0_3_19_19/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=7134, unset)         0.052     7.052    y1/mem_reg_0_3_19_19/WCLK
    SLICE_X42Y139        RAMS32                                       r  y1/mem_reg_0_3_19_19/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X42Y139        RAMS32 (Setup_C6LUT_SLICEM_CLK_I)
                                                     -0.086     6.931    y1/mem_reg_0_3_19_19/SP
  -------------------------------------------------------------------
                         required time                          6.931    
                         arrival time                          -5.046    
  -------------------------------------------------------------------
                         slack                                  1.885    

Slack (MET) :             1.887ns  (required time - arrival time)
  Source:                 done_reg16/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            y0/mem_reg_0_3_25_25/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.020ns  (logic 1.526ns (30.398%)  route 3.494ns (69.602%))
  Logic Levels:           13  (CARRY8=3 LUT3=2 LUT5=2 LUT6=5 RAMS32=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7134, unset)         0.036     0.036    done_reg16/clk
    SLICE_X33Y145        FDRE                                         r  done_reg16/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y145        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.132 f  done_reg16/out_reg[0]/Q
                         net (fo=3, routed)           0.238     0.370    fsm18/done_reg16_out
    SLICE_X32Y145        LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.193     0.563 f  fsm18/out[0]_i_2__15/O
                         net (fo=6, routed)           0.266     0.829    fsm14/out_reg[0]_15
    SLICE_X33Y145        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.063     0.892 f  fsm14/out[3]_i_3__4/O
                         net (fo=8, routed)           0.264     1.156    fsm14/out[3]_i_3__4_n_0
    SLICE_X32Y144        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.064     1.220 f  fsm14/out[2]_i_4__10/O
                         net (fo=18, routed)          0.106     1.326    fsm11/out_reg[0]_14
    SLICE_X32Y144        LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.064     1.390 f  fsm11/out[0]_i_2__13/O
                         net (fo=9, routed)           0.306     1.696    y0/done_reg_4
    SLICE_X35Y145        LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.100     1.796 r  y0/mem_reg_0_3_0_0_i_8__1/O
                         net (fo=160, routed)         0.545     2.341    y0/done_reg_0
    SLICE_X38Y143        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.064     2.405 f  y0/mem_reg_0_3_0_0_i_11__2/O
                         net (fo=2, routed)           0.113     2.518    i00/out_reg[31]_1
    SLICE_X38Y142        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.114     2.632 r  i00/mem_reg_0_3_0_0_i_3/O
                         net (fo=32, routed)          0.656     3.288    y0/mem_reg_0_3_9_9/A0
    SLICE_X43Y141        RAMS32 (Prop_A5LUT_SLICEM_ADR0_O)
                                                      0.200     3.488 r  y0/mem_reg_0_3_9_9/SP/O
                         net (fo=4, routed)           0.302     3.790    add7/read_data[9]
    SLICE_X41Y140        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.149     3.939 r  add7/mem_reg_0_3_8_8_i_34/O
                         net (fo=1, routed)           0.010     3.949    add7/mem_reg_0_3_8_8_i_34_n_0
    SLICE_X41Y140        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     4.182 r  add7/mem_reg_0_3_8_8_i_3/CO[7]
                         net (fo=1, routed)           0.028     4.210    add7/mem_reg_0_3_8_8_i_3_n_0
    SLICE_X41Y141        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.233 r  add7/mem_reg_0_3_16_16_i_3/CO[7]
                         net (fo=1, routed)           0.028     4.261    add7/mem_reg_0_3_16_16_i_3_n_0
    SLICE_X41Y142        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097     4.358 r  add7/mem_reg_0_3_24_24_i_3/O[1]
                         net (fo=1, routed)           0.361     4.719    cond_computed3/out_reg[30]_1[25]
    SLICE_X43Y144        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.066     4.785 r  cond_computed3/mem_reg_0_3_25_25_i_1__3/O
                         net (fo=1, routed)           0.271     5.056    y0/mem_reg_0_3_25_25/D
    SLICE_X43Y141        RAMS32                                       r  y0/mem_reg_0_3_25_25/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=7134, unset)         0.052     7.052    y0/mem_reg_0_3_25_25/WCLK
    SLICE_X43Y141        RAMS32                                       r  y0/mem_reg_0_3_25_25/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X43Y141        RAMS32 (Setup_H5LUT_SLICEM_CLK_I)
                                                     -0.074     6.943    y0/mem_reg_0_3_25_25/SP
  -------------------------------------------------------------------
                         required time                          6.943    
                         arrival time                          -5.056    
  -------------------------------------------------------------------
                         slack                                  1.887    

Slack (MET) :             1.899ns  (required time - arrival time)
  Source:                 done_reg16/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            y1/mem_reg_0_3_27_27/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.022ns  (logic 1.415ns (28.176%)  route 3.607ns (71.824%))
  Logic Levels:           14  (CARRY8=4 LUT3=2 LUT5=2 LUT6=5 RAMS32=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7134, unset)         0.036     0.036    done_reg16/clk
    SLICE_X33Y145        FDRE                                         r  done_reg16/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y145        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.132 f  done_reg16/out_reg[0]/Q
                         net (fo=3, routed)           0.238     0.370    fsm18/done_reg16_out
    SLICE_X32Y145        LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.193     0.563 f  fsm18/out[0]_i_2__15/O
                         net (fo=6, routed)           0.266     0.829    fsm14/out_reg[0]_15
    SLICE_X33Y145        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.063     0.892 f  fsm14/out[3]_i_3__4/O
                         net (fo=8, routed)           0.264     1.156    fsm14/out[3]_i_3__4_n_0
    SLICE_X32Y144        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.064     1.220 f  fsm14/out[2]_i_4__10/O
                         net (fo=18, routed)          0.106     1.326    fsm11/out_reg[0]_14
    SLICE_X32Y144        LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.064     1.390 f  fsm11/out[0]_i_2__13/O
                         net (fo=9, routed)           0.304     1.694    par_done_reg51/done_reg
    SLICE_X35Y145        LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.038     1.732 f  par_done_reg51/mem_reg_0_3_0_0_i_5__1/O
                         net (fo=161, routed)         0.759     2.491    y_i_10/mem_reg_0_3_0_0_i_3__0_1
    SLICE_X38Y142        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.063     2.554 f  y_i_10/mem_reg_0_3_0_0_i_12__0/O
                         net (fo=2, routed)           0.123     2.677    i01/out_reg[31]_2
    SLICE_X38Y141        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.063     2.740 r  i01/mem_reg_0_3_0_0_i_3__0/O
                         net (fo=32, routed)          0.507     3.247    y1/mem_reg_0_3_4_4/A0
    SLICE_X43Y140        RAMS32 (Prop_C6LUT_SLICEM_ADR0_O)
                                                      0.174     3.421 r  y1/mem_reg_0_3_4_4/SP/O
                         net (fo=4, routed)           0.358     3.779    add9/read_data1_out[4]
    SLICE_X40Y138        LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     3.927 r  add9/mem_reg_0_3_0_0_i_40/O
                         net (fo=1, routed)           0.015     3.942    add9/mem_reg_0_3_0_0_i_40_n_0
    SLICE_X40Y138        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.198     4.140 r  add9/mem_reg_0_3_0_0_i_9/CO[7]
                         net (fo=1, routed)           0.028     4.168    add9/mem_reg_0_3_0_0_i_9_n_0
    SLICE_X40Y139        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     4.191 r  add9/mem_reg_0_3_8_8_i_3/CO[7]
                         net (fo=1, routed)           0.028     4.219    add9/mem_reg_0_3_8_8_i_3_n_0
    SLICE_X40Y140        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     4.242 r  add9/mem_reg_0_3_16_16_i_3/CO[7]
                         net (fo=1, routed)           0.028     4.270    add9/mem_reg_0_3_16_16_i_3_n_0
    SLICE_X40Y141        CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.104     4.374 r  add9/mem_reg_0_3_24_24_i_3/O[3]
                         net (fo=1, routed)           0.293     4.667    par_done_reg51/out_reg[31]_2[27]
    SLICE_X42Y144        LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.101     4.768 r  par_done_reg51/mem_reg_0_3_27_27_i_1__4/O
                         net (fo=1, routed)           0.290     5.058    y1/mem_reg_0_3_27_27/D
    SLICE_X43Y140        RAMS32                                       r  y1/mem_reg_0_3_27_27/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=7134, unset)         0.052     7.052    y1/mem_reg_0_3_27_27/WCLK
    SLICE_X43Y140        RAMS32                                       r  y1/mem_reg_0_3_27_27/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X43Y140        RAMS32 (Setup_G5LUT_SLICEM_CLK_I)
                                                     -0.060     6.957    y1/mem_reg_0_3_27_27/SP
  -------------------------------------------------------------------
                         required time                          6.957    
                         arrival time                          -5.058    
  -------------------------------------------------------------------
                         slack                                  1.899    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 bin_read0_0/out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            t1_0_00/out_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.092ns  (logic 0.039ns (42.391%)  route 0.053ns (57.609%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7134, unset)         0.013     0.013    bin_read0_0/clk
    SLICE_X22Y154        FDRE                                         r  bin_read0_0/out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y154        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bin_read0_0/out_reg[28]/Q
                         net (fo=1, routed)           0.053     0.105    t1_0_00/out_reg[28]_1
    SLICE_X23Y154        FDRE                                         r  t1_0_00/out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7134, unset)         0.018     0.018    t1_0_00/clk
    SLICE_X23Y154        FDRE                                         r  t1_0_00/out_reg[28]/C
                         clock pessimism              0.000     0.018    
    SLICE_X23Y154        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.065    t1_0_00/out_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.105    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 bin_read6_0/out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            t2_0_10/out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.093ns  (logic 0.040ns (43.011%)  route 0.053ns (56.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7134, unset)         0.012     0.012    bin_read6_0/clk
    SLICE_X22Y142        FDRE                                         r  bin_read6_0/out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y142        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     0.052 r  bin_read6_0/out_reg[8]/Q
                         net (fo=1, routed)           0.053     0.105    t2_0_10/out_reg[8]_1
    SLICE_X23Y142        FDRE                                         r  t2_0_10/out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7134, unset)         0.018     0.018    t2_0_10/clk
    SLICE_X23Y142        FDRE                                         r  t2_0_10/out_reg[8]/C
                         clock pessimism              0.000     0.018    
    SLICE_X23Y142        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.065    t2_0_10/out_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.105    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 bin_read6_0/out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            t2_0_10/out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.093ns  (logic 0.039ns (41.935%)  route 0.054ns (58.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7134, unset)         0.012     0.012    bin_read6_0/clk
    SLICE_X22Y140        FDRE                                         r  bin_read6_0/out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y140        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bin_read6_0/out_reg[10]/Q
                         net (fo=1, routed)           0.054     0.105    t2_0_10/out_reg[10]_1
    SLICE_X23Y140        FDRE                                         r  t2_0_10/out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7134, unset)         0.018     0.018    t2_0_10/clk
    SLICE_X23Y140        FDRE                                         r  t2_0_10/out_reg[10]/C
                         clock pessimism              0.000     0.018    
    SLICE_X23Y140        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.065    t2_0_10/out_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.105    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 mult_pipe2/out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read2_0/out_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.093ns  (logic 0.039ns (41.935%)  route 0.054ns (58.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7134, unset)         0.013     0.013    mult_pipe2/clk
    SLICE_X20Y152        FDRE                                         r  mult_pipe2/out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y152        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     0.052 r  mult_pipe2/out_reg[30]/Q
                         net (fo=1, routed)           0.054     0.106    bin_read2_0/Q[30]
    SLICE_X21Y152        FDRE                                         r  bin_read2_0/out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7134, unset)         0.018     0.018    bin_read2_0/clk
    SLICE_X21Y152        FDRE                                         r  bin_read2_0/out_reg[30]/C
                         clock pessimism              0.000     0.018    
    SLICE_X21Y152        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.065    bin_read2_0/out_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 mult_pipe9/out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read9_0/out_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.093ns  (logic 0.039ns (41.935%)  route 0.054ns (58.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7134, unset)         0.013     0.013    mult_pipe9/clk
    SLICE_X43Y138        FDRE                                         r  mult_pipe9/out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y138        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     0.052 r  mult_pipe9/out_reg[22]/Q
                         net (fo=1, routed)           0.054     0.106    bin_read9_0/out[22]
    SLICE_X44Y138        FDRE                                         r  bin_read9_0/out_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7134, unset)         0.018     0.018    bin_read9_0/clk
    SLICE_X44Y138        FDRE                                         r  bin_read9_0/out_reg[22]/C
                         clock pessimism              0.000     0.018    
    SLICE_X44Y138        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.065    bin_read9_0/out_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 bin_read0_0/out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            t1_0_00/out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.039ns (41.489%)  route 0.055ns (58.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7134, unset)         0.012     0.012    bin_read0_0/clk
    SLICE_X22Y154        FDRE                                         r  bin_read0_0/out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y154        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bin_read0_0/out_reg[29]/Q
                         net (fo=1, routed)           0.055     0.106    t1_0_00/out_reg[29]_1
    SLICE_X23Y154        FDRE                                         r  t1_0_00/out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7134, unset)         0.018     0.018    t1_0_00/clk
    SLICE_X23Y154        FDRE                                         r  t1_0_00/out_reg[29]/C
                         clock pessimism              0.000     0.018    
    SLICE_X23Y154        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     0.065    t1_0_00/out_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 mult_pipe9/out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read9_0/out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.039ns (41.053%)  route 0.056ns (58.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7134, unset)         0.013     0.013    mult_pipe9/clk
    SLICE_X43Y138        FDRE                                         r  mult_pipe9/out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y138        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.052 r  mult_pipe9/out_reg[23]/Q
                         net (fo=1, routed)           0.056     0.108    bin_read9_0/out[23]
    SLICE_X44Y138        FDRE                                         r  bin_read9_0/out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7134, unset)         0.019     0.019    bin_read9_0/clk
    SLICE_X44Y138        FDRE                                         r  bin_read9_0/out_reg[23]/C
                         clock pessimism              0.000     0.019    
    SLICE_X44Y138        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    bin_read9_0/out_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 mult_pipe10/out_tmp_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe10/out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.037ns (38.947%)  route 0.058ns (61.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7134, unset)         0.013     0.013    mult_pipe10/clk
    SLICE_X40Y150        FDRE                                         r  mult_pipe10/out_tmp_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y150        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  mult_pipe10/out_tmp_reg[12]/Q
                         net (fo=1, routed)           0.058     0.108    mult_pipe10/p_1_in[12]
    SLICE_X41Y150        FDRE                                         r  mult_pipe10/out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7134, unset)         0.019     0.019    mult_pipe10/clk
    SLICE_X41Y150        FDRE                                         r  mult_pipe10/out_reg[12]/C
                         clock pessimism              0.000     0.019    
    SLICE_X41Y150        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.066    mult_pipe10/out_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 mult_pipe8/out_tmp_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe8/out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.037ns (38.947%)  route 0.058ns (61.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7134, unset)         0.013     0.013    mult_pipe8/clk
    SLICE_X43Y146        FDRE                                         r  mult_pipe8/out_tmp_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y146        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  mult_pipe8/out_tmp_reg[9]/Q
                         net (fo=1, routed)           0.058     0.108    mult_pipe8/p_1_in[9]
    SLICE_X44Y146        FDRE                                         r  mult_pipe8/out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7134, unset)         0.019     0.019    mult_pipe8/clk
    SLICE_X44Y146        FDRE                                         r  mult_pipe8/out_reg[9]/C
                         clock pessimism              0.000     0.019    
    SLICE_X44Y146        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.066    mult_pipe8/out_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 par_done_reg51/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_done_reg51/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.054ns (57.447%)  route 0.040ns (42.553%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7134, unset)         0.012     0.012    par_done_reg51/clk
    SLICE_X35Y145        FDRE                                         r  par_done_reg51/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y145        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  par_done_reg51/out_reg[0]/Q
                         net (fo=3, routed)           0.025     0.076    fsm11/par_done_reg51_out
    SLICE_X35Y145        LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.015     0.091 r  fsm11/out[0]_i_1__128/O
                         net (fo=1, routed)           0.015     0.106    par_done_reg51/out_reg[0]_1
    SLICE_X35Y145        FDRE                                         r  par_done_reg51/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7134, unset)         0.018     0.018    par_done_reg51/clk
    SLICE_X35Y145        FDRE                                         r  par_done_reg51/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X35Y145        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    par_done_reg51/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X34Y150  tmp0/mem_reg_0_3_0_0/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X34Y150  tmp0/mem_reg_0_3_10_10/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X34Y150  tmp0/mem_reg_0_3_11_11/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X34Y150  tmp0/mem_reg_0_3_12_12/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X34Y150  tmp0/mem_reg_0_3_13_13/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X34Y150  tmp0/mem_reg_0_3_14_14/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X34Y150  tmp0/mem_reg_0_3_15_15/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X34Y150  tmp0/mem_reg_0_3_16_16/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X34Y150  tmp0/mem_reg_0_3_17_17/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X34Y150  tmp0/mem_reg_0_3_18_18/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X34Y150  tmp0/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X34Y150  tmp0/mem_reg_0_3_10_10/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X34Y150  tmp0/mem_reg_0_3_11_11/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X34Y150  tmp0/mem_reg_0_3_12_12/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X34Y150  tmp0/mem_reg_0_3_13_13/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X34Y150  tmp0/mem_reg_0_3_14_14/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X34Y150  tmp0/mem_reg_0_3_15_15/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X34Y150  tmp0/mem_reg_0_3_16_16/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X34Y150  tmp0/mem_reg_0_3_17_17/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X34Y150  tmp0/mem_reg_0_3_18_18/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X34Y150  tmp0/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X34Y150  tmp0/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X34Y150  tmp0/mem_reg_0_3_10_10/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X34Y150  tmp0/mem_reg_0_3_10_10/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X34Y150  tmp0/mem_reg_0_3_11_11/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X34Y150  tmp0/mem_reg_0_3_11_11/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X34Y150  tmp0/mem_reg_0_3_12_12/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X34Y150  tmp0/mem_reg_0_3_12_12/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X34Y150  tmp0/mem_reg_0_3_13_13/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X34Y150  tmp0/mem_reg_0_3_13_13/SP/CLK



