

================================================================
== Vitis HLS Report for 'mat_mul_3'
================================================================
* Date:           Sat Jan 14 11:19:24 2023

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        NeuralNetworkKernel
* Solution:       NN_kernel (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.368 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       32|       32|  0.320 us|  0.320 us|   32|   32|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_70_2  |       14|       14|         8|          1|          1|     8|       yes|
        |- VITIS_LOOP_70_2  |       14|       14|         8|          1|          1|     8|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     73|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|     274|   1662|    -|
|Memory           |        0|    -|      32|      8|    -|
|Multiplexer      |        -|    -|       -|    177|    -|
|Register         |        -|    -|     391|    128|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     697|   2048|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------+----------------------------------+---------+----+-----+-----+-----+
    |               Instance               |              Module              | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------------------+----------------------------------+---------+----+-----+-----+-----+
    |facc_32ns_32ns_1ns_32_3_no_dsp_1_U88  |facc_32ns_32ns_1ns_32_3_no_dsp_1  |        0|   0|  137|  831|    0|
    |facc_32ns_32ns_1ns_32_3_no_dsp_1_U89  |facc_32ns_32ns_1ns_32_3_no_dsp_1  |        0|   0|  137|  831|    0|
    +--------------------------------------+----------------------------------+---------+----+-----+-----+-----+
    |Total                                 |                                  |        0|   0|  274| 1662|    0|
    +--------------------------------------+----------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------------+---------------------------+---------+----+----+-----+------+-----+------+-------------+
    |       Memory      |           Module          | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------+---------------------------+---------+----+----+-----+------+-----+------+-------------+
    |layer10_weights_U  |mat_mul_3_layer10_weights  |        0|  32|   8|    0|    16|   32|     1|          512|
    +-------------------+---------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total              |                           |        0|  32|   8|    0|    16|   32|     1|          512|
    +-------------------+---------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln70_1_fu_204_p2     |         +|   0|  0|  12|           4|           1|
    |add_ln70_fu_173_p2       |         +|   0|  0|  12|           4|           1|
    |grp_fu_196_p2            |      icmp|   0|  0|   9|           4|           5|
    |grp_fu_237_p2            |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln70_1_fu_210_p2    |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln70_fu_179_p2      |      icmp|   0|  0|   9|           4|           5|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp1            |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1  |       xor|   0|  0|   2|           2|           1|
    |xor_ln72_fu_221_p2       |       xor|   0|  0|   5|           4|           5|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0|  73|          34|          33|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  31|          6|    1|          6|
    |ap_enable_reg_pp0_iter1       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter7       |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1       |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter7       |   9|          2|    1|          2|
    |ap_phi_mux_j_0_phi_fu_109_p4  |   9|          2|    4|          8|
    |ap_phi_mux_j_1_phi_fu_133_p4  |   9|          2|    4|          8|
    |input_r_address0              |  14|          3|   11|         33|
    |j_0_reg_105                   |   9|          2|    4|          8|
    |j_1_reg_129                   |   9|          2|    4|          8|
    |layer10_weights_address0      |  14|          3|    4|         12|
    |output_r_address0             |  14|          3|   11|         33|
    |output_r_d0                   |  14|          3|   32|         96|
    |sum_0_reg_116                 |   9|          2|   32|         64|
    |sum_19_reg_140                |   9|          2|   32|         64|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 177|         38|  143|        348|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |add_ln70_1_reg_275       |   4|   0|    4|          0|
    |add_ln70_reg_245         |   4|   0|    4|          0|
    |ap_CS_fsm                |   5|   0|    5|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter4  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter5  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter6  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter7  |   1|   0|    1|          0|
    |icmp_ln70_1_reg_281      |   1|   0|    1|          0|
    |icmp_ln70_reg_251        |   1|   0|    1|          0|
    |j_0_reg_105              |   4|   0|    4|          0|
    |j_1_reg_129              |   4|   0|    4|          0|
    |reg_169                  |  32|   0|   32|          0|
    |sum_0_reg_116            |  32|   0|   32|          0|
    |sum_19_reg_140           |  32|   0|   32|          0|
    |add_ln70_1_reg_275       |  64|  32|    4|          0|
    |add_ln70_reg_245         |  64|  32|    4|          0|
    |icmp_ln70_1_reg_281      |  64|  32|    1|          0|
    |icmp_ln70_reg_251        |  64|  32|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 391| 128|  145|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|     mat_mul.3|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|     mat_mul.3|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|     mat_mul.3|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|     mat_mul.3|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|     mat_mul.3|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|     mat_mul.3|  return value|
|grp_fu_35017_p_din0   |  out|   32|  ap_ctrl_hs|     mat_mul.3|  return value|
|grp_fu_35017_p_din1   |  out|   32|  ap_ctrl_hs|     mat_mul.3|  return value|
|grp_fu_35017_p_dout0  |   in|   32|  ap_ctrl_hs|     mat_mul.3|  return value|
|grp_fu_35017_p_ce     |  out|    1|  ap_ctrl_hs|     mat_mul.3|  return value|
|input_r_address0      |  out|   11|   ap_memory|       input_r|         array|
|input_r_ce0           |  out|    1|   ap_memory|       input_r|         array|
|input_r_q0            |   in|   32|   ap_memory|       input_r|         array|
|output_r_address0     |  out|   11|   ap_memory|      output_r|         array|
|output_r_ce0          |  out|    1|   ap_memory|      output_r|         array|
|output_r_we0          |  out|    1|   ap_memory|      output_r|         array|
|output_r_d0           |  out|   32|   ap_memory|      output_r|         array|
+----------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8
  * Pipeline-1: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 19
* Pipeline : 2
  Pipeline-0 : II = 1, D = 8, States = { 2 3 4 5 6 7 8 9 }
  Pipeline-1 : II = 1, D = 8, States = { 11 12 13 14 15 16 17 18 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 10 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 2 
10 --> 11 
11 --> 19 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 11 
19 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 0, i64 0, i64 0"   --->   Operation 20 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specloopname_ln66 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [../src/matmul.cpp:66]   --->   Operation 21 'specloopname' 'specloopname_ln66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.48ns)   --->   "%br_ln70 = br void" [../src/matmul.cpp:70]   --->   Operation 22 'br' 'br_ln70' <Predicate = true> <Delay = 0.48>

State 2 <SV = 1> <Delay = 1.35>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%j_0 = phi i4 %add_ln70, void %.split.0, i4 0, void %.lr.ph7" [../src/matmul.cpp:70]   --->   Operation 23 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%sum_0 = phi i32 %tmp, void %.split.0, i32 0, void %.lr.ph7" [../src/matmul.cpp:72]   --->   Operation 24 'phi' 'sum_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.86ns)   --->   "%add_ln70 = add i4 %j_0, i4 1" [../src/matmul.cpp:70]   --->   Operation 25 'add' 'add_ln70' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 26 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.88ns)   --->   "%icmp_ln70 = icmp_eq  i4 %j_0, i4 8" [../src/matmul.cpp:70]   --->   Operation 27 'icmp' 'icmp_ln70' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%empty_85 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 28 'speclooptripcount' 'empty_85' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln70 = br i1 %icmp_ln70, void %.split.0, void %._crit_edge.loopexit.0" [../src/matmul.cpp:70]   --->   Operation 29 'br' 'br_ln70' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%j_0_cast = zext i4 %j_0" [../src/matmul.cpp:70]   --->   Operation 30 'zext' 'j_0_cast' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%layer10_weights_addr = getelementptr i32 %layer10_weights, i64 0, i64 %j_0_cast" [../src/matmul.cpp:72]   --->   Operation 31 'getelementptr' 'layer10_weights_addr' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 32 [2/2] (0.79ns)   --->   "%layer10_weights_load = load i4 %layer10_weights_addr" [../src/matmul.cpp:72]   --->   Operation 32 'load' 'layer10_weights_load' <Predicate = (!icmp_ln70)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%input_addr = getelementptr i32 %input_r, i64 0, i64 %j_0_cast" [../src/matmul.cpp:72]   --->   Operation 33 'getelementptr' 'input_addr' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 34 [2/2] (1.35ns)   --->   "%input_load = load i11 %input_addr" [../src/matmul.cpp:72]   --->   Operation 34 'load' 'input_load' <Predicate = (!icmp_ln70)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 3 <SV = 2> <Delay = 6.02>
ST_3 : Operation 35 [1/2] (0.79ns)   --->   "%layer10_weights_load = load i4 %layer10_weights_addr" [../src/matmul.cpp:72]   --->   Operation 35 'load' 'layer10_weights_load' <Predicate = (!icmp_ln70)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_3 : Operation 36 [1/2] (1.35ns)   --->   "%input_load = load i11 %input_addr" [../src/matmul.cpp:72]   --->   Operation 36 'load' 'input_load' <Predicate = (!icmp_ln70)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_3 : Operation 37 [4/4] (4.67ns)   --->   "%mul4 = fmul i32 %layer10_weights_load, i32 %input_load" [../src/matmul.cpp:72]   --->   Operation 37 'fmul' 'mul4' <Predicate = (!icmp_ln70)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.67>
ST_4 : Operation 38 [3/4] (4.67ns)   --->   "%mul4 = fmul i32 %layer10_weights_load, i32 %input_load" [../src/matmul.cpp:72]   --->   Operation 38 'fmul' 'mul4' <Predicate = (!icmp_ln70)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.67>
ST_5 : Operation 39 [2/4] (4.67ns)   --->   "%mul4 = fmul i32 %layer10_weights_load, i32 %input_load" [../src/matmul.cpp:72]   --->   Operation 39 'fmul' 'mul4' <Predicate = (!icmp_ln70)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.67>
ST_6 : Operation 40 [1/4] (4.67ns)   --->   "%mul4 = fmul i32 %layer10_weights_load, i32 %input_load" [../src/matmul.cpp:72]   --->   Operation 40 'fmul' 'mul4' <Predicate = (!icmp_ln70)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.36>
ST_7 : Operation 41 [1/1] (0.88ns)   --->   "%icmp_ln72 = icmp_eq  i4 %add_ln70, i4 8" [../src/matmul.cpp:72]   --->   Operation 41 'icmp' 'icmp_ln72' <Predicate = (!icmp_ln70)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 42 [3/3] (5.48ns)   --->   "%tmp = facc i32 @_ssdm_op_FACC, i32 %mul4, i1 %icmp_ln72" [../src/matmul.cpp:72]   --->   Operation 42 'facc' 'tmp' <Predicate = (!icmp_ln70)> <Delay = 5.48> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 2> <II = 1> <Delay = 5.48> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.48>
ST_8 : Operation 43 [2/3] (5.48ns)   --->   "%tmp = facc i32 @_ssdm_op_FACC, i32 %mul4, i1 %icmp_ln72" [../src/matmul.cpp:72]   --->   Operation 43 'facc' 'tmp' <Predicate = (!icmp_ln70)> <Delay = 5.48> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 2> <II = 1> <Delay = 5.48> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.48>
ST_9 : Operation 44 [1/1] (0.00ns)   --->   "%specloopname_ln65 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [../src/matmul.cpp:65]   --->   Operation 44 'specloopname' 'specloopname_ln65' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_9 : Operation 45 [1/3] (5.48ns)   --->   "%tmp = facc i32 @_ssdm_op_FACC, i32 %mul4, i1 %icmp_ln72" [../src/matmul.cpp:72]   --->   Operation 45 'facc' 'tmp' <Predicate = (!icmp_ln70)> <Delay = 5.48> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 2> <II = 1> <Delay = 5.48> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 46 'br' 'br_ln0' <Predicate = (!icmp_ln70)> <Delay = 0.00>

State 10 <SV = 2> <Delay = 1.35>
ST_10 : Operation 47 [1/1] (0.00ns)   --->   "%output_addr = getelementptr i32 %output_r, i64 0, i64 0" [../src/matmul.cpp:74]   --->   Operation 47 'getelementptr' 'output_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 48 [1/1] (1.35ns)   --->   "%store_ln74 = store i32 %sum_0, i11 %output_addr" [../src/matmul.cpp:74]   --->   Operation 48 'store' 'store_ln74' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_10 : Operation 49 [1/1] (0.48ns)   --->   "%br_ln70 = br void" [../src/matmul.cpp:70]   --->   Operation 49 'br' 'br_ln70' <Predicate = true> <Delay = 0.48>

State 11 <SV = 3> <Delay = 1.35>
ST_11 : Operation 50 [1/1] (0.00ns)   --->   "%j_1 = phi i4 %add_ln70_1, void %.split.1, i4 0, void %._crit_edge.loopexit.0" [../src/matmul.cpp:70]   --->   Operation 50 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 51 [1/1] (0.00ns)   --->   "%sum_19 = phi i32 %tmp_2, void %.split.1, i32 0, void %._crit_edge.loopexit.0" [../src/matmul.cpp:72]   --->   Operation 51 'phi' 'sum_19' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 52 [1/1] (0.86ns)   --->   "%add_ln70_1 = add i4 %j_1, i4 1" [../src/matmul.cpp:70]   --->   Operation 52 'add' 'add_ln70_1' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 53 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 53 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 54 [1/1] (0.88ns)   --->   "%icmp_ln70_1 = icmp_eq  i4 %j_1, i4 8" [../src/matmul.cpp:70]   --->   Operation 54 'icmp' 'icmp_ln70_1' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 55 [1/1] (0.00ns)   --->   "%empty_86 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 55 'speclooptripcount' 'empty_86' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln70 = br i1 %icmp_ln70_1, void %.split.1, void %._crit_edge.loopexit.1" [../src/matmul.cpp:70]   --->   Operation 56 'br' 'br_ln70' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 57 [1/1] (0.00ns)   --->   "%j_1_cast = zext i4 %j_1" [../src/matmul.cpp:70]   --->   Operation 57 'zext' 'j_1_cast' <Predicate = (!icmp_ln70_1)> <Delay = 0.00>
ST_11 : Operation 58 [1/1] (0.40ns)   --->   "%xor_ln72 = xor i4 %j_1, i4 8" [../src/matmul.cpp:72]   --->   Operation 58 'xor' 'xor_ln72' <Predicate = (!icmp_ln70_1)> <Delay = 0.40> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln72 = zext i4 %xor_ln72" [../src/matmul.cpp:72]   --->   Operation 59 'zext' 'zext_ln72' <Predicate = (!icmp_ln70_1)> <Delay = 0.00>
ST_11 : Operation 60 [1/1] (0.00ns)   --->   "%layer10_weights_addr_1 = getelementptr i32 %layer10_weights, i64 0, i64 %zext_ln72" [../src/matmul.cpp:72]   --->   Operation 60 'getelementptr' 'layer10_weights_addr_1' <Predicate = (!icmp_ln70_1)> <Delay = 0.00>
ST_11 : Operation 61 [2/2] (0.79ns)   --->   "%layer10_weights_load_1 = load i4 %layer10_weights_addr_1" [../src/matmul.cpp:72]   --->   Operation 61 'load' 'layer10_weights_load_1' <Predicate = (!icmp_ln70_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_11 : Operation 62 [1/1] (0.00ns)   --->   "%input_addr_1 = getelementptr i32 %input_r, i64 0, i64 %j_1_cast" [../src/matmul.cpp:72]   --->   Operation 62 'getelementptr' 'input_addr_1' <Predicate = (!icmp_ln70_1)> <Delay = 0.00>
ST_11 : Operation 63 [2/2] (1.35ns)   --->   "%input_load_1 = load i11 %input_addr_1" [../src/matmul.cpp:72]   --->   Operation 63 'load' 'input_load_1' <Predicate = (!icmp_ln70_1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 12 <SV = 4> <Delay = 6.02>
ST_12 : Operation 64 [1/2] (0.79ns)   --->   "%layer10_weights_load_1 = load i4 %layer10_weights_addr_1" [../src/matmul.cpp:72]   --->   Operation 64 'load' 'layer10_weights_load_1' <Predicate = (!icmp_ln70_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_12 : Operation 65 [1/2] (1.35ns)   --->   "%input_load_1 = load i11 %input_addr_1" [../src/matmul.cpp:72]   --->   Operation 65 'load' 'input_load_1' <Predicate = (!icmp_ln70_1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_12 : Operation 66 [4/4] (4.67ns)   --->   "%mul4_1 = fmul i32 %layer10_weights_load_1, i32 %input_load_1" [../src/matmul.cpp:72]   --->   Operation 66 'fmul' 'mul4_1' <Predicate = (!icmp_ln70_1)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 5> <Delay = 4.67>
ST_13 : Operation 67 [3/4] (4.67ns)   --->   "%mul4_1 = fmul i32 %layer10_weights_load_1, i32 %input_load_1" [../src/matmul.cpp:72]   --->   Operation 67 'fmul' 'mul4_1' <Predicate = (!icmp_ln70_1)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 6> <Delay = 4.67>
ST_14 : Operation 68 [2/4] (4.67ns)   --->   "%mul4_1 = fmul i32 %layer10_weights_load_1, i32 %input_load_1" [../src/matmul.cpp:72]   --->   Operation 68 'fmul' 'mul4_1' <Predicate = (!icmp_ln70_1)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 7> <Delay = 4.67>
ST_15 : Operation 69 [1/4] (4.67ns)   --->   "%mul4_1 = fmul i32 %layer10_weights_load_1, i32 %input_load_1" [../src/matmul.cpp:72]   --->   Operation 69 'fmul' 'mul4_1' <Predicate = (!icmp_ln70_1)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 8> <Delay = 6.36>
ST_16 : Operation 70 [1/1] (0.88ns)   --->   "%icmp_ln72_1 = icmp_eq  i4 %add_ln70_1, i4 8" [../src/matmul.cpp:72]   --->   Operation 70 'icmp' 'icmp_ln72_1' <Predicate = (!icmp_ln70_1)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 71 [3/3] (5.48ns)   --->   "%tmp_2 = facc i32 @_ssdm_op_FACC, i32 %mul4_1, i1 %icmp_ln72_1" [../src/matmul.cpp:72]   --->   Operation 71 'facc' 'tmp_2' <Predicate = (!icmp_ln70_1)> <Delay = 5.48> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 2> <II = 1> <Delay = 5.48> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 9> <Delay = 5.48>
ST_17 : Operation 72 [2/3] (5.48ns)   --->   "%tmp_2 = facc i32 @_ssdm_op_FACC, i32 %mul4_1, i1 %icmp_ln72_1" [../src/matmul.cpp:72]   --->   Operation 72 'facc' 'tmp_2' <Predicate = (!icmp_ln70_1)> <Delay = 5.48> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 2> <II = 1> <Delay = 5.48> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 10> <Delay = 5.48>
ST_18 : Operation 73 [1/1] (0.00ns)   --->   "%specloopname_ln65 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [../src/matmul.cpp:65]   --->   Operation 73 'specloopname' 'specloopname_ln65' <Predicate = (!icmp_ln70_1)> <Delay = 0.00>
ST_18 : Operation 74 [1/3] (5.48ns)   --->   "%tmp_2 = facc i32 @_ssdm_op_FACC, i32 %mul4_1, i1 %icmp_ln72_1" [../src/matmul.cpp:72]   --->   Operation 74 'facc' 'tmp_2' <Predicate = (!icmp_ln70_1)> <Delay = 5.48> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 2> <II = 1> <Delay = 5.48> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 75 'br' 'br_ln0' <Predicate = (!icmp_ln70_1)> <Delay = 0.00>

State 19 <SV = 4> <Delay = 1.35>
ST_19 : Operation 76 [1/1] (0.00ns)   --->   "%output_addr_2 = getelementptr i32 %output_r, i64 0, i64 1" [../src/matmul.cpp:74]   --->   Operation 76 'getelementptr' 'output_addr_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 77 [1/1] (1.35ns)   --->   "%store_ln74 = store i32 %sum_19, i11 %output_addr_2" [../src/matmul.cpp:74]   --->   Operation 77 'store' 'store_ln74' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_19 : Operation 78 [1/1] (0.00ns)   --->   "%ret_ln76 = ret" [../src/matmul.cpp:76]   --->   Operation 78 'ret' 'ret_ln76' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ layer10_weights]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty                  (speclooptripcount) [ 00000000000000000000]
specloopname_ln66      (specloopname     ) [ 00000000000000000000]
br_ln70                (br               ) [ 01111111110000000000]
j_0                    (phi              ) [ 00100000000000000000]
sum_0                  (phi              ) [ 00100000001000000000]
add_ln70               (add              ) [ 01111111110000000000]
specpipeline_ln0       (specpipeline     ) [ 00000000000000000000]
icmp_ln70              (icmp             ) [ 00111111110000000000]
empty_85               (speclooptripcount) [ 00000000000000000000]
br_ln70                (br               ) [ 00000000000000000000]
j_0_cast               (zext             ) [ 00000000000000000000]
layer10_weights_addr   (getelementptr    ) [ 00110000000000000000]
input_addr             (getelementptr    ) [ 00110000000000000000]
layer10_weights_load   (load             ) [ 00101110000000000000]
input_load             (load             ) [ 00101110000000000000]
mul4                   (fmul             ) [ 00100001110000000000]
icmp_ln72              (icmp             ) [ 00100000110000000000]
specloopname_ln65      (specloopname     ) [ 00000000000000000000]
tmp                    (facc             ) [ 01111111110000000000]
br_ln0                 (br               ) [ 01111111110000000000]
output_addr            (getelementptr    ) [ 00000000000000000000]
store_ln74             (store            ) [ 00000000000000000000]
br_ln70                (br               ) [ 00000000001111111110]
j_1                    (phi              ) [ 00000000000100000000]
sum_19                 (phi              ) [ 00000000000100000001]
add_ln70_1             (add              ) [ 00000000001111111110]
specpipeline_ln0       (specpipeline     ) [ 00000000000000000000]
icmp_ln70_1            (icmp             ) [ 00000000000111111110]
empty_86               (speclooptripcount) [ 00000000000000000000]
br_ln70                (br               ) [ 00000000000000000000]
j_1_cast               (zext             ) [ 00000000000000000000]
xor_ln72               (xor              ) [ 00000000000000000000]
zext_ln72              (zext             ) [ 00000000000000000000]
layer10_weights_addr_1 (getelementptr    ) [ 00000000000110000000]
input_addr_1           (getelementptr    ) [ 00000000000110000000]
layer10_weights_load_1 (load             ) [ 00000000000101110000]
input_load_1           (load             ) [ 00000000000101110000]
mul4_1                 (fmul             ) [ 00000000000100001110]
icmp_ln72_1            (icmp             ) [ 00000000000100000110]
specloopname_ln65      (specloopname     ) [ 00000000000000000000]
tmp_2                  (facc             ) [ 00000000001111111110]
br_ln0                 (br               ) [ 00000000001111111110]
output_addr_2          (getelementptr    ) [ 00000000000000000000]
store_ln74             (store            ) [ 00000000000000000000]
ret_ln76               (ret              ) [ 00000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="layer10_weights">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer10_weights"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_FACC"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="layer10_weights_addr_gep_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="32" slack="0"/>
<pin id="42" dir="0" index="1" bw="1" slack="0"/>
<pin id="43" dir="0" index="2" bw="4" slack="0"/>
<pin id="44" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer10_weights_addr/2 "/>
</bind>
</comp>

<comp id="47" class="1004" name="grp_access_fu_47">
<pin_list>
<pin id="48" dir="0" index="0" bw="4" slack="0"/>
<pin id="49" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="50" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="51" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer10_weights_load/2 layer10_weights_load_1/11 "/>
</bind>
</comp>

<comp id="53" class="1004" name="input_addr_gep_fu_53">
<pin_list>
<pin id="54" dir="0" index="0" bw="32" slack="0"/>
<pin id="55" dir="0" index="1" bw="1" slack="0"/>
<pin id="56" dir="0" index="2" bw="4" slack="0"/>
<pin id="57" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/2 "/>
</bind>
</comp>

<comp id="60" class="1004" name="grp_access_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="11" slack="0"/>
<pin id="62" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="63" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="64" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/2 input_load_1/11 "/>
</bind>
</comp>

<comp id="66" class="1004" name="output_addr_gep_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="32" slack="0"/>
<pin id="68" dir="0" index="1" bw="1" slack="0"/>
<pin id="69" dir="0" index="2" bw="1" slack="0"/>
<pin id="70" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/10 "/>
</bind>
</comp>

<comp id="74" class="1004" name="grp_access_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="11" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="1"/>
<pin id="77" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="78" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln74/10 store_ln74/19 "/>
</bind>
</comp>

<comp id="80" class="1004" name="layer10_weights_addr_1_gep_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="0" index="2" bw="4" slack="0"/>
<pin id="84" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer10_weights_addr_1/11 "/>
</bind>
</comp>

<comp id="88" class="1004" name="input_addr_1_gep_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="0" index="2" bw="4" slack="0"/>
<pin id="92" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_1/11 "/>
</bind>
</comp>

<comp id="96" class="1004" name="output_addr_2_gep_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="0" index="2" bw="1" slack="0"/>
<pin id="100" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr_2/19 "/>
</bind>
</comp>

<comp id="105" class="1005" name="j_0_reg_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="4" slack="1"/>
<pin id="107" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="109" class="1004" name="j_0_phi_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="4" slack="0"/>
<pin id="111" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="112" dir="0" index="2" bw="1" slack="1"/>
<pin id="113" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="114" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/2 "/>
</bind>
</comp>

<comp id="116" class="1005" name="sum_0_reg_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="1"/>
<pin id="118" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_0 (phireg) "/>
</bind>
</comp>

<comp id="121" class="1004" name="sum_0_phi_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="32" slack="1"/>
<pin id="123" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="124" dir="0" index="2" bw="32" slack="1"/>
<pin id="125" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="126" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_0/2 "/>
</bind>
</comp>

<comp id="129" class="1005" name="j_1_reg_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="4" slack="1"/>
<pin id="131" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j_1 (phireg) "/>
</bind>
</comp>

<comp id="133" class="1004" name="j_1_phi_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="4" slack="0"/>
<pin id="135" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="136" dir="0" index="2" bw="1" slack="1"/>
<pin id="137" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="138" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_1/11 "/>
</bind>
</comp>

<comp id="140" class="1005" name="sum_19_reg_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="1"/>
<pin id="142" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_19 (phireg) "/>
</bind>
</comp>

<comp id="145" class="1004" name="sum_19_phi_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="32" slack="1"/>
<pin id="147" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="148" dir="0" index="2" bw="32" slack="1"/>
<pin id="149" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="150" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_19/11 "/>
</bind>
</comp>

<comp id="153" class="1004" name="grp_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="0"/>
<pin id="155" dir="0" index="1" bw="32" slack="0"/>
<pin id="156" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul4/3 mul4_1/12 "/>
</bind>
</comp>

<comp id="159" class="1005" name="reg_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="32" slack="1"/>
<pin id="161" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="layer10_weights_load layer10_weights_load_1 "/>
</bind>
</comp>

<comp id="164" class="1005" name="reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="1"/>
<pin id="166" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_load input_load_1 "/>
</bind>
</comp>

<comp id="169" class="1005" name="reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="1"/>
<pin id="171" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul4 mul4_1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="add_ln70_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="4" slack="0"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln70/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="icmp_ln70_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="4" slack="0"/>
<pin id="181" dir="0" index="1" bw="4" slack="0"/>
<pin id="182" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln70/2 "/>
</bind>
</comp>

<comp id="185" class="1004" name="j_0_cast_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="4" slack="0"/>
<pin id="187" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_0_cast/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="icmp_ln72_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="4" slack="5"/>
<pin id="193" dir="0" index="1" bw="4" slack="0"/>
<pin id="194" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln72/7 "/>
</bind>
</comp>

<comp id="196" class="1004" name="grp_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="0"/>
<pin id="198" dir="0" index="1" bw="32" slack="1"/>
<pin id="199" dir="0" index="2" bw="1" slack="0"/>
<pin id="200" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="facc(582) " fcode="facc"/>
<opset="tmp/7 "/>
</bind>
</comp>

<comp id="204" class="1004" name="add_ln70_1_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="4" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln70_1/11 "/>
</bind>
</comp>

<comp id="210" class="1004" name="icmp_ln70_1_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="4" slack="0"/>
<pin id="212" dir="0" index="1" bw="4" slack="0"/>
<pin id="213" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln70_1/11 "/>
</bind>
</comp>

<comp id="216" class="1004" name="j_1_cast_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="4" slack="0"/>
<pin id="218" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_1_cast/11 "/>
</bind>
</comp>

<comp id="221" class="1004" name="xor_ln72_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="4" slack="0"/>
<pin id="223" dir="0" index="1" bw="4" slack="0"/>
<pin id="224" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln72/11 "/>
</bind>
</comp>

<comp id="227" class="1004" name="zext_ln72_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="4" slack="0"/>
<pin id="229" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln72/11 "/>
</bind>
</comp>

<comp id="232" class="1004" name="icmp_ln72_1_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="4" slack="5"/>
<pin id="234" dir="0" index="1" bw="4" slack="0"/>
<pin id="235" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln72_1/16 "/>
</bind>
</comp>

<comp id="237" class="1004" name="grp_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="32" slack="0"/>
<pin id="239" dir="0" index="1" bw="32" slack="1"/>
<pin id="240" dir="0" index="2" bw="1" slack="0"/>
<pin id="241" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="facc(582) " fcode="facc"/>
<opset="tmp_2/16 "/>
</bind>
</comp>

<comp id="245" class="1005" name="add_ln70_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="4" slack="0"/>
<pin id="247" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln70 "/>
</bind>
</comp>

<comp id="251" class="1005" name="icmp_ln70_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1" slack="1"/>
<pin id="253" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln70 "/>
</bind>
</comp>

<comp id="255" class="1005" name="layer10_weights_addr_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="4" slack="1"/>
<pin id="257" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="layer10_weights_addr "/>
</bind>
</comp>

<comp id="260" class="1005" name="input_addr_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="11" slack="1"/>
<pin id="262" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="265" class="1005" name="icmp_ln72_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="1" slack="1"/>
<pin id="267" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln72 "/>
</bind>
</comp>

<comp id="270" class="1005" name="tmp_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="1"/>
<pin id="272" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="275" class="1005" name="add_ln70_1_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="4" slack="0"/>
<pin id="277" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln70_1 "/>
</bind>
</comp>

<comp id="281" class="1005" name="icmp_ln70_1_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="1" slack="1"/>
<pin id="283" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln70_1 "/>
</bind>
</comp>

<comp id="285" class="1005" name="layer10_weights_addr_1_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="4" slack="1"/>
<pin id="287" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="layer10_weights_addr_1 "/>
</bind>
</comp>

<comp id="290" class="1005" name="input_addr_1_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="11" slack="1"/>
<pin id="292" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_1 "/>
</bind>
</comp>

<comp id="295" class="1005" name="icmp_ln72_1_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="1" slack="1"/>
<pin id="297" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln72_1 "/>
</bind>
</comp>

<comp id="300" class="1005" name="tmp_2_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="32" slack="1"/>
<pin id="302" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="45"><net_src comp="4" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="46"><net_src comp="8" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="52"><net_src comp="40" pin="3"/><net_sink comp="47" pin=0"/></net>

<net id="58"><net_src comp="0" pin="0"/><net_sink comp="53" pin=0"/></net>

<net id="59"><net_src comp="8" pin="0"/><net_sink comp="53" pin=1"/></net>

<net id="65"><net_src comp="53" pin="3"/><net_sink comp="60" pin=0"/></net>

<net id="71"><net_src comp="2" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="8" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="73"><net_src comp="8" pin="0"/><net_sink comp="66" pin=2"/></net>

<net id="79"><net_src comp="66" pin="3"/><net_sink comp="74" pin=0"/></net>

<net id="85"><net_src comp="4" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="8" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="87"><net_src comp="80" pin="3"/><net_sink comp="47" pin=0"/></net>

<net id="93"><net_src comp="0" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="8" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="95"><net_src comp="88" pin="3"/><net_sink comp="60" pin=0"/></net>

<net id="101"><net_src comp="2" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="8" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="103"><net_src comp="38" pin="0"/><net_sink comp="96" pin=2"/></net>

<net id="104"><net_src comp="96" pin="3"/><net_sink comp="74" pin=0"/></net>

<net id="108"><net_src comp="14" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="115"><net_src comp="105" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="119"><net_src comp="16" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="120"><net_src comp="116" pin="1"/><net_sink comp="74" pin=1"/></net>

<net id="127"><net_src comp="116" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="128"><net_src comp="121" pin="4"/><net_sink comp="116" pin=0"/></net>

<net id="132"><net_src comp="14" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="139"><net_src comp="129" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="143"><net_src comp="16" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="144"><net_src comp="140" pin="1"/><net_sink comp="74" pin=1"/></net>

<net id="151"><net_src comp="140" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="152"><net_src comp="145" pin="4"/><net_sink comp="140" pin=0"/></net>

<net id="157"><net_src comp="47" pin="3"/><net_sink comp="153" pin=0"/></net>

<net id="158"><net_src comp="60" pin="3"/><net_sink comp="153" pin=1"/></net>

<net id="162"><net_src comp="47" pin="3"/><net_sink comp="159" pin=0"/></net>

<net id="163"><net_src comp="159" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="167"><net_src comp="60" pin="3"/><net_sink comp="164" pin=0"/></net>

<net id="168"><net_src comp="164" pin="1"/><net_sink comp="153" pin=1"/></net>

<net id="172"><net_src comp="153" pin="2"/><net_sink comp="169" pin=0"/></net>

<net id="177"><net_src comp="109" pin="4"/><net_sink comp="173" pin=0"/></net>

<net id="178"><net_src comp="18" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="183"><net_src comp="109" pin="4"/><net_sink comp="179" pin=0"/></net>

<net id="184"><net_src comp="30" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="188"><net_src comp="109" pin="4"/><net_sink comp="185" pin=0"/></net>

<net id="189"><net_src comp="185" pin="1"/><net_sink comp="40" pin=2"/></net>

<net id="190"><net_src comp="185" pin="1"/><net_sink comp="53" pin=2"/></net>

<net id="195"><net_src comp="30" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="201"><net_src comp="34" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="169" pin="1"/><net_sink comp="196" pin=1"/></net>

<net id="203"><net_src comp="191" pin="2"/><net_sink comp="196" pin=2"/></net>

<net id="208"><net_src comp="133" pin="4"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="18" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="133" pin="4"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="30" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="219"><net_src comp="133" pin="4"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="225"><net_src comp="133" pin="4"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="30" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="230"><net_src comp="221" pin="2"/><net_sink comp="227" pin=0"/></net>

<net id="231"><net_src comp="227" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="236"><net_src comp="30" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="34" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="243"><net_src comp="169" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="244"><net_src comp="232" pin="2"/><net_sink comp="237" pin=2"/></net>

<net id="248"><net_src comp="173" pin="2"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="250"><net_src comp="245" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="254"><net_src comp="179" pin="2"/><net_sink comp="251" pin=0"/></net>

<net id="258"><net_src comp="40" pin="3"/><net_sink comp="255" pin=0"/></net>

<net id="259"><net_src comp="255" pin="1"/><net_sink comp="47" pin=0"/></net>

<net id="263"><net_src comp="53" pin="3"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="60" pin=0"/></net>

<net id="268"><net_src comp="191" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="269"><net_src comp="265" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="273"><net_src comp="196" pin="3"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="278"><net_src comp="204" pin="2"/><net_sink comp="275" pin=0"/></net>

<net id="279"><net_src comp="275" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="280"><net_src comp="275" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="284"><net_src comp="210" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="288"><net_src comp="80" pin="3"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="47" pin=0"/></net>

<net id="293"><net_src comp="88" pin="3"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="60" pin=0"/></net>

<net id="298"><net_src comp="232" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="237" pin=2"/></net>

<net id="303"><net_src comp="237" pin="3"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="145" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {10 19 }
	Port: layer10_weights | {}
 - Input state : 
	Port: mat_mul.3 : input_r | {2 3 11 12 }
	Port: mat_mul.3 : layer10_weights | {2 3 11 12 }
  - Chain level:
	State 1
	State 2
		add_ln70 : 1
		icmp_ln70 : 1
		br_ln70 : 2
		j_0_cast : 1
		layer10_weights_addr : 2
		layer10_weights_load : 3
		input_addr : 2
		input_load : 3
	State 3
		mul4 : 1
	State 4
	State 5
	State 6
	State 7
		tmp : 1
	State 8
	State 9
	State 10
		store_ln74 : 1
	State 11
		add_ln70_1 : 1
		icmp_ln70_1 : 1
		br_ln70 : 2
		j_1_cast : 1
		xor_ln72 : 1
		zext_ln72 : 1
		layer10_weights_addr_1 : 2
		layer10_weights_load_1 : 3
		input_addr_1 : 2
		input_load_1 : 3
	State 12
		mul4_1 : 1
	State 13
	State 14
	State 15
	State 16
		tmp_2 : 1
	State 17
	State 18
	State 19
		store_ln74 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|---------|
| Operation|   Functional Unit  |   DSP   |    FF   |   LUT   |
|----------|--------------------|---------|---------|---------|
|   facc   |     grp_fu_196     |    0    |   137   |   831   |
|          |     grp_fu_237     |    0    |   137   |   831   |
|----------|--------------------|---------|---------|---------|
|   fmul   |     grp_fu_153     |    3    |   143   |   140   |
|----------|--------------------|---------|---------|---------|
|          |  icmp_ln70_fu_179  |    0    |    0    |    9    |
|   icmp   |  icmp_ln72_fu_191  |    0    |    0    |    9    |
|          | icmp_ln70_1_fu_210 |    0    |    0    |    9    |
|          | icmp_ln72_1_fu_232 |    0    |    0    |    9    |
|----------|--------------------|---------|---------|---------|
|    add   |   add_ln70_fu_173  |    0    |    0    |    12   |
|          |  add_ln70_1_fu_204 |    0    |    0    |    12   |
|----------|--------------------|---------|---------|---------|
|    xor   |   xor_ln72_fu_221  |    0    |    0    |    4    |
|----------|--------------------|---------|---------|---------|
|          |   j_0_cast_fu_185  |    0    |    0    |    0    |
|   zext   |   j_1_cast_fu_216  |    0    |    0    |    0    |
|          |  zext_ln72_fu_227  |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   Total  |                    |    3    |   417   |   1866  |
|----------|--------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|      add_ln70_1_reg_275      |    4   |
|       add_ln70_reg_245       |    4   |
|      icmp_ln70_1_reg_281     |    1   |
|       icmp_ln70_reg_251      |    1   |
|      icmp_ln72_1_reg_295     |    1   |
|       icmp_ln72_reg_265      |    1   |
|     input_addr_1_reg_290     |   11   |
|      input_addr_reg_260      |   11   |
|          j_0_reg_105         |    4   |
|          j_1_reg_129         |    4   |
|layer10_weights_addr_1_reg_285|    4   |
| layer10_weights_addr_reg_255 |    4   |
|            reg_159           |   32   |
|            reg_164           |   32   |
|            reg_169           |   32   |
|         sum_0_reg_116        |   32   |
|        sum_19_reg_140        |   32   |
|         tmp_2_reg_300        |   32   |
|          tmp_reg_270         |   32   |
+------------------------------+--------+
|             Total            |   274  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_47 |  p0  |   4  |   4  |   16   ||    20   |
| grp_access_fu_60 |  p0  |   4  |  11  |   44   ||    20   |
| grp_access_fu_74 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_74 |  p1  |   2  |  32  |   64   ||    9    |
|   sum_0_reg_116  |  p0  |   2  |  32  |   64   ||    9    |
|  sum_19_reg_140  |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_153    |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_153    |  p1  |   2  |  32  |   64   ||    9    |
|    grp_fu_196    |  p2  |   2  |   1  |    2   ||    9    |
|    grp_fu_237    |  p2  |   2  |   1  |    2   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   406  ||  5.122  ||   112   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |   417  |  1866  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   112  |
|  Register |    -   |    -   |   274  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    5   |   691  |  1978  |
+-----------+--------+--------+--------+--------+
