// Seed: 3559731949
`timescale 1 ps / 1ps
module module_0 ();
  always @(posedge 1) begin
    id_0 <= {1'd0, {id_0 - id_0, 1}};
  end
  always @(posedge 1) begin
    id_1 <= id_1;
  end
  assign id_2 = id_2;
endmodule
