Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun May 14 23:33:07 2023
| Host         : Chan running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file laser_receiver_block_wrapper_timing_summary_routed.rpt -pb laser_receiver_block_wrapper_timing_summary_routed.pb -rpx laser_receiver_block_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : laser_receiver_block_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-16  Warning   Large setup violation          256         
TIMING-18  Warning   Missing input or output delay  25          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -11.723    -2857.756                    256                 3542        0.098        0.000                      0                 3542        4.020        0.000                       0                  1951  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0        -11.723    -2857.756                    256                 3542        0.098        0.000                      0                 3542        4.020        0.000                       0                  1951  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_fpga_0                  
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :          256  Failing Endpoints,  Worst Slack      -11.723ns,  Total Violation    -2857.756ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -11.723ns  (required time - arrival time)
  Source:                 laser_receiver_block_i/low_pass_filter_0/inst/y_delay2__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            laser_receiver_block_i/low_pass_filter_0/inst/y_delay[0]_i_1_psdsp_2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        21.350ns  (logic 12.114ns (56.741%)  route 9.236ns (43.259%))
  Logic Levels:           25  (CARRY4=15 DSP48E1=1 LUT3=4 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 12.644 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1975, routed)        1.737     3.031    laser_receiver_block_i/low_pass_filter_0/inst/clk
    DSP48_X2Y34          DSP48E1                                      r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay2__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.237 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay2__0/PCOUT[47]
                         net (fo=1, routed)           0.002     7.239    laser_receiver_block_i/low_pass_filter_0/inst/y_delay2__0_n_106
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     8.757 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay1__0/P[1]
                         net (fo=9, routed)           1.552    10.308    laser_receiver_block_i/low_pass_filter_0/inst/y_delay1__0_n_104
    SLICE_X40Y77         LUT3 (Prop_lut3_I0_O)        0.154    10.462 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__354_carry__0_i_1/O
                         net (fo=2, routed)           0.690    11.152    laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__354_carry__0_i_1_n_0
    SLICE_X40Y77         LUT4 (Prop_lut4_I3_O)        0.327    11.479 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__354_carry__0_i_3/O
                         net (fo=1, routed)           0.000    11.479    laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__354_carry__0_i_3_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.880 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__354_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.880    laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__354_carry__0_n_0
    SLICE_X40Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.994 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__354_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.994    laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__354_carry__1_n_0
    SLICE_X40Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.108 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__354_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.108    laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__354_carry__2_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.222 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__354_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.222    laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__354_carry__3_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.336 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__354_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.336    laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__354_carry__4_n_0
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.649 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__354_carry__5/O[3]
                         net (fo=2, routed)           0.913    13.562    laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__354_carry__5_n_4
    SLICE_X38Y83         LUT3 (Prop_lut3_I0_O)        0.335    13.897 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__440_carry__4_i_1/O
                         net (fo=2, routed)           0.674    14.571    laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__440_carry__4_i_1_n_0
    SLICE_X38Y83         LUT4 (Prop_lut4_I3_O)        0.331    14.902 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__440_carry__4_i_5/O
                         net (fo=1, routed)           0.000    14.902    laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__440_carry__4_i_5_n_0
    SLICE_X38Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.278 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__440_carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.278    laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__440_carry__4_n_0
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.601 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__440_carry__5/O[1]
                         net (fo=17, routed)          0.665    16.266    laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__440_carry__5_n_6
    SLICE_X37Y81         LUT3 (Prop_lut3_I2_O)        0.306    16.572 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__517_carry__0_i_1/O
                         net (fo=1, routed)           0.670    17.242    laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__517_carry__0_i_1_n_0
    SLICE_X35Y81         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    17.627 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__517_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.627    laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__517_carry__0_n_0
    SLICE_X35Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.849 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__517_carry__1/O[0]
                         net (fo=3, routed)           0.635    18.484    laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__517_carry__1_n_7
    SLICE_X36Y80         LUT3 (Prop_lut3_I0_O)        0.299    18.783 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__576_carry__0_i_1/O
                         net (fo=1, routed)           0.676    19.459    laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__576_carry__0_i_1_n_0
    SLICE_X37Y83         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.844 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__576_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.844    laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__576_carry__0_n_0
    SLICE_X37Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.066 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__576_carry__1/O[0]
                         net (fo=3, routed)           0.909    20.975    laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__576_carry__1_n_7
    SLICE_X39Y83         LUT4 (Prop_lut4_I1_O)        0.299    21.274 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__630_carry__2_i_8/O
                         net (fo=1, routed)           0.000    21.274    laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__630_carry__2_i_8_n_0
    SLICE_X39Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.806 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__630_carry__2/CO[3]
                         net (fo=1, routed)           0.000    21.806    laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__630_carry__2_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.920 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__630_carry__3/CO[3]
                         net (fo=1, routed)           0.000    21.920    laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__630_carry__3_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.077 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__630_carry__4/CO[1]
                         net (fo=16, routed)          0.788    22.865    laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__630_carry__4_n_2
    SLICE_X41Y79         LUT5 (Prop_lut5_I1_O)        0.329    23.194 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay[0]_i_4/O
                         net (fo=1, routed)           0.577    23.771    laser_receiver_block_i/low_pass_filter_0/inst/y_delay00_in[0]
    SLICE_X41Y77         LUT6 (Prop_lut6_I5_O)        0.124    23.895 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay[0]_i_1/O
                         net (fo=4, routed)           0.486    24.380    laser_receiver_block_i/low_pass_filter_0/inst/p_0_in[0]
    SLICE_X43Y77         FDRE                                         r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay[0]_i_1_psdsp_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1975, routed)        1.465    12.644    laser_receiver_block_i/low_pass_filter_0/inst/clk
    SLICE_X43Y77         FDRE                                         r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay[0]_i_1_psdsp_2/C
                         clock pessimism              0.229    12.873    
                         clock uncertainty           -0.154    12.719    
    SLICE_X43Y77         FDRE (Setup_fdre_C_D)       -0.062    12.657    laser_receiver_block_i/low_pass_filter_0/inst/y_delay[0]_i_1_psdsp_2
  -------------------------------------------------------------------
                         required time                         12.657    
                         arrival time                         -24.380    
  -------------------------------------------------------------------
                         slack                                -11.723    

Slack (VIOLATED) :        -11.634ns  (required time - arrival time)
  Source:                 laser_receiver_block_i/low_pass_filter_3/inst/y_delay2__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            laser_receiver_block_i/low_pass_filter_3/inst/y_delay_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        21.292ns  (logic 11.994ns (56.331%)  route 9.298ns (43.669%))
  Logic Levels:           22  (CARRY4=13 DSP48E1=1 LUT3=4 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 12.674 - 10.000 ) 
    Source Clock Delay      (SCD):    3.053ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1975, routed)        1.759     3.053    laser_receiver_block_i/low_pass_filter_3/inst/clk
    DSP48_X2Y18          DSP48E1                                      r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay2__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.259 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay2__0/PCOUT[47]
                         net (fo=1, routed)           0.002     7.261    laser_receiver_block_i/low_pass_filter_3/inst/y_delay2__0_n_106
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[5])
                                                      1.518     8.779 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay1__0/P[5]
                         net (fo=14, routed)          1.247    10.026    laser_receiver_block_i/low_pass_filter_3/inst/y_delay1__0_n_100
    SLICE_X36Y42         LUT3 (Prop_lut3_I1_O)        0.153    10.179 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__354_carry__0_i_1/O
                         net (fo=2, routed)           0.679    10.858    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__354_carry__0_i_1_n_0
    SLICE_X36Y42         LUT4 (Prop_lut4_I3_O)        0.331    11.189 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__354_carry__0_i_3/O
                         net (fo=1, routed)           0.000    11.189    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__354_carry__0_i_3_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.565 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__354_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.565    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__354_carry__0_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.682 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__354_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.682    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__354_carry__1_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.799 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__354_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.799    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__354_carry__2_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.916 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__354_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.916    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__354_carry__3_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.231 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__354_carry__4/O[3]
                         net (fo=2, routed)           0.854    13.085    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__354_carry__4_n_4
    SLICE_X37Y49         LUT3 (Prop_lut3_I0_O)        0.336    13.421 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__440_carry__3_i_1/O
                         net (fo=2, routed)           0.899    14.320    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__440_carry__3_i_1_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588    14.908 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__440_carry__3/CO[3]
                         net (fo=1, routed)           0.001    14.909    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__440_carry__3_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.023 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__440_carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.023    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__440_carry__4_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.137 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__440_carry__5/CO[3]
                         net (fo=1, routed)           0.000    15.137    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__440_carry__5_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.471 f  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__440_carry__6/O[1]
                         net (fo=17, routed)          0.722    16.193    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__440_carry__6_n_6
    SLICE_X39Y51         LUT3 (Prop_lut3_I0_O)        0.303    16.496 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__517_carry__2_i_3/O
                         net (fo=1, routed)           0.782    17.278    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__517_carry__2_i_3_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    17.798 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__517_carry__2/CO[3]
                         net (fo=1, routed)           0.000    17.798    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__517_carry__2_n_0
    SLICE_X32Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.121 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__517_carry__3/O[1]
                         net (fo=3, routed)           0.607    18.728    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__517_carry__3_n_6
    SLICE_X35Y54         LUT3 (Prop_lut3_I0_O)        0.306    19.034 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__576_carry__3_i_2/O
                         net (fo=1, routed)           0.598    19.632    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__576_carry__3_i_2_n_0
    SLICE_X35Y53         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    20.188 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__576_carry__3/O[2]
                         net (fo=17, routed)          1.022    21.211    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__576_carry__3_n_5
    SLICE_X36Y55         LUT4 (Prop_lut4_I2_O)        0.302    21.513 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__630_carry__4_i_3/O
                         net (fo=1, routed)           0.000    21.513    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__630_carry__4_i_3_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    22.005 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__630_carry__4/CO[1]
                         net (fo=16, routed)          0.989    22.993    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__630_carry__4_n_2
    SLICE_X33Y44         LUT5 (Prop_lut5_I1_O)        0.332    23.325 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay[2]_i_4/O
                         net (fo=1, routed)           0.554    23.879    laser_receiver_block_i/low_pass_filter_3/inst/y_delay00_in[2]
    SLICE_X33Y42         LUT6 (Prop_lut6_I5_O)        0.124    24.003 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay[2]_i_1/O
                         net (fo=4, routed)           0.341    24.345    laser_receiver_block_i/low_pass_filter_3/inst/p_0_in[2]
    SLICE_X32Y43         FDRE                                         r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1975, routed)        1.495    12.674    laser_receiver_block_i/low_pass_filter_3/inst/clk
    SLICE_X32Y43         FDRE                                         r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay_reg[2]/C
                         clock pessimism              0.230    12.904    
                         clock uncertainty           -0.154    12.750    
    SLICE_X32Y43         FDRE (Setup_fdre_C_D)       -0.039    12.711    laser_receiver_block_i/low_pass_filter_3/inst/y_delay_reg[2]
  -------------------------------------------------------------------
                         required time                         12.711    
                         arrival time                         -24.345    
  -------------------------------------------------------------------
                         slack                                -11.634    

Slack (VIOLATED) :        -11.611ns  (required time - arrival time)
  Source:                 laser_receiver_block_i/low_pass_filter_3/inst/y_delay2__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            laser_receiver_block_i/low_pass_filter_3/inst/y_delay[2]_i_1_psdsp_2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        21.292ns  (logic 11.994ns (56.331%)  route 9.298ns (43.669%))
  Logic Levels:           22  (CARRY4=13 DSP48E1=1 LUT3=4 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 12.674 - 10.000 ) 
    Source Clock Delay      (SCD):    3.053ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1975, routed)        1.759     3.053    laser_receiver_block_i/low_pass_filter_3/inst/clk
    DSP48_X2Y18          DSP48E1                                      r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay2__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.259 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay2__0/PCOUT[47]
                         net (fo=1, routed)           0.002     7.261    laser_receiver_block_i/low_pass_filter_3/inst/y_delay2__0_n_106
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[5])
                                                      1.518     8.779 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay1__0/P[5]
                         net (fo=14, routed)          1.247    10.026    laser_receiver_block_i/low_pass_filter_3/inst/y_delay1__0_n_100
    SLICE_X36Y42         LUT3 (Prop_lut3_I1_O)        0.153    10.179 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__354_carry__0_i_1/O
                         net (fo=2, routed)           0.679    10.858    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__354_carry__0_i_1_n_0
    SLICE_X36Y42         LUT4 (Prop_lut4_I3_O)        0.331    11.189 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__354_carry__0_i_3/O
                         net (fo=1, routed)           0.000    11.189    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__354_carry__0_i_3_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.565 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__354_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.565    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__354_carry__0_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.682 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__354_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.682    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__354_carry__1_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.799 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__354_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.799    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__354_carry__2_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.916 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__354_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.916    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__354_carry__3_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.231 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__354_carry__4/O[3]
                         net (fo=2, routed)           0.854    13.085    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__354_carry__4_n_4
    SLICE_X37Y49         LUT3 (Prop_lut3_I0_O)        0.336    13.421 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__440_carry__3_i_1/O
                         net (fo=2, routed)           0.899    14.320    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__440_carry__3_i_1_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588    14.908 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__440_carry__3/CO[3]
                         net (fo=1, routed)           0.001    14.909    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__440_carry__3_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.023 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__440_carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.023    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__440_carry__4_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.137 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__440_carry__5/CO[3]
                         net (fo=1, routed)           0.000    15.137    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__440_carry__5_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.471 f  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__440_carry__6/O[1]
                         net (fo=17, routed)          0.722    16.193    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__440_carry__6_n_6
    SLICE_X39Y51         LUT3 (Prop_lut3_I0_O)        0.303    16.496 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__517_carry__2_i_3/O
                         net (fo=1, routed)           0.782    17.278    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__517_carry__2_i_3_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    17.798 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__517_carry__2/CO[3]
                         net (fo=1, routed)           0.000    17.798    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__517_carry__2_n_0
    SLICE_X32Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.121 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__517_carry__3/O[1]
                         net (fo=3, routed)           0.607    18.728    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__517_carry__3_n_6
    SLICE_X35Y54         LUT3 (Prop_lut3_I0_O)        0.306    19.034 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__576_carry__3_i_2/O
                         net (fo=1, routed)           0.598    19.632    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__576_carry__3_i_2_n_0
    SLICE_X35Y53         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    20.188 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__576_carry__3/O[2]
                         net (fo=17, routed)          1.022    21.211    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__576_carry__3_n_5
    SLICE_X36Y55         LUT4 (Prop_lut4_I2_O)        0.302    21.513 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__630_carry__4_i_3/O
                         net (fo=1, routed)           0.000    21.513    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__630_carry__4_i_3_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    22.005 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__630_carry__4/CO[1]
                         net (fo=16, routed)          0.989    22.993    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__630_carry__4_n_2
    SLICE_X33Y44         LUT5 (Prop_lut5_I1_O)        0.332    23.325 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay[2]_i_4/O
                         net (fo=1, routed)           0.554    23.879    laser_receiver_block_i/low_pass_filter_3/inst/y_delay00_in[2]
    SLICE_X33Y42         LUT6 (Prop_lut6_I5_O)        0.124    24.003 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay[2]_i_1/O
                         net (fo=4, routed)           0.341    24.345    laser_receiver_block_i/low_pass_filter_3/inst/p_0_in[2]
    SLICE_X32Y43         FDRE                                         r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay[2]_i_1_psdsp_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1975, routed)        1.495    12.674    laser_receiver_block_i/low_pass_filter_3/inst/clk
    SLICE_X32Y43         FDRE                                         r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay[2]_i_1_psdsp_2/C
                         clock pessimism              0.230    12.904    
                         clock uncertainty           -0.154    12.750    
    SLICE_X32Y43         FDRE (Setup_fdre_C_D)       -0.016    12.734    laser_receiver_block_i/low_pass_filter_3/inst/y_delay[2]_i_1_psdsp_2
  -------------------------------------------------------------------
                         required time                         12.734    
                         arrival time                         -24.345    
  -------------------------------------------------------------------
                         slack                                -11.611    

Slack (VIOLATED) :        -11.596ns  (required time - arrival time)
  Source:                 laser_receiver_block_i/low_pass_filter_0/inst/y_delay2__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            laser_receiver_block_i/low_pass_filter_0/inst/y_delay[0]_i_1_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        21.217ns  (logic 12.114ns (57.096%)  route 9.103ns (42.904%))
  Logic Levels:           25  (CARRY4=15 DSP48E1=1 LUT3=4 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns = ( 12.643 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1975, routed)        1.737     3.031    laser_receiver_block_i/low_pass_filter_0/inst/clk
    DSP48_X2Y34          DSP48E1                                      r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay2__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.237 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay2__0/PCOUT[47]
                         net (fo=1, routed)           0.002     7.239    laser_receiver_block_i/low_pass_filter_0/inst/y_delay2__0_n_106
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     8.757 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay1__0/P[1]
                         net (fo=9, routed)           1.552    10.308    laser_receiver_block_i/low_pass_filter_0/inst/y_delay1__0_n_104
    SLICE_X40Y77         LUT3 (Prop_lut3_I0_O)        0.154    10.462 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__354_carry__0_i_1/O
                         net (fo=2, routed)           0.690    11.152    laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__354_carry__0_i_1_n_0
    SLICE_X40Y77         LUT4 (Prop_lut4_I3_O)        0.327    11.479 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__354_carry__0_i_3/O
                         net (fo=1, routed)           0.000    11.479    laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__354_carry__0_i_3_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.880 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__354_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.880    laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__354_carry__0_n_0
    SLICE_X40Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.994 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__354_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.994    laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__354_carry__1_n_0
    SLICE_X40Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.108 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__354_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.108    laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__354_carry__2_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.222 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__354_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.222    laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__354_carry__3_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.336 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__354_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.336    laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__354_carry__4_n_0
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.649 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__354_carry__5/O[3]
                         net (fo=2, routed)           0.913    13.562    laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__354_carry__5_n_4
    SLICE_X38Y83         LUT3 (Prop_lut3_I0_O)        0.335    13.897 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__440_carry__4_i_1/O
                         net (fo=2, routed)           0.674    14.571    laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__440_carry__4_i_1_n_0
    SLICE_X38Y83         LUT4 (Prop_lut4_I3_O)        0.331    14.902 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__440_carry__4_i_5/O
                         net (fo=1, routed)           0.000    14.902    laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__440_carry__4_i_5_n_0
    SLICE_X38Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.278 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__440_carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.278    laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__440_carry__4_n_0
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.601 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__440_carry__5/O[1]
                         net (fo=17, routed)          0.665    16.266    laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__440_carry__5_n_6
    SLICE_X37Y81         LUT3 (Prop_lut3_I2_O)        0.306    16.572 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__517_carry__0_i_1/O
                         net (fo=1, routed)           0.670    17.242    laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__517_carry__0_i_1_n_0
    SLICE_X35Y81         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    17.627 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__517_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.627    laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__517_carry__0_n_0
    SLICE_X35Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.849 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__517_carry__1/O[0]
                         net (fo=3, routed)           0.635    18.484    laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__517_carry__1_n_7
    SLICE_X36Y80         LUT3 (Prop_lut3_I0_O)        0.299    18.783 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__576_carry__0_i_1/O
                         net (fo=1, routed)           0.676    19.459    laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__576_carry__0_i_1_n_0
    SLICE_X37Y83         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.844 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__576_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.844    laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__576_carry__0_n_0
    SLICE_X37Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.066 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__576_carry__1/O[0]
                         net (fo=3, routed)           0.909    20.975    laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__576_carry__1_n_7
    SLICE_X39Y83         LUT4 (Prop_lut4_I1_O)        0.299    21.274 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__630_carry__2_i_8/O
                         net (fo=1, routed)           0.000    21.274    laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__630_carry__2_i_8_n_0
    SLICE_X39Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.806 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__630_carry__2/CO[3]
                         net (fo=1, routed)           0.000    21.806    laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__630_carry__2_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.920 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__630_carry__3/CO[3]
                         net (fo=1, routed)           0.000    21.920    laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__630_carry__3_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.077 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__630_carry__4/CO[1]
                         net (fo=16, routed)          0.788    22.865    laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__630_carry__4_n_2
    SLICE_X41Y79         LUT5 (Prop_lut5_I1_O)        0.329    23.194 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay[0]_i_4/O
                         net (fo=1, routed)           0.577    23.771    laser_receiver_block_i/low_pass_filter_0/inst/y_delay00_in[0]
    SLICE_X41Y77         LUT6 (Prop_lut6_I5_O)        0.124    23.895 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay[0]_i_1/O
                         net (fo=4, routed)           0.353    24.247    laser_receiver_block_i/low_pass_filter_0/inst/p_0_in[0]
    SLICE_X41Y76         FDRE                                         r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay[0]_i_1_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1975, routed)        1.464    12.643    laser_receiver_block_i/low_pass_filter_0/inst/clk
    SLICE_X41Y76         FDRE                                         r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay[0]_i_1_psdsp_1/C
                         clock pessimism              0.229    12.872    
                         clock uncertainty           -0.154    12.718    
    SLICE_X41Y76         FDRE (Setup_fdre_C_D)       -0.067    12.651    laser_receiver_block_i/low_pass_filter_0/inst/y_delay[0]_i_1_psdsp_1
  -------------------------------------------------------------------
                         required time                         12.651    
                         arrival time                         -24.247    
  -------------------------------------------------------------------
                         slack                                -11.596    

Slack (VIOLATED) :        -11.593ns  (required time - arrival time)
  Source:                 laser_receiver_block_i/low_pass_filter_3/inst/y_delay2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            laser_receiver_block_i/low_pass_filter_3/inst/y_delay[10]_i_1_psdsp_2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        21.164ns  (logic 12.236ns (57.816%)  route 8.928ns (42.184%))
  Logic Levels:           23  (CARRY4=13 DSP48E1=1 LUT3=4 LUT4=3 LUT5=2)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 12.674 - 10.000 ) 
    Source Clock Delay      (SCD):    3.037ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1975, routed)        1.743     3.037    laser_receiver_block_i/low_pass_filter_3/inst/clk
    DSP48_X2Y20          DSP48E1                                      r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y20          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.243 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay2/PCOUT[47]
                         net (fo=1, routed)           0.002     7.245    laser_receiver_block_i/low_pass_filter_3/inst/y_delay2_n_106
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.518     8.763 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay1/P[6]
                         net (fo=13, routed)          1.263    10.026    laser_receiver_block_i/low_pass_filter_3/inst/y_delay1_n_99
    SLICE_X33Y47         LUT3 (Prop_lut3_I1_O)        0.149    10.175 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__1_carry__1_i_4/O
                         net (fo=2, routed)           0.817    10.992    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__1_carry__1_i_4_n_0
    SLICE_X33Y48         LUT4 (Prop_lut4_I3_O)        0.332    11.324 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__1_carry__1_i_8/O
                         net (fo=1, routed)           0.000    11.324    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__1_carry__1_i_8_n_0
    SLICE_X33Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.856 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.856    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__1_carry__1_n_0
    SLICE_X33Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.970 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__1_carry__2/CO[3]
                         net (fo=1, routed)           0.001    11.971    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__1_carry__2_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.305 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__1_carry__3/O[1]
                         net (fo=2, routed)           0.788    13.093    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__1_carry__3_n_6
    SLICE_X34Y50         LUT3 (Prop_lut3_I0_O)        0.329    13.422 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__87_carry__2_i_3/O
                         net (fo=2, routed)           0.490    13.912    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__87_carry__2_i_3_n_0
    SLICE_X34Y50         LUT4 (Prop_lut4_I3_O)        0.328    14.240 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__87_carry__2_i_7/O
                         net (fo=1, routed)           0.000    14.240    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__87_carry__2_i_7_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.773 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__87_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.773    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__87_carry__2_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.890 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__87_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.890    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__87_carry__3_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.129 f  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__87_carry__4/O[2]
                         net (fo=17, routed)          1.028    16.156    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__87_carry__4_n_5
    SLICE_X40Y51         LUT3 (Prop_lut3_I0_O)        0.301    16.457 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__164_carry__0_i_2/O
                         net (fo=1, routed)           0.613    17.070    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__164_carry__0_i_2_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    17.468 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__164_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.468    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__164_carry__0_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.690 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__164_carry__1/O[0]
                         net (fo=3, routed)           0.588    18.278    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__164_carry__1_n_7
    SLICE_X45Y51         LUT3 (Prop_lut3_I0_O)        0.299    18.577 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__223_carry__0_i_1/O
                         net (fo=1, routed)           0.551    19.128    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__223_carry__0_i_1_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.513 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__223_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.513    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__223_carry__0_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.847 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__223_carry__1/O[1]
                         net (fo=3, routed)           0.633    20.480    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__223_carry__1_n_6
    SLICE_X42Y52         LUT4 (Prop_lut4_I1_O)        0.303    20.783 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__277_carry__2_i_7/O
                         net (fo=1, routed)           0.000    20.783    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__277_carry__2_i_7_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.316 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__277_carry__2/CO[3]
                         net (fo=1, routed)           0.000    21.316    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__277_carry__2_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.433 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__277_carry__3/CO[3]
                         net (fo=1, routed)           0.000    21.433    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__277_carry__3_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.590 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__277_carry__4/CO[1]
                         net (fo=16, routed)          0.634    22.224    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__277_carry__4_n_2
    SLICE_X39Y50         LUT5 (Prop_lut5_I1_O)        0.332    22.556 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay[10]_i_3/O
                         net (fo=1, routed)           0.888    23.444    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0[10]
    SLICE_X32Y46         LUT5 (Prop_lut5_I1_O)        0.124    23.568 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay[10]_i_1/O
                         net (fo=4, routed)           0.632    24.200    laser_receiver_block_i/low_pass_filter_3/inst/p_0_in[10]
    SLICE_X32Y46         FDRE                                         r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay[10]_i_1_psdsp_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1975, routed)        1.495    12.674    laser_receiver_block_i/low_pass_filter_3/inst/clk
    SLICE_X32Y46         FDRE                                         r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay[10]_i_1_psdsp_2/C
                         clock pessimism              0.115    12.789    
                         clock uncertainty           -0.154    12.635    
    SLICE_X32Y46         FDRE (Setup_fdre_C_D)       -0.028    12.607    laser_receiver_block_i/low_pass_filter_3/inst/y_delay[10]_i_1_psdsp_2
  -------------------------------------------------------------------
                         required time                         12.607    
                         arrival time                         -24.200    
  -------------------------------------------------------------------
                         slack                                -11.593    

Slack (VIOLATED) :        -11.581ns  (required time - arrival time)
  Source:                 laser_receiver_block_i/low_pass_filter_0/inst/y_delay2__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            laser_receiver_block_i/low_pass_filter_0/inst/y_delay_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        21.205ns  (logic 12.114ns (57.128%)  route 9.091ns (42.872%))
  Logic Levels:           25  (CARRY4=15 DSP48E1=1 LUT3=4 LUT4=3 LUT5=2)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 12.647 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1975, routed)        1.737     3.031    laser_receiver_block_i/low_pass_filter_0/inst/clk
    DSP48_X2Y34          DSP48E1                                      r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay2__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.237 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay2__0/PCOUT[47]
                         net (fo=1, routed)           0.002     7.239    laser_receiver_block_i/low_pass_filter_0/inst/y_delay2__0_n_106
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     8.757 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay1__0/P[1]
                         net (fo=9, routed)           1.552    10.308    laser_receiver_block_i/low_pass_filter_0/inst/y_delay1__0_n_104
    SLICE_X40Y77         LUT3 (Prop_lut3_I0_O)        0.154    10.462 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__354_carry__0_i_1/O
                         net (fo=2, routed)           0.690    11.152    laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__354_carry__0_i_1_n_0
    SLICE_X40Y77         LUT4 (Prop_lut4_I3_O)        0.327    11.479 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__354_carry__0_i_3/O
                         net (fo=1, routed)           0.000    11.479    laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__354_carry__0_i_3_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.880 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__354_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.880    laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__354_carry__0_n_0
    SLICE_X40Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.994 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__354_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.994    laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__354_carry__1_n_0
    SLICE_X40Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.108 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__354_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.108    laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__354_carry__2_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.222 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__354_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.222    laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__354_carry__3_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.336 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__354_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.336    laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__354_carry__4_n_0
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.649 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__354_carry__5/O[3]
                         net (fo=2, routed)           0.913    13.562    laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__354_carry__5_n_4
    SLICE_X38Y83         LUT3 (Prop_lut3_I0_O)        0.335    13.897 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__440_carry__4_i_1/O
                         net (fo=2, routed)           0.674    14.571    laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__440_carry__4_i_1_n_0
    SLICE_X38Y83         LUT4 (Prop_lut4_I3_O)        0.331    14.902 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__440_carry__4_i_5/O
                         net (fo=1, routed)           0.000    14.902    laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__440_carry__4_i_5_n_0
    SLICE_X38Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.278 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__440_carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.278    laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__440_carry__4_n_0
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.601 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__440_carry__5/O[1]
                         net (fo=17, routed)          0.665    16.266    laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__440_carry__5_n_6
    SLICE_X37Y81         LUT3 (Prop_lut3_I2_O)        0.306    16.572 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__517_carry__0_i_1/O
                         net (fo=1, routed)           0.670    17.242    laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__517_carry__0_i_1_n_0
    SLICE_X35Y81         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    17.627 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__517_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.627    laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__517_carry__0_n_0
    SLICE_X35Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.849 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__517_carry__1/O[0]
                         net (fo=3, routed)           0.635    18.484    laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__517_carry__1_n_7
    SLICE_X36Y80         LUT3 (Prop_lut3_I0_O)        0.299    18.783 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__576_carry__0_i_1/O
                         net (fo=1, routed)           0.676    19.459    laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__576_carry__0_i_1_n_0
    SLICE_X37Y83         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.844 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__576_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.844    laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__576_carry__0_n_0
    SLICE_X37Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.066 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__576_carry__1/O[0]
                         net (fo=3, routed)           0.909    20.975    laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__576_carry__1_n_7
    SLICE_X39Y83         LUT4 (Prop_lut4_I1_O)        0.299    21.274 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__630_carry__2_i_8/O
                         net (fo=1, routed)           0.000    21.274    laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__630_carry__2_i_8_n_0
    SLICE_X39Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.806 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__630_carry__2/CO[3]
                         net (fo=1, routed)           0.000    21.806    laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__630_carry__2_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.920 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__630_carry__3/CO[3]
                         net (fo=1, routed)           0.000    21.920    laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__630_carry__3_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.077 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__630_carry__4/CO[1]
                         net (fo=16, routed)          0.582    22.659    laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__630_carry__4_n_2
    SLICE_X40Y85         LUT5 (Prop_lut5_I1_O)        0.329    22.988 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay[9]_i_4/O
                         net (fo=1, routed)           0.631    23.619    laser_receiver_block_i/low_pass_filter_0/inst/y_delay00_in[9]
    SLICE_X37Y80         LUT5 (Prop_lut5_I4_O)        0.124    23.743 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay[9]_i_1/O
                         net (fo=4, routed)           0.492    24.236    laser_receiver_block_i/low_pass_filter_0/inst/p_0_in[9]
    SLICE_X41Y80         FDRE                                         r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1975, routed)        1.468    12.647    laser_receiver_block_i/low_pass_filter_0/inst/clk
    SLICE_X41Y80         FDRE                                         r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay_reg[9]/C
                         clock pessimism              0.229    12.876    
                         clock uncertainty           -0.154    12.722    
    SLICE_X41Y80         FDRE (Setup_fdre_C_D)       -0.067    12.655    laser_receiver_block_i/low_pass_filter_0/inst/y_delay_reg[9]
  -------------------------------------------------------------------
                         required time                         12.655    
                         arrival time                         -24.236    
  -------------------------------------------------------------------
                         slack                                -11.581    

Slack (VIOLATED) :        -11.573ns  (required time - arrival time)
  Source:                 laser_receiver_block_i/low_pass_filter_0/inst/y_delay2__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            laser_receiver_block_i/low_pass_filter_0/inst/y_delay[0]_i_1_psdsp/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        21.218ns  (logic 12.114ns (57.093%)  route 9.104ns (42.907%))
  Logic Levels:           25  (CARRY4=15 DSP48E1=1 LUT3=4 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns = ( 12.643 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1975, routed)        1.737     3.031    laser_receiver_block_i/low_pass_filter_0/inst/clk
    DSP48_X2Y34          DSP48E1                                      r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay2__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.237 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay2__0/PCOUT[47]
                         net (fo=1, routed)           0.002     7.239    laser_receiver_block_i/low_pass_filter_0/inst/y_delay2__0_n_106
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     8.757 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay1__0/P[1]
                         net (fo=9, routed)           1.552    10.308    laser_receiver_block_i/low_pass_filter_0/inst/y_delay1__0_n_104
    SLICE_X40Y77         LUT3 (Prop_lut3_I0_O)        0.154    10.462 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__354_carry__0_i_1/O
                         net (fo=2, routed)           0.690    11.152    laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__354_carry__0_i_1_n_0
    SLICE_X40Y77         LUT4 (Prop_lut4_I3_O)        0.327    11.479 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__354_carry__0_i_3/O
                         net (fo=1, routed)           0.000    11.479    laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__354_carry__0_i_3_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.880 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__354_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.880    laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__354_carry__0_n_0
    SLICE_X40Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.994 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__354_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.994    laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__354_carry__1_n_0
    SLICE_X40Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.108 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__354_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.108    laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__354_carry__2_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.222 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__354_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.222    laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__354_carry__3_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.336 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__354_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.336    laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__354_carry__4_n_0
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.649 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__354_carry__5/O[3]
                         net (fo=2, routed)           0.913    13.562    laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__354_carry__5_n_4
    SLICE_X38Y83         LUT3 (Prop_lut3_I0_O)        0.335    13.897 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__440_carry__4_i_1/O
                         net (fo=2, routed)           0.674    14.571    laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__440_carry__4_i_1_n_0
    SLICE_X38Y83         LUT4 (Prop_lut4_I3_O)        0.331    14.902 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__440_carry__4_i_5/O
                         net (fo=1, routed)           0.000    14.902    laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__440_carry__4_i_5_n_0
    SLICE_X38Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.278 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__440_carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.278    laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__440_carry__4_n_0
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.601 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__440_carry__5/O[1]
                         net (fo=17, routed)          0.665    16.266    laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__440_carry__5_n_6
    SLICE_X37Y81         LUT3 (Prop_lut3_I2_O)        0.306    16.572 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__517_carry__0_i_1/O
                         net (fo=1, routed)           0.670    17.242    laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__517_carry__0_i_1_n_0
    SLICE_X35Y81         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    17.627 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__517_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.627    laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__517_carry__0_n_0
    SLICE_X35Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.849 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__517_carry__1/O[0]
                         net (fo=3, routed)           0.635    18.484    laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__517_carry__1_n_7
    SLICE_X36Y80         LUT3 (Prop_lut3_I0_O)        0.299    18.783 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__576_carry__0_i_1/O
                         net (fo=1, routed)           0.676    19.459    laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__576_carry__0_i_1_n_0
    SLICE_X37Y83         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.844 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__576_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.844    laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__576_carry__0_n_0
    SLICE_X37Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.066 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__576_carry__1/O[0]
                         net (fo=3, routed)           0.909    20.975    laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__576_carry__1_n_7
    SLICE_X39Y83         LUT4 (Prop_lut4_I1_O)        0.299    21.274 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__630_carry__2_i_8/O
                         net (fo=1, routed)           0.000    21.274    laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__630_carry__2_i_8_n_0
    SLICE_X39Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.806 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__630_carry__2/CO[3]
                         net (fo=1, routed)           0.000    21.806    laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__630_carry__2_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.920 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__630_carry__3/CO[3]
                         net (fo=1, routed)           0.000    21.920    laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__630_carry__3_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.077 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__630_carry__4/CO[1]
                         net (fo=16, routed)          0.788    22.865    laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__630_carry__4_n_2
    SLICE_X41Y79         LUT5 (Prop_lut5_I1_O)        0.329    23.194 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay[0]_i_4/O
                         net (fo=1, routed)           0.577    23.771    laser_receiver_block_i/low_pass_filter_0/inst/y_delay00_in[0]
    SLICE_X41Y77         LUT6 (Prop_lut6_I5_O)        0.124    23.895 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay[0]_i_1/O
                         net (fo=4, routed)           0.354    24.248    laser_receiver_block_i/low_pass_filter_0/inst/p_0_in[0]
    SLICE_X41Y76         FDRE                                         r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay[0]_i_1_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1975, routed)        1.464    12.643    laser_receiver_block_i/low_pass_filter_0/inst/clk
    SLICE_X41Y76         FDRE                                         r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay[0]_i_1_psdsp/C
                         clock pessimism              0.229    12.872    
                         clock uncertainty           -0.154    12.718    
    SLICE_X41Y76         FDRE (Setup_fdre_C_D)       -0.043    12.675    laser_receiver_block_i/low_pass_filter_0/inst/y_delay[0]_i_1_psdsp
  -------------------------------------------------------------------
                         required time                         12.675    
                         arrival time                         -24.248    
  -------------------------------------------------------------------
                         slack                                -11.573    

Slack (VIOLATED) :        -11.565ns  (required time - arrival time)
  Source:                 laser_receiver_block_i/low_pass_filter_3/inst/y_delay2__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            laser_receiver_block_i/low_pass_filter_3/inst/y_delay[0]_i_1_psdsp/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        21.197ns  (logic 11.994ns (56.584%)  route 9.203ns (43.416%))
  Logic Levels:           22  (CARRY4=13 DSP48E1=1 LUT3=4 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.675ns = ( 12.675 - 10.000 ) 
    Source Clock Delay      (SCD):    3.053ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1975, routed)        1.759     3.053    laser_receiver_block_i/low_pass_filter_3/inst/clk
    DSP48_X2Y18          DSP48E1                                      r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay2__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.259 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay2__0/PCOUT[47]
                         net (fo=1, routed)           0.002     7.261    laser_receiver_block_i/low_pass_filter_3/inst/y_delay2__0_n_106
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[5])
                                                      1.518     8.779 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay1__0/P[5]
                         net (fo=14, routed)          1.247    10.026    laser_receiver_block_i/low_pass_filter_3/inst/y_delay1__0_n_100
    SLICE_X36Y42         LUT3 (Prop_lut3_I1_O)        0.153    10.179 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__354_carry__0_i_1/O
                         net (fo=2, routed)           0.679    10.858    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__354_carry__0_i_1_n_0
    SLICE_X36Y42         LUT4 (Prop_lut4_I3_O)        0.331    11.189 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__354_carry__0_i_3/O
                         net (fo=1, routed)           0.000    11.189    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__354_carry__0_i_3_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.565 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__354_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.565    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__354_carry__0_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.682 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__354_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.682    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__354_carry__1_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.799 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__354_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.799    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__354_carry__2_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.916 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__354_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.916    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__354_carry__3_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.231 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__354_carry__4/O[3]
                         net (fo=2, routed)           0.854    13.085    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__354_carry__4_n_4
    SLICE_X37Y49         LUT3 (Prop_lut3_I0_O)        0.336    13.421 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__440_carry__3_i_1/O
                         net (fo=2, routed)           0.899    14.320    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__440_carry__3_i_1_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588    14.908 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__440_carry__3/CO[3]
                         net (fo=1, routed)           0.001    14.909    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__440_carry__3_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.023 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__440_carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.023    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__440_carry__4_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.137 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__440_carry__5/CO[3]
                         net (fo=1, routed)           0.000    15.137    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__440_carry__5_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.471 f  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__440_carry__6/O[1]
                         net (fo=17, routed)          0.722    16.193    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__440_carry__6_n_6
    SLICE_X39Y51         LUT3 (Prop_lut3_I0_O)        0.303    16.496 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__517_carry__2_i_3/O
                         net (fo=1, routed)           0.782    17.278    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__517_carry__2_i_3_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    17.798 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__517_carry__2/CO[3]
                         net (fo=1, routed)           0.000    17.798    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__517_carry__2_n_0
    SLICE_X32Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.121 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__517_carry__3/O[1]
                         net (fo=3, routed)           0.607    18.728    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__517_carry__3_n_6
    SLICE_X35Y54         LUT3 (Prop_lut3_I0_O)        0.306    19.034 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__576_carry__3_i_2/O
                         net (fo=1, routed)           0.598    19.632    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__576_carry__3_i_2_n_0
    SLICE_X35Y53         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    20.188 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__576_carry__3/O[2]
                         net (fo=17, routed)          1.022    21.211    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__576_carry__3_n_5
    SLICE_X36Y55         LUT4 (Prop_lut4_I2_O)        0.302    21.513 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__630_carry__4_i_3/O
                         net (fo=1, routed)           0.000    21.513    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__630_carry__4_i_3_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    22.005 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__630_carry__4/CO[1]
                         net (fo=16, routed)          0.449    22.454    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__630_carry__4_n_2
    SLICE_X38Y55         LUT5 (Prop_lut5_I1_O)        0.332    22.786 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay[0]_i_4/O
                         net (fo=1, routed)           0.845    23.631    laser_receiver_block_i/low_pass_filter_3/inst/y_delay00_in[0]
    SLICE_X41Y43         LUT6 (Prop_lut6_I5_O)        0.124    23.755 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay[0]_i_1/O
                         net (fo=4, routed)           0.494    24.249    laser_receiver_block_i/low_pass_filter_3/inst/p_0_in[0]
    SLICE_X41Y47         FDRE                                         r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay[0]_i_1_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1975, routed)        1.496    12.675    laser_receiver_block_i/low_pass_filter_3/inst/clk
    SLICE_X41Y47         FDRE                                         r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay[0]_i_1_psdsp/C
                         clock pessimism              0.230    12.905    
                         clock uncertainty           -0.154    12.751    
    SLICE_X41Y47         FDRE (Setup_fdre_C_D)       -0.067    12.684    laser_receiver_block_i/low_pass_filter_3/inst/y_delay[0]_i_1_psdsp
  -------------------------------------------------------------------
                         required time                         12.684    
                         arrival time                         -24.249    
  -------------------------------------------------------------------
                         slack                                -11.565    

Slack (VIOLATED) :        -11.540ns  (required time - arrival time)
  Source:                 laser_receiver_block_i/low_pass_filter_3/inst/y_delay2__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            laser_receiver_block_i/low_pass_filter_3/inst/y_delay[7]_i_1_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        21.038ns  (logic 11.994ns (57.012%)  route 9.044ns (42.988%))
  Logic Levels:           22  (CARRY4=13 DSP48E1=1 LUT3=4 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.053ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1975, routed)        1.759     3.053    laser_receiver_block_i/low_pass_filter_3/inst/clk
    DSP48_X2Y18          DSP48E1                                      r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay2__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.259 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay2__0/PCOUT[47]
                         net (fo=1, routed)           0.002     7.261    laser_receiver_block_i/low_pass_filter_3/inst/y_delay2__0_n_106
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[5])
                                                      1.518     8.779 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay1__0/P[5]
                         net (fo=14, routed)          1.247    10.026    laser_receiver_block_i/low_pass_filter_3/inst/y_delay1__0_n_100
    SLICE_X36Y42         LUT3 (Prop_lut3_I1_O)        0.153    10.179 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__354_carry__0_i_1/O
                         net (fo=2, routed)           0.679    10.858    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__354_carry__0_i_1_n_0
    SLICE_X36Y42         LUT4 (Prop_lut4_I3_O)        0.331    11.189 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__354_carry__0_i_3/O
                         net (fo=1, routed)           0.000    11.189    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__354_carry__0_i_3_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.565 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__354_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.565    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__354_carry__0_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.682 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__354_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.682    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__354_carry__1_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.799 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__354_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.799    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__354_carry__2_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.916 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__354_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.916    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__354_carry__3_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.231 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__354_carry__4/O[3]
                         net (fo=2, routed)           0.854    13.085    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__354_carry__4_n_4
    SLICE_X37Y49         LUT3 (Prop_lut3_I0_O)        0.336    13.421 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__440_carry__3_i_1/O
                         net (fo=2, routed)           0.899    14.320    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__440_carry__3_i_1_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588    14.908 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__440_carry__3/CO[3]
                         net (fo=1, routed)           0.001    14.909    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__440_carry__3_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.023 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__440_carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.023    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__440_carry__4_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.137 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__440_carry__5/CO[3]
                         net (fo=1, routed)           0.000    15.137    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__440_carry__5_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.471 f  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__440_carry__6/O[1]
                         net (fo=17, routed)          0.722    16.193    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__440_carry__6_n_6
    SLICE_X39Y51         LUT3 (Prop_lut3_I0_O)        0.303    16.496 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__517_carry__2_i_3/O
                         net (fo=1, routed)           0.782    17.278    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__517_carry__2_i_3_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    17.798 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__517_carry__2/CO[3]
                         net (fo=1, routed)           0.000    17.798    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__517_carry__2_n_0
    SLICE_X32Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.121 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__517_carry__3/O[1]
                         net (fo=3, routed)           0.607    18.728    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__517_carry__3_n_6
    SLICE_X35Y54         LUT3 (Prop_lut3_I0_O)        0.306    19.034 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__576_carry__3_i_2/O
                         net (fo=1, routed)           0.598    19.632    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__576_carry__3_i_2_n_0
    SLICE_X35Y53         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    20.188 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__576_carry__3/O[2]
                         net (fo=17, routed)          1.022    21.211    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__576_carry__3_n_5
    SLICE_X36Y55         LUT4 (Prop_lut4_I2_O)        0.302    21.513 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__630_carry__4_i_3/O
                         net (fo=1, routed)           0.000    21.513    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__630_carry__4_i_3_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    22.005 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__630_carry__4/CO[1]
                         net (fo=16, routed)          0.722    22.726    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__630_carry__4_n_2
    SLICE_X38Y53         LUT5 (Prop_lut5_I1_O)        0.332    23.058 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay[7]_i_4/O
                         net (fo=1, routed)           0.573    23.631    laser_receiver_block_i/low_pass_filter_3/inst/y_delay00_in[7]
    SLICE_X39Y53         LUT6 (Prop_lut6_I5_O)        0.124    23.755 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay[7]_i_1/O
                         net (fo=4, routed)           0.335    24.090    laser_receiver_block_i/low_pass_filter_3/inst/p_0_in[7]
    SLICE_X37Y53         FDRE                                         r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay[7]_i_1_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1975, routed)        1.479    12.658    laser_receiver_block_i/low_pass_filter_3/inst/clk
    SLICE_X37Y53         FDRE                                         r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay[7]_i_1_psdsp_1/C
                         clock pessimism              0.115    12.773    
                         clock uncertainty           -0.154    12.619    
    SLICE_X37Y53         FDRE (Setup_fdre_C_D)       -0.069    12.550    laser_receiver_block_i/low_pass_filter_3/inst/y_delay[7]_i_1_psdsp_1
  -------------------------------------------------------------------
                         required time                         12.550    
                         arrival time                         -24.090    
  -------------------------------------------------------------------
                         slack                                -11.540    

Slack (VIOLATED) :        -11.531ns  (required time - arrival time)
  Source:                 laser_receiver_block_i/low_pass_filter_0/inst/y_delay2__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            laser_receiver_block_i/low_pass_filter_0/inst/y_delay_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        21.148ns  (logic 12.114ns (57.283%)  route 9.034ns (42.717%))
  Logic Levels:           25  (CARRY4=15 DSP48E1=1 LUT3=4 LUT4=3 LUT5=2)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1975, routed)        1.737     3.031    laser_receiver_block_i/low_pass_filter_0/inst/clk
    DSP48_X2Y34          DSP48E1                                      r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay2__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.237 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay2__0/PCOUT[47]
                         net (fo=1, routed)           0.002     7.239    laser_receiver_block_i/low_pass_filter_0/inst/y_delay2__0_n_106
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     8.757 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay1__0/P[1]
                         net (fo=9, routed)           1.552    10.308    laser_receiver_block_i/low_pass_filter_0/inst/y_delay1__0_n_104
    SLICE_X40Y77         LUT3 (Prop_lut3_I0_O)        0.154    10.462 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__354_carry__0_i_1/O
                         net (fo=2, routed)           0.690    11.152    laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__354_carry__0_i_1_n_0
    SLICE_X40Y77         LUT4 (Prop_lut4_I3_O)        0.327    11.479 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__354_carry__0_i_3/O
                         net (fo=1, routed)           0.000    11.479    laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__354_carry__0_i_3_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.880 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__354_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.880    laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__354_carry__0_n_0
    SLICE_X40Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.994 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__354_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.994    laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__354_carry__1_n_0
    SLICE_X40Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.108 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__354_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.108    laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__354_carry__2_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.222 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__354_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.222    laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__354_carry__3_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.336 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__354_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.336    laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__354_carry__4_n_0
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.649 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__354_carry__5/O[3]
                         net (fo=2, routed)           0.913    13.562    laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__354_carry__5_n_4
    SLICE_X38Y83         LUT3 (Prop_lut3_I0_O)        0.335    13.897 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__440_carry__4_i_1/O
                         net (fo=2, routed)           0.674    14.571    laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__440_carry__4_i_1_n_0
    SLICE_X38Y83         LUT4 (Prop_lut4_I3_O)        0.331    14.902 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__440_carry__4_i_5/O
                         net (fo=1, routed)           0.000    14.902    laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__440_carry__4_i_5_n_0
    SLICE_X38Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.278 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__440_carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.278    laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__440_carry__4_n_0
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.601 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__440_carry__5/O[1]
                         net (fo=17, routed)          0.665    16.266    laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__440_carry__5_n_6
    SLICE_X37Y81         LUT3 (Prop_lut3_I2_O)        0.306    16.572 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__517_carry__0_i_1/O
                         net (fo=1, routed)           0.670    17.242    laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__517_carry__0_i_1_n_0
    SLICE_X35Y81         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    17.627 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__517_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.627    laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__517_carry__0_n_0
    SLICE_X35Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.849 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__517_carry__1/O[0]
                         net (fo=3, routed)           0.635    18.484    laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__517_carry__1_n_7
    SLICE_X36Y80         LUT3 (Prop_lut3_I0_O)        0.299    18.783 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__576_carry__0_i_1/O
                         net (fo=1, routed)           0.676    19.459    laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__576_carry__0_i_1_n_0
    SLICE_X37Y83         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.844 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__576_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.844    laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__576_carry__0_n_0
    SLICE_X37Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.066 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__576_carry__1/O[0]
                         net (fo=3, routed)           0.909    20.975    laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__576_carry__1_n_7
    SLICE_X39Y83         LUT4 (Prop_lut4_I1_O)        0.299    21.274 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__630_carry__2_i_8/O
                         net (fo=1, routed)           0.000    21.274    laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__630_carry__2_i_8_n_0
    SLICE_X39Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.806 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__630_carry__2/CO[3]
                         net (fo=1, routed)           0.000    21.806    laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__630_carry__2_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.920 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__630_carry__3/CO[3]
                         net (fo=1, routed)           0.000    21.920    laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__630_carry__3_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.077 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__630_carry__4/CO[1]
                         net (fo=16, routed)          0.753    22.830    laser_receiver_block_i/low_pass_filter_0/inst/y_delay0__630_carry__4_n_2
    SLICE_X40Y86         LUT5 (Prop_lut5_I1_O)        0.329    23.159 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay[8]_i_4/O
                         net (fo=1, routed)           0.303    23.462    laser_receiver_block_i/low_pass_filter_0/inst/y_delay00_in[8]
    SLICE_X39Y86         LUT5 (Prop_lut5_I4_O)        0.124    23.586 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay[8]_i_1/O
                         net (fo=4, routed)           0.592    24.178    laser_receiver_block_i/low_pass_filter_0/inst/p_0_in[8]
    SLICE_X39Y86         FDRE                                         r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1975, routed)        1.474    12.653    laser_receiver_block_i/low_pass_filter_0/inst/clk
    SLICE_X39Y86         FDRE                                         r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay_reg[8]/C
                         clock pessimism              0.229    12.882    
                         clock uncertainty           -0.154    12.728    
    SLICE_X39Y86         FDRE (Setup_fdre_C_D)       -0.081    12.647    laser_receiver_block_i/low_pass_filter_0/inst/y_delay_reg[8]
  -------------------------------------------------------------------
                         required time                         12.647    
                         arrival time                         -24.178    
  -------------------------------------------------------------------
                         slack                                -11.531    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 laser_receiver_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            laser_receiver_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.164ns (37.426%)  route 0.274ns (62.574%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1975, routed)        0.548     0.884    laser_receiver_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X50Y86         FDRE                                         r  laser_receiver_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y86         FDRE (Prop_fdre_C_Q)         0.164     1.048 r  laser_receiver_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=5, routed)           0.274     1.322    laser_receiver_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/RX_D2
    SLICE_X47Y91         FDRE                                         r  laser_receiver_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1975, routed)        0.823     1.189    laser_receiver_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X47Y91         FDRE                                         r  laser_receiver_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_1_reg/C
                         clock pessimism             -0.035     1.154    
    SLICE_X47Y91         FDRE (Hold_fdre_C_D)         0.070     1.224    laser_receiver_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_1_reg
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 laser_receiver_block_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.819%)  route 0.119ns (48.181%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1975, routed)        0.576     0.912    laser_receiver_block_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X31Y93         FDRE                                         r  laser_receiver_block_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y93         FDRE (Prop_fdre_C_Q)         0.128     1.040 r  laser_receiver_block_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[20]/Q
                         net (fo=1, routed)           0.119     1.159    laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[17]
    SLICE_X30Y91         SRLC32E                                      r  laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1975, routed)        0.843     1.209    laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y91         SRLC32E                                      r  laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
                         clock pessimism             -0.282     0.927    
    SLICE_X30Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.057    laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32
  -------------------------------------------------------------------
                         required time                         -1.057    
                         arrival time                           1.159    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.734%)  route 0.161ns (53.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1975, routed)        0.658     0.994    laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X28Y104        FDRE                                         r  laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y104        FDRE (Prop_fdre_C_Q)         0.141     1.135 r  laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.161     1.296    laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X30Y103        SRL16E                                       r  laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1975, routed)        0.930     1.296    laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y103        SRL16E                                       r  laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.286     1.010    
    SLICE_X30Y103        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.193    laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.193    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[5].reg1_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            laser_receiver_block_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1975, routed)        0.560     0.896    laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X27Y74         FDRE                                         r  laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[5].reg1_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y74         FDRE (Prop_fdre_C_Q)         0.141     1.037 r  laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[5].reg1_reg[21]/Q
                         net (fo=1, routed)           0.054     1.091    laser_receiver_block_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/reg1[10]
    SLICE_X26Y74         LUT5 (Prop_lut5_I2_O)        0.045     1.136 r  laser_receiver_block_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[21]_i_1/O
                         net (fo=1, routed)           0.000     1.136    laser_receiver_block_i/axi_gpio_1/U0/ip2bus_data[21]
    SLICE_X26Y74         FDRE                                         r  laser_receiver_block_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1975, routed)        0.827     1.193    laser_receiver_block_i/axi_gpio_1/U0/s_axi_aclk
    SLICE_X26Y74         FDRE                                         r  laser_receiver_block_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[21]/C
                         clock pessimism             -0.284     0.909    
    SLICE_X26Y74         FDRE (Hold_fdre_C_D)         0.121     1.030    laser_receiver_block_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.030    
                         arrival time                           1.136    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1975, routed)        0.572     0.908    laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X31Y86         FDRE                                         r  laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y86         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[2]/Q
                         net (fo=1, routed)           0.054     1.103    laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap_reg[11][2]
    SLICE_X30Y86         LUT6 (Prop_lut6_I1_O)        0.045     1.148 r  laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.148    laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[11]_1[2]
    SLICE_X30Y86         FDRE                                         r  laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1975, routed)        0.839     1.205    laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X30Y86         FDRE                                         r  laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[2]/C
                         clock pessimism             -0.284     0.921    
    SLICE_X30Y86         FDRE (Hold_fdre_C_D)         0.121     1.042    laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.042    
                         arrival time                           1.148    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.174%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1975, routed)        0.559     0.895    laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X35Y98         FDRE                                         r  laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y98         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[0]/Q
                         net (fo=1, routed)           0.056     1.092    laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[11][0]
    SLICE_X34Y98         LUT6 (Prop_lut6_I1_O)        0.045     1.137 r  laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap[0]_i_1/O
                         net (fo=1, routed)           0.000     1.137    laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[11]_1[0]
    SLICE_X34Y98         FDRE                                         r  laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1975, routed)        0.826     1.192    laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X34Y98         FDRE                                         r  laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[0]/C
                         clock pessimism             -0.284     0.908    
    SLICE_X34Y98         FDRE (Hold_fdre_C_D)         0.120     1.028    laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.028    
                         arrival time                           1.137    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1975, routed)        0.558     0.894    laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X35Y55         FDRE                                         r  laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y55         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056     1.090    laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2[1]
    SLICE_X35Y55         FDRE                                         r  laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1975, routed)        0.825     1.191    laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X35Y55         FDRE                                         r  laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism             -0.297     0.894    
    SLICE_X35Y55         FDRE (Hold_fdre_C_D)         0.076     0.970    laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                         -0.970    
                         arrival time                           1.090    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1975, routed)        0.545     0.881    laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X33Y74         FDRE                                         r  laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y74         FDRE (Prop_fdre_C_Q)         0.141     1.022 r  laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056     1.077    laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2[0]
    SLICE_X33Y74         FDRE                                         r  laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1975, routed)        0.809     1.175    laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X33Y74         FDRE                                         r  laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism             -0.294     0.881    
    SLICE_X33Y74         FDRE (Hold_fdre_C_D)         0.075     0.956    laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                         -0.956    
                         arrival time                           1.077    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.295ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1975, routed)        0.564     0.900    laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X31Y76         FDRE                                         r  laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y76         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056     1.096    laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2[10]
    SLICE_X31Y76         FDRE                                         r  laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1975, routed)        0.829     1.195    laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X31Y76         FDRE                                         r  laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism             -0.295     0.900    
    SLICE_X31Y76         FDRE (Hold_fdre_C_D)         0.075     0.975    laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                         -0.975    
                         arrival time                           1.096    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1975, routed)        0.545     0.881    laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X33Y75         FDRE                                         r  laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y75         FDRE (Prop_fdre_C_Q)         0.141     1.022 r  laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056     1.077    laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2[4]
    SLICE_X33Y75         FDRE                                         r  laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1975, routed)        0.809     1.175    laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X33Y75         FDRE                                         r  laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism             -0.294     0.881    
    SLICE_X33Y75         FDRE (Hold_fdre_C_D)         0.075     0.956    laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                         -0.956    
                         arrival time                           1.077    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X30Y58    laser_receiver_block_i/ad7606c_0/inst/_ch_sel_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X30Y58    laser_receiver_block_i/ad7606c_0/inst/_ch_sel_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X30Y58    laser_receiver_block_i/ad7606c_0/inst/_ch_sel_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X30Y59    laser_receiver_block_i/ad7606c_0/inst/_ch_sel_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X39Y76    laser_receiver_block_i/ad7606c_0/inst/_out_data_reg[0][0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X39Y76    laser_receiver_block_i/ad7606c_0/inst/_out_data_reg[0][1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X39Y76    laser_receiver_block_i/ad7606c_0/inst/_out_data_reg[0][2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X38Y76    laser_receiver_block_i/ad7606c_0/inst/_out_data_reg[0][3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X38Y76    laser_receiver_block_i/ad7606c_0/inst/_out_data_reg[0][4]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X46Y91    laser_receiver_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[13]_srl14___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_12/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X46Y91    laser_receiver_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[13]_srl14___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_12/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y90    laser_receiver_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y90    laser_receiver_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y90    laser_receiver_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y90    laser_receiver_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y90    laser_receiver_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y90    laser_receiver_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y90    laser_receiver_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y90    laser_receiver_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X46Y91    laser_receiver_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[13]_srl14___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_12/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X46Y91    laser_receiver_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[13]_srl14___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_12/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y90    laser_receiver_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y90    laser_receiver_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y90    laser_receiver_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y90    laser_receiver_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y90    laser_receiver_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y90    laser_receiver_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y90    laser_receiver_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y90    laser_receiver_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_rtl_0_rxd
                            (input port)
  Destination:            laser_receiver_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.829ns  (logic 1.525ns (31.575%)  route 3.304ns (68.425%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.640ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.640ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y18                                               0.000     0.000 r  uart_rtl_0_rxd (IN)
                         net (fo=0)                   0.000     0.000    uart_rtl_0_rxd
    Y18                  IBUF (Prop_ibuf_I_O)         1.525     1.525 r  uart_rtl_0_rxd_IBUF_inst/O
                         net (fo=1, routed)           3.304     4.829    laser_receiver_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X50Y86         FDRE                                         r  laser_receiver_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1975, routed)        1.461     2.640    laser_receiver_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X50Y86         FDRE                                         r  laser_receiver_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            laser_receiver_block_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.467ns  (logic 0.124ns (8.452%)  route 1.343ns (91.548%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.343     1.343    laser_receiver_block_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X42Y101        LUT1 (Prop_lut1_I0_O)        0.124     1.467 r  laser_receiver_block_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.467    laser_receiver_block_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X42Y101        FDRE                                         r  laser_receiver_block_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1975, routed)        1.654     2.833    laser_receiver_block_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X42Y101        FDRE                                         r  laser_receiver_block_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            laser_receiver_block_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.615ns  (logic 0.045ns (7.316%)  route 0.570ns (92.684%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.570     0.570    laser_receiver_block_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X42Y101        LUT1 (Prop_lut1_I0_O)        0.045     0.615 r  laser_receiver_block_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.615    laser_receiver_block_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X42Y101        FDRE                                         r  laser_receiver_block_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1975, routed)        0.911     1.277    laser_receiver_block_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X42Y101        FDRE                                         r  laser_receiver_block_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 uart_rtl_0_rxd
                            (input port)
  Destination:            laser_receiver_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.873ns  (logic 0.292ns (15.592%)  route 1.581ns (84.408%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y18                                               0.000     0.000 r  uart_rtl_0_rxd (IN)
                         net (fo=0)                   0.000     0.000    uart_rtl_0_rxd
    Y18                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  uart_rtl_0_rxd_IBUF_inst/O
                         net (fo=1, routed)           1.581     1.873    laser_receiver_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X50Y86         FDRE                                         r  laser_receiver_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1975, routed)        0.815     1.181    laser_receiver_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X50Y86         FDRE                                         r  laser_receiver_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay            65 Endpoints
Min Delay            65 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 laser_receiver_block_i/ad7606c_0/inst/busy_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            laser_receiver_block_i/axi_gpio_6/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.844ns  (logic 0.518ns (18.212%)  route 2.326ns (81.788%))
  Logic Levels:           0  
  Clock Path Skew:        -0.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1975, routed)        1.697     2.991    laser_receiver_block_i/ad7606c_0/inst/clk
    SLICE_X30Y60         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y60         FDRE (Prop_fdre_C_Q)         0.518     3.509 r  laser_receiver_block_i/ad7606c_0/inst/busy_reg/Q
                         net (fo=3, routed)           2.326     5.835    laser_receiver_block_i/axi_gpio_6/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[0]
    SLICE_X46Y97         FDRE                                         r  laser_receiver_block_i/axi_gpio_6/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1975, routed)        1.479     2.658    laser_receiver_block_i/axi_gpio_6/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X46Y97         FDRE                                         r  laser_receiver_block_i/axi_gpio_6/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 laser_receiver_block_i/low_pass_filter_2/inst/y_delay_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.370ns  (logic 0.518ns (21.858%)  route 1.852ns (78.142%))
  Logic Levels:           0  
  Clock Path Skew:        -0.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1975, routed)        1.757     3.051    laser_receiver_block_i/low_pass_filter_2/inst/clk
    SLICE_X14Y44         FDRE                                         r  laser_receiver_block_i/low_pass_filter_2/inst/y_delay_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y44         FDRE (Prop_fdre_C_Q)         0.518     3.569 r  laser_receiver_block_i/low_pass_filter_2/inst/y_delay_reg[3]/Q
                         net (fo=1, routed)           1.852     5.421    laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[3]
    SLICE_X28Y71         FDRE                                         r  laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1975, routed)        1.513     2.692    laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X28Y71         FDRE                                         r  laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 laser_receiver_block_i/low_pass_filter_2/inst/y_delay_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.310ns  (logic 0.456ns (19.737%)  route 1.854ns (80.263%))
  Logic Levels:           0  
  Clock Path Skew:        -0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1975, routed)        1.756     3.050    laser_receiver_block_i/low_pass_filter_2/inst/clk
    SLICE_X13Y42         FDRE                                         r  laser_receiver_block_i/low_pass_filter_2/inst/y_delay_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42         FDRE (Prop_fdre_C_Q)         0.456     3.506 r  laser_receiver_block_i/low_pass_filter_2/inst/y_delay_reg[7]/Q
                         net (fo=1, routed)           1.854     5.360    laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[7]
    SLICE_X28Y70         FDRE                                         r  laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1975, routed)        1.514     2.693    laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X28Y70         FDRE                                         r  laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 laser_receiver_block_i/low_pass_filter_2/inst/y_delay_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.288ns  (logic 0.478ns (20.887%)  route 1.810ns (79.113%))
  Logic Levels:           0  
  Clock Path Skew:        -0.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1975, routed)        1.757     3.051    laser_receiver_block_i/low_pass_filter_2/inst/clk
    SLICE_X14Y46         FDRE                                         r  laser_receiver_block_i/low_pass_filter_2/inst/y_delay_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y46         FDRE (Prop_fdre_C_Q)         0.478     3.529 r  laser_receiver_block_i/low_pass_filter_2/inst/y_delay_reg[8]/Q
                         net (fo=1, routed)           1.810     5.339    laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[8]
    SLICE_X27Y71         FDRE                                         r  laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1975, routed)        1.509     2.688    laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X27Y71         FDRE                                         r  laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 laser_receiver_block_i/low_pass_filter_2/inst/y_delay_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.243ns  (logic 0.419ns (18.678%)  route 1.824ns (81.322%))
  Logic Levels:           0  
  Clock Path Skew:        -0.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns
    Source Clock Delay      (SCD):    3.052ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1975, routed)        1.758     3.052    laser_receiver_block_i/low_pass_filter_2/inst/clk
    SLICE_X15Y48         FDRE                                         r  laser_receiver_block_i/low_pass_filter_2/inst/y_delay_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y48         FDRE (Prop_fdre_C_Q)         0.419     3.471 r  laser_receiver_block_i/low_pass_filter_2/inst/y_delay_reg[10]/Q
                         net (fo=1, routed)           1.824     5.295    laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[10]
    SLICE_X27Y72         FDRE                                         r  laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1975, routed)        1.507     2.686    laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X27Y72         FDRE                                         r  laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 laser_receiver_block_i/low_pass_filter_2/inst/y_delay_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.199ns  (logic 0.518ns (23.560%)  route 1.681ns (76.440%))
  Logic Levels:           0  
  Clock Path Skew:        -0.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns
    Source Clock Delay      (SCD):    3.052ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1975, routed)        1.758     3.052    laser_receiver_block_i/low_pass_filter_2/inst/clk
    SLICE_X14Y47         FDRE                                         r  laser_receiver_block_i/low_pass_filter_2/inst/y_delay_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y47         FDRE (Prop_fdre_C_Q)         0.518     3.570 r  laser_receiver_block_i/low_pass_filter_2/inst/y_delay_reg[9]/Q
                         net (fo=1, routed)           1.681     5.251    laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[9]
    SLICE_X26Y71         FDRE                                         r  laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1975, routed)        1.509     2.688    laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X26Y71         FDRE                                         r  laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 laser_receiver_block_i/low_pass_filter_2/inst/y_delay_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.191ns  (logic 0.518ns (23.640%)  route 1.673ns (76.360%))
  Logic Levels:           0  
  Clock Path Skew:        -0.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1975, routed)        1.757     3.051    laser_receiver_block_i/low_pass_filter_2/inst/clk
    SLICE_X16Y47         FDRE                                         r  laser_receiver_block_i/low_pass_filter_2/inst/y_delay_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y47         FDRE (Prop_fdre_C_Q)         0.518     3.569 r  laser_receiver_block_i/low_pass_filter_2/inst/y_delay_reg[12]/Q
                         net (fo=1, routed)           1.673     5.242    laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[12]
    SLICE_X28Y73         FDRE                                         r  laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1975, routed)        1.510     2.689    laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X28Y73         FDRE                                         r  laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 laser_receiver_block_i/low_pass_filter_2/inst/y_delay_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.170ns  (logic 0.456ns (21.012%)  route 1.714ns (78.988%))
  Logic Levels:           0  
  Clock Path Skew:        -0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1975, routed)        1.757     3.051    laser_receiver_block_i/low_pass_filter_2/inst/clk
    SLICE_X15Y45         FDRE                                         r  laser_receiver_block_i/low_pass_filter_2/inst/y_delay_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y45         FDRE (Prop_fdre_C_Q)         0.456     3.507 r  laser_receiver_block_i/low_pass_filter_2/inst/y_delay_reg[4]/Q
                         net (fo=1, routed)           1.714     5.221    laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[4]
    SLICE_X30Y69         FDRE                                         r  laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1975, routed)        1.514     2.693    laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X30Y69         FDRE                                         r  laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 laser_receiver_block_i/low_pass_filter_2/inst/y_delay_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.162ns  (logic 0.456ns (21.089%)  route 1.706ns (78.911%))
  Logic Levels:           0  
  Clock Path Skew:        -0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1975, routed)        1.757     3.051    laser_receiver_block_i/low_pass_filter_2/inst/clk
    SLICE_X15Y45         FDRE                                         r  laser_receiver_block_i/low_pass_filter_2/inst/y_delay_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y45         FDRE (Prop_fdre_C_Q)         0.456     3.507 r  laser_receiver_block_i/low_pass_filter_2/inst/y_delay_reg[6]/Q
                         net (fo=1, routed)           1.706     5.213    laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[6]
    SLICE_X29Y70         FDRE                                         r  laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1975, routed)        1.514     2.693    laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X29Y70         FDRE                                         r  laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 laser_receiver_block_i/low_pass_filter_2/inst/y_delay_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.151ns  (logic 0.456ns (21.202%)  route 1.695ns (78.798%))
  Logic Levels:           0  
  Clock Path Skew:        -0.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns
    Source Clock Delay      (SCD):    3.052ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1975, routed)        1.758     3.052    laser_receiver_block_i/low_pass_filter_2/inst/clk
    SLICE_X13Y48         FDRE                                         r  laser_receiver_block_i/low_pass_filter_2/inst/y_delay_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y48         FDRE (Prop_fdre_C_Q)         0.456     3.508 r  laser_receiver_block_i/low_pass_filter_2/inst/y_delay_reg[14]/Q
                         net (fo=1, routed)           1.695     5.203    laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[14]
    SLICE_X26Y72         FDRE                                         r  laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1975, routed)        1.507     2.686    laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X26Y72         FDRE                                         r  laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 laser_receiver_block_i/low_pass_filter_0/inst/y_delay_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.368%)  route 0.163ns (53.632%))
  Logic Levels:           0  
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1975, routed)        0.548     0.884    laser_receiver_block_i/low_pass_filter_0/inst/clk
    SLICE_X41Y80         FDRE                                         r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y80         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay_reg[6]/Q
                         net (fo=1, routed)           0.163     1.188    laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[6]
    SLICE_X39Y78         FDRE                                         r  laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1975, routed)        0.812     1.178    laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X39Y78         FDRE                                         r  laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 laser_receiver_block_i/low_pass_filter_0/inst/y_delay_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.568%)  route 0.234ns (62.432%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1975, routed)        0.546     0.882    laser_receiver_block_i/low_pass_filter_0/inst/clk
    SLICE_X41Y77         FDRE                                         r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y77         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay_reg[2]/Q
                         net (fo=1, routed)           0.234     1.257    laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[2]
    SLICE_X34Y75         FDRE                                         r  laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1975, routed)        0.809     1.175    laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X34Y75         FDRE                                         r  laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 laser_receiver_block_i/low_pass_filter_1/inst/y_delay_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.289%)  route 0.237ns (62.711%))
  Logic Levels:           0  
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1975, routed)        0.550     0.886    laser_receiver_block_i/low_pass_filter_1/inst/clk
    SLICE_X39Y67         FDRE                                         r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y67         FDRE (Prop_fdre_C_Q)         0.141     1.027 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay_reg[15]/Q
                         net (fo=1, routed)           0.237     1.264    laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[15]
    SLICE_X38Y71         FDRE                                         r  laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1975, routed)        0.812     1.178    laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X38Y71         FDRE                                         r  laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 laser_receiver_block_i/low_pass_filter_0/inst/y_delay_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.391ns  (logic 0.128ns (32.703%)  route 0.263ns (67.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.176ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1975, routed)        0.546     0.882    laser_receiver_block_i/low_pass_filter_0/inst/clk
    SLICE_X43Y77         FDRE                                         r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y77         FDRE (Prop_fdre_C_Q)         0.128     1.010 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay_reg[3]/Q
                         net (fo=1, routed)           0.263     1.273    laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[3]
    SLICE_X32Y76         FDRE                                         r  laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1975, routed)        0.810     1.176    laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X32Y76         FDRE                                         r  laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 laser_receiver_block_i/low_pass_filter_0/inst/y_delay_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.445%)  route 0.257ns (64.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1975, routed)        0.546     0.882    laser_receiver_block_i/low_pass_filter_0/inst/clk
    SLICE_X39Y78         FDRE                                         r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y78         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay_reg[7]/Q
                         net (fo=1, routed)           0.257     1.279    laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[7]
    SLICE_X35Y75         FDRE                                         r  laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1975, routed)        0.809     1.175    laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X35Y75         FDRE                                         r  laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 laser_receiver_block_i/low_pass_filter_0/inst/y_delay_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.403ns  (logic 0.128ns (31.754%)  route 0.275ns (68.246%))
  Logic Levels:           0  
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1975, routed)        0.549     0.885    laser_receiver_block_i/low_pass_filter_0/inst/clk
    SLICE_X39Y81         FDRE                                         r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y81         FDRE (Prop_fdre_C_Q)         0.128     1.013 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay_reg[5]/Q
                         net (fo=1, routed)           0.275     1.288    laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[5]
    SLICE_X32Y75         FDRE                                         r  laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1975, routed)        0.809     1.175    laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X32Y75         FDRE                                         r  laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 laser_receiver_block_i/low_pass_filter_3/inst/y_delay_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.435ns  (logic 0.148ns (34.012%)  route 0.287ns (65.988%))
  Logic Levels:           0  
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1975, routed)        0.564     0.900    laser_receiver_block_i/low_pass_filter_3/inst/clk
    SLICE_X32Y45         FDRE                                         r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y45         FDRE (Prop_fdre_C_Q)         0.148     1.048 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay_reg[10]/Q
                         net (fo=1, routed)           0.287     1.335    laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[10]
    SLICE_X34Y57         FDRE                                         r  laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1975, routed)        0.824     1.190    laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X34Y57         FDRE                                         r  laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 laser_receiver_block_i/low_pass_filter_0/inst/y_delay_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.457ns  (logic 0.141ns (30.879%)  route 0.316ns (69.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1975, routed)        0.546     0.882    laser_receiver_block_i/low_pass_filter_0/inst/clk
    SLICE_X41Y77         FDRE                                         r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y77         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay_reg[0]/Q
                         net (fo=1, routed)           0.316     1.338    laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[0]
    SLICE_X33Y74         FDRE                                         r  laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1975, routed)        0.809     1.175    laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X33Y74         FDRE                                         r  laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 laser_receiver_block_i/low_pass_filter_1/inst/y_delay_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.453ns  (logic 0.128ns (28.258%)  route 0.325ns (71.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1975, routed)        0.554     0.890    laser_receiver_block_i/low_pass_filter_1/inst/clk
    SLICE_X47Y60         FDRE                                         r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y60         FDRE (Prop_fdre_C_Q)         0.128     1.018 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay_reg[6]/Q
                         net (fo=1, routed)           0.325     1.343    laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[6]
    SLICE_X36Y70         FDRE                                         r  laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1975, routed)        0.813     1.179    laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X36Y70         FDRE                                         r  laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 laser_receiver_block_i/low_pass_filter_0/inst/y_delay_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.470ns  (logic 0.141ns (29.998%)  route 0.329ns (70.002%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1975, routed)        0.546     0.882    laser_receiver_block_i/low_pass_filter_0/inst/clk
    SLICE_X41Y78         FDRE                                         r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y78         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay_reg[1]/Q
                         net (fo=1, routed)           0.329     1.352    laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[1]
    SLICE_X34Y74         FDRE                                         r  laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1975, routed)        0.809     1.175    laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X34Y74         FDRE                                         r  laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 laser_receiver_block_i/ad7606c_0/inst/busy_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_blue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.856ns  (logic 4.018ns (37.013%)  route 6.838ns (62.987%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1975, routed)        1.697     2.991    laser_receiver_block_i/ad7606c_0/inst/clk
    SLICE_X30Y60         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y60         FDRE (Prop_fdre_C_Q)         0.518     3.509 r  laser_receiver_block_i/ad7606c_0/inst/busy_reg/Q
                         net (fo=3, routed)           6.838    10.347    led_blue_OBUF[0]
    G14                  OBUF (Prop_obuf_I_O)         3.500    13.847 r  led_blue_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.847    led_blue[0]
    G14                                                               r  led_blue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 laser_receiver_block_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gain[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.173ns  (logic 4.039ns (44.036%)  route 5.134ns (55.964%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1975, routed)        1.650     2.944    laser_receiver_block_i/axi_gpio_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y92         FDRE                                         r  laser_receiver_block_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y92         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  laser_receiver_block_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=3, routed)           5.134     8.534    gain_OBUF[0]
    Y8                   OBUF (Prop_obuf_I_O)         3.583    12.117 r  gain_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.117    gain[0]
    Y8                                                                r  gain[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 laser_receiver_block_i/ad7606c_0/inst/adc_convst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc_convst
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.971ns  (logic 4.078ns (51.160%)  route 3.893ns (48.840%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1975, routed)        1.697     2.991    laser_receiver_block_i/ad7606c_0/inst/clk
    SLICE_X31Y60         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/adc_convst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y60         FDRE (Prop_fdre_C_Q)         0.456     3.447 r  laser_receiver_block_i/ad7606c_0/inst/adc_convst_reg/Q
                         net (fo=2, routed)           3.893     7.340    adc_convst_OBUF
    V8                   OBUF (Prop_obuf_I_O)         3.622    10.962 r  adc_convst_OBUF_inst/O
                         net (fo=0)                   0.000    10.962    adc_convst
    V8                                                                r  adc_convst (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 laser_receiver_block_i/ad7606c_0/inst/adc_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc_rst
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.967ns  (logic 4.045ns (50.764%)  route 3.923ns (49.236%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1975, routed)        1.695     2.989    laser_receiver_block_i/ad7606c_0/inst/clk
    SLICE_X28Y62         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/adc_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y62         FDRE (Prop_fdre_C_Q)         0.456     3.445 r  laser_receiver_block_i/ad7606c_0/inst/adc_rst_reg/Q
                         net (fo=2, routed)           3.923     7.368    adc_rst_OBUF
    W10                  OBUF (Prop_obuf_I_O)         3.589    10.956 r  adc_rst_OBUF_inst/O
                         net (fo=0)                   0.000    10.956    adc_rst
    W10                                                               r  adc_rst (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 laser_receiver_block_i/ad7606c_0/inst/adc_cs_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc_rd
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.764ns  (logic 3.982ns (51.282%)  route 3.782ns (48.718%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1975, routed)        1.697     2.991    laser_receiver_block_i/ad7606c_0/inst/clk
    SLICE_X29Y59         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/adc_cs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y59         FDRE (Prop_fdre_C_Q)         0.456     3.447 r  laser_receiver_block_i/ad7606c_0/inst/adc_cs_reg/Q
                         net (fo=3, routed)           3.782     7.229    adc_rd_OBUF
    W6                   OBUF (Prop_obuf_I_O)         3.526    10.755 r  adc_rd_OBUF_inst/O
                         net (fo=0)                   0.000    10.755    adc_rd
    W6                                                                r  adc_rd (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 laser_receiver_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rtl_0_txd
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.699ns  (logic 4.080ns (52.994%)  route 3.619ns (47.006%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1975, routed)        1.648     2.942    laser_receiver_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X39Y87         FDSE                                         r  laser_receiver_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y87         FDSE (Prop_fdse_C_Q)         0.456     3.398 r  laser_receiver_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/Q
                         net (fo=1, routed)           3.619     7.017    uart_rtl_0_txd_OBUF
    Y16                  OBUF (Prop_obuf_I_O)         3.624    10.641 r  uart_rtl_0_txd_OBUF_inst/O
                         net (fo=0)                   0.000    10.641    uart_rtl_0_txd
    Y16                                                               r  uart_rtl_0_txd (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 laser_receiver_block_i/ad7606c_0/inst/adc_cs_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc_cs
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.179ns  (logic 4.009ns (55.845%)  route 3.170ns (44.155%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1975, routed)        1.697     2.991    laser_receiver_block_i/ad7606c_0/inst/clk
    SLICE_X29Y59         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/adc_cs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y59         FDRE (Prop_fdre_C_Q)         0.456     3.447 r  laser_receiver_block_i/ad7606c_0/inst/adc_cs_reg/Q
                         net (fo=3, routed)           3.170     6.617    adc_cs_OBUF
    Y6                   OBUF (Prop_obuf_I_O)         3.553    10.170 r  adc_cs_OBUF_inst/O
                         net (fo=0)                   0.000    10.170    adc_cs
    Y6                                                                r  adc_cs (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 laser_receiver_block_i/ad7606c_0/inst/adc_cs_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc_cs
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.433ns  (logic 1.395ns (57.336%)  route 1.038ns (42.664%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1975, routed)        0.575     0.911    laser_receiver_block_i/ad7606c_0/inst/clk
    SLICE_X29Y59         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/adc_cs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y59         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  laser_receiver_block_i/ad7606c_0/inst/adc_cs_reg/Q
                         net (fo=3, routed)           1.038     2.090    adc_cs_OBUF
    Y6                   OBUF (Prop_obuf_I_O)         1.254     3.344 r  adc_cs_OBUF_inst/O
                         net (fo=0)                   0.000     3.344    adc_cs
    Y6                                                                r  adc_cs (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 laser_receiver_block_i/ad7606c_0/inst/adc_cs_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc_rd
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.661ns  (logic 1.367ns (51.391%)  route 1.293ns (48.609%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1975, routed)        0.575     0.911    laser_receiver_block_i/ad7606c_0/inst/clk
    SLICE_X29Y59         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/adc_cs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y59         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  laser_receiver_block_i/ad7606c_0/inst/adc_cs_reg/Q
                         net (fo=3, routed)           1.293     2.345    adc_rd_OBUF
    W6                   OBUF (Prop_obuf_I_O)         1.226     3.572 r  adc_rd_OBUF_inst/O
                         net (fo=0)                   0.000     3.572    adc_rd
    W6                                                                r  adc_rd (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 laser_receiver_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rtl_0_txd
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.738ns  (logic 1.465ns (53.506%)  route 1.273ns (46.494%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1975, routed)        0.553     0.889    laser_receiver_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X39Y87         FDSE                                         r  laser_receiver_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y87         FDSE (Prop_fdse_C_Q)         0.141     1.030 r  laser_receiver_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/Q
                         net (fo=1, routed)           1.273     2.303    uart_rtl_0_txd_OBUF
    Y16                  OBUF (Prop_obuf_I_O)         1.324     3.626 r  uart_rtl_0_txd_OBUF_inst/O
                         net (fo=0)                   0.000     3.626    uart_rtl_0_txd
    Y16                                                               r  uart_rtl_0_txd (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 laser_receiver_block_i/ad7606c_0/inst/adc_convst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc_convst
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.870ns  (logic 1.463ns (50.973%)  route 1.407ns (49.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1975, routed)        0.574     0.910    laser_receiver_block_i/ad7606c_0/inst/clk
    SLICE_X31Y60         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/adc_convst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y60         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  laser_receiver_block_i/ad7606c_0/inst/adc_convst_reg/Q
                         net (fo=2, routed)           1.407     2.458    adc_convst_OBUF
    V8                   OBUF (Prop_obuf_I_O)         1.322     3.779 r  adc_convst_OBUF_inst/O
                         net (fo=0)                   0.000     3.779    adc_convst
    V8                                                                r  adc_convst (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 laser_receiver_block_i/ad7606c_0/inst/adc_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc_rst
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.873ns  (logic 1.430ns (49.774%)  route 1.443ns (50.226%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1975, routed)        0.573     0.909    laser_receiver_block_i/ad7606c_0/inst/clk
    SLICE_X28Y62         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/adc_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y62         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  laser_receiver_block_i/ad7606c_0/inst/adc_rst_reg/Q
                         net (fo=2, routed)           1.443     2.492    adc_rst_OBUF
    W10                  OBUF (Prop_obuf_I_O)         1.289     3.781 r  adc_rst_OBUF_inst/O
                         net (fo=0)                   0.000     3.781    adc_rst
    W10                                                               r  adc_rst (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 laser_receiver_block_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gain[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.414ns  (logic 1.425ns (41.740%)  route 1.989ns (58.260%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1975, routed)        0.555     0.891    laser_receiver_block_i/axi_gpio_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y92         FDRE                                         r  laser_receiver_block_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y92         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  laser_receiver_block_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=3, routed)           1.989     3.020    gain_OBUF[0]
    Y8                   OBUF (Prop_obuf_I_O)         1.284     4.304 r  gain_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.304    gain[0]
    Y8                                                                r  gain[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 laser_receiver_block_i/ad7606c_0/inst/busy_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_blue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.180ns  (logic 1.365ns (32.671%)  route 2.814ns (67.329%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1975, routed)        0.574     0.910    laser_receiver_block_i/ad7606c_0/inst/clk
    SLICE_X30Y60         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y60         FDRE (Prop_fdre_C_Q)         0.164     1.074 r  laser_receiver_block_i/ad7606c_0/inst/busy_reg/Q
                         net (fo=3, routed)           2.814     3.888    led_blue_OBUF[0]
    G14                  OBUF (Prop_obuf_I_O)         1.201     5.089 r  led_blue_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.089    led_blue[0]
    G14                                                               r  led_blue[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay            93 Endpoints
Min Delay            93 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 adc_busy
                            (input port)
  Destination:            laser_receiver_block_i/ad7606c_0/inst/state_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.494ns  (logic 1.885ns (22.192%)  route 6.609ns (77.808%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.694ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y7                                                0.000     0.000 f  adc_busy (IN)
                         net (fo=0)                   0.000     0.000    adc_busy
    Y7                   IBUF (Prop_ibuf_I_O)         1.513     1.513 f  adc_busy_IBUF_inst/O
                         net (fo=1, routed)           3.320     4.833    laser_receiver_block_i/ad7606c_0/inst/adc_busy
    SLICE_X29Y60         LUT4 (Prop_lut4_I0_O)        0.124     4.957 r  laser_receiver_block_i/ad7606c_0/inst/state[31]_i_7/O
                         net (fo=1, routed)           0.667     5.624    laser_receiver_block_i/ad7606c_0/inst/state[31]_i_7_n_0
    SLICE_X29Y60         LUT6 (Prop_lut6_I4_O)        0.124     5.748 r  laser_receiver_block_i/ad7606c_0/inst/state[31]_i_2/O
                         net (fo=33, routed)          1.013     6.761    laser_receiver_block_i/ad7606c_0/inst/state[31]_i_2_n_0
    SLICE_X27Y61         LUT2 (Prop_lut2_I0_O)        0.124     6.885 r  laser_receiver_block_i/ad7606c_0/inst/state[31]_i_1/O
                         net (fo=29, routed)          1.608     8.494    laser_receiver_block_i/ad7606c_0/inst/state[31]_i_1_n_0
    SLICE_X26Y65         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/state_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1975, routed)        1.515     2.694    laser_receiver_block_i/ad7606c_0/inst/clk
    SLICE_X26Y65         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/state_reg[29]/C

Slack:                    inf
  Source:                 adc_busy
                            (input port)
  Destination:            laser_receiver_block_i/ad7606c_0/inst/state_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.494ns  (logic 1.885ns (22.192%)  route 6.609ns (77.808%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.694ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y7                                                0.000     0.000 f  adc_busy (IN)
                         net (fo=0)                   0.000     0.000    adc_busy
    Y7                   IBUF (Prop_ibuf_I_O)         1.513     1.513 f  adc_busy_IBUF_inst/O
                         net (fo=1, routed)           3.320     4.833    laser_receiver_block_i/ad7606c_0/inst/adc_busy
    SLICE_X29Y60         LUT4 (Prop_lut4_I0_O)        0.124     4.957 r  laser_receiver_block_i/ad7606c_0/inst/state[31]_i_7/O
                         net (fo=1, routed)           0.667     5.624    laser_receiver_block_i/ad7606c_0/inst/state[31]_i_7_n_0
    SLICE_X29Y60         LUT6 (Prop_lut6_I4_O)        0.124     5.748 r  laser_receiver_block_i/ad7606c_0/inst/state[31]_i_2/O
                         net (fo=33, routed)          1.013     6.761    laser_receiver_block_i/ad7606c_0/inst/state[31]_i_2_n_0
    SLICE_X27Y61         LUT2 (Prop_lut2_I0_O)        0.124     6.885 r  laser_receiver_block_i/ad7606c_0/inst/state[31]_i_1/O
                         net (fo=29, routed)          1.608     8.494    laser_receiver_block_i/ad7606c_0/inst/state[31]_i_1_n_0
    SLICE_X26Y65         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/state_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1975, routed)        1.515     2.694    laser_receiver_block_i/ad7606c_0/inst/clk
    SLICE_X26Y65         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/state_reg[30]/C

Slack:                    inf
  Source:                 adc_busy
                            (input port)
  Destination:            laser_receiver_block_i/ad7606c_0/inst/state_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.494ns  (logic 1.885ns (22.192%)  route 6.609ns (77.808%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.694ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y7                                                0.000     0.000 f  adc_busy (IN)
                         net (fo=0)                   0.000     0.000    adc_busy
    Y7                   IBUF (Prop_ibuf_I_O)         1.513     1.513 f  adc_busy_IBUF_inst/O
                         net (fo=1, routed)           3.320     4.833    laser_receiver_block_i/ad7606c_0/inst/adc_busy
    SLICE_X29Y60         LUT4 (Prop_lut4_I0_O)        0.124     4.957 r  laser_receiver_block_i/ad7606c_0/inst/state[31]_i_7/O
                         net (fo=1, routed)           0.667     5.624    laser_receiver_block_i/ad7606c_0/inst/state[31]_i_7_n_0
    SLICE_X29Y60         LUT6 (Prop_lut6_I4_O)        0.124     5.748 r  laser_receiver_block_i/ad7606c_0/inst/state[31]_i_2/O
                         net (fo=33, routed)          1.013     6.761    laser_receiver_block_i/ad7606c_0/inst/state[31]_i_2_n_0
    SLICE_X27Y61         LUT2 (Prop_lut2_I0_O)        0.124     6.885 r  laser_receiver_block_i/ad7606c_0/inst/state[31]_i_1/O
                         net (fo=29, routed)          1.608     8.494    laser_receiver_block_i/ad7606c_0/inst/state[31]_i_1_n_0
    SLICE_X26Y65         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/state_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1975, routed)        1.515     2.694    laser_receiver_block_i/ad7606c_0/inst/clk
    SLICE_X26Y65         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/state_reg[31]/C

Slack:                    inf
  Source:                 adc_busy
                            (input port)
  Destination:            laser_receiver_block_i/ad7606c_0/inst/state_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.355ns  (logic 1.885ns (22.560%)  route 6.470ns (77.440%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.695ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.695ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y7                                                0.000     0.000 f  adc_busy (IN)
                         net (fo=0)                   0.000     0.000    adc_busy
    Y7                   IBUF (Prop_ibuf_I_O)         1.513     1.513 f  adc_busy_IBUF_inst/O
                         net (fo=1, routed)           3.320     4.833    laser_receiver_block_i/ad7606c_0/inst/adc_busy
    SLICE_X29Y60         LUT4 (Prop_lut4_I0_O)        0.124     4.957 r  laser_receiver_block_i/ad7606c_0/inst/state[31]_i_7/O
                         net (fo=1, routed)           0.667     5.624    laser_receiver_block_i/ad7606c_0/inst/state[31]_i_7_n_0
    SLICE_X29Y60         LUT6 (Prop_lut6_I4_O)        0.124     5.748 r  laser_receiver_block_i/ad7606c_0/inst/state[31]_i_2/O
                         net (fo=33, routed)          1.013     6.761    laser_receiver_block_i/ad7606c_0/inst/state[31]_i_2_n_0
    SLICE_X27Y61         LUT2 (Prop_lut2_I0_O)        0.124     6.885 r  laser_receiver_block_i/ad7606c_0/inst/state[31]_i_1/O
                         net (fo=29, routed)          1.470     8.355    laser_receiver_block_i/ad7606c_0/inst/state[31]_i_1_n_0
    SLICE_X26Y64         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/state_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1975, routed)        1.516     2.695    laser_receiver_block_i/ad7606c_0/inst/clk
    SLICE_X26Y64         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/state_reg[25]/C

Slack:                    inf
  Source:                 adc_busy
                            (input port)
  Destination:            laser_receiver_block_i/ad7606c_0/inst/state_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.355ns  (logic 1.885ns (22.560%)  route 6.470ns (77.440%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.695ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.695ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y7                                                0.000     0.000 f  adc_busy (IN)
                         net (fo=0)                   0.000     0.000    adc_busy
    Y7                   IBUF (Prop_ibuf_I_O)         1.513     1.513 f  adc_busy_IBUF_inst/O
                         net (fo=1, routed)           3.320     4.833    laser_receiver_block_i/ad7606c_0/inst/adc_busy
    SLICE_X29Y60         LUT4 (Prop_lut4_I0_O)        0.124     4.957 r  laser_receiver_block_i/ad7606c_0/inst/state[31]_i_7/O
                         net (fo=1, routed)           0.667     5.624    laser_receiver_block_i/ad7606c_0/inst/state[31]_i_7_n_0
    SLICE_X29Y60         LUT6 (Prop_lut6_I4_O)        0.124     5.748 r  laser_receiver_block_i/ad7606c_0/inst/state[31]_i_2/O
                         net (fo=33, routed)          1.013     6.761    laser_receiver_block_i/ad7606c_0/inst/state[31]_i_2_n_0
    SLICE_X27Y61         LUT2 (Prop_lut2_I0_O)        0.124     6.885 r  laser_receiver_block_i/ad7606c_0/inst/state[31]_i_1/O
                         net (fo=29, routed)          1.470     8.355    laser_receiver_block_i/ad7606c_0/inst/state[31]_i_1_n_0
    SLICE_X26Y64         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/state_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1975, routed)        1.516     2.695    laser_receiver_block_i/ad7606c_0/inst/clk
    SLICE_X26Y64         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/state_reg[26]/C

Slack:                    inf
  Source:                 adc_busy
                            (input port)
  Destination:            laser_receiver_block_i/ad7606c_0/inst/state_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.355ns  (logic 1.885ns (22.560%)  route 6.470ns (77.440%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.695ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.695ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y7                                                0.000     0.000 f  adc_busy (IN)
                         net (fo=0)                   0.000     0.000    adc_busy
    Y7                   IBUF (Prop_ibuf_I_O)         1.513     1.513 f  adc_busy_IBUF_inst/O
                         net (fo=1, routed)           3.320     4.833    laser_receiver_block_i/ad7606c_0/inst/adc_busy
    SLICE_X29Y60         LUT4 (Prop_lut4_I0_O)        0.124     4.957 r  laser_receiver_block_i/ad7606c_0/inst/state[31]_i_7/O
                         net (fo=1, routed)           0.667     5.624    laser_receiver_block_i/ad7606c_0/inst/state[31]_i_7_n_0
    SLICE_X29Y60         LUT6 (Prop_lut6_I4_O)        0.124     5.748 r  laser_receiver_block_i/ad7606c_0/inst/state[31]_i_2/O
                         net (fo=33, routed)          1.013     6.761    laser_receiver_block_i/ad7606c_0/inst/state[31]_i_2_n_0
    SLICE_X27Y61         LUT2 (Prop_lut2_I0_O)        0.124     6.885 r  laser_receiver_block_i/ad7606c_0/inst/state[31]_i_1/O
                         net (fo=29, routed)          1.470     8.355    laser_receiver_block_i/ad7606c_0/inst/state[31]_i_1_n_0
    SLICE_X26Y64         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/state_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1975, routed)        1.516     2.695    laser_receiver_block_i/ad7606c_0/inst/clk
    SLICE_X26Y64         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/state_reg[27]/C

Slack:                    inf
  Source:                 adc_busy
                            (input port)
  Destination:            laser_receiver_block_i/ad7606c_0/inst/state_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.355ns  (logic 1.885ns (22.560%)  route 6.470ns (77.440%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.695ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.695ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y7                                                0.000     0.000 f  adc_busy (IN)
                         net (fo=0)                   0.000     0.000    adc_busy
    Y7                   IBUF (Prop_ibuf_I_O)         1.513     1.513 f  adc_busy_IBUF_inst/O
                         net (fo=1, routed)           3.320     4.833    laser_receiver_block_i/ad7606c_0/inst/adc_busy
    SLICE_X29Y60         LUT4 (Prop_lut4_I0_O)        0.124     4.957 r  laser_receiver_block_i/ad7606c_0/inst/state[31]_i_7/O
                         net (fo=1, routed)           0.667     5.624    laser_receiver_block_i/ad7606c_0/inst/state[31]_i_7_n_0
    SLICE_X29Y60         LUT6 (Prop_lut6_I4_O)        0.124     5.748 r  laser_receiver_block_i/ad7606c_0/inst/state[31]_i_2/O
                         net (fo=33, routed)          1.013     6.761    laser_receiver_block_i/ad7606c_0/inst/state[31]_i_2_n_0
    SLICE_X27Y61         LUT2 (Prop_lut2_I0_O)        0.124     6.885 r  laser_receiver_block_i/ad7606c_0/inst/state[31]_i_1/O
                         net (fo=29, routed)          1.470     8.355    laser_receiver_block_i/ad7606c_0/inst/state[31]_i_1_n_0
    SLICE_X26Y64         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/state_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1975, routed)        1.516     2.695    laser_receiver_block_i/ad7606c_0/inst/clk
    SLICE_X26Y64         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/state_reg[28]/C

Slack:                    inf
  Source:                 adc_busy
                            (input port)
  Destination:            laser_receiver_block_i/ad7606c_0/inst/state_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.207ns  (logic 1.885ns (22.968%)  route 6.322ns (77.032%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.695ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.695ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y7                                                0.000     0.000 f  adc_busy (IN)
                         net (fo=0)                   0.000     0.000    adc_busy
    Y7                   IBUF (Prop_ibuf_I_O)         1.513     1.513 f  adc_busy_IBUF_inst/O
                         net (fo=1, routed)           3.320     4.833    laser_receiver_block_i/ad7606c_0/inst/adc_busy
    SLICE_X29Y60         LUT4 (Prop_lut4_I0_O)        0.124     4.957 r  laser_receiver_block_i/ad7606c_0/inst/state[31]_i_7/O
                         net (fo=1, routed)           0.667     5.624    laser_receiver_block_i/ad7606c_0/inst/state[31]_i_7_n_0
    SLICE_X29Y60         LUT6 (Prop_lut6_I4_O)        0.124     5.748 r  laser_receiver_block_i/ad7606c_0/inst/state[31]_i_2/O
                         net (fo=33, routed)          1.013     6.761    laser_receiver_block_i/ad7606c_0/inst/state[31]_i_2_n_0
    SLICE_X27Y61         LUT2 (Prop_lut2_I0_O)        0.124     6.885 r  laser_receiver_block_i/ad7606c_0/inst/state[31]_i_1/O
                         net (fo=29, routed)          1.322     8.207    laser_receiver_block_i/ad7606c_0/inst/state[31]_i_1_n_0
    SLICE_X26Y63         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/state_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1975, routed)        1.516     2.695    laser_receiver_block_i/ad7606c_0/inst/clk
    SLICE_X26Y63         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/state_reg[21]/C

Slack:                    inf
  Source:                 adc_busy
                            (input port)
  Destination:            laser_receiver_block_i/ad7606c_0/inst/state_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.207ns  (logic 1.885ns (22.968%)  route 6.322ns (77.032%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.695ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.695ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y7                                                0.000     0.000 f  adc_busy (IN)
                         net (fo=0)                   0.000     0.000    adc_busy
    Y7                   IBUF (Prop_ibuf_I_O)         1.513     1.513 f  adc_busy_IBUF_inst/O
                         net (fo=1, routed)           3.320     4.833    laser_receiver_block_i/ad7606c_0/inst/adc_busy
    SLICE_X29Y60         LUT4 (Prop_lut4_I0_O)        0.124     4.957 r  laser_receiver_block_i/ad7606c_0/inst/state[31]_i_7/O
                         net (fo=1, routed)           0.667     5.624    laser_receiver_block_i/ad7606c_0/inst/state[31]_i_7_n_0
    SLICE_X29Y60         LUT6 (Prop_lut6_I4_O)        0.124     5.748 r  laser_receiver_block_i/ad7606c_0/inst/state[31]_i_2/O
                         net (fo=33, routed)          1.013     6.761    laser_receiver_block_i/ad7606c_0/inst/state[31]_i_2_n_0
    SLICE_X27Y61         LUT2 (Prop_lut2_I0_O)        0.124     6.885 r  laser_receiver_block_i/ad7606c_0/inst/state[31]_i_1/O
                         net (fo=29, routed)          1.322     8.207    laser_receiver_block_i/ad7606c_0/inst/state[31]_i_1_n_0
    SLICE_X26Y63         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/state_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1975, routed)        1.516     2.695    laser_receiver_block_i/ad7606c_0/inst/clk
    SLICE_X26Y63         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/state_reg[22]/C

Slack:                    inf
  Source:                 adc_busy
                            (input port)
  Destination:            laser_receiver_block_i/ad7606c_0/inst/state_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.207ns  (logic 1.885ns (22.968%)  route 6.322ns (77.032%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.695ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.695ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y7                                                0.000     0.000 f  adc_busy (IN)
                         net (fo=0)                   0.000     0.000    adc_busy
    Y7                   IBUF (Prop_ibuf_I_O)         1.513     1.513 f  adc_busy_IBUF_inst/O
                         net (fo=1, routed)           3.320     4.833    laser_receiver_block_i/ad7606c_0/inst/adc_busy
    SLICE_X29Y60         LUT4 (Prop_lut4_I0_O)        0.124     4.957 r  laser_receiver_block_i/ad7606c_0/inst/state[31]_i_7/O
                         net (fo=1, routed)           0.667     5.624    laser_receiver_block_i/ad7606c_0/inst/state[31]_i_7_n_0
    SLICE_X29Y60         LUT6 (Prop_lut6_I4_O)        0.124     5.748 r  laser_receiver_block_i/ad7606c_0/inst/state[31]_i_2/O
                         net (fo=33, routed)          1.013     6.761    laser_receiver_block_i/ad7606c_0/inst/state[31]_i_2_n_0
    SLICE_X27Y61         LUT2 (Prop_lut2_I0_O)        0.124     6.885 r  laser_receiver_block_i/ad7606c_0/inst/state[31]_i_1/O
                         net (fo=29, routed)          1.322     8.207    laser_receiver_block_i/ad7606c_0/inst/state[31]_i_1_n_0
    SLICE_X26Y63         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/state_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1975, routed)        1.516     2.695    laser_receiver_block_i/ad7606c_0/inst/clk
    SLICE_X26Y63         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/state_reg[23]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 adc_db[7]
                            (input port)
  Destination:            laser_receiver_block_i/ad7606c_0/inst/_out_data_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.487ns  (logic 0.315ns (21.202%)  route 1.172ns (78.798%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  adc_db[7] (IN)
                         net (fo=0)                   0.000     0.000    adc_db[7]
    U17                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  adc_db_IBUF[7]_inst/O
                         net (fo=4, routed)           1.172     1.487    laser_receiver_block_i/ad7606c_0/inst/adc_db[7]
    SLICE_X38Y76         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/_out_data_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1975, routed)        0.809     1.175    laser_receiver_block_i/ad7606c_0/inst/clk
    SLICE_X38Y76         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/_out_data_reg[0][7]/C

Slack:                    inf
  Source:                 adc_db[6]
                            (input port)
  Destination:            laser_receiver_block_i/ad7606c_0/inst/_out_data_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.710ns  (logic 0.247ns (14.435%)  route 1.463ns (85.565%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  adc_db[6] (IN)
                         net (fo=0)                   0.000     0.000    adc_db[6]
    R16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  adc_db_IBUF[6]_inst/O
                         net (fo=4, routed)           1.463     1.710    laser_receiver_block_i/ad7606c_0/inst/adc_db[6]
    SLICE_X36Y57         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/_out_data_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1975, routed)        0.823     1.189    laser_receiver_block_i/ad7606c_0/inst/clk
    SLICE_X36Y57         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/_out_data_reg[1][6]/C

Slack:                    inf
  Source:                 adc_db[6]
                            (input port)
  Destination:            laser_receiver_block_i/ad7606c_0/inst/_out_data_reg[3][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.798ns  (logic 0.247ns (13.725%)  route 1.551ns (86.275%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  adc_db[6] (IN)
                         net (fo=0)                   0.000     0.000    adc_db[6]
    R16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  adc_db_IBUF[6]_inst/O
                         net (fo=4, routed)           1.551     1.798    laser_receiver_block_i/ad7606c_0/inst/adc_db[6]
    SLICE_X36Y51         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/_out_data_reg[3][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1975, routed)        0.825     1.191    laser_receiver_block_i/ad7606c_0/inst/clk
    SLICE_X36Y51         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/_out_data_reg[3][6]/C

Slack:                    inf
  Source:                 adc_db[4]
                            (input port)
  Destination:            laser_receiver_block_i/ad7606c_0/inst/_out_data_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.808ns  (logic 0.345ns (19.083%)  route 1.463ns (80.917%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  adc_db[4] (IN)
                         net (fo=0)                   0.000     0.000    adc_db[4]
    V15                  IBUF (Prop_ibuf_I_O)         0.345     0.345 r  adc_db_IBUF[4]_inst/O
                         net (fo=4, routed)           1.463     1.808    laser_receiver_block_i/ad7606c_0/inst/adc_db[4]
    SLICE_X38Y76         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/_out_data_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1975, routed)        0.809     1.175    laser_receiver_block_i/ad7606c_0/inst/clk
    SLICE_X38Y76         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/_out_data_reg[0][4]/C

Slack:                    inf
  Source:                 adc_db[7]
                            (input port)
  Destination:            laser_receiver_block_i/ad7606c_0/inst/_out_data_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.828ns  (logic 0.315ns (17.245%)  route 1.513ns (82.755%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  adc_db[7] (IN)
                         net (fo=0)                   0.000     0.000    adc_db[7]
    U17                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  adc_db_IBUF[7]_inst/O
                         net (fo=4, routed)           1.513     1.828    laser_receiver_block_i/ad7606c_0/inst/adc_db[7]
    SLICE_X36Y57         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/_out_data_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1975, routed)        0.823     1.189    laser_receiver_block_i/ad7606c_0/inst/clk
    SLICE_X36Y57         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/_out_data_reg[1][7]/C

Slack:                    inf
  Source:                 adc_db[5]
                            (input port)
  Destination:            laser_receiver_block_i/ad7606c_0/inst/_out_data_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.849ns  (logic 0.291ns (15.735%)  route 1.558ns (84.265%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 r  adc_db[5] (IN)
                         net (fo=0)                   0.000     0.000    adc_db[5]
    T15                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  adc_db_IBUF[5]_inst/O
                         net (fo=4, routed)           1.558     1.849    laser_receiver_block_i/ad7606c_0/inst/adc_db[5]
    SLICE_X38Y76         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/_out_data_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1975, routed)        0.809     1.175    laser_receiver_block_i/ad7606c_0/inst/clk
    SLICE_X38Y76         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/_out_data_reg[0][5]/C

Slack:                    inf
  Source:                 adc_db[0]
                            (input port)
  Destination:            laser_receiver_block_i/ad7606c_0/inst/_out_data_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.910ns  (logic 0.296ns (15.493%)  route 1.614ns (84.507%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  adc_db[0] (IN)
                         net (fo=0)                   0.000     0.000    adc_db[0]
    T14                  IBUF (Prop_ibuf_I_O)         0.296     0.296 r  adc_db_IBUF[0]_inst/O
                         net (fo=4, routed)           1.614     1.910    laser_receiver_block_i/ad7606c_0/inst/adc_db[0]
    SLICE_X39Y76         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/_out_data_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1975, routed)        0.809     1.175    laser_receiver_block_i/ad7606c_0/inst/clk
    SLICE_X39Y76         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/_out_data_reg[0][0]/C

Slack:                    inf
  Source:                 adc_db[6]
                            (input port)
  Destination:            laser_receiver_block_i/ad7606c_0/inst/_out_data_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.961ns  (logic 0.247ns (12.587%)  route 1.714ns (87.413%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  adc_db[6] (IN)
                         net (fo=0)                   0.000     0.000    adc_db[6]
    R16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  adc_db_IBUF[6]_inst/O
                         net (fo=4, routed)           1.714     1.961    laser_receiver_block_i/ad7606c_0/inst/adc_db[6]
    SLICE_X37Y67         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/_out_data_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1975, routed)        0.816     1.182    laser_receiver_block_i/ad7606c_0/inst/clk
    SLICE_X37Y67         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/_out_data_reg[0][6]/C

Slack:                    inf
  Source:                 adc_db[1]
                            (input port)
  Destination:            laser_receiver_block_i/ad7606c_0/inst/_out_data_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.018ns  (logic 0.338ns (16.732%)  route 1.680ns (83.268%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  adc_db[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_db[1]
    U12                  IBUF (Prop_ibuf_I_O)         0.338     0.338 r  adc_db_IBUF[1]_inst/O
                         net (fo=4, routed)           1.680     2.018    laser_receiver_block_i/ad7606c_0/inst/adc_db[1]
    SLICE_X39Y76         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/_out_data_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1975, routed)        0.809     1.175    laser_receiver_block_i/ad7606c_0/inst/clk
    SLICE_X39Y76         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/_out_data_reg[0][1]/C

Slack:                    inf
  Source:                 adc_db[6]
                            (input port)
  Destination:            laser_receiver_block_i/ad7606c_0/inst/_out_data_reg[2][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.088ns  (logic 0.247ns (11.821%)  route 1.841ns (88.179%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.210ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  adc_db[6] (IN)
                         net (fo=0)                   0.000     0.000    adc_db[6]
    R16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  adc_db_IBUF[6]_inst/O
                         net (fo=4, routed)           1.841     2.088    laser_receiver_block_i/ad7606c_0/inst/adc_db[6]
    SLICE_X26Y50         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/_out_data_reg[2][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1975, routed)        0.844     1.210    laser_receiver_block_i/ad7606c_0/inst/clk
    SLICE_X26Y50         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/_out_data_reg[2][6]/C





