stc
cache
htc
fetch
instructions
instruction
trace
branch
cfa
miss
16kb
branches
xblast
codes
traces
blocks
postgres
fipa
misprediction
32kb
btb
subroutine
apsi
hydro2d
reordering
sequentiality
ijpeg
layout
core
fetched
josep
torrellas
vortex
workloads
exec
reordered
fipc
postgresql
mgrid
breaks
block
profile
popular
gcc
seed
predictor
reorder
bb
64kb
su2cor
pettis
branchrep
execrep
unconditional
locality
indirect
misses
code
benchmark
caches
threshold
loops
rate
turb3d
sequences
hardware
conditional
alone
arcade
cpa
benchmarks
seeds
cycle
buffer
contiguous
executed
inlining
percentage
consecutive
ras
perl
transitions
prediction
optimizations
aggressive
loop
fpppp
applu
pey
2362
the stc
basic blocks
i cache
t cache
fetch unit
trace cache
basic block
cache miss
instruction cache
miss rate
the htc
core fetch
stc and
the instruction
the branch
base 7
base 6
the fetch
16kb base
a htc
sequence breaks
branch misprediction
software trace
instruction fetch
conditional branches
instructions per
per access
branch threshold
code reordering
the code
subroutine calls
most popular
the t
the fipa
branch prediction
code layout
integer codes
branch predictor
htc alone
popular traces
useful instructions
hardware trace
a 32kb
4 base
pc relative
cfa size
per cycle
5 0
of basic
7 4
better results
the core
of sequence
results than
cache lines
taken branches
code sequences
13 5
15 5
the trace
7 0
branches and
9 7
of instructions
execution path
6 8
blocks in
the reordered
large codes
of fetched
cache t
stc is
misprediction rate
exec threshold
codes like
code sequentiality
fill buffer
5 base
htc of
fetch mechanism
fall through
the btb
double size
fetched instructions
performance limit
loop basic
11 7
instructions from
7 7
codes with
cache miss rate
i cache miss
core fetch unit
the t cache
the core fetch
of the stc
the i cache
the basic block
the instruction cache
the basic blocks
software trace cache
basic blocks in
the stc and
instruction cache miss
the fetch unit
the trace cache
better results than
the most popular
hardware trace cache
most popular traces
or better results
similar or better
results than a
of sequence breaks
of basic blocks
branch prediction accuracy
of the code
blocks in a
fetched instructions per
cache t cache
of double size
and the htc
of fetched instructions
a htc of
instructions per access
loop basic blocks
the hardware trace
stc and the
t cache miss
fetch unit and
the branch misprediction
branch misprediction rate
number of fetched
the percentage of
codes with few
and the branch
4 9 4
4 7 4
the instruction fetch
instructions per cycle
of the dynamic
number of instructions
with few loops
stc and a
consecutive basic blocks
execution core of
josep torrellas and
i cache lines
with the stc
16kb base 7
the branch predictor
branch address cache
a 32kb instruction
the stc is
cache i cache
trace cache the
t cache is
the execution core
9 7 9
instruction cache i
double size alone
miss rate reduction
a fixed way
a fixed behavior
percentage of sequence
the code layout
break the execution
of the fetch
basic blocks executed
basic blocks to
branch predictor throughput
the stc can
32kb instruction cache
large codes with
running the training
unused basic blocks
of loop basic
htc of double
of useful instructions
subroutine calls the
