// Generated by CIRCT firtool-1.76.0

// Include register initializers in init blocks unless synthesis is set
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for register randomization.

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_
module Queue1_decoded_fetch_packet(	// src/main/scala/chisel3/util/Decoupled.scala:243:7
  input         clock,	// src/main/scala/chisel3/util/Decoupled.scala:243:7
                reset,	// src/main/scala/chisel3/util/Decoupled.scala:243:7
  output        io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [31:0] io_enq_bits_fetch_PC,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_bits_decoded_instruction_0_ready_bits_RS1_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_decoded_instruction_0_ready_bits_RS2_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [6:0]  io_enq_bits_decoded_instruction_0_RD,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_bits_decoded_instruction_0_RD_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [6:0]  io_enq_bits_decoded_instruction_0_RS1,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_bits_decoded_instruction_0_RS1_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [6:0]  io_enq_bits_decoded_instruction_0_RS2,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_bits_decoded_instruction_0_RS2_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [20:0] io_enq_bits_decoded_instruction_0_IMM,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [2:0]  io_enq_bits_decoded_instruction_0_FUNCT3,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [1:0]  io_enq_bits_decoded_instruction_0_packet_index,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [5:0]  io_enq_bits_decoded_instruction_0_ROB_index,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [4:0]  io_enq_bits_decoded_instruction_0_instructionType,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [1:0]  io_enq_bits_decoded_instruction_0_portID,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_decoded_instruction_0_RS_type,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_bits_decoded_instruction_0_needs_ALU,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_decoded_instruction_0_needs_branch_unit,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_decoded_instruction_0_needs_CSRs,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_decoded_instruction_0_SUBTRACT,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_decoded_instruction_0_MULTIPLY,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_decoded_instruction_0_IS_IMM,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_decoded_instruction_0_is_load,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_decoded_instruction_0_is_store,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_decoded_instruction_1_ready_bits_RS1_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_decoded_instruction_1_ready_bits_RS2_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [6:0]  io_enq_bits_decoded_instruction_1_RD,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_bits_decoded_instruction_1_RD_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [6:0]  io_enq_bits_decoded_instruction_1_RS1,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_bits_decoded_instruction_1_RS1_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [6:0]  io_enq_bits_decoded_instruction_1_RS2,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_bits_decoded_instruction_1_RS2_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [20:0] io_enq_bits_decoded_instruction_1_IMM,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [2:0]  io_enq_bits_decoded_instruction_1_FUNCT3,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [1:0]  io_enq_bits_decoded_instruction_1_packet_index,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [5:0]  io_enq_bits_decoded_instruction_1_ROB_index,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [4:0]  io_enq_bits_decoded_instruction_1_instructionType,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [1:0]  io_enq_bits_decoded_instruction_1_portID,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_decoded_instruction_1_RS_type,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_bits_decoded_instruction_1_needs_ALU,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_decoded_instruction_1_needs_branch_unit,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_decoded_instruction_1_needs_CSRs,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_decoded_instruction_1_SUBTRACT,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_decoded_instruction_1_MULTIPLY,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_decoded_instruction_1_IS_IMM,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_decoded_instruction_1_is_load,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_decoded_instruction_1_is_store,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_decoded_instruction_2_ready_bits_RS1_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_decoded_instruction_2_ready_bits_RS2_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [6:0]  io_enq_bits_decoded_instruction_2_RD,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_bits_decoded_instruction_2_RD_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [6:0]  io_enq_bits_decoded_instruction_2_RS1,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_bits_decoded_instruction_2_RS1_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [6:0]  io_enq_bits_decoded_instruction_2_RS2,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_bits_decoded_instruction_2_RS2_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [20:0] io_enq_bits_decoded_instruction_2_IMM,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [2:0]  io_enq_bits_decoded_instruction_2_FUNCT3,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [1:0]  io_enq_bits_decoded_instruction_2_packet_index,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [5:0]  io_enq_bits_decoded_instruction_2_ROB_index,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [4:0]  io_enq_bits_decoded_instruction_2_instructionType,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [1:0]  io_enq_bits_decoded_instruction_2_portID,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_decoded_instruction_2_RS_type,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_bits_decoded_instruction_2_needs_ALU,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_decoded_instruction_2_needs_branch_unit,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_decoded_instruction_2_needs_CSRs,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_decoded_instruction_2_SUBTRACT,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_decoded_instruction_2_MULTIPLY,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_decoded_instruction_2_IS_IMM,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_decoded_instruction_2_is_load,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_decoded_instruction_2_is_store,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_decoded_instruction_3_ready_bits_RS1_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_decoded_instruction_3_ready_bits_RS2_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [6:0]  io_enq_bits_decoded_instruction_3_RD,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_bits_decoded_instruction_3_RD_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [6:0]  io_enq_bits_decoded_instruction_3_RS1,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_bits_decoded_instruction_3_RS1_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [6:0]  io_enq_bits_decoded_instruction_3_RS2,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_bits_decoded_instruction_3_RS2_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [20:0] io_enq_bits_decoded_instruction_3_IMM,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [2:0]  io_enq_bits_decoded_instruction_3_FUNCT3,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [1:0]  io_enq_bits_decoded_instruction_3_packet_index,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [5:0]  io_enq_bits_decoded_instruction_3_ROB_index,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [4:0]  io_enq_bits_decoded_instruction_3_instructionType,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [1:0]  io_enq_bits_decoded_instruction_3_portID,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_decoded_instruction_3_RS_type,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_bits_decoded_instruction_3_needs_ALU,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_decoded_instruction_3_needs_branch_unit,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_decoded_instruction_3_needs_CSRs,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_decoded_instruction_3_SUBTRACT,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_decoded_instruction_3_MULTIPLY,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_decoded_instruction_3_IS_IMM,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_decoded_instruction_3_is_load,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_decoded_instruction_3_is_store,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_valid_bits_0,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_valid_bits_1,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_valid_bits_2,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_valid_bits_3,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [3:0]  io_enq_bits_RAT_index,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [7:0]  io_enq_bits_free_list_front_pointer,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [31:0] io_deq_bits_fetch_PC,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_bits_decoded_instruction_0_ready_bits_RS1_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_decoded_instruction_0_ready_bits_RS2_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [6:0]  io_deq_bits_decoded_instruction_0_RD,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_bits_decoded_instruction_0_RD_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [6:0]  io_deq_bits_decoded_instruction_0_RS1,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_bits_decoded_instruction_0_RS1_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [6:0]  io_deq_bits_decoded_instruction_0_RS2,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_bits_decoded_instruction_0_RS2_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [20:0] io_deq_bits_decoded_instruction_0_IMM,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [2:0]  io_deq_bits_decoded_instruction_0_FUNCT3,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [1:0]  io_deq_bits_decoded_instruction_0_packet_index,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [5:0]  io_deq_bits_decoded_instruction_0_ROB_index,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [4:0]  io_deq_bits_decoded_instruction_0_instructionType,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [1:0]  io_deq_bits_decoded_instruction_0_portID,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_decoded_instruction_0_RS_type,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_bits_decoded_instruction_0_needs_ALU,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_decoded_instruction_0_needs_branch_unit,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_decoded_instruction_0_needs_CSRs,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_decoded_instruction_0_SUBTRACT,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_decoded_instruction_0_MULTIPLY,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_decoded_instruction_0_IS_IMM,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_decoded_instruction_0_is_load,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_decoded_instruction_0_is_store,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_decoded_instruction_1_ready_bits_RS1_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_decoded_instruction_1_ready_bits_RS2_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [6:0]  io_deq_bits_decoded_instruction_1_RD,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_bits_decoded_instruction_1_RD_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [6:0]  io_deq_bits_decoded_instruction_1_RS1,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_bits_decoded_instruction_1_RS1_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [6:0]  io_deq_bits_decoded_instruction_1_RS2,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_bits_decoded_instruction_1_RS2_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [20:0] io_deq_bits_decoded_instruction_1_IMM,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [2:0]  io_deq_bits_decoded_instruction_1_FUNCT3,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [1:0]  io_deq_bits_decoded_instruction_1_packet_index,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [5:0]  io_deq_bits_decoded_instruction_1_ROB_index,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [4:0]  io_deq_bits_decoded_instruction_1_instructionType,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [1:0]  io_deq_bits_decoded_instruction_1_portID,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_decoded_instruction_1_RS_type,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_bits_decoded_instruction_1_needs_ALU,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_decoded_instruction_1_needs_branch_unit,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_decoded_instruction_1_needs_CSRs,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_decoded_instruction_1_SUBTRACT,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_decoded_instruction_1_MULTIPLY,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_decoded_instruction_1_IS_IMM,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_decoded_instruction_1_is_load,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_decoded_instruction_1_is_store,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_decoded_instruction_2_ready_bits_RS1_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_decoded_instruction_2_ready_bits_RS2_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [6:0]  io_deq_bits_decoded_instruction_2_RD,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_bits_decoded_instruction_2_RD_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [6:0]  io_deq_bits_decoded_instruction_2_RS1,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_bits_decoded_instruction_2_RS1_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [6:0]  io_deq_bits_decoded_instruction_2_RS2,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_bits_decoded_instruction_2_RS2_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [20:0] io_deq_bits_decoded_instruction_2_IMM,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [2:0]  io_deq_bits_decoded_instruction_2_FUNCT3,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [1:0]  io_deq_bits_decoded_instruction_2_packet_index,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [5:0]  io_deq_bits_decoded_instruction_2_ROB_index,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [4:0]  io_deq_bits_decoded_instruction_2_instructionType,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [1:0]  io_deq_bits_decoded_instruction_2_portID,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_decoded_instruction_2_RS_type,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_bits_decoded_instruction_2_needs_ALU,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_decoded_instruction_2_needs_branch_unit,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_decoded_instruction_2_needs_CSRs,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_decoded_instruction_2_SUBTRACT,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_decoded_instruction_2_MULTIPLY,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_decoded_instruction_2_IS_IMM,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_decoded_instruction_2_is_load,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_decoded_instruction_2_is_store,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_decoded_instruction_3_ready_bits_RS1_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_decoded_instruction_3_ready_bits_RS2_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [6:0]  io_deq_bits_decoded_instruction_3_RD,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_bits_decoded_instruction_3_RD_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [6:0]  io_deq_bits_decoded_instruction_3_RS1,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_bits_decoded_instruction_3_RS1_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [6:0]  io_deq_bits_decoded_instruction_3_RS2,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_bits_decoded_instruction_3_RS2_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [20:0] io_deq_bits_decoded_instruction_3_IMM,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [2:0]  io_deq_bits_decoded_instruction_3_FUNCT3,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [1:0]  io_deq_bits_decoded_instruction_3_packet_index,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [5:0]  io_deq_bits_decoded_instruction_3_ROB_index,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [4:0]  io_deq_bits_decoded_instruction_3_instructionType,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [1:0]  io_deq_bits_decoded_instruction_3_portID,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_decoded_instruction_3_RS_type,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_bits_decoded_instruction_3_needs_ALU,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_decoded_instruction_3_needs_branch_unit,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_decoded_instruction_3_needs_CSRs,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_decoded_instruction_3_SUBTRACT,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_decoded_instruction_3_MULTIPLY,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_decoded_instruction_3_IS_IMM,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_decoded_instruction_3_is_load,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_decoded_instruction_3_is_store,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_valid_bits_0,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_valid_bits_1,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_valid_bits_2,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_valid_bits_3,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [3:0]  io_deq_bits_RAT_index,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [7:0]  io_deq_bits_free_list_front_pointer,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_flush	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  reg  [347:0] ram;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  reg          full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  wire         io_deq_valid_0 = io_enq_valid | full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :285:16, :297:{24,39}
  wire         do_enq = ~(~full & io_deq_ready) & ~full & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :261:28, :263:27, :286:19, :298:17, :301:{26,35}
  always @(posedge clock) begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :263:27, :298:17, :301:{26,35}
      ram <=
        {io_enq_bits_free_list_front_pointer,
         io_enq_bits_RAT_index,
         io_enq_bits_valid_bits_3,
         io_enq_bits_valid_bits_2,
         io_enq_bits_valid_bits_1,
         io_enq_bits_valid_bits_0,
         io_enq_bits_decoded_instruction_3_is_store,
         io_enq_bits_decoded_instruction_3_is_load,
         io_enq_bits_decoded_instruction_3_IS_IMM,
         io_enq_bits_decoded_instruction_3_MULTIPLY,
         io_enq_bits_decoded_instruction_3_SUBTRACT,
         io_enq_bits_decoded_instruction_3_needs_CSRs,
         io_enq_bits_decoded_instruction_3_needs_branch_unit,
         io_enq_bits_decoded_instruction_3_needs_ALU,
         io_enq_bits_decoded_instruction_3_RS_type,
         io_enq_bits_decoded_instruction_3_portID,
         io_enq_bits_decoded_instruction_3_instructionType,
         io_enq_bits_decoded_instruction_3_ROB_index,
         io_enq_bits_decoded_instruction_3_packet_index,
         io_enq_bits_decoded_instruction_3_FUNCT3,
         io_enq_bits_decoded_instruction_3_IMM,
         io_enq_bits_decoded_instruction_3_RS2_valid,
         io_enq_bits_decoded_instruction_3_RS2,
         io_enq_bits_decoded_instruction_3_RS1_valid,
         io_enq_bits_decoded_instruction_3_RS1,
         io_enq_bits_decoded_instruction_3_RD_valid,
         io_enq_bits_decoded_instruction_3_RD,
         io_enq_bits_decoded_instruction_3_ready_bits_RS2_ready,
         io_enq_bits_decoded_instruction_3_ready_bits_RS1_ready,
         io_enq_bits_decoded_instruction_2_is_store,
         io_enq_bits_decoded_instruction_2_is_load,
         io_enq_bits_decoded_instruction_2_IS_IMM,
         io_enq_bits_decoded_instruction_2_MULTIPLY,
         io_enq_bits_decoded_instruction_2_SUBTRACT,
         io_enq_bits_decoded_instruction_2_needs_CSRs,
         io_enq_bits_decoded_instruction_2_needs_branch_unit,
         io_enq_bits_decoded_instruction_2_needs_ALU,
         io_enq_bits_decoded_instruction_2_RS_type,
         io_enq_bits_decoded_instruction_2_portID,
         io_enq_bits_decoded_instruction_2_instructionType,
         io_enq_bits_decoded_instruction_2_ROB_index,
         io_enq_bits_decoded_instruction_2_packet_index,
         io_enq_bits_decoded_instruction_2_FUNCT3,
         io_enq_bits_decoded_instruction_2_IMM,
         io_enq_bits_decoded_instruction_2_RS2_valid,
         io_enq_bits_decoded_instruction_2_RS2,
         io_enq_bits_decoded_instruction_2_RS1_valid,
         io_enq_bits_decoded_instruction_2_RS1,
         io_enq_bits_decoded_instruction_2_RD_valid,
         io_enq_bits_decoded_instruction_2_RD,
         io_enq_bits_decoded_instruction_2_ready_bits_RS2_ready,
         io_enq_bits_decoded_instruction_2_ready_bits_RS1_ready,
         io_enq_bits_decoded_instruction_1_is_store,
         io_enq_bits_decoded_instruction_1_is_load,
         io_enq_bits_decoded_instruction_1_IS_IMM,
         io_enq_bits_decoded_instruction_1_MULTIPLY,
         io_enq_bits_decoded_instruction_1_SUBTRACT,
         io_enq_bits_decoded_instruction_1_needs_CSRs,
         io_enq_bits_decoded_instruction_1_needs_branch_unit,
         io_enq_bits_decoded_instruction_1_needs_ALU,
         io_enq_bits_decoded_instruction_1_RS_type,
         io_enq_bits_decoded_instruction_1_portID,
         io_enq_bits_decoded_instruction_1_instructionType,
         io_enq_bits_decoded_instruction_1_ROB_index,
         io_enq_bits_decoded_instruction_1_packet_index,
         io_enq_bits_decoded_instruction_1_FUNCT3,
         io_enq_bits_decoded_instruction_1_IMM,
         io_enq_bits_decoded_instruction_1_RS2_valid,
         io_enq_bits_decoded_instruction_1_RS2,
         io_enq_bits_decoded_instruction_1_RS1_valid,
         io_enq_bits_decoded_instruction_1_RS1,
         io_enq_bits_decoded_instruction_1_RD_valid,
         io_enq_bits_decoded_instruction_1_RD,
         io_enq_bits_decoded_instruction_1_ready_bits_RS2_ready,
         io_enq_bits_decoded_instruction_1_ready_bits_RS1_ready,
         io_enq_bits_decoded_instruction_0_is_store,
         io_enq_bits_decoded_instruction_0_is_load,
         io_enq_bits_decoded_instruction_0_IS_IMM,
         io_enq_bits_decoded_instruction_0_MULTIPLY,
         io_enq_bits_decoded_instruction_0_SUBTRACT,
         io_enq_bits_decoded_instruction_0_needs_CSRs,
         io_enq_bits_decoded_instruction_0_needs_branch_unit,
         io_enq_bits_decoded_instruction_0_needs_ALU,
         io_enq_bits_decoded_instruction_0_RS_type,
         io_enq_bits_decoded_instruction_0_portID,
         io_enq_bits_decoded_instruction_0_instructionType,
         io_enq_bits_decoded_instruction_0_ROB_index,
         io_enq_bits_decoded_instruction_0_packet_index,
         io_enq_bits_decoded_instruction_0_FUNCT3,
         io_enq_bits_decoded_instruction_0_IMM,
         io_enq_bits_decoded_instruction_0_RS2_valid,
         io_enq_bits_decoded_instruction_0_RS2,
         io_enq_bits_decoded_instruction_0_RS1_valid,
         io_enq_bits_decoded_instruction_0_RS1,
         io_enq_bits_decoded_instruction_0_RD_valid,
         io_enq_bits_decoded_instruction_0_RD,
         io_enq_bits_decoded_instruction_0_ready_bits_RS2_ready,
         io_enq_bits_decoded_instruction_0_ready_bits_RS1_ready,
         io_enq_bits_fetch_PC};	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    if (reset)	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
    else	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      full <=
        ~io_flush & (do_enq == (full & io_deq_ready & io_deq_valid_0) ? full : do_enq);	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :263:27, :264:27, :276:{15,27}, :277:16, :279:15, :282:16, :285:16, :297:{24,39}, :298:17, :300:14, :301:{26,35}
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      automatic logic [31:0] _RANDOM[0:10];	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        for (logic [3:0] i = 4'h0; i < 4'hB; i += 4'h1) begin
          _RANDOM[i] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        end	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        ram =
          {_RANDOM[4'h0][31:1],
           _RANDOM[4'h1],
           _RANDOM[4'h2],
           _RANDOM[4'h3],
           _RANDOM[4'h4],
           _RANDOM[4'h5],
           _RANDOM[4'h6],
           _RANDOM[4'h7],
           _RANDOM[4'h8],
           _RANDOM[4'h9],
           _RANDOM[4'hA][28:0]};	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
        full = _RANDOM[4'h0][0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_enq_ready = ~full;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27, :286:19
  assign io_deq_valid = io_deq_valid_0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :285:16, :297:{24,39}
  assign io_deq_bits_fetch_PC = full ? ram[31:0] : io_enq_bits_fetch_PC;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27, :293:17, :298:17, :299:19
  assign io_deq_bits_decoded_instruction_0_ready_bits_RS1_ready =
    full ? ram[32] : io_enq_bits_decoded_instruction_0_ready_bits_RS1_ready;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27, :293:17, :298:17, :299:19
  assign io_deq_bits_decoded_instruction_0_ready_bits_RS2_ready =
    full ? ram[33] : io_enq_bits_decoded_instruction_0_ready_bits_RS2_ready;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27, :293:17, :298:17, :299:19
  assign io_deq_bits_decoded_instruction_0_RD =
    full ? ram[40:34] : io_enq_bits_decoded_instruction_0_RD;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27, :293:17, :298:17, :299:19
  assign io_deq_bits_decoded_instruction_0_RD_valid =
    full ? ram[41] : io_enq_bits_decoded_instruction_0_RD_valid;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27, :293:17, :298:17, :299:19
  assign io_deq_bits_decoded_instruction_0_RS1 =
    full ? ram[48:42] : io_enq_bits_decoded_instruction_0_RS1;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27, :293:17, :298:17, :299:19
  assign io_deq_bits_decoded_instruction_0_RS1_valid =
    full ? ram[49] : io_enq_bits_decoded_instruction_0_RS1_valid;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27, :293:17, :298:17, :299:19
  assign io_deq_bits_decoded_instruction_0_RS2 =
    full ? ram[56:50] : io_enq_bits_decoded_instruction_0_RS2;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27, :293:17, :298:17, :299:19
  assign io_deq_bits_decoded_instruction_0_RS2_valid =
    full ? ram[57] : io_enq_bits_decoded_instruction_0_RS2_valid;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27, :293:17, :298:17, :299:19
  assign io_deq_bits_decoded_instruction_0_IMM =
    full ? ram[78:58] : io_enq_bits_decoded_instruction_0_IMM;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27, :293:17, :298:17, :299:19
  assign io_deq_bits_decoded_instruction_0_FUNCT3 =
    full ? ram[81:79] : io_enq_bits_decoded_instruction_0_FUNCT3;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27, :293:17, :298:17, :299:19
  assign io_deq_bits_decoded_instruction_0_packet_index =
    full ? ram[83:82] : io_enq_bits_decoded_instruction_0_packet_index;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27, :293:17, :298:17, :299:19
  assign io_deq_bits_decoded_instruction_0_ROB_index =
    full ? ram[89:84] : io_enq_bits_decoded_instruction_0_ROB_index;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27, :293:17, :298:17, :299:19
  assign io_deq_bits_decoded_instruction_0_instructionType =
    full ? ram[94:90] : io_enq_bits_decoded_instruction_0_instructionType;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27, :293:17, :298:17, :299:19
  assign io_deq_bits_decoded_instruction_0_portID =
    full ? ram[96:95] : io_enq_bits_decoded_instruction_0_portID;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27, :293:17, :298:17, :299:19
  assign io_deq_bits_decoded_instruction_0_RS_type =
    full ? ram[98:97] : io_enq_bits_decoded_instruction_0_RS_type;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27, :293:17, :298:17, :299:19
  assign io_deq_bits_decoded_instruction_0_needs_ALU =
    full ? ram[99] : io_enq_bits_decoded_instruction_0_needs_ALU;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27, :293:17, :298:17, :299:19
  assign io_deq_bits_decoded_instruction_0_needs_branch_unit =
    full ? ram[100] : io_enq_bits_decoded_instruction_0_needs_branch_unit;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27, :293:17, :298:17, :299:19
  assign io_deq_bits_decoded_instruction_0_needs_CSRs =
    full ? ram[101] : io_enq_bits_decoded_instruction_0_needs_CSRs;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27, :293:17, :298:17, :299:19
  assign io_deq_bits_decoded_instruction_0_SUBTRACT =
    full ? ram[102] : io_enq_bits_decoded_instruction_0_SUBTRACT;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27, :293:17, :298:17, :299:19
  assign io_deq_bits_decoded_instruction_0_MULTIPLY =
    full ? ram[103] : io_enq_bits_decoded_instruction_0_MULTIPLY;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27, :293:17, :298:17, :299:19
  assign io_deq_bits_decoded_instruction_0_IS_IMM =
    full ? ram[104] : io_enq_bits_decoded_instruction_0_IS_IMM;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27, :293:17, :298:17, :299:19
  assign io_deq_bits_decoded_instruction_0_is_load =
    full ? ram[105] : io_enq_bits_decoded_instruction_0_is_load;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27, :293:17, :298:17, :299:19
  assign io_deq_bits_decoded_instruction_0_is_store =
    full ? ram[106] : io_enq_bits_decoded_instruction_0_is_store;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27, :293:17, :298:17, :299:19
  assign io_deq_bits_decoded_instruction_1_ready_bits_RS1_ready =
    full ? ram[107] : io_enq_bits_decoded_instruction_1_ready_bits_RS1_ready;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27, :293:17, :298:17, :299:19
  assign io_deq_bits_decoded_instruction_1_ready_bits_RS2_ready =
    full ? ram[108] : io_enq_bits_decoded_instruction_1_ready_bits_RS2_ready;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27, :293:17, :298:17, :299:19
  assign io_deq_bits_decoded_instruction_1_RD =
    full ? ram[115:109] : io_enq_bits_decoded_instruction_1_RD;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27, :293:17, :298:17, :299:19
  assign io_deq_bits_decoded_instruction_1_RD_valid =
    full ? ram[116] : io_enq_bits_decoded_instruction_1_RD_valid;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27, :293:17, :298:17, :299:19
  assign io_deq_bits_decoded_instruction_1_RS1 =
    full ? ram[123:117] : io_enq_bits_decoded_instruction_1_RS1;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27, :293:17, :298:17, :299:19
  assign io_deq_bits_decoded_instruction_1_RS1_valid =
    full ? ram[124] : io_enq_bits_decoded_instruction_1_RS1_valid;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27, :293:17, :298:17, :299:19
  assign io_deq_bits_decoded_instruction_1_RS2 =
    full ? ram[131:125] : io_enq_bits_decoded_instruction_1_RS2;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27, :293:17, :298:17, :299:19
  assign io_deq_bits_decoded_instruction_1_RS2_valid =
    full ? ram[132] : io_enq_bits_decoded_instruction_1_RS2_valid;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27, :293:17, :298:17, :299:19
  assign io_deq_bits_decoded_instruction_1_IMM =
    full ? ram[153:133] : io_enq_bits_decoded_instruction_1_IMM;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27, :293:17, :298:17, :299:19
  assign io_deq_bits_decoded_instruction_1_FUNCT3 =
    full ? ram[156:154] : io_enq_bits_decoded_instruction_1_FUNCT3;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27, :293:17, :298:17, :299:19
  assign io_deq_bits_decoded_instruction_1_packet_index =
    full ? ram[158:157] : io_enq_bits_decoded_instruction_1_packet_index;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27, :293:17, :298:17, :299:19
  assign io_deq_bits_decoded_instruction_1_ROB_index =
    full ? ram[164:159] : io_enq_bits_decoded_instruction_1_ROB_index;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27, :293:17, :298:17, :299:19
  assign io_deq_bits_decoded_instruction_1_instructionType =
    full ? ram[169:165] : io_enq_bits_decoded_instruction_1_instructionType;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27, :293:17, :298:17, :299:19
  assign io_deq_bits_decoded_instruction_1_portID =
    full ? ram[171:170] : io_enq_bits_decoded_instruction_1_portID;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27, :293:17, :298:17, :299:19
  assign io_deq_bits_decoded_instruction_1_RS_type =
    full ? ram[173:172] : io_enq_bits_decoded_instruction_1_RS_type;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27, :293:17, :298:17, :299:19
  assign io_deq_bits_decoded_instruction_1_needs_ALU =
    full ? ram[174] : io_enq_bits_decoded_instruction_1_needs_ALU;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27, :293:17, :298:17, :299:19
  assign io_deq_bits_decoded_instruction_1_needs_branch_unit =
    full ? ram[175] : io_enq_bits_decoded_instruction_1_needs_branch_unit;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27, :293:17, :298:17, :299:19
  assign io_deq_bits_decoded_instruction_1_needs_CSRs =
    full ? ram[176] : io_enq_bits_decoded_instruction_1_needs_CSRs;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27, :293:17, :298:17, :299:19
  assign io_deq_bits_decoded_instruction_1_SUBTRACT =
    full ? ram[177] : io_enq_bits_decoded_instruction_1_SUBTRACT;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27, :293:17, :298:17, :299:19
  assign io_deq_bits_decoded_instruction_1_MULTIPLY =
    full ? ram[178] : io_enq_bits_decoded_instruction_1_MULTIPLY;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27, :293:17, :298:17, :299:19
  assign io_deq_bits_decoded_instruction_1_IS_IMM =
    full ? ram[179] : io_enq_bits_decoded_instruction_1_IS_IMM;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27, :293:17, :298:17, :299:19
  assign io_deq_bits_decoded_instruction_1_is_load =
    full ? ram[180] : io_enq_bits_decoded_instruction_1_is_load;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27, :293:17, :298:17, :299:19
  assign io_deq_bits_decoded_instruction_1_is_store =
    full ? ram[181] : io_enq_bits_decoded_instruction_1_is_store;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27, :293:17, :298:17, :299:19
  assign io_deq_bits_decoded_instruction_2_ready_bits_RS1_ready =
    full ? ram[182] : io_enq_bits_decoded_instruction_2_ready_bits_RS1_ready;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27, :293:17, :298:17, :299:19
  assign io_deq_bits_decoded_instruction_2_ready_bits_RS2_ready =
    full ? ram[183] : io_enq_bits_decoded_instruction_2_ready_bits_RS2_ready;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27, :293:17, :298:17, :299:19
  assign io_deq_bits_decoded_instruction_2_RD =
    full ? ram[190:184] : io_enq_bits_decoded_instruction_2_RD;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27, :293:17, :298:17, :299:19
  assign io_deq_bits_decoded_instruction_2_RD_valid =
    full ? ram[191] : io_enq_bits_decoded_instruction_2_RD_valid;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27, :293:17, :298:17, :299:19
  assign io_deq_bits_decoded_instruction_2_RS1 =
    full ? ram[198:192] : io_enq_bits_decoded_instruction_2_RS1;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27, :293:17, :298:17, :299:19
  assign io_deq_bits_decoded_instruction_2_RS1_valid =
    full ? ram[199] : io_enq_bits_decoded_instruction_2_RS1_valid;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27, :293:17, :298:17, :299:19
  assign io_deq_bits_decoded_instruction_2_RS2 =
    full ? ram[206:200] : io_enq_bits_decoded_instruction_2_RS2;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27, :293:17, :298:17, :299:19
  assign io_deq_bits_decoded_instruction_2_RS2_valid =
    full ? ram[207] : io_enq_bits_decoded_instruction_2_RS2_valid;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27, :293:17, :298:17, :299:19
  assign io_deq_bits_decoded_instruction_2_IMM =
    full ? ram[228:208] : io_enq_bits_decoded_instruction_2_IMM;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27, :293:17, :298:17, :299:19
  assign io_deq_bits_decoded_instruction_2_FUNCT3 =
    full ? ram[231:229] : io_enq_bits_decoded_instruction_2_FUNCT3;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27, :293:17, :298:17, :299:19
  assign io_deq_bits_decoded_instruction_2_packet_index =
    full ? ram[233:232] : io_enq_bits_decoded_instruction_2_packet_index;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27, :293:17, :298:17, :299:19
  assign io_deq_bits_decoded_instruction_2_ROB_index =
    full ? ram[239:234] : io_enq_bits_decoded_instruction_2_ROB_index;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27, :293:17, :298:17, :299:19
  assign io_deq_bits_decoded_instruction_2_instructionType =
    full ? ram[244:240] : io_enq_bits_decoded_instruction_2_instructionType;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27, :293:17, :298:17, :299:19
  assign io_deq_bits_decoded_instruction_2_portID =
    full ? ram[246:245] : io_enq_bits_decoded_instruction_2_portID;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27, :293:17, :298:17, :299:19
  assign io_deq_bits_decoded_instruction_2_RS_type =
    full ? ram[248:247] : io_enq_bits_decoded_instruction_2_RS_type;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27, :293:17, :298:17, :299:19
  assign io_deq_bits_decoded_instruction_2_needs_ALU =
    full ? ram[249] : io_enq_bits_decoded_instruction_2_needs_ALU;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27, :293:17, :298:17, :299:19
  assign io_deq_bits_decoded_instruction_2_needs_branch_unit =
    full ? ram[250] : io_enq_bits_decoded_instruction_2_needs_branch_unit;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27, :293:17, :298:17, :299:19
  assign io_deq_bits_decoded_instruction_2_needs_CSRs =
    full ? ram[251] : io_enq_bits_decoded_instruction_2_needs_CSRs;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27, :293:17, :298:17, :299:19
  assign io_deq_bits_decoded_instruction_2_SUBTRACT =
    full ? ram[252] : io_enq_bits_decoded_instruction_2_SUBTRACT;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27, :293:17, :298:17, :299:19
  assign io_deq_bits_decoded_instruction_2_MULTIPLY =
    full ? ram[253] : io_enq_bits_decoded_instruction_2_MULTIPLY;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27, :293:17, :298:17, :299:19
  assign io_deq_bits_decoded_instruction_2_IS_IMM =
    full ? ram[254] : io_enq_bits_decoded_instruction_2_IS_IMM;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27, :293:17, :298:17, :299:19
  assign io_deq_bits_decoded_instruction_2_is_load =
    full ? ram[255] : io_enq_bits_decoded_instruction_2_is_load;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27, :293:17, :298:17, :299:19
  assign io_deq_bits_decoded_instruction_2_is_store =
    full ? ram[256] : io_enq_bits_decoded_instruction_2_is_store;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27, :293:17, :298:17, :299:19
  assign io_deq_bits_decoded_instruction_3_ready_bits_RS1_ready =
    full ? ram[257] : io_enq_bits_decoded_instruction_3_ready_bits_RS1_ready;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27, :293:17, :298:17, :299:19
  assign io_deq_bits_decoded_instruction_3_ready_bits_RS2_ready =
    full ? ram[258] : io_enq_bits_decoded_instruction_3_ready_bits_RS2_ready;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27, :293:17, :298:17, :299:19
  assign io_deq_bits_decoded_instruction_3_RD =
    full ? ram[265:259] : io_enq_bits_decoded_instruction_3_RD;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27, :293:17, :298:17, :299:19
  assign io_deq_bits_decoded_instruction_3_RD_valid =
    full ? ram[266] : io_enq_bits_decoded_instruction_3_RD_valid;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27, :293:17, :298:17, :299:19
  assign io_deq_bits_decoded_instruction_3_RS1 =
    full ? ram[273:267] : io_enq_bits_decoded_instruction_3_RS1;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27, :293:17, :298:17, :299:19
  assign io_deq_bits_decoded_instruction_3_RS1_valid =
    full ? ram[274] : io_enq_bits_decoded_instruction_3_RS1_valid;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27, :293:17, :298:17, :299:19
  assign io_deq_bits_decoded_instruction_3_RS2 =
    full ? ram[281:275] : io_enq_bits_decoded_instruction_3_RS2;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27, :293:17, :298:17, :299:19
  assign io_deq_bits_decoded_instruction_3_RS2_valid =
    full ? ram[282] : io_enq_bits_decoded_instruction_3_RS2_valid;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27, :293:17, :298:17, :299:19
  assign io_deq_bits_decoded_instruction_3_IMM =
    full ? ram[303:283] : io_enq_bits_decoded_instruction_3_IMM;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27, :293:17, :298:17, :299:19
  assign io_deq_bits_decoded_instruction_3_FUNCT3 =
    full ? ram[306:304] : io_enq_bits_decoded_instruction_3_FUNCT3;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27, :293:17, :298:17, :299:19
  assign io_deq_bits_decoded_instruction_3_packet_index =
    full ? ram[308:307] : io_enq_bits_decoded_instruction_3_packet_index;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27, :293:17, :298:17, :299:19
  assign io_deq_bits_decoded_instruction_3_ROB_index =
    full ? ram[314:309] : io_enq_bits_decoded_instruction_3_ROB_index;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27, :293:17, :298:17, :299:19
  assign io_deq_bits_decoded_instruction_3_instructionType =
    full ? ram[319:315] : io_enq_bits_decoded_instruction_3_instructionType;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27, :293:17, :298:17, :299:19
  assign io_deq_bits_decoded_instruction_3_portID =
    full ? ram[321:320] : io_enq_bits_decoded_instruction_3_portID;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27, :293:17, :298:17, :299:19
  assign io_deq_bits_decoded_instruction_3_RS_type =
    full ? ram[323:322] : io_enq_bits_decoded_instruction_3_RS_type;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27, :293:17, :298:17, :299:19
  assign io_deq_bits_decoded_instruction_3_needs_ALU =
    full ? ram[324] : io_enq_bits_decoded_instruction_3_needs_ALU;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27, :293:17, :298:17, :299:19
  assign io_deq_bits_decoded_instruction_3_needs_branch_unit =
    full ? ram[325] : io_enq_bits_decoded_instruction_3_needs_branch_unit;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27, :293:17, :298:17, :299:19
  assign io_deq_bits_decoded_instruction_3_needs_CSRs =
    full ? ram[326] : io_enq_bits_decoded_instruction_3_needs_CSRs;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27, :293:17, :298:17, :299:19
  assign io_deq_bits_decoded_instruction_3_SUBTRACT =
    full ? ram[327] : io_enq_bits_decoded_instruction_3_SUBTRACT;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27, :293:17, :298:17, :299:19
  assign io_deq_bits_decoded_instruction_3_MULTIPLY =
    full ? ram[328] : io_enq_bits_decoded_instruction_3_MULTIPLY;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27, :293:17, :298:17, :299:19
  assign io_deq_bits_decoded_instruction_3_IS_IMM =
    full ? ram[329] : io_enq_bits_decoded_instruction_3_IS_IMM;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27, :293:17, :298:17, :299:19
  assign io_deq_bits_decoded_instruction_3_is_load =
    full ? ram[330] : io_enq_bits_decoded_instruction_3_is_load;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27, :293:17, :298:17, :299:19
  assign io_deq_bits_decoded_instruction_3_is_store =
    full ? ram[331] : io_enq_bits_decoded_instruction_3_is_store;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27, :293:17, :298:17, :299:19
  assign io_deq_bits_valid_bits_0 = full ? ram[332] : io_enq_bits_valid_bits_0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27, :293:17, :298:17, :299:19
  assign io_deq_bits_valid_bits_1 = full ? ram[333] : io_enq_bits_valid_bits_1;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27, :293:17, :298:17, :299:19
  assign io_deq_bits_valid_bits_2 = full ? ram[334] : io_enq_bits_valid_bits_2;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27, :293:17, :298:17, :299:19
  assign io_deq_bits_valid_bits_3 = full ? ram[335] : io_enq_bits_valid_bits_3;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27, :293:17, :298:17, :299:19
  assign io_deq_bits_RAT_index = full ? ram[339:336] : io_enq_bits_RAT_index;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27, :293:17, :298:17, :299:19
  assign io_deq_bits_free_list_front_pointer =
    full ? ram[347:340] : io_enq_bits_free_list_front_pointer;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27, :293:17, :298:17, :299:19
endmodule

