---
funcName: mxnet_exported_resnet18.onnx
numOfPartitions: 6
backendNames: CPU:VTA:CPU:VTA:CPU:CPU
partitionNames: p0:p1:p2:p3:p4:p5
nodeToPartition: _defaultpreprocess0_broadcast_minus0-0:_defaultpreprocess0_broadcast_div0-0:resnetv10_conv0_fwd__2-0:resnetv10_relu0_fwd__1-0:resnetv10_pool0_fwd__1-0:resnetv10_stage1_conv0_fwd__2-1:resnetv10_stage1_relu0_fwd__1-2:resnetv10_stage1_conv1_fwd__2-3:resnetv10_stage1__plus0__1-4:resnetv10_stage1_activation0__1-4:resnetv10_stage1_conv2_fwd__2-4:resnetv10_stage1_relu1_fwd__1-4:resnetv10_stage1_conv3_fwd__2-4:resnetv10_stage1__plus1__1-4:resnetv10_stage1_activation1__1-4:resnetv10_stage2_conv0_fwd__2-4:resnetv10_stage2_relu0_fwd__1-4:resnetv10_stage2_conv2_fwd__2-4:resnetv10_stage2_conv1_fwd__2-4:resnetv10_stage2__plus0__1-4:resnetv10_stage2_activation0__1-4:resnetv10_stage2_conv3_fwd__2-4:resnetv10_stage2_relu1_fwd__1-4:resnetv10_stage2_conv4_fwd__2-4:resnetv10_stage2__plus1__1-4:resnetv10_stage2_activation1__1-4:resnetv10_stage3_conv0_fwd__2-4:resnetv10_stage3_relu0_fwd__1-4:resnetv10_stage3_conv2_fwd__2-4:resnetv10_stage3_conv1_fwd__2-4:resnetv10_stage3__plus0__1-4:resnetv10_stage3_activation0__1-4:resnetv10_stage3_conv3_fwd__2-4:resnetv10_stage3_relu1_fwd__1-4:resnetv10_stage3_conv4_fwd__2-4:resnetv10_stage3__plus1__1-4:resnetv10_stage3_activation1__1-4:resnetv10_stage4_conv0_fwd__2-4:resnetv10_stage4_relu0_fwd__1-4:resnetv10_stage4_conv2_fwd__2-4:resnetv10_stage4_conv1_fwd__2-4:resnetv10_stage4__plus0__1-4:resnetv10_stage4_activation0__1-4:resnetv10_stage4_conv3_fwd__2-4:resnetv10_stage4_relu1_fwd__1-4:resnetv10_stage4_conv4_fwd__2-4:resnetv10_stage4__plus1__1-4:resnetv10_stage4_activation1__1-4:resnetv10_pool1_fwd__1-4:flatten_175__1-4:resnetv10_dense0_fwd-4
logicalIDs: 0:1:0:1:0:0
...
