#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000023ddc4b6530 .scope module, "tb_RIM" "tb_RIM" 2 12;
 .timescale -9 -12;
P_0000023ddc46f2b0 .param/l "PERIOD" 0 2 15, +C4<00000000000000000000000000001010>;
P_0000023ddc46f2e8 .param/l "col_max" 0 2 97, +C4<00000000000000000000000000101100>;
P_0000023ddc46f320 .param/l "col_min" 0 2 98, +C4<00000000000000000000000000000000>;
P_0000023ddc46f358 .param/l "map_max" 0 2 78, +C4<00000000000000000000000010011001>;
P_0000023ddc46f390 .param/l "row_max" 0 2 96, +C4<00000000000000000000000001011001>;
P_0000023ddc46f3c8 .param/l "test_count" 0 2 138, +C4<00000000000000000000000000000010>;
v0000023ddc511120_0 .net *"_ivl_0", 7 0, L_0000023ddc511da0;  1 drivers
v0000023ddc512b60_0 .net *"_ivl_10", 7 0, L_0000023ddc5122a0;  1 drivers
L_0000023ddc530118 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000023ddc5114e0_0 .net *"_ivl_13", 4 0, L_0000023ddc530118;  1 drivers
L_0000023ddc530160 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000023ddc512c00_0 .net/2u *"_ivl_14", 7 0, L_0000023ddc530160;  1 drivers
v0000023ddc511260_0 .net *"_ivl_16", 7 0, L_0000023ddc5128e0;  1 drivers
L_0000023ddc530088 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000023ddc512020_0 .net *"_ivl_3", 4 0, L_0000023ddc530088;  1 drivers
L_0000023ddc5300d0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000023ddc5111c0_0 .net/2u *"_ivl_4", 7 0, L_0000023ddc5300d0;  1 drivers
v0000023ddc512ca0_0 .net *"_ivl_6", 7 0, L_0000023ddc511f80;  1 drivers
v0000023ddc511c60_0 .net "ans_col", 2 0, L_0000023ddc512200;  1 drivers
v0000023ddc511ee0_0 .var/i "ans_i", 31 0;
v0000023ddc511760_0 .net "ans_row", 2 0, L_0000023ddc5125c0;  1 drivers
v0000023ddc511440_0 .var "clk", 0 0;
v0000023ddc511e40_0 .var/i "error", 31 0;
v0000023ddc5127a0_0 .var "gt_col", 2 0;
v0000023ddc511580_0 .var "gt_row", 2 0;
v0000023ddc511940_0 .var/i "i", 31 0;
v0000023ddc511bc0_0 .var "in_valid", 0 0;
v0000023ddc512d40_0 .var/i "j", 31 0;
v0000023ddc511d00_0 .var/i "k", 31 0;
v0000023ddc512840_0 .var/i "map_row", 31 0;
v0000023ddc511300_0 .var "match", 0 0;
v0000023ddc5120c0_0 .var "maze", 7 0;
v0000023ddc512160_0 .net "out_col", 2 0, v0000023ddc4ac080_0;  1 drivers
v0000023ddc511800_0 .net "out_row", 2 0, v0000023ddc4acbc0_0;  1 drivers
v0000023ddc5113a0_0 .net "out_valid", 0 0, v0000023ddc4acc60_0;  1 drivers
v0000023ddc512340_0 .var "p", 153 0;
v0000023ddc5118a0 .array "pattern", 100 1, 153 0;
v0000023ddc5119e0_0 .var "read_start", 0 0;
v0000023ddc512de0_0 .var "rst_n", 0 0;
v0000023ddc511a80_0 .var/i "single_error", 31 0;
v0000023ddc511b20_0 .var "timing_eligible", 0 0;
E_0000023ddc4af580 .event anyedge, v0000023ddc4ac120_0;
E_0000023ddc4afb80/0 .event anyedge, v0000023ddc511760_0, v0000023ddc4acbc0_0, v0000023ddc511c60_0, v0000023ddc4ac080_0;
E_0000023ddc4afb80/1 .event anyedge, v0000023ddc511b20_0;
E_0000023ddc4afb80 .event/or E_0000023ddc4afb80/0, E_0000023ddc4afb80/1;
L_0000023ddc511da0 .concat [ 3 5 0 0], v0000023ddc511580_0, L_0000023ddc530088;
L_0000023ddc511f80 .functor MUXZ 8, L_0000023ddc5300d0, L_0000023ddc511da0, v0000023ddc5119e0_0, C4<>;
L_0000023ddc5125c0 .part L_0000023ddc511f80, 0, 3;
L_0000023ddc5122a0 .concat [ 3 5 0 0], v0000023ddc5127a0_0, L_0000023ddc530118;
L_0000023ddc5128e0 .functor MUXZ 8, L_0000023ddc530160, L_0000023ddc5122a0, v0000023ddc5119e0_0, C4<>;
L_0000023ddc512200 .part L_0000023ddc5128e0, 0, 3;
S_0000023ddc429d40 .scope begin, "TIMING_TEST" "TIMING_TEST" 2 151, 2 151 0, S_0000023ddc4b6530;
 .timescale -9 -12;
E_0000023ddc4b0440 .event negedge, v0000023ddc4ac300_0;
S_0000023ddc4b6890 .scope function.vec4.s8, "inv" "inv" 2 65, 2 65 0, S_0000023ddc4b6530;
 .timescale -9 -12;
v0000023ddc4ac940_0 .var "in_data", 7 0;
; Variable inv is vec4 return value of scope S_0000023ddc4b6890
TD_tb_RIM.inv ;
    %load/vec4 v0000023ddc4ac940_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to inv (store_vec4_to_lval)
    %load/vec4 v0000023ddc4ac940_0;
    %parti/s 1, 6, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to inv (store_vec4_to_lval)
    %load/vec4 v0000023ddc4ac940_0;
    %parti/s 1, 5, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to inv (store_vec4_to_lval)
    %load/vec4 v0000023ddc4ac940_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to inv (store_vec4_to_lval)
    %load/vec4 v0000023ddc4ac940_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to inv (store_vec4_to_lval)
    %load/vec4 v0000023ddc4ac940_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to inv (store_vec4_to_lval)
    %load/vec4 v0000023ddc4ac940_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to inv (store_vec4_to_lval)
    %load/vec4 v0000023ddc4ac940_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to inv (store_vec4_to_lval)
    %end;
S_0000023ddc4b6a20 .scope task, "read_maze_ans" "read_maze_ans" 2 100, 2 100 0, S_0000023ddc4b6530;
 .timescale -9 -12;
E_0000023ddc4afcc0 .event posedge, v0000023ddc4ac300_0;
TD_tb_RIM.read_maze_ans ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023ddc5119e0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023ddc511ee0_0, 0, 32;
T_1.0 ;
    %load/vec4 v0000023ddc511ee0_0;
    %cmpi/s 15, 0, 32;
    %jmp/0xz T_1.1, 5;
    %load/vec4 v0000023ddc512340_0;
    %pushi/vec4 89, 0, 32;
    %load/vec4 v0000023ddc511ee0_0;
    %muli 3, 0, 32;
    %sub;
    %part/s 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000023ddc511580_0, 4, 1;
    %load/vec4 v0000023ddc512340_0;
    %pushi/vec4 89, 0, 32;
    %load/vec4 v0000023ddc511ee0_0;
    %muli 3, 0, 32;
    %sub;
    %subi 1, 0, 32;
    %part/s 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000023ddc511580_0, 4, 1;
    %load/vec4 v0000023ddc512340_0;
    %pushi/vec4 89, 0, 32;
    %load/vec4 v0000023ddc511ee0_0;
    %muli 3, 0, 32;
    %sub;
    %subi 2, 0, 32;
    %part/s 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000023ddc511580_0, 4, 1;
    %load/vec4 v0000023ddc512340_0;
    %pushi/vec4 44, 0, 32;
    %load/vec4 v0000023ddc511ee0_0;
    %muli 3, 0, 32;
    %sub;
    %part/s 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000023ddc5127a0_0, 4, 1;
    %load/vec4 v0000023ddc512340_0;
    %pushi/vec4 44, 0, 32;
    %load/vec4 v0000023ddc511ee0_0;
    %muli 3, 0, 32;
    %sub;
    %subi 1, 0, 32;
    %part/s 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000023ddc5127a0_0, 4, 1;
    %load/vec4 v0000023ddc512340_0;
    %pushi/vec4 44, 0, 32;
    %load/vec4 v0000023ddc511ee0_0;
    %muli 3, 0, 32;
    %sub;
    %subi 2, 0, 32;
    %part/s 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000023ddc5127a0_0, 4, 1;
    %wait E_0000023ddc4afcc0;
    %load/vec4 v0000023ddc511ee0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000023ddc511ee0_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023ddc5119e0_0, 0, 1;
    %end;
S_0000023ddc442d40 .scope task, "set_maze" "set_maze" 2 79, 2 79 0, S_0000023ddc4b6530;
 .timescale -9 -12;
TD_tb_RIM.set_maze ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023ddc512840_0, 0, 32;
T_2.2 ;
    %load/vec4 v0000023ddc512840_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_2.3, 5;
    %wait E_0000023ddc4b0440;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023ddc511bc0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023ddc511d00_0, 0, 32;
T_2.4 ;
    %load/vec4 v0000023ddc511d00_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_2.5, 5;
    %load/vec4 v0000023ddc512340_0;
    %pushi/vec4 153, 0, 32;
    %load/vec4 v0000023ddc512840_0;
    %muli 8, 0, 32;
    %sub;
    %load/vec4 v0000023ddc511d00_0;
    %sub;
    %part/s 1;
    %ix/getv/s 4, v0000023ddc511d00_0;
    %store/vec4 v0000023ddc5120c0_0, 4, 1;
    %load/vec4 v0000023ddc511d00_0;
    %addi 1, 0, 32;
    %store/vec4 v0000023ddc511d00_0, 0, 32;
    %jmp T_2.4;
T_2.5 ;
    %load/vec4 v0000023ddc5120c0_0;
    %store/vec4 v0000023ddc4ac940_0, 0, 8;
    %callf/vec4 TD_tb_RIM.inv, S_0000023ddc4b6890;
    %vpi_call 2 87 "$display", "row: %1d %b", v0000023ddc512840_0, S<0,vec4,u8> {1 0 0};
    %load/vec4 v0000023ddc512840_0;
    %addi 1, 0, 32;
    %store/vec4 v0000023ddc512840_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
    %wait E_0000023ddc4b0440;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023ddc511bc0_0, 0, 1;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0000023ddc5120c0_0, 0, 8;
    %end;
S_0000023ddc442ed0 .scope module, "uut_RIM" "RIM" 2 35, 3 3 0, S_0000023ddc4b6530;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out_valid";
    .port_info 1 /OUTPUT 3 "out_row";
    .port_info 2 /OUTPUT 3 "out_col";
    .port_info 3 /INPUT 8 "maze";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "rst_n";
    .port_info 6 /INPUT 1 "in_valid";
P_0000023ddc429ed0 .param/l "DONE" 0 3 13, C4<10>;
P_0000023ddc429f08 .param/l "IDLE" 0 3 13, C4<00>;
P_0000023ddc429f40 .param/l "SEARCH" 0 3 13, C4<01>;
v0000023ddc4ac760_0 .var "Q", 1 0;
v0000023ddc4ac6c0_0 .var "Q_NEXT", 1 0;
v0000023ddc4ac580_0 .var "back_flag", 0 0;
v0000023ddc4ac300_0 .net "clk", 0 0, v0000023ddc511440_0;  1 drivers
v0000023ddc4ac800_0 .var "count_ans", 3 0;
v0000023ddc4ac3a0_0 .var "count_fold", 3 0;
v0000023ddc4ac4e0_0 .var/i "in_count", 31 0;
v0000023ddc4ac8a0_0 .net "in_valid", 0 0, v0000023ddc511bc0_0;  1 drivers
v0000023ddc4acda0_0 .net "maze", 7 0, v0000023ddc5120c0_0;  1 drivers
v0000023ddc4ac9e0_0 .var "now_col", 2 0;
v0000023ddc4acf80_0 .var "now_row", 2 0;
v0000023ddc4ac080_0 .var "out_col", 2 0;
v0000023ddc4aca80_0 .var/i "out_count", 31 0;
v0000023ddc4acbc0_0 .var "out_row", 2 0;
v0000023ddc4acc60_0 .var "out_valid", 0 0;
v0000023ddc4ac120_0 .net "rst_n", 0 0, v0000023ddc512de0_0;  1 drivers
v0000023ddc4ac1c0 .array "store_ans_col", 14 0, 2 0;
v0000023ddc4ac260 .array "store_ans_row", 14 0, 2 0;
v0000023ddc4acd00 .array "store_fold_col", 8 0, 2 0;
v0000023ddc5116c0 .array "store_fold_row", 8 0, 2 0;
v0000023ddc511620 .array "store_maze", 7 0, 7 0;
E_0000023ddc4af600/0 .event negedge, v0000023ddc4ac120_0;
E_0000023ddc4af600/1 .event posedge, v0000023ddc4ac300_0;
E_0000023ddc4af600 .event/or E_0000023ddc4af600/0, E_0000023ddc4af600/1;
E_0000023ddc4af640/0 .event anyedge, v0000023ddc4ac760_0, v0000023ddc4ac8a0_0, v0000023ddc4ac4e0_0, v0000023ddc4acf80_0;
E_0000023ddc4af640/1 .event anyedge, v0000023ddc4ac9e0_0, v0000023ddc4aca80_0;
E_0000023ddc4af640 .event/or E_0000023ddc4af640/0, E_0000023ddc4af640/1;
    .scope S_0000023ddc442ed0;
T_3 ;
    %wait E_0000023ddc4af600;
    %load/vec4 v0000023ddc4ac120_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000023ddc4ac760_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000023ddc4ac6c0_0;
    %assign/vec4 v0000023ddc4ac760_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000023ddc442ed0;
T_4 ;
    %wait E_0000023ddc4af640;
    %load/vec4 v0000023ddc4ac760_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000023ddc4ac6c0_0, 0, 2;
    %jmp T_4.4;
T_4.0 ;
    %load/vec4 v0000023ddc4ac8a0_0;
    %nor/r;
    %pushi/vec4 7, 0, 32;
    %load/vec4 v0000023ddc4ac4e0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.5, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000023ddc4ac6c0_0, 0, 2;
    %jmp T_4.6;
T_4.5 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000023ddc4ac6c0_0, 0, 2;
T_4.6 ;
    %jmp T_4.4;
T_4.1 ;
    %load/vec4 v0000023ddc4acf80_0;
    %pad/u 32;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000023ddc4ac9e0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.7, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000023ddc4ac6c0_0, 0, 2;
    %jmp T_4.8;
T_4.7 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000023ddc4ac6c0_0, 0, 2;
T_4.8 ;
    %jmp T_4.4;
T_4.2 ;
    %load/vec4 v0000023ddc4aca80_0;
    %cmpi/s 14, 0, 32;
    %jmp/0xz  T_4.9, 5;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000023ddc4ac6c0_0, 0, 2;
    %jmp T_4.10;
T_4.9 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000023ddc4ac6c0_0, 0, 2;
T_4.10 ;
    %jmp T_4.4;
T_4.4 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000023ddc442ed0;
T_5 ;
    %wait E_0000023ddc4af600;
    %load/vec4 v0000023ddc4ac120_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000023ddc4ac4e0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000023ddc4acbc0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000023ddc4ac080_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000023ddc4aca80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023ddc4ac580_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0000023ddc4ac9e0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000023ddc4acf80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023ddc4acc60_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000023ddc4ac3a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000023ddc4ac800_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000023ddc4ac760_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %jmp T_5.5;
T_5.2 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000023ddc4ac4e0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000023ddc4acbc0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000023ddc4ac080_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000023ddc4aca80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023ddc4ac580_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0000023ddc4ac9e0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000023ddc4acf80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023ddc4acc60_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000023ddc4ac3a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000023ddc4ac800_0, 0;
    %load/vec4 v0000023ddc4ac120_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.6, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000023ddc4ac4e0_0, 0;
    %jmp T_5.7;
T_5.6 ;
    %load/vec4 v0000023ddc4ac8a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.8, 8;
    %load/vec4 v0000023ddc4acda0_0;
    %ix/getv/s 3, v0000023ddc4ac4e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023ddc511620, 0, 4;
    %load/vec4 v0000023ddc4ac4e0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000023ddc4ac4e0_0, 0;
    %jmp T_5.9;
T_5.8 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000023ddc4ac4e0_0, 0;
T_5.9 ;
T_5.7 ;
    %jmp T_5.5;
T_5.3 ;
    %load/vec4 v0000023ddc4acf80_0;
    %load/vec4 v0000023ddc4ac800_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023ddc4ac260, 0, 4;
    %load/vec4 v0000023ddc4ac9e0_0;
    %load/vec4 v0000023ddc4ac800_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023ddc4ac1c0, 0, 4;
    %load/vec4 v0000023ddc4ac580_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.10, 8;
    %load/vec4 v0000023ddc4acf80_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %cmpi/u 8, 0, 32;
    %flag_get/vec4 5;
    %load/vec4 v0000023ddc4acf80_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000023ddc511620, 4;
    %load/vec4 v0000023ddc4ac9e0_0;
    %part/u 1;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    %load/vec4 v0000023ddc4acf80_0;
    %addi 1, 0, 3;
    %assign/vec4 v0000023ddc4acf80_0, 0;
    %jmp T_5.13;
T_5.12 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000023ddc4ac9e0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0000023ddc4acf80_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0000023ddc511620, 4;
    %load/vec4 v0000023ddc4ac9e0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %part/u 1;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.14, 8;
    %load/vec4 v0000023ddc4ac9e0_0;
    %subi 1, 0, 3;
    %assign/vec4 v0000023ddc4ac9e0_0, 0;
    %jmp T_5.15;
T_5.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023ddc4ac580_0, 0;
    %load/vec4 v0000023ddc4ac3a0_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_5.16, 5;
    %load/vec4 v0000023ddc4ac3a0_0;
    %pad/u 33;
    %subi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000023ddc5116c0, 4;
    %assign/vec4 v0000023ddc4acf80_0, 0;
    %load/vec4 v0000023ddc4ac3a0_0;
    %pad/u 33;
    %subi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000023ddc4acd00, 4;
    %assign/vec4 v0000023ddc4ac9e0_0, 0;
    %load/vec4 v0000023ddc4ac3a0_0;
    %subi 1, 0, 4;
    %assign/vec4 v0000023ddc4ac3a0_0, 0;
T_5.16 ;
T_5.15 ;
T_5.13 ;
    %load/vec4 v0000023ddc4acf80_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %flag_get/vec4 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000023ddc4ac9e0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %load/vec4 v0000023ddc4acf80_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000023ddc511620, 4;
    %load/vec4 v0000023ddc4ac9e0_0;
    %part/u 1;
    %and;
    %load/vec4 v0000023ddc4acf80_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0000023ddc511620, 4;
    %load/vec4 v0000023ddc4ac9e0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %part/u 1;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.18, 8;
    %load/vec4 v0000023ddc4acf80_0;
    %load/vec4 v0000023ddc4ac3a0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023ddc5116c0, 0, 4;
    %load/vec4 v0000023ddc4ac9e0_0;
    %load/vec4 v0000023ddc4ac3a0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023ddc4acd00, 0, 4;
    %load/vec4 v0000023ddc4ac3a0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000023ddc4ac3a0_0, 0;
T_5.18 ;
    %jmp T_5.11;
T_5.10 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000023ddc4ac9e0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0000023ddc4acf80_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0000023ddc511620, 4;
    %load/vec4 v0000023ddc4ac9e0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %part/u 1;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.20, 8;
    %load/vec4 v0000023ddc4ac9e0_0;
    %subi 1, 0, 3;
    %assign/vec4 v0000023ddc4ac9e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023ddc4ac580_0, 0;
T_5.20 ;
T_5.11 ;
    %load/vec4 v0000023ddc4ac580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.22, 8;
    %load/vec4 v0000023ddc4ac800_0;
    %load/vec4 v0000023ddc4ac800_0;
    %pad/u 33;
    %subi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000023ddc4ac260, 4;
    %pad/u 4;
    %load/vec4 v0000023ddc4acf80_0;
    %pad/u 4;
    %sub;
    %sub;
    %load/vec4 v0000023ddc4ac9e0_0;
    %pad/u 4;
    %load/vec4 v0000023ddc4ac800_0;
    %pad/u 33;
    %subi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000023ddc4ac1c0, 4;
    %pad/u 4;
    %sub;
    %sub;
    %assign/vec4 v0000023ddc4ac800_0, 0;
    %jmp T_5.23;
T_5.22 ;
    %load/vec4 v0000023ddc4ac800_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000023ddc4ac800_0, 0;
T_5.23 ;
    %jmp T_5.5;
T_5.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023ddc4acc60_0, 0;
    %ix/getv/s 4, v0000023ddc4aca80_0;
    %load/vec4a v0000023ddc4ac260, 4;
    %assign/vec4 v0000023ddc4acbc0_0, 0;
    %pushi/vec4 7, 0, 4;
    %ix/getv/s 4, v0000023ddc4aca80_0;
    %load/vec4a v0000023ddc4ac1c0, 4;
    %pad/u 4;
    %sub;
    %pad/u 3;
    %assign/vec4 v0000023ddc4ac080_0, 0;
    %load/vec4 v0000023ddc4aca80_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000023ddc4aca80_0, 0;
    %jmp T_5.5;
T_5.5 ;
    %pop/vec4 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000023ddc4b6530;
T_6 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000023ddc5120c0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023ddc511440_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023ddc512de0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023ddc511bc0_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0000023ddc4b6530;
T_7 ;
    %delay 5000, 0;
    %load/vec4 v0000023ddc511440_0;
    %inv;
    %store/vec4 v0000023ddc511440_0, 0, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_0000023ddc4b6530;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023ddc511440_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000023ddc5120c0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023ddc512de0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023ddc511e40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023ddc511a80_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023ddc511bc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023ddc511b20_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023ddc512de0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023ddc512de0_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_0000023ddc4b6530;
T_9 ;
    %wait E_0000023ddc4afb80;
    %load/vec4 v0000023ddc511760_0;
    %load/vec4 v0000023ddc511800_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000023ddc511c60_0;
    %load/vec4 v0000023ddc512160_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000023ddc511b20_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023ddc511300_0, 0, 1;
    %jmp T_9.1;
T_9.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023ddc511300_0, 0, 1;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0000023ddc4b6530;
T_10 ;
    %wait E_0000023ddc4b0440;
    %load/vec4 v0000023ddc511300_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v0000023ddc511a80_0;
    %addi 1, 0, 32;
    %store/vec4 v0000023ddc511a80_0, 0, 32;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000023ddc4b6530;
T_11 ;
    %vpi_call 2 140 "$readmemb", "C:\134Users\134USER\134Desktop\134verilog_Exercise\134RIM\134Pattern.dat", v0000023ddc5118a0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023ddc5119e0_0, 0, 1;
T_11.0 ;
    %load/vec4 v0000023ddc512de0_0;
    %nor/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_11.1, 6;
    %wait E_0000023ddc4af580;
    %jmp T_11.0;
T_11.1 ;
T_11.2 ;
    %load/vec4 v0000023ddc512de0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_11.3, 6;
    %wait E_0000023ddc4af580;
    %jmp T_11.2;
T_11.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023ddc511e40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023ddc511a80_0, 0, 32;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000023ddc511940_0, 0, 32;
T_11.4 ;
    %load/vec4 v0000023ddc511940_0;
    %cmpi/s 2, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_11.5, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023ddc511b20_0, 0, 1;
    %load/vec4 v0000023ddc511940_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0000023ddc5118a0, 4;
    %store/vec4 v0000023ddc512340_0, 0, 154;
    %fork TD_tb_RIM.set_maze, S_0000023ddc442d40;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023ddc512d40_0, 0, 32;
T_11.6 ;
    %load/vec4 v0000023ddc512d40_0;
    %cmpi/s 200, 0, 32;
    %jmp/0xz T_11.7, 5;
    %fork t_1, S_0000023ddc429d40;
    %jmp t_0;
    .scope S_0000023ddc429d40;
t_1 ;
    %wait E_0000023ddc4b0440;
    %load/vec4 v0000023ddc5113a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.8, 8;
    %pushi/vec4 200, 0, 32;
    %store/vec4 v0000023ddc512d40_0, 0, 32;
T_11.8 ;
    %load/vec4 v0000023ddc512d40_0;
    %cmpi/e 199, 0, 32;
    %jmp/0xz  T_11.10, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023ddc511b20_0, 0, 1;
T_11.10 ;
    %end;
    .scope S_0000023ddc4b6530;
t_0 %join;
    %load/vec4 v0000023ddc512d40_0;
    %addi 1, 0, 32;
    %store/vec4 v0000023ddc512d40_0, 0, 32;
    %jmp T_11.6;
T_11.7 ;
    %fork TD_tb_RIM.read_maze_ans, S_0000023ddc4b6a20;
    %join;
    %wait E_0000023ddc4b0440;
    %load/vec4 v0000023ddc511a80_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_11.12, 5;
    %load/vec4 v0000023ddc511e40_0;
    %addi 1, 0, 32;
    %store/vec4 v0000023ddc511e40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023ddc511a80_0, 0, 32;
T_11.12 ;
    %wait E_0000023ddc4b0440;
    %load/vec4 v0000023ddc511940_0;
    %addi 1, 0, 32;
    %store/vec4 v0000023ddc511940_0, 0, 32;
    %jmp T_11.4;
T_11.5 ;
    %vpi_call 2 167 "$display", "error %3d/%3d", v0000023ddc511e40_0, P_0000023ddc46f3c8 {0 0 0};
    %delay 100000, 0;
    %vpi_call 2 168 "$stop" {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_RIM.v";
    "./RIM.v";
