INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rojin/project_14/project_14.srcs/sources_1/new/mux_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rojin/project_14/project_14.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
