{
    "code": "```verilog\nmodule TopModule (\n    input logic x,\n    input logic y,\n    output logic z\n);\n\n    always @(*) begin\n        if (x == 0 && y == 0) z = 1;\n        else if (x == 1 && y == 0) z = 0;\n        else if (x == 0 && y == 1) z = 0;\n        else if (x == 1 && y == 1) z = 1;\n    end\n\nendmodule\n```",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "S"
    }
}