// Seed: 507655110
`define pp_2 0
module module_0 (
    id_1,
    id_2
);
  input id_2;
  input id_1;
endmodule
`timescale 1ps / 1 ps
module module_1;
  always @(posedge id_1) SystemTFIdentifier;
  type_3(
      id_2, id_2, id_2
  );
  always @(posedge id_2) begin
    id_2 <= id_2;
  end
endmodule
