Cadence Genus(TM) Synthesis Solution.
Copyright 2024 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

[23:01:32.196441] Configured Lic search path (23.02-s003): 5280@pgmicro01.ufrgs.br

Version: 23.12-s086_1, built Wed Jul 24 15:05:35 PDT 2024
Options: -execute {set DESIGN alu;  		
						set GEN_EFF low; 		 
						set DATE 2025-0130-225958; 		 
						set RUN .250;		
						set WIDTH 8;} -files Logical_Syn.tcl 
Date:    Thu Jan 30 23:01:32 2025
Host:    cadmicro-inf-el8-623207 (x86_64 w/Linux 4.18.0-553.27.1.el8_10.x86_64) (6cores*12cpus*1physical cpu*12th Gen Intel(R) Core(TM) i5-12400 18432KB) (32673636KB)
PID:     564092
OS:      Rocky Linux release 8.10 (Green Obsidian)

Checking out license: Genus_Synthesis
[23:01:32.395578] Periodic Lic check successful
[23:01:32.919874] Feature usage summary:
[23:01:32.919882] Genus_Synthesis



***********************************************************************************************************
***********************************************************************************************************



Finished executable startup (0 seconds elapsed).

Loading tool scripts...
Finished loading tool scripts (8 seconds elapsed).

#@ Processing -execute option
@genus:root: 1> set DESIGN alu;  		
						set GEN_EFF low; 		 
						set DATE 2025-0130-225958; 		 
						set RUN .250;		
						set WIDTH 8;
#@ Processing -files option
@genus:root: 2> source Logical_Syn.tcl
#@ Begin verbose source ./Logical_Syn.tcl
@file(Logical_Syn.tcl) 15: set _REPORTS_PATH report/${DESIGN}/reports_${DATE}/${GEN_EFF}/clk_${RUN}
@file(Logical_Syn.tcl) 16: set _LOG_PATH log/${DESIGN}/logs_${DATE}/${GEN_EFF}/clk_${RUN}
@file(Logical_Syn.tcl) 25: set TECH_PATH  /tools/pdk/cadence/gpdk045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4
@file(Logical_Syn.tcl) 27: read_libs "${TECH_PATH}/gsclib045_lvt/timing/fast_vdd1v2_basicCells_lvt.lib"

  Message Summary for Library fast_vdd1v2_basicCells_lvt.lib:
  ***********************************************************
  Missing a function attribute in the output pin definition. [LBR-518]: 1
  ***********************************************************
 
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.320000, 0.000000) in library 'fast_vdd1v2_basicCells_lvt.lib'.
        : The nominal operating condition is represented, either by the nominal PVT values specified in the library source (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNALVT' must have an output pin.
        : Add the missing output pin(s), then reload the library. Else the library cell will be marked as timing model i.e. unusable. Timing_model means that the cell does not have any defined function. If there is no output pin, Genus will mark library cell as unusable i.e. the attribute 'usable' will be marked to 'false' on the libcell. Therefore, the cell is not used for mapping and it will not be picked up from the library for synthesis. If you query the attribute 'unusable_reason' on the libcell; result will be: 'Library cell has no output pins.'Note: The message LBR-9 is only for the logical pins and not for the power_ground pins. Genus will depend upon the output function defined in the pin group (output pin) of the cell, to use it for mapping. The pg_pin will not have any function defined.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'fast_vdd1v2/ANTENNALVT'.
        : Specify a valid area value for the libcell.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNALVT' must have an output pin.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'fast_vdd1v2/DFFNSRX4LVT'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'fast_vdd1v2/DFFSX2LVT'.
@file(Logical_Syn.tcl) 29: read_physical -lef "{${TECH_PATH}/gsclib045_tech/lef/gsclib045_tech.lef ${TECH_PATH}/gsclib045_lvt/lef/gsclib045_lvt_macro.lef}"
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_HV' has no resistance value.
        : If this is the expected behavior, this message can be ignored.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_VV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_VH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_HH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_2x1_HV_E' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_2x1_HV_W' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_1x2_HV_N' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_1x2_HV_S' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_VH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_HH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_HV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_VV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_M_NH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_M_SH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_2x1_VH_E' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_2x1_VH_W' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_1x2_VH_N' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_1x2_VH_S' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M4_M3_HV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M4_M3_VV' has no resistance value.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'PHYS-129'.

  According to lef_library, there are total 11 routing layers [ V(5) / H(6) ]

Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FILL1LVT cannot be found in library.
        : Ensure that the proper library files are available and have been imported.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FILL16LVT cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FILL2LVT cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FILL32LVT cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FILL4LVT cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FILL64LVT cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FILL8LVT cannot be found in library.
@file(Logical_Syn.tcl) 31: read_qrc "${TECH_PATH}/gsclib045_tech/qrc/qx/gpdk045.tch"

  According to qrc_tech_file, there are total 11 routing layers [ V(5) / H(6) ]

Done reading qrc_tech_file
@file(Logical_Syn.tcl) 33: puts "++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++"
++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
@file(Logical_Syn.tcl) 34: puts "Configuration of the Genus"
Configuration of the Genus
@file(Logical_Syn.tcl) 35: puts "++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++"
++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
@file(Logical_Syn.tcl) 39:     set_db interconnect_mode ple
  Setting attribute of root '/': 'interconnect_mode' = ple
@file(Logical_Syn.tcl) 42:     set_db information_level 7
  Setting attribute of root '/': 'information_level' = 7
@file(Logical_Syn.tcl) 45:     set_db hdl_error_on_latch true
  Setting attribute of root '/': 'hdl_error_on_latch' = true
@file(Logical_Syn.tcl) 47:     set_db lp_insert_clock_gating false
  Setting attribute of root '/': 'lp_insert_clock_gating' = false
@file(Logical_Syn.tcl) 49: if {![file exists ${_LOG_PATH}]} {
  file mkdir ${_LOG_PATH}
  puts "Creating directory ${_LOG_PATH}"
}
Creating directory log/alu/logs_2025-0130-225958/low/clk_.250
@file(Logical_Syn.tcl) 54: if {![file exists ${_REPORTS_PATH}]} {
  file mkdir ${_REPORTS_PATH}
  puts "Creating directory ${_REPORTS_PATH}"
}
Creating directory report/alu/reports_2025-0130-225958/low/clk_.250
@file(Logical_Syn.tcl) 59: puts "++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++"
++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
@file(Logical_Syn.tcl) 60: puts "  Load Design   and Elaboration"
  Load Design   and Elaboration
@file(Logical_Syn.tcl) 61: puts "++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++"
++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
@file(Logical_Syn.tcl) 63:    read_hdl -sv "../rtl/${DESIGN}.sv \ 
   ../rtl/register.sv"
            Reading Verilog file '../rtl/alu.sv'
            Reading Verilog file '../rtl/register.sv'
@file(Logical_Syn.tcl) 65:    elaborate $DESIGN -parameters [list [list  WIDTH $WIDTH]]
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX1LVT' is 'pos_unate', but unateness determined from function is 'non_unate'.
        : The 'timing_sense' attribute will be respected.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX1LVT' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFHX1LVT'.
        : Setting the 'timing_sense' to non_unate.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX1LVT' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX1LVT' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFHX1LVT'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX1LVT' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX1LVT' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFHX1LVT'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX2LVT' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX2LVT' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFHX2LVT'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX2LVT' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX2LVT' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFHX2LVT'.
Info    : Setting the maximum print count of this message to 10 if information_level is less than 9. [LBR-161]
        : To print all the warning messages, set the information_level to 9.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFHX2LVT'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFHX4LVT'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFHX4LVT'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFHX4LVT'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFHXLLVT'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFHXLLVT'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFHXLLVT'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFX1LVT'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFX1LVT'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFX1LVT'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFX2LVT'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFX2LVT'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFX2LVT'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFX4LVT'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFX4LVT'.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'LBR-162'.
  Libraries have 324 usable logic and 128 usable sequential lib-cells.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'alu_WIDTH8' from file '../rtl/alu.sv'.
Info    : Instantiating Subdesign. [CDFG-567]
        : Linking instance 'alu_WIDTH8.sel' in module 'alu_WIDTH8' of library 'default' to module 'register' of library 'default' (line 1 in file '../rtl/register.sv') in file '../rtl/alu.sv' on line 31.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'register_WIDTH3' from file '../rtl/register.sv'.
Info    : Instantiating Subdesign. [CDFG-567]
        : Linking instance 'alu_WIDTH8.in1' in module 'alu_WIDTH8' of library 'default' to module 'register' of library 'default' (line 1 in file '../rtl/register.sv') in file '../rtl/alu.sv' on line 38.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'register_WIDTH8' from file '../rtl/register.sv'.
Info    : Instantiating Subdesign. [CDFG-567]
        : Linking instance 'alu_WIDTH8.in2' in module 'alu_WIDTH8' of library 'default' to module 'register' of library 'default' (line 1 in file '../rtl/register.sv') in file '../rtl/alu.sv' on line 45.
Info    : Instantiating Subdesign. [CDFG-567]
        : Linking instance 'alu_WIDTH8.start' in module 'alu_WIDTH8' of library 'default' to module 'register' of library 'default' (line 1 in file '../rtl/register.sv') in file '../rtl/alu.sv' on line 51.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'register_WIDTH1' from file '../rtl/register.sv'.
Info    : Instantiating Subdesign. [CDFG-567]
        : Linking instance 'alu_WIDTH8.out' in module 'alu_WIDTH8' of library 'default' to module 'register' of library 'default' (line 1 in file '../rtl/register.sv') in file '../rtl/alu.sv' on line 58.
Info    : Instantiating Subdesign. [CDFG-567]
        : Linking instance 'alu_WIDTH8.donee' in module 'alu_WIDTH8' of library 'default' to module 'register' of library 'default' (line 1 in file '../rtl/register.sv') in file '../rtl/alu.sv' on line 65.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'alu_WIDTH8' in file '../rtl/alu.sv' on line 100.
Info    : Identified sum-of-products logic to be optimized during syn_generic. [CDFG-769]
        : Sum-of-products logic in module 'alu_WIDTH8' in file '../rtl/alu.sv' on line 84.
Info    : Identified sum-of-products logic to be optimized during syn_generic. [CDFG-769]
        : Sum-of-products logic in module 'alu_WIDTH8' in file '../rtl/alu.sv' on line 114.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'alu_WIDTH8'.
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_elab
-------------------------------------------------------
| Trick             | Accepts | Rejects | Runtime (s) | 
-------------------------------------------------------
| ume_constant_bmux |       0 |       0 |        0.00 | 
| ume_merge         |       0 |       0 |        0.00 | 
| ume_ssm           |       0 |       0 |        0.00 | 
| ume_cse           |       1 |       0 |        0.00 | 
| ume_shrink        |       0 |       0 |        0.00 | 
| ume_sweep         |       0 |       0 |        0.00 | 
| ume_constant_bmux |       0 |       0 |        0.00 | 
| ume_merge         |       0 |       0 |        0.00 | 
| ume_ssm           |       0 |       0 |        0.00 | 
| ume_cse           |       0 |       0 |        0.00 | 
| ume_shrink        |       0 |       0 |        0.00 | 
| ume_sweep         |       0 |       0 |        0.00 | 
-------------------------------------------------------
Starting optimize datapath shifters [v1.0] (stage: post_elab, startdef: alu_WIDTH8, recur: true)
Completed optimize datapath shifters (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip mux common data inputs [v1.0] (stage: post_elab, startdef: alu_WIDTH8, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.001s)
Starting clip the non-user hierarchies [v2.0] (stage: post_elab, startdef: alu_WIDTH8, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.000s)
Starting basic netlist cleanup [v1.0] (stage: post_elab, startdef: alu_WIDTH8, recur: true)
Completed basic netlist cleanup (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: post_elab
--------------------------------------------------------------------
| Transform                      | Accepts | Rejects | Runtime (s) | 
--------------------------------------------------------------------
| hlo_optimize_datapath_shifters |       0 |       0 |        0.00 | 
| hlo_clip_mux_input             |       0 |       0 |        0.00 | 
| hlo_clip                       |       0 |       0 |        0.00 | 
| hlo_cleanup                    |       0 |       0 |        0.00 | 
--------------------------------------------------------------------
UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   elaborate
@file(Logical_Syn.tcl) 67:    read_sdc ../sdc/constraints.sdc
            Reading file '/home/gme/guilherme.manske/INOVAME/optimization/reports/script/../sdc/constraints.sdc'
Statistics for commands executed by read_sdc:
 "all_inputs"               - successful      2 , failed      0 (runtime  0.00)
 "all_outputs"              - successful      1 , failed      0 (runtime  0.00)
 "create_clock"             - successful      1 , failed      0 (runtime  0.00)
 "get_clocks"               - successful      2 , failed      0 (runtime  0.00)
 "get_ports"                - successful      2 , failed      0 (runtime  0.00)
 "set_clock_uncertainty"    - successful      2 , failed      0 (runtime  0.00)
 "set_false_path"           - successful      1 , failed      0 (runtime  0.00)
 "set_input_transition"     - successful      1 , failed      0 (runtime  0.00)
 "set_load"                 - successful      1 , failed      0 (runtime  0.00)
 "set_load_unit"            - successful      1 , failed      0 (runtime  0.00)
 "set_max_fanout"           - successful      1 , failed      0 (runtime  0.00)
 "set_time_unit"            - successful      1 , failed      0 (runtime  0.00)
read_sdc completed in 00:00:00 (hh:mm:ss)
@file(Logical_Syn.tcl) 70:    puts $::dc::sdc_failed_commands

@file(Logical_Syn.tcl) 72:    init_design 
Started checking and loading power intent for design alu_WIDTH8...
==================================================================
No power intent for design 'alu_WIDTH8'.
Completed checking and loading power intent for design alu_WIDTH8 (runtime:0.00s memory_usage:0.00M peak_memory:0.00M).
=======================================================================================================================
#
# Reading SDC ../sdc/constraints.sdc for view: (constraint_mode:default_emulate_constraint_mode)
#
Warning : Replacing existing clock definition. [TIM-101]
        : The clock name is 'clock'
        : A new clock has been defined with the same name as an existing clock.
Info    : Replacing an existing timing exception with another. [TIM-304]
        : Existing timing exception is 'path_groups/clock'.
        : Existing exception had a name conflict with the newly created exception. The exception created at a later time is maintained.
            Reading file '/home/gme/guilherme.manske/INOVAME/optimization/reports/script/../sdc/constraints.sdc'
            Reading file '/home/gme/guilherme.manske/INOVAME/optimization/reports/script/../sdc/constraints.sdc'
Statistics for commands executed by read_sdc:
 "all_inputs"               - successful      2 , failed      0 (runtime  0.00)
 "all_outputs"              - successful      1 , failed      0 (runtime  0.00)
 "create_clock"             - successful      1 , failed      0 (runtime  0.00)
 "get_clocks"               - successful      2 , failed      0 (runtime  0.00)
 "get_ports"                - successful      2 , failed      0 (runtime  0.00)
 "set_clock_uncertainty"    - successful      2 , failed      0 (runtime  0.00)
 "set_false_path"           - successful      1 , failed      0 (runtime  0.00)
 "set_input_transition"     - successful      1 , failed      0 (runtime  0.00)
 "set_load"                 - successful      1 , failed      0 (runtime  0.00)
 "set_load_unit"            - successful      1 , failed      0 (runtime  0.00)
 "set_max_fanout"           - successful      1 , failed      0 (runtime  0.00)
 "set_time_unit"            - successful      1 , failed      0 (runtime  0.00)
      Compressed 3 timing exceptions down to 2.
read_sdc completed in 00:00:00 (hh:mm:ss)
  Setting attribute of root '/': 'read_qrc_tech_file_rc_corner' = true
@file(Logical_Syn.tcl) 75: puts "++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++"
++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
@file(Logical_Syn.tcl) 76: puts "Synthesis - mapping and optimization"
Synthesis - mapping and optimization
@file(Logical_Syn.tcl) 77: puts "++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++"
++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
@file(Logical_Syn.tcl) 78:     set_db syn_global_effort $GEN_EFF
  Setting attribute of root '/': 'syn_global_effort' = low
@file(Logical_Syn.tcl) 79:     syn_generic
stamp 'PBS_Generic-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:08) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:01:41 (Jan30) |  606.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
      Running additional step before syn_gen...


Stage: pre_early_cg
-----------------------------------------------
| Transform | Accepts | Rejects | Runtime (s) | 
-----------------------------------------------
-----------------------------------------------
Mapping ChipWare ICG instances in alu_WIDTH8
Found 0 unmapped ChipWare ICG instances
Mapped 0 of 0 ChipWare ICG instances
##Generic Timing Info: typical gate delay   19.2 ps   std_slew:    3.2 ps   std_load:  0.8 fF  for library domain _default_
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: alu_WIDTH8, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: pre_to_gen_setup
-----------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (s) | 
-----------------------------------------------------
| hlo_mux_reorder |       0 |       0 |        0.00 | 
-----------------------------------------------------
Running DP early constant propagation (netlist alu)...
Running DP early redundancy removal
Completed DP early redundancy removal on alu_WIDTH8 (runtime = 0.0s)
Multi-threaded constant propagation [4|0] ...
...done running DP early constant propagation (0 seconds CPU time, netlist alu).
qor: dump_pre_qor for alu_WIDTH8 (ptr: 0x7f7a5d8374c0,pid: 564092)
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 6.600 ohm (from qrc_tech_file)
Site size           : 1.910 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       qrc_tech_file
------------------------------------------------
METAL_1         H         0.00        0.000210  
METAL_2         V         1.00        0.000174  
METAL_3         H         1.00        0.000174  
METAL_4         V         1.00        0.000174  
METAL_5         H         1.00        0.000174  
METAL_6         V         1.00        0.000174  
METAL_7         H         1.00        0.000175  
METAL_8         V         1.00        0.000176  
METAL_9         H         1.00        0.001240  
METAL_10        V         1.00        0.000529  
METAL_11        H         1.00        0.000686  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       qrc_tech_file
-------------------------------------------------
METAL_1         H         0.00         1.226667  
METAL_2         V         1.00         0.755000  
METAL_3         H         1.00         0.755000  
METAL_4         V         1.00         0.755000  
METAL_5         H         1.00         0.755000  
METAL_6         V         1.00         0.755000  
METAL_7         H         1.00         0.755000  
METAL_8         V         1.00         0.267500  
METAL_9         H         1.00         0.267500  
METAL_10        V         1.00         0.097273  
METAL_11        H         1.00         0.095455  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
Metal1          H         0.00         0.060000  
Metal2          V         1.00         0.080000  
Metal3          H         1.00         0.080000  
Metal4          V         1.00         0.080000  
Metal5          H         1.00         0.080000  
Metal6          V         1.00         0.080000  
Metal7          H         1.00         0.080000  
Metal8          V         1.00         0.080000  
Metal9          H         1.00         0.080000  
Metal10         V         1.00         0.220000  
Metal11         H         1.00         0.220000  

Info    : Multimode clock gating check is disabled. [TIM-1000]
Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'alu_WIDTH8' to generic gates using 'low' effort.
Running Synthesis Turbo Flow Version 3.
        Computing net loads.
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed generic optimization to kick in.
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: alu_WIDTH8, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: pre_to_gen_setup
-----------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (s) | 
-----------------------------------------------------
| hlo_mux_reorder |       0 |       0 |        0.00 | 
-----------------------------------------------------
Starting mux data reorder optimization [v1.0] (stage: post_to_gen_setup, startdef: alu_WIDTH8, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: post_to_gen_setup
-----------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (s) | 
-----------------------------------------------------
| hlo_mux_reorder |       0 |       0 |        0.00 | 
-----------------------------------------------------
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 6.600 ohm (from qrc_tech_file)
Site size           : 1.910 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       qrc_tech_file
------------------------------------------------
METAL_1         H         0.00        0.000210  
METAL_2         V         1.00        0.000174  
METAL_3         H         1.00        0.000174  
METAL_4         V         1.00        0.000174  
METAL_5         H         1.00        0.000174  
METAL_6         V         1.00        0.000174  
METAL_7         H         1.00        0.000175  
METAL_8         V         1.00        0.000176  
METAL_9         H         1.00        0.001240  
METAL_10        V         1.00        0.000529  
METAL_11        H         1.00        0.000686  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       qrc_tech_file
-------------------------------------------------
METAL_1         H         0.00         1.226667  
METAL_2         V         1.00         0.755000  
METAL_3         H         1.00         0.755000  
METAL_4         V         1.00         0.755000  
METAL_5         H         1.00         0.755000  
METAL_6         V         1.00         0.755000  
METAL_7         H         1.00         0.755000  
METAL_8         V         1.00         0.267500  
METAL_9         H         1.00         0.267500  
METAL_10        V         1.00         0.097273  
METAL_11        H         1.00         0.095455  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
Metal1          H         0.00         0.060000  
Metal2          V         1.00         0.080000  
Metal3          H         1.00         0.080000  
Metal4          V         1.00         0.080000  
Metal5          H         1.00         0.080000  
Metal6          V         1.00         0.080000  
Metal7          H         1.00         0.080000  
Metal8          V         1.00         0.080000  
Metal9          H         1.00         0.080000  
Metal10         V         1.00         0.220000  
Metal11         H         1.00         0.220000  

Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: pre_hlo_rtlopt
-----------------------------------------------
| Trick     | Accepts | Rejects | Runtime (s) | 
-----------------------------------------------
| ume_ssm   |       0 |       0 |        0.00 | 
| ume_sweep |       0 |       0 |        0.00 | 
| ume_share |       0 |       0 |        0.00 | 
-----------------------------------------------
Begin SDR optimization CTX_region 
  Setting attribute of root '/': 'hier_sandbox_support_folded' = 1
#Special hiers formed inside alu_WIDTH8 = 0
#Special hiers formed inside register_WIDTH1 = 0
#Special hiers formed inside register_WIDTH3 = 0
#Special hiers formed inside register_WIDTH8 = 0
No special hier is found 
  Setting attribute of root '/': 'hier_sandbox_support_folded' = 0
End SDR optimization CTX_region 
Begin SDR optimization UME_region 
  Setting attribute of root '/': 'hier_sandbox_support_folded' = 1
#Special hiers formed inside alu_WIDTH8 = 0
#Special hiers formed inside register_WIDTH1 = 0
#Special hiers formed inside register_WIDTH3 = 0
#Special hiers formed inside register_WIDTH8 = 0
No special hier is found 
  Setting attribute of root '/': 'hier_sandbox_support_folded' = 0
End SDR optimization UME_region 
Starting timing based select reordering [v1.0] (stage: pre_rtlopt, startdef: alu_WIDTH8, recur: true)
Completed timing based select reordering (accepts: 0, rejects: 0, runtime: 0.007s)
Starting recase case-box optimization [v1.0] (stage: pre_rtlopt, startdef: alu_WIDTH8, recur: true)
Completed recase case-box optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Starting infer macro optimization [v1.0] (stage: pre_rtlopt, startdef: alu_WIDTH8, recur: true)
Completed infer macro optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Starting decode mux sandwich optimization [v2.0] (stage: pre_rtlopt, startdef: alu_WIDTH8, recur: true)
Completed decode mux sandwich optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting decode mux optimization [v1.0] (stage: pre_rtlopt, startdef: alu_WIDTH8, recur: true)
Completed decode mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting chop wide muxes [v1.0] (stage: pre_rtlopt, startdef: alu_WIDTH8, recur: true)
Completed chop wide muxes (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: alu_WIDTH8, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: alu_WIDTH8, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.000s)
Starting constant-data mux optimization [v1.0] (stage: pre_rtlopt, startdef: alu_WIDTH8, recur: true)
Completed constant-data mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting chain-to-tree inequality transform [v2.0] (stage: pre_rtlopt, startdef: alu_WIDTH8, recur: true)
Completed chain-to-tree inequality transform (accepts: 0, rejects: 0, runtime: 0.001s)
Starting reconvergence optimization [v1.0] (stage: pre_rtlopt, startdef: alu_WIDTH8, recur: true)
Completed reconvergence optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting logic restructure optimization [v1.0] (stage: pre_rtlopt, startdef: alu_WIDTH8, recur: true)
Completed logic restructure optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting identity transform [v3.0] (stage: pre_rtlopt, startdef: alu_WIDTH8, recur: true)
Completed identity transform (accepts: 0, rejects: 0, runtime: 0.000s)
Starting reduce operator chain [v1.0] (stage: pre_rtlopt, startdef: alu_WIDTH8, recur: true)
Completed reduce operator chain (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: alu_WIDTH8, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: alu_WIDTH8, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.000s)
Starting optimize datapath elements [v1.0] (stage: pre_rtlopt, startdef: alu_WIDTH8, recur: true)
Completed optimize datapath elements (accepts: 0, rejects: 0, runtime: 0.000s)
Starting datapath recasting [v1.0] (stage: pre_rtlopt, startdef: alu_WIDTH8, recur: true)
Completed datapath recasting (accepts: 0, rejects: 0, runtime: 0.000s)
Starting word-level redundancy removal [v1.0] (stage: pre_rtlopt, startdef: alu_WIDTH8, recur: true)
Completed word-level redundancy removal (accepts: 0, rejects: 0, runtime: 0.001s)
Starting clip mux common data inputs [v1.0] (stage: pre_rtlopt, startdef: alu_WIDTH8, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip the non-user hierarchies [v2.0] (stage: pre_rtlopt, startdef: alu_WIDTH8, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.000s)
Starting basic netlist cleanup [v1.0] (stage: pre_rtlopt, startdef: alu_WIDTH8, recur: true)
Completed basic netlist cleanup (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: pre_rtlopt
-----------------------------------------------------------------
| Transform                   | Accepts | Rejects | Runtime (s) | 
-----------------------------------------------------------------
| hlo_timing_reorder          |       0 |       0 |        0.01 | 
| hlo_recase_casebox          |       0 |       0 |        0.00 | 
| hlo_infer_macro             |       0 |       0 |        0.00 | 
| hlo_decode_mux_sandwich     |       0 |       0 |        0.00 | 
| hlo_mux_decode              |       0 |       0 |        0.00 | 
| hlo_chop_mux                |       0 |       0 |        0.00 | 
| hlo_mux_cascade_opt         |       0 |       0 |        0.00 | 
| hlo_mux_consolidation       |       0 |       0 |        0.00 | 
| hlo_constant_mux_opt        |       0 |       0 |        0.00 | 
| hlo_inequality_transform    |       0 |       0 |        0.00 | 
| hlo_reconv_opt              |       0 |       0 |        0.00 | 
| hlo_restructure             |       0 |       0 |        0.00 | 
| hlo_identity_transform      |       0 |       0 |        0.00 | 
| hlo_reduce_operator_chain   |       0 |       0 |        0.00 | 
| hlo_mux_cascade_opt         |       0 |       0 |        0.00 | 
| hlo_mux_consolidation       |       0 |       0 |        0.00 | 
| hlo_optimize_datapath       |       0 |       0 |        0.00 | 
| hlo_datapath_recast         |       0 |       0 |        0.00 | 
| hlo_redundancy_removal_word |       0 |       0 |        0.00 | 
| hlo_clip_mux_input          |       0 |       0 |        0.00 | 
| hlo_clip                    |       0 |       0 |        0.00 | 
| hlo_cleanup                 |       0 |       0 |        0.00 | 
-----------------------------------------------------------------
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_hlo_rtlopt
----------------------------------------------------------
| Trick                | Accepts | Rejects | Runtime (s) | 
----------------------------------------------------------
| ume_sweep_aggressive |       0 |       0 |        0.00 | 
| ume_runtime          |       0 |       0 |        0.00 | 
----------------------------------------------------------
Number of big hc bmuxes before = 0
Number of non-ctl's : 4
mux_next_state_84_18 mux_done_reg_114_10 mux_next_state_82_10 mux_next_state_83_10 
SOP DEBUG : Module= alu_WIDTH8, Cluster= ctl_op_reg_84_18, ctl= 4, Non-ctl= 4
Selected impl_type 0 (ctl + 1-hot mux form) for sop cluster ctl_op_reg_84_18.
              Info: total 1 bmuxes found, 1 are converted to onehot form, and 0 are kept as binary form
Info    : Pre-processed datapath logic. [DPOPT-6]
        : Pre-processing optimizations applied to datapath logic in 'alu_WIDTH8':
          sop(1) 
Info    : Optimizing datapath logic. [DPOPT-1]
        : Optimizing datapath logic in 'alu_WIDTH8'.
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_0_0'
CSAGen Prep Share:0 Re-Write:0 Speculation: 0
    MaxCSA: weighted_instance_count is 32 
      Timing addsub_signed_30...
        Done timing addsub_signed_30.
      Timing addsub_unsigned_42...
        Done timing addsub_unsigned_42.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_0_0_c1 in alu_WIDTH8':
	  (sub_103_37, add_102_37)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_0_0_c2 in alu_WIDTH8':
	  (sub_103_37, add_102_37)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_0_0_c6 in alu_WIDTH8':
	  (sub_103_37, add_102_37)

CDN_DP_region_0_0 level = 0 loads = 0 drivers = 0
CDN_DP_region_0_0_c0 in alu_WIDTH8: area: 2392971840 ,dp = 6 mux = 1  ctl_case = 0  decode = 1  sg = slow         worst_clk_period: -1.0000 
    wns: 784  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  3932  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 skipped
CDN_DP_region_0_0_c1 in alu_WIDTH8: area: 1869509250 ,dp = 1 mux = 2  ctl_case = 0  decode = 1  other = 34  sg = fast         worst_clk_period: -1.0000 
    wns: 1551  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  9976  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c2 in alu_WIDTH8: area: 1869509250 ,dp = 1 mux = 2  ctl_case = 0  decode = 1  other = 34  sg = very_slow    worst_clk_period: -1.0000 
    wns: 1551  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  9976  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c3 in alu_WIDTH8: area: 2392971840 ,dp = 2 mux = 1  ctl_case = 0  decode = 1  other = 32  sg = very_fast    worst_clk_period: -1.0000 
    wns: 784  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  3932  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c4 in alu_WIDTH8: area: 2392971840 ,dp = 2 mux = 1  ctl_case = 0  decode = 1  other = 32  sg = very_fast    worst_clk_period: -1.0000 
    wns: 784  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  3932  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c5 in alu_WIDTH8: area: 2392971840 ,dp = 2 mux = 1  ctl_case = 0  decode = 1  other = 32  sg = very_fast    worst_clk_period: -1.0000 
    wns: 784  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  3932  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c6 in alu_WIDTH8: area: 1869509250 ,dp = 1 mux = 2  ctl_case = 0  decode = 1  other = 34  sg = very_fast    worst_clk_period: -1.0000 
    wns: 1551  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  9976  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1

CDN_DP_region_0_0_c7 in alu_WIDTH8: area: 2403654750 ,dp = 2 mux = 1  ctl_case = 0  decode = 1  other = 32  sg = very_fast    worst_clk_period: -1.0000 
    wns: 784  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  3932  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1

Best config: CDN_DP_region_0_0_c5 in alu_WIDTH8: area: 2392971840 ,dp = 2 mux = 1  ctl_case = 0  decode = 1  other = 32  sg = very_fast    worst_clk_period: -1.0000 
    wns: 784  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  3932  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
  Smallest config area : 1869509250.  Fastest config wns;  784
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_0_0_c5)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area       2392971840         1869509250         1869509250         2392971840         2392971840         2392971840         1869509250         2403654750  
##>            WNS           -78.40            -155.10            -155.10             -78.40             -78.40             -78.40            -155.10             -78.40  
##>            TNS             3932               9976               9976               3932               3932               3932               9976               3932  
##>    Num Rewrite                0                  0                  0                  0                  0                  0                  0                  0  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  1                  1                  0                  0                  0                  1                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  0  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_0_0_c5
##>
##>                          Step                        Area   (  % Chg)         WNS (Change)          TNS (Change)                Power   (  % Chg)        Runtime (s)        Comment                   
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>createMaxCarrySave              START             2392971840 (       )      -78.40 (        )       3932 (        )                    0 (       )              
##> datapath_rewrite_one_def       START             2392971840 (  +0.00)      -78.40 (   +0.00)       3932 (       0)                    0 (  +0.00)              
##>  fast_cse_elim                 START             2392971840 (  +0.00)      -78.40 (   +0.00)       3932 (       0)                    0 (  +0.00)              
##>                                  END             2392971840 (  +0.00)      -78.40 (   +0.00)       3932 (       0)                    0 (  +0.00)           0  
##>  fast_cse_elim                 START             2392971840 (  +0.00)      -78.40 (   +0.00)       3932 (       0)                    0 (  +0.00)              
##>                                  END             2392971840 (  +0.00)      -78.40 (   +0.00)       3932 (       0)                    0 (  +0.00)           0  
##>                                  END             2392971840 (  +0.00)      -78.40 (   +0.00)       3932 (       0)                    0 (  +0.00)           0  
##> csa_opto                       START             2392971840 (  +0.00)      -78.40 (   +0.00)       3932 (       0)                    0 (  +0.00)              
##>                                  END             2392971840 (  +0.00)      -78.40 (   +0.00)       3932 (       0)                    0 (  +0.00)           0  
##>                                  END             2392971840 (  +0.00)      -78.40 (   +0.00)       3932 (       0)                    0 (  +0.00)           0  
##>canonicalize_by_names           START             2392971840 (  +0.00)      -78.40 (   +0.00)       3932 (       0)                    0 (  +0.00)              
##>                                  END             2392971840 (  +0.00)      -78.40 (   +0.00)       3932 (       0)                    0 (  +0.00)           0  
##>datapath_rewrite_post_csa_one_  START             2392971840 (  +0.00)      -78.40 (   +0.00)       3932 (       0)                    0 (  +0.00)              
##>                                  END             2392971840 (  +0.00)      -78.40 (   +0.00)       3932 (       0)                    0 (  +0.00)           0  
##>datapath_csa_factoring_one_gde  START             2392971840 (  +0.00)      -78.40 (   +0.00)       3932 (       0)                    0 (  +0.00)              
##>                                  END             2392971840 (  +0.00)      -78.40 (   +0.00)       3932 (       0)                    0 (  +0.00)           0  
##>dpopt_share_one_def             START             2392971840 (  +0.00)      -78.40 (   +0.00)       3932 (       0)                    0 (  +0.00)              
##>                                  END             2392971840 (  +0.00)      -78.40 (   +0.00)       3932 (       0)                    0 (  +0.00)           0  
##>datapath_rewrite_post_share     START             2392971840 (  +0.00)      -78.40 (   +0.00)       3932 (       0)                    0 (  +0.00)              
##>                                  END             2392971840 (  +0.00)      -78.40 (   +0.00)       3932 (       0)                    0 (  +0.00)           0  
##>dp_combine_const_mult_with_com  START             2392971840 (  +0.00)      -78.40 (   +0.00)       3932 (       0)                    0 (  +0.00)              
##>                                  END             2392971840 (  +0.00)      -78.40 (   +0.00)       3932 (       0)                    0 (  +0.00)           0  
##>dp_operator_level_decompositio  START             2392971840 (  +0.00)      -78.40 (   +0.00)       3932 (       0)                    0 (  +0.00)              
##>                                  END             2392971840 (  +0.00)      -78.40 (   +0.00)       3932 (       0)                    0 (  +0.00)           0  
##>selective_flatten_dp_config     START             2392971840 (  +0.00)      -78.40 (   +0.00)       3932 (       0)                    0 (  +0.00)              
##>                                  END             2392971840 (  +0.00)      -78.40 (   +0.00)       3932 (       0)                    0 (  +0.00)           0  
##>createMaxCarrySave              START             2392971840 (  +0.00)      -78.40 (   +0.00)       3932 (       0)                    0 (  +0.00)              
##> datapath_rewrite_one_def       START             2392971840 (  +0.00)      -78.40 (   +0.00)       3932 (       0)                    0 (  +0.00)              
##>  fast_cse_elim                 START             2392971840 (  +0.00)      -78.40 (   +0.00)       3932 (       0)                    0 (  +0.00)              
##>                                  END             2392971840 (  +0.00)      -78.40 (   +0.00)       3932 (       0)                    0 (  +0.00)           0  
##>  fast_cse_elim                 START             2392971840 (  +0.00)      -78.40 (   +0.00)       3932 (       0)                    0 (  +0.00)              
##>                                  END             2392971840 (  +0.00)      -78.40 (   +0.00)       3932 (       0)                    0 (  +0.00)           0  
##>                                  END             2392971840 (  +0.00)      -78.40 (   +0.00)       3932 (       0)                    0 (  +0.00)           0  
##> csa_opto                       START             2392971840 (  +0.00)      -78.40 (   +0.00)       3932 (       0)                    0 (  +0.00)              
##>                                  END             2392971840 (  +0.00)      -78.40 (   +0.00)       3932 (       0)                    0 (  +0.00)           0  
##>                                  END             2392971840 (  +0.00)      -78.40 (   +0.00)       3932 (       0)                    0 (  +0.00)           0  
##>context_based_simplify          START             2392971840 (  +0.00)      -78.40 (   +0.00)       3932 (       0)                    0 (  +0.00)              
##>                                  END             2392971840 (  +0.00)      -78.40 (   +0.00)       3932 (       0)                    0 (  +0.00)           0  
##>group_csa_final_adder_dp        START             2392971840 (  +0.00)      -78.40 (   +0.00)       3932 (       0)                    0 (  +0.00)              
##>                                  END             2392971840 (  +0.00)      -78.40 (   +0.00)       3932 (       0)                    0 (  +0.00)           0  
##>dpopt_flatten_critical_muxes_i  START             2392971840 (  +0.00)      -78.40 (   +0.00)       3932 (       0)                    0 (  +0.00)              
##>                                  END             2392971840 (  +0.00)      -78.40 (   +0.00)       3932 (       0)                    0 (  +0.00)           0  
##>create_score                    START             2392971840 (  +0.00)      -78.40 (   +0.00)       3932 (       0)                    0 (  +0.00)              
##>                                  END             2392971840 (  +0.00)      -78.40 (   +0.00)       3932 (       0)                    0 (  +0.00)           0  
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_0_0_c5
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 5 for module 'CDN_DP_region_0_0_c5'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info:  Ungrouped 0 dp-cluster instances.  0 cluster instances were left intact, to aid verification.
              Preparing netlist for verification ...
              Done preparing netlist for verification.
Info    : Done optimizing datapath logic. [DPOPT-2]
        : Done optimizing datapath logic in 'alu_WIDTH8'.
      Removing temporary intermediate hierarchies under alu_WIDTH8
Number of big hc bmuxes after = 0
Starting bit-level redundancy removal [v1.0] (stage: post_rtlopt, startdef: alu_WIDTH8, recur: true)
Completed bit-level redundancy removal (accepts: 0, rejects: 0, runtime: 0.001s)
Starting logic reduction [v1.0] (stage: post_rtlopt, startdef: alu_WIDTH8, recur: true)
Completed logic reduction (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux data reorder optimization [v1.0] (stage: post_rtlopt, startdef: alu_WIDTH8, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting timing based select reordering [v1.0] (stage: post_rtlopt, startdef: alu_WIDTH8, recur: true)
Completed timing based select reordering (accepts: 0, rejects: 0, runtime: 0.007s)

Stage: post_rtlopt
----------------------------------------------------------------
| Transform                  | Accepts | Rejects | Runtime (s) | 
----------------------------------------------------------------
| hlo_redundancy_removal_bit |       0 |       0 |        0.00 | 
| hlo_logic_reduction        |       0 |       0 |        0.00 | 
| hlo_mux_reorder            |       0 |       0 |        0.00 | 
| hlo_timing_reorder         |       0 |       0 |        0.01 | 
----------------------------------------------------------------
              Optimizing muxes in design 'alu_WIDTH8'.
              Post blast muxes in design 'alu_WIDTH8'.
Starting mux speculation [v1.0] (stage: post_muxopt, startdef: alu_WIDTH8, recur: true)
Starting speculation optimization
Completed speculation optimization (accepts:0)
Completed mux speculation (accepts: 0, rejects: 0, runtime: 0.005s)
Starting timing based select reordering [v1.0] (stage: post_muxopt, startdef: alu_WIDTH8, recur: true)
Completed timing based select reordering (accepts: 0, rejects: 0, runtime: 0.006s)

Stage: post_muxopt
--------------------------------------------------------
| Transform          | Accepts | Rejects | Runtime (s) | 
--------------------------------------------------------
| hlo_speculation    |       0 |       0 |        0.00 | 
| hlo_timing_reorder |       0 |       0 |        0.01 | 
--------------------------------------------------------
==================================
Stage : to_generic 
==================================
  =================
   Message Summary
  =================
----------------------------------------------------------------------------
|   Id    |  Sev  |Count|                   Message Text                   |
----------------------------------------------------------------------------
|CDFG-472 |Warning|    1|Unreachable statements for case item.             |
|CDFG-567 |Info   |    6|Instantiating Subdesign.                          |
|CDFG-769 |Info   |    2|Identified sum-of-products logic to be optimized  |
|         |       |     | during syn_generic.                              |
|CWD-19   |Info   |   15|An implementation was inferred.                   |
|DPOPT-1  |Info   |    1|Optimizing datapath logic.                        |
|DPOPT-2  |Info   |    1|Done optimizing datapath logic.                   |
|DPOPT-3  |Info   |    1|Implementing datapath configurations.             |
|DPOPT-4  |Info   |    1|Done implementing datapath configurations.        |
|DPOPT-6  |Info   |    1|Pre-processed datapath logic.                     |
|ELAB-1   |Info   |    1|Elaborating Design.                               |
|ELAB-2   |Info   |    3|Elaborating Subdesign.                            |
|ELAB-3   |Info   |    1|Done Elaborating Design.                          |
|GLO-46   |Info   |    1|Combinational hierarchical instances are merged.  |
|LBR-9    |Warning|    2|Library cell has no output pins defined.          |
|         |       |     |Add the missing output pin(s)                     |
|         |       |     | , then reload the library. Else the library cell |
|         |       |     | will be marked as timing model i.e. unusable.    |
|         |       |     | Timing_model means that the cell does not have   |
|         |       |     | any defined function. If there is no output pin, |
|         |       |     | Genus will mark library cell as unusable i.e. the|
|         |       |     | attribute 'usable' will be marked to 'false' on  |
|         |       |     | the libcell. Therefore, the cell is not used for |
|         |       |     | mapping and it will not be picked up from the    |
|         |       |     | library for synthesis. If you query the attribute|
|         |       |     | 'unusable_reason' on the libcell; result will be:|
|         |       |     | 'Library cell has no output pins.'Note: The      |
|         |       |     | message LBR-9 is only for the logical pins and   |
|         |       |     | not for the power_ground pins. Genus will depend |
|         |       |     | upon the output function defined in the pin group|
|         |       |     | (output pin)                                     |
|         |       |     | of the cell, to use it for mapping. The pg_pin   |
|         |       |     | will not have any function defined.              |
|LBR-41   |Info   |    1|An output library pin lacks a function attribute. |
|         |       |     |If the remainder of this library cell's semantic  |
|         |       |     | checks are successful, it will be considered as a|
|         |       |     | timing-model                                     |
|         |       |     | (because one of its outputs does not have a valid|
|         |       |     | function.                                        |
|LBR-43   |Warning|    3|Libcell has no area attribute.  Defaulting to 0   |
|         |       |     | area.                                            |
|         |       |     |Specify a valid area value for the libcell.       |
|LBR-155  |Info   |  264|Mismatch in unateness between 'timing_sense'      |
|         |       |     | attribute and the function.                      |
|         |       |     |The 'timing_sense' attribute will be respected.   |
|LBR-161  |Info   |    1|Setting the maximum print count of this message to|
|         |       |     | 10 if information_level is less than 9.          |
|LBR-162  |Info   |  124|Both 'pos_unate' and 'neg_unate' timing_sense arcs|
|         |       |     | have been processed.                             |
|         |       |     |Setting the 'timing_sense' to non_unate.          |
|LBR-412  |Info   |    1|Created nominal operating condition.              |
|         |       |     |The nominal operating condition is represented,   |
|         |       |     | either by the nominal PVT values specified in the|
|         |       |     | library source                                   |
|         |       |     | (via nom_process,nom_voltage and nom_temperature |
|         |       |     | respectively)                                    |
|         |       |     | , or by the default PVT values (1.0,1.0,1.0).    |
|LBR-518  |Info   |    1|Missing a function attribute in the output pin    |
|         |       |     | definition.                                      |
|PHYS-129 |Info   |  119|Via with no resistance will have a value of '0.0' |
|         |       |     | assigned for resistance value.                   |
|         |       |     |If this is the expected behavior, this message can|
|         |       |     | be ignored.                                      |
|PHYS-279 |Warning|    7|Physical cell not defined in library.             |
|         |       |     |Ensure that the proper library files are available|
|         |       |     | and have been imported.                          |
|PHYS-752 |Info   |    1|Partition Based Synthesis execution skipped.      |
|RTLOPT-30|Info   |    3|Accepted resource sharing opportunity.            |
|SYNTH-1  |Info   |    1|Synthesizing.                                     |
|TIM-101  |Warning|    1|Replacing existing clock definition.              |
|         |       |     |A new clock has been defined with the same name as|
|         |       |     | an existing clock.                               |
|TIM-304  |Info   |    1|Replacing an existing timing exception with       |
|         |       |     | another.                                         |
|         |       |     |Existing exception had a name conflict with the   |
|         |       |     | newly created exception. The exception created at|
|         |       |     | a later time is maintained.                      |
|TIM-1000 |Info   |    1|Multimode clock gating check is disabled.         |
----------------------------------------------------------------------------
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 6.600 ohm (from qrc_tech_file)
Site size           : 1.910 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       qrc_tech_file
------------------------------------------------
METAL_1         H         0.00        0.000210  
METAL_2         V         1.00        0.000174  
METAL_3         H         1.00        0.000174  
METAL_4         V         1.00        0.000174  
METAL_5         H         1.00        0.000174  
METAL_6         V         1.00        0.000174  
METAL_7         H         1.00        0.000175  
METAL_8         V         1.00        0.000176  
METAL_9         H         1.00        0.001240  
METAL_10        V         1.00        0.000529  
METAL_11        H         1.00        0.000686  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       qrc_tech_file
-------------------------------------------------
METAL_1         H         0.00         1.226667  
METAL_2         V         1.00         0.755000  
METAL_3         H         1.00         0.755000  
METAL_4         V         1.00         0.755000  
METAL_5         H         1.00         0.755000  
METAL_6         V         1.00         0.755000  
METAL_7         H         1.00         0.755000  
METAL_8         V         1.00         0.267500  
METAL_9         H         1.00         0.267500  
METAL_10        V         1.00         0.097273  
METAL_11        H         1.00         0.095455  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
Metal1          H         0.00         0.060000  
Metal2          V         1.00         0.080000  
Metal3          H         1.00         0.080000  
Metal4          V         1.00         0.080000  
Metal5          H         1.00         0.080000  
Metal6          V         1.00         0.080000  
Metal7          H         1.00         0.080000  
Metal8          V         1.00         0.080000  
Metal9          H         1.00         0.080000  
Metal10         V         1.00         0.220000  
Metal11         H         1.00         0.220000  

Mapper: Libraries have:
	domain _default_: 324 combo usable cells and 128 sequential usable cells
      Mapping 'alu_WIDTH8'...
        Preparing the circuit
          Pruning unused logic
          Analyzing hierarchical boundaries
          Aggressive hierarchical optimization: disabled
          Propagating constants
        Done preparing the circuit
          Structuring (delay-based) alu_WIDTH8...
          Done structuring (delay-based) alu_WIDTH8
Multi-threaded Virtual Mapping    (8 threads, 8 of 12 CPUs usable)
          Structuring (delay-based) sub_unsigned...
          Done structuring (delay-based) sub_unsigned
        Mapping component sub_unsigned...
          Structuring (delay-based) add_unsigned...
          Done structuring (delay-based) add_unsigned
        Mapping component add_unsigned...
          Structuring (delay-based) logic partition in alu_WIDTH8...
          Done structuring (delay-based) logic partition in alu_WIDTH8
        Mapping logic partition in alu_WIDTH8...
          Structuring (delay-based) register_WIDTH3...
          Done structuring (delay-based) register_WIDTH3
        Mapping component register_WIDTH3...
          Structuring (delay-based) logic partition in alu_WIDTH8...
          Done structuring (delay-based) logic partition in alu_WIDTH8
        Mapping logic partition in alu_WIDTH8...
          Structuring (delay-based) register_WIDTH1...
          Done structuring (delay-based) register_WIDTH1
        Mapping component register_WIDTH1...
          Structuring (delay-based) register_WIDTH8...
          Done structuring (delay-based) register_WIDTH8
        Mapping component register_WIDTH8...
          Structuring (delay-based) register_WIDTH1_23...
          Done structuring (delay-based) register_WIDTH1_23
        Mapping component register_WIDTH1_23...
          Structuring (delay-based) register_WIDTH8_24...
          Done structuring (delay-based) register_WIDTH8_24
        Mapping component register_WIDTH8_24...
 
Global mapping target info
==========================
Cost Group 'clock' target slack:   -31 ps
Target path end-point (Pin: out/q_reg[7]/d)

     Pin                 Type          Fanout Load Arrival   
                                              (fF)   (ps)    
-------------------------------------------------------------
(clock clock)  <<<  launch                               0 R 
in2
  q_reg[0]/clk                                               
  q_reg[0]/q   (u)  unmapped_d_flop        10  8.0           
in2/q[0] 
sub_103_37/B[0] 
  g91/in_1                                                   
  g91/z        (u)  unmapped_complex2       3  2.4           
  g166/in_0                                                  
  g166/z       (u)  unmapped_nand2          1  0.8           
  g31/in_1                                                   
  g31/z        (u)  unmapped_nand2          4  3.2           
  g144/in_1                                                  
  g144/z       (u)  unmapped_complex2       1  0.8           
  g141/in_1                                                  
  g141/z       (u)  unmapped_complex2       5  4.0           
  g120/in_0                                                  
  g120/z       (u)  unmapped_complex2       1  0.8           
  g132/in_1                                                  
  g132/z       (u)  unmapped_complex2       2  1.6           
  g129/in_0                                                  
  g129/z       (u)  unmapped_or2            1  0.8           
  g130/in_1                                                  
  g130/z       (u)  unmapped_nand2          1  0.8           
sub_103_37/Z[7] 
cb_oseqi/sub_103_37_Z[7] 
  g485/in_1                                                  
  g485/z       (u)  unmapped_complex2       1  0.8           
  g489/in_3                                                  
  g489/z       (u)  unmapped_nand7          1  0.8           
cb_oseqi/out_d[7] 
out/d[7] 
  q_reg[7]/d   <<<  unmapped_d_flop                          
  q_reg[7]/clk      setup                                    
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clock)       capture                            250 R 
                    uncertainty                              
-------------------------------------------------------------
Cost Group   : 'clock' (path_group 'clock')
Start-point  : in2/q_reg[0]/clk
End-point    : out/q_reg[7]/d

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of -31ps.
 

State Retention Synthesis Status
================================

Category                        Flops   Percentage
--------------------------------------------------
Total instances                    32        100.0
Excluded from State Retention      32        100.0
    - Will not convert             32        100.0
      - Preserved                   0          0.0
      - Power intent excluded      32        100.0
    - Could not convert             0          0.0
      - Scan type                   0          0.0
      - No suitable cell            0          0.0
State Retention instances           0          0.0
--------------------------------------------------

        Computing net loads.
PBS_Generic_Opt-Post - Elapsed_Time 2, CPU_Time 1.88382
stamp 'PBS_Generic_Opt-Post' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:08) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:01:41 (Jan30) |  606.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:10) |  00:00:01(00:00:02) | 100.0(100.0) |   23:01:43 (Jan30) |  606.3 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing net loads.
PBS_Generic-Postgen HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Postgen HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:08) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:01:41 (Jan30) |  606.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:10) |  00:00:01(00:00:02) | 100.0(100.0) |   23:01:43 (Jan30) |  606.3 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:10) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:01:43 (Jan30) |  606.3 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Starting post syn_generic ultra-effort Boolean optimization
Redundancy removal succeeded.
Done post syn_generic ultra-effort Boolean optimization (0.00 cpu seconds) (0.00 elapsed cpu seconds)
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'alu_WIDTH8' to generic gates.
        Computing net loads.
##>=================== Cadence Confidential (Generic-Logical) ===================
##>=================== Cadence Confidential (Generic-Logical) ===================
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_gen
@file(Logical_Syn.tcl) 80:     syn_map
#------------------------------------------------------------------------------------
# Root attributes for category: opt
#------------------------------------------------------------------------------------
# Feature                           | Attribute                | Value            
#------------------------------------------------------------------------------------
# Power optimization effort         | design_power_effort      | none (default)   
# Do not use qbar sequential pins   | dont_use_qbar_seq_pins   | false (default)  
#------------------------------------------------------------------------------------

##Generic Timing Info: typical gate delay   19.2 ps   std_slew:    3.2 ps   std_load:  0.8 fF  for library domain _default_
Mapping ChipWare ICG instances in alu_WIDTH8
Found 0 unmapped ChipWare ICG instances
Mapped 0 of 0 ChipWare ICG instances
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 6.600 ohm (from qrc_tech_file)
Site size           : 1.910 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       qrc_tech_file
------------------------------------------------
METAL_1         H         0.00        0.000210  
METAL_2         V         1.00        0.000174  
METAL_3         H         1.00        0.000174  
METAL_4         V         1.00        0.000174  
METAL_5         H         1.00        0.000174  
METAL_6         V         1.00        0.000174  
METAL_7         H         1.00        0.000175  
METAL_8         V         1.00        0.000176  
METAL_9         H         1.00        0.001240  
METAL_10        V         1.00        0.000529  
METAL_11        H         1.00        0.000686  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       qrc_tech_file
-------------------------------------------------
METAL_1         H         0.00         1.226667  
METAL_2         V         1.00         0.755000  
METAL_3         H         1.00         0.755000  
METAL_4         V         1.00         0.755000  
METAL_5         H         1.00         0.755000  
METAL_6         V         1.00         0.755000  
METAL_7         H         1.00         0.755000  
METAL_8         V         1.00         0.267500  
METAL_9         H         1.00         0.267500  
METAL_10        V         1.00         0.097273  
METAL_11        H         1.00         0.095455  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
Metal1          H         0.00         0.060000  
Metal2          V         1.00         0.080000  
Metal3          H         1.00         0.080000  
Metal4          V         1.00         0.080000  
Metal5          H         1.00         0.080000  
Metal6          V         1.00         0.080000  
Metal7          H         1.00         0.080000  
Metal8          V         1.00         0.080000  
Metal9          H         1.00         0.080000  
Metal10         V         1.00         0.220000  
Metal11         H         1.00         0.220000  

Info    : Mapping. [SYNTH-4]
        : Mapping 'alu_WIDTH8' using 'low' effort.
Mapper: Libraries have:
	domain _default_: 324 combo usable cells and 128 sequential usable cells
PBS_TechMap-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:08) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:01:41 (Jan30) |  606.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:10) |  00:00:01(00:00:02) | 100.0(100.0) |   23:01:43 (Jan30) |  606.3 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:10) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:01:43 (Jan30) |  606.3 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:10) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:01:43 (Jan30) |  606.3 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing net loads.
PBS_TechMap-Premap HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Premap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:08) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:01:41 (Jan30) |  606.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:10) |  00:00:01(00:00:02) | 100.0(100.0) |   23:01:43 (Jan30) |  606.3 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:10) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:01:43 (Jan30) |  606.3 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:10) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:01:43 (Jan30) |  606.3 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:10) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:01:43 (Jan30) |  606.3 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed mapping optimization to kick in.
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 6.600 ohm (from qrc_tech_file)
Site size           : 1.910 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       qrc_tech_file
------------------------------------------------
METAL_1         H         0.00        0.000210  
METAL_2         V         1.00        0.000174  
METAL_3         H         1.00        0.000174  
METAL_4         V         1.00        0.000174  
METAL_5         H         1.00        0.000174  
METAL_6         V         1.00        0.000174  
METAL_7         H         1.00        0.000175  
METAL_8         V         1.00        0.000176  
METAL_9         H         1.00        0.001240  
METAL_10        V         1.00        0.000529  
METAL_11        H         1.00        0.000686  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       qrc_tech_file
-------------------------------------------------
METAL_1         H         0.00         1.226667  
METAL_2         V         1.00         0.755000  
METAL_3         H         1.00         0.755000  
METAL_4         V         1.00         0.755000  
METAL_5         H         1.00         0.755000  
METAL_6         V         1.00         0.755000  
METAL_7         H         1.00         0.755000  
METAL_8         V         1.00         0.267500  
METAL_9         H         1.00         0.267500  
METAL_10        V         1.00         0.097273  
METAL_11        H         1.00         0.095455  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
Metal1          H         0.00         0.060000  
Metal2          V         1.00         0.080000  
Metal3          H         1.00         0.080000  
Metal4          V         1.00         0.080000  
Metal5          H         1.00         0.080000  
Metal6          V         1.00         0.080000  
Metal7          H         1.00         0.080000  
Metal8          V         1.00         0.080000  
Metal9          H         1.00         0.080000  
Metal10         V         1.00         0.220000  
Metal11         H         1.00         0.220000  

              Enable datapath components refolding ...
Mapper: Libraries have:
	domain _default_: 324 combo usable cells and 128 sequential usable cells
      Mapping 'alu_WIDTH8'...
        Preparing the circuit
          Pruning unused logic
          Analyzing hierarchical boundaries
          Aggressive hierarchical optimization: disabled
          Propagating constants
        Done preparing the circuit
          Structuring (delay-based) alu_WIDTH8...
          Done structuring (delay-based) alu_WIDTH8
Multi-threaded Virtual Mapping    (8 threads, 8 of 12 CPUs usable)
          Structuring (delay-based) sub_unsigned...
          Done structuring (delay-based) sub_unsigned
        Mapping component sub_unsigned...
          Structuring (delay-based) add_unsigned...
          Done structuring (delay-based) add_unsigned
        Mapping component add_unsigned...
          Structuring (delay-based) logic partition in alu_WIDTH8...
          Done structuring (delay-based) logic partition in alu_WIDTH8
        Mapping logic partition in alu_WIDTH8...
          Structuring (delay-based) register_WIDTH1...
          Done structuring (delay-based) register_WIDTH1
        Mapping component register_WIDTH1...
          Structuring (delay-based) logic partition in alu_WIDTH8...
          Done structuring (delay-based) logic partition in alu_WIDTH8
        Mapping logic partition in alu_WIDTH8...
          Structuring (delay-based) register_WIDTH1_23...
          Done structuring (delay-based) register_WIDTH1_23
        Mapping component register_WIDTH1_23...
          Structuring (delay-based) register_WIDTH8...
          Done structuring (delay-based) register_WIDTH8
        Mapping component register_WIDTH8...
          Structuring (delay-based) register_WIDTH8_24...
          Done structuring (delay-based) register_WIDTH8_24
        Mapping component register_WIDTH8_24...
          Structuring (delay-based) register_WIDTH3...
          Done structuring (delay-based) register_WIDTH3
        Mapping component register_WIDTH3...
==================================
Stage : first_condense 
==================================
  =================
   Message Summary
  =================
------------------------------------------------------------------
|   Id   |Sev |Count|                Message Text                |
------------------------------------------------------------------
|PHYS-752|Info|    1|Partition Based Synthesis execution skipped.|
|SYNTH-2 |Info|    1|Done synthesizing.                          |
|SYNTH-4 |Info|    1|Mapping.                                    |
------------------------------------------------------------------
 
Global mapping target info
==========================
Cost Group 'clock' target slack:   -31 ps
Target path end-point (Pin: out/q_reg[5]/d)

     Pin                 Type          Fanout Load Arrival   
                                              (fF)   (ps)    
-------------------------------------------------------------
(clock clock)  <<<  launch                               0 R 
in2
  q_reg[0]/clk                                               
  q_reg[0]/q   (u)  unmapped_d_flop         7  5.6           
in2/q[0] 
sub_103_37/B[0] 
  g91/in_1                                                   
  g91/z        (u)  unmapped_complex2       4  3.2           
  g166/in_0                                                  
  g166/z       (u)  unmapped_nand2          1  0.8           
  g31/in_1                                                   
  g31/z        (u)  unmapped_nand2          4  3.2           
  g144/in_0                                                  
  g144/z       (u)  unmapped_complex2       1  0.8           
  g141/in_0                                                  
  g141/z       (u)  unmapped_complex2       5  4.0           
  g140/in_0                                                  
  g140/z       (u)  unmapped_nand2          1  0.8           
  g61/in_1                                                   
  g61/z        (u)  unmapped_nand2          2  1.6           
  g126/in_0                                                  
  g126/z       (u)  unmapped_or2            1  0.8           
  g127/in_1                                                  
  g127/z       (u)  unmapped_nand2          1  0.8           
sub_103_37/Z[5] 
cb_oseqi/sub_103_37_Z[5] 
  g543/in_1                                                  
  g543/z       (u)  unmapped_complex2       1  0.8           
  g592/in_3                                                  
  g592/z       (u)  unmapped_nand7          1  0.8           
cb_oseqi/out_d[5] 
out/d[5] 
  q_reg[5]/d   <<<  unmapped_d_flop                          
  q_reg[5]/clk      setup                                    
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clock)       capture                            250 R 
                    uncertainty                              
-------------------------------------------------------------
Cost Group   : 'clock' (path_group 'clock')
Start-point  : in2/q_reg[0]/clk
End-point    : out/q_reg[5]/d

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of -31ps.
 
Multi-threaded Technology Mapping (8 threads, 8 of 12 CPUs usable)
          Restructuring (delay-based) register_WIDTH8_24...
          Done restructuring (delay-based) register_WIDTH8_24
        Optimizing component register_WIDTH8_24...
          Restructuring (delay-based) register_WIDTH8...
          Done restructuring (delay-based) register_WIDTH8
        Optimizing component register_WIDTH8...
          Restructuring (delay-based) register_WIDTH3...
          Done restructuring (delay-based) register_WIDTH3
        Optimizing component register_WIDTH3...
          Restructuring (delay-based) register_WIDTH1...
          Done restructuring (delay-based) register_WIDTH1
        Optimizing component register_WIDTH1...
          Restructuring (delay-based) register_WIDTH1_23...
          Done restructuring (delay-based) register_WIDTH1_23
        Optimizing component register_WIDTH1_23...
          Restructuring (delay-based) logic partition in alu_WIDTH8...
          Done restructuring (delay-based) logic partition in alu_WIDTH8
        Optimizing logic partition in alu_WIDTH8...
          Restructuring (delay-based) logic partition in alu_WIDTH8...
          Done restructuring (delay-based) logic partition in alu_WIDTH8
        Optimizing logic partition in alu_WIDTH8...
          Restructuring (delay-based) sub_unsigned...
          Done restructuring (delay-based) sub_unsigned
        Optimizing component sub_unsigned...
        Early Area Reclamation for sub_unsigned 'very_fast' (slack=2, area=122)...
          Restructuring (delay-based) sub_unsigned_30...
          Done restructuring (delay-based) sub_unsigned_30
        Optimizing component sub_unsigned_30...
          Restructuring (delay-based) sub_unsigned_32...
          Done restructuring (delay-based) sub_unsigned_32
        Optimizing component sub_unsigned_32...
          Restructuring (delay-based) add_unsigned...
          Done restructuring (delay-based) add_unsigned
        Optimizing component add_unsigned...
        Early Area Reclamation for add_unsigned 'very_fast' (slack=2, area=114)...
          Restructuring (delay-based) add_unsigned_34...
          Done restructuring (delay-based) add_unsigned_34
        Optimizing component add_unsigned_34...
          Restructuring (delay-based) add_unsigned_36...
          Done restructuring (delay-based) add_unsigned_36
        Optimizing component add_unsigned_36...
 
Global mapping timing result
============================
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
    Pin              Type       Fanout Load Slew Delay Arrival   
                                       (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------
(clock clock)      launch                                    0 R 
in1
  q_reg[4]/CK                                  0    +0       0 R 
  q_reg[4]/Q       DFFRHQX4LVT       6 12.8   21   +47      47 R 
in1/q[4] 
sub_103_37/A[4] 
  g225/A                                            +0      47   
  g225/Y           INVX2LVT          1  3.7   12   +10      57 F 
  g221/B                                            +0      57   
  g221/Y           NAND2X4LVT        3  5.0   12    +9      66 R 
  g200/AN                                           +0      66   
  g200/Y           NOR2BX2LVT        2  4.0   22   +25      91 R 
  g194/B                                            +0      91   
  g194/Y           AND2X1LVT         1  2.8   16   +23     114 R 
  g184/A0                                           +0     114   
  g184/Y           AOI21X2LVT        1  2.2   17   +15     128 F 
  g179/B                                            +0     128   
  g179/Y           XNOR2X2LVT        1  3.7   14   +30     158 F 
sub_103_37/Z[7] 
cb_oseqi/sub_103_37_Z[7] 
  g730/B                                            +0     158   
  g730/Y           NAND2BX4LVT       1  3.8   10    +8     166 R 
  g688/C                                            +0     166   
  g688/Y           NAND4X4LVT        1  2.0   27   +18     184 F 
cb_oseqi/out_d[7] 
out/d[7] 
  q_reg[7]/D  <<<  DFFRHQX2LVT                      +0     184   
  q_reg[7]/CK      setup                       0    +7     192 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clock)      capture                                 250 R 
                   uncertainty                    -100     150 R 
-----------------------------------------------------------------
Cost Group   : 'clock' (path_group 'clock')
Timing slack :     -42ps (TIMING VIOLATION)
Start-point  : in1/q_reg[4]/CK
End-point    : out/q_reg[7]/D

 
 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_map                 1120      -41 
            Worst cost_group: clock, WNS: -41.6
            Path: in1/q_reg[4]/CK --> out/q_reg[7]/D

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
         clock               -31      -42      -4%      250 

 
Global incremental target info
==============================
Cost Group 'clock' target slack:   -42 ps
Target path end-point (Pin: out/q_reg[7]/D (DFFRHQX2LVT/D))

    Pin              Type       Fanout Load Arrival   
                                       (fF)   (ps)    
------------------------------------------------------
(clock clock) <<<  launch                         0 R 
in1
  q_reg[4]/CK                                         
  q_reg[4]/Q       DFFRHQX4LVT       6 12.8           
in1/q[4] 
sub_103_37/A[4] 
  g225/A                                              
  g225/Y           INVX2LVT          1  3.7           
  g221/B                                              
  g221/Y           NAND2X4LVT        3  5.0           
  g200/AN                                             
  g200/Y           NOR2BX2LVT        2  4.0           
  g194/B                                              
  g194/Y           AND2X1LVT         1  2.8           
  g184/A0                                             
  g184/Y           AOI21X2LVT        1  2.2           
  g179/B                                              
  g179/Y           XNOR2X2LVT        1  3.7           
sub_103_37/Z[7] 
cb_oseqi/sub_103_37_Z[7] 
  g730/B                                              
  g730/Y           NAND2BX4LVT       1  3.8           
  g688/C                                              
  g688/Y           NAND4X4LVT        1  2.0           
cb_oseqi/out_d[7] 
out/d[7] 
  q_reg[7]/D  <<<  DFFRHQX2LVT                        
  q_reg[7]/CK      setup                              
- - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clock)      capture                      250 R 
                   uncertainty                        
------------------------------------------------------
Cost Group   : 'clock' (path_group 'clock')
Start-point  : in1/q_reg[4]/CK
End-point    : out/q_reg[7]/D

The global mapper estimates a slack for this path of -42ps.
 
 
Global incremental timing result
================================
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
    Pin              Type       Fanout Load Slew Delay Arrival   
                                       (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------
(clock clock)      launch                                    0 R 
in1
  q_reg[4]/CK                                  0    +0       0 R 
  q_reg[4]/Q       DFFRHQX4LVT       6 10.7   19   +46      46 R 
in1/q[4] 
sub_103_37/A[4] 
  g225/A                                            +0      46   
  g225/Y           INVX2LVT          1  3.7   12   +10      56 F 
  g221/B                                            +0      56   
  g221/Y           NAND2X4LVT        3  5.0   12    +9      64 R 
  g200/AN                                           +0      64   
  g200/Y           NOR2BX2LVT        2  4.0   22   +24      89 R 
  g194/B                                            +0      89   
  g194/Y           AND2X1LVT         1  2.8   16   +23     112 R 
  g184/A0                                           +0     112   
  g184/Y           AOI21X2LVT        1  2.2   17   +15     126 F 
  g179/B                                            +0     126   
  g179/Y           XNOR2X1LVT        1  2.7   15   +28     154 R 
sub_103_37/Z[7] 
cb_oseqi/sub_103_37_Z[7] 
  g730/B                                            +0     154   
  g730/Y           NAND2BX2LVT       1  3.7   20   +15     169 F 
  g688/D                                            +0     169   
  g688/Y           NAND4X4LVT        1  2.1   18    +8     177 R 
cb_oseqi/out_d[7] 
out/d[7] 
  q_reg[7]/D  <<<  DFFRHQX2LVT                      +0     177   
  q_reg[7]/CK      setup                       0   +12     189 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clock)      capture                                 250 R 
                   uncertainty                    -100     150 R 
-----------------------------------------------------------------
Cost Group   : 'clock' (path_group 'clock')
Timing slack :     -39ps (TIMING VIOLATION)
Start-point  : in1/q_reg[4]/CK
End-point    : out/q_reg[7]/D

 
==================================
Stage : global_incr_map 
==================================
  =================
   Message Summary
  =================
----------------------------------------------------------------
| Id |Sev |Count|                 Message Text                 |
----------------------------------------------------------------
|PA-7|Info|   18|Resetting power analysis results.             |
|    |    |     |All computed switching activities are removed.|
----------------------------------------------------------------
 
Global incremental optimization status
======================================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_incr                1072      -39 
            Worst cost_group: clock, WNS: -39.2
            Path: in1/q_reg[4]/CK --> out/q_reg[7]/D

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
         clock               -42      -39      +1%      250 


Scan mapping status report
==========================
    Scan mapping: converting flip-flops that pass TDRC.
    Scan mapping: bypassed.  You have to either 1) set attribute 'dft_scan_map_mode' to 'tdrc_pass' and run 'check_dft_rules' or 2) set attribute 'dft_scan_map_mode' to 'force_all'.

    Scan mapping bypassed because no TDRC data is available: either command 'check_dft_rules' has not been run or TDRC data has been subsequently invalidated.

State Retention Synthesis Status
================================

Category                        Flops   Percentage
--------------------------------------------------
Total instances                    32        100.0
Excluded from State Retention      32        100.0
    - Will not convert             32        100.0
      - Preserved                   0          0.0
      - Power intent excluded      32        100.0
    - Could not convert             0          0.0
      - Scan type                   0          0.0
      - No suitable cell            0          0.0
State Retention instances           0          0.0
--------------------------------------------------

INFO: skipping constant propagation
PBS_Techmap-Global Mapping - Elapsed_Time 1, CPU_Time 0.653357999999999
stamp 'PBS_Techmap-Global Mapping' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:08) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:01:41 (Jan30) |  606.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:10) |  00:00:01(00:00:02) |  74.2( 66.7) |   23:01:43 (Jan30) |  606.3 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:10) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:01:43 (Jan30) |  606.3 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:10) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:01:43 (Jan30) |  606.3 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:10) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:01:43 (Jan30) |  606.3 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:11) |  00:00:00(00:00:01) |  25.8( 33.3) |   23:01:44 (Jan30) |  606.3 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Wrote formal verification information. [CFM-5]
        : Wrote 'fv/alu_WIDTH8/fv_map.fv.json' for netlist 'fv/alu_WIDTH8/fv_map.v.gz'.
Info    : Existing dofile found. Copied as fv/alu_WIDTH8/rtl_to_fv_map.do~.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'fv/alu_WIDTH8/rtl_to_fv_map.do'.
        : RTL names flow is enabled.
        Computing net loads.
PBS_TechMap-Datapath Postmap Operations - Elapsed_Time 1, CPU_Time 0.9996270000000003
stamp 'PBS_TechMap-Datapath Postmap Operations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:08) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:01:41 (Jan30) |  606.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:10) |  00:00:01(00:00:02) |  53.3( 50.0) |   23:01:43 (Jan30) |  606.3 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:10) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:01:43 (Jan30) |  606.3 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:10) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:01:43 (Jan30) |  606.3 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:10) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:01:43 (Jan30) |  606.3 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:11) |  00:00:00(00:00:01) |  18.5( 25.0) |   23:01:44 (Jan30) |  606.3 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:12) |  00:00:00(00:00:01) |  28.3( 25.0) |   23:01:45 (Jan30) |  606.3 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Postmap HBO Optimizations - Elapsed_Time 0, CPU_Time -0.0007959999999993528
stamp 'PBS_TechMap-Postmap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:08) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:01:41 (Jan30) |  606.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:10) |  00:00:01(00:00:02) |  53.3( 50.0) |   23:01:43 (Jan30) |  606.3 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:10) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:01:43 (Jan30) |  606.3 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:10) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:01:43 (Jan30) |  606.3 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:10) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:01:43 (Jan30) |  606.3 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:11) |  00:00:00(00:00:01) |  18.5( 25.0) |   23:01:44 (Jan30) |  606.3 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:12) |  00:00:00(00:00:01) |  28.3( 25.0) |   23:01:45 (Jan30) |  606.3 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:12) |  00:00:00(00:00:00) |  -0.0(  0.0) |   23:01:45 (Jan30) |  606.3 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
 Doing ConstProp on design:alu_WIDTH8 ... 

Time taken by ConstProp Step: 00:00:00
PBS_TechMap-Postmap Clock Gating - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Postmap Clock Gating' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:08) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:01:41 (Jan30) |  606.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:10) |  00:00:01(00:00:02) |  53.3( 50.0) |   23:01:43 (Jan30) |  606.3 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:10) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:01:43 (Jan30) |  606.3 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:10) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:01:43 (Jan30) |  606.3 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:10) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:01:43 (Jan30) |  606.3 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:11) |  00:00:00(00:00:01) |  18.5( 25.0) |   23:01:44 (Jan30) |  606.3 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:12) |  00:00:00(00:00:01) |  28.3( 25.0) |   23:01:45 (Jan30) |  606.3 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:12) |  00:00:00(00:00:00) |  -0.0(  0.0) |   23:01:45 (Jan30) |  606.3 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:12) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:01:45 (Jan30) |  606.3 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
-------------------------------------------------------------------------------
 hi_fo_buf                  1072      -39      -200         0        0        0
            Worst cost_group: clock, WNS: -39.2
            Path: in1/q_reg[4]/CK --> out/q_reg[7]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_delay                 1072      -39      -200         0        0        0
            Worst cost_group: clock, WNS: -39.2
            Path: in1/q_reg[4]/CK --> out/q_reg[7]/D
 incr_delay                 1135      -33      -220         0        0        0
            Worst cost_group: clock, WNS: -33.7
            Path: in1/q_reg[5]/CK --> out/q_reg[7]/D
 incr_delay                 1160      -32      -222         0        0        0
            Worst cost_group: clock, WNS: -32.4
            Path: in1/q_reg[5]/CK --> out/q_reg[7]/D
 incr_delay                 1164      -31      -221         0        0        0
            Worst cost_group: clock, WNS: -31.5
            Path: in1/q_reg[5]/CK --> out/q_reg[7]/D
 incr_delay                 1166      -31      -221         0        0        0
            Worst cost_group: clock, WNS: -31.5
            Path: in1/q_reg[2]/CK --> out/q_reg[7]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz        87  (       18 /       18 )  0.03
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st        53  (        0 /        0 )  0.00
    plc_st_fence        53  (        0 /        0 )  0.00
        plc_star        53  (        0 /        0 )  0.00
      plc_laf_st        53  (        0 /        0 )  0.00
 plc_laf_st_fence        53  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt        94  (       23 /       23 )  0.07
   plc_laf_lo_st        49  (        0 /        0 )  0.00
       plc_lo_st        49  (        0 /        0 )  0.00
        mb_split        49  (        0 /        0 )  0.00

 
Local TNS optimization status
=============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_tns                   1166      -31      -221         0        0        0
            Worst cost_group: clock, WNS: -31.5
            Path: in1/q_reg[2]/CK --> out/q_reg[7]/D
 incr_tns                   1171      -30      -181         0        0        0
            Worst cost_group: clock, WNS: -30.9
            Path: in1/q_reg[4]/CK --> out/q_reg[7]/D
 incr_tns                   1171      -30      -181         0        0        0
            Worst cost_group: clock, WNS: -30.9
            Path: in1/q_reg[4]/CK --> out/q_reg[7]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz       130  (       20 /       37 )  0.07
   plc_laf_lo_st       110  (        0 /        0 )  0.00
       plc_lo_st       110  (        0 /        0 )  0.00
            fopt       110  (        0 /        0 )  0.00
       crit_dnsz       207  (       16 /       35 )  0.11
             dup        94  (        0 /        0 )  0.01
        setup_dn        94  (        2 /        3 )  0.01
        mb_split        92  (        0 /        0 )  0.00

PBS_TechMap-Postmap Cleanup - Elapsed_Time 0, CPU_Time -0.00045800000000006946
stamp 'PBS_TechMap-Postmap Cleanup' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:08) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:01:41 (Jan30) |  606.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:10) |  00:00:01(00:00:02) |  53.3( 50.0) |   23:01:43 (Jan30) |  606.3 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:10) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:01:43 (Jan30) |  606.3 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:10) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:01:43 (Jan30) |  606.3 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:10) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:01:43 (Jan30) |  606.3 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:11) |  00:00:00(00:00:01) |  18.5( 25.0) |   23:01:44 (Jan30) |  606.3 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:12) |  00:00:00(00:00:01) |  28.3( 25.0) |   23:01:45 (Jan30) |  606.3 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:12) |  00:00:00(00:00:00) |  -0.0(  0.0) |   23:01:45 (Jan30) |  606.3 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:12) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:01:45 (Jan30) |  606.3 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:12) |  00:00:00(00:00:00) |  -0.0(  0.0) |   23:01:45 (Jan30) |  606.3 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Techmap-Post_MBCI - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Techmap-Post_MBCI' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:08) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:01:41 (Jan30) |  606.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:10) |  00:00:01(00:00:02) |  53.3( 50.0) |   23:01:43 (Jan30) |  606.3 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:10) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:01:43 (Jan30) |  606.3 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:10) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:01:43 (Jan30) |  606.3 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:10) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:01:43 (Jan30) |  606.3 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:11) |  00:00:00(00:00:01) |  18.5( 25.0) |   23:01:44 (Jan30) |  606.3 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:12) |  00:00:00(00:00:01) |  28.3( 25.0) |   23:01:45 (Jan30) |  606.3 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:12) |  00:00:00(00:00:00) |  -0.0(  0.0) |   23:01:45 (Jan30) |  606.3 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:12) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:01:45 (Jan30) |  606.3 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:12) |  00:00:00(00:00:00) |  -0.0(  0.0) |   23:01:45 (Jan30) |  606.3 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:12) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:01:45 (Jan30) |  606.3 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Mapping-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>M:Initial                            0         -         -       299      1077       606
##>M:Early Clock Gating                 0         -         -         -         -         -
##>M:Pre Cleanup                        0         -         -       299      1077       606
##>M:Setup                              0         -         -         -         -         -
##>M:Launch ST                          0         -         -         -         -         -
##>M:Design Partition                   0         -         -         -         -         -
##>M:Create Partition Netlists          0         -         -         -         -         -
##>M:Init Power                         0         -         -         -         -         -
##>M:Budgeting                          0         -         -         -         -         -
##>M:Derenv-DB                          0         -         -         -         -         -
##>M:Debug Outputs                      0         -         -         -         -         -
##>M:ST loading                         0         -         -         -         -         -
##>M:Distributed                        0         -         -         -         -         -
##>M:Timer                              0         -         -         -         -         -
##>M:Assembly                           0         -         -         -         -         -
##>M:DFT                                0         -         -         -         -         -
##>M:DP Operations                      1         -         -       267       775       606
##>M:Const Prop                         0       -39       200       267       775       606
##>M:Cleanup                            0       -30       181       296       852       606
##>M:MBCI                               0         -         -       296       852       606
##>M:PostGen Opt                        0         -         -         -         -         -
##>M:Const Gate Removal                 0         -         -         -         -         -
##>M:Early Clock Gating Cleanup         0         -         -         -         -         -
##>M:Misc                               1
##>----------------------------------------------------------------------------------------
##>Total Elapsed                        2
##>========================================================================================
Info    : Done mapping. [SYNTH-5]
        : Done mapping 'alu_WIDTH8'.
        Computing net loads.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_map
@file(Logical_Syn.tcl) 81:     syn_opt
Warning : The selected flow setting will be removed in a future release. [SYNTH-33]
        : The use of 'syn_opt' for logical only optimization will be obsolete in a future release.
	Transition to 'syn_opt -logical' or 'syn_opt -spatial'.

        : Contact Cadence support to understand current flows.
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 6.600 ohm (from qrc_tech_file)
Site size           : 1.910 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       qrc_tech_file
------------------------------------------------
METAL_1         H         0.00        0.000210  
METAL_2         V         1.00        0.000174  
METAL_3         H         1.00        0.000174  
METAL_4         V         1.00        0.000174  
METAL_5         H         1.00        0.000174  
METAL_6         V         1.00        0.000174  
METAL_7         H         1.00        0.000175  
METAL_8         V         1.00        0.000176  
METAL_9         H         1.00        0.001240  
METAL_10        V         1.00        0.000529  
METAL_11        H         1.00        0.000686  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       qrc_tech_file
-------------------------------------------------
METAL_1         H         0.00         1.226667  
METAL_2         V         1.00         0.755000  
METAL_3         H         1.00         0.755000  
METAL_4         V         1.00         0.755000  
METAL_5         H         1.00         0.755000  
METAL_6         V         1.00         0.755000  
METAL_7         H         1.00         0.755000  
METAL_8         V         1.00         0.267500  
METAL_9         H         1.00         0.267500  
METAL_10        V         1.00         0.097273  
METAL_11        H         1.00         0.095455  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
Metal1          H         0.00         0.060000  
Metal2          V         1.00         0.080000  
Metal3          H         1.00         0.080000  
Metal4          V         1.00         0.080000  
Metal5          H         1.00         0.080000  
Metal6          V         1.00         0.080000  
Metal7          H         1.00         0.080000  
Metal8          V         1.00         0.080000  
Metal9          H         1.00         0.080000  
Metal10         V         1.00         0.220000  
Metal11         H         1.00         0.220000  

Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'alu_WIDTH8' using 'low' effort.
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_iopt                  1171      -30      -181         0        0        0
            Worst cost_group: clock, WNS: -30.9
            Path: in1/q_reg[4]/CK --> out/q_reg[7]/D
-------------------------------------------------------------------------------
 const_prop                 1171      -30      -181         0        0        0
            Worst cost_group: clock, WNS: -30.9
            Path: in1/q_reg[4]/CK --> out/q_reg[7]/D
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_delay                 1171      -30      -181         0        0        0
            Worst cost_group: clock, WNS: -30.9
            Path: in1/q_reg[4]/CK --> out/q_reg[7]/D
 incr_delay                 1190      -30      -194         0        0        0
            Worst cost_group: clock, WNS: -30.2
            Path: in1/q_reg[1]/CK --> out/q_reg[7]/D
 incr_delay                 1199      -29      -190         0        0        0
            Worst cost_group: clock, WNS: -29.3
            Path: in2/q_reg[3]/CK --> out/q_reg[7]/D
 incr_delay                 1200      -29      -190         0        0        0
            Worst cost_group: clock, WNS: -29.1
            Path: in1/q_reg[2]/CK --> out/q_reg[7]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz        78  (       13 /       13 )  0.02
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st        44  (        0 /        0 )  0.00
    plc_st_fence        44  (        0 /        0 )  0.00
        plc_star        44  (        0 /        0 )  0.00
      plc_laf_st        44  (        0 /        0 )  0.00
 plc_laf_st_fence        44  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt        53  (        4 /        4 )  0.03
   plc_laf_lo_st        41  (        0 /        0 )  0.00
       plc_lo_st        41  (        0 /        0 )  0.00
        mb_split        41  (        0 /        0 )  0.00

==================================
Stage : incr_opt 
==================================
  =================
   Message Summary
  =================
----------------------------------------------------------------------------
|   Id   |  Sev  |Count|                   Message Text                    |
----------------------------------------------------------------------------
|CFM-1   |Info   |    1|Wrote dofile.                                      |
|CFM-5   |Info   |    1|Wrote formal verification information.             |
|PA-7    |Info   |    4|Resetting power analysis results.                  |
|        |       |     |All computed switching activities are removed.     |
|SYNTH-5 |Info   |    1|Done mapping.                                      |
|SYNTH-7 |Info   |    1|Incrementally optimizing.                          |
|SYNTH-33|Warning|    1|The selected flow setting will be removed in a     |
|        |       |     | future release.                                   |
|        |       |     |Contact Cadence support to understand current      |
|        |       |     | flows.                                            |
----------------------------------------------------------------------------
Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'alu_WIDTH8'.
        Computing net loads.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_opt
@file(Logical_Syn.tcl) 83: puts "++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++"
++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
@file(Logical_Syn.tcl) 84: puts "Write Reports"
Write Reports
@file(Logical_Syn.tcl) 85: puts "++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++"
++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
@file(Logical_Syn.tcl) 87:     report_gates > $_REPORTS_PATH/${DESIGN}_report_gates.rpt
@file(Logical_Syn.tcl) 88:     report_area >> $_REPORTS_PATH/${DESIGN}_report_area.rpt
        Computing net loads.
@file(Logical_Syn.tcl) 89:     report_power -unit mW >> $_REPORTS_PATH/${DESIGN}_report_power.rpt
Info    : Joules engine is used. [RPT-16]
        : Joules engine is being used for the command report_power.
Info   : ACTP-0001 [ACTPInfo] Activity propagation started for stim#0 netlist
       : alu
Info   : ACTP-0009 [ACTPInfo] Activity Propagation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : ACTP-0001 Activity propagation ended for stim#0
Info   : PWRA-0001 [PwrInfo] compute_power effective options 
       : -mode : vectorless
       : -skip_propagation : 1
       : -frequency_scaling_factor : 1.0
       : -use_clock_freq : stim
       : -stim :/stim#0
       : -fromGenus : 1
Info   : ACTP-0001 Timing initialization started
Info   : ACTP-0001 Timing initialization ended
Info   : PWRA-0002 [PwrInfo] Skipping activity propagation due to -skip_ap
       : option....
Warning: PWRA-0302 [PwrWarn] Frequency scaling is not applicable for vectorless
       : flow. Ignoring frequency scaling.
Warning: PWRA-0304 [PwrWarn] -stim option is not applicable with vectorless mode
       : of power analysis, ignored this option.
Info   : PWRA-0002 Started 'vectorless' power computation.
Info   : PWRA-0009 [PwrInfo] Power Computation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : PWRA-0002 Finished power computation.
Info   : PWRA-0007 [PwrInfo] Completed successfully.
       : Info=6, Warn=2, Error=0, Fatal=0
Output file: report/alu/reports_2025-0130-225958/low/clk_.250/alu_report_power.rpt
@file(Logical_Syn.tcl) 90:     report_timing >> $_REPORTS_PATH/${DESIGN}_report_timing.rpt
@file(Logical_Syn.tcl) 93: puts "++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++"
++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
@file(Logical_Syn.tcl) 94: puts "Write netlist"
Write netlist
@file(Logical_Syn.tcl) 95: puts "++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++"
++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
@file(Logical_Syn.tcl) 97:     write_hdl > ./${DESIGN}_logic_mapped.v
@file(Logical_Syn.tcl) 98:     write_sdf > ./${DESIGN}_logic_mapped.sdf
Warning : Default value for an option has changed in this release. [WSDF-104]
        : Default value for -setuphold has changed from split to merge_always. Specify '-setuphold split' to preserve the behavior of the previous release.
        : Specify the option explicitly.
Warning : Default value for an option has changed in this release. [WSDF-104]
        : Default value for -recrem has changed from split to merge_always. Specify '-recrem split' to preserve the behavior of the previous release.
@file(Logical_Syn.tcl) 100: puts "++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++"
++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
@file(Logical_Syn.tcl) 101: puts "Final Runtime & Memory."
Final Runtime & Memory.
@file(Logical_Syn.tcl) 102: puts "++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++"
++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
@file(Logical_Syn.tcl) 103:     time_info FINAL
stamp 'FINAL' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:01(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:01:33 (Jan30) |  284.8 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:12) |  00:00:12(00:00:12) | 100.0(100.0) |   23:01:45 (Jan30) |  606.3 MB | FINAL
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: default, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
@file(Logical_Syn.tcl) 104:     file copy [get_db / .stdout_log] ${_LOG_PATH}/.
