<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="design_1_DMA_READ_CTRL_0_0_synth_1" LaunchDir="D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.runs/design_1_DMA_READ_CTRL_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_DMA_WRITE_CTRL_0_0_synth_1" LaunchDir="D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.runs/design_1_DMA_WRITE_CTRL_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axi_dma_0_0_synth_1" LaunchDir="D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.runs/design_1_axi_dma_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axi_dma_1_0_synth_1" LaunchDir="D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.runs/design_1_axi_dma_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axi_bram_ctrl_0_0_synth_1" LaunchDir="D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.runs/design_1_axi_bram_ctrl_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_xbar_0_synth_1" LaunchDir="D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.runs/design_1_xbar_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_util_vector_logic_0_0_synth_1" LaunchDir="D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.runs/design_1_util_vector_logic_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_blk_mem_gen_0_0_synth_1" LaunchDir="D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.runs/design_1_blk_mem_gen_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_auto_ds_0_synth_1" LaunchDir="D:/FPGA_DMA_CONTROLLER/proj/DMA_CTRL.runs/design_1_auto_ds_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
		<Parameter Name="runs.enableClusterConf" Val="true" Type="bool"/>
	</Parameters>
</Runs>

