# do TP2.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:10:21 on May 14,2023
# vlog -work work TP2.vo 
# -- Compiling module TP2
# -- Compiling module hard_block
# 
# Top level modules:
# 	TP2
# End time: 22:10:21 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:10:22 on May 14,2023
# vlog -work work Test1.vwf.vt 
# -- Compiling module TP2_vlg_vec_tst
# 
# Top level modules:
# 	TP2_vlg_vec_tst
# End time: 22:10:22 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -c -t 1ps -L cycloneive_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.TP2_vlg_vec_tst 
# Start time: 22:10:22 on May 14,2023
# Loading work.TP2_vlg_vec_tst
# Loading work.TP2
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading altera_ver.PRIM_GDFF_LOW
# after#26
# ** Note: $finish    : Test1.vwf.vt(61)
#    Time: 1 us  Iteration: 0  Instance: /TP2_vlg_vec_tst
# End time: 22:10:22 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
