;;*****************************************************************************
;;*****************************************************************************
;;  FILENAME:   UART_MIRR.inc
;;  Version: 5.2, Updated on 2009/3/31 at 12:8:11
;;  Generated by PSoC Designer 5.0.423.0
;;
;;  DESCRIPTION:  Assembler declarations for the UART user module for the
;;                22/24/25/26/27xxx PSoC family of devices.
;;-----------------------------------------------------------------------------
;;  Copyright (c) Cypress MicroSystems 2000-2003. All Rights Reserved.
;;*****************************************************************************
;;*****************************************************************************

;--------------------------------------------------
; Constants for UART_MIRR API's
;--------------------------------------------------

;mask value for global int reg bit for TX instance
UART_MIRR_TX_INT_MASK:                       equ 0x04
UART_MIRR_TX_INT_REG:                        equ 0x0df  ;TX interrupt address
UART_MIRR_RX_INT_MASK:                       equ 0x08  ;mask value for global int reg bit for RX instance
UART_MIRR_RX_INT_REG:                        equ 0x0df  ;RX interrupt address

UART_MIRR_RXBUF_ENABLE:                      equ 1

; Interrupt control masks
UART_MIRR_ENABLE_RX_INT:                     equ 0x01
UART_MIRR_DISABLE_RX_INT:                    equ 0x00
UART_MIRR_ENABLE_TX_INT:                     equ 0x02
UART_MIRR_DISABLE_TX_INT:                    equ 0x00

UART_MIRR_INT_MODE_TX_REG_EMPTY:             equ 0x00
UART_MIRR_INT_MODE_TX_COMPLETE:              equ 0x01

UART_MIRR_RX_IGNORE_BELOW:                   equ 0x20
UART_MIRR_RX_BUFFER_SIZE:                    equ 0x10
UART_MIRR_CMD_TERM:                          equ 0xd
UART_MIRR_DELIMITER:                         equ 0x20
UART_MIRR_BACKSPACE_ENABLE:                  equ 0x0

;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
;       WARNING WARNING WARNING
; The following equates are for backwards
; compatibility only and should not be used
; for new designs.
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;

;------------------------------------
;  Parity masks
;------------------------------------
UART_PARITY_NONE:       equ   00h
UART_PARITY_EVEN:       equ   02h
UART_PARITY_ODD:        equ   06h

;------------------------------------
;  TX Status Register masks
;------------------------------------
UART_TX_COMPLETE:       equ   20h
UART_TX_BUFFER_EMPTY:   equ   10h

;------------------------------------
;  RX Status Register masks
;------------------------------------
UART_RX_ACTIVE:         equ   10h
UART_RX_COMPLETE:       equ   08h
UART_RX_PARITY_ERROR:   equ   80h
UART_RX_OVERRUN_ERROR:  equ   40h
UART_RX_FRAMING_ERROR:  equ   20h
UART_RX_NO_ERROR:       equ   E0h
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
;             END WARNING
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;



;------------------------------------
;  Parity masks
;------------------------------------
UART_MIRR_PARITY_NONE:                  equ   00h
UART_MIRR_PARITY_EVEN:                  equ   02h
UART_MIRR_PARITY_ODD:                   equ   06h

;------------------------------------
;  TX Status Register masks
;------------------------------------
UART_MIRR_TX_COMPLETE:                  equ   20h
UART_MIRR_TX_BUFFER_EMPTY:              equ   10h

;------------------------------------
;  RX Status Register masks
;------------------------------------
UART_MIRR_RX_ACTIVE:                    equ   10h
UART_MIRR_RX_COMPLETE:                  equ   08h
UART_MIRR_RX_REG_FULL:                  equ   08h
UART_MIRR_RX_PARITY_ERROR:              equ   80h
UART_MIRR_RX_OVERRUN_ERROR:             equ   40h
UART_MIRR_RX_FRAMING_ERROR:             equ   20h
UART_MIRR_RX_ERROR:                     equ   E0h
UART_MIRR_RX_ENABLE:                    equ   01h

UART_MIRR_RX_BUF_ERROR:                 equ   F0h  ; Mask for any Rx that may occur.
UART_MIRR_RX_BUF_OVERRUN:               equ   10h  ; This indicates the software buffer has
                                                        ; been over run.
UART_MIRR_RX_BUF_CMDTERM:               equ   01h  ; Command terminator has been received.

UART_MIRR_RX_NO_DATA:                   equ   01h
UART_MIRR_RX_NO_ERROR:                  equ   E0h


;--------------------------------------------------
; Registers Address Constants for UART_MIRR
;--------------------------------------------------
;---------------------------------
;  Registers used by TX
;---------------------------------
UART_MIRR_TX_CONTROL_REG:   equ 4bh            ; Control register
UART_MIRR_TX_SHIFT_REG: equ 48h               ; TX Shift Register register
UART_MIRR_TX_BUFFER_REG:    equ 49h               ; TX Buffer Register
UART_MIRR_TX_FUNC_REG:  equ 48h         ; Function register
UART_MIRR_TX_INPUT_REG: equ 49h            ; Input register
UART_MIRR_TX_OUTPUT_REG:    equ 4ah           ; Output register

;---------------------------------
;  Registers used by RX
;---------------------------------
UART_MIRR_RX_CONTROL_REG:   equ 4fh            ; Control register
UART_MIRR_RX_SHIFT_REG: equ 4ch               ; RX Shift Register register
UART_MIRR_RX_BUFFER_REG:    equ 4eh               ; RX Buffer Register
UART_MIRR_RX_FUNC_REG:  equ 4ch         ; Function register
UART_MIRR_RX_INPUT_REG: equ 4dh            ; Input register
UART_MIRR_RX_OUTPUT_REG:    equ 4eh           ; Output register

; end of file UART_MIRR.inc
