{"vcs1":{"timestamp_begin":1678940290.018973903, "rt":0.41, "ut":0.16, "st":0.10}}
{"vcselab":{"timestamp_begin":1678940290.490378407, "rt":0.44, "ut":0.27, "st":0.09}}
{"link":{"timestamp_begin":1678940290.987020367, "rt":0.23, "ut":0.07, "st":0.11}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1678940289.712312003}
{"VCS_COMP_START_TIME": 1678940289.712312003}
{"VCS_COMP_END_TIME": 1678940291.293963112}
{"VCS_USER_OPTIONS": "-sverilog -debug FSM.sv library.sv"}
{"vcs1": {"peak_mem": 338976}}
{"stitch_vcselab": {"peak_mem": 238956}}
