<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.5"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/CodeGen/CriticalAntiDepBreaker.cpp Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">LLVM<span id="projectnumber">&#160;9.0.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.5 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_1e8ad0574bd6e387992681ee57691a07.html">CodeGen</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">CriticalAntiDepBreaker.cpp</div></div>
</div><!--header-->
<div class="contents">
<a href="CriticalAntiDepBreaker_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">//===- CriticalAntiDepBreaker.cpp - Anti-dep breaker ----------------------===//</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment">//</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment">//</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment">//</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment">// This file implements the CriticalAntiDepBreaker class, which</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment">// implements register anti-dependence breaking along a blocks</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment">// critical path during post-RA scheduler.</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="comment">//</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span> </div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="preprocessor">#include &quot;<a class="code" href="CriticalAntiDepBreaker_8h.html">CriticalAntiDepBreaker.h</a>&quot;</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="preprocessor">#include &quot;<a class="code" href="ArrayRef_8h.html">llvm/ADT/ArrayRef.h</a>&quot;</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="preprocessor">#include &quot;<a class="code" href="BitVector_8h.html">llvm/ADT/BitVector.h</a>&quot;</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="preprocessor">#include &quot;<a class="code" href="DenseMap_8h.html">llvm/ADT/DenseMap.h</a>&quot;</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="preprocessor">#include &quot;<a class="code" href="SmallVector_8h.html">llvm/ADT/SmallVector.h</a>&quot;</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="preprocessor">#include &quot;<a class="code" href="MachineBasicBlock_8h.html">llvm/CodeGen/MachineBasicBlock.h</a>&quot;</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="preprocessor">#include &quot;<a class="code" href="MachineFrameInfo_8h.html">llvm/CodeGen/MachineFrameInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="preprocessor">#include &quot;<a class="code" href="MachineFunction_8h.html">llvm/CodeGen/MachineFunction.h</a>&quot;</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="preprocessor">#include &quot;<a class="code" href="MachineInstr_8h.html">llvm/CodeGen/MachineInstr.h</a>&quot;</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="preprocessor">#include &quot;<a class="code" href="MachineOperand_8h.html">llvm/CodeGen/MachineOperand.h</a>&quot;</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="preprocessor">#include &quot;<a class="code" href="MachineRegisterInfo_8h.html">llvm/CodeGen/MachineRegisterInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span><span class="preprocessor">#include &quot;<a class="code" href="RegisterClassInfo_8h.html">llvm/CodeGen/RegisterClassInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="preprocessor">#include &quot;<a class="code" href="ScheduleDAG_8h.html">llvm/CodeGen/ScheduleDAG.h</a>&quot;</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="preprocessor">#include &quot;<a class="code" href="TargetInstrInfo_8h.html">llvm/CodeGen/TargetInstrInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span><span class="preprocessor">#include &quot;<a class="code" href="TargetRegisterInfo_8h.html">llvm/CodeGen/TargetRegisterInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span><span class="preprocessor">#include &quot;<a class="code" href="TargetSubtargetInfo_8h.html">llvm/CodeGen/TargetSubtargetInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span><span class="preprocessor">#include &quot;<a class="code" href="MCInstrDesc_8h.html">llvm/MC/MCInstrDesc.h</a>&quot;</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span><span class="preprocessor">#include &quot;<a class="code" href="MCRegisterInfo_8h.html">llvm/MC/MCRegisterInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span><span class="preprocessor">#include &quot;<a class="code" href="Debug_8h.html">llvm/Support/Debug.h</a>&quot;</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span><span class="preprocessor">#include &quot;<a class="code" href="raw__ostream_8h.html">llvm/Support/raw_ostream.h</a>&quot;</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span><span class="preprocessor">#include &lt;cassert&gt;</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span><span class="preprocessor">#include &lt;map&gt;</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span><span class="preprocessor">#include &lt;utility&gt;</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span><span class="preprocessor">#include &lt;vector&gt;</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span> </div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span><span class="keyword">using namespace </span><a class="code hl_namespace" href="namespacellvm.html">llvm</a>;</div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span> </div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno"><a class="line" href="CriticalAntiDepBreaker_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">   42</a></span><span class="preprocessor">#define DEBUG_TYPE &quot;post-RA-sched&quot;</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span> </div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno"><a class="line" href="classllvm_1_1CriticalAntiDepBreaker.html#afc978d8ee6fe85244aa7c78486162dfa">   44</a></span><a class="code hl_function" href="classllvm_1_1CriticalAntiDepBreaker.html#afc978d8ee6fe85244aa7c78486162dfa">CriticalAntiDepBreaker::CriticalAntiDepBreaker</a>(<a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MFi,</div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span>                                               <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterClassInfo.html">RegisterClassInfo</a> &amp;RCI)</div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span>    : <a class="code hl_class" href="classllvm_1_1AntiDepBreaker.html">AntiDepBreaker</a>(), MF(MFi), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>(MF.getRegInfo()),</div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span>      <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>(MF.getSubtarget().getInstrInfo()),</div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span>      <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>(MF.getSubtarget().getRegisterInfo()), RegClassInfo(RCI),</div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span>      Classes(<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>-&gt;getNumRegs(), nullptr), KillIndices(<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>-&gt;getNumRegs(), 0),</div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span>      DefIndices(<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>-&gt;getNumRegs(), 0), KeepRegs(<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>-&gt;getNumRegs(), <a class="code hl_namespace" href="namespacefalse.html">false</a>) {}</div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span> </div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span><a class="code hl_function" href="classllvm_1_1CriticalAntiDepBreaker.html#a23e2e1740694eb1ea7ccbcc78e7643af">CriticalAntiDepBreaker::~CriticalAntiDepBreaker</a>() = <span class="keywordflow">default</span>;</div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span> </div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno"><a class="line" href="classllvm_1_1CriticalAntiDepBreaker.html#adb4573a84f25279673e3906914132a39">   54</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1CriticalAntiDepBreaker.html#adb4573a84f25279673e3906914132a39">CriticalAntiDepBreaker::StartBlock</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *BB) {</div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span>  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> BBSize = BB-&gt;<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#adbff55f335d303816547f35eb6edb948">size</a>();</div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span>  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, e = TRI-&gt;<a class="code hl_function" href="classllvm_1_1MCRegisterInfo.html#af946f316ed42f8b5eb99735a3b587ab5">getNumRegs</a>(); i != e; ++i) {</div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span>    <span class="comment">// Clear out the register class data.</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span>    Classes[i] = <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span> </div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span>    <span class="comment">// Initialize the indices to indicate that no registers are live.</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span>    KillIndices[i] = ~0u;</div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span>    DefIndices[i] = BBSize;</div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span>  }</div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span> </div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span>  <span class="comment">// Clear &quot;do not change&quot; set.</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span>  KeepRegs.<a class="code hl_function" href="classllvm_1_1BitVector.html#a168122d6ac4ed2a8b722e01b592ad289">reset</a>();</div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span> </div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span>  <span class="keywordtype">bool</span> IsReturnBlock = BB-&gt;<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#a82f5d244972c88ff03ee56d6c090ac70">isReturnBlock</a>();</div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span> </div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span>  <span class="comment">// Examine the live-in regs of all successors.</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span>  <span class="keywordflow">for</span> (<a class="code hl_typedef" href="classllvm_1_1MachineBasicBlock.html#a904414f0f44918a06bab99336cf587a7">MachineBasicBlock::succ_iterator</a> <a class="code hl_enumvalue" href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a6cbe5ff42f143903e1c67abf94613791">SI</a> = BB-&gt;<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#a6321b189ea8fd5058663f8a87d6c23e9">succ_begin</a>(),</div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span>         SE = BB-&gt;<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#a3ddd708642d60c1661992ff8ba1b215d">succ_end</a>(); <a class="code hl_enumvalue" href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a6cbe5ff42f143903e1c67abf94613791">SI</a> != SE; ++<a class="code hl_enumvalue" href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a6cbe5ff42f143903e1c67abf94613791">SI</a>)</div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span>    <span class="keywordflow">for</span> (<span class="keyword">const</span> <span class="keyword">auto</span> &amp;LI : (*SI)-&gt;liveins()) {</div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span>      <span class="keywordflow">for</span> (<a class="code hl_class" href="classllvm_1_1MCRegAliasIterator.html">MCRegAliasIterator</a> AI(LI.PhysReg, TRI, <span class="keyword">true</span>); AI.<a class="code hl_function" href="classllvm_1_1MCRegAliasIterator.html#ac336c049c12ead7be5b86e6d046f8ab0">isValid</a>(); ++AI) {</div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span>        <span class="keywordtype">unsigned</span> Reg = *AI;</div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span>        Classes[Reg] = <span class="keyword">reinterpret_cast&lt;</span><a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<span class="keyword">&gt;</span>(-1);</div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span>        KillIndices[Reg] = BBSize;</div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span>        DefIndices[Reg] = ~0u;</div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span>      }</div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span>    }</div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span> </div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span>  <span class="comment">// Mark live-out callee-saved registers. In a return block this is</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span>  <span class="comment">// all callee-saved registers. In non-return this is any</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span>  <span class="comment">// callee-saved register that is not saved in the prolog.</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> &amp;MFI = MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a54f334a9c8ca6d105eae383ae87e4524">getFrameInfo</a>();</div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span>  <a class="code hl_class" href="classllvm_1_1BitVector.html">BitVector</a> Pristine = MFI.<a class="code hl_function" href="classllvm_1_1MachineFrameInfo.html#aa42c3828ac3f788f2ef3ff6fa46e4926">getPristineRegs</a>(MF);</div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span>  <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code hl_typedef" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a> *<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">getRegInfo</a>().<a class="code hl_function" href="classllvm_1_1MachineRegisterInfo.html#a8ae9c5d17b40aa7be0189dd4f12dc315">getCalleeSavedRegs</a>(); *<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span>       ++<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span>    <span class="keywordtype">unsigned</span> Reg = *<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span>    <span class="keywordflow">if</span> (!IsReturnBlock &amp;&amp; !Pristine.<a class="code hl_function" href="classllvm_1_1BitVector.html#a15d63c566878e964c19139b2c76c0dab">test</a>(Reg))</div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span>      <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span>    <span class="keywordflow">for</span> (<a class="code hl_class" href="classllvm_1_1MCRegAliasIterator.html">MCRegAliasIterator</a> AI(*<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, TRI, <span class="keyword">true</span>); AI.<a class="code hl_function" href="classllvm_1_1MCRegAliasIterator.html#ac336c049c12ead7be5b86e6d046f8ab0">isValid</a>(); ++AI) {</div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span>      <span class="keywordtype">unsigned</span> Reg = *AI;</div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span>      Classes[Reg] = <span class="keyword">reinterpret_cast&lt;</span><a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<span class="keyword">&gt;</span>(-1);</div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span>      KillIndices[Reg] = BBSize;</div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span>      DefIndices[Reg] = ~0u;</div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span>    }</div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span>  }</div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span>}</div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span> </div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno"><a class="line" href="classllvm_1_1CriticalAntiDepBreaker.html#a75b902b674dccf813eded0d99d6b012e">  101</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1CriticalAntiDepBreaker.html#a75b902b674dccf813eded0d99d6b012e">CriticalAntiDepBreaker::FinishBlock</a>() {</div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span>  RegRefs.clear();</div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span>  KeepRegs.<a class="code hl_function" href="classllvm_1_1BitVector.html#a168122d6ac4ed2a8b722e01b592ad289">reset</a>();</div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span>}</div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span> </div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno"><a class="line" href="classllvm_1_1CriticalAntiDepBreaker.html#aca18e9d509308d7beff421164ce304e8">  106</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1CriticalAntiDepBreaker.html#aca18e9d509308d7beff421164ce304e8">CriticalAntiDepBreaker::Observe</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> Count,</div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span>                                     <span class="keywordtype">unsigned</span> InsertPosIndex) {</div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span>  <span class="comment">// Kill instructions can define registers but are really nops, and there might</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span>  <span class="comment">// be a real definition earlier that needs to be paired with uses dominated by</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span>  <span class="comment">// this kill.</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span> </div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span>  <span class="comment">// FIXME: It may be possible to remove the isKill() restriction once PR18663</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span>  <span class="comment">// has been properly fixed. There can be value in processing kills as seen in</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span>  <span class="comment">// the AggressiveAntiDepBreaker class.</span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.isDebugInstr() || <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.isKill())</div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span>    <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Count &lt; InsertPosIndex &amp;&amp; <span class="stringliteral">&quot;Instruction index out of expected range!&quot;</span>);</div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span> </div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span>  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> Reg = 0; Reg != TRI-&gt;<a class="code hl_function" href="classllvm_1_1MCRegisterInfo.html#af946f316ed42f8b5eb99735a3b587ab5">getNumRegs</a>(); ++Reg) {</div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span>    <span class="keywordflow">if</span> (KillIndices[Reg] != ~0u) {</div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span>      <span class="comment">// If Reg is currently live, then mark that it can&#39;t be renamed as</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span>      <span class="comment">// we don&#39;t know the extent of its live-range anymore (now that it</span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span>      <span class="comment">// has been scheduled).</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span>      Classes[Reg] = <span class="keyword">reinterpret_cast&lt;</span><a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<span class="keyword">&gt;</span>(-1);</div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span>      KillIndices[Reg] = Count;</div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span>    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (DefIndices[Reg] &lt; InsertPosIndex &amp;&amp; DefIndices[Reg] &gt;= Count) {</div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span>      <span class="comment">// Any register which was defined within the previous scheduling region</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span>      <span class="comment">// may have been rescheduled and its lifetime may overlap with registers</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span>      <span class="comment">// in ways not reflected in our current liveness state. For each such</span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span>      <span class="comment">// register, adjust the liveness state to be conservatively correct.</span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span>      Classes[Reg] = <span class="keyword">reinterpret_cast&lt;</span><a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<span class="keyword">&gt;</span>(-1);</div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span> </div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span>      <span class="comment">// Move the def index to the end of the previous region, to reflect</span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span>      <span class="comment">// that the def could theoretically have been scheduled at the end.</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span>      DefIndices[Reg] = InsertPosIndex;</div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span>    }</div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span>  }</div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span> </div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span>  PrescanInstruction(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span>  ScanInstruction(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, Count);</div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span>}</div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span><span class="comment"></span> </div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span><span class="comment">/// CriticalPathStep - Return the next SUnit after SU on the bottom-up</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span><span class="comment">/// critical path.</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno"><a class="line" href="CriticalAntiDepBreaker_8cpp.html#a4fcfebf71584254d08e964c5964ccf7e">  145</a></span><span class="comment"></span><span class="keyword">static</span> <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SDep.html">SDep</a> *<a class="code hl_function" href="AggressiveAntiDepBreaker_8cpp.html#a4bfac8dc3460d1e7628eba4c5d6e4a12">CriticalPathStep</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *SU) {</div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SDep.html">SDep</a> *Next = <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span>  <span class="keywordtype">unsigned</span> NextDepth = 0;</div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span>  <span class="comment">// Find the predecessor edge with the greatest depth.</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span>  <span class="keywordflow">for</span> (<a class="code hl_typedef" href="classllvm_1_1SUnit.html#a52b60ed5d8a25d285a41b00544b4047c">SUnit::const_pred_iterator</a> <a class="code hl_define" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a> = SU-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#ae2b43854b542de66eec6475adc48f56c">Preds</a>.begin(), PE = SU-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#ae2b43854b542de66eec6475adc48f56c">Preds</a>.end();</div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span>       <a class="code hl_define" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a> != PE; ++<a class="code hl_define" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>) {</div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *PredSU = <a class="code hl_define" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>-&gt;getSUnit();</div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span>    <span class="keywordtype">unsigned</span> PredLatency = <a class="code hl_define" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>-&gt;getLatency();</div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span>    <span class="keywordtype">unsigned</span> PredTotalLatency = PredSU-&gt;<a class="code hl_function" href="classllvm_1_1SUnit.html#a8926b25df7254ba2730fa5d7ec139862">getDepth</a>() + PredLatency;</div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span>    <span class="comment">// In the case of a latency tie, prefer an anti-dependency edge over</span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span>    <span class="comment">// other types of edges.</span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span>    <span class="keywordflow">if</span> (NextDepth &lt; PredTotalLatency ||</div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span>        (NextDepth == PredTotalLatency &amp;&amp; <a class="code hl_define" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>-&gt;getKind() == <a class="code hl_enumvalue" href="classllvm_1_1SDep.html#a07333f8ba53e0454b7ec6365860c0732abe9561936346ab5c5e22fe544994b06e">SDep::Anti</a>)) {</div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span>      NextDepth = PredTotalLatency;</div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span>      Next = &amp;*<a class="code hl_define" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>;</div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span>    }</div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span>  }</div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span>  <span class="keywordflow">return</span> Next;</div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span>}</div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span> </div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span><span class="keywordtype">void</span> CriticalAntiDepBreaker::PrescanInstruction(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) {</div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span>  <span class="comment">// It&#39;s not safe to change register allocation for source operands of</span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span>  <span class="comment">// instructions that have special allocation requirements. Also assume all</span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span>  <span class="comment">// registers used in a call must not be changed (ABI).</span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span>  <span class="comment">// FIXME: The issue with predicated instruction is more complex. We are being</span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span>  <span class="comment">// conservative here because the kill markers cannot be trusted after</span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span>  <span class="comment">// if-conversion:</span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span>  <span class="comment">// %r6 = LDR %sp, %reg0, 92, 14, %reg0; mem:LD4[FixedStack14]</span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span>  <span class="comment">// ...</span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span>  <span class="comment">// STR %r0, killed %r6, %reg0, 0, 0, %cpsr; mem:ST4[%395]</span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span>  <span class="comment">// %r6 = LDR %sp, %reg0, 100, 0, %cpsr; mem:LD4[FixedStack12]</span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span>  <span class="comment">// STR %r0, killed %r6, %reg0, 0, 14, %reg0; mem:ST4[%396](align=8)</span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span>  <span class="comment">//</span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span>  <span class="comment">// The first R6 kill is not really a kill since it&#39;s killed by a predicated</span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span>  <span class="comment">// instruction which may not be executed. The second R6 def may or may not</span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span>  <span class="comment">// re-define R6 so it&#39;s not safe to change it since the last R6 use cannot be</span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span>  <span class="comment">// changed.</span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span>  <span class="keywordtype">bool</span> Special =</div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span>      <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.isCall() || <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.hasExtraSrcRegAllocReq() || TII-&gt;<a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#abda2e966ced4c77ce8a78e5e063e07cd">isPredicated</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span> </div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span>  <span class="comment">// Scan the register operands for this instruction and update</span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span>  <span class="comment">// Classes and RegRefs.</span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span>  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, e = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumOperands(); i != e; ++i) {</div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span>    <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(i);</div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span>    <span class="keywordflow">if</span> (!MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>()) <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span>    <span class="keywordtype">unsigned</span> <a class="code hl_enumeration" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a> = MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span>    <span class="keywordflow">if</span> (Reg == 0) <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *NewRC = <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span> </div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span>    <span class="keywordflow">if</span> (i &lt; <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getDesc().getNumOperands())</div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span>      NewRC = TII-&gt;<a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#af81ceec76ff4ca95f29b037c28a54ba7">getRegClass</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getDesc(), i, TRI, MF);</div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span> </div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span>    <span class="comment">// For now, only allow the register to be changed if its register</span></div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span>    <span class="comment">// class is consistent across all uses.</span></div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span>    <span class="keywordflow">if</span> (!Classes[Reg] &amp;&amp; NewRC)</div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span>      Classes[<a class="code hl_enumeration" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>] = NewRC;</div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span>    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (!NewRC || Classes[Reg] != NewRC)</div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span>      Classes[<a class="code hl_enumeration" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>] = <span class="keyword">reinterpret_cast&lt;</span><a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<span class="keyword">&gt;</span>(-1);</div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span> </div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span>    <span class="comment">// Now check for aliases.</span></div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span>    <span class="keywordflow">for</span> (<a class="code hl_class" href="classllvm_1_1MCRegAliasIterator.html">MCRegAliasIterator</a> AI(Reg, TRI, <span class="keyword">false</span>); AI.<a class="code hl_function" href="classllvm_1_1MCRegAliasIterator.html#ac336c049c12ead7be5b86e6d046f8ab0">isValid</a>(); ++AI) {</div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span>      <span class="comment">// If an alias of the reg is used during the live range, give up.</span></div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span>      <span class="comment">// Note that this allows us to skip checking if AntiDepReg</span></div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span>      <span class="comment">// overlaps with any of the aliases, among other things.</span></div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span>      <span class="keywordtype">unsigned</span> AliasReg = *AI;</div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span>      <span class="keywordflow">if</span> (Classes[AliasReg]) {</div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span>        Classes[AliasReg] = <span class="keyword">reinterpret_cast&lt;</span><a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<span class="keyword">&gt;</span>(-1);</div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span>        Classes[<a class="code hl_enumeration" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>] = <span class="keyword">reinterpret_cast&lt;</span><a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<span class="keyword">&gt;</span>(-1);</div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span>      }</div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span>    }</div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span> </div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span>    <span class="comment">// If we&#39;re still willing to consider this register, note the reference.</span></div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span>    <span class="keywordflow">if</span> (Classes[Reg] != <span class="keyword">reinterpret_cast&lt;</span><a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<span class="keyword">&gt;</span>(-1))</div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span>      RegRefs.insert(std::make_pair(Reg, &amp;MO));</div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span> </div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span>    <span class="comment">// If this reg is tied and live (Classes[Reg] is set to -1), we can&#39;t change</span></div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span>    <span class="comment">// it or any of its sub or super regs. We need to use KeepRegs to mark the</span></div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span>    <span class="comment">// reg because not all uses of the same reg within an instruction are</span></div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span>    <span class="comment">// necessarily tagged as tied.</span></div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span>    <span class="comment">// Example: an x86 &quot;xor %eax, %eax&quot; will have one source operand tied to the</span></div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span>    <span class="comment">// def register but not the second (see PR20020 for details).</span></div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span>    <span class="comment">// FIXME: can this check be relaxed to account for undef uses</span></div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span>    <span class="comment">// of a register? In the above &#39;xor&#39; example, the uses of %eax are undef, so</span></div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span>    <span class="comment">// earlier instructions could still replace %eax even though the &#39;xor&#39;</span></div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span>    <span class="comment">// itself can&#39;t be changed.</span></div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span>    <span class="keywordflow">if</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.isRegTiedToUseOperand(i) &amp;&amp;</div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span>        Classes[<a class="code hl_enumeration" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>] == <span class="keyword">reinterpret_cast&lt;</span><a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<span class="keyword">&gt;</span>(-1)) {</div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span>      <span class="keywordflow">for</span> (<a class="code hl_class" href="classllvm_1_1MCSubRegIterator.html">MCSubRegIterator</a> SubRegs(Reg, TRI, <span class="comment">/*IncludeSelf=*/</span><span class="keyword">true</span>);</div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span>           SubRegs.<a class="code hl_function" href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#a82f1c2dcfab9e27af4497fb0e13c4c6f">isValid</a>(); ++SubRegs) {</div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span>        KeepRegs.<a class="code hl_function" href="classllvm_1_1BitVector.html#a62237ebe27691377a942abe7446332ec">set</a>(*SubRegs);</div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span>      }</div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span>      <span class="keywordflow">for</span> (<a class="code hl_class" href="classllvm_1_1MCSuperRegIterator.html">MCSuperRegIterator</a> SuperRegs(Reg, TRI);</div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span>           SuperRegs.<a class="code hl_function" href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#a82f1c2dcfab9e27af4497fb0e13c4c6f">isValid</a>(); ++SuperRegs) {</div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span>        KeepRegs.<a class="code hl_function" href="classllvm_1_1BitVector.html#a62237ebe27691377a942abe7446332ec">set</a>(*SuperRegs);</div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span>      }</div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span>    }</div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span> </div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span>    <span class="keywordflow">if</span> (MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a69544ec8658eadeed98245dc37c3a541">isUse</a>() &amp;&amp; Special) {</div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span>      <span class="keywordflow">if</span> (!KeepRegs.<a class="code hl_function" href="classllvm_1_1BitVector.html#a15d63c566878e964c19139b2c76c0dab">test</a>(Reg)) {</div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span>        <span class="keywordflow">for</span> (<a class="code hl_class" href="classllvm_1_1MCSubRegIterator.html">MCSubRegIterator</a> SubRegs(Reg, TRI, <span class="comment">/*IncludeSelf=*/</span><span class="keyword">true</span>);</div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span>             SubRegs.<a class="code hl_function" href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#a82f1c2dcfab9e27af4497fb0e13c4c6f">isValid</a>(); ++SubRegs)</div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span>          KeepRegs.<a class="code hl_function" href="classllvm_1_1BitVector.html#a62237ebe27691377a942abe7446332ec">set</a>(*SubRegs);</div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span>      }</div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span>    }</div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span>  }</div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span>}</div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span> </div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span><span class="keywordtype">void</span> CriticalAntiDepBreaker::ScanInstruction(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> Count) {</div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span>  <span class="comment">// Update liveness.</span></div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span>  <span class="comment">// Proceeding upwards, registers that are defed but not used in this</span></div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span>  <span class="comment">// instruction are now dead.</span></div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.isKill() &amp;&amp; <span class="stringliteral">&quot;Attempting to scan a kill instruction&quot;</span>);</div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span> </div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span>  <span class="keywordflow">if</span> (!TII-&gt;<a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#abda2e966ced4c77ce8a78e5e063e07cd">isPredicated</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)) {</div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span>    <span class="comment">// Predicated defs are modeled as read + write, i.e. similar to two</span></div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span>    <span class="comment">// address updates.</span></div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span>    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, e = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumOperands(); i != e; ++i) {</div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span>      <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(i);</div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span> </div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span>      <span class="keywordflow">if</span> (MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a55fdcb2a9df9a69067eed1bc17a0b927">isRegMask</a>())</div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span>        <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, e = TRI-&gt;<a class="code hl_function" href="classllvm_1_1MCRegisterInfo.html#af946f316ed42f8b5eb99735a3b587ab5">getNumRegs</a>(); i != e; ++i)</div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span>          <span class="keywordflow">if</span> (MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ad5bef9f5be828b62f053b3017eb9dbdb">clobbersPhysReg</a>(i)) {</div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span>            DefIndices[i] = Count;</div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span>            KillIndices[i] = ~0u;</div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span>            KeepRegs.<a class="code hl_function" href="classllvm_1_1BitVector.html#a168122d6ac4ed2a8b722e01b592ad289">reset</a>(i);</div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span>            Classes[i] = <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span>            RegRefs.erase(i);</div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span>          }</div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span> </div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span>      <span class="keywordflow">if</span> (!MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>()) <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span>      <span class="keywordtype">unsigned</span> <a class="code hl_enumeration" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a> = MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span>      <span class="keywordflow">if</span> (Reg == 0) <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span>      <span class="keywordflow">if</span> (!MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a75eb135014670ce946e78739cdc9b51b">isDef</a>()) <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span> </div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span>      <span class="comment">// Ignore two-addr defs.</span></div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span>      <span class="keywordflow">if</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.isRegTiedToUseOperand(i))</div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span>        <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span> </div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span>      <span class="comment">// If we&#39;ve already marked this reg as unchangeable, don&#39;t remove</span></div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span>      <span class="comment">// it or any of its subregs from KeepRegs.</span></div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span>      <span class="keywordtype">bool</span> Keep = KeepRegs.<a class="code hl_function" href="classllvm_1_1BitVector.html#a15d63c566878e964c19139b2c76c0dab">test</a>(Reg);</div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span> </div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span>      <span class="comment">// For the reg itself and all subregs: update the def to current;</span></div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span>      <span class="comment">// reset the kill state, any restrictions, and references.</span></div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span>      <span class="keywordflow">for</span> (<a class="code hl_class" href="classllvm_1_1MCSubRegIterator.html">MCSubRegIterator</a> SRI(Reg, TRI, <span class="keyword">true</span>); SRI.<a class="code hl_function" href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#a82f1c2dcfab9e27af4497fb0e13c4c6f">isValid</a>(); ++SRI) {</div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span>        <span class="keywordtype">unsigned</span> SubregReg = *SRI;</div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span>        DefIndices[SubregReg] = Count;</div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span>        KillIndices[SubregReg] = ~0u;</div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span>        Classes[SubregReg] = <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span>        RegRefs.erase(SubregReg);</div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span>        <span class="keywordflow">if</span> (!Keep)</div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span>          KeepRegs.<a class="code hl_function" href="classllvm_1_1BitVector.html#a168122d6ac4ed2a8b722e01b592ad289">reset</a>(SubregReg);</div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span>      }</div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span>      <span class="comment">// Conservatively mark super-registers as unusable.</span></div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span>      <span class="keywordflow">for</span> (<a class="code hl_class" href="classllvm_1_1MCSuperRegIterator.html">MCSuperRegIterator</a> SR(Reg, TRI); SR.<a class="code hl_function" href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#a82f1c2dcfab9e27af4497fb0e13c4c6f">isValid</a>(); ++SR)</div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span>        Classes[*SR] = <span class="keyword">reinterpret_cast&lt;</span><a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<span class="keyword">&gt;</span>(-1);</div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span>    }</div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span>  }</div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span>  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, e = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumOperands(); i != e; ++i) {</div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span>    <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(i);</div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span>    <span class="keywordflow">if</span> (!MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>()) <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span>    <span class="keywordtype">unsigned</span> <a class="code hl_enumeration" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a> = MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span>    <span class="keywordflow">if</span> (Reg == 0) <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno">  308</span>    <span class="keywordflow">if</span> (!MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a69544ec8658eadeed98245dc37c3a541">isUse</a>()) <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span> </div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *NewRC = <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno">  311</span>    <span class="keywordflow">if</span> (i &lt; <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getDesc().getNumOperands())</div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span>      NewRC = TII-&gt;<a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#af81ceec76ff4ca95f29b037c28a54ba7">getRegClass</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getDesc(), i, TRI, MF);</div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span> </div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span>    <span class="comment">// For now, only allow the register to be changed if its register</span></div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno">  315</span>    <span class="comment">// class is consistent across all uses.</span></div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span>    <span class="keywordflow">if</span> (!Classes[Reg] &amp;&amp; NewRC)</div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span>      Classes[<a class="code hl_enumeration" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>] = NewRC;</div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span>    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (!NewRC || Classes[Reg] != NewRC)</div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span>      Classes[<a class="code hl_enumeration" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>] = <span class="keyword">reinterpret_cast&lt;</span><a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<span class="keyword">&gt;</span>(-1);</div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span> </div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span>    RegRefs.insert(std::make_pair(Reg, &amp;MO));</div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span> </div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span>    <span class="comment">// It wasn&#39;t previously live but now it is, this is a kill.</span></div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno">  324</span>    <span class="comment">// Repeat for all aliases.</span></div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span>    <span class="keywordflow">for</span> (<a class="code hl_class" href="classllvm_1_1MCRegAliasIterator.html">MCRegAliasIterator</a> AI(Reg, TRI, <span class="keyword">true</span>); AI.<a class="code hl_function" href="classllvm_1_1MCRegAliasIterator.html#ac336c049c12ead7be5b86e6d046f8ab0">isValid</a>(); ++AI) {</div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span>      <span class="keywordtype">unsigned</span> AliasReg = *AI;</div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span>      <span class="keywordflow">if</span> (KillIndices[AliasReg] == ~0u) {</div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span>        KillIndices[AliasReg] = Count;</div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span>        DefIndices[AliasReg] = ~0u;</div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span>      }</div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span>    }</div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno">  332</span>  }</div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno">  333</span>}</div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno">  334</span> </div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno">  335</span><span class="comment">// Check all machine operands that reference the antidependent register and must</span></div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno">  336</span><span class="comment">// be replaced by NewReg. Return true if any of their parent instructions may</span></div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno">  337</span><span class="comment">// clobber the new register.</span></div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno">  338</span><span class="comment">//</span></div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno">  339</span><span class="comment">// Note: AntiDepReg may be referenced by a two-address instruction such that</span></div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno">  340</span><span class="comment">// it&#39;s use operand is tied to a def operand. We guard against the case in which</span></div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno">  341</span><span class="comment">// the two-address instruction also defines NewReg, as may happen with</span></div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno">  342</span><span class="comment">// pre/postincrement loads. In this case, both the use and def operands are in</span></div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno">  343</span><span class="comment">// RegRefs because the def is inserted by PrescanInstruction and not erased</span></div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno">  344</span><span class="comment">// during ScanInstruction. So checking for an instruction with definitions of</span></div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno">  345</span><span class="comment">// both NewReg and AntiDepReg covers it.</span></div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno">  346</span><span class="keywordtype">bool</span></div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno">  347</span>CriticalAntiDepBreaker::isNewRegClobberedByRefs(RegRefIter RegRefBegin,</div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno">  348</span>                                                RegRefIter RegRefEnd,</div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno">  349</span>                                                <span class="keywordtype">unsigned</span> NewReg) {</div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno">  350</span>  <span class="keywordflow">for</span> (RegRefIter <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = RegRefBegin; <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != RegRefEnd; ++<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> ) {</div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno">  351</span>    <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *RefOper = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;second;</div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno">  352</span> </div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno">  353</span>    <span class="comment">// Don&#39;t allow the instruction defining AntiDepReg to earlyclobber its</span></div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno">  354</span>    <span class="comment">// operands, in case they may be assigned to NewReg. In this case antidep</span></div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno">  355</span>    <span class="comment">// breaking must fail, but it&#39;s too rare to bother optimizing.</span></div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno">  356</span>    <span class="keywordflow">if</span> (RefOper-&gt;<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a75eb135014670ce946e78739cdc9b51b">isDef</a>() &amp;&amp; RefOper-&gt;<a class="code hl_function" href="classllvm_1_1MachineOperand.html#abd6aa9da048ef7a4faeaac6484d5c9a6">isEarlyClobber</a>())</div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno">  357</span>      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno">  358</span> </div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno">  359</span>    <span class="comment">// Handle cases in which this instruction defines NewReg.</span></div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno">  360</span>    <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> = RefOper-&gt;<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a9719077fcba2cd439e84897257a47bb0">getParent</a>();</div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno">  361</span>    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, e = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getNumOperands(); i != e; ++i) {</div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno">  362</span>      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;CheckOper = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getOperand(i);</div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno">  363</span> </div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno">  364</span>      <span class="keywordflow">if</span> (CheckOper.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a55fdcb2a9df9a69067eed1bc17a0b927">isRegMask</a>() &amp;&amp; CheckOper.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ad5bef9f5be828b62f053b3017eb9dbdb">clobbersPhysReg</a>(NewReg))</div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno">  365</span>        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno">  366</span> </div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span>      <span class="keywordflow">if</span> (!CheckOper.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() || !CheckOper.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a75eb135014670ce946e78739cdc9b51b">isDef</a>() ||</div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno">  368</span>          CheckOper.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>() != NewReg)</div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno">  369</span>        <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno">  370</span> </div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno">  371</span>      <span class="comment">// Don&#39;t allow the instruction to define NewReg and AntiDepReg.</span></div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno">  372</span>      <span class="comment">// When AntiDepReg is renamed it will be an illegal op.</span></div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno">  373</span>      <span class="keywordflow">if</span> (RefOper-&gt;<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a75eb135014670ce946e78739cdc9b51b">isDef</a>())</div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno">  374</span>        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno">  375</span> </div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno">  376</span>      <span class="comment">// Don&#39;t allow an instruction using AntiDepReg to be earlyclobbered by</span></div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno">  377</span>      <span class="comment">// NewReg.</span></div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno">  378</span>      <span class="keywordflow">if</span> (CheckOper.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#abd6aa9da048ef7a4faeaac6484d5c9a6">isEarlyClobber</a>())</div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno">  379</span>        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno">  380</span> </div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno">  381</span>      <span class="comment">// Don&#39;t allow inline asm to define NewReg at all. Who knows what it&#39;s</span></div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno">  382</span>      <span class="comment">// doing with it.</span></div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno">  383</span>      <span class="keywordflow">if</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;isInlineAsm())</div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno">  384</span>        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno">  385</span>    }</div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno">  386</span>  }</div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno">  387</span>  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno">  388</span>}</div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno">  389</span> </div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno">  390</span><span class="keywordtype">unsigned</span> CriticalAntiDepBreaker::</div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno">  391</span>findSuitableFreeRegister(RegRefIter RegRefBegin,</div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno">  392</span>                         RegRefIter RegRefEnd,</div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno">  393</span>                         <span class="keywordtype">unsigned</span> AntiDepReg,</div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno">  394</span>                         <span class="keywordtype">unsigned</span> LastNewReg,</div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno">  395</span>                         <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno">  396</span>                         <a class="code hl_class" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;unsigned&gt;</a> &amp;Forbid) {</div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno">  397</span>  <a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MCPhysReg&gt;</a> Order = RegClassInfo.<a class="code hl_function" href="classllvm_1_1RegisterClassInfo.html#af70a84f2b85d3855dfed655b61dce250">getOrder</a>(RC);</div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno">  398</span>  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0; i != Order.<a class="code hl_function" href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>(); ++i) {</div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno">  399</span>    <span class="keywordtype">unsigned</span> NewReg = Order[i];</div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno">  400</span>    <span class="comment">// Don&#39;t replace a register with itself.</span></div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno">  401</span>    <span class="keywordflow">if</span> (NewReg == AntiDepReg) <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno">  402</span>    <span class="comment">// Don&#39;t replace a register with one that was recently used to repair</span></div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno">  403</span>    <span class="comment">// an anti-dependence with this AntiDepReg, because that would</span></div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno">  404</span>    <span class="comment">// re-introduce that anti-dependence.</span></div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno">  405</span>    <span class="keywordflow">if</span> (NewReg == LastNewReg) <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno">  406</span>    <span class="comment">// If any instructions that define AntiDepReg also define the NewReg, it&#39;s</span></div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno">  407</span>    <span class="comment">// not suitable.  For example, Instruction with multiple definitions can</span></div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno">  408</span>    <span class="comment">// result in this condition.</span></div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno">  409</span>    <span class="keywordflow">if</span> (isNewRegClobberedByRefs(RegRefBegin, RegRefEnd, NewReg)) <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno">  410</span>    <span class="comment">// If NewReg is dead and NewReg&#39;s most recent def is not before</span></div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno">  411</span>    <span class="comment">// AntiDepReg&#39;s kill, it&#39;s safe to replace AntiDepReg with NewReg.</span></div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno">  412</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(((KillIndices[AntiDepReg] == ~0u) != (DefIndices[AntiDepReg] == ~0u))</div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno">  413</span>           &amp;&amp; <span class="stringliteral">&quot;Kill and Def maps aren&#39;t consistent for AntiDepReg!&quot;</span>);</div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno">  414</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(((KillIndices[NewReg] == ~0u) != (DefIndices[NewReg] == ~0u))</div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno">  415</span>           &amp;&amp; <span class="stringliteral">&quot;Kill and Def maps aren&#39;t consistent for NewReg!&quot;</span>);</div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno">  416</span>    <span class="keywordflow">if</span> (KillIndices[NewReg] != ~0u ||</div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno">  417</span>        Classes[NewReg] == <span class="keyword">reinterpret_cast&lt;</span><a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<span class="keyword">&gt;</span>(-1) ||</div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno">  418</span>        KillIndices[AntiDepReg] &gt; DefIndices[NewReg])</div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno">  419</span>      <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno">  420</span>    <span class="comment">// If NewReg overlaps any of the forbidden registers, we can&#39;t use it.</span></div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno">  421</span>    <span class="keywordtype">bool</span> Forbidden = <span class="keyword">false</span>;</div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno">  422</span>    <span class="keywordflow">for</span> (<a class="code hl_typedef" href="classllvm_1_1SmallVectorImpl.html#ac5b936169badf0b703567eb960278648">SmallVectorImpl&lt;unsigned&gt;::iterator</a> it = Forbid.<a class="code hl_function" href="classllvm_1_1SmallVectorTemplateCommon.html#a8a045d250952c0867382a9840ee18fdf">begin</a>(),</div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno">  423</span>           ite = Forbid.<a class="code hl_function" href="classllvm_1_1SmallVectorTemplateCommon.html#a075e34e98605d0e7c289763a104869ac">end</a>(); it != ite; ++it)</div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno">  424</span>      <span class="keywordflow">if</span> (TRI-&gt;<a class="code hl_function" href="classllvm_1_1TargetRegisterInfo.html#aca6e818c5985c7239b695fff3a701f62">regsOverlap</a>(NewReg, *it)) {</div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno">  425</span>        Forbidden = <span class="keyword">true</span>;</div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno">  426</span>        <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno">  427</span>      }</div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno">  428</span>    <span class="keywordflow">if</span> (Forbidden) <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno">  429</span>    <span class="keywordflow">return</span> NewReg;</div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno">  430</span>  }</div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno">  431</span> </div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno">  432</span>  <span class="comment">// No registers are free and available!</span></div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno">  433</span>  <span class="keywordflow">return</span> 0;</div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno">  434</span>}</div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno">  435</span> </div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno"><a class="line" href="classllvm_1_1CriticalAntiDepBreaker.html#a5a71ccecb00de06004fb421a568dd7b4">  436</a></span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1CriticalAntiDepBreaker.html#a5a71ccecb00de06004fb421a568dd7b4">CriticalAntiDepBreaker::</a></div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno">  437</span><a class="code hl_function" href="classllvm_1_1CriticalAntiDepBreaker.html#a5a71ccecb00de06004fb421a568dd7b4">BreakAntiDependencies</a>(<span class="keyword">const</span> std::vector&lt;SUnit&gt; &amp;SUnits,</div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno">  438</span>                      <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> Begin,</div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno">  439</span>                      <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> End,</div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno">  440</span>                      <span class="keywordtype">unsigned</span> InsertPosIndex,</div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno">  441</span>                      <a class="code hl_typedef" href="classllvm_1_1AntiDepBreaker.html#ac7d31ffb864a2f69dccfb924472f9cb6">DbgValueVector</a> &amp;DbgValues) {</div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno">  442</span>  <span class="comment">// The code below assumes that there is at least one instruction,</span></div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno">  443</span>  <span class="comment">// so just duck out immediately if the block is empty.</span></div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno">  444</span>  <span class="keywordflow">if</span> (SUnits.empty()) <span class="keywordflow">return</span> 0;</div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno">  445</span> </div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno">  446</span>  <span class="comment">// Keep a map of the MachineInstr*&#39;s back to the SUnit representing them.</span></div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno">  447</span>  <span class="comment">// This is used for updating debug information.</span></div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno">  448</span>  <span class="comment">//</span></div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno">  449</span>  <span class="comment">// FIXME: Replace this with the existing map in ScheduleDAGInstrs::MISUnitMap</span></div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno">  450</span>  <a class="code hl_class" href="classllvm_1_1DenseMap.html">DenseMap&lt;MachineInstr *, const SUnit *&gt;</a> MISUnitMap;</div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno">  451</span> </div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno">  452</span>  <span class="comment">// Find the node at the bottom of the critical path.</span></div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno">  453</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *Max = <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno">  454</span>  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, e = SUnits.size(); i != e; ++i) {</div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno">  455</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *SU = &amp;SUnits[i];</div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno">  456</span>    MISUnitMap[SU-&gt;<a class="code hl_function" href="classllvm_1_1SUnit.html#afc98c2c5417cad1a90fc4fe241fe8ba4">getInstr</a>()] = SU;</div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno">  457</span>    <span class="keywordflow">if</span> (!Max || SU-&gt;<a class="code hl_function" href="classllvm_1_1SUnit.html#a8926b25df7254ba2730fa5d7ec139862">getDepth</a>() + SU-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#a72e0568b7bf0e9a97260c34264a549a0">Latency</a> &gt; Max-&gt;getDepth() + Max-&gt;Latency)</div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno">  458</span>      Max = SU;</div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno">  459</span>  }</div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno">  460</span> </div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno">  461</span><span class="preprocessor">#ifndef NDEBUG</span></div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno">  462</span>  {</div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno">  463</span>    <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Critical path has total latency &quot;</span></div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno">  464</span>                      &lt;&lt; (Max-&gt;getDepth() + Max-&gt;Latency) &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>);</div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno">  465</span>    <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Available regs:&quot;</span>);</div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno">  466</span>    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> Reg = 0; Reg &lt; TRI-&gt;<a class="code hl_function" href="classllvm_1_1MCRegisterInfo.html#af946f316ed42f8b5eb99735a3b587ab5">getNumRegs</a>(); ++Reg) {</div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno">  467</span>      <span class="keywordflow">if</span> (KillIndices[Reg] == ~0u)</div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno">  468</span>        <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot; &quot;</span> &lt;&lt; <a class="code hl_function" href="namespacellvm.html#af2558be0a37011f8cab1934429d7a64e">printReg</a>(Reg, TRI));</div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno">  469</span>    }</div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno">  470</span>    <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>);</div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno">  471</span>  }</div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno">  472</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno">  473</span> </div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno">  474</span>  <span class="comment">// Track progress along the critical path through the SUnit graph as we walk</span></div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno">  475</span>  <span class="comment">// the instructions.</span></div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno">  476</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *CriticalPathSU = Max;</div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno">  477</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *CriticalPathMI = CriticalPathSU-&gt;<a class="code hl_function" href="classllvm_1_1SUnit.html#afc98c2c5417cad1a90fc4fe241fe8ba4">getInstr</a>();</div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno">  478</span> </div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno">  479</span>  <span class="comment">// Consider this pattern:</span></div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno">  480</span>  <span class="comment">//   A = ...</span></div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno">  481</span>  <span class="comment">//   ... = A</span></div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno">  482</span>  <span class="comment">//   A = ...</span></div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno">  483</span>  <span class="comment">//   ... = A</span></div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno">  484</span>  <span class="comment">//   A = ...</span></div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno">  485</span>  <span class="comment">//   ... = A</span></div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno">  486</span>  <span class="comment">//   A = ...</span></div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno">  487</span>  <span class="comment">//   ... = A</span></div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno">  488</span>  <span class="comment">// There are three anti-dependencies here, and without special care,</span></div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno">  489</span>  <span class="comment">// we&#39;d break all of them using the same register:</span></div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno">  490</span>  <span class="comment">//   A = ...</span></div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno">  491</span>  <span class="comment">//   ... = A</span></div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno">  492</span>  <span class="comment">//   B = ...</span></div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno">  493</span>  <span class="comment">//   ... = B</span></div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno">  494</span>  <span class="comment">//   B = ...</span></div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno">  495</span>  <span class="comment">//   ... = B</span></div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno">  496</span>  <span class="comment">//   B = ...</span></div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno">  497</span>  <span class="comment">//   ... = B</span></div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno">  498</span>  <span class="comment">// because at each anti-dependence, B is the first register that</span></div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno">  499</span>  <span class="comment">// isn&#39;t A which is free.  This re-introduces anti-dependencies</span></div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno">  500</span>  <span class="comment">// at all but one of the original anti-dependencies that we were</span></div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno">  501</span>  <span class="comment">// trying to break.  To avoid this, keep track of the most recent</span></div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno">  502</span>  <span class="comment">// register that each register was replaced with, avoid</span></div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno">  503</span>  <span class="comment">// using it to repair an anti-dependence on the same register.</span></div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno">  504</span>  <span class="comment">// This lets us produce this:</span></div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno">  505</span>  <span class="comment">//   A = ...</span></div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno">  506</span>  <span class="comment">//   ... = A</span></div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno">  507</span>  <span class="comment">//   B = ...</span></div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno">  508</span>  <span class="comment">//   ... = B</span></div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno">  509</span>  <span class="comment">//   C = ...</span></div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno">  510</span>  <span class="comment">//   ... = C</span></div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno">  511</span>  <span class="comment">//   B = ...</span></div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno">  512</span>  <span class="comment">//   ... = B</span></div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno">  513</span>  <span class="comment">// This still has an anti-dependence on B, but at least it isn&#39;t on the</span></div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno">  514</span>  <span class="comment">// original critical path.</span></div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno">  515</span>  <span class="comment">//</span></div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno">  516</span>  <span class="comment">// TODO: If we tracked more than one register here, we could potentially</span></div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno">  517</span>  <span class="comment">// fix that remaining critical edge too. This is a little more involved,</span></div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno">  518</span>  <span class="comment">// because unlike the most recent register, less recent registers should</span></div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno">  519</span>  <span class="comment">// still be considered, though only if no other registers are available.</span></div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno">  520</span>  std::vector&lt;unsigned&gt; LastNewReg(TRI-&gt;<a class="code hl_function" href="classllvm_1_1MCRegisterInfo.html#af946f316ed42f8b5eb99735a3b587ab5">getNumRegs</a>(), 0);</div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno">  521</span> </div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno">  522</span>  <span class="comment">// Attempt to break anti-dependence edges on the critical path. Walk the</span></div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno">  523</span>  <span class="comment">// instructions from the bottom up, tracking information about liveness</span></div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno">  524</span>  <span class="comment">// as we go to help determine which registers are available.</span></div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno">  525</span>  <span class="keywordtype">unsigned</span> Broken = 0;</div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno">  526</span>  <span class="keywordtype">unsigned</span> Count = InsertPosIndex - 1;</div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno">  527</span>  <span class="keywordflow">for</span> (<a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = End, <a class="code hl_variable" href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a> = Begin; <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != <a class="code hl_variable" href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a>; --Count) {</div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno">  528</span>    <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> = *--<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno">  529</span>    <span class="comment">// Kill instructions can define registers but are really nops, and there</span></div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno">  530</span>    <span class="comment">// might be a real definition earlier that needs to be paired with uses</span></div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno">  531</span>    <span class="comment">// dominated by this kill.</span></div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno">  532</span> </div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno">  533</span>    <span class="comment">// FIXME: It may be possible to remove the isKill() restriction once PR18663</span></div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno">  534</span>    <span class="comment">// has been properly fixed. There can be value in processing kills as seen</span></div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno">  535</span>    <span class="comment">// in the AggressiveAntiDepBreaker class.</span></div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno">  536</span>    <span class="keywordflow">if</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.isDebugInstr() || <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.isKill())</div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno">  537</span>      <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno">  538</span> </div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno">  539</span>    <span class="comment">// Check if this instruction has a dependence on the critical path that</span></div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno">  540</span>    <span class="comment">// is an anti-dependence that we may be able to break. If it is, set</span></div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno">  541</span>    <span class="comment">// AntiDepReg to the non-zero register associated with the anti-dependence.</span></div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno">  542</span>    <span class="comment">//</span></div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno">  543</span>    <span class="comment">// We limit our attention to the critical path as a heuristic to avoid</span></div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno">  544</span>    <span class="comment">// breaking anti-dependence edges that aren&#39;t going to significantly</span></div>
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno">  545</span>    <span class="comment">// impact the overall schedule. There are a limited number of registers</span></div>
<div class="line"><a id="l00546" name="l00546"></a><span class="lineno">  546</span>    <span class="comment">// and we want to save them for the important edges.</span></div>
<div class="line"><a id="l00547" name="l00547"></a><span class="lineno">  547</span>    <span class="comment">//</span></div>
<div class="line"><a id="l00548" name="l00548"></a><span class="lineno">  548</span>    <span class="comment">// TODO: Instructions with multiple defs could have multiple</span></div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno">  549</span>    <span class="comment">// anti-dependencies. The current code here only knows how to break one</span></div>
<div class="line"><a id="l00550" name="l00550"></a><span class="lineno">  550</span>    <span class="comment">// edge per instruction. Note that we&#39;d have to be able to break all of</span></div>
<div class="line"><a id="l00551" name="l00551"></a><span class="lineno">  551</span>    <span class="comment">// the anti-dependencies in an instruction in order to be effective.</span></div>
<div class="line"><a id="l00552" name="l00552"></a><span class="lineno">  552</span>    <span class="keywordtype">unsigned</span> AntiDepReg = 0;</div>
<div class="line"><a id="l00553" name="l00553"></a><span class="lineno">  553</span>    <span class="keywordflow">if</span> (&amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> == CriticalPathMI) {</div>
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno">  554</span>      <span class="keywordflow">if</span> (<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SDep.html">SDep</a> *Edge = <a class="code hl_function" href="AggressiveAntiDepBreaker_8cpp.html#a4bfac8dc3460d1e7628eba4c5d6e4a12">CriticalPathStep</a>(CriticalPathSU)) {</div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno">  555</span>        <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *NextSU = Edge-&gt;getSUnit();</div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno">  556</span> </div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno">  557</span>        <span class="comment">// Only consider anti-dependence edges.</span></div>
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno">  558</span>        <span class="keywordflow">if</span> (Edge-&gt;getKind() == <a class="code hl_enumvalue" href="classllvm_1_1SDep.html#a07333f8ba53e0454b7ec6365860c0732abe9561936346ab5c5e22fe544994b06e">SDep::Anti</a>) {</div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno">  559</span>          AntiDepReg = Edge-&gt;getReg();</div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno">  560</span>          <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(AntiDepReg != 0 &amp;&amp; <span class="stringliteral">&quot;Anti-dependence on reg0?&quot;</span>);</div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno">  561</span>          <span class="keywordflow">if</span> (!MRI.<a class="code hl_function" href="classllvm_1_1MachineRegisterInfo.html#a8c52645cdf8bf296f62276354ddffad1">isAllocatable</a>(AntiDepReg))</div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno">  562</span>            <span class="comment">// Don&#39;t break anti-dependencies on non-allocatable registers.</span></div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno">  563</span>            AntiDepReg = 0;</div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno">  564</span>          <span class="keywordflow">else</span> <span class="keywordflow">if</span> (KeepRegs.<a class="code hl_function" href="classllvm_1_1BitVector.html#a15d63c566878e964c19139b2c76c0dab">test</a>(AntiDepReg))</div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno">  565</span>            <span class="comment">// Don&#39;t break anti-dependencies if a use down below requires</span></div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno">  566</span>            <span class="comment">// this exact register.</span></div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno">  567</span>            AntiDepReg = 0;</div>
<div class="line"><a id="l00568" name="l00568"></a><span class="lineno">  568</span>          <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno">  569</span>            <span class="comment">// If the SUnit has other dependencies on the SUnit that it</span></div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno">  570</span>            <span class="comment">// anti-depends on, don&#39;t bother breaking the anti-dependency</span></div>
<div class="line"><a id="l00571" name="l00571"></a><span class="lineno">  571</span>            <span class="comment">// since those edges would prevent such units from being</span></div>
<div class="line"><a id="l00572" name="l00572"></a><span class="lineno">  572</span>            <span class="comment">// scheduled past each other regardless.</span></div>
<div class="line"><a id="l00573" name="l00573"></a><span class="lineno">  573</span>            <span class="comment">//</span></div>
<div class="line"><a id="l00574" name="l00574"></a><span class="lineno">  574</span>            <span class="comment">// Also, if there are dependencies on other SUnits with the</span></div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno">  575</span>            <span class="comment">// same register as the anti-dependency, don&#39;t attempt to</span></div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno">  576</span>            <span class="comment">// break it.</span></div>
<div class="line"><a id="l00577" name="l00577"></a><span class="lineno">  577</span>            <span class="keywordflow">for</span> (<a class="code hl_typedef" href="classllvm_1_1SUnit.html#a52b60ed5d8a25d285a41b00544b4047c">SUnit::const_pred_iterator</a> <a class="code hl_define" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a> = CriticalPathSU-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#ae2b43854b542de66eec6475adc48f56c">Preds</a>.begin(),</div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno">  578</span>                 PE = CriticalPathSU-&gt;<a class="code hl_variable" href="classllvm_1_1SUnit.html#ae2b43854b542de66eec6475adc48f56c">Preds</a>.end(); <a class="code hl_define" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a> != PE; ++<a class="code hl_define" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>)</div>
<div class="line"><a id="l00579" name="l00579"></a><span class="lineno">  579</span>              <span class="keywordflow">if</span> (<a class="code hl_define" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>-&gt;getSUnit() == NextSU ?</div>
<div class="line"><a id="l00580" name="l00580"></a><span class="lineno">  580</span>                    (<a class="code hl_define" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>-&gt;getKind() != <a class="code hl_enumvalue" href="classllvm_1_1SDep.html#a07333f8ba53e0454b7ec6365860c0732abe9561936346ab5c5e22fe544994b06e">SDep::Anti</a> || <a class="code hl_define" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>-&gt;getReg() != AntiDepReg) :</div>
<div class="line"><a id="l00581" name="l00581"></a><span class="lineno">  581</span>                    (<a class="code hl_define" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>-&gt;getKind() == <a class="code hl_struct" href="structllvm_1_1DWARFYAML_1_1Data.html">SDep::Data</a> &amp;&amp; <a class="code hl_define" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>-&gt;getReg() == AntiDepReg)) {</div>
<div class="line"><a id="l00582" name="l00582"></a><span class="lineno">  582</span>                AntiDepReg = 0;</div>
<div class="line"><a id="l00583" name="l00583"></a><span class="lineno">  583</span>                <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno">  584</span>              }</div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno">  585</span>          }</div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno">  586</span>        }</div>
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno">  587</span>        CriticalPathSU = NextSU;</div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno">  588</span>        CriticalPathMI = CriticalPathSU-&gt;<a class="code hl_function" href="classllvm_1_1SUnit.html#afc98c2c5417cad1a90fc4fe241fe8ba4">getInstr</a>();</div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno">  589</span>      } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00590" name="l00590"></a><span class="lineno">  590</span>        <span class="comment">// We&#39;ve reached the end of the critical path.</span></div>
<div class="line"><a id="l00591" name="l00591"></a><span class="lineno">  591</span>        CriticalPathSU = <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno">  592</span>        CriticalPathMI = <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno">  593</span>      }</div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno">  594</span>    }</div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno">  595</span> </div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno">  596</span>    PrescanInstruction(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno">  597</span> </div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno">  598</span>    <a class="code hl_class" href="classllvm_1_1SmallVector.html">SmallVector&lt;unsigned, 2&gt;</a> ForbidRegs;</div>
<div class="line"><a id="l00599" name="l00599"></a><span class="lineno">  599</span> </div>
<div class="line"><a id="l00600" name="l00600"></a><span class="lineno">  600</span>    <span class="comment">// If MI&#39;s defs have a special allocation requirement, don&#39;t allow</span></div>
<div class="line"><a id="l00601" name="l00601"></a><span class="lineno">  601</span>    <span class="comment">// any def registers to be changed. Also assume all registers</span></div>
<div class="line"><a id="l00602" name="l00602"></a><span class="lineno">  602</span>    <span class="comment">// defined in a call must not be changed (ABI).</span></div>
<div class="line"><a id="l00603" name="l00603"></a><span class="lineno">  603</span>    <span class="keywordflow">if</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.isCall() || <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.hasExtraDefRegAllocReq() || TII-&gt;<a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#abda2e966ced4c77ce8a78e5e063e07cd">isPredicated</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>))</div>
<div class="line"><a id="l00604" name="l00604"></a><span class="lineno">  604</span>      <span class="comment">// If this instruction&#39;s defs have special allocation requirement, don&#39;t</span></div>
<div class="line"><a id="l00605" name="l00605"></a><span class="lineno">  605</span>      <span class="comment">// break this anti-dependency.</span></div>
<div class="line"><a id="l00606" name="l00606"></a><span class="lineno">  606</span>      AntiDepReg = 0;</div>
<div class="line"><a id="l00607" name="l00607"></a><span class="lineno">  607</span>    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (AntiDepReg) {</div>
<div class="line"><a id="l00608" name="l00608"></a><span class="lineno">  608</span>      <span class="comment">// If this instruction has a use of AntiDepReg, breaking it</span></div>
<div class="line"><a id="l00609" name="l00609"></a><span class="lineno">  609</span>      <span class="comment">// is invalid.  If the instruction defines other registers,</span></div>
<div class="line"><a id="l00610" name="l00610"></a><span class="lineno">  610</span>      <span class="comment">// save a list of them so that we don&#39;t pick a new register</span></div>
<div class="line"><a id="l00611" name="l00611"></a><span class="lineno">  611</span>      <span class="comment">// that overlaps any of them.</span></div>
<div class="line"><a id="l00612" name="l00612"></a><span class="lineno">  612</span>      <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, e = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumOperands(); i != e; ++i) {</div>
<div class="line"><a id="l00613" name="l00613"></a><span class="lineno">  613</span>        <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(i);</div>
<div class="line"><a id="l00614" name="l00614"></a><span class="lineno">  614</span>        <span class="keywordflow">if</span> (!MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>()) <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l00615" name="l00615"></a><span class="lineno">  615</span>        <span class="keywordtype">unsigned</span> Reg = MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div>
<div class="line"><a id="l00616" name="l00616"></a><span class="lineno">  616</span>        <span class="keywordflow">if</span> (Reg == 0) <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l00617" name="l00617"></a><span class="lineno">  617</span>        <span class="keywordflow">if</span> (MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a69544ec8658eadeed98245dc37c3a541">isUse</a>() &amp;&amp; TRI-&gt;<a class="code hl_function" href="classllvm_1_1TargetRegisterInfo.html#aca6e818c5985c7239b695fff3a701f62">regsOverlap</a>(AntiDepReg, Reg)) {</div>
<div class="line"><a id="l00618" name="l00618"></a><span class="lineno">  618</span>          AntiDepReg = 0;</div>
<div class="line"><a id="l00619" name="l00619"></a><span class="lineno">  619</span>          <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00620" name="l00620"></a><span class="lineno">  620</span>        }</div>
<div class="line"><a id="l00621" name="l00621"></a><span class="lineno">  621</span>        <span class="keywordflow">if</span> (MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a75eb135014670ce946e78739cdc9b51b">isDef</a>() &amp;&amp; Reg != AntiDepReg)</div>
<div class="line"><a id="l00622" name="l00622"></a><span class="lineno">  622</span>          ForbidRegs.<a class="code hl_function" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(Reg);</div>
<div class="line"><a id="l00623" name="l00623"></a><span class="lineno">  623</span>      }</div>
<div class="line"><a id="l00624" name="l00624"></a><span class="lineno">  624</span>    }</div>
<div class="line"><a id="l00625" name="l00625"></a><span class="lineno">  625</span> </div>
<div class="line"><a id="l00626" name="l00626"></a><span class="lineno">  626</span>    <span class="comment">// Determine AntiDepReg&#39;s register class, if it is live and is</span></div>
<div class="line"><a id="l00627" name="l00627"></a><span class="lineno">  627</span>    <span class="comment">// consistently used within a single class.</span></div>
<div class="line"><a id="l00628" name="l00628"></a><span class="lineno">  628</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC = AntiDepReg != 0 ? Classes[AntiDepReg]</div>
<div class="line"><a id="l00629" name="l00629"></a><span class="lineno">  629</span>                                                    : <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l00630" name="l00630"></a><span class="lineno">  630</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((AntiDepReg == 0 || RC != <span class="keyword">nullptr</span>) &amp;&amp;</div>
<div class="line"><a id="l00631" name="l00631"></a><span class="lineno">  631</span>           <span class="stringliteral">&quot;Register should be live if it&#39;s causing an anti-dependence!&quot;</span>);</div>
<div class="line"><a id="l00632" name="l00632"></a><span class="lineno">  632</span>    <span class="keywordflow">if</span> (RC == <span class="keyword">reinterpret_cast&lt;</span><a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<span class="keyword">&gt;</span>(-1))</div>
<div class="line"><a id="l00633" name="l00633"></a><span class="lineno">  633</span>      AntiDepReg = 0;</div>
<div class="line"><a id="l00634" name="l00634"></a><span class="lineno">  634</span> </div>
<div class="line"><a id="l00635" name="l00635"></a><span class="lineno">  635</span>    <span class="comment">// Look for a suitable register to use to break the anti-dependence.</span></div>
<div class="line"><a id="l00636" name="l00636"></a><span class="lineno">  636</span>    <span class="comment">//</span></div>
<div class="line"><a id="l00637" name="l00637"></a><span class="lineno">  637</span>    <span class="comment">// TODO: Instead of picking the first free register, consider which might</span></div>
<div class="line"><a id="l00638" name="l00638"></a><span class="lineno">  638</span>    <span class="comment">// be the best.</span></div>
<div class="line"><a id="l00639" name="l00639"></a><span class="lineno">  639</span>    <span class="keywordflow">if</span> (AntiDepReg != 0) {</div>
<div class="line"><a id="l00640" name="l00640"></a><span class="lineno">  640</span>      std::pair&lt;std::multimap&lt;unsigned, MachineOperand *&gt;::iterator,</div>
<div class="line"><a id="l00641" name="l00641"></a><span class="lineno">  641</span>                std::multimap&lt;unsigned, MachineOperand *&gt;::iterator&gt;</div>
<div class="line"><a id="l00642" name="l00642"></a><span class="lineno">  642</span>        Range = RegRefs.equal_range(AntiDepReg);</div>
<div class="line"><a id="l00643" name="l00643"></a><span class="lineno">  643</span>      <span class="keywordflow">if</span> (<span class="keywordtype">unsigned</span> NewReg = findSuitableFreeRegister(Range.first, Range.second,</div>
<div class="line"><a id="l00644" name="l00644"></a><span class="lineno">  644</span>                                                     AntiDepReg,</div>
<div class="line"><a id="l00645" name="l00645"></a><span class="lineno">  645</span>                                                     LastNewReg[AntiDepReg],</div>
<div class="line"><a id="l00646" name="l00646"></a><span class="lineno">  646</span>                                                     RC, ForbidRegs)) {</div>
<div class="line"><a id="l00647" name="l00647"></a><span class="lineno">  647</span>        <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Breaking anti-dependence edge on &quot;</span></div>
<div class="line"><a id="l00648" name="l00648"></a><span class="lineno">  648</span>                          &lt;&lt; <a class="code hl_function" href="namespacellvm.html#af2558be0a37011f8cab1934429d7a64e">printReg</a>(AntiDepReg, TRI) &lt;&lt; <span class="stringliteral">&quot; with &quot;</span></div>
<div class="line"><a id="l00649" name="l00649"></a><span class="lineno">  649</span>                          &lt;&lt; RegRefs.count(AntiDepReg) &lt;&lt; <span class="stringliteral">&quot; references&quot;</span></div>
<div class="line"><a id="l00650" name="l00650"></a><span class="lineno">  650</span>                          &lt;&lt; <span class="stringliteral">&quot; using &quot;</span> &lt;&lt; <a class="code hl_function" href="namespacellvm.html#af2558be0a37011f8cab1934429d7a64e">printReg</a>(NewReg, TRI) &lt;&lt; <span class="stringliteral">&quot;!\n&quot;</span>);</div>
<div class="line"><a id="l00651" name="l00651"></a><span class="lineno">  651</span> </div>
<div class="line"><a id="l00652" name="l00652"></a><span class="lineno">  652</span>        <span class="comment">// Update the references to the old register to refer to the new</span></div>
<div class="line"><a id="l00653" name="l00653"></a><span class="lineno">  653</span>        <span class="comment">// register.</span></div>
<div class="line"><a id="l00654" name="l00654"></a><span class="lineno">  654</span>        <span class="keywordflow">for</span> (std::multimap&lt;unsigned, MachineOperand *&gt;::iterator</div>
<div class="line"><a id="l00655" name="l00655"></a><span class="lineno">  655</span>             Q = Range.first, QE = Range.second; Q != QE; ++Q) {</div>
<div class="line"><a id="l00656" name="l00656"></a><span class="lineno">  656</span>          Q-&gt;second-&gt;setReg(NewReg);</div>
<div class="line"><a id="l00657" name="l00657"></a><span class="lineno">  657</span>          <span class="comment">// If the SU for the instruction being updated has debug information</span></div>
<div class="line"><a id="l00658" name="l00658"></a><span class="lineno">  658</span>          <span class="comment">// related to the anti-dependency register, make sure to update that</span></div>
<div class="line"><a id="l00659" name="l00659"></a><span class="lineno">  659</span>          <span class="comment">// as well.</span></div>
<div class="line"><a id="l00660" name="l00660"></a><span class="lineno">  660</span>          <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *SU = MISUnitMap[Q-&gt;second-&gt;getParent()];</div>
<div class="line"><a id="l00661" name="l00661"></a><span class="lineno">  661</span>          <span class="keywordflow">if</span> (!SU) <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l00662" name="l00662"></a><span class="lineno">  662</span>          <a class="code hl_function" href="classllvm_1_1AntiDepBreaker.html#a8263e37c92ac03b506311cf58745b8ce">UpdateDbgValues</a>(DbgValues, Q-&gt;second-&gt;getParent(),</div>
<div class="line"><a id="l00663" name="l00663"></a><span class="lineno">  663</span>                          AntiDepReg, NewReg);</div>
<div class="line"><a id="l00664" name="l00664"></a><span class="lineno">  664</span>        }</div>
<div class="line"><a id="l00665" name="l00665"></a><span class="lineno">  665</span> </div>
<div class="line"><a id="l00666" name="l00666"></a><span class="lineno">  666</span>        <span class="comment">// We just went back in time and modified history; the</span></div>
<div class="line"><a id="l00667" name="l00667"></a><span class="lineno">  667</span>        <span class="comment">// liveness information for the anti-dependence reg is now</span></div>
<div class="line"><a id="l00668" name="l00668"></a><span class="lineno">  668</span>        <span class="comment">// inconsistent. Set the state as if it were dead.</span></div>
<div class="line"><a id="l00669" name="l00669"></a><span class="lineno">  669</span>        Classes[NewReg] = Classes[AntiDepReg];</div>
<div class="line"><a id="l00670" name="l00670"></a><span class="lineno">  670</span>        DefIndices[NewReg] = DefIndices[AntiDepReg];</div>
<div class="line"><a id="l00671" name="l00671"></a><span class="lineno">  671</span>        KillIndices[NewReg] = KillIndices[AntiDepReg];</div>
<div class="line"><a id="l00672" name="l00672"></a><span class="lineno">  672</span>        <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(((KillIndices[NewReg] == ~0u) !=</div>
<div class="line"><a id="l00673" name="l00673"></a><span class="lineno">  673</span>                (DefIndices[NewReg] == ~0u)) &amp;&amp;</div>
<div class="line"><a id="l00674" name="l00674"></a><span class="lineno">  674</span>             <span class="stringliteral">&quot;Kill and Def maps aren&#39;t consistent for NewReg!&quot;</span>);</div>
<div class="line"><a id="l00675" name="l00675"></a><span class="lineno">  675</span> </div>
<div class="line"><a id="l00676" name="l00676"></a><span class="lineno">  676</span>        Classes[AntiDepReg] = <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l00677" name="l00677"></a><span class="lineno">  677</span>        DefIndices[AntiDepReg] = KillIndices[AntiDepReg];</div>
<div class="line"><a id="l00678" name="l00678"></a><span class="lineno">  678</span>        KillIndices[AntiDepReg] = ~0u;</div>
<div class="line"><a id="l00679" name="l00679"></a><span class="lineno">  679</span>        <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(((KillIndices[AntiDepReg] == ~0u) !=</div>
<div class="line"><a id="l00680" name="l00680"></a><span class="lineno">  680</span>                (DefIndices[AntiDepReg] == ~0u)) &amp;&amp;</div>
<div class="line"><a id="l00681" name="l00681"></a><span class="lineno">  681</span>             <span class="stringliteral">&quot;Kill and Def maps aren&#39;t consistent for AntiDepReg!&quot;</span>);</div>
<div class="line"><a id="l00682" name="l00682"></a><span class="lineno">  682</span> </div>
<div class="line"><a id="l00683" name="l00683"></a><span class="lineno">  683</span>        RegRefs.erase(AntiDepReg);</div>
<div class="line"><a id="l00684" name="l00684"></a><span class="lineno">  684</span>        LastNewReg[AntiDepReg] = NewReg;</div>
<div class="line"><a id="l00685" name="l00685"></a><span class="lineno">  685</span>        ++Broken;</div>
<div class="line"><a id="l00686" name="l00686"></a><span class="lineno">  686</span>      }</div>
<div class="line"><a id="l00687" name="l00687"></a><span class="lineno">  687</span>    }</div>
<div class="line"><a id="l00688" name="l00688"></a><span class="lineno">  688</span> </div>
<div class="line"><a id="l00689" name="l00689"></a><span class="lineno">  689</span>    ScanInstruction(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, Count);</div>
<div class="line"><a id="l00690" name="l00690"></a><span class="lineno">  690</span>  }</div>
<div class="line"><a id="l00691" name="l00691"></a><span class="lineno">  691</span> </div>
<div class="line"><a id="l00692" name="l00692"></a><span class="lineno">  692</span>  <span class="keywordflow">return</span> Broken;</div>
<div class="line"><a id="l00693" name="l00693"></a><span class="lineno">  693</span>}</div>
<div class="ttc" id="aAArch64AdvSIMDScalarPass_8cpp_html_aacd2ab195054a3e6a74bfbb9d5d571c8"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a></div><div class="ttdeci">unsigned const MachineRegisterInfo * MRI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">AArch64AdvSIMDScalarPass.cpp:105</a></div></div>
<div class="ttc" id="aAggressiveAntiDepBreaker_8cpp_html_a4bfac8dc3460d1e7628eba4c5d6e4a12"><div class="ttname"><a href="AggressiveAntiDepBreaker_8cpp.html#a4bfac8dc3460d1e7628eba4c5d6e4a12">CriticalPathStep</a></div><div class="ttdeci">static const SUnit * CriticalPathStep(const SUnit *SU)</div><div class="ttdoc">CriticalPathStep - Return the next SUnit after SU on the bottom-up critical path.</div><div class="ttdef"><b>Definition:</b> <a href="AggressiveAntiDepBreaker_8cpp_source.html#l00278">AggressiveAntiDepBreaker.cpp:278</a></div></div>
<div class="ttc" id="aArrayRef_8h_html"><div class="ttname"><a href="ArrayRef_8h.html">ArrayRef.h</a></div></div>
<div class="ttc" id="aBitVector_8h_html"><div class="ttname"><a href="BitVector_8h.html">BitVector.h</a></div></div>
<div class="ttc" id="aBuiltinGCs_8cpp_html_ab5899ca200d34e3cc6bb09ebce5e5b3c"><div class="ttname"><a href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a></div><div class="ttdeci">static GCRegistry::Add&lt; CoreCLRGC &gt; E(&quot;coreclr&quot;, &quot;CoreCLR-compatible GC&quot;)</div></div>
<div class="ttc" id="aCriticalAntiDepBreaker_8h_html"><div class="ttname"><a href="CriticalAntiDepBreaker_8h.html">CriticalAntiDepBreaker.h</a></div></div>
<div class="ttc" id="aDebug_8h_html"><div class="ttname"><a href="Debug_8h.html">Debug.h</a></div></div>
<div class="ttc" id="aDebug_8h_html_a08efc68d15935eb8889400a46c3749ba"><div class="ttname"><a href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a></div><div class="ttdeci">#define LLVM_DEBUG(X)</div><div class="ttdef"><b>Definition:</b> <a href="Debug_8h_source.html#l00122">Debug.h:122</a></div></div>
<div class="ttc" id="aDenseMap_8h_html"><div class="ttname"><a href="DenseMap_8h.html">DenseMap.h</a></div></div>
<div class="ttc" id="aHexagonCopyToCombine_8cpp_html_a1d40004718218dbdf06b496766299101"><div class="ttname"><a href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a></div><div class="ttdeci">const HexagonInstrInfo * TII</div><div class="ttdef"><b>Definition:</b> <a href="HexagonCopyToCombine_8cpp_source.html#l00127">HexagonCopyToCombine.cpp:127</a></div></div>
<div class="ttc" id="aIRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition:</b> <a href="IRTranslator_8cpp_source.html#l00091">IRTranslator.cpp:91</a></div></div>
<div class="ttc" id="aMCInstrDesc_8h_html"><div class="ttname"><a href="MCInstrDesc_8h.html">MCInstrDesc.h</a></div></div>
<div class="ttc" id="aMCRegisterInfo_8h_html"><div class="ttname"><a href="MCRegisterInfo_8h.html">MCRegisterInfo.h</a></div></div>
<div class="ttc" id="aMD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00058">MD5.cpp:58</a></div></div>
<div class="ttc" id="aMachineBasicBlock_8h_html"><div class="ttname"><a href="MachineBasicBlock_8h.html">MachineBasicBlock.h</a></div></div>
<div class="ttc" id="aMachineFrameInfo_8h_html"><div class="ttname"><a href="MachineFrameInfo_8h.html">MachineFrameInfo.h</a></div></div>
<div class="ttc" id="aMachineFunction_8h_html"><div class="ttname"><a href="MachineFunction_8h.html">MachineFunction.h</a></div></div>
<div class="ttc" id="aMachineInstr_8h_html"><div class="ttname"><a href="MachineInstr_8h.html">MachineInstr.h</a></div></div>
<div class="ttc" id="aMachineOperand_8h_html"><div class="ttname"><a href="MachineOperand_8h.html">MachineOperand.h</a></div></div>
<div class="ttc" id="aMachineRegisterInfo_8h_html"><div class="ttname"><a href="MachineRegisterInfo_8h.html">MachineRegisterInfo.h</a></div></div>
<div class="ttc" id="aMachineSink_8cpp_html_a0f36ed1bc17fc1aa97fe291c439a0698"><div class="ttname"><a href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a></div><div class="ttdeci">unsigned const TargetRegisterInfo * TRI</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l00978">MachineSink.cpp:978</a></div></div>
<div class="ttc" id="aOption_8cpp_html_a04665169063c8ca1f2ea96c27fc7c2b2"><div class="ttname"><a href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a></div><div class="ttdeci">#define P(N)</div></div>
<div class="ttc" id="aRegisterClassInfo_8h_html"><div class="ttname"><a href="RegisterClassInfo_8h.html">RegisterClassInfo.h</a></div></div>
<div class="ttc" id="aSIInstrInfo_8cpp_html_a0dfd55eaf0bcb495f09ecf8c55b256b2a6cbe5ff42f143903e1c67abf94613791"><div class="ttname"><a href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a6cbe5ff42f143903e1c67abf94613791">SI</a></div><div class="ttdeci">@ SI</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l06142">SIInstrInfo.cpp:6142</a></div></div>
<div class="ttc" id="aSILowerControlFlow_8cpp_html_a4868c5d81c5ccc98c47aeab6244346a0"><div class="ttname"><a href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a></div><div class="ttdeci">assert(ImpDefSCC.getReg()==AMDGPU::SCC &amp;&amp;ImpDefSCC.isDef())</div></div>
<div class="ttc" id="aScheduleDAG_8h_html"><div class="ttname"><a href="ScheduleDAG_8h.html">ScheduleDAG.h</a></div></div>
<div class="ttc" id="aSmallVector_8h_html"><div class="ttname"><a href="SmallVector_8h.html">SmallVector.h</a></div></div>
<div class="ttc" id="aTargetInstrInfo_8h_html"><div class="ttname"><a href="TargetInstrInfo_8h.html">TargetInstrInfo.h</a></div></div>
<div class="ttc" id="aTargetRegisterInfo_8h_html"><div class="ttname"><a href="TargetRegisterInfo_8h.html">TargetRegisterInfo.h</a></div></div>
<div class="ttc" id="aTargetSubtargetInfo_8h_html"><div class="ttname"><a href="TargetSubtargetInfo_8h.html">TargetSubtargetInfo.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1AntiDepBreaker_html"><div class="ttname"><a href="classllvm_1_1AntiDepBreaker.html">llvm::AntiDepBreaker</a></div><div class="ttdoc">This class works in conjunction with the post-RA scheduler to rename registers to break register anti...</div><div class="ttdef"><b>Definition:</b> <a href="AntiDepBreaker_8h_source.html#l00031">AntiDepBreaker.h:31</a></div></div>
<div class="ttc" id="aclassllvm_1_1AntiDepBreaker_html_a8263e37c92ac03b506311cf58745b8ce"><div class="ttname"><a href="classllvm_1_1AntiDepBreaker.html#a8263e37c92ac03b506311cf58745b8ce">llvm::AntiDepBreaker::UpdateDbgValues</a></div><div class="ttdeci">void UpdateDbgValues(const DbgValueVector &amp;DbgValues, MachineInstr *ParentMI, unsigned OldReg, unsigned NewReg)</div><div class="ttdoc">Update all DBG_VALUE instructions that may be affected by the dependency breaker's update of ParentMI...</div><div class="ttdef"><b>Definition:</b> <a href="AntiDepBreaker_8h_source.html#l00067">AntiDepBreaker.h:67</a></div></div>
<div class="ttc" id="aclassllvm_1_1AntiDepBreaker_html_ac7d31ffb864a2f69dccfb924472f9cb6"><div class="ttname"><a href="classllvm_1_1AntiDepBreaker.html#ac7d31ffb864a2f69dccfb924472f9cb6">llvm::AntiDepBreaker::DbgValueVector</a></div><div class="ttdeci">std::vector&lt; std::pair&lt; MachineInstr *, MachineInstr * &gt; &gt; DbgValueVector</div><div class="ttdef"><b>Definition:</b> <a href="AntiDepBreaker_8h_source.html#l00033">AntiDepBreaker.h:34</a></div></div>
<div class="ttc" id="aclassllvm_1_1ArrayRef_html"><div class="ttname"><a href="classllvm_1_1ArrayRef.html">llvm::ArrayRef</a></div><div class="ttdoc">ArrayRef - Represent a constant reference to an array (0 or more elements consecutively in memory),...</div><div class="ttdef"><b>Definition:</b> <a href="ArrayRef_8h_source.html#l00041">ArrayRef.h:41</a></div></div>
<div class="ttc" id="aclassllvm_1_1ArrayRef_html_a85ffb6531d4cda988ea81f18d4e56fb7"><div class="ttname"><a href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">llvm::ArrayRef::size</a></div><div class="ttdeci">size_t size() const</div><div class="ttdoc">size - Get the array size.</div><div class="ttdef"><b>Definition:</b> <a href="ArrayRef_8h_source.html#l00148">ArrayRef.h:148</a></div></div>
<div class="ttc" id="aclassllvm_1_1BitVector_html"><div class="ttname"><a href="classllvm_1_1BitVector.html">llvm::BitVector</a></div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00073">BitVector.h:73</a></div></div>
<div class="ttc" id="aclassllvm_1_1BitVector_html_a15d63c566878e964c19139b2c76c0dab"><div class="ttname"><a href="classllvm_1_1BitVector.html#a15d63c566878e964c19139b2c76c0dab">llvm::BitVector::test</a></div><div class="ttdeci">bool test(unsigned Idx) const</div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00501">BitVector.h:501</a></div></div>
<div class="ttc" id="aclassllvm_1_1BitVector_html_a168122d6ac4ed2a8b722e01b592ad289"><div class="ttname"><a href="classllvm_1_1BitVector.html#a168122d6ac4ed2a8b722e01b592ad289">llvm::BitVector::reset</a></div><div class="ttdeci">BitVector &amp; reset()</div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00438">BitVector.h:438</a></div></div>
<div class="ttc" id="aclassllvm_1_1BitVector_html_a62237ebe27691377a942abe7446332ec"><div class="ttname"><a href="classllvm_1_1BitVector.html#a62237ebe27691377a942abe7446332ec">llvm::BitVector::set</a></div><div class="ttdeci">BitVector &amp; set()</div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00397">BitVector.h:397</a></div></div>
<div class="ttc" id="aclassllvm_1_1CriticalAntiDepBreaker_html_a23e2e1740694eb1ea7ccbcc78e7643af"><div class="ttname"><a href="classllvm_1_1CriticalAntiDepBreaker.html#a23e2e1740694eb1ea7ccbcc78e7643af">llvm::CriticalAntiDepBreaker::~CriticalAntiDepBreaker</a></div><div class="ttdeci">~CriticalAntiDepBreaker() override</div></div>
<div class="ttc" id="aclassllvm_1_1CriticalAntiDepBreaker_html_a5a71ccecb00de06004fb421a568dd7b4"><div class="ttname"><a href="classllvm_1_1CriticalAntiDepBreaker.html#a5a71ccecb00de06004fb421a568dd7b4">llvm::CriticalAntiDepBreaker::BreakAntiDependencies</a></div><div class="ttdeci">unsigned BreakAntiDependencies(const std::vector&lt; SUnit &gt; &amp;SUnits, MachineBasicBlock::iterator Begin, MachineBasicBlock::iterator End, unsigned InsertPosIndex, DbgValueVector &amp;DbgValues) override</div><div class="ttdoc">Identifiy anti-dependencies along the critical path of the ScheduleDAG and break them by renaming reg...</div><div class="ttdef"><b>Definition:</b> <a href="CriticalAntiDepBreaker_8cpp_source.html#l00436">CriticalAntiDepBreaker.cpp:437</a></div></div>
<div class="ttc" id="aclassllvm_1_1CriticalAntiDepBreaker_html_a75b902b674dccf813eded0d99d6b012e"><div class="ttname"><a href="classllvm_1_1CriticalAntiDepBreaker.html#a75b902b674dccf813eded0d99d6b012e">llvm::CriticalAntiDepBreaker::FinishBlock</a></div><div class="ttdeci">void FinishBlock() override</div><div class="ttdoc">Finish anti-dep breaking for a basic block.</div><div class="ttdef"><b>Definition:</b> <a href="CriticalAntiDepBreaker_8cpp_source.html#l00101">CriticalAntiDepBreaker.cpp:101</a></div></div>
<div class="ttc" id="aclassllvm_1_1CriticalAntiDepBreaker_html_aca18e9d509308d7beff421164ce304e8"><div class="ttname"><a href="classllvm_1_1CriticalAntiDepBreaker.html#aca18e9d509308d7beff421164ce304e8">llvm::CriticalAntiDepBreaker::Observe</a></div><div class="ttdeci">void Observe(MachineInstr &amp;MI, unsigned Count, unsigned InsertPosIndex) override</div><div class="ttdoc">Update liveness information to account for the current instruction, which will not be scheduled.</div><div class="ttdef"><b>Definition:</b> <a href="CriticalAntiDepBreaker_8cpp_source.html#l00106">CriticalAntiDepBreaker.cpp:106</a></div></div>
<div class="ttc" id="aclassllvm_1_1CriticalAntiDepBreaker_html_adb4573a84f25279673e3906914132a39"><div class="ttname"><a href="classllvm_1_1CriticalAntiDepBreaker.html#adb4573a84f25279673e3906914132a39">llvm::CriticalAntiDepBreaker::StartBlock</a></div><div class="ttdeci">void StartBlock(MachineBasicBlock *BB) override</div><div class="ttdoc">Initialize anti-dep breaking for a new basic block.</div><div class="ttdef"><b>Definition:</b> <a href="CriticalAntiDepBreaker_8cpp_source.html#l00054">CriticalAntiDepBreaker.cpp:54</a></div></div>
<div class="ttc" id="aclassllvm_1_1CriticalAntiDepBreaker_html_afc978d8ee6fe85244aa7c78486162dfa"><div class="ttname"><a href="classllvm_1_1CriticalAntiDepBreaker.html#afc978d8ee6fe85244aa7c78486162dfa">llvm::CriticalAntiDepBreaker::CriticalAntiDepBreaker</a></div><div class="ttdeci">CriticalAntiDepBreaker(MachineFunction &amp;MFi, const RegisterClassInfo &amp;RCI)</div><div class="ttdef"><b>Definition:</b> <a href="CriticalAntiDepBreaker_8cpp_source.html#l00044">CriticalAntiDepBreaker.cpp:44</a></div></div>
<div class="ttc" id="aclassllvm_1_1DenseMap_html"><div class="ttname"><a href="classllvm_1_1DenseMap.html">llvm::DenseMap</a></div><div class="ttdef"><b>Definition:</b> <a href="DenseMap_8h_source.html#l00710">DenseMap.h:711</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegAliasIterator_html"><div class="ttname"><a href="classllvm_1_1MCRegAliasIterator.html">llvm::MCRegAliasIterator</a></div><div class="ttdoc">MCRegAliasIterator enumerates all registers aliasing Reg.</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00668">MCRegisterInfo.h:668</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegAliasIterator_html_ac336c049c12ead7be5b86e6d046f8ab0"><div class="ttname"><a href="classllvm_1_1MCRegAliasIterator.html#ac336c049c12ead7be5b86e6d046f8ab0">llvm::MCRegAliasIterator::isValid</a></div><div class="ttdeci">bool isValid() const</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00693">MCRegisterInfo.h:693</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegisterInfo_1_1DiffListIterator_html_a82f1c2dcfab9e27af4497fb0e13c4c6f"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#a82f1c2dcfab9e27af4497fb0e13c4c6f">llvm::MCRegisterInfo::DiffListIterator::isValid</a></div><div class="ttdeci">bool isValid() const</div><div class="ttdoc">isValid - returns true if this iterator is not yet at the end.</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00214">MCRegisterInfo.h:214</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegisterInfo_html_af946f316ed42f8b5eb99735a3b587ab5"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#af946f316ed42f8b5eb99735a3b587ab5">llvm::MCRegisterInfo::getNumRegs</a></div><div class="ttdeci">unsigned getNumRegs() const</div><div class="ttdoc">Return the number of registers this target has (useful for sizing arrays holding per register informa...</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00376">MCRegisterInfo.h:376</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCSubRegIterator_html"><div class="ttname"><a href="classllvm_1_1MCSubRegIterator.html">llvm::MCSubRegIterator</a></div><div class="ttdoc">MCSubRegIterator enumerates all sub-registers of Reg.</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00483">MCRegisterInfo.h:483</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCSuperRegIterator_html"><div class="ttname"><a href="classllvm_1_1MCSuperRegIterator.html">llvm::MCSuperRegIterator</a></div><div class="ttdoc">MCSuperRegIterator enumerates all super-registers of Reg.</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00530">MCRegisterInfo.h:530</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineBasicBlock_html"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html">llvm::MachineBasicBlock</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00065">MachineBasicBlock.h:66</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineBasicBlock_html_a3ddd708642d60c1661992ff8ba1b215d"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a3ddd708642d60c1661992ff8ba1b215d">llvm::MachineBasicBlock::succ_end</a></div><div class="ttdeci">succ_iterator succ_end()</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00282">MachineBasicBlock.h:282</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineBasicBlock_html_a6321b189ea8fd5058663f8a87d6c23e9"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a6321b189ea8fd5058663f8a87d6c23e9">llvm::MachineBasicBlock::succ_begin</a></div><div class="ttdeci">succ_iterator succ_begin()</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00280">MachineBasicBlock.h:280</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineBasicBlock_html_a82f5d244972c88ff03ee56d6c090ac70"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a82f5d244972c88ff03ee56d6c090ac70">llvm::MachineBasicBlock::isReturnBlock</a></div><div class="ttdeci">bool isReturnBlock() const</div><div class="ttdoc">Convenience function that returns true if the block ends in a return instruction.</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00578">MachineBasicBlock.h:578</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineBasicBlock_html_a904414f0f44918a06bab99336cf587a7"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a904414f0f44918a06bab99336cf587a7">llvm::MachineBasicBlock::succ_iterator</a></div><div class="ttdeci">std::vector&lt; MachineBasicBlock * &gt;::iterator succ_iterator</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00254">MachineBasicBlock.h:254</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineBasicBlock_html_adbff55f335d303816547f35eb6edb948"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#adbff55f335d303816547f35eb6edb948">llvm::MachineBasicBlock::size</a></div><div class="ttdeci">unsigned size() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00187">MachineBasicBlock.h:187</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFrameInfo_html"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html">llvm::MachineFrameInfo</a></div><div class="ttdoc">The MachineFrameInfo class represents an abstract stack frame until prolog/epilog code is inserted.</div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00105">MachineFrameInfo.h:105</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFrameInfo_html_aa42c3828ac3f788f2ef3ff6fa46e4926"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html#aa42c3828ac3f788f2ef3ff6fa46e4926">llvm::MachineFrameInfo::getPristineRegs</a></div><div class="ttdeci">BitVector getPristineRegs(const MachineFunction &amp;MF) const</div><div class="ttdoc">Return a set of physical registers that are pristine.</div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8cpp_source.html#l00112">MachineFrameInfo.cpp:112</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00222">MachineFunction.h:222</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html_a54f334a9c8ca6d105eae383ae87e4524"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a54f334a9c8ca6d105eae383ae87e4524">llvm::MachineFunction::getFrameInfo</a></div><div class="ttdeci">MachineFrameInfo &amp; getFrameInfo()</div><div class="ttdoc">getFrameInfo - Return the frame info object for the current function.</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00480">MachineFunction.h:480</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html_a810234b6b3d223b7c74a4253fcc5ea5e"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">llvm::MachineFunction::getRegInfo</a></div><div class="ttdeci">MachineRegisterInfo &amp; getRegInfo()</div><div class="ttdoc">getRegInfo - Return information about the registers currently in use.</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00474">MachineFunction.h:474</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstrBundleIterator_html"><div class="ttname"><a href="classllvm_1_1MachineInstrBundleIterator.html">llvm::MachineInstrBundleIterator&lt; MachineInstr &gt;</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdoc">Representation of each machine instruction.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00064">MachineInstr.h:66</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html"><div class="ttname"><a href="classllvm_1_1MachineOperand.html">llvm::MachineOperand</a></div><div class="ttdoc">MachineOperand class - Representation of each machine instruction operand.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00049">MachineOperand.h:49</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_a4c9594c955fec80c73ddd964b5efd554"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">llvm::MachineOperand::isReg</a></div><div class="ttdeci">bool isReg() const</div><div class="ttdoc">isReg - Tests if this is a MO_Register operand.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00311">MachineOperand.h:311</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_a55fdcb2a9df9a69067eed1bc17a0b927"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a55fdcb2a9df9a69067eed1bc17a0b927">llvm::MachineOperand::isRegMask</a></div><div class="ttdeci">bool isRegMask() const</div><div class="ttdoc">isRegMask - Tests if this is a MO_RegisterMask operand.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00335">MachineOperand.h:335</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_a69544ec8658eadeed98245dc37c3a541"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a69544ec8658eadeed98245dc37c3a541">llvm::MachineOperand::isUse</a></div><div class="ttdeci">bool isUse() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00359">MachineOperand.h:359</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_a75eb135014670ce946e78739cdc9b51b"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a75eb135014670ce946e78739cdc9b51b">llvm::MachineOperand::isDef</a></div><div class="ttdeci">bool isDef() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00364">MachineOperand.h:364</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_a9719077fcba2cd439e84897257a47bb0"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a9719077fcba2cd439e84897257a47bb0">llvm::MachineOperand::getParent</a></div><div class="ttdeci">MachineInstr * getParent()</div><div class="ttdoc">getParent - Return the instruction that this operand belongs to.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00232">MachineOperand.h:232</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_abd6aa9da048ef7a4faeaac6484d5c9a6"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#abd6aa9da048ef7a4faeaac6484d5c9a6">llvm::MachineOperand::isEarlyClobber</a></div><div class="ttdeci">bool isEarlyClobber() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00425">MachineOperand.h:425</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_ac0035d7c1c860501c877c20e6e93297b"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">llvm::MachineOperand::getReg</a></div><div class="ttdeci">Register getReg() const</div><div class="ttdoc">getReg - Returns the register number.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00349">MachineOperand.h:349</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_ad5bef9f5be828b62f053b3017eb9dbdb"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ad5bef9f5be828b62f053b3017eb9dbdb">llvm::MachineOperand::clobbersPhysReg</a></div><div class="ttdeci">static bool clobbersPhysReg(const uint32_t *RegMask, unsigned PhysReg)</div><div class="ttdoc">clobbersPhysReg - Returns true if this RegMask clobbers PhysReg.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00601">MachineOperand.h:601</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineRegisterInfo_html_a8ae9c5d17b40aa7be0189dd4f12dc315"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a8ae9c5d17b40aa7be0189dd4f12dc315">llvm::MachineRegisterInfo::getCalleeSavedRegs</a></div><div class="ttdeci">const MCPhysReg * getCalleeSavedRegs() const</div><div class="ttdoc">Returns list of callee saved registers.</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00637">MachineRegisterInfo.cpp:637</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineRegisterInfo_html_a8c52645cdf8bf296f62276354ddffad1"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a8c52645cdf8bf296f62276354ddffad1">llvm::MachineRegisterInfo::isAllocatable</a></div><div class="ttdeci">bool isAllocatable(unsigned PhysReg) const</div><div class="ttdoc">isAllocatable - Returns true when PhysReg belongs to an allocatable register class and it hasn't been...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00903">MachineRegisterInfo.h:903</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegisterClassInfo_html"><div class="ttname"><a href="classllvm_1_1RegisterClassInfo.html">llvm::RegisterClassInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="RegisterClassInfo_8h_source.html#l00030">RegisterClassInfo.h:30</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegisterClassInfo_html_af70a84f2b85d3855dfed655b61dce250"><div class="ttname"><a href="classllvm_1_1RegisterClassInfo.html#af70a84f2b85d3855dfed655b61dce250">llvm::RegisterClassInfo::getOrder</a></div><div class="ttdeci">ArrayRef&lt; MCPhysReg &gt; getOrder(const TargetRegisterClass *RC) const</div><div class="ttdoc">getOrder - Returns the preferred allocation order for RC.</div><div class="ttdef"><b>Definition:</b> <a href="RegisterClassInfo_8h_source.html#l00096">RegisterClassInfo.h:96</a></div></div>
<div class="ttc" id="aclassllvm_1_1SDep_html"><div class="ttname"><a href="classllvm_1_1SDep.html">llvm::SDep</a></div><div class="ttdoc">Scheduling dependency.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00049">ScheduleDAG.h:49</a></div></div>
<div class="ttc" id="aclassllvm_1_1SDep_html_a07333f8ba53e0454b7ec6365860c0732abe9561936346ab5c5e22fe544994b06e"><div class="ttname"><a href="classllvm_1_1SDep.html#a07333f8ba53e0454b7ec6365860c0732abe9561936346ab5c5e22fe544994b06e">llvm::SDep::Anti</a></div><div class="ttdeci">@ Anti</div><div class="ttdoc">A register anti-dependence (aka WAR).</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00054">ScheduleDAG.h:54</a></div></div>
<div class="ttc" id="aclassllvm_1_1SUnit_html"><div class="ttname"><a href="classllvm_1_1SUnit.html">llvm::SUnit</a></div><div class="ttdoc">Scheduling unit. This is a node in the scheduling DAG.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00242">ScheduleDAG.h:242</a></div></div>
<div class="ttc" id="aclassllvm_1_1SUnit_html_a52b60ed5d8a25d285a41b00544b4047c"><div class="ttname"><a href="classllvm_1_1SUnit.html#a52b60ed5d8a25d285a41b00544b4047c">llvm::SUnit::const_pred_iterator</a></div><div class="ttdeci">SmallVectorImpl&lt; SDep &gt;::const_iterator const_pred_iterator</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00261">ScheduleDAG.h:261</a></div></div>
<div class="ttc" id="aclassllvm_1_1SUnit_html_a72e0568b7bf0e9a97260c34264a549a0"><div class="ttname"><a href="classllvm_1_1SUnit.html#a72e0568b7bf0e9a97260c34264a549a0">llvm::SUnit::Latency</a></div><div class="ttdeci">unsigned short Latency</div><div class="ttdoc">Node latency.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00273">ScheduleDAG.h:273</a></div></div>
<div class="ttc" id="aclassllvm_1_1SUnit_html_a8926b25df7254ba2730fa5d7ec139862"><div class="ttname"><a href="classllvm_1_1SUnit.html#a8926b25df7254ba2730fa5d7ec139862">llvm::SUnit::getDepth</a></div><div class="ttdeci">unsigned getDepth() const</div><div class="ttdoc">Returns the depth of this node, which is the length of the maximum path up to any node which has no p...</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00398">ScheduleDAG.h:398</a></div></div>
<div class="ttc" id="aclassllvm_1_1SUnit_html_ae2b43854b542de66eec6475adc48f56c"><div class="ttname"><a href="classllvm_1_1SUnit.html#ae2b43854b542de66eec6475adc48f56c">llvm::SUnit::Preds</a></div><div class="ttdeci">SmallVector&lt; SDep, 4 &gt; Preds</div><div class="ttdoc">All sunit predecessors.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00256">ScheduleDAG.h:256</a></div></div>
<div class="ttc" id="aclassllvm_1_1SUnit_html_afc98c2c5417cad1a90fc4fe241fe8ba4"><div class="ttname"><a href="classllvm_1_1SUnit.html#afc98c2c5417cad1a90fc4fe241fe8ba4">llvm::SUnit::getInstr</a></div><div class="ttdeci">MachineInstr * getInstr() const</div><div class="ttdoc">Returns the representative MachineInstr for this SUnit.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00373">ScheduleDAG.h:373</a></div></div>
<div class="ttc" id="aclassllvm_1_1SmallVectorImpl_html"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html">llvm::SmallVectorImpl</a></div><div class="ttdoc">This class consists of common code factored out of the SmallVector class to reduce code duplication b...</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00315">SmallVector.h:315</a></div></div>
<div class="ttc" id="aclassllvm_1_1SmallVectorImpl_html_ac5b936169badf0b703567eb960278648"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html#ac5b936169badf0b703567eb960278648">llvm::SmallVectorImpl::iterator</a></div><div class="ttdeci">typename SuperClass::iterator iterator</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00319">SmallVector.h:319</a></div></div>
<div class="ttc" id="aclassllvm_1_1SmallVectorTemplateBase_html_af42bfbc067df27c19ee2fc859df58799"><div class="ttname"><a href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">llvm::SmallVectorTemplateBase::push_back</a></div><div class="ttdeci">void push_back(const T &amp;Elt)</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00211">SmallVector.h:211</a></div></div>
<div class="ttc" id="aclassllvm_1_1SmallVectorTemplateCommon_html_a075e34e98605d0e7c289763a104869ac"><div class="ttname"><a href="classllvm_1_1SmallVectorTemplateCommon.html#a075e34e98605d0e7c289763a104869ac">llvm::SmallVectorTemplateCommon::end</a></div><div class="ttdeci">iterator end()</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00129">SmallVector.h:129</a></div></div>
<div class="ttc" id="aclassllvm_1_1SmallVectorTemplateCommon_html_a8a045d250952c0867382a9840ee18fdf"><div class="ttname"><a href="classllvm_1_1SmallVectorTemplateCommon.html#a8a045d250952c0867382a9840ee18fdf">llvm::SmallVectorTemplateCommon::begin</a></div><div class="ttdeci">iterator begin()</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00127">SmallVector.h:127</a></div></div>
<div class="ttc" id="aclassllvm_1_1SmallVector_html"><div class="ttname"><a href="classllvm_1_1SmallVector.html">llvm::SmallVector</a></div><div class="ttdoc">This is a 'vector' (really, a variable-sized array), optimized for the case when the array is small.</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00837">SmallVector.h:837</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_abda2e966ced4c77ce8a78e5e063e07cd"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#abda2e966ced4c77ce8a78e5e063e07cd">llvm::TargetInstrInfo::isPredicated</a></div><div class="ttdeci">virtual bool isPredicated(const MachineInstr &amp;MI) const</div><div class="ttdoc">Returns true if the instruction is already predicated.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01205">TargetInstrInfo.h:1205</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_af81ceec76ff4ca95f29b037c28a54ba7"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#af81ceec76ff4ca95f29b037c28a54ba7">llvm::TargetInstrInfo::getRegClass</a></div><div class="ttdeci">virtual const TargetRegisterClass * getRegClass(const MCInstrDesc &amp;MCID, unsigned OpNum, const TargetRegisterInfo *TRI, const MachineFunction &amp;MF) const</div><div class="ttdoc">Given a machine instruction descriptor, returns the register class constraint for OpNum,...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l00044">TargetInstrInfo.cpp:44</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterClass_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html">llvm::TargetRegisterClass</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00044">TargetRegisterInfo.h:44</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterInfo_html_aca6e818c5985c7239b695fff3a701f62"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#aca6e818c5985c7239b695fff3a701f62">llvm::TargetRegisterInfo::regsOverlap</a></div><div class="ttdeci">bool regsOverlap(unsigned regA, unsigned regB) const</div><div class="ttdoc">Returns true if the two registers are equal or alias each other.</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00422">TargetRegisterInfo.h:422</a></div></div>
<div class="ttc" id="anamespacefalse_html"><div class="ttname"><a href="namespacefalse.html">false</a></div><div class="ttdef"><b>Definition:</b> <a href="StackSlotColoring_8cpp_source.html#l00141">StackSlotColoring.cpp:141</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86Disassembler_html_a1e59b79e1d09149912cad9c0ef2809ad"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">llvm::X86Disassembler::Reg</a></div><div class="ttdeci">Reg</div><div class="ttdoc">All possible values of the reg field in the ModR/M byte.</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00457">X86DisassemblerDecoder.h:457</a></div></div>
<div class="ttc" id="anamespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This class represents lattice values for constants.</div><div class="ttdef"><b>Definition:</b> <a href="AllocatorList_8h_source.html#l00023">AllocatorList.h:23</a></div></div>
<div class="ttc" id="anamespacellvm_html_a298184c9a0cd665d7cfc55f6a59204a4"><div class="ttname"><a href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">llvm::MCPhysReg</a></div><div class="ttdeci">uint16_t MCPhysReg</div><div class="ttdoc">An unsigned integer type large enough to represent all physical registers, but not necessarily virtua...</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00029">MCRegisterInfo.h:29</a></div></div>
<div class="ttc" id="anamespacellvm_html_a7c46c742c31be54870e2038048e6b391"><div class="ttname"><a href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">llvm::dbgs</a></div><div class="ttdeci">raw_ostream &amp; dbgs()</div><div class="ttdoc">dbgs() - This returns a reference to a raw_ostream for debugging messages.</div><div class="ttdef"><b>Definition:</b> <a href="Debug_8cpp_source.html#l00132">Debug.cpp:132</a></div></div>
<div class="ttc" id="anamespacellvm_html_af2558be0a37011f8cab1934429d7a64e"><div class="ttname"><a href="namespacellvm.html#af2558be0a37011f8cab1934429d7a64e">llvm::printReg</a></div><div class="ttdeci">Printable printReg(unsigned Reg, const TargetRegisterInfo *TRI=nullptr, unsigned SubIdx=0, const MachineRegisterInfo *MRI=nullptr)</div><div class="ttdoc">Prints virtual and physical registers with or without a TRI instance.</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8cpp_source.html#l00089">TargetRegisterInfo.cpp:89</a></div></div>
<div class="ttc" id="araw__ostream_8h_html"><div class="ttname"><a href="raw__ostream_8h.html">raw_ostream.h</a></div></div>
<div class="ttc" id="astructllvm_1_1DWARFYAML_1_1Data_html"><div class="ttname"><a href="structllvm_1_1DWARFYAML_1_1Data.html">llvm::DWARFYAML::Data</a></div><div class="ttdef"><b>Definition:</b> <a href="DWARFYAML_8h_source.html#l00143">DWARFYAML.h:143</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Wed Jul 13 2022 11:22:17 for LLVM by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.5
</small></address>
</body>
</html>
