

############################################################################################################################################################
############################################################################################################################################################
############################################################################################################################################################
############DEBUGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGG
launch_run synth_1
wait_on_run synth_1
open_run synth_1

set_property mark_debug true [get_nets [list uart_write_OBUF]]
set_property mark_debug true [get_nets [list uart_read_IBUF]]
set_property mark_debug true [get_nets [list reset_rtl_IBUF]]
set_property mark_debug true [get_nets [list reset_rtl_0_IBUF]]
set_property mark_debug true [get_nets [list {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/address_reg_reg[7]}]]
set_property mark_debug true [get_nets [list {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/data_out[0]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/data_out[1]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/data_out[2]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/data_out[3]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/data_out[4]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/data_out[5]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/data_out[6]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/data_out[7]}]]
set_property mark_debug true [get_nets [list {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/delay_read_reg_reg[1]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/delay_read_reg_reg[3]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/delay_read_reg_reg[5]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/delay_read_reg_reg[7]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/delay_read_reg_reg[0]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/delay_read_reg_reg[2]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/delay_read_reg_reg[4]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/delay_read_reg_reg[6]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/delay_read_reg_reg[8]}]]
set_property mark_debug true [get_nets [list {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/delay_write_reg[0]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/delay_write_reg[2]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/delay_write_reg[4]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/delay_write_reg[6]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/delay_write_reg[8]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/delay_write_reg[9]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/delay_write_reg[1]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/delay_write_reg[3]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/delay_write_reg[5]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/delay_write_reg[7]}]]
set_property mark_debug true [get_nets [list {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/bits_read_reg_reg[0]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/bits_read_reg_reg[1]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/bits_read_reg_reg[2]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/bits_read_reg_reg[3]}]]
set_property mark_debug true [get_nets [list {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/bits_write_reg_reg[0]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/bits_write_reg_reg[1]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/bits_write_reg_reg[2]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/bits_write_reg_reg[3]}]]
set_property mark_debug true [get_nets [list design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu_n_45]]
set_property mark_debug true [get_nets [list design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart_n_9]]
set_property mark_debug true [get_nets [list {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/next_opcode_reg_reg[0]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/next_opcode_reg_reg[13]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/next_opcode_reg_reg[17]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/next_opcode_reg_reg[6]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/next_opcode_reg_reg[20]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/next_opcode_reg_reg[24]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/next_opcode_reg_reg[28]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/next_opcode_reg_reg[31]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/next_opcode_reg_reg[10]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/next_opcode_reg_reg[16]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/next_opcode_reg_reg[18]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/next_opcode_reg_reg[3]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/next_opcode_reg_reg[7]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/next_opcode_reg_reg[21]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/next_opcode_reg_reg[25]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/next_opcode_reg_reg[29]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/next_opcode_reg_reg[11]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/next_opcode_reg_reg[14]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/next_opcode_reg_reg[2]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/next_opcode_reg_reg[4]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/next_opcode_reg_reg[8]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/next_opcode_reg_reg[19]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/next_opcode_reg_reg[22]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/next_opcode_reg_reg[26]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/next_opcode_reg_reg[12]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/next_opcode_reg_reg[15]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/next_opcode_reg_reg[1]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/next_opcode_reg_reg[5]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/next_opcode_reg_reg[9]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/next_opcode_reg_reg[23]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/next_opcode_reg_reg[27]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/next_opcode_reg_reg[30]}]]
set_property mark_debug true [get_nets [list {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/address_next[0]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/address_next[2]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/address_next[4]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/address_next[6]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/address_next[8]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/address_next[9]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/address_next[12]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/address_next[1]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/address_next[3]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/address_next[5]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/address_next[7]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/address_next[10]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/address_next[11]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/address_next[13]}]]
set_property mark_debug true [get_nets [list {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/D[1]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/D[5]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/D[11]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/D[13]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/D[17]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/D[21]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/D[25]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/D[0]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/D[4]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/D[8]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/D[12]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/D[16]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/D[20]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/D[24]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/D[3]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/D[7]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/D[10]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/D[15]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/D[19]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/D[23]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/D[27]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/D[2]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/D[6]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/D[9]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/D[14]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/D[18]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/D[22]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/D[26]}]]
set_property mark_debug true [get_nets [list {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/Q[1]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/Q[5]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/Q[11]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/Q[13]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/Q[17]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/Q[21]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/Q[25]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/Q[29]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/Q[0]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/Q[4]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/Q[8]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/Q[12]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/Q[16]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/Q[20]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/Q[24]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/Q[28]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/Q[3]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/Q[7]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/Q[10]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/Q[15]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/Q[19]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/Q[23]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/Q[27]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/Q[2]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/Q[6]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/Q[9]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/Q[14]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/Q[18]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/Q[22]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/Q[26]}]]
set_property mark_debug true [get_nets [list design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/s00_axi_aresetn]]
set_property mark_debug true [get_nets [list design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/uart_read design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/uart_write]]
set_property mark_debug true [get_nets [list {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/Q[0]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/Q[2]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/Q[4]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/Q[6]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/Q[8]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/Q[1]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/Q[3]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/Q[5]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/Q[7]}]]
set_property mark_debug true [get_nets [list {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/p_1_in[1]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/p_1_in[3]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/p_1_in[5]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/p_1_in[8]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/p_1_in[0]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/p_1_in[2]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/p_1_in[4]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/p_1_in[7]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/p_1_in[9]}]]
set_property mark_debug false [get_nets [list {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/delay_write_reg[0]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/delay_write_reg[2]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/delay_write_reg[4]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/delay_write_reg[6]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/delay_write_reg[8]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/delay_write_reg[9]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/delay_write_reg[1]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/delay_write_reg[3]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/delay_write_reg[5]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/delay_write_reg[7]}]]
set_property mark_debug false [get_nets [list {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/delay_read_reg_reg[1]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/delay_read_reg_reg[3]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/delay_read_reg_reg[5]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/delay_read_reg_reg[7]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/delay_read_reg_reg[0]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/delay_read_reg_reg[2]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/delay_read_reg_reg[4]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/delay_read_reg_reg[6]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/delay_read_reg_reg[8]}]]
set_property target_constrs_file /home/tsotnep/ownCloud/workspace/vivado/noc_jtag_proj/noc_jtag_proj.srcs/constrs_1/imports/src/constr.xdc [current_fileset -constrset]
save_constraints -force
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 8192 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 6 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_0 ]
endgroup
create_debug_core u_ila_1 ila
set_property C_DATA_DEPTH 8192 [get_debug_cores u_ila_1]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_1]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_1]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_1]
set_property C_INPUT_PIPE_STAGES 6 [get_debug_cores u_ila_1]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_1]
startgroup
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_1 ]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_1 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_1 ]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_1 ]
endgroup
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list design_1_i/clk_wiz/inst/clk_out1 ]]
set_property port_width 1 [get_debug_ports u_ila_1/clk]
connect_debug_port u_ila_1/clk [get_nets [list design_1_i/clk_wiz/inst/clkfbout_buf_design_1_clk_wiz_0 ]]
set_property port_width 14 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/address_next[0]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/address_next[1]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/address_next[2]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/address_next[3]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/address_next[4]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/address_next[5]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/address_next[6]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/address_next[7]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/address_next[8]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/address_next[9]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/address_next[10]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/address_next[11]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/address_next[12]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/address_next[13]} ]]
create_debug_port u_ila_0 probe
set_property port_width 30 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/Q[0]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/Q[1]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/Q[2]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/Q[3]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/Q[4]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/Q[5]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/Q[6]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/Q[7]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/Q[8]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/Q[9]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/Q[10]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/Q[11]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/Q[12]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/Q[13]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/Q[14]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/Q[15]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/Q[16]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/Q[17]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/Q[18]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/Q[19]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/Q[20]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/Q[21]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/Q[22]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/Q[23]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/Q[24]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/Q[25]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/Q[26]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/Q[27]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/Q[28]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/Q[29]} ]]
create_debug_port u_ila_0 probe
set_property port_width 28 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/D[0]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/D[1]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/D[2]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/D[3]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/D[4]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/D[5]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/D[6]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/D[7]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/D[8]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/D[9]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/D[10]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/D[11]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/D[12]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/D[13]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/D[14]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/D[15]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/D[16]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/D[17]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/D[18]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/D[19]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/D[20]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/D[21]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/D[22]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/D[23]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/D[24]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/D[25]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/D[26]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu/u1_pc_next/D[27]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/bits_read_reg_reg[0]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/bits_read_reg_reg[1]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/bits_read_reg_reg[2]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/bits_read_reg_reg[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/bits_write_reg_reg[0]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/bits_write_reg_reg[1]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/bits_write_reg_reg[2]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/bits_write_reg_reg[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 9 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/p_1_in[0]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/p_1_in[1]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/p_1_in[2]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/p_1_in[3]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/p_1_in[4]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/p_1_in[5]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/p_1_in[7]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/p_1_in[8]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/p_1_in[9]} ]]
create_debug_port u_ila_0 probe
set_property port_width 9 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/Q[0]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/Q[1]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/Q[2]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/Q[3]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/Q[4]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/Q[5]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/Q[6]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/Q[7]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/Q[8]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/data_out[0]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/data_out[1]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/data_out[2]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/data_out[3]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/data_out[4]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/data_out[5]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/data_out[6]} {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/data_out[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart/address_reg_reg[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/next_opcode_reg_reg[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/next_opcode_reg_reg[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/next_opcode_reg_reg[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe12]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/next_opcode_reg_reg[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe13]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/next_opcode_reg_reg[4]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe14]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/next_opcode_reg_reg[5]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe15]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/next_opcode_reg_reg[6]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe16]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16]
connect_debug_port u_ila_0/probe16 [get_nets [list {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/next_opcode_reg_reg[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe17]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe17]
connect_debug_port u_ila_0/probe17 [get_nets [list {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/next_opcode_reg_reg[8]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe18]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe18]
connect_debug_port u_ila_0/probe18 [get_nets [list {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/next_opcode_reg_reg[9]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe19]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe19]
connect_debug_port u_ila_0/probe19 [get_nets [list {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/next_opcode_reg_reg[10]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe20]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe20]
connect_debug_port u_ila_0/probe20 [get_nets [list {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/next_opcode_reg_reg[11]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe21]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe21]
connect_debug_port u_ila_0/probe21 [get_nets [list {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/next_opcode_reg_reg[12]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe22]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe22]
connect_debug_port u_ila_0/probe22 [get_nets [list {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/next_opcode_reg_reg[13]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe23]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe23]
connect_debug_port u_ila_0/probe23 [get_nets [list {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/next_opcode_reg_reg[14]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe24]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe24]
connect_debug_port u_ila_0/probe24 [get_nets [list {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/next_opcode_reg_reg[15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe25]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe25]
connect_debug_port u_ila_0/probe25 [get_nets [list {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/next_opcode_reg_reg[16]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe26]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe26]
connect_debug_port u_ila_0/probe26 [get_nets [list {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/next_opcode_reg_reg[17]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe27]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe27]
connect_debug_port u_ila_0/probe27 [get_nets [list {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/next_opcode_reg_reg[18]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe28]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe28]
connect_debug_port u_ila_0/probe28 [get_nets [list {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/next_opcode_reg_reg[19]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe29]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe29]
connect_debug_port u_ila_0/probe29 [get_nets [list {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/next_opcode_reg_reg[20]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe30]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe30]
connect_debug_port u_ila_0/probe30 [get_nets [list {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/next_opcode_reg_reg[21]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe31]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe31]
connect_debug_port u_ila_0/probe31 [get_nets [list {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/next_opcode_reg_reg[22]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe32]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe32]
connect_debug_port u_ila_0/probe32 [get_nets [list {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/next_opcode_reg_reg[23]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe33]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe33]
connect_debug_port u_ila_0/probe33 [get_nets [list {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/next_opcode_reg_reg[24]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe34]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe34]
connect_debug_port u_ila_0/probe34 [get_nets [list {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/next_opcode_reg_reg[25]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe35]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe35]
connect_debug_port u_ila_0/probe35 [get_nets [list {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/next_opcode_reg_reg[26]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe36]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe36]
connect_debug_port u_ila_0/probe36 [get_nets [list {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/next_opcode_reg_reg[27]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe37]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe37]
connect_debug_port u_ila_0/probe37 [get_nets [list {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/next_opcode_reg_reg[28]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe38]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe38]
connect_debug_port u_ila_0/probe38 [get_nets [list {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/next_opcode_reg_reg[29]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe39]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe39]
connect_debug_port u_ila_0/probe39 [get_nets [list {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/next_opcode_reg_reg[30]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe40]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe40]
connect_debug_port u_ila_0/probe40 [get_nets [list {design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u2_ram/next_opcode_reg_reg[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe41]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe41]
connect_debug_port u_ila_0/probe41 [get_nets [list reset_rtl_0_IBUF ]]

create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe43]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe43]
connect_debug_port u_ila_0/probe43 [get_nets [list design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/s00_axi_aresetn ]]

create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe44]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe44]
connect_debug_port u_ila_0/probe44 [get_nets [list design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u1_cpu_n_45 ]]

create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe45]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe45]
connect_debug_port u_ila_0/probe45 [get_nets [list design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/u1_plasma/u3_uart_n_9 ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe46]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe46]
connect_debug_port u_ila_0/probe46 [get_nets [list design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/uart_read ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe47]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe47]
connect_debug_port u_ila_0/probe47 [get_nets [list uart_read_IBUF ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe48]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe48]
connect_debug_port u_ila_0/probe48 [get_nets [list design_1_i/noc2x2_v1_0_0/U0/noc2x2_v1_0_S00_AXI_inst/tb_network_2x2_inst/PE_1/uart_write ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe49]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe49]
connect_debug_port u_ila_0/probe49 [get_nets [list uart_write_OBUF ]]
set_property port_width 1 [get_debug_ports u_ila_1/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe0]
connect_debug_port u_ila_1/probe0 [get_nets [list reset_rtl_IBUF ]]
close_design
