\babel@toc {english}{}
\contentsline {section}{\numberline {1}Introduction}{2}{}%
\contentsline {subsection}{\numberline {1.1}Problem Description}{2}{}%
\contentsline {subsection}{\numberline {1.2}Applications}{3}{}%
\contentsline {subsection}{\numberline {1.3}Possible Architectures}{4}{}%
\contentsline {section}{\numberline {2}Architecture}{5}{}%
\contentsline {subsection}{\numberline {2.1}Multiplication Circuit Architecture}{5}{}%
\contentsline {subsection}{\numberline {2.2}Adder Circuit Architecture}{8}{}%
\contentsline {subsection}{\numberline {2.3}Activation Function Circuit Architecture}{11}{}%
\contentsline {section}{\numberline {3}VHDL CODE}{12}{}%
\contentsline {subsection}{\numberline {3.1}Modules List}{12}{}%
\contentsline {subsection}{\numberline {3.2}Perceptron}{12}{}%
\contentsline {subsection}{\numberline {3.3}Parallel Multiplier}{13}{}%
\contentsline {subsection}{\numberline {3.4}Unsigned Parallel Multiplier}{15}{}%
\contentsline {subsection}{\numberline {3.5}Tree Adder}{17}{}%
\contentsline {subsubsection}{\numberline {3.5.1}Ripple Carry Adder Pipelined}{18}{}%
\contentsline {subsection}{\numberline {3.6}LUT}{20}{}%
\contentsline {subsubsection}{\numberline {3.6.1}Lut generation code}{21}{}%
\contentsline {section}{\numberline {4}Test Plan}{22}{}%
\contentsline {section}{\numberline {5}XILINX VIVADO Report}{23}{}%
\contentsline {section}{\numberline {6}Conclusion}{24}{}%
