INFO:sim:172 - Generating IP...
<<<<<<< HEAD
Resolving generics for 'ram'...
Applying external generics to 'ram'...
Delivering associated files for 'ram'...
Delivering EJava files for 'ram'...
Generating implementation netlist for 'ram'...
INFO:sim - Pre-processing HDL files for 'ram'...
Running synthesis for 'ram'
Running ngcbuild...
Writing VEO instantiation template for 'ram'...
Writing Verilog behavioral simulation model for 'ram'...
WARNING:sim - Overwriting existing file
   C:/Users/imana/Documents/SCHOOL/ECE3710/VGA_w_Dispatch2/ipcore_dir/tmp/_cg/ra
   m/doc/blk_mem_gen_v7_3_vinfo.html with file from view xilinx_documentation
Delivered 1 file into directory
C:/Users/imana/Documents/SCHOOL/ECE3710/VGA_w_Dispatch2/ipcore_dir/tmp/_cg/ram
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'ram'...
Generating metadata file...
Generating ISE project file for 'ram'...
Generating ISE project...
XCO file found: ram.xco
XMDF file found: ram_xmdf.tcl
Adding
C:/Users/imana/Documents/SCHOOL/ECE3710/VGA_w_Dispatch2/ipcore_dir/tmp/_cg/ram.a
sy -view all -origin_type imported
Adding
C:/Users/imana/Documents/SCHOOL/ECE3710/VGA_w_Dispatch2/ipcore_dir/tmp/_cg/ram.n
gc -view all -origin_type created
Checking file
"C:/Users/imana/Documents/SCHOOL/ECE3710/VGA_w_Dispatch2/ipcore_dir/tmp/_cg/ram.
ngc" for project device match ...
File
"C:/Users/imana/Documents/SCHOOL/ECE3710/VGA_w_Dispatch2/ipcore_dir/tmp/_cg/ram.
ngc" device information matches project device.
Adding
C:/Users/imana/Documents/SCHOOL/ECE3710/VGA_w_Dispatch2/ipcore_dir/tmp/_cg/ram.s
ym -view all -origin_type imported
Adding
C:/Users/imana/Documents/SCHOOL/ECE3710/VGA_w_Dispatch2/ipcore_dir/tmp/_cg/ram.v
-view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "C:/Users/imana/Documents/SCHOOL/ECE3710/VGA_w_Dispatch2/ipcore_dir/tmp/_cg/r
   am.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
C:/Users/imana/Documents/SCHOOL/ECE3710/VGA_w_Dispatch2/ipcore_dir/tmp/_cg/ram.v
eo -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/ram"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'ram'.
=======
Applying current project options...
Finished applying current project options.
ERROR:sim - Unable to find C:\Users\imana\Desktop\AliceColor.coe
ERROR:sim -    Coregen is looking for C:\Users\imana\Desktop\AliceColor.coe
ERROR:sim - Unable to find C:\Users\imana\Desktop\AliceColor.coe
ERROR:sim -    Coregen is looking for C:\Users\imana\Desktop\AliceColor.coe
ERROR:sim - An invalid core configuration has been detected during
ERROR:sim -    Customization. Core parameters will be reset to their default
   values.
Cancelled executing Tcl generator.
Wrote CGP file for project 'TextAreaMemory'.
>>>>>>> origin/master
