<stg><name>makePatch_alignedToLine</name>


<trans_list>

<trans id="169" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="196" from="2" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1410" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="197" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1410" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="194" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="195" from="4" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="175" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="176" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1436" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="179" from="6" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1436" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="178" from="7" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="201" from="8" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1453" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="202" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1453" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="199" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="200" from="10" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="185" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="205" from="12" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1483" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="206" from="12" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1483" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="204" from="13" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="190" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="191" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="192" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %GDn_points, void @empty_8, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1 %leftRight_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %leftRight

]]></Node>
<StgValue><ssdm name="leftRight_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2 %p_read62 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read

]]></Node>
<StgValue><ssdm name="p_read62"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3 %z_top_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %z_top

]]></Node>
<StgValue><ssdm name="z_top_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4 %apexZ0_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %apexZ0

]]></Node>
<StgValue><ssdm name="apexZ0_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="64">
<![CDATA[
:5 %init_patch_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="init_patch_V"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="64">
<![CDATA[
:6 %NPpatches_superpoints_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="NPpatches_superpoints_V"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="64">
<![CDATA[
:7 %NPpatches_parameters_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="NPpatches_parameters_V"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0">
<![CDATA[
:8 %br_ln1410 = br void

]]></Node>
<StgValue><ssdm name="br_ln1410"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:0 %indvar_flatten13 = phi i8 0, void, i8 %add_ln1410_1, void %.split20

]]></Node>
<StgValue><ssdm name="indvar_flatten13"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:1 %a = phi i3 0, void, i3 %select_ln1410_1, void %.split20

]]></Node>
<StgValue><ssdm name="a"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:2 %indvar_flatten = phi i7 0, void, i7 %select_ln1416_2, void %.split20

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:3 %b = phi i5 0, void, i5 %select_ln1416_1, void %.split20

]]></Node>
<StgValue><ssdm name="b"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:4 %c = phi i2 0, void, i2 %add_ln1422, void %.split20

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5 %add_ln1410_1 = add i8 %indvar_flatten13, i8 1

]]></Node>
<StgValue><ssdm name="add_ln1410_1"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:6 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:7 %icmp_ln1410 = icmp_eq  i8 %indvar_flatten13, i8 160

]]></Node>
<StgValue><ssdm name="icmp_ln1410"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8 %br_ln1410 = br i1 %icmp_ln1410, void %.split20, void %.preheader2.preheader

]]></Node>
<StgValue><ssdm name="br_ln1410"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split20:0 %add_ln1410 = add i3 %a, i3 1

]]></Node>
<StgValue><ssdm name="add_ln1410"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split20:3 %icmp_ln1416 = icmp_eq  i7 %indvar_flatten, i7 32

]]></Node>
<StgValue><ssdm name="icmp_ln1416"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split20:4 %select_ln1410 = select i1 %icmp_ln1416, i5 0, i5 %b

]]></Node>
<StgValue><ssdm name="select_ln1410"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.split20:5 %select_ln1410_1 = select i1 %icmp_ln1416, i3 %add_ln1410, i3 %a

]]></Node>
<StgValue><ssdm name="select_ln1410_1"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split20:9 %xor_ln1410 = xor i1 %icmp_ln1416, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1410"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split20:10 %icmp_ln1422 = icmp_eq  i2 %c, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln1422"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split20:11 %and_ln1410 = and i1 %icmp_ln1422, i1 %xor_ln1410

]]></Node>
<StgValue><ssdm name="and_ln1410"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split20:12 %add_ln1416 = add i5 %select_ln1410, i5 1

]]></Node>
<StgValue><ssdm name="add_ln1416"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split20:14 %or_ln1416 = or i1 %and_ln1410, i1 %icmp_ln1416

]]></Node>
<StgValue><ssdm name="or_ln1416"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.split20:15 %select_ln1416 = select i1 %or_ln1416, i2 0, i2 %c

]]></Node>
<StgValue><ssdm name="select_ln1416"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split20:16 %select_ln1416_1 = select i1 %and_ln1410, i5 %add_ln1416, i5 %select_ln1410

]]></Node>
<StgValue><ssdm name="select_ln1416_1"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split20:27 %add_ln1422 = add i2 %select_ln1416, i2 1

]]></Node>
<StgValue><ssdm name="add_ln1422"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split20:28 %add_ln1416_1 = add i7 %indvar_flatten, i7 1

]]></Node>
<StgValue><ssdm name="add_ln1416_1"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.split20:29 %select_ln1416_2 = select i1 %icmp_ln1416, i7 1, i7 %add_ln1416_1

]]></Node>
<StgValue><ssdm name="select_ln1416_2"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="7" op_0_bw="7" op_1_bw="3" op_2_bw="4">
<![CDATA[
.split20:6 %tmp = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %select_ln1410_1, i4 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="7">
<![CDATA[
.split20:7 %zext_ln1416 = zext i7 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln1416"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="5">
<![CDATA[
.split20:17 %zext_ln1427 = zext i5 %select_ln1416_1

]]></Node>
<StgValue><ssdm name="zext_ln1427"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split20:18 %add_ln1427 = add i8 %zext_ln1416, i8 %zext_ln1427

]]></Node>
<StgValue><ssdm name="add_ln1427"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split20:19 %empty_76 = shl i8 %add_ln1427, i8 1

]]></Node>
<StgValue><ssdm name="empty_76"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="2">
<![CDATA[
.split20:21 %zext_ln1427_1 = zext i2 %select_ln1416

]]></Node>
<StgValue><ssdm name="zext_ln1427_1"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split20:22 %add_ln1427_1 = add i8 %empty_76, i8 %zext_ln1427_1

]]></Node>
<StgValue><ssdm name="add_ln1427_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split20:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @makePatch_alignedToLine_initPatch_perLayer_makePatch_alignedToLine_initPatch_perPoint_makePatch_alignedToLine_initPatch_perParameter_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split20:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 160, i64 160, i64 160

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split20:8 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split20:13 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @makePatch_alignedToLine_initPatch_perPoint_makePatch_alignedToLine_initPatch_perParameter_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split20:20 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="8">
<![CDATA[
.split20:23 %zext_ln1427_2 = zext i8 %add_ln1427_1

]]></Node>
<StgValue><ssdm name="zext_ln1427_2"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split20:24 %init_patch_V_addr = getelementptr i32 %init_patch_V, i64 0, i64 %zext_ln1427_2

]]></Node>
<StgValue><ssdm name="init_patch_V_addr"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split20:25 %specloopname_ln1422 = specloopname void @_ssdm_op_SpecLoopName, void @empty_27

]]></Node>
<StgValue><ssdm name="specloopname_ln1422"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
.split20:26 %store_ln1427 = store i32 0, i8 %init_patch_V_addr

]]></Node>
<StgValue><ssdm name="store_ln1427"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0">
<![CDATA[
.split20:30 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="67" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0">
<![CDATA[
.preheader2.preheader:0 %br_ln1436 = br void %.preheader2

]]></Node>
<StgValue><ssdm name="br_ln1436"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="68" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader2:0 %ppl_0 = phi i32 %call_ret1, void %.split14, i32 %p_read62, void %.preheader2.preheader

]]></Node>
<StgValue><ssdm name="ppl_0"/></StgValue>
</operation>

<operation id="69" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader2:1 %i = phi i3 %add_ln1436, void %.split14, i3 0, void %.preheader2.preheader

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="70" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader2:2 %add_ln1436 = add i3 %i, i3 1

]]></Node>
<StgValue><ssdm name="add_ln1436"/></StgValue>
</operation>

<operation id="71" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader2:3 %icmp_ln1436 = icmp_eq  i3 %i, i3 5

]]></Node>
<StgValue><ssdm name="icmp_ln1436"/></StgValue>
</operation>

<operation id="72" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader2:4 %empty_77 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5

]]></Node>
<StgValue><ssdm name="empty_77"/></StgValue>
</operation>

<operation id="73" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader2:5 %br_ln1436 = br i1 %icmp_ln1436, void %.split14, void %.preheader1.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln1436"/></StgValue>
</operation>

<operation id="74" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1436" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="3" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="1" op_7_bw="32" op_8_bw="32" op_9_bw="35" op_10_bw="26">
<![CDATA[
.split14:1 %call_ret1 = call i32 @makeSuperPoint_alignedToLine11, i32 %GDn_points, i3 %i, i32 %z_top_read, i32 %apexZ0_read, i32 %p_read62, i1 %leftRight_read, i32 %init_patch_V, i32 %GDarrayDecoded, i35 %radiiDivisionList, i26 %trapezoid_edges_V

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>

<operation id="75" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1436" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.preheader.preheader:0 %br_ln1453 = br void %.preheader1.preheader

]]></Node>
<StgValue><ssdm name="br_ln1453"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="76" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split14:0 %specloopname_ln1436 = specloopname void @_ssdm_op_SpecLoopName, void @empty_26

]]></Node>
<StgValue><ssdm name="specloopname_ln1436"/></StgValue>
</operation>

<operation id="77" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="3" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="1" op_7_bw="32" op_8_bw="32" op_9_bw="35" op_10_bw="26">
<![CDATA[
.split14:1 %call_ret1 = call i32 @makeSuperPoint_alignedToLine11, i32 %GDn_points, i3 %i, i32 %z_top_read, i32 %apexZ0_read, i32 %p_read62, i1 %leftRight_read, i32 %init_patch_V, i32 %GDarrayDecoded, i35 %radiiDivisionList, i26 %trapezoid_edges_V

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>

<operation id="78" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0">
<![CDATA[
.split14:2 %br_ln0 = br void %.preheader2

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="79" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader1.preheader:0 %indvar_flatten35 = phi i8 %add_ln1453_1, void %.preheader1, i8 0, void %.preheader1.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten35"/></StgValue>
</operation>

<operation id="80" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader1.preheader:1 %b_1 = phi i3 %select_ln1453_1, void %.preheader1, i3 0, void %.preheader1.preheader.preheader

]]></Node>
<StgValue><ssdm name="b_1"/></StgValue>
</operation>

<operation id="81" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader1.preheader:2 %indvar_flatten21 = phi i7 %select_ln1459_2, void %.preheader1, i7 0, void %.preheader1.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten21"/></StgValue>
</operation>

<operation id="82" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader1.preheader:3 %c_1 = phi i5 %select_ln1459_1, void %.preheader1, i5 0, void %.preheader1.preheader.preheader

]]></Node>
<StgValue><ssdm name="c_1"/></StgValue>
</operation>

<operation id="83" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader1.preheader:4 %d = phi i2 %add_ln1465, void %.preheader1, i2 0, void %.preheader1.preheader.preheader

]]></Node>
<StgValue><ssdm name="d"/></StgValue>
</operation>

<operation id="84" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader1.preheader:5 %add_ln1453_1 = add i8 %indvar_flatten35, i8 1

]]></Node>
<StgValue><ssdm name="add_ln1453_1"/></StgValue>
</operation>

<operation id="85" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader1.preheader:6 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="86" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader1.preheader:7 %icmp_ln1453 = icmp_eq  i8 %indvar_flatten35, i8 160

]]></Node>
<StgValue><ssdm name="icmp_ln1453"/></StgValue>
</operation>

<operation id="87" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1.preheader:8 %br_ln1453 = br i1 %icmp_ln1453, void %.preheader1, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln1453"/></StgValue>
</operation>

<operation id="88" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1453" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader1:0 %add_ln1453 = add i3 %b_1, i3 1

]]></Node>
<StgValue><ssdm name="add_ln1453"/></StgValue>
</operation>

<operation id="89" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1453" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader1:3 %icmp_ln1459 = icmp_eq  i7 %indvar_flatten21, i7 32

]]></Node>
<StgValue><ssdm name="icmp_ln1459"/></StgValue>
</operation>

<operation id="90" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1453" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader1:4 %select_ln1453 = select i1 %icmp_ln1459, i5 0, i5 %c_1

]]></Node>
<StgValue><ssdm name="select_ln1453"/></StgValue>
</operation>

<operation id="91" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1453" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader1:5 %select_ln1453_1 = select i1 %icmp_ln1459, i3 %add_ln1453, i3 %b_1

]]></Node>
<StgValue><ssdm name="select_ln1453_1"/></StgValue>
</operation>

<operation id="92" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1453" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1:9 %xor_ln1453 = xor i1 %icmp_ln1459, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1453"/></StgValue>
</operation>

<operation id="93" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1453" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader1:10 %icmp_ln1465 = icmp_eq  i2 %d, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln1465"/></StgValue>
</operation>

<operation id="94" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1453" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1:11 %and_ln1453 = and i1 %icmp_ln1465, i1 %xor_ln1453

]]></Node>
<StgValue><ssdm name="and_ln1453"/></StgValue>
</operation>

<operation id="95" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1453" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader1:12 %add_ln1459 = add i5 %select_ln1453, i5 1

]]></Node>
<StgValue><ssdm name="add_ln1459"/></StgValue>
</operation>

<operation id="96" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1453" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1:14 %or_ln1459 = or i1 %and_ln1453, i1 %icmp_ln1459

]]></Node>
<StgValue><ssdm name="or_ln1459"/></StgValue>
</operation>

<operation id="97" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1453" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader1:15 %select_ln1459 = select i1 %or_ln1459, i2 0, i2 %d

]]></Node>
<StgValue><ssdm name="select_ln1459"/></StgValue>
</operation>

<operation id="98" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1453" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader1:16 %select_ln1459_1 = select i1 %and_ln1453, i5 %add_ln1459, i5 %select_ln1453

]]></Node>
<StgValue><ssdm name="select_ln1459_1"/></StgValue>
</operation>

<operation id="99" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1453" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader1:27 %add_ln1465 = add i2 %select_ln1459, i2 1

]]></Node>
<StgValue><ssdm name="add_ln1465"/></StgValue>
</operation>

<operation id="100" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1453" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader1:28 %add_ln1459_1 = add i7 %indvar_flatten21, i7 1

]]></Node>
<StgValue><ssdm name="add_ln1459_1"/></StgValue>
</operation>

<operation id="101" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1453" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.preheader1:29 %select_ln1459_2 = select i1 %icmp_ln1459, i7 1, i7 %add_ln1459_1

]]></Node>
<StgValue><ssdm name="select_ln1459_2"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="102" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1453" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="7" op_0_bw="7" op_1_bw="3" op_2_bw="4">
<![CDATA[
.preheader1:6 %tmp_s = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %select_ln1453_1, i4 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="103" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1453" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="7">
<![CDATA[
.preheader1:7 %zext_ln1459 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln1459"/></StgValue>
</operation>

<operation id="104" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1453" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="5">
<![CDATA[
.preheader1:17 %zext_ln1470 = zext i5 %select_ln1459_1

]]></Node>
<StgValue><ssdm name="zext_ln1470"/></StgValue>
</operation>

<operation id="105" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1453" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader1:18 %add_ln1470 = add i8 %zext_ln1459, i8 %zext_ln1470

]]></Node>
<StgValue><ssdm name="add_ln1470"/></StgValue>
</operation>

<operation id="106" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1453" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader1:19 %empty_79 = shl i8 %add_ln1470, i8 1

]]></Node>
<StgValue><ssdm name="empty_79"/></StgValue>
</operation>

<operation id="107" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1453" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="8" op_0_bw="2">
<![CDATA[
.preheader1:21 %zext_ln1470_1 = zext i2 %select_ln1459

]]></Node>
<StgValue><ssdm name="zext_ln1470_1"/></StgValue>
</operation>

<operation id="108" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1453" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader1:22 %add_ln1470_1 = add i8 %empty_79, i8 %zext_ln1470_1

]]></Node>
<StgValue><ssdm name="add_ln1470_1"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="109" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1453" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader1:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @makePatch_alignedToLine_initSP_perSuperpoint_makePatch_alignedToLine_initSP_perPoint_makePatch_alignedToLine_initSP_perParameter_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="110" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1453" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader1:2 %empty_78 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 160, i64 160, i64 160

]]></Node>
<StgValue><ssdm name="empty_78"/></StgValue>
</operation>

<operation id="111" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1453" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader1:8 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="112" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1453" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader1:13 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @makePatch_alignedToLine_initSP_perPoint_makePatch_alignedToLine_initSP_perParameter_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="113" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1453" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader1:20 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="114" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1453" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="8">
<![CDATA[
.preheader1:23 %zext_ln1470_2 = zext i8 %add_ln1470_1

]]></Node>
<StgValue><ssdm name="zext_ln1470_2"/></StgValue>
</operation>

<operation id="115" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1453" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1:24 %NPpatches_superpoints_V_addr = getelementptr i32 %NPpatches_superpoints_V, i64 0, i64 %zext_ln1470_2

]]></Node>
<StgValue><ssdm name="NPpatches_superpoints_V_addr"/></StgValue>
</operation>

<operation id="116" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1453" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader1:25 %specloopname_ln1465 = specloopname void @_ssdm_op_SpecLoopName, void @empty_25

]]></Node>
<StgValue><ssdm name="specloopname_ln1465"/></StgValue>
</operation>

<operation id="117" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1453" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
.preheader1:26 %store_ln1470 = store i32 0, i8 %NPpatches_superpoints_V_addr

]]></Node>
<StgValue><ssdm name="store_ln1470"/></StgValue>
</operation>

<operation id="118" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1453" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0">
<![CDATA[
.preheader1:30 %br_ln0 = br void %.preheader1.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="119" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.preheader:0 %br_ln1483 = br void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln1483"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="120" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader.preheader:0 %indvar_flatten57 = phi i7 %add_ln1483_1, void %.preheader, i7 0, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten57"/></StgValue>
</operation>

<operation id="121" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader.preheader:1 %b_2 = phi i3 %select_ln1483_1, void %.preheader, i3 0, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="b_2"/></StgValue>
</operation>

<operation id="122" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader.preheader:2 %indvar_flatten43 = phi i6 %select_ln1489_2, void %.preheader, i6 0, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten43"/></StgValue>
</operation>

<operation id="123" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader.preheader:3 %c_2 = phi i3 %select_ln1489_1, void %.preheader, i3 0, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="c_2"/></StgValue>
</operation>

<operation id="124" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader.preheader:4 %d_1 = phi i3 %add_ln1495, void %.preheader, i3 0, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="d_1"/></StgValue>
</operation>

<operation id="125" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:5 %add_ln1483_1 = add i7 %indvar_flatten57, i7 1

]]></Node>
<StgValue><ssdm name="add_ln1483_1"/></StgValue>
</operation>

<operation id="126" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader.preheader:6 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="127" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:7 %icmp_ln1483 = icmp_eq  i7 %indvar_flatten57, i7 120

]]></Node>
<StgValue><ssdm name="icmp_ln1483"/></StgValue>
</operation>

<operation id="128" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.preheader:8 %br_ln1483 = br i1 %icmp_ln1483, void %.preheader, void

]]></Node>
<StgValue><ssdm name="br_ln1483"/></StgValue>
</operation>

<operation id="129" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1483" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:0 %add_ln1483 = add i3 %b_2, i3 1

]]></Node>
<StgValue><ssdm name="add_ln1483"/></StgValue>
</operation>

<operation id="130" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1483" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader:3 %icmp_ln1489 = icmp_eq  i6 %indvar_flatten43, i6 24

]]></Node>
<StgValue><ssdm name="icmp_ln1489"/></StgValue>
</operation>

<operation id="131" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1483" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader:4 %select_ln1483 = select i1 %icmp_ln1489, i3 0, i3 %c_2

]]></Node>
<StgValue><ssdm name="select_ln1483"/></StgValue>
</operation>

<operation id="132" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1483" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader:5 %select_ln1483_1 = select i1 %icmp_ln1489, i3 %add_ln1483, i3 %b_2

]]></Node>
<StgValue><ssdm name="select_ln1483_1"/></StgValue>
</operation>

<operation id="133" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1483" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:9 %xor_ln1483 = xor i1 %icmp_ln1489, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1483"/></StgValue>
</operation>

<operation id="134" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1483" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:10 %icmp_ln1495 = icmp_eq  i3 %d_1, i3 6

]]></Node>
<StgValue><ssdm name="icmp_ln1495"/></StgValue>
</operation>

<operation id="135" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1483" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:11 %and_ln1483 = and i1 %icmp_ln1495, i1 %xor_ln1483

]]></Node>
<StgValue><ssdm name="and_ln1483"/></StgValue>
</operation>

<operation id="136" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1483" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:12 %add_ln1489 = add i3 %select_ln1483, i3 1

]]></Node>
<StgValue><ssdm name="add_ln1489"/></StgValue>
</operation>

<operation id="137" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1483" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:14 %or_ln1489 = or i1 %and_ln1483, i1 %icmp_ln1489

]]></Node>
<StgValue><ssdm name="or_ln1489"/></StgValue>
</operation>

<operation id="138" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1483" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader:15 %select_ln1489 = select i1 %or_ln1489, i3 0, i3 %d_1

]]></Node>
<StgValue><ssdm name="select_ln1489"/></StgValue>
</operation>

<operation id="139" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1483" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader:16 %select_ln1489_1 = select i1 %and_ln1483, i3 %add_ln1489, i3 %select_ln1483

]]></Node>
<StgValue><ssdm name="select_ln1489_1"/></StgValue>
</operation>

<operation id="140" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1483" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:30 %add_ln1495 = add i3 %select_ln1489, i3 1

]]></Node>
<StgValue><ssdm name="add_ln1495"/></StgValue>
</operation>

<operation id="141" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1483" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader:31 %add_ln1489_1 = add i6 %indvar_flatten43, i6 1

]]></Node>
<StgValue><ssdm name="add_ln1489_1"/></StgValue>
</operation>

<operation id="142" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1483" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader:32 %select_ln1489_2 = select i1 %icmp_ln1489, i6 1, i6 %add_ln1489_1

]]></Node>
<StgValue><ssdm name="select_ln1489_2"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="143" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1483" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @makePatch_alignedToLine_initPP_perPropertyType_makePatch_alignedToLine_initPP_perParallelogram_makePatch_alignedToLine_initPP_perPropertyLength_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="144" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1483" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2 %empty_80 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 120, i64 120, i64 120

]]></Node>
<StgValue><ssdm name="empty_80"/></StgValue>
</operation>

<operation id="145" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1483" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
.preheader:6 %tmp_22 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %select_ln1483_1, i2 0

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="146" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1483" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="6" op_0_bw="5">
<![CDATA[
.preheader:7 %zext_ln1489 = zext i5 %tmp_22

]]></Node>
<StgValue><ssdm name="zext_ln1489"/></StgValue>
</operation>

<operation id="147" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1483" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader:8 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="148" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1483" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader:13 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @makePatch_alignedToLine_initPP_perParallelogram_makePatch_alignedToLine_initPP_perPropertyLength_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="149" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1483" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="6" op_0_bw="3">
<![CDATA[
.preheader:17 %zext_ln1500 = zext i3 %select_ln1489_1

]]></Node>
<StgValue><ssdm name="zext_ln1500"/></StgValue>
</operation>

<operation id="150" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1483" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader:18 %add_ln1500 = add i6 %zext_ln1489, i6 %zext_ln1500

]]></Node>
<StgValue><ssdm name="add_ln1500"/></StgValue>
</operation>

<operation id="151" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1483" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="4" op_0_bw="6">
<![CDATA[
.preheader:19 %trunc_ln1500 = trunc i6 %add_ln1500

]]></Node>
<StgValue><ssdm name="trunc_ln1500"/></StgValue>
</operation>

<operation id="152" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1483" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
.preheader:20 %p_shl_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %trunc_ln1500, i3 0

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="153" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1483" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
.preheader:21 %p_shl2_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %add_ln1500, i1 0

]]></Node>
<StgValue><ssdm name="p_shl2_cast"/></StgValue>
</operation>

<operation id="154" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1483" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader:22 %sub_ln1500 = sub i7 %p_shl_cast, i7 %p_shl2_cast

]]></Node>
<StgValue><ssdm name="sub_ln1500"/></StgValue>
</operation>

<operation id="155" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1483" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader:23 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="156" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1483" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="7" op_0_bw="3">
<![CDATA[
.preheader:24 %zext_ln1500_1 = zext i3 %select_ln1489

]]></Node>
<StgValue><ssdm name="zext_ln1500_1"/></StgValue>
</operation>

<operation id="157" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1483" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader:25 %add_ln1500_1 = add i7 %sub_ln1500, i7 %zext_ln1500_1

]]></Node>
<StgValue><ssdm name="add_ln1500_1"/></StgValue>
</operation>

<operation id="158" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1483" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="7">
<![CDATA[
.preheader:26 %zext_ln1500_2 = zext i7 %add_ln1500_1

]]></Node>
<StgValue><ssdm name="zext_ln1500_2"/></StgValue>
</operation>

<operation id="159" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1483" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:27 %NPpatches_parameters_V_addr = getelementptr i32 %NPpatches_parameters_V, i64 0, i64 %zext_ln1500_2

]]></Node>
<StgValue><ssdm name="NPpatches_parameters_V_addr"/></StgValue>
</operation>

<operation id="160" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1483" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader:28 %specloopname_ln1495 = specloopname void @_ssdm_op_SpecLoopName, void @empty_24

]]></Node>
<StgValue><ssdm name="specloopname_ln1495"/></StgValue>
</operation>

<operation id="161" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1483" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader:29 %store_ln1500 = store i32 0, i7 %NPpatches_parameters_V_addr

]]></Node>
<StgValue><ssdm name="store_ln1500"/></StgValue>
</operation>

<operation id="162" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1483" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0">
<![CDATA[
.preheader:33 %br_ln0 = br void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="163" st_id="14" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="35">
<![CDATA[
:0 %call_ln1507 = call void @wedgePatch_init, i32 %NPpatches_superpoints_V, i32 %NPpatches_parameters_V, i32 %init_patch_V, i32 %apexZ0_read, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="call_ln1507"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="164" st_id="15" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="35">
<![CDATA[
:0 %call_ln1507 = call void @wedgePatch_init, i32 %NPpatches_superpoints_V, i32 %NPpatches_parameters_V, i32 %init_patch_V, i32 %apexZ0_read, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="call_ln1507"/></StgValue>
</operation>

<operation id="165" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1 %n_patches_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %n_patches

]]></Node>
<StgValue><ssdm name="n_patches_read"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="166" st_id="16" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="64" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
:2 %call_ln1510 = call void @add_patch9, i8 %n_patches, i8 %n_patches_read, i32 %NPpatches_superpoints_V, i32 %NPpatches_parameters_V, i64 %patches_superpoints, i32 %patches_parameters

]]></Node>
<StgValue><ssdm name="call_ln1510"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="167" st_id="17" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="64" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
:2 %call_ln1510 = call void @add_patch9, i8 %n_patches, i8 %n_patches_read, i32 %NPpatches_superpoints_V, i32 %NPpatches_parameters_V, i64 %patches_superpoints, i32 %patches_parameters

]]></Node>
<StgValue><ssdm name="call_ln1510"/></StgValue>
</operation>

<operation id="168" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="32">
<![CDATA[
:3 %ret_ln1511 = ret i32 %ppl_0

]]></Node>
<StgValue><ssdm name="ret_ln1511"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
