Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1.1 (win64) Build 3900603 Fri Jun 16 19:31:24 MDT 2023
| Date         : Wed Oct 11 17:55:41 2023
| Host         : ETHANVOSBURAA6F running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file RLC_timing_summary_routed.rpt -pb RLC_timing_summary_routed.pb -rpx RLC_timing_summary_routed.rpx -warn_on_violation
| Design       : RLC
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    5          inf        0.000                      0                    5           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BI_B[2]
                            (input port)
  Destination:            BO_Co
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.547ns  (logic 5.442ns (57.008%)  route 4.104ns (42.992%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  BI_B[2] (IN)
                         net (fo=0)                   0.000     0.000    BI_B[2]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  BI_B_IBUF[2]_inst/O
                         net (fo=2, routed)           1.412     2.862    BI_B_IBUF[2]
    SLICE_X0Y10          LUT6 (Prop_lut6_I5_O)        0.124     2.986 r  BO_S_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.667     3.653    t3
    SLICE_X0Y10          LUT3 (Prop_lut3_I1_O)        0.152     3.805 r  BO_Co_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.025     5.830    BO_Co_OBUF
    W18                  OBUF (Prop_obuf_I_O)         3.717     9.547 r  BO_Co_OBUF_inst/O
                         net (fo=0)                   0.000     9.547    BO_Co
    W18                                                               r  BO_Co (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BI_B[2]
                            (input port)
  Destination:            BO_S[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.203ns  (logic 5.207ns (56.579%)  route 3.996ns (43.421%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  BI_B[2] (IN)
                         net (fo=0)                   0.000     0.000    BI_B[2]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  BI_B_IBUF[2]_inst/O
                         net (fo=2, routed)           1.412     2.862    BI_B_IBUF[2]
    SLICE_X0Y10          LUT6 (Prop_lut6_I5_O)        0.124     2.986 r  BO_S_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.667     3.653    t3
    SLICE_X0Y10          LUT3 (Prop_lut3_I2_O)        0.124     3.777 r  BO_S_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.917     5.694    BO_S_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.509     9.203 r  BO_S_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.203    BO_S[3]
    V19                                                               r  BO_S[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BI_A[1]
                            (input port)
  Destination:            BO_S[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.155ns  (logic 5.115ns (55.874%)  route 4.040ns (44.126%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  BI_A[1] (IN)
                         net (fo=0)                   0.000     0.000    BI_A[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  BI_A_IBUF[1]_inst/O
                         net (fo=3, routed)           1.406     2.867    BI_A_IBUF[1]
    SLICE_X0Y10          LUT4 (Prop_lut4_I1_O)        0.124     2.991 r  BO_S_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.634     5.625    BO_S_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530     9.155 r  BO_S_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.155    BO_S[1]
    E19                                                               r  BO_S[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BI_B[2]
                            (input port)
  Destination:            BO_S[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.720ns  (logic 5.075ns (58.196%)  route 3.645ns (41.804%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  BI_B[2] (IN)
                         net (fo=0)                   0.000     0.000    BI_B[2]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  BI_B_IBUF[2]_inst/O
                         net (fo=2, routed)           1.581     3.030    BI_B_IBUF[2]
    SLICE_X0Y10          LUT6 (Prop_lut6_I0_O)        0.124     3.154 r  BO_S_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.065     5.219    BO_S_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501     8.720 r  BO_S_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.720    BO_S[2]
    U19                                                               r  BO_S[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BI_A[0]
                            (input port)
  Destination:            BO_S[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.543ns  (logic 5.310ns (62.155%)  route 3.233ns (37.845%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  BI_A[0] (IN)
                         net (fo=0)                   0.000     0.000    BI_A[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  BI_A_IBUF[0]_inst/O
                         net (fo=4, routed)           1.355     2.808    BI_A_IBUF[0]
    SLICE_X0Y10          LUT2 (Prop_lut2_I1_O)        0.150     2.958 r  BO_S_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.878     4.836    BO_S_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.707     8.543 r  BO_S_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.543    BO_S[0]
    U16                                                               r  BO_S[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BI_A[3]
                            (input port)
  Destination:            BO_S[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.355ns  (logic 1.472ns (62.506%)  route 0.883ns (37.494%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  BI_A[3] (IN)
                         net (fo=0)                   0.000     0.000    BI_A[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  BI_A_IBUF[3]_inst/O
                         net (fo=2, routed)           0.452     0.669    BI_A_IBUF[3]
    SLICE_X0Y10          LUT3 (Prop_lut3_I1_O)        0.045     0.714 r  BO_S_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.431     1.144    BO_S_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     2.355 r  BO_S_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.355    BO_S[3]
    V19                                                               r  BO_S[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BI_B[0]
                            (input port)
  Destination:            BO_S[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.369ns  (logic 1.535ns (64.778%)  route 0.835ns (35.222%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  BI_B[0] (IN)
                         net (fo=0)                   0.000     0.000    BI_B[0]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  BI_B_IBUF[0]_inst/O
                         net (fo=4, routed)           0.419     0.637    BI_B_IBUF[0]
    SLICE_X0Y10          LUT2 (Prop_lut2_I0_O)        0.048     0.685 r  BO_S_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.416     1.101    BO_S_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.268     2.369 r  BO_S_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.369    BO_S[0]
    U16                                                               r  BO_S[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BI_A[1]
                            (input port)
  Destination:            BO_S[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.371ns  (logic 1.476ns (62.270%)  route 0.895ns (37.730%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  BI_A[1] (IN)
                         net (fo=0)                   0.000     0.000    BI_A[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  BI_A_IBUF[1]_inst/O
                         net (fo=3, routed)           0.401     0.630    BI_A_IBUF[1]
    SLICE_X0Y10          LUT6 (Prop_lut6_I2_O)        0.045     0.675 r  BO_S_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.494     1.169    BO_S_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     2.371 r  BO_S_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.371    BO_S[2]
    U19                                                               r  BO_S[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BI_A[3]
                            (input port)
  Destination:            BO_Co
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.460ns  (logic 1.536ns (62.462%)  route 0.923ns (37.538%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  BI_A[3] (IN)
                         net (fo=0)                   0.000     0.000    BI_A[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  BI_A_IBUF[3]_inst/O
                         net (fo=2, routed)           0.452     0.669    BI_A_IBUF[3]
    SLICE_X0Y10          LUT3 (Prop_lut3_I0_O)        0.043     0.712 r  BO_Co_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.471     1.183    BO_Co_OBUF
    W18                  OBUF (Prop_obuf_I_O)         1.277     2.460 r  BO_Co_OBUF_inst/O
                         net (fo=0)                   0.000     2.460    BO_Co
    W18                                                               r  BO_Co (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BI_B[0]
                            (input port)
  Destination:            BO_S[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.635ns  (logic 1.494ns (56.717%)  route 1.141ns (43.283%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  BI_B[0] (IN)
                         net (fo=0)                   0.000     0.000    BI_B[0]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  BI_B_IBUF[0]_inst/O
                         net (fo=4, routed)           0.419     0.637    BI_B_IBUF[0]
    SLICE_X0Y10          LUT4 (Prop_lut4_I3_O)        0.045     0.682 r  BO_S_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.722     1.404    BO_S_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     2.635 r  BO_S_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.635    BO_S[1]
    E19                                                               r  BO_S[1] (OUT)
  -------------------------------------------------------------------    -------------------





