0.4
2016.2
C:/Users/031-17-0027/Documents/Digital System Design/Full_Adder/Full_Adder.sim/sim_1/behav/glbl.v,1464879896,verilog,,,,,,,,,,,
C:/Users/031-17-0027/Documents/Digital System Design/Full_Adder/Full_Adder.srcs/sim_1/new/FA.v,1578645522,verilog,,,,,,,,,,,
C:/Users/031-17-0027/Documents/Digital System Design/Full_Adder/Full_Adder.srcs/sources_1/new/HA.v,1578645668,verilog,,,,,,,,,,,
C:/Users/031-17-0027/Documents/Digital System Design/Full_Adder/Full_Adder.srcs/sources_1/new/fulladder.v,1578645840,verilog,,,,,,,,,,,
