models_internal/ibis/GeminiPlus-F784A-0.1.1.tar.gz
models_internal/verilog/BOOT_CLOCK.v
models_internal/verilog/CARRY.v
models_internal/verilog/CLK_BUF.v
models_internal/verilog/DFFNRE.v
models_internal/verilog/DFFRE.v
models_internal/verilog/DSP19X2.v
models_internal/verilog/DSP38.v
models_internal/verilog/FIFO18KX2.v
models_internal/verilog/FIFO36K.v
models_internal/verilog/I_BUF_DS.v
models_internal/verilog/I_BUF.v
models_internal/verilog/I_DDR.v
models_internal/verilog/I_DELAY.v
models_internal/verilog/I_SERDES.v
models_internal/verilog/LUT1.v
models_internal/verilog/LUT2.v
models_internal/verilog/LUT3.v
models_internal/verilog/LUT4.v
models_internal/verilog/LUT5.v
models_internal/verilog/LUT6.v
models_internal/verilog/O_BUF_DS.v
models_internal/verilog/O_BUFT_DS.v
models_internal/verilog/O_BUFT.v
models_internal/verilog/O_BUF.v
models_internal/verilog/O_DDR.v
models_internal/verilog/O_DELAY.v
models_internal/verilog/O_SERDES.v
models_internal/verilog/O_SERDES_CLK.v
models_internal/verilog/PLL.v
models_internal/verilog/SOC_FPGA_INTF_AHB_M.v
models_internal/verilog/SOC_FPGA_INTF_AHB_S.v
models_internal/verilog/SOC_FPGA_INTF_AXI_M0.v
models_internal/verilog/SOC_FPGA_INTF_AXI_M1.v
models_internal/verilog/SOC_FPGA_INTF_DMA.v
models_internal/verilog/SOC_FPGA_INTF_IRQ.v
models_internal/verilog/SOC_FPGA_INTF_JTAG.v
models_internal/verilog/SOC_FPGA_TEMPERATURE.v
models_internal/verilog/TDP_RAM18KX2.v
models_internal/verilog/TDP_RAM36K.v
models_internal/verilog_blackbox/cell_sim_blackbox.v
models_internal/primitives_mapping/FIFO/fifo36k_to_rs_tdp_36k_mapping.v
models_internal/primitives_mapping/FIFO/fifo18kx2_to_rs_tdp_36k_mapping.v
models_internal/primitives_mapping/FIFO/test_design/impl/sync_fifo_R36W36_post_route.v
models_internal/primitives_mapping/FIFO/test_design/impl/sync_split_fifo_R18W18_R9W9_post_route.v
models_internal/primitives_mapping/FIFO/test_design/run_script/raptor_tcl_36k.tcl
models_internal/primitives_mapping/FIFO/test_design/run_script/raptor_tcl_18kx2.tcl
models_internal/primitives_mapping/FIFO/test_design/rtl/sync_split_fifo_R18W18_R9W9.v
models_internal/primitives_mapping/FIFO/test_design/rtl/sync_fifo_R36W36.v
models_internal/primitives_mapping/FIFO/tb_test_design/tb_sync_split_fifo_R18W18_R9W9.v
models_internal/primitives_mapping/FIFO/tb_test_design/tb_sync_fifo_R36W36.v
models_internal/primitives_mapping/BRAM/tb_test_design/RS_TDP36K_to_TDP_RAM18KX2_tb.v
models_internal/primitives_mapping/BRAM/tb_test_design/TDP_RAM18KX2_tb.v
models_internal/primitives_mapping/BRAM/tb_test_design/TDP_RAM36K_tb.v
models_internal/primitives_mapping/BRAM/tb_test_design/RS_TDP36K_to_TDP_RAM36K_tb.v
models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v
models_internal/primitives_mapping/BRAM/test_design/TDP_RAM36K/rtl/on_chip_memory.v
models_internal/primitives_mapping/BRAM/test_design/TDP_RAM36K/run_script
models_internal/primitives_mapping/BRAM/test_design/TDP_RAM36K/run_script/raptor.tcl
models_internal/primitives_mapping/BRAM/test_design/RS_TDP36K/run_script/raptor_36K.tcl
models_internal/primitives_mapping/BRAM/test_design/RS_TDP36K/run_script/raptor_18KX2.tcl
models_internal/primitives_mapping/BRAM/test_design/RS_TDP36K/rtl/on_chip_memory_18KX2.v
models_internal/primitives_mapping/BRAM/test_design/RS_TDP36K/rtl/on_chip_memory_36K.v
models_internal/primitives_mapping/BRAM/test_design/TDP_RAM18KX2/run_script
models_internal/primitives_mapping/BRAM/test_design/TDP_RAM18KX2/run_script/raptor.tcl
models_internal/primitives_mapping/BRAM/test_design/TDP_RAM18KX2/rtl
models_internal/primitives_mapping/BRAM/test_design/TDP_RAM18KX2/rtl/on_chip_memory_18KX2.v
models_internal/primitives_mapping/BRAM/TDP_RAM18KX2_to_RS_TDP36K.v
models_internal/primitives_mapping/BRAM/TDP_RAM36K_to_RS_TDP36K.v
models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v
models_internal/primitives_mapping/DSP/tb_test_design/tb_dsp38_inst_design.v
models_internal/primitives_mapping/DSP/tb_test_design/tb_dsp19x2_inst_design.v
models_internal/primitives_mapping/DSP/test_design/run_script/raptor_tcl_dsp19x2.tcl
models_internal/primitives_mapping/DSP/test_design/run_script/raptor_tcl_dsp38.tcl
models_internal/primitives_mapping/DSP/test_design/rtl/dsp19x2_inst_design.v
models_internal/primitives_mapping/DSP/test_design/rtl/dsp38_inst_design.v
models_internal/primitives_mapping/DSP/test_design/impl/dsp19x2_inst_design_post_route.v
models_internal/primitives_mapping/DSP/dsp38_to_rs_dsp_XX_mapping.v
models_internal/primitives_mapping/DSP/dsp19x2_to_rs_dsp_XX_mapping.v
