// Seed: 3614821331
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  wire id_3 = id_3;
  always @(posedge id_1 == 1 or posedge id_2) begin
    deassign id_1;
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_2 = "";
  module_0(
      id_4, id_4
  );
  always @(id_4 / id_4 or 0) begin
    id_5 <= id_1[1];
  end
endmodule
