<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/zachjs/sv2v" target="_blank">zachjs-sv2v</a></h3>
<pre class="test-passed">
description: Tests imported from utd-sv
should_fail: 0
tags: utd-sv
incdirs: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/utd-sv
top_module: 
files: <a href="../../../../third_party/tests/utd-sv/fpu_mul_exp_dp.v.html" target="file-frame">third_party/tests/utd-sv/fpu_mul_exp_dp.v</a>
time_elapsed: 0.057s
</pre>
<pre class="log">

module fpu_mul_exp_dp (
	inq_in1,
	inq_in2,
	m6stg_step,
	m1stg_dblop,
	m1stg_sngop,
	m2stg_exp_expadd,
	m2stg_exp_0bff,
	m2stg_exp_017f,
	m2stg_exp_04ff,
	m2stg_exp_zero,
	m1stg_fsmuld,
	m2stg_fmuld,
	m2stg_fmuls,
	m2stg_fsmuld,
	m3stg_ld0_inv,
	m5stg_fracadd_cout,
	mul_exp_out_exp_plus1,
	mul_exp_out_exp,
	m5stg_in_of,
	m5stg_fmuld,
	m5stg_to_0_inv,
	m4stg_shl_54,
	m4stg_shl_55,
	m4stg_inc_exp_54,
	m4stg_inc_exp_55,
	m4stg_inc_exp_105,
	fmul_clken_l,
	rclk,
	m3stg_exp,
	m3stg_expadd_eq_0,
	m3stg_expadd_lte_0_inv,
	m4stg_exp,
	m5stg_exp,
	mul_exp_out,
	se,
	si,
	so
);
	input [62:52] inq_in1;
	input [62:52] inq_in2;
	input m6stg_step;
	input m1stg_dblop;
	input m1stg_sngop;
	input m2stg_exp_expadd;
	input m2stg_exp_0bff;
	input m2stg_exp_017f;
	input m2stg_exp_04ff;
	input m2stg_exp_zero;
	input m1stg_fsmuld;
	input m2stg_fmuld;
	input m2stg_fmuls;
	input m2stg_fsmuld;
	input [6:0] m3stg_ld0_inv;
	input m4stg_inc_exp_54;
	input m4stg_inc_exp_55;
	input m4stg_inc_exp_105;
	input m5stg_fracadd_cout;
	input mul_exp_out_exp_plus1;
	input mul_exp_out_exp;
	input m5stg_in_of;
	input m5stg_fmuld;
	input m5stg_to_0_inv;
	input m4stg_shl_54;
	input m4stg_shl_55;
	input fmul_clken_l;
	input rclk;
	output [12:0] m3stg_exp;
	output m3stg_expadd_eq_0;
	output m3stg_expadd_lte_0_inv;
	output [12:0] m4stg_exp;
	output [12:0] m5stg_exp;
	output [10:0] mul_exp_out;
	input se;
	input si;
	output so;
	wire [10:0] m1stg_exp_in1;
	wire [10:0] m1stg_exp_in2;
	wire [12:0] m1stg_expadd_in1;
	wire [12:0] m1stg_expadd_in2;
	wire [12:0] m1stg_expadd;
	wire [12:0] m2stg_exp_in;
	wire [12:0] m2stg_exp;
	wire [12:0] m2stg_expadd_in2;
	wire [12:0] m2stg_expadd;
	wire [12:0] m3astg_exp;
	wire [12:0] m3bstg_exp;
	wire [12:0] m3stg_exp;
	wire [12:0] m3stg_expa;
	wire [12:0] m3stg_expadd;
	wire m3stg_expadd_eq_0;
	wire m3stg_expadd_lte_0_inv;
	wire [12:0] m4stg_exp_in;
	wire [12:0] m4stg_exp;
	wire [12:0] m4stg_exp_plus1;
	wire [12:0] m5stg_exp_pre1_in;
	wire [12:0] m5stg_exp_pre1;
	wire [12:0] m5stg_exp_pre2_in;
	wire [12:0] m5stg_exp_pre2;
	wire [12:0] m5stg_exp_pre3_in;
	wire [12:0] m5stg_exp_pre3;
	wire [12:0] m5stg_exp;
	wire [12:0] m5stg_expa;
	wire [12:0] m5stg_exp_plus1;
	wire [10:0] mul_exp_out_in;
	wire [10:0] mul_exp_out;
	wire se_l;
	assign se_l = ~se;
	clken_buf ckbuf_mul_exp_dp(
		.clk(clk),
		.rclk(rclk),
		.enb_l(fmul_clken_l),
		.tmb_l(se_l)
	);
	dffe_s #(11) i_m1stg_exp_in1(
		.din(inq_in1[62:52]),
		.en(m6stg_step),
		.clk(clk),
		.q(m1stg_exp_in1[10:0]),
		.se(se),
		.si(),
		.so()
	);
	dffe_s #(11) i_m1stg_exp_in2(
		.din(inq_in2[62:52]),
		.en(m6stg_step),
		.clk(clk),
		.q(m1stg_exp_in2[10:0]),
		.se(se),
		.si(),
		.so()
	);
	assign m1stg_expadd_in1[12:0] = (({13 {m1stg_dblop}} &amp; {2&#39;b0, m1stg_exp_in1[10:0]}) | ({13 {m1stg_sngop}} &amp; {5&#39;b0, m1stg_exp_in1[10:3]}));
	assign m1stg_expadd_in2[12:0] = (({13 {m1stg_dblop}} &amp; {2&#39;b0, m1stg_exp_in2[10:0]}) | ({13 {m1stg_sngop}} &amp; {5&#39;b0, m1stg_exp_in2[10:3]}));
	assign m1stg_expadd[12:0] = ((m1stg_expadd_in1[12:0] + m1stg_expadd_in2[12:0]) + 13&#39;h0001);
	assign m2stg_exp_in[12:0] = ((((({13 {m2stg_exp_expadd}} &amp; m1stg_expadd[12:0]) | ({13 {m2stg_exp_0bff}} &amp; 13&#39;h0bff)) | ({13 {m2stg_exp_017f}} &amp; 13&#39;h017f)) | ({13 {m2stg_exp_04ff}} &amp; 13&#39;h04ff)) | ({13 {m2stg_exp_zero}} &amp; {{3 {m1stg_fsmuld}}, 10&#39;b0}));
	dffe_s #(13) i_m2stg_exp(
		.din(m2stg_exp_in[12:0]),
		.en(m6stg_step),
		.clk(clk),
		.q(m2stg_exp[12:0]),
		.se(se),
		.si(),
		.so()
	);
	assign m2stg_expadd_in2[12:0] = ((({13 {m2stg_fmuld}} &amp; 13&#39;h1c00) | ({13 {m2stg_fmuls}} &amp; 13&#39;h1f80)) | ({13 {m2stg_fsmuld}} &amp; 13&#39;h0300));
	assign m2stg_expadd[12:0] = (m2stg_exp[12:0] + m2stg_expadd_in2[12:0]);
	dffe_s #(13) i_m3astg_exp(
		.din(m2stg_expadd[12:0]),
		.en(m6stg_step),
		.clk(clk),
		.q(m3astg_exp[12:0]),
		.se(se),
		.si(),
		.so()
	);
	dffe_s #(13) i_m3bstg_exp(
		.din(m3astg_exp[12:0]),
		.en(m6stg_step),
		.clk(clk),
		.q(m3bstg_exp[12:0]),
		.se(se),
		.si(),
		.so()
	);
	dffe_s #(13) i_m3stg_exp(
		.din(m3bstg_exp[12:0]),
		.en(m6stg_step),
		.clk(clk),
		.q(m3stg_exp[12:0]),
		.se(se),
		.si(),
		.so()
	);
	dffe_s #(13) i_m3stg_expa(
		.din(m3bstg_exp[12:0]),
		.en(m6stg_step),
		.clk(clk),
		.q(m3stg_expa[12:0]),
		.se(se),
		.si(),
		.so()
	);
	assign m3stg_expadd[12:0] = ((m3stg_expa[12:0] + {6&#39;h3f, m3stg_ld0_inv[6:0]}) + 13&#39;h0001);
	assign m3stg_expadd_eq_0 = &amp;(m3stg_exp[12:0] ^ {6&#39;h3f, m3stg_ld0_inv[6:0]});
	assign m3stg_expadd_lte_0_inv = !(m3stg_expadd[12] || m3stg_expadd_eq_0);
	assign m4stg_exp_in[12:0] = (m3stg_expadd[12:0] &amp; {13 {!m3stg_expadd[12]}});
	dffe_s #(13) i_m4stg_exp(
		.din(m4stg_exp_in[12:0]),
		.en(m6stg_step),
		.clk(clk),
		.q(m4stg_exp[12:0]),
		.se(se),
		.si(),
		.so()
	);
	assign m4stg_exp_plus1[12:0] = (m4stg_exp[12:0] + 13&#39;h0001);
	assign m5stg_exp_pre1_in[12:0] = ({13 {m6stg_step}} &amp; m4stg_exp_plus1[12:0]);
	dff_s #(13) i_m5stg_exp_pre1(
		.din(m5stg_exp_pre1_in[12:0]),
		.clk(clk),
		.q(m5stg_exp_pre1[12:0]),
		.se(se),
		.si(),
		.so()
	);
	assign m5stg_exp_pre2_in[12:0] = ({13 {m6stg_step}} &amp; m4stg_exp[12:0]);
	dff_s #(13) i_m5stg_exp_pre2(
		.din(m5stg_exp_pre2_in[12:0]),
		.clk(clk),
		.q(m5stg_exp_pre2[12:0]),
		.se(se),
		.si(),
		.so()
	);
	assign m5stg_exp_pre3_in[12:0] = ~({13 {!m6stg_step}} &amp; m5stg_expa[12:0]);
	dff_s #(13) i_m5stg_exp_pre3(
		.din(m5stg_exp_pre3_in[12:0]),
		.clk(clk),
		.q(m5stg_exp_pre3[12:0]),
		.se(se),
		.si(),
		.so()
	);
	dff_s #(5) i_m5stg_inc_exp(
		.din({m4stg_shl_55, m4stg_shl_54, m4stg_inc_exp_54, m4stg_inc_exp_55, m4stg_inc_exp_105}),
		.clk(clk),
		.q({m5stg_shl_55, m5stg_shl_54, m5stg_inc_exp_54, m5stg_inc_exp_55, m5stg_inc_exp_105}),
		.se(se),
		.si(),
		.so()
	);
	assign m5stg_exp[12:0] = ((({13 {(((m5stg_shl_54 &amp; m5stg_inc_exp_54) | (m5stg_shl_55 &amp; m5stg_inc_exp_55)) | m5stg_inc_exp_105)}} &amp; m5stg_exp_pre1[12:0]) | (~{13 {(((m5stg_shl_54 &amp; m5stg_inc_exp_54) | (m5stg_shl_55 &amp; m5stg_inc_exp_55)) | m5stg_inc_exp_105)}} &amp; m5stg_exp_pre2[12:0])) | ~m5stg_exp_pre3[12:0]);
	assign m5stg_expa[12:0] = m5stg_exp[12:0];
	assign m5stg_exp_plus1[12:0] = (m5stg_expa[12:0] + 13&#39;h0001);
	assign mul_exp_out_in[10:0] = (((({11 {(mul_exp_out_exp_plus1 &amp;&amp; m5stg_fracadd_cout)}} &amp; m5stg_exp_plus1[10:0]) | ({11 {mul_exp_out_exp}} &amp; m5stg_expa[10:0])) | ({11 {(!m5stg_fracadd_cout &amp;&amp; !m5stg_in_of)}} &amp; m5stg_expa[10:0])) | ({11 {m5stg_in_of}} &amp; {{3 {m5stg_fmuld}}, 7&#39;h7f, m5stg_to_0_inv}));
	dffe_s #(11) i_mul_exp_out(
		.din(mul_exp_out_in[10:0]),
		.en(m6stg_step),
		.clk(clk),
		.q(mul_exp_out[10:0]),
		.se(se),
		.si(),
		.so()
	);
endmodule

</pre>
</body>