---------------------Generating device model using external script:---------------------
cd scripts && ./device_model_gen.py -NR 8 -NC 8 -Arch RIKEN && cd ..
====================================================
============ Universal GRAMM (UGRAMM) ==============
======= helper script: Device Model Generator ======
====================================================

Generating device model for the following CGRA configuration: 
> Arch: RIKEN
> NR: 8
> NC: 8
Creating RIKEN architecture!!


pragma for the device model: 

 /*
{
    "ALU" : ["FADD", "FMUL", "FSUB", "FDIV"],
    "MEMPORT" : ["input", "output"],
    "Constant" : ["const"]
}
*/
    
 
 
---------------------Executing UGRAMM and producing mapping result in ordered_dot_output.dot & unpositioned_dot_output---------------------
make && ./UGRAMM --seed 15 --verbose_level 0 --dfile scripts/riken_8_8.dot --afile Kernels/Conv_Balance/conv_nounroll_Balance_Any.dot --config config.json --drc_verbose_level 1
make: 'UGRAMM' is up to date.
[2024-11-19 18:45:27.617] [UGRAMM] [info] Parsed JSON file {"skip-placement":["Constant"]} 
[2024-11-19 18:45:27.617] [UGRAMM] [info] Normalized JSON {"SKIP-PLACEMENT":["CONSTANT"]} 
ALU : [ "FADD" "FMUL" "FSUB" "FDIV" ]
CONSTANT : [ "CONST" ]
MEMPORT : [ "INPUT" "OUTPUT" ]
[2024-11-19 18:45:27.651] [UGRAMM] [info] [H] Compatibility of pragma for ALU passed
[2024-11-19 18:45:27.651] [UGRAMM] [info] [H] Key -> ANY2PINS, Value -> "INPINA,INPINB" added into UGRAMM Pragma Config
[2024-11-19 18:45:27.651] [UGRAMM] [info] [H] Compatibility of pragma for CONSTANT passed
[2024-11-19 18:45:27.651] [UGRAMM] [info] [H] Compatibility of pragma for MEMPORT passed
[2024-11-19 18:45:27.651] [UGRAMM] [info] [H] Ignoring placement for application node :: {Const_27|float32=5.00} 
[2024-11-19 18:45:27.651] [UGRAMM] [info] [H] Ignoring placement for application node :: {Const_28|float32=13.00} 
[2024-11-19 18:45:27.651] [UGRAMM] [info] [H] Ignoring placement for application node :: {Const_29|float32=9.00} 
[2024-11-19 18:45:27.651] [UGRAMM] [info] [H] Ignoring placement for application node :: {Const_30|float32=11.00} 
[2024-11-19 18:45:27.651] [UGRAMM] [info] [H] Ignoring placement for application node :: {Const_31|float32=3.00} 
[2024-11-19 18:45:27.651] [UGRAMM] [info] [H] Ignoring placement for application node :: {Const_32|float32=15.00} 
[2024-11-19 18:45:27.651] [UGRAMM] [info] [H] Ignoring placement for application node :: {Const_33|float32=17.00} 
[2024-11-19 18:45:27.651] [UGRAMM] [info] [H] Ignoring placement for application node :: {Const_34|float32=7.00} 
[2024-11-19 18:45:27.651] [UGRAMM] [info] [H] Ignoring placement for application node :: {Const_35|float32=19.00} 
[2024-11-19 18:45:27.651] [UGRAMM] [info] [H] [ALIAS insertion] edge from LOAD_0 -> FMUL_9 with loadPin ANY2PINS to INPINA,INPINB
[2024-11-19 18:45:27.651] [UGRAMM] [info] [H] [ALIAS insertion] edge from LOAD_1 -> FMUL_10 with loadPin ANY2PINS to INPINA,INPINB
[2024-11-19 18:45:27.651] [UGRAMM] [info] [H] [ALIAS insertion] edge from LOAD_2 -> FMUL_11 with loadPin ANY2PINS to INPINA,INPINB
[2024-11-19 18:45:27.651] [UGRAMM] [info] [H] [ALIAS insertion] edge from LOAD_3 -> FMUL_12 with loadPin ANY2PINS to INPINA,INPINB
[2024-11-19 18:45:27.651] [UGRAMM] [info] [H] [ALIAS insertion] edge from LOAD_4 -> FMUL_13 with loadPin ANY2PINS to INPINA,INPINB
[2024-11-19 18:45:27.651] [UGRAMM] [info] [H] [ALIAS insertion] edge from LOAD_5 -> FMUL_14 with loadPin ANY2PINS to INPINA,INPINB
[2024-11-19 18:45:27.651] [UGRAMM] [info] [H] [ALIAS insertion] edge from LOAD_6 -> FMUL_15 with loadPin ANY2PINS to INPINA,INPINB
[2024-11-19 18:45:27.651] [UGRAMM] [info] [H] [ALIAS insertion] edge from LOAD_7 -> FMUL_16 with loadPin ANY2PINS to INPINA,INPINB
[2024-11-19 18:45:27.651] [UGRAMM] [info] [H] [ALIAS insertion] edge from LOAD_8 -> FMUL_17 with loadPin ANY2PINS to INPINA,INPINB
[2024-11-19 18:45:27.651] [UGRAMM] [info] [H] [ALIAS insertion] edge from FMUL_9 -> FADD_22 with loadPin ANY2PINS to INPINA,INPINB
[2024-11-19 18:45:27.651] [UGRAMM] [info] [H] [ALIAS insertion] edge from FMUL_10 -> FADD_23 with loadPin ANY2PINS to INPINA,INPINB
[2024-11-19 18:45:27.652] [UGRAMM] [info] [H] [ALIAS insertion] edge from FMUL_11 -> FADD_23 with loadPin ANY2PINS to INPINA,INPINB
[2024-11-19 18:45:27.652] [UGRAMM] [info] [H] [ALIAS insertion] edge from FMUL_12 -> FADD_22 with loadPin ANY2PINS to INPINA,INPINB
[2024-11-19 18:45:27.652] [UGRAMM] [info] [H] [ALIAS insertion] edge from FMUL_13 -> FADD_21 with loadPin ANY2PINS to INPINA,INPINB
[2024-11-19 18:45:27.652] [UGRAMM] [info] [H] [ALIAS insertion] edge from FMUL_14 -> FADD_20 with loadPin ANY2PINS to INPINA,INPINB
[2024-11-19 18:45:27.652] [UGRAMM] [info] [H] [ALIAS insertion] edge from FMUL_15 -> FADD_24 with loadPin ANY2PINS to INPINA,INPINB
[2024-11-19 18:45:27.652] [UGRAMM] [info] [H] [ALIAS insertion] edge from FMUL_16 -> FADD_21 with loadPin ANY2PINS to INPINA,INPINB
[2024-11-19 18:45:27.652] [UGRAMM] [info] [H] [ALIAS insertion] edge from FMUL_17 -> FADD_24 with loadPin ANY2PINS to INPINA,INPINB
[2024-11-19 18:45:27.652] [UGRAMM] [info] [H] [ALIAS insertion] edge from FADD_25 -> STORE_26 with loadPin ANY2PINS to INPINA,INPINB
[2024-11-19 18:45:27.652] [UGRAMM] [info] [H] [ALIAS insertion] edge from FADD_24 -> FADD_20 with loadPin ANY2PINS to INPINA,INPINB
[2024-11-19 18:45:27.652] [UGRAMM] [info] [H] [ALIAS insertion] edge from FADD_23 -> FADD_19 with loadPin ANY2PINS to INPINA,INPINB
[2024-11-19 18:45:27.652] [UGRAMM] [info] [H] [ALIAS insertion] edge from FADD_22 -> FADD_18 with loadPin ANY2PINS to INPINA,INPINB
[2024-11-19 18:45:27.652] [UGRAMM] [info] [H] [ALIAS insertion] edge from FADD_21 -> FADD_19 with loadPin ANY2PINS to INPINA,INPINB
[2024-11-19 18:45:27.652] [UGRAMM] [info] [H] [ALIAS insertion] edge from FADD_20 -> FADD_18 with loadPin ANY2PINS to INPINA,INPINB
[2024-11-19 18:45:27.652] [UGRAMM] [info] [H] [ALIAS insertion] edge from FADD_19 -> FADD_25 with loadPin ANY2PINS to INPINA,INPINB
[2024-11-19 18:45:27.652] [UGRAMM] [info] [H] [ALIAS insertion] edge from FADD_18 -> FADD_25 with loadPin ANY2PINS to INPINA,INPINB
[2024-11-19 18:45:27.652] [DRC Checks] [info] --------------------------------------------------
[2024-11-19 18:45:27.652] [DRC Checks] [info] Executing DRC Rules Check
[2024-11-19 18:45:27.652] [DRC Checks] [info] --------------------------------------------------
[2024-11-19 18:45:27.663] [DRC Checks] [info] --------------------------------------------------
[2024-11-19 18:45:27.663] [DRC Checks] [info] DRC Passed --- Continueing to UGRAMM Mapping
[2024-11-19 18:45:27.663] [DRC Checks] [info] --------------------------------------------------
[2024-11-19 18:45:27.663] [UGRAMM] [info] ***** BEGINNING OUTER WHILE LOOP ***** ITER 1
[2024-11-19 18:45:27.843] [UGRAMM] [info] TOTAL OVERUSE: 5
[2024-11-19 18:45:27.843] [UGRAMM] [info] FRACTION OVERLAP: 0.028901733
[2024-11-19 18:45:27.843] [UGRAMM] [info] ***** BEGINNING OUTER WHILE LOOP ***** ITER 2
[2024-11-19 18:45:28.191] [UGRAMM] [info] TOTAL OVERUSE: 3
[2024-11-19 18:45:28.191] [UGRAMM] [info] FRACTION OVERLAP: 0.018404908
[2024-11-19 18:45:28.191] [UGRAMM] [info] ***** BEGINNING OUTER WHILE LOOP ***** ITER 3
[2024-11-19 18:45:28.529] [UGRAMM] [info] TOTAL OVERUSE: 0
[2024-11-19 18:45:28.529] [UGRAMM] [info] FRACTION OVERLAP: 0
[2024-11-19 18:45:28.529] [UGRAMM] [info] UGRAMM_PASSED :: [iterCount] :: 3 :: [frac] :: 0 :: [num_vertices(H)] :: 36
[2024-11-19 18:45:28.529] [UGRAMM] [info] ** routing for FADD_18 | (PE.W32.C5.R6.ALU)'s output pin :: 
[2024-11-19 18:45:28.529] [UGRAMM] [info] 	 922 	 PE.W32.C5.R6.ALU.OUTPINA
[2024-11-19 18:45:28.529] [UGRAMM] [info] 	 904 	 PE.W32.C5.R6.CROSSBAR_MUX_S
[2024-11-19 18:45:28.529] [UGRAMM] [info] 	 1072 	 PE.W32.C6.R6.CROSSBAR_MUX_PEINA
[2024-11-19 18:45:28.529] [UGRAMM] [info] 	 1074 	 PE.W32.C6.R6.MUX_A
[2024-11-19 18:45:28.529] [UGRAMM] [info] 	 1080 	 PE.W32.C6.R6.ALU.INPINA
[2024-11-19 18:45:28.529] [UGRAMM] [info] ** routing for FADD_19 | (PE.W32.C5.R4.ALU)'s output pin :: 
[2024-11-19 18:45:28.529] [UGRAMM] [info] 	 883 	 PE.W32.C5.R4.ALU.OUTPINA
[2024-11-19 18:45:28.529] [UGRAMM] [info] 	 872 	 PE.W32.C5.R4.CROSSBAR_MUX_SE
[2024-11-19 18:45:28.529] [UGRAMM] [info] 	 1050 	 PE.W32.C6.R5.CROSSBAR_MUX_E
[2024-11-19 18:45:28.529] [UGRAMM] [info] 	 1073 	 PE.W32.C6.R6.CROSSBAR_MUX_PEINB
[2024-11-19 18:45:28.529] [UGRAMM] [info] 	 1075 	 PE.W32.C6.R6.MUX_B
[2024-11-19 18:45:28.529] [UGRAMM] [info] 	 1081 	 PE.W32.C6.R6.ALU.INPINB
[2024-11-19 18:45:28.529] [UGRAMM] [info] ** routing for FADD_20 | (PE.W32.C4.R5.ALU)'s output pin :: 
[2024-11-19 18:45:28.529] [UGRAMM] [info] 	 742 	 PE.W32.C4.R5.ALU.OUTPINA
[2024-11-19 18:45:28.529] [UGRAMM] [info] 	 731 	 PE.W32.C4.R5.CROSSBAR_MUX_SE
[2024-11-19 18:45:28.529] [UGRAMM] [info] 	 913 	 PE.W32.C5.R6.CROSSBAR_MUX_PEINA
[2024-11-19 18:45:28.529] [UGRAMM] [info] 	 915 	 PE.W32.C5.R6.MUX_A
[2024-11-19 18:45:28.529] [UGRAMM] [info] 	 920 	 PE.W32.C5.R6.ALU.INPINA
[2024-11-19 18:45:28.529] [UGRAMM] [info] ** routing for FADD_21 | (PE.W32.C4.R3.ALU)'s output pin :: 
[2024-11-19 18:45:28.529] [UGRAMM] [info] 	 703 	 PE.W32.C4.R3.ALU.OUTPINA
[2024-11-19 18:45:28.529] [UGRAMM] [info] 	 692 	 PE.W32.C4.R3.CROSSBAR_MUX_SE
[2024-11-19 18:45:28.529] [UGRAMM] [info] 	 874 	 PE.W32.C5.R4.CROSSBAR_MUX_PEINB
[2024-11-19 18:45:28.529] [UGRAMM] [info] 	 876 	 PE.W32.C5.R4.MUX_B
[2024-11-19 18:45:28.529] [UGRAMM] [info] 	 882 	 PE.W32.C5.R4.ALU.INPINB
[2024-11-19 18:45:28.529] [UGRAMM] [info] ** routing for FADD_22 | (PE.W32.C5.R7.ALU)'s output pin :: 
[2024-11-19 18:45:28.529] [UGRAMM] [info] 	 942 	 PE.W32.C5.R7.ALU.OUTPINA
[2024-11-19 18:45:28.529] [UGRAMM] [info] 	 926 	 PE.W32.C5.R7.CROSSBAR_MUX_W
[2024-11-19 18:45:28.529] [UGRAMM] [info] 	 914 	 PE.W32.C5.R6.CROSSBAR_MUX_PEINB
[2024-11-19 18:45:28.529] [UGRAMM] [info] 	 916 	 PE.W32.C5.R6.MUX_B
[2024-11-19 18:45:28.529] [UGRAMM] [info] 	 921 	 PE.W32.C5.R6.ALU.INPINB
[2024-11-19 18:45:28.529] [UGRAMM] [info] ** routing for FADD_23 | (PE.W32.C6.R3.ALU)'s output pin :: 
[2024-11-19 18:45:28.529] [UGRAMM] [info] 	 1022 	 PE.W32.C6.R3.ALU.OUTPINA
[2024-11-19 18:45:28.529] [UGRAMM] [info] 	 1009 	 PE.W32.C6.R3.CROSSBAR_MUX_NE
[2024-11-19 18:45:28.529] [UGRAMM] [info] 	 873 	 PE.W32.C5.R4.CROSSBAR_MUX_PEINA
[2024-11-19 18:45:28.529] [UGRAMM] [info] 	 875 	 PE.W32.C5.R4.MUX_A
[2024-11-19 18:45:28.529] [UGRAMM] [info] 	 881 	 PE.W32.C5.R4.ALU.INPINA
[2024-11-19 18:45:28.529] [UGRAMM] [info] ** routing for FADD_24 | (PE.W32.C4.R7.ALU)'s output pin :: 
[2024-11-19 18:45:28.529] [UGRAMM] [info] 	 783 	 PE.W32.C4.R7.ALU.OUTPINA
[2024-11-19 18:45:28.529] [UGRAMM] [info] 	 765 	 PE.W32.C4.R7.CROSSBAR_MUX_SW
[2024-11-19 18:45:28.529] [UGRAMM] [info] 	 907 	 PE.W32.C5.R6.CROSSBAR_MUX_NW
[2024-11-19 18:45:28.529] [UGRAMM] [info] 	 733 	 PE.W32.C4.R5.CROSSBAR_MUX_PEINB
[2024-11-19 18:45:28.529] [UGRAMM] [info] 	 736 	 PE.W32.C4.R5.MUX_B
[2024-11-19 18:45:28.529] [UGRAMM] [info] 	 741 	 PE.W32.C4.R5.ALU.INPINB
[2024-11-19 18:45:28.529] [UGRAMM] [info] ** routing for FADD_25 | (PE.W32.C6.R6.ALU)'s output pin :: 
[2024-11-19 18:45:28.529] [UGRAMM] [info] 	 1082 	 PE.W32.C6.R6.ALU.OUTPINA
[2024-11-19 18:45:28.529] [UGRAMM] [info] 	 1071 	 PE.W32.C6.R6.CROSSBAR_MUX_SE
[2024-11-19 18:45:28.529] [UGRAMM] [info] 	 55 	 PE.W32.C7.R7.CROSSBAR_MUX_PEINB
[2024-11-19 18:45:28.529] [UGRAMM] [info] 	 568 	 LS.W32.C9.R6.MEMPORT.INPINA
[2024-11-19 18:45:28.529] [UGRAMM] [info] ** routing for FMUL_10 | (PE.W32.C5.R2.ALU)'s output pin :: 
[2024-11-19 18:45:28.529] [UGRAMM] [info] 	 842 	 PE.W32.C5.R2.ALU.OUTPINA
[2024-11-19 18:45:28.529] [UGRAMM] [info] 	 824 	 PE.W32.C5.R2.CROSSBAR_MUX_S
[2024-11-19 18:45:28.529] [UGRAMM] [info] 	 991 	 PE.W32.C6.R2.CROSSBAR_MUX_E
[2024-11-19 18:45:28.529] [UGRAMM] [info] 	 1014 	 PE.W32.C6.R3.CROSSBAR_MUX_PEINB
[2024-11-19 18:45:28.529] [UGRAMM] [info] 	 1016 	 PE.W32.C6.R3.MUX_B
[2024-11-19 18:45:28.529] [UGRAMM] [info] 	 1021 	 PE.W32.C6.R3.ALU.INPINB
[2024-11-19 18:45:28.529] [UGRAMM] [info] ** routing for FMUL_11 | (PE.W32.C7.R1.ALU)'s output pin :: 
[2024-11-19 18:45:28.529] [UGRAMM] [info] 	 1142 	 PE.W32.C7.R1.ALU.OUTPINA
[2024-11-19 18:45:28.529] [UGRAMM] [info] 	 1130 	 PE.W32.C7.R1.CROSSBAR_MUX_E
[2024-11-19 18:45:28.529] [UGRAMM] [info] 	 1149 	 PE.W32.C7.R2.CROSSBAR_MUX_NE
[2024-11-19 18:45:28.529] [UGRAMM] [info] 	 1013 	 PE.W32.C6.R3.CROSSBAR_MUX_PEINA
[2024-11-19 18:45:28.529] [UGRAMM] [info] 	 1015 	 PE.W32.C6.R3.MUX_A
[2024-11-19 18:45:28.529] [UGRAMM] [info] 	 1020 	 PE.W32.C6.R3.ALU.INPINA
[2024-11-19 18:45:28.529] [UGRAMM] [info] ** routing for FMUL_12 | (PE.W32.C2.R6.ALU)'s output pin :: 
[2024-11-19 18:45:28.529] [UGRAMM] [info] 	 443 	 PE.W32.C2.R6.ALU.OUTPINA
[2024-11-19 18:45:28.529] [UGRAMM] [info] 	 432 	 PE.W32.C2.R6.CROSSBAR_MUX_SE
[2024-11-19 18:45:28.529] [UGRAMM] [info] 	 605 	 PE.W32.C3.R7.CROSSBAR_MUX_SW
[2024-11-19 18:45:28.529] [UGRAMM] [info] 	 751 	 PE.W32.C4.R6.CROSSBAR_MUX_SE
[2024-11-19 18:45:28.529] [UGRAMM] [info] 	 932 	 PE.W32.C5.R7.CROSSBAR_MUX_PEINA
[2024-11-19 18:45:28.529] [UGRAMM] [info] 	 935 	 PE.W32.C5.R7.MUX_A
[2024-11-19 18:45:28.529] [UGRAMM] [info] 	 940 	 PE.W32.C5.R7.ALU.INPINA
[2024-11-19 18:45:28.529] [UGRAMM] [info] ** routing for FMUL_13 | (PE.W32.C1.R0.ALU)'s output pin :: 
[2024-11-19 18:45:28.529] [UGRAMM] [info] 	 812 	 PE.W32.C1.R0.ALU.OUTPINA
[2024-11-19 18:45:28.529] [UGRAMM] [info] 	 701 	 PE.W32.C1.R0.CROSSBAR_MUX_SE
[2024-11-19 18:45:28.529] [UGRAMM] [info] 	 332 	 PE.W32.C2.R1.CROSSBAR_MUX_SE
[2024-11-19 18:45:28.529] [UGRAMM] [info] 	 511 	 PE.W32.C3.R2.CROSSBAR_MUX_SE
[2024-11-19 18:45:28.529] [UGRAMM] [info] 	 693 	 PE.W32.C4.R3.CROSSBAR_MUX_PEINA
[2024-11-19 18:45:28.529] [UGRAMM] [info] 	 695 	 PE.W32.C4.R3.MUX_A
[2024-11-19 18:45:28.529] [UGRAMM] [info] 	 700 	 PE.W32.C4.R3.ALU.INPINA
[2024-11-19 18:45:28.529] [UGRAMM] [info] ** routing for FMUL_14 | (PE.W32.C6.R2.ALU)'s output pin :: 
[2024-11-19 18:45:28.529] [UGRAMM] [info] 	 1003 	 PE.W32.C6.R2.ALU.OUTPINA
[2024-11-19 18:45:28.529] [UGRAMM] [info] 	 989 	 PE.W32.C6.R2.CROSSBAR_MUX_NE
[2024-11-19 18:45:28.529] [UGRAMM] [info] 	 849 	 PE.W32.C5.R3.CROSSBAR_MUX_NE
[2024-11-19 18:45:28.529] [UGRAMM] [info] 	 710 	 PE.W32.C4.R4.CROSSBAR_MUX_E
[2024-11-19 18:45:28.529] [UGRAMM] [info] 	 732 	 PE.W32.C4.R5.CROSSBAR_MUX_PEINA
[2024-11-19 18:45:28.529] [UGRAMM] [info] 	 735 	 PE.W32.C4.R5.MUX_A
[2024-11-19 18:45:28.529] [UGRAMM] [info] 	 740 	 PE.W32.C4.R5.ALU.INPINA
[2024-11-19 18:45:28.529] [UGRAMM] [info] ** routing for FMUL_15 | (PE.W32.C3.R6.ALU)'s output pin :: 
[2024-11-19 18:45:28.529] [UGRAMM] [info] 	 603 	 PE.W32.C3.R6.ALU.OUTPINA
[2024-11-19 18:45:28.529] [UGRAMM] [info] 	 592 	 PE.W32.C3.R6.CROSSBAR_MUX_SE
[2024-11-19 18:45:28.529] [UGRAMM] [info] 	 774 	 PE.W32.C4.R7.CROSSBAR_MUX_PEINB
[2024-11-19 18:45:28.529] [UGRAMM] [info] 	 776 	 PE.W32.C4.R7.MUX_B
[2024-11-19 18:45:28.529] [UGRAMM] [info] 	 782 	 PE.W32.C4.R7.ALU.INPINB
[2024-11-19 18:45:28.529] [UGRAMM] [info] ** routing for FMUL_16 | (PE.W32.C2.R7.ALU)'s output pin :: 
[2024-11-19 18:45:28.529] [UGRAMM] [info] 	 463 	 PE.W32.C2.R7.ALU.OUTPINA
[2024-11-19 18:45:28.529] [UGRAMM] [info] 	 445 	 PE.W32.C2.R7.CROSSBAR_MUX_SW
[2024-11-19 18:45:28.529] [UGRAMM] [info] 	 585 	 PE.W32.C3.R6.CROSSBAR_MUX_SW
[2024-11-19 18:45:28.529] [UGRAMM] [info] 	 725 	 PE.W32.C4.R5.CROSSBAR_MUX_SW
[2024-11-19 18:45:28.529] [UGRAMM] [info] 	 866 	 PE.W32.C5.R4.CROSSBAR_MUX_NW
[2024-11-19 18:45:28.529] [UGRAMM] [info] 	 694 	 PE.W32.C4.R3.CROSSBAR_MUX_PEINB
[2024-11-19 18:45:28.529] [UGRAMM] [info] 	 696 	 PE.W32.C4.R3.MUX_B
[2024-11-19 18:45:28.529] [UGRAMM] [info] 	 702 	 PE.W32.C4.R3.ALU.INPINB
[2024-11-19 18:45:28.529] [UGRAMM] [info] ** routing for FMUL_17 | (PE.W32.C3.R7.ALU)'s output pin :: 
[2024-11-19 18:45:28.529] [UGRAMM] [info] 	 622 	 PE.W32.C3.R7.ALU.OUTPINA
[2024-11-19 18:45:28.529] [UGRAMM] [info] 	 604 	 PE.W32.C3.R7.CROSSBAR_MUX_S
[2024-11-19 18:45:28.529] [UGRAMM] [info] 	 773 	 PE.W32.C4.R7.CROSSBAR_MUX_PEINA
[2024-11-19 18:45:28.529] [UGRAMM] [info] 	 775 	 PE.W32.C4.R7.MUX_A
[2024-11-19 18:45:28.529] [UGRAMM] [info] 	 781 	 PE.W32.C4.R7.ALU.INPINA
[2024-11-19 18:45:28.529] [UGRAMM] [info] ** routing for FMUL_9 | (PE.W32.C6.R7.ALU)'s output pin :: 
[2024-11-19 18:45:28.529] [UGRAMM] [info] 	 1103 	 PE.W32.C6.R7.ALU.OUTPINA
[2024-11-19 18:45:28.529] [UGRAMM] [info] 	 1087 	 PE.W32.C6.R7.CROSSBAR_MUX_N
[2024-11-19 18:45:28.529] [UGRAMM] [info] 	 933 	 PE.W32.C5.R7.CROSSBAR_MUX_PEINB
[2024-11-19 18:45:28.529] [UGRAMM] [info] 	 936 	 PE.W32.C5.R7.MUX_B
[2024-11-19 18:45:28.529] [UGRAMM] [info] 	 941 	 PE.W32.C5.R7.ALU.INPINB
[2024-11-19 18:45:28.529] [UGRAMM] [info] ** routing for LOAD_0 | (LS.W32.C9.R5.MEMPORT)'s output pin :: 
[2024-11-19 18:45:28.529] [UGRAMM] [info] 	 546 	 LS.W32.C9.R5.MEMPORT.OUTPINA
[2024-11-19 18:45:28.529] [UGRAMM] [info] 	 1094 	 PE.W32.C6.R7.CROSSBAR_MUX_PEINB
[2024-11-19 18:45:28.529] [UGRAMM] [info] 	 1096 	 PE.W32.C6.R7.MUX_B
[2024-11-19 18:45:28.529] [UGRAMM] [info] 	 1102 	 PE.W32.C6.R7.ALU.INPINB
[2024-11-19 18:45:28.529] [UGRAMM] [info] ** routing for LOAD_1 | (LS.W32.C0.R3.MEMPORT)'s output pin :: 
[2024-11-19 18:45:28.529] [UGRAMM] [info] 	 113 	 LS.W32.C0.R3.MEMPORT.OUTPINA
[2024-11-19 18:45:28.529] [UGRAMM] [info] 	 630 	 PE.W32.C4.R0.CROSSBAR_MUX_E
[2024-11-19 18:45:28.529] [UGRAMM] [info] 	 652 	 PE.W32.C4.R1.CROSSBAR_MUX_SE
[2024-11-19 18:45:28.529] [UGRAMM] [info] 	 833 	 PE.W32.C5.R2.CROSSBAR_MUX_PEINB
[2024-11-19 18:45:28.529] [UGRAMM] [info] 	 836 	 PE.W32.C5.R2.MUX_B
[2024-11-19 18:45:28.529] [UGRAMM] [info] 	 841 	 PE.W32.C5.R2.ALU.INPINB
[2024-11-19 18:45:28.529] [UGRAMM] [info] ** routing for LOAD_2 | (LS.W32.C0.R6.MEMPORT)'s output pin :: 
[2024-11-19 18:45:28.529] [UGRAMM] [info] 	 313 	 LS.W32.C0.R6.MEMPORT.OUTPINA
[2024-11-19 18:45:28.529] [UGRAMM] [info] 	 1110 	 PE.W32.C7.R0.CROSSBAR_MUX_E
[2024-11-19 18:45:28.529] [UGRAMM] [info] 	 1133 	 PE.W32.C7.R1.CROSSBAR_MUX_PEINB
[2024-11-19 18:45:28.529] [UGRAMM] [info] 	 1136 	 PE.W32.C7.R1.MUX_B
[2024-11-19 18:45:28.529] [UGRAMM] [info] 	 1141 	 PE.W32.C7.R1.ALU.INPINB
[2024-11-19 18:45:28.529] [UGRAMM] [info] ** routing for LOAD_3 | (LS.W32.C9.R0.MEMPORT)'s output pin :: 
[2024-11-19 18:45:28.529] [UGRAMM] [info] 	 379 	 LS.W32.C9.R0.MEMPORT.OUTPINA
[2024-11-19 18:45:28.529] [UGRAMM] [info] 	 285 	 PE.W32.C1.R7.CROSSBAR_MUX_SW
[2024-11-19 18:45:28.529] [UGRAMM] [info] 	 434 	 PE.W32.C2.R6.CROSSBAR_MUX_PEINB
[2024-11-19 18:45:28.529] [UGRAMM] [info] 	 437 	 PE.W32.C2.R6.MUX_B
[2024-11-19 18:45:28.529] [UGRAMM] [info] 	 442 	 PE.W32.C2.R6.ALU.INPINB
[2024-11-19 18:45:28.529] [UGRAMM] [info] ** routing for LOAD_4 | (LS.W32.C0.R0.MEMPORT)'s output pin :: 
[2024-11-19 18:45:28.529] [UGRAMM] [info] 	 312 	 LS.W32.C0.R0.MEMPORT.OUTPINA
[2024-11-19 18:45:28.529] [UGRAMM] [info] 	 723 	 PE.W32.C1.R0.CROSSBAR_MUX_PEINB
[2024-11-19 18:45:28.529] [UGRAMM] [info] 	 745 	 PE.W32.C1.R0.MUX_B
[2024-11-19 18:45:28.529] [UGRAMM] [info] 	 801 	 PE.W32.C1.R0.ALU.INPINB
[2024-11-19 18:45:28.529] [UGRAMM] [info] ** routing for LOAD_5 | (LS.W32.C0.R4.MEMPORT)'s output pin :: 
[2024-11-19 18:45:28.529] [UGRAMM] [info] 	 246 	 LS.W32.C0.R4.MEMPORT.OUTPINA
[2024-11-19 18:45:28.529] [UGRAMM] [info] 	 791 	 PE.W32.C5.R0.CROSSBAR_MUX_E
[2024-11-19 18:45:28.529] [UGRAMM] [info] 	 811 	 PE.W32.C5.R1.CROSSBAR_MUX_SE
[2024-11-19 18:45:28.529] [UGRAMM] [info] 	 994 	 PE.W32.C6.R2.CROSSBAR_MUX_PEINB
[2024-11-19 18:45:28.529] [UGRAMM] [info] 	 996 	 PE.W32.C6.R2.MUX_B
[2024-11-19 18:45:28.529] [UGRAMM] [info] 	 1002 	 PE.W32.C6.R2.ALU.INPINB
[2024-11-19 18:45:28.529] [UGRAMM] [info] ** routing for LOAD_6 | (LS.W32.C9.R3.MEMPORT)'s output pin :: 
[2024-11-19 18:45:28.529] [UGRAMM] [info] 	 479 	 LS.W32.C9.R3.MEMPORT.OUTPINA
[2024-11-19 18:45:28.529] [UGRAMM] [info] 	 767 	 PE.W32.C4.R7.CROSSBAR_MUX_NW
[2024-11-19 18:45:28.529] [UGRAMM] [info] 	 594 	 PE.W32.C3.R6.CROSSBAR_MUX_PEINB
[2024-11-19 18:45:28.529] [UGRAMM] [info] 	 596 	 PE.W32.C3.R6.MUX_B
[2024-11-19 18:45:28.529] [UGRAMM] [info] 	 602 	 PE.W32.C3.R6.ALU.INPINB
[2024-11-19 18:45:28.529] [UGRAMM] [info] ** routing for LOAD_7 | (LS.W32.C9.R1.MEMPORT)'s output pin :: 
[2024-11-19 18:45:28.529] [UGRAMM] [info] 	 412 	 LS.W32.C9.R1.MEMPORT.OUTPINA
[2024-11-19 18:45:28.529] [UGRAMM] [info] 	 453 	 PE.W32.C2.R7.CROSSBAR_MUX_PEINA
[2024-11-19 18:45:28.529] [UGRAMM] [info] 	 455 	 PE.W32.C2.R7.MUX_A
[2024-11-19 18:45:28.529] [UGRAMM] [info] 	 461 	 PE.W32.C2.R7.ALU.INPINA
[2024-11-19 18:45:28.529] [UGRAMM] [info] ** routing for LOAD_8 | (LS.W32.C9.R2.MEMPORT)'s output pin :: 
[2024-11-19 18:45:28.529] [UGRAMM] [info] 	 446 	 LS.W32.C9.R2.MEMPORT.OUTPINA
[2024-11-19 18:45:28.529] [UGRAMM] [info] 	 613 	 PE.W32.C3.R7.CROSSBAR_MUX_PEINA
[2024-11-19 18:45:28.529] [UGRAMM] [info] 	 615 	 PE.W32.C3.R7.MUX_A
[2024-11-19 18:45:28.529] [UGRAMM] [info] 	 620 	 PE.W32.C3.R7.ALU.INPINA
[2024-11-19 18:45:28.529] [UGRAMM] [info] ** routing for STORE_26 | (LS.W32.C9.R6.MEMPORT)'s output pin :: 
[2024-11-19 18:45:28.529] [UGRAMM] [info] 	 Empty vertex model (no-fanouts for the node)
[2024-11-19 18:45:28.529] [UGRAMM] [info] Writing the positioned mapping output in file 'positioned_dot_output.dot'
[2024-11-19 18:45:28.529] [UGRAMM] [info] Writing the unpositioned mapping output in file 'unpositioned_dot_output.dot'
[2024-11-19 18:45:28.530] [UGRAMM] [info] Total time taken for [DRC] :: 0.011877 Seconds
[2024-11-19 18:45:28.530] [UGRAMM] [info] Total time taken for [mapping] :: 0.866185 Seconds
[2024-11-19 18:45:28.530] [UGRAMM] [info] Total time taken for [UGRAMM]:: 0.912594 Seconds
 
 
---------------------Converting the ordered-mapped  positioned_dot_output.dot file into positioned_dot_output.png:---------------------
neato -Tpng positioned_dot_output.dot -o positioned_dot_output.png
 
 
---------------------Converting the unordered-mapped  unpositioned_dot_output.dot file into unpositioned_dot_output.png:---------------------
neato -Tpng unpositioned_dot_output.dot -o unpositioned_dot_output.png
