// Seed: 556056251
module module_0 (
    input tri1 id_0,
    input wire id_1
);
  wire id_3;
  initial begin : LABEL_0
    assume (1);
  end
  bit id_4;
  always @(1) id_4 <= -1;
  wire id_5;
  parameter id_6 = ~1;
endmodule
module module_1 (
    input  tri0 id_0,
    output tri  id_1,
    input  tri0 id_2
);
  logic id_4;
  ;
  bit   id_5;
  logic id_6;
  ;
  assign id_1 = id_6;
  module_0 modCall_1 (
      id_2,
      id_0
  );
  wire id_7;
  logic [1 : 1] id_8;
  ;
  reg id_9;
  if (1) begin : LABEL_0
    assign id_1 = id_6;
    always_latch @(id_2 or 1) id_5 <= -1;
  end else begin : LABEL_1
    always @(-1 or posedge id_0) id_9 <= id_9(id_8[-1]);
    for (id_10 = -1; 1; id_4 = 1) begin : LABEL_2
      wire id_11;
    end
  end
  logic id_12;
  ;
  always @(posedge 1) id_5 = -1;
endmodule
