<?xml version="1.0" encoding="UTF-8"?>
<patent-document ucid="EP-2960934-A1" country="EP" doc-number="2960934" kind="A1" date="20151230" family-id="48588506" file-reference-id="247164" date-produced="20180824" status="corrected" lang="EN"><bibliographic-data><publication-reference fvid="160451397" ucid="EP-2960934-A1"><document-id><country>EP</country><doc-number>2960934</doc-number><kind>A1</kind><date>20151230</date><lang>EN</lang></document-id></publication-reference><application-reference ucid="EP-13861514-A" is-representative="YES"><document-id mxw-id="PAPP193865762" load-source="docdb" format="epo"><country>EP</country><doc-number>13861514</doc-number><kind>A</kind><date>20130418</date><lang>ZH</lang></document-id><document-id mxw-id="PAPP193865763" load-source="patent-office" format="original"><country>EP</country><doc-number>13861514.1</doc-number><date>20130418</date><lang>ZH</lang></document-id></application-reference><priority-claims><priority-claim mxw-id="PPC162032352" ucid="CN-2013074376-W" linkage-type="W" load-source="docdb"><document-id format="epo"><country>CN</country><doc-number>2013074376</doc-number><kind>W</kind><date>20130418</date></document-id></priority-claim><priority-claim mxw-id="PPC162026373" ucid="CN-201310057631-A" load-source="docdb"><document-id format="epo"><country>CN</country><doc-number>201310057631</doc-number><kind>A</kind><date>20130222</date></document-id></priority-claim></priority-claims><technical-data><classifications-ipcr><classification-ipcr mxw-id="PCL-1900004697" load-source="docdb">H01L  29/786       20060101ALI20160829BHEP        </classification-ipcr><classification-ipcr mxw-id="PCL-1900005284" load-source="docdb">G02F   1/1362      20060101ALI20160829BHEP        </classification-ipcr><classification-ipcr mxw-id="PCL-1900005714" load-source="docdb">H01L  27/12        20060101AFI20160829BHEP        </classification-ipcr></classifications-ipcr><classifications-cpc><classification-cpc mxw-id="PCL-1919283735" load-source="docdb" scheme="CPC">H01L  29/78633     20130101 LI20160713BHEP        </classification-cpc><classification-cpc mxw-id="PCL-1919286166" load-source="docdb" scheme="CPC">H01L  27/1259      20130101 LI20160713BHEP        </classification-cpc><classification-cpc mxw-id="PCL-1919287086" load-source="docdb" scheme="CPC">G02F   1/1362      20130101 LI20160713BHEP        </classification-cpc><classification-cpc mxw-id="PCL-1946268381" load-source="docdb" scheme="CPC">H01L  27/124       20130101 LI20160421BHEP        </classification-cpc><classification-cpc mxw-id="PCL-1946268582" load-source="docdb" scheme="CPC">G02F   1/136209    20130101 LI20160423BHEP        </classification-cpc><classification-cpc mxw-id="PCL-1946268875" load-source="docdb" scheme="CPC">G02F   1/136227    20130101 LI20160423BHEP        </classification-cpc><classification-cpc mxw-id="PCL-1946270179" load-source="docdb" scheme="CPC">H01L  27/1288      20130101 LI20160421BHEP        </classification-cpc><classification-cpc mxw-id="PCL-1946270240" load-source="docdb" scheme="CPC">G02F   1/1368      20130101 FI20160421BHEP        </classification-cpc><classification-cpc mxw-id="PCL-1946271713" load-source="docdb" scheme="CPC">G02F2001/136222    20130101 LA20160423BHEP        </classification-cpc></classifications-cpc><invention-title mxw-id="PT165545657" lang="DE" load-source="patent-office">VERFAHREN ZUR HERSTELLUNG EINES TFT-ARRAY-SUBSTRATS, TFT-ARRAY-SUBSTRAT UND ANZEIGEVORRICHTUNG</invention-title><invention-title mxw-id="PT165545658" lang="EN" load-source="patent-office">METHOD FOR MANUFACTURING TFT ARRAY SUBSTRATE, TFT ARRAY SUBSTRATE AND DISPLAY DEVICE</invention-title><invention-title mxw-id="PT165545659" lang="FR" load-source="patent-office">PROCÉDÉ DE FABRICATION DE SUBSTRAT DE RÉSEAU DE TRANSISTORS EN COUCHES MINCES (TCM), SUBSTRAT DE RÉSEAU DE TCM ET DISPOSITIF D'AFFICHAGE ASSOCIÉS</invention-title></technical-data><parties><applicants><applicant mxw-id="PPAR1103314620" load-source="docdb" sequence="1" format="epo"><addressbook><last-name>BOE TECHNOLOGY GROUP CO LTD</last-name><address><country>CN</country></address></addressbook></applicant><applicant mxw-id="PPAR1103324728" load-source="docdb" sequence="1" format="intermediate"><addressbook><last-name>BOE TECHNOLOGY GROUP CO., LTD.</last-name></addressbook></applicant><applicant mxw-id="PPAR1101644038" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>Boe Technology Group Co. Ltd.</last-name><iid>101280954</iid><address><street>No. 10 Jiuxianqiao Rd. Chaoyang District</street><city>Beijing 100015</city><country>CN</country></address></addressbook></applicant></applicants><inventors><inventor mxw-id="PPAR1103341026" load-source="docdb" sequence="1" format="epo"><addressbook><last-name>SHU SHI</last-name><address><country>CN</country></address></addressbook></inventor><inventor mxw-id="PPAR1103315780" load-source="docdb" sequence="1" format="intermediate"><addressbook><last-name>SHU, Shi</last-name></addressbook></inventor><inventor mxw-id="PPAR1101646478" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>SHU, Shi</last-name><address><street>No.9 Dize Rd. Bda</street><city>Beijing 100176</city><country>CN</country></address></addressbook></inventor><inventor mxw-id="PPAR1103333620" load-source="docdb" sequence="2" format="epo"><addressbook><last-name>HUI GUANBAO</last-name><address><country>CN</country></address></addressbook></inventor><inventor mxw-id="PPAR1103315549" load-source="docdb" sequence="2" format="intermediate"><addressbook><last-name>HUI, GUANBAO</last-name></addressbook></inventor><inventor mxw-id="PPAR1101646181" load-source="patent-office" sequence="2" format="original"><addressbook><last-name>HUI, GUANBAO</last-name><address><street>No.9 Dize Rd. Bda</street><city>Beijing 100176</city><country>CN</country></address></addressbook></inventor><inventor mxw-id="PPAR1103319557" load-source="docdb" sequence="3" format="epo"><addressbook><last-name>YE TENG</last-name><address><country>CN</country></address></addressbook></inventor><inventor mxw-id="PPAR1103326552" load-source="docdb" sequence="3" format="intermediate"><addressbook><last-name>Ye, Teng</last-name></addressbook></inventor><inventor mxw-id="PPAR1101648926" load-source="patent-office" sequence="3" format="original"><addressbook><last-name>Ye, Teng</last-name><address><street>No.9 Dize Rd. Bda</street><city>Beijing 100176</city><country>CN</country></address></addressbook></inventor><inventor mxw-id="PPAR1103314402" load-source="docdb" sequence="4" format="epo"><addressbook><last-name>JIANG CHUNSHENG</last-name><address><country>CN</country></address></addressbook></inventor><inventor mxw-id="PPAR1103304522" load-source="docdb" sequence="4" format="intermediate"><addressbook><last-name>JIANG, CHUNSHENG</last-name></addressbook></inventor><inventor mxw-id="PPAR1101643322" load-source="patent-office" sequence="4" format="original"><addressbook><last-name>JIANG, CHUNSHENG</last-name><address><street>No.9 Dize Rd. Bda</street><city>Beijing 100176</city><country>CN</country></address></addressbook></inventor><inventor mxw-id="PPAR1103315706" load-source="docdb" sequence="5" format="epo"><addressbook><last-name>GAI CUILI</last-name><address><country>CN</country></address></addressbook></inventor><inventor mxw-id="PPAR1103338858" load-source="docdb" sequence="5" format="intermediate"><addressbook><last-name>GAI, CUILI</last-name></addressbook></inventor><inventor mxw-id="PPAR1101650052" load-source="patent-office" sequence="5" format="original"><addressbook><last-name>GAI, CUILI</last-name><address><street>No.9 Dize Rd. Bda</street><city>Beijing 100176</city><country>CN</country></address></addressbook></inventor></inventors><agents><agent mxw-id="PPAR1101652070" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>Klunker . Schmitt-Nilson . Hirsch</last-name><iid>100060668</iid><address><street>Patentanwälte Destouchesstrasse 68</street><city>80796 München</city><country>DE</country></address></addressbook></agent></agents></parties><international-convention-data><pct-or-regional-filing-data ucid="CN-2013074376-W"><document-id><country>CN</country><doc-number>2013074376</doc-number><kind>W</kind><date>20130418</date><lang>ZH</lang></document-id></pct-or-regional-filing-data><pct-or-regional-publishing-data ucid="WO-2014127573-A1"><document-id><country>WO</country><doc-number>2014127573</doc-number><kind>A1</kind><date>20140828</date><lang>ZH</lang></document-id></pct-or-regional-publishing-data><designated-states><ep-contracting-states><country mxw-id="DS660783112" load-source="docdb">AL</country><country mxw-id="DS660608966" load-source="docdb">AT</country><country mxw-id="DS660783114" load-source="docdb">BE</country><country mxw-id="DS660686724" load-source="docdb">BG</country><country mxw-id="DS660687918" load-source="docdb">CH</country><country mxw-id="DS660605985" load-source="docdb">CY</country><country mxw-id="DS660608971" load-source="docdb">CZ</country><country mxw-id="DS660783115" load-source="docdb">DE</country><country mxw-id="DS660605986" load-source="docdb">DK</country><country mxw-id="DS660605995" load-source="docdb">EE</country><country mxw-id="DS660684218" load-source="docdb">ES</country><country mxw-id="DS660686725" load-source="docdb">FI</country><country mxw-id="DS660686726" load-source="docdb">FR</country><country mxw-id="DS660783116" load-source="docdb">GB</country><country mxw-id="DS660605996" load-source="docdb">GR</country><country mxw-id="DS660783117" load-source="docdb">HR</country><country mxw-id="DS660608972" load-source="docdb">HU</country><country mxw-id="DS660687923" load-source="docdb">IE</country><country mxw-id="DS660605997" load-source="docdb">IS</country><country mxw-id="DS660686735" load-source="docdb">IT</country><country mxw-id="DS660605998" load-source="docdb">LI</country><country mxw-id="DS660684320" load-source="docdb">LT</country><country mxw-id="DS660608973" load-source="docdb">LU</country><country mxw-id="DS660684321" load-source="docdb">LV</country><country mxw-id="DS660684322" load-source="docdb">MC</country><country mxw-id="DS660609682" load-source="docdb">MK</country><country mxw-id="DS660609687" load-source="docdb">MT</country><country mxw-id="DS660608974" load-source="docdb">NL</country><country mxw-id="DS660684227" load-source="docdb">NO</country><country mxw-id="DS660687924" load-source="docdb">PL</country><country mxw-id="DS660684328" load-source="docdb">PT</country><country mxw-id="DS660608979" load-source="docdb">RO</country><country mxw-id="DS660684329" load-source="docdb">RS</country><country mxw-id="DS660687925" load-source="docdb">SE</country><country mxw-id="DS660684330" load-source="docdb">SI</country><country mxw-id="DS660684228" load-source="docdb">SK</country><country mxw-id="DS660687926" load-source="docdb">SM</country><country mxw-id="DS660609688" load-source="docdb">TR</country></ep-contracting-states><ep-extended-states><ep-extended-state-data><country>BA</country></ep-extended-state-data><ep-extended-state-data><country>ME</country></ep-extended-state-data></ep-extended-states></designated-states></international-convention-data></bibliographic-data><abstract mxw-id="PA166479767" lang="EN" load-source="patent-office"><p id="pa01" num="0001">Embodiments of the disclosure provide a manufacturing method of a TFT array substrate, a TFT array substrate and a display device. The method comprises steps of: S1. forming a thin film transistor on a base substrate; S2. forming a passivation layer thin film on the base substrate after the step S1; S3. forming a passivation layer via hole and a light-shielding pattern on the base substrate after the step S2; and S4. forming a color filter layer and a pixel electrode on the base substrate after the step S3. The pixel electrode is electrically connected to a drain electrode of the thin film transistor through the passivation layer via hole, and the color filter layer is in correspondence with a position of the pixel electrode.<img id="iaf01" file="imgaf001.tif" wi="153" he="40" img-content="drawing" img-format="tif"/></p></abstract><abstract mxw-id="PA166759579" lang="EN" source="EPO" load-source="docdb"><p>Embodiments of the disclosure provide a manufacturing method of a TFT array substrate, a TFT array substrate and a display device. The method comprises steps of: S1. forming a thin film transistor on a base substrate; S2. forming a passivation layer thin film on the base substrate after the step S1; S3. forming a passivation layer via hole and a light-shielding pattern on the base substrate after the step S2; and S4. forming a color filter layer and a pixel electrode on the base substrate after the step S3. The pixel electrode is electrically connected to a drain electrode of the thin film transistor through the passivation layer via hole, and the color filter layer is in correspondence with a position of the pixel electrode.</p></abstract><description mxw-id="PDES98404468" lang="EN" load-source="patent-office"><!-- EPO <DP n="1"> --><heading id="h0001">TECHNICAL FIELD</heading><p id="p0001" num="0001">Embodiments of the disclosure relate to a manufacturing method of a TFT array substrate, a TFT array substrate and a display device.</p><heading id="h0002">BACKGROUND</heading><p id="p0002" num="0002">Thin film transistor-liquid crystal display (TFT-LCD) is featured with small size, low power consumption, no radiation and the like, and thus dominates in the current flat-panel display market.</p><p id="p0003" num="0003">The TFT-LCD mainly comprises an array substrate and a color filter substrate bonded with each other. A plurality of pixel regions are provided on the array substrate in a matrix form. A thin film transistor (TFT) and a transparent pixel electrode are formed in each of the pixel regions. A color filter layer formed of a red (R) resin, a green (G) resin and a blue (B) resin and a black matrix are formed on the color filter substrate. The black matrix is provided to correspond to the thin film transistor to prevent light leakage.</p><p id="p0004" num="0004">Because of a misalignment between the array substrate and the color filter substrate during a bonding process, a width of the black matrix (BM) has to be increased to avoid light leakage caused by this misalignment. However, the aperture ratio of the pixel region is reduced in the case that the width of the black matrix is increased, and thus the display effect is degraded.</p><p id="p0005" num="0005">According to one technique, the color filter layer is formed on the array substrate to solve the problem mentioned above. In this case, the sequence of manufacturing the array substrate is as follows: TFT--passivation layer-- passivation layer via hole -color filter layer--planarization layer made of resin (for planarizing surfaces of R, G and B resin)-transparent pixel electrode; or TFT--passivation layer--color filter layer--planarization layer made of resin-- passivation layer via hole --transparent pixel electrode. Patterns of the color filter layer and the planarization layer made of resin are formed by the process of: forming patterns of the R, G and B resin through patterning processes, and forming the<!-- EPO <DP n="2"> --> pattern of the planarization layer made of resin through a patterning process. Therefore, no matter which sequence is adopted, exposure processes have to be performed during forming the color filter layer and the planarization layer made of resin and the exposure amount is relatively large, which will result in a damage to the active layer (generally comprising a semiconductor layer and a doped semiconductor layer). Thus, the performance of the TFT and the display quality of the display device are reduced.</p><p id="p0006" num="0006">According to one technique, a light-shielding pattern is formed above the TFT through an additional patterning process to solve the problem mentioned above. However, the additional patterning process for forming the light-shielding pattern will cause an increase in manufacture cost of the array substrate. In addition, if the light-shielding pattern and other patterns (for example, the passivation layer via hole) are formed through a single patterning process with a multi-tone mask plate, the manufacture cost of the mask plate is increased and thus the manufacture cost of the array substrate is increased.</p><heading id="h0003">SUMMARY</heading><p id="p0007" num="0007">According to some embodiments of the disclosure, a manufacturing method of a TFT array substrate is provided. The method comprises steps of: S1. forming a thin film transistor on a base substrate; S2. forming a passivation layer thin film on the base substrate after the step S1; S3. forming a passivation layer via hole and a light-shielding pattern on the base substrate after the step S2; and S4. forming a color filter layer and a pixel electrode on the base substrate after the step S3. The pixel electrode is electrically connected to a drain electrode of the thin film transistor through the passivation layer via hole, and the color filter layer is in correspondence with a position of the pixel electrode.</p><p id="p0008" num="0008">According to some embodiments of the disclosure, a TFT array substrate is provided. The TFT array substrate comprises a thin film transistor, a passivation layer via hole, a color filter layer and a pixel electrode formed on a base substrate. The array substrate further comprises an light-shielding pattern provided above the thin film transistor, and a light-shielding conductive metal layer thin film for forming the light-shielding pattern is provided in the passivation layer via hole.</p><p id="p0009" num="0009">According to some embodiments of the disclosure, a display device is<!-- EPO <DP n="3"> --> provided. The display device comprises the array substrate mentioned above.</p><p id="p0010" num="0010">In the TFT array substrate, the manufacturing method thereof and the display device according to the embodiments of the disclosure, the passivation layer via hole is formed through a single patterning process and the light-shielding pattern is formed in the photoresist stripping off process of the single patterning process. By providing the light-shielding pattern, the damage on the active layer of the thin film transistor due to large exposure amount during patterning processes is avoided. Accordingly, the performances of the TFT are guaranteed, and the display quality of the display device is improved. In addition, the manufacture cost of the array substrate is greatly reduced, especially in the case that a color filter layer is formed on the array substrate.</p><heading id="h0004">BRIEF DESCRIPTION OF THE DRAWINGS</heading><p id="p0011" num="0011">In order to clearly illustrate the technical solution of the embodiments of the disclosure, the drawings of the embodiments will be briefly described in the following; it is obvious that the described drawings are only related to some embodiments of the disclosure and thus are not limitative of the disclosure.
<ul><li><figref idrefs="f0001 f0002">FIG. 1-FIG. 8</figref> are schematic sectional views illustrating a manufacturing method of a TFT array substrate according to some embodiments of the disclosure; and</li><li><figref idrefs="f0002">FIG. 9</figref> is a top view illustrating an array substrate according to some embodiments of the disclosure.</li></ul></p><heading id="h0005">DESCRIPTION OF THE EMBODIMENTS</heading><p id="p0012" num="0012">In order to make objects, technical details and advantages of the embodiments of the disclosure apparent, the technical solutions of the embodiment will be described in a clearly and fully understandable way in connection with the drawings related to the embodiments of the disclosure. It is obvious that the described embodiments are just a part but not all of the embodiments of the disclosure. Based on the described embodiments herein, those skilled in the art can obtain other embodiment(s), without any inventive work, which should be within the scope of the disclosure.</p><p id="p0013" num="0013">Referring to <figref idrefs="f0001 f0002">FIGS. 1-8</figref>, a manufacturing method of a TFT array substrate<!-- EPO <DP n="4"> --> according to some embodiments of the disclosure comprises the following steps.
<ul><li>S1. Forming a thin film transistor on a base substrate.</li></ul></p><p id="p0014" num="0014">As shown in <figref idrefs="f0001">FIG. 1</figref>, the thin film transistor 1 is firstly formed on the base substrate 2. For example, the base substrate 2 is made from a transparent material and is excellent in light transmission. For example, the base substrate 2 is a glass substrate, a quartz substrate or a transparent resin substrate.</p><p id="p0015" num="0015">For example, the array substrate comprises a gate line 20 and a data line 30 (see <figref idrefs="f0002">FIG. 9</figref>), the gate line 20 and the data line 30 intersect with each other to form a pixel unit region 40, and the thin film transistor 1 is formed in the pixel unit region 40. For example, the thin film transistor 1 is formed on the gate line 20.</p><p id="p0016" num="0016">The thin film transistor 1 is of a top gate structure or a bottom gate structure. The forming process of the thin film transistor 1 is described in detail below by taking the thin film transistor of the bottom gate structure as an example.</p><p id="p0017" num="0017">As shown in <figref idrefs="f0001">FIG. 1 and FIG. 2</figref>, a gate electrode pattern 3 is formed on the base substrate 2. For example, a gate metal layer thin film (not shown) is formed on the base substrate 2 through depositing, coating or sputtering process, and a patterning process is implemented on the gate metal layer thin film to form the gate electrode pattern 3. The patterning process for example comprises coating a photoresist on the gate metal layer thin film, exposing by using a normal mask plate, developing, etching, stripping off the photoresist, etc. For example, the etching is implemented by a wet etching process.</p><p id="p0018" num="0018">Then, a gate insulating layer thin film 100, an active layer thin film (not shown) and a source-drain metal layer thin film (not shown) are sequentially formed on the gate electrode pattern 3. The active layer thin film comprises a semiconductor layer thin film and a doped semiconductor layer thin film, and the doped semiconductor layer thin film is provided on the semiconductor layer thin film. For example, a source electrode pattern 4 and a drain electrode pattern 5 of the thin film transistor 1 as well as a gap 6 between the source electrode pattern 4 and the drain electrode pattern 5 are formed through multiple patterning processes, or the source electrode pattern 4, the drain electrode pattern 5 and the gap are simultaneously formed through a same patterning process. A channel region of the thin film transistor is formed by a portion of the active layer thin film in correspondence with the gap 6.<!-- EPO <DP n="5"> --></p><p id="p0019" num="0019">For example, the source electrode pattern 4 and the drain electrode pattern 5 of the thin film transistor 1 as well as the gap 6 between the source electrode pattern 4 and the drain electrode pattern 5 are formed through multiple patterning processes as follows. Firstly, the gate insulating layer thin film 100 and the active layer thin film are formed on the gate electrode pattern 3 through depositing, coating or sputtering process, and the active layer pattern (not shown) is formed by a patterning process with a normal mask plate. Then, the source-drain metal layer thin film is formed through depositing, coating or sputtering process, and the source electrode pattern 4 and the drain electrode pattern 5 of the thin film transistor 1 as well as the gap 6 therebetween are formed by another patterning process with another normal mask plate. The patterning process for example comprises coating a photoresist on the source-drain metal layer thin film, exposing by using the normal mask plate, developing, etching, stripping off the photoresist, etc. For example, a wet etching process is employed to form the source electrode pattern 4 and the drain electrode pattern 5 of the thin film transistor 1. For example, a dry etching process is employed to completely remove the doped semiconductor layer thin film between the source electrode 4 and the drain electrode 5 and partially remove the semiconductor layer thin film between the source electrode 4 and the drain electrode 5.</p><p id="p0020" num="0020">For example, the source electrode pattern 4 and the drain electrode pattern 5 of the thin film transistor 1 as well as the gap 6 therebetween are formed through the same patterning process as follows. Firstly, the gate insulating layer thin film 100, the active layer thin film and the source-drain metal layer thin film are sequentially formed on the gate electrode pattern 3 through depositing, coating or sputtering process, and then the source electrode pattern 4 and the drain electrode pattern 5 of the thin film transistor 1 as well as the gap 6 therebetween are formed by the same patterning process with a half-tone or gray-tone mask plate. The patterning process for example comprises steps as follows. Firstly, a layer of photoresist (not shown) is coated on the source-drain metal layer thin film. Then, exposure is implemented through the half-tone or gray-tone mask plate, so as to form a photoresist-completely-removed region, a photoresist-completely-reserved region and a photoresist-partially-reserved region. The photoresist-completely-reserved region corresponds to a region where the source electrode pattern 4 and the drain electrode pattern 5<!-- EPO <DP n="6"> --> are to be formed, the photoresist-partially-reserved region corresponds to a region which is provided between the source electrode pattern 4 and the drain electrode pattern 5 and where the channel region of the thin film transistor is to be formed, and the photoresist-completely-removed region corresponds to a region other than the regions mentioned above. After the developing process, a thickness of the photoresist of the photoresist-completely-reserved region is not reduced, the photoresist of the photoresist-completely-removed region is completely removed, and a thickness of the photoresist of the photoresist-partially-reserved region is reduced. Then, the source-drain metal layer thin film and the active layer thin film of the photoresist-completely-removed region are completely removed by a first etching process. For example, the source-drain metal layer thin film of the photoresist-completely-removed region is removed with a wet etching process, and the active layer thin film of this region is removed with a dry etching process. Meanwhile, the photoresist of the photoresist-completely-reserved region and the photoresist of the photoresist-partially-reserved region are thinned with the dry etching process. And then, the photoresist of the photoresist-partially-reserved region is removed through an ashing process to expose the source-drain metal layer thin film of this region. Then, a second etching process is performed to completely remove the source-drain metal layer thin film and the doped semiconductor layer thin film of the photoresist-partially-reserved region and partially remove the semiconductor layer thin film of the photoresist-partially-reserved region, so as to expose the semiconductor layer thin film of this region. For example, a wet etching process is employed to completely remove the source-drain metal layer thin film of the photoresist-partially-reserved region, and a dry etching process is employed to completely remove the doped semiconductor layer thin film of the photoresist-partially-reserved region and partially remove the semiconductor layer thin film of the photoresist-partially-reserved region. Finally, a remaining portion of the photoresist is stripped off to form the source electrode pattern 4 and the drain electrode pattern 5.
<ul><li>S2. Forming a passivation layer thin film on the base substrate after the step S1.</li></ul></p><p id="p0021" num="0021">As shown in <figref idrefs="f0001">FIG. 1</figref>, the passivation layer thin film 101 is formed on the base<!-- EPO <DP n="7"> --> substrate 2 after the step S1. For example, the passivation layer thin film 101 covering the entire base substrate 2 is formed through depositing, coating or sputtering process. For example, the passivation layer thin film 101 is a silicon nitride dielectric layer or a silicon oxide dielectric layer, or the passivation layer thin film 101 is a composite dielectric layer made from silicon nitride and silicon oxide.
<ul><li>S3. Forming a passivation layer via hole and a light-shielding pattern on the base substrate after the step S2.</li></ul></p><p id="p0022" num="0022">The step for example comprises: forming the passivation layer via hole on the base substrate after the step S2 by a patterning process with a normal mask plate, and forming the light-shielding pattern during stripping off the photoresist.</p><p id="p0023" num="0023">For example, the forming the passivation layer via hole comprises the following steps.</p><p id="p0024" num="0024">First of all, a layer of photoresist 102 is coated on the base substrate 2 after the step S2, as shown in <figref idrefs="f0001">FIG. 2</figref>. For example, the photoresist 102 is coated above the thin film transistor 1 and covers the entire base substrate 2;</p><p id="p0025" num="0025">Then, exposing and developing processes are implemented by using a mask plate, so as to form a photoresist-completely-removed region and a photoresist-completely-reserved region. The photoresist-completely-removed region corresponds to a region where the passivation layer via hole 7 is to be formed, and the photoresist-completely-reserved region corresponds to remaining regions, as shown in <figref idrefs="f0001">FIG. 3</figref>. For example, the passivation layer thin film 101 in the photoresist-completely-removed region is completely removed by a wet etching process, so as to form the passivation layer via hole 7 on the drain electrode 5 of the thin film transistor 1, as shown in <figref idrefs="f0001">FIG. 4</figref>;</p><p id="p0026" num="0026">For example, the forming the light-shielding pattern comprises the following steps.</p><p id="p0027" num="0027">The photoresist 102 above the thin film transistor 1 is removed through an ashing process to expose the thin film transistor 1, as shown in <figref idrefs="f0001">FIG. 5</figref>. Because the thin film transistor 1 is higher than other regions than the thin film transistor 1, merely the thin film transistor 1 is exposed after the photoresist 102 is removed through the ashing process and other regions than the thin film transistor 1 is still covered by a remaining portion of the<!-- EPO <DP n="8"> --> photoresist 102 which has a reduced thickness, as shown in <figref idrefs="f0001">FIG 5</figref>. For example, a volume ratio of oxygen to sulfur hexafluoride in a gas adopted by the ashing process is 10-50 to remove the photoresist, so that merely the thin film transistor is exposed and other regions than the thin film transistor 1 is still covered by the remaining portion of the photoresist 102.</p><p id="p0028" num="0028">Then, a light-shielding conductive metal layer thin film 103 is formed above the thin film transistor 1 through depositing, coating or sputtering process to cover the entire base substrate 2, as shown in <figref idrefs="f0002">FIG. 6</figref>. For example, the light-shielding conductive metal layer thin film 103 is made from a conductive and light-shielding metal material such as molybdenum, aluminum, copper, etc.</p><p id="p0029" num="0029">Finally, the remaining portion of the photoresist 102 is stripped off, to form the light-shielding pattern 8 above the thin film transistor 1. The light-shielding conductive metal layer thin film 103 still remains in the passivation layer via hole 7, as shown in <figref idrefs="f0002">FIG. 7</figref>. Although the light-shielding conductive metal layer thin film 103 in the passivation layer via hole 7 is not removed in the photoresist stripping off process, an electrical connection between a pixel electrode 9 and the drain electrode 5 of the thin film transistor 1 is not affected because the light-shielding conductive metal layer thin film 103 is conductive. In addition, an aperture ratio of the pixel unit region is not affected because the light-shielding pattern 8 is only formed above the thin film transistor 1.</p><p id="p0030" num="0030">The passivation layer via hole is formed through a single patterning process and the light-shielding pattern is formed in the photoresist stripping off process of the single patterning process. Accordingly, the manufacture cost of the array substrate is greatly reduced, especially in the case that a color filter layer is formed on the array substrate. In addition, the performances of the TFT are guaranteed, and the display quality of the display device is improved.
<ul><li>S4. Forming the color filter layer and the pixel electrode on the base substrate after the step S3. The pixel electrode is electrically connected to the drain electrode of the thin film transistor through the passivation layer via hole, and the color filter layer is in correspondence with a position of the pixel electrode.</li></ul></p><p id="p0031" num="0031">The color filter layer 10 and the pixel electrode 9 correspond to each other in position. That is, the color filter layer 10 is provided below or above the pixel electrode 9 so<!-- EPO <DP n="9"> --> as to display a color image.</p><p id="p0032" num="0032">For example, the color filter layer 10 comprises a red pattern (not shown), a green pattern (not shown) and a blue pattern (not shown). For example, the red pattern, the green pattern and the blue pattern are respectively formed through patterning processes. Hereinafter, the forming process of the red pattern is described in detail. The green pattern and the blue pattern are similarly formed, and details thereof are omitted.</p><p id="p0033" num="0033">Firstly, a red resin layer (not shown) is formed on the entire base substrate 2 with a coating dispersion process. For example, the resin layer is made of acrylic photosensitive resin or other carboxylic pigment resin. Then, the red pattern is formed by performing a patterning process on the red resin layer with a normal mask plate.</p><p id="p0034" num="0034">When the color filter layer 10 is formed below the pixel electrode 9 as shown in <figref idrefs="f0002">FIG. 8</figref>, the color filter layer 10 and the pixel electrode 9 are formed by the following steps. The red pattern, the green pattern and the blue pattern are formed on the base substrate 2 after the step S3. Then, the pixel electrode 9 is formed on the color filter layer 10. For example, a pixel electrode metal layer thin film (not shown) is formed on the red pattern, the green pattern and the blue pattern through depositing, coating or sputtering process, and the pixel electrode 9 is formed by performing a patterning process on the pixel electrode metal layer thin film. The pixel electrode 9 is electrically connected to the drain electrode 5 of the thin film transistor 1 through the passivation layer via hole 7.</p><p id="p0035" num="0035">When the color filter layer 10 is formed above the pixel electrode 9, the color filter layer 10 and the pixel electrode 9 are formed by the following steps. The pixel electrode 9 is formed on the base substrate 2 after the step S3. For example, the pixel electrode metal layer thin film (not shown) covering the entire base substrate is formed above the thin film transistor 1 through depositing, coating or sputtering process, and the pixel electrode 9 is formed by performing a patterning process on the pixel electrode metal layer thin film. The pixel electrode 9 is electrically connected to the drain electrode 5 of the thin film transistor 1 through the passivation layer via hole 7. Then, the red pattern, the green pattern and the blue pattern are formed on the pixel electrode 9.</p><p id="p0036" num="0036">According to some embodiments of the disclosure, an array substrate is provided. Referring to <figref idrefs="f0002">FIG. 8 and FIG. 9</figref>, the array substrate comprises the thin film transistor<!-- EPO <DP n="10"> --> 1, the color filter layer 10 and the pixel electrode 9 formed on the base substrate 2. The color filter layer 10 corresponds to the pixel electrode 9 in position. The array substrate further comprises the light-shielding pattern 8 formed above the thin film transistor 1, and the light-shielding conductive metal layer thin film 103 for forming the light-shielding pattern 8 is provided in the passivation layer via hole 7. The pixel electrode 9 is electrically connected to the drain electrode of the thin film transistor 1 through the light-shielding conductive metal layer thin film 103 in the passivation layer via hole 7. By providing the light-shielding pattern 8, the damage on the active layer of the thin film transistor due to large exposure amount during patterning processes is avoided. Accordingly, the performances of the TFT are guaranteed, especially in the case that the color filter layer is formed on the array substrate. In addition, the manufacture cost is reduced.</p><p id="p0037" num="0037">According to some embodiments of the disclosure, a display device is provided. The display device comprises the array substrate as described above.</p><p id="p0038" num="0038">In the array substrate, the passivation layer via hole is formed through a single patterning process and the light-shielding pattern is formed in the photoresist stripping off process of the single patterning process. By providing the light-shielding pattern, the damage on the active layer of the thin film transistor due to large exposure amount during patterning processes is avoided. Accordingly, the performances of the TFT are guaranteed, and the display quality of the display device is improved. In addition, the manufacture cost of the array substrate is greatly reduced, especially in the case that a color filter layer is formed on the array substrate.</p><p id="p0039" num="0039">As described above, in the TFT array substrate, the manufacturing method thereof and the display device according to the embodiments of the disclosure, the passivation layer via hole is formed through a single patterning process and the light-shielding pattern is formed in the photoresist stripping off process of the single patterning process. By providing the light-shielding pattern, the damage on the active layer of the thin film transistor due to large exposure amount during patterning processes is avoided. Accordingly, the performances of the TFT are guaranteed, and the display quality of the display device is improved. In addition, the manufacture cost of the array substrate is greatly reduced, especially in the case that a color filter layer is formed on the array substrate.<!-- EPO <DP n="11"> --></p><p id="p0040" num="0040">The foregoing embodiments merely are exemplary embodiments of the disclosure, and not intended to define the scope of the disclosure, and the scope of the disclosure is determined by the appended claims.</p></description><claims mxw-id="PCLM90459403" lang="EN" load-source="patent-office"><!-- EPO <DP n="12"> --><claim id="c-en-0001" num="0001"><claim-text>A manufacturing method of a TFT array substrate, comprising steps of:
<claim-text>S1. forming a thin film transistor on a base substrate;</claim-text>
<claim-text>S2. forming a passivation layer thin film on the base substrate after the step S1;</claim-text>
<claim-text>S3. forming a passivation layer via hole and a light-shielding pattern on the base substrate after the step S2; and</claim-text>
<claim-text>S4. forming a color filter layer and a pixel electrode on the base substrate after the step S3,</claim-text>
<claim-text>wherein the pixel electrode is electrically connected to a drain electrode of the thin film transistor through the passivation layer via hole, and the color filter layer is in correspondence with a position of the pixel electrode.</claim-text></claim-text></claim><claim id="c-en-0002" num="0002"><claim-text>The manufacturing method of the TFT array substrate according to claim 1, wherein the forming the passivation layer via hole comprises:
<claim-text>forming a layer of photoresist on the base substrate after the step S2;</claim-text>
<claim-text>exposing and developing the photoresist by using a mask plate to form a photoresist-completely-removed region and a photoresist-completely-reserved region, wherein the photoresist-completely-removed region corresponds to a region where the passivation layer via hole is to be formed and the photoresist-completely-reserved region corresponds to remaining regions; and</claim-text>
<claim-text>removing the passivation layer thin film of the photoresist-completely-removed region, to form the passivation layer via hole.</claim-text></claim-text></claim><claim id="c-en-0003" num="0003"><claim-text>The manufacturing method of the TFT array substrate according to claim 2, wherein the forming the light-shielding pattern comprises:
<claim-text>thinning the photoresist of the photoresist-completely-reserved region through an ashing process until the thin film transistor is exposed, wherein other regions than the thin film transistor is still covered by a remaining portion of the photoresist which has a reduced thickness;<!-- EPO <DP n="13"> --></claim-text>
<claim-text>forming a light-shielding conductive metal layer thin film to cover the thin film transistor and other regions than the thin film transistor;</claim-text>
<claim-text>stripping off the remaining portion of the photoresist to form the light-shielding pattern above the thin film transistor, wherein the light-shielding conductive metal layer thin film still remains in the passivation layer via hole.</claim-text></claim-text></claim><claim id="c-en-0004" num="0004"><claim-text>The manufacturing method of the TFT array substrate according to claim 3, wherein a volume ratio of oxygen to sulfur hexafluoride in a gas adopted by the ashing process is 10-50.</claim-text></claim><claim id="c-en-0005" num="0005"><claim-text>The manufacturing method of the TFT array substrate according to claim 1, wherein<br/>
the step S1 comprises: forming a gate line and a data line on the base substrate; and<br/>
the gate line and the data line intersect with each other to form a pixel unit region, and the thin film transistor is formed in the pixel unit region.</claim-text></claim><claim id="c-en-0006" num="0006"><claim-text>The manufacturing method of the TFT array substrate according to claim 1, wherein the step S4 comprises:
<claim-text>forming a red pattern, a green pattern and a blue pattern on the base substrate after the step S3, wherein the color filter layer is formed by the red pattern, the green pattern and the blue pattern; and</claim-text>
<claim-text>forming the pixel electrode on the color filter layer.</claim-text></claim-text></claim><claim id="c-en-0007" num="0007"><claim-text>The manufacturing method of the TFT array substrate according to claim 1, wherein the step S4 comprises:
<claim-text>forming the pixel electrode on the base substrate after the step S3; and</claim-text>
<claim-text>forming a red pattern, a green pattern and a blue pattern on the pixel electrode, wherein the color filter layer is formed by the red pattern, the green pattern and the blue pattern.</claim-text></claim-text></claim><claim id="c-en-0008" num="0008"><claim-text>A TFT array substrate, comprising a thin film transistor, a passivation layer via hole, a color filter layer and a pixel electrode formed on a base substrate,<br/>
wherein the array substrate further comprises an light-shielding pattern provided above<!-- EPO <DP n="14"> --> the thin film transistor, and a light-shielding conductive metal layer thin film for forming the light-shielding pattern is provided in the passivation layer via hole.</claim-text></claim><claim id="c-en-0009" num="0009"><claim-text>The array substrate according to claim 8, wherein, the light-shielding conductive metal layer thin film is made from molybdenum, aluminum, copper, or combinations thereof.</claim-text></claim><claim id="c-en-0010" num="0010"><claim-text>A display device, comprising an array substrate according to claim 8.</claim-text></claim></claims><drawings mxw-id="PDW20422132" load-source="patent-office"><!-- EPO <DP n="15"> --><figure id="f0001" num="1,2,3,4,5"><img id="if0001" file="imgf0001.tif" wi="159" he="233" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="16"> --><figure id="f0002" num="6,7,8,9"><img id="if0002" file="imgf0002.tif" wi="157" he="225" img-content="drawing" img-format="tif"/></figure></drawings><search-report-data><doc-page id="srep0001" file="srep0001.tif" wi="164" he="233" type="tif"/><doc-page id="srep0002" file="srep0002.tif" wi="164" he="233" type="tif"/><doc-page id="srep0003" file="srep0003.tif" wi="165" he="229" type="tif"/><doc-page id="srep0004" file="srep0004.tif" wi="165" he="233" type="tif"/></search-report-data><copyright>User acknowledges that Fairview Research LLC and its third party providers retain all right, title and interest in and to this xml under applicable copyright laws.  User acquires no ownership rights to this xml including but not limited to its format.  User hereby accepts the terms and conditions of the Licence Agreement</copyright></patent-document>
