m255
K4
z2
!s11f vlog 2019.2 2019.04, Apr 16 2019
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
d/home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time58/sim
vshift_left_right_load_reg
Z0 !s110 1693831528
!i10b 1
!s100 @emT0GV029f:UZHnj`0[G0
!s11b :E^?=XD[EUhfWg3AeA1[W2
IDfXn:6nk:_L_93j^nbAZl2
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 d/home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time59/sim
Z3 w1693831440
Z4 8/home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time59/shift_left_right_load_reg.v
Z5 F/home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time59/shift_left_right_load_reg.v
L0 2
Z6 OP;L;2019.2;69
r1
!s85 0
31
Z7 !s108 1693831528.000000
!s107 /home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time59/shift_left_right_load_reg.v|
Z8 !s90 -reportprogress|300|-work|work|-stats=none|/home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time59/shift_left_right_load_reg.v|
!i113 1
Z9 o-work work
Z10 tCvgOpt 0
vtb_shift_left_right_reg
R0
!i10b 1
!s100 7aKB;CQW6?JYdJcKBG^A33
!s11b UV>;1UaiOg6M?1[J^6DA]1
IBIAKL0bQ=E]LVP8KO6E3e3
R1
R2
R3
R4
R5
L0 31
R6
r1
!s85 0
31
R7
Z11 !s107 /home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time59/shift_left_right_load_reg.v|
R8
!i113 1
R9
R10
