INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 17:16:12 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.078ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/stq_addr_7_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.600ns period=7.200ns})
  Destination:            lsq1/handshake_lsq_lsq1_core/ldq_data_14_q_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.600ns period=7.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.200ns  (clk rise@7.200ns - clk rise@0.000ns)
  Data Path Delay:        6.867ns  (logic 1.287ns (18.741%)  route 5.580ns (81.259%))
  Logic Levels:           11  (CARRY4=3 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 7.683 - 7.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2525, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X16Y176        FDRE                                         r  lsq1/handshake_lsq_lsq1_core/stq_addr_7_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y176        FDRE (Prop_fdre_C_Q)         0.254     0.762 r  lsq1/handshake_lsq_lsq1_core/stq_addr_7_q_reg[4]/Q
                         net (fo=17, routed)          1.093     1.855    lsq1/handshake_lsq_lsq1_core/stq_addr_7_q[4]
    SLICE_X1Y182         LUT6 (Prop_lut6_I1_O)        0.043     1.898 r  lsq1/handshake_lsq_lsq1_core/ldq_data_14_q[31]_i_81/O
                         net (fo=1, routed)           0.000     1.898    lsq1/handshake_lsq_lsq1_core/ldq_data_14_q[31]_i_81_n_0
    SLICE_X1Y182         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     2.155 r  lsq1/handshake_lsq_lsq1_core/ldq_data_14_q_reg[31]_i_28/CO[3]
                         net (fo=7, routed)           0.899     3.054    lsq1/handshake_lsq_lsq1_core/p_8_in967_in
    SLICE_X4Y196         LUT5 (Prop_lut5_I2_O)        0.043     3.097 r  lsq1/handshake_lsq_lsq1_core/ldq_data_14_q[31]_i_42/O
                         net (fo=1, routed)           0.000     3.097    lsq1/handshake_lsq_lsq1_core/ldq_data_14_q[31]_i_42_n_0
    SLICE_X4Y196         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     3.348 r  lsq1/handshake_lsq_lsq1_core/ldq_data_14_q_reg[31]_i_21/CO[3]
                         net (fo=1, routed)           0.000     3.348    lsq1/handshake_lsq_lsq1_core/ldq_data_14_q_reg[31]_i_21_n_0
    SLICE_X4Y197         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     3.452 f  lsq1/handshake_lsq_lsq1_core/ldq_data_14_q_reg[30]_i_8/O[0]
                         net (fo=1, routed)           0.390     3.842    lsq1/handshake_lsq_lsq1_core/TEMP_132_double_out1[12]
    SLICE_X5Y200         LUT6 (Prop_lut6_I4_O)        0.120     3.962 f  lsq1/handshake_lsq_lsq1_core/ldq_data_14_q[1]_i_3/O
                         net (fo=33, routed)          0.641     4.603    lsq1/handshake_lsq_lsq1_core/ldq_data_14_q[1]_i_3_n_0
    SLICE_X20Y195        LUT6 (Prop_lut6_I3_O)        0.043     4.646 r  lsq1/handshake_lsq_lsq1_core/ldq_issue_14_q_i_20/O
                         net (fo=1, routed)           0.315     4.961    lsq1/handshake_lsq_lsq1_core/ldq_issue_14_q_i_20_n_0
    SLICE_X16Y195        LUT6 (Prop_lut6_I5_O)        0.043     5.004 r  lsq1/handshake_lsq_lsq1_core/ldq_issue_14_q_i_11/O
                         net (fo=1, routed)           0.318     5.322    lsq1/handshake_lsq_lsq1_core/ldq_issue_14_q_i_11_n_0
    SLICE_X16Y195        LUT6 (Prop_lut6_I5_O)        0.043     5.365 r  lsq1/handshake_lsq_lsq1_core/ldq_issue_14_q_i_5/O
                         net (fo=1, routed)           0.313     5.678    lsq1/handshake_lsq_lsq1_core/ldq_issue_14_q_i_5_n_0
    SLICE_X16Y196        LUT6 (Prop_lut6_I2_O)        0.043     5.721 r  lsq1/handshake_lsq_lsq1_core/ldq_issue_14_q_i_2/O
                         net (fo=2, routed)           0.354     6.075    lsq1/handshake_lsq_lsq1_core/ldq_issue_14_q_i_2_n_0
    SLICE_X16Y196        LUT6 (Prop_lut6_I0_O)        0.043     6.118 r  lsq1/handshake_lsq_lsq1_core/ldq_data_14_q[31]_i_1/O
                         net (fo=33, routed)          1.257     7.375    lsq1/handshake_lsq_lsq1_core/p_45_in
    SLICE_X52Y213        FDRE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_data_14_q_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.200     7.200 r  
                                                      0.000     7.200 r  clk (IN)
                         net (fo=2525, unset)         0.483     7.683    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X52Y213        FDRE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_data_14_q_reg[11]/C
                         clock pessimism              0.000     7.683    
                         clock uncertainty           -0.035     7.647    
    SLICE_X52Y213        FDRE (Setup_fdre_C_CE)      -0.194     7.453    lsq1/handshake_lsq_lsq1_core/ldq_data_14_q_reg[11]
  -------------------------------------------------------------------
                         required time                          7.453    
                         arrival time                          -7.375    
  -------------------------------------------------------------------
                         slack                                  0.078    




