# ðŸ”¹ Day 4 â€“ Skill 1: GLS, Synthesis-Simulation Mismatch, and Blocking/Non-blocking Statements

XYZ

---

## Lessons

### L1 â€“ GLS Concepts and Flow Using Iverilog

### L2 â€“ Synthesis-Simulation Mismatch

### L3 â€“ Blocking and Non-blocking Statements in Verilog

### L4 â€“ Caveats with Blocking Statements
