{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1544150146878 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1544150146879 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 07 10:35:46 2018 " "Processing started: Fri Dec 07 10:35:46 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1544150146879 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1544150146879 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off traffic -c traffic " "Command: quartus_map --read_settings_files=on --write_settings_files=off traffic -c traffic" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1544150146879 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1544150147587 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "traffic.v(130) " "Verilog HDL information at traffic.v(130): always construct contains both blocking and non-blocking assignments" {  } { { "traffic.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp5/traffic.v" 130 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1544150147690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "traffic.v 1 1 " "Found 1 design units, including 1 entities, in source file traffic.v" { { "Info" "ISGN_ENTITY_NAME" "1 traffic " "Found entity 1: traffic" {  } { { "traffic.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp5/traffic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544150147693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544150147693 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "traffic " "Elaborating entity \"traffic\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1544150147745 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 traffic.v(19) " "Verilog HDL assignment warning at traffic.v(19): truncated value with size 32 to match size of target (31)" {  } { { "traffic.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp5/traffic.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1544150147747 "|traffic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 traffic.v(32) " "Verilog HDL assignment warning at traffic.v(32): truncated value with size 32 to match size of target (2)" {  } { { "traffic.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp5/traffic.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1544150147747 "|traffic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 traffic.v(42) " "Verilog HDL assignment warning at traffic.v(42): truncated value with size 32 to match size of target (8)" {  } { { "traffic.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp5/traffic.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1544150147747 "|traffic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 traffic.v(43) " "Verilog HDL assignment warning at traffic.v(43): truncated value with size 32 to match size of target (2)" {  } { { "traffic.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp5/traffic.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1544150147747 "|traffic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 traffic.v(49) " "Verilog HDL assignment warning at traffic.v(49): truncated value with size 32 to match size of target (2)" {  } { { "traffic.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp5/traffic.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1544150147748 "|traffic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 traffic.v(54) " "Verilog HDL assignment warning at traffic.v(54): truncated value with size 32 to match size of target (2)" {  } { { "traffic.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp5/traffic.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1544150147748 "|traffic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 traffic.v(63) " "Verilog HDL assignment warning at traffic.v(63): truncated value with size 32 to match size of target (8)" {  } { { "traffic.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp5/traffic.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1544150147748 "|traffic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 traffic.v(64) " "Verilog HDL assignment warning at traffic.v(64): truncated value with size 32 to match size of target (2)" {  } { { "traffic.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp5/traffic.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1544150147748 "|traffic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 traffic.v(68) " "Verilog HDL assignment warning at traffic.v(68): truncated value with size 32 to match size of target (2)" {  } { { "traffic.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp5/traffic.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1544150147748 "|traffic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 traffic.v(76) " "Verilog HDL assignment warning at traffic.v(76): truncated value with size 32 to match size of target (2)" {  } { { "traffic.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp5/traffic.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1544150147748 "|traffic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 traffic.v(81) " "Verilog HDL assignment warning at traffic.v(81): truncated value with size 32 to match size of target (8)" {  } { { "traffic.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp5/traffic.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1544150147748 "|traffic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 traffic.v(84) " "Verilog HDL assignment warning at traffic.v(84): truncated value with size 32 to match size of target (2)" {  } { { "traffic.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp5/traffic.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1544150147748 "|traffic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 traffic.v(87) " "Verilog HDL assignment warning at traffic.v(87): truncated value with size 32 to match size of target (2)" {  } { { "traffic.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp5/traffic.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1544150147749 "|traffic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 traffic.v(97) " "Verilog HDL assignment warning at traffic.v(97): truncated value with size 32 to match size of target (8)" {  } { { "traffic.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp5/traffic.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1544150147749 "|traffic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 traffic.v(98) " "Verilog HDL assignment warning at traffic.v(98): truncated value with size 32 to match size of target (2)" {  } { { "traffic.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp5/traffic.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1544150147749 "|traffic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 traffic.v(102) " "Verilog HDL assignment warning at traffic.v(102): truncated value with size 32 to match size of target (2)" {  } { { "traffic.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp5/traffic.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1544150147749 "|traffic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 traffic.v(124) " "Verilog HDL assignment warning at traffic.v(124): truncated value with size 32 to match size of target (4)" {  } { { "traffic.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp5/traffic.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1544150147750 "|traffic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 traffic.v(125) " "Verilog HDL assignment warning at traffic.v(125): truncated value with size 32 to match size of target (4)" {  } { { "traffic.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp5/traffic.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1544150147750 "|traffic"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "traffic.v" "Div0" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp5/traffic.v" 124 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1544150148339 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "traffic.v" "Mod0" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp5/traffic.v" 125 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1544150148339 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1544150148339 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "traffic.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp5/traffic.v" 124 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1544150148409 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544150148410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544150148410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544150148410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544150148410 ""}  } { { "traffic.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp5/traffic.v" 124 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1544150148410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_5am.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_5am.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_5am " "Found entity 1: lpm_divide_5am" {  } { { "db/lpm_divide_5am.tdf" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp5/db/lpm_divide_5am.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544150148472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544150148472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp5/db/sign_div_unsign_bkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544150148489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544150148489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_48f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_48f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_48f " "Found entity 1: alt_u_div_48f" {  } { { "db/alt_u_div_48f.tdf" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp5/db/alt_u_div_48f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544150148511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544150148511 ""}
{ "Warning" "WSGN_OUTDATED_CLEARBOX" "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp5/db/add_sub_1tc.tdf D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp5/db/add_sub_1tc.tdf " "Clear box output file D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp5/db/add_sub_1tc.tdf is not compatible with the current compile. Used regenerated output file D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp5/db/add_sub_1tc.tdf for elaboration" {  } {  } 0 12136 "Clear box output file %1!s! is not compatible with the current compile. Used regenerated output file %2!s! for elaboration" 0 0 "Quartus II" 0 -1 1544150148617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_1tc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_1tc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_1tc " "Found entity 1: add_sub_1tc" {  } { { "db/add_sub_1tc.tdf" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp5/db/add_sub_1tc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544150148619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544150148619 ""}
{ "Warning" "WSGN_OUTDATED_CLEARBOX" "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp5/db/add_sub_2tc.tdf D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp5/db/add_sub_2tc.tdf " "Clear box output file D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp5/db/add_sub_2tc.tdf is not compatible with the current compile. Used regenerated output file D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp5/db/add_sub_2tc.tdf for elaboration" {  } {  } 0 12136 "Clear box output file %1!s! is not compatible with the current compile. Used regenerated output file %2!s! for elaboration" 0 0 "Quartus II" 0 -1 1544150148689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_2tc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_2tc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_2tc " "Found entity 1: add_sub_2tc" {  } { { "db/add_sub_2tc.tdf" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp5/db/add_sub_2tc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544150148690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544150148690 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "traffic.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp5/traffic.v" 125 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1544150148712 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544150148712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544150148712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544150148712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544150148712 ""}  } { { "traffic.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp5/traffic.v" 125 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1544150148712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_82m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_82m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_82m " "Found entity 1: lpm_divide_82m" {  } { { "db/lpm_divide_82m.tdf" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp5/db/lpm_divide_82m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544150148775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544150148775 ""}
