blk_mem_gen_v8_4.v,verilog,blk_mem_gen_v8_4_5,../../../ipstatic/simulation/blk_mem_gen_v8_4.v,
as6c4008_55pcn_mem.v,verilog,xil_defaultlib,../../../../EDiC-TTL.gen/sources_1/ip/as6c4008_55pcn_mem/sim/as6c4008_55pcn_mem.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
