# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../reaction_timer_7076cem.srcs/sources_1/new/clk_div.vhd" \
"../../../../reaction_timer_7076cem.srcs/sim_1/new/clk_div_tb.vhd" \

# Do not sort compile order
nosort
