---
content_type: page
learning_resource_types: []
ocw_type: CourseSection
parent_title: 2.6 Directed Acyclic Graphs (DAGs) & Scheduling
parent_type: CourseSection
parent_uid: 30a03ec2-6577-751d-fb8c-5b6d0813ce12
title: 2.6 Directed Acyclic Graphs (DAGs) & Scheduling
uid: 011a1e95-b575-d2f7-09fa-03443fdeb584
---

*   [\<Processor Time Bounds]({{< baseurl >}}/pages/structures/tp7-1/vertical-a69125071411)
*   [2.6.1DAGs: Video]({{< baseurl >}}/pages/structures/tp7-1)
*   [2.6.2DAGs]({{< baseurl >}}/pages/structures/tp7-1/vertical-dcde59c77eab)
*   [2.6.3Scheduling: Video]({{< baseurl >}}/pages/structures/tp7-1/vertical-0b187f2dedb6)
*   [2.6.4Scheduling Prerequisites]({{< baseurl >}}/pages/structures/tp7-1/vertical-cb2dbc0f9d11)
*   [2.6.5Time versus Processors: Video]({{< baseurl >}}/pages/structures/tp7-1/vertical-ce9e54c9d251)
*   [2.6.6Processor Time Bounds]({{< baseurl >}}/pages/structures/tp7-1/vertical-a69125071411)
*   [2.6.7The Divisibility DAG]({{< baseurl >}}/pages/structures/tp7-1/vertical-839e7a19a176)
*   [\>Partial Orders and Equivalence]({{< baseurl >}}/pages/structures/partial-orders-and-equivalence)

The Divisibility DAG
--------------------

  

![](/courses/electrical-engineering-and-computer-science/6-042j-mathematics-for-computer-science-spring-2015/structures/tp7-1/vertical-839e7a19a176/divi2.gif)

In the above DAG for the divisibility relation on \\(\\{1, \\ldots, 12\\}\\), there is an upward path from \\(a\\) to \\(b\\) iff \\(a\\) divides \\(b\\). If \\(24\\) was added as a vertex, what is the minimum number of edges that must be added to the DAG to represent divisibility on \\(\\{1, \\ldots, 12, 24\\}\\)?

Exercise 1

&nbsp;Text Response&nbsp; Answer:2

*   [BackProcessor Time Bounds]({{< baseurl >}}/pages/structures/tp7-1/vertical-a69125071411)
*   [ContinuePartial Orders and Equivalence]({{< baseurl >}}/pages/structures/partial-orders-and-equivalence)