
---------- Begin Simulation Statistics ----------
final_tick                                63004261500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 377399                       # Simulator instruction rate (inst/s)
host_mem_usage                                 699292                       # Number of bytes of host memory used
host_op_rate                                   412995                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   264.97                       # Real time elapsed on the host
host_tick_rate                              237777288                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     109431937                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.063004                       # Number of seconds simulated
sim_ticks                                 63004261500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             88.126458                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 8691204                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              9862196                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                345                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            142506                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          16295711                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             300024                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          434095                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           134071                       # Number of indirect misses.
system.cpu.branchPred.lookups                20358083                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 1050657                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1040                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     109431937                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.260085                       # CPI: cycles per instruction
system.cpu.discardedOps                        734139                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           48969461                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          17052887                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          9849946                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        10542217                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.793597                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        126008523                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                72955303     66.67%     66.67% # Class of committed instruction
system.cpu.op_class_0::IntMult                 568365      0.52%     67.19% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                 241252      0.22%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                 154720      0.14%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                 120626      0.11%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                 44544      0.04%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           166465      0.15%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::MemRead               20646465     18.87%     86.72% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14534197     13.28%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109431937                       # Class of committed instruction
system.cpu.tickCycles                       115466306                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    86                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        12882                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         91986                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           21                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            4                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       494220                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          688                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       991161                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            692                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  63004261500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               7493                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        12671                       # Transaction distribution
system.membus.trans_dist::CleanEvict              210                       # Transaction distribution
system.membus.trans_dist::ReadExReq             71612                       # Transaction distribution
system.membus.trans_dist::ReadExResp            71612                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          7493                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       171091                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 171091                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      2936832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2936832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             79105                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   79105    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               79105                       # Request fanout histogram
system.membus.respLayer1.occupancy          262343750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           139474500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  63004261500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            425281                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       100195                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       402069                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            5523                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            71663                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           71663                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        402750                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        22532                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      1207568                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       280537                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1488105                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     25754176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      5815008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               31569184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           13571                       # Total snoops (count)
system.tol2bus.snoopTraffic                    405472                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           510516                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001412                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.037762                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 509799     99.86%     99.86% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    713      0.14%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      4      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             510516                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          740377000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          94195998                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         402749499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  63004261500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst               401948                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                15889                       # number of demand (read+write) hits
system.l2.demand_hits::total                   417837                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              401948                       # number of overall hits
system.l2.overall_hits::.cpu.data               15889                       # number of overall hits
system.l2.overall_hits::total                  417837                       # number of overall hits
system.l2.demand_misses::.cpu.inst                802                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              78306                       # number of demand (read+write) misses
system.l2.demand_misses::total                  79108                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               802                       # number of overall misses
system.l2.overall_misses::.cpu.data             78306                       # number of overall misses
system.l2.overall_misses::total                 79108                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     60168000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   6115456000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       6175624000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     60168000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   6115456000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      6175624000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           402750                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            94195                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               496945                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          402750                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           94195                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              496945                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.001991                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.831318                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.159189                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.001991                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.831318                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.159189                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 75022.443890                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 78096.901898                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78065.732922                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 75022.443890                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 78096.901898                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78065.732922                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               12671                       # number of writebacks
system.l2.writebacks::total                     12671                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           801                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         78304                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             79105                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          801                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        78304                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            79105                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     52126500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   5332280000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   5384406500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     52126500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   5332280000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   5384406500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.001989                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.831297                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.159183                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.001989                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.831297                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.159183                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 65076.779026                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 68097.159787                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68066.576070                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 65076.779026                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 68097.159787                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68066.576070                       # average overall mshr miss latency
system.l2.replacements                          13571                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        87524                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            87524                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        87524                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        87524                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       402060                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           402060                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       402060                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       402060                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data                51                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    51                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           71612                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               71612                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   5571379500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    5571379500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         71663                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             71663                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999288                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999288                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 77799.523823                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77799.523823                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        71612                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          71612                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   4855259500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   4855259500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999288                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999288                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 67799.523823                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67799.523823                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         401948                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             401948                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          802                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              802                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     60168000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     60168000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       402750                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         402750                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.001991                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.001991                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 75022.443890                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75022.443890                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          801                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          801                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     52126500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     52126500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.001989                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.001989                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 65076.779026                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65076.779026                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         15838                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             15838                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         6694                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            6694                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    544076500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    544076500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        22532                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         22532                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.297089                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.297089                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 81278.234240                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 81278.234240                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         6692                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         6692                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    477020500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    477020500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.297000                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.297000                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 71282.202630                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71282.202630                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  63004261500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 51497.022163                       # Cycle average of tags in use
system.l2.tags.total_refs                      991135                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     79107                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     12.529043                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.798823                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       492.913024                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     51003.310316                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000012                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.007521                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.778249                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.785782                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         65536                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           63                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          686                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         6602                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        58178                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   8008227                       # Number of tag accesses
system.l2.tags.data_accesses                  8008227                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  63004261500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          25632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2505728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2531360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        25632                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         25632                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       405472                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          405472                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             801                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           78304                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               79105                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        12671                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              12671                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            406830                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          39770770                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              40177600                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       406830                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           406830                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        6435628                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              6435628                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        6435628                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           406830                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         39770770                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             46613228                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      8073.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       801.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     78302.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.018357200500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          447                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          447                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              186868                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               7621                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       79105                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      12671                       # Number of write requests accepted
system.mem_ctrls.readBursts                     79105                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    12671                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      2                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  4598                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              4922                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              4695                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              4659                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              5149                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              5305                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              4890                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4882                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              4924                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              4922                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              4969                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             4942                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             4968                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             4956                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             4911                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5053                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4956                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               469                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               390                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               383                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               615                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               792                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               517                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               515                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               468                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               450                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               457                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              448                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              460                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              521                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              506                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              539                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              521                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      12.01                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    650300000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  395515000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              2133481250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      8220.93                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                26970.93                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    65606                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    6868                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.94                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                85.07                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                 79105                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                12671                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   69785                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    9300                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        14679                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    379.971388                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   291.619271                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   253.126722                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         2185     14.89%     14.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1803     12.28%     27.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3282     22.36%     49.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3784     25.78%     75.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1605     10.93%     86.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          646      4.40%     90.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           75      0.51%     91.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          542      3.69%     94.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          757      5.16%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        14679                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          447                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     176.932886                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     29.999078                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   2731.492403                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047          444     99.33%     99.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095            2      0.45%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::57344-59391            1      0.22%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           447                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          447                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.011186                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.010889                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.105287                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              442     98.88%     98.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                5      1.12%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           447                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                5062592                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     128                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  515264                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2531360                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               405472                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        80.35                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         8.18                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     40.18                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      6.44                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.69                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.63                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.06                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   63003681000                       # Total gap between requests
system.mem_ctrls.avgGap                     686494.08                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        25632                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      2505664                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       257632                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 406829.623739022762                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 39769754.304635405540                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 4089120.225621563382                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          801                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        78304                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        12671                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     19362500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2114118750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 735097592750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     24172.91                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     26998.86                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  58014173.53                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    83.14                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             52107720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             27695910                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           283293780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           20368440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     4973052240.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      16090645710                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      10643619360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        32090783160                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        509.343057                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  27522676250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2103660000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  33377925250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             52707480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             28010895                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           281501640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           21657780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     4973052240.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      15575634750                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      11077312800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        32009877585                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        508.058928                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  28655792000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2103660000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  32244809500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     63004261500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  63004261500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     30175572                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         30175572                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     30175572                       # number of overall hits
system.cpu.icache.overall_hits::total        30175572                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       402750                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         402750                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       402750                       # number of overall misses
system.cpu.icache.overall_misses::total        402750                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5287496500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5287496500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5287496500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5287496500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     30578322                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     30578322                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     30578322                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     30578322                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.013171                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.013171                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.013171                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.013171                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13128.482930                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13128.482930                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13128.482930                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13128.482930                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       402069                       # number of writebacks
system.cpu.icache.writebacks::total            402069                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       402750                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       402750                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       402750                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       402750                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   4884747500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   4884747500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   4884747500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   4884747500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.013171                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.013171                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.013171                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.013171                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12128.485413                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12128.485413                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12128.485413                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12128.485413                       # average overall mshr miss latency
system.cpu.icache.replacements                 402069                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     30175572                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        30175572                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       402750                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        402750                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5287496500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5287496500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     30578322                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     30578322                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.013171                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.013171                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13128.482930                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13128.482930                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       402750                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       402750                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   4884747500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   4884747500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.013171                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.013171                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12128.485413                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12128.485413                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  63004261500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           678.783447                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            30578321                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            402749                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             75.924015                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   678.783447                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.662874                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.662874                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          680                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          663                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.664062                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          61559393                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         61559393                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  63004261500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  63004261500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  63004261500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     35757213                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         35757213                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     35760538                       # number of overall hits
system.cpu.dcache.overall_hits::total        35760538                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       115053                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         115053                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       115089                       # number of overall misses
system.cpu.dcache.overall_misses::total        115089                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   7616756500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   7616756500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   7616756500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   7616756500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     35872266                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     35872266                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     35875627                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     35875627                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003207                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003207                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003208                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003208                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 66202.154659                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 66202.154659                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 66181.446533                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66181.446533                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        87524                       # number of writebacks
system.cpu.dcache.writebacks::total             87524                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        20895                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        20895                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        20895                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        20895                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        94158                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        94158                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        94194                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        94194                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   6421482500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   6421482500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   6423495500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   6423495500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002625                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002625                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002626                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002626                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 68199.011236                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 68199.011236                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 68194.317048                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 68194.317048                       # average overall mshr miss latency
system.cpu.dcache.replacements                  92147                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     21546195                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21546195                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        26772                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         26772                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    840405000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    840405000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     21572967                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21572967                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001241                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001241                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 31391.192290                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 31391.192290                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         4277                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         4277                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        22495                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        22495                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    742072500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    742072500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001043                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001043                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 32988.330740                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 32988.330740                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14211018                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14211018                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        88281                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        88281                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   6776351500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   6776351500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14299299                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14299299                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006174                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006174                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 76758.889229                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 76758.889229                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        16618                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        16618                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        71663                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        71663                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   5679410000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   5679410000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.005012                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005012                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 79251.636130                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 79251.636130                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3325                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3325                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           36                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           36                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3361                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3361                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.010711                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.010711                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           36                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           36                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      2013000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      2013000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.010711                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.010711                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 55916.666667                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 55916.666667                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        89081                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        89081                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       100500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       100500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        89082                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        89082                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000011                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000011                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data       100500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total       100500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        99500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        99500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000011                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000011                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        99500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        99500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        89082                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        89082                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        89082                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        89082                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  63004261500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2039.167085                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            36032896                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             94195                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            382.535124                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            195500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2039.167085                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.995687                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.995687                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           82                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          821                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         1033                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          104                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          72201777                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         72201777                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  63004261500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  63004261500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
