<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Thu Jun 22 16:48:19 2017" VIVADOVERSION="2017.1">

  <SYSTEMINFO ARCH="artix7" DEVICE="7a35t" NAME="design_1" PACKAGE="csg324" SPEEDGRADE="-3"/>

  <EXTERNALPORTS>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clkin" SIGIS="clk" SIGNAME="External_Ports_clkin">
      <CONNECTIONS>
        <CONNECTION INSTANCE="one_HZ_time_0" PORT="clkin"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="6" NAME="num_out" RIGHT="0" SIGIS="undef" SIGNAME="dis_common_0_num_out">
      <CONNECTIONS>
        <CONNECTION INSTANCE="dis_common_0" PORT="num_out"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="dn_out" RIGHT="0" SIGIS="undef" SIGNAME="dis_common_0_dn_out">
      <CONNECTIONS>
        <CONNECTION INSTANCE="dis_common_0" PORT="dn_out"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="6" NAME="num_out_1" RIGHT="0" SIGIS="undef" SIGNAME="dis_common_1_num_out">
      <CONNECTIONS>
        <CONNECTION INSTANCE="dis_common_1" PORT="num_out"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="dn_out_1" RIGHT="0" SIGIS="undef" SIGNAME="dis_common_1_dn_out">
      <CONNECTIONS>
        <CONNECTION INSTANCE="dis_common_1" PORT="dn_out"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="kb_data" SIGIS="undef" SIGNAME="External_Ports_kb_data">
      <CONNECTIONS>
        <CONNECTION INSTANCE="kb_0" PORT="kb_data"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="kb_clk" SIGIS="clk" SIGNAME="External_Ports_kb_clk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="kb_0" PORT="kb_clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="rst" SIGIS="rst" SIGNAME="External_Ports_rst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="kb_0" PORT="rst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="ele_rst" SIGIS="rst" SIGNAME="External_Ports_ele_rst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="controller_0" PORT="ele_rst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="enter" SIGIS="undef" SIGNAME="External_Ports_enter">
      <CONNECTIONS>
        <CONNECTION INSTANCE="controller_0" PORT="enter"/>
        <CONNECTION INSTANCE="one_HZ_time_0" PORT="enter"/>
        <CONNECTION INSTANCE="one_three_0" PORT="enter"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE FULLNAME="/controller_0" HWVERSION="1.0" INSTANCE="controller_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="controller" VLNV="xilinx.com:module_ref:controller:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_controller_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="ele_rst" SIGIS="rst" SIGNAME="External_Ports_ele_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ele_rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="enter" SIGIS="undef" SIGNAME="External_Ports_enter">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="enter"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clkout1" SIGIS="undef" SIGNAME="one_HZ_time_0_clkout1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="one_HZ_time_0" PORT="clkout1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clkout1m" SIGIS="undef" SIGNAME="one_HZ_time_0_clkout1M">
          <CONNECTIONS>
            <CONNECTION INSTANCE="one_HZ_time_0" PORT="clkout1M"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="one_three_clk" SIGIS="clk" SIGNAME="one_three_0_one_three_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="one_three_0" PORT="one_three_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="result" RIGHT="0" SIGIS="undef" SIGNAME="kb_0_t_floor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="kb_0" PORT="t_floor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="stop" SIGIS="undef" SIGNAME="controller_0_stop">
          <CONNECTIONS>
            <CONNECTION INSTANCE="one_HZ_time_0" PORT="stop"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="run_time" RIGHT="0" SIGIS="undef" SIGNAME="controller_0_run_time">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dis_time_0" PORT="run_time"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="c_floor" RIGHT="0" SIGIS="undef" SIGNAME="controller_0_c_floor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dis_floor_0" PORT="c_floor"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/dis_common_0" HWVERSION="1.0" INSTANCE="dis_common_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="dis_common" VLNV="xilinx.com:module_ref:dis_common:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_dis_common_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="clkout1k" SIGIS="undef" SIGNAME="one_HZ_time_0_clkout1K">
          <CONNECTIONS>
            <CONNECTION INSTANCE="one_HZ_time_0" PORT="clkout1K"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="data_in0" RIGHT="0" SIGIS="undef" SIGNAME="dis_floor_0_floor_out0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dis_floor_0" PORT="floor_out0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="data_in1" RIGHT="0" SIGIS="undef" SIGNAME="dis_floor_0_floor_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dis_floor_0" PORT="floor_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="data_in2" RIGHT="0" SIGIS="undef" SIGNAME="dis_floor_0_floor_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dis_floor_0" PORT="floor_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="data_in3" RIGHT="0" SIGIS="undef" SIGNAME="dis_floor_0_floor_out3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dis_floor_0" PORT="floor_out3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="6" NAME="num_out" RIGHT="0" SIGIS="undef" SIGNAME="dis_common_0_num_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="num_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="dn_out" RIGHT="0" SIGIS="undef" SIGNAME="dis_common_0_dn_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="dn_out"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/dis_common_1" HWVERSION="1.0" INSTANCE="dis_common_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="dis_common" VLNV="xilinx.com:module_ref:dis_common:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_dis_common_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="clkout1k" SIGIS="undef" SIGNAME="one_HZ_time_0_clkout1K">
          <CONNECTIONS>
            <CONNECTION INSTANCE="one_HZ_time_0" PORT="clkout1K"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="data_in0" RIGHT="0" SIGIS="undef" SIGNAME="dis_time_0_time_out0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dis_time_0" PORT="time_out0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="data_in1" RIGHT="0" SIGIS="undef" SIGNAME="dis_time_0_time_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dis_time_0" PORT="time_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="data_in2" RIGHT="0" SIGIS="undef" SIGNAME="dis_time_0_time_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dis_time_0" PORT="time_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="data_in3" RIGHT="0" SIGIS="undef" SIGNAME="dis_time_0_time_out3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dis_time_0" PORT="time_out3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="6" NAME="num_out" RIGHT="0" SIGIS="undef" SIGNAME="dis_common_1_num_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="num_out_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="dn_out" RIGHT="0" SIGIS="undef" SIGNAME="dis_common_1_dn_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="dn_out_1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/dis_floor_0" HWVERSION="1.0" INSTANCE="dis_floor_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="dis_floor" VLNV="xilinx.com:module_ref:dis_floor:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_dis_floor_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="4" NAME="c_floor" RIGHT="0" SIGIS="undef" SIGNAME="controller_0_c_floor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="controller_0" PORT="c_floor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="t_floor" RIGHT="0" SIGIS="undef" SIGNAME="kb_0_t_floor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="kb_0" PORT="t_floor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="floor_out0" RIGHT="0" SIGIS="undef" SIGNAME="dis_floor_0_floor_out0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dis_common_0" PORT="data_in0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="floor_out1" RIGHT="0" SIGIS="undef" SIGNAME="dis_floor_0_floor_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dis_common_0" PORT="data_in1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="floor_out2" RIGHT="0" SIGIS="undef" SIGNAME="dis_floor_0_floor_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dis_common_0" PORT="data_in2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="floor_out3" RIGHT="0" SIGIS="undef" SIGNAME="dis_floor_0_floor_out3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dis_common_0" PORT="data_in3"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/dis_time_0" HWVERSION="1.0" INSTANCE="dis_time_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="dis_time" VLNV="xilinx.com:module_ref:dis_time:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_dis_time_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="5" NAME="run_time" RIGHT="0" SIGIS="undef" SIGNAME="controller_0_run_time">
          <CONNECTIONS>
            <CONNECTION INSTANCE="controller_0" PORT="run_time"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="time_out0" RIGHT="0" SIGIS="undef" SIGNAME="dis_time_0_time_out0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dis_common_1" PORT="data_in0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="time_out1" RIGHT="0" SIGIS="undef" SIGNAME="dis_time_0_time_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dis_common_1" PORT="data_in1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="time_out2" RIGHT="0" SIGIS="undef" SIGNAME="dis_time_0_time_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dis_common_1" PORT="data_in2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="time_out3" RIGHT="0" SIGIS="undef" SIGNAME="dis_time_0_time_out3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dis_common_1" PORT="data_in3"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/kb_0" HWVERSION="1.0" INSTANCE="kb_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="kb" VLNV="xilinx.com:module_ref:kb:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_kb_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="rst" SIGIS="rst" SIGNAME="External_Ports_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_clk" SIGIS="clk" SIGNAME="one_HZ_time_0_clkout1M">
          <CONNECTIONS>
            <CONNECTION INSTANCE="one_HZ_time_0" PORT="clkout1M"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="kb_clk" SIGIS="clk" SIGNAME="External_Ports_kb_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="kb_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="kb_data" SIGIS="undef" SIGNAME="External_Ports_kb_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="kb_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="t_floor" RIGHT="0" SIGIS="undef" SIGNAME="kb_0_t_floor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="controller_0" PORT="result"/>
            <CONNECTION INSTANCE="dis_floor_0" PORT="t_floor"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/one_HZ_time_0" HWVERSION="1.0" INSTANCE="one_HZ_time_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="one_HZ_time" VLNV="xilinx.com:module_ref:one_HZ_time:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_one_HZ_time_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clkin" SIGIS="clk" SIGNAME="External_Ports_clkin">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clkin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="enter" SIGIS="undef" SIGNAME="External_Ports_enter">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="enter"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="stop" SIGIS="undef" SIGNAME="controller_0_stop">
          <CONNECTIONS>
            <CONNECTION INSTANCE="controller_0" PORT="stop"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="clkout1" SIGIS="undef" SIGNAME="one_HZ_time_0_clkout1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="controller_0" PORT="clkout1"/>
            <CONNECTION INSTANCE="one_three_0" PORT="one_hz"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="clkout1K" SIGIS="undef" SIGNAME="one_HZ_time_0_clkout1K">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dis_common_0" PORT="clkout1k"/>
            <CONNECTION INSTANCE="dis_common_1" PORT="clkout1k"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="clkout1M" SIGIS="undef" SIGNAME="one_HZ_time_0_clkout1M">
          <CONNECTIONS>
            <CONNECTION INSTANCE="controller_0" PORT="clkout1m"/>
            <CONNECTION INSTANCE="kb_0" PORT="s_clk"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/one_three_0" HWVERSION="1.0" INSTANCE="one_three_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="one_three" VLNV="xilinx.com:module_ref:one_three:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_one_three_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="enter" SIGIS="undef" SIGNAME="External_Ports_enter">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="enter"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="one_hz" SIGIS="undef" SIGNAME="one_HZ_time_0_clkout1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="one_HZ_time_0" PORT="clkout1"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="O" NAME="one_three_clk" SIGIS="clk" SIGNAME="one_three_0_one_three_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="controller_0" PORT="one_three_clk"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
