
WifiReceiver.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000dfa  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000088  00800060  00000dfa  00000e8e  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000009f  008000e8  008000e8  00000f16  2**0
                  ALLOC
  3 .stab         00001ba8  00000000  00000000  00000f18  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      0000067f  00000000  00000000  00002ac0  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .comment      0000002f  00000000  00000000  0000313f  2**0
                  CONTENTS, READONLY
  6 .debug_aranges 000002d8  00000000  00000000  0000316e  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   000024e6  00000000  00000000  00003446  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00000a39  00000000  00000000  0000592c  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00000dcd  00000000  00000000  00006365  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000800  00000000  00000000  00007134  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    00000968  00000000  00000000  00007934  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00001cde  00000000  00000000  0000829c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000278  00000000  00000000  00009f7a  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 67 00 	jmp	0xce	; 0xce <__ctors_end>
   4:	0c 94 84 00 	jmp	0x108	; 0x108 <__bad_interrupt>
   8:	0c 94 84 00 	jmp	0x108	; 0x108 <__bad_interrupt>
   c:	0c 94 84 00 	jmp	0x108	; 0x108 <__bad_interrupt>
  10:	0c 94 84 00 	jmp	0x108	; 0x108 <__bad_interrupt>
  14:	0c 94 84 00 	jmp	0x108	; 0x108 <__bad_interrupt>
  18:	0c 94 84 00 	jmp	0x108	; 0x108 <__bad_interrupt>
  1c:	0c 94 84 00 	jmp	0x108	; 0x108 <__bad_interrupt>
  20:	0c 94 84 00 	jmp	0x108	; 0x108 <__bad_interrupt>
  24:	0c 94 84 00 	jmp	0x108	; 0x108 <__bad_interrupt>
  28:	0c 94 84 00 	jmp	0x108	; 0x108 <__bad_interrupt>
  2c:	0c 94 84 00 	jmp	0x108	; 0x108 <__bad_interrupt>
  30:	0c 94 84 00 	jmp	0x108	; 0x108 <__bad_interrupt>
  34:	0c 94 42 03 	jmp	0x684	; 0x684 <__vector_13>
  38:	0c 94 13 03 	jmp	0x626	; 0x626 <__vector_14>
  3c:	0c 94 84 00 	jmp	0x108	; 0x108 <__bad_interrupt>
  40:	0c 94 84 00 	jmp	0x108	; 0x108 <__bad_interrupt>
  44:	0c 94 84 00 	jmp	0x108	; 0x108 <__bad_interrupt>
  48:	0c 94 84 00 	jmp	0x108	; 0x108 <__bad_interrupt>
  4c:	0c 94 84 00 	jmp	0x108	; 0x108 <__bad_interrupt>
  50:	0c 94 84 00 	jmp	0x108	; 0x108 <__bad_interrupt>
  54:	ef 01       	movw	r28, r30
  56:	ef 01       	movw	r28, r30
  58:	ef 01       	movw	r28, r30
  5a:	ef 01       	movw	r28, r30
  5c:	ef 01       	movw	r28, r30
  5e:	05 02       	muls	r16, r21
  60:	05 02       	muls	r16, r21
  62:	07 02       	muls	r16, r23
  64:	f1 01       	movw	r30, r2
  66:	f1 01       	movw	r30, r2
  68:	f1 01       	movw	r30, r2
  6a:	f1 01       	movw	r30, r2
  6c:	f3 01       	movw	r30, r6
  6e:	f3 01       	movw	r30, r6
  70:	f3 01       	movw	r30, r6
  72:	f3 01       	movw	r30, r6
  74:	05 02       	muls	r16, r21
  76:	05 02       	muls	r16, r21
  78:	f5 01       	movw	r30, r10
  7a:	f5 01       	movw	r30, r10
  7c:	f5 01       	movw	r30, r10
  7e:	f5 01       	movw	r30, r10
  80:	f5 01       	movw	r30, r10
  82:	05 02       	muls	r16, r21
  84:	05 02       	muls	r16, r21
  86:	f7 01       	movw	r30, r14
  88:	f7 01       	movw	r30, r14
  8a:	f7 01       	movw	r30, r14
  8c:	f7 01       	movw	r30, r14
  8e:	05 02       	muls	r16, r21
  90:	05 02       	muls	r16, r21
  92:	05 02       	muls	r16, r21
  94:	f9 01       	movw	r30, r18
  96:	f9 01       	movw	r30, r18
  98:	f9 01       	movw	r30, r18
  9a:	f9 01       	movw	r30, r18
  9c:	f9 01       	movw	r30, r18
  9e:	05 02       	muls	r16, r21
  a0:	05 02       	muls	r16, r21
  a2:	fb 01       	movw	r30, r22
  a4:	fd 01       	movw	r30, r26
  a6:	fd 01       	movw	r30, r26
  a8:	fd 01       	movw	r30, r26
  aa:	fd 01       	movw	r30, r26
  ac:	ff 01       	movw	r30, r30
  ae:	ff 01       	movw	r30, r30
  b0:	ff 01       	movw	r30, r30
  b2:	ff 01       	movw	r30, r30
  b4:	05 02       	muls	r16, r21
  b6:	05 02       	muls	r16, r21
  b8:	01 02       	muls	r16, r17
  ba:	01 02       	muls	r16, r17
  bc:	01 02       	muls	r16, r17
  be:	01 02       	muls	r16, r17
  c0:	01 02       	muls	r16, r17
  c2:	05 02       	muls	r16, r21
  c4:	05 02       	muls	r16, r21
  c6:	03 02       	muls	r16, r19
  c8:	03 02       	muls	r16, r19
  ca:	03 02       	muls	r16, r19
  cc:	03 02       	muls	r16, r19

000000ce <__ctors_end>:
  ce:	11 24       	eor	r1, r1
  d0:	1f be       	out	0x3f, r1	; 63
  d2:	cf e5       	ldi	r28, 0x5F	; 95
  d4:	d8 e0       	ldi	r29, 0x08	; 8
  d6:	de bf       	out	0x3e, r29	; 62
  d8:	cd bf       	out	0x3d, r28	; 61

000000da <__do_copy_data>:
  da:	10 e0       	ldi	r17, 0x00	; 0
  dc:	a0 e6       	ldi	r26, 0x60	; 96
  de:	b0 e0       	ldi	r27, 0x00	; 0
  e0:	ea ef       	ldi	r30, 0xFA	; 250
  e2:	fd e0       	ldi	r31, 0x0D	; 13
  e4:	02 c0       	rjmp	.+4      	; 0xea <__do_copy_data+0x10>
  e6:	05 90       	lpm	r0, Z+
  e8:	0d 92       	st	X+, r0
  ea:	a8 3e       	cpi	r26, 0xE8	; 232
  ec:	b1 07       	cpc	r27, r17
  ee:	d9 f7       	brne	.-10     	; 0xe6 <__do_copy_data+0xc>

000000f0 <__do_clear_bss>:
  f0:	21 e0       	ldi	r18, 0x01	; 1
  f2:	a8 ee       	ldi	r26, 0xE8	; 232
  f4:	b0 e0       	ldi	r27, 0x00	; 0
  f6:	01 c0       	rjmp	.+2      	; 0xfa <.do_clear_bss_start>

000000f8 <.do_clear_bss_loop>:
  f8:	1d 92       	st	X+, r1

000000fa <.do_clear_bss_start>:
  fa:	a7 38       	cpi	r26, 0x87	; 135
  fc:	b2 07       	cpc	r27, r18
  fe:	e1 f7       	brne	.-8      	; 0xf8 <.do_clear_bss_loop>
 100:	0e 94 12 05 	call	0xa24	; 0xa24 <main>
 104:	0c 94 fb 06 	jmp	0xdf6	; 0xdf6 <_exit>

00000108 <__bad_interrupt>:
 108:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

0000010c <adc_init>:
 10c:	d0 98       	cbi	0x1a, 0	; 26
 10e:	d1 98       	cbi	0x1a, 1	; 26
 110:	3f 98       	cbi	0x07, 7	; 7
 112:	3e 9a       	sbi	0x07, 6	; 7
 114:	3d 9a       	sbi	0x07, 5	; 7
 116:	32 9a       	sbi	0x06, 2	; 6
 118:	31 9a       	sbi	0x06, 1	; 6
 11a:	30 98       	cbi	0x06, 0	; 6
 11c:	37 9a       	sbi	0x06, 7	; 6
 11e:	08 95       	ret

00000120 <servo_init>:
 120:	8d 9a       	sbi	0x11, 5	; 17
 122:	8f b5       	in	r24, 0x2f	; 47
 124:	80 68       	ori	r24, 0x80	; 128
 126:	8f bd       	out	0x2f, r24	; 47
 128:	8f b5       	in	r24, 0x2f	; 47
 12a:	80 62       	ori	r24, 0x20	; 32
 12c:	8f bd       	out	0x2f, r24	; 47
 12e:	8f b5       	in	r24, 0x2f	; 47
 130:	8f 7e       	andi	r24, 0xEF	; 239
 132:	8f bd       	out	0x2f, r24	; 47
 134:	8f b5       	in	r24, 0x2f	; 47
 136:	8f 7b       	andi	r24, 0xBF	; 191
 138:	8f bd       	out	0x2f, r24	; 47
 13a:	8f b5       	in	r24, 0x2f	; 47
 13c:	82 60       	ori	r24, 0x02	; 2
 13e:	8f bd       	out	0x2f, r24	; 47
 140:	8e b5       	in	r24, 0x2e	; 46
 142:	80 61       	ori	r24, 0x10	; 16
 144:	8e bd       	out	0x2e, r24	; 46
 146:	8e b5       	in	r24, 0x2e	; 46
 148:	88 60       	ori	r24, 0x08	; 8
 14a:	8e bd       	out	0x2e, r24	; 46
 14c:	86 b5       	in	r24, 0x26	; 38
 14e:	97 b5       	in	r25, 0x27	; 39
 150:	80 e2       	ldi	r24, 0x20	; 32
 152:	9e e4       	ldi	r25, 0x4E	; 78
 154:	97 bd       	out	0x27, r25	; 39
 156:	86 bd       	out	0x26, r24	; 38
 158:	8c b5       	in	r24, 0x2c	; 44
 15a:	9d b5       	in	r25, 0x2d	; 45
 15c:	1d bc       	out	0x2d, r1	; 45
 15e:	1c bc       	out	0x2c, r1	; 44
 160:	8e b5       	in	r24, 0x2e	; 46
 162:	8b 7f       	andi	r24, 0xFB	; 251
 164:	8e bd       	out	0x2e, r24	; 46
 166:	8e b5       	in	r24, 0x2e	; 46
 168:	82 60       	ori	r24, 0x02	; 2
 16a:	8e bd       	out	0x2e, r24	; 46
 16c:	8e b5       	in	r24, 0x2e	; 46
 16e:	8e 7f       	andi	r24, 0xFE	; 254
 170:	8e bd       	out	0x2e, r24	; 46
 172:	08 95       	ret

00000174 <servo_set_a>:
 174:	68 2f       	mov	r22, r24
 176:	70 e0       	ldi	r23, 0x00	; 0
 178:	80 e0       	ldi	r24, 0x00	; 0
 17a:	90 e0       	ldi	r25, 0x00	; 0
 17c:	0e 94 ef 05 	call	0xbde	; 0xbde <__floatsisf>
 180:	25 e8       	ldi	r18, 0x85	; 133
 182:	3b ee       	ldi	r19, 0xEB	; 235
 184:	41 ee       	ldi	r20, 0xE1	; 225
 186:	50 e4       	ldi	r21, 0x40	; 64
 188:	0e 94 7b 06 	call	0xcf6	; 0xcf6 <__mulsf3>
 18c:	20 e0       	ldi	r18, 0x00	; 0
 18e:	30 e0       	ldi	r19, 0x00	; 0
 190:	46 e1       	ldi	r20, 0x16	; 22
 192:	54 e4       	ldi	r21, 0x44	; 68
 194:	0e 94 5d 05 	call	0xaba	; 0xaba <__addsf3>
 198:	0e 94 c1 05 	call	0xb82	; 0xb82 <__fixunssfsi>
 19c:	7b bd       	out	0x2b, r23	; 43
 19e:	6a bd       	out	0x2a, r22	; 42
 1a0:	08 95       	ret

000001a2 <pwm_init>:
 1a2:	88 23       	and	r24, r24
 1a4:	51 f0       	breq	.+20     	; 0x1ba <pwm_init+0x18>
 1a6:	bb 9a       	sbi	0x17, 3	; 23
 1a8:	83 b7       	in	r24, 0x33	; 51
 1aa:	80 64       	ori	r24, 0x40	; 64
 1ac:	83 bf       	out	0x33, r24	; 51
 1ae:	83 b7       	in	r24, 0x33	; 51
 1b0:	88 60       	ori	r24, 0x08	; 8
 1b2:	83 bf       	out	0x33, r24	; 51
 1b4:	83 b7       	in	r24, 0x33	; 51
 1b6:	85 60       	ori	r24, 0x05	; 5
 1b8:	83 bf       	out	0x33, r24	; 51
 1ba:	66 23       	and	r22, r22
 1bc:	51 f0       	breq	.+20     	; 0x1d2 <pwm_init+0x30>
 1be:	8f 9a       	sbi	0x11, 7	; 17
 1c0:	85 b5       	in	r24, 0x25	; 37
 1c2:	80 64       	ori	r24, 0x40	; 64
 1c4:	85 bd       	out	0x25, r24	; 37
 1c6:	85 b5       	in	r24, 0x25	; 37
 1c8:	88 60       	ori	r24, 0x08	; 8
 1ca:	85 bd       	out	0x25, r24	; 37
 1cc:	85 b5       	in	r24, 0x25	; 37
 1ce:	87 60       	ori	r24, 0x07	; 7
 1d0:	85 bd       	out	0x25, r24	; 37
 1d2:	08 95       	ret

000001d4 <pwm_set_a>:
 1d4:	81 11       	cpse	r24, r1
 1d6:	05 c0       	rjmp	.+10     	; 0x1e2 <pwm_set_a+0xe>
 1d8:	c3 98       	cbi	0x18, 3	; 24
 1da:	83 b7       	in	r24, 0x33	; 51
 1dc:	8f 7d       	andi	r24, 0xDF	; 223
 1de:	83 bf       	out	0x33, r24	; 51
 1e0:	08 95       	ret
 1e2:	9c b7       	in	r25, 0x3c	; 60
 1e4:	8c bf       	out	0x3c, r24	; 60
 1e6:	83 b7       	in	r24, 0x33	; 51
 1e8:	80 62       	ori	r24, 0x20	; 32
 1ea:	83 bf       	out	0x33, r24	; 51
 1ec:	08 95       	ret

000001ee <pwm_set_b>:
 1ee:	81 11       	cpse	r24, r1
 1f0:	05 c0       	rjmp	.+10     	; 0x1fc <pwm_set_b+0xe>
 1f2:	97 98       	cbi	0x12, 7	; 18
 1f4:	85 b5       	in	r24, 0x25	; 37
 1f6:	8f 7d       	andi	r24, 0xDF	; 223
 1f8:	85 bd       	out	0x25, r24	; 37
 1fa:	08 95       	ret
 1fc:	93 b5       	in	r25, 0x23	; 35
 1fe:	83 bd       	out	0x23, r24	; 35
 200:	85 b5       	in	r24, 0x25	; 37
 202:	80 62       	ori	r24, 0x20	; 32
 204:	85 bd       	out	0x25, r24	; 37
 206:	08 95       	ret

00000208 <fifo_init>:
 208:	fc 01       	movw	r30, r24
 20a:	71 83       	std	Z+1, r23	; 0x01
 20c:	60 83       	st	Z, r22
 20e:	42 83       	std	Z+2, r20	; 0x02
 210:	13 82       	std	Z+3, r1	; 0x03
 212:	14 82       	std	Z+4, r1	; 0x04
 214:	81 e0       	ldi	r24, 0x01	; 1
 216:	85 83       	std	Z+5, r24	; 0x05
 218:	16 82       	std	Z+6, r1	; 0x06
 21a:	08 95       	ret

0000021c <fifo_push>:
 21c:	fc 01       	movw	r30, r24
 21e:	86 81       	ldd	r24, Z+6	; 0x06
 220:	81 11       	cpse	r24, r1
 222:	1a c0       	rjmp	.+52     	; 0x258 <fifo_push+0x3c>
 224:	83 81       	ldd	r24, Z+3	; 0x03
 226:	a0 81       	ld	r26, Z
 228:	b1 81       	ldd	r27, Z+1	; 0x01
 22a:	a8 0f       	add	r26, r24
 22c:	b1 1d       	adc	r27, r1
 22e:	6c 93       	st	X, r22
 230:	15 82       	std	Z+5, r1	; 0x05
 232:	43 81       	ldd	r20, Z+3	; 0x03
 234:	24 2f       	mov	r18, r20
 236:	30 e0       	ldi	r19, 0x00	; 0
 238:	82 81       	ldd	r24, Z+2	; 0x02
 23a:	90 e0       	ldi	r25, 0x00	; 0
 23c:	01 97       	sbiw	r24, 0x01	; 1
 23e:	28 17       	cp	r18, r24
 240:	39 07       	cpc	r19, r25
 242:	11 f4       	brne	.+4      	; 0x248 <fifo_push+0x2c>
 244:	13 82       	std	Z+3, r1	; 0x03
 246:	02 c0       	rjmp	.+4      	; 0x24c <fifo_push+0x30>
 248:	4f 5f       	subi	r20, 0xFF	; 255
 24a:	43 83       	std	Z+3, r20	; 0x03
 24c:	93 81       	ldd	r25, Z+3	; 0x03
 24e:	84 81       	ldd	r24, Z+4	; 0x04
 250:	98 13       	cpse	r25, r24
 252:	02 c0       	rjmp	.+4      	; 0x258 <fifo_push+0x3c>
 254:	81 e0       	ldi	r24, 0x01	; 1
 256:	86 83       	std	Z+6, r24	; 0x06
 258:	08 95       	ret

0000025a <fifo_pop>:
 25a:	fc 01       	movw	r30, r24
 25c:	85 81       	ldd	r24, Z+5	; 0x05
 25e:	81 11       	cpse	r24, r1
 260:	1b c0       	rjmp	.+54     	; 0x298 <fifo_pop+0x3e>
 262:	94 81       	ldd	r25, Z+4	; 0x04
 264:	29 2f       	mov	r18, r25
 266:	30 e0       	ldi	r19, 0x00	; 0
 268:	a0 81       	ld	r26, Z
 26a:	b1 81       	ldd	r27, Z+1	; 0x01
 26c:	a2 0f       	add	r26, r18
 26e:	b3 1f       	adc	r27, r19
 270:	8c 91       	ld	r24, X
 272:	16 82       	std	Z+6, r1	; 0x06
 274:	42 81       	ldd	r20, Z+2	; 0x02
 276:	50 e0       	ldi	r21, 0x00	; 0
 278:	41 50       	subi	r20, 0x01	; 1
 27a:	51 09       	sbc	r21, r1
 27c:	24 17       	cp	r18, r20
 27e:	35 07       	cpc	r19, r21
 280:	11 f4       	brne	.+4      	; 0x286 <fifo_pop+0x2c>
 282:	14 82       	std	Z+4, r1	; 0x04
 284:	02 c0       	rjmp	.+4      	; 0x28a <fifo_pop+0x30>
 286:	9f 5f       	subi	r25, 0xFF	; 255
 288:	94 83       	std	Z+4, r25	; 0x04
 28a:	24 81       	ldd	r18, Z+4	; 0x04
 28c:	93 81       	ldd	r25, Z+3	; 0x03
 28e:	29 13       	cpse	r18, r25
 290:	04 c0       	rjmp	.+8      	; 0x29a <fifo_pop+0x40>
 292:	91 e0       	ldi	r25, 0x01	; 1
 294:	95 83       	std	Z+5, r25	; 0x05
 296:	08 95       	ret
 298:	80 e0       	ldi	r24, 0x00	; 0
 29a:	08 95       	ret

0000029c <fifo_clean>:
 29c:	fc 01       	movw	r30, r24
 29e:	84 81       	ldd	r24, Z+4	; 0x04
 2a0:	83 83       	std	Z+3, r24	; 0x03
 2a2:	16 82       	std	Z+6, r1	; 0x06
 2a4:	81 e0       	ldi	r24, 0x01	; 1
 2a6:	85 83       	std	Z+5, r24	; 0x05
 2a8:	08 95       	ret

000002aa <fifo_is_empty>:
 2aa:	fc 01       	movw	r30, r24
 2ac:	85 81       	ldd	r24, Z+5	; 0x05
 2ae:	08 95       	ret

000002b0 <fifo_is_full>:
 2b0:	fc 01       	movw	r30, r24
 2b2:	86 81       	ldd	r24, Z+6	; 0x06
 2b4:	08 95       	ret

000002b6 <clock_data>:
 2b6:	85 bb       	out	0x15, r24	; 21
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 2b8:	85 e8       	ldi	r24, 0x85	; 133
 2ba:	8a 95       	dec	r24
 2bc:	f1 f7       	brne	.-4      	; 0x2ba <clock_data+0x4>
 2be:	00 00       	nop
 2c0:	df 98       	cbi	0x1b, 7	; 27
 2c2:	85 e8       	ldi	r24, 0x85	; 133
 2c4:	8a 95       	dec	r24
 2c6:	f1 f7       	brne	.-4      	; 0x2c4 <clock_data+0xe>
 2c8:	00 00       	nop
 2ca:	df 9a       	sbi	0x1b, 7	; 27
 2cc:	08 95       	ret

000002ce <hd44780_clear_display>:
 2ce:	dd 98       	cbi	0x1b, 5	; 27
 2d0:	81 e0       	ldi	r24, 0x01	; 1
 2d2:	0e 94 5b 01 	call	0x2b6	; 0x2b6 <clock_data>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 2d6:	8f e9       	ldi	r24, 0x9F	; 159
 2d8:	9f e0       	ldi	r25, 0x0F	; 15
 2da:	01 97       	sbiw	r24, 0x01	; 1
 2dc:	f1 f7       	brne	.-4      	; 0x2da <hd44780_clear_display+0xc>
 2de:	00 c0       	rjmp	.+0      	; 0x2e0 <hd44780_clear_display+0x12>
 2e0:	00 00       	nop
 2e2:	dd 9a       	sbi	0x1b, 5	; 27
 2e4:	08 95       	ret

000002e6 <hd44780_set_entry_mode>:
 2e6:	81 30       	cpi	r24, 0x01	; 1
 2e8:	11 f4       	brne	.+4      	; 0x2ee <hd44780_set_entry_mode+0x8>
 2ea:	82 e0       	ldi	r24, 0x02	; 2
 2ec:	01 c0       	rjmp	.+2      	; 0x2f0 <hd44780_set_entry_mode+0xa>
 2ee:	80 e0       	ldi	r24, 0x00	; 0
 2f0:	dd 98       	cbi	0x1b, 5	; 27
 2f2:	84 60       	ori	r24, 0x04	; 4
 2f4:	0e 94 5b 01 	call	0x2b6	; 0x2b6 <clock_data>
 2f8:	dd 9a       	sbi	0x1b, 5	; 27
 2fa:	08 95       	ret

000002fc <hd44780_set_display_control>:
 2fc:	81 30       	cpi	r24, 0x01	; 1
 2fe:	11 f0       	breq	.+4      	; 0x304 <hd44780_set_display_control+0x8>
 300:	80 e0       	ldi	r24, 0x00	; 0
 302:	01 c0       	rjmp	.+2      	; 0x306 <hd44780_set_display_control+0xa>
 304:	84 e0       	ldi	r24, 0x04	; 4
 306:	61 30       	cpi	r22, 0x01	; 1
 308:	09 f4       	brne	.+2      	; 0x30c <hd44780_set_display_control+0x10>
 30a:	82 60       	ori	r24, 0x02	; 2
 30c:	41 30       	cpi	r20, 0x01	; 1
 30e:	09 f4       	brne	.+2      	; 0x312 <hd44780_set_display_control+0x16>
 310:	81 60       	ori	r24, 0x01	; 1
 312:	dd 98       	cbi	0x1b, 5	; 27
 314:	88 60       	ori	r24, 0x08	; 8
 316:	0e 94 5b 01 	call	0x2b6	; 0x2b6 <clock_data>
 31a:	dd 9a       	sbi	0x1b, 5	; 27
 31c:	08 95       	ret

0000031e <hd44780_init>:
 31e:	cf 93       	push	r28
 320:	df 93       	push	r29
 322:	c6 2f       	mov	r28, r22
 324:	d4 2f       	mov	r29, r20
 326:	98 e3       	ldi	r25, 0x38	; 56
 328:	95 bb       	out	0x15, r25	; 21
 32a:	dd 98       	cbi	0x1b, 5	; 27
 32c:	de 98       	cbi	0x1b, 6	; 27
 32e:	9f ef       	ldi	r25, 0xFF	; 255
 330:	94 bb       	out	0x14, r25	; 20
 332:	9a b3       	in	r25, 0x1a	; 26
 334:	90 6e       	ori	r25, 0xE0	; 224
 336:	9a bb       	out	0x1a, r25	; 26
 338:	ef e1       	ldi	r30, 0x1F	; 31
 33a:	fe e4       	ldi	r31, 0x4E	; 78
 33c:	31 97       	sbiw	r30, 0x01	; 1
 33e:	f1 f7       	brne	.-4      	; 0x33c <hd44780_init+0x1e>
 340:	00 c0       	rjmp	.+0      	; 0x342 <hd44780_init+0x24>
 342:	00 00       	nop
 344:	df 98       	cbi	0x1b, 7	; 27
 346:	ef e0       	ldi	r30, 0x0F	; 15
 348:	f7 e2       	ldi	r31, 0x27	; 39
 34a:	31 97       	sbiw	r30, 0x01	; 1
 34c:	f1 f7       	brne	.-4      	; 0x34a <hd44780_init+0x2c>
 34e:	00 c0       	rjmp	.+0      	; 0x350 <hd44780_init+0x32>
 350:	00 00       	nop
 352:	df 9a       	sbi	0x1b, 7	; 27
 354:	ef e0       	ldi	r30, 0x0F	; 15
 356:	f7 e2       	ldi	r31, 0x27	; 39
 358:	31 97       	sbiw	r30, 0x01	; 1
 35a:	f1 f7       	brne	.-4      	; 0x358 <hd44780_init+0x3a>
 35c:	00 c0       	rjmp	.+0      	; 0x35e <hd44780_init+0x40>
 35e:	00 00       	nop
 360:	df 98       	cbi	0x1b, 7	; 27
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 362:	e7 ec       	ldi	r30, 0xC7	; 199
 364:	f0 e0       	ldi	r31, 0x00	; 0
 366:	31 97       	sbiw	r30, 0x01	; 1
 368:	f1 f7       	brne	.-4      	; 0x366 <hd44780_init+0x48>
 36a:	00 c0       	rjmp	.+0      	; 0x36c <hd44780_init+0x4e>
 36c:	00 00       	nop
 36e:	df 9a       	sbi	0x1b, 7	; 27
 370:	e7 ec       	ldi	r30, 0xC7	; 199
 372:	f0 e0       	ldi	r31, 0x00	; 0
 374:	31 97       	sbiw	r30, 0x01	; 1
 376:	f1 f7       	brne	.-4      	; 0x374 <hd44780_init+0x56>
 378:	00 c0       	rjmp	.+0      	; 0x37a <hd44780_init+0x5c>
 37a:	00 00       	nop
 37c:	df 98       	cbi	0x1b, 7	; 27
 37e:	ef ef       	ldi	r30, 0xFF	; 255
 380:	f5 e0       	ldi	r31, 0x05	; 5
 382:	31 97       	sbiw	r30, 0x01	; 1
 384:	f1 f7       	brne	.-4      	; 0x382 <hd44780_init+0x64>
 386:	00 c0       	rjmp	.+0      	; 0x388 <hd44780_init+0x6a>
 388:	00 00       	nop
 38a:	df 9a       	sbi	0x1b, 7	; 27
 38c:	0e 94 73 01 	call	0x2e6	; 0x2e6 <hd44780_set_entry_mode>
 390:	4d 2f       	mov	r20, r29
 392:	6c 2f       	mov	r22, r28
 394:	81 e0       	ldi	r24, 0x01	; 1
 396:	0e 94 7e 01 	call	0x2fc	; 0x2fc <hd44780_set_display_control>
 39a:	0e 94 67 01 	call	0x2ce	; 0x2ce <hd44780_clear_display>
 39e:	df 91       	pop	r29
 3a0:	cf 91       	pop	r28
 3a2:	08 95       	ret

000003a4 <hd44780_set_cursor_position>:
 3a4:	61 30       	cpi	r22, 0x01	; 1
 3a6:	11 f0       	breq	.+4      	; 0x3ac <hd44780_set_cursor_position+0x8>
 3a8:	90 e0       	ldi	r25, 0x00	; 0
 3aa:	01 c0       	rjmp	.+2      	; 0x3ae <hd44780_set_cursor_position+0xa>
 3ac:	90 e4       	ldi	r25, 0x40	; 64
 3ae:	dd 98       	cbi	0x1b, 5	; 27
 3b0:	89 0f       	add	r24, r25
 3b2:	80 68       	ori	r24, 0x80	; 128
 3b4:	0e 94 5b 01 	call	0x2b6	; 0x2b6 <clock_data>
 3b8:	dd 9a       	sbi	0x1b, 5	; 27
 3ba:	08 95       	ret

000003bc <hd44780_write_char>:
 3bc:	dd 9a       	sbi	0x1b, 5	; 27
 3be:	80 32       	cpi	r24, 0x20	; 32
 3c0:	18 f0       	brcs	.+6      	; 0x3c8 <hd44780_write_char+0xc>
 3c2:	0e 94 5b 01 	call	0x2b6	; 0x2b6 <clock_data>
 3c6:	08 95       	ret
 3c8:	90 e0       	ldi	r25, 0x00	; 0
 3ca:	fc 01       	movw	r30, r24
 3cc:	e0 5c       	subi	r30, 0xC0	; 192
 3ce:	f1 09       	sbc	r31, r1
 3d0:	ed 33       	cpi	r30, 0x3D	; 61
 3d2:	f1 05       	cpc	r31, r1
 3d4:	d0 f4       	brcc	.+52     	; 0x40a <hd44780_write_char+0x4e>
 3d6:	e6 5d       	subi	r30, 0xD6	; 214
 3d8:	ff 4f       	sbci	r31, 0xFF	; 255
 3da:	0c 94 de 06 	jmp	0xdbc	; 0xdbc <__tablejump2__>
 3de:	81 e4       	ldi	r24, 0x41	; 65
 3e0:	17 c0       	rjmp	.+46     	; 0x410 <hd44780_write_char+0x54>
 3e2:	85 e4       	ldi	r24, 0x45	; 69
 3e4:	15 c0       	rjmp	.+42     	; 0x410 <hd44780_write_char+0x54>
 3e6:	89 e4       	ldi	r24, 0x49	; 73
 3e8:	13 c0       	rjmp	.+38     	; 0x410 <hd44780_write_char+0x54>
 3ea:	8f e4       	ldi	r24, 0x4F	; 79
 3ec:	11 c0       	rjmp	.+34     	; 0x410 <hd44780_write_char+0x54>
 3ee:	85 e5       	ldi	r24, 0x55	; 85
 3f0:	0f c0       	rjmp	.+30     	; 0x410 <hd44780_write_char+0x54>
 3f2:	81 e6       	ldi	r24, 0x61	; 97
 3f4:	0d c0       	rjmp	.+26     	; 0x410 <hd44780_write_char+0x54>
 3f6:	83 e6       	ldi	r24, 0x63	; 99
 3f8:	0b c0       	rjmp	.+22     	; 0x410 <hd44780_write_char+0x54>
 3fa:	85 e6       	ldi	r24, 0x65	; 101
 3fc:	09 c0       	rjmp	.+18     	; 0x410 <hd44780_write_char+0x54>
 3fe:	89 e6       	ldi	r24, 0x69	; 105
 400:	07 c0       	rjmp	.+14     	; 0x410 <hd44780_write_char+0x54>
 402:	8f e6       	ldi	r24, 0x6F	; 111
 404:	05 c0       	rjmp	.+10     	; 0x410 <hd44780_write_char+0x54>
 406:	85 e7       	ldi	r24, 0x75	; 117
 408:	03 c0       	rjmp	.+6      	; 0x410 <hd44780_write_char+0x54>
 40a:	85 ea       	ldi	r24, 0xA5	; 165
 40c:	01 c0       	rjmp	.+2      	; 0x410 <hd44780_write_char+0x54>
 40e:	83 e4       	ldi	r24, 0x43	; 67
 410:	0e 94 5b 01 	call	0x2b6	; 0x2b6 <clock_data>
 414:	08 95       	ret

00000416 <lcd_init>:
 416:	40 e0       	ldi	r20, 0x00	; 0
 418:	61 e0       	ldi	r22, 0x01	; 1
 41a:	81 e0       	ldi	r24, 0x01	; 1
 41c:	0e 94 8f 01 	call	0x31e	; 0x31e <hd44780_init>
 420:	10 92 e8 00 	sts	0x00E8, r1
 424:	10 92 e9 00 	sts	0x00E9, r1
 428:	08 95       	ret

0000042a <lcd_clear_display>:
 42a:	0e 94 67 01 	call	0x2ce	; 0x2ce <hd44780_clear_display>
 42e:	10 92 e8 00 	sts	0x00E8, r1
 432:	08 95       	ret

00000434 <lcd_set_cursor_position>:
 434:	cf 93       	push	r28
 436:	df 93       	push	r29
 438:	c8 2f       	mov	r28, r24
 43a:	d6 2f       	mov	r29, r22
 43c:	80 31       	cpi	r24, 0x10	; 16
 43e:	50 f4       	brcc	.+20     	; 0x454 <lcd_set_cursor_position+0x20>
 440:	62 30       	cpi	r22, 0x02	; 2
 442:	40 f4       	brcc	.+16     	; 0x454 <lcd_set_cursor_position+0x20>
 444:	0e 94 d2 01 	call	0x3a4	; 0x3a4 <hd44780_set_cursor_position>
 448:	80 e1       	ldi	r24, 0x10	; 16
 44a:	d8 9f       	mul	r29, r24
 44c:	c0 0d       	add	r28, r0
 44e:	11 24       	eor	r1, r1
 450:	c0 93 e8 00 	sts	0x00E8, r28
 454:	df 91       	pop	r29
 456:	cf 91       	pop	r28
 458:	08 95       	ret

0000045a <index_to_col>:
 45a:	8f 70       	andi	r24, 0x0F	; 15
 45c:	08 95       	ret

0000045e <index_to_row>:
 45e:	82 95       	swap	r24
 460:	8f 70       	andi	r24, 0x0F	; 15
 462:	08 95       	ret

00000464 <shift_local_index>:
 464:	1f 93       	push	r17
 466:	cf 93       	push	r28
 468:	df 93       	push	r29
 46a:	18 2f       	mov	r17, r24
 46c:	c0 91 e8 00 	lds	r28, 0x00E8
 470:	8c 2f       	mov	r24, r28
 472:	0e 94 2f 02 	call	0x45e	; 0x45e <index_to_row>
 476:	d8 2f       	mov	r29, r24
 478:	11 30       	cpi	r17, 0x01	; 1
 47a:	49 f4       	brne	.+18     	; 0x48e <shift_local_index+0x2a>
 47c:	cf 31       	cpi	r28, 0x1F	; 31
 47e:	18 f0       	brcs	.+6      	; 0x486 <shift_local_index+0x22>
 480:	10 92 e8 00 	sts	0x00E8, r1
 484:	0d c0       	rjmp	.+26     	; 0x4a0 <shift_local_index+0x3c>
 486:	cf 5f       	subi	r28, 0xFF	; 255
 488:	c0 93 e8 00 	sts	0x00E8, r28
 48c:	09 c0       	rjmp	.+18     	; 0x4a0 <shift_local_index+0x3c>
 48e:	c1 11       	cpse	r28, r1
 490:	04 c0       	rjmp	.+8      	; 0x49a <shift_local_index+0x36>
 492:	8f e1       	ldi	r24, 0x1F	; 31
 494:	80 93 e8 00 	sts	0x00E8, r24
 498:	03 c0       	rjmp	.+6      	; 0x4a0 <shift_local_index+0x3c>
 49a:	c1 50       	subi	r28, 0x01	; 1
 49c:	c0 93 e8 00 	sts	0x00E8, r28
 4a0:	80 91 e8 00 	lds	r24, 0x00E8
 4a4:	0e 94 2f 02 	call	0x45e	; 0x45e <index_to_row>
 4a8:	91 e0       	ldi	r25, 0x01	; 1
 4aa:	8d 13       	cpse	r24, r29
 4ac:	01 c0       	rjmp	.+2      	; 0x4b0 <shift_local_index+0x4c>
 4ae:	90 e0       	ldi	r25, 0x00	; 0
 4b0:	89 2f       	mov	r24, r25
 4b2:	df 91       	pop	r29
 4b4:	cf 91       	pop	r28
 4b6:	1f 91       	pop	r17
 4b8:	08 95       	ret

000004ba <lcd_shift_cursor>:
 4ba:	cf 93       	push	r28
 4bc:	df 93       	push	r29
 4be:	83 30       	cpi	r24, 0x03	; 3
 4c0:	49 f1       	breq	.+82     	; 0x514 <lcd_shift_cursor+0x5a>
 4c2:	20 f4       	brcc	.+8      	; 0x4cc <lcd_shift_cursor+0x12>
 4c4:	81 30       	cpi	r24, 0x01	; 1
 4c6:	81 f0       	breq	.+32     	; 0x4e8 <lcd_shift_cursor+0x2e>
 4c8:	98 f4       	brcc	.+38     	; 0x4f0 <lcd_shift_cursor+0x36>
 4ca:	0a c0       	rjmp	.+20     	; 0x4e0 <lcd_shift_cursor+0x26>
 4cc:	85 30       	cpi	r24, 0x05	; 5
 4ce:	f1 f1       	breq	.+124    	; 0x54c <lcd_shift_cursor+0x92>
 4d0:	98 f1       	brcs	.+102    	; 0x538 <lcd_shift_cursor+0x7e>
 4d2:	86 30       	cpi	r24, 0x06	; 6
 4d4:	09 f4       	brne	.+2      	; 0x4d8 <lcd_shift_cursor+0x1e>
 4d6:	43 c0       	rjmp	.+134    	; 0x55e <lcd_shift_cursor+0xa4>
 4d8:	87 30       	cpi	r24, 0x07	; 7
 4da:	09 f0       	breq	.+2      	; 0x4de <lcd_shift_cursor+0x24>
 4dc:	4b c0       	rjmp	.+150    	; 0x574 <lcd_shift_cursor+0xba>
 4de:	45 c0       	rjmp	.+138    	; 0x56a <lcd_shift_cursor+0xb0>
 4e0:	81 e0       	ldi	r24, 0x01	; 1
 4e2:	0e 94 32 02 	call	0x464	; 0x464 <shift_local_index>
 4e6:	46 c0       	rjmp	.+140    	; 0x574 <lcd_shift_cursor+0xba>
 4e8:	80 e0       	ldi	r24, 0x00	; 0
 4ea:	0e 94 32 02 	call	0x464	; 0x464 <shift_local_index>
 4ee:	42 c0       	rjmp	.+132    	; 0x574 <lcd_shift_cursor+0xba>
 4f0:	c0 91 e8 00 	lds	r28, 0x00E8
 4f4:	8c 2f       	mov	r24, r28
 4f6:	0e 94 2f 02 	call	0x45e	; 0x45e <index_to_row>
 4fa:	81 11       	cpse	r24, r1
 4fc:	07 c0       	rjmp	.+14     	; 0x50c <lcd_shift_cursor+0x52>
 4fe:	c0 5f       	subi	r28, 0xF0	; 240
 500:	c0 93 e8 00 	sts	0x00E8, r28
 504:	81 e0       	ldi	r24, 0x01	; 1
 506:	80 93 e9 00 	sts	0x00E9, r24
 50a:	34 c0       	rjmp	.+104    	; 0x574 <lcd_shift_cursor+0xba>
 50c:	c0 51       	subi	r28, 0x10	; 16
 50e:	c0 93 e8 00 	sts	0x00E8, r28
 512:	30 c0       	rjmp	.+96     	; 0x574 <lcd_shift_cursor+0xba>
 514:	c0 91 e8 00 	lds	r28, 0x00E8
 518:	8c 2f       	mov	r24, r28
 51a:	0e 94 2f 02 	call	0x45e	; 0x45e <index_to_row>
 51e:	88 23       	and	r24, r24
 520:	39 f0       	breq	.+14     	; 0x530 <lcd_shift_cursor+0x76>
 522:	cf 70       	andi	r28, 0x0F	; 15
 524:	c0 93 e8 00 	sts	0x00E8, r28
 528:	81 e0       	ldi	r24, 0x01	; 1
 52a:	80 93 e9 00 	sts	0x00E9, r24
 52e:	22 c0       	rjmp	.+68     	; 0x574 <lcd_shift_cursor+0xba>
 530:	c0 5f       	subi	r28, 0xF0	; 240
 532:	c0 93 e8 00 	sts	0x00E8, r28
 536:	1e c0       	rjmp	.+60     	; 0x574 <lcd_shift_cursor+0xba>
 538:	80 91 e8 00 	lds	r24, 0x00E8
 53c:	0e 94 2f 02 	call	0x45e	; 0x45e <index_to_row>
 540:	82 95       	swap	r24
 542:	80 7f       	andi	r24, 0xF0	; 240
 544:	81 5f       	subi	r24, 0xF1	; 241
 546:	80 93 e8 00 	sts	0x00E8, r24
 54a:	14 c0       	rjmp	.+40     	; 0x574 <lcd_shift_cursor+0xba>
 54c:	80 91 e8 00 	lds	r24, 0x00E8
 550:	0e 94 2f 02 	call	0x45e	; 0x45e <index_to_row>
 554:	82 95       	swap	r24
 556:	80 7f       	andi	r24, 0xF0	; 240
 558:	80 93 e8 00 	sts	0x00E8, r24
 55c:	0b c0       	rjmp	.+22     	; 0x574 <lcd_shift_cursor+0xba>
 55e:	80 91 e8 00 	lds	r24, 0x00E8
 562:	8f 70       	andi	r24, 0x0F	; 15
 564:	80 93 e8 00 	sts	0x00E8, r24
 568:	05 c0       	rjmp	.+10     	; 0x574 <lcd_shift_cursor+0xba>
 56a:	80 91 e8 00 	lds	r24, 0x00E8
 56e:	80 5f       	subi	r24, 0xF0	; 240
 570:	80 93 e8 00 	sts	0x00E8, r24
 574:	c0 91 e8 00 	lds	r28, 0x00E8
 578:	8c 2f       	mov	r24, r28
 57a:	0e 94 2f 02 	call	0x45e	; 0x45e <index_to_row>
 57e:	d8 2f       	mov	r29, r24
 580:	8c 2f       	mov	r24, r28
 582:	0e 94 2d 02 	call	0x45a	; 0x45a <index_to_col>
 586:	6d 2f       	mov	r22, r29
 588:	0e 94 d2 01 	call	0x3a4	; 0x3a4 <hd44780_set_cursor_position>
 58c:	df 91       	pop	r29
 58e:	cf 91       	pop	r28
 590:	08 95       	ret

00000592 <lcd_write_char>:
 592:	cf 93       	push	r28
 594:	df 93       	push	r29
 596:	c8 2f       	mov	r28, r24
 598:	80 32       	cpi	r24, 0x20	; 32
 59a:	68 f4       	brcc	.+26     	; 0x5b6 <lcd_write_char+0x24>
 59c:	8a 30       	cpi	r24, 0x0A	; 10
 59e:	19 f0       	breq	.+6      	; 0x5a6 <lcd_write_char+0x14>
 5a0:	8d 30       	cpi	r24, 0x0D	; 13
 5a2:	29 f5       	brne	.+74     	; 0x5ee <lcd_write_char+0x5c>
 5a4:	04 c0       	rjmp	.+8      	; 0x5ae <lcd_write_char+0x1c>
 5a6:	83 e0       	ldi	r24, 0x03	; 3
 5a8:	0e 94 5d 02 	call	0x4ba	; 0x4ba <lcd_shift_cursor>
 5ac:	20 c0       	rjmp	.+64     	; 0x5ee <lcd_write_char+0x5c>
 5ae:	85 e0       	ldi	r24, 0x05	; 5
 5b0:	0e 94 5d 02 	call	0x4ba	; 0x4ba <lcd_shift_cursor>
 5b4:	1c c0       	rjmp	.+56     	; 0x5ee <lcd_write_char+0x5c>
 5b6:	80 91 e9 00 	lds	r24, 0x00E9
 5ba:	81 30       	cpi	r24, 0x01	; 1
 5bc:	21 f4       	brne	.+8      	; 0x5c6 <lcd_write_char+0x34>
 5be:	0e 94 67 01 	call	0x2ce	; 0x2ce <hd44780_clear_display>
 5c2:	10 92 e9 00 	sts	0x00E9, r1
 5c6:	8c 2f       	mov	r24, r28
 5c8:	0e 94 de 01 	call	0x3bc	; 0x3bc <hd44780_write_char>
 5cc:	81 e0       	ldi	r24, 0x01	; 1
 5ce:	0e 94 32 02 	call	0x464	; 0x464 <shift_local_index>
 5d2:	81 30       	cpi	r24, 0x01	; 1
 5d4:	61 f4       	brne	.+24     	; 0x5ee <lcd_write_char+0x5c>
 5d6:	c0 91 e8 00 	lds	r28, 0x00E8
 5da:	8c 2f       	mov	r24, r28
 5dc:	0e 94 2f 02 	call	0x45e	; 0x45e <index_to_row>
 5e0:	d8 2f       	mov	r29, r24
 5e2:	8c 2f       	mov	r24, r28
 5e4:	0e 94 2d 02 	call	0x45a	; 0x45a <index_to_col>
 5e8:	6d 2f       	mov	r22, r29
 5ea:	0e 94 d2 01 	call	0x3a4	; 0x3a4 <hd44780_set_cursor_position>
 5ee:	df 91       	pop	r29
 5f0:	cf 91       	pop	r28
 5f2:	08 95       	ret

000005f4 <lcd_write_string>:
 5f4:	1f 93       	push	r17
 5f6:	cf 93       	push	r28
 5f8:	df 93       	push	r29
 5fa:	ec 01       	movw	r28, r24
 5fc:	88 81       	ld	r24, Y
 5fe:	88 23       	and	r24, r24
 600:	51 f0       	breq	.+20     	; 0x616 <lcd_write_string+0x22>
 602:	10 e0       	ldi	r17, 0x00	; 0
 604:	0e 94 c9 02 	call	0x592	; 0x592 <lcd_write_char>
 608:	1f 5f       	subi	r17, 0xFF	; 255
 60a:	fe 01       	movw	r30, r28
 60c:	e1 0f       	add	r30, r17
 60e:	f1 1d       	adc	r31, r1
 610:	80 81       	ld	r24, Z
 612:	81 11       	cpse	r24, r1
 614:	f7 cf       	rjmp	.-18     	; 0x604 <lcd_write_string+0x10>
 616:	df 91       	pop	r29
 618:	cf 91       	pop	r28
 61a:	1f 91       	pop	r17
 61c:	08 95       	ret

0000061e <enable_UDRE_interupt>:
 61e:	55 9a       	sbi	0x0a, 5	; 10
 620:	08 95       	ret

00000622 <disable_UDRE_interupt>:
 622:	55 98       	cbi	0x0a, 5	; 10
 624:	08 95       	ret

00000626 <__vector_14>:
 626:	1f 92       	push	r1
 628:	0f 92       	push	r0
 62a:	0f b6       	in	r0, 0x3f	; 63
 62c:	0f 92       	push	r0
 62e:	11 24       	eor	r1, r1
 630:	2f 93       	push	r18
 632:	3f 93       	push	r19
 634:	4f 93       	push	r20
 636:	5f 93       	push	r21
 638:	6f 93       	push	r22
 63a:	7f 93       	push	r23
 63c:	8f 93       	push	r24
 63e:	9f 93       	push	r25
 640:	af 93       	push	r26
 642:	bf 93       	push	r27
 644:	ef 93       	push	r30
 646:	ff 93       	push	r31
 648:	8a e6       	ldi	r24, 0x6A	; 106
 64a:	91 e0       	ldi	r25, 0x01	; 1
 64c:	0e 94 2d 01 	call	0x25a	; 0x25a <fifo_pop>
 650:	8c b9       	out	0x0c, r24	; 12
 652:	8a e6       	ldi	r24, 0x6A	; 106
 654:	91 e0       	ldi	r25, 0x01	; 1
 656:	0e 94 55 01 	call	0x2aa	; 0x2aa <fifo_is_empty>
 65a:	81 30       	cpi	r24, 0x01	; 1
 65c:	11 f4       	brne	.+4      	; 0x662 <__vector_14+0x3c>
 65e:	0e 94 11 03 	call	0x622	; 0x622 <disable_UDRE_interupt>
 662:	ff 91       	pop	r31
 664:	ef 91       	pop	r30
 666:	bf 91       	pop	r27
 668:	af 91       	pop	r26
 66a:	9f 91       	pop	r25
 66c:	8f 91       	pop	r24
 66e:	7f 91       	pop	r23
 670:	6f 91       	pop	r22
 672:	5f 91       	pop	r21
 674:	4f 91       	pop	r20
 676:	3f 91       	pop	r19
 678:	2f 91       	pop	r18
 67a:	0f 90       	pop	r0
 67c:	0f be       	out	0x3f, r0	; 63
 67e:	0f 90       	pop	r0
 680:	1f 90       	pop	r1
 682:	18 95       	reti

00000684 <__vector_13>:
 684:	1f 92       	push	r1
 686:	0f 92       	push	r0
 688:	0f b6       	in	r0, 0x3f	; 63
 68a:	0f 92       	push	r0
 68c:	11 24       	eor	r1, r1
 68e:	2f 93       	push	r18
 690:	3f 93       	push	r19
 692:	4f 93       	push	r20
 694:	5f 93       	push	r21
 696:	6f 93       	push	r22
 698:	7f 93       	push	r23
 69a:	8f 93       	push	r24
 69c:	9f 93       	push	r25
 69e:	af 93       	push	r26
 6a0:	bf 93       	push	r27
 6a2:	ef 93       	push	r30
 6a4:	ff 93       	push	r31
 6a6:	6c b1       	in	r22, 0x0c	; 12
 6a8:	81 e7       	ldi	r24, 0x71	; 113
 6aa:	91 e0       	ldi	r25, 0x01	; 1
 6ac:	0e 94 0e 01 	call	0x21c	; 0x21c <fifo_push>
 6b0:	ff 91       	pop	r31
 6b2:	ef 91       	pop	r30
 6b4:	bf 91       	pop	r27
 6b6:	af 91       	pop	r26
 6b8:	9f 91       	pop	r25
 6ba:	8f 91       	pop	r24
 6bc:	7f 91       	pop	r23
 6be:	6f 91       	pop	r22
 6c0:	5f 91       	pop	r21
 6c2:	4f 91       	pop	r20
 6c4:	3f 91       	pop	r19
 6c6:	2f 91       	pop	r18
 6c8:	0f 90       	pop	r0
 6ca:	0f be       	out	0x3f, r0	; 63
 6cc:	0f 90       	pop	r0
 6ce:	1f 90       	pop	r1
 6d0:	18 95       	reti

000006d2 <uart_set_baudrate>:
 6d2:	e8 2f       	mov	r30, r24
 6d4:	f0 e0       	ldi	r31, 0x00	; 0
 6d6:	ee 0f       	add	r30, r30
 6d8:	ff 1f       	adc	r31, r31
 6da:	e9 56       	subi	r30, 0x69	; 105
 6dc:	ff 4f       	sbci	r31, 0xFF	; 255
 6de:	80 81       	ld	r24, Z
 6e0:	89 b9       	out	0x09, r24	; 9
 6e2:	81 81       	ldd	r24, Z+1	; 0x01
 6e4:	80 bd       	out	0x20, r24	; 32
 6e6:	08 95       	ret

000006e8 <uart_init>:
 6e8:	86 e8       	ldi	r24, 0x86	; 134
 6ea:	80 bd       	out	0x20, r24	; 32
 6ec:	88 e9       	ldi	r24, 0x98	; 152
 6ee:	8a b9       	out	0x0a, r24	; 10
 6f0:	1b b8       	out	0x0b, r1	; 11
 6f2:	40 e4       	ldi	r20, 0x40	; 64
 6f4:	6a e2       	ldi	r22, 0x2A	; 42
 6f6:	71 e0       	ldi	r23, 0x01	; 1
 6f8:	81 e7       	ldi	r24, 0x71	; 113
 6fa:	91 e0       	ldi	r25, 0x01	; 1
 6fc:	0e 94 04 01 	call	0x208	; 0x208 <fifo_init>
 700:	40 e4       	ldi	r20, 0x40	; 64
 702:	6a ee       	ldi	r22, 0xEA	; 234
 704:	70 e0       	ldi	r23, 0x00	; 0
 706:	8a e6       	ldi	r24, 0x6A	; 106
 708:	91 e0       	ldi	r25, 0x01	; 1
 70a:	0e 94 04 01 	call	0x208	; 0x208 <fifo_init>
 70e:	82 e0       	ldi	r24, 0x02	; 2
 710:	0e 94 69 03 	call	0x6d2	; 0x6d2 <uart_set_baudrate>
 714:	08 95       	ret

00000716 <uart_put_string>:
 716:	ff 92       	push	r15
 718:	0f 93       	push	r16
 71a:	1f 93       	push	r17
 71c:	cf 93       	push	r28
 71e:	df 93       	push	r29
 720:	8c 01       	movw	r16, r24
 722:	fc 01       	movw	r30, r24
 724:	80 81       	ld	r24, Z
 726:	88 23       	and	r24, r24
 728:	51 f1       	breq	.+84     	; 0x77e <uart_put_string+0x68>
 72a:	f1 2c       	mov	r15, r1
 72c:	8a e6       	ldi	r24, 0x6A	; 106
 72e:	91 e0       	ldi	r25, 0x01	; 1
 730:	0e 94 58 01 	call	0x2b0	; 0x2b0 <fifo_is_full>
 734:	81 30       	cpi	r24, 0x01	; 1
 736:	d1 f3       	breq	.-12     	; 0x72c <uart_put_string+0x16>
 738:	0e 94 11 03 	call	0x622	; 0x622 <disable_UDRE_interupt>
 73c:	e8 01       	movw	r28, r16
 73e:	cf 0d       	add	r28, r15
 740:	d1 1d       	adc	r29, r1
 742:	88 81       	ld	r24, Y
 744:	81 11       	cpse	r24, r1
 746:	0d c0       	rjmp	.+26     	; 0x762 <uart_put_string+0x4c>
 748:	12 c0       	rjmp	.+36     	; 0x76e <uart_put_string+0x58>
 74a:	68 81       	ld	r22, Y
 74c:	8a e6       	ldi	r24, 0x6A	; 106
 74e:	91 e0       	ldi	r25, 0x01	; 1
 750:	0e 94 0e 01 	call	0x21c	; 0x21c <fifo_push>
 754:	f3 94       	inc	r15
 756:	e8 01       	movw	r28, r16
 758:	cf 0d       	add	r28, r15
 75a:	d1 1d       	adc	r29, r1
 75c:	88 81       	ld	r24, Y
 75e:	88 23       	and	r24, r24
 760:	31 f0       	breq	.+12     	; 0x76e <uart_put_string+0x58>
 762:	8a e6       	ldi	r24, 0x6A	; 106
 764:	91 e0       	ldi	r25, 0x01	; 1
 766:	0e 94 58 01 	call	0x2b0	; 0x2b0 <fifo_is_full>
 76a:	88 23       	and	r24, r24
 76c:	71 f3       	breq	.-36     	; 0x74a <uart_put_string+0x34>
 76e:	0e 94 0f 03 	call	0x61e	; 0x61e <enable_UDRE_interupt>
 772:	f8 01       	movw	r30, r16
 774:	ef 0d       	add	r30, r15
 776:	f1 1d       	adc	r31, r1
 778:	80 81       	ld	r24, Z
 77a:	81 11       	cpse	r24, r1
 77c:	d7 cf       	rjmp	.-82     	; 0x72c <uart_put_string+0x16>
 77e:	df 91       	pop	r29
 780:	cf 91       	pop	r28
 782:	1f 91       	pop	r17
 784:	0f 91       	pop	r16
 786:	ff 90       	pop	r15
 788:	08 95       	ret

0000078a <uart_get_byte>:
 78a:	57 98       	cbi	0x0a, 7	; 10
 78c:	81 e7       	ldi	r24, 0x71	; 113
 78e:	91 e0       	ldi	r25, 0x01	; 1
 790:	0e 94 2d 01 	call	0x25a	; 0x25a <fifo_pop>
 794:	57 9a       	sbi	0x0a, 7	; 10
 796:	08 95       	ret

00000798 <uart_clean_rx_buffer>:
 798:	81 e7       	ldi	r24, 0x71	; 113
 79a:	91 e0       	ldi	r25, 0x01	; 1
 79c:	0e 94 4e 01 	call	0x29c	; 0x29c <fifo_clean>
 7a0:	08 95       	ret

000007a2 <uart_is_rx_buffer_empty>:
 7a2:	81 e7       	ldi	r24, 0x71	; 113
 7a4:	91 e0       	ldi	r25, 0x01	; 1
 7a6:	0e 94 55 01 	call	0x2aa	; 0x2aa <fifo_is_empty>
 7aa:	08 95       	ret

000007ac <string_length>:
 7ac:	dc 01       	movw	r26, r24
 7ae:	8c 91       	ld	r24, X
 7b0:	88 23       	and	r24, r24
 7b2:	49 f0       	breq	.+18     	; 0x7c6 <string_length+0x1a>
 7b4:	80 e0       	ldi	r24, 0x00	; 0
 7b6:	8f 5f       	subi	r24, 0xFF	; 255
 7b8:	fd 01       	movw	r30, r26
 7ba:	e8 0f       	add	r30, r24
 7bc:	f1 1d       	adc	r31, r1
 7be:	90 81       	ld	r25, Z
 7c0:	91 11       	cpse	r25, r1
 7c2:	f9 cf       	rjmp	.-14     	; 0x7b6 <string_length+0xa>
 7c4:	08 95       	ret
 7c6:	80 e0       	ldi	r24, 0x00	; 0
 7c8:	08 95       	ret

000007ca <char_to_uint>:
 7ca:	80 53       	subi	r24, 0x30	; 48
 7cc:	8a 30       	cpi	r24, 0x0A	; 10
 7ce:	08 f0       	brcs	.+2      	; 0x7d2 <char_to_uint+0x8>
 7d0:	80 e0       	ldi	r24, 0x00	; 0
 7d2:	08 95       	ret

000007d4 <string_to_uint>:
 7d4:	8f 92       	push	r8
 7d6:	9f 92       	push	r9
 7d8:	af 92       	push	r10
 7da:	bf 92       	push	r11
 7dc:	cf 92       	push	r12
 7de:	df 92       	push	r13
 7e0:	ef 92       	push	r14
 7e2:	ff 92       	push	r15
 7e4:	1f 93       	push	r17
 7e6:	cf 93       	push	r28
 7e8:	df 93       	push	r29
 7ea:	ec 01       	movw	r28, r24
 7ec:	0e 94 d6 03 	call	0x7ac	; 0x7ac <string_length>
 7f0:	18 2f       	mov	r17, r24
 7f2:	88 23       	and	r24, r24
 7f4:	71 f1       	breq	.+92     	; 0x852 <string_to_uint+0x7e>
 7f6:	81 2c       	mov	r8, r1
 7f8:	91 2c       	mov	r9, r1
 7fa:	54 01       	movw	r10, r8
 7fc:	c1 2c       	mov	r12, r1
 7fe:	d1 2c       	mov	r13, r1
 800:	76 01       	movw	r14, r12
 802:	c3 94       	inc	r12
 804:	fe 01       	movw	r30, r28
 806:	e1 0f       	add	r30, r17
 808:	f1 1d       	adc	r31, r1
 80a:	31 97       	sbiw	r30, 0x01	; 1
 80c:	80 81       	ld	r24, Z
 80e:	0e 94 e5 03 	call	0x7ca	; 0x7ca <char_to_uint>
 812:	a8 2f       	mov	r26, r24
 814:	b0 e0       	ldi	r27, 0x00	; 0
 816:	a7 01       	movw	r20, r14
 818:	96 01       	movw	r18, r12
 81a:	0e 94 f0 06 	call	0xde0	; 0xde0 <__muluhisi3>
 81e:	86 0e       	add	r8, r22
 820:	97 1e       	adc	r9, r23
 822:	a8 1e       	adc	r10, r24
 824:	b9 1e       	adc	r11, r25
 826:	11 50       	subi	r17, 0x01	; 1
 828:	cc 0c       	add	r12, r12
 82a:	dd 1c       	adc	r13, r13
 82c:	ee 1c       	adc	r14, r14
 82e:	ff 1c       	adc	r15, r15
 830:	d7 01       	movw	r26, r14
 832:	c6 01       	movw	r24, r12
 834:	88 0f       	add	r24, r24
 836:	99 1f       	adc	r25, r25
 838:	aa 1f       	adc	r26, r26
 83a:	bb 1f       	adc	r27, r27
 83c:	88 0f       	add	r24, r24
 83e:	99 1f       	adc	r25, r25
 840:	aa 1f       	adc	r26, r26
 842:	bb 1f       	adc	r27, r27
 844:	c8 0e       	add	r12, r24
 846:	d9 1e       	adc	r13, r25
 848:	ea 1e       	adc	r14, r26
 84a:	fb 1e       	adc	r15, r27
 84c:	11 11       	cpse	r17, r1
 84e:	da cf       	rjmp	.-76     	; 0x804 <string_to_uint+0x30>
 850:	03 c0       	rjmp	.+6      	; 0x858 <string_to_uint+0x84>
 852:	81 2c       	mov	r8, r1
 854:	91 2c       	mov	r9, r1
 856:	54 01       	movw	r10, r8
 858:	68 2d       	mov	r22, r8
 85a:	79 2d       	mov	r23, r9
 85c:	8a 2d       	mov	r24, r10
 85e:	9b 2d       	mov	r25, r11
 860:	df 91       	pop	r29
 862:	cf 91       	pop	r28
 864:	1f 91       	pop	r17
 866:	ff 90       	pop	r15
 868:	ef 90       	pop	r14
 86a:	df 90       	pop	r13
 86c:	cf 90       	pop	r12
 86e:	bf 90       	pop	r11
 870:	af 90       	pop	r10
 872:	9f 90       	pop	r9
 874:	8f 90       	pop	r8
 876:	08 95       	ret

00000878 <initializeAirboat>:

/************************************************************************/
/* Initialiser l'aéroglisseur                                           */
/************************************************************************/
void initializeAirboat(){
	uart_clean_rx_buffer();
 878:	0e 94 cc 03 	call	0x798	; 0x798 <uart_clean_rx_buffer>
	OSCCAL = OSCCAL + 6; // Calibration de la fréquence du uC de l'aéroglisseur
 87c:	81 b7       	in	r24, 0x31	; 49
 87e:	8a 5f       	subi	r24, 0xFA	; 250
 880:	81 bf       	out	0x31, r24	; 49
	DDRD = set_bit(DDRD, PD2); // pin 16 (PD2) = true (RST de l'ESP)
 882:	8a 9a       	sbi	0x11, 2	; 17
	PORTD = clear_bit(PORTD, PD2);
 884:	92 98       	cbi	0x12, 2	; 18
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 886:	2f ef       	ldi	r18, 0xFF	; 255
 888:	84 e3       	ldi	r24, 0x34	; 52
 88a:	9c e0       	ldi	r25, 0x0C	; 12
 88c:	21 50       	subi	r18, 0x01	; 1
 88e:	80 40       	sbci	r24, 0x00	; 0
 890:	90 40       	sbci	r25, 0x00	; 0
 892:	e1 f7       	brne	.-8      	; 0x88c <initializeAirboat+0x14>
 894:	00 c0       	rjmp	.+0      	; 0x896 <initializeAirboat+0x1e>
 896:	00 00       	nop
	_delay_ms(500);
	PORTD = set_bit(PORTD, PD2);
 898:	92 9a       	sbi	0x12, 2	; 18
 89a:	2f ef       	ldi	r18, 0xFF	; 255
 89c:	89 e6       	ldi	r24, 0x69	; 105
 89e:	98 e1       	ldi	r25, 0x18	; 24
 8a0:	21 50       	subi	r18, 0x01	; 1
 8a2:	80 40       	sbci	r24, 0x00	; 0
 8a4:	90 40       	sbci	r25, 0x00	; 0
 8a6:	e1 f7       	brne	.-8      	; 0x8a0 <initializeAirboat+0x28>
 8a8:	00 c0       	rjmp	.+0      	; 0x8aa <initializeAirboat+0x32>
 8aa:	00 00       	nop
	_delay_ms(1000);
	uart_put_string("AT+CIPMODE=1\r\n\0"); // Mode Passthrough
 8ac:	80 e6       	ldi	r24, 0x60	; 96
 8ae:	90 e0       	ldi	r25, 0x00	; 0
 8b0:	0e 94 8b 03 	call	0x716	; 0x716 <uart_put_string>
 8b4:	2f ef       	ldi	r18, 0xFF	; 255
 8b6:	88 e0       	ldi	r24, 0x08	; 8
 8b8:	9d e3       	ldi	r25, 0x3D	; 61
 8ba:	21 50       	subi	r18, 0x01	; 1
 8bc:	80 40       	sbci	r24, 0x00	; 0
 8be:	90 40       	sbci	r25, 0x00	; 0
 8c0:	e1 f7       	brne	.-8      	; 0x8ba <initializeAirboat+0x42>
 8c2:	00 c0       	rjmp	.+0      	; 0x8c4 <initializeAirboat+0x4c>
 8c4:	00 00       	nop
	_delay_ms(2500);
	uart_put_string("AT+CIPSTART=\"UDP\",\"0.0.0.0\",123,456\r\n\0"); // Établir la transmission UDP
 8c6:	80 e7       	ldi	r24, 0x70	; 112
 8c8:	90 e0       	ldi	r25, 0x00	; 0
 8ca:	0e 94 8b 03 	call	0x716	; 0x716 <uart_put_string>
	
	lcd_clear_display();
 8ce:	0e 94 15 02 	call	0x42a	; 0x42a <lcd_clear_display>
	lcd_write_string("Connected. :)");
 8d2:	89 ea       	ldi	r24, 0xA9	; 169
 8d4:	90 e0       	ldi	r25, 0x00	; 0
 8d6:	0e 94 fa 02 	call	0x5f4	; 0x5f4 <lcd_write_string>
 8da:	2f ef       	ldi	r18, 0xFF	; 255
 8dc:	84 e3       	ldi	r24, 0x34	; 52
 8de:	9c e0       	ldi	r25, 0x0C	; 12
 8e0:	21 50       	subi	r18, 0x01	; 1
 8e2:	80 40       	sbci	r24, 0x00	; 0
 8e4:	90 40       	sbci	r25, 0x00	; 0
 8e6:	e1 f7       	brne	.-8      	; 0x8e0 <initializeAirboat+0x68>
 8e8:	00 c0       	rjmp	.+0      	; 0x8ea <initializeAirboat+0x72>
 8ea:	00 00       	nop
	_delay_ms(500);
	lcd_clear_display();
 8ec:	0e 94 15 02 	call	0x42a	; 0x42a <lcd_clear_display>
	DDRB = set_bit(DDRB,PB0);
 8f0:	b8 9a       	sbi	0x17, 0	; 23
	DDRB = set_bit(DDRB,PB1);
 8f2:	b9 9a       	sbi	0x17, 1	; 23
	DDRB = set_bit(DDRB,PB2);
 8f4:	ba 9a       	sbi	0x17, 2	; 23
	DDRB = set_bit(DDRB,PB3);
 8f6:	bb 9a       	sbi	0x17, 3	; 23
	DDRB = set_bit(DDRB,PB4);
 8f8:	bc 9a       	sbi	0x17, 4	; 23
	aNbChar = 0;
 8fa:	10 92 7f 01 	sts	0x017F, r1
	aFlyMode = '0';
 8fe:	80 e3       	ldi	r24, 0x30	; 48
 900:	80 93 86 01 	sts	0x0186, r24
	aValeurHorizontale = 128;
 904:	80 e8       	ldi	r24, 0x80	; 128
 906:	80 93 79 01 	sts	0x0179, r24
	aValeurVerticale = 0;
 90a:	10 92 84 01 	sts	0x0184, r1
	aEtatReception = WAIT_OPEN_BRACKET;
 90e:	81 e0       	ldi	r24, 0x01	; 1
 910:	80 93 78 01 	sts	0x0178, r24
	PORTB = 0b00000001;
 914:	88 bb       	out	0x18, r24	; 24
 916:	08 95       	ret

00000918 <waitForOpenBrackets>:

/************************************************************************/
/* Attente d'un segment de données                                      */
/************************************************************************/
void waitForOpenBrackets(){
	if (aText == '[') {
 918:	80 91 85 01 	lds	r24, 0x0185
 91c:	8b 35       	cpi	r24, 0x5B	; 91
 91e:	39 f4       	brne	.+14     	; 0x92e <waitForOpenBrackets+0x16>
		PORTB = 0b00000011;
 920:	83 e0       	ldi	r24, 0x03	; 3
 922:	88 bb       	out	0x18, r24	; 24
		aEtatReception = READ_DATA;
 924:	82 e0       	ldi	r24, 0x02	; 2
 926:	80 93 78 01 	sts	0x0178, r24
		aNbChar = 0;
 92a:	10 92 7f 01 	sts	0x017F, r1
 92e:	08 95       	ret

00000930 <readData>:
/************************************************************************/
/* Lire les données envoyées par la télécommande                        */
/************************************************************************/
void readData(){
	/* Tant qu'on atteint pas la fin du segment de données... */
	if (aText != ']'){
 930:	90 91 85 01 	lds	r25, 0x0185
 934:	9d 35       	cpi	r25, 0x5D	; 93
 936:	19 f1       	breq	.+70     	; 0x97e <readData+0x4e>
		/* 3 premiers caractères: valeur de direction horizontale */
		if (aNbChar < 3){
 938:	80 91 7f 01 	lds	r24, 0x017F
 93c:	83 30       	cpi	r24, 0x03	; 3
 93e:	30 f4       	brcc	.+12     	; 0x94c <readData+0x1c>
			aHorizontale[aNbChar] = aText;	
 940:	e8 2f       	mov	r30, r24
 942:	f0 e0       	ldi	r31, 0x00	; 0
 944:	e5 58       	subi	r30, 0x85	; 133
 946:	fe 4f       	sbci	r31, 0xFE	; 254
 948:	90 83       	st	Z, r25
 94a:	15 c0       	rjmp	.+42     	; 0x976 <readData+0x46>
		/* Caractères 3 à 5: valeur de direction verticale */
		}else if (aNbChar >= 3 && aNbChar < 6){
 94c:	28 2f       	mov	r18, r24
 94e:	23 50       	subi	r18, 0x03	; 3
 950:	23 30       	cpi	r18, 0x03	; 3
 952:	30 f4       	brcc	.+12     	; 0x960 <readData+0x30>
			aVerticale[aNbChar - 3] = aText;
 954:	e8 2f       	mov	r30, r24
 956:	f0 e0       	ldi	r31, 0x00	; 0
 958:	e3 58       	subi	r30, 0x83	; 131
 95a:	fe 4f       	sbci	r31, 0xFE	; 254
 95c:	90 83       	st	Z, r25
 95e:	0b c0       	rjmp	.+22     	; 0x976 <readData+0x46>
		/* Dernier caractère: Mode de pilotage */
		}else if (aNbChar >= 6){
 960:	86 30       	cpi	r24, 0x06	; 6
 962:	48 f0       	brcs	.+18     	; 0x976 <readData+0x46>
			/* Mode de lancement */
			if (aText == 'L'){
 964:	9c 34       	cpi	r25, 0x4C	; 76
 966:	21 f4       	brne	.+8      	; 0x970 <readData+0x40>
				aFlyMode = '1'; // LIFT MODE
 968:	91 e3       	ldi	r25, 0x31	; 49
 96a:	90 93 86 01 	sts	0x0186, r25
 96e:	03 c0       	rjmp	.+6      	; 0x976 <readData+0x46>
			/* Mode vitesse */
			}else{
				aFlyMode = '0'; // SPEED MODE
 970:	90 e3       	ldi	r25, 0x30	; 48
 972:	90 93 86 01 	sts	0x0186, r25
			}		
		}
		/* Itérer la position dans le segment de données */
		aNbChar++;
 976:	8f 5f       	subi	r24, 0xFF	; 255
 978:	80 93 7f 01 	sts	0x017F, r24
 97c:	08 95       	ret
	}
	else {
		/* Réinitialiser la position dans le segment et envoyer les données au LCD */
		aNbChar = 0;
 97e:	10 92 7f 01 	sts	0x017F, r1
		aEtatReception = DISPLAY_DATA;
 982:	83 e0       	ldi	r24, 0x03	; 3
 984:	80 93 78 01 	sts	0x0178, r24
 988:	08 95       	ret

0000098a <displayData>:
/************************************************************************/
/* Afficher les valeurs reçues sur l'écran                              */
/************************************************************************/
void displayData(){
	// Initialisation du lcd
	aHorizontale[3] = 0;
 98a:	10 92 7e 01 	sts	0x017E, r1
	aVerticale[3] = 0;
 98e:	10 92 83 01 	sts	0x0183, r1
	uart_clean_rx_buffer();
 992:	0e 94 cc 03 	call	0x798	; 0x798 <uart_clean_rx_buffer>
	lcd_clear_display();
 996:	0e 94 15 02 	call	0x42a	; 0x42a <lcd_clear_display>
	
	// Valeur horizontale
	lcd_set_cursor_position(0, 0);
 99a:	60 e0       	ldi	r22, 0x00	; 0
 99c:	80 e0       	ldi	r24, 0x00	; 0
 99e:	0e 94 1a 02 	call	0x434	; 0x434 <lcd_set_cursor_position>
	lcd_write_string("HOR : ");
 9a2:	87 eb       	ldi	r24, 0xB7	; 183
 9a4:	90 e0       	ldi	r25, 0x00	; 0
 9a6:	0e 94 fa 02 	call	0x5f4	; 0x5f4 <lcd_write_string>
	lcd_write_string(aHorizontale);
 9aa:	8b e7       	ldi	r24, 0x7B	; 123
 9ac:	91 e0       	ldi	r25, 0x01	; 1
 9ae:	0e 94 fa 02 	call	0x5f4	; 0x5f4 <lcd_write_string>
	
	// Affichage du mode
	lcd_set_cursor_position(11, 0);
 9b2:	60 e0       	ldi	r22, 0x00	; 0
 9b4:	8b e0       	ldi	r24, 0x0B	; 11
 9b6:	0e 94 1a 02 	call	0x434	; 0x434 <lcd_set_cursor_position>
	if(aFlyMode == '1')
 9ba:	80 91 86 01 	lds	r24, 0x0186
 9be:	81 33       	cpi	r24, 0x31	; 49
 9c0:	21 f4       	brne	.+8      	; 0x9ca <displayData+0x40>
	lcd_write_string("LIFT");
 9c2:	8e eb       	ldi	r24, 0xBE	; 190
 9c4:	90 e0       	ldi	r25, 0x00	; 0
 9c6:	0e 94 fa 02 	call	0x5f4	; 0x5f4 <lcd_write_string>
	if(aFlyMode == '0')
 9ca:	80 91 86 01 	lds	r24, 0x0186
 9ce:	80 33       	cpi	r24, 0x30	; 48
 9d0:	21 f4       	brne	.+8      	; 0x9da <displayData+0x50>
	lcd_write_string("SPEED");
 9d2:	83 ec       	ldi	r24, 0xC3	; 195
 9d4:	90 e0       	ldi	r25, 0x00	; 0
 9d6:	0e 94 fa 02 	call	0x5f4	; 0x5f4 <lcd_write_string>
	
	// Valeur verticale
	lcd_set_cursor_position(0, 1);
 9da:	61 e0       	ldi	r22, 0x01	; 1
 9dc:	80 e0       	ldi	r24, 0x00	; 0
 9de:	0e 94 1a 02 	call	0x434	; 0x434 <lcd_set_cursor_position>
	lcd_write_string("VER : ");
 9e2:	89 ec       	ldi	r24, 0xC9	; 201
 9e4:	90 e0       	ldi	r25, 0x00	; 0
 9e6:	0e 94 fa 02 	call	0x5f4	; 0x5f4 <lcd_write_string>
	lcd_write_string(aVerticale);
 9ea:	80 e8       	ldi	r24, 0x80	; 128
 9ec:	91 e0       	ldi	r25, 0x01	; 1
 9ee:	0e 94 fa 02 	call	0x5f4	; 0x5f4 <lcd_write_string>
 9f2:	2f ef       	ldi	r18, 0xFF	; 255
 9f4:	80 e7       	ldi	r24, 0x70	; 112
 9f6:	92 e0       	ldi	r25, 0x02	; 2
 9f8:	21 50       	subi	r18, 0x01	; 1
 9fa:	80 40       	sbci	r24, 0x00	; 0
 9fc:	90 40       	sbci	r25, 0x00	; 0
 9fe:	e1 f7       	brne	.-8      	; 0x9f8 <displayData+0x6e>
 a00:	00 c0       	rjmp	.+0      	; 0xa02 <displayData+0x78>
 a02:	00 00       	nop
	_delay_ms(100);
	
	aEtatReception = WAIT_OPEN_BRACKET;
 a04:	81 e0       	ldi	r24, 0x01	; 1
 a06:	80 93 78 01 	sts	0x0178, r24
	aValeurHorizontale = string_to_uint(aHorizontale);
 a0a:	8b e7       	ldi	r24, 0x7B	; 123
 a0c:	91 e0       	ldi	r25, 0x01	; 1
 a0e:	0e 94 ea 03 	call	0x7d4	; 0x7d4 <string_to_uint>
 a12:	60 93 79 01 	sts	0x0179, r22
	aValeurVerticale = string_to_uint(aVerticale);
 a16:	80 e8       	ldi	r24, 0x80	; 128
 a18:	91 e0       	ldi	r25, 0x01	; 1
 a1a:	0e 94 ea 03 	call	0x7d4	; 0x7d4 <string_to_uint>
 a1e:	60 93 84 01 	sts	0x0184, r22
 a22:	08 95       	ret

00000a24 <main>:


int main(void)
{
	/* ================== INITIALISATION GLOBALE ================== */
	lcd_init();
 a24:	0e 94 0b 02 	call	0x416	; 0x416 <lcd_init>
	adc_init();
 a28:	0e 94 86 00 	call	0x10c	; 0x10c <adc_init>
	pwm_init(1,1);
 a2c:	61 e0       	ldi	r22, 0x01	; 1
 a2e:	81 e0       	ldi	r24, 0x01	; 1
 a30:	0e 94 d1 00 	call	0x1a2	; 0x1a2 <pwm_init>
	uart_init();
 a34:	0e 94 74 03 	call	0x6e8	; 0x6e8 <uart_init>
	uart_clean_rx_buffer();
 a38:	0e 94 cc 03 	call	0x798	; 0x798 <uart_clean_rx_buffer>
	servo_init();
 a3c:	0e 94 90 00 	call	0x120	; 0x120 <servo_init>
	
	SREG = set_bit(SREG, 7);
 a40:	8f b7       	in	r24, 0x3f	; 63
 a42:	80 68       	ori	r24, 0x80	; 128
 a44:	8f bf       	out	0x3f, r24	; 63
	uart_set_baudrate(BAUDRATE_9600);
 a46:	82 e0       	ldi	r24, 0x02	; 2
 a48:	0e 94 69 03 	call	0x6d2	; 0x6d2 <uart_set_baudrate>
	
	
	
	/* Effectuer le code de l'aéroglisseur */

	initializeAirboat();
 a4c:	0e 94 3c 04 	call	0x878	; 0x878 <initializeAirboat>
		
	while(1){
		/* ================== ASSIGNATION DES MOTEURS ================== */
	
		if (aFlyMode == '1') {
 a50:	80 91 86 01 	lds	r24, 0x0186
 a54:	81 33       	cpi	r24, 0x31	; 49
 a56:	41 f4       	brne	.+16     	; 0xa68 <main+0x44>
			pwm_set_a(aValeurVerticale);
 a58:	80 91 84 01 	lds	r24, 0x0184
 a5c:	0e 94 ea 00 	call	0x1d4	; 0x1d4 <pwm_set_a>
			pwm_set_b(0);
 a60:	80 e0       	ldi	r24, 0x00	; 0
 a62:	0e 94 f7 00 	call	0x1ee	; 0x1ee <pwm_set_b>
 a66:	06 c0       	rjmp	.+12     	; 0xa74 <main+0x50>
			
		}
		else if (aFlyMode == '0') {
 a68:	80 33       	cpi	r24, 0x30	; 48
 a6a:	21 f4       	brne	.+8      	; 0xa74 <main+0x50>
			pwm_set_b(aValeurVerticale);
 a6c:	80 91 84 01 	lds	r24, 0x0184
 a70:	0e 94 f7 00 	call	0x1ee	; 0x1ee <pwm_set_b>
			
			
		}
		servo_set_a(aValeurHorizontale);
 a74:	80 91 79 01 	lds	r24, 0x0179
 a78:	0e 94 ba 00 	call	0x174	; 0x174 <servo_set_a>
		
		/* ================== PROGRAMME PRINCIPAL ================== */
			// Si le buffer de réception n'est plus vide
		if(!uart_is_rx_buffer_empty()) {
 a7c:	0e 94 d1 03 	call	0x7a2	; 0x7a2 <uart_is_rx_buffer_empty>
 a80:	81 11       	cpse	r24, r1
 a82:	e6 cf       	rjmp	.-52     	; 0xa50 <main+0x2c>
			aText = uart_get_byte();
 a84:	0e 94 c5 03 	call	0x78a	; 0x78a <uart_get_byte>
 a88:	80 93 85 01 	sts	0x0185, r24
			switch (aEtatReception) {
 a8c:	80 91 78 01 	lds	r24, 0x0178
 a90:	82 30       	cpi	r24, 0x02	; 2
 a92:	39 f0       	breq	.+14     	; 0xaa2 <main+0x7e>
 a94:	83 30       	cpi	r24, 0x03	; 3
 a96:	41 f0       	breq	.+16     	; 0xaa8 <main+0x84>
 a98:	81 30       	cpi	r24, 0x01	; 1
 a9a:	49 f4       	brne	.+18     	; 0xaae <main+0x8a>
				/* ================== Attente d'entrée de données ================== */
				case WAIT_OPEN_BRACKET:waitForOpenBrackets();break;
 a9c:	0e 94 8c 04 	call	0x918	; 0x918 <waitForOpenBrackets>
 aa0:	d7 cf       	rjmp	.-82     	; 0xa50 <main+0x2c>
				
				/* ================== Lecture des données ==================== */
				case READ_DATA: readData();break;
 aa2:	0e 94 98 04 	call	0x930	; 0x930 <readData>
 aa6:	d4 cf       	rjmp	.-88     	; 0xa50 <main+0x2c>
				
				/* ================== Affichage des données sur le LCD ================== */
				case DISPLAY_DATA: displayData();break;
 aa8:	0e 94 c5 04 	call	0x98a	; 0x98a <displayData>
 aac:	d1 cf       	rjmp	.-94     	; 0xa50 <main+0x2c>
				
				/* ================== Affichage d'une erreur en cas d'absence d'état ================== */
				default:lcd_write_string("Error in machine state");break;
 aae:	80 ed       	ldi	r24, 0xD0	; 208
 ab0:	90 e0       	ldi	r25, 0x00	; 0
 ab2:	0e 94 fa 02 	call	0x5f4	; 0x5f4 <lcd_write_string>
 ab6:	cc cf       	rjmp	.-104    	; 0xa50 <main+0x2c>

00000ab8 <__subsf3>:
 ab8:	50 58       	subi	r21, 0x80	; 128

00000aba <__addsf3>:
 aba:	bb 27       	eor	r27, r27
 abc:	aa 27       	eor	r26, r26
 abe:	0e d0       	rcall	.+28     	; 0xadc <__addsf3x>
 ac0:	e0 c0       	rjmp	.+448    	; 0xc82 <__fp_round>
 ac2:	d1 d0       	rcall	.+418    	; 0xc66 <__fp_pscA>
 ac4:	30 f0       	brcs	.+12     	; 0xad2 <__addsf3+0x18>
 ac6:	d6 d0       	rcall	.+428    	; 0xc74 <__fp_pscB>
 ac8:	20 f0       	brcs	.+8      	; 0xad2 <__addsf3+0x18>
 aca:	31 f4       	brne	.+12     	; 0xad8 <__addsf3+0x1e>
 acc:	9f 3f       	cpi	r25, 0xFF	; 255
 ace:	11 f4       	brne	.+4      	; 0xad4 <__addsf3+0x1a>
 ad0:	1e f4       	brtc	.+6      	; 0xad8 <__addsf3+0x1e>
 ad2:	c6 c0       	rjmp	.+396    	; 0xc60 <__fp_nan>
 ad4:	0e f4       	brtc	.+2      	; 0xad8 <__addsf3+0x1e>
 ad6:	e0 95       	com	r30
 ad8:	e7 fb       	bst	r30, 7
 ada:	bc c0       	rjmp	.+376    	; 0xc54 <__fp_inf>

00000adc <__addsf3x>:
 adc:	e9 2f       	mov	r30, r25
 ade:	e2 d0       	rcall	.+452    	; 0xca4 <__fp_split3>
 ae0:	80 f3       	brcs	.-32     	; 0xac2 <__addsf3+0x8>
 ae2:	ba 17       	cp	r27, r26
 ae4:	62 07       	cpc	r22, r18
 ae6:	73 07       	cpc	r23, r19
 ae8:	84 07       	cpc	r24, r20
 aea:	95 07       	cpc	r25, r21
 aec:	18 f0       	brcs	.+6      	; 0xaf4 <__addsf3x+0x18>
 aee:	71 f4       	brne	.+28     	; 0xb0c <__addsf3x+0x30>
 af0:	9e f5       	brtc	.+102    	; 0xb58 <__addsf3x+0x7c>
 af2:	fa c0       	rjmp	.+500    	; 0xce8 <__fp_zero>
 af4:	0e f4       	brtc	.+2      	; 0xaf8 <__addsf3x+0x1c>
 af6:	e0 95       	com	r30
 af8:	0b 2e       	mov	r0, r27
 afa:	ba 2f       	mov	r27, r26
 afc:	a0 2d       	mov	r26, r0
 afe:	0b 01       	movw	r0, r22
 b00:	b9 01       	movw	r22, r18
 b02:	90 01       	movw	r18, r0
 b04:	0c 01       	movw	r0, r24
 b06:	ca 01       	movw	r24, r20
 b08:	a0 01       	movw	r20, r0
 b0a:	11 24       	eor	r1, r1
 b0c:	ff 27       	eor	r31, r31
 b0e:	59 1b       	sub	r21, r25
 b10:	99 f0       	breq	.+38     	; 0xb38 <__addsf3x+0x5c>
 b12:	59 3f       	cpi	r21, 0xF9	; 249
 b14:	50 f4       	brcc	.+20     	; 0xb2a <__addsf3x+0x4e>
 b16:	50 3e       	cpi	r21, 0xE0	; 224
 b18:	68 f1       	brcs	.+90     	; 0xb74 <__addsf3x+0x98>
 b1a:	1a 16       	cp	r1, r26
 b1c:	f0 40       	sbci	r31, 0x00	; 0
 b1e:	a2 2f       	mov	r26, r18
 b20:	23 2f       	mov	r18, r19
 b22:	34 2f       	mov	r19, r20
 b24:	44 27       	eor	r20, r20
 b26:	58 5f       	subi	r21, 0xF8	; 248
 b28:	f3 cf       	rjmp	.-26     	; 0xb10 <__addsf3x+0x34>
 b2a:	46 95       	lsr	r20
 b2c:	37 95       	ror	r19
 b2e:	27 95       	ror	r18
 b30:	a7 95       	ror	r26
 b32:	f0 40       	sbci	r31, 0x00	; 0
 b34:	53 95       	inc	r21
 b36:	c9 f7       	brne	.-14     	; 0xb2a <__addsf3x+0x4e>
 b38:	7e f4       	brtc	.+30     	; 0xb58 <__addsf3x+0x7c>
 b3a:	1f 16       	cp	r1, r31
 b3c:	ba 0b       	sbc	r27, r26
 b3e:	62 0b       	sbc	r22, r18
 b40:	73 0b       	sbc	r23, r19
 b42:	84 0b       	sbc	r24, r20
 b44:	ba f0       	brmi	.+46     	; 0xb74 <__addsf3x+0x98>
 b46:	91 50       	subi	r25, 0x01	; 1
 b48:	a1 f0       	breq	.+40     	; 0xb72 <__addsf3x+0x96>
 b4a:	ff 0f       	add	r31, r31
 b4c:	bb 1f       	adc	r27, r27
 b4e:	66 1f       	adc	r22, r22
 b50:	77 1f       	adc	r23, r23
 b52:	88 1f       	adc	r24, r24
 b54:	c2 f7       	brpl	.-16     	; 0xb46 <__addsf3x+0x6a>
 b56:	0e c0       	rjmp	.+28     	; 0xb74 <__addsf3x+0x98>
 b58:	ba 0f       	add	r27, r26
 b5a:	62 1f       	adc	r22, r18
 b5c:	73 1f       	adc	r23, r19
 b5e:	84 1f       	adc	r24, r20
 b60:	48 f4       	brcc	.+18     	; 0xb74 <__addsf3x+0x98>
 b62:	87 95       	ror	r24
 b64:	77 95       	ror	r23
 b66:	67 95       	ror	r22
 b68:	b7 95       	ror	r27
 b6a:	f7 95       	ror	r31
 b6c:	9e 3f       	cpi	r25, 0xFE	; 254
 b6e:	08 f0       	brcs	.+2      	; 0xb72 <__addsf3x+0x96>
 b70:	b3 cf       	rjmp	.-154    	; 0xad8 <__addsf3+0x1e>
 b72:	93 95       	inc	r25
 b74:	88 0f       	add	r24, r24
 b76:	08 f0       	brcs	.+2      	; 0xb7a <__addsf3x+0x9e>
 b78:	99 27       	eor	r25, r25
 b7a:	ee 0f       	add	r30, r30
 b7c:	97 95       	ror	r25
 b7e:	87 95       	ror	r24
 b80:	08 95       	ret

00000b82 <__fixunssfsi>:
 b82:	98 d0       	rcall	.+304    	; 0xcb4 <__fp_splitA>
 b84:	88 f0       	brcs	.+34     	; 0xba8 <__fixunssfsi+0x26>
 b86:	9f 57       	subi	r25, 0x7F	; 127
 b88:	90 f0       	brcs	.+36     	; 0xbae <__fixunssfsi+0x2c>
 b8a:	b9 2f       	mov	r27, r25
 b8c:	99 27       	eor	r25, r25
 b8e:	b7 51       	subi	r27, 0x17	; 23
 b90:	a0 f0       	brcs	.+40     	; 0xbba <__fixunssfsi+0x38>
 b92:	d1 f0       	breq	.+52     	; 0xbc8 <__fixunssfsi+0x46>
 b94:	66 0f       	add	r22, r22
 b96:	77 1f       	adc	r23, r23
 b98:	88 1f       	adc	r24, r24
 b9a:	99 1f       	adc	r25, r25
 b9c:	1a f0       	brmi	.+6      	; 0xba4 <__fixunssfsi+0x22>
 b9e:	ba 95       	dec	r27
 ba0:	c9 f7       	brne	.-14     	; 0xb94 <__fixunssfsi+0x12>
 ba2:	12 c0       	rjmp	.+36     	; 0xbc8 <__fixunssfsi+0x46>
 ba4:	b1 30       	cpi	r27, 0x01	; 1
 ba6:	81 f0       	breq	.+32     	; 0xbc8 <__fixunssfsi+0x46>
 ba8:	9f d0       	rcall	.+318    	; 0xce8 <__fp_zero>
 baa:	b1 e0       	ldi	r27, 0x01	; 1
 bac:	08 95       	ret
 bae:	9c c0       	rjmp	.+312    	; 0xce8 <__fp_zero>
 bb0:	67 2f       	mov	r22, r23
 bb2:	78 2f       	mov	r23, r24
 bb4:	88 27       	eor	r24, r24
 bb6:	b8 5f       	subi	r27, 0xF8	; 248
 bb8:	39 f0       	breq	.+14     	; 0xbc8 <__fixunssfsi+0x46>
 bba:	b9 3f       	cpi	r27, 0xF9	; 249
 bbc:	cc f3       	brlt	.-14     	; 0xbb0 <__fixunssfsi+0x2e>
 bbe:	86 95       	lsr	r24
 bc0:	77 95       	ror	r23
 bc2:	67 95       	ror	r22
 bc4:	b3 95       	inc	r27
 bc6:	d9 f7       	brne	.-10     	; 0xbbe <__fixunssfsi+0x3c>
 bc8:	3e f4       	brtc	.+14     	; 0xbd8 <__fixunssfsi+0x56>
 bca:	90 95       	com	r25
 bcc:	80 95       	com	r24
 bce:	70 95       	com	r23
 bd0:	61 95       	neg	r22
 bd2:	7f 4f       	sbci	r23, 0xFF	; 255
 bd4:	8f 4f       	sbci	r24, 0xFF	; 255
 bd6:	9f 4f       	sbci	r25, 0xFF	; 255
 bd8:	08 95       	ret

00000bda <__floatunsisf>:
 bda:	e8 94       	clt
 bdc:	09 c0       	rjmp	.+18     	; 0xbf0 <__floatsisf+0x12>

00000bde <__floatsisf>:
 bde:	97 fb       	bst	r25, 7
 be0:	3e f4       	brtc	.+14     	; 0xbf0 <__floatsisf+0x12>
 be2:	90 95       	com	r25
 be4:	80 95       	com	r24
 be6:	70 95       	com	r23
 be8:	61 95       	neg	r22
 bea:	7f 4f       	sbci	r23, 0xFF	; 255
 bec:	8f 4f       	sbci	r24, 0xFF	; 255
 bee:	9f 4f       	sbci	r25, 0xFF	; 255
 bf0:	99 23       	and	r25, r25
 bf2:	a9 f0       	breq	.+42     	; 0xc1e <__floatsisf+0x40>
 bf4:	f9 2f       	mov	r31, r25
 bf6:	96 e9       	ldi	r25, 0x96	; 150
 bf8:	bb 27       	eor	r27, r27
 bfa:	93 95       	inc	r25
 bfc:	f6 95       	lsr	r31
 bfe:	87 95       	ror	r24
 c00:	77 95       	ror	r23
 c02:	67 95       	ror	r22
 c04:	b7 95       	ror	r27
 c06:	f1 11       	cpse	r31, r1
 c08:	f8 cf       	rjmp	.-16     	; 0xbfa <__floatsisf+0x1c>
 c0a:	fa f4       	brpl	.+62     	; 0xc4a <__floatsisf+0x6c>
 c0c:	bb 0f       	add	r27, r27
 c0e:	11 f4       	brne	.+4      	; 0xc14 <__floatsisf+0x36>
 c10:	60 ff       	sbrs	r22, 0
 c12:	1b c0       	rjmp	.+54     	; 0xc4a <__floatsisf+0x6c>
 c14:	6f 5f       	subi	r22, 0xFF	; 255
 c16:	7f 4f       	sbci	r23, 0xFF	; 255
 c18:	8f 4f       	sbci	r24, 0xFF	; 255
 c1a:	9f 4f       	sbci	r25, 0xFF	; 255
 c1c:	16 c0       	rjmp	.+44     	; 0xc4a <__floatsisf+0x6c>
 c1e:	88 23       	and	r24, r24
 c20:	11 f0       	breq	.+4      	; 0xc26 <__floatsisf+0x48>
 c22:	96 e9       	ldi	r25, 0x96	; 150
 c24:	11 c0       	rjmp	.+34     	; 0xc48 <__floatsisf+0x6a>
 c26:	77 23       	and	r23, r23
 c28:	21 f0       	breq	.+8      	; 0xc32 <__floatsisf+0x54>
 c2a:	9e e8       	ldi	r25, 0x8E	; 142
 c2c:	87 2f       	mov	r24, r23
 c2e:	76 2f       	mov	r23, r22
 c30:	05 c0       	rjmp	.+10     	; 0xc3c <__floatsisf+0x5e>
 c32:	66 23       	and	r22, r22
 c34:	71 f0       	breq	.+28     	; 0xc52 <__floatsisf+0x74>
 c36:	96 e8       	ldi	r25, 0x86	; 134
 c38:	86 2f       	mov	r24, r22
 c3a:	70 e0       	ldi	r23, 0x00	; 0
 c3c:	60 e0       	ldi	r22, 0x00	; 0
 c3e:	2a f0       	brmi	.+10     	; 0xc4a <__floatsisf+0x6c>
 c40:	9a 95       	dec	r25
 c42:	66 0f       	add	r22, r22
 c44:	77 1f       	adc	r23, r23
 c46:	88 1f       	adc	r24, r24
 c48:	da f7       	brpl	.-10     	; 0xc40 <__floatsisf+0x62>
 c4a:	88 0f       	add	r24, r24
 c4c:	96 95       	lsr	r25
 c4e:	87 95       	ror	r24
 c50:	97 f9       	bld	r25, 7
 c52:	08 95       	ret

00000c54 <__fp_inf>:
 c54:	97 f9       	bld	r25, 7
 c56:	9f 67       	ori	r25, 0x7F	; 127
 c58:	80 e8       	ldi	r24, 0x80	; 128
 c5a:	70 e0       	ldi	r23, 0x00	; 0
 c5c:	60 e0       	ldi	r22, 0x00	; 0
 c5e:	08 95       	ret

00000c60 <__fp_nan>:
 c60:	9f ef       	ldi	r25, 0xFF	; 255
 c62:	80 ec       	ldi	r24, 0xC0	; 192
 c64:	08 95       	ret

00000c66 <__fp_pscA>:
 c66:	00 24       	eor	r0, r0
 c68:	0a 94       	dec	r0
 c6a:	16 16       	cp	r1, r22
 c6c:	17 06       	cpc	r1, r23
 c6e:	18 06       	cpc	r1, r24
 c70:	09 06       	cpc	r0, r25
 c72:	08 95       	ret

00000c74 <__fp_pscB>:
 c74:	00 24       	eor	r0, r0
 c76:	0a 94       	dec	r0
 c78:	12 16       	cp	r1, r18
 c7a:	13 06       	cpc	r1, r19
 c7c:	14 06       	cpc	r1, r20
 c7e:	05 06       	cpc	r0, r21
 c80:	08 95       	ret

00000c82 <__fp_round>:
 c82:	09 2e       	mov	r0, r25
 c84:	03 94       	inc	r0
 c86:	00 0c       	add	r0, r0
 c88:	11 f4       	brne	.+4      	; 0xc8e <__fp_round+0xc>
 c8a:	88 23       	and	r24, r24
 c8c:	52 f0       	brmi	.+20     	; 0xca2 <__fp_round+0x20>
 c8e:	bb 0f       	add	r27, r27
 c90:	40 f4       	brcc	.+16     	; 0xca2 <__fp_round+0x20>
 c92:	bf 2b       	or	r27, r31
 c94:	11 f4       	brne	.+4      	; 0xc9a <__fp_round+0x18>
 c96:	60 ff       	sbrs	r22, 0
 c98:	04 c0       	rjmp	.+8      	; 0xca2 <__fp_round+0x20>
 c9a:	6f 5f       	subi	r22, 0xFF	; 255
 c9c:	7f 4f       	sbci	r23, 0xFF	; 255
 c9e:	8f 4f       	sbci	r24, 0xFF	; 255
 ca0:	9f 4f       	sbci	r25, 0xFF	; 255
 ca2:	08 95       	ret

00000ca4 <__fp_split3>:
 ca4:	57 fd       	sbrc	r21, 7
 ca6:	90 58       	subi	r25, 0x80	; 128
 ca8:	44 0f       	add	r20, r20
 caa:	55 1f       	adc	r21, r21
 cac:	59 f0       	breq	.+22     	; 0xcc4 <__fp_splitA+0x10>
 cae:	5f 3f       	cpi	r21, 0xFF	; 255
 cb0:	71 f0       	breq	.+28     	; 0xcce <__fp_splitA+0x1a>
 cb2:	47 95       	ror	r20

00000cb4 <__fp_splitA>:
 cb4:	88 0f       	add	r24, r24
 cb6:	97 fb       	bst	r25, 7
 cb8:	99 1f       	adc	r25, r25
 cba:	61 f0       	breq	.+24     	; 0xcd4 <__fp_splitA+0x20>
 cbc:	9f 3f       	cpi	r25, 0xFF	; 255
 cbe:	79 f0       	breq	.+30     	; 0xcde <__fp_splitA+0x2a>
 cc0:	87 95       	ror	r24
 cc2:	08 95       	ret
 cc4:	12 16       	cp	r1, r18
 cc6:	13 06       	cpc	r1, r19
 cc8:	14 06       	cpc	r1, r20
 cca:	55 1f       	adc	r21, r21
 ccc:	f2 cf       	rjmp	.-28     	; 0xcb2 <__fp_split3+0xe>
 cce:	46 95       	lsr	r20
 cd0:	f1 df       	rcall	.-30     	; 0xcb4 <__fp_splitA>
 cd2:	08 c0       	rjmp	.+16     	; 0xce4 <__fp_splitA+0x30>
 cd4:	16 16       	cp	r1, r22
 cd6:	17 06       	cpc	r1, r23
 cd8:	18 06       	cpc	r1, r24
 cda:	99 1f       	adc	r25, r25
 cdc:	f1 cf       	rjmp	.-30     	; 0xcc0 <__fp_splitA+0xc>
 cde:	86 95       	lsr	r24
 ce0:	71 05       	cpc	r23, r1
 ce2:	61 05       	cpc	r22, r1
 ce4:	08 94       	sec
 ce6:	08 95       	ret

00000ce8 <__fp_zero>:
 ce8:	e8 94       	clt

00000cea <__fp_szero>:
 cea:	bb 27       	eor	r27, r27
 cec:	66 27       	eor	r22, r22
 cee:	77 27       	eor	r23, r23
 cf0:	cb 01       	movw	r24, r22
 cf2:	97 f9       	bld	r25, 7
 cf4:	08 95       	ret

00000cf6 <__mulsf3>:
 cf6:	0b d0       	rcall	.+22     	; 0xd0e <__mulsf3x>
 cf8:	c4 cf       	rjmp	.-120    	; 0xc82 <__fp_round>
 cfa:	b5 df       	rcall	.-150    	; 0xc66 <__fp_pscA>
 cfc:	28 f0       	brcs	.+10     	; 0xd08 <__mulsf3+0x12>
 cfe:	ba df       	rcall	.-140    	; 0xc74 <__fp_pscB>
 d00:	18 f0       	brcs	.+6      	; 0xd08 <__mulsf3+0x12>
 d02:	95 23       	and	r25, r21
 d04:	09 f0       	breq	.+2      	; 0xd08 <__mulsf3+0x12>
 d06:	a6 cf       	rjmp	.-180    	; 0xc54 <__fp_inf>
 d08:	ab cf       	rjmp	.-170    	; 0xc60 <__fp_nan>
 d0a:	11 24       	eor	r1, r1
 d0c:	ee cf       	rjmp	.-36     	; 0xcea <__fp_szero>

00000d0e <__mulsf3x>:
 d0e:	ca df       	rcall	.-108    	; 0xca4 <__fp_split3>
 d10:	a0 f3       	brcs	.-24     	; 0xcfa <__mulsf3+0x4>

00000d12 <__mulsf3_pse>:
 d12:	95 9f       	mul	r25, r21
 d14:	d1 f3       	breq	.-12     	; 0xd0a <__mulsf3+0x14>
 d16:	95 0f       	add	r25, r21
 d18:	50 e0       	ldi	r21, 0x00	; 0
 d1a:	55 1f       	adc	r21, r21
 d1c:	62 9f       	mul	r22, r18
 d1e:	f0 01       	movw	r30, r0
 d20:	72 9f       	mul	r23, r18
 d22:	bb 27       	eor	r27, r27
 d24:	f0 0d       	add	r31, r0
 d26:	b1 1d       	adc	r27, r1
 d28:	63 9f       	mul	r22, r19
 d2a:	aa 27       	eor	r26, r26
 d2c:	f0 0d       	add	r31, r0
 d2e:	b1 1d       	adc	r27, r1
 d30:	aa 1f       	adc	r26, r26
 d32:	64 9f       	mul	r22, r20
 d34:	66 27       	eor	r22, r22
 d36:	b0 0d       	add	r27, r0
 d38:	a1 1d       	adc	r26, r1
 d3a:	66 1f       	adc	r22, r22
 d3c:	82 9f       	mul	r24, r18
 d3e:	22 27       	eor	r18, r18
 d40:	b0 0d       	add	r27, r0
 d42:	a1 1d       	adc	r26, r1
 d44:	62 1f       	adc	r22, r18
 d46:	73 9f       	mul	r23, r19
 d48:	b0 0d       	add	r27, r0
 d4a:	a1 1d       	adc	r26, r1
 d4c:	62 1f       	adc	r22, r18
 d4e:	83 9f       	mul	r24, r19
 d50:	a0 0d       	add	r26, r0
 d52:	61 1d       	adc	r22, r1
 d54:	22 1f       	adc	r18, r18
 d56:	74 9f       	mul	r23, r20
 d58:	33 27       	eor	r19, r19
 d5a:	a0 0d       	add	r26, r0
 d5c:	61 1d       	adc	r22, r1
 d5e:	23 1f       	adc	r18, r19
 d60:	84 9f       	mul	r24, r20
 d62:	60 0d       	add	r22, r0
 d64:	21 1d       	adc	r18, r1
 d66:	82 2f       	mov	r24, r18
 d68:	76 2f       	mov	r23, r22
 d6a:	6a 2f       	mov	r22, r26
 d6c:	11 24       	eor	r1, r1
 d6e:	9f 57       	subi	r25, 0x7F	; 127
 d70:	50 40       	sbci	r21, 0x00	; 0
 d72:	8a f0       	brmi	.+34     	; 0xd96 <__mulsf3_pse+0x84>
 d74:	e1 f0       	breq	.+56     	; 0xdae <__mulsf3_pse+0x9c>
 d76:	88 23       	and	r24, r24
 d78:	4a f0       	brmi	.+18     	; 0xd8c <__mulsf3_pse+0x7a>
 d7a:	ee 0f       	add	r30, r30
 d7c:	ff 1f       	adc	r31, r31
 d7e:	bb 1f       	adc	r27, r27
 d80:	66 1f       	adc	r22, r22
 d82:	77 1f       	adc	r23, r23
 d84:	88 1f       	adc	r24, r24
 d86:	91 50       	subi	r25, 0x01	; 1
 d88:	50 40       	sbci	r21, 0x00	; 0
 d8a:	a9 f7       	brne	.-22     	; 0xd76 <__mulsf3_pse+0x64>
 d8c:	9e 3f       	cpi	r25, 0xFE	; 254
 d8e:	51 05       	cpc	r21, r1
 d90:	70 f0       	brcs	.+28     	; 0xdae <__mulsf3_pse+0x9c>
 d92:	60 cf       	rjmp	.-320    	; 0xc54 <__fp_inf>
 d94:	aa cf       	rjmp	.-172    	; 0xcea <__fp_szero>
 d96:	5f 3f       	cpi	r21, 0xFF	; 255
 d98:	ec f3       	brlt	.-6      	; 0xd94 <__mulsf3_pse+0x82>
 d9a:	98 3e       	cpi	r25, 0xE8	; 232
 d9c:	dc f3       	brlt	.-10     	; 0xd94 <__mulsf3_pse+0x82>
 d9e:	86 95       	lsr	r24
 da0:	77 95       	ror	r23
 da2:	67 95       	ror	r22
 da4:	b7 95       	ror	r27
 da6:	f7 95       	ror	r31
 da8:	e7 95       	ror	r30
 daa:	9f 5f       	subi	r25, 0xFF	; 255
 dac:	c1 f7       	brne	.-16     	; 0xd9e <__mulsf3_pse+0x8c>
 dae:	fe 2b       	or	r31, r30
 db0:	88 0f       	add	r24, r24
 db2:	91 1d       	adc	r25, r1
 db4:	96 95       	lsr	r25
 db6:	87 95       	ror	r24
 db8:	97 f9       	bld	r25, 7
 dba:	08 95       	ret

00000dbc <__tablejump2__>:
 dbc:	ee 0f       	add	r30, r30
 dbe:	ff 1f       	adc	r31, r31

00000dc0 <__tablejump__>:
 dc0:	05 90       	lpm	r0, Z+
 dc2:	f4 91       	lpm	r31, Z
 dc4:	e0 2d       	mov	r30, r0
 dc6:	09 94       	ijmp

00000dc8 <__umulhisi3>:
 dc8:	a2 9f       	mul	r26, r18
 dca:	b0 01       	movw	r22, r0
 dcc:	b3 9f       	mul	r27, r19
 dce:	c0 01       	movw	r24, r0
 dd0:	a3 9f       	mul	r26, r19
 dd2:	01 d0       	rcall	.+2      	; 0xdd6 <__umulhisi3+0xe>
 dd4:	b2 9f       	mul	r27, r18
 dd6:	70 0d       	add	r23, r0
 dd8:	81 1d       	adc	r24, r1
 dda:	11 24       	eor	r1, r1
 ddc:	91 1d       	adc	r25, r1
 dde:	08 95       	ret

00000de0 <__muluhisi3>:
 de0:	0e 94 e4 06 	call	0xdc8	; 0xdc8 <__umulhisi3>
 de4:	a5 9f       	mul	r26, r21
 de6:	90 0d       	add	r25, r0
 de8:	b4 9f       	mul	r27, r20
 dea:	90 0d       	add	r25, r0
 dec:	a4 9f       	mul	r26, r20
 dee:	80 0d       	add	r24, r0
 df0:	91 1d       	adc	r25, r1
 df2:	11 24       	eor	r1, r1
 df4:	08 95       	ret

00000df6 <_exit>:
 df6:	f8 94       	cli

00000df8 <__stop_program>:
 df8:	ff cf       	rjmp	.-2      	; 0xdf8 <__stop_program>
