<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>OT-DW1000: openthread-master/third_party/decawave/dw1000/drivers/dw1000_regs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="Open-Thread-Logo-200x42.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">OT-DW1000
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_fe649ec14e5e3782f227cc9e4abd38da.html">openthread-master</a></li><li class="navelem"><a class="el" href="dir_7d90705f0e33e4f611d5ec5bfa470328.html">third_party</a></li><li class="navelem"><a class="el" href="dir_3d151e72ea7ff1c836374a2450a96ce0.html">decawave</a></li><li class="navelem"><a class="el" href="dir_8f5e46aa0c1ddfeb345f4b95479ee7b9.html">dw1000</a></li><li class="navelem"><a class="el" href="dir_bae6563d8c9ba99dac7e6315109d3506.html">drivers</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">dw1000_regs.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="dw1000__regs_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#ifndef _DECA_REGS_H_</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#define _DECA_REGS_H_</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;</div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;</div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="dw1000__version_8h.html">dw1000_version.h</a>&quot;</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment">/****************************************************************************/</span></div><div class="line"><a name="l00037"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#adde0bdec35fb5f74129979b580d1b6ec">   37</a></span>&#160;<span class="preprocessor">#define DEV_ID_ID               0x00            </span><span class="comment">/* Device ID register, includes revision info (0xDECA0130) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00038"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a88ba9044299b033fb9049456ef46f745">   38</a></span>&#160;<span class="preprocessor">#define DEV_ID_LEN              (4)</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">/* mask and shift */</span></div><div class="line"><a name="l00040"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a450563eea76c5fb89c6f7fff6b6246af">   40</a></span>&#160;<span class="preprocessor">#define DEV_ID_REV_MASK         0x0000000FUL    </span><span class="comment">/* Revision */</span><span class="preprocessor"></span></div><div class="line"><a name="l00041"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#ad2116e027f77e7268e5756cee266f7c1">   41</a></span>&#160;<span class="preprocessor">#define DEV_ID_VER_MASK         0x000000F0UL    </span><span class="comment">/* Version */</span><span class="preprocessor"></span></div><div class="line"><a name="l00042"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a716fe0e6c9a9bee84ff309452917203e">   42</a></span>&#160;<span class="preprocessor">#define DEV_ID_MODEL_MASK       0x0000FF00UL    </span><span class="comment">/* The MODEL identifies the device. The DW1000 is device type 0x01 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00043"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#aef64e743e85739fe9496a2335277b893">   43</a></span>&#160;<span class="preprocessor">#define DEV_ID_RIDTAG_MASK      0xFFFF0000UL    </span><span class="comment">/* Register Identification Tag 0XDECA */</span><span class="preprocessor"></span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">/****************************************************************************/</span></div><div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a6311bbf884dcfdfbdc3574fb3f731f95">   48</a></span>&#160;<span class="preprocessor">#define EUI_64_ID               0x01            </span><span class="comment">/* IEEE Extended Unique Identifier (63:0) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#ac4eb89f8b178d7cac9c924c7c695c35b">   49</a></span>&#160;<span class="preprocessor">#define EUI_64_LEN              (8)</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment">/****************************************************************************/</span></div><div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a6f8f662a31326c024f62b720671615c6">   54</a></span>&#160;<span class="preprocessor">#define PANADR_ID               0x03            </span><span class="comment">/* PAN ID (31:16) and Short Address (15:0) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a8f8999fba519747beabb10cac02e324b">   55</a></span>&#160;<span class="preprocessor">#define PANADR_LEN              (4)</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment">/*mask and shift */</span></div><div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#abe8700dcbedf6da698979f7999ddb359">   57</a></span>&#160;<span class="preprocessor">#define PANADR_SHORT_ADDR_MASK  0x0000FFFFUL    </span><span class="comment">/* Short Address */</span><span class="preprocessor"></span></div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a10703c73ec45e331f51f18baab307697">   58</a></span>&#160;<span class="preprocessor">#define PANADR_PAN_ID_MASK      0xFFFF00F0UL    </span><span class="comment">/* PAN Identifier */</span><span class="preprocessor"></span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment">/****************************************************************************/</span></div><div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#aaa9e654f7d5aa738e025fc57ad53cd18">   63</a></span>&#160;<span class="preprocessor">#define REG_05_ID_RESERVED      0x05</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment">/****************************************************************************/</span></div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a555961045b2585a4f224aecb367f0f6c">   68</a></span>&#160;<span class="preprocessor">#define SYS_CFG_ID              0x04            </span><span class="comment">/* System Configuration (31:0) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#aa0d21ad8baff29fa4d4deb46a327e65f">   69</a></span>&#160;<span class="preprocessor">#define SYS_CFG_LEN             (4)</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment">/*mask and shift */</span></div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a08683df73319873d0600d45756cea8e2">   71</a></span>&#160;<span class="preprocessor">#define SYS_CFG_MASK            0xF047FFFFUL    </span><span class="comment">/* access mask to SYS_CFG_ID */</span><span class="preprocessor"></span></div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a124738b7fdd7abfe5a653a61338bbbf9">   72</a></span>&#160;<span class="preprocessor">#define SYS_CFG_FF_ALL_EN       0x000001FEUL    </span><span class="comment">/* Frame filtering options all frames allowed */</span><span class="preprocessor"></span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment">/*offset 0 */</span></div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a3e2e0c8317e28c6ecae0475562d45aac">   74</a></span>&#160;<span class="preprocessor">#define SYS_CFG_FFE             0x00000001UL    </span><span class="comment">/* Frame Filtering Enable. This bit enables the frame filtering functionality */</span><span class="preprocessor"></span></div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a18a07054775ffd62764cfd3726d11575">   75</a></span>&#160;<span class="preprocessor">#define SYS_CFG_FFBC            0x00000002UL    </span><span class="comment">/* Frame Filtering Behave as a Co-ordinator */</span><span class="preprocessor"></span></div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#aa499b71ebe382dfba20d4712cdd32aac">   76</a></span>&#160;<span class="preprocessor">#define SYS_CFG_FFAB            0x00000004UL    </span><span class="comment">/* Frame Filtering Allow Beacon frame reception */</span><span class="preprocessor"></span></div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#acba24fd5bec0154ea21465dac93ac580">   77</a></span>&#160;<span class="preprocessor">#define SYS_CFG_FFAD            0x00000008UL    </span><span class="comment">/* Frame Filtering Allow Data frame reception */</span><span class="preprocessor"></span></div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a975d5936ee08ac31ec2a8d0cdc60fdd3">   78</a></span>&#160;<span class="preprocessor">#define SYS_CFG_FFAA            0x00000010UL    </span><span class="comment">/* Frame Filtering Allow Acknowledgment frame reception */</span><span class="preprocessor"></span></div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a9195a831795ce38fe1dbf980b2425802">   79</a></span>&#160;<span class="preprocessor">#define SYS_CFG_FFAM            0x00000020UL    </span><span class="comment">/* Frame Filtering Allow MAC command frame reception */</span><span class="preprocessor"></span></div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#ad5163df57b1b48c68578164cf35ea00a">   80</a></span>&#160;<span class="preprocessor">#define SYS_CFG_FFAR            0x00000040UL    </span><span class="comment">/* Frame Filtering Allow Reserved frame types */</span><span class="preprocessor"></span></div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a39261b8d6fc91f70c6ed21027340e92e">   81</a></span>&#160;<span class="preprocessor">#define SYS_CFG_FFA4            0x00000080UL    </span><span class="comment">/* Frame Filtering Allow frames with frame type field of 4, (binary 100) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="comment">/*offset 8 */</span></div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a1fbf57a0ded54feae19ac79ef2c13f73">   83</a></span>&#160;<span class="preprocessor">#define SYS_CFG_FFA5            0x00000100UL    </span><span class="comment">/* Frame Filtering Allow frames with frame type field of 5, (binary 101) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#abd2f79f673e2cbfdd9ae6b6e7ae3e64a">   84</a></span>&#160;<span class="preprocessor">#define SYS_CFG_HIRQ_POL        0x00000200UL    </span><span class="comment">/* Host interrupt polarity */</span><span class="preprocessor"></span></div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a7ff6c62951b0f43e3a96be76283804a8">   85</a></span>&#160;<span class="preprocessor">#define SYS_CFG_SPI_EDGE        0x00000400UL    </span><span class="comment">/* SPI data launch edge */</span><span class="preprocessor"></span></div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#abbe2b6c29fb73145cd8cb9f2dca7b354">   86</a></span>&#160;<span class="preprocessor">#define SYS_CFG_DIS_FCE         0x00000800UL    </span><span class="comment">/* Disable frame check error handling */</span><span class="preprocessor"></span></div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a6d24b4ae981b5b1d6197a9720a45c18e">   87</a></span>&#160;<span class="preprocessor">#define SYS_CFG_DIS_DRXB        0x00001000UL    </span><span class="comment">/* Disable Double RX Buffer */</span><span class="preprocessor"></span></div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a77a580b5955a8886e7eb062611581ffe">   88</a></span>&#160;<span class="preprocessor">#define SYS_CFG_DIS_PHE         0x00002000UL    </span><span class="comment">/* Disable receiver abort on PHR error */</span><span class="preprocessor"></span></div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#af2cc6f4bbd8812fe9959bbe2b0c85390">   89</a></span>&#160;<span class="preprocessor">#define SYS_CFG_DIS_RSDE        0x00004000UL    </span><span class="comment">/* Disable Receiver Abort on RSD error */</span><span class="preprocessor"></span></div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a73441338a7070eba5f43b768aa4f3df3">   90</a></span>&#160;<span class="preprocessor">#define SYS_CFG_FCS_INIT2F      0x00008000UL    </span><span class="comment">/* initial seed value for the FCS generation and checking function */</span><span class="preprocessor"></span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment">/*offset 16 */</span></div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a2c8233562eb7c5abb8202d701fe4cf31">   92</a></span>&#160;<span class="preprocessor">#define SYS_CFG_PHR_MODE_00     0x00000000UL    </span><span class="comment">/* Standard Frame mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a3ef15aab95f803dbb0b90fed17f9d274">   93</a></span>&#160;<span class="preprocessor">#define SYS_CFG_PHR_MODE_11     0x00030000UL    </span><span class="comment">/* Long Frames mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#aaf07b88c1b2932a520dc48edd32ff1f8">   94</a></span>&#160;<span class="preprocessor">#define SYS_CFG_DIS_STXP        0x00040000UL    </span><span class="comment">/* Disable Smart TX Power control */</span><span class="preprocessor"></span></div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a51c56b6d87f24649ecb30691ca3c0d81">   95</a></span>&#160;<span class="preprocessor">#define SYS_CFG_RXM110K         0x00400000UL    </span><span class="comment">/* Receiver Mode 110 kbps data rate */</span><span class="preprocessor"></span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment">/*offset 24 */</span></div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a12d23c48aad2b676422d345ca0c9b439">   97</a></span>&#160;<span class="preprocessor">#define SYS_CFG_RXWTOE          0x10000000UL    </span><span class="comment">/* Receive Wait Timeout Enable. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#aa1b9caf35632d030926d6650d0dc94ce">   98</a></span>&#160;<span class="preprocessor">#define SYS_CFG_RXAUTR          0x20000000UL    </span><span class="comment">/* Receiver Auto-Re-enable. This bit is used to cause the receiver to re-enable automatically */</span><span class="preprocessor"></span></div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#ad2ebb676841b8a577fedad861deb4e34">   99</a></span>&#160;<span class="preprocessor">#define SYS_CFG_AUTOACK         0x40000000UL    </span><span class="comment">/* Automatic Acknowledgement Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a6de62cc531d5500f0f88bfa001aaae2a">  100</a></span>&#160;<span class="preprocessor">#define SYS_CFG_AACKPEND        0x80000000UL    </span><span class="comment">/* Automatic Acknowledgement Pending bit control */</span><span class="preprocessor"></span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="comment">/****************************************************************************/</span></div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a31270e00443e51812405a091c488a9d2">  106</a></span>&#160;<span class="preprocessor">#define SYS_TIME_ID             0x06            </span><span class="comment">/* System Time Counter (40-bit) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a3cb6a9407c6cc79639bade535de9021b">  107</a></span>&#160;<span class="preprocessor">#define SYS_TIME_LEN            (5)             </span><span class="comment">/* Note 40 bit register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="comment">/****************************************************************************/</span></div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a92342a9155f87d0eebb58f8875d357bd">  113</a></span>&#160;<span class="preprocessor">#define REG_07_ID_RESERVED      0x07</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="comment">/****************************************************************************/</span></div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a87799b56a05b9ace7c7f77577e4ef564">  118</a></span>&#160;<span class="preprocessor">#define TX_FCTRL_ID             0x08            </span><span class="comment">/* Transmit Frame Control */</span><span class="preprocessor"></span></div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a2a006754b675cd59d76aa71cd6cfe8e8">  119</a></span>&#160;<span class="preprocessor">#define TX_FCTRL_LEN            (5)             </span><span class="comment">/* Note 40 bit register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="comment">/*masks (low 32 bit) */</span></div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a37cd35c0bd564ca871dc00fd81256cda">  121</a></span>&#160;<span class="preprocessor">#define TX_FCTRL_TFLEN_MASK     0x0000007FUL    </span><span class="comment">/* bit mask to access Transmit Frame Length */</span><span class="preprocessor"></span></div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#aa9344aa9e30a199e7fb2d2bbdea6a3d5">  122</a></span>&#160;<span class="preprocessor">#define TX_FCTRL_TFLE_MASK      0x00000380UL    </span><span class="comment">/* bit mask to access Transmit Frame Length Extension */</span><span class="preprocessor"></span></div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#af8ffd44862d96ed77ae7803da6a0e3cc">  123</a></span>&#160;<span class="preprocessor">#define TX_FCTRL_FLE_MASK       0x000003FFUL    </span><span class="comment">/* bit mask to access Frame Length field */</span><span class="preprocessor"></span></div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a844c6ebaf942345f3697b019d2d376c9">  124</a></span>&#160;<span class="preprocessor">#define TX_FCTRL_TXBR_MASK      0x00006000UL    </span><span class="comment">/* bit mask to access Transmit Bit Rate */</span><span class="preprocessor"></span></div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a5a38dea61070337b863c6445917d7e3b">  125</a></span>&#160;<span class="preprocessor">#define TX_FCTRL_TXPRF_MASK     0x00030000UL    </span><span class="comment">/* bit mask to access Transmit Pulse Repetition Frequency */</span><span class="preprocessor"></span></div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a0c28a21b49d6516952df38d86c41320b">  126</a></span>&#160;<span class="preprocessor">#define TX_FCTRL_TXPSR_MASK     0x000C0000UL    </span><span class="comment">/* bit mask to access Transmit Preamble Symbol Repetitions (PSR). */</span><span class="preprocessor"></span></div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#ae87d700df40eb1c776dab3a545e0bf5a">  127</a></span>&#160;<span class="preprocessor">#define TX_FCTRL_PE_MASK        0x00300000UL    </span><span class="comment">/* bit mask to access Preamble Extension */</span><span class="preprocessor"></span></div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#ab16982a898971e288a5a46b0b03d1437">  128</a></span>&#160;<span class="preprocessor">#define TX_FCTRL_TXPSR_PE_MASK  0x003C0000UL    </span><span class="comment">/* bit mask to access Transmit Preamble Symbol Repetitions (PSR). */</span><span class="preprocessor"></span></div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a7656157ca7ed0af8a02804399373b7c8">  129</a></span>&#160;<span class="preprocessor">#define TX_FCTRL_SAFE_MASK_32   0xFFFFE3FFUL    </span><span class="comment">/* FSCTRL has fields which should always be writen zero */</span><span class="preprocessor"></span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="comment">/*offset 0 */</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="comment">/*offset 8 */</span></div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a9a509541466121e473983a9b27470fd8">  132</a></span>&#160;<span class="preprocessor">#define TX_FCTRL_TXBR_110k      0x00000000UL    </span><span class="comment">/* Transmit Bit Rate = 110k */</span><span class="preprocessor"></span></div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a6742d9d81f8ce3adc982873ee090ac44">  133</a></span>&#160;<span class="preprocessor">#define TX_FCTRL_TXBR_850k      0x00002000UL    </span><span class="comment">/* Transmit Bit Rate = 850k */</span><span class="preprocessor"></span></div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a3f11098f5a338267de710decc87123f8">  134</a></span>&#160;<span class="preprocessor">#define TX_FCTRL_TXBR_6M        0x00004000UL    </span><span class="comment">/* Transmit Bit Rate = 6.8M */</span><span class="preprocessor"></span></div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a6a548e476fb519ac7f723d797abdcc78">  135</a></span>&#160;<span class="preprocessor">#define TX_FCTRL_TXBR_SHFT      (13)            </span><span class="comment">/* shift to access Data Rate field */</span><span class="preprocessor"></span></div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#ae0192e1232c2ab0c8902aec26a0a4352">  136</a></span>&#160;<span class="preprocessor">#define TX_FCTRL_TR             0x00008000UL    </span><span class="comment">/* Transmit Ranging enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#ae39a60cbfa7ade7e0dc10f4794421f09">  137</a></span>&#160;<span class="preprocessor">#define TX_FCTRL_TR_SHFT        (15)            </span><span class="comment">/* shift to access Ranging bit */</span><span class="preprocessor"></span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="comment">/*offset 16 */</span></div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#aa5ed9d2993937e4dc7356eb9a3f7f5e1">  139</a></span>&#160;<span class="preprocessor">#define TX_FCTRL_TXPRF_SHFT     (16)            </span><span class="comment">/* shift to access Pulse Repetition Frequency field */</span><span class="preprocessor"></span></div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a79bca5deafb60e863cb488ae8483bda5">  140</a></span>&#160;<span class="preprocessor">#define TX_FCTRL_TXPRF_4M       0x00000000UL    </span><span class="comment">/* Transmit Pulse Repetition Frequency = 4 Mhz */</span><span class="preprocessor"></span></div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a470c03136291b1e66d7bf21093ab88fd">  141</a></span>&#160;<span class="preprocessor">#define TX_FCTRL_TXPRF_16M      0x00010000UL    </span><span class="comment">/* Transmit Pulse Repetition Frequency = 16 Mhz */</span><span class="preprocessor"></span></div><div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a0832d312f701f2f2633535d1328593c1">  142</a></span>&#160;<span class="preprocessor">#define TX_FCTRL_TXPRF_64M      0x00020000UL    </span><span class="comment">/* Transmit Pulse Repetition Frequency = 64 Mhz */</span><span class="preprocessor"></span></div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a514d7a9b25b901e91b4bfedcb11011cd">  143</a></span>&#160;<span class="preprocessor">#define TX_FCTRL_TXPSR_SHFT     (18)            </span><span class="comment">/* shift to access Preamble Symbol Repetitions field */</span><span class="preprocessor"></span></div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#ac5515163b316f584a2e34bd4597e3d4f">  144</a></span>&#160;<span class="preprocessor">#define TX_FCTRL_PE_SHFT        (20)            </span><span class="comment">/* shift to access Preamble length Extension to allow specification of non-standard values */</span><span class="preprocessor"></span></div><div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a979f797e10c64560a3c6c105e99ee8ed">  145</a></span>&#160;<span class="preprocessor">#define TX_FCTRL_TXPSR_PE_16    0x00000000UL    </span><span class="comment">/* bit mask to access Preamble Extension = 16 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a6ae7a3d3b3532d478f837a389e47dd32">  146</a></span>&#160;<span class="preprocessor">#define TX_FCTRL_TXPSR_PE_64    0x00040000UL    </span><span class="comment">/* bit mask to access Preamble Extension = 64 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a93ff8bb9ad872f813485fa11cd77b721">  147</a></span>&#160;<span class="preprocessor">#define TX_FCTRL_TXPSR_PE_128   0x00140000UL    </span><span class="comment">/* bit mask to access Preamble Extension = 128 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#ab075f587e42b193b7216d92dcea38b9a">  148</a></span>&#160;<span class="preprocessor">#define TX_FCTRL_TXPSR_PE_256   0x00240000UL    </span><span class="comment">/* bit mask to access Preamble Extension = 256 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#aaa15bfe48719ad3ff845393ddd51a3da">  149</a></span>&#160;<span class="preprocessor">#define TX_FCTRL_TXPSR_PE_512   0x00340000UL    </span><span class="comment">/* bit mask to access Preamble Extension = 512 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a1c629606e23ee161c98f078f05fa0359">  150</a></span>&#160;<span class="preprocessor">#define TX_FCTRL_TXPSR_PE_1024  0x00080000UL    </span><span class="comment">/* bit mask to access Preamble Extension = 1024 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a471fdd0f63989fdae665a38c4965e9f4">  151</a></span>&#160;<span class="preprocessor">#define TX_FCTRL_TXPSR_PE_1536  0x00180000UL    </span><span class="comment">/* bit mask to access Preamble Extension = 1536 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a3e50ee58714e9bc3099bc38909c37df8">  152</a></span>&#160;<span class="preprocessor">#define TX_FCTRL_TXPSR_PE_2048  0x00280000UL    </span><span class="comment">/* bit mask to access Preamble Extension = 2048 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#abaf64f81e3e1efe3a4a404ca8aca6fdd">  153</a></span>&#160;<span class="preprocessor">#define TX_FCTRL_TXPSR_PE_4096  0x000C0000UL    </span><span class="comment">/* bit mask to access Preamble Extension = 4096 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="comment">/*offset 24 */</span></div><div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a47275578ec0fe7010d39eeba30e26ebc">  155</a></span>&#160;<span class="preprocessor">#define TX_FCTRL_TXBOFFS_MASK   0xFF000000UL    </span><span class="comment">/* bit mask to access Transmit buffer index offset 10-bit field */</span><span class="preprocessor"></span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="comment">/*offset 32 */</span></div><div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#aaf3154418d2d4340f9d8cb38372ad270">  157</a></span>&#160;<span class="preprocessor">#define TX_FCTRL_IFSDELAY_MASK  0xFF00000000ULL </span><span class="comment">/* bit mask to access Inter-Frame Spacing field */</span><span class="preprocessor"></span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="comment">/****************************************************************************/</span></div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#ac64fce881fe6b4930810091163b48438">  162</a></span>&#160;<span class="preprocessor">#define TX_BUFFER_ID            0x09            </span><span class="comment">/* Transmit Data Buffer */</span><span class="preprocessor"></span></div><div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a06269539d15795f2dd4bb6cd474823e7">  163</a></span>&#160;<span class="preprocessor">#define TX_BUFFER_LEN           (1024)</span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="comment">/****************************************************************************/</span></div><div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#aa85e1173814848419e1d71b15ba059f9">  168</a></span>&#160;<span class="preprocessor">#define DX_TIME_ID              0x0A            </span><span class="comment">/* Delayed Send or Receive Time (40-bit) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a345d206d0d1b936f01f24847c9257810">  169</a></span>&#160;<span class="preprocessor">#define DX_TIME_LEN             (5)</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="comment">/****************************************************************************/</span></div><div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a86095112e860ddbc2097efad01787ad4">  174</a></span>&#160;<span class="preprocessor">#define REG_0B_ID_RESERVED      0x0B</span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="comment">/****************************************************************************/</span></div><div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a1fa3de4549ef0405c0ef6ab9f0b4f2a4">  179</a></span>&#160;<span class="preprocessor">#define RX_FWTO_ID              0x0C            </span><span class="comment">/* Receive Frame Wait Timeout Period */</span><span class="preprocessor"></span></div><div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a87c3423fe0ade424ef2c6df0c3392bd5">  180</a></span>&#160;<span class="preprocessor">#define RX_FWTO_LEN             (2)             </span><span class="comment">/* doc bug*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="comment">/*mask and shift */</span></div><div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a02adc95245e632355466a06e4b4d5d6a">  182</a></span>&#160;<span class="preprocessor">#define RX_FWTO_MASK            0xFFFF</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="comment">/****************************************************************************/</span></div><div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#aa5ee6a88c4cfd57e9f2805d304ec5300">  187</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_ID             0x0D            </span><span class="comment">/* System Control Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a09bfd8fd089d07d307629cb1d887b55b">  188</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_LEN            (4)</span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="comment">/*masks */</span></div><div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#ac45697b9932dd8008dbe24a2e7574b8b">  190</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_MASK_32        0x010003CFUL    </span><span class="comment">/* System Control Register access mask (all unused fields should always be writen as zero) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="comment">/*offset 0 */</span></div><div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#aa49e9530b7b602b725887aad83bd77e2">  192</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_SFCST          0x00000001UL    </span><span class="comment">/* Suppress Auto-FCS Transmission (on this frame) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a6a499cd8d9feb8321bfaa8331d5a6835">  193</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_TXSTRT         0x00000002UL    </span><span class="comment">/* Start Transmitting Now */</span><span class="preprocessor"></span></div><div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#acb2f2e2169a5dc7671dda4f23988aef8">  194</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_TXDLYS         0x00000004UL    </span><span class="comment">/* Transmitter Delayed Sending (initiates sending when SYS_TIME == TXD_TIME */</span><span class="preprocessor"></span></div><div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#aef721ee831b24d6a0923e648d5ef8b92">  195</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_CANSFCS        0x00000008UL    </span><span class="comment">/* Cancel Suppression of auto-FCS transmission (on the current frame) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a284b21755138af73364c30a680909d80">  196</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_TRXOFF         0x00000040UL    </span><span class="comment">/* Transceiver Off. Force Transciever OFF abort TX or RX immediately */</span><span class="preprocessor"></span></div><div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a152469a538ed2e284828d0d35f9202b2">  197</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_WAIT4RESP      0x00000080UL    </span><span class="comment">/* Wait for Response */</span><span class="preprocessor"></span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="comment">/*offset 8 */</span></div><div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a22c2a85161d7b229e98a219f110cb280">  199</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_RXENAB         0x00000100UL    </span><span class="comment">/* Enable Receiver Now */</span><span class="preprocessor"></span></div><div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#aee7e7dfdde39f79bd9ad7e291046ff19">  200</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_RXDLYE         0x00000200UL    </span><span class="comment">/* Receiver Delayed Enable (Enables Receiver when SY_TIME[0x??] == RXD_TIME[0x??] CHECK comment*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="comment">/*offset 16 */</span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="comment">/*offset 24 */</span></div><div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#ad4b9d0e57a1bb41b1a0982979e76e59a">  203</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_HSRBTOGGLE     0x01000000UL    </span><span class="comment">/* Host side receiver buffer pointer toggle - toggles 0/1 host side data set pointer */</span><span class="preprocessor"></span></div><div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#acf574e2458246105de5250b3b8a7f8f7">  204</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_HRBT           (SYS_CTRL_HSRBTOGGLE)</span></div><div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#aeb3669eeaadb76019385b31e1a249479">  205</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_HRBT_OFFSET    (3)</span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="comment">/****************************************************************************/</span></div><div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a219b5ba03d254ecf2079fb93cf0890c7">  210</a></span>&#160;<span class="preprocessor">#define SYS_MASK_ID             0x0E            </span><span class="comment">/* System Event Mask Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a2e600b92a30be52c22571116af7d5c1c">  211</a></span>&#160;<span class="preprocessor">#define SYS_MASK_LEN            (4)</span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="comment">/*masks */</span></div><div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#ad7464e238d48836c3c1158a234adfa55">  213</a></span>&#160;<span class="preprocessor">#define SYS_MASK_MASK_32        0x3FF7FFFEUL    </span><span class="comment">/* System Event Mask Register access mask (all unused fields should always be writen as zero) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="comment">/*offset 0 */</span></div><div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#aaf3f094259985db763135ecda49f82cc">  215</a></span>&#160;<span class="preprocessor">#define SYS_MASK_MCPLOCK        0x00000002UL    </span><span class="comment">/* Mask clock PLL lock event    */</span><span class="preprocessor"></span></div><div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a3e8f69187b4d94db0a42bb0e96d49281">  216</a></span>&#160;<span class="preprocessor">#define SYS_MASK_MESYNCR        0x00000004UL    </span><span class="comment">/* Mask clock PLL lock event    */</span><span class="preprocessor"></span></div><div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a20b1d1510b46ef3ca6d6ab58e9c709af">  217</a></span>&#160;<span class="preprocessor">#define SYS_MASK_MAAT           0x00000008UL    </span><span class="comment">/* Mask automatic acknowledge trigger event */</span><span class="preprocessor"></span></div><div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a22e149a3630da734b6017e09ad7c9d94">  218</a></span>&#160;<span class="preprocessor">#define SYS_MASK_MTXFRB         0x00000010UL    </span><span class="comment">/* Mask transmit frame begins event */</span><span class="preprocessor"></span></div><div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#ab183ec2f96c25d76dfd0c44f3519018c">  219</a></span>&#160;<span class="preprocessor">#define SYS_MASK_MTXPRS         0x00000020UL    </span><span class="comment">/* Mask transmit preamble sent event    */</span><span class="preprocessor"></span></div><div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#adab36aa16f16894a688dab4b81c2032c">  220</a></span>&#160;<span class="preprocessor">#define SYS_MASK_MTXPHS         0x00000040UL    </span><span class="comment">/* Mask transmit PHY Header Sent event  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#ae1ac29b1d694eea6787f312483bdcb95">  221</a></span>&#160;<span class="preprocessor">#define SYS_MASK_MTXFRS         0x00000080UL    </span><span class="comment">/* Mask transmit frame sent event   */</span><span class="preprocessor"></span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="comment">/*offset 8 */</span></div><div class="line"><a name="l00223"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a9f7fb9a34dd48fb94febcc35a9f51c7c">  223</a></span>&#160;<span class="preprocessor">#define SYS_MASK_MRXPRD         0x00000100UL    </span><span class="comment">/* Mask receiver preamble detected event    */</span><span class="preprocessor"></span></div><div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a47864d690c9c7d00c84e406c38e1be64">  224</a></span>&#160;<span class="preprocessor">#define SYS_MASK_MRXSFDD        0x00000200UL    </span><span class="comment">/* Mask receiver SFD detected event */</span><span class="preprocessor"></span></div><div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#ad859240cf24abc4a61c6a484aed2d0b5">  225</a></span>&#160;<span class="preprocessor">#define SYS_MASK_MLDEDONE       0x00000400UL    </span><span class="comment">/* Mask LDE processing done event   */</span><span class="preprocessor"></span></div><div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a90b5ec85c09c5fe1219a193ec927c424">  226</a></span>&#160;<span class="preprocessor">#define SYS_MASK_MRXPHD         0x00000800UL    </span><span class="comment">/* Mask receiver PHY header detect event    */</span><span class="preprocessor"></span></div><div class="line"><a name="l00227"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a172be7a87ce7eaf55909478ceaf7ab6c">  227</a></span>&#160;<span class="preprocessor">#define SYS_MASK_MRXPHE         0x00001000UL    </span><span class="comment">/* Mask receiver PHY header error event */</span><span class="preprocessor"></span></div><div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#aa9ed30ad442284e2533832975f7a7c99">  228</a></span>&#160;<span class="preprocessor">#define SYS_MASK_MRXDFR         0x00002000UL    </span><span class="comment">/* Mask receiver data frame ready event */</span><span class="preprocessor"></span></div><div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a71bf88ce6954edaa110fdbcc002b6c4a">  229</a></span>&#160;<span class="preprocessor">#define SYS_MASK_MRXFCG         0x00004000UL    </span><span class="comment">/* Mask receiver FCS good event */</span><span class="preprocessor"></span></div><div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#aa978f4525eada98829d5f14ca2be727c">  230</a></span>&#160;<span class="preprocessor">#define SYS_MASK_MRXFCE         0x00008000UL    </span><span class="comment">/* Mask receiver FCS error event    */</span><span class="preprocessor"></span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="comment">/*offset 16 */</span></div><div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#ae21209f6244038b9161b81dc9e610945">  232</a></span>&#160;<span class="preprocessor">#define SYS_MASK_MRXRFSL        0x00010000UL    </span><span class="comment">/* Mask receiver Reed Solomon Frame Sync Loss event */</span><span class="preprocessor"></span></div><div class="line"><a name="l00233"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#abd6ace1ba636a5a2fa455654f5fc10a6">  233</a></span>&#160;<span class="preprocessor">#define SYS_MASK_MRXRFTO        0x00020000UL    </span><span class="comment">/* Mask Receive Frame Wait Timeout event    */</span><span class="preprocessor"></span></div><div class="line"><a name="l00234"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a23aff814e4d440e1a914e4da86d4dfe9">  234</a></span>&#160;<span class="preprocessor">#define SYS_MASK_MLDEERR        0x00040000UL    </span><span class="comment">/* Mask leading edge detection processing error event   */</span><span class="preprocessor"></span></div><div class="line"><a name="l00235"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a7c8482506cb7963ba7b7fbe647c6ad15">  235</a></span>&#160;<span class="preprocessor">#define SYS_MASK_MRXOVRR        0x00100000UL    </span><span class="comment">/* Mask Receiver Overrun event  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00236"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#ac0ed4e112cd6359db64c1f4048b1cde9">  236</a></span>&#160;<span class="preprocessor">#define SYS_MASK_MRXPTO         0x00200000UL    </span><span class="comment">/* Mask Preamble detection timeout event    */</span><span class="preprocessor"></span></div><div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#ad013eee0bd1c4973b9792a89babf8acc">  237</a></span>&#160;<span class="preprocessor">#define SYS_MASK_MGPIOIRQ       0x00400000UL    </span><span class="comment">/* Mask GPIO interrupt event    */</span><span class="preprocessor"></span></div><div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a68aa8236cf02a79220d2378510efbe4c">  238</a></span>&#160;<span class="preprocessor">#define SYS_MASK_MSLP2INIT      0x00800000UL    </span><span class="comment">/* Mask SLEEP to INIT event */</span><span class="preprocessor"></span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="comment">/*offset 24*/</span></div><div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a3497b4fae97470362fbcccda30e732e2">  240</a></span>&#160;<span class="preprocessor">#define SYS_MASK_MRFPLLLL       0x01000000UL    </span><span class="comment">/* Mask RF PLL Loosing Lock warning event   */</span><span class="preprocessor"></span></div><div class="line"><a name="l00241"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a97f22847489e6e2b62dbe6366fecdda7">  241</a></span>&#160;<span class="preprocessor">#define SYS_MASK_MCPLLLL        0x02000000UL    </span><span class="comment">/* Mask Clock PLL Loosing Lock warning event    */</span><span class="preprocessor"></span></div><div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#aa3cafc5844c392bce8c0d8cd2a5d253e">  242</a></span>&#160;<span class="preprocessor">#define SYS_MASK_MRXSFDTO       0x04000000UL    </span><span class="comment">/* Mask Receive SFD timeout event   */</span><span class="preprocessor"></span></div><div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a54b92b3f1f7f88fa347af203e3418216">  243</a></span>&#160;<span class="preprocessor">#define SYS_MASK_MHPDWARN       0x08000000UL    </span><span class="comment">/* Mask Half Period Delay Warning event */</span><span class="preprocessor"></span></div><div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#ad05a235170eed693d1053c9bf5d459ff">  244</a></span>&#160;<span class="preprocessor">#define SYS_MASK_MTXBERR        0x10000000UL    </span><span class="comment">/* Mask Transmit Buffer Error event */</span><span class="preprocessor"></span></div><div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#ab733c33bc5b08e56f7aafeeef7301e26">  245</a></span>&#160;<span class="preprocessor">#define SYS_MASK_MAFFREJ        0x20000000UL    </span><span class="comment">/* Mask Automatic Frame Filtering rejection event   */</span><span class="preprocessor"></span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="comment">/****************************************************************************/</span></div><div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#adeeac09a1435acb863b0cd44ccf4643e">  250</a></span>&#160;<span class="preprocessor">#define SYS_STATUS_ID           0x0F            </span><span class="comment">/* System event Status Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a544f308cdc8de9db9cfcede83bb883e2">  251</a></span>&#160;<span class="preprocessor">#define SYS_STATUS_LEN          (5)             </span><span class="comment">/* Note 40 bit register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="comment">/*masks */</span></div><div class="line"><a name="l00253"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a55cee6a5e05ae67eb91a709afdf23041">  253</a></span>&#160;<span class="preprocessor">#define SYS_STATUS_MASK_32      0xFFF7FFFFUL    </span><span class="comment">/* System event Status Register access mask (all unused fields should always be writen as zero) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="comment">/*offset 0 */</span></div><div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a8cf33acb1eada232b4c03c90f3eb51d6">  255</a></span>&#160;<span class="preprocessor">#define SYS_STATUS_IRQS         0x00000001UL    </span><span class="comment">/* Interrupt Request Status READ ONLY */</span><span class="preprocessor"></span></div><div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a2ac4f4a9893d93445dbaf697ec0ba76c">  256</a></span>&#160;<span class="preprocessor">#define SYS_STATUS_CPLOCK       0x00000002UL    </span><span class="comment">/* Clock PLL Lock */</span><span class="preprocessor"></span></div><div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#ac680e5ac619235287160945cac77666a">  257</a></span>&#160;<span class="preprocessor">#define SYS_STATUS_ESYNCR       0x00000004UL    </span><span class="comment">/* External Sync Clock Reset */</span><span class="preprocessor"></span></div><div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a7dda0978b03da373d6c0fd61d67eff43">  258</a></span>&#160;<span class="preprocessor">#define SYS_STATUS_AAT          0x00000008UL    </span><span class="comment">/* Automatic Acknowledge Trigger */</span><span class="preprocessor"></span></div><div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a22c420d91ef571d486205c01ecf3bd89">  259</a></span>&#160;<span class="preprocessor">#define SYS_STATUS_TXFRB        0x00000010UL    </span><span class="comment">/* Transmit Frame Begins */</span><span class="preprocessor"></span></div><div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#ae0a39895392e9dc99b28fc7bb669ca27">  260</a></span>&#160;<span class="preprocessor">#define SYS_STATUS_TXPRS        0x00000020UL    </span><span class="comment">/* Transmit Preamble Sent */</span><span class="preprocessor"></span></div><div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a5f2401ac28ed578e14d5bc300acc14e9">  261</a></span>&#160;<span class="preprocessor">#define SYS_STATUS_TXPHS        0x00000040UL    </span><span class="comment">/* Transmit PHY Header Sent */</span><span class="preprocessor"></span></div><div class="line"><a name="l00262"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a52acd338ad5b409cf37eb741ff48c012">  262</a></span>&#160;<span class="preprocessor">#define SYS_STATUS_TXFRS        0x00000080UL    </span><span class="comment">/* Transmit Frame Sent: This is set when the transmitter has completed the sending of a frame */</span><span class="preprocessor"></span></div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="comment">/*offset 8 */</span></div><div class="line"><a name="l00264"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#ab4fd1c78d5f09fb5559c4f48a26a4245">  264</a></span>&#160;<span class="preprocessor">#define SYS_STATUS_RXPRD        0x00000100UL    </span><span class="comment">/* Receiver Preamble Detected status */</span><span class="preprocessor"></span></div><div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a8cf4e6745aff6f5fd90c0a3ac3faf861">  265</a></span>&#160;<span class="preprocessor">#define SYS_STATUS_RXSFDD       0x00000200UL    </span><span class="comment">/* Receiver Start Frame Delimiter Detected. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a70b544d858c4690fe470f161c01b1268">  266</a></span>&#160;<span class="preprocessor">#define SYS_STATUS_LDEDONE      0x00000400UL    </span><span class="comment">/* LDE processing done */</span><span class="preprocessor"></span></div><div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#afaba7d9ecbab0d415786401508f3f32b">  267</a></span>&#160;<span class="preprocessor">#define SYS_STATUS_RXPHD        0x00000800UL    </span><span class="comment">/* Receiver PHY Header Detect */</span><span class="preprocessor"></span></div><div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#ab22cd81ecf063bed0870875c16c368e4">  268</a></span>&#160;<span class="preprocessor">#define SYS_STATUS_RXPHE        0x00001000UL    </span><span class="comment">/* Receiver PHY Header Error */</span><span class="preprocessor"></span></div><div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a8d863c1facd288b683c9593b5bb16f13">  269</a></span>&#160;<span class="preprocessor">#define SYS_STATUS_RXDFR        0x00002000UL    </span><span class="comment">/* Receiver Data Frame Ready */</span><span class="preprocessor"></span></div><div class="line"><a name="l00270"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a87448e3ba3e8ed00210836e730fc3018">  270</a></span>&#160;<span class="preprocessor">#define SYS_STATUS_RXFCG        0x00004000UL    </span><span class="comment">/* Receiver FCS Good */</span><span class="preprocessor"></span></div><div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a4fd3dd0109e04c895eed63dae6ba5b8f">  271</a></span>&#160;<span class="preprocessor">#define SYS_STATUS_RXFCE        0x00008000UL    </span><span class="comment">/* Receiver FCS Error */</span><span class="preprocessor"></span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="comment">/*offset 16 */</span></div><div class="line"><a name="l00273"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a6c1bfd6270ab6fab0cb93d95103f3bef">  273</a></span>&#160;<span class="preprocessor">#define SYS_STATUS_RXRFSL       0x00010000UL    </span><span class="comment">/* Receiver Reed Solomon Frame Sync Loss */</span><span class="preprocessor"></span></div><div class="line"><a name="l00274"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#ae9f0e5dfa940b236fd41d1bea2ae1522">  274</a></span>&#160;<span class="preprocessor">#define SYS_STATUS_RXRFTO       0x00020000UL    </span><span class="comment">/* Receive Frame Wait Timeout */</span><span class="preprocessor"></span></div><div class="line"><a name="l00275"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#ad623901bc5c639bb502865040e464448">  275</a></span>&#160;<span class="preprocessor">#define SYS_STATUS_LDEERR       0x00040000UL    </span><span class="comment">/* Leading edge detection processing error */</span><span class="preprocessor"></span></div><div class="line"><a name="l00276"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#ab0cf7f56b0802d8d707219deca94e8af">  276</a></span>&#160;<span class="preprocessor">#define SYS_STATUS_reserved     0x00080000UL    </span><span class="comment">/* bit19 reserved */</span><span class="preprocessor"></span></div><div class="line"><a name="l00277"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#abd513723e610f0420d17bea6f7969a61">  277</a></span>&#160;<span class="preprocessor">#define SYS_STATUS_RXOVRR       0x00100000UL    </span><span class="comment">/* Receiver Overrun */</span><span class="preprocessor"></span></div><div class="line"><a name="l00278"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a2b75469680e446c4158dcf03afec9f27">  278</a></span>&#160;<span class="preprocessor">#define SYS_STATUS_RXPTO        0x00200000UL    </span><span class="comment">/* Preamble detection timeout */</span><span class="preprocessor"></span></div><div class="line"><a name="l00279"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a46598eab6c8c489e1d696ac7cf428b4c">  279</a></span>&#160;<span class="preprocessor">#define SYS_STATUS_GPIOIRQ      0x00400000UL    </span><span class="comment">/* GPIO interrupt */</span><span class="preprocessor"></span></div><div class="line"><a name="l00280"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a8fe6e454513146c9ebabd493c85cf7fa">  280</a></span>&#160;<span class="preprocessor">#define SYS_STATUS_SLP2INIT     0x00800000UL    </span><span class="comment">/* SLEEP to INIT */</span><span class="preprocessor"></span></div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="comment">/*offset 24 */</span></div><div class="line"><a name="l00282"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a9ab2a73cec3750d74ee0cd23410054bd">  282</a></span>&#160;<span class="preprocessor">#define SYS_STATUS_RFPLL_LL     0x01000000UL    </span><span class="comment">/* RF PLL Losing Lock */</span><span class="preprocessor"></span></div><div class="line"><a name="l00283"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#ac645974f563aa3f1ce303df8fe794481">  283</a></span>&#160;<span class="preprocessor">#define SYS_STATUS_CLKPLL_LL    0x02000000UL    </span><span class="comment">/* Clock PLL Losing Lock */</span><span class="preprocessor"></span></div><div class="line"><a name="l00284"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a59fba4244424c2f085ff3c722b53e549">  284</a></span>&#160;<span class="preprocessor">#define SYS_STATUS_RXSFDTO      0x04000000UL    </span><span class="comment">/* Receive SFD timeout */</span><span class="preprocessor"></span></div><div class="line"><a name="l00285"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a4efda718ca2e1f6ea38e02ef1e1a8e11">  285</a></span>&#160;<span class="preprocessor">#define SYS_STATUS_HPDWARN      0x08000000UL    </span><span class="comment">/* Half Period Delay Warning */</span><span class="preprocessor"></span></div><div class="line"><a name="l00286"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#abeb1fc19e2983d4145d0437e501a147a">  286</a></span>&#160;<span class="preprocessor">#define SYS_STATUS_TXBERR       0x10000000UL    </span><span class="comment">/* Transmit Buffer Error */</span><span class="preprocessor"></span></div><div class="line"><a name="l00287"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a73cd97a383d4213f3db2b2efb372ac34">  287</a></span>&#160;<span class="preprocessor">#define SYS_STATUS_AFFREJ       0x20000000UL    </span><span class="comment">/* Automatic Frame Filtering rejection */</span><span class="preprocessor"></span></div><div class="line"><a name="l00288"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#ad0ce511b6a007842cf18cd9dd6142305">  288</a></span>&#160;<span class="preprocessor">#define SYS_STATUS_HSRBP        0x40000000UL    </span><span class="comment">/* Host Side Receive Buffer Pointer */</span><span class="preprocessor"></span></div><div class="line"><a name="l00289"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#acd935ee553caaf570893a4f94375f877">  289</a></span>&#160;<span class="preprocessor">#define SYS_STATUS_ICRBP        0x80000000UL    </span><span class="comment">/* IC side Receive Buffer Pointer READ ONLY */</span><span class="preprocessor"></span></div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="comment">/*offset 32 */</span></div><div class="line"><a name="l00291"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a763dfb7f25616c5199e77fa6f242b8d4">  291</a></span>&#160;<span class="preprocessor">#define SYS_STATUS_RXRSCS       0x0100000000ULL </span><span class="comment">/* Receiver Reed-Solomon Correction Status */</span><span class="preprocessor"></span></div><div class="line"><a name="l00292"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a703ca097769c98fc0d4c6e7e11eb0275">  292</a></span>&#160;<span class="preprocessor">#define SYS_STATUS_RXPREJ       0x0200000000ULL </span><span class="comment">/* Receiver Preamble Rejection */</span><span class="preprocessor"></span></div><div class="line"><a name="l00293"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#ae09ba358b9a66188f434dba2fe1f0526">  293</a></span>&#160;<span class="preprocessor">#define SYS_STATUS_TXPUTE       0x0400000000ULL </span><span class="comment">/* Transmit power up time error */</span><span class="preprocessor"></span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;</div><div class="line"><a name="l00295"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a6e8706c8b1102e6a43fd0a3873b5726c">  295</a></span>&#160;<span class="preprocessor">#define SYS_STATUS_TXERR        (0x0408)        </span><span class="comment">/* These bits are the 16 high bits of status register TXPUTE and HPDWARN flags */</span><span class="preprocessor"></span></div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;</div><div class="line"><a name="l00297"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#aca7e764e5539c10a4f06692e0eef2921">  297</a></span>&#160;<span class="preprocessor">#define CLEAR_ALLRXGOOD_EVENTS  (SYS_STATUS_RXDFR | SYS_STATUS_RXFCG | SYS_STATUS_RXPRD | \</span></div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="preprocessor">                                SYS_STATUS_RXSFDD | SYS_STATUS_RXPHD | SYS_STATUS_LDEDONE) </span><span class="comment">/* Clear all RX event flags after a packet reception */</span><span class="preprocessor"></span></div><div class="line"><a name="l00299"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#aaa2d1a1171af97ea7c1e995fdecd7ede">  299</a></span>&#160;<span class="preprocessor">#define CLEAR_DBLBUFF_EVENTS    (SYS_STATUS_RXDFR | SYS_STATUS_RXFCG) //| SYS_STATUS_LDEDONE)</span></div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;</div><div class="line"><a name="l00301"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#aa92f33f5e885c9b027aa981257a7cda6">  301</a></span>&#160;<span class="preprocessor">#define CLEAR_ALLRXERROR_EVENTS (SYS_STATUS_RXPHE | SYS_STATUS_RXFCE | SYS_STATUS_RXRFSL | \</span></div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="preprocessor">                                SYS_STATUS_RXSFDTO | SYS_STATUS_RXRFTO | SYS_STATUS_RXPTO |\</span></div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="preprocessor">                                SYS_STATUS_AFFREJ | SYS_STATUS_LDEERR) </span><span class="comment">/* Clear all RX event flags after an rx error */</span><span class="preprocessor"></span></div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;</div><div class="line"><a name="l00305"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#ade323f926df2c969ab7a86c32611991f">  305</a></span>&#160;<span class="preprocessor">#define CLEAR_ALLTX_EVENTS      (SYS_STATUS_AAT | SYS_STATUS_TXFRB | SYS_STATUS_TXPRS | \</span></div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="preprocessor">                                SYS_STATUS_TXPHS | SYS_STATUS_TXFRS ) </span><span class="comment">/* Clear all TX event flags */</span><span class="preprocessor"></span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="comment">/****************************************************************************/</span></div><div class="line"><a name="l00312"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#af7a34f290dbabd0881b1c140ae3a3152">  312</a></span>&#160;<span class="preprocessor">#define RX_FINFO_ID             0x10            </span><span class="comment">/* RX Frame Information (in double buffer set) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00313"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a47d624719a85942b31bfe032e59e3d00">  313</a></span>&#160;<span class="preprocessor">#define RX_FINFO_LEN            (4)</span></div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="comment">/*mask and shift */</span></div><div class="line"><a name="l00315"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a2e3fee8000a7c8edafa87c1094f490fe">  315</a></span>&#160;<span class="preprocessor">#define RX_FINFO_MASK_32        0xFFFFFBFFUL    </span><span class="comment">/* System event Status Register access mask (all unused fields should always be writen as zero) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00316"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#ad0230b7e7ba767094703b436c9c3e621">  316</a></span>&#160;<span class="preprocessor">#define RX_FINFO_RXFLEN_MASK    0x0000007FUL    </span><span class="comment">/* Receive Frame Length (0 to 127) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00317"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a00384c4f9351cca5c4ba39c31acf91f5">  317</a></span>&#160;<span class="preprocessor">#define RX_FINFO_RXFLE_MASK     0x00000380UL    </span><span class="comment">/* Receive Frame Length Extension (0 to 7)&lt;&lt;7 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00318"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a6f41453f0ddf2d22c3ad6b999028848b">  318</a></span>&#160;<span class="preprocessor">#define RX_FINFO_RXFL_MASK_1023 0x000003FFUL    </span><span class="comment">/* Receive Frame Length Extension (0 to 1023) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;</div><div class="line"><a name="l00320"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a83f9318c2d9e69d014d3633e3ef2fe71">  320</a></span>&#160;<span class="preprocessor">#define RX_FINFO_RXNSPL_MASK    0x00001800UL    </span><span class="comment">/* Receive Non-Standard Preamble Length */</span><span class="preprocessor"></span></div><div class="line"><a name="l00321"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#af0203f9e82ab6881c466ee985098f040">  321</a></span>&#160;<span class="preprocessor">#define RX_FINFO_RXPSR_MASK     0x000C0000UL    </span><span class="comment">/* RX Preamble Repetition. 00 = 16 symbols, 01 = 64 symbols, 10 = 1024 symbols, 11 = 4096 symbols */</span><span class="preprocessor"></span></div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;</div><div class="line"><a name="l00323"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a49cf4d366f36a9dd9fc053639776c7fe">  323</a></span>&#160;<span class="preprocessor">#define RX_FINFO_RXPEL_MASK     0x000C1800UL    </span><span class="comment">/* Receive Preamble Length = RXPSR+RXNSPL */</span><span class="preprocessor"></span></div><div class="line"><a name="l00324"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#ae9d6a5e305b9352e88bec59517545567">  324</a></span>&#160;<span class="preprocessor">#define RX_FINFO_RXPEL_64       0x00040000UL    </span><span class="comment">/* Receive Preamble length = 64 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00325"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#ae5ed2a571a42b9c916d8832e83ea4603">  325</a></span>&#160;<span class="preprocessor">#define RX_FINFO_RXPEL_128      0x00040800UL    </span><span class="comment">/* Receive Preamble length = 128 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00326"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a0f28de9732b217b6f2f427b3d74c0d28">  326</a></span>&#160;<span class="preprocessor">#define RX_FINFO_RXPEL_256      0x00041000UL    </span><span class="comment">/* Receive Preamble length = 256 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00327"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#ab379eb05bf1fbd947fca6d780900c464">  327</a></span>&#160;<span class="preprocessor">#define RX_FINFO_RXPEL_512      0x00041800UL    </span><span class="comment">/* Receive Preamble length = 512 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00328"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#aa81b34c9dcaaf535e89fa758d979fbe4">  328</a></span>&#160;<span class="preprocessor">#define RX_FINFO_RXPEL_1024     0x00080000UL    </span><span class="comment">/* Receive Preamble length = 1024 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00329"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#aaa5dfb9366476d05809b7837c8484a47">  329</a></span>&#160;<span class="preprocessor">#define RX_FINFO_RXPEL_1536     0x00080800UL    </span><span class="comment">/* Receive Preamble length = 1536 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00330"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a504c5508ac6db9b3d94cbac6ec6ca5d3">  330</a></span>&#160;<span class="preprocessor">#define RX_FINFO_RXPEL_2048     0x00081000UL    </span><span class="comment">/* Receive Preamble length = 2048 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00331"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#aef2420881d3903a3d5521fbb57124136">  331</a></span>&#160;<span class="preprocessor">#define RX_FINFO_RXPEL_4096     0x000C0000UL    </span><span class="comment">/* Receive Preamble length = 4096 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;</div><div class="line"><a name="l00333"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a53646ebb549ed98e2f623e00df503fcc">  333</a></span>&#160;<span class="preprocessor">#define RX_FINFO_RXBR_MASK      0x00006000UL    </span><span class="comment">/* Receive Bit Rate report. This field reports the received bit rate */</span><span class="preprocessor"></span></div><div class="line"><a name="l00334"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#aeaf3e6a22069d3d538245c970ad6f9f8">  334</a></span>&#160;<span class="preprocessor">#define RX_FINFO_RXBR_110k      0x00000000UL    </span><span class="comment">/* Received bit rate = 110 kbps */</span><span class="preprocessor"></span></div><div class="line"><a name="l00335"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a7af6842f988b52037e394b327dda66c8">  335</a></span>&#160;<span class="preprocessor">#define RX_FINFO_RXBR_850k      0x00002000UL    </span><span class="comment">/* Received bit rate = 850 kbps */</span><span class="preprocessor"></span></div><div class="line"><a name="l00336"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#ad9c877f958cc6458f0578fc824231f1f">  336</a></span>&#160;<span class="preprocessor">#define RX_FINFO_RXBR_6M        0x00004000UL    </span><span class="comment">/* Received bit rate = 6.8 Mbps */</span><span class="preprocessor"></span></div><div class="line"><a name="l00337"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a100792c09a4fd69af5658f6ef55a4bde">  337</a></span>&#160;<span class="preprocessor">#define RX_FINFO_RXBR_SHIFT     (13)</span></div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;</div><div class="line"><a name="l00339"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a441fdecbb85ffb41329615a227738c4c">  339</a></span>&#160;<span class="preprocessor">#define RX_FINFO_RNG            0x00008000UL    </span><span class="comment">/* Receiver Ranging. Ranging bit in the received PHY header identifying the frame as a ranging packet. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00340"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a2116c8877e179dad4f88dea46930980b">  340</a></span>&#160;<span class="preprocessor">#define RX_FINFO_RNG_SHIFT      (15)</span></div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;</div><div class="line"><a name="l00342"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a086befa3f708b6ecc36506c6c7432d31">  342</a></span>&#160;<span class="preprocessor">#define RX_FINFO_RXPRF_MASK     0x00030000UL    </span><span class="comment">/* RX Pulse Repetition Rate report */</span><span class="preprocessor"></span></div><div class="line"><a name="l00343"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a3dd9aff441d650464410585620dcf9ee">  343</a></span>&#160;<span class="preprocessor">#define RX_FINFO_RXPRF_16M      0x00010000UL    </span><span class="comment">/* PRF being employed in the receiver = 16M */</span><span class="preprocessor"></span></div><div class="line"><a name="l00344"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#ad6383255bd5ff6fd587ae16e0d1fa52c">  344</a></span>&#160;<span class="preprocessor">#define RX_FINFO_RXPRF_64M      0x00020000UL    </span><span class="comment">/* PRF being employed in the receiver = 64M */</span><span class="preprocessor"></span></div><div class="line"><a name="l00345"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#aa823cc4422fae85b0e9c31f34ae4e7d4">  345</a></span>&#160;<span class="preprocessor">#define RX_FINFO_RXPRF_SHIFT    (16)</span></div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;</div><div class="line"><a name="l00347"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a69e25249ff2c759040ae614953fd75d6">  347</a></span>&#160;<span class="preprocessor">#define RX_FINFO_RXPACC_MASK    0xFFF00000UL    </span><span class="comment">/* Preamble Accumulation Count */</span><span class="preprocessor"></span></div><div class="line"><a name="l00348"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a1c8bd713f3bced4169f76a487d0f59b1">  348</a></span>&#160;<span class="preprocessor">#define RX_FINFO_RXPACC_SHIFT   (20)</span></div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;</div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="comment">/****************************************************************************/</span></div><div class="line"><a name="l00354"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a4083cd58f0401dfa3f7e047fad4d61f5">  354</a></span>&#160;<span class="preprocessor">#define RX_BUFFER_ID            0x11            </span><span class="comment">/* Receive Data Buffer (in double buffer set) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00355"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a02af5673dcad8e0c27e9a81089f6595b">  355</a></span>&#160;<span class="preprocessor">#define RX_BUFFER_LEN           (1024)</span></div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="comment">/****************************************************************************/</span></div><div class="line"><a name="l00361"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#aa1438373974087885c44cf9c6a100ca8">  361</a></span>&#160;<span class="preprocessor">#define RX_FQUAL_ID             0x12            </span><span class="comment">/* Rx Frame Quality information (in double buffer set) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00362"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a618d35b2c1b37102708fbc5cd8427be0">  362</a></span>&#160;<span class="preprocessor">#define RX_FQUAL_LEN            (8)             </span><span class="comment">/* note 64 bit register*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="comment">/*mask and shift */</span></div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="comment">/*offset 0 */</span></div><div class="line"><a name="l00365"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#aaee1366e28a09c0e921e668d408a2624">  365</a></span>&#160;<span class="preprocessor">#define RX_EQUAL_STD_NOISE_MASK 0x0000FFFFULL   </span><span class="comment">/* Standard Deviation of Noise */</span><span class="preprocessor"></span></div><div class="line"><a name="l00366"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a74d5eb64176f506ad0dfdc0ba04417d5">  366</a></span>&#160;<span class="preprocessor">#define RX_EQUAL_STD_NOISE_SHIFT (0)</span></div><div class="line"><a name="l00367"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#af652ff68c3484f607ac90a0ed2f3fc97">  367</a></span>&#160;<span class="preprocessor">#define STD_NOISE_MASK          RX_EQUAL_STD_NOISE_MASK</span></div><div class="line"><a name="l00368"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#ae89380117176b3ec684b83025474dde6">  368</a></span>&#160;<span class="preprocessor">#define STD_NOISE_SHIFT         RX_EQUAL_STD_NOISE_SHIFT</span></div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="comment">/*offset 16 */</span></div><div class="line"><a name="l00370"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#aca409567e0cd50ee9a2cb6244cb5069e">  370</a></span>&#160;<span class="preprocessor">#define RX_EQUAL_FP_AMPL2_MASK  0xFFFF0000ULL   </span><span class="comment">/* First Path Amplitude point 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00371"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a60cd0337c1ae0b2a7cbe4baf1936661f">  371</a></span>&#160;<span class="preprocessor">#define RX_EQUAL_FP_AMPL2_SHIFT (16)</span></div><div class="line"><a name="l00372"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#ae3fb1f90daa44802a59ca17c6d01dfb6">  372</a></span>&#160;<span class="preprocessor">#define FP_AMPL2_MASK           RX_EQUAL_FP_AMPL2_MASK</span></div><div class="line"><a name="l00373"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#ada5980b81b328a3c9a7a02969145a21c">  373</a></span>&#160;<span class="preprocessor">#define FP_AMPL2_SHIFT          RX_EQUAL_FP_AMPL2_SHIFT</span></div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="comment">/*offset 32*/</span></div><div class="line"><a name="l00375"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a7271e99fd9b4e78de5c705804cc21670">  375</a></span>&#160;<span class="preprocessor">#define RX_EQUAL_PP_AMPL3_MASK  0x0000FFFF00000000ULL   </span><span class="comment">/* First Path Amplitude point 3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00376"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a9c26e1a22060d88702228def2c40ad14">  376</a></span>&#160;<span class="preprocessor">#define RX_EQUAL_PP_AMPL3_SHIFT (32)</span></div><div class="line"><a name="l00377"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a51bb3e55359e6ecabc64400b5301711b">  377</a></span>&#160;<span class="preprocessor">#define PP_AMPL3_MASK           RX_EQUAL_PP_AMPL3_MASK</span></div><div class="line"><a name="l00378"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a4c9b5b6a1a7e0bdb1e73bc7a4d5b3780">  378</a></span>&#160;<span class="preprocessor">#define PP_AMPL3_SHIFT          RX_EQUAL_PP_AMPL3_SHIFT</span></div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="comment">/*offset 48*/</span></div><div class="line"><a name="l00380"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#aff69b2bc8efbe47473e2c1892e71c5f9">  380</a></span>&#160;<span class="preprocessor">#define RX_EQUAL_CIR_MXG_MASK   0xFFFF000000000000ULL   </span><span class="comment">/* Channel Impulse Response Max Growth */</span><span class="preprocessor"></span></div><div class="line"><a name="l00381"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a5400f1a48aadb19c1738d82bec88d41c">  381</a></span>&#160;<span class="preprocessor">#define RX_EQUAL_CIR_MXG_SHIFT  (48)</span></div><div class="line"><a name="l00382"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#ab3f179ac04e0b35ebe909f67b0e294ab">  382</a></span>&#160;<span class="preprocessor">#define CIR_MXG_MASK            RX_EQUAL_CIR_MXG_MASK</span></div><div class="line"><a name="l00383"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#adfb450c2a2bc3aaa20d2e19ffed4f8d7">  383</a></span>&#160;<span class="preprocessor">#define CIR_MXG_SHIFT           RX_EQUAL_CIR_MXG_SHIFT</span></div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;</div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;</div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;</div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="comment">/****************************************************************************/</span></div><div class="line"><a name="l00395"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a0ddac39358a872ee845cf042c7ef8976">  395</a></span>&#160;<span class="preprocessor">#define RX_TTCKI_ID             0x13            </span><span class="comment">/* Receiver Time Tracking Interval (in double buffer set) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00396"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#abcc2e9e591400d6f835ed2565a950991">  396</a></span>&#160;<span class="preprocessor">#define RX_TTCKI_LEN            (4)</span></div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;</div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="comment">/****************************************************************************/</span></div><div class="line"><a name="l00401"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#af154a15497231accc6230781d41ffefc">  401</a></span>&#160;<span class="preprocessor">#define RX_TTCKO_ID             0x14            </span><span class="comment">/* Receiver Time Tracking Offset (in double buffer set) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00402"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#aada255abe61dc9c8dae8d5affcfe52f2">  402</a></span>&#160;<span class="preprocessor">#define RX_TTCKO_LEN            (5)             </span><span class="comment">/* Note 40 bit register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="comment">/*mask and shift */</span></div><div class="line"><a name="l00404"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a83f8e195c3c585bfe143f8440065c90f">  404</a></span>&#160;<span class="preprocessor">#define RX_TTCKO_MASK_32        0xFF07FFFFUL    </span><span class="comment">/* Receiver Time Tracking Offset access mask (all unused fields should always be writen as zero) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;<span class="comment">/*offset 0 */</span></div><div class="line"><a name="l00406"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#ae65fdc038f699ccc83b2503543af1fbf">  406</a></span>&#160;<span class="preprocessor">#define RX_TTCKO_RXTOFS_MASK    0x0007FFFFUL    </span><span class="comment">/* RX time tracking offset. This RXTOFS value is a 19-bit signed quantity*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;<span class="comment">/*offset 24 */</span></div><div class="line"><a name="l00408"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a4d2ab0a23d00f5842d964003682cf1d2">  408</a></span>&#160;<span class="preprocessor">#define RX_TTCKO_RSMPDEL_MASK   0xFF000000UL    </span><span class="comment">/* This 8-bit field reports an internal re-sampler delay value */</span><span class="preprocessor"></span></div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="comment">/*offset 32 */</span></div><div class="line"><a name="l00410"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#ac1db1201cde7291b8c4d6ee5a9f7fa4e">  410</a></span>&#160;<span class="preprocessor">#define RX_TTCKO_RCPHASE_MASK   0x7F0000000000ULL   </span><span class="comment">/* This 7-bit field reports the receive carrier phase adjustment at time the ranging timestamp is made. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;</div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;</div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="comment">/****************************************************************************/</span></div><div class="line"><a name="l00416"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#afc2bced2e42d756919f0d9587a7a8413">  416</a></span>&#160;<span class="preprocessor">#define RX_TIME_ID              0x15            </span><span class="comment">/* Receive Message Time of Arrival (in double buffer set) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00417"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a4099eb53fd6e02f0ba067b9b19d8a7eb">  417</a></span>&#160;<span class="preprocessor">#define RX_TIME_LLEN            (14)</span></div><div class="line"><a name="l00418"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a551d3ed51b343f474f9176bde513276e">  418</a></span>&#160;<span class="preprocessor">#define RX_TIME_RX_STAMP_LEN    (5)             </span><span class="comment">/* read only 5 bytes (the adjusted timestamp (40:0)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00419"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a7d9dcc856a11771b377dd836a939d3a2">  419</a></span>&#160;<span class="preprocessor">#define RX_STAMP_LEN            RX_TIME_RX_STAMP_LEN</span></div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="comment">/*mask and shift */</span></div><div class="line"><a name="l00421"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#ae574e9f9b625ae16c92b7e985fe58f84">  421</a></span>&#160;<span class="preprocessor">#define RX_TIME_RX_STAMP_OFFSET  (0) </span><span class="comment">/* byte 0..4 40 bit Reports the fully adjusted time of reception. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00422"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a3be97f98f0c06b83625a23f8adb2765c">  422</a></span>&#160;<span class="preprocessor">#define RX_TIME_FP_INDEX_OFFSET  (5)    </span><span class="comment">/* byte 5..6 16 bit First path index. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00423"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#afe7095389292ae780e77e1ba1c27e465">  423</a></span>&#160;<span class="preprocessor">#define RX_TIME_FP_AMPL1_OFFSET  (7)    </span><span class="comment">/* byte 7..8 16 bit First Path Amplitude point 1 */</span><span class="preprocessor">   </span><span class="comment">/* doc bug */</span><span class="preprocessor"></span></div><div class="line"><a name="l00424"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a527d88c80b733a1ad1ae0cd39a8c79d2">  424</a></span>&#160;<span class="preprocessor">#define RX_TIME_FP_RAWST_OFFSET  (9)    </span><span class="comment">/* byte 9..13 40 bit Raw Timestamp for the frame */</span><span class="preprocessor"></span></div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;</div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;</div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="comment">/****************************************************************************/</span></div><div class="line"><a name="l00430"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#ad0c6467e6050cb01dd28c5db1b7bc821">  430</a></span>&#160;<span class="preprocessor">#define REG_16_ID_RESERVED      0x16</span></div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;</div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;</div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="comment">/****************************************************************************/</span></div><div class="line"><a name="l00436"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#ad389596ece63a326843e9f4d817491da">  436</a></span>&#160;<span class="preprocessor">#define TX_TIME_ID              0x17            </span><span class="comment">/* Transmit Message Time of Sending */</span><span class="preprocessor"></span></div><div class="line"><a name="l00437"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#af7a7c86d4e41800b758180433cd2833c">  437</a></span>&#160;<span class="preprocessor">#define TX_TIME_LLEN            (10)</span></div><div class="line"><a name="l00438"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a35c04105b687e8ef607dd0104240c07a">  438</a></span>&#160;<span class="preprocessor">#define TX_TIME_TX_STAMP_LEN    (5)             </span><span class="comment">/* 40-bits = 5 bytes */</span><span class="preprocessor"></span></div><div class="line"><a name="l00439"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a718a5aa4af9de5d999ac263c3435725f">  439</a></span>&#160;<span class="preprocessor">#define TX_STAMP_LEN            TX_TIME_TX_STAMP_LEN</span></div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="comment">/*mask and shift */</span></div><div class="line"><a name="l00441"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#ac0be4797ca1071ab8f785703d779ce48">  441</a></span>&#160;<span class="preprocessor">#define TX_TIME_TX_STAMP_OFFSET  (0) </span><span class="comment">/* byte 0..4 40 bit Reports the fully adjusted time of transmission */</span><span class="preprocessor"></span></div><div class="line"><a name="l00442"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a653c8141391113e05406026159fc7855">  442</a></span>&#160;<span class="preprocessor">#define TX_TIME_TX_RAWST_OFFSET  (5) </span><span class="comment">/* byte 5..9 40 bit Raw Timestamp for the frame */</span><span class="preprocessor"></span></div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;</div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;</div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;</div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;</div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;<span class="comment">/****************************************************************************/</span></div><div class="line"><a name="l00450"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a9c50e04bd027ec4263bba9b68c9e3c9a">  450</a></span>&#160;<span class="preprocessor">#define TX_ANTD_ID              0x18            </span><span class="comment">/* 16-bit Delay from Transmit to Antenna */</span><span class="preprocessor"></span></div><div class="line"><a name="l00451"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a4dfbe787a6ebe9fc07b231b9018d56c1">  451</a></span>&#160;<span class="preprocessor">#define TX_ANTD_LEN             (2)             </span><span class="comment">/* doc bug */</span><span class="preprocessor"></span></div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;</div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;</div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;</div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;</div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;<span class="comment">/****************************************************************************/</span></div><div class="line"><a name="l00461"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a634bb23bbe821aa3993d59d24c56c9ba">  461</a></span>&#160;<span class="preprocessor">#define SYS_STATE_ID            0x19            </span><span class="comment">/* System State information READ ONLY */</span><span class="preprocessor"></span></div><div class="line"><a name="l00462"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#ae1c087770af22243c3d2373215448c8f">  462</a></span>&#160;<span class="preprocessor">#define SYS_STATE_LEN           (5)</span></div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;</div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;<span class="comment">/****************************************************************************/</span></div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="comment">/* Acknowledge (31:24 preamble symbol delay before auto ACK is sent) and respose (19:0 - unit 1us) timer */</span></div><div class="line"><a name="l00468"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a83578ad2176080283f41c70a467fd899">  468</a></span>&#160;<span class="preprocessor">#define ACK_RESP_T_ID           0x1A            </span><span class="comment">/* Acknowledgement Time and Response Time */</span><span class="preprocessor"></span></div><div class="line"><a name="l00469"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a27ec12552bef40f4424025faa0b55326">  469</a></span>&#160;<span class="preprocessor">#define ACK_RESP_T_LEN          (4)</span></div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;<span class="comment">/*mask and shift */</span></div><div class="line"><a name="l00471"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a9fc87d68983f223cd220d27993c0a944">  471</a></span>&#160;<span class="preprocessor">#define ACK_RESP_T_MASK         0xFF0FFFFFUL    </span><span class="comment">/* Acknowledgement Time and Response access mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00472"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#ad8f994a2ff2e5aa3ed84f58e7bec72f7">  472</a></span>&#160;<span class="preprocessor">#define ACK_RESP_T_W4R_TIM_MASK 0x000FFFFFUL    </span><span class="comment">/* Wait-for-Response turn-around Time 20 bit field */</span><span class="preprocessor"></span></div><div class="line"><a name="l00473"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a844ed833bb0123afe27039903ec61d79">  473</a></span>&#160;<span class="preprocessor">#define W4R_TIM_MASK            ACK_RESP_T_W4R_TIM_MASK</span></div><div class="line"><a name="l00474"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a0212af5b0a9409bd8d93028a58acb3cb">  474</a></span>&#160;<span class="preprocessor">#define ACK_RESP_T_ACK_TIM_MASK 0xFF000000UL    </span><span class="comment">/* Auto-Acknowledgement turn-around Time */</span><span class="preprocessor"></span></div><div class="line"><a name="l00475"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a5febbbdaf1106b4221789092221343f7">  475</a></span>&#160;<span class="preprocessor">#define ACK_TIM_MASK            ACK_RESP_T_ACK_TIM_MASK</span></div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;</div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;</div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;</div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;<span class="comment">/****************************************************************************/</span></div><div class="line"><a name="l00482"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#affbf04600eb9912eefadb1c617d9eada">  482</a></span>&#160;<span class="preprocessor">#define REG_1B_ID_RESERVED      0x1B</span></div><div class="line"><a name="l00483"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a293a084955ea827a03f39ca0294310ff">  483</a></span>&#160;<span class="preprocessor">#define REG_1C_ID_RESERVED      0x1C</span></div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;</div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;<span class="comment">/****************************************************************************/</span></div><div class="line"><a name="l00489"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a5422bbd6f1e33f216e8a12decb29a6c9">  489</a></span>&#160;<span class="preprocessor">#define RX_SNIFF_ID             0x1D            </span><span class="comment">/* Sniff Mode Configuration */</span><span class="preprocessor"></span></div><div class="line"><a name="l00490"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a632ea02fcb764feea95a7ebd7b0c13e4">  490</a></span>&#160;<span class="preprocessor">#define RX_SNIFF_LEN            (4)</span></div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;<span class="comment">/*mask and shift */</span></div><div class="line"><a name="l00492"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a617aa7ff1f93aa27bfc814d3cecaff86">  492</a></span>&#160;<span class="preprocessor">#define RX_SNIFF_MASK           0x0000FF0FUL    </span><span class="comment">/*  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00493"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#ad6a098ba00fd1febf4f1ef0fa3a46fe8">  493</a></span>&#160;<span class="preprocessor">#define RX_SNIFF_SNIFF_ONT_MASK 0x0000000FUL    </span><span class="comment">/* SNIFF Mode ON time. Specified in units of PAC */</span><span class="preprocessor"></span></div><div class="line"><a name="l00494"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#ac2ec649a14c81d9fac277759f79ff5fd">  494</a></span>&#160;<span class="preprocessor">#define SNIFF_ONT_MASK          RX_SNIFF_SNIFF_ONT_MASK</span></div><div class="line"><a name="l00495"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a94f4ac375fa4ea42a4a1374736c03ffa">  495</a></span>&#160;<span class="preprocessor">#define RX_SNIFF_SNIFF_OFFT_MASK 0x0000FF00UL   </span><span class="comment">/* SNIFF Mode OFF time specified in units of approximately 1mkS, or 128 system clock cycles.*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00496"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#ab11fcce49b1e2ca1c3834cf21caf7012">  496</a></span>&#160;<span class="preprocessor">#define SNIFF_OFFT_MASK         RX_SNIFF_SNIFF_OFFT_MASK</span></div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;</div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;</div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;</div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;<span class="comment">/****************************************************************************/</span></div><div class="line"><a name="l00503"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a3f992abd9cb2eaad23c06346a750839e">  503</a></span>&#160;<span class="preprocessor">#define TX_POWER_ID             0x1E            </span><span class="comment">/* TX Power Control */</span><span class="preprocessor"></span></div><div class="line"><a name="l00504"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a105dc46a40110578851a5d7546cefe3d">  504</a></span>&#160;<span class="preprocessor">#define TX_POWER_LEN            (4)</span></div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;<span class="comment">/*mask and shift definition for Smart Transmit Power Control*/</span></div><div class="line"><a name="l00506"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#aeab14c62869352356cb3473fe463c013">  506</a></span>&#160;<span class="preprocessor">#define TX_POWER_BOOSTNORM_MASK 0x00000000UL    </span><span class="comment">/* This is the normal power setting used for frames that do not fall */</span><span class="preprocessor"></span></div><div class="line"><a name="l00507"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#ad95a63eb647f5a2cad80d983f0da2b7d">  507</a></span>&#160;<span class="preprocessor">#define BOOSTNORM_MASK          TX_POWER_BOOSTNORM_MASK</span></div><div class="line"><a name="l00508"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#ac27254f340b18039d79d808e4818b1a7">  508</a></span>&#160;<span class="preprocessor">#define TX_POWER_BOOSTNORM_SHIFT (0)</span></div><div class="line"><a name="l00509"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a66a77e8398c77b86a86498fbd89204a3">  509</a></span>&#160;<span class="preprocessor">#define TX_POWER_BOOSTP500_MASK 0x00000000UL    </span><span class="comment">/* This value sets the power applied during transmission at the 6.8 Mbps data rate frames that are less than 0.5 ms duration */</span><span class="preprocessor"></span></div><div class="line"><a name="l00510"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a4a73722c0e0456602799ff1aa89efeec">  510</a></span>&#160;<span class="preprocessor">#define BOOSTP500_MASK          TX_POWER_BOOSTP500_MASK</span></div><div class="line"><a name="l00511"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a72dfacbf3447853b2736e7d569090810">  511</a></span>&#160;<span class="preprocessor">#define TX_POWER_BOOSTP500_SHIFT (8)</span></div><div class="line"><a name="l00512"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#aaa5a5759faec86e0e9c53c0ed7bcafd5">  512</a></span>&#160;<span class="preprocessor">#define TX_POWER_BOOSTP250_MASK 0x00000000UL    </span><span class="comment">/* This value sets the power applied during transmission at the 6.8 Mbps data rate frames that are less than 0.25 ms duration */</span><span class="preprocessor"></span></div><div class="line"><a name="l00513"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a7682877a033b199bc97482628417262b">  513</a></span>&#160;<span class="preprocessor">#define BOOSTP250_MASK          TX_POWER_BOOSTP250_MASK</span></div><div class="line"><a name="l00514"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#ac437286c05a03e23d2fbeee236ce94a3">  514</a></span>&#160;<span class="preprocessor">#define TX_POWER_BOOSTP250_SHIFT (16)</span></div><div class="line"><a name="l00515"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a41a9923a9e640039cb3ac17f9ec4430d">  515</a></span>&#160;<span class="preprocessor">#define TX_POWER_BOOSTP125_MASK 0x00000000UL    </span><span class="comment">/* This value sets the power applied during transmission at the 6.8 Mbps data rate frames that are less than 0.125 ms */</span><span class="preprocessor"></span></div><div class="line"><a name="l00516"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#af15ede5bd01ba16e0525ef3aad052f39">  516</a></span>&#160;<span class="preprocessor">#define BOOSTP125_MASK          TX_POWER_BOOSTP125_MASK</span></div><div class="line"><a name="l00517"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#afd06e08eca9c38ed9a062ccc249da64e">  517</a></span>&#160;<span class="preprocessor">#define TX_POWER_BOOSTP125_SHIFT (24)</span></div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;<span class="comment">/*mask and shift definition for Manual Transmit Power Control (DIS_STXP=1 in SYS_CFG)*/</span></div><div class="line"><a name="l00519"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#aeb5aef3ee9223f5d5762468810cbf1f3">  519</a></span>&#160;<span class="preprocessor">#define TX_POWER_MAN_DEFAULT    0x0E080222UL</span></div><div class="line"><a name="l00520"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#ac2f76f4c0a8634e62591a9276eb8da5c">  520</a></span>&#160;<span class="preprocessor">#define TX_POWER_TXPOWPHR_MASK  0x0000FF00UL    </span><span class="comment">/* This power setting is applied during the transmission of the PHY header (PHR) portion of the frame. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00521"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a8a6a016650576a730827fb5c1f5c6433">  521</a></span>&#160;<span class="preprocessor">#define TX_POWER_TXPOWSD_MASK   0x00FF0000UL    </span><span class="comment">/* This power setting is applied during the transmission of the synchronisation header (SHR) and data portions of the frame. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;</div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;</div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;<span class="comment">/****************************************************************************/</span></div><div class="line"><a name="l00527"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a659796dad40972afb8d683ef325873bf">  527</a></span>&#160;<span class="preprocessor">#define CHAN_CTRL_ID            0x1F            </span><span class="comment">/* Channel Control */</span><span class="preprocessor"></span></div><div class="line"><a name="l00528"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a887f6e0d2a3c37f0ddc8535270a9954e">  528</a></span>&#160;<span class="preprocessor">#define CHAN_CTRL_LEN           (4)</span></div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;<span class="comment">/*mask and shift */</span></div><div class="line"><a name="l00530"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a5f7df4fc1885f5599d993b72929397e9">  530</a></span>&#160;<span class="preprocessor">#define CHAN_CTRL_MASK          0xFFFF00FFUL    </span><span class="comment">/* Channel Control Register access mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00531"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a6e5c161278f26a1500644b28715dd515">  531</a></span>&#160;<span class="preprocessor">#define CHAN_CTRL_TX_CHAN_MASK  0x0000000FUL    </span><span class="comment">/* Supported channels are 1, 2, 3, 4, 5, and 7.*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00532"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#ae8b6e63a26f78e4657dda1ddbb8dcbe2">  532</a></span>&#160;<span class="preprocessor">#define CHAN_CTRL_TX_CHAN_SHIFT (0)             </span><span class="comment">/* Bits 0..3        TX channel number 0-15 selection */</span><span class="preprocessor"></span></div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;</div><div class="line"><a name="l00534"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#ad311918bbc43e0bfe6aa3041c9c8c05a">  534</a></span>&#160;<span class="preprocessor">#define CHAN_CTRL_RX_CHAN_MASK  0x000000F0UL</span></div><div class="line"><a name="l00535"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#ab31fbfba6deddc3b066c976cb061fe58">  535</a></span>&#160;<span class="preprocessor">#define CHAN_CTRL_RX_CHAN_SHIFT (4)             </span><span class="comment">/* Bits 4..7        RX channel number 0-15 selection */</span><span class="preprocessor"></span></div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;</div><div class="line"><a name="l00537"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a1f8203d66e71f8f925e37f870eee3cef">  537</a></span>&#160;<span class="preprocessor">#define CHAN_CTRL_RXFPRF_MASK   0x000C0000UL    </span><span class="comment">/* Bits 18..19      Specify (Force) RX Pulse Repetition Rate: 00 = 4 MHz, 01 = 16 MHz, 10 = 64MHz. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00538"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a4d8cecc5c652174a0e72e1887a40718a">  538</a></span>&#160;<span class="preprocessor">#define CHAN_CTRL_RXFPRF_SHIFT  (18)</span></div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;<span class="comment">/* Specific RXFPRF configuration */</span></div><div class="line"><a name="l00540"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a2d40c19d0274ed221518b9b9faf7d419">  540</a></span>&#160;<span class="preprocessor">#define CHAN_CTRL_RXFPRF_4      0x00000000UL    </span><span class="comment">/* Specify (Force) RX Pulse Repetition Rate: 00 = 4 MHz, 01 = 16 MHz, 10 = 64MHz. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00541"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a48ee1111fb4783b00468848d0f8ac265">  541</a></span>&#160;<span class="preprocessor">#define CHAN_CTRL_RXFPRF_16     0x00040000UL    </span><span class="comment">/* Specify (Force) RX Pulse Repetition Rate: 00 = 4 MHz, 01 = 16 MHz, 10 = 64MHz. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00542"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#aba94964a1316b970a83f9d58b75a0736">  542</a></span>&#160;<span class="preprocessor">#define CHAN_CTRL_RXFPRF_64     0x00080000UL    </span><span class="comment">/* Specify (Force) RX Pulse Repetition Rate: 00 = 4 MHz, 01 = 16 MHz, 10 = 64MHz. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00543"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#adde65805e955073b30b2cfa69dd5f81f">  543</a></span>&#160;<span class="preprocessor">#define CHAN_CTRL_TX_PCOD_MASK  0x07C00000UL    </span><span class="comment">/* Bits 22..26      TX Preamble Code selection, 1 to 24. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00544"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a7c23de45958fae1715023e3bd96f30c2">  544</a></span>&#160;<span class="preprocessor">#define CHAN_CTRL_TX_PCOD_SHIFT (22)</span></div><div class="line"><a name="l00545"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a33b18f2b522f5b474e59d0f633debd8f">  545</a></span>&#160;<span class="preprocessor">#define CHAN_CTRL_RX_PCOD_MASK  0xF8000000UL    </span><span class="comment">/* Bits 27..31      RX Preamble Code selection, 1 to 24. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00546"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#aa2be3fbb26192809a2582881b0fc2f71">  546</a></span>&#160;<span class="preprocessor">#define CHAN_CTRL_RX_PCOD_SHIFT (27)</span></div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;<span class="comment">/*offset 16 */</span></div><div class="line"><a name="l00548"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a5b3c15de4ef4cd357ab27395fddb1334">  548</a></span>&#160;<span class="preprocessor">#define CHAN_CTRL_DWSFD         0x00020000UL    </span><span class="comment">/* Bit 17 This bit enables a non-standard DecaWave proprietary SFD sequence. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00549"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#afd4f07bd1926872d31ddbdcc4e6c4eae">  549</a></span>&#160;<span class="preprocessor">#define CHAN_CTRL_DWSFD_SHIFT   (17)</span></div><div class="line"><a name="l00550"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#af95e8a27d2d64e9d76efde5faea194f2">  550</a></span>&#160;<span class="preprocessor">#define CHAN_CTRL_TNSSFD        0x00100000UL    </span><span class="comment">/* Bit 20 Non-standard SFD in the transmitter */</span><span class="preprocessor"></span></div><div class="line"><a name="l00551"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a28e0bd26789e64f72cb904b72264676b">  551</a></span>&#160;<span class="preprocessor">#define CHAN_CTRL_TNSSFD_SHIFT  (20)</span></div><div class="line"><a name="l00552"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#ab60fff0e718c8d3b8d9cef5255651cb9">  552</a></span>&#160;<span class="preprocessor">#define CHAN_CTRL_RNSSFD        0x00200000UL    </span><span class="comment">/* Bit 21 Non-standard SFD in the receiver */</span><span class="preprocessor"></span></div><div class="line"><a name="l00553"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#ab9912f826f42b2bc25b3ffc3b867a133">  553</a></span>&#160;<span class="preprocessor">#define CHAN_CTRL_RNSSFD_SHIFT  (21)</span></div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;</div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;</div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;</div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;</div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;<span class="comment">/****************************************************************************/</span></div><div class="line"><a name="l00561"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a95ebe5a762ac24f66af7fdec5cd71a5b">  561</a></span>&#160;<span class="preprocessor">#define REG_20_ID_RESERVED      0x20</span></div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;</div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;<span class="comment">/****************************************************************************/</span></div><div class="line"><a name="l00567"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#ae565af3d75091a4594000082f94972d8">  567</a></span>&#160;<span class="preprocessor">#define USR_SFD_ID              0x21            </span><span class="comment">/* User-specified short/long TX/RX SFD sequences */</span><span class="preprocessor"></span></div><div class="line"><a name="l00568"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a5197776cdba370be6f72f80ab24d45b4">  568</a></span>&#160;<span class="preprocessor">#define USR_SFD_LEN             (41)</span></div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;</div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;</div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;<span class="comment">/****************************************************************************/</span></div><div class="line"><a name="l00574"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a3942e619c6a960e7edddc52de0ea1822">  574</a></span>&#160;<span class="preprocessor">#define REG_22_ID_RESERVED      0x22</span></div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;</div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;<span class="comment">/****************************************************************************/</span></div><div class="line"><a name="l00580"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#adc13b30d26e4a593ff6e095456bf1f1f">  580</a></span>&#160;<span class="preprocessor">#define AGC_CTRL_ID             0x23            </span><span class="comment">/* Automatic Gain Control configuration */</span><span class="preprocessor"></span></div><div class="line"><a name="l00581"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a52e40b7c0fcddf03805efe89c8665c25">  581</a></span>&#160;<span class="preprocessor">#define AGC_CTRL_LEN            (32)</span></div><div class="line"><a name="l00582"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#abdb79f7c7d23a8bb38cce35fdaf300b1">  582</a></span>&#160;<span class="preprocessor">#define AGC_CFG_STS_ID          AGC_CTRL_ID</span></div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;<span class="comment">/* offset from AGC_CTRL_ID in bytes */</span></div><div class="line"><a name="l00584"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a79be47137b7c4658044ccffeb48416c3">  584</a></span>&#160;<span class="preprocessor">#define AGC_CTRL1_OFFSET        (0x02)</span></div><div class="line"><a name="l00585"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a360162316fb5455111499d19f4f28783">  585</a></span>&#160;<span class="preprocessor">#define AGC_CTRL1_LEN           (2)</span></div><div class="line"><a name="l00586"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#ad29f839a7beb766775ec2972e03ba9f0">  586</a></span>&#160;<span class="preprocessor">#define AGC_CTRL1_MASK          0x0001          </span><span class="comment">/* access mask to AGC configuration and control register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00587"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#aa029d724b9e14b221d26551eaf70c1f2">  587</a></span>&#160;<span class="preprocessor">#define AGC_CTRL1_DIS_AM        0x0001          </span><span class="comment">/* Disable AGC Measurement. The DIS_AM bit is set by default. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;<span class="comment">/* offset from AGC_CTRL_ID in bytes */</span></div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;<span class="comment">/* Please take care not to write other values to this register as doing so may cause the DW1000 to malfunction */</span></div><div class="line"><a name="l00590"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a53fb544ae97c1681df165517fd9509fa">  590</a></span>&#160;<span class="preprocessor">#define AGC_TUNE1_OFFSET        (0x04)</span></div><div class="line"><a name="l00591"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#ae706dca2b7ceeb205bf162515fa266eb">  591</a></span>&#160;<span class="preprocessor">#define AGC_TUNE1_LEN           (2)</span></div><div class="line"><a name="l00592"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a5a544379e0dfaa239640ed1053c48393">  592</a></span>&#160;<span class="preprocessor">#define AGC_TUNE1_MASK          0xFFFF          </span><span class="comment">/* It is a 16-bit tuning register for the AGC. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00593"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a66f62811af74f309594595c1b6ba2993">  593</a></span>&#160;<span class="preprocessor">#define AGC_TUNE1_16M           0x8870</span></div><div class="line"><a name="l00594"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#af953c0c10fbe0428f29f037666a21128">  594</a></span>&#160;<span class="preprocessor">#define AGC_TUNE1_64M           0x889B</span></div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;<span class="comment">/* offset from AGC_CTRL_ID in bytes */</span></div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;<span class="comment">/* Please take care not to write other values to this register as doing so may cause the DW1000 to malfunction */</span></div><div class="line"><a name="l00597"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#af1377f7cc8b55a125b196d44e7a06c00">  597</a></span>&#160;<span class="preprocessor">#define AGC_TUNE2_OFFSET        (0x0C)</span></div><div class="line"><a name="l00598"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a71d0c6a9bbc22acb52df28ba3d83e06a">  598</a></span>&#160;<span class="preprocessor">#define AGC_TUNE2_LEN           (4)</span></div><div class="line"><a name="l00599"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#ac5ed4d9fae03e7a4518f3efc1cb945d6">  599</a></span>&#160;<span class="preprocessor">#define AGC_TUNE2_MASK          0xFFFFFFFFUL</span></div><div class="line"><a name="l00600"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a67ae31369241e086d5f37000e8e1baaf">  600</a></span>&#160;<span class="preprocessor">#define AGC_TUNE2_VAL           0X2502A907UL</span></div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;<span class="comment">/* offset from AGC_CTRL_ID in bytes */</span></div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;<span class="comment">/* Please take care not to write other values to this register as doing so may cause the DW1000 to malfunction */</span></div><div class="line"><a name="l00603"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#af173ebe2ec472c031a6626267ca657a1">  603</a></span>&#160;<span class="preprocessor">#define AGC_TUNE3_OFFSET        (0x12)</span></div><div class="line"><a name="l00604"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#acc2f0574b4df48e43f43ecfe0495c0ac">  604</a></span>&#160;<span class="preprocessor">#define AGC_TUNE3_LEN           (2)</span></div><div class="line"><a name="l00605"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#aecded8a6981d2582fe4d51d9df005239">  605</a></span>&#160;<span class="preprocessor">#define AGC_TUNE3_MASK          0xFFFF</span></div><div class="line"><a name="l00606"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a85e71404a9a6fcb6fd3a703a1384e60e">  606</a></span>&#160;<span class="preprocessor">#define AGC_TUNE3_VAL           0X0055</span></div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;<span class="comment">/* offset from AGC_CTRL_ID in bytes */</span></div><div class="line"><a name="l00608"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a0c33b5ff976992c271e303c5c815ca74">  608</a></span>&#160;<span class="preprocessor">#define AGC_STAT1_OFFSET        (0x1E)</span></div><div class="line"><a name="l00609"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#aa059625223f1c93e7a8f3e0a2efdc519">  609</a></span>&#160;<span class="preprocessor">#define AGC_STAT1_LEN           (3)</span></div><div class="line"><a name="l00610"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#aa5b256aac9fcf0dd4165ce32d1b66f1a">  610</a></span>&#160;<span class="preprocessor">#define AGC_STAT1_MASK          0x0FFFFF</span></div><div class="line"><a name="l00611"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#afc8d16853a3bfd51f4e7397b3367ba92">  611</a></span>&#160;<span class="preprocessor">#define AGC_STAT1_EDG1_MASK     0x0007C0        </span><span class="comment">/* This 5-bit gain value relates to input noise power measurement. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00612"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#ae2a4cedf1d7834c6f54a7471cbac9a39">  612</a></span>&#160;<span class="preprocessor">#define AGC_STAT1_EDG2_MASK     0x0FF800        </span><span class="comment">/* This 9-bit value relates to the input noise power measurement. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;</div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;<span class="comment">/****************************************************************************/</span></div><div class="line"><a name="l00617"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a64622dd183f6b30f00b672e307637fc5">  617</a></span>&#160;<span class="preprocessor">#define EXT_SYNC_ID             0x24            </span><span class="comment">/* External synchronisation control */</span><span class="preprocessor"></span></div><div class="line"><a name="l00618"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a9de7821aaab38e7dc5c59b511cb06f04">  618</a></span>&#160;<span class="preprocessor">#define EXT_SYNC_LEN            (12)</span></div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;<span class="comment">/* offset from EXT_SYNC_ID in bytes */</span></div><div class="line"><a name="l00620"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#ae387a95682925af3d85811debb9a9deb">  620</a></span>&#160;<span class="preprocessor">#define EC_CTRL_OFFSET          (0x00)</span></div><div class="line"><a name="l00621"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a51c1b66351b1b1d837675a39ce69f3cf">  621</a></span>&#160;<span class="preprocessor">#define EC_CTRL_LEN             (4)</span></div><div class="line"><a name="l00622"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#ac4c125dba3af551a53f99fdead682ce3">  622</a></span>&#160;<span class="preprocessor">#define EC_CTRL_MASK            0x00000FFBUL    </span><span class="comment">/* sub-register 0x00 is the External clock synchronisation counter configuration register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00623"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#ab10edc82f84aa9b8e606fd28cbc814b0">  623</a></span>&#160;<span class="preprocessor">#define EC_CTRL_OSTSM           0x00000001UL    </span><span class="comment">/* External transmit synchronisation mode enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00624"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#ae5ef98ccb4256ca95dd1d82969c2ce32">  624</a></span>&#160;<span class="preprocessor">#define EC_CTRL_OSRSM           0x00000002UL    </span><span class="comment">/* External receive synchronisation mode enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00625"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a63b90d34bff80c53f7fb9a9c0d853416">  625</a></span>&#160;<span class="preprocessor">#define EC_CTRL_PLLLCK          0x04            </span><span class="comment">/* PLL lock detect enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00626"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#ad3e34bdba4efe80254f2c76eb0e64ea0">  626</a></span>&#160;<span class="preprocessor">#define EC_CTRL_OSTRM           0x00000800UL    </span><span class="comment">/* External timebase reset mode enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00627"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#aee56ce64ac9c1bdf797722746bcb363a">  627</a></span>&#160;<span class="preprocessor">#define EC_CTRL_WAIT_MASK       0x000007F8UL    </span><span class="comment">/* Wait counter used for external transmit synchronisation and external timebase reset */</span><span class="preprocessor"></span></div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;<span class="comment">/* offset from EXT_SYNC_ID in bytes */</span></div><div class="line"><a name="l00629"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a944fcba8fad02674572defcfcab42de2">  629</a></span>&#160;<span class="preprocessor">#define EC_RXTC_OFFSET          (0x04)</span></div><div class="line"><a name="l00630"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#af99c72e0f1a569dc609f3051ec718cd4">  630</a></span>&#160;<span class="preprocessor">#define EC_RXTC_LEN             (4)</span></div><div class="line"><a name="l00631"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a6f9c3307f0b17446bdd0e66b7c369610">  631</a></span>&#160;<span class="preprocessor">#define EC_RXTC_MASK            0xFFFFFFFFUL    </span><span class="comment">/* External clock synchronisation counter captured on RMARKER */</span><span class="preprocessor"></span></div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;<span class="comment">/* offset from EXT_SYNC_ID in bytes */</span></div><div class="line"><a name="l00633"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a061d9fc7cbde9cbd52605052cdacbb83">  633</a></span>&#160;<span class="preprocessor">#define EC_GOLP                 (0x08)</span></div><div class="line"><a name="l00634"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a8cd3c5aaf495b636ad67f0123de3b3d5">  634</a></span>&#160;<span class="preprocessor">#define EC_GOLP_LEN             (4)</span></div><div class="line"><a name="l00635"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a0b31072a8e5b1437a97311d65d95d689">  635</a></span>&#160;<span class="preprocessor">#define EC_GOLP_MASK            0x0000003FUL    </span><span class="comment">/* sub-register 0x08 is the External clock offset to first path 1 GHz counter, EC_GOLP */</span><span class="preprocessor"></span></div><div class="line"><a name="l00636"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#ab6ded3470d4c16ea332eaf61988393be">  636</a></span>&#160;<span class="preprocessor">#define EC_GOLP_OFFSET_EXT_MASK 0x0000003FUL    </span><span class="comment">/* This register contains the 1 GHz count from the arrival of the RMARKER and the next edge of the external clock. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;</div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;</div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;<span class="comment">/****************************************************************************/</span></div><div class="line"><a name="l00642"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#ab1c85fa05050ad44ea5051eb88761595">  642</a></span>&#160;<span class="preprocessor">#define ACC_MEM_ID              0x25            </span><span class="comment">/* Read access to accumulator data */</span><span class="preprocessor"></span></div><div class="line"><a name="l00643"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a1efb43e72e48328820488d31ab1047a0">  643</a></span>&#160;<span class="preprocessor">#define ACC_MEM_LEN             (4064)</span></div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;</div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;</div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;<span class="comment">/****************************************************************************/</span></div><div class="line"><a name="l00649"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a88bfc74e04ac481875698053022132ea">  649</a></span>&#160;<span class="preprocessor">#define GPIO_CTRL_ID            0x26            </span><span class="comment">/* Peripheral register bus 1 access - GPIO control */</span><span class="preprocessor"></span></div><div class="line"><a name="l00650"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#acab18443904f4bff506c0578473cb235">  650</a></span>&#160;<span class="preprocessor">#define GPIO_CTRL_LEN           (44)</span></div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;</div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;<span class="comment">/* offset from GPIO_CTRL in bytes */</span></div><div class="line"><a name="l00653"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#aa2a5bbbcb74757aecf837db663892f63">  653</a></span>&#160;<span class="preprocessor">#define GPIO_MODE_OFFSET        0x00            </span><span class="comment">/* sub-register 0x00 is the GPIO Mode Control Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00654"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a286f8631b54316de0b5b2ee2c1786828">  654</a></span>&#160;<span class="preprocessor">#define GPIO_MODE_LEN           (4)</span></div><div class="line"><a name="l00655"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a60078f74d184e10418a0e1d074d6dd43">  655</a></span>&#160;<span class="preprocessor">#define GPIO_MODE_MASK          0x00FFFFC0UL</span></div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;</div><div class="line"><a name="l00657"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a2d355ec017c23e02d5d5c7d4456e0083">  657</a></span>&#160;<span class="preprocessor">#define GPIO_MSGP0_MASK         0x000000C0UL    </span><span class="comment">/* Mode Selection for GPIO0/RXOKLED */</span><span class="preprocessor"></span></div><div class="line"><a name="l00658"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a81b170f3d18b4f7ab8b4f9d8b8f2551b">  658</a></span>&#160;<span class="preprocessor">#define GPIO_MSGP1_MASK         0x00000300UL    </span><span class="comment">/* Mode Selection for GPIO1/SFDLED */</span><span class="preprocessor"></span></div><div class="line"><a name="l00659"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a9a942472d1babb156c35768e01c91a50">  659</a></span>&#160;<span class="preprocessor">#define GPIO_MSGP2_MASK         0x00000C00UL    </span><span class="comment">/* Mode Selection for GPIO2/RXLED */</span><span class="preprocessor"></span></div><div class="line"><a name="l00660"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a492dea1906ecabf34d3ce69e56df58d6">  660</a></span>&#160;<span class="preprocessor">#define GPIO_MSGP3_MASK         0x00003000UL    </span><span class="comment">/* Mode Selection for GPIO3/TXLED */</span><span class="preprocessor"></span></div><div class="line"><a name="l00661"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#aeb51891ef95d9080a55e628bceba7552">  661</a></span>&#160;<span class="preprocessor">#define GPIO_MSGP4_MASK         0x0000C000UL    </span><span class="comment">/* Mode Selection for GPIO4/EXTPA */</span><span class="preprocessor"></span></div><div class="line"><a name="l00662"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#abc3be4e39f325bdc3ec43549fe871131">  662</a></span>&#160;<span class="preprocessor">#define GPIO_MSGP5_MASK         0x00030000UL    </span><span class="comment">/* Mode Selection for GPIO5/EXTTXE */</span><span class="preprocessor"></span></div><div class="line"><a name="l00663"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a4212ab0a5860a84d1c597ebf8800eb45">  663</a></span>&#160;<span class="preprocessor">#define GPIO_MSGP6_MASK         0x000C0000UL    </span><span class="comment">/* Mode Selection for GPIO6/EXTRXE */</span><span class="preprocessor"></span></div><div class="line"><a name="l00664"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a52313189e523a949daf25ea94b61fa1f">  664</a></span>&#160;<span class="preprocessor">#define GPIO_MSGP7_MASK         0x00300000UL    </span><span class="comment">/* Mode Selection for SYNC/GPIO7 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00665"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#afed0a8eda4af2308942bd5f0c7db2b6e">  665</a></span>&#160;<span class="preprocessor">#define GPIO_MSGP8_MASK         0x00C00000UL    </span><span class="comment">/* Mode Selection for IRQ/GPIO8 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;</div><div class="line"><a name="l00667"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a6509c1dc3519db97830cbc7a8f616050">  667</a></span>&#160;<span class="preprocessor">#define GPIO_PIN5_EXTTXE        0x00010000UL    </span><span class="comment">/* The pin operates as the EXTTXE output */</span><span class="preprocessor"></span></div><div class="line"><a name="l00668"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a17a35a731224321ead189645b6d4bbc6">  668</a></span>&#160;<span class="preprocessor">#define GPIO_PIN6_EXTRXE        0x00040000UL    </span><span class="comment">/* The pin operates as the EXTRXE output */</span><span class="preprocessor"></span></div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;</div><div class="line"><a name="l00670"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#ab6274b5574f6bad17120789c3797383b">  670</a></span>&#160;<span class="preprocessor">#define GPIO_LNA_byte_no        (2)             </span><span class="comment">/* byte offset for LNA drive */</span><span class="preprocessor"></span></div><div class="line"><a name="l00671"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#adb609995a7c8abe5daca5d463dfb1862">  671</a></span>&#160;<span class="preprocessor">#define GPIO_PIN5_EXTTXE_8      0x01            </span><span class="comment">/* The pin operates as the EXTTXE output. byte */</span><span class="preprocessor"></span></div><div class="line"><a name="l00672"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a77353b21876b56439ed438b10896286b">  672</a></span>&#160;<span class="preprocessor">#define GPIO_PIN6_EXTRXE_8      0x04            </span><span class="comment">/* The pin operates as the EXTRXE output. byte */</span><span class="preprocessor"></span></div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;</div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;<span class="comment">/* offset from GPIO_CTRL in bytes */</span></div><div class="line"><a name="l00675"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a4ed8ddd4e8f61e0f566c4a1a13c52148">  675</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_OFFSET         0x08            </span><span class="comment">/* sub-register 0x08 is the GPIO Direction Control Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00676"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a481b2d8e32283f3f315cf714d1cb1e3b">  676</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_LEN            (3)</span></div><div class="line"><a name="l00677"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a36129b624680f3e1eb6002daa3eda61d">  677</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_MASK           0x0011FFFFUL</span></div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;</div><div class="line"><a name="l00679"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a69b8b5dfbb848f64cffeb005670efe6c">  679</a></span>&#160;<span class="preprocessor">#define GxP0                    0x00000001UL    </span><span class="comment">/* GPIO0 Only changed if the GxM0 mask bit has a value of 1 for the write operation*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00680"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#ab39d1ba5d69de4526508705086a82be1">  680</a></span>&#160;<span class="preprocessor">#define GxP1                    0x00000002UL    </span><span class="comment">/* GPIO1. (See GDP0). */</span><span class="preprocessor"></span></div><div class="line"><a name="l00681"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a84bfc25766d505bab9d23ad61acaed9c">  681</a></span>&#160;<span class="preprocessor">#define GxP2                    0x00000004UL    </span><span class="comment">/* GPIO2. (See GDP0). */</span><span class="preprocessor"></span></div><div class="line"><a name="l00682"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a5cca787431e300f7dfefdbea014a1bed">  682</a></span>&#160;<span class="preprocessor">#define GxP3                    0x00000008UL    </span><span class="comment">/* GPIO3. (See GDP0). */</span><span class="preprocessor"></span></div><div class="line"><a name="l00683"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#afdb56f95b62986996764d0313c0c4ba0">  683</a></span>&#160;<span class="preprocessor">#define GxP4                    0x00000100UL    </span><span class="comment">/* GPIO4. (See GDP0). */</span><span class="preprocessor"></span></div><div class="line"><a name="l00684"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a5da6b0490a7227244c817546cdd7d9e3">  684</a></span>&#160;<span class="preprocessor">#define GxP5                    0x00000200UL    </span><span class="comment">/* GPIO5. (See GDP0). */</span><span class="preprocessor"></span></div><div class="line"><a name="l00685"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a222c3167602df3782fd630d65888697b">  685</a></span>&#160;<span class="preprocessor">#define GxP6                    0x00000400UL    </span><span class="comment">/* GPIO6. (See GDP0). */</span><span class="preprocessor"></span></div><div class="line"><a name="l00686"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a196e9fec399df8d774159e29688ef28a">  686</a></span>&#160;<span class="preprocessor">#define GxP7                    0x00000800UL    </span><span class="comment">/* GPIO7. (See GDP0). */</span><span class="preprocessor"></span></div><div class="line"><a name="l00687"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#ad9f25b11f702811ca028c81517c8ad09">  687</a></span>&#160;<span class="preprocessor">#define GxP8                    0x00010000UL    </span><span class="comment">/* GPIO8 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;</div><div class="line"><a name="l00689"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a189cf791e21a5e9018c10e23a5c4ba19">  689</a></span>&#160;<span class="preprocessor">#define GxM0                    0x00000010UL    </span><span class="comment">/* Mask for GPIO0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00690"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a66e2dc2d0b12299a5aa2cc9e7c4d5c64">  690</a></span>&#160;<span class="preprocessor">#define GxM1                    0x00000020UL    </span><span class="comment">/* Mask for GPIO1. (See GDM0). */</span><span class="preprocessor"></span></div><div class="line"><a name="l00691"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a35441d471b7966fec90a42cda5cc995c">  691</a></span>&#160;<span class="preprocessor">#define GxM2                    0x00000040UL    </span><span class="comment">/* Mask for GPIO2. (See GDM0). */</span><span class="preprocessor"></span></div><div class="line"><a name="l00692"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a40250b7e0083b06a1bb10022d8c7ddb8">  692</a></span>&#160;<span class="preprocessor">#define GxM3                    0x00000080UL    </span><span class="comment">/* Mask for GPIO3. (See GDM0). */</span><span class="preprocessor"></span></div><div class="line"><a name="l00693"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a3af8e2ca18874d7bfa16d02b4fa9c568">  693</a></span>&#160;<span class="preprocessor">#define GxM4                    0x00001000UL    </span><span class="comment">/* Mask for GPIO4. (See GDM0). */</span><span class="preprocessor"></span></div><div class="line"><a name="l00694"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#acb85bd8b19159946d8486e35c55222b5">  694</a></span>&#160;<span class="preprocessor">#define GxM5                    0x00002000UL    </span><span class="comment">/* Mask for GPIO5. (See GDM0). */</span><span class="preprocessor"></span></div><div class="line"><a name="l00695"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a278f57a5992323e6b1419d8e97039164">  695</a></span>&#160;<span class="preprocessor">#define GxM6                    0x00004000UL    </span><span class="comment">/* Mask for GPIO6. (See GDM0). */</span><span class="preprocessor"></span></div><div class="line"><a name="l00696"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a37a58f7ffcc26405b5ebb3b0e56e26d0">  696</a></span>&#160;<span class="preprocessor">#define GxM7                    0x00008000UL    </span><span class="comment">/* Mask for GPIO7. (See GDM0). */</span><span class="preprocessor"></span></div><div class="line"><a name="l00697"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#afa2388a5181811ca5426c41b1bfda9fd">  697</a></span>&#160;<span class="preprocessor">#define GxM8                    0x00100000UL    </span><span class="comment">/* Mask for GPIO8. (See GDM0). */</span><span class="preprocessor"></span></div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;</div><div class="line"><a name="l00699"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#ae7cbc79764041951078b3b433ba0bcf0">  699</a></span>&#160;<span class="preprocessor">#define GDP0    GxP0    </span><span class="comment">/* Direction Selection for GPIO0. 1 = input, 0 = output. Only changed if the GDM0 mask bit has a value of 1 for the write operation*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00700"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a7505f411cd955292419483bb7741fa6a">  700</a></span>&#160;<span class="preprocessor">#define GDP1    GxP1    </span><span class="comment">/* Direction Selection for GPIO1. (See GDP0). */</span><span class="preprocessor"></span></div><div class="line"><a name="l00701"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#aa1ce5567d83ab2803dffb22105198f86">  701</a></span>&#160;<span class="preprocessor">#define GDP2    GxP2    </span><span class="comment">/* Direction Selection for GPIO2. (See GDP0). */</span><span class="preprocessor"></span></div><div class="line"><a name="l00702"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a3dbe7adb39f3a94917b5f5c73c6ee112">  702</a></span>&#160;<span class="preprocessor">#define GDP3    GxP3    </span><span class="comment">/* Direction Selection for GPIO3. (See GDP0). */</span><span class="preprocessor"></span></div><div class="line"><a name="l00703"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#aa277f3ad18263637ba05c90f65d9bb66">  703</a></span>&#160;<span class="preprocessor">#define GDP4    GxP4    </span><span class="comment">/* Direction Selection for GPIO4. (See GDP0). */</span><span class="preprocessor"></span></div><div class="line"><a name="l00704"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a222de5d6321efe0b4cf64426eb766de9">  704</a></span>&#160;<span class="preprocessor">#define GDP5    GxP5    </span><span class="comment">/* Direction Selection for GPIO5. (See GDP0). */</span><span class="preprocessor"></span></div><div class="line"><a name="l00705"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#ad400a5127d238b8aa00dca9aae507f72">  705</a></span>&#160;<span class="preprocessor">#define GDP6    GxP6    </span><span class="comment">/* Direction Selection for GPIO6. (See GDP0). */</span><span class="preprocessor"></span></div><div class="line"><a name="l00706"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a5ad292cf8686dc0ffab762e99989bfd4">  706</a></span>&#160;<span class="preprocessor">#define GDP7    GxP7    </span><span class="comment">/* Direction Selection for GPIO7. (See GDP0). */</span><span class="preprocessor"></span></div><div class="line"><a name="l00707"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a08696a16977a53c26615cec37bca2b61">  707</a></span>&#160;<span class="preprocessor">#define GDP8    GxP8    </span><span class="comment">/* Direction Selection for GPIO8 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;</div><div class="line"><a name="l00709"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#aad92849c77c882448049b005b4107edb">  709</a></span>&#160;<span class="preprocessor">#define GDM0    GxM0    </span><span class="comment">/* Mask for setting the direction of GPIO0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00710"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a6753f40f60f7630b5db24071b0273e1d">  710</a></span>&#160;<span class="preprocessor">#define GDM1    GxM1    </span><span class="comment">/* Mask for setting the direction of GPIO1. (See GDM0). */</span><span class="preprocessor"></span></div><div class="line"><a name="l00711"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a60e12617aba3430891a06fe0fdd1a3f7">  711</a></span>&#160;<span class="preprocessor">#define GDM2    GxM2    </span><span class="comment">/* Mask for setting the direction of GPIO2. (See GDM0). */</span><span class="preprocessor"></span></div><div class="line"><a name="l00712"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a9b352770636360165384516edfd395bb">  712</a></span>&#160;<span class="preprocessor">#define GDM3    GxM3    </span><span class="comment">/* Mask for setting the direction of GPIO3. (See GDM0). */</span><span class="preprocessor"></span></div><div class="line"><a name="l00713"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a8f3aede758d1af8d99c69cb9bff4a5bd">  713</a></span>&#160;<span class="preprocessor">#define GDM4    GxM4    </span><span class="comment">/* Mask for setting the direction of GPIO4. (See GDM0). */</span><span class="preprocessor"></span></div><div class="line"><a name="l00714"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a91e81bb4a8ad96adebc55bd532477899">  714</a></span>&#160;<span class="preprocessor">#define GDM5    GxM5    </span><span class="comment">/* Mask for setting the direction of GPIO5. (See GDM0). */</span><span class="preprocessor"></span></div><div class="line"><a name="l00715"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a7009bc97cea75aa7febd8bb758eee408">  715</a></span>&#160;<span class="preprocessor">#define GDM6    GxM6    </span><span class="comment">/* Mask for setting the direction of GPIO6. (See GDM0). */</span><span class="preprocessor"></span></div><div class="line"><a name="l00716"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#ac7d9b437ab1a0eb6f2a42dbe82eefdf4">  716</a></span>&#160;<span class="preprocessor">#define GDM7    GxM7    </span><span class="comment">/* Mask for setting the direction of GPIO7. (See GDM0). */</span><span class="preprocessor"></span></div><div class="line"><a name="l00717"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#ab9de9a77e71d3bbd09903be3819b7ae3">  717</a></span>&#160;<span class="preprocessor">#define GDM8    GxM8    </span><span class="comment">/* Mask for setting the direction of GPIO8. (See GDM0). */</span><span class="preprocessor"></span></div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;</div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;<span class="comment">/* offset from GPIO_CTRL in bytes */</span></div><div class="line"><a name="l00720"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a2c825f11ac92175acb6245bbb9803e00">  720</a></span>&#160;<span class="preprocessor">#define GPIO_DOUT_OFFSET        0x0C            </span><span class="comment">/* sub-register 0x0C is the GPIO data output register. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00721"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#aa1274d2c19e0b67a33f8aa7d6f560397">  721</a></span>&#160;<span class="preprocessor">#define GPIO_DOUT_LEN           (3)</span></div><div class="line"><a name="l00722"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a80cc2a32f391e75dbfe3a925b6ce6e92">  722</a></span>&#160;<span class="preprocessor">#define GPIO_DOUT_MASK          GPIO_DIR_MASK</span></div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;</div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;<span class="comment">/* offset from GPIO_CTRL in bytes */</span></div><div class="line"><a name="l00725"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#ab4c5dea172d30c303df5c9ad2b42dfab">  725</a></span>&#160;<span class="preprocessor">#define GPIO_IRQE_OFFSET        0x10            </span><span class="comment">/* sub-register 0x10 is the GPIO interrupt enable register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00726"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a6220c5d7cb9e3c4fd03c5537f3daaa5a">  726</a></span>&#160;<span class="preprocessor">#define GPIO_IRQE_LEN           (4)</span></div><div class="line"><a name="l00727"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a16ccbc6b3eb8a213df3b004375cf3e4e">  727</a></span>&#160;<span class="preprocessor">#define GPIO_IRQE_MASK          0x000001FFUL</span></div><div class="line"><a name="l00728"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a7ee3ab4b925defc7f1ea811c8eba85cc">  728</a></span>&#160;<span class="preprocessor">#define GIRQx0                  0x00000001UL    </span><span class="comment">/* IRQ bit0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00729"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a80a473527dfeb47e90b38b06cb41254e">  729</a></span>&#160;<span class="preprocessor">#define GIRQx1                  0x00000002UL    </span><span class="comment">/* IRQ bit1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00730"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a97052f5b97670a11ec6b49424efb01b9">  730</a></span>&#160;<span class="preprocessor">#define GIRQx2                  0x00000004UL    </span><span class="comment">/* IRQ bit2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00731"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a2719b23fd0157c80df9be9fe8eb7e6e2">  731</a></span>&#160;<span class="preprocessor">#define GIRQx3                  0x00000008UL    </span><span class="comment">/* IRQ bit3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00732"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#ad55183d049649a9aa76b05db32fa7b37">  732</a></span>&#160;<span class="preprocessor">#define GIRQx4                  0x00000010UL    </span><span class="comment">/* IRQ bit4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00733"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a0e984be8ba0d02be4a4bd153d7f4a377">  733</a></span>&#160;<span class="preprocessor">#define GIRQx5                  0x00000020UL    </span><span class="comment">/* IRQ bit5 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00734"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a2b4a6e52079fea6f76dab36e0efe3b16">  734</a></span>&#160;<span class="preprocessor">#define GIRQx6                  0x00000040UL    </span><span class="comment">/* IRQ bit6 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00735"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#ae9054c974088c3f03c3a5bbf84b5666a">  735</a></span>&#160;<span class="preprocessor">#define GIRQx7                  0x00000080UL    </span><span class="comment">/* IRQ bit7 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00736"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#aaf480fc9bd24f6b8bb202eca2903d9af">  736</a></span>&#160;<span class="preprocessor">#define GIRQx8                  0x00000100UL    </span><span class="comment">/* IRQ bit8 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00737"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a0b56f982471e6cf2c34ae542f76deebf">  737</a></span>&#160;<span class="preprocessor">#define GIRQE0  GIRQx0  </span><span class="comment">/* GPIO IRQ Enable for GPIO0 input. Value 1 = enable, 0 = disable*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00738"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#ae78e3e4cac4027ac46a1a3dbfa852d95">  738</a></span>&#160;<span class="preprocessor">#define GIRQE1  GIRQx1  </span><span class="comment">/*  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00739"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a9ff792a73ebb18326023a192171b73e4">  739</a></span>&#160;<span class="preprocessor">#define GIRQE2  GIRQx2  </span><span class="comment">/*  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00740"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#aa8f7aaffbfe42726757a7a24d06eb616">  740</a></span>&#160;<span class="preprocessor">#define GIRQE3  GIRQx3  </span><span class="comment">/*  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00741"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#ab2b0ddc2a70e336976b32c28c527df1c">  741</a></span>&#160;<span class="preprocessor">#define GIRQE4  GIRQx4  </span><span class="comment">/*  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00742"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a5d7eb3e5c482bb72e1a60bf2b677cfff">  742</a></span>&#160;<span class="preprocessor">#define GIRQE5  GIRQx5  </span><span class="comment">/*  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00743"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#abaab850535a3341e5faefe0fd2c79cc9">  743</a></span>&#160;<span class="preprocessor">#define GIRQE6  GIRQx6  </span><span class="comment">/*  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00744"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a734dee82f92f181e5a2799a2c375abe3">  744</a></span>&#160;<span class="preprocessor">#define GIRQE7  GIRQx7  </span><span class="comment">/*  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00745"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a092d9d7697a52c4c07680305bc1592e2">  745</a></span>&#160;<span class="preprocessor">#define GIRQE8  GIRQx8  </span><span class="comment">/* Value 1 = enable, 0 = disable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;</div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;<span class="comment">/* offset from GPIO_CTRL in bytes */</span></div><div class="line"><a name="l00748"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#acb79f4731d60f9f00adfc8bfb384625b">  748</a></span>&#160;<span class="preprocessor">#define GPIO_ISEN_OFFSET        0x14    </span><span class="comment">/* sub-register 0x14 is the GPIO interrupt sense selection register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00749"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#ad6cd17b2278a8d164472362707633c75">  749</a></span>&#160;<span class="preprocessor">#define GPIO_ISEN_LEN           (4)</span></div><div class="line"><a name="l00750"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a41e977ba0ed1e006147ef9dc7b06a082">  750</a></span>&#160;<span class="preprocessor">#define GPIO_ISEN_MASK          GPIO_IRQE_MASK</span></div><div class="line"><a name="l00751"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#aa42a0a2ebed2d7a5e942d7b7fb7040be">  751</a></span>&#160;<span class="preprocessor">#define GISEN0  GIRQx0  </span><span class="comment">/* GPIO IRQ Sense selection GPIO0 input. Value 0 = High or Rising-Edge, 1 = Low or falling-edge.*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00752"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#ade2e2d03570ecd64f5ed044049976bfc">  752</a></span>&#160;<span class="preprocessor">#define GISEN1  GIRQx1  </span><span class="comment">/*  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00753"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a13c6f5036b8ec9c74f6f3fec1066a2ad">  753</a></span>&#160;<span class="preprocessor">#define GISEN2  GIRQx2  </span><span class="comment">/*  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00754"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a3eaee1d61e52963a69de830457595aa8">  754</a></span>&#160;<span class="preprocessor">#define GISEN3  GIRQx3  </span><span class="comment">/*  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00755"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#acab063db845ce493acf82f87f2392075">  755</a></span>&#160;<span class="preprocessor">#define GISEN4  GIRQx4  </span><span class="comment">/*  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00756"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a998dfdeab43b365229410c5ba921dfb0">  756</a></span>&#160;<span class="preprocessor">#define GISEN5  GIRQx5  </span><span class="comment">/*  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00757"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#aa50b37233916e1ba40a1b5730ddb494c">  757</a></span>&#160;<span class="preprocessor">#define GISEN6  GIRQx6  </span><span class="comment">/*  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00758"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a79964e7e6f5bd1eea57a90e0ffe17597">  758</a></span>&#160;<span class="preprocessor">#define GISEN7  GIRQx7  </span><span class="comment">/*  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00759"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a5bda37c08f4205fd05fe4dff2ed7f152">  759</a></span>&#160;<span class="preprocessor">#define GISEN8  GIRQx8  </span><span class="comment">/* Value 0 = High or Rising-Edge, 1 = Low or falling-edge */</span><span class="preprocessor"></span></div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;</div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;<span class="comment">/* offset from GPIO_CTRL in bytes */</span></div><div class="line"><a name="l00762"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#af3d3d47d2f04ad175c06b9577cf1b1bc">  762</a></span>&#160;<span class="preprocessor">#define GPIO_IMODE_OFFSET       0x18    </span><span class="comment">/* sub-register 0x18 is the GPIO interrupt mode selection register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00763"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#ad77c688981d380e621ac57efe7b59289">  763</a></span>&#160;<span class="preprocessor">#define GPIO_IMODE_LEN          (4)</span></div><div class="line"><a name="l00764"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a4f1774f33d120ecc113789ef11b179be">  764</a></span>&#160;<span class="preprocessor">#define GPIO_IMODE_MASK         GPIO_IRQE_MASK</span></div><div class="line"><a name="l00765"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a55ada8949d4585743e7d2c4ed29000e7">  765</a></span>&#160;<span class="preprocessor">#define GIMOD0  GIRQx0  </span><span class="comment">/* GPIO IRQ Mode selection for GPIO0 input. Value 0 = Level sensitive interrupt. Value 1 = Edge triggered interrupt */</span><span class="preprocessor"></span></div><div class="line"><a name="l00766"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a7bda3bc258fc89d30ab827e651a9b8a0">  766</a></span>&#160;<span class="preprocessor">#define GIMOD1  GIRQx1  </span><span class="comment">/*  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00767"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a167ba7f139d8b64588d1d1c86ba6b9c4">  767</a></span>&#160;<span class="preprocessor">#define GIMOD2  GIRQx2  </span><span class="comment">/*  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00768"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a58d269c07ca77aead525af7f40a5b57e">  768</a></span>&#160;<span class="preprocessor">#define GIMOD3  GIRQx3  </span><span class="comment">/*  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00769"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a3d004c8345718b693d3454b7d2629970">  769</a></span>&#160;<span class="preprocessor">#define GIMOD4  GIRQx4  </span><span class="comment">/*  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00770"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#aa5bc6b3b243c0bf0967a45a550add874">  770</a></span>&#160;<span class="preprocessor">#define GIMOD5  GIRQx5  </span><span class="comment">/*  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00771"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a9880a548da59e8f190887d86c0e77644">  771</a></span>&#160;<span class="preprocessor">#define GIMOD6  GIRQx6  </span><span class="comment">/*  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00772"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#aeef3544b29d9b68fb65c18aaf3d391ef">  772</a></span>&#160;<span class="preprocessor">#define GIMOD7  GIRQx7  </span><span class="comment">/*  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00773"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a29fa08458dee185b1314ba3c2379a0e3">  773</a></span>&#160;<span class="preprocessor">#define GIMOD8  GIRQx8  </span><span class="comment">/* Value 0 = Level, 1 = Edge. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;</div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;<span class="comment">/* offset from EXT_SYNC_ID in bytes */</span></div><div class="line"><a name="l00776"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a12bce6d758436bcc082bf835b3b1059d">  776</a></span>&#160;<span class="preprocessor">#define GPIO_IBES_OFFSET        0x1C    </span><span class="comment">/* sub-register 0x1C is the GPIO interrupt Both Edge selection register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00777"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a745136ef4d2b181c94dcd7f8293db697">  777</a></span>&#160;<span class="preprocessor">#define GPIO_IBES_LEN           (4)</span></div><div class="line"><a name="l00778"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a95c9ca7ca818bcf72ee0611b11b63d07">  778</a></span>&#160;<span class="preprocessor">#define GPIO_IBES_MASK          GPIO_IRQE_MASK  </span><span class="comment">/*  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00779"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a0b879187dc96feeaedc278b82f3060ce">  779</a></span>&#160;<span class="preprocessor">#define GIBES0  GIRQx0  </span><span class="comment">/* GPIO IRQ Both Edge selection for GPIO0 input. Value 0 = GPIO_IMODE register selects the edge. Value 1 = Both edges trigger the interrupt. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00780"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#ae40b58c3694b23734370d0fdc243b5a3">  780</a></span>&#160;<span class="preprocessor">#define GIBES1  GIRQx1  </span><span class="comment">/*  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00781"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a7220d2bdf786c2752ce45f42e1b1951c">  781</a></span>&#160;<span class="preprocessor">#define GIBES2  GIRQx2  </span><span class="comment">/*  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00782"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a4335952244373363e2f89637da7c16a2">  782</a></span>&#160;<span class="preprocessor">#define GIBES3  GIRQx3  </span><span class="comment">/*  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00783"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#acd6b02b8d05cdf86af1e38ad56c93859">  783</a></span>&#160;<span class="preprocessor">#define GIBES4  GIRQx4  </span><span class="comment">/*  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00784"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#acec1a8947fd17142102b746e1432d656">  784</a></span>&#160;<span class="preprocessor">#define GIBES5  GIRQx5  </span><span class="comment">/*  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00785"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#afab38fb3600cf64e6e824ffbb29c7264">  785</a></span>&#160;<span class="preprocessor">#define GIBES6  GIRQx6  </span><span class="comment">/*  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00786"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#abb53647ebff5e14911202c4e591b1067">  786</a></span>&#160;<span class="preprocessor">#define GIBES7  GIRQx7  </span><span class="comment">/*  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00787"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#af1ce726b76152df8a07842af052a1adc">  787</a></span>&#160;<span class="preprocessor">#define GIBES8  GIRQx8  </span><span class="comment">/* Value 0 = use GPIO_IMODE, 1 = Both Edges */</span><span class="preprocessor"></span></div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;</div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;<span class="comment">/* offset from GPIO_CTRL in bytes */</span></div><div class="line"><a name="l00790"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#ab2fb49c9f755e4bffa5808b78b972191">  790</a></span>&#160;<span class="preprocessor">#define GPIO_ICLR_OFFSET        0x20    </span><span class="comment">/* sub-register 0x20 is the GPIO interrupt clear register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00791"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a8dd8c43f714dced6f3de3d13161a2276">  791</a></span>&#160;<span class="preprocessor">#define GPIO_ICLR_LEN           (4)</span></div><div class="line"><a name="l00792"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#aca65810a6ca2abc496ac9099503ff16b">  792</a></span>&#160;<span class="preprocessor">#define GPIO_ICLR_MASK          GPIO_IRQE_MASK  </span><span class="comment">/*  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00793"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a03c7ddd76b70cc79d6dbbba0316f6c04">  793</a></span>&#160;<span class="preprocessor">#define GICLR0  GIRQx0  </span><span class="comment">/* GPIO IRQ latch clear for GPIO0 input. Write 1 to clear the GPIO0 interrupt latch. Writing 0 has no effect. Reading returns zero */</span><span class="preprocessor"></span></div><div class="line"><a name="l00794"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a5496d0ae7b83a3de6cc6e40878d6e58e">  794</a></span>&#160;<span class="preprocessor">#define GICLR1  GIRQx1  </span><span class="comment">/*  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00795"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a56f121299c6b13468758384c410d54db">  795</a></span>&#160;<span class="preprocessor">#define GICLR2  GIRQx2  </span><span class="comment">/*  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00796"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#ac37beda338733cba16e7f748b1e9569c">  796</a></span>&#160;<span class="preprocessor">#define GICLR3  GIRQx3  </span><span class="comment">/*  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00797"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a87964048dbbe14955d20d6c055d7dafe">  797</a></span>&#160;<span class="preprocessor">#define GICLR4  GIRQx4  </span><span class="comment">/*  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00798"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#aacc9b0fb3be70e2bb4d3fa8bda40672b">  798</a></span>&#160;<span class="preprocessor">#define GICLR5  GIRQx5  </span><span class="comment">/*  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00799"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a52a46d66b6d80875633118b730a57b6e">  799</a></span>&#160;<span class="preprocessor">#define GICLR6  GIRQx6  </span><span class="comment">/*  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00800"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#ab1e09056664afe35e148642fd95fb83f">  800</a></span>&#160;<span class="preprocessor">#define GICLR7  GIRQx7  </span><span class="comment">/*  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00801"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#aef2a8bc4e0c33fc8fd8ac78c5a2bb0d7">  801</a></span>&#160;<span class="preprocessor">#define GICLR8  GIRQx8  </span><span class="comment">/* Write 1 to clear the interrupt latch */</span><span class="preprocessor"></span></div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;</div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;<span class="comment">/* offset from GPIO_CTRL in bytes */</span></div><div class="line"><a name="l00804"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a781e269c4f8d412d0eb43844716a153c">  804</a></span>&#160;<span class="preprocessor">#define GPIO_IDBE_OFFSET        0x24    </span><span class="comment">/* sub-register 0x24 is the GPIO interrupt de-bounce enable register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00805"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a2414e93f2395f1c1045bc39741256ec9">  805</a></span>&#160;<span class="preprocessor">#define GPIO_IDBE_LEN           (4)</span></div><div class="line"><a name="l00806"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a9a5c26837dfc45287fca5aad8b85a1d3">  806</a></span>&#160;<span class="preprocessor">#define GPIO_IDBE_MASK          GPIO_IRQE_MASK</span></div><div class="line"><a name="l00807"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#aa2963aaa50180873b9cdb328ad65b7a8">  807</a></span>&#160;<span class="preprocessor">#define GIDBE0  GIRQx0  </span><span class="comment">/* GPIO IRQ de-bounce enable for GPIO0. Value 1 = de-bounce enabled. Value 0 = de-bounce disabled */</span><span class="preprocessor"></span></div><div class="line"><a name="l00808"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a3d5623f259f571e9c3350e8b189383d0">  808</a></span>&#160;<span class="preprocessor">#define GIDBE1  GIRQx1  </span><span class="comment">/*  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00809"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a7417a63812043cdc98cdff45af335fe9">  809</a></span>&#160;<span class="preprocessor">#define GIDBE2  GIRQx2  </span><span class="comment">/*  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00810"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a1e3a8c17ae140da8fbf26a8e2769c070">  810</a></span>&#160;<span class="preprocessor">#define GIDBE3  GIRQx3  </span><span class="comment">/*  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00811"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a6e64ac5b79dd224dc3e19506d6e7986e">  811</a></span>&#160;<span class="preprocessor">#define GIDBE4  GIRQx4  </span><span class="comment">/*  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00812"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a102ead8d64326ca62e6c3f300ed8f56d">  812</a></span>&#160;<span class="preprocessor">#define GIDBE5  GIRQx5  </span><span class="comment">/*  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00813"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a9f14556c514a911f4617e526d0bbbdfa">  813</a></span>&#160;<span class="preprocessor">#define GIDBE6  GIRQx6  </span><span class="comment">/*  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00814"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a0693cb57f60d4e252bc6c2b8d900fa0b">  814</a></span>&#160;<span class="preprocessor">#define GIDBE7  GIRQx7  </span><span class="comment">/*  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00815"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a024b585dc4197b164f84c1890546bfdc">  815</a></span>&#160;<span class="preprocessor">#define GIDBE8  GIRQx8  </span><span class="comment">/* Value 1 = de-bounce enabled, 0 = de-bounce disabled */</span><span class="preprocessor"></span></div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;</div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;<span class="comment">/* offset from GPIO_CTRL in bytes */</span></div><div class="line"><a name="l00818"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a5fa5663018b8174eaea0d611e05a7337">  818</a></span>&#160;<span class="preprocessor">#define GPIO_RAW_OFFSET         0x28    </span><span class="comment">/* sub-register 0x28 allows the raw state of the GPIO pin to be read. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00819"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#aa74bc87f8dfcbed92bcb7cd3af3e2374">  819</a></span>&#160;<span class="preprocessor">#define GPIO_RAW_LEN            (4)</span></div><div class="line"><a name="l00820"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a52983e75bc8b59480d8dadd090903ff6">  820</a></span>&#160;<span class="preprocessor">#define GPIO_RAW_MASK           GPIO_IRQE_MASK</span></div><div class="line"><a name="l00821"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a020e2cc3494fe03d729a6ee2bd689732">  821</a></span>&#160;<span class="preprocessor">#define GRAWP0  GIRQx0  </span><span class="comment">/* This bit reflects the raw state of GPIO0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00822"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#aaa42c326f8a5b3e05d83bda3d4179dee">  822</a></span>&#160;<span class="preprocessor">#define GRAWP1  GIRQx1  </span><span class="comment">/*  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00823"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a31ac287e96e0193baffb3f6b55508533">  823</a></span>&#160;<span class="preprocessor">#define GRAWP2  GIRQx2  </span><span class="comment">/*  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00824"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#afddd6808be7445e637563ab343ef9182">  824</a></span>&#160;<span class="preprocessor">#define GRAWP3  GIRQx3  </span><span class="comment">/*  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00825"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a79e76490187539f3c2ddd6208fad4792">  825</a></span>&#160;<span class="preprocessor">#define GRAWP4  GIRQx4  </span><span class="comment">/*  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00826"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a24d6b83077cba553decde11c74c2627c">  826</a></span>&#160;<span class="preprocessor">#define GRAWP5  GIRQx5  </span><span class="comment">/*  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00827"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a6a8a715cd3715971e7fc030df7d38a89">  827</a></span>&#160;<span class="preprocessor">#define GRAWP6  GIRQx6  </span><span class="comment">/*  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00828"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#acce885e52855878cfab8b2695e5580dd">  828</a></span>&#160;<span class="preprocessor">#define GRAWP7  GIRQx7  </span><span class="comment">/*  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00829"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a6bf73d9bf3663001adf2402d7a9617c1">  829</a></span>&#160;<span class="preprocessor">#define GRAWP8  GIRQx8  </span><span class="comment">/* This bit reflects the raw state of GPIO8 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;</div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;<span class="comment">/****************************************************************************/</span></div><div class="line"><a name="l00835"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#aeeb032f790064644a9a069bbc44ad1df">  835</a></span>&#160;<span class="preprocessor">#define DRX_CONF_ID             0x27            </span><span class="comment">/* Digital Receiver configuration */</span><span class="preprocessor"></span></div><div class="line"><a name="l00836"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#aa1cad283cfb9abccb852ef00051d90be">  836</a></span>&#160;<span class="preprocessor">#define DRX_CONF_LEN            (44)</span></div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;<span class="comment">/* offset from DRX_CONF_ID in bytes */</span></div><div class="line"><a name="l00838"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a262206be802e66852d5b5453bf79c934">  838</a></span>&#160;<span class="preprocessor">#define DRX_TUNE0b_OFFSET       (0x02)  </span><span class="comment">/* sub-register 0x02 is a 16-bit tuning register. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00839"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a12fa4ca184c4e66e62fcd47eac2f80de">  839</a></span>&#160;<span class="preprocessor">#define DRX_TUNE0b_LEN          (2)</span></div><div class="line"><a name="l00840"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#ab85b466ce6d153bf0a4575cdc9f7a75e">  840</a></span>&#160;<span class="preprocessor">#define DRX_TUNE0b_MASK         0xFFFF  </span><span class="comment">/* 7.2.40.2 Sub-Register 0x27:02  DRX_TUNE0b */</span><span class="preprocessor"></span></div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;</div><div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;<span class="comment">/* offset from DRX_CONF_ID in bytes */</span></div><div class="line"><a name="l00843"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a580c67ce447ed4030c723641cbf96906">  843</a></span>&#160;<span class="preprocessor">#define DRX_TUNE1a_OFFSET       0x04    </span><span class="comment">/* 7.2.40.3 Sub-Register 0x27:04  DRX_TUNE1a */</span><span class="preprocessor"></span></div><div class="line"><a name="l00844"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#aa7ed280de4615c861be1e58807185bb7">  844</a></span>&#160;<span class="preprocessor">#define DRX_TUNE1a_LEN          (2)</span></div><div class="line"><a name="l00845"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#af2033013ec49679f9cf55b4a1a0b0b17">  845</a></span>&#160;<span class="preprocessor">#define DRX_TUNE1a_MASK         0xFFFF</span></div><div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;</div><div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;<span class="comment">/* offset from DRX_CONF_ID in bytes */</span></div><div class="line"><a name="l00848"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a734c93492e12a41e47a35706ac399d85">  848</a></span>&#160;<span class="preprocessor">#define DRX_TUNE1b_OFFSET       0x06    </span><span class="comment">/* 7.2.40.4 Sub-Register 0x27:06  DRX_TUNE1b */</span><span class="preprocessor"></span></div><div class="line"><a name="l00849"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a3f0d2ea8d693edc0eed5b0b9c90c6577">  849</a></span>&#160;<span class="preprocessor">#define DRX_TUNE1b_LEN          (2)</span></div><div class="line"><a name="l00850"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a4cb5d8c43625fb5205b4910947b1bec2">  850</a></span>&#160;<span class="preprocessor">#define DRX_TUNE1b_MASK         0xFFFF</span></div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;</div><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;<span class="comment">/* offset from DRX_CONF_ID in bytes */</span></div><div class="line"><a name="l00853"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#ad5c2d9596a9d0382fb795561be1ac8ed">  853</a></span>&#160;<span class="preprocessor">#define DRX_TUNE2_OFFSET        0x08    </span><span class="comment">/* 7.2.40.5 Sub-Register 0x27:08  DRX_TUNE2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00854"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a3298d77ea3d410d6a06c134a4d038fea">  854</a></span>&#160;<span class="preprocessor">#define DRX_TUNE2_LEN           (4)</span></div><div class="line"><a name="l00855"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a1250f7086e1ba934db5df4bd19acc647">  855</a></span>&#160;<span class="preprocessor">#define DRX_TUNE2_MASK          0xFFFFFFFFUL</span></div><div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;</div><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;<span class="comment">/* offset from DRX_CONF_ID in bytes */</span></div><div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;<span class="comment">/* WARNING: Please do NOT set DRX_SFDTOC to zero (disabling SFD detection timeout)</span></div><div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;<span class="comment"> * since this risks IC malfunction due to prolonged receiver activity in the event of false preamble detection.</span></div><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00861"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a2afc5244fc9f25f9d06acffb1ab8fa72">  861</a></span>&#160;<span class="preprocessor">#define DRX_SFDTOC_OFFSET       0x20    </span><span class="comment">/* 7.2.40.7 Sub-Register 0x27:20  DRX_SFDTOC */</span><span class="preprocessor"></span></div><div class="line"><a name="l00862"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a576952cc6c1843e124511dfe8a4fe1c4">  862</a></span>&#160;<span class="preprocessor">#define DRX_SFDTOC_LEN          (2)</span></div><div class="line"><a name="l00863"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a01ca3a89240a45927903227b15b4dc06">  863</a></span>&#160;<span class="preprocessor">#define DRX_SFDTOC_MASK         0xFFFF</span></div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;</div><div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;<span class="comment">/* offset from DRX_CONF_ID in bytes */</span></div><div class="line"><a name="l00866"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a8bf334a35563c11450e282f83d11fe1a">  866</a></span>&#160;<span class="preprocessor">#define DRX_PRETOC_OFFSET       0x24    </span><span class="comment">/* 7.2.40.9 Sub-Register 0x27:24  DRX_PRETOC */</span><span class="preprocessor"></span></div><div class="line"><a name="l00867"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a36b3910db34febdb56300155e1ae92a0">  867</a></span>&#160;<span class="preprocessor">#define DRX_PRETOC_LEN          (2)</span></div><div class="line"><a name="l00868"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a2adabc65df1b354a948d286c7c600608">  868</a></span>&#160;<span class="preprocessor">#define DRX_PRETOC_MASK         0xFFFF</span></div><div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;</div><div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;<span class="comment">/* offset from DRX_CONF_ID in bytes */</span></div><div class="line"><a name="l00871"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a3600de1032eaa8222d4d1eadd6a849ce">  871</a></span>&#160;<span class="preprocessor">#define DRX_DRX_TUNE4HOFFSET    0x26    </span><span class="comment">/* 7.2.40.10 Sub-Register 0x27:26  DRX_TUNE4H */</span><span class="preprocessor"></span></div><div class="line"><a name="l00872"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a3d2d45182fc03e8bd4d2a29ecea4ff78">  872</a></span>&#160;<span class="preprocessor">#define DRX_DRX_TUNE4H_LEN      (2)</span></div><div class="line"><a name="l00873"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#ab91e384996af45e0598dd06b10f8df68">  873</a></span>&#160;<span class="preprocessor">#define DRX_DRX_TUNE4H_MASK     0xFFFF</span></div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;</div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;</div><div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;</div><div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;<span class="comment">/****************************************************************************/</span></div><div class="line"><a name="l00882"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a42e4039f1140cedf72ffa58cd9bc7f7a">  882</a></span>&#160;<span class="preprocessor">#define RF_CONF_ID              0x28            </span><span class="comment">/* Analog RF Configuration */</span><span class="preprocessor"></span></div><div class="line"><a name="l00883"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a03d3dcf6e13f7a5883cc39d9cfe9d353">  883</a></span>&#160;<span class="preprocessor">#define RF_CONF_LEN             (58)</span></div><div class="line"><a name="l00884"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a029b96848e11722aba89c0f3282b62a9">  884</a></span>&#160;<span class="preprocessor">#define RF_CONF_TXEN_MASK       0x00400000UL   </span><span class="comment">/* TX enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00885"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#ad3d5b27653356ab2f7a5c25ca85e06f0">  885</a></span>&#160;<span class="preprocessor">#define RF_CONF_RXEN_MASK       0x00200000UL   </span><span class="comment">/* RX enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00886"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a041089cc9f0c4a2e19861cf98ab7d432">  886</a></span>&#160;<span class="preprocessor">#define RF_CONF_TXPOW_MASK      0x001F0000UL   </span><span class="comment">/* turn on power all LDOs */</span><span class="preprocessor"></span></div><div class="line"><a name="l00887"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#ae6893ea320f8816697e503a09ae38c47">  887</a></span>&#160;<span class="preprocessor">#define RF_CONF_PLLEN_MASK      0x0000E000UL   </span><span class="comment">/* enable PLLs */</span><span class="preprocessor"></span></div><div class="line"><a name="l00888"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a592ab461fcb3e27f7b6f2b8930e37f9b">  888</a></span>&#160;<span class="preprocessor">#define RF_CONF_TXBLOCKSEN_MASK 0x00001F00UL   </span><span class="comment">/* enable TX blocks */</span><span class="preprocessor"></span></div><div class="line"><a name="l00889"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a70905716f7ceaffa505d76fcd4c14fce">  889</a></span>&#160;<span class="preprocessor">#define RF_CONF_TXPLLPOWEN_MASK (RF_CONF_PLLEN_MASK | RF_CONF_TXPOW_MASK)</span></div><div class="line"><a name="l00890"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a71665da5b84eb915da7f52b8779640fc">  890</a></span>&#160;<span class="preprocessor">#define RF_CONF_TXALLEN_MASK    (RF_CONF_TXEN_MASK | RF_CONF_TXPOW_MASK | RF_CONF_PLLEN_MASK | RF_CONF_TXBLOCKSEN_MASK)</span></div><div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;<span class="comment">/* offset from TX_CAL_ID in bytes */</span></div><div class="line"><a name="l00892"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#ac83cc134209f5b84356886520498240b">  892</a></span>&#160;<span class="preprocessor">#define RF_RXCTRLH_OFFSET       0x0B    </span><span class="comment">/*  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;<span class="comment">/* offset from TX_CAL_ID in bytes */</span></div><div class="line"><a name="l00894"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a5d84324a65eb6070ba8b05321b8e0b4c">  894</a></span>&#160;<span class="preprocessor">#define RF_TXCTRL_OFFSET        0x0C    </span><span class="comment">/* Analog TX Control Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00895"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#aa90ffcdd48f8b042bbeedb9befb94f98">  895</a></span>&#160;<span class="preprocessor">#define RF_TXCTRL_LEN           (4)</span></div><div class="line"><a name="l00896"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a0387f2626461315e7c437d1f34b10cfd">  896</a></span>&#160;<span class="preprocessor">#define RF_TXCTRL_TXMTUNE_MASK  0x000001E0UL    </span><span class="comment">/* Transmit mixer tuning register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00897"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#ad5a7b42fd5c47075c7d6fdf413e6c4cd">  897</a></span>&#160;<span class="preprocessor">#define RF_TXCTRL_TXTXMQ_MASK   0x00000E00UL    </span><span class="comment">/* Transmit mixer Q-factor tuning register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00898"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a88452680b5bd942e4ca079da9037b0ac">  898</a></span>&#160;<span class="preprocessor">#define RF_TXCTRL_CH1           0x00005C40UL    </span><span class="comment">/* 32-bit value to program to Sub-Register 0x28:0C  RF_TXCTRL */</span><span class="preprocessor"></span></div><div class="line"><a name="l00899"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#aada88f880f1081b9b66161b7d38292b5">  899</a></span>&#160;<span class="preprocessor">#define RF_TXCTRL_CH2           0x00045CA0UL    </span><span class="comment">/* 32-bit value to program to Sub-Register 0x28:0C  RF_TXCTRL */</span><span class="preprocessor"></span></div><div class="line"><a name="l00900"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a00e7038b280f5b68fb5e84b302c7ed1b">  900</a></span>&#160;<span class="preprocessor">#define RF_TXCTRL_CH3           0x00086CC0UL    </span><span class="comment">/* 32-bit value to program to Sub-Register 0x28:0C  RF_TXCTRL */</span><span class="preprocessor"></span></div><div class="line"><a name="l00901"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a661e634f27eb304d047228340b3d29d9">  901</a></span>&#160;<span class="preprocessor">#define RF_TXCTRL_CH4           0x00045C80UL    </span><span class="comment">/* 32-bit value to program to Sub-Register 0x28:0C  RF_TXCTRL */</span><span class="preprocessor"></span></div><div class="line"><a name="l00902"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a35330aac009e535d2dc4d57463950309">  902</a></span>&#160;<span class="preprocessor">#define RF_TXCTRL_CH5           0x001E3FE0UL    </span><span class="comment">/* 32-bit value to program to Sub-Register 0x28:0C  RF_TXCTRL */</span><span class="preprocessor"></span></div><div class="line"><a name="l00903"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a2b89d9f4a311946c149e7dcc4a6ea896">  903</a></span>&#160;<span class="preprocessor">#define RF_TXCTRL_CH7           0x001E7DE0UL    </span><span class="comment">/* 32-bit value to program to Sub-Register 0x28:0C  RF_TXCTRL */</span><span class="preprocessor"></span></div><div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;</div><div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;<span class="comment">/* offset from TX_CAL_ID in bytes */</span></div><div class="line"><a name="l00906"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#ad3e7ee750944d0de67d7d4200532dd58">  906</a></span>&#160;<span class="preprocessor">#define RF_STATUS_OFFSET        0x2C    </span><span class="comment">/*  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;</div><div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;<span class="comment">//#define RF_RXCTRLH_           0x00000000UL    /*  */</span></div><div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;</div><div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;</div><div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;<span class="comment">/****************************************************************************/</span></div><div class="line"><a name="l00914"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#aa6a051ee59146e00bf9934bc7d12e737">  914</a></span>&#160;<span class="preprocessor">#define REG_29_ID_RESERVED      0x29</span></div><div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;</div><div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;<span class="comment">/****************************************************************************/</span></div><div class="line"><a name="l00920"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a715cdb8ffc7e9714e7396ae950a5942a">  920</a></span>&#160;<span class="preprocessor">#define TX_CAL_ID               0x2A            </span><span class="comment">/* Transmitter calibration block */</span><span class="preprocessor"></span></div><div class="line"><a name="l00921"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a9ce84979c1677a5e7843782e6945ef69">  921</a></span>&#160;<span class="preprocessor">#define TX_CAL_LEN              (52)</span></div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;<span class="comment">/* offset from TX_CAL_ID in bytes */</span></div><div class="line"><a name="l00923"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a7c0e09f46b275ca9a194f85fbfebcffd">  923</a></span>&#160;<span class="preprocessor">#define TC_SARL_SAR_C               (0)         </span><span class="comment">/* SAR control */</span><span class="preprocessor"></span></div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;<span class="comment">//#define TC_SARL_OFFSET            0x03            /* Transmitter Calibration  Latest SAR readings. RO */</span></div><div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;<span class="comment">//#define TC_SARL_LEN               (2)</span></div><div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;<span class="comment">/*cause bug in register block TX_CAL, we need to read 1 byte in a time*/</span></div><div class="line"><a name="l00927"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a18dea698a012a5d4f9d09a8b3191fdb0">  927</a></span>&#160;<span class="preprocessor">#define TC_SARL_SAR_LVBAT_OFFSET    (3)         </span><span class="comment">/* Latest SAR reading for Voltage level */</span><span class="preprocessor"></span></div><div class="line"><a name="l00928"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a434f086c9d776b33debb899a94b5eb7b">  928</a></span>&#160;<span class="preprocessor">#define TC_SARL_SAR_LTEMP_OFFSET    (4)         </span><span class="comment">/* Latest SAR reading for Temperature level */</span><span class="preprocessor"></span></div><div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;<span class="comment">/* offset from TX_CAL_ID in bytes */</span></div><div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;<span class="comment">//#define TC_SARW_OFFSET            0x06            /* Transmitter Calibration  SAR readings at last Wake-Up */</span></div><div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;<span class="comment">//#define TC_SARW_LEN           (2)</span></div><div class="line"><a name="l00932"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a91a26b497dde8e4cfdded376d0d6c404">  932</a></span>&#160;<span class="preprocessor">#define TC_SARW_SAR_WTEMP_OFFSET    0x06            </span><span class="comment">/* SAR reading of Temperature level taken at last wakeup event */</span><span class="preprocessor"></span></div><div class="line"><a name="l00933"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#ac3eb57c319438f53031ea8ea1235f8c8">  933</a></span>&#160;<span class="preprocessor">#define TC_SARW_SAR_WVBAT_OFFSET    0x07            </span><span class="comment">/* SAR reading of Voltage level taken at last wakeup event */</span><span class="preprocessor"></span></div><div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;<span class="comment">/* offset from TX_CAL_ID in bytes */</span></div><div class="line"><a name="l00935"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a0bad5a2c98ec1324e9a6f013dd684ce7">  935</a></span>&#160;<span class="preprocessor">#define TC_PGDELAY_OFFSET       0x0B            </span><span class="comment">/* Transmitter Calibration  Pulse Generator Delay */</span><span class="preprocessor"></span></div><div class="line"><a name="l00936"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a1a5ee11e3dd9bc987c3726d3b0ae7c98">  936</a></span>&#160;<span class="preprocessor">#define TC_PGDELAY_LEN          (1)</span></div><div class="line"><a name="l00937"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#af1b7c7fc964050abd71b3721c00f29eb">  937</a></span>&#160;<span class="preprocessor">#define TC_PGDELAY_CH1          0xC9            </span><span class="comment">/* Recommended value for channel 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00938"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a43664536a3b7a6431c3bf9e843a42524">  938</a></span>&#160;<span class="preprocessor">#define TC_PGDELAY_CH2          0xC2            </span><span class="comment">/* Recommended value for channel 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00939"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a70195d619466dbaa83b984580992b2f8">  939</a></span>&#160;<span class="preprocessor">#define TC_PGDELAY_CH3          0xC5            </span><span class="comment">/* Recommended value for channel 3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00940"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a015446a4ddd22ce1ef22fd8ec3fc960c">  940</a></span>&#160;<span class="preprocessor">#define TC_PGDELAY_CH4          0x95            </span><span class="comment">/* Recommended value for channel 4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00941"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a2edfcd97990408d493b0f5210eb9b533">  941</a></span>&#160;<span class="preprocessor">#define TC_PGDELAY_CH5          0xC0            </span><span class="comment">/* Recommended value for channel 5 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00942"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a25a0e7f4e15412fa6db9ae38fe3a5f4d">  942</a></span>&#160;<span class="preprocessor">#define TC_PGDELAY_CH7          0x93            </span><span class="comment">/* Recommended value for channel 7 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;<span class="comment">/* offset from TX_CAL_ID in bytes */</span></div><div class="line"><a name="l00944"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a3de09f88532f3366a9b106968315a082">  944</a></span>&#160;<span class="preprocessor">#define TC_PGTEST_OFFSET        0x0C            </span><span class="comment">/* Transmitter Calibration  Pulse Generator Test */</span><span class="preprocessor"></span></div><div class="line"><a name="l00945"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a7294f1e7362262860aff3188f74e0afc">  945</a></span>&#160;<span class="preprocessor">#define TC_PGTEST_LEN           (1)</span></div><div class="line"><a name="l00946"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a8fbfbd5abbdb785f23c26d1105cdf81a">  946</a></span>&#160;<span class="preprocessor">#define TC_PGTEST_NORMAL        0x00            </span><span class="comment">/* Normal operation */</span><span class="preprocessor"></span></div><div class="line"><a name="l00947"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a518ee17d3e0b0ab17cc4d4da371f5865">  947</a></span>&#160;<span class="preprocessor">#define TC_PGTEST_CW            0x13            </span><span class="comment">/* Continuous Wave (CW) Test Mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;</div><div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;<span class="comment">/****************************************************************************/</span></div><div class="line"><a name="l00953"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#abb441eea644568b3c17e9ec8fc25a82a">  953</a></span>&#160;<span class="preprocessor">#define FS_CTRL_ID              0x2B            </span><span class="comment">/* Frequency synthesiser control block */</span><span class="preprocessor"></span></div><div class="line"><a name="l00954"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a110da376c2b944971579d4c8f18fd25c">  954</a></span>&#160;<span class="preprocessor">#define FS_CTRL_LEN             (21)</span></div><div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;<span class="comment">/* offset from FS_CTRL_ID in bytes */</span></div><div class="line"><a name="l00956"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a2a1ac100becbbbec14c843fd9b8e3c8b">  956</a></span>&#160;<span class="preprocessor">#define FS_RES1_OFFSET          0x00            </span><span class="comment">/* reserved area. Please take care not to write to this area as doing so may cause the DW1000 to malfunction. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00957"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a21b432fc9a6ede6df972145797707805">  957</a></span>&#160;<span class="preprocessor">#define FS_RES1_LEN             (7)</span></div><div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;<span class="comment">/* offset from FS_CTRL_ID in bytes */</span></div><div class="line"><a name="l00959"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a10b694f9e185f8565c0a95d33c0f4c80">  959</a></span>&#160;<span class="preprocessor">#define FS_PLLCFG_OFFSET        0x07            </span><span class="comment">/* Frequency synthesiser  PLL configuration */</span><span class="preprocessor"></span></div><div class="line"><a name="l00960"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a142a66b28d8c84a35ca997ff82a2352a">  960</a></span>&#160;<span class="preprocessor">#define FS_PLLCFG_LEN           (5)</span></div><div class="line"><a name="l00961"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a088330614408ab21f732edc8a0186d59">  961</a></span>&#160;<span class="preprocessor">#define FS_PLLCFG_CH1           0x09000407UL    </span><span class="comment">/* Operating Channel 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00962"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a418b0908ae3a4f1ffd65636cfb708efe">  962</a></span>&#160;<span class="preprocessor">#define FS_PLLCFG_CH2           0x08400508UL    </span><span class="comment">/* Operating Channel 2 (same as 4) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00963"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a65fbe4a3a592fe6384f38e466a78acc6">  963</a></span>&#160;<span class="preprocessor">#define FS_PLLCFG_CH3           0x08401009UL    </span><span class="comment">/* Operating Channel 3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00964"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#aaf00cf1545bd62f2eb43f520ba255d81">  964</a></span>&#160;<span class="preprocessor">#define FS_PLLCFG_CH4           0x08400508UL    </span><span class="comment">/* Operating Channel 4 (same as 2) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00965"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#af76657ff8c03b563e0722d9d25323c73">  965</a></span>&#160;<span class="preprocessor">#define FS_PLLCFG_CH5           0x0800041DUL    </span><span class="comment">/* Operating Channel 5 (same as 7) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00966"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#adec9e175879d14e844a3425b4de1d875">  966</a></span>&#160;<span class="preprocessor">#define FS_PLLCFG_CH7           0x0800041DUL    </span><span class="comment">/* Operating Channel 7 (same as 5) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;<span class="comment">/* offset from FS_CTRL_ID in bytes */</span></div><div class="line"><a name="l00968"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a15a51ef74429b89e88b20e29e5df2b50">  968</a></span>&#160;<span class="preprocessor">#define FS_PLLTUNE_OFFSET       0x0B            </span><span class="comment">/* Frequency synthesiser  PLL Tuning */</span><span class="preprocessor"></span></div><div class="line"><a name="l00969"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a8c7d3e4ddba3f3750dfebed8bffc313a">  969</a></span>&#160;<span class="preprocessor">#define FS_PLLTUNE_LEN          (1)</span></div><div class="line"><a name="l00970"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a05c85bac535a5237c8f1812e8525abfd">  970</a></span>&#160;<span class="preprocessor">#define FS_PLLTUNE_CH1          0x1E    </span><span class="comment">/* Operating Channel 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00971"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a7fcc3ca854b72f5f56b8f1dd7e72193d">  971</a></span>&#160;<span class="preprocessor">#define FS_PLLTUNE_CH2          0x26    </span><span class="comment">/* Operating Channel 2 (same as 4) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00972"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a341637d312e436cde8993cbe32d4a591">  972</a></span>&#160;<span class="preprocessor">#define FS_PLLTUNE_CH3          0x5E    </span><span class="comment">/* Operating Channel 3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00973"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a6acc24a23575ea5e909a5a77f5cedc77">  973</a></span>&#160;<span class="preprocessor">#define FS_PLLTUNE_CH4          0x26    </span><span class="comment">/* Operating Channel 4 (same as 2) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00974"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#abd10ace9db2a8e8ab8854bb8f266c94b">  974</a></span>&#160;<span class="preprocessor">#define FS_PLLTUNE_CH5          0xA6    </span><span class="comment">/* Operating Channel 5 (same as 7) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00975"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a18108ea13eb03e17933a8dd6285f122f">  975</a></span>&#160;<span class="preprocessor">#define FS_PLLTUNE_CH7          0xA6    </span><span class="comment">/* Operating Channel 7 (same as 5) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;<span class="comment">/* offset from FS_CTRL_ID in bytes */</span></div><div class="line"><a name="l00977"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a7bb3a1778056038e5d904e4447762efd">  977</a></span>&#160;<span class="preprocessor">#define FS_RES2_OFFSET          0x0C    </span><span class="comment">/* reserved area. Please take care not to write to this area as doing so may cause the DW1000 to malfunction. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00978"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#ac4f066545a1883eaa48ab82fa5b5eb61">  978</a></span>&#160;<span class="preprocessor">#define FS_RES2_LEN             (2)</span></div><div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;<span class="comment">/* offset from FS_CTRL_ID in bytes */</span></div><div class="line"><a name="l00980"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a8fe825c8c1e98b3cc59247afd74c3286">  980</a></span>&#160;<span class="preprocessor">#define FS_XTALT_OFFSET         0x0E    </span><span class="comment">/* Frequency synthesiser  Crystal trim */</span><span class="preprocessor"></span></div><div class="line"><a name="l00981"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a7ecfe286f6cbe6f7ec951d59c9e708b4">  981</a></span>&#160;<span class="preprocessor">#define FS_XTALT_LEN            (1)</span></div><div class="line"><a name="l00982"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a8da77421be588eca9972afb49d5e3892">  982</a></span>&#160;<span class="preprocessor">#define FS_XTALT_MASK           0x1F    </span><span class="comment">/* Crystal Trim. Crystals may be trimmed using this register setting to tune out errors, see 8.1  IC Calibration  Crystal Oscillator Trim. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;<span class="comment">/* offset from FS_CTRL_ID in bytes */</span></div><div class="line"><a name="l00984"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a6e7aaa049676e7ad6eadcf08ba57b5ae">  984</a></span>&#160;<span class="preprocessor">#define FS_RES3_OFFSET          0x0F    </span><span class="comment">/* reserved area. Please take care not to write to this area as doing so may cause the DW1000 to malfunction. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00985"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a189ff594e6b3138cc3d192ac95ebf211">  985</a></span>&#160;<span class="preprocessor">#define FS_RES3_LEN             (6)</span></div><div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;</div><div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;<span class="comment">/****************************************************************************/</span></div><div class="line"><a name="l00990"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a7ffeee6d9c8e85864bbe38055aeb2426">  990</a></span>&#160;<span class="preprocessor">#define AON_ID                  0x2C            </span><span class="comment">/* Always-On register set */</span><span class="preprocessor"></span></div><div class="line"><a name="l00991"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a7e725d6b59dfb523178e2857fb408b3c">  991</a></span>&#160;<span class="preprocessor">#define AON_LEN                 (12)</span></div><div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;<span class="comment">/* offset from AON_ID in bytes */</span></div><div class="line"><a name="l00993"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a9c6d3e939a818b86a682f5036d28a949">  993</a></span>&#160;<span class="preprocessor">#define AON_WCFG_OFFSET         0x00    </span><span class="comment">/* used to control what the DW1000 IC does as it wakes up from low-power SLEEP or DEEPSLEEPstates. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00994"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a28ad376343554ebc3f7a3475ccaa9564">  994</a></span>&#160;<span class="preprocessor">#define AON_WCFG_LEN            (2)</span></div><div class="line"><a name="l00995"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#ace140d81d8829783460d6f345fafeaf9">  995</a></span>&#160;<span class="preprocessor">#define AON_WCFG_MASK           0x09CB  </span><span class="comment">/* access mask to AON_WCFG register*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00996"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#af623a555fdac58d9d8186e0adbfaa897">  996</a></span>&#160;<span class="preprocessor">#define AON_WCFG_ONW_RADC       0x0001  </span><span class="comment">/* On Wake-up Run the (temperature and voltage) Analog-to-Digital Convertors */</span><span class="preprocessor"></span></div><div class="line"><a name="l00997"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a0f9ed45921b55cff487a42b265550e32">  997</a></span>&#160;<span class="preprocessor">#define AON_WCFG_ONW_RX         0x0002  </span><span class="comment">/* On Wake-up turn on the Receiver */</span><span class="preprocessor"></span></div><div class="line"><a name="l00998"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a00d19e75b1f96841e86db610bd0ba854">  998</a></span>&#160;<span class="preprocessor">#define AON_WCFG_ONW_LEUI       0x0008  </span><span class="comment">/* On Wake-up load the EUI from OTP memory into Register file: 0x01  Extended Unique Identifier. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00999"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a7de6678c73c5756cf0b6f79198ca2d28">  999</a></span>&#160;<span class="preprocessor">#define AON_WCFG_ONW_LDC        0x0040  </span><span class="comment">/* On Wake-up load configurations from the AON memory into the host interface register set */</span><span class="preprocessor"></span></div><div class="line"><a name="l01000"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a2067654c115ff4a5bcfdc46e14a82bec"> 1000</a></span>&#160;<span class="preprocessor">#define AON_WCFG_ONW_L64P       0x0080  </span><span class="comment">/* On Wake-up load the Length64 receiver operating parameter set */</span><span class="preprocessor"></span></div><div class="line"><a name="l01001"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a805a60d37c53b0fdb15ca1ba962960cd"> 1001</a></span>&#160;<span class="preprocessor">#define AON_WCFG_PRES_SLEEP     0x0100  </span><span class="comment">/* Preserve Sleep. This bit determines what the DW1000 does with respect to the ARXSLP and ATXSLP sleep controls */</span><span class="preprocessor"></span></div><div class="line"><a name="l01002"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a42da53b46c64a18daacccc119472d1e8"> 1002</a></span>&#160;<span class="preprocessor">#define AON_WCFG_ONW_LLDE       0x0800  </span><span class="comment">/* On Wake-up load the LDE microcode. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;<span class="comment">/* offset from AON_ID in bytes */</span></div><div class="line"><a name="l01004"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#abdb48465a9bee40a54a7286f9b2a6880"> 1004</a></span>&#160;<span class="preprocessor">#define AON_CTRL_OFFSET         0x02    </span><span class="comment">/* The bits in this register in general cause direct activity within the AON block with respect to the stored AON memory */</span><span class="preprocessor"></span></div><div class="line"><a name="l01005"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a958509a6bdb4e7187613b4861f94662f"> 1005</a></span>&#160;<span class="preprocessor">#define AON_CTRL_LEN            (1)</span></div><div class="line"><a name="l01006"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a803f2fd029265728b3eb77dfc0f99c30"> 1006</a></span>&#160;<span class="preprocessor">#define AON_CTRL_MASK           0x8F    </span><span class="comment">/* access mask to AON_CTRL register */</span><span class="preprocessor"></span></div><div class="line"><a name="l01007"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a6eb7cdafc7a631bc828efe790106df02"> 1007</a></span>&#160;<span class="preprocessor">#define AON_CTRL_RESTORE        0x01    </span><span class="comment">/* When this bit is set the DW1000 will copy the user configurations from the AON memory to the host interface register set. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01008"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#ac02edd9b807602556bc5c2cbe1fbc2b3"> 1008</a></span>&#160;<span class="preprocessor">#define AON_CTRL_SAVE           0x02    </span><span class="comment">/* When this bit is set the DW1000 will copy the user configurations from the host interface register set into the AON memory */</span><span class="preprocessor"></span></div><div class="line"><a name="l01009"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#ad0f0d81f95cae15b4a1e1f333574908b"> 1009</a></span>&#160;<span class="preprocessor">#define AON_CTRL_UPL_CFG        0x04    </span><span class="comment">/* Upload the AON block configurations to the AON  */</span><span class="preprocessor"></span></div><div class="line"><a name="l01010"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a1c7f27b95e7f38b6a3110f77734a1b3b"> 1010</a></span>&#160;<span class="preprocessor">#define AON_CTRL_DCA_READ       0x08    </span><span class="comment">/* Direct AON memory access read */</span><span class="preprocessor"></span></div><div class="line"><a name="l01011"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a28d2ed3153249fe8326f7ff48c61299d"> 1011</a></span>&#160;<span class="preprocessor">#define AON_CTRL_DCA_ENAB       0x80    </span><span class="comment">/* Direct AON memory access enable bit */</span><span class="preprocessor"></span></div><div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;<span class="comment">/* offset from AON_ID in bytes */</span></div><div class="line"><a name="l01013"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#ad342007f0b84ffdc0ea2c431e40e0e2d"> 1013</a></span>&#160;<span class="preprocessor">#define AON_RDAT_OFFSET         0x03    </span><span class="comment">/* AON Direct Access Read Data Result */</span><span class="preprocessor"></span></div><div class="line"><a name="l01014"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a3f70d1f90bba9ac31149ad8ac3c8b474"> 1014</a></span>&#160;<span class="preprocessor">#define AON_RDAT_LEN            (1)</span></div><div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;<span class="comment">/* offset from AON_ID in bytes */</span></div><div class="line"><a name="l01016"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a6886d434f1da81ef4e5b0830ead5fe49"> 1016</a></span>&#160;<span class="preprocessor">#define AON_ADDR_OFFSET         0x04    </span><span class="comment">/* AON Direct Access Address */</span><span class="preprocessor"></span></div><div class="line"><a name="l01017"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a8dac9017117cd4a875c52f3ab19b9459"> 1017</a></span>&#160;<span class="preprocessor">#define AON_ADDR_LEN            (1)</span></div><div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;</div><div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;<span class="comment">/* offset from AON_ID in bytes */</span></div><div class="line"><a name="l01020"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a3fc76d75d4bef1c9860a39e707ea6cff"> 1020</a></span>&#160;<span class="preprocessor">#define AON_CFG0_OFFSET         0x06    </span><span class="comment">/* 32-bit configuration register for the always on block. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01021"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a3a4a0a2690ec8308bbed731e508d78a1"> 1021</a></span>&#160;<span class="preprocessor">#define AON_CFG0_LEN            (4)</span></div><div class="line"><a name="l01022"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a1ba2a11ab33d71fbc81a796ad3931544"> 1022</a></span>&#160;<span class="preprocessor">#define AON_CFG0_SLEEP_EN           0x00000001UL    </span><span class="comment">/* This is the sleep enable configuration bit */</span><span class="preprocessor"></span></div><div class="line"><a name="l01023"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a8e8f9ee38cb656e587dc4d4436320f3d"> 1023</a></span>&#160;<span class="preprocessor">#define AON_CFG0_WAKE_PIN           0x00000002UL    </span><span class="comment">/* Wake using WAKEUP pin */</span><span class="preprocessor"></span></div><div class="line"><a name="l01024"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#ad18a512a9327173447033138217760a9"> 1024</a></span>&#160;<span class="preprocessor">#define AON_CFG0_WAKE_SPI           0x00000004UL    </span><span class="comment">/* Wake using SPI access SPICSn */</span><span class="preprocessor"></span></div><div class="line"><a name="l01025"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#ad568dc0af2c764b5af4ea6420502a8eb"> 1025</a></span>&#160;<span class="preprocessor">#define AON_CFG0_WAKE_CNT           0x00000008UL    </span><span class="comment">/* Wake when sleep counter elapses */</span><span class="preprocessor"></span></div><div class="line"><a name="l01026"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a005d59a4b943d60c55a71f2d851c8500"> 1026</a></span>&#160;<span class="preprocessor">#define AON_CFG0_LPDIV_EN           0x00000010UL    </span><span class="comment">/* Low power divider enable configuration */</span><span class="preprocessor"></span></div><div class="line"><a name="l01027"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#aa62ac34cfbbece6c79cf3348cc127813"> 1027</a></span>&#160;<span class="preprocessor">#define AON_CFG0_LPCLKDIVA_MASK     0x0000FFE0UL    </span><span class="comment">/* divider count for dividing the raw DW1000 XTAL oscillator frequency to set an LP clock frequency */</span><span class="preprocessor"></span></div><div class="line"><a name="l01028"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#aa809ab8ea04431e57142201f7889c3c0"> 1028</a></span>&#160;<span class="preprocessor">#define AON_CFG0_LPCLKDIVA_SHIFT    (5)</span></div><div class="line"><a name="l01029"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#aceafa0a8db0d0f88cfe2c6e8f9f3a940"> 1029</a></span>&#160;<span class="preprocessor">#define AON_CFG0_SLEEP_TIM          0xFFFF0000UL    </span><span class="comment">/* Sleep time. This field configures the sleep time count elapse value */</span><span class="preprocessor"></span></div><div class="line"><a name="l01030"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a229aed932487bd1e08711368ab2a4c1b"> 1030</a></span>&#160;<span class="preprocessor">#define AON_CFG0_SLEEP_SHIFT        (16)</span></div><div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;<span class="comment">/* offset from AON_ID in bytes */</span></div><div class="line"><a name="l01032"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#aa24dfe3eb871169f8d819b42f24fd5ec"> 1032</a></span>&#160;<span class="preprocessor">#define AON_CFG1_OFFSET         0x0A</span></div><div class="line"><a name="l01033"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#aecf610f716a70a3b93d6df9876056189"> 1033</a></span>&#160;<span class="preprocessor">#define AON_CFG1_LEN            (2)</span></div><div class="line"><a name="l01034"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a14c0c2e95423716c37ee6f86bd7eca23"> 1034</a></span>&#160;<span class="preprocessor">#define AON_CFG1_MASK           0x0007  </span><span class="comment">/* aceess mask to AON_CFG1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01035"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#aaedf4e829178c0e532addf1d3cb569e3"> 1035</a></span>&#160;<span class="preprocessor">#define AON_CFG1_SLEEP_CEN      0x0001  </span><span class="comment">/* This bit enables the sleep counter */</span><span class="preprocessor"></span></div><div class="line"><a name="l01036"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#aa583b3e857a48c00091838025460b5f0"> 1036</a></span>&#160;<span class="preprocessor">#define AON_CFG1_SMXX           0x0002  </span><span class="comment">/* This bit needs to be set to 0 for correct operation in the SLEEP state within the DW1000 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01037"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#ae19275e73e76cbb3b6537a4aa8fadeef"> 1037</a></span>&#160;<span class="preprocessor">#define AON_CFG1_LPOSC_CAL      0x0004  </span><span class="comment">/* This bit enables the calibration function that measures the period of the ICs internal low powered oscillator */</span><span class="preprocessor"></span></div><div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;</div><div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;<span class="comment">/****************************************************************************/</span></div><div class="line"><a name="l01043"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a1242aa69ee4749f88cb1326869966532"> 1043</a></span>&#160;<span class="preprocessor">#define OTP_IF_ID               0x2D            </span><span class="comment">/* One Time Programmable Memory Interface */</span><span class="preprocessor"></span></div><div class="line"><a name="l01044"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a0e97a8aa0c763a44954f83f258640dda"> 1044</a></span>&#160;<span class="preprocessor">#define OTP_IF_LEN              (18)</span></div><div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;<span class="comment">/* offset from OTP_IF_ID in bytes */</span></div><div class="line"><a name="l01046"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a2299e67275d5a17f86136ac27541715a"> 1046</a></span>&#160;<span class="preprocessor">#define OTP_WDAT                0x00            </span><span class="comment">/* 32-bit register. The data value to be programmed into an OTP location  */</span><span class="preprocessor"></span></div><div class="line"><a name="l01047"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a51dc24d41835e14aae0d3910ec6ea958"> 1047</a></span>&#160;<span class="preprocessor">#define OTP_WDAT_LEN            (4)</span></div><div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;<span class="comment">/* offset from OTP_IF_ID in bytes */</span></div><div class="line"><a name="l01049"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#afb5a1d8b95d7981f376b5fbc2a9d2f67"> 1049</a></span>&#160;<span class="preprocessor">#define OTP_ADDR                0x04            </span><span class="comment">/* 16-bit register used to select the address within the OTP memory block */</span><span class="preprocessor"></span></div><div class="line"><a name="l01050"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a6e8851c31fa8ddcc73870f504a3d426c"> 1050</a></span>&#160;<span class="preprocessor">#define OTP_ADDR_LEN            (2)</span></div><div class="line"><a name="l01051"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a9de38728f3ca6eb2a5a7d981ff28f92f"> 1051</a></span>&#160;<span class="preprocessor">#define OTP_ADDR_MASK           0x07FF          </span><span class="comment">/* This 11-bit field specifies the address within OTP memory that will be accessed read or written. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;<span class="comment">/* offset from OTP_IF_ID in bytes */</span></div><div class="line"><a name="l01053"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a283097b50faac5b1aa03214048931079"> 1053</a></span>&#160;<span class="preprocessor">#define OTP_CTRL                0x06            </span><span class="comment">/* used to control the operation of the OTP memory */</span><span class="preprocessor"></span></div><div class="line"><a name="l01054"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a4bd36fd244615fc208d5fc9830599efc"> 1054</a></span>&#160;<span class="preprocessor">#define OTP_CTRL_LEN            (2)</span></div><div class="line"><a name="l01055"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a2b7a78d46a3d8ad22f3c24d18e99a05d"> 1055</a></span>&#160;<span class="preprocessor">#define OTP_CTRL_MASK           0x8002</span></div><div class="line"><a name="l01056"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#aae45551250eda54d9746db689ae50688"> 1056</a></span>&#160;<span class="preprocessor">#define OTP_CTRL_OTPRDEN        0x0001          </span><span class="comment">/* This bit forces the OTP into manual read mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l01057"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#ae03b8e629e799defe4b6a1a8f978bb99"> 1057</a></span>&#160;<span class="preprocessor">#define OTP_CTRL_OTPREAD        0x0002          </span><span class="comment">/* This bit commands a read operation from the address specified in the OTP_ADDR register */</span><span class="preprocessor"></span></div><div class="line"><a name="l01058"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a70143d2e60953dcd124d3df517ced74c"> 1058</a></span>&#160;<span class="preprocessor">#define OTP_CTRL_LDELOAD        0x8000          </span><span class="comment">/* This bit forces a load of LDE microcode */</span><span class="preprocessor"></span></div><div class="line"><a name="l01059"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a003284037d9aea4e24d9fb3e2d18cafd"> 1059</a></span>&#160;<span class="preprocessor">#define OTP_CTRL_OTPPROG        0x0040          </span><span class="comment">/* Setting this bit will cause the contents of OTP_WDAT to be written to OTP_ADDR. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;<span class="comment">/* offset from OTP_IF_ID in bytes */</span></div><div class="line"><a name="l01061"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#ab3bcf8b482c31bfe55165e206b3c195b"> 1061</a></span>&#160;<span class="preprocessor">#define OTP_STAT                0x08</span></div><div class="line"><a name="l01062"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#ad7d6e14185290d72a14c3e9fb67adf73"> 1062</a></span>&#160;<span class="preprocessor">#define OTP_STAT_LEN            (2)</span></div><div class="line"><a name="l01063"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a185fd86a48073f4f2841fdb081a620be"> 1063</a></span>&#160;<span class="preprocessor">#define OTP_STAT_MASK           0x0003</span></div><div class="line"><a name="l01064"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#accc94608ebe832500bae1434e5d18560"> 1064</a></span>&#160;<span class="preprocessor">#define OTP_STAT_OTPPRGD        0x0001          </span><span class="comment">/* OTP Programming Done */</span><span class="preprocessor"></span></div><div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;<span class="comment">//#define OTP_STAT_OTPVLTOK     0x0002          /* OTP Programming Voltage OK */   !!!!!!!!!!!!</span></div><div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;<span class="comment">/* offset from OTP_IF_ID in bytes */</span></div><div class="line"><a name="l01067"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#acbd9a65eac00a165986b93f92c2a1204"> 1067</a></span>&#160;<span class="preprocessor">#define OTP_RDAT                0x0A            </span><span class="comment">/* 32-bit register. The data value read from an OTP location will appear here */</span><span class="preprocessor"></span></div><div class="line"><a name="l01068"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a63b2d22f9c4ab80b489dbcef50e2d352"> 1068</a></span>&#160;<span class="preprocessor">#define OTP_RDAT_LEN            (4)</span></div><div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;<span class="comment">/* offset from OTP_IF_ID in bytes */</span></div><div class="line"><a name="l01070"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a640e5cd6604a17d6d2bcab8f9a426636"> 1070</a></span>&#160;<span class="preprocessor">#define OTP_SRDAT               0x0E            </span><span class="comment">/* 32-bit register. The data value stored in the OTP SR (0x400) location will appear here after power up */</span><span class="preprocessor"></span></div><div class="line"><a name="l01071"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#ae65e692f84a33bda6a9bb22e3c27938f"> 1071</a></span>&#160;<span class="preprocessor">#define OTP_SRDAT_LEN           (4)</span></div><div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;<span class="comment">/* offset from OTP_IF_ID in bytes */</span></div><div class="line"><a name="l01073"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a1e769cec1bd763209dcd20e33b71cd45"> 1073</a></span>&#160;<span class="preprocessor">#define OTP_SF                  0x12            </span><span class="comment">/*8-bit special function register used to select and load special receiver operational parameter */</span><span class="preprocessor"></span></div><div class="line"><a name="l01074"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#aa26bfc484d7b50aee44b33594b4d6a64"> 1074</a></span>&#160;<span class="preprocessor">#define OTP_SF_LEN              (1)</span></div><div class="line"><a name="l01075"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#ae5fc0e2860fc9058b3fc644452ad9511"> 1075</a></span>&#160;<span class="preprocessor">#define OTP_SF_MASK             0x63</span></div><div class="line"><a name="l01076"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a5fedfae89c2f9f053b5612679cd931c7"> 1076</a></span>&#160;<span class="preprocessor">#define OTP_SF_OPS_KICK         0x01            </span><span class="comment">/* This bit when set initiates a load of the operating parameter set selected by the OPS_SEL */</span><span class="preprocessor"></span></div><div class="line"><a name="l01077"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#aacd4a9ec5fb9e7c694f668a31d254763"> 1077</a></span>&#160;<span class="preprocessor">#define OTP_SF_LDO_KICK         0x02            </span><span class="comment">/* This bit when set initiates a load of the LDO tune code */</span><span class="preprocessor"></span></div><div class="line"><a name="l01078"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a10dc44f42a89ac0739e85c21f5ecc322"> 1078</a></span>&#160;<span class="preprocessor">#define OTP_SF_OPS_SEL_L64      0x00            </span><span class="comment">/* Operating parameter set selection: Length64 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01079"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#ab8cabd27add454572132f5875dde971a"> 1079</a></span>&#160;<span class="preprocessor">#define OTP_SF_OPS_SEL_TIGHT    0x40            </span><span class="comment">/* Operating parameter set selection: Tight */</span><span class="preprocessor"></span></div><div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;</div><div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;<span class="comment">/****************************************************************************/</span></div><div class="line"><a name="l01088"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#ab6e5e6c06cf4e719d7268dd73267304a"> 1088</a></span>&#160;<span class="preprocessor">#define LDE_IF_ID               0x2E            </span><span class="comment">/* Leading edge detection control block */</span><span class="preprocessor"></span></div><div class="line"><a name="l01089"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a0bf5da7e9f14e90f50e98c36fdabeedd"> 1089</a></span>&#160;<span class="preprocessor">#define LDE_IF_LEN              (0)</span></div><div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;<span class="comment">/* offset from LDE_IF_ID in bytes */</span></div><div class="line"><a name="l01091"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a452701cb29c5ffd8f4458d5c462ce388"> 1091</a></span>&#160;<span class="preprocessor">#define LDE_THRESH_OFFSET       0x0000  </span><span class="comment">/* 16-bit status register reporting the threshold that was used to find the first path */</span><span class="preprocessor"></span></div><div class="line"><a name="l01092"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#aea7053a8d24dc9f237175ae30fe801c8"> 1092</a></span>&#160;<span class="preprocessor">#define LDE_THRESH_LEN          (2)</span></div><div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;<span class="comment">/* offset from LDE_IF_ID in bytes */</span></div><div class="line"><a name="l01094"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a7499ef85fe79d4c8d2f68fd430192944"> 1094</a></span>&#160;<span class="preprocessor">#define LDE_CFG1_OFFSET         0x0806  </span><span class="comment">/*8-bit configuration register*/</span><span class="preprocessor"></span></div><div class="line"><a name="l01095"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a24ea48d2ad77e12ddee8477142b6d8ef"> 1095</a></span>&#160;<span class="preprocessor">#define LDE_CFG1_LEN            (1)</span></div><div class="line"><a name="l01096"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a4be3d80372f4ab525a176202476bdf1b"> 1096</a></span>&#160;<span class="preprocessor">#define LDE_CFG1_NSTDEV_MASK    0x1F    </span><span class="comment">/* Number of Standard Deviations mask. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01097"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#ab34f0d4709ca796f9dd9812fea78bd41"> 1097</a></span>&#160;<span class="preprocessor">#define LDE_CFG1_PMULT_MASK     0xE0    </span><span class="comment">/* Peak Multiplier mask. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;<span class="comment">/* offset from LDE_IF_ID in bytes */</span></div><div class="line"><a name="l01099"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#ab03ec6b03b7b6c84a12cc1102dc5d2e1"> 1099</a></span>&#160;<span class="preprocessor">#define LDE_PPINDX_OFFSET       0x1000  </span><span class="comment">/* reporting the position within the accumulator that the LDE algorithm has determined to contain the maximum */</span><span class="preprocessor"></span></div><div class="line"><a name="l01100"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#ae3092e694a8dd3126ce8956fc44b3486"> 1100</a></span>&#160;<span class="preprocessor">#define LDE_PPINDX_LEN          (2)</span></div><div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;<span class="comment">/* offset from LDE_IF_ID in bytes */</span></div><div class="line"><a name="l01102"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#aa11bdbb654333005ad01fd8049ca8cce"> 1102</a></span>&#160;<span class="preprocessor">#define LDE_PPAMPL_OFFSET       0x1002  </span><span class="comment">/* reporting the magnitude of the peak signal seen in the accumulator data memory */</span><span class="preprocessor"></span></div><div class="line"><a name="l01103"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a5ba89aeeb75ddf06f02e0986c2efaaa9"> 1103</a></span>&#160;<span class="preprocessor">#define LDE_PPAMPL_LEN          (2)</span></div><div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;<span class="comment">/* offset from LDE_IF_ID in bytes */</span></div><div class="line"><a name="l01105"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a3711404bc938eba2820bd902e56893b5"> 1105</a></span>&#160;<span class="preprocessor">#define LDE_RXANTD_OFFSET       0x1804  </span><span class="comment">/* 16-bit configuration register for setting the receive antenna delay */</span><span class="preprocessor"></span></div><div class="line"><a name="l01106"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#aedbf1f67e059a96bcbe81bafd0a35e1b"> 1106</a></span>&#160;<span class="preprocessor">#define LDE_RXANTD_LEN          (2)</span></div><div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;<span class="comment">/* offset from LDE_IF_ID in bytes */</span></div><div class="line"><a name="l01108"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a48d3d9af1023eb17d672ca546d127e2d"> 1108</a></span>&#160;<span class="preprocessor">#define LDE_CFG2_OFFSET         0x1806  </span><span class="comment">/* 16-bit LDE configuration tuning register */</span><span class="preprocessor"></span></div><div class="line"><a name="l01109"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#ac93d2f12905f50c8f39051026306ae5d"> 1109</a></span>&#160;<span class="preprocessor">#define LDE_CFG2_LEN            (2)</span></div><div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;<span class="comment">/* offset from LDE_IF_ID in bytes */</span></div><div class="line"><a name="l01111"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a3920f95006a8f4c2c1237dbae35b561e"> 1111</a></span>&#160;<span class="preprocessor">#define LDE_REPC_OFFSET         0x2804  </span><span class="comment">/* 16-bit configuration register for setting the replica avoidance coefficient */</span><span class="preprocessor"></span></div><div class="line"><a name="l01112"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a9028dfc94ccc9e5b9a114fed9dc918de"> 1112</a></span>&#160;<span class="preprocessor">#define LDE_REPC_LEN            (2)</span></div><div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;</div><div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;<span class="comment">/****************************************************************************/</span></div><div class="line"><a name="l01119"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a346df097307fe29dd8bae37dd6568d47"> 1119</a></span>&#160;<span class="preprocessor">#define DIG_DIAG_ID             0x2F        </span><span class="comment">/* Digital Diagnostics Interface */</span><span class="preprocessor"></span></div><div class="line"><a name="l01120"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#add59074874babc5dc3d415324c014411"> 1120</a></span>&#160;<span class="preprocessor">#define DIG_DIAG_LEN            (41)</span></div><div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;</div><div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;<span class="comment">/* offset from DIG_DIAG_ID in bytes */</span></div><div class="line"><a name="l01123"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a27948e560dd4a8b83ae7c0f43ed0cfd2"> 1123</a></span>&#160;<span class="preprocessor">#define EVC_CTRL_OFFSET         0x00        </span><span class="comment">/* Event Counter Control */</span><span class="preprocessor"></span></div><div class="line"><a name="l01124"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a97cdea71a5d710d8bc65f9e53bfd7314"> 1124</a></span>&#160;<span class="preprocessor">#define EVC_CTRL_LEN            (4)</span></div><div class="line"><a name="l01125"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#aa5451bfd1ea67c37dc965fe627fb0be2"> 1125</a></span>&#160;<span class="preprocessor">#define EVC_CTRL_MASK           0x00000003UL</span><span class="comment">/* access mask to Register for bits should always be set to zero to avoid any malfunction of the device. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01126"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a68593068b7a65b192ee6796eee753a4a"> 1126</a></span>&#160;<span class="preprocessor">#define EVC_EN                  0x00000001UL</span><span class="comment">/* Event Counters Enable bit */</span><span class="preprocessor"></span></div><div class="line"><a name="l01127"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a30c37d84da279fb0eded62720670f7b1"> 1127</a></span>&#160;<span class="preprocessor">#define EVC_CLR                 0x00000002UL</span></div><div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;</div><div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;<span class="comment">/* offset from DIG_DIAG_ID in bytes */</span></div><div class="line"><a name="l01130"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a9258f5f4cf7a7cd9f681d462e6b60259"> 1130</a></span>&#160;<span class="preprocessor">#define EVC_PHE_OFFSET          0x04        </span><span class="comment">/* PHR Error Event Counter */</span><span class="preprocessor"></span></div><div class="line"><a name="l01131"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a273cee3fdeebb091e0c58e19658e6c4a"> 1131</a></span>&#160;<span class="preprocessor">#define EVC_PHE_LEN             (2)</span></div><div class="line"><a name="l01132"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a0a00f042b3fa0d0b4d4e9fad5efe6b80"> 1132</a></span>&#160;<span class="preprocessor">#define EVC_PHE_MASK            0x0FFF</span></div><div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;<span class="comment">/* offset from DIG_DIAG_ID in bytes */</span></div><div class="line"><a name="l01134"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#ae42bda74025cadf161f16b067a1e6a45"> 1134</a></span>&#160;<span class="preprocessor">#define EVC_RSE_OFFSET          0x06        </span><span class="comment">/* Reed Solomon decoder (Frame Sync Loss) Error Event Counter */</span><span class="preprocessor"></span></div><div class="line"><a name="l01135"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#af4fb1478d7c35be71605e10e769a97d0"> 1135</a></span>&#160;<span class="preprocessor">#define EVC_RSE_LEN             (2)</span></div><div class="line"><a name="l01136"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a6f0382c5113331c82f90945769e79e34"> 1136</a></span>&#160;<span class="preprocessor">#define EVC_RSE_MASK            0x0FFF</span></div><div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;</div><div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;<span class="comment">/* offset from DIG_DIAG_ID in bytes */</span></div><div class="line"><a name="l01139"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#ae46706c2abd00be022094a51cd95e70d"> 1139</a></span>&#160;<span class="preprocessor">#define EVC_FCG_OFFSET          0x08        </span><span class="comment">/* The EVC_FCG field is a 12-bit counter of the frames received with good CRC/FCS sequence. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01140"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a722e559c5c28318f8008f5a66e1e1f21"> 1140</a></span>&#160;<span class="preprocessor">#define EVC_FCG_LEN             (2)</span></div><div class="line"><a name="l01141"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a9d1e69337ea254d7370dea72b9b80197"> 1141</a></span>&#160;<span class="preprocessor">#define EVC_FCG_MASK            0x0FFF</span></div><div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;<span class="comment">/* offset from DIG_DIAG_ID in bytes */</span></div><div class="line"><a name="l01143"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a8137d12c26464778d160a9ec1f89e373"> 1143</a></span>&#160;<span class="preprocessor">#define EVC_FCE_OFFSET          0x0A        </span><span class="comment">/* The EVC_FCE field is a 12-bit counter of the frames received with bad CRC/FCS sequence. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01144"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#aeb70f238d40984c280e51775a6b81009"> 1144</a></span>&#160;<span class="preprocessor">#define EVC_FCE_LEN             (2)</span></div><div class="line"><a name="l01145"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#adf6c16f44f07f4ec80581d40e41dab69"> 1145</a></span>&#160;<span class="preprocessor">#define EVC_FCE_MASK            0x0FFF</span></div><div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;</div><div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;<span class="comment">/* offset from DIG_DIAG_ID in bytes */</span></div><div class="line"><a name="l01148"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a1f9c257383773f483480b34467bb7c73"> 1148</a></span>&#160;<span class="preprocessor">#define EVC_FFR_OFFSET          0x0C        </span><span class="comment">/* The EVC_FFR field is a 12-bit counter of the frames rejected by the receive frame filtering function. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01149"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a973890cce9c99c4fa19a49e76609361a"> 1149</a></span>&#160;<span class="preprocessor">#define EVC_FFR_LEN             (2)</span></div><div class="line"><a name="l01150"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a40fb9392923aa8853a2a8ebf71787f78"> 1150</a></span>&#160;<span class="preprocessor">#define EVC_FFR_MASK            0x0FFF</span></div><div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;<span class="comment">/* offset from DIG_DIAG_ID in bytes */</span></div><div class="line"><a name="l01152"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a2e4bf233997a59bcadd14c90cb4324f3"> 1152</a></span>&#160;<span class="preprocessor">#define EVC_OVR_OFFSET          0x0E        </span><span class="comment">/* The EVC_OVR field is a 12-bit counter of receive overrun events */</span><span class="preprocessor"></span></div><div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;<span class="preprocessor">#define EVC_OVR_LEN             (2)</span></div><div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;<span class="preprocessor">#define EVC_OVR_MASK            0x0FFF</span></div><div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;</div><div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;<span class="comment">/* offset from DIG_DIAG_ID in bytes */</span></div><div class="line"><a name="l01157"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#add3ddbf02e72afe5f25b18a31625fa34"> 1157</a></span>&#160;<span class="preprocessor">#define EVC_STO_OFFSET          0x10        </span><span class="comment">/* The EVC_STO field is a 12-bit counter of SFD Timeout Error events */</span><span class="preprocessor"></span></div><div class="line"><a name="l01158"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#addeafaf68d2c545b595f7d2a2a98df06"> 1158</a></span>&#160;<span class="preprocessor">#define EVC_OVR_LEN             (2)</span></div><div class="line"><a name="l01159"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a5746fa3f082b02fdf1a24b1e134e9ac4"> 1159</a></span>&#160;<span class="preprocessor">#define EVC_OVR_MASK            0x0FFF</span></div><div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;<span class="comment">/* offset from DIG_DIAG_ID in bytes */</span></div><div class="line"><a name="l01161"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a38488aa6d5c76173d202aa27c5412de4"> 1161</a></span>&#160;<span class="preprocessor">#define EVC_PTO_OFFSET          0x12        </span><span class="comment">/* The EVC_PTO field is a 12-bit counter of Preamble detection Timeout events */</span><span class="preprocessor"></span></div><div class="line"><a name="l01162"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#ad2af160176a9499ad16c4a2e5e7c2f6f"> 1162</a></span>&#160;<span class="preprocessor">#define EVC_PTO_LEN             (2)</span></div><div class="line"><a name="l01163"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a14850adc8b59dd13a5533cbb34b59446"> 1163</a></span>&#160;<span class="preprocessor">#define EVC_PTO_MASK            0x0FFF</span></div><div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;</div><div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;<span class="comment">/* offset from DIG_DIAG_ID in bytes */</span></div><div class="line"><a name="l01166"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a4330130be1fda12272189e9fe44d3a46"> 1166</a></span>&#160;<span class="preprocessor">#define EVC_FWTO_OFFSET         0x14        </span><span class="comment">/* The EVC_FWTO field is a 12-bit counter of receive frame wait timeout events */</span><span class="preprocessor"></span></div><div class="line"><a name="l01167"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#ac65684a8aa78451b75a53ffdda0b743e"> 1167</a></span>&#160;<span class="preprocessor">#define EVC_FWTO_LEN            (2)</span></div><div class="line"><a name="l01168"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#ae5a1f6d2ffc11457f2b13ed0699a9763"> 1168</a></span>&#160;<span class="preprocessor">#define EVC_FWTO_MASK           0x0FFF</span></div><div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;<span class="comment">/* offset from DIG_DIAG_ID in bytes */</span></div><div class="line"><a name="l01170"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#aa8501837ba4b822e0f3e729375edac5c"> 1170</a></span>&#160;<span class="preprocessor">#define EVC_TXFS_OFFSET         0x16        </span><span class="comment">/* The EVC_TXFS field is a 12-bit counter of transmit frames sent. This is incremented every time a frame is sent */</span><span class="preprocessor"></span></div><div class="line"><a name="l01171"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#af5ac1a72317e399ba3b651550907a6bd"> 1171</a></span>&#160;<span class="preprocessor">#define EVC_TXFS_LEN            (2)</span></div><div class="line"><a name="l01172"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a318c83274dec55665d208457bddf5569"> 1172</a></span>&#160;<span class="preprocessor">#define EVC_TXFS_MASK           0x0FFF</span></div><div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;</div><div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;<span class="comment">/* offset from DIG_DIAG_ID in bytes */</span></div><div class="line"><a name="l01175"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a39ddeb1d3e9878d14df100c78562fea0"> 1175</a></span>&#160;<span class="preprocessor">#define EVC_HPW_OFFSET          0x18        </span><span class="comment">/* The EVC_HPW field is a 12-bit counter of Half Period Warnings. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01176"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a9e7abae2701267cb776b0368a809d205"> 1176</a></span>&#160;<span class="preprocessor">#define EVC_HPW_LEN             (2)</span></div><div class="line"><a name="l01177"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#ab58e79f94928e4dcd327fa6a2d5bd887"> 1177</a></span>&#160;<span class="preprocessor">#define EVC_HPW_MASK            0x0FFF</span></div><div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;<span class="comment">/* offset from DIG_DIAG_ID in bytes */</span></div><div class="line"><a name="l01179"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a4651f62ad0521578c810fc5366811fac"> 1179</a></span>&#160;<span class="preprocessor">#define EVC_TPW_OFFSET          0x1A        </span><span class="comment">/* The EVC_TPW field is a 12-bit counter of Transmitter Power-Up Warnings. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01180"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a03c2bb096d949c5927964be80cb37033"> 1180</a></span>&#160;<span class="preprocessor">#define EVC_TPW_LEN             (2)</span></div><div class="line"><a name="l01181"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#ac8aa08091d826ac34891fd7e778c56f2"> 1181</a></span>&#160;<span class="preprocessor">#define EVC_TPW_MASK            0x0FFF</span></div><div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160;</div><div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;<span class="comment">/* offset from DIG_DIAG_ID in bytes */</span></div><div class="line"><a name="l01184"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a65f7cb485c8ae57ce9738532676653dc"> 1184</a></span>&#160;<span class="preprocessor">#define EVC_RES1_OFFSET         0x1C        </span><span class="comment">/* Please take care not to write to this register as doing so may cause the DW1000 to malfunction. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160;</div><div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160;<span class="comment">/* offset from DIG_DIAG_ID in bytes */</span></div><div class="line"><a name="l01187"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#aca2a54d91b9bd781fd6b093e811b996a"> 1187</a></span>&#160;<span class="preprocessor">#define DIAG_TMC_OFFSET         0x24</span></div><div class="line"><a name="l01188"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a48e27e34728e1ab056c5fd97f0ccedea"> 1188</a></span>&#160;<span class="preprocessor">#define DIAG_TMC_LEN            (2)</span></div><div class="line"><a name="l01189"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a699da5d1b8f0669842028cfeca49eef8"> 1189</a></span>&#160;<span class="preprocessor">#define DIAG_TMC_MASK           0x0010</span></div><div class="line"><a name="l01190"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a1cd67a43bfd6a00112880c5aa96ce6ff"> 1190</a></span>&#160;<span class="preprocessor">#define DIAG_TMC_TX_PSTM        0x0010      </span><span class="comment">/* This test mode is provided to help support regulatory approvals spectral testing. When the TX_PSTM bit is set it enables a repeating transmission of the data from the TX_BUFFER */</span><span class="preprocessor"></span></div><div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;</div><div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;</div><div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;<span class="comment">/****************************************************************************/</span></div><div class="line"><a name="l01197"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a5b0e691df1d793c6a6b9f1eb4ff263e5"> 1197</a></span>&#160;<span class="preprocessor">#define REG_30_ID_RESERVED      0x30</span></div><div class="line"><a name="l01198"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#afc61f132d5cb53bda95d3d2c93b2d172"> 1198</a></span>&#160;<span class="preprocessor">#define REG_31_ID_RESERVED      0x31</span></div><div class="line"><a name="l01199"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a2e81ea5c601765392539b665cf4e434d"> 1199</a></span>&#160;<span class="preprocessor">#define REG_32_ID_RESERVED      0x32</span></div><div class="line"><a name="l01200"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a8bdee50fad8711e99a8ff029f2c93870"> 1200</a></span>&#160;<span class="preprocessor">#define REG_33_ID_RESERVED      0x33</span></div><div class="line"><a name="l01201"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a543bee6b8dc9794cdb90fdfd9725c04b"> 1201</a></span>&#160;<span class="preprocessor">#define REG_34_ID_RESERVED      0x34</span></div><div class="line"><a name="l01202"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a7da676bcc3d0bf3e9d5a031b8462edbc"> 1202</a></span>&#160;<span class="preprocessor">#define REG_35_ID_RESERVED      0x35</span></div><div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;</div><div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;<span class="comment">/****************************************************************************/</span></div><div class="line"><a name="l01207"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a1754d490d290ea2c1a2ad4d933edbaf1"> 1207</a></span>&#160;<span class="preprocessor">#define PMSC_ID                 0x36            </span><span class="comment">/* Power Management System Control Block */</span><span class="preprocessor"></span></div><div class="line"><a name="l01208"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a61ca6e2ad252d7dd219806b2f9b7870b"> 1208</a></span>&#160;<span class="preprocessor">#define PMSC_LEN                (48)</span></div><div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160;<span class="comment">/* offset from PMSC_ID in bytes */</span></div><div class="line"><a name="l01210"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#adef9d26cbeba56cbe43138649b5dd13f"> 1210</a></span>&#160;<span class="preprocessor">#define PMSC_CTRL0_OFFSET       0x00</span></div><div class="line"><a name="l01211"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a47df7415153640ce91439054bdc3cd88"> 1211</a></span>&#160;<span class="preprocessor">#define PMSC_CTRL0_LEN          (4)</span></div><div class="line"><a name="l01212"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a23f5a5447ab6f2c709918e199ebaed24"> 1212</a></span>&#160;<span class="preprocessor">#define PMSC_CTRL0_MASK         0xF08F847FUL    </span><span class="comment">/* access mask to register PMSC_CTRL0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01213"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a69183ef51135c7c4bb8987e380ae1f8b"> 1213</a></span>&#160;<span class="preprocessor">#define PMSC_CTRL0_SYSCLKS_AUTO 0x00000000UL    </span><span class="comment">/* The system clock will run off the 19.2 MHz XTI clock until the PLL is calibrated and locked, then it will switch over the 125 MHz PLL clock */</span><span class="preprocessor"></span></div><div class="line"><a name="l01214"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a475bf4af9a9975ff216c945d624c8704"> 1214</a></span>&#160;<span class="preprocessor">#define PMSC_CTRL0_SYSCLKS_19M  0x00000001UL    </span><span class="comment">/* Force system clock to be the 19.2 MHz XTI clock. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01215"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a6ffc4d5011724024e1c1a118626e1ad0"> 1215</a></span>&#160;<span class="preprocessor">#define PMSC_CTRL0_SYSCLKS_125M 0x00000002UL    </span><span class="comment">/* Force system clock to the 125 MHz PLL clock. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01216"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a2c15432429411493851cfa9b17716f96"> 1216</a></span>&#160;<span class="preprocessor">#define PMSC_CTRL0_RXCLKS_AUTO  0x00000000UL    </span><span class="comment">/* The RX clock will be disabled until it is required for an RX operation */</span><span class="preprocessor"></span></div><div class="line"><a name="l01217"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a8189dcb9f9b98ae4f63e2f2e5b739111"> 1217</a></span>&#160;<span class="preprocessor">#define PMSC_CTRL0_RXCLKS_19M   0x00000004UL    </span><span class="comment">/* Force RX clock enable and sourced clock from the 19.2 MHz XTI clock */</span><span class="preprocessor"></span></div><div class="line"><a name="l01218"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#afde4276654f23382e873a9c39d1bd615"> 1218</a></span>&#160;<span class="preprocessor">#define PMSC_CTRL0_RXCLKS_125M  0x00000008UL    </span><span class="comment">/* Force RX clock enable and sourced from the 125 MHz PLL clock */</span><span class="preprocessor"></span></div><div class="line"><a name="l01219"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a39254005be53232db0ca33d067092289"> 1219</a></span>&#160;<span class="preprocessor">#define PMSC_CTRL0_RXCLKS_OFF   0x0000000CUL    </span><span class="comment">/* Force RX clock off. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01220"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#aed34974edf75d0e2f21189b2cd4ce7a0"> 1220</a></span>&#160;<span class="preprocessor">#define PMSC_CTRL0_TXCLKS_AUTO  0x00000000UL    </span><span class="comment">/* The TX clock will be disabled until it is required for a TX operation */</span><span class="preprocessor"></span></div><div class="line"><a name="l01221"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a8c7032404fd74aae05f92cd4f76b87c4"> 1221</a></span>&#160;<span class="preprocessor">#define PMSC_CTRL0_TXCLKS_19M   0x00000010UL    </span><span class="comment">/* Force TX clock enable and sourced clock from the 19.2 MHz XTI clock */</span><span class="preprocessor"></span></div><div class="line"><a name="l01222"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#ac6fe37f9899b0396b6f8a23241f86e69"> 1222</a></span>&#160;<span class="preprocessor">#define PMSC_CTRL0_TXCLKS_125M  0x00000020UL    </span><span class="comment">/* Force TX clock enable and sourced from the 125 MHz PLL clock */</span><span class="preprocessor"></span></div><div class="line"><a name="l01223"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a16dd484861370c3f19df801015d48069"> 1223</a></span>&#160;<span class="preprocessor">#define PMSC_CTRL0_TXCLKS_OFF   0x00000030UL    </span><span class="comment">/* Force TX clock off */</span><span class="preprocessor"></span></div><div class="line"><a name="l01224"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#afb452cac229c2075baa5502cdbb17d9e"> 1224</a></span>&#160;<span class="preprocessor">#define PMSC_CTRL0_FACE         0x00000040UL    </span><span class="comment">/* Force Accumulator Clock Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;<span class="comment">/* offset from PMSC_ID in bytes */</span></div><div class="line"><a name="l01226"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a206f9d67a93e9b452f2a5695e46a8dc1"> 1226</a></span>&#160;<span class="preprocessor">#define PMSC_CTRL1_OFFSET       0x04</span></div><div class="line"><a name="l01227"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a3ac6ad7718c6b10af49d6f020b13a0c7"> 1227</a></span>&#160;<span class="preprocessor">#define PMSC_CTRL1_LEN          (4)</span></div><div class="line"><a name="l01228"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#af7235ff20bae12218a1cf8d4da870d74"> 1228</a></span>&#160;<span class="preprocessor">#define PMSC_CTRL1_MASK         0xFC02F802UL    </span><span class="comment">/* access mask to register PMSC_CTRL1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01229"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a732c94846902ba961f1fef14ec463982"> 1229</a></span>&#160;<span class="preprocessor">#define PMSC_CTRL1_ARX2INIT     0x00000002UL    </span><span class="comment">/* Automatic transition from receive mode into the INIT state */</span><span class="preprocessor"></span></div><div class="line"><a name="l01230"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a2743654604f937f66bf998ed77c5311a"> 1230</a></span>&#160;<span class="preprocessor">#define PMSC_CTRL1_ATXSLP       0x00000800UL    </span><span class="comment">/* If this bit is set then the DW1000 will automatically transition into SLEEP or DEEPSLEEP mode after transmission of a frame */</span><span class="preprocessor"></span></div><div class="line"><a name="l01231"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a117c385e7a4d2c458ea64ec4b810077b"> 1231</a></span>&#160;<span class="preprocessor">#define PMSC_CTRL1_ARXSLP       0x00001000UL    </span><span class="comment">/* this bit is set then the DW1000 will automatically transition into SLEEP mode after a receive attempt */</span><span class="preprocessor"></span></div><div class="line"><a name="l01232"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a2a689fe40a07ed73abe17d1f84aa5cb4"> 1232</a></span>&#160;<span class="preprocessor">#define PMSC_CTRL1_SNOZE        0x00002000UL    </span><span class="comment">/* Snooze Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l01233"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a82667f8ab20745178fb0d09433d5654c"> 1233</a></span>&#160;<span class="preprocessor">#define PMSC_CTRL1_SNOZR        0x00004000UL    </span><span class="comment">/* The SNOZR bit is set to allow the snooze timer to repeat twice */</span><span class="preprocessor"></span></div><div class="line"><a name="l01234"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#afe32e4ec0fe6b897a199cab9d32f73b4"> 1234</a></span>&#160;<span class="preprocessor">#define PMSC_CTRL1_PLLSYN       0x00008000UL    </span><span class="comment">/* This enables a special 1 GHz clock used for some external SYNC modes */</span><span class="preprocessor"></span></div><div class="line"><a name="l01235"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a82f73b08a15dfe055e4e7fc193de0348"> 1235</a></span>&#160;<span class="preprocessor">#define PMSC_CTRL1_LDERUNE      0x00020000UL    </span><span class="comment">/* This bit enables the running of the LDE algorithm */</span><span class="preprocessor"></span></div><div class="line"><a name="l01236"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a6bb840f9886b2525e8ccfc3201075faf"> 1236</a></span>&#160;<span class="preprocessor">#define PMSC_CTRL1_KHZCLKDIV_MASK   0xFC000000UL    </span><span class="comment">/* Kilohertz clock divisor */</span><span class="preprocessor"></span></div><div class="line"><a name="l01237"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#ad1a4682c7378f1f98513925510e92fa8"> 1237</a></span>&#160;<span class="preprocessor">#define PMSC_CTRL1_PKTSEQ_DISABLE   0x00        </span><span class="comment">/* writing this to PMSC CONTROL 1 register (bits 10-3) disables PMSC control of analog RF subsystems */</span><span class="preprocessor"></span></div><div class="line"><a name="l01238"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#aba8e4fbd1daa742c3a4770d5cce8b4d3"> 1238</a></span>&#160;<span class="preprocessor">#define PMSC_CTRL1_PKTSEQ_ENABLE    0xE7        </span><span class="comment">/* writing this to PMSC CONTROL 1 register (bits 10-3) enables PMSC control of analog RF subsystems */</span><span class="preprocessor"></span></div><div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;<span class="comment">/* offset from PMSC_ID in bytes */</span></div><div class="line"><a name="l01240"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a2f4f8ce55fa089f7a06dacf923b41cc4"> 1240</a></span>&#160;<span class="preprocessor">#define PMSC_RES1_OFFSET        0x08</span></div><div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;<span class="comment">/* offset from PMSC_ID in bytes */</span></div><div class="line"><a name="l01242"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#aa832661374df8856c6502bd256baf0b7"> 1242</a></span>&#160;<span class="preprocessor">#define PMSC_SNOZT_OFFSET       0x0C            </span><span class="comment">/* PMSC Snooze Time Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l01243"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#aa2ee62d5c67dc342ad3f8b71107c1a15"> 1243</a></span>&#160;<span class="preprocessor">#define PMSC_SNOZT_LEN          (1)</span></div><div class="line"><a name="l01244"></a><span class="lineno"> 1244</span>&#160;<span class="comment">/* offset from PMSC_ID in bytes */</span></div><div class="line"><a name="l01245"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a7a65c58bfe49d92dd261c77ff3c66e55"> 1245</a></span>&#160;<span class="preprocessor">#define PMSC_RES2_OFFSET        0x10</span></div><div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;<span class="comment">/* offset from PMSC_ID in bytes */</span></div><div class="line"><a name="l01247"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a05ddedfac024274c902fee58f7714a0a"> 1247</a></span>&#160;<span class="preprocessor">#define PMSC_RES3_OFFSET        0x24</span></div><div class="line"><a name="l01248"></a><span class="lineno"> 1248</span>&#160;<span class="comment">/* offset from PMSC_ID in bytes */</span></div><div class="line"><a name="l01249"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a34c25bbff805a217fc77605cfec5a2c0"> 1249</a></span>&#160;<span class="preprocessor">#define PMSC_TXFINESEQ_OFFSET        0x26       </span><span class="comment">/* Writing PMSC_TXFINESEQ_DIS_MASK disables fine grain sequencing in the transmitter*/</span><span class="preprocessor"></span></div><div class="line"><a name="l01250"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#acb2951cc267c1c69f1a53aaafd6ce572"> 1250</a></span>&#160;<span class="preprocessor">#define PMSC_TXFINESEQ_DIS_MASK      (0x0)  </span></div><div class="line"><a name="l01251"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a8ff98a425e0142f46b41e027abb53dd0"> 1251</a></span>&#160;<span class="preprocessor">#define PMSC_TXFINESEQ_EN_MASK      (0B74)      </span><span class="comment">/* Writing PMSC_TXFINESEQ_EN_MASK enables fine grain sequencing in the transmitter*/</span><span class="preprocessor"></span></div><div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160;<span class="comment">/* offset from PMSC_ID in bytes */</span></div><div class="line"><a name="l01253"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a4db0c211744c357c1d0301c605dad3d1"> 1253</a></span>&#160;<span class="preprocessor">#define PMSC_LEDC_OFFSET        0x28</span></div><div class="line"><a name="l01254"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a66feeadb98c9da5431b2ef7f5efbb103"> 1254</a></span>&#160;<span class="preprocessor">#define PMSC_LEDC_LEN           (4)</span></div><div class="line"><a name="l01255"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#ab5061fa428a5372eab20cda9c0face9a"> 1255</a></span>&#160;<span class="preprocessor">#define PMSC_LEDC_MASK          0x000001FFUL    </span><span class="comment">/* 32-bit LED control register. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01256"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#acd3fe6ae9b1d47826c8cad00e3c7b2e3"> 1256</a></span>&#160;<span class="preprocessor">#define PMSC_LEDC_BLINK_TIM_MASK    0x000000FFUL    </span><span class="comment">/* This field determines how long the LEDs remain lit after an event that causes them to be set on. default 0x20 give 0x20 * 14mS = 400mS */</span><span class="preprocessor"></span></div><div class="line"><a name="l01257"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a71c897168b93c43afd381f73ea5d9df2"> 1257</a></span>&#160;<span class="preprocessor">#define PMSC_LEDC_BLNKEN        0x00000100UL    </span><span class="comment">/* Blink Enable. When this bit is set to 1 the LED blink feature is enabled. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160;</div><div class="line"><a name="l01259"></a><span class="lineno"> 1259</span>&#160;<span class="comment">/****************************************************************************/</span></div><div class="line"><a name="l01263"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a63dc73bb021e5206c4ac9b301391ed6f"> 1263</a></span>&#160;<span class="preprocessor">#define REG_37_ID_RESERVED      0x37</span></div><div class="line"><a name="l01264"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a84986d73b8804caa49a40ef2da4fd3a3"> 1264</a></span>&#160;<span class="preprocessor">#define REG_38_ID_RESERVED      0x38</span></div><div class="line"><a name="l01265"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#ab47cb4f29a73f4d25e7d8f1014d3edcf"> 1265</a></span>&#160;<span class="preprocessor">#define REG_39_ID_RESERVED      0x39</span></div><div class="line"><a name="l01266"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#aa880e073b49854cb0ae4605be01c4b13"> 1266</a></span>&#160;<span class="preprocessor">#define REG_3A_ID_RESERVED      0x3A</span></div><div class="line"><a name="l01267"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a51cf4a1cccca45351fae79f66834c574"> 1267</a></span>&#160;<span class="preprocessor">#define REG_3B_ID_RESERVED      0x3B</span></div><div class="line"><a name="l01268"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#ae88749321a3af332f16832d850db22f9"> 1268</a></span>&#160;<span class="preprocessor">#define REG_3C_ID_RESERVED      0x3C</span></div><div class="line"><a name="l01269"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#a439113304bdebc2999fce9f815e24586"> 1269</a></span>&#160;<span class="preprocessor">#define REG_3D_ID_RESERVED      0x3D</span></div><div class="line"><a name="l01270"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#aad17ecde9c1e3885edbf956231ae6166"> 1270</a></span>&#160;<span class="preprocessor">#define REG_3E_ID_RESERVED      0x3E</span></div><div class="line"><a name="l01271"></a><span class="lineno"><a class="line" href="dw1000__regs_8h.html#ad1b6c20bc2bb2d15dde853b46648bedc"> 1271</a></span>&#160;<span class="preprocessor">#define REG_3F_ID_RESERVED      0x3F</span></div><div class="line"><a name="l01272"></a><span class="lineno"> 1272</span>&#160;</div><div class="line"><a name="l01273"></a><span class="lineno"> 1273</span>&#160;<span class="comment">/* END DW1000 REGISTER DEFINITION */</span></div><div class="line"><a name="l01274"></a><span class="lineno"> 1274</span>&#160;</div><div class="line"><a name="l01275"></a><span class="lineno"> 1275</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;}</div><div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;</div><div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;<span class="preprocessor">#endif</span></div><div class="ttc" id="dw1000__version_8h_html"><div class="ttname"><a href="dw1000__version_8h.html">dw1000_version.h</a></div><div class="ttdoc">Defines the version info for the DW1000 device driver including its API. </div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Wed Jun 21 2017 18:57:57 for OT-DW1000 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
