<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [SYN 201-107] Renaming port name 'dct/output' to 'dct/output_r' to avoid the conflict with HDL keywords or other object names." projectName="dct_prj" solutionName="solution6" date="2022-10-14T19:15:04.013+0800" type="Warning"/>
        <logs message="WARNING: [SYN 201-107] Renaming port name 'dct/input' to 'dct/input_r' to avoid the conflict with HDL keywords or other object names." projectName="dct_prj" solutionName="solution6" date="2022-10-14T19:15:04.006+0800" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'Loop_Col_DCT_Loop_proc' to 'Loop_Col_DCT_Loop_pr' (dct.cpp:48:23)" projectName="dct_prj" solutionName="solution6" date="2022-10-14T19:15:03.843+0800" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'Loop_Row_DCT_Loop_proc' to 'Loop_Row_DCT_Loop_pr' (dct.cpp:48:23)" projectName="dct_prj" solutionName="solution6" date="2022-10-14T19:15:03.800+0800" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'Loop_Xpose_Col_Outer_Loop_proc' to 'Loop_Xpose_Col_Outer' (dct.cpp:92:9)" projectName="dct_prj" solutionName="solution6" date="2022-10-14T19:15:03.794+0800" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'Loop_Xpose_Row_Outer_Loop_proc' to 'Loop_Xpose_Row_Outer' (dct.cpp:81:9)" projectName="dct_prj" solutionName="solution6" date="2022-10-14T19:15:03.786+0800" type="Warning"/>
        <logs message="WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Col_DCT_Loop' (dct.cpp:87:29) in function 'Loop_Col_DCT_Loop_proc' : &#xD;&#xA;&#xD;&#xA;the outer loop is not a perfect loop." projectName="dct_prj" solutionName="solution6" date="2022-10-14T19:15:03.779+0800" type="Warning"/>
        <logs message="WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Row_DCT_Loop' (dct.cpp:76:28) in function 'Loop_Row_DCT_Loop_proc' : &#xD;&#xA;&#xD;&#xA;the outer loop is not a perfect loop." projectName="dct_prj" solutionName="solution6" date="2022-10-14T19:15:03.745+0800" type="Warning"/>
        <logs message="WARNING: [XFORM 203-713] All the elements of global array 'col_outbuf.i'  should be updated in process function 'Loop_Col_DCT_Loop_proc', otherwise it may not be synthesized correctly." projectName="dct_prj" solutionName="solution6" date="2022-10-14T19:15:03.553+0800" type="Warning"/>
        <logs message="WARNING: [XFORM 203-713] All the elements of global array 'col_inbuf[7]' should be updated in process function 'Loop_Xpose_Row_Outer_Loop_proc', otherwise it may not be synthesized correctly." projectName="dct_prj" solutionName="solution6" date="2022-10-14T19:15:03.544+0800" type="Warning"/>
        <logs message="WARNING: [XFORM 203-713] All the elements of global array 'col_inbuf[6]' should be updated in process function 'Loop_Xpose_Row_Outer_Loop_proc', otherwise it may not be synthesized correctly." projectName="dct_prj" solutionName="solution6" date="2022-10-14T19:15:03.535+0800" type="Warning"/>
        <logs message="WARNING: [XFORM 203-713] All the elements of global array 'col_inbuf[5]' should be updated in process function 'Loop_Xpose_Row_Outer_Loop_proc', otherwise it may not be synthesized correctly." projectName="dct_prj" solutionName="solution6" date="2022-10-14T19:15:03.526+0800" type="Warning"/>
        <logs message="WARNING: [XFORM 203-713] All the elements of global array 'col_inbuf[4]' should be updated in process function 'Loop_Xpose_Row_Outer_Loop_proc', otherwise it may not be synthesized correctly." projectName="dct_prj" solutionName="solution6" date="2022-10-14T19:15:03.518+0800" type="Warning"/>
        <logs message="WARNING: [XFORM 203-713] All the elements of global array 'col_inbuf[3]' should be updated in process function 'Loop_Xpose_Row_Outer_Loop_proc', otherwise it may not be synthesized correctly." projectName="dct_prj" solutionName="solution6" date="2022-10-14T19:15:03.511+0800" type="Warning"/>
      </synLog>
      <simLog>
        <logs message="WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).&#xD;&#xA;## set designtopgroup [add_wave_group &quot;Design Top Signals&quot;]&#xD;&#xA;## set coutputgroup [add_wave_group &quot;C Outputs&quot; -into $designtopgroup]&#xD;&#xA;## set output_group [add_wave_group output(memory) -into $coutputgroup]&#xD;&#xA;## add_wave /apatb_dct_top/AESL_inst_dct/output_r_we1 -into $output_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dct_top/AESL_inst_dct/output_r_q1 -into $output_group -radix hex&#xD;&#xA;## add_wave /apatb_dct_top/AESL_inst_dct/output_r_d1 -into $output_group -radix hex&#xD;&#xA;## add_wave /apatb_dct_top/AESL_inst_dct/output_r_ce1 -into $output_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dct_top/AESL_inst_dct/output_r_address1 -into $output_group -radix hex&#xD;&#xA;## add_wave /apatb_dct_top/AESL_inst_dct/output_r_we0 -into $output_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dct_top/AESL_inst_dct/output_r_q0 -into $output_group -radix hex&#xD;&#xA;## add_wave /apatb_dct_top/AESL_inst_dct/output_r_d0 -into $output_group -radix hex&#xD;&#xA;## add_wave /apatb_dct_top/AESL_inst_dct/output_r_ce0 -into $output_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dct_top/AESL_inst_dct/output_r_address0 -into $output_group -radix hex&#xD;&#xA;## set cinputgroup [add_wave_group &quot;C Inputs&quot; -into $designtopgroup]&#xD;&#xA;## set input_group [add_wave_group input(memory) -into $cinputgroup]&#xD;&#xA;## add_wave /apatb_dct_top/AESL_inst_dct/input_r_we1 -into $input_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dct_top/AESL_inst_dct/input_r_q1 -into $input_group -radix hex&#xD;&#xA;## add_wave /apatb_dct_top/AESL_inst_dct/input_r_d1 -into $input_group -radix hex&#xD;&#xA;## add_wave /apatb_dct_top/AESL_inst_dct/input_r_ce1 -into $input_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dct_top/AESL_inst_dct/input_r_address1 -into $input_group -radix hex&#xD;&#xA;## add_wave /apatb_dct_top/AESL_inst_dct/input_r_we0 -into $input_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dct_top/AESL_inst_dct/input_r_q0 -into $input_group -radix hex&#xD;&#xA;## add_wave /apatb_dct_top/AESL_inst_dct/input_r_d0 -into $input_group -radix hex&#xD;&#xA;## add_wave /apatb_dct_top/AESL_inst_dct/input_r_ce0 -into $input_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dct_top/AESL_inst_dct/input_r_address0 -into $input_group -radix hex&#xD;&#xA;## set blocksiggroup [add_wave_group &quot;Block-level IO Handshake&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_dct_top/AESL_inst_dct/ap_start -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_dct_top/AESL_inst_dct/ap_done -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_dct_top/AESL_inst_dct/ap_ready -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_dct_top/AESL_inst_dct/ap_idle -into $blocksiggroup&#xD;&#xA;## set resetgroup [add_wave_group &quot;Reset&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_dct_top/AESL_inst_dct/ap_rst -into $resetgroup&#xD;&#xA;## set clockgroup [add_wave_group &quot;Clock&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_dct_top/AESL_inst_dct/ap_clk -into $clockgroup&#xD;&#xA;## set testbenchgroup [add_wave_group &quot;Test Bench Signals&quot;]&#xD;&#xA;## set tbinternalsiggroup [add_wave_group &quot;Internal Signals&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_simstatus_group [add_wave_group &quot;Simulation Status&quot; -into $tbinternalsiggroup]&#xD;&#xA;## set tb_portdepth_group [add_wave_group &quot;Port Depth&quot; -into $tbinternalsiggroup]&#xD;&#xA;## add_wave /apatb_dct_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_dct_top/ready_cnt -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_dct_top/done_cnt -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_dct_top/LENGTH_input_r -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_dct_top/LENGTH_output_r -into $tb_portdepth_group -radix hex&#xD;&#xA;## set tbcoutputgroup [add_wave_group &quot;C Outputs&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_output_group [add_wave_group output(memory) -into $tbcoutputgroup]&#xD;&#xA;## add_wave /apatb_dct_top/output_r_we1 -into $tb_output_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dct_top/output_r_q1 -into $tb_output_group -radix hex&#xD;&#xA;## add_wave /apatb_dct_top/output_r_d1 -into $tb_output_group -radix hex&#xD;&#xA;## add_wave /apatb_dct_top/output_r_ce1 -into $tb_output_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dct_top/output_r_address1 -into $tb_output_group -radix hex&#xD;&#xA;## add_wave /apatb_dct_top/output_r_we0 -into $tb_output_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dct_top/output_r_q0 -into $tb_output_group -radix hex&#xD;&#xA;## add_wave /apatb_dct_top/output_r_d0 -into $tb_output_group -radix hex&#xD;&#xA;## add_wave /apatb_dct_top/output_r_ce0 -into $tb_output_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dct_top/output_r_address0 -into $tb_output_group -radix hex&#xD;&#xA;## set tbcinputgroup [add_wave_group &quot;C Inputs&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_input_group [add_wave_group input(memory) -into $tbcinputgroup]&#xD;&#xA;## add_wave /apatb_dct_top/input_r_we1 -into $tb_input_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dct_top/input_r_q1 -into $tb_input_group -radix hex&#xD;&#xA;## add_wave /apatb_dct_top/input_r_d1 -into $tb_input_group -radix hex&#xD;&#xA;## add_wave /apatb_dct_top/input_r_ce1 -into $tb_input_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dct_top/input_r_address1 -into $tb_input_group -radix hex&#xD;&#xA;## add_wave /apatb_dct_top/input_r_we0 -into $tb_input_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dct_top/input_r_q0 -into $tb_input_group -radix hex&#xD;&#xA;## add_wave /apatb_dct_top/input_r_d0 -into $tb_input_group -radix hex&#xD;&#xA;## add_wave /apatb_dct_top/input_r_ce0 -into $tb_input_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_dct_top/input_r_address0 -into $tb_input_group -radix hex&#xD;&#xA;## save_wave_config dct.wcfg&#xD;&#xA;## run all&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// Inter-Transaction Progress: Completed Transaction / Total Transaction&#xD;&#xA;// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%&#xD;&#xA;//&#xD;&#xA;// RTL Simulation : &quot;Inter-Transaction Progress&quot; [&quot;Intra-Transaction Progress&quot;] @ &quot;Simulation Time&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// RTL Simulation : 0 / 1 [0.00%] @ &quot;116000&quot;&#xD;&#xA;// RTL Simulation : 1 / 1 [100.00%] @ &quot;3836000&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;$finish called at time : 3868 ns : File &quot;C:/9m/HLS/laba/lab1/dct_prj/solution6/sim/verilog/dct.autotb.v&quot; Line 291&#xD;&#xA;## quit" projectName="dct_prj" solutionName="solution6" date="2022-10-14T19:29:57.942+0800" type="Warning"/>
      </simLog>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
