
*** Running vivado
    with args -log top_FPAdd_Test.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_FPAdd_Test.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source top_FPAdd_Test.tcl -notrace
Command: synth_design -top top_FPAdd_Test -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 113172
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2432.844 ; gain = 372.770 ; free physical = 22557 ; free virtual = 34268
Synthesis current peak Physical Memory [PSS] (MB): peak = 1847.618; parent = 1642.995; children = 204.623
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3461.195; parent = 2432.848; children = 1028.348
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_FPAdd_Test' [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_500MHz.vhd:20]
INFO: [Synth 8-3491] module 'FPAdd16' declared at '/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_500MHz.vhd:446' bound to instance 'uut' of component 'FPAdd16' [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_500MHz.vhd:40]
INFO: [Synth 8-638] synthesizing module 'FPAdd16' [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_500MHz.vhd:453]
INFO: [Synth 8-3491] module 'RightShifterSticky13_by_max_12_Freq500_uid4' declared at '/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_500MHz.vhd:99' bound to instance 'RightShifterComponent' of component 'RightShifterSticky13_by_max_12_Freq500_uid4' [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_500MHz.vhd:792]
INFO: [Synth 8-638] synthesizing module 'RightShifterSticky13_by_max_12_Freq500_uid4' [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_500MHz.vhd:107]
INFO: [Synth 8-256] done synthesizing module 'RightShifterSticky13_by_max_12_Freq500_uid4' (0#1) [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_500MHz.vhd:107]
INFO: [Synth 8-3491] module 'IntAdder_14_Freq500_uid6' declared at '/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_500MHz.vhd:182' bound to instance 'fracAdder' of component 'IntAdder_14_Freq500_uid6' [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_500MHz.vhd:804]
INFO: [Synth 8-638] synthesizing module 'IntAdder_14_Freq500_uid6' [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_500MHz.vhd:190]
INFO: [Synth 8-256] done synthesizing module 'IntAdder_14_Freq500_uid6' (0#1) [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_500MHz.vhd:190]
INFO: [Synth 8-3491] module 'LZC_13_Freq500_uid8' declared at '/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_500MHz.vhd:243' bound to instance 'IEEEFPAdd_5_10_Freq500_uid2LeadingZeroCounter' of component 'LZC_13_Freq500_uid8' [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_500MHz.vhd:815]
INFO: [Synth 8-638] synthesizing module 'LZC_13_Freq500_uid8' [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_500MHz.vhd:249]
INFO: [Synth 8-256] done synthesizing module 'LZC_13_Freq500_uid8' (0#1) [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_500MHz.vhd:249]
INFO: [Synth 8-3491] module 'LeftShifter14_by_max_13_Freq500_uid10' declared at '/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_500MHz.vhd:315' bound to instance 'LeftShifterComponent' of component 'LeftShifter14_by_max_13_Freq500_uid10' [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_500MHz.vhd:823]
INFO: [Synth 8-638] synthesizing module 'LeftShifter14_by_max_13_Freq500_uid10' [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_500MHz.vhd:322]
INFO: [Synth 8-256] done synthesizing module 'LeftShifter14_by_max_13_Freq500_uid10' (0#1) [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_500MHz.vhd:322]
INFO: [Synth 8-3491] module 'IntAdder_15_Freq500_uid13' declared at '/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_500MHz.vhd:377' bound to instance 'roundingAdder' of component 'IntAdder_15_Freq500_uid13' [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_500MHz.vhd:842]
INFO: [Synth 8-638] synthesizing module 'IntAdder_15_Freq500_uid13' [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_500MHz.vhd:385]
INFO: [Synth 8-256] done synthesizing module 'IntAdder_15_Freq500_uid13' (0#1) [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_500MHz.vhd:385]
INFO: [Synth 8-256] done synthesizing module 'FPAdd16' (0#1) [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_500MHz.vhd:453]
INFO: [Synth 8-256] done synthesizing module 'top_FPAdd_Test' (0#1) [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_500MHz.vhd:20]
WARNING: [Synth 8-3936] Found unconnected internal register 'level1_d1_reg' and it is trimmed from '13' to '1' bits. [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_500MHz.vhd:140]
WARNING: [Synth 8-3936] Found unconnected internal register 'level2_d1_reg' and it is trimmed from '13' to '2' bits. [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_500MHz.vhd:139]
WARNING: [Synth 8-3936] Found unconnected internal register 'ps_d1_reg' and it is trimmed from '4' to '2' bits. [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_500MHz.vhd:136]
WARNING: [Synth 8-3936] Found unconnected internal register 'X_1_d3_reg' and it is trimmed from '15' to '14' bits. [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_500MHz.vhd:208]
WARNING: [Synth 8-3936] Found unconnected internal register 'X_1_d2_reg' and it is trimmed from '15' to '14' bits. [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_500MHz.vhd:207]
WARNING: [Synth 8-3936] Found unconnected internal register 'X_1_d1_reg' and it is trimmed from '15' to '14' bits. [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_500MHz.vhd:206]
WARNING: [Synth 8-3936] Found unconnected internal register 'Y_1_d1_reg' and it is trimmed from '15' to '14' bits. [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_500MHz.vhd:209]
WARNING: [Synth 8-3936] Found unconnected internal register 'level4_reg' and it is trimmed from '29' to '27' bits. [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_500MHz.vhd:350]
WARNING: [Synth 8-3936] Found unconnected internal register 'X_1_d2_reg' and it is trimmed from '16' to '15' bits. [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_500MHz.vhd:402]
WARNING: [Synth 8-3936] Found unconnected internal register 'X_1_d1_reg' and it is trimmed from '16' to '15' bits. [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_500MHz.vhd:401]
WARNING: [Synth 8-3936] Found unconnected internal register 'Y_1_d9_reg' and it is trimmed from '16' to '15' bits. [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_500MHz.vhd:411]
WARNING: [Synth 8-3936] Found unconnected internal register 'Y_1_d8_reg' and it is trimmed from '16' to '15' bits. [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_500MHz.vhd:410]
WARNING: [Synth 8-3936] Found unconnected internal register 'Y_1_d7_reg' and it is trimmed from '16' to '15' bits. [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_500MHz.vhd:409]
WARNING: [Synth 8-3936] Found unconnected internal register 'Y_1_d6_reg' and it is trimmed from '16' to '15' bits. [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_500MHz.vhd:408]
WARNING: [Synth 8-3936] Found unconnected internal register 'Y_1_d5_reg' and it is trimmed from '16' to '15' bits. [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_500MHz.vhd:407]
WARNING: [Synth 8-3936] Found unconnected internal register 'Y_1_d4_reg' and it is trimmed from '16' to '15' bits. [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_500MHz.vhd:406]
WARNING: [Synth 8-3936] Found unconnected internal register 'Y_1_d3_reg' and it is trimmed from '16' to '15' bits. [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_500MHz.vhd:405]
WARNING: [Synth 8-3936] Found unconnected internal register 'Y_1_d2_reg' and it is trimmed from '16' to '15' bits. [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_500MHz.vhd:404]
WARNING: [Synth 8-3936] Found unconnected internal register 'Y_1_d1_reg' and it is trimmed from '16' to '15' bits. [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_500MHz.vhd:403]
WARNING: [Synth 8-3936] Found unconnected internal register 'normalizedSignificand_d1_reg' and it is trimmed from '27' to '2' bits. [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_500MHz.vhd:722]
WARNING: [Synth 8-3936] Found unconnected internal register 'newY_d1_reg' and it is trimmed from '16' to '10' bits. [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_500MHz.vhd:622]
WARNING: [Synth 8-3936] Found unconnected internal register 'newX_d1_reg' and it is trimmed from '16' to '10' bits. [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_500MHz.vhd:621]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2502.812 ; gain = 442.738 ; free physical = 22494 ; free virtual = 34206
Synthesis current peak Physical Memory [PSS] (MB): peak = 1847.618; parent = 1642.995; children = 204.623
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3531.164; parent = 2502.816; children = 1028.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2517.656 ; gain = 457.582 ; free physical = 22494 ; free virtual = 34206
Synthesis current peak Physical Memory [PSS] (MB): peak = 1847.618; parent = 1642.995; children = 204.623
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3546.008; parent = 2517.660; children = 1028.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2517.656 ; gain = 457.582 ; free physical = 22494 ; free virtual = 34206
Synthesis current peak Physical Memory [PSS] (MB): peak = 1847.618; parent = 1642.995; children = 204.623
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3546.008; parent = 2517.660; children = 1028.348
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2517.656 ; gain = 0.000 ; free physical = 22494 ; free virtual = 34206
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPAdd/500MHz/temp_500MHz.xdc]
Finished Parsing XDC File [/home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPAdd/500MHz/temp_500MHz.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPAdd/500MHz/temp_500MHz.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_FPAdd_Test_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_FPAdd_Test_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2686.406 ; gain = 0.000 ; free physical = 22508 ; free virtual = 34221
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2686.406 ; gain = 0.000 ; free physical = 22508 ; free virtual = 34221
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2686.406 ; gain = 626.332 ; free physical = 22531 ; free virtual = 34244
Synthesis current peak Physical Memory [PSS] (MB): peak = 1847.618; parent = 1642.995; children = 204.623
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3682.742; parent = 2654.395; children = 1028.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2686.406 ; gain = 626.332 ; free physical = 22531 ; free virtual = 34244
Synthesis current peak Physical Memory [PSS] (MB): peak = 1847.618; parent = 1642.995; children = 204.623
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3682.742; parent = 2654.395; children = 1028.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2686.406 ; gain = 626.332 ; free physical = 22531 ; free virtual = 34244
Synthesis current peak Physical Memory [PSS] (MB): peak = 1847.618; parent = 1642.995; children = 204.623
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3682.742; parent = 2654.395; children = 1028.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2686.406 ; gain = 626.332 ; free physical = 22543 ; free virtual = 34257
Synthesis current peak Physical Memory [PSS] (MB): peak = 1847.618; parent = 1642.995; children = 204.623
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3682.742; parent = 2654.395; children = 1028.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   15 Bit       Adders := 1     
	   3 Input   14 Bit       Adders := 1     
	   3 Input    6 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 1     
	   3 Input    5 Bit       Adders := 1     
	   3 Input    4 Bit       Adders := 1     
+---XORs : 
	   2 Input     14 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	               15 Bit    Registers := 34    
	               14 Bit    Registers := 6     
	               13 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 8     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 101   
+---Muxes : 
	   2 Input   27 Bit        Muxes := 1     
	   2 Input   21 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 2     
	   2 Input   15 Bit        Muxes := 3     
	   2 Input   13 Bit        Muxes := 4     
	   2 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 4     
	   2 Input    4 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2686.406 ; gain = 626.332 ; free physical = 22555 ; free virtual = 34272
Synthesis current peak Physical Memory [PSS] (MB): peak = 1847.618; parent = 1642.995; children = 204.623
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3682.742; parent = 2654.395; children = 1028.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2686.406 ; gain = 626.332 ; free physical = 22512 ; free virtual = 34229
Synthesis current peak Physical Memory [PSS] (MB): peak = 1952.216; parent = 1747.655; children = 204.623
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3682.742; parent = 2654.395; children = 1028.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2686.406 ; gain = 626.332 ; free physical = 22496 ; free virtual = 34213
Synthesis current peak Physical Memory [PSS] (MB): peak = 1952.642; parent = 1748.081; children = 204.623
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3682.742; parent = 2654.395; children = 1028.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2686.406 ; gain = 626.332 ; free physical = 22496 ; free virtual = 34213
Synthesis current peak Physical Memory [PSS] (MB): peak = 1953.028; parent = 1748.468; children = 204.623
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3682.742; parent = 2654.395; children = 1028.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2686.406 ; gain = 626.332 ; free physical = 22510 ; free virtual = 34228
Synthesis current peak Physical Memory [PSS] (MB): peak = 1953.220; parent = 1748.659; children = 204.623
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3682.742; parent = 2654.395; children = 1028.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2686.406 ; gain = 626.332 ; free physical = 22510 ; free virtual = 34228
Synthesis current peak Physical Memory [PSS] (MB): peak = 1953.220; parent = 1748.659; children = 204.623
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3682.742; parent = 2654.395; children = 1028.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2686.406 ; gain = 626.332 ; free physical = 22510 ; free virtual = 34228
Synthesis current peak Physical Memory [PSS] (MB): peak = 1953.235; parent = 1748.675; children = 204.623
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3682.742; parent = 2654.395; children = 1028.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2686.406 ; gain = 626.332 ; free physical = 22510 ; free virtual = 34228
Synthesis current peak Physical Memory [PSS] (MB): peak = 1953.313; parent = 1748.753; children = 204.623
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3682.742; parent = 2654.395; children = 1028.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2686.406 ; gain = 626.332 ; free physical = 22510 ; free virtual = 34228
Synthesis current peak Physical Memory [PSS] (MB): peak = 1953.313; parent = 1748.753; children = 204.623
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3682.742; parent = 2654.395; children = 1028.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2686.406 ; gain = 626.332 ; free physical = 22510 ; free virtual = 34228
Synthesis current peak Physical Memory [PSS] (MB): peak = 1953.329; parent = 1748.769; children = 204.623
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3682.742; parent = 2654.395; children = 1028.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+---------------+--------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name    | RTL Name                 | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+---------------+--------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|top_FPAdd_Test | uut/expSigR_d1_reg[14]   | 4      | 5     | NO           | NO                 | YES               | 5      | 0       | 
|top_FPAdd_Test | uut/expSigR_d1_reg[4]    | 3      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|top_FPAdd_Test | uut/xExpFieldZero_d5_reg | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+---------------+--------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     3|
|3     |LUT1   |     1|
|4     |LUT2   |     9|
|5     |LUT3   |    13|
|6     |LUT4   |     6|
|7     |LUT5   |    10|
|8     |LUT6   |    21|
|9     |SRL16E |     9|
|10    |FDCE   |    15|
|11    |FDRE   |    68|
|12    |IBUF   |     3|
|13    |OBUF   |    17|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2686.406 ; gain = 626.332 ; free physical = 22510 ; free virtual = 34228
Synthesis current peak Physical Memory [PSS] (MB): peak = 1953.345; parent = 1748.784; children = 204.623
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3682.742; parent = 2654.395; children = 1028.348
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2686.406 ; gain = 457.582 ; free physical = 22520 ; free virtual = 34238
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2686.406 ; gain = 626.332 ; free physical = 22520 ; free virtual = 34238
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2686.406 ; gain = 0.000 ; free physical = 22535 ; free virtual = 34252
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2686.406 ; gain = 0.000 ; free physical = 22618 ; free virtual = 34335
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 6348b3f0
INFO: [Common 17-83] Releasing license: Synthesis
37 Infos, 23 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:26 . Memory (MB): peak = 2686.406 ; gain = 975.309 ; free physical = 22763 ; free virtual = 34480
INFO: [Common 17-1381] The checkpoint '/home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPAdd/500MHz/impl_FPAdd_500MHz.runs/synth_1/top_FPAdd_Test.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_FPAdd_Test_utilization_synth.rpt -pb top_FPAdd_Test_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jul 18 12:53:14 2025...
