#contributor : Aaron , generated by script from template provided by Xilinx
#name : 7Series_ICAPE2
#key:7Series_ICAPE2
# --

ICAPE2 #(
   .DEVICE_ID(0'h4244093),     // Specifies the pre-programmed Device ID value
   .ICAP_WIDTH("X32"),         // Specifies the input and output data width to be used with the ICAPE2.
                               // Possible values: (X18,X16 or X32).
   .SIM_CFG_FILE_NAME("NONE")  // Specifies the Raw Bitstream (RBT) file to be parsed by the simulation
                               // model
)
ICAPE2_inst (
   .O(O),         // 32-bit output: Configuration data output bus
   .CLK(CLK),     // 1-bit input: Clock Input
   .CSIB(CSIB),   // 1-bit input: Active-Low ICAP Enable
   .I(I),         // 32-bit input: Configuration data input bus
   .RDWRB(RDWRB)  // 1-bit input: Read/Write Select input
);

