

================================================================
== Vivado HLS Report for 'mux4to1'
================================================================
* Date:           Mon Apr 14 09:41:41 2025

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        mux
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     1.302|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    0|    0|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.30>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2 %sel_V), !map !22"   --->   Operation 2 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %d0_V), !map !28"   --->   Operation 3 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %d1_V), !map !32"   --->   Operation 4 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %d2_V), !map !36"   --->   Operation 5 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %d3_V), !map !40"   --->   Operation 6 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %y_V), !map !44"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @mux4to1_str) nounwind"   --->   Operation 8 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%d3_V_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %d3_V)" [mux44_11/mux_func.cpp:9]   --->   Operation 9 'read' 'd3_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%d2_V_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %d2_V)" [mux44_11/mux_func.cpp:9]   --->   Operation 10 'read' 'd2_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%d1_V_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %d1_V)" [mux44_11/mux_func.cpp:9]   --->   Operation 11 'read' 'd1_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%d0_V_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %d0_V)" [mux44_11/mux_func.cpp:9]   --->   Operation 12 'read' 'd0_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sel_V_read = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %sel_V)" [mux44_11/mux_func.cpp:9]   --->   Operation 13 'read' 'sel_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.30ns)   --->   "switch i2 %sel_V_read, label %5 [
    i2 0, label %1
    i2 1, label %2
    i2 -2, label %3
    i2 -1, label %4
  ]" [mux44_11/mux_func.cpp:11]   --->   Operation 14 'switch' <Predicate = true> <Delay = 1.30>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i1P(i1* %y_V, i1 %d3_V_read)" [mux44_11/mux_func.cpp:15]   --->   Operation 15 'write' <Predicate = (sel_V_read == 3)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "br label %6" [mux44_11/mux_func.cpp:15]   --->   Operation 16 'br' <Predicate = (sel_V_read == 3)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i1P(i1* %y_V, i1 %d2_V_read)" [mux44_11/mux_func.cpp:14]   --->   Operation 17 'write' <Predicate = (sel_V_read == 2)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "br label %6" [mux44_11/mux_func.cpp:14]   --->   Operation 18 'br' <Predicate = (sel_V_read == 2)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i1P(i1* %y_V, i1 %d1_V_read)" [mux44_11/mux_func.cpp:13]   --->   Operation 19 'write' <Predicate = (sel_V_read == 1)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "br label %6" [mux44_11/mux_func.cpp:13]   --->   Operation 20 'br' <Predicate = (sel_V_read == 1)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i1P(i1* %y_V, i1 %d0_V_read)" [mux44_11/mux_func.cpp:12]   --->   Operation 21 'write' <Predicate = (sel_V_read == 0)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "br label %6" [mux44_11/mux_func.cpp:12]   --->   Operation 22 'br' <Predicate = (sel_V_read == 0)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i1P(i1* %y_V, i1 false)" [mux44_11/mux_func.cpp:16]   --->   Operation 23 'write' <Predicate = false> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "br label %6" [mux44_11/mux_func.cpp:16]   --->   Operation 24 'br' <Predicate = false> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "ret void" [mux44_11/mux_func.cpp:18]   --->   Operation 25 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ sel_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ d0_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ d1_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ d2_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ d3_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ y_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_2  (specbitsmap  ) [ 00]
StgValue_3  (specbitsmap  ) [ 00]
StgValue_4  (specbitsmap  ) [ 00]
StgValue_5  (specbitsmap  ) [ 00]
StgValue_6  (specbitsmap  ) [ 00]
StgValue_7  (specbitsmap  ) [ 00]
StgValue_8  (spectopmodule) [ 00]
d3_V_read   (read         ) [ 00]
d2_V_read   (read         ) [ 00]
d1_V_read   (read         ) [ 00]
d0_V_read   (read         ) [ 00]
sel_V_read  (read         ) [ 01]
StgValue_14 (switch       ) [ 00]
StgValue_15 (write        ) [ 00]
StgValue_16 (br           ) [ 00]
StgValue_17 (write        ) [ 00]
StgValue_18 (br           ) [ 00]
StgValue_19 (write        ) [ 00]
StgValue_20 (br           ) [ 00]
StgValue_21 (write        ) [ 00]
StgValue_22 (br           ) [ 00]
StgValue_23 (write        ) [ 00]
StgValue_24 (br           ) [ 00]
StgValue_25 (ret          ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="sel_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sel_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="d0_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d0_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="d1_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d1_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="d2_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d2_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="d3_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d3_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="y_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mux4to1_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i1P"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1004" name="d3_V_read_read_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="1" slack="0"/>
<pin id="36" dir="0" index="1" bw="1" slack="0"/>
<pin id="37" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="d3_V_read/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="d2_V_read_read_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="1" slack="0"/>
<pin id="42" dir="0" index="1" bw="1" slack="0"/>
<pin id="43" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="d2_V_read/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="d1_V_read_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="0" index="1" bw="1" slack="0"/>
<pin id="49" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="d1_V_read/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="d0_V_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="0" index="1" bw="1" slack="0"/>
<pin id="55" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="d0_V_read/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="sel_V_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="2" slack="0"/>
<pin id="60" dir="0" index="1" bw="2" slack="0"/>
<pin id="61" dir="1" index="2" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sel_V_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="grp_write_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="0" slack="0"/>
<pin id="66" dir="0" index="1" bw="1" slack="0"/>
<pin id="67" dir="0" index="2" bw="1" slack="0"/>
<pin id="68" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_15/1 StgValue_17/1 StgValue_19/1 StgValue_21/1 StgValue_23/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="38"><net_src comp="18" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="39"><net_src comp="8" pin="0"/><net_sink comp="34" pin=1"/></net>

<net id="44"><net_src comp="18" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="45"><net_src comp="6" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="50"><net_src comp="18" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="4" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="56"><net_src comp="18" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="2" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="62"><net_src comp="20" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="0" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="69"><net_src comp="30" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="10" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="71"><net_src comp="34" pin="2"/><net_sink comp="64" pin=2"/></net>

<net id="72"><net_src comp="40" pin="2"/><net_sink comp="64" pin=2"/></net>

<net id="73"><net_src comp="46" pin="2"/><net_sink comp="64" pin=2"/></net>

<net id="74"><net_src comp="52" pin="2"/><net_sink comp="64" pin=2"/></net>

<net id="75"><net_src comp="32" pin="0"/><net_sink comp="64" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: y_V | {1 }
 - Input state : 
	Port: mux4to1 : sel_V | {1 }
	Port: mux4to1 : d0_V | {1 }
	Port: mux4to1 : d1_V | {1 }
	Port: mux4to1 : d2_V | {1 }
	Port: mux4to1 : d3_V | {1 }
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|
| Operation|    Functional Unit    |
|----------|-----------------------|
|          |  d3_V_read_read_fu_34 |
|          |  d2_V_read_read_fu_40 |
|   read   |  d1_V_read_read_fu_46 |
|          |  d0_V_read_read_fu_52 |
|          | sel_V_read_read_fu_58 |
|----------|-----------------------|
|   write  |    grp_write_fu_64    |
|----------|-----------------------|
|   Total  |                       |
|----------|-----------------------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_64 |  p2  |   5  |   1  |    5   ||    27   |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |    5   || 1.90625 ||    27   |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+
|           |  Delay |   LUT  |
+-----------+--------+--------+
|  Function |    -   |    -   |
|   Memory  |    -   |    -   |
|Multiplexer|    1   |   27   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |    1   |   27   |
+-----------+--------+--------+
