Amit Agarwal , Hai Li , Kaushik Roy, DRG-cache: a data retention gated-ground cache for low power, Proceedings of the 39th annual Design Automation Conference, June 10-14, 2002, New Orleans, Louisiana, USA[doi>10.1145/513918.514037]
Amrutur, B. S. and Horowitz, M. A. 2001. Fast low-power decoders for RAMs. IEEE Journal of Solid-State Circuits 36, 10, 1506--1515.
Navid Azizi , Farid N. Najm , Andreas Moshovos, Low-leakage asymmetric-cell SRAM, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.11 n.4, p.701-715, August 2003[doi>10.1109/TVLSI.2003.816139]
Robert Bai , Nam-Sung Kim , Tae Ho Kgil , Dennis Sylvester , Trevor Mudge, Power-Performance Trade-Offs in Nanometer-Scale Multi-Level Caches Considering Total Leakage, Proceedings of the conference on Design, Automation and Test in Europe, p.650-651, March 07-11, 2005[doi>10.1109/DATE.2005.243]
Belady, L. 1966. A study of replacement of algorithms for a virtual storage computer. IBM Systems Journal 5, 2, 78--101.
Desikan, R., Burger, D., Keckler, S. W., and Austin, T. M. 2001. Sim-alpha: a validated execution driven alpha 21264 simulator. Tech. Rep. TR-01-23, Department of Computer Sciences, University of Texas at Austin.
Krisztián Flautner , Nam Sung Kim , Steve Martin , David Blaauw , Trevor Mudge, Drowsy caches: simple techniques for reducing leakage power, Proceedings of the 29th annual international symposium on Computer architecture, May 25-29, 2002, Anchorage, Alaska
Joel Grodstein , Rachid Rayess , Tad Truex , Linda Shattuck , Sue Lowell , Dan Bailey , David Bertucci , Gabriel Bischoff , Daniel Dever , Mike Gowan , Roy Lane , Brian Lilly , Krishna Nagalla , Rahul Shah , Emily Shriver , Shi-Huang Yin , Shannon Morton, Power and CAD considerations for the 1.75mbyte, 1.2ghz L2 cache on the alpha 21364 CPU, Proceedings of the 12th ACM Great Lakes symposium on VLSI, April 18-19, 2002, New York, New York, USA[doi>10.1145/505306.505308]
Static Energy Reduction Techniques for Microprocessor Caches, Proceedings of the International Conference on Computer Design: VLSI in Computers & Processors, p.276, September 23-26, 2001
Seongmoo Heo , Kenneth Barr , Mark Hampton , Krste Asanović, Dynamic fine-grain leakage reduction using leakage-biased bitlines, Proceedings of the 29th annual international symposium on Computer architecture, May 25-29, 2002, Anchorage, Alaska
H. Kim and Roy, K. 2002. Dynamic vt SRAM's for low leakage. In Proceedings of ACM International Symposium on Low Power Design.
J. S. Hu , A. Nadgir , N. Vijaykrishnan , M. J. Irwin , M. Kandemir, Exploiting program hotspots and code sequentiality for instruction cache leakage management, Proceedings of the 2003 international symposium on Low power electronics and design, August 25-27, 2003, Seoul, Korea[doi>10.1145/871506.871606]
Zhigang Hu , Stefanos Kaxiras , Margaret Martonosi, Let caches decay: reducing leakage energy via exploitation of cache generational behavior, ACM Transactions on Computer Systems (TOCS), v.20 n.2, p.161-190, May 2002[doi>10.1145/507052.507055]
Stefanos Kaxiras , Zhigang Hu , Margaret Martonosi, Cache decay: exploiting generational behavior to reduce cache leakage power, Proceedings of the 28th annual international symposium on Computer architecture, p.240-251, June 30-July 04, 2001, Göteborg, Sweden[doi>10.1145/379240.379268]
R. E. Kessler, The Alpha 21264 Microprocessor, IEEE Micro, v.19 n.2, p.24-36, March 1999[doi>10.1109/40.755465]
Nam Sung Kim , Krisztián Flautner , David Blaauw , Trevor Mudge, Drowsy instruction caches: leakage power reduction using dynamic voltage scaling and cache sub-bank prediction, Proceedings of the 35th annual ACM/IEEE international symposium on Microarchitecture, November 18-22, 2002, Istanbul, Turkey
Nam Sung Kim , Krisztian Flautner , David Blaauw , Trevor Mudge, Circuit and microarchitectural techniques for reducing cache leakage power, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.12 n.2, p.167-184, February 2004[doi>10.1109/TVLSL.2003.821550]
Nam Sung Kim , Krisztián Flautner , David Blaauw , Trevor Mudge, Single-vDDand single-vTsuper-drowsy techniques for low-leakage high-performance instruction caches, Proceedings of the 2004 international symposium on Low power electronics and design, August 09-11, 2004, Newport Beach, California, USA[doi>10.1145/1013235.1013254]
Nam Sung Kim , Todd Austin , David Blaauw , Trevor Mudge , Krisztián Flautner , Jie S. Hu , Mary Jane Irwin , Mahmut Kandemir , Vijaykrishnan Narayanan, Leakage Current: Moore's Law Meets Static Power, Computer, v.36 n.12, p.68-75, December 2003[doi>10.1109/MC.2003.1250885]
Dongwoo Lee , David Blaauw , Dennis Sylvester, Gate oxide leakage current analysis and reduction for VLSI circuits, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.12 n.2, p.155-166, February 2004[doi>10.1109/TVLSI.2003.821553]
Li, L., Kadayif, I., Tsai, Y., Vijaykrishnan, N., Kandemir, M., Irwin, M. J., and Sivasubramaniam, A. 2003. Managing leakage energy in cache hierarchies. Journal of Instruction-level Parallelism 5.
Yingmin Li , Dharmesh Parikh , Yan Zhang , Karthik Sankaranarayanan , Mircea Stan , Kevin Skadron, State-Preserving vs. Non-State-Preserving Leakage Control in Caches, Proceedings of the conference on Design, automation and test in Europe, p.10022, February 16-20, 2004
Liu, D. and Svensson, C. 1993. Trading speed for low power by choice of supply and threshold voltages. IEEE Journal of Solid State Circuits 28, 1 (Jan.).
Jinfeng Liu , P. H. Chou, Optimizing mode transition sequences in idle intervals for component-level and system-level energy minimization, Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design, p.21-28, November 07-11, 2004[doi>10.1109/ICCAD.2004.1382537]
Yan Meng , Timothy Sherwood , Ryan Kastner, On the Limits of Leakage Power Reduction in Caches, Proceedings of the 11th International Symposium on High-Performance Computer Architecture, p.154-165, February 12-16, 2005[doi>10.1109/HPCA.2005.23]
Michael Powell , Se-Hyun Yang , Babak Falsafi , Kaushik Roy , T. N. Vijaykumar, Reducing leakage in a high-performance deep-submicron instruction cache, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.9 n.1, p.77-90, Feb. 2001[doi>10.1109/92.920821]
Jan M. Rabaey, Digital integrated circuits: a design perspective, Prentice-Hall, Inc., Upper Saddle River, NJ, 1996
Samsung Electronics. 2002. DDR2SDRAM datasheet MR16R1622.
Karthik Sankaranarayanan , Kevin Skadron, Profile-based adaptation for cache decay, ACM Transactions on Architecture and Code Optimization (TACO), v.1 n.3, p.305-322, September 2004[doi>10.1145/1022969.1022972]
Timothy Sherwood , Erez Perelman , Greg Hamerly , Brad Calder, Automatically characterizing large scale program behavior, Proceedings of the 10th international conference on Architectural support for programming languages and operating systems, October 05-09, 2002, San Jose, California[doi>10.1145/605397.605403]
Shivakumar, P. and Jouppi, N. 2001. CACTI 3.0: An integrated cache timing, power, and area model. Tech. Rep. WRL-2001-2, HP Labs Technical Reports. Dec.
Velusamy, S., Sankaranarayanan, K., Parikh, D., Abdelzaher, T., and Skadron, K. 2002. Adaptive cache decay using formal feedback control. In Proceedings of 2002 Workshop on Memory Performance Issues in conjunction with ISCA-29. Anchorage, Alaska.
W. Zhang , J. S. Hu , V. Degalahal , M. Kandemir , N. Vijaykrishnan , M. J. Irwin, Compiler-directed instruction cache leakage optimization, Proceedings of the 35th annual ACM/IEEE international symposium on Microarchitecture, November 18-22, 2002, Istanbul, Turkey
Zhang, Y., Parikh, D., Sankaranarayanan, K., Skadron, K., and Stan, M. R. 2003. Hotleakage: An architectural, temperature-aware model of subthreshold and gate leakage. Tech. Rep. Tech. Report CS-2003-05, Department of Computer Sciences, University of Virginia. Mar.
Huiyang Zhou , Mark C. Toburen , Eric Rotenberg , Thomas M. Conte, Adaptive mode control: A static-power-efficient cache design, ACM Transactions on Embedded Computing Systems (TECS), v.2 n.3, p.347-372, August 2003[doi>10.1145/860176.860181]
