$date
	Sun Feb 09 23:39:18 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_control_unit $end
$var wire 1 ! regWrite $end
$var wire 1 " memWrite $end
$var wire 1 # memToReg $end
$var wire 1 $ memRead $end
$var wire 1 % branch $end
$var wire 1 & aluSrc $end
$var wire 2 ' aluOp [1:0] $end
$var reg 7 ( opcode [6:0] $end
$scope module uut $end
$var wire 7 ) opcode [6:0] $end
$var reg 2 * aluOp [1:0] $end
$var reg 1 & aluSrc $end
$var reg 1 % branch $end
$var reg 1 $ memRead $end
$var reg 1 # memToReg $end
$var reg 1 " memWrite $end
$var reg 1 ! regWrite $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10 *
b110011 )
b110011 (
b10 '
0&
0%
0$
0#
0"
1!
$end
#10000
1$
1#
1&
b0 '
b0 *
1!
b11 (
b11 )
#20000
1"
0$
0#
1&
0!
b100011 (
b100011 )
#30000
b1 '
b1 *
1%
0"
0&
b1100011 (
b1100011 )
#40000
b0 '
b0 *
0%
b1111111 (
b1111111 )
#70000
