<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><meta content="text/html; charset=utf-8" http-equiv="Content-Type"/><link href="insn.css" rel="stylesheet" type="text/css"/><meta content="iform.xsl" name="generator"/><title>VCMPE -- AArch32</title></head><body><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div><table align="center"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="a32_encindex.html">A32 Instructions by Encoding</a></div></td><td><div class="topbar"><a href="t32_encindex.html">T32 Instructions by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h2 class="instruction-section">VCMPE</h2><p class="desc"><p class="aml">Vector Compare, raising Invalid Operation on NaN compares two floating-point registers, or one floating-point register and zero. It writes the result to the <a class="armarm-xref" title="Reference to Armv8 ARM section">FPSCR</a> flags. These are normally transferred to the <a class="armarm-xref" title="Reference to Armv8 ARM section">PSTATE</a>.{N, Z, C, V} Condition flags by a subsequent <span class="asm-code">VMRS</span> instruction.</p><p class="aml">This instruction raises an Invalid Operation floating-point exception if either or both of the operands is any type of NaN.</p><p class="aml">Depending on settings in the <a class="armarm-xref" title="Reference to Armv8 ARM section">CPACR</a>, <a class="armarm-xref" title="Reference to Armv8 ARM section">NSACR</a>, and <a class="armarm-xref" title="Reference to Armv8 ARM section">HCPTR</a> registers, and the Security state and PE mode in which the instruction is executed, an attempt to execute the instruction might be <span class="arm-defined-word">undefined</span>, or trapped to Hyp mode. For more information see <a class="armarm-xref" title="Reference to Armv8 ARM section">Enabling Advanced SIMD and floating-point support</a>.</p></p><p class="desc">
      It has encodings from the following instruction sets:
       A32 (
      <a href="#a1">A1</a>
       and 
      <a href="#a2">A2</a>
      )
       and 
       T32 (
      <a href="#t1">T1</a>
       and 
      <a href="#t2">T2</a>
      )
      .
    </p><h3 class="classheading"><a id="a1" name="a1"></a>A1</h3><p class="desc"></p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="4">!= 1111</td><td class="l">1</td><td>1</td><td>1</td><td>0</td><td class="r">1</td><td class="lr">D</td><td class="l">1</td><td class="r">1</td><td class="lr">0</td><td class="l">1</td><td>0</td><td class="r">0</td><td class="lr" colspan="4">Vd</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr">1</td><td class="lr">M</td><td class="lr">0</td><td class="lr" colspan="4">Vm</td></tr><tr class="secondrow"><td class="droppedname" colspan="4">cond</td><td colspan="5"></td><td></td><td colspan="2"></td><td></td><td colspan="3"></td><td colspan="4"></td><td colspan="2"></td><td colspan="2"></td><td class="droppedname">E</td><td></td><td></td><td></td><td colspan="4"></td></tr></tbody></table></div><div class="encoding"><h4 class="encoding">Half-precision scalar<span class="bitdiff"> (size == 01)</span><font style="font-size:smaller;"><br/>(Armv8.2)
            </font></h4><p class="asm-code"><a id="VCMPE_A1_H" name="VCMPE_A1_H"></a>VCMPE{<a href="#c" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;c></a>}{<a href="#q" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;q></a>}.F16 <a href="#sd" title="32-bit SIMD&amp;FP destination register (field &quot;Vd:D&quot;)">&lt;Sd></a>, <a href="#sm" title="32-bit SIMD&amp;FP source register (field &quot;Vm:M&quot;)">&lt;Sm></a></p></div><div class="encoding"><h4 class="encoding">Single-precision scalar<span class="bitdiff"> (size == 10)</span></h4><p class="asm-code"><a id="VCMPE_A1_S" name="VCMPE_A1_S"></a>VCMPE{<a href="#c" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;c></a>}{<a href="#q" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;q></a>}.F32 <a href="#sd" title="32-bit SIMD&amp;FP destination register (field &quot;Vd:D&quot;)">&lt;Sd></a>, <a href="#sm" title="32-bit SIMD&amp;FP source register (field &quot;Vm:M&quot;)">&lt;Sm></a></p></div><div class="encoding"><h4 class="encoding">Double-precision scalar<span class="bitdiff"> (size == 11)</span></h4><p class="asm-code"><a id="VCMPE_A1_D" name="VCMPE_A1_D"></a>VCMPE{<a href="#c" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;c></a>}{<a href="#q" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;q></a>}.F64 <a href="#dd" title="64-bit SIMD&amp;FP destination register (field &quot;D:Vd&quot;)">&lt;Dd></a>, <a href="#dm" title="64-bit SIMD&amp;FP source register (field &quot;M:Vm&quot;)">&lt;Dm></a></p></div><p class="pseudocode">if size == '00' || (size == '01' &amp;&amp; !<a href="shared_pseudocode.html#impl-shared.HaveFP16Ext.0" title="function: boolean HaveFP16Ext()">HaveFP16Ext</a>()) then UNDEFINED;
if size == '01' &amp;&amp; cond != '1110' then UNPREDICTABLE;
quiet_nan_exc = (E == '1');  with_zero = FALSE;
case size of
    when '01' esize = 16; d = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Vd:D); m = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Vm:M);
    when '10' esize = 32; d = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Vd:D); m = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Vm:M);
    when '11' esize = 64; d = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(D:Vd); m = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(M:Vm);</p><h3>CONSTRAINED UNPREDICTABLE behavior</h3><p>If <span class="pseudocode">size == '01' &amp;&amp; cond != '1110'</span>, then one of the following behaviors must occur:</p><ul><li>The instruction is <span class="arm-defined-word">undefined</span>.</li><li>The instruction executes as if it passes the Condition code check.</li><li>The instruction executes as NOP. This means it behaves as if it fails the Condition code check.</li></ul><h3 class="classheading"><a id="a2" name="a2"></a>A2</h3><p class="desc"></p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="4">!= 1111</td><td class="l">1</td><td>1</td><td>1</td><td>0</td><td class="r">1</td><td class="lr">D</td><td class="l">1</td><td class="r">1</td><td class="lr">0</td><td class="l">1</td><td>0</td><td class="r">1</td><td class="lr" colspan="4">Vd</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr">1</td><td class="lr">(0)</td><td class="lr">0</td><td class="l">(0)</td><td>(0)</td><td>(0)</td><td class="r">(0)</td></tr><tr class="secondrow"><td class="droppedname" colspan="4">cond</td><td colspan="5"></td><td></td><td colspan="2"></td><td></td><td colspan="3"></td><td colspan="4"></td><td colspan="2"></td><td colspan="2"></td><td class="droppedname">E</td><td></td><td></td><td></td><td colspan="4"></td></tr></tbody></table></div><div class="encoding"><h4 class="encoding">Half-precision scalar<span class="bitdiff"> (size == 01)</span><font style="font-size:smaller;"><br/>(Armv8.2)
            </font></h4><p class="asm-code"><a id="VCMPE_A2_H" name="VCMPE_A2_H"></a>VCMPE{<a href="#c" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;c></a>}{<a href="#q" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;q></a>}.F16 <a href="#sd" title="32-bit SIMD&amp;FP destination register (field &quot;Vd:D&quot;)">&lt;Sd></a>, #0.0</p></div><div class="encoding"><h4 class="encoding">Single-precision scalar<span class="bitdiff"> (size == 10)</span></h4><p class="asm-code"><a id="VCMPE_A2_S" name="VCMPE_A2_S"></a>VCMPE{<a href="#c" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;c></a>}{<a href="#q" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;q></a>}.F32 <a href="#sd" title="32-bit SIMD&amp;FP destination register (field &quot;Vd:D&quot;)">&lt;Sd></a>, #0.0</p></div><div class="encoding"><h4 class="encoding">Double-precision scalar<span class="bitdiff"> (size == 11)</span></h4><p class="asm-code"><a id="VCMPE_A2_D" name="VCMPE_A2_D"></a>VCMPE{<a href="#c" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;c></a>}{<a href="#q" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;q></a>}.F64 <a href="#dd" title="64-bit SIMD&amp;FP destination register (field &quot;D:Vd&quot;)">&lt;Dd></a>, #0.0</p></div><p class="pseudocode">if size == '00' || (size == '01' &amp;&amp; !<a href="shared_pseudocode.html#impl-shared.HaveFP16Ext.0" title="function: boolean HaveFP16Ext()">HaveFP16Ext</a>()) then UNDEFINED;
if size == '01' &amp;&amp; cond != '1110' then UNPREDICTABLE;
quiet_nan_exc = (E == '1');  with_zero = TRUE;
case size of
    when '01' esize = 16; d = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Vd:D);
    when '10' esize = 32; d = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Vd:D);
    when '11' esize = 64; d = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(D:Vd);</p><h3>CONSTRAINED UNPREDICTABLE behavior</h3><p>If <span class="pseudocode">size == '01' &amp;&amp; cond != '1110'</span>, then one of the following behaviors must occur:</p><ul><li>The instruction is <span class="arm-defined-word">undefined</span>.</li><li>The instruction executes as if it passes the Condition code check.</li><li>The instruction executes as NOP. This means it behaves as if it fails the Condition code check.</li></ul><h3 class="classheading"><a id="t1" name="t1"></a>T1</h3><p class="desc"></p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td class="r">1</td><td class="lr">D</td><td class="l">1</td><td class="r">1</td><td class="lr">0</td><td class="l">1</td><td>0</td><td class="r">0</td><td class="lr" colspan="4">Vd</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr">1</td><td class="lr">M</td><td class="lr">0</td><td class="lr" colspan="4">Vm</td></tr><tr class="secondrow"><td colspan="9"></td><td></td><td colspan="2"></td><td></td><td colspan="3"></td><td colspan="4"></td><td colspan="2"></td><td colspan="2"></td><td class="droppedname">E</td><td></td><td></td><td></td><td colspan="4"></td></tr></tbody></table></div><div class="encoding"><h4 class="encoding">Half-precision scalar<span class="bitdiff"> (size == 01)</span><font style="font-size:smaller;"><br/>(Armv8.2)
            </font></h4><p class="asm-code"><a id="VCMPE_T1_H" name="VCMPE_T1_H"></a>VCMPE{<a href="#c" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;c></a>}{<a href="#q" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;q></a>}.F16 <a href="#sd" title="32-bit SIMD&amp;FP destination register (field &quot;Vd:D&quot;)">&lt;Sd></a>, <a href="#sm" title="32-bit SIMD&amp;FP source register (field &quot;Vm:M&quot;)">&lt;Sm></a></p></div><div class="encoding"><h4 class="encoding">Single-precision scalar<span class="bitdiff"> (size == 10)</span></h4><p class="asm-code"><a id="VCMPE_T1_S" name="VCMPE_T1_S"></a>VCMPE{<a href="#c" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;c></a>}{<a href="#q" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;q></a>}.F32 <a href="#sd" title="32-bit SIMD&amp;FP destination register (field &quot;Vd:D&quot;)">&lt;Sd></a>, <a href="#sm" title="32-bit SIMD&amp;FP source register (field &quot;Vm:M&quot;)">&lt;Sm></a></p></div><div class="encoding"><h4 class="encoding">Double-precision scalar<span class="bitdiff"> (size == 11)</span></h4><p class="asm-code"><a id="VCMPE_T1_D" name="VCMPE_T1_D"></a>VCMPE{<a href="#c" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;c></a>}{<a href="#q" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;q></a>}.F64 <a href="#dd" title="64-bit SIMD&amp;FP destination register (field &quot;D:Vd&quot;)">&lt;Dd></a>, <a href="#dm" title="64-bit SIMD&amp;FP source register (field &quot;M:Vm&quot;)">&lt;Dm></a></p></div><p class="pseudocode">if size == '00' || (size == '01' &amp;&amp; !<a href="shared_pseudocode.html#impl-shared.HaveFP16Ext.0" title="function: boolean HaveFP16Ext()">HaveFP16Ext</a>()) then UNDEFINED;
if size == '01' &amp;&amp; <a href="shared_pseudocode.html#impl-aarch32.InITBlock.0" title="function: boolean InITBlock()">InITBlock</a>()  then UNPREDICTABLE;
quiet_nan_exc = (E == '1');  with_zero = FALSE;
case size of
    when '01' esize = 16; d = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Vd:D); m = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Vm:M);
    when '10' esize = 32; d = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Vd:D); m = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Vm:M);
    when '11' esize = 64; d = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(D:Vd); m = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(M:Vm);</p><h3>CONSTRAINED UNPREDICTABLE behavior</h3><p>If <span class="pseudocode">size == '01' &amp;&amp; InITBlock()</span>, then one of the following behaviors must occur:</p><ul><li>The instruction is <span class="arm-defined-word">undefined</span>.</li><li>The instruction executes as if it passes the Condition code check.</li><li>The instruction executes as NOP. This means it behaves as if it fails the Condition code check.</li></ul><h3 class="classheading"><a id="t2" name="t2"></a>T2</h3><p class="desc"></p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td class="r">1</td><td class="lr">D</td><td class="l">1</td><td class="r">1</td><td class="lr">0</td><td class="l">1</td><td>0</td><td class="r">1</td><td class="lr" colspan="4">Vd</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr">1</td><td class="lr">(0)</td><td class="lr">0</td><td class="l">(0)</td><td>(0)</td><td>(0)</td><td class="r">(0)</td></tr><tr class="secondrow"><td colspan="9"></td><td></td><td colspan="2"></td><td></td><td colspan="3"></td><td colspan="4"></td><td colspan="2"></td><td colspan="2"></td><td class="droppedname">E</td><td></td><td></td><td></td><td colspan="4"></td></tr></tbody></table></div><div class="encoding"><h4 class="encoding">Half-precision scalar<span class="bitdiff"> (size == 01)</span><font style="font-size:smaller;"><br/>(Armv8.2)
            </font></h4><p class="asm-code"><a id="VCMPE_T2_H" name="VCMPE_T2_H"></a>VCMPE{<a href="#c" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;c></a>}{<a href="#q" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;q></a>}.F16 <a href="#sd" title="32-bit SIMD&amp;FP destination register (field &quot;Vd:D&quot;)">&lt;Sd></a>, #0.0</p></div><div class="encoding"><h4 class="encoding">Single-precision scalar<span class="bitdiff"> (size == 10)</span></h4><p class="asm-code"><a id="VCMPE_T2_S" name="VCMPE_T2_S"></a>VCMPE{<a href="#c" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;c></a>}{<a href="#q" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;q></a>}.F32 <a href="#sd" title="32-bit SIMD&amp;FP destination register (field &quot;Vd:D&quot;)">&lt;Sd></a>, #0.0</p></div><div class="encoding"><h4 class="encoding">Double-precision scalar<span class="bitdiff"> (size == 11)</span></h4><p class="asm-code"><a id="VCMPE_T2_D" name="VCMPE_T2_D"></a>VCMPE{<a href="#c" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;c></a>}{<a href="#q" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;q></a>}.F64 <a href="#dd" title="64-bit SIMD&amp;FP destination register (field &quot;D:Vd&quot;)">&lt;Dd></a>, #0.0</p></div><p class="pseudocode">if size == '00' || (size == '01' &amp;&amp; !<a href="shared_pseudocode.html#impl-shared.HaveFP16Ext.0" title="function: boolean HaveFP16Ext()">HaveFP16Ext</a>()) then UNDEFINED;
if size == '01' &amp;&amp; <a href="shared_pseudocode.html#impl-aarch32.InITBlock.0" title="function: boolean InITBlock()">InITBlock</a>()  then UNPREDICTABLE;
quiet_nan_exc = (E == '1');  with_zero = TRUE;
case size of
    when '01' esize = 16; d = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Vd:D);
    when '10' esize = 32; d = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Vd:D);
    when '11' esize = 64; d = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(D:Vd);</p><h3>CONSTRAINED UNPREDICTABLE behavior</h3><p>If <span class="pseudocode">size == '01' &amp;&amp; InITBlock()</span>, then one of the following behaviors must occur:</p><ul><li>The instruction is <span class="arm-defined-word">undefined</span>.</li><li>The instruction executes as if it passes the Condition code check.</li><li>The instruction executes as NOP. This means it behaves as if it fails the Condition code check.</li></ul><p class="encoding-notes"><p class="aml">For more information about the <span class="arm-defined-word">constrained unpredictable</span> behavior of this instruction, see <a class="armarm-xref" title="Reference to Armv8 ARM section">Architectural Constraints on UNPREDICTABLE behaviors</a>.</p></p><h3 class="explanations">Assembler Symbols</h3><div class="explanations"><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;c></td><td><a id="c" name="c"></a><p class="aml">See <a class="armarm-xref" title="Reference to Armv8 ARM section">Standard assembler syntax fields</a>.</p></td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;q></td><td><a id="q" name="q"></a><p class="aml">See <a class="armarm-xref" title="Reference to Armv8 ARM section">Standard assembler syntax fields</a>.</p></td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Sd></td><td><a id="sd" name="sd"></a><p class="aml">Is the 32-bit name of the SIMD&amp;FP destination register, encoded in the "Vd:D" field.</p></td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Sm></td><td><a id="sm" name="sm"></a><p class="aml">Is the 32-bit name of the SIMD&amp;FP source register, encoded in the "Vm:M" field.</p></td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Dd></td><td><a id="dd" name="dd"></a><p class="aml">Is the 64-bit name of the SIMD&amp;FP destination register, encoded in the "D:Vd" field.</p></td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Dm></td><td><a id="dm" name="dm"></a><p class="aml">Is the 64-bit name of the SIMD&amp;FP source register, encoded in the "M:Vm" field.</p></td></tr></table></div><p class="syntax-notes"></p><div class="ps" psname="execute"><a id="execute" name="execute"></a><h3 class="pseudocode">Operation</h3><p class="pseudocode">if <a href="shared_pseudocode.html#impl-aarch32.ConditionPassed.0" title="function: boolean ConditionPassed()">ConditionPassed</a>() then
    EncodingSpecificOperations();  <a href="shared_pseudocode.html#impl-aarch32.CheckVFPEnabled.1" title="function: CheckVFPEnabled(boolean include_fpexc_check)">CheckVFPEnabled</a>(TRUE);
    bits(4) nzcv;
    case esize of
        when 16
            bits(16) op16 = if with_zero then <a href="shared_pseudocode.html#impl-shared.FPZero.1" title="function: bits(N) FPZero(bit sign)">FPZero</a>('0') else <a href="shared_pseudocode.html#impl-aarch32.S.read.1" title="accessor: bits(32) S[integer n]">S</a>[m]&lt;15:0>;
            nzcv = <a href="shared_pseudocode.html#impl-shared.FPCompare.4" title="function: bits(4) FPCompare(bits(N) op1, bits(N) op2, boolean signal_nans, FPCRType fpcr)">FPCompare</a>(<a href="shared_pseudocode.html#impl-aarch32.S.read.1" title="accessor: bits(32) S[integer n]">S</a><ins>[d]&lt;15:0>, op16, quiet_nan_exc, FPSCR[]);
</ins><del>[d]&lt;15:0>, op16, quiet_nan_exc, FPSCR);
</del>        when 32
            bits(32) op32 = if with_zero then <a href="shared_pseudocode.html#impl-shared.FPZero.1" title="function: bits(N) FPZero(bit sign)">FPZero</a>('0') else <a href="shared_pseudocode.html#impl-aarch32.S.read.1" title="accessor: bits(32) S[integer n]">S</a>[m];
            nzcv = <a href="shared_pseudocode.html#impl-shared.FPCompare.4" title="function: bits(4) FPCompare(bits(N) op1, bits(N) op2, boolean signal_nans, FPCRType fpcr)">FPCompare</a>(<a href="shared_pseudocode.html#impl-aarch32.S.read.1" title="accessor: bits(32) S[integer n]">S</a><ins>[d], op32, quiet_nan_exc, FPSCR[]);
</ins><del>[d], op32, quiet_nan_exc, FPSCR);
</del>        when 64
            bits(64) op64 = if with_zero then <a href="shared_pseudocode.html#impl-shared.FPZero.1" title="function: bits(N) FPZero(bit sign)">FPZero</a>('0') else <a href="shared_pseudocode.html#impl-aarch32.D.read.1" title="accessor: bits(64) D[integer n]">D</a>[m];
            nzcv = <a href="shared_pseudocode.html#impl-shared.FPCompare.4" title="function: bits(4) FPCompare(bits(N) op1, bits(N) op2, boolean signal_nans, FPCRType fpcr)">FPCompare</a>(<a href="shared_pseudocode.html#impl-aarch32.D.read.1" title="accessor: bits(64) D[integer n]">D</a><ins>[d], op64, quiet_nan_exc, FPSCR[]);
</ins><del>[d], op64, quiet_nan_exc, FPSCR);
</del>
    FPSCR&lt;31:28> = nzcv; // FPSCR.&lt;N,Z,C,V> set to nzcv</p></div><h3>Operational information</h3><p class="aml">The IEEE 754 standard specifies that the result of a comparison is precisely one of &lt;, ==, > or unordered.  If either or both of the operands is a NaN, they are unordered, and all three of (Operand1 &lt; Operand2), (Operand1 == Operand2) and (Operand1 > Operand2) are false. An unordered comparison sets the <a class="armarm-xref" title="Reference to Armv8 ARM section">FPSCR</a> condition flags to N=0, Z=0, C=1, and V=1. If CPSR.DIT is 1 and this instruction passes its condition execution check:</p><ul><li>The execution time of this instruction is independent of:<ul><li>The values of the data supplied in any of its registers.</li><li>The values of the NZCV flags.</li></ul></li><li>The response of this instruction to asynchronous exceptions does not vary based on:<ul><li>The values of the data supplied in any of its registers.</li><li>The values of the NZCV flags.</li></ul></li></ul><hr/><table align="center"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="a32_encindex.html">A32 Instructions by Encoding</a></div></td><td><div class="topbar"><a href="t32_encindex.html">T32 Instructions by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">
      Internal version only: isa <ins>v01_19</ins><del>v01_15</del>, pseudocode <ins>v2020-09_xml</ins><del>v2020-06_rel</del>, sve <ins>v2020-09_rc3</ins><del>v2020-06-29-gc9614a3</del>
      ; Build timestamp: <ins>2020-09-30T21</ins><del>2020-07-03T11</del>:<ins>35</ins><del>36</del>
    </p><p class="copyconf">
      Copyright Â© 2010-2020 Arm Limited or its affiliates. All rights reserved.
      This document is Non-Confidential.
    </p><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div></body></html>