verilog work "D:/Github Clones/EmbeddedSystems.Playground/Xilinx/Spartan-6/proj_luc/work/planAhead/proj_luc/proj_luc.srcs/sources_1/imports/verilog/reset_conditioner_1.v"
verilog work "D:/Github Clones/EmbeddedSystems.Playground/Xilinx/Spartan-6/proj_luc/work/planAhead/proj_luc/proj_luc.srcs/sources_1/imports/verilog/mojo_top_0.v"
