
Ruthless RFID.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000f400  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000668  0800f5a0  0800f5a0  0001f5a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800fc08  0800fc08  0002067c  2**0
                  CONTENTS
  4 .ARM          00000008  0800fc08  0800fc08  0001fc08  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800fc10  0800fc10  0002067c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800fc10  0800fc10  0001fc10  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800fc14  0800fc14  0001fc14  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000067c  20000000  0800fc18  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000065a8  2000067c  08010294  0002067c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20006c24  08010294  00026c24  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002067c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002739d  00000000  00000000  000206ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005833  00000000  00000000  00047a49  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000020c0  00000000  00000000  0004d280  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001e90  00000000  00000000  0004f340  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001cbb1  00000000  00000000  000511d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000269ed  00000000  00000000  0006dd81  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009ec5c  00000000  00000000  0009476e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  001333ca  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008e1c  00000000  00000000  0013341c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	2000067c 	.word	0x2000067c
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800f588 	.word	0x0800f588

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000680 	.word	0x20000680
 80001dc:	0800f588 	.word	0x0800f588

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b974 	b.w	8000590 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	4604      	mov	r4, r0
 80002c8:	468e      	mov	lr, r1
 80002ca:	2b00      	cmp	r3, #0
 80002cc:	d14d      	bne.n	800036a <__udivmoddi4+0xaa>
 80002ce:	428a      	cmp	r2, r1
 80002d0:	4694      	mov	ip, r2
 80002d2:	d969      	bls.n	80003a8 <__udivmoddi4+0xe8>
 80002d4:	fab2 f282 	clz	r2, r2
 80002d8:	b152      	cbz	r2, 80002f0 <__udivmoddi4+0x30>
 80002da:	fa01 f302 	lsl.w	r3, r1, r2
 80002de:	f1c2 0120 	rsb	r1, r2, #32
 80002e2:	fa20 f101 	lsr.w	r1, r0, r1
 80002e6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002ea:	ea41 0e03 	orr.w	lr, r1, r3
 80002ee:	4094      	lsls	r4, r2
 80002f0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002f4:	0c21      	lsrs	r1, r4, #16
 80002f6:	fbbe f6f8 	udiv	r6, lr, r8
 80002fa:	fa1f f78c 	uxth.w	r7, ip
 80002fe:	fb08 e316 	mls	r3, r8, r6, lr
 8000302:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000306:	fb06 f107 	mul.w	r1, r6, r7
 800030a:	4299      	cmp	r1, r3
 800030c:	d90a      	bls.n	8000324 <__udivmoddi4+0x64>
 800030e:	eb1c 0303 	adds.w	r3, ip, r3
 8000312:	f106 30ff 	add.w	r0, r6, #4294967295
 8000316:	f080 811f 	bcs.w	8000558 <__udivmoddi4+0x298>
 800031a:	4299      	cmp	r1, r3
 800031c:	f240 811c 	bls.w	8000558 <__udivmoddi4+0x298>
 8000320:	3e02      	subs	r6, #2
 8000322:	4463      	add	r3, ip
 8000324:	1a5b      	subs	r3, r3, r1
 8000326:	b2a4      	uxth	r4, r4
 8000328:	fbb3 f0f8 	udiv	r0, r3, r8
 800032c:	fb08 3310 	mls	r3, r8, r0, r3
 8000330:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000334:	fb00 f707 	mul.w	r7, r0, r7
 8000338:	42a7      	cmp	r7, r4
 800033a:	d90a      	bls.n	8000352 <__udivmoddi4+0x92>
 800033c:	eb1c 0404 	adds.w	r4, ip, r4
 8000340:	f100 33ff 	add.w	r3, r0, #4294967295
 8000344:	f080 810a 	bcs.w	800055c <__udivmoddi4+0x29c>
 8000348:	42a7      	cmp	r7, r4
 800034a:	f240 8107 	bls.w	800055c <__udivmoddi4+0x29c>
 800034e:	4464      	add	r4, ip
 8000350:	3802      	subs	r0, #2
 8000352:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000356:	1be4      	subs	r4, r4, r7
 8000358:	2600      	movs	r6, #0
 800035a:	b11d      	cbz	r5, 8000364 <__udivmoddi4+0xa4>
 800035c:	40d4      	lsrs	r4, r2
 800035e:	2300      	movs	r3, #0
 8000360:	e9c5 4300 	strd	r4, r3, [r5]
 8000364:	4631      	mov	r1, r6
 8000366:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036a:	428b      	cmp	r3, r1
 800036c:	d909      	bls.n	8000382 <__udivmoddi4+0xc2>
 800036e:	2d00      	cmp	r5, #0
 8000370:	f000 80ef 	beq.w	8000552 <__udivmoddi4+0x292>
 8000374:	2600      	movs	r6, #0
 8000376:	e9c5 0100 	strd	r0, r1, [r5]
 800037a:	4630      	mov	r0, r6
 800037c:	4631      	mov	r1, r6
 800037e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000382:	fab3 f683 	clz	r6, r3
 8000386:	2e00      	cmp	r6, #0
 8000388:	d14a      	bne.n	8000420 <__udivmoddi4+0x160>
 800038a:	428b      	cmp	r3, r1
 800038c:	d302      	bcc.n	8000394 <__udivmoddi4+0xd4>
 800038e:	4282      	cmp	r2, r0
 8000390:	f200 80f9 	bhi.w	8000586 <__udivmoddi4+0x2c6>
 8000394:	1a84      	subs	r4, r0, r2
 8000396:	eb61 0303 	sbc.w	r3, r1, r3
 800039a:	2001      	movs	r0, #1
 800039c:	469e      	mov	lr, r3
 800039e:	2d00      	cmp	r5, #0
 80003a0:	d0e0      	beq.n	8000364 <__udivmoddi4+0xa4>
 80003a2:	e9c5 4e00 	strd	r4, lr, [r5]
 80003a6:	e7dd      	b.n	8000364 <__udivmoddi4+0xa4>
 80003a8:	b902      	cbnz	r2, 80003ac <__udivmoddi4+0xec>
 80003aa:	deff      	udf	#255	; 0xff
 80003ac:	fab2 f282 	clz	r2, r2
 80003b0:	2a00      	cmp	r2, #0
 80003b2:	f040 8092 	bne.w	80004da <__udivmoddi4+0x21a>
 80003b6:	eba1 010c 	sub.w	r1, r1, ip
 80003ba:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003be:	fa1f fe8c 	uxth.w	lr, ip
 80003c2:	2601      	movs	r6, #1
 80003c4:	0c20      	lsrs	r0, r4, #16
 80003c6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003ca:	fb07 1113 	mls	r1, r7, r3, r1
 80003ce:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003d2:	fb0e f003 	mul.w	r0, lr, r3
 80003d6:	4288      	cmp	r0, r1
 80003d8:	d908      	bls.n	80003ec <__udivmoddi4+0x12c>
 80003da:	eb1c 0101 	adds.w	r1, ip, r1
 80003de:	f103 38ff 	add.w	r8, r3, #4294967295
 80003e2:	d202      	bcs.n	80003ea <__udivmoddi4+0x12a>
 80003e4:	4288      	cmp	r0, r1
 80003e6:	f200 80cb 	bhi.w	8000580 <__udivmoddi4+0x2c0>
 80003ea:	4643      	mov	r3, r8
 80003ec:	1a09      	subs	r1, r1, r0
 80003ee:	b2a4      	uxth	r4, r4
 80003f0:	fbb1 f0f7 	udiv	r0, r1, r7
 80003f4:	fb07 1110 	mls	r1, r7, r0, r1
 80003f8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003fc:	fb0e fe00 	mul.w	lr, lr, r0
 8000400:	45a6      	cmp	lr, r4
 8000402:	d908      	bls.n	8000416 <__udivmoddi4+0x156>
 8000404:	eb1c 0404 	adds.w	r4, ip, r4
 8000408:	f100 31ff 	add.w	r1, r0, #4294967295
 800040c:	d202      	bcs.n	8000414 <__udivmoddi4+0x154>
 800040e:	45a6      	cmp	lr, r4
 8000410:	f200 80bb 	bhi.w	800058a <__udivmoddi4+0x2ca>
 8000414:	4608      	mov	r0, r1
 8000416:	eba4 040e 	sub.w	r4, r4, lr
 800041a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800041e:	e79c      	b.n	800035a <__udivmoddi4+0x9a>
 8000420:	f1c6 0720 	rsb	r7, r6, #32
 8000424:	40b3      	lsls	r3, r6
 8000426:	fa22 fc07 	lsr.w	ip, r2, r7
 800042a:	ea4c 0c03 	orr.w	ip, ip, r3
 800042e:	fa20 f407 	lsr.w	r4, r0, r7
 8000432:	fa01 f306 	lsl.w	r3, r1, r6
 8000436:	431c      	orrs	r4, r3
 8000438:	40f9      	lsrs	r1, r7
 800043a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800043e:	fa00 f306 	lsl.w	r3, r0, r6
 8000442:	fbb1 f8f9 	udiv	r8, r1, r9
 8000446:	0c20      	lsrs	r0, r4, #16
 8000448:	fa1f fe8c 	uxth.w	lr, ip
 800044c:	fb09 1118 	mls	r1, r9, r8, r1
 8000450:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000454:	fb08 f00e 	mul.w	r0, r8, lr
 8000458:	4288      	cmp	r0, r1
 800045a:	fa02 f206 	lsl.w	r2, r2, r6
 800045e:	d90b      	bls.n	8000478 <__udivmoddi4+0x1b8>
 8000460:	eb1c 0101 	adds.w	r1, ip, r1
 8000464:	f108 3aff 	add.w	sl, r8, #4294967295
 8000468:	f080 8088 	bcs.w	800057c <__udivmoddi4+0x2bc>
 800046c:	4288      	cmp	r0, r1
 800046e:	f240 8085 	bls.w	800057c <__udivmoddi4+0x2bc>
 8000472:	f1a8 0802 	sub.w	r8, r8, #2
 8000476:	4461      	add	r1, ip
 8000478:	1a09      	subs	r1, r1, r0
 800047a:	b2a4      	uxth	r4, r4
 800047c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000480:	fb09 1110 	mls	r1, r9, r0, r1
 8000484:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000488:	fb00 fe0e 	mul.w	lr, r0, lr
 800048c:	458e      	cmp	lr, r1
 800048e:	d908      	bls.n	80004a2 <__udivmoddi4+0x1e2>
 8000490:	eb1c 0101 	adds.w	r1, ip, r1
 8000494:	f100 34ff 	add.w	r4, r0, #4294967295
 8000498:	d26c      	bcs.n	8000574 <__udivmoddi4+0x2b4>
 800049a:	458e      	cmp	lr, r1
 800049c:	d96a      	bls.n	8000574 <__udivmoddi4+0x2b4>
 800049e:	3802      	subs	r0, #2
 80004a0:	4461      	add	r1, ip
 80004a2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004a6:	fba0 9402 	umull	r9, r4, r0, r2
 80004aa:	eba1 010e 	sub.w	r1, r1, lr
 80004ae:	42a1      	cmp	r1, r4
 80004b0:	46c8      	mov	r8, r9
 80004b2:	46a6      	mov	lr, r4
 80004b4:	d356      	bcc.n	8000564 <__udivmoddi4+0x2a4>
 80004b6:	d053      	beq.n	8000560 <__udivmoddi4+0x2a0>
 80004b8:	b15d      	cbz	r5, 80004d2 <__udivmoddi4+0x212>
 80004ba:	ebb3 0208 	subs.w	r2, r3, r8
 80004be:	eb61 010e 	sbc.w	r1, r1, lr
 80004c2:	fa01 f707 	lsl.w	r7, r1, r7
 80004c6:	fa22 f306 	lsr.w	r3, r2, r6
 80004ca:	40f1      	lsrs	r1, r6
 80004cc:	431f      	orrs	r7, r3
 80004ce:	e9c5 7100 	strd	r7, r1, [r5]
 80004d2:	2600      	movs	r6, #0
 80004d4:	4631      	mov	r1, r6
 80004d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004da:	f1c2 0320 	rsb	r3, r2, #32
 80004de:	40d8      	lsrs	r0, r3
 80004e0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004e4:	fa21 f303 	lsr.w	r3, r1, r3
 80004e8:	4091      	lsls	r1, r2
 80004ea:	4301      	orrs	r1, r0
 80004ec:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004f0:	fa1f fe8c 	uxth.w	lr, ip
 80004f4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004f8:	fb07 3610 	mls	r6, r7, r0, r3
 80004fc:	0c0b      	lsrs	r3, r1, #16
 80004fe:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000502:	fb00 f60e 	mul.w	r6, r0, lr
 8000506:	429e      	cmp	r6, r3
 8000508:	fa04 f402 	lsl.w	r4, r4, r2
 800050c:	d908      	bls.n	8000520 <__udivmoddi4+0x260>
 800050e:	eb1c 0303 	adds.w	r3, ip, r3
 8000512:	f100 38ff 	add.w	r8, r0, #4294967295
 8000516:	d22f      	bcs.n	8000578 <__udivmoddi4+0x2b8>
 8000518:	429e      	cmp	r6, r3
 800051a:	d92d      	bls.n	8000578 <__udivmoddi4+0x2b8>
 800051c:	3802      	subs	r0, #2
 800051e:	4463      	add	r3, ip
 8000520:	1b9b      	subs	r3, r3, r6
 8000522:	b289      	uxth	r1, r1
 8000524:	fbb3 f6f7 	udiv	r6, r3, r7
 8000528:	fb07 3316 	mls	r3, r7, r6, r3
 800052c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000530:	fb06 f30e 	mul.w	r3, r6, lr
 8000534:	428b      	cmp	r3, r1
 8000536:	d908      	bls.n	800054a <__udivmoddi4+0x28a>
 8000538:	eb1c 0101 	adds.w	r1, ip, r1
 800053c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000540:	d216      	bcs.n	8000570 <__udivmoddi4+0x2b0>
 8000542:	428b      	cmp	r3, r1
 8000544:	d914      	bls.n	8000570 <__udivmoddi4+0x2b0>
 8000546:	3e02      	subs	r6, #2
 8000548:	4461      	add	r1, ip
 800054a:	1ac9      	subs	r1, r1, r3
 800054c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000550:	e738      	b.n	80003c4 <__udivmoddi4+0x104>
 8000552:	462e      	mov	r6, r5
 8000554:	4628      	mov	r0, r5
 8000556:	e705      	b.n	8000364 <__udivmoddi4+0xa4>
 8000558:	4606      	mov	r6, r0
 800055a:	e6e3      	b.n	8000324 <__udivmoddi4+0x64>
 800055c:	4618      	mov	r0, r3
 800055e:	e6f8      	b.n	8000352 <__udivmoddi4+0x92>
 8000560:	454b      	cmp	r3, r9
 8000562:	d2a9      	bcs.n	80004b8 <__udivmoddi4+0x1f8>
 8000564:	ebb9 0802 	subs.w	r8, r9, r2
 8000568:	eb64 0e0c 	sbc.w	lr, r4, ip
 800056c:	3801      	subs	r0, #1
 800056e:	e7a3      	b.n	80004b8 <__udivmoddi4+0x1f8>
 8000570:	4646      	mov	r6, r8
 8000572:	e7ea      	b.n	800054a <__udivmoddi4+0x28a>
 8000574:	4620      	mov	r0, r4
 8000576:	e794      	b.n	80004a2 <__udivmoddi4+0x1e2>
 8000578:	4640      	mov	r0, r8
 800057a:	e7d1      	b.n	8000520 <__udivmoddi4+0x260>
 800057c:	46d0      	mov	r8, sl
 800057e:	e77b      	b.n	8000478 <__udivmoddi4+0x1b8>
 8000580:	3b02      	subs	r3, #2
 8000582:	4461      	add	r1, ip
 8000584:	e732      	b.n	80003ec <__udivmoddi4+0x12c>
 8000586:	4630      	mov	r0, r6
 8000588:	e709      	b.n	800039e <__udivmoddi4+0xde>
 800058a:	4464      	add	r4, ip
 800058c:	3802      	subs	r0, #2
 800058e:	e742      	b.n	8000416 <__udivmoddi4+0x156>

08000590 <__aeabi_idiv0>:
 8000590:	4770      	bx	lr
 8000592:	bf00      	nop

08000594 <MFRC_REGW>:
 * @param addr: register address
 *
 * @param data: value to write to register
 */

PCD_StatusTypeDef MFRC_REGW(uint8_t addr,uint8_t data){
 8000594:	b580      	push	{r7, lr}
 8000596:	b088      	sub	sp, #32
 8000598:	af04      	add	r7, sp, #16
 800059a:	4603      	mov	r3, r0
 800059c:	460a      	mov	r2, r1
 800059e:	71fb      	strb	r3, [r7, #7]
 80005a0:	4613      	mov	r3, r2
 80005a2:	71bb      	strb	r3, [r7, #6]
	uint8_t value=data;
 80005a4:	79bb      	ldrb	r3, [r7, #6]
 80005a6:	73fb      	strb	r3, [r7, #15]
	if(HAL_I2C_Mem_Write(&hi2c1, MFRC_ADDR<<1, addr, 1, &value, 1, 100)!=HAL_OK){
 80005a8:	79fb      	ldrb	r3, [r7, #7]
 80005aa:	b29a      	uxth	r2, r3
 80005ac:	2364      	movs	r3, #100	; 0x64
 80005ae:	9302      	str	r3, [sp, #8]
 80005b0:	2301      	movs	r3, #1
 80005b2:	9301      	str	r3, [sp, #4]
 80005b4:	f107 030f 	add.w	r3, r7, #15
 80005b8:	9300      	str	r3, [sp, #0]
 80005ba:	2301      	movs	r3, #1
 80005bc:	2150      	movs	r1, #80	; 0x50
 80005be:	4806      	ldr	r0, [pc, #24]	; (80005d8 <MFRC_REGW+0x44>)
 80005c0:	f003 f896 	bl	80036f0 <HAL_I2C_Mem_Write>
 80005c4:	4603      	mov	r3, r0
 80005c6:	2b00      	cmp	r3, #0
 80005c8:	d001      	beq.n	80005ce <MFRC_REGW+0x3a>
		return(PCD_I2C_ERR);
 80005ca:	23bb      	movs	r3, #187	; 0xbb
 80005cc:	e000      	b.n	80005d0 <MFRC_REGW+0x3c>
	}
	else{
		return(PCD_OK);
 80005ce:	23cc      	movs	r3, #204	; 0xcc
	}
	HAL_Delay(1);
}
 80005d0:	4618      	mov	r0, r3
 80005d2:	3710      	adds	r7, #16
 80005d4:	46bd      	mov	sp, r7
 80005d6:	bd80      	pop	{r7, pc}
 80005d8:	20000698 	.word	0x20000698

080005dc <MFRC_REGR>:
 * @param addr: register address
 *
 * @param data: pointer to store read value
 */

PCD_StatusTypeDef MFRC_REGR(uint8_t addr,uint8_t* data){
 80005dc:	b580      	push	{r7, lr}
 80005de:	b086      	sub	sp, #24
 80005e0:	af04      	add	r7, sp, #16
 80005e2:	4603      	mov	r3, r0
 80005e4:	6039      	str	r1, [r7, #0]
 80005e6:	71fb      	strb	r3, [r7, #7]
	if(HAL_I2C_Mem_Read(&hi2c1, MFRC_ADDR<<1, addr, 1, data, 1, 100)!=HAL_OK){
 80005e8:	79fb      	ldrb	r3, [r7, #7]
 80005ea:	b29a      	uxth	r2, r3
 80005ec:	2364      	movs	r3, #100	; 0x64
 80005ee:	9302      	str	r3, [sp, #8]
 80005f0:	2301      	movs	r3, #1
 80005f2:	9301      	str	r3, [sp, #4]
 80005f4:	683b      	ldr	r3, [r7, #0]
 80005f6:	9300      	str	r3, [sp, #0]
 80005f8:	2301      	movs	r3, #1
 80005fa:	2150      	movs	r1, #80	; 0x50
 80005fc:	4806      	ldr	r0, [pc, #24]	; (8000618 <MFRC_REGR+0x3c>)
 80005fe:	f003 f971 	bl	80038e4 <HAL_I2C_Mem_Read>
 8000602:	4603      	mov	r3, r0
 8000604:	2b00      	cmp	r3, #0
 8000606:	d001      	beq.n	800060c <MFRC_REGR+0x30>
		return(PCD_I2C_ERR);
 8000608:	23bb      	movs	r3, #187	; 0xbb
 800060a:	e000      	b.n	800060e <MFRC_REGR+0x32>
	}
	else{
		return(PCD_OK);
 800060c:	23cc      	movs	r3, #204	; 0xcc
	}
	HAL_Delay(1);
}
 800060e:	4618      	mov	r0, r3
 8000610:	3708      	adds	r7, #8
 8000612:	46bd      	mov	sp, r7
 8000614:	bd80      	pop	{r7, pc}
 8000616:	bf00      	nop
 8000618:	20000698 	.word	0x20000698

0800061c <MFRC_FIFOW>:
 * @param data: Array of data to write to FIFO
 *
 * @param size: Size of array (bytes)
 */

PCD_StatusTypeDef MFRC_FIFOW(uint8_t* data,uint8_t size){
 800061c:	b580      	push	{r7, lr}
 800061e:	b088      	sub	sp, #32
 8000620:	af04      	add	r7, sp, #16
 8000622:	6078      	str	r0, [r7, #4]
 8000624:	460b      	mov	r3, r1
 8000626:	70fb      	strb	r3, [r7, #3]
	for(int i=0;i<size;i++){
 8000628:	2300      	movs	r3, #0
 800062a:	60fb      	str	r3, [r7, #12]
 800062c:	e018      	b.n	8000660 <MFRC_FIFOW+0x44>
		if(HAL_I2C_Mem_Write(&hi2c1, MFRC_ADDR<<1, 0x09, 1, &data[i], 1, 100)!=HAL_OK){
 800062e:	68fb      	ldr	r3, [r7, #12]
 8000630:	687a      	ldr	r2, [r7, #4]
 8000632:	4413      	add	r3, r2
 8000634:	2264      	movs	r2, #100	; 0x64
 8000636:	9202      	str	r2, [sp, #8]
 8000638:	2201      	movs	r2, #1
 800063a:	9201      	str	r2, [sp, #4]
 800063c:	9300      	str	r3, [sp, #0]
 800063e:	2301      	movs	r3, #1
 8000640:	2209      	movs	r2, #9
 8000642:	2150      	movs	r1, #80	; 0x50
 8000644:	480b      	ldr	r0, [pc, #44]	; (8000674 <MFRC_FIFOW+0x58>)
 8000646:	f003 f853 	bl	80036f0 <HAL_I2C_Mem_Write>
 800064a:	4603      	mov	r3, r0
 800064c:	2b00      	cmp	r3, #0
 800064e:	d001      	beq.n	8000654 <MFRC_FIFOW+0x38>
			return(PCD_I2C_ERR);
 8000650:	23bb      	movs	r3, #187	; 0xbb
 8000652:	e00a      	b.n	800066a <MFRC_FIFOW+0x4e>

		}
		HAL_Delay(1);
 8000654:	2001      	movs	r0, #1
 8000656:	f002 fc4b 	bl	8002ef0 <HAL_Delay>
	for(int i=0;i<size;i++){
 800065a:	68fb      	ldr	r3, [r7, #12]
 800065c:	3301      	adds	r3, #1
 800065e:	60fb      	str	r3, [r7, #12]
 8000660:	78fb      	ldrb	r3, [r7, #3]
 8000662:	68fa      	ldr	r2, [r7, #12]
 8000664:	429a      	cmp	r2, r3
 8000666:	dbe2      	blt.n	800062e <MFRC_FIFOW+0x12>

	}
	return(PCD_OK);
 8000668:	23cc      	movs	r3, #204	; 0xcc
}
 800066a:	4618      	mov	r0, r3
 800066c:	3710      	adds	r7, #16
 800066e:	46bd      	mov	sp, r7
 8000670:	bd80      	pop	{r7, pc}
 8000672:	bf00      	nop
 8000674:	20000698 	.word	0x20000698

08000678 <MFRC_FIFOR>:
 * @param data: Array to store read values (Ensure array is large enough)
 *
 * @param size: Number of bytes to read from FIFO
 */

PCD_StatusTypeDef MFRC_FIFOR(uint8_t* data,uint8_t size){
 8000678:	b580      	push	{r7, lr}
 800067a:	b088      	sub	sp, #32
 800067c:	af04      	add	r7, sp, #16
 800067e:	6078      	str	r0, [r7, #4]
 8000680:	460b      	mov	r3, r1
 8000682:	70fb      	strb	r3, [r7, #3]
	for(int i=0;i<size;i++){
 8000684:	2300      	movs	r3, #0
 8000686:	60fb      	str	r3, [r7, #12]
 8000688:	e018      	b.n	80006bc <MFRC_FIFOR+0x44>
		if(HAL_I2C_Mem_Read(&hi2c1, MFRC_ADDR<<1, 0x09, 1, &data[i], 1, 100)!=HAL_OK){
 800068a:	68fb      	ldr	r3, [r7, #12]
 800068c:	687a      	ldr	r2, [r7, #4]
 800068e:	4413      	add	r3, r2
 8000690:	2264      	movs	r2, #100	; 0x64
 8000692:	9202      	str	r2, [sp, #8]
 8000694:	2201      	movs	r2, #1
 8000696:	9201      	str	r2, [sp, #4]
 8000698:	9300      	str	r3, [sp, #0]
 800069a:	2301      	movs	r3, #1
 800069c:	2209      	movs	r2, #9
 800069e:	2150      	movs	r1, #80	; 0x50
 80006a0:	480b      	ldr	r0, [pc, #44]	; (80006d0 <MFRC_FIFOR+0x58>)
 80006a2:	f003 f91f 	bl	80038e4 <HAL_I2C_Mem_Read>
 80006a6:	4603      	mov	r3, r0
 80006a8:	2b00      	cmp	r3, #0
 80006aa:	d001      	beq.n	80006b0 <MFRC_FIFOR+0x38>
			return(PCD_I2C_ERR);
 80006ac:	23bb      	movs	r3, #187	; 0xbb
 80006ae:	e00a      	b.n	80006c6 <MFRC_FIFOR+0x4e>
		}
		HAL_Delay(1);
 80006b0:	2001      	movs	r0, #1
 80006b2:	f002 fc1d 	bl	8002ef0 <HAL_Delay>
	for(int i=0;i<size;i++){
 80006b6:	68fb      	ldr	r3, [r7, #12]
 80006b8:	3301      	adds	r3, #1
 80006ba:	60fb      	str	r3, [r7, #12]
 80006bc:	78fb      	ldrb	r3, [r7, #3]
 80006be:	68fa      	ldr	r2, [r7, #12]
 80006c0:	429a      	cmp	r2, r3
 80006c2:	dbe2      	blt.n	800068a <MFRC_FIFOR+0x12>

	}
	return(PCD_OK);
 80006c4:	23cc      	movs	r3, #204	; 0xcc
}
 80006c6:	4618      	mov	r0, r3
 80006c8:	3710      	adds	r7, #16
 80006ca:	46bd      	mov	sp, r7
 80006cc:	bd80      	pop	{r7, pc}
 80006ce:	bf00      	nop
 80006d0:	20000698 	.word	0x20000698

080006d4 <MFRC_ANTON>:
	uint8_t value;
	MFRC_REGR(0x37,&value); //Expect 0x91 or 0x92
	CDC_Transmit_FS(&value,1);
}

void MFRC_ANTON(void){
 80006d4:	b580      	push	{r7, lr}
 80006d6:	b082      	sub	sp, #8
 80006d8:	af00      	add	r7, sp, #0
	uint8_t value;
	MFRC_REGR(TX_CONT, &value);
 80006da:	1dfb      	adds	r3, r7, #7
 80006dc:	4619      	mov	r1, r3
 80006de:	2014      	movs	r0, #20
 80006e0:	f7ff ff7c 	bl	80005dc <MFRC_REGR>
	if ((value & 0x03) != 0x03) {
 80006e4:	79fb      	ldrb	r3, [r7, #7]
 80006e6:	f003 0303 	and.w	r3, r3, #3
 80006ea:	2b03      	cmp	r3, #3
 80006ec:	d007      	beq.n	80006fe <MFRC_ANTON+0x2a>
		MFRC_REGW(TX_CONT, value | 0x03);
 80006ee:	79fb      	ldrb	r3, [r7, #7]
 80006f0:	f043 0303 	orr.w	r3, r3, #3
 80006f4:	b2db      	uxtb	r3, r3
 80006f6:	4619      	mov	r1, r3
 80006f8:	2014      	movs	r0, #20
 80006fa:	f7ff ff4b 	bl	8000594 <MFRC_REGW>
	}
}
 80006fe:	bf00      	nop
 8000700:	3708      	adds	r7, #8
 8000702:	46bd      	mov	sp, r7
 8000704:	bd80      	pop	{r7, pc}

08000706 <ClearBitMask>:
	uint8_t value;
	MFRC_REGR(RFCfgReg,&value);
	MFRC_REGW(RFCfgReg,value|0x70); //Set receiver gain to 48dB
}

void ClearBitMask(uint8_t addr,uint8_t mask){
 8000706:	b580      	push	{r7, lr}
 8000708:	b084      	sub	sp, #16
 800070a:	af00      	add	r7, sp, #0
 800070c:	4603      	mov	r3, r0
 800070e:	460a      	mov	r2, r1
 8000710:	71fb      	strb	r3, [r7, #7]
 8000712:	4613      	mov	r3, r2
 8000714:	71bb      	strb	r3, [r7, #6]
	uint8_t tmp;
	MFRC_REGR(addr,&tmp);
 8000716:	f107 020f 	add.w	r2, r7, #15
 800071a:	79fb      	ldrb	r3, [r7, #7]
 800071c:	4611      	mov	r1, r2
 800071e:	4618      	mov	r0, r3
 8000720:	f7ff ff5c 	bl	80005dc <MFRC_REGR>
	MFRC_REGW(addr,tmp&(~mask));
 8000724:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8000728:	43db      	mvns	r3, r3
 800072a:	b25a      	sxtb	r2, r3
 800072c:	7bfb      	ldrb	r3, [r7, #15]
 800072e:	b25b      	sxtb	r3, r3
 8000730:	4013      	ands	r3, r2
 8000732:	b25b      	sxtb	r3, r3
 8000734:	b2da      	uxtb	r2, r3
 8000736:	79fb      	ldrb	r3, [r7, #7]
 8000738:	4611      	mov	r1, r2
 800073a:	4618      	mov	r0, r3
 800073c:	f7ff ff2a 	bl	8000594 <MFRC_REGW>
}
 8000740:	bf00      	nop
 8000742:	3710      	adds	r7, #16
 8000744:	46bd      	mov	sp, r7
 8000746:	bd80      	pop	{r7, pc}

08000748 <MFRC_ANTOFF>:

void MFRC_ANTOFF(void){
 8000748:	b580      	push	{r7, lr}
 800074a:	af00      	add	r7, sp, #0
	ClearBitMask(TX_CONT,0x03);
 800074c:	2103      	movs	r1, #3
 800074e:	2014      	movs	r0, #20
 8000750:	f7ff ffd9 	bl	8000706 <ClearBitMask>
}
 8000754:	bf00      	nop
 8000756:	bd80      	pop	{r7, pc}

08000758 <CALC_CRC>:
 *
 * @param result: Array to store the two bytes of CRC
 *
 * */

PCD_StatusTypeDef CALC_CRC(uint8_t* data,uint8_t size,uint8_t* result){
 8000758:	b580      	push	{r7, lr}
 800075a:	b086      	sub	sp, #24
 800075c:	af00      	add	r7, sp, #0
 800075e:	60f8      	str	r0, [r7, #12]
 8000760:	460b      	mov	r3, r1
 8000762:	607a      	str	r2, [r7, #4]
 8000764:	72fb      	strb	r3, [r7, #11]
	uint8_t CRCIRQ;
	MFRC_REGW(CMD_REG,IDLE); //clear command register
 8000766:	2100      	movs	r1, #0
 8000768:	2001      	movs	r0, #1
 800076a:	f7ff ff13 	bl	8000594 <MFRC_REGW>
	MFRC_REGW(DIVIRQ,0x04); //Clear interrupt bits so we can detect when CRCIRQ is set
 800076e:	2104      	movs	r1, #4
 8000770:	2005      	movs	r0, #5
 8000772:	f7ff ff0f 	bl	8000594 <MFRC_REGW>
	MFRC_REGW(FIFO_LEV,0x80);
 8000776:	2180      	movs	r1, #128	; 0x80
 8000778:	200a      	movs	r0, #10
 800077a:	f7ff ff0b 	bl	8000594 <MFRC_REGW>
	MFRC_FIFOW(data, size); //Write data to FIFO ready for CRC calculation
 800077e:	7afb      	ldrb	r3, [r7, #11]
 8000780:	4619      	mov	r1, r3
 8000782:	68f8      	ldr	r0, [r7, #12]
 8000784:	f7ff ff4a 	bl	800061c <MFRC_FIFOW>
	MFRC_REGW(CMD_REG,CALCCRC); //Execute CRC calculation command
 8000788:	2103      	movs	r1, #3
 800078a:	2001      	movs	r0, #1
 800078c:	f7ff ff02 	bl	8000594 <MFRC_REGW>
	HAL_Delay(100);
 8000790:	2064      	movs	r0, #100	; 0x64
 8000792:	f002 fbad 	bl	8002ef0 <HAL_Delay>
	MFRC_REGR(DIVIRQ,&CRCIRQ);
 8000796:	f107 0317 	add.w	r3, r7, #23
 800079a:	4619      	mov	r1, r3
 800079c:	2005      	movs	r0, #5
 800079e:	f7ff ff1d 	bl	80005dc <MFRC_REGR>
	if((CRCIRQ&0x04)!=0x04){
 80007a2:	7dfb      	ldrb	r3, [r7, #23]
 80007a4:	f003 0304 	and.w	r3, r3, #4
 80007a8:	2b00      	cmp	r3, #0
 80007aa:	d101      	bne.n	80007b0 <CALC_CRC+0x58>
		return(CRC_ERR); //CRC calculation took too long
 80007ac:	23ee      	movs	r3, #238	; 0xee
 80007ae:	e00e      	b.n	80007ce <CALC_CRC+0x76>
	}
	MFRC_REGW(CMD_REG,IDLE);
 80007b0:	2100      	movs	r1, #0
 80007b2:	2001      	movs	r0, #1
 80007b4:	f7ff feee 	bl	8000594 <MFRC_REGW>
	MFRC_REGR(CRCL, &result[0]);
 80007b8:	6879      	ldr	r1, [r7, #4]
 80007ba:	2022      	movs	r0, #34	; 0x22
 80007bc:	f7ff ff0e 	bl	80005dc <MFRC_REGR>
	MFRC_REGR(CRCH, &result[1]); //Store the 16-bit CRC in result
 80007c0:	687b      	ldr	r3, [r7, #4]
 80007c2:	3301      	adds	r3, #1
 80007c4:	4619      	mov	r1, r3
 80007c6:	2021      	movs	r0, #33	; 0x21
 80007c8:	f7ff ff08 	bl	80005dc <MFRC_REGR>
	return(PCD_OK);
 80007cc:	23cc      	movs	r3, #204	; 0xcc

}
 80007ce:	4618      	mov	r0, r3
 80007d0:	3718      	adds	r7, #24
 80007d2:	46bd      	mov	sp, r7
 80007d4:	bd80      	pop	{r7, pc}
	...

080007d8 <MFRC_INIT>:
/* Initialise MFRC to begin transceiving
 *
 * Code is written to interface with MIFARE Ultralight PICC. Different PICCs will need different baud rate.
 */

PCD_StatusTypeDef MFRC_INIT(void){
 80007d8:	b580      	push	{r7, lr}
 80007da:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB, NRST, 1); //Make sure MFRC is not reset
 80007dc:	2201      	movs	r2, #1
 80007de:	2120      	movs	r1, #32
 80007e0:	4815      	ldr	r0, [pc, #84]	; (8000838 <MFRC_INIT+0x60>)
 80007e2:	f002 fe27 	bl	8003434 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, NRST, 0);
 80007e6:	2200      	movs	r2, #0
 80007e8:	2120      	movs	r1, #32
 80007ea:	4813      	ldr	r0, [pc, #76]	; (8000838 <MFRC_INIT+0x60>)
 80007ec:	f002 fe22 	bl	8003434 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 80007f0:	2001      	movs	r0, #1
 80007f2:	f002 fb7d 	bl	8002ef0 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOB, NRST, 1);
 80007f6:	2201      	movs	r2, #1
 80007f8:	2120      	movs	r1, #32
 80007fa:	480f      	ldr	r0, [pc, #60]	; (8000838 <MFRC_INIT+0x60>)
 80007fc:	f002 fe1a 	bl	8003434 <HAL_GPIO_WritePin>
	HAL_Delay(50);
 8000800:	2032      	movs	r0, #50	; 0x32
 8000802:	f002 fb75 	bl	8002ef0 <HAL_Delay>
	MFRC_REGW(TX_REG,0x00);
 8000806:	2100      	movs	r1, #0
 8000808:	2012      	movs	r0, #18
 800080a:	f7ff fec3 	bl	8000594 <MFRC_REGW>
	MFRC_REGW(RX_REG,0x00);
 800080e:	2100      	movs	r1, #0
 8000810:	2013      	movs	r0, #19
 8000812:	f7ff febf 	bl	8000594 <MFRC_REGW>
	MFRC_REGW(MODWIDTH,0x26);
 8000816:	2126      	movs	r1, #38	; 0x26
 8000818:	2024      	movs	r0, #36	; 0x24
 800081a:	f7ff febb 	bl	8000594 <MFRC_REGW>
	MFRC_REGW(TXASK,0x40); //Force 100% ASK modulation regardless of ModGsPrereg
 800081e:	2140      	movs	r1, #64	; 0x40
 8000820:	2015      	movs	r0, #21
 8000822:	f7ff feb7 	bl	8000594 <MFRC_REGW>
	MFRC_REGW(MODE_REG,0x3D);
 8000826:	213d      	movs	r1, #61	; 0x3d
 8000828:	2011      	movs	r0, #17
 800082a:	f7ff feb3 	bl	8000594 <MFRC_REGW>
	MFRC_ANTON();
 800082e:	f7ff ff51 	bl	80006d4 <MFRC_ANTON>
	return(PCD_OK);
 8000832:	23cc      	movs	r3, #204	; 0xcc



}
 8000834:	4618      	mov	r0, r3
 8000836:	bd80      	pop	{r7, pc}
 8000838:	40020400 	.word	0x40020400

0800083c <MFRC_TRANSCEIVE>:
 * !!Check PICC datasheet to see what data is needed in sendData i.e. Read/Write command, response bytes etc!!
 * !!When writing ensure correct address, most MIFARE PICCs contain OTP (one-time-programmable) sections as well as
 * lock bytes to remove write permissions from certain pages. These operations are NOT reversable!!
 */

PCD_StatusTypeDef MFRC_TRANSCEIVE(uint8_t* sendData,uint8_t sendsize,uint8_t* recdata,uint8_t recsize,uint8_t validbits){
 800083c:	b580      	push	{r7, lr}
 800083e:	b086      	sub	sp, #24
 8000840:	af00      	add	r7, sp, #0
 8000842:	60f8      	str	r0, [r7, #12]
 8000844:	607a      	str	r2, [r7, #4]
 8000846:	461a      	mov	r2, r3
 8000848:	460b      	mov	r3, r1
 800084a:	72fb      	strb	r3, [r7, #11]
 800084c:	4613      	mov	r3, r2
 800084e:	72bb      	strb	r3, [r7, #10]
	uint8_t IRQval=0;
 8000850:	2300      	movs	r3, #0
 8000852:	75fb      	strb	r3, [r7, #23]
	uint8_t BIT_val=0;
 8000854:	2300      	movs	r3, #0
 8000856:	75bb      	strb	r3, [r7, #22]

	MFRC_REGW(CMD_REG,IDLE); //Clear command register
 8000858:	2100      	movs	r1, #0
 800085a:	2001      	movs	r0, #1
 800085c:	f7ff fe9a 	bl	8000594 <MFRC_REGW>
	MFRC_REGW(IRQ_REG,0x7F);
 8000860:	217f      	movs	r1, #127	; 0x7f
 8000862:	2004      	movs	r0, #4
 8000864:	f7ff fe96 	bl	8000594 <MFRC_REGW>
	MFRC_REGW(FIFO_LEV,0x80); //Clear FIFO buffer
 8000868:	2180      	movs	r1, #128	; 0x80
 800086a:	200a      	movs	r0, #10
 800086c:	f7ff fe92 	bl	8000594 <MFRC_REGW>
	MFRC_FIFOW(sendData,sendsize); //Write data to FIFO ready for transmission
 8000870:	7afb      	ldrb	r3, [r7, #11]
 8000872:	4619      	mov	r1, r3
 8000874:	68f8      	ldr	r0, [r7, #12]
 8000876:	f7ff fed1 	bl	800061c <MFRC_FIFOW>
	MFRC_REGW(BITFRAME,validbits);
 800087a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800087e:	4619      	mov	r1, r3
 8000880:	200d      	movs	r0, #13
 8000882:	f7ff fe87 	bl	8000594 <MFRC_REGW>
	MFRC_REGW(CMD_REG,TRANSCEIVE); //Send FIFO data and receive PICC response
 8000886:	210c      	movs	r1, #12
 8000888:	2001      	movs	r0, #1
 800088a:	f7ff fe83 	bl	8000594 <MFRC_REGW>
	MFRC_REGR(BITFRAME,&BIT_val);
 800088e:	f107 0316 	add.w	r3, r7, #22
 8000892:	4619      	mov	r1, r3
 8000894:	200d      	movs	r0, #13
 8000896:	f7ff fea1 	bl	80005dc <MFRC_REGR>
	MFRC_REGW(BITFRAME,(BIT_val|0x80)); //Start send bit
 800089a:	7dbb      	ldrb	r3, [r7, #22]
 800089c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80008a0:	b2db      	uxtb	r3, r3
 80008a2:	4619      	mov	r1, r3
 80008a4:	200d      	movs	r0, #13
 80008a6:	f7ff fe75 	bl	8000594 <MFRC_REGW>
	while(IRQval&0x30!=0x30){ //Hang here until RXIRQ and IDLEIRQ bits are set
 80008aa:	bf00      	nop
		MFRC_REGR(IRQ_REG,&IRQval);
	}
	HAL_Delay(1);
 80008ac:	2001      	movs	r0, #1
 80008ae:	f002 fb1f 	bl	8002ef0 <HAL_Delay>
	MFRC_FIFOR(recdata,recsize); //Read and store received data
 80008b2:	7abb      	ldrb	r3, [r7, #10]
 80008b4:	4619      	mov	r1, r3
 80008b6:	6878      	ldr	r0, [r7, #4]
 80008b8:	f7ff fede 	bl	8000678 <MFRC_FIFOR>


	return(PCD_OK);
 80008bc:	23cc      	movs	r3, #204	; 0xcc
}
 80008be:	4618      	mov	r0, r3
 80008c0:	3718      	adds	r7, #24
 80008c2:	46bd      	mov	sp, r7
 80008c4:	bd80      	pop	{r7, pc}

080008c6 <MFRC_REQA>:
 *
 * @param response: Array to store response from PICC
 *
 * */

PCD_StatusTypeDef MFRC_REQA(uint8_t* response){
 80008c6:	b580      	push	{r7, lr}
 80008c8:	b086      	sub	sp, #24
 80008ca:	af02      	add	r7, sp, #8
 80008cc:	6078      	str	r0, [r7, #4]
	uint8_t REQ=0x26;
 80008ce:	2326      	movs	r3, #38	; 0x26
 80008d0:	73fb      	strb	r3, [r7, #15]
	ClearBitMask(COLLREG, 0x80);
 80008d2:	2180      	movs	r1, #128	; 0x80
 80008d4:	200e      	movs	r0, #14
 80008d6:	f7ff ff16 	bl	8000706 <ClearBitMask>
	if(MFRC_TRANSCEIVE(&REQ,1, response, 2, 7)!=PCD_OK){//REQA is a 7-bit command
 80008da:	f107 000f 	add.w	r0, r7, #15
 80008de:	2307      	movs	r3, #7
 80008e0:	9300      	str	r3, [sp, #0]
 80008e2:	2302      	movs	r3, #2
 80008e4:	687a      	ldr	r2, [r7, #4]
 80008e6:	2101      	movs	r1, #1
 80008e8:	f7ff ffa8 	bl	800083c <MFRC_TRANSCEIVE>
 80008ec:	4603      	mov	r3, r0
 80008ee:	2bcc      	cmp	r3, #204	; 0xcc
 80008f0:	d001      	beq.n	80008f6 <MFRC_REQA+0x30>
		return(PCD_COMM_ERR);
 80008f2:	23aa      	movs	r3, #170	; 0xaa
 80008f4:	e000      	b.n	80008f8 <MFRC_REQA+0x32>
	}

	else{
		return(PCD_OK);
 80008f6:	23cc      	movs	r3, #204	; 0xcc
	}
}
 80008f8:	4618      	mov	r0, r3
 80008fa:	3710      	adds	r7, #16
 80008fc:	46bd      	mov	sp, r7
 80008fe:	bd80      	pop	{r7, pc}

08000900 <MFRC_ANTICOL1>:
 * Function to transceive anticollision cascade level 1 command (Second step after REQA to select PICC)
 *
 * @param response: Array to store PICC response to anticollision command
 * */

PCD_StatusTypeDef MFRC_ANTICOL1(uint8_t* reponse){
 8000900:	b580      	push	{r7, lr}
 8000902:	b086      	sub	sp, #24
 8000904:	af02      	add	r7, sp, #8
 8000906:	6078      	str	r0, [r7, #4]
	uint8_t transaction[]={0x93,0x20};
 8000908:	f242 0393 	movw	r3, #8339	; 0x2093
 800090c:	81bb      	strh	r3, [r7, #12]
	ClearBitMask(COLLREG, 0x80);
 800090e:	2180      	movs	r1, #128	; 0x80
 8000910:	200e      	movs	r0, #14
 8000912:	f7ff fef8 	bl	8000706 <ClearBitMask>
	if(MFRC_TRANSCEIVE(transaction, 2, reponse, 5, 0)!=PCD_OK){
 8000916:	f107 000c 	add.w	r0, r7, #12
 800091a:	2300      	movs	r3, #0
 800091c:	9300      	str	r3, [sp, #0]
 800091e:	2305      	movs	r3, #5
 8000920:	687a      	ldr	r2, [r7, #4]
 8000922:	2102      	movs	r1, #2
 8000924:	f7ff ff8a 	bl	800083c <MFRC_TRANSCEIVE>
 8000928:	4603      	mov	r3, r0
 800092a:	2bcc      	cmp	r3, #204	; 0xcc
 800092c:	d001      	beq.n	8000932 <MFRC_ANTICOL1+0x32>
		return(PCD_COMM_ERR);
 800092e:	23aa      	movs	r3, #170	; 0xaa
 8000930:	e000      	b.n	8000934 <MFRC_ANTICOL1+0x34>
	}
	else{
		return(PCD_OK);
 8000932:	23cc      	movs	r3, #204	; 0xcc
	}
}
 8000934:	4618      	mov	r0, r3
 8000936:	3710      	adds	r7, #16
 8000938:	46bd      	mov	sp, r7
 800093a:	bd80      	pop	{r7, pc}

0800093c <MFRC_SEL1>:
 *
 * @param response: Array to store PICC response to command (Expect SAK of 0x04 and two bytes CRC)
 *
 * */

PCD_StatusTypeDef MFRC_SEL1(uint8_t* anticol,uint8_t* response){
 800093c:	b580      	push	{r7, lr}
 800093e:	b088      	sub	sp, #32
 8000940:	af02      	add	r7, sp, #8
 8000942:	6078      	str	r0, [r7, #4]
 8000944:	6039      	str	r1, [r7, #0]
	uint8_t transaction[9]={0x93,0x70};
 8000946:	f247 0393 	movw	r3, #28819	; 0x7093
 800094a:	60fb      	str	r3, [r7, #12]
 800094c:	f107 0310 	add.w	r3, r7, #16
 8000950:	2200      	movs	r2, #0
 8000952:	601a      	str	r2, [r3, #0]
 8000954:	711a      	strb	r2, [r3, #4]
	uint8_t CRC_val[2];

	memcpy(transaction+2,anticol,5);
 8000956:	f107 030c 	add.w	r3, r7, #12
 800095a:	3302      	adds	r3, #2
 800095c:	2205      	movs	r2, #5
 800095e:	6879      	ldr	r1, [r7, #4]
 8000960:	4618      	mov	r0, r3
 8000962:	f00e f987 	bl	800ec74 <memcpy>
	CALC_CRC(transaction, 7, CRC_val);
 8000966:	f107 0208 	add.w	r2, r7, #8
 800096a:	f107 030c 	add.w	r3, r7, #12
 800096e:	2107      	movs	r1, #7
 8000970:	4618      	mov	r0, r3
 8000972:	f7ff fef1 	bl	8000758 <CALC_CRC>

	memcpy(transaction+7,CRC_val,2);
 8000976:	f107 030c 	add.w	r3, r7, #12
 800097a:	3307      	adds	r3, #7
 800097c:	893a      	ldrh	r2, [r7, #8]
 800097e:	801a      	strh	r2, [r3, #0]

	if(MFRC_TRANSCEIVE(transaction, 9, response, 3, 0)!=PCD_OK){
 8000980:	f107 000c 	add.w	r0, r7, #12
 8000984:	2300      	movs	r3, #0
 8000986:	9300      	str	r3, [sp, #0]
 8000988:	2303      	movs	r3, #3
 800098a:	683a      	ldr	r2, [r7, #0]
 800098c:	2109      	movs	r1, #9
 800098e:	f7ff ff55 	bl	800083c <MFRC_TRANSCEIVE>
 8000992:	4603      	mov	r3, r0
 8000994:	2bcc      	cmp	r3, #204	; 0xcc
 8000996:	d001      	beq.n	800099c <MFRC_SEL1+0x60>
		return(PCD_COMM_ERR);
 8000998:	23aa      	movs	r3, #170	; 0xaa
 800099a:	e000      	b.n	800099e <MFRC_SEL1+0x62>
	}

	else{
		return(PCD_OK);
 800099c:	23cc      	movs	r3, #204	; 0xcc
	}

}
 800099e:	4618      	mov	r0, r3
 80009a0:	3718      	adds	r7, #24
 80009a2:	46bd      	mov	sp, r7
 80009a4:	bd80      	pop	{r7, pc}

080009a6 <MFRC_ANTICOL2>:
 * Function to transceive anticollision cascade level 2 command (Cascade level 1 commands must be performed first)
 *
 * @param response: Array to store PICC response to anticollision command
 * */

PCD_StatusTypeDef MFRC_ANTICOL2(uint8_t* reponse){
 80009a6:	b580      	push	{r7, lr}
 80009a8:	b086      	sub	sp, #24
 80009aa:	af02      	add	r7, sp, #8
 80009ac:	6078      	str	r0, [r7, #4]
	uint8_t transaction[]={0x95,0x20};
 80009ae:	f242 0395 	movw	r3, #8341	; 0x2095
 80009b2:	81bb      	strh	r3, [r7, #12]
	ClearBitMask(COLLREG, 0x80);
 80009b4:	2180      	movs	r1, #128	; 0x80
 80009b6:	200e      	movs	r0, #14
 80009b8:	f7ff fea5 	bl	8000706 <ClearBitMask>
	if(MFRC_TRANSCEIVE(transaction, 2, reponse, 5, 0)!=PCD_OK){
 80009bc:	f107 000c 	add.w	r0, r7, #12
 80009c0:	2300      	movs	r3, #0
 80009c2:	9300      	str	r3, [sp, #0]
 80009c4:	2305      	movs	r3, #5
 80009c6:	687a      	ldr	r2, [r7, #4]
 80009c8:	2102      	movs	r1, #2
 80009ca:	f7ff ff37 	bl	800083c <MFRC_TRANSCEIVE>
 80009ce:	4603      	mov	r3, r0
 80009d0:	2bcc      	cmp	r3, #204	; 0xcc
 80009d2:	d001      	beq.n	80009d8 <MFRC_ANTICOL2+0x32>
		return(PCD_COMM_ERR);
 80009d4:	23aa      	movs	r3, #170	; 0xaa
 80009d6:	e000      	b.n	80009da <MFRC_ANTICOL2+0x34>
	}
	else{
		return(PCD_OK);
 80009d8:	23cc      	movs	r3, #204	; 0xcc
	}
}
 80009da:	4618      	mov	r0, r3
 80009dc:	3710      	adds	r7, #16
 80009de:	46bd      	mov	sp, r7
 80009e0:	bd80      	pop	{r7, pc}

080009e2 <MFRC_SEL2>:
 *
 * @param response: Array to store PICC response to command (Expect SAK of 0x00 and two bytes CRC)
 *
 * */

PCD_StatusTypeDef MFRC_SEL2(uint8_t* anticol,uint8_t* response){
 80009e2:	b580      	push	{r7, lr}
 80009e4:	b088      	sub	sp, #32
 80009e6:	af02      	add	r7, sp, #8
 80009e8:	6078      	str	r0, [r7, #4]
 80009ea:	6039      	str	r1, [r7, #0]
	uint8_t transaction[9]={0x95,0x70};
 80009ec:	f247 0395 	movw	r3, #28821	; 0x7095
 80009f0:	60fb      	str	r3, [r7, #12]
 80009f2:	f107 0310 	add.w	r3, r7, #16
 80009f6:	2200      	movs	r2, #0
 80009f8:	601a      	str	r2, [r3, #0]
 80009fa:	711a      	strb	r2, [r3, #4]
	uint8_t CRC_val[2];

	memcpy(transaction+2,anticol,5);
 80009fc:	f107 030c 	add.w	r3, r7, #12
 8000a00:	3302      	adds	r3, #2
 8000a02:	2205      	movs	r2, #5
 8000a04:	6879      	ldr	r1, [r7, #4]
 8000a06:	4618      	mov	r0, r3
 8000a08:	f00e f934 	bl	800ec74 <memcpy>
	CALC_CRC(transaction, 7, CRC_val);
 8000a0c:	f107 0208 	add.w	r2, r7, #8
 8000a10:	f107 030c 	add.w	r3, r7, #12
 8000a14:	2107      	movs	r1, #7
 8000a16:	4618      	mov	r0, r3
 8000a18:	f7ff fe9e 	bl	8000758 <CALC_CRC>

	memcpy(transaction+7,CRC_val,2);
 8000a1c:	f107 030c 	add.w	r3, r7, #12
 8000a20:	3307      	adds	r3, #7
 8000a22:	893a      	ldrh	r2, [r7, #8]
 8000a24:	801a      	strh	r2, [r3, #0]

	if(MFRC_TRANSCEIVE(transaction, 9, response, 3, 0)!=PCD_OK){
 8000a26:	f107 000c 	add.w	r0, r7, #12
 8000a2a:	2300      	movs	r3, #0
 8000a2c:	9300      	str	r3, [sp, #0]
 8000a2e:	2303      	movs	r3, #3
 8000a30:	683a      	ldr	r2, [r7, #0]
 8000a32:	2109      	movs	r1, #9
 8000a34:	f7ff ff02 	bl	800083c <MFRC_TRANSCEIVE>
 8000a38:	4603      	mov	r3, r0
 8000a3a:	2bcc      	cmp	r3, #204	; 0xcc
 8000a3c:	d001      	beq.n	8000a42 <MFRC_SEL2+0x60>
		return(PCD_COMM_ERR);
 8000a3e:	23aa      	movs	r3, #170	; 0xaa
 8000a40:	e000      	b.n	8000a44 <MFRC_SEL2+0x62>
	}

	else{
		return(PCD_OK);
 8000a42:	23cc      	movs	r3, #204	; 0xcc
	}

}
 8000a44:	4618      	mov	r0, r3
 8000a46:	3718      	adds	r7, #24
 8000a48:	46bd      	mov	sp, r7
 8000a4a:	bd80      	pop	{r7, pc}

08000a4c <PICC_Select>:

/*
 * Function to select the MIFARE ULTRALIGHT PICC (Don't forget to call REQA on first power up or use PICC_CHECK below)
 * */

PCD_StatusTypeDef PICC_Select(void){
 8000a4c:	b580      	push	{r7, lr}
 8000a4e:	b086      	sub	sp, #24
 8000a50:	af00      	add	r7, sp, #0
	  uint8_t ANTICOL1[5];
	  uint8_t SELECT1[3];
	  uint8_t ANTICOL2[5];
	  uint8_t SELECT2[3];

	  if (PICC_CHECK() != PCD_OK) {
 8000a52:	f000 f832 	bl	8000aba <PICC_CHECK>
 8000a56:	4603      	mov	r3, r0
 8000a58:	2bcc      	cmp	r3, #204	; 0xcc
 8000a5a:	d001      	beq.n	8000a60 <PICC_Select+0x14>
		  return PCD_COMM_ERR;
 8000a5c:	23aa      	movs	r3, #170	; 0xaa
 8000a5e:	e028      	b.n	8000ab2 <PICC_Select+0x66>
	  }
	  MFRC_ANTICOL1(ANTICOL1);
 8000a60:	f107 0310 	add.w	r3, r7, #16
 8000a64:	4618      	mov	r0, r3
 8000a66:	f7ff ff4b 	bl	8000900 <MFRC_ANTICOL1>
	  if(ANTICOL1[0]!=0x88){
 8000a6a:	7c3b      	ldrb	r3, [r7, #16]
 8000a6c:	2b88      	cmp	r3, #136	; 0x88
 8000a6e:	d001      	beq.n	8000a74 <PICC_Select+0x28>
		  return(PCD_COMM_ERR);
 8000a70:	23aa      	movs	r3, #170	; 0xaa
 8000a72:	e01e      	b.n	8000ab2 <PICC_Select+0x66>
	  }
	  HAL_Delay(10);
 8000a74:	200a      	movs	r0, #10
 8000a76:	f002 fa3b 	bl	8002ef0 <HAL_Delay>
	  MFRC_SEL1(ANTICOL1, SELECT1);
 8000a7a:	f107 020c 	add.w	r2, r7, #12
 8000a7e:	f107 0310 	add.w	r3, r7, #16
 8000a82:	4611      	mov	r1, r2
 8000a84:	4618      	mov	r0, r3
 8000a86:	f7ff ff59 	bl	800093c <MFRC_SEL1>
	  HAL_Delay(10);
 8000a8a:	200a      	movs	r0, #10
 8000a8c:	f002 fa30 	bl	8002ef0 <HAL_Delay>
	  MFRC_ANTICOL2(ANTICOL2);
 8000a90:	1d3b      	adds	r3, r7, #4
 8000a92:	4618      	mov	r0, r3
 8000a94:	f7ff ff87 	bl	80009a6 <MFRC_ANTICOL2>
	  HAL_Delay(10);
 8000a98:	200a      	movs	r0, #10
 8000a9a:	f002 fa29 	bl	8002ef0 <HAL_Delay>
	  MFRC_SEL2(ANTICOL2, SELECT2);
 8000a9e:	463a      	mov	r2, r7
 8000aa0:	1d3b      	adds	r3, r7, #4
 8000aa2:	4611      	mov	r1, r2
 8000aa4:	4618      	mov	r0, r3
 8000aa6:	f7ff ff9c 	bl	80009e2 <MFRC_SEL2>
	  HAL_Delay(10);
 8000aaa:	200a      	movs	r0, #10
 8000aac:	f002 fa20 	bl	8002ef0 <HAL_Delay>
	  return(PCD_OK);
 8000ab0:	23cc      	movs	r3, #204	; 0xcc
}
 8000ab2:	4618      	mov	r0, r3
 8000ab4:	3718      	adds	r7, #24
 8000ab6:	46bd      	mov	sp, r7
 8000ab8:	bd80      	pop	{r7, pc}

08000aba <PICC_CHECK>:

/*
 * Function to check for PICC in field
 * */

PCD_StatusTypeDef PICC_CHECK(void){
 8000aba:	b580      	push	{r7, lr}
 8000abc:	b082      	sub	sp, #8
 8000abe:	af00      	add	r7, sp, #0
	uint8_t ATQA[2];
	if(MFRC_REQA(ATQA)!=PCD_OK){
 8000ac0:	1d3b      	adds	r3, r7, #4
 8000ac2:	4618      	mov	r0, r3
 8000ac4:	f7ff feff 	bl	80008c6 <MFRC_REQA>
 8000ac8:	4603      	mov	r3, r0
 8000aca:	2bcc      	cmp	r3, #204	; 0xcc
 8000acc:	d001      	beq.n	8000ad2 <PICC_CHECK+0x18>
		return(PCD_COMM_ERR);
 8000ace:	23aa      	movs	r3, #170	; 0xaa
 8000ad0:	e008      	b.n	8000ae4 <PICC_CHECK+0x2a>
	}

	else{
		if((ATQA[0]!=ULTRA_ATQA0) || (ATQA[1] != ULTRA_ATQA1)){
 8000ad2:	793b      	ldrb	r3, [r7, #4]
 8000ad4:	2b44      	cmp	r3, #68	; 0x44
 8000ad6:	d102      	bne.n	8000ade <PICC_CHECK+0x24>
 8000ad8:	797b      	ldrb	r3, [r7, #5]
 8000ada:	2b00      	cmp	r3, #0
 8000adc:	d001      	beq.n	8000ae2 <PICC_CHECK+0x28>
			return(PCD_COMM_ERR);
 8000ade:	23aa      	movs	r3, #170	; 0xaa
 8000ae0:	e000      	b.n	8000ae4 <PICC_CHECK+0x2a>
		}
		else{
			return(PCD_OK);
 8000ae2:	23cc      	movs	r3, #204	; 0xcc
		}
	}
}
 8000ae4:	4618      	mov	r0, r3
 8000ae6:	3708      	adds	r7, #8
 8000ae8:	46bd      	mov	sp, r7
 8000aea:	bd80      	pop	{r7, pc}

08000aec <UL_READ>:
 *
 * @param data: Array to store read data
 *
 * */

PCD_StatusTypeDef UL_READ(uint8_t addr,uint8_t* data){
 8000aec:	b580      	push	{r7, lr}
 8000aee:	b086      	sub	sp, #24
 8000af0:	af02      	add	r7, sp, #8
 8000af2:	4603      	mov	r3, r0
 8000af4:	6039      	str	r1, [r7, #0]
 8000af6:	71fb      	strb	r3, [r7, #7]

	uint8_t transaction[4]={ULTRA_READ,addr};
 8000af8:	2300      	movs	r3, #0
 8000afa:	60fb      	str	r3, [r7, #12]
 8000afc:	2330      	movs	r3, #48	; 0x30
 8000afe:	733b      	strb	r3, [r7, #12]
 8000b00:	79fb      	ldrb	r3, [r7, #7]
 8000b02:	737b      	strb	r3, [r7, #13]
	uint8_t CRC_val[2];

	CALC_CRC(transaction, 2, CRC_val);
 8000b04:	f107 0208 	add.w	r2, r7, #8
 8000b08:	f107 030c 	add.w	r3, r7, #12
 8000b0c:	2102      	movs	r1, #2
 8000b0e:	4618      	mov	r0, r3
 8000b10:	f7ff fe22 	bl	8000758 <CALC_CRC>

	memcpy(transaction+2,CRC_val,2);
 8000b14:	f107 030c 	add.w	r3, r7, #12
 8000b18:	3302      	adds	r3, #2
 8000b1a:	893a      	ldrh	r2, [r7, #8]
 8000b1c:	801a      	strh	r2, [r3, #0]

	if(MFRC_TRANSCEIVE(transaction, 4, data, UL_READSIZE, 0)!=PCD_OK){
 8000b1e:	f107 000c 	add.w	r0, r7, #12
 8000b22:	2300      	movs	r3, #0
 8000b24:	9300      	str	r3, [sp, #0]
 8000b26:	2310      	movs	r3, #16
 8000b28:	683a      	ldr	r2, [r7, #0]
 8000b2a:	2104      	movs	r1, #4
 8000b2c:	f7ff fe86 	bl	800083c <MFRC_TRANSCEIVE>
 8000b30:	4603      	mov	r3, r0
 8000b32:	2bcc      	cmp	r3, #204	; 0xcc
 8000b34:	d001      	beq.n	8000b3a <UL_READ+0x4e>
		return(PCD_COMM_ERR);
 8000b36:	23aa      	movs	r3, #170	; 0xaa
 8000b38:	e000      	b.n	8000b3c <UL_READ+0x50>
	}

	else{
		return(PCD_OK);
 8000b3a:	23cc      	movs	r3, #204	; 0xcc
	}
}
 8000b3c:	4618      	mov	r0, r3
 8000b3e:	3710      	adds	r7, #16
 8000b40:	46bd      	mov	sp, r7
 8000b42:	bd80      	pop	{r7, pc}

08000b44 <UL_getuid>:
 * Read the 7 byte uid of MIFARE Ultralight card
 *
 * @param uid - Array to store uid
 * @return PCD_OK if uid was successfully read
 * */
PCD_StatusTypeDef UL_getuid(uint8_t* uid) {
 8000b44:	b580      	push	{r7, lr}
 8000b46:	b086      	sub	sp, #24
 8000b48:	af00      	add	r7, sp, #0
 8000b4a:	6078      	str	r0, [r7, #4]
	uint8_t read[UL_READSIZE];

	if (UL_READ(0x00, read) != PCD_OK) {
 8000b4c:	f107 0308 	add.w	r3, r7, #8
 8000b50:	4619      	mov	r1, r3
 8000b52:	2000      	movs	r0, #0
 8000b54:	f7ff ffca 	bl	8000aec <UL_READ>
 8000b58:	4603      	mov	r3, r0
 8000b5a:	2bcc      	cmp	r3, #204	; 0xcc
 8000b5c:	d001      	beq.n	8000b62 <UL_getuid+0x1e>
		return PCD_COMM_ERR;
 8000b5e:	23aa      	movs	r3, #170	; 0xaa
 8000b60:	e007      	b.n	8000b72 <UL_getuid+0x2e>
	}

	memcpy(uid, read, UL_UIDSIZE);
 8000b62:	f107 0308 	add.w	r3, r7, #8
 8000b66:	2207      	movs	r2, #7
 8000b68:	4619      	mov	r1, r3
 8000b6a:	6878      	ldr	r0, [r7, #4]
 8000b6c:	f00e f882 	bl	800ec74 <memcpy>
	return PCD_OK;
 8000b70:	23cc      	movs	r3, #204	; 0xcc
}
 8000b72:	4618      	mov	r0, r3
 8000b74:	3718      	adds	r7, #24
 8000b76:	46bd      	mov	sp, r7
 8000b78:	bd80      	pop	{r7, pc}

08000b7a <UL_getalldata>:
 * Get all 64 bytes of user data from card
 *
 * @param data - Array to store data
 * @return PCD_OK if data was successfully read
 * */
PCD_StatusTypeDef UL_getalldata(uint8_t* data) {
 8000b7a:	b580      	push	{r7, lr}
 8000b7c:	b084      	sub	sp, #16
 8000b7e:	af00      	add	r7, sp, #0
 8000b80:	6078      	str	r0, [r7, #4]

	for (int i = 0; i < UL_DATAEND; i += UL_PAGESIZE) {
 8000b82:	2300      	movs	r3, #0
 8000b84:	60fb      	str	r3, [r7, #12]
 8000b86:	e010      	b.n	8000baa <UL_getalldata+0x30>
		if (UL_READ(i, data) != PCD_OK) {
 8000b88:	68fb      	ldr	r3, [r7, #12]
 8000b8a:	b2db      	uxtb	r3, r3
 8000b8c:	6879      	ldr	r1, [r7, #4]
 8000b8e:	4618      	mov	r0, r3
 8000b90:	f7ff ffac 	bl	8000aec <UL_READ>
 8000b94:	4603      	mov	r3, r0
 8000b96:	2bcc      	cmp	r3, #204	; 0xcc
 8000b98:	d001      	beq.n	8000b9e <UL_getalldata+0x24>
			return PCD_COMM_ERR;
 8000b9a:	23aa      	movs	r3, #170	; 0xaa
 8000b9c:	e009      	b.n	8000bb2 <UL_getalldata+0x38>
		}
		data += UL_READSIZE; //increment pointer
 8000b9e:	687b      	ldr	r3, [r7, #4]
 8000ba0:	3310      	adds	r3, #16
 8000ba2:	607b      	str	r3, [r7, #4]
	for (int i = 0; i < UL_DATAEND; i += UL_PAGESIZE) {
 8000ba4:	68fb      	ldr	r3, [r7, #12]
 8000ba6:	3304      	adds	r3, #4
 8000ba8:	60fb      	str	r3, [r7, #12]
 8000baa:	68fb      	ldr	r3, [r7, #12]
 8000bac:	2b0e      	cmp	r3, #14
 8000bae:	ddeb      	ble.n	8000b88 <UL_getalldata+0xe>
	}

	return PCD_OK;
 8000bb0:	23cc      	movs	r3, #204	; 0xcc
}
 8000bb2:	4618      	mov	r0, r3
 8000bb4:	3710      	adds	r7, #16
 8000bb6:	46bd      	mov	sp, r7
 8000bb8:	bd80      	pop	{r7, pc}
	...

08000bbc <UL_readcard>:
 * Read MIFARE Ultralight card data into card struct
 *
 * @param result - Card to store data into
 * @return PCD_OK if data was successfully read
 * */
PCD_StatusTypeDef UL_readcard(Card* result) {
 8000bbc:	b580      	push	{r7, lr}
 8000bbe:	b084      	sub	sp, #16
 8000bc0:	af00      	add	r7, sp, #0
 8000bc2:	6078      	str	r0, [r7, #4]
	uint8_t* uid = malloc(UL_UIDSIZE * sizeof(uint8_t));
 8000bc4:	2007      	movs	r0, #7
 8000bc6:	f00e f845 	bl	800ec54 <malloc>
 8000bca:	4603      	mov	r3, r0
 8000bcc:	60fb      	str	r3, [r7, #12]
	uint8_t* contents = malloc(UL_MEMSIZE);
 8000bce:	2040      	movs	r0, #64	; 0x40
 8000bd0:	f00e f840 	bl	800ec54 <malloc>
 8000bd4:	4603      	mov	r3, r0
 8000bd6:	60bb      	str	r3, [r7, #8]

	result->type = "MIFARE Ultralight";
 8000bd8:	687b      	ldr	r3, [r7, #4]
 8000bda:	4a17      	ldr	r2, [pc, #92]	; (8000c38 <UL_readcard+0x7c>)
 8000bdc:	60da      	str	r2, [r3, #12]
	result->name = "Test1";
 8000bde:	687b      	ldr	r3, [r7, #4]
 8000be0:	4a16      	ldr	r2, [pc, #88]	; (8000c3c <UL_readcard+0x80>)
 8000be2:	609a      	str	r2, [r3, #8]
	result->uidsize = UL_UIDSIZE;
 8000be4:	687b      	ldr	r3, [r7, #4]
 8000be6:	2207      	movs	r2, #7
 8000be8:	711a      	strb	r2, [r3, #4]
	result->contents_size = UL_MEMSIZE;
 8000bea:	687b      	ldr	r3, [r7, #4]
 8000bec:	2240      	movs	r2, #64	; 0x40
 8000bee:	831a      	strh	r2, [r3, #24]
	result->read_protected = 0;
 8000bf0:	687b      	ldr	r3, [r7, #4]
 8000bf2:	2200      	movs	r2, #0
 8000bf4:	741a      	strb	r2, [r3, #16]

	if (PICC_Select() != PCD_OK) { //Select PICC if available
 8000bf6:	f7ff ff29 	bl	8000a4c <PICC_Select>
 8000bfa:	4603      	mov	r3, r0
 8000bfc:	2bcc      	cmp	r3, #204	; 0xcc
 8000bfe:	d001      	beq.n	8000c04 <UL_readcard+0x48>
		return PCD_NO_PICC;
 8000c00:	2301      	movs	r3, #1
 8000c02:	e014      	b.n	8000c2e <UL_readcard+0x72>
	}
	if ((UL_getuid(uid) != PCD_OK) || (UL_getalldata(contents) !=  PCD_OK)) {
 8000c04:	68f8      	ldr	r0, [r7, #12]
 8000c06:	f7ff ff9d 	bl	8000b44 <UL_getuid>
 8000c0a:	4603      	mov	r3, r0
 8000c0c:	2bcc      	cmp	r3, #204	; 0xcc
 8000c0e:	d105      	bne.n	8000c1c <UL_readcard+0x60>
 8000c10:	68b8      	ldr	r0, [r7, #8]
 8000c12:	f7ff ffb2 	bl	8000b7a <UL_getalldata>
 8000c16:	4603      	mov	r3, r0
 8000c18:	2bcc      	cmp	r3, #204	; 0xcc
 8000c1a:	d001      	beq.n	8000c20 <UL_readcard+0x64>
		return PCD_COMM_ERR;
 8000c1c:	23aa      	movs	r3, #170	; 0xaa
 8000c1e:	e006      	b.n	8000c2e <UL_readcard+0x72>
	}
	result->uid = uid;
 8000c20:	687b      	ldr	r3, [r7, #4]
 8000c22:	68fa      	ldr	r2, [r7, #12]
 8000c24:	601a      	str	r2, [r3, #0]
	result->contents = contents;
 8000c26:	687b      	ldr	r3, [r7, #4]
 8000c28:	68ba      	ldr	r2, [r7, #8]
 8000c2a:	615a      	str	r2, [r3, #20]
	return PCD_OK;
 8000c2c:	23cc      	movs	r3, #204	; 0xcc
}
 8000c2e:	4618      	mov	r0, r3
 8000c30:	3710      	adds	r7, #16
 8000c32:	46bd      	mov	sp, r7
 8000c34:	bd80      	pop	{r7, pc}
 8000c36:	bf00      	nop
 8000c38:	0800f600 	.word	0x0800f600
 8000c3c:	0800f614 	.word	0x0800f614

08000c40 <uid_tostring>:
 *
 * @param uid - Uid
 * @param size - Size of uid
 * @return pointer to string of uid
 * */
char* uid_tostring(uint8_t* uid, uint8_t size) {
 8000c40:	b580      	push	{r7, lr}
 8000c42:	b084      	sub	sp, #16
 8000c44:	af00      	add	r7, sp, #0
 8000c46:	6078      	str	r0, [r7, #4]
 8000c48:	460b      	mov	r3, r1
 8000c4a:	70fb      	strb	r3, [r7, #3]
	char* result = malloc((2 * size * sizeof(char)) + 1); //multiply by 2 since 1 byte is two hex digits
 8000c4c:	78fb      	ldrb	r3, [r7, #3]
 8000c4e:	005b      	lsls	r3, r3, #1
 8000c50:	3301      	adds	r3, #1
 8000c52:	4618      	mov	r0, r3
 8000c54:	f00d fffe 	bl	800ec54 <malloc>
 8000c58:	4603      	mov	r3, r0
 8000c5a:	60bb      	str	r3, [r7, #8]

	for (int i = 0; i < size; i++) {
 8000c5c:	2300      	movs	r3, #0
 8000c5e:	60fb      	str	r3, [r7, #12]
 8000c60:	e023      	b.n	8000caa <uid_tostring+0x6a>
		if (uid[i] <= 0x0F) { //Only one hex character
 8000c62:	68fb      	ldr	r3, [r7, #12]
 8000c64:	687a      	ldr	r2, [r7, #4]
 8000c66:	4413      	add	r3, r2
 8000c68:	781b      	ldrb	r3, [r3, #0]
 8000c6a:	2b0f      	cmp	r3, #15
 8000c6c:	d80d      	bhi.n	8000c8a <uid_tostring+0x4a>
			sprintf(result + (2 * i), "0%X", uid[i]);
 8000c6e:	68fb      	ldr	r3, [r7, #12]
 8000c70:	005b      	lsls	r3, r3, #1
 8000c72:	461a      	mov	r2, r3
 8000c74:	68bb      	ldr	r3, [r7, #8]
 8000c76:	1898      	adds	r0, r3, r2
 8000c78:	68fb      	ldr	r3, [r7, #12]
 8000c7a:	687a      	ldr	r2, [r7, #4]
 8000c7c:	4413      	add	r3, r2
 8000c7e:	781b      	ldrb	r3, [r3, #0]
 8000c80:	461a      	mov	r2, r3
 8000c82:	4912      	ldr	r1, [pc, #72]	; (8000ccc <uid_tostring+0x8c>)
 8000c84:	f00e f8fc 	bl	800ee80 <siprintf>
 8000c88:	e00c      	b.n	8000ca4 <uid_tostring+0x64>
		} else {
			sprintf(result + (2 * i), "%X", uid[i]);
 8000c8a:	68fb      	ldr	r3, [r7, #12]
 8000c8c:	005b      	lsls	r3, r3, #1
 8000c8e:	461a      	mov	r2, r3
 8000c90:	68bb      	ldr	r3, [r7, #8]
 8000c92:	1898      	adds	r0, r3, r2
 8000c94:	68fb      	ldr	r3, [r7, #12]
 8000c96:	687a      	ldr	r2, [r7, #4]
 8000c98:	4413      	add	r3, r2
 8000c9a:	781b      	ldrb	r3, [r3, #0]
 8000c9c:	461a      	mov	r2, r3
 8000c9e:	490c      	ldr	r1, [pc, #48]	; (8000cd0 <uid_tostring+0x90>)
 8000ca0:	f00e f8ee 	bl	800ee80 <siprintf>
	for (int i = 0; i < size; i++) {
 8000ca4:	68fb      	ldr	r3, [r7, #12]
 8000ca6:	3301      	adds	r3, #1
 8000ca8:	60fb      	str	r3, [r7, #12]
 8000caa:	78fb      	ldrb	r3, [r7, #3]
 8000cac:	68fa      	ldr	r2, [r7, #12]
 8000cae:	429a      	cmp	r2, r3
 8000cb0:	dbd7      	blt.n	8000c62 <uid_tostring+0x22>
		}
	}
	result[2 * size] = '\0'; //Add null
 8000cb2:	78fb      	ldrb	r3, [r7, #3]
 8000cb4:	005b      	lsls	r3, r3, #1
 8000cb6:	461a      	mov	r2, r3
 8000cb8:	68bb      	ldr	r3, [r7, #8]
 8000cba:	4413      	add	r3, r2
 8000cbc:	2200      	movs	r2, #0
 8000cbe:	701a      	strb	r2, [r3, #0]
	return result;
 8000cc0:	68bb      	ldr	r3, [r7, #8]
}
 8000cc2:	4618      	mov	r0, r3
 8000cc4:	3710      	adds	r7, #16
 8000cc6:	46bd      	mov	sp, r7
 8000cc8:	bd80      	pop	{r7, pc}
 8000cca:	bf00      	nop
 8000ccc:	0800f61c 	.word	0x0800f61c
 8000cd0:	0800f620 	.word	0x0800f620

08000cd4 <OLED_Clear>:
	HAL_GPIO_WritePin(GPIOA, OLED_CS, 1);
}
/*Function to clear OLED (write all zero to display memory)
 *
 * */
void OLED_Clear(void){
 8000cd4:	b580      	push	{r7, lr}
 8000cd6:	f5ad 6d80 	sub.w	sp, sp, #1024	; 0x400
 8000cda:	af00      	add	r7, sp, #0
	uint8_t zeros[1024];
	memset(zeros,0x00,1024);
 8000cdc:	463b      	mov	r3, r7
 8000cde:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000ce2:	2100      	movs	r1, #0
 8000ce4:	4618      	mov	r0, r3
 8000ce6:	f00d ffd3 	bl	800ec90 <memset>
	OLED_FLUSH(zeros);
 8000cea:	463b      	mov	r3, r7
 8000cec:	4618      	mov	r0, r3
 8000cee:	f000 f87b 	bl	8000de8 <OLED_FLUSH>

}
 8000cf2:	bf00      	nop
 8000cf4:	f507 6780 	add.w	r7, r7, #1024	; 0x400
 8000cf8:	46bd      	mov	sp, r7
 8000cfa:	bd80      	pop	{r7, pc}

08000cfc <OLED_cmd>:

/*Function to send single byte command to display (ENSURE DC is low)
 *
 * @param data: Command to send to display
 * */
HAL_StatusTypeDef OLED_cmd(uint8_t data){
 8000cfc:	b580      	push	{r7, lr}
 8000cfe:	b084      	sub	sp, #16
 8000d00:	af00      	add	r7, sp, #0
 8000d02:	4603      	mov	r3, r0
 8000d04:	71fb      	strb	r3, [r7, #7]
	uint8_t value=data;
 8000d06:	79fb      	ldrb	r3, [r7, #7]
 8000d08:	73fb      	strb	r3, [r7, #15]
	HAL_GPIO_WritePin(GPIOA, OLED_CS, 0);
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	2110      	movs	r1, #16
 8000d0e:	4815      	ldr	r0, [pc, #84]	; (8000d64 <OLED_cmd+0x68>)
 8000d10:	f002 fb90 	bl	8003434 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, OLED_DC, 0);
 8000d14:	2200      	movs	r2, #0
 8000d16:	2102      	movs	r1, #2
 8000d18:	4813      	ldr	r0, [pc, #76]	; (8000d68 <OLED_cmd+0x6c>)
 8000d1a:	f002 fb8b 	bl	8003434 <HAL_GPIO_WritePin>
	if(HAL_SPI_Transmit(&hspi1, &value, 1, HAL_MAX_DELAY)!=HAL_OK){
 8000d1e:	f107 010f 	add.w	r1, r7, #15
 8000d22:	f04f 33ff 	mov.w	r3, #4294967295
 8000d26:	2201      	movs	r2, #1
 8000d28:	4810      	ldr	r0, [pc, #64]	; (8000d6c <OLED_cmd+0x70>)
 8000d2a:	f005 fb16 	bl	800635a <HAL_SPI_Transmit>
 8000d2e:	4603      	mov	r3, r0
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	d009      	beq.n	8000d48 <OLED_cmd+0x4c>
		HAL_GPIO_WritePin(GPIOA, OLED_CS, 1);
 8000d34:	2201      	movs	r2, #1
 8000d36:	2110      	movs	r1, #16
 8000d38:	480a      	ldr	r0, [pc, #40]	; (8000d64 <OLED_cmd+0x68>)
 8000d3a:	f002 fb7b 	bl	8003434 <HAL_GPIO_WritePin>
		HAL_Delay(1);
 8000d3e:	2001      	movs	r0, #1
 8000d40:	f002 f8d6 	bl	8002ef0 <HAL_Delay>
		return(HAL_ERROR);
 8000d44:	2301      	movs	r3, #1
 8000d46:	e008      	b.n	8000d5a <OLED_cmd+0x5e>
	}
	else{
		HAL_GPIO_WritePin(GPIOA, OLED_CS, 1);
 8000d48:	2201      	movs	r2, #1
 8000d4a:	2110      	movs	r1, #16
 8000d4c:	4805      	ldr	r0, [pc, #20]	; (8000d64 <OLED_cmd+0x68>)
 8000d4e:	f002 fb71 	bl	8003434 <HAL_GPIO_WritePin>
		HAL_Delay(1);
 8000d52:	2001      	movs	r0, #1
 8000d54:	f002 f8cc 	bl	8002ef0 <HAL_Delay>
		return(HAL_OK);
 8000d58:	2300      	movs	r3, #0
	}

}
 8000d5a:	4618      	mov	r0, r3
 8000d5c:	3710      	adds	r7, #16
 8000d5e:	46bd      	mov	sp, r7
 8000d60:	bd80      	pop	{r7, pc}
 8000d62:	bf00      	nop
 8000d64:	40020000 	.word	0x40020000
 8000d68:	40020400 	.word	0x40020400
 8000d6c:	200006ec 	.word	0x200006ec

08000d70 <OLED_data>:
 *
 * @param data: Pointer to array of data to send
 *
 * @param size: Size of array (maximum is 1024)
 * */
HAL_StatusTypeDef OLED_data(uint8_t* data,uint8_t size){
 8000d70:	b580      	push	{r7, lr}
 8000d72:	b082      	sub	sp, #8
 8000d74:	af00      	add	r7, sp, #0
 8000d76:	6078      	str	r0, [r7, #4]
 8000d78:	460b      	mov	r3, r1
 8000d7a:	70fb      	strb	r3, [r7, #3]
	HAL_GPIO_WritePin(GPIOA, OLED_CS, 0);
 8000d7c:	2200      	movs	r2, #0
 8000d7e:	2110      	movs	r1, #16
 8000d80:	4816      	ldr	r0, [pc, #88]	; (8000ddc <OLED_data+0x6c>)
 8000d82:	f002 fb57 	bl	8003434 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, OLED_DC, 1);
 8000d86:	2201      	movs	r2, #1
 8000d88:	2102      	movs	r1, #2
 8000d8a:	4815      	ldr	r0, [pc, #84]	; (8000de0 <OLED_data+0x70>)
 8000d8c:	f002 fb52 	bl	8003434 <HAL_GPIO_WritePin>
	if(HAL_SPI_Transmit(&hspi1, data, size, HAL_MAX_DELAY)!=HAL_OK){
 8000d90:	78fb      	ldrb	r3, [r7, #3]
 8000d92:	b29a      	uxth	r2, r3
 8000d94:	f04f 33ff 	mov.w	r3, #4294967295
 8000d98:	6879      	ldr	r1, [r7, #4]
 8000d9a:	4812      	ldr	r0, [pc, #72]	; (8000de4 <OLED_data+0x74>)
 8000d9c:	f005 fadd 	bl	800635a <HAL_SPI_Transmit>
 8000da0:	4603      	mov	r3, r0
 8000da2:	2b00      	cmp	r3, #0
 8000da4:	d00b      	beq.n	8000dbe <OLED_data+0x4e>
		HAL_GPIO_WritePin(GPIOB, OLED_DC, 0);
 8000da6:	2200      	movs	r2, #0
 8000da8:	2102      	movs	r1, #2
 8000daa:	480d      	ldr	r0, [pc, #52]	; (8000de0 <OLED_data+0x70>)
 8000dac:	f002 fb42 	bl	8003434 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, OLED_CS, 1);
 8000db0:	2201      	movs	r2, #1
 8000db2:	2110      	movs	r1, #16
 8000db4:	4809      	ldr	r0, [pc, #36]	; (8000ddc <OLED_data+0x6c>)
 8000db6:	f002 fb3d 	bl	8003434 <HAL_GPIO_WritePin>
		return(HAL_ERROR);
 8000dba:	2301      	movs	r3, #1
 8000dbc:	e00a      	b.n	8000dd4 <OLED_data+0x64>
	}
	else{
		HAL_GPIO_WritePin(GPIOB, OLED_DC, 0);
 8000dbe:	2200      	movs	r2, #0
 8000dc0:	2102      	movs	r1, #2
 8000dc2:	4807      	ldr	r0, [pc, #28]	; (8000de0 <OLED_data+0x70>)
 8000dc4:	f002 fb36 	bl	8003434 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, OLED_CS, 1);
 8000dc8:	2201      	movs	r2, #1
 8000dca:	2110      	movs	r1, #16
 8000dcc:	4803      	ldr	r0, [pc, #12]	; (8000ddc <OLED_data+0x6c>)
 8000dce:	f002 fb31 	bl	8003434 <HAL_GPIO_WritePin>
		return(HAL_OK);
 8000dd2:	2300      	movs	r3, #0
	}



}
 8000dd4:	4618      	mov	r0, r3
 8000dd6:	3708      	adds	r7, #8
 8000dd8:	46bd      	mov	sp, r7
 8000dda:	bd80      	pop	{r7, pc}
 8000ddc:	40020000 	.word	0x40020000
 8000de0:	40020400 	.word	0x40020400
 8000de4:	200006ec 	.word	0x200006ec

08000de8 <OLED_FLUSH>:

/*Function to send a whole page of display data (1024 bytes)
 *
 * @param mem: Pointer to array of data
 * */
void OLED_FLUSH(uint8_t* mem){
 8000de8:	b580      	push	{r7, lr}
 8000dea:	b084      	sub	sp, #16
 8000dec:	af00      	add	r7, sp, #0
 8000dee:	6078      	str	r0, [r7, #4]
	for(int page=0;page<8;page++){
 8000df0:	2300      	movs	r3, #0
 8000df2:	60fb      	str	r3, [r7, #12]
 8000df4:	e023      	b.n	8000e3e <OLED_FLUSH+0x56>
		OLED_cmd(PAGE_ADDR+page);
 8000df6:	68fb      	ldr	r3, [r7, #12]
 8000df8:	b2db      	uxtb	r3, r3
 8000dfa:	3b50      	subs	r3, #80	; 0x50
 8000dfc:	b2db      	uxtb	r3, r3
 8000dfe:	4618      	mov	r0, r3
 8000e00:	f7ff ff7c 	bl	8000cfc <OLED_cmd>
		OLED_cmd(LOWER_COL);
 8000e04:	2002      	movs	r0, #2
 8000e06:	f7ff ff79 	bl	8000cfc <OLED_cmd>
		OLED_cmd(UPPER_COL);
 8000e0a:	2010      	movs	r0, #16
 8000e0c:	f7ff ff76 	bl	8000cfc <OLED_cmd>
		for(int i=0;i<128;i++){
 8000e10:	2300      	movs	r3, #0
 8000e12:	60bb      	str	r3, [r7, #8]
 8000e14:	e00d      	b.n	8000e32 <OLED_FLUSH+0x4a>
			OLED_data(&mem[(page*128)+i],1);
 8000e16:	68fb      	ldr	r3, [r7, #12]
 8000e18:	01da      	lsls	r2, r3, #7
 8000e1a:	68bb      	ldr	r3, [r7, #8]
 8000e1c:	4413      	add	r3, r2
 8000e1e:	461a      	mov	r2, r3
 8000e20:	687b      	ldr	r3, [r7, #4]
 8000e22:	4413      	add	r3, r2
 8000e24:	2101      	movs	r1, #1
 8000e26:	4618      	mov	r0, r3
 8000e28:	f7ff ffa2 	bl	8000d70 <OLED_data>
		for(int i=0;i<128;i++){
 8000e2c:	68bb      	ldr	r3, [r7, #8]
 8000e2e:	3301      	adds	r3, #1
 8000e30:	60bb      	str	r3, [r7, #8]
 8000e32:	68bb      	ldr	r3, [r7, #8]
 8000e34:	2b7f      	cmp	r3, #127	; 0x7f
 8000e36:	ddee      	ble.n	8000e16 <OLED_FLUSH+0x2e>
	for(int page=0;page<8;page++){
 8000e38:	68fb      	ldr	r3, [r7, #12]
 8000e3a:	3301      	adds	r3, #1
 8000e3c:	60fb      	str	r3, [r7, #12]
 8000e3e:	68fb      	ldr	r3, [r7, #12]
 8000e40:	2b07      	cmp	r3, #7
 8000e42:	ddd8      	ble.n	8000df6 <OLED_FLUSH+0xe>
		}


	}
}
 8000e44:	bf00      	nop
 8000e46:	bf00      	nop
 8000e48:	3710      	adds	r7, #16
 8000e4a:	46bd      	mov	sp, r7
 8000e4c:	bd80      	pop	{r7, pc}
	...

08000e50 <OLED_INIT>:

/*Function to initialise OLED display
 *
 * */

HAL_StatusTypeDef OLED_INIT(void){
 8000e50:	b5b0      	push	{r4, r5, r7, lr}
 8000e52:	b088      	sub	sp, #32
 8000e54:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, OLED_CS, 1);
 8000e56:	2201      	movs	r2, #1
 8000e58:	2110      	movs	r1, #16
 8000e5a:	482f      	ldr	r0, [pc, #188]	; (8000f18 <OLED_INIT+0xc8>)
 8000e5c:	f002 faea 	bl	8003434 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, OLED_RST, 1);
 8000e60:	2201      	movs	r2, #1
 8000e62:	2108      	movs	r1, #8
 8000e64:	482c      	ldr	r0, [pc, #176]	; (8000f18 <OLED_INIT+0xc8>)
 8000e66:	f002 fae5 	bl	8003434 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, OLED_DC, 0);
 8000e6a:	2200      	movs	r2, #0
 8000e6c:	2102      	movs	r1, #2
 8000e6e:	482b      	ldr	r0, [pc, #172]	; (8000f1c <OLED_INIT+0xcc>)
 8000e70:	f002 fae0 	bl	8003434 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8000e74:	2064      	movs	r0, #100	; 0x64
 8000e76:	f002 f83b 	bl	8002ef0 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOA, OLED_RST, 0);
 8000e7a:	2200      	movs	r2, #0
 8000e7c:	2108      	movs	r1, #8
 8000e7e:	4826      	ldr	r0, [pc, #152]	; (8000f18 <OLED_INIT+0xc8>)
 8000e80:	f002 fad8 	bl	8003434 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8000e84:	2064      	movs	r0, #100	; 0x64
 8000e86:	f002 f833 	bl	8002ef0 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOA, OLED_RST, 1);
 8000e8a:	2201      	movs	r2, #1
 8000e8c:	2108      	movs	r1, #8
 8000e8e:	4822      	ldr	r0, [pc, #136]	; (8000f18 <OLED_INIT+0xc8>)
 8000e90:	f002 fad0 	bl	8003434 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8000e94:	2064      	movs	r0, #100	; 0x64
 8000e96:	f002 f82b 	bl	8002ef0 <HAL_Delay>
	uint8_t config_data[25]={DISP_OFF , LOWER_COL , UPPER_COL , LINE_STRT , PAGE_ADDR , CNTRST_SET , CNTRST , SEG_MAP ,
 8000e9a:	4b21      	ldr	r3, [pc, #132]	; (8000f20 <OLED_INIT+0xd0>)
 8000e9c:	463c      	mov	r4, r7
 8000e9e:	461d      	mov	r5, r3
 8000ea0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000ea2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000ea4:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000ea8:	c403      	stmia	r4!, {r0, r1}
 8000eaa:	7022      	strb	r2, [r4, #0]
							DISP_NORM , MUX_SET , MUX , DCDC_SET , DCDC , CHRG_PMP , SCAN_DIR , DISP_OFFSET_SET ,
							DISP_OFFSET , OSC_SET , OSC , PRE_CHRG_SET , PRE_CHRG , COM_SET , COM , VCOM_SET, VCOM};


	for(int i=0;i<25;i++){
 8000eac:	2300      	movs	r3, #0
 8000eae:	61fb      	str	r3, [r7, #28]
 8000eb0:	e00c      	b.n	8000ecc <OLED_INIT+0x7c>
		OLED_cmd(config_data[i]);
 8000eb2:	463a      	mov	r2, r7
 8000eb4:	69fb      	ldr	r3, [r7, #28]
 8000eb6:	4413      	add	r3, r2
 8000eb8:	781b      	ldrb	r3, [r3, #0]
 8000eba:	4618      	mov	r0, r3
 8000ebc:	f7ff ff1e 	bl	8000cfc <OLED_cmd>
		HAL_Delay(1);
 8000ec0:	2001      	movs	r0, #1
 8000ec2:	f002 f815 	bl	8002ef0 <HAL_Delay>
	for(int i=0;i<25;i++){
 8000ec6:	69fb      	ldr	r3, [r7, #28]
 8000ec8:	3301      	adds	r3, #1
 8000eca:	61fb      	str	r3, [r7, #28]
 8000ecc:	69fb      	ldr	r3, [r7, #28]
 8000ece:	2b18      	cmp	r3, #24
 8000ed0:	ddef      	ble.n	8000eb2 <OLED_INIT+0x62>
	}

	OLED_cmd(DISP_INV);
 8000ed2:	20a7      	movs	r0, #167	; 0xa7
 8000ed4:	f7ff ff12 	bl	8000cfc <OLED_cmd>
	OLED_FLUSH(HVE);
 8000ed8:	4812      	ldr	r0, [pc, #72]	; (8000f24 <OLED_INIT+0xd4>)
 8000eda:	f7ff ff85 	bl	8000de8 <OLED_FLUSH>
	OLED_cmd(DISP_ON);
 8000ede:	20af      	movs	r0, #175	; 0xaf
 8000ee0:	f7ff ff0c 	bl	8000cfc <OLED_cmd>
	HAL_Delay(1000);
 8000ee4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000ee8:	f002 f802 	bl	8002ef0 <HAL_Delay>
	OLED_cmd(DISP_OFF);
 8000eec:	20ae      	movs	r0, #174	; 0xae
 8000eee:	f7ff ff05 	bl	8000cfc <OLED_cmd>
	HAL_Delay(10);
 8000ef2:	200a      	movs	r0, #10
 8000ef4:	f001 fffc 	bl	8002ef0 <HAL_Delay>
	OLED_cmd(DISP_NORM);
 8000ef8:	20a6      	movs	r0, #166	; 0xa6
 8000efa:	f7ff feff 	bl	8000cfc <OLED_cmd>
	HAL_Delay(10);
 8000efe:	200a      	movs	r0, #10
 8000f00:	f001 fff6 	bl	8002ef0 <HAL_Delay>
	OLED_cmd(DISP_ON);
 8000f04:	20af      	movs	r0, #175	; 0xaf
 8000f06:	f7ff fef9 	bl	8000cfc <OLED_cmd>
	OLED_Clear();
 8000f0a:	f7ff fee3 	bl	8000cd4 <OLED_Clear>
	return HAL_OK;
 8000f0e:	2300      	movs	r3, #0

}
 8000f10:	4618      	mov	r0, r3
 8000f12:	3720      	adds	r7, #32
 8000f14:	46bd      	mov	sp, r7
 8000f16:	bdb0      	pop	{r4, r5, r7, pc}
 8000f18:	40020000 	.word	0x40020000
 8000f1c:	40020400 	.word	0x40020400
 8000f20:	0800f624 	.word	0x0800f624
 8000f24:	20000000 	.word	0x20000000

08000f28 <OLED_InvChar>:
 *
 * @param character: Character to invert (Must be an ASCII character)
 *
 * @param result: Pointer to array to store the 5 inverted bytes that make up the character
 * */
void OLED_InvChar(char character,uint8_t* result){
 8000f28:	b580      	push	{r7, lr}
 8000f2a:	b084      	sub	sp, #16
 8000f2c:	af00      	add	r7, sp, #0
 8000f2e:	4603      	mov	r3, r0
 8000f30:	6039      	str	r1, [r7, #0]
 8000f32:	71fb      	strb	r3, [r7, #7]
	uint8_t* temp=malloc(5);
 8000f34:	2005      	movs	r0, #5
 8000f36:	f00d fe8d 	bl	800ec54 <malloc>
 8000f3a:	4603      	mov	r3, r0
 8000f3c:	60bb      	str	r3, [r7, #8]

	for(int i=0;i<6;i++){
 8000f3e:	2300      	movs	r3, #0
 8000f40:	60fb      	str	r3, [r7, #12]
 8000f42:	e013      	b.n	8000f6c <OLED_InvChar+0x44>
			temp[i]=~(ASCII[(uint8_t)character-0x20][i]);
 8000f44:	79fb      	ldrb	r3, [r7, #7]
 8000f46:	f1a3 0220 	sub.w	r2, r3, #32
 8000f4a:	4910      	ldr	r1, [pc, #64]	; (8000f8c <OLED_InvChar+0x64>)
 8000f4c:	4613      	mov	r3, r2
 8000f4e:	009b      	lsls	r3, r3, #2
 8000f50:	4413      	add	r3, r2
 8000f52:	18ca      	adds	r2, r1, r3
 8000f54:	68fb      	ldr	r3, [r7, #12]
 8000f56:	4413      	add	r3, r2
 8000f58:	781a      	ldrb	r2, [r3, #0]
 8000f5a:	68fb      	ldr	r3, [r7, #12]
 8000f5c:	68b9      	ldr	r1, [r7, #8]
 8000f5e:	440b      	add	r3, r1
 8000f60:	43d2      	mvns	r2, r2
 8000f62:	b2d2      	uxtb	r2, r2
 8000f64:	701a      	strb	r2, [r3, #0]
	for(int i=0;i<6;i++){
 8000f66:	68fb      	ldr	r3, [r7, #12]
 8000f68:	3301      	adds	r3, #1
 8000f6a:	60fb      	str	r3, [r7, #12]
 8000f6c:	68fb      	ldr	r3, [r7, #12]
 8000f6e:	2b05      	cmp	r3, #5
 8000f70:	dde8      	ble.n	8000f44 <OLED_InvChar+0x1c>
	}
	memcpy(result,temp,5);
 8000f72:	2205      	movs	r2, #5
 8000f74:	68b9      	ldr	r1, [r7, #8]
 8000f76:	6838      	ldr	r0, [r7, #0]
 8000f78:	f00d fe7c 	bl	800ec74 <memcpy>
	free(temp);
 8000f7c:	68b8      	ldr	r0, [r7, #8]
 8000f7e:	f00d fe71 	bl	800ec64 <free>
}
 8000f82:	bf00      	nop
 8000f84:	3710      	adds	r7, #16
 8000f86:	46bd      	mov	sp, r7
 8000f88:	bd80      	pop	{r7, pc}
 8000f8a:	bf00      	nop
 8000f8c:	0800f808 	.word	0x0800f808

08000f90 <OLED_drawChar>:
 * @param character: Character to draw
 *
 * @param invert: Option to invert the character (Use INVERT to invert defined in OLED.h)
 * */

void OLED_drawChar(uint8_t page,uint8_t col, char character, uint8_t invert){
 8000f90:	b590      	push	{r4, r7, lr}
 8000f92:	b085      	sub	sp, #20
 8000f94:	af00      	add	r7, sp, #0
 8000f96:	4604      	mov	r4, r0
 8000f98:	4608      	mov	r0, r1
 8000f9a:	4611      	mov	r1, r2
 8000f9c:	461a      	mov	r2, r3
 8000f9e:	4623      	mov	r3, r4
 8000fa0:	71fb      	strb	r3, [r7, #7]
 8000fa2:	4603      	mov	r3, r0
 8000fa4:	71bb      	strb	r3, [r7, #6]
 8000fa6:	460b      	mov	r3, r1
 8000fa8:	717b      	strb	r3, [r7, #5]
 8000faa:	4613      	mov	r3, r2
 8000fac:	713b      	strb	r3, [r7, #4]
	OLED_cmd(PAGE_ADDR+page);
 8000fae:	79fb      	ldrb	r3, [r7, #7]
 8000fb0:	3b50      	subs	r3, #80	; 0x50
 8000fb2:	b2db      	uxtb	r3, r3
 8000fb4:	4618      	mov	r0, r3
 8000fb6:	f7ff fea1 	bl	8000cfc <OLED_cmd>
	OLED_cmd(col&0x0F);
 8000fba:	79bb      	ldrb	r3, [r7, #6]
 8000fbc:	f003 030f 	and.w	r3, r3, #15
 8000fc0:	b2db      	uxtb	r3, r3
 8000fc2:	4618      	mov	r0, r3
 8000fc4:	f7ff fe9a 	bl	8000cfc <OLED_cmd>
	OLED_cmd(0x10|(col>>4));
 8000fc8:	79bb      	ldrb	r3, [r7, #6]
 8000fca:	091b      	lsrs	r3, r3, #4
 8000fcc:	b2db      	uxtb	r3, r3
 8000fce:	f043 0310 	orr.w	r3, r3, #16
 8000fd2:	b2db      	uxtb	r3, r3
 8000fd4:	4618      	mov	r0, r3
 8000fd6:	f7ff fe91 	bl	8000cfc <OLED_cmd>
	uint8_t* data=malloc(6);
 8000fda:	2006      	movs	r0, #6
 8000fdc:	f00d fe3a 	bl	800ec54 <malloc>
 8000fe0:	4603      	mov	r3, r0
 8000fe2:	60fb      	str	r3, [r7, #12]
	if(invert==NORMAL){
 8000fe4:	793b      	ldrb	r3, [r7, #4]
 8000fe6:	2b00      	cmp	r3, #0
 8000fe8:	d10d      	bne.n	8001006 <OLED_drawChar+0x76>
		memcpy(data,ASCII[(uint8_t)character-0x20],5);
 8000fea:	797b      	ldrb	r3, [r7, #5]
 8000fec:	f1a3 0220 	sub.w	r2, r3, #32
 8000ff0:	4613      	mov	r3, r2
 8000ff2:	009b      	lsls	r3, r3, #2
 8000ff4:	4413      	add	r3, r2
 8000ff6:	4a0e      	ldr	r2, [pc, #56]	; (8001030 <OLED_drawChar+0xa0>)
 8000ff8:	4413      	add	r3, r2
 8000ffa:	2205      	movs	r2, #5
 8000ffc:	4619      	mov	r1, r3
 8000ffe:	68f8      	ldr	r0, [r7, #12]
 8001000:	f00d fe38 	bl	800ec74 <memcpy>
 8001004:	e004      	b.n	8001010 <OLED_drawChar+0x80>
	}
	else{
		OLED_InvChar(character,data);
 8001006:	797b      	ldrb	r3, [r7, #5]
 8001008:	68f9      	ldr	r1, [r7, #12]
 800100a:	4618      	mov	r0, r3
 800100c:	f7ff ff8c 	bl	8000f28 <OLED_InvChar>
	}

	*(data+5)=0x00;
 8001010:	68fb      	ldr	r3, [r7, #12]
 8001012:	3305      	adds	r3, #5
 8001014:	2200      	movs	r2, #0
 8001016:	701a      	strb	r2, [r3, #0]
	OLED_data(data, 6);
 8001018:	2106      	movs	r1, #6
 800101a:	68f8      	ldr	r0, [r7, #12]
 800101c:	f7ff fea8 	bl	8000d70 <OLED_data>
	free(data);
 8001020:	68f8      	ldr	r0, [r7, #12]
 8001022:	f00d fe1f 	bl	800ec64 <free>
	}
 8001026:	bf00      	nop
 8001028:	3714      	adds	r7, #20
 800102a:	46bd      	mov	sp, r7
 800102c:	bd90      	pop	{r4, r7, pc}
 800102e:	bf00      	nop
 8001030:	0800f808 	.word	0x0800f808

08001034 <OLED_Printlin>:
 * @param string: String to print (MUST BE LESS THAN 21)
 *
 * @param invert: Option to invert the entire string
 * */

void OLED_Printlin(uint8_t page,uint8_t col,char* string,uint8_t invert){
 8001034:	b580      	push	{r7, lr}
 8001036:	b084      	sub	sp, #16
 8001038:	af00      	add	r7, sp, #0
 800103a:	603a      	str	r2, [r7, #0]
 800103c:	461a      	mov	r2, r3
 800103e:	4603      	mov	r3, r0
 8001040:	71fb      	strb	r3, [r7, #7]
 8001042:	460b      	mov	r3, r1
 8001044:	71bb      	strb	r3, [r7, #6]
 8001046:	4613      	mov	r3, r2
 8001048:	717b      	strb	r3, [r7, #5]
	for(int i=0;i<strlen(string);i++){
 800104a:	2300      	movs	r3, #0
 800104c:	60fb      	str	r3, [r7, #12]
 800104e:	e014      	b.n	800107a <OLED_Printlin+0x46>
		OLED_drawChar(page, col+(i*6), string[i],invert);
 8001050:	68fb      	ldr	r3, [r7, #12]
 8001052:	b2db      	uxtb	r3, r3
 8001054:	461a      	mov	r2, r3
 8001056:	0052      	lsls	r2, r2, #1
 8001058:	4413      	add	r3, r2
 800105a:	005b      	lsls	r3, r3, #1
 800105c:	b2da      	uxtb	r2, r3
 800105e:	79bb      	ldrb	r3, [r7, #6]
 8001060:	4413      	add	r3, r2
 8001062:	b2d9      	uxtb	r1, r3
 8001064:	68fb      	ldr	r3, [r7, #12]
 8001066:	683a      	ldr	r2, [r7, #0]
 8001068:	4413      	add	r3, r2
 800106a:	781a      	ldrb	r2, [r3, #0]
 800106c:	797b      	ldrb	r3, [r7, #5]
 800106e:	79f8      	ldrb	r0, [r7, #7]
 8001070:	f7ff ff8e 	bl	8000f90 <OLED_drawChar>
	for(int i=0;i<strlen(string);i++){
 8001074:	68fb      	ldr	r3, [r7, #12]
 8001076:	3301      	adds	r3, #1
 8001078:	60fb      	str	r3, [r7, #12]
 800107a:	6838      	ldr	r0, [r7, #0]
 800107c:	f7ff f8b0 	bl	80001e0 <strlen>
 8001080:	4602      	mov	r2, r0
 8001082:	68fb      	ldr	r3, [r7, #12]
 8001084:	429a      	cmp	r2, r3
 8001086:	d8e3      	bhi.n	8001050 <OLED_Printlin+0x1c>
	}
}
 8001088:	bf00      	nop
 800108a:	bf00      	nop
 800108c:	3710      	adds	r7, #16
 800108e:	46bd      	mov	sp, r7
 8001090:	bd80      	pop	{r7, pc}

08001092 <OLED_PrintCent>:
 * @param string: String to print
 *
 * @param invert: Option to invert text
 * */

void OLED_PrintCent(uint8_t page, char* string, uint8_t invert){
 8001092:	b580      	push	{r7, lr}
 8001094:	b084      	sub	sp, #16
 8001096:	af00      	add	r7, sp, #0
 8001098:	4603      	mov	r3, r0
 800109a:	6039      	str	r1, [r7, #0]
 800109c:	71fb      	strb	r3, [r7, #7]
 800109e:	4613      	mov	r3, r2
 80010a0:	71bb      	strb	r3, [r7, #6]
	int len=strlen(string);
 80010a2:	6838      	ldr	r0, [r7, #0]
 80010a4:	f7ff f89c 	bl	80001e0 <strlen>
 80010a8:	4603      	mov	r3, r0
 80010aa:	60fb      	str	r3, [r7, #12]

	int start_col=(MID_COL)-((len/2)*6);
 80010ac:	68fb      	ldr	r3, [r7, #12]
 80010ae:	0fda      	lsrs	r2, r3, #31
 80010b0:	4413      	add	r3, r2
 80010b2:	105b      	asrs	r3, r3, #1
 80010b4:	425b      	negs	r3, r3
 80010b6:	461a      	mov	r2, r3
 80010b8:	4613      	mov	r3, r2
 80010ba:	005b      	lsls	r3, r3, #1
 80010bc:	4413      	add	r3, r2
 80010be:	005b      	lsls	r3, r3, #1
 80010c0:	3340      	adds	r3, #64	; 0x40
 80010c2:	60bb      	str	r3, [r7, #8]

	OLED_Printlin(page, start_col, string, invert);
 80010c4:	68bb      	ldr	r3, [r7, #8]
 80010c6:	b2d9      	uxtb	r1, r3
 80010c8:	79bb      	ldrb	r3, [r7, #6]
 80010ca:	79f8      	ldrb	r0, [r7, #7]
 80010cc:	683a      	ldr	r2, [r7, #0]
 80010ce:	f7ff ffb1 	bl	8001034 <OLED_Printlin>
}
 80010d2:	bf00      	nop
 80010d4:	3710      	adds	r7, #16
 80010d6:	46bd      	mov	sp, r7
 80010d8:	bd80      	pop	{r7, pc}

080010da <OLED_Print>:
/*General purpose print function with wrap around ability. (Can take string of abitrary size and fit onto display)
 *
 * @param string: String to print (This can be longer than the max 21 character per line this function will chop it up)
 * */

void OLED_Print(char* string){
 80010da:	b580      	push	{r7, lr}
 80010dc:	b094      	sub	sp, #80	; 0x50
 80010de:	af00      	add	r7, sp, #0
 80010e0:	6078      	str	r0, [r7, #4]
	char fill = ' ';
 80010e2:	2320      	movs	r3, #32
 80010e4:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	int i=0;
 80010e8:	2300      	movs	r3, #0
 80010ea:	64fb      	str	r3, [r7, #76]	; 0x4c
	int last_ind=0;
 80010ec:	2300      	movs	r3, #0
 80010ee:	64bb      	str	r3, [r7, #72]	; 0x48
	int line=0;
 80010f0:	2300      	movs	r3, #0
 80010f2:	647b      	str	r3, [r7, #68]	; 0x44
	int linend=0;
 80010f4:	2300      	movs	r3, #0
 80010f6:	63bb      	str	r3, [r7, #56]	; 0x38
	    while(1){

	        char thisline[22];
	        char whitespaces[20];

	        for(int charac=0;charac<22;charac++){
 80010f8:	2300      	movs	r3, #0
 80010fa:	643b      	str	r3, [r7, #64]	; 0x40
 80010fc:	e018      	b.n	8001130 <OLED_Print+0x56>
	            if(string[last_ind+charac]==' '){
 80010fe:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8001100:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001102:	4413      	add	r3, r2
 8001104:	461a      	mov	r2, r3
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	4413      	add	r3, r2
 800110a:	781b      	ldrb	r3, [r3, #0]
 800110c:	2b20      	cmp	r3, #32
 800110e:	d10b      	bne.n	8001128 <OLED_Print+0x4e>
	                whitespaces[i]=charac; //keep track of our whitespaces
 8001110:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001112:	b2d9      	uxtb	r1, r3
 8001114:	f107 020c 	add.w	r2, r7, #12
 8001118:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800111a:	4413      	add	r3, r2
 800111c:	460a      	mov	r2, r1
 800111e:	701a      	strb	r2, [r3, #0]
	                i++;
 8001120:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001122:	3301      	adds	r3, #1
 8001124:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001126:	e000      	b.n	800112a <OLED_Print+0x50>
	            }
	            else{
	                continue;
 8001128:	bf00      	nop
	        for(int charac=0;charac<22;charac++){
 800112a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800112c:	3301      	adds	r3, #1
 800112e:	643b      	str	r3, [r7, #64]	; 0x40
 8001130:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001132:	2b15      	cmp	r3, #21
 8001134:	dde3      	ble.n	80010fe <OLED_Print+0x24>
	            }


	        }

	        if(string[last_ind]==' '){
 8001136:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001138:	687a      	ldr	r2, [r7, #4]
 800113a:	4413      	add	r3, r2
 800113c:	781b      	ldrb	r3, [r3, #0]
 800113e:	2b20      	cmp	r3, #32
 8001140:	d102      	bne.n	8001148 <OLED_Print+0x6e>
	            last_ind++;
 8001142:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001144:	3301      	adds	r3, #1
 8001146:	64bb      	str	r3, [r7, #72]	; 0x48

	        else{

	        }

	        if(strlen(string+last_ind)<22){ //special routine for end of line (since string[last_ind+20] may not exist)
 8001148:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800114a:	687a      	ldr	r2, [r7, #4]
 800114c:	4413      	add	r3, r2
 800114e:	4618      	mov	r0, r3
 8001150:	f7ff f846 	bl	80001e0 <strlen>
 8001154:	4603      	mov	r3, r0
 8001156:	2b15      	cmp	r3, #21
 8001158:	d828      	bhi.n	80011ac <OLED_Print+0xd2>
	            linend=strlen(string+last_ind);
 800115a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800115c:	687a      	ldr	r2, [r7, #4]
 800115e:	4413      	add	r3, r2
 8001160:	4618      	mov	r0, r3
 8001162:	f7ff f83d 	bl	80001e0 <strlen>
 8001166:	4603      	mov	r3, r0
 8001168:	63bb      	str	r3, [r7, #56]	; 0x38
	            strncpy(thisline,string+last_ind,linend); //i-1 since the last loop of whitespaces will increment i i.e. if 4 whitespaces in first 21 characters whitespaces[3] will be last index
 800116a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800116c:	687a      	ldr	r2, [r7, #4]
 800116e:	18d1      	adds	r1, r2, r3
 8001170:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001172:	f107 0320 	add.w	r3, r7, #32
 8001176:	4618      	mov	r0, r3
 8001178:	f00d fea2 	bl	800eec0 <strncpy>
	            memset(thisline+linend,fill,21-linend);
 800117c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800117e:	f107 0220 	add.w	r2, r7, #32
 8001182:	18d0      	adds	r0, r2, r3
 8001184:	f897 103f 	ldrb.w	r1, [r7, #63]	; 0x3f
 8001188:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800118a:	f1c3 0315 	rsb	r3, r3, #21
 800118e:	461a      	mov	r2, r3
 8001190:	f00d fd7e 	bl	800ec90 <memset>
	            thisline[21]=' ';
 8001194:	2320      	movs	r3, #32
 8001196:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
	            OLED_Printlin(line, 0x02,thisline,NORMAL);
 800119a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800119c:	b2d8      	uxtb	r0, r3
 800119e:	f107 0220 	add.w	r2, r7, #32
 80011a2:	2300      	movs	r3, #0
 80011a4:	2102      	movs	r1, #2
 80011a6:	f7ff ff45 	bl	8001034 <OLED_Printlin>




	    }
}
 80011aa:	e05e      	b.n	800126a <OLED_Print+0x190>
	        if((string[(last_ind)+20]!=' ') && (string[(last_ind)+21]!=' ')){
 80011ac:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80011ae:	3314      	adds	r3, #20
 80011b0:	687a      	ldr	r2, [r7, #4]
 80011b2:	4413      	add	r3, r2
 80011b4:	781b      	ldrb	r3, [r3, #0]
 80011b6:	2b20      	cmp	r3, #32
 80011b8:	d03a      	beq.n	8001230 <OLED_Print+0x156>
 80011ba:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80011bc:	3315      	adds	r3, #21
 80011be:	687a      	ldr	r2, [r7, #4]
 80011c0:	4413      	add	r3, r2
 80011c2:	781b      	ldrb	r3, [r3, #0]
 80011c4:	2b20      	cmp	r3, #32
 80011c6:	d033      	beq.n	8001230 <OLED_Print+0x156>
	            strncpy(thisline,string+last_ind,whitespaces[i-1]); //i-1 since the last loop of whitespaces will increment i i.e. if 4 whitespaces in first 21 characters whitespaces[3] will be last index
 80011c8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80011ca:	687a      	ldr	r2, [r7, #4]
 80011cc:	18d1      	adds	r1, r2, r3
 80011ce:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80011d0:	3b01      	subs	r3, #1
 80011d2:	3350      	adds	r3, #80	; 0x50
 80011d4:	443b      	add	r3, r7
 80011d6:	f813 3c44 	ldrb.w	r3, [r3, #-68]
 80011da:	461a      	mov	r2, r3
 80011dc:	f107 0320 	add.w	r3, r7, #32
 80011e0:	4618      	mov	r0, r3
 80011e2:	f00d fe6d 	bl	800eec0 <strncpy>
	            memset(thisline+whitespaces[i-1],fill,21-whitespaces[i-1]);
 80011e6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80011e8:	3b01      	subs	r3, #1
 80011ea:	3350      	adds	r3, #80	; 0x50
 80011ec:	443b      	add	r3, r7
 80011ee:	f813 3c44 	ldrb.w	r3, [r3, #-68]
 80011f2:	461a      	mov	r2, r3
 80011f4:	f107 0320 	add.w	r3, r7, #32
 80011f8:	1898      	adds	r0, r3, r2
 80011fa:	f897 103f 	ldrb.w	r1, [r7, #63]	; 0x3f
 80011fe:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001200:	3b01      	subs	r3, #1
 8001202:	3350      	adds	r3, #80	; 0x50
 8001204:	443b      	add	r3, r7
 8001206:	f813 3c44 	ldrb.w	r3, [r3, #-68]
 800120a:	f1c3 0315 	rsb	r3, r3, #21
 800120e:	461a      	mov	r2, r3
 8001210:	f00d fd3e 	bl	800ec90 <memset>
	            thisline[21]=' ';
 8001214:	2320      	movs	r3, #32
 8001216:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
	            last_ind=last_ind+whitespaces[i-1];
 800121a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800121c:	3b01      	subs	r3, #1
 800121e:	3350      	adds	r3, #80	; 0x50
 8001220:	443b      	add	r3, r7
 8001222:	f813 3c44 	ldrb.w	r3, [r3, #-68]
 8001226:	461a      	mov	r2, r3
 8001228:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800122a:	4413      	add	r3, r2
 800122c:	64bb      	str	r3, [r7, #72]	; 0x48
 800122e:	e00e      	b.n	800124e <OLED_Print+0x174>
	            strncpy(thisline,string+last_ind,21);
 8001230:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001232:	687a      	ldr	r2, [r7, #4]
 8001234:	18d1      	adds	r1, r2, r3
 8001236:	f107 0320 	add.w	r3, r7, #32
 800123a:	2215      	movs	r2, #21
 800123c:	4618      	mov	r0, r3
 800123e:	f00d fe3f 	bl	800eec0 <strncpy>
	            thisline[21]=' ';
 8001242:	2320      	movs	r3, #32
 8001244:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
	            last_ind=last_ind+21;
 8001248:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800124a:	3315      	adds	r3, #21
 800124c:	64bb      	str	r3, [r7, #72]	; 0x48
	        i=0;
 800124e:	2300      	movs	r3, #0
 8001250:	64fb      	str	r3, [r7, #76]	; 0x4c
	        OLED_Printlin(line, 0x02, thisline,NORMAL);
 8001252:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001254:	b2d8      	uxtb	r0, r3
 8001256:	f107 0220 	add.w	r2, r7, #32
 800125a:	2300      	movs	r3, #0
 800125c:	2102      	movs	r1, #2
 800125e:	f7ff fee9 	bl	8001034 <OLED_Printlin>
	        line++;
 8001262:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001264:	3301      	adds	r3, #1
 8001266:	647b      	str	r3, [r7, #68]	; 0x44
	    while(1){
 8001268:	e746      	b.n	80010f8 <OLED_Print+0x1e>
}
 800126a:	3750      	adds	r7, #80	; 0x50
 800126c:	46bd      	mov	sp, r7
 800126e:	bd80      	pop	{r7, pc}

08001270 <OLED_SCREEN>:
 * @param screen: Screen to display
 *
 * @param invert: Option to invert entire screen
 * */

void OLED_SCREEN(const Screen* screen,uint8_t invert){
 8001270:	b580      	push	{r7, lr}
 8001272:	b084      	sub	sp, #16
 8001274:	af00      	add	r7, sp, #0
 8001276:	6078      	str	r0, [r7, #4]
 8001278:	460b      	mov	r3, r1
 800127a:	70fb      	strb	r3, [r7, #3]
	OLED_Clear();
 800127c:	f7ff fd2a 	bl	8000cd4 <OLED_Clear>
	OLED_PrintCent(0, (char*)screen->data[0], invert);
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	689b      	ldr	r3, [r3, #8]
 8001284:	681b      	ldr	r3, [r3, #0]
 8001286:	78fa      	ldrb	r2, [r7, #3]
 8001288:	4619      	mov	r1, r3
 800128a:	2000      	movs	r0, #0
 800128c:	f7ff ff01 	bl	8001092 <OLED_PrintCent>

	for(int i=0;i<screen->datsize-1;i++){
 8001290:	2300      	movs	r3, #0
 8001292:	60fb      	str	r3, [r7, #12]
 8001294:	e01a      	b.n	80012cc <OLED_SCREEN+0x5c>
		OLED_Printlin((uint8_t)screen->dataloc[i+1][0],(uint8_t) screen->dataloc[i+1][1],(char*) screen->data[i+1], invert);
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	68da      	ldr	r2, [r3, #12]
 800129a:	68fb      	ldr	r3, [r7, #12]
 800129c:	3301      	adds	r3, #1
 800129e:	005b      	lsls	r3, r3, #1
 80012a0:	4413      	add	r3, r2
 80012a2:	7818      	ldrb	r0, [r3, #0]
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	68da      	ldr	r2, [r3, #12]
 80012a8:	68fb      	ldr	r3, [r7, #12]
 80012aa:	3301      	adds	r3, #1
 80012ac:	005b      	lsls	r3, r3, #1
 80012ae:	4413      	add	r3, r2
 80012b0:	7859      	ldrb	r1, [r3, #1]
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	689a      	ldr	r2, [r3, #8]
 80012b6:	68fb      	ldr	r3, [r7, #12]
 80012b8:	3301      	adds	r3, #1
 80012ba:	009b      	lsls	r3, r3, #2
 80012bc:	4413      	add	r3, r2
 80012be:	681a      	ldr	r2, [r3, #0]
 80012c0:	78fb      	ldrb	r3, [r7, #3]
 80012c2:	f7ff feb7 	bl	8001034 <OLED_Printlin>
	for(int i=0;i<screen->datsize-1;i++){
 80012c6:	68fb      	ldr	r3, [r7, #12]
 80012c8:	3301      	adds	r3, #1
 80012ca:	60fb      	str	r3, [r7, #12]
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	681b      	ldr	r3, [r3, #0]
 80012d0:	3b01      	subs	r3, #1
 80012d2:	68fa      	ldr	r2, [r7, #12]
 80012d4:	429a      	cmp	r2, r3
 80012d6:	dbde      	blt.n	8001296 <OLED_SCREEN+0x26>
	}
}
 80012d8:	bf00      	nop
 80012da:	bf00      	nop
 80012dc:	3710      	adds	r7, #16
 80012de:	46bd      	mov	sp, r7
 80012e0:	bd80      	pop	{r7, pc}

080012e2 <OLED_SCRNREF>:
 * @param dataindx: Index of screen->data to modify
 *
 * @param data: Data to add to the screen
 * */

void OLED_SCRNREF(const Screen* screen,uint8_t dataindx,char* data){
 80012e2:	b580      	push	{r7, lr}
 80012e4:	b086      	sub	sp, #24
 80012e6:	af00      	add	r7, sp, #0
 80012e8:	60f8      	str	r0, [r7, #12]
 80012ea:	460b      	mov	r3, r1
 80012ec:	607a      	str	r2, [r7, #4]
 80012ee:	72fb      	strb	r3, [r7, #11]
	int len=strlen(screen->data[dataindx]);
 80012f0:	68fb      	ldr	r3, [r7, #12]
 80012f2:	689a      	ldr	r2, [r3, #8]
 80012f4:	7afb      	ldrb	r3, [r7, #11]
 80012f6:	009b      	lsls	r3, r3, #2
 80012f8:	4413      	add	r3, r2
 80012fa:	681b      	ldr	r3, [r3, #0]
 80012fc:	4618      	mov	r0, r3
 80012fe:	f7fe ff6f 	bl	80001e0 <strlen>
 8001302:	4603      	mov	r3, r0
 8001304:	617b      	str	r3, [r7, #20]
	int start_col=screen->dataloc[dataindx][1]+((len)*6);
 8001306:	68fb      	ldr	r3, [r7, #12]
 8001308:	68da      	ldr	r2, [r3, #12]
 800130a:	7afb      	ldrb	r3, [r7, #11]
 800130c:	005b      	lsls	r3, r3, #1
 800130e:	4413      	add	r3, r2
 8001310:	785b      	ldrb	r3, [r3, #1]
 8001312:	4619      	mov	r1, r3
 8001314:	697a      	ldr	r2, [r7, #20]
 8001316:	4613      	mov	r3, r2
 8001318:	005b      	lsls	r3, r3, #1
 800131a:	4413      	add	r3, r2
 800131c:	005b      	lsls	r3, r3, #1
 800131e:	440b      	add	r3, r1
 8001320:	613b      	str	r3, [r7, #16]

	OLED_Printlin(screen->dataloc[dataindx][0], start_col, data, NORMAL);
 8001322:	68fb      	ldr	r3, [r7, #12]
 8001324:	68da      	ldr	r2, [r3, #12]
 8001326:	7afb      	ldrb	r3, [r7, #11]
 8001328:	005b      	lsls	r3, r3, #1
 800132a:	4413      	add	r3, r2
 800132c:	7818      	ldrb	r0, [r3, #0]
 800132e:	693b      	ldr	r3, [r7, #16]
 8001330:	b2d9      	uxtb	r1, r3
 8001332:	2300      	movs	r3, #0
 8001334:	687a      	ldr	r2, [r7, #4]
 8001336:	f7ff fe7d 	bl	8001034 <OLED_Printlin>
}
 800133a:	bf00      	nop
 800133c:	3718      	adds	r7, #24
 800133e:	46bd      	mov	sp, r7
 8001340:	bd80      	pop	{r7, pc}
	...

08001344 <OLED_SELECT>:
 * @param page: Row to place arrow
 *
 * @param col: Column to place arrow
 * */

void OLED_SELECT(const Screen* screen,uint8_t selopt, int restore){
 8001344:	b590      	push	{r4, r7, lr}
 8001346:	b089      	sub	sp, #36	; 0x24
 8001348:	af00      	add	r7, sp, #0
 800134a:	60f8      	str	r0, [r7, #12]
 800134c:	460b      	mov	r3, r1
 800134e:	607a      	str	r2, [r7, #4]
 8001350:	72fb      	strb	r3, [r7, #11]

	char arrow[]="->";
 8001352:	4a46      	ldr	r2, [pc, #280]	; (800146c <OLED_SELECT+0x128>)
 8001354:	f107 0314 	add.w	r3, r7, #20
 8001358:	6812      	ldr	r2, [r2, #0]
 800135a:	4611      	mov	r1, r2
 800135c:	8019      	strh	r1, [r3, #0]
 800135e:	3302      	adds	r3, #2
 8001360:	0c12      	lsrs	r2, r2, #16
 8001362:	701a      	strb	r2, [r3, #0]

	uint8_t prevpage,prevcol,thispage,thiscol;
	char* rest;

	    if(selopt==0){
 8001364:	7afb      	ldrb	r3, [r7, #11]
 8001366:	2b00      	cmp	r3, #0
 8001368:	d124      	bne.n	80013b4 <OLED_SELECT+0x70>
	        prevpage=screen->seldata[screen->selsize-1][0];
 800136a:	68fb      	ldr	r3, [r7, #12]
 800136c:	691a      	ldr	r2, [r3, #16]
 800136e:	68fb      	ldr	r3, [r7, #12]
 8001370:	685b      	ldr	r3, [r3, #4]
 8001372:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8001376:	3b01      	subs	r3, #1
 8001378:	005b      	lsls	r3, r3, #1
 800137a:	4413      	add	r3, r2
 800137c:	781b      	ldrb	r3, [r3, #0]
 800137e:	77fb      	strb	r3, [r7, #31]
	        prevcol=screen->seldata[screen->selsize-1][1];
 8001380:	68fb      	ldr	r3, [r7, #12]
 8001382:	691a      	ldr	r2, [r3, #16]
 8001384:	68fb      	ldr	r3, [r7, #12]
 8001386:	685b      	ldr	r3, [r3, #4]
 8001388:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800138c:	3b01      	subs	r3, #1
 800138e:	005b      	lsls	r3, r3, #1
 8001390:	4413      	add	r3, r2
 8001392:	785b      	ldrb	r3, [r3, #1]
 8001394:	77bb      	strb	r3, [r7, #30]
	        thispage=screen->seldata[selopt][0];
 8001396:	68fb      	ldr	r3, [r7, #12]
 8001398:	691a      	ldr	r2, [r3, #16]
 800139a:	7afb      	ldrb	r3, [r7, #11]
 800139c:	005b      	lsls	r3, r3, #1
 800139e:	4413      	add	r3, r2
 80013a0:	781b      	ldrb	r3, [r3, #0]
 80013a2:	777b      	strb	r3, [r7, #29]
	        thiscol=screen->seldata[selopt][1];
 80013a4:	68fb      	ldr	r3, [r7, #12]
 80013a6:	691a      	ldr	r2, [r3, #16]
 80013a8:	7afb      	ldrb	r3, [r7, #11]
 80013aa:	005b      	lsls	r3, r3, #1
 80013ac:	4413      	add	r3, r2
 80013ae:	785b      	ldrb	r3, [r3, #1]
 80013b0:	773b      	strb	r3, [r7, #28]
 80013b2:	e021      	b.n	80013f8 <OLED_SELECT+0xb4>
	    }
		else{
	        prevpage=screen->seldata[selopt-1][0]; //See OLED.h this will give the page of the previous select option
 80013b4:	68fb      	ldr	r3, [r7, #12]
 80013b6:	691a      	ldr	r2, [r3, #16]
 80013b8:	7afb      	ldrb	r3, [r7, #11]
 80013ba:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80013be:	3b01      	subs	r3, #1
 80013c0:	005b      	lsls	r3, r3, #1
 80013c2:	4413      	add	r3, r2
 80013c4:	781b      	ldrb	r3, [r3, #0]
 80013c6:	77fb      	strb	r3, [r7, #31]
		    prevcol=screen->seldata[selopt-1][1];
 80013c8:	68fb      	ldr	r3, [r7, #12]
 80013ca:	691a      	ldr	r2, [r3, #16]
 80013cc:	7afb      	ldrb	r3, [r7, #11]
 80013ce:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80013d2:	3b01      	subs	r3, #1
 80013d4:	005b      	lsls	r3, r3, #1
 80013d6:	4413      	add	r3, r2
 80013d8:	785b      	ldrb	r3, [r3, #1]
 80013da:	77bb      	strb	r3, [r7, #30]
		    thispage=screen->seldata[selopt][0];
 80013dc:	68fb      	ldr	r3, [r7, #12]
 80013de:	691a      	ldr	r2, [r3, #16]
 80013e0:	7afb      	ldrb	r3, [r7, #11]
 80013e2:	005b      	lsls	r3, r3, #1
 80013e4:	4413      	add	r3, r2
 80013e6:	781b      	ldrb	r3, [r3, #0]
 80013e8:	777b      	strb	r3, [r7, #29]
	        thiscol=screen->seldata[selopt][1];
 80013ea:	68fb      	ldr	r3, [r7, #12]
 80013ec:	691a      	ldr	r2, [r3, #16]
 80013ee:	7afb      	ldrb	r3, [r7, #11]
 80013f0:	005b      	lsls	r3, r3, #1
 80013f2:	4413      	add	r3, r2
 80013f4:	785b      	ldrb	r3, [r3, #1]
 80013f6:	773b      	strb	r3, [r7, #28]

	    }
	    if(restore==OLED_RESTORE){
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	2b01      	cmp	r3, #1
 80013fc:	d122      	bne.n	8001444 <OLED_SELECT+0x100>
	    	if (selopt == 0) {
 80013fe:	7afb      	ldrb	r3, [r7, #11]
 8001400:	2b00      	cmp	r3, #0
 8001402:	d110      	bne.n	8001426 <OLED_SELECT+0xe2>
	    		rest=(char*)screen->data[find_restore_string(screen, screen->selsize - 1)]; //Here we may be wrapping around so we must restore the last select option
 8001404:	68fb      	ldr	r3, [r7, #12]
 8001406:	689c      	ldr	r4, [r3, #8]
 8001408:	68fb      	ldr	r3, [r7, #12]
 800140a:	685b      	ldr	r3, [r3, #4]
 800140c:	b2db      	uxtb	r3, r3
 800140e:	3b01      	subs	r3, #1
 8001410:	b2db      	uxtb	r3, r3
 8001412:	4619      	mov	r1, r3
 8001414:	68f8      	ldr	r0, [r7, #12]
 8001416:	f000 f857 	bl	80014c8 <find_restore_string>
 800141a:	4603      	mov	r3, r0
 800141c:	009b      	lsls	r3, r3, #2
 800141e:	4423      	add	r3, r4
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	61bb      	str	r3, [r7, #24]
 8001424:	e010      	b.n	8001448 <OLED_SELECT+0x104>
	    	} else {
	    		rest=(char*)screen->data[find_restore_string(screen, selopt - 1)];
 8001426:	68fb      	ldr	r3, [r7, #12]
 8001428:	689c      	ldr	r4, [r3, #8]
 800142a:	7afb      	ldrb	r3, [r7, #11]
 800142c:	3b01      	subs	r3, #1
 800142e:	b2db      	uxtb	r3, r3
 8001430:	4619      	mov	r1, r3
 8001432:	68f8      	ldr	r0, [r7, #12]
 8001434:	f000 f848 	bl	80014c8 <find_restore_string>
 8001438:	4603      	mov	r3, r0
 800143a:	009b      	lsls	r3, r3, #2
 800143c:	4423      	add	r3, r4
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	61bb      	str	r3, [r7, #24]
 8001442:	e001      	b.n	8001448 <OLED_SELECT+0x104>
	    	}
	    } else {
	    	rest = "  ";
 8001444:	4b0a      	ldr	r3, [pc, #40]	; (8001470 <OLED_SELECT+0x12c>)
 8001446:	61bb      	str	r3, [r7, #24]
	    }

	    OLED_Printlin(prevpage, prevcol, rest, NORMAL); //This restores the line of the previous (now deselected) select option
 8001448:	7fb9      	ldrb	r1, [r7, #30]
 800144a:	7ff8      	ldrb	r0, [r7, #31]
 800144c:	2300      	movs	r3, #0
 800144e:	69ba      	ldr	r2, [r7, #24]
 8001450:	f7ff fdf0 	bl	8001034 <OLED_Printlin>
	    OLED_Printlin(thispage, thiscol, arrow, NORMAL);
 8001454:	f107 0214 	add.w	r2, r7, #20
 8001458:	7f39      	ldrb	r1, [r7, #28]
 800145a:	7f78      	ldrb	r0, [r7, #29]
 800145c:	2300      	movs	r3, #0
 800145e:	f7ff fde9 	bl	8001034 <OLED_Printlin>

}
 8001462:	bf00      	nop
 8001464:	3724      	adds	r7, #36	; 0x24
 8001466:	46bd      	mov	sp, r7
 8001468:	bd90      	pop	{r4, r7, pc}
 800146a:	bf00      	nop
 800146c:	0800f644 	.word	0x0800f644
 8001470:	0800f640 	.word	0x0800f640

08001474 <OLED_display_files>:
 * Display filenames to OLED display (used in show files task)
 *
 * @param page - Page of files to display (page count is increased as user scrolls through files)
 * @return HAL_OK if files were successfully displayed
 * */
HAL_StatusTypeDef OLED_display_files(const Screen* screen, uint8_t page) {
 8001474:	b580      	push	{r7, lr}
 8001476:	b084      	sub	sp, #16
 8001478:	af00      	add	r7, sp, #0
 800147a:	6078      	str	r0, [r7, #4]
 800147c:	460b      	mov	r3, r1
 800147e:	70fb      	strb	r3, [r7, #3]
	if (get_number_files() == 0) {
 8001480:	f001 f9e8 	bl	8002854 <get_number_files>
 8001484:	4603      	mov	r3, r0
 8001486:	2b00      	cmp	r3, #0
 8001488:	d101      	bne.n	800148e <OLED_display_files+0x1a>
		return HAL_ERROR;
 800148a:	2301      	movs	r3, #1
 800148c:	e018      	b.n	80014c0 <OLED_display_files+0x4c>
	}
	char** file_names = malloc(get_number_files() * sizeof(char*));
 800148e:	f001 f9e1 	bl	8002854 <get_number_files>
 8001492:	4603      	mov	r3, r0
 8001494:	009b      	lsls	r3, r3, #2
 8001496:	4618      	mov	r0, r3
 8001498:	f00d fbdc 	bl	800ec54 <malloc>
 800149c:	4603      	mov	r3, r0
 800149e:	60fb      	str	r3, [r7, #12]

	if (get_all_files(file_names) != RFS_OK) {
 80014a0:	68f8      	ldr	r0, [r7, #12]
 80014a2:	f001 f9f8 	bl	8002896 <get_all_files>
 80014a6:	4603      	mov	r3, r0
 80014a8:	2b00      	cmp	r3, #0
 80014aa:	d001      	beq.n	80014b0 <OLED_display_files+0x3c>
		return HAL_ERROR;
 80014ac:	2301      	movs	r3, #1
 80014ae:	e007      	b.n	80014c0 <OLED_display_files+0x4c>
	}

	OLED_SCRNREF(screen, 1, file_names[0]);
 80014b0:	68fb      	ldr	r3, [r7, #12]
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	461a      	mov	r2, r3
 80014b6:	2101      	movs	r1, #1
 80014b8:	6878      	ldr	r0, [r7, #4]
 80014ba:	f7ff ff12 	bl	80012e2 <OLED_SCRNREF>
	return HAL_OK;
 80014be:	2300      	movs	r3, #0
}
 80014c0:	4618      	mov	r0, r3
 80014c2:	3710      	adds	r7, #16
 80014c4:	46bd      	mov	sp, r7
 80014c6:	bd80      	pop	{r7, pc}

080014c8 <find_restore_string>:
 *
 * @param screen - Screen to update
 * @param prev_sel_opt - Previous selected option
 * @return index of string in screen->data to be used as replacement
 * */
uint8_t find_restore_string(const Screen* screen, uint8_t prev_sel_opt) {
 80014c8:	b480      	push	{r7}
 80014ca:	b085      	sub	sp, #20
 80014cc:	af00      	add	r7, sp, #0
 80014ce:	6078      	str	r0, [r7, #4]
 80014d0:	460b      	mov	r3, r1
 80014d2:	70fb      	strb	r3, [r7, #3]
	uint8_t index_of_string;

	for (int i = 1; i < screen->datsize; i++) {
 80014d4:	2301      	movs	r3, #1
 80014d6:	60bb      	str	r3, [r7, #8]
 80014d8:	e021      	b.n	800151e <find_restore_string+0x56>
		if((screen->dataloc[i][0] == screen->seldata[prev_sel_opt][0]) && (screen->dataloc[i][1] == screen->seldata[prev_sel_opt][1])) {
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	68da      	ldr	r2, [r3, #12]
 80014de:	68bb      	ldr	r3, [r7, #8]
 80014e0:	005b      	lsls	r3, r3, #1
 80014e2:	4413      	add	r3, r2
 80014e4:	781a      	ldrb	r2, [r3, #0]
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	6919      	ldr	r1, [r3, #16]
 80014ea:	78fb      	ldrb	r3, [r7, #3]
 80014ec:	005b      	lsls	r3, r3, #1
 80014ee:	440b      	add	r3, r1
 80014f0:	781b      	ldrb	r3, [r3, #0]
 80014f2:	429a      	cmp	r2, r3
 80014f4:	d110      	bne.n	8001518 <find_restore_string+0x50>
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	68da      	ldr	r2, [r3, #12]
 80014fa:	68bb      	ldr	r3, [r7, #8]
 80014fc:	005b      	lsls	r3, r3, #1
 80014fe:	4413      	add	r3, r2
 8001500:	785a      	ldrb	r2, [r3, #1]
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	6919      	ldr	r1, [r3, #16]
 8001506:	78fb      	ldrb	r3, [r7, #3]
 8001508:	005b      	lsls	r3, r3, #1
 800150a:	440b      	add	r3, r1
 800150c:	785b      	ldrb	r3, [r3, #1]
 800150e:	429a      	cmp	r2, r3
 8001510:	d102      	bne.n	8001518 <find_restore_string+0x50>
			index_of_string = i;
 8001512:	68bb      	ldr	r3, [r7, #8]
 8001514:	73fb      	strb	r3, [r7, #15]
			break;
 8001516:	e007      	b.n	8001528 <find_restore_string+0x60>
	for (int i = 1; i < screen->datsize; i++) {
 8001518:	68bb      	ldr	r3, [r7, #8]
 800151a:	3301      	adds	r3, #1
 800151c:	60bb      	str	r3, [r7, #8]
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	681b      	ldr	r3, [r3, #0]
 8001522:	68ba      	ldr	r2, [r7, #8]
 8001524:	429a      	cmp	r2, r3
 8001526:	dbd8      	blt.n	80014da <find_restore_string+0x12>
		}
	}

	return index_of_string;
 8001528:	7bfb      	ldrb	r3, [r7, #15]
}
 800152a:	4618      	mov	r0, r3
 800152c:	3714      	adds	r7, #20
 800152e:	46bd      	mov	sp, r7
 8001530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001534:	4770      	bx	lr
	...

08001538 <oled_show_file>:

/**
 * Show the file data of given file entry number
 * @param entry - Entry to show data of
 * */
void oled_show_file(uint16_t entry) {
 8001538:	b580      	push	{r7, lr}
 800153a:	b084      	sub	sp, #16
 800153c:	af00      	add	r7, sp, #0
 800153e:	4603      	mov	r3, r0
 8001540:	80fb      	strh	r3, [r7, #6]
	Card* work;

	if (entry_present(entry) != RFS_OK) {
 8001542:	88fb      	ldrh	r3, [r7, #6]
 8001544:	4618      	mov	r0, r3
 8001546:	f001 f9fc 	bl	8002942 <entry_present>
 800154a:	4603      	mov	r3, r0
 800154c:	2b00      	cmp	r3, #0
 800154e:	d135      	bne.n	80015bc <oled_show_file+0x84>
		return; //No card entry present
	}

	work = read_card_entry(entry);
 8001550:	88fb      	ldrh	r3, [r7, #6]
 8001552:	4618      	mov	r0, r3
 8001554:	f001 f825 	bl	80025a2 <read_card_entry>
 8001558:	60f8      	str	r0, [r7, #12]

	OLED_SCREEN(&SCRN_FileData, NORMAL);
 800155a:	2100      	movs	r1, #0
 800155c:	4819      	ldr	r0, [pc, #100]	; (80015c4 <oled_show_file+0x8c>)
 800155e:	f7ff fe87 	bl	8001270 <OLED_SCREEN>
	OLED_SCRNREF(&SCRN_FileData, 0, work->name);
 8001562:	68fb      	ldr	r3, [r7, #12]
 8001564:	689b      	ldr	r3, [r3, #8]
 8001566:	461a      	mov	r2, r3
 8001568:	2100      	movs	r1, #0
 800156a:	4816      	ldr	r0, [pc, #88]	; (80015c4 <oled_show_file+0x8c>)
 800156c:	f7ff feb9 	bl	80012e2 <OLED_SCRNREF>
	OLED_SCRNREF(&SCRN_FileData, SHOWFILE_UID_LOC, uid_tostring(work->uid, work->uidsize));
 8001570:	68fb      	ldr	r3, [r7, #12]
 8001572:	681a      	ldr	r2, [r3, #0]
 8001574:	68fb      	ldr	r3, [r7, #12]
 8001576:	791b      	ldrb	r3, [r3, #4]
 8001578:	4619      	mov	r1, r3
 800157a:	4610      	mov	r0, r2
 800157c:	f7ff fb60 	bl	8000c40 <uid_tostring>
 8001580:	4603      	mov	r3, r0
 8001582:	461a      	mov	r2, r3
 8001584:	2102      	movs	r1, #2
 8001586:	480f      	ldr	r0, [pc, #60]	; (80015c4 <oled_show_file+0x8c>)
 8001588:	f7ff feab 	bl	80012e2 <OLED_SCRNREF>
	OLED_SCRNREF(&SCRN_FileData, SHOWFILE_CONTENTS_LOC, uid_tostring(work->contents, work->contents_size));
 800158c:	68fb      	ldr	r3, [r7, #12]
 800158e:	695a      	ldr	r2, [r3, #20]
 8001590:	68fb      	ldr	r3, [r7, #12]
 8001592:	8b1b      	ldrh	r3, [r3, #24]
 8001594:	b2db      	uxtb	r3, r3
 8001596:	4619      	mov	r1, r3
 8001598:	4610      	mov	r0, r2
 800159a:	f7ff fb51 	bl	8000c40 <uid_tostring>
 800159e:	4603      	mov	r3, r0
 80015a0:	461a      	mov	r2, r3
 80015a2:	2103      	movs	r1, #3
 80015a4:	4807      	ldr	r0, [pc, #28]	; (80015c4 <oled_show_file+0x8c>)
 80015a6:	f7ff fe9c 	bl	80012e2 <OLED_SCRNREF>
	OLED_SELECT(&SCRN_FileData, 0, OLED_NORESTORE);
 80015aa:	2200      	movs	r2, #0
 80015ac:	2100      	movs	r1, #0
 80015ae:	4805      	ldr	r0, [pc, #20]	; (80015c4 <oled_show_file+0x8c>)
 80015b0:	f7ff fec8 	bl	8001344 <OLED_SELECT>

	free(work);
 80015b4:	68f8      	ldr	r0, [r7, #12]
 80015b6:	f00d fb55 	bl	800ec64 <free>
 80015ba:	e000      	b.n	80015be <oled_show_file+0x86>
		return; //No card entry present
 80015bc:	bf00      	nop
}
 80015be:	3710      	adds	r7, #16
 80015c0:	46bd      	mov	sp, r7
 80015c2:	bd80      	pop	{r7, pc}
 80015c4:	0800fba8 	.word	0x0800fba8

080015c8 <STAT_READ>:
 * Function to read one of three status registers. Registers in order are (Protection, config and status)
 *
 * @param addr: Address of status register we wish to read from
 * */

uint8_t STAT_READ(uint8_t addr){
 80015c8:	b580      	push	{r7, lr}
 80015ca:	b086      	sub	sp, #24
 80015cc:	af02      	add	r7, sp, #8
 80015ce:	4603      	mov	r3, r0
 80015d0:	71fb      	strb	r3, [r7, #7]
	uint8_t transaction[]={READ_STAT, addr, DUMMY};
 80015d2:	230f      	movs	r3, #15
 80015d4:	733b      	strb	r3, [r7, #12]
 80015d6:	79fb      	ldrb	r3, [r7, #7]
 80015d8:	737b      	strb	r3, [r7, #13]
 80015da:	2300      	movs	r3, #0
 80015dc:	73bb      	strb	r3, [r7, #14]
	uint8_t rec[3];
	HAL_GPIO_WritePin(GPIOA, CS_MEM, 0);
 80015de:	2200      	movs	r2, #0
 80015e0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80015e4:	480d      	ldr	r0, [pc, #52]	; (800161c <STAT_READ+0x54>)
 80015e6:	f001 ff25 	bl	8003434 <HAL_GPIO_WritePin>
	while(HAL_SPI_TransmitReceive(&hspi2, transaction,rec, 3, 100)!=HAL_OK);
 80015ea:	bf00      	nop
 80015ec:	f107 0208 	add.w	r2, r7, #8
 80015f0:	f107 010c 	add.w	r1, r7, #12
 80015f4:	2364      	movs	r3, #100	; 0x64
 80015f6:	9300      	str	r3, [sp, #0]
 80015f8:	2303      	movs	r3, #3
 80015fa:	4809      	ldr	r0, [pc, #36]	; (8001620 <STAT_READ+0x58>)
 80015fc:	f004 ffe9 	bl	80065d2 <HAL_SPI_TransmitReceive>
 8001600:	4603      	mov	r3, r0
 8001602:	2b00      	cmp	r3, #0
 8001604:	d1f2      	bne.n	80015ec <STAT_READ+0x24>
	HAL_GPIO_WritePin(GPIOA, CS_MEM, 1);
 8001606:	2201      	movs	r2, #1
 8001608:	f44f 7180 	mov.w	r1, #256	; 0x100
 800160c:	4803      	ldr	r0, [pc, #12]	; (800161c <STAT_READ+0x54>)
 800160e:	f001 ff11 	bl	8003434 <HAL_GPIO_WritePin>
	return(rec[2]); //Status register value
 8001612:	7abb      	ldrb	r3, [r7, #10]
}
 8001614:	4618      	mov	r0, r3
 8001616:	3710      	adds	r7, #16
 8001618:	46bd      	mov	sp, r7
 800161a:	bd80      	pop	{r7, pc}
 800161c:	40020000 	.word	0x40020000
 8001620:	20000744 	.word	0x20000744

08001624 <STAT_WRITE>:
 * @param addr: Address of status register
 *
 * @param value: Value to write to register
 * */

HAL_StatusTypeDef STAT_WRITE(uint8_t addr,uint8_t value){
 8001624:	b580      	push	{r7, lr}
 8001626:	b084      	sub	sp, #16
 8001628:	af00      	add	r7, sp, #0
 800162a:	4603      	mov	r3, r0
 800162c:	460a      	mov	r2, r1
 800162e:	71fb      	strb	r3, [r7, #7]
 8001630:	4613      	mov	r3, r2
 8001632:	71bb      	strb	r3, [r7, #6]
	uint8_t transaction[]={WRIT_STAT,addr,value};
 8001634:	231f      	movs	r3, #31
 8001636:	733b      	strb	r3, [r7, #12]
 8001638:	79fb      	ldrb	r3, [r7, #7]
 800163a:	737b      	strb	r3, [r7, #13]
 800163c:	79bb      	ldrb	r3, [r7, #6]
 800163e:	73bb      	strb	r3, [r7, #14]
		HAL_GPIO_WritePin(GPIOA, CS_MEM, 0);
 8001640:	2200      	movs	r2, #0
 8001642:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001646:	480a      	ldr	r0, [pc, #40]	; (8001670 <STAT_WRITE+0x4c>)
 8001648:	f001 fef4 	bl	8003434 <HAL_GPIO_WritePin>
		HAL_SPI_Transmit(&hspi2, transaction, 3, 100);
 800164c:	f107 010c 	add.w	r1, r7, #12
 8001650:	2364      	movs	r3, #100	; 0x64
 8001652:	2203      	movs	r2, #3
 8001654:	4807      	ldr	r0, [pc, #28]	; (8001674 <STAT_WRITE+0x50>)
 8001656:	f004 fe80 	bl	800635a <HAL_SPI_Transmit>
		HAL_GPIO_WritePin(GPIOA, CS_MEM, 1);
 800165a:	2201      	movs	r2, #1
 800165c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001660:	4803      	ldr	r0, [pc, #12]	; (8001670 <STAT_WRITE+0x4c>)
 8001662:	f001 fee7 	bl	8003434 <HAL_GPIO_WritePin>

	return(HAL_OK);
 8001666:	2300      	movs	r3, #0
}
 8001668:	4618      	mov	r0, r3
 800166a:	3710      	adds	r7, #16
 800166c:	46bd      	mov	sp, r7
 800166e:	bd80      	pop	{r7, pc}
 8001670:	40020000 	.word	0x40020000
 8001674:	20000744 	.word	0x20000744

08001678 <WRIT_EN>:
 * 		Bad block manage
 *
 * The Write Enable bit in status register 3 will be reset to 0 after any of these instructions
 * */

void WRIT_EN(void){
 8001678:	b580      	push	{r7, lr}
 800167a:	b082      	sub	sp, #8
 800167c:	af00      	add	r7, sp, #0
	uint8_t write_en=W_EN;
 800167e:	2306      	movs	r3, #6
 8001680:	71fb      	strb	r3, [r7, #7]
	WRITE_DIS();
 8001682:	f000 f825 	bl	80016d0 <WRITE_DIS>

	while((STAT_READ(STAT_REG3)&0x02)!=0x02){ //Check that second to last bit (Write Enable bit) of status register is 1
 8001686:	e011      	b.n	80016ac <WRIT_EN+0x34>
		HAL_GPIO_WritePin(GPIOA, CS_MEM, 0);
 8001688:	2200      	movs	r2, #0
 800168a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800168e:	480e      	ldr	r0, [pc, #56]	; (80016c8 <WRIT_EN+0x50>)
 8001690:	f001 fed0 	bl	8003434 <HAL_GPIO_WritePin>
		HAL_SPI_Transmit(&hspi2, &write_en, 1, 100);
 8001694:	1df9      	adds	r1, r7, #7
 8001696:	2364      	movs	r3, #100	; 0x64
 8001698:	2201      	movs	r2, #1
 800169a:	480c      	ldr	r0, [pc, #48]	; (80016cc <WRIT_EN+0x54>)
 800169c:	f004 fe5d 	bl	800635a <HAL_SPI_Transmit>
		HAL_GPIO_WritePin(GPIOA, CS_MEM, 1);
 80016a0:	2201      	movs	r2, #1
 80016a2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80016a6:	4808      	ldr	r0, [pc, #32]	; (80016c8 <WRIT_EN+0x50>)
 80016a8:	f001 fec4 	bl	8003434 <HAL_GPIO_WritePin>
	while((STAT_READ(STAT_REG3)&0x02)!=0x02){ //Check that second to last bit (Write Enable bit) of status register is 1
 80016ac:	20c0      	movs	r0, #192	; 0xc0
 80016ae:	f7ff ff8b 	bl	80015c8 <STAT_READ>
 80016b2:	4603      	mov	r3, r0
 80016b4:	f003 0302 	and.w	r3, r3, #2
 80016b8:	2b02      	cmp	r3, #2
 80016ba:	d1e5      	bne.n	8001688 <WRIT_EN+0x10>
	}


}
 80016bc:	bf00      	nop
 80016be:	bf00      	nop
 80016c0:	3708      	adds	r7, #8
 80016c2:	46bd      	mov	sp, r7
 80016c4:	bd80      	pop	{r7, pc}
 80016c6:	bf00      	nop
 80016c8:	40020000 	.word	0x40020000
 80016cc:	20000744 	.word	0x20000744

080016d0 <WRITE_DIS>:

/**
 * Disable write permissions (Sets WEL bit in STAT_REG3 to 0)
 * */
void WRITE_DIS(void) {
 80016d0:	b580      	push	{r7, lr}
 80016d2:	b082      	sub	sp, #8
 80016d4:	af00      	add	r7, sp, #0
	uint8_t write_dis = W_DIS;
 80016d6:	2304      	movs	r3, #4
 80016d8:	71fb      	strb	r3, [r7, #7]

	while((STAT_READ(STAT_REG3)&0x02)==0x02){
 80016da:	e011      	b.n	8001700 <WRITE_DIS+0x30>
			HAL_GPIO_WritePin(GPIOA, CS_MEM, 0);
 80016dc:	2200      	movs	r2, #0
 80016de:	f44f 7180 	mov.w	r1, #256	; 0x100
 80016e2:	480e      	ldr	r0, [pc, #56]	; (800171c <WRITE_DIS+0x4c>)
 80016e4:	f001 fea6 	bl	8003434 <HAL_GPIO_WritePin>
			HAL_SPI_Transmit(&hspi2, &write_dis, 1, 100);
 80016e8:	1df9      	adds	r1, r7, #7
 80016ea:	2364      	movs	r3, #100	; 0x64
 80016ec:	2201      	movs	r2, #1
 80016ee:	480c      	ldr	r0, [pc, #48]	; (8001720 <WRITE_DIS+0x50>)
 80016f0:	f004 fe33 	bl	800635a <HAL_SPI_Transmit>
			HAL_GPIO_WritePin(GPIOA, CS_MEM, 1);
 80016f4:	2201      	movs	r2, #1
 80016f6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80016fa:	4808      	ldr	r0, [pc, #32]	; (800171c <WRITE_DIS+0x4c>)
 80016fc:	f001 fe9a 	bl	8003434 <HAL_GPIO_WritePin>
	while((STAT_READ(STAT_REG3)&0x02)==0x02){
 8001700:	20c0      	movs	r0, #192	; 0xc0
 8001702:	f7ff ff61 	bl	80015c8 <STAT_READ>
 8001706:	4603      	mov	r3, r0
 8001708:	f003 0302 	and.w	r3, r3, #2
 800170c:	2b02      	cmp	r3, #2
 800170e:	d0e5      	beq.n	80016dc <WRITE_DIS+0xc>
		}
}
 8001710:	bf00      	nop
 8001712:	bf00      	nop
 8001714:	3708      	adds	r7, #8
 8001716:	46bd      	mov	sp, r7
 8001718:	bd80      	pop	{r7, pc}
 800171a:	bf00      	nop
 800171c:	40020000 	.word	0x40020000
 8001720:	20000744 	.word	0x20000744

08001724 <block_erase>:
/**
 * Erase a 128kB (64 pages) block to 0xFF
 *
 * @param block_num - Block number to erase
 * */
void block_erase(uint16_t block_num) {
 8001724:	b580      	push	{r7, lr}
 8001726:	b084      	sub	sp, #16
 8001728:	af00      	add	r7, sp, #0
 800172a:	4603      	mov	r3, r0
 800172c:	80fb      	strh	r3, [r7, #6]
	uint16_t page_addr = block_num * BLOCK_PAGECOUNT;
 800172e:	88fb      	ldrh	r3, [r7, #6]
 8001730:	019b      	lsls	r3, r3, #6
 8001732:	81fb      	strh	r3, [r7, #14]
	uint8_t transaction [] = {BLOCK_ERS, DUMMY, page_addr>>8, page_addr};
 8001734:	23d8      	movs	r3, #216	; 0xd8
 8001736:	723b      	strb	r3, [r7, #8]
 8001738:	2300      	movs	r3, #0
 800173a:	727b      	strb	r3, [r7, #9]
 800173c:	89fb      	ldrh	r3, [r7, #14]
 800173e:	0a1b      	lsrs	r3, r3, #8
 8001740:	b29b      	uxth	r3, r3
 8001742:	b2db      	uxtb	r3, r3
 8001744:	72bb      	strb	r3, [r7, #10]
 8001746:	89fb      	ldrh	r3, [r7, #14]
 8001748:	b2db      	uxtb	r3, r3
 800174a:	72fb      	strb	r3, [r7, #11]
	WRIT_EN();
 800174c:	f7ff ff94 	bl	8001678 <WRIT_EN>
	HAL_GPIO_WritePin(GPIOA, CS_MEM, 0);
 8001750:	2200      	movs	r2, #0
 8001752:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001756:	480f      	ldr	r0, [pc, #60]	; (8001794 <block_erase+0x70>)
 8001758:	f001 fe6c 	bl	8003434 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2, transaction, 4, 100);
 800175c:	f107 0108 	add.w	r1, r7, #8
 8001760:	2364      	movs	r3, #100	; 0x64
 8001762:	2204      	movs	r2, #4
 8001764:	480c      	ldr	r0, [pc, #48]	; (8001798 <block_erase+0x74>)
 8001766:	f004 fdf8 	bl	800635a <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOA, CS_MEM, 1);
 800176a:	2201      	movs	r2, #1
 800176c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001770:	4808      	ldr	r0, [pc, #32]	; (8001794 <block_erase+0x70>)
 8001772:	f001 fe5f 	bl	8003434 <HAL_GPIO_WritePin>
	while((STAT_READ(STAT_REG3)&0x01) == 0x01);
 8001776:	bf00      	nop
 8001778:	20c0      	movs	r0, #192	; 0xc0
 800177a:	f7ff ff25 	bl	80015c8 <STAT_READ>
 800177e:	4603      	mov	r3, r0
 8001780:	f003 0301 	and.w	r3, r3, #1
 8001784:	2b01      	cmp	r3, #1
 8001786:	d0f7      	beq.n	8001778 <block_erase+0x54>
}
 8001788:	bf00      	nop
 800178a:	bf00      	nop
 800178c:	3710      	adds	r7, #16
 800178e:	46bd      	mov	sp, r7
 8001790:	bd80      	pop	{r7, pc}
 8001792:	bf00      	nop
 8001794:	40020000 	.word	0x40020000
 8001798:	20000744 	.word	0x20000744

0800179c <MEM_INIT>:
 * All we are doing here is removing write protection from entire array by setting BP bits
 * in status register 1 to zero
 *
 * */

HAL_StatusTypeDef MEM_INIT(void){
 800179c:	b580      	push	{r7, lr}
 800179e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, CS_MEM, 1);
 80017a0:	2201      	movs	r2, #1
 80017a2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80017a6:	480a      	ldr	r0, [pc, #40]	; (80017d0 <MEM_INIT+0x34>)
 80017a8:	f001 fe44 	bl	8003434 <HAL_GPIO_WritePin>

	STAT_WRITE(STAT_REG1, 0x00); //remove protection of entire memory array
 80017ac:	2100      	movs	r1, #0
 80017ae:	20a0      	movs	r0, #160	; 0xa0
 80017b0:	f7ff ff38 	bl	8001624 <STAT_WRITE>
	if (STAT_READ(STAT_REG1) != 0x00) {
 80017b4:	20a0      	movs	r0, #160	; 0xa0
 80017b6:	f7ff ff07 	bl	80015c8 <STAT_READ>
 80017ba:	4603      	mov	r3, r0
 80017bc:	2b00      	cmp	r3, #0
 80017be:	d001      	beq.n	80017c4 <MEM_INIT+0x28>
		return HAL_ERROR;
 80017c0:	2301      	movs	r3, #1
 80017c2:	e002      	b.n	80017ca <MEM_INIT+0x2e>
	}

	WRITE_DIS();
 80017c4:	f7ff ff84 	bl	80016d0 <WRITE_DIS>
	return HAL_OK;
 80017c8:	2300      	movs	r3, #0
}
 80017ca:	4618      	mov	r0, r3
 80017cc:	bd80      	pop	{r7, pc}
 80017ce:	bf00      	nop
 80017d0:	40020000 	.word	0x40020000

080017d4 <MEM_WRITE>:
 * @param data: data to write
 *
 * @param bytes: Number of bytes to write to page
 * */

HAL_StatusTypeDef MEM_WRITE(uint16_t page_addr,uint16_t col_addr,uint8_t* data,uint32_t bytes){
 80017d4:	b580      	push	{r7, lr}
 80017d6:	b086      	sub	sp, #24
 80017d8:	af00      	add	r7, sp, #0
 80017da:	60ba      	str	r2, [r7, #8]
 80017dc:	607b      	str	r3, [r7, #4]
 80017de:	4603      	mov	r3, r0
 80017e0:	81fb      	strh	r3, [r7, #14]
 80017e2:	460b      	mov	r3, r1
 80017e4:	81bb      	strh	r3, [r7, #12]
	uint8_t* setup = malloc((bytes+3)*sizeof(uint8_t)); //Extra 3 bytes for write opcode and column address
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	3303      	adds	r3, #3
 80017ea:	4618      	mov	r0, r3
 80017ec:	f00d fa32 	bl	800ec54 <malloc>
 80017f0:	4603      	mov	r3, r0
 80017f2:	617b      	str	r3, [r7, #20]
	uint8_t execute[]={WRIT_EXE, DUMMY, page_addr>>8, page_addr};
 80017f4:	2310      	movs	r3, #16
 80017f6:	743b      	strb	r3, [r7, #16]
 80017f8:	2300      	movs	r3, #0
 80017fa:	747b      	strb	r3, [r7, #17]
 80017fc:	89fb      	ldrh	r3, [r7, #14]
 80017fe:	0a1b      	lsrs	r3, r3, #8
 8001800:	b29b      	uxth	r3, r3
 8001802:	b2db      	uxtb	r3, r3
 8001804:	74bb      	strb	r3, [r7, #18]
 8001806:	89fb      	ldrh	r3, [r7, #14]
 8001808:	b2db      	uxtb	r3, r3
 800180a:	74fb      	strb	r3, [r7, #19]

	setup[0] = WRIT_LOAD;
 800180c:	697b      	ldr	r3, [r7, #20]
 800180e:	2202      	movs	r2, #2
 8001810:	701a      	strb	r2, [r3, #0]
	setup[1] = col_addr>>8;
 8001812:	89bb      	ldrh	r3, [r7, #12]
 8001814:	0a1b      	lsrs	r3, r3, #8
 8001816:	b29a      	uxth	r2, r3
 8001818:	697b      	ldr	r3, [r7, #20]
 800181a:	3301      	adds	r3, #1
 800181c:	b2d2      	uxtb	r2, r2
 800181e:	701a      	strb	r2, [r3, #0]
	setup[2] = col_addr;
 8001820:	697b      	ldr	r3, [r7, #20]
 8001822:	3302      	adds	r3, #2
 8001824:	89ba      	ldrh	r2, [r7, #12]
 8001826:	b2d2      	uxtb	r2, r2
 8001828:	701a      	strb	r2, [r3, #0]
	memcpy(&setup[3], data, bytes);
 800182a:	697b      	ldr	r3, [r7, #20]
 800182c:	3303      	adds	r3, #3
 800182e:	687a      	ldr	r2, [r7, #4]
 8001830:	68b9      	ldr	r1, [r7, #8]
 8001832:	4618      	mov	r0, r3
 8001834:	f00d fa1e 	bl	800ec74 <memcpy>

	WRIT_EN();
 8001838:	f7ff ff1e 	bl	8001678 <WRIT_EN>
	HAL_GPIO_WritePin(GPIOA, CS_MEM, 0);
 800183c:	2200      	movs	r2, #0
 800183e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001842:	482a      	ldr	r0, [pc, #168]	; (80018ec <MEM_WRITE+0x118>)
 8001844:	f001 fdf6 	bl	8003434 <HAL_GPIO_WritePin>
	if(HAL_SPI_Transmit(&hspi2, setup, bytes+3, 100)!=HAL_OK){ //load data to internal buffer
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	b29b      	uxth	r3, r3
 800184c:	3303      	adds	r3, #3
 800184e:	b29a      	uxth	r2, r3
 8001850:	2364      	movs	r3, #100	; 0x64
 8001852:	6979      	ldr	r1, [r7, #20]
 8001854:	4826      	ldr	r0, [pc, #152]	; (80018f0 <MEM_WRITE+0x11c>)
 8001856:	f004 fd80 	bl	800635a <HAL_SPI_Transmit>
 800185a:	4603      	mov	r3, r0
 800185c:	2b00      	cmp	r3, #0
 800185e:	d007      	beq.n	8001870 <MEM_WRITE+0x9c>
		HAL_GPIO_WritePin(GPIOA, CS_MEM, 1);
 8001860:	2201      	movs	r2, #1
 8001862:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001866:	4821      	ldr	r0, [pc, #132]	; (80018ec <MEM_WRITE+0x118>)
 8001868:	f001 fde4 	bl	8003434 <HAL_GPIO_WritePin>
		return(HAL_ERROR);
 800186c:	2301      	movs	r3, #1
 800186e:	e039      	b.n	80018e4 <MEM_WRITE+0x110>
	}
	HAL_GPIO_WritePin(GPIOA, CS_MEM, 1);
 8001870:	2201      	movs	r2, #1
 8001872:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001876:	481d      	ldr	r0, [pc, #116]	; (80018ec <MEM_WRITE+0x118>)
 8001878:	f001 fddc 	bl	8003434 <HAL_GPIO_WritePin>

	while((STAT_READ(STAT_REG3)&0x01) == 0x01); //Wait here until busy bit is cleared
 800187c:	bf00      	nop
 800187e:	20c0      	movs	r0, #192	; 0xc0
 8001880:	f7ff fea2 	bl	80015c8 <STAT_READ>
 8001884:	4603      	mov	r3, r0
 8001886:	f003 0301 	and.w	r3, r3, #1
 800188a:	2b01      	cmp	r3, #1
 800188c:	d0f7      	beq.n	800187e <MEM_WRITE+0xaa>

	HAL_GPIO_WritePin(GPIOA, CS_MEM, 0);
 800188e:	2200      	movs	r2, #0
 8001890:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001894:	4815      	ldr	r0, [pc, #84]	; (80018ec <MEM_WRITE+0x118>)
 8001896:	f001 fdcd 	bl	8003434 <HAL_GPIO_WritePin>
	if(HAL_SPI_Transmit(&hspi2, execute, 4, 100)!=HAL_OK){ //Send command to dump internal buffer data to memory array
 800189a:	f107 0110 	add.w	r1, r7, #16
 800189e:	2364      	movs	r3, #100	; 0x64
 80018a0:	2204      	movs	r2, #4
 80018a2:	4813      	ldr	r0, [pc, #76]	; (80018f0 <MEM_WRITE+0x11c>)
 80018a4:	f004 fd59 	bl	800635a <HAL_SPI_Transmit>
 80018a8:	4603      	mov	r3, r0
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	d007      	beq.n	80018be <MEM_WRITE+0xea>
		HAL_GPIO_WritePin(GPIOA, CS_MEM, 1);
 80018ae:	2201      	movs	r2, #1
 80018b0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80018b4:	480d      	ldr	r0, [pc, #52]	; (80018ec <MEM_WRITE+0x118>)
 80018b6:	f001 fdbd 	bl	8003434 <HAL_GPIO_WritePin>
		return(HAL_ERROR);
 80018ba:	2301      	movs	r3, #1
 80018bc:	e012      	b.n	80018e4 <MEM_WRITE+0x110>
	}
	HAL_GPIO_WritePin(GPIOA, CS_MEM, 1);
 80018be:	2201      	movs	r2, #1
 80018c0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80018c4:	4809      	ldr	r0, [pc, #36]	; (80018ec <MEM_WRITE+0x118>)
 80018c6:	f001 fdb5 	bl	8003434 <HAL_GPIO_WritePin>

	while((STAT_READ(STAT_REG3)&0x01) == 0x01);
 80018ca:	bf00      	nop
 80018cc:	20c0      	movs	r0, #192	; 0xc0
 80018ce:	f7ff fe7b 	bl	80015c8 <STAT_READ>
 80018d2:	4603      	mov	r3, r0
 80018d4:	f003 0301 	and.w	r3, r3, #1
 80018d8:	2b01      	cmp	r3, #1
 80018da:	d0f7      	beq.n	80018cc <MEM_WRITE+0xf8>
	free(setup);
 80018dc:	6978      	ldr	r0, [r7, #20]
 80018de:	f00d f9c1 	bl	800ec64 <free>
	return(HAL_OK);
 80018e2:	2300      	movs	r3, #0

}
 80018e4:	4618      	mov	r0, r3
 80018e6:	3718      	adds	r7, #24
 80018e8:	46bd      	mov	sp, r7
 80018ea:	bd80      	pop	{r7, pc}
 80018ec:	40020000 	.word	0x40020000
 80018f0:	20000744 	.word	0x20000744

080018f4 <MEM_READPAGE>:
 * @param bytes: Number of bytes to read from data buffer
 *
 * !!Note data must first be shifted from memory array into internal data buffer and then can be read!!
 * */

HAL_StatusTypeDef MEM_READPAGE(uint16_t page_addr,uint16_t col_addr,uint8_t* data,uint32_t bytes){ //Read one 2KiB page. Data will be put into internal buffer which can then be read. Wait at least tDR or until busy bit is clear
 80018f4:	b580      	push	{r7, lr}
 80018f6:	b08c      	sub	sp, #48	; 0x30
 80018f8:	af02      	add	r7, sp, #8
 80018fa:	60ba      	str	r2, [r7, #8]
 80018fc:	607b      	str	r3, [r7, #4]
 80018fe:	4603      	mov	r3, r0
 8001900:	81fb      	strh	r3, [r7, #14]
 8001902:	460b      	mov	r3, r1
 8001904:	81bb      	strh	r3, [r7, #12]
	uint8_t transaction[]={READ_PAGE, DUMMY, page_addr>>8, page_addr};
 8001906:	2313      	movs	r3, #19
 8001908:	753b      	strb	r3, [r7, #20]
 800190a:	2300      	movs	r3, #0
 800190c:	757b      	strb	r3, [r7, #21]
 800190e:	89fb      	ldrh	r3, [r7, #14]
 8001910:	0a1b      	lsrs	r3, r3, #8
 8001912:	b29b      	uxth	r3, r3
 8001914:	b2db      	uxtb	r3, r3
 8001916:	75bb      	strb	r3, [r7, #22]
 8001918:	89fb      	ldrh	r3, [r7, #14]
 800191a:	b2db      	uxtb	r3, r3
 800191c:	75fb      	strb	r3, [r7, #23]
	uint8_t transaction_size = sizeof(transaction)/sizeof(transaction[0]);
 800191e:	2304      	movs	r3, #4
 8001920:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
	uint8_t* read_command = malloc(bytes+transaction_size); //Must allocate here since array may be too big for FreeRTOS task stack
 8001924:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	4413      	add	r3, r2
 800192c:	4618      	mov	r0, r3
 800192e:	f00d f991 	bl	800ec54 <malloc>
 8001932:	4603      	mov	r3, r0
 8001934:	61fb      	str	r3, [r7, #28]
	uint8_t* rec_data = malloc(bytes+transaction_size);
 8001936:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	4413      	add	r3, r2
 800193e:	4618      	mov	r0, r3
 8001940:	f00d f988 	bl	800ec54 <malloc>
 8001944:	4603      	mov	r3, r0
 8001946:	61bb      	str	r3, [r7, #24]

	memset(read_command, 0, bytes+transaction_size);
 8001948:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	4413      	add	r3, r2
 8001950:	461a      	mov	r2, r3
 8001952:	2100      	movs	r1, #0
 8001954:	69f8      	ldr	r0, [r7, #28]
 8001956:	f00d f99b 	bl	800ec90 <memset>
	read_command[0]=READ_BUF;
 800195a:	69fb      	ldr	r3, [r7, #28]
 800195c:	2203      	movs	r2, #3
 800195e:	701a      	strb	r2, [r3, #0]
	read_command[1]= col_addr>>8;
 8001960:	89bb      	ldrh	r3, [r7, #12]
 8001962:	0a1b      	lsrs	r3, r3, #8
 8001964:	b29a      	uxth	r2, r3
 8001966:	69fb      	ldr	r3, [r7, #28]
 8001968:	3301      	adds	r3, #1
 800196a:	b2d2      	uxtb	r2, r2
 800196c:	701a      	strb	r2, [r3, #0]
	read_command[2] = col_addr;
 800196e:	69fb      	ldr	r3, [r7, #28]
 8001970:	3302      	adds	r3, #2
 8001972:	89ba      	ldrh	r2, [r7, #12]
 8001974:	b2d2      	uxtb	r2, r2
 8001976:	701a      	strb	r2, [r3, #0]
	read_command[3] = DUMMY;
 8001978:	69fb      	ldr	r3, [r7, #28]
 800197a:	3303      	adds	r3, #3
 800197c:	2200      	movs	r2, #0
 800197e:	701a      	strb	r2, [r3, #0]

	HAL_GPIO_WritePin(GPIOA, CS_MEM, 0);
 8001980:	2200      	movs	r2, #0
 8001982:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001986:	483c      	ldr	r0, [pc, #240]	; (8001a78 <MEM_READPAGE+0x184>)
 8001988:	f001 fd54 	bl	8003434 <HAL_GPIO_WritePin>
	if(HAL_SPI_Transmit(&hspi2, transaction, 4, 100)!=HAL_OK){ //load data to internal buffer
 800198c:	f107 0114 	add.w	r1, r7, #20
 8001990:	2364      	movs	r3, #100	; 0x64
 8001992:	2204      	movs	r2, #4
 8001994:	4839      	ldr	r0, [pc, #228]	; (8001a7c <MEM_READPAGE+0x188>)
 8001996:	f004 fce0 	bl	800635a <HAL_SPI_Transmit>
 800199a:	4603      	mov	r3, r0
 800199c:	2b00      	cmp	r3, #0
 800199e:	d007      	beq.n	80019b0 <MEM_READPAGE+0xbc>
		HAL_GPIO_WritePin(GPIOA, CS_MEM, 1);
 80019a0:	2201      	movs	r2, #1
 80019a2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80019a6:	4834      	ldr	r0, [pc, #208]	; (8001a78 <MEM_READPAGE+0x184>)
 80019a8:	f001 fd44 	bl	8003434 <HAL_GPIO_WritePin>
		return(HAL_ERROR);
 80019ac:	2301      	movs	r3, #1
 80019ae:	e05e      	b.n	8001a6e <MEM_READPAGE+0x17a>
	}
	HAL_GPIO_WritePin(GPIOA, CS_MEM, 1);
 80019b0:	2201      	movs	r2, #1
 80019b2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80019b6:	4830      	ldr	r0, [pc, #192]	; (8001a78 <MEM_READPAGE+0x184>)
 80019b8:	f001 fd3c 	bl	8003434 <HAL_GPIO_WritePin>

	while((STAT_READ(STAT_REG3)&0x01) == 0x01); //Wait here until BUSY bit is cleared
 80019bc:	bf00      	nop
 80019be:	20c0      	movs	r0, #192	; 0xc0
 80019c0:	f7ff fe02 	bl	80015c8 <STAT_READ>
 80019c4:	4603      	mov	r3, r0
 80019c6:	f003 0301 	and.w	r3, r3, #1
 80019ca:	2b01      	cmp	r3, #1
 80019cc:	d0f7      	beq.n	80019be <MEM_READPAGE+0xca>

	HAL_GPIO_WritePin(GPIOA, CS_MEM, 0);
 80019ce:	2200      	movs	r2, #0
 80019d0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80019d4:	4828      	ldr	r0, [pc, #160]	; (8001a78 <MEM_READPAGE+0x184>)
 80019d6:	f001 fd2d 	bl	8003434 <HAL_GPIO_WritePin>
	if(HAL_SPI_TransmitReceive(&hspi2, read_command, rec_data, bytes+transaction_size, 100)!=HAL_OK){
 80019da:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80019de:	b29a      	uxth	r2, r3
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	b29b      	uxth	r3, r3
 80019e4:	4413      	add	r3, r2
 80019e6:	b29b      	uxth	r3, r3
 80019e8:	2264      	movs	r2, #100	; 0x64
 80019ea:	9200      	str	r2, [sp, #0]
 80019ec:	69ba      	ldr	r2, [r7, #24]
 80019ee:	69f9      	ldr	r1, [r7, #28]
 80019f0:	4822      	ldr	r0, [pc, #136]	; (8001a7c <MEM_READPAGE+0x188>)
 80019f2:	f004 fdee 	bl	80065d2 <HAL_SPI_TransmitReceive>
 80019f6:	4603      	mov	r3, r0
 80019f8:	2b00      	cmp	r3, #0
 80019fa:	d007      	beq.n	8001a0c <MEM_READPAGE+0x118>
		HAL_GPIO_WritePin(GPIOA, CS_MEM, 1);
 80019fc:	2201      	movs	r2, #1
 80019fe:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001a02:	481d      	ldr	r0, [pc, #116]	; (8001a78 <MEM_READPAGE+0x184>)
 8001a04:	f001 fd16 	bl	8003434 <HAL_GPIO_WritePin>
		return(HAL_ERROR);
 8001a08:	2301      	movs	r3, #1
 8001a0a:	e030      	b.n	8001a6e <MEM_READPAGE+0x17a>
	}
	HAL_GPIO_WritePin(GPIOA, CS_MEM, 1);
 8001a0c:	2201      	movs	r2, #1
 8001a0e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001a12:	4819      	ldr	r0, [pc, #100]	; (8001a78 <MEM_READPAGE+0x184>)
 8001a14:	f001 fd0e 	bl	8003434 <HAL_GPIO_WritePin>

	while((STAT_READ(STAT_REG3)&0x01) == 0x01);
 8001a18:	bf00      	nop
 8001a1a:	20c0      	movs	r0, #192	; 0xc0
 8001a1c:	f7ff fdd4 	bl	80015c8 <STAT_READ>
 8001a20:	4603      	mov	r3, r0
 8001a22:	f003 0301 	and.w	r3, r3, #1
 8001a26:	2b01      	cmp	r3, #1
 8001a28:	d0f7      	beq.n	8001a1a <MEM_READPAGE+0x126>

	if (bytes == 1) {
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	2b01      	cmp	r3, #1
 8001a2e:	d104      	bne.n	8001a3a <MEM_READPAGE+0x146>
		*data = rec_data[4];
 8001a30:	69bb      	ldr	r3, [r7, #24]
 8001a32:	791a      	ldrb	r2, [r3, #4]
 8001a34:	68bb      	ldr	r3, [r7, #8]
 8001a36:	701a      	strb	r2, [r3, #0]
 8001a38:	e012      	b.n	8001a60 <MEM_READPAGE+0x16c>
	} else {
		for(int i = 0; i < bytes; i++){
 8001a3a:	2300      	movs	r3, #0
 8001a3c:	627b      	str	r3, [r7, #36]	; 0x24
 8001a3e:	e00b      	b.n	8001a58 <MEM_READPAGE+0x164>
				data[i] = rec_data[i+4]; //+4 as first four elements of rec_data are meaningless
 8001a40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a42:	3304      	adds	r3, #4
 8001a44:	69ba      	ldr	r2, [r7, #24]
 8001a46:	441a      	add	r2, r3
 8001a48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a4a:	68b9      	ldr	r1, [r7, #8]
 8001a4c:	440b      	add	r3, r1
 8001a4e:	7812      	ldrb	r2, [r2, #0]
 8001a50:	701a      	strb	r2, [r3, #0]
		for(int i = 0; i < bytes; i++){
 8001a52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a54:	3301      	adds	r3, #1
 8001a56:	627b      	str	r3, [r7, #36]	; 0x24
 8001a58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a5a:	687a      	ldr	r2, [r7, #4]
 8001a5c:	429a      	cmp	r2, r3
 8001a5e:	d8ef      	bhi.n	8001a40 <MEM_READPAGE+0x14c>
		}
	}
	free(read_command);
 8001a60:	69f8      	ldr	r0, [r7, #28]
 8001a62:	f00d f8ff 	bl	800ec64 <free>
	free(rec_data);
 8001a66:	69b8      	ldr	r0, [r7, #24]
 8001a68:	f00d f8fc 	bl	800ec64 <free>
	return(HAL_OK);
 8001a6c:	2300      	movs	r3, #0

}
 8001a6e:	4618      	mov	r0, r3
 8001a70:	3728      	adds	r7, #40	; 0x28
 8001a72:	46bd      	mov	sp, r7
 8001a74:	bd80      	pop	{r7, pc}
 8001a76:	bf00      	nop
 8001a78:	40020000 	.word	0x40020000
 8001a7c:	20000744 	.word	0x20000744

08001a80 <BUZZ>:
	CDC_Transmit_FS(rec, 3);
	HAL_Delay(1);
	CDC_Transmit_FS(&lev, 1);
}

void BUZZ(void){
 8001a80:	b580      	push	{r7, lr}
 8001a82:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 8001a84:	2108      	movs	r1, #8
 8001a86:	4806      	ldr	r0, [pc, #24]	; (8001aa0 <BUZZ+0x20>)
 8001a88:	f005 f99e 	bl	8006dc8 <HAL_TIM_PWM_Start>
	HAL_Delay(1000);
 8001a8c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001a90:	f001 fa2e 	bl	8002ef0 <HAL_Delay>
	HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_3);
 8001a94:	2108      	movs	r1, #8
 8001a96:	4802      	ldr	r0, [pc, #8]	; (8001aa0 <BUZZ+0x20>)
 8001a98:	f005 fa46 	bl	8006f28 <HAL_TIM_PWM_Stop>
}
 8001a9c:	bf00      	nop
 8001a9e:	bd80      	pop	{r7, pc}
 8001aa0:	2000079c 	.word	0x2000079c

08001aa4 <choose>:

int choose (const Screen* screen,int* flag, uint32_t* count, int max, int restopt) {
 8001aa4:	b580      	push	{r7, lr}
 8001aa6:	b084      	sub	sp, #16
 8001aa8:	af00      	add	r7, sp, #0
 8001aaa:	60f8      	str	r0, [r7, #12]
 8001aac:	60b9      	str	r1, [r7, #8]
 8001aae:	607a      	str	r2, [r7, #4]
 8001ab0:	603b      	str	r3, [r7, #0]
	if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_1)==0){
 8001ab2:	2102      	movs	r1, #2
 8001ab4:	4820      	ldr	r0, [pc, #128]	; (8001b38 <choose+0x94>)
 8001ab6:	f001 fca5 	bl	8003404 <HAL_GPIO_ReadPin>
 8001aba:	4603      	mov	r3, r0
 8001abc:	2b00      	cmp	r3, #0
 8001abe:	d136      	bne.n	8001b2e <choose+0x8a>
	 	    __HAL_TIM_SET_COUNTER(&htim3,0);
 8001ac0:	4b1e      	ldr	r3, [pc, #120]	; (8001b3c <choose+0x98>)
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	2200      	movs	r2, #0
 8001ac6:	625a      	str	r2, [r3, #36]	; 0x24
	 	    while(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_1)==0){
 8001ac8:	e012      	b.n	8001af0 <choose+0x4c>
	 	    	HAL_TIM_Base_Start(&htim3);
 8001aca:	481c      	ldr	r0, [pc, #112]	; (8001b3c <choose+0x98>)
 8001acc:	f005 f83e 	bl	8006b4c <HAL_TIM_Base_Start>
	 	    	if(__HAL_TIM_GET_COUNTER(&htim3)==999){
 8001ad0:	4b1a      	ldr	r3, [pc, #104]	; (8001b3c <choose+0x98>)
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ad6:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001ada:	4293      	cmp	r3, r2
 8001adc:	d108      	bne.n	8001af0 <choose+0x4c>
	 	    		HAL_TIM_Base_Stop(&htim3);
 8001ade:	4817      	ldr	r0, [pc, #92]	; (8001b3c <choose+0x98>)
 8001ae0:	f005 f88e 	bl	8006c00 <HAL_TIM_Base_Stop>
	 	    		*flag = 1;
 8001ae4:	68bb      	ldr	r3, [r7, #8]
 8001ae6:	2201      	movs	r2, #1
 8001ae8:	601a      	str	r2, [r3, #0]
	 	    		return(*count);
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	e01e      	b.n	8001b2e <choose+0x8a>
	 	    while(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_1)==0){
 8001af0:	2102      	movs	r1, #2
 8001af2:	4811      	ldr	r0, [pc, #68]	; (8001b38 <choose+0x94>)
 8001af4:	f001 fc86 	bl	8003404 <HAL_GPIO_ReadPin>
 8001af8:	4603      	mov	r3, r0
 8001afa:	2b00      	cmp	r3, #0
 8001afc:	d0e5      	beq.n	8001aca <choose+0x26>
	 	    		}
	 	    	}
	 	    (*count)++;
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	1c5a      	adds	r2, r3, #1
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	601a      	str	r2, [r3, #0]
	 	    if (*count == max) {
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	681a      	ldr	r2, [r3, #0]
 8001b0c:	683b      	ldr	r3, [r7, #0]
 8001b0e:	429a      	cmp	r2, r3
 8001b10:	d102      	bne.n	8001b18 <choose+0x74>
	 	    	*count = 0;
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	2200      	movs	r2, #0
 8001b16:	601a      	str	r2, [r3, #0]
	 	    }
	 	    OLED_SELECT(screen, *count, restopt);
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	b2db      	uxtb	r3, r3
 8001b1e:	69ba      	ldr	r2, [r7, #24]
 8001b20:	4619      	mov	r1, r3
 8001b22:	68f8      	ldr	r0, [r7, #12]
 8001b24:	f7ff fc0e 	bl	8001344 <OLED_SELECT>
	 	    HAL_TIM_Base_Stop(&htim3);
 8001b28:	4804      	ldr	r0, [pc, #16]	; (8001b3c <choose+0x98>)
 8001b2a:	f005 f869 	bl	8006c00 <HAL_TIM_Base_Stop>
	 	}
}
 8001b2e:	4618      	mov	r0, r3
 8001b30:	3710      	adds	r7, #16
 8001b32:	46bd      	mov	sp, r7
 8001b34:	bd80      	pop	{r7, pc}
 8001b36:	bf00      	nop
 8001b38:	40020000 	.word	0x40020000
 8001b3c:	200007e4 	.word	0x200007e4

08001b40 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001b40:	b580      	push	{r7, lr}
 8001b42:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001b44:	f001 f992 	bl	8002e6c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001b48:	f000 f872 	bl	8001c30 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001b4c:	f000 fa3a 	bl	8001fc4 <MX_GPIO_Init>
  MX_I2C1_Init();
 8001b50:	f000 f8d8 	bl	8001d04 <MX_I2C1_Init>
  MX_SPI1_Init();
 8001b54:	f000 f904 	bl	8001d60 <MX_SPI1_Init>
  MX_SPI2_Init();
 8001b58:	f000 f93a 	bl	8001dd0 <MX_SPI2_Init>
  MX_TIM2_Init();
 8001b5c:	f000 f96e 	bl	8001e3c <MX_TIM2_Init>
  MX_TIM3_Init();
 8001b60:	f000 f9e2 	bl	8001f28 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8001b64:	f009 fc60 	bl	800b428 <osKernelInitialize>
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of UidtoFound */
  UidtoFoundHandle = osMessageQueueNew (1, sizeof(Card*), &UidtoFound_attributes);
 8001b68:	4a1d      	ldr	r2, [pc, #116]	; (8001be0 <main+0xa0>)
 8001b6a:	2104      	movs	r1, #4
 8001b6c:	2001      	movs	r0, #1
 8001b6e:	f009 fd53 	bl	800b618 <osMessageQueueNew>
 8001b72:	4603      	mov	r3, r0
 8001b74:	4a1b      	ldr	r2, [pc, #108]	; (8001be4 <main+0xa4>)
 8001b76:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of PERIPHINIT */
  PERIPHINITHandle = osThreadNew(Start_Init, NULL, &PERIPHINIT_attributes);
 8001b78:	4a1b      	ldr	r2, [pc, #108]	; (8001be8 <main+0xa8>)
 8001b7a:	2100      	movs	r1, #0
 8001b7c:	481b      	ldr	r0, [pc, #108]	; (8001bec <main+0xac>)
 8001b7e:	f009 fc9d 	bl	800b4bc <osThreadNew>
 8001b82:	4603      	mov	r3, r0
 8001b84:	4a1a      	ldr	r2, [pc, #104]	; (8001bf0 <main+0xb0>)
 8001b86:	6013      	str	r3, [r2, #0]

  /* creation of ReadCard */
  ReadCardHandle = osThreadNew(StartReadCard, NULL, &ReadCard_attributes);
 8001b88:	4a1a      	ldr	r2, [pc, #104]	; (8001bf4 <main+0xb4>)
 8001b8a:	2100      	movs	r1, #0
 8001b8c:	481a      	ldr	r0, [pc, #104]	; (8001bf8 <main+0xb8>)
 8001b8e:	f009 fc95 	bl	800b4bc <osThreadNew>
 8001b92:	4603      	mov	r3, r0
 8001b94:	4a19      	ldr	r2, [pc, #100]	; (8001bfc <main+0xbc>)
 8001b96:	6013      	str	r3, [r2, #0]

  /* creation of WriteCard */
  WriteCardHandle = osThreadNew(StartWriteCard, NULL, &WriteCard_attributes);
 8001b98:	4a19      	ldr	r2, [pc, #100]	; (8001c00 <main+0xc0>)
 8001b9a:	2100      	movs	r1, #0
 8001b9c:	4819      	ldr	r0, [pc, #100]	; (8001c04 <main+0xc4>)
 8001b9e:	f009 fc8d 	bl	800b4bc <osThreadNew>
 8001ba2:	4603      	mov	r3, r0
 8001ba4:	4a18      	ldr	r2, [pc, #96]	; (8001c08 <main+0xc8>)
 8001ba6:	6013      	str	r3, [r2, #0]

  /* creation of Home */
  HomeHandle = osThreadNew(StartHome, NULL, &Home_attributes);
 8001ba8:	4a18      	ldr	r2, [pc, #96]	; (8001c0c <main+0xcc>)
 8001baa:	2100      	movs	r1, #0
 8001bac:	4818      	ldr	r0, [pc, #96]	; (8001c10 <main+0xd0>)
 8001bae:	f009 fc85 	bl	800b4bc <osThreadNew>
 8001bb2:	4603      	mov	r3, r0
 8001bb4:	4a17      	ldr	r2, [pc, #92]	; (8001c14 <main+0xd4>)
 8001bb6:	6013      	str	r3, [r2, #0]

  /* creation of CardFound */
  CardFoundHandle = osThreadNew(CardFoundStart, NULL, &CardFound_attributes);
 8001bb8:	4a17      	ldr	r2, [pc, #92]	; (8001c18 <main+0xd8>)
 8001bba:	2100      	movs	r1, #0
 8001bbc:	4817      	ldr	r0, [pc, #92]	; (8001c1c <main+0xdc>)
 8001bbe:	f009 fc7d 	bl	800b4bc <osThreadNew>
 8001bc2:	4603      	mov	r3, r0
 8001bc4:	4a16      	ldr	r2, [pc, #88]	; (8001c20 <main+0xe0>)
 8001bc6:	6013      	str	r3, [r2, #0]

  /* creation of ShowFiles */
  ShowFilesHandle = osThreadNew(StartShowFiles, NULL, &ShowFiles_attributes);
 8001bc8:	4a16      	ldr	r2, [pc, #88]	; (8001c24 <main+0xe4>)
 8001bca:	2100      	movs	r1, #0
 8001bcc:	4816      	ldr	r0, [pc, #88]	; (8001c28 <main+0xe8>)
 8001bce:	f009 fc75 	bl	800b4bc <osThreadNew>
 8001bd2:	4603      	mov	r3, r0
 8001bd4:	4a15      	ldr	r2, [pc, #84]	; (8001c2c <main+0xec>)
 8001bd6:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8001bd8:	f009 fc4a 	bl	800b470 <osKernelStart>
  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001bdc:	e7fe      	b.n	8001bdc <main+0x9c>
 8001bde:	bf00      	nop
 8001be0:	0800fac0 	.word	0x0800fac0
 8001be4:	20000844 	.word	0x20000844
 8001be8:	0800f9e8 	.word	0x0800f9e8
 8001bec:	080020ad 	.word	0x080020ad
 8001bf0:	2000082c 	.word	0x2000082c
 8001bf4:	0800fa0c 	.word	0x0800fa0c
 8001bf8:	0800214d 	.word	0x0800214d
 8001bfc:	20000830 	.word	0x20000830
 8001c00:	0800fa30 	.word	0x0800fa30
 8001c04:	080021d1 	.word	0x080021d1
 8001c08:	20000834 	.word	0x20000834
 8001c0c:	0800fa54 	.word	0x0800fa54
 8001c10:	080021fd 	.word	0x080021fd
 8001c14:	20000838 	.word	0x20000838
 8001c18:	0800fa78 	.word	0x0800fa78
 8001c1c:	080022a1 	.word	0x080022a1
 8001c20:	2000083c 	.word	0x2000083c
 8001c24:	0800fa9c 	.word	0x0800fa9c
 8001c28:	08002371 	.word	0x08002371
 8001c2c:	20000840 	.word	0x20000840

08001c30 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001c30:	b580      	push	{r7, lr}
 8001c32:	b094      	sub	sp, #80	; 0x50
 8001c34:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001c36:	f107 0320 	add.w	r3, r7, #32
 8001c3a:	2230      	movs	r2, #48	; 0x30
 8001c3c:	2100      	movs	r1, #0
 8001c3e:	4618      	mov	r0, r3
 8001c40:	f00d f826 	bl	800ec90 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001c44:	f107 030c 	add.w	r3, r7, #12
 8001c48:	2200      	movs	r2, #0
 8001c4a:	601a      	str	r2, [r3, #0]
 8001c4c:	605a      	str	r2, [r3, #4]
 8001c4e:	609a      	str	r2, [r3, #8]
 8001c50:	60da      	str	r2, [r3, #12]
 8001c52:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001c54:	2300      	movs	r3, #0
 8001c56:	60bb      	str	r3, [r7, #8]
 8001c58:	4b28      	ldr	r3, [pc, #160]	; (8001cfc <SystemClock_Config+0xcc>)
 8001c5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c5c:	4a27      	ldr	r2, [pc, #156]	; (8001cfc <SystemClock_Config+0xcc>)
 8001c5e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001c62:	6413      	str	r3, [r2, #64]	; 0x40
 8001c64:	4b25      	ldr	r3, [pc, #148]	; (8001cfc <SystemClock_Config+0xcc>)
 8001c66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c68:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c6c:	60bb      	str	r3, [r7, #8]
 8001c6e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8001c70:	2300      	movs	r3, #0
 8001c72:	607b      	str	r3, [r7, #4]
 8001c74:	4b22      	ldr	r3, [pc, #136]	; (8001d00 <SystemClock_Config+0xd0>)
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001c7c:	4a20      	ldr	r2, [pc, #128]	; (8001d00 <SystemClock_Config+0xd0>)
 8001c7e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001c82:	6013      	str	r3, [r2, #0]
 8001c84:	4b1e      	ldr	r3, [pc, #120]	; (8001d00 <SystemClock_Config+0xd0>)
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001c8c:	607b      	str	r3, [r7, #4]
 8001c8e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001c90:	2301      	movs	r3, #1
 8001c92:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001c94:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001c98:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001c9a:	2302      	movs	r3, #2
 8001c9c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001c9e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001ca2:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001ca4:	2308      	movs	r3, #8
 8001ca6:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001ca8:	23a8      	movs	r3, #168	; 0xa8
 8001caa:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8001cac:	2304      	movs	r3, #4
 8001cae:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001cb0:	2307      	movs	r3, #7
 8001cb2:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001cb4:	f107 0320 	add.w	r3, r7, #32
 8001cb8:	4618      	mov	r0, r3
 8001cba:	f003 fe11 	bl	80058e0 <HAL_RCC_OscConfig>
 8001cbe:	4603      	mov	r3, r0
 8001cc0:	2b00      	cmp	r3, #0
 8001cc2:	d001      	beq.n	8001cc8 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8001cc4:	f000 fbb4 	bl	8002430 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001cc8:	230f      	movs	r3, #15
 8001cca:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001ccc:	2302      	movs	r3, #2
 8001cce:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001cd0:	2300      	movs	r3, #0
 8001cd2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001cd4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001cd8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001cda:	2300      	movs	r3, #0
 8001cdc:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001cde:	f107 030c 	add.w	r3, r7, #12
 8001ce2:	2102      	movs	r1, #2
 8001ce4:	4618      	mov	r0, r3
 8001ce6:	f004 f873 	bl	8005dd0 <HAL_RCC_ClockConfig>
 8001cea:	4603      	mov	r3, r0
 8001cec:	2b00      	cmp	r3, #0
 8001cee:	d001      	beq.n	8001cf4 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8001cf0:	f000 fb9e 	bl	8002430 <Error_Handler>
  }
}
 8001cf4:	bf00      	nop
 8001cf6:	3750      	adds	r7, #80	; 0x50
 8001cf8:	46bd      	mov	sp, r7
 8001cfa:	bd80      	pop	{r7, pc}
 8001cfc:	40023800 	.word	0x40023800
 8001d00:	40007000 	.word	0x40007000

08001d04 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001d04:	b580      	push	{r7, lr}
 8001d06:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001d08:	4b12      	ldr	r3, [pc, #72]	; (8001d54 <MX_I2C1_Init+0x50>)
 8001d0a:	4a13      	ldr	r2, [pc, #76]	; (8001d58 <MX_I2C1_Init+0x54>)
 8001d0c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001d0e:	4b11      	ldr	r3, [pc, #68]	; (8001d54 <MX_I2C1_Init+0x50>)
 8001d10:	4a12      	ldr	r2, [pc, #72]	; (8001d5c <MX_I2C1_Init+0x58>)
 8001d12:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001d14:	4b0f      	ldr	r3, [pc, #60]	; (8001d54 <MX_I2C1_Init+0x50>)
 8001d16:	2200      	movs	r2, #0
 8001d18:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001d1a:	4b0e      	ldr	r3, [pc, #56]	; (8001d54 <MX_I2C1_Init+0x50>)
 8001d1c:	2200      	movs	r2, #0
 8001d1e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001d20:	4b0c      	ldr	r3, [pc, #48]	; (8001d54 <MX_I2C1_Init+0x50>)
 8001d22:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001d26:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001d28:	4b0a      	ldr	r3, [pc, #40]	; (8001d54 <MX_I2C1_Init+0x50>)
 8001d2a:	2200      	movs	r2, #0
 8001d2c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001d2e:	4b09      	ldr	r3, [pc, #36]	; (8001d54 <MX_I2C1_Init+0x50>)
 8001d30:	2200      	movs	r2, #0
 8001d32:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001d34:	4b07      	ldr	r3, [pc, #28]	; (8001d54 <MX_I2C1_Init+0x50>)
 8001d36:	2200      	movs	r2, #0
 8001d38:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001d3a:	4b06      	ldr	r3, [pc, #24]	; (8001d54 <MX_I2C1_Init+0x50>)
 8001d3c:	2200      	movs	r2, #0
 8001d3e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001d40:	4804      	ldr	r0, [pc, #16]	; (8001d54 <MX_I2C1_Init+0x50>)
 8001d42:	f001 fb91 	bl	8003468 <HAL_I2C_Init>
 8001d46:	4603      	mov	r3, r0
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	d001      	beq.n	8001d50 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001d4c:	f000 fb70 	bl	8002430 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001d50:	bf00      	nop
 8001d52:	bd80      	pop	{r7, pc}
 8001d54:	20000698 	.word	0x20000698
 8001d58:	40005400 	.word	0x40005400
 8001d5c:	000186a0 	.word	0x000186a0

08001d60 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001d60:	b580      	push	{r7, lr}
 8001d62:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001d64:	4b18      	ldr	r3, [pc, #96]	; (8001dc8 <MX_SPI1_Init+0x68>)
 8001d66:	4a19      	ldr	r2, [pc, #100]	; (8001dcc <MX_SPI1_Init+0x6c>)
 8001d68:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001d6a:	4b17      	ldr	r3, [pc, #92]	; (8001dc8 <MX_SPI1_Init+0x68>)
 8001d6c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001d70:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_1LINE;
 8001d72:	4b15      	ldr	r3, [pc, #84]	; (8001dc8 <MX_SPI1_Init+0x68>)
 8001d74:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8001d78:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001d7a:	4b13      	ldr	r3, [pc, #76]	; (8001dc8 <MX_SPI1_Init+0x68>)
 8001d7c:	2200      	movs	r2, #0
 8001d7e:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001d80:	4b11      	ldr	r3, [pc, #68]	; (8001dc8 <MX_SPI1_Init+0x68>)
 8001d82:	2200      	movs	r2, #0
 8001d84:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001d86:	4b10      	ldr	r3, [pc, #64]	; (8001dc8 <MX_SPI1_Init+0x68>)
 8001d88:	2200      	movs	r2, #0
 8001d8a:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001d8c:	4b0e      	ldr	r3, [pc, #56]	; (8001dc8 <MX_SPI1_Init+0x68>)
 8001d8e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001d92:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8001d94:	4b0c      	ldr	r3, [pc, #48]	; (8001dc8 <MX_SPI1_Init+0x68>)
 8001d96:	2218      	movs	r2, #24
 8001d98:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001d9a:	4b0b      	ldr	r3, [pc, #44]	; (8001dc8 <MX_SPI1_Init+0x68>)
 8001d9c:	2200      	movs	r2, #0
 8001d9e:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001da0:	4b09      	ldr	r3, [pc, #36]	; (8001dc8 <MX_SPI1_Init+0x68>)
 8001da2:	2200      	movs	r2, #0
 8001da4:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001da6:	4b08      	ldr	r3, [pc, #32]	; (8001dc8 <MX_SPI1_Init+0x68>)
 8001da8:	2200      	movs	r2, #0
 8001daa:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001dac:	4b06      	ldr	r3, [pc, #24]	; (8001dc8 <MX_SPI1_Init+0x68>)
 8001dae:	220a      	movs	r2, #10
 8001db0:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001db2:	4805      	ldr	r0, [pc, #20]	; (8001dc8 <MX_SPI1_Init+0x68>)
 8001db4:	f004 fa48 	bl	8006248 <HAL_SPI_Init>
 8001db8:	4603      	mov	r3, r0
 8001dba:	2b00      	cmp	r3, #0
 8001dbc:	d001      	beq.n	8001dc2 <MX_SPI1_Init+0x62>
  {
    Error_Handler();
 8001dbe:	f000 fb37 	bl	8002430 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001dc2:	bf00      	nop
 8001dc4:	bd80      	pop	{r7, pc}
 8001dc6:	bf00      	nop
 8001dc8:	200006ec 	.word	0x200006ec
 8001dcc:	40013000 	.word	0x40013000

08001dd0 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8001dd0:	b580      	push	{r7, lr}
 8001dd2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8001dd4:	4b17      	ldr	r3, [pc, #92]	; (8001e34 <MX_SPI2_Init+0x64>)
 8001dd6:	4a18      	ldr	r2, [pc, #96]	; (8001e38 <MX_SPI2_Init+0x68>)
 8001dd8:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001dda:	4b16      	ldr	r3, [pc, #88]	; (8001e34 <MX_SPI2_Init+0x64>)
 8001ddc:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001de0:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001de2:	4b14      	ldr	r3, [pc, #80]	; (8001e34 <MX_SPI2_Init+0x64>)
 8001de4:	2200      	movs	r2, #0
 8001de6:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001de8:	4b12      	ldr	r3, [pc, #72]	; (8001e34 <MX_SPI2_Init+0x64>)
 8001dea:	2200      	movs	r2, #0
 8001dec:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001dee:	4b11      	ldr	r3, [pc, #68]	; (8001e34 <MX_SPI2_Init+0x64>)
 8001df0:	2200      	movs	r2, #0
 8001df2:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001df4:	4b0f      	ldr	r3, [pc, #60]	; (8001e34 <MX_SPI2_Init+0x64>)
 8001df6:	2200      	movs	r2, #0
 8001df8:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001dfa:	4b0e      	ldr	r3, [pc, #56]	; (8001e34 <MX_SPI2_Init+0x64>)
 8001dfc:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001e00:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001e02:	4b0c      	ldr	r3, [pc, #48]	; (8001e34 <MX_SPI2_Init+0x64>)
 8001e04:	2200      	movs	r2, #0
 8001e06:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001e08:	4b0a      	ldr	r3, [pc, #40]	; (8001e34 <MX_SPI2_Init+0x64>)
 8001e0a:	2200      	movs	r2, #0
 8001e0c:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001e0e:	4b09      	ldr	r3, [pc, #36]	; (8001e34 <MX_SPI2_Init+0x64>)
 8001e10:	2200      	movs	r2, #0
 8001e12:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001e14:	4b07      	ldr	r3, [pc, #28]	; (8001e34 <MX_SPI2_Init+0x64>)
 8001e16:	2200      	movs	r2, #0
 8001e18:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8001e1a:	4b06      	ldr	r3, [pc, #24]	; (8001e34 <MX_SPI2_Init+0x64>)
 8001e1c:	220a      	movs	r2, #10
 8001e1e:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001e20:	4804      	ldr	r0, [pc, #16]	; (8001e34 <MX_SPI2_Init+0x64>)
 8001e22:	f004 fa11 	bl	8006248 <HAL_SPI_Init>
 8001e26:	4603      	mov	r3, r0
 8001e28:	2b00      	cmp	r3, #0
 8001e2a:	d001      	beq.n	8001e30 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8001e2c:	f000 fb00 	bl	8002430 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001e30:	bf00      	nop
 8001e32:	bd80      	pop	{r7, pc}
 8001e34:	20000744 	.word	0x20000744
 8001e38:	40003800 	.word	0x40003800

08001e3c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001e3c:	b580      	push	{r7, lr}
 8001e3e:	b08e      	sub	sp, #56	; 0x38
 8001e40:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001e42:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001e46:	2200      	movs	r2, #0
 8001e48:	601a      	str	r2, [r3, #0]
 8001e4a:	605a      	str	r2, [r3, #4]
 8001e4c:	609a      	str	r2, [r3, #8]
 8001e4e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001e50:	f107 0320 	add.w	r3, r7, #32
 8001e54:	2200      	movs	r2, #0
 8001e56:	601a      	str	r2, [r3, #0]
 8001e58:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001e5a:	1d3b      	adds	r3, r7, #4
 8001e5c:	2200      	movs	r2, #0
 8001e5e:	601a      	str	r2, [r3, #0]
 8001e60:	605a      	str	r2, [r3, #4]
 8001e62:	609a      	str	r2, [r3, #8]
 8001e64:	60da      	str	r2, [r3, #12]
 8001e66:	611a      	str	r2, [r3, #16]
 8001e68:	615a      	str	r2, [r3, #20]
 8001e6a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001e6c:	4b2d      	ldr	r3, [pc, #180]	; (8001f24 <MX_TIM2_Init+0xe8>)
 8001e6e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001e72:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 420-1;
 8001e74:	4b2b      	ldr	r3, [pc, #172]	; (8001f24 <MX_TIM2_Init+0xe8>)
 8001e76:	f240 12a3 	movw	r2, #419	; 0x1a3
 8001e7a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e7c:	4b29      	ldr	r3, [pc, #164]	; (8001f24 <MX_TIM2_Init+0xe8>)
 8001e7e:	2200      	movs	r2, #0
 8001e80:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 50-1;
 8001e82:	4b28      	ldr	r3, [pc, #160]	; (8001f24 <MX_TIM2_Init+0xe8>)
 8001e84:	2231      	movs	r2, #49	; 0x31
 8001e86:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001e88:	4b26      	ldr	r3, [pc, #152]	; (8001f24 <MX_TIM2_Init+0xe8>)
 8001e8a:	2200      	movs	r2, #0
 8001e8c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001e8e:	4b25      	ldr	r3, [pc, #148]	; (8001f24 <MX_TIM2_Init+0xe8>)
 8001e90:	2200      	movs	r2, #0
 8001e92:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001e94:	4823      	ldr	r0, [pc, #140]	; (8001f24 <MX_TIM2_Init+0xe8>)
 8001e96:	f004 fe09 	bl	8006aac <HAL_TIM_Base_Init>
 8001e9a:	4603      	mov	r3, r0
 8001e9c:	2b00      	cmp	r3, #0
 8001e9e:	d001      	beq.n	8001ea4 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8001ea0:	f000 fac6 	bl	8002430 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001ea4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001ea8:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001eaa:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001eae:	4619      	mov	r1, r3
 8001eb0:	481c      	ldr	r0, [pc, #112]	; (8001f24 <MX_TIM2_Init+0xe8>)
 8001eb2:	f005 fa67 	bl	8007384 <HAL_TIM_ConfigClockSource>
 8001eb6:	4603      	mov	r3, r0
 8001eb8:	2b00      	cmp	r3, #0
 8001eba:	d001      	beq.n	8001ec0 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8001ebc:	f000 fab8 	bl	8002430 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001ec0:	4818      	ldr	r0, [pc, #96]	; (8001f24 <MX_TIM2_Init+0xe8>)
 8001ec2:	f004 ff27 	bl	8006d14 <HAL_TIM_PWM_Init>
 8001ec6:	4603      	mov	r3, r0
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	d001      	beq.n	8001ed0 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8001ecc:	f000 fab0 	bl	8002430 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ed0:	2300      	movs	r3, #0
 8001ed2:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ed4:	2300      	movs	r3, #0
 8001ed6:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001ed8:	f107 0320 	add.w	r3, r7, #32
 8001edc:	4619      	mov	r1, r3
 8001ede:	4811      	ldr	r0, [pc, #68]	; (8001f24 <MX_TIM2_Init+0xe8>)
 8001ee0:	f005 fe0c 	bl	8007afc <HAL_TIMEx_MasterConfigSynchronization>
 8001ee4:	4603      	mov	r3, r0
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d001      	beq.n	8001eee <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8001eea:	f000 faa1 	bl	8002430 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001eee:	2360      	movs	r3, #96	; 0x60
 8001ef0:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 25-1;
 8001ef2:	2318      	movs	r3, #24
 8001ef4:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001ef6:	2300      	movs	r3, #0
 8001ef8:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001efa:	2300      	movs	r3, #0
 8001efc:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001efe:	1d3b      	adds	r3, r7, #4
 8001f00:	2208      	movs	r2, #8
 8001f02:	4619      	mov	r1, r3
 8001f04:	4807      	ldr	r0, [pc, #28]	; (8001f24 <MX_TIM2_Init+0xe8>)
 8001f06:	f005 f97b 	bl	8007200 <HAL_TIM_PWM_ConfigChannel>
 8001f0a:	4603      	mov	r3, r0
 8001f0c:	2b00      	cmp	r3, #0
 8001f0e:	d001      	beq.n	8001f14 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8001f10:	f000 fa8e 	bl	8002430 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001f14:	4803      	ldr	r0, [pc, #12]	; (8001f24 <MX_TIM2_Init+0xe8>)
 8001f16:	f000 fe59 	bl	8002bcc <HAL_TIM_MspPostInit>

}
 8001f1a:	bf00      	nop
 8001f1c:	3738      	adds	r7, #56	; 0x38
 8001f1e:	46bd      	mov	sp, r7
 8001f20:	bd80      	pop	{r7, pc}
 8001f22:	bf00      	nop
 8001f24:	2000079c 	.word	0x2000079c

08001f28 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001f28:	b580      	push	{r7, lr}
 8001f2a:	b086      	sub	sp, #24
 8001f2c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001f2e:	f107 0308 	add.w	r3, r7, #8
 8001f32:	2200      	movs	r2, #0
 8001f34:	601a      	str	r2, [r3, #0]
 8001f36:	605a      	str	r2, [r3, #4]
 8001f38:	609a      	str	r2, [r3, #8]
 8001f3a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001f3c:	463b      	mov	r3, r7
 8001f3e:	2200      	movs	r2, #0
 8001f40:	601a      	str	r2, [r3, #0]
 8001f42:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001f44:	4b1d      	ldr	r3, [pc, #116]	; (8001fbc <MX_TIM3_Init+0x94>)
 8001f46:	4a1e      	ldr	r2, [pc, #120]	; (8001fc0 <MX_TIM3_Init+0x98>)
 8001f48:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 42000-1;
 8001f4a:	4b1c      	ldr	r3, [pc, #112]	; (8001fbc <MX_TIM3_Init+0x94>)
 8001f4c:	f24a 420f 	movw	r2, #41999	; 0xa40f
 8001f50:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f52:	4b1a      	ldr	r3, [pc, #104]	; (8001fbc <MX_TIM3_Init+0x94>)
 8001f54:	2200      	movs	r2, #0
 8001f56:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1000-1;
 8001f58:	4b18      	ldr	r3, [pc, #96]	; (8001fbc <MX_TIM3_Init+0x94>)
 8001f5a:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001f5e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001f60:	4b16      	ldr	r3, [pc, #88]	; (8001fbc <MX_TIM3_Init+0x94>)
 8001f62:	2200      	movs	r2, #0
 8001f64:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001f66:	4b15      	ldr	r3, [pc, #84]	; (8001fbc <MX_TIM3_Init+0x94>)
 8001f68:	2200      	movs	r2, #0
 8001f6a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001f6c:	4813      	ldr	r0, [pc, #76]	; (8001fbc <MX_TIM3_Init+0x94>)
 8001f6e:	f004 fd9d 	bl	8006aac <HAL_TIM_Base_Init>
 8001f72:	4603      	mov	r3, r0
 8001f74:	2b00      	cmp	r3, #0
 8001f76:	d001      	beq.n	8001f7c <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8001f78:	f000 fa5a 	bl	8002430 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001f7c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001f80:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001f82:	f107 0308 	add.w	r3, r7, #8
 8001f86:	4619      	mov	r1, r3
 8001f88:	480c      	ldr	r0, [pc, #48]	; (8001fbc <MX_TIM3_Init+0x94>)
 8001f8a:	f005 f9fb 	bl	8007384 <HAL_TIM_ConfigClockSource>
 8001f8e:	4603      	mov	r3, r0
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	d001      	beq.n	8001f98 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8001f94:	f000 fa4c 	bl	8002430 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001f98:	2300      	movs	r3, #0
 8001f9a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001f9c:	2300      	movs	r3, #0
 8001f9e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001fa0:	463b      	mov	r3, r7
 8001fa2:	4619      	mov	r1, r3
 8001fa4:	4805      	ldr	r0, [pc, #20]	; (8001fbc <MX_TIM3_Init+0x94>)
 8001fa6:	f005 fda9 	bl	8007afc <HAL_TIMEx_MasterConfigSynchronization>
 8001faa:	4603      	mov	r3, r0
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	d001      	beq.n	8001fb4 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8001fb0:	f000 fa3e 	bl	8002430 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001fb4:	bf00      	nop
 8001fb6:	3718      	adds	r7, #24
 8001fb8:	46bd      	mov	sp, r7
 8001fba:	bd80      	pop	{r7, pc}
 8001fbc:	200007e4 	.word	0x200007e4
 8001fc0:	40000400 	.word	0x40000400

08001fc4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001fc4:	b580      	push	{r7, lr}
 8001fc6:	b088      	sub	sp, #32
 8001fc8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fca:	f107 030c 	add.w	r3, r7, #12
 8001fce:	2200      	movs	r2, #0
 8001fd0:	601a      	str	r2, [r3, #0]
 8001fd2:	605a      	str	r2, [r3, #4]
 8001fd4:	609a      	str	r2, [r3, #8]
 8001fd6:	60da      	str	r2, [r3, #12]
 8001fd8:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001fda:	2300      	movs	r3, #0
 8001fdc:	60bb      	str	r3, [r7, #8]
 8001fde:	4b30      	ldr	r3, [pc, #192]	; (80020a0 <MX_GPIO_Init+0xdc>)
 8001fe0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fe2:	4a2f      	ldr	r2, [pc, #188]	; (80020a0 <MX_GPIO_Init+0xdc>)
 8001fe4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001fe8:	6313      	str	r3, [r2, #48]	; 0x30
 8001fea:	4b2d      	ldr	r3, [pc, #180]	; (80020a0 <MX_GPIO_Init+0xdc>)
 8001fec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001ff2:	60bb      	str	r3, [r7, #8]
 8001ff4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ff6:	2300      	movs	r3, #0
 8001ff8:	607b      	str	r3, [r7, #4]
 8001ffa:	4b29      	ldr	r3, [pc, #164]	; (80020a0 <MX_GPIO_Init+0xdc>)
 8001ffc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ffe:	4a28      	ldr	r2, [pc, #160]	; (80020a0 <MX_GPIO_Init+0xdc>)
 8002000:	f043 0301 	orr.w	r3, r3, #1
 8002004:	6313      	str	r3, [r2, #48]	; 0x30
 8002006:	4b26      	ldr	r3, [pc, #152]	; (80020a0 <MX_GPIO_Init+0xdc>)
 8002008:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800200a:	f003 0301 	and.w	r3, r3, #1
 800200e:	607b      	str	r3, [r7, #4]
 8002010:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002012:	2300      	movs	r3, #0
 8002014:	603b      	str	r3, [r7, #0]
 8002016:	4b22      	ldr	r3, [pc, #136]	; (80020a0 <MX_GPIO_Init+0xdc>)
 8002018:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800201a:	4a21      	ldr	r2, [pc, #132]	; (80020a0 <MX_GPIO_Init+0xdc>)
 800201c:	f043 0302 	orr.w	r3, r3, #2
 8002020:	6313      	str	r3, [r2, #48]	; 0x30
 8002022:	4b1f      	ldr	r3, [pc, #124]	; (80020a0 <MX_GPIO_Init+0xdc>)
 8002024:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002026:	f003 0302 	and.w	r3, r3, #2
 800202a:	603b      	str	r3, [r7, #0]
 800202c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, OLED_RST_Pin|CS_OLED_Pin|CS_MEM_Pin, GPIO_PIN_RESET);
 800202e:	2200      	movs	r2, #0
 8002030:	f44f 718c 	mov.w	r1, #280	; 0x118
 8002034:	481b      	ldr	r0, [pc, #108]	; (80020a4 <MX_GPIO_Init+0xe0>)
 8002036:	f001 f9fd 	bl	8003434 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1|MFRC_NRST_Pin, GPIO_PIN_RESET);
 800203a:	2200      	movs	r2, #0
 800203c:	2122      	movs	r1, #34	; 0x22
 800203e:	481a      	ldr	r0, [pc, #104]	; (80020a8 <MX_GPIO_Init+0xe4>)
 8002040:	f001 f9f8 	bl	8003434 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : BUTTON_Pin */
  GPIO_InitStruct.Pin = BUTTON_Pin;
 8002044:	2302      	movs	r3, #2
 8002046:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002048:	2300      	movs	r3, #0
 800204a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800204c:	2300      	movs	r3, #0
 800204e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(BUTTON_GPIO_Port, &GPIO_InitStruct);
 8002050:	f107 030c 	add.w	r3, r7, #12
 8002054:	4619      	mov	r1, r3
 8002056:	4813      	ldr	r0, [pc, #76]	; (80020a4 <MX_GPIO_Init+0xe0>)
 8002058:	f001 f850 	bl	80030fc <HAL_GPIO_Init>

  /*Configure GPIO pins : OLED_RST_Pin CS_OLED_Pin CS_MEM_Pin */
  GPIO_InitStruct.Pin = OLED_RST_Pin|CS_OLED_Pin|CS_MEM_Pin;
 800205c:	f44f 738c 	mov.w	r3, #280	; 0x118
 8002060:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002062:	2301      	movs	r3, #1
 8002064:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002066:	2300      	movs	r3, #0
 8002068:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800206a:	2300      	movs	r3, #0
 800206c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800206e:	f107 030c 	add.w	r3, r7, #12
 8002072:	4619      	mov	r1, r3
 8002074:	480b      	ldr	r0, [pc, #44]	; (80020a4 <MX_GPIO_Init+0xe0>)
 8002076:	f001 f841 	bl	80030fc <HAL_GPIO_Init>

  /*Configure GPIO pins : PB1 MFRC_NRST_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_1|MFRC_NRST_Pin;
 800207a:	2322      	movs	r3, #34	; 0x22
 800207c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800207e:	2301      	movs	r3, #1
 8002080:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002082:	2300      	movs	r3, #0
 8002084:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002086:	2300      	movs	r3, #0
 8002088:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800208a:	f107 030c 	add.w	r3, r7, #12
 800208e:	4619      	mov	r1, r3
 8002090:	4805      	ldr	r0, [pc, #20]	; (80020a8 <MX_GPIO_Init+0xe4>)
 8002092:	f001 f833 	bl	80030fc <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8002096:	bf00      	nop
 8002098:	3720      	adds	r7, #32
 800209a:	46bd      	mov	sp, r7
 800209c:	bd80      	pop	{r7, pc}
 800209e:	bf00      	nop
 80020a0:	40023800 	.word	0x40023800
 80020a4:	40020000 	.word	0x40020000
 80020a8:	40020400 	.word	0x40020400

080020ac <Start_Init>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_Start_Init */
void Start_Init(void *argument)
{
 80020ac:	b580      	push	{r7, lr}
 80020ae:	b082      	sub	sp, #8
 80020b0:	af00      	add	r7, sp, #0
 80020b2:	6078      	str	r0, [r7, #4]
  /* init code for USB_DEVICE */
  MX_USB_DEVICE_Init();
 80020b4:	f00c f8ba 	bl	800e22c <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
	vTaskSuspend(ReadCardHandle);
 80020b8:	4b1d      	ldr	r3, [pc, #116]	; (8002130 <Start_Init+0x84>)
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	4618      	mov	r0, r3
 80020be:	f00a fb03 	bl	800c6c8 <vTaskSuspend>
    vTaskSuspend(WriteCardHandle);
 80020c2:	4b1c      	ldr	r3, [pc, #112]	; (8002134 <Start_Init+0x88>)
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	4618      	mov	r0, r3
 80020c8:	f00a fafe 	bl	800c6c8 <vTaskSuspend>
    vTaskSuspend(HomeHandle);
 80020cc:	4b1a      	ldr	r3, [pc, #104]	; (8002138 <Start_Init+0x8c>)
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	4618      	mov	r0, r3
 80020d2:	f00a faf9 	bl	800c6c8 <vTaskSuspend>
    vTaskSuspend(CardFoundHandle);
 80020d6:	4b19      	ldr	r3, [pc, #100]	; (800213c <Start_Init+0x90>)
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	4618      	mov	r0, r3
 80020dc:	f00a faf4 	bl	800c6c8 <vTaskSuspend>
    vTaskSuspend(ShowFilesHandle);
 80020e0:	4b17      	ldr	r3, [pc, #92]	; (8002140 <Start_Init+0x94>)
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	4618      	mov	r0, r3
 80020e6:	f00a faef 	bl	800c6c8 <vTaskSuspend>

    MFRC_INIT();
 80020ea:	f7fe fb75 	bl	80007d8 <MFRC_INIT>
    MFRC_ANTOFF();
 80020ee:	f7fe fb2b 	bl	8000748 <MFRC_ANTOFF>
    OLED_INIT();
 80020f2:	f7fe fead 	bl	8000e50 <OLED_INIT>
    OLED_Print(TC);
 80020f6:	4813      	ldr	r0, [pc, #76]	; (8002144 <Start_Init+0x98>)
 80020f8:	f7fe ffef 	bl	80010da <OLED_Print>
    MEM_INIT();
 80020fc:	f7ff fb4e 	bl	800179c <MEM_INIT>
    block_erase(0x0000);
 8002100:	2000      	movs	r0, #0
 8002102:	f7ff fb0f 	bl	8001724 <block_erase>

    while(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_1) != 0);
 8002106:	bf00      	nop
 8002108:	2102      	movs	r1, #2
 800210a:	480f      	ldr	r0, [pc, #60]	; (8002148 <Start_Init+0x9c>)
 800210c:	f001 f97a 	bl	8003404 <HAL_GPIO_ReadPin>
 8002110:	4603      	mov	r3, r0
 8002112:	2b00      	cmp	r3, #0
 8002114:	d1f8      	bne.n	8002108 <Start_Init+0x5c>
    vTaskResume(HomeHandle);
 8002116:	4b08      	ldr	r3, [pc, #32]	; (8002138 <Start_Init+0x8c>)
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	4618      	mov	r0, r3
 800211c:	f00a fb7c 	bl	800c818 <vTaskResume>
    osDelay(10);
 8002120:	200a      	movs	r0, #10
 8002122:	f009 fa5e 	bl	800b5e2 <osDelay>
    vTaskSuspend(NULL);
 8002126:	2000      	movs	r0, #0
 8002128:	f00a face 	bl	800c6c8 <vTaskSuspend>
	vTaskSuspend(ReadCardHandle);
 800212c:	e7c4      	b.n	80020b8 <Start_Init+0xc>
 800212e:	bf00      	nop
 8002130:	20000830 	.word	0x20000830
 8002134:	20000834 	.word	0x20000834
 8002138:	20000838 	.word	0x20000838
 800213c:	2000083c 	.word	0x2000083c
 8002140:	20000840 	.word	0x20000840
 8002144:	20000400 	.word	0x20000400
 8002148:	40020000 	.word	0x40020000

0800214c <StartReadCard>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartReadCard */
void StartReadCard(void *argument)
{
 800214c:	b580      	push	{r7, lr}
 800214e:	b086      	sub	sp, #24
 8002150:	af00      	add	r7, sp, #0
 8002152:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartReadCard */
	Card* read_card = malloc(sizeof(Card)); //Store our read card here
 8002154:	201c      	movs	r0, #28
 8002156:	f00c fd7d 	bl	800ec54 <malloc>
 800215a:	4603      	mov	r3, r0
 800215c:	60fb      	str	r3, [r7, #12]
	int ranonce = 0;
 800215e:	2300      	movs	r3, #0
 8002160:	617b      	str	r3, [r7, #20]
  /* Infinite loop */
  for(;;)
  {
	int suspend = 0;
 8002162:	2300      	movs	r3, #0
 8002164:	613b      	str	r3, [r7, #16]
	MFRC_ANTON();
 8002166:	f7fe fab5 	bl	80006d4 <MFRC_ANTON>
	if (ranonce == 0){
 800216a:	697b      	ldr	r3, [r7, #20]
 800216c:	2b00      	cmp	r3, #0
 800216e:	d106      	bne.n	800217e <StartReadCard+0x32>
		OLED_SCREEN(&SCRN_ReadCard, NORMAL);
 8002170:	2100      	movs	r1, #0
 8002172:	4814      	ldr	r0, [pc, #80]	; (80021c4 <StartReadCard+0x78>)
 8002174:	f7ff f87c 	bl	8001270 <OLED_SCREEN>
		ranonce++;
 8002178:	697b      	ldr	r3, [r7, #20]
 800217a:	3301      	adds	r3, #1
 800217c:	617b      	str	r3, [r7, #20]
	}
	if(UL_readcard(read_card) == PCD_OK){
 800217e:	68fb      	ldr	r3, [r7, #12]
 8002180:	4618      	mov	r0, r3
 8002182:	f7fe fd1b 	bl	8000bbc <UL_readcard>
 8002186:	4603      	mov	r3, r0
 8002188:	2bcc      	cmp	r3, #204	; 0xcc
 800218a:	d10d      	bne.n	80021a8 <StartReadCard+0x5c>
			BUZZ();
 800218c:	f7ff fc78 	bl	8001a80 <BUZZ>
			MFRC_ANTOFF();
 8002190:	f7fe fada 	bl	8000748 <MFRC_ANTOFF>
			xQueueSend(UidtoFoundHandle,&read_card,0); //Send a pointer to our string to the Card Found task to use
 8002194:	4b0c      	ldr	r3, [pc, #48]	; (80021c8 <StartReadCard+0x7c>)
 8002196:	6818      	ldr	r0, [r3, #0]
 8002198:	f107 010c 	add.w	r1, r7, #12
 800219c:	2300      	movs	r3, #0
 800219e:	2200      	movs	r2, #0
 80021a0:	f009 fcd4 	bl	800bb4c <xQueueGenericSend>
			suspend = 1;
 80021a4:	2301      	movs	r3, #1
 80021a6:	613b      	str	r3, [r7, #16]
		}
	if (suspend == 1) {
 80021a8:	693b      	ldr	r3, [r7, #16]
 80021aa:	2b01      	cmp	r3, #1
 80021ac:	d1d9      	bne.n	8002162 <StartReadCard+0x16>
		vTaskResume(CardFoundHandle);
 80021ae:	4b07      	ldr	r3, [pc, #28]	; (80021cc <StartReadCard+0x80>)
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	4618      	mov	r0, r3
 80021b4:	f00a fb30 	bl	800c818 <vTaskResume>
		ranonce = 0;
 80021b8:	2300      	movs	r3, #0
 80021ba:	617b      	str	r3, [r7, #20]
		vTaskSuspend(NULL);
 80021bc:	2000      	movs	r0, #0
 80021be:	f00a fa83 	bl	800c6c8 <vTaskSuspend>
  {
 80021c2:	e7ce      	b.n	8002162 <StartReadCard+0x16>
 80021c4:	0800fb58 	.word	0x0800fb58
 80021c8:	20000844 	.word	0x20000844
 80021cc:	2000083c 	.word	0x2000083c

080021d0 <StartWriteCard>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartWriteCard */
void StartWriteCard(void *argument)
{
 80021d0:	b580      	push	{r7, lr}
 80021d2:	b084      	sub	sp, #16
 80021d4:	af00      	add	r7, sp, #0
 80021d6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartWriteCard */
  int ranonce = 0;
 80021d8:	2300      	movs	r3, #0
 80021da:	60fb      	str	r3, [r7, #12]
  /* Infinite loop */
  for(;;)
  {
	  if (ranonce == 0){
 80021dc:	68fb      	ldr	r3, [r7, #12]
 80021de:	2b00      	cmp	r3, #0
 80021e0:	d106      	bne.n	80021f0 <StartWriteCard+0x20>
	  	OLED_SCREEN(&SCRN_WriteCard, NORMAL);
 80021e2:	2100      	movs	r1, #0
 80021e4:	4804      	ldr	r0, [pc, #16]	; (80021f8 <StartWriteCard+0x28>)
 80021e6:	f7ff f843 	bl	8001270 <OLED_SCREEN>
	  	ranonce++;
 80021ea:	68fb      	ldr	r3, [r7, #12]
 80021ec:	3301      	adds	r3, #1
 80021ee:	60fb      	str	r3, [r7, #12]
	  }
	  osDelay(1);
 80021f0:	2001      	movs	r0, #1
 80021f2:	f009 f9f6 	bl	800b5e2 <osDelay>
	  if (ranonce == 0){
 80021f6:	e7f1      	b.n	80021dc <StartWriteCard+0xc>
 80021f8:	0800fb80 	.word	0x0800fb80

080021fc <StartHome>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartHome */
void StartHome(void *argument)
{
 80021fc:	b580      	push	{r7, lr}
 80021fe:	b088      	sub	sp, #32
 8002200:	af02      	add	r7, sp, #8
 8002202:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartHome */
	uint32_t count = 0;
 8002204:	2300      	movs	r3, #0
 8002206:	613b      	str	r3, [r7, #16]
	int ranonce = 0;
 8002208:	2300      	movs	r3, #0
 800220a:	617b      	str	r3, [r7, #20]
  /* Infinite loop */
  for(;;)
  {
	  int suspend = 0;
 800220c:	2300      	movs	r3, #0
 800220e:	60fb      	str	r3, [r7, #12]
	  if (ranonce == 0) {
 8002210:	697b      	ldr	r3, [r7, #20]
 8002212:	2b00      	cmp	r3, #0
 8002214:	d10d      	bne.n	8002232 <StartHome+0x36>
		  OLED_SCREEN(&SCRN_Home, NORMAL);
 8002216:	2100      	movs	r1, #0
 8002218:	481d      	ldr	r0, [pc, #116]	; (8002290 <StartHome+0x94>)
 800221a:	f7ff f829 	bl	8001270 <OLED_SCREEN>
		  OLED_SELECT(&SCRN_Home, count, OLED_RESTORE);
 800221e:	693b      	ldr	r3, [r7, #16]
 8002220:	b2db      	uxtb	r3, r3
 8002222:	2201      	movs	r2, #1
 8002224:	4619      	mov	r1, r3
 8002226:	481a      	ldr	r0, [pc, #104]	; (8002290 <StartHome+0x94>)
 8002228:	f7ff f88c 	bl	8001344 <OLED_SELECT>
		  ranonce++;
 800222c:	697b      	ldr	r3, [r7, #20]
 800222e:	3301      	adds	r3, #1
 8002230:	617b      	str	r3, [r7, #20]
	  }
	  choose(&SCRN_Home,&suspend,&count,6,OLED_RESTORE);
 8002232:	f107 0210 	add.w	r2, r7, #16
 8002236:	f107 010c 	add.w	r1, r7, #12
 800223a:	2301      	movs	r3, #1
 800223c:	9300      	str	r3, [sp, #0]
 800223e:	2306      	movs	r3, #6
 8002240:	4813      	ldr	r0, [pc, #76]	; (8002290 <StartHome+0x94>)
 8002242:	f7ff fc2f 	bl	8001aa4 <choose>
	  if (suspend == 1) {
 8002246:	68fb      	ldr	r3, [r7, #12]
 8002248:	2b01      	cmp	r3, #1
 800224a:	d1df      	bne.n	800220c <StartHome+0x10>
		switch(count) {
 800224c:	693b      	ldr	r3, [r7, #16]
 800224e:	2b02      	cmp	r3, #2
 8002250:	d012      	beq.n	8002278 <StartHome+0x7c>
 8002252:	2b02      	cmp	r3, #2
 8002254:	d816      	bhi.n	8002284 <StartHome+0x88>
 8002256:	2b00      	cmp	r3, #0
 8002258:	d002      	beq.n	8002260 <StartHome+0x64>
 800225a:	2b01      	cmp	r3, #1
 800225c:	d006      	beq.n	800226c <StartHome+0x70>
 800225e:	e011      	b.n	8002284 <StartHome+0x88>
			case 0:
				vTaskResume(ReadCardHandle);
 8002260:	4b0c      	ldr	r3, [pc, #48]	; (8002294 <StartHome+0x98>)
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	4618      	mov	r0, r3
 8002266:	f00a fad7 	bl	800c818 <vTaskResume>
				break;
 800226a:	e00b      	b.n	8002284 <StartHome+0x88>
			case 1:
				vTaskResume(WriteCardHandle);
 800226c:	4b0a      	ldr	r3, [pc, #40]	; (8002298 <StartHome+0x9c>)
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	4618      	mov	r0, r3
 8002272:	f00a fad1 	bl	800c818 <vTaskResume>
				break;
 8002276:	e005      	b.n	8002284 <StartHome+0x88>
			case 2:
				vTaskResume(ShowFilesHandle);
 8002278:	4b08      	ldr	r3, [pc, #32]	; (800229c <StartHome+0xa0>)
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	4618      	mov	r0, r3
 800227e:	f00a facb 	bl	800c818 <vTaskResume>
				break;
 8002282:	bf00      	nop
		}
		ranonce = 0;
 8002284:	2300      	movs	r3, #0
 8002286:	617b      	str	r3, [r7, #20]
		vTaskSuspend(NULL);
 8002288:	2000      	movs	r0, #0
 800228a:	f00a fa1d 	bl	800c6c8 <vTaskSuspend>
  {
 800228e:	e7bd      	b.n	800220c <StartHome+0x10>
 8002290:	0800fb44 	.word	0x0800fb44
 8002294:	20000830 	.word	0x20000830
 8002298:	20000834 	.word	0x20000834
 800229c:	20000840 	.word	0x20000840

080022a0 <CardFoundStart>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_CardFoundStart */
void CardFoundStart(void *argument)
{
 80022a0:	b580      	push	{r7, lr}
 80022a2:	b08a      	sub	sp, #40	; 0x28
 80022a4:	af02      	add	r7, sp, #8
 80022a6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN CardFoundStart */
	 int count = 0;
 80022a8:	2300      	movs	r3, #0
 80022aa:	617b      	str	r3, [r7, #20]
	 int ranonce = 0;
 80022ac:	2300      	movs	r3, #0
 80022ae:	61fb      	str	r3, [r7, #28]
	 Card* read_card;
  /* Infinite loop */
  for(;;)
  {
	int suspend = 0;
 80022b0:	2300      	movs	r3, #0
 80022b2:	60fb      	str	r3, [r7, #12]
	if (ranonce == 0) {
 80022b4:	69fb      	ldr	r3, [r7, #28]
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d131      	bne.n	800231e <CardFoundStart+0x7e>
		while(xQueueReceive(UidtoFoundHandle, &read_card, 0) != pdTRUE);
 80022ba:	bf00      	nop
 80022bc:	4b29      	ldr	r3, [pc, #164]	; (8002364 <CardFoundStart+0xc4>)
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	f107 0110 	add.w	r1, r7, #16
 80022c4:	2200      	movs	r2, #0
 80022c6:	4618      	mov	r0, r3
 80022c8:	f009 fdda 	bl	800be80 <xQueueReceive>
 80022cc:	4603      	mov	r3, r0
 80022ce:	2b01      	cmp	r3, #1
 80022d0:	d1f4      	bne.n	80022bc <CardFoundStart+0x1c>
		char* uid_str = uid_tostring(read_card->uid, read_card->uidsize);
 80022d2:	693b      	ldr	r3, [r7, #16]
 80022d4:	681a      	ldr	r2, [r3, #0]
 80022d6:	693b      	ldr	r3, [r7, #16]
 80022d8:	791b      	ldrb	r3, [r3, #4]
 80022da:	4619      	mov	r1, r3
 80022dc:	4610      	mov	r0, r2
 80022de:	f7fe fcaf 	bl	8000c40 <uid_tostring>
 80022e2:	61b8      	str	r0, [r7, #24]
		OLED_SCREEN(&SCRN_CardFound, NORMAL);
 80022e4:	2100      	movs	r1, #0
 80022e6:	4820      	ldr	r0, [pc, #128]	; (8002368 <CardFoundStart+0xc8>)
 80022e8:	f7fe ffc2 	bl	8001270 <OLED_SCREEN>
		OLED_SCRNREF(&SCRN_CardFound, FOUND_UID_LOC, uid_str);
 80022ec:	69ba      	ldr	r2, [r7, #24]
 80022ee:	2101      	movs	r1, #1
 80022f0:	481d      	ldr	r0, [pc, #116]	; (8002368 <CardFoundStart+0xc8>)
 80022f2:	f7fe fff6 	bl	80012e2 <OLED_SCRNREF>
		OLED_SCRNREF(&SCRN_CardFound, FOUND_CARDTYPE_LOC, read_card->type);
 80022f6:	693b      	ldr	r3, [r7, #16]
 80022f8:	68db      	ldr	r3, [r3, #12]
 80022fa:	461a      	mov	r2, r3
 80022fc:	2102      	movs	r1, #2
 80022fe:	481a      	ldr	r0, [pc, #104]	; (8002368 <CardFoundStart+0xc8>)
 8002300:	f7fe ffef 	bl	80012e2 <OLED_SCRNREF>
		OLED_SELECT(&SCRN_CardFound, count, OLED_NORESTORE);
 8002304:	697b      	ldr	r3, [r7, #20]
 8002306:	b2db      	uxtb	r3, r3
 8002308:	2200      	movs	r2, #0
 800230a:	4619      	mov	r1, r3
 800230c:	4816      	ldr	r0, [pc, #88]	; (8002368 <CardFoundStart+0xc8>)
 800230e:	f7ff f819 	bl	8001344 <OLED_SELECT>
		ranonce++;
 8002312:	69fb      	ldr	r3, [r7, #28]
 8002314:	3301      	adds	r3, #1
 8002316:	61fb      	str	r3, [r7, #28]
		free(uid_str);
 8002318:	69b8      	ldr	r0, [r7, #24]
 800231a:	f00c fca3 	bl	800ec64 <free>
	}

	choose(&SCRN_CardFound, &suspend, &count, 2, OLED_NORESTORE);
 800231e:	f107 0214 	add.w	r2, r7, #20
 8002322:	f107 010c 	add.w	r1, r7, #12
 8002326:	2300      	movs	r3, #0
 8002328:	9300      	str	r3, [sp, #0]
 800232a:	2302      	movs	r3, #2
 800232c:	480e      	ldr	r0, [pc, #56]	; (8002368 <CardFoundStart+0xc8>)
 800232e:	f7ff fbb9 	bl	8001aa4 <choose>
 	if (suspend == 1) {
 8002332:	68fb      	ldr	r3, [r7, #12]
 8002334:	2b01      	cmp	r3, #1
 8002336:	d1bb      	bne.n	80022b0 <CardFoundStart+0x10>
 		vTaskResume(HomeHandle);
 8002338:	4b0c      	ldr	r3, [pc, #48]	; (800236c <CardFoundStart+0xcc>)
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	4618      	mov	r0, r3
 800233e:	f00a fa6b 	bl	800c818 <vTaskResume>
 		if (count == 0) {
 8002342:	697b      	ldr	r3, [r7, #20]
 8002344:	2b00      	cmp	r3, #0
 8002346:	d104      	bne.n	8002352 <CardFoundStart+0xb2>
 			enter_card(read_card, 0);
 8002348:	693b      	ldr	r3, [r7, #16]
 800234a:	2100      	movs	r1, #0
 800234c:	4618      	mov	r0, r3
 800234e:	f000 f874 	bl	800243a <enter_card>
 		}
 		ranonce = 0;
 8002352:	2300      	movs	r3, #0
 8002354:	61fb      	str	r3, [r7, #28]
 		count = 0;
 8002356:	2300      	movs	r3, #0
 8002358:	617b      	str	r3, [r7, #20]
 		vTaskSuspend(NULL);
 800235a:	2000      	movs	r0, #0
 800235c:	f00a f9b4 	bl	800c6c8 <vTaskSuspend>
  {
 8002360:	e7a6      	b.n	80022b0 <CardFoundStart+0x10>
 8002362:	bf00      	nop
 8002364:	20000844 	.word	0x20000844
 8002368:	0800fb6c 	.word	0x0800fb6c
 800236c:	20000838 	.word	0x20000838

08002370 <StartShowFiles>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartShowFiles */
void StartShowFiles(void *argument)
{
 8002370:	b580      	push	{r7, lr}
 8002372:	b088      	sub	sp, #32
 8002374:	af02      	add	r7, sp, #8
 8002376:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartShowFiles */
  int count = 0;
 8002378:	2300      	movs	r3, #0
 800237a:	613b      	str	r3, [r7, #16]
  int ranonce = 0;
 800237c:	2300      	movs	r3, #0
 800237e:	617b      	str	r3, [r7, #20]
	/* Infinite loop */
  for(;;)
  {
	  int suspend = 0;
 8002380:	2300      	movs	r3, #0
 8002382:	60fb      	str	r3, [r7, #12]
	  if (ranonce == 0) {
 8002384:	697b      	ldr	r3, [r7, #20]
 8002386:	2b00      	cmp	r3, #0
 8002388:	d10f      	bne.n	80023aa <StartShowFiles+0x3a>
		  OLED_SCREEN(&SCRN_ShowFiles, NORMAL);
 800238a:	2100      	movs	r1, #0
 800238c:	481d      	ldr	r0, [pc, #116]	; (8002404 <StartShowFiles+0x94>)
 800238e:	f7fe ff6f 	bl	8001270 <OLED_SCREEN>
		  OLED_SELECT(&SCRN_ShowFiles, 0, OLED_RESTORE);
 8002392:	2201      	movs	r2, #1
 8002394:	2100      	movs	r1, #0
 8002396:	481b      	ldr	r0, [pc, #108]	; (8002404 <StartShowFiles+0x94>)
 8002398:	f7fe ffd4 	bl	8001344 <OLED_SELECT>
		  OLED_display_files(&SCRN_ShowFiles, 0);
 800239c:	2100      	movs	r1, #0
 800239e:	4819      	ldr	r0, [pc, #100]	; (8002404 <StartShowFiles+0x94>)
 80023a0:	f7ff f868 	bl	8001474 <OLED_display_files>
		  ranonce++;
 80023a4:	697b      	ldr	r3, [r7, #20]
 80023a6:	3301      	adds	r3, #1
 80023a8:	617b      	str	r3, [r7, #20]
	  }
	  choose(&SCRN_ShowFiles, &suspend, &count, 4, OLED_RESTORE);
 80023aa:	f107 0210 	add.w	r2, r7, #16
 80023ae:	f107 010c 	add.w	r1, r7, #12
 80023b2:	2301      	movs	r3, #1
 80023b4:	9300      	str	r3, [sp, #0]
 80023b6:	2304      	movs	r3, #4
 80023b8:	4812      	ldr	r0, [pc, #72]	; (8002404 <StartShowFiles+0x94>)
 80023ba:	f7ff fb73 	bl	8001aa4 <choose>
	  if (suspend == 1) {
 80023be:	68fb      	ldr	r3, [r7, #12]
 80023c0:	2b01      	cmp	r3, #1
 80023c2:	d1dd      	bne.n	8002380 <StartShowFiles+0x10>
		  if (count == 3) {
 80023c4:	693b      	ldr	r3, [r7, #16]
 80023c6:	2b03      	cmp	r3, #3
 80023c8:	d10b      	bne.n	80023e2 <StartShowFiles+0x72>
			  vTaskResume(HomeHandle);
 80023ca:	4b0f      	ldr	r3, [pc, #60]	; (8002408 <StartShowFiles+0x98>)
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	4618      	mov	r0, r3
 80023d0:	f00a fa22 	bl	800c818 <vTaskResume>
			  count = 0;
 80023d4:	2300      	movs	r3, #0
 80023d6:	613b      	str	r3, [r7, #16]
			  ranonce = 0;
 80023d8:	2300      	movs	r3, #0
 80023da:	617b      	str	r3, [r7, #20]
			  vTaskSuspend(NULL);
 80023dc:	2000      	movs	r0, #0
 80023de:	f00a f973 	bl	800c6c8 <vTaskSuspend>
		  }
		  if ((count == 0) && (entry_present(count) == RFS_OK)) {
 80023e2:	693b      	ldr	r3, [r7, #16]
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d1cb      	bne.n	8002380 <StartShowFiles+0x10>
 80023e8:	693b      	ldr	r3, [r7, #16]
 80023ea:	b29b      	uxth	r3, r3
 80023ec:	4618      	mov	r0, r3
 80023ee:	f000 faa8 	bl	8002942 <entry_present>
 80023f2:	4603      	mov	r3, r0
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	d1c3      	bne.n	8002380 <StartShowFiles+0x10>
			  oled_show_file(count);
 80023f8:	693b      	ldr	r3, [r7, #16]
 80023fa:	b29b      	uxth	r3, r3
 80023fc:	4618      	mov	r0, r3
 80023fe:	f7ff f89b 	bl	8001538 <oled_show_file>
  {
 8002402:	e7bd      	b.n	8002380 <StartShowFiles+0x10>
 8002404:	0800fb94 	.word	0x0800fb94
 8002408:	20000838 	.word	0x20000838

0800240c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800240c:	b580      	push	{r7, lr}
 800240e:	b082      	sub	sp, #8
 8002410:	af00      	add	r7, sp, #0
 8002412:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM5) {
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	4a04      	ldr	r2, [pc, #16]	; (800242c <HAL_TIM_PeriodElapsedCallback+0x20>)
 800241a:	4293      	cmp	r3, r2
 800241c:	d101      	bne.n	8002422 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800241e:	f000 fd47 	bl	8002eb0 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8002422:	bf00      	nop
 8002424:	3708      	adds	r7, #8
 8002426:	46bd      	mov	sp, r7
 8002428:	bd80      	pop	{r7, pc}
 800242a:	bf00      	nop
 800242c:	40000c00 	.word	0x40000c00

08002430 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002430:	b480      	push	{r7}
 8002432:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002434:	b672      	cpsid	i
}
 8002436:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002438:	e7fe      	b.n	8002438 <Error_Handler+0x8>

0800243a <enter_card>:
 *
 * @param card - Card to store
 * @param entry - Entry (Block number) to store card
 * @return RFS_OK if card was successfully stored
 * */
RFS_StatusTypeDef enter_card(Card* card, uint16_t entry) {
 800243a:	b5b0      	push	{r4, r5, r7, lr}
 800243c:	b084      	sub	sp, #16
 800243e:	af00      	add	r7, sp, #0
 8002440:	6078      	str	r0, [r7, #4]
 8002442:	460b      	mov	r3, r1
 8002444:	807b      	strh	r3, [r7, #2]
	uint16_t block_startaddr = entry * BLOCK_PAGECOUNT;
 8002446:	887b      	ldrh	r3, [r7, #2]
 8002448:	019b      	lsls	r3, r3, #6
 800244a:	81fb      	strh	r3, [r7, #14]
	block_erase(entry); //Erase entire block ready for new data
 800244c:	887b      	ldrh	r3, [r7, #2]
 800244e:	4618      	mov	r0, r3
 8002450:	f7ff f968 	bl	8001724 <block_erase>
	enter_metadata(card, entry);
 8002454:	887b      	ldrh	r3, [r7, #2]
 8002456:	4619      	mov	r1, r3
 8002458:	6878      	ldr	r0, [r7, #4]
 800245a:	f000 f83f 	bl	80024dc <enter_metadata>

	if (MEM_WRITE(block_startaddr + NAMEPAGE_OFFSET, 0x0000, (uint8_t*)card->name, strlen(card->name)) != HAL_OK) {
 800245e:	89fb      	ldrh	r3, [r7, #14]
 8002460:	3301      	adds	r3, #1
 8002462:	b29c      	uxth	r4, r3
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	689d      	ldr	r5, [r3, #8]
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	689b      	ldr	r3, [r3, #8]
 800246c:	4618      	mov	r0, r3
 800246e:	f7fd feb7 	bl	80001e0 <strlen>
 8002472:	4603      	mov	r3, r0
 8002474:	462a      	mov	r2, r5
 8002476:	2100      	movs	r1, #0
 8002478:	4620      	mov	r0, r4
 800247a:	f7ff f9ab 	bl	80017d4 <MEM_WRITE>
 800247e:	4603      	mov	r3, r0
 8002480:	2b00      	cmp	r3, #0
 8002482:	d001      	beq.n	8002488 <enter_card+0x4e>
		return RFS_WRITE_ERROR;
 8002484:	2304      	movs	r3, #4
 8002486:	e025      	b.n	80024d4 <enter_card+0x9a>
	}
	if (MEM_WRITE(block_startaddr + NAMEPAGE_OFFSET, 0x0000 + strlen(card->name),card->uid ,card->uidsize) != HAL_OK) {
 8002488:	89fb      	ldrh	r3, [r7, #14]
 800248a:	3301      	adds	r3, #1
 800248c:	b29c      	uxth	r4, r3
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	689b      	ldr	r3, [r3, #8]
 8002492:	4618      	mov	r0, r3
 8002494:	f7fd fea4 	bl	80001e0 <strlen>
 8002498:	4603      	mov	r3, r0
 800249a:	b299      	uxth	r1, r3
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	681a      	ldr	r2, [r3, #0]
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	791b      	ldrb	r3, [r3, #4]
 80024a4:	4620      	mov	r0, r4
 80024a6:	f7ff f995 	bl	80017d4 <MEM_WRITE>
 80024aa:	4603      	mov	r3, r0
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d001      	beq.n	80024b4 <enter_card+0x7a>
		return RFS_WRITE_ERROR;
 80024b0:	2304      	movs	r3, #4
 80024b2:	e00f      	b.n	80024d4 <enter_card+0x9a>
	}
	if (MEM_WRITE(block_startaddr + DATAPAGE_OFFSET, 0x0000, card->contents, card->contents_size) != HAL_OK) {
 80024b4:	89fb      	ldrh	r3, [r7, #14]
 80024b6:	3302      	adds	r3, #2
 80024b8:	b298      	uxth	r0, r3
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	695a      	ldr	r2, [r3, #20]
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	8b1b      	ldrh	r3, [r3, #24]
 80024c2:	2100      	movs	r1, #0
 80024c4:	f7ff f986 	bl	80017d4 <MEM_WRITE>
 80024c8:	4603      	mov	r3, r0
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	d001      	beq.n	80024d2 <enter_card+0x98>
		return RFS_WRITE_ERROR;
 80024ce:	2304      	movs	r3, #4
 80024d0:	e000      	b.n	80024d4 <enter_card+0x9a>
	}

	return RFS_OK;
 80024d2:	2300      	movs	r3, #0

}
 80024d4:	4618      	mov	r0, r3
 80024d6:	3710      	adds	r7, #16
 80024d8:	46bd      	mov	sp, r7
 80024da:	bdb0      	pop	{r4, r5, r7, pc}

080024dc <enter_metadata>:
 * Write the card metadata into a block
 *
 * @param card - Card to write
 * @param block_num - Block number
 * */
RFS_StatusTypeDef enter_metadata(Card* card, uint16_t block_num) {
 80024dc:	b590      	push	{r4, r7, lr}
 80024de:	b085      	sub	sp, #20
 80024e0:	af00      	add	r7, sp, #0
 80024e2:	6078      	str	r0, [r7, #4]
 80024e4:	460b      	mov	r3, r1
 80024e6:	807b      	strh	r3, [r7, #2]
	uint8_t card_size = card->contents_size; //Card contents is uint8_t
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	8b1b      	ldrh	r3, [r3, #24]
 80024ec:	73fb      	strb	r3, [r7, #15]
	uint8_t read_protected = card->read_protected;
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	7c1b      	ldrb	r3, [r3, #16]
 80024f2:	73bb      	strb	r3, [r7, #14]
	uint8_t uid_size = card->uidsize;
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	791b      	ldrb	r3, [r3, #4]
 80024f8:	737b      	strb	r3, [r7, #13]
	uint8_t metasize = sizeof(card_size) + sizeof(uid_size) + sizeof(read_protected) + strlen(card->type);
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	68db      	ldr	r3, [r3, #12]
 80024fe:	4618      	mov	r0, r3
 8002500:	f7fd fe6e 	bl	80001e0 <strlen>
 8002504:	4603      	mov	r3, r0
 8002506:	b2db      	uxtb	r3, r3
 8002508:	3303      	adds	r3, #3
 800250a:	733b      	strb	r3, [r7, #12]
	uint8_t* metadata = malloc(metasize);
 800250c:	7b3b      	ldrb	r3, [r7, #12]
 800250e:	4618      	mov	r0, r3
 8002510:	f00c fba0 	bl	800ec54 <malloc>
 8002514:	4603      	mov	r3, r0
 8002516:	60bb      	str	r3, [r7, #8]

	memcpy(metadata, (uint8_t*) card->type, strlen(card->type));
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	68dc      	ldr	r4, [r3, #12]
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	68db      	ldr	r3, [r3, #12]
 8002520:	4618      	mov	r0, r3
 8002522:	f7fd fe5d 	bl	80001e0 <strlen>
 8002526:	4603      	mov	r3, r0
 8002528:	461a      	mov	r2, r3
 800252a:	4621      	mov	r1, r4
 800252c:	68b8      	ldr	r0, [r7, #8]
 800252e:	f00c fba1 	bl	800ec74 <memcpy>
	metadata[strlen(card->type) + 0] = card_size;
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	68db      	ldr	r3, [r3, #12]
 8002536:	4618      	mov	r0, r3
 8002538:	f7fd fe52 	bl	80001e0 <strlen>
 800253c:	4602      	mov	r2, r0
 800253e:	68bb      	ldr	r3, [r7, #8]
 8002540:	4413      	add	r3, r2
 8002542:	7bfa      	ldrb	r2, [r7, #15]
 8002544:	701a      	strb	r2, [r3, #0]
	metadata[strlen(card->type) + 1] = uid_size;
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	68db      	ldr	r3, [r3, #12]
 800254a:	4618      	mov	r0, r3
 800254c:	f7fd fe48 	bl	80001e0 <strlen>
 8002550:	4603      	mov	r3, r0
 8002552:	3301      	adds	r3, #1
 8002554:	68ba      	ldr	r2, [r7, #8]
 8002556:	4413      	add	r3, r2
 8002558:	7b7a      	ldrb	r2, [r7, #13]
 800255a:	701a      	strb	r2, [r3, #0]
	metadata[strlen(card->type) + 2] = read_protected;
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	68db      	ldr	r3, [r3, #12]
 8002560:	4618      	mov	r0, r3
 8002562:	f7fd fe3d 	bl	80001e0 <strlen>
 8002566:	4603      	mov	r3, r0
 8002568:	3302      	adds	r3, #2
 800256a:	68ba      	ldr	r2, [r7, #8]
 800256c:	4413      	add	r3, r2
 800256e:	7bba      	ldrb	r2, [r7, #14]
 8002570:	701a      	strb	r2, [r3, #0]

	if (MEM_WRITE(block_num * BLOCK_PAGECOUNT, 0x0000, metadata, metasize) != HAL_OK) {
 8002572:	887b      	ldrh	r3, [r7, #2]
 8002574:	019b      	lsls	r3, r3, #6
 8002576:	b298      	uxth	r0, r3
 8002578:	7b3b      	ldrb	r3, [r7, #12]
 800257a:	68ba      	ldr	r2, [r7, #8]
 800257c:	2100      	movs	r1, #0
 800257e:	f7ff f929 	bl	80017d4 <MEM_WRITE>
 8002582:	4603      	mov	r3, r0
 8002584:	2b00      	cmp	r3, #0
 8002586:	d004      	beq.n	8002592 <enter_metadata+0xb6>
		free(metadata);
 8002588:	68b8      	ldr	r0, [r7, #8]
 800258a:	f00c fb6b 	bl	800ec64 <free>
		return RFS_WRITE_ERROR;
 800258e:	2304      	movs	r3, #4
 8002590:	e003      	b.n	800259a <enter_metadata+0xbe>
	}
	free(metadata);
 8002592:	68b8      	ldr	r0, [r7, #8]
 8002594:	f00c fb66 	bl	800ec64 <free>
	return RFS_OK;
 8002598:	2300      	movs	r3, #0
}
 800259a:	4618      	mov	r0, r3
 800259c:	3714      	adds	r7, #20
 800259e:	46bd      	mov	sp, r7
 80025a0:	bd90      	pop	{r4, r7, pc}

080025a2 <read_card_entry>:
 * Get card from entry number
 *
 * @param entry - Entry number of card
 * @return a new Card instance with read data
 * */
Card* read_card_entry(uint16_t entry) {
 80025a2:	b580      	push	{r7, lr}
 80025a4:	b084      	sub	sp, #16
 80025a6:	af00      	add	r7, sp, #0
 80025a8:	4603      	mov	r3, r0
 80025aa:	80fb      	strh	r3, [r7, #6]
	Card* result = malloc(sizeof(Card));
 80025ac:	201c      	movs	r0, #28
 80025ae:	f00c fb51 	bl	800ec54 <malloc>
 80025b2:	4603      	mov	r3, r0
 80025b4:	60fb      	str	r3, [r7, #12]

	if (read_metadata(result, entry) != RFS_OK) {
 80025b6:	88fb      	ldrh	r3, [r7, #6]
 80025b8:	4619      	mov	r1, r3
 80025ba:	68f8      	ldr	r0, [r7, #12]
 80025bc:	f000 f81e 	bl	80025fc <read_metadata>
 80025c0:	4603      	mov	r3, r0
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d001      	beq.n	80025ca <read_card_entry+0x28>
		return NULL;
 80025c6:	2300      	movs	r3, #0
 80025c8:	e014      	b.n	80025f4 <read_card_entry+0x52>
	}

	if (read_nameuid(result, entry) != RFS_OK) {
 80025ca:	88fb      	ldrh	r3, [r7, #6]
 80025cc:	4619      	mov	r1, r3
 80025ce:	68f8      	ldr	r0, [r7, #12]
 80025d0:	f000 f881 	bl	80026d6 <read_nameuid>
 80025d4:	4603      	mov	r3, r0
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	d001      	beq.n	80025de <read_card_entry+0x3c>
		return NULL;
 80025da:	2300      	movs	r3, #0
 80025dc:	e00a      	b.n	80025f4 <read_card_entry+0x52>
	}

	if(read_cardcontents(result, entry) != RFS_OK) {
 80025de:	88fb      	ldrh	r3, [r7, #6]
 80025e0:	4619      	mov	r1, r3
 80025e2:	68f8      	ldr	r0, [r7, #12]
 80025e4:	f000 f8e2 	bl	80027ac <read_cardcontents>
 80025e8:	4603      	mov	r3, r0
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d001      	beq.n	80025f2 <read_card_entry+0x50>
		return NULL;
 80025ee:	2300      	movs	r3, #0
 80025f0:	e000      	b.n	80025f4 <read_card_entry+0x52>
	}

	return result;
 80025f2:	68fb      	ldr	r3, [r7, #12]
}
 80025f4:	4618      	mov	r0, r3
 80025f6:	3710      	adds	r7, #16
 80025f8:	46bd      	mov	sp, r7
 80025fa:	bd80      	pop	{r7, pc}

080025fc <read_metadata>:
 *
 * @param result - Card to store data to
 * @param entry - entry to read from
 * @return RFS_OK if data was successfully read
 * */
RFS_StatusTypeDef read_metadata(Card* result, uint16_t entry) {
 80025fc:	b580      	push	{r7, lr}
 80025fe:	b086      	sub	sp, #24
 8002600:	af00      	add	r7, sp, #0
 8002602:	6078      	str	r0, [r7, #4]
 8002604:	460b      	mov	r3, r1
 8002606:	807b      	strh	r3, [r7, #2]
	uint16_t metadata_size = get_datasize(entry, METAPAGE_OFFSET);
 8002608:	887b      	ldrh	r3, [r7, #2]
 800260a:	2100      	movs	r1, #0
 800260c:	4618      	mov	r0, r3
 800260e:	f000 f8f5 	bl	80027fc <get_datasize>
 8002612:	4603      	mov	r3, r0
 8002614:	82fb      	strh	r3, [r7, #22]
	uint8_t* metadata = malloc(metadata_size * sizeof(uint8_t));
 8002616:	8afb      	ldrh	r3, [r7, #22]
 8002618:	4618      	mov	r0, r3
 800261a:	f00c fb1b 	bl	800ec54 <malloc>
 800261e:	4603      	mov	r3, r0
 8002620:	613b      	str	r3, [r7, #16]
	char* type = malloc(((metadata_size - 3) + 1) * sizeof(char)); //+1 for null
 8002622:	8afb      	ldrh	r3, [r7, #22]
 8002624:	3b02      	subs	r3, #2
 8002626:	4618      	mov	r0, r3
 8002628:	f00c fb14 	bl	800ec54 <malloc>
 800262c:	4603      	mov	r3, r0
 800262e:	60fb      	str	r3, [r7, #12]

	if (MEM_READPAGE(entry * BLOCK_PAGECOUNT, 0x0000, metadata, metadata_size) != HAL_OK) {
 8002630:	887b      	ldrh	r3, [r7, #2]
 8002632:	019b      	lsls	r3, r3, #6
 8002634:	b298      	uxth	r0, r3
 8002636:	8afb      	ldrh	r3, [r7, #22]
 8002638:	693a      	ldr	r2, [r7, #16]
 800263a:	2100      	movs	r1, #0
 800263c:	f7ff f95a 	bl	80018f4 <MEM_READPAGE>
 8002640:	4603      	mov	r3, r0
 8002642:	2b00      	cmp	r3, #0
 8002644:	d004      	beq.n	8002650 <read_metadata+0x54>
		free(metadata);
 8002646:	6938      	ldr	r0, [r7, #16]
 8002648:	f00c fb0c 	bl	800ec64 <free>
		return RFS_READ_ERROR;
 800264c:	2305      	movs	r3, #5
 800264e:	e03e      	b.n	80026ce <read_metadata+0xd2>
	}

	if ((uint8_t)type[0] == 0xFF) { //Simple check to see if we read an empty entry
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	781b      	ldrb	r3, [r3, #0]
 8002654:	2bff      	cmp	r3, #255	; 0xff
 8002656:	d104      	bne.n	8002662 <read_metadata+0x66>
		free(metadata);
 8002658:	6938      	ldr	r0, [r7, #16]
 800265a:	f00c fb03 	bl	800ec64 <free>
		return RFS_NO_CARD;
 800265e:	2301      	movs	r3, #1
 8002660:	e035      	b.n	80026ce <read_metadata+0xd2>
	}

	memcpy(type, metadata, metadata_size - 3);
 8002662:	8afb      	ldrh	r3, [r7, #22]
 8002664:	3b03      	subs	r3, #3
 8002666:	461a      	mov	r2, r3
 8002668:	6939      	ldr	r1, [r7, #16]
 800266a:	68f8      	ldr	r0, [r7, #12]
 800266c:	f00c fb02 	bl	800ec74 <memcpy>
	type[metadata_size - 3] = '\0';
 8002670:	8afb      	ldrh	r3, [r7, #22]
 8002672:	3b03      	subs	r3, #3
 8002674:	68fa      	ldr	r2, [r7, #12]
 8002676:	4413      	add	r3, r2
 8002678:	2200      	movs	r2, #0
 800267a:	701a      	strb	r2, [r3, #0]
	result->type = type;
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	68fa      	ldr	r2, [r7, #12]
 8002680:	60da      	str	r2, [r3, #12]
	result->contents_size = metadata[metadata_size - 3];
 8002682:	8afb      	ldrh	r3, [r7, #22]
 8002684:	3b03      	subs	r3, #3
 8002686:	693a      	ldr	r2, [r7, #16]
 8002688:	4413      	add	r3, r2
 800268a:	781b      	ldrb	r3, [r3, #0]
 800268c:	b29a      	uxth	r2, r3
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	831a      	strh	r2, [r3, #24]
	result->uidsize = metadata[metadata_size - 2];
 8002692:	8afb      	ldrh	r3, [r7, #22]
 8002694:	3b02      	subs	r3, #2
 8002696:	693a      	ldr	r2, [r7, #16]
 8002698:	4413      	add	r3, r2
 800269a:	781a      	ldrb	r2, [r3, #0]
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	711a      	strb	r2, [r3, #4]
	if (metadata[metadata_size - 1] == READ_PROTECTED) { //Card is read protected
 80026a0:	8afb      	ldrh	r3, [r7, #22]
 80026a2:	3b01      	subs	r3, #1
 80026a4:	693a      	ldr	r2, [r7, #16]
 80026a6:	4413      	add	r3, r2
 80026a8:	781b      	ldrb	r3, [r3, #0]
 80026aa:	2b01      	cmp	r3, #1
 80026ac:	d104      	bne.n	80026b8 <read_metadata+0xbc>
		free(metadata);
 80026ae:	6938      	ldr	r0, [r7, #16]
 80026b0:	f00c fad8 	bl	800ec64 <free>
		return RFS_CARD_PROTECTED;
 80026b4:	2303      	movs	r3, #3
 80026b6:	e00a      	b.n	80026ce <read_metadata+0xd2>
	}
	result->read_protected = metadata[metadata_size - 1];
 80026b8:	8afb      	ldrh	r3, [r7, #22]
 80026ba:	3b01      	subs	r3, #1
 80026bc:	693a      	ldr	r2, [r7, #16]
 80026be:	4413      	add	r3, r2
 80026c0:	781a      	ldrb	r2, [r3, #0]
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	741a      	strb	r2, [r3, #16]
	free(metadata);
 80026c6:	6938      	ldr	r0, [r7, #16]
 80026c8:	f00c facc 	bl	800ec64 <free>

	return RFS_OK;
 80026cc:	2300      	movs	r3, #0
}
 80026ce:	4618      	mov	r0, r3
 80026d0:	3718      	adds	r7, #24
 80026d2:	46bd      	mov	sp, r7
 80026d4:	bd80      	pop	{r7, pc}

080026d6 <read_nameuid>:
 * Read the name and uid of card entry. Note that metadata must be read before name and uid can be read
 * @param result - Result to store data to
 * @param entry - Entry to read from
 * @return RFS_OK if name and uid was successfully read
 * */
RFS_StatusTypeDef read_nameuid(Card* result, uint16_t entry) {
 80026d6:	b580      	push	{r7, lr}
 80026d8:	b086      	sub	sp, #24
 80026da:	af00      	add	r7, sp, #0
 80026dc:	6078      	str	r0, [r7, #4]
 80026de:	460b      	mov	r3, r1
 80026e0:	807b      	strh	r3, [r7, #2]
	uint16_t datasize = get_datasize(entry, NAMEPAGE_OFFSET);
 80026e2:	887b      	ldrh	r3, [r7, #2]
 80026e4:	2101      	movs	r1, #1
 80026e6:	4618      	mov	r0, r3
 80026e8:	f000 f888 	bl	80027fc <get_datasize>
 80026ec:	4603      	mov	r3, r0
 80026ee:	82fb      	strh	r3, [r7, #22]
	uint8_t* raw_data = malloc(datasize*sizeof(uint8_t));
 80026f0:	8afb      	ldrh	r3, [r7, #22]
 80026f2:	4618      	mov	r0, r3
 80026f4:	f00c faae 	bl	800ec54 <malloc>
 80026f8:	4603      	mov	r3, r0
 80026fa:	613b      	str	r3, [r7, #16]
	char* name = malloc((datasize - result->uidsize + 1) * sizeof(char)); //+1 for null
 80026fc:	8afb      	ldrh	r3, [r7, #22]
 80026fe:	687a      	ldr	r2, [r7, #4]
 8002700:	7912      	ldrb	r2, [r2, #4]
 8002702:	1a9b      	subs	r3, r3, r2
 8002704:	3301      	adds	r3, #1
 8002706:	4618      	mov	r0, r3
 8002708:	f00c faa4 	bl	800ec54 <malloc>
 800270c:	4603      	mov	r3, r0
 800270e:	60fb      	str	r3, [r7, #12]
	uint8_t* uid = malloc((result->uidsize) * sizeof(uint8_t));
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	791b      	ldrb	r3, [r3, #4]
 8002714:	4618      	mov	r0, r3
 8002716:	f00c fa9d 	bl	800ec54 <malloc>
 800271a:	4603      	mov	r3, r0
 800271c:	60bb      	str	r3, [r7, #8]

	if (MEM_READPAGE((entry * BLOCK_PAGECOUNT) + NAMEPAGE_OFFSET, 0x0000, raw_data, datasize) != HAL_OK) {
 800271e:	887b      	ldrh	r3, [r7, #2]
 8002720:	019b      	lsls	r3, r3, #6
 8002722:	b29b      	uxth	r3, r3
 8002724:	3301      	adds	r3, #1
 8002726:	b298      	uxth	r0, r3
 8002728:	8afb      	ldrh	r3, [r7, #22]
 800272a:	693a      	ldr	r2, [r7, #16]
 800272c:	2100      	movs	r1, #0
 800272e:	f7ff f8e1 	bl	80018f4 <MEM_READPAGE>
 8002732:	4603      	mov	r3, r0
 8002734:	2b00      	cmp	r3, #0
 8002736:	d004      	beq.n	8002742 <read_nameuid+0x6c>
		free(raw_data);
 8002738:	6938      	ldr	r0, [r7, #16]
 800273a:	f00c fa93 	bl	800ec64 <free>
		return RFS_READ_ERROR;
 800273e:	2305      	movs	r3, #5
 8002740:	e030      	b.n	80027a4 <read_nameuid+0xce>
	}

	if ((uint8_t)name[0] == 0xFF) { //Simple check to see if we read an empty entry
 8002742:	68fb      	ldr	r3, [r7, #12]
 8002744:	781b      	ldrb	r3, [r3, #0]
 8002746:	2bff      	cmp	r3, #255	; 0xff
 8002748:	d104      	bne.n	8002754 <read_nameuid+0x7e>
		free(raw_data);
 800274a:	6938      	ldr	r0, [r7, #16]
 800274c:	f00c fa8a 	bl	800ec64 <free>
		return RFS_NO_CARD;
 8002750:	2301      	movs	r3, #1
 8002752:	e027      	b.n	80027a4 <read_nameuid+0xce>
	}

	memcpy(name, raw_data, datasize - result->uidsize);
 8002754:	8afb      	ldrh	r3, [r7, #22]
 8002756:	687a      	ldr	r2, [r7, #4]
 8002758:	7912      	ldrb	r2, [r2, #4]
 800275a:	1a9b      	subs	r3, r3, r2
 800275c:	461a      	mov	r2, r3
 800275e:	6939      	ldr	r1, [r7, #16]
 8002760:	68f8      	ldr	r0, [r7, #12]
 8002762:	f00c fa87 	bl	800ec74 <memcpy>
	name[datasize - result->uidsize] = '\0';
 8002766:	8afb      	ldrh	r3, [r7, #22]
 8002768:	687a      	ldr	r2, [r7, #4]
 800276a:	7912      	ldrb	r2, [r2, #4]
 800276c:	1a9b      	subs	r3, r3, r2
 800276e:	461a      	mov	r2, r3
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	4413      	add	r3, r2
 8002774:	2200      	movs	r2, #0
 8002776:	701a      	strb	r2, [r3, #0]
	result->name = name;
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	68fa      	ldr	r2, [r7, #12]
 800277c:	609a      	str	r2, [r3, #8]

	memcpy(uid, raw_data + strlen(name), result->uidsize);
 800277e:	68f8      	ldr	r0, [r7, #12]
 8002780:	f7fd fd2e 	bl	80001e0 <strlen>
 8002784:	4602      	mov	r2, r0
 8002786:	693b      	ldr	r3, [r7, #16]
 8002788:	1899      	adds	r1, r3, r2
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	791b      	ldrb	r3, [r3, #4]
 800278e:	461a      	mov	r2, r3
 8002790:	68b8      	ldr	r0, [r7, #8]
 8002792:	f00c fa6f 	bl	800ec74 <memcpy>
	result->uid = uid;
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	68ba      	ldr	r2, [r7, #8]
 800279a:	601a      	str	r2, [r3, #0]
	free(raw_data);
 800279c:	6938      	ldr	r0, [r7, #16]
 800279e:	f00c fa61 	bl	800ec64 <free>

	return RFS_OK;
 80027a2:	2300      	movs	r3, #0
}
 80027a4:	4618      	mov	r0, r3
 80027a6:	3718      	adds	r7, #24
 80027a8:	46bd      	mov	sp, r7
 80027aa:	bd80      	pop	{r7, pc}

080027ac <read_cardcontents>:
/**
 * Read the contents of a card entry
 * @param entry - Entry to read contents of
 * @return RFS_OK if data was successfully read
 * */
RFS_StatusTypeDef read_cardcontents(Card* result, uint16_t entry) {
 80027ac:	b580      	push	{r7, lr}
 80027ae:	b084      	sub	sp, #16
 80027b0:	af00      	add	r7, sp, #0
 80027b2:	6078      	str	r0, [r7, #4]
 80027b4:	460b      	mov	r3, r1
 80027b6:	807b      	strh	r3, [r7, #2]
	uint8_t* contents = malloc(result->contents_size * sizeof(uint8_t));
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	8b1b      	ldrh	r3, [r3, #24]
 80027bc:	4618      	mov	r0, r3
 80027be:	f00c fa49 	bl	800ec54 <malloc>
 80027c2:	4603      	mov	r3, r0
 80027c4:	60fb      	str	r3, [r7, #12]

	if (MEM_READPAGE((entry * BLOCK_PAGECOUNT) + DATAPAGE_OFFSET, 0x0000, contents, result->contents_size) != HAL_OK) {
 80027c6:	887b      	ldrh	r3, [r7, #2]
 80027c8:	019b      	lsls	r3, r3, #6
 80027ca:	b29b      	uxth	r3, r3
 80027cc:	3302      	adds	r3, #2
 80027ce:	b298      	uxth	r0, r3
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	8b1b      	ldrh	r3, [r3, #24]
 80027d4:	68fa      	ldr	r2, [r7, #12]
 80027d6:	2100      	movs	r1, #0
 80027d8:	f7ff f88c 	bl	80018f4 <MEM_READPAGE>
 80027dc:	4603      	mov	r3, r0
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d004      	beq.n	80027ec <read_cardcontents+0x40>
		free(contents);
 80027e2:	68f8      	ldr	r0, [r7, #12]
 80027e4:	f00c fa3e 	bl	800ec64 <free>
		return RFS_READ_ERROR;
 80027e8:	2305      	movs	r3, #5
 80027ea:	e003      	b.n	80027f4 <read_cardcontents+0x48>
	}

	result->contents = contents;
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	68fa      	ldr	r2, [r7, #12]
 80027f0:	615a      	str	r2, [r3, #20]
	return RFS_OK;
 80027f2:	2300      	movs	r3, #0
}
 80027f4:	4618      	mov	r0, r3
 80027f6:	3710      	adds	r7, #16
 80027f8:	46bd      	mov	sp, r7
 80027fa:	bd80      	pop	{r7, pc}

080027fc <get_datasize>:
 * Get the size of a chunk of data from specific block and page
 * @param entry - Entry to read from
 * @param page - Page to begin reading from
 * @return size of data in bytes
 * */
uint16_t get_datasize(uint16_t entry, uint8_t page) {
 80027fc:	b580      	push	{r7, lr}
 80027fe:	b084      	sub	sp, #16
 8002800:	af00      	add	r7, sp, #0
 8002802:	4603      	mov	r3, r0
 8002804:	460a      	mov	r2, r1
 8002806:	80fb      	strh	r3, [r7, #6]
 8002808:	4613      	mov	r3, r2
 800280a:	717b      	strb	r3, [r7, #5]
	uint16_t size = 0;
 800280c:	2300      	movs	r3, #0
 800280e:	81fb      	strh	r3, [r7, #14]
	uint8_t byte_read = 0x00;
 8002810:	2300      	movs	r3, #0
 8002812:	737b      	strb	r3, [r7, #13]

	while(byte_read != 0xFF) {
 8002814:	e014      	b.n	8002840 <get_datasize+0x44>
		if (MEM_READPAGE((entry * BLOCK_PAGECOUNT) + page, size, &byte_read, 1) != HAL_OK) {
 8002816:	88fb      	ldrh	r3, [r7, #6]
 8002818:	019b      	lsls	r3, r3, #6
 800281a:	b29a      	uxth	r2, r3
 800281c:	797b      	ldrb	r3, [r7, #5]
 800281e:	b29b      	uxth	r3, r3
 8002820:	4413      	add	r3, r2
 8002822:	b298      	uxth	r0, r3
 8002824:	f107 020d 	add.w	r2, r7, #13
 8002828:	89f9      	ldrh	r1, [r7, #14]
 800282a:	2301      	movs	r3, #1
 800282c:	f7ff f862 	bl	80018f4 <MEM_READPAGE>
 8002830:	4603      	mov	r3, r0
 8002832:	2b00      	cmp	r3, #0
 8002834:	d001      	beq.n	800283a <get_datasize+0x3e>
			return 0; //Error occured whilst reading
 8002836:	2300      	movs	r3, #0
 8002838:	e008      	b.n	800284c <get_datasize+0x50>
		}
		size++;
 800283a:	89fb      	ldrh	r3, [r7, #14]
 800283c:	3301      	adds	r3, #1
 800283e:	81fb      	strh	r3, [r7, #14]
	while(byte_read != 0xFF) {
 8002840:	7b7b      	ldrb	r3, [r7, #13]
 8002842:	2bff      	cmp	r3, #255	; 0xff
 8002844:	d1e7      	bne.n	8002816 <get_datasize+0x1a>
	}

	return size - 1; //Last iteration will add 1 to true size so -1
 8002846:	89fb      	ldrh	r3, [r7, #14]
 8002848:	3b01      	subs	r3, #1
 800284a:	b29b      	uxth	r3, r3
}
 800284c:	4618      	mov	r0, r3
 800284e:	3710      	adds	r7, #16
 8002850:	46bd      	mov	sp, r7
 8002852:	bd80      	pop	{r7, pc}

08002854 <get_number_files>:

/**
 * Get number of files currently stored
 * @return number of files stored
 * */
int get_number_files(void) {
 8002854:	b580      	push	{r7, lr}
 8002856:	b082      	sub	sp, #8
 8002858:	af00      	add	r7, sp, #0
	int count = 0;
 800285a:	2300      	movs	r3, #0
 800285c:	607b      	str	r3, [r7, #4]

	for (int i = 0; i < BLOCK_COUNT; i++) {
 800285e:	2300      	movs	r3, #0
 8002860:	603b      	str	r3, [r7, #0]
 8002862:	e00d      	b.n	8002880 <get_number_files+0x2c>
		if (entry_present(i) == RFS_OK) {
 8002864:	683b      	ldr	r3, [r7, #0]
 8002866:	b29b      	uxth	r3, r3
 8002868:	4618      	mov	r0, r3
 800286a:	f000 f86a 	bl	8002942 <entry_present>
 800286e:	4603      	mov	r3, r0
 8002870:	2b00      	cmp	r3, #0
 8002872:	d10a      	bne.n	800288a <get_number_files+0x36>
			count++;
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	3301      	adds	r3, #1
 8002878:	607b      	str	r3, [r7, #4]
	for (int i = 0; i < BLOCK_COUNT; i++) {
 800287a:	683b      	ldr	r3, [r7, #0]
 800287c:	3301      	adds	r3, #1
 800287e:	603b      	str	r3, [r7, #0]
 8002880:	683b      	ldr	r3, [r7, #0]
 8002882:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002886:	dbed      	blt.n	8002864 <get_number_files+0x10>
 8002888:	e000      	b.n	800288c <get_number_files+0x38>
		} else {
			break;
 800288a:	bf00      	nop
		}

	}

	return count;
 800288c:	687b      	ldr	r3, [r7, #4]
}
 800288e:	4618      	mov	r0, r3
 8002890:	3708      	adds	r7, #8
 8002892:	46bd      	mov	sp, r7
 8002894:	bd80      	pop	{r7, pc}

08002896 <get_all_files>:
 * Get the names of all currently stored cards
 *
 * @param result - Array to store file names
 * @return RFS_OK if all file names were read correctly
 * */
RFS_StatusTypeDef get_all_files(char** result) {
 8002896:	b5b0      	push	{r4, r5, r7, lr}
 8002898:	b084      	sub	sp, #16
 800289a:	af00      	add	r7, sp, #0
 800289c:	6078      	str	r0, [r7, #4]
	Card* work;

	for (int i = 0; i < BLOCK_COUNT; i++) {
 800289e:	2300      	movs	r3, #0
 80028a0:	60bb      	str	r3, [r7, #8]
 80028a2:	e040      	b.n	8002926 <get_all_files+0x90>
		if (entry_present(i) == RFS_OK) {
 80028a4:	68bb      	ldr	r3, [r7, #8]
 80028a6:	b29b      	uxth	r3, r3
 80028a8:	4618      	mov	r0, r3
 80028aa:	f000 f84a 	bl	8002942 <entry_present>
 80028ae:	4603      	mov	r3, r0
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d13d      	bne.n	8002930 <get_all_files+0x9a>
			work = read_card_entry(i);
 80028b4:	68bb      	ldr	r3, [r7, #8]
 80028b6:	b29b      	uxth	r3, r3
 80028b8:	4618      	mov	r0, r3
 80028ba:	f7ff fe72 	bl	80025a2 <read_card_entry>
 80028be:	60f8      	str	r0, [r7, #12]
			result[i] = malloc(strlen(work->name) + 1);
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	689b      	ldr	r3, [r3, #8]
 80028c4:	4618      	mov	r0, r3
 80028c6:	f7fd fc8b 	bl	80001e0 <strlen>
 80028ca:	4603      	mov	r3, r0
 80028cc:	1c59      	adds	r1, r3, #1
 80028ce:	68bb      	ldr	r3, [r7, #8]
 80028d0:	009b      	lsls	r3, r3, #2
 80028d2:	687a      	ldr	r2, [r7, #4]
 80028d4:	18d4      	adds	r4, r2, r3
 80028d6:	4608      	mov	r0, r1
 80028d8:	f00c f9bc 	bl	800ec54 <malloc>
 80028dc:	4603      	mov	r3, r0
 80028de:	6023      	str	r3, [r4, #0]
			memcpy(result[i], work->name, strlen(work->name));
 80028e0:	68bb      	ldr	r3, [r7, #8]
 80028e2:	009b      	lsls	r3, r3, #2
 80028e4:	687a      	ldr	r2, [r7, #4]
 80028e6:	4413      	add	r3, r2
 80028e8:	681c      	ldr	r4, [r3, #0]
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	689d      	ldr	r5, [r3, #8]
 80028ee:	68fb      	ldr	r3, [r7, #12]
 80028f0:	689b      	ldr	r3, [r3, #8]
 80028f2:	4618      	mov	r0, r3
 80028f4:	f7fd fc74 	bl	80001e0 <strlen>
 80028f8:	4603      	mov	r3, r0
 80028fa:	461a      	mov	r2, r3
 80028fc:	4629      	mov	r1, r5
 80028fe:	4620      	mov	r0, r4
 8002900:	f00c f9b8 	bl	800ec74 <memcpy>
			result[i][strlen(work->name)] = '\0';
 8002904:	68bb      	ldr	r3, [r7, #8]
 8002906:	009b      	lsls	r3, r3, #2
 8002908:	687a      	ldr	r2, [r7, #4]
 800290a:	4413      	add	r3, r2
 800290c:	681c      	ldr	r4, [r3, #0]
 800290e:	68fb      	ldr	r3, [r7, #12]
 8002910:	689b      	ldr	r3, [r3, #8]
 8002912:	4618      	mov	r0, r3
 8002914:	f7fd fc64 	bl	80001e0 <strlen>
 8002918:	4603      	mov	r3, r0
 800291a:	4423      	add	r3, r4
 800291c:	2200      	movs	r2, #0
 800291e:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < BLOCK_COUNT; i++) {
 8002920:	68bb      	ldr	r3, [r7, #8]
 8002922:	3301      	adds	r3, #1
 8002924:	60bb      	str	r3, [r7, #8]
 8002926:	68bb      	ldr	r3, [r7, #8]
 8002928:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800292c:	dbba      	blt.n	80028a4 <get_all_files+0xe>
 800292e:	e000      	b.n	8002932 <get_all_files+0x9c>
		} else {
			break;
 8002930:	bf00      	nop
		}
	}

	free(work);
 8002932:	68f8      	ldr	r0, [r7, #12]
 8002934:	f00c f996 	bl	800ec64 <free>
	return RFS_OK;
 8002938:	2300      	movs	r3, #0
}
 800293a:	4618      	mov	r0, r3
 800293c:	3710      	adds	r7, #16
 800293e:	46bd      	mov	sp, r7
 8002940:	bdb0      	pop	{r4, r5, r7, pc}

08002942 <entry_present>:
 * Check if entry is present
 *
 * @param entry - Entry to check
 * @return RFS_OK if entry is present
 * */
RFS_StatusTypeDef entry_present(uint16_t entry) {
 8002942:	b580      	push	{r7, lr}
 8002944:	b084      	sub	sp, #16
 8002946:	af00      	add	r7, sp, #0
 8002948:	4603      	mov	r3, r0
 800294a:	80fb      	strh	r3, [r7, #6]
	uint8_t byte_read;

	if (MEM_READPAGE(entry * BLOCK_PAGECOUNT, 0x0000, &byte_read, 1) != HAL_OK) {
 800294c:	88fb      	ldrh	r3, [r7, #6]
 800294e:	019b      	lsls	r3, r3, #6
 8002950:	b298      	uxth	r0, r3
 8002952:	f107 020f 	add.w	r2, r7, #15
 8002956:	2301      	movs	r3, #1
 8002958:	2100      	movs	r1, #0
 800295a:	f7fe ffcb 	bl	80018f4 <MEM_READPAGE>
 800295e:	4603      	mov	r3, r0
 8002960:	2b00      	cmp	r3, #0
 8002962:	d001      	beq.n	8002968 <entry_present+0x26>
		return RFS_READ_ERROR;
 8002964:	2305      	movs	r3, #5
 8002966:	e005      	b.n	8002974 <entry_present+0x32>
	}

	if (byte_read == 0xFF) {
 8002968:	7bfb      	ldrb	r3, [r7, #15]
 800296a:	2bff      	cmp	r3, #255	; 0xff
 800296c:	d101      	bne.n	8002972 <entry_present+0x30>
		return RFS_NO_CARD;
 800296e:	2301      	movs	r3, #1
 8002970:	e000      	b.n	8002974 <entry_present+0x32>
	}

	return RFS_OK;
 8002972:	2300      	movs	r3, #0
}
 8002974:	4618      	mov	r0, r3
 8002976:	3710      	adds	r7, #16
 8002978:	46bd      	mov	sp, r7
 800297a:	bd80      	pop	{r7, pc}

0800297c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800297c:	b580      	push	{r7, lr}
 800297e:	b082      	sub	sp, #8
 8002980:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002982:	2300      	movs	r3, #0
 8002984:	607b      	str	r3, [r7, #4]
 8002986:	4b12      	ldr	r3, [pc, #72]	; (80029d0 <HAL_MspInit+0x54>)
 8002988:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800298a:	4a11      	ldr	r2, [pc, #68]	; (80029d0 <HAL_MspInit+0x54>)
 800298c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002990:	6453      	str	r3, [r2, #68]	; 0x44
 8002992:	4b0f      	ldr	r3, [pc, #60]	; (80029d0 <HAL_MspInit+0x54>)
 8002994:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002996:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800299a:	607b      	str	r3, [r7, #4]
 800299c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800299e:	2300      	movs	r3, #0
 80029a0:	603b      	str	r3, [r7, #0]
 80029a2:	4b0b      	ldr	r3, [pc, #44]	; (80029d0 <HAL_MspInit+0x54>)
 80029a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029a6:	4a0a      	ldr	r2, [pc, #40]	; (80029d0 <HAL_MspInit+0x54>)
 80029a8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80029ac:	6413      	str	r3, [r2, #64]	; 0x40
 80029ae:	4b08      	ldr	r3, [pc, #32]	; (80029d0 <HAL_MspInit+0x54>)
 80029b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029b2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80029b6:	603b      	str	r3, [r7, #0]
 80029b8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80029ba:	2200      	movs	r2, #0
 80029bc:	210f      	movs	r1, #15
 80029be:	f06f 0001 	mvn.w	r0, #1
 80029c2:	f000 fb71 	bl	80030a8 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80029c6:	bf00      	nop
 80029c8:	3708      	adds	r7, #8
 80029ca:	46bd      	mov	sp, r7
 80029cc:	bd80      	pop	{r7, pc}
 80029ce:	bf00      	nop
 80029d0:	40023800 	.word	0x40023800

080029d4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80029d4:	b580      	push	{r7, lr}
 80029d6:	b08a      	sub	sp, #40	; 0x28
 80029d8:	af00      	add	r7, sp, #0
 80029da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80029dc:	f107 0314 	add.w	r3, r7, #20
 80029e0:	2200      	movs	r2, #0
 80029e2:	601a      	str	r2, [r3, #0]
 80029e4:	605a      	str	r2, [r3, #4]
 80029e6:	609a      	str	r2, [r3, #8]
 80029e8:	60da      	str	r2, [r3, #12]
 80029ea:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	4a19      	ldr	r2, [pc, #100]	; (8002a58 <HAL_I2C_MspInit+0x84>)
 80029f2:	4293      	cmp	r3, r2
 80029f4:	d12b      	bne.n	8002a4e <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80029f6:	2300      	movs	r3, #0
 80029f8:	613b      	str	r3, [r7, #16]
 80029fa:	4b18      	ldr	r3, [pc, #96]	; (8002a5c <HAL_I2C_MspInit+0x88>)
 80029fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029fe:	4a17      	ldr	r2, [pc, #92]	; (8002a5c <HAL_I2C_MspInit+0x88>)
 8002a00:	f043 0302 	orr.w	r3, r3, #2
 8002a04:	6313      	str	r3, [r2, #48]	; 0x30
 8002a06:	4b15      	ldr	r3, [pc, #84]	; (8002a5c <HAL_I2C_MspInit+0x88>)
 8002a08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a0a:	f003 0302 	and.w	r3, r3, #2
 8002a0e:	613b      	str	r3, [r7, #16]
 8002a10:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002a12:	23c0      	movs	r3, #192	; 0xc0
 8002a14:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002a16:	2312      	movs	r3, #18
 8002a18:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a1a:	2300      	movs	r3, #0
 8002a1c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a1e:	2303      	movs	r3, #3
 8002a20:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002a22:	2304      	movs	r3, #4
 8002a24:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002a26:	f107 0314 	add.w	r3, r7, #20
 8002a2a:	4619      	mov	r1, r3
 8002a2c:	480c      	ldr	r0, [pc, #48]	; (8002a60 <HAL_I2C_MspInit+0x8c>)
 8002a2e:	f000 fb65 	bl	80030fc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002a32:	2300      	movs	r3, #0
 8002a34:	60fb      	str	r3, [r7, #12]
 8002a36:	4b09      	ldr	r3, [pc, #36]	; (8002a5c <HAL_I2C_MspInit+0x88>)
 8002a38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a3a:	4a08      	ldr	r2, [pc, #32]	; (8002a5c <HAL_I2C_MspInit+0x88>)
 8002a3c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002a40:	6413      	str	r3, [r2, #64]	; 0x40
 8002a42:	4b06      	ldr	r3, [pc, #24]	; (8002a5c <HAL_I2C_MspInit+0x88>)
 8002a44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a46:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002a4a:	60fb      	str	r3, [r7, #12]
 8002a4c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8002a4e:	bf00      	nop
 8002a50:	3728      	adds	r7, #40	; 0x28
 8002a52:	46bd      	mov	sp, r7
 8002a54:	bd80      	pop	{r7, pc}
 8002a56:	bf00      	nop
 8002a58:	40005400 	.word	0x40005400
 8002a5c:	40023800 	.word	0x40023800
 8002a60:	40020400 	.word	0x40020400

08002a64 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002a64:	b580      	push	{r7, lr}
 8002a66:	b08c      	sub	sp, #48	; 0x30
 8002a68:	af00      	add	r7, sp, #0
 8002a6a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a6c:	f107 031c 	add.w	r3, r7, #28
 8002a70:	2200      	movs	r2, #0
 8002a72:	601a      	str	r2, [r3, #0]
 8002a74:	605a      	str	r2, [r3, #4]
 8002a76:	609a      	str	r2, [r3, #8]
 8002a78:	60da      	str	r2, [r3, #12]
 8002a7a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	4a32      	ldr	r2, [pc, #200]	; (8002b4c <HAL_SPI_MspInit+0xe8>)
 8002a82:	4293      	cmp	r3, r2
 8002a84:	d12c      	bne.n	8002ae0 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002a86:	2300      	movs	r3, #0
 8002a88:	61bb      	str	r3, [r7, #24]
 8002a8a:	4b31      	ldr	r3, [pc, #196]	; (8002b50 <HAL_SPI_MspInit+0xec>)
 8002a8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a8e:	4a30      	ldr	r2, [pc, #192]	; (8002b50 <HAL_SPI_MspInit+0xec>)
 8002a90:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002a94:	6453      	str	r3, [r2, #68]	; 0x44
 8002a96:	4b2e      	ldr	r3, [pc, #184]	; (8002b50 <HAL_SPI_MspInit+0xec>)
 8002a98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a9a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002a9e:	61bb      	str	r3, [r7, #24]
 8002aa0:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002aa2:	2300      	movs	r3, #0
 8002aa4:	617b      	str	r3, [r7, #20]
 8002aa6:	4b2a      	ldr	r3, [pc, #168]	; (8002b50 <HAL_SPI_MspInit+0xec>)
 8002aa8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002aaa:	4a29      	ldr	r2, [pc, #164]	; (8002b50 <HAL_SPI_MspInit+0xec>)
 8002aac:	f043 0301 	orr.w	r3, r3, #1
 8002ab0:	6313      	str	r3, [r2, #48]	; 0x30
 8002ab2:	4b27      	ldr	r3, [pc, #156]	; (8002b50 <HAL_SPI_MspInit+0xec>)
 8002ab4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ab6:	f003 0301 	and.w	r3, r3, #1
 8002aba:	617b      	str	r3, [r7, #20]
 8002abc:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8002abe:	23a0      	movs	r3, #160	; 0xa0
 8002ac0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ac2:	2302      	movs	r3, #2
 8002ac4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ac6:	2300      	movs	r3, #0
 8002ac8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002aca:	2303      	movs	r3, #3
 8002acc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002ace:	2305      	movs	r3, #5
 8002ad0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ad2:	f107 031c 	add.w	r3, r7, #28
 8002ad6:	4619      	mov	r1, r3
 8002ad8:	481e      	ldr	r0, [pc, #120]	; (8002b54 <HAL_SPI_MspInit+0xf0>)
 8002ada:	f000 fb0f 	bl	80030fc <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8002ade:	e031      	b.n	8002b44 <HAL_SPI_MspInit+0xe0>
  else if(hspi->Instance==SPI2)
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	4a1c      	ldr	r2, [pc, #112]	; (8002b58 <HAL_SPI_MspInit+0xf4>)
 8002ae6:	4293      	cmp	r3, r2
 8002ae8:	d12c      	bne.n	8002b44 <HAL_SPI_MspInit+0xe0>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002aea:	2300      	movs	r3, #0
 8002aec:	613b      	str	r3, [r7, #16]
 8002aee:	4b18      	ldr	r3, [pc, #96]	; (8002b50 <HAL_SPI_MspInit+0xec>)
 8002af0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002af2:	4a17      	ldr	r2, [pc, #92]	; (8002b50 <HAL_SPI_MspInit+0xec>)
 8002af4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002af8:	6413      	str	r3, [r2, #64]	; 0x40
 8002afa:	4b15      	ldr	r3, [pc, #84]	; (8002b50 <HAL_SPI_MspInit+0xec>)
 8002afc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002afe:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002b02:	613b      	str	r3, [r7, #16]
 8002b04:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002b06:	2300      	movs	r3, #0
 8002b08:	60fb      	str	r3, [r7, #12]
 8002b0a:	4b11      	ldr	r3, [pc, #68]	; (8002b50 <HAL_SPI_MspInit+0xec>)
 8002b0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b0e:	4a10      	ldr	r2, [pc, #64]	; (8002b50 <HAL_SPI_MspInit+0xec>)
 8002b10:	f043 0302 	orr.w	r3, r3, #2
 8002b14:	6313      	str	r3, [r2, #48]	; 0x30
 8002b16:	4b0e      	ldr	r3, [pc, #56]	; (8002b50 <HAL_SPI_MspInit+0xec>)
 8002b18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b1a:	f003 0302 	and.w	r3, r3, #2
 8002b1e:	60fb      	str	r3, [r7, #12]
 8002b20:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_14|GPIO_PIN_15;
 8002b22:	f44f 4344 	mov.w	r3, #50176	; 0xc400
 8002b26:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b28:	2302      	movs	r3, #2
 8002b2a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b2c:	2300      	movs	r3, #0
 8002b2e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b30:	2303      	movs	r3, #3
 8002b32:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002b34:	2305      	movs	r3, #5
 8002b36:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002b38:	f107 031c 	add.w	r3, r7, #28
 8002b3c:	4619      	mov	r1, r3
 8002b3e:	4807      	ldr	r0, [pc, #28]	; (8002b5c <HAL_SPI_MspInit+0xf8>)
 8002b40:	f000 fadc 	bl	80030fc <HAL_GPIO_Init>
}
 8002b44:	bf00      	nop
 8002b46:	3730      	adds	r7, #48	; 0x30
 8002b48:	46bd      	mov	sp, r7
 8002b4a:	bd80      	pop	{r7, pc}
 8002b4c:	40013000 	.word	0x40013000
 8002b50:	40023800 	.word	0x40023800
 8002b54:	40020000 	.word	0x40020000
 8002b58:	40003800 	.word	0x40003800
 8002b5c:	40020400 	.word	0x40020400

08002b60 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002b60:	b480      	push	{r7}
 8002b62:	b085      	sub	sp, #20
 8002b64:	af00      	add	r7, sp, #0
 8002b66:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002b70:	d10e      	bne.n	8002b90 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002b72:	2300      	movs	r3, #0
 8002b74:	60fb      	str	r3, [r7, #12]
 8002b76:	4b13      	ldr	r3, [pc, #76]	; (8002bc4 <HAL_TIM_Base_MspInit+0x64>)
 8002b78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b7a:	4a12      	ldr	r2, [pc, #72]	; (8002bc4 <HAL_TIM_Base_MspInit+0x64>)
 8002b7c:	f043 0301 	orr.w	r3, r3, #1
 8002b80:	6413      	str	r3, [r2, #64]	; 0x40
 8002b82:	4b10      	ldr	r3, [pc, #64]	; (8002bc4 <HAL_TIM_Base_MspInit+0x64>)
 8002b84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b86:	f003 0301 	and.w	r3, r3, #1
 8002b8a:	60fb      	str	r3, [r7, #12]
 8002b8c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8002b8e:	e012      	b.n	8002bb6 <HAL_TIM_Base_MspInit+0x56>
  else if(htim_base->Instance==TIM3)
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	4a0c      	ldr	r2, [pc, #48]	; (8002bc8 <HAL_TIM_Base_MspInit+0x68>)
 8002b96:	4293      	cmp	r3, r2
 8002b98:	d10d      	bne.n	8002bb6 <HAL_TIM_Base_MspInit+0x56>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002b9a:	2300      	movs	r3, #0
 8002b9c:	60bb      	str	r3, [r7, #8]
 8002b9e:	4b09      	ldr	r3, [pc, #36]	; (8002bc4 <HAL_TIM_Base_MspInit+0x64>)
 8002ba0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ba2:	4a08      	ldr	r2, [pc, #32]	; (8002bc4 <HAL_TIM_Base_MspInit+0x64>)
 8002ba4:	f043 0302 	orr.w	r3, r3, #2
 8002ba8:	6413      	str	r3, [r2, #64]	; 0x40
 8002baa:	4b06      	ldr	r3, [pc, #24]	; (8002bc4 <HAL_TIM_Base_MspInit+0x64>)
 8002bac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bae:	f003 0302 	and.w	r3, r3, #2
 8002bb2:	60bb      	str	r3, [r7, #8]
 8002bb4:	68bb      	ldr	r3, [r7, #8]
}
 8002bb6:	bf00      	nop
 8002bb8:	3714      	adds	r7, #20
 8002bba:	46bd      	mov	sp, r7
 8002bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bc0:	4770      	bx	lr
 8002bc2:	bf00      	nop
 8002bc4:	40023800 	.word	0x40023800
 8002bc8:	40000400 	.word	0x40000400

08002bcc <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002bcc:	b580      	push	{r7, lr}
 8002bce:	b088      	sub	sp, #32
 8002bd0:	af00      	add	r7, sp, #0
 8002bd2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002bd4:	f107 030c 	add.w	r3, r7, #12
 8002bd8:	2200      	movs	r2, #0
 8002bda:	601a      	str	r2, [r3, #0]
 8002bdc:	605a      	str	r2, [r3, #4]
 8002bde:	609a      	str	r2, [r3, #8]
 8002be0:	60da      	str	r2, [r3, #12]
 8002be2:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002bec:	d11d      	bne.n	8002c2a <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002bee:	2300      	movs	r3, #0
 8002bf0:	60bb      	str	r3, [r7, #8]
 8002bf2:	4b10      	ldr	r3, [pc, #64]	; (8002c34 <HAL_TIM_MspPostInit+0x68>)
 8002bf4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bf6:	4a0f      	ldr	r2, [pc, #60]	; (8002c34 <HAL_TIM_MspPostInit+0x68>)
 8002bf8:	f043 0301 	orr.w	r3, r3, #1
 8002bfc:	6313      	str	r3, [r2, #48]	; 0x30
 8002bfe:	4b0d      	ldr	r3, [pc, #52]	; (8002c34 <HAL_TIM_MspPostInit+0x68>)
 8002c00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c02:	f003 0301 	and.w	r3, r3, #1
 8002c06:	60bb      	str	r3, [r7, #8]
 8002c08:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA2     ------> TIM2_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002c0a:	2304      	movs	r3, #4
 8002c0c:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c0e:	2302      	movs	r3, #2
 8002c10:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c12:	2300      	movs	r3, #0
 8002c14:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c16:	2300      	movs	r3, #0
 8002c18:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002c1a:	2301      	movs	r3, #1
 8002c1c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c1e:	f107 030c 	add.w	r3, r7, #12
 8002c22:	4619      	mov	r1, r3
 8002c24:	4804      	ldr	r0, [pc, #16]	; (8002c38 <HAL_TIM_MspPostInit+0x6c>)
 8002c26:	f000 fa69 	bl	80030fc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8002c2a:	bf00      	nop
 8002c2c:	3720      	adds	r7, #32
 8002c2e:	46bd      	mov	sp, r7
 8002c30:	bd80      	pop	{r7, pc}
 8002c32:	bf00      	nop
 8002c34:	40023800 	.word	0x40023800
 8002c38:	40020000 	.word	0x40020000

08002c3c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002c3c:	b580      	push	{r7, lr}
 8002c3e:	b08e      	sub	sp, #56	; 0x38
 8002c40:	af00      	add	r7, sp, #0
 8002c42:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8002c44:	2300      	movs	r3, #0
 8002c46:	62fb      	str	r3, [r7, #44]	; 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8002c48:	2300      	movs	r3, #0
 8002c4a:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM5 clock */
  __HAL_RCC_TIM5_CLK_ENABLE();
 8002c4c:	2300      	movs	r3, #0
 8002c4e:	60fb      	str	r3, [r7, #12]
 8002c50:	4b33      	ldr	r3, [pc, #204]	; (8002d20 <HAL_InitTick+0xe4>)
 8002c52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c54:	4a32      	ldr	r2, [pc, #200]	; (8002d20 <HAL_InitTick+0xe4>)
 8002c56:	f043 0308 	orr.w	r3, r3, #8
 8002c5a:	6413      	str	r3, [r2, #64]	; 0x40
 8002c5c:	4b30      	ldr	r3, [pc, #192]	; (8002d20 <HAL_InitTick+0xe4>)
 8002c5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c60:	f003 0308 	and.w	r3, r3, #8
 8002c64:	60fb      	str	r3, [r7, #12]
 8002c66:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002c68:	f107 0210 	add.w	r2, r7, #16
 8002c6c:	f107 0314 	add.w	r3, r7, #20
 8002c70:	4611      	mov	r1, r2
 8002c72:	4618      	mov	r0, r3
 8002c74:	f003 fab6 	bl	80061e4 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8002c78:	6a3b      	ldr	r3, [r7, #32]
 8002c7a:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM5 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8002c7c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d103      	bne.n	8002c8a <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8002c82:	f003 fa9b 	bl	80061bc <HAL_RCC_GetPCLK1Freq>
 8002c86:	6378      	str	r0, [r7, #52]	; 0x34
 8002c88:	e004      	b.n	8002c94 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8002c8a:	f003 fa97 	bl	80061bc <HAL_RCC_GetPCLK1Freq>
 8002c8e:	4603      	mov	r3, r0
 8002c90:	005b      	lsls	r3, r3, #1
 8002c92:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM5 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002c94:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002c96:	4a23      	ldr	r2, [pc, #140]	; (8002d24 <HAL_InitTick+0xe8>)
 8002c98:	fba2 2303 	umull	r2, r3, r2, r3
 8002c9c:	0c9b      	lsrs	r3, r3, #18
 8002c9e:	3b01      	subs	r3, #1
 8002ca0:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM5 */
  htim5.Instance = TIM5;
 8002ca2:	4b21      	ldr	r3, [pc, #132]	; (8002d28 <HAL_InitTick+0xec>)
 8002ca4:	4a21      	ldr	r2, [pc, #132]	; (8002d2c <HAL_InitTick+0xf0>)
 8002ca6:	601a      	str	r2, [r3, #0]
  + Period = [(TIM5CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim5.Init.Period = (1000000U / 1000U) - 1U;
 8002ca8:	4b1f      	ldr	r3, [pc, #124]	; (8002d28 <HAL_InitTick+0xec>)
 8002caa:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002cae:	60da      	str	r2, [r3, #12]
  htim5.Init.Prescaler = uwPrescalerValue;
 8002cb0:	4a1d      	ldr	r2, [pc, #116]	; (8002d28 <HAL_InitTick+0xec>)
 8002cb2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002cb4:	6053      	str	r3, [r2, #4]
  htim5.Init.ClockDivision = 0;
 8002cb6:	4b1c      	ldr	r3, [pc, #112]	; (8002d28 <HAL_InitTick+0xec>)
 8002cb8:	2200      	movs	r2, #0
 8002cba:	611a      	str	r2, [r3, #16]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002cbc:	4b1a      	ldr	r3, [pc, #104]	; (8002d28 <HAL_InitTick+0xec>)
 8002cbe:	2200      	movs	r2, #0
 8002cc0:	609a      	str	r2, [r3, #8]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002cc2:	4b19      	ldr	r3, [pc, #100]	; (8002d28 <HAL_InitTick+0xec>)
 8002cc4:	2200      	movs	r2, #0
 8002cc6:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim5);
 8002cc8:	4817      	ldr	r0, [pc, #92]	; (8002d28 <HAL_InitTick+0xec>)
 8002cca:	f003 feef 	bl	8006aac <HAL_TIM_Base_Init>
 8002cce:	4603      	mov	r3, r0
 8002cd0:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 8002cd4:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	d11b      	bne.n	8002d14 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim5);
 8002cdc:	4812      	ldr	r0, [pc, #72]	; (8002d28 <HAL_InitTick+0xec>)
 8002cde:	f003 ffb7 	bl	8006c50 <HAL_TIM_Base_Start_IT>
 8002ce2:	4603      	mov	r3, r0
 8002ce4:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 8002ce8:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d111      	bne.n	8002d14 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM5 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8002cf0:	2032      	movs	r0, #50	; 0x32
 8002cf2:	f000 f9f5 	bl	80030e0 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	2b0f      	cmp	r3, #15
 8002cfa:	d808      	bhi.n	8002d0e <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM5_IRQn, TickPriority, 0U);
 8002cfc:	2200      	movs	r2, #0
 8002cfe:	6879      	ldr	r1, [r7, #4]
 8002d00:	2032      	movs	r0, #50	; 0x32
 8002d02:	f000 f9d1 	bl	80030a8 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002d06:	4a0a      	ldr	r2, [pc, #40]	; (8002d30 <HAL_InitTick+0xf4>)
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	6013      	str	r3, [r2, #0]
 8002d0c:	e002      	b.n	8002d14 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8002d0e:	2301      	movs	r3, #1
 8002d10:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8002d14:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 8002d18:	4618      	mov	r0, r3
 8002d1a:	3738      	adds	r7, #56	; 0x38
 8002d1c:	46bd      	mov	sp, r7
 8002d1e:	bd80      	pop	{r7, pc}
 8002d20:	40023800 	.word	0x40023800
 8002d24:	431bde83 	.word	0x431bde83
 8002d28:	20000848 	.word	0x20000848
 8002d2c:	40000c00 	.word	0x40000c00
 8002d30:	2000051c 	.word	0x2000051c

08002d34 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002d34:	b480      	push	{r7}
 8002d36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002d38:	e7fe      	b.n	8002d38 <NMI_Handler+0x4>

08002d3a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002d3a:	b480      	push	{r7}
 8002d3c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002d3e:	e7fe      	b.n	8002d3e <HardFault_Handler+0x4>

08002d40 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002d40:	b480      	push	{r7}
 8002d42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002d44:	e7fe      	b.n	8002d44 <MemManage_Handler+0x4>

08002d46 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002d46:	b480      	push	{r7}
 8002d48:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002d4a:	e7fe      	b.n	8002d4a <BusFault_Handler+0x4>

08002d4c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002d4c:	b480      	push	{r7}
 8002d4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002d50:	e7fe      	b.n	8002d50 <UsageFault_Handler+0x4>

08002d52 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002d52:	b480      	push	{r7}
 8002d54:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002d56:	bf00      	nop
 8002d58:	46bd      	mov	sp, r7
 8002d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d5e:	4770      	bx	lr

08002d60 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8002d60:	b580      	push	{r7, lr}
 8002d62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8002d64:	4802      	ldr	r0, [pc, #8]	; (8002d70 <TIM5_IRQHandler+0x10>)
 8002d66:	f004 f943 	bl	8006ff0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8002d6a:	bf00      	nop
 8002d6c:	bd80      	pop	{r7, pc}
 8002d6e:	bf00      	nop
 8002d70:	20000848 	.word	0x20000848

08002d74 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8002d74:	b580      	push	{r7, lr}
 8002d76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8002d78:	4802      	ldr	r0, [pc, #8]	; (8002d84 <OTG_FS_IRQHandler+0x10>)
 8002d7a:	f001 fc84 	bl	8004686 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8002d7e:	bf00      	nop
 8002d80:	bd80      	pop	{r7, pc}
 8002d82:	bf00      	nop
 8002d84:	200064e8 	.word	0x200064e8

08002d88 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002d88:	b580      	push	{r7, lr}
 8002d8a:	b086      	sub	sp, #24
 8002d8c:	af00      	add	r7, sp, #0
 8002d8e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002d90:	4a14      	ldr	r2, [pc, #80]	; (8002de4 <_sbrk+0x5c>)
 8002d92:	4b15      	ldr	r3, [pc, #84]	; (8002de8 <_sbrk+0x60>)
 8002d94:	1ad3      	subs	r3, r2, r3
 8002d96:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002d98:	697b      	ldr	r3, [r7, #20]
 8002d9a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002d9c:	4b13      	ldr	r3, [pc, #76]	; (8002dec <_sbrk+0x64>)
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	d102      	bne.n	8002daa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002da4:	4b11      	ldr	r3, [pc, #68]	; (8002dec <_sbrk+0x64>)
 8002da6:	4a12      	ldr	r2, [pc, #72]	; (8002df0 <_sbrk+0x68>)
 8002da8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002daa:	4b10      	ldr	r3, [pc, #64]	; (8002dec <_sbrk+0x64>)
 8002dac:	681a      	ldr	r2, [r3, #0]
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	4413      	add	r3, r2
 8002db2:	693a      	ldr	r2, [r7, #16]
 8002db4:	429a      	cmp	r2, r3
 8002db6:	d207      	bcs.n	8002dc8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002db8:	f00b ff22 	bl	800ec00 <__errno>
 8002dbc:	4603      	mov	r3, r0
 8002dbe:	220c      	movs	r2, #12
 8002dc0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002dc2:	f04f 33ff 	mov.w	r3, #4294967295
 8002dc6:	e009      	b.n	8002ddc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002dc8:	4b08      	ldr	r3, [pc, #32]	; (8002dec <_sbrk+0x64>)
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002dce:	4b07      	ldr	r3, [pc, #28]	; (8002dec <_sbrk+0x64>)
 8002dd0:	681a      	ldr	r2, [r3, #0]
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	4413      	add	r3, r2
 8002dd6:	4a05      	ldr	r2, [pc, #20]	; (8002dec <_sbrk+0x64>)
 8002dd8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002dda:	68fb      	ldr	r3, [r7, #12]
}
 8002ddc:	4618      	mov	r0, r3
 8002dde:	3718      	adds	r7, #24
 8002de0:	46bd      	mov	sp, r7
 8002de2:	bd80      	pop	{r7, pc}
 8002de4:	20010000 	.word	0x20010000
 8002de8:	00000400 	.word	0x00000400
 8002dec:	20000890 	.word	0x20000890
 8002df0:	20006c28 	.word	0x20006c28

08002df4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002df4:	b480      	push	{r7}
 8002df6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002df8:	4b06      	ldr	r3, [pc, #24]	; (8002e14 <SystemInit+0x20>)
 8002dfa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002dfe:	4a05      	ldr	r2, [pc, #20]	; (8002e14 <SystemInit+0x20>)
 8002e00:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002e04:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002e08:	bf00      	nop
 8002e0a:	46bd      	mov	sp, r7
 8002e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e10:	4770      	bx	lr
 8002e12:	bf00      	nop
 8002e14:	e000ed00 	.word	0xe000ed00

08002e18 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002e18:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002e50 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002e1c:	480d      	ldr	r0, [pc, #52]	; (8002e54 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002e1e:	490e      	ldr	r1, [pc, #56]	; (8002e58 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002e20:	4a0e      	ldr	r2, [pc, #56]	; (8002e5c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002e22:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002e24:	e002      	b.n	8002e2c <LoopCopyDataInit>

08002e26 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002e26:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002e28:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002e2a:	3304      	adds	r3, #4

08002e2c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002e2c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002e2e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002e30:	d3f9      	bcc.n	8002e26 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002e32:	4a0b      	ldr	r2, [pc, #44]	; (8002e60 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002e34:	4c0b      	ldr	r4, [pc, #44]	; (8002e64 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002e36:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002e38:	e001      	b.n	8002e3e <LoopFillZerobss>

08002e3a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002e3a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002e3c:	3204      	adds	r2, #4

08002e3e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002e3e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002e40:	d3fb      	bcc.n	8002e3a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002e42:	f7ff ffd7 	bl	8002df4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002e46:	f00b fee1 	bl	800ec0c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002e4a:	f7fe fe79 	bl	8001b40 <main>
  bx  lr    
 8002e4e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002e50:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8002e54:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002e58:	2000067c 	.word	0x2000067c
  ldr r2, =_sidata
 8002e5c:	0800fc18 	.word	0x0800fc18
  ldr r2, =_sbss
 8002e60:	2000067c 	.word	0x2000067c
  ldr r4, =_ebss
 8002e64:	20006c24 	.word	0x20006c24

08002e68 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002e68:	e7fe      	b.n	8002e68 <ADC_IRQHandler>
	...

08002e6c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002e6c:	b580      	push	{r7, lr}
 8002e6e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002e70:	4b0e      	ldr	r3, [pc, #56]	; (8002eac <HAL_Init+0x40>)
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	4a0d      	ldr	r2, [pc, #52]	; (8002eac <HAL_Init+0x40>)
 8002e76:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002e7a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002e7c:	4b0b      	ldr	r3, [pc, #44]	; (8002eac <HAL_Init+0x40>)
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	4a0a      	ldr	r2, [pc, #40]	; (8002eac <HAL_Init+0x40>)
 8002e82:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002e86:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002e88:	4b08      	ldr	r3, [pc, #32]	; (8002eac <HAL_Init+0x40>)
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	4a07      	ldr	r2, [pc, #28]	; (8002eac <HAL_Init+0x40>)
 8002e8e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002e92:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002e94:	2003      	movs	r0, #3
 8002e96:	f000 f8fc 	bl	8003092 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002e9a:	200f      	movs	r0, #15
 8002e9c:	f7ff fece 	bl	8002c3c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002ea0:	f7ff fd6c 	bl	800297c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002ea4:	2300      	movs	r3, #0
}
 8002ea6:	4618      	mov	r0, r3
 8002ea8:	bd80      	pop	{r7, pc}
 8002eaa:	bf00      	nop
 8002eac:	40023c00 	.word	0x40023c00

08002eb0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002eb0:	b480      	push	{r7}
 8002eb2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002eb4:	4b06      	ldr	r3, [pc, #24]	; (8002ed0 <HAL_IncTick+0x20>)
 8002eb6:	781b      	ldrb	r3, [r3, #0]
 8002eb8:	461a      	mov	r2, r3
 8002eba:	4b06      	ldr	r3, [pc, #24]	; (8002ed4 <HAL_IncTick+0x24>)
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	4413      	add	r3, r2
 8002ec0:	4a04      	ldr	r2, [pc, #16]	; (8002ed4 <HAL_IncTick+0x24>)
 8002ec2:	6013      	str	r3, [r2, #0]
}
 8002ec4:	bf00      	nop
 8002ec6:	46bd      	mov	sp, r7
 8002ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ecc:	4770      	bx	lr
 8002ece:	bf00      	nop
 8002ed0:	20000520 	.word	0x20000520
 8002ed4:	20000894 	.word	0x20000894

08002ed8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002ed8:	b480      	push	{r7}
 8002eda:	af00      	add	r7, sp, #0
  return uwTick;
 8002edc:	4b03      	ldr	r3, [pc, #12]	; (8002eec <HAL_GetTick+0x14>)
 8002ede:	681b      	ldr	r3, [r3, #0]
}
 8002ee0:	4618      	mov	r0, r3
 8002ee2:	46bd      	mov	sp, r7
 8002ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ee8:	4770      	bx	lr
 8002eea:	bf00      	nop
 8002eec:	20000894 	.word	0x20000894

08002ef0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002ef0:	b580      	push	{r7, lr}
 8002ef2:	b084      	sub	sp, #16
 8002ef4:	af00      	add	r7, sp, #0
 8002ef6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002ef8:	f7ff ffee 	bl	8002ed8 <HAL_GetTick>
 8002efc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f08:	d005      	beq.n	8002f16 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002f0a:	4b0a      	ldr	r3, [pc, #40]	; (8002f34 <HAL_Delay+0x44>)
 8002f0c:	781b      	ldrb	r3, [r3, #0]
 8002f0e:	461a      	mov	r2, r3
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	4413      	add	r3, r2
 8002f14:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002f16:	bf00      	nop
 8002f18:	f7ff ffde 	bl	8002ed8 <HAL_GetTick>
 8002f1c:	4602      	mov	r2, r0
 8002f1e:	68bb      	ldr	r3, [r7, #8]
 8002f20:	1ad3      	subs	r3, r2, r3
 8002f22:	68fa      	ldr	r2, [r7, #12]
 8002f24:	429a      	cmp	r2, r3
 8002f26:	d8f7      	bhi.n	8002f18 <HAL_Delay+0x28>
  {
  }
}
 8002f28:	bf00      	nop
 8002f2a:	bf00      	nop
 8002f2c:	3710      	adds	r7, #16
 8002f2e:	46bd      	mov	sp, r7
 8002f30:	bd80      	pop	{r7, pc}
 8002f32:	bf00      	nop
 8002f34:	20000520 	.word	0x20000520

08002f38 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002f38:	b480      	push	{r7}
 8002f3a:	b085      	sub	sp, #20
 8002f3c:	af00      	add	r7, sp, #0
 8002f3e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	f003 0307 	and.w	r3, r3, #7
 8002f46:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002f48:	4b0c      	ldr	r3, [pc, #48]	; (8002f7c <__NVIC_SetPriorityGrouping+0x44>)
 8002f4a:	68db      	ldr	r3, [r3, #12]
 8002f4c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002f4e:	68ba      	ldr	r2, [r7, #8]
 8002f50:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002f54:	4013      	ands	r3, r2
 8002f56:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002f5c:	68bb      	ldr	r3, [r7, #8]
 8002f5e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002f60:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002f64:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002f68:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002f6a:	4a04      	ldr	r2, [pc, #16]	; (8002f7c <__NVIC_SetPriorityGrouping+0x44>)
 8002f6c:	68bb      	ldr	r3, [r7, #8]
 8002f6e:	60d3      	str	r3, [r2, #12]
}
 8002f70:	bf00      	nop
 8002f72:	3714      	adds	r7, #20
 8002f74:	46bd      	mov	sp, r7
 8002f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f7a:	4770      	bx	lr
 8002f7c:	e000ed00 	.word	0xe000ed00

08002f80 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002f80:	b480      	push	{r7}
 8002f82:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002f84:	4b04      	ldr	r3, [pc, #16]	; (8002f98 <__NVIC_GetPriorityGrouping+0x18>)
 8002f86:	68db      	ldr	r3, [r3, #12]
 8002f88:	0a1b      	lsrs	r3, r3, #8
 8002f8a:	f003 0307 	and.w	r3, r3, #7
}
 8002f8e:	4618      	mov	r0, r3
 8002f90:	46bd      	mov	sp, r7
 8002f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f96:	4770      	bx	lr
 8002f98:	e000ed00 	.word	0xe000ed00

08002f9c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002f9c:	b480      	push	{r7}
 8002f9e:	b083      	sub	sp, #12
 8002fa0:	af00      	add	r7, sp, #0
 8002fa2:	4603      	mov	r3, r0
 8002fa4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002fa6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	db0b      	blt.n	8002fc6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002fae:	79fb      	ldrb	r3, [r7, #7]
 8002fb0:	f003 021f 	and.w	r2, r3, #31
 8002fb4:	4907      	ldr	r1, [pc, #28]	; (8002fd4 <__NVIC_EnableIRQ+0x38>)
 8002fb6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fba:	095b      	lsrs	r3, r3, #5
 8002fbc:	2001      	movs	r0, #1
 8002fbe:	fa00 f202 	lsl.w	r2, r0, r2
 8002fc2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002fc6:	bf00      	nop
 8002fc8:	370c      	adds	r7, #12
 8002fca:	46bd      	mov	sp, r7
 8002fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fd0:	4770      	bx	lr
 8002fd2:	bf00      	nop
 8002fd4:	e000e100 	.word	0xe000e100

08002fd8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002fd8:	b480      	push	{r7}
 8002fda:	b083      	sub	sp, #12
 8002fdc:	af00      	add	r7, sp, #0
 8002fde:	4603      	mov	r3, r0
 8002fe0:	6039      	str	r1, [r7, #0]
 8002fe2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002fe4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	db0a      	blt.n	8003002 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002fec:	683b      	ldr	r3, [r7, #0]
 8002fee:	b2da      	uxtb	r2, r3
 8002ff0:	490c      	ldr	r1, [pc, #48]	; (8003024 <__NVIC_SetPriority+0x4c>)
 8002ff2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ff6:	0112      	lsls	r2, r2, #4
 8002ff8:	b2d2      	uxtb	r2, r2
 8002ffa:	440b      	add	r3, r1
 8002ffc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003000:	e00a      	b.n	8003018 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003002:	683b      	ldr	r3, [r7, #0]
 8003004:	b2da      	uxtb	r2, r3
 8003006:	4908      	ldr	r1, [pc, #32]	; (8003028 <__NVIC_SetPriority+0x50>)
 8003008:	79fb      	ldrb	r3, [r7, #7]
 800300a:	f003 030f 	and.w	r3, r3, #15
 800300e:	3b04      	subs	r3, #4
 8003010:	0112      	lsls	r2, r2, #4
 8003012:	b2d2      	uxtb	r2, r2
 8003014:	440b      	add	r3, r1
 8003016:	761a      	strb	r2, [r3, #24]
}
 8003018:	bf00      	nop
 800301a:	370c      	adds	r7, #12
 800301c:	46bd      	mov	sp, r7
 800301e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003022:	4770      	bx	lr
 8003024:	e000e100 	.word	0xe000e100
 8003028:	e000ed00 	.word	0xe000ed00

0800302c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800302c:	b480      	push	{r7}
 800302e:	b089      	sub	sp, #36	; 0x24
 8003030:	af00      	add	r7, sp, #0
 8003032:	60f8      	str	r0, [r7, #12]
 8003034:	60b9      	str	r1, [r7, #8]
 8003036:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	f003 0307 	and.w	r3, r3, #7
 800303e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003040:	69fb      	ldr	r3, [r7, #28]
 8003042:	f1c3 0307 	rsb	r3, r3, #7
 8003046:	2b04      	cmp	r3, #4
 8003048:	bf28      	it	cs
 800304a:	2304      	movcs	r3, #4
 800304c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800304e:	69fb      	ldr	r3, [r7, #28]
 8003050:	3304      	adds	r3, #4
 8003052:	2b06      	cmp	r3, #6
 8003054:	d902      	bls.n	800305c <NVIC_EncodePriority+0x30>
 8003056:	69fb      	ldr	r3, [r7, #28]
 8003058:	3b03      	subs	r3, #3
 800305a:	e000      	b.n	800305e <NVIC_EncodePriority+0x32>
 800305c:	2300      	movs	r3, #0
 800305e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003060:	f04f 32ff 	mov.w	r2, #4294967295
 8003064:	69bb      	ldr	r3, [r7, #24]
 8003066:	fa02 f303 	lsl.w	r3, r2, r3
 800306a:	43da      	mvns	r2, r3
 800306c:	68bb      	ldr	r3, [r7, #8]
 800306e:	401a      	ands	r2, r3
 8003070:	697b      	ldr	r3, [r7, #20]
 8003072:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003074:	f04f 31ff 	mov.w	r1, #4294967295
 8003078:	697b      	ldr	r3, [r7, #20]
 800307a:	fa01 f303 	lsl.w	r3, r1, r3
 800307e:	43d9      	mvns	r1, r3
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003084:	4313      	orrs	r3, r2
         );
}
 8003086:	4618      	mov	r0, r3
 8003088:	3724      	adds	r7, #36	; 0x24
 800308a:	46bd      	mov	sp, r7
 800308c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003090:	4770      	bx	lr

08003092 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003092:	b580      	push	{r7, lr}
 8003094:	b082      	sub	sp, #8
 8003096:	af00      	add	r7, sp, #0
 8003098:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800309a:	6878      	ldr	r0, [r7, #4]
 800309c:	f7ff ff4c 	bl	8002f38 <__NVIC_SetPriorityGrouping>
}
 80030a0:	bf00      	nop
 80030a2:	3708      	adds	r7, #8
 80030a4:	46bd      	mov	sp, r7
 80030a6:	bd80      	pop	{r7, pc}

080030a8 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80030a8:	b580      	push	{r7, lr}
 80030aa:	b086      	sub	sp, #24
 80030ac:	af00      	add	r7, sp, #0
 80030ae:	4603      	mov	r3, r0
 80030b0:	60b9      	str	r1, [r7, #8]
 80030b2:	607a      	str	r2, [r7, #4]
 80030b4:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80030b6:	2300      	movs	r3, #0
 80030b8:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80030ba:	f7ff ff61 	bl	8002f80 <__NVIC_GetPriorityGrouping>
 80030be:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80030c0:	687a      	ldr	r2, [r7, #4]
 80030c2:	68b9      	ldr	r1, [r7, #8]
 80030c4:	6978      	ldr	r0, [r7, #20]
 80030c6:	f7ff ffb1 	bl	800302c <NVIC_EncodePriority>
 80030ca:	4602      	mov	r2, r0
 80030cc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80030d0:	4611      	mov	r1, r2
 80030d2:	4618      	mov	r0, r3
 80030d4:	f7ff ff80 	bl	8002fd8 <__NVIC_SetPriority>
}
 80030d8:	bf00      	nop
 80030da:	3718      	adds	r7, #24
 80030dc:	46bd      	mov	sp, r7
 80030de:	bd80      	pop	{r7, pc}

080030e0 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80030e0:	b580      	push	{r7, lr}
 80030e2:	b082      	sub	sp, #8
 80030e4:	af00      	add	r7, sp, #0
 80030e6:	4603      	mov	r3, r0
 80030e8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80030ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030ee:	4618      	mov	r0, r3
 80030f0:	f7ff ff54 	bl	8002f9c <__NVIC_EnableIRQ>
}
 80030f4:	bf00      	nop
 80030f6:	3708      	adds	r7, #8
 80030f8:	46bd      	mov	sp, r7
 80030fa:	bd80      	pop	{r7, pc}

080030fc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80030fc:	b480      	push	{r7}
 80030fe:	b089      	sub	sp, #36	; 0x24
 8003100:	af00      	add	r7, sp, #0
 8003102:	6078      	str	r0, [r7, #4]
 8003104:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003106:	2300      	movs	r3, #0
 8003108:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800310a:	2300      	movs	r3, #0
 800310c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800310e:	2300      	movs	r3, #0
 8003110:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003112:	2300      	movs	r3, #0
 8003114:	61fb      	str	r3, [r7, #28]
 8003116:	e159      	b.n	80033cc <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003118:	2201      	movs	r2, #1
 800311a:	69fb      	ldr	r3, [r7, #28]
 800311c:	fa02 f303 	lsl.w	r3, r2, r3
 8003120:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003122:	683b      	ldr	r3, [r7, #0]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	697a      	ldr	r2, [r7, #20]
 8003128:	4013      	ands	r3, r2
 800312a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800312c:	693a      	ldr	r2, [r7, #16]
 800312e:	697b      	ldr	r3, [r7, #20]
 8003130:	429a      	cmp	r2, r3
 8003132:	f040 8148 	bne.w	80033c6 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003136:	683b      	ldr	r3, [r7, #0]
 8003138:	685b      	ldr	r3, [r3, #4]
 800313a:	f003 0303 	and.w	r3, r3, #3
 800313e:	2b01      	cmp	r3, #1
 8003140:	d005      	beq.n	800314e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003142:	683b      	ldr	r3, [r7, #0]
 8003144:	685b      	ldr	r3, [r3, #4]
 8003146:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800314a:	2b02      	cmp	r3, #2
 800314c:	d130      	bne.n	80031b0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	689b      	ldr	r3, [r3, #8]
 8003152:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003154:	69fb      	ldr	r3, [r7, #28]
 8003156:	005b      	lsls	r3, r3, #1
 8003158:	2203      	movs	r2, #3
 800315a:	fa02 f303 	lsl.w	r3, r2, r3
 800315e:	43db      	mvns	r3, r3
 8003160:	69ba      	ldr	r2, [r7, #24]
 8003162:	4013      	ands	r3, r2
 8003164:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003166:	683b      	ldr	r3, [r7, #0]
 8003168:	68da      	ldr	r2, [r3, #12]
 800316a:	69fb      	ldr	r3, [r7, #28]
 800316c:	005b      	lsls	r3, r3, #1
 800316e:	fa02 f303 	lsl.w	r3, r2, r3
 8003172:	69ba      	ldr	r2, [r7, #24]
 8003174:	4313      	orrs	r3, r2
 8003176:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	69ba      	ldr	r2, [r7, #24]
 800317c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	685b      	ldr	r3, [r3, #4]
 8003182:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003184:	2201      	movs	r2, #1
 8003186:	69fb      	ldr	r3, [r7, #28]
 8003188:	fa02 f303 	lsl.w	r3, r2, r3
 800318c:	43db      	mvns	r3, r3
 800318e:	69ba      	ldr	r2, [r7, #24]
 8003190:	4013      	ands	r3, r2
 8003192:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003194:	683b      	ldr	r3, [r7, #0]
 8003196:	685b      	ldr	r3, [r3, #4]
 8003198:	091b      	lsrs	r3, r3, #4
 800319a:	f003 0201 	and.w	r2, r3, #1
 800319e:	69fb      	ldr	r3, [r7, #28]
 80031a0:	fa02 f303 	lsl.w	r3, r2, r3
 80031a4:	69ba      	ldr	r2, [r7, #24]
 80031a6:	4313      	orrs	r3, r2
 80031a8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	69ba      	ldr	r2, [r7, #24]
 80031ae:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80031b0:	683b      	ldr	r3, [r7, #0]
 80031b2:	685b      	ldr	r3, [r3, #4]
 80031b4:	f003 0303 	and.w	r3, r3, #3
 80031b8:	2b03      	cmp	r3, #3
 80031ba:	d017      	beq.n	80031ec <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	68db      	ldr	r3, [r3, #12]
 80031c0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80031c2:	69fb      	ldr	r3, [r7, #28]
 80031c4:	005b      	lsls	r3, r3, #1
 80031c6:	2203      	movs	r2, #3
 80031c8:	fa02 f303 	lsl.w	r3, r2, r3
 80031cc:	43db      	mvns	r3, r3
 80031ce:	69ba      	ldr	r2, [r7, #24]
 80031d0:	4013      	ands	r3, r2
 80031d2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80031d4:	683b      	ldr	r3, [r7, #0]
 80031d6:	689a      	ldr	r2, [r3, #8]
 80031d8:	69fb      	ldr	r3, [r7, #28]
 80031da:	005b      	lsls	r3, r3, #1
 80031dc:	fa02 f303 	lsl.w	r3, r2, r3
 80031e0:	69ba      	ldr	r2, [r7, #24]
 80031e2:	4313      	orrs	r3, r2
 80031e4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	69ba      	ldr	r2, [r7, #24]
 80031ea:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80031ec:	683b      	ldr	r3, [r7, #0]
 80031ee:	685b      	ldr	r3, [r3, #4]
 80031f0:	f003 0303 	and.w	r3, r3, #3
 80031f4:	2b02      	cmp	r3, #2
 80031f6:	d123      	bne.n	8003240 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80031f8:	69fb      	ldr	r3, [r7, #28]
 80031fa:	08da      	lsrs	r2, r3, #3
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	3208      	adds	r2, #8
 8003200:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003204:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003206:	69fb      	ldr	r3, [r7, #28]
 8003208:	f003 0307 	and.w	r3, r3, #7
 800320c:	009b      	lsls	r3, r3, #2
 800320e:	220f      	movs	r2, #15
 8003210:	fa02 f303 	lsl.w	r3, r2, r3
 8003214:	43db      	mvns	r3, r3
 8003216:	69ba      	ldr	r2, [r7, #24]
 8003218:	4013      	ands	r3, r2
 800321a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800321c:	683b      	ldr	r3, [r7, #0]
 800321e:	691a      	ldr	r2, [r3, #16]
 8003220:	69fb      	ldr	r3, [r7, #28]
 8003222:	f003 0307 	and.w	r3, r3, #7
 8003226:	009b      	lsls	r3, r3, #2
 8003228:	fa02 f303 	lsl.w	r3, r2, r3
 800322c:	69ba      	ldr	r2, [r7, #24]
 800322e:	4313      	orrs	r3, r2
 8003230:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003232:	69fb      	ldr	r3, [r7, #28]
 8003234:	08da      	lsrs	r2, r3, #3
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	3208      	adds	r2, #8
 800323a:	69b9      	ldr	r1, [r7, #24]
 800323c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003246:	69fb      	ldr	r3, [r7, #28]
 8003248:	005b      	lsls	r3, r3, #1
 800324a:	2203      	movs	r2, #3
 800324c:	fa02 f303 	lsl.w	r3, r2, r3
 8003250:	43db      	mvns	r3, r3
 8003252:	69ba      	ldr	r2, [r7, #24]
 8003254:	4013      	ands	r3, r2
 8003256:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003258:	683b      	ldr	r3, [r7, #0]
 800325a:	685b      	ldr	r3, [r3, #4]
 800325c:	f003 0203 	and.w	r2, r3, #3
 8003260:	69fb      	ldr	r3, [r7, #28]
 8003262:	005b      	lsls	r3, r3, #1
 8003264:	fa02 f303 	lsl.w	r3, r2, r3
 8003268:	69ba      	ldr	r2, [r7, #24]
 800326a:	4313      	orrs	r3, r2
 800326c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	69ba      	ldr	r2, [r7, #24]
 8003272:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003274:	683b      	ldr	r3, [r7, #0]
 8003276:	685b      	ldr	r3, [r3, #4]
 8003278:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800327c:	2b00      	cmp	r3, #0
 800327e:	f000 80a2 	beq.w	80033c6 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003282:	2300      	movs	r3, #0
 8003284:	60fb      	str	r3, [r7, #12]
 8003286:	4b57      	ldr	r3, [pc, #348]	; (80033e4 <HAL_GPIO_Init+0x2e8>)
 8003288:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800328a:	4a56      	ldr	r2, [pc, #344]	; (80033e4 <HAL_GPIO_Init+0x2e8>)
 800328c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003290:	6453      	str	r3, [r2, #68]	; 0x44
 8003292:	4b54      	ldr	r3, [pc, #336]	; (80033e4 <HAL_GPIO_Init+0x2e8>)
 8003294:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003296:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800329a:	60fb      	str	r3, [r7, #12]
 800329c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800329e:	4a52      	ldr	r2, [pc, #328]	; (80033e8 <HAL_GPIO_Init+0x2ec>)
 80032a0:	69fb      	ldr	r3, [r7, #28]
 80032a2:	089b      	lsrs	r3, r3, #2
 80032a4:	3302      	adds	r3, #2
 80032a6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80032aa:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80032ac:	69fb      	ldr	r3, [r7, #28]
 80032ae:	f003 0303 	and.w	r3, r3, #3
 80032b2:	009b      	lsls	r3, r3, #2
 80032b4:	220f      	movs	r2, #15
 80032b6:	fa02 f303 	lsl.w	r3, r2, r3
 80032ba:	43db      	mvns	r3, r3
 80032bc:	69ba      	ldr	r2, [r7, #24]
 80032be:	4013      	ands	r3, r2
 80032c0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	4a49      	ldr	r2, [pc, #292]	; (80033ec <HAL_GPIO_Init+0x2f0>)
 80032c6:	4293      	cmp	r3, r2
 80032c8:	d019      	beq.n	80032fe <HAL_GPIO_Init+0x202>
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	4a48      	ldr	r2, [pc, #288]	; (80033f0 <HAL_GPIO_Init+0x2f4>)
 80032ce:	4293      	cmp	r3, r2
 80032d0:	d013      	beq.n	80032fa <HAL_GPIO_Init+0x1fe>
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	4a47      	ldr	r2, [pc, #284]	; (80033f4 <HAL_GPIO_Init+0x2f8>)
 80032d6:	4293      	cmp	r3, r2
 80032d8:	d00d      	beq.n	80032f6 <HAL_GPIO_Init+0x1fa>
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	4a46      	ldr	r2, [pc, #280]	; (80033f8 <HAL_GPIO_Init+0x2fc>)
 80032de:	4293      	cmp	r3, r2
 80032e0:	d007      	beq.n	80032f2 <HAL_GPIO_Init+0x1f6>
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	4a45      	ldr	r2, [pc, #276]	; (80033fc <HAL_GPIO_Init+0x300>)
 80032e6:	4293      	cmp	r3, r2
 80032e8:	d101      	bne.n	80032ee <HAL_GPIO_Init+0x1f2>
 80032ea:	2304      	movs	r3, #4
 80032ec:	e008      	b.n	8003300 <HAL_GPIO_Init+0x204>
 80032ee:	2307      	movs	r3, #7
 80032f0:	e006      	b.n	8003300 <HAL_GPIO_Init+0x204>
 80032f2:	2303      	movs	r3, #3
 80032f4:	e004      	b.n	8003300 <HAL_GPIO_Init+0x204>
 80032f6:	2302      	movs	r3, #2
 80032f8:	e002      	b.n	8003300 <HAL_GPIO_Init+0x204>
 80032fa:	2301      	movs	r3, #1
 80032fc:	e000      	b.n	8003300 <HAL_GPIO_Init+0x204>
 80032fe:	2300      	movs	r3, #0
 8003300:	69fa      	ldr	r2, [r7, #28]
 8003302:	f002 0203 	and.w	r2, r2, #3
 8003306:	0092      	lsls	r2, r2, #2
 8003308:	4093      	lsls	r3, r2
 800330a:	69ba      	ldr	r2, [r7, #24]
 800330c:	4313      	orrs	r3, r2
 800330e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003310:	4935      	ldr	r1, [pc, #212]	; (80033e8 <HAL_GPIO_Init+0x2ec>)
 8003312:	69fb      	ldr	r3, [r7, #28]
 8003314:	089b      	lsrs	r3, r3, #2
 8003316:	3302      	adds	r3, #2
 8003318:	69ba      	ldr	r2, [r7, #24]
 800331a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800331e:	4b38      	ldr	r3, [pc, #224]	; (8003400 <HAL_GPIO_Init+0x304>)
 8003320:	689b      	ldr	r3, [r3, #8]
 8003322:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003324:	693b      	ldr	r3, [r7, #16]
 8003326:	43db      	mvns	r3, r3
 8003328:	69ba      	ldr	r2, [r7, #24]
 800332a:	4013      	ands	r3, r2
 800332c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800332e:	683b      	ldr	r3, [r7, #0]
 8003330:	685b      	ldr	r3, [r3, #4]
 8003332:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003336:	2b00      	cmp	r3, #0
 8003338:	d003      	beq.n	8003342 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800333a:	69ba      	ldr	r2, [r7, #24]
 800333c:	693b      	ldr	r3, [r7, #16]
 800333e:	4313      	orrs	r3, r2
 8003340:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003342:	4a2f      	ldr	r2, [pc, #188]	; (8003400 <HAL_GPIO_Init+0x304>)
 8003344:	69bb      	ldr	r3, [r7, #24]
 8003346:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003348:	4b2d      	ldr	r3, [pc, #180]	; (8003400 <HAL_GPIO_Init+0x304>)
 800334a:	68db      	ldr	r3, [r3, #12]
 800334c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800334e:	693b      	ldr	r3, [r7, #16]
 8003350:	43db      	mvns	r3, r3
 8003352:	69ba      	ldr	r2, [r7, #24]
 8003354:	4013      	ands	r3, r2
 8003356:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003358:	683b      	ldr	r3, [r7, #0]
 800335a:	685b      	ldr	r3, [r3, #4]
 800335c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003360:	2b00      	cmp	r3, #0
 8003362:	d003      	beq.n	800336c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8003364:	69ba      	ldr	r2, [r7, #24]
 8003366:	693b      	ldr	r3, [r7, #16]
 8003368:	4313      	orrs	r3, r2
 800336a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800336c:	4a24      	ldr	r2, [pc, #144]	; (8003400 <HAL_GPIO_Init+0x304>)
 800336e:	69bb      	ldr	r3, [r7, #24]
 8003370:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003372:	4b23      	ldr	r3, [pc, #140]	; (8003400 <HAL_GPIO_Init+0x304>)
 8003374:	685b      	ldr	r3, [r3, #4]
 8003376:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003378:	693b      	ldr	r3, [r7, #16]
 800337a:	43db      	mvns	r3, r3
 800337c:	69ba      	ldr	r2, [r7, #24]
 800337e:	4013      	ands	r3, r2
 8003380:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003382:	683b      	ldr	r3, [r7, #0]
 8003384:	685b      	ldr	r3, [r3, #4]
 8003386:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800338a:	2b00      	cmp	r3, #0
 800338c:	d003      	beq.n	8003396 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800338e:	69ba      	ldr	r2, [r7, #24]
 8003390:	693b      	ldr	r3, [r7, #16]
 8003392:	4313      	orrs	r3, r2
 8003394:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003396:	4a1a      	ldr	r2, [pc, #104]	; (8003400 <HAL_GPIO_Init+0x304>)
 8003398:	69bb      	ldr	r3, [r7, #24]
 800339a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800339c:	4b18      	ldr	r3, [pc, #96]	; (8003400 <HAL_GPIO_Init+0x304>)
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80033a2:	693b      	ldr	r3, [r7, #16]
 80033a4:	43db      	mvns	r3, r3
 80033a6:	69ba      	ldr	r2, [r7, #24]
 80033a8:	4013      	ands	r3, r2
 80033aa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80033ac:	683b      	ldr	r3, [r7, #0]
 80033ae:	685b      	ldr	r3, [r3, #4]
 80033b0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	d003      	beq.n	80033c0 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80033b8:	69ba      	ldr	r2, [r7, #24]
 80033ba:	693b      	ldr	r3, [r7, #16]
 80033bc:	4313      	orrs	r3, r2
 80033be:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80033c0:	4a0f      	ldr	r2, [pc, #60]	; (8003400 <HAL_GPIO_Init+0x304>)
 80033c2:	69bb      	ldr	r3, [r7, #24]
 80033c4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80033c6:	69fb      	ldr	r3, [r7, #28]
 80033c8:	3301      	adds	r3, #1
 80033ca:	61fb      	str	r3, [r7, #28]
 80033cc:	69fb      	ldr	r3, [r7, #28]
 80033ce:	2b0f      	cmp	r3, #15
 80033d0:	f67f aea2 	bls.w	8003118 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80033d4:	bf00      	nop
 80033d6:	bf00      	nop
 80033d8:	3724      	adds	r7, #36	; 0x24
 80033da:	46bd      	mov	sp, r7
 80033dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033e0:	4770      	bx	lr
 80033e2:	bf00      	nop
 80033e4:	40023800 	.word	0x40023800
 80033e8:	40013800 	.word	0x40013800
 80033ec:	40020000 	.word	0x40020000
 80033f0:	40020400 	.word	0x40020400
 80033f4:	40020800 	.word	0x40020800
 80033f8:	40020c00 	.word	0x40020c00
 80033fc:	40021000 	.word	0x40021000
 8003400:	40013c00 	.word	0x40013c00

08003404 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003404:	b480      	push	{r7}
 8003406:	b085      	sub	sp, #20
 8003408:	af00      	add	r7, sp, #0
 800340a:	6078      	str	r0, [r7, #4]
 800340c:	460b      	mov	r3, r1
 800340e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	691a      	ldr	r2, [r3, #16]
 8003414:	887b      	ldrh	r3, [r7, #2]
 8003416:	4013      	ands	r3, r2
 8003418:	2b00      	cmp	r3, #0
 800341a:	d002      	beq.n	8003422 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800341c:	2301      	movs	r3, #1
 800341e:	73fb      	strb	r3, [r7, #15]
 8003420:	e001      	b.n	8003426 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003422:	2300      	movs	r3, #0
 8003424:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003426:	7bfb      	ldrb	r3, [r7, #15]
}
 8003428:	4618      	mov	r0, r3
 800342a:	3714      	adds	r7, #20
 800342c:	46bd      	mov	sp, r7
 800342e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003432:	4770      	bx	lr

08003434 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003434:	b480      	push	{r7}
 8003436:	b083      	sub	sp, #12
 8003438:	af00      	add	r7, sp, #0
 800343a:	6078      	str	r0, [r7, #4]
 800343c:	460b      	mov	r3, r1
 800343e:	807b      	strh	r3, [r7, #2]
 8003440:	4613      	mov	r3, r2
 8003442:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003444:	787b      	ldrb	r3, [r7, #1]
 8003446:	2b00      	cmp	r3, #0
 8003448:	d003      	beq.n	8003452 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800344a:	887a      	ldrh	r2, [r7, #2]
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003450:	e003      	b.n	800345a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003452:	887b      	ldrh	r3, [r7, #2]
 8003454:	041a      	lsls	r2, r3, #16
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	619a      	str	r2, [r3, #24]
}
 800345a:	bf00      	nop
 800345c:	370c      	adds	r7, #12
 800345e:	46bd      	mov	sp, r7
 8003460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003464:	4770      	bx	lr
	...

08003468 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003468:	b580      	push	{r7, lr}
 800346a:	b084      	sub	sp, #16
 800346c:	af00      	add	r7, sp, #0
 800346e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	2b00      	cmp	r3, #0
 8003474:	d101      	bne.n	800347a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003476:	2301      	movs	r3, #1
 8003478:	e12b      	b.n	80036d2 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003480:	b2db      	uxtb	r3, r3
 8003482:	2b00      	cmp	r3, #0
 8003484:	d106      	bne.n	8003494 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	2200      	movs	r2, #0
 800348a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800348e:	6878      	ldr	r0, [r7, #4]
 8003490:	f7ff faa0 	bl	80029d4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	2224      	movs	r2, #36	; 0x24
 8003498:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	681a      	ldr	r2, [r3, #0]
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	f022 0201 	bic.w	r2, r2, #1
 80034aa:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	681a      	ldr	r2, [r3, #0]
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80034ba:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	681a      	ldr	r2, [r3, #0]
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80034ca:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80034cc:	f002 fe76 	bl	80061bc <HAL_RCC_GetPCLK1Freq>
 80034d0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	685b      	ldr	r3, [r3, #4]
 80034d6:	4a81      	ldr	r2, [pc, #516]	; (80036dc <HAL_I2C_Init+0x274>)
 80034d8:	4293      	cmp	r3, r2
 80034da:	d807      	bhi.n	80034ec <HAL_I2C_Init+0x84>
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	4a80      	ldr	r2, [pc, #512]	; (80036e0 <HAL_I2C_Init+0x278>)
 80034e0:	4293      	cmp	r3, r2
 80034e2:	bf94      	ite	ls
 80034e4:	2301      	movls	r3, #1
 80034e6:	2300      	movhi	r3, #0
 80034e8:	b2db      	uxtb	r3, r3
 80034ea:	e006      	b.n	80034fa <HAL_I2C_Init+0x92>
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	4a7d      	ldr	r2, [pc, #500]	; (80036e4 <HAL_I2C_Init+0x27c>)
 80034f0:	4293      	cmp	r3, r2
 80034f2:	bf94      	ite	ls
 80034f4:	2301      	movls	r3, #1
 80034f6:	2300      	movhi	r3, #0
 80034f8:	b2db      	uxtb	r3, r3
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d001      	beq.n	8003502 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80034fe:	2301      	movs	r3, #1
 8003500:	e0e7      	b.n	80036d2 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	4a78      	ldr	r2, [pc, #480]	; (80036e8 <HAL_I2C_Init+0x280>)
 8003506:	fba2 2303 	umull	r2, r3, r2, r3
 800350a:	0c9b      	lsrs	r3, r3, #18
 800350c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	685b      	ldr	r3, [r3, #4]
 8003514:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	68ba      	ldr	r2, [r7, #8]
 800351e:	430a      	orrs	r2, r1
 8003520:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	6a1b      	ldr	r3, [r3, #32]
 8003528:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	685b      	ldr	r3, [r3, #4]
 8003530:	4a6a      	ldr	r2, [pc, #424]	; (80036dc <HAL_I2C_Init+0x274>)
 8003532:	4293      	cmp	r3, r2
 8003534:	d802      	bhi.n	800353c <HAL_I2C_Init+0xd4>
 8003536:	68bb      	ldr	r3, [r7, #8]
 8003538:	3301      	adds	r3, #1
 800353a:	e009      	b.n	8003550 <HAL_I2C_Init+0xe8>
 800353c:	68bb      	ldr	r3, [r7, #8]
 800353e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8003542:	fb02 f303 	mul.w	r3, r2, r3
 8003546:	4a69      	ldr	r2, [pc, #420]	; (80036ec <HAL_I2C_Init+0x284>)
 8003548:	fba2 2303 	umull	r2, r3, r2, r3
 800354c:	099b      	lsrs	r3, r3, #6
 800354e:	3301      	adds	r3, #1
 8003550:	687a      	ldr	r2, [r7, #4]
 8003552:	6812      	ldr	r2, [r2, #0]
 8003554:	430b      	orrs	r3, r1
 8003556:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	69db      	ldr	r3, [r3, #28]
 800355e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8003562:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	685b      	ldr	r3, [r3, #4]
 800356a:	495c      	ldr	r1, [pc, #368]	; (80036dc <HAL_I2C_Init+0x274>)
 800356c:	428b      	cmp	r3, r1
 800356e:	d819      	bhi.n	80035a4 <HAL_I2C_Init+0x13c>
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	1e59      	subs	r1, r3, #1
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	685b      	ldr	r3, [r3, #4]
 8003578:	005b      	lsls	r3, r3, #1
 800357a:	fbb1 f3f3 	udiv	r3, r1, r3
 800357e:	1c59      	adds	r1, r3, #1
 8003580:	f640 73fc 	movw	r3, #4092	; 0xffc
 8003584:	400b      	ands	r3, r1
 8003586:	2b00      	cmp	r3, #0
 8003588:	d00a      	beq.n	80035a0 <HAL_I2C_Init+0x138>
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	1e59      	subs	r1, r3, #1
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	685b      	ldr	r3, [r3, #4]
 8003592:	005b      	lsls	r3, r3, #1
 8003594:	fbb1 f3f3 	udiv	r3, r1, r3
 8003598:	3301      	adds	r3, #1
 800359a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800359e:	e051      	b.n	8003644 <HAL_I2C_Init+0x1dc>
 80035a0:	2304      	movs	r3, #4
 80035a2:	e04f      	b.n	8003644 <HAL_I2C_Init+0x1dc>
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	689b      	ldr	r3, [r3, #8]
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d111      	bne.n	80035d0 <HAL_I2C_Init+0x168>
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	1e58      	subs	r0, r3, #1
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	6859      	ldr	r1, [r3, #4]
 80035b4:	460b      	mov	r3, r1
 80035b6:	005b      	lsls	r3, r3, #1
 80035b8:	440b      	add	r3, r1
 80035ba:	fbb0 f3f3 	udiv	r3, r0, r3
 80035be:	3301      	adds	r3, #1
 80035c0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80035c4:	2b00      	cmp	r3, #0
 80035c6:	bf0c      	ite	eq
 80035c8:	2301      	moveq	r3, #1
 80035ca:	2300      	movne	r3, #0
 80035cc:	b2db      	uxtb	r3, r3
 80035ce:	e012      	b.n	80035f6 <HAL_I2C_Init+0x18e>
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	1e58      	subs	r0, r3, #1
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	6859      	ldr	r1, [r3, #4]
 80035d8:	460b      	mov	r3, r1
 80035da:	009b      	lsls	r3, r3, #2
 80035dc:	440b      	add	r3, r1
 80035de:	0099      	lsls	r1, r3, #2
 80035e0:	440b      	add	r3, r1
 80035e2:	fbb0 f3f3 	udiv	r3, r0, r3
 80035e6:	3301      	adds	r3, #1
 80035e8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	bf0c      	ite	eq
 80035f0:	2301      	moveq	r3, #1
 80035f2:	2300      	movne	r3, #0
 80035f4:	b2db      	uxtb	r3, r3
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d001      	beq.n	80035fe <HAL_I2C_Init+0x196>
 80035fa:	2301      	movs	r3, #1
 80035fc:	e022      	b.n	8003644 <HAL_I2C_Init+0x1dc>
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	689b      	ldr	r3, [r3, #8]
 8003602:	2b00      	cmp	r3, #0
 8003604:	d10e      	bne.n	8003624 <HAL_I2C_Init+0x1bc>
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	1e58      	subs	r0, r3, #1
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	6859      	ldr	r1, [r3, #4]
 800360e:	460b      	mov	r3, r1
 8003610:	005b      	lsls	r3, r3, #1
 8003612:	440b      	add	r3, r1
 8003614:	fbb0 f3f3 	udiv	r3, r0, r3
 8003618:	3301      	adds	r3, #1
 800361a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800361e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003622:	e00f      	b.n	8003644 <HAL_I2C_Init+0x1dc>
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	1e58      	subs	r0, r3, #1
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	6859      	ldr	r1, [r3, #4]
 800362c:	460b      	mov	r3, r1
 800362e:	009b      	lsls	r3, r3, #2
 8003630:	440b      	add	r3, r1
 8003632:	0099      	lsls	r1, r3, #2
 8003634:	440b      	add	r3, r1
 8003636:	fbb0 f3f3 	udiv	r3, r0, r3
 800363a:	3301      	adds	r3, #1
 800363c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003640:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003644:	6879      	ldr	r1, [r7, #4]
 8003646:	6809      	ldr	r1, [r1, #0]
 8003648:	4313      	orrs	r3, r2
 800364a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	69da      	ldr	r2, [r3, #28]
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	6a1b      	ldr	r3, [r3, #32]
 800365e:	431a      	orrs	r2, r3
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	430a      	orrs	r2, r1
 8003666:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	689b      	ldr	r3, [r3, #8]
 800366e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8003672:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8003676:	687a      	ldr	r2, [r7, #4]
 8003678:	6911      	ldr	r1, [r2, #16]
 800367a:	687a      	ldr	r2, [r7, #4]
 800367c:	68d2      	ldr	r2, [r2, #12]
 800367e:	4311      	orrs	r1, r2
 8003680:	687a      	ldr	r2, [r7, #4]
 8003682:	6812      	ldr	r2, [r2, #0]
 8003684:	430b      	orrs	r3, r1
 8003686:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	68db      	ldr	r3, [r3, #12]
 800368e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	695a      	ldr	r2, [r3, #20]
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	699b      	ldr	r3, [r3, #24]
 800369a:	431a      	orrs	r2, r3
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	430a      	orrs	r2, r1
 80036a2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	681a      	ldr	r2, [r3, #0]
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	f042 0201 	orr.w	r2, r2, #1
 80036b2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	2200      	movs	r2, #0
 80036b8:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	2220      	movs	r2, #32
 80036be:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	2200      	movs	r2, #0
 80036c6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	2200      	movs	r2, #0
 80036cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80036d0:	2300      	movs	r3, #0
}
 80036d2:	4618      	mov	r0, r3
 80036d4:	3710      	adds	r7, #16
 80036d6:	46bd      	mov	sp, r7
 80036d8:	bd80      	pop	{r7, pc}
 80036da:	bf00      	nop
 80036dc:	000186a0 	.word	0x000186a0
 80036e0:	001e847f 	.word	0x001e847f
 80036e4:	003d08ff 	.word	0x003d08ff
 80036e8:	431bde83 	.word	0x431bde83
 80036ec:	10624dd3 	.word	0x10624dd3

080036f0 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80036f0:	b580      	push	{r7, lr}
 80036f2:	b088      	sub	sp, #32
 80036f4:	af02      	add	r7, sp, #8
 80036f6:	60f8      	str	r0, [r7, #12]
 80036f8:	4608      	mov	r0, r1
 80036fa:	4611      	mov	r1, r2
 80036fc:	461a      	mov	r2, r3
 80036fe:	4603      	mov	r3, r0
 8003700:	817b      	strh	r3, [r7, #10]
 8003702:	460b      	mov	r3, r1
 8003704:	813b      	strh	r3, [r7, #8]
 8003706:	4613      	mov	r3, r2
 8003708:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800370a:	f7ff fbe5 	bl	8002ed8 <HAL_GetTick>
 800370e:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003716:	b2db      	uxtb	r3, r3
 8003718:	2b20      	cmp	r3, #32
 800371a:	f040 80d9 	bne.w	80038d0 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800371e:	697b      	ldr	r3, [r7, #20]
 8003720:	9300      	str	r3, [sp, #0]
 8003722:	2319      	movs	r3, #25
 8003724:	2201      	movs	r2, #1
 8003726:	496d      	ldr	r1, [pc, #436]	; (80038dc <HAL_I2C_Mem_Write+0x1ec>)
 8003728:	68f8      	ldr	r0, [r7, #12]
 800372a:	f000 fc7f 	bl	800402c <I2C_WaitOnFlagUntilTimeout>
 800372e:	4603      	mov	r3, r0
 8003730:	2b00      	cmp	r3, #0
 8003732:	d001      	beq.n	8003738 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8003734:	2302      	movs	r3, #2
 8003736:	e0cc      	b.n	80038d2 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800373e:	2b01      	cmp	r3, #1
 8003740:	d101      	bne.n	8003746 <HAL_I2C_Mem_Write+0x56>
 8003742:	2302      	movs	r3, #2
 8003744:	e0c5      	b.n	80038d2 <HAL_I2C_Mem_Write+0x1e2>
 8003746:	68fb      	ldr	r3, [r7, #12]
 8003748:	2201      	movs	r2, #1
 800374a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	f003 0301 	and.w	r3, r3, #1
 8003758:	2b01      	cmp	r3, #1
 800375a:	d007      	beq.n	800376c <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	681a      	ldr	r2, [r3, #0]
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	f042 0201 	orr.w	r2, r2, #1
 800376a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	681a      	ldr	r2, [r3, #0]
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800377a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	2221      	movs	r2, #33	; 0x21
 8003780:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	2240      	movs	r2, #64	; 0x40
 8003788:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	2200      	movs	r2, #0
 8003790:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	6a3a      	ldr	r2, [r7, #32]
 8003796:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800379c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80037a2:	b29a      	uxth	r2, r3
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	4a4d      	ldr	r2, [pc, #308]	; (80038e0 <HAL_I2C_Mem_Write+0x1f0>)
 80037ac:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80037ae:	88f8      	ldrh	r0, [r7, #6]
 80037b0:	893a      	ldrh	r2, [r7, #8]
 80037b2:	8979      	ldrh	r1, [r7, #10]
 80037b4:	697b      	ldr	r3, [r7, #20]
 80037b6:	9301      	str	r3, [sp, #4]
 80037b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80037ba:	9300      	str	r3, [sp, #0]
 80037bc:	4603      	mov	r3, r0
 80037be:	68f8      	ldr	r0, [r7, #12]
 80037c0:	f000 fab6 	bl	8003d30 <I2C_RequestMemoryWrite>
 80037c4:	4603      	mov	r3, r0
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	d052      	beq.n	8003870 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 80037ca:	2301      	movs	r3, #1
 80037cc:	e081      	b.n	80038d2 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80037ce:	697a      	ldr	r2, [r7, #20]
 80037d0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80037d2:	68f8      	ldr	r0, [r7, #12]
 80037d4:	f000 fd00 	bl	80041d8 <I2C_WaitOnTXEFlagUntilTimeout>
 80037d8:	4603      	mov	r3, r0
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d00d      	beq.n	80037fa <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037e2:	2b04      	cmp	r3, #4
 80037e4:	d107      	bne.n	80037f6 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	681a      	ldr	r2, [r3, #0]
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80037f4:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80037f6:	2301      	movs	r3, #1
 80037f8:	e06b      	b.n	80038d2 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037fe:	781a      	ldrb	r2, [r3, #0]
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800380a:	1c5a      	adds	r2, r3, #1
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003814:	3b01      	subs	r3, #1
 8003816:	b29a      	uxth	r2, r3
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003820:	b29b      	uxth	r3, r3
 8003822:	3b01      	subs	r3, #1
 8003824:	b29a      	uxth	r2, r3
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	695b      	ldr	r3, [r3, #20]
 8003830:	f003 0304 	and.w	r3, r3, #4
 8003834:	2b04      	cmp	r3, #4
 8003836:	d11b      	bne.n	8003870 <HAL_I2C_Mem_Write+0x180>
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800383c:	2b00      	cmp	r3, #0
 800383e:	d017      	beq.n	8003870 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003844:	781a      	ldrb	r2, [r3, #0]
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003850:	1c5a      	adds	r2, r3, #1
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800385a:	3b01      	subs	r3, #1
 800385c:	b29a      	uxth	r2, r3
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003866:	b29b      	uxth	r3, r3
 8003868:	3b01      	subs	r3, #1
 800386a:	b29a      	uxth	r2, r3
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003874:	2b00      	cmp	r3, #0
 8003876:	d1aa      	bne.n	80037ce <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003878:	697a      	ldr	r2, [r7, #20]
 800387a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800387c:	68f8      	ldr	r0, [r7, #12]
 800387e:	f000 fcec 	bl	800425a <I2C_WaitOnBTFFlagUntilTimeout>
 8003882:	4603      	mov	r3, r0
 8003884:	2b00      	cmp	r3, #0
 8003886:	d00d      	beq.n	80038a4 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800388c:	2b04      	cmp	r3, #4
 800388e:	d107      	bne.n	80038a0 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	681a      	ldr	r2, [r3, #0]
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800389e:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80038a0:	2301      	movs	r3, #1
 80038a2:	e016      	b.n	80038d2 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	681a      	ldr	r2, [r3, #0]
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80038b2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	2220      	movs	r2, #32
 80038b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	2200      	movs	r2, #0
 80038c0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	2200      	movs	r2, #0
 80038c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80038cc:	2300      	movs	r3, #0
 80038ce:	e000      	b.n	80038d2 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80038d0:	2302      	movs	r3, #2
  }
}
 80038d2:	4618      	mov	r0, r3
 80038d4:	3718      	adds	r7, #24
 80038d6:	46bd      	mov	sp, r7
 80038d8:	bd80      	pop	{r7, pc}
 80038da:	bf00      	nop
 80038dc:	00100002 	.word	0x00100002
 80038e0:	ffff0000 	.word	0xffff0000

080038e4 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80038e4:	b580      	push	{r7, lr}
 80038e6:	b08c      	sub	sp, #48	; 0x30
 80038e8:	af02      	add	r7, sp, #8
 80038ea:	60f8      	str	r0, [r7, #12]
 80038ec:	4608      	mov	r0, r1
 80038ee:	4611      	mov	r1, r2
 80038f0:	461a      	mov	r2, r3
 80038f2:	4603      	mov	r3, r0
 80038f4:	817b      	strh	r3, [r7, #10]
 80038f6:	460b      	mov	r3, r1
 80038f8:	813b      	strh	r3, [r7, #8]
 80038fa:	4613      	mov	r3, r2
 80038fc:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80038fe:	f7ff faeb 	bl	8002ed8 <HAL_GetTick>
 8003902:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800390a:	b2db      	uxtb	r3, r3
 800390c:	2b20      	cmp	r3, #32
 800390e:	f040 8208 	bne.w	8003d22 <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003912:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003914:	9300      	str	r3, [sp, #0]
 8003916:	2319      	movs	r3, #25
 8003918:	2201      	movs	r2, #1
 800391a:	497b      	ldr	r1, [pc, #492]	; (8003b08 <HAL_I2C_Mem_Read+0x224>)
 800391c:	68f8      	ldr	r0, [r7, #12]
 800391e:	f000 fb85 	bl	800402c <I2C_WaitOnFlagUntilTimeout>
 8003922:	4603      	mov	r3, r0
 8003924:	2b00      	cmp	r3, #0
 8003926:	d001      	beq.n	800392c <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8003928:	2302      	movs	r3, #2
 800392a:	e1fb      	b.n	8003d24 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003932:	2b01      	cmp	r3, #1
 8003934:	d101      	bne.n	800393a <HAL_I2C_Mem_Read+0x56>
 8003936:	2302      	movs	r3, #2
 8003938:	e1f4      	b.n	8003d24 <HAL_I2C_Mem_Read+0x440>
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	2201      	movs	r2, #1
 800393e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	f003 0301 	and.w	r3, r3, #1
 800394c:	2b01      	cmp	r3, #1
 800394e:	d007      	beq.n	8003960 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	681a      	ldr	r2, [r3, #0]
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	f042 0201 	orr.w	r2, r2, #1
 800395e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	681a      	ldr	r2, [r3, #0]
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800396e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	2222      	movs	r2, #34	; 0x22
 8003974:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	2240      	movs	r2, #64	; 0x40
 800397c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	2200      	movs	r2, #0
 8003984:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800398a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8003990:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003996:	b29a      	uxth	r2, r3
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	4a5b      	ldr	r2, [pc, #364]	; (8003b0c <HAL_I2C_Mem_Read+0x228>)
 80039a0:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80039a2:	88f8      	ldrh	r0, [r7, #6]
 80039a4:	893a      	ldrh	r2, [r7, #8]
 80039a6:	8979      	ldrh	r1, [r7, #10]
 80039a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039aa:	9301      	str	r3, [sp, #4]
 80039ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80039ae:	9300      	str	r3, [sp, #0]
 80039b0:	4603      	mov	r3, r0
 80039b2:	68f8      	ldr	r0, [r7, #12]
 80039b4:	f000 fa52 	bl	8003e5c <I2C_RequestMemoryRead>
 80039b8:	4603      	mov	r3, r0
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d001      	beq.n	80039c2 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 80039be:	2301      	movs	r3, #1
 80039c0:	e1b0      	b.n	8003d24 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	d113      	bne.n	80039f2 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80039ca:	2300      	movs	r3, #0
 80039cc:	623b      	str	r3, [r7, #32]
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	695b      	ldr	r3, [r3, #20]
 80039d4:	623b      	str	r3, [r7, #32]
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	699b      	ldr	r3, [r3, #24]
 80039dc:	623b      	str	r3, [r7, #32]
 80039de:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	681a      	ldr	r2, [r3, #0]
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80039ee:	601a      	str	r2, [r3, #0]
 80039f0:	e184      	b.n	8003cfc <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80039f6:	2b01      	cmp	r3, #1
 80039f8:	d11b      	bne.n	8003a32 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	681a      	ldr	r2, [r3, #0]
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003a08:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003a0a:	2300      	movs	r3, #0
 8003a0c:	61fb      	str	r3, [r7, #28]
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	695b      	ldr	r3, [r3, #20]
 8003a14:	61fb      	str	r3, [r7, #28]
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	699b      	ldr	r3, [r3, #24]
 8003a1c:	61fb      	str	r3, [r7, #28]
 8003a1e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	681a      	ldr	r2, [r3, #0]
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003a2e:	601a      	str	r2, [r3, #0]
 8003a30:	e164      	b.n	8003cfc <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003a36:	2b02      	cmp	r3, #2
 8003a38:	d11b      	bne.n	8003a72 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	681a      	ldr	r2, [r3, #0]
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003a48:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	681a      	ldr	r2, [r3, #0]
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003a58:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003a5a:	2300      	movs	r3, #0
 8003a5c:	61bb      	str	r3, [r7, #24]
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	695b      	ldr	r3, [r3, #20]
 8003a64:	61bb      	str	r3, [r7, #24]
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	699b      	ldr	r3, [r3, #24]
 8003a6c:	61bb      	str	r3, [r7, #24]
 8003a6e:	69bb      	ldr	r3, [r7, #24]
 8003a70:	e144      	b.n	8003cfc <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003a72:	2300      	movs	r3, #0
 8003a74:	617b      	str	r3, [r7, #20]
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	695b      	ldr	r3, [r3, #20]
 8003a7c:	617b      	str	r3, [r7, #20]
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	699b      	ldr	r3, [r3, #24]
 8003a84:	617b      	str	r3, [r7, #20]
 8003a86:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8003a88:	e138      	b.n	8003cfc <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003a8e:	2b03      	cmp	r3, #3
 8003a90:	f200 80f1 	bhi.w	8003c76 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003a98:	2b01      	cmp	r3, #1
 8003a9a:	d123      	bne.n	8003ae4 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003a9c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003a9e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003aa0:	68f8      	ldr	r0, [r7, #12]
 8003aa2:	f000 fc1b 	bl	80042dc <I2C_WaitOnRXNEFlagUntilTimeout>
 8003aa6:	4603      	mov	r3, r0
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d001      	beq.n	8003ab0 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8003aac:	2301      	movs	r3, #1
 8003aae:	e139      	b.n	8003d24 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	691a      	ldr	r2, [r3, #16]
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003aba:	b2d2      	uxtb	r2, r2
 8003abc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ac2:	1c5a      	adds	r2, r3, #1
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003acc:	3b01      	subs	r3, #1
 8003ace:	b29a      	uxth	r2, r3
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003ad8:	b29b      	uxth	r3, r3
 8003ada:	3b01      	subs	r3, #1
 8003adc:	b29a      	uxth	r2, r3
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003ae2:	e10b      	b.n	8003cfc <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003ae8:	2b02      	cmp	r3, #2
 8003aea:	d14e      	bne.n	8003b8a <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003aec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003aee:	9300      	str	r3, [sp, #0]
 8003af0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003af2:	2200      	movs	r2, #0
 8003af4:	4906      	ldr	r1, [pc, #24]	; (8003b10 <HAL_I2C_Mem_Read+0x22c>)
 8003af6:	68f8      	ldr	r0, [r7, #12]
 8003af8:	f000 fa98 	bl	800402c <I2C_WaitOnFlagUntilTimeout>
 8003afc:	4603      	mov	r3, r0
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	d008      	beq.n	8003b14 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8003b02:	2301      	movs	r3, #1
 8003b04:	e10e      	b.n	8003d24 <HAL_I2C_Mem_Read+0x440>
 8003b06:	bf00      	nop
 8003b08:	00100002 	.word	0x00100002
 8003b0c:	ffff0000 	.word	0xffff0000
 8003b10:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	681a      	ldr	r2, [r3, #0]
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003b22:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	691a      	ldr	r2, [r3, #16]
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b2e:	b2d2      	uxtb	r2, r2
 8003b30:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b36:	1c5a      	adds	r2, r3, #1
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003b40:	3b01      	subs	r3, #1
 8003b42:	b29a      	uxth	r2, r3
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b4c:	b29b      	uxth	r3, r3
 8003b4e:	3b01      	subs	r3, #1
 8003b50:	b29a      	uxth	r2, r3
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	691a      	ldr	r2, [r3, #16]
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b60:	b2d2      	uxtb	r2, r2
 8003b62:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b68:	1c5a      	adds	r2, r3, #1
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003b72:	3b01      	subs	r3, #1
 8003b74:	b29a      	uxth	r2, r3
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b7e:	b29b      	uxth	r3, r3
 8003b80:	3b01      	subs	r3, #1
 8003b82:	b29a      	uxth	r2, r3
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003b88:	e0b8      	b.n	8003cfc <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003b8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b8c:	9300      	str	r3, [sp, #0]
 8003b8e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003b90:	2200      	movs	r2, #0
 8003b92:	4966      	ldr	r1, [pc, #408]	; (8003d2c <HAL_I2C_Mem_Read+0x448>)
 8003b94:	68f8      	ldr	r0, [r7, #12]
 8003b96:	f000 fa49 	bl	800402c <I2C_WaitOnFlagUntilTimeout>
 8003b9a:	4603      	mov	r3, r0
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	d001      	beq.n	8003ba4 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8003ba0:	2301      	movs	r3, #1
 8003ba2:	e0bf      	b.n	8003d24 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	681a      	ldr	r2, [r3, #0]
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003bb2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	691a      	ldr	r2, [r3, #16]
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bbe:	b2d2      	uxtb	r2, r2
 8003bc0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bc6:	1c5a      	adds	r2, r3, #1
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003bd0:	3b01      	subs	r3, #1
 8003bd2:	b29a      	uxth	r2, r3
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003bdc:	b29b      	uxth	r3, r3
 8003bde:	3b01      	subs	r3, #1
 8003be0:	b29a      	uxth	r2, r3
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003be6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003be8:	9300      	str	r3, [sp, #0]
 8003bea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003bec:	2200      	movs	r2, #0
 8003bee:	494f      	ldr	r1, [pc, #316]	; (8003d2c <HAL_I2C_Mem_Read+0x448>)
 8003bf0:	68f8      	ldr	r0, [r7, #12]
 8003bf2:	f000 fa1b 	bl	800402c <I2C_WaitOnFlagUntilTimeout>
 8003bf6:	4603      	mov	r3, r0
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d001      	beq.n	8003c00 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8003bfc:	2301      	movs	r3, #1
 8003bfe:	e091      	b.n	8003d24 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	681a      	ldr	r2, [r3, #0]
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003c0e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	691a      	ldr	r2, [r3, #16]
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c1a:	b2d2      	uxtb	r2, r2
 8003c1c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c22:	1c5a      	adds	r2, r3, #1
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003c2c:	3b01      	subs	r3, #1
 8003c2e:	b29a      	uxth	r2, r3
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c38:	b29b      	uxth	r3, r3
 8003c3a:	3b01      	subs	r3, #1
 8003c3c:	b29a      	uxth	r2, r3
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	691a      	ldr	r2, [r3, #16]
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c4c:	b2d2      	uxtb	r2, r2
 8003c4e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c54:	1c5a      	adds	r2, r3, #1
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003c5e:	3b01      	subs	r3, #1
 8003c60:	b29a      	uxth	r2, r3
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c6a:	b29b      	uxth	r3, r3
 8003c6c:	3b01      	subs	r3, #1
 8003c6e:	b29a      	uxth	r2, r3
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003c74:	e042      	b.n	8003cfc <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003c76:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003c78:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003c7a:	68f8      	ldr	r0, [r7, #12]
 8003c7c:	f000 fb2e 	bl	80042dc <I2C_WaitOnRXNEFlagUntilTimeout>
 8003c80:	4603      	mov	r3, r0
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d001      	beq.n	8003c8a <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8003c86:	2301      	movs	r3, #1
 8003c88:	e04c      	b.n	8003d24 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	691a      	ldr	r2, [r3, #16]
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c94:	b2d2      	uxtb	r2, r2
 8003c96:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c9c:	1c5a      	adds	r2, r3, #1
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003ca6:	3b01      	subs	r3, #1
 8003ca8:	b29a      	uxth	r2, r3
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003cb2:	b29b      	uxth	r3, r3
 8003cb4:	3b01      	subs	r3, #1
 8003cb6:	b29a      	uxth	r2, r3
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	695b      	ldr	r3, [r3, #20]
 8003cc2:	f003 0304 	and.w	r3, r3, #4
 8003cc6:	2b04      	cmp	r3, #4
 8003cc8:	d118      	bne.n	8003cfc <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	691a      	ldr	r2, [r3, #16]
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cd4:	b2d2      	uxtb	r2, r2
 8003cd6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cdc:	1c5a      	adds	r2, r3, #1
 8003cde:	68fb      	ldr	r3, [r7, #12]
 8003ce0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003ce6:	3b01      	subs	r3, #1
 8003ce8:	b29a      	uxth	r2, r3
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003cf2:	b29b      	uxth	r3, r3
 8003cf4:	3b01      	subs	r3, #1
 8003cf6:	b29a      	uxth	r2, r3
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	f47f aec2 	bne.w	8003a8a <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	2220      	movs	r2, #32
 8003d0a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	2200      	movs	r2, #0
 8003d12:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	2200      	movs	r2, #0
 8003d1a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003d1e:	2300      	movs	r3, #0
 8003d20:	e000      	b.n	8003d24 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8003d22:	2302      	movs	r3, #2
  }
}
 8003d24:	4618      	mov	r0, r3
 8003d26:	3728      	adds	r7, #40	; 0x28
 8003d28:	46bd      	mov	sp, r7
 8003d2a:	bd80      	pop	{r7, pc}
 8003d2c:	00010004 	.word	0x00010004

08003d30 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003d30:	b580      	push	{r7, lr}
 8003d32:	b088      	sub	sp, #32
 8003d34:	af02      	add	r7, sp, #8
 8003d36:	60f8      	str	r0, [r7, #12]
 8003d38:	4608      	mov	r0, r1
 8003d3a:	4611      	mov	r1, r2
 8003d3c:	461a      	mov	r2, r3
 8003d3e:	4603      	mov	r3, r0
 8003d40:	817b      	strh	r3, [r7, #10]
 8003d42:	460b      	mov	r3, r1
 8003d44:	813b      	strh	r3, [r7, #8]
 8003d46:	4613      	mov	r3, r2
 8003d48:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	681a      	ldr	r2, [r3, #0]
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003d58:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003d5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d5c:	9300      	str	r3, [sp, #0]
 8003d5e:	6a3b      	ldr	r3, [r7, #32]
 8003d60:	2200      	movs	r2, #0
 8003d62:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003d66:	68f8      	ldr	r0, [r7, #12]
 8003d68:	f000 f960 	bl	800402c <I2C_WaitOnFlagUntilTimeout>
 8003d6c:	4603      	mov	r3, r0
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	d00d      	beq.n	8003d8e <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003d7c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003d80:	d103      	bne.n	8003d8a <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003d88:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003d8a:	2303      	movs	r3, #3
 8003d8c:	e05f      	b.n	8003e4e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003d8e:	897b      	ldrh	r3, [r7, #10]
 8003d90:	b2db      	uxtb	r3, r3
 8003d92:	461a      	mov	r2, r3
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003d9c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003d9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003da0:	6a3a      	ldr	r2, [r7, #32]
 8003da2:	492d      	ldr	r1, [pc, #180]	; (8003e58 <I2C_RequestMemoryWrite+0x128>)
 8003da4:	68f8      	ldr	r0, [r7, #12]
 8003da6:	f000 f998 	bl	80040da <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003daa:	4603      	mov	r3, r0
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	d001      	beq.n	8003db4 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8003db0:	2301      	movs	r3, #1
 8003db2:	e04c      	b.n	8003e4e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003db4:	2300      	movs	r3, #0
 8003db6:	617b      	str	r3, [r7, #20]
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	695b      	ldr	r3, [r3, #20]
 8003dbe:	617b      	str	r3, [r7, #20]
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	699b      	ldr	r3, [r3, #24]
 8003dc6:	617b      	str	r3, [r7, #20]
 8003dc8:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003dca:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003dcc:	6a39      	ldr	r1, [r7, #32]
 8003dce:	68f8      	ldr	r0, [r7, #12]
 8003dd0:	f000 fa02 	bl	80041d8 <I2C_WaitOnTXEFlagUntilTimeout>
 8003dd4:	4603      	mov	r3, r0
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d00d      	beq.n	8003df6 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dde:	2b04      	cmp	r3, #4
 8003de0:	d107      	bne.n	8003df2 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	681a      	ldr	r2, [r3, #0]
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003df0:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003df2:	2301      	movs	r3, #1
 8003df4:	e02b      	b.n	8003e4e <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003df6:	88fb      	ldrh	r3, [r7, #6]
 8003df8:	2b01      	cmp	r3, #1
 8003dfa:	d105      	bne.n	8003e08 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003dfc:	893b      	ldrh	r3, [r7, #8]
 8003dfe:	b2da      	uxtb	r2, r3
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	611a      	str	r2, [r3, #16]
 8003e06:	e021      	b.n	8003e4c <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003e08:	893b      	ldrh	r3, [r7, #8]
 8003e0a:	0a1b      	lsrs	r3, r3, #8
 8003e0c:	b29b      	uxth	r3, r3
 8003e0e:	b2da      	uxtb	r2, r3
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003e16:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003e18:	6a39      	ldr	r1, [r7, #32]
 8003e1a:	68f8      	ldr	r0, [r7, #12]
 8003e1c:	f000 f9dc 	bl	80041d8 <I2C_WaitOnTXEFlagUntilTimeout>
 8003e20:	4603      	mov	r3, r0
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	d00d      	beq.n	8003e42 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e2a:	2b04      	cmp	r3, #4
 8003e2c:	d107      	bne.n	8003e3e <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	681a      	ldr	r2, [r3, #0]
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003e3c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003e3e:	2301      	movs	r3, #1
 8003e40:	e005      	b.n	8003e4e <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003e42:	893b      	ldrh	r3, [r7, #8]
 8003e44:	b2da      	uxtb	r2, r3
 8003e46:	68fb      	ldr	r3, [r7, #12]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8003e4c:	2300      	movs	r3, #0
}
 8003e4e:	4618      	mov	r0, r3
 8003e50:	3718      	adds	r7, #24
 8003e52:	46bd      	mov	sp, r7
 8003e54:	bd80      	pop	{r7, pc}
 8003e56:	bf00      	nop
 8003e58:	00010002 	.word	0x00010002

08003e5c <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003e5c:	b580      	push	{r7, lr}
 8003e5e:	b088      	sub	sp, #32
 8003e60:	af02      	add	r7, sp, #8
 8003e62:	60f8      	str	r0, [r7, #12]
 8003e64:	4608      	mov	r0, r1
 8003e66:	4611      	mov	r1, r2
 8003e68:	461a      	mov	r2, r3
 8003e6a:	4603      	mov	r3, r0
 8003e6c:	817b      	strh	r3, [r7, #10]
 8003e6e:	460b      	mov	r3, r1
 8003e70:	813b      	strh	r3, [r7, #8]
 8003e72:	4613      	mov	r3, r2
 8003e74:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	681a      	ldr	r2, [r3, #0]
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003e84:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	681a      	ldr	r2, [r3, #0]
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003e94:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003e96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e98:	9300      	str	r3, [sp, #0]
 8003e9a:	6a3b      	ldr	r3, [r7, #32]
 8003e9c:	2200      	movs	r2, #0
 8003e9e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003ea2:	68f8      	ldr	r0, [r7, #12]
 8003ea4:	f000 f8c2 	bl	800402c <I2C_WaitOnFlagUntilTimeout>
 8003ea8:	4603      	mov	r3, r0
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d00d      	beq.n	8003eca <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003eb8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003ebc:	d103      	bne.n	8003ec6 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003ec4:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003ec6:	2303      	movs	r3, #3
 8003ec8:	e0aa      	b.n	8004020 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003eca:	897b      	ldrh	r3, [r7, #10]
 8003ecc:	b2db      	uxtb	r3, r3
 8003ece:	461a      	mov	r2, r3
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003ed8:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003eda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003edc:	6a3a      	ldr	r2, [r7, #32]
 8003ede:	4952      	ldr	r1, [pc, #328]	; (8004028 <I2C_RequestMemoryRead+0x1cc>)
 8003ee0:	68f8      	ldr	r0, [r7, #12]
 8003ee2:	f000 f8fa 	bl	80040da <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003ee6:	4603      	mov	r3, r0
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	d001      	beq.n	8003ef0 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8003eec:	2301      	movs	r3, #1
 8003eee:	e097      	b.n	8004020 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003ef0:	2300      	movs	r3, #0
 8003ef2:	617b      	str	r3, [r7, #20]
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	695b      	ldr	r3, [r3, #20]
 8003efa:	617b      	str	r3, [r7, #20]
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	699b      	ldr	r3, [r3, #24]
 8003f02:	617b      	str	r3, [r7, #20]
 8003f04:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003f06:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003f08:	6a39      	ldr	r1, [r7, #32]
 8003f0a:	68f8      	ldr	r0, [r7, #12]
 8003f0c:	f000 f964 	bl	80041d8 <I2C_WaitOnTXEFlagUntilTimeout>
 8003f10:	4603      	mov	r3, r0
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	d00d      	beq.n	8003f32 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f1a:	2b04      	cmp	r3, #4
 8003f1c:	d107      	bne.n	8003f2e <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	681a      	ldr	r2, [r3, #0]
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003f2c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003f2e:	2301      	movs	r3, #1
 8003f30:	e076      	b.n	8004020 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003f32:	88fb      	ldrh	r3, [r7, #6]
 8003f34:	2b01      	cmp	r3, #1
 8003f36:	d105      	bne.n	8003f44 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003f38:	893b      	ldrh	r3, [r7, #8]
 8003f3a:	b2da      	uxtb	r2, r3
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	611a      	str	r2, [r3, #16]
 8003f42:	e021      	b.n	8003f88 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003f44:	893b      	ldrh	r3, [r7, #8]
 8003f46:	0a1b      	lsrs	r3, r3, #8
 8003f48:	b29b      	uxth	r3, r3
 8003f4a:	b2da      	uxtb	r2, r3
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003f52:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003f54:	6a39      	ldr	r1, [r7, #32]
 8003f56:	68f8      	ldr	r0, [r7, #12]
 8003f58:	f000 f93e 	bl	80041d8 <I2C_WaitOnTXEFlagUntilTimeout>
 8003f5c:	4603      	mov	r3, r0
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d00d      	beq.n	8003f7e <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f66:	2b04      	cmp	r3, #4
 8003f68:	d107      	bne.n	8003f7a <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	681a      	ldr	r2, [r3, #0]
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003f78:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003f7a:	2301      	movs	r3, #1
 8003f7c:	e050      	b.n	8004020 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003f7e:	893b      	ldrh	r3, [r7, #8]
 8003f80:	b2da      	uxtb	r2, r3
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003f88:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003f8a:	6a39      	ldr	r1, [r7, #32]
 8003f8c:	68f8      	ldr	r0, [r7, #12]
 8003f8e:	f000 f923 	bl	80041d8 <I2C_WaitOnTXEFlagUntilTimeout>
 8003f92:	4603      	mov	r3, r0
 8003f94:	2b00      	cmp	r3, #0
 8003f96:	d00d      	beq.n	8003fb4 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f9c:	2b04      	cmp	r3, #4
 8003f9e:	d107      	bne.n	8003fb0 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	681a      	ldr	r2, [r3, #0]
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003fae:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003fb0:	2301      	movs	r3, #1
 8003fb2:	e035      	b.n	8004020 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	681a      	ldr	r2, [r3, #0]
 8003fba:	68fb      	ldr	r3, [r7, #12]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003fc2:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003fc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fc6:	9300      	str	r3, [sp, #0]
 8003fc8:	6a3b      	ldr	r3, [r7, #32]
 8003fca:	2200      	movs	r2, #0
 8003fcc:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003fd0:	68f8      	ldr	r0, [r7, #12]
 8003fd2:	f000 f82b 	bl	800402c <I2C_WaitOnFlagUntilTimeout>
 8003fd6:	4603      	mov	r3, r0
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	d00d      	beq.n	8003ff8 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003fe6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003fea:	d103      	bne.n	8003ff4 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003ff2:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003ff4:	2303      	movs	r3, #3
 8003ff6:	e013      	b.n	8004020 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8003ff8:	897b      	ldrh	r3, [r7, #10]
 8003ffa:	b2db      	uxtb	r3, r3
 8003ffc:	f043 0301 	orr.w	r3, r3, #1
 8004000:	b2da      	uxtb	r2, r3
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004008:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800400a:	6a3a      	ldr	r2, [r7, #32]
 800400c:	4906      	ldr	r1, [pc, #24]	; (8004028 <I2C_RequestMemoryRead+0x1cc>)
 800400e:	68f8      	ldr	r0, [r7, #12]
 8004010:	f000 f863 	bl	80040da <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004014:	4603      	mov	r3, r0
 8004016:	2b00      	cmp	r3, #0
 8004018:	d001      	beq.n	800401e <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 800401a:	2301      	movs	r3, #1
 800401c:	e000      	b.n	8004020 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 800401e:	2300      	movs	r3, #0
}
 8004020:	4618      	mov	r0, r3
 8004022:	3718      	adds	r7, #24
 8004024:	46bd      	mov	sp, r7
 8004026:	bd80      	pop	{r7, pc}
 8004028:	00010002 	.word	0x00010002

0800402c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800402c:	b580      	push	{r7, lr}
 800402e:	b084      	sub	sp, #16
 8004030:	af00      	add	r7, sp, #0
 8004032:	60f8      	str	r0, [r7, #12]
 8004034:	60b9      	str	r1, [r7, #8]
 8004036:	603b      	str	r3, [r7, #0]
 8004038:	4613      	mov	r3, r2
 800403a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800403c:	e025      	b.n	800408a <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800403e:	683b      	ldr	r3, [r7, #0]
 8004040:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004044:	d021      	beq.n	800408a <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004046:	f7fe ff47 	bl	8002ed8 <HAL_GetTick>
 800404a:	4602      	mov	r2, r0
 800404c:	69bb      	ldr	r3, [r7, #24]
 800404e:	1ad3      	subs	r3, r2, r3
 8004050:	683a      	ldr	r2, [r7, #0]
 8004052:	429a      	cmp	r2, r3
 8004054:	d302      	bcc.n	800405c <I2C_WaitOnFlagUntilTimeout+0x30>
 8004056:	683b      	ldr	r3, [r7, #0]
 8004058:	2b00      	cmp	r3, #0
 800405a:	d116      	bne.n	800408a <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	2200      	movs	r2, #0
 8004060:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8004062:	68fb      	ldr	r3, [r7, #12]
 8004064:	2220      	movs	r2, #32
 8004066:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	2200      	movs	r2, #0
 800406e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004076:	f043 0220 	orr.w	r2, r3, #32
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	2200      	movs	r2, #0
 8004082:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004086:	2301      	movs	r3, #1
 8004088:	e023      	b.n	80040d2 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800408a:	68bb      	ldr	r3, [r7, #8]
 800408c:	0c1b      	lsrs	r3, r3, #16
 800408e:	b2db      	uxtb	r3, r3
 8004090:	2b01      	cmp	r3, #1
 8004092:	d10d      	bne.n	80040b0 <I2C_WaitOnFlagUntilTimeout+0x84>
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	695b      	ldr	r3, [r3, #20]
 800409a:	43da      	mvns	r2, r3
 800409c:	68bb      	ldr	r3, [r7, #8]
 800409e:	4013      	ands	r3, r2
 80040a0:	b29b      	uxth	r3, r3
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	bf0c      	ite	eq
 80040a6:	2301      	moveq	r3, #1
 80040a8:	2300      	movne	r3, #0
 80040aa:	b2db      	uxtb	r3, r3
 80040ac:	461a      	mov	r2, r3
 80040ae:	e00c      	b.n	80040ca <I2C_WaitOnFlagUntilTimeout+0x9e>
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	699b      	ldr	r3, [r3, #24]
 80040b6:	43da      	mvns	r2, r3
 80040b8:	68bb      	ldr	r3, [r7, #8]
 80040ba:	4013      	ands	r3, r2
 80040bc:	b29b      	uxth	r3, r3
 80040be:	2b00      	cmp	r3, #0
 80040c0:	bf0c      	ite	eq
 80040c2:	2301      	moveq	r3, #1
 80040c4:	2300      	movne	r3, #0
 80040c6:	b2db      	uxtb	r3, r3
 80040c8:	461a      	mov	r2, r3
 80040ca:	79fb      	ldrb	r3, [r7, #7]
 80040cc:	429a      	cmp	r2, r3
 80040ce:	d0b6      	beq.n	800403e <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80040d0:	2300      	movs	r3, #0
}
 80040d2:	4618      	mov	r0, r3
 80040d4:	3710      	adds	r7, #16
 80040d6:	46bd      	mov	sp, r7
 80040d8:	bd80      	pop	{r7, pc}

080040da <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80040da:	b580      	push	{r7, lr}
 80040dc:	b084      	sub	sp, #16
 80040de:	af00      	add	r7, sp, #0
 80040e0:	60f8      	str	r0, [r7, #12]
 80040e2:	60b9      	str	r1, [r7, #8]
 80040e4:	607a      	str	r2, [r7, #4]
 80040e6:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80040e8:	e051      	b.n	800418e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80040ea:	68fb      	ldr	r3, [r7, #12]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	695b      	ldr	r3, [r3, #20]
 80040f0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80040f4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80040f8:	d123      	bne.n	8004142 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	681a      	ldr	r2, [r3, #0]
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004108:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004112:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	2200      	movs	r2, #0
 8004118:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	2220      	movs	r2, #32
 800411e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	2200      	movs	r2, #0
 8004126:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800412e:	f043 0204 	orr.w	r2, r3, #4
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004136:	68fb      	ldr	r3, [r7, #12]
 8004138:	2200      	movs	r2, #0
 800413a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800413e:	2301      	movs	r3, #1
 8004140:	e046      	b.n	80041d0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004148:	d021      	beq.n	800418e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800414a:	f7fe fec5 	bl	8002ed8 <HAL_GetTick>
 800414e:	4602      	mov	r2, r0
 8004150:	683b      	ldr	r3, [r7, #0]
 8004152:	1ad3      	subs	r3, r2, r3
 8004154:	687a      	ldr	r2, [r7, #4]
 8004156:	429a      	cmp	r2, r3
 8004158:	d302      	bcc.n	8004160 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	2b00      	cmp	r3, #0
 800415e:	d116      	bne.n	800418e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	2200      	movs	r2, #0
 8004164:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	2220      	movs	r2, #32
 800416a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	2200      	movs	r2, #0
 8004172:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800417a:	f043 0220 	orr.w	r2, r3, #32
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	2200      	movs	r2, #0
 8004186:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800418a:	2301      	movs	r3, #1
 800418c:	e020      	b.n	80041d0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800418e:	68bb      	ldr	r3, [r7, #8]
 8004190:	0c1b      	lsrs	r3, r3, #16
 8004192:	b2db      	uxtb	r3, r3
 8004194:	2b01      	cmp	r3, #1
 8004196:	d10c      	bne.n	80041b2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	695b      	ldr	r3, [r3, #20]
 800419e:	43da      	mvns	r2, r3
 80041a0:	68bb      	ldr	r3, [r7, #8]
 80041a2:	4013      	ands	r3, r2
 80041a4:	b29b      	uxth	r3, r3
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	bf14      	ite	ne
 80041aa:	2301      	movne	r3, #1
 80041ac:	2300      	moveq	r3, #0
 80041ae:	b2db      	uxtb	r3, r3
 80041b0:	e00b      	b.n	80041ca <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 80041b2:	68fb      	ldr	r3, [r7, #12]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	699b      	ldr	r3, [r3, #24]
 80041b8:	43da      	mvns	r2, r3
 80041ba:	68bb      	ldr	r3, [r7, #8]
 80041bc:	4013      	ands	r3, r2
 80041be:	b29b      	uxth	r3, r3
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	bf14      	ite	ne
 80041c4:	2301      	movne	r3, #1
 80041c6:	2300      	moveq	r3, #0
 80041c8:	b2db      	uxtb	r3, r3
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d18d      	bne.n	80040ea <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 80041ce:	2300      	movs	r3, #0
}
 80041d0:	4618      	mov	r0, r3
 80041d2:	3710      	adds	r7, #16
 80041d4:	46bd      	mov	sp, r7
 80041d6:	bd80      	pop	{r7, pc}

080041d8 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80041d8:	b580      	push	{r7, lr}
 80041da:	b084      	sub	sp, #16
 80041dc:	af00      	add	r7, sp, #0
 80041de:	60f8      	str	r0, [r7, #12]
 80041e0:	60b9      	str	r1, [r7, #8]
 80041e2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80041e4:	e02d      	b.n	8004242 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80041e6:	68f8      	ldr	r0, [r7, #12]
 80041e8:	f000 f8ce 	bl	8004388 <I2C_IsAcknowledgeFailed>
 80041ec:	4603      	mov	r3, r0
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	d001      	beq.n	80041f6 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80041f2:	2301      	movs	r3, #1
 80041f4:	e02d      	b.n	8004252 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80041f6:	68bb      	ldr	r3, [r7, #8]
 80041f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80041fc:	d021      	beq.n	8004242 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80041fe:	f7fe fe6b 	bl	8002ed8 <HAL_GetTick>
 8004202:	4602      	mov	r2, r0
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	1ad3      	subs	r3, r2, r3
 8004208:	68ba      	ldr	r2, [r7, #8]
 800420a:	429a      	cmp	r2, r3
 800420c:	d302      	bcc.n	8004214 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800420e:	68bb      	ldr	r3, [r7, #8]
 8004210:	2b00      	cmp	r3, #0
 8004212:	d116      	bne.n	8004242 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	2200      	movs	r2, #0
 8004218:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800421a:	68fb      	ldr	r3, [r7, #12]
 800421c:	2220      	movs	r2, #32
 800421e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004222:	68fb      	ldr	r3, [r7, #12]
 8004224:	2200      	movs	r2, #0
 8004226:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800422e:	f043 0220 	orr.w	r2, r3, #32
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	2200      	movs	r2, #0
 800423a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800423e:	2301      	movs	r3, #1
 8004240:	e007      	b.n	8004252 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	695b      	ldr	r3, [r3, #20]
 8004248:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800424c:	2b80      	cmp	r3, #128	; 0x80
 800424e:	d1ca      	bne.n	80041e6 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004250:	2300      	movs	r3, #0
}
 8004252:	4618      	mov	r0, r3
 8004254:	3710      	adds	r7, #16
 8004256:	46bd      	mov	sp, r7
 8004258:	bd80      	pop	{r7, pc}

0800425a <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800425a:	b580      	push	{r7, lr}
 800425c:	b084      	sub	sp, #16
 800425e:	af00      	add	r7, sp, #0
 8004260:	60f8      	str	r0, [r7, #12]
 8004262:	60b9      	str	r1, [r7, #8]
 8004264:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004266:	e02d      	b.n	80042c4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004268:	68f8      	ldr	r0, [r7, #12]
 800426a:	f000 f88d 	bl	8004388 <I2C_IsAcknowledgeFailed>
 800426e:	4603      	mov	r3, r0
 8004270:	2b00      	cmp	r3, #0
 8004272:	d001      	beq.n	8004278 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004274:	2301      	movs	r3, #1
 8004276:	e02d      	b.n	80042d4 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004278:	68bb      	ldr	r3, [r7, #8]
 800427a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800427e:	d021      	beq.n	80042c4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004280:	f7fe fe2a 	bl	8002ed8 <HAL_GetTick>
 8004284:	4602      	mov	r2, r0
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	1ad3      	subs	r3, r2, r3
 800428a:	68ba      	ldr	r2, [r7, #8]
 800428c:	429a      	cmp	r2, r3
 800428e:	d302      	bcc.n	8004296 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004290:	68bb      	ldr	r3, [r7, #8]
 8004292:	2b00      	cmp	r3, #0
 8004294:	d116      	bne.n	80042c4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	2200      	movs	r2, #0
 800429a:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	2220      	movs	r2, #32
 80042a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	2200      	movs	r2, #0
 80042a8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042b0:	f043 0220 	orr.w	r2, r3, #32
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	2200      	movs	r2, #0
 80042bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80042c0:	2301      	movs	r3, #1
 80042c2:	e007      	b.n	80042d4 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	695b      	ldr	r3, [r3, #20]
 80042ca:	f003 0304 	and.w	r3, r3, #4
 80042ce:	2b04      	cmp	r3, #4
 80042d0:	d1ca      	bne.n	8004268 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80042d2:	2300      	movs	r3, #0
}
 80042d4:	4618      	mov	r0, r3
 80042d6:	3710      	adds	r7, #16
 80042d8:	46bd      	mov	sp, r7
 80042da:	bd80      	pop	{r7, pc}

080042dc <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80042dc:	b580      	push	{r7, lr}
 80042de:	b084      	sub	sp, #16
 80042e0:	af00      	add	r7, sp, #0
 80042e2:	60f8      	str	r0, [r7, #12]
 80042e4:	60b9      	str	r1, [r7, #8]
 80042e6:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80042e8:	e042      	b.n	8004370 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	695b      	ldr	r3, [r3, #20]
 80042f0:	f003 0310 	and.w	r3, r3, #16
 80042f4:	2b10      	cmp	r3, #16
 80042f6:	d119      	bne.n	800432c <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	f06f 0210 	mvn.w	r2, #16
 8004300:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	2200      	movs	r2, #0
 8004306:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	2220      	movs	r2, #32
 800430c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	2200      	movs	r2, #0
 8004314:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	2200      	movs	r2, #0
 8004324:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004328:	2301      	movs	r3, #1
 800432a:	e029      	b.n	8004380 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800432c:	f7fe fdd4 	bl	8002ed8 <HAL_GetTick>
 8004330:	4602      	mov	r2, r0
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	1ad3      	subs	r3, r2, r3
 8004336:	68ba      	ldr	r2, [r7, #8]
 8004338:	429a      	cmp	r2, r3
 800433a:	d302      	bcc.n	8004342 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 800433c:	68bb      	ldr	r3, [r7, #8]
 800433e:	2b00      	cmp	r3, #0
 8004340:	d116      	bne.n	8004370 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	2200      	movs	r2, #0
 8004346:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	2220      	movs	r2, #32
 800434c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	2200      	movs	r2, #0
 8004354:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800435c:	f043 0220 	orr.w	r2, r3, #32
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	2200      	movs	r2, #0
 8004368:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800436c:	2301      	movs	r3, #1
 800436e:	e007      	b.n	8004380 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	695b      	ldr	r3, [r3, #20]
 8004376:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800437a:	2b40      	cmp	r3, #64	; 0x40
 800437c:	d1b5      	bne.n	80042ea <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800437e:	2300      	movs	r3, #0
}
 8004380:	4618      	mov	r0, r3
 8004382:	3710      	adds	r7, #16
 8004384:	46bd      	mov	sp, r7
 8004386:	bd80      	pop	{r7, pc}

08004388 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004388:	b480      	push	{r7}
 800438a:	b083      	sub	sp, #12
 800438c:	af00      	add	r7, sp, #0
 800438e:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	695b      	ldr	r3, [r3, #20]
 8004396:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800439a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800439e:	d11b      	bne.n	80043d8 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80043a8:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	2200      	movs	r2, #0
 80043ae:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	2220      	movs	r2, #32
 80043b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	2200      	movs	r2, #0
 80043bc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043c4:	f043 0204 	orr.w	r2, r3, #4
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	2200      	movs	r2, #0
 80043d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80043d4:	2301      	movs	r3, #1
 80043d6:	e000      	b.n	80043da <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80043d8:	2300      	movs	r3, #0
}
 80043da:	4618      	mov	r0, r3
 80043dc:	370c      	adds	r7, #12
 80043de:	46bd      	mov	sp, r7
 80043e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043e4:	4770      	bx	lr

080043e6 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80043e6:	b5f0      	push	{r4, r5, r6, r7, lr}
 80043e8:	b08f      	sub	sp, #60	; 0x3c
 80043ea:	af0a      	add	r7, sp, #40	; 0x28
 80043ec:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	d101      	bne.n	80043f8 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80043f4:	2301      	movs	r3, #1
 80043f6:	e10f      	b.n	8004618 <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 8004404:	b2db      	uxtb	r3, r3
 8004406:	2b00      	cmp	r3, #0
 8004408:	d106      	bne.n	8004418 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	2200      	movs	r2, #0
 800440e:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8004412:	6878      	ldr	r0, [r7, #4]
 8004414:	f00a f8ea 	bl	800e5ec <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	2203      	movs	r2, #3
 800441c:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8004420:	68bb      	ldr	r3, [r7, #8]
 8004422:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004424:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004428:	2b00      	cmp	r3, #0
 800442a:	d102      	bne.n	8004432 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	2200      	movs	r2, #0
 8004430:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	4618      	mov	r0, r3
 8004438:	f003 fcf7 	bl	8007e2a <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	603b      	str	r3, [r7, #0]
 8004442:	687e      	ldr	r6, [r7, #4]
 8004444:	466d      	mov	r5, sp
 8004446:	f106 0410 	add.w	r4, r6, #16
 800444a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800444c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800444e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004450:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004452:	e894 0003 	ldmia.w	r4, {r0, r1}
 8004456:	e885 0003 	stmia.w	r5, {r0, r1}
 800445a:	1d33      	adds	r3, r6, #4
 800445c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800445e:	6838      	ldr	r0, [r7, #0]
 8004460:	f003 fbce 	bl	8007c00 <USB_CoreInit>
 8004464:	4603      	mov	r3, r0
 8004466:	2b00      	cmp	r3, #0
 8004468:	d005      	beq.n	8004476 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	2202      	movs	r2, #2
 800446e:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8004472:	2301      	movs	r3, #1
 8004474:	e0d0      	b.n	8004618 <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	2100      	movs	r1, #0
 800447c:	4618      	mov	r0, r3
 800447e:	f003 fce5 	bl	8007e4c <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004482:	2300      	movs	r3, #0
 8004484:	73fb      	strb	r3, [r7, #15]
 8004486:	e04a      	b.n	800451e <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8004488:	7bfa      	ldrb	r2, [r7, #15]
 800448a:	6879      	ldr	r1, [r7, #4]
 800448c:	4613      	mov	r3, r2
 800448e:	00db      	lsls	r3, r3, #3
 8004490:	4413      	add	r3, r2
 8004492:	009b      	lsls	r3, r3, #2
 8004494:	440b      	add	r3, r1
 8004496:	333d      	adds	r3, #61	; 0x3d
 8004498:	2201      	movs	r2, #1
 800449a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800449c:	7bfa      	ldrb	r2, [r7, #15]
 800449e:	6879      	ldr	r1, [r7, #4]
 80044a0:	4613      	mov	r3, r2
 80044a2:	00db      	lsls	r3, r3, #3
 80044a4:	4413      	add	r3, r2
 80044a6:	009b      	lsls	r3, r3, #2
 80044a8:	440b      	add	r3, r1
 80044aa:	333c      	adds	r3, #60	; 0x3c
 80044ac:	7bfa      	ldrb	r2, [r7, #15]
 80044ae:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80044b0:	7bfa      	ldrb	r2, [r7, #15]
 80044b2:	7bfb      	ldrb	r3, [r7, #15]
 80044b4:	b298      	uxth	r0, r3
 80044b6:	6879      	ldr	r1, [r7, #4]
 80044b8:	4613      	mov	r3, r2
 80044ba:	00db      	lsls	r3, r3, #3
 80044bc:	4413      	add	r3, r2
 80044be:	009b      	lsls	r3, r3, #2
 80044c0:	440b      	add	r3, r1
 80044c2:	3344      	adds	r3, #68	; 0x44
 80044c4:	4602      	mov	r2, r0
 80044c6:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80044c8:	7bfa      	ldrb	r2, [r7, #15]
 80044ca:	6879      	ldr	r1, [r7, #4]
 80044cc:	4613      	mov	r3, r2
 80044ce:	00db      	lsls	r3, r3, #3
 80044d0:	4413      	add	r3, r2
 80044d2:	009b      	lsls	r3, r3, #2
 80044d4:	440b      	add	r3, r1
 80044d6:	3340      	adds	r3, #64	; 0x40
 80044d8:	2200      	movs	r2, #0
 80044da:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80044dc:	7bfa      	ldrb	r2, [r7, #15]
 80044de:	6879      	ldr	r1, [r7, #4]
 80044e0:	4613      	mov	r3, r2
 80044e2:	00db      	lsls	r3, r3, #3
 80044e4:	4413      	add	r3, r2
 80044e6:	009b      	lsls	r3, r3, #2
 80044e8:	440b      	add	r3, r1
 80044ea:	3348      	adds	r3, #72	; 0x48
 80044ec:	2200      	movs	r2, #0
 80044ee:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80044f0:	7bfa      	ldrb	r2, [r7, #15]
 80044f2:	6879      	ldr	r1, [r7, #4]
 80044f4:	4613      	mov	r3, r2
 80044f6:	00db      	lsls	r3, r3, #3
 80044f8:	4413      	add	r3, r2
 80044fa:	009b      	lsls	r3, r3, #2
 80044fc:	440b      	add	r3, r1
 80044fe:	334c      	adds	r3, #76	; 0x4c
 8004500:	2200      	movs	r2, #0
 8004502:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8004504:	7bfa      	ldrb	r2, [r7, #15]
 8004506:	6879      	ldr	r1, [r7, #4]
 8004508:	4613      	mov	r3, r2
 800450a:	00db      	lsls	r3, r3, #3
 800450c:	4413      	add	r3, r2
 800450e:	009b      	lsls	r3, r3, #2
 8004510:	440b      	add	r3, r1
 8004512:	3354      	adds	r3, #84	; 0x54
 8004514:	2200      	movs	r2, #0
 8004516:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004518:	7bfb      	ldrb	r3, [r7, #15]
 800451a:	3301      	adds	r3, #1
 800451c:	73fb      	strb	r3, [r7, #15]
 800451e:	7bfa      	ldrb	r2, [r7, #15]
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	685b      	ldr	r3, [r3, #4]
 8004524:	429a      	cmp	r2, r3
 8004526:	d3af      	bcc.n	8004488 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004528:	2300      	movs	r3, #0
 800452a:	73fb      	strb	r3, [r7, #15]
 800452c:	e044      	b.n	80045b8 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800452e:	7bfa      	ldrb	r2, [r7, #15]
 8004530:	6879      	ldr	r1, [r7, #4]
 8004532:	4613      	mov	r3, r2
 8004534:	00db      	lsls	r3, r3, #3
 8004536:	4413      	add	r3, r2
 8004538:	009b      	lsls	r3, r3, #2
 800453a:	440b      	add	r3, r1
 800453c:	f203 237d 	addw	r3, r3, #637	; 0x27d
 8004540:	2200      	movs	r2, #0
 8004542:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8004544:	7bfa      	ldrb	r2, [r7, #15]
 8004546:	6879      	ldr	r1, [r7, #4]
 8004548:	4613      	mov	r3, r2
 800454a:	00db      	lsls	r3, r3, #3
 800454c:	4413      	add	r3, r2
 800454e:	009b      	lsls	r3, r3, #2
 8004550:	440b      	add	r3, r1
 8004552:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 8004556:	7bfa      	ldrb	r2, [r7, #15]
 8004558:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800455a:	7bfa      	ldrb	r2, [r7, #15]
 800455c:	6879      	ldr	r1, [r7, #4]
 800455e:	4613      	mov	r3, r2
 8004560:	00db      	lsls	r3, r3, #3
 8004562:	4413      	add	r3, r2
 8004564:	009b      	lsls	r3, r3, #2
 8004566:	440b      	add	r3, r1
 8004568:	f503 7320 	add.w	r3, r3, #640	; 0x280
 800456c:	2200      	movs	r2, #0
 800456e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8004570:	7bfa      	ldrb	r2, [r7, #15]
 8004572:	6879      	ldr	r1, [r7, #4]
 8004574:	4613      	mov	r3, r2
 8004576:	00db      	lsls	r3, r3, #3
 8004578:	4413      	add	r3, r2
 800457a:	009b      	lsls	r3, r3, #2
 800457c:	440b      	add	r3, r1
 800457e:	f503 7322 	add.w	r3, r3, #648	; 0x288
 8004582:	2200      	movs	r2, #0
 8004584:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8004586:	7bfa      	ldrb	r2, [r7, #15]
 8004588:	6879      	ldr	r1, [r7, #4]
 800458a:	4613      	mov	r3, r2
 800458c:	00db      	lsls	r3, r3, #3
 800458e:	4413      	add	r3, r2
 8004590:	009b      	lsls	r3, r3, #2
 8004592:	440b      	add	r3, r1
 8004594:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 8004598:	2200      	movs	r2, #0
 800459a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800459c:	7bfa      	ldrb	r2, [r7, #15]
 800459e:	6879      	ldr	r1, [r7, #4]
 80045a0:	4613      	mov	r3, r2
 80045a2:	00db      	lsls	r3, r3, #3
 80045a4:	4413      	add	r3, r2
 80045a6:	009b      	lsls	r3, r3, #2
 80045a8:	440b      	add	r3, r1
 80045aa:	f503 7325 	add.w	r3, r3, #660	; 0x294
 80045ae:	2200      	movs	r2, #0
 80045b0:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80045b2:	7bfb      	ldrb	r3, [r7, #15]
 80045b4:	3301      	adds	r3, #1
 80045b6:	73fb      	strb	r3, [r7, #15]
 80045b8:	7bfa      	ldrb	r2, [r7, #15]
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	685b      	ldr	r3, [r3, #4]
 80045be:	429a      	cmp	r2, r3
 80045c0:	d3b5      	bcc.n	800452e <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	603b      	str	r3, [r7, #0]
 80045c8:	687e      	ldr	r6, [r7, #4]
 80045ca:	466d      	mov	r5, sp
 80045cc:	f106 0410 	add.w	r4, r6, #16
 80045d0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80045d2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80045d4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80045d6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80045d8:	e894 0003 	ldmia.w	r4, {r0, r1}
 80045dc:	e885 0003 	stmia.w	r5, {r0, r1}
 80045e0:	1d33      	adds	r3, r6, #4
 80045e2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80045e4:	6838      	ldr	r0, [r7, #0]
 80045e6:	f003 fc7d 	bl	8007ee4 <USB_DevInit>
 80045ea:	4603      	mov	r3, r0
 80045ec:	2b00      	cmp	r3, #0
 80045ee:	d005      	beq.n	80045fc <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	2202      	movs	r2, #2
 80045f4:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 80045f8:	2301      	movs	r3, #1
 80045fa:	e00d      	b.n	8004618 <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	2200      	movs	r2, #0
 8004600:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	2201      	movs	r2, #1
 8004608:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	4618      	mov	r0, r3
 8004612:	f004 fdcc 	bl	80091ae <USB_DevDisconnect>

  return HAL_OK;
 8004616:	2300      	movs	r3, #0
}
 8004618:	4618      	mov	r0, r3
 800461a:	3714      	adds	r7, #20
 800461c:	46bd      	mov	sp, r7
 800461e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08004620 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8004620:	b580      	push	{r7, lr}
 8004622:	b084      	sub	sp, #16
 8004624:	af00      	add	r7, sp, #0
 8004626:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8004634:	2b01      	cmp	r3, #1
 8004636:	d101      	bne.n	800463c <HAL_PCD_Start+0x1c>
 8004638:	2302      	movs	r3, #2
 800463a:	e020      	b.n	800467e <HAL_PCD_Start+0x5e>
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	2201      	movs	r2, #1
 8004640:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004648:	2b01      	cmp	r3, #1
 800464a:	d109      	bne.n	8004660 <HAL_PCD_Start+0x40>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	699b      	ldr	r3, [r3, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8004650:	2b01      	cmp	r3, #1
 8004652:	d005      	beq.n	8004660 <HAL_PCD_Start+0x40>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004658:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	639a      	str	r2, [r3, #56]	; 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	4618      	mov	r0, r3
 8004666:	f003 fbcf 	bl	8007e08 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	4618      	mov	r0, r3
 8004670:	f004 fd7c 	bl	800916c <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	2200      	movs	r2, #0
 8004678:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 800467c:	2300      	movs	r3, #0
}
 800467e:	4618      	mov	r0, r3
 8004680:	3710      	adds	r7, #16
 8004682:	46bd      	mov	sp, r7
 8004684:	bd80      	pop	{r7, pc}

08004686 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8004686:	b590      	push	{r4, r7, lr}
 8004688:	b08d      	sub	sp, #52	; 0x34
 800468a:	af00      	add	r7, sp, #0
 800468c:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004694:	6a3b      	ldr	r3, [r7, #32]
 8004696:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	4618      	mov	r0, r3
 800469e:	f004 fe3a 	bl	8009316 <USB_GetMode>
 80046a2:	4603      	mov	r3, r0
 80046a4:	2b00      	cmp	r3, #0
 80046a6:	f040 848a 	bne.w	8004fbe <HAL_PCD_IRQHandler+0x938>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	4618      	mov	r0, r3
 80046b0:	f004 fd9e 	bl	80091f0 <USB_ReadInterrupts>
 80046b4:	4603      	mov	r3, r0
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	f000 8480 	beq.w	8004fbc <HAL_PCD_IRQHandler+0x936>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 80046bc:	69fb      	ldr	r3, [r7, #28]
 80046be:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80046c2:	689b      	ldr	r3, [r3, #8]
 80046c4:	0a1b      	lsrs	r3, r3, #8
 80046c6:	f3c3 020d 	ubfx	r2, r3, #0, #14
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	f8c3 24fc 	str.w	r2, [r3, #1276]	; 0x4fc

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	4618      	mov	r0, r3
 80046d6:	f004 fd8b 	bl	80091f0 <USB_ReadInterrupts>
 80046da:	4603      	mov	r3, r0
 80046dc:	f003 0302 	and.w	r3, r3, #2
 80046e0:	2b02      	cmp	r3, #2
 80046e2:	d107      	bne.n	80046f4 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	695a      	ldr	r2, [r3, #20]
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	f002 0202 	and.w	r2, r2, #2
 80046f2:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	4618      	mov	r0, r3
 80046fa:	f004 fd79 	bl	80091f0 <USB_ReadInterrupts>
 80046fe:	4603      	mov	r3, r0
 8004700:	f003 0310 	and.w	r3, r3, #16
 8004704:	2b10      	cmp	r3, #16
 8004706:	d161      	bne.n	80047cc <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	699a      	ldr	r2, [r3, #24]
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	f022 0210 	bic.w	r2, r2, #16
 8004716:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8004718:	6a3b      	ldr	r3, [r7, #32]
 800471a:	6a1b      	ldr	r3, [r3, #32]
 800471c:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 800471e:	69bb      	ldr	r3, [r7, #24]
 8004720:	f003 020f 	and.w	r2, r3, #15
 8004724:	4613      	mov	r3, r2
 8004726:	00db      	lsls	r3, r3, #3
 8004728:	4413      	add	r3, r2
 800472a:	009b      	lsls	r3, r3, #2
 800472c:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8004730:	687a      	ldr	r2, [r7, #4]
 8004732:	4413      	add	r3, r2
 8004734:	3304      	adds	r3, #4
 8004736:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8004738:	69bb      	ldr	r3, [r7, #24]
 800473a:	0c5b      	lsrs	r3, r3, #17
 800473c:	f003 030f 	and.w	r3, r3, #15
 8004740:	2b02      	cmp	r3, #2
 8004742:	d124      	bne.n	800478e <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8004744:	69ba      	ldr	r2, [r7, #24]
 8004746:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 800474a:	4013      	ands	r3, r2
 800474c:	2b00      	cmp	r3, #0
 800474e:	d035      	beq.n	80047bc <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8004750:	697b      	ldr	r3, [r7, #20]
 8004752:	6919      	ldr	r1, [r3, #16]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8004754:	69bb      	ldr	r3, [r7, #24]
 8004756:	091b      	lsrs	r3, r3, #4
 8004758:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800475a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800475e:	b29b      	uxth	r3, r3
 8004760:	461a      	mov	r2, r3
 8004762:	6a38      	ldr	r0, [r7, #32]
 8004764:	f004 fbb0 	bl	8008ec8 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004768:	697b      	ldr	r3, [r7, #20]
 800476a:	691a      	ldr	r2, [r3, #16]
 800476c:	69bb      	ldr	r3, [r7, #24]
 800476e:	091b      	lsrs	r3, r3, #4
 8004770:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004774:	441a      	add	r2, r3
 8004776:	697b      	ldr	r3, [r7, #20]
 8004778:	611a      	str	r2, [r3, #16]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800477a:	697b      	ldr	r3, [r7, #20]
 800477c:	6a1a      	ldr	r2, [r3, #32]
 800477e:	69bb      	ldr	r3, [r7, #24]
 8004780:	091b      	lsrs	r3, r3, #4
 8004782:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004786:	441a      	add	r2, r3
 8004788:	697b      	ldr	r3, [r7, #20]
 800478a:	621a      	str	r2, [r3, #32]
 800478c:	e016      	b.n	80047bc <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 800478e:	69bb      	ldr	r3, [r7, #24]
 8004790:	0c5b      	lsrs	r3, r3, #17
 8004792:	f003 030f 	and.w	r3, r3, #15
 8004796:	2b06      	cmp	r3, #6
 8004798:	d110      	bne.n	80047bc <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 80047a0:	2208      	movs	r2, #8
 80047a2:	4619      	mov	r1, r3
 80047a4:	6a38      	ldr	r0, [r7, #32]
 80047a6:	f004 fb8f 	bl	8008ec8 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80047aa:	697b      	ldr	r3, [r7, #20]
 80047ac:	6a1a      	ldr	r2, [r3, #32]
 80047ae:	69bb      	ldr	r3, [r7, #24]
 80047b0:	091b      	lsrs	r3, r3, #4
 80047b2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80047b6:	441a      	add	r2, r3
 80047b8:	697b      	ldr	r3, [r7, #20]
 80047ba:	621a      	str	r2, [r3, #32]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	699a      	ldr	r2, [r3, #24]
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	f042 0210 	orr.w	r2, r2, #16
 80047ca:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	4618      	mov	r0, r3
 80047d2:	f004 fd0d 	bl	80091f0 <USB_ReadInterrupts>
 80047d6:	4603      	mov	r3, r0
 80047d8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80047dc:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80047e0:	f040 80a7 	bne.w	8004932 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 80047e4:	2300      	movs	r3, #0
 80047e6:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	4618      	mov	r0, r3
 80047ee:	f004 fd12 	bl	8009216 <USB_ReadDevAllOutEpInterrupt>
 80047f2:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 80047f4:	e099      	b.n	800492a <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 80047f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80047f8:	f003 0301 	and.w	r3, r3, #1
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	f000 808e 	beq.w	800491e <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004808:	b2d2      	uxtb	r2, r2
 800480a:	4611      	mov	r1, r2
 800480c:	4618      	mov	r0, r3
 800480e:	f004 fd36 	bl	800927e <USB_ReadDevOutEPInterrupt>
 8004812:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8004814:	693b      	ldr	r3, [r7, #16]
 8004816:	f003 0301 	and.w	r3, r3, #1
 800481a:	2b00      	cmp	r3, #0
 800481c:	d00c      	beq.n	8004838 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 800481e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004820:	015a      	lsls	r2, r3, #5
 8004822:	69fb      	ldr	r3, [r7, #28]
 8004824:	4413      	add	r3, r2
 8004826:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800482a:	461a      	mov	r2, r3
 800482c:	2301      	movs	r3, #1
 800482e:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8004830:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004832:	6878      	ldr	r0, [r7, #4]
 8004834:	f000 fec2 	bl	80055bc <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8004838:	693b      	ldr	r3, [r7, #16]
 800483a:	f003 0308 	and.w	r3, r3, #8
 800483e:	2b00      	cmp	r3, #0
 8004840:	d00c      	beq.n	800485c <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8004842:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004844:	015a      	lsls	r2, r3, #5
 8004846:	69fb      	ldr	r3, [r7, #28]
 8004848:	4413      	add	r3, r2
 800484a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800484e:	461a      	mov	r2, r3
 8004850:	2308      	movs	r3, #8
 8004852:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8004854:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004856:	6878      	ldr	r0, [r7, #4]
 8004858:	f000 ff98 	bl	800578c <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 800485c:	693b      	ldr	r3, [r7, #16]
 800485e:	f003 0310 	and.w	r3, r3, #16
 8004862:	2b00      	cmp	r3, #0
 8004864:	d008      	beq.n	8004878 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8004866:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004868:	015a      	lsls	r2, r3, #5
 800486a:	69fb      	ldr	r3, [r7, #28]
 800486c:	4413      	add	r3, r2
 800486e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004872:	461a      	mov	r2, r3
 8004874:	2310      	movs	r3, #16
 8004876:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8004878:	693b      	ldr	r3, [r7, #16]
 800487a:	f003 0302 	and.w	r3, r3, #2
 800487e:	2b00      	cmp	r3, #0
 8004880:	d030      	beq.n	80048e4 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8004882:	6a3b      	ldr	r3, [r7, #32]
 8004884:	695b      	ldr	r3, [r3, #20]
 8004886:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800488a:	2b80      	cmp	r3, #128	; 0x80
 800488c:	d109      	bne.n	80048a2 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 800488e:	69fb      	ldr	r3, [r7, #28]
 8004890:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004894:	685b      	ldr	r3, [r3, #4]
 8004896:	69fa      	ldr	r2, [r7, #28]
 8004898:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800489c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80048a0:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 80048a2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80048a4:	4613      	mov	r3, r2
 80048a6:	00db      	lsls	r3, r3, #3
 80048a8:	4413      	add	r3, r2
 80048aa:	009b      	lsls	r3, r3, #2
 80048ac:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80048b0:	687a      	ldr	r2, [r7, #4]
 80048b2:	4413      	add	r3, r2
 80048b4:	3304      	adds	r3, #4
 80048b6:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80048b8:	697b      	ldr	r3, [r7, #20]
 80048ba:	78db      	ldrb	r3, [r3, #3]
 80048bc:	2b01      	cmp	r3, #1
 80048be:	d108      	bne.n	80048d2 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 80048c0:	697b      	ldr	r3, [r7, #20]
 80048c2:	2200      	movs	r2, #0
 80048c4:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 80048c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048c8:	b2db      	uxtb	r3, r3
 80048ca:	4619      	mov	r1, r3
 80048cc:	6878      	ldr	r0, [r7, #4]
 80048ce:	f009 ff89 	bl	800e7e4 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 80048d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048d4:	015a      	lsls	r2, r3, #5
 80048d6:	69fb      	ldr	r3, [r7, #28]
 80048d8:	4413      	add	r3, r2
 80048da:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80048de:	461a      	mov	r2, r3
 80048e0:	2302      	movs	r3, #2
 80048e2:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80048e4:	693b      	ldr	r3, [r7, #16]
 80048e6:	f003 0320 	and.w	r3, r3, #32
 80048ea:	2b00      	cmp	r3, #0
 80048ec:	d008      	beq.n	8004900 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80048ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048f0:	015a      	lsls	r2, r3, #5
 80048f2:	69fb      	ldr	r3, [r7, #28]
 80048f4:	4413      	add	r3, r2
 80048f6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80048fa:	461a      	mov	r2, r3
 80048fc:	2320      	movs	r3, #32
 80048fe:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8004900:	693b      	ldr	r3, [r7, #16]
 8004902:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004906:	2b00      	cmp	r3, #0
 8004908:	d009      	beq.n	800491e <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 800490a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800490c:	015a      	lsls	r2, r3, #5
 800490e:	69fb      	ldr	r3, [r7, #28]
 8004910:	4413      	add	r3, r2
 8004912:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004916:	461a      	mov	r2, r3
 8004918:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800491c:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 800491e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004920:	3301      	adds	r3, #1
 8004922:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8004924:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004926:	085b      	lsrs	r3, r3, #1
 8004928:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 800492a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800492c:	2b00      	cmp	r3, #0
 800492e:	f47f af62 	bne.w	80047f6 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	4618      	mov	r0, r3
 8004938:	f004 fc5a 	bl	80091f0 <USB_ReadInterrupts>
 800493c:	4603      	mov	r3, r0
 800493e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004942:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8004946:	f040 80db 	bne.w	8004b00 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	4618      	mov	r0, r3
 8004950:	f004 fc7b 	bl	800924a <USB_ReadDevAllInEpInterrupt>
 8004954:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 8004956:	2300      	movs	r3, #0
 8004958:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 800495a:	e0cd      	b.n	8004af8 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 800495c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800495e:	f003 0301 	and.w	r3, r3, #1
 8004962:	2b00      	cmp	r3, #0
 8004964:	f000 80c2 	beq.w	8004aec <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800496e:	b2d2      	uxtb	r2, r2
 8004970:	4611      	mov	r1, r2
 8004972:	4618      	mov	r0, r3
 8004974:	f004 fca1 	bl	80092ba <USB_ReadDevInEPInterrupt>
 8004978:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 800497a:	693b      	ldr	r3, [r7, #16]
 800497c:	f003 0301 	and.w	r3, r3, #1
 8004980:	2b00      	cmp	r3, #0
 8004982:	d057      	beq.n	8004a34 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8004984:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004986:	f003 030f 	and.w	r3, r3, #15
 800498a:	2201      	movs	r2, #1
 800498c:	fa02 f303 	lsl.w	r3, r2, r3
 8004990:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8004992:	69fb      	ldr	r3, [r7, #28]
 8004994:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004998:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	43db      	mvns	r3, r3
 800499e:	69f9      	ldr	r1, [r7, #28]
 80049a0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80049a4:	4013      	ands	r3, r2
 80049a6:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 80049a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049aa:	015a      	lsls	r2, r3, #5
 80049ac:	69fb      	ldr	r3, [r7, #28]
 80049ae:	4413      	add	r3, r2
 80049b0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80049b4:	461a      	mov	r2, r3
 80049b6:	2301      	movs	r3, #1
 80049b8:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	691b      	ldr	r3, [r3, #16]
 80049be:	2b01      	cmp	r3, #1
 80049c0:	d132      	bne.n	8004a28 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 80049c2:	6879      	ldr	r1, [r7, #4]
 80049c4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80049c6:	4613      	mov	r3, r2
 80049c8:	00db      	lsls	r3, r3, #3
 80049ca:	4413      	add	r3, r2
 80049cc:	009b      	lsls	r3, r3, #2
 80049ce:	440b      	add	r3, r1
 80049d0:	334c      	adds	r3, #76	; 0x4c
 80049d2:	6819      	ldr	r1, [r3, #0]
 80049d4:	6878      	ldr	r0, [r7, #4]
 80049d6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80049d8:	4613      	mov	r3, r2
 80049da:	00db      	lsls	r3, r3, #3
 80049dc:	4413      	add	r3, r2
 80049de:	009b      	lsls	r3, r3, #2
 80049e0:	4403      	add	r3, r0
 80049e2:	3348      	adds	r3, #72	; 0x48
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	4419      	add	r1, r3
 80049e8:	6878      	ldr	r0, [r7, #4]
 80049ea:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80049ec:	4613      	mov	r3, r2
 80049ee:	00db      	lsls	r3, r3, #3
 80049f0:	4413      	add	r3, r2
 80049f2:	009b      	lsls	r3, r3, #2
 80049f4:	4403      	add	r3, r0
 80049f6:	334c      	adds	r3, #76	; 0x4c
 80049f8:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 80049fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049fc:	2b00      	cmp	r3, #0
 80049fe:	d113      	bne.n	8004a28 <HAL_PCD_IRQHandler+0x3a2>
 8004a00:	6879      	ldr	r1, [r7, #4]
 8004a02:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004a04:	4613      	mov	r3, r2
 8004a06:	00db      	lsls	r3, r3, #3
 8004a08:	4413      	add	r3, r2
 8004a0a:	009b      	lsls	r3, r3, #2
 8004a0c:	440b      	add	r3, r1
 8004a0e:	3354      	adds	r3, #84	; 0x54
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	d108      	bne.n	8004a28 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	6818      	ldr	r0, [r3, #0]
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8004a20:	461a      	mov	r2, r3
 8004a22:	2101      	movs	r1, #1
 8004a24:	f004 fca8 	bl	8009378 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8004a28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a2a:	b2db      	uxtb	r3, r3
 8004a2c:	4619      	mov	r1, r3
 8004a2e:	6878      	ldr	r0, [r7, #4]
 8004a30:	f009 fe5d 	bl	800e6ee <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8004a34:	693b      	ldr	r3, [r7, #16]
 8004a36:	f003 0308 	and.w	r3, r3, #8
 8004a3a:	2b00      	cmp	r3, #0
 8004a3c:	d008      	beq.n	8004a50 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8004a3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a40:	015a      	lsls	r2, r3, #5
 8004a42:	69fb      	ldr	r3, [r7, #28]
 8004a44:	4413      	add	r3, r2
 8004a46:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004a4a:	461a      	mov	r2, r3
 8004a4c:	2308      	movs	r3, #8
 8004a4e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8004a50:	693b      	ldr	r3, [r7, #16]
 8004a52:	f003 0310 	and.w	r3, r3, #16
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	d008      	beq.n	8004a6c <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8004a5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a5c:	015a      	lsls	r2, r3, #5
 8004a5e:	69fb      	ldr	r3, [r7, #28]
 8004a60:	4413      	add	r3, r2
 8004a62:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004a66:	461a      	mov	r2, r3
 8004a68:	2310      	movs	r3, #16
 8004a6a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8004a6c:	693b      	ldr	r3, [r7, #16]
 8004a6e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	d008      	beq.n	8004a88 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8004a76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a78:	015a      	lsls	r2, r3, #5
 8004a7a:	69fb      	ldr	r3, [r7, #28]
 8004a7c:	4413      	add	r3, r2
 8004a7e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004a82:	461a      	mov	r2, r3
 8004a84:	2340      	movs	r3, #64	; 0x40
 8004a86:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8004a88:	693b      	ldr	r3, [r7, #16]
 8004a8a:	f003 0302 	and.w	r3, r3, #2
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	d023      	beq.n	8004ada <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8004a92:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004a94:	6a38      	ldr	r0, [r7, #32]
 8004a96:	f003 fb89 	bl	80081ac <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8004a9a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004a9c:	4613      	mov	r3, r2
 8004a9e:	00db      	lsls	r3, r3, #3
 8004aa0:	4413      	add	r3, r2
 8004aa2:	009b      	lsls	r3, r3, #2
 8004aa4:	3338      	adds	r3, #56	; 0x38
 8004aa6:	687a      	ldr	r2, [r7, #4]
 8004aa8:	4413      	add	r3, r2
 8004aaa:	3304      	adds	r3, #4
 8004aac:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8004aae:	697b      	ldr	r3, [r7, #20]
 8004ab0:	78db      	ldrb	r3, [r3, #3]
 8004ab2:	2b01      	cmp	r3, #1
 8004ab4:	d108      	bne.n	8004ac8 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8004ab6:	697b      	ldr	r3, [r7, #20]
 8004ab8:	2200      	movs	r2, #0
 8004aba:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8004abc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004abe:	b2db      	uxtb	r3, r3
 8004ac0:	4619      	mov	r1, r3
 8004ac2:	6878      	ldr	r0, [r7, #4]
 8004ac4:	f009 fea0 	bl	800e808 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8004ac8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004aca:	015a      	lsls	r2, r3, #5
 8004acc:	69fb      	ldr	r3, [r7, #28]
 8004ace:	4413      	add	r3, r2
 8004ad0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004ad4:	461a      	mov	r2, r3
 8004ad6:	2302      	movs	r3, #2
 8004ad8:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8004ada:	693b      	ldr	r3, [r7, #16]
 8004adc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	d003      	beq.n	8004aec <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8004ae4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004ae6:	6878      	ldr	r0, [r7, #4]
 8004ae8:	f000 fcdb 	bl	80054a2 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8004aec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004aee:	3301      	adds	r3, #1
 8004af0:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8004af2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004af4:	085b      	lsrs	r3, r3, #1
 8004af6:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8004af8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	f47f af2e 	bne.w	800495c <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	4618      	mov	r0, r3
 8004b06:	f004 fb73 	bl	80091f0 <USB_ReadInterrupts>
 8004b0a:	4603      	mov	r3, r0
 8004b0c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8004b10:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8004b14:	d122      	bne.n	8004b5c <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8004b16:	69fb      	ldr	r3, [r7, #28]
 8004b18:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004b1c:	685b      	ldr	r3, [r3, #4]
 8004b1e:	69fa      	ldr	r2, [r7, #28]
 8004b20:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004b24:	f023 0301 	bic.w	r3, r3, #1
 8004b28:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
 8004b30:	2b01      	cmp	r3, #1
 8004b32:	d108      	bne.n	8004b46 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	2200      	movs	r2, #0
 8004b38:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8004b3c:	2100      	movs	r1, #0
 8004b3e:	6878      	ldr	r0, [r7, #4]
 8004b40:	f000 fec2 	bl	80058c8 <HAL_PCDEx_LPM_Callback>
 8004b44:	e002      	b.n	8004b4c <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8004b46:	6878      	ldr	r0, [r7, #4]
 8004b48:	f009 fe3e 	bl	800e7c8 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	695a      	ldr	r2, [r3, #20]
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8004b5a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	4618      	mov	r0, r3
 8004b62:	f004 fb45 	bl	80091f0 <USB_ReadInterrupts>
 8004b66:	4603      	mov	r3, r0
 8004b68:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004b6c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004b70:	d112      	bne.n	8004b98 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8004b72:	69fb      	ldr	r3, [r7, #28]
 8004b74:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004b78:	689b      	ldr	r3, [r3, #8]
 8004b7a:	f003 0301 	and.w	r3, r3, #1
 8004b7e:	2b01      	cmp	r3, #1
 8004b80:	d102      	bne.n	8004b88 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8004b82:	6878      	ldr	r0, [r7, #4]
 8004b84:	f009 fdfa 	bl	800e77c <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	695a      	ldr	r2, [r3, #20]
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8004b96:	615a      	str	r2, [r3, #20]
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	4618      	mov	r0, r3
 8004b9e:	f004 fb27 	bl	80091f0 <USB_ReadInterrupts>
 8004ba2:	4603      	mov	r3, r0
 8004ba4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004ba8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004bac:	f040 80b7 	bne.w	8004d1e <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8004bb0:	69fb      	ldr	r3, [r7, #28]
 8004bb2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004bb6:	685b      	ldr	r3, [r3, #4]
 8004bb8:	69fa      	ldr	r2, [r7, #28]
 8004bba:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004bbe:	f023 0301 	bic.w	r3, r3, #1
 8004bc2:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	2110      	movs	r1, #16
 8004bca:	4618      	mov	r0, r3
 8004bcc:	f003 faee 	bl	80081ac <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004bd0:	2300      	movs	r3, #0
 8004bd2:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004bd4:	e046      	b.n	8004c64 <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8004bd6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004bd8:	015a      	lsls	r2, r3, #5
 8004bda:	69fb      	ldr	r3, [r7, #28]
 8004bdc:	4413      	add	r3, r2
 8004bde:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004be2:	461a      	mov	r2, r3
 8004be4:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8004be8:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8004bea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004bec:	015a      	lsls	r2, r3, #5
 8004bee:	69fb      	ldr	r3, [r7, #28]
 8004bf0:	4413      	add	r3, r2
 8004bf2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004bfa:	0151      	lsls	r1, r2, #5
 8004bfc:	69fa      	ldr	r2, [r7, #28]
 8004bfe:	440a      	add	r2, r1
 8004c00:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004c04:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8004c08:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8004c0a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004c0c:	015a      	lsls	r2, r3, #5
 8004c0e:	69fb      	ldr	r3, [r7, #28]
 8004c10:	4413      	add	r3, r2
 8004c12:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004c16:	461a      	mov	r2, r3
 8004c18:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8004c1c:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8004c1e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004c20:	015a      	lsls	r2, r3, #5
 8004c22:	69fb      	ldr	r3, [r7, #28]
 8004c24:	4413      	add	r3, r2
 8004c26:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004c2e:	0151      	lsls	r1, r2, #5
 8004c30:	69fa      	ldr	r2, [r7, #28]
 8004c32:	440a      	add	r2, r1
 8004c34:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004c38:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8004c3c:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8004c3e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004c40:	015a      	lsls	r2, r3, #5
 8004c42:	69fb      	ldr	r3, [r7, #28]
 8004c44:	4413      	add	r3, r2
 8004c46:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004c4e:	0151      	lsls	r1, r2, #5
 8004c50:	69fa      	ldr	r2, [r7, #28]
 8004c52:	440a      	add	r2, r1
 8004c54:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004c58:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8004c5c:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004c5e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004c60:	3301      	adds	r3, #1
 8004c62:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	685b      	ldr	r3, [r3, #4]
 8004c68:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004c6a:	429a      	cmp	r2, r3
 8004c6c:	d3b3      	bcc.n	8004bd6 <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8004c6e:	69fb      	ldr	r3, [r7, #28]
 8004c70:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004c74:	69db      	ldr	r3, [r3, #28]
 8004c76:	69fa      	ldr	r2, [r7, #28]
 8004c78:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004c7c:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8004c80:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d016      	beq.n	8004cb8 <HAL_PCD_IRQHandler+0x632>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8004c8a:	69fb      	ldr	r3, [r7, #28]
 8004c8c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004c90:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004c94:	69fa      	ldr	r2, [r7, #28]
 8004c96:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004c9a:	f043 030b 	orr.w	r3, r3, #11
 8004c9e:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8004ca2:	69fb      	ldr	r3, [r7, #28]
 8004ca4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004ca8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004caa:	69fa      	ldr	r2, [r7, #28]
 8004cac:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004cb0:	f043 030b 	orr.w	r3, r3, #11
 8004cb4:	6453      	str	r3, [r2, #68]	; 0x44
 8004cb6:	e015      	b.n	8004ce4 <HAL_PCD_IRQHandler+0x65e>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8004cb8:	69fb      	ldr	r3, [r7, #28]
 8004cba:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004cbe:	695b      	ldr	r3, [r3, #20]
 8004cc0:	69fa      	ldr	r2, [r7, #28]
 8004cc2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004cc6:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8004cca:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 8004cce:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8004cd0:	69fb      	ldr	r3, [r7, #28]
 8004cd2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004cd6:	691b      	ldr	r3, [r3, #16]
 8004cd8:	69fa      	ldr	r2, [r7, #28]
 8004cda:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004cde:	f043 030b 	orr.w	r3, r3, #11
 8004ce2:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8004ce4:	69fb      	ldr	r3, [r7, #28]
 8004ce6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	69fa      	ldr	r2, [r7, #28]
 8004cee:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004cf2:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8004cf6:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	6818      	ldr	r0, [r3, #0]
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	691b      	ldr	r3, [r3, #16]
 8004d00:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8004d08:	461a      	mov	r2, r3
 8004d0a:	f004 fb35 	bl	8009378 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	695a      	ldr	r2, [r3, #20]
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8004d1c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	4618      	mov	r0, r3
 8004d24:	f004 fa64 	bl	80091f0 <USB_ReadInterrupts>
 8004d28:	4603      	mov	r3, r0
 8004d2a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004d2e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004d32:	d124      	bne.n	8004d7e <HAL_PCD_IRQHandler+0x6f8>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	4618      	mov	r0, r3
 8004d3a:	f004 fafa 	bl	8009332 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	4618      	mov	r0, r3
 8004d44:	f003 faaf 	bl	80082a6 <USB_GetDevSpeed>
 8004d48:	4603      	mov	r3, r0
 8004d4a:	461a      	mov	r2, r3
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	681c      	ldr	r4, [r3, #0]
 8004d54:	f001 fa26 	bl	80061a4 <HAL_RCC_GetHCLKFreq>
 8004d58:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8004d5e:	b2db      	uxtb	r3, r3
 8004d60:	461a      	mov	r2, r3
 8004d62:	4620      	mov	r0, r4
 8004d64:	f002 ffae 	bl	8007cc4 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8004d68:	6878      	ldr	r0, [r7, #4]
 8004d6a:	f009 fce8 	bl	800e73e <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	695a      	ldr	r2, [r3, #20]
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8004d7c:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	4618      	mov	r0, r3
 8004d84:	f004 fa34 	bl	80091f0 <USB_ReadInterrupts>
 8004d88:	4603      	mov	r3, r0
 8004d8a:	f003 0308 	and.w	r3, r3, #8
 8004d8e:	2b08      	cmp	r3, #8
 8004d90:	d10a      	bne.n	8004da8 <HAL_PCD_IRQHandler+0x722>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8004d92:	6878      	ldr	r0, [r7, #4]
 8004d94:	f009 fcc5 	bl	800e722 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	695a      	ldr	r2, [r3, #20]
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	f002 0208 	and.w	r2, r2, #8
 8004da6:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	4618      	mov	r0, r3
 8004dae:	f004 fa1f 	bl	80091f0 <USB_ReadInterrupts>
 8004db2:	4603      	mov	r3, r0
 8004db4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004db8:	2b80      	cmp	r3, #128	; 0x80
 8004dba:	d122      	bne.n	8004e02 <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8004dbc:	6a3b      	ldr	r3, [r7, #32]
 8004dbe:	699b      	ldr	r3, [r3, #24]
 8004dc0:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004dc4:	6a3b      	ldr	r3, [r7, #32]
 8004dc6:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004dc8:	2301      	movs	r3, #1
 8004dca:	627b      	str	r3, [r7, #36]	; 0x24
 8004dcc:	e014      	b.n	8004df8 <HAL_PCD_IRQHandler+0x772>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8004dce:	6879      	ldr	r1, [r7, #4]
 8004dd0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004dd2:	4613      	mov	r3, r2
 8004dd4:	00db      	lsls	r3, r3, #3
 8004dd6:	4413      	add	r3, r2
 8004dd8:	009b      	lsls	r3, r3, #2
 8004dda:	440b      	add	r3, r1
 8004ddc:	f203 237f 	addw	r3, r3, #639	; 0x27f
 8004de0:	781b      	ldrb	r3, [r3, #0]
 8004de2:	2b01      	cmp	r3, #1
 8004de4:	d105      	bne.n	8004df2 <HAL_PCD_IRQHandler+0x76c>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8004de6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004de8:	b2db      	uxtb	r3, r3
 8004dea:	4619      	mov	r1, r3
 8004dec:	6878      	ldr	r0, [r7, #4]
 8004dee:	f000 fb27 	bl	8005440 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004df2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004df4:	3301      	adds	r3, #1
 8004df6:	627b      	str	r3, [r7, #36]	; 0x24
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	685b      	ldr	r3, [r3, #4]
 8004dfc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004dfe:	429a      	cmp	r2, r3
 8004e00:	d3e5      	bcc.n	8004dce <HAL_PCD_IRQHandler+0x748>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	4618      	mov	r0, r3
 8004e08:	f004 f9f2 	bl	80091f0 <USB_ReadInterrupts>
 8004e0c:	4603      	mov	r3, r0
 8004e0e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004e12:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004e16:	d13b      	bne.n	8004e90 <HAL_PCD_IRQHandler+0x80a>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004e18:	2301      	movs	r3, #1
 8004e1a:	627b      	str	r3, [r7, #36]	; 0x24
 8004e1c:	e02b      	b.n	8004e76 <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8004e1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e20:	015a      	lsls	r2, r3, #5
 8004e22:	69fb      	ldr	r3, [r7, #28]
 8004e24:	4413      	add	r3, r2
 8004e26:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8004e2e:	6879      	ldr	r1, [r7, #4]
 8004e30:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004e32:	4613      	mov	r3, r2
 8004e34:	00db      	lsls	r3, r3, #3
 8004e36:	4413      	add	r3, r2
 8004e38:	009b      	lsls	r3, r3, #2
 8004e3a:	440b      	add	r3, r1
 8004e3c:	3340      	adds	r3, #64	; 0x40
 8004e3e:	781b      	ldrb	r3, [r3, #0]
 8004e40:	2b01      	cmp	r3, #1
 8004e42:	d115      	bne.n	8004e70 <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8004e44:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8004e46:	2b00      	cmp	r3, #0
 8004e48:	da12      	bge.n	8004e70 <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8004e4a:	6879      	ldr	r1, [r7, #4]
 8004e4c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004e4e:	4613      	mov	r3, r2
 8004e50:	00db      	lsls	r3, r3, #3
 8004e52:	4413      	add	r3, r2
 8004e54:	009b      	lsls	r3, r3, #2
 8004e56:	440b      	add	r3, r1
 8004e58:	333f      	adds	r3, #63	; 0x3f
 8004e5a:	2201      	movs	r2, #1
 8004e5c:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8004e5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e60:	b2db      	uxtb	r3, r3
 8004e62:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8004e66:	b2db      	uxtb	r3, r3
 8004e68:	4619      	mov	r1, r3
 8004e6a:	6878      	ldr	r0, [r7, #4]
 8004e6c:	f000 fae8 	bl	8005440 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004e70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e72:	3301      	adds	r3, #1
 8004e74:	627b      	str	r3, [r7, #36]	; 0x24
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	685b      	ldr	r3, [r3, #4]
 8004e7a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004e7c:	429a      	cmp	r2, r3
 8004e7e:	d3ce      	bcc.n	8004e1e <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	695a      	ldr	r2, [r3, #20]
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8004e8e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	4618      	mov	r0, r3
 8004e96:	f004 f9ab 	bl	80091f0 <USB_ReadInterrupts>
 8004e9a:	4603      	mov	r3, r0
 8004e9c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004ea0:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004ea4:	d155      	bne.n	8004f52 <HAL_PCD_IRQHandler+0x8cc>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004ea6:	2301      	movs	r3, #1
 8004ea8:	627b      	str	r3, [r7, #36]	; 0x24
 8004eaa:	e045      	b.n	8004f38 <HAL_PCD_IRQHandler+0x8b2>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8004eac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004eae:	015a      	lsls	r2, r3, #5
 8004eb0:	69fb      	ldr	r3, [r7, #28]
 8004eb2:	4413      	add	r3, r2
 8004eb4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8004ebc:	6879      	ldr	r1, [r7, #4]
 8004ebe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004ec0:	4613      	mov	r3, r2
 8004ec2:	00db      	lsls	r3, r3, #3
 8004ec4:	4413      	add	r3, r2
 8004ec6:	009b      	lsls	r3, r3, #2
 8004ec8:	440b      	add	r3, r1
 8004eca:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8004ece:	781b      	ldrb	r3, [r3, #0]
 8004ed0:	2b01      	cmp	r3, #1
 8004ed2:	d12e      	bne.n	8004f32 <HAL_PCD_IRQHandler+0x8ac>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8004ed4:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8004ed6:	2b00      	cmp	r3, #0
 8004ed8:	da2b      	bge.n	8004f32 <HAL_PCD_IRQHandler+0x8ac>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 8004eda:	69bb      	ldr	r3, [r7, #24]
 8004edc:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	f8d3 34fc 	ldr.w	r3, [r3, #1276]	; 0x4fc
 8004ee6:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8004eea:	429a      	cmp	r2, r3
 8004eec:	d121      	bne.n	8004f32 <HAL_PCD_IRQHandler+0x8ac>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8004eee:	6879      	ldr	r1, [r7, #4]
 8004ef0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004ef2:	4613      	mov	r3, r2
 8004ef4:	00db      	lsls	r3, r3, #3
 8004ef6:	4413      	add	r3, r2
 8004ef8:	009b      	lsls	r3, r3, #2
 8004efa:	440b      	add	r3, r1
 8004efc:	f203 237f 	addw	r3, r3, #639	; 0x27f
 8004f00:	2201      	movs	r2, #1
 8004f02:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8004f04:	6a3b      	ldr	r3, [r7, #32]
 8004f06:	699b      	ldr	r3, [r3, #24]
 8004f08:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8004f0c:	6a3b      	ldr	r3, [r7, #32]
 8004f0e:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8004f10:	6a3b      	ldr	r3, [r7, #32]
 8004f12:	695b      	ldr	r3, [r3, #20]
 8004f14:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	d10a      	bne.n	8004f32 <HAL_PCD_IRQHandler+0x8ac>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8004f1c:	69fb      	ldr	r3, [r7, #28]
 8004f1e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004f22:	685b      	ldr	r3, [r3, #4]
 8004f24:	69fa      	ldr	r2, [r7, #28]
 8004f26:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004f2a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004f2e:	6053      	str	r3, [r2, #4]
            break;
 8004f30:	e007      	b.n	8004f42 <HAL_PCD_IRQHandler+0x8bc>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004f32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f34:	3301      	adds	r3, #1
 8004f36:	627b      	str	r3, [r7, #36]	; 0x24
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	685b      	ldr	r3, [r3, #4]
 8004f3c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004f3e:	429a      	cmp	r2, r3
 8004f40:	d3b4      	bcc.n	8004eac <HAL_PCD_IRQHandler+0x826>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	695a      	ldr	r2, [r3, #20]
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 8004f50:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	4618      	mov	r0, r3
 8004f58:	f004 f94a 	bl	80091f0 <USB_ReadInterrupts>
 8004f5c:	4603      	mov	r3, r0
 8004f5e:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8004f62:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004f66:	d10a      	bne.n	8004f7e <HAL_PCD_IRQHandler+0x8f8>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8004f68:	6878      	ldr	r0, [r7, #4]
 8004f6a:	f009 fc5f 	bl	800e82c <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	695a      	ldr	r2, [r3, #20]
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8004f7c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	4618      	mov	r0, r3
 8004f84:	f004 f934 	bl	80091f0 <USB_ReadInterrupts>
 8004f88:	4603      	mov	r3, r0
 8004f8a:	f003 0304 	and.w	r3, r3, #4
 8004f8e:	2b04      	cmp	r3, #4
 8004f90:	d115      	bne.n	8004fbe <HAL_PCD_IRQHandler+0x938>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	685b      	ldr	r3, [r3, #4]
 8004f98:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8004f9a:	69bb      	ldr	r3, [r7, #24]
 8004f9c:	f003 0304 	and.w	r3, r3, #4
 8004fa0:	2b00      	cmp	r3, #0
 8004fa2:	d002      	beq.n	8004faa <HAL_PCD_IRQHandler+0x924>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8004fa4:	6878      	ldr	r0, [r7, #4]
 8004fa6:	f009 fc4f 	bl	800e848 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	6859      	ldr	r1, [r3, #4]
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	69ba      	ldr	r2, [r7, #24]
 8004fb6:	430a      	orrs	r2, r1
 8004fb8:	605a      	str	r2, [r3, #4]
 8004fba:	e000      	b.n	8004fbe <HAL_PCD_IRQHandler+0x938>
      return;
 8004fbc:	bf00      	nop
    }
  }
}
 8004fbe:	3734      	adds	r7, #52	; 0x34
 8004fc0:	46bd      	mov	sp, r7
 8004fc2:	bd90      	pop	{r4, r7, pc}

08004fc4 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8004fc4:	b580      	push	{r7, lr}
 8004fc6:	b082      	sub	sp, #8
 8004fc8:	af00      	add	r7, sp, #0
 8004fca:	6078      	str	r0, [r7, #4]
 8004fcc:	460b      	mov	r3, r1
 8004fce:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8004fd6:	2b01      	cmp	r3, #1
 8004fd8:	d101      	bne.n	8004fde <HAL_PCD_SetAddress+0x1a>
 8004fda:	2302      	movs	r3, #2
 8004fdc:	e013      	b.n	8005006 <HAL_PCD_SetAddress+0x42>
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	2201      	movs	r2, #1
 8004fe2:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  hpcd->USB_Address = address;
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	78fa      	ldrb	r2, [r7, #3]
 8004fea:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	78fa      	ldrb	r2, [r7, #3]
 8004ff4:	4611      	mov	r1, r2
 8004ff6:	4618      	mov	r0, r3
 8004ff8:	f004 f892 	bl	8009120 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	2200      	movs	r2, #0
 8005000:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8005004:	2300      	movs	r3, #0
}
 8005006:	4618      	mov	r0, r3
 8005008:	3708      	adds	r7, #8
 800500a:	46bd      	mov	sp, r7
 800500c:	bd80      	pop	{r7, pc}

0800500e <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 800500e:	b580      	push	{r7, lr}
 8005010:	b084      	sub	sp, #16
 8005012:	af00      	add	r7, sp, #0
 8005014:	6078      	str	r0, [r7, #4]
 8005016:	4608      	mov	r0, r1
 8005018:	4611      	mov	r1, r2
 800501a:	461a      	mov	r2, r3
 800501c:	4603      	mov	r3, r0
 800501e:	70fb      	strb	r3, [r7, #3]
 8005020:	460b      	mov	r3, r1
 8005022:	803b      	strh	r3, [r7, #0]
 8005024:	4613      	mov	r3, r2
 8005026:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8005028:	2300      	movs	r3, #0
 800502a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800502c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005030:	2b00      	cmp	r3, #0
 8005032:	da0f      	bge.n	8005054 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005034:	78fb      	ldrb	r3, [r7, #3]
 8005036:	f003 020f 	and.w	r2, r3, #15
 800503a:	4613      	mov	r3, r2
 800503c:	00db      	lsls	r3, r3, #3
 800503e:	4413      	add	r3, r2
 8005040:	009b      	lsls	r3, r3, #2
 8005042:	3338      	adds	r3, #56	; 0x38
 8005044:	687a      	ldr	r2, [r7, #4]
 8005046:	4413      	add	r3, r2
 8005048:	3304      	adds	r3, #4
 800504a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	2201      	movs	r2, #1
 8005050:	705a      	strb	r2, [r3, #1]
 8005052:	e00f      	b.n	8005074 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005054:	78fb      	ldrb	r3, [r7, #3]
 8005056:	f003 020f 	and.w	r2, r3, #15
 800505a:	4613      	mov	r3, r2
 800505c:	00db      	lsls	r3, r3, #3
 800505e:	4413      	add	r3, r2
 8005060:	009b      	lsls	r3, r3, #2
 8005062:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8005066:	687a      	ldr	r2, [r7, #4]
 8005068:	4413      	add	r3, r2
 800506a:	3304      	adds	r3, #4
 800506c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	2200      	movs	r2, #0
 8005072:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8005074:	78fb      	ldrb	r3, [r7, #3]
 8005076:	f003 030f 	and.w	r3, r3, #15
 800507a:	b2da      	uxtb	r2, r3
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8005080:	883a      	ldrh	r2, [r7, #0]
 8005082:	68fb      	ldr	r3, [r7, #12]
 8005084:	60da      	str	r2, [r3, #12]
  ep->type = ep_type;
 8005086:	68fb      	ldr	r3, [r7, #12]
 8005088:	78ba      	ldrb	r2, [r7, #2]
 800508a:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	785b      	ldrb	r3, [r3, #1]
 8005090:	2b00      	cmp	r3, #0
 8005092:	d004      	beq.n	800509e <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8005094:	68fb      	ldr	r3, [r7, #12]
 8005096:	781b      	ldrb	r3, [r3, #0]
 8005098:	b29a      	uxth	r2, r3
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	811a      	strh	r2, [r3, #8]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 800509e:	78bb      	ldrb	r3, [r7, #2]
 80050a0:	2b02      	cmp	r3, #2
 80050a2:	d102      	bne.n	80050aa <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	2200      	movs	r2, #0
 80050a8:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 80050b0:	2b01      	cmp	r3, #1
 80050b2:	d101      	bne.n	80050b8 <HAL_PCD_EP_Open+0xaa>
 80050b4:	2302      	movs	r3, #2
 80050b6:	e00e      	b.n	80050d6 <HAL_PCD_EP_Open+0xc8>
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	2201      	movs	r2, #1
 80050bc:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	68f9      	ldr	r1, [r7, #12]
 80050c6:	4618      	mov	r0, r3
 80050c8:	f003 f912 	bl	80082f0 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	2200      	movs	r2, #0
 80050d0:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return ret;
 80050d4:	7afb      	ldrb	r3, [r7, #11]
}
 80050d6:	4618      	mov	r0, r3
 80050d8:	3710      	adds	r7, #16
 80050da:	46bd      	mov	sp, r7
 80050dc:	bd80      	pop	{r7, pc}

080050de <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80050de:	b580      	push	{r7, lr}
 80050e0:	b084      	sub	sp, #16
 80050e2:	af00      	add	r7, sp, #0
 80050e4:	6078      	str	r0, [r7, #4]
 80050e6:	460b      	mov	r3, r1
 80050e8:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80050ea:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	da0f      	bge.n	8005112 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80050f2:	78fb      	ldrb	r3, [r7, #3]
 80050f4:	f003 020f 	and.w	r2, r3, #15
 80050f8:	4613      	mov	r3, r2
 80050fa:	00db      	lsls	r3, r3, #3
 80050fc:	4413      	add	r3, r2
 80050fe:	009b      	lsls	r3, r3, #2
 8005100:	3338      	adds	r3, #56	; 0x38
 8005102:	687a      	ldr	r2, [r7, #4]
 8005104:	4413      	add	r3, r2
 8005106:	3304      	adds	r3, #4
 8005108:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	2201      	movs	r2, #1
 800510e:	705a      	strb	r2, [r3, #1]
 8005110:	e00f      	b.n	8005132 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005112:	78fb      	ldrb	r3, [r7, #3]
 8005114:	f003 020f 	and.w	r2, r3, #15
 8005118:	4613      	mov	r3, r2
 800511a:	00db      	lsls	r3, r3, #3
 800511c:	4413      	add	r3, r2
 800511e:	009b      	lsls	r3, r3, #2
 8005120:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8005124:	687a      	ldr	r2, [r7, #4]
 8005126:	4413      	add	r3, r2
 8005128:	3304      	adds	r3, #4
 800512a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	2200      	movs	r2, #0
 8005130:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8005132:	78fb      	ldrb	r3, [r7, #3]
 8005134:	f003 030f 	and.w	r3, r3, #15
 8005138:	b2da      	uxtb	r2, r3
 800513a:	68fb      	ldr	r3, [r7, #12]
 800513c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8005144:	2b01      	cmp	r3, #1
 8005146:	d101      	bne.n	800514c <HAL_PCD_EP_Close+0x6e>
 8005148:	2302      	movs	r3, #2
 800514a:	e00e      	b.n	800516a <HAL_PCD_EP_Close+0x8c>
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	2201      	movs	r2, #1
 8005150:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	68f9      	ldr	r1, [r7, #12]
 800515a:	4618      	mov	r0, r3
 800515c:	f003 f950 	bl	8008400 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	2200      	movs	r2, #0
 8005164:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  return HAL_OK;
 8005168:	2300      	movs	r3, #0
}
 800516a:	4618      	mov	r0, r3
 800516c:	3710      	adds	r7, #16
 800516e:	46bd      	mov	sp, r7
 8005170:	bd80      	pop	{r7, pc}

08005172 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8005172:	b580      	push	{r7, lr}
 8005174:	b086      	sub	sp, #24
 8005176:	af00      	add	r7, sp, #0
 8005178:	60f8      	str	r0, [r7, #12]
 800517a:	607a      	str	r2, [r7, #4]
 800517c:	603b      	str	r3, [r7, #0]
 800517e:	460b      	mov	r3, r1
 8005180:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005182:	7afb      	ldrb	r3, [r7, #11]
 8005184:	f003 020f 	and.w	r2, r3, #15
 8005188:	4613      	mov	r3, r2
 800518a:	00db      	lsls	r3, r3, #3
 800518c:	4413      	add	r3, r2
 800518e:	009b      	lsls	r3, r3, #2
 8005190:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8005194:	68fa      	ldr	r2, [r7, #12]
 8005196:	4413      	add	r3, r2
 8005198:	3304      	adds	r3, #4
 800519a:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800519c:	697b      	ldr	r3, [r7, #20]
 800519e:	687a      	ldr	r2, [r7, #4]
 80051a0:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 80051a2:	697b      	ldr	r3, [r7, #20]
 80051a4:	683a      	ldr	r2, [r7, #0]
 80051a6:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 80051a8:	697b      	ldr	r3, [r7, #20]
 80051aa:	2200      	movs	r2, #0
 80051ac:	621a      	str	r2, [r3, #32]
  ep->is_in = 0U;
 80051ae:	697b      	ldr	r3, [r7, #20]
 80051b0:	2200      	movs	r2, #0
 80051b2:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80051b4:	7afb      	ldrb	r3, [r7, #11]
 80051b6:	f003 030f 	and.w	r3, r3, #15
 80051ba:	b2da      	uxtb	r2, r3
 80051bc:	697b      	ldr	r3, [r7, #20]
 80051be:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	691b      	ldr	r3, [r3, #16]
 80051c4:	2b01      	cmp	r3, #1
 80051c6:	d102      	bne.n	80051ce <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80051c8:	687a      	ldr	r2, [r7, #4]
 80051ca:	697b      	ldr	r3, [r7, #20]
 80051cc:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80051ce:	7afb      	ldrb	r3, [r7, #11]
 80051d0:	f003 030f 	and.w	r3, r3, #15
 80051d4:	2b00      	cmp	r3, #0
 80051d6:	d109      	bne.n	80051ec <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	6818      	ldr	r0, [r3, #0]
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	691b      	ldr	r3, [r3, #16]
 80051e0:	b2db      	uxtb	r3, r3
 80051e2:	461a      	mov	r2, r3
 80051e4:	6979      	ldr	r1, [r7, #20]
 80051e6:	f003 fc2f 	bl	8008a48 <USB_EP0StartXfer>
 80051ea:	e008      	b.n	80051fe <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	6818      	ldr	r0, [r3, #0]
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	691b      	ldr	r3, [r3, #16]
 80051f4:	b2db      	uxtb	r3, r3
 80051f6:	461a      	mov	r2, r3
 80051f8:	6979      	ldr	r1, [r7, #20]
 80051fa:	f003 f9dd 	bl	80085b8 <USB_EPStartXfer>
  }

  return HAL_OK;
 80051fe:	2300      	movs	r3, #0
}
 8005200:	4618      	mov	r0, r3
 8005202:	3718      	adds	r7, #24
 8005204:	46bd      	mov	sp, r7
 8005206:	bd80      	pop	{r7, pc}

08005208 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005208:	b480      	push	{r7}
 800520a:	b083      	sub	sp, #12
 800520c:	af00      	add	r7, sp, #0
 800520e:	6078      	str	r0, [r7, #4]
 8005210:	460b      	mov	r3, r1
 8005212:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8005214:	78fb      	ldrb	r3, [r7, #3]
 8005216:	f003 020f 	and.w	r2, r3, #15
 800521a:	6879      	ldr	r1, [r7, #4]
 800521c:	4613      	mov	r3, r2
 800521e:	00db      	lsls	r3, r3, #3
 8005220:	4413      	add	r3, r2
 8005222:	009b      	lsls	r3, r3, #2
 8005224:	440b      	add	r3, r1
 8005226:	f503 7327 	add.w	r3, r3, #668	; 0x29c
 800522a:	681b      	ldr	r3, [r3, #0]
}
 800522c:	4618      	mov	r0, r3
 800522e:	370c      	adds	r7, #12
 8005230:	46bd      	mov	sp, r7
 8005232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005236:	4770      	bx	lr

08005238 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8005238:	b580      	push	{r7, lr}
 800523a:	b086      	sub	sp, #24
 800523c:	af00      	add	r7, sp, #0
 800523e:	60f8      	str	r0, [r7, #12]
 8005240:	607a      	str	r2, [r7, #4]
 8005242:	603b      	str	r3, [r7, #0]
 8005244:	460b      	mov	r3, r1
 8005246:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005248:	7afb      	ldrb	r3, [r7, #11]
 800524a:	f003 020f 	and.w	r2, r3, #15
 800524e:	4613      	mov	r3, r2
 8005250:	00db      	lsls	r3, r3, #3
 8005252:	4413      	add	r3, r2
 8005254:	009b      	lsls	r3, r3, #2
 8005256:	3338      	adds	r3, #56	; 0x38
 8005258:	68fa      	ldr	r2, [r7, #12]
 800525a:	4413      	add	r3, r2
 800525c:	3304      	adds	r3, #4
 800525e:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8005260:	697b      	ldr	r3, [r7, #20]
 8005262:	687a      	ldr	r2, [r7, #4]
 8005264:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 8005266:	697b      	ldr	r3, [r7, #20]
 8005268:	683a      	ldr	r2, [r7, #0]
 800526a:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 800526c:	697b      	ldr	r3, [r7, #20]
 800526e:	2200      	movs	r2, #0
 8005270:	621a      	str	r2, [r3, #32]
  ep->is_in = 1U;
 8005272:	697b      	ldr	r3, [r7, #20]
 8005274:	2201      	movs	r2, #1
 8005276:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005278:	7afb      	ldrb	r3, [r7, #11]
 800527a:	f003 030f 	and.w	r3, r3, #15
 800527e:	b2da      	uxtb	r2, r3
 8005280:	697b      	ldr	r3, [r7, #20]
 8005282:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	691b      	ldr	r3, [r3, #16]
 8005288:	2b01      	cmp	r3, #1
 800528a:	d102      	bne.n	8005292 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800528c:	687a      	ldr	r2, [r7, #4]
 800528e:	697b      	ldr	r3, [r7, #20]
 8005290:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8005292:	7afb      	ldrb	r3, [r7, #11]
 8005294:	f003 030f 	and.w	r3, r3, #15
 8005298:	2b00      	cmp	r3, #0
 800529a:	d109      	bne.n	80052b0 <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	6818      	ldr	r0, [r3, #0]
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	691b      	ldr	r3, [r3, #16]
 80052a4:	b2db      	uxtb	r3, r3
 80052a6:	461a      	mov	r2, r3
 80052a8:	6979      	ldr	r1, [r7, #20]
 80052aa:	f003 fbcd 	bl	8008a48 <USB_EP0StartXfer>
 80052ae:	e008      	b.n	80052c2 <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	6818      	ldr	r0, [r3, #0]
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	691b      	ldr	r3, [r3, #16]
 80052b8:	b2db      	uxtb	r3, r3
 80052ba:	461a      	mov	r2, r3
 80052bc:	6979      	ldr	r1, [r7, #20]
 80052be:	f003 f97b 	bl	80085b8 <USB_EPStartXfer>
  }

  return HAL_OK;
 80052c2:	2300      	movs	r3, #0
}
 80052c4:	4618      	mov	r0, r3
 80052c6:	3718      	adds	r7, #24
 80052c8:	46bd      	mov	sp, r7
 80052ca:	bd80      	pop	{r7, pc}

080052cc <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80052cc:	b580      	push	{r7, lr}
 80052ce:	b084      	sub	sp, #16
 80052d0:	af00      	add	r7, sp, #0
 80052d2:	6078      	str	r0, [r7, #4]
 80052d4:	460b      	mov	r3, r1
 80052d6:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80052d8:	78fb      	ldrb	r3, [r7, #3]
 80052da:	f003 020f 	and.w	r2, r3, #15
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	685b      	ldr	r3, [r3, #4]
 80052e2:	429a      	cmp	r2, r3
 80052e4:	d901      	bls.n	80052ea <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 80052e6:	2301      	movs	r3, #1
 80052e8:	e050      	b.n	800538c <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80052ea:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80052ee:	2b00      	cmp	r3, #0
 80052f0:	da0f      	bge.n	8005312 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80052f2:	78fb      	ldrb	r3, [r7, #3]
 80052f4:	f003 020f 	and.w	r2, r3, #15
 80052f8:	4613      	mov	r3, r2
 80052fa:	00db      	lsls	r3, r3, #3
 80052fc:	4413      	add	r3, r2
 80052fe:	009b      	lsls	r3, r3, #2
 8005300:	3338      	adds	r3, #56	; 0x38
 8005302:	687a      	ldr	r2, [r7, #4]
 8005304:	4413      	add	r3, r2
 8005306:	3304      	adds	r3, #4
 8005308:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	2201      	movs	r2, #1
 800530e:	705a      	strb	r2, [r3, #1]
 8005310:	e00d      	b.n	800532e <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8005312:	78fa      	ldrb	r2, [r7, #3]
 8005314:	4613      	mov	r3, r2
 8005316:	00db      	lsls	r3, r3, #3
 8005318:	4413      	add	r3, r2
 800531a:	009b      	lsls	r3, r3, #2
 800531c:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8005320:	687a      	ldr	r2, [r7, #4]
 8005322:	4413      	add	r3, r2
 8005324:	3304      	adds	r3, #4
 8005326:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	2200      	movs	r2, #0
 800532c:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	2201      	movs	r2, #1
 8005332:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005334:	78fb      	ldrb	r3, [r7, #3]
 8005336:	f003 030f 	and.w	r3, r3, #15
 800533a:	b2da      	uxtb	r2, r3
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8005346:	2b01      	cmp	r3, #1
 8005348:	d101      	bne.n	800534e <HAL_PCD_EP_SetStall+0x82>
 800534a:	2302      	movs	r3, #2
 800534c:	e01e      	b.n	800538c <HAL_PCD_EP_SetStall+0xc0>
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	2201      	movs	r2, #1
 8005352:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	68f9      	ldr	r1, [r7, #12]
 800535c:	4618      	mov	r0, r3
 800535e:	f003 fe0b 	bl	8008f78 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8005362:	78fb      	ldrb	r3, [r7, #3]
 8005364:	f003 030f 	and.w	r3, r3, #15
 8005368:	2b00      	cmp	r3, #0
 800536a:	d10a      	bne.n	8005382 <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	6818      	ldr	r0, [r3, #0]
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	691b      	ldr	r3, [r3, #16]
 8005374:	b2d9      	uxtb	r1, r3
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 800537c:	461a      	mov	r2, r3
 800537e:	f003 fffb 	bl	8009378 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	2200      	movs	r2, #0
 8005386:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 800538a:	2300      	movs	r3, #0
}
 800538c:	4618      	mov	r0, r3
 800538e:	3710      	adds	r7, #16
 8005390:	46bd      	mov	sp, r7
 8005392:	bd80      	pop	{r7, pc}

08005394 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005394:	b580      	push	{r7, lr}
 8005396:	b084      	sub	sp, #16
 8005398:	af00      	add	r7, sp, #0
 800539a:	6078      	str	r0, [r7, #4]
 800539c:	460b      	mov	r3, r1
 800539e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80053a0:	78fb      	ldrb	r3, [r7, #3]
 80053a2:	f003 020f 	and.w	r2, r3, #15
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	685b      	ldr	r3, [r3, #4]
 80053aa:	429a      	cmp	r2, r3
 80053ac:	d901      	bls.n	80053b2 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 80053ae:	2301      	movs	r3, #1
 80053b0:	e042      	b.n	8005438 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80053b2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80053b6:	2b00      	cmp	r3, #0
 80053b8:	da0f      	bge.n	80053da <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80053ba:	78fb      	ldrb	r3, [r7, #3]
 80053bc:	f003 020f 	and.w	r2, r3, #15
 80053c0:	4613      	mov	r3, r2
 80053c2:	00db      	lsls	r3, r3, #3
 80053c4:	4413      	add	r3, r2
 80053c6:	009b      	lsls	r3, r3, #2
 80053c8:	3338      	adds	r3, #56	; 0x38
 80053ca:	687a      	ldr	r2, [r7, #4]
 80053cc:	4413      	add	r3, r2
 80053ce:	3304      	adds	r3, #4
 80053d0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80053d2:	68fb      	ldr	r3, [r7, #12]
 80053d4:	2201      	movs	r2, #1
 80053d6:	705a      	strb	r2, [r3, #1]
 80053d8:	e00f      	b.n	80053fa <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80053da:	78fb      	ldrb	r3, [r7, #3]
 80053dc:	f003 020f 	and.w	r2, r3, #15
 80053e0:	4613      	mov	r3, r2
 80053e2:	00db      	lsls	r3, r3, #3
 80053e4:	4413      	add	r3, r2
 80053e6:	009b      	lsls	r3, r3, #2
 80053e8:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80053ec:	687a      	ldr	r2, [r7, #4]
 80053ee:	4413      	add	r3, r2
 80053f0:	3304      	adds	r3, #4
 80053f2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80053f4:	68fb      	ldr	r3, [r7, #12]
 80053f6:	2200      	movs	r2, #0
 80053f8:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	2200      	movs	r2, #0
 80053fe:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005400:	78fb      	ldrb	r3, [r7, #3]
 8005402:	f003 030f 	and.w	r3, r3, #15
 8005406:	b2da      	uxtb	r2, r3
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8005412:	2b01      	cmp	r3, #1
 8005414:	d101      	bne.n	800541a <HAL_PCD_EP_ClrStall+0x86>
 8005416:	2302      	movs	r3, #2
 8005418:	e00e      	b.n	8005438 <HAL_PCD_EP_ClrStall+0xa4>
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	2201      	movs	r2, #1
 800541e:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	68f9      	ldr	r1, [r7, #12]
 8005428:	4618      	mov	r0, r3
 800542a:	f003 fe13 	bl	8009054 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	2200      	movs	r2, #0
 8005432:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8005436:	2300      	movs	r3, #0
}
 8005438:	4618      	mov	r0, r3
 800543a:	3710      	adds	r7, #16
 800543c:	46bd      	mov	sp, r7
 800543e:	bd80      	pop	{r7, pc}

08005440 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005440:	b580      	push	{r7, lr}
 8005442:	b084      	sub	sp, #16
 8005444:	af00      	add	r7, sp, #0
 8005446:	6078      	str	r0, [r7, #4]
 8005448:	460b      	mov	r3, r1
 800544a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 800544c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005450:	2b00      	cmp	r3, #0
 8005452:	da0c      	bge.n	800546e <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005454:	78fb      	ldrb	r3, [r7, #3]
 8005456:	f003 020f 	and.w	r2, r3, #15
 800545a:	4613      	mov	r3, r2
 800545c:	00db      	lsls	r3, r3, #3
 800545e:	4413      	add	r3, r2
 8005460:	009b      	lsls	r3, r3, #2
 8005462:	3338      	adds	r3, #56	; 0x38
 8005464:	687a      	ldr	r2, [r7, #4]
 8005466:	4413      	add	r3, r2
 8005468:	3304      	adds	r3, #4
 800546a:	60fb      	str	r3, [r7, #12]
 800546c:	e00c      	b.n	8005488 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800546e:	78fb      	ldrb	r3, [r7, #3]
 8005470:	f003 020f 	and.w	r2, r3, #15
 8005474:	4613      	mov	r3, r2
 8005476:	00db      	lsls	r3, r3, #3
 8005478:	4413      	add	r3, r2
 800547a:	009b      	lsls	r3, r3, #2
 800547c:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8005480:	687a      	ldr	r2, [r7, #4]
 8005482:	4413      	add	r3, r2
 8005484:	3304      	adds	r3, #4
 8005486:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	68f9      	ldr	r1, [r7, #12]
 800548e:	4618      	mov	r0, r3
 8005490:	f003 fc32 	bl	8008cf8 <USB_EPStopXfer>
 8005494:	4603      	mov	r3, r0
 8005496:	72fb      	strb	r3, [r7, #11]

  return ret;
 8005498:	7afb      	ldrb	r3, [r7, #11]
}
 800549a:	4618      	mov	r0, r3
 800549c:	3710      	adds	r7, #16
 800549e:	46bd      	mov	sp, r7
 80054a0:	bd80      	pop	{r7, pc}

080054a2 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80054a2:	b580      	push	{r7, lr}
 80054a4:	b08a      	sub	sp, #40	; 0x28
 80054a6:	af02      	add	r7, sp, #8
 80054a8:	6078      	str	r0, [r7, #4]
 80054aa:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80054b2:	697b      	ldr	r3, [r7, #20]
 80054b4:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 80054b6:	683a      	ldr	r2, [r7, #0]
 80054b8:	4613      	mov	r3, r2
 80054ba:	00db      	lsls	r3, r3, #3
 80054bc:	4413      	add	r3, r2
 80054be:	009b      	lsls	r3, r3, #2
 80054c0:	3338      	adds	r3, #56	; 0x38
 80054c2:	687a      	ldr	r2, [r7, #4]
 80054c4:	4413      	add	r3, r2
 80054c6:	3304      	adds	r3, #4
 80054c8:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	6a1a      	ldr	r2, [r3, #32]
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	699b      	ldr	r3, [r3, #24]
 80054d2:	429a      	cmp	r2, r3
 80054d4:	d901      	bls.n	80054da <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 80054d6:	2301      	movs	r3, #1
 80054d8:	e06c      	b.n	80055b4 <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	699a      	ldr	r2, [r3, #24]
 80054de:	68fb      	ldr	r3, [r7, #12]
 80054e0:	6a1b      	ldr	r3, [r3, #32]
 80054e2:	1ad3      	subs	r3, r2, r3
 80054e4:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 80054e6:	68fb      	ldr	r3, [r7, #12]
 80054e8:	68db      	ldr	r3, [r3, #12]
 80054ea:	69fa      	ldr	r2, [r7, #28]
 80054ec:	429a      	cmp	r2, r3
 80054ee:	d902      	bls.n	80054f6 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	68db      	ldr	r3, [r3, #12]
 80054f4:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 80054f6:	69fb      	ldr	r3, [r7, #28]
 80054f8:	3303      	adds	r3, #3
 80054fa:	089b      	lsrs	r3, r3, #2
 80054fc:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80054fe:	e02b      	b.n	8005558 <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	699a      	ldr	r2, [r3, #24]
 8005504:	68fb      	ldr	r3, [r7, #12]
 8005506:	6a1b      	ldr	r3, [r3, #32]
 8005508:	1ad3      	subs	r3, r2, r3
 800550a:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	68db      	ldr	r3, [r3, #12]
 8005510:	69fa      	ldr	r2, [r7, #28]
 8005512:	429a      	cmp	r2, r3
 8005514:	d902      	bls.n	800551c <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	68db      	ldr	r3, [r3, #12]
 800551a:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 800551c:	69fb      	ldr	r3, [r7, #28]
 800551e:	3303      	adds	r3, #3
 8005520:	089b      	lsrs	r3, r3, #2
 8005522:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	6919      	ldr	r1, [r3, #16]
 8005528:	683b      	ldr	r3, [r7, #0]
 800552a:	b2da      	uxtb	r2, r3
 800552c:	69fb      	ldr	r3, [r7, #28]
 800552e:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8005534:	b2db      	uxtb	r3, r3
 8005536:	9300      	str	r3, [sp, #0]
 8005538:	4603      	mov	r3, r0
 800553a:	6978      	ldr	r0, [r7, #20]
 800553c:	f003 fc86 	bl	8008e4c <USB_WritePacket>

    ep->xfer_buff  += len;
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	691a      	ldr	r2, [r3, #16]
 8005544:	69fb      	ldr	r3, [r7, #28]
 8005546:	441a      	add	r2, r3
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	611a      	str	r2, [r3, #16]
    ep->xfer_count += len;
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	6a1a      	ldr	r2, [r3, #32]
 8005550:	69fb      	ldr	r3, [r7, #28]
 8005552:	441a      	add	r2, r3
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	621a      	str	r2, [r3, #32]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8005558:	683b      	ldr	r3, [r7, #0]
 800555a:	015a      	lsls	r2, r3, #5
 800555c:	693b      	ldr	r3, [r7, #16]
 800555e:	4413      	add	r3, r2
 8005560:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005564:	699b      	ldr	r3, [r3, #24]
 8005566:	b29b      	uxth	r3, r3
 8005568:	69ba      	ldr	r2, [r7, #24]
 800556a:	429a      	cmp	r2, r3
 800556c:	d809      	bhi.n	8005582 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	6a1a      	ldr	r2, [r3, #32]
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	699b      	ldr	r3, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8005576:	429a      	cmp	r2, r3
 8005578:	d203      	bcs.n	8005582 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800557a:	68fb      	ldr	r3, [r7, #12]
 800557c:	699b      	ldr	r3, [r3, #24]
 800557e:	2b00      	cmp	r3, #0
 8005580:	d1be      	bne.n	8005500 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	699a      	ldr	r2, [r3, #24]
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	6a1b      	ldr	r3, [r3, #32]
 800558a:	429a      	cmp	r2, r3
 800558c:	d811      	bhi.n	80055b2 <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800558e:	683b      	ldr	r3, [r7, #0]
 8005590:	f003 030f 	and.w	r3, r3, #15
 8005594:	2201      	movs	r2, #1
 8005596:	fa02 f303 	lsl.w	r3, r2, r3
 800559a:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800559c:	693b      	ldr	r3, [r7, #16]
 800559e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80055a2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80055a4:	68bb      	ldr	r3, [r7, #8]
 80055a6:	43db      	mvns	r3, r3
 80055a8:	6939      	ldr	r1, [r7, #16]
 80055aa:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80055ae:	4013      	ands	r3, r2
 80055b0:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 80055b2:	2300      	movs	r3, #0
}
 80055b4:	4618      	mov	r0, r3
 80055b6:	3720      	adds	r7, #32
 80055b8:	46bd      	mov	sp, r7
 80055ba:	bd80      	pop	{r7, pc}

080055bc <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80055bc:	b580      	push	{r7, lr}
 80055be:	b088      	sub	sp, #32
 80055c0:	af00      	add	r7, sp, #0
 80055c2:	6078      	str	r0, [r7, #4]
 80055c4:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80055cc:	69fb      	ldr	r3, [r7, #28]
 80055ce:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 80055d0:	69fb      	ldr	r3, [r7, #28]
 80055d2:	333c      	adds	r3, #60	; 0x3c
 80055d4:	3304      	adds	r3, #4
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80055da:	683b      	ldr	r3, [r7, #0]
 80055dc:	015a      	lsls	r2, r3, #5
 80055de:	69bb      	ldr	r3, [r7, #24]
 80055e0:	4413      	add	r3, r2
 80055e2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80055e6:	689b      	ldr	r3, [r3, #8]
 80055e8:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	691b      	ldr	r3, [r3, #16]
 80055ee:	2b01      	cmp	r3, #1
 80055f0:	d17b      	bne.n	80056ea <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 80055f2:	693b      	ldr	r3, [r7, #16]
 80055f4:	f003 0308 	and.w	r3, r3, #8
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	d015      	beq.n	8005628 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80055fc:	697b      	ldr	r3, [r7, #20]
 80055fe:	4a61      	ldr	r2, [pc, #388]	; (8005784 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8005600:	4293      	cmp	r3, r2
 8005602:	f240 80b9 	bls.w	8005778 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8005606:	693b      	ldr	r3, [r7, #16]
 8005608:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800560c:	2b00      	cmp	r3, #0
 800560e:	f000 80b3 	beq.w	8005778 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005612:	683b      	ldr	r3, [r7, #0]
 8005614:	015a      	lsls	r2, r3, #5
 8005616:	69bb      	ldr	r3, [r7, #24]
 8005618:	4413      	add	r3, r2
 800561a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800561e:	461a      	mov	r2, r3
 8005620:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005624:	6093      	str	r3, [r2, #8]
 8005626:	e0a7      	b.n	8005778 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8005628:	693b      	ldr	r3, [r7, #16]
 800562a:	f003 0320 	and.w	r3, r3, #32
 800562e:	2b00      	cmp	r3, #0
 8005630:	d009      	beq.n	8005646 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8005632:	683b      	ldr	r3, [r7, #0]
 8005634:	015a      	lsls	r2, r3, #5
 8005636:	69bb      	ldr	r3, [r7, #24]
 8005638:	4413      	add	r3, r2
 800563a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800563e:	461a      	mov	r2, r3
 8005640:	2320      	movs	r3, #32
 8005642:	6093      	str	r3, [r2, #8]
 8005644:	e098      	b.n	8005778 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8005646:	693b      	ldr	r3, [r7, #16]
 8005648:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800564c:	2b00      	cmp	r3, #0
 800564e:	f040 8093 	bne.w	8005778 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005652:	697b      	ldr	r3, [r7, #20]
 8005654:	4a4b      	ldr	r2, [pc, #300]	; (8005784 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8005656:	4293      	cmp	r3, r2
 8005658:	d90f      	bls.n	800567a <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800565a:	693b      	ldr	r3, [r7, #16]
 800565c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005660:	2b00      	cmp	r3, #0
 8005662:	d00a      	beq.n	800567a <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005664:	683b      	ldr	r3, [r7, #0]
 8005666:	015a      	lsls	r2, r3, #5
 8005668:	69bb      	ldr	r3, [r7, #24]
 800566a:	4413      	add	r3, r2
 800566c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005670:	461a      	mov	r2, r3
 8005672:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005676:	6093      	str	r3, [r2, #8]
 8005678:	e07e      	b.n	8005778 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 800567a:	683a      	ldr	r2, [r7, #0]
 800567c:	4613      	mov	r3, r2
 800567e:	00db      	lsls	r3, r3, #3
 8005680:	4413      	add	r3, r2
 8005682:	009b      	lsls	r3, r3, #2
 8005684:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8005688:	687a      	ldr	r2, [r7, #4]
 800568a:	4413      	add	r3, r2
 800568c:	3304      	adds	r3, #4
 800568e:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	69da      	ldr	r2, [r3, #28]
 8005694:	683b      	ldr	r3, [r7, #0]
 8005696:	0159      	lsls	r1, r3, #5
 8005698:	69bb      	ldr	r3, [r7, #24]
 800569a:	440b      	add	r3, r1
 800569c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80056a0:	691b      	ldr	r3, [r3, #16]
 80056a2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80056a6:	1ad2      	subs	r2, r2, r3
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	621a      	str	r2, [r3, #32]

        if (epnum == 0U)
 80056ac:	683b      	ldr	r3, [r7, #0]
 80056ae:	2b00      	cmp	r3, #0
 80056b0:	d114      	bne.n	80056dc <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 80056b2:	68fb      	ldr	r3, [r7, #12]
 80056b4:	699b      	ldr	r3, [r3, #24]
 80056b6:	2b00      	cmp	r3, #0
 80056b8:	d109      	bne.n	80056ce <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	6818      	ldr	r0, [r3, #0]
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 80056c4:	461a      	mov	r2, r3
 80056c6:	2101      	movs	r1, #1
 80056c8:	f003 fe56 	bl	8009378 <USB_EP0_OutStart>
 80056cc:	e006      	b.n	80056dc <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	691a      	ldr	r2, [r3, #16]
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	6a1b      	ldr	r3, [r3, #32]
 80056d6:	441a      	add	r2, r3
 80056d8:	68fb      	ldr	r3, [r7, #12]
 80056da:	611a      	str	r2, [r3, #16]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80056dc:	683b      	ldr	r3, [r7, #0]
 80056de:	b2db      	uxtb	r3, r3
 80056e0:	4619      	mov	r1, r3
 80056e2:	6878      	ldr	r0, [r7, #4]
 80056e4:	f008 ffe8 	bl	800e6b8 <HAL_PCD_DataOutStageCallback>
 80056e8:	e046      	b.n	8005778 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 80056ea:	697b      	ldr	r3, [r7, #20]
 80056ec:	4a26      	ldr	r2, [pc, #152]	; (8005788 <PCD_EP_OutXfrComplete_int+0x1cc>)
 80056ee:	4293      	cmp	r3, r2
 80056f0:	d124      	bne.n	800573c <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 80056f2:	693b      	ldr	r3, [r7, #16]
 80056f4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80056f8:	2b00      	cmp	r3, #0
 80056fa:	d00a      	beq.n	8005712 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80056fc:	683b      	ldr	r3, [r7, #0]
 80056fe:	015a      	lsls	r2, r3, #5
 8005700:	69bb      	ldr	r3, [r7, #24]
 8005702:	4413      	add	r3, r2
 8005704:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005708:	461a      	mov	r2, r3
 800570a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800570e:	6093      	str	r3, [r2, #8]
 8005710:	e032      	b.n	8005778 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8005712:	693b      	ldr	r3, [r7, #16]
 8005714:	f003 0320 	and.w	r3, r3, #32
 8005718:	2b00      	cmp	r3, #0
 800571a:	d008      	beq.n	800572e <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800571c:	683b      	ldr	r3, [r7, #0]
 800571e:	015a      	lsls	r2, r3, #5
 8005720:	69bb      	ldr	r3, [r7, #24]
 8005722:	4413      	add	r3, r2
 8005724:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005728:	461a      	mov	r2, r3
 800572a:	2320      	movs	r3, #32
 800572c:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800572e:	683b      	ldr	r3, [r7, #0]
 8005730:	b2db      	uxtb	r3, r3
 8005732:	4619      	mov	r1, r3
 8005734:	6878      	ldr	r0, [r7, #4]
 8005736:	f008 ffbf 	bl	800e6b8 <HAL_PCD_DataOutStageCallback>
 800573a:	e01d      	b.n	8005778 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 800573c:	683b      	ldr	r3, [r7, #0]
 800573e:	2b00      	cmp	r3, #0
 8005740:	d114      	bne.n	800576c <PCD_EP_OutXfrComplete_int+0x1b0>
 8005742:	6879      	ldr	r1, [r7, #4]
 8005744:	683a      	ldr	r2, [r7, #0]
 8005746:	4613      	mov	r3, r2
 8005748:	00db      	lsls	r3, r3, #3
 800574a:	4413      	add	r3, r2
 800574c:	009b      	lsls	r3, r3, #2
 800574e:	440b      	add	r3, r1
 8005750:	f503 7325 	add.w	r3, r3, #660	; 0x294
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	2b00      	cmp	r3, #0
 8005758:	d108      	bne.n	800576c <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	6818      	ldr	r0, [r3, #0]
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8005764:	461a      	mov	r2, r3
 8005766:	2100      	movs	r1, #0
 8005768:	f003 fe06 	bl	8009378 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800576c:	683b      	ldr	r3, [r7, #0]
 800576e:	b2db      	uxtb	r3, r3
 8005770:	4619      	mov	r1, r3
 8005772:	6878      	ldr	r0, [r7, #4]
 8005774:	f008 ffa0 	bl	800e6b8 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8005778:	2300      	movs	r3, #0
}
 800577a:	4618      	mov	r0, r3
 800577c:	3720      	adds	r7, #32
 800577e:	46bd      	mov	sp, r7
 8005780:	bd80      	pop	{r7, pc}
 8005782:	bf00      	nop
 8005784:	4f54300a 	.word	0x4f54300a
 8005788:	4f54310a 	.word	0x4f54310a

0800578c <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800578c:	b580      	push	{r7, lr}
 800578e:	b086      	sub	sp, #24
 8005790:	af00      	add	r7, sp, #0
 8005792:	6078      	str	r0, [r7, #4]
 8005794:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800579c:	697b      	ldr	r3, [r7, #20]
 800579e:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 80057a0:	697b      	ldr	r3, [r7, #20]
 80057a2:	333c      	adds	r3, #60	; 0x3c
 80057a4:	3304      	adds	r3, #4
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80057aa:	683b      	ldr	r3, [r7, #0]
 80057ac:	015a      	lsls	r2, r3, #5
 80057ae:	693b      	ldr	r3, [r7, #16]
 80057b0:	4413      	add	r3, r2
 80057b2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80057b6:	689b      	ldr	r3, [r3, #8]
 80057b8:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	4a15      	ldr	r2, [pc, #84]	; (8005814 <PCD_EP_OutSetupPacket_int+0x88>)
 80057be:	4293      	cmp	r3, r2
 80057c0:	d90e      	bls.n	80057e0 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80057c2:	68bb      	ldr	r3, [r7, #8]
 80057c4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80057c8:	2b00      	cmp	r3, #0
 80057ca:	d009      	beq.n	80057e0 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80057cc:	683b      	ldr	r3, [r7, #0]
 80057ce:	015a      	lsls	r2, r3, #5
 80057d0:	693b      	ldr	r3, [r7, #16]
 80057d2:	4413      	add	r3, r2
 80057d4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80057d8:	461a      	mov	r2, r3
 80057da:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80057de:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 80057e0:	6878      	ldr	r0, [r7, #4]
 80057e2:	f008 ff57 	bl	800e694 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	4a0a      	ldr	r2, [pc, #40]	; (8005814 <PCD_EP_OutSetupPacket_int+0x88>)
 80057ea:	4293      	cmp	r3, r2
 80057ec:	d90c      	bls.n	8005808 <PCD_EP_OutSetupPacket_int+0x7c>
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	691b      	ldr	r3, [r3, #16]
 80057f2:	2b01      	cmp	r3, #1
 80057f4:	d108      	bne.n	8005808 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	6818      	ldr	r0, [r3, #0]
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8005800:	461a      	mov	r2, r3
 8005802:	2101      	movs	r1, #1
 8005804:	f003 fdb8 	bl	8009378 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8005808:	2300      	movs	r3, #0
}
 800580a:	4618      	mov	r0, r3
 800580c:	3718      	adds	r7, #24
 800580e:	46bd      	mov	sp, r7
 8005810:	bd80      	pop	{r7, pc}
 8005812:	bf00      	nop
 8005814:	4f54300a 	.word	0x4f54300a

08005818 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8005818:	b480      	push	{r7}
 800581a:	b085      	sub	sp, #20
 800581c:	af00      	add	r7, sp, #0
 800581e:	6078      	str	r0, [r7, #4]
 8005820:	460b      	mov	r3, r1
 8005822:	70fb      	strb	r3, [r7, #3]
 8005824:	4613      	mov	r3, r2
 8005826:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800582e:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8005830:	78fb      	ldrb	r3, [r7, #3]
 8005832:	2b00      	cmp	r3, #0
 8005834:	d107      	bne.n	8005846 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8005836:	883b      	ldrh	r3, [r7, #0]
 8005838:	0419      	lsls	r1, r3, #16
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	68ba      	ldr	r2, [r7, #8]
 8005840:	430a      	orrs	r2, r1
 8005842:	629a      	str	r2, [r3, #40]	; 0x28
 8005844:	e028      	b.n	8005898 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800584c:	0c1b      	lsrs	r3, r3, #16
 800584e:	68ba      	ldr	r2, [r7, #8]
 8005850:	4413      	add	r3, r2
 8005852:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8005854:	2300      	movs	r3, #0
 8005856:	73fb      	strb	r3, [r7, #15]
 8005858:	e00d      	b.n	8005876 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	681a      	ldr	r2, [r3, #0]
 800585e:	7bfb      	ldrb	r3, [r7, #15]
 8005860:	3340      	adds	r3, #64	; 0x40
 8005862:	009b      	lsls	r3, r3, #2
 8005864:	4413      	add	r3, r2
 8005866:	685b      	ldr	r3, [r3, #4]
 8005868:	0c1b      	lsrs	r3, r3, #16
 800586a:	68ba      	ldr	r2, [r7, #8]
 800586c:	4413      	add	r3, r2
 800586e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8005870:	7bfb      	ldrb	r3, [r7, #15]
 8005872:	3301      	adds	r3, #1
 8005874:	73fb      	strb	r3, [r7, #15]
 8005876:	7bfa      	ldrb	r2, [r7, #15]
 8005878:	78fb      	ldrb	r3, [r7, #3]
 800587a:	3b01      	subs	r3, #1
 800587c:	429a      	cmp	r2, r3
 800587e:	d3ec      	bcc.n	800585a <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8005880:	883b      	ldrh	r3, [r7, #0]
 8005882:	0418      	lsls	r0, r3, #16
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	6819      	ldr	r1, [r3, #0]
 8005888:	78fb      	ldrb	r3, [r7, #3]
 800588a:	3b01      	subs	r3, #1
 800588c:	68ba      	ldr	r2, [r7, #8]
 800588e:	4302      	orrs	r2, r0
 8005890:	3340      	adds	r3, #64	; 0x40
 8005892:	009b      	lsls	r3, r3, #2
 8005894:	440b      	add	r3, r1
 8005896:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8005898:	2300      	movs	r3, #0
}
 800589a:	4618      	mov	r0, r3
 800589c:	3714      	adds	r7, #20
 800589e:	46bd      	mov	sp, r7
 80058a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058a4:	4770      	bx	lr

080058a6 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 80058a6:	b480      	push	{r7}
 80058a8:	b083      	sub	sp, #12
 80058aa:	af00      	add	r7, sp, #0
 80058ac:	6078      	str	r0, [r7, #4]
 80058ae:	460b      	mov	r3, r1
 80058b0:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	887a      	ldrh	r2, [r7, #2]
 80058b8:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 80058ba:	2300      	movs	r3, #0
}
 80058bc:	4618      	mov	r0, r3
 80058be:	370c      	adds	r7, #12
 80058c0:	46bd      	mov	sp, r7
 80058c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058c6:	4770      	bx	lr

080058c8 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 80058c8:	b480      	push	{r7}
 80058ca:	b083      	sub	sp, #12
 80058cc:	af00      	add	r7, sp, #0
 80058ce:	6078      	str	r0, [r7, #4]
 80058d0:	460b      	mov	r3, r1
 80058d2:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 80058d4:	bf00      	nop
 80058d6:	370c      	adds	r7, #12
 80058d8:	46bd      	mov	sp, r7
 80058da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058de:	4770      	bx	lr

080058e0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80058e0:	b580      	push	{r7, lr}
 80058e2:	b086      	sub	sp, #24
 80058e4:	af00      	add	r7, sp, #0
 80058e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	2b00      	cmp	r3, #0
 80058ec:	d101      	bne.n	80058f2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80058ee:	2301      	movs	r3, #1
 80058f0:	e267      	b.n	8005dc2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	f003 0301 	and.w	r3, r3, #1
 80058fa:	2b00      	cmp	r3, #0
 80058fc:	d075      	beq.n	80059ea <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80058fe:	4b88      	ldr	r3, [pc, #544]	; (8005b20 <HAL_RCC_OscConfig+0x240>)
 8005900:	689b      	ldr	r3, [r3, #8]
 8005902:	f003 030c 	and.w	r3, r3, #12
 8005906:	2b04      	cmp	r3, #4
 8005908:	d00c      	beq.n	8005924 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800590a:	4b85      	ldr	r3, [pc, #532]	; (8005b20 <HAL_RCC_OscConfig+0x240>)
 800590c:	689b      	ldr	r3, [r3, #8]
 800590e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005912:	2b08      	cmp	r3, #8
 8005914:	d112      	bne.n	800593c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005916:	4b82      	ldr	r3, [pc, #520]	; (8005b20 <HAL_RCC_OscConfig+0x240>)
 8005918:	685b      	ldr	r3, [r3, #4]
 800591a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800591e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005922:	d10b      	bne.n	800593c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005924:	4b7e      	ldr	r3, [pc, #504]	; (8005b20 <HAL_RCC_OscConfig+0x240>)
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800592c:	2b00      	cmp	r3, #0
 800592e:	d05b      	beq.n	80059e8 <HAL_RCC_OscConfig+0x108>
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	685b      	ldr	r3, [r3, #4]
 8005934:	2b00      	cmp	r3, #0
 8005936:	d157      	bne.n	80059e8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005938:	2301      	movs	r3, #1
 800593a:	e242      	b.n	8005dc2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	685b      	ldr	r3, [r3, #4]
 8005940:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005944:	d106      	bne.n	8005954 <HAL_RCC_OscConfig+0x74>
 8005946:	4b76      	ldr	r3, [pc, #472]	; (8005b20 <HAL_RCC_OscConfig+0x240>)
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	4a75      	ldr	r2, [pc, #468]	; (8005b20 <HAL_RCC_OscConfig+0x240>)
 800594c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005950:	6013      	str	r3, [r2, #0]
 8005952:	e01d      	b.n	8005990 <HAL_RCC_OscConfig+0xb0>
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	685b      	ldr	r3, [r3, #4]
 8005958:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800595c:	d10c      	bne.n	8005978 <HAL_RCC_OscConfig+0x98>
 800595e:	4b70      	ldr	r3, [pc, #448]	; (8005b20 <HAL_RCC_OscConfig+0x240>)
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	4a6f      	ldr	r2, [pc, #444]	; (8005b20 <HAL_RCC_OscConfig+0x240>)
 8005964:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005968:	6013      	str	r3, [r2, #0]
 800596a:	4b6d      	ldr	r3, [pc, #436]	; (8005b20 <HAL_RCC_OscConfig+0x240>)
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	4a6c      	ldr	r2, [pc, #432]	; (8005b20 <HAL_RCC_OscConfig+0x240>)
 8005970:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005974:	6013      	str	r3, [r2, #0]
 8005976:	e00b      	b.n	8005990 <HAL_RCC_OscConfig+0xb0>
 8005978:	4b69      	ldr	r3, [pc, #420]	; (8005b20 <HAL_RCC_OscConfig+0x240>)
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	4a68      	ldr	r2, [pc, #416]	; (8005b20 <HAL_RCC_OscConfig+0x240>)
 800597e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005982:	6013      	str	r3, [r2, #0]
 8005984:	4b66      	ldr	r3, [pc, #408]	; (8005b20 <HAL_RCC_OscConfig+0x240>)
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	4a65      	ldr	r2, [pc, #404]	; (8005b20 <HAL_RCC_OscConfig+0x240>)
 800598a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800598e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	685b      	ldr	r3, [r3, #4]
 8005994:	2b00      	cmp	r3, #0
 8005996:	d013      	beq.n	80059c0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005998:	f7fd fa9e 	bl	8002ed8 <HAL_GetTick>
 800599c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800599e:	e008      	b.n	80059b2 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80059a0:	f7fd fa9a 	bl	8002ed8 <HAL_GetTick>
 80059a4:	4602      	mov	r2, r0
 80059a6:	693b      	ldr	r3, [r7, #16]
 80059a8:	1ad3      	subs	r3, r2, r3
 80059aa:	2b64      	cmp	r3, #100	; 0x64
 80059ac:	d901      	bls.n	80059b2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80059ae:	2303      	movs	r3, #3
 80059b0:	e207      	b.n	8005dc2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80059b2:	4b5b      	ldr	r3, [pc, #364]	; (8005b20 <HAL_RCC_OscConfig+0x240>)
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d0f0      	beq.n	80059a0 <HAL_RCC_OscConfig+0xc0>
 80059be:	e014      	b.n	80059ea <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80059c0:	f7fd fa8a 	bl	8002ed8 <HAL_GetTick>
 80059c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80059c6:	e008      	b.n	80059da <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80059c8:	f7fd fa86 	bl	8002ed8 <HAL_GetTick>
 80059cc:	4602      	mov	r2, r0
 80059ce:	693b      	ldr	r3, [r7, #16]
 80059d0:	1ad3      	subs	r3, r2, r3
 80059d2:	2b64      	cmp	r3, #100	; 0x64
 80059d4:	d901      	bls.n	80059da <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80059d6:	2303      	movs	r3, #3
 80059d8:	e1f3      	b.n	8005dc2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80059da:	4b51      	ldr	r3, [pc, #324]	; (8005b20 <HAL_RCC_OscConfig+0x240>)
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80059e2:	2b00      	cmp	r3, #0
 80059e4:	d1f0      	bne.n	80059c8 <HAL_RCC_OscConfig+0xe8>
 80059e6:	e000      	b.n	80059ea <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80059e8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	f003 0302 	and.w	r3, r3, #2
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	d063      	beq.n	8005abe <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80059f6:	4b4a      	ldr	r3, [pc, #296]	; (8005b20 <HAL_RCC_OscConfig+0x240>)
 80059f8:	689b      	ldr	r3, [r3, #8]
 80059fa:	f003 030c 	and.w	r3, r3, #12
 80059fe:	2b00      	cmp	r3, #0
 8005a00:	d00b      	beq.n	8005a1a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005a02:	4b47      	ldr	r3, [pc, #284]	; (8005b20 <HAL_RCC_OscConfig+0x240>)
 8005a04:	689b      	ldr	r3, [r3, #8]
 8005a06:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005a0a:	2b08      	cmp	r3, #8
 8005a0c:	d11c      	bne.n	8005a48 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005a0e:	4b44      	ldr	r3, [pc, #272]	; (8005b20 <HAL_RCC_OscConfig+0x240>)
 8005a10:	685b      	ldr	r3, [r3, #4]
 8005a12:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005a16:	2b00      	cmp	r3, #0
 8005a18:	d116      	bne.n	8005a48 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005a1a:	4b41      	ldr	r3, [pc, #260]	; (8005b20 <HAL_RCC_OscConfig+0x240>)
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	f003 0302 	and.w	r3, r3, #2
 8005a22:	2b00      	cmp	r3, #0
 8005a24:	d005      	beq.n	8005a32 <HAL_RCC_OscConfig+0x152>
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	68db      	ldr	r3, [r3, #12]
 8005a2a:	2b01      	cmp	r3, #1
 8005a2c:	d001      	beq.n	8005a32 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005a2e:	2301      	movs	r3, #1
 8005a30:	e1c7      	b.n	8005dc2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005a32:	4b3b      	ldr	r3, [pc, #236]	; (8005b20 <HAL_RCC_OscConfig+0x240>)
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	691b      	ldr	r3, [r3, #16]
 8005a3e:	00db      	lsls	r3, r3, #3
 8005a40:	4937      	ldr	r1, [pc, #220]	; (8005b20 <HAL_RCC_OscConfig+0x240>)
 8005a42:	4313      	orrs	r3, r2
 8005a44:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005a46:	e03a      	b.n	8005abe <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	68db      	ldr	r3, [r3, #12]
 8005a4c:	2b00      	cmp	r3, #0
 8005a4e:	d020      	beq.n	8005a92 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005a50:	4b34      	ldr	r3, [pc, #208]	; (8005b24 <HAL_RCC_OscConfig+0x244>)
 8005a52:	2201      	movs	r2, #1
 8005a54:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a56:	f7fd fa3f 	bl	8002ed8 <HAL_GetTick>
 8005a5a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005a5c:	e008      	b.n	8005a70 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005a5e:	f7fd fa3b 	bl	8002ed8 <HAL_GetTick>
 8005a62:	4602      	mov	r2, r0
 8005a64:	693b      	ldr	r3, [r7, #16]
 8005a66:	1ad3      	subs	r3, r2, r3
 8005a68:	2b02      	cmp	r3, #2
 8005a6a:	d901      	bls.n	8005a70 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005a6c:	2303      	movs	r3, #3
 8005a6e:	e1a8      	b.n	8005dc2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005a70:	4b2b      	ldr	r3, [pc, #172]	; (8005b20 <HAL_RCC_OscConfig+0x240>)
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	f003 0302 	and.w	r3, r3, #2
 8005a78:	2b00      	cmp	r3, #0
 8005a7a:	d0f0      	beq.n	8005a5e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005a7c:	4b28      	ldr	r3, [pc, #160]	; (8005b20 <HAL_RCC_OscConfig+0x240>)
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	691b      	ldr	r3, [r3, #16]
 8005a88:	00db      	lsls	r3, r3, #3
 8005a8a:	4925      	ldr	r1, [pc, #148]	; (8005b20 <HAL_RCC_OscConfig+0x240>)
 8005a8c:	4313      	orrs	r3, r2
 8005a8e:	600b      	str	r3, [r1, #0]
 8005a90:	e015      	b.n	8005abe <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005a92:	4b24      	ldr	r3, [pc, #144]	; (8005b24 <HAL_RCC_OscConfig+0x244>)
 8005a94:	2200      	movs	r2, #0
 8005a96:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a98:	f7fd fa1e 	bl	8002ed8 <HAL_GetTick>
 8005a9c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005a9e:	e008      	b.n	8005ab2 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005aa0:	f7fd fa1a 	bl	8002ed8 <HAL_GetTick>
 8005aa4:	4602      	mov	r2, r0
 8005aa6:	693b      	ldr	r3, [r7, #16]
 8005aa8:	1ad3      	subs	r3, r2, r3
 8005aaa:	2b02      	cmp	r3, #2
 8005aac:	d901      	bls.n	8005ab2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005aae:	2303      	movs	r3, #3
 8005ab0:	e187      	b.n	8005dc2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005ab2:	4b1b      	ldr	r3, [pc, #108]	; (8005b20 <HAL_RCC_OscConfig+0x240>)
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	f003 0302 	and.w	r3, r3, #2
 8005aba:	2b00      	cmp	r3, #0
 8005abc:	d1f0      	bne.n	8005aa0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	f003 0308 	and.w	r3, r3, #8
 8005ac6:	2b00      	cmp	r3, #0
 8005ac8:	d036      	beq.n	8005b38 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	695b      	ldr	r3, [r3, #20]
 8005ace:	2b00      	cmp	r3, #0
 8005ad0:	d016      	beq.n	8005b00 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005ad2:	4b15      	ldr	r3, [pc, #84]	; (8005b28 <HAL_RCC_OscConfig+0x248>)
 8005ad4:	2201      	movs	r2, #1
 8005ad6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005ad8:	f7fd f9fe 	bl	8002ed8 <HAL_GetTick>
 8005adc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005ade:	e008      	b.n	8005af2 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005ae0:	f7fd f9fa 	bl	8002ed8 <HAL_GetTick>
 8005ae4:	4602      	mov	r2, r0
 8005ae6:	693b      	ldr	r3, [r7, #16]
 8005ae8:	1ad3      	subs	r3, r2, r3
 8005aea:	2b02      	cmp	r3, #2
 8005aec:	d901      	bls.n	8005af2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005aee:	2303      	movs	r3, #3
 8005af0:	e167      	b.n	8005dc2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005af2:	4b0b      	ldr	r3, [pc, #44]	; (8005b20 <HAL_RCC_OscConfig+0x240>)
 8005af4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005af6:	f003 0302 	and.w	r3, r3, #2
 8005afa:	2b00      	cmp	r3, #0
 8005afc:	d0f0      	beq.n	8005ae0 <HAL_RCC_OscConfig+0x200>
 8005afe:	e01b      	b.n	8005b38 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005b00:	4b09      	ldr	r3, [pc, #36]	; (8005b28 <HAL_RCC_OscConfig+0x248>)
 8005b02:	2200      	movs	r2, #0
 8005b04:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005b06:	f7fd f9e7 	bl	8002ed8 <HAL_GetTick>
 8005b0a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005b0c:	e00e      	b.n	8005b2c <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005b0e:	f7fd f9e3 	bl	8002ed8 <HAL_GetTick>
 8005b12:	4602      	mov	r2, r0
 8005b14:	693b      	ldr	r3, [r7, #16]
 8005b16:	1ad3      	subs	r3, r2, r3
 8005b18:	2b02      	cmp	r3, #2
 8005b1a:	d907      	bls.n	8005b2c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005b1c:	2303      	movs	r3, #3
 8005b1e:	e150      	b.n	8005dc2 <HAL_RCC_OscConfig+0x4e2>
 8005b20:	40023800 	.word	0x40023800
 8005b24:	42470000 	.word	0x42470000
 8005b28:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005b2c:	4b88      	ldr	r3, [pc, #544]	; (8005d50 <HAL_RCC_OscConfig+0x470>)
 8005b2e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005b30:	f003 0302 	and.w	r3, r3, #2
 8005b34:	2b00      	cmp	r3, #0
 8005b36:	d1ea      	bne.n	8005b0e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	f003 0304 	and.w	r3, r3, #4
 8005b40:	2b00      	cmp	r3, #0
 8005b42:	f000 8097 	beq.w	8005c74 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005b46:	2300      	movs	r3, #0
 8005b48:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005b4a:	4b81      	ldr	r3, [pc, #516]	; (8005d50 <HAL_RCC_OscConfig+0x470>)
 8005b4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b4e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005b52:	2b00      	cmp	r3, #0
 8005b54:	d10f      	bne.n	8005b76 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005b56:	2300      	movs	r3, #0
 8005b58:	60bb      	str	r3, [r7, #8]
 8005b5a:	4b7d      	ldr	r3, [pc, #500]	; (8005d50 <HAL_RCC_OscConfig+0x470>)
 8005b5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b5e:	4a7c      	ldr	r2, [pc, #496]	; (8005d50 <HAL_RCC_OscConfig+0x470>)
 8005b60:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005b64:	6413      	str	r3, [r2, #64]	; 0x40
 8005b66:	4b7a      	ldr	r3, [pc, #488]	; (8005d50 <HAL_RCC_OscConfig+0x470>)
 8005b68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b6a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005b6e:	60bb      	str	r3, [r7, #8]
 8005b70:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005b72:	2301      	movs	r3, #1
 8005b74:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005b76:	4b77      	ldr	r3, [pc, #476]	; (8005d54 <HAL_RCC_OscConfig+0x474>)
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005b7e:	2b00      	cmp	r3, #0
 8005b80:	d118      	bne.n	8005bb4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005b82:	4b74      	ldr	r3, [pc, #464]	; (8005d54 <HAL_RCC_OscConfig+0x474>)
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	4a73      	ldr	r2, [pc, #460]	; (8005d54 <HAL_RCC_OscConfig+0x474>)
 8005b88:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005b8c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005b8e:	f7fd f9a3 	bl	8002ed8 <HAL_GetTick>
 8005b92:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005b94:	e008      	b.n	8005ba8 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005b96:	f7fd f99f 	bl	8002ed8 <HAL_GetTick>
 8005b9a:	4602      	mov	r2, r0
 8005b9c:	693b      	ldr	r3, [r7, #16]
 8005b9e:	1ad3      	subs	r3, r2, r3
 8005ba0:	2b02      	cmp	r3, #2
 8005ba2:	d901      	bls.n	8005ba8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8005ba4:	2303      	movs	r3, #3
 8005ba6:	e10c      	b.n	8005dc2 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005ba8:	4b6a      	ldr	r3, [pc, #424]	; (8005d54 <HAL_RCC_OscConfig+0x474>)
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005bb0:	2b00      	cmp	r3, #0
 8005bb2:	d0f0      	beq.n	8005b96 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	689b      	ldr	r3, [r3, #8]
 8005bb8:	2b01      	cmp	r3, #1
 8005bba:	d106      	bne.n	8005bca <HAL_RCC_OscConfig+0x2ea>
 8005bbc:	4b64      	ldr	r3, [pc, #400]	; (8005d50 <HAL_RCC_OscConfig+0x470>)
 8005bbe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005bc0:	4a63      	ldr	r2, [pc, #396]	; (8005d50 <HAL_RCC_OscConfig+0x470>)
 8005bc2:	f043 0301 	orr.w	r3, r3, #1
 8005bc6:	6713      	str	r3, [r2, #112]	; 0x70
 8005bc8:	e01c      	b.n	8005c04 <HAL_RCC_OscConfig+0x324>
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	689b      	ldr	r3, [r3, #8]
 8005bce:	2b05      	cmp	r3, #5
 8005bd0:	d10c      	bne.n	8005bec <HAL_RCC_OscConfig+0x30c>
 8005bd2:	4b5f      	ldr	r3, [pc, #380]	; (8005d50 <HAL_RCC_OscConfig+0x470>)
 8005bd4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005bd6:	4a5e      	ldr	r2, [pc, #376]	; (8005d50 <HAL_RCC_OscConfig+0x470>)
 8005bd8:	f043 0304 	orr.w	r3, r3, #4
 8005bdc:	6713      	str	r3, [r2, #112]	; 0x70
 8005bde:	4b5c      	ldr	r3, [pc, #368]	; (8005d50 <HAL_RCC_OscConfig+0x470>)
 8005be0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005be2:	4a5b      	ldr	r2, [pc, #364]	; (8005d50 <HAL_RCC_OscConfig+0x470>)
 8005be4:	f043 0301 	orr.w	r3, r3, #1
 8005be8:	6713      	str	r3, [r2, #112]	; 0x70
 8005bea:	e00b      	b.n	8005c04 <HAL_RCC_OscConfig+0x324>
 8005bec:	4b58      	ldr	r3, [pc, #352]	; (8005d50 <HAL_RCC_OscConfig+0x470>)
 8005bee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005bf0:	4a57      	ldr	r2, [pc, #348]	; (8005d50 <HAL_RCC_OscConfig+0x470>)
 8005bf2:	f023 0301 	bic.w	r3, r3, #1
 8005bf6:	6713      	str	r3, [r2, #112]	; 0x70
 8005bf8:	4b55      	ldr	r3, [pc, #340]	; (8005d50 <HAL_RCC_OscConfig+0x470>)
 8005bfa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005bfc:	4a54      	ldr	r2, [pc, #336]	; (8005d50 <HAL_RCC_OscConfig+0x470>)
 8005bfe:	f023 0304 	bic.w	r3, r3, #4
 8005c02:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	689b      	ldr	r3, [r3, #8]
 8005c08:	2b00      	cmp	r3, #0
 8005c0a:	d015      	beq.n	8005c38 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005c0c:	f7fd f964 	bl	8002ed8 <HAL_GetTick>
 8005c10:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005c12:	e00a      	b.n	8005c2a <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005c14:	f7fd f960 	bl	8002ed8 <HAL_GetTick>
 8005c18:	4602      	mov	r2, r0
 8005c1a:	693b      	ldr	r3, [r7, #16]
 8005c1c:	1ad3      	subs	r3, r2, r3
 8005c1e:	f241 3288 	movw	r2, #5000	; 0x1388
 8005c22:	4293      	cmp	r3, r2
 8005c24:	d901      	bls.n	8005c2a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8005c26:	2303      	movs	r3, #3
 8005c28:	e0cb      	b.n	8005dc2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005c2a:	4b49      	ldr	r3, [pc, #292]	; (8005d50 <HAL_RCC_OscConfig+0x470>)
 8005c2c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005c2e:	f003 0302 	and.w	r3, r3, #2
 8005c32:	2b00      	cmp	r3, #0
 8005c34:	d0ee      	beq.n	8005c14 <HAL_RCC_OscConfig+0x334>
 8005c36:	e014      	b.n	8005c62 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005c38:	f7fd f94e 	bl	8002ed8 <HAL_GetTick>
 8005c3c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005c3e:	e00a      	b.n	8005c56 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005c40:	f7fd f94a 	bl	8002ed8 <HAL_GetTick>
 8005c44:	4602      	mov	r2, r0
 8005c46:	693b      	ldr	r3, [r7, #16]
 8005c48:	1ad3      	subs	r3, r2, r3
 8005c4a:	f241 3288 	movw	r2, #5000	; 0x1388
 8005c4e:	4293      	cmp	r3, r2
 8005c50:	d901      	bls.n	8005c56 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8005c52:	2303      	movs	r3, #3
 8005c54:	e0b5      	b.n	8005dc2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005c56:	4b3e      	ldr	r3, [pc, #248]	; (8005d50 <HAL_RCC_OscConfig+0x470>)
 8005c58:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005c5a:	f003 0302 	and.w	r3, r3, #2
 8005c5e:	2b00      	cmp	r3, #0
 8005c60:	d1ee      	bne.n	8005c40 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005c62:	7dfb      	ldrb	r3, [r7, #23]
 8005c64:	2b01      	cmp	r3, #1
 8005c66:	d105      	bne.n	8005c74 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005c68:	4b39      	ldr	r3, [pc, #228]	; (8005d50 <HAL_RCC_OscConfig+0x470>)
 8005c6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c6c:	4a38      	ldr	r2, [pc, #224]	; (8005d50 <HAL_RCC_OscConfig+0x470>)
 8005c6e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005c72:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	699b      	ldr	r3, [r3, #24]
 8005c78:	2b00      	cmp	r3, #0
 8005c7a:	f000 80a1 	beq.w	8005dc0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005c7e:	4b34      	ldr	r3, [pc, #208]	; (8005d50 <HAL_RCC_OscConfig+0x470>)
 8005c80:	689b      	ldr	r3, [r3, #8]
 8005c82:	f003 030c 	and.w	r3, r3, #12
 8005c86:	2b08      	cmp	r3, #8
 8005c88:	d05c      	beq.n	8005d44 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	699b      	ldr	r3, [r3, #24]
 8005c8e:	2b02      	cmp	r3, #2
 8005c90:	d141      	bne.n	8005d16 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005c92:	4b31      	ldr	r3, [pc, #196]	; (8005d58 <HAL_RCC_OscConfig+0x478>)
 8005c94:	2200      	movs	r2, #0
 8005c96:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005c98:	f7fd f91e 	bl	8002ed8 <HAL_GetTick>
 8005c9c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005c9e:	e008      	b.n	8005cb2 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005ca0:	f7fd f91a 	bl	8002ed8 <HAL_GetTick>
 8005ca4:	4602      	mov	r2, r0
 8005ca6:	693b      	ldr	r3, [r7, #16]
 8005ca8:	1ad3      	subs	r3, r2, r3
 8005caa:	2b02      	cmp	r3, #2
 8005cac:	d901      	bls.n	8005cb2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8005cae:	2303      	movs	r3, #3
 8005cb0:	e087      	b.n	8005dc2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005cb2:	4b27      	ldr	r3, [pc, #156]	; (8005d50 <HAL_RCC_OscConfig+0x470>)
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005cba:	2b00      	cmp	r3, #0
 8005cbc:	d1f0      	bne.n	8005ca0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	69da      	ldr	r2, [r3, #28]
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	6a1b      	ldr	r3, [r3, #32]
 8005cc6:	431a      	orrs	r2, r3
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ccc:	019b      	lsls	r3, r3, #6
 8005cce:	431a      	orrs	r2, r3
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005cd4:	085b      	lsrs	r3, r3, #1
 8005cd6:	3b01      	subs	r3, #1
 8005cd8:	041b      	lsls	r3, r3, #16
 8005cda:	431a      	orrs	r2, r3
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ce0:	061b      	lsls	r3, r3, #24
 8005ce2:	491b      	ldr	r1, [pc, #108]	; (8005d50 <HAL_RCC_OscConfig+0x470>)
 8005ce4:	4313      	orrs	r3, r2
 8005ce6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005ce8:	4b1b      	ldr	r3, [pc, #108]	; (8005d58 <HAL_RCC_OscConfig+0x478>)
 8005cea:	2201      	movs	r2, #1
 8005cec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005cee:	f7fd f8f3 	bl	8002ed8 <HAL_GetTick>
 8005cf2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005cf4:	e008      	b.n	8005d08 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005cf6:	f7fd f8ef 	bl	8002ed8 <HAL_GetTick>
 8005cfa:	4602      	mov	r2, r0
 8005cfc:	693b      	ldr	r3, [r7, #16]
 8005cfe:	1ad3      	subs	r3, r2, r3
 8005d00:	2b02      	cmp	r3, #2
 8005d02:	d901      	bls.n	8005d08 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005d04:	2303      	movs	r3, #3
 8005d06:	e05c      	b.n	8005dc2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005d08:	4b11      	ldr	r3, [pc, #68]	; (8005d50 <HAL_RCC_OscConfig+0x470>)
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005d10:	2b00      	cmp	r3, #0
 8005d12:	d0f0      	beq.n	8005cf6 <HAL_RCC_OscConfig+0x416>
 8005d14:	e054      	b.n	8005dc0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005d16:	4b10      	ldr	r3, [pc, #64]	; (8005d58 <HAL_RCC_OscConfig+0x478>)
 8005d18:	2200      	movs	r2, #0
 8005d1a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005d1c:	f7fd f8dc 	bl	8002ed8 <HAL_GetTick>
 8005d20:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005d22:	e008      	b.n	8005d36 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005d24:	f7fd f8d8 	bl	8002ed8 <HAL_GetTick>
 8005d28:	4602      	mov	r2, r0
 8005d2a:	693b      	ldr	r3, [r7, #16]
 8005d2c:	1ad3      	subs	r3, r2, r3
 8005d2e:	2b02      	cmp	r3, #2
 8005d30:	d901      	bls.n	8005d36 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8005d32:	2303      	movs	r3, #3
 8005d34:	e045      	b.n	8005dc2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005d36:	4b06      	ldr	r3, [pc, #24]	; (8005d50 <HAL_RCC_OscConfig+0x470>)
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005d3e:	2b00      	cmp	r3, #0
 8005d40:	d1f0      	bne.n	8005d24 <HAL_RCC_OscConfig+0x444>
 8005d42:	e03d      	b.n	8005dc0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	699b      	ldr	r3, [r3, #24]
 8005d48:	2b01      	cmp	r3, #1
 8005d4a:	d107      	bne.n	8005d5c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8005d4c:	2301      	movs	r3, #1
 8005d4e:	e038      	b.n	8005dc2 <HAL_RCC_OscConfig+0x4e2>
 8005d50:	40023800 	.word	0x40023800
 8005d54:	40007000 	.word	0x40007000
 8005d58:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005d5c:	4b1b      	ldr	r3, [pc, #108]	; (8005dcc <HAL_RCC_OscConfig+0x4ec>)
 8005d5e:	685b      	ldr	r3, [r3, #4]
 8005d60:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	699b      	ldr	r3, [r3, #24]
 8005d66:	2b01      	cmp	r3, #1
 8005d68:	d028      	beq.n	8005dbc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005d6a:	68fb      	ldr	r3, [r7, #12]
 8005d6c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005d74:	429a      	cmp	r2, r3
 8005d76:	d121      	bne.n	8005dbc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005d78:	68fb      	ldr	r3, [r7, #12]
 8005d7a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005d82:	429a      	cmp	r2, r3
 8005d84:	d11a      	bne.n	8005dbc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005d86:	68fa      	ldr	r2, [r7, #12]
 8005d88:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8005d8c:	4013      	ands	r3, r2
 8005d8e:	687a      	ldr	r2, [r7, #4]
 8005d90:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8005d92:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005d94:	4293      	cmp	r3, r2
 8005d96:	d111      	bne.n	8005dbc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005d98:	68fb      	ldr	r3, [r7, #12]
 8005d9a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005da2:	085b      	lsrs	r3, r3, #1
 8005da4:	3b01      	subs	r3, #1
 8005da6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005da8:	429a      	cmp	r2, r3
 8005daa:	d107      	bne.n	8005dbc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005dac:	68fb      	ldr	r3, [r7, #12]
 8005dae:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005db6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005db8:	429a      	cmp	r2, r3
 8005dba:	d001      	beq.n	8005dc0 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8005dbc:	2301      	movs	r3, #1
 8005dbe:	e000      	b.n	8005dc2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8005dc0:	2300      	movs	r3, #0
}
 8005dc2:	4618      	mov	r0, r3
 8005dc4:	3718      	adds	r7, #24
 8005dc6:	46bd      	mov	sp, r7
 8005dc8:	bd80      	pop	{r7, pc}
 8005dca:	bf00      	nop
 8005dcc:	40023800 	.word	0x40023800

08005dd0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005dd0:	b580      	push	{r7, lr}
 8005dd2:	b084      	sub	sp, #16
 8005dd4:	af00      	add	r7, sp, #0
 8005dd6:	6078      	str	r0, [r7, #4]
 8005dd8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	2b00      	cmp	r3, #0
 8005dde:	d101      	bne.n	8005de4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005de0:	2301      	movs	r3, #1
 8005de2:	e0cc      	b.n	8005f7e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005de4:	4b68      	ldr	r3, [pc, #416]	; (8005f88 <HAL_RCC_ClockConfig+0x1b8>)
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	f003 0307 	and.w	r3, r3, #7
 8005dec:	683a      	ldr	r2, [r7, #0]
 8005dee:	429a      	cmp	r2, r3
 8005df0:	d90c      	bls.n	8005e0c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005df2:	4b65      	ldr	r3, [pc, #404]	; (8005f88 <HAL_RCC_ClockConfig+0x1b8>)
 8005df4:	683a      	ldr	r2, [r7, #0]
 8005df6:	b2d2      	uxtb	r2, r2
 8005df8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005dfa:	4b63      	ldr	r3, [pc, #396]	; (8005f88 <HAL_RCC_ClockConfig+0x1b8>)
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	f003 0307 	and.w	r3, r3, #7
 8005e02:	683a      	ldr	r2, [r7, #0]
 8005e04:	429a      	cmp	r2, r3
 8005e06:	d001      	beq.n	8005e0c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005e08:	2301      	movs	r3, #1
 8005e0a:	e0b8      	b.n	8005f7e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	f003 0302 	and.w	r3, r3, #2
 8005e14:	2b00      	cmp	r3, #0
 8005e16:	d020      	beq.n	8005e5a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	f003 0304 	and.w	r3, r3, #4
 8005e20:	2b00      	cmp	r3, #0
 8005e22:	d005      	beq.n	8005e30 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005e24:	4b59      	ldr	r3, [pc, #356]	; (8005f8c <HAL_RCC_ClockConfig+0x1bc>)
 8005e26:	689b      	ldr	r3, [r3, #8]
 8005e28:	4a58      	ldr	r2, [pc, #352]	; (8005f8c <HAL_RCC_ClockConfig+0x1bc>)
 8005e2a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8005e2e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	f003 0308 	and.w	r3, r3, #8
 8005e38:	2b00      	cmp	r3, #0
 8005e3a:	d005      	beq.n	8005e48 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005e3c:	4b53      	ldr	r3, [pc, #332]	; (8005f8c <HAL_RCC_ClockConfig+0x1bc>)
 8005e3e:	689b      	ldr	r3, [r3, #8]
 8005e40:	4a52      	ldr	r2, [pc, #328]	; (8005f8c <HAL_RCC_ClockConfig+0x1bc>)
 8005e42:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8005e46:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005e48:	4b50      	ldr	r3, [pc, #320]	; (8005f8c <HAL_RCC_ClockConfig+0x1bc>)
 8005e4a:	689b      	ldr	r3, [r3, #8]
 8005e4c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	689b      	ldr	r3, [r3, #8]
 8005e54:	494d      	ldr	r1, [pc, #308]	; (8005f8c <HAL_RCC_ClockConfig+0x1bc>)
 8005e56:	4313      	orrs	r3, r2
 8005e58:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	f003 0301 	and.w	r3, r3, #1
 8005e62:	2b00      	cmp	r3, #0
 8005e64:	d044      	beq.n	8005ef0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	685b      	ldr	r3, [r3, #4]
 8005e6a:	2b01      	cmp	r3, #1
 8005e6c:	d107      	bne.n	8005e7e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005e6e:	4b47      	ldr	r3, [pc, #284]	; (8005f8c <HAL_RCC_ClockConfig+0x1bc>)
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005e76:	2b00      	cmp	r3, #0
 8005e78:	d119      	bne.n	8005eae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005e7a:	2301      	movs	r3, #1
 8005e7c:	e07f      	b.n	8005f7e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	685b      	ldr	r3, [r3, #4]
 8005e82:	2b02      	cmp	r3, #2
 8005e84:	d003      	beq.n	8005e8e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005e8a:	2b03      	cmp	r3, #3
 8005e8c:	d107      	bne.n	8005e9e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005e8e:	4b3f      	ldr	r3, [pc, #252]	; (8005f8c <HAL_RCC_ClockConfig+0x1bc>)
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005e96:	2b00      	cmp	r3, #0
 8005e98:	d109      	bne.n	8005eae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005e9a:	2301      	movs	r3, #1
 8005e9c:	e06f      	b.n	8005f7e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005e9e:	4b3b      	ldr	r3, [pc, #236]	; (8005f8c <HAL_RCC_ClockConfig+0x1bc>)
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	f003 0302 	and.w	r3, r3, #2
 8005ea6:	2b00      	cmp	r3, #0
 8005ea8:	d101      	bne.n	8005eae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005eaa:	2301      	movs	r3, #1
 8005eac:	e067      	b.n	8005f7e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005eae:	4b37      	ldr	r3, [pc, #220]	; (8005f8c <HAL_RCC_ClockConfig+0x1bc>)
 8005eb0:	689b      	ldr	r3, [r3, #8]
 8005eb2:	f023 0203 	bic.w	r2, r3, #3
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	685b      	ldr	r3, [r3, #4]
 8005eba:	4934      	ldr	r1, [pc, #208]	; (8005f8c <HAL_RCC_ClockConfig+0x1bc>)
 8005ebc:	4313      	orrs	r3, r2
 8005ebe:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005ec0:	f7fd f80a 	bl	8002ed8 <HAL_GetTick>
 8005ec4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005ec6:	e00a      	b.n	8005ede <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005ec8:	f7fd f806 	bl	8002ed8 <HAL_GetTick>
 8005ecc:	4602      	mov	r2, r0
 8005ece:	68fb      	ldr	r3, [r7, #12]
 8005ed0:	1ad3      	subs	r3, r2, r3
 8005ed2:	f241 3288 	movw	r2, #5000	; 0x1388
 8005ed6:	4293      	cmp	r3, r2
 8005ed8:	d901      	bls.n	8005ede <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005eda:	2303      	movs	r3, #3
 8005edc:	e04f      	b.n	8005f7e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005ede:	4b2b      	ldr	r3, [pc, #172]	; (8005f8c <HAL_RCC_ClockConfig+0x1bc>)
 8005ee0:	689b      	ldr	r3, [r3, #8]
 8005ee2:	f003 020c 	and.w	r2, r3, #12
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	685b      	ldr	r3, [r3, #4]
 8005eea:	009b      	lsls	r3, r3, #2
 8005eec:	429a      	cmp	r2, r3
 8005eee:	d1eb      	bne.n	8005ec8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005ef0:	4b25      	ldr	r3, [pc, #148]	; (8005f88 <HAL_RCC_ClockConfig+0x1b8>)
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	f003 0307 	and.w	r3, r3, #7
 8005ef8:	683a      	ldr	r2, [r7, #0]
 8005efa:	429a      	cmp	r2, r3
 8005efc:	d20c      	bcs.n	8005f18 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005efe:	4b22      	ldr	r3, [pc, #136]	; (8005f88 <HAL_RCC_ClockConfig+0x1b8>)
 8005f00:	683a      	ldr	r2, [r7, #0]
 8005f02:	b2d2      	uxtb	r2, r2
 8005f04:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005f06:	4b20      	ldr	r3, [pc, #128]	; (8005f88 <HAL_RCC_ClockConfig+0x1b8>)
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	f003 0307 	and.w	r3, r3, #7
 8005f0e:	683a      	ldr	r2, [r7, #0]
 8005f10:	429a      	cmp	r2, r3
 8005f12:	d001      	beq.n	8005f18 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005f14:	2301      	movs	r3, #1
 8005f16:	e032      	b.n	8005f7e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	f003 0304 	and.w	r3, r3, #4
 8005f20:	2b00      	cmp	r3, #0
 8005f22:	d008      	beq.n	8005f36 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005f24:	4b19      	ldr	r3, [pc, #100]	; (8005f8c <HAL_RCC_ClockConfig+0x1bc>)
 8005f26:	689b      	ldr	r3, [r3, #8]
 8005f28:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	68db      	ldr	r3, [r3, #12]
 8005f30:	4916      	ldr	r1, [pc, #88]	; (8005f8c <HAL_RCC_ClockConfig+0x1bc>)
 8005f32:	4313      	orrs	r3, r2
 8005f34:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	f003 0308 	and.w	r3, r3, #8
 8005f3e:	2b00      	cmp	r3, #0
 8005f40:	d009      	beq.n	8005f56 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005f42:	4b12      	ldr	r3, [pc, #72]	; (8005f8c <HAL_RCC_ClockConfig+0x1bc>)
 8005f44:	689b      	ldr	r3, [r3, #8]
 8005f46:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	691b      	ldr	r3, [r3, #16]
 8005f4e:	00db      	lsls	r3, r3, #3
 8005f50:	490e      	ldr	r1, [pc, #56]	; (8005f8c <HAL_RCC_ClockConfig+0x1bc>)
 8005f52:	4313      	orrs	r3, r2
 8005f54:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8005f56:	f000 f821 	bl	8005f9c <HAL_RCC_GetSysClockFreq>
 8005f5a:	4602      	mov	r2, r0
 8005f5c:	4b0b      	ldr	r3, [pc, #44]	; (8005f8c <HAL_RCC_ClockConfig+0x1bc>)
 8005f5e:	689b      	ldr	r3, [r3, #8]
 8005f60:	091b      	lsrs	r3, r3, #4
 8005f62:	f003 030f 	and.w	r3, r3, #15
 8005f66:	490a      	ldr	r1, [pc, #40]	; (8005f90 <HAL_RCC_ClockConfig+0x1c0>)
 8005f68:	5ccb      	ldrb	r3, [r1, r3]
 8005f6a:	fa22 f303 	lsr.w	r3, r2, r3
 8005f6e:	4a09      	ldr	r2, [pc, #36]	; (8005f94 <HAL_RCC_ClockConfig+0x1c4>)
 8005f70:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8005f72:	4b09      	ldr	r3, [pc, #36]	; (8005f98 <HAL_RCC_ClockConfig+0x1c8>)
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	4618      	mov	r0, r3
 8005f78:	f7fc fe60 	bl	8002c3c <HAL_InitTick>

  return HAL_OK;
 8005f7c:	2300      	movs	r3, #0
}
 8005f7e:	4618      	mov	r0, r3
 8005f80:	3710      	adds	r7, #16
 8005f82:	46bd      	mov	sp, r7
 8005f84:	bd80      	pop	{r7, pc}
 8005f86:	bf00      	nop
 8005f88:	40023c00 	.word	0x40023c00
 8005f8c:	40023800 	.word	0x40023800
 8005f90:	0800fbbc 	.word	0x0800fbbc
 8005f94:	20000518 	.word	0x20000518
 8005f98:	2000051c 	.word	0x2000051c

08005f9c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005f9c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005fa0:	b094      	sub	sp, #80	; 0x50
 8005fa2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8005fa4:	2300      	movs	r3, #0
 8005fa6:	647b      	str	r3, [r7, #68]	; 0x44
 8005fa8:	2300      	movs	r3, #0
 8005faa:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005fac:	2300      	movs	r3, #0
 8005fae:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8005fb0:	2300      	movs	r3, #0
 8005fb2:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005fb4:	4b79      	ldr	r3, [pc, #484]	; (800619c <HAL_RCC_GetSysClockFreq+0x200>)
 8005fb6:	689b      	ldr	r3, [r3, #8]
 8005fb8:	f003 030c 	and.w	r3, r3, #12
 8005fbc:	2b08      	cmp	r3, #8
 8005fbe:	d00d      	beq.n	8005fdc <HAL_RCC_GetSysClockFreq+0x40>
 8005fc0:	2b08      	cmp	r3, #8
 8005fc2:	f200 80e1 	bhi.w	8006188 <HAL_RCC_GetSysClockFreq+0x1ec>
 8005fc6:	2b00      	cmp	r3, #0
 8005fc8:	d002      	beq.n	8005fd0 <HAL_RCC_GetSysClockFreq+0x34>
 8005fca:	2b04      	cmp	r3, #4
 8005fcc:	d003      	beq.n	8005fd6 <HAL_RCC_GetSysClockFreq+0x3a>
 8005fce:	e0db      	b.n	8006188 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005fd0:	4b73      	ldr	r3, [pc, #460]	; (80061a0 <HAL_RCC_GetSysClockFreq+0x204>)
 8005fd2:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8005fd4:	e0db      	b.n	800618e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005fd6:	4b72      	ldr	r3, [pc, #456]	; (80061a0 <HAL_RCC_GetSysClockFreq+0x204>)
 8005fd8:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8005fda:	e0d8      	b.n	800618e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005fdc:	4b6f      	ldr	r3, [pc, #444]	; (800619c <HAL_RCC_GetSysClockFreq+0x200>)
 8005fde:	685b      	ldr	r3, [r3, #4]
 8005fe0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005fe4:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005fe6:	4b6d      	ldr	r3, [pc, #436]	; (800619c <HAL_RCC_GetSysClockFreq+0x200>)
 8005fe8:	685b      	ldr	r3, [r3, #4]
 8005fea:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005fee:	2b00      	cmp	r3, #0
 8005ff0:	d063      	beq.n	80060ba <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005ff2:	4b6a      	ldr	r3, [pc, #424]	; (800619c <HAL_RCC_GetSysClockFreq+0x200>)
 8005ff4:	685b      	ldr	r3, [r3, #4]
 8005ff6:	099b      	lsrs	r3, r3, #6
 8005ff8:	2200      	movs	r2, #0
 8005ffa:	63bb      	str	r3, [r7, #56]	; 0x38
 8005ffc:	63fa      	str	r2, [r7, #60]	; 0x3c
 8005ffe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006000:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006004:	633b      	str	r3, [r7, #48]	; 0x30
 8006006:	2300      	movs	r3, #0
 8006008:	637b      	str	r3, [r7, #52]	; 0x34
 800600a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 800600e:	4622      	mov	r2, r4
 8006010:	462b      	mov	r3, r5
 8006012:	f04f 0000 	mov.w	r0, #0
 8006016:	f04f 0100 	mov.w	r1, #0
 800601a:	0159      	lsls	r1, r3, #5
 800601c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006020:	0150      	lsls	r0, r2, #5
 8006022:	4602      	mov	r2, r0
 8006024:	460b      	mov	r3, r1
 8006026:	4621      	mov	r1, r4
 8006028:	1a51      	subs	r1, r2, r1
 800602a:	6139      	str	r1, [r7, #16]
 800602c:	4629      	mov	r1, r5
 800602e:	eb63 0301 	sbc.w	r3, r3, r1
 8006032:	617b      	str	r3, [r7, #20]
 8006034:	f04f 0200 	mov.w	r2, #0
 8006038:	f04f 0300 	mov.w	r3, #0
 800603c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006040:	4659      	mov	r1, fp
 8006042:	018b      	lsls	r3, r1, #6
 8006044:	4651      	mov	r1, sl
 8006046:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800604a:	4651      	mov	r1, sl
 800604c:	018a      	lsls	r2, r1, #6
 800604e:	4651      	mov	r1, sl
 8006050:	ebb2 0801 	subs.w	r8, r2, r1
 8006054:	4659      	mov	r1, fp
 8006056:	eb63 0901 	sbc.w	r9, r3, r1
 800605a:	f04f 0200 	mov.w	r2, #0
 800605e:	f04f 0300 	mov.w	r3, #0
 8006062:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006066:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800606a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800606e:	4690      	mov	r8, r2
 8006070:	4699      	mov	r9, r3
 8006072:	4623      	mov	r3, r4
 8006074:	eb18 0303 	adds.w	r3, r8, r3
 8006078:	60bb      	str	r3, [r7, #8]
 800607a:	462b      	mov	r3, r5
 800607c:	eb49 0303 	adc.w	r3, r9, r3
 8006080:	60fb      	str	r3, [r7, #12]
 8006082:	f04f 0200 	mov.w	r2, #0
 8006086:	f04f 0300 	mov.w	r3, #0
 800608a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800608e:	4629      	mov	r1, r5
 8006090:	028b      	lsls	r3, r1, #10
 8006092:	4621      	mov	r1, r4
 8006094:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006098:	4621      	mov	r1, r4
 800609a:	028a      	lsls	r2, r1, #10
 800609c:	4610      	mov	r0, r2
 800609e:	4619      	mov	r1, r3
 80060a0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80060a2:	2200      	movs	r2, #0
 80060a4:	62bb      	str	r3, [r7, #40]	; 0x28
 80060a6:	62fa      	str	r2, [r7, #44]	; 0x2c
 80060a8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80060ac:	f7fa f8f0 	bl	8000290 <__aeabi_uldivmod>
 80060b0:	4602      	mov	r2, r0
 80060b2:	460b      	mov	r3, r1
 80060b4:	4613      	mov	r3, r2
 80060b6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80060b8:	e058      	b.n	800616c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80060ba:	4b38      	ldr	r3, [pc, #224]	; (800619c <HAL_RCC_GetSysClockFreq+0x200>)
 80060bc:	685b      	ldr	r3, [r3, #4]
 80060be:	099b      	lsrs	r3, r3, #6
 80060c0:	2200      	movs	r2, #0
 80060c2:	4618      	mov	r0, r3
 80060c4:	4611      	mov	r1, r2
 80060c6:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80060ca:	623b      	str	r3, [r7, #32]
 80060cc:	2300      	movs	r3, #0
 80060ce:	627b      	str	r3, [r7, #36]	; 0x24
 80060d0:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80060d4:	4642      	mov	r2, r8
 80060d6:	464b      	mov	r3, r9
 80060d8:	f04f 0000 	mov.w	r0, #0
 80060dc:	f04f 0100 	mov.w	r1, #0
 80060e0:	0159      	lsls	r1, r3, #5
 80060e2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80060e6:	0150      	lsls	r0, r2, #5
 80060e8:	4602      	mov	r2, r0
 80060ea:	460b      	mov	r3, r1
 80060ec:	4641      	mov	r1, r8
 80060ee:	ebb2 0a01 	subs.w	sl, r2, r1
 80060f2:	4649      	mov	r1, r9
 80060f4:	eb63 0b01 	sbc.w	fp, r3, r1
 80060f8:	f04f 0200 	mov.w	r2, #0
 80060fc:	f04f 0300 	mov.w	r3, #0
 8006100:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8006104:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8006108:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800610c:	ebb2 040a 	subs.w	r4, r2, sl
 8006110:	eb63 050b 	sbc.w	r5, r3, fp
 8006114:	f04f 0200 	mov.w	r2, #0
 8006118:	f04f 0300 	mov.w	r3, #0
 800611c:	00eb      	lsls	r3, r5, #3
 800611e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006122:	00e2      	lsls	r2, r4, #3
 8006124:	4614      	mov	r4, r2
 8006126:	461d      	mov	r5, r3
 8006128:	4643      	mov	r3, r8
 800612a:	18e3      	adds	r3, r4, r3
 800612c:	603b      	str	r3, [r7, #0]
 800612e:	464b      	mov	r3, r9
 8006130:	eb45 0303 	adc.w	r3, r5, r3
 8006134:	607b      	str	r3, [r7, #4]
 8006136:	f04f 0200 	mov.w	r2, #0
 800613a:	f04f 0300 	mov.w	r3, #0
 800613e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8006142:	4629      	mov	r1, r5
 8006144:	028b      	lsls	r3, r1, #10
 8006146:	4621      	mov	r1, r4
 8006148:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800614c:	4621      	mov	r1, r4
 800614e:	028a      	lsls	r2, r1, #10
 8006150:	4610      	mov	r0, r2
 8006152:	4619      	mov	r1, r3
 8006154:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006156:	2200      	movs	r2, #0
 8006158:	61bb      	str	r3, [r7, #24]
 800615a:	61fa      	str	r2, [r7, #28]
 800615c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006160:	f7fa f896 	bl	8000290 <__aeabi_uldivmod>
 8006164:	4602      	mov	r2, r0
 8006166:	460b      	mov	r3, r1
 8006168:	4613      	mov	r3, r2
 800616a:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800616c:	4b0b      	ldr	r3, [pc, #44]	; (800619c <HAL_RCC_GetSysClockFreq+0x200>)
 800616e:	685b      	ldr	r3, [r3, #4]
 8006170:	0c1b      	lsrs	r3, r3, #16
 8006172:	f003 0303 	and.w	r3, r3, #3
 8006176:	3301      	adds	r3, #1
 8006178:	005b      	lsls	r3, r3, #1
 800617a:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 800617c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800617e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006180:	fbb2 f3f3 	udiv	r3, r2, r3
 8006184:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8006186:	e002      	b.n	800618e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006188:	4b05      	ldr	r3, [pc, #20]	; (80061a0 <HAL_RCC_GetSysClockFreq+0x204>)
 800618a:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800618c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800618e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8006190:	4618      	mov	r0, r3
 8006192:	3750      	adds	r7, #80	; 0x50
 8006194:	46bd      	mov	sp, r7
 8006196:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800619a:	bf00      	nop
 800619c:	40023800 	.word	0x40023800
 80061a0:	00f42400 	.word	0x00f42400

080061a4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80061a4:	b480      	push	{r7}
 80061a6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80061a8:	4b03      	ldr	r3, [pc, #12]	; (80061b8 <HAL_RCC_GetHCLKFreq+0x14>)
 80061aa:	681b      	ldr	r3, [r3, #0]
}
 80061ac:	4618      	mov	r0, r3
 80061ae:	46bd      	mov	sp, r7
 80061b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061b4:	4770      	bx	lr
 80061b6:	bf00      	nop
 80061b8:	20000518 	.word	0x20000518

080061bc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80061bc:	b580      	push	{r7, lr}
 80061be:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80061c0:	f7ff fff0 	bl	80061a4 <HAL_RCC_GetHCLKFreq>
 80061c4:	4602      	mov	r2, r0
 80061c6:	4b05      	ldr	r3, [pc, #20]	; (80061dc <HAL_RCC_GetPCLK1Freq+0x20>)
 80061c8:	689b      	ldr	r3, [r3, #8]
 80061ca:	0a9b      	lsrs	r3, r3, #10
 80061cc:	f003 0307 	and.w	r3, r3, #7
 80061d0:	4903      	ldr	r1, [pc, #12]	; (80061e0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80061d2:	5ccb      	ldrb	r3, [r1, r3]
 80061d4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80061d8:	4618      	mov	r0, r3
 80061da:	bd80      	pop	{r7, pc}
 80061dc:	40023800 	.word	0x40023800
 80061e0:	0800fbcc 	.word	0x0800fbcc

080061e4 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80061e4:	b480      	push	{r7}
 80061e6:	b083      	sub	sp, #12
 80061e8:	af00      	add	r7, sp, #0
 80061ea:	6078      	str	r0, [r7, #4]
 80061ec:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	220f      	movs	r2, #15
 80061f2:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80061f4:	4b12      	ldr	r3, [pc, #72]	; (8006240 <HAL_RCC_GetClockConfig+0x5c>)
 80061f6:	689b      	ldr	r3, [r3, #8]
 80061f8:	f003 0203 	and.w	r2, r3, #3
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8006200:	4b0f      	ldr	r3, [pc, #60]	; (8006240 <HAL_RCC_GetClockConfig+0x5c>)
 8006202:	689b      	ldr	r3, [r3, #8]
 8006204:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800620c:	4b0c      	ldr	r3, [pc, #48]	; (8006240 <HAL_RCC_GetClockConfig+0x5c>)
 800620e:	689b      	ldr	r3, [r3, #8]
 8006210:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8006218:	4b09      	ldr	r3, [pc, #36]	; (8006240 <HAL_RCC_GetClockConfig+0x5c>)
 800621a:	689b      	ldr	r3, [r3, #8]
 800621c:	08db      	lsrs	r3, r3, #3
 800621e:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8006226:	4b07      	ldr	r3, [pc, #28]	; (8006244 <HAL_RCC_GetClockConfig+0x60>)
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	f003 0207 	and.w	r2, r3, #7
 800622e:	683b      	ldr	r3, [r7, #0]
 8006230:	601a      	str	r2, [r3, #0]
}
 8006232:	bf00      	nop
 8006234:	370c      	adds	r7, #12
 8006236:	46bd      	mov	sp, r7
 8006238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800623c:	4770      	bx	lr
 800623e:	bf00      	nop
 8006240:	40023800 	.word	0x40023800
 8006244:	40023c00 	.word	0x40023c00

08006248 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006248:	b580      	push	{r7, lr}
 800624a:	b082      	sub	sp, #8
 800624c:	af00      	add	r7, sp, #0
 800624e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	2b00      	cmp	r3, #0
 8006254:	d101      	bne.n	800625a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006256:	2301      	movs	r3, #1
 8006258:	e07b      	b.n	8006352 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800625e:	2b00      	cmp	r3, #0
 8006260:	d108      	bne.n	8006274 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	685b      	ldr	r3, [r3, #4]
 8006266:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800626a:	d009      	beq.n	8006280 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	2200      	movs	r2, #0
 8006270:	61da      	str	r2, [r3, #28]
 8006272:	e005      	b.n	8006280 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	2200      	movs	r2, #0
 8006278:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	2200      	movs	r2, #0
 800627e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	2200      	movs	r2, #0
 8006284:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800628c:	b2db      	uxtb	r3, r3
 800628e:	2b00      	cmp	r3, #0
 8006290:	d106      	bne.n	80062a0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	2200      	movs	r2, #0
 8006296:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800629a:	6878      	ldr	r0, [r7, #4]
 800629c:	f7fc fbe2 	bl	8002a64 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	2202      	movs	r2, #2
 80062a4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	681a      	ldr	r2, [r3, #0]
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80062b6:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	685b      	ldr	r3, [r3, #4]
 80062bc:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	689b      	ldr	r3, [r3, #8]
 80062c4:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80062c8:	431a      	orrs	r2, r3
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	68db      	ldr	r3, [r3, #12]
 80062ce:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80062d2:	431a      	orrs	r2, r3
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	691b      	ldr	r3, [r3, #16]
 80062d8:	f003 0302 	and.w	r3, r3, #2
 80062dc:	431a      	orrs	r2, r3
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	695b      	ldr	r3, [r3, #20]
 80062e2:	f003 0301 	and.w	r3, r3, #1
 80062e6:	431a      	orrs	r2, r3
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	699b      	ldr	r3, [r3, #24]
 80062ec:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80062f0:	431a      	orrs	r2, r3
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	69db      	ldr	r3, [r3, #28]
 80062f6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80062fa:	431a      	orrs	r2, r3
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	6a1b      	ldr	r3, [r3, #32]
 8006300:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006304:	ea42 0103 	orr.w	r1, r2, r3
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800630c:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	430a      	orrs	r2, r1
 8006316:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	699b      	ldr	r3, [r3, #24]
 800631c:	0c1b      	lsrs	r3, r3, #16
 800631e:	f003 0104 	and.w	r1, r3, #4
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006326:	f003 0210 	and.w	r2, r3, #16
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	430a      	orrs	r2, r1
 8006330:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	69da      	ldr	r2, [r3, #28]
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006340:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	2200      	movs	r2, #0
 8006346:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	2201      	movs	r2, #1
 800634c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8006350:	2300      	movs	r3, #0
}
 8006352:	4618      	mov	r0, r3
 8006354:	3708      	adds	r7, #8
 8006356:	46bd      	mov	sp, r7
 8006358:	bd80      	pop	{r7, pc}

0800635a <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800635a:	b580      	push	{r7, lr}
 800635c:	b088      	sub	sp, #32
 800635e:	af00      	add	r7, sp, #0
 8006360:	60f8      	str	r0, [r7, #12]
 8006362:	60b9      	str	r1, [r7, #8]
 8006364:	603b      	str	r3, [r7, #0]
 8006366:	4613      	mov	r3, r2
 8006368:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800636a:	2300      	movs	r3, #0
 800636c:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800636e:	68fb      	ldr	r3, [r7, #12]
 8006370:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8006374:	2b01      	cmp	r3, #1
 8006376:	d101      	bne.n	800637c <HAL_SPI_Transmit+0x22>
 8006378:	2302      	movs	r3, #2
 800637a:	e126      	b.n	80065ca <HAL_SPI_Transmit+0x270>
 800637c:	68fb      	ldr	r3, [r7, #12]
 800637e:	2201      	movs	r2, #1
 8006380:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006384:	f7fc fda8 	bl	8002ed8 <HAL_GetTick>
 8006388:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800638a:	88fb      	ldrh	r3, [r7, #6]
 800638c:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800638e:	68fb      	ldr	r3, [r7, #12]
 8006390:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006394:	b2db      	uxtb	r3, r3
 8006396:	2b01      	cmp	r3, #1
 8006398:	d002      	beq.n	80063a0 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800639a:	2302      	movs	r3, #2
 800639c:	77fb      	strb	r3, [r7, #31]
    goto error;
 800639e:	e10b      	b.n	80065b8 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 80063a0:	68bb      	ldr	r3, [r7, #8]
 80063a2:	2b00      	cmp	r3, #0
 80063a4:	d002      	beq.n	80063ac <HAL_SPI_Transmit+0x52>
 80063a6:	88fb      	ldrh	r3, [r7, #6]
 80063a8:	2b00      	cmp	r3, #0
 80063aa:	d102      	bne.n	80063b2 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80063ac:	2301      	movs	r3, #1
 80063ae:	77fb      	strb	r3, [r7, #31]
    goto error;
 80063b0:	e102      	b.n	80065b8 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80063b2:	68fb      	ldr	r3, [r7, #12]
 80063b4:	2203      	movs	r2, #3
 80063b6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80063ba:	68fb      	ldr	r3, [r7, #12]
 80063bc:	2200      	movs	r2, #0
 80063be:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80063c0:	68fb      	ldr	r3, [r7, #12]
 80063c2:	68ba      	ldr	r2, [r7, #8]
 80063c4:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80063c6:	68fb      	ldr	r3, [r7, #12]
 80063c8:	88fa      	ldrh	r2, [r7, #6]
 80063ca:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 80063cc:	68fb      	ldr	r3, [r7, #12]
 80063ce:	88fa      	ldrh	r2, [r7, #6]
 80063d0:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80063d2:	68fb      	ldr	r3, [r7, #12]
 80063d4:	2200      	movs	r2, #0
 80063d6:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 80063d8:	68fb      	ldr	r3, [r7, #12]
 80063da:	2200      	movs	r2, #0
 80063dc:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 80063de:	68fb      	ldr	r3, [r7, #12]
 80063e0:	2200      	movs	r2, #0
 80063e2:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 80063e4:	68fb      	ldr	r3, [r7, #12]
 80063e6:	2200      	movs	r2, #0
 80063e8:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 80063ea:	68fb      	ldr	r3, [r7, #12]
 80063ec:	2200      	movs	r2, #0
 80063ee:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80063f0:	68fb      	ldr	r3, [r7, #12]
 80063f2:	689b      	ldr	r3, [r3, #8]
 80063f4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80063f8:	d10f      	bne.n	800641a <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80063fa:	68fb      	ldr	r3, [r7, #12]
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	681a      	ldr	r2, [r3, #0]
 8006400:	68fb      	ldr	r3, [r7, #12]
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006408:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800640a:	68fb      	ldr	r3, [r7, #12]
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	681a      	ldr	r2, [r3, #0]
 8006410:	68fb      	ldr	r3, [r7, #12]
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006418:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800641a:	68fb      	ldr	r3, [r7, #12]
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006424:	2b40      	cmp	r3, #64	; 0x40
 8006426:	d007      	beq.n	8006438 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006428:	68fb      	ldr	r3, [r7, #12]
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	681a      	ldr	r2, [r3, #0]
 800642e:	68fb      	ldr	r3, [r7, #12]
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006436:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8006438:	68fb      	ldr	r3, [r7, #12]
 800643a:	68db      	ldr	r3, [r3, #12]
 800643c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006440:	d14b      	bne.n	80064da <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006442:	68fb      	ldr	r3, [r7, #12]
 8006444:	685b      	ldr	r3, [r3, #4]
 8006446:	2b00      	cmp	r3, #0
 8006448:	d002      	beq.n	8006450 <HAL_SPI_Transmit+0xf6>
 800644a:	8afb      	ldrh	r3, [r7, #22]
 800644c:	2b01      	cmp	r3, #1
 800644e:	d13e      	bne.n	80064ce <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006450:	68fb      	ldr	r3, [r7, #12]
 8006452:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006454:	881a      	ldrh	r2, [r3, #0]
 8006456:	68fb      	ldr	r3, [r7, #12]
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800645c:	68fb      	ldr	r3, [r7, #12]
 800645e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006460:	1c9a      	adds	r2, r3, #2
 8006462:	68fb      	ldr	r3, [r7, #12]
 8006464:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8006466:	68fb      	ldr	r3, [r7, #12]
 8006468:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800646a:	b29b      	uxth	r3, r3
 800646c:	3b01      	subs	r3, #1
 800646e:	b29a      	uxth	r2, r3
 8006470:	68fb      	ldr	r3, [r7, #12]
 8006472:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8006474:	e02b      	b.n	80064ce <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006476:	68fb      	ldr	r3, [r7, #12]
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	689b      	ldr	r3, [r3, #8]
 800647c:	f003 0302 	and.w	r3, r3, #2
 8006480:	2b02      	cmp	r3, #2
 8006482:	d112      	bne.n	80064aa <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006484:	68fb      	ldr	r3, [r7, #12]
 8006486:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006488:	881a      	ldrh	r2, [r3, #0]
 800648a:	68fb      	ldr	r3, [r7, #12]
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006490:	68fb      	ldr	r3, [r7, #12]
 8006492:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006494:	1c9a      	adds	r2, r3, #2
 8006496:	68fb      	ldr	r3, [r7, #12]
 8006498:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800649a:	68fb      	ldr	r3, [r7, #12]
 800649c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800649e:	b29b      	uxth	r3, r3
 80064a0:	3b01      	subs	r3, #1
 80064a2:	b29a      	uxth	r2, r3
 80064a4:	68fb      	ldr	r3, [r7, #12]
 80064a6:	86da      	strh	r2, [r3, #54]	; 0x36
 80064a8:	e011      	b.n	80064ce <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80064aa:	f7fc fd15 	bl	8002ed8 <HAL_GetTick>
 80064ae:	4602      	mov	r2, r0
 80064b0:	69bb      	ldr	r3, [r7, #24]
 80064b2:	1ad3      	subs	r3, r2, r3
 80064b4:	683a      	ldr	r2, [r7, #0]
 80064b6:	429a      	cmp	r2, r3
 80064b8:	d803      	bhi.n	80064c2 <HAL_SPI_Transmit+0x168>
 80064ba:	683b      	ldr	r3, [r7, #0]
 80064bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80064c0:	d102      	bne.n	80064c8 <HAL_SPI_Transmit+0x16e>
 80064c2:	683b      	ldr	r3, [r7, #0]
 80064c4:	2b00      	cmp	r3, #0
 80064c6:	d102      	bne.n	80064ce <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 80064c8:	2303      	movs	r3, #3
 80064ca:	77fb      	strb	r3, [r7, #31]
          goto error;
 80064cc:	e074      	b.n	80065b8 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 80064ce:	68fb      	ldr	r3, [r7, #12]
 80064d0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80064d2:	b29b      	uxth	r3, r3
 80064d4:	2b00      	cmp	r3, #0
 80064d6:	d1ce      	bne.n	8006476 <HAL_SPI_Transmit+0x11c>
 80064d8:	e04c      	b.n	8006574 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80064da:	68fb      	ldr	r3, [r7, #12]
 80064dc:	685b      	ldr	r3, [r3, #4]
 80064de:	2b00      	cmp	r3, #0
 80064e0:	d002      	beq.n	80064e8 <HAL_SPI_Transmit+0x18e>
 80064e2:	8afb      	ldrh	r3, [r7, #22]
 80064e4:	2b01      	cmp	r3, #1
 80064e6:	d140      	bne.n	800656a <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80064e8:	68fb      	ldr	r3, [r7, #12]
 80064ea:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80064ec:	68fb      	ldr	r3, [r7, #12]
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	330c      	adds	r3, #12
 80064f2:	7812      	ldrb	r2, [r2, #0]
 80064f4:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80064f6:	68fb      	ldr	r3, [r7, #12]
 80064f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80064fa:	1c5a      	adds	r2, r3, #1
 80064fc:	68fb      	ldr	r3, [r7, #12]
 80064fe:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8006500:	68fb      	ldr	r3, [r7, #12]
 8006502:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006504:	b29b      	uxth	r3, r3
 8006506:	3b01      	subs	r3, #1
 8006508:	b29a      	uxth	r2, r3
 800650a:	68fb      	ldr	r3, [r7, #12]
 800650c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 800650e:	e02c      	b.n	800656a <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006510:	68fb      	ldr	r3, [r7, #12]
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	689b      	ldr	r3, [r3, #8]
 8006516:	f003 0302 	and.w	r3, r3, #2
 800651a:	2b02      	cmp	r3, #2
 800651c:	d113      	bne.n	8006546 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800651e:	68fb      	ldr	r3, [r7, #12]
 8006520:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006522:	68fb      	ldr	r3, [r7, #12]
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	330c      	adds	r3, #12
 8006528:	7812      	ldrb	r2, [r2, #0]
 800652a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800652c:	68fb      	ldr	r3, [r7, #12]
 800652e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006530:	1c5a      	adds	r2, r3, #1
 8006532:	68fb      	ldr	r3, [r7, #12]
 8006534:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006536:	68fb      	ldr	r3, [r7, #12]
 8006538:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800653a:	b29b      	uxth	r3, r3
 800653c:	3b01      	subs	r3, #1
 800653e:	b29a      	uxth	r2, r3
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	86da      	strh	r2, [r3, #54]	; 0x36
 8006544:	e011      	b.n	800656a <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006546:	f7fc fcc7 	bl	8002ed8 <HAL_GetTick>
 800654a:	4602      	mov	r2, r0
 800654c:	69bb      	ldr	r3, [r7, #24]
 800654e:	1ad3      	subs	r3, r2, r3
 8006550:	683a      	ldr	r2, [r7, #0]
 8006552:	429a      	cmp	r2, r3
 8006554:	d803      	bhi.n	800655e <HAL_SPI_Transmit+0x204>
 8006556:	683b      	ldr	r3, [r7, #0]
 8006558:	f1b3 3fff 	cmp.w	r3, #4294967295
 800655c:	d102      	bne.n	8006564 <HAL_SPI_Transmit+0x20a>
 800655e:	683b      	ldr	r3, [r7, #0]
 8006560:	2b00      	cmp	r3, #0
 8006562:	d102      	bne.n	800656a <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8006564:	2303      	movs	r3, #3
 8006566:	77fb      	strb	r3, [r7, #31]
          goto error;
 8006568:	e026      	b.n	80065b8 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 800656a:	68fb      	ldr	r3, [r7, #12]
 800656c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800656e:	b29b      	uxth	r3, r3
 8006570:	2b00      	cmp	r3, #0
 8006572:	d1cd      	bne.n	8006510 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006574:	69ba      	ldr	r2, [r7, #24]
 8006576:	6839      	ldr	r1, [r7, #0]
 8006578:	68f8      	ldr	r0, [r7, #12]
 800657a:	f000 fa55 	bl	8006a28 <SPI_EndRxTxTransaction>
 800657e:	4603      	mov	r3, r0
 8006580:	2b00      	cmp	r3, #0
 8006582:	d002      	beq.n	800658a <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006584:	68fb      	ldr	r3, [r7, #12]
 8006586:	2220      	movs	r2, #32
 8006588:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800658a:	68fb      	ldr	r3, [r7, #12]
 800658c:	689b      	ldr	r3, [r3, #8]
 800658e:	2b00      	cmp	r3, #0
 8006590:	d10a      	bne.n	80065a8 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006592:	2300      	movs	r3, #0
 8006594:	613b      	str	r3, [r7, #16]
 8006596:	68fb      	ldr	r3, [r7, #12]
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	68db      	ldr	r3, [r3, #12]
 800659c:	613b      	str	r3, [r7, #16]
 800659e:	68fb      	ldr	r3, [r7, #12]
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	689b      	ldr	r3, [r3, #8]
 80065a4:	613b      	str	r3, [r7, #16]
 80065a6:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80065a8:	68fb      	ldr	r3, [r7, #12]
 80065aa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80065ac:	2b00      	cmp	r3, #0
 80065ae:	d002      	beq.n	80065b6 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 80065b0:	2301      	movs	r3, #1
 80065b2:	77fb      	strb	r3, [r7, #31]
 80065b4:	e000      	b.n	80065b8 <HAL_SPI_Transmit+0x25e>
  }

error:
 80065b6:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80065b8:	68fb      	ldr	r3, [r7, #12]
 80065ba:	2201      	movs	r2, #1
 80065bc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80065c0:	68fb      	ldr	r3, [r7, #12]
 80065c2:	2200      	movs	r2, #0
 80065c4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80065c8:	7ffb      	ldrb	r3, [r7, #31]
}
 80065ca:	4618      	mov	r0, r3
 80065cc:	3720      	adds	r7, #32
 80065ce:	46bd      	mov	sp, r7
 80065d0:	bd80      	pop	{r7, pc}

080065d2 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80065d2:	b580      	push	{r7, lr}
 80065d4:	b08c      	sub	sp, #48	; 0x30
 80065d6:	af00      	add	r7, sp, #0
 80065d8:	60f8      	str	r0, [r7, #12]
 80065da:	60b9      	str	r1, [r7, #8]
 80065dc:	607a      	str	r2, [r7, #4]
 80065de:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80065e0:	2301      	movs	r3, #1
 80065e2:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80065e4:	2300      	movs	r3, #0
 80065e6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80065ea:	68fb      	ldr	r3, [r7, #12]
 80065ec:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80065f0:	2b01      	cmp	r3, #1
 80065f2:	d101      	bne.n	80065f8 <HAL_SPI_TransmitReceive+0x26>
 80065f4:	2302      	movs	r3, #2
 80065f6:	e18a      	b.n	800690e <HAL_SPI_TransmitReceive+0x33c>
 80065f8:	68fb      	ldr	r3, [r7, #12]
 80065fa:	2201      	movs	r2, #1
 80065fc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006600:	f7fc fc6a 	bl	8002ed8 <HAL_GetTick>
 8006604:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800660c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8006610:	68fb      	ldr	r3, [r7, #12]
 8006612:	685b      	ldr	r3, [r3, #4]
 8006614:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8006616:	887b      	ldrh	r3, [r7, #2]
 8006618:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800661a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800661e:	2b01      	cmp	r3, #1
 8006620:	d00f      	beq.n	8006642 <HAL_SPI_TransmitReceive+0x70>
 8006622:	69fb      	ldr	r3, [r7, #28]
 8006624:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006628:	d107      	bne.n	800663a <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800662a:	68fb      	ldr	r3, [r7, #12]
 800662c:	689b      	ldr	r3, [r3, #8]
 800662e:	2b00      	cmp	r3, #0
 8006630:	d103      	bne.n	800663a <HAL_SPI_TransmitReceive+0x68>
 8006632:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006636:	2b04      	cmp	r3, #4
 8006638:	d003      	beq.n	8006642 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 800663a:	2302      	movs	r3, #2
 800663c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8006640:	e15b      	b.n	80068fa <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8006642:	68bb      	ldr	r3, [r7, #8]
 8006644:	2b00      	cmp	r3, #0
 8006646:	d005      	beq.n	8006654 <HAL_SPI_TransmitReceive+0x82>
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	2b00      	cmp	r3, #0
 800664c:	d002      	beq.n	8006654 <HAL_SPI_TransmitReceive+0x82>
 800664e:	887b      	ldrh	r3, [r7, #2]
 8006650:	2b00      	cmp	r3, #0
 8006652:	d103      	bne.n	800665c <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8006654:	2301      	movs	r3, #1
 8006656:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800665a:	e14e      	b.n	80068fa <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800665c:	68fb      	ldr	r3, [r7, #12]
 800665e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006662:	b2db      	uxtb	r3, r3
 8006664:	2b04      	cmp	r3, #4
 8006666:	d003      	beq.n	8006670 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8006668:	68fb      	ldr	r3, [r7, #12]
 800666a:	2205      	movs	r2, #5
 800666c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006670:	68fb      	ldr	r3, [r7, #12]
 8006672:	2200      	movs	r2, #0
 8006674:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8006676:	68fb      	ldr	r3, [r7, #12]
 8006678:	687a      	ldr	r2, [r7, #4]
 800667a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	887a      	ldrh	r2, [r7, #2]
 8006680:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8006682:	68fb      	ldr	r3, [r7, #12]
 8006684:	887a      	ldrh	r2, [r7, #2]
 8006686:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8006688:	68fb      	ldr	r3, [r7, #12]
 800668a:	68ba      	ldr	r2, [r7, #8]
 800668c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 800668e:	68fb      	ldr	r3, [r7, #12]
 8006690:	887a      	ldrh	r2, [r7, #2]
 8006692:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8006694:	68fb      	ldr	r3, [r7, #12]
 8006696:	887a      	ldrh	r2, [r7, #2]
 8006698:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800669a:	68fb      	ldr	r3, [r7, #12]
 800669c:	2200      	movs	r2, #0
 800669e:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80066a0:	68fb      	ldr	r3, [r7, #12]
 80066a2:	2200      	movs	r2, #0
 80066a4:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80066a6:	68fb      	ldr	r3, [r7, #12]
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80066b0:	2b40      	cmp	r3, #64	; 0x40
 80066b2:	d007      	beq.n	80066c4 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80066b4:	68fb      	ldr	r3, [r7, #12]
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	681a      	ldr	r2, [r3, #0]
 80066ba:	68fb      	ldr	r3, [r7, #12]
 80066bc:	681b      	ldr	r3, [r3, #0]
 80066be:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80066c2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80066c4:	68fb      	ldr	r3, [r7, #12]
 80066c6:	68db      	ldr	r3, [r3, #12]
 80066c8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80066cc:	d178      	bne.n	80067c0 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80066ce:	68fb      	ldr	r3, [r7, #12]
 80066d0:	685b      	ldr	r3, [r3, #4]
 80066d2:	2b00      	cmp	r3, #0
 80066d4:	d002      	beq.n	80066dc <HAL_SPI_TransmitReceive+0x10a>
 80066d6:	8b7b      	ldrh	r3, [r7, #26]
 80066d8:	2b01      	cmp	r3, #1
 80066da:	d166      	bne.n	80067aa <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80066dc:	68fb      	ldr	r3, [r7, #12]
 80066de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80066e0:	881a      	ldrh	r2, [r3, #0]
 80066e2:	68fb      	ldr	r3, [r7, #12]
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80066e8:	68fb      	ldr	r3, [r7, #12]
 80066ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80066ec:	1c9a      	adds	r2, r3, #2
 80066ee:	68fb      	ldr	r3, [r7, #12]
 80066f0:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80066f2:	68fb      	ldr	r3, [r7, #12]
 80066f4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80066f6:	b29b      	uxth	r3, r3
 80066f8:	3b01      	subs	r3, #1
 80066fa:	b29a      	uxth	r2, r3
 80066fc:	68fb      	ldr	r3, [r7, #12]
 80066fe:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006700:	e053      	b.n	80067aa <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006702:	68fb      	ldr	r3, [r7, #12]
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	689b      	ldr	r3, [r3, #8]
 8006708:	f003 0302 	and.w	r3, r3, #2
 800670c:	2b02      	cmp	r3, #2
 800670e:	d11b      	bne.n	8006748 <HAL_SPI_TransmitReceive+0x176>
 8006710:	68fb      	ldr	r3, [r7, #12]
 8006712:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006714:	b29b      	uxth	r3, r3
 8006716:	2b00      	cmp	r3, #0
 8006718:	d016      	beq.n	8006748 <HAL_SPI_TransmitReceive+0x176>
 800671a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800671c:	2b01      	cmp	r3, #1
 800671e:	d113      	bne.n	8006748 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006720:	68fb      	ldr	r3, [r7, #12]
 8006722:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006724:	881a      	ldrh	r2, [r3, #0]
 8006726:	68fb      	ldr	r3, [r7, #12]
 8006728:	681b      	ldr	r3, [r3, #0]
 800672a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800672c:	68fb      	ldr	r3, [r7, #12]
 800672e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006730:	1c9a      	adds	r2, r3, #2
 8006732:	68fb      	ldr	r3, [r7, #12]
 8006734:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006736:	68fb      	ldr	r3, [r7, #12]
 8006738:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800673a:	b29b      	uxth	r3, r3
 800673c:	3b01      	subs	r3, #1
 800673e:	b29a      	uxth	r2, r3
 8006740:	68fb      	ldr	r3, [r7, #12]
 8006742:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006744:	2300      	movs	r3, #0
 8006746:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006748:	68fb      	ldr	r3, [r7, #12]
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	689b      	ldr	r3, [r3, #8]
 800674e:	f003 0301 	and.w	r3, r3, #1
 8006752:	2b01      	cmp	r3, #1
 8006754:	d119      	bne.n	800678a <HAL_SPI_TransmitReceive+0x1b8>
 8006756:	68fb      	ldr	r3, [r7, #12]
 8006758:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800675a:	b29b      	uxth	r3, r3
 800675c:	2b00      	cmp	r3, #0
 800675e:	d014      	beq.n	800678a <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006760:	68fb      	ldr	r3, [r7, #12]
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	68da      	ldr	r2, [r3, #12]
 8006766:	68fb      	ldr	r3, [r7, #12]
 8006768:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800676a:	b292      	uxth	r2, r2
 800676c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800676e:	68fb      	ldr	r3, [r7, #12]
 8006770:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006772:	1c9a      	adds	r2, r3, #2
 8006774:	68fb      	ldr	r3, [r7, #12]
 8006776:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8006778:	68fb      	ldr	r3, [r7, #12]
 800677a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800677c:	b29b      	uxth	r3, r3
 800677e:	3b01      	subs	r3, #1
 8006780:	b29a      	uxth	r2, r3
 8006782:	68fb      	ldr	r3, [r7, #12]
 8006784:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006786:	2301      	movs	r3, #1
 8006788:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800678a:	f7fc fba5 	bl	8002ed8 <HAL_GetTick>
 800678e:	4602      	mov	r2, r0
 8006790:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006792:	1ad3      	subs	r3, r2, r3
 8006794:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006796:	429a      	cmp	r2, r3
 8006798:	d807      	bhi.n	80067aa <HAL_SPI_TransmitReceive+0x1d8>
 800679a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800679c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80067a0:	d003      	beq.n	80067aa <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 80067a2:	2303      	movs	r3, #3
 80067a4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80067a8:	e0a7      	b.n	80068fa <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80067aa:	68fb      	ldr	r3, [r7, #12]
 80067ac:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80067ae:	b29b      	uxth	r3, r3
 80067b0:	2b00      	cmp	r3, #0
 80067b2:	d1a6      	bne.n	8006702 <HAL_SPI_TransmitReceive+0x130>
 80067b4:	68fb      	ldr	r3, [r7, #12]
 80067b6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80067b8:	b29b      	uxth	r3, r3
 80067ba:	2b00      	cmp	r3, #0
 80067bc:	d1a1      	bne.n	8006702 <HAL_SPI_TransmitReceive+0x130>
 80067be:	e07c      	b.n	80068ba <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80067c0:	68fb      	ldr	r3, [r7, #12]
 80067c2:	685b      	ldr	r3, [r3, #4]
 80067c4:	2b00      	cmp	r3, #0
 80067c6:	d002      	beq.n	80067ce <HAL_SPI_TransmitReceive+0x1fc>
 80067c8:	8b7b      	ldrh	r3, [r7, #26]
 80067ca:	2b01      	cmp	r3, #1
 80067cc:	d16b      	bne.n	80068a6 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80067ce:	68fb      	ldr	r3, [r7, #12]
 80067d0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80067d2:	68fb      	ldr	r3, [r7, #12]
 80067d4:	681b      	ldr	r3, [r3, #0]
 80067d6:	330c      	adds	r3, #12
 80067d8:	7812      	ldrb	r2, [r2, #0]
 80067da:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80067dc:	68fb      	ldr	r3, [r7, #12]
 80067de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80067e0:	1c5a      	adds	r2, r3, #1
 80067e2:	68fb      	ldr	r3, [r7, #12]
 80067e4:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80067e6:	68fb      	ldr	r3, [r7, #12]
 80067e8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80067ea:	b29b      	uxth	r3, r3
 80067ec:	3b01      	subs	r3, #1
 80067ee:	b29a      	uxth	r2, r3
 80067f0:	68fb      	ldr	r3, [r7, #12]
 80067f2:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80067f4:	e057      	b.n	80068a6 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80067f6:	68fb      	ldr	r3, [r7, #12]
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	689b      	ldr	r3, [r3, #8]
 80067fc:	f003 0302 	and.w	r3, r3, #2
 8006800:	2b02      	cmp	r3, #2
 8006802:	d11c      	bne.n	800683e <HAL_SPI_TransmitReceive+0x26c>
 8006804:	68fb      	ldr	r3, [r7, #12]
 8006806:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006808:	b29b      	uxth	r3, r3
 800680a:	2b00      	cmp	r3, #0
 800680c:	d017      	beq.n	800683e <HAL_SPI_TransmitReceive+0x26c>
 800680e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006810:	2b01      	cmp	r3, #1
 8006812:	d114      	bne.n	800683e <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8006814:	68fb      	ldr	r3, [r7, #12]
 8006816:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006818:	68fb      	ldr	r3, [r7, #12]
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	330c      	adds	r3, #12
 800681e:	7812      	ldrb	r2, [r2, #0]
 8006820:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8006822:	68fb      	ldr	r3, [r7, #12]
 8006824:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006826:	1c5a      	adds	r2, r3, #1
 8006828:	68fb      	ldr	r3, [r7, #12]
 800682a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800682c:	68fb      	ldr	r3, [r7, #12]
 800682e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006830:	b29b      	uxth	r3, r3
 8006832:	3b01      	subs	r3, #1
 8006834:	b29a      	uxth	r2, r3
 8006836:	68fb      	ldr	r3, [r7, #12]
 8006838:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800683a:	2300      	movs	r3, #0
 800683c:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800683e:	68fb      	ldr	r3, [r7, #12]
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	689b      	ldr	r3, [r3, #8]
 8006844:	f003 0301 	and.w	r3, r3, #1
 8006848:	2b01      	cmp	r3, #1
 800684a:	d119      	bne.n	8006880 <HAL_SPI_TransmitReceive+0x2ae>
 800684c:	68fb      	ldr	r3, [r7, #12]
 800684e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006850:	b29b      	uxth	r3, r3
 8006852:	2b00      	cmp	r3, #0
 8006854:	d014      	beq.n	8006880 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8006856:	68fb      	ldr	r3, [r7, #12]
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	68da      	ldr	r2, [r3, #12]
 800685c:	68fb      	ldr	r3, [r7, #12]
 800685e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006860:	b2d2      	uxtb	r2, r2
 8006862:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8006864:	68fb      	ldr	r3, [r7, #12]
 8006866:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006868:	1c5a      	adds	r2, r3, #1
 800686a:	68fb      	ldr	r3, [r7, #12]
 800686c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800686e:	68fb      	ldr	r3, [r7, #12]
 8006870:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006872:	b29b      	uxth	r3, r3
 8006874:	3b01      	subs	r3, #1
 8006876:	b29a      	uxth	r2, r3
 8006878:	68fb      	ldr	r3, [r7, #12]
 800687a:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800687c:	2301      	movs	r3, #1
 800687e:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8006880:	f7fc fb2a 	bl	8002ed8 <HAL_GetTick>
 8006884:	4602      	mov	r2, r0
 8006886:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006888:	1ad3      	subs	r3, r2, r3
 800688a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800688c:	429a      	cmp	r2, r3
 800688e:	d803      	bhi.n	8006898 <HAL_SPI_TransmitReceive+0x2c6>
 8006890:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006892:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006896:	d102      	bne.n	800689e <HAL_SPI_TransmitReceive+0x2cc>
 8006898:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800689a:	2b00      	cmp	r3, #0
 800689c:	d103      	bne.n	80068a6 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 800689e:	2303      	movs	r3, #3
 80068a0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80068a4:	e029      	b.n	80068fa <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80068a6:	68fb      	ldr	r3, [r7, #12]
 80068a8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80068aa:	b29b      	uxth	r3, r3
 80068ac:	2b00      	cmp	r3, #0
 80068ae:	d1a2      	bne.n	80067f6 <HAL_SPI_TransmitReceive+0x224>
 80068b0:	68fb      	ldr	r3, [r7, #12]
 80068b2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80068b4:	b29b      	uxth	r3, r3
 80068b6:	2b00      	cmp	r3, #0
 80068b8:	d19d      	bne.n	80067f6 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80068ba:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80068bc:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80068be:	68f8      	ldr	r0, [r7, #12]
 80068c0:	f000 f8b2 	bl	8006a28 <SPI_EndRxTxTransaction>
 80068c4:	4603      	mov	r3, r0
 80068c6:	2b00      	cmp	r3, #0
 80068c8:	d006      	beq.n	80068d8 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 80068ca:	2301      	movs	r3, #1
 80068cc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80068d0:	68fb      	ldr	r3, [r7, #12]
 80068d2:	2220      	movs	r2, #32
 80068d4:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 80068d6:	e010      	b.n	80068fa <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80068d8:	68fb      	ldr	r3, [r7, #12]
 80068da:	689b      	ldr	r3, [r3, #8]
 80068dc:	2b00      	cmp	r3, #0
 80068de:	d10b      	bne.n	80068f8 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80068e0:	2300      	movs	r3, #0
 80068e2:	617b      	str	r3, [r7, #20]
 80068e4:	68fb      	ldr	r3, [r7, #12]
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	68db      	ldr	r3, [r3, #12]
 80068ea:	617b      	str	r3, [r7, #20]
 80068ec:	68fb      	ldr	r3, [r7, #12]
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	689b      	ldr	r3, [r3, #8]
 80068f2:	617b      	str	r3, [r7, #20]
 80068f4:	697b      	ldr	r3, [r7, #20]
 80068f6:	e000      	b.n	80068fa <HAL_SPI_TransmitReceive+0x328>
  }

error :
 80068f8:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80068fa:	68fb      	ldr	r3, [r7, #12]
 80068fc:	2201      	movs	r2, #1
 80068fe:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8006902:	68fb      	ldr	r3, [r7, #12]
 8006904:	2200      	movs	r2, #0
 8006906:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800690a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 800690e:	4618      	mov	r0, r3
 8006910:	3730      	adds	r7, #48	; 0x30
 8006912:	46bd      	mov	sp, r7
 8006914:	bd80      	pop	{r7, pc}
	...

08006918 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006918:	b580      	push	{r7, lr}
 800691a:	b088      	sub	sp, #32
 800691c:	af00      	add	r7, sp, #0
 800691e:	60f8      	str	r0, [r7, #12]
 8006920:	60b9      	str	r1, [r7, #8]
 8006922:	603b      	str	r3, [r7, #0]
 8006924:	4613      	mov	r3, r2
 8006926:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8006928:	f7fc fad6 	bl	8002ed8 <HAL_GetTick>
 800692c:	4602      	mov	r2, r0
 800692e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006930:	1a9b      	subs	r3, r3, r2
 8006932:	683a      	ldr	r2, [r7, #0]
 8006934:	4413      	add	r3, r2
 8006936:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8006938:	f7fc face 	bl	8002ed8 <HAL_GetTick>
 800693c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800693e:	4b39      	ldr	r3, [pc, #228]	; (8006a24 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8006940:	681b      	ldr	r3, [r3, #0]
 8006942:	015b      	lsls	r3, r3, #5
 8006944:	0d1b      	lsrs	r3, r3, #20
 8006946:	69fa      	ldr	r2, [r7, #28]
 8006948:	fb02 f303 	mul.w	r3, r2, r3
 800694c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800694e:	e054      	b.n	80069fa <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006950:	683b      	ldr	r3, [r7, #0]
 8006952:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006956:	d050      	beq.n	80069fa <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006958:	f7fc fabe 	bl	8002ed8 <HAL_GetTick>
 800695c:	4602      	mov	r2, r0
 800695e:	69bb      	ldr	r3, [r7, #24]
 8006960:	1ad3      	subs	r3, r2, r3
 8006962:	69fa      	ldr	r2, [r7, #28]
 8006964:	429a      	cmp	r2, r3
 8006966:	d902      	bls.n	800696e <SPI_WaitFlagStateUntilTimeout+0x56>
 8006968:	69fb      	ldr	r3, [r7, #28]
 800696a:	2b00      	cmp	r3, #0
 800696c:	d13d      	bne.n	80069ea <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800696e:	68fb      	ldr	r3, [r7, #12]
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	685a      	ldr	r2, [r3, #4]
 8006974:	68fb      	ldr	r3, [r7, #12]
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800697c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800697e:	68fb      	ldr	r3, [r7, #12]
 8006980:	685b      	ldr	r3, [r3, #4]
 8006982:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006986:	d111      	bne.n	80069ac <SPI_WaitFlagStateUntilTimeout+0x94>
 8006988:	68fb      	ldr	r3, [r7, #12]
 800698a:	689b      	ldr	r3, [r3, #8]
 800698c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006990:	d004      	beq.n	800699c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006992:	68fb      	ldr	r3, [r7, #12]
 8006994:	689b      	ldr	r3, [r3, #8]
 8006996:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800699a:	d107      	bne.n	80069ac <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800699c:	68fb      	ldr	r3, [r7, #12]
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	681a      	ldr	r2, [r3, #0]
 80069a2:	68fb      	ldr	r3, [r7, #12]
 80069a4:	681b      	ldr	r3, [r3, #0]
 80069a6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80069aa:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80069ac:	68fb      	ldr	r3, [r7, #12]
 80069ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80069b0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80069b4:	d10f      	bne.n	80069d6 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80069b6:	68fb      	ldr	r3, [r7, #12]
 80069b8:	681b      	ldr	r3, [r3, #0]
 80069ba:	681a      	ldr	r2, [r3, #0]
 80069bc:	68fb      	ldr	r3, [r7, #12]
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80069c4:	601a      	str	r2, [r3, #0]
 80069c6:	68fb      	ldr	r3, [r7, #12]
 80069c8:	681b      	ldr	r3, [r3, #0]
 80069ca:	681a      	ldr	r2, [r3, #0]
 80069cc:	68fb      	ldr	r3, [r7, #12]
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80069d4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80069d6:	68fb      	ldr	r3, [r7, #12]
 80069d8:	2201      	movs	r2, #1
 80069da:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80069de:	68fb      	ldr	r3, [r7, #12]
 80069e0:	2200      	movs	r2, #0
 80069e2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80069e6:	2303      	movs	r3, #3
 80069e8:	e017      	b.n	8006a1a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80069ea:	697b      	ldr	r3, [r7, #20]
 80069ec:	2b00      	cmp	r3, #0
 80069ee:	d101      	bne.n	80069f4 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80069f0:	2300      	movs	r3, #0
 80069f2:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80069f4:	697b      	ldr	r3, [r7, #20]
 80069f6:	3b01      	subs	r3, #1
 80069f8:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80069fa:	68fb      	ldr	r3, [r7, #12]
 80069fc:	681b      	ldr	r3, [r3, #0]
 80069fe:	689a      	ldr	r2, [r3, #8]
 8006a00:	68bb      	ldr	r3, [r7, #8]
 8006a02:	4013      	ands	r3, r2
 8006a04:	68ba      	ldr	r2, [r7, #8]
 8006a06:	429a      	cmp	r2, r3
 8006a08:	bf0c      	ite	eq
 8006a0a:	2301      	moveq	r3, #1
 8006a0c:	2300      	movne	r3, #0
 8006a0e:	b2db      	uxtb	r3, r3
 8006a10:	461a      	mov	r2, r3
 8006a12:	79fb      	ldrb	r3, [r7, #7]
 8006a14:	429a      	cmp	r2, r3
 8006a16:	d19b      	bne.n	8006950 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8006a18:	2300      	movs	r3, #0
}
 8006a1a:	4618      	mov	r0, r3
 8006a1c:	3720      	adds	r7, #32
 8006a1e:	46bd      	mov	sp, r7
 8006a20:	bd80      	pop	{r7, pc}
 8006a22:	bf00      	nop
 8006a24:	20000518 	.word	0x20000518

08006a28 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006a28:	b580      	push	{r7, lr}
 8006a2a:	b088      	sub	sp, #32
 8006a2c:	af02      	add	r7, sp, #8
 8006a2e:	60f8      	str	r0, [r7, #12]
 8006a30:	60b9      	str	r1, [r7, #8]
 8006a32:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8006a34:	4b1b      	ldr	r3, [pc, #108]	; (8006aa4 <SPI_EndRxTxTransaction+0x7c>)
 8006a36:	681b      	ldr	r3, [r3, #0]
 8006a38:	4a1b      	ldr	r2, [pc, #108]	; (8006aa8 <SPI_EndRxTxTransaction+0x80>)
 8006a3a:	fba2 2303 	umull	r2, r3, r2, r3
 8006a3e:	0d5b      	lsrs	r3, r3, #21
 8006a40:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8006a44:	fb02 f303 	mul.w	r3, r2, r3
 8006a48:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006a4a:	68fb      	ldr	r3, [r7, #12]
 8006a4c:	685b      	ldr	r3, [r3, #4]
 8006a4e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006a52:	d112      	bne.n	8006a7a <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	9300      	str	r3, [sp, #0]
 8006a58:	68bb      	ldr	r3, [r7, #8]
 8006a5a:	2200      	movs	r2, #0
 8006a5c:	2180      	movs	r1, #128	; 0x80
 8006a5e:	68f8      	ldr	r0, [r7, #12]
 8006a60:	f7ff ff5a 	bl	8006918 <SPI_WaitFlagStateUntilTimeout>
 8006a64:	4603      	mov	r3, r0
 8006a66:	2b00      	cmp	r3, #0
 8006a68:	d016      	beq.n	8006a98 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006a6a:	68fb      	ldr	r3, [r7, #12]
 8006a6c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006a6e:	f043 0220 	orr.w	r2, r3, #32
 8006a72:	68fb      	ldr	r3, [r7, #12]
 8006a74:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8006a76:	2303      	movs	r3, #3
 8006a78:	e00f      	b.n	8006a9a <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8006a7a:	697b      	ldr	r3, [r7, #20]
 8006a7c:	2b00      	cmp	r3, #0
 8006a7e:	d00a      	beq.n	8006a96 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8006a80:	697b      	ldr	r3, [r7, #20]
 8006a82:	3b01      	subs	r3, #1
 8006a84:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8006a86:	68fb      	ldr	r3, [r7, #12]
 8006a88:	681b      	ldr	r3, [r3, #0]
 8006a8a:	689b      	ldr	r3, [r3, #8]
 8006a8c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006a90:	2b80      	cmp	r3, #128	; 0x80
 8006a92:	d0f2      	beq.n	8006a7a <SPI_EndRxTxTransaction+0x52>
 8006a94:	e000      	b.n	8006a98 <SPI_EndRxTxTransaction+0x70>
        break;
 8006a96:	bf00      	nop
  }

  return HAL_OK;
 8006a98:	2300      	movs	r3, #0
}
 8006a9a:	4618      	mov	r0, r3
 8006a9c:	3718      	adds	r7, #24
 8006a9e:	46bd      	mov	sp, r7
 8006aa0:	bd80      	pop	{r7, pc}
 8006aa2:	bf00      	nop
 8006aa4:	20000518 	.word	0x20000518
 8006aa8:	165e9f81 	.word	0x165e9f81

08006aac <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006aac:	b580      	push	{r7, lr}
 8006aae:	b082      	sub	sp, #8
 8006ab0:	af00      	add	r7, sp, #0
 8006ab2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	2b00      	cmp	r3, #0
 8006ab8:	d101      	bne.n	8006abe <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006aba:	2301      	movs	r3, #1
 8006abc:	e041      	b.n	8006b42 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006ac4:	b2db      	uxtb	r3, r3
 8006ac6:	2b00      	cmp	r3, #0
 8006ac8:	d106      	bne.n	8006ad8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	2200      	movs	r2, #0
 8006ace:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006ad2:	6878      	ldr	r0, [r7, #4]
 8006ad4:	f7fc f844 	bl	8002b60 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	2202      	movs	r2, #2
 8006adc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	681a      	ldr	r2, [r3, #0]
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	3304      	adds	r3, #4
 8006ae8:	4619      	mov	r1, r3
 8006aea:	4610      	mov	r0, r2
 8006aec:	f000 fd3a 	bl	8007564 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	2201      	movs	r2, #1
 8006af4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	2201      	movs	r2, #1
 8006afc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	2201      	movs	r2, #1
 8006b04:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	2201      	movs	r2, #1
 8006b0c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	2201      	movs	r2, #1
 8006b14:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	2201      	movs	r2, #1
 8006b1c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	2201      	movs	r2, #1
 8006b24:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	2201      	movs	r2, #1
 8006b2c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	2201      	movs	r2, #1
 8006b34:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	2201      	movs	r2, #1
 8006b3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006b40:	2300      	movs	r3, #0
}
 8006b42:	4618      	mov	r0, r3
 8006b44:	3708      	adds	r7, #8
 8006b46:	46bd      	mov	sp, r7
 8006b48:	bd80      	pop	{r7, pc}
	...

08006b4c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8006b4c:	b480      	push	{r7}
 8006b4e:	b085      	sub	sp, #20
 8006b50:	af00      	add	r7, sp, #0
 8006b52:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006b5a:	b2db      	uxtb	r3, r3
 8006b5c:	2b01      	cmp	r3, #1
 8006b5e:	d001      	beq.n	8006b64 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8006b60:	2301      	movs	r3, #1
 8006b62:	e03c      	b.n	8006bde <HAL_TIM_Base_Start+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	2202      	movs	r2, #2
 8006b68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	4a1e      	ldr	r2, [pc, #120]	; (8006bec <HAL_TIM_Base_Start+0xa0>)
 8006b72:	4293      	cmp	r3, r2
 8006b74:	d018      	beq.n	8006ba8 <HAL_TIM_Base_Start+0x5c>
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	681b      	ldr	r3, [r3, #0]
 8006b7a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006b7e:	d013      	beq.n	8006ba8 <HAL_TIM_Base_Start+0x5c>
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	4a1a      	ldr	r2, [pc, #104]	; (8006bf0 <HAL_TIM_Base_Start+0xa4>)
 8006b86:	4293      	cmp	r3, r2
 8006b88:	d00e      	beq.n	8006ba8 <HAL_TIM_Base_Start+0x5c>
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	681b      	ldr	r3, [r3, #0]
 8006b8e:	4a19      	ldr	r2, [pc, #100]	; (8006bf4 <HAL_TIM_Base_Start+0xa8>)
 8006b90:	4293      	cmp	r3, r2
 8006b92:	d009      	beq.n	8006ba8 <HAL_TIM_Base_Start+0x5c>
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	4a17      	ldr	r2, [pc, #92]	; (8006bf8 <HAL_TIM_Base_Start+0xac>)
 8006b9a:	4293      	cmp	r3, r2
 8006b9c:	d004      	beq.n	8006ba8 <HAL_TIM_Base_Start+0x5c>
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	4a16      	ldr	r2, [pc, #88]	; (8006bfc <HAL_TIM_Base_Start+0xb0>)
 8006ba4:	4293      	cmp	r3, r2
 8006ba6:	d111      	bne.n	8006bcc <HAL_TIM_Base_Start+0x80>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	689b      	ldr	r3, [r3, #8]
 8006bae:	f003 0307 	and.w	r3, r3, #7
 8006bb2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006bb4:	68fb      	ldr	r3, [r7, #12]
 8006bb6:	2b06      	cmp	r3, #6
 8006bb8:	d010      	beq.n	8006bdc <HAL_TIM_Base_Start+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	681b      	ldr	r3, [r3, #0]
 8006bbe:	681a      	ldr	r2, [r3, #0]
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	f042 0201 	orr.w	r2, r2, #1
 8006bc8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006bca:	e007      	b.n	8006bdc <HAL_TIM_Base_Start+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	681b      	ldr	r3, [r3, #0]
 8006bd0:	681a      	ldr	r2, [r3, #0]
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	f042 0201 	orr.w	r2, r2, #1
 8006bda:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006bdc:	2300      	movs	r3, #0
}
 8006bde:	4618      	mov	r0, r3
 8006be0:	3714      	adds	r7, #20
 8006be2:	46bd      	mov	sp, r7
 8006be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006be8:	4770      	bx	lr
 8006bea:	bf00      	nop
 8006bec:	40010000 	.word	0x40010000
 8006bf0:	40000400 	.word	0x40000400
 8006bf4:	40000800 	.word	0x40000800
 8006bf8:	40000c00 	.word	0x40000c00
 8006bfc:	40014000 	.word	0x40014000

08006c00 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 8006c00:	b480      	push	{r7}
 8006c02:	b083      	sub	sp, #12
 8006c04:	af00      	add	r7, sp, #0
 8006c06:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	681b      	ldr	r3, [r3, #0]
 8006c0c:	6a1a      	ldr	r2, [r3, #32]
 8006c0e:	f241 1311 	movw	r3, #4369	; 0x1111
 8006c12:	4013      	ands	r3, r2
 8006c14:	2b00      	cmp	r3, #0
 8006c16:	d10f      	bne.n	8006c38 <HAL_TIM_Base_Stop+0x38>
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	681b      	ldr	r3, [r3, #0]
 8006c1c:	6a1a      	ldr	r2, [r3, #32]
 8006c1e:	f240 4344 	movw	r3, #1092	; 0x444
 8006c22:	4013      	ands	r3, r2
 8006c24:	2b00      	cmp	r3, #0
 8006c26:	d107      	bne.n	8006c38 <HAL_TIM_Base_Stop+0x38>
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	681b      	ldr	r3, [r3, #0]
 8006c2c:	681a      	ldr	r2, [r3, #0]
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	681b      	ldr	r3, [r3, #0]
 8006c32:	f022 0201 	bic.w	r2, r2, #1
 8006c36:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	2201      	movs	r2, #1
 8006c3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8006c40:	2300      	movs	r3, #0
}
 8006c42:	4618      	mov	r0, r3
 8006c44:	370c      	adds	r7, #12
 8006c46:	46bd      	mov	sp, r7
 8006c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c4c:	4770      	bx	lr
	...

08006c50 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006c50:	b480      	push	{r7}
 8006c52:	b085      	sub	sp, #20
 8006c54:	af00      	add	r7, sp, #0
 8006c56:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006c5e:	b2db      	uxtb	r3, r3
 8006c60:	2b01      	cmp	r3, #1
 8006c62:	d001      	beq.n	8006c68 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006c64:	2301      	movs	r3, #1
 8006c66:	e044      	b.n	8006cf2 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	2202      	movs	r2, #2
 8006c6c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	68da      	ldr	r2, [r3, #12]
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	681b      	ldr	r3, [r3, #0]
 8006c7a:	f042 0201 	orr.w	r2, r2, #1
 8006c7e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	4a1e      	ldr	r2, [pc, #120]	; (8006d00 <HAL_TIM_Base_Start_IT+0xb0>)
 8006c86:	4293      	cmp	r3, r2
 8006c88:	d018      	beq.n	8006cbc <HAL_TIM_Base_Start_IT+0x6c>
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006c92:	d013      	beq.n	8006cbc <HAL_TIM_Base_Start_IT+0x6c>
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	4a1a      	ldr	r2, [pc, #104]	; (8006d04 <HAL_TIM_Base_Start_IT+0xb4>)
 8006c9a:	4293      	cmp	r3, r2
 8006c9c:	d00e      	beq.n	8006cbc <HAL_TIM_Base_Start_IT+0x6c>
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	681b      	ldr	r3, [r3, #0]
 8006ca2:	4a19      	ldr	r2, [pc, #100]	; (8006d08 <HAL_TIM_Base_Start_IT+0xb8>)
 8006ca4:	4293      	cmp	r3, r2
 8006ca6:	d009      	beq.n	8006cbc <HAL_TIM_Base_Start_IT+0x6c>
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	4a17      	ldr	r2, [pc, #92]	; (8006d0c <HAL_TIM_Base_Start_IT+0xbc>)
 8006cae:	4293      	cmp	r3, r2
 8006cb0:	d004      	beq.n	8006cbc <HAL_TIM_Base_Start_IT+0x6c>
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	681b      	ldr	r3, [r3, #0]
 8006cb6:	4a16      	ldr	r2, [pc, #88]	; (8006d10 <HAL_TIM_Base_Start_IT+0xc0>)
 8006cb8:	4293      	cmp	r3, r2
 8006cba:	d111      	bne.n	8006ce0 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	689b      	ldr	r3, [r3, #8]
 8006cc2:	f003 0307 	and.w	r3, r3, #7
 8006cc6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006cc8:	68fb      	ldr	r3, [r7, #12]
 8006cca:	2b06      	cmp	r3, #6
 8006ccc:	d010      	beq.n	8006cf0 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	681a      	ldr	r2, [r3, #0]
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	f042 0201 	orr.w	r2, r2, #1
 8006cdc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006cde:	e007      	b.n	8006cf0 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	681b      	ldr	r3, [r3, #0]
 8006ce4:	681a      	ldr	r2, [r3, #0]
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	681b      	ldr	r3, [r3, #0]
 8006cea:	f042 0201 	orr.w	r2, r2, #1
 8006cee:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006cf0:	2300      	movs	r3, #0
}
 8006cf2:	4618      	mov	r0, r3
 8006cf4:	3714      	adds	r7, #20
 8006cf6:	46bd      	mov	sp, r7
 8006cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cfc:	4770      	bx	lr
 8006cfe:	bf00      	nop
 8006d00:	40010000 	.word	0x40010000
 8006d04:	40000400 	.word	0x40000400
 8006d08:	40000800 	.word	0x40000800
 8006d0c:	40000c00 	.word	0x40000c00
 8006d10:	40014000 	.word	0x40014000

08006d14 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006d14:	b580      	push	{r7, lr}
 8006d16:	b082      	sub	sp, #8
 8006d18:	af00      	add	r7, sp, #0
 8006d1a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	2b00      	cmp	r3, #0
 8006d20:	d101      	bne.n	8006d26 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006d22:	2301      	movs	r3, #1
 8006d24:	e041      	b.n	8006daa <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006d2c:	b2db      	uxtb	r3, r3
 8006d2e:	2b00      	cmp	r3, #0
 8006d30:	d106      	bne.n	8006d40 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	2200      	movs	r2, #0
 8006d36:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006d3a:	6878      	ldr	r0, [r7, #4]
 8006d3c:	f000 f839 	bl	8006db2 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	2202      	movs	r2, #2
 8006d44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	681a      	ldr	r2, [r3, #0]
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	3304      	adds	r3, #4
 8006d50:	4619      	mov	r1, r3
 8006d52:	4610      	mov	r0, r2
 8006d54:	f000 fc06 	bl	8007564 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	2201      	movs	r2, #1
 8006d5c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	2201      	movs	r2, #1
 8006d64:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	2201      	movs	r2, #1
 8006d6c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	2201      	movs	r2, #1
 8006d74:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	2201      	movs	r2, #1
 8006d7c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	2201      	movs	r2, #1
 8006d84:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	2201      	movs	r2, #1
 8006d8c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	2201      	movs	r2, #1
 8006d94:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	2201      	movs	r2, #1
 8006d9c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	2201      	movs	r2, #1
 8006da4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006da8:	2300      	movs	r3, #0
}
 8006daa:	4618      	mov	r0, r3
 8006dac:	3708      	adds	r7, #8
 8006dae:	46bd      	mov	sp, r7
 8006db0:	bd80      	pop	{r7, pc}

08006db2 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8006db2:	b480      	push	{r7}
 8006db4:	b083      	sub	sp, #12
 8006db6:	af00      	add	r7, sp, #0
 8006db8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8006dba:	bf00      	nop
 8006dbc:	370c      	adds	r7, #12
 8006dbe:	46bd      	mov	sp, r7
 8006dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dc4:	4770      	bx	lr
	...

08006dc8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006dc8:	b580      	push	{r7, lr}
 8006dca:	b084      	sub	sp, #16
 8006dcc:	af00      	add	r7, sp, #0
 8006dce:	6078      	str	r0, [r7, #4]
 8006dd0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006dd2:	683b      	ldr	r3, [r7, #0]
 8006dd4:	2b00      	cmp	r3, #0
 8006dd6:	d109      	bne.n	8006dec <HAL_TIM_PWM_Start+0x24>
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006dde:	b2db      	uxtb	r3, r3
 8006de0:	2b01      	cmp	r3, #1
 8006de2:	bf14      	ite	ne
 8006de4:	2301      	movne	r3, #1
 8006de6:	2300      	moveq	r3, #0
 8006de8:	b2db      	uxtb	r3, r3
 8006dea:	e022      	b.n	8006e32 <HAL_TIM_PWM_Start+0x6a>
 8006dec:	683b      	ldr	r3, [r7, #0]
 8006dee:	2b04      	cmp	r3, #4
 8006df0:	d109      	bne.n	8006e06 <HAL_TIM_PWM_Start+0x3e>
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8006df8:	b2db      	uxtb	r3, r3
 8006dfa:	2b01      	cmp	r3, #1
 8006dfc:	bf14      	ite	ne
 8006dfe:	2301      	movne	r3, #1
 8006e00:	2300      	moveq	r3, #0
 8006e02:	b2db      	uxtb	r3, r3
 8006e04:	e015      	b.n	8006e32 <HAL_TIM_PWM_Start+0x6a>
 8006e06:	683b      	ldr	r3, [r7, #0]
 8006e08:	2b08      	cmp	r3, #8
 8006e0a:	d109      	bne.n	8006e20 <HAL_TIM_PWM_Start+0x58>
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006e12:	b2db      	uxtb	r3, r3
 8006e14:	2b01      	cmp	r3, #1
 8006e16:	bf14      	ite	ne
 8006e18:	2301      	movne	r3, #1
 8006e1a:	2300      	moveq	r3, #0
 8006e1c:	b2db      	uxtb	r3, r3
 8006e1e:	e008      	b.n	8006e32 <HAL_TIM_PWM_Start+0x6a>
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006e26:	b2db      	uxtb	r3, r3
 8006e28:	2b01      	cmp	r3, #1
 8006e2a:	bf14      	ite	ne
 8006e2c:	2301      	movne	r3, #1
 8006e2e:	2300      	moveq	r3, #0
 8006e30:	b2db      	uxtb	r3, r3
 8006e32:	2b00      	cmp	r3, #0
 8006e34:	d001      	beq.n	8006e3a <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8006e36:	2301      	movs	r3, #1
 8006e38:	e068      	b.n	8006f0c <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006e3a:	683b      	ldr	r3, [r7, #0]
 8006e3c:	2b00      	cmp	r3, #0
 8006e3e:	d104      	bne.n	8006e4a <HAL_TIM_PWM_Start+0x82>
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	2202      	movs	r2, #2
 8006e44:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006e48:	e013      	b.n	8006e72 <HAL_TIM_PWM_Start+0xaa>
 8006e4a:	683b      	ldr	r3, [r7, #0]
 8006e4c:	2b04      	cmp	r3, #4
 8006e4e:	d104      	bne.n	8006e5a <HAL_TIM_PWM_Start+0x92>
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	2202      	movs	r2, #2
 8006e54:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006e58:	e00b      	b.n	8006e72 <HAL_TIM_PWM_Start+0xaa>
 8006e5a:	683b      	ldr	r3, [r7, #0]
 8006e5c:	2b08      	cmp	r3, #8
 8006e5e:	d104      	bne.n	8006e6a <HAL_TIM_PWM_Start+0xa2>
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	2202      	movs	r2, #2
 8006e64:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006e68:	e003      	b.n	8006e72 <HAL_TIM_PWM_Start+0xaa>
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	2202      	movs	r2, #2
 8006e6e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	681b      	ldr	r3, [r3, #0]
 8006e76:	2201      	movs	r2, #1
 8006e78:	6839      	ldr	r1, [r7, #0]
 8006e7a:	4618      	mov	r0, r3
 8006e7c:	f000 fe18 	bl	8007ab0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	4a23      	ldr	r2, [pc, #140]	; (8006f14 <HAL_TIM_PWM_Start+0x14c>)
 8006e86:	4293      	cmp	r3, r2
 8006e88:	d107      	bne.n	8006e9a <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	681b      	ldr	r3, [r3, #0]
 8006e8e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	681b      	ldr	r3, [r3, #0]
 8006e94:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006e98:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	681b      	ldr	r3, [r3, #0]
 8006e9e:	4a1d      	ldr	r2, [pc, #116]	; (8006f14 <HAL_TIM_PWM_Start+0x14c>)
 8006ea0:	4293      	cmp	r3, r2
 8006ea2:	d018      	beq.n	8006ed6 <HAL_TIM_PWM_Start+0x10e>
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	681b      	ldr	r3, [r3, #0]
 8006ea8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006eac:	d013      	beq.n	8006ed6 <HAL_TIM_PWM_Start+0x10e>
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	681b      	ldr	r3, [r3, #0]
 8006eb2:	4a19      	ldr	r2, [pc, #100]	; (8006f18 <HAL_TIM_PWM_Start+0x150>)
 8006eb4:	4293      	cmp	r3, r2
 8006eb6:	d00e      	beq.n	8006ed6 <HAL_TIM_PWM_Start+0x10e>
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	4a17      	ldr	r2, [pc, #92]	; (8006f1c <HAL_TIM_PWM_Start+0x154>)
 8006ebe:	4293      	cmp	r3, r2
 8006ec0:	d009      	beq.n	8006ed6 <HAL_TIM_PWM_Start+0x10e>
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	681b      	ldr	r3, [r3, #0]
 8006ec6:	4a16      	ldr	r2, [pc, #88]	; (8006f20 <HAL_TIM_PWM_Start+0x158>)
 8006ec8:	4293      	cmp	r3, r2
 8006eca:	d004      	beq.n	8006ed6 <HAL_TIM_PWM_Start+0x10e>
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	681b      	ldr	r3, [r3, #0]
 8006ed0:	4a14      	ldr	r2, [pc, #80]	; (8006f24 <HAL_TIM_PWM_Start+0x15c>)
 8006ed2:	4293      	cmp	r3, r2
 8006ed4:	d111      	bne.n	8006efa <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	681b      	ldr	r3, [r3, #0]
 8006eda:	689b      	ldr	r3, [r3, #8]
 8006edc:	f003 0307 	and.w	r3, r3, #7
 8006ee0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006ee2:	68fb      	ldr	r3, [r7, #12]
 8006ee4:	2b06      	cmp	r3, #6
 8006ee6:	d010      	beq.n	8006f0a <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	681b      	ldr	r3, [r3, #0]
 8006eec:	681a      	ldr	r2, [r3, #0]
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	681b      	ldr	r3, [r3, #0]
 8006ef2:	f042 0201 	orr.w	r2, r2, #1
 8006ef6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006ef8:	e007      	b.n	8006f0a <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	681b      	ldr	r3, [r3, #0]
 8006efe:	681a      	ldr	r2, [r3, #0]
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	f042 0201 	orr.w	r2, r2, #1
 8006f08:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006f0a:	2300      	movs	r3, #0
}
 8006f0c:	4618      	mov	r0, r3
 8006f0e:	3710      	adds	r7, #16
 8006f10:	46bd      	mov	sp, r7
 8006f12:	bd80      	pop	{r7, pc}
 8006f14:	40010000 	.word	0x40010000
 8006f18:	40000400 	.word	0x40000400
 8006f1c:	40000800 	.word	0x40000800
 8006f20:	40000c00 	.word	0x40000c00
 8006f24:	40014000 	.word	0x40014000

08006f28 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006f28:	b580      	push	{r7, lr}
 8006f2a:	b082      	sub	sp, #8
 8006f2c:	af00      	add	r7, sp, #0
 8006f2e:	6078      	str	r0, [r7, #4]
 8006f30:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	681b      	ldr	r3, [r3, #0]
 8006f36:	2200      	movs	r2, #0
 8006f38:	6839      	ldr	r1, [r7, #0]
 8006f3a:	4618      	mov	r0, r3
 8006f3c:	f000 fdb8 	bl	8007ab0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	681b      	ldr	r3, [r3, #0]
 8006f44:	4a29      	ldr	r2, [pc, #164]	; (8006fec <HAL_TIM_PWM_Stop+0xc4>)
 8006f46:	4293      	cmp	r3, r2
 8006f48:	d117      	bne.n	8006f7a <HAL_TIM_PWM_Stop+0x52>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	681b      	ldr	r3, [r3, #0]
 8006f4e:	6a1a      	ldr	r2, [r3, #32]
 8006f50:	f241 1311 	movw	r3, #4369	; 0x1111
 8006f54:	4013      	ands	r3, r2
 8006f56:	2b00      	cmp	r3, #0
 8006f58:	d10f      	bne.n	8006f7a <HAL_TIM_PWM_Stop+0x52>
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	681b      	ldr	r3, [r3, #0]
 8006f5e:	6a1a      	ldr	r2, [r3, #32]
 8006f60:	f240 4344 	movw	r3, #1092	; 0x444
 8006f64:	4013      	ands	r3, r2
 8006f66:	2b00      	cmp	r3, #0
 8006f68:	d107      	bne.n	8006f7a <HAL_TIM_PWM_Stop+0x52>
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	681b      	ldr	r3, [r3, #0]
 8006f6e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	681b      	ldr	r3, [r3, #0]
 8006f74:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006f78:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	681b      	ldr	r3, [r3, #0]
 8006f7e:	6a1a      	ldr	r2, [r3, #32]
 8006f80:	f241 1311 	movw	r3, #4369	; 0x1111
 8006f84:	4013      	ands	r3, r2
 8006f86:	2b00      	cmp	r3, #0
 8006f88:	d10f      	bne.n	8006faa <HAL_TIM_PWM_Stop+0x82>
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	6a1a      	ldr	r2, [r3, #32]
 8006f90:	f240 4344 	movw	r3, #1092	; 0x444
 8006f94:	4013      	ands	r3, r2
 8006f96:	2b00      	cmp	r3, #0
 8006f98:	d107      	bne.n	8006faa <HAL_TIM_PWM_Stop+0x82>
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	681b      	ldr	r3, [r3, #0]
 8006f9e:	681a      	ldr	r2, [r3, #0]
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	681b      	ldr	r3, [r3, #0]
 8006fa4:	f022 0201 	bic.w	r2, r2, #1
 8006fa8:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8006faa:	683b      	ldr	r3, [r7, #0]
 8006fac:	2b00      	cmp	r3, #0
 8006fae:	d104      	bne.n	8006fba <HAL_TIM_PWM_Stop+0x92>
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	2201      	movs	r2, #1
 8006fb4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006fb8:	e013      	b.n	8006fe2 <HAL_TIM_PWM_Stop+0xba>
 8006fba:	683b      	ldr	r3, [r7, #0]
 8006fbc:	2b04      	cmp	r3, #4
 8006fbe:	d104      	bne.n	8006fca <HAL_TIM_PWM_Stop+0xa2>
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	2201      	movs	r2, #1
 8006fc4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006fc8:	e00b      	b.n	8006fe2 <HAL_TIM_PWM_Stop+0xba>
 8006fca:	683b      	ldr	r3, [r7, #0]
 8006fcc:	2b08      	cmp	r3, #8
 8006fce:	d104      	bne.n	8006fda <HAL_TIM_PWM_Stop+0xb2>
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	2201      	movs	r2, #1
 8006fd4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006fd8:	e003      	b.n	8006fe2 <HAL_TIM_PWM_Stop+0xba>
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	2201      	movs	r2, #1
 8006fde:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Return function status */
  return HAL_OK;
 8006fe2:	2300      	movs	r3, #0
}
 8006fe4:	4618      	mov	r0, r3
 8006fe6:	3708      	adds	r7, #8
 8006fe8:	46bd      	mov	sp, r7
 8006fea:	bd80      	pop	{r7, pc}
 8006fec:	40010000 	.word	0x40010000

08006ff0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006ff0:	b580      	push	{r7, lr}
 8006ff2:	b082      	sub	sp, #8
 8006ff4:	af00      	add	r7, sp, #0
 8006ff6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	691b      	ldr	r3, [r3, #16]
 8006ffe:	f003 0302 	and.w	r3, r3, #2
 8007002:	2b02      	cmp	r3, #2
 8007004:	d122      	bne.n	800704c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	681b      	ldr	r3, [r3, #0]
 800700a:	68db      	ldr	r3, [r3, #12]
 800700c:	f003 0302 	and.w	r3, r3, #2
 8007010:	2b02      	cmp	r3, #2
 8007012:	d11b      	bne.n	800704c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	681b      	ldr	r3, [r3, #0]
 8007018:	f06f 0202 	mvn.w	r2, #2
 800701c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	2201      	movs	r2, #1
 8007022:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	699b      	ldr	r3, [r3, #24]
 800702a:	f003 0303 	and.w	r3, r3, #3
 800702e:	2b00      	cmp	r3, #0
 8007030:	d003      	beq.n	800703a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007032:	6878      	ldr	r0, [r7, #4]
 8007034:	f000 fa77 	bl	8007526 <HAL_TIM_IC_CaptureCallback>
 8007038:	e005      	b.n	8007046 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800703a:	6878      	ldr	r0, [r7, #4]
 800703c:	f000 fa69 	bl	8007512 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007040:	6878      	ldr	r0, [r7, #4]
 8007042:	f000 fa7a 	bl	800753a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	2200      	movs	r2, #0
 800704a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	681b      	ldr	r3, [r3, #0]
 8007050:	691b      	ldr	r3, [r3, #16]
 8007052:	f003 0304 	and.w	r3, r3, #4
 8007056:	2b04      	cmp	r3, #4
 8007058:	d122      	bne.n	80070a0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	681b      	ldr	r3, [r3, #0]
 800705e:	68db      	ldr	r3, [r3, #12]
 8007060:	f003 0304 	and.w	r3, r3, #4
 8007064:	2b04      	cmp	r3, #4
 8007066:	d11b      	bne.n	80070a0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	681b      	ldr	r3, [r3, #0]
 800706c:	f06f 0204 	mvn.w	r2, #4
 8007070:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	2202      	movs	r2, #2
 8007076:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	681b      	ldr	r3, [r3, #0]
 800707c:	699b      	ldr	r3, [r3, #24]
 800707e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007082:	2b00      	cmp	r3, #0
 8007084:	d003      	beq.n	800708e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007086:	6878      	ldr	r0, [r7, #4]
 8007088:	f000 fa4d 	bl	8007526 <HAL_TIM_IC_CaptureCallback>
 800708c:	e005      	b.n	800709a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800708e:	6878      	ldr	r0, [r7, #4]
 8007090:	f000 fa3f 	bl	8007512 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007094:	6878      	ldr	r0, [r7, #4]
 8007096:	f000 fa50 	bl	800753a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	2200      	movs	r2, #0
 800709e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	681b      	ldr	r3, [r3, #0]
 80070a4:	691b      	ldr	r3, [r3, #16]
 80070a6:	f003 0308 	and.w	r3, r3, #8
 80070aa:	2b08      	cmp	r3, #8
 80070ac:	d122      	bne.n	80070f4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	681b      	ldr	r3, [r3, #0]
 80070b2:	68db      	ldr	r3, [r3, #12]
 80070b4:	f003 0308 	and.w	r3, r3, #8
 80070b8:	2b08      	cmp	r3, #8
 80070ba:	d11b      	bne.n	80070f4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	681b      	ldr	r3, [r3, #0]
 80070c0:	f06f 0208 	mvn.w	r2, #8
 80070c4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	2204      	movs	r2, #4
 80070ca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	69db      	ldr	r3, [r3, #28]
 80070d2:	f003 0303 	and.w	r3, r3, #3
 80070d6:	2b00      	cmp	r3, #0
 80070d8:	d003      	beq.n	80070e2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80070da:	6878      	ldr	r0, [r7, #4]
 80070dc:	f000 fa23 	bl	8007526 <HAL_TIM_IC_CaptureCallback>
 80070e0:	e005      	b.n	80070ee <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80070e2:	6878      	ldr	r0, [r7, #4]
 80070e4:	f000 fa15 	bl	8007512 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80070e8:	6878      	ldr	r0, [r7, #4]
 80070ea:	f000 fa26 	bl	800753a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	2200      	movs	r2, #0
 80070f2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	691b      	ldr	r3, [r3, #16]
 80070fa:	f003 0310 	and.w	r3, r3, #16
 80070fe:	2b10      	cmp	r3, #16
 8007100:	d122      	bne.n	8007148 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	681b      	ldr	r3, [r3, #0]
 8007106:	68db      	ldr	r3, [r3, #12]
 8007108:	f003 0310 	and.w	r3, r3, #16
 800710c:	2b10      	cmp	r3, #16
 800710e:	d11b      	bne.n	8007148 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	681b      	ldr	r3, [r3, #0]
 8007114:	f06f 0210 	mvn.w	r2, #16
 8007118:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	2208      	movs	r2, #8
 800711e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	681b      	ldr	r3, [r3, #0]
 8007124:	69db      	ldr	r3, [r3, #28]
 8007126:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800712a:	2b00      	cmp	r3, #0
 800712c:	d003      	beq.n	8007136 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800712e:	6878      	ldr	r0, [r7, #4]
 8007130:	f000 f9f9 	bl	8007526 <HAL_TIM_IC_CaptureCallback>
 8007134:	e005      	b.n	8007142 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007136:	6878      	ldr	r0, [r7, #4]
 8007138:	f000 f9eb 	bl	8007512 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800713c:	6878      	ldr	r0, [r7, #4]
 800713e:	f000 f9fc 	bl	800753a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	2200      	movs	r2, #0
 8007146:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	691b      	ldr	r3, [r3, #16]
 800714e:	f003 0301 	and.w	r3, r3, #1
 8007152:	2b01      	cmp	r3, #1
 8007154:	d10e      	bne.n	8007174 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	681b      	ldr	r3, [r3, #0]
 800715a:	68db      	ldr	r3, [r3, #12]
 800715c:	f003 0301 	and.w	r3, r3, #1
 8007160:	2b01      	cmp	r3, #1
 8007162:	d107      	bne.n	8007174 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	681b      	ldr	r3, [r3, #0]
 8007168:	f06f 0201 	mvn.w	r2, #1
 800716c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800716e:	6878      	ldr	r0, [r7, #4]
 8007170:	f7fb f94c 	bl	800240c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	681b      	ldr	r3, [r3, #0]
 8007178:	691b      	ldr	r3, [r3, #16]
 800717a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800717e:	2b80      	cmp	r3, #128	; 0x80
 8007180:	d10e      	bne.n	80071a0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	681b      	ldr	r3, [r3, #0]
 8007186:	68db      	ldr	r3, [r3, #12]
 8007188:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800718c:	2b80      	cmp	r3, #128	; 0x80
 800718e:	d107      	bne.n	80071a0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	681b      	ldr	r3, [r3, #0]
 8007194:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8007198:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800719a:	6878      	ldr	r0, [r7, #4]
 800719c:	f000 fd26 	bl	8007bec <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	681b      	ldr	r3, [r3, #0]
 80071a4:	691b      	ldr	r3, [r3, #16]
 80071a6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80071aa:	2b40      	cmp	r3, #64	; 0x40
 80071ac:	d10e      	bne.n	80071cc <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	681b      	ldr	r3, [r3, #0]
 80071b2:	68db      	ldr	r3, [r3, #12]
 80071b4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80071b8:	2b40      	cmp	r3, #64	; 0x40
 80071ba:	d107      	bne.n	80071cc <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	681b      	ldr	r3, [r3, #0]
 80071c0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80071c4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80071c6:	6878      	ldr	r0, [r7, #4]
 80071c8:	f000 f9c1 	bl	800754e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	681b      	ldr	r3, [r3, #0]
 80071d0:	691b      	ldr	r3, [r3, #16]
 80071d2:	f003 0320 	and.w	r3, r3, #32
 80071d6:	2b20      	cmp	r3, #32
 80071d8:	d10e      	bne.n	80071f8 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	681b      	ldr	r3, [r3, #0]
 80071de:	68db      	ldr	r3, [r3, #12]
 80071e0:	f003 0320 	and.w	r3, r3, #32
 80071e4:	2b20      	cmp	r3, #32
 80071e6:	d107      	bne.n	80071f8 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	681b      	ldr	r3, [r3, #0]
 80071ec:	f06f 0220 	mvn.w	r2, #32
 80071f0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80071f2:	6878      	ldr	r0, [r7, #4]
 80071f4:	f000 fcf0 	bl	8007bd8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80071f8:	bf00      	nop
 80071fa:	3708      	adds	r7, #8
 80071fc:	46bd      	mov	sp, r7
 80071fe:	bd80      	pop	{r7, pc}

08007200 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007200:	b580      	push	{r7, lr}
 8007202:	b086      	sub	sp, #24
 8007204:	af00      	add	r7, sp, #0
 8007206:	60f8      	str	r0, [r7, #12]
 8007208:	60b9      	str	r1, [r7, #8]
 800720a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800720c:	2300      	movs	r3, #0
 800720e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007210:	68fb      	ldr	r3, [r7, #12]
 8007212:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007216:	2b01      	cmp	r3, #1
 8007218:	d101      	bne.n	800721e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800721a:	2302      	movs	r3, #2
 800721c:	e0ae      	b.n	800737c <HAL_TIM_PWM_ConfigChannel+0x17c>
 800721e:	68fb      	ldr	r3, [r7, #12]
 8007220:	2201      	movs	r2, #1
 8007222:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	2b0c      	cmp	r3, #12
 800722a:	f200 809f 	bhi.w	800736c <HAL_TIM_PWM_ConfigChannel+0x16c>
 800722e:	a201      	add	r2, pc, #4	; (adr r2, 8007234 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8007230:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007234:	08007269 	.word	0x08007269
 8007238:	0800736d 	.word	0x0800736d
 800723c:	0800736d 	.word	0x0800736d
 8007240:	0800736d 	.word	0x0800736d
 8007244:	080072a9 	.word	0x080072a9
 8007248:	0800736d 	.word	0x0800736d
 800724c:	0800736d 	.word	0x0800736d
 8007250:	0800736d 	.word	0x0800736d
 8007254:	080072eb 	.word	0x080072eb
 8007258:	0800736d 	.word	0x0800736d
 800725c:	0800736d 	.word	0x0800736d
 8007260:	0800736d 	.word	0x0800736d
 8007264:	0800732b 	.word	0x0800732b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007268:	68fb      	ldr	r3, [r7, #12]
 800726a:	681b      	ldr	r3, [r3, #0]
 800726c:	68b9      	ldr	r1, [r7, #8]
 800726e:	4618      	mov	r0, r3
 8007270:	f000 f9f8 	bl	8007664 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007274:	68fb      	ldr	r3, [r7, #12]
 8007276:	681b      	ldr	r3, [r3, #0]
 8007278:	699a      	ldr	r2, [r3, #24]
 800727a:	68fb      	ldr	r3, [r7, #12]
 800727c:	681b      	ldr	r3, [r3, #0]
 800727e:	f042 0208 	orr.w	r2, r2, #8
 8007282:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8007284:	68fb      	ldr	r3, [r7, #12]
 8007286:	681b      	ldr	r3, [r3, #0]
 8007288:	699a      	ldr	r2, [r3, #24]
 800728a:	68fb      	ldr	r3, [r7, #12]
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	f022 0204 	bic.w	r2, r2, #4
 8007292:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8007294:	68fb      	ldr	r3, [r7, #12]
 8007296:	681b      	ldr	r3, [r3, #0]
 8007298:	6999      	ldr	r1, [r3, #24]
 800729a:	68bb      	ldr	r3, [r7, #8]
 800729c:	691a      	ldr	r2, [r3, #16]
 800729e:	68fb      	ldr	r3, [r7, #12]
 80072a0:	681b      	ldr	r3, [r3, #0]
 80072a2:	430a      	orrs	r2, r1
 80072a4:	619a      	str	r2, [r3, #24]
      break;
 80072a6:	e064      	b.n	8007372 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80072a8:	68fb      	ldr	r3, [r7, #12]
 80072aa:	681b      	ldr	r3, [r3, #0]
 80072ac:	68b9      	ldr	r1, [r7, #8]
 80072ae:	4618      	mov	r0, r3
 80072b0:	f000 fa3e 	bl	8007730 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80072b4:	68fb      	ldr	r3, [r7, #12]
 80072b6:	681b      	ldr	r3, [r3, #0]
 80072b8:	699a      	ldr	r2, [r3, #24]
 80072ba:	68fb      	ldr	r3, [r7, #12]
 80072bc:	681b      	ldr	r3, [r3, #0]
 80072be:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80072c2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80072c4:	68fb      	ldr	r3, [r7, #12]
 80072c6:	681b      	ldr	r3, [r3, #0]
 80072c8:	699a      	ldr	r2, [r3, #24]
 80072ca:	68fb      	ldr	r3, [r7, #12]
 80072cc:	681b      	ldr	r3, [r3, #0]
 80072ce:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80072d2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80072d4:	68fb      	ldr	r3, [r7, #12]
 80072d6:	681b      	ldr	r3, [r3, #0]
 80072d8:	6999      	ldr	r1, [r3, #24]
 80072da:	68bb      	ldr	r3, [r7, #8]
 80072dc:	691b      	ldr	r3, [r3, #16]
 80072de:	021a      	lsls	r2, r3, #8
 80072e0:	68fb      	ldr	r3, [r7, #12]
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	430a      	orrs	r2, r1
 80072e6:	619a      	str	r2, [r3, #24]
      break;
 80072e8:	e043      	b.n	8007372 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80072ea:	68fb      	ldr	r3, [r7, #12]
 80072ec:	681b      	ldr	r3, [r3, #0]
 80072ee:	68b9      	ldr	r1, [r7, #8]
 80072f0:	4618      	mov	r0, r3
 80072f2:	f000 fa89 	bl	8007808 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80072f6:	68fb      	ldr	r3, [r7, #12]
 80072f8:	681b      	ldr	r3, [r3, #0]
 80072fa:	69da      	ldr	r2, [r3, #28]
 80072fc:	68fb      	ldr	r3, [r7, #12]
 80072fe:	681b      	ldr	r3, [r3, #0]
 8007300:	f042 0208 	orr.w	r2, r2, #8
 8007304:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8007306:	68fb      	ldr	r3, [r7, #12]
 8007308:	681b      	ldr	r3, [r3, #0]
 800730a:	69da      	ldr	r2, [r3, #28]
 800730c:	68fb      	ldr	r3, [r7, #12]
 800730e:	681b      	ldr	r3, [r3, #0]
 8007310:	f022 0204 	bic.w	r2, r2, #4
 8007314:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8007316:	68fb      	ldr	r3, [r7, #12]
 8007318:	681b      	ldr	r3, [r3, #0]
 800731a:	69d9      	ldr	r1, [r3, #28]
 800731c:	68bb      	ldr	r3, [r7, #8]
 800731e:	691a      	ldr	r2, [r3, #16]
 8007320:	68fb      	ldr	r3, [r7, #12]
 8007322:	681b      	ldr	r3, [r3, #0]
 8007324:	430a      	orrs	r2, r1
 8007326:	61da      	str	r2, [r3, #28]
      break;
 8007328:	e023      	b.n	8007372 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800732a:	68fb      	ldr	r3, [r7, #12]
 800732c:	681b      	ldr	r3, [r3, #0]
 800732e:	68b9      	ldr	r1, [r7, #8]
 8007330:	4618      	mov	r0, r3
 8007332:	f000 fad3 	bl	80078dc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8007336:	68fb      	ldr	r3, [r7, #12]
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	69da      	ldr	r2, [r3, #28]
 800733c:	68fb      	ldr	r3, [r7, #12]
 800733e:	681b      	ldr	r3, [r3, #0]
 8007340:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007344:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8007346:	68fb      	ldr	r3, [r7, #12]
 8007348:	681b      	ldr	r3, [r3, #0]
 800734a:	69da      	ldr	r2, [r3, #28]
 800734c:	68fb      	ldr	r3, [r7, #12]
 800734e:	681b      	ldr	r3, [r3, #0]
 8007350:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007354:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8007356:	68fb      	ldr	r3, [r7, #12]
 8007358:	681b      	ldr	r3, [r3, #0]
 800735a:	69d9      	ldr	r1, [r3, #28]
 800735c:	68bb      	ldr	r3, [r7, #8]
 800735e:	691b      	ldr	r3, [r3, #16]
 8007360:	021a      	lsls	r2, r3, #8
 8007362:	68fb      	ldr	r3, [r7, #12]
 8007364:	681b      	ldr	r3, [r3, #0]
 8007366:	430a      	orrs	r2, r1
 8007368:	61da      	str	r2, [r3, #28]
      break;
 800736a:	e002      	b.n	8007372 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800736c:	2301      	movs	r3, #1
 800736e:	75fb      	strb	r3, [r7, #23]
      break;
 8007370:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8007372:	68fb      	ldr	r3, [r7, #12]
 8007374:	2200      	movs	r2, #0
 8007376:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800737a:	7dfb      	ldrb	r3, [r7, #23]
}
 800737c:	4618      	mov	r0, r3
 800737e:	3718      	adds	r7, #24
 8007380:	46bd      	mov	sp, r7
 8007382:	bd80      	pop	{r7, pc}

08007384 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007384:	b580      	push	{r7, lr}
 8007386:	b084      	sub	sp, #16
 8007388:	af00      	add	r7, sp, #0
 800738a:	6078      	str	r0, [r7, #4]
 800738c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800738e:	2300      	movs	r3, #0
 8007390:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007398:	2b01      	cmp	r3, #1
 800739a:	d101      	bne.n	80073a0 <HAL_TIM_ConfigClockSource+0x1c>
 800739c:	2302      	movs	r3, #2
 800739e:	e0b4      	b.n	800750a <HAL_TIM_ConfigClockSource+0x186>
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	2201      	movs	r2, #1
 80073a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	2202      	movs	r2, #2
 80073ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	681b      	ldr	r3, [r3, #0]
 80073b4:	689b      	ldr	r3, [r3, #8]
 80073b6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80073b8:	68bb      	ldr	r3, [r7, #8]
 80073ba:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80073be:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80073c0:	68bb      	ldr	r3, [r7, #8]
 80073c2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80073c6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	681b      	ldr	r3, [r3, #0]
 80073cc:	68ba      	ldr	r2, [r7, #8]
 80073ce:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80073d0:	683b      	ldr	r3, [r7, #0]
 80073d2:	681b      	ldr	r3, [r3, #0]
 80073d4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80073d8:	d03e      	beq.n	8007458 <HAL_TIM_ConfigClockSource+0xd4>
 80073da:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80073de:	f200 8087 	bhi.w	80074f0 <HAL_TIM_ConfigClockSource+0x16c>
 80073e2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80073e6:	f000 8086 	beq.w	80074f6 <HAL_TIM_ConfigClockSource+0x172>
 80073ea:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80073ee:	d87f      	bhi.n	80074f0 <HAL_TIM_ConfigClockSource+0x16c>
 80073f0:	2b70      	cmp	r3, #112	; 0x70
 80073f2:	d01a      	beq.n	800742a <HAL_TIM_ConfigClockSource+0xa6>
 80073f4:	2b70      	cmp	r3, #112	; 0x70
 80073f6:	d87b      	bhi.n	80074f0 <HAL_TIM_ConfigClockSource+0x16c>
 80073f8:	2b60      	cmp	r3, #96	; 0x60
 80073fa:	d050      	beq.n	800749e <HAL_TIM_ConfigClockSource+0x11a>
 80073fc:	2b60      	cmp	r3, #96	; 0x60
 80073fe:	d877      	bhi.n	80074f0 <HAL_TIM_ConfigClockSource+0x16c>
 8007400:	2b50      	cmp	r3, #80	; 0x50
 8007402:	d03c      	beq.n	800747e <HAL_TIM_ConfigClockSource+0xfa>
 8007404:	2b50      	cmp	r3, #80	; 0x50
 8007406:	d873      	bhi.n	80074f0 <HAL_TIM_ConfigClockSource+0x16c>
 8007408:	2b40      	cmp	r3, #64	; 0x40
 800740a:	d058      	beq.n	80074be <HAL_TIM_ConfigClockSource+0x13a>
 800740c:	2b40      	cmp	r3, #64	; 0x40
 800740e:	d86f      	bhi.n	80074f0 <HAL_TIM_ConfigClockSource+0x16c>
 8007410:	2b30      	cmp	r3, #48	; 0x30
 8007412:	d064      	beq.n	80074de <HAL_TIM_ConfigClockSource+0x15a>
 8007414:	2b30      	cmp	r3, #48	; 0x30
 8007416:	d86b      	bhi.n	80074f0 <HAL_TIM_ConfigClockSource+0x16c>
 8007418:	2b20      	cmp	r3, #32
 800741a:	d060      	beq.n	80074de <HAL_TIM_ConfigClockSource+0x15a>
 800741c:	2b20      	cmp	r3, #32
 800741e:	d867      	bhi.n	80074f0 <HAL_TIM_ConfigClockSource+0x16c>
 8007420:	2b00      	cmp	r3, #0
 8007422:	d05c      	beq.n	80074de <HAL_TIM_ConfigClockSource+0x15a>
 8007424:	2b10      	cmp	r3, #16
 8007426:	d05a      	beq.n	80074de <HAL_TIM_ConfigClockSource+0x15a>
 8007428:	e062      	b.n	80074f0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	6818      	ldr	r0, [r3, #0]
 800742e:	683b      	ldr	r3, [r7, #0]
 8007430:	6899      	ldr	r1, [r3, #8]
 8007432:	683b      	ldr	r3, [r7, #0]
 8007434:	685a      	ldr	r2, [r3, #4]
 8007436:	683b      	ldr	r3, [r7, #0]
 8007438:	68db      	ldr	r3, [r3, #12]
 800743a:	f000 fb19 	bl	8007a70 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	681b      	ldr	r3, [r3, #0]
 8007442:	689b      	ldr	r3, [r3, #8]
 8007444:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007446:	68bb      	ldr	r3, [r7, #8]
 8007448:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800744c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	681b      	ldr	r3, [r3, #0]
 8007452:	68ba      	ldr	r2, [r7, #8]
 8007454:	609a      	str	r2, [r3, #8]
      break;
 8007456:	e04f      	b.n	80074f8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	6818      	ldr	r0, [r3, #0]
 800745c:	683b      	ldr	r3, [r7, #0]
 800745e:	6899      	ldr	r1, [r3, #8]
 8007460:	683b      	ldr	r3, [r7, #0]
 8007462:	685a      	ldr	r2, [r3, #4]
 8007464:	683b      	ldr	r3, [r7, #0]
 8007466:	68db      	ldr	r3, [r3, #12]
 8007468:	f000 fb02 	bl	8007a70 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	681b      	ldr	r3, [r3, #0]
 8007470:	689a      	ldr	r2, [r3, #8]
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	681b      	ldr	r3, [r3, #0]
 8007476:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800747a:	609a      	str	r2, [r3, #8]
      break;
 800747c:	e03c      	b.n	80074f8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	6818      	ldr	r0, [r3, #0]
 8007482:	683b      	ldr	r3, [r7, #0]
 8007484:	6859      	ldr	r1, [r3, #4]
 8007486:	683b      	ldr	r3, [r7, #0]
 8007488:	68db      	ldr	r3, [r3, #12]
 800748a:	461a      	mov	r2, r3
 800748c:	f000 fa76 	bl	800797c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	681b      	ldr	r3, [r3, #0]
 8007494:	2150      	movs	r1, #80	; 0x50
 8007496:	4618      	mov	r0, r3
 8007498:	f000 facf 	bl	8007a3a <TIM_ITRx_SetConfig>
      break;
 800749c:	e02c      	b.n	80074f8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	6818      	ldr	r0, [r3, #0]
 80074a2:	683b      	ldr	r3, [r7, #0]
 80074a4:	6859      	ldr	r1, [r3, #4]
 80074a6:	683b      	ldr	r3, [r7, #0]
 80074a8:	68db      	ldr	r3, [r3, #12]
 80074aa:	461a      	mov	r2, r3
 80074ac:	f000 fa95 	bl	80079da <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	681b      	ldr	r3, [r3, #0]
 80074b4:	2160      	movs	r1, #96	; 0x60
 80074b6:	4618      	mov	r0, r3
 80074b8:	f000 fabf 	bl	8007a3a <TIM_ITRx_SetConfig>
      break;
 80074bc:	e01c      	b.n	80074f8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	6818      	ldr	r0, [r3, #0]
 80074c2:	683b      	ldr	r3, [r7, #0]
 80074c4:	6859      	ldr	r1, [r3, #4]
 80074c6:	683b      	ldr	r3, [r7, #0]
 80074c8:	68db      	ldr	r3, [r3, #12]
 80074ca:	461a      	mov	r2, r3
 80074cc:	f000 fa56 	bl	800797c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	681b      	ldr	r3, [r3, #0]
 80074d4:	2140      	movs	r1, #64	; 0x40
 80074d6:	4618      	mov	r0, r3
 80074d8:	f000 faaf 	bl	8007a3a <TIM_ITRx_SetConfig>
      break;
 80074dc:	e00c      	b.n	80074f8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	681a      	ldr	r2, [r3, #0]
 80074e2:	683b      	ldr	r3, [r7, #0]
 80074e4:	681b      	ldr	r3, [r3, #0]
 80074e6:	4619      	mov	r1, r3
 80074e8:	4610      	mov	r0, r2
 80074ea:	f000 faa6 	bl	8007a3a <TIM_ITRx_SetConfig>
      break;
 80074ee:	e003      	b.n	80074f8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80074f0:	2301      	movs	r3, #1
 80074f2:	73fb      	strb	r3, [r7, #15]
      break;
 80074f4:	e000      	b.n	80074f8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80074f6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	2201      	movs	r2, #1
 80074fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	2200      	movs	r2, #0
 8007504:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8007508:	7bfb      	ldrb	r3, [r7, #15]
}
 800750a:	4618      	mov	r0, r3
 800750c:	3710      	adds	r7, #16
 800750e:	46bd      	mov	sp, r7
 8007510:	bd80      	pop	{r7, pc}

08007512 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007512:	b480      	push	{r7}
 8007514:	b083      	sub	sp, #12
 8007516:	af00      	add	r7, sp, #0
 8007518:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800751a:	bf00      	nop
 800751c:	370c      	adds	r7, #12
 800751e:	46bd      	mov	sp, r7
 8007520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007524:	4770      	bx	lr

08007526 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007526:	b480      	push	{r7}
 8007528:	b083      	sub	sp, #12
 800752a:	af00      	add	r7, sp, #0
 800752c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800752e:	bf00      	nop
 8007530:	370c      	adds	r7, #12
 8007532:	46bd      	mov	sp, r7
 8007534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007538:	4770      	bx	lr

0800753a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800753a:	b480      	push	{r7}
 800753c:	b083      	sub	sp, #12
 800753e:	af00      	add	r7, sp, #0
 8007540:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007542:	bf00      	nop
 8007544:	370c      	adds	r7, #12
 8007546:	46bd      	mov	sp, r7
 8007548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800754c:	4770      	bx	lr

0800754e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800754e:	b480      	push	{r7}
 8007550:	b083      	sub	sp, #12
 8007552:	af00      	add	r7, sp, #0
 8007554:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007556:	bf00      	nop
 8007558:	370c      	adds	r7, #12
 800755a:	46bd      	mov	sp, r7
 800755c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007560:	4770      	bx	lr
	...

08007564 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8007564:	b480      	push	{r7}
 8007566:	b085      	sub	sp, #20
 8007568:	af00      	add	r7, sp, #0
 800756a:	6078      	str	r0, [r7, #4]
 800756c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	681b      	ldr	r3, [r3, #0]
 8007572:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	4a34      	ldr	r2, [pc, #208]	; (8007648 <TIM_Base_SetConfig+0xe4>)
 8007578:	4293      	cmp	r3, r2
 800757a:	d00f      	beq.n	800759c <TIM_Base_SetConfig+0x38>
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007582:	d00b      	beq.n	800759c <TIM_Base_SetConfig+0x38>
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	4a31      	ldr	r2, [pc, #196]	; (800764c <TIM_Base_SetConfig+0xe8>)
 8007588:	4293      	cmp	r3, r2
 800758a:	d007      	beq.n	800759c <TIM_Base_SetConfig+0x38>
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	4a30      	ldr	r2, [pc, #192]	; (8007650 <TIM_Base_SetConfig+0xec>)
 8007590:	4293      	cmp	r3, r2
 8007592:	d003      	beq.n	800759c <TIM_Base_SetConfig+0x38>
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	4a2f      	ldr	r2, [pc, #188]	; (8007654 <TIM_Base_SetConfig+0xf0>)
 8007598:	4293      	cmp	r3, r2
 800759a:	d108      	bne.n	80075ae <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800759c:	68fb      	ldr	r3, [r7, #12]
 800759e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80075a2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80075a4:	683b      	ldr	r3, [r7, #0]
 80075a6:	685b      	ldr	r3, [r3, #4]
 80075a8:	68fa      	ldr	r2, [r7, #12]
 80075aa:	4313      	orrs	r3, r2
 80075ac:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	4a25      	ldr	r2, [pc, #148]	; (8007648 <TIM_Base_SetConfig+0xe4>)
 80075b2:	4293      	cmp	r3, r2
 80075b4:	d01b      	beq.n	80075ee <TIM_Base_SetConfig+0x8a>
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80075bc:	d017      	beq.n	80075ee <TIM_Base_SetConfig+0x8a>
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	4a22      	ldr	r2, [pc, #136]	; (800764c <TIM_Base_SetConfig+0xe8>)
 80075c2:	4293      	cmp	r3, r2
 80075c4:	d013      	beq.n	80075ee <TIM_Base_SetConfig+0x8a>
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	4a21      	ldr	r2, [pc, #132]	; (8007650 <TIM_Base_SetConfig+0xec>)
 80075ca:	4293      	cmp	r3, r2
 80075cc:	d00f      	beq.n	80075ee <TIM_Base_SetConfig+0x8a>
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	4a20      	ldr	r2, [pc, #128]	; (8007654 <TIM_Base_SetConfig+0xf0>)
 80075d2:	4293      	cmp	r3, r2
 80075d4:	d00b      	beq.n	80075ee <TIM_Base_SetConfig+0x8a>
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	4a1f      	ldr	r2, [pc, #124]	; (8007658 <TIM_Base_SetConfig+0xf4>)
 80075da:	4293      	cmp	r3, r2
 80075dc:	d007      	beq.n	80075ee <TIM_Base_SetConfig+0x8a>
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	4a1e      	ldr	r2, [pc, #120]	; (800765c <TIM_Base_SetConfig+0xf8>)
 80075e2:	4293      	cmp	r3, r2
 80075e4:	d003      	beq.n	80075ee <TIM_Base_SetConfig+0x8a>
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	4a1d      	ldr	r2, [pc, #116]	; (8007660 <TIM_Base_SetConfig+0xfc>)
 80075ea:	4293      	cmp	r3, r2
 80075ec:	d108      	bne.n	8007600 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80075ee:	68fb      	ldr	r3, [r7, #12]
 80075f0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80075f4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80075f6:	683b      	ldr	r3, [r7, #0]
 80075f8:	68db      	ldr	r3, [r3, #12]
 80075fa:	68fa      	ldr	r2, [r7, #12]
 80075fc:	4313      	orrs	r3, r2
 80075fe:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007600:	68fb      	ldr	r3, [r7, #12]
 8007602:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8007606:	683b      	ldr	r3, [r7, #0]
 8007608:	695b      	ldr	r3, [r3, #20]
 800760a:	4313      	orrs	r3, r2
 800760c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	68fa      	ldr	r2, [r7, #12]
 8007612:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007614:	683b      	ldr	r3, [r7, #0]
 8007616:	689a      	ldr	r2, [r3, #8]
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800761c:	683b      	ldr	r3, [r7, #0]
 800761e:	681a      	ldr	r2, [r3, #0]
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	4a08      	ldr	r2, [pc, #32]	; (8007648 <TIM_Base_SetConfig+0xe4>)
 8007628:	4293      	cmp	r3, r2
 800762a:	d103      	bne.n	8007634 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800762c:	683b      	ldr	r3, [r7, #0]
 800762e:	691a      	ldr	r2, [r3, #16]
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	2201      	movs	r2, #1
 8007638:	615a      	str	r2, [r3, #20]
}
 800763a:	bf00      	nop
 800763c:	3714      	adds	r7, #20
 800763e:	46bd      	mov	sp, r7
 8007640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007644:	4770      	bx	lr
 8007646:	bf00      	nop
 8007648:	40010000 	.word	0x40010000
 800764c:	40000400 	.word	0x40000400
 8007650:	40000800 	.word	0x40000800
 8007654:	40000c00 	.word	0x40000c00
 8007658:	40014000 	.word	0x40014000
 800765c:	40014400 	.word	0x40014400
 8007660:	40014800 	.word	0x40014800

08007664 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007664:	b480      	push	{r7}
 8007666:	b087      	sub	sp, #28
 8007668:	af00      	add	r7, sp, #0
 800766a:	6078      	str	r0, [r7, #4]
 800766c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	6a1b      	ldr	r3, [r3, #32]
 8007672:	f023 0201 	bic.w	r2, r3, #1
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	6a1b      	ldr	r3, [r3, #32]
 800767e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	685b      	ldr	r3, [r3, #4]
 8007684:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	699b      	ldr	r3, [r3, #24]
 800768a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800768c:	68fb      	ldr	r3, [r7, #12]
 800768e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007692:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007694:	68fb      	ldr	r3, [r7, #12]
 8007696:	f023 0303 	bic.w	r3, r3, #3
 800769a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800769c:	683b      	ldr	r3, [r7, #0]
 800769e:	681b      	ldr	r3, [r3, #0]
 80076a0:	68fa      	ldr	r2, [r7, #12]
 80076a2:	4313      	orrs	r3, r2
 80076a4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80076a6:	697b      	ldr	r3, [r7, #20]
 80076a8:	f023 0302 	bic.w	r3, r3, #2
 80076ac:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80076ae:	683b      	ldr	r3, [r7, #0]
 80076b0:	689b      	ldr	r3, [r3, #8]
 80076b2:	697a      	ldr	r2, [r7, #20]
 80076b4:	4313      	orrs	r3, r2
 80076b6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	4a1c      	ldr	r2, [pc, #112]	; (800772c <TIM_OC1_SetConfig+0xc8>)
 80076bc:	4293      	cmp	r3, r2
 80076be:	d10c      	bne.n	80076da <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80076c0:	697b      	ldr	r3, [r7, #20]
 80076c2:	f023 0308 	bic.w	r3, r3, #8
 80076c6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80076c8:	683b      	ldr	r3, [r7, #0]
 80076ca:	68db      	ldr	r3, [r3, #12]
 80076cc:	697a      	ldr	r2, [r7, #20]
 80076ce:	4313      	orrs	r3, r2
 80076d0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80076d2:	697b      	ldr	r3, [r7, #20]
 80076d4:	f023 0304 	bic.w	r3, r3, #4
 80076d8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	4a13      	ldr	r2, [pc, #76]	; (800772c <TIM_OC1_SetConfig+0xc8>)
 80076de:	4293      	cmp	r3, r2
 80076e0:	d111      	bne.n	8007706 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80076e2:	693b      	ldr	r3, [r7, #16]
 80076e4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80076e8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80076ea:	693b      	ldr	r3, [r7, #16]
 80076ec:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80076f0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80076f2:	683b      	ldr	r3, [r7, #0]
 80076f4:	695b      	ldr	r3, [r3, #20]
 80076f6:	693a      	ldr	r2, [r7, #16]
 80076f8:	4313      	orrs	r3, r2
 80076fa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80076fc:	683b      	ldr	r3, [r7, #0]
 80076fe:	699b      	ldr	r3, [r3, #24]
 8007700:	693a      	ldr	r2, [r7, #16]
 8007702:	4313      	orrs	r3, r2
 8007704:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	693a      	ldr	r2, [r7, #16]
 800770a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	68fa      	ldr	r2, [r7, #12]
 8007710:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007712:	683b      	ldr	r3, [r7, #0]
 8007714:	685a      	ldr	r2, [r3, #4]
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	697a      	ldr	r2, [r7, #20]
 800771e:	621a      	str	r2, [r3, #32]
}
 8007720:	bf00      	nop
 8007722:	371c      	adds	r7, #28
 8007724:	46bd      	mov	sp, r7
 8007726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800772a:	4770      	bx	lr
 800772c:	40010000 	.word	0x40010000

08007730 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007730:	b480      	push	{r7}
 8007732:	b087      	sub	sp, #28
 8007734:	af00      	add	r7, sp, #0
 8007736:	6078      	str	r0, [r7, #4]
 8007738:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	6a1b      	ldr	r3, [r3, #32]
 800773e:	f023 0210 	bic.w	r2, r3, #16
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	6a1b      	ldr	r3, [r3, #32]
 800774a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	685b      	ldr	r3, [r3, #4]
 8007750:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	699b      	ldr	r3, [r3, #24]
 8007756:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007758:	68fb      	ldr	r3, [r7, #12]
 800775a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800775e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007760:	68fb      	ldr	r3, [r7, #12]
 8007762:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007766:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007768:	683b      	ldr	r3, [r7, #0]
 800776a:	681b      	ldr	r3, [r3, #0]
 800776c:	021b      	lsls	r3, r3, #8
 800776e:	68fa      	ldr	r2, [r7, #12]
 8007770:	4313      	orrs	r3, r2
 8007772:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007774:	697b      	ldr	r3, [r7, #20]
 8007776:	f023 0320 	bic.w	r3, r3, #32
 800777a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800777c:	683b      	ldr	r3, [r7, #0]
 800777e:	689b      	ldr	r3, [r3, #8]
 8007780:	011b      	lsls	r3, r3, #4
 8007782:	697a      	ldr	r2, [r7, #20]
 8007784:	4313      	orrs	r3, r2
 8007786:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	4a1e      	ldr	r2, [pc, #120]	; (8007804 <TIM_OC2_SetConfig+0xd4>)
 800778c:	4293      	cmp	r3, r2
 800778e:	d10d      	bne.n	80077ac <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007790:	697b      	ldr	r3, [r7, #20]
 8007792:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007796:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007798:	683b      	ldr	r3, [r7, #0]
 800779a:	68db      	ldr	r3, [r3, #12]
 800779c:	011b      	lsls	r3, r3, #4
 800779e:	697a      	ldr	r2, [r7, #20]
 80077a0:	4313      	orrs	r3, r2
 80077a2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80077a4:	697b      	ldr	r3, [r7, #20]
 80077a6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80077aa:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	4a15      	ldr	r2, [pc, #84]	; (8007804 <TIM_OC2_SetConfig+0xd4>)
 80077b0:	4293      	cmp	r3, r2
 80077b2:	d113      	bne.n	80077dc <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80077b4:	693b      	ldr	r3, [r7, #16]
 80077b6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80077ba:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80077bc:	693b      	ldr	r3, [r7, #16]
 80077be:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80077c2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80077c4:	683b      	ldr	r3, [r7, #0]
 80077c6:	695b      	ldr	r3, [r3, #20]
 80077c8:	009b      	lsls	r3, r3, #2
 80077ca:	693a      	ldr	r2, [r7, #16]
 80077cc:	4313      	orrs	r3, r2
 80077ce:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80077d0:	683b      	ldr	r3, [r7, #0]
 80077d2:	699b      	ldr	r3, [r3, #24]
 80077d4:	009b      	lsls	r3, r3, #2
 80077d6:	693a      	ldr	r2, [r7, #16]
 80077d8:	4313      	orrs	r3, r2
 80077da:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	693a      	ldr	r2, [r7, #16]
 80077e0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	68fa      	ldr	r2, [r7, #12]
 80077e6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80077e8:	683b      	ldr	r3, [r7, #0]
 80077ea:	685a      	ldr	r2, [r3, #4]
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	697a      	ldr	r2, [r7, #20]
 80077f4:	621a      	str	r2, [r3, #32]
}
 80077f6:	bf00      	nop
 80077f8:	371c      	adds	r7, #28
 80077fa:	46bd      	mov	sp, r7
 80077fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007800:	4770      	bx	lr
 8007802:	bf00      	nop
 8007804:	40010000 	.word	0x40010000

08007808 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007808:	b480      	push	{r7}
 800780a:	b087      	sub	sp, #28
 800780c:	af00      	add	r7, sp, #0
 800780e:	6078      	str	r0, [r7, #4]
 8007810:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	6a1b      	ldr	r3, [r3, #32]
 8007816:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	6a1b      	ldr	r3, [r3, #32]
 8007822:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	685b      	ldr	r3, [r3, #4]
 8007828:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	69db      	ldr	r3, [r3, #28]
 800782e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007830:	68fb      	ldr	r3, [r7, #12]
 8007832:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007836:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007838:	68fb      	ldr	r3, [r7, #12]
 800783a:	f023 0303 	bic.w	r3, r3, #3
 800783e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007840:	683b      	ldr	r3, [r7, #0]
 8007842:	681b      	ldr	r3, [r3, #0]
 8007844:	68fa      	ldr	r2, [r7, #12]
 8007846:	4313      	orrs	r3, r2
 8007848:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800784a:	697b      	ldr	r3, [r7, #20]
 800784c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007850:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007852:	683b      	ldr	r3, [r7, #0]
 8007854:	689b      	ldr	r3, [r3, #8]
 8007856:	021b      	lsls	r3, r3, #8
 8007858:	697a      	ldr	r2, [r7, #20]
 800785a:	4313      	orrs	r3, r2
 800785c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	4a1d      	ldr	r2, [pc, #116]	; (80078d8 <TIM_OC3_SetConfig+0xd0>)
 8007862:	4293      	cmp	r3, r2
 8007864:	d10d      	bne.n	8007882 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007866:	697b      	ldr	r3, [r7, #20]
 8007868:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800786c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800786e:	683b      	ldr	r3, [r7, #0]
 8007870:	68db      	ldr	r3, [r3, #12]
 8007872:	021b      	lsls	r3, r3, #8
 8007874:	697a      	ldr	r2, [r7, #20]
 8007876:	4313      	orrs	r3, r2
 8007878:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800787a:	697b      	ldr	r3, [r7, #20]
 800787c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007880:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	4a14      	ldr	r2, [pc, #80]	; (80078d8 <TIM_OC3_SetConfig+0xd0>)
 8007886:	4293      	cmp	r3, r2
 8007888:	d113      	bne.n	80078b2 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800788a:	693b      	ldr	r3, [r7, #16]
 800788c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007890:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007892:	693b      	ldr	r3, [r7, #16]
 8007894:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007898:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800789a:	683b      	ldr	r3, [r7, #0]
 800789c:	695b      	ldr	r3, [r3, #20]
 800789e:	011b      	lsls	r3, r3, #4
 80078a0:	693a      	ldr	r2, [r7, #16]
 80078a2:	4313      	orrs	r3, r2
 80078a4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80078a6:	683b      	ldr	r3, [r7, #0]
 80078a8:	699b      	ldr	r3, [r3, #24]
 80078aa:	011b      	lsls	r3, r3, #4
 80078ac:	693a      	ldr	r2, [r7, #16]
 80078ae:	4313      	orrs	r3, r2
 80078b0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	693a      	ldr	r2, [r7, #16]
 80078b6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	68fa      	ldr	r2, [r7, #12]
 80078bc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80078be:	683b      	ldr	r3, [r7, #0]
 80078c0:	685a      	ldr	r2, [r3, #4]
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	697a      	ldr	r2, [r7, #20]
 80078ca:	621a      	str	r2, [r3, #32]
}
 80078cc:	bf00      	nop
 80078ce:	371c      	adds	r7, #28
 80078d0:	46bd      	mov	sp, r7
 80078d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078d6:	4770      	bx	lr
 80078d8:	40010000 	.word	0x40010000

080078dc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80078dc:	b480      	push	{r7}
 80078de:	b087      	sub	sp, #28
 80078e0:	af00      	add	r7, sp, #0
 80078e2:	6078      	str	r0, [r7, #4]
 80078e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	6a1b      	ldr	r3, [r3, #32]
 80078ea:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	6a1b      	ldr	r3, [r3, #32]
 80078f6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	685b      	ldr	r3, [r3, #4]
 80078fc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	69db      	ldr	r3, [r3, #28]
 8007902:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007904:	68fb      	ldr	r3, [r7, #12]
 8007906:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800790a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800790c:	68fb      	ldr	r3, [r7, #12]
 800790e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007912:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007914:	683b      	ldr	r3, [r7, #0]
 8007916:	681b      	ldr	r3, [r3, #0]
 8007918:	021b      	lsls	r3, r3, #8
 800791a:	68fa      	ldr	r2, [r7, #12]
 800791c:	4313      	orrs	r3, r2
 800791e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007920:	693b      	ldr	r3, [r7, #16]
 8007922:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007926:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007928:	683b      	ldr	r3, [r7, #0]
 800792a:	689b      	ldr	r3, [r3, #8]
 800792c:	031b      	lsls	r3, r3, #12
 800792e:	693a      	ldr	r2, [r7, #16]
 8007930:	4313      	orrs	r3, r2
 8007932:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	4a10      	ldr	r2, [pc, #64]	; (8007978 <TIM_OC4_SetConfig+0x9c>)
 8007938:	4293      	cmp	r3, r2
 800793a:	d109      	bne.n	8007950 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800793c:	697b      	ldr	r3, [r7, #20]
 800793e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007942:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007944:	683b      	ldr	r3, [r7, #0]
 8007946:	695b      	ldr	r3, [r3, #20]
 8007948:	019b      	lsls	r3, r3, #6
 800794a:	697a      	ldr	r2, [r7, #20]
 800794c:	4313      	orrs	r3, r2
 800794e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	697a      	ldr	r2, [r7, #20]
 8007954:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	68fa      	ldr	r2, [r7, #12]
 800795a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800795c:	683b      	ldr	r3, [r7, #0]
 800795e:	685a      	ldr	r2, [r3, #4]
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	693a      	ldr	r2, [r7, #16]
 8007968:	621a      	str	r2, [r3, #32]
}
 800796a:	bf00      	nop
 800796c:	371c      	adds	r7, #28
 800796e:	46bd      	mov	sp, r7
 8007970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007974:	4770      	bx	lr
 8007976:	bf00      	nop
 8007978:	40010000 	.word	0x40010000

0800797c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800797c:	b480      	push	{r7}
 800797e:	b087      	sub	sp, #28
 8007980:	af00      	add	r7, sp, #0
 8007982:	60f8      	str	r0, [r7, #12]
 8007984:	60b9      	str	r1, [r7, #8]
 8007986:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007988:	68fb      	ldr	r3, [r7, #12]
 800798a:	6a1b      	ldr	r3, [r3, #32]
 800798c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800798e:	68fb      	ldr	r3, [r7, #12]
 8007990:	6a1b      	ldr	r3, [r3, #32]
 8007992:	f023 0201 	bic.w	r2, r3, #1
 8007996:	68fb      	ldr	r3, [r7, #12]
 8007998:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800799a:	68fb      	ldr	r3, [r7, #12]
 800799c:	699b      	ldr	r3, [r3, #24]
 800799e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80079a0:	693b      	ldr	r3, [r7, #16]
 80079a2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80079a6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	011b      	lsls	r3, r3, #4
 80079ac:	693a      	ldr	r2, [r7, #16]
 80079ae:	4313      	orrs	r3, r2
 80079b0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80079b2:	697b      	ldr	r3, [r7, #20]
 80079b4:	f023 030a 	bic.w	r3, r3, #10
 80079b8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80079ba:	697a      	ldr	r2, [r7, #20]
 80079bc:	68bb      	ldr	r3, [r7, #8]
 80079be:	4313      	orrs	r3, r2
 80079c0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80079c2:	68fb      	ldr	r3, [r7, #12]
 80079c4:	693a      	ldr	r2, [r7, #16]
 80079c6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80079c8:	68fb      	ldr	r3, [r7, #12]
 80079ca:	697a      	ldr	r2, [r7, #20]
 80079cc:	621a      	str	r2, [r3, #32]
}
 80079ce:	bf00      	nop
 80079d0:	371c      	adds	r7, #28
 80079d2:	46bd      	mov	sp, r7
 80079d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079d8:	4770      	bx	lr

080079da <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80079da:	b480      	push	{r7}
 80079dc:	b087      	sub	sp, #28
 80079de:	af00      	add	r7, sp, #0
 80079e0:	60f8      	str	r0, [r7, #12]
 80079e2:	60b9      	str	r1, [r7, #8]
 80079e4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80079e6:	68fb      	ldr	r3, [r7, #12]
 80079e8:	6a1b      	ldr	r3, [r3, #32]
 80079ea:	f023 0210 	bic.w	r2, r3, #16
 80079ee:	68fb      	ldr	r3, [r7, #12]
 80079f0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80079f2:	68fb      	ldr	r3, [r7, #12]
 80079f4:	699b      	ldr	r3, [r3, #24]
 80079f6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80079f8:	68fb      	ldr	r3, [r7, #12]
 80079fa:	6a1b      	ldr	r3, [r3, #32]
 80079fc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80079fe:	697b      	ldr	r3, [r7, #20]
 8007a00:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007a04:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	031b      	lsls	r3, r3, #12
 8007a0a:	697a      	ldr	r2, [r7, #20]
 8007a0c:	4313      	orrs	r3, r2
 8007a0e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007a10:	693b      	ldr	r3, [r7, #16]
 8007a12:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007a16:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007a18:	68bb      	ldr	r3, [r7, #8]
 8007a1a:	011b      	lsls	r3, r3, #4
 8007a1c:	693a      	ldr	r2, [r7, #16]
 8007a1e:	4313      	orrs	r3, r2
 8007a20:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007a22:	68fb      	ldr	r3, [r7, #12]
 8007a24:	697a      	ldr	r2, [r7, #20]
 8007a26:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007a28:	68fb      	ldr	r3, [r7, #12]
 8007a2a:	693a      	ldr	r2, [r7, #16]
 8007a2c:	621a      	str	r2, [r3, #32]
}
 8007a2e:	bf00      	nop
 8007a30:	371c      	adds	r7, #28
 8007a32:	46bd      	mov	sp, r7
 8007a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a38:	4770      	bx	lr

08007a3a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007a3a:	b480      	push	{r7}
 8007a3c:	b085      	sub	sp, #20
 8007a3e:	af00      	add	r7, sp, #0
 8007a40:	6078      	str	r0, [r7, #4]
 8007a42:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	689b      	ldr	r3, [r3, #8]
 8007a48:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007a4a:	68fb      	ldr	r3, [r7, #12]
 8007a4c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007a50:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007a52:	683a      	ldr	r2, [r7, #0]
 8007a54:	68fb      	ldr	r3, [r7, #12]
 8007a56:	4313      	orrs	r3, r2
 8007a58:	f043 0307 	orr.w	r3, r3, #7
 8007a5c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	68fa      	ldr	r2, [r7, #12]
 8007a62:	609a      	str	r2, [r3, #8]
}
 8007a64:	bf00      	nop
 8007a66:	3714      	adds	r7, #20
 8007a68:	46bd      	mov	sp, r7
 8007a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a6e:	4770      	bx	lr

08007a70 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007a70:	b480      	push	{r7}
 8007a72:	b087      	sub	sp, #28
 8007a74:	af00      	add	r7, sp, #0
 8007a76:	60f8      	str	r0, [r7, #12]
 8007a78:	60b9      	str	r1, [r7, #8]
 8007a7a:	607a      	str	r2, [r7, #4]
 8007a7c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007a7e:	68fb      	ldr	r3, [r7, #12]
 8007a80:	689b      	ldr	r3, [r3, #8]
 8007a82:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007a84:	697b      	ldr	r3, [r7, #20]
 8007a86:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007a8a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007a8c:	683b      	ldr	r3, [r7, #0]
 8007a8e:	021a      	lsls	r2, r3, #8
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	431a      	orrs	r2, r3
 8007a94:	68bb      	ldr	r3, [r7, #8]
 8007a96:	4313      	orrs	r3, r2
 8007a98:	697a      	ldr	r2, [r7, #20]
 8007a9a:	4313      	orrs	r3, r2
 8007a9c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007a9e:	68fb      	ldr	r3, [r7, #12]
 8007aa0:	697a      	ldr	r2, [r7, #20]
 8007aa2:	609a      	str	r2, [r3, #8]
}
 8007aa4:	bf00      	nop
 8007aa6:	371c      	adds	r7, #28
 8007aa8:	46bd      	mov	sp, r7
 8007aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aae:	4770      	bx	lr

08007ab0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007ab0:	b480      	push	{r7}
 8007ab2:	b087      	sub	sp, #28
 8007ab4:	af00      	add	r7, sp, #0
 8007ab6:	60f8      	str	r0, [r7, #12]
 8007ab8:	60b9      	str	r1, [r7, #8]
 8007aba:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007abc:	68bb      	ldr	r3, [r7, #8]
 8007abe:	f003 031f 	and.w	r3, r3, #31
 8007ac2:	2201      	movs	r2, #1
 8007ac4:	fa02 f303 	lsl.w	r3, r2, r3
 8007ac8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007aca:	68fb      	ldr	r3, [r7, #12]
 8007acc:	6a1a      	ldr	r2, [r3, #32]
 8007ace:	697b      	ldr	r3, [r7, #20]
 8007ad0:	43db      	mvns	r3, r3
 8007ad2:	401a      	ands	r2, r3
 8007ad4:	68fb      	ldr	r3, [r7, #12]
 8007ad6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007ad8:	68fb      	ldr	r3, [r7, #12]
 8007ada:	6a1a      	ldr	r2, [r3, #32]
 8007adc:	68bb      	ldr	r3, [r7, #8]
 8007ade:	f003 031f 	and.w	r3, r3, #31
 8007ae2:	6879      	ldr	r1, [r7, #4]
 8007ae4:	fa01 f303 	lsl.w	r3, r1, r3
 8007ae8:	431a      	orrs	r2, r3
 8007aea:	68fb      	ldr	r3, [r7, #12]
 8007aec:	621a      	str	r2, [r3, #32]
}
 8007aee:	bf00      	nop
 8007af0:	371c      	adds	r7, #28
 8007af2:	46bd      	mov	sp, r7
 8007af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007af8:	4770      	bx	lr
	...

08007afc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007afc:	b480      	push	{r7}
 8007afe:	b085      	sub	sp, #20
 8007b00:	af00      	add	r7, sp, #0
 8007b02:	6078      	str	r0, [r7, #4]
 8007b04:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007b0c:	2b01      	cmp	r3, #1
 8007b0e:	d101      	bne.n	8007b14 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007b10:	2302      	movs	r3, #2
 8007b12:	e050      	b.n	8007bb6 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	2201      	movs	r2, #1
 8007b18:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	2202      	movs	r2, #2
 8007b20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	681b      	ldr	r3, [r3, #0]
 8007b28:	685b      	ldr	r3, [r3, #4]
 8007b2a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	681b      	ldr	r3, [r3, #0]
 8007b30:	689b      	ldr	r3, [r3, #8]
 8007b32:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007b34:	68fb      	ldr	r3, [r7, #12]
 8007b36:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007b3a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007b3c:	683b      	ldr	r3, [r7, #0]
 8007b3e:	681b      	ldr	r3, [r3, #0]
 8007b40:	68fa      	ldr	r2, [r7, #12]
 8007b42:	4313      	orrs	r3, r2
 8007b44:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	681b      	ldr	r3, [r3, #0]
 8007b4a:	68fa      	ldr	r2, [r7, #12]
 8007b4c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	681b      	ldr	r3, [r3, #0]
 8007b52:	4a1c      	ldr	r2, [pc, #112]	; (8007bc4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8007b54:	4293      	cmp	r3, r2
 8007b56:	d018      	beq.n	8007b8a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	681b      	ldr	r3, [r3, #0]
 8007b5c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007b60:	d013      	beq.n	8007b8a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	681b      	ldr	r3, [r3, #0]
 8007b66:	4a18      	ldr	r2, [pc, #96]	; (8007bc8 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8007b68:	4293      	cmp	r3, r2
 8007b6a:	d00e      	beq.n	8007b8a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	681b      	ldr	r3, [r3, #0]
 8007b70:	4a16      	ldr	r2, [pc, #88]	; (8007bcc <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8007b72:	4293      	cmp	r3, r2
 8007b74:	d009      	beq.n	8007b8a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	681b      	ldr	r3, [r3, #0]
 8007b7a:	4a15      	ldr	r2, [pc, #84]	; (8007bd0 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8007b7c:	4293      	cmp	r3, r2
 8007b7e:	d004      	beq.n	8007b8a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	681b      	ldr	r3, [r3, #0]
 8007b84:	4a13      	ldr	r2, [pc, #76]	; (8007bd4 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8007b86:	4293      	cmp	r3, r2
 8007b88:	d10c      	bne.n	8007ba4 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007b8a:	68bb      	ldr	r3, [r7, #8]
 8007b8c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007b90:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007b92:	683b      	ldr	r3, [r7, #0]
 8007b94:	685b      	ldr	r3, [r3, #4]
 8007b96:	68ba      	ldr	r2, [r7, #8]
 8007b98:	4313      	orrs	r3, r2
 8007b9a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	681b      	ldr	r3, [r3, #0]
 8007ba0:	68ba      	ldr	r2, [r7, #8]
 8007ba2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	2201      	movs	r2, #1
 8007ba8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	2200      	movs	r2, #0
 8007bb0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007bb4:	2300      	movs	r3, #0
}
 8007bb6:	4618      	mov	r0, r3
 8007bb8:	3714      	adds	r7, #20
 8007bba:	46bd      	mov	sp, r7
 8007bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bc0:	4770      	bx	lr
 8007bc2:	bf00      	nop
 8007bc4:	40010000 	.word	0x40010000
 8007bc8:	40000400 	.word	0x40000400
 8007bcc:	40000800 	.word	0x40000800
 8007bd0:	40000c00 	.word	0x40000c00
 8007bd4:	40014000 	.word	0x40014000

08007bd8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007bd8:	b480      	push	{r7}
 8007bda:	b083      	sub	sp, #12
 8007bdc:	af00      	add	r7, sp, #0
 8007bde:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007be0:	bf00      	nop
 8007be2:	370c      	adds	r7, #12
 8007be4:	46bd      	mov	sp, r7
 8007be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bea:	4770      	bx	lr

08007bec <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007bec:	b480      	push	{r7}
 8007bee:	b083      	sub	sp, #12
 8007bf0:	af00      	add	r7, sp, #0
 8007bf2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007bf4:	bf00      	nop
 8007bf6:	370c      	adds	r7, #12
 8007bf8:	46bd      	mov	sp, r7
 8007bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bfe:	4770      	bx	lr

08007c00 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007c00:	b084      	sub	sp, #16
 8007c02:	b580      	push	{r7, lr}
 8007c04:	b084      	sub	sp, #16
 8007c06:	af00      	add	r7, sp, #0
 8007c08:	6078      	str	r0, [r7, #4]
 8007c0a:	f107 001c 	add.w	r0, r7, #28
 8007c0e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8007c12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007c14:	2b01      	cmp	r3, #1
 8007c16:	d122      	bne.n	8007c5e <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007c1c:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	68db      	ldr	r3, [r3, #12]
 8007c28:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8007c2c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007c30:	687a      	ldr	r2, [r7, #4]
 8007c32:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	68db      	ldr	r3, [r3, #12]
 8007c38:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8007c40:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007c42:	2b01      	cmp	r3, #1
 8007c44:	d105      	bne.n	8007c52 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	68db      	ldr	r3, [r3, #12]
 8007c4a:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8007c52:	6878      	ldr	r0, [r7, #4]
 8007c54:	f001 fbee 	bl	8009434 <USB_CoreReset>
 8007c58:	4603      	mov	r3, r0
 8007c5a:	73fb      	strb	r3, [r7, #15]
 8007c5c:	e01a      	b.n	8007c94 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	68db      	ldr	r3, [r3, #12]
 8007c62:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8007c6a:	6878      	ldr	r0, [r7, #4]
 8007c6c:	f001 fbe2 	bl	8009434 <USB_CoreReset>
 8007c70:	4603      	mov	r3, r0
 8007c72:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8007c74:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007c76:	2b00      	cmp	r3, #0
 8007c78:	d106      	bne.n	8007c88 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007c7e:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	639a      	str	r2, [r3, #56]	; 0x38
 8007c86:	e005      	b.n	8007c94 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007c8c:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8007c94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007c96:	2b01      	cmp	r3, #1
 8007c98:	d10b      	bne.n	8007cb2 <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	689b      	ldr	r3, [r3, #8]
 8007c9e:	f043 0206 	orr.w	r2, r3, #6
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	689b      	ldr	r3, [r3, #8]
 8007caa:	f043 0220 	orr.w	r2, r3, #32
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8007cb2:	7bfb      	ldrb	r3, [r7, #15]
}
 8007cb4:	4618      	mov	r0, r3
 8007cb6:	3710      	adds	r7, #16
 8007cb8:	46bd      	mov	sp, r7
 8007cba:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007cbe:	b004      	add	sp, #16
 8007cc0:	4770      	bx	lr
	...

08007cc4 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8007cc4:	b480      	push	{r7}
 8007cc6:	b087      	sub	sp, #28
 8007cc8:	af00      	add	r7, sp, #0
 8007cca:	60f8      	str	r0, [r7, #12]
 8007ccc:	60b9      	str	r1, [r7, #8]
 8007cce:	4613      	mov	r3, r2
 8007cd0:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8007cd2:	79fb      	ldrb	r3, [r7, #7]
 8007cd4:	2b02      	cmp	r3, #2
 8007cd6:	d165      	bne.n	8007da4 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8007cd8:	68bb      	ldr	r3, [r7, #8]
 8007cda:	4a41      	ldr	r2, [pc, #260]	; (8007de0 <USB_SetTurnaroundTime+0x11c>)
 8007cdc:	4293      	cmp	r3, r2
 8007cde:	d906      	bls.n	8007cee <USB_SetTurnaroundTime+0x2a>
 8007ce0:	68bb      	ldr	r3, [r7, #8]
 8007ce2:	4a40      	ldr	r2, [pc, #256]	; (8007de4 <USB_SetTurnaroundTime+0x120>)
 8007ce4:	4293      	cmp	r3, r2
 8007ce6:	d202      	bcs.n	8007cee <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8007ce8:	230f      	movs	r3, #15
 8007cea:	617b      	str	r3, [r7, #20]
 8007cec:	e062      	b.n	8007db4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8007cee:	68bb      	ldr	r3, [r7, #8]
 8007cf0:	4a3c      	ldr	r2, [pc, #240]	; (8007de4 <USB_SetTurnaroundTime+0x120>)
 8007cf2:	4293      	cmp	r3, r2
 8007cf4:	d306      	bcc.n	8007d04 <USB_SetTurnaroundTime+0x40>
 8007cf6:	68bb      	ldr	r3, [r7, #8]
 8007cf8:	4a3b      	ldr	r2, [pc, #236]	; (8007de8 <USB_SetTurnaroundTime+0x124>)
 8007cfa:	4293      	cmp	r3, r2
 8007cfc:	d202      	bcs.n	8007d04 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8007cfe:	230e      	movs	r3, #14
 8007d00:	617b      	str	r3, [r7, #20]
 8007d02:	e057      	b.n	8007db4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8007d04:	68bb      	ldr	r3, [r7, #8]
 8007d06:	4a38      	ldr	r2, [pc, #224]	; (8007de8 <USB_SetTurnaroundTime+0x124>)
 8007d08:	4293      	cmp	r3, r2
 8007d0a:	d306      	bcc.n	8007d1a <USB_SetTurnaroundTime+0x56>
 8007d0c:	68bb      	ldr	r3, [r7, #8]
 8007d0e:	4a37      	ldr	r2, [pc, #220]	; (8007dec <USB_SetTurnaroundTime+0x128>)
 8007d10:	4293      	cmp	r3, r2
 8007d12:	d202      	bcs.n	8007d1a <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8007d14:	230d      	movs	r3, #13
 8007d16:	617b      	str	r3, [r7, #20]
 8007d18:	e04c      	b.n	8007db4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8007d1a:	68bb      	ldr	r3, [r7, #8]
 8007d1c:	4a33      	ldr	r2, [pc, #204]	; (8007dec <USB_SetTurnaroundTime+0x128>)
 8007d1e:	4293      	cmp	r3, r2
 8007d20:	d306      	bcc.n	8007d30 <USB_SetTurnaroundTime+0x6c>
 8007d22:	68bb      	ldr	r3, [r7, #8]
 8007d24:	4a32      	ldr	r2, [pc, #200]	; (8007df0 <USB_SetTurnaroundTime+0x12c>)
 8007d26:	4293      	cmp	r3, r2
 8007d28:	d802      	bhi.n	8007d30 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8007d2a:	230c      	movs	r3, #12
 8007d2c:	617b      	str	r3, [r7, #20]
 8007d2e:	e041      	b.n	8007db4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8007d30:	68bb      	ldr	r3, [r7, #8]
 8007d32:	4a2f      	ldr	r2, [pc, #188]	; (8007df0 <USB_SetTurnaroundTime+0x12c>)
 8007d34:	4293      	cmp	r3, r2
 8007d36:	d906      	bls.n	8007d46 <USB_SetTurnaroundTime+0x82>
 8007d38:	68bb      	ldr	r3, [r7, #8]
 8007d3a:	4a2e      	ldr	r2, [pc, #184]	; (8007df4 <USB_SetTurnaroundTime+0x130>)
 8007d3c:	4293      	cmp	r3, r2
 8007d3e:	d802      	bhi.n	8007d46 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8007d40:	230b      	movs	r3, #11
 8007d42:	617b      	str	r3, [r7, #20]
 8007d44:	e036      	b.n	8007db4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8007d46:	68bb      	ldr	r3, [r7, #8]
 8007d48:	4a2a      	ldr	r2, [pc, #168]	; (8007df4 <USB_SetTurnaroundTime+0x130>)
 8007d4a:	4293      	cmp	r3, r2
 8007d4c:	d906      	bls.n	8007d5c <USB_SetTurnaroundTime+0x98>
 8007d4e:	68bb      	ldr	r3, [r7, #8]
 8007d50:	4a29      	ldr	r2, [pc, #164]	; (8007df8 <USB_SetTurnaroundTime+0x134>)
 8007d52:	4293      	cmp	r3, r2
 8007d54:	d802      	bhi.n	8007d5c <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8007d56:	230a      	movs	r3, #10
 8007d58:	617b      	str	r3, [r7, #20]
 8007d5a:	e02b      	b.n	8007db4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8007d5c:	68bb      	ldr	r3, [r7, #8]
 8007d5e:	4a26      	ldr	r2, [pc, #152]	; (8007df8 <USB_SetTurnaroundTime+0x134>)
 8007d60:	4293      	cmp	r3, r2
 8007d62:	d906      	bls.n	8007d72 <USB_SetTurnaroundTime+0xae>
 8007d64:	68bb      	ldr	r3, [r7, #8]
 8007d66:	4a25      	ldr	r2, [pc, #148]	; (8007dfc <USB_SetTurnaroundTime+0x138>)
 8007d68:	4293      	cmp	r3, r2
 8007d6a:	d202      	bcs.n	8007d72 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8007d6c:	2309      	movs	r3, #9
 8007d6e:	617b      	str	r3, [r7, #20]
 8007d70:	e020      	b.n	8007db4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8007d72:	68bb      	ldr	r3, [r7, #8]
 8007d74:	4a21      	ldr	r2, [pc, #132]	; (8007dfc <USB_SetTurnaroundTime+0x138>)
 8007d76:	4293      	cmp	r3, r2
 8007d78:	d306      	bcc.n	8007d88 <USB_SetTurnaroundTime+0xc4>
 8007d7a:	68bb      	ldr	r3, [r7, #8]
 8007d7c:	4a20      	ldr	r2, [pc, #128]	; (8007e00 <USB_SetTurnaroundTime+0x13c>)
 8007d7e:	4293      	cmp	r3, r2
 8007d80:	d802      	bhi.n	8007d88 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8007d82:	2308      	movs	r3, #8
 8007d84:	617b      	str	r3, [r7, #20]
 8007d86:	e015      	b.n	8007db4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8007d88:	68bb      	ldr	r3, [r7, #8]
 8007d8a:	4a1d      	ldr	r2, [pc, #116]	; (8007e00 <USB_SetTurnaroundTime+0x13c>)
 8007d8c:	4293      	cmp	r3, r2
 8007d8e:	d906      	bls.n	8007d9e <USB_SetTurnaroundTime+0xda>
 8007d90:	68bb      	ldr	r3, [r7, #8]
 8007d92:	4a1c      	ldr	r2, [pc, #112]	; (8007e04 <USB_SetTurnaroundTime+0x140>)
 8007d94:	4293      	cmp	r3, r2
 8007d96:	d202      	bcs.n	8007d9e <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8007d98:	2307      	movs	r3, #7
 8007d9a:	617b      	str	r3, [r7, #20]
 8007d9c:	e00a      	b.n	8007db4 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8007d9e:	2306      	movs	r3, #6
 8007da0:	617b      	str	r3, [r7, #20]
 8007da2:	e007      	b.n	8007db4 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8007da4:	79fb      	ldrb	r3, [r7, #7]
 8007da6:	2b00      	cmp	r3, #0
 8007da8:	d102      	bne.n	8007db0 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8007daa:	2309      	movs	r3, #9
 8007dac:	617b      	str	r3, [r7, #20]
 8007dae:	e001      	b.n	8007db4 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8007db0:	2309      	movs	r3, #9
 8007db2:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8007db4:	68fb      	ldr	r3, [r7, #12]
 8007db6:	68db      	ldr	r3, [r3, #12]
 8007db8:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 8007dbc:	68fb      	ldr	r3, [r7, #12]
 8007dbe:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8007dc0:	68fb      	ldr	r3, [r7, #12]
 8007dc2:	68da      	ldr	r2, [r3, #12]
 8007dc4:	697b      	ldr	r3, [r7, #20]
 8007dc6:	029b      	lsls	r3, r3, #10
 8007dc8:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 8007dcc:	431a      	orrs	r2, r3
 8007dce:	68fb      	ldr	r3, [r7, #12]
 8007dd0:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8007dd2:	2300      	movs	r3, #0
}
 8007dd4:	4618      	mov	r0, r3
 8007dd6:	371c      	adds	r7, #28
 8007dd8:	46bd      	mov	sp, r7
 8007dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dde:	4770      	bx	lr
 8007de0:	00d8acbf 	.word	0x00d8acbf
 8007de4:	00e4e1c0 	.word	0x00e4e1c0
 8007de8:	00f42400 	.word	0x00f42400
 8007dec:	01067380 	.word	0x01067380
 8007df0:	011a499f 	.word	0x011a499f
 8007df4:	01312cff 	.word	0x01312cff
 8007df8:	014ca43f 	.word	0x014ca43f
 8007dfc:	016e3600 	.word	0x016e3600
 8007e00:	01a6ab1f 	.word	0x01a6ab1f
 8007e04:	01e84800 	.word	0x01e84800

08007e08 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8007e08:	b480      	push	{r7}
 8007e0a:	b083      	sub	sp, #12
 8007e0c:	af00      	add	r7, sp, #0
 8007e0e:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	689b      	ldr	r3, [r3, #8]
 8007e14:	f043 0201 	orr.w	r2, r3, #1
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007e1c:	2300      	movs	r3, #0
}
 8007e1e:	4618      	mov	r0, r3
 8007e20:	370c      	adds	r7, #12
 8007e22:	46bd      	mov	sp, r7
 8007e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e28:	4770      	bx	lr

08007e2a <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8007e2a:	b480      	push	{r7}
 8007e2c:	b083      	sub	sp, #12
 8007e2e:	af00      	add	r7, sp, #0
 8007e30:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	689b      	ldr	r3, [r3, #8]
 8007e36:	f023 0201 	bic.w	r2, r3, #1
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007e3e:	2300      	movs	r3, #0
}
 8007e40:	4618      	mov	r0, r3
 8007e42:	370c      	adds	r7, #12
 8007e44:	46bd      	mov	sp, r7
 8007e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e4a:	4770      	bx	lr

08007e4c <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8007e4c:	b580      	push	{r7, lr}
 8007e4e:	b084      	sub	sp, #16
 8007e50:	af00      	add	r7, sp, #0
 8007e52:	6078      	str	r0, [r7, #4]
 8007e54:	460b      	mov	r3, r1
 8007e56:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8007e58:	2300      	movs	r3, #0
 8007e5a:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	68db      	ldr	r3, [r3, #12]
 8007e60:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8007e68:	78fb      	ldrb	r3, [r7, #3]
 8007e6a:	2b01      	cmp	r3, #1
 8007e6c:	d115      	bne.n	8007e9a <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	68db      	ldr	r3, [r3, #12]
 8007e72:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8007e7a:	2001      	movs	r0, #1
 8007e7c:	f7fb f838 	bl	8002ef0 <HAL_Delay>
      ms++;
 8007e80:	68fb      	ldr	r3, [r7, #12]
 8007e82:	3301      	adds	r3, #1
 8007e84:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8007e86:	6878      	ldr	r0, [r7, #4]
 8007e88:	f001 fa45 	bl	8009316 <USB_GetMode>
 8007e8c:	4603      	mov	r3, r0
 8007e8e:	2b01      	cmp	r3, #1
 8007e90:	d01e      	beq.n	8007ed0 <USB_SetCurrentMode+0x84>
 8007e92:	68fb      	ldr	r3, [r7, #12]
 8007e94:	2b31      	cmp	r3, #49	; 0x31
 8007e96:	d9f0      	bls.n	8007e7a <USB_SetCurrentMode+0x2e>
 8007e98:	e01a      	b.n	8007ed0 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8007e9a:	78fb      	ldrb	r3, [r7, #3]
 8007e9c:	2b00      	cmp	r3, #0
 8007e9e:	d115      	bne.n	8007ecc <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	68db      	ldr	r3, [r3, #12]
 8007ea4:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8007eac:	2001      	movs	r0, #1
 8007eae:	f7fb f81f 	bl	8002ef0 <HAL_Delay>
      ms++;
 8007eb2:	68fb      	ldr	r3, [r7, #12]
 8007eb4:	3301      	adds	r3, #1
 8007eb6:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8007eb8:	6878      	ldr	r0, [r7, #4]
 8007eba:	f001 fa2c 	bl	8009316 <USB_GetMode>
 8007ebe:	4603      	mov	r3, r0
 8007ec0:	2b00      	cmp	r3, #0
 8007ec2:	d005      	beq.n	8007ed0 <USB_SetCurrentMode+0x84>
 8007ec4:	68fb      	ldr	r3, [r7, #12]
 8007ec6:	2b31      	cmp	r3, #49	; 0x31
 8007ec8:	d9f0      	bls.n	8007eac <USB_SetCurrentMode+0x60>
 8007eca:	e001      	b.n	8007ed0 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8007ecc:	2301      	movs	r3, #1
 8007ece:	e005      	b.n	8007edc <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8007ed0:	68fb      	ldr	r3, [r7, #12]
 8007ed2:	2b32      	cmp	r3, #50	; 0x32
 8007ed4:	d101      	bne.n	8007eda <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8007ed6:	2301      	movs	r3, #1
 8007ed8:	e000      	b.n	8007edc <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8007eda:	2300      	movs	r3, #0
}
 8007edc:	4618      	mov	r0, r3
 8007ede:	3710      	adds	r7, #16
 8007ee0:	46bd      	mov	sp, r7
 8007ee2:	bd80      	pop	{r7, pc}

08007ee4 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007ee4:	b084      	sub	sp, #16
 8007ee6:	b580      	push	{r7, lr}
 8007ee8:	b086      	sub	sp, #24
 8007eea:	af00      	add	r7, sp, #0
 8007eec:	6078      	str	r0, [r7, #4]
 8007eee:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8007ef2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8007ef6:	2300      	movs	r3, #0
 8007ef8:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8007efe:	2300      	movs	r3, #0
 8007f00:	613b      	str	r3, [r7, #16]
 8007f02:	e009      	b.n	8007f18 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8007f04:	687a      	ldr	r2, [r7, #4]
 8007f06:	693b      	ldr	r3, [r7, #16]
 8007f08:	3340      	adds	r3, #64	; 0x40
 8007f0a:	009b      	lsls	r3, r3, #2
 8007f0c:	4413      	add	r3, r2
 8007f0e:	2200      	movs	r2, #0
 8007f10:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8007f12:	693b      	ldr	r3, [r7, #16]
 8007f14:	3301      	adds	r3, #1
 8007f16:	613b      	str	r3, [r7, #16]
 8007f18:	693b      	ldr	r3, [r7, #16]
 8007f1a:	2b0e      	cmp	r3, #14
 8007f1c:	d9f2      	bls.n	8007f04 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8007f1e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007f20:	2b00      	cmp	r3, #0
 8007f22:	d11c      	bne.n	8007f5e <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8007f24:	68fb      	ldr	r3, [r7, #12]
 8007f26:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007f2a:	685b      	ldr	r3, [r3, #4]
 8007f2c:	68fa      	ldr	r2, [r7, #12]
 8007f2e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007f32:	f043 0302 	orr.w	r3, r3, #2
 8007f36:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f3c:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f48:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f54:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	639a      	str	r2, [r3, #56]	; 0x38
 8007f5c:	e00b      	b.n	8007f76 <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f62:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f6e:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8007f76:	68fb      	ldr	r3, [r7, #12]
 8007f78:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8007f7c:	461a      	mov	r2, r3
 8007f7e:	2300      	movs	r3, #0
 8007f80:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8007f82:	68fb      	ldr	r3, [r7, #12]
 8007f84:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007f88:	4619      	mov	r1, r3
 8007f8a:	68fb      	ldr	r3, [r7, #12]
 8007f8c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007f90:	461a      	mov	r2, r3
 8007f92:	680b      	ldr	r3, [r1, #0]
 8007f94:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8007f96:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007f98:	2b01      	cmp	r3, #1
 8007f9a:	d10c      	bne.n	8007fb6 <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8007f9c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007f9e:	2b00      	cmp	r3, #0
 8007fa0:	d104      	bne.n	8007fac <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8007fa2:	2100      	movs	r1, #0
 8007fa4:	6878      	ldr	r0, [r7, #4]
 8007fa6:	f000 f965 	bl	8008274 <USB_SetDevSpeed>
 8007faa:	e008      	b.n	8007fbe <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8007fac:	2101      	movs	r1, #1
 8007fae:	6878      	ldr	r0, [r7, #4]
 8007fb0:	f000 f960 	bl	8008274 <USB_SetDevSpeed>
 8007fb4:	e003      	b.n	8007fbe <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8007fb6:	2103      	movs	r1, #3
 8007fb8:	6878      	ldr	r0, [r7, #4]
 8007fba:	f000 f95b 	bl	8008274 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8007fbe:	2110      	movs	r1, #16
 8007fc0:	6878      	ldr	r0, [r7, #4]
 8007fc2:	f000 f8f3 	bl	80081ac <USB_FlushTxFifo>
 8007fc6:	4603      	mov	r3, r0
 8007fc8:	2b00      	cmp	r3, #0
 8007fca:	d001      	beq.n	8007fd0 <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 8007fcc:	2301      	movs	r3, #1
 8007fce:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8007fd0:	6878      	ldr	r0, [r7, #4]
 8007fd2:	f000 f91f 	bl	8008214 <USB_FlushRxFifo>
 8007fd6:	4603      	mov	r3, r0
 8007fd8:	2b00      	cmp	r3, #0
 8007fda:	d001      	beq.n	8007fe0 <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 8007fdc:	2301      	movs	r3, #1
 8007fde:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8007fe0:	68fb      	ldr	r3, [r7, #12]
 8007fe2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007fe6:	461a      	mov	r2, r3
 8007fe8:	2300      	movs	r3, #0
 8007fea:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8007fec:	68fb      	ldr	r3, [r7, #12]
 8007fee:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007ff2:	461a      	mov	r2, r3
 8007ff4:	2300      	movs	r3, #0
 8007ff6:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8007ff8:	68fb      	ldr	r3, [r7, #12]
 8007ffa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007ffe:	461a      	mov	r2, r3
 8008000:	2300      	movs	r3, #0
 8008002:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008004:	2300      	movs	r3, #0
 8008006:	613b      	str	r3, [r7, #16]
 8008008:	e043      	b.n	8008092 <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800800a:	693b      	ldr	r3, [r7, #16]
 800800c:	015a      	lsls	r2, r3, #5
 800800e:	68fb      	ldr	r3, [r7, #12]
 8008010:	4413      	add	r3, r2
 8008012:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008016:	681b      	ldr	r3, [r3, #0]
 8008018:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800801c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008020:	d118      	bne.n	8008054 <USB_DevInit+0x170>
    {
      if (i == 0U)
 8008022:	693b      	ldr	r3, [r7, #16]
 8008024:	2b00      	cmp	r3, #0
 8008026:	d10a      	bne.n	800803e <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8008028:	693b      	ldr	r3, [r7, #16]
 800802a:	015a      	lsls	r2, r3, #5
 800802c:	68fb      	ldr	r3, [r7, #12]
 800802e:	4413      	add	r3, r2
 8008030:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008034:	461a      	mov	r2, r3
 8008036:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800803a:	6013      	str	r3, [r2, #0]
 800803c:	e013      	b.n	8008066 <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800803e:	693b      	ldr	r3, [r7, #16]
 8008040:	015a      	lsls	r2, r3, #5
 8008042:	68fb      	ldr	r3, [r7, #12]
 8008044:	4413      	add	r3, r2
 8008046:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800804a:	461a      	mov	r2, r3
 800804c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8008050:	6013      	str	r3, [r2, #0]
 8008052:	e008      	b.n	8008066 <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8008054:	693b      	ldr	r3, [r7, #16]
 8008056:	015a      	lsls	r2, r3, #5
 8008058:	68fb      	ldr	r3, [r7, #12]
 800805a:	4413      	add	r3, r2
 800805c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008060:	461a      	mov	r2, r3
 8008062:	2300      	movs	r3, #0
 8008064:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8008066:	693b      	ldr	r3, [r7, #16]
 8008068:	015a      	lsls	r2, r3, #5
 800806a:	68fb      	ldr	r3, [r7, #12]
 800806c:	4413      	add	r3, r2
 800806e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008072:	461a      	mov	r2, r3
 8008074:	2300      	movs	r3, #0
 8008076:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8008078:	693b      	ldr	r3, [r7, #16]
 800807a:	015a      	lsls	r2, r3, #5
 800807c:	68fb      	ldr	r3, [r7, #12]
 800807e:	4413      	add	r3, r2
 8008080:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008084:	461a      	mov	r2, r3
 8008086:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800808a:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800808c:	693b      	ldr	r3, [r7, #16]
 800808e:	3301      	adds	r3, #1
 8008090:	613b      	str	r3, [r7, #16]
 8008092:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008094:	693a      	ldr	r2, [r7, #16]
 8008096:	429a      	cmp	r2, r3
 8008098:	d3b7      	bcc.n	800800a <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800809a:	2300      	movs	r3, #0
 800809c:	613b      	str	r3, [r7, #16]
 800809e:	e043      	b.n	8008128 <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80080a0:	693b      	ldr	r3, [r7, #16]
 80080a2:	015a      	lsls	r2, r3, #5
 80080a4:	68fb      	ldr	r3, [r7, #12]
 80080a6:	4413      	add	r3, r2
 80080a8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80080ac:	681b      	ldr	r3, [r3, #0]
 80080ae:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80080b2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80080b6:	d118      	bne.n	80080ea <USB_DevInit+0x206>
    {
      if (i == 0U)
 80080b8:	693b      	ldr	r3, [r7, #16]
 80080ba:	2b00      	cmp	r3, #0
 80080bc:	d10a      	bne.n	80080d4 <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80080be:	693b      	ldr	r3, [r7, #16]
 80080c0:	015a      	lsls	r2, r3, #5
 80080c2:	68fb      	ldr	r3, [r7, #12]
 80080c4:	4413      	add	r3, r2
 80080c6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80080ca:	461a      	mov	r2, r3
 80080cc:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80080d0:	6013      	str	r3, [r2, #0]
 80080d2:	e013      	b.n	80080fc <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80080d4:	693b      	ldr	r3, [r7, #16]
 80080d6:	015a      	lsls	r2, r3, #5
 80080d8:	68fb      	ldr	r3, [r7, #12]
 80080da:	4413      	add	r3, r2
 80080dc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80080e0:	461a      	mov	r2, r3
 80080e2:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80080e6:	6013      	str	r3, [r2, #0]
 80080e8:	e008      	b.n	80080fc <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80080ea:	693b      	ldr	r3, [r7, #16]
 80080ec:	015a      	lsls	r2, r3, #5
 80080ee:	68fb      	ldr	r3, [r7, #12]
 80080f0:	4413      	add	r3, r2
 80080f2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80080f6:	461a      	mov	r2, r3
 80080f8:	2300      	movs	r3, #0
 80080fa:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80080fc:	693b      	ldr	r3, [r7, #16]
 80080fe:	015a      	lsls	r2, r3, #5
 8008100:	68fb      	ldr	r3, [r7, #12]
 8008102:	4413      	add	r3, r2
 8008104:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008108:	461a      	mov	r2, r3
 800810a:	2300      	movs	r3, #0
 800810c:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800810e:	693b      	ldr	r3, [r7, #16]
 8008110:	015a      	lsls	r2, r3, #5
 8008112:	68fb      	ldr	r3, [r7, #12]
 8008114:	4413      	add	r3, r2
 8008116:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800811a:	461a      	mov	r2, r3
 800811c:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8008120:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008122:	693b      	ldr	r3, [r7, #16]
 8008124:	3301      	adds	r3, #1
 8008126:	613b      	str	r3, [r7, #16]
 8008128:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800812a:	693a      	ldr	r2, [r7, #16]
 800812c:	429a      	cmp	r2, r3
 800812e:	d3b7      	bcc.n	80080a0 <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8008130:	68fb      	ldr	r3, [r7, #12]
 8008132:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008136:	691b      	ldr	r3, [r3, #16]
 8008138:	68fa      	ldr	r2, [r7, #12]
 800813a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800813e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008142:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	2200      	movs	r2, #0
 8008148:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8008150:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8008152:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008154:	2b00      	cmp	r3, #0
 8008156:	d105      	bne.n	8008164 <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	699b      	ldr	r3, [r3, #24]
 800815c:	f043 0210 	orr.w	r2, r3, #16
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	699a      	ldr	r2, [r3, #24]
 8008168:	4b0f      	ldr	r3, [pc, #60]	; (80081a8 <USB_DevInit+0x2c4>)
 800816a:	4313      	orrs	r3, r2
 800816c:	687a      	ldr	r2, [r7, #4]
 800816e:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8008170:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008172:	2b00      	cmp	r3, #0
 8008174:	d005      	beq.n	8008182 <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	699b      	ldr	r3, [r3, #24]
 800817a:	f043 0208 	orr.w	r2, r3, #8
 800817e:	687b      	ldr	r3, [r7, #4]
 8008180:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8008182:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008184:	2b01      	cmp	r3, #1
 8008186:	d107      	bne.n	8008198 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	699b      	ldr	r3, [r3, #24]
 800818c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8008190:	f043 0304 	orr.w	r3, r3, #4
 8008194:	687a      	ldr	r2, [r7, #4]
 8008196:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8008198:	7dfb      	ldrb	r3, [r7, #23]
}
 800819a:	4618      	mov	r0, r3
 800819c:	3718      	adds	r7, #24
 800819e:	46bd      	mov	sp, r7
 80081a0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80081a4:	b004      	add	sp, #16
 80081a6:	4770      	bx	lr
 80081a8:	803c3800 	.word	0x803c3800

080081ac <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80081ac:	b480      	push	{r7}
 80081ae:	b085      	sub	sp, #20
 80081b0:	af00      	add	r7, sp, #0
 80081b2:	6078      	str	r0, [r7, #4]
 80081b4:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80081b6:	2300      	movs	r3, #0
 80081b8:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80081ba:	68fb      	ldr	r3, [r7, #12]
 80081bc:	3301      	adds	r3, #1
 80081be:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80081c0:	68fb      	ldr	r3, [r7, #12]
 80081c2:	4a13      	ldr	r2, [pc, #76]	; (8008210 <USB_FlushTxFifo+0x64>)
 80081c4:	4293      	cmp	r3, r2
 80081c6:	d901      	bls.n	80081cc <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80081c8:	2303      	movs	r3, #3
 80081ca:	e01b      	b.n	8008204 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	691b      	ldr	r3, [r3, #16]
 80081d0:	2b00      	cmp	r3, #0
 80081d2:	daf2      	bge.n	80081ba <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80081d4:	2300      	movs	r3, #0
 80081d6:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80081d8:	683b      	ldr	r3, [r7, #0]
 80081da:	019b      	lsls	r3, r3, #6
 80081dc:	f043 0220 	orr.w	r2, r3, #32
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80081e4:	68fb      	ldr	r3, [r7, #12]
 80081e6:	3301      	adds	r3, #1
 80081e8:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80081ea:	68fb      	ldr	r3, [r7, #12]
 80081ec:	4a08      	ldr	r2, [pc, #32]	; (8008210 <USB_FlushTxFifo+0x64>)
 80081ee:	4293      	cmp	r3, r2
 80081f0:	d901      	bls.n	80081f6 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80081f2:	2303      	movs	r3, #3
 80081f4:	e006      	b.n	8008204 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80081f6:	687b      	ldr	r3, [r7, #4]
 80081f8:	691b      	ldr	r3, [r3, #16]
 80081fa:	f003 0320 	and.w	r3, r3, #32
 80081fe:	2b20      	cmp	r3, #32
 8008200:	d0f0      	beq.n	80081e4 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8008202:	2300      	movs	r3, #0
}
 8008204:	4618      	mov	r0, r3
 8008206:	3714      	adds	r7, #20
 8008208:	46bd      	mov	sp, r7
 800820a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800820e:	4770      	bx	lr
 8008210:	00030d40 	.word	0x00030d40

08008214 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8008214:	b480      	push	{r7}
 8008216:	b085      	sub	sp, #20
 8008218:	af00      	add	r7, sp, #0
 800821a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800821c:	2300      	movs	r3, #0
 800821e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008220:	68fb      	ldr	r3, [r7, #12]
 8008222:	3301      	adds	r3, #1
 8008224:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8008226:	68fb      	ldr	r3, [r7, #12]
 8008228:	4a11      	ldr	r2, [pc, #68]	; (8008270 <USB_FlushRxFifo+0x5c>)
 800822a:	4293      	cmp	r3, r2
 800822c:	d901      	bls.n	8008232 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800822e:	2303      	movs	r3, #3
 8008230:	e018      	b.n	8008264 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	691b      	ldr	r3, [r3, #16]
 8008236:	2b00      	cmp	r3, #0
 8008238:	daf2      	bge.n	8008220 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800823a:	2300      	movs	r3, #0
 800823c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	2210      	movs	r2, #16
 8008242:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008244:	68fb      	ldr	r3, [r7, #12]
 8008246:	3301      	adds	r3, #1
 8008248:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800824a:	68fb      	ldr	r3, [r7, #12]
 800824c:	4a08      	ldr	r2, [pc, #32]	; (8008270 <USB_FlushRxFifo+0x5c>)
 800824e:	4293      	cmp	r3, r2
 8008250:	d901      	bls.n	8008256 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8008252:	2303      	movs	r3, #3
 8008254:	e006      	b.n	8008264 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	691b      	ldr	r3, [r3, #16]
 800825a:	f003 0310 	and.w	r3, r3, #16
 800825e:	2b10      	cmp	r3, #16
 8008260:	d0f0      	beq.n	8008244 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8008262:	2300      	movs	r3, #0
}
 8008264:	4618      	mov	r0, r3
 8008266:	3714      	adds	r7, #20
 8008268:	46bd      	mov	sp, r7
 800826a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800826e:	4770      	bx	lr
 8008270:	00030d40 	.word	0x00030d40

08008274 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8008274:	b480      	push	{r7}
 8008276:	b085      	sub	sp, #20
 8008278:	af00      	add	r7, sp, #0
 800827a:	6078      	str	r0, [r7, #4]
 800827c:	460b      	mov	r3, r1
 800827e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8008284:	68fb      	ldr	r3, [r7, #12]
 8008286:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800828a:	681a      	ldr	r2, [r3, #0]
 800828c:	78fb      	ldrb	r3, [r7, #3]
 800828e:	68f9      	ldr	r1, [r7, #12]
 8008290:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008294:	4313      	orrs	r3, r2
 8008296:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8008298:	2300      	movs	r3, #0
}
 800829a:	4618      	mov	r0, r3
 800829c:	3714      	adds	r7, #20
 800829e:	46bd      	mov	sp, r7
 80082a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082a4:	4770      	bx	lr

080082a6 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 80082a6:	b480      	push	{r7}
 80082a8:	b087      	sub	sp, #28
 80082aa:	af00      	add	r7, sp, #0
 80082ac:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 80082b2:	693b      	ldr	r3, [r7, #16]
 80082b4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80082b8:	689b      	ldr	r3, [r3, #8]
 80082ba:	f003 0306 	and.w	r3, r3, #6
 80082be:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 80082c0:	68fb      	ldr	r3, [r7, #12]
 80082c2:	2b00      	cmp	r3, #0
 80082c4:	d102      	bne.n	80082cc <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 80082c6:	2300      	movs	r3, #0
 80082c8:	75fb      	strb	r3, [r7, #23]
 80082ca:	e00a      	b.n	80082e2 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 80082cc:	68fb      	ldr	r3, [r7, #12]
 80082ce:	2b02      	cmp	r3, #2
 80082d0:	d002      	beq.n	80082d8 <USB_GetDevSpeed+0x32>
 80082d2:	68fb      	ldr	r3, [r7, #12]
 80082d4:	2b06      	cmp	r3, #6
 80082d6:	d102      	bne.n	80082de <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 80082d8:	2302      	movs	r3, #2
 80082da:	75fb      	strb	r3, [r7, #23]
 80082dc:	e001      	b.n	80082e2 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 80082de:	230f      	movs	r3, #15
 80082e0:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 80082e2:	7dfb      	ldrb	r3, [r7, #23]
}
 80082e4:	4618      	mov	r0, r3
 80082e6:	371c      	adds	r7, #28
 80082e8:	46bd      	mov	sp, r7
 80082ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082ee:	4770      	bx	lr

080082f0 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80082f0:	b480      	push	{r7}
 80082f2:	b085      	sub	sp, #20
 80082f4:	af00      	add	r7, sp, #0
 80082f6:	6078      	str	r0, [r7, #4]
 80082f8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80082fe:	683b      	ldr	r3, [r7, #0]
 8008300:	781b      	ldrb	r3, [r3, #0]
 8008302:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8008304:	683b      	ldr	r3, [r7, #0]
 8008306:	785b      	ldrb	r3, [r3, #1]
 8008308:	2b01      	cmp	r3, #1
 800830a:	d13a      	bne.n	8008382 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800830c:	68fb      	ldr	r3, [r7, #12]
 800830e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008312:	69da      	ldr	r2, [r3, #28]
 8008314:	683b      	ldr	r3, [r7, #0]
 8008316:	781b      	ldrb	r3, [r3, #0]
 8008318:	f003 030f 	and.w	r3, r3, #15
 800831c:	2101      	movs	r1, #1
 800831e:	fa01 f303 	lsl.w	r3, r1, r3
 8008322:	b29b      	uxth	r3, r3
 8008324:	68f9      	ldr	r1, [r7, #12]
 8008326:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800832a:	4313      	orrs	r3, r2
 800832c:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800832e:	68bb      	ldr	r3, [r7, #8]
 8008330:	015a      	lsls	r2, r3, #5
 8008332:	68fb      	ldr	r3, [r7, #12]
 8008334:	4413      	add	r3, r2
 8008336:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800833a:	681b      	ldr	r3, [r3, #0]
 800833c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8008340:	2b00      	cmp	r3, #0
 8008342:	d155      	bne.n	80083f0 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8008344:	68bb      	ldr	r3, [r7, #8]
 8008346:	015a      	lsls	r2, r3, #5
 8008348:	68fb      	ldr	r3, [r7, #12]
 800834a:	4413      	add	r3, r2
 800834c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008350:	681a      	ldr	r2, [r3, #0]
 8008352:	683b      	ldr	r3, [r7, #0]
 8008354:	68db      	ldr	r3, [r3, #12]
 8008356:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800835a:	683b      	ldr	r3, [r7, #0]
 800835c:	791b      	ldrb	r3, [r3, #4]
 800835e:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8008360:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8008362:	68bb      	ldr	r3, [r7, #8]
 8008364:	059b      	lsls	r3, r3, #22
 8008366:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8008368:	4313      	orrs	r3, r2
 800836a:	68ba      	ldr	r2, [r7, #8]
 800836c:	0151      	lsls	r1, r2, #5
 800836e:	68fa      	ldr	r2, [r7, #12]
 8008370:	440a      	add	r2, r1
 8008372:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008376:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800837a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800837e:	6013      	str	r3, [r2, #0]
 8008380:	e036      	b.n	80083f0 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8008382:	68fb      	ldr	r3, [r7, #12]
 8008384:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008388:	69da      	ldr	r2, [r3, #28]
 800838a:	683b      	ldr	r3, [r7, #0]
 800838c:	781b      	ldrb	r3, [r3, #0]
 800838e:	f003 030f 	and.w	r3, r3, #15
 8008392:	2101      	movs	r1, #1
 8008394:	fa01 f303 	lsl.w	r3, r1, r3
 8008398:	041b      	lsls	r3, r3, #16
 800839a:	68f9      	ldr	r1, [r7, #12]
 800839c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80083a0:	4313      	orrs	r3, r2
 80083a2:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 80083a4:	68bb      	ldr	r3, [r7, #8]
 80083a6:	015a      	lsls	r2, r3, #5
 80083a8:	68fb      	ldr	r3, [r7, #12]
 80083aa:	4413      	add	r3, r2
 80083ac:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80083b0:	681b      	ldr	r3, [r3, #0]
 80083b2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80083b6:	2b00      	cmp	r3, #0
 80083b8:	d11a      	bne.n	80083f0 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80083ba:	68bb      	ldr	r3, [r7, #8]
 80083bc:	015a      	lsls	r2, r3, #5
 80083be:	68fb      	ldr	r3, [r7, #12]
 80083c0:	4413      	add	r3, r2
 80083c2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80083c6:	681a      	ldr	r2, [r3, #0]
 80083c8:	683b      	ldr	r3, [r7, #0]
 80083ca:	68db      	ldr	r3, [r3, #12]
 80083cc:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 80083d0:	683b      	ldr	r3, [r7, #0]
 80083d2:	791b      	ldrb	r3, [r3, #4]
 80083d4:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80083d6:	430b      	orrs	r3, r1
 80083d8:	4313      	orrs	r3, r2
 80083da:	68ba      	ldr	r2, [r7, #8]
 80083dc:	0151      	lsls	r1, r2, #5
 80083de:	68fa      	ldr	r2, [r7, #12]
 80083e0:	440a      	add	r2, r1
 80083e2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80083e6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80083ea:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80083ee:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 80083f0:	2300      	movs	r3, #0
}
 80083f2:	4618      	mov	r0, r3
 80083f4:	3714      	adds	r7, #20
 80083f6:	46bd      	mov	sp, r7
 80083f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083fc:	4770      	bx	lr
	...

08008400 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8008400:	b480      	push	{r7}
 8008402:	b085      	sub	sp, #20
 8008404:	af00      	add	r7, sp, #0
 8008406:	6078      	str	r0, [r7, #4]
 8008408:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800840e:	683b      	ldr	r3, [r7, #0]
 8008410:	781b      	ldrb	r3, [r3, #0]
 8008412:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8008414:	683b      	ldr	r3, [r7, #0]
 8008416:	785b      	ldrb	r3, [r3, #1]
 8008418:	2b01      	cmp	r3, #1
 800841a:	d161      	bne.n	80084e0 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800841c:	68bb      	ldr	r3, [r7, #8]
 800841e:	015a      	lsls	r2, r3, #5
 8008420:	68fb      	ldr	r3, [r7, #12]
 8008422:	4413      	add	r3, r2
 8008424:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008428:	681b      	ldr	r3, [r3, #0]
 800842a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800842e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008432:	d11f      	bne.n	8008474 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8008434:	68bb      	ldr	r3, [r7, #8]
 8008436:	015a      	lsls	r2, r3, #5
 8008438:	68fb      	ldr	r3, [r7, #12]
 800843a:	4413      	add	r3, r2
 800843c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008440:	681b      	ldr	r3, [r3, #0]
 8008442:	68ba      	ldr	r2, [r7, #8]
 8008444:	0151      	lsls	r1, r2, #5
 8008446:	68fa      	ldr	r2, [r7, #12]
 8008448:	440a      	add	r2, r1
 800844a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800844e:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8008452:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8008454:	68bb      	ldr	r3, [r7, #8]
 8008456:	015a      	lsls	r2, r3, #5
 8008458:	68fb      	ldr	r3, [r7, #12]
 800845a:	4413      	add	r3, r2
 800845c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008460:	681b      	ldr	r3, [r3, #0]
 8008462:	68ba      	ldr	r2, [r7, #8]
 8008464:	0151      	lsls	r1, r2, #5
 8008466:	68fa      	ldr	r2, [r7, #12]
 8008468:	440a      	add	r2, r1
 800846a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800846e:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8008472:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8008474:	68fb      	ldr	r3, [r7, #12]
 8008476:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800847a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800847c:	683b      	ldr	r3, [r7, #0]
 800847e:	781b      	ldrb	r3, [r3, #0]
 8008480:	f003 030f 	and.w	r3, r3, #15
 8008484:	2101      	movs	r1, #1
 8008486:	fa01 f303 	lsl.w	r3, r1, r3
 800848a:	b29b      	uxth	r3, r3
 800848c:	43db      	mvns	r3, r3
 800848e:	68f9      	ldr	r1, [r7, #12]
 8008490:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008494:	4013      	ands	r3, r2
 8008496:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8008498:	68fb      	ldr	r3, [r7, #12]
 800849a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800849e:	69da      	ldr	r2, [r3, #28]
 80084a0:	683b      	ldr	r3, [r7, #0]
 80084a2:	781b      	ldrb	r3, [r3, #0]
 80084a4:	f003 030f 	and.w	r3, r3, #15
 80084a8:	2101      	movs	r1, #1
 80084aa:	fa01 f303 	lsl.w	r3, r1, r3
 80084ae:	b29b      	uxth	r3, r3
 80084b0:	43db      	mvns	r3, r3
 80084b2:	68f9      	ldr	r1, [r7, #12]
 80084b4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80084b8:	4013      	ands	r3, r2
 80084ba:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 80084bc:	68bb      	ldr	r3, [r7, #8]
 80084be:	015a      	lsls	r2, r3, #5
 80084c0:	68fb      	ldr	r3, [r7, #12]
 80084c2:	4413      	add	r3, r2
 80084c4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80084c8:	681a      	ldr	r2, [r3, #0]
 80084ca:	68bb      	ldr	r3, [r7, #8]
 80084cc:	0159      	lsls	r1, r3, #5
 80084ce:	68fb      	ldr	r3, [r7, #12]
 80084d0:	440b      	add	r3, r1
 80084d2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80084d6:	4619      	mov	r1, r3
 80084d8:	4b35      	ldr	r3, [pc, #212]	; (80085b0 <USB_DeactivateEndpoint+0x1b0>)
 80084da:	4013      	ands	r3, r2
 80084dc:	600b      	str	r3, [r1, #0]
 80084de:	e060      	b.n	80085a2 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80084e0:	68bb      	ldr	r3, [r7, #8]
 80084e2:	015a      	lsls	r2, r3, #5
 80084e4:	68fb      	ldr	r3, [r7, #12]
 80084e6:	4413      	add	r3, r2
 80084e8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80084ec:	681b      	ldr	r3, [r3, #0]
 80084ee:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80084f2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80084f6:	d11f      	bne.n	8008538 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80084f8:	68bb      	ldr	r3, [r7, #8]
 80084fa:	015a      	lsls	r2, r3, #5
 80084fc:	68fb      	ldr	r3, [r7, #12]
 80084fe:	4413      	add	r3, r2
 8008500:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008504:	681b      	ldr	r3, [r3, #0]
 8008506:	68ba      	ldr	r2, [r7, #8]
 8008508:	0151      	lsls	r1, r2, #5
 800850a:	68fa      	ldr	r2, [r7, #12]
 800850c:	440a      	add	r2, r1
 800850e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008512:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8008516:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8008518:	68bb      	ldr	r3, [r7, #8]
 800851a:	015a      	lsls	r2, r3, #5
 800851c:	68fb      	ldr	r3, [r7, #12]
 800851e:	4413      	add	r3, r2
 8008520:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008524:	681b      	ldr	r3, [r3, #0]
 8008526:	68ba      	ldr	r2, [r7, #8]
 8008528:	0151      	lsls	r1, r2, #5
 800852a:	68fa      	ldr	r2, [r7, #12]
 800852c:	440a      	add	r2, r1
 800852e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008532:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8008536:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8008538:	68fb      	ldr	r3, [r7, #12]
 800853a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800853e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008540:	683b      	ldr	r3, [r7, #0]
 8008542:	781b      	ldrb	r3, [r3, #0]
 8008544:	f003 030f 	and.w	r3, r3, #15
 8008548:	2101      	movs	r1, #1
 800854a:	fa01 f303 	lsl.w	r3, r1, r3
 800854e:	041b      	lsls	r3, r3, #16
 8008550:	43db      	mvns	r3, r3
 8008552:	68f9      	ldr	r1, [r7, #12]
 8008554:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008558:	4013      	ands	r3, r2
 800855a:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800855c:	68fb      	ldr	r3, [r7, #12]
 800855e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008562:	69da      	ldr	r2, [r3, #28]
 8008564:	683b      	ldr	r3, [r7, #0]
 8008566:	781b      	ldrb	r3, [r3, #0]
 8008568:	f003 030f 	and.w	r3, r3, #15
 800856c:	2101      	movs	r1, #1
 800856e:	fa01 f303 	lsl.w	r3, r1, r3
 8008572:	041b      	lsls	r3, r3, #16
 8008574:	43db      	mvns	r3, r3
 8008576:	68f9      	ldr	r1, [r7, #12]
 8008578:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800857c:	4013      	ands	r3, r2
 800857e:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8008580:	68bb      	ldr	r3, [r7, #8]
 8008582:	015a      	lsls	r2, r3, #5
 8008584:	68fb      	ldr	r3, [r7, #12]
 8008586:	4413      	add	r3, r2
 8008588:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800858c:	681a      	ldr	r2, [r3, #0]
 800858e:	68bb      	ldr	r3, [r7, #8]
 8008590:	0159      	lsls	r1, r3, #5
 8008592:	68fb      	ldr	r3, [r7, #12]
 8008594:	440b      	add	r3, r1
 8008596:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800859a:	4619      	mov	r1, r3
 800859c:	4b05      	ldr	r3, [pc, #20]	; (80085b4 <USB_DeactivateEndpoint+0x1b4>)
 800859e:	4013      	ands	r3, r2
 80085a0:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 80085a2:	2300      	movs	r3, #0
}
 80085a4:	4618      	mov	r0, r3
 80085a6:	3714      	adds	r7, #20
 80085a8:	46bd      	mov	sp, r7
 80085aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085ae:	4770      	bx	lr
 80085b0:	ec337800 	.word	0xec337800
 80085b4:	eff37800 	.word	0xeff37800

080085b8 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 80085b8:	b580      	push	{r7, lr}
 80085ba:	b08a      	sub	sp, #40	; 0x28
 80085bc:	af02      	add	r7, sp, #8
 80085be:	60f8      	str	r0, [r7, #12]
 80085c0:	60b9      	str	r1, [r7, #8]
 80085c2:	4613      	mov	r3, r2
 80085c4:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80085c6:	68fb      	ldr	r3, [r7, #12]
 80085c8:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 80085ca:	68bb      	ldr	r3, [r7, #8]
 80085cc:	781b      	ldrb	r3, [r3, #0]
 80085ce:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 80085d0:	68bb      	ldr	r3, [r7, #8]
 80085d2:	785b      	ldrb	r3, [r3, #1]
 80085d4:	2b01      	cmp	r3, #1
 80085d6:	f040 815c 	bne.w	8008892 <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 80085da:	68bb      	ldr	r3, [r7, #8]
 80085dc:	699b      	ldr	r3, [r3, #24]
 80085de:	2b00      	cmp	r3, #0
 80085e0:	d132      	bne.n	8008648 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80085e2:	69bb      	ldr	r3, [r7, #24]
 80085e4:	015a      	lsls	r2, r3, #5
 80085e6:	69fb      	ldr	r3, [r7, #28]
 80085e8:	4413      	add	r3, r2
 80085ea:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80085ee:	691b      	ldr	r3, [r3, #16]
 80085f0:	69ba      	ldr	r2, [r7, #24]
 80085f2:	0151      	lsls	r1, r2, #5
 80085f4:	69fa      	ldr	r2, [r7, #28]
 80085f6:	440a      	add	r2, r1
 80085f8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80085fc:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8008600:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8008604:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8008606:	69bb      	ldr	r3, [r7, #24]
 8008608:	015a      	lsls	r2, r3, #5
 800860a:	69fb      	ldr	r3, [r7, #28]
 800860c:	4413      	add	r3, r2
 800860e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008612:	691b      	ldr	r3, [r3, #16]
 8008614:	69ba      	ldr	r2, [r7, #24]
 8008616:	0151      	lsls	r1, r2, #5
 8008618:	69fa      	ldr	r2, [r7, #28]
 800861a:	440a      	add	r2, r1
 800861c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008620:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8008624:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8008626:	69bb      	ldr	r3, [r7, #24]
 8008628:	015a      	lsls	r2, r3, #5
 800862a:	69fb      	ldr	r3, [r7, #28]
 800862c:	4413      	add	r3, r2
 800862e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008632:	691b      	ldr	r3, [r3, #16]
 8008634:	69ba      	ldr	r2, [r7, #24]
 8008636:	0151      	lsls	r1, r2, #5
 8008638:	69fa      	ldr	r2, [r7, #28]
 800863a:	440a      	add	r2, r1
 800863c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008640:	0cdb      	lsrs	r3, r3, #19
 8008642:	04db      	lsls	r3, r3, #19
 8008644:	6113      	str	r3, [r2, #16]
 8008646:	e074      	b.n	8008732 <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8008648:	69bb      	ldr	r3, [r7, #24]
 800864a:	015a      	lsls	r2, r3, #5
 800864c:	69fb      	ldr	r3, [r7, #28]
 800864e:	4413      	add	r3, r2
 8008650:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008654:	691b      	ldr	r3, [r3, #16]
 8008656:	69ba      	ldr	r2, [r7, #24]
 8008658:	0151      	lsls	r1, r2, #5
 800865a:	69fa      	ldr	r2, [r7, #28]
 800865c:	440a      	add	r2, r1
 800865e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008662:	0cdb      	lsrs	r3, r3, #19
 8008664:	04db      	lsls	r3, r3, #19
 8008666:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8008668:	69bb      	ldr	r3, [r7, #24]
 800866a:	015a      	lsls	r2, r3, #5
 800866c:	69fb      	ldr	r3, [r7, #28]
 800866e:	4413      	add	r3, r2
 8008670:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008674:	691b      	ldr	r3, [r3, #16]
 8008676:	69ba      	ldr	r2, [r7, #24]
 8008678:	0151      	lsls	r1, r2, #5
 800867a:	69fa      	ldr	r2, [r7, #28]
 800867c:	440a      	add	r2, r1
 800867e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008682:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8008686:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800868a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 800868c:	69bb      	ldr	r3, [r7, #24]
 800868e:	015a      	lsls	r2, r3, #5
 8008690:	69fb      	ldr	r3, [r7, #28]
 8008692:	4413      	add	r3, r2
 8008694:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008698:	691a      	ldr	r2, [r3, #16]
                                     (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800869a:	68bb      	ldr	r3, [r7, #8]
 800869c:	6999      	ldr	r1, [r3, #24]
 800869e:	68bb      	ldr	r3, [r7, #8]
 80086a0:	68db      	ldr	r3, [r3, #12]
 80086a2:	440b      	add	r3, r1
 80086a4:	1e59      	subs	r1, r3, #1
 80086a6:	68bb      	ldr	r3, [r7, #8]
 80086a8:	68db      	ldr	r3, [r3, #12]
 80086aa:	fbb1 f3f3 	udiv	r3, r1, r3
 80086ae:	04d9      	lsls	r1, r3, #19
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 80086b0:	4b9d      	ldr	r3, [pc, #628]	; (8008928 <USB_EPStartXfer+0x370>)
 80086b2:	400b      	ands	r3, r1
 80086b4:	69b9      	ldr	r1, [r7, #24]
 80086b6:	0148      	lsls	r0, r1, #5
 80086b8:	69f9      	ldr	r1, [r7, #28]
 80086ba:	4401      	add	r1, r0
 80086bc:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 80086c0:	4313      	orrs	r3, r2
 80086c2:	610b      	str	r3, [r1, #16]

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 80086c4:	69bb      	ldr	r3, [r7, #24]
 80086c6:	015a      	lsls	r2, r3, #5
 80086c8:	69fb      	ldr	r3, [r7, #28]
 80086ca:	4413      	add	r3, r2
 80086cc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80086d0:	691a      	ldr	r2, [r3, #16]
 80086d2:	68bb      	ldr	r3, [r7, #8]
 80086d4:	699b      	ldr	r3, [r3, #24]
 80086d6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80086da:	69b9      	ldr	r1, [r7, #24]
 80086dc:	0148      	lsls	r0, r1, #5
 80086de:	69f9      	ldr	r1, [r7, #28]
 80086e0:	4401      	add	r1, r0
 80086e2:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 80086e6:	4313      	orrs	r3, r2
 80086e8:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 80086ea:	68bb      	ldr	r3, [r7, #8]
 80086ec:	791b      	ldrb	r3, [r3, #4]
 80086ee:	2b01      	cmp	r3, #1
 80086f0:	d11f      	bne.n	8008732 <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 80086f2:	69bb      	ldr	r3, [r7, #24]
 80086f4:	015a      	lsls	r2, r3, #5
 80086f6:	69fb      	ldr	r3, [r7, #28]
 80086f8:	4413      	add	r3, r2
 80086fa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80086fe:	691b      	ldr	r3, [r3, #16]
 8008700:	69ba      	ldr	r2, [r7, #24]
 8008702:	0151      	lsls	r1, r2, #5
 8008704:	69fa      	ldr	r2, [r7, #28]
 8008706:	440a      	add	r2, r1
 8008708:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800870c:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 8008710:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 8008712:	69bb      	ldr	r3, [r7, #24]
 8008714:	015a      	lsls	r2, r3, #5
 8008716:	69fb      	ldr	r3, [r7, #28]
 8008718:	4413      	add	r3, r2
 800871a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800871e:	691b      	ldr	r3, [r3, #16]
 8008720:	69ba      	ldr	r2, [r7, #24]
 8008722:	0151      	lsls	r1, r2, #5
 8008724:	69fa      	ldr	r2, [r7, #28]
 8008726:	440a      	add	r2, r1
 8008728:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800872c:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8008730:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 8008732:	79fb      	ldrb	r3, [r7, #7]
 8008734:	2b01      	cmp	r3, #1
 8008736:	d14b      	bne.n	80087d0 <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8008738:	68bb      	ldr	r3, [r7, #8]
 800873a:	695b      	ldr	r3, [r3, #20]
 800873c:	2b00      	cmp	r3, #0
 800873e:	d009      	beq.n	8008754 <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8008740:	69bb      	ldr	r3, [r7, #24]
 8008742:	015a      	lsls	r2, r3, #5
 8008744:	69fb      	ldr	r3, [r7, #28]
 8008746:	4413      	add	r3, r2
 8008748:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800874c:	461a      	mov	r2, r3
 800874e:	68bb      	ldr	r3, [r7, #8]
 8008750:	695b      	ldr	r3, [r3, #20]
 8008752:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8008754:	68bb      	ldr	r3, [r7, #8]
 8008756:	791b      	ldrb	r3, [r3, #4]
 8008758:	2b01      	cmp	r3, #1
 800875a:	d128      	bne.n	80087ae <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800875c:	69fb      	ldr	r3, [r7, #28]
 800875e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008762:	689b      	ldr	r3, [r3, #8]
 8008764:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008768:	2b00      	cmp	r3, #0
 800876a:	d110      	bne.n	800878e <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800876c:	69bb      	ldr	r3, [r7, #24]
 800876e:	015a      	lsls	r2, r3, #5
 8008770:	69fb      	ldr	r3, [r7, #28]
 8008772:	4413      	add	r3, r2
 8008774:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008778:	681b      	ldr	r3, [r3, #0]
 800877a:	69ba      	ldr	r2, [r7, #24]
 800877c:	0151      	lsls	r1, r2, #5
 800877e:	69fa      	ldr	r2, [r7, #28]
 8008780:	440a      	add	r2, r1
 8008782:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008786:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800878a:	6013      	str	r3, [r2, #0]
 800878c:	e00f      	b.n	80087ae <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800878e:	69bb      	ldr	r3, [r7, #24]
 8008790:	015a      	lsls	r2, r3, #5
 8008792:	69fb      	ldr	r3, [r7, #28]
 8008794:	4413      	add	r3, r2
 8008796:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800879a:	681b      	ldr	r3, [r3, #0]
 800879c:	69ba      	ldr	r2, [r7, #24]
 800879e:	0151      	lsls	r1, r2, #5
 80087a0:	69fa      	ldr	r2, [r7, #28]
 80087a2:	440a      	add	r2, r1
 80087a4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80087a8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80087ac:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80087ae:	69bb      	ldr	r3, [r7, #24]
 80087b0:	015a      	lsls	r2, r3, #5
 80087b2:	69fb      	ldr	r3, [r7, #28]
 80087b4:	4413      	add	r3, r2
 80087b6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80087ba:	681b      	ldr	r3, [r3, #0]
 80087bc:	69ba      	ldr	r2, [r7, #24]
 80087be:	0151      	lsls	r1, r2, #5
 80087c0:	69fa      	ldr	r2, [r7, #28]
 80087c2:	440a      	add	r2, r1
 80087c4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80087c8:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80087cc:	6013      	str	r3, [r2, #0]
 80087ce:	e133      	b.n	8008a38 <USB_EPStartXfer+0x480>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80087d0:	69bb      	ldr	r3, [r7, #24]
 80087d2:	015a      	lsls	r2, r3, #5
 80087d4:	69fb      	ldr	r3, [r7, #28]
 80087d6:	4413      	add	r3, r2
 80087d8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80087dc:	681b      	ldr	r3, [r3, #0]
 80087de:	69ba      	ldr	r2, [r7, #24]
 80087e0:	0151      	lsls	r1, r2, #5
 80087e2:	69fa      	ldr	r2, [r7, #28]
 80087e4:	440a      	add	r2, r1
 80087e6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80087ea:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80087ee:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80087f0:	68bb      	ldr	r3, [r7, #8]
 80087f2:	791b      	ldrb	r3, [r3, #4]
 80087f4:	2b01      	cmp	r3, #1
 80087f6:	d015      	beq.n	8008824 <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 80087f8:	68bb      	ldr	r3, [r7, #8]
 80087fa:	699b      	ldr	r3, [r3, #24]
 80087fc:	2b00      	cmp	r3, #0
 80087fe:	f000 811b 	beq.w	8008a38 <USB_EPStartXfer+0x480>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8008802:	69fb      	ldr	r3, [r7, #28]
 8008804:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008808:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800880a:	68bb      	ldr	r3, [r7, #8]
 800880c:	781b      	ldrb	r3, [r3, #0]
 800880e:	f003 030f 	and.w	r3, r3, #15
 8008812:	2101      	movs	r1, #1
 8008814:	fa01 f303 	lsl.w	r3, r1, r3
 8008818:	69f9      	ldr	r1, [r7, #28]
 800881a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800881e:	4313      	orrs	r3, r2
 8008820:	634b      	str	r3, [r1, #52]	; 0x34
 8008822:	e109      	b.n	8008a38 <USB_EPStartXfer+0x480>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8008824:	69fb      	ldr	r3, [r7, #28]
 8008826:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800882a:	689b      	ldr	r3, [r3, #8]
 800882c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008830:	2b00      	cmp	r3, #0
 8008832:	d110      	bne.n	8008856 <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8008834:	69bb      	ldr	r3, [r7, #24]
 8008836:	015a      	lsls	r2, r3, #5
 8008838:	69fb      	ldr	r3, [r7, #28]
 800883a:	4413      	add	r3, r2
 800883c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008840:	681b      	ldr	r3, [r3, #0]
 8008842:	69ba      	ldr	r2, [r7, #24]
 8008844:	0151      	lsls	r1, r2, #5
 8008846:	69fa      	ldr	r2, [r7, #28]
 8008848:	440a      	add	r2, r1
 800884a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800884e:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8008852:	6013      	str	r3, [r2, #0]
 8008854:	e00f      	b.n	8008876 <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8008856:	69bb      	ldr	r3, [r7, #24]
 8008858:	015a      	lsls	r2, r3, #5
 800885a:	69fb      	ldr	r3, [r7, #28]
 800885c:	4413      	add	r3, r2
 800885e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008862:	681b      	ldr	r3, [r3, #0]
 8008864:	69ba      	ldr	r2, [r7, #24]
 8008866:	0151      	lsls	r1, r2, #5
 8008868:	69fa      	ldr	r2, [r7, #28]
 800886a:	440a      	add	r2, r1
 800886c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008870:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008874:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8008876:	68bb      	ldr	r3, [r7, #8]
 8008878:	6919      	ldr	r1, [r3, #16]
 800887a:	68bb      	ldr	r3, [r7, #8]
 800887c:	781a      	ldrb	r2, [r3, #0]
 800887e:	68bb      	ldr	r3, [r7, #8]
 8008880:	699b      	ldr	r3, [r3, #24]
 8008882:	b298      	uxth	r0, r3
 8008884:	79fb      	ldrb	r3, [r7, #7]
 8008886:	9300      	str	r3, [sp, #0]
 8008888:	4603      	mov	r3, r0
 800888a:	68f8      	ldr	r0, [r7, #12]
 800888c:	f000 fade 	bl	8008e4c <USB_WritePacket>
 8008890:	e0d2      	b.n	8008a38 <USB_EPStartXfer+0x480>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8008892:	69bb      	ldr	r3, [r7, #24]
 8008894:	015a      	lsls	r2, r3, #5
 8008896:	69fb      	ldr	r3, [r7, #28]
 8008898:	4413      	add	r3, r2
 800889a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800889e:	691b      	ldr	r3, [r3, #16]
 80088a0:	69ba      	ldr	r2, [r7, #24]
 80088a2:	0151      	lsls	r1, r2, #5
 80088a4:	69fa      	ldr	r2, [r7, #28]
 80088a6:	440a      	add	r2, r1
 80088a8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80088ac:	0cdb      	lsrs	r3, r3, #19
 80088ae:	04db      	lsls	r3, r3, #19
 80088b0:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 80088b2:	69bb      	ldr	r3, [r7, #24]
 80088b4:	015a      	lsls	r2, r3, #5
 80088b6:	69fb      	ldr	r3, [r7, #28]
 80088b8:	4413      	add	r3, r2
 80088ba:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80088be:	691b      	ldr	r3, [r3, #16]
 80088c0:	69ba      	ldr	r2, [r7, #24]
 80088c2:	0151      	lsls	r1, r2, #5
 80088c4:	69fa      	ldr	r2, [r7, #28]
 80088c6:	440a      	add	r2, r1
 80088c8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80088cc:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80088d0:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80088d4:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 80088d6:	68bb      	ldr	r3, [r7, #8]
 80088d8:	699b      	ldr	r3, [r3, #24]
 80088da:	2b00      	cmp	r3, #0
 80088dc:	d126      	bne.n	800892c <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 80088de:	69bb      	ldr	r3, [r7, #24]
 80088e0:	015a      	lsls	r2, r3, #5
 80088e2:	69fb      	ldr	r3, [r7, #28]
 80088e4:	4413      	add	r3, r2
 80088e6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80088ea:	691a      	ldr	r2, [r3, #16]
 80088ec:	68bb      	ldr	r3, [r7, #8]
 80088ee:	68db      	ldr	r3, [r3, #12]
 80088f0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80088f4:	69b9      	ldr	r1, [r7, #24]
 80088f6:	0148      	lsls	r0, r1, #5
 80088f8:	69f9      	ldr	r1, [r7, #28]
 80088fa:	4401      	add	r1, r0
 80088fc:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8008900:	4313      	orrs	r3, r2
 8008902:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8008904:	69bb      	ldr	r3, [r7, #24]
 8008906:	015a      	lsls	r2, r3, #5
 8008908:	69fb      	ldr	r3, [r7, #28]
 800890a:	4413      	add	r3, r2
 800890c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008910:	691b      	ldr	r3, [r3, #16]
 8008912:	69ba      	ldr	r2, [r7, #24]
 8008914:	0151      	lsls	r1, r2, #5
 8008916:	69fa      	ldr	r2, [r7, #28]
 8008918:	440a      	add	r2, r1
 800891a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800891e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8008922:	6113      	str	r3, [r2, #16]
 8008924:	e03a      	b.n	800899c <USB_EPStartXfer+0x3e4>
 8008926:	bf00      	nop
 8008928:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800892c:	68bb      	ldr	r3, [r7, #8]
 800892e:	699a      	ldr	r2, [r3, #24]
 8008930:	68bb      	ldr	r3, [r7, #8]
 8008932:	68db      	ldr	r3, [r3, #12]
 8008934:	4413      	add	r3, r2
 8008936:	1e5a      	subs	r2, r3, #1
 8008938:	68bb      	ldr	r3, [r7, #8]
 800893a:	68db      	ldr	r3, [r3, #12]
 800893c:	fbb2 f3f3 	udiv	r3, r2, r3
 8008940:	82fb      	strh	r3, [r7, #22]
      ep->xfer_size = ep->maxpacket * pktcnt;
 8008942:	68bb      	ldr	r3, [r7, #8]
 8008944:	68db      	ldr	r3, [r3, #12]
 8008946:	8afa      	ldrh	r2, [r7, #22]
 8008948:	fb03 f202 	mul.w	r2, r3, r2
 800894c:	68bb      	ldr	r3, [r7, #8]
 800894e:	61da      	str	r2, [r3, #28]

      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8008950:	69bb      	ldr	r3, [r7, #24]
 8008952:	015a      	lsls	r2, r3, #5
 8008954:	69fb      	ldr	r3, [r7, #28]
 8008956:	4413      	add	r3, r2
 8008958:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800895c:	691a      	ldr	r2, [r3, #16]
 800895e:	8afb      	ldrh	r3, [r7, #22]
 8008960:	04d9      	lsls	r1, r3, #19
 8008962:	4b38      	ldr	r3, [pc, #224]	; (8008a44 <USB_EPStartXfer+0x48c>)
 8008964:	400b      	ands	r3, r1
 8008966:	69b9      	ldr	r1, [r7, #24]
 8008968:	0148      	lsls	r0, r1, #5
 800896a:	69f9      	ldr	r1, [r7, #28]
 800896c:	4401      	add	r1, r0
 800896e:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8008972:	4313      	orrs	r3, r2
 8008974:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8008976:	69bb      	ldr	r3, [r7, #24]
 8008978:	015a      	lsls	r2, r3, #5
 800897a:	69fb      	ldr	r3, [r7, #28]
 800897c:	4413      	add	r3, r2
 800897e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008982:	691a      	ldr	r2, [r3, #16]
 8008984:	68bb      	ldr	r3, [r7, #8]
 8008986:	69db      	ldr	r3, [r3, #28]
 8008988:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800898c:	69b9      	ldr	r1, [r7, #24]
 800898e:	0148      	lsls	r0, r1, #5
 8008990:	69f9      	ldr	r1, [r7, #28]
 8008992:	4401      	add	r1, r0
 8008994:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8008998:	4313      	orrs	r3, r2
 800899a:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800899c:	79fb      	ldrb	r3, [r7, #7]
 800899e:	2b01      	cmp	r3, #1
 80089a0:	d10d      	bne.n	80089be <USB_EPStartXfer+0x406>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 80089a2:	68bb      	ldr	r3, [r7, #8]
 80089a4:	691b      	ldr	r3, [r3, #16]
 80089a6:	2b00      	cmp	r3, #0
 80089a8:	d009      	beq.n	80089be <USB_EPStartXfer+0x406>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 80089aa:	68bb      	ldr	r3, [r7, #8]
 80089ac:	6919      	ldr	r1, [r3, #16]
 80089ae:	69bb      	ldr	r3, [r7, #24]
 80089b0:	015a      	lsls	r2, r3, #5
 80089b2:	69fb      	ldr	r3, [r7, #28]
 80089b4:	4413      	add	r3, r2
 80089b6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80089ba:	460a      	mov	r2, r1
 80089bc:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 80089be:	68bb      	ldr	r3, [r7, #8]
 80089c0:	791b      	ldrb	r3, [r3, #4]
 80089c2:	2b01      	cmp	r3, #1
 80089c4:	d128      	bne.n	8008a18 <USB_EPStartXfer+0x460>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80089c6:	69fb      	ldr	r3, [r7, #28]
 80089c8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80089cc:	689b      	ldr	r3, [r3, #8]
 80089ce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80089d2:	2b00      	cmp	r3, #0
 80089d4:	d110      	bne.n	80089f8 <USB_EPStartXfer+0x440>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 80089d6:	69bb      	ldr	r3, [r7, #24]
 80089d8:	015a      	lsls	r2, r3, #5
 80089da:	69fb      	ldr	r3, [r7, #28]
 80089dc:	4413      	add	r3, r2
 80089de:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80089e2:	681b      	ldr	r3, [r3, #0]
 80089e4:	69ba      	ldr	r2, [r7, #24]
 80089e6:	0151      	lsls	r1, r2, #5
 80089e8:	69fa      	ldr	r2, [r7, #28]
 80089ea:	440a      	add	r2, r1
 80089ec:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80089f0:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80089f4:	6013      	str	r3, [r2, #0]
 80089f6:	e00f      	b.n	8008a18 <USB_EPStartXfer+0x460>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 80089f8:	69bb      	ldr	r3, [r7, #24]
 80089fa:	015a      	lsls	r2, r3, #5
 80089fc:	69fb      	ldr	r3, [r7, #28]
 80089fe:	4413      	add	r3, r2
 8008a00:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008a04:	681b      	ldr	r3, [r3, #0]
 8008a06:	69ba      	ldr	r2, [r7, #24]
 8008a08:	0151      	lsls	r1, r2, #5
 8008a0a:	69fa      	ldr	r2, [r7, #28]
 8008a0c:	440a      	add	r2, r1
 8008a0e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008a12:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008a16:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8008a18:	69bb      	ldr	r3, [r7, #24]
 8008a1a:	015a      	lsls	r2, r3, #5
 8008a1c:	69fb      	ldr	r3, [r7, #28]
 8008a1e:	4413      	add	r3, r2
 8008a20:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008a24:	681b      	ldr	r3, [r3, #0]
 8008a26:	69ba      	ldr	r2, [r7, #24]
 8008a28:	0151      	lsls	r1, r2, #5
 8008a2a:	69fa      	ldr	r2, [r7, #28]
 8008a2c:	440a      	add	r2, r1
 8008a2e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008a32:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8008a36:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8008a38:	2300      	movs	r3, #0
}
 8008a3a:	4618      	mov	r0, r3
 8008a3c:	3720      	adds	r7, #32
 8008a3e:	46bd      	mov	sp, r7
 8008a40:	bd80      	pop	{r7, pc}
 8008a42:	bf00      	nop
 8008a44:	1ff80000 	.word	0x1ff80000

08008a48 <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8008a48:	b480      	push	{r7}
 8008a4a:	b087      	sub	sp, #28
 8008a4c:	af00      	add	r7, sp, #0
 8008a4e:	60f8      	str	r0, [r7, #12]
 8008a50:	60b9      	str	r1, [r7, #8]
 8008a52:	4613      	mov	r3, r2
 8008a54:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008a56:	68fb      	ldr	r3, [r7, #12]
 8008a58:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 8008a5a:	68bb      	ldr	r3, [r7, #8]
 8008a5c:	781b      	ldrb	r3, [r3, #0]
 8008a5e:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8008a60:	68bb      	ldr	r3, [r7, #8]
 8008a62:	785b      	ldrb	r3, [r3, #1]
 8008a64:	2b01      	cmp	r3, #1
 8008a66:	f040 80ce 	bne.w	8008c06 <USB_EP0StartXfer+0x1be>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8008a6a:	68bb      	ldr	r3, [r7, #8]
 8008a6c:	699b      	ldr	r3, [r3, #24]
 8008a6e:	2b00      	cmp	r3, #0
 8008a70:	d132      	bne.n	8008ad8 <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8008a72:	693b      	ldr	r3, [r7, #16]
 8008a74:	015a      	lsls	r2, r3, #5
 8008a76:	697b      	ldr	r3, [r7, #20]
 8008a78:	4413      	add	r3, r2
 8008a7a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008a7e:	691b      	ldr	r3, [r3, #16]
 8008a80:	693a      	ldr	r2, [r7, #16]
 8008a82:	0151      	lsls	r1, r2, #5
 8008a84:	697a      	ldr	r2, [r7, #20]
 8008a86:	440a      	add	r2, r1
 8008a88:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008a8c:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8008a90:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8008a94:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8008a96:	693b      	ldr	r3, [r7, #16]
 8008a98:	015a      	lsls	r2, r3, #5
 8008a9a:	697b      	ldr	r3, [r7, #20]
 8008a9c:	4413      	add	r3, r2
 8008a9e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008aa2:	691b      	ldr	r3, [r3, #16]
 8008aa4:	693a      	ldr	r2, [r7, #16]
 8008aa6:	0151      	lsls	r1, r2, #5
 8008aa8:	697a      	ldr	r2, [r7, #20]
 8008aaa:	440a      	add	r2, r1
 8008aac:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008ab0:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8008ab4:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8008ab6:	693b      	ldr	r3, [r7, #16]
 8008ab8:	015a      	lsls	r2, r3, #5
 8008aba:	697b      	ldr	r3, [r7, #20]
 8008abc:	4413      	add	r3, r2
 8008abe:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008ac2:	691b      	ldr	r3, [r3, #16]
 8008ac4:	693a      	ldr	r2, [r7, #16]
 8008ac6:	0151      	lsls	r1, r2, #5
 8008ac8:	697a      	ldr	r2, [r7, #20]
 8008aca:	440a      	add	r2, r1
 8008acc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008ad0:	0cdb      	lsrs	r3, r3, #19
 8008ad2:	04db      	lsls	r3, r3, #19
 8008ad4:	6113      	str	r3, [r2, #16]
 8008ad6:	e04e      	b.n	8008b76 <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8008ad8:	693b      	ldr	r3, [r7, #16]
 8008ada:	015a      	lsls	r2, r3, #5
 8008adc:	697b      	ldr	r3, [r7, #20]
 8008ade:	4413      	add	r3, r2
 8008ae0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008ae4:	691b      	ldr	r3, [r3, #16]
 8008ae6:	693a      	ldr	r2, [r7, #16]
 8008ae8:	0151      	lsls	r1, r2, #5
 8008aea:	697a      	ldr	r2, [r7, #20]
 8008aec:	440a      	add	r2, r1
 8008aee:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008af2:	0cdb      	lsrs	r3, r3, #19
 8008af4:	04db      	lsls	r3, r3, #19
 8008af6:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8008af8:	693b      	ldr	r3, [r7, #16]
 8008afa:	015a      	lsls	r2, r3, #5
 8008afc:	697b      	ldr	r3, [r7, #20]
 8008afe:	4413      	add	r3, r2
 8008b00:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008b04:	691b      	ldr	r3, [r3, #16]
 8008b06:	693a      	ldr	r2, [r7, #16]
 8008b08:	0151      	lsls	r1, r2, #5
 8008b0a:	697a      	ldr	r2, [r7, #20]
 8008b0c:	440a      	add	r2, r1
 8008b0e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008b12:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8008b16:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8008b1a:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 8008b1c:	68bb      	ldr	r3, [r7, #8]
 8008b1e:	699a      	ldr	r2, [r3, #24]
 8008b20:	68bb      	ldr	r3, [r7, #8]
 8008b22:	68db      	ldr	r3, [r3, #12]
 8008b24:	429a      	cmp	r2, r3
 8008b26:	d903      	bls.n	8008b30 <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 8008b28:	68bb      	ldr	r3, [r7, #8]
 8008b2a:	68da      	ldr	r2, [r3, #12]
 8008b2c:	68bb      	ldr	r3, [r7, #8]
 8008b2e:	619a      	str	r2, [r3, #24]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8008b30:	693b      	ldr	r3, [r7, #16]
 8008b32:	015a      	lsls	r2, r3, #5
 8008b34:	697b      	ldr	r3, [r7, #20]
 8008b36:	4413      	add	r3, r2
 8008b38:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008b3c:	691b      	ldr	r3, [r3, #16]
 8008b3e:	693a      	ldr	r2, [r7, #16]
 8008b40:	0151      	lsls	r1, r2, #5
 8008b42:	697a      	ldr	r2, [r7, #20]
 8008b44:	440a      	add	r2, r1
 8008b46:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008b4a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8008b4e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8008b50:	693b      	ldr	r3, [r7, #16]
 8008b52:	015a      	lsls	r2, r3, #5
 8008b54:	697b      	ldr	r3, [r7, #20]
 8008b56:	4413      	add	r3, r2
 8008b58:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008b5c:	691a      	ldr	r2, [r3, #16]
 8008b5e:	68bb      	ldr	r3, [r7, #8]
 8008b60:	699b      	ldr	r3, [r3, #24]
 8008b62:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008b66:	6939      	ldr	r1, [r7, #16]
 8008b68:	0148      	lsls	r0, r1, #5
 8008b6a:	6979      	ldr	r1, [r7, #20]
 8008b6c:	4401      	add	r1, r0
 8008b6e:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8008b72:	4313      	orrs	r3, r2
 8008b74:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8008b76:	79fb      	ldrb	r3, [r7, #7]
 8008b78:	2b01      	cmp	r3, #1
 8008b7a:	d11e      	bne.n	8008bba <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8008b7c:	68bb      	ldr	r3, [r7, #8]
 8008b7e:	695b      	ldr	r3, [r3, #20]
 8008b80:	2b00      	cmp	r3, #0
 8008b82:	d009      	beq.n	8008b98 <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8008b84:	693b      	ldr	r3, [r7, #16]
 8008b86:	015a      	lsls	r2, r3, #5
 8008b88:	697b      	ldr	r3, [r7, #20]
 8008b8a:	4413      	add	r3, r2
 8008b8c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008b90:	461a      	mov	r2, r3
 8008b92:	68bb      	ldr	r3, [r7, #8]
 8008b94:	695b      	ldr	r3, [r3, #20]
 8008b96:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8008b98:	693b      	ldr	r3, [r7, #16]
 8008b9a:	015a      	lsls	r2, r3, #5
 8008b9c:	697b      	ldr	r3, [r7, #20]
 8008b9e:	4413      	add	r3, r2
 8008ba0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008ba4:	681b      	ldr	r3, [r3, #0]
 8008ba6:	693a      	ldr	r2, [r7, #16]
 8008ba8:	0151      	lsls	r1, r2, #5
 8008baa:	697a      	ldr	r2, [r7, #20]
 8008bac:	440a      	add	r2, r1
 8008bae:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008bb2:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8008bb6:	6013      	str	r3, [r2, #0]
 8008bb8:	e097      	b.n	8008cea <USB_EP0StartXfer+0x2a2>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8008bba:	693b      	ldr	r3, [r7, #16]
 8008bbc:	015a      	lsls	r2, r3, #5
 8008bbe:	697b      	ldr	r3, [r7, #20]
 8008bc0:	4413      	add	r3, r2
 8008bc2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008bc6:	681b      	ldr	r3, [r3, #0]
 8008bc8:	693a      	ldr	r2, [r7, #16]
 8008bca:	0151      	lsls	r1, r2, #5
 8008bcc:	697a      	ldr	r2, [r7, #20]
 8008bce:	440a      	add	r2, r1
 8008bd0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008bd4:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8008bd8:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 8008bda:	68bb      	ldr	r3, [r7, #8]
 8008bdc:	699b      	ldr	r3, [r3, #24]
 8008bde:	2b00      	cmp	r3, #0
 8008be0:	f000 8083 	beq.w	8008cea <USB_EP0StartXfer+0x2a2>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8008be4:	697b      	ldr	r3, [r7, #20]
 8008be6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008bea:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008bec:	68bb      	ldr	r3, [r7, #8]
 8008bee:	781b      	ldrb	r3, [r3, #0]
 8008bf0:	f003 030f 	and.w	r3, r3, #15
 8008bf4:	2101      	movs	r1, #1
 8008bf6:	fa01 f303 	lsl.w	r3, r1, r3
 8008bfa:	6979      	ldr	r1, [r7, #20]
 8008bfc:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008c00:	4313      	orrs	r3, r2
 8008c02:	634b      	str	r3, [r1, #52]	; 0x34
 8008c04:	e071      	b.n	8008cea <USB_EP0StartXfer+0x2a2>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8008c06:	693b      	ldr	r3, [r7, #16]
 8008c08:	015a      	lsls	r2, r3, #5
 8008c0a:	697b      	ldr	r3, [r7, #20]
 8008c0c:	4413      	add	r3, r2
 8008c0e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008c12:	691b      	ldr	r3, [r3, #16]
 8008c14:	693a      	ldr	r2, [r7, #16]
 8008c16:	0151      	lsls	r1, r2, #5
 8008c18:	697a      	ldr	r2, [r7, #20]
 8008c1a:	440a      	add	r2, r1
 8008c1c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008c20:	0cdb      	lsrs	r3, r3, #19
 8008c22:	04db      	lsls	r3, r3, #19
 8008c24:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8008c26:	693b      	ldr	r3, [r7, #16]
 8008c28:	015a      	lsls	r2, r3, #5
 8008c2a:	697b      	ldr	r3, [r7, #20]
 8008c2c:	4413      	add	r3, r2
 8008c2e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008c32:	691b      	ldr	r3, [r3, #16]
 8008c34:	693a      	ldr	r2, [r7, #16]
 8008c36:	0151      	lsls	r1, r2, #5
 8008c38:	697a      	ldr	r2, [r7, #20]
 8008c3a:	440a      	add	r2, r1
 8008c3c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008c40:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8008c44:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8008c48:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 8008c4a:	68bb      	ldr	r3, [r7, #8]
 8008c4c:	699b      	ldr	r3, [r3, #24]
 8008c4e:	2b00      	cmp	r3, #0
 8008c50:	d003      	beq.n	8008c5a <USB_EP0StartXfer+0x212>
    {
      ep->xfer_len = ep->maxpacket;
 8008c52:	68bb      	ldr	r3, [r7, #8]
 8008c54:	68da      	ldr	r2, [r3, #12]
 8008c56:	68bb      	ldr	r3, [r7, #8]
 8008c58:	619a      	str	r2, [r3, #24]
    }

    /* Store transfer size, for EP0 this is equal to endpoint max packet size */
    ep->xfer_size = ep->maxpacket;
 8008c5a:	68bb      	ldr	r3, [r7, #8]
 8008c5c:	68da      	ldr	r2, [r3, #12]
 8008c5e:	68bb      	ldr	r3, [r7, #8]
 8008c60:	61da      	str	r2, [r3, #28]

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8008c62:	693b      	ldr	r3, [r7, #16]
 8008c64:	015a      	lsls	r2, r3, #5
 8008c66:	697b      	ldr	r3, [r7, #20]
 8008c68:	4413      	add	r3, r2
 8008c6a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008c6e:	691b      	ldr	r3, [r3, #16]
 8008c70:	693a      	ldr	r2, [r7, #16]
 8008c72:	0151      	lsls	r1, r2, #5
 8008c74:	697a      	ldr	r2, [r7, #20]
 8008c76:	440a      	add	r2, r1
 8008c78:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008c7c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8008c80:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8008c82:	693b      	ldr	r3, [r7, #16]
 8008c84:	015a      	lsls	r2, r3, #5
 8008c86:	697b      	ldr	r3, [r7, #20]
 8008c88:	4413      	add	r3, r2
 8008c8a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008c8e:	691a      	ldr	r2, [r3, #16]
 8008c90:	68bb      	ldr	r3, [r7, #8]
 8008c92:	69db      	ldr	r3, [r3, #28]
 8008c94:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008c98:	6939      	ldr	r1, [r7, #16]
 8008c9a:	0148      	lsls	r0, r1, #5
 8008c9c:	6979      	ldr	r1, [r7, #20]
 8008c9e:	4401      	add	r1, r0
 8008ca0:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8008ca4:	4313      	orrs	r3, r2
 8008ca6:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 8008ca8:	79fb      	ldrb	r3, [r7, #7]
 8008caa:	2b01      	cmp	r3, #1
 8008cac:	d10d      	bne.n	8008cca <USB_EP0StartXfer+0x282>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8008cae:	68bb      	ldr	r3, [r7, #8]
 8008cb0:	691b      	ldr	r3, [r3, #16]
 8008cb2:	2b00      	cmp	r3, #0
 8008cb4:	d009      	beq.n	8008cca <USB_EP0StartXfer+0x282>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8008cb6:	68bb      	ldr	r3, [r7, #8]
 8008cb8:	6919      	ldr	r1, [r3, #16]
 8008cba:	693b      	ldr	r3, [r7, #16]
 8008cbc:	015a      	lsls	r2, r3, #5
 8008cbe:	697b      	ldr	r3, [r7, #20]
 8008cc0:	4413      	add	r3, r2
 8008cc2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008cc6:	460a      	mov	r2, r1
 8008cc8:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8008cca:	693b      	ldr	r3, [r7, #16]
 8008ccc:	015a      	lsls	r2, r3, #5
 8008cce:	697b      	ldr	r3, [r7, #20]
 8008cd0:	4413      	add	r3, r2
 8008cd2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008cd6:	681b      	ldr	r3, [r3, #0]
 8008cd8:	693a      	ldr	r2, [r7, #16]
 8008cda:	0151      	lsls	r1, r2, #5
 8008cdc:	697a      	ldr	r2, [r7, #20]
 8008cde:	440a      	add	r2, r1
 8008ce0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008ce4:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8008ce8:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8008cea:	2300      	movs	r3, #0
}
 8008cec:	4618      	mov	r0, r3
 8008cee:	371c      	adds	r7, #28
 8008cf0:	46bd      	mov	sp, r7
 8008cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cf6:	4770      	bx	lr

08008cf8 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8008cf8:	b480      	push	{r7}
 8008cfa:	b087      	sub	sp, #28
 8008cfc:	af00      	add	r7, sp, #0
 8008cfe:	6078      	str	r0, [r7, #4]
 8008d00:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8008d02:	2300      	movs	r3, #0
 8008d04:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8008d06:	2300      	movs	r3, #0
 8008d08:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008d0a:	687b      	ldr	r3, [r7, #4]
 8008d0c:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8008d0e:	683b      	ldr	r3, [r7, #0]
 8008d10:	785b      	ldrb	r3, [r3, #1]
 8008d12:	2b01      	cmp	r3, #1
 8008d14:	d14a      	bne.n	8008dac <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8008d16:	683b      	ldr	r3, [r7, #0]
 8008d18:	781b      	ldrb	r3, [r3, #0]
 8008d1a:	015a      	lsls	r2, r3, #5
 8008d1c:	693b      	ldr	r3, [r7, #16]
 8008d1e:	4413      	add	r3, r2
 8008d20:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008d24:	681b      	ldr	r3, [r3, #0]
 8008d26:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008d2a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008d2e:	f040 8086 	bne.w	8008e3e <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8008d32:	683b      	ldr	r3, [r7, #0]
 8008d34:	781b      	ldrb	r3, [r3, #0]
 8008d36:	015a      	lsls	r2, r3, #5
 8008d38:	693b      	ldr	r3, [r7, #16]
 8008d3a:	4413      	add	r3, r2
 8008d3c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008d40:	681b      	ldr	r3, [r3, #0]
 8008d42:	683a      	ldr	r2, [r7, #0]
 8008d44:	7812      	ldrb	r2, [r2, #0]
 8008d46:	0151      	lsls	r1, r2, #5
 8008d48:	693a      	ldr	r2, [r7, #16]
 8008d4a:	440a      	add	r2, r1
 8008d4c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008d50:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8008d54:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8008d56:	683b      	ldr	r3, [r7, #0]
 8008d58:	781b      	ldrb	r3, [r3, #0]
 8008d5a:	015a      	lsls	r2, r3, #5
 8008d5c:	693b      	ldr	r3, [r7, #16]
 8008d5e:	4413      	add	r3, r2
 8008d60:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008d64:	681b      	ldr	r3, [r3, #0]
 8008d66:	683a      	ldr	r2, [r7, #0]
 8008d68:	7812      	ldrb	r2, [r2, #0]
 8008d6a:	0151      	lsls	r1, r2, #5
 8008d6c:	693a      	ldr	r2, [r7, #16]
 8008d6e:	440a      	add	r2, r1
 8008d70:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008d74:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8008d78:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8008d7a:	68fb      	ldr	r3, [r7, #12]
 8008d7c:	3301      	adds	r3, #1
 8008d7e:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8008d80:	68fb      	ldr	r3, [r7, #12]
 8008d82:	f242 7210 	movw	r2, #10000	; 0x2710
 8008d86:	4293      	cmp	r3, r2
 8008d88:	d902      	bls.n	8008d90 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8008d8a:	2301      	movs	r3, #1
 8008d8c:	75fb      	strb	r3, [r7, #23]
          break;
 8008d8e:	e056      	b.n	8008e3e <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8008d90:	683b      	ldr	r3, [r7, #0]
 8008d92:	781b      	ldrb	r3, [r3, #0]
 8008d94:	015a      	lsls	r2, r3, #5
 8008d96:	693b      	ldr	r3, [r7, #16]
 8008d98:	4413      	add	r3, r2
 8008d9a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008d9e:	681b      	ldr	r3, [r3, #0]
 8008da0:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008da4:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008da8:	d0e7      	beq.n	8008d7a <USB_EPStopXfer+0x82>
 8008daa:	e048      	b.n	8008e3e <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008dac:	683b      	ldr	r3, [r7, #0]
 8008dae:	781b      	ldrb	r3, [r3, #0]
 8008db0:	015a      	lsls	r2, r3, #5
 8008db2:	693b      	ldr	r3, [r7, #16]
 8008db4:	4413      	add	r3, r2
 8008db6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008dba:	681b      	ldr	r3, [r3, #0]
 8008dbc:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008dc0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008dc4:	d13b      	bne.n	8008e3e <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8008dc6:	683b      	ldr	r3, [r7, #0]
 8008dc8:	781b      	ldrb	r3, [r3, #0]
 8008dca:	015a      	lsls	r2, r3, #5
 8008dcc:	693b      	ldr	r3, [r7, #16]
 8008dce:	4413      	add	r3, r2
 8008dd0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008dd4:	681b      	ldr	r3, [r3, #0]
 8008dd6:	683a      	ldr	r2, [r7, #0]
 8008dd8:	7812      	ldrb	r2, [r2, #0]
 8008dda:	0151      	lsls	r1, r2, #5
 8008ddc:	693a      	ldr	r2, [r7, #16]
 8008dde:	440a      	add	r2, r1
 8008de0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008de4:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8008de8:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8008dea:	683b      	ldr	r3, [r7, #0]
 8008dec:	781b      	ldrb	r3, [r3, #0]
 8008dee:	015a      	lsls	r2, r3, #5
 8008df0:	693b      	ldr	r3, [r7, #16]
 8008df2:	4413      	add	r3, r2
 8008df4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008df8:	681b      	ldr	r3, [r3, #0]
 8008dfa:	683a      	ldr	r2, [r7, #0]
 8008dfc:	7812      	ldrb	r2, [r2, #0]
 8008dfe:	0151      	lsls	r1, r2, #5
 8008e00:	693a      	ldr	r2, [r7, #16]
 8008e02:	440a      	add	r2, r1
 8008e04:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008e08:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8008e0c:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8008e0e:	68fb      	ldr	r3, [r7, #12]
 8008e10:	3301      	adds	r3, #1
 8008e12:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8008e14:	68fb      	ldr	r3, [r7, #12]
 8008e16:	f242 7210 	movw	r2, #10000	; 0x2710
 8008e1a:	4293      	cmp	r3, r2
 8008e1c:	d902      	bls.n	8008e24 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8008e1e:	2301      	movs	r3, #1
 8008e20:	75fb      	strb	r3, [r7, #23]
          break;
 8008e22:	e00c      	b.n	8008e3e <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8008e24:	683b      	ldr	r3, [r7, #0]
 8008e26:	781b      	ldrb	r3, [r3, #0]
 8008e28:	015a      	lsls	r2, r3, #5
 8008e2a:	693b      	ldr	r3, [r7, #16]
 8008e2c:	4413      	add	r3, r2
 8008e2e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008e32:	681b      	ldr	r3, [r3, #0]
 8008e34:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008e38:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008e3c:	d0e7      	beq.n	8008e0e <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8008e3e:	7dfb      	ldrb	r3, [r7, #23]
}
 8008e40:	4618      	mov	r0, r3
 8008e42:	371c      	adds	r7, #28
 8008e44:	46bd      	mov	sp, r7
 8008e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e4a:	4770      	bx	lr

08008e4c <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8008e4c:	b480      	push	{r7}
 8008e4e:	b089      	sub	sp, #36	; 0x24
 8008e50:	af00      	add	r7, sp, #0
 8008e52:	60f8      	str	r0, [r7, #12]
 8008e54:	60b9      	str	r1, [r7, #8]
 8008e56:	4611      	mov	r1, r2
 8008e58:	461a      	mov	r2, r3
 8008e5a:	460b      	mov	r3, r1
 8008e5c:	71fb      	strb	r3, [r7, #7]
 8008e5e:	4613      	mov	r3, r2
 8008e60:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008e62:	68fb      	ldr	r3, [r7, #12]
 8008e64:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8008e66:	68bb      	ldr	r3, [r7, #8]
 8008e68:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8008e6a:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8008e6e:	2b00      	cmp	r3, #0
 8008e70:	d123      	bne.n	8008eba <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8008e72:	88bb      	ldrh	r3, [r7, #4]
 8008e74:	3303      	adds	r3, #3
 8008e76:	089b      	lsrs	r3, r3, #2
 8008e78:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8008e7a:	2300      	movs	r3, #0
 8008e7c:	61bb      	str	r3, [r7, #24]
 8008e7e:	e018      	b.n	8008eb2 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8008e80:	79fb      	ldrb	r3, [r7, #7]
 8008e82:	031a      	lsls	r2, r3, #12
 8008e84:	697b      	ldr	r3, [r7, #20]
 8008e86:	4413      	add	r3, r2
 8008e88:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008e8c:	461a      	mov	r2, r3
 8008e8e:	69fb      	ldr	r3, [r7, #28]
 8008e90:	681b      	ldr	r3, [r3, #0]
 8008e92:	6013      	str	r3, [r2, #0]
      pSrc++;
 8008e94:	69fb      	ldr	r3, [r7, #28]
 8008e96:	3301      	adds	r3, #1
 8008e98:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8008e9a:	69fb      	ldr	r3, [r7, #28]
 8008e9c:	3301      	adds	r3, #1
 8008e9e:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8008ea0:	69fb      	ldr	r3, [r7, #28]
 8008ea2:	3301      	adds	r3, #1
 8008ea4:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8008ea6:	69fb      	ldr	r3, [r7, #28]
 8008ea8:	3301      	adds	r3, #1
 8008eaa:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8008eac:	69bb      	ldr	r3, [r7, #24]
 8008eae:	3301      	adds	r3, #1
 8008eb0:	61bb      	str	r3, [r7, #24]
 8008eb2:	69ba      	ldr	r2, [r7, #24]
 8008eb4:	693b      	ldr	r3, [r7, #16]
 8008eb6:	429a      	cmp	r2, r3
 8008eb8:	d3e2      	bcc.n	8008e80 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8008eba:	2300      	movs	r3, #0
}
 8008ebc:	4618      	mov	r0, r3
 8008ebe:	3724      	adds	r7, #36	; 0x24
 8008ec0:	46bd      	mov	sp, r7
 8008ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ec6:	4770      	bx	lr

08008ec8 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8008ec8:	b480      	push	{r7}
 8008eca:	b08b      	sub	sp, #44	; 0x2c
 8008ecc:	af00      	add	r7, sp, #0
 8008ece:	60f8      	str	r0, [r7, #12]
 8008ed0:	60b9      	str	r1, [r7, #8]
 8008ed2:	4613      	mov	r3, r2
 8008ed4:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008ed6:	68fb      	ldr	r3, [r7, #12]
 8008ed8:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8008eda:	68bb      	ldr	r3, [r7, #8]
 8008edc:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8008ede:	88fb      	ldrh	r3, [r7, #6]
 8008ee0:	089b      	lsrs	r3, r3, #2
 8008ee2:	b29b      	uxth	r3, r3
 8008ee4:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8008ee6:	88fb      	ldrh	r3, [r7, #6]
 8008ee8:	f003 0303 	and.w	r3, r3, #3
 8008eec:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8008eee:	2300      	movs	r3, #0
 8008ef0:	623b      	str	r3, [r7, #32]
 8008ef2:	e014      	b.n	8008f1e <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8008ef4:	69bb      	ldr	r3, [r7, #24]
 8008ef6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008efa:	681a      	ldr	r2, [r3, #0]
 8008efc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008efe:	601a      	str	r2, [r3, #0]
    pDest++;
 8008f00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f02:	3301      	adds	r3, #1
 8008f04:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8008f06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f08:	3301      	adds	r3, #1
 8008f0a:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8008f0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f0e:	3301      	adds	r3, #1
 8008f10:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8008f12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f14:	3301      	adds	r3, #1
 8008f16:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 8008f18:	6a3b      	ldr	r3, [r7, #32]
 8008f1a:	3301      	adds	r3, #1
 8008f1c:	623b      	str	r3, [r7, #32]
 8008f1e:	6a3a      	ldr	r2, [r7, #32]
 8008f20:	697b      	ldr	r3, [r7, #20]
 8008f22:	429a      	cmp	r2, r3
 8008f24:	d3e6      	bcc.n	8008ef4 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8008f26:	8bfb      	ldrh	r3, [r7, #30]
 8008f28:	2b00      	cmp	r3, #0
 8008f2a:	d01e      	beq.n	8008f6a <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8008f2c:	2300      	movs	r3, #0
 8008f2e:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8008f30:	69bb      	ldr	r3, [r7, #24]
 8008f32:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008f36:	461a      	mov	r2, r3
 8008f38:	f107 0310 	add.w	r3, r7, #16
 8008f3c:	6812      	ldr	r2, [r2, #0]
 8008f3e:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8008f40:	693a      	ldr	r2, [r7, #16]
 8008f42:	6a3b      	ldr	r3, [r7, #32]
 8008f44:	b2db      	uxtb	r3, r3
 8008f46:	00db      	lsls	r3, r3, #3
 8008f48:	fa22 f303 	lsr.w	r3, r2, r3
 8008f4c:	b2da      	uxtb	r2, r3
 8008f4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f50:	701a      	strb	r2, [r3, #0]
      i++;
 8008f52:	6a3b      	ldr	r3, [r7, #32]
 8008f54:	3301      	adds	r3, #1
 8008f56:	623b      	str	r3, [r7, #32]
      pDest++;
 8008f58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f5a:	3301      	adds	r3, #1
 8008f5c:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 8008f5e:	8bfb      	ldrh	r3, [r7, #30]
 8008f60:	3b01      	subs	r3, #1
 8008f62:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8008f64:	8bfb      	ldrh	r3, [r7, #30]
 8008f66:	2b00      	cmp	r3, #0
 8008f68:	d1ea      	bne.n	8008f40 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8008f6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8008f6c:	4618      	mov	r0, r3
 8008f6e:	372c      	adds	r7, #44	; 0x2c
 8008f70:	46bd      	mov	sp, r7
 8008f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f76:	4770      	bx	lr

08008f78 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8008f78:	b480      	push	{r7}
 8008f7a:	b085      	sub	sp, #20
 8008f7c:	af00      	add	r7, sp, #0
 8008f7e:	6078      	str	r0, [r7, #4]
 8008f80:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008f82:	687b      	ldr	r3, [r7, #4]
 8008f84:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8008f86:	683b      	ldr	r3, [r7, #0]
 8008f88:	781b      	ldrb	r3, [r3, #0]
 8008f8a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8008f8c:	683b      	ldr	r3, [r7, #0]
 8008f8e:	785b      	ldrb	r3, [r3, #1]
 8008f90:	2b01      	cmp	r3, #1
 8008f92:	d12c      	bne.n	8008fee <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8008f94:	68bb      	ldr	r3, [r7, #8]
 8008f96:	015a      	lsls	r2, r3, #5
 8008f98:	68fb      	ldr	r3, [r7, #12]
 8008f9a:	4413      	add	r3, r2
 8008f9c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008fa0:	681b      	ldr	r3, [r3, #0]
 8008fa2:	2b00      	cmp	r3, #0
 8008fa4:	db12      	blt.n	8008fcc <USB_EPSetStall+0x54>
 8008fa6:	68bb      	ldr	r3, [r7, #8]
 8008fa8:	2b00      	cmp	r3, #0
 8008faa:	d00f      	beq.n	8008fcc <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8008fac:	68bb      	ldr	r3, [r7, #8]
 8008fae:	015a      	lsls	r2, r3, #5
 8008fb0:	68fb      	ldr	r3, [r7, #12]
 8008fb2:	4413      	add	r3, r2
 8008fb4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008fb8:	681b      	ldr	r3, [r3, #0]
 8008fba:	68ba      	ldr	r2, [r7, #8]
 8008fbc:	0151      	lsls	r1, r2, #5
 8008fbe:	68fa      	ldr	r2, [r7, #12]
 8008fc0:	440a      	add	r2, r1
 8008fc2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008fc6:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8008fca:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8008fcc:	68bb      	ldr	r3, [r7, #8]
 8008fce:	015a      	lsls	r2, r3, #5
 8008fd0:	68fb      	ldr	r3, [r7, #12]
 8008fd2:	4413      	add	r3, r2
 8008fd4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008fd8:	681b      	ldr	r3, [r3, #0]
 8008fda:	68ba      	ldr	r2, [r7, #8]
 8008fdc:	0151      	lsls	r1, r2, #5
 8008fde:	68fa      	ldr	r2, [r7, #12]
 8008fe0:	440a      	add	r2, r1
 8008fe2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008fe6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8008fea:	6013      	str	r3, [r2, #0]
 8008fec:	e02b      	b.n	8009046 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8008fee:	68bb      	ldr	r3, [r7, #8]
 8008ff0:	015a      	lsls	r2, r3, #5
 8008ff2:	68fb      	ldr	r3, [r7, #12]
 8008ff4:	4413      	add	r3, r2
 8008ff6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008ffa:	681b      	ldr	r3, [r3, #0]
 8008ffc:	2b00      	cmp	r3, #0
 8008ffe:	db12      	blt.n	8009026 <USB_EPSetStall+0xae>
 8009000:	68bb      	ldr	r3, [r7, #8]
 8009002:	2b00      	cmp	r3, #0
 8009004:	d00f      	beq.n	8009026 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8009006:	68bb      	ldr	r3, [r7, #8]
 8009008:	015a      	lsls	r2, r3, #5
 800900a:	68fb      	ldr	r3, [r7, #12]
 800900c:	4413      	add	r3, r2
 800900e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009012:	681b      	ldr	r3, [r3, #0]
 8009014:	68ba      	ldr	r2, [r7, #8]
 8009016:	0151      	lsls	r1, r2, #5
 8009018:	68fa      	ldr	r2, [r7, #12]
 800901a:	440a      	add	r2, r1
 800901c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009020:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8009024:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8009026:	68bb      	ldr	r3, [r7, #8]
 8009028:	015a      	lsls	r2, r3, #5
 800902a:	68fb      	ldr	r3, [r7, #12]
 800902c:	4413      	add	r3, r2
 800902e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009032:	681b      	ldr	r3, [r3, #0]
 8009034:	68ba      	ldr	r2, [r7, #8]
 8009036:	0151      	lsls	r1, r2, #5
 8009038:	68fa      	ldr	r2, [r7, #12]
 800903a:	440a      	add	r2, r1
 800903c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009040:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8009044:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8009046:	2300      	movs	r3, #0
}
 8009048:	4618      	mov	r0, r3
 800904a:	3714      	adds	r7, #20
 800904c:	46bd      	mov	sp, r7
 800904e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009052:	4770      	bx	lr

08009054 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8009054:	b480      	push	{r7}
 8009056:	b085      	sub	sp, #20
 8009058:	af00      	add	r7, sp, #0
 800905a:	6078      	str	r0, [r7, #4]
 800905c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800905e:	687b      	ldr	r3, [r7, #4]
 8009060:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8009062:	683b      	ldr	r3, [r7, #0]
 8009064:	781b      	ldrb	r3, [r3, #0]
 8009066:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8009068:	683b      	ldr	r3, [r7, #0]
 800906a:	785b      	ldrb	r3, [r3, #1]
 800906c:	2b01      	cmp	r3, #1
 800906e:	d128      	bne.n	80090c2 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8009070:	68bb      	ldr	r3, [r7, #8]
 8009072:	015a      	lsls	r2, r3, #5
 8009074:	68fb      	ldr	r3, [r7, #12]
 8009076:	4413      	add	r3, r2
 8009078:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800907c:	681b      	ldr	r3, [r3, #0]
 800907e:	68ba      	ldr	r2, [r7, #8]
 8009080:	0151      	lsls	r1, r2, #5
 8009082:	68fa      	ldr	r2, [r7, #12]
 8009084:	440a      	add	r2, r1
 8009086:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800908a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800908e:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8009090:	683b      	ldr	r3, [r7, #0]
 8009092:	791b      	ldrb	r3, [r3, #4]
 8009094:	2b03      	cmp	r3, #3
 8009096:	d003      	beq.n	80090a0 <USB_EPClearStall+0x4c>
 8009098:	683b      	ldr	r3, [r7, #0]
 800909a:	791b      	ldrb	r3, [r3, #4]
 800909c:	2b02      	cmp	r3, #2
 800909e:	d138      	bne.n	8009112 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80090a0:	68bb      	ldr	r3, [r7, #8]
 80090a2:	015a      	lsls	r2, r3, #5
 80090a4:	68fb      	ldr	r3, [r7, #12]
 80090a6:	4413      	add	r3, r2
 80090a8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80090ac:	681b      	ldr	r3, [r3, #0]
 80090ae:	68ba      	ldr	r2, [r7, #8]
 80090b0:	0151      	lsls	r1, r2, #5
 80090b2:	68fa      	ldr	r2, [r7, #12]
 80090b4:	440a      	add	r2, r1
 80090b6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80090ba:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80090be:	6013      	str	r3, [r2, #0]
 80090c0:	e027      	b.n	8009112 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80090c2:	68bb      	ldr	r3, [r7, #8]
 80090c4:	015a      	lsls	r2, r3, #5
 80090c6:	68fb      	ldr	r3, [r7, #12]
 80090c8:	4413      	add	r3, r2
 80090ca:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80090ce:	681b      	ldr	r3, [r3, #0]
 80090d0:	68ba      	ldr	r2, [r7, #8]
 80090d2:	0151      	lsls	r1, r2, #5
 80090d4:	68fa      	ldr	r2, [r7, #12]
 80090d6:	440a      	add	r2, r1
 80090d8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80090dc:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80090e0:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80090e2:	683b      	ldr	r3, [r7, #0]
 80090e4:	791b      	ldrb	r3, [r3, #4]
 80090e6:	2b03      	cmp	r3, #3
 80090e8:	d003      	beq.n	80090f2 <USB_EPClearStall+0x9e>
 80090ea:	683b      	ldr	r3, [r7, #0]
 80090ec:	791b      	ldrb	r3, [r3, #4]
 80090ee:	2b02      	cmp	r3, #2
 80090f0:	d10f      	bne.n	8009112 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80090f2:	68bb      	ldr	r3, [r7, #8]
 80090f4:	015a      	lsls	r2, r3, #5
 80090f6:	68fb      	ldr	r3, [r7, #12]
 80090f8:	4413      	add	r3, r2
 80090fa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80090fe:	681b      	ldr	r3, [r3, #0]
 8009100:	68ba      	ldr	r2, [r7, #8]
 8009102:	0151      	lsls	r1, r2, #5
 8009104:	68fa      	ldr	r2, [r7, #12]
 8009106:	440a      	add	r2, r1
 8009108:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800910c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009110:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8009112:	2300      	movs	r3, #0
}
 8009114:	4618      	mov	r0, r3
 8009116:	3714      	adds	r7, #20
 8009118:	46bd      	mov	sp, r7
 800911a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800911e:	4770      	bx	lr

08009120 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8009120:	b480      	push	{r7}
 8009122:	b085      	sub	sp, #20
 8009124:	af00      	add	r7, sp, #0
 8009126:	6078      	str	r0, [r7, #4]
 8009128:	460b      	mov	r3, r1
 800912a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800912c:	687b      	ldr	r3, [r7, #4]
 800912e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8009130:	68fb      	ldr	r3, [r7, #12]
 8009132:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009136:	681b      	ldr	r3, [r3, #0]
 8009138:	68fa      	ldr	r2, [r7, #12]
 800913a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800913e:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8009142:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8009144:	68fb      	ldr	r3, [r7, #12]
 8009146:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800914a:	681a      	ldr	r2, [r3, #0]
 800914c:	78fb      	ldrb	r3, [r7, #3]
 800914e:	011b      	lsls	r3, r3, #4
 8009150:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 8009154:	68f9      	ldr	r1, [r7, #12]
 8009156:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800915a:	4313      	orrs	r3, r2
 800915c:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800915e:	2300      	movs	r3, #0
}
 8009160:	4618      	mov	r0, r3
 8009162:	3714      	adds	r7, #20
 8009164:	46bd      	mov	sp, r7
 8009166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800916a:	4770      	bx	lr

0800916c <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 800916c:	b480      	push	{r7}
 800916e:	b085      	sub	sp, #20
 8009170:	af00      	add	r7, sp, #0
 8009172:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009174:	687b      	ldr	r3, [r7, #4]
 8009176:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8009178:	68fb      	ldr	r3, [r7, #12]
 800917a:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800917e:	681b      	ldr	r3, [r3, #0]
 8009180:	68fa      	ldr	r2, [r7, #12]
 8009182:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8009186:	f023 0303 	bic.w	r3, r3, #3
 800918a:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800918c:	68fb      	ldr	r3, [r7, #12]
 800918e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009192:	685b      	ldr	r3, [r3, #4]
 8009194:	68fa      	ldr	r2, [r7, #12]
 8009196:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800919a:	f023 0302 	bic.w	r3, r3, #2
 800919e:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80091a0:	2300      	movs	r3, #0
}
 80091a2:	4618      	mov	r0, r3
 80091a4:	3714      	adds	r7, #20
 80091a6:	46bd      	mov	sp, r7
 80091a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091ac:	4770      	bx	lr

080091ae <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 80091ae:	b480      	push	{r7}
 80091b0:	b085      	sub	sp, #20
 80091b2:	af00      	add	r7, sp, #0
 80091b4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80091b6:	687b      	ldr	r3, [r7, #4]
 80091b8:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80091ba:	68fb      	ldr	r3, [r7, #12]
 80091bc:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80091c0:	681b      	ldr	r3, [r3, #0]
 80091c2:	68fa      	ldr	r2, [r7, #12]
 80091c4:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 80091c8:	f023 0303 	bic.w	r3, r3, #3
 80091cc:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80091ce:	68fb      	ldr	r3, [r7, #12]
 80091d0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80091d4:	685b      	ldr	r3, [r3, #4]
 80091d6:	68fa      	ldr	r2, [r7, #12]
 80091d8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80091dc:	f043 0302 	orr.w	r3, r3, #2
 80091e0:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80091e2:	2300      	movs	r3, #0
}
 80091e4:	4618      	mov	r0, r3
 80091e6:	3714      	adds	r7, #20
 80091e8:	46bd      	mov	sp, r7
 80091ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091ee:	4770      	bx	lr

080091f0 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 80091f0:	b480      	push	{r7}
 80091f2:	b085      	sub	sp, #20
 80091f4:	af00      	add	r7, sp, #0
 80091f6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 80091f8:	687b      	ldr	r3, [r7, #4]
 80091fa:	695b      	ldr	r3, [r3, #20]
 80091fc:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 80091fe:	687b      	ldr	r3, [r7, #4]
 8009200:	699b      	ldr	r3, [r3, #24]
 8009202:	68fa      	ldr	r2, [r7, #12]
 8009204:	4013      	ands	r3, r2
 8009206:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8009208:	68fb      	ldr	r3, [r7, #12]
}
 800920a:	4618      	mov	r0, r3
 800920c:	3714      	adds	r7, #20
 800920e:	46bd      	mov	sp, r7
 8009210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009214:	4770      	bx	lr

08009216 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8009216:	b480      	push	{r7}
 8009218:	b085      	sub	sp, #20
 800921a:	af00      	add	r7, sp, #0
 800921c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800921e:	687b      	ldr	r3, [r7, #4]
 8009220:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8009222:	68fb      	ldr	r3, [r7, #12]
 8009224:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009228:	699b      	ldr	r3, [r3, #24]
 800922a:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800922c:	68fb      	ldr	r3, [r7, #12]
 800922e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009232:	69db      	ldr	r3, [r3, #28]
 8009234:	68ba      	ldr	r2, [r7, #8]
 8009236:	4013      	ands	r3, r2
 8009238:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800923a:	68bb      	ldr	r3, [r7, #8]
 800923c:	0c1b      	lsrs	r3, r3, #16
}
 800923e:	4618      	mov	r0, r3
 8009240:	3714      	adds	r7, #20
 8009242:	46bd      	mov	sp, r7
 8009244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009248:	4770      	bx	lr

0800924a <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800924a:	b480      	push	{r7}
 800924c:	b085      	sub	sp, #20
 800924e:	af00      	add	r7, sp, #0
 8009250:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009252:	687b      	ldr	r3, [r7, #4]
 8009254:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8009256:	68fb      	ldr	r3, [r7, #12]
 8009258:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800925c:	699b      	ldr	r3, [r3, #24]
 800925e:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8009260:	68fb      	ldr	r3, [r7, #12]
 8009262:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009266:	69db      	ldr	r3, [r3, #28]
 8009268:	68ba      	ldr	r2, [r7, #8]
 800926a:	4013      	ands	r3, r2
 800926c:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800926e:	68bb      	ldr	r3, [r7, #8]
 8009270:	b29b      	uxth	r3, r3
}
 8009272:	4618      	mov	r0, r3
 8009274:	3714      	adds	r7, #20
 8009276:	46bd      	mov	sp, r7
 8009278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800927c:	4770      	bx	lr

0800927e <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800927e:	b480      	push	{r7}
 8009280:	b085      	sub	sp, #20
 8009282:	af00      	add	r7, sp, #0
 8009284:	6078      	str	r0, [r7, #4]
 8009286:	460b      	mov	r3, r1
 8009288:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800928a:	687b      	ldr	r3, [r7, #4]
 800928c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800928e:	78fb      	ldrb	r3, [r7, #3]
 8009290:	015a      	lsls	r2, r3, #5
 8009292:	68fb      	ldr	r3, [r7, #12]
 8009294:	4413      	add	r3, r2
 8009296:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800929a:	689b      	ldr	r3, [r3, #8]
 800929c:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800929e:	68fb      	ldr	r3, [r7, #12]
 80092a0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80092a4:	695b      	ldr	r3, [r3, #20]
 80092a6:	68ba      	ldr	r2, [r7, #8]
 80092a8:	4013      	ands	r3, r2
 80092aa:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80092ac:	68bb      	ldr	r3, [r7, #8]
}
 80092ae:	4618      	mov	r0, r3
 80092b0:	3714      	adds	r7, #20
 80092b2:	46bd      	mov	sp, r7
 80092b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092b8:	4770      	bx	lr

080092ba <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80092ba:	b480      	push	{r7}
 80092bc:	b087      	sub	sp, #28
 80092be:	af00      	add	r7, sp, #0
 80092c0:	6078      	str	r0, [r7, #4]
 80092c2:	460b      	mov	r3, r1
 80092c4:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80092c6:	687b      	ldr	r3, [r7, #4]
 80092c8:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 80092ca:	697b      	ldr	r3, [r7, #20]
 80092cc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80092d0:	691b      	ldr	r3, [r3, #16]
 80092d2:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 80092d4:	697b      	ldr	r3, [r7, #20]
 80092d6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80092da:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80092dc:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 80092de:	78fb      	ldrb	r3, [r7, #3]
 80092e0:	f003 030f 	and.w	r3, r3, #15
 80092e4:	68fa      	ldr	r2, [r7, #12]
 80092e6:	fa22 f303 	lsr.w	r3, r2, r3
 80092ea:	01db      	lsls	r3, r3, #7
 80092ec:	b2db      	uxtb	r3, r3
 80092ee:	693a      	ldr	r2, [r7, #16]
 80092f0:	4313      	orrs	r3, r2
 80092f2:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 80092f4:	78fb      	ldrb	r3, [r7, #3]
 80092f6:	015a      	lsls	r2, r3, #5
 80092f8:	697b      	ldr	r3, [r7, #20]
 80092fa:	4413      	add	r3, r2
 80092fc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009300:	689b      	ldr	r3, [r3, #8]
 8009302:	693a      	ldr	r2, [r7, #16]
 8009304:	4013      	ands	r3, r2
 8009306:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8009308:	68bb      	ldr	r3, [r7, #8]
}
 800930a:	4618      	mov	r0, r3
 800930c:	371c      	adds	r7, #28
 800930e:	46bd      	mov	sp, r7
 8009310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009314:	4770      	bx	lr

08009316 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8009316:	b480      	push	{r7}
 8009318:	b083      	sub	sp, #12
 800931a:	af00      	add	r7, sp, #0
 800931c:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800931e:	687b      	ldr	r3, [r7, #4]
 8009320:	695b      	ldr	r3, [r3, #20]
 8009322:	f003 0301 	and.w	r3, r3, #1
}
 8009326:	4618      	mov	r0, r3
 8009328:	370c      	adds	r7, #12
 800932a:	46bd      	mov	sp, r7
 800932c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009330:	4770      	bx	lr

08009332 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 8009332:	b480      	push	{r7}
 8009334:	b085      	sub	sp, #20
 8009336:	af00      	add	r7, sp, #0
 8009338:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800933a:	687b      	ldr	r3, [r7, #4]
 800933c:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800933e:	68fb      	ldr	r3, [r7, #12]
 8009340:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009344:	681b      	ldr	r3, [r3, #0]
 8009346:	68fa      	ldr	r2, [r7, #12]
 8009348:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800934c:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8009350:	f023 0307 	bic.w	r3, r3, #7
 8009354:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8009356:	68fb      	ldr	r3, [r7, #12]
 8009358:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800935c:	685b      	ldr	r3, [r3, #4]
 800935e:	68fa      	ldr	r2, [r7, #12]
 8009360:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009364:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009368:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800936a:	2300      	movs	r3, #0
}
 800936c:	4618      	mov	r0, r3
 800936e:	3714      	adds	r7, #20
 8009370:	46bd      	mov	sp, r7
 8009372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009376:	4770      	bx	lr

08009378 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 8009378:	b480      	push	{r7}
 800937a:	b087      	sub	sp, #28
 800937c:	af00      	add	r7, sp, #0
 800937e:	60f8      	str	r0, [r7, #12]
 8009380:	460b      	mov	r3, r1
 8009382:	607a      	str	r2, [r7, #4]
 8009384:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009386:	68fb      	ldr	r3, [r7, #12]
 8009388:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800938a:	68fb      	ldr	r3, [r7, #12]
 800938c:	333c      	adds	r3, #60	; 0x3c
 800938e:	3304      	adds	r3, #4
 8009390:	681b      	ldr	r3, [r3, #0]
 8009392:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8009394:	693b      	ldr	r3, [r7, #16]
 8009396:	4a26      	ldr	r2, [pc, #152]	; (8009430 <USB_EP0_OutStart+0xb8>)
 8009398:	4293      	cmp	r3, r2
 800939a:	d90a      	bls.n	80093b2 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800939c:	697b      	ldr	r3, [r7, #20]
 800939e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80093a2:	681b      	ldr	r3, [r3, #0]
 80093a4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80093a8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80093ac:	d101      	bne.n	80093b2 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 80093ae:	2300      	movs	r3, #0
 80093b0:	e037      	b.n	8009422 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 80093b2:	697b      	ldr	r3, [r7, #20]
 80093b4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80093b8:	461a      	mov	r2, r3
 80093ba:	2300      	movs	r3, #0
 80093bc:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80093be:	697b      	ldr	r3, [r7, #20]
 80093c0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80093c4:	691b      	ldr	r3, [r3, #16]
 80093c6:	697a      	ldr	r2, [r7, #20]
 80093c8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80093cc:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80093d0:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 80093d2:	697b      	ldr	r3, [r7, #20]
 80093d4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80093d8:	691b      	ldr	r3, [r3, #16]
 80093da:	697a      	ldr	r2, [r7, #20]
 80093dc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80093e0:	f043 0318 	orr.w	r3, r3, #24
 80093e4:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 80093e6:	697b      	ldr	r3, [r7, #20]
 80093e8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80093ec:	691b      	ldr	r3, [r3, #16]
 80093ee:	697a      	ldr	r2, [r7, #20]
 80093f0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80093f4:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 80093f8:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 80093fa:	7afb      	ldrb	r3, [r7, #11]
 80093fc:	2b01      	cmp	r3, #1
 80093fe:	d10f      	bne.n	8009420 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8009400:	697b      	ldr	r3, [r7, #20]
 8009402:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009406:	461a      	mov	r2, r3
 8009408:	687b      	ldr	r3, [r7, #4]
 800940a:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800940c:	697b      	ldr	r3, [r7, #20]
 800940e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009412:	681b      	ldr	r3, [r3, #0]
 8009414:	697a      	ldr	r2, [r7, #20]
 8009416:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800941a:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 800941e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8009420:	2300      	movs	r3, #0
}
 8009422:	4618      	mov	r0, r3
 8009424:	371c      	adds	r7, #28
 8009426:	46bd      	mov	sp, r7
 8009428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800942c:	4770      	bx	lr
 800942e:	bf00      	nop
 8009430:	4f54300a 	.word	0x4f54300a

08009434 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8009434:	b480      	push	{r7}
 8009436:	b085      	sub	sp, #20
 8009438:	af00      	add	r7, sp, #0
 800943a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800943c:	2300      	movs	r3, #0
 800943e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8009440:	68fb      	ldr	r3, [r7, #12]
 8009442:	3301      	adds	r3, #1
 8009444:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8009446:	68fb      	ldr	r3, [r7, #12]
 8009448:	4a13      	ldr	r2, [pc, #76]	; (8009498 <USB_CoreReset+0x64>)
 800944a:	4293      	cmp	r3, r2
 800944c:	d901      	bls.n	8009452 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800944e:	2303      	movs	r3, #3
 8009450:	e01b      	b.n	800948a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8009452:	687b      	ldr	r3, [r7, #4]
 8009454:	691b      	ldr	r3, [r3, #16]
 8009456:	2b00      	cmp	r3, #0
 8009458:	daf2      	bge.n	8009440 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800945a:	2300      	movs	r3, #0
 800945c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800945e:	687b      	ldr	r3, [r7, #4]
 8009460:	691b      	ldr	r3, [r3, #16]
 8009462:	f043 0201 	orr.w	r2, r3, #1
 8009466:	687b      	ldr	r3, [r7, #4]
 8009468:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800946a:	68fb      	ldr	r3, [r7, #12]
 800946c:	3301      	adds	r3, #1
 800946e:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8009470:	68fb      	ldr	r3, [r7, #12]
 8009472:	4a09      	ldr	r2, [pc, #36]	; (8009498 <USB_CoreReset+0x64>)
 8009474:	4293      	cmp	r3, r2
 8009476:	d901      	bls.n	800947c <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8009478:	2303      	movs	r3, #3
 800947a:	e006      	b.n	800948a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800947c:	687b      	ldr	r3, [r7, #4]
 800947e:	691b      	ldr	r3, [r3, #16]
 8009480:	f003 0301 	and.w	r3, r3, #1
 8009484:	2b01      	cmp	r3, #1
 8009486:	d0f0      	beq.n	800946a <USB_CoreReset+0x36>

  return HAL_OK;
 8009488:	2300      	movs	r3, #0
}
 800948a:	4618      	mov	r0, r3
 800948c:	3714      	adds	r7, #20
 800948e:	46bd      	mov	sp, r7
 8009490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009494:	4770      	bx	lr
 8009496:	bf00      	nop
 8009498:	00030d40 	.word	0x00030d40

0800949c <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800949c:	b580      	push	{r7, lr}
 800949e:	b084      	sub	sp, #16
 80094a0:	af00      	add	r7, sp, #0
 80094a2:	6078      	str	r0, [r7, #4]
 80094a4:	460b      	mov	r3, r1
 80094a6:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 80094a8:	f44f 7007 	mov.w	r0, #540	; 0x21c
 80094ac:	f005 fb64 	bl	800eb78 <USBD_static_malloc>
 80094b0:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 80094b2:	68fb      	ldr	r3, [r7, #12]
 80094b4:	2b00      	cmp	r3, #0
 80094b6:	d109      	bne.n	80094cc <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 80094b8:	687b      	ldr	r3, [r7, #4]
 80094ba:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80094be:	687b      	ldr	r3, [r7, #4]
 80094c0:	32b0      	adds	r2, #176	; 0xb0
 80094c2:	2100      	movs	r1, #0
 80094c4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 80094c8:	2302      	movs	r3, #2
 80094ca:	e0d4      	b.n	8009676 <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 80094cc:	f44f 7207 	mov.w	r2, #540	; 0x21c
 80094d0:	2100      	movs	r1, #0
 80094d2:	68f8      	ldr	r0, [r7, #12]
 80094d4:	f005 fbdc 	bl	800ec90 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 80094d8:	687b      	ldr	r3, [r7, #4]
 80094da:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80094de:	687b      	ldr	r3, [r7, #4]
 80094e0:	32b0      	adds	r2, #176	; 0xb0
 80094e2:	68f9      	ldr	r1, [r7, #12]
 80094e4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 80094e8:	687b      	ldr	r3, [r7, #4]
 80094ea:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80094ee:	687b      	ldr	r3, [r7, #4]
 80094f0:	32b0      	adds	r2, #176	; 0xb0
 80094f2:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80094f6:	687b      	ldr	r3, [r7, #4]
 80094f8:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80094fc:	687b      	ldr	r3, [r7, #4]
 80094fe:	7c1b      	ldrb	r3, [r3, #16]
 8009500:	2b00      	cmp	r3, #0
 8009502:	d138      	bne.n	8009576 <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8009504:	4b5e      	ldr	r3, [pc, #376]	; (8009680 <USBD_CDC_Init+0x1e4>)
 8009506:	7819      	ldrb	r1, [r3, #0]
 8009508:	f44f 7300 	mov.w	r3, #512	; 0x200
 800950c:	2202      	movs	r2, #2
 800950e:	6878      	ldr	r0, [r7, #4]
 8009510:	f005 fa0f 	bl	800e932 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8009514:	4b5a      	ldr	r3, [pc, #360]	; (8009680 <USBD_CDC_Init+0x1e4>)
 8009516:	781b      	ldrb	r3, [r3, #0]
 8009518:	f003 020f 	and.w	r2, r3, #15
 800951c:	6879      	ldr	r1, [r7, #4]
 800951e:	4613      	mov	r3, r2
 8009520:	009b      	lsls	r3, r3, #2
 8009522:	4413      	add	r3, r2
 8009524:	009b      	lsls	r3, r3, #2
 8009526:	440b      	add	r3, r1
 8009528:	3324      	adds	r3, #36	; 0x24
 800952a:	2201      	movs	r2, #1
 800952c:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800952e:	4b55      	ldr	r3, [pc, #340]	; (8009684 <USBD_CDC_Init+0x1e8>)
 8009530:	7819      	ldrb	r1, [r3, #0]
 8009532:	f44f 7300 	mov.w	r3, #512	; 0x200
 8009536:	2202      	movs	r2, #2
 8009538:	6878      	ldr	r0, [r7, #4]
 800953a:	f005 f9fa 	bl	800e932 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800953e:	4b51      	ldr	r3, [pc, #324]	; (8009684 <USBD_CDC_Init+0x1e8>)
 8009540:	781b      	ldrb	r3, [r3, #0]
 8009542:	f003 020f 	and.w	r2, r3, #15
 8009546:	6879      	ldr	r1, [r7, #4]
 8009548:	4613      	mov	r3, r2
 800954a:	009b      	lsls	r3, r3, #2
 800954c:	4413      	add	r3, r2
 800954e:	009b      	lsls	r3, r3, #2
 8009550:	440b      	add	r3, r1
 8009552:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8009556:	2201      	movs	r2, #1
 8009558:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800955a:	4b4b      	ldr	r3, [pc, #300]	; (8009688 <USBD_CDC_Init+0x1ec>)
 800955c:	781b      	ldrb	r3, [r3, #0]
 800955e:	f003 020f 	and.w	r2, r3, #15
 8009562:	6879      	ldr	r1, [r7, #4]
 8009564:	4613      	mov	r3, r2
 8009566:	009b      	lsls	r3, r3, #2
 8009568:	4413      	add	r3, r2
 800956a:	009b      	lsls	r3, r3, #2
 800956c:	440b      	add	r3, r1
 800956e:	3326      	adds	r3, #38	; 0x26
 8009570:	2210      	movs	r2, #16
 8009572:	801a      	strh	r2, [r3, #0]
 8009574:	e035      	b.n	80095e2 <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8009576:	4b42      	ldr	r3, [pc, #264]	; (8009680 <USBD_CDC_Init+0x1e4>)
 8009578:	7819      	ldrb	r1, [r3, #0]
 800957a:	2340      	movs	r3, #64	; 0x40
 800957c:	2202      	movs	r2, #2
 800957e:	6878      	ldr	r0, [r7, #4]
 8009580:	f005 f9d7 	bl	800e932 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8009584:	4b3e      	ldr	r3, [pc, #248]	; (8009680 <USBD_CDC_Init+0x1e4>)
 8009586:	781b      	ldrb	r3, [r3, #0]
 8009588:	f003 020f 	and.w	r2, r3, #15
 800958c:	6879      	ldr	r1, [r7, #4]
 800958e:	4613      	mov	r3, r2
 8009590:	009b      	lsls	r3, r3, #2
 8009592:	4413      	add	r3, r2
 8009594:	009b      	lsls	r3, r3, #2
 8009596:	440b      	add	r3, r1
 8009598:	3324      	adds	r3, #36	; 0x24
 800959a:	2201      	movs	r2, #1
 800959c:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800959e:	4b39      	ldr	r3, [pc, #228]	; (8009684 <USBD_CDC_Init+0x1e8>)
 80095a0:	7819      	ldrb	r1, [r3, #0]
 80095a2:	2340      	movs	r3, #64	; 0x40
 80095a4:	2202      	movs	r2, #2
 80095a6:	6878      	ldr	r0, [r7, #4]
 80095a8:	f005 f9c3 	bl	800e932 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 80095ac:	4b35      	ldr	r3, [pc, #212]	; (8009684 <USBD_CDC_Init+0x1e8>)
 80095ae:	781b      	ldrb	r3, [r3, #0]
 80095b0:	f003 020f 	and.w	r2, r3, #15
 80095b4:	6879      	ldr	r1, [r7, #4]
 80095b6:	4613      	mov	r3, r2
 80095b8:	009b      	lsls	r3, r3, #2
 80095ba:	4413      	add	r3, r2
 80095bc:	009b      	lsls	r3, r3, #2
 80095be:	440b      	add	r3, r1
 80095c0:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 80095c4:	2201      	movs	r2, #1
 80095c6:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 80095c8:	4b2f      	ldr	r3, [pc, #188]	; (8009688 <USBD_CDC_Init+0x1ec>)
 80095ca:	781b      	ldrb	r3, [r3, #0]
 80095cc:	f003 020f 	and.w	r2, r3, #15
 80095d0:	6879      	ldr	r1, [r7, #4]
 80095d2:	4613      	mov	r3, r2
 80095d4:	009b      	lsls	r3, r3, #2
 80095d6:	4413      	add	r3, r2
 80095d8:	009b      	lsls	r3, r3, #2
 80095da:	440b      	add	r3, r1
 80095dc:	3326      	adds	r3, #38	; 0x26
 80095de:	2210      	movs	r2, #16
 80095e0:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 80095e2:	4b29      	ldr	r3, [pc, #164]	; (8009688 <USBD_CDC_Init+0x1ec>)
 80095e4:	7819      	ldrb	r1, [r3, #0]
 80095e6:	2308      	movs	r3, #8
 80095e8:	2203      	movs	r2, #3
 80095ea:	6878      	ldr	r0, [r7, #4]
 80095ec:	f005 f9a1 	bl	800e932 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 80095f0:	4b25      	ldr	r3, [pc, #148]	; (8009688 <USBD_CDC_Init+0x1ec>)
 80095f2:	781b      	ldrb	r3, [r3, #0]
 80095f4:	f003 020f 	and.w	r2, r3, #15
 80095f8:	6879      	ldr	r1, [r7, #4]
 80095fa:	4613      	mov	r3, r2
 80095fc:	009b      	lsls	r3, r3, #2
 80095fe:	4413      	add	r3, r2
 8009600:	009b      	lsls	r3, r3, #2
 8009602:	440b      	add	r3, r1
 8009604:	3324      	adds	r3, #36	; 0x24
 8009606:	2201      	movs	r2, #1
 8009608:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 800960a:	68fb      	ldr	r3, [r7, #12]
 800960c:	2200      	movs	r2, #0
 800960e:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 8009612:	687b      	ldr	r3, [r7, #4]
 8009614:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8009618:	687a      	ldr	r2, [r7, #4]
 800961a:	33b0      	adds	r3, #176	; 0xb0
 800961c:	009b      	lsls	r3, r3, #2
 800961e:	4413      	add	r3, r2
 8009620:	685b      	ldr	r3, [r3, #4]
 8009622:	681b      	ldr	r3, [r3, #0]
 8009624:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8009626:	68fb      	ldr	r3, [r7, #12]
 8009628:	2200      	movs	r2, #0
 800962a:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 800962e:	68fb      	ldr	r3, [r7, #12]
 8009630:	2200      	movs	r2, #0
 8009632:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (hcdc->RxBuffer == NULL)
 8009636:	68fb      	ldr	r3, [r7, #12]
 8009638:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 800963c:	2b00      	cmp	r3, #0
 800963e:	d101      	bne.n	8009644 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 8009640:	2302      	movs	r3, #2
 8009642:	e018      	b.n	8009676 <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009644:	687b      	ldr	r3, [r7, #4]
 8009646:	7c1b      	ldrb	r3, [r3, #16]
 8009648:	2b00      	cmp	r3, #0
 800964a:	d10a      	bne.n	8009662 <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800964c:	4b0d      	ldr	r3, [pc, #52]	; (8009684 <USBD_CDC_Init+0x1e8>)
 800964e:	7819      	ldrb	r1, [r3, #0]
 8009650:	68fb      	ldr	r3, [r7, #12]
 8009652:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8009656:	f44f 7300 	mov.w	r3, #512	; 0x200
 800965a:	6878      	ldr	r0, [r7, #4]
 800965c:	f005 fa58 	bl	800eb10 <USBD_LL_PrepareReceive>
 8009660:	e008      	b.n	8009674 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8009662:	4b08      	ldr	r3, [pc, #32]	; (8009684 <USBD_CDC_Init+0x1e8>)
 8009664:	7819      	ldrb	r1, [r3, #0]
 8009666:	68fb      	ldr	r3, [r7, #12]
 8009668:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800966c:	2340      	movs	r3, #64	; 0x40
 800966e:	6878      	ldr	r0, [r7, #4]
 8009670:	f005 fa4e 	bl	800eb10 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8009674:	2300      	movs	r3, #0
}
 8009676:	4618      	mov	r0, r3
 8009678:	3710      	adds	r7, #16
 800967a:	46bd      	mov	sp, r7
 800967c:	bd80      	pop	{r7, pc}
 800967e:	bf00      	nop
 8009680:	200005ab 	.word	0x200005ab
 8009684:	200005ac 	.word	0x200005ac
 8009688:	200005ad 	.word	0x200005ad

0800968c <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800968c:	b580      	push	{r7, lr}
 800968e:	b082      	sub	sp, #8
 8009690:	af00      	add	r7, sp, #0
 8009692:	6078      	str	r0, [r7, #4]
 8009694:	460b      	mov	r3, r1
 8009696:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 8009698:	4b3a      	ldr	r3, [pc, #232]	; (8009784 <USBD_CDC_DeInit+0xf8>)
 800969a:	781b      	ldrb	r3, [r3, #0]
 800969c:	4619      	mov	r1, r3
 800969e:	6878      	ldr	r0, [r7, #4]
 80096a0:	f005 f96d 	bl	800e97e <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 80096a4:	4b37      	ldr	r3, [pc, #220]	; (8009784 <USBD_CDC_DeInit+0xf8>)
 80096a6:	781b      	ldrb	r3, [r3, #0]
 80096a8:	f003 020f 	and.w	r2, r3, #15
 80096ac:	6879      	ldr	r1, [r7, #4]
 80096ae:	4613      	mov	r3, r2
 80096b0:	009b      	lsls	r3, r3, #2
 80096b2:	4413      	add	r3, r2
 80096b4:	009b      	lsls	r3, r3, #2
 80096b6:	440b      	add	r3, r1
 80096b8:	3324      	adds	r3, #36	; 0x24
 80096ba:	2200      	movs	r2, #0
 80096bc:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 80096be:	4b32      	ldr	r3, [pc, #200]	; (8009788 <USBD_CDC_DeInit+0xfc>)
 80096c0:	781b      	ldrb	r3, [r3, #0]
 80096c2:	4619      	mov	r1, r3
 80096c4:	6878      	ldr	r0, [r7, #4]
 80096c6:	f005 f95a 	bl	800e97e <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 80096ca:	4b2f      	ldr	r3, [pc, #188]	; (8009788 <USBD_CDC_DeInit+0xfc>)
 80096cc:	781b      	ldrb	r3, [r3, #0]
 80096ce:	f003 020f 	and.w	r2, r3, #15
 80096d2:	6879      	ldr	r1, [r7, #4]
 80096d4:	4613      	mov	r3, r2
 80096d6:	009b      	lsls	r3, r3, #2
 80096d8:	4413      	add	r3, r2
 80096da:	009b      	lsls	r3, r3, #2
 80096dc:	440b      	add	r3, r1
 80096de:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 80096e2:	2200      	movs	r2, #0
 80096e4:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 80096e6:	4b29      	ldr	r3, [pc, #164]	; (800978c <USBD_CDC_DeInit+0x100>)
 80096e8:	781b      	ldrb	r3, [r3, #0]
 80096ea:	4619      	mov	r1, r3
 80096ec:	6878      	ldr	r0, [r7, #4]
 80096ee:	f005 f946 	bl	800e97e <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 80096f2:	4b26      	ldr	r3, [pc, #152]	; (800978c <USBD_CDC_DeInit+0x100>)
 80096f4:	781b      	ldrb	r3, [r3, #0]
 80096f6:	f003 020f 	and.w	r2, r3, #15
 80096fa:	6879      	ldr	r1, [r7, #4]
 80096fc:	4613      	mov	r3, r2
 80096fe:	009b      	lsls	r3, r3, #2
 8009700:	4413      	add	r3, r2
 8009702:	009b      	lsls	r3, r3, #2
 8009704:	440b      	add	r3, r1
 8009706:	3324      	adds	r3, #36	; 0x24
 8009708:	2200      	movs	r2, #0
 800970a:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 800970c:	4b1f      	ldr	r3, [pc, #124]	; (800978c <USBD_CDC_DeInit+0x100>)
 800970e:	781b      	ldrb	r3, [r3, #0]
 8009710:	f003 020f 	and.w	r2, r3, #15
 8009714:	6879      	ldr	r1, [r7, #4]
 8009716:	4613      	mov	r3, r2
 8009718:	009b      	lsls	r3, r3, #2
 800971a:	4413      	add	r3, r2
 800971c:	009b      	lsls	r3, r3, #2
 800971e:	440b      	add	r3, r1
 8009720:	3326      	adds	r3, #38	; 0x26
 8009722:	2200      	movs	r2, #0
 8009724:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 8009726:	687b      	ldr	r3, [r7, #4]
 8009728:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800972c:	687b      	ldr	r3, [r7, #4]
 800972e:	32b0      	adds	r2, #176	; 0xb0
 8009730:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009734:	2b00      	cmp	r3, #0
 8009736:	d01f      	beq.n	8009778 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 8009738:	687b      	ldr	r3, [r7, #4]
 800973a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800973e:	687a      	ldr	r2, [r7, #4]
 8009740:	33b0      	adds	r3, #176	; 0xb0
 8009742:	009b      	lsls	r3, r3, #2
 8009744:	4413      	add	r3, r2
 8009746:	685b      	ldr	r3, [r3, #4]
 8009748:	685b      	ldr	r3, [r3, #4]
 800974a:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 800974c:	687b      	ldr	r3, [r7, #4]
 800974e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009752:	687b      	ldr	r3, [r7, #4]
 8009754:	32b0      	adds	r2, #176	; 0xb0
 8009756:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800975a:	4618      	mov	r0, r3
 800975c:	f005 fa1a 	bl	800eb94 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8009760:	687b      	ldr	r3, [r7, #4]
 8009762:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009766:	687b      	ldr	r3, [r7, #4]
 8009768:	32b0      	adds	r2, #176	; 0xb0
 800976a:	2100      	movs	r1, #0
 800976c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 8009770:	687b      	ldr	r3, [r7, #4]
 8009772:	2200      	movs	r2, #0
 8009774:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return (uint8_t)USBD_OK;
 8009778:	2300      	movs	r3, #0
}
 800977a:	4618      	mov	r0, r3
 800977c:	3708      	adds	r7, #8
 800977e:	46bd      	mov	sp, r7
 8009780:	bd80      	pop	{r7, pc}
 8009782:	bf00      	nop
 8009784:	200005ab 	.word	0x200005ab
 8009788:	200005ac 	.word	0x200005ac
 800978c:	200005ad 	.word	0x200005ad

08009790 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8009790:	b580      	push	{r7, lr}
 8009792:	b086      	sub	sp, #24
 8009794:	af00      	add	r7, sp, #0
 8009796:	6078      	str	r0, [r7, #4]
 8009798:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800979a:	687b      	ldr	r3, [r7, #4]
 800979c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80097a0:	687b      	ldr	r3, [r7, #4]
 80097a2:	32b0      	adds	r2, #176	; 0xb0
 80097a4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80097a8:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 80097aa:	2300      	movs	r3, #0
 80097ac:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 80097ae:	2300      	movs	r3, #0
 80097b0:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 80097b2:	2300      	movs	r3, #0
 80097b4:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 80097b6:	693b      	ldr	r3, [r7, #16]
 80097b8:	2b00      	cmp	r3, #0
 80097ba:	d101      	bne.n	80097c0 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 80097bc:	2303      	movs	r3, #3
 80097be:	e0bf      	b.n	8009940 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80097c0:	683b      	ldr	r3, [r7, #0]
 80097c2:	781b      	ldrb	r3, [r3, #0]
 80097c4:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80097c8:	2b00      	cmp	r3, #0
 80097ca:	d050      	beq.n	800986e <USBD_CDC_Setup+0xde>
 80097cc:	2b20      	cmp	r3, #32
 80097ce:	f040 80af 	bne.w	8009930 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 80097d2:	683b      	ldr	r3, [r7, #0]
 80097d4:	88db      	ldrh	r3, [r3, #6]
 80097d6:	2b00      	cmp	r3, #0
 80097d8:	d03a      	beq.n	8009850 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 80097da:	683b      	ldr	r3, [r7, #0]
 80097dc:	781b      	ldrb	r3, [r3, #0]
 80097de:	b25b      	sxtb	r3, r3
 80097e0:	2b00      	cmp	r3, #0
 80097e2:	da1b      	bge.n	800981c <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80097e4:	687b      	ldr	r3, [r7, #4]
 80097e6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 80097ea:	687a      	ldr	r2, [r7, #4]
 80097ec:	33b0      	adds	r3, #176	; 0xb0
 80097ee:	009b      	lsls	r3, r3, #2
 80097f0:	4413      	add	r3, r2
 80097f2:	685b      	ldr	r3, [r3, #4]
 80097f4:	689b      	ldr	r3, [r3, #8]
 80097f6:	683a      	ldr	r2, [r7, #0]
 80097f8:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 80097fa:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80097fc:	683a      	ldr	r2, [r7, #0]
 80097fe:	88d2      	ldrh	r2, [r2, #6]
 8009800:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8009802:	683b      	ldr	r3, [r7, #0]
 8009804:	88db      	ldrh	r3, [r3, #6]
 8009806:	2b07      	cmp	r3, #7
 8009808:	bf28      	it	cs
 800980a:	2307      	movcs	r3, #7
 800980c:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800980e:	693b      	ldr	r3, [r7, #16]
 8009810:	89fa      	ldrh	r2, [r7, #14]
 8009812:	4619      	mov	r1, r3
 8009814:	6878      	ldr	r0, [r7, #4]
 8009816:	f001 fd43 	bl	800b2a0 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 800981a:	e090      	b.n	800993e <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 800981c:	683b      	ldr	r3, [r7, #0]
 800981e:	785a      	ldrb	r2, [r3, #1]
 8009820:	693b      	ldr	r3, [r7, #16]
 8009822:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 8009826:	683b      	ldr	r3, [r7, #0]
 8009828:	88db      	ldrh	r3, [r3, #6]
 800982a:	2b3f      	cmp	r3, #63	; 0x3f
 800982c:	d803      	bhi.n	8009836 <USBD_CDC_Setup+0xa6>
 800982e:	683b      	ldr	r3, [r7, #0]
 8009830:	88db      	ldrh	r3, [r3, #6]
 8009832:	b2da      	uxtb	r2, r3
 8009834:	e000      	b.n	8009838 <USBD_CDC_Setup+0xa8>
 8009836:	2240      	movs	r2, #64	; 0x40
 8009838:	693b      	ldr	r3, [r7, #16]
 800983a:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 800983e:	6939      	ldr	r1, [r7, #16]
 8009840:	693b      	ldr	r3, [r7, #16]
 8009842:	f893 3201 	ldrb.w	r3, [r3, #513]	; 0x201
 8009846:	461a      	mov	r2, r3
 8009848:	6878      	ldr	r0, [r7, #4]
 800984a:	f001 fd55 	bl	800b2f8 <USBD_CtlPrepareRx>
      break;
 800984e:	e076      	b.n	800993e <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8009850:	687b      	ldr	r3, [r7, #4]
 8009852:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8009856:	687a      	ldr	r2, [r7, #4]
 8009858:	33b0      	adds	r3, #176	; 0xb0
 800985a:	009b      	lsls	r3, r3, #2
 800985c:	4413      	add	r3, r2
 800985e:	685b      	ldr	r3, [r3, #4]
 8009860:	689b      	ldr	r3, [r3, #8]
 8009862:	683a      	ldr	r2, [r7, #0]
 8009864:	7850      	ldrb	r0, [r2, #1]
 8009866:	2200      	movs	r2, #0
 8009868:	6839      	ldr	r1, [r7, #0]
 800986a:	4798      	blx	r3
      break;
 800986c:	e067      	b.n	800993e <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800986e:	683b      	ldr	r3, [r7, #0]
 8009870:	785b      	ldrb	r3, [r3, #1]
 8009872:	2b0b      	cmp	r3, #11
 8009874:	d851      	bhi.n	800991a <USBD_CDC_Setup+0x18a>
 8009876:	a201      	add	r2, pc, #4	; (adr r2, 800987c <USBD_CDC_Setup+0xec>)
 8009878:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800987c:	080098ad 	.word	0x080098ad
 8009880:	08009929 	.word	0x08009929
 8009884:	0800991b 	.word	0x0800991b
 8009888:	0800991b 	.word	0x0800991b
 800988c:	0800991b 	.word	0x0800991b
 8009890:	0800991b 	.word	0x0800991b
 8009894:	0800991b 	.word	0x0800991b
 8009898:	0800991b 	.word	0x0800991b
 800989c:	0800991b 	.word	0x0800991b
 80098a0:	0800991b 	.word	0x0800991b
 80098a4:	080098d7 	.word	0x080098d7
 80098a8:	08009901 	.word	0x08009901
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80098ac:	687b      	ldr	r3, [r7, #4]
 80098ae:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80098b2:	b2db      	uxtb	r3, r3
 80098b4:	2b03      	cmp	r3, #3
 80098b6:	d107      	bne.n	80098c8 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 80098b8:	f107 030a 	add.w	r3, r7, #10
 80098bc:	2202      	movs	r2, #2
 80098be:	4619      	mov	r1, r3
 80098c0:	6878      	ldr	r0, [r7, #4]
 80098c2:	f001 fced 	bl	800b2a0 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80098c6:	e032      	b.n	800992e <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 80098c8:	6839      	ldr	r1, [r7, #0]
 80098ca:	6878      	ldr	r0, [r7, #4]
 80098cc:	f001 fc77 	bl	800b1be <USBD_CtlError>
            ret = USBD_FAIL;
 80098d0:	2303      	movs	r3, #3
 80098d2:	75fb      	strb	r3, [r7, #23]
          break;
 80098d4:	e02b      	b.n	800992e <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80098d6:	687b      	ldr	r3, [r7, #4]
 80098d8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80098dc:	b2db      	uxtb	r3, r3
 80098de:	2b03      	cmp	r3, #3
 80098e0:	d107      	bne.n	80098f2 <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 80098e2:	f107 030d 	add.w	r3, r7, #13
 80098e6:	2201      	movs	r2, #1
 80098e8:	4619      	mov	r1, r3
 80098ea:	6878      	ldr	r0, [r7, #4]
 80098ec:	f001 fcd8 	bl	800b2a0 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80098f0:	e01d      	b.n	800992e <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 80098f2:	6839      	ldr	r1, [r7, #0]
 80098f4:	6878      	ldr	r0, [r7, #4]
 80098f6:	f001 fc62 	bl	800b1be <USBD_CtlError>
            ret = USBD_FAIL;
 80098fa:	2303      	movs	r3, #3
 80098fc:	75fb      	strb	r3, [r7, #23]
          break;
 80098fe:	e016      	b.n	800992e <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8009900:	687b      	ldr	r3, [r7, #4]
 8009902:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009906:	b2db      	uxtb	r3, r3
 8009908:	2b03      	cmp	r3, #3
 800990a:	d00f      	beq.n	800992c <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 800990c:	6839      	ldr	r1, [r7, #0]
 800990e:	6878      	ldr	r0, [r7, #4]
 8009910:	f001 fc55 	bl	800b1be <USBD_CtlError>
            ret = USBD_FAIL;
 8009914:	2303      	movs	r3, #3
 8009916:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8009918:	e008      	b.n	800992c <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800991a:	6839      	ldr	r1, [r7, #0]
 800991c:	6878      	ldr	r0, [r7, #4]
 800991e:	f001 fc4e 	bl	800b1be <USBD_CtlError>
          ret = USBD_FAIL;
 8009922:	2303      	movs	r3, #3
 8009924:	75fb      	strb	r3, [r7, #23]
          break;
 8009926:	e002      	b.n	800992e <USBD_CDC_Setup+0x19e>
          break;
 8009928:	bf00      	nop
 800992a:	e008      	b.n	800993e <USBD_CDC_Setup+0x1ae>
          break;
 800992c:	bf00      	nop
      }
      break;
 800992e:	e006      	b.n	800993e <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 8009930:	6839      	ldr	r1, [r7, #0]
 8009932:	6878      	ldr	r0, [r7, #4]
 8009934:	f001 fc43 	bl	800b1be <USBD_CtlError>
      ret = USBD_FAIL;
 8009938:	2303      	movs	r3, #3
 800993a:	75fb      	strb	r3, [r7, #23]
      break;
 800993c:	bf00      	nop
  }

  return (uint8_t)ret;
 800993e:	7dfb      	ldrb	r3, [r7, #23]
}
 8009940:	4618      	mov	r0, r3
 8009942:	3718      	adds	r7, #24
 8009944:	46bd      	mov	sp, r7
 8009946:	bd80      	pop	{r7, pc}

08009948 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8009948:	b580      	push	{r7, lr}
 800994a:	b084      	sub	sp, #16
 800994c:	af00      	add	r7, sp, #0
 800994e:	6078      	str	r0, [r7, #4]
 8009950:	460b      	mov	r3, r1
 8009952:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 8009954:	687b      	ldr	r3, [r7, #4]
 8009956:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800995a:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800995c:	687b      	ldr	r3, [r7, #4]
 800995e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009962:	687b      	ldr	r3, [r7, #4]
 8009964:	32b0      	adds	r2, #176	; 0xb0
 8009966:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800996a:	2b00      	cmp	r3, #0
 800996c:	d101      	bne.n	8009972 <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 800996e:	2303      	movs	r3, #3
 8009970:	e065      	b.n	8009a3e <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009972:	687b      	ldr	r3, [r7, #4]
 8009974:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009978:	687b      	ldr	r3, [r7, #4]
 800997a:	32b0      	adds	r2, #176	; 0xb0
 800997c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009980:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8009982:	78fb      	ldrb	r3, [r7, #3]
 8009984:	f003 020f 	and.w	r2, r3, #15
 8009988:	6879      	ldr	r1, [r7, #4]
 800998a:	4613      	mov	r3, r2
 800998c:	009b      	lsls	r3, r3, #2
 800998e:	4413      	add	r3, r2
 8009990:	009b      	lsls	r3, r3, #2
 8009992:	440b      	add	r3, r1
 8009994:	3318      	adds	r3, #24
 8009996:	681b      	ldr	r3, [r3, #0]
 8009998:	2b00      	cmp	r3, #0
 800999a:	d02f      	beq.n	80099fc <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 800999c:	78fb      	ldrb	r3, [r7, #3]
 800999e:	f003 020f 	and.w	r2, r3, #15
 80099a2:	6879      	ldr	r1, [r7, #4]
 80099a4:	4613      	mov	r3, r2
 80099a6:	009b      	lsls	r3, r3, #2
 80099a8:	4413      	add	r3, r2
 80099aa:	009b      	lsls	r3, r3, #2
 80099ac:	440b      	add	r3, r1
 80099ae:	3318      	adds	r3, #24
 80099b0:	681a      	ldr	r2, [r3, #0]
 80099b2:	78fb      	ldrb	r3, [r7, #3]
 80099b4:	f003 010f 	and.w	r1, r3, #15
 80099b8:	68f8      	ldr	r0, [r7, #12]
 80099ba:	460b      	mov	r3, r1
 80099bc:	00db      	lsls	r3, r3, #3
 80099be:	440b      	add	r3, r1
 80099c0:	009b      	lsls	r3, r3, #2
 80099c2:	4403      	add	r3, r0
 80099c4:	3348      	adds	r3, #72	; 0x48
 80099c6:	681b      	ldr	r3, [r3, #0]
 80099c8:	fbb2 f1f3 	udiv	r1, r2, r3
 80099cc:	fb01 f303 	mul.w	r3, r1, r3
 80099d0:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 80099d2:	2b00      	cmp	r3, #0
 80099d4:	d112      	bne.n	80099fc <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 80099d6:	78fb      	ldrb	r3, [r7, #3]
 80099d8:	f003 020f 	and.w	r2, r3, #15
 80099dc:	6879      	ldr	r1, [r7, #4]
 80099de:	4613      	mov	r3, r2
 80099e0:	009b      	lsls	r3, r3, #2
 80099e2:	4413      	add	r3, r2
 80099e4:	009b      	lsls	r3, r3, #2
 80099e6:	440b      	add	r3, r1
 80099e8:	3318      	adds	r3, #24
 80099ea:	2200      	movs	r2, #0
 80099ec:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 80099ee:	78f9      	ldrb	r1, [r7, #3]
 80099f0:	2300      	movs	r3, #0
 80099f2:	2200      	movs	r2, #0
 80099f4:	6878      	ldr	r0, [r7, #4]
 80099f6:	f005 f86a 	bl	800eace <USBD_LL_Transmit>
 80099fa:	e01f      	b.n	8009a3c <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 80099fc:	68bb      	ldr	r3, [r7, #8]
 80099fe:	2200      	movs	r2, #0
 8009a00:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 8009a04:	687b      	ldr	r3, [r7, #4]
 8009a06:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8009a0a:	687a      	ldr	r2, [r7, #4]
 8009a0c:	33b0      	adds	r3, #176	; 0xb0
 8009a0e:	009b      	lsls	r3, r3, #2
 8009a10:	4413      	add	r3, r2
 8009a12:	685b      	ldr	r3, [r3, #4]
 8009a14:	691b      	ldr	r3, [r3, #16]
 8009a16:	2b00      	cmp	r3, #0
 8009a18:	d010      	beq.n	8009a3c <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8009a1a:	687b      	ldr	r3, [r7, #4]
 8009a1c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8009a20:	687a      	ldr	r2, [r7, #4]
 8009a22:	33b0      	adds	r3, #176	; 0xb0
 8009a24:	009b      	lsls	r3, r3, #2
 8009a26:	4413      	add	r3, r2
 8009a28:	685b      	ldr	r3, [r3, #4]
 8009a2a:	691b      	ldr	r3, [r3, #16]
 8009a2c:	68ba      	ldr	r2, [r7, #8]
 8009a2e:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 8009a32:	68ba      	ldr	r2, [r7, #8]
 8009a34:	f502 7104 	add.w	r1, r2, #528	; 0x210
 8009a38:	78fa      	ldrb	r2, [r7, #3]
 8009a3a:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8009a3c:	2300      	movs	r3, #0
}
 8009a3e:	4618      	mov	r0, r3
 8009a40:	3710      	adds	r7, #16
 8009a42:	46bd      	mov	sp, r7
 8009a44:	bd80      	pop	{r7, pc}

08009a46 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8009a46:	b580      	push	{r7, lr}
 8009a48:	b084      	sub	sp, #16
 8009a4a:	af00      	add	r7, sp, #0
 8009a4c:	6078      	str	r0, [r7, #4]
 8009a4e:	460b      	mov	r3, r1
 8009a50:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009a52:	687b      	ldr	r3, [r7, #4]
 8009a54:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009a58:	687b      	ldr	r3, [r7, #4]
 8009a5a:	32b0      	adds	r2, #176	; 0xb0
 8009a5c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009a60:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8009a62:	687b      	ldr	r3, [r7, #4]
 8009a64:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009a68:	687b      	ldr	r3, [r7, #4]
 8009a6a:	32b0      	adds	r2, #176	; 0xb0
 8009a6c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009a70:	2b00      	cmp	r3, #0
 8009a72:	d101      	bne.n	8009a78 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8009a74:	2303      	movs	r3, #3
 8009a76:	e01a      	b.n	8009aae <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8009a78:	78fb      	ldrb	r3, [r7, #3]
 8009a7a:	4619      	mov	r1, r3
 8009a7c:	6878      	ldr	r0, [r7, #4]
 8009a7e:	f005 f868 	bl	800eb52 <USBD_LL_GetRxDataSize>
 8009a82:	4602      	mov	r2, r0
 8009a84:	68fb      	ldr	r3, [r7, #12]
 8009a86:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8009a8a:	687b      	ldr	r3, [r7, #4]
 8009a8c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8009a90:	687a      	ldr	r2, [r7, #4]
 8009a92:	33b0      	adds	r3, #176	; 0xb0
 8009a94:	009b      	lsls	r3, r3, #2
 8009a96:	4413      	add	r3, r2
 8009a98:	685b      	ldr	r3, [r3, #4]
 8009a9a:	68db      	ldr	r3, [r3, #12]
 8009a9c:	68fa      	ldr	r2, [r7, #12]
 8009a9e:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 8009aa2:	68fa      	ldr	r2, [r7, #12]
 8009aa4:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 8009aa8:	4611      	mov	r1, r2
 8009aaa:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8009aac:	2300      	movs	r3, #0
}
 8009aae:	4618      	mov	r0, r3
 8009ab0:	3710      	adds	r7, #16
 8009ab2:	46bd      	mov	sp, r7
 8009ab4:	bd80      	pop	{r7, pc}

08009ab6 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8009ab6:	b580      	push	{r7, lr}
 8009ab8:	b084      	sub	sp, #16
 8009aba:	af00      	add	r7, sp, #0
 8009abc:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009abe:	687b      	ldr	r3, [r7, #4]
 8009ac0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009ac4:	687b      	ldr	r3, [r7, #4]
 8009ac6:	32b0      	adds	r2, #176	; 0xb0
 8009ac8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009acc:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8009ace:	68fb      	ldr	r3, [r7, #12]
 8009ad0:	2b00      	cmp	r3, #0
 8009ad2:	d101      	bne.n	8009ad8 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8009ad4:	2303      	movs	r3, #3
 8009ad6:	e025      	b.n	8009b24 <USBD_CDC_EP0_RxReady+0x6e>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8009ad8:	687b      	ldr	r3, [r7, #4]
 8009ada:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8009ade:	687a      	ldr	r2, [r7, #4]
 8009ae0:	33b0      	adds	r3, #176	; 0xb0
 8009ae2:	009b      	lsls	r3, r3, #2
 8009ae4:	4413      	add	r3, r2
 8009ae6:	685b      	ldr	r3, [r3, #4]
 8009ae8:	2b00      	cmp	r3, #0
 8009aea:	d01a      	beq.n	8009b22 <USBD_CDC_EP0_RxReady+0x6c>
 8009aec:	68fb      	ldr	r3, [r7, #12]
 8009aee:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8009af2:	2bff      	cmp	r3, #255	; 0xff
 8009af4:	d015      	beq.n	8009b22 <USBD_CDC_EP0_RxReady+0x6c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8009af6:	687b      	ldr	r3, [r7, #4]
 8009af8:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8009afc:	687a      	ldr	r2, [r7, #4]
 8009afe:	33b0      	adds	r3, #176	; 0xb0
 8009b00:	009b      	lsls	r3, r3, #2
 8009b02:	4413      	add	r3, r2
 8009b04:	685b      	ldr	r3, [r3, #4]
 8009b06:	689b      	ldr	r3, [r3, #8]
 8009b08:	68fa      	ldr	r2, [r7, #12]
 8009b0a:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                                     (uint8_t *)hcdc->data,
 8009b0e:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 8009b10:	68fa      	ldr	r2, [r7, #12]
 8009b12:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8009b16:	b292      	uxth	r2, r2
 8009b18:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8009b1a:	68fb      	ldr	r3, [r7, #12]
 8009b1c:	22ff      	movs	r2, #255	; 0xff
 8009b1e:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
  }

  return (uint8_t)USBD_OK;
 8009b22:	2300      	movs	r3, #0
}
 8009b24:	4618      	mov	r0, r3
 8009b26:	3710      	adds	r7, #16
 8009b28:	46bd      	mov	sp, r7
 8009b2a:	bd80      	pop	{r7, pc}

08009b2c <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8009b2c:	b580      	push	{r7, lr}
 8009b2e:	b086      	sub	sp, #24
 8009b30:	af00      	add	r7, sp, #0
 8009b32:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8009b34:	2182      	movs	r1, #130	; 0x82
 8009b36:	4818      	ldr	r0, [pc, #96]	; (8009b98 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8009b38:	f000 fd09 	bl	800a54e <USBD_GetEpDesc>
 8009b3c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8009b3e:	2101      	movs	r1, #1
 8009b40:	4815      	ldr	r0, [pc, #84]	; (8009b98 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8009b42:	f000 fd04 	bl	800a54e <USBD_GetEpDesc>
 8009b46:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8009b48:	2181      	movs	r1, #129	; 0x81
 8009b4a:	4813      	ldr	r0, [pc, #76]	; (8009b98 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8009b4c:	f000 fcff 	bl	800a54e <USBD_GetEpDesc>
 8009b50:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8009b52:	697b      	ldr	r3, [r7, #20]
 8009b54:	2b00      	cmp	r3, #0
 8009b56:	d002      	beq.n	8009b5e <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8009b58:	697b      	ldr	r3, [r7, #20]
 8009b5a:	2210      	movs	r2, #16
 8009b5c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8009b5e:	693b      	ldr	r3, [r7, #16]
 8009b60:	2b00      	cmp	r3, #0
 8009b62:	d006      	beq.n	8009b72 <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8009b64:	693b      	ldr	r3, [r7, #16]
 8009b66:	2200      	movs	r2, #0
 8009b68:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009b6c:	711a      	strb	r2, [r3, #4]
 8009b6e:	2200      	movs	r2, #0
 8009b70:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8009b72:	68fb      	ldr	r3, [r7, #12]
 8009b74:	2b00      	cmp	r3, #0
 8009b76:	d006      	beq.n	8009b86 <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8009b78:	68fb      	ldr	r3, [r7, #12]
 8009b7a:	2200      	movs	r2, #0
 8009b7c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009b80:	711a      	strb	r2, [r3, #4]
 8009b82:	2200      	movs	r2, #0
 8009b84:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8009b86:	687b      	ldr	r3, [r7, #4]
 8009b88:	2243      	movs	r2, #67	; 0x43
 8009b8a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8009b8c:	4b02      	ldr	r3, [pc, #8]	; (8009b98 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 8009b8e:	4618      	mov	r0, r3
 8009b90:	3718      	adds	r7, #24
 8009b92:	46bd      	mov	sp, r7
 8009b94:	bd80      	pop	{r7, pc}
 8009b96:	bf00      	nop
 8009b98:	20000568 	.word	0x20000568

08009b9c <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8009b9c:	b580      	push	{r7, lr}
 8009b9e:	b086      	sub	sp, #24
 8009ba0:	af00      	add	r7, sp, #0
 8009ba2:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8009ba4:	2182      	movs	r1, #130	; 0x82
 8009ba6:	4818      	ldr	r0, [pc, #96]	; (8009c08 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8009ba8:	f000 fcd1 	bl	800a54e <USBD_GetEpDesc>
 8009bac:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8009bae:	2101      	movs	r1, #1
 8009bb0:	4815      	ldr	r0, [pc, #84]	; (8009c08 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8009bb2:	f000 fccc 	bl	800a54e <USBD_GetEpDesc>
 8009bb6:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8009bb8:	2181      	movs	r1, #129	; 0x81
 8009bba:	4813      	ldr	r0, [pc, #76]	; (8009c08 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8009bbc:	f000 fcc7 	bl	800a54e <USBD_GetEpDesc>
 8009bc0:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8009bc2:	697b      	ldr	r3, [r7, #20]
 8009bc4:	2b00      	cmp	r3, #0
 8009bc6:	d002      	beq.n	8009bce <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 8009bc8:	697b      	ldr	r3, [r7, #20]
 8009bca:	2210      	movs	r2, #16
 8009bcc:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8009bce:	693b      	ldr	r3, [r7, #16]
 8009bd0:	2b00      	cmp	r3, #0
 8009bd2:	d006      	beq.n	8009be2 <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8009bd4:	693b      	ldr	r3, [r7, #16]
 8009bd6:	2200      	movs	r2, #0
 8009bd8:	711a      	strb	r2, [r3, #4]
 8009bda:	2200      	movs	r2, #0
 8009bdc:	f042 0202 	orr.w	r2, r2, #2
 8009be0:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8009be2:	68fb      	ldr	r3, [r7, #12]
 8009be4:	2b00      	cmp	r3, #0
 8009be6:	d006      	beq.n	8009bf6 <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8009be8:	68fb      	ldr	r3, [r7, #12]
 8009bea:	2200      	movs	r2, #0
 8009bec:	711a      	strb	r2, [r3, #4]
 8009bee:	2200      	movs	r2, #0
 8009bf0:	f042 0202 	orr.w	r2, r2, #2
 8009bf4:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8009bf6:	687b      	ldr	r3, [r7, #4]
 8009bf8:	2243      	movs	r2, #67	; 0x43
 8009bfa:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8009bfc:	4b02      	ldr	r3, [pc, #8]	; (8009c08 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 8009bfe:	4618      	mov	r0, r3
 8009c00:	3718      	adds	r7, #24
 8009c02:	46bd      	mov	sp, r7
 8009c04:	bd80      	pop	{r7, pc}
 8009c06:	bf00      	nop
 8009c08:	20000568 	.word	0x20000568

08009c0c <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8009c0c:	b580      	push	{r7, lr}
 8009c0e:	b086      	sub	sp, #24
 8009c10:	af00      	add	r7, sp, #0
 8009c12:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8009c14:	2182      	movs	r1, #130	; 0x82
 8009c16:	4818      	ldr	r0, [pc, #96]	; (8009c78 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8009c18:	f000 fc99 	bl	800a54e <USBD_GetEpDesc>
 8009c1c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8009c1e:	2101      	movs	r1, #1
 8009c20:	4815      	ldr	r0, [pc, #84]	; (8009c78 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8009c22:	f000 fc94 	bl	800a54e <USBD_GetEpDesc>
 8009c26:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8009c28:	2181      	movs	r1, #129	; 0x81
 8009c2a:	4813      	ldr	r0, [pc, #76]	; (8009c78 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8009c2c:	f000 fc8f 	bl	800a54e <USBD_GetEpDesc>
 8009c30:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8009c32:	697b      	ldr	r3, [r7, #20]
 8009c34:	2b00      	cmp	r3, #0
 8009c36:	d002      	beq.n	8009c3e <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8009c38:	697b      	ldr	r3, [r7, #20]
 8009c3a:	2210      	movs	r2, #16
 8009c3c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8009c3e:	693b      	ldr	r3, [r7, #16]
 8009c40:	2b00      	cmp	r3, #0
 8009c42:	d006      	beq.n	8009c52 <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8009c44:	693b      	ldr	r3, [r7, #16]
 8009c46:	2200      	movs	r2, #0
 8009c48:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009c4c:	711a      	strb	r2, [r3, #4]
 8009c4e:	2200      	movs	r2, #0
 8009c50:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8009c52:	68fb      	ldr	r3, [r7, #12]
 8009c54:	2b00      	cmp	r3, #0
 8009c56:	d006      	beq.n	8009c66 <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8009c58:	68fb      	ldr	r3, [r7, #12]
 8009c5a:	2200      	movs	r2, #0
 8009c5c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009c60:	711a      	strb	r2, [r3, #4]
 8009c62:	2200      	movs	r2, #0
 8009c64:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8009c66:	687b      	ldr	r3, [r7, #4]
 8009c68:	2243      	movs	r2, #67	; 0x43
 8009c6a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8009c6c:	4b02      	ldr	r3, [pc, #8]	; (8009c78 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 8009c6e:	4618      	mov	r0, r3
 8009c70:	3718      	adds	r7, #24
 8009c72:	46bd      	mov	sp, r7
 8009c74:	bd80      	pop	{r7, pc}
 8009c76:	bf00      	nop
 8009c78:	20000568 	.word	0x20000568

08009c7c <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8009c7c:	b480      	push	{r7}
 8009c7e:	b083      	sub	sp, #12
 8009c80:	af00      	add	r7, sp, #0
 8009c82:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8009c84:	687b      	ldr	r3, [r7, #4]
 8009c86:	220a      	movs	r2, #10
 8009c88:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8009c8a:	4b03      	ldr	r3, [pc, #12]	; (8009c98 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8009c8c:	4618      	mov	r0, r3
 8009c8e:	370c      	adds	r7, #12
 8009c90:	46bd      	mov	sp, r7
 8009c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c96:	4770      	bx	lr
 8009c98:	20000524 	.word	0x20000524

08009c9c <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8009c9c:	b480      	push	{r7}
 8009c9e:	b083      	sub	sp, #12
 8009ca0:	af00      	add	r7, sp, #0
 8009ca2:	6078      	str	r0, [r7, #4]
 8009ca4:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8009ca6:	683b      	ldr	r3, [r7, #0]
 8009ca8:	2b00      	cmp	r3, #0
 8009caa:	d101      	bne.n	8009cb0 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8009cac:	2303      	movs	r3, #3
 8009cae:	e009      	b.n	8009cc4 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 8009cb0:	687b      	ldr	r3, [r7, #4]
 8009cb2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8009cb6:	687a      	ldr	r2, [r7, #4]
 8009cb8:	33b0      	adds	r3, #176	; 0xb0
 8009cba:	009b      	lsls	r3, r3, #2
 8009cbc:	4413      	add	r3, r2
 8009cbe:	683a      	ldr	r2, [r7, #0]
 8009cc0:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 8009cc2:	2300      	movs	r3, #0
}
 8009cc4:	4618      	mov	r0, r3
 8009cc6:	370c      	adds	r7, #12
 8009cc8:	46bd      	mov	sp, r7
 8009cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cce:	4770      	bx	lr

08009cd0 <USBD_CDC_SetTxBuffer>:
  * @param  length: Tx Buffer length
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8009cd0:	b480      	push	{r7}
 8009cd2:	b087      	sub	sp, #28
 8009cd4:	af00      	add	r7, sp, #0
 8009cd6:	60f8      	str	r0, [r7, #12]
 8009cd8:	60b9      	str	r1, [r7, #8]
 8009cda:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009cdc:	68fb      	ldr	r3, [r7, #12]
 8009cde:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009ce2:	68fb      	ldr	r3, [r7, #12]
 8009ce4:	32b0      	adds	r2, #176	; 0xb0
 8009ce6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009cea:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 8009cec:	697b      	ldr	r3, [r7, #20]
 8009cee:	2b00      	cmp	r3, #0
 8009cf0:	d101      	bne.n	8009cf6 <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8009cf2:	2303      	movs	r3, #3
 8009cf4:	e008      	b.n	8009d08 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 8009cf6:	697b      	ldr	r3, [r7, #20]
 8009cf8:	68ba      	ldr	r2, [r7, #8]
 8009cfa:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 8009cfe:	697b      	ldr	r3, [r7, #20]
 8009d00:	687a      	ldr	r2, [r7, #4]
 8009d02:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 8009d06:	2300      	movs	r3, #0
}
 8009d08:	4618      	mov	r0, r3
 8009d0a:	371c      	adds	r7, #28
 8009d0c:	46bd      	mov	sp, r7
 8009d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d12:	4770      	bx	lr

08009d14 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8009d14:	b480      	push	{r7}
 8009d16:	b085      	sub	sp, #20
 8009d18:	af00      	add	r7, sp, #0
 8009d1a:	6078      	str	r0, [r7, #4]
 8009d1c:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009d1e:	687b      	ldr	r3, [r7, #4]
 8009d20:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009d24:	687b      	ldr	r3, [r7, #4]
 8009d26:	32b0      	adds	r2, #176	; 0xb0
 8009d28:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009d2c:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8009d2e:	68fb      	ldr	r3, [r7, #12]
 8009d30:	2b00      	cmp	r3, #0
 8009d32:	d101      	bne.n	8009d38 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 8009d34:	2303      	movs	r3, #3
 8009d36:	e004      	b.n	8009d42 <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 8009d38:	68fb      	ldr	r3, [r7, #12]
 8009d3a:	683a      	ldr	r2, [r7, #0]
 8009d3c:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 8009d40:	2300      	movs	r3, #0
}
 8009d42:	4618      	mov	r0, r3
 8009d44:	3714      	adds	r7, #20
 8009d46:	46bd      	mov	sp, r7
 8009d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d4c:	4770      	bx	lr
	...

08009d50 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8009d50:	b580      	push	{r7, lr}
 8009d52:	b084      	sub	sp, #16
 8009d54:	af00      	add	r7, sp, #0
 8009d56:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009d58:	687b      	ldr	r3, [r7, #4]
 8009d5a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009d5e:	687b      	ldr	r3, [r7, #4]
 8009d60:	32b0      	adds	r2, #176	; 0xb0
 8009d62:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009d66:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8009d68:	687b      	ldr	r3, [r7, #4]
 8009d6a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009d6e:	687b      	ldr	r3, [r7, #4]
 8009d70:	32b0      	adds	r2, #176	; 0xb0
 8009d72:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009d76:	2b00      	cmp	r3, #0
 8009d78:	d101      	bne.n	8009d7e <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 8009d7a:	2303      	movs	r3, #3
 8009d7c:	e018      	b.n	8009db0 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009d7e:	687b      	ldr	r3, [r7, #4]
 8009d80:	7c1b      	ldrb	r3, [r3, #16]
 8009d82:	2b00      	cmp	r3, #0
 8009d84:	d10a      	bne.n	8009d9c <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8009d86:	4b0c      	ldr	r3, [pc, #48]	; (8009db8 <USBD_CDC_ReceivePacket+0x68>)
 8009d88:	7819      	ldrb	r1, [r3, #0]
 8009d8a:	68fb      	ldr	r3, [r7, #12]
 8009d8c:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8009d90:	f44f 7300 	mov.w	r3, #512	; 0x200
 8009d94:	6878      	ldr	r0, [r7, #4]
 8009d96:	f004 febb 	bl	800eb10 <USBD_LL_PrepareReceive>
 8009d9a:	e008      	b.n	8009dae <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8009d9c:	4b06      	ldr	r3, [pc, #24]	; (8009db8 <USBD_CDC_ReceivePacket+0x68>)
 8009d9e:	7819      	ldrb	r1, [r3, #0]
 8009da0:	68fb      	ldr	r3, [r7, #12]
 8009da2:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8009da6:	2340      	movs	r3, #64	; 0x40
 8009da8:	6878      	ldr	r0, [r7, #4]
 8009daa:	f004 feb1 	bl	800eb10 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8009dae:	2300      	movs	r3, #0
}
 8009db0:	4618      	mov	r0, r3
 8009db2:	3710      	adds	r7, #16
 8009db4:	46bd      	mov	sp, r7
 8009db6:	bd80      	pop	{r7, pc}
 8009db8:	200005ac 	.word	0x200005ac

08009dbc <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8009dbc:	b580      	push	{r7, lr}
 8009dbe:	b086      	sub	sp, #24
 8009dc0:	af00      	add	r7, sp, #0
 8009dc2:	60f8      	str	r0, [r7, #12]
 8009dc4:	60b9      	str	r1, [r7, #8]
 8009dc6:	4613      	mov	r3, r2
 8009dc8:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8009dca:	68fb      	ldr	r3, [r7, #12]
 8009dcc:	2b00      	cmp	r3, #0
 8009dce:	d101      	bne.n	8009dd4 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8009dd0:	2303      	movs	r3, #3
 8009dd2:	e01f      	b.n	8009e14 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 8009dd4:	68fb      	ldr	r3, [r7, #12]
 8009dd6:	2200      	movs	r2, #0
 8009dd8:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  pdev->pUserData[0] = NULL;
 8009ddc:	68fb      	ldr	r3, [r7, #12]
 8009dde:	2200      	movs	r2, #0
 8009de0:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8009de4:	68fb      	ldr	r3, [r7, #12]
 8009de6:	2200      	movs	r2, #0
 8009de8:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8009dec:	68bb      	ldr	r3, [r7, #8]
 8009dee:	2b00      	cmp	r3, #0
 8009df0:	d003      	beq.n	8009dfa <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8009df2:	68fb      	ldr	r3, [r7, #12]
 8009df4:	68ba      	ldr	r2, [r7, #8]
 8009df6:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8009dfa:	68fb      	ldr	r3, [r7, #12]
 8009dfc:	2201      	movs	r2, #1
 8009dfe:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 8009e02:	68fb      	ldr	r3, [r7, #12]
 8009e04:	79fa      	ldrb	r2, [r7, #7]
 8009e06:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8009e08:	68f8      	ldr	r0, [r7, #12]
 8009e0a:	f004 fd2b 	bl	800e864 <USBD_LL_Init>
 8009e0e:	4603      	mov	r3, r0
 8009e10:	75fb      	strb	r3, [r7, #23]

  return ret;
 8009e12:	7dfb      	ldrb	r3, [r7, #23]
}
 8009e14:	4618      	mov	r0, r3
 8009e16:	3718      	adds	r7, #24
 8009e18:	46bd      	mov	sp, r7
 8009e1a:	bd80      	pop	{r7, pc}

08009e1c <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8009e1c:	b580      	push	{r7, lr}
 8009e1e:	b084      	sub	sp, #16
 8009e20:	af00      	add	r7, sp, #0
 8009e22:	6078      	str	r0, [r7, #4]
 8009e24:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8009e26:	2300      	movs	r3, #0
 8009e28:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8009e2a:	683b      	ldr	r3, [r7, #0]
 8009e2c:	2b00      	cmp	r3, #0
 8009e2e:	d101      	bne.n	8009e34 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8009e30:	2303      	movs	r3, #3
 8009e32:	e025      	b.n	8009e80 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8009e34:	687b      	ldr	r3, [r7, #4]
 8009e36:	683a      	ldr	r2, [r7, #0]
 8009e38:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8009e3c:	687b      	ldr	r3, [r7, #4]
 8009e3e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009e42:	687b      	ldr	r3, [r7, #4]
 8009e44:	32ae      	adds	r2, #174	; 0xae
 8009e46:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009e4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009e4c:	2b00      	cmp	r3, #0
 8009e4e:	d00f      	beq.n	8009e70 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8009e50:	687b      	ldr	r3, [r7, #4]
 8009e52:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009e56:	687b      	ldr	r3, [r7, #4]
 8009e58:	32ae      	adds	r2, #174	; 0xae
 8009e5a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009e5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009e60:	f107 020e 	add.w	r2, r7, #14
 8009e64:	4610      	mov	r0, r2
 8009e66:	4798      	blx	r3
 8009e68:	4602      	mov	r2, r0
 8009e6a:	687b      	ldr	r3, [r7, #4]
 8009e6c:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses ++;
 8009e70:	687b      	ldr	r3, [r7, #4]
 8009e72:	f8d3 32d8 	ldr.w	r3, [r3, #728]	; 0x2d8
 8009e76:	1c5a      	adds	r2, r3, #1
 8009e78:	687b      	ldr	r3, [r7, #4]
 8009e7a:	f8c3 22d8 	str.w	r2, [r3, #728]	; 0x2d8

  return USBD_OK;
 8009e7e:	2300      	movs	r3, #0
}
 8009e80:	4618      	mov	r0, r3
 8009e82:	3710      	adds	r7, #16
 8009e84:	46bd      	mov	sp, r7
 8009e86:	bd80      	pop	{r7, pc}

08009e88 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8009e88:	b580      	push	{r7, lr}
 8009e8a:	b082      	sub	sp, #8
 8009e8c:	af00      	add	r7, sp, #0
 8009e8e:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8009e90:	6878      	ldr	r0, [r7, #4]
 8009e92:	f004 fd33 	bl	800e8fc <USBD_LL_Start>
 8009e96:	4603      	mov	r3, r0
}
 8009e98:	4618      	mov	r0, r3
 8009e9a:	3708      	adds	r7, #8
 8009e9c:	46bd      	mov	sp, r7
 8009e9e:	bd80      	pop	{r7, pc}

08009ea0 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8009ea0:	b480      	push	{r7}
 8009ea2:	b083      	sub	sp, #12
 8009ea4:	af00      	add	r7, sp, #0
 8009ea6:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8009ea8:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 8009eaa:	4618      	mov	r0, r3
 8009eac:	370c      	adds	r7, #12
 8009eae:	46bd      	mov	sp, r7
 8009eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009eb4:	4770      	bx	lr

08009eb6 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009eb6:	b580      	push	{r7, lr}
 8009eb8:	b084      	sub	sp, #16
 8009eba:	af00      	add	r7, sp, #0
 8009ebc:	6078      	str	r0, [r7, #4]
 8009ebe:	460b      	mov	r3, r1
 8009ec0:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8009ec2:	2300      	movs	r3, #0
 8009ec4:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8009ec6:	687b      	ldr	r3, [r7, #4]
 8009ec8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009ecc:	2b00      	cmp	r3, #0
 8009ece:	d009      	beq.n	8009ee4 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8009ed0:	687b      	ldr	r3, [r7, #4]
 8009ed2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009ed6:	681b      	ldr	r3, [r3, #0]
 8009ed8:	78fa      	ldrb	r2, [r7, #3]
 8009eda:	4611      	mov	r1, r2
 8009edc:	6878      	ldr	r0, [r7, #4]
 8009ede:	4798      	blx	r3
 8009ee0:	4603      	mov	r3, r0
 8009ee2:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8009ee4:	7bfb      	ldrb	r3, [r7, #15]
}
 8009ee6:	4618      	mov	r0, r3
 8009ee8:	3710      	adds	r7, #16
 8009eea:	46bd      	mov	sp, r7
 8009eec:	bd80      	pop	{r7, pc}

08009eee <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009eee:	b580      	push	{r7, lr}
 8009ef0:	b084      	sub	sp, #16
 8009ef2:	af00      	add	r7, sp, #0
 8009ef4:	6078      	str	r0, [r7, #4]
 8009ef6:	460b      	mov	r3, r1
 8009ef8:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8009efa:	2300      	movs	r3, #0
 8009efc:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 8009efe:	687b      	ldr	r3, [r7, #4]
 8009f00:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009f04:	685b      	ldr	r3, [r3, #4]
 8009f06:	78fa      	ldrb	r2, [r7, #3]
 8009f08:	4611      	mov	r1, r2
 8009f0a:	6878      	ldr	r0, [r7, #4]
 8009f0c:	4798      	blx	r3
 8009f0e:	4603      	mov	r3, r0
 8009f10:	2b00      	cmp	r3, #0
 8009f12:	d001      	beq.n	8009f18 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8009f14:	2303      	movs	r3, #3
 8009f16:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8009f18:	7bfb      	ldrb	r3, [r7, #15]
}
 8009f1a:	4618      	mov	r0, r3
 8009f1c:	3710      	adds	r7, #16
 8009f1e:	46bd      	mov	sp, r7
 8009f20:	bd80      	pop	{r7, pc}

08009f22 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8009f22:	b580      	push	{r7, lr}
 8009f24:	b084      	sub	sp, #16
 8009f26:	af00      	add	r7, sp, #0
 8009f28:	6078      	str	r0, [r7, #4]
 8009f2a:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8009f2c:	687b      	ldr	r3, [r7, #4]
 8009f2e:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8009f32:	6839      	ldr	r1, [r7, #0]
 8009f34:	4618      	mov	r0, r3
 8009f36:	f001 f908 	bl	800b14a <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8009f3a:	687b      	ldr	r3, [r7, #4]
 8009f3c:	2201      	movs	r2, #1
 8009f3e:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8009f42:	687b      	ldr	r3, [r7, #4]
 8009f44:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 8009f48:	461a      	mov	r2, r3
 8009f4a:	687b      	ldr	r3, [r7, #4]
 8009f4c:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8009f50:	687b      	ldr	r3, [r7, #4]
 8009f52:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8009f56:	f003 031f 	and.w	r3, r3, #31
 8009f5a:	2b02      	cmp	r3, #2
 8009f5c:	d01a      	beq.n	8009f94 <USBD_LL_SetupStage+0x72>
 8009f5e:	2b02      	cmp	r3, #2
 8009f60:	d822      	bhi.n	8009fa8 <USBD_LL_SetupStage+0x86>
 8009f62:	2b00      	cmp	r3, #0
 8009f64:	d002      	beq.n	8009f6c <USBD_LL_SetupStage+0x4a>
 8009f66:	2b01      	cmp	r3, #1
 8009f68:	d00a      	beq.n	8009f80 <USBD_LL_SetupStage+0x5e>
 8009f6a:	e01d      	b.n	8009fa8 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8009f6c:	687b      	ldr	r3, [r7, #4]
 8009f6e:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8009f72:	4619      	mov	r1, r3
 8009f74:	6878      	ldr	r0, [r7, #4]
 8009f76:	f000 fb5f 	bl	800a638 <USBD_StdDevReq>
 8009f7a:	4603      	mov	r3, r0
 8009f7c:	73fb      	strb	r3, [r7, #15]
      break;
 8009f7e:	e020      	b.n	8009fc2 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8009f80:	687b      	ldr	r3, [r7, #4]
 8009f82:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8009f86:	4619      	mov	r1, r3
 8009f88:	6878      	ldr	r0, [r7, #4]
 8009f8a:	f000 fbc7 	bl	800a71c <USBD_StdItfReq>
 8009f8e:	4603      	mov	r3, r0
 8009f90:	73fb      	strb	r3, [r7, #15]
      break;
 8009f92:	e016      	b.n	8009fc2 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8009f94:	687b      	ldr	r3, [r7, #4]
 8009f96:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8009f9a:	4619      	mov	r1, r3
 8009f9c:	6878      	ldr	r0, [r7, #4]
 8009f9e:	f000 fc29 	bl	800a7f4 <USBD_StdEPReq>
 8009fa2:	4603      	mov	r3, r0
 8009fa4:	73fb      	strb	r3, [r7, #15]
      break;
 8009fa6:	e00c      	b.n	8009fc2 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8009fa8:	687b      	ldr	r3, [r7, #4]
 8009faa:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8009fae:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8009fb2:	b2db      	uxtb	r3, r3
 8009fb4:	4619      	mov	r1, r3
 8009fb6:	6878      	ldr	r0, [r7, #4]
 8009fb8:	f004 fd00 	bl	800e9bc <USBD_LL_StallEP>
 8009fbc:	4603      	mov	r3, r0
 8009fbe:	73fb      	strb	r3, [r7, #15]
      break;
 8009fc0:	bf00      	nop
  }

  return ret;
 8009fc2:	7bfb      	ldrb	r3, [r7, #15]
}
 8009fc4:	4618      	mov	r0, r3
 8009fc6:	3710      	adds	r7, #16
 8009fc8:	46bd      	mov	sp, r7
 8009fca:	bd80      	pop	{r7, pc}

08009fcc <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8009fcc:	b580      	push	{r7, lr}
 8009fce:	b086      	sub	sp, #24
 8009fd0:	af00      	add	r7, sp, #0
 8009fd2:	60f8      	str	r0, [r7, #12]
 8009fd4:	460b      	mov	r3, r1
 8009fd6:	607a      	str	r2, [r7, #4]
 8009fd8:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 8009fda:	2300      	movs	r3, #0
 8009fdc:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 8009fde:	7afb      	ldrb	r3, [r7, #11]
 8009fe0:	2b00      	cmp	r3, #0
 8009fe2:	d16e      	bne.n	800a0c2 <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 8009fe4:	68fb      	ldr	r3, [r7, #12]
 8009fe6:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 8009fea:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8009fec:	68fb      	ldr	r3, [r7, #12]
 8009fee:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8009ff2:	2b03      	cmp	r3, #3
 8009ff4:	f040 8098 	bne.w	800a128 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 8009ff8:	693b      	ldr	r3, [r7, #16]
 8009ffa:	689a      	ldr	r2, [r3, #8]
 8009ffc:	693b      	ldr	r3, [r7, #16]
 8009ffe:	68db      	ldr	r3, [r3, #12]
 800a000:	429a      	cmp	r2, r3
 800a002:	d913      	bls.n	800a02c <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 800a004:	693b      	ldr	r3, [r7, #16]
 800a006:	689a      	ldr	r2, [r3, #8]
 800a008:	693b      	ldr	r3, [r7, #16]
 800a00a:	68db      	ldr	r3, [r3, #12]
 800a00c:	1ad2      	subs	r2, r2, r3
 800a00e:	693b      	ldr	r3, [r7, #16]
 800a010:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800a012:	693b      	ldr	r3, [r7, #16]
 800a014:	68da      	ldr	r2, [r3, #12]
 800a016:	693b      	ldr	r3, [r7, #16]
 800a018:	689b      	ldr	r3, [r3, #8]
 800a01a:	4293      	cmp	r3, r2
 800a01c:	bf28      	it	cs
 800a01e:	4613      	movcs	r3, r2
 800a020:	461a      	mov	r2, r3
 800a022:	6879      	ldr	r1, [r7, #4]
 800a024:	68f8      	ldr	r0, [r7, #12]
 800a026:	f001 f984 	bl	800b332 <USBD_CtlContinueRx>
 800a02a:	e07d      	b.n	800a128 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 800a02c:	68fb      	ldr	r3, [r7, #12]
 800a02e:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800a032:	f003 031f 	and.w	r3, r3, #31
 800a036:	2b02      	cmp	r3, #2
 800a038:	d014      	beq.n	800a064 <USBD_LL_DataOutStage+0x98>
 800a03a:	2b02      	cmp	r3, #2
 800a03c:	d81d      	bhi.n	800a07a <USBD_LL_DataOutStage+0xae>
 800a03e:	2b00      	cmp	r3, #0
 800a040:	d002      	beq.n	800a048 <USBD_LL_DataOutStage+0x7c>
 800a042:	2b01      	cmp	r3, #1
 800a044:	d003      	beq.n	800a04e <USBD_LL_DataOutStage+0x82>
 800a046:	e018      	b.n	800a07a <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 800a048:	2300      	movs	r3, #0
 800a04a:	75bb      	strb	r3, [r7, #22]
            break;
 800a04c:	e018      	b.n	800a080 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 800a04e:	68fb      	ldr	r3, [r7, #12]
 800a050:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 800a054:	b2db      	uxtb	r3, r3
 800a056:	4619      	mov	r1, r3
 800a058:	68f8      	ldr	r0, [r7, #12]
 800a05a:	f000 fa5e 	bl	800a51a <USBD_CoreFindIF>
 800a05e:	4603      	mov	r3, r0
 800a060:	75bb      	strb	r3, [r7, #22]
            break;
 800a062:	e00d      	b.n	800a080 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 800a064:	68fb      	ldr	r3, [r7, #12]
 800a066:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 800a06a:	b2db      	uxtb	r3, r3
 800a06c:	4619      	mov	r1, r3
 800a06e:	68f8      	ldr	r0, [r7, #12]
 800a070:	f000 fa60 	bl	800a534 <USBD_CoreFindEP>
 800a074:	4603      	mov	r3, r0
 800a076:	75bb      	strb	r3, [r7, #22]
            break;
 800a078:	e002      	b.n	800a080 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 800a07a:	2300      	movs	r3, #0
 800a07c:	75bb      	strb	r3, [r7, #22]
            break;
 800a07e:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 800a080:	7dbb      	ldrb	r3, [r7, #22]
 800a082:	2b00      	cmp	r3, #0
 800a084:	d119      	bne.n	800a0ba <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a086:	68fb      	ldr	r3, [r7, #12]
 800a088:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a08c:	b2db      	uxtb	r3, r3
 800a08e:	2b03      	cmp	r3, #3
 800a090:	d113      	bne.n	800a0ba <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 800a092:	7dba      	ldrb	r2, [r7, #22]
 800a094:	68fb      	ldr	r3, [r7, #12]
 800a096:	32ae      	adds	r2, #174	; 0xae
 800a098:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a09c:	691b      	ldr	r3, [r3, #16]
 800a09e:	2b00      	cmp	r3, #0
 800a0a0:	d00b      	beq.n	800a0ba <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 800a0a2:	7dba      	ldrb	r2, [r7, #22]
 800a0a4:	68fb      	ldr	r3, [r7, #12]
 800a0a6:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 800a0aa:	7dba      	ldrb	r2, [r7, #22]
 800a0ac:	68fb      	ldr	r3, [r7, #12]
 800a0ae:	32ae      	adds	r2, #174	; 0xae
 800a0b0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a0b4:	691b      	ldr	r3, [r3, #16]
 800a0b6:	68f8      	ldr	r0, [r7, #12]
 800a0b8:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800a0ba:	68f8      	ldr	r0, [r7, #12]
 800a0bc:	f001 f94a 	bl	800b354 <USBD_CtlSendStatus>
 800a0c0:	e032      	b.n	800a128 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 800a0c2:	7afb      	ldrb	r3, [r7, #11]
 800a0c4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a0c8:	b2db      	uxtb	r3, r3
 800a0ca:	4619      	mov	r1, r3
 800a0cc:	68f8      	ldr	r0, [r7, #12]
 800a0ce:	f000 fa31 	bl	800a534 <USBD_CoreFindEP>
 800a0d2:	4603      	mov	r3, r0
 800a0d4:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800a0d6:	7dbb      	ldrb	r3, [r7, #22]
 800a0d8:	2bff      	cmp	r3, #255	; 0xff
 800a0da:	d025      	beq.n	800a128 <USBD_LL_DataOutStage+0x15c>
 800a0dc:	7dbb      	ldrb	r3, [r7, #22]
 800a0de:	2b00      	cmp	r3, #0
 800a0e0:	d122      	bne.n	800a128 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a0e2:	68fb      	ldr	r3, [r7, #12]
 800a0e4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a0e8:	b2db      	uxtb	r3, r3
 800a0ea:	2b03      	cmp	r3, #3
 800a0ec:	d117      	bne.n	800a11e <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 800a0ee:	7dba      	ldrb	r2, [r7, #22]
 800a0f0:	68fb      	ldr	r3, [r7, #12]
 800a0f2:	32ae      	adds	r2, #174	; 0xae
 800a0f4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a0f8:	699b      	ldr	r3, [r3, #24]
 800a0fa:	2b00      	cmp	r3, #0
 800a0fc:	d00f      	beq.n	800a11e <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 800a0fe:	7dba      	ldrb	r2, [r7, #22]
 800a100:	68fb      	ldr	r3, [r7, #12]
 800a102:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 800a106:	7dba      	ldrb	r2, [r7, #22]
 800a108:	68fb      	ldr	r3, [r7, #12]
 800a10a:	32ae      	adds	r2, #174	; 0xae
 800a10c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a110:	699b      	ldr	r3, [r3, #24]
 800a112:	7afa      	ldrb	r2, [r7, #11]
 800a114:	4611      	mov	r1, r2
 800a116:	68f8      	ldr	r0, [r7, #12]
 800a118:	4798      	blx	r3
 800a11a:	4603      	mov	r3, r0
 800a11c:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 800a11e:	7dfb      	ldrb	r3, [r7, #23]
 800a120:	2b00      	cmp	r3, #0
 800a122:	d001      	beq.n	800a128 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 800a124:	7dfb      	ldrb	r3, [r7, #23]
 800a126:	e000      	b.n	800a12a <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 800a128:	2300      	movs	r3, #0
}
 800a12a:	4618      	mov	r0, r3
 800a12c:	3718      	adds	r7, #24
 800a12e:	46bd      	mov	sp, r7
 800a130:	bd80      	pop	{r7, pc}

0800a132 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800a132:	b580      	push	{r7, lr}
 800a134:	b086      	sub	sp, #24
 800a136:	af00      	add	r7, sp, #0
 800a138:	60f8      	str	r0, [r7, #12]
 800a13a:	460b      	mov	r3, r1
 800a13c:	607a      	str	r2, [r7, #4]
 800a13e:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 800a140:	7afb      	ldrb	r3, [r7, #11]
 800a142:	2b00      	cmp	r3, #0
 800a144:	d16f      	bne.n	800a226 <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 800a146:	68fb      	ldr	r3, [r7, #12]
 800a148:	3314      	adds	r3, #20
 800a14a:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800a14c:	68fb      	ldr	r3, [r7, #12]
 800a14e:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800a152:	2b02      	cmp	r3, #2
 800a154:	d15a      	bne.n	800a20c <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 800a156:	693b      	ldr	r3, [r7, #16]
 800a158:	689a      	ldr	r2, [r3, #8]
 800a15a:	693b      	ldr	r3, [r7, #16]
 800a15c:	68db      	ldr	r3, [r3, #12]
 800a15e:	429a      	cmp	r2, r3
 800a160:	d914      	bls.n	800a18c <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800a162:	693b      	ldr	r3, [r7, #16]
 800a164:	689a      	ldr	r2, [r3, #8]
 800a166:	693b      	ldr	r3, [r7, #16]
 800a168:	68db      	ldr	r3, [r3, #12]
 800a16a:	1ad2      	subs	r2, r2, r3
 800a16c:	693b      	ldr	r3, [r7, #16]
 800a16e:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800a170:	693b      	ldr	r3, [r7, #16]
 800a172:	689b      	ldr	r3, [r3, #8]
 800a174:	461a      	mov	r2, r3
 800a176:	6879      	ldr	r1, [r7, #4]
 800a178:	68f8      	ldr	r0, [r7, #12]
 800a17a:	f001 f8ac 	bl	800b2d6 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a17e:	2300      	movs	r3, #0
 800a180:	2200      	movs	r2, #0
 800a182:	2100      	movs	r1, #0
 800a184:	68f8      	ldr	r0, [r7, #12]
 800a186:	f004 fcc3 	bl	800eb10 <USBD_LL_PrepareReceive>
 800a18a:	e03f      	b.n	800a20c <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800a18c:	693b      	ldr	r3, [r7, #16]
 800a18e:	68da      	ldr	r2, [r3, #12]
 800a190:	693b      	ldr	r3, [r7, #16]
 800a192:	689b      	ldr	r3, [r3, #8]
 800a194:	429a      	cmp	r2, r3
 800a196:	d11c      	bne.n	800a1d2 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800a198:	693b      	ldr	r3, [r7, #16]
 800a19a:	685a      	ldr	r2, [r3, #4]
 800a19c:	693b      	ldr	r3, [r7, #16]
 800a19e:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800a1a0:	429a      	cmp	r2, r3
 800a1a2:	d316      	bcc.n	800a1d2 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800a1a4:	693b      	ldr	r3, [r7, #16]
 800a1a6:	685a      	ldr	r2, [r3, #4]
 800a1a8:	68fb      	ldr	r3, [r7, #12]
 800a1aa:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 800a1ae:	429a      	cmp	r2, r3
 800a1b0:	d20f      	bcs.n	800a1d2 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800a1b2:	2200      	movs	r2, #0
 800a1b4:	2100      	movs	r1, #0
 800a1b6:	68f8      	ldr	r0, [r7, #12]
 800a1b8:	f001 f88d 	bl	800b2d6 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800a1bc:	68fb      	ldr	r3, [r7, #12]
 800a1be:	2200      	movs	r2, #0
 800a1c0:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a1c4:	2300      	movs	r3, #0
 800a1c6:	2200      	movs	r2, #0
 800a1c8:	2100      	movs	r1, #0
 800a1ca:	68f8      	ldr	r0, [r7, #12]
 800a1cc:	f004 fca0 	bl	800eb10 <USBD_LL_PrepareReceive>
 800a1d0:	e01c      	b.n	800a20c <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a1d2:	68fb      	ldr	r3, [r7, #12]
 800a1d4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a1d8:	b2db      	uxtb	r3, r3
 800a1da:	2b03      	cmp	r3, #3
 800a1dc:	d10f      	bne.n	800a1fe <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 800a1de:	68fb      	ldr	r3, [r7, #12]
 800a1e0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a1e4:	68db      	ldr	r3, [r3, #12]
 800a1e6:	2b00      	cmp	r3, #0
 800a1e8:	d009      	beq.n	800a1fe <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 800a1ea:	68fb      	ldr	r3, [r7, #12]
 800a1ec:	2200      	movs	r2, #0
 800a1ee:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 800a1f2:	68fb      	ldr	r3, [r7, #12]
 800a1f4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a1f8:	68db      	ldr	r3, [r3, #12]
 800a1fa:	68f8      	ldr	r0, [r7, #12]
 800a1fc:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800a1fe:	2180      	movs	r1, #128	; 0x80
 800a200:	68f8      	ldr	r0, [r7, #12]
 800a202:	f004 fbdb 	bl	800e9bc <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800a206:	68f8      	ldr	r0, [r7, #12]
 800a208:	f001 f8b7 	bl	800b37a <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode != 0U)
 800a20c:	68fb      	ldr	r3, [r7, #12]
 800a20e:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 800a212:	2b00      	cmp	r3, #0
 800a214:	d03a      	beq.n	800a28c <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 800a216:	68f8      	ldr	r0, [r7, #12]
 800a218:	f7ff fe42 	bl	8009ea0 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800a21c:	68fb      	ldr	r3, [r7, #12]
 800a21e:	2200      	movs	r2, #0
 800a220:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 800a224:	e032      	b.n	800a28c <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 800a226:	7afb      	ldrb	r3, [r7, #11]
 800a228:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800a22c:	b2db      	uxtb	r3, r3
 800a22e:	4619      	mov	r1, r3
 800a230:	68f8      	ldr	r0, [r7, #12]
 800a232:	f000 f97f 	bl	800a534 <USBD_CoreFindEP>
 800a236:	4603      	mov	r3, r0
 800a238:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800a23a:	7dfb      	ldrb	r3, [r7, #23]
 800a23c:	2bff      	cmp	r3, #255	; 0xff
 800a23e:	d025      	beq.n	800a28c <USBD_LL_DataInStage+0x15a>
 800a240:	7dfb      	ldrb	r3, [r7, #23]
 800a242:	2b00      	cmp	r3, #0
 800a244:	d122      	bne.n	800a28c <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a246:	68fb      	ldr	r3, [r7, #12]
 800a248:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a24c:	b2db      	uxtb	r3, r3
 800a24e:	2b03      	cmp	r3, #3
 800a250:	d11c      	bne.n	800a28c <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 800a252:	7dfa      	ldrb	r2, [r7, #23]
 800a254:	68fb      	ldr	r3, [r7, #12]
 800a256:	32ae      	adds	r2, #174	; 0xae
 800a258:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a25c:	695b      	ldr	r3, [r3, #20]
 800a25e:	2b00      	cmp	r3, #0
 800a260:	d014      	beq.n	800a28c <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 800a262:	7dfa      	ldrb	r2, [r7, #23]
 800a264:	68fb      	ldr	r3, [r7, #12]
 800a266:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 800a26a:	7dfa      	ldrb	r2, [r7, #23]
 800a26c:	68fb      	ldr	r3, [r7, #12]
 800a26e:	32ae      	adds	r2, #174	; 0xae
 800a270:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a274:	695b      	ldr	r3, [r3, #20]
 800a276:	7afa      	ldrb	r2, [r7, #11]
 800a278:	4611      	mov	r1, r2
 800a27a:	68f8      	ldr	r0, [r7, #12]
 800a27c:	4798      	blx	r3
 800a27e:	4603      	mov	r3, r0
 800a280:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 800a282:	7dbb      	ldrb	r3, [r7, #22]
 800a284:	2b00      	cmp	r3, #0
 800a286:	d001      	beq.n	800a28c <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 800a288:	7dbb      	ldrb	r3, [r7, #22]
 800a28a:	e000      	b.n	800a28e <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 800a28c:	2300      	movs	r3, #0
}
 800a28e:	4618      	mov	r0, r3
 800a290:	3718      	adds	r7, #24
 800a292:	46bd      	mov	sp, r7
 800a294:	bd80      	pop	{r7, pc}

0800a296 <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800a296:	b580      	push	{r7, lr}
 800a298:	b084      	sub	sp, #16
 800a29a:	af00      	add	r7, sp, #0
 800a29c:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800a29e:	2300      	movs	r3, #0
 800a2a0:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800a2a2:	687b      	ldr	r3, [r7, #4]
 800a2a4:	2201      	movs	r2, #1
 800a2a6:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800a2aa:	687b      	ldr	r3, [r7, #4]
 800a2ac:	2200      	movs	r2, #0
 800a2ae:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 800a2b2:	687b      	ldr	r3, [r7, #4]
 800a2b4:	2200      	movs	r2, #0
 800a2b6:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800a2b8:	687b      	ldr	r3, [r7, #4]
 800a2ba:	2200      	movs	r2, #0
 800a2bc:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
  pdev->dev_test_mode = 0U;
 800a2c0:	687b      	ldr	r3, [r7, #4]
 800a2c2:	2200      	movs	r2, #0
 800a2c4:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 800a2c8:	687b      	ldr	r3, [r7, #4]
 800a2ca:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a2ce:	2b00      	cmp	r3, #0
 800a2d0:	d014      	beq.n	800a2fc <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 800a2d2:	687b      	ldr	r3, [r7, #4]
 800a2d4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a2d8:	685b      	ldr	r3, [r3, #4]
 800a2da:	2b00      	cmp	r3, #0
 800a2dc:	d00e      	beq.n	800a2fc <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800a2de:	687b      	ldr	r3, [r7, #4]
 800a2e0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a2e4:	685b      	ldr	r3, [r3, #4]
 800a2e6:	687a      	ldr	r2, [r7, #4]
 800a2e8:	6852      	ldr	r2, [r2, #4]
 800a2ea:	b2d2      	uxtb	r2, r2
 800a2ec:	4611      	mov	r1, r2
 800a2ee:	6878      	ldr	r0, [r7, #4]
 800a2f0:	4798      	blx	r3
 800a2f2:	4603      	mov	r3, r0
 800a2f4:	2b00      	cmp	r3, #0
 800a2f6:	d001      	beq.n	800a2fc <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 800a2f8:	2303      	movs	r3, #3
 800a2fa:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800a2fc:	2340      	movs	r3, #64	; 0x40
 800a2fe:	2200      	movs	r2, #0
 800a300:	2100      	movs	r1, #0
 800a302:	6878      	ldr	r0, [r7, #4]
 800a304:	f004 fb15 	bl	800e932 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800a308:	687b      	ldr	r3, [r7, #4]
 800a30a:	2201      	movs	r2, #1
 800a30c:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800a310:	687b      	ldr	r3, [r7, #4]
 800a312:	2240      	movs	r2, #64	; 0x40
 800a314:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800a318:	2340      	movs	r3, #64	; 0x40
 800a31a:	2200      	movs	r2, #0
 800a31c:	2180      	movs	r1, #128	; 0x80
 800a31e:	6878      	ldr	r0, [r7, #4]
 800a320:	f004 fb07 	bl	800e932 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800a324:	687b      	ldr	r3, [r7, #4]
 800a326:	2201      	movs	r2, #1
 800a328:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800a32a:	687b      	ldr	r3, [r7, #4]
 800a32c:	2240      	movs	r2, #64	; 0x40
 800a32e:	621a      	str	r2, [r3, #32]

  return ret;
 800a330:	7bfb      	ldrb	r3, [r7, #15]
}
 800a332:	4618      	mov	r0, r3
 800a334:	3710      	adds	r7, #16
 800a336:	46bd      	mov	sp, r7
 800a338:	bd80      	pop	{r7, pc}

0800a33a <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800a33a:	b480      	push	{r7}
 800a33c:	b083      	sub	sp, #12
 800a33e:	af00      	add	r7, sp, #0
 800a340:	6078      	str	r0, [r7, #4]
 800a342:	460b      	mov	r3, r1
 800a344:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800a346:	687b      	ldr	r3, [r7, #4]
 800a348:	78fa      	ldrb	r2, [r7, #3]
 800a34a:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800a34c:	2300      	movs	r3, #0
}
 800a34e:	4618      	mov	r0, r3
 800a350:	370c      	adds	r7, #12
 800a352:	46bd      	mov	sp, r7
 800a354:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a358:	4770      	bx	lr

0800a35a <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800a35a:	b480      	push	{r7}
 800a35c:	b083      	sub	sp, #12
 800a35e:	af00      	add	r7, sp, #0
 800a360:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 800a362:	687b      	ldr	r3, [r7, #4]
 800a364:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a368:	b2da      	uxtb	r2, r3
 800a36a:	687b      	ldr	r3, [r7, #4]
 800a36c:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 800a370:	687b      	ldr	r3, [r7, #4]
 800a372:	2204      	movs	r2, #4
 800a374:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 800a378:	2300      	movs	r3, #0
}
 800a37a:	4618      	mov	r0, r3
 800a37c:	370c      	adds	r7, #12
 800a37e:	46bd      	mov	sp, r7
 800a380:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a384:	4770      	bx	lr

0800a386 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800a386:	b480      	push	{r7}
 800a388:	b083      	sub	sp, #12
 800a38a:	af00      	add	r7, sp, #0
 800a38c:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800a38e:	687b      	ldr	r3, [r7, #4]
 800a390:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a394:	b2db      	uxtb	r3, r3
 800a396:	2b04      	cmp	r3, #4
 800a398:	d106      	bne.n	800a3a8 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800a39a:	687b      	ldr	r3, [r7, #4]
 800a39c:	f893 329d 	ldrb.w	r3, [r3, #669]	; 0x29d
 800a3a0:	b2da      	uxtb	r2, r3
 800a3a2:	687b      	ldr	r3, [r7, #4]
 800a3a4:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 800a3a8:	2300      	movs	r3, #0
}
 800a3aa:	4618      	mov	r0, r3
 800a3ac:	370c      	adds	r7, #12
 800a3ae:	46bd      	mov	sp, r7
 800a3b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3b4:	4770      	bx	lr

0800a3b6 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800a3b6:	b580      	push	{r7, lr}
 800a3b8:	b082      	sub	sp, #8
 800a3ba:	af00      	add	r7, sp, #0
 800a3bc:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a3be:	687b      	ldr	r3, [r7, #4]
 800a3c0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a3c4:	b2db      	uxtb	r3, r3
 800a3c6:	2b03      	cmp	r3, #3
 800a3c8:	d110      	bne.n	800a3ec <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 800a3ca:	687b      	ldr	r3, [r7, #4]
 800a3cc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a3d0:	2b00      	cmp	r3, #0
 800a3d2:	d00b      	beq.n	800a3ec <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 800a3d4:	687b      	ldr	r3, [r7, #4]
 800a3d6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a3da:	69db      	ldr	r3, [r3, #28]
 800a3dc:	2b00      	cmp	r3, #0
 800a3de:	d005      	beq.n	800a3ec <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 800a3e0:	687b      	ldr	r3, [r7, #4]
 800a3e2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a3e6:	69db      	ldr	r3, [r3, #28]
 800a3e8:	6878      	ldr	r0, [r7, #4]
 800a3ea:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 800a3ec:	2300      	movs	r3, #0
}
 800a3ee:	4618      	mov	r0, r3
 800a3f0:	3708      	adds	r7, #8
 800a3f2:	46bd      	mov	sp, r7
 800a3f4:	bd80      	pop	{r7, pc}

0800a3f6 <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800a3f6:	b580      	push	{r7, lr}
 800a3f8:	b082      	sub	sp, #8
 800a3fa:	af00      	add	r7, sp, #0
 800a3fc:	6078      	str	r0, [r7, #4]
 800a3fe:	460b      	mov	r3, r1
 800a400:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800a402:	687b      	ldr	r3, [r7, #4]
 800a404:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800a408:	687b      	ldr	r3, [r7, #4]
 800a40a:	32ae      	adds	r2, #174	; 0xae
 800a40c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a410:	2b00      	cmp	r3, #0
 800a412:	d101      	bne.n	800a418 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 800a414:	2303      	movs	r3, #3
 800a416:	e01c      	b.n	800a452 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a418:	687b      	ldr	r3, [r7, #4]
 800a41a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a41e:	b2db      	uxtb	r3, r3
 800a420:	2b03      	cmp	r3, #3
 800a422:	d115      	bne.n	800a450 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 800a424:	687b      	ldr	r3, [r7, #4]
 800a426:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800a42a:	687b      	ldr	r3, [r7, #4]
 800a42c:	32ae      	adds	r2, #174	; 0xae
 800a42e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a432:	6a1b      	ldr	r3, [r3, #32]
 800a434:	2b00      	cmp	r3, #0
 800a436:	d00b      	beq.n	800a450 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 800a438:	687b      	ldr	r3, [r7, #4]
 800a43a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800a43e:	687b      	ldr	r3, [r7, #4]
 800a440:	32ae      	adds	r2, #174	; 0xae
 800a442:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a446:	6a1b      	ldr	r3, [r3, #32]
 800a448:	78fa      	ldrb	r2, [r7, #3]
 800a44a:	4611      	mov	r1, r2
 800a44c:	6878      	ldr	r0, [r7, #4]
 800a44e:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800a450:	2300      	movs	r3, #0
}
 800a452:	4618      	mov	r0, r3
 800a454:	3708      	adds	r7, #8
 800a456:	46bd      	mov	sp, r7
 800a458:	bd80      	pop	{r7, pc}

0800a45a <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800a45a:	b580      	push	{r7, lr}
 800a45c:	b082      	sub	sp, #8
 800a45e:	af00      	add	r7, sp, #0
 800a460:	6078      	str	r0, [r7, #4]
 800a462:	460b      	mov	r3, r1
 800a464:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800a466:	687b      	ldr	r3, [r7, #4]
 800a468:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800a46c:	687b      	ldr	r3, [r7, #4]
 800a46e:	32ae      	adds	r2, #174	; 0xae
 800a470:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a474:	2b00      	cmp	r3, #0
 800a476:	d101      	bne.n	800a47c <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 800a478:	2303      	movs	r3, #3
 800a47a:	e01c      	b.n	800a4b6 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a47c:	687b      	ldr	r3, [r7, #4]
 800a47e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a482:	b2db      	uxtb	r3, r3
 800a484:	2b03      	cmp	r3, #3
 800a486:	d115      	bne.n	800a4b4 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 800a488:	687b      	ldr	r3, [r7, #4]
 800a48a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800a48e:	687b      	ldr	r3, [r7, #4]
 800a490:	32ae      	adds	r2, #174	; 0xae
 800a492:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a496:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a498:	2b00      	cmp	r3, #0
 800a49a:	d00b      	beq.n	800a4b4 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 800a49c:	687b      	ldr	r3, [r7, #4]
 800a49e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800a4a2:	687b      	ldr	r3, [r7, #4]
 800a4a4:	32ae      	adds	r2, #174	; 0xae
 800a4a6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a4aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a4ac:	78fa      	ldrb	r2, [r7, #3]
 800a4ae:	4611      	mov	r1, r2
 800a4b0:	6878      	ldr	r0, [r7, #4]
 800a4b2:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800a4b4:	2300      	movs	r3, #0
}
 800a4b6:	4618      	mov	r0, r3
 800a4b8:	3708      	adds	r7, #8
 800a4ba:	46bd      	mov	sp, r7
 800a4bc:	bd80      	pop	{r7, pc}

0800a4be <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800a4be:	b480      	push	{r7}
 800a4c0:	b083      	sub	sp, #12
 800a4c2:	af00      	add	r7, sp, #0
 800a4c4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800a4c6:	2300      	movs	r3, #0
}
 800a4c8:	4618      	mov	r0, r3
 800a4ca:	370c      	adds	r7, #12
 800a4cc:	46bd      	mov	sp, r7
 800a4ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4d2:	4770      	bx	lr

0800a4d4 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800a4d4:	b580      	push	{r7, lr}
 800a4d6:	b084      	sub	sp, #16
 800a4d8:	af00      	add	r7, sp, #0
 800a4da:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 800a4dc:	2300      	movs	r3, #0
 800a4de:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800a4e0:	687b      	ldr	r3, [r7, #4]
 800a4e2:	2201      	movs	r2, #1
 800a4e4:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800a4e8:	687b      	ldr	r3, [r7, #4]
 800a4ea:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a4ee:	2b00      	cmp	r3, #0
 800a4f0:	d00e      	beq.n	800a510 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 800a4f2:	687b      	ldr	r3, [r7, #4]
 800a4f4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a4f8:	685b      	ldr	r3, [r3, #4]
 800a4fa:	687a      	ldr	r2, [r7, #4]
 800a4fc:	6852      	ldr	r2, [r2, #4]
 800a4fe:	b2d2      	uxtb	r2, r2
 800a500:	4611      	mov	r1, r2
 800a502:	6878      	ldr	r0, [r7, #4]
 800a504:	4798      	blx	r3
 800a506:	4603      	mov	r3, r0
 800a508:	2b00      	cmp	r3, #0
 800a50a:	d001      	beq.n	800a510 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 800a50c:	2303      	movs	r3, #3
 800a50e:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800a510:	7bfb      	ldrb	r3, [r7, #15]
}
 800a512:	4618      	mov	r0, r3
 800a514:	3710      	adds	r7, #16
 800a516:	46bd      	mov	sp, r7
 800a518:	bd80      	pop	{r7, pc}

0800a51a <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800a51a:	b480      	push	{r7}
 800a51c:	b083      	sub	sp, #12
 800a51e:	af00      	add	r7, sp, #0
 800a520:	6078      	str	r0, [r7, #4]
 800a522:	460b      	mov	r3, r1
 800a524:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800a526:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800a528:	4618      	mov	r0, r3
 800a52a:	370c      	adds	r7, #12
 800a52c:	46bd      	mov	sp, r7
 800a52e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a532:	4770      	bx	lr

0800a534 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800a534:	b480      	push	{r7}
 800a536:	b083      	sub	sp, #12
 800a538:	af00      	add	r7, sp, #0
 800a53a:	6078      	str	r0, [r7, #4]
 800a53c:	460b      	mov	r3, r1
 800a53e:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800a540:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800a542:	4618      	mov	r0, r3
 800a544:	370c      	adds	r7, #12
 800a546:	46bd      	mov	sp, r7
 800a548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a54c:	4770      	bx	lr

0800a54e <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 800a54e:	b580      	push	{r7, lr}
 800a550:	b086      	sub	sp, #24
 800a552:	af00      	add	r7, sp, #0
 800a554:	6078      	str	r0, [r7, #4]
 800a556:	460b      	mov	r3, r1
 800a558:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 800a55a:	687b      	ldr	r3, [r7, #4]
 800a55c:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 800a55e:	687b      	ldr	r3, [r7, #4]
 800a560:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 800a562:	2300      	movs	r3, #0
 800a564:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 800a566:	68fb      	ldr	r3, [r7, #12]
 800a568:	885b      	ldrh	r3, [r3, #2]
 800a56a:	b29a      	uxth	r2, r3
 800a56c:	68fb      	ldr	r3, [r7, #12]
 800a56e:	781b      	ldrb	r3, [r3, #0]
 800a570:	b29b      	uxth	r3, r3
 800a572:	429a      	cmp	r2, r3
 800a574:	d920      	bls.n	800a5b8 <USBD_GetEpDesc+0x6a>
  {
    ptr = desc->bLength;
 800a576:	68fb      	ldr	r3, [r7, #12]
 800a578:	781b      	ldrb	r3, [r3, #0]
 800a57a:	b29b      	uxth	r3, r3
 800a57c:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 800a57e:	e013      	b.n	800a5a8 <USBD_GetEpDesc+0x5a>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 800a580:	f107 030a 	add.w	r3, r7, #10
 800a584:	4619      	mov	r1, r3
 800a586:	6978      	ldr	r0, [r7, #20]
 800a588:	f000 f81b 	bl	800a5c2 <USBD_GetNextDesc>
 800a58c:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800a58e:	697b      	ldr	r3, [r7, #20]
 800a590:	785b      	ldrb	r3, [r3, #1]
 800a592:	2b05      	cmp	r3, #5
 800a594:	d108      	bne.n	800a5a8 <USBD_GetEpDesc+0x5a>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 800a596:	697b      	ldr	r3, [r7, #20]
 800a598:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 800a59a:	693b      	ldr	r3, [r7, #16]
 800a59c:	789b      	ldrb	r3, [r3, #2]
 800a59e:	78fa      	ldrb	r2, [r7, #3]
 800a5a0:	429a      	cmp	r2, r3
 800a5a2:	d008      	beq.n	800a5b6 <USBD_GetEpDesc+0x68>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 800a5a4:	2300      	movs	r3, #0
 800a5a6:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 800a5a8:	68fb      	ldr	r3, [r7, #12]
 800a5aa:	885b      	ldrh	r3, [r3, #2]
 800a5ac:	b29a      	uxth	r2, r3
 800a5ae:	897b      	ldrh	r3, [r7, #10]
 800a5b0:	429a      	cmp	r2, r3
 800a5b2:	d8e5      	bhi.n	800a580 <USBD_GetEpDesc+0x32>
 800a5b4:	e000      	b.n	800a5b8 <USBD_GetEpDesc+0x6a>
          break;
 800a5b6:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 800a5b8:	693b      	ldr	r3, [r7, #16]
}
 800a5ba:	4618      	mov	r0, r3
 800a5bc:	3718      	adds	r7, #24
 800a5be:	46bd      	mov	sp, r7
 800a5c0:	bd80      	pop	{r7, pc}

0800a5c2 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800a5c2:	b480      	push	{r7}
 800a5c4:	b085      	sub	sp, #20
 800a5c6:	af00      	add	r7, sp, #0
 800a5c8:	6078      	str	r0, [r7, #4]
 800a5ca:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800a5cc:	687b      	ldr	r3, [r7, #4]
 800a5ce:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 800a5d0:	683b      	ldr	r3, [r7, #0]
 800a5d2:	881a      	ldrh	r2, [r3, #0]
 800a5d4:	68fb      	ldr	r3, [r7, #12]
 800a5d6:	781b      	ldrb	r3, [r3, #0]
 800a5d8:	b29b      	uxth	r3, r3
 800a5da:	4413      	add	r3, r2
 800a5dc:	b29a      	uxth	r2, r3
 800a5de:	683b      	ldr	r3, [r7, #0]
 800a5e0:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 800a5e2:	68fb      	ldr	r3, [r7, #12]
 800a5e4:	781b      	ldrb	r3, [r3, #0]
 800a5e6:	461a      	mov	r2, r3
 800a5e8:	687b      	ldr	r3, [r7, #4]
 800a5ea:	4413      	add	r3, r2
 800a5ec:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800a5ee:	68fb      	ldr	r3, [r7, #12]
}
 800a5f0:	4618      	mov	r0, r3
 800a5f2:	3714      	adds	r7, #20
 800a5f4:	46bd      	mov	sp, r7
 800a5f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5fa:	4770      	bx	lr

0800a5fc <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800a5fc:	b480      	push	{r7}
 800a5fe:	b087      	sub	sp, #28
 800a600:	af00      	add	r7, sp, #0
 800a602:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 800a604:	687b      	ldr	r3, [r7, #4]
 800a606:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800a608:	697b      	ldr	r3, [r7, #20]
 800a60a:	781b      	ldrb	r3, [r3, #0]
 800a60c:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800a60e:	697b      	ldr	r3, [r7, #20]
 800a610:	3301      	adds	r3, #1
 800a612:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800a614:	697b      	ldr	r3, [r7, #20]
 800a616:	781b      	ldrb	r3, [r3, #0]
 800a618:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800a61a:	8a3b      	ldrh	r3, [r7, #16]
 800a61c:	021b      	lsls	r3, r3, #8
 800a61e:	b21a      	sxth	r2, r3
 800a620:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800a624:	4313      	orrs	r3, r2
 800a626:	b21b      	sxth	r3, r3
 800a628:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800a62a:	89fb      	ldrh	r3, [r7, #14]
}
 800a62c:	4618      	mov	r0, r3
 800a62e:	371c      	adds	r7, #28
 800a630:	46bd      	mov	sp, r7
 800a632:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a636:	4770      	bx	lr

0800a638 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a638:	b580      	push	{r7, lr}
 800a63a:	b084      	sub	sp, #16
 800a63c:	af00      	add	r7, sp, #0
 800a63e:	6078      	str	r0, [r7, #4]
 800a640:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a642:	2300      	movs	r3, #0
 800a644:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a646:	683b      	ldr	r3, [r7, #0]
 800a648:	781b      	ldrb	r3, [r3, #0]
 800a64a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800a64e:	2b40      	cmp	r3, #64	; 0x40
 800a650:	d005      	beq.n	800a65e <USBD_StdDevReq+0x26>
 800a652:	2b40      	cmp	r3, #64	; 0x40
 800a654:	d857      	bhi.n	800a706 <USBD_StdDevReq+0xce>
 800a656:	2b00      	cmp	r3, #0
 800a658:	d00f      	beq.n	800a67a <USBD_StdDevReq+0x42>
 800a65a:	2b20      	cmp	r3, #32
 800a65c:	d153      	bne.n	800a706 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800a65e:	687b      	ldr	r3, [r7, #4]
 800a660:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800a664:	687b      	ldr	r3, [r7, #4]
 800a666:	32ae      	adds	r2, #174	; 0xae
 800a668:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a66c:	689b      	ldr	r3, [r3, #8]
 800a66e:	6839      	ldr	r1, [r7, #0]
 800a670:	6878      	ldr	r0, [r7, #4]
 800a672:	4798      	blx	r3
 800a674:	4603      	mov	r3, r0
 800a676:	73fb      	strb	r3, [r7, #15]
      break;
 800a678:	e04a      	b.n	800a710 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800a67a:	683b      	ldr	r3, [r7, #0]
 800a67c:	785b      	ldrb	r3, [r3, #1]
 800a67e:	2b09      	cmp	r3, #9
 800a680:	d83b      	bhi.n	800a6fa <USBD_StdDevReq+0xc2>
 800a682:	a201      	add	r2, pc, #4	; (adr r2, 800a688 <USBD_StdDevReq+0x50>)
 800a684:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a688:	0800a6dd 	.word	0x0800a6dd
 800a68c:	0800a6f1 	.word	0x0800a6f1
 800a690:	0800a6fb 	.word	0x0800a6fb
 800a694:	0800a6e7 	.word	0x0800a6e7
 800a698:	0800a6fb 	.word	0x0800a6fb
 800a69c:	0800a6bb 	.word	0x0800a6bb
 800a6a0:	0800a6b1 	.word	0x0800a6b1
 800a6a4:	0800a6fb 	.word	0x0800a6fb
 800a6a8:	0800a6d3 	.word	0x0800a6d3
 800a6ac:	0800a6c5 	.word	0x0800a6c5
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800a6b0:	6839      	ldr	r1, [r7, #0]
 800a6b2:	6878      	ldr	r0, [r7, #4]
 800a6b4:	f000 fa3c 	bl	800ab30 <USBD_GetDescriptor>
          break;
 800a6b8:	e024      	b.n	800a704 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800a6ba:	6839      	ldr	r1, [r7, #0]
 800a6bc:	6878      	ldr	r0, [r7, #4]
 800a6be:	f000 fba1 	bl	800ae04 <USBD_SetAddress>
          break;
 800a6c2:	e01f      	b.n	800a704 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800a6c4:	6839      	ldr	r1, [r7, #0]
 800a6c6:	6878      	ldr	r0, [r7, #4]
 800a6c8:	f000 fbe0 	bl	800ae8c <USBD_SetConfig>
 800a6cc:	4603      	mov	r3, r0
 800a6ce:	73fb      	strb	r3, [r7, #15]
          break;
 800a6d0:	e018      	b.n	800a704 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800a6d2:	6839      	ldr	r1, [r7, #0]
 800a6d4:	6878      	ldr	r0, [r7, #4]
 800a6d6:	f000 fc83 	bl	800afe0 <USBD_GetConfig>
          break;
 800a6da:	e013      	b.n	800a704 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800a6dc:	6839      	ldr	r1, [r7, #0]
 800a6de:	6878      	ldr	r0, [r7, #4]
 800a6e0:	f000 fcb4 	bl	800b04c <USBD_GetStatus>
          break;
 800a6e4:	e00e      	b.n	800a704 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800a6e6:	6839      	ldr	r1, [r7, #0]
 800a6e8:	6878      	ldr	r0, [r7, #4]
 800a6ea:	f000 fce3 	bl	800b0b4 <USBD_SetFeature>
          break;
 800a6ee:	e009      	b.n	800a704 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800a6f0:	6839      	ldr	r1, [r7, #0]
 800a6f2:	6878      	ldr	r0, [r7, #4]
 800a6f4:	f000 fd07 	bl	800b106 <USBD_ClrFeature>
          break;
 800a6f8:	e004      	b.n	800a704 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800a6fa:	6839      	ldr	r1, [r7, #0]
 800a6fc:	6878      	ldr	r0, [r7, #4]
 800a6fe:	f000 fd5e 	bl	800b1be <USBD_CtlError>
          break;
 800a702:	bf00      	nop
      }
      break;
 800a704:	e004      	b.n	800a710 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800a706:	6839      	ldr	r1, [r7, #0]
 800a708:	6878      	ldr	r0, [r7, #4]
 800a70a:	f000 fd58 	bl	800b1be <USBD_CtlError>
      break;
 800a70e:	bf00      	nop
  }

  return ret;
 800a710:	7bfb      	ldrb	r3, [r7, #15]
}
 800a712:	4618      	mov	r0, r3
 800a714:	3710      	adds	r7, #16
 800a716:	46bd      	mov	sp, r7
 800a718:	bd80      	pop	{r7, pc}
 800a71a:	bf00      	nop

0800a71c <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a71c:	b580      	push	{r7, lr}
 800a71e:	b084      	sub	sp, #16
 800a720:	af00      	add	r7, sp, #0
 800a722:	6078      	str	r0, [r7, #4]
 800a724:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a726:	2300      	movs	r3, #0
 800a728:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a72a:	683b      	ldr	r3, [r7, #0]
 800a72c:	781b      	ldrb	r3, [r3, #0]
 800a72e:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800a732:	2b40      	cmp	r3, #64	; 0x40
 800a734:	d005      	beq.n	800a742 <USBD_StdItfReq+0x26>
 800a736:	2b40      	cmp	r3, #64	; 0x40
 800a738:	d852      	bhi.n	800a7e0 <USBD_StdItfReq+0xc4>
 800a73a:	2b00      	cmp	r3, #0
 800a73c:	d001      	beq.n	800a742 <USBD_StdItfReq+0x26>
 800a73e:	2b20      	cmp	r3, #32
 800a740:	d14e      	bne.n	800a7e0 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800a742:	687b      	ldr	r3, [r7, #4]
 800a744:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a748:	b2db      	uxtb	r3, r3
 800a74a:	3b01      	subs	r3, #1
 800a74c:	2b02      	cmp	r3, #2
 800a74e:	d840      	bhi.n	800a7d2 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800a750:	683b      	ldr	r3, [r7, #0]
 800a752:	889b      	ldrh	r3, [r3, #4]
 800a754:	b2db      	uxtb	r3, r3
 800a756:	2b01      	cmp	r3, #1
 800a758:	d836      	bhi.n	800a7c8 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800a75a:	683b      	ldr	r3, [r7, #0]
 800a75c:	889b      	ldrh	r3, [r3, #4]
 800a75e:	b2db      	uxtb	r3, r3
 800a760:	4619      	mov	r1, r3
 800a762:	6878      	ldr	r0, [r7, #4]
 800a764:	f7ff fed9 	bl	800a51a <USBD_CoreFindIF>
 800a768:	4603      	mov	r3, r0
 800a76a:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800a76c:	7bbb      	ldrb	r3, [r7, #14]
 800a76e:	2bff      	cmp	r3, #255	; 0xff
 800a770:	d01d      	beq.n	800a7ae <USBD_StdItfReq+0x92>
 800a772:	7bbb      	ldrb	r3, [r7, #14]
 800a774:	2b00      	cmp	r3, #0
 800a776:	d11a      	bne.n	800a7ae <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 800a778:	7bba      	ldrb	r2, [r7, #14]
 800a77a:	687b      	ldr	r3, [r7, #4]
 800a77c:	32ae      	adds	r2, #174	; 0xae
 800a77e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a782:	689b      	ldr	r3, [r3, #8]
 800a784:	2b00      	cmp	r3, #0
 800a786:	d00f      	beq.n	800a7a8 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 800a788:	7bba      	ldrb	r2, [r7, #14]
 800a78a:	687b      	ldr	r3, [r7, #4]
 800a78c:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800a790:	7bba      	ldrb	r2, [r7, #14]
 800a792:	687b      	ldr	r3, [r7, #4]
 800a794:	32ae      	adds	r2, #174	; 0xae
 800a796:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a79a:	689b      	ldr	r3, [r3, #8]
 800a79c:	6839      	ldr	r1, [r7, #0]
 800a79e:	6878      	ldr	r0, [r7, #4]
 800a7a0:	4798      	blx	r3
 800a7a2:	4603      	mov	r3, r0
 800a7a4:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800a7a6:	e004      	b.n	800a7b2 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 800a7a8:	2303      	movs	r3, #3
 800a7aa:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800a7ac:	e001      	b.n	800a7b2 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800a7ae:	2303      	movs	r3, #3
 800a7b0:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800a7b2:	683b      	ldr	r3, [r7, #0]
 800a7b4:	88db      	ldrh	r3, [r3, #6]
 800a7b6:	2b00      	cmp	r3, #0
 800a7b8:	d110      	bne.n	800a7dc <USBD_StdItfReq+0xc0>
 800a7ba:	7bfb      	ldrb	r3, [r7, #15]
 800a7bc:	2b00      	cmp	r3, #0
 800a7be:	d10d      	bne.n	800a7dc <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 800a7c0:	6878      	ldr	r0, [r7, #4]
 800a7c2:	f000 fdc7 	bl	800b354 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800a7c6:	e009      	b.n	800a7dc <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 800a7c8:	6839      	ldr	r1, [r7, #0]
 800a7ca:	6878      	ldr	r0, [r7, #4]
 800a7cc:	f000 fcf7 	bl	800b1be <USBD_CtlError>
          break;
 800a7d0:	e004      	b.n	800a7dc <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800a7d2:	6839      	ldr	r1, [r7, #0]
 800a7d4:	6878      	ldr	r0, [r7, #4]
 800a7d6:	f000 fcf2 	bl	800b1be <USBD_CtlError>
          break;
 800a7da:	e000      	b.n	800a7de <USBD_StdItfReq+0xc2>
          break;
 800a7dc:	bf00      	nop
      }
      break;
 800a7de:	e004      	b.n	800a7ea <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 800a7e0:	6839      	ldr	r1, [r7, #0]
 800a7e2:	6878      	ldr	r0, [r7, #4]
 800a7e4:	f000 fceb 	bl	800b1be <USBD_CtlError>
      break;
 800a7e8:	bf00      	nop
  }

  return ret;
 800a7ea:	7bfb      	ldrb	r3, [r7, #15]
}
 800a7ec:	4618      	mov	r0, r3
 800a7ee:	3710      	adds	r7, #16
 800a7f0:	46bd      	mov	sp, r7
 800a7f2:	bd80      	pop	{r7, pc}

0800a7f4 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a7f4:	b580      	push	{r7, lr}
 800a7f6:	b084      	sub	sp, #16
 800a7f8:	af00      	add	r7, sp, #0
 800a7fa:	6078      	str	r0, [r7, #4]
 800a7fc:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800a7fe:	2300      	movs	r3, #0
 800a800:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 800a802:	683b      	ldr	r3, [r7, #0]
 800a804:	889b      	ldrh	r3, [r3, #4]
 800a806:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a808:	683b      	ldr	r3, [r7, #0]
 800a80a:	781b      	ldrb	r3, [r3, #0]
 800a80c:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800a810:	2b40      	cmp	r3, #64	; 0x40
 800a812:	d007      	beq.n	800a824 <USBD_StdEPReq+0x30>
 800a814:	2b40      	cmp	r3, #64	; 0x40
 800a816:	f200 817f 	bhi.w	800ab18 <USBD_StdEPReq+0x324>
 800a81a:	2b00      	cmp	r3, #0
 800a81c:	d02a      	beq.n	800a874 <USBD_StdEPReq+0x80>
 800a81e:	2b20      	cmp	r3, #32
 800a820:	f040 817a 	bne.w	800ab18 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 800a824:	7bbb      	ldrb	r3, [r7, #14]
 800a826:	4619      	mov	r1, r3
 800a828:	6878      	ldr	r0, [r7, #4]
 800a82a:	f7ff fe83 	bl	800a534 <USBD_CoreFindEP>
 800a82e:	4603      	mov	r3, r0
 800a830:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800a832:	7b7b      	ldrb	r3, [r7, #13]
 800a834:	2bff      	cmp	r3, #255	; 0xff
 800a836:	f000 8174 	beq.w	800ab22 <USBD_StdEPReq+0x32e>
 800a83a:	7b7b      	ldrb	r3, [r7, #13]
 800a83c:	2b00      	cmp	r3, #0
 800a83e:	f040 8170 	bne.w	800ab22 <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 800a842:	7b7a      	ldrb	r2, [r7, #13]
 800a844:	687b      	ldr	r3, [r7, #4]
 800a846:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800a84a:	7b7a      	ldrb	r2, [r7, #13]
 800a84c:	687b      	ldr	r3, [r7, #4]
 800a84e:	32ae      	adds	r2, #174	; 0xae
 800a850:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a854:	689b      	ldr	r3, [r3, #8]
 800a856:	2b00      	cmp	r3, #0
 800a858:	f000 8163 	beq.w	800ab22 <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800a85c:	7b7a      	ldrb	r2, [r7, #13]
 800a85e:	687b      	ldr	r3, [r7, #4]
 800a860:	32ae      	adds	r2, #174	; 0xae
 800a862:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a866:	689b      	ldr	r3, [r3, #8]
 800a868:	6839      	ldr	r1, [r7, #0]
 800a86a:	6878      	ldr	r0, [r7, #4]
 800a86c:	4798      	blx	r3
 800a86e:	4603      	mov	r3, r0
 800a870:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800a872:	e156      	b.n	800ab22 <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800a874:	683b      	ldr	r3, [r7, #0]
 800a876:	785b      	ldrb	r3, [r3, #1]
 800a878:	2b03      	cmp	r3, #3
 800a87a:	d008      	beq.n	800a88e <USBD_StdEPReq+0x9a>
 800a87c:	2b03      	cmp	r3, #3
 800a87e:	f300 8145 	bgt.w	800ab0c <USBD_StdEPReq+0x318>
 800a882:	2b00      	cmp	r3, #0
 800a884:	f000 809b 	beq.w	800a9be <USBD_StdEPReq+0x1ca>
 800a888:	2b01      	cmp	r3, #1
 800a88a:	d03c      	beq.n	800a906 <USBD_StdEPReq+0x112>
 800a88c:	e13e      	b.n	800ab0c <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800a88e:	687b      	ldr	r3, [r7, #4]
 800a890:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a894:	b2db      	uxtb	r3, r3
 800a896:	2b02      	cmp	r3, #2
 800a898:	d002      	beq.n	800a8a0 <USBD_StdEPReq+0xac>
 800a89a:	2b03      	cmp	r3, #3
 800a89c:	d016      	beq.n	800a8cc <USBD_StdEPReq+0xd8>
 800a89e:	e02c      	b.n	800a8fa <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a8a0:	7bbb      	ldrb	r3, [r7, #14]
 800a8a2:	2b00      	cmp	r3, #0
 800a8a4:	d00d      	beq.n	800a8c2 <USBD_StdEPReq+0xce>
 800a8a6:	7bbb      	ldrb	r3, [r7, #14]
 800a8a8:	2b80      	cmp	r3, #128	; 0x80
 800a8aa:	d00a      	beq.n	800a8c2 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800a8ac:	7bbb      	ldrb	r3, [r7, #14]
 800a8ae:	4619      	mov	r1, r3
 800a8b0:	6878      	ldr	r0, [r7, #4]
 800a8b2:	f004 f883 	bl	800e9bc <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800a8b6:	2180      	movs	r1, #128	; 0x80
 800a8b8:	6878      	ldr	r0, [r7, #4]
 800a8ba:	f004 f87f 	bl	800e9bc <USBD_LL_StallEP>
 800a8be:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800a8c0:	e020      	b.n	800a904 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 800a8c2:	6839      	ldr	r1, [r7, #0]
 800a8c4:	6878      	ldr	r0, [r7, #4]
 800a8c6:	f000 fc7a 	bl	800b1be <USBD_CtlError>
              break;
 800a8ca:	e01b      	b.n	800a904 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800a8cc:	683b      	ldr	r3, [r7, #0]
 800a8ce:	885b      	ldrh	r3, [r3, #2]
 800a8d0:	2b00      	cmp	r3, #0
 800a8d2:	d10e      	bne.n	800a8f2 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800a8d4:	7bbb      	ldrb	r3, [r7, #14]
 800a8d6:	2b00      	cmp	r3, #0
 800a8d8:	d00b      	beq.n	800a8f2 <USBD_StdEPReq+0xfe>
 800a8da:	7bbb      	ldrb	r3, [r7, #14]
 800a8dc:	2b80      	cmp	r3, #128	; 0x80
 800a8de:	d008      	beq.n	800a8f2 <USBD_StdEPReq+0xfe>
 800a8e0:	683b      	ldr	r3, [r7, #0]
 800a8e2:	88db      	ldrh	r3, [r3, #6]
 800a8e4:	2b00      	cmp	r3, #0
 800a8e6:	d104      	bne.n	800a8f2 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800a8e8:	7bbb      	ldrb	r3, [r7, #14]
 800a8ea:	4619      	mov	r1, r3
 800a8ec:	6878      	ldr	r0, [r7, #4]
 800a8ee:	f004 f865 	bl	800e9bc <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800a8f2:	6878      	ldr	r0, [r7, #4]
 800a8f4:	f000 fd2e 	bl	800b354 <USBD_CtlSendStatus>

              break;
 800a8f8:	e004      	b.n	800a904 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800a8fa:	6839      	ldr	r1, [r7, #0]
 800a8fc:	6878      	ldr	r0, [r7, #4]
 800a8fe:	f000 fc5e 	bl	800b1be <USBD_CtlError>
              break;
 800a902:	bf00      	nop
          }
          break;
 800a904:	e107      	b.n	800ab16 <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800a906:	687b      	ldr	r3, [r7, #4]
 800a908:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a90c:	b2db      	uxtb	r3, r3
 800a90e:	2b02      	cmp	r3, #2
 800a910:	d002      	beq.n	800a918 <USBD_StdEPReq+0x124>
 800a912:	2b03      	cmp	r3, #3
 800a914:	d016      	beq.n	800a944 <USBD_StdEPReq+0x150>
 800a916:	e04b      	b.n	800a9b0 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a918:	7bbb      	ldrb	r3, [r7, #14]
 800a91a:	2b00      	cmp	r3, #0
 800a91c:	d00d      	beq.n	800a93a <USBD_StdEPReq+0x146>
 800a91e:	7bbb      	ldrb	r3, [r7, #14]
 800a920:	2b80      	cmp	r3, #128	; 0x80
 800a922:	d00a      	beq.n	800a93a <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800a924:	7bbb      	ldrb	r3, [r7, #14]
 800a926:	4619      	mov	r1, r3
 800a928:	6878      	ldr	r0, [r7, #4]
 800a92a:	f004 f847 	bl	800e9bc <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800a92e:	2180      	movs	r1, #128	; 0x80
 800a930:	6878      	ldr	r0, [r7, #4]
 800a932:	f004 f843 	bl	800e9bc <USBD_LL_StallEP>
 800a936:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800a938:	e040      	b.n	800a9bc <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800a93a:	6839      	ldr	r1, [r7, #0]
 800a93c:	6878      	ldr	r0, [r7, #4]
 800a93e:	f000 fc3e 	bl	800b1be <USBD_CtlError>
              break;
 800a942:	e03b      	b.n	800a9bc <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800a944:	683b      	ldr	r3, [r7, #0]
 800a946:	885b      	ldrh	r3, [r3, #2]
 800a948:	2b00      	cmp	r3, #0
 800a94a:	d136      	bne.n	800a9ba <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800a94c:	7bbb      	ldrb	r3, [r7, #14]
 800a94e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a952:	2b00      	cmp	r3, #0
 800a954:	d004      	beq.n	800a960 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800a956:	7bbb      	ldrb	r3, [r7, #14]
 800a958:	4619      	mov	r1, r3
 800a95a:	6878      	ldr	r0, [r7, #4]
 800a95c:	f004 f84d 	bl	800e9fa <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800a960:	6878      	ldr	r0, [r7, #4]
 800a962:	f000 fcf7 	bl	800b354 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800a966:	7bbb      	ldrb	r3, [r7, #14]
 800a968:	4619      	mov	r1, r3
 800a96a:	6878      	ldr	r0, [r7, #4]
 800a96c:	f7ff fde2 	bl	800a534 <USBD_CoreFindEP>
 800a970:	4603      	mov	r3, r0
 800a972:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800a974:	7b7b      	ldrb	r3, [r7, #13]
 800a976:	2bff      	cmp	r3, #255	; 0xff
 800a978:	d01f      	beq.n	800a9ba <USBD_StdEPReq+0x1c6>
 800a97a:	7b7b      	ldrb	r3, [r7, #13]
 800a97c:	2b00      	cmp	r3, #0
 800a97e:	d11c      	bne.n	800a9ba <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 800a980:	7b7a      	ldrb	r2, [r7, #13]
 800a982:	687b      	ldr	r3, [r7, #4]
 800a984:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 800a988:	7b7a      	ldrb	r2, [r7, #13]
 800a98a:	687b      	ldr	r3, [r7, #4]
 800a98c:	32ae      	adds	r2, #174	; 0xae
 800a98e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a992:	689b      	ldr	r3, [r3, #8]
 800a994:	2b00      	cmp	r3, #0
 800a996:	d010      	beq.n	800a9ba <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800a998:	7b7a      	ldrb	r2, [r7, #13]
 800a99a:	687b      	ldr	r3, [r7, #4]
 800a99c:	32ae      	adds	r2, #174	; 0xae
 800a99e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a9a2:	689b      	ldr	r3, [r3, #8]
 800a9a4:	6839      	ldr	r1, [r7, #0]
 800a9a6:	6878      	ldr	r0, [r7, #4]
 800a9a8:	4798      	blx	r3
 800a9aa:	4603      	mov	r3, r0
 800a9ac:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800a9ae:	e004      	b.n	800a9ba <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 800a9b0:	6839      	ldr	r1, [r7, #0]
 800a9b2:	6878      	ldr	r0, [r7, #4]
 800a9b4:	f000 fc03 	bl	800b1be <USBD_CtlError>
              break;
 800a9b8:	e000      	b.n	800a9bc <USBD_StdEPReq+0x1c8>
              break;
 800a9ba:	bf00      	nop
          }
          break;
 800a9bc:	e0ab      	b.n	800ab16 <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800a9be:	687b      	ldr	r3, [r7, #4]
 800a9c0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a9c4:	b2db      	uxtb	r3, r3
 800a9c6:	2b02      	cmp	r3, #2
 800a9c8:	d002      	beq.n	800a9d0 <USBD_StdEPReq+0x1dc>
 800a9ca:	2b03      	cmp	r3, #3
 800a9cc:	d032      	beq.n	800aa34 <USBD_StdEPReq+0x240>
 800a9ce:	e097      	b.n	800ab00 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a9d0:	7bbb      	ldrb	r3, [r7, #14]
 800a9d2:	2b00      	cmp	r3, #0
 800a9d4:	d007      	beq.n	800a9e6 <USBD_StdEPReq+0x1f2>
 800a9d6:	7bbb      	ldrb	r3, [r7, #14]
 800a9d8:	2b80      	cmp	r3, #128	; 0x80
 800a9da:	d004      	beq.n	800a9e6 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 800a9dc:	6839      	ldr	r1, [r7, #0]
 800a9de:	6878      	ldr	r0, [r7, #4]
 800a9e0:	f000 fbed 	bl	800b1be <USBD_CtlError>
                break;
 800a9e4:	e091      	b.n	800ab0a <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a9e6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a9ea:	2b00      	cmp	r3, #0
 800a9ec:	da0b      	bge.n	800aa06 <USBD_StdEPReq+0x212>
 800a9ee:	7bbb      	ldrb	r3, [r7, #14]
 800a9f0:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800a9f4:	4613      	mov	r3, r2
 800a9f6:	009b      	lsls	r3, r3, #2
 800a9f8:	4413      	add	r3, r2
 800a9fa:	009b      	lsls	r3, r3, #2
 800a9fc:	3310      	adds	r3, #16
 800a9fe:	687a      	ldr	r2, [r7, #4]
 800aa00:	4413      	add	r3, r2
 800aa02:	3304      	adds	r3, #4
 800aa04:	e00b      	b.n	800aa1e <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800aa06:	7bbb      	ldrb	r3, [r7, #14]
 800aa08:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800aa0c:	4613      	mov	r3, r2
 800aa0e:	009b      	lsls	r3, r3, #2
 800aa10:	4413      	add	r3, r2
 800aa12:	009b      	lsls	r3, r3, #2
 800aa14:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800aa18:	687a      	ldr	r2, [r7, #4]
 800aa1a:	4413      	add	r3, r2
 800aa1c:	3304      	adds	r3, #4
 800aa1e:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800aa20:	68bb      	ldr	r3, [r7, #8]
 800aa22:	2200      	movs	r2, #0
 800aa24:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800aa26:	68bb      	ldr	r3, [r7, #8]
 800aa28:	2202      	movs	r2, #2
 800aa2a:	4619      	mov	r1, r3
 800aa2c:	6878      	ldr	r0, [r7, #4]
 800aa2e:	f000 fc37 	bl	800b2a0 <USBD_CtlSendData>
              break;
 800aa32:	e06a      	b.n	800ab0a <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800aa34:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800aa38:	2b00      	cmp	r3, #0
 800aa3a:	da11      	bge.n	800aa60 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800aa3c:	7bbb      	ldrb	r3, [r7, #14]
 800aa3e:	f003 020f 	and.w	r2, r3, #15
 800aa42:	6879      	ldr	r1, [r7, #4]
 800aa44:	4613      	mov	r3, r2
 800aa46:	009b      	lsls	r3, r3, #2
 800aa48:	4413      	add	r3, r2
 800aa4a:	009b      	lsls	r3, r3, #2
 800aa4c:	440b      	add	r3, r1
 800aa4e:	3324      	adds	r3, #36	; 0x24
 800aa50:	881b      	ldrh	r3, [r3, #0]
 800aa52:	2b00      	cmp	r3, #0
 800aa54:	d117      	bne.n	800aa86 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800aa56:	6839      	ldr	r1, [r7, #0]
 800aa58:	6878      	ldr	r0, [r7, #4]
 800aa5a:	f000 fbb0 	bl	800b1be <USBD_CtlError>
                  break;
 800aa5e:	e054      	b.n	800ab0a <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800aa60:	7bbb      	ldrb	r3, [r7, #14]
 800aa62:	f003 020f 	and.w	r2, r3, #15
 800aa66:	6879      	ldr	r1, [r7, #4]
 800aa68:	4613      	mov	r3, r2
 800aa6a:	009b      	lsls	r3, r3, #2
 800aa6c:	4413      	add	r3, r2
 800aa6e:	009b      	lsls	r3, r3, #2
 800aa70:	440b      	add	r3, r1
 800aa72:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800aa76:	881b      	ldrh	r3, [r3, #0]
 800aa78:	2b00      	cmp	r3, #0
 800aa7a:	d104      	bne.n	800aa86 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800aa7c:	6839      	ldr	r1, [r7, #0]
 800aa7e:	6878      	ldr	r0, [r7, #4]
 800aa80:	f000 fb9d 	bl	800b1be <USBD_CtlError>
                  break;
 800aa84:	e041      	b.n	800ab0a <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800aa86:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800aa8a:	2b00      	cmp	r3, #0
 800aa8c:	da0b      	bge.n	800aaa6 <USBD_StdEPReq+0x2b2>
 800aa8e:	7bbb      	ldrb	r3, [r7, #14]
 800aa90:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800aa94:	4613      	mov	r3, r2
 800aa96:	009b      	lsls	r3, r3, #2
 800aa98:	4413      	add	r3, r2
 800aa9a:	009b      	lsls	r3, r3, #2
 800aa9c:	3310      	adds	r3, #16
 800aa9e:	687a      	ldr	r2, [r7, #4]
 800aaa0:	4413      	add	r3, r2
 800aaa2:	3304      	adds	r3, #4
 800aaa4:	e00b      	b.n	800aabe <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800aaa6:	7bbb      	ldrb	r3, [r7, #14]
 800aaa8:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800aaac:	4613      	mov	r3, r2
 800aaae:	009b      	lsls	r3, r3, #2
 800aab0:	4413      	add	r3, r2
 800aab2:	009b      	lsls	r3, r3, #2
 800aab4:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800aab8:	687a      	ldr	r2, [r7, #4]
 800aaba:	4413      	add	r3, r2
 800aabc:	3304      	adds	r3, #4
 800aabe:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800aac0:	7bbb      	ldrb	r3, [r7, #14]
 800aac2:	2b00      	cmp	r3, #0
 800aac4:	d002      	beq.n	800aacc <USBD_StdEPReq+0x2d8>
 800aac6:	7bbb      	ldrb	r3, [r7, #14]
 800aac8:	2b80      	cmp	r3, #128	; 0x80
 800aaca:	d103      	bne.n	800aad4 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 800aacc:	68bb      	ldr	r3, [r7, #8]
 800aace:	2200      	movs	r2, #0
 800aad0:	601a      	str	r2, [r3, #0]
 800aad2:	e00e      	b.n	800aaf2 <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800aad4:	7bbb      	ldrb	r3, [r7, #14]
 800aad6:	4619      	mov	r1, r3
 800aad8:	6878      	ldr	r0, [r7, #4]
 800aada:	f003 ffad 	bl	800ea38 <USBD_LL_IsStallEP>
 800aade:	4603      	mov	r3, r0
 800aae0:	2b00      	cmp	r3, #0
 800aae2:	d003      	beq.n	800aaec <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 800aae4:	68bb      	ldr	r3, [r7, #8]
 800aae6:	2201      	movs	r2, #1
 800aae8:	601a      	str	r2, [r3, #0]
 800aaea:	e002      	b.n	800aaf2 <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 800aaec:	68bb      	ldr	r3, [r7, #8]
 800aaee:	2200      	movs	r2, #0
 800aaf0:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800aaf2:	68bb      	ldr	r3, [r7, #8]
 800aaf4:	2202      	movs	r2, #2
 800aaf6:	4619      	mov	r1, r3
 800aaf8:	6878      	ldr	r0, [r7, #4]
 800aafa:	f000 fbd1 	bl	800b2a0 <USBD_CtlSendData>
              break;
 800aafe:	e004      	b.n	800ab0a <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 800ab00:	6839      	ldr	r1, [r7, #0]
 800ab02:	6878      	ldr	r0, [r7, #4]
 800ab04:	f000 fb5b 	bl	800b1be <USBD_CtlError>
              break;
 800ab08:	bf00      	nop
          }
          break;
 800ab0a:	e004      	b.n	800ab16 <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 800ab0c:	6839      	ldr	r1, [r7, #0]
 800ab0e:	6878      	ldr	r0, [r7, #4]
 800ab10:	f000 fb55 	bl	800b1be <USBD_CtlError>
          break;
 800ab14:	bf00      	nop
      }
      break;
 800ab16:	e005      	b.n	800ab24 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 800ab18:	6839      	ldr	r1, [r7, #0]
 800ab1a:	6878      	ldr	r0, [r7, #4]
 800ab1c:	f000 fb4f 	bl	800b1be <USBD_CtlError>
      break;
 800ab20:	e000      	b.n	800ab24 <USBD_StdEPReq+0x330>
      break;
 800ab22:	bf00      	nop
  }

  return ret;
 800ab24:	7bfb      	ldrb	r3, [r7, #15]
}
 800ab26:	4618      	mov	r0, r3
 800ab28:	3710      	adds	r7, #16
 800ab2a:	46bd      	mov	sp, r7
 800ab2c:	bd80      	pop	{r7, pc}
	...

0800ab30 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ab30:	b580      	push	{r7, lr}
 800ab32:	b084      	sub	sp, #16
 800ab34:	af00      	add	r7, sp, #0
 800ab36:	6078      	str	r0, [r7, #4]
 800ab38:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800ab3a:	2300      	movs	r3, #0
 800ab3c:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800ab3e:	2300      	movs	r3, #0
 800ab40:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800ab42:	2300      	movs	r3, #0
 800ab44:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800ab46:	683b      	ldr	r3, [r7, #0]
 800ab48:	885b      	ldrh	r3, [r3, #2]
 800ab4a:	0a1b      	lsrs	r3, r3, #8
 800ab4c:	b29b      	uxth	r3, r3
 800ab4e:	3b01      	subs	r3, #1
 800ab50:	2b06      	cmp	r3, #6
 800ab52:	f200 8128 	bhi.w	800ada6 <USBD_GetDescriptor+0x276>
 800ab56:	a201      	add	r2, pc, #4	; (adr r2, 800ab5c <USBD_GetDescriptor+0x2c>)
 800ab58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ab5c:	0800ab79 	.word	0x0800ab79
 800ab60:	0800ab91 	.word	0x0800ab91
 800ab64:	0800abd1 	.word	0x0800abd1
 800ab68:	0800ada7 	.word	0x0800ada7
 800ab6c:	0800ada7 	.word	0x0800ada7
 800ab70:	0800ad47 	.word	0x0800ad47
 800ab74:	0800ad73 	.word	0x0800ad73
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800ab78:	687b      	ldr	r3, [r7, #4]
 800ab7a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ab7e:	681b      	ldr	r3, [r3, #0]
 800ab80:	687a      	ldr	r2, [r7, #4]
 800ab82:	7c12      	ldrb	r2, [r2, #16]
 800ab84:	f107 0108 	add.w	r1, r7, #8
 800ab88:	4610      	mov	r0, r2
 800ab8a:	4798      	blx	r3
 800ab8c:	60f8      	str	r0, [r7, #12]
      break;
 800ab8e:	e112      	b.n	800adb6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800ab90:	687b      	ldr	r3, [r7, #4]
 800ab92:	7c1b      	ldrb	r3, [r3, #16]
 800ab94:	2b00      	cmp	r3, #0
 800ab96:	d10d      	bne.n	800abb4 <USBD_GetDescriptor+0x84>
          pbuf   = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800ab98:	687b      	ldr	r3, [r7, #4]
 800ab9a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ab9e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800aba0:	f107 0208 	add.w	r2, r7, #8
 800aba4:	4610      	mov	r0, r2
 800aba6:	4798      	blx	r3
 800aba8:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800abaa:	68fb      	ldr	r3, [r7, #12]
 800abac:	3301      	adds	r3, #1
 800abae:	2202      	movs	r2, #2
 800abb0:	701a      	strb	r2, [r3, #0]
        {
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800abb2:	e100      	b.n	800adb6 <USBD_GetDescriptor+0x286>
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800abb4:	687b      	ldr	r3, [r7, #4]
 800abb6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800abba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800abbc:	f107 0208 	add.w	r2, r7, #8
 800abc0:	4610      	mov	r0, r2
 800abc2:	4798      	blx	r3
 800abc4:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800abc6:	68fb      	ldr	r3, [r7, #12]
 800abc8:	3301      	adds	r3, #1
 800abca:	2202      	movs	r2, #2
 800abcc:	701a      	strb	r2, [r3, #0]
      break;
 800abce:	e0f2      	b.n	800adb6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800abd0:	683b      	ldr	r3, [r7, #0]
 800abd2:	885b      	ldrh	r3, [r3, #2]
 800abd4:	b2db      	uxtb	r3, r3
 800abd6:	2b05      	cmp	r3, #5
 800abd8:	f200 80ac 	bhi.w	800ad34 <USBD_GetDescriptor+0x204>
 800abdc:	a201      	add	r2, pc, #4	; (adr r2, 800abe4 <USBD_GetDescriptor+0xb4>)
 800abde:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800abe2:	bf00      	nop
 800abe4:	0800abfd 	.word	0x0800abfd
 800abe8:	0800ac31 	.word	0x0800ac31
 800abec:	0800ac65 	.word	0x0800ac65
 800abf0:	0800ac99 	.word	0x0800ac99
 800abf4:	0800accd 	.word	0x0800accd
 800abf8:	0800ad01 	.word	0x0800ad01
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800abfc:	687b      	ldr	r3, [r7, #4]
 800abfe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ac02:	685b      	ldr	r3, [r3, #4]
 800ac04:	2b00      	cmp	r3, #0
 800ac06:	d00b      	beq.n	800ac20 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800ac08:	687b      	ldr	r3, [r7, #4]
 800ac0a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ac0e:	685b      	ldr	r3, [r3, #4]
 800ac10:	687a      	ldr	r2, [r7, #4]
 800ac12:	7c12      	ldrb	r2, [r2, #16]
 800ac14:	f107 0108 	add.w	r1, r7, #8
 800ac18:	4610      	mov	r0, r2
 800ac1a:	4798      	blx	r3
 800ac1c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800ac1e:	e091      	b.n	800ad44 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800ac20:	6839      	ldr	r1, [r7, #0]
 800ac22:	6878      	ldr	r0, [r7, #4]
 800ac24:	f000 facb 	bl	800b1be <USBD_CtlError>
            err++;
 800ac28:	7afb      	ldrb	r3, [r7, #11]
 800ac2a:	3301      	adds	r3, #1
 800ac2c:	72fb      	strb	r3, [r7, #11]
          break;
 800ac2e:	e089      	b.n	800ad44 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800ac30:	687b      	ldr	r3, [r7, #4]
 800ac32:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ac36:	689b      	ldr	r3, [r3, #8]
 800ac38:	2b00      	cmp	r3, #0
 800ac3a:	d00b      	beq.n	800ac54 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800ac3c:	687b      	ldr	r3, [r7, #4]
 800ac3e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ac42:	689b      	ldr	r3, [r3, #8]
 800ac44:	687a      	ldr	r2, [r7, #4]
 800ac46:	7c12      	ldrb	r2, [r2, #16]
 800ac48:	f107 0108 	add.w	r1, r7, #8
 800ac4c:	4610      	mov	r0, r2
 800ac4e:	4798      	blx	r3
 800ac50:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800ac52:	e077      	b.n	800ad44 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800ac54:	6839      	ldr	r1, [r7, #0]
 800ac56:	6878      	ldr	r0, [r7, #4]
 800ac58:	f000 fab1 	bl	800b1be <USBD_CtlError>
            err++;
 800ac5c:	7afb      	ldrb	r3, [r7, #11]
 800ac5e:	3301      	adds	r3, #1
 800ac60:	72fb      	strb	r3, [r7, #11]
          break;
 800ac62:	e06f      	b.n	800ad44 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800ac64:	687b      	ldr	r3, [r7, #4]
 800ac66:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ac6a:	68db      	ldr	r3, [r3, #12]
 800ac6c:	2b00      	cmp	r3, #0
 800ac6e:	d00b      	beq.n	800ac88 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800ac70:	687b      	ldr	r3, [r7, #4]
 800ac72:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ac76:	68db      	ldr	r3, [r3, #12]
 800ac78:	687a      	ldr	r2, [r7, #4]
 800ac7a:	7c12      	ldrb	r2, [r2, #16]
 800ac7c:	f107 0108 	add.w	r1, r7, #8
 800ac80:	4610      	mov	r0, r2
 800ac82:	4798      	blx	r3
 800ac84:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800ac86:	e05d      	b.n	800ad44 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800ac88:	6839      	ldr	r1, [r7, #0]
 800ac8a:	6878      	ldr	r0, [r7, #4]
 800ac8c:	f000 fa97 	bl	800b1be <USBD_CtlError>
            err++;
 800ac90:	7afb      	ldrb	r3, [r7, #11]
 800ac92:	3301      	adds	r3, #1
 800ac94:	72fb      	strb	r3, [r7, #11]
          break;
 800ac96:	e055      	b.n	800ad44 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800ac98:	687b      	ldr	r3, [r7, #4]
 800ac9a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ac9e:	691b      	ldr	r3, [r3, #16]
 800aca0:	2b00      	cmp	r3, #0
 800aca2:	d00b      	beq.n	800acbc <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800aca4:	687b      	ldr	r3, [r7, #4]
 800aca6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800acaa:	691b      	ldr	r3, [r3, #16]
 800acac:	687a      	ldr	r2, [r7, #4]
 800acae:	7c12      	ldrb	r2, [r2, #16]
 800acb0:	f107 0108 	add.w	r1, r7, #8
 800acb4:	4610      	mov	r0, r2
 800acb6:	4798      	blx	r3
 800acb8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800acba:	e043      	b.n	800ad44 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800acbc:	6839      	ldr	r1, [r7, #0]
 800acbe:	6878      	ldr	r0, [r7, #4]
 800acc0:	f000 fa7d 	bl	800b1be <USBD_CtlError>
            err++;
 800acc4:	7afb      	ldrb	r3, [r7, #11]
 800acc6:	3301      	adds	r3, #1
 800acc8:	72fb      	strb	r3, [r7, #11]
          break;
 800acca:	e03b      	b.n	800ad44 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800accc:	687b      	ldr	r3, [r7, #4]
 800acce:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800acd2:	695b      	ldr	r3, [r3, #20]
 800acd4:	2b00      	cmp	r3, #0
 800acd6:	d00b      	beq.n	800acf0 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800acd8:	687b      	ldr	r3, [r7, #4]
 800acda:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800acde:	695b      	ldr	r3, [r3, #20]
 800ace0:	687a      	ldr	r2, [r7, #4]
 800ace2:	7c12      	ldrb	r2, [r2, #16]
 800ace4:	f107 0108 	add.w	r1, r7, #8
 800ace8:	4610      	mov	r0, r2
 800acea:	4798      	blx	r3
 800acec:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800acee:	e029      	b.n	800ad44 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800acf0:	6839      	ldr	r1, [r7, #0]
 800acf2:	6878      	ldr	r0, [r7, #4]
 800acf4:	f000 fa63 	bl	800b1be <USBD_CtlError>
            err++;
 800acf8:	7afb      	ldrb	r3, [r7, #11]
 800acfa:	3301      	adds	r3, #1
 800acfc:	72fb      	strb	r3, [r7, #11]
          break;
 800acfe:	e021      	b.n	800ad44 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800ad00:	687b      	ldr	r3, [r7, #4]
 800ad02:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ad06:	699b      	ldr	r3, [r3, #24]
 800ad08:	2b00      	cmp	r3, #0
 800ad0a:	d00b      	beq.n	800ad24 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800ad0c:	687b      	ldr	r3, [r7, #4]
 800ad0e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ad12:	699b      	ldr	r3, [r3, #24]
 800ad14:	687a      	ldr	r2, [r7, #4]
 800ad16:	7c12      	ldrb	r2, [r2, #16]
 800ad18:	f107 0108 	add.w	r1, r7, #8
 800ad1c:	4610      	mov	r0, r2
 800ad1e:	4798      	blx	r3
 800ad20:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800ad22:	e00f      	b.n	800ad44 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800ad24:	6839      	ldr	r1, [r7, #0]
 800ad26:	6878      	ldr	r0, [r7, #4]
 800ad28:	f000 fa49 	bl	800b1be <USBD_CtlError>
            err++;
 800ad2c:	7afb      	ldrb	r3, [r7, #11]
 800ad2e:	3301      	adds	r3, #1
 800ad30:	72fb      	strb	r3, [r7, #11]
          break;
 800ad32:	e007      	b.n	800ad44 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800ad34:	6839      	ldr	r1, [r7, #0]
 800ad36:	6878      	ldr	r0, [r7, #4]
 800ad38:	f000 fa41 	bl	800b1be <USBD_CtlError>
          err++;
 800ad3c:	7afb      	ldrb	r3, [r7, #11]
 800ad3e:	3301      	adds	r3, #1
 800ad40:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800ad42:	bf00      	nop
      }
      break;
 800ad44:	e037      	b.n	800adb6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800ad46:	687b      	ldr	r3, [r7, #4]
 800ad48:	7c1b      	ldrb	r3, [r3, #16]
 800ad4a:	2b00      	cmp	r3, #0
 800ad4c:	d109      	bne.n	800ad62 <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800ad4e:	687b      	ldr	r3, [r7, #4]
 800ad50:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ad54:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ad56:	f107 0208 	add.w	r2, r7, #8
 800ad5a:	4610      	mov	r0, r2
 800ad5c:	4798      	blx	r3
 800ad5e:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800ad60:	e029      	b.n	800adb6 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800ad62:	6839      	ldr	r1, [r7, #0]
 800ad64:	6878      	ldr	r0, [r7, #4]
 800ad66:	f000 fa2a 	bl	800b1be <USBD_CtlError>
        err++;
 800ad6a:	7afb      	ldrb	r3, [r7, #11]
 800ad6c:	3301      	adds	r3, #1
 800ad6e:	72fb      	strb	r3, [r7, #11]
      break;
 800ad70:	e021      	b.n	800adb6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800ad72:	687b      	ldr	r3, [r7, #4]
 800ad74:	7c1b      	ldrb	r3, [r3, #16]
 800ad76:	2b00      	cmp	r3, #0
 800ad78:	d10d      	bne.n	800ad96 <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800ad7a:	687b      	ldr	r3, [r7, #4]
 800ad7c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ad80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ad82:	f107 0208 	add.w	r2, r7, #8
 800ad86:	4610      	mov	r0, r2
 800ad88:	4798      	blx	r3
 800ad8a:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800ad8c:	68fb      	ldr	r3, [r7, #12]
 800ad8e:	3301      	adds	r3, #1
 800ad90:	2207      	movs	r2, #7
 800ad92:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800ad94:	e00f      	b.n	800adb6 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800ad96:	6839      	ldr	r1, [r7, #0]
 800ad98:	6878      	ldr	r0, [r7, #4]
 800ad9a:	f000 fa10 	bl	800b1be <USBD_CtlError>
        err++;
 800ad9e:	7afb      	ldrb	r3, [r7, #11]
 800ada0:	3301      	adds	r3, #1
 800ada2:	72fb      	strb	r3, [r7, #11]
      break;
 800ada4:	e007      	b.n	800adb6 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800ada6:	6839      	ldr	r1, [r7, #0]
 800ada8:	6878      	ldr	r0, [r7, #4]
 800adaa:	f000 fa08 	bl	800b1be <USBD_CtlError>
      err++;
 800adae:	7afb      	ldrb	r3, [r7, #11]
 800adb0:	3301      	adds	r3, #1
 800adb2:	72fb      	strb	r3, [r7, #11]
      break;
 800adb4:	bf00      	nop
  }

  if (err != 0U)
 800adb6:	7afb      	ldrb	r3, [r7, #11]
 800adb8:	2b00      	cmp	r3, #0
 800adba:	d11e      	bne.n	800adfa <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 800adbc:	683b      	ldr	r3, [r7, #0]
 800adbe:	88db      	ldrh	r3, [r3, #6]
 800adc0:	2b00      	cmp	r3, #0
 800adc2:	d016      	beq.n	800adf2 <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 800adc4:	893b      	ldrh	r3, [r7, #8]
 800adc6:	2b00      	cmp	r3, #0
 800adc8:	d00e      	beq.n	800ade8 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 800adca:	683b      	ldr	r3, [r7, #0]
 800adcc:	88da      	ldrh	r2, [r3, #6]
 800adce:	893b      	ldrh	r3, [r7, #8]
 800add0:	4293      	cmp	r3, r2
 800add2:	bf28      	it	cs
 800add4:	4613      	movcs	r3, r2
 800add6:	b29b      	uxth	r3, r3
 800add8:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800adda:	893b      	ldrh	r3, [r7, #8]
 800addc:	461a      	mov	r2, r3
 800adde:	68f9      	ldr	r1, [r7, #12]
 800ade0:	6878      	ldr	r0, [r7, #4]
 800ade2:	f000 fa5d 	bl	800b2a0 <USBD_CtlSendData>
 800ade6:	e009      	b.n	800adfc <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800ade8:	6839      	ldr	r1, [r7, #0]
 800adea:	6878      	ldr	r0, [r7, #4]
 800adec:	f000 f9e7 	bl	800b1be <USBD_CtlError>
 800adf0:	e004      	b.n	800adfc <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800adf2:	6878      	ldr	r0, [r7, #4]
 800adf4:	f000 faae 	bl	800b354 <USBD_CtlSendStatus>
 800adf8:	e000      	b.n	800adfc <USBD_GetDescriptor+0x2cc>
    return;
 800adfa:	bf00      	nop
  }
}
 800adfc:	3710      	adds	r7, #16
 800adfe:	46bd      	mov	sp, r7
 800ae00:	bd80      	pop	{r7, pc}
 800ae02:	bf00      	nop

0800ae04 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ae04:	b580      	push	{r7, lr}
 800ae06:	b084      	sub	sp, #16
 800ae08:	af00      	add	r7, sp, #0
 800ae0a:	6078      	str	r0, [r7, #4]
 800ae0c:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800ae0e:	683b      	ldr	r3, [r7, #0]
 800ae10:	889b      	ldrh	r3, [r3, #4]
 800ae12:	2b00      	cmp	r3, #0
 800ae14:	d131      	bne.n	800ae7a <USBD_SetAddress+0x76>
 800ae16:	683b      	ldr	r3, [r7, #0]
 800ae18:	88db      	ldrh	r3, [r3, #6]
 800ae1a:	2b00      	cmp	r3, #0
 800ae1c:	d12d      	bne.n	800ae7a <USBD_SetAddress+0x76>
 800ae1e:	683b      	ldr	r3, [r7, #0]
 800ae20:	885b      	ldrh	r3, [r3, #2]
 800ae22:	2b7f      	cmp	r3, #127	; 0x7f
 800ae24:	d829      	bhi.n	800ae7a <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800ae26:	683b      	ldr	r3, [r7, #0]
 800ae28:	885b      	ldrh	r3, [r3, #2]
 800ae2a:	b2db      	uxtb	r3, r3
 800ae2c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ae30:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ae32:	687b      	ldr	r3, [r7, #4]
 800ae34:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ae38:	b2db      	uxtb	r3, r3
 800ae3a:	2b03      	cmp	r3, #3
 800ae3c:	d104      	bne.n	800ae48 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800ae3e:	6839      	ldr	r1, [r7, #0]
 800ae40:	6878      	ldr	r0, [r7, #4]
 800ae42:	f000 f9bc 	bl	800b1be <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ae46:	e01d      	b.n	800ae84 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800ae48:	687b      	ldr	r3, [r7, #4]
 800ae4a:	7bfa      	ldrb	r2, [r7, #15]
 800ae4c:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800ae50:	7bfb      	ldrb	r3, [r7, #15]
 800ae52:	4619      	mov	r1, r3
 800ae54:	6878      	ldr	r0, [r7, #4]
 800ae56:	f003 fe1b 	bl	800ea90 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800ae5a:	6878      	ldr	r0, [r7, #4]
 800ae5c:	f000 fa7a 	bl	800b354 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800ae60:	7bfb      	ldrb	r3, [r7, #15]
 800ae62:	2b00      	cmp	r3, #0
 800ae64:	d004      	beq.n	800ae70 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800ae66:	687b      	ldr	r3, [r7, #4]
 800ae68:	2202      	movs	r2, #2
 800ae6a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ae6e:	e009      	b.n	800ae84 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800ae70:	687b      	ldr	r3, [r7, #4]
 800ae72:	2201      	movs	r2, #1
 800ae74:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ae78:	e004      	b.n	800ae84 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800ae7a:	6839      	ldr	r1, [r7, #0]
 800ae7c:	6878      	ldr	r0, [r7, #4]
 800ae7e:	f000 f99e 	bl	800b1be <USBD_CtlError>
  }
}
 800ae82:	bf00      	nop
 800ae84:	bf00      	nop
 800ae86:	3710      	adds	r7, #16
 800ae88:	46bd      	mov	sp, r7
 800ae8a:	bd80      	pop	{r7, pc}

0800ae8c <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ae8c:	b580      	push	{r7, lr}
 800ae8e:	b084      	sub	sp, #16
 800ae90:	af00      	add	r7, sp, #0
 800ae92:	6078      	str	r0, [r7, #4]
 800ae94:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800ae96:	2300      	movs	r3, #0
 800ae98:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800ae9a:	683b      	ldr	r3, [r7, #0]
 800ae9c:	885b      	ldrh	r3, [r3, #2]
 800ae9e:	b2da      	uxtb	r2, r3
 800aea0:	4b4e      	ldr	r3, [pc, #312]	; (800afdc <USBD_SetConfig+0x150>)
 800aea2:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800aea4:	4b4d      	ldr	r3, [pc, #308]	; (800afdc <USBD_SetConfig+0x150>)
 800aea6:	781b      	ldrb	r3, [r3, #0]
 800aea8:	2b01      	cmp	r3, #1
 800aeaa:	d905      	bls.n	800aeb8 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800aeac:	6839      	ldr	r1, [r7, #0]
 800aeae:	6878      	ldr	r0, [r7, #4]
 800aeb0:	f000 f985 	bl	800b1be <USBD_CtlError>
    return USBD_FAIL;
 800aeb4:	2303      	movs	r3, #3
 800aeb6:	e08c      	b.n	800afd2 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800aeb8:	687b      	ldr	r3, [r7, #4]
 800aeba:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800aebe:	b2db      	uxtb	r3, r3
 800aec0:	2b02      	cmp	r3, #2
 800aec2:	d002      	beq.n	800aeca <USBD_SetConfig+0x3e>
 800aec4:	2b03      	cmp	r3, #3
 800aec6:	d029      	beq.n	800af1c <USBD_SetConfig+0x90>
 800aec8:	e075      	b.n	800afb6 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800aeca:	4b44      	ldr	r3, [pc, #272]	; (800afdc <USBD_SetConfig+0x150>)
 800aecc:	781b      	ldrb	r3, [r3, #0]
 800aece:	2b00      	cmp	r3, #0
 800aed0:	d020      	beq.n	800af14 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800aed2:	4b42      	ldr	r3, [pc, #264]	; (800afdc <USBD_SetConfig+0x150>)
 800aed4:	781b      	ldrb	r3, [r3, #0]
 800aed6:	461a      	mov	r2, r3
 800aed8:	687b      	ldr	r3, [r7, #4]
 800aeda:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800aedc:	4b3f      	ldr	r3, [pc, #252]	; (800afdc <USBD_SetConfig+0x150>)
 800aede:	781b      	ldrb	r3, [r3, #0]
 800aee0:	4619      	mov	r1, r3
 800aee2:	6878      	ldr	r0, [r7, #4]
 800aee4:	f7fe ffe7 	bl	8009eb6 <USBD_SetClassConfig>
 800aee8:	4603      	mov	r3, r0
 800aeea:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800aeec:	7bfb      	ldrb	r3, [r7, #15]
 800aeee:	2b00      	cmp	r3, #0
 800aef0:	d008      	beq.n	800af04 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800aef2:	6839      	ldr	r1, [r7, #0]
 800aef4:	6878      	ldr	r0, [r7, #4]
 800aef6:	f000 f962 	bl	800b1be <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800aefa:	687b      	ldr	r3, [r7, #4]
 800aefc:	2202      	movs	r2, #2
 800aefe:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800af02:	e065      	b.n	800afd0 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800af04:	6878      	ldr	r0, [r7, #4]
 800af06:	f000 fa25 	bl	800b354 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800af0a:	687b      	ldr	r3, [r7, #4]
 800af0c:	2203      	movs	r2, #3
 800af0e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 800af12:	e05d      	b.n	800afd0 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800af14:	6878      	ldr	r0, [r7, #4]
 800af16:	f000 fa1d 	bl	800b354 <USBD_CtlSendStatus>
      break;
 800af1a:	e059      	b.n	800afd0 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800af1c:	4b2f      	ldr	r3, [pc, #188]	; (800afdc <USBD_SetConfig+0x150>)
 800af1e:	781b      	ldrb	r3, [r3, #0]
 800af20:	2b00      	cmp	r3, #0
 800af22:	d112      	bne.n	800af4a <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800af24:	687b      	ldr	r3, [r7, #4]
 800af26:	2202      	movs	r2, #2
 800af28:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 800af2c:	4b2b      	ldr	r3, [pc, #172]	; (800afdc <USBD_SetConfig+0x150>)
 800af2e:	781b      	ldrb	r3, [r3, #0]
 800af30:	461a      	mov	r2, r3
 800af32:	687b      	ldr	r3, [r7, #4]
 800af34:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800af36:	4b29      	ldr	r3, [pc, #164]	; (800afdc <USBD_SetConfig+0x150>)
 800af38:	781b      	ldrb	r3, [r3, #0]
 800af3a:	4619      	mov	r1, r3
 800af3c:	6878      	ldr	r0, [r7, #4]
 800af3e:	f7fe ffd6 	bl	8009eee <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800af42:	6878      	ldr	r0, [r7, #4]
 800af44:	f000 fa06 	bl	800b354 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800af48:	e042      	b.n	800afd0 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800af4a:	4b24      	ldr	r3, [pc, #144]	; (800afdc <USBD_SetConfig+0x150>)
 800af4c:	781b      	ldrb	r3, [r3, #0]
 800af4e:	461a      	mov	r2, r3
 800af50:	687b      	ldr	r3, [r7, #4]
 800af52:	685b      	ldr	r3, [r3, #4]
 800af54:	429a      	cmp	r2, r3
 800af56:	d02a      	beq.n	800afae <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800af58:	687b      	ldr	r3, [r7, #4]
 800af5a:	685b      	ldr	r3, [r3, #4]
 800af5c:	b2db      	uxtb	r3, r3
 800af5e:	4619      	mov	r1, r3
 800af60:	6878      	ldr	r0, [r7, #4]
 800af62:	f7fe ffc4 	bl	8009eee <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800af66:	4b1d      	ldr	r3, [pc, #116]	; (800afdc <USBD_SetConfig+0x150>)
 800af68:	781b      	ldrb	r3, [r3, #0]
 800af6a:	461a      	mov	r2, r3
 800af6c:	687b      	ldr	r3, [r7, #4]
 800af6e:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800af70:	4b1a      	ldr	r3, [pc, #104]	; (800afdc <USBD_SetConfig+0x150>)
 800af72:	781b      	ldrb	r3, [r3, #0]
 800af74:	4619      	mov	r1, r3
 800af76:	6878      	ldr	r0, [r7, #4]
 800af78:	f7fe ff9d 	bl	8009eb6 <USBD_SetClassConfig>
 800af7c:	4603      	mov	r3, r0
 800af7e:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800af80:	7bfb      	ldrb	r3, [r7, #15]
 800af82:	2b00      	cmp	r3, #0
 800af84:	d00f      	beq.n	800afa6 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800af86:	6839      	ldr	r1, [r7, #0]
 800af88:	6878      	ldr	r0, [r7, #4]
 800af8a:	f000 f918 	bl	800b1be <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800af8e:	687b      	ldr	r3, [r7, #4]
 800af90:	685b      	ldr	r3, [r3, #4]
 800af92:	b2db      	uxtb	r3, r3
 800af94:	4619      	mov	r1, r3
 800af96:	6878      	ldr	r0, [r7, #4]
 800af98:	f7fe ffa9 	bl	8009eee <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800af9c:	687b      	ldr	r3, [r7, #4]
 800af9e:	2202      	movs	r2, #2
 800afa0:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 800afa4:	e014      	b.n	800afd0 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800afa6:	6878      	ldr	r0, [r7, #4]
 800afa8:	f000 f9d4 	bl	800b354 <USBD_CtlSendStatus>
      break;
 800afac:	e010      	b.n	800afd0 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800afae:	6878      	ldr	r0, [r7, #4]
 800afb0:	f000 f9d0 	bl	800b354 <USBD_CtlSendStatus>
      break;
 800afb4:	e00c      	b.n	800afd0 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800afb6:	6839      	ldr	r1, [r7, #0]
 800afb8:	6878      	ldr	r0, [r7, #4]
 800afba:	f000 f900 	bl	800b1be <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800afbe:	4b07      	ldr	r3, [pc, #28]	; (800afdc <USBD_SetConfig+0x150>)
 800afc0:	781b      	ldrb	r3, [r3, #0]
 800afc2:	4619      	mov	r1, r3
 800afc4:	6878      	ldr	r0, [r7, #4]
 800afc6:	f7fe ff92 	bl	8009eee <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800afca:	2303      	movs	r3, #3
 800afcc:	73fb      	strb	r3, [r7, #15]
      break;
 800afce:	bf00      	nop
  }

  return ret;
 800afd0:	7bfb      	ldrb	r3, [r7, #15]
}
 800afd2:	4618      	mov	r0, r3
 800afd4:	3710      	adds	r7, #16
 800afd6:	46bd      	mov	sp, r7
 800afd8:	bd80      	pop	{r7, pc}
 800afda:	bf00      	nop
 800afdc:	20000898 	.word	0x20000898

0800afe0 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800afe0:	b580      	push	{r7, lr}
 800afe2:	b082      	sub	sp, #8
 800afe4:	af00      	add	r7, sp, #0
 800afe6:	6078      	str	r0, [r7, #4]
 800afe8:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800afea:	683b      	ldr	r3, [r7, #0]
 800afec:	88db      	ldrh	r3, [r3, #6]
 800afee:	2b01      	cmp	r3, #1
 800aff0:	d004      	beq.n	800affc <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800aff2:	6839      	ldr	r1, [r7, #0]
 800aff4:	6878      	ldr	r0, [r7, #4]
 800aff6:	f000 f8e2 	bl	800b1be <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800affa:	e023      	b.n	800b044 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800affc:	687b      	ldr	r3, [r7, #4]
 800affe:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b002:	b2db      	uxtb	r3, r3
 800b004:	2b02      	cmp	r3, #2
 800b006:	dc02      	bgt.n	800b00e <USBD_GetConfig+0x2e>
 800b008:	2b00      	cmp	r3, #0
 800b00a:	dc03      	bgt.n	800b014 <USBD_GetConfig+0x34>
 800b00c:	e015      	b.n	800b03a <USBD_GetConfig+0x5a>
 800b00e:	2b03      	cmp	r3, #3
 800b010:	d00b      	beq.n	800b02a <USBD_GetConfig+0x4a>
 800b012:	e012      	b.n	800b03a <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800b014:	687b      	ldr	r3, [r7, #4]
 800b016:	2200      	movs	r2, #0
 800b018:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800b01a:	687b      	ldr	r3, [r7, #4]
 800b01c:	3308      	adds	r3, #8
 800b01e:	2201      	movs	r2, #1
 800b020:	4619      	mov	r1, r3
 800b022:	6878      	ldr	r0, [r7, #4]
 800b024:	f000 f93c 	bl	800b2a0 <USBD_CtlSendData>
        break;
 800b028:	e00c      	b.n	800b044 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800b02a:	687b      	ldr	r3, [r7, #4]
 800b02c:	3304      	adds	r3, #4
 800b02e:	2201      	movs	r2, #1
 800b030:	4619      	mov	r1, r3
 800b032:	6878      	ldr	r0, [r7, #4]
 800b034:	f000 f934 	bl	800b2a0 <USBD_CtlSendData>
        break;
 800b038:	e004      	b.n	800b044 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800b03a:	6839      	ldr	r1, [r7, #0]
 800b03c:	6878      	ldr	r0, [r7, #4]
 800b03e:	f000 f8be 	bl	800b1be <USBD_CtlError>
        break;
 800b042:	bf00      	nop
}
 800b044:	bf00      	nop
 800b046:	3708      	adds	r7, #8
 800b048:	46bd      	mov	sp, r7
 800b04a:	bd80      	pop	{r7, pc}

0800b04c <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b04c:	b580      	push	{r7, lr}
 800b04e:	b082      	sub	sp, #8
 800b050:	af00      	add	r7, sp, #0
 800b052:	6078      	str	r0, [r7, #4]
 800b054:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800b056:	687b      	ldr	r3, [r7, #4]
 800b058:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b05c:	b2db      	uxtb	r3, r3
 800b05e:	3b01      	subs	r3, #1
 800b060:	2b02      	cmp	r3, #2
 800b062:	d81e      	bhi.n	800b0a2 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800b064:	683b      	ldr	r3, [r7, #0]
 800b066:	88db      	ldrh	r3, [r3, #6]
 800b068:	2b02      	cmp	r3, #2
 800b06a:	d004      	beq.n	800b076 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800b06c:	6839      	ldr	r1, [r7, #0]
 800b06e:	6878      	ldr	r0, [r7, #4]
 800b070:	f000 f8a5 	bl	800b1be <USBD_CtlError>
        break;
 800b074:	e01a      	b.n	800b0ac <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800b076:	687b      	ldr	r3, [r7, #4]
 800b078:	2201      	movs	r2, #1
 800b07a:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800b07c:	687b      	ldr	r3, [r7, #4]
 800b07e:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 800b082:	2b00      	cmp	r3, #0
 800b084:	d005      	beq.n	800b092 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800b086:	687b      	ldr	r3, [r7, #4]
 800b088:	68db      	ldr	r3, [r3, #12]
 800b08a:	f043 0202 	orr.w	r2, r3, #2
 800b08e:	687b      	ldr	r3, [r7, #4]
 800b090:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800b092:	687b      	ldr	r3, [r7, #4]
 800b094:	330c      	adds	r3, #12
 800b096:	2202      	movs	r2, #2
 800b098:	4619      	mov	r1, r3
 800b09a:	6878      	ldr	r0, [r7, #4]
 800b09c:	f000 f900 	bl	800b2a0 <USBD_CtlSendData>
      break;
 800b0a0:	e004      	b.n	800b0ac <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800b0a2:	6839      	ldr	r1, [r7, #0]
 800b0a4:	6878      	ldr	r0, [r7, #4]
 800b0a6:	f000 f88a 	bl	800b1be <USBD_CtlError>
      break;
 800b0aa:	bf00      	nop
  }
}
 800b0ac:	bf00      	nop
 800b0ae:	3708      	adds	r7, #8
 800b0b0:	46bd      	mov	sp, r7
 800b0b2:	bd80      	pop	{r7, pc}

0800b0b4 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b0b4:	b580      	push	{r7, lr}
 800b0b6:	b082      	sub	sp, #8
 800b0b8:	af00      	add	r7, sp, #0
 800b0ba:	6078      	str	r0, [r7, #4]
 800b0bc:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800b0be:	683b      	ldr	r3, [r7, #0]
 800b0c0:	885b      	ldrh	r3, [r3, #2]
 800b0c2:	2b01      	cmp	r3, #1
 800b0c4:	d107      	bne.n	800b0d6 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800b0c6:	687b      	ldr	r3, [r7, #4]
 800b0c8:	2201      	movs	r2, #1
 800b0ca:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800b0ce:	6878      	ldr	r0, [r7, #4]
 800b0d0:	f000 f940 	bl	800b354 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800b0d4:	e013      	b.n	800b0fe <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800b0d6:	683b      	ldr	r3, [r7, #0]
 800b0d8:	885b      	ldrh	r3, [r3, #2]
 800b0da:	2b02      	cmp	r3, #2
 800b0dc:	d10b      	bne.n	800b0f6 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = req->wIndex >> 8;
 800b0de:	683b      	ldr	r3, [r7, #0]
 800b0e0:	889b      	ldrh	r3, [r3, #4]
 800b0e2:	0a1b      	lsrs	r3, r3, #8
 800b0e4:	b29b      	uxth	r3, r3
 800b0e6:	b2da      	uxtb	r2, r3
 800b0e8:	687b      	ldr	r3, [r7, #4]
 800b0ea:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800b0ee:	6878      	ldr	r0, [r7, #4]
 800b0f0:	f000 f930 	bl	800b354 <USBD_CtlSendStatus>
}
 800b0f4:	e003      	b.n	800b0fe <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800b0f6:	6839      	ldr	r1, [r7, #0]
 800b0f8:	6878      	ldr	r0, [r7, #4]
 800b0fa:	f000 f860 	bl	800b1be <USBD_CtlError>
}
 800b0fe:	bf00      	nop
 800b100:	3708      	adds	r7, #8
 800b102:	46bd      	mov	sp, r7
 800b104:	bd80      	pop	{r7, pc}

0800b106 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b106:	b580      	push	{r7, lr}
 800b108:	b082      	sub	sp, #8
 800b10a:	af00      	add	r7, sp, #0
 800b10c:	6078      	str	r0, [r7, #4]
 800b10e:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800b110:	687b      	ldr	r3, [r7, #4]
 800b112:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b116:	b2db      	uxtb	r3, r3
 800b118:	3b01      	subs	r3, #1
 800b11a:	2b02      	cmp	r3, #2
 800b11c:	d80b      	bhi.n	800b136 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800b11e:	683b      	ldr	r3, [r7, #0]
 800b120:	885b      	ldrh	r3, [r3, #2]
 800b122:	2b01      	cmp	r3, #1
 800b124:	d10c      	bne.n	800b140 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800b126:	687b      	ldr	r3, [r7, #4]
 800b128:	2200      	movs	r2, #0
 800b12a:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800b12e:	6878      	ldr	r0, [r7, #4]
 800b130:	f000 f910 	bl	800b354 <USBD_CtlSendStatus>
      }
      break;
 800b134:	e004      	b.n	800b140 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800b136:	6839      	ldr	r1, [r7, #0]
 800b138:	6878      	ldr	r0, [r7, #4]
 800b13a:	f000 f840 	bl	800b1be <USBD_CtlError>
      break;
 800b13e:	e000      	b.n	800b142 <USBD_ClrFeature+0x3c>
      break;
 800b140:	bf00      	nop
  }
}
 800b142:	bf00      	nop
 800b144:	3708      	adds	r7, #8
 800b146:	46bd      	mov	sp, r7
 800b148:	bd80      	pop	{r7, pc}

0800b14a <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800b14a:	b580      	push	{r7, lr}
 800b14c:	b084      	sub	sp, #16
 800b14e:	af00      	add	r7, sp, #0
 800b150:	6078      	str	r0, [r7, #4]
 800b152:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800b154:	683b      	ldr	r3, [r7, #0]
 800b156:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800b158:	68fb      	ldr	r3, [r7, #12]
 800b15a:	781a      	ldrb	r2, [r3, #0]
 800b15c:	687b      	ldr	r3, [r7, #4]
 800b15e:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800b160:	68fb      	ldr	r3, [r7, #12]
 800b162:	3301      	adds	r3, #1
 800b164:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800b166:	68fb      	ldr	r3, [r7, #12]
 800b168:	781a      	ldrb	r2, [r3, #0]
 800b16a:	687b      	ldr	r3, [r7, #4]
 800b16c:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800b16e:	68fb      	ldr	r3, [r7, #12]
 800b170:	3301      	adds	r3, #1
 800b172:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800b174:	68f8      	ldr	r0, [r7, #12]
 800b176:	f7ff fa41 	bl	800a5fc <SWAPBYTE>
 800b17a:	4603      	mov	r3, r0
 800b17c:	461a      	mov	r2, r3
 800b17e:	687b      	ldr	r3, [r7, #4]
 800b180:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800b182:	68fb      	ldr	r3, [r7, #12]
 800b184:	3301      	adds	r3, #1
 800b186:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800b188:	68fb      	ldr	r3, [r7, #12]
 800b18a:	3301      	adds	r3, #1
 800b18c:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800b18e:	68f8      	ldr	r0, [r7, #12]
 800b190:	f7ff fa34 	bl	800a5fc <SWAPBYTE>
 800b194:	4603      	mov	r3, r0
 800b196:	461a      	mov	r2, r3
 800b198:	687b      	ldr	r3, [r7, #4]
 800b19a:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800b19c:	68fb      	ldr	r3, [r7, #12]
 800b19e:	3301      	adds	r3, #1
 800b1a0:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800b1a2:	68fb      	ldr	r3, [r7, #12]
 800b1a4:	3301      	adds	r3, #1
 800b1a6:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800b1a8:	68f8      	ldr	r0, [r7, #12]
 800b1aa:	f7ff fa27 	bl	800a5fc <SWAPBYTE>
 800b1ae:	4603      	mov	r3, r0
 800b1b0:	461a      	mov	r2, r3
 800b1b2:	687b      	ldr	r3, [r7, #4]
 800b1b4:	80da      	strh	r2, [r3, #6]
}
 800b1b6:	bf00      	nop
 800b1b8:	3710      	adds	r7, #16
 800b1ba:	46bd      	mov	sp, r7
 800b1bc:	bd80      	pop	{r7, pc}

0800b1be <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b1be:	b580      	push	{r7, lr}
 800b1c0:	b082      	sub	sp, #8
 800b1c2:	af00      	add	r7, sp, #0
 800b1c4:	6078      	str	r0, [r7, #4]
 800b1c6:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800b1c8:	2180      	movs	r1, #128	; 0x80
 800b1ca:	6878      	ldr	r0, [r7, #4]
 800b1cc:	f003 fbf6 	bl	800e9bc <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800b1d0:	2100      	movs	r1, #0
 800b1d2:	6878      	ldr	r0, [r7, #4]
 800b1d4:	f003 fbf2 	bl	800e9bc <USBD_LL_StallEP>
}
 800b1d8:	bf00      	nop
 800b1da:	3708      	adds	r7, #8
 800b1dc:	46bd      	mov	sp, r7
 800b1de:	bd80      	pop	{r7, pc}

0800b1e0 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800b1e0:	b580      	push	{r7, lr}
 800b1e2:	b086      	sub	sp, #24
 800b1e4:	af00      	add	r7, sp, #0
 800b1e6:	60f8      	str	r0, [r7, #12]
 800b1e8:	60b9      	str	r1, [r7, #8]
 800b1ea:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800b1ec:	2300      	movs	r3, #0
 800b1ee:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800b1f0:	68fb      	ldr	r3, [r7, #12]
 800b1f2:	2b00      	cmp	r3, #0
 800b1f4:	d036      	beq.n	800b264 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 800b1f6:	68fb      	ldr	r3, [r7, #12]
 800b1f8:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800b1fa:	6938      	ldr	r0, [r7, #16]
 800b1fc:	f000 f836 	bl	800b26c <USBD_GetLen>
 800b200:	4603      	mov	r3, r0
 800b202:	3301      	adds	r3, #1
 800b204:	b29b      	uxth	r3, r3
 800b206:	005b      	lsls	r3, r3, #1
 800b208:	b29a      	uxth	r2, r3
 800b20a:	687b      	ldr	r3, [r7, #4]
 800b20c:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800b20e:	7dfb      	ldrb	r3, [r7, #23]
 800b210:	68ba      	ldr	r2, [r7, #8]
 800b212:	4413      	add	r3, r2
 800b214:	687a      	ldr	r2, [r7, #4]
 800b216:	7812      	ldrb	r2, [r2, #0]
 800b218:	701a      	strb	r2, [r3, #0]
  idx++;
 800b21a:	7dfb      	ldrb	r3, [r7, #23]
 800b21c:	3301      	adds	r3, #1
 800b21e:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800b220:	7dfb      	ldrb	r3, [r7, #23]
 800b222:	68ba      	ldr	r2, [r7, #8]
 800b224:	4413      	add	r3, r2
 800b226:	2203      	movs	r2, #3
 800b228:	701a      	strb	r2, [r3, #0]
  idx++;
 800b22a:	7dfb      	ldrb	r3, [r7, #23]
 800b22c:	3301      	adds	r3, #1
 800b22e:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800b230:	e013      	b.n	800b25a <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 800b232:	7dfb      	ldrb	r3, [r7, #23]
 800b234:	68ba      	ldr	r2, [r7, #8]
 800b236:	4413      	add	r3, r2
 800b238:	693a      	ldr	r2, [r7, #16]
 800b23a:	7812      	ldrb	r2, [r2, #0]
 800b23c:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800b23e:	693b      	ldr	r3, [r7, #16]
 800b240:	3301      	adds	r3, #1
 800b242:	613b      	str	r3, [r7, #16]
    idx++;
 800b244:	7dfb      	ldrb	r3, [r7, #23]
 800b246:	3301      	adds	r3, #1
 800b248:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800b24a:	7dfb      	ldrb	r3, [r7, #23]
 800b24c:	68ba      	ldr	r2, [r7, #8]
 800b24e:	4413      	add	r3, r2
 800b250:	2200      	movs	r2, #0
 800b252:	701a      	strb	r2, [r3, #0]
    idx++;
 800b254:	7dfb      	ldrb	r3, [r7, #23]
 800b256:	3301      	adds	r3, #1
 800b258:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800b25a:	693b      	ldr	r3, [r7, #16]
 800b25c:	781b      	ldrb	r3, [r3, #0]
 800b25e:	2b00      	cmp	r3, #0
 800b260:	d1e7      	bne.n	800b232 <USBD_GetString+0x52>
 800b262:	e000      	b.n	800b266 <USBD_GetString+0x86>
    return;
 800b264:	bf00      	nop
  }
}
 800b266:	3718      	adds	r7, #24
 800b268:	46bd      	mov	sp, r7
 800b26a:	bd80      	pop	{r7, pc}

0800b26c <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800b26c:	b480      	push	{r7}
 800b26e:	b085      	sub	sp, #20
 800b270:	af00      	add	r7, sp, #0
 800b272:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800b274:	2300      	movs	r3, #0
 800b276:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800b278:	687b      	ldr	r3, [r7, #4]
 800b27a:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800b27c:	e005      	b.n	800b28a <USBD_GetLen+0x1e>
  {
    len++;
 800b27e:	7bfb      	ldrb	r3, [r7, #15]
 800b280:	3301      	adds	r3, #1
 800b282:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800b284:	68bb      	ldr	r3, [r7, #8]
 800b286:	3301      	adds	r3, #1
 800b288:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800b28a:	68bb      	ldr	r3, [r7, #8]
 800b28c:	781b      	ldrb	r3, [r3, #0]
 800b28e:	2b00      	cmp	r3, #0
 800b290:	d1f5      	bne.n	800b27e <USBD_GetLen+0x12>
  }

  return len;
 800b292:	7bfb      	ldrb	r3, [r7, #15]
}
 800b294:	4618      	mov	r0, r3
 800b296:	3714      	adds	r7, #20
 800b298:	46bd      	mov	sp, r7
 800b29a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b29e:	4770      	bx	lr

0800b2a0 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800b2a0:	b580      	push	{r7, lr}
 800b2a2:	b084      	sub	sp, #16
 800b2a4:	af00      	add	r7, sp, #0
 800b2a6:	60f8      	str	r0, [r7, #12]
 800b2a8:	60b9      	str	r1, [r7, #8]
 800b2aa:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800b2ac:	68fb      	ldr	r3, [r7, #12]
 800b2ae:	2202      	movs	r2, #2
 800b2b0:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 800b2b4:	68fb      	ldr	r3, [r7, #12]
 800b2b6:	687a      	ldr	r2, [r7, #4]
 800b2b8:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800b2ba:	68fb      	ldr	r3, [r7, #12]
 800b2bc:	687a      	ldr	r2, [r7, #4]
 800b2be:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800b2c0:	687b      	ldr	r3, [r7, #4]
 800b2c2:	68ba      	ldr	r2, [r7, #8]
 800b2c4:	2100      	movs	r1, #0
 800b2c6:	68f8      	ldr	r0, [r7, #12]
 800b2c8:	f003 fc01 	bl	800eace <USBD_LL_Transmit>

  return USBD_OK;
 800b2cc:	2300      	movs	r3, #0
}
 800b2ce:	4618      	mov	r0, r3
 800b2d0:	3710      	adds	r7, #16
 800b2d2:	46bd      	mov	sp, r7
 800b2d4:	bd80      	pop	{r7, pc}

0800b2d6 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800b2d6:	b580      	push	{r7, lr}
 800b2d8:	b084      	sub	sp, #16
 800b2da:	af00      	add	r7, sp, #0
 800b2dc:	60f8      	str	r0, [r7, #12]
 800b2de:	60b9      	str	r1, [r7, #8]
 800b2e0:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800b2e2:	687b      	ldr	r3, [r7, #4]
 800b2e4:	68ba      	ldr	r2, [r7, #8]
 800b2e6:	2100      	movs	r1, #0
 800b2e8:	68f8      	ldr	r0, [r7, #12]
 800b2ea:	f003 fbf0 	bl	800eace <USBD_LL_Transmit>

  return USBD_OK;
 800b2ee:	2300      	movs	r3, #0
}
 800b2f0:	4618      	mov	r0, r3
 800b2f2:	3710      	adds	r7, #16
 800b2f4:	46bd      	mov	sp, r7
 800b2f6:	bd80      	pop	{r7, pc}

0800b2f8 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800b2f8:	b580      	push	{r7, lr}
 800b2fa:	b084      	sub	sp, #16
 800b2fc:	af00      	add	r7, sp, #0
 800b2fe:	60f8      	str	r0, [r7, #12]
 800b300:	60b9      	str	r1, [r7, #8]
 800b302:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800b304:	68fb      	ldr	r3, [r7, #12]
 800b306:	2203      	movs	r2, #3
 800b308:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 800b30c:	68fb      	ldr	r3, [r7, #12]
 800b30e:	687a      	ldr	r2, [r7, #4]
 800b310:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800b314:	68fb      	ldr	r3, [r7, #12]
 800b316:	687a      	ldr	r2, [r7, #4]
 800b318:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800b31c:	687b      	ldr	r3, [r7, #4]
 800b31e:	68ba      	ldr	r2, [r7, #8]
 800b320:	2100      	movs	r1, #0
 800b322:	68f8      	ldr	r0, [r7, #12]
 800b324:	f003 fbf4 	bl	800eb10 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800b328:	2300      	movs	r3, #0
}
 800b32a:	4618      	mov	r0, r3
 800b32c:	3710      	adds	r7, #16
 800b32e:	46bd      	mov	sp, r7
 800b330:	bd80      	pop	{r7, pc}

0800b332 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800b332:	b580      	push	{r7, lr}
 800b334:	b084      	sub	sp, #16
 800b336:	af00      	add	r7, sp, #0
 800b338:	60f8      	str	r0, [r7, #12]
 800b33a:	60b9      	str	r1, [r7, #8]
 800b33c:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800b33e:	687b      	ldr	r3, [r7, #4]
 800b340:	68ba      	ldr	r2, [r7, #8]
 800b342:	2100      	movs	r1, #0
 800b344:	68f8      	ldr	r0, [r7, #12]
 800b346:	f003 fbe3 	bl	800eb10 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800b34a:	2300      	movs	r3, #0
}
 800b34c:	4618      	mov	r0, r3
 800b34e:	3710      	adds	r7, #16
 800b350:	46bd      	mov	sp, r7
 800b352:	bd80      	pop	{r7, pc}

0800b354 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800b354:	b580      	push	{r7, lr}
 800b356:	b082      	sub	sp, #8
 800b358:	af00      	add	r7, sp, #0
 800b35a:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800b35c:	687b      	ldr	r3, [r7, #4]
 800b35e:	2204      	movs	r2, #4
 800b360:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800b364:	2300      	movs	r3, #0
 800b366:	2200      	movs	r2, #0
 800b368:	2100      	movs	r1, #0
 800b36a:	6878      	ldr	r0, [r7, #4]
 800b36c:	f003 fbaf 	bl	800eace <USBD_LL_Transmit>

  return USBD_OK;
 800b370:	2300      	movs	r3, #0
}
 800b372:	4618      	mov	r0, r3
 800b374:	3708      	adds	r7, #8
 800b376:	46bd      	mov	sp, r7
 800b378:	bd80      	pop	{r7, pc}

0800b37a <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800b37a:	b580      	push	{r7, lr}
 800b37c:	b082      	sub	sp, #8
 800b37e:	af00      	add	r7, sp, #0
 800b380:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800b382:	687b      	ldr	r3, [r7, #4]
 800b384:	2205      	movs	r2, #5
 800b386:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800b38a:	2300      	movs	r3, #0
 800b38c:	2200      	movs	r2, #0
 800b38e:	2100      	movs	r1, #0
 800b390:	6878      	ldr	r0, [r7, #4]
 800b392:	f003 fbbd 	bl	800eb10 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800b396:	2300      	movs	r3, #0
}
 800b398:	4618      	mov	r0, r3
 800b39a:	3708      	adds	r7, #8
 800b39c:	46bd      	mov	sp, r7
 800b39e:	bd80      	pop	{r7, pc}

0800b3a0 <__NVIC_SetPriority>:
{
 800b3a0:	b480      	push	{r7}
 800b3a2:	b083      	sub	sp, #12
 800b3a4:	af00      	add	r7, sp, #0
 800b3a6:	4603      	mov	r3, r0
 800b3a8:	6039      	str	r1, [r7, #0]
 800b3aa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800b3ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b3b0:	2b00      	cmp	r3, #0
 800b3b2:	db0a      	blt.n	800b3ca <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800b3b4:	683b      	ldr	r3, [r7, #0]
 800b3b6:	b2da      	uxtb	r2, r3
 800b3b8:	490c      	ldr	r1, [pc, #48]	; (800b3ec <__NVIC_SetPriority+0x4c>)
 800b3ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b3be:	0112      	lsls	r2, r2, #4
 800b3c0:	b2d2      	uxtb	r2, r2
 800b3c2:	440b      	add	r3, r1
 800b3c4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800b3c8:	e00a      	b.n	800b3e0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800b3ca:	683b      	ldr	r3, [r7, #0]
 800b3cc:	b2da      	uxtb	r2, r3
 800b3ce:	4908      	ldr	r1, [pc, #32]	; (800b3f0 <__NVIC_SetPriority+0x50>)
 800b3d0:	79fb      	ldrb	r3, [r7, #7]
 800b3d2:	f003 030f 	and.w	r3, r3, #15
 800b3d6:	3b04      	subs	r3, #4
 800b3d8:	0112      	lsls	r2, r2, #4
 800b3da:	b2d2      	uxtb	r2, r2
 800b3dc:	440b      	add	r3, r1
 800b3de:	761a      	strb	r2, [r3, #24]
}
 800b3e0:	bf00      	nop
 800b3e2:	370c      	adds	r7, #12
 800b3e4:	46bd      	mov	sp, r7
 800b3e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3ea:	4770      	bx	lr
 800b3ec:	e000e100 	.word	0xe000e100
 800b3f0:	e000ed00 	.word	0xe000ed00

0800b3f4 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800b3f4:	b580      	push	{r7, lr}
 800b3f6:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800b3f8:	4b05      	ldr	r3, [pc, #20]	; (800b410 <SysTick_Handler+0x1c>)
 800b3fa:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800b3fc:	f001 feb2 	bl	800d164 <xTaskGetSchedulerState>
 800b400:	4603      	mov	r3, r0
 800b402:	2b01      	cmp	r3, #1
 800b404:	d001      	beq.n	800b40a <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800b406:	f002 fc97 	bl	800dd38 <xPortSysTickHandler>
  }
}
 800b40a:	bf00      	nop
 800b40c:	bd80      	pop	{r7, pc}
 800b40e:	bf00      	nop
 800b410:	e000e010 	.word	0xe000e010

0800b414 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800b414:	b580      	push	{r7, lr}
 800b416:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800b418:	2100      	movs	r1, #0
 800b41a:	f06f 0004 	mvn.w	r0, #4
 800b41e:	f7ff ffbf 	bl	800b3a0 <__NVIC_SetPriority>
#endif
}
 800b422:	bf00      	nop
 800b424:	bd80      	pop	{r7, pc}
	...

0800b428 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800b428:	b480      	push	{r7}
 800b42a:	b083      	sub	sp, #12
 800b42c:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b42e:	f3ef 8305 	mrs	r3, IPSR
 800b432:	603b      	str	r3, [r7, #0]
  return(result);
 800b434:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800b436:	2b00      	cmp	r3, #0
 800b438:	d003      	beq.n	800b442 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800b43a:	f06f 0305 	mvn.w	r3, #5
 800b43e:	607b      	str	r3, [r7, #4]
 800b440:	e00c      	b.n	800b45c <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800b442:	4b0a      	ldr	r3, [pc, #40]	; (800b46c <osKernelInitialize+0x44>)
 800b444:	681b      	ldr	r3, [r3, #0]
 800b446:	2b00      	cmp	r3, #0
 800b448:	d105      	bne.n	800b456 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800b44a:	4b08      	ldr	r3, [pc, #32]	; (800b46c <osKernelInitialize+0x44>)
 800b44c:	2201      	movs	r2, #1
 800b44e:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800b450:	2300      	movs	r3, #0
 800b452:	607b      	str	r3, [r7, #4]
 800b454:	e002      	b.n	800b45c <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800b456:	f04f 33ff 	mov.w	r3, #4294967295
 800b45a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800b45c:	687b      	ldr	r3, [r7, #4]
}
 800b45e:	4618      	mov	r0, r3
 800b460:	370c      	adds	r7, #12
 800b462:	46bd      	mov	sp, r7
 800b464:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b468:	4770      	bx	lr
 800b46a:	bf00      	nop
 800b46c:	2000089c 	.word	0x2000089c

0800b470 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800b470:	b580      	push	{r7, lr}
 800b472:	b082      	sub	sp, #8
 800b474:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b476:	f3ef 8305 	mrs	r3, IPSR
 800b47a:	603b      	str	r3, [r7, #0]
  return(result);
 800b47c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800b47e:	2b00      	cmp	r3, #0
 800b480:	d003      	beq.n	800b48a <osKernelStart+0x1a>
    stat = osErrorISR;
 800b482:	f06f 0305 	mvn.w	r3, #5
 800b486:	607b      	str	r3, [r7, #4]
 800b488:	e010      	b.n	800b4ac <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800b48a:	4b0b      	ldr	r3, [pc, #44]	; (800b4b8 <osKernelStart+0x48>)
 800b48c:	681b      	ldr	r3, [r3, #0]
 800b48e:	2b01      	cmp	r3, #1
 800b490:	d109      	bne.n	800b4a6 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800b492:	f7ff ffbf 	bl	800b414 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800b496:	4b08      	ldr	r3, [pc, #32]	; (800b4b8 <osKernelStart+0x48>)
 800b498:	2202      	movs	r2, #2
 800b49a:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800b49c:	f001 fa1a 	bl	800c8d4 <vTaskStartScheduler>
      stat = osOK;
 800b4a0:	2300      	movs	r3, #0
 800b4a2:	607b      	str	r3, [r7, #4]
 800b4a4:	e002      	b.n	800b4ac <osKernelStart+0x3c>
    } else {
      stat = osError;
 800b4a6:	f04f 33ff 	mov.w	r3, #4294967295
 800b4aa:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800b4ac:	687b      	ldr	r3, [r7, #4]
}
 800b4ae:	4618      	mov	r0, r3
 800b4b0:	3708      	adds	r7, #8
 800b4b2:	46bd      	mov	sp, r7
 800b4b4:	bd80      	pop	{r7, pc}
 800b4b6:	bf00      	nop
 800b4b8:	2000089c 	.word	0x2000089c

0800b4bc <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800b4bc:	b580      	push	{r7, lr}
 800b4be:	b08e      	sub	sp, #56	; 0x38
 800b4c0:	af04      	add	r7, sp, #16
 800b4c2:	60f8      	str	r0, [r7, #12]
 800b4c4:	60b9      	str	r1, [r7, #8]
 800b4c6:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800b4c8:	2300      	movs	r3, #0
 800b4ca:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b4cc:	f3ef 8305 	mrs	r3, IPSR
 800b4d0:	617b      	str	r3, [r7, #20]
  return(result);
 800b4d2:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800b4d4:	2b00      	cmp	r3, #0
 800b4d6:	d17f      	bne.n	800b5d8 <osThreadNew+0x11c>
 800b4d8:	68fb      	ldr	r3, [r7, #12]
 800b4da:	2b00      	cmp	r3, #0
 800b4dc:	d07c      	beq.n	800b5d8 <osThreadNew+0x11c>
    stack = configMINIMAL_STACK_SIZE;
 800b4de:	f44f 7380 	mov.w	r3, #256	; 0x100
 800b4e2:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800b4e4:	2318      	movs	r3, #24
 800b4e6:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800b4e8:	2300      	movs	r3, #0
 800b4ea:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 800b4ec:	f04f 33ff 	mov.w	r3, #4294967295
 800b4f0:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800b4f2:	687b      	ldr	r3, [r7, #4]
 800b4f4:	2b00      	cmp	r3, #0
 800b4f6:	d045      	beq.n	800b584 <osThreadNew+0xc8>
      if (attr->name != NULL) {
 800b4f8:	687b      	ldr	r3, [r7, #4]
 800b4fa:	681b      	ldr	r3, [r3, #0]
 800b4fc:	2b00      	cmp	r3, #0
 800b4fe:	d002      	beq.n	800b506 <osThreadNew+0x4a>
        name = attr->name;
 800b500:	687b      	ldr	r3, [r7, #4]
 800b502:	681b      	ldr	r3, [r3, #0]
 800b504:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 800b506:	687b      	ldr	r3, [r7, #4]
 800b508:	699b      	ldr	r3, [r3, #24]
 800b50a:	2b00      	cmp	r3, #0
 800b50c:	d002      	beq.n	800b514 <osThreadNew+0x58>
        prio = (UBaseType_t)attr->priority;
 800b50e:	687b      	ldr	r3, [r7, #4]
 800b510:	699b      	ldr	r3, [r3, #24]
 800b512:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800b514:	69fb      	ldr	r3, [r7, #28]
 800b516:	2b00      	cmp	r3, #0
 800b518:	d008      	beq.n	800b52c <osThreadNew+0x70>
 800b51a:	69fb      	ldr	r3, [r7, #28]
 800b51c:	2b38      	cmp	r3, #56	; 0x38
 800b51e:	d805      	bhi.n	800b52c <osThreadNew+0x70>
 800b520:	687b      	ldr	r3, [r7, #4]
 800b522:	685b      	ldr	r3, [r3, #4]
 800b524:	f003 0301 	and.w	r3, r3, #1
 800b528:	2b00      	cmp	r3, #0
 800b52a:	d001      	beq.n	800b530 <osThreadNew+0x74>
        return (NULL);
 800b52c:	2300      	movs	r3, #0
 800b52e:	e054      	b.n	800b5da <osThreadNew+0x11e>
      }

      if (attr->stack_size > 0U) {
 800b530:	687b      	ldr	r3, [r7, #4]
 800b532:	695b      	ldr	r3, [r3, #20]
 800b534:	2b00      	cmp	r3, #0
 800b536:	d003      	beq.n	800b540 <osThreadNew+0x84>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800b538:	687b      	ldr	r3, [r7, #4]
 800b53a:	695b      	ldr	r3, [r3, #20]
 800b53c:	089b      	lsrs	r3, r3, #2
 800b53e:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800b540:	687b      	ldr	r3, [r7, #4]
 800b542:	689b      	ldr	r3, [r3, #8]
 800b544:	2b00      	cmp	r3, #0
 800b546:	d00e      	beq.n	800b566 <osThreadNew+0xaa>
 800b548:	687b      	ldr	r3, [r7, #4]
 800b54a:	68db      	ldr	r3, [r3, #12]
 800b54c:	2b6b      	cmp	r3, #107	; 0x6b
 800b54e:	d90a      	bls.n	800b566 <osThreadNew+0xaa>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800b550:	687b      	ldr	r3, [r7, #4]
 800b552:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800b554:	2b00      	cmp	r3, #0
 800b556:	d006      	beq.n	800b566 <osThreadNew+0xaa>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800b558:	687b      	ldr	r3, [r7, #4]
 800b55a:	695b      	ldr	r3, [r3, #20]
 800b55c:	2b00      	cmp	r3, #0
 800b55e:	d002      	beq.n	800b566 <osThreadNew+0xaa>
        mem = 1;
 800b560:	2301      	movs	r3, #1
 800b562:	61bb      	str	r3, [r7, #24]
 800b564:	e010      	b.n	800b588 <osThreadNew+0xcc>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800b566:	687b      	ldr	r3, [r7, #4]
 800b568:	689b      	ldr	r3, [r3, #8]
 800b56a:	2b00      	cmp	r3, #0
 800b56c:	d10c      	bne.n	800b588 <osThreadNew+0xcc>
 800b56e:	687b      	ldr	r3, [r7, #4]
 800b570:	68db      	ldr	r3, [r3, #12]
 800b572:	2b00      	cmp	r3, #0
 800b574:	d108      	bne.n	800b588 <osThreadNew+0xcc>
 800b576:	687b      	ldr	r3, [r7, #4]
 800b578:	691b      	ldr	r3, [r3, #16]
 800b57a:	2b00      	cmp	r3, #0
 800b57c:	d104      	bne.n	800b588 <osThreadNew+0xcc>
          mem = 0;
 800b57e:	2300      	movs	r3, #0
 800b580:	61bb      	str	r3, [r7, #24]
 800b582:	e001      	b.n	800b588 <osThreadNew+0xcc>
        }
      }
    }
    else {
      mem = 0;
 800b584:	2300      	movs	r3, #0
 800b586:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800b588:	69bb      	ldr	r3, [r7, #24]
 800b58a:	2b01      	cmp	r3, #1
 800b58c:	d110      	bne.n	800b5b0 <osThreadNew+0xf4>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800b58e:	687b      	ldr	r3, [r7, #4]
 800b590:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800b592:	687a      	ldr	r2, [r7, #4]
 800b594:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800b596:	9202      	str	r2, [sp, #8]
 800b598:	9301      	str	r3, [sp, #4]
 800b59a:	69fb      	ldr	r3, [r7, #28]
 800b59c:	9300      	str	r3, [sp, #0]
 800b59e:	68bb      	ldr	r3, [r7, #8]
 800b5a0:	6a3a      	ldr	r2, [r7, #32]
 800b5a2:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800b5a4:	68f8      	ldr	r0, [r7, #12]
 800b5a6:	f000 feb9 	bl	800c31c <xTaskCreateStatic>
 800b5aa:	4603      	mov	r3, r0
 800b5ac:	613b      	str	r3, [r7, #16]
 800b5ae:	e013      	b.n	800b5d8 <osThreadNew+0x11c>
      #endif
    }
    else {
      if (mem == 0) {
 800b5b0:	69bb      	ldr	r3, [r7, #24]
 800b5b2:	2b00      	cmp	r3, #0
 800b5b4:	d110      	bne.n	800b5d8 <osThreadNew+0x11c>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800b5b6:	6a3b      	ldr	r3, [r7, #32]
 800b5b8:	b29a      	uxth	r2, r3
 800b5ba:	f107 0310 	add.w	r3, r7, #16
 800b5be:	9301      	str	r3, [sp, #4]
 800b5c0:	69fb      	ldr	r3, [r7, #28]
 800b5c2:	9300      	str	r3, [sp, #0]
 800b5c4:	68bb      	ldr	r3, [r7, #8]
 800b5c6:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800b5c8:	68f8      	ldr	r0, [r7, #12]
 800b5ca:	f000 ff04 	bl	800c3d6 <xTaskCreate>
 800b5ce:	4603      	mov	r3, r0
 800b5d0:	2b01      	cmp	r3, #1
 800b5d2:	d001      	beq.n	800b5d8 <osThreadNew+0x11c>
            hTask = NULL;
 800b5d4:	2300      	movs	r3, #0
 800b5d6:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800b5d8:	693b      	ldr	r3, [r7, #16]
}
 800b5da:	4618      	mov	r0, r3
 800b5dc:	3728      	adds	r7, #40	; 0x28
 800b5de:	46bd      	mov	sp, r7
 800b5e0:	bd80      	pop	{r7, pc}

0800b5e2 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800b5e2:	b580      	push	{r7, lr}
 800b5e4:	b084      	sub	sp, #16
 800b5e6:	af00      	add	r7, sp, #0
 800b5e8:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b5ea:	f3ef 8305 	mrs	r3, IPSR
 800b5ee:	60bb      	str	r3, [r7, #8]
  return(result);
 800b5f0:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800b5f2:	2b00      	cmp	r3, #0
 800b5f4:	d003      	beq.n	800b5fe <osDelay+0x1c>
    stat = osErrorISR;
 800b5f6:	f06f 0305 	mvn.w	r3, #5
 800b5fa:	60fb      	str	r3, [r7, #12]
 800b5fc:	e007      	b.n	800b60e <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800b5fe:	2300      	movs	r3, #0
 800b600:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800b602:	687b      	ldr	r3, [r7, #4]
 800b604:	2b00      	cmp	r3, #0
 800b606:	d002      	beq.n	800b60e <osDelay+0x2c>
      vTaskDelay(ticks);
 800b608:	6878      	ldr	r0, [r7, #4]
 800b60a:	f001 f829 	bl	800c660 <vTaskDelay>
    }
  }

  return (stat);
 800b60e:	68fb      	ldr	r3, [r7, #12]
}
 800b610:	4618      	mov	r0, r3
 800b612:	3710      	adds	r7, #16
 800b614:	46bd      	mov	sp, r7
 800b616:	bd80      	pop	{r7, pc}

0800b618 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 800b618:	b580      	push	{r7, lr}
 800b61a:	b08a      	sub	sp, #40	; 0x28
 800b61c:	af02      	add	r7, sp, #8
 800b61e:	60f8      	str	r0, [r7, #12]
 800b620:	60b9      	str	r1, [r7, #8]
 800b622:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 800b624:	2300      	movs	r3, #0
 800b626:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b628:	f3ef 8305 	mrs	r3, IPSR
 800b62c:	613b      	str	r3, [r7, #16]
  return(result);
 800b62e:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 800b630:	2b00      	cmp	r3, #0
 800b632:	d15f      	bne.n	800b6f4 <osMessageQueueNew+0xdc>
 800b634:	68fb      	ldr	r3, [r7, #12]
 800b636:	2b00      	cmp	r3, #0
 800b638:	d05c      	beq.n	800b6f4 <osMessageQueueNew+0xdc>
 800b63a:	68bb      	ldr	r3, [r7, #8]
 800b63c:	2b00      	cmp	r3, #0
 800b63e:	d059      	beq.n	800b6f4 <osMessageQueueNew+0xdc>
    mem = -1;
 800b640:	f04f 33ff 	mov.w	r3, #4294967295
 800b644:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800b646:	687b      	ldr	r3, [r7, #4]
 800b648:	2b00      	cmp	r3, #0
 800b64a:	d029      	beq.n	800b6a0 <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800b64c:	687b      	ldr	r3, [r7, #4]
 800b64e:	689b      	ldr	r3, [r3, #8]
 800b650:	2b00      	cmp	r3, #0
 800b652:	d012      	beq.n	800b67a <osMessageQueueNew+0x62>
 800b654:	687b      	ldr	r3, [r7, #4]
 800b656:	68db      	ldr	r3, [r3, #12]
 800b658:	2b4f      	cmp	r3, #79	; 0x4f
 800b65a:	d90e      	bls.n	800b67a <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800b65c:	687b      	ldr	r3, [r7, #4]
 800b65e:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800b660:	2b00      	cmp	r3, #0
 800b662:	d00a      	beq.n	800b67a <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800b664:	687b      	ldr	r3, [r7, #4]
 800b666:	695a      	ldr	r2, [r3, #20]
 800b668:	68fb      	ldr	r3, [r7, #12]
 800b66a:	68b9      	ldr	r1, [r7, #8]
 800b66c:	fb01 f303 	mul.w	r3, r1, r3
 800b670:	429a      	cmp	r2, r3
 800b672:	d302      	bcc.n	800b67a <osMessageQueueNew+0x62>
        mem = 1;
 800b674:	2301      	movs	r3, #1
 800b676:	61bb      	str	r3, [r7, #24]
 800b678:	e014      	b.n	800b6a4 <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800b67a:	687b      	ldr	r3, [r7, #4]
 800b67c:	689b      	ldr	r3, [r3, #8]
 800b67e:	2b00      	cmp	r3, #0
 800b680:	d110      	bne.n	800b6a4 <osMessageQueueNew+0x8c>
 800b682:	687b      	ldr	r3, [r7, #4]
 800b684:	68db      	ldr	r3, [r3, #12]
 800b686:	2b00      	cmp	r3, #0
 800b688:	d10c      	bne.n	800b6a4 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800b68a:	687b      	ldr	r3, [r7, #4]
 800b68c:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800b68e:	2b00      	cmp	r3, #0
 800b690:	d108      	bne.n	800b6a4 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800b692:	687b      	ldr	r3, [r7, #4]
 800b694:	695b      	ldr	r3, [r3, #20]
 800b696:	2b00      	cmp	r3, #0
 800b698:	d104      	bne.n	800b6a4 <osMessageQueueNew+0x8c>
          mem = 0;
 800b69a:	2300      	movs	r3, #0
 800b69c:	61bb      	str	r3, [r7, #24]
 800b69e:	e001      	b.n	800b6a4 <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 800b6a0:	2300      	movs	r3, #0
 800b6a2:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800b6a4:	69bb      	ldr	r3, [r7, #24]
 800b6a6:	2b01      	cmp	r3, #1
 800b6a8:	d10b      	bne.n	800b6c2 <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 800b6aa:	687b      	ldr	r3, [r7, #4]
 800b6ac:	691a      	ldr	r2, [r3, #16]
 800b6ae:	687b      	ldr	r3, [r7, #4]
 800b6b0:	689b      	ldr	r3, [r3, #8]
 800b6b2:	2100      	movs	r1, #0
 800b6b4:	9100      	str	r1, [sp, #0]
 800b6b6:	68b9      	ldr	r1, [r7, #8]
 800b6b8:	68f8      	ldr	r0, [r7, #12]
 800b6ba:	f000 f971 	bl	800b9a0 <xQueueGenericCreateStatic>
 800b6be:	61f8      	str	r0, [r7, #28]
 800b6c0:	e008      	b.n	800b6d4 <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 800b6c2:	69bb      	ldr	r3, [r7, #24]
 800b6c4:	2b00      	cmp	r3, #0
 800b6c6:	d105      	bne.n	800b6d4 <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 800b6c8:	2200      	movs	r2, #0
 800b6ca:	68b9      	ldr	r1, [r7, #8]
 800b6cc:	68f8      	ldr	r0, [r7, #12]
 800b6ce:	f000 f9df 	bl	800ba90 <xQueueGenericCreate>
 800b6d2:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 800b6d4:	69fb      	ldr	r3, [r7, #28]
 800b6d6:	2b00      	cmp	r3, #0
 800b6d8:	d00c      	beq.n	800b6f4 <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 800b6da:	687b      	ldr	r3, [r7, #4]
 800b6dc:	2b00      	cmp	r3, #0
 800b6de:	d003      	beq.n	800b6e8 <osMessageQueueNew+0xd0>
        name = attr->name;
 800b6e0:	687b      	ldr	r3, [r7, #4]
 800b6e2:	681b      	ldr	r3, [r3, #0]
 800b6e4:	617b      	str	r3, [r7, #20]
 800b6e6:	e001      	b.n	800b6ec <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 800b6e8:	2300      	movs	r3, #0
 800b6ea:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 800b6ec:	6979      	ldr	r1, [r7, #20]
 800b6ee:	69f8      	ldr	r0, [r7, #28]
 800b6f0:	f000 fdb6 	bl	800c260 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 800b6f4:	69fb      	ldr	r3, [r7, #28]
}
 800b6f6:	4618      	mov	r0, r3
 800b6f8:	3720      	adds	r7, #32
 800b6fa:	46bd      	mov	sp, r7
 800b6fc:	bd80      	pop	{r7, pc}
	...

0800b700 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800b700:	b480      	push	{r7}
 800b702:	b085      	sub	sp, #20
 800b704:	af00      	add	r7, sp, #0
 800b706:	60f8      	str	r0, [r7, #12]
 800b708:	60b9      	str	r1, [r7, #8]
 800b70a:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800b70c:	68fb      	ldr	r3, [r7, #12]
 800b70e:	4a07      	ldr	r2, [pc, #28]	; (800b72c <vApplicationGetIdleTaskMemory+0x2c>)
 800b710:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800b712:	68bb      	ldr	r3, [r7, #8]
 800b714:	4a06      	ldr	r2, [pc, #24]	; (800b730 <vApplicationGetIdleTaskMemory+0x30>)
 800b716:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800b718:	687b      	ldr	r3, [r7, #4]
 800b71a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800b71e:	601a      	str	r2, [r3, #0]
}
 800b720:	bf00      	nop
 800b722:	3714      	adds	r7, #20
 800b724:	46bd      	mov	sp, r7
 800b726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b72a:	4770      	bx	lr
 800b72c:	200008a0 	.word	0x200008a0
 800b730:	2000090c 	.word	0x2000090c

0800b734 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800b734:	b480      	push	{r7}
 800b736:	b085      	sub	sp, #20
 800b738:	af00      	add	r7, sp, #0
 800b73a:	60f8      	str	r0, [r7, #12]
 800b73c:	60b9      	str	r1, [r7, #8]
 800b73e:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800b740:	68fb      	ldr	r3, [r7, #12]
 800b742:	4a07      	ldr	r2, [pc, #28]	; (800b760 <vApplicationGetTimerTaskMemory+0x2c>)
 800b744:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800b746:	68bb      	ldr	r3, [r7, #8]
 800b748:	4a06      	ldr	r2, [pc, #24]	; (800b764 <vApplicationGetTimerTaskMemory+0x30>)
 800b74a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800b74c:	687b      	ldr	r3, [r7, #4]
 800b74e:	f44f 7200 	mov.w	r2, #512	; 0x200
 800b752:	601a      	str	r2, [r3, #0]
}
 800b754:	bf00      	nop
 800b756:	3714      	adds	r7, #20
 800b758:	46bd      	mov	sp, r7
 800b75a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b75e:	4770      	bx	lr
 800b760:	20000d0c 	.word	0x20000d0c
 800b764:	20000d78 	.word	0x20000d78

0800b768 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800b768:	b480      	push	{r7}
 800b76a:	b083      	sub	sp, #12
 800b76c:	af00      	add	r7, sp, #0
 800b76e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800b770:	687b      	ldr	r3, [r7, #4]
 800b772:	f103 0208 	add.w	r2, r3, #8
 800b776:	687b      	ldr	r3, [r7, #4]
 800b778:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800b77a:	687b      	ldr	r3, [r7, #4]
 800b77c:	f04f 32ff 	mov.w	r2, #4294967295
 800b780:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800b782:	687b      	ldr	r3, [r7, #4]
 800b784:	f103 0208 	add.w	r2, r3, #8
 800b788:	687b      	ldr	r3, [r7, #4]
 800b78a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800b78c:	687b      	ldr	r3, [r7, #4]
 800b78e:	f103 0208 	add.w	r2, r3, #8
 800b792:	687b      	ldr	r3, [r7, #4]
 800b794:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800b796:	687b      	ldr	r3, [r7, #4]
 800b798:	2200      	movs	r2, #0
 800b79a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800b79c:	bf00      	nop
 800b79e:	370c      	adds	r7, #12
 800b7a0:	46bd      	mov	sp, r7
 800b7a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7a6:	4770      	bx	lr

0800b7a8 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800b7a8:	b480      	push	{r7}
 800b7aa:	b083      	sub	sp, #12
 800b7ac:	af00      	add	r7, sp, #0
 800b7ae:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800b7b0:	687b      	ldr	r3, [r7, #4]
 800b7b2:	2200      	movs	r2, #0
 800b7b4:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800b7b6:	bf00      	nop
 800b7b8:	370c      	adds	r7, #12
 800b7ba:	46bd      	mov	sp, r7
 800b7bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7c0:	4770      	bx	lr

0800b7c2 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800b7c2:	b480      	push	{r7}
 800b7c4:	b085      	sub	sp, #20
 800b7c6:	af00      	add	r7, sp, #0
 800b7c8:	6078      	str	r0, [r7, #4]
 800b7ca:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800b7cc:	687b      	ldr	r3, [r7, #4]
 800b7ce:	685b      	ldr	r3, [r3, #4]
 800b7d0:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800b7d2:	683b      	ldr	r3, [r7, #0]
 800b7d4:	68fa      	ldr	r2, [r7, #12]
 800b7d6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800b7d8:	68fb      	ldr	r3, [r7, #12]
 800b7da:	689a      	ldr	r2, [r3, #8]
 800b7dc:	683b      	ldr	r3, [r7, #0]
 800b7de:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800b7e0:	68fb      	ldr	r3, [r7, #12]
 800b7e2:	689b      	ldr	r3, [r3, #8]
 800b7e4:	683a      	ldr	r2, [r7, #0]
 800b7e6:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800b7e8:	68fb      	ldr	r3, [r7, #12]
 800b7ea:	683a      	ldr	r2, [r7, #0]
 800b7ec:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800b7ee:	683b      	ldr	r3, [r7, #0]
 800b7f0:	687a      	ldr	r2, [r7, #4]
 800b7f2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800b7f4:	687b      	ldr	r3, [r7, #4]
 800b7f6:	681b      	ldr	r3, [r3, #0]
 800b7f8:	1c5a      	adds	r2, r3, #1
 800b7fa:	687b      	ldr	r3, [r7, #4]
 800b7fc:	601a      	str	r2, [r3, #0]
}
 800b7fe:	bf00      	nop
 800b800:	3714      	adds	r7, #20
 800b802:	46bd      	mov	sp, r7
 800b804:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b808:	4770      	bx	lr

0800b80a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800b80a:	b480      	push	{r7}
 800b80c:	b085      	sub	sp, #20
 800b80e:	af00      	add	r7, sp, #0
 800b810:	6078      	str	r0, [r7, #4]
 800b812:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800b814:	683b      	ldr	r3, [r7, #0]
 800b816:	681b      	ldr	r3, [r3, #0]
 800b818:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800b81a:	68bb      	ldr	r3, [r7, #8]
 800b81c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b820:	d103      	bne.n	800b82a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800b822:	687b      	ldr	r3, [r7, #4]
 800b824:	691b      	ldr	r3, [r3, #16]
 800b826:	60fb      	str	r3, [r7, #12]
 800b828:	e00c      	b.n	800b844 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800b82a:	687b      	ldr	r3, [r7, #4]
 800b82c:	3308      	adds	r3, #8
 800b82e:	60fb      	str	r3, [r7, #12]
 800b830:	e002      	b.n	800b838 <vListInsert+0x2e>
 800b832:	68fb      	ldr	r3, [r7, #12]
 800b834:	685b      	ldr	r3, [r3, #4]
 800b836:	60fb      	str	r3, [r7, #12]
 800b838:	68fb      	ldr	r3, [r7, #12]
 800b83a:	685b      	ldr	r3, [r3, #4]
 800b83c:	681b      	ldr	r3, [r3, #0]
 800b83e:	68ba      	ldr	r2, [r7, #8]
 800b840:	429a      	cmp	r2, r3
 800b842:	d2f6      	bcs.n	800b832 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800b844:	68fb      	ldr	r3, [r7, #12]
 800b846:	685a      	ldr	r2, [r3, #4]
 800b848:	683b      	ldr	r3, [r7, #0]
 800b84a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800b84c:	683b      	ldr	r3, [r7, #0]
 800b84e:	685b      	ldr	r3, [r3, #4]
 800b850:	683a      	ldr	r2, [r7, #0]
 800b852:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800b854:	683b      	ldr	r3, [r7, #0]
 800b856:	68fa      	ldr	r2, [r7, #12]
 800b858:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800b85a:	68fb      	ldr	r3, [r7, #12]
 800b85c:	683a      	ldr	r2, [r7, #0]
 800b85e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800b860:	683b      	ldr	r3, [r7, #0]
 800b862:	687a      	ldr	r2, [r7, #4]
 800b864:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800b866:	687b      	ldr	r3, [r7, #4]
 800b868:	681b      	ldr	r3, [r3, #0]
 800b86a:	1c5a      	adds	r2, r3, #1
 800b86c:	687b      	ldr	r3, [r7, #4]
 800b86e:	601a      	str	r2, [r3, #0]
}
 800b870:	bf00      	nop
 800b872:	3714      	adds	r7, #20
 800b874:	46bd      	mov	sp, r7
 800b876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b87a:	4770      	bx	lr

0800b87c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800b87c:	b480      	push	{r7}
 800b87e:	b085      	sub	sp, #20
 800b880:	af00      	add	r7, sp, #0
 800b882:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800b884:	687b      	ldr	r3, [r7, #4]
 800b886:	691b      	ldr	r3, [r3, #16]
 800b888:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800b88a:	687b      	ldr	r3, [r7, #4]
 800b88c:	685b      	ldr	r3, [r3, #4]
 800b88e:	687a      	ldr	r2, [r7, #4]
 800b890:	6892      	ldr	r2, [r2, #8]
 800b892:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800b894:	687b      	ldr	r3, [r7, #4]
 800b896:	689b      	ldr	r3, [r3, #8]
 800b898:	687a      	ldr	r2, [r7, #4]
 800b89a:	6852      	ldr	r2, [r2, #4]
 800b89c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800b89e:	68fb      	ldr	r3, [r7, #12]
 800b8a0:	685b      	ldr	r3, [r3, #4]
 800b8a2:	687a      	ldr	r2, [r7, #4]
 800b8a4:	429a      	cmp	r2, r3
 800b8a6:	d103      	bne.n	800b8b0 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800b8a8:	687b      	ldr	r3, [r7, #4]
 800b8aa:	689a      	ldr	r2, [r3, #8]
 800b8ac:	68fb      	ldr	r3, [r7, #12]
 800b8ae:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800b8b0:	687b      	ldr	r3, [r7, #4]
 800b8b2:	2200      	movs	r2, #0
 800b8b4:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800b8b6:	68fb      	ldr	r3, [r7, #12]
 800b8b8:	681b      	ldr	r3, [r3, #0]
 800b8ba:	1e5a      	subs	r2, r3, #1
 800b8bc:	68fb      	ldr	r3, [r7, #12]
 800b8be:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800b8c0:	68fb      	ldr	r3, [r7, #12]
 800b8c2:	681b      	ldr	r3, [r3, #0]
}
 800b8c4:	4618      	mov	r0, r3
 800b8c6:	3714      	adds	r7, #20
 800b8c8:	46bd      	mov	sp, r7
 800b8ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8ce:	4770      	bx	lr

0800b8d0 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800b8d0:	b580      	push	{r7, lr}
 800b8d2:	b084      	sub	sp, #16
 800b8d4:	af00      	add	r7, sp, #0
 800b8d6:	6078      	str	r0, [r7, #4]
 800b8d8:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800b8da:	687b      	ldr	r3, [r7, #4]
 800b8dc:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800b8de:	68fb      	ldr	r3, [r7, #12]
 800b8e0:	2b00      	cmp	r3, #0
 800b8e2:	d10a      	bne.n	800b8fa <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800b8e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b8e8:	f383 8811 	msr	BASEPRI, r3
 800b8ec:	f3bf 8f6f 	isb	sy
 800b8f0:	f3bf 8f4f 	dsb	sy
 800b8f4:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800b8f6:	bf00      	nop
 800b8f8:	e7fe      	b.n	800b8f8 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800b8fa:	f002 f98b 	bl	800dc14 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800b8fe:	68fb      	ldr	r3, [r7, #12]
 800b900:	681a      	ldr	r2, [r3, #0]
 800b902:	68fb      	ldr	r3, [r7, #12]
 800b904:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b906:	68f9      	ldr	r1, [r7, #12]
 800b908:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800b90a:	fb01 f303 	mul.w	r3, r1, r3
 800b90e:	441a      	add	r2, r3
 800b910:	68fb      	ldr	r3, [r7, #12]
 800b912:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800b914:	68fb      	ldr	r3, [r7, #12]
 800b916:	2200      	movs	r2, #0
 800b918:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800b91a:	68fb      	ldr	r3, [r7, #12]
 800b91c:	681a      	ldr	r2, [r3, #0]
 800b91e:	68fb      	ldr	r3, [r7, #12]
 800b920:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800b922:	68fb      	ldr	r3, [r7, #12]
 800b924:	681a      	ldr	r2, [r3, #0]
 800b926:	68fb      	ldr	r3, [r7, #12]
 800b928:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b92a:	3b01      	subs	r3, #1
 800b92c:	68f9      	ldr	r1, [r7, #12]
 800b92e:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800b930:	fb01 f303 	mul.w	r3, r1, r3
 800b934:	441a      	add	r2, r3
 800b936:	68fb      	ldr	r3, [r7, #12]
 800b938:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800b93a:	68fb      	ldr	r3, [r7, #12]
 800b93c:	22ff      	movs	r2, #255	; 0xff
 800b93e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800b942:	68fb      	ldr	r3, [r7, #12]
 800b944:	22ff      	movs	r2, #255	; 0xff
 800b946:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800b94a:	683b      	ldr	r3, [r7, #0]
 800b94c:	2b00      	cmp	r3, #0
 800b94e:	d114      	bne.n	800b97a <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b950:	68fb      	ldr	r3, [r7, #12]
 800b952:	691b      	ldr	r3, [r3, #16]
 800b954:	2b00      	cmp	r3, #0
 800b956:	d01a      	beq.n	800b98e <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b958:	68fb      	ldr	r3, [r7, #12]
 800b95a:	3310      	adds	r3, #16
 800b95c:	4618      	mov	r0, r3
 800b95e:	f001 fa43 	bl	800cde8 <xTaskRemoveFromEventList>
 800b962:	4603      	mov	r3, r0
 800b964:	2b00      	cmp	r3, #0
 800b966:	d012      	beq.n	800b98e <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800b968:	4b0c      	ldr	r3, [pc, #48]	; (800b99c <xQueueGenericReset+0xcc>)
 800b96a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b96e:	601a      	str	r2, [r3, #0]
 800b970:	f3bf 8f4f 	dsb	sy
 800b974:	f3bf 8f6f 	isb	sy
 800b978:	e009      	b.n	800b98e <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800b97a:	68fb      	ldr	r3, [r7, #12]
 800b97c:	3310      	adds	r3, #16
 800b97e:	4618      	mov	r0, r3
 800b980:	f7ff fef2 	bl	800b768 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800b984:	68fb      	ldr	r3, [r7, #12]
 800b986:	3324      	adds	r3, #36	; 0x24
 800b988:	4618      	mov	r0, r3
 800b98a:	f7ff feed 	bl	800b768 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800b98e:	f002 f971 	bl	800dc74 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800b992:	2301      	movs	r3, #1
}
 800b994:	4618      	mov	r0, r3
 800b996:	3710      	adds	r7, #16
 800b998:	46bd      	mov	sp, r7
 800b99a:	bd80      	pop	{r7, pc}
 800b99c:	e000ed04 	.word	0xe000ed04

0800b9a0 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800b9a0:	b580      	push	{r7, lr}
 800b9a2:	b08e      	sub	sp, #56	; 0x38
 800b9a4:	af02      	add	r7, sp, #8
 800b9a6:	60f8      	str	r0, [r7, #12]
 800b9a8:	60b9      	str	r1, [r7, #8]
 800b9aa:	607a      	str	r2, [r7, #4]
 800b9ac:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800b9ae:	68fb      	ldr	r3, [r7, #12]
 800b9b0:	2b00      	cmp	r3, #0
 800b9b2:	d10a      	bne.n	800b9ca <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 800b9b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b9b8:	f383 8811 	msr	BASEPRI, r3
 800b9bc:	f3bf 8f6f 	isb	sy
 800b9c0:	f3bf 8f4f 	dsb	sy
 800b9c4:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800b9c6:	bf00      	nop
 800b9c8:	e7fe      	b.n	800b9c8 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800b9ca:	683b      	ldr	r3, [r7, #0]
 800b9cc:	2b00      	cmp	r3, #0
 800b9ce:	d10a      	bne.n	800b9e6 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 800b9d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b9d4:	f383 8811 	msr	BASEPRI, r3
 800b9d8:	f3bf 8f6f 	isb	sy
 800b9dc:	f3bf 8f4f 	dsb	sy
 800b9e0:	627b      	str	r3, [r7, #36]	; 0x24
}
 800b9e2:	bf00      	nop
 800b9e4:	e7fe      	b.n	800b9e4 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800b9e6:	687b      	ldr	r3, [r7, #4]
 800b9e8:	2b00      	cmp	r3, #0
 800b9ea:	d002      	beq.n	800b9f2 <xQueueGenericCreateStatic+0x52>
 800b9ec:	68bb      	ldr	r3, [r7, #8]
 800b9ee:	2b00      	cmp	r3, #0
 800b9f0:	d001      	beq.n	800b9f6 <xQueueGenericCreateStatic+0x56>
 800b9f2:	2301      	movs	r3, #1
 800b9f4:	e000      	b.n	800b9f8 <xQueueGenericCreateStatic+0x58>
 800b9f6:	2300      	movs	r3, #0
 800b9f8:	2b00      	cmp	r3, #0
 800b9fa:	d10a      	bne.n	800ba12 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 800b9fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ba00:	f383 8811 	msr	BASEPRI, r3
 800ba04:	f3bf 8f6f 	isb	sy
 800ba08:	f3bf 8f4f 	dsb	sy
 800ba0c:	623b      	str	r3, [r7, #32]
}
 800ba0e:	bf00      	nop
 800ba10:	e7fe      	b.n	800ba10 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800ba12:	687b      	ldr	r3, [r7, #4]
 800ba14:	2b00      	cmp	r3, #0
 800ba16:	d102      	bne.n	800ba1e <xQueueGenericCreateStatic+0x7e>
 800ba18:	68bb      	ldr	r3, [r7, #8]
 800ba1a:	2b00      	cmp	r3, #0
 800ba1c:	d101      	bne.n	800ba22 <xQueueGenericCreateStatic+0x82>
 800ba1e:	2301      	movs	r3, #1
 800ba20:	e000      	b.n	800ba24 <xQueueGenericCreateStatic+0x84>
 800ba22:	2300      	movs	r3, #0
 800ba24:	2b00      	cmp	r3, #0
 800ba26:	d10a      	bne.n	800ba3e <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 800ba28:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ba2c:	f383 8811 	msr	BASEPRI, r3
 800ba30:	f3bf 8f6f 	isb	sy
 800ba34:	f3bf 8f4f 	dsb	sy
 800ba38:	61fb      	str	r3, [r7, #28]
}
 800ba3a:	bf00      	nop
 800ba3c:	e7fe      	b.n	800ba3c <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800ba3e:	2350      	movs	r3, #80	; 0x50
 800ba40:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800ba42:	697b      	ldr	r3, [r7, #20]
 800ba44:	2b50      	cmp	r3, #80	; 0x50
 800ba46:	d00a      	beq.n	800ba5e <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 800ba48:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ba4c:	f383 8811 	msr	BASEPRI, r3
 800ba50:	f3bf 8f6f 	isb	sy
 800ba54:	f3bf 8f4f 	dsb	sy
 800ba58:	61bb      	str	r3, [r7, #24]
}
 800ba5a:	bf00      	nop
 800ba5c:	e7fe      	b.n	800ba5c <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800ba5e:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800ba60:	683b      	ldr	r3, [r7, #0]
 800ba62:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800ba64:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ba66:	2b00      	cmp	r3, #0
 800ba68:	d00d      	beq.n	800ba86 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800ba6a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ba6c:	2201      	movs	r2, #1
 800ba6e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800ba72:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800ba76:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ba78:	9300      	str	r3, [sp, #0]
 800ba7a:	4613      	mov	r3, r2
 800ba7c:	687a      	ldr	r2, [r7, #4]
 800ba7e:	68b9      	ldr	r1, [r7, #8]
 800ba80:	68f8      	ldr	r0, [r7, #12]
 800ba82:	f000 f83f 	bl	800bb04 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800ba86:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800ba88:	4618      	mov	r0, r3
 800ba8a:	3730      	adds	r7, #48	; 0x30
 800ba8c:	46bd      	mov	sp, r7
 800ba8e:	bd80      	pop	{r7, pc}

0800ba90 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800ba90:	b580      	push	{r7, lr}
 800ba92:	b08a      	sub	sp, #40	; 0x28
 800ba94:	af02      	add	r7, sp, #8
 800ba96:	60f8      	str	r0, [r7, #12]
 800ba98:	60b9      	str	r1, [r7, #8]
 800ba9a:	4613      	mov	r3, r2
 800ba9c:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800ba9e:	68fb      	ldr	r3, [r7, #12]
 800baa0:	2b00      	cmp	r3, #0
 800baa2:	d10a      	bne.n	800baba <xQueueGenericCreate+0x2a>
	__asm volatile
 800baa4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800baa8:	f383 8811 	msr	BASEPRI, r3
 800baac:	f3bf 8f6f 	isb	sy
 800bab0:	f3bf 8f4f 	dsb	sy
 800bab4:	613b      	str	r3, [r7, #16]
}
 800bab6:	bf00      	nop
 800bab8:	e7fe      	b.n	800bab8 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800baba:	68fb      	ldr	r3, [r7, #12]
 800babc:	68ba      	ldr	r2, [r7, #8]
 800babe:	fb02 f303 	mul.w	r3, r2, r3
 800bac2:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800bac4:	69fb      	ldr	r3, [r7, #28]
 800bac6:	3350      	adds	r3, #80	; 0x50
 800bac8:	4618      	mov	r0, r3
 800baca:	f002 f9c5 	bl	800de58 <pvPortMalloc>
 800bace:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800bad0:	69bb      	ldr	r3, [r7, #24]
 800bad2:	2b00      	cmp	r3, #0
 800bad4:	d011      	beq.n	800bafa <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800bad6:	69bb      	ldr	r3, [r7, #24]
 800bad8:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800bada:	697b      	ldr	r3, [r7, #20]
 800badc:	3350      	adds	r3, #80	; 0x50
 800bade:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800bae0:	69bb      	ldr	r3, [r7, #24]
 800bae2:	2200      	movs	r2, #0
 800bae4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800bae8:	79fa      	ldrb	r2, [r7, #7]
 800baea:	69bb      	ldr	r3, [r7, #24]
 800baec:	9300      	str	r3, [sp, #0]
 800baee:	4613      	mov	r3, r2
 800baf0:	697a      	ldr	r2, [r7, #20]
 800baf2:	68b9      	ldr	r1, [r7, #8]
 800baf4:	68f8      	ldr	r0, [r7, #12]
 800baf6:	f000 f805 	bl	800bb04 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800bafa:	69bb      	ldr	r3, [r7, #24]
	}
 800bafc:	4618      	mov	r0, r3
 800bafe:	3720      	adds	r7, #32
 800bb00:	46bd      	mov	sp, r7
 800bb02:	bd80      	pop	{r7, pc}

0800bb04 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800bb04:	b580      	push	{r7, lr}
 800bb06:	b084      	sub	sp, #16
 800bb08:	af00      	add	r7, sp, #0
 800bb0a:	60f8      	str	r0, [r7, #12]
 800bb0c:	60b9      	str	r1, [r7, #8]
 800bb0e:	607a      	str	r2, [r7, #4]
 800bb10:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800bb12:	68bb      	ldr	r3, [r7, #8]
 800bb14:	2b00      	cmp	r3, #0
 800bb16:	d103      	bne.n	800bb20 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800bb18:	69bb      	ldr	r3, [r7, #24]
 800bb1a:	69ba      	ldr	r2, [r7, #24]
 800bb1c:	601a      	str	r2, [r3, #0]
 800bb1e:	e002      	b.n	800bb26 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800bb20:	69bb      	ldr	r3, [r7, #24]
 800bb22:	687a      	ldr	r2, [r7, #4]
 800bb24:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800bb26:	69bb      	ldr	r3, [r7, #24]
 800bb28:	68fa      	ldr	r2, [r7, #12]
 800bb2a:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800bb2c:	69bb      	ldr	r3, [r7, #24]
 800bb2e:	68ba      	ldr	r2, [r7, #8]
 800bb30:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800bb32:	2101      	movs	r1, #1
 800bb34:	69b8      	ldr	r0, [r7, #24]
 800bb36:	f7ff fecb 	bl	800b8d0 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800bb3a:	69bb      	ldr	r3, [r7, #24]
 800bb3c:	78fa      	ldrb	r2, [r7, #3]
 800bb3e:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800bb42:	bf00      	nop
 800bb44:	3710      	adds	r7, #16
 800bb46:	46bd      	mov	sp, r7
 800bb48:	bd80      	pop	{r7, pc}
	...

0800bb4c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800bb4c:	b580      	push	{r7, lr}
 800bb4e:	b08e      	sub	sp, #56	; 0x38
 800bb50:	af00      	add	r7, sp, #0
 800bb52:	60f8      	str	r0, [r7, #12]
 800bb54:	60b9      	str	r1, [r7, #8]
 800bb56:	607a      	str	r2, [r7, #4]
 800bb58:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800bb5a:	2300      	movs	r3, #0
 800bb5c:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800bb5e:	68fb      	ldr	r3, [r7, #12]
 800bb60:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800bb62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bb64:	2b00      	cmp	r3, #0
 800bb66:	d10a      	bne.n	800bb7e <xQueueGenericSend+0x32>
	__asm volatile
 800bb68:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bb6c:	f383 8811 	msr	BASEPRI, r3
 800bb70:	f3bf 8f6f 	isb	sy
 800bb74:	f3bf 8f4f 	dsb	sy
 800bb78:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800bb7a:	bf00      	nop
 800bb7c:	e7fe      	b.n	800bb7c <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800bb7e:	68bb      	ldr	r3, [r7, #8]
 800bb80:	2b00      	cmp	r3, #0
 800bb82:	d103      	bne.n	800bb8c <xQueueGenericSend+0x40>
 800bb84:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bb86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bb88:	2b00      	cmp	r3, #0
 800bb8a:	d101      	bne.n	800bb90 <xQueueGenericSend+0x44>
 800bb8c:	2301      	movs	r3, #1
 800bb8e:	e000      	b.n	800bb92 <xQueueGenericSend+0x46>
 800bb90:	2300      	movs	r3, #0
 800bb92:	2b00      	cmp	r3, #0
 800bb94:	d10a      	bne.n	800bbac <xQueueGenericSend+0x60>
	__asm volatile
 800bb96:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bb9a:	f383 8811 	msr	BASEPRI, r3
 800bb9e:	f3bf 8f6f 	isb	sy
 800bba2:	f3bf 8f4f 	dsb	sy
 800bba6:	627b      	str	r3, [r7, #36]	; 0x24
}
 800bba8:	bf00      	nop
 800bbaa:	e7fe      	b.n	800bbaa <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800bbac:	683b      	ldr	r3, [r7, #0]
 800bbae:	2b02      	cmp	r3, #2
 800bbb0:	d103      	bne.n	800bbba <xQueueGenericSend+0x6e>
 800bbb2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bbb4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bbb6:	2b01      	cmp	r3, #1
 800bbb8:	d101      	bne.n	800bbbe <xQueueGenericSend+0x72>
 800bbba:	2301      	movs	r3, #1
 800bbbc:	e000      	b.n	800bbc0 <xQueueGenericSend+0x74>
 800bbbe:	2300      	movs	r3, #0
 800bbc0:	2b00      	cmp	r3, #0
 800bbc2:	d10a      	bne.n	800bbda <xQueueGenericSend+0x8e>
	__asm volatile
 800bbc4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bbc8:	f383 8811 	msr	BASEPRI, r3
 800bbcc:	f3bf 8f6f 	isb	sy
 800bbd0:	f3bf 8f4f 	dsb	sy
 800bbd4:	623b      	str	r3, [r7, #32]
}
 800bbd6:	bf00      	nop
 800bbd8:	e7fe      	b.n	800bbd8 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800bbda:	f001 fac3 	bl	800d164 <xTaskGetSchedulerState>
 800bbde:	4603      	mov	r3, r0
 800bbe0:	2b00      	cmp	r3, #0
 800bbe2:	d102      	bne.n	800bbea <xQueueGenericSend+0x9e>
 800bbe4:	687b      	ldr	r3, [r7, #4]
 800bbe6:	2b00      	cmp	r3, #0
 800bbe8:	d101      	bne.n	800bbee <xQueueGenericSend+0xa2>
 800bbea:	2301      	movs	r3, #1
 800bbec:	e000      	b.n	800bbf0 <xQueueGenericSend+0xa4>
 800bbee:	2300      	movs	r3, #0
 800bbf0:	2b00      	cmp	r3, #0
 800bbf2:	d10a      	bne.n	800bc0a <xQueueGenericSend+0xbe>
	__asm volatile
 800bbf4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bbf8:	f383 8811 	msr	BASEPRI, r3
 800bbfc:	f3bf 8f6f 	isb	sy
 800bc00:	f3bf 8f4f 	dsb	sy
 800bc04:	61fb      	str	r3, [r7, #28]
}
 800bc06:	bf00      	nop
 800bc08:	e7fe      	b.n	800bc08 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800bc0a:	f002 f803 	bl	800dc14 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800bc0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bc10:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800bc12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bc14:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bc16:	429a      	cmp	r2, r3
 800bc18:	d302      	bcc.n	800bc20 <xQueueGenericSend+0xd4>
 800bc1a:	683b      	ldr	r3, [r7, #0]
 800bc1c:	2b02      	cmp	r3, #2
 800bc1e:	d129      	bne.n	800bc74 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800bc20:	683a      	ldr	r2, [r7, #0]
 800bc22:	68b9      	ldr	r1, [r7, #8]
 800bc24:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800bc26:	f000 fa0b 	bl	800c040 <prvCopyDataToQueue>
 800bc2a:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800bc2c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bc2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bc30:	2b00      	cmp	r3, #0
 800bc32:	d010      	beq.n	800bc56 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800bc34:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bc36:	3324      	adds	r3, #36	; 0x24
 800bc38:	4618      	mov	r0, r3
 800bc3a:	f001 f8d5 	bl	800cde8 <xTaskRemoveFromEventList>
 800bc3e:	4603      	mov	r3, r0
 800bc40:	2b00      	cmp	r3, #0
 800bc42:	d013      	beq.n	800bc6c <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800bc44:	4b3f      	ldr	r3, [pc, #252]	; (800bd44 <xQueueGenericSend+0x1f8>)
 800bc46:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bc4a:	601a      	str	r2, [r3, #0]
 800bc4c:	f3bf 8f4f 	dsb	sy
 800bc50:	f3bf 8f6f 	isb	sy
 800bc54:	e00a      	b.n	800bc6c <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800bc56:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bc58:	2b00      	cmp	r3, #0
 800bc5a:	d007      	beq.n	800bc6c <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800bc5c:	4b39      	ldr	r3, [pc, #228]	; (800bd44 <xQueueGenericSend+0x1f8>)
 800bc5e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bc62:	601a      	str	r2, [r3, #0]
 800bc64:	f3bf 8f4f 	dsb	sy
 800bc68:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800bc6c:	f002 f802 	bl	800dc74 <vPortExitCritical>
				return pdPASS;
 800bc70:	2301      	movs	r3, #1
 800bc72:	e063      	b.n	800bd3c <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800bc74:	687b      	ldr	r3, [r7, #4]
 800bc76:	2b00      	cmp	r3, #0
 800bc78:	d103      	bne.n	800bc82 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800bc7a:	f001 fffb 	bl	800dc74 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800bc7e:	2300      	movs	r3, #0
 800bc80:	e05c      	b.n	800bd3c <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800bc82:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bc84:	2b00      	cmp	r3, #0
 800bc86:	d106      	bne.n	800bc96 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800bc88:	f107 0314 	add.w	r3, r7, #20
 800bc8c:	4618      	mov	r0, r3
 800bc8e:	f001 f90f 	bl	800ceb0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800bc92:	2301      	movs	r3, #1
 800bc94:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800bc96:	f001 ffed 	bl	800dc74 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800bc9a:	f000 fe81 	bl	800c9a0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800bc9e:	f001 ffb9 	bl	800dc14 <vPortEnterCritical>
 800bca2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bca4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800bca8:	b25b      	sxtb	r3, r3
 800bcaa:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bcae:	d103      	bne.n	800bcb8 <xQueueGenericSend+0x16c>
 800bcb0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bcb2:	2200      	movs	r2, #0
 800bcb4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800bcb8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bcba:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800bcbe:	b25b      	sxtb	r3, r3
 800bcc0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bcc4:	d103      	bne.n	800bcce <xQueueGenericSend+0x182>
 800bcc6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bcc8:	2200      	movs	r2, #0
 800bcca:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800bcce:	f001 ffd1 	bl	800dc74 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800bcd2:	1d3a      	adds	r2, r7, #4
 800bcd4:	f107 0314 	add.w	r3, r7, #20
 800bcd8:	4611      	mov	r1, r2
 800bcda:	4618      	mov	r0, r3
 800bcdc:	f001 f8fe 	bl	800cedc <xTaskCheckForTimeOut>
 800bce0:	4603      	mov	r3, r0
 800bce2:	2b00      	cmp	r3, #0
 800bce4:	d124      	bne.n	800bd30 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800bce6:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800bce8:	f000 faa2 	bl	800c230 <prvIsQueueFull>
 800bcec:	4603      	mov	r3, r0
 800bcee:	2b00      	cmp	r3, #0
 800bcf0:	d018      	beq.n	800bd24 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800bcf2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bcf4:	3310      	adds	r3, #16
 800bcf6:	687a      	ldr	r2, [r7, #4]
 800bcf8:	4611      	mov	r1, r2
 800bcfa:	4618      	mov	r0, r3
 800bcfc:	f001 f824 	bl	800cd48 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800bd00:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800bd02:	f000 fa2d 	bl	800c160 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800bd06:	f000 fe59 	bl	800c9bc <xTaskResumeAll>
 800bd0a:	4603      	mov	r3, r0
 800bd0c:	2b00      	cmp	r3, #0
 800bd0e:	f47f af7c 	bne.w	800bc0a <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800bd12:	4b0c      	ldr	r3, [pc, #48]	; (800bd44 <xQueueGenericSend+0x1f8>)
 800bd14:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bd18:	601a      	str	r2, [r3, #0]
 800bd1a:	f3bf 8f4f 	dsb	sy
 800bd1e:	f3bf 8f6f 	isb	sy
 800bd22:	e772      	b.n	800bc0a <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800bd24:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800bd26:	f000 fa1b 	bl	800c160 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800bd2a:	f000 fe47 	bl	800c9bc <xTaskResumeAll>
 800bd2e:	e76c      	b.n	800bc0a <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800bd30:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800bd32:	f000 fa15 	bl	800c160 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800bd36:	f000 fe41 	bl	800c9bc <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800bd3a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800bd3c:	4618      	mov	r0, r3
 800bd3e:	3738      	adds	r7, #56	; 0x38
 800bd40:	46bd      	mov	sp, r7
 800bd42:	bd80      	pop	{r7, pc}
 800bd44:	e000ed04 	.word	0xe000ed04

0800bd48 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800bd48:	b580      	push	{r7, lr}
 800bd4a:	b090      	sub	sp, #64	; 0x40
 800bd4c:	af00      	add	r7, sp, #0
 800bd4e:	60f8      	str	r0, [r7, #12]
 800bd50:	60b9      	str	r1, [r7, #8]
 800bd52:	607a      	str	r2, [r7, #4]
 800bd54:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800bd56:	68fb      	ldr	r3, [r7, #12]
 800bd58:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 800bd5a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bd5c:	2b00      	cmp	r3, #0
 800bd5e:	d10a      	bne.n	800bd76 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 800bd60:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bd64:	f383 8811 	msr	BASEPRI, r3
 800bd68:	f3bf 8f6f 	isb	sy
 800bd6c:	f3bf 8f4f 	dsb	sy
 800bd70:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800bd72:	bf00      	nop
 800bd74:	e7fe      	b.n	800bd74 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800bd76:	68bb      	ldr	r3, [r7, #8]
 800bd78:	2b00      	cmp	r3, #0
 800bd7a:	d103      	bne.n	800bd84 <xQueueGenericSendFromISR+0x3c>
 800bd7c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bd7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bd80:	2b00      	cmp	r3, #0
 800bd82:	d101      	bne.n	800bd88 <xQueueGenericSendFromISR+0x40>
 800bd84:	2301      	movs	r3, #1
 800bd86:	e000      	b.n	800bd8a <xQueueGenericSendFromISR+0x42>
 800bd88:	2300      	movs	r3, #0
 800bd8a:	2b00      	cmp	r3, #0
 800bd8c:	d10a      	bne.n	800bda4 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 800bd8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bd92:	f383 8811 	msr	BASEPRI, r3
 800bd96:	f3bf 8f6f 	isb	sy
 800bd9a:	f3bf 8f4f 	dsb	sy
 800bd9e:	627b      	str	r3, [r7, #36]	; 0x24
}
 800bda0:	bf00      	nop
 800bda2:	e7fe      	b.n	800bda2 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800bda4:	683b      	ldr	r3, [r7, #0]
 800bda6:	2b02      	cmp	r3, #2
 800bda8:	d103      	bne.n	800bdb2 <xQueueGenericSendFromISR+0x6a>
 800bdaa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bdac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bdae:	2b01      	cmp	r3, #1
 800bdb0:	d101      	bne.n	800bdb6 <xQueueGenericSendFromISR+0x6e>
 800bdb2:	2301      	movs	r3, #1
 800bdb4:	e000      	b.n	800bdb8 <xQueueGenericSendFromISR+0x70>
 800bdb6:	2300      	movs	r3, #0
 800bdb8:	2b00      	cmp	r3, #0
 800bdba:	d10a      	bne.n	800bdd2 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 800bdbc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bdc0:	f383 8811 	msr	BASEPRI, r3
 800bdc4:	f3bf 8f6f 	isb	sy
 800bdc8:	f3bf 8f4f 	dsb	sy
 800bdcc:	623b      	str	r3, [r7, #32]
}
 800bdce:	bf00      	nop
 800bdd0:	e7fe      	b.n	800bdd0 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800bdd2:	f002 f801 	bl	800ddd8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800bdd6:	f3ef 8211 	mrs	r2, BASEPRI
 800bdda:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bdde:	f383 8811 	msr	BASEPRI, r3
 800bde2:	f3bf 8f6f 	isb	sy
 800bde6:	f3bf 8f4f 	dsb	sy
 800bdea:	61fa      	str	r2, [r7, #28]
 800bdec:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800bdee:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800bdf0:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800bdf2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bdf4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800bdf6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bdf8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bdfa:	429a      	cmp	r2, r3
 800bdfc:	d302      	bcc.n	800be04 <xQueueGenericSendFromISR+0xbc>
 800bdfe:	683b      	ldr	r3, [r7, #0]
 800be00:	2b02      	cmp	r3, #2
 800be02:	d12f      	bne.n	800be64 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800be04:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800be06:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800be0a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800be0e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800be10:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800be12:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800be14:	683a      	ldr	r2, [r7, #0]
 800be16:	68b9      	ldr	r1, [r7, #8]
 800be18:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800be1a:	f000 f911 	bl	800c040 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800be1e:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 800be22:	f1b3 3fff 	cmp.w	r3, #4294967295
 800be26:	d112      	bne.n	800be4e <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800be28:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800be2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800be2c:	2b00      	cmp	r3, #0
 800be2e:	d016      	beq.n	800be5e <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800be30:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800be32:	3324      	adds	r3, #36	; 0x24
 800be34:	4618      	mov	r0, r3
 800be36:	f000 ffd7 	bl	800cde8 <xTaskRemoveFromEventList>
 800be3a:	4603      	mov	r3, r0
 800be3c:	2b00      	cmp	r3, #0
 800be3e:	d00e      	beq.n	800be5e <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800be40:	687b      	ldr	r3, [r7, #4]
 800be42:	2b00      	cmp	r3, #0
 800be44:	d00b      	beq.n	800be5e <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800be46:	687b      	ldr	r3, [r7, #4]
 800be48:	2201      	movs	r2, #1
 800be4a:	601a      	str	r2, [r3, #0]
 800be4c:	e007      	b.n	800be5e <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800be4e:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800be52:	3301      	adds	r3, #1
 800be54:	b2db      	uxtb	r3, r3
 800be56:	b25a      	sxtb	r2, r3
 800be58:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800be5a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800be5e:	2301      	movs	r3, #1
 800be60:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 800be62:	e001      	b.n	800be68 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800be64:	2300      	movs	r3, #0
 800be66:	63fb      	str	r3, [r7, #60]	; 0x3c
 800be68:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800be6a:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800be6c:	697b      	ldr	r3, [r7, #20]
 800be6e:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800be72:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800be74:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800be76:	4618      	mov	r0, r3
 800be78:	3740      	adds	r7, #64	; 0x40
 800be7a:	46bd      	mov	sp, r7
 800be7c:	bd80      	pop	{r7, pc}
	...

0800be80 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800be80:	b580      	push	{r7, lr}
 800be82:	b08c      	sub	sp, #48	; 0x30
 800be84:	af00      	add	r7, sp, #0
 800be86:	60f8      	str	r0, [r7, #12]
 800be88:	60b9      	str	r1, [r7, #8]
 800be8a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800be8c:	2300      	movs	r3, #0
 800be8e:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800be90:	68fb      	ldr	r3, [r7, #12]
 800be92:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800be94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800be96:	2b00      	cmp	r3, #0
 800be98:	d10a      	bne.n	800beb0 <xQueueReceive+0x30>
	__asm volatile
 800be9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800be9e:	f383 8811 	msr	BASEPRI, r3
 800bea2:	f3bf 8f6f 	isb	sy
 800bea6:	f3bf 8f4f 	dsb	sy
 800beaa:	623b      	str	r3, [r7, #32]
}
 800beac:	bf00      	nop
 800beae:	e7fe      	b.n	800beae <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800beb0:	68bb      	ldr	r3, [r7, #8]
 800beb2:	2b00      	cmp	r3, #0
 800beb4:	d103      	bne.n	800bebe <xQueueReceive+0x3e>
 800beb6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800beb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800beba:	2b00      	cmp	r3, #0
 800bebc:	d101      	bne.n	800bec2 <xQueueReceive+0x42>
 800bebe:	2301      	movs	r3, #1
 800bec0:	e000      	b.n	800bec4 <xQueueReceive+0x44>
 800bec2:	2300      	movs	r3, #0
 800bec4:	2b00      	cmp	r3, #0
 800bec6:	d10a      	bne.n	800bede <xQueueReceive+0x5e>
	__asm volatile
 800bec8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800becc:	f383 8811 	msr	BASEPRI, r3
 800bed0:	f3bf 8f6f 	isb	sy
 800bed4:	f3bf 8f4f 	dsb	sy
 800bed8:	61fb      	str	r3, [r7, #28]
}
 800beda:	bf00      	nop
 800bedc:	e7fe      	b.n	800bedc <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800bede:	f001 f941 	bl	800d164 <xTaskGetSchedulerState>
 800bee2:	4603      	mov	r3, r0
 800bee4:	2b00      	cmp	r3, #0
 800bee6:	d102      	bne.n	800beee <xQueueReceive+0x6e>
 800bee8:	687b      	ldr	r3, [r7, #4]
 800beea:	2b00      	cmp	r3, #0
 800beec:	d101      	bne.n	800bef2 <xQueueReceive+0x72>
 800beee:	2301      	movs	r3, #1
 800bef0:	e000      	b.n	800bef4 <xQueueReceive+0x74>
 800bef2:	2300      	movs	r3, #0
 800bef4:	2b00      	cmp	r3, #0
 800bef6:	d10a      	bne.n	800bf0e <xQueueReceive+0x8e>
	__asm volatile
 800bef8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800befc:	f383 8811 	msr	BASEPRI, r3
 800bf00:	f3bf 8f6f 	isb	sy
 800bf04:	f3bf 8f4f 	dsb	sy
 800bf08:	61bb      	str	r3, [r7, #24]
}
 800bf0a:	bf00      	nop
 800bf0c:	e7fe      	b.n	800bf0c <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800bf0e:	f001 fe81 	bl	800dc14 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800bf12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bf14:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bf16:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800bf18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bf1a:	2b00      	cmp	r3, #0
 800bf1c:	d01f      	beq.n	800bf5e <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800bf1e:	68b9      	ldr	r1, [r7, #8]
 800bf20:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800bf22:	f000 f8f7 	bl	800c114 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800bf26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bf28:	1e5a      	subs	r2, r3, #1
 800bf2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bf2c:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800bf2e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bf30:	691b      	ldr	r3, [r3, #16]
 800bf32:	2b00      	cmp	r3, #0
 800bf34:	d00f      	beq.n	800bf56 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800bf36:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bf38:	3310      	adds	r3, #16
 800bf3a:	4618      	mov	r0, r3
 800bf3c:	f000 ff54 	bl	800cde8 <xTaskRemoveFromEventList>
 800bf40:	4603      	mov	r3, r0
 800bf42:	2b00      	cmp	r3, #0
 800bf44:	d007      	beq.n	800bf56 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800bf46:	4b3d      	ldr	r3, [pc, #244]	; (800c03c <xQueueReceive+0x1bc>)
 800bf48:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bf4c:	601a      	str	r2, [r3, #0]
 800bf4e:	f3bf 8f4f 	dsb	sy
 800bf52:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800bf56:	f001 fe8d 	bl	800dc74 <vPortExitCritical>
				return pdPASS;
 800bf5a:	2301      	movs	r3, #1
 800bf5c:	e069      	b.n	800c032 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800bf5e:	687b      	ldr	r3, [r7, #4]
 800bf60:	2b00      	cmp	r3, #0
 800bf62:	d103      	bne.n	800bf6c <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800bf64:	f001 fe86 	bl	800dc74 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800bf68:	2300      	movs	r3, #0
 800bf6a:	e062      	b.n	800c032 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 800bf6c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bf6e:	2b00      	cmp	r3, #0
 800bf70:	d106      	bne.n	800bf80 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800bf72:	f107 0310 	add.w	r3, r7, #16
 800bf76:	4618      	mov	r0, r3
 800bf78:	f000 ff9a 	bl	800ceb0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800bf7c:	2301      	movs	r3, #1
 800bf7e:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800bf80:	f001 fe78 	bl	800dc74 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800bf84:	f000 fd0c 	bl	800c9a0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800bf88:	f001 fe44 	bl	800dc14 <vPortEnterCritical>
 800bf8c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bf8e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800bf92:	b25b      	sxtb	r3, r3
 800bf94:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bf98:	d103      	bne.n	800bfa2 <xQueueReceive+0x122>
 800bf9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bf9c:	2200      	movs	r2, #0
 800bf9e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800bfa2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bfa4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800bfa8:	b25b      	sxtb	r3, r3
 800bfaa:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bfae:	d103      	bne.n	800bfb8 <xQueueReceive+0x138>
 800bfb0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bfb2:	2200      	movs	r2, #0
 800bfb4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800bfb8:	f001 fe5c 	bl	800dc74 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800bfbc:	1d3a      	adds	r2, r7, #4
 800bfbe:	f107 0310 	add.w	r3, r7, #16
 800bfc2:	4611      	mov	r1, r2
 800bfc4:	4618      	mov	r0, r3
 800bfc6:	f000 ff89 	bl	800cedc <xTaskCheckForTimeOut>
 800bfca:	4603      	mov	r3, r0
 800bfcc:	2b00      	cmp	r3, #0
 800bfce:	d123      	bne.n	800c018 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800bfd0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800bfd2:	f000 f917 	bl	800c204 <prvIsQueueEmpty>
 800bfd6:	4603      	mov	r3, r0
 800bfd8:	2b00      	cmp	r3, #0
 800bfda:	d017      	beq.n	800c00c <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800bfdc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bfde:	3324      	adds	r3, #36	; 0x24
 800bfe0:	687a      	ldr	r2, [r7, #4]
 800bfe2:	4611      	mov	r1, r2
 800bfe4:	4618      	mov	r0, r3
 800bfe6:	f000 feaf 	bl	800cd48 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800bfea:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800bfec:	f000 f8b8 	bl	800c160 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800bff0:	f000 fce4 	bl	800c9bc <xTaskResumeAll>
 800bff4:	4603      	mov	r3, r0
 800bff6:	2b00      	cmp	r3, #0
 800bff8:	d189      	bne.n	800bf0e <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 800bffa:	4b10      	ldr	r3, [pc, #64]	; (800c03c <xQueueReceive+0x1bc>)
 800bffc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c000:	601a      	str	r2, [r3, #0]
 800c002:	f3bf 8f4f 	dsb	sy
 800c006:	f3bf 8f6f 	isb	sy
 800c00a:	e780      	b.n	800bf0e <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800c00c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c00e:	f000 f8a7 	bl	800c160 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800c012:	f000 fcd3 	bl	800c9bc <xTaskResumeAll>
 800c016:	e77a      	b.n	800bf0e <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800c018:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c01a:	f000 f8a1 	bl	800c160 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800c01e:	f000 fccd 	bl	800c9bc <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800c022:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c024:	f000 f8ee 	bl	800c204 <prvIsQueueEmpty>
 800c028:	4603      	mov	r3, r0
 800c02a:	2b00      	cmp	r3, #0
 800c02c:	f43f af6f 	beq.w	800bf0e <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800c030:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800c032:	4618      	mov	r0, r3
 800c034:	3730      	adds	r7, #48	; 0x30
 800c036:	46bd      	mov	sp, r7
 800c038:	bd80      	pop	{r7, pc}
 800c03a:	bf00      	nop
 800c03c:	e000ed04 	.word	0xe000ed04

0800c040 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800c040:	b580      	push	{r7, lr}
 800c042:	b086      	sub	sp, #24
 800c044:	af00      	add	r7, sp, #0
 800c046:	60f8      	str	r0, [r7, #12]
 800c048:	60b9      	str	r1, [r7, #8]
 800c04a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800c04c:	2300      	movs	r3, #0
 800c04e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800c050:	68fb      	ldr	r3, [r7, #12]
 800c052:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c054:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800c056:	68fb      	ldr	r3, [r7, #12]
 800c058:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c05a:	2b00      	cmp	r3, #0
 800c05c:	d10d      	bne.n	800c07a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800c05e:	68fb      	ldr	r3, [r7, #12]
 800c060:	681b      	ldr	r3, [r3, #0]
 800c062:	2b00      	cmp	r3, #0
 800c064:	d14d      	bne.n	800c102 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800c066:	68fb      	ldr	r3, [r7, #12]
 800c068:	689b      	ldr	r3, [r3, #8]
 800c06a:	4618      	mov	r0, r3
 800c06c:	f001 f898 	bl	800d1a0 <xTaskPriorityDisinherit>
 800c070:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800c072:	68fb      	ldr	r3, [r7, #12]
 800c074:	2200      	movs	r2, #0
 800c076:	609a      	str	r2, [r3, #8]
 800c078:	e043      	b.n	800c102 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800c07a:	687b      	ldr	r3, [r7, #4]
 800c07c:	2b00      	cmp	r3, #0
 800c07e:	d119      	bne.n	800c0b4 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800c080:	68fb      	ldr	r3, [r7, #12]
 800c082:	6858      	ldr	r0, [r3, #4]
 800c084:	68fb      	ldr	r3, [r7, #12]
 800c086:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c088:	461a      	mov	r2, r3
 800c08a:	68b9      	ldr	r1, [r7, #8]
 800c08c:	f002 fdf2 	bl	800ec74 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800c090:	68fb      	ldr	r3, [r7, #12]
 800c092:	685a      	ldr	r2, [r3, #4]
 800c094:	68fb      	ldr	r3, [r7, #12]
 800c096:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c098:	441a      	add	r2, r3
 800c09a:	68fb      	ldr	r3, [r7, #12]
 800c09c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800c09e:	68fb      	ldr	r3, [r7, #12]
 800c0a0:	685a      	ldr	r2, [r3, #4]
 800c0a2:	68fb      	ldr	r3, [r7, #12]
 800c0a4:	689b      	ldr	r3, [r3, #8]
 800c0a6:	429a      	cmp	r2, r3
 800c0a8:	d32b      	bcc.n	800c102 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800c0aa:	68fb      	ldr	r3, [r7, #12]
 800c0ac:	681a      	ldr	r2, [r3, #0]
 800c0ae:	68fb      	ldr	r3, [r7, #12]
 800c0b0:	605a      	str	r2, [r3, #4]
 800c0b2:	e026      	b.n	800c102 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800c0b4:	68fb      	ldr	r3, [r7, #12]
 800c0b6:	68d8      	ldr	r0, [r3, #12]
 800c0b8:	68fb      	ldr	r3, [r7, #12]
 800c0ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c0bc:	461a      	mov	r2, r3
 800c0be:	68b9      	ldr	r1, [r7, #8]
 800c0c0:	f002 fdd8 	bl	800ec74 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800c0c4:	68fb      	ldr	r3, [r7, #12]
 800c0c6:	68da      	ldr	r2, [r3, #12]
 800c0c8:	68fb      	ldr	r3, [r7, #12]
 800c0ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c0cc:	425b      	negs	r3, r3
 800c0ce:	441a      	add	r2, r3
 800c0d0:	68fb      	ldr	r3, [r7, #12]
 800c0d2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800c0d4:	68fb      	ldr	r3, [r7, #12]
 800c0d6:	68da      	ldr	r2, [r3, #12]
 800c0d8:	68fb      	ldr	r3, [r7, #12]
 800c0da:	681b      	ldr	r3, [r3, #0]
 800c0dc:	429a      	cmp	r2, r3
 800c0de:	d207      	bcs.n	800c0f0 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800c0e0:	68fb      	ldr	r3, [r7, #12]
 800c0e2:	689a      	ldr	r2, [r3, #8]
 800c0e4:	68fb      	ldr	r3, [r7, #12]
 800c0e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c0e8:	425b      	negs	r3, r3
 800c0ea:	441a      	add	r2, r3
 800c0ec:	68fb      	ldr	r3, [r7, #12]
 800c0ee:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800c0f0:	687b      	ldr	r3, [r7, #4]
 800c0f2:	2b02      	cmp	r3, #2
 800c0f4:	d105      	bne.n	800c102 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800c0f6:	693b      	ldr	r3, [r7, #16]
 800c0f8:	2b00      	cmp	r3, #0
 800c0fa:	d002      	beq.n	800c102 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800c0fc:	693b      	ldr	r3, [r7, #16]
 800c0fe:	3b01      	subs	r3, #1
 800c100:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800c102:	693b      	ldr	r3, [r7, #16]
 800c104:	1c5a      	adds	r2, r3, #1
 800c106:	68fb      	ldr	r3, [r7, #12]
 800c108:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800c10a:	697b      	ldr	r3, [r7, #20]
}
 800c10c:	4618      	mov	r0, r3
 800c10e:	3718      	adds	r7, #24
 800c110:	46bd      	mov	sp, r7
 800c112:	bd80      	pop	{r7, pc}

0800c114 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800c114:	b580      	push	{r7, lr}
 800c116:	b082      	sub	sp, #8
 800c118:	af00      	add	r7, sp, #0
 800c11a:	6078      	str	r0, [r7, #4]
 800c11c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800c11e:	687b      	ldr	r3, [r7, #4]
 800c120:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c122:	2b00      	cmp	r3, #0
 800c124:	d018      	beq.n	800c158 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800c126:	687b      	ldr	r3, [r7, #4]
 800c128:	68da      	ldr	r2, [r3, #12]
 800c12a:	687b      	ldr	r3, [r7, #4]
 800c12c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c12e:	441a      	add	r2, r3
 800c130:	687b      	ldr	r3, [r7, #4]
 800c132:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800c134:	687b      	ldr	r3, [r7, #4]
 800c136:	68da      	ldr	r2, [r3, #12]
 800c138:	687b      	ldr	r3, [r7, #4]
 800c13a:	689b      	ldr	r3, [r3, #8]
 800c13c:	429a      	cmp	r2, r3
 800c13e:	d303      	bcc.n	800c148 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800c140:	687b      	ldr	r3, [r7, #4]
 800c142:	681a      	ldr	r2, [r3, #0]
 800c144:	687b      	ldr	r3, [r7, #4]
 800c146:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800c148:	687b      	ldr	r3, [r7, #4]
 800c14a:	68d9      	ldr	r1, [r3, #12]
 800c14c:	687b      	ldr	r3, [r7, #4]
 800c14e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c150:	461a      	mov	r2, r3
 800c152:	6838      	ldr	r0, [r7, #0]
 800c154:	f002 fd8e 	bl	800ec74 <memcpy>
	}
}
 800c158:	bf00      	nop
 800c15a:	3708      	adds	r7, #8
 800c15c:	46bd      	mov	sp, r7
 800c15e:	bd80      	pop	{r7, pc}

0800c160 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800c160:	b580      	push	{r7, lr}
 800c162:	b084      	sub	sp, #16
 800c164:	af00      	add	r7, sp, #0
 800c166:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800c168:	f001 fd54 	bl	800dc14 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800c16c:	687b      	ldr	r3, [r7, #4]
 800c16e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800c172:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800c174:	e011      	b.n	800c19a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800c176:	687b      	ldr	r3, [r7, #4]
 800c178:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c17a:	2b00      	cmp	r3, #0
 800c17c:	d012      	beq.n	800c1a4 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800c17e:	687b      	ldr	r3, [r7, #4]
 800c180:	3324      	adds	r3, #36	; 0x24
 800c182:	4618      	mov	r0, r3
 800c184:	f000 fe30 	bl	800cde8 <xTaskRemoveFromEventList>
 800c188:	4603      	mov	r3, r0
 800c18a:	2b00      	cmp	r3, #0
 800c18c:	d001      	beq.n	800c192 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800c18e:	f000 ff07 	bl	800cfa0 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800c192:	7bfb      	ldrb	r3, [r7, #15]
 800c194:	3b01      	subs	r3, #1
 800c196:	b2db      	uxtb	r3, r3
 800c198:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800c19a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800c19e:	2b00      	cmp	r3, #0
 800c1a0:	dce9      	bgt.n	800c176 <prvUnlockQueue+0x16>
 800c1a2:	e000      	b.n	800c1a6 <prvUnlockQueue+0x46>
					break;
 800c1a4:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800c1a6:	687b      	ldr	r3, [r7, #4]
 800c1a8:	22ff      	movs	r2, #255	; 0xff
 800c1aa:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800c1ae:	f001 fd61 	bl	800dc74 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800c1b2:	f001 fd2f 	bl	800dc14 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800c1b6:	687b      	ldr	r3, [r7, #4]
 800c1b8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800c1bc:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800c1be:	e011      	b.n	800c1e4 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800c1c0:	687b      	ldr	r3, [r7, #4]
 800c1c2:	691b      	ldr	r3, [r3, #16]
 800c1c4:	2b00      	cmp	r3, #0
 800c1c6:	d012      	beq.n	800c1ee <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800c1c8:	687b      	ldr	r3, [r7, #4]
 800c1ca:	3310      	adds	r3, #16
 800c1cc:	4618      	mov	r0, r3
 800c1ce:	f000 fe0b 	bl	800cde8 <xTaskRemoveFromEventList>
 800c1d2:	4603      	mov	r3, r0
 800c1d4:	2b00      	cmp	r3, #0
 800c1d6:	d001      	beq.n	800c1dc <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800c1d8:	f000 fee2 	bl	800cfa0 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800c1dc:	7bbb      	ldrb	r3, [r7, #14]
 800c1de:	3b01      	subs	r3, #1
 800c1e0:	b2db      	uxtb	r3, r3
 800c1e2:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800c1e4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800c1e8:	2b00      	cmp	r3, #0
 800c1ea:	dce9      	bgt.n	800c1c0 <prvUnlockQueue+0x60>
 800c1ec:	e000      	b.n	800c1f0 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800c1ee:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800c1f0:	687b      	ldr	r3, [r7, #4]
 800c1f2:	22ff      	movs	r2, #255	; 0xff
 800c1f4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800c1f8:	f001 fd3c 	bl	800dc74 <vPortExitCritical>
}
 800c1fc:	bf00      	nop
 800c1fe:	3710      	adds	r7, #16
 800c200:	46bd      	mov	sp, r7
 800c202:	bd80      	pop	{r7, pc}

0800c204 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800c204:	b580      	push	{r7, lr}
 800c206:	b084      	sub	sp, #16
 800c208:	af00      	add	r7, sp, #0
 800c20a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800c20c:	f001 fd02 	bl	800dc14 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800c210:	687b      	ldr	r3, [r7, #4]
 800c212:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c214:	2b00      	cmp	r3, #0
 800c216:	d102      	bne.n	800c21e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800c218:	2301      	movs	r3, #1
 800c21a:	60fb      	str	r3, [r7, #12]
 800c21c:	e001      	b.n	800c222 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800c21e:	2300      	movs	r3, #0
 800c220:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800c222:	f001 fd27 	bl	800dc74 <vPortExitCritical>

	return xReturn;
 800c226:	68fb      	ldr	r3, [r7, #12]
}
 800c228:	4618      	mov	r0, r3
 800c22a:	3710      	adds	r7, #16
 800c22c:	46bd      	mov	sp, r7
 800c22e:	bd80      	pop	{r7, pc}

0800c230 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800c230:	b580      	push	{r7, lr}
 800c232:	b084      	sub	sp, #16
 800c234:	af00      	add	r7, sp, #0
 800c236:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800c238:	f001 fcec 	bl	800dc14 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800c23c:	687b      	ldr	r3, [r7, #4]
 800c23e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800c240:	687b      	ldr	r3, [r7, #4]
 800c242:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c244:	429a      	cmp	r2, r3
 800c246:	d102      	bne.n	800c24e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800c248:	2301      	movs	r3, #1
 800c24a:	60fb      	str	r3, [r7, #12]
 800c24c:	e001      	b.n	800c252 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800c24e:	2300      	movs	r3, #0
 800c250:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800c252:	f001 fd0f 	bl	800dc74 <vPortExitCritical>

	return xReturn;
 800c256:	68fb      	ldr	r3, [r7, #12]
}
 800c258:	4618      	mov	r0, r3
 800c25a:	3710      	adds	r7, #16
 800c25c:	46bd      	mov	sp, r7
 800c25e:	bd80      	pop	{r7, pc}

0800c260 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800c260:	b480      	push	{r7}
 800c262:	b085      	sub	sp, #20
 800c264:	af00      	add	r7, sp, #0
 800c266:	6078      	str	r0, [r7, #4]
 800c268:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800c26a:	2300      	movs	r3, #0
 800c26c:	60fb      	str	r3, [r7, #12]
 800c26e:	e014      	b.n	800c29a <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800c270:	4a0f      	ldr	r2, [pc, #60]	; (800c2b0 <vQueueAddToRegistry+0x50>)
 800c272:	68fb      	ldr	r3, [r7, #12]
 800c274:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800c278:	2b00      	cmp	r3, #0
 800c27a:	d10b      	bne.n	800c294 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800c27c:	490c      	ldr	r1, [pc, #48]	; (800c2b0 <vQueueAddToRegistry+0x50>)
 800c27e:	68fb      	ldr	r3, [r7, #12]
 800c280:	683a      	ldr	r2, [r7, #0]
 800c282:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800c286:	4a0a      	ldr	r2, [pc, #40]	; (800c2b0 <vQueueAddToRegistry+0x50>)
 800c288:	68fb      	ldr	r3, [r7, #12]
 800c28a:	00db      	lsls	r3, r3, #3
 800c28c:	4413      	add	r3, r2
 800c28e:	687a      	ldr	r2, [r7, #4]
 800c290:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800c292:	e006      	b.n	800c2a2 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800c294:	68fb      	ldr	r3, [r7, #12]
 800c296:	3301      	adds	r3, #1
 800c298:	60fb      	str	r3, [r7, #12]
 800c29a:	68fb      	ldr	r3, [r7, #12]
 800c29c:	2b07      	cmp	r3, #7
 800c29e:	d9e7      	bls.n	800c270 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800c2a0:	bf00      	nop
 800c2a2:	bf00      	nop
 800c2a4:	3714      	adds	r7, #20
 800c2a6:	46bd      	mov	sp, r7
 800c2a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2ac:	4770      	bx	lr
 800c2ae:	bf00      	nop
 800c2b0:	20001578 	.word	0x20001578

0800c2b4 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800c2b4:	b580      	push	{r7, lr}
 800c2b6:	b086      	sub	sp, #24
 800c2b8:	af00      	add	r7, sp, #0
 800c2ba:	60f8      	str	r0, [r7, #12]
 800c2bc:	60b9      	str	r1, [r7, #8]
 800c2be:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800c2c0:	68fb      	ldr	r3, [r7, #12]
 800c2c2:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800c2c4:	f001 fca6 	bl	800dc14 <vPortEnterCritical>
 800c2c8:	697b      	ldr	r3, [r7, #20]
 800c2ca:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800c2ce:	b25b      	sxtb	r3, r3
 800c2d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c2d4:	d103      	bne.n	800c2de <vQueueWaitForMessageRestricted+0x2a>
 800c2d6:	697b      	ldr	r3, [r7, #20]
 800c2d8:	2200      	movs	r2, #0
 800c2da:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800c2de:	697b      	ldr	r3, [r7, #20]
 800c2e0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800c2e4:	b25b      	sxtb	r3, r3
 800c2e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c2ea:	d103      	bne.n	800c2f4 <vQueueWaitForMessageRestricted+0x40>
 800c2ec:	697b      	ldr	r3, [r7, #20]
 800c2ee:	2200      	movs	r2, #0
 800c2f0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800c2f4:	f001 fcbe 	bl	800dc74 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800c2f8:	697b      	ldr	r3, [r7, #20]
 800c2fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c2fc:	2b00      	cmp	r3, #0
 800c2fe:	d106      	bne.n	800c30e <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800c300:	697b      	ldr	r3, [r7, #20]
 800c302:	3324      	adds	r3, #36	; 0x24
 800c304:	687a      	ldr	r2, [r7, #4]
 800c306:	68b9      	ldr	r1, [r7, #8]
 800c308:	4618      	mov	r0, r3
 800c30a:	f000 fd41 	bl	800cd90 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800c30e:	6978      	ldr	r0, [r7, #20]
 800c310:	f7ff ff26 	bl	800c160 <prvUnlockQueue>
	}
 800c314:	bf00      	nop
 800c316:	3718      	adds	r7, #24
 800c318:	46bd      	mov	sp, r7
 800c31a:	bd80      	pop	{r7, pc}

0800c31c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800c31c:	b580      	push	{r7, lr}
 800c31e:	b08e      	sub	sp, #56	; 0x38
 800c320:	af04      	add	r7, sp, #16
 800c322:	60f8      	str	r0, [r7, #12]
 800c324:	60b9      	str	r1, [r7, #8]
 800c326:	607a      	str	r2, [r7, #4]
 800c328:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800c32a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c32c:	2b00      	cmp	r3, #0
 800c32e:	d10a      	bne.n	800c346 <xTaskCreateStatic+0x2a>
	__asm volatile
 800c330:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c334:	f383 8811 	msr	BASEPRI, r3
 800c338:	f3bf 8f6f 	isb	sy
 800c33c:	f3bf 8f4f 	dsb	sy
 800c340:	623b      	str	r3, [r7, #32]
}
 800c342:	bf00      	nop
 800c344:	e7fe      	b.n	800c344 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800c346:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c348:	2b00      	cmp	r3, #0
 800c34a:	d10a      	bne.n	800c362 <xTaskCreateStatic+0x46>
	__asm volatile
 800c34c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c350:	f383 8811 	msr	BASEPRI, r3
 800c354:	f3bf 8f6f 	isb	sy
 800c358:	f3bf 8f4f 	dsb	sy
 800c35c:	61fb      	str	r3, [r7, #28]
}
 800c35e:	bf00      	nop
 800c360:	e7fe      	b.n	800c360 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800c362:	236c      	movs	r3, #108	; 0x6c
 800c364:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800c366:	693b      	ldr	r3, [r7, #16]
 800c368:	2b6c      	cmp	r3, #108	; 0x6c
 800c36a:	d00a      	beq.n	800c382 <xTaskCreateStatic+0x66>
	__asm volatile
 800c36c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c370:	f383 8811 	msr	BASEPRI, r3
 800c374:	f3bf 8f6f 	isb	sy
 800c378:	f3bf 8f4f 	dsb	sy
 800c37c:	61bb      	str	r3, [r7, #24]
}
 800c37e:	bf00      	nop
 800c380:	e7fe      	b.n	800c380 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800c382:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800c384:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c386:	2b00      	cmp	r3, #0
 800c388:	d01e      	beq.n	800c3c8 <xTaskCreateStatic+0xac>
 800c38a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c38c:	2b00      	cmp	r3, #0
 800c38e:	d01b      	beq.n	800c3c8 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800c390:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c392:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800c394:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c396:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800c398:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800c39a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c39c:	2202      	movs	r2, #2
 800c39e:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800c3a2:	2300      	movs	r3, #0
 800c3a4:	9303      	str	r3, [sp, #12]
 800c3a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c3a8:	9302      	str	r3, [sp, #8]
 800c3aa:	f107 0314 	add.w	r3, r7, #20
 800c3ae:	9301      	str	r3, [sp, #4]
 800c3b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c3b2:	9300      	str	r3, [sp, #0]
 800c3b4:	683b      	ldr	r3, [r7, #0]
 800c3b6:	687a      	ldr	r2, [r7, #4]
 800c3b8:	68b9      	ldr	r1, [r7, #8]
 800c3ba:	68f8      	ldr	r0, [r7, #12]
 800c3bc:	f000 f850 	bl	800c460 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800c3c0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800c3c2:	f000 f8dd 	bl	800c580 <prvAddNewTaskToReadyList>
 800c3c6:	e001      	b.n	800c3cc <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 800c3c8:	2300      	movs	r3, #0
 800c3ca:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800c3cc:	697b      	ldr	r3, [r7, #20]
	}
 800c3ce:	4618      	mov	r0, r3
 800c3d0:	3728      	adds	r7, #40	; 0x28
 800c3d2:	46bd      	mov	sp, r7
 800c3d4:	bd80      	pop	{r7, pc}

0800c3d6 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800c3d6:	b580      	push	{r7, lr}
 800c3d8:	b08c      	sub	sp, #48	; 0x30
 800c3da:	af04      	add	r7, sp, #16
 800c3dc:	60f8      	str	r0, [r7, #12]
 800c3de:	60b9      	str	r1, [r7, #8]
 800c3e0:	603b      	str	r3, [r7, #0]
 800c3e2:	4613      	mov	r3, r2
 800c3e4:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800c3e6:	88fb      	ldrh	r3, [r7, #6]
 800c3e8:	009b      	lsls	r3, r3, #2
 800c3ea:	4618      	mov	r0, r3
 800c3ec:	f001 fd34 	bl	800de58 <pvPortMalloc>
 800c3f0:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800c3f2:	697b      	ldr	r3, [r7, #20]
 800c3f4:	2b00      	cmp	r3, #0
 800c3f6:	d00e      	beq.n	800c416 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800c3f8:	206c      	movs	r0, #108	; 0x6c
 800c3fa:	f001 fd2d 	bl	800de58 <pvPortMalloc>
 800c3fe:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800c400:	69fb      	ldr	r3, [r7, #28]
 800c402:	2b00      	cmp	r3, #0
 800c404:	d003      	beq.n	800c40e <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800c406:	69fb      	ldr	r3, [r7, #28]
 800c408:	697a      	ldr	r2, [r7, #20]
 800c40a:	631a      	str	r2, [r3, #48]	; 0x30
 800c40c:	e005      	b.n	800c41a <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800c40e:	6978      	ldr	r0, [r7, #20]
 800c410:	f001 fdee 	bl	800dff0 <vPortFree>
 800c414:	e001      	b.n	800c41a <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800c416:	2300      	movs	r3, #0
 800c418:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800c41a:	69fb      	ldr	r3, [r7, #28]
 800c41c:	2b00      	cmp	r3, #0
 800c41e:	d017      	beq.n	800c450 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800c420:	69fb      	ldr	r3, [r7, #28]
 800c422:	2200      	movs	r2, #0
 800c424:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800c428:	88fa      	ldrh	r2, [r7, #6]
 800c42a:	2300      	movs	r3, #0
 800c42c:	9303      	str	r3, [sp, #12]
 800c42e:	69fb      	ldr	r3, [r7, #28]
 800c430:	9302      	str	r3, [sp, #8]
 800c432:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c434:	9301      	str	r3, [sp, #4]
 800c436:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c438:	9300      	str	r3, [sp, #0]
 800c43a:	683b      	ldr	r3, [r7, #0]
 800c43c:	68b9      	ldr	r1, [r7, #8]
 800c43e:	68f8      	ldr	r0, [r7, #12]
 800c440:	f000 f80e 	bl	800c460 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800c444:	69f8      	ldr	r0, [r7, #28]
 800c446:	f000 f89b 	bl	800c580 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800c44a:	2301      	movs	r3, #1
 800c44c:	61bb      	str	r3, [r7, #24]
 800c44e:	e002      	b.n	800c456 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800c450:	f04f 33ff 	mov.w	r3, #4294967295
 800c454:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800c456:	69bb      	ldr	r3, [r7, #24]
	}
 800c458:	4618      	mov	r0, r3
 800c45a:	3720      	adds	r7, #32
 800c45c:	46bd      	mov	sp, r7
 800c45e:	bd80      	pop	{r7, pc}

0800c460 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800c460:	b580      	push	{r7, lr}
 800c462:	b088      	sub	sp, #32
 800c464:	af00      	add	r7, sp, #0
 800c466:	60f8      	str	r0, [r7, #12]
 800c468:	60b9      	str	r1, [r7, #8]
 800c46a:	607a      	str	r2, [r7, #4]
 800c46c:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800c46e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c470:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800c472:	687b      	ldr	r3, [r7, #4]
 800c474:	009b      	lsls	r3, r3, #2
 800c476:	461a      	mov	r2, r3
 800c478:	21a5      	movs	r1, #165	; 0xa5
 800c47a:	f002 fc09 	bl	800ec90 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800c47e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c480:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c482:	687b      	ldr	r3, [r7, #4]
 800c484:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800c488:	3b01      	subs	r3, #1
 800c48a:	009b      	lsls	r3, r3, #2
 800c48c:	4413      	add	r3, r2
 800c48e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800c490:	69bb      	ldr	r3, [r7, #24]
 800c492:	f023 0307 	bic.w	r3, r3, #7
 800c496:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800c498:	69bb      	ldr	r3, [r7, #24]
 800c49a:	f003 0307 	and.w	r3, r3, #7
 800c49e:	2b00      	cmp	r3, #0
 800c4a0:	d00a      	beq.n	800c4b8 <prvInitialiseNewTask+0x58>
	__asm volatile
 800c4a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c4a6:	f383 8811 	msr	BASEPRI, r3
 800c4aa:	f3bf 8f6f 	isb	sy
 800c4ae:	f3bf 8f4f 	dsb	sy
 800c4b2:	617b      	str	r3, [r7, #20]
}
 800c4b4:	bf00      	nop
 800c4b6:	e7fe      	b.n	800c4b6 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800c4b8:	68bb      	ldr	r3, [r7, #8]
 800c4ba:	2b00      	cmp	r3, #0
 800c4bc:	d01f      	beq.n	800c4fe <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800c4be:	2300      	movs	r3, #0
 800c4c0:	61fb      	str	r3, [r7, #28]
 800c4c2:	e012      	b.n	800c4ea <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800c4c4:	68ba      	ldr	r2, [r7, #8]
 800c4c6:	69fb      	ldr	r3, [r7, #28]
 800c4c8:	4413      	add	r3, r2
 800c4ca:	7819      	ldrb	r1, [r3, #0]
 800c4cc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c4ce:	69fb      	ldr	r3, [r7, #28]
 800c4d0:	4413      	add	r3, r2
 800c4d2:	3334      	adds	r3, #52	; 0x34
 800c4d4:	460a      	mov	r2, r1
 800c4d6:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800c4d8:	68ba      	ldr	r2, [r7, #8]
 800c4da:	69fb      	ldr	r3, [r7, #28]
 800c4dc:	4413      	add	r3, r2
 800c4de:	781b      	ldrb	r3, [r3, #0]
 800c4e0:	2b00      	cmp	r3, #0
 800c4e2:	d006      	beq.n	800c4f2 <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800c4e4:	69fb      	ldr	r3, [r7, #28]
 800c4e6:	3301      	adds	r3, #1
 800c4e8:	61fb      	str	r3, [r7, #28]
 800c4ea:	69fb      	ldr	r3, [r7, #28]
 800c4ec:	2b1d      	cmp	r3, #29
 800c4ee:	d9e9      	bls.n	800c4c4 <prvInitialiseNewTask+0x64>
 800c4f0:	e000      	b.n	800c4f4 <prvInitialiseNewTask+0x94>
			{
				break;
 800c4f2:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800c4f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c4f6:	2200      	movs	r2, #0
 800c4f8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
 800c4fc:	e003      	b.n	800c506 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800c4fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c500:	2200      	movs	r2, #0
 800c502:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800c506:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c508:	2b37      	cmp	r3, #55	; 0x37
 800c50a:	d901      	bls.n	800c510 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800c50c:	2337      	movs	r3, #55	; 0x37
 800c50e:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800c510:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c512:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800c514:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800c516:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c518:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800c51a:	65da      	str	r2, [r3, #92]	; 0x5c
		pxNewTCB->uxMutexesHeld = 0;
 800c51c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c51e:	2200      	movs	r2, #0
 800c520:	661a      	str	r2, [r3, #96]	; 0x60
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800c522:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c524:	3304      	adds	r3, #4
 800c526:	4618      	mov	r0, r3
 800c528:	f7ff f93e 	bl	800b7a8 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800c52c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c52e:	3318      	adds	r3, #24
 800c530:	4618      	mov	r0, r3
 800c532:	f7ff f939 	bl	800b7a8 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800c536:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c538:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c53a:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c53c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c53e:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800c542:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c544:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800c546:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c548:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c54a:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800c54c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c54e:	2200      	movs	r2, #0
 800c550:	665a      	str	r2, [r3, #100]	; 0x64
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800c552:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c554:	2200      	movs	r2, #0
 800c556:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800c55a:	683a      	ldr	r2, [r7, #0]
 800c55c:	68f9      	ldr	r1, [r7, #12]
 800c55e:	69b8      	ldr	r0, [r7, #24]
 800c560:	f001 fa2e 	bl	800d9c0 <pxPortInitialiseStack>
 800c564:	4602      	mov	r2, r0
 800c566:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c568:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800c56a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c56c:	2b00      	cmp	r3, #0
 800c56e:	d002      	beq.n	800c576 <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800c570:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c572:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c574:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800c576:	bf00      	nop
 800c578:	3720      	adds	r7, #32
 800c57a:	46bd      	mov	sp, r7
 800c57c:	bd80      	pop	{r7, pc}
	...

0800c580 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800c580:	b580      	push	{r7, lr}
 800c582:	b082      	sub	sp, #8
 800c584:	af00      	add	r7, sp, #0
 800c586:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800c588:	f001 fb44 	bl	800dc14 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800c58c:	4b2d      	ldr	r3, [pc, #180]	; (800c644 <prvAddNewTaskToReadyList+0xc4>)
 800c58e:	681b      	ldr	r3, [r3, #0]
 800c590:	3301      	adds	r3, #1
 800c592:	4a2c      	ldr	r2, [pc, #176]	; (800c644 <prvAddNewTaskToReadyList+0xc4>)
 800c594:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800c596:	4b2c      	ldr	r3, [pc, #176]	; (800c648 <prvAddNewTaskToReadyList+0xc8>)
 800c598:	681b      	ldr	r3, [r3, #0]
 800c59a:	2b00      	cmp	r3, #0
 800c59c:	d109      	bne.n	800c5b2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800c59e:	4a2a      	ldr	r2, [pc, #168]	; (800c648 <prvAddNewTaskToReadyList+0xc8>)
 800c5a0:	687b      	ldr	r3, [r7, #4]
 800c5a2:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800c5a4:	4b27      	ldr	r3, [pc, #156]	; (800c644 <prvAddNewTaskToReadyList+0xc4>)
 800c5a6:	681b      	ldr	r3, [r3, #0]
 800c5a8:	2b01      	cmp	r3, #1
 800c5aa:	d110      	bne.n	800c5ce <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800c5ac:	f000 fd1c 	bl	800cfe8 <prvInitialiseTaskLists>
 800c5b0:	e00d      	b.n	800c5ce <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800c5b2:	4b26      	ldr	r3, [pc, #152]	; (800c64c <prvAddNewTaskToReadyList+0xcc>)
 800c5b4:	681b      	ldr	r3, [r3, #0]
 800c5b6:	2b00      	cmp	r3, #0
 800c5b8:	d109      	bne.n	800c5ce <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800c5ba:	4b23      	ldr	r3, [pc, #140]	; (800c648 <prvAddNewTaskToReadyList+0xc8>)
 800c5bc:	681b      	ldr	r3, [r3, #0]
 800c5be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c5c0:	687b      	ldr	r3, [r7, #4]
 800c5c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c5c4:	429a      	cmp	r2, r3
 800c5c6:	d802      	bhi.n	800c5ce <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800c5c8:	4a1f      	ldr	r2, [pc, #124]	; (800c648 <prvAddNewTaskToReadyList+0xc8>)
 800c5ca:	687b      	ldr	r3, [r7, #4]
 800c5cc:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800c5ce:	4b20      	ldr	r3, [pc, #128]	; (800c650 <prvAddNewTaskToReadyList+0xd0>)
 800c5d0:	681b      	ldr	r3, [r3, #0]
 800c5d2:	3301      	adds	r3, #1
 800c5d4:	4a1e      	ldr	r2, [pc, #120]	; (800c650 <prvAddNewTaskToReadyList+0xd0>)
 800c5d6:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800c5d8:	4b1d      	ldr	r3, [pc, #116]	; (800c650 <prvAddNewTaskToReadyList+0xd0>)
 800c5da:	681a      	ldr	r2, [r3, #0]
 800c5dc:	687b      	ldr	r3, [r7, #4]
 800c5de:	655a      	str	r2, [r3, #84]	; 0x54
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800c5e0:	687b      	ldr	r3, [r7, #4]
 800c5e2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c5e4:	4b1b      	ldr	r3, [pc, #108]	; (800c654 <prvAddNewTaskToReadyList+0xd4>)
 800c5e6:	681b      	ldr	r3, [r3, #0]
 800c5e8:	429a      	cmp	r2, r3
 800c5ea:	d903      	bls.n	800c5f4 <prvAddNewTaskToReadyList+0x74>
 800c5ec:	687b      	ldr	r3, [r7, #4]
 800c5ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c5f0:	4a18      	ldr	r2, [pc, #96]	; (800c654 <prvAddNewTaskToReadyList+0xd4>)
 800c5f2:	6013      	str	r3, [r2, #0]
 800c5f4:	687b      	ldr	r3, [r7, #4]
 800c5f6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c5f8:	4613      	mov	r3, r2
 800c5fa:	009b      	lsls	r3, r3, #2
 800c5fc:	4413      	add	r3, r2
 800c5fe:	009b      	lsls	r3, r3, #2
 800c600:	4a15      	ldr	r2, [pc, #84]	; (800c658 <prvAddNewTaskToReadyList+0xd8>)
 800c602:	441a      	add	r2, r3
 800c604:	687b      	ldr	r3, [r7, #4]
 800c606:	3304      	adds	r3, #4
 800c608:	4619      	mov	r1, r3
 800c60a:	4610      	mov	r0, r2
 800c60c:	f7ff f8d9 	bl	800b7c2 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800c610:	f001 fb30 	bl	800dc74 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800c614:	4b0d      	ldr	r3, [pc, #52]	; (800c64c <prvAddNewTaskToReadyList+0xcc>)
 800c616:	681b      	ldr	r3, [r3, #0]
 800c618:	2b00      	cmp	r3, #0
 800c61a:	d00e      	beq.n	800c63a <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800c61c:	4b0a      	ldr	r3, [pc, #40]	; (800c648 <prvAddNewTaskToReadyList+0xc8>)
 800c61e:	681b      	ldr	r3, [r3, #0]
 800c620:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c622:	687b      	ldr	r3, [r7, #4]
 800c624:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c626:	429a      	cmp	r2, r3
 800c628:	d207      	bcs.n	800c63a <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800c62a:	4b0c      	ldr	r3, [pc, #48]	; (800c65c <prvAddNewTaskToReadyList+0xdc>)
 800c62c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c630:	601a      	str	r2, [r3, #0]
 800c632:	f3bf 8f4f 	dsb	sy
 800c636:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800c63a:	bf00      	nop
 800c63c:	3708      	adds	r7, #8
 800c63e:	46bd      	mov	sp, r7
 800c640:	bd80      	pop	{r7, pc}
 800c642:	bf00      	nop
 800c644:	20001a8c 	.word	0x20001a8c
 800c648:	200015b8 	.word	0x200015b8
 800c64c:	20001a98 	.word	0x20001a98
 800c650:	20001aa8 	.word	0x20001aa8
 800c654:	20001a94 	.word	0x20001a94
 800c658:	200015bc 	.word	0x200015bc
 800c65c:	e000ed04 	.word	0xe000ed04

0800c660 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800c660:	b580      	push	{r7, lr}
 800c662:	b084      	sub	sp, #16
 800c664:	af00      	add	r7, sp, #0
 800c666:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800c668:	2300      	movs	r3, #0
 800c66a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800c66c:	687b      	ldr	r3, [r7, #4]
 800c66e:	2b00      	cmp	r3, #0
 800c670:	d017      	beq.n	800c6a2 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800c672:	4b13      	ldr	r3, [pc, #76]	; (800c6c0 <vTaskDelay+0x60>)
 800c674:	681b      	ldr	r3, [r3, #0]
 800c676:	2b00      	cmp	r3, #0
 800c678:	d00a      	beq.n	800c690 <vTaskDelay+0x30>
	__asm volatile
 800c67a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c67e:	f383 8811 	msr	BASEPRI, r3
 800c682:	f3bf 8f6f 	isb	sy
 800c686:	f3bf 8f4f 	dsb	sy
 800c68a:	60bb      	str	r3, [r7, #8]
}
 800c68c:	bf00      	nop
 800c68e:	e7fe      	b.n	800c68e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800c690:	f000 f986 	bl	800c9a0 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800c694:	2100      	movs	r1, #0
 800c696:	6878      	ldr	r0, [r7, #4]
 800c698:	f000 fdf0 	bl	800d27c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800c69c:	f000 f98e 	bl	800c9bc <xTaskResumeAll>
 800c6a0:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800c6a2:	68fb      	ldr	r3, [r7, #12]
 800c6a4:	2b00      	cmp	r3, #0
 800c6a6:	d107      	bne.n	800c6b8 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 800c6a8:	4b06      	ldr	r3, [pc, #24]	; (800c6c4 <vTaskDelay+0x64>)
 800c6aa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c6ae:	601a      	str	r2, [r3, #0]
 800c6b0:	f3bf 8f4f 	dsb	sy
 800c6b4:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800c6b8:	bf00      	nop
 800c6ba:	3710      	adds	r7, #16
 800c6bc:	46bd      	mov	sp, r7
 800c6be:	bd80      	pop	{r7, pc}
 800c6c0:	20001ab4 	.word	0x20001ab4
 800c6c4:	e000ed04 	.word	0xe000ed04

0800c6c8 <vTaskSuspend>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskSuspend( TaskHandle_t xTaskToSuspend )
	{
 800c6c8:	b580      	push	{r7, lr}
 800c6ca:	b084      	sub	sp, #16
 800c6cc:	af00      	add	r7, sp, #0
 800c6ce:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 800c6d0:	f001 faa0 	bl	800dc14 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the running task that is
			being suspended. */
			pxTCB = prvGetTCBFromHandle( xTaskToSuspend );
 800c6d4:	687b      	ldr	r3, [r7, #4]
 800c6d6:	2b00      	cmp	r3, #0
 800c6d8:	d102      	bne.n	800c6e0 <vTaskSuspend+0x18>
 800c6da:	4b30      	ldr	r3, [pc, #192]	; (800c79c <vTaskSuspend+0xd4>)
 800c6dc:	681b      	ldr	r3, [r3, #0]
 800c6de:	e000      	b.n	800c6e2 <vTaskSuspend+0x1a>
 800c6e0:	687b      	ldr	r3, [r7, #4]
 800c6e2:	60fb      	str	r3, [r7, #12]

			traceTASK_SUSPEND( pxTCB );

			/* Remove task from the ready/delayed list and place in the
			suspended list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800c6e4:	68fb      	ldr	r3, [r7, #12]
 800c6e6:	3304      	adds	r3, #4
 800c6e8:	4618      	mov	r0, r3
 800c6ea:	f7ff f8c7 	bl	800b87c <uxListRemove>
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800c6ee:	68fb      	ldr	r3, [r7, #12]
 800c6f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c6f2:	2b00      	cmp	r3, #0
 800c6f4:	d004      	beq.n	800c700 <vTaskSuspend+0x38>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800c6f6:	68fb      	ldr	r3, [r7, #12]
 800c6f8:	3318      	adds	r3, #24
 800c6fa:	4618      	mov	r0, r3
 800c6fc:	f7ff f8be 	bl	800b87c <uxListRemove>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			vListInsertEnd( &xSuspendedTaskList, &( pxTCB->xStateListItem ) );
 800c700:	68fb      	ldr	r3, [r7, #12]
 800c702:	3304      	adds	r3, #4
 800c704:	4619      	mov	r1, r3
 800c706:	4826      	ldr	r0, [pc, #152]	; (800c7a0 <vTaskSuspend+0xd8>)
 800c708:	f7ff f85b 	bl	800b7c2 <vListInsertEnd>

			#if( configUSE_TASK_NOTIFICATIONS == 1 )
			{
				if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
 800c70c:	68fb      	ldr	r3, [r7, #12]
 800c70e:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
 800c712:	b2db      	uxtb	r3, r3
 800c714:	2b01      	cmp	r3, #1
 800c716:	d103      	bne.n	800c720 <vTaskSuspend+0x58>
				{
					/* The task was blocked to wait for a notification, but is
					now suspended, so no notification was received. */
					pxTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800c718:	68fb      	ldr	r3, [r7, #12]
 800c71a:	2200      	movs	r2, #0
 800c71c:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
				}
			}
			#endif
		}
		taskEXIT_CRITICAL();
 800c720:	f001 faa8 	bl	800dc74 <vPortExitCritical>

		if( xSchedulerRunning != pdFALSE )
 800c724:	4b1f      	ldr	r3, [pc, #124]	; (800c7a4 <vTaskSuspend+0xdc>)
 800c726:	681b      	ldr	r3, [r3, #0]
 800c728:	2b00      	cmp	r3, #0
 800c72a:	d005      	beq.n	800c738 <vTaskSuspend+0x70>
		{
			/* Reset the next expected unblock time in case it referred to the
			task that is now in the Suspended state. */
			taskENTER_CRITICAL();
 800c72c:	f001 fa72 	bl	800dc14 <vPortEnterCritical>
			{
				prvResetNextTaskUnblockTime();
 800c730:	f000 fcf8 	bl	800d124 <prvResetNextTaskUnblockTime>
			}
			taskEXIT_CRITICAL();
 800c734:	f001 fa9e 	bl	800dc74 <vPortExitCritical>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( pxTCB == pxCurrentTCB )
 800c738:	4b18      	ldr	r3, [pc, #96]	; (800c79c <vTaskSuspend+0xd4>)
 800c73a:	681b      	ldr	r3, [r3, #0]
 800c73c:	68fa      	ldr	r2, [r7, #12]
 800c73e:	429a      	cmp	r2, r3
 800c740:	d127      	bne.n	800c792 <vTaskSuspend+0xca>
		{
			if( xSchedulerRunning != pdFALSE )
 800c742:	4b18      	ldr	r3, [pc, #96]	; (800c7a4 <vTaskSuspend+0xdc>)
 800c744:	681b      	ldr	r3, [r3, #0]
 800c746:	2b00      	cmp	r3, #0
 800c748:	d017      	beq.n	800c77a <vTaskSuspend+0xb2>
			{
				/* The current task has just been suspended. */
				configASSERT( uxSchedulerSuspended == 0 );
 800c74a:	4b17      	ldr	r3, [pc, #92]	; (800c7a8 <vTaskSuspend+0xe0>)
 800c74c:	681b      	ldr	r3, [r3, #0]
 800c74e:	2b00      	cmp	r3, #0
 800c750:	d00a      	beq.n	800c768 <vTaskSuspend+0xa0>
	__asm volatile
 800c752:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c756:	f383 8811 	msr	BASEPRI, r3
 800c75a:	f3bf 8f6f 	isb	sy
 800c75e:	f3bf 8f4f 	dsb	sy
 800c762:	60bb      	str	r3, [r7, #8]
}
 800c764:	bf00      	nop
 800c766:	e7fe      	b.n	800c766 <vTaskSuspend+0x9e>
				portYIELD_WITHIN_API();
 800c768:	4b10      	ldr	r3, [pc, #64]	; (800c7ac <vTaskSuspend+0xe4>)
 800c76a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c76e:	601a      	str	r2, [r3, #0]
 800c770:	f3bf 8f4f 	dsb	sy
 800c774:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800c778:	e00b      	b.n	800c792 <vTaskSuspend+0xca>
				if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == uxCurrentNumberOfTasks ) /*lint !e931 Right has no side effect, just volatile. */
 800c77a:	4b09      	ldr	r3, [pc, #36]	; (800c7a0 <vTaskSuspend+0xd8>)
 800c77c:	681a      	ldr	r2, [r3, #0]
 800c77e:	4b0c      	ldr	r3, [pc, #48]	; (800c7b0 <vTaskSuspend+0xe8>)
 800c780:	681b      	ldr	r3, [r3, #0]
 800c782:	429a      	cmp	r2, r3
 800c784:	d103      	bne.n	800c78e <vTaskSuspend+0xc6>
					pxCurrentTCB = NULL;
 800c786:	4b05      	ldr	r3, [pc, #20]	; (800c79c <vTaskSuspend+0xd4>)
 800c788:	2200      	movs	r2, #0
 800c78a:	601a      	str	r2, [r3, #0]
	}
 800c78c:	e001      	b.n	800c792 <vTaskSuspend+0xca>
					vTaskSwitchContext();
 800c78e:	f000 fa7d 	bl	800cc8c <vTaskSwitchContext>
	}
 800c792:	bf00      	nop
 800c794:	3710      	adds	r7, #16
 800c796:	46bd      	mov	sp, r7
 800c798:	bd80      	pop	{r7, pc}
 800c79a:	bf00      	nop
 800c79c:	200015b8 	.word	0x200015b8
 800c7a0:	20001a78 	.word	0x20001a78
 800c7a4:	20001a98 	.word	0x20001a98
 800c7a8:	20001ab4 	.word	0x20001ab4
 800c7ac:	e000ed04 	.word	0xe000ed04
 800c7b0:	20001a8c 	.word	0x20001a8c

0800c7b4 <prvTaskIsTaskSuspended>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	static BaseType_t prvTaskIsTaskSuspended( const TaskHandle_t xTask )
	{
 800c7b4:	b480      	push	{r7}
 800c7b6:	b087      	sub	sp, #28
 800c7b8:	af00      	add	r7, sp, #0
 800c7ba:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn = pdFALSE;
 800c7bc:	2300      	movs	r3, #0
 800c7be:	617b      	str	r3, [r7, #20]
	const TCB_t * const pxTCB = xTask;
 800c7c0:	687b      	ldr	r3, [r7, #4]
 800c7c2:	613b      	str	r3, [r7, #16]

		/* Accesses xPendingReadyList so must be called from a critical
		section. */

		/* It does not make sense to check if the calling task is suspended. */
		configASSERT( xTask );
 800c7c4:	687b      	ldr	r3, [r7, #4]
 800c7c6:	2b00      	cmp	r3, #0
 800c7c8:	d10a      	bne.n	800c7e0 <prvTaskIsTaskSuspended+0x2c>
	__asm volatile
 800c7ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c7ce:	f383 8811 	msr	BASEPRI, r3
 800c7d2:	f3bf 8f6f 	isb	sy
 800c7d6:	f3bf 8f4f 	dsb	sy
 800c7da:	60fb      	str	r3, [r7, #12]
}
 800c7dc:	bf00      	nop
 800c7de:	e7fe      	b.n	800c7de <prvTaskIsTaskSuspended+0x2a>

		/* Is the task being resumed actually in the suspended list? */
		if( listIS_CONTAINED_WITHIN( &xSuspendedTaskList, &( pxTCB->xStateListItem ) ) != pdFALSE )
 800c7e0:	693b      	ldr	r3, [r7, #16]
 800c7e2:	695b      	ldr	r3, [r3, #20]
 800c7e4:	4a0a      	ldr	r2, [pc, #40]	; (800c810 <prvTaskIsTaskSuspended+0x5c>)
 800c7e6:	4293      	cmp	r3, r2
 800c7e8:	d10a      	bne.n	800c800 <prvTaskIsTaskSuspended+0x4c>
		{
			/* Has the task already been resumed from within an ISR? */
			if( listIS_CONTAINED_WITHIN( &xPendingReadyList, &( pxTCB->xEventListItem ) ) == pdFALSE )
 800c7ea:	693b      	ldr	r3, [r7, #16]
 800c7ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c7ee:	4a09      	ldr	r2, [pc, #36]	; (800c814 <prvTaskIsTaskSuspended+0x60>)
 800c7f0:	4293      	cmp	r3, r2
 800c7f2:	d005      	beq.n	800c800 <prvTaskIsTaskSuspended+0x4c>
			{
				/* Is it in the suspended list because it is in the	Suspended
				state, or because is is blocked with no timeout? */
				if( listIS_CONTAINED_WITHIN( NULL, &( pxTCB->xEventListItem ) ) != pdFALSE ) /*lint !e961.  The cast is only redundant when NULL is used. */
 800c7f4:	693b      	ldr	r3, [r7, #16]
 800c7f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c7f8:	2b00      	cmp	r3, #0
 800c7fa:	d101      	bne.n	800c800 <prvTaskIsTaskSuspended+0x4c>
				{
					xReturn = pdTRUE;
 800c7fc:	2301      	movs	r3, #1
 800c7fe:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800c800:	697b      	ldr	r3, [r7, #20]
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
 800c802:	4618      	mov	r0, r3
 800c804:	371c      	adds	r7, #28
 800c806:	46bd      	mov	sp, r7
 800c808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c80c:	4770      	bx	lr
 800c80e:	bf00      	nop
 800c810:	20001a78 	.word	0x20001a78
 800c814:	20001a4c 	.word	0x20001a4c

0800c818 <vTaskResume>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskResume( TaskHandle_t xTaskToResume )
	{
 800c818:	b580      	push	{r7, lr}
 800c81a:	b084      	sub	sp, #16
 800c81c:	af00      	add	r7, sp, #0
 800c81e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = xTaskToResume;
 800c820:	687b      	ldr	r3, [r7, #4]
 800c822:	60fb      	str	r3, [r7, #12]

		/* It does not make sense to resume the calling task. */
		configASSERT( xTaskToResume );
 800c824:	687b      	ldr	r3, [r7, #4]
 800c826:	2b00      	cmp	r3, #0
 800c828:	d10a      	bne.n	800c840 <vTaskResume+0x28>
	__asm volatile
 800c82a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c82e:	f383 8811 	msr	BASEPRI, r3
 800c832:	f3bf 8f6f 	isb	sy
 800c836:	f3bf 8f4f 	dsb	sy
 800c83a:	60bb      	str	r3, [r7, #8]
}
 800c83c:	bf00      	nop
 800c83e:	e7fe      	b.n	800c83e <vTaskResume+0x26>

		/* The parameter cannot be NULL as it is impossible to resume the
		currently executing task. */
		if( ( pxTCB != pxCurrentTCB ) && ( pxTCB != NULL ) )
 800c840:	4b20      	ldr	r3, [pc, #128]	; (800c8c4 <vTaskResume+0xac>)
 800c842:	681b      	ldr	r3, [r3, #0]
 800c844:	68fa      	ldr	r2, [r7, #12]
 800c846:	429a      	cmp	r2, r3
 800c848:	d038      	beq.n	800c8bc <vTaskResume+0xa4>
 800c84a:	68fb      	ldr	r3, [r7, #12]
 800c84c:	2b00      	cmp	r3, #0
 800c84e:	d035      	beq.n	800c8bc <vTaskResume+0xa4>
		{
			taskENTER_CRITICAL();
 800c850:	f001 f9e0 	bl	800dc14 <vPortEnterCritical>
			{
				if( prvTaskIsTaskSuspended( pxTCB ) != pdFALSE )
 800c854:	68f8      	ldr	r0, [r7, #12]
 800c856:	f7ff ffad 	bl	800c7b4 <prvTaskIsTaskSuspended>
 800c85a:	4603      	mov	r3, r0
 800c85c:	2b00      	cmp	r3, #0
 800c85e:	d02b      	beq.n	800c8b8 <vTaskResume+0xa0>
				{
					traceTASK_RESUME( pxTCB );

					/* The ready list can be accessed even if the scheduler is
					suspended because this is inside a critical section. */
					( void ) uxListRemove(  &( pxTCB->xStateListItem ) );
 800c860:	68fb      	ldr	r3, [r7, #12]
 800c862:	3304      	adds	r3, #4
 800c864:	4618      	mov	r0, r3
 800c866:	f7ff f809 	bl	800b87c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800c86a:	68fb      	ldr	r3, [r7, #12]
 800c86c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c86e:	4b16      	ldr	r3, [pc, #88]	; (800c8c8 <vTaskResume+0xb0>)
 800c870:	681b      	ldr	r3, [r3, #0]
 800c872:	429a      	cmp	r2, r3
 800c874:	d903      	bls.n	800c87e <vTaskResume+0x66>
 800c876:	68fb      	ldr	r3, [r7, #12]
 800c878:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c87a:	4a13      	ldr	r2, [pc, #76]	; (800c8c8 <vTaskResume+0xb0>)
 800c87c:	6013      	str	r3, [r2, #0]
 800c87e:	68fb      	ldr	r3, [r7, #12]
 800c880:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c882:	4613      	mov	r3, r2
 800c884:	009b      	lsls	r3, r3, #2
 800c886:	4413      	add	r3, r2
 800c888:	009b      	lsls	r3, r3, #2
 800c88a:	4a10      	ldr	r2, [pc, #64]	; (800c8cc <vTaskResume+0xb4>)
 800c88c:	441a      	add	r2, r3
 800c88e:	68fb      	ldr	r3, [r7, #12]
 800c890:	3304      	adds	r3, #4
 800c892:	4619      	mov	r1, r3
 800c894:	4610      	mov	r0, r2
 800c896:	f7fe ff94 	bl	800b7c2 <vListInsertEnd>

					/* A higher priority task may have just been resumed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800c89a:	68fb      	ldr	r3, [r7, #12]
 800c89c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c89e:	4b09      	ldr	r3, [pc, #36]	; (800c8c4 <vTaskResume+0xac>)
 800c8a0:	681b      	ldr	r3, [r3, #0]
 800c8a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c8a4:	429a      	cmp	r2, r3
 800c8a6:	d307      	bcc.n	800c8b8 <vTaskResume+0xa0>
					{
						/* This yield may not cause the task just resumed to run,
						but will leave the lists in the correct state for the
						next yield. */
						taskYIELD_IF_USING_PREEMPTION();
 800c8a8:	4b09      	ldr	r3, [pc, #36]	; (800c8d0 <vTaskResume+0xb8>)
 800c8aa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c8ae:	601a      	str	r2, [r3, #0]
 800c8b0:	f3bf 8f4f 	dsb	sy
 800c8b4:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			taskEXIT_CRITICAL();
 800c8b8:	f001 f9dc 	bl	800dc74 <vPortExitCritical>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800c8bc:	bf00      	nop
 800c8be:	3710      	adds	r7, #16
 800c8c0:	46bd      	mov	sp, r7
 800c8c2:	bd80      	pop	{r7, pc}
 800c8c4:	200015b8 	.word	0x200015b8
 800c8c8:	20001a94 	.word	0x20001a94
 800c8cc:	200015bc 	.word	0x200015bc
 800c8d0:	e000ed04 	.word	0xe000ed04

0800c8d4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800c8d4:	b580      	push	{r7, lr}
 800c8d6:	b08a      	sub	sp, #40	; 0x28
 800c8d8:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800c8da:	2300      	movs	r3, #0
 800c8dc:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800c8de:	2300      	movs	r3, #0
 800c8e0:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800c8e2:	463a      	mov	r2, r7
 800c8e4:	1d39      	adds	r1, r7, #4
 800c8e6:	f107 0308 	add.w	r3, r7, #8
 800c8ea:	4618      	mov	r0, r3
 800c8ec:	f7fe ff08 	bl	800b700 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800c8f0:	6839      	ldr	r1, [r7, #0]
 800c8f2:	687b      	ldr	r3, [r7, #4]
 800c8f4:	68ba      	ldr	r2, [r7, #8]
 800c8f6:	9202      	str	r2, [sp, #8]
 800c8f8:	9301      	str	r3, [sp, #4]
 800c8fa:	2300      	movs	r3, #0
 800c8fc:	9300      	str	r3, [sp, #0]
 800c8fe:	2300      	movs	r3, #0
 800c900:	460a      	mov	r2, r1
 800c902:	4921      	ldr	r1, [pc, #132]	; (800c988 <vTaskStartScheduler+0xb4>)
 800c904:	4821      	ldr	r0, [pc, #132]	; (800c98c <vTaskStartScheduler+0xb8>)
 800c906:	f7ff fd09 	bl	800c31c <xTaskCreateStatic>
 800c90a:	4603      	mov	r3, r0
 800c90c:	4a20      	ldr	r2, [pc, #128]	; (800c990 <vTaskStartScheduler+0xbc>)
 800c90e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800c910:	4b1f      	ldr	r3, [pc, #124]	; (800c990 <vTaskStartScheduler+0xbc>)
 800c912:	681b      	ldr	r3, [r3, #0]
 800c914:	2b00      	cmp	r3, #0
 800c916:	d002      	beq.n	800c91e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800c918:	2301      	movs	r3, #1
 800c91a:	617b      	str	r3, [r7, #20]
 800c91c:	e001      	b.n	800c922 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800c91e:	2300      	movs	r3, #0
 800c920:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800c922:	697b      	ldr	r3, [r7, #20]
 800c924:	2b01      	cmp	r3, #1
 800c926:	d102      	bne.n	800c92e <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800c928:	f000 fcfc 	bl	800d324 <xTimerCreateTimerTask>
 800c92c:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800c92e:	697b      	ldr	r3, [r7, #20]
 800c930:	2b01      	cmp	r3, #1
 800c932:	d116      	bne.n	800c962 <vTaskStartScheduler+0x8e>
	__asm volatile
 800c934:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c938:	f383 8811 	msr	BASEPRI, r3
 800c93c:	f3bf 8f6f 	isb	sy
 800c940:	f3bf 8f4f 	dsb	sy
 800c944:	613b      	str	r3, [r7, #16]
}
 800c946:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800c948:	4b12      	ldr	r3, [pc, #72]	; (800c994 <vTaskStartScheduler+0xc0>)
 800c94a:	f04f 32ff 	mov.w	r2, #4294967295
 800c94e:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800c950:	4b11      	ldr	r3, [pc, #68]	; (800c998 <vTaskStartScheduler+0xc4>)
 800c952:	2201      	movs	r2, #1
 800c954:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800c956:	4b11      	ldr	r3, [pc, #68]	; (800c99c <vTaskStartScheduler+0xc8>)
 800c958:	2200      	movs	r2, #0
 800c95a:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800c95c:	f001 f8b8 	bl	800dad0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800c960:	e00e      	b.n	800c980 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800c962:	697b      	ldr	r3, [r7, #20]
 800c964:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c968:	d10a      	bne.n	800c980 <vTaskStartScheduler+0xac>
	__asm volatile
 800c96a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c96e:	f383 8811 	msr	BASEPRI, r3
 800c972:	f3bf 8f6f 	isb	sy
 800c976:	f3bf 8f4f 	dsb	sy
 800c97a:	60fb      	str	r3, [r7, #12]
}
 800c97c:	bf00      	nop
 800c97e:	e7fe      	b.n	800c97e <vTaskStartScheduler+0xaa>
}
 800c980:	bf00      	nop
 800c982:	3718      	adds	r7, #24
 800c984:	46bd      	mov	sp, r7
 800c986:	bd80      	pop	{r7, pc}
 800c988:	0800f7a8 	.word	0x0800f7a8
 800c98c:	0800cfb9 	.word	0x0800cfb9
 800c990:	20001ab0 	.word	0x20001ab0
 800c994:	20001aac 	.word	0x20001aac
 800c998:	20001a98 	.word	0x20001a98
 800c99c:	20001a90 	.word	0x20001a90

0800c9a0 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800c9a0:	b480      	push	{r7}
 800c9a2:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800c9a4:	4b04      	ldr	r3, [pc, #16]	; (800c9b8 <vTaskSuspendAll+0x18>)
 800c9a6:	681b      	ldr	r3, [r3, #0]
 800c9a8:	3301      	adds	r3, #1
 800c9aa:	4a03      	ldr	r2, [pc, #12]	; (800c9b8 <vTaskSuspendAll+0x18>)
 800c9ac:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800c9ae:	bf00      	nop
 800c9b0:	46bd      	mov	sp, r7
 800c9b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9b6:	4770      	bx	lr
 800c9b8:	20001ab4 	.word	0x20001ab4

0800c9bc <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800c9bc:	b580      	push	{r7, lr}
 800c9be:	b084      	sub	sp, #16
 800c9c0:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800c9c2:	2300      	movs	r3, #0
 800c9c4:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800c9c6:	2300      	movs	r3, #0
 800c9c8:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800c9ca:	4b42      	ldr	r3, [pc, #264]	; (800cad4 <xTaskResumeAll+0x118>)
 800c9cc:	681b      	ldr	r3, [r3, #0]
 800c9ce:	2b00      	cmp	r3, #0
 800c9d0:	d10a      	bne.n	800c9e8 <xTaskResumeAll+0x2c>
	__asm volatile
 800c9d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c9d6:	f383 8811 	msr	BASEPRI, r3
 800c9da:	f3bf 8f6f 	isb	sy
 800c9de:	f3bf 8f4f 	dsb	sy
 800c9e2:	603b      	str	r3, [r7, #0]
}
 800c9e4:	bf00      	nop
 800c9e6:	e7fe      	b.n	800c9e6 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800c9e8:	f001 f914 	bl	800dc14 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800c9ec:	4b39      	ldr	r3, [pc, #228]	; (800cad4 <xTaskResumeAll+0x118>)
 800c9ee:	681b      	ldr	r3, [r3, #0]
 800c9f0:	3b01      	subs	r3, #1
 800c9f2:	4a38      	ldr	r2, [pc, #224]	; (800cad4 <xTaskResumeAll+0x118>)
 800c9f4:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c9f6:	4b37      	ldr	r3, [pc, #220]	; (800cad4 <xTaskResumeAll+0x118>)
 800c9f8:	681b      	ldr	r3, [r3, #0]
 800c9fa:	2b00      	cmp	r3, #0
 800c9fc:	d162      	bne.n	800cac4 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800c9fe:	4b36      	ldr	r3, [pc, #216]	; (800cad8 <xTaskResumeAll+0x11c>)
 800ca00:	681b      	ldr	r3, [r3, #0]
 800ca02:	2b00      	cmp	r3, #0
 800ca04:	d05e      	beq.n	800cac4 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800ca06:	e02f      	b.n	800ca68 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ca08:	4b34      	ldr	r3, [pc, #208]	; (800cadc <xTaskResumeAll+0x120>)
 800ca0a:	68db      	ldr	r3, [r3, #12]
 800ca0c:	68db      	ldr	r3, [r3, #12]
 800ca0e:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800ca10:	68fb      	ldr	r3, [r7, #12]
 800ca12:	3318      	adds	r3, #24
 800ca14:	4618      	mov	r0, r3
 800ca16:	f7fe ff31 	bl	800b87c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800ca1a:	68fb      	ldr	r3, [r7, #12]
 800ca1c:	3304      	adds	r3, #4
 800ca1e:	4618      	mov	r0, r3
 800ca20:	f7fe ff2c 	bl	800b87c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800ca24:	68fb      	ldr	r3, [r7, #12]
 800ca26:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ca28:	4b2d      	ldr	r3, [pc, #180]	; (800cae0 <xTaskResumeAll+0x124>)
 800ca2a:	681b      	ldr	r3, [r3, #0]
 800ca2c:	429a      	cmp	r2, r3
 800ca2e:	d903      	bls.n	800ca38 <xTaskResumeAll+0x7c>
 800ca30:	68fb      	ldr	r3, [r7, #12]
 800ca32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ca34:	4a2a      	ldr	r2, [pc, #168]	; (800cae0 <xTaskResumeAll+0x124>)
 800ca36:	6013      	str	r3, [r2, #0]
 800ca38:	68fb      	ldr	r3, [r7, #12]
 800ca3a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ca3c:	4613      	mov	r3, r2
 800ca3e:	009b      	lsls	r3, r3, #2
 800ca40:	4413      	add	r3, r2
 800ca42:	009b      	lsls	r3, r3, #2
 800ca44:	4a27      	ldr	r2, [pc, #156]	; (800cae4 <xTaskResumeAll+0x128>)
 800ca46:	441a      	add	r2, r3
 800ca48:	68fb      	ldr	r3, [r7, #12]
 800ca4a:	3304      	adds	r3, #4
 800ca4c:	4619      	mov	r1, r3
 800ca4e:	4610      	mov	r0, r2
 800ca50:	f7fe feb7 	bl	800b7c2 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800ca54:	68fb      	ldr	r3, [r7, #12]
 800ca56:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ca58:	4b23      	ldr	r3, [pc, #140]	; (800cae8 <xTaskResumeAll+0x12c>)
 800ca5a:	681b      	ldr	r3, [r3, #0]
 800ca5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ca5e:	429a      	cmp	r2, r3
 800ca60:	d302      	bcc.n	800ca68 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800ca62:	4b22      	ldr	r3, [pc, #136]	; (800caec <xTaskResumeAll+0x130>)
 800ca64:	2201      	movs	r2, #1
 800ca66:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800ca68:	4b1c      	ldr	r3, [pc, #112]	; (800cadc <xTaskResumeAll+0x120>)
 800ca6a:	681b      	ldr	r3, [r3, #0]
 800ca6c:	2b00      	cmp	r3, #0
 800ca6e:	d1cb      	bne.n	800ca08 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800ca70:	68fb      	ldr	r3, [r7, #12]
 800ca72:	2b00      	cmp	r3, #0
 800ca74:	d001      	beq.n	800ca7a <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800ca76:	f000 fb55 	bl	800d124 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800ca7a:	4b1d      	ldr	r3, [pc, #116]	; (800caf0 <xTaskResumeAll+0x134>)
 800ca7c:	681b      	ldr	r3, [r3, #0]
 800ca7e:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800ca80:	687b      	ldr	r3, [r7, #4]
 800ca82:	2b00      	cmp	r3, #0
 800ca84:	d010      	beq.n	800caa8 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800ca86:	f000 f847 	bl	800cb18 <xTaskIncrementTick>
 800ca8a:	4603      	mov	r3, r0
 800ca8c:	2b00      	cmp	r3, #0
 800ca8e:	d002      	beq.n	800ca96 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800ca90:	4b16      	ldr	r3, [pc, #88]	; (800caec <xTaskResumeAll+0x130>)
 800ca92:	2201      	movs	r2, #1
 800ca94:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800ca96:	687b      	ldr	r3, [r7, #4]
 800ca98:	3b01      	subs	r3, #1
 800ca9a:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800ca9c:	687b      	ldr	r3, [r7, #4]
 800ca9e:	2b00      	cmp	r3, #0
 800caa0:	d1f1      	bne.n	800ca86 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800caa2:	4b13      	ldr	r3, [pc, #76]	; (800caf0 <xTaskResumeAll+0x134>)
 800caa4:	2200      	movs	r2, #0
 800caa6:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800caa8:	4b10      	ldr	r3, [pc, #64]	; (800caec <xTaskResumeAll+0x130>)
 800caaa:	681b      	ldr	r3, [r3, #0]
 800caac:	2b00      	cmp	r3, #0
 800caae:	d009      	beq.n	800cac4 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800cab0:	2301      	movs	r3, #1
 800cab2:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800cab4:	4b0f      	ldr	r3, [pc, #60]	; (800caf4 <xTaskResumeAll+0x138>)
 800cab6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800caba:	601a      	str	r2, [r3, #0]
 800cabc:	f3bf 8f4f 	dsb	sy
 800cac0:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800cac4:	f001 f8d6 	bl	800dc74 <vPortExitCritical>

	return xAlreadyYielded;
 800cac8:	68bb      	ldr	r3, [r7, #8]
}
 800caca:	4618      	mov	r0, r3
 800cacc:	3710      	adds	r7, #16
 800cace:	46bd      	mov	sp, r7
 800cad0:	bd80      	pop	{r7, pc}
 800cad2:	bf00      	nop
 800cad4:	20001ab4 	.word	0x20001ab4
 800cad8:	20001a8c 	.word	0x20001a8c
 800cadc:	20001a4c 	.word	0x20001a4c
 800cae0:	20001a94 	.word	0x20001a94
 800cae4:	200015bc 	.word	0x200015bc
 800cae8:	200015b8 	.word	0x200015b8
 800caec:	20001aa0 	.word	0x20001aa0
 800caf0:	20001a9c 	.word	0x20001a9c
 800caf4:	e000ed04 	.word	0xe000ed04

0800caf8 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800caf8:	b480      	push	{r7}
 800cafa:	b083      	sub	sp, #12
 800cafc:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800cafe:	4b05      	ldr	r3, [pc, #20]	; (800cb14 <xTaskGetTickCount+0x1c>)
 800cb00:	681b      	ldr	r3, [r3, #0]
 800cb02:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800cb04:	687b      	ldr	r3, [r7, #4]
}
 800cb06:	4618      	mov	r0, r3
 800cb08:	370c      	adds	r7, #12
 800cb0a:	46bd      	mov	sp, r7
 800cb0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb10:	4770      	bx	lr
 800cb12:	bf00      	nop
 800cb14:	20001a90 	.word	0x20001a90

0800cb18 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800cb18:	b580      	push	{r7, lr}
 800cb1a:	b086      	sub	sp, #24
 800cb1c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800cb1e:	2300      	movs	r3, #0
 800cb20:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800cb22:	4b4f      	ldr	r3, [pc, #316]	; (800cc60 <xTaskIncrementTick+0x148>)
 800cb24:	681b      	ldr	r3, [r3, #0]
 800cb26:	2b00      	cmp	r3, #0
 800cb28:	f040 808f 	bne.w	800cc4a <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800cb2c:	4b4d      	ldr	r3, [pc, #308]	; (800cc64 <xTaskIncrementTick+0x14c>)
 800cb2e:	681b      	ldr	r3, [r3, #0]
 800cb30:	3301      	adds	r3, #1
 800cb32:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800cb34:	4a4b      	ldr	r2, [pc, #300]	; (800cc64 <xTaskIncrementTick+0x14c>)
 800cb36:	693b      	ldr	r3, [r7, #16]
 800cb38:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800cb3a:	693b      	ldr	r3, [r7, #16]
 800cb3c:	2b00      	cmp	r3, #0
 800cb3e:	d120      	bne.n	800cb82 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800cb40:	4b49      	ldr	r3, [pc, #292]	; (800cc68 <xTaskIncrementTick+0x150>)
 800cb42:	681b      	ldr	r3, [r3, #0]
 800cb44:	681b      	ldr	r3, [r3, #0]
 800cb46:	2b00      	cmp	r3, #0
 800cb48:	d00a      	beq.n	800cb60 <xTaskIncrementTick+0x48>
	__asm volatile
 800cb4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cb4e:	f383 8811 	msr	BASEPRI, r3
 800cb52:	f3bf 8f6f 	isb	sy
 800cb56:	f3bf 8f4f 	dsb	sy
 800cb5a:	603b      	str	r3, [r7, #0]
}
 800cb5c:	bf00      	nop
 800cb5e:	e7fe      	b.n	800cb5e <xTaskIncrementTick+0x46>
 800cb60:	4b41      	ldr	r3, [pc, #260]	; (800cc68 <xTaskIncrementTick+0x150>)
 800cb62:	681b      	ldr	r3, [r3, #0]
 800cb64:	60fb      	str	r3, [r7, #12]
 800cb66:	4b41      	ldr	r3, [pc, #260]	; (800cc6c <xTaskIncrementTick+0x154>)
 800cb68:	681b      	ldr	r3, [r3, #0]
 800cb6a:	4a3f      	ldr	r2, [pc, #252]	; (800cc68 <xTaskIncrementTick+0x150>)
 800cb6c:	6013      	str	r3, [r2, #0]
 800cb6e:	4a3f      	ldr	r2, [pc, #252]	; (800cc6c <xTaskIncrementTick+0x154>)
 800cb70:	68fb      	ldr	r3, [r7, #12]
 800cb72:	6013      	str	r3, [r2, #0]
 800cb74:	4b3e      	ldr	r3, [pc, #248]	; (800cc70 <xTaskIncrementTick+0x158>)
 800cb76:	681b      	ldr	r3, [r3, #0]
 800cb78:	3301      	adds	r3, #1
 800cb7a:	4a3d      	ldr	r2, [pc, #244]	; (800cc70 <xTaskIncrementTick+0x158>)
 800cb7c:	6013      	str	r3, [r2, #0]
 800cb7e:	f000 fad1 	bl	800d124 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800cb82:	4b3c      	ldr	r3, [pc, #240]	; (800cc74 <xTaskIncrementTick+0x15c>)
 800cb84:	681b      	ldr	r3, [r3, #0]
 800cb86:	693a      	ldr	r2, [r7, #16]
 800cb88:	429a      	cmp	r2, r3
 800cb8a:	d349      	bcc.n	800cc20 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800cb8c:	4b36      	ldr	r3, [pc, #216]	; (800cc68 <xTaskIncrementTick+0x150>)
 800cb8e:	681b      	ldr	r3, [r3, #0]
 800cb90:	681b      	ldr	r3, [r3, #0]
 800cb92:	2b00      	cmp	r3, #0
 800cb94:	d104      	bne.n	800cba0 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800cb96:	4b37      	ldr	r3, [pc, #220]	; (800cc74 <xTaskIncrementTick+0x15c>)
 800cb98:	f04f 32ff 	mov.w	r2, #4294967295
 800cb9c:	601a      	str	r2, [r3, #0]
					break;
 800cb9e:	e03f      	b.n	800cc20 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800cba0:	4b31      	ldr	r3, [pc, #196]	; (800cc68 <xTaskIncrementTick+0x150>)
 800cba2:	681b      	ldr	r3, [r3, #0]
 800cba4:	68db      	ldr	r3, [r3, #12]
 800cba6:	68db      	ldr	r3, [r3, #12]
 800cba8:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800cbaa:	68bb      	ldr	r3, [r7, #8]
 800cbac:	685b      	ldr	r3, [r3, #4]
 800cbae:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800cbb0:	693a      	ldr	r2, [r7, #16]
 800cbb2:	687b      	ldr	r3, [r7, #4]
 800cbb4:	429a      	cmp	r2, r3
 800cbb6:	d203      	bcs.n	800cbc0 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800cbb8:	4a2e      	ldr	r2, [pc, #184]	; (800cc74 <xTaskIncrementTick+0x15c>)
 800cbba:	687b      	ldr	r3, [r7, #4]
 800cbbc:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800cbbe:	e02f      	b.n	800cc20 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800cbc0:	68bb      	ldr	r3, [r7, #8]
 800cbc2:	3304      	adds	r3, #4
 800cbc4:	4618      	mov	r0, r3
 800cbc6:	f7fe fe59 	bl	800b87c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800cbca:	68bb      	ldr	r3, [r7, #8]
 800cbcc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cbce:	2b00      	cmp	r3, #0
 800cbd0:	d004      	beq.n	800cbdc <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800cbd2:	68bb      	ldr	r3, [r7, #8]
 800cbd4:	3318      	adds	r3, #24
 800cbd6:	4618      	mov	r0, r3
 800cbd8:	f7fe fe50 	bl	800b87c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800cbdc:	68bb      	ldr	r3, [r7, #8]
 800cbde:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cbe0:	4b25      	ldr	r3, [pc, #148]	; (800cc78 <xTaskIncrementTick+0x160>)
 800cbe2:	681b      	ldr	r3, [r3, #0]
 800cbe4:	429a      	cmp	r2, r3
 800cbe6:	d903      	bls.n	800cbf0 <xTaskIncrementTick+0xd8>
 800cbe8:	68bb      	ldr	r3, [r7, #8]
 800cbea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cbec:	4a22      	ldr	r2, [pc, #136]	; (800cc78 <xTaskIncrementTick+0x160>)
 800cbee:	6013      	str	r3, [r2, #0]
 800cbf0:	68bb      	ldr	r3, [r7, #8]
 800cbf2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cbf4:	4613      	mov	r3, r2
 800cbf6:	009b      	lsls	r3, r3, #2
 800cbf8:	4413      	add	r3, r2
 800cbfa:	009b      	lsls	r3, r3, #2
 800cbfc:	4a1f      	ldr	r2, [pc, #124]	; (800cc7c <xTaskIncrementTick+0x164>)
 800cbfe:	441a      	add	r2, r3
 800cc00:	68bb      	ldr	r3, [r7, #8]
 800cc02:	3304      	adds	r3, #4
 800cc04:	4619      	mov	r1, r3
 800cc06:	4610      	mov	r0, r2
 800cc08:	f7fe fddb 	bl	800b7c2 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800cc0c:	68bb      	ldr	r3, [r7, #8]
 800cc0e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cc10:	4b1b      	ldr	r3, [pc, #108]	; (800cc80 <xTaskIncrementTick+0x168>)
 800cc12:	681b      	ldr	r3, [r3, #0]
 800cc14:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cc16:	429a      	cmp	r2, r3
 800cc18:	d3b8      	bcc.n	800cb8c <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800cc1a:	2301      	movs	r3, #1
 800cc1c:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800cc1e:	e7b5      	b.n	800cb8c <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800cc20:	4b17      	ldr	r3, [pc, #92]	; (800cc80 <xTaskIncrementTick+0x168>)
 800cc22:	681b      	ldr	r3, [r3, #0]
 800cc24:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cc26:	4915      	ldr	r1, [pc, #84]	; (800cc7c <xTaskIncrementTick+0x164>)
 800cc28:	4613      	mov	r3, r2
 800cc2a:	009b      	lsls	r3, r3, #2
 800cc2c:	4413      	add	r3, r2
 800cc2e:	009b      	lsls	r3, r3, #2
 800cc30:	440b      	add	r3, r1
 800cc32:	681b      	ldr	r3, [r3, #0]
 800cc34:	2b01      	cmp	r3, #1
 800cc36:	d901      	bls.n	800cc3c <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 800cc38:	2301      	movs	r3, #1
 800cc3a:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800cc3c:	4b11      	ldr	r3, [pc, #68]	; (800cc84 <xTaskIncrementTick+0x16c>)
 800cc3e:	681b      	ldr	r3, [r3, #0]
 800cc40:	2b00      	cmp	r3, #0
 800cc42:	d007      	beq.n	800cc54 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800cc44:	2301      	movs	r3, #1
 800cc46:	617b      	str	r3, [r7, #20]
 800cc48:	e004      	b.n	800cc54 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800cc4a:	4b0f      	ldr	r3, [pc, #60]	; (800cc88 <xTaskIncrementTick+0x170>)
 800cc4c:	681b      	ldr	r3, [r3, #0]
 800cc4e:	3301      	adds	r3, #1
 800cc50:	4a0d      	ldr	r2, [pc, #52]	; (800cc88 <xTaskIncrementTick+0x170>)
 800cc52:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800cc54:	697b      	ldr	r3, [r7, #20]
}
 800cc56:	4618      	mov	r0, r3
 800cc58:	3718      	adds	r7, #24
 800cc5a:	46bd      	mov	sp, r7
 800cc5c:	bd80      	pop	{r7, pc}
 800cc5e:	bf00      	nop
 800cc60:	20001ab4 	.word	0x20001ab4
 800cc64:	20001a90 	.word	0x20001a90
 800cc68:	20001a44 	.word	0x20001a44
 800cc6c:	20001a48 	.word	0x20001a48
 800cc70:	20001aa4 	.word	0x20001aa4
 800cc74:	20001aac 	.word	0x20001aac
 800cc78:	20001a94 	.word	0x20001a94
 800cc7c:	200015bc 	.word	0x200015bc
 800cc80:	200015b8 	.word	0x200015b8
 800cc84:	20001aa0 	.word	0x20001aa0
 800cc88:	20001a9c 	.word	0x20001a9c

0800cc8c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800cc8c:	b480      	push	{r7}
 800cc8e:	b085      	sub	sp, #20
 800cc90:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800cc92:	4b28      	ldr	r3, [pc, #160]	; (800cd34 <vTaskSwitchContext+0xa8>)
 800cc94:	681b      	ldr	r3, [r3, #0]
 800cc96:	2b00      	cmp	r3, #0
 800cc98:	d003      	beq.n	800cca2 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800cc9a:	4b27      	ldr	r3, [pc, #156]	; (800cd38 <vTaskSwitchContext+0xac>)
 800cc9c:	2201      	movs	r2, #1
 800cc9e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800cca0:	e041      	b.n	800cd26 <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 800cca2:	4b25      	ldr	r3, [pc, #148]	; (800cd38 <vTaskSwitchContext+0xac>)
 800cca4:	2200      	movs	r2, #0
 800cca6:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800cca8:	4b24      	ldr	r3, [pc, #144]	; (800cd3c <vTaskSwitchContext+0xb0>)
 800ccaa:	681b      	ldr	r3, [r3, #0]
 800ccac:	60fb      	str	r3, [r7, #12]
 800ccae:	e010      	b.n	800ccd2 <vTaskSwitchContext+0x46>
 800ccb0:	68fb      	ldr	r3, [r7, #12]
 800ccb2:	2b00      	cmp	r3, #0
 800ccb4:	d10a      	bne.n	800cccc <vTaskSwitchContext+0x40>
	__asm volatile
 800ccb6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ccba:	f383 8811 	msr	BASEPRI, r3
 800ccbe:	f3bf 8f6f 	isb	sy
 800ccc2:	f3bf 8f4f 	dsb	sy
 800ccc6:	607b      	str	r3, [r7, #4]
}
 800ccc8:	bf00      	nop
 800ccca:	e7fe      	b.n	800ccca <vTaskSwitchContext+0x3e>
 800cccc:	68fb      	ldr	r3, [r7, #12]
 800ccce:	3b01      	subs	r3, #1
 800ccd0:	60fb      	str	r3, [r7, #12]
 800ccd2:	491b      	ldr	r1, [pc, #108]	; (800cd40 <vTaskSwitchContext+0xb4>)
 800ccd4:	68fa      	ldr	r2, [r7, #12]
 800ccd6:	4613      	mov	r3, r2
 800ccd8:	009b      	lsls	r3, r3, #2
 800ccda:	4413      	add	r3, r2
 800ccdc:	009b      	lsls	r3, r3, #2
 800ccde:	440b      	add	r3, r1
 800cce0:	681b      	ldr	r3, [r3, #0]
 800cce2:	2b00      	cmp	r3, #0
 800cce4:	d0e4      	beq.n	800ccb0 <vTaskSwitchContext+0x24>
 800cce6:	68fa      	ldr	r2, [r7, #12]
 800cce8:	4613      	mov	r3, r2
 800ccea:	009b      	lsls	r3, r3, #2
 800ccec:	4413      	add	r3, r2
 800ccee:	009b      	lsls	r3, r3, #2
 800ccf0:	4a13      	ldr	r2, [pc, #76]	; (800cd40 <vTaskSwitchContext+0xb4>)
 800ccf2:	4413      	add	r3, r2
 800ccf4:	60bb      	str	r3, [r7, #8]
 800ccf6:	68bb      	ldr	r3, [r7, #8]
 800ccf8:	685b      	ldr	r3, [r3, #4]
 800ccfa:	685a      	ldr	r2, [r3, #4]
 800ccfc:	68bb      	ldr	r3, [r7, #8]
 800ccfe:	605a      	str	r2, [r3, #4]
 800cd00:	68bb      	ldr	r3, [r7, #8]
 800cd02:	685a      	ldr	r2, [r3, #4]
 800cd04:	68bb      	ldr	r3, [r7, #8]
 800cd06:	3308      	adds	r3, #8
 800cd08:	429a      	cmp	r2, r3
 800cd0a:	d104      	bne.n	800cd16 <vTaskSwitchContext+0x8a>
 800cd0c:	68bb      	ldr	r3, [r7, #8]
 800cd0e:	685b      	ldr	r3, [r3, #4]
 800cd10:	685a      	ldr	r2, [r3, #4]
 800cd12:	68bb      	ldr	r3, [r7, #8]
 800cd14:	605a      	str	r2, [r3, #4]
 800cd16:	68bb      	ldr	r3, [r7, #8]
 800cd18:	685b      	ldr	r3, [r3, #4]
 800cd1a:	68db      	ldr	r3, [r3, #12]
 800cd1c:	4a09      	ldr	r2, [pc, #36]	; (800cd44 <vTaskSwitchContext+0xb8>)
 800cd1e:	6013      	str	r3, [r2, #0]
 800cd20:	4a06      	ldr	r2, [pc, #24]	; (800cd3c <vTaskSwitchContext+0xb0>)
 800cd22:	68fb      	ldr	r3, [r7, #12]
 800cd24:	6013      	str	r3, [r2, #0]
}
 800cd26:	bf00      	nop
 800cd28:	3714      	adds	r7, #20
 800cd2a:	46bd      	mov	sp, r7
 800cd2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd30:	4770      	bx	lr
 800cd32:	bf00      	nop
 800cd34:	20001ab4 	.word	0x20001ab4
 800cd38:	20001aa0 	.word	0x20001aa0
 800cd3c:	20001a94 	.word	0x20001a94
 800cd40:	200015bc 	.word	0x200015bc
 800cd44:	200015b8 	.word	0x200015b8

0800cd48 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800cd48:	b580      	push	{r7, lr}
 800cd4a:	b084      	sub	sp, #16
 800cd4c:	af00      	add	r7, sp, #0
 800cd4e:	6078      	str	r0, [r7, #4]
 800cd50:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800cd52:	687b      	ldr	r3, [r7, #4]
 800cd54:	2b00      	cmp	r3, #0
 800cd56:	d10a      	bne.n	800cd6e <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800cd58:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cd5c:	f383 8811 	msr	BASEPRI, r3
 800cd60:	f3bf 8f6f 	isb	sy
 800cd64:	f3bf 8f4f 	dsb	sy
 800cd68:	60fb      	str	r3, [r7, #12]
}
 800cd6a:	bf00      	nop
 800cd6c:	e7fe      	b.n	800cd6c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800cd6e:	4b07      	ldr	r3, [pc, #28]	; (800cd8c <vTaskPlaceOnEventList+0x44>)
 800cd70:	681b      	ldr	r3, [r3, #0]
 800cd72:	3318      	adds	r3, #24
 800cd74:	4619      	mov	r1, r3
 800cd76:	6878      	ldr	r0, [r7, #4]
 800cd78:	f7fe fd47 	bl	800b80a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800cd7c:	2101      	movs	r1, #1
 800cd7e:	6838      	ldr	r0, [r7, #0]
 800cd80:	f000 fa7c 	bl	800d27c <prvAddCurrentTaskToDelayedList>
}
 800cd84:	bf00      	nop
 800cd86:	3710      	adds	r7, #16
 800cd88:	46bd      	mov	sp, r7
 800cd8a:	bd80      	pop	{r7, pc}
 800cd8c:	200015b8 	.word	0x200015b8

0800cd90 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800cd90:	b580      	push	{r7, lr}
 800cd92:	b086      	sub	sp, #24
 800cd94:	af00      	add	r7, sp, #0
 800cd96:	60f8      	str	r0, [r7, #12]
 800cd98:	60b9      	str	r1, [r7, #8]
 800cd9a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800cd9c:	68fb      	ldr	r3, [r7, #12]
 800cd9e:	2b00      	cmp	r3, #0
 800cda0:	d10a      	bne.n	800cdb8 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800cda2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cda6:	f383 8811 	msr	BASEPRI, r3
 800cdaa:	f3bf 8f6f 	isb	sy
 800cdae:	f3bf 8f4f 	dsb	sy
 800cdb2:	617b      	str	r3, [r7, #20]
}
 800cdb4:	bf00      	nop
 800cdb6:	e7fe      	b.n	800cdb6 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800cdb8:	4b0a      	ldr	r3, [pc, #40]	; (800cde4 <vTaskPlaceOnEventListRestricted+0x54>)
 800cdba:	681b      	ldr	r3, [r3, #0]
 800cdbc:	3318      	adds	r3, #24
 800cdbe:	4619      	mov	r1, r3
 800cdc0:	68f8      	ldr	r0, [r7, #12]
 800cdc2:	f7fe fcfe 	bl	800b7c2 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800cdc6:	687b      	ldr	r3, [r7, #4]
 800cdc8:	2b00      	cmp	r3, #0
 800cdca:	d002      	beq.n	800cdd2 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 800cdcc:	f04f 33ff 	mov.w	r3, #4294967295
 800cdd0:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800cdd2:	6879      	ldr	r1, [r7, #4]
 800cdd4:	68b8      	ldr	r0, [r7, #8]
 800cdd6:	f000 fa51 	bl	800d27c <prvAddCurrentTaskToDelayedList>
	}
 800cdda:	bf00      	nop
 800cddc:	3718      	adds	r7, #24
 800cdde:	46bd      	mov	sp, r7
 800cde0:	bd80      	pop	{r7, pc}
 800cde2:	bf00      	nop
 800cde4:	200015b8 	.word	0x200015b8

0800cde8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800cde8:	b580      	push	{r7, lr}
 800cdea:	b086      	sub	sp, #24
 800cdec:	af00      	add	r7, sp, #0
 800cdee:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800cdf0:	687b      	ldr	r3, [r7, #4]
 800cdf2:	68db      	ldr	r3, [r3, #12]
 800cdf4:	68db      	ldr	r3, [r3, #12]
 800cdf6:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800cdf8:	693b      	ldr	r3, [r7, #16]
 800cdfa:	2b00      	cmp	r3, #0
 800cdfc:	d10a      	bne.n	800ce14 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800cdfe:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ce02:	f383 8811 	msr	BASEPRI, r3
 800ce06:	f3bf 8f6f 	isb	sy
 800ce0a:	f3bf 8f4f 	dsb	sy
 800ce0e:	60fb      	str	r3, [r7, #12]
}
 800ce10:	bf00      	nop
 800ce12:	e7fe      	b.n	800ce12 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800ce14:	693b      	ldr	r3, [r7, #16]
 800ce16:	3318      	adds	r3, #24
 800ce18:	4618      	mov	r0, r3
 800ce1a:	f7fe fd2f 	bl	800b87c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ce1e:	4b1e      	ldr	r3, [pc, #120]	; (800ce98 <xTaskRemoveFromEventList+0xb0>)
 800ce20:	681b      	ldr	r3, [r3, #0]
 800ce22:	2b00      	cmp	r3, #0
 800ce24:	d11d      	bne.n	800ce62 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800ce26:	693b      	ldr	r3, [r7, #16]
 800ce28:	3304      	adds	r3, #4
 800ce2a:	4618      	mov	r0, r3
 800ce2c:	f7fe fd26 	bl	800b87c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800ce30:	693b      	ldr	r3, [r7, #16]
 800ce32:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ce34:	4b19      	ldr	r3, [pc, #100]	; (800ce9c <xTaskRemoveFromEventList+0xb4>)
 800ce36:	681b      	ldr	r3, [r3, #0]
 800ce38:	429a      	cmp	r2, r3
 800ce3a:	d903      	bls.n	800ce44 <xTaskRemoveFromEventList+0x5c>
 800ce3c:	693b      	ldr	r3, [r7, #16]
 800ce3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ce40:	4a16      	ldr	r2, [pc, #88]	; (800ce9c <xTaskRemoveFromEventList+0xb4>)
 800ce42:	6013      	str	r3, [r2, #0]
 800ce44:	693b      	ldr	r3, [r7, #16]
 800ce46:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ce48:	4613      	mov	r3, r2
 800ce4a:	009b      	lsls	r3, r3, #2
 800ce4c:	4413      	add	r3, r2
 800ce4e:	009b      	lsls	r3, r3, #2
 800ce50:	4a13      	ldr	r2, [pc, #76]	; (800cea0 <xTaskRemoveFromEventList+0xb8>)
 800ce52:	441a      	add	r2, r3
 800ce54:	693b      	ldr	r3, [r7, #16]
 800ce56:	3304      	adds	r3, #4
 800ce58:	4619      	mov	r1, r3
 800ce5a:	4610      	mov	r0, r2
 800ce5c:	f7fe fcb1 	bl	800b7c2 <vListInsertEnd>
 800ce60:	e005      	b.n	800ce6e <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800ce62:	693b      	ldr	r3, [r7, #16]
 800ce64:	3318      	adds	r3, #24
 800ce66:	4619      	mov	r1, r3
 800ce68:	480e      	ldr	r0, [pc, #56]	; (800cea4 <xTaskRemoveFromEventList+0xbc>)
 800ce6a:	f7fe fcaa 	bl	800b7c2 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800ce6e:	693b      	ldr	r3, [r7, #16]
 800ce70:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ce72:	4b0d      	ldr	r3, [pc, #52]	; (800cea8 <xTaskRemoveFromEventList+0xc0>)
 800ce74:	681b      	ldr	r3, [r3, #0]
 800ce76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ce78:	429a      	cmp	r2, r3
 800ce7a:	d905      	bls.n	800ce88 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800ce7c:	2301      	movs	r3, #1
 800ce7e:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800ce80:	4b0a      	ldr	r3, [pc, #40]	; (800ceac <xTaskRemoveFromEventList+0xc4>)
 800ce82:	2201      	movs	r2, #1
 800ce84:	601a      	str	r2, [r3, #0]
 800ce86:	e001      	b.n	800ce8c <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800ce88:	2300      	movs	r3, #0
 800ce8a:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800ce8c:	697b      	ldr	r3, [r7, #20]
}
 800ce8e:	4618      	mov	r0, r3
 800ce90:	3718      	adds	r7, #24
 800ce92:	46bd      	mov	sp, r7
 800ce94:	bd80      	pop	{r7, pc}
 800ce96:	bf00      	nop
 800ce98:	20001ab4 	.word	0x20001ab4
 800ce9c:	20001a94 	.word	0x20001a94
 800cea0:	200015bc 	.word	0x200015bc
 800cea4:	20001a4c 	.word	0x20001a4c
 800cea8:	200015b8 	.word	0x200015b8
 800ceac:	20001aa0 	.word	0x20001aa0

0800ceb0 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800ceb0:	b480      	push	{r7}
 800ceb2:	b083      	sub	sp, #12
 800ceb4:	af00      	add	r7, sp, #0
 800ceb6:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800ceb8:	4b06      	ldr	r3, [pc, #24]	; (800ced4 <vTaskInternalSetTimeOutState+0x24>)
 800ceba:	681a      	ldr	r2, [r3, #0]
 800cebc:	687b      	ldr	r3, [r7, #4]
 800cebe:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800cec0:	4b05      	ldr	r3, [pc, #20]	; (800ced8 <vTaskInternalSetTimeOutState+0x28>)
 800cec2:	681a      	ldr	r2, [r3, #0]
 800cec4:	687b      	ldr	r3, [r7, #4]
 800cec6:	605a      	str	r2, [r3, #4]
}
 800cec8:	bf00      	nop
 800ceca:	370c      	adds	r7, #12
 800cecc:	46bd      	mov	sp, r7
 800cece:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ced2:	4770      	bx	lr
 800ced4:	20001aa4 	.word	0x20001aa4
 800ced8:	20001a90 	.word	0x20001a90

0800cedc <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800cedc:	b580      	push	{r7, lr}
 800cede:	b088      	sub	sp, #32
 800cee0:	af00      	add	r7, sp, #0
 800cee2:	6078      	str	r0, [r7, #4]
 800cee4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800cee6:	687b      	ldr	r3, [r7, #4]
 800cee8:	2b00      	cmp	r3, #0
 800ceea:	d10a      	bne.n	800cf02 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 800ceec:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cef0:	f383 8811 	msr	BASEPRI, r3
 800cef4:	f3bf 8f6f 	isb	sy
 800cef8:	f3bf 8f4f 	dsb	sy
 800cefc:	613b      	str	r3, [r7, #16]
}
 800cefe:	bf00      	nop
 800cf00:	e7fe      	b.n	800cf00 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800cf02:	683b      	ldr	r3, [r7, #0]
 800cf04:	2b00      	cmp	r3, #0
 800cf06:	d10a      	bne.n	800cf1e <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800cf08:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cf0c:	f383 8811 	msr	BASEPRI, r3
 800cf10:	f3bf 8f6f 	isb	sy
 800cf14:	f3bf 8f4f 	dsb	sy
 800cf18:	60fb      	str	r3, [r7, #12]
}
 800cf1a:	bf00      	nop
 800cf1c:	e7fe      	b.n	800cf1c <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800cf1e:	f000 fe79 	bl	800dc14 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800cf22:	4b1d      	ldr	r3, [pc, #116]	; (800cf98 <xTaskCheckForTimeOut+0xbc>)
 800cf24:	681b      	ldr	r3, [r3, #0]
 800cf26:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800cf28:	687b      	ldr	r3, [r7, #4]
 800cf2a:	685b      	ldr	r3, [r3, #4]
 800cf2c:	69ba      	ldr	r2, [r7, #24]
 800cf2e:	1ad3      	subs	r3, r2, r3
 800cf30:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800cf32:	683b      	ldr	r3, [r7, #0]
 800cf34:	681b      	ldr	r3, [r3, #0]
 800cf36:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cf3a:	d102      	bne.n	800cf42 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800cf3c:	2300      	movs	r3, #0
 800cf3e:	61fb      	str	r3, [r7, #28]
 800cf40:	e023      	b.n	800cf8a <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800cf42:	687b      	ldr	r3, [r7, #4]
 800cf44:	681a      	ldr	r2, [r3, #0]
 800cf46:	4b15      	ldr	r3, [pc, #84]	; (800cf9c <xTaskCheckForTimeOut+0xc0>)
 800cf48:	681b      	ldr	r3, [r3, #0]
 800cf4a:	429a      	cmp	r2, r3
 800cf4c:	d007      	beq.n	800cf5e <xTaskCheckForTimeOut+0x82>
 800cf4e:	687b      	ldr	r3, [r7, #4]
 800cf50:	685b      	ldr	r3, [r3, #4]
 800cf52:	69ba      	ldr	r2, [r7, #24]
 800cf54:	429a      	cmp	r2, r3
 800cf56:	d302      	bcc.n	800cf5e <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800cf58:	2301      	movs	r3, #1
 800cf5a:	61fb      	str	r3, [r7, #28]
 800cf5c:	e015      	b.n	800cf8a <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800cf5e:	683b      	ldr	r3, [r7, #0]
 800cf60:	681b      	ldr	r3, [r3, #0]
 800cf62:	697a      	ldr	r2, [r7, #20]
 800cf64:	429a      	cmp	r2, r3
 800cf66:	d20b      	bcs.n	800cf80 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800cf68:	683b      	ldr	r3, [r7, #0]
 800cf6a:	681a      	ldr	r2, [r3, #0]
 800cf6c:	697b      	ldr	r3, [r7, #20]
 800cf6e:	1ad2      	subs	r2, r2, r3
 800cf70:	683b      	ldr	r3, [r7, #0]
 800cf72:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800cf74:	6878      	ldr	r0, [r7, #4]
 800cf76:	f7ff ff9b 	bl	800ceb0 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800cf7a:	2300      	movs	r3, #0
 800cf7c:	61fb      	str	r3, [r7, #28]
 800cf7e:	e004      	b.n	800cf8a <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800cf80:	683b      	ldr	r3, [r7, #0]
 800cf82:	2200      	movs	r2, #0
 800cf84:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800cf86:	2301      	movs	r3, #1
 800cf88:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800cf8a:	f000 fe73 	bl	800dc74 <vPortExitCritical>

	return xReturn;
 800cf8e:	69fb      	ldr	r3, [r7, #28]
}
 800cf90:	4618      	mov	r0, r3
 800cf92:	3720      	adds	r7, #32
 800cf94:	46bd      	mov	sp, r7
 800cf96:	bd80      	pop	{r7, pc}
 800cf98:	20001a90 	.word	0x20001a90
 800cf9c:	20001aa4 	.word	0x20001aa4

0800cfa0 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800cfa0:	b480      	push	{r7}
 800cfa2:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800cfa4:	4b03      	ldr	r3, [pc, #12]	; (800cfb4 <vTaskMissedYield+0x14>)
 800cfa6:	2201      	movs	r2, #1
 800cfa8:	601a      	str	r2, [r3, #0]
}
 800cfaa:	bf00      	nop
 800cfac:	46bd      	mov	sp, r7
 800cfae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfb2:	4770      	bx	lr
 800cfb4:	20001aa0 	.word	0x20001aa0

0800cfb8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800cfb8:	b580      	push	{r7, lr}
 800cfba:	b082      	sub	sp, #8
 800cfbc:	af00      	add	r7, sp, #0
 800cfbe:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800cfc0:	f000 f852 	bl	800d068 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800cfc4:	4b06      	ldr	r3, [pc, #24]	; (800cfe0 <prvIdleTask+0x28>)
 800cfc6:	681b      	ldr	r3, [r3, #0]
 800cfc8:	2b01      	cmp	r3, #1
 800cfca:	d9f9      	bls.n	800cfc0 <prvIdleTask+0x8>
			{
				taskYIELD();
 800cfcc:	4b05      	ldr	r3, [pc, #20]	; (800cfe4 <prvIdleTask+0x2c>)
 800cfce:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800cfd2:	601a      	str	r2, [r3, #0]
 800cfd4:	f3bf 8f4f 	dsb	sy
 800cfd8:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800cfdc:	e7f0      	b.n	800cfc0 <prvIdleTask+0x8>
 800cfde:	bf00      	nop
 800cfe0:	200015bc 	.word	0x200015bc
 800cfe4:	e000ed04 	.word	0xe000ed04

0800cfe8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800cfe8:	b580      	push	{r7, lr}
 800cfea:	b082      	sub	sp, #8
 800cfec:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800cfee:	2300      	movs	r3, #0
 800cff0:	607b      	str	r3, [r7, #4]
 800cff2:	e00c      	b.n	800d00e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800cff4:	687a      	ldr	r2, [r7, #4]
 800cff6:	4613      	mov	r3, r2
 800cff8:	009b      	lsls	r3, r3, #2
 800cffa:	4413      	add	r3, r2
 800cffc:	009b      	lsls	r3, r3, #2
 800cffe:	4a12      	ldr	r2, [pc, #72]	; (800d048 <prvInitialiseTaskLists+0x60>)
 800d000:	4413      	add	r3, r2
 800d002:	4618      	mov	r0, r3
 800d004:	f7fe fbb0 	bl	800b768 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800d008:	687b      	ldr	r3, [r7, #4]
 800d00a:	3301      	adds	r3, #1
 800d00c:	607b      	str	r3, [r7, #4]
 800d00e:	687b      	ldr	r3, [r7, #4]
 800d010:	2b37      	cmp	r3, #55	; 0x37
 800d012:	d9ef      	bls.n	800cff4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800d014:	480d      	ldr	r0, [pc, #52]	; (800d04c <prvInitialiseTaskLists+0x64>)
 800d016:	f7fe fba7 	bl	800b768 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800d01a:	480d      	ldr	r0, [pc, #52]	; (800d050 <prvInitialiseTaskLists+0x68>)
 800d01c:	f7fe fba4 	bl	800b768 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800d020:	480c      	ldr	r0, [pc, #48]	; (800d054 <prvInitialiseTaskLists+0x6c>)
 800d022:	f7fe fba1 	bl	800b768 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800d026:	480c      	ldr	r0, [pc, #48]	; (800d058 <prvInitialiseTaskLists+0x70>)
 800d028:	f7fe fb9e 	bl	800b768 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800d02c:	480b      	ldr	r0, [pc, #44]	; (800d05c <prvInitialiseTaskLists+0x74>)
 800d02e:	f7fe fb9b 	bl	800b768 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800d032:	4b0b      	ldr	r3, [pc, #44]	; (800d060 <prvInitialiseTaskLists+0x78>)
 800d034:	4a05      	ldr	r2, [pc, #20]	; (800d04c <prvInitialiseTaskLists+0x64>)
 800d036:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800d038:	4b0a      	ldr	r3, [pc, #40]	; (800d064 <prvInitialiseTaskLists+0x7c>)
 800d03a:	4a05      	ldr	r2, [pc, #20]	; (800d050 <prvInitialiseTaskLists+0x68>)
 800d03c:	601a      	str	r2, [r3, #0]
}
 800d03e:	bf00      	nop
 800d040:	3708      	adds	r7, #8
 800d042:	46bd      	mov	sp, r7
 800d044:	bd80      	pop	{r7, pc}
 800d046:	bf00      	nop
 800d048:	200015bc 	.word	0x200015bc
 800d04c:	20001a1c 	.word	0x20001a1c
 800d050:	20001a30 	.word	0x20001a30
 800d054:	20001a4c 	.word	0x20001a4c
 800d058:	20001a60 	.word	0x20001a60
 800d05c:	20001a78 	.word	0x20001a78
 800d060:	20001a44 	.word	0x20001a44
 800d064:	20001a48 	.word	0x20001a48

0800d068 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800d068:	b580      	push	{r7, lr}
 800d06a:	b082      	sub	sp, #8
 800d06c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800d06e:	e019      	b.n	800d0a4 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800d070:	f000 fdd0 	bl	800dc14 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d074:	4b10      	ldr	r3, [pc, #64]	; (800d0b8 <prvCheckTasksWaitingTermination+0x50>)
 800d076:	68db      	ldr	r3, [r3, #12]
 800d078:	68db      	ldr	r3, [r3, #12]
 800d07a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800d07c:	687b      	ldr	r3, [r7, #4]
 800d07e:	3304      	adds	r3, #4
 800d080:	4618      	mov	r0, r3
 800d082:	f7fe fbfb 	bl	800b87c <uxListRemove>
				--uxCurrentNumberOfTasks;
 800d086:	4b0d      	ldr	r3, [pc, #52]	; (800d0bc <prvCheckTasksWaitingTermination+0x54>)
 800d088:	681b      	ldr	r3, [r3, #0]
 800d08a:	3b01      	subs	r3, #1
 800d08c:	4a0b      	ldr	r2, [pc, #44]	; (800d0bc <prvCheckTasksWaitingTermination+0x54>)
 800d08e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800d090:	4b0b      	ldr	r3, [pc, #44]	; (800d0c0 <prvCheckTasksWaitingTermination+0x58>)
 800d092:	681b      	ldr	r3, [r3, #0]
 800d094:	3b01      	subs	r3, #1
 800d096:	4a0a      	ldr	r2, [pc, #40]	; (800d0c0 <prvCheckTasksWaitingTermination+0x58>)
 800d098:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800d09a:	f000 fdeb 	bl	800dc74 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800d09e:	6878      	ldr	r0, [r7, #4]
 800d0a0:	f000 f810 	bl	800d0c4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800d0a4:	4b06      	ldr	r3, [pc, #24]	; (800d0c0 <prvCheckTasksWaitingTermination+0x58>)
 800d0a6:	681b      	ldr	r3, [r3, #0]
 800d0a8:	2b00      	cmp	r3, #0
 800d0aa:	d1e1      	bne.n	800d070 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800d0ac:	bf00      	nop
 800d0ae:	bf00      	nop
 800d0b0:	3708      	adds	r7, #8
 800d0b2:	46bd      	mov	sp, r7
 800d0b4:	bd80      	pop	{r7, pc}
 800d0b6:	bf00      	nop
 800d0b8:	20001a60 	.word	0x20001a60
 800d0bc:	20001a8c 	.word	0x20001a8c
 800d0c0:	20001a74 	.word	0x20001a74

0800d0c4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800d0c4:	b580      	push	{r7, lr}
 800d0c6:	b084      	sub	sp, #16
 800d0c8:	af00      	add	r7, sp, #0
 800d0ca:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800d0cc:	687b      	ldr	r3, [r7, #4]
 800d0ce:	f893 3069 	ldrb.w	r3, [r3, #105]	; 0x69
 800d0d2:	2b00      	cmp	r3, #0
 800d0d4:	d108      	bne.n	800d0e8 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800d0d6:	687b      	ldr	r3, [r7, #4]
 800d0d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d0da:	4618      	mov	r0, r3
 800d0dc:	f000 ff88 	bl	800dff0 <vPortFree>
				vPortFree( pxTCB );
 800d0e0:	6878      	ldr	r0, [r7, #4]
 800d0e2:	f000 ff85 	bl	800dff0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800d0e6:	e018      	b.n	800d11a <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800d0e8:	687b      	ldr	r3, [r7, #4]
 800d0ea:	f893 3069 	ldrb.w	r3, [r3, #105]	; 0x69
 800d0ee:	2b01      	cmp	r3, #1
 800d0f0:	d103      	bne.n	800d0fa <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800d0f2:	6878      	ldr	r0, [r7, #4]
 800d0f4:	f000 ff7c 	bl	800dff0 <vPortFree>
	}
 800d0f8:	e00f      	b.n	800d11a <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800d0fa:	687b      	ldr	r3, [r7, #4]
 800d0fc:	f893 3069 	ldrb.w	r3, [r3, #105]	; 0x69
 800d100:	2b02      	cmp	r3, #2
 800d102:	d00a      	beq.n	800d11a <prvDeleteTCB+0x56>
	__asm volatile
 800d104:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d108:	f383 8811 	msr	BASEPRI, r3
 800d10c:	f3bf 8f6f 	isb	sy
 800d110:	f3bf 8f4f 	dsb	sy
 800d114:	60fb      	str	r3, [r7, #12]
}
 800d116:	bf00      	nop
 800d118:	e7fe      	b.n	800d118 <prvDeleteTCB+0x54>
	}
 800d11a:	bf00      	nop
 800d11c:	3710      	adds	r7, #16
 800d11e:	46bd      	mov	sp, r7
 800d120:	bd80      	pop	{r7, pc}
	...

0800d124 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800d124:	b480      	push	{r7}
 800d126:	b083      	sub	sp, #12
 800d128:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800d12a:	4b0c      	ldr	r3, [pc, #48]	; (800d15c <prvResetNextTaskUnblockTime+0x38>)
 800d12c:	681b      	ldr	r3, [r3, #0]
 800d12e:	681b      	ldr	r3, [r3, #0]
 800d130:	2b00      	cmp	r3, #0
 800d132:	d104      	bne.n	800d13e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800d134:	4b0a      	ldr	r3, [pc, #40]	; (800d160 <prvResetNextTaskUnblockTime+0x3c>)
 800d136:	f04f 32ff 	mov.w	r2, #4294967295
 800d13a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800d13c:	e008      	b.n	800d150 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d13e:	4b07      	ldr	r3, [pc, #28]	; (800d15c <prvResetNextTaskUnblockTime+0x38>)
 800d140:	681b      	ldr	r3, [r3, #0]
 800d142:	68db      	ldr	r3, [r3, #12]
 800d144:	68db      	ldr	r3, [r3, #12]
 800d146:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800d148:	687b      	ldr	r3, [r7, #4]
 800d14a:	685b      	ldr	r3, [r3, #4]
 800d14c:	4a04      	ldr	r2, [pc, #16]	; (800d160 <prvResetNextTaskUnblockTime+0x3c>)
 800d14e:	6013      	str	r3, [r2, #0]
}
 800d150:	bf00      	nop
 800d152:	370c      	adds	r7, #12
 800d154:	46bd      	mov	sp, r7
 800d156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d15a:	4770      	bx	lr
 800d15c:	20001a44 	.word	0x20001a44
 800d160:	20001aac 	.word	0x20001aac

0800d164 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800d164:	b480      	push	{r7}
 800d166:	b083      	sub	sp, #12
 800d168:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800d16a:	4b0b      	ldr	r3, [pc, #44]	; (800d198 <xTaskGetSchedulerState+0x34>)
 800d16c:	681b      	ldr	r3, [r3, #0]
 800d16e:	2b00      	cmp	r3, #0
 800d170:	d102      	bne.n	800d178 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800d172:	2301      	movs	r3, #1
 800d174:	607b      	str	r3, [r7, #4]
 800d176:	e008      	b.n	800d18a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800d178:	4b08      	ldr	r3, [pc, #32]	; (800d19c <xTaskGetSchedulerState+0x38>)
 800d17a:	681b      	ldr	r3, [r3, #0]
 800d17c:	2b00      	cmp	r3, #0
 800d17e:	d102      	bne.n	800d186 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800d180:	2302      	movs	r3, #2
 800d182:	607b      	str	r3, [r7, #4]
 800d184:	e001      	b.n	800d18a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800d186:	2300      	movs	r3, #0
 800d188:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800d18a:	687b      	ldr	r3, [r7, #4]
	}
 800d18c:	4618      	mov	r0, r3
 800d18e:	370c      	adds	r7, #12
 800d190:	46bd      	mov	sp, r7
 800d192:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d196:	4770      	bx	lr
 800d198:	20001a98 	.word	0x20001a98
 800d19c:	20001ab4 	.word	0x20001ab4

0800d1a0 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800d1a0:	b580      	push	{r7, lr}
 800d1a2:	b086      	sub	sp, #24
 800d1a4:	af00      	add	r7, sp, #0
 800d1a6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800d1a8:	687b      	ldr	r3, [r7, #4]
 800d1aa:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800d1ac:	2300      	movs	r3, #0
 800d1ae:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800d1b0:	687b      	ldr	r3, [r7, #4]
 800d1b2:	2b00      	cmp	r3, #0
 800d1b4:	d056      	beq.n	800d264 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800d1b6:	4b2e      	ldr	r3, [pc, #184]	; (800d270 <xTaskPriorityDisinherit+0xd0>)
 800d1b8:	681b      	ldr	r3, [r3, #0]
 800d1ba:	693a      	ldr	r2, [r7, #16]
 800d1bc:	429a      	cmp	r2, r3
 800d1be:	d00a      	beq.n	800d1d6 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800d1c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d1c4:	f383 8811 	msr	BASEPRI, r3
 800d1c8:	f3bf 8f6f 	isb	sy
 800d1cc:	f3bf 8f4f 	dsb	sy
 800d1d0:	60fb      	str	r3, [r7, #12]
}
 800d1d2:	bf00      	nop
 800d1d4:	e7fe      	b.n	800d1d4 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800d1d6:	693b      	ldr	r3, [r7, #16]
 800d1d8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800d1da:	2b00      	cmp	r3, #0
 800d1dc:	d10a      	bne.n	800d1f4 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800d1de:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d1e2:	f383 8811 	msr	BASEPRI, r3
 800d1e6:	f3bf 8f6f 	isb	sy
 800d1ea:	f3bf 8f4f 	dsb	sy
 800d1ee:	60bb      	str	r3, [r7, #8]
}
 800d1f0:	bf00      	nop
 800d1f2:	e7fe      	b.n	800d1f2 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800d1f4:	693b      	ldr	r3, [r7, #16]
 800d1f6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800d1f8:	1e5a      	subs	r2, r3, #1
 800d1fa:	693b      	ldr	r3, [r7, #16]
 800d1fc:	661a      	str	r2, [r3, #96]	; 0x60

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800d1fe:	693b      	ldr	r3, [r7, #16]
 800d200:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d202:	693b      	ldr	r3, [r7, #16]
 800d204:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800d206:	429a      	cmp	r2, r3
 800d208:	d02c      	beq.n	800d264 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800d20a:	693b      	ldr	r3, [r7, #16]
 800d20c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800d20e:	2b00      	cmp	r3, #0
 800d210:	d128      	bne.n	800d264 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800d212:	693b      	ldr	r3, [r7, #16]
 800d214:	3304      	adds	r3, #4
 800d216:	4618      	mov	r0, r3
 800d218:	f7fe fb30 	bl	800b87c <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800d21c:	693b      	ldr	r3, [r7, #16]
 800d21e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800d220:	693b      	ldr	r3, [r7, #16]
 800d222:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d224:	693b      	ldr	r3, [r7, #16]
 800d226:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d228:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800d22c:	693b      	ldr	r3, [r7, #16]
 800d22e:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800d230:	693b      	ldr	r3, [r7, #16]
 800d232:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d234:	4b0f      	ldr	r3, [pc, #60]	; (800d274 <xTaskPriorityDisinherit+0xd4>)
 800d236:	681b      	ldr	r3, [r3, #0]
 800d238:	429a      	cmp	r2, r3
 800d23a:	d903      	bls.n	800d244 <xTaskPriorityDisinherit+0xa4>
 800d23c:	693b      	ldr	r3, [r7, #16]
 800d23e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d240:	4a0c      	ldr	r2, [pc, #48]	; (800d274 <xTaskPriorityDisinherit+0xd4>)
 800d242:	6013      	str	r3, [r2, #0]
 800d244:	693b      	ldr	r3, [r7, #16]
 800d246:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d248:	4613      	mov	r3, r2
 800d24a:	009b      	lsls	r3, r3, #2
 800d24c:	4413      	add	r3, r2
 800d24e:	009b      	lsls	r3, r3, #2
 800d250:	4a09      	ldr	r2, [pc, #36]	; (800d278 <xTaskPriorityDisinherit+0xd8>)
 800d252:	441a      	add	r2, r3
 800d254:	693b      	ldr	r3, [r7, #16]
 800d256:	3304      	adds	r3, #4
 800d258:	4619      	mov	r1, r3
 800d25a:	4610      	mov	r0, r2
 800d25c:	f7fe fab1 	bl	800b7c2 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800d260:	2301      	movs	r3, #1
 800d262:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800d264:	697b      	ldr	r3, [r7, #20]
	}
 800d266:	4618      	mov	r0, r3
 800d268:	3718      	adds	r7, #24
 800d26a:	46bd      	mov	sp, r7
 800d26c:	bd80      	pop	{r7, pc}
 800d26e:	bf00      	nop
 800d270:	200015b8 	.word	0x200015b8
 800d274:	20001a94 	.word	0x20001a94
 800d278:	200015bc 	.word	0x200015bc

0800d27c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800d27c:	b580      	push	{r7, lr}
 800d27e:	b084      	sub	sp, #16
 800d280:	af00      	add	r7, sp, #0
 800d282:	6078      	str	r0, [r7, #4]
 800d284:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800d286:	4b21      	ldr	r3, [pc, #132]	; (800d30c <prvAddCurrentTaskToDelayedList+0x90>)
 800d288:	681b      	ldr	r3, [r3, #0]
 800d28a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800d28c:	4b20      	ldr	r3, [pc, #128]	; (800d310 <prvAddCurrentTaskToDelayedList+0x94>)
 800d28e:	681b      	ldr	r3, [r3, #0]
 800d290:	3304      	adds	r3, #4
 800d292:	4618      	mov	r0, r3
 800d294:	f7fe faf2 	bl	800b87c <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800d298:	687b      	ldr	r3, [r7, #4]
 800d29a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d29e:	d10a      	bne.n	800d2b6 <prvAddCurrentTaskToDelayedList+0x3a>
 800d2a0:	683b      	ldr	r3, [r7, #0]
 800d2a2:	2b00      	cmp	r3, #0
 800d2a4:	d007      	beq.n	800d2b6 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800d2a6:	4b1a      	ldr	r3, [pc, #104]	; (800d310 <prvAddCurrentTaskToDelayedList+0x94>)
 800d2a8:	681b      	ldr	r3, [r3, #0]
 800d2aa:	3304      	adds	r3, #4
 800d2ac:	4619      	mov	r1, r3
 800d2ae:	4819      	ldr	r0, [pc, #100]	; (800d314 <prvAddCurrentTaskToDelayedList+0x98>)
 800d2b0:	f7fe fa87 	bl	800b7c2 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800d2b4:	e026      	b.n	800d304 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800d2b6:	68fa      	ldr	r2, [r7, #12]
 800d2b8:	687b      	ldr	r3, [r7, #4]
 800d2ba:	4413      	add	r3, r2
 800d2bc:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800d2be:	4b14      	ldr	r3, [pc, #80]	; (800d310 <prvAddCurrentTaskToDelayedList+0x94>)
 800d2c0:	681b      	ldr	r3, [r3, #0]
 800d2c2:	68ba      	ldr	r2, [r7, #8]
 800d2c4:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800d2c6:	68ba      	ldr	r2, [r7, #8]
 800d2c8:	68fb      	ldr	r3, [r7, #12]
 800d2ca:	429a      	cmp	r2, r3
 800d2cc:	d209      	bcs.n	800d2e2 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800d2ce:	4b12      	ldr	r3, [pc, #72]	; (800d318 <prvAddCurrentTaskToDelayedList+0x9c>)
 800d2d0:	681a      	ldr	r2, [r3, #0]
 800d2d2:	4b0f      	ldr	r3, [pc, #60]	; (800d310 <prvAddCurrentTaskToDelayedList+0x94>)
 800d2d4:	681b      	ldr	r3, [r3, #0]
 800d2d6:	3304      	adds	r3, #4
 800d2d8:	4619      	mov	r1, r3
 800d2da:	4610      	mov	r0, r2
 800d2dc:	f7fe fa95 	bl	800b80a <vListInsert>
}
 800d2e0:	e010      	b.n	800d304 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800d2e2:	4b0e      	ldr	r3, [pc, #56]	; (800d31c <prvAddCurrentTaskToDelayedList+0xa0>)
 800d2e4:	681a      	ldr	r2, [r3, #0]
 800d2e6:	4b0a      	ldr	r3, [pc, #40]	; (800d310 <prvAddCurrentTaskToDelayedList+0x94>)
 800d2e8:	681b      	ldr	r3, [r3, #0]
 800d2ea:	3304      	adds	r3, #4
 800d2ec:	4619      	mov	r1, r3
 800d2ee:	4610      	mov	r0, r2
 800d2f0:	f7fe fa8b 	bl	800b80a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800d2f4:	4b0a      	ldr	r3, [pc, #40]	; (800d320 <prvAddCurrentTaskToDelayedList+0xa4>)
 800d2f6:	681b      	ldr	r3, [r3, #0]
 800d2f8:	68ba      	ldr	r2, [r7, #8]
 800d2fa:	429a      	cmp	r2, r3
 800d2fc:	d202      	bcs.n	800d304 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800d2fe:	4a08      	ldr	r2, [pc, #32]	; (800d320 <prvAddCurrentTaskToDelayedList+0xa4>)
 800d300:	68bb      	ldr	r3, [r7, #8]
 800d302:	6013      	str	r3, [r2, #0]
}
 800d304:	bf00      	nop
 800d306:	3710      	adds	r7, #16
 800d308:	46bd      	mov	sp, r7
 800d30a:	bd80      	pop	{r7, pc}
 800d30c:	20001a90 	.word	0x20001a90
 800d310:	200015b8 	.word	0x200015b8
 800d314:	20001a78 	.word	0x20001a78
 800d318:	20001a48 	.word	0x20001a48
 800d31c:	20001a44 	.word	0x20001a44
 800d320:	20001aac 	.word	0x20001aac

0800d324 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800d324:	b580      	push	{r7, lr}
 800d326:	b08a      	sub	sp, #40	; 0x28
 800d328:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800d32a:	2300      	movs	r3, #0
 800d32c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800d32e:	f000 fb07 	bl	800d940 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800d332:	4b1c      	ldr	r3, [pc, #112]	; (800d3a4 <xTimerCreateTimerTask+0x80>)
 800d334:	681b      	ldr	r3, [r3, #0]
 800d336:	2b00      	cmp	r3, #0
 800d338:	d021      	beq.n	800d37e <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800d33a:	2300      	movs	r3, #0
 800d33c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800d33e:	2300      	movs	r3, #0
 800d340:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800d342:	1d3a      	adds	r2, r7, #4
 800d344:	f107 0108 	add.w	r1, r7, #8
 800d348:	f107 030c 	add.w	r3, r7, #12
 800d34c:	4618      	mov	r0, r3
 800d34e:	f7fe f9f1 	bl	800b734 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800d352:	6879      	ldr	r1, [r7, #4]
 800d354:	68bb      	ldr	r3, [r7, #8]
 800d356:	68fa      	ldr	r2, [r7, #12]
 800d358:	9202      	str	r2, [sp, #8]
 800d35a:	9301      	str	r3, [sp, #4]
 800d35c:	2302      	movs	r3, #2
 800d35e:	9300      	str	r3, [sp, #0]
 800d360:	2300      	movs	r3, #0
 800d362:	460a      	mov	r2, r1
 800d364:	4910      	ldr	r1, [pc, #64]	; (800d3a8 <xTimerCreateTimerTask+0x84>)
 800d366:	4811      	ldr	r0, [pc, #68]	; (800d3ac <xTimerCreateTimerTask+0x88>)
 800d368:	f7fe ffd8 	bl	800c31c <xTaskCreateStatic>
 800d36c:	4603      	mov	r3, r0
 800d36e:	4a10      	ldr	r2, [pc, #64]	; (800d3b0 <xTimerCreateTimerTask+0x8c>)
 800d370:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800d372:	4b0f      	ldr	r3, [pc, #60]	; (800d3b0 <xTimerCreateTimerTask+0x8c>)
 800d374:	681b      	ldr	r3, [r3, #0]
 800d376:	2b00      	cmp	r3, #0
 800d378:	d001      	beq.n	800d37e <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800d37a:	2301      	movs	r3, #1
 800d37c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800d37e:	697b      	ldr	r3, [r7, #20]
 800d380:	2b00      	cmp	r3, #0
 800d382:	d10a      	bne.n	800d39a <xTimerCreateTimerTask+0x76>
	__asm volatile
 800d384:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d388:	f383 8811 	msr	BASEPRI, r3
 800d38c:	f3bf 8f6f 	isb	sy
 800d390:	f3bf 8f4f 	dsb	sy
 800d394:	613b      	str	r3, [r7, #16]
}
 800d396:	bf00      	nop
 800d398:	e7fe      	b.n	800d398 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800d39a:	697b      	ldr	r3, [r7, #20]
}
 800d39c:	4618      	mov	r0, r3
 800d39e:	3718      	adds	r7, #24
 800d3a0:	46bd      	mov	sp, r7
 800d3a2:	bd80      	pop	{r7, pc}
 800d3a4:	20001ae8 	.word	0x20001ae8
 800d3a8:	0800f7b0 	.word	0x0800f7b0
 800d3ac:	0800d4e9 	.word	0x0800d4e9
 800d3b0:	20001aec 	.word	0x20001aec

0800d3b4 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800d3b4:	b580      	push	{r7, lr}
 800d3b6:	b08a      	sub	sp, #40	; 0x28
 800d3b8:	af00      	add	r7, sp, #0
 800d3ba:	60f8      	str	r0, [r7, #12]
 800d3bc:	60b9      	str	r1, [r7, #8]
 800d3be:	607a      	str	r2, [r7, #4]
 800d3c0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800d3c2:	2300      	movs	r3, #0
 800d3c4:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800d3c6:	68fb      	ldr	r3, [r7, #12]
 800d3c8:	2b00      	cmp	r3, #0
 800d3ca:	d10a      	bne.n	800d3e2 <xTimerGenericCommand+0x2e>
	__asm volatile
 800d3cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d3d0:	f383 8811 	msr	BASEPRI, r3
 800d3d4:	f3bf 8f6f 	isb	sy
 800d3d8:	f3bf 8f4f 	dsb	sy
 800d3dc:	623b      	str	r3, [r7, #32]
}
 800d3de:	bf00      	nop
 800d3e0:	e7fe      	b.n	800d3e0 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800d3e2:	4b1a      	ldr	r3, [pc, #104]	; (800d44c <xTimerGenericCommand+0x98>)
 800d3e4:	681b      	ldr	r3, [r3, #0]
 800d3e6:	2b00      	cmp	r3, #0
 800d3e8:	d02a      	beq.n	800d440 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800d3ea:	68bb      	ldr	r3, [r7, #8]
 800d3ec:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800d3ee:	687b      	ldr	r3, [r7, #4]
 800d3f0:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800d3f2:	68fb      	ldr	r3, [r7, #12]
 800d3f4:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800d3f6:	68bb      	ldr	r3, [r7, #8]
 800d3f8:	2b05      	cmp	r3, #5
 800d3fa:	dc18      	bgt.n	800d42e <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800d3fc:	f7ff feb2 	bl	800d164 <xTaskGetSchedulerState>
 800d400:	4603      	mov	r3, r0
 800d402:	2b02      	cmp	r3, #2
 800d404:	d109      	bne.n	800d41a <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800d406:	4b11      	ldr	r3, [pc, #68]	; (800d44c <xTimerGenericCommand+0x98>)
 800d408:	6818      	ldr	r0, [r3, #0]
 800d40a:	f107 0110 	add.w	r1, r7, #16
 800d40e:	2300      	movs	r3, #0
 800d410:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800d412:	f7fe fb9b 	bl	800bb4c <xQueueGenericSend>
 800d416:	6278      	str	r0, [r7, #36]	; 0x24
 800d418:	e012      	b.n	800d440 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800d41a:	4b0c      	ldr	r3, [pc, #48]	; (800d44c <xTimerGenericCommand+0x98>)
 800d41c:	6818      	ldr	r0, [r3, #0]
 800d41e:	f107 0110 	add.w	r1, r7, #16
 800d422:	2300      	movs	r3, #0
 800d424:	2200      	movs	r2, #0
 800d426:	f7fe fb91 	bl	800bb4c <xQueueGenericSend>
 800d42a:	6278      	str	r0, [r7, #36]	; 0x24
 800d42c:	e008      	b.n	800d440 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800d42e:	4b07      	ldr	r3, [pc, #28]	; (800d44c <xTimerGenericCommand+0x98>)
 800d430:	6818      	ldr	r0, [r3, #0]
 800d432:	f107 0110 	add.w	r1, r7, #16
 800d436:	2300      	movs	r3, #0
 800d438:	683a      	ldr	r2, [r7, #0]
 800d43a:	f7fe fc85 	bl	800bd48 <xQueueGenericSendFromISR>
 800d43e:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800d440:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800d442:	4618      	mov	r0, r3
 800d444:	3728      	adds	r7, #40	; 0x28
 800d446:	46bd      	mov	sp, r7
 800d448:	bd80      	pop	{r7, pc}
 800d44a:	bf00      	nop
 800d44c:	20001ae8 	.word	0x20001ae8

0800d450 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800d450:	b580      	push	{r7, lr}
 800d452:	b088      	sub	sp, #32
 800d454:	af02      	add	r7, sp, #8
 800d456:	6078      	str	r0, [r7, #4]
 800d458:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d45a:	4b22      	ldr	r3, [pc, #136]	; (800d4e4 <prvProcessExpiredTimer+0x94>)
 800d45c:	681b      	ldr	r3, [r3, #0]
 800d45e:	68db      	ldr	r3, [r3, #12]
 800d460:	68db      	ldr	r3, [r3, #12]
 800d462:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800d464:	697b      	ldr	r3, [r7, #20]
 800d466:	3304      	adds	r3, #4
 800d468:	4618      	mov	r0, r3
 800d46a:	f7fe fa07 	bl	800b87c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800d46e:	697b      	ldr	r3, [r7, #20]
 800d470:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d474:	f003 0304 	and.w	r3, r3, #4
 800d478:	2b00      	cmp	r3, #0
 800d47a:	d022      	beq.n	800d4c2 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800d47c:	697b      	ldr	r3, [r7, #20]
 800d47e:	699a      	ldr	r2, [r3, #24]
 800d480:	687b      	ldr	r3, [r7, #4]
 800d482:	18d1      	adds	r1, r2, r3
 800d484:	687b      	ldr	r3, [r7, #4]
 800d486:	683a      	ldr	r2, [r7, #0]
 800d488:	6978      	ldr	r0, [r7, #20]
 800d48a:	f000 f8d1 	bl	800d630 <prvInsertTimerInActiveList>
 800d48e:	4603      	mov	r3, r0
 800d490:	2b00      	cmp	r3, #0
 800d492:	d01f      	beq.n	800d4d4 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800d494:	2300      	movs	r3, #0
 800d496:	9300      	str	r3, [sp, #0]
 800d498:	2300      	movs	r3, #0
 800d49a:	687a      	ldr	r2, [r7, #4]
 800d49c:	2100      	movs	r1, #0
 800d49e:	6978      	ldr	r0, [r7, #20]
 800d4a0:	f7ff ff88 	bl	800d3b4 <xTimerGenericCommand>
 800d4a4:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800d4a6:	693b      	ldr	r3, [r7, #16]
 800d4a8:	2b00      	cmp	r3, #0
 800d4aa:	d113      	bne.n	800d4d4 <prvProcessExpiredTimer+0x84>
	__asm volatile
 800d4ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d4b0:	f383 8811 	msr	BASEPRI, r3
 800d4b4:	f3bf 8f6f 	isb	sy
 800d4b8:	f3bf 8f4f 	dsb	sy
 800d4bc:	60fb      	str	r3, [r7, #12]
}
 800d4be:	bf00      	nop
 800d4c0:	e7fe      	b.n	800d4c0 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800d4c2:	697b      	ldr	r3, [r7, #20]
 800d4c4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d4c8:	f023 0301 	bic.w	r3, r3, #1
 800d4cc:	b2da      	uxtb	r2, r3
 800d4ce:	697b      	ldr	r3, [r7, #20]
 800d4d0:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800d4d4:	697b      	ldr	r3, [r7, #20]
 800d4d6:	6a1b      	ldr	r3, [r3, #32]
 800d4d8:	6978      	ldr	r0, [r7, #20]
 800d4da:	4798      	blx	r3
}
 800d4dc:	bf00      	nop
 800d4de:	3718      	adds	r7, #24
 800d4e0:	46bd      	mov	sp, r7
 800d4e2:	bd80      	pop	{r7, pc}
 800d4e4:	20001ae0 	.word	0x20001ae0

0800d4e8 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800d4e8:	b580      	push	{r7, lr}
 800d4ea:	b084      	sub	sp, #16
 800d4ec:	af00      	add	r7, sp, #0
 800d4ee:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800d4f0:	f107 0308 	add.w	r3, r7, #8
 800d4f4:	4618      	mov	r0, r3
 800d4f6:	f000 f857 	bl	800d5a8 <prvGetNextExpireTime>
 800d4fa:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800d4fc:	68bb      	ldr	r3, [r7, #8]
 800d4fe:	4619      	mov	r1, r3
 800d500:	68f8      	ldr	r0, [r7, #12]
 800d502:	f000 f803 	bl	800d50c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800d506:	f000 f8d5 	bl	800d6b4 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800d50a:	e7f1      	b.n	800d4f0 <prvTimerTask+0x8>

0800d50c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800d50c:	b580      	push	{r7, lr}
 800d50e:	b084      	sub	sp, #16
 800d510:	af00      	add	r7, sp, #0
 800d512:	6078      	str	r0, [r7, #4]
 800d514:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800d516:	f7ff fa43 	bl	800c9a0 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800d51a:	f107 0308 	add.w	r3, r7, #8
 800d51e:	4618      	mov	r0, r3
 800d520:	f000 f866 	bl	800d5f0 <prvSampleTimeNow>
 800d524:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800d526:	68bb      	ldr	r3, [r7, #8]
 800d528:	2b00      	cmp	r3, #0
 800d52a:	d130      	bne.n	800d58e <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800d52c:	683b      	ldr	r3, [r7, #0]
 800d52e:	2b00      	cmp	r3, #0
 800d530:	d10a      	bne.n	800d548 <prvProcessTimerOrBlockTask+0x3c>
 800d532:	687a      	ldr	r2, [r7, #4]
 800d534:	68fb      	ldr	r3, [r7, #12]
 800d536:	429a      	cmp	r2, r3
 800d538:	d806      	bhi.n	800d548 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800d53a:	f7ff fa3f 	bl	800c9bc <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800d53e:	68f9      	ldr	r1, [r7, #12]
 800d540:	6878      	ldr	r0, [r7, #4]
 800d542:	f7ff ff85 	bl	800d450 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800d546:	e024      	b.n	800d592 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800d548:	683b      	ldr	r3, [r7, #0]
 800d54a:	2b00      	cmp	r3, #0
 800d54c:	d008      	beq.n	800d560 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800d54e:	4b13      	ldr	r3, [pc, #76]	; (800d59c <prvProcessTimerOrBlockTask+0x90>)
 800d550:	681b      	ldr	r3, [r3, #0]
 800d552:	681b      	ldr	r3, [r3, #0]
 800d554:	2b00      	cmp	r3, #0
 800d556:	d101      	bne.n	800d55c <prvProcessTimerOrBlockTask+0x50>
 800d558:	2301      	movs	r3, #1
 800d55a:	e000      	b.n	800d55e <prvProcessTimerOrBlockTask+0x52>
 800d55c:	2300      	movs	r3, #0
 800d55e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800d560:	4b0f      	ldr	r3, [pc, #60]	; (800d5a0 <prvProcessTimerOrBlockTask+0x94>)
 800d562:	6818      	ldr	r0, [r3, #0]
 800d564:	687a      	ldr	r2, [r7, #4]
 800d566:	68fb      	ldr	r3, [r7, #12]
 800d568:	1ad3      	subs	r3, r2, r3
 800d56a:	683a      	ldr	r2, [r7, #0]
 800d56c:	4619      	mov	r1, r3
 800d56e:	f7fe fea1 	bl	800c2b4 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800d572:	f7ff fa23 	bl	800c9bc <xTaskResumeAll>
 800d576:	4603      	mov	r3, r0
 800d578:	2b00      	cmp	r3, #0
 800d57a:	d10a      	bne.n	800d592 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800d57c:	4b09      	ldr	r3, [pc, #36]	; (800d5a4 <prvProcessTimerOrBlockTask+0x98>)
 800d57e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d582:	601a      	str	r2, [r3, #0]
 800d584:	f3bf 8f4f 	dsb	sy
 800d588:	f3bf 8f6f 	isb	sy
}
 800d58c:	e001      	b.n	800d592 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800d58e:	f7ff fa15 	bl	800c9bc <xTaskResumeAll>
}
 800d592:	bf00      	nop
 800d594:	3710      	adds	r7, #16
 800d596:	46bd      	mov	sp, r7
 800d598:	bd80      	pop	{r7, pc}
 800d59a:	bf00      	nop
 800d59c:	20001ae4 	.word	0x20001ae4
 800d5a0:	20001ae8 	.word	0x20001ae8
 800d5a4:	e000ed04 	.word	0xe000ed04

0800d5a8 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800d5a8:	b480      	push	{r7}
 800d5aa:	b085      	sub	sp, #20
 800d5ac:	af00      	add	r7, sp, #0
 800d5ae:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800d5b0:	4b0e      	ldr	r3, [pc, #56]	; (800d5ec <prvGetNextExpireTime+0x44>)
 800d5b2:	681b      	ldr	r3, [r3, #0]
 800d5b4:	681b      	ldr	r3, [r3, #0]
 800d5b6:	2b00      	cmp	r3, #0
 800d5b8:	d101      	bne.n	800d5be <prvGetNextExpireTime+0x16>
 800d5ba:	2201      	movs	r2, #1
 800d5bc:	e000      	b.n	800d5c0 <prvGetNextExpireTime+0x18>
 800d5be:	2200      	movs	r2, #0
 800d5c0:	687b      	ldr	r3, [r7, #4]
 800d5c2:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800d5c4:	687b      	ldr	r3, [r7, #4]
 800d5c6:	681b      	ldr	r3, [r3, #0]
 800d5c8:	2b00      	cmp	r3, #0
 800d5ca:	d105      	bne.n	800d5d8 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800d5cc:	4b07      	ldr	r3, [pc, #28]	; (800d5ec <prvGetNextExpireTime+0x44>)
 800d5ce:	681b      	ldr	r3, [r3, #0]
 800d5d0:	68db      	ldr	r3, [r3, #12]
 800d5d2:	681b      	ldr	r3, [r3, #0]
 800d5d4:	60fb      	str	r3, [r7, #12]
 800d5d6:	e001      	b.n	800d5dc <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800d5d8:	2300      	movs	r3, #0
 800d5da:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800d5dc:	68fb      	ldr	r3, [r7, #12]
}
 800d5de:	4618      	mov	r0, r3
 800d5e0:	3714      	adds	r7, #20
 800d5e2:	46bd      	mov	sp, r7
 800d5e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5e8:	4770      	bx	lr
 800d5ea:	bf00      	nop
 800d5ec:	20001ae0 	.word	0x20001ae0

0800d5f0 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800d5f0:	b580      	push	{r7, lr}
 800d5f2:	b084      	sub	sp, #16
 800d5f4:	af00      	add	r7, sp, #0
 800d5f6:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800d5f8:	f7ff fa7e 	bl	800caf8 <xTaskGetTickCount>
 800d5fc:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800d5fe:	4b0b      	ldr	r3, [pc, #44]	; (800d62c <prvSampleTimeNow+0x3c>)
 800d600:	681b      	ldr	r3, [r3, #0]
 800d602:	68fa      	ldr	r2, [r7, #12]
 800d604:	429a      	cmp	r2, r3
 800d606:	d205      	bcs.n	800d614 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800d608:	f000 f936 	bl	800d878 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800d60c:	687b      	ldr	r3, [r7, #4]
 800d60e:	2201      	movs	r2, #1
 800d610:	601a      	str	r2, [r3, #0]
 800d612:	e002      	b.n	800d61a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800d614:	687b      	ldr	r3, [r7, #4]
 800d616:	2200      	movs	r2, #0
 800d618:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800d61a:	4a04      	ldr	r2, [pc, #16]	; (800d62c <prvSampleTimeNow+0x3c>)
 800d61c:	68fb      	ldr	r3, [r7, #12]
 800d61e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800d620:	68fb      	ldr	r3, [r7, #12]
}
 800d622:	4618      	mov	r0, r3
 800d624:	3710      	adds	r7, #16
 800d626:	46bd      	mov	sp, r7
 800d628:	bd80      	pop	{r7, pc}
 800d62a:	bf00      	nop
 800d62c:	20001af0 	.word	0x20001af0

0800d630 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800d630:	b580      	push	{r7, lr}
 800d632:	b086      	sub	sp, #24
 800d634:	af00      	add	r7, sp, #0
 800d636:	60f8      	str	r0, [r7, #12]
 800d638:	60b9      	str	r1, [r7, #8]
 800d63a:	607a      	str	r2, [r7, #4]
 800d63c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800d63e:	2300      	movs	r3, #0
 800d640:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800d642:	68fb      	ldr	r3, [r7, #12]
 800d644:	68ba      	ldr	r2, [r7, #8]
 800d646:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800d648:	68fb      	ldr	r3, [r7, #12]
 800d64a:	68fa      	ldr	r2, [r7, #12]
 800d64c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800d64e:	68ba      	ldr	r2, [r7, #8]
 800d650:	687b      	ldr	r3, [r7, #4]
 800d652:	429a      	cmp	r2, r3
 800d654:	d812      	bhi.n	800d67c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d656:	687a      	ldr	r2, [r7, #4]
 800d658:	683b      	ldr	r3, [r7, #0]
 800d65a:	1ad2      	subs	r2, r2, r3
 800d65c:	68fb      	ldr	r3, [r7, #12]
 800d65e:	699b      	ldr	r3, [r3, #24]
 800d660:	429a      	cmp	r2, r3
 800d662:	d302      	bcc.n	800d66a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800d664:	2301      	movs	r3, #1
 800d666:	617b      	str	r3, [r7, #20]
 800d668:	e01b      	b.n	800d6a2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800d66a:	4b10      	ldr	r3, [pc, #64]	; (800d6ac <prvInsertTimerInActiveList+0x7c>)
 800d66c:	681a      	ldr	r2, [r3, #0]
 800d66e:	68fb      	ldr	r3, [r7, #12]
 800d670:	3304      	adds	r3, #4
 800d672:	4619      	mov	r1, r3
 800d674:	4610      	mov	r0, r2
 800d676:	f7fe f8c8 	bl	800b80a <vListInsert>
 800d67a:	e012      	b.n	800d6a2 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800d67c:	687a      	ldr	r2, [r7, #4]
 800d67e:	683b      	ldr	r3, [r7, #0]
 800d680:	429a      	cmp	r2, r3
 800d682:	d206      	bcs.n	800d692 <prvInsertTimerInActiveList+0x62>
 800d684:	68ba      	ldr	r2, [r7, #8]
 800d686:	683b      	ldr	r3, [r7, #0]
 800d688:	429a      	cmp	r2, r3
 800d68a:	d302      	bcc.n	800d692 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800d68c:	2301      	movs	r3, #1
 800d68e:	617b      	str	r3, [r7, #20]
 800d690:	e007      	b.n	800d6a2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800d692:	4b07      	ldr	r3, [pc, #28]	; (800d6b0 <prvInsertTimerInActiveList+0x80>)
 800d694:	681a      	ldr	r2, [r3, #0]
 800d696:	68fb      	ldr	r3, [r7, #12]
 800d698:	3304      	adds	r3, #4
 800d69a:	4619      	mov	r1, r3
 800d69c:	4610      	mov	r0, r2
 800d69e:	f7fe f8b4 	bl	800b80a <vListInsert>
		}
	}

	return xProcessTimerNow;
 800d6a2:	697b      	ldr	r3, [r7, #20]
}
 800d6a4:	4618      	mov	r0, r3
 800d6a6:	3718      	adds	r7, #24
 800d6a8:	46bd      	mov	sp, r7
 800d6aa:	bd80      	pop	{r7, pc}
 800d6ac:	20001ae4 	.word	0x20001ae4
 800d6b0:	20001ae0 	.word	0x20001ae0

0800d6b4 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800d6b4:	b580      	push	{r7, lr}
 800d6b6:	b08e      	sub	sp, #56	; 0x38
 800d6b8:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800d6ba:	e0ca      	b.n	800d852 <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800d6bc:	687b      	ldr	r3, [r7, #4]
 800d6be:	2b00      	cmp	r3, #0
 800d6c0:	da18      	bge.n	800d6f4 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800d6c2:	1d3b      	adds	r3, r7, #4
 800d6c4:	3304      	adds	r3, #4
 800d6c6:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800d6c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d6ca:	2b00      	cmp	r3, #0
 800d6cc:	d10a      	bne.n	800d6e4 <prvProcessReceivedCommands+0x30>
	__asm volatile
 800d6ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d6d2:	f383 8811 	msr	BASEPRI, r3
 800d6d6:	f3bf 8f6f 	isb	sy
 800d6da:	f3bf 8f4f 	dsb	sy
 800d6de:	61fb      	str	r3, [r7, #28]
}
 800d6e0:	bf00      	nop
 800d6e2:	e7fe      	b.n	800d6e2 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800d6e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d6e6:	681b      	ldr	r3, [r3, #0]
 800d6e8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800d6ea:	6850      	ldr	r0, [r2, #4]
 800d6ec:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800d6ee:	6892      	ldr	r2, [r2, #8]
 800d6f0:	4611      	mov	r1, r2
 800d6f2:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800d6f4:	687b      	ldr	r3, [r7, #4]
 800d6f6:	2b00      	cmp	r3, #0
 800d6f8:	f2c0 80aa 	blt.w	800d850 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800d6fc:	68fb      	ldr	r3, [r7, #12]
 800d6fe:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800d700:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d702:	695b      	ldr	r3, [r3, #20]
 800d704:	2b00      	cmp	r3, #0
 800d706:	d004      	beq.n	800d712 <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800d708:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d70a:	3304      	adds	r3, #4
 800d70c:	4618      	mov	r0, r3
 800d70e:	f7fe f8b5 	bl	800b87c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800d712:	463b      	mov	r3, r7
 800d714:	4618      	mov	r0, r3
 800d716:	f7ff ff6b 	bl	800d5f0 <prvSampleTimeNow>
 800d71a:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800d71c:	687b      	ldr	r3, [r7, #4]
 800d71e:	2b09      	cmp	r3, #9
 800d720:	f200 8097 	bhi.w	800d852 <prvProcessReceivedCommands+0x19e>
 800d724:	a201      	add	r2, pc, #4	; (adr r2, 800d72c <prvProcessReceivedCommands+0x78>)
 800d726:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d72a:	bf00      	nop
 800d72c:	0800d755 	.word	0x0800d755
 800d730:	0800d755 	.word	0x0800d755
 800d734:	0800d755 	.word	0x0800d755
 800d738:	0800d7c9 	.word	0x0800d7c9
 800d73c:	0800d7dd 	.word	0x0800d7dd
 800d740:	0800d827 	.word	0x0800d827
 800d744:	0800d755 	.word	0x0800d755
 800d748:	0800d755 	.word	0x0800d755
 800d74c:	0800d7c9 	.word	0x0800d7c9
 800d750:	0800d7dd 	.word	0x0800d7dd
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800d754:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d756:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d75a:	f043 0301 	orr.w	r3, r3, #1
 800d75e:	b2da      	uxtb	r2, r3
 800d760:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d762:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800d766:	68ba      	ldr	r2, [r7, #8]
 800d768:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d76a:	699b      	ldr	r3, [r3, #24]
 800d76c:	18d1      	adds	r1, r2, r3
 800d76e:	68bb      	ldr	r3, [r7, #8]
 800d770:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d772:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d774:	f7ff ff5c 	bl	800d630 <prvInsertTimerInActiveList>
 800d778:	4603      	mov	r3, r0
 800d77a:	2b00      	cmp	r3, #0
 800d77c:	d069      	beq.n	800d852 <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800d77e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d780:	6a1b      	ldr	r3, [r3, #32]
 800d782:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d784:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800d786:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d788:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d78c:	f003 0304 	and.w	r3, r3, #4
 800d790:	2b00      	cmp	r3, #0
 800d792:	d05e      	beq.n	800d852 <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800d794:	68ba      	ldr	r2, [r7, #8]
 800d796:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d798:	699b      	ldr	r3, [r3, #24]
 800d79a:	441a      	add	r2, r3
 800d79c:	2300      	movs	r3, #0
 800d79e:	9300      	str	r3, [sp, #0]
 800d7a0:	2300      	movs	r3, #0
 800d7a2:	2100      	movs	r1, #0
 800d7a4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d7a6:	f7ff fe05 	bl	800d3b4 <xTimerGenericCommand>
 800d7aa:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800d7ac:	6a3b      	ldr	r3, [r7, #32]
 800d7ae:	2b00      	cmp	r3, #0
 800d7b0:	d14f      	bne.n	800d852 <prvProcessReceivedCommands+0x19e>
	__asm volatile
 800d7b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d7b6:	f383 8811 	msr	BASEPRI, r3
 800d7ba:	f3bf 8f6f 	isb	sy
 800d7be:	f3bf 8f4f 	dsb	sy
 800d7c2:	61bb      	str	r3, [r7, #24]
}
 800d7c4:	bf00      	nop
 800d7c6:	e7fe      	b.n	800d7c6 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800d7c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d7ca:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d7ce:	f023 0301 	bic.w	r3, r3, #1
 800d7d2:	b2da      	uxtb	r2, r3
 800d7d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d7d6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800d7da:	e03a      	b.n	800d852 <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800d7dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d7de:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d7e2:	f043 0301 	orr.w	r3, r3, #1
 800d7e6:	b2da      	uxtb	r2, r3
 800d7e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d7ea:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800d7ee:	68ba      	ldr	r2, [r7, #8]
 800d7f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d7f2:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800d7f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d7f6:	699b      	ldr	r3, [r3, #24]
 800d7f8:	2b00      	cmp	r3, #0
 800d7fa:	d10a      	bne.n	800d812 <prvProcessReceivedCommands+0x15e>
	__asm volatile
 800d7fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d800:	f383 8811 	msr	BASEPRI, r3
 800d804:	f3bf 8f6f 	isb	sy
 800d808:	f3bf 8f4f 	dsb	sy
 800d80c:	617b      	str	r3, [r7, #20]
}
 800d80e:	bf00      	nop
 800d810:	e7fe      	b.n	800d810 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800d812:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d814:	699a      	ldr	r2, [r3, #24]
 800d816:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d818:	18d1      	adds	r1, r2, r3
 800d81a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d81c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d81e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d820:	f7ff ff06 	bl	800d630 <prvInsertTimerInActiveList>
					break;
 800d824:	e015      	b.n	800d852 <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800d826:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d828:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d82c:	f003 0302 	and.w	r3, r3, #2
 800d830:	2b00      	cmp	r3, #0
 800d832:	d103      	bne.n	800d83c <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 800d834:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d836:	f000 fbdb 	bl	800dff0 <vPortFree>
 800d83a:	e00a      	b.n	800d852 <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800d83c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d83e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d842:	f023 0301 	bic.w	r3, r3, #1
 800d846:	b2da      	uxtb	r2, r3
 800d848:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d84a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800d84e:	e000      	b.n	800d852 <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 800d850:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800d852:	4b08      	ldr	r3, [pc, #32]	; (800d874 <prvProcessReceivedCommands+0x1c0>)
 800d854:	681b      	ldr	r3, [r3, #0]
 800d856:	1d39      	adds	r1, r7, #4
 800d858:	2200      	movs	r2, #0
 800d85a:	4618      	mov	r0, r3
 800d85c:	f7fe fb10 	bl	800be80 <xQueueReceive>
 800d860:	4603      	mov	r3, r0
 800d862:	2b00      	cmp	r3, #0
 800d864:	f47f af2a 	bne.w	800d6bc <prvProcessReceivedCommands+0x8>
	}
}
 800d868:	bf00      	nop
 800d86a:	bf00      	nop
 800d86c:	3730      	adds	r7, #48	; 0x30
 800d86e:	46bd      	mov	sp, r7
 800d870:	bd80      	pop	{r7, pc}
 800d872:	bf00      	nop
 800d874:	20001ae8 	.word	0x20001ae8

0800d878 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800d878:	b580      	push	{r7, lr}
 800d87a:	b088      	sub	sp, #32
 800d87c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800d87e:	e048      	b.n	800d912 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800d880:	4b2d      	ldr	r3, [pc, #180]	; (800d938 <prvSwitchTimerLists+0xc0>)
 800d882:	681b      	ldr	r3, [r3, #0]
 800d884:	68db      	ldr	r3, [r3, #12]
 800d886:	681b      	ldr	r3, [r3, #0]
 800d888:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d88a:	4b2b      	ldr	r3, [pc, #172]	; (800d938 <prvSwitchTimerLists+0xc0>)
 800d88c:	681b      	ldr	r3, [r3, #0]
 800d88e:	68db      	ldr	r3, [r3, #12]
 800d890:	68db      	ldr	r3, [r3, #12]
 800d892:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800d894:	68fb      	ldr	r3, [r7, #12]
 800d896:	3304      	adds	r3, #4
 800d898:	4618      	mov	r0, r3
 800d89a:	f7fd ffef 	bl	800b87c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800d89e:	68fb      	ldr	r3, [r7, #12]
 800d8a0:	6a1b      	ldr	r3, [r3, #32]
 800d8a2:	68f8      	ldr	r0, [r7, #12]
 800d8a4:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800d8a6:	68fb      	ldr	r3, [r7, #12]
 800d8a8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d8ac:	f003 0304 	and.w	r3, r3, #4
 800d8b0:	2b00      	cmp	r3, #0
 800d8b2:	d02e      	beq.n	800d912 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800d8b4:	68fb      	ldr	r3, [r7, #12]
 800d8b6:	699b      	ldr	r3, [r3, #24]
 800d8b8:	693a      	ldr	r2, [r7, #16]
 800d8ba:	4413      	add	r3, r2
 800d8bc:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800d8be:	68ba      	ldr	r2, [r7, #8]
 800d8c0:	693b      	ldr	r3, [r7, #16]
 800d8c2:	429a      	cmp	r2, r3
 800d8c4:	d90e      	bls.n	800d8e4 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800d8c6:	68fb      	ldr	r3, [r7, #12]
 800d8c8:	68ba      	ldr	r2, [r7, #8]
 800d8ca:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800d8cc:	68fb      	ldr	r3, [r7, #12]
 800d8ce:	68fa      	ldr	r2, [r7, #12]
 800d8d0:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800d8d2:	4b19      	ldr	r3, [pc, #100]	; (800d938 <prvSwitchTimerLists+0xc0>)
 800d8d4:	681a      	ldr	r2, [r3, #0]
 800d8d6:	68fb      	ldr	r3, [r7, #12]
 800d8d8:	3304      	adds	r3, #4
 800d8da:	4619      	mov	r1, r3
 800d8dc:	4610      	mov	r0, r2
 800d8de:	f7fd ff94 	bl	800b80a <vListInsert>
 800d8e2:	e016      	b.n	800d912 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800d8e4:	2300      	movs	r3, #0
 800d8e6:	9300      	str	r3, [sp, #0]
 800d8e8:	2300      	movs	r3, #0
 800d8ea:	693a      	ldr	r2, [r7, #16]
 800d8ec:	2100      	movs	r1, #0
 800d8ee:	68f8      	ldr	r0, [r7, #12]
 800d8f0:	f7ff fd60 	bl	800d3b4 <xTimerGenericCommand>
 800d8f4:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800d8f6:	687b      	ldr	r3, [r7, #4]
 800d8f8:	2b00      	cmp	r3, #0
 800d8fa:	d10a      	bne.n	800d912 <prvSwitchTimerLists+0x9a>
	__asm volatile
 800d8fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d900:	f383 8811 	msr	BASEPRI, r3
 800d904:	f3bf 8f6f 	isb	sy
 800d908:	f3bf 8f4f 	dsb	sy
 800d90c:	603b      	str	r3, [r7, #0]
}
 800d90e:	bf00      	nop
 800d910:	e7fe      	b.n	800d910 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800d912:	4b09      	ldr	r3, [pc, #36]	; (800d938 <prvSwitchTimerLists+0xc0>)
 800d914:	681b      	ldr	r3, [r3, #0]
 800d916:	681b      	ldr	r3, [r3, #0]
 800d918:	2b00      	cmp	r3, #0
 800d91a:	d1b1      	bne.n	800d880 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800d91c:	4b06      	ldr	r3, [pc, #24]	; (800d938 <prvSwitchTimerLists+0xc0>)
 800d91e:	681b      	ldr	r3, [r3, #0]
 800d920:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800d922:	4b06      	ldr	r3, [pc, #24]	; (800d93c <prvSwitchTimerLists+0xc4>)
 800d924:	681b      	ldr	r3, [r3, #0]
 800d926:	4a04      	ldr	r2, [pc, #16]	; (800d938 <prvSwitchTimerLists+0xc0>)
 800d928:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800d92a:	4a04      	ldr	r2, [pc, #16]	; (800d93c <prvSwitchTimerLists+0xc4>)
 800d92c:	697b      	ldr	r3, [r7, #20]
 800d92e:	6013      	str	r3, [r2, #0]
}
 800d930:	bf00      	nop
 800d932:	3718      	adds	r7, #24
 800d934:	46bd      	mov	sp, r7
 800d936:	bd80      	pop	{r7, pc}
 800d938:	20001ae0 	.word	0x20001ae0
 800d93c:	20001ae4 	.word	0x20001ae4

0800d940 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800d940:	b580      	push	{r7, lr}
 800d942:	b082      	sub	sp, #8
 800d944:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800d946:	f000 f965 	bl	800dc14 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800d94a:	4b15      	ldr	r3, [pc, #84]	; (800d9a0 <prvCheckForValidListAndQueue+0x60>)
 800d94c:	681b      	ldr	r3, [r3, #0]
 800d94e:	2b00      	cmp	r3, #0
 800d950:	d120      	bne.n	800d994 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800d952:	4814      	ldr	r0, [pc, #80]	; (800d9a4 <prvCheckForValidListAndQueue+0x64>)
 800d954:	f7fd ff08 	bl	800b768 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800d958:	4813      	ldr	r0, [pc, #76]	; (800d9a8 <prvCheckForValidListAndQueue+0x68>)
 800d95a:	f7fd ff05 	bl	800b768 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800d95e:	4b13      	ldr	r3, [pc, #76]	; (800d9ac <prvCheckForValidListAndQueue+0x6c>)
 800d960:	4a10      	ldr	r2, [pc, #64]	; (800d9a4 <prvCheckForValidListAndQueue+0x64>)
 800d962:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800d964:	4b12      	ldr	r3, [pc, #72]	; (800d9b0 <prvCheckForValidListAndQueue+0x70>)
 800d966:	4a10      	ldr	r2, [pc, #64]	; (800d9a8 <prvCheckForValidListAndQueue+0x68>)
 800d968:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800d96a:	2300      	movs	r3, #0
 800d96c:	9300      	str	r3, [sp, #0]
 800d96e:	4b11      	ldr	r3, [pc, #68]	; (800d9b4 <prvCheckForValidListAndQueue+0x74>)
 800d970:	4a11      	ldr	r2, [pc, #68]	; (800d9b8 <prvCheckForValidListAndQueue+0x78>)
 800d972:	2110      	movs	r1, #16
 800d974:	200a      	movs	r0, #10
 800d976:	f7fe f813 	bl	800b9a0 <xQueueGenericCreateStatic>
 800d97a:	4603      	mov	r3, r0
 800d97c:	4a08      	ldr	r2, [pc, #32]	; (800d9a0 <prvCheckForValidListAndQueue+0x60>)
 800d97e:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800d980:	4b07      	ldr	r3, [pc, #28]	; (800d9a0 <prvCheckForValidListAndQueue+0x60>)
 800d982:	681b      	ldr	r3, [r3, #0]
 800d984:	2b00      	cmp	r3, #0
 800d986:	d005      	beq.n	800d994 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800d988:	4b05      	ldr	r3, [pc, #20]	; (800d9a0 <prvCheckForValidListAndQueue+0x60>)
 800d98a:	681b      	ldr	r3, [r3, #0]
 800d98c:	490b      	ldr	r1, [pc, #44]	; (800d9bc <prvCheckForValidListAndQueue+0x7c>)
 800d98e:	4618      	mov	r0, r3
 800d990:	f7fe fc66 	bl	800c260 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800d994:	f000 f96e 	bl	800dc74 <vPortExitCritical>
}
 800d998:	bf00      	nop
 800d99a:	46bd      	mov	sp, r7
 800d99c:	bd80      	pop	{r7, pc}
 800d99e:	bf00      	nop
 800d9a0:	20001ae8 	.word	0x20001ae8
 800d9a4:	20001ab8 	.word	0x20001ab8
 800d9a8:	20001acc 	.word	0x20001acc
 800d9ac:	20001ae0 	.word	0x20001ae0
 800d9b0:	20001ae4 	.word	0x20001ae4
 800d9b4:	20001b94 	.word	0x20001b94
 800d9b8:	20001af4 	.word	0x20001af4
 800d9bc:	0800f7b8 	.word	0x0800f7b8

0800d9c0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800d9c0:	b480      	push	{r7}
 800d9c2:	b085      	sub	sp, #20
 800d9c4:	af00      	add	r7, sp, #0
 800d9c6:	60f8      	str	r0, [r7, #12]
 800d9c8:	60b9      	str	r1, [r7, #8]
 800d9ca:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800d9cc:	68fb      	ldr	r3, [r7, #12]
 800d9ce:	3b04      	subs	r3, #4
 800d9d0:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800d9d2:	68fb      	ldr	r3, [r7, #12]
 800d9d4:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800d9d8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800d9da:	68fb      	ldr	r3, [r7, #12]
 800d9dc:	3b04      	subs	r3, #4
 800d9de:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800d9e0:	68bb      	ldr	r3, [r7, #8]
 800d9e2:	f023 0201 	bic.w	r2, r3, #1
 800d9e6:	68fb      	ldr	r3, [r7, #12]
 800d9e8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800d9ea:	68fb      	ldr	r3, [r7, #12]
 800d9ec:	3b04      	subs	r3, #4
 800d9ee:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800d9f0:	4a0c      	ldr	r2, [pc, #48]	; (800da24 <pxPortInitialiseStack+0x64>)
 800d9f2:	68fb      	ldr	r3, [r7, #12]
 800d9f4:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800d9f6:	68fb      	ldr	r3, [r7, #12]
 800d9f8:	3b14      	subs	r3, #20
 800d9fa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800d9fc:	687a      	ldr	r2, [r7, #4]
 800d9fe:	68fb      	ldr	r3, [r7, #12]
 800da00:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800da02:	68fb      	ldr	r3, [r7, #12]
 800da04:	3b04      	subs	r3, #4
 800da06:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800da08:	68fb      	ldr	r3, [r7, #12]
 800da0a:	f06f 0202 	mvn.w	r2, #2
 800da0e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800da10:	68fb      	ldr	r3, [r7, #12]
 800da12:	3b20      	subs	r3, #32
 800da14:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800da16:	68fb      	ldr	r3, [r7, #12]
}
 800da18:	4618      	mov	r0, r3
 800da1a:	3714      	adds	r7, #20
 800da1c:	46bd      	mov	sp, r7
 800da1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da22:	4770      	bx	lr
 800da24:	0800da29 	.word	0x0800da29

0800da28 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800da28:	b480      	push	{r7}
 800da2a:	b085      	sub	sp, #20
 800da2c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800da2e:	2300      	movs	r3, #0
 800da30:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800da32:	4b12      	ldr	r3, [pc, #72]	; (800da7c <prvTaskExitError+0x54>)
 800da34:	681b      	ldr	r3, [r3, #0]
 800da36:	f1b3 3fff 	cmp.w	r3, #4294967295
 800da3a:	d00a      	beq.n	800da52 <prvTaskExitError+0x2a>
	__asm volatile
 800da3c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800da40:	f383 8811 	msr	BASEPRI, r3
 800da44:	f3bf 8f6f 	isb	sy
 800da48:	f3bf 8f4f 	dsb	sy
 800da4c:	60fb      	str	r3, [r7, #12]
}
 800da4e:	bf00      	nop
 800da50:	e7fe      	b.n	800da50 <prvTaskExitError+0x28>
	__asm volatile
 800da52:	f04f 0350 	mov.w	r3, #80	; 0x50
 800da56:	f383 8811 	msr	BASEPRI, r3
 800da5a:	f3bf 8f6f 	isb	sy
 800da5e:	f3bf 8f4f 	dsb	sy
 800da62:	60bb      	str	r3, [r7, #8]
}
 800da64:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800da66:	bf00      	nop
 800da68:	687b      	ldr	r3, [r7, #4]
 800da6a:	2b00      	cmp	r3, #0
 800da6c:	d0fc      	beq.n	800da68 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800da6e:	bf00      	nop
 800da70:	bf00      	nop
 800da72:	3714      	adds	r7, #20
 800da74:	46bd      	mov	sp, r7
 800da76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da7a:	4770      	bx	lr
 800da7c:	200005b0 	.word	0x200005b0

0800da80 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800da80:	4b07      	ldr	r3, [pc, #28]	; (800daa0 <pxCurrentTCBConst2>)
 800da82:	6819      	ldr	r1, [r3, #0]
 800da84:	6808      	ldr	r0, [r1, #0]
 800da86:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800da8a:	f380 8809 	msr	PSP, r0
 800da8e:	f3bf 8f6f 	isb	sy
 800da92:	f04f 0000 	mov.w	r0, #0
 800da96:	f380 8811 	msr	BASEPRI, r0
 800da9a:	4770      	bx	lr
 800da9c:	f3af 8000 	nop.w

0800daa0 <pxCurrentTCBConst2>:
 800daa0:	200015b8 	.word	0x200015b8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800daa4:	bf00      	nop
 800daa6:	bf00      	nop

0800daa8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800daa8:	4808      	ldr	r0, [pc, #32]	; (800dacc <prvPortStartFirstTask+0x24>)
 800daaa:	6800      	ldr	r0, [r0, #0]
 800daac:	6800      	ldr	r0, [r0, #0]
 800daae:	f380 8808 	msr	MSP, r0
 800dab2:	f04f 0000 	mov.w	r0, #0
 800dab6:	f380 8814 	msr	CONTROL, r0
 800daba:	b662      	cpsie	i
 800dabc:	b661      	cpsie	f
 800dabe:	f3bf 8f4f 	dsb	sy
 800dac2:	f3bf 8f6f 	isb	sy
 800dac6:	df00      	svc	0
 800dac8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800daca:	bf00      	nop
 800dacc:	e000ed08 	.word	0xe000ed08

0800dad0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800dad0:	b580      	push	{r7, lr}
 800dad2:	b086      	sub	sp, #24
 800dad4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800dad6:	4b46      	ldr	r3, [pc, #280]	; (800dbf0 <xPortStartScheduler+0x120>)
 800dad8:	681b      	ldr	r3, [r3, #0]
 800dada:	4a46      	ldr	r2, [pc, #280]	; (800dbf4 <xPortStartScheduler+0x124>)
 800dadc:	4293      	cmp	r3, r2
 800dade:	d10a      	bne.n	800daf6 <xPortStartScheduler+0x26>
	__asm volatile
 800dae0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dae4:	f383 8811 	msr	BASEPRI, r3
 800dae8:	f3bf 8f6f 	isb	sy
 800daec:	f3bf 8f4f 	dsb	sy
 800daf0:	613b      	str	r3, [r7, #16]
}
 800daf2:	bf00      	nop
 800daf4:	e7fe      	b.n	800daf4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800daf6:	4b3e      	ldr	r3, [pc, #248]	; (800dbf0 <xPortStartScheduler+0x120>)
 800daf8:	681b      	ldr	r3, [r3, #0]
 800dafa:	4a3f      	ldr	r2, [pc, #252]	; (800dbf8 <xPortStartScheduler+0x128>)
 800dafc:	4293      	cmp	r3, r2
 800dafe:	d10a      	bne.n	800db16 <xPortStartScheduler+0x46>
	__asm volatile
 800db00:	f04f 0350 	mov.w	r3, #80	; 0x50
 800db04:	f383 8811 	msr	BASEPRI, r3
 800db08:	f3bf 8f6f 	isb	sy
 800db0c:	f3bf 8f4f 	dsb	sy
 800db10:	60fb      	str	r3, [r7, #12]
}
 800db12:	bf00      	nop
 800db14:	e7fe      	b.n	800db14 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800db16:	4b39      	ldr	r3, [pc, #228]	; (800dbfc <xPortStartScheduler+0x12c>)
 800db18:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800db1a:	697b      	ldr	r3, [r7, #20]
 800db1c:	781b      	ldrb	r3, [r3, #0]
 800db1e:	b2db      	uxtb	r3, r3
 800db20:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800db22:	697b      	ldr	r3, [r7, #20]
 800db24:	22ff      	movs	r2, #255	; 0xff
 800db26:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800db28:	697b      	ldr	r3, [r7, #20]
 800db2a:	781b      	ldrb	r3, [r3, #0]
 800db2c:	b2db      	uxtb	r3, r3
 800db2e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800db30:	78fb      	ldrb	r3, [r7, #3]
 800db32:	b2db      	uxtb	r3, r3
 800db34:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800db38:	b2da      	uxtb	r2, r3
 800db3a:	4b31      	ldr	r3, [pc, #196]	; (800dc00 <xPortStartScheduler+0x130>)
 800db3c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800db3e:	4b31      	ldr	r3, [pc, #196]	; (800dc04 <xPortStartScheduler+0x134>)
 800db40:	2207      	movs	r2, #7
 800db42:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800db44:	e009      	b.n	800db5a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 800db46:	4b2f      	ldr	r3, [pc, #188]	; (800dc04 <xPortStartScheduler+0x134>)
 800db48:	681b      	ldr	r3, [r3, #0]
 800db4a:	3b01      	subs	r3, #1
 800db4c:	4a2d      	ldr	r2, [pc, #180]	; (800dc04 <xPortStartScheduler+0x134>)
 800db4e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800db50:	78fb      	ldrb	r3, [r7, #3]
 800db52:	b2db      	uxtb	r3, r3
 800db54:	005b      	lsls	r3, r3, #1
 800db56:	b2db      	uxtb	r3, r3
 800db58:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800db5a:	78fb      	ldrb	r3, [r7, #3]
 800db5c:	b2db      	uxtb	r3, r3
 800db5e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800db62:	2b80      	cmp	r3, #128	; 0x80
 800db64:	d0ef      	beq.n	800db46 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800db66:	4b27      	ldr	r3, [pc, #156]	; (800dc04 <xPortStartScheduler+0x134>)
 800db68:	681b      	ldr	r3, [r3, #0]
 800db6a:	f1c3 0307 	rsb	r3, r3, #7
 800db6e:	2b04      	cmp	r3, #4
 800db70:	d00a      	beq.n	800db88 <xPortStartScheduler+0xb8>
	__asm volatile
 800db72:	f04f 0350 	mov.w	r3, #80	; 0x50
 800db76:	f383 8811 	msr	BASEPRI, r3
 800db7a:	f3bf 8f6f 	isb	sy
 800db7e:	f3bf 8f4f 	dsb	sy
 800db82:	60bb      	str	r3, [r7, #8]
}
 800db84:	bf00      	nop
 800db86:	e7fe      	b.n	800db86 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800db88:	4b1e      	ldr	r3, [pc, #120]	; (800dc04 <xPortStartScheduler+0x134>)
 800db8a:	681b      	ldr	r3, [r3, #0]
 800db8c:	021b      	lsls	r3, r3, #8
 800db8e:	4a1d      	ldr	r2, [pc, #116]	; (800dc04 <xPortStartScheduler+0x134>)
 800db90:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800db92:	4b1c      	ldr	r3, [pc, #112]	; (800dc04 <xPortStartScheduler+0x134>)
 800db94:	681b      	ldr	r3, [r3, #0]
 800db96:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800db9a:	4a1a      	ldr	r2, [pc, #104]	; (800dc04 <xPortStartScheduler+0x134>)
 800db9c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800db9e:	687b      	ldr	r3, [r7, #4]
 800dba0:	b2da      	uxtb	r2, r3
 800dba2:	697b      	ldr	r3, [r7, #20]
 800dba4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800dba6:	4b18      	ldr	r3, [pc, #96]	; (800dc08 <xPortStartScheduler+0x138>)
 800dba8:	681b      	ldr	r3, [r3, #0]
 800dbaa:	4a17      	ldr	r2, [pc, #92]	; (800dc08 <xPortStartScheduler+0x138>)
 800dbac:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800dbb0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800dbb2:	4b15      	ldr	r3, [pc, #84]	; (800dc08 <xPortStartScheduler+0x138>)
 800dbb4:	681b      	ldr	r3, [r3, #0]
 800dbb6:	4a14      	ldr	r2, [pc, #80]	; (800dc08 <xPortStartScheduler+0x138>)
 800dbb8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800dbbc:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800dbbe:	f000 f8dd 	bl	800dd7c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800dbc2:	4b12      	ldr	r3, [pc, #72]	; (800dc0c <xPortStartScheduler+0x13c>)
 800dbc4:	2200      	movs	r2, #0
 800dbc6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800dbc8:	f000 f8fc 	bl	800ddc4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800dbcc:	4b10      	ldr	r3, [pc, #64]	; (800dc10 <xPortStartScheduler+0x140>)
 800dbce:	681b      	ldr	r3, [r3, #0]
 800dbd0:	4a0f      	ldr	r2, [pc, #60]	; (800dc10 <xPortStartScheduler+0x140>)
 800dbd2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800dbd6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800dbd8:	f7ff ff66 	bl	800daa8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800dbdc:	f7ff f856 	bl	800cc8c <vTaskSwitchContext>
	prvTaskExitError();
 800dbe0:	f7ff ff22 	bl	800da28 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800dbe4:	2300      	movs	r3, #0
}
 800dbe6:	4618      	mov	r0, r3
 800dbe8:	3718      	adds	r7, #24
 800dbea:	46bd      	mov	sp, r7
 800dbec:	bd80      	pop	{r7, pc}
 800dbee:	bf00      	nop
 800dbf0:	e000ed00 	.word	0xe000ed00
 800dbf4:	410fc271 	.word	0x410fc271
 800dbf8:	410fc270 	.word	0x410fc270
 800dbfc:	e000e400 	.word	0xe000e400
 800dc00:	20001be4 	.word	0x20001be4
 800dc04:	20001be8 	.word	0x20001be8
 800dc08:	e000ed20 	.word	0xe000ed20
 800dc0c:	200005b0 	.word	0x200005b0
 800dc10:	e000ef34 	.word	0xe000ef34

0800dc14 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800dc14:	b480      	push	{r7}
 800dc16:	b083      	sub	sp, #12
 800dc18:	af00      	add	r7, sp, #0
	__asm volatile
 800dc1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dc1e:	f383 8811 	msr	BASEPRI, r3
 800dc22:	f3bf 8f6f 	isb	sy
 800dc26:	f3bf 8f4f 	dsb	sy
 800dc2a:	607b      	str	r3, [r7, #4]
}
 800dc2c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800dc2e:	4b0f      	ldr	r3, [pc, #60]	; (800dc6c <vPortEnterCritical+0x58>)
 800dc30:	681b      	ldr	r3, [r3, #0]
 800dc32:	3301      	adds	r3, #1
 800dc34:	4a0d      	ldr	r2, [pc, #52]	; (800dc6c <vPortEnterCritical+0x58>)
 800dc36:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800dc38:	4b0c      	ldr	r3, [pc, #48]	; (800dc6c <vPortEnterCritical+0x58>)
 800dc3a:	681b      	ldr	r3, [r3, #0]
 800dc3c:	2b01      	cmp	r3, #1
 800dc3e:	d10f      	bne.n	800dc60 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800dc40:	4b0b      	ldr	r3, [pc, #44]	; (800dc70 <vPortEnterCritical+0x5c>)
 800dc42:	681b      	ldr	r3, [r3, #0]
 800dc44:	b2db      	uxtb	r3, r3
 800dc46:	2b00      	cmp	r3, #0
 800dc48:	d00a      	beq.n	800dc60 <vPortEnterCritical+0x4c>
	__asm volatile
 800dc4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dc4e:	f383 8811 	msr	BASEPRI, r3
 800dc52:	f3bf 8f6f 	isb	sy
 800dc56:	f3bf 8f4f 	dsb	sy
 800dc5a:	603b      	str	r3, [r7, #0]
}
 800dc5c:	bf00      	nop
 800dc5e:	e7fe      	b.n	800dc5e <vPortEnterCritical+0x4a>
	}
}
 800dc60:	bf00      	nop
 800dc62:	370c      	adds	r7, #12
 800dc64:	46bd      	mov	sp, r7
 800dc66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc6a:	4770      	bx	lr
 800dc6c:	200005b0 	.word	0x200005b0
 800dc70:	e000ed04 	.word	0xe000ed04

0800dc74 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800dc74:	b480      	push	{r7}
 800dc76:	b083      	sub	sp, #12
 800dc78:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800dc7a:	4b12      	ldr	r3, [pc, #72]	; (800dcc4 <vPortExitCritical+0x50>)
 800dc7c:	681b      	ldr	r3, [r3, #0]
 800dc7e:	2b00      	cmp	r3, #0
 800dc80:	d10a      	bne.n	800dc98 <vPortExitCritical+0x24>
	__asm volatile
 800dc82:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dc86:	f383 8811 	msr	BASEPRI, r3
 800dc8a:	f3bf 8f6f 	isb	sy
 800dc8e:	f3bf 8f4f 	dsb	sy
 800dc92:	607b      	str	r3, [r7, #4]
}
 800dc94:	bf00      	nop
 800dc96:	e7fe      	b.n	800dc96 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800dc98:	4b0a      	ldr	r3, [pc, #40]	; (800dcc4 <vPortExitCritical+0x50>)
 800dc9a:	681b      	ldr	r3, [r3, #0]
 800dc9c:	3b01      	subs	r3, #1
 800dc9e:	4a09      	ldr	r2, [pc, #36]	; (800dcc4 <vPortExitCritical+0x50>)
 800dca0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800dca2:	4b08      	ldr	r3, [pc, #32]	; (800dcc4 <vPortExitCritical+0x50>)
 800dca4:	681b      	ldr	r3, [r3, #0]
 800dca6:	2b00      	cmp	r3, #0
 800dca8:	d105      	bne.n	800dcb6 <vPortExitCritical+0x42>
 800dcaa:	2300      	movs	r3, #0
 800dcac:	603b      	str	r3, [r7, #0]
	__asm volatile
 800dcae:	683b      	ldr	r3, [r7, #0]
 800dcb0:	f383 8811 	msr	BASEPRI, r3
}
 800dcb4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800dcb6:	bf00      	nop
 800dcb8:	370c      	adds	r7, #12
 800dcba:	46bd      	mov	sp, r7
 800dcbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dcc0:	4770      	bx	lr
 800dcc2:	bf00      	nop
 800dcc4:	200005b0 	.word	0x200005b0
	...

0800dcd0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800dcd0:	f3ef 8009 	mrs	r0, PSP
 800dcd4:	f3bf 8f6f 	isb	sy
 800dcd8:	4b15      	ldr	r3, [pc, #84]	; (800dd30 <pxCurrentTCBConst>)
 800dcda:	681a      	ldr	r2, [r3, #0]
 800dcdc:	f01e 0f10 	tst.w	lr, #16
 800dce0:	bf08      	it	eq
 800dce2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800dce6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dcea:	6010      	str	r0, [r2, #0]
 800dcec:	e92d 0009 	stmdb	sp!, {r0, r3}
 800dcf0:	f04f 0050 	mov.w	r0, #80	; 0x50
 800dcf4:	f380 8811 	msr	BASEPRI, r0
 800dcf8:	f3bf 8f4f 	dsb	sy
 800dcfc:	f3bf 8f6f 	isb	sy
 800dd00:	f7fe ffc4 	bl	800cc8c <vTaskSwitchContext>
 800dd04:	f04f 0000 	mov.w	r0, #0
 800dd08:	f380 8811 	msr	BASEPRI, r0
 800dd0c:	bc09      	pop	{r0, r3}
 800dd0e:	6819      	ldr	r1, [r3, #0]
 800dd10:	6808      	ldr	r0, [r1, #0]
 800dd12:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dd16:	f01e 0f10 	tst.w	lr, #16
 800dd1a:	bf08      	it	eq
 800dd1c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800dd20:	f380 8809 	msr	PSP, r0
 800dd24:	f3bf 8f6f 	isb	sy
 800dd28:	4770      	bx	lr
 800dd2a:	bf00      	nop
 800dd2c:	f3af 8000 	nop.w

0800dd30 <pxCurrentTCBConst>:
 800dd30:	200015b8 	.word	0x200015b8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800dd34:	bf00      	nop
 800dd36:	bf00      	nop

0800dd38 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800dd38:	b580      	push	{r7, lr}
 800dd3a:	b082      	sub	sp, #8
 800dd3c:	af00      	add	r7, sp, #0
	__asm volatile
 800dd3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dd42:	f383 8811 	msr	BASEPRI, r3
 800dd46:	f3bf 8f6f 	isb	sy
 800dd4a:	f3bf 8f4f 	dsb	sy
 800dd4e:	607b      	str	r3, [r7, #4]
}
 800dd50:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800dd52:	f7fe fee1 	bl	800cb18 <xTaskIncrementTick>
 800dd56:	4603      	mov	r3, r0
 800dd58:	2b00      	cmp	r3, #0
 800dd5a:	d003      	beq.n	800dd64 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800dd5c:	4b06      	ldr	r3, [pc, #24]	; (800dd78 <xPortSysTickHandler+0x40>)
 800dd5e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800dd62:	601a      	str	r2, [r3, #0]
 800dd64:	2300      	movs	r3, #0
 800dd66:	603b      	str	r3, [r7, #0]
	__asm volatile
 800dd68:	683b      	ldr	r3, [r7, #0]
 800dd6a:	f383 8811 	msr	BASEPRI, r3
}
 800dd6e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800dd70:	bf00      	nop
 800dd72:	3708      	adds	r7, #8
 800dd74:	46bd      	mov	sp, r7
 800dd76:	bd80      	pop	{r7, pc}
 800dd78:	e000ed04 	.word	0xe000ed04

0800dd7c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800dd7c:	b480      	push	{r7}
 800dd7e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800dd80:	4b0b      	ldr	r3, [pc, #44]	; (800ddb0 <vPortSetupTimerInterrupt+0x34>)
 800dd82:	2200      	movs	r2, #0
 800dd84:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800dd86:	4b0b      	ldr	r3, [pc, #44]	; (800ddb4 <vPortSetupTimerInterrupt+0x38>)
 800dd88:	2200      	movs	r2, #0
 800dd8a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800dd8c:	4b0a      	ldr	r3, [pc, #40]	; (800ddb8 <vPortSetupTimerInterrupt+0x3c>)
 800dd8e:	681b      	ldr	r3, [r3, #0]
 800dd90:	4a0a      	ldr	r2, [pc, #40]	; (800ddbc <vPortSetupTimerInterrupt+0x40>)
 800dd92:	fba2 2303 	umull	r2, r3, r2, r3
 800dd96:	099b      	lsrs	r3, r3, #6
 800dd98:	4a09      	ldr	r2, [pc, #36]	; (800ddc0 <vPortSetupTimerInterrupt+0x44>)
 800dd9a:	3b01      	subs	r3, #1
 800dd9c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800dd9e:	4b04      	ldr	r3, [pc, #16]	; (800ddb0 <vPortSetupTimerInterrupt+0x34>)
 800dda0:	2207      	movs	r2, #7
 800dda2:	601a      	str	r2, [r3, #0]
}
 800dda4:	bf00      	nop
 800dda6:	46bd      	mov	sp, r7
 800dda8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ddac:	4770      	bx	lr
 800ddae:	bf00      	nop
 800ddb0:	e000e010 	.word	0xe000e010
 800ddb4:	e000e018 	.word	0xe000e018
 800ddb8:	20000518 	.word	0x20000518
 800ddbc:	10624dd3 	.word	0x10624dd3
 800ddc0:	e000e014 	.word	0xe000e014

0800ddc4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800ddc4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800ddd4 <vPortEnableVFP+0x10>
 800ddc8:	6801      	ldr	r1, [r0, #0]
 800ddca:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800ddce:	6001      	str	r1, [r0, #0]
 800ddd0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800ddd2:	bf00      	nop
 800ddd4:	e000ed88 	.word	0xe000ed88

0800ddd8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800ddd8:	b480      	push	{r7}
 800ddda:	b085      	sub	sp, #20
 800dddc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800ddde:	f3ef 8305 	mrs	r3, IPSR
 800dde2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800dde4:	68fb      	ldr	r3, [r7, #12]
 800dde6:	2b0f      	cmp	r3, #15
 800dde8:	d914      	bls.n	800de14 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800ddea:	4a17      	ldr	r2, [pc, #92]	; (800de48 <vPortValidateInterruptPriority+0x70>)
 800ddec:	68fb      	ldr	r3, [r7, #12]
 800ddee:	4413      	add	r3, r2
 800ddf0:	781b      	ldrb	r3, [r3, #0]
 800ddf2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800ddf4:	4b15      	ldr	r3, [pc, #84]	; (800de4c <vPortValidateInterruptPriority+0x74>)
 800ddf6:	781b      	ldrb	r3, [r3, #0]
 800ddf8:	7afa      	ldrb	r2, [r7, #11]
 800ddfa:	429a      	cmp	r2, r3
 800ddfc:	d20a      	bcs.n	800de14 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800ddfe:	f04f 0350 	mov.w	r3, #80	; 0x50
 800de02:	f383 8811 	msr	BASEPRI, r3
 800de06:	f3bf 8f6f 	isb	sy
 800de0a:	f3bf 8f4f 	dsb	sy
 800de0e:	607b      	str	r3, [r7, #4]
}
 800de10:	bf00      	nop
 800de12:	e7fe      	b.n	800de12 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800de14:	4b0e      	ldr	r3, [pc, #56]	; (800de50 <vPortValidateInterruptPriority+0x78>)
 800de16:	681b      	ldr	r3, [r3, #0]
 800de18:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800de1c:	4b0d      	ldr	r3, [pc, #52]	; (800de54 <vPortValidateInterruptPriority+0x7c>)
 800de1e:	681b      	ldr	r3, [r3, #0]
 800de20:	429a      	cmp	r2, r3
 800de22:	d90a      	bls.n	800de3a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800de24:	f04f 0350 	mov.w	r3, #80	; 0x50
 800de28:	f383 8811 	msr	BASEPRI, r3
 800de2c:	f3bf 8f6f 	isb	sy
 800de30:	f3bf 8f4f 	dsb	sy
 800de34:	603b      	str	r3, [r7, #0]
}
 800de36:	bf00      	nop
 800de38:	e7fe      	b.n	800de38 <vPortValidateInterruptPriority+0x60>
	}
 800de3a:	bf00      	nop
 800de3c:	3714      	adds	r7, #20
 800de3e:	46bd      	mov	sp, r7
 800de40:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de44:	4770      	bx	lr
 800de46:	bf00      	nop
 800de48:	e000e3f0 	.word	0xe000e3f0
 800de4c:	20001be4 	.word	0x20001be4
 800de50:	e000ed0c 	.word	0xe000ed0c
 800de54:	20001be8 	.word	0x20001be8

0800de58 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800de58:	b580      	push	{r7, lr}
 800de5a:	b08a      	sub	sp, #40	; 0x28
 800de5c:	af00      	add	r7, sp, #0
 800de5e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800de60:	2300      	movs	r3, #0
 800de62:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800de64:	f7fe fd9c 	bl	800c9a0 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800de68:	4b5b      	ldr	r3, [pc, #364]	; (800dfd8 <pvPortMalloc+0x180>)
 800de6a:	681b      	ldr	r3, [r3, #0]
 800de6c:	2b00      	cmp	r3, #0
 800de6e:	d101      	bne.n	800de74 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800de70:	f000 f920 	bl	800e0b4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800de74:	4b59      	ldr	r3, [pc, #356]	; (800dfdc <pvPortMalloc+0x184>)
 800de76:	681a      	ldr	r2, [r3, #0]
 800de78:	687b      	ldr	r3, [r7, #4]
 800de7a:	4013      	ands	r3, r2
 800de7c:	2b00      	cmp	r3, #0
 800de7e:	f040 8093 	bne.w	800dfa8 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800de82:	687b      	ldr	r3, [r7, #4]
 800de84:	2b00      	cmp	r3, #0
 800de86:	d01d      	beq.n	800dec4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800de88:	2208      	movs	r2, #8
 800de8a:	687b      	ldr	r3, [r7, #4]
 800de8c:	4413      	add	r3, r2
 800de8e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800de90:	687b      	ldr	r3, [r7, #4]
 800de92:	f003 0307 	and.w	r3, r3, #7
 800de96:	2b00      	cmp	r3, #0
 800de98:	d014      	beq.n	800dec4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800de9a:	687b      	ldr	r3, [r7, #4]
 800de9c:	f023 0307 	bic.w	r3, r3, #7
 800dea0:	3308      	adds	r3, #8
 800dea2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800dea4:	687b      	ldr	r3, [r7, #4]
 800dea6:	f003 0307 	and.w	r3, r3, #7
 800deaa:	2b00      	cmp	r3, #0
 800deac:	d00a      	beq.n	800dec4 <pvPortMalloc+0x6c>
	__asm volatile
 800deae:	f04f 0350 	mov.w	r3, #80	; 0x50
 800deb2:	f383 8811 	msr	BASEPRI, r3
 800deb6:	f3bf 8f6f 	isb	sy
 800deba:	f3bf 8f4f 	dsb	sy
 800debe:	617b      	str	r3, [r7, #20]
}
 800dec0:	bf00      	nop
 800dec2:	e7fe      	b.n	800dec2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800dec4:	687b      	ldr	r3, [r7, #4]
 800dec6:	2b00      	cmp	r3, #0
 800dec8:	d06e      	beq.n	800dfa8 <pvPortMalloc+0x150>
 800deca:	4b45      	ldr	r3, [pc, #276]	; (800dfe0 <pvPortMalloc+0x188>)
 800decc:	681b      	ldr	r3, [r3, #0]
 800dece:	687a      	ldr	r2, [r7, #4]
 800ded0:	429a      	cmp	r2, r3
 800ded2:	d869      	bhi.n	800dfa8 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800ded4:	4b43      	ldr	r3, [pc, #268]	; (800dfe4 <pvPortMalloc+0x18c>)
 800ded6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800ded8:	4b42      	ldr	r3, [pc, #264]	; (800dfe4 <pvPortMalloc+0x18c>)
 800deda:	681b      	ldr	r3, [r3, #0]
 800dedc:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800dede:	e004      	b.n	800deea <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 800dee0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dee2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800dee4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dee6:	681b      	ldr	r3, [r3, #0]
 800dee8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800deea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800deec:	685b      	ldr	r3, [r3, #4]
 800deee:	687a      	ldr	r2, [r7, #4]
 800def0:	429a      	cmp	r2, r3
 800def2:	d903      	bls.n	800defc <pvPortMalloc+0xa4>
 800def4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800def6:	681b      	ldr	r3, [r3, #0]
 800def8:	2b00      	cmp	r3, #0
 800defa:	d1f1      	bne.n	800dee0 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800defc:	4b36      	ldr	r3, [pc, #216]	; (800dfd8 <pvPortMalloc+0x180>)
 800defe:	681b      	ldr	r3, [r3, #0]
 800df00:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800df02:	429a      	cmp	r2, r3
 800df04:	d050      	beq.n	800dfa8 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800df06:	6a3b      	ldr	r3, [r7, #32]
 800df08:	681b      	ldr	r3, [r3, #0]
 800df0a:	2208      	movs	r2, #8
 800df0c:	4413      	add	r3, r2
 800df0e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800df10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800df12:	681a      	ldr	r2, [r3, #0]
 800df14:	6a3b      	ldr	r3, [r7, #32]
 800df16:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800df18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800df1a:	685a      	ldr	r2, [r3, #4]
 800df1c:	687b      	ldr	r3, [r7, #4]
 800df1e:	1ad2      	subs	r2, r2, r3
 800df20:	2308      	movs	r3, #8
 800df22:	005b      	lsls	r3, r3, #1
 800df24:	429a      	cmp	r2, r3
 800df26:	d91f      	bls.n	800df68 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800df28:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800df2a:	687b      	ldr	r3, [r7, #4]
 800df2c:	4413      	add	r3, r2
 800df2e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800df30:	69bb      	ldr	r3, [r7, #24]
 800df32:	f003 0307 	and.w	r3, r3, #7
 800df36:	2b00      	cmp	r3, #0
 800df38:	d00a      	beq.n	800df50 <pvPortMalloc+0xf8>
	__asm volatile
 800df3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800df3e:	f383 8811 	msr	BASEPRI, r3
 800df42:	f3bf 8f6f 	isb	sy
 800df46:	f3bf 8f4f 	dsb	sy
 800df4a:	613b      	str	r3, [r7, #16]
}
 800df4c:	bf00      	nop
 800df4e:	e7fe      	b.n	800df4e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800df50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800df52:	685a      	ldr	r2, [r3, #4]
 800df54:	687b      	ldr	r3, [r7, #4]
 800df56:	1ad2      	subs	r2, r2, r3
 800df58:	69bb      	ldr	r3, [r7, #24]
 800df5a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800df5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800df5e:	687a      	ldr	r2, [r7, #4]
 800df60:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800df62:	69b8      	ldr	r0, [r7, #24]
 800df64:	f000 f908 	bl	800e178 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800df68:	4b1d      	ldr	r3, [pc, #116]	; (800dfe0 <pvPortMalloc+0x188>)
 800df6a:	681a      	ldr	r2, [r3, #0]
 800df6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800df6e:	685b      	ldr	r3, [r3, #4]
 800df70:	1ad3      	subs	r3, r2, r3
 800df72:	4a1b      	ldr	r2, [pc, #108]	; (800dfe0 <pvPortMalloc+0x188>)
 800df74:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800df76:	4b1a      	ldr	r3, [pc, #104]	; (800dfe0 <pvPortMalloc+0x188>)
 800df78:	681a      	ldr	r2, [r3, #0]
 800df7a:	4b1b      	ldr	r3, [pc, #108]	; (800dfe8 <pvPortMalloc+0x190>)
 800df7c:	681b      	ldr	r3, [r3, #0]
 800df7e:	429a      	cmp	r2, r3
 800df80:	d203      	bcs.n	800df8a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800df82:	4b17      	ldr	r3, [pc, #92]	; (800dfe0 <pvPortMalloc+0x188>)
 800df84:	681b      	ldr	r3, [r3, #0]
 800df86:	4a18      	ldr	r2, [pc, #96]	; (800dfe8 <pvPortMalloc+0x190>)
 800df88:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800df8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800df8c:	685a      	ldr	r2, [r3, #4]
 800df8e:	4b13      	ldr	r3, [pc, #76]	; (800dfdc <pvPortMalloc+0x184>)
 800df90:	681b      	ldr	r3, [r3, #0]
 800df92:	431a      	orrs	r2, r3
 800df94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800df96:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800df98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800df9a:	2200      	movs	r2, #0
 800df9c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800df9e:	4b13      	ldr	r3, [pc, #76]	; (800dfec <pvPortMalloc+0x194>)
 800dfa0:	681b      	ldr	r3, [r3, #0]
 800dfa2:	3301      	adds	r3, #1
 800dfa4:	4a11      	ldr	r2, [pc, #68]	; (800dfec <pvPortMalloc+0x194>)
 800dfa6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800dfa8:	f7fe fd08 	bl	800c9bc <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800dfac:	69fb      	ldr	r3, [r7, #28]
 800dfae:	f003 0307 	and.w	r3, r3, #7
 800dfb2:	2b00      	cmp	r3, #0
 800dfb4:	d00a      	beq.n	800dfcc <pvPortMalloc+0x174>
	__asm volatile
 800dfb6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dfba:	f383 8811 	msr	BASEPRI, r3
 800dfbe:	f3bf 8f6f 	isb	sy
 800dfc2:	f3bf 8f4f 	dsb	sy
 800dfc6:	60fb      	str	r3, [r7, #12]
}
 800dfc8:	bf00      	nop
 800dfca:	e7fe      	b.n	800dfca <pvPortMalloc+0x172>
	return pvReturn;
 800dfcc:	69fb      	ldr	r3, [r7, #28]
}
 800dfce:	4618      	mov	r0, r3
 800dfd0:	3728      	adds	r7, #40	; 0x28
 800dfd2:	46bd      	mov	sp, r7
 800dfd4:	bd80      	pop	{r7, pc}
 800dfd6:	bf00      	nop
 800dfd8:	200057f4 	.word	0x200057f4
 800dfdc:	20005808 	.word	0x20005808
 800dfe0:	200057f8 	.word	0x200057f8
 800dfe4:	200057ec 	.word	0x200057ec
 800dfe8:	200057fc 	.word	0x200057fc
 800dfec:	20005800 	.word	0x20005800

0800dff0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800dff0:	b580      	push	{r7, lr}
 800dff2:	b086      	sub	sp, #24
 800dff4:	af00      	add	r7, sp, #0
 800dff6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800dff8:	687b      	ldr	r3, [r7, #4]
 800dffa:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800dffc:	687b      	ldr	r3, [r7, #4]
 800dffe:	2b00      	cmp	r3, #0
 800e000:	d04d      	beq.n	800e09e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800e002:	2308      	movs	r3, #8
 800e004:	425b      	negs	r3, r3
 800e006:	697a      	ldr	r2, [r7, #20]
 800e008:	4413      	add	r3, r2
 800e00a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800e00c:	697b      	ldr	r3, [r7, #20]
 800e00e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800e010:	693b      	ldr	r3, [r7, #16]
 800e012:	685a      	ldr	r2, [r3, #4]
 800e014:	4b24      	ldr	r3, [pc, #144]	; (800e0a8 <vPortFree+0xb8>)
 800e016:	681b      	ldr	r3, [r3, #0]
 800e018:	4013      	ands	r3, r2
 800e01a:	2b00      	cmp	r3, #0
 800e01c:	d10a      	bne.n	800e034 <vPortFree+0x44>
	__asm volatile
 800e01e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e022:	f383 8811 	msr	BASEPRI, r3
 800e026:	f3bf 8f6f 	isb	sy
 800e02a:	f3bf 8f4f 	dsb	sy
 800e02e:	60fb      	str	r3, [r7, #12]
}
 800e030:	bf00      	nop
 800e032:	e7fe      	b.n	800e032 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800e034:	693b      	ldr	r3, [r7, #16]
 800e036:	681b      	ldr	r3, [r3, #0]
 800e038:	2b00      	cmp	r3, #0
 800e03a:	d00a      	beq.n	800e052 <vPortFree+0x62>
	__asm volatile
 800e03c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e040:	f383 8811 	msr	BASEPRI, r3
 800e044:	f3bf 8f6f 	isb	sy
 800e048:	f3bf 8f4f 	dsb	sy
 800e04c:	60bb      	str	r3, [r7, #8]
}
 800e04e:	bf00      	nop
 800e050:	e7fe      	b.n	800e050 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800e052:	693b      	ldr	r3, [r7, #16]
 800e054:	685a      	ldr	r2, [r3, #4]
 800e056:	4b14      	ldr	r3, [pc, #80]	; (800e0a8 <vPortFree+0xb8>)
 800e058:	681b      	ldr	r3, [r3, #0]
 800e05a:	4013      	ands	r3, r2
 800e05c:	2b00      	cmp	r3, #0
 800e05e:	d01e      	beq.n	800e09e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800e060:	693b      	ldr	r3, [r7, #16]
 800e062:	681b      	ldr	r3, [r3, #0]
 800e064:	2b00      	cmp	r3, #0
 800e066:	d11a      	bne.n	800e09e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800e068:	693b      	ldr	r3, [r7, #16]
 800e06a:	685a      	ldr	r2, [r3, #4]
 800e06c:	4b0e      	ldr	r3, [pc, #56]	; (800e0a8 <vPortFree+0xb8>)
 800e06e:	681b      	ldr	r3, [r3, #0]
 800e070:	43db      	mvns	r3, r3
 800e072:	401a      	ands	r2, r3
 800e074:	693b      	ldr	r3, [r7, #16]
 800e076:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800e078:	f7fe fc92 	bl	800c9a0 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800e07c:	693b      	ldr	r3, [r7, #16]
 800e07e:	685a      	ldr	r2, [r3, #4]
 800e080:	4b0a      	ldr	r3, [pc, #40]	; (800e0ac <vPortFree+0xbc>)
 800e082:	681b      	ldr	r3, [r3, #0]
 800e084:	4413      	add	r3, r2
 800e086:	4a09      	ldr	r2, [pc, #36]	; (800e0ac <vPortFree+0xbc>)
 800e088:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800e08a:	6938      	ldr	r0, [r7, #16]
 800e08c:	f000 f874 	bl	800e178 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800e090:	4b07      	ldr	r3, [pc, #28]	; (800e0b0 <vPortFree+0xc0>)
 800e092:	681b      	ldr	r3, [r3, #0]
 800e094:	3301      	adds	r3, #1
 800e096:	4a06      	ldr	r2, [pc, #24]	; (800e0b0 <vPortFree+0xc0>)
 800e098:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800e09a:	f7fe fc8f 	bl	800c9bc <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800e09e:	bf00      	nop
 800e0a0:	3718      	adds	r7, #24
 800e0a2:	46bd      	mov	sp, r7
 800e0a4:	bd80      	pop	{r7, pc}
 800e0a6:	bf00      	nop
 800e0a8:	20005808 	.word	0x20005808
 800e0ac:	200057f8 	.word	0x200057f8
 800e0b0:	20005804 	.word	0x20005804

0800e0b4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800e0b4:	b480      	push	{r7}
 800e0b6:	b085      	sub	sp, #20
 800e0b8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800e0ba:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800e0be:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800e0c0:	4b27      	ldr	r3, [pc, #156]	; (800e160 <prvHeapInit+0xac>)
 800e0c2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800e0c4:	68fb      	ldr	r3, [r7, #12]
 800e0c6:	f003 0307 	and.w	r3, r3, #7
 800e0ca:	2b00      	cmp	r3, #0
 800e0cc:	d00c      	beq.n	800e0e8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800e0ce:	68fb      	ldr	r3, [r7, #12]
 800e0d0:	3307      	adds	r3, #7
 800e0d2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800e0d4:	68fb      	ldr	r3, [r7, #12]
 800e0d6:	f023 0307 	bic.w	r3, r3, #7
 800e0da:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800e0dc:	68ba      	ldr	r2, [r7, #8]
 800e0de:	68fb      	ldr	r3, [r7, #12]
 800e0e0:	1ad3      	subs	r3, r2, r3
 800e0e2:	4a1f      	ldr	r2, [pc, #124]	; (800e160 <prvHeapInit+0xac>)
 800e0e4:	4413      	add	r3, r2
 800e0e6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800e0e8:	68fb      	ldr	r3, [r7, #12]
 800e0ea:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800e0ec:	4a1d      	ldr	r2, [pc, #116]	; (800e164 <prvHeapInit+0xb0>)
 800e0ee:	687b      	ldr	r3, [r7, #4]
 800e0f0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800e0f2:	4b1c      	ldr	r3, [pc, #112]	; (800e164 <prvHeapInit+0xb0>)
 800e0f4:	2200      	movs	r2, #0
 800e0f6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800e0f8:	687b      	ldr	r3, [r7, #4]
 800e0fa:	68ba      	ldr	r2, [r7, #8]
 800e0fc:	4413      	add	r3, r2
 800e0fe:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800e100:	2208      	movs	r2, #8
 800e102:	68fb      	ldr	r3, [r7, #12]
 800e104:	1a9b      	subs	r3, r3, r2
 800e106:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800e108:	68fb      	ldr	r3, [r7, #12]
 800e10a:	f023 0307 	bic.w	r3, r3, #7
 800e10e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800e110:	68fb      	ldr	r3, [r7, #12]
 800e112:	4a15      	ldr	r2, [pc, #84]	; (800e168 <prvHeapInit+0xb4>)
 800e114:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800e116:	4b14      	ldr	r3, [pc, #80]	; (800e168 <prvHeapInit+0xb4>)
 800e118:	681b      	ldr	r3, [r3, #0]
 800e11a:	2200      	movs	r2, #0
 800e11c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800e11e:	4b12      	ldr	r3, [pc, #72]	; (800e168 <prvHeapInit+0xb4>)
 800e120:	681b      	ldr	r3, [r3, #0]
 800e122:	2200      	movs	r2, #0
 800e124:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800e126:	687b      	ldr	r3, [r7, #4]
 800e128:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800e12a:	683b      	ldr	r3, [r7, #0]
 800e12c:	68fa      	ldr	r2, [r7, #12]
 800e12e:	1ad2      	subs	r2, r2, r3
 800e130:	683b      	ldr	r3, [r7, #0]
 800e132:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800e134:	4b0c      	ldr	r3, [pc, #48]	; (800e168 <prvHeapInit+0xb4>)
 800e136:	681a      	ldr	r2, [r3, #0]
 800e138:	683b      	ldr	r3, [r7, #0]
 800e13a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800e13c:	683b      	ldr	r3, [r7, #0]
 800e13e:	685b      	ldr	r3, [r3, #4]
 800e140:	4a0a      	ldr	r2, [pc, #40]	; (800e16c <prvHeapInit+0xb8>)
 800e142:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800e144:	683b      	ldr	r3, [r7, #0]
 800e146:	685b      	ldr	r3, [r3, #4]
 800e148:	4a09      	ldr	r2, [pc, #36]	; (800e170 <prvHeapInit+0xbc>)
 800e14a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800e14c:	4b09      	ldr	r3, [pc, #36]	; (800e174 <prvHeapInit+0xc0>)
 800e14e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800e152:	601a      	str	r2, [r3, #0]
}
 800e154:	bf00      	nop
 800e156:	3714      	adds	r7, #20
 800e158:	46bd      	mov	sp, r7
 800e15a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e15e:	4770      	bx	lr
 800e160:	20001bec 	.word	0x20001bec
 800e164:	200057ec 	.word	0x200057ec
 800e168:	200057f4 	.word	0x200057f4
 800e16c:	200057fc 	.word	0x200057fc
 800e170:	200057f8 	.word	0x200057f8
 800e174:	20005808 	.word	0x20005808

0800e178 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800e178:	b480      	push	{r7}
 800e17a:	b085      	sub	sp, #20
 800e17c:	af00      	add	r7, sp, #0
 800e17e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800e180:	4b28      	ldr	r3, [pc, #160]	; (800e224 <prvInsertBlockIntoFreeList+0xac>)
 800e182:	60fb      	str	r3, [r7, #12]
 800e184:	e002      	b.n	800e18c <prvInsertBlockIntoFreeList+0x14>
 800e186:	68fb      	ldr	r3, [r7, #12]
 800e188:	681b      	ldr	r3, [r3, #0]
 800e18a:	60fb      	str	r3, [r7, #12]
 800e18c:	68fb      	ldr	r3, [r7, #12]
 800e18e:	681b      	ldr	r3, [r3, #0]
 800e190:	687a      	ldr	r2, [r7, #4]
 800e192:	429a      	cmp	r2, r3
 800e194:	d8f7      	bhi.n	800e186 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800e196:	68fb      	ldr	r3, [r7, #12]
 800e198:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800e19a:	68fb      	ldr	r3, [r7, #12]
 800e19c:	685b      	ldr	r3, [r3, #4]
 800e19e:	68ba      	ldr	r2, [r7, #8]
 800e1a0:	4413      	add	r3, r2
 800e1a2:	687a      	ldr	r2, [r7, #4]
 800e1a4:	429a      	cmp	r2, r3
 800e1a6:	d108      	bne.n	800e1ba <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800e1a8:	68fb      	ldr	r3, [r7, #12]
 800e1aa:	685a      	ldr	r2, [r3, #4]
 800e1ac:	687b      	ldr	r3, [r7, #4]
 800e1ae:	685b      	ldr	r3, [r3, #4]
 800e1b0:	441a      	add	r2, r3
 800e1b2:	68fb      	ldr	r3, [r7, #12]
 800e1b4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800e1b6:	68fb      	ldr	r3, [r7, #12]
 800e1b8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800e1ba:	687b      	ldr	r3, [r7, #4]
 800e1bc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800e1be:	687b      	ldr	r3, [r7, #4]
 800e1c0:	685b      	ldr	r3, [r3, #4]
 800e1c2:	68ba      	ldr	r2, [r7, #8]
 800e1c4:	441a      	add	r2, r3
 800e1c6:	68fb      	ldr	r3, [r7, #12]
 800e1c8:	681b      	ldr	r3, [r3, #0]
 800e1ca:	429a      	cmp	r2, r3
 800e1cc:	d118      	bne.n	800e200 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800e1ce:	68fb      	ldr	r3, [r7, #12]
 800e1d0:	681a      	ldr	r2, [r3, #0]
 800e1d2:	4b15      	ldr	r3, [pc, #84]	; (800e228 <prvInsertBlockIntoFreeList+0xb0>)
 800e1d4:	681b      	ldr	r3, [r3, #0]
 800e1d6:	429a      	cmp	r2, r3
 800e1d8:	d00d      	beq.n	800e1f6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800e1da:	687b      	ldr	r3, [r7, #4]
 800e1dc:	685a      	ldr	r2, [r3, #4]
 800e1de:	68fb      	ldr	r3, [r7, #12]
 800e1e0:	681b      	ldr	r3, [r3, #0]
 800e1e2:	685b      	ldr	r3, [r3, #4]
 800e1e4:	441a      	add	r2, r3
 800e1e6:	687b      	ldr	r3, [r7, #4]
 800e1e8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800e1ea:	68fb      	ldr	r3, [r7, #12]
 800e1ec:	681b      	ldr	r3, [r3, #0]
 800e1ee:	681a      	ldr	r2, [r3, #0]
 800e1f0:	687b      	ldr	r3, [r7, #4]
 800e1f2:	601a      	str	r2, [r3, #0]
 800e1f4:	e008      	b.n	800e208 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800e1f6:	4b0c      	ldr	r3, [pc, #48]	; (800e228 <prvInsertBlockIntoFreeList+0xb0>)
 800e1f8:	681a      	ldr	r2, [r3, #0]
 800e1fa:	687b      	ldr	r3, [r7, #4]
 800e1fc:	601a      	str	r2, [r3, #0]
 800e1fe:	e003      	b.n	800e208 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800e200:	68fb      	ldr	r3, [r7, #12]
 800e202:	681a      	ldr	r2, [r3, #0]
 800e204:	687b      	ldr	r3, [r7, #4]
 800e206:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800e208:	68fa      	ldr	r2, [r7, #12]
 800e20a:	687b      	ldr	r3, [r7, #4]
 800e20c:	429a      	cmp	r2, r3
 800e20e:	d002      	beq.n	800e216 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800e210:	68fb      	ldr	r3, [r7, #12]
 800e212:	687a      	ldr	r2, [r7, #4]
 800e214:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800e216:	bf00      	nop
 800e218:	3714      	adds	r7, #20
 800e21a:	46bd      	mov	sp, r7
 800e21c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e220:	4770      	bx	lr
 800e222:	bf00      	nop
 800e224:	200057ec 	.word	0x200057ec
 800e228:	200057f4 	.word	0x200057f4

0800e22c <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800e22c:	b580      	push	{r7, lr}
 800e22e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800e230:	2200      	movs	r2, #0
 800e232:	4912      	ldr	r1, [pc, #72]	; (800e27c <MX_USB_DEVICE_Init+0x50>)
 800e234:	4812      	ldr	r0, [pc, #72]	; (800e280 <MX_USB_DEVICE_Init+0x54>)
 800e236:	f7fb fdc1 	bl	8009dbc <USBD_Init>
 800e23a:	4603      	mov	r3, r0
 800e23c:	2b00      	cmp	r3, #0
 800e23e:	d001      	beq.n	800e244 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800e240:	f7f4 f8f6 	bl	8002430 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800e244:	490f      	ldr	r1, [pc, #60]	; (800e284 <MX_USB_DEVICE_Init+0x58>)
 800e246:	480e      	ldr	r0, [pc, #56]	; (800e280 <MX_USB_DEVICE_Init+0x54>)
 800e248:	f7fb fde8 	bl	8009e1c <USBD_RegisterClass>
 800e24c:	4603      	mov	r3, r0
 800e24e:	2b00      	cmp	r3, #0
 800e250:	d001      	beq.n	800e256 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800e252:	f7f4 f8ed 	bl	8002430 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800e256:	490c      	ldr	r1, [pc, #48]	; (800e288 <MX_USB_DEVICE_Init+0x5c>)
 800e258:	4809      	ldr	r0, [pc, #36]	; (800e280 <MX_USB_DEVICE_Init+0x54>)
 800e25a:	f7fb fd1f 	bl	8009c9c <USBD_CDC_RegisterInterface>
 800e25e:	4603      	mov	r3, r0
 800e260:	2b00      	cmp	r3, #0
 800e262:	d001      	beq.n	800e268 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800e264:	f7f4 f8e4 	bl	8002430 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800e268:	4805      	ldr	r0, [pc, #20]	; (800e280 <MX_USB_DEVICE_Init+0x54>)
 800e26a:	f7fb fe0d 	bl	8009e88 <USBD_Start>
 800e26e:	4603      	mov	r3, r0
 800e270:	2b00      	cmp	r3, #0
 800e272:	d001      	beq.n	800e278 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800e274:	f7f4 f8dc 	bl	8002430 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800e278:	bf00      	nop
 800e27a:	bd80      	pop	{r7, pc}
 800e27c:	200005c8 	.word	0x200005c8
 800e280:	2000580c 	.word	0x2000580c
 800e284:	20000530 	.word	0x20000530
 800e288:	200005b4 	.word	0x200005b4

0800e28c <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800e28c:	b580      	push	{r7, lr}
 800e28e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800e290:	2200      	movs	r2, #0
 800e292:	4905      	ldr	r1, [pc, #20]	; (800e2a8 <CDC_Init_FS+0x1c>)
 800e294:	4805      	ldr	r0, [pc, #20]	; (800e2ac <CDC_Init_FS+0x20>)
 800e296:	f7fb fd1b 	bl	8009cd0 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800e29a:	4905      	ldr	r1, [pc, #20]	; (800e2b0 <CDC_Init_FS+0x24>)
 800e29c:	4803      	ldr	r0, [pc, #12]	; (800e2ac <CDC_Init_FS+0x20>)
 800e29e:	f7fb fd39 	bl	8009d14 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800e2a2:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800e2a4:	4618      	mov	r0, r3
 800e2a6:	bd80      	pop	{r7, pc}
 800e2a8:	20005ee8 	.word	0x20005ee8
 800e2ac:	2000580c 	.word	0x2000580c
 800e2b0:	20005ae8 	.word	0x20005ae8

0800e2b4 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800e2b4:	b480      	push	{r7}
 800e2b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800e2b8:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800e2ba:	4618      	mov	r0, r3
 800e2bc:	46bd      	mov	sp, r7
 800e2be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e2c2:	4770      	bx	lr

0800e2c4 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800e2c4:	b480      	push	{r7}
 800e2c6:	b083      	sub	sp, #12
 800e2c8:	af00      	add	r7, sp, #0
 800e2ca:	4603      	mov	r3, r0
 800e2cc:	6039      	str	r1, [r7, #0]
 800e2ce:	71fb      	strb	r3, [r7, #7]
 800e2d0:	4613      	mov	r3, r2
 800e2d2:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800e2d4:	79fb      	ldrb	r3, [r7, #7]
 800e2d6:	2b23      	cmp	r3, #35	; 0x23
 800e2d8:	d84a      	bhi.n	800e370 <CDC_Control_FS+0xac>
 800e2da:	a201      	add	r2, pc, #4	; (adr r2, 800e2e0 <CDC_Control_FS+0x1c>)
 800e2dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e2e0:	0800e371 	.word	0x0800e371
 800e2e4:	0800e371 	.word	0x0800e371
 800e2e8:	0800e371 	.word	0x0800e371
 800e2ec:	0800e371 	.word	0x0800e371
 800e2f0:	0800e371 	.word	0x0800e371
 800e2f4:	0800e371 	.word	0x0800e371
 800e2f8:	0800e371 	.word	0x0800e371
 800e2fc:	0800e371 	.word	0x0800e371
 800e300:	0800e371 	.word	0x0800e371
 800e304:	0800e371 	.word	0x0800e371
 800e308:	0800e371 	.word	0x0800e371
 800e30c:	0800e371 	.word	0x0800e371
 800e310:	0800e371 	.word	0x0800e371
 800e314:	0800e371 	.word	0x0800e371
 800e318:	0800e371 	.word	0x0800e371
 800e31c:	0800e371 	.word	0x0800e371
 800e320:	0800e371 	.word	0x0800e371
 800e324:	0800e371 	.word	0x0800e371
 800e328:	0800e371 	.word	0x0800e371
 800e32c:	0800e371 	.word	0x0800e371
 800e330:	0800e371 	.word	0x0800e371
 800e334:	0800e371 	.word	0x0800e371
 800e338:	0800e371 	.word	0x0800e371
 800e33c:	0800e371 	.word	0x0800e371
 800e340:	0800e371 	.word	0x0800e371
 800e344:	0800e371 	.word	0x0800e371
 800e348:	0800e371 	.word	0x0800e371
 800e34c:	0800e371 	.word	0x0800e371
 800e350:	0800e371 	.word	0x0800e371
 800e354:	0800e371 	.word	0x0800e371
 800e358:	0800e371 	.word	0x0800e371
 800e35c:	0800e371 	.word	0x0800e371
 800e360:	0800e371 	.word	0x0800e371
 800e364:	0800e371 	.word	0x0800e371
 800e368:	0800e371 	.word	0x0800e371
 800e36c:	0800e371 	.word	0x0800e371
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800e370:	bf00      	nop
  }

  return (USBD_OK);
 800e372:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800e374:	4618      	mov	r0, r3
 800e376:	370c      	adds	r7, #12
 800e378:	46bd      	mov	sp, r7
 800e37a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e37e:	4770      	bx	lr

0800e380 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800e380:	b580      	push	{r7, lr}
 800e382:	b082      	sub	sp, #8
 800e384:	af00      	add	r7, sp, #0
 800e386:	6078      	str	r0, [r7, #4]
 800e388:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800e38a:	6879      	ldr	r1, [r7, #4]
 800e38c:	4805      	ldr	r0, [pc, #20]	; (800e3a4 <CDC_Receive_FS+0x24>)
 800e38e:	f7fb fcc1 	bl	8009d14 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800e392:	4804      	ldr	r0, [pc, #16]	; (800e3a4 <CDC_Receive_FS+0x24>)
 800e394:	f7fb fcdc 	bl	8009d50 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800e398:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800e39a:	4618      	mov	r0, r3
 800e39c:	3708      	adds	r7, #8
 800e39e:	46bd      	mov	sp, r7
 800e3a0:	bd80      	pop	{r7, pc}
 800e3a2:	bf00      	nop
 800e3a4:	2000580c 	.word	0x2000580c

0800e3a8 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800e3a8:	b480      	push	{r7}
 800e3aa:	b087      	sub	sp, #28
 800e3ac:	af00      	add	r7, sp, #0
 800e3ae:	60f8      	str	r0, [r7, #12]
 800e3b0:	60b9      	str	r1, [r7, #8]
 800e3b2:	4613      	mov	r3, r2
 800e3b4:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800e3b6:	2300      	movs	r3, #0
 800e3b8:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800e3ba:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800e3be:	4618      	mov	r0, r3
 800e3c0:	371c      	adds	r7, #28
 800e3c2:	46bd      	mov	sp, r7
 800e3c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e3c8:	4770      	bx	lr
	...

0800e3cc <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e3cc:	b480      	push	{r7}
 800e3ce:	b083      	sub	sp, #12
 800e3d0:	af00      	add	r7, sp, #0
 800e3d2:	4603      	mov	r3, r0
 800e3d4:	6039      	str	r1, [r7, #0]
 800e3d6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800e3d8:	683b      	ldr	r3, [r7, #0]
 800e3da:	2212      	movs	r2, #18
 800e3dc:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800e3de:	4b03      	ldr	r3, [pc, #12]	; (800e3ec <USBD_FS_DeviceDescriptor+0x20>)
}
 800e3e0:	4618      	mov	r0, r3
 800e3e2:	370c      	adds	r7, #12
 800e3e4:	46bd      	mov	sp, r7
 800e3e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e3ea:	4770      	bx	lr
 800e3ec:	200005e4 	.word	0x200005e4

0800e3f0 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e3f0:	b480      	push	{r7}
 800e3f2:	b083      	sub	sp, #12
 800e3f4:	af00      	add	r7, sp, #0
 800e3f6:	4603      	mov	r3, r0
 800e3f8:	6039      	str	r1, [r7, #0]
 800e3fa:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800e3fc:	683b      	ldr	r3, [r7, #0]
 800e3fe:	2204      	movs	r2, #4
 800e400:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800e402:	4b03      	ldr	r3, [pc, #12]	; (800e410 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800e404:	4618      	mov	r0, r3
 800e406:	370c      	adds	r7, #12
 800e408:	46bd      	mov	sp, r7
 800e40a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e40e:	4770      	bx	lr
 800e410:	200005f8 	.word	0x200005f8

0800e414 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e414:	b580      	push	{r7, lr}
 800e416:	b082      	sub	sp, #8
 800e418:	af00      	add	r7, sp, #0
 800e41a:	4603      	mov	r3, r0
 800e41c:	6039      	str	r1, [r7, #0]
 800e41e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800e420:	79fb      	ldrb	r3, [r7, #7]
 800e422:	2b00      	cmp	r3, #0
 800e424:	d105      	bne.n	800e432 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800e426:	683a      	ldr	r2, [r7, #0]
 800e428:	4907      	ldr	r1, [pc, #28]	; (800e448 <USBD_FS_ProductStrDescriptor+0x34>)
 800e42a:	4808      	ldr	r0, [pc, #32]	; (800e44c <USBD_FS_ProductStrDescriptor+0x38>)
 800e42c:	f7fc fed8 	bl	800b1e0 <USBD_GetString>
 800e430:	e004      	b.n	800e43c <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800e432:	683a      	ldr	r2, [r7, #0]
 800e434:	4904      	ldr	r1, [pc, #16]	; (800e448 <USBD_FS_ProductStrDescriptor+0x34>)
 800e436:	4805      	ldr	r0, [pc, #20]	; (800e44c <USBD_FS_ProductStrDescriptor+0x38>)
 800e438:	f7fc fed2 	bl	800b1e0 <USBD_GetString>
  }
  return USBD_StrDesc;
 800e43c:	4b02      	ldr	r3, [pc, #8]	; (800e448 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800e43e:	4618      	mov	r0, r3
 800e440:	3708      	adds	r7, #8
 800e442:	46bd      	mov	sp, r7
 800e444:	bd80      	pop	{r7, pc}
 800e446:	bf00      	nop
 800e448:	200062e8 	.word	0x200062e8
 800e44c:	0800f7c0 	.word	0x0800f7c0

0800e450 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e450:	b580      	push	{r7, lr}
 800e452:	b082      	sub	sp, #8
 800e454:	af00      	add	r7, sp, #0
 800e456:	4603      	mov	r3, r0
 800e458:	6039      	str	r1, [r7, #0]
 800e45a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800e45c:	683a      	ldr	r2, [r7, #0]
 800e45e:	4904      	ldr	r1, [pc, #16]	; (800e470 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800e460:	4804      	ldr	r0, [pc, #16]	; (800e474 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800e462:	f7fc febd 	bl	800b1e0 <USBD_GetString>
  return USBD_StrDesc;
 800e466:	4b02      	ldr	r3, [pc, #8]	; (800e470 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800e468:	4618      	mov	r0, r3
 800e46a:	3708      	adds	r7, #8
 800e46c:	46bd      	mov	sp, r7
 800e46e:	bd80      	pop	{r7, pc}
 800e470:	200062e8 	.word	0x200062e8
 800e474:	0800f7d8 	.word	0x0800f7d8

0800e478 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e478:	b580      	push	{r7, lr}
 800e47a:	b082      	sub	sp, #8
 800e47c:	af00      	add	r7, sp, #0
 800e47e:	4603      	mov	r3, r0
 800e480:	6039      	str	r1, [r7, #0]
 800e482:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800e484:	683b      	ldr	r3, [r7, #0]
 800e486:	221a      	movs	r2, #26
 800e488:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800e48a:	f000 f843 	bl	800e514 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800e48e:	4b02      	ldr	r3, [pc, #8]	; (800e498 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800e490:	4618      	mov	r0, r3
 800e492:	3708      	adds	r7, #8
 800e494:	46bd      	mov	sp, r7
 800e496:	bd80      	pop	{r7, pc}
 800e498:	200005fc 	.word	0x200005fc

0800e49c <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e49c:	b580      	push	{r7, lr}
 800e49e:	b082      	sub	sp, #8
 800e4a0:	af00      	add	r7, sp, #0
 800e4a2:	4603      	mov	r3, r0
 800e4a4:	6039      	str	r1, [r7, #0]
 800e4a6:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800e4a8:	79fb      	ldrb	r3, [r7, #7]
 800e4aa:	2b00      	cmp	r3, #0
 800e4ac:	d105      	bne.n	800e4ba <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800e4ae:	683a      	ldr	r2, [r7, #0]
 800e4b0:	4907      	ldr	r1, [pc, #28]	; (800e4d0 <USBD_FS_ConfigStrDescriptor+0x34>)
 800e4b2:	4808      	ldr	r0, [pc, #32]	; (800e4d4 <USBD_FS_ConfigStrDescriptor+0x38>)
 800e4b4:	f7fc fe94 	bl	800b1e0 <USBD_GetString>
 800e4b8:	e004      	b.n	800e4c4 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800e4ba:	683a      	ldr	r2, [r7, #0]
 800e4bc:	4904      	ldr	r1, [pc, #16]	; (800e4d0 <USBD_FS_ConfigStrDescriptor+0x34>)
 800e4be:	4805      	ldr	r0, [pc, #20]	; (800e4d4 <USBD_FS_ConfigStrDescriptor+0x38>)
 800e4c0:	f7fc fe8e 	bl	800b1e0 <USBD_GetString>
  }
  return USBD_StrDesc;
 800e4c4:	4b02      	ldr	r3, [pc, #8]	; (800e4d0 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800e4c6:	4618      	mov	r0, r3
 800e4c8:	3708      	adds	r7, #8
 800e4ca:	46bd      	mov	sp, r7
 800e4cc:	bd80      	pop	{r7, pc}
 800e4ce:	bf00      	nop
 800e4d0:	200062e8 	.word	0x200062e8
 800e4d4:	0800f7ec 	.word	0x0800f7ec

0800e4d8 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e4d8:	b580      	push	{r7, lr}
 800e4da:	b082      	sub	sp, #8
 800e4dc:	af00      	add	r7, sp, #0
 800e4de:	4603      	mov	r3, r0
 800e4e0:	6039      	str	r1, [r7, #0]
 800e4e2:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800e4e4:	79fb      	ldrb	r3, [r7, #7]
 800e4e6:	2b00      	cmp	r3, #0
 800e4e8:	d105      	bne.n	800e4f6 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800e4ea:	683a      	ldr	r2, [r7, #0]
 800e4ec:	4907      	ldr	r1, [pc, #28]	; (800e50c <USBD_FS_InterfaceStrDescriptor+0x34>)
 800e4ee:	4808      	ldr	r0, [pc, #32]	; (800e510 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800e4f0:	f7fc fe76 	bl	800b1e0 <USBD_GetString>
 800e4f4:	e004      	b.n	800e500 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800e4f6:	683a      	ldr	r2, [r7, #0]
 800e4f8:	4904      	ldr	r1, [pc, #16]	; (800e50c <USBD_FS_InterfaceStrDescriptor+0x34>)
 800e4fa:	4805      	ldr	r0, [pc, #20]	; (800e510 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800e4fc:	f7fc fe70 	bl	800b1e0 <USBD_GetString>
  }
  return USBD_StrDesc;
 800e500:	4b02      	ldr	r3, [pc, #8]	; (800e50c <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800e502:	4618      	mov	r0, r3
 800e504:	3708      	adds	r7, #8
 800e506:	46bd      	mov	sp, r7
 800e508:	bd80      	pop	{r7, pc}
 800e50a:	bf00      	nop
 800e50c:	200062e8 	.word	0x200062e8
 800e510:	0800f7f8 	.word	0x0800f7f8

0800e514 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800e514:	b580      	push	{r7, lr}
 800e516:	b084      	sub	sp, #16
 800e518:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800e51a:	4b0f      	ldr	r3, [pc, #60]	; (800e558 <Get_SerialNum+0x44>)
 800e51c:	681b      	ldr	r3, [r3, #0]
 800e51e:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800e520:	4b0e      	ldr	r3, [pc, #56]	; (800e55c <Get_SerialNum+0x48>)
 800e522:	681b      	ldr	r3, [r3, #0]
 800e524:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800e526:	4b0e      	ldr	r3, [pc, #56]	; (800e560 <Get_SerialNum+0x4c>)
 800e528:	681b      	ldr	r3, [r3, #0]
 800e52a:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800e52c:	68fa      	ldr	r2, [r7, #12]
 800e52e:	687b      	ldr	r3, [r7, #4]
 800e530:	4413      	add	r3, r2
 800e532:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800e534:	68fb      	ldr	r3, [r7, #12]
 800e536:	2b00      	cmp	r3, #0
 800e538:	d009      	beq.n	800e54e <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800e53a:	2208      	movs	r2, #8
 800e53c:	4909      	ldr	r1, [pc, #36]	; (800e564 <Get_SerialNum+0x50>)
 800e53e:	68f8      	ldr	r0, [r7, #12]
 800e540:	f000 f814 	bl	800e56c <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800e544:	2204      	movs	r2, #4
 800e546:	4908      	ldr	r1, [pc, #32]	; (800e568 <Get_SerialNum+0x54>)
 800e548:	68b8      	ldr	r0, [r7, #8]
 800e54a:	f000 f80f 	bl	800e56c <IntToUnicode>
  }
}
 800e54e:	bf00      	nop
 800e550:	3710      	adds	r7, #16
 800e552:	46bd      	mov	sp, r7
 800e554:	bd80      	pop	{r7, pc}
 800e556:	bf00      	nop
 800e558:	1fff7a10 	.word	0x1fff7a10
 800e55c:	1fff7a14 	.word	0x1fff7a14
 800e560:	1fff7a18 	.word	0x1fff7a18
 800e564:	200005fe 	.word	0x200005fe
 800e568:	2000060e 	.word	0x2000060e

0800e56c <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800e56c:	b480      	push	{r7}
 800e56e:	b087      	sub	sp, #28
 800e570:	af00      	add	r7, sp, #0
 800e572:	60f8      	str	r0, [r7, #12]
 800e574:	60b9      	str	r1, [r7, #8]
 800e576:	4613      	mov	r3, r2
 800e578:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800e57a:	2300      	movs	r3, #0
 800e57c:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800e57e:	2300      	movs	r3, #0
 800e580:	75fb      	strb	r3, [r7, #23]
 800e582:	e027      	b.n	800e5d4 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800e584:	68fb      	ldr	r3, [r7, #12]
 800e586:	0f1b      	lsrs	r3, r3, #28
 800e588:	2b09      	cmp	r3, #9
 800e58a:	d80b      	bhi.n	800e5a4 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800e58c:	68fb      	ldr	r3, [r7, #12]
 800e58e:	0f1b      	lsrs	r3, r3, #28
 800e590:	b2da      	uxtb	r2, r3
 800e592:	7dfb      	ldrb	r3, [r7, #23]
 800e594:	005b      	lsls	r3, r3, #1
 800e596:	4619      	mov	r1, r3
 800e598:	68bb      	ldr	r3, [r7, #8]
 800e59a:	440b      	add	r3, r1
 800e59c:	3230      	adds	r2, #48	; 0x30
 800e59e:	b2d2      	uxtb	r2, r2
 800e5a0:	701a      	strb	r2, [r3, #0]
 800e5a2:	e00a      	b.n	800e5ba <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800e5a4:	68fb      	ldr	r3, [r7, #12]
 800e5a6:	0f1b      	lsrs	r3, r3, #28
 800e5a8:	b2da      	uxtb	r2, r3
 800e5aa:	7dfb      	ldrb	r3, [r7, #23]
 800e5ac:	005b      	lsls	r3, r3, #1
 800e5ae:	4619      	mov	r1, r3
 800e5b0:	68bb      	ldr	r3, [r7, #8]
 800e5b2:	440b      	add	r3, r1
 800e5b4:	3237      	adds	r2, #55	; 0x37
 800e5b6:	b2d2      	uxtb	r2, r2
 800e5b8:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800e5ba:	68fb      	ldr	r3, [r7, #12]
 800e5bc:	011b      	lsls	r3, r3, #4
 800e5be:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800e5c0:	7dfb      	ldrb	r3, [r7, #23]
 800e5c2:	005b      	lsls	r3, r3, #1
 800e5c4:	3301      	adds	r3, #1
 800e5c6:	68ba      	ldr	r2, [r7, #8]
 800e5c8:	4413      	add	r3, r2
 800e5ca:	2200      	movs	r2, #0
 800e5cc:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800e5ce:	7dfb      	ldrb	r3, [r7, #23]
 800e5d0:	3301      	adds	r3, #1
 800e5d2:	75fb      	strb	r3, [r7, #23]
 800e5d4:	7dfa      	ldrb	r2, [r7, #23]
 800e5d6:	79fb      	ldrb	r3, [r7, #7]
 800e5d8:	429a      	cmp	r2, r3
 800e5da:	d3d3      	bcc.n	800e584 <IntToUnicode+0x18>
  }
}
 800e5dc:	bf00      	nop
 800e5de:	bf00      	nop
 800e5e0:	371c      	adds	r7, #28
 800e5e2:	46bd      	mov	sp, r7
 800e5e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e5e8:	4770      	bx	lr
	...

0800e5ec <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800e5ec:	b580      	push	{r7, lr}
 800e5ee:	b08a      	sub	sp, #40	; 0x28
 800e5f0:	af00      	add	r7, sp, #0
 800e5f2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800e5f4:	f107 0314 	add.w	r3, r7, #20
 800e5f8:	2200      	movs	r2, #0
 800e5fa:	601a      	str	r2, [r3, #0]
 800e5fc:	605a      	str	r2, [r3, #4]
 800e5fe:	609a      	str	r2, [r3, #8]
 800e600:	60da      	str	r2, [r3, #12]
 800e602:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800e604:	687b      	ldr	r3, [r7, #4]
 800e606:	681b      	ldr	r3, [r3, #0]
 800e608:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800e60c:	d13a      	bne.n	800e684 <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800e60e:	2300      	movs	r3, #0
 800e610:	613b      	str	r3, [r7, #16]
 800e612:	4b1e      	ldr	r3, [pc, #120]	; (800e68c <HAL_PCD_MspInit+0xa0>)
 800e614:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e616:	4a1d      	ldr	r2, [pc, #116]	; (800e68c <HAL_PCD_MspInit+0xa0>)
 800e618:	f043 0301 	orr.w	r3, r3, #1
 800e61c:	6313      	str	r3, [r2, #48]	; 0x30
 800e61e:	4b1b      	ldr	r3, [pc, #108]	; (800e68c <HAL_PCD_MspInit+0xa0>)
 800e620:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e622:	f003 0301 	and.w	r3, r3, #1
 800e626:	613b      	str	r3, [r7, #16]
 800e628:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800e62a:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800e62e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800e630:	2302      	movs	r3, #2
 800e632:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e634:	2300      	movs	r3, #0
 800e636:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800e638:	2303      	movs	r3, #3
 800e63a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800e63c:	230a      	movs	r3, #10
 800e63e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800e640:	f107 0314 	add.w	r3, r7, #20
 800e644:	4619      	mov	r1, r3
 800e646:	4812      	ldr	r0, [pc, #72]	; (800e690 <HAL_PCD_MspInit+0xa4>)
 800e648:	f7f4 fd58 	bl	80030fc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800e64c:	4b0f      	ldr	r3, [pc, #60]	; (800e68c <HAL_PCD_MspInit+0xa0>)
 800e64e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e650:	4a0e      	ldr	r2, [pc, #56]	; (800e68c <HAL_PCD_MspInit+0xa0>)
 800e652:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e656:	6353      	str	r3, [r2, #52]	; 0x34
 800e658:	2300      	movs	r3, #0
 800e65a:	60fb      	str	r3, [r7, #12]
 800e65c:	4b0b      	ldr	r3, [pc, #44]	; (800e68c <HAL_PCD_MspInit+0xa0>)
 800e65e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e660:	4a0a      	ldr	r2, [pc, #40]	; (800e68c <HAL_PCD_MspInit+0xa0>)
 800e662:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800e666:	6453      	str	r3, [r2, #68]	; 0x44
 800e668:	4b08      	ldr	r3, [pc, #32]	; (800e68c <HAL_PCD_MspInit+0xa0>)
 800e66a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e66c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800e670:	60fb      	str	r3, [r7, #12]
 800e672:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 800e674:	2200      	movs	r2, #0
 800e676:	2105      	movs	r1, #5
 800e678:	2043      	movs	r0, #67	; 0x43
 800e67a:	f7f4 fd15 	bl	80030a8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800e67e:	2043      	movs	r0, #67	; 0x43
 800e680:	f7f4 fd2e 	bl	80030e0 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800e684:	bf00      	nop
 800e686:	3728      	adds	r7, #40	; 0x28
 800e688:	46bd      	mov	sp, r7
 800e68a:	bd80      	pop	{r7, pc}
 800e68c:	40023800 	.word	0x40023800
 800e690:	40020000 	.word	0x40020000

0800e694 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e694:	b580      	push	{r7, lr}
 800e696:	b082      	sub	sp, #8
 800e698:	af00      	add	r7, sp, #0
 800e69a:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800e69c:	687b      	ldr	r3, [r7, #4]
 800e69e:	f8d3 2508 	ldr.w	r2, [r3, #1288]	; 0x508
 800e6a2:	687b      	ldr	r3, [r7, #4]
 800e6a4:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 800e6a8:	4619      	mov	r1, r3
 800e6aa:	4610      	mov	r0, r2
 800e6ac:	f7fb fc39 	bl	8009f22 <USBD_LL_SetupStage>
}
 800e6b0:	bf00      	nop
 800e6b2:	3708      	adds	r7, #8
 800e6b4:	46bd      	mov	sp, r7
 800e6b6:	bd80      	pop	{r7, pc}

0800e6b8 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e6b8:	b580      	push	{r7, lr}
 800e6ba:	b082      	sub	sp, #8
 800e6bc:	af00      	add	r7, sp, #0
 800e6be:	6078      	str	r0, [r7, #4]
 800e6c0:	460b      	mov	r3, r1
 800e6c2:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800e6c4:	687b      	ldr	r3, [r7, #4]
 800e6c6:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 800e6ca:	78fa      	ldrb	r2, [r7, #3]
 800e6cc:	6879      	ldr	r1, [r7, #4]
 800e6ce:	4613      	mov	r3, r2
 800e6d0:	00db      	lsls	r3, r3, #3
 800e6d2:	4413      	add	r3, r2
 800e6d4:	009b      	lsls	r3, r3, #2
 800e6d6:	440b      	add	r3, r1
 800e6d8:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 800e6dc:	681a      	ldr	r2, [r3, #0]
 800e6de:	78fb      	ldrb	r3, [r7, #3]
 800e6e0:	4619      	mov	r1, r3
 800e6e2:	f7fb fc73 	bl	8009fcc <USBD_LL_DataOutStage>
}
 800e6e6:	bf00      	nop
 800e6e8:	3708      	adds	r7, #8
 800e6ea:	46bd      	mov	sp, r7
 800e6ec:	bd80      	pop	{r7, pc}

0800e6ee <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e6ee:	b580      	push	{r7, lr}
 800e6f0:	b082      	sub	sp, #8
 800e6f2:	af00      	add	r7, sp, #0
 800e6f4:	6078      	str	r0, [r7, #4]
 800e6f6:	460b      	mov	r3, r1
 800e6f8:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800e6fa:	687b      	ldr	r3, [r7, #4]
 800e6fc:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 800e700:	78fa      	ldrb	r2, [r7, #3]
 800e702:	6879      	ldr	r1, [r7, #4]
 800e704:	4613      	mov	r3, r2
 800e706:	00db      	lsls	r3, r3, #3
 800e708:	4413      	add	r3, r2
 800e70a:	009b      	lsls	r3, r3, #2
 800e70c:	440b      	add	r3, r1
 800e70e:	334c      	adds	r3, #76	; 0x4c
 800e710:	681a      	ldr	r2, [r3, #0]
 800e712:	78fb      	ldrb	r3, [r7, #3]
 800e714:	4619      	mov	r1, r3
 800e716:	f7fb fd0c 	bl	800a132 <USBD_LL_DataInStage>
}
 800e71a:	bf00      	nop
 800e71c:	3708      	adds	r7, #8
 800e71e:	46bd      	mov	sp, r7
 800e720:	bd80      	pop	{r7, pc}

0800e722 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e722:	b580      	push	{r7, lr}
 800e724:	b082      	sub	sp, #8
 800e726:	af00      	add	r7, sp, #0
 800e728:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800e72a:	687b      	ldr	r3, [r7, #4]
 800e72c:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800e730:	4618      	mov	r0, r3
 800e732:	f7fb fe40 	bl	800a3b6 <USBD_LL_SOF>
}
 800e736:	bf00      	nop
 800e738:	3708      	adds	r7, #8
 800e73a:	46bd      	mov	sp, r7
 800e73c:	bd80      	pop	{r7, pc}

0800e73e <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e73e:	b580      	push	{r7, lr}
 800e740:	b084      	sub	sp, #16
 800e742:	af00      	add	r7, sp, #0
 800e744:	6078      	str	r0, [r7, #4]
   USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800e746:	2301      	movs	r3, #1
 800e748:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800e74a:	687b      	ldr	r3, [r7, #4]
 800e74c:	68db      	ldr	r3, [r3, #12]
 800e74e:	2b02      	cmp	r3, #2
 800e750:	d001      	beq.n	800e756 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800e752:	f7f3 fe6d 	bl	8002430 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800e756:	687b      	ldr	r3, [r7, #4]
 800e758:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800e75c:	7bfa      	ldrb	r2, [r7, #15]
 800e75e:	4611      	mov	r1, r2
 800e760:	4618      	mov	r0, r3
 800e762:	f7fb fdea 	bl	800a33a <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800e766:	687b      	ldr	r3, [r7, #4]
 800e768:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800e76c:	4618      	mov	r0, r3
 800e76e:	f7fb fd92 	bl	800a296 <USBD_LL_Reset>
}
 800e772:	bf00      	nop
 800e774:	3710      	adds	r7, #16
 800e776:	46bd      	mov	sp, r7
 800e778:	bd80      	pop	{r7, pc}
	...

0800e77c <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e77c:	b580      	push	{r7, lr}
 800e77e:	b082      	sub	sp, #8
 800e780:	af00      	add	r7, sp, #0
 800e782:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800e784:	687b      	ldr	r3, [r7, #4]
 800e786:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800e78a:	4618      	mov	r0, r3
 800e78c:	f7fb fde5 	bl	800a35a <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800e790:	687b      	ldr	r3, [r7, #4]
 800e792:	681b      	ldr	r3, [r3, #0]
 800e794:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800e798:	681b      	ldr	r3, [r3, #0]
 800e79a:	687a      	ldr	r2, [r7, #4]
 800e79c:	6812      	ldr	r2, [r2, #0]
 800e79e:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800e7a2:	f043 0301 	orr.w	r3, r3, #1
 800e7a6:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800e7a8:	687b      	ldr	r3, [r7, #4]
 800e7aa:	6a1b      	ldr	r3, [r3, #32]
 800e7ac:	2b00      	cmp	r3, #0
 800e7ae:	d005      	beq.n	800e7bc <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800e7b0:	4b04      	ldr	r3, [pc, #16]	; (800e7c4 <HAL_PCD_SuspendCallback+0x48>)
 800e7b2:	691b      	ldr	r3, [r3, #16]
 800e7b4:	4a03      	ldr	r2, [pc, #12]	; (800e7c4 <HAL_PCD_SuspendCallback+0x48>)
 800e7b6:	f043 0306 	orr.w	r3, r3, #6
 800e7ba:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800e7bc:	bf00      	nop
 800e7be:	3708      	adds	r7, #8
 800e7c0:	46bd      	mov	sp, r7
 800e7c2:	bd80      	pop	{r7, pc}
 800e7c4:	e000ed00 	.word	0xe000ed00

0800e7c8 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e7c8:	b580      	push	{r7, lr}
 800e7ca:	b082      	sub	sp, #8
 800e7cc:	af00      	add	r7, sp, #0
 800e7ce:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800e7d0:	687b      	ldr	r3, [r7, #4]
 800e7d2:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800e7d6:	4618      	mov	r0, r3
 800e7d8:	f7fb fdd5 	bl	800a386 <USBD_LL_Resume>
}
 800e7dc:	bf00      	nop
 800e7de:	3708      	adds	r7, #8
 800e7e0:	46bd      	mov	sp, r7
 800e7e2:	bd80      	pop	{r7, pc}

0800e7e4 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e7e4:	b580      	push	{r7, lr}
 800e7e6:	b082      	sub	sp, #8
 800e7e8:	af00      	add	r7, sp, #0
 800e7ea:	6078      	str	r0, [r7, #4]
 800e7ec:	460b      	mov	r3, r1
 800e7ee:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800e7f0:	687b      	ldr	r3, [r7, #4]
 800e7f2:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800e7f6:	78fa      	ldrb	r2, [r7, #3]
 800e7f8:	4611      	mov	r1, r2
 800e7fa:	4618      	mov	r0, r3
 800e7fc:	f7fb fe2d 	bl	800a45a <USBD_LL_IsoOUTIncomplete>
}
 800e800:	bf00      	nop
 800e802:	3708      	adds	r7, #8
 800e804:	46bd      	mov	sp, r7
 800e806:	bd80      	pop	{r7, pc}

0800e808 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e808:	b580      	push	{r7, lr}
 800e80a:	b082      	sub	sp, #8
 800e80c:	af00      	add	r7, sp, #0
 800e80e:	6078      	str	r0, [r7, #4]
 800e810:	460b      	mov	r3, r1
 800e812:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800e814:	687b      	ldr	r3, [r7, #4]
 800e816:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800e81a:	78fa      	ldrb	r2, [r7, #3]
 800e81c:	4611      	mov	r1, r2
 800e81e:	4618      	mov	r0, r3
 800e820:	f7fb fde9 	bl	800a3f6 <USBD_LL_IsoINIncomplete>
}
 800e824:	bf00      	nop
 800e826:	3708      	adds	r7, #8
 800e828:	46bd      	mov	sp, r7
 800e82a:	bd80      	pop	{r7, pc}

0800e82c <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e82c:	b580      	push	{r7, lr}
 800e82e:	b082      	sub	sp, #8
 800e830:	af00      	add	r7, sp, #0
 800e832:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800e834:	687b      	ldr	r3, [r7, #4]
 800e836:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800e83a:	4618      	mov	r0, r3
 800e83c:	f7fb fe3f 	bl	800a4be <USBD_LL_DevConnected>
}
 800e840:	bf00      	nop
 800e842:	3708      	adds	r7, #8
 800e844:	46bd      	mov	sp, r7
 800e846:	bd80      	pop	{r7, pc}

0800e848 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e848:	b580      	push	{r7, lr}
 800e84a:	b082      	sub	sp, #8
 800e84c:	af00      	add	r7, sp, #0
 800e84e:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800e850:	687b      	ldr	r3, [r7, #4]
 800e852:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800e856:	4618      	mov	r0, r3
 800e858:	f7fb fe3c 	bl	800a4d4 <USBD_LL_DevDisconnected>
}
 800e85c:	bf00      	nop
 800e85e:	3708      	adds	r7, #8
 800e860:	46bd      	mov	sp, r7
 800e862:	bd80      	pop	{r7, pc}

0800e864 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800e864:	b580      	push	{r7, lr}
 800e866:	b082      	sub	sp, #8
 800e868:	af00      	add	r7, sp, #0
 800e86a:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800e86c:	687b      	ldr	r3, [r7, #4]
 800e86e:	781b      	ldrb	r3, [r3, #0]
 800e870:	2b00      	cmp	r3, #0
 800e872:	d13c      	bne.n	800e8ee <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800e874:	4a20      	ldr	r2, [pc, #128]	; (800e8f8 <USBD_LL_Init+0x94>)
 800e876:	687b      	ldr	r3, [r7, #4]
 800e878:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
  pdev->pData = &hpcd_USB_OTG_FS;
 800e87c:	687b      	ldr	r3, [r7, #4]
 800e87e:	4a1e      	ldr	r2, [pc, #120]	; (800e8f8 <USBD_LL_Init+0x94>)
 800e880:	f8c3 22c8 	str.w	r2, [r3, #712]	; 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800e884:	4b1c      	ldr	r3, [pc, #112]	; (800e8f8 <USBD_LL_Init+0x94>)
 800e886:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800e88a:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800e88c:	4b1a      	ldr	r3, [pc, #104]	; (800e8f8 <USBD_LL_Init+0x94>)
 800e88e:	2204      	movs	r2, #4
 800e890:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800e892:	4b19      	ldr	r3, [pc, #100]	; (800e8f8 <USBD_LL_Init+0x94>)
 800e894:	2202      	movs	r2, #2
 800e896:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800e898:	4b17      	ldr	r3, [pc, #92]	; (800e8f8 <USBD_LL_Init+0x94>)
 800e89a:	2200      	movs	r2, #0
 800e89c:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800e89e:	4b16      	ldr	r3, [pc, #88]	; (800e8f8 <USBD_LL_Init+0x94>)
 800e8a0:	2202      	movs	r2, #2
 800e8a2:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800e8a4:	4b14      	ldr	r3, [pc, #80]	; (800e8f8 <USBD_LL_Init+0x94>)
 800e8a6:	2200      	movs	r2, #0
 800e8a8:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800e8aa:	4b13      	ldr	r3, [pc, #76]	; (800e8f8 <USBD_LL_Init+0x94>)
 800e8ac:	2200      	movs	r2, #0
 800e8ae:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800e8b0:	4b11      	ldr	r3, [pc, #68]	; (800e8f8 <USBD_LL_Init+0x94>)
 800e8b2:	2200      	movs	r2, #0
 800e8b4:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800e8b6:	4b10      	ldr	r3, [pc, #64]	; (800e8f8 <USBD_LL_Init+0x94>)
 800e8b8:	2200      	movs	r2, #0
 800e8ba:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800e8bc:	4b0e      	ldr	r3, [pc, #56]	; (800e8f8 <USBD_LL_Init+0x94>)
 800e8be:	2200      	movs	r2, #0
 800e8c0:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800e8c2:	480d      	ldr	r0, [pc, #52]	; (800e8f8 <USBD_LL_Init+0x94>)
 800e8c4:	f7f5 fd8f 	bl	80043e6 <HAL_PCD_Init>
 800e8c8:	4603      	mov	r3, r0
 800e8ca:	2b00      	cmp	r3, #0
 800e8cc:	d001      	beq.n	800e8d2 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800e8ce:	f7f3 fdaf 	bl	8002430 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800e8d2:	2180      	movs	r1, #128	; 0x80
 800e8d4:	4808      	ldr	r0, [pc, #32]	; (800e8f8 <USBD_LL_Init+0x94>)
 800e8d6:	f7f6 ffe6 	bl	80058a6 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800e8da:	2240      	movs	r2, #64	; 0x40
 800e8dc:	2100      	movs	r1, #0
 800e8de:	4806      	ldr	r0, [pc, #24]	; (800e8f8 <USBD_LL_Init+0x94>)
 800e8e0:	f7f6 ff9a 	bl	8005818 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800e8e4:	2280      	movs	r2, #128	; 0x80
 800e8e6:	2101      	movs	r1, #1
 800e8e8:	4803      	ldr	r0, [pc, #12]	; (800e8f8 <USBD_LL_Init+0x94>)
 800e8ea:	f7f6 ff95 	bl	8005818 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800e8ee:	2300      	movs	r3, #0
}
 800e8f0:	4618      	mov	r0, r3
 800e8f2:	3708      	adds	r7, #8
 800e8f4:	46bd      	mov	sp, r7
 800e8f6:	bd80      	pop	{r7, pc}
 800e8f8:	200064e8 	.word	0x200064e8

0800e8fc <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800e8fc:	b580      	push	{r7, lr}
 800e8fe:	b084      	sub	sp, #16
 800e900:	af00      	add	r7, sp, #0
 800e902:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e904:	2300      	movs	r3, #0
 800e906:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e908:	2300      	movs	r3, #0
 800e90a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800e90c:	687b      	ldr	r3, [r7, #4]
 800e90e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800e912:	4618      	mov	r0, r3
 800e914:	f7f5 fe84 	bl	8004620 <HAL_PCD_Start>
 800e918:	4603      	mov	r3, r0
 800e91a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e91c:	7bfb      	ldrb	r3, [r7, #15]
 800e91e:	4618      	mov	r0, r3
 800e920:	f000 f942 	bl	800eba8 <USBD_Get_USB_Status>
 800e924:	4603      	mov	r3, r0
 800e926:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e928:	7bbb      	ldrb	r3, [r7, #14]
}
 800e92a:	4618      	mov	r0, r3
 800e92c:	3710      	adds	r7, #16
 800e92e:	46bd      	mov	sp, r7
 800e930:	bd80      	pop	{r7, pc}

0800e932 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800e932:	b580      	push	{r7, lr}
 800e934:	b084      	sub	sp, #16
 800e936:	af00      	add	r7, sp, #0
 800e938:	6078      	str	r0, [r7, #4]
 800e93a:	4608      	mov	r0, r1
 800e93c:	4611      	mov	r1, r2
 800e93e:	461a      	mov	r2, r3
 800e940:	4603      	mov	r3, r0
 800e942:	70fb      	strb	r3, [r7, #3]
 800e944:	460b      	mov	r3, r1
 800e946:	70bb      	strb	r3, [r7, #2]
 800e948:	4613      	mov	r3, r2
 800e94a:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e94c:	2300      	movs	r3, #0
 800e94e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e950:	2300      	movs	r3, #0
 800e952:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800e954:	687b      	ldr	r3, [r7, #4]
 800e956:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 800e95a:	78bb      	ldrb	r3, [r7, #2]
 800e95c:	883a      	ldrh	r2, [r7, #0]
 800e95e:	78f9      	ldrb	r1, [r7, #3]
 800e960:	f7f6 fb55 	bl	800500e <HAL_PCD_EP_Open>
 800e964:	4603      	mov	r3, r0
 800e966:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e968:	7bfb      	ldrb	r3, [r7, #15]
 800e96a:	4618      	mov	r0, r3
 800e96c:	f000 f91c 	bl	800eba8 <USBD_Get_USB_Status>
 800e970:	4603      	mov	r3, r0
 800e972:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e974:	7bbb      	ldrb	r3, [r7, #14]
}
 800e976:	4618      	mov	r0, r3
 800e978:	3710      	adds	r7, #16
 800e97a:	46bd      	mov	sp, r7
 800e97c:	bd80      	pop	{r7, pc}

0800e97e <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e97e:	b580      	push	{r7, lr}
 800e980:	b084      	sub	sp, #16
 800e982:	af00      	add	r7, sp, #0
 800e984:	6078      	str	r0, [r7, #4]
 800e986:	460b      	mov	r3, r1
 800e988:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e98a:	2300      	movs	r3, #0
 800e98c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e98e:	2300      	movs	r3, #0
 800e990:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800e992:	687b      	ldr	r3, [r7, #4]
 800e994:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800e998:	78fa      	ldrb	r2, [r7, #3]
 800e99a:	4611      	mov	r1, r2
 800e99c:	4618      	mov	r0, r3
 800e99e:	f7f6 fb9e 	bl	80050de <HAL_PCD_EP_Close>
 800e9a2:	4603      	mov	r3, r0
 800e9a4:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e9a6:	7bfb      	ldrb	r3, [r7, #15]
 800e9a8:	4618      	mov	r0, r3
 800e9aa:	f000 f8fd 	bl	800eba8 <USBD_Get_USB_Status>
 800e9ae:	4603      	mov	r3, r0
 800e9b0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e9b2:	7bbb      	ldrb	r3, [r7, #14]
}
 800e9b4:	4618      	mov	r0, r3
 800e9b6:	3710      	adds	r7, #16
 800e9b8:	46bd      	mov	sp, r7
 800e9ba:	bd80      	pop	{r7, pc}

0800e9bc <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e9bc:	b580      	push	{r7, lr}
 800e9be:	b084      	sub	sp, #16
 800e9c0:	af00      	add	r7, sp, #0
 800e9c2:	6078      	str	r0, [r7, #4]
 800e9c4:	460b      	mov	r3, r1
 800e9c6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e9c8:	2300      	movs	r3, #0
 800e9ca:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e9cc:	2300      	movs	r3, #0
 800e9ce:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800e9d0:	687b      	ldr	r3, [r7, #4]
 800e9d2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800e9d6:	78fa      	ldrb	r2, [r7, #3]
 800e9d8:	4611      	mov	r1, r2
 800e9da:	4618      	mov	r0, r3
 800e9dc:	f7f6 fc76 	bl	80052cc <HAL_PCD_EP_SetStall>
 800e9e0:	4603      	mov	r3, r0
 800e9e2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e9e4:	7bfb      	ldrb	r3, [r7, #15]
 800e9e6:	4618      	mov	r0, r3
 800e9e8:	f000 f8de 	bl	800eba8 <USBD_Get_USB_Status>
 800e9ec:	4603      	mov	r3, r0
 800e9ee:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e9f0:	7bbb      	ldrb	r3, [r7, #14]
}
 800e9f2:	4618      	mov	r0, r3
 800e9f4:	3710      	adds	r7, #16
 800e9f6:	46bd      	mov	sp, r7
 800e9f8:	bd80      	pop	{r7, pc}

0800e9fa <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e9fa:	b580      	push	{r7, lr}
 800e9fc:	b084      	sub	sp, #16
 800e9fe:	af00      	add	r7, sp, #0
 800ea00:	6078      	str	r0, [r7, #4]
 800ea02:	460b      	mov	r3, r1
 800ea04:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ea06:	2300      	movs	r3, #0
 800ea08:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ea0a:	2300      	movs	r3, #0
 800ea0c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800ea0e:	687b      	ldr	r3, [r7, #4]
 800ea10:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800ea14:	78fa      	ldrb	r2, [r7, #3]
 800ea16:	4611      	mov	r1, r2
 800ea18:	4618      	mov	r0, r3
 800ea1a:	f7f6 fcbb 	bl	8005394 <HAL_PCD_EP_ClrStall>
 800ea1e:	4603      	mov	r3, r0
 800ea20:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ea22:	7bfb      	ldrb	r3, [r7, #15]
 800ea24:	4618      	mov	r0, r3
 800ea26:	f000 f8bf 	bl	800eba8 <USBD_Get_USB_Status>
 800ea2a:	4603      	mov	r3, r0
 800ea2c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ea2e:	7bbb      	ldrb	r3, [r7, #14]
}
 800ea30:	4618      	mov	r0, r3
 800ea32:	3710      	adds	r7, #16
 800ea34:	46bd      	mov	sp, r7
 800ea36:	bd80      	pop	{r7, pc}

0800ea38 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ea38:	b480      	push	{r7}
 800ea3a:	b085      	sub	sp, #20
 800ea3c:	af00      	add	r7, sp, #0
 800ea3e:	6078      	str	r0, [r7, #4]
 800ea40:	460b      	mov	r3, r1
 800ea42:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800ea44:	687b      	ldr	r3, [r7, #4]
 800ea46:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800ea4a:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800ea4c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800ea50:	2b00      	cmp	r3, #0
 800ea52:	da0b      	bge.n	800ea6c <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800ea54:	78fb      	ldrb	r3, [r7, #3]
 800ea56:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800ea5a:	68f9      	ldr	r1, [r7, #12]
 800ea5c:	4613      	mov	r3, r2
 800ea5e:	00db      	lsls	r3, r3, #3
 800ea60:	4413      	add	r3, r2
 800ea62:	009b      	lsls	r3, r3, #2
 800ea64:	440b      	add	r3, r1
 800ea66:	333e      	adds	r3, #62	; 0x3e
 800ea68:	781b      	ldrb	r3, [r3, #0]
 800ea6a:	e00b      	b.n	800ea84 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800ea6c:	78fb      	ldrb	r3, [r7, #3]
 800ea6e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800ea72:	68f9      	ldr	r1, [r7, #12]
 800ea74:	4613      	mov	r3, r2
 800ea76:	00db      	lsls	r3, r3, #3
 800ea78:	4413      	add	r3, r2
 800ea7a:	009b      	lsls	r3, r3, #2
 800ea7c:	440b      	add	r3, r1
 800ea7e:	f203 237e 	addw	r3, r3, #638	; 0x27e
 800ea82:	781b      	ldrb	r3, [r3, #0]
  }
}
 800ea84:	4618      	mov	r0, r3
 800ea86:	3714      	adds	r7, #20
 800ea88:	46bd      	mov	sp, r7
 800ea8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea8e:	4770      	bx	lr

0800ea90 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800ea90:	b580      	push	{r7, lr}
 800ea92:	b084      	sub	sp, #16
 800ea94:	af00      	add	r7, sp, #0
 800ea96:	6078      	str	r0, [r7, #4]
 800ea98:	460b      	mov	r3, r1
 800ea9a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ea9c:	2300      	movs	r3, #0
 800ea9e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800eaa0:	2300      	movs	r3, #0
 800eaa2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800eaa4:	687b      	ldr	r3, [r7, #4]
 800eaa6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800eaaa:	78fa      	ldrb	r2, [r7, #3]
 800eaac:	4611      	mov	r1, r2
 800eaae:	4618      	mov	r0, r3
 800eab0:	f7f6 fa88 	bl	8004fc4 <HAL_PCD_SetAddress>
 800eab4:	4603      	mov	r3, r0
 800eab6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800eab8:	7bfb      	ldrb	r3, [r7, #15]
 800eaba:	4618      	mov	r0, r3
 800eabc:	f000 f874 	bl	800eba8 <USBD_Get_USB_Status>
 800eac0:	4603      	mov	r3, r0
 800eac2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800eac4:	7bbb      	ldrb	r3, [r7, #14]
}
 800eac6:	4618      	mov	r0, r3
 800eac8:	3710      	adds	r7, #16
 800eaca:	46bd      	mov	sp, r7
 800eacc:	bd80      	pop	{r7, pc}

0800eace <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800eace:	b580      	push	{r7, lr}
 800ead0:	b086      	sub	sp, #24
 800ead2:	af00      	add	r7, sp, #0
 800ead4:	60f8      	str	r0, [r7, #12]
 800ead6:	607a      	str	r2, [r7, #4]
 800ead8:	603b      	str	r3, [r7, #0]
 800eada:	460b      	mov	r3, r1
 800eadc:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800eade:	2300      	movs	r3, #0
 800eae0:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800eae2:	2300      	movs	r3, #0
 800eae4:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800eae6:	68fb      	ldr	r3, [r7, #12]
 800eae8:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 800eaec:	7af9      	ldrb	r1, [r7, #11]
 800eaee:	683b      	ldr	r3, [r7, #0]
 800eaf0:	687a      	ldr	r2, [r7, #4]
 800eaf2:	f7f6 fba1 	bl	8005238 <HAL_PCD_EP_Transmit>
 800eaf6:	4603      	mov	r3, r0
 800eaf8:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800eafa:	7dfb      	ldrb	r3, [r7, #23]
 800eafc:	4618      	mov	r0, r3
 800eafe:	f000 f853 	bl	800eba8 <USBD_Get_USB_Status>
 800eb02:	4603      	mov	r3, r0
 800eb04:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800eb06:	7dbb      	ldrb	r3, [r7, #22]
}
 800eb08:	4618      	mov	r0, r3
 800eb0a:	3718      	adds	r7, #24
 800eb0c:	46bd      	mov	sp, r7
 800eb0e:	bd80      	pop	{r7, pc}

0800eb10 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800eb10:	b580      	push	{r7, lr}
 800eb12:	b086      	sub	sp, #24
 800eb14:	af00      	add	r7, sp, #0
 800eb16:	60f8      	str	r0, [r7, #12]
 800eb18:	607a      	str	r2, [r7, #4]
 800eb1a:	603b      	str	r3, [r7, #0]
 800eb1c:	460b      	mov	r3, r1
 800eb1e:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800eb20:	2300      	movs	r3, #0
 800eb22:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800eb24:	2300      	movs	r3, #0
 800eb26:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800eb28:	68fb      	ldr	r3, [r7, #12]
 800eb2a:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 800eb2e:	7af9      	ldrb	r1, [r7, #11]
 800eb30:	683b      	ldr	r3, [r7, #0]
 800eb32:	687a      	ldr	r2, [r7, #4]
 800eb34:	f7f6 fb1d 	bl	8005172 <HAL_PCD_EP_Receive>
 800eb38:	4603      	mov	r3, r0
 800eb3a:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800eb3c:	7dfb      	ldrb	r3, [r7, #23]
 800eb3e:	4618      	mov	r0, r3
 800eb40:	f000 f832 	bl	800eba8 <USBD_Get_USB_Status>
 800eb44:	4603      	mov	r3, r0
 800eb46:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800eb48:	7dbb      	ldrb	r3, [r7, #22]
}
 800eb4a:	4618      	mov	r0, r3
 800eb4c:	3718      	adds	r7, #24
 800eb4e:	46bd      	mov	sp, r7
 800eb50:	bd80      	pop	{r7, pc}

0800eb52 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800eb52:	b580      	push	{r7, lr}
 800eb54:	b082      	sub	sp, #8
 800eb56:	af00      	add	r7, sp, #0
 800eb58:	6078      	str	r0, [r7, #4]
 800eb5a:	460b      	mov	r3, r1
 800eb5c:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800eb5e:	687b      	ldr	r3, [r7, #4]
 800eb60:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800eb64:	78fa      	ldrb	r2, [r7, #3]
 800eb66:	4611      	mov	r1, r2
 800eb68:	4618      	mov	r0, r3
 800eb6a:	f7f6 fb4d 	bl	8005208 <HAL_PCD_EP_GetRxCount>
 800eb6e:	4603      	mov	r3, r0
}
 800eb70:	4618      	mov	r0, r3
 800eb72:	3708      	adds	r7, #8
 800eb74:	46bd      	mov	sp, r7
 800eb76:	bd80      	pop	{r7, pc}

0800eb78 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800eb78:	b480      	push	{r7}
 800eb7a:	b083      	sub	sp, #12
 800eb7c:	af00      	add	r7, sp, #0
 800eb7e:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800eb80:	4b03      	ldr	r3, [pc, #12]	; (800eb90 <USBD_static_malloc+0x18>)
}
 800eb82:	4618      	mov	r0, r3
 800eb84:	370c      	adds	r7, #12
 800eb86:	46bd      	mov	sp, r7
 800eb88:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb8c:	4770      	bx	lr
 800eb8e:	bf00      	nop
 800eb90:	200069f4 	.word	0x200069f4

0800eb94 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800eb94:	b480      	push	{r7}
 800eb96:	b083      	sub	sp, #12
 800eb98:	af00      	add	r7, sp, #0
 800eb9a:	6078      	str	r0, [r7, #4]

}
 800eb9c:	bf00      	nop
 800eb9e:	370c      	adds	r7, #12
 800eba0:	46bd      	mov	sp, r7
 800eba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eba6:	4770      	bx	lr

0800eba8 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800eba8:	b480      	push	{r7}
 800ebaa:	b085      	sub	sp, #20
 800ebac:	af00      	add	r7, sp, #0
 800ebae:	4603      	mov	r3, r0
 800ebb0:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ebb2:	2300      	movs	r3, #0
 800ebb4:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800ebb6:	79fb      	ldrb	r3, [r7, #7]
 800ebb8:	2b03      	cmp	r3, #3
 800ebba:	d817      	bhi.n	800ebec <USBD_Get_USB_Status+0x44>
 800ebbc:	a201      	add	r2, pc, #4	; (adr r2, 800ebc4 <USBD_Get_USB_Status+0x1c>)
 800ebbe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ebc2:	bf00      	nop
 800ebc4:	0800ebd5 	.word	0x0800ebd5
 800ebc8:	0800ebdb 	.word	0x0800ebdb
 800ebcc:	0800ebe1 	.word	0x0800ebe1
 800ebd0:	0800ebe7 	.word	0x0800ebe7
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800ebd4:	2300      	movs	r3, #0
 800ebd6:	73fb      	strb	r3, [r7, #15]
    break;
 800ebd8:	e00b      	b.n	800ebf2 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800ebda:	2303      	movs	r3, #3
 800ebdc:	73fb      	strb	r3, [r7, #15]
    break;
 800ebde:	e008      	b.n	800ebf2 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800ebe0:	2301      	movs	r3, #1
 800ebe2:	73fb      	strb	r3, [r7, #15]
    break;
 800ebe4:	e005      	b.n	800ebf2 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800ebe6:	2303      	movs	r3, #3
 800ebe8:	73fb      	strb	r3, [r7, #15]
    break;
 800ebea:	e002      	b.n	800ebf2 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800ebec:	2303      	movs	r3, #3
 800ebee:	73fb      	strb	r3, [r7, #15]
    break;
 800ebf0:	bf00      	nop
  }
  return usb_status;
 800ebf2:	7bfb      	ldrb	r3, [r7, #15]
}
 800ebf4:	4618      	mov	r0, r3
 800ebf6:	3714      	adds	r7, #20
 800ebf8:	46bd      	mov	sp, r7
 800ebfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ebfe:	4770      	bx	lr

0800ec00 <__errno>:
 800ec00:	4b01      	ldr	r3, [pc, #4]	; (800ec08 <__errno+0x8>)
 800ec02:	6818      	ldr	r0, [r3, #0]
 800ec04:	4770      	bx	lr
 800ec06:	bf00      	nop
 800ec08:	20000618 	.word	0x20000618

0800ec0c <__libc_init_array>:
 800ec0c:	b570      	push	{r4, r5, r6, lr}
 800ec0e:	4d0d      	ldr	r5, [pc, #52]	; (800ec44 <__libc_init_array+0x38>)
 800ec10:	4c0d      	ldr	r4, [pc, #52]	; (800ec48 <__libc_init_array+0x3c>)
 800ec12:	1b64      	subs	r4, r4, r5
 800ec14:	10a4      	asrs	r4, r4, #2
 800ec16:	2600      	movs	r6, #0
 800ec18:	42a6      	cmp	r6, r4
 800ec1a:	d109      	bne.n	800ec30 <__libc_init_array+0x24>
 800ec1c:	4d0b      	ldr	r5, [pc, #44]	; (800ec4c <__libc_init_array+0x40>)
 800ec1e:	4c0c      	ldr	r4, [pc, #48]	; (800ec50 <__libc_init_array+0x44>)
 800ec20:	f000 fcb2 	bl	800f588 <_init>
 800ec24:	1b64      	subs	r4, r4, r5
 800ec26:	10a4      	asrs	r4, r4, #2
 800ec28:	2600      	movs	r6, #0
 800ec2a:	42a6      	cmp	r6, r4
 800ec2c:	d105      	bne.n	800ec3a <__libc_init_array+0x2e>
 800ec2e:	bd70      	pop	{r4, r5, r6, pc}
 800ec30:	f855 3b04 	ldr.w	r3, [r5], #4
 800ec34:	4798      	blx	r3
 800ec36:	3601      	adds	r6, #1
 800ec38:	e7ee      	b.n	800ec18 <__libc_init_array+0xc>
 800ec3a:	f855 3b04 	ldr.w	r3, [r5], #4
 800ec3e:	4798      	blx	r3
 800ec40:	3601      	adds	r6, #1
 800ec42:	e7f2      	b.n	800ec2a <__libc_init_array+0x1e>
 800ec44:	0800fc10 	.word	0x0800fc10
 800ec48:	0800fc10 	.word	0x0800fc10
 800ec4c:	0800fc10 	.word	0x0800fc10
 800ec50:	0800fc14 	.word	0x0800fc14

0800ec54 <malloc>:
 800ec54:	4b02      	ldr	r3, [pc, #8]	; (800ec60 <malloc+0xc>)
 800ec56:	4601      	mov	r1, r0
 800ec58:	6818      	ldr	r0, [r3, #0]
 800ec5a:	f000 b88d 	b.w	800ed78 <_malloc_r>
 800ec5e:	bf00      	nop
 800ec60:	20000618 	.word	0x20000618

0800ec64 <free>:
 800ec64:	4b02      	ldr	r3, [pc, #8]	; (800ec70 <free+0xc>)
 800ec66:	4601      	mov	r1, r0
 800ec68:	6818      	ldr	r0, [r3, #0]
 800ec6a:	f000 b819 	b.w	800eca0 <_free_r>
 800ec6e:	bf00      	nop
 800ec70:	20000618 	.word	0x20000618

0800ec74 <memcpy>:
 800ec74:	440a      	add	r2, r1
 800ec76:	4291      	cmp	r1, r2
 800ec78:	f100 33ff 	add.w	r3, r0, #4294967295
 800ec7c:	d100      	bne.n	800ec80 <memcpy+0xc>
 800ec7e:	4770      	bx	lr
 800ec80:	b510      	push	{r4, lr}
 800ec82:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ec86:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ec8a:	4291      	cmp	r1, r2
 800ec8c:	d1f9      	bne.n	800ec82 <memcpy+0xe>
 800ec8e:	bd10      	pop	{r4, pc}

0800ec90 <memset>:
 800ec90:	4402      	add	r2, r0
 800ec92:	4603      	mov	r3, r0
 800ec94:	4293      	cmp	r3, r2
 800ec96:	d100      	bne.n	800ec9a <memset+0xa>
 800ec98:	4770      	bx	lr
 800ec9a:	f803 1b01 	strb.w	r1, [r3], #1
 800ec9e:	e7f9      	b.n	800ec94 <memset+0x4>

0800eca0 <_free_r>:
 800eca0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800eca2:	2900      	cmp	r1, #0
 800eca4:	d044      	beq.n	800ed30 <_free_r+0x90>
 800eca6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ecaa:	9001      	str	r0, [sp, #4]
 800ecac:	2b00      	cmp	r3, #0
 800ecae:	f1a1 0404 	sub.w	r4, r1, #4
 800ecb2:	bfb8      	it	lt
 800ecb4:	18e4      	addlt	r4, r4, r3
 800ecb6:	f000 f917 	bl	800eee8 <__malloc_lock>
 800ecba:	4a1e      	ldr	r2, [pc, #120]	; (800ed34 <_free_r+0x94>)
 800ecbc:	9801      	ldr	r0, [sp, #4]
 800ecbe:	6813      	ldr	r3, [r2, #0]
 800ecc0:	b933      	cbnz	r3, 800ecd0 <_free_r+0x30>
 800ecc2:	6063      	str	r3, [r4, #4]
 800ecc4:	6014      	str	r4, [r2, #0]
 800ecc6:	b003      	add	sp, #12
 800ecc8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800eccc:	f000 b912 	b.w	800eef4 <__malloc_unlock>
 800ecd0:	42a3      	cmp	r3, r4
 800ecd2:	d908      	bls.n	800ece6 <_free_r+0x46>
 800ecd4:	6825      	ldr	r5, [r4, #0]
 800ecd6:	1961      	adds	r1, r4, r5
 800ecd8:	428b      	cmp	r3, r1
 800ecda:	bf01      	itttt	eq
 800ecdc:	6819      	ldreq	r1, [r3, #0]
 800ecde:	685b      	ldreq	r3, [r3, #4]
 800ece0:	1949      	addeq	r1, r1, r5
 800ece2:	6021      	streq	r1, [r4, #0]
 800ece4:	e7ed      	b.n	800ecc2 <_free_r+0x22>
 800ece6:	461a      	mov	r2, r3
 800ece8:	685b      	ldr	r3, [r3, #4]
 800ecea:	b10b      	cbz	r3, 800ecf0 <_free_r+0x50>
 800ecec:	42a3      	cmp	r3, r4
 800ecee:	d9fa      	bls.n	800ece6 <_free_r+0x46>
 800ecf0:	6811      	ldr	r1, [r2, #0]
 800ecf2:	1855      	adds	r5, r2, r1
 800ecf4:	42a5      	cmp	r5, r4
 800ecf6:	d10b      	bne.n	800ed10 <_free_r+0x70>
 800ecf8:	6824      	ldr	r4, [r4, #0]
 800ecfa:	4421      	add	r1, r4
 800ecfc:	1854      	adds	r4, r2, r1
 800ecfe:	42a3      	cmp	r3, r4
 800ed00:	6011      	str	r1, [r2, #0]
 800ed02:	d1e0      	bne.n	800ecc6 <_free_r+0x26>
 800ed04:	681c      	ldr	r4, [r3, #0]
 800ed06:	685b      	ldr	r3, [r3, #4]
 800ed08:	6053      	str	r3, [r2, #4]
 800ed0a:	4421      	add	r1, r4
 800ed0c:	6011      	str	r1, [r2, #0]
 800ed0e:	e7da      	b.n	800ecc6 <_free_r+0x26>
 800ed10:	d902      	bls.n	800ed18 <_free_r+0x78>
 800ed12:	230c      	movs	r3, #12
 800ed14:	6003      	str	r3, [r0, #0]
 800ed16:	e7d6      	b.n	800ecc6 <_free_r+0x26>
 800ed18:	6825      	ldr	r5, [r4, #0]
 800ed1a:	1961      	adds	r1, r4, r5
 800ed1c:	428b      	cmp	r3, r1
 800ed1e:	bf04      	itt	eq
 800ed20:	6819      	ldreq	r1, [r3, #0]
 800ed22:	685b      	ldreq	r3, [r3, #4]
 800ed24:	6063      	str	r3, [r4, #4]
 800ed26:	bf04      	itt	eq
 800ed28:	1949      	addeq	r1, r1, r5
 800ed2a:	6021      	streq	r1, [r4, #0]
 800ed2c:	6054      	str	r4, [r2, #4]
 800ed2e:	e7ca      	b.n	800ecc6 <_free_r+0x26>
 800ed30:	b003      	add	sp, #12
 800ed32:	bd30      	pop	{r4, r5, pc}
 800ed34:	20006c14 	.word	0x20006c14

0800ed38 <sbrk_aligned>:
 800ed38:	b570      	push	{r4, r5, r6, lr}
 800ed3a:	4e0e      	ldr	r6, [pc, #56]	; (800ed74 <sbrk_aligned+0x3c>)
 800ed3c:	460c      	mov	r4, r1
 800ed3e:	6831      	ldr	r1, [r6, #0]
 800ed40:	4605      	mov	r5, r0
 800ed42:	b911      	cbnz	r1, 800ed4a <sbrk_aligned+0x12>
 800ed44:	f000 f88c 	bl	800ee60 <_sbrk_r>
 800ed48:	6030      	str	r0, [r6, #0]
 800ed4a:	4621      	mov	r1, r4
 800ed4c:	4628      	mov	r0, r5
 800ed4e:	f000 f887 	bl	800ee60 <_sbrk_r>
 800ed52:	1c43      	adds	r3, r0, #1
 800ed54:	d00a      	beq.n	800ed6c <sbrk_aligned+0x34>
 800ed56:	1cc4      	adds	r4, r0, #3
 800ed58:	f024 0403 	bic.w	r4, r4, #3
 800ed5c:	42a0      	cmp	r0, r4
 800ed5e:	d007      	beq.n	800ed70 <sbrk_aligned+0x38>
 800ed60:	1a21      	subs	r1, r4, r0
 800ed62:	4628      	mov	r0, r5
 800ed64:	f000 f87c 	bl	800ee60 <_sbrk_r>
 800ed68:	3001      	adds	r0, #1
 800ed6a:	d101      	bne.n	800ed70 <sbrk_aligned+0x38>
 800ed6c:	f04f 34ff 	mov.w	r4, #4294967295
 800ed70:	4620      	mov	r0, r4
 800ed72:	bd70      	pop	{r4, r5, r6, pc}
 800ed74:	20006c18 	.word	0x20006c18

0800ed78 <_malloc_r>:
 800ed78:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ed7c:	1ccd      	adds	r5, r1, #3
 800ed7e:	f025 0503 	bic.w	r5, r5, #3
 800ed82:	3508      	adds	r5, #8
 800ed84:	2d0c      	cmp	r5, #12
 800ed86:	bf38      	it	cc
 800ed88:	250c      	movcc	r5, #12
 800ed8a:	2d00      	cmp	r5, #0
 800ed8c:	4607      	mov	r7, r0
 800ed8e:	db01      	blt.n	800ed94 <_malloc_r+0x1c>
 800ed90:	42a9      	cmp	r1, r5
 800ed92:	d905      	bls.n	800eda0 <_malloc_r+0x28>
 800ed94:	230c      	movs	r3, #12
 800ed96:	603b      	str	r3, [r7, #0]
 800ed98:	2600      	movs	r6, #0
 800ed9a:	4630      	mov	r0, r6
 800ed9c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800eda0:	4e2e      	ldr	r6, [pc, #184]	; (800ee5c <_malloc_r+0xe4>)
 800eda2:	f000 f8a1 	bl	800eee8 <__malloc_lock>
 800eda6:	6833      	ldr	r3, [r6, #0]
 800eda8:	461c      	mov	r4, r3
 800edaa:	bb34      	cbnz	r4, 800edfa <_malloc_r+0x82>
 800edac:	4629      	mov	r1, r5
 800edae:	4638      	mov	r0, r7
 800edb0:	f7ff ffc2 	bl	800ed38 <sbrk_aligned>
 800edb4:	1c43      	adds	r3, r0, #1
 800edb6:	4604      	mov	r4, r0
 800edb8:	d14d      	bne.n	800ee56 <_malloc_r+0xde>
 800edba:	6834      	ldr	r4, [r6, #0]
 800edbc:	4626      	mov	r6, r4
 800edbe:	2e00      	cmp	r6, #0
 800edc0:	d140      	bne.n	800ee44 <_malloc_r+0xcc>
 800edc2:	6823      	ldr	r3, [r4, #0]
 800edc4:	4631      	mov	r1, r6
 800edc6:	4638      	mov	r0, r7
 800edc8:	eb04 0803 	add.w	r8, r4, r3
 800edcc:	f000 f848 	bl	800ee60 <_sbrk_r>
 800edd0:	4580      	cmp	r8, r0
 800edd2:	d13a      	bne.n	800ee4a <_malloc_r+0xd2>
 800edd4:	6821      	ldr	r1, [r4, #0]
 800edd6:	3503      	adds	r5, #3
 800edd8:	1a6d      	subs	r5, r5, r1
 800edda:	f025 0503 	bic.w	r5, r5, #3
 800edde:	3508      	adds	r5, #8
 800ede0:	2d0c      	cmp	r5, #12
 800ede2:	bf38      	it	cc
 800ede4:	250c      	movcc	r5, #12
 800ede6:	4629      	mov	r1, r5
 800ede8:	4638      	mov	r0, r7
 800edea:	f7ff ffa5 	bl	800ed38 <sbrk_aligned>
 800edee:	3001      	adds	r0, #1
 800edf0:	d02b      	beq.n	800ee4a <_malloc_r+0xd2>
 800edf2:	6823      	ldr	r3, [r4, #0]
 800edf4:	442b      	add	r3, r5
 800edf6:	6023      	str	r3, [r4, #0]
 800edf8:	e00e      	b.n	800ee18 <_malloc_r+0xa0>
 800edfa:	6822      	ldr	r2, [r4, #0]
 800edfc:	1b52      	subs	r2, r2, r5
 800edfe:	d41e      	bmi.n	800ee3e <_malloc_r+0xc6>
 800ee00:	2a0b      	cmp	r2, #11
 800ee02:	d916      	bls.n	800ee32 <_malloc_r+0xba>
 800ee04:	1961      	adds	r1, r4, r5
 800ee06:	42a3      	cmp	r3, r4
 800ee08:	6025      	str	r5, [r4, #0]
 800ee0a:	bf18      	it	ne
 800ee0c:	6059      	strne	r1, [r3, #4]
 800ee0e:	6863      	ldr	r3, [r4, #4]
 800ee10:	bf08      	it	eq
 800ee12:	6031      	streq	r1, [r6, #0]
 800ee14:	5162      	str	r2, [r4, r5]
 800ee16:	604b      	str	r3, [r1, #4]
 800ee18:	4638      	mov	r0, r7
 800ee1a:	f104 060b 	add.w	r6, r4, #11
 800ee1e:	f000 f869 	bl	800eef4 <__malloc_unlock>
 800ee22:	f026 0607 	bic.w	r6, r6, #7
 800ee26:	1d23      	adds	r3, r4, #4
 800ee28:	1af2      	subs	r2, r6, r3
 800ee2a:	d0b6      	beq.n	800ed9a <_malloc_r+0x22>
 800ee2c:	1b9b      	subs	r3, r3, r6
 800ee2e:	50a3      	str	r3, [r4, r2]
 800ee30:	e7b3      	b.n	800ed9a <_malloc_r+0x22>
 800ee32:	6862      	ldr	r2, [r4, #4]
 800ee34:	42a3      	cmp	r3, r4
 800ee36:	bf0c      	ite	eq
 800ee38:	6032      	streq	r2, [r6, #0]
 800ee3a:	605a      	strne	r2, [r3, #4]
 800ee3c:	e7ec      	b.n	800ee18 <_malloc_r+0xa0>
 800ee3e:	4623      	mov	r3, r4
 800ee40:	6864      	ldr	r4, [r4, #4]
 800ee42:	e7b2      	b.n	800edaa <_malloc_r+0x32>
 800ee44:	4634      	mov	r4, r6
 800ee46:	6876      	ldr	r6, [r6, #4]
 800ee48:	e7b9      	b.n	800edbe <_malloc_r+0x46>
 800ee4a:	230c      	movs	r3, #12
 800ee4c:	603b      	str	r3, [r7, #0]
 800ee4e:	4638      	mov	r0, r7
 800ee50:	f000 f850 	bl	800eef4 <__malloc_unlock>
 800ee54:	e7a1      	b.n	800ed9a <_malloc_r+0x22>
 800ee56:	6025      	str	r5, [r4, #0]
 800ee58:	e7de      	b.n	800ee18 <_malloc_r+0xa0>
 800ee5a:	bf00      	nop
 800ee5c:	20006c14 	.word	0x20006c14

0800ee60 <_sbrk_r>:
 800ee60:	b538      	push	{r3, r4, r5, lr}
 800ee62:	4d06      	ldr	r5, [pc, #24]	; (800ee7c <_sbrk_r+0x1c>)
 800ee64:	2300      	movs	r3, #0
 800ee66:	4604      	mov	r4, r0
 800ee68:	4608      	mov	r0, r1
 800ee6a:	602b      	str	r3, [r5, #0]
 800ee6c:	f7f3 ff8c 	bl	8002d88 <_sbrk>
 800ee70:	1c43      	adds	r3, r0, #1
 800ee72:	d102      	bne.n	800ee7a <_sbrk_r+0x1a>
 800ee74:	682b      	ldr	r3, [r5, #0]
 800ee76:	b103      	cbz	r3, 800ee7a <_sbrk_r+0x1a>
 800ee78:	6023      	str	r3, [r4, #0]
 800ee7a:	bd38      	pop	{r3, r4, r5, pc}
 800ee7c:	20006c1c 	.word	0x20006c1c

0800ee80 <siprintf>:
 800ee80:	b40e      	push	{r1, r2, r3}
 800ee82:	b500      	push	{lr}
 800ee84:	b09c      	sub	sp, #112	; 0x70
 800ee86:	ab1d      	add	r3, sp, #116	; 0x74
 800ee88:	9002      	str	r0, [sp, #8]
 800ee8a:	9006      	str	r0, [sp, #24]
 800ee8c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800ee90:	4809      	ldr	r0, [pc, #36]	; (800eeb8 <siprintf+0x38>)
 800ee92:	9107      	str	r1, [sp, #28]
 800ee94:	9104      	str	r1, [sp, #16]
 800ee96:	4909      	ldr	r1, [pc, #36]	; (800eebc <siprintf+0x3c>)
 800ee98:	f853 2b04 	ldr.w	r2, [r3], #4
 800ee9c:	9105      	str	r1, [sp, #20]
 800ee9e:	6800      	ldr	r0, [r0, #0]
 800eea0:	9301      	str	r3, [sp, #4]
 800eea2:	a902      	add	r1, sp, #8
 800eea4:	f000 f888 	bl	800efb8 <_svfiprintf_r>
 800eea8:	9b02      	ldr	r3, [sp, #8]
 800eeaa:	2200      	movs	r2, #0
 800eeac:	701a      	strb	r2, [r3, #0]
 800eeae:	b01c      	add	sp, #112	; 0x70
 800eeb0:	f85d eb04 	ldr.w	lr, [sp], #4
 800eeb4:	b003      	add	sp, #12
 800eeb6:	4770      	bx	lr
 800eeb8:	20000618 	.word	0x20000618
 800eebc:	ffff0208 	.word	0xffff0208

0800eec0 <strncpy>:
 800eec0:	b510      	push	{r4, lr}
 800eec2:	3901      	subs	r1, #1
 800eec4:	4603      	mov	r3, r0
 800eec6:	b132      	cbz	r2, 800eed6 <strncpy+0x16>
 800eec8:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800eecc:	f803 4b01 	strb.w	r4, [r3], #1
 800eed0:	3a01      	subs	r2, #1
 800eed2:	2c00      	cmp	r4, #0
 800eed4:	d1f7      	bne.n	800eec6 <strncpy+0x6>
 800eed6:	441a      	add	r2, r3
 800eed8:	2100      	movs	r1, #0
 800eeda:	4293      	cmp	r3, r2
 800eedc:	d100      	bne.n	800eee0 <strncpy+0x20>
 800eede:	bd10      	pop	{r4, pc}
 800eee0:	f803 1b01 	strb.w	r1, [r3], #1
 800eee4:	e7f9      	b.n	800eeda <strncpy+0x1a>
	...

0800eee8 <__malloc_lock>:
 800eee8:	4801      	ldr	r0, [pc, #4]	; (800eef0 <__malloc_lock+0x8>)
 800eeea:	f000 baf9 	b.w	800f4e0 <__retarget_lock_acquire_recursive>
 800eeee:	bf00      	nop
 800eef0:	20006c20 	.word	0x20006c20

0800eef4 <__malloc_unlock>:
 800eef4:	4801      	ldr	r0, [pc, #4]	; (800eefc <__malloc_unlock+0x8>)
 800eef6:	f000 baf4 	b.w	800f4e2 <__retarget_lock_release_recursive>
 800eefa:	bf00      	nop
 800eefc:	20006c20 	.word	0x20006c20

0800ef00 <__ssputs_r>:
 800ef00:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ef04:	688e      	ldr	r6, [r1, #8]
 800ef06:	429e      	cmp	r6, r3
 800ef08:	4682      	mov	sl, r0
 800ef0a:	460c      	mov	r4, r1
 800ef0c:	4690      	mov	r8, r2
 800ef0e:	461f      	mov	r7, r3
 800ef10:	d838      	bhi.n	800ef84 <__ssputs_r+0x84>
 800ef12:	898a      	ldrh	r2, [r1, #12]
 800ef14:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800ef18:	d032      	beq.n	800ef80 <__ssputs_r+0x80>
 800ef1a:	6825      	ldr	r5, [r4, #0]
 800ef1c:	6909      	ldr	r1, [r1, #16]
 800ef1e:	eba5 0901 	sub.w	r9, r5, r1
 800ef22:	6965      	ldr	r5, [r4, #20]
 800ef24:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800ef28:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800ef2c:	3301      	adds	r3, #1
 800ef2e:	444b      	add	r3, r9
 800ef30:	106d      	asrs	r5, r5, #1
 800ef32:	429d      	cmp	r5, r3
 800ef34:	bf38      	it	cc
 800ef36:	461d      	movcc	r5, r3
 800ef38:	0553      	lsls	r3, r2, #21
 800ef3a:	d531      	bpl.n	800efa0 <__ssputs_r+0xa0>
 800ef3c:	4629      	mov	r1, r5
 800ef3e:	f7ff ff1b 	bl	800ed78 <_malloc_r>
 800ef42:	4606      	mov	r6, r0
 800ef44:	b950      	cbnz	r0, 800ef5c <__ssputs_r+0x5c>
 800ef46:	230c      	movs	r3, #12
 800ef48:	f8ca 3000 	str.w	r3, [sl]
 800ef4c:	89a3      	ldrh	r3, [r4, #12]
 800ef4e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ef52:	81a3      	strh	r3, [r4, #12]
 800ef54:	f04f 30ff 	mov.w	r0, #4294967295
 800ef58:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ef5c:	6921      	ldr	r1, [r4, #16]
 800ef5e:	464a      	mov	r2, r9
 800ef60:	f7ff fe88 	bl	800ec74 <memcpy>
 800ef64:	89a3      	ldrh	r3, [r4, #12]
 800ef66:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800ef6a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ef6e:	81a3      	strh	r3, [r4, #12]
 800ef70:	6126      	str	r6, [r4, #16]
 800ef72:	6165      	str	r5, [r4, #20]
 800ef74:	444e      	add	r6, r9
 800ef76:	eba5 0509 	sub.w	r5, r5, r9
 800ef7a:	6026      	str	r6, [r4, #0]
 800ef7c:	60a5      	str	r5, [r4, #8]
 800ef7e:	463e      	mov	r6, r7
 800ef80:	42be      	cmp	r6, r7
 800ef82:	d900      	bls.n	800ef86 <__ssputs_r+0x86>
 800ef84:	463e      	mov	r6, r7
 800ef86:	6820      	ldr	r0, [r4, #0]
 800ef88:	4632      	mov	r2, r6
 800ef8a:	4641      	mov	r1, r8
 800ef8c:	f000 faaa 	bl	800f4e4 <memmove>
 800ef90:	68a3      	ldr	r3, [r4, #8]
 800ef92:	1b9b      	subs	r3, r3, r6
 800ef94:	60a3      	str	r3, [r4, #8]
 800ef96:	6823      	ldr	r3, [r4, #0]
 800ef98:	4433      	add	r3, r6
 800ef9a:	6023      	str	r3, [r4, #0]
 800ef9c:	2000      	movs	r0, #0
 800ef9e:	e7db      	b.n	800ef58 <__ssputs_r+0x58>
 800efa0:	462a      	mov	r2, r5
 800efa2:	f000 fab9 	bl	800f518 <_realloc_r>
 800efa6:	4606      	mov	r6, r0
 800efa8:	2800      	cmp	r0, #0
 800efaa:	d1e1      	bne.n	800ef70 <__ssputs_r+0x70>
 800efac:	6921      	ldr	r1, [r4, #16]
 800efae:	4650      	mov	r0, sl
 800efb0:	f7ff fe76 	bl	800eca0 <_free_r>
 800efb4:	e7c7      	b.n	800ef46 <__ssputs_r+0x46>
	...

0800efb8 <_svfiprintf_r>:
 800efb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800efbc:	4698      	mov	r8, r3
 800efbe:	898b      	ldrh	r3, [r1, #12]
 800efc0:	061b      	lsls	r3, r3, #24
 800efc2:	b09d      	sub	sp, #116	; 0x74
 800efc4:	4607      	mov	r7, r0
 800efc6:	460d      	mov	r5, r1
 800efc8:	4614      	mov	r4, r2
 800efca:	d50e      	bpl.n	800efea <_svfiprintf_r+0x32>
 800efcc:	690b      	ldr	r3, [r1, #16]
 800efce:	b963      	cbnz	r3, 800efea <_svfiprintf_r+0x32>
 800efd0:	2140      	movs	r1, #64	; 0x40
 800efd2:	f7ff fed1 	bl	800ed78 <_malloc_r>
 800efd6:	6028      	str	r0, [r5, #0]
 800efd8:	6128      	str	r0, [r5, #16]
 800efda:	b920      	cbnz	r0, 800efe6 <_svfiprintf_r+0x2e>
 800efdc:	230c      	movs	r3, #12
 800efde:	603b      	str	r3, [r7, #0]
 800efe0:	f04f 30ff 	mov.w	r0, #4294967295
 800efe4:	e0d1      	b.n	800f18a <_svfiprintf_r+0x1d2>
 800efe6:	2340      	movs	r3, #64	; 0x40
 800efe8:	616b      	str	r3, [r5, #20]
 800efea:	2300      	movs	r3, #0
 800efec:	9309      	str	r3, [sp, #36]	; 0x24
 800efee:	2320      	movs	r3, #32
 800eff0:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800eff4:	f8cd 800c 	str.w	r8, [sp, #12]
 800eff8:	2330      	movs	r3, #48	; 0x30
 800effa:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800f1a4 <_svfiprintf_r+0x1ec>
 800effe:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800f002:	f04f 0901 	mov.w	r9, #1
 800f006:	4623      	mov	r3, r4
 800f008:	469a      	mov	sl, r3
 800f00a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f00e:	b10a      	cbz	r2, 800f014 <_svfiprintf_r+0x5c>
 800f010:	2a25      	cmp	r2, #37	; 0x25
 800f012:	d1f9      	bne.n	800f008 <_svfiprintf_r+0x50>
 800f014:	ebba 0b04 	subs.w	fp, sl, r4
 800f018:	d00b      	beq.n	800f032 <_svfiprintf_r+0x7a>
 800f01a:	465b      	mov	r3, fp
 800f01c:	4622      	mov	r2, r4
 800f01e:	4629      	mov	r1, r5
 800f020:	4638      	mov	r0, r7
 800f022:	f7ff ff6d 	bl	800ef00 <__ssputs_r>
 800f026:	3001      	adds	r0, #1
 800f028:	f000 80aa 	beq.w	800f180 <_svfiprintf_r+0x1c8>
 800f02c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800f02e:	445a      	add	r2, fp
 800f030:	9209      	str	r2, [sp, #36]	; 0x24
 800f032:	f89a 3000 	ldrb.w	r3, [sl]
 800f036:	2b00      	cmp	r3, #0
 800f038:	f000 80a2 	beq.w	800f180 <_svfiprintf_r+0x1c8>
 800f03c:	2300      	movs	r3, #0
 800f03e:	f04f 32ff 	mov.w	r2, #4294967295
 800f042:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800f046:	f10a 0a01 	add.w	sl, sl, #1
 800f04a:	9304      	str	r3, [sp, #16]
 800f04c:	9307      	str	r3, [sp, #28]
 800f04e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800f052:	931a      	str	r3, [sp, #104]	; 0x68
 800f054:	4654      	mov	r4, sl
 800f056:	2205      	movs	r2, #5
 800f058:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f05c:	4851      	ldr	r0, [pc, #324]	; (800f1a4 <_svfiprintf_r+0x1ec>)
 800f05e:	f7f1 f8c7 	bl	80001f0 <memchr>
 800f062:	9a04      	ldr	r2, [sp, #16]
 800f064:	b9d8      	cbnz	r0, 800f09e <_svfiprintf_r+0xe6>
 800f066:	06d0      	lsls	r0, r2, #27
 800f068:	bf44      	itt	mi
 800f06a:	2320      	movmi	r3, #32
 800f06c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800f070:	0711      	lsls	r1, r2, #28
 800f072:	bf44      	itt	mi
 800f074:	232b      	movmi	r3, #43	; 0x2b
 800f076:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800f07a:	f89a 3000 	ldrb.w	r3, [sl]
 800f07e:	2b2a      	cmp	r3, #42	; 0x2a
 800f080:	d015      	beq.n	800f0ae <_svfiprintf_r+0xf6>
 800f082:	9a07      	ldr	r2, [sp, #28]
 800f084:	4654      	mov	r4, sl
 800f086:	2000      	movs	r0, #0
 800f088:	f04f 0c0a 	mov.w	ip, #10
 800f08c:	4621      	mov	r1, r4
 800f08e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f092:	3b30      	subs	r3, #48	; 0x30
 800f094:	2b09      	cmp	r3, #9
 800f096:	d94e      	bls.n	800f136 <_svfiprintf_r+0x17e>
 800f098:	b1b0      	cbz	r0, 800f0c8 <_svfiprintf_r+0x110>
 800f09a:	9207      	str	r2, [sp, #28]
 800f09c:	e014      	b.n	800f0c8 <_svfiprintf_r+0x110>
 800f09e:	eba0 0308 	sub.w	r3, r0, r8
 800f0a2:	fa09 f303 	lsl.w	r3, r9, r3
 800f0a6:	4313      	orrs	r3, r2
 800f0a8:	9304      	str	r3, [sp, #16]
 800f0aa:	46a2      	mov	sl, r4
 800f0ac:	e7d2      	b.n	800f054 <_svfiprintf_r+0x9c>
 800f0ae:	9b03      	ldr	r3, [sp, #12]
 800f0b0:	1d19      	adds	r1, r3, #4
 800f0b2:	681b      	ldr	r3, [r3, #0]
 800f0b4:	9103      	str	r1, [sp, #12]
 800f0b6:	2b00      	cmp	r3, #0
 800f0b8:	bfbb      	ittet	lt
 800f0ba:	425b      	neglt	r3, r3
 800f0bc:	f042 0202 	orrlt.w	r2, r2, #2
 800f0c0:	9307      	strge	r3, [sp, #28]
 800f0c2:	9307      	strlt	r3, [sp, #28]
 800f0c4:	bfb8      	it	lt
 800f0c6:	9204      	strlt	r2, [sp, #16]
 800f0c8:	7823      	ldrb	r3, [r4, #0]
 800f0ca:	2b2e      	cmp	r3, #46	; 0x2e
 800f0cc:	d10c      	bne.n	800f0e8 <_svfiprintf_r+0x130>
 800f0ce:	7863      	ldrb	r3, [r4, #1]
 800f0d0:	2b2a      	cmp	r3, #42	; 0x2a
 800f0d2:	d135      	bne.n	800f140 <_svfiprintf_r+0x188>
 800f0d4:	9b03      	ldr	r3, [sp, #12]
 800f0d6:	1d1a      	adds	r2, r3, #4
 800f0d8:	681b      	ldr	r3, [r3, #0]
 800f0da:	9203      	str	r2, [sp, #12]
 800f0dc:	2b00      	cmp	r3, #0
 800f0de:	bfb8      	it	lt
 800f0e0:	f04f 33ff 	movlt.w	r3, #4294967295
 800f0e4:	3402      	adds	r4, #2
 800f0e6:	9305      	str	r3, [sp, #20]
 800f0e8:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800f1b4 <_svfiprintf_r+0x1fc>
 800f0ec:	7821      	ldrb	r1, [r4, #0]
 800f0ee:	2203      	movs	r2, #3
 800f0f0:	4650      	mov	r0, sl
 800f0f2:	f7f1 f87d 	bl	80001f0 <memchr>
 800f0f6:	b140      	cbz	r0, 800f10a <_svfiprintf_r+0x152>
 800f0f8:	2340      	movs	r3, #64	; 0x40
 800f0fa:	eba0 000a 	sub.w	r0, r0, sl
 800f0fe:	fa03 f000 	lsl.w	r0, r3, r0
 800f102:	9b04      	ldr	r3, [sp, #16]
 800f104:	4303      	orrs	r3, r0
 800f106:	3401      	adds	r4, #1
 800f108:	9304      	str	r3, [sp, #16]
 800f10a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f10e:	4826      	ldr	r0, [pc, #152]	; (800f1a8 <_svfiprintf_r+0x1f0>)
 800f110:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800f114:	2206      	movs	r2, #6
 800f116:	f7f1 f86b 	bl	80001f0 <memchr>
 800f11a:	2800      	cmp	r0, #0
 800f11c:	d038      	beq.n	800f190 <_svfiprintf_r+0x1d8>
 800f11e:	4b23      	ldr	r3, [pc, #140]	; (800f1ac <_svfiprintf_r+0x1f4>)
 800f120:	bb1b      	cbnz	r3, 800f16a <_svfiprintf_r+0x1b2>
 800f122:	9b03      	ldr	r3, [sp, #12]
 800f124:	3307      	adds	r3, #7
 800f126:	f023 0307 	bic.w	r3, r3, #7
 800f12a:	3308      	adds	r3, #8
 800f12c:	9303      	str	r3, [sp, #12]
 800f12e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f130:	4433      	add	r3, r6
 800f132:	9309      	str	r3, [sp, #36]	; 0x24
 800f134:	e767      	b.n	800f006 <_svfiprintf_r+0x4e>
 800f136:	fb0c 3202 	mla	r2, ip, r2, r3
 800f13a:	460c      	mov	r4, r1
 800f13c:	2001      	movs	r0, #1
 800f13e:	e7a5      	b.n	800f08c <_svfiprintf_r+0xd4>
 800f140:	2300      	movs	r3, #0
 800f142:	3401      	adds	r4, #1
 800f144:	9305      	str	r3, [sp, #20]
 800f146:	4619      	mov	r1, r3
 800f148:	f04f 0c0a 	mov.w	ip, #10
 800f14c:	4620      	mov	r0, r4
 800f14e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f152:	3a30      	subs	r2, #48	; 0x30
 800f154:	2a09      	cmp	r2, #9
 800f156:	d903      	bls.n	800f160 <_svfiprintf_r+0x1a8>
 800f158:	2b00      	cmp	r3, #0
 800f15a:	d0c5      	beq.n	800f0e8 <_svfiprintf_r+0x130>
 800f15c:	9105      	str	r1, [sp, #20]
 800f15e:	e7c3      	b.n	800f0e8 <_svfiprintf_r+0x130>
 800f160:	fb0c 2101 	mla	r1, ip, r1, r2
 800f164:	4604      	mov	r4, r0
 800f166:	2301      	movs	r3, #1
 800f168:	e7f0      	b.n	800f14c <_svfiprintf_r+0x194>
 800f16a:	ab03      	add	r3, sp, #12
 800f16c:	9300      	str	r3, [sp, #0]
 800f16e:	462a      	mov	r2, r5
 800f170:	4b0f      	ldr	r3, [pc, #60]	; (800f1b0 <_svfiprintf_r+0x1f8>)
 800f172:	a904      	add	r1, sp, #16
 800f174:	4638      	mov	r0, r7
 800f176:	f3af 8000 	nop.w
 800f17a:	1c42      	adds	r2, r0, #1
 800f17c:	4606      	mov	r6, r0
 800f17e:	d1d6      	bne.n	800f12e <_svfiprintf_r+0x176>
 800f180:	89ab      	ldrh	r3, [r5, #12]
 800f182:	065b      	lsls	r3, r3, #25
 800f184:	f53f af2c 	bmi.w	800efe0 <_svfiprintf_r+0x28>
 800f188:	9809      	ldr	r0, [sp, #36]	; 0x24
 800f18a:	b01d      	add	sp, #116	; 0x74
 800f18c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f190:	ab03      	add	r3, sp, #12
 800f192:	9300      	str	r3, [sp, #0]
 800f194:	462a      	mov	r2, r5
 800f196:	4b06      	ldr	r3, [pc, #24]	; (800f1b0 <_svfiprintf_r+0x1f8>)
 800f198:	a904      	add	r1, sp, #16
 800f19a:	4638      	mov	r0, r7
 800f19c:	f000 f87a 	bl	800f294 <_printf_i>
 800f1a0:	e7eb      	b.n	800f17a <_svfiprintf_r+0x1c2>
 800f1a2:	bf00      	nop
 800f1a4:	0800fbd4 	.word	0x0800fbd4
 800f1a8:	0800fbde 	.word	0x0800fbde
 800f1ac:	00000000 	.word	0x00000000
 800f1b0:	0800ef01 	.word	0x0800ef01
 800f1b4:	0800fbda 	.word	0x0800fbda

0800f1b8 <_printf_common>:
 800f1b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f1bc:	4616      	mov	r6, r2
 800f1be:	4699      	mov	r9, r3
 800f1c0:	688a      	ldr	r2, [r1, #8]
 800f1c2:	690b      	ldr	r3, [r1, #16]
 800f1c4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800f1c8:	4293      	cmp	r3, r2
 800f1ca:	bfb8      	it	lt
 800f1cc:	4613      	movlt	r3, r2
 800f1ce:	6033      	str	r3, [r6, #0]
 800f1d0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800f1d4:	4607      	mov	r7, r0
 800f1d6:	460c      	mov	r4, r1
 800f1d8:	b10a      	cbz	r2, 800f1de <_printf_common+0x26>
 800f1da:	3301      	adds	r3, #1
 800f1dc:	6033      	str	r3, [r6, #0]
 800f1de:	6823      	ldr	r3, [r4, #0]
 800f1e0:	0699      	lsls	r1, r3, #26
 800f1e2:	bf42      	ittt	mi
 800f1e4:	6833      	ldrmi	r3, [r6, #0]
 800f1e6:	3302      	addmi	r3, #2
 800f1e8:	6033      	strmi	r3, [r6, #0]
 800f1ea:	6825      	ldr	r5, [r4, #0]
 800f1ec:	f015 0506 	ands.w	r5, r5, #6
 800f1f0:	d106      	bne.n	800f200 <_printf_common+0x48>
 800f1f2:	f104 0a19 	add.w	sl, r4, #25
 800f1f6:	68e3      	ldr	r3, [r4, #12]
 800f1f8:	6832      	ldr	r2, [r6, #0]
 800f1fa:	1a9b      	subs	r3, r3, r2
 800f1fc:	42ab      	cmp	r3, r5
 800f1fe:	dc26      	bgt.n	800f24e <_printf_common+0x96>
 800f200:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800f204:	1e13      	subs	r3, r2, #0
 800f206:	6822      	ldr	r2, [r4, #0]
 800f208:	bf18      	it	ne
 800f20a:	2301      	movne	r3, #1
 800f20c:	0692      	lsls	r2, r2, #26
 800f20e:	d42b      	bmi.n	800f268 <_printf_common+0xb0>
 800f210:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800f214:	4649      	mov	r1, r9
 800f216:	4638      	mov	r0, r7
 800f218:	47c0      	blx	r8
 800f21a:	3001      	adds	r0, #1
 800f21c:	d01e      	beq.n	800f25c <_printf_common+0xa4>
 800f21e:	6823      	ldr	r3, [r4, #0]
 800f220:	68e5      	ldr	r5, [r4, #12]
 800f222:	6832      	ldr	r2, [r6, #0]
 800f224:	f003 0306 	and.w	r3, r3, #6
 800f228:	2b04      	cmp	r3, #4
 800f22a:	bf08      	it	eq
 800f22c:	1aad      	subeq	r5, r5, r2
 800f22e:	68a3      	ldr	r3, [r4, #8]
 800f230:	6922      	ldr	r2, [r4, #16]
 800f232:	bf0c      	ite	eq
 800f234:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800f238:	2500      	movne	r5, #0
 800f23a:	4293      	cmp	r3, r2
 800f23c:	bfc4      	itt	gt
 800f23e:	1a9b      	subgt	r3, r3, r2
 800f240:	18ed      	addgt	r5, r5, r3
 800f242:	2600      	movs	r6, #0
 800f244:	341a      	adds	r4, #26
 800f246:	42b5      	cmp	r5, r6
 800f248:	d11a      	bne.n	800f280 <_printf_common+0xc8>
 800f24a:	2000      	movs	r0, #0
 800f24c:	e008      	b.n	800f260 <_printf_common+0xa8>
 800f24e:	2301      	movs	r3, #1
 800f250:	4652      	mov	r2, sl
 800f252:	4649      	mov	r1, r9
 800f254:	4638      	mov	r0, r7
 800f256:	47c0      	blx	r8
 800f258:	3001      	adds	r0, #1
 800f25a:	d103      	bne.n	800f264 <_printf_common+0xac>
 800f25c:	f04f 30ff 	mov.w	r0, #4294967295
 800f260:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f264:	3501      	adds	r5, #1
 800f266:	e7c6      	b.n	800f1f6 <_printf_common+0x3e>
 800f268:	18e1      	adds	r1, r4, r3
 800f26a:	1c5a      	adds	r2, r3, #1
 800f26c:	2030      	movs	r0, #48	; 0x30
 800f26e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800f272:	4422      	add	r2, r4
 800f274:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800f278:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800f27c:	3302      	adds	r3, #2
 800f27e:	e7c7      	b.n	800f210 <_printf_common+0x58>
 800f280:	2301      	movs	r3, #1
 800f282:	4622      	mov	r2, r4
 800f284:	4649      	mov	r1, r9
 800f286:	4638      	mov	r0, r7
 800f288:	47c0      	blx	r8
 800f28a:	3001      	adds	r0, #1
 800f28c:	d0e6      	beq.n	800f25c <_printf_common+0xa4>
 800f28e:	3601      	adds	r6, #1
 800f290:	e7d9      	b.n	800f246 <_printf_common+0x8e>
	...

0800f294 <_printf_i>:
 800f294:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800f298:	7e0f      	ldrb	r7, [r1, #24]
 800f29a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800f29c:	2f78      	cmp	r7, #120	; 0x78
 800f29e:	4691      	mov	r9, r2
 800f2a0:	4680      	mov	r8, r0
 800f2a2:	460c      	mov	r4, r1
 800f2a4:	469a      	mov	sl, r3
 800f2a6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800f2aa:	d807      	bhi.n	800f2bc <_printf_i+0x28>
 800f2ac:	2f62      	cmp	r7, #98	; 0x62
 800f2ae:	d80a      	bhi.n	800f2c6 <_printf_i+0x32>
 800f2b0:	2f00      	cmp	r7, #0
 800f2b2:	f000 80d8 	beq.w	800f466 <_printf_i+0x1d2>
 800f2b6:	2f58      	cmp	r7, #88	; 0x58
 800f2b8:	f000 80a3 	beq.w	800f402 <_printf_i+0x16e>
 800f2bc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800f2c0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800f2c4:	e03a      	b.n	800f33c <_printf_i+0xa8>
 800f2c6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800f2ca:	2b15      	cmp	r3, #21
 800f2cc:	d8f6      	bhi.n	800f2bc <_printf_i+0x28>
 800f2ce:	a101      	add	r1, pc, #4	; (adr r1, 800f2d4 <_printf_i+0x40>)
 800f2d0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800f2d4:	0800f32d 	.word	0x0800f32d
 800f2d8:	0800f341 	.word	0x0800f341
 800f2dc:	0800f2bd 	.word	0x0800f2bd
 800f2e0:	0800f2bd 	.word	0x0800f2bd
 800f2e4:	0800f2bd 	.word	0x0800f2bd
 800f2e8:	0800f2bd 	.word	0x0800f2bd
 800f2ec:	0800f341 	.word	0x0800f341
 800f2f0:	0800f2bd 	.word	0x0800f2bd
 800f2f4:	0800f2bd 	.word	0x0800f2bd
 800f2f8:	0800f2bd 	.word	0x0800f2bd
 800f2fc:	0800f2bd 	.word	0x0800f2bd
 800f300:	0800f44d 	.word	0x0800f44d
 800f304:	0800f371 	.word	0x0800f371
 800f308:	0800f42f 	.word	0x0800f42f
 800f30c:	0800f2bd 	.word	0x0800f2bd
 800f310:	0800f2bd 	.word	0x0800f2bd
 800f314:	0800f46f 	.word	0x0800f46f
 800f318:	0800f2bd 	.word	0x0800f2bd
 800f31c:	0800f371 	.word	0x0800f371
 800f320:	0800f2bd 	.word	0x0800f2bd
 800f324:	0800f2bd 	.word	0x0800f2bd
 800f328:	0800f437 	.word	0x0800f437
 800f32c:	682b      	ldr	r3, [r5, #0]
 800f32e:	1d1a      	adds	r2, r3, #4
 800f330:	681b      	ldr	r3, [r3, #0]
 800f332:	602a      	str	r2, [r5, #0]
 800f334:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800f338:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800f33c:	2301      	movs	r3, #1
 800f33e:	e0a3      	b.n	800f488 <_printf_i+0x1f4>
 800f340:	6820      	ldr	r0, [r4, #0]
 800f342:	6829      	ldr	r1, [r5, #0]
 800f344:	0606      	lsls	r6, r0, #24
 800f346:	f101 0304 	add.w	r3, r1, #4
 800f34a:	d50a      	bpl.n	800f362 <_printf_i+0xce>
 800f34c:	680e      	ldr	r6, [r1, #0]
 800f34e:	602b      	str	r3, [r5, #0]
 800f350:	2e00      	cmp	r6, #0
 800f352:	da03      	bge.n	800f35c <_printf_i+0xc8>
 800f354:	232d      	movs	r3, #45	; 0x2d
 800f356:	4276      	negs	r6, r6
 800f358:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800f35c:	485e      	ldr	r0, [pc, #376]	; (800f4d8 <_printf_i+0x244>)
 800f35e:	230a      	movs	r3, #10
 800f360:	e019      	b.n	800f396 <_printf_i+0x102>
 800f362:	680e      	ldr	r6, [r1, #0]
 800f364:	602b      	str	r3, [r5, #0]
 800f366:	f010 0f40 	tst.w	r0, #64	; 0x40
 800f36a:	bf18      	it	ne
 800f36c:	b236      	sxthne	r6, r6
 800f36e:	e7ef      	b.n	800f350 <_printf_i+0xbc>
 800f370:	682b      	ldr	r3, [r5, #0]
 800f372:	6820      	ldr	r0, [r4, #0]
 800f374:	1d19      	adds	r1, r3, #4
 800f376:	6029      	str	r1, [r5, #0]
 800f378:	0601      	lsls	r1, r0, #24
 800f37a:	d501      	bpl.n	800f380 <_printf_i+0xec>
 800f37c:	681e      	ldr	r6, [r3, #0]
 800f37e:	e002      	b.n	800f386 <_printf_i+0xf2>
 800f380:	0646      	lsls	r6, r0, #25
 800f382:	d5fb      	bpl.n	800f37c <_printf_i+0xe8>
 800f384:	881e      	ldrh	r6, [r3, #0]
 800f386:	4854      	ldr	r0, [pc, #336]	; (800f4d8 <_printf_i+0x244>)
 800f388:	2f6f      	cmp	r7, #111	; 0x6f
 800f38a:	bf0c      	ite	eq
 800f38c:	2308      	moveq	r3, #8
 800f38e:	230a      	movne	r3, #10
 800f390:	2100      	movs	r1, #0
 800f392:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800f396:	6865      	ldr	r5, [r4, #4]
 800f398:	60a5      	str	r5, [r4, #8]
 800f39a:	2d00      	cmp	r5, #0
 800f39c:	bfa2      	ittt	ge
 800f39e:	6821      	ldrge	r1, [r4, #0]
 800f3a0:	f021 0104 	bicge.w	r1, r1, #4
 800f3a4:	6021      	strge	r1, [r4, #0]
 800f3a6:	b90e      	cbnz	r6, 800f3ac <_printf_i+0x118>
 800f3a8:	2d00      	cmp	r5, #0
 800f3aa:	d04d      	beq.n	800f448 <_printf_i+0x1b4>
 800f3ac:	4615      	mov	r5, r2
 800f3ae:	fbb6 f1f3 	udiv	r1, r6, r3
 800f3b2:	fb03 6711 	mls	r7, r3, r1, r6
 800f3b6:	5dc7      	ldrb	r7, [r0, r7]
 800f3b8:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800f3bc:	4637      	mov	r7, r6
 800f3be:	42bb      	cmp	r3, r7
 800f3c0:	460e      	mov	r6, r1
 800f3c2:	d9f4      	bls.n	800f3ae <_printf_i+0x11a>
 800f3c4:	2b08      	cmp	r3, #8
 800f3c6:	d10b      	bne.n	800f3e0 <_printf_i+0x14c>
 800f3c8:	6823      	ldr	r3, [r4, #0]
 800f3ca:	07de      	lsls	r6, r3, #31
 800f3cc:	d508      	bpl.n	800f3e0 <_printf_i+0x14c>
 800f3ce:	6923      	ldr	r3, [r4, #16]
 800f3d0:	6861      	ldr	r1, [r4, #4]
 800f3d2:	4299      	cmp	r1, r3
 800f3d4:	bfde      	ittt	le
 800f3d6:	2330      	movle	r3, #48	; 0x30
 800f3d8:	f805 3c01 	strble.w	r3, [r5, #-1]
 800f3dc:	f105 35ff 	addle.w	r5, r5, #4294967295
 800f3e0:	1b52      	subs	r2, r2, r5
 800f3e2:	6122      	str	r2, [r4, #16]
 800f3e4:	f8cd a000 	str.w	sl, [sp]
 800f3e8:	464b      	mov	r3, r9
 800f3ea:	aa03      	add	r2, sp, #12
 800f3ec:	4621      	mov	r1, r4
 800f3ee:	4640      	mov	r0, r8
 800f3f0:	f7ff fee2 	bl	800f1b8 <_printf_common>
 800f3f4:	3001      	adds	r0, #1
 800f3f6:	d14c      	bne.n	800f492 <_printf_i+0x1fe>
 800f3f8:	f04f 30ff 	mov.w	r0, #4294967295
 800f3fc:	b004      	add	sp, #16
 800f3fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f402:	4835      	ldr	r0, [pc, #212]	; (800f4d8 <_printf_i+0x244>)
 800f404:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800f408:	6829      	ldr	r1, [r5, #0]
 800f40a:	6823      	ldr	r3, [r4, #0]
 800f40c:	f851 6b04 	ldr.w	r6, [r1], #4
 800f410:	6029      	str	r1, [r5, #0]
 800f412:	061d      	lsls	r5, r3, #24
 800f414:	d514      	bpl.n	800f440 <_printf_i+0x1ac>
 800f416:	07df      	lsls	r7, r3, #31
 800f418:	bf44      	itt	mi
 800f41a:	f043 0320 	orrmi.w	r3, r3, #32
 800f41e:	6023      	strmi	r3, [r4, #0]
 800f420:	b91e      	cbnz	r6, 800f42a <_printf_i+0x196>
 800f422:	6823      	ldr	r3, [r4, #0]
 800f424:	f023 0320 	bic.w	r3, r3, #32
 800f428:	6023      	str	r3, [r4, #0]
 800f42a:	2310      	movs	r3, #16
 800f42c:	e7b0      	b.n	800f390 <_printf_i+0xfc>
 800f42e:	6823      	ldr	r3, [r4, #0]
 800f430:	f043 0320 	orr.w	r3, r3, #32
 800f434:	6023      	str	r3, [r4, #0]
 800f436:	2378      	movs	r3, #120	; 0x78
 800f438:	4828      	ldr	r0, [pc, #160]	; (800f4dc <_printf_i+0x248>)
 800f43a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800f43e:	e7e3      	b.n	800f408 <_printf_i+0x174>
 800f440:	0659      	lsls	r1, r3, #25
 800f442:	bf48      	it	mi
 800f444:	b2b6      	uxthmi	r6, r6
 800f446:	e7e6      	b.n	800f416 <_printf_i+0x182>
 800f448:	4615      	mov	r5, r2
 800f44a:	e7bb      	b.n	800f3c4 <_printf_i+0x130>
 800f44c:	682b      	ldr	r3, [r5, #0]
 800f44e:	6826      	ldr	r6, [r4, #0]
 800f450:	6961      	ldr	r1, [r4, #20]
 800f452:	1d18      	adds	r0, r3, #4
 800f454:	6028      	str	r0, [r5, #0]
 800f456:	0635      	lsls	r5, r6, #24
 800f458:	681b      	ldr	r3, [r3, #0]
 800f45a:	d501      	bpl.n	800f460 <_printf_i+0x1cc>
 800f45c:	6019      	str	r1, [r3, #0]
 800f45e:	e002      	b.n	800f466 <_printf_i+0x1d2>
 800f460:	0670      	lsls	r0, r6, #25
 800f462:	d5fb      	bpl.n	800f45c <_printf_i+0x1c8>
 800f464:	8019      	strh	r1, [r3, #0]
 800f466:	2300      	movs	r3, #0
 800f468:	6123      	str	r3, [r4, #16]
 800f46a:	4615      	mov	r5, r2
 800f46c:	e7ba      	b.n	800f3e4 <_printf_i+0x150>
 800f46e:	682b      	ldr	r3, [r5, #0]
 800f470:	1d1a      	adds	r2, r3, #4
 800f472:	602a      	str	r2, [r5, #0]
 800f474:	681d      	ldr	r5, [r3, #0]
 800f476:	6862      	ldr	r2, [r4, #4]
 800f478:	2100      	movs	r1, #0
 800f47a:	4628      	mov	r0, r5
 800f47c:	f7f0 feb8 	bl	80001f0 <memchr>
 800f480:	b108      	cbz	r0, 800f486 <_printf_i+0x1f2>
 800f482:	1b40      	subs	r0, r0, r5
 800f484:	6060      	str	r0, [r4, #4]
 800f486:	6863      	ldr	r3, [r4, #4]
 800f488:	6123      	str	r3, [r4, #16]
 800f48a:	2300      	movs	r3, #0
 800f48c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800f490:	e7a8      	b.n	800f3e4 <_printf_i+0x150>
 800f492:	6923      	ldr	r3, [r4, #16]
 800f494:	462a      	mov	r2, r5
 800f496:	4649      	mov	r1, r9
 800f498:	4640      	mov	r0, r8
 800f49a:	47d0      	blx	sl
 800f49c:	3001      	adds	r0, #1
 800f49e:	d0ab      	beq.n	800f3f8 <_printf_i+0x164>
 800f4a0:	6823      	ldr	r3, [r4, #0]
 800f4a2:	079b      	lsls	r3, r3, #30
 800f4a4:	d413      	bmi.n	800f4ce <_printf_i+0x23a>
 800f4a6:	68e0      	ldr	r0, [r4, #12]
 800f4a8:	9b03      	ldr	r3, [sp, #12]
 800f4aa:	4298      	cmp	r0, r3
 800f4ac:	bfb8      	it	lt
 800f4ae:	4618      	movlt	r0, r3
 800f4b0:	e7a4      	b.n	800f3fc <_printf_i+0x168>
 800f4b2:	2301      	movs	r3, #1
 800f4b4:	4632      	mov	r2, r6
 800f4b6:	4649      	mov	r1, r9
 800f4b8:	4640      	mov	r0, r8
 800f4ba:	47d0      	blx	sl
 800f4bc:	3001      	adds	r0, #1
 800f4be:	d09b      	beq.n	800f3f8 <_printf_i+0x164>
 800f4c0:	3501      	adds	r5, #1
 800f4c2:	68e3      	ldr	r3, [r4, #12]
 800f4c4:	9903      	ldr	r1, [sp, #12]
 800f4c6:	1a5b      	subs	r3, r3, r1
 800f4c8:	42ab      	cmp	r3, r5
 800f4ca:	dcf2      	bgt.n	800f4b2 <_printf_i+0x21e>
 800f4cc:	e7eb      	b.n	800f4a6 <_printf_i+0x212>
 800f4ce:	2500      	movs	r5, #0
 800f4d0:	f104 0619 	add.w	r6, r4, #25
 800f4d4:	e7f5      	b.n	800f4c2 <_printf_i+0x22e>
 800f4d6:	bf00      	nop
 800f4d8:	0800fbe5 	.word	0x0800fbe5
 800f4dc:	0800fbf6 	.word	0x0800fbf6

0800f4e0 <__retarget_lock_acquire_recursive>:
 800f4e0:	4770      	bx	lr

0800f4e2 <__retarget_lock_release_recursive>:
 800f4e2:	4770      	bx	lr

0800f4e4 <memmove>:
 800f4e4:	4288      	cmp	r0, r1
 800f4e6:	b510      	push	{r4, lr}
 800f4e8:	eb01 0402 	add.w	r4, r1, r2
 800f4ec:	d902      	bls.n	800f4f4 <memmove+0x10>
 800f4ee:	4284      	cmp	r4, r0
 800f4f0:	4623      	mov	r3, r4
 800f4f2:	d807      	bhi.n	800f504 <memmove+0x20>
 800f4f4:	1e43      	subs	r3, r0, #1
 800f4f6:	42a1      	cmp	r1, r4
 800f4f8:	d008      	beq.n	800f50c <memmove+0x28>
 800f4fa:	f811 2b01 	ldrb.w	r2, [r1], #1
 800f4fe:	f803 2f01 	strb.w	r2, [r3, #1]!
 800f502:	e7f8      	b.n	800f4f6 <memmove+0x12>
 800f504:	4402      	add	r2, r0
 800f506:	4601      	mov	r1, r0
 800f508:	428a      	cmp	r2, r1
 800f50a:	d100      	bne.n	800f50e <memmove+0x2a>
 800f50c:	bd10      	pop	{r4, pc}
 800f50e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800f512:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800f516:	e7f7      	b.n	800f508 <memmove+0x24>

0800f518 <_realloc_r>:
 800f518:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f51c:	4680      	mov	r8, r0
 800f51e:	4614      	mov	r4, r2
 800f520:	460e      	mov	r6, r1
 800f522:	b921      	cbnz	r1, 800f52e <_realloc_r+0x16>
 800f524:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f528:	4611      	mov	r1, r2
 800f52a:	f7ff bc25 	b.w	800ed78 <_malloc_r>
 800f52e:	b92a      	cbnz	r2, 800f53c <_realloc_r+0x24>
 800f530:	f7ff fbb6 	bl	800eca0 <_free_r>
 800f534:	4625      	mov	r5, r4
 800f536:	4628      	mov	r0, r5
 800f538:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f53c:	f000 f81b 	bl	800f576 <_malloc_usable_size_r>
 800f540:	4284      	cmp	r4, r0
 800f542:	4607      	mov	r7, r0
 800f544:	d802      	bhi.n	800f54c <_realloc_r+0x34>
 800f546:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800f54a:	d812      	bhi.n	800f572 <_realloc_r+0x5a>
 800f54c:	4621      	mov	r1, r4
 800f54e:	4640      	mov	r0, r8
 800f550:	f7ff fc12 	bl	800ed78 <_malloc_r>
 800f554:	4605      	mov	r5, r0
 800f556:	2800      	cmp	r0, #0
 800f558:	d0ed      	beq.n	800f536 <_realloc_r+0x1e>
 800f55a:	42bc      	cmp	r4, r7
 800f55c:	4622      	mov	r2, r4
 800f55e:	4631      	mov	r1, r6
 800f560:	bf28      	it	cs
 800f562:	463a      	movcs	r2, r7
 800f564:	f7ff fb86 	bl	800ec74 <memcpy>
 800f568:	4631      	mov	r1, r6
 800f56a:	4640      	mov	r0, r8
 800f56c:	f7ff fb98 	bl	800eca0 <_free_r>
 800f570:	e7e1      	b.n	800f536 <_realloc_r+0x1e>
 800f572:	4635      	mov	r5, r6
 800f574:	e7df      	b.n	800f536 <_realloc_r+0x1e>

0800f576 <_malloc_usable_size_r>:
 800f576:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f57a:	1f18      	subs	r0, r3, #4
 800f57c:	2b00      	cmp	r3, #0
 800f57e:	bfbc      	itt	lt
 800f580:	580b      	ldrlt	r3, [r1, r0]
 800f582:	18c0      	addlt	r0, r0, r3
 800f584:	4770      	bx	lr
	...

0800f588 <_init>:
 800f588:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f58a:	bf00      	nop
 800f58c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f58e:	bc08      	pop	{r3}
 800f590:	469e      	mov	lr, r3
 800f592:	4770      	bx	lr

0800f594 <_fini>:
 800f594:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f596:	bf00      	nop
 800f598:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f59a:	bc08      	pop	{r3}
 800f59c:	469e      	mov	lr, r3
 800f59e:	4770      	bx	lr
