# Module List : Team-05 RISC-V CPU

---
| Module Name | Contributors |
|-------------|---------------|
| `AluE` | |
| `AluEncode` | |
| `ControlDecode` | |
| `ControlPathD` | |
| `ControlUnit` | |
|  `ImmDecode` | |
| `InstructionDecode` | |
| `AluOpForwarderE`| Dima, Meric |
| `ComparatorD` | Dima, Meric | 
| `HazardUnit` | |
| `OperandForwarderD` | Dima, Meric |
| `DataMemoryM` | |
| `InstructionMemoryF` | |
| `RegisterFileD` | |
| `ResultMuxW` | |
| `PCRegisterF` | |
| `PCAdderD` | |
| `JumpBranchHandlerF` | |
| `FPipelineRegisterD` | |
| `DPipelineRegisterE` | |
| `EPipelineRegisterM` | |
| `MPipelineRegisterW` | |
| `top` | |
---

<br>

---
| File Name | Contributors |
|-------------|---------------|
| `top_tb.cpp` | | Meric
|  `F1.s` | |
| `HazardTest1.s`| |
| `HazardTest2.s`| |
|  `ControlTypeDefs.svh` | |
