{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1381882205635 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Full Version " "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1381882205638 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 15 20:10:05 2013 " "Processing started: Tue Oct 15 20:10:05 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1381882205638 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1381882205638 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off experiment3 -c experiment3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off experiment3 -c experiment3" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1381882205639 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1381882205887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "convert_hex_to_seven_segment.v 1 1 " "Found 1 design units, including 1 entities, in source file convert_hex_to_seven_segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 convert_hex_to_seven_segment " "Found entity 1: convert_hex_to_seven_segment" {  } { { "convert_hex_to_seven_segment.v" "" { Text "/home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment3/convert_hex_to_seven_segment.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1381882206005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1381882206005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "experiment3.v 1 1 " "Found 1 design units, including 1 entities, in source file experiment3.v" { { "Info" "ISGN_ENTITY_NAME" "1 experiment3 " "Found entity 1: experiment3" {  } { { "experiment3.v" "" { Text "/home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment3/experiment3.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1381882206007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1381882206007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dual_port_RAM.v 1 1 " "Found 1 design units, including 1 entities, in source file dual_port_RAM.v" { { "Info" "ISGN_ENTITY_NAME" "1 dual_port_RAM " "Found entity 1: dual_port_RAM" {  } { { "dual_port_RAM.v" "" { Text "/home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment3/dual_port_RAM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1381882206009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1381882206009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "UART_Receive_Controller.v 1 1 " "Found 1 design units, including 1 entities, in source file UART_Receive_Controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_Receive_Controller " "Found entity 1: UART_Receive_Controller" {  } { { "UART_Receive_Controller.v" "" { Text "/home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment3/UART_Receive_Controller.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1381882206010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1381882206010 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 UART_Transmit_Controller.v(63) " "Verilog HDL Expression warning at UART_Transmit_Controller.v(63): truncated literal to match 3 bits" {  } { { "UART_Transmit_Controller.v" "" { Text "/home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment3/UART_Transmit_Controller.v" 63 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1 1381882206011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "UART_Transmit_Controller.v 1 1 " "Found 1 design units, including 1 entities, in source file UART_Transmit_Controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_Transmit_Controller " "Found entity 1: UART_Transmit_Controller" {  } { { "UART_Transmit_Controller.v" "" { Text "/home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment3/UART_Transmit_Controller.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1381882206012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1381882206012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "UART_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file UART_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_clock " "Found entity 1: UART_clock" {  } { { "UART_clock.v" "" { Text "/home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment3/UART_clock.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1381882206014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1381882206014 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "experiment3 " "Elaborating entity \"experiment3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1381882206111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_clock UART_clock:UART_clock_inst " "Elaborating entity \"UART_clock\" for hierarchy \"UART_clock:UART_clock_inst\"" {  } { { "experiment3.v" "UART_clock_inst" { Text "/home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment3/experiment3.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1381882206151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll UART_clock:UART_clock_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"UART_clock:UART_clock_inst\|altpll:altpll_component\"" {  } { { "UART_clock.v" "altpll_component" { Text "/home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment3/UART_clock.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1381882206277 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "UART_clock:UART_clock_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"UART_clock:UART_clock_inst\|altpll:altpll_component\"" {  } { { "UART_clock.v" "" { Text "/home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment3/UART_clock.v" 97 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1381882206355 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UART_clock:UART_clock_inst\|altpll:altpll_component " "Instantiated megafunction \"UART_clock:UART_clock_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 15 " "Parameter \"clk0_divide_by\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381882206358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381882206358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 32 " "Parameter \"clk0_multiply_by\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381882206358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381882206358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381882206358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 37037 " "Parameter \"inclk0_input_frequency\" = \"37037\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381882206358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381882206358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381882206358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381882206358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381882206358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381882206358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381882206358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381882206358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381882206358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381882206358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381882206358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381882206358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381882206358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381882206358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381882206358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381882206358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381882206358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381882206358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381882206358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381882206358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381882206358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381882206358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381882206358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381882206358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381882206358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381882206358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381882206358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381882206358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381882206358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381882206358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381882206358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381882206358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381882206358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381882206358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381882206358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381882206358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381882206358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381882206358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381882206358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381882206358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381882206358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381882206358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381882206358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381882206358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381882206358 ""}  } { { "UART_clock.v" "" { Text "/home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment3/UART_clock.v" 97 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1381882206358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dual_port_RAM dual_port_RAM:dual_port_RAM_inst " "Elaborating entity \"dual_port_RAM\" for hierarchy \"dual_port_RAM:dual_port_RAM_inst\"" {  } { { "experiment3.v" "dual_port_RAM_inst" { Text "/home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment3/experiment3.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1381882206362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram dual_port_RAM:dual_port_RAM_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"dual_port_RAM:dual_port_RAM_inst\|altsyncram:altsyncram_component\"" {  } { { "dual_port_RAM.v" "altsyncram_component" { Text "/home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment3/dual_port_RAM.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1381882206634 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dual_port_RAM:dual_port_RAM_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"dual_port_RAM:dual_port_RAM_inst\|altsyncram:altsyncram_component\"" {  } { { "dual_port_RAM.v" "" { Text "/home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment3/dual_port_RAM.v" 97 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1381882206662 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dual_port_RAM:dual_port_RAM_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"dual_port_RAM:dual_port_RAM_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381882206664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381882206664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381882206664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381882206664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381882206664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381882206664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381882206664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381882206664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381882206664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381882206664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381882206664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381882206664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381882206664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381882206664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381882206664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381882206664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381882206664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381882206664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381882206664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381882206664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381882206664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381882206664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381882206664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381882206664 ""}  } { { "dual_port_RAM.v" "" { Text "/home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment3/dual_port_RAM.v" 97 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1381882206664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1t62.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1t62.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1t62 " "Found entity 1: altsyncram_1t62" {  } { { "db/altsyncram_1t62.tdf" "" { Text "/home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment3/db/altsyncram_1t62.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1381882206754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1381882206754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1t62 dual_port_RAM:dual_port_RAM_inst\|altsyncram:altsyncram_component\|altsyncram_1t62:auto_generated " "Elaborating entity \"altsyncram_1t62\" for hierarchy \"dual_port_RAM:dual_port_RAM_inst\|altsyncram:altsyncram_component\|altsyncram_1t62:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/tools/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1381882206754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_Receive_Controller UART_Receive_Controller:UART_RX " "Elaborating entity \"UART_Receive_Controller\" for hierarchy \"UART_Receive_Controller:UART_RX\"" {  } { { "experiment3.v" "UART_RX" { Text "/home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment3/experiment3.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1381882206778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_Transmit_Controller UART_Transmit_Controller:UART_TX " "Elaborating entity \"UART_Transmit_Controller\" for hierarchy \"UART_Transmit_Controller:UART_TX\"" {  } { { "experiment3.v" "UART_TX" { Text "/home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment3/experiment3.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1381882206799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "convert_hex_to_seven_segment convert_hex_to_seven_segment:unit5 " "Elaborating entity \"convert_hex_to_seven_segment\" for hierarchy \"convert_hex_to_seven_segment:unit5\"" {  } { { "experiment3.v" "unit5" { Text "/home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment3/experiment3.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1381882206812 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dual_port_RAM:dual_port_RAM_inst\|altsyncram:altsyncram_component\|altsyncram_1t62:auto_generated\|q_a\[1\] " "Synthesized away node \"dual_port_RAM:dual_port_RAM_inst\|altsyncram:altsyncram_component\|altsyncram_1t62:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_1t62.tdf" "" { Text "/home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment3/db/altsyncram_1t62.tdf" 71 2 0 } } { "altsyncram.tdf" "" { Text "/tools/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_RAM.v" "" { Text "/home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment3/dual_port_RAM.v" 97 0 0 } } { "experiment3.v" "" { Text "/home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment3/experiment3.v" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1381882206987 "|experiment3|dual_port_RAM:dual_port_RAM_inst|altsyncram:altsyncram_component|altsyncram_1t62:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dual_port_RAM:dual_port_RAM_inst\|altsyncram:altsyncram_component\|altsyncram_1t62:auto_generated\|q_a\[2\] " "Synthesized away node \"dual_port_RAM:dual_port_RAM_inst\|altsyncram:altsyncram_component\|altsyncram_1t62:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_1t62.tdf" "" { Text "/home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment3/db/altsyncram_1t62.tdf" 102 2 0 } } { "altsyncram.tdf" "" { Text "/tools/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_RAM.v" "" { Text "/home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment3/dual_port_RAM.v" 97 0 0 } } { "experiment3.v" "" { Text "/home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment3/experiment3.v" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1381882206987 "|experiment3|dual_port_RAM:dual_port_RAM_inst|altsyncram:altsyncram_component|altsyncram_1t62:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dual_port_RAM:dual_port_RAM_inst\|altsyncram:altsyncram_component\|altsyncram_1t62:auto_generated\|q_a\[3\] " "Synthesized away node \"dual_port_RAM:dual_port_RAM_inst\|altsyncram:altsyncram_component\|altsyncram_1t62:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_1t62.tdf" "" { Text "/home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment3/db/altsyncram_1t62.tdf" 133 2 0 } } { "altsyncram.tdf" "" { Text "/tools/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_RAM.v" "" { Text "/home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment3/dual_port_RAM.v" 97 0 0 } } { "experiment3.v" "" { Text "/home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment3/experiment3.v" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1381882206987 "|experiment3|dual_port_RAM:dual_port_RAM_inst|altsyncram:altsyncram_component|altsyncram_1t62:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dual_port_RAM:dual_port_RAM_inst\|altsyncram:altsyncram_component\|altsyncram_1t62:auto_generated\|q_a\[4\] " "Synthesized away node \"dual_port_RAM:dual_port_RAM_inst\|altsyncram:altsyncram_component\|altsyncram_1t62:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_1t62.tdf" "" { Text "/home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment3/db/altsyncram_1t62.tdf" 164 2 0 } } { "altsyncram.tdf" "" { Text "/tools/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_RAM.v" "" { Text "/home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment3/dual_port_RAM.v" 97 0 0 } } { "experiment3.v" "" { Text "/home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment3/experiment3.v" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1381882206987 "|experiment3|dual_port_RAM:dual_port_RAM_inst|altsyncram:altsyncram_component|altsyncram_1t62:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dual_port_RAM:dual_port_RAM_inst\|altsyncram:altsyncram_component\|altsyncram_1t62:auto_generated\|q_a\[5\] " "Synthesized away node \"dual_port_RAM:dual_port_RAM_inst\|altsyncram:altsyncram_component\|altsyncram_1t62:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_1t62.tdf" "" { Text "/home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment3/db/altsyncram_1t62.tdf" 195 2 0 } } { "altsyncram.tdf" "" { Text "/tools/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_RAM.v" "" { Text "/home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment3/dual_port_RAM.v" 97 0 0 } } { "experiment3.v" "" { Text "/home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment3/experiment3.v" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1381882206987 "|experiment3|dual_port_RAM:dual_port_RAM_inst|altsyncram:altsyncram_component|altsyncram_1t62:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dual_port_RAM:dual_port_RAM_inst\|altsyncram:altsyncram_component\|altsyncram_1t62:auto_generated\|q_a\[6\] " "Synthesized away node \"dual_port_RAM:dual_port_RAM_inst\|altsyncram:altsyncram_component\|altsyncram_1t62:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_1t62.tdf" "" { Text "/home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment3/db/altsyncram_1t62.tdf" 226 2 0 } } { "altsyncram.tdf" "" { Text "/tools/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_RAM.v" "" { Text "/home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment3/dual_port_RAM.v" 97 0 0 } } { "experiment3.v" "" { Text "/home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment3/experiment3.v" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1381882206987 "|experiment3|dual_port_RAM:dual_port_RAM_inst|altsyncram:altsyncram_component|altsyncram_1t62:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dual_port_RAM:dual_port_RAM_inst\|altsyncram:altsyncram_component\|altsyncram_1t62:auto_generated\|q_a\[7\] " "Synthesized away node \"dual_port_RAM:dual_port_RAM_inst\|altsyncram:altsyncram_component\|altsyncram_1t62:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_1t62.tdf" "" { Text "/home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment3/db/altsyncram_1t62.tdf" 257 2 0 } } { "altsyncram.tdf" "" { Text "/tools/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_RAM.v" "" { Text "/home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment3/dual_port_RAM.v" 97 0 0 } } { "experiment3.v" "" { Text "/home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment3/experiment3.v" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1381882206987 "|experiment3|dual_port_RAM:dual_port_RAM_inst|altsyncram:altsyncram_component|altsyncram_1t62:auto_generated|ram_block1a7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1 1381882206987 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "" 0 -1 1381882206987 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dual_port_RAM:dual_port_RAM_inst\|altsyncram:altsyncram_component\|altsyncram_1t62:auto_generated\|q_a\[0\] " "Synthesized away node \"dual_port_RAM:dual_port_RAM_inst\|altsyncram:altsyncram_component\|altsyncram_1t62:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_1t62.tdf" "" { Text "/home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment3/db/altsyncram_1t62.tdf" 40 2 0 } } { "altsyncram.tdf" "" { Text "/tools/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_RAM.v" "" { Text "/home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment3/dual_port_RAM.v" 97 0 0 } } { "experiment3.v" "" { Text "/home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment3/experiment3.v" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1381882206993 "|experiment3|dual_port_RAM:dual_port_RAM_inst|altsyncram:altsyncram_component|altsyncram_1t62:auto_generated|ram_block1a0"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1 1381882206993 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "" 0 -1 1381882206993 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "experiment3.v" "" { Text "/home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment3/experiment3.v" 191 -1 0 } } { "experiment3.v" "" { Text "/home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment3/experiment3.v" 259 -1 0 } } { "UART_Receive_Controller.v" "" { Text "/home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment3/UART_Receive_Controller.v" 29 -1 0 } } { "UART_Transmit_Controller.v" "" { Text "/home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment3/UART_Transmit_Controller.v" 23 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1 1381882207531 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1 1381882207531 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[2\]\[1\] GND " "Pin \"SEVEN_SEGMENT_N_O\[2\]\[1\]\" is stuck at GND" {  } { { "experiment3.v" "" { Text "/home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment3/experiment3.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1381882207680 "|experiment3|SEVEN_SEGMENT_N_O[2][1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[2\]\[2\] GND " "Pin \"SEVEN_SEGMENT_N_O\[2\]\[2\]\" is stuck at GND" {  } { { "experiment3.v" "" { Text "/home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment3/experiment3.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1381882207680 "|experiment3|SEVEN_SEGMENT_N_O[2][2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[2\]\[6\] VCC " "Pin \"SEVEN_SEGMENT_N_O\[2\]\[6\]\" is stuck at VCC" {  } { { "experiment3.v" "" { Text "/home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment3/experiment3.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1381882207680 "|experiment3|SEVEN_SEGMENT_N_O[2][6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[3\]\[0\] VCC " "Pin \"SEVEN_SEGMENT_N_O\[3\]\[0\]\" is stuck at VCC" {  } { { "experiment3.v" "" { Text "/home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment3/experiment3.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1381882207680 "|experiment3|SEVEN_SEGMENT_N_O[3][0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[3\]\[1\] VCC " "Pin \"SEVEN_SEGMENT_N_O\[3\]\[1\]\" is stuck at VCC" {  } { { "experiment3.v" "" { Text "/home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment3/experiment3.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1381882207680 "|experiment3|SEVEN_SEGMENT_N_O[3][1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[3\]\[2\] VCC " "Pin \"SEVEN_SEGMENT_N_O\[3\]\[2\]\" is stuck at VCC" {  } { { "experiment3.v" "" { Text "/home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment3/experiment3.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1381882207680 "|experiment3|SEVEN_SEGMENT_N_O[3][2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[3\]\[3\] VCC " "Pin \"SEVEN_SEGMENT_N_O\[3\]\[3\]\" is stuck at VCC" {  } { { "experiment3.v" "" { Text "/home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment3/experiment3.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1381882207680 "|experiment3|SEVEN_SEGMENT_N_O[3][3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[3\]\[4\] VCC " "Pin \"SEVEN_SEGMENT_N_O\[3\]\[4\]\" is stuck at VCC" {  } { { "experiment3.v" "" { Text "/home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment3/experiment3.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1381882207680 "|experiment3|SEVEN_SEGMENT_N_O[3][4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[3\]\[5\] VCC " "Pin \"SEVEN_SEGMENT_N_O\[3\]\[5\]\" is stuck at VCC" {  } { { "experiment3.v" "" { Text "/home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment3/experiment3.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1381882207680 "|experiment3|SEVEN_SEGMENT_N_O[3][5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[3\]\[6\] VCC " "Pin \"SEVEN_SEGMENT_N_O\[3\]\[6\]\" is stuck at VCC" {  } { { "experiment3.v" "" { Text "/home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment3/experiment3.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1381882207680 "|experiment3|SEVEN_SEGMENT_N_O[3][6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[6\]\[1\] GND " "Pin \"SEVEN_SEGMENT_N_O\[6\]\[1\]\" is stuck at GND" {  } { { "experiment3.v" "" { Text "/home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment3/experiment3.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1381882207680 "|experiment3|SEVEN_SEGMENT_N_O[6][1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[6\]\[2\] GND " "Pin \"SEVEN_SEGMENT_N_O\[6\]\[2\]\" is stuck at GND" {  } { { "experiment3.v" "" { Text "/home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment3/experiment3.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1381882207680 "|experiment3|SEVEN_SEGMENT_N_O[6][2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[6\]\[6\] VCC " "Pin \"SEVEN_SEGMENT_N_O\[6\]\[6\]\" is stuck at VCC" {  } { { "experiment3.v" "" { Text "/home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment3/experiment3.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1381882207680 "|experiment3|SEVEN_SEGMENT_N_O[6][6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[7\]\[0\] VCC " "Pin \"SEVEN_SEGMENT_N_O\[7\]\[0\]\" is stuck at VCC" {  } { { "experiment3.v" "" { Text "/home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment3/experiment3.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1381882207680 "|experiment3|SEVEN_SEGMENT_N_O[7][0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[7\]\[1\] VCC " "Pin \"SEVEN_SEGMENT_N_O\[7\]\[1\]\" is stuck at VCC" {  } { { "experiment3.v" "" { Text "/home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment3/experiment3.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1381882207680 "|experiment3|SEVEN_SEGMENT_N_O[7][1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[7\]\[2\] VCC " "Pin \"SEVEN_SEGMENT_N_O\[7\]\[2\]\" is stuck at VCC" {  } { { "experiment3.v" "" { Text "/home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment3/experiment3.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1381882207680 "|experiment3|SEVEN_SEGMENT_N_O[7][2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[7\]\[3\] VCC " "Pin \"SEVEN_SEGMENT_N_O\[7\]\[3\]\" is stuck at VCC" {  } { { "experiment3.v" "" { Text "/home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment3/experiment3.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1381882207680 "|experiment3|SEVEN_SEGMENT_N_O[7][3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[7\]\[4\] VCC " "Pin \"SEVEN_SEGMENT_N_O\[7\]\[4\]\" is stuck at VCC" {  } { { "experiment3.v" "" { Text "/home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment3/experiment3.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1381882207680 "|experiment3|SEVEN_SEGMENT_N_O[7][4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[7\]\[5\] VCC " "Pin \"SEVEN_SEGMENT_N_O\[7\]\[5\]\" is stuck at VCC" {  } { { "experiment3.v" "" { Text "/home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment3/experiment3.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1381882207680 "|experiment3|SEVEN_SEGMENT_N_O[7][5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[7\]\[6\] VCC " "Pin \"SEVEN_SEGMENT_N_O\[7\]\[6\]\" is stuck at VCC" {  } { { "experiment3.v" "" { Text "/home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment3/experiment3.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1381882207680 "|experiment3|SEVEN_SEGMENT_N_O[7][6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_GREEN_O\[8\] GND " "Pin \"LED_GREEN_O\[8\]\" is stuck at GND" {  } { { "experiment3.v" "" { Text "/home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment3/experiment3.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1381882207680 "|experiment3|LED_GREEN_O[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_TX_O VCC " "Pin \"UART_TX_O\" is stuck at VCC" {  } { { "experiment3.v" "" { Text "/home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment3/experiment3.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1381882207680 "|experiment3|UART_TX_O"} { "Warning" "WMLS_MLS_STUCK_PIN" "TD_RESET VCC " "Pin \"TD_RESET\" is stuck at VCC" {  } { { "experiment3.v" "" { Text "/home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment3/experiment3.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1381882207680 "|experiment3|TD_RESET"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1381882207680 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "12 " "12 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "" 0 -1 1381882207872 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1381882208043 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1381882208043 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "19 " "Design contains 19 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PUSH_BUTTON_I\[0\] " "No output dependent on input pin \"PUSH_BUTTON_I\[0\]\"" {  } { { "experiment3.v" "" { Text "/home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment3/experiment3.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1381882208090 "|experiment3|PUSH_BUTTON_I[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PUSH_BUTTON_I\[1\] " "No output dependent on input pin \"PUSH_BUTTON_I\[1\]\"" {  } { { "experiment3.v" "" { Text "/home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment3/experiment3.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1381882208090 "|experiment3|PUSH_BUTTON_I[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PUSH_BUTTON_I\[2\] " "No output dependent on input pin \"PUSH_BUTTON_I\[2\]\"" {  } { { "experiment3.v" "" { Text "/home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment3/experiment3.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1381882208090 "|experiment3|PUSH_BUTTON_I[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PUSH_BUTTON_I\[3\] " "No output dependent on input pin \"PUSH_BUTTON_I\[3\]\"" {  } { { "experiment3.v" "" { Text "/home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment3/experiment3.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1381882208090 "|experiment3|PUSH_BUTTON_I[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[2\] " "No output dependent on input pin \"SWITCH_I\[2\]\"" {  } { { "experiment3.v" "" { Text "/home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment3/experiment3.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1381882208090 "|experiment3|SWITCH_I[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[3\] " "No output dependent on input pin \"SWITCH_I\[3\]\"" {  } { { "experiment3.v" "" { Text "/home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment3/experiment3.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1381882208090 "|experiment3|SWITCH_I[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[4\] " "No output dependent on input pin \"SWITCH_I\[4\]\"" {  } { { "experiment3.v" "" { Text "/home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment3/experiment3.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1381882208090 "|experiment3|SWITCH_I[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[5\] " "No output dependent on input pin \"SWITCH_I\[5\]\"" {  } { { "experiment3.v" "" { Text "/home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment3/experiment3.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1381882208090 "|experiment3|SWITCH_I[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[6\] " "No output dependent on input pin \"SWITCH_I\[6\]\"" {  } { { "experiment3.v" "" { Text "/home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment3/experiment3.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1381882208090 "|experiment3|SWITCH_I[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[7\] " "No output dependent on input pin \"SWITCH_I\[7\]\"" {  } { { "experiment3.v" "" { Text "/home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment3/experiment3.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1381882208090 "|experiment3|SWITCH_I[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[8\] " "No output dependent on input pin \"SWITCH_I\[8\]\"" {  } { { "experiment3.v" "" { Text "/home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment3/experiment3.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1381882208090 "|experiment3|SWITCH_I[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[9\] " "No output dependent on input pin \"SWITCH_I\[9\]\"" {  } { { "experiment3.v" "" { Text "/home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment3/experiment3.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1381882208090 "|experiment3|SWITCH_I[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[10\] " "No output dependent on input pin \"SWITCH_I\[10\]\"" {  } { { "experiment3.v" "" { Text "/home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment3/experiment3.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1381882208090 "|experiment3|SWITCH_I[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[11\] " "No output dependent on input pin \"SWITCH_I\[11\]\"" {  } { { "experiment3.v" "" { Text "/home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment3/experiment3.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1381882208090 "|experiment3|SWITCH_I[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[12\] " "No output dependent on input pin \"SWITCH_I\[12\]\"" {  } { { "experiment3.v" "" { Text "/home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment3/experiment3.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1381882208090 "|experiment3|SWITCH_I[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[13\] " "No output dependent on input pin \"SWITCH_I\[13\]\"" {  } { { "experiment3.v" "" { Text "/home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment3/experiment3.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1381882208090 "|experiment3|SWITCH_I[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[14\] " "No output dependent on input pin \"SWITCH_I\[14\]\"" {  } { { "experiment3.v" "" { Text "/home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment3/experiment3.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1381882208090 "|experiment3|SWITCH_I[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[15\] " "No output dependent on input pin \"SWITCH_I\[15\]\"" {  } { { "experiment3.v" "" { Text "/home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment3/experiment3.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1381882208090 "|experiment3|SWITCH_I[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[16\] " "No output dependent on input pin \"SWITCH_I\[16\]\"" {  } { { "experiment3.v" "" { Text "/home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment3/experiment3.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1381882208090 "|experiment3|SWITCH_I[16]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1381882208090 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "238 " "Implemented 238 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "25 " "Implemented 25 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1381882208091 ""} { "Info" "ICUT_CUT_TM_OPINS" "67 " "Implemented 67 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1381882208091 ""} { "Info" "ICUT_CUT_TM_LCELLS" "145 " "Implemented 145 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1381882208091 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "" 0 -1 1381882208091 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1381882208091 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 57 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 57 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "365 " "Peak virtual memory: 365 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1381882208117 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 15 20:10:08 2013 " "Processing ended: Tue Oct 15 20:10:08 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1381882208117 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1381882208117 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1381882208117 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1381882208117 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1381882209788 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Full Version " "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1381882209791 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 15 20:10:09 2013 " "Processing started: Tue Oct 15 20:10:09 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1381882209791 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1381882209791 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off experiment3 -c experiment3 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off experiment3 -c experiment3" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1381882209792 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1381882209899 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "experiment3 EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"experiment3\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1381882210010 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1381882210068 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1381882210068 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "UART_clock:UART_clock_inst\|altpll:altpll_component\|pll Cyclone II PLL " "Implemented PLL \"UART_clock:UART_clock_inst\|altpll:altpll_component\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "UART_clock:UART_clock_inst\|altpll:altpll_component\|_clk0 32 15 0 0 " "Implementing clock multiplication of 32, clock division of 15, and phase shift of 0 degrees (0 ps) for UART_clock:UART_clock_inst\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "/tools/altera/12.0/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1381882210121 ""}  } { { "altpll.tdf" "" { Text "/tools/altera/12.0/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1 1381882210121 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1381882210290 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1381882210897 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1381882210897 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1381882210897 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "/tools/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/altera/12.0/quartus/linux/pin_planner.ppl" { ~ASDO~ } } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment3/" { { 0 { 0 ""} 0 442 7904 8816 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1381882210903 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "/tools/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/altera/12.0/quartus/linux/pin_planner.ppl" { ~nCSO~ } } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment3/" { { 0 { 0 ""} 0 443 7904 8816 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1381882210903 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "/tools/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/altera/12.0/quartus/linux/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment3/" { { 0 { 0 ""} 0 444 7904 8816 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1381882210903 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1381882210903 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "4 92 " "No exact pin location assignment(s) for 4 pins of 92 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PUSH_BUTTON_I\[0\] " "Pin PUSH_BUTTON_I\[0\] not assigned to an exact location on the device" {  } { { "/tools/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/altera/12.0/quartus/linux/pin_planner.ppl" { PUSH_BUTTON_I[0] } } } { "experiment3.v" "" { Text "/home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment3/experiment3.v" 22 0 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { PUSH_BUTTON_I[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment3/" { { 0 { 0 ""} 0 84 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1381882210975 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PUSH_BUTTON_I\[1\] " "Pin PUSH_BUTTON_I\[1\] not assigned to an exact location on the device" {  } { { "/tools/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/altera/12.0/quartus/linux/pin_planner.ppl" { PUSH_BUTTON_I[1] } } } { "experiment3.v" "" { Text "/home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment3/experiment3.v" 22 0 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { PUSH_BUTTON_I[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment3/" { { 0 { 0 ""} 0 85 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1381882210975 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PUSH_BUTTON_I\[2\] " "Pin PUSH_BUTTON_I\[2\] not assigned to an exact location on the device" {  } { { "/tools/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/altera/12.0/quartus/linux/pin_planner.ppl" { PUSH_BUTTON_I[2] } } } { "experiment3.v" "" { Text "/home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment3/experiment3.v" 22 0 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { PUSH_BUTTON_I[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment3/" { { 0 { 0 ""} 0 86 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1381882210975 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PUSH_BUTTON_I\[3\] " "Pin PUSH_BUTTON_I\[3\] not assigned to an exact location on the device" {  } { { "/tools/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/altera/12.0/quartus/linux/pin_planner.ppl" { PUSH_BUTTON_I[3] } } } { "experiment3.v" "" { Text "/home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment3/experiment3.v" 22 0 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { PUSH_BUTTON_I[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment3/" { { 0 { 0 ""} 0 87 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1381882210975 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1 1381882210975 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "experiment3.sdc " "Synopsys Design Constraints File file not found: 'experiment3.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1381882211072 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1381882211072 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1381882211074 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1 1381882211079 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "UART_clock:UART_clock_inst\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_3) " "Automatically promoted node UART_clock:UART_clock_inst\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G11 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G11" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1381882211100 ""}  } { { "altpll.tdf" "" { Text "/tools/altera/12.0/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { UART_clock:UART_clock_inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment3/" { { 0 { 0 ""} 0 150 7904 8816 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1381882211100 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50_I (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node CLOCK_50_I (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1381882211100 ""}  } { { "/tools/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/altera/12.0/quartus/linux/pin_planner.ppl" { CLOCK_50_I } } } { "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "CLOCK_50_I" } } } } { "experiment3.v" "" { Text "/home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment3/experiment3.v" 19 0 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { CLOCK_50_I } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment3/" { { 0 { 0 ""} 0 116 7904 8816 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1381882211100 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1381882211186 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1381882211187 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1381882211187 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1381882211189 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1381882211190 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1381882211190 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1381882211208 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1381882211208 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1381882211208 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "4 unused 3.3V 4 0 0 " "Number of I/O pins in group: 4 (unused VREF, 3.3V VCCIO, 4 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "" 0 -1 1381882211217 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1 1381882211217 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1381882211217 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 24 40 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 24 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1381882211220 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 15 44 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 15 total pin(s) used --  44 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1381882211220 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 3 53 " "I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 3 total pin(s) used --  53 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1381882211220 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 2 56 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1381882211220 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 3.3V 4 61 " "I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 4 total pin(s) used --  61 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1381882211220 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 23 36 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 23 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1381882211220 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 10 48 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 10 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1381882211220 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 10 46 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 10 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1381882211220 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1381882211220 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1 1381882211220 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1381882211246 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1381882212603 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1381882212802 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1381882212812 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1381882214244 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1381882214244 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1381882214864 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X55_Y0 X65_Y11 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X55_Y0 to location X65_Y11" {  } { { "loc" "" { Generic "/home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment3/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X55_Y0 to location X65_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X55_Y0 to location X65_Y11"} 55 0 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1381882216283 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1381882216283 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1381882217162 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1381882217165 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1381882217165 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1381882217183 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1381882217373 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1381882217407 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1381882217605 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1 1381882218259 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment3/experiment3.fit.smsg " "Generated suppressed messages file /home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment3/experiment3.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1381882218384 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "504 " "Peak virtual memory: 504 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1381882218535 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 15 20:10:18 2013 " "Processing ended: Tue Oct 15 20:10:18 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1381882218535 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1381882218535 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1381882218535 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1381882218535 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1381882220685 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Full Version " "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1381882220686 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 15 20:10:20 2013 " "Processing started: Tue Oct 15 20:10:20 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1381882220686 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1381882220686 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta experiment3 -c experiment3 " "Command: quartus_sta experiment3 -c experiment3" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1381882220686 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "" 0 0 1381882220754 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1381882220875 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1381882220933 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1381882220933 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1381882220967 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Full Version " "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1381882220970 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 15 20:10:20 2013 " "Processing started: Tue Oct 15 20:10:20 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1381882220970 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1381882220970 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off experiment3 -c experiment3 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off experiment3 -c experiment3" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1381882220971 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "experiment3.sdc " "Synopsys Design Constraints File file not found: 'experiment3.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1381882221093 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1381882221094 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 37.037 -waveform \{0.000 18.518\} -name CLOCK_27_I CLOCK_27_I " "create_clock -period 37.037 -waveform \{0.000 18.518\} -name CLOCK_27_I CLOCK_27_I" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1381882221095 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{UART_clock_inst\|altpll_component\|pll\|inclk\[0\]\} -divide_by 15 -multiply_by 32 -duty_cycle 50.00 -name \{UART_clock_inst\|altpll_component\|pll\|clk\[0\]\} \{UART_clock_inst\|altpll_component\|pll\|clk\[0\]\} " "create_generated_clock -source \{UART_clock_inst\|altpll_component\|pll\|inclk\[0\]\} -divide_by 15 -multiply_by 32 -duty_cycle 50.00 -name \{UART_clock_inst\|altpll_component\|pll\|clk\[0\]\} \{UART_clock_inst\|altpll_component\|pll\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1381882221095 ""}  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1381882221095 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1381882221095 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50_I CLOCK_50_I " "create_clock -period 1.000 -name CLOCK_50_I CLOCK_50_I" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1381882221096 ""}  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1381882221096 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1381882221103 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "" 0 0 1381882221113 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1381882221122 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.214 " "Worst-case setup slack is -2.214" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1381882221123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1381882221123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.214       -61.733 CLOCK_50_I  " "   -2.214       -61.733 CLOCK_50_I " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1381882221123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.094         0.000 UART_clock_inst\|altpll_component\|pll\|clk\[0\]  " "   14.094         0.000 UART_clock_inst\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1381882221123 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1381882221123 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.391 " "Worst-case hold slack is 0.391" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1381882221126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1381882221126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 CLOCK_50_I  " "    0.391         0.000 CLOCK_50_I " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1381882221126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 UART_clock_inst\|altpll_component\|pll\|clk\[0\]  " "    0.391         0.000 UART_clock_inst\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1381882221126 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1381882221126 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1381882221127 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1381882221128 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1381882221129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1381882221129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -41.380 CLOCK_50_I  " "   -1.380       -41.380 CLOCK_50_I " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1381882221129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.680         0.000 UART_clock_inst\|altpll_component\|pll\|clk\[0\]  " "    7.680         0.000 UART_clock_inst\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1381882221129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.518         0.000 CLOCK_27_I  " "   18.518         0.000 CLOCK_27_I " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1381882221129 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1381882221129 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1381882221201 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "" 0 0 1381882221203 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1381882221229 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.523 " "Worst-case setup slack is -0.523" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1381882221232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1381882221232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.523       -12.159 CLOCK_50_I  " "   -0.523       -12.159 CLOCK_50_I " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1381882221232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.905         0.000 UART_clock_inst\|altpll_component\|pll\|clk\[0\]  " "   15.905         0.000 UART_clock_inst\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1381882221232 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1381882221232 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.215 " "Worst-case hold slack is 0.215" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1381882221249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1381882221249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 CLOCK_50_I  " "    0.215         0.000 CLOCK_50_I " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1381882221249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 UART_clock_inst\|altpll_component\|pll\|clk\[0\]  " "    0.215         0.000 UART_clock_inst\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1381882221249 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1381882221249 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1381882221254 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1381882221259 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1381882221264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1381882221264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -41.380 CLOCK_50_I  " "   -1.380       -41.380 CLOCK_50_I " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1381882221264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.680         0.000 UART_clock_inst\|altpll_component\|pll\|clk\[0\]  " "    7.680         0.000 UART_clock_inst\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1381882221264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.518         0.000 CLOCK_27_I  " "   18.518         0.000 CLOCK_27_I " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1381882221264 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1381882221264 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1381882221379 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1381882221411 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1381882221412 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 3 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "330 " "Peak virtual memory: 330 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1381882221501 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 15 20:10:21 2013 " "Processing ended: Tue Oct 15 20:10:21 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1381882221501 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1381882221501 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1381882221501 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1381882221501 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1 1381882222704 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1 1381882222776 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "358 " "Peak virtual memory: 358 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1381882223400 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 15 20:10:23 2013 " "Processing ended: Tue Oct 15 20:10:23 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1381882223400 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1381882223400 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1381882223400 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1381882223400 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1381882225603 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Full Version " "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1381882225606 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 15 20:10:25 2013 " "Processing started: Tue Oct 15 20:10:25 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1381882225606 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1381882225606 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off experiment3 -c experiment3 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off experiment3 -c experiment3" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1381882225607 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "experiment3.vho\", \"experiment3_fast.vho experiment3_vhd.sdo experiment3_vhd_fast.sdo /home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment3/simulation/modelsim/ simulation " "Generated files \"experiment3.vho\", \"experiment3_fast.vho\", \"experiment3_vhd.sdo\" and \"experiment3_vhd_fast.sdo\" in directory \"/home/ECE/rodrigvj/Lab 5/Lab 5 Actual/experiment3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "" 0 -1 1381882226170 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "325 " "Peak virtual memory: 325 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1381882226216 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 15 20:10:26 2013 " "Processing ended: Tue Oct 15 20:10:26 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1381882226216 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1381882226216 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1381882226216 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1381882226216 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1 1381882226862 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 63 s " "Quartus II Full Compilation was successful. 0 errors, 63 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1381882226862 ""}
