(pcb "/home/adrien/personal/kicad/projects/blinksy-solo/blinksy-solo.dsn"
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "4.0.2-stable")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  222250 -73660  134620 -73660  134620 -118110  222250 -118110
            222250 -73660  222250 -73660)
    )
    (plane GND (polygon B.Cu 0  220980 -116840  135890 -116840  135890 -74930  220980 -74930))
    (via "Via[0-1]_711.2:406.4_um")
    (rule
      (width 304.8)
      (clearance 304.9)
      (clearance 304.9 (type default_smd))
      (clearance 76.2 (type smd_smd))
    )
  )
  (placement
    (component Capacitors_ThroughHole:C_Radial_D13_L25_P5
      (place C1 147240 -86360 front 180 (PN 1000uF))
    )
    (component Pin_Headers:Pin_Header_Straight_1x03
      (place P1 214630 -78740 front 270 (PN CONN_01X03))
      (place P2 214630 -83820 front 270 (PN CONN_01X03))
      (place P3 214630 -88900 front 270 (PN CONN_01X03))
      (place P4 214630 -93980 front 270 (PN CONN_01X03))
      (place P5 214630 -99060 front 270 (PN CONN_01X03))
      (place P6 214630 -104140 front 270 (PN CONN_01X03))
      (place P7 214630 -109220 front 270 (PN CONN_01X03))
      (place P8 214630 -114300 front 270 (PN CONN_01X03))
    )
    (component Pin_Headers:Pin_Header_Straight_1x06
      (place P9 175260 -78740 front 90 (PN CONN_01X06))
    )
    (component Pin_Headers:Pin_Header_Straight_1x02
      (place P10 147320 -114300 front 270 (PN PWR))
    )
    (component Resistors_ThroughHole:Resistor_Horizontal_RM10mm
      (place R1 193040 -78740 front 0 (PN 100))
      (place R2 193040 -83820 front 0 (PN 100))
      (place R3 193040 -88900 front 0 (PN 100))
      (place R4 193040 -93980 front 0 (PN 100))
      (place R5 193040 -99060 front 0 (PN 100))
      (place R6 193040 -104140 front 0 (PN 100))
      (place R7 193040 -109220 front 0 (PN 100))
      (place R8 193040 -114300 front 0 (PN 100))
    )
    (component "Teensy-3:Teensy-3.1"
      (place U1 154940 -83820 front 270 (PN Teensy_3.1))
    )
    (component "Housings_DIP:DIP-20_W7.62mm"
      (place U2 177800 -91440 front 0 (PN 74HCT245))
    )
    (component Capacitors_ThroughHole:C_Disc_D6_P5
      (place C2 147240 -99060 front 180 (PN 1uF))
      (place C3 147320 -106680 front 180 (PN 0.1uF))
    )
  )
  (library
    (image Capacitors_ThroughHole:C_Radial_D13_L25_P5
      (outline (path signal 150  2575 6500  2575 -6500))
      (outline (path signal 150  2715 6496  2715 -6496))
      (outline (path signal 150  2855 6490  2855 -6490))
      (outline (path signal 150  2995 6481  2995 -6481))
      (outline (path signal 150  3135 6469  3135 -6469))
      (outline (path signal 150  3275 6454  3275 -6454))
      (outline (path signal 150  3415 6435  3415 -6435))
      (outline (path signal 150  3555 6414  3555 -6414))
      (outline (path signal 150  3695 6389  3695 -6389))
      (outline (path signal 150  3835 6361  3835 -6361))
      (outline (path signal 150  3975 6330  3975 -6330))
      (outline (path signal 150  4115 6296  4115 466))
      (outline (path signal 150  4115 -466  4115 -6296))
      (outline (path signal 150  4255 6259  4255 667))
      (outline (path signal 150  4255 -667  4255 -6259))
      (outline (path signal 150  4395 6218  4395 796))
      (outline (path signal 150  4395 -796  4395 -6218))
      (outline (path signal 150  4535 6173  4535 885))
      (outline (path signal 150  4535 -885  4535 -6173))
      (outline (path signal 150  4675 6125  4675 946))
      (outline (path signal 150  4675 -946  4675 -6125))
      (outline (path signal 150  4815 6074  4815 983))
      (outline (path signal 150  4815 -983  4815 -6074))
      (outline (path signal 150  4955 6019  4955 999))
      (outline (path signal 150  4955 -999  4955 -6019))
      (outline (path signal 150  5095 5960  5095 995))
      (outline (path signal 150  5095 -995  5095 -5960))
      (outline (path signal 150  5235 5897  5235 972))
      (outline (path signal 150  5235 -972  5235 -5897))
      (outline (path signal 150  5375 5830  5375 927))
      (outline (path signal 150  5375 -927  5375 -5830))
      (outline (path signal 150  5515 5758  5515 857))
      (outline (path signal 150  5515 -857  5515 -5758))
      (outline (path signal 150  5655 5683  5655 756))
      (outline (path signal 150  5655 -756  5655 -5683))
      (outline (path signal 150  5795 5603  5795 607))
      (outline (path signal 150  5795 -607  5795 -5603))
      (outline (path signal 150  5935 5518  5935 355))
      (outline (path signal 150  5935 -355  5935 -5518))
      (outline (path signal 150  6075 5429  6075 -5429))
      (outline (path signal 150  6215 5334  6215 -5334))
      (outline (path signal 150  6355 5233  6355 -5233))
      (outline (path signal 150  6495 5127  6495 -5127))
      (outline (path signal 150  6635 5015  6635 -5015))
      (outline (path signal 150  6775 4896  6775 -4896))
      (outline (path signal 150  6915 4771  6915 -4771))
      (outline (path signal 150  7055 4637  7055 -4637))
      (outline (path signal 150  7195 4495  7195 -4495))
      (outline (path signal 150  7335 4344  7335 -4344))
      (outline (path signal 150  7475 4183  7475 -4183))
      (outline (path signal 150  7615 4011  7615 -4011))
      (outline (path signal 150  7755 3826  7755 -3826))
      (outline (path signal 150  7895 3625  7895 -3625))
      (outline (path signal 150  8035 3408  8035 -3408))
      (outline (path signal 150  8175 3169  8175 -3169))
      (outline (path signal 150  8315 2904  8315 -2904))
      (outline (path signal 150  8455 2605  8455 -2605))
      (outline (path signal 150  8595 2259  8595 -2259))
      (outline (path signal 150  8735 1837  8735 -1837))
      (outline (path signal 150  8875 1269  8875 -1269))
      (outline (path signal 150  6000 0  5951.06 -309.017  5809.02 -587.785  5587.78 -809.017
            5309.02 -951.057  5000 -1000  4690.98 -951.057  4412.22 -809.017
            4190.98 -587.785  4048.94 -309.017  4000 0  4048.94 309.017
            4190.98 587.785  4412.22 809.017  4690.98 951.057  5000 1000
            5309.02 951.057  5587.78 809.017  5809.02 587.785  5951.06 309.017))
      (outline (path signal 150  9037.5 0  8717.53 -2020.2  7788.95 -3842.65  6342.65 -5288.95
            4520.2 -6217.53  2500 -6537.5  479.801 -6217.53  -1342.65 -5288.95
            -2788.95 -3842.65  -3717.53 -2020.2  -4037.5 0  -3717.53 2020.2
            -2788.95 3842.65  -1342.65 5288.95  479.801 6217.53  2500 6537.5
            4520.2 6217.53  6342.65 5288.95  7788.95 3842.65  8717.53 2020.2))
      (outline (path signal 50  9300 0  8967.18 -2101.32  8001.32 -3996.94  6496.94 -5501.32
            4601.32 -6467.18  2500 -6800  398.684 -6467.18  -1496.94 -5501.32
            -3001.32 -3996.94  -3967.18 -2101.32  -4300 0  -3967.18 2101.32
            -3001.32 3996.94  -1496.94 5501.32  398.684 6467.18  2500 6800
            4601.32 6467.18  6496.94 5501.32  8001.32 3996.94  8967.18 2101.32))
      (pin Rect[A]Pad_1300x1300_um 1 0 0)
      (pin Round[A]Pad_1300_um 2 5000 0)
    )
    (image Pin_Headers:Pin_Header_Straight_1x03
      (outline (path signal 50  -1750 1750  -1750 -6850))
      (outline (path signal 50  1750 1750  1750 -6850))
      (outline (path signal 50  -1750 1750  1750 1750))
      (outline (path signal 50  -1750 -6850  1750 -6850))
      (outline (path signal 150  -1270 -1270  -1270 -6350))
      (outline (path signal 150  -1270 -6350  1270 -6350))
      (outline (path signal 150  1270 -6350  1270 -1270))
      (outline (path signal 150  1550 1550  1550 0))
      (outline (path signal 150  1270 -1270  -1270 -1270))
      (outline (path signal 150  -1550 0  -1550 1550))
      (outline (path signal 150  -1550 1550  1550 1550))
      (pin Rect[A]Pad_2032x1727.2_um 1 0 0)
      (pin Oval[A]Pad_2032x1727.2_um 2 0 -2540)
      (pin Oval[A]Pad_2032x1727.2_um 3 0 -5080)
    )
    (image Pin_Headers:Pin_Header_Straight_1x06
      (outline (path signal 50  -1750 1750  -1750 -14450))
      (outline (path signal 50  1750 1750  1750 -14450))
      (outline (path signal 50  -1750 1750  1750 1750))
      (outline (path signal 50  -1750 -14450  1750 -14450))
      (outline (path signal 150  1270 -1270  1270 -13970))
      (outline (path signal 150  1270 -13970  -1270 -13970))
      (outline (path signal 150  -1270 -13970  -1270 -1270))
      (outline (path signal 150  1550 1550  1550 0))
      (outline (path signal 150  1270 -1270  -1270 -1270))
      (outline (path signal 150  -1550 0  -1550 1550))
      (outline (path signal 150  -1550 1550  1550 1550))
      (pin Rect[A]Pad_2032x1727.2_um 1 0 0)
      (pin Oval[A]Pad_2032x1727.2_um 2 0 -2540)
      (pin Oval[A]Pad_2032x1727.2_um 3 0 -5080)
      (pin Oval[A]Pad_2032x1727.2_um 4 0 -7620)
      (pin Oval[A]Pad_2032x1727.2_um 5 0 -10160)
      (pin Oval[A]Pad_2032x1727.2_um 6 0 -12700)
    )
    (image Pin_Headers:Pin_Header_Straight_1x02
      (outline (path signal 150  1270 -1270  1270 -3810))
      (outline (path signal 150  1550 1550  1550 0))
      (outline (path signal 50  -1750 1750  -1750 -4300))
      (outline (path signal 50  1750 1750  1750 -4300))
      (outline (path signal 50  -1750 1750  1750 1750))
      (outline (path signal 50  -1750 -4300  1750 -4300))
      (outline (path signal 150  1270 -1270  -1270 -1270))
      (outline (path signal 150  -1550 0  -1550 1550))
      (outline (path signal 150  -1550 1550  1550 1550))
      (outline (path signal 150  -1270 -1270  -1270 -3810))
      (outline (path signal 150  -1270 -3810  1270 -3810))
      (pin Rect[A]Pad_2032x2032_um 1 0 0)
      (pin Oval[A]Pad_2032x2032_um 2 0 -2540)
    )
    (image Resistors_ThroughHole:Resistor_Horizontal_RM10mm
      (outline (path signal 50  -1250 1500  11400 1500))
      (outline (path signal 50  -1250 -1500  -1250 1500))
      (outline (path signal 50  11400 1500  11400 -1500))
      (outline (path signal 50  -1250 -1500  11400 -1500))
      (outline (path signal 150  2540 1270  7620 1270))
      (outline (path signal 150  7620 1270  7620 -1270))
      (outline (path signal 150  7620 -1270  2540 -1270))
      (outline (path signal 150  2540 -1270  2540 1270))
      (outline (path signal 150  2540 0  1270 0))
      (outline (path signal 150  7620 0  8890 0))
      (pin Round[A]Pad_1998.98_um 1 0 0)
      (pin Round[A]Pad_1998.98_um 2 10160 0)
    )
    (image "Teensy-3:Teensy-3.1"
      (outline (path signal 150  -2540 12700  27940 12700))
      (outline (path signal 150  27940 12700  27940 2540))
      (outline (path signal 150  27940 2540  -2540 2540))
      (outline (path signal 150  -2540 2540  -2540 12700))
      (pin Round[A]Pad_1900_um 0 0 0)
      (pin Round[A]Pad_1900_um 1 2540 0)
      (pin Round[A]Pad_1900_um 2 5080 0)
      (pin Round[A]Pad_1900_um 3 7620 0)
      (pin Round[A]Pad_1900_um 4 10160 0)
      (pin Round[A]Pad_1900_um 5 12700 0)
      (pin Round[A]Pad_1900_um 6 15240 0)
      (pin Round[A]Pad_1900_um 7 17780 0)
      (pin Round[A]Pad_1900_um 8 20320 0)
      (pin Round[A]Pad_1900_um 9 22860 0)
      (pin Round[A]Pad_1900_um 10 25400 0)
      (pin Round[A]Pad_1900_um 11 27940 0)
      (pin Round[A]Pad_1900_um 12 30480 0)
      (pin Round[A]Pad_1900_um 13 30480 15240)
      (pin Round[A]Pad_1900_um 14 27940 15240)
      (pin Round[A]Pad_1900_um 15 25400 15240)
      (pin Round[A]Pad_1900_um 16 22860 15240)
      (pin Round[A]Pad_1900_um 17 20320 15240)
      (pin Round[A]Pad_1900_um 18 17780 15240)
      (pin Round[A]Pad_1900_um 19 15240 15240)
      (pin Round[A]Pad_1900_um 20 12700 15240)
      (pin Round[A]Pad_1900_um 21 10160 15240)
      (pin Round[A]Pad_1900_um 22 7620 15240)
      (pin Round[A]Pad_1900_um 23 5080 15240)
      (pin Round[A]Pad_1900_um 24 2540 15240)
      (pin Round[A]Pad_1900_um 25 0 15240)
      (pin Round[A]Pad_1900_um 26 -2540 15240)
      (pin Round[A]Pad_1900_um 27 -2540 0)
    )
    (image "Housings_DIP:DIP-20_W7.62mm"
      (outline (path signal 50  -1050 2450  -1050 -25350))
      (outline (path signal 50  8650 2450  8650 -25350))
      (outline (path signal 50  -1050 2450  8650 2450))
      (outline (path signal 50  -1050 -25350  8650 -25350))
      (outline (path signal 150  135 2295  135 1025))
      (outline (path signal 150  7485 2295  7485 1025))
      (outline (path signal 150  7485 -25155  7485 -23885))
      (outline (path signal 150  135 -25155  135 -23885))
      (outline (path signal 150  135 2295  7485 2295))
      (outline (path signal 150  135 -25155  7485 -25155))
      (outline (path signal 150  135 1025  -800 1025))
      (pin Oval[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -22860)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -20320)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -17780)
      (pin Oval[A]Pad_1600x1600_um 14 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 15 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 16 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 17 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 18 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 19 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 20 7620 0)
    )
    (image Capacitors_ThroughHole:C_Disc_D6_P5
      (outline (path signal 50  -950 2500  5950 2500))
      (outline (path signal 50  5950 2500  5950 -2500))
      (outline (path signal 50  5950 -2500  -950 -2500))
      (outline (path signal 50  -950 -2500  -950 2500))
      (outline (path signal 150  -500 2250  5500 2250))
      (outline (path signal 150  5500 -2250  -500 -2250))
      (pin Rect[A]Pad_1400x1400_um 1 0 0)
      (pin Round[A]Pad_1400_um 2 5000 0)
    )
    (padstack Round[A]Pad_1300_um
      (shape (circle F.Cu 1300))
      (shape (circle B.Cu 1300))
      (attach off)
    )
    (padstack Round[A]Pad_1400_um
      (shape (circle F.Cu 1400))
      (shape (circle B.Cu 1400))
      (attach off)
    )
    (padstack Round[A]Pad_1900_um
      (shape (circle F.Cu 1900))
      (shape (circle B.Cu 1900))
      (attach off)
    )
    (padstack Round[A]Pad_1998.98_um
      (shape (circle F.Cu 1998.98))
      (shape (circle B.Cu 1998.98))
      (attach off)
    )
    (padstack Oval[A]Pad_1600x1600_um
      (shape (path F.Cu 1600  0 0  0 0))
      (shape (path B.Cu 1600  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_2032x1727.2_um
      (shape (path F.Cu 1727.2  -152.4 0  152.4 0))
      (shape (path B.Cu 1727.2  -152.4 0  152.4 0))
      (attach off)
    )
    (padstack Oval[A]Pad_2032x2032_um
      (shape (path F.Cu 2032  0 0  0 0))
      (shape (path B.Cu 2032  0 0  0 0))
      (attach off)
    )
    (padstack Rect[A]Pad_2032x2032_um
      (shape (rect F.Cu -1016 -1016 1016 1016))
      (shape (rect B.Cu -1016 -1016 1016 1016))
      (attach off)
    )
    (padstack Rect[A]Pad_2032x1727.2_um
      (shape (rect F.Cu -1016 -863.6 1016 863.6))
      (shape (rect B.Cu -1016 -863.6 1016 863.6))
      (attach off)
    )
    (padstack Rect[A]Pad_1300x1300_um
      (shape (rect F.Cu -650 -650 650 650))
      (shape (rect B.Cu -650 -650 650 650))
      (attach off)
    )
    (padstack Rect[A]Pad_1400x1400_um
      (shape (rect F.Cu -700 -700 700 700))
      (shape (rect B.Cu -700 -700 700 700))
      (attach off)
    )
    (padstack "Via[0-1]_711.2:406.4_um"
      (shape (circle F.Cu 711.2))
      (shape (circle B.Cu 711.2))
      (attach off)
    )
  )
  (network
    (net VCC
      (pins C1-1 P1-1 P2-1 P3-1 P4-1 P5-1 P6-1 P7-1 P8-1 P10-1 U1-26 U2-1 U2-20 C2-1
        C3-1)
    )
    (net GND
      (pins C1-2 P1-3 P2-3 P3-3 P4-3 P5-3 P6-3 P7-3 P8-3 P9-1 P10-2 U1-27 U2-10 U2-19
        C2-2 C3-2)
    )
    (net /DIN1
      (pins P1-2 R1-2)
    )
    (net /DIN2
      (pins P2-2 R2-2)
    )
    (net /DIN3
      (pins P3-2 R3-2)
    )
    (net /DIN4
      (pins P4-2 R4-2)
    )
    (net /DIN5
      (pins P5-2 R5-2)
    )
    (net /DIN6
      (pins P6-2 R6-2)
    )
    (net /DIN7
      (pins P7-2 R7-2)
    )
    (net /DIN8
      (pins P8-2 R8-2)
    )
    (net /AUX5
      (pins P9-2 U1-23)
    )
    (net /AUX4
      (pins P9-3 U1-22)
    )
    (net /AUX3
      (pins P9-4 U1-19)
    )
    (net /AUX2
      (pins P9-5 U1-18)
    )
    (net /AUX1
      (pins P9-6 U1-17)
    )
    (net "Net-(R1-Pad1)"
      (pins R1-1 U2-18)
    )
    (net "Net-(R2-Pad1)"
      (pins R2-1 U2-17)
    )
    (net "Net-(R3-Pad1)"
      (pins R3-1 U2-16)
    )
    (net "Net-(R4-Pad1)"
      (pins R4-1 U2-15)
    )
    (net "Net-(R5-Pad1)"
      (pins R5-1 U2-14)
    )
    (net "Net-(R6-Pad1)"
      (pins R6-1 U2-13)
    )
    (net "Net-(R7-Pad1)"
      (pins R7-1 U2-12)
    )
    (net "Net-(R8-Pad1)"
      (pins R8-1 U2-11)
    )
    (net "Net-(U1-Pad0)"
      (pins U1-0)
    )
    (net "Net-(U1-Pad1)"
      (pins U1-1)
    )
    (net /OCTO1
      (pins U1-2 U2-2)
    )
    (net "Net-(U1-Pad3)"
      (pins U1-3)
    )
    (net "Net-(U1-Pad4)"
      (pins U1-4)
    )
    (net /OCTO8
      (pins U1-5 U2-9)
    )
    (net /OCTO5
      (pins U1-6 U2-6)
    )
    (net /OCTO3
      (pins U1-7 U2-4)
    )
    (net /OCTO4
      (pins U1-8 U2-5)
    )
    (net "Net-(U1-Pad9)"
      (pins U1-9)
    )
    (net "Net-(U1-Pad10)"
      (pins U1-10)
    )
    (net "Net-(U1-Pad11)"
      (pins U1-11)
    )
    (net "Net-(U1-Pad12)"
      (pins U1-12)
    )
    (net "Net-(U1-Pad13)"
      (pins U1-13)
    )
    (net /OCTO2
      (pins U1-14 U2-3)
    )
    (net "Net-(U1-Pad15)"
      (pins U1-15 U1-16)
    )
    (net /OCTO6
      (pins U1-20 U2-7)
    )
    (net /OCTO7
      (pins U1-21 U2-8)
    )
    (net "Net-(U1-Pad24)"
      (pins U1-24)
    )
    (net "Net-(U1-Pad25)"
      (pins U1-25)
    )
    (class kicad_default "" /AUX1 /AUX2 /AUX3 /AUX4 /AUX5 /DIN1 /DIN2 /DIN3
      /DIN4 /DIN5 /DIN6 /DIN7 /DIN8 /OCTO1 /OCTO2 /OCTO3 /OCTO4 /OCTO5 /OCTO6
      /OCTO7 /OCTO8 "Net-(R1-Pad1)" "Net-(R2-Pad1)" "Net-(R3-Pad1)" "Net-(R4-Pad1)"
      "Net-(R5-Pad1)" "Net-(R6-Pad1)" "Net-(R7-Pad1)" "Net-(R8-Pad1)" "Net-(U1-Pad0)"
      "Net-(U1-Pad1)" "Net-(U1-Pad10)" "Net-(U1-Pad11)" "Net-(U1-Pad12)" "Net-(U1-Pad13)"
      "Net-(U1-Pad15)" "Net-(U1-Pad24)" "Net-(U1-Pad25)" "Net-(U1-Pad3)" "Net-(U1-Pad4)"
      "Net-(U1-Pad9)"
      (circuit
        (use_via Via[0-1]_711.2:406.4_um)
      )
      (rule
        (width 304.8)
        (clearance 304.9)
      )
    )
    (class POWER GND VCC
      (circuit
        (use_via Via[0-1]_711.2:406.4_um)
      )
      (rule
        (width 914.4)
        (clearance 914.5)
      )
    )
  )
  (wiring
  )
)
