Vivado Simulator 2020.1.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto d6949de4c81443098c8764400bc96eab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot addComplex_tb_behav xil_defaultlib.addComplex_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.bit_propagate
Compiling module xil_defaultlib.Add_1_bit_default
Compiling module xil_defaultlib.addComplex_default
Compiling module xil_defaultlib.addComplex_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot addComplex_tb_behav
