

Microchip Technology PIC18 Macro Assembler V1.44 build -154322312 
                                                                                                           Sat Dec 16 05:50:50 2017


     1                           
     2                           	; Microchip MPLAB XC8 C Compiler V1.44
     3                           	; Copyright (C) 1984-2017 HI-TECH Software
     4                           
     5                           	; Auto-generated runtime startup code for final link stage.
     6                           
     7                           	;
     8                           	; Compiler options:
     9                           	;
    10                           	; --chip=18F25K80 main.c can.c gpio.c -I../includes/
    11                           	;
    12                           
    13                           
    14                           	processor	18F25K80
    15                           
    16                           	GLOBAL	_main,start
    17                           	FNROOT	_main
    18                           
    19  0000                     
    20                           	psect	config,class=CONFIG,delta=1,noexec
    21                           	psect	idloc,class=IDLOC,delta=1,noexec
    22                           	psect	const,class=CONST,delta=1,reloc=2,noexec
    23                           	psect	smallconst,class=SMALLCONST,delta=1,reloc=2,noexec
    24                           	psect	mediumconst,class=MEDIUMCONST,delta=1,reloc=2,noexec
    25                           	psect	rbss,class=COMRAM,space=1,noexec
    26                           	psect	bss,class=RAM,space=1,noexec
    27                           	psect	rdata,class=COMRAM,space=1,noexec
    28                           	psect	irdata,class=CODE,space=0,reloc=2,noexec
    29                           	psect	bss,class=RAM,space=1,noexec
    30                           	psect	data,class=RAM,space=1,noexec
    31                           	psect	idata,class=CODE,space=0,reloc=2,noexec
    32                           	psect	nvrram,class=COMRAM,space=1,noexec
    33                           	psect	nvbit,class=COMRAM,bit,space=1,noexec
    34                           	psect	temp,ovrld,class=COMRAM,space=1,noexec
    35                           	psect	struct,ovrld,class=COMRAM,space=1,noexec
    36                           	psect	rbit,class=COMRAM,bit,space=1,noexec
    37                           	psect	bigbss,class=BIGRAM,space=1,noexec
    38                           	psect	bigdata,class=BIGRAM,space=1,noexec
    39                           	psect	ibigdata,class=CODE,space=0,reloc=2,noexec
    40                           	psect	farbss,class=FARRAM,space=0,reloc=2,delta=1,noexec
    41                           	psect	nvFARRAM,class=FARRAM,space=0,reloc=2,delta=1,noexec
    42                           	psect	fardata,class=FARRAM,space=0,reloc=2,delta=1,noexec
    43                           	psect	ifardata,class=CODE,space=0,reloc=2,delta=1,noexec
    44                           
    45                           	psect	reset_vec,class=CODE,delta=1,reloc=2
    46                           	psect	powerup,class=CODE,delta=1,reloc=2
    47                           	psect	init,class=CODE,delta=1,reloc=2
    48                           	psect	text,class=CODE,delta=1,reloc=2
    49                           GLOBAL	intlevel0,intlevel1,intlevel2
    50                           intlevel0:
    51  000000                     intlevel1:
    52  000000                     intlevel2:
    53  000000                     GLOBAL	intlevel3
    54                           intlevel3:
    55  000000                     	psect	clrtext,class=CODE,delta=1,reloc=2
    56                           
    57                           	psect	intcode,class=CODE,delta=1,reloc=2
    58                           	psect	intcode_body,class=CODE,delta=1,reloc=2
    59                           	psect	intcodelo,class=CODE,delta=1,reloc=2
    60                           	psect	intret,class=CODE,delta=1,reloc=2
    61                           	psect	intentry,class=CODE,delta=1,reloc=2
    62                           	psect	intsave_regs,class=BIGRAM,space=1
    63                           
    64                           	psect	eeprom_data,class=EEDATA,delta=1,noexec
    65                           	psect	smallconst
    66                           	GLOBAL	__smallconst
    67                           __smallconst:
    68  000000                     	psect	mediumconst
    69                           	GLOBAL	__mediumconst
    70                           __mediumconst:
    71  000000                     wreg	EQU	0FE8h
    72  0000                     fsr0l	EQU	0FE9h
    73  0000                     fsr0h	EQU	0FEAh
    74  0000                     fsr1l	EQU	0FE1h
    75  0000                     fsr1h	EQU	0FE2h
    76  0000                     fsr2l	EQU	0FD9h
    77  0000                     fsr2h	EQU	0FDAh
    78  0000                     postinc0	EQU	0FEEh
    79  0000                     postdec0	EQU	0FEDh
    80  0000                     postinc1	EQU	0FE6h
    81  0000                     postdec1	EQU	0FE5h
    82  0000                     postinc2	EQU	0FDEh
    83  0000                     postdec2	EQU	0FDDh
    84  0000                     tblptrl	EQU	0FF6h
    85  0000                     tblptrh	EQU	0FF7h
    86  0000                     tblptru	EQU	0FF8h
    87  0000                     tablat		EQU	0FF5h
    88  0000                     
    89                           	PSECT	ramtop,class=RAM,noexec
    90                           	GLOBAL	__S1			; top of RAM usage
    91                           	GLOBAL	__ramtop
    92                           	GLOBAL	__LRAM,__HRAM
    93                           __ramtop:
    94  000F00                     
    95                           	psect	reset_vec
    96                           reset_vec:
    97  000000                     	; No powerup routine
    98                           	; No interrupt routine
    99                           	GLOBAL __accesstop
   100                           __accesstop EQU 96
   101  0000                     
   102                           ;Initialize the stack pointer (FSR1)
   103                           	global stacklo, stackhi
   104                           	stacklo	equ	060h
   105  0000                     	stackhi	equ	0E40h
   106  0000                     
   107                           
   108                           	psect	stack,class=STACK,space=2,noexec
   109                           	global ___sp,___inthi_sp,___intlo_sp
   110                           ___sp:
   111  000000                     ___inthi_sp:
   112  000000                     ___intlo_sp:
   113  000000                     
   114                           
   115                           
   116                           	psect	init
   117                           start:
   118  000000                     	global start_initialization
   119                           	goto start_initialization	;jump to C runtime clear & initialization
   120  000000  EFEA  F03F         
   121                           ; Config register CONFIG1L @ 0x300000
   122                           ;	VREG Sleep Enable bit
   123                           ;	RETEN = OFF, Ultra low-power regulator is Disabled (Controlled by REGSLP bit)
   124                           ;	LF-INTOSC Low-power Enable bit
   125                           ;	INTOSCSEL = HIGH, LF-INTOSC in High-power mode during Sleep
   126                           ;	SOSC Power Selection and mode Configuration bits
   127                           ;	SOSCSEL = HIGH, High Power SOSC circuit selected
   128                           ;	Extended Instruction Set
   129                           ;	XINST = OFF, Disabled
   130                           
   131                           	psect	config,class=CONFIG,delta=1,noexec
   132                           		org 0x0
   133  300000                     		db 0x1D
   134  300000  1D                 
   135                           ; Config register CONFIG1H @ 0x300001
   136                           ;	Oscillator
   137                           ;	FOSC = INTIO2, Internal RC oscillator
   138                           ;	PLL x4 Enable bit
   139                           ;	PLLCFG = ON, Enabled
   140                           ;	Fail-Safe Clock Monitor
   141                           ;	FCMEN = OFF, Disabled
   142                           ;	Internal External Oscillator Switch Over Mode
   143                           ;	IESO = OFF, Disabled
   144                           
   145                           	psect	config,class=CONFIG,delta=1,noexec
   146                           		org 0x1
   147  300001                     		db 0x18
   148  300001  18                 
   149                           ; Config register CONFIG2L @ 0x300002
   150                           ;	Power Up Timer
   151                           ;	PWRTEN = OFF, Disabled
   152                           ;	Brown Out Detect
   153                           ;	BOREN = SBORDIS, Enabled in hardware, SBOREN disabled
   154                           ;	Brown-out Reset Voltage bits
   155                           ;	BORV = 3, 1.8V
   156                           ;	BORMV Power level
   157                           ;	BORPWR = ZPBORMV, ZPBORMV instead of BORMV is selected
   158                           
   159                           	psect	config,class=CONFIG,delta=1,noexec
   160                           		org 0x2
   161  300002                     		db 0x7F
   162  300002  7F                 
   163                           ; Config register CONFIG2H @ 0x300003
   164                           ;	Watchdog Timer
   165                           ;	WDTEN = OFF, WDT disabled in hardware; SWDTEN bit disabled
   166                           ;	Watchdog Postscaler
   167                           ;	WDTPS = 1048576, 1:1048576
   168                           
   169                           	psect	config,class=CONFIG,delta=1,noexec
   170                           		org 0x3
   171  300003                     		db 0x7C
   172  300003  7C                 
   173                           ; Padding undefined space
   174                           	psect	config,class=CONFIG,delta=1,noexec
   175                           		org 0x4
   176  300004                     		db 0xFF
   177  300004  FF                 
   178                           ; Config register CONFIG3H @ 0x300005
   179                           ;	ECAN Mux bit
   180                           ;	CANMX = PORTB, ECAN TX and RX pins are located on RB2 and RB3, respectively
   181                           ;	MSSP address masking
   182                           ;	MSSPMSK = MSK7, 7 Bit address masking mode
   183                           ;	Master Clear Enable
   184                           ;	MCLRE = ON, MCLR Enabled, RE3 Disabled
   185                           
   186                           	psect	config,class=CONFIG,delta=1,noexec
   187                           		org 0x5
   188  300005                     		db 0x89
   189  300005  89                 
   190                           ; Config register CONFIG4L @ 0x300006
   191                           ;	Stack Overflow Reset
   192                           ;	STVREN = ON, Enabled
   193                           ;	Boot Block Size
   194                           ;	BBSIZ = BB2K, 2K word Boot Block size
   195                           
   196                           	psect	config,class=CONFIG,delta=1,noexec
   197                           		org 0x6
   198  300006                     		db 0x91
   199  300006  91                 
   200                           ; Padding undefined space
   201                           	psect	config,class=CONFIG,delta=1,noexec
   202                           		org 0x7
   203  300007                     		db 0xFF
   204  300007  FF                 
   205                           ; Config register CONFIG5L @ 0x300008
   206                           ;	Code Protect 00800-01FFF
   207                           ;	CP0 = OFF, Disabled
   208                           ;	Code Protect 02000-03FFF
   209                           ;	CP1 = OFF, Disabled
   210                           ;	Code Protect 04000-05FFF
   211                           ;	CP2 = OFF, Disabled
   212                           ;	Code Protect 06000-07FFF
   213                           ;	CP3 = OFF, Disabled
   214                           
   215                           	psect	config,class=CONFIG,delta=1,noexec
   216                           		org 0x8
   217  300008                     		db 0xF
   218  300008  0F                 
   219                           ; Config register CONFIG5H @ 0x300009
   220                           ;	Code Protect Boot
   221                           ;	CPB = OFF, Disabled
   222                           ;	Data EE Read Protect
   223                           ;	CPD = OFF, Disabled
   224                           
   225                           	psect	config,class=CONFIG,delta=1,noexec
   226                           		org 0x9
   227  300009                     		db 0xC0
   228  300009  C0                 
   229                           ; Config register CONFIG6L @ 0x30000A
   230                           ;	Table Write Protect 00800-01FFF
   231                           ;	WRT0 = OFF, Disabled
   232                           ;	Table Write Protect 02000-03FFF
   233                           ;	WRT1 = OFF, Disabled
   234                           ;	Table Write Protect 04000-05FFF
   235                           ;	WRT2 = OFF, Disabled
   236                           ;	Table Write Protect 06000-07FFF
   237                           ;	WRT3 = OFF, Disabled
   238                           
   239                           	psect	config,class=CONFIG,delta=1,noexec
   240                           		org 0xA
   241  30000A                     		db 0xF
   242  30000A  0F                 
   243                           ; Config register CONFIG6H @ 0x30000B
   244                           ;	Config. Write Protect
   245                           ;	WRTC = OFF, Disabled
   246                           ;	Table Write Protect Boot
   247                           ;	WRTB = OFF, Disabled
   248                           ;	Data EE Write Protect
   249                           ;	WRTD = OFF, Disabled
   250                           
   251                           	psect	config,class=CONFIG,delta=1,noexec
   252                           		org 0xB
   253  30000B                     		db 0xE0
   254  30000B  E0                 
   255                           ; Config register CONFIG7L @ 0x30000C
   256                           ;	Table Read Protect 00800-01FFF
   257                           ;	EBTR0 = OFF, Disabled
   258                           ;	Table Read Protect 02000-03FFF
   259                           ;	EBTR1 = OFF, Disabled
   260                           ;	Table Read Protect 04000-05FFF
   261                           ;	EBTR2 = OFF, Disabled
   262                           ;	Table Read Protect 06000-07FFF
   263                           ;	EBTR3 = OFF, Disabled
   264                           
   265                           	psect	config,class=CONFIG,delta=1,noexec
   266                           		org 0xC
   267  30000C                     		db 0xF
   268  30000C  0F                 
   269                           ; Config register CONFIG7H @ 0x30000D
   270                           ;	Table Read Protect Boot
   271                           ;	EBTRB = OFF, Disabled
   272                           
   273                           	psect	config,class=CONFIG,delta=1,noexec
   274                           		org 0xD
   275  30000D                     		db 0x40
   276  30000D  40                 


Microchip Technology PIC18 Macro Assembler V1.44 build -154322312 
Symbol Table                                                                                               Sat Dec 16 05:50:50 2017

                __S1 0008                 ___sp 0000                 _main 7FDA                 start 0000  
              __HRAM 0000                __LRAM 0001         __mediumconst 0000               stackhi 000E40  
             stacklo 000060           __accesstop 000060           ___inthi_sp 0000           ___intlo_sp 0000  
            __ramtop 0F00  start_initialization 7FD4          __smallconst 0000             intlevel0 0000  
           intlevel1 0000             intlevel2 0000             intlevel3 0000             reset_vec 0000  
