# Memory Designs

This folder contains Verilog implementations of various memory-related and sequence generation designs.

## Included Designs

### ðŸ”¹ LFSR (Linear Feedback Shift Register)
LFSR is used for pseudo-random number generation.

- Feedback-based shift register
- Used in cryptography and testing applications
- Generates repeating binary sequences

---

### ðŸ”¹ RAM (Random Access Memory)
Implementation of basic RAM in Verilog.

- Read and Write operations
- Address-based data access
- Synchronous design

---

### ðŸ”¹ ROM (Read Only Memory)
Implementation of ROM in Verilog.

- Predefined stored data
- Read-only access
- Address-based output

---

### ðŸ”¹ FIFO (First In First Out)
Implementation of FIFO memory structure.

- Data stored in queue format
- Write and Read control signals
- Useful in buffering and data transfer systems

---

## Features
- Clock-driven synchronous design
- Reset functionality
- Simulation and Synthesis verified

---

## Files Included
Each project contains:
- Verilog Design File (.v)
- Testbench File
- Simulation Output
- Synthesis Output

---

Tool Used:
- Xilinx Vivado
