
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.111618                       # Number of seconds simulated
sim_ticks                                111617662000                       # Number of ticks simulated
final_tick                               111617662000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                2248302                       # Simulator instruction rate (inst/s)
host_op_rate                                  2953174                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              741105044                       # Simulator tick rate (ticks/s)
host_mem_usage                                8754000                       # Number of bytes of host memory used
host_seconds                                   150.61                       # Real time elapsed on the host
sim_insts                                   338616156                       # Number of instructions simulated
sim_ops                                     444776856                       # Number of ops (including micro ops) simulated
system.mem_ctrls.bytes_read::cpu0.inst      704833196                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data      108386872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst      670456508                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data      145087485                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1628764061                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst    704833196                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst    670456508                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total    1375289704                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::cpu0.data     79913135                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu1.data    112987224                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       192900359                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.inst       176208299                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data        27874406                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst       164025542                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data        36271872                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total           404380119                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::cpu0.data       20427052                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu1.data       28246806                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total           48673858                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst        6314710265                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data         971054850                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst        6006724169                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data        1299861352                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total           14592350635                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst   6314710265                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst   6006724169                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total      12321434434                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu0.data        715954210                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu1.data       1012270119                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1728224329                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst       6314710265                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data       1687009060                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst       6006724169                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data       2312131471                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total          16320574964                       # Total bandwidth to/from this memory (bytes/s)
system.membus.throughput                  16320596968                       # Throughput (bytes/s)
system.membus.data_through_bus             1821666876                       # Total data (bytes)
system.membus.snoop_data_through_bus                0                       # Total snoop data (bytes)
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.workload.num_syscalls             1378446                       # Number of system calls
system.cpu0.numCycles                       223235325                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                  176178228                       # Number of instructions committed
system.cpu0.committedOps                    223205254                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses            198005542                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses               1454748                       # Number of float alu accesses
system.cpu0.num_func_calls                    9783510                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts     27618525                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                   198005542                       # number of integer instructions
system.cpu0.num_fp_insts                      1454748                       # number of float instructions
system.cpu0.num_int_register_reads          980166615                       # number of times the integer registers were read
system.cpu0.num_int_register_writes         248531863                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads             2675292                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes            1826722                       # number of times the floating registers were written
system.cpu0.num_mem_refs                     53539040                       # number of memory refs
system.cpu0.num_load_insts                   31985633                       # Number of load instructions
system.cpu0.num_store_insts                  21553407                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                 223235325                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                       223473562                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                  162437928                       # Number of instructions committed
system.cpu1.committedOps                    221571602                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses            202815229                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                    16                       # Number of float alu accesses
system.cpu1.num_func_calls                   20162293                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts     21460106                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                   202815229                       # number of integer instructions
system.cpu1.num_fp_insts                           16                       # number of float instructions
system.cpu1.num_int_register_reads          960242301                       # number of times the integer registers were read
system.cpu1.num_int_register_writes         206718209                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                  16                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                     64486492                       # number of memory refs
system.cpu1.num_load_insts                   36270871                       # Number of load instructions
system.cpu1.num_store_insts                  28215621                       # Number of store instructions
system.cpu1.num_idle_cycles              76189.222887                       # Number of idle cycles
system.cpu1.num_busy_cycles              223397372.777113                       # Number of busy cycles
system.cpu1.not_idle_fraction                0.999659                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                    0.000341                       # Percentage of idle cycles

---------- End Simulation Statistics   ----------
