<!-- HTML header for doxygen 1.8.11-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>MAX32665 SDK Documentation: RPU_SRAM5</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 44px;">
  <td id="projectlogo" style="vertical-align:middle"><img alt="Logo" style="width:144px;height:63px;" src="MI_Logo_Small_Pos_RGB_150dpi.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">MAX32665 SDK Documentation
   &#160;<span id="projectnumber">0.2</span>
   </div>
   <div id="projectbrief">Software Development Kit Overview and API Documentation</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li class="current"><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group__RPU__SRAM5.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">RPU_SRAM5<div class="ingroups"><a class="el" href="group__rpu.html">Resource Protection Unit</a> &raquo; <a class="el" href="group__rpu__registers.html">RPU_Registers</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>SRAM5 Protection Register.  
<a href="#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga20446b13a2fad3490e634f3c52e67a52"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga20446b13a2fad3490e634f3c52e67a52"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM5.html#ga20446b13a2fad3490e634f3c52e67a52">MXC_F_RPU_SRAM5_DMA0ACNR_POS</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga20446b13a2fad3490e634f3c52e67a52"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM5_DMA0ACNR Position. <br /></td></tr>
<tr class="separator:ga20446b13a2fad3490e634f3c52e67a52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa37519d589638696237ab14d4e240c6f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa37519d589638696237ab14d4e240c6f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM5.html#gaa37519d589638696237ab14d4e240c6f">MXC_F_RPU_SRAM5_DMA0ACNR</a>&#160;&#160;&#160;((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM5_DMA0ACNR_POS))</td></tr>
<tr class="memdesc:gaa37519d589638696237ab14d4e240c6f"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM5_DMA0ACNR Mask. <br /></td></tr>
<tr class="separator:gaa37519d589638696237ab14d4e240c6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6cc51ac34666ea4c1bb2739a6858570"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa6cc51ac34666ea4c1bb2739a6858570"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM5.html#gaa6cc51ac34666ea4c1bb2739a6858570">MXC_F_RPU_SRAM5_DMA0ACNW_POS</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:gaa6cc51ac34666ea4c1bb2739a6858570"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM5_DMA0ACNW Position. <br /></td></tr>
<tr class="separator:gaa6cc51ac34666ea4c1bb2739a6858570"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga710a2d344dcb9963dbd59e699f44f5e1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga710a2d344dcb9963dbd59e699f44f5e1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM5.html#ga710a2d344dcb9963dbd59e699f44f5e1">MXC_F_RPU_SRAM5_DMA0ACNW</a>&#160;&#160;&#160;((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM5_DMA0ACNW_POS))</td></tr>
<tr class="memdesc:ga710a2d344dcb9963dbd59e699f44f5e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM5_DMA0ACNW Mask. <br /></td></tr>
<tr class="separator:ga710a2d344dcb9963dbd59e699f44f5e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19274328b5b59cfd54cfe63f390793f5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga19274328b5b59cfd54cfe63f390793f5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM5.html#ga19274328b5b59cfd54cfe63f390793f5">MXC_F_RPU_SRAM5_DMA1ACNR_POS</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:ga19274328b5b59cfd54cfe63f390793f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM5_DMA1ACNR Position. <br /></td></tr>
<tr class="separator:ga19274328b5b59cfd54cfe63f390793f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29ab5a59d428c62a874e7f544cef8d91"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga29ab5a59d428c62a874e7f544cef8d91"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM5.html#ga29ab5a59d428c62a874e7f544cef8d91">MXC_F_RPU_SRAM5_DMA1ACNR</a>&#160;&#160;&#160;((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM5_DMA1ACNR_POS))</td></tr>
<tr class="memdesc:ga29ab5a59d428c62a874e7f544cef8d91"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM5_DMA1ACNR Mask. <br /></td></tr>
<tr class="separator:ga29ab5a59d428c62a874e7f544cef8d91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69b7dd2bb42251a817ee446badf082e3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga69b7dd2bb42251a817ee446badf082e3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM5.html#ga69b7dd2bb42251a817ee446badf082e3">MXC_F_RPU_SRAM5_DMA1ACNW_POS</a>&#160;&#160;&#160;3</td></tr>
<tr class="memdesc:ga69b7dd2bb42251a817ee446badf082e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM5_DMA1ACNW Position. <br /></td></tr>
<tr class="separator:ga69b7dd2bb42251a817ee446badf082e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1090ee625d08d0d584ef1d39b900b719"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1090ee625d08d0d584ef1d39b900b719"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM5.html#ga1090ee625d08d0d584ef1d39b900b719">MXC_F_RPU_SRAM5_DMA1ACNW</a>&#160;&#160;&#160;((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM5_DMA1ACNW_POS))</td></tr>
<tr class="memdesc:ga1090ee625d08d0d584ef1d39b900b719"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM5_DMA1ACNW Mask. <br /></td></tr>
<tr class="separator:ga1090ee625d08d0d584ef1d39b900b719"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59fc03b85712166155a3ec902573cc5e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga59fc03b85712166155a3ec902573cc5e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM5.html#ga59fc03b85712166155a3ec902573cc5e">MXC_F_RPU_SRAM5_USBACNR_POS</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:ga59fc03b85712166155a3ec902573cc5e"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM5_USBACNR Position. <br /></td></tr>
<tr class="separator:ga59fc03b85712166155a3ec902573cc5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9544bbd4b9ca22c1be305fad496373af"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9544bbd4b9ca22c1be305fad496373af"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM5.html#ga9544bbd4b9ca22c1be305fad496373af">MXC_F_RPU_SRAM5_USBACNR</a>&#160;&#160;&#160;((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM5_USBACNR_POS))</td></tr>
<tr class="memdesc:ga9544bbd4b9ca22c1be305fad496373af"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM5_USBACNR Mask. <br /></td></tr>
<tr class="separator:ga9544bbd4b9ca22c1be305fad496373af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga621bffab259edf59dfb0157b5eaac17b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga621bffab259edf59dfb0157b5eaac17b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM5.html#ga621bffab259edf59dfb0157b5eaac17b">MXC_F_RPU_SRAM5_USBACNW_POS</a>&#160;&#160;&#160;5</td></tr>
<tr class="memdesc:ga621bffab259edf59dfb0157b5eaac17b"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM5_USBACNW Position. <br /></td></tr>
<tr class="separator:ga621bffab259edf59dfb0157b5eaac17b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3efcaf90dc8be3e1dd5e6b423bf855bd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3efcaf90dc8be3e1dd5e6b423bf855bd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM5.html#ga3efcaf90dc8be3e1dd5e6b423bf855bd">MXC_F_RPU_SRAM5_USBACNW</a>&#160;&#160;&#160;((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM5_USBACNW_POS))</td></tr>
<tr class="memdesc:ga3efcaf90dc8be3e1dd5e6b423bf855bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM5_USBACNW Mask. <br /></td></tr>
<tr class="separator:ga3efcaf90dc8be3e1dd5e6b423bf855bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9b3153048fa1f8381a05e268ead1056"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa9b3153048fa1f8381a05e268ead1056"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM5.html#gaa9b3153048fa1f8381a05e268ead1056">MXC_F_RPU_SRAM5_SYS0ACNR_POS</a>&#160;&#160;&#160;6</td></tr>
<tr class="memdesc:gaa9b3153048fa1f8381a05e268ead1056"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM5_SYS0ACNR Position. <br /></td></tr>
<tr class="separator:gaa9b3153048fa1f8381a05e268ead1056"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga772f1392db8e08a1618108ade5e0cba9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga772f1392db8e08a1618108ade5e0cba9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM5.html#ga772f1392db8e08a1618108ade5e0cba9">MXC_F_RPU_SRAM5_SYS0ACNR</a>&#160;&#160;&#160;((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM5_SYS0ACNR_POS))</td></tr>
<tr class="memdesc:ga772f1392db8e08a1618108ade5e0cba9"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM5_SYS0ACNR Mask. <br /></td></tr>
<tr class="separator:ga772f1392db8e08a1618108ade5e0cba9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fedf34db7386ce3fe86b4901fefc48d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5fedf34db7386ce3fe86b4901fefc48d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM5.html#ga5fedf34db7386ce3fe86b4901fefc48d">MXC_F_RPU_SRAM5_SYS0ACNW_POS</a>&#160;&#160;&#160;7</td></tr>
<tr class="memdesc:ga5fedf34db7386ce3fe86b4901fefc48d"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM5_SYS0ACNW Position. <br /></td></tr>
<tr class="separator:ga5fedf34db7386ce3fe86b4901fefc48d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca9d4c6571db249897743e56ff252a3e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaca9d4c6571db249897743e56ff252a3e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM5.html#gaca9d4c6571db249897743e56ff252a3e">MXC_F_RPU_SRAM5_SYS0ACNW</a>&#160;&#160;&#160;((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM5_SYS0ACNW_POS))</td></tr>
<tr class="memdesc:gaca9d4c6571db249897743e56ff252a3e"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM5_SYS0ACNW Mask. <br /></td></tr>
<tr class="separator:gaca9d4c6571db249897743e56ff252a3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5c01e9686faa3caeb77e42846087a67"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad5c01e9686faa3caeb77e42846087a67"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM5.html#gad5c01e9686faa3caeb77e42846087a67">MXC_F_RPU_SRAM5_SYS1ACNR_POS</a>&#160;&#160;&#160;8</td></tr>
<tr class="memdesc:gad5c01e9686faa3caeb77e42846087a67"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM5_SYS1ACNR Position. <br /></td></tr>
<tr class="separator:gad5c01e9686faa3caeb77e42846087a67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0eb3d0e4e4a7e5ff2fdd1321fd8f358f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0eb3d0e4e4a7e5ff2fdd1321fd8f358f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM5.html#ga0eb3d0e4e4a7e5ff2fdd1321fd8f358f">MXC_F_RPU_SRAM5_SYS1ACNR</a>&#160;&#160;&#160;((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM5_SYS1ACNR_POS))</td></tr>
<tr class="memdesc:ga0eb3d0e4e4a7e5ff2fdd1321fd8f358f"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM5_SYS1ACNR Mask. <br /></td></tr>
<tr class="separator:ga0eb3d0e4e4a7e5ff2fdd1321fd8f358f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb4abffa6c9ced5b03102614f981f213"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabb4abffa6c9ced5b03102614f981f213"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM5.html#gabb4abffa6c9ced5b03102614f981f213">MXC_F_RPU_SRAM5_SYS1ACNW_POS</a>&#160;&#160;&#160;9</td></tr>
<tr class="memdesc:gabb4abffa6c9ced5b03102614f981f213"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM5_SYS1ACNW Position. <br /></td></tr>
<tr class="separator:gabb4abffa6c9ced5b03102614f981f213"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac47a4f71109927dca257f9c7936edb4e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac47a4f71109927dca257f9c7936edb4e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM5.html#gac47a4f71109927dca257f9c7936edb4e">MXC_F_RPU_SRAM5_SYS1ACNW</a>&#160;&#160;&#160;((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM5_SYS1ACNW_POS))</td></tr>
<tr class="memdesc:gac47a4f71109927dca257f9c7936edb4e"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM5_SYS1ACNW Mask. <br /></td></tr>
<tr class="separator:gac47a4f71109927dca257f9c7936edb4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94f438194471e0a2cd557e14ade0b9bb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga94f438194471e0a2cd557e14ade0b9bb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM5.html#ga94f438194471e0a2cd557e14ade0b9bb">MXC_F_RPU_SRAM5_SDMADACNR_POS</a>&#160;&#160;&#160;10</td></tr>
<tr class="memdesc:ga94f438194471e0a2cd557e14ade0b9bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM5_SDMADACNR Position. <br /></td></tr>
<tr class="separator:ga94f438194471e0a2cd557e14ade0b9bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38e1bff96a0f770c82fb7d14cafc2e24"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga38e1bff96a0f770c82fb7d14cafc2e24"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM5.html#ga38e1bff96a0f770c82fb7d14cafc2e24">MXC_F_RPU_SRAM5_SDMADACNR</a>&#160;&#160;&#160;((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM5_SDMADACNR_POS))</td></tr>
<tr class="memdesc:ga38e1bff96a0f770c82fb7d14cafc2e24"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM5_SDMADACNR Mask. <br /></td></tr>
<tr class="separator:ga38e1bff96a0f770c82fb7d14cafc2e24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01bd2807c442f487ca9a62e7f54056b5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga01bd2807c442f487ca9a62e7f54056b5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM5.html#ga01bd2807c442f487ca9a62e7f54056b5">MXC_F_RPU_SRAM5_SDMADACNW_POS</a>&#160;&#160;&#160;11</td></tr>
<tr class="memdesc:ga01bd2807c442f487ca9a62e7f54056b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM5_SDMADACNW Position. <br /></td></tr>
<tr class="separator:ga01bd2807c442f487ca9a62e7f54056b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad07972bac217d97c026818302b2b3379"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad07972bac217d97c026818302b2b3379"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM5.html#gad07972bac217d97c026818302b2b3379">MXC_F_RPU_SRAM5_SDMADACNW</a>&#160;&#160;&#160;((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM5_SDMADACNW_POS))</td></tr>
<tr class="memdesc:gad07972bac217d97c026818302b2b3379"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM5_SDMADACNW Mask. <br /></td></tr>
<tr class="separator:gad07972bac217d97c026818302b2b3379"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f4e3ec42b5c76f80651a440a607e566"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8f4e3ec42b5c76f80651a440a607e566"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM5.html#ga8f4e3ec42b5c76f80651a440a607e566">MXC_F_RPU_SRAM5_SDMAIACNR_POS</a>&#160;&#160;&#160;12</td></tr>
<tr class="memdesc:ga8f4e3ec42b5c76f80651a440a607e566"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM5_SDMAIACNR Position. <br /></td></tr>
<tr class="separator:ga8f4e3ec42b5c76f80651a440a607e566"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab99edc2a88a621f73a83f16782de6700"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab99edc2a88a621f73a83f16782de6700"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM5.html#gab99edc2a88a621f73a83f16782de6700">MXC_F_RPU_SRAM5_SDMAIACNR</a>&#160;&#160;&#160;((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM5_SDMAIACNR_POS))</td></tr>
<tr class="memdesc:gab99edc2a88a621f73a83f16782de6700"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM5_SDMAIACNR Mask. <br /></td></tr>
<tr class="separator:gab99edc2a88a621f73a83f16782de6700"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga112b54f1ffd46dc4e84c3f5d261f3b87"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga112b54f1ffd46dc4e84c3f5d261f3b87"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM5.html#ga112b54f1ffd46dc4e84c3f5d261f3b87">MXC_F_RPU_SRAM5_SDMAIACNW_POS</a>&#160;&#160;&#160;13</td></tr>
<tr class="memdesc:ga112b54f1ffd46dc4e84c3f5d261f3b87"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM5_SDMAIACNW Position. <br /></td></tr>
<tr class="separator:ga112b54f1ffd46dc4e84c3f5d261f3b87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5646d6e1765c54b75de58e5542a9f7d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab5646d6e1765c54b75de58e5542a9f7d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM5.html#gab5646d6e1765c54b75de58e5542a9f7d">MXC_F_RPU_SRAM5_SDMAIACNW</a>&#160;&#160;&#160;((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM5_SDMAIACNW_POS))</td></tr>
<tr class="memdesc:gab5646d6e1765c54b75de58e5542a9f7d"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM5_SDMAIACNW Mask. <br /></td></tr>
<tr class="separator:gab5646d6e1765c54b75de58e5542a9f7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c55afc028d457646e350152131f320a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0c55afc028d457646e350152131f320a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM5.html#ga0c55afc028d457646e350152131f320a">MXC_F_RPU_SRAM5_CRYPTOACNR_POS</a>&#160;&#160;&#160;14</td></tr>
<tr class="memdesc:ga0c55afc028d457646e350152131f320a"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM5_CRYPTOACNR Position. <br /></td></tr>
<tr class="separator:ga0c55afc028d457646e350152131f320a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7b7b8a4c8332bff39b25aa89a0a6317"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa7b7b8a4c8332bff39b25aa89a0a6317"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM5.html#gaa7b7b8a4c8332bff39b25aa89a0a6317">MXC_F_RPU_SRAM5_CRYPTOACNR</a>&#160;&#160;&#160;((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM5_CRYPTOACNR_POS))</td></tr>
<tr class="memdesc:gaa7b7b8a4c8332bff39b25aa89a0a6317"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM5_CRYPTOACNR Mask. <br /></td></tr>
<tr class="separator:gaa7b7b8a4c8332bff39b25aa89a0a6317"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafddda01f9aedb4b8a42225ae13ba795a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafddda01f9aedb4b8a42225ae13ba795a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM5.html#gafddda01f9aedb4b8a42225ae13ba795a">MXC_F_RPU_SRAM5_CRYPTOACNW_POS</a>&#160;&#160;&#160;15</td></tr>
<tr class="memdesc:gafddda01f9aedb4b8a42225ae13ba795a"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM5_CRYPTOACNW Position. <br /></td></tr>
<tr class="separator:gafddda01f9aedb4b8a42225ae13ba795a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa06c26f926b319110cfaa1fac694b6ff"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa06c26f926b319110cfaa1fac694b6ff"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM5.html#gaa06c26f926b319110cfaa1fac694b6ff">MXC_F_RPU_SRAM5_CRYPTOACNW</a>&#160;&#160;&#160;((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM5_CRYPTOACNW_POS))</td></tr>
<tr class="memdesc:gaa06c26f926b319110cfaa1fac694b6ff"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM5_CRYPTOACNW Mask. <br /></td></tr>
<tr class="separator:gaa06c26f926b319110cfaa1fac694b6ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa67c0fb9343ace1a3526e064e1aa4a48"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa67c0fb9343ace1a3526e064e1aa4a48"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM5.html#gaa67c0fb9343ace1a3526e064e1aa4a48">MXC_F_RPU_SRAM5_SDIOACNR_POS</a>&#160;&#160;&#160;16</td></tr>
<tr class="memdesc:gaa67c0fb9343ace1a3526e064e1aa4a48"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM5_SDIOACNR Position. <br /></td></tr>
<tr class="separator:gaa67c0fb9343ace1a3526e064e1aa4a48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga239f8f05b3e17864fbdf70bae26d67ee"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga239f8f05b3e17864fbdf70bae26d67ee"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM5.html#ga239f8f05b3e17864fbdf70bae26d67ee">MXC_F_RPU_SRAM5_SDIOACNR</a>&#160;&#160;&#160;((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM5_SDIOACNR_POS))</td></tr>
<tr class="memdesc:ga239f8f05b3e17864fbdf70bae26d67ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM5_SDIOACNR Mask. <br /></td></tr>
<tr class="separator:ga239f8f05b3e17864fbdf70bae26d67ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84ecd51bcf33a841e0ea3fa629efc7ab"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga84ecd51bcf33a841e0ea3fa629efc7ab"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM5.html#ga84ecd51bcf33a841e0ea3fa629efc7ab">MXC_F_RPU_SRAM5_SDIOACNW_POS</a>&#160;&#160;&#160;17</td></tr>
<tr class="memdesc:ga84ecd51bcf33a841e0ea3fa629efc7ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM5_SDIOACNW Position. <br /></td></tr>
<tr class="separator:ga84ecd51bcf33a841e0ea3fa629efc7ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45ac40f72f148afc0f7e77fe4d60b031"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga45ac40f72f148afc0f7e77fe4d60b031"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM5.html#ga45ac40f72f148afc0f7e77fe4d60b031">MXC_F_RPU_SRAM5_SDIOACNW</a>&#160;&#160;&#160;((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRAM5_SDIOACNW_POS))</td></tr>
<tr class="memdesc:ga45ac40f72f148afc0f7e77fe4d60b031"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM5_SDIOACNW Mask. <br /></td></tr>
<tr class="separator:ga45ac40f72f148afc0f7e77fe4d60b031"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.8.12-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">
    <a href="http://www.maximintegrated.com/index.html">
    <img class="footer" align="middle" src="MI_Logo_Small_Footer_RGB_150dpi.png" alt="Maxim Integrated"/></a> 0.2 </li>
  </ul>
</div>
</body>
</html>
