############################################################
## This file is generated automatically by Vivado HLS.
## Please DO NOT edit it.
## Copyright (C) 2014 Xilinx Inc. All rights reserved.
############################################################
set_directive_pipeline "fir/loop"
set_directive_interface -mode s_axilite -bundle fir_io "fir" x
set_directive_interface -mode s_axilite -bundle fir_io "fir" y
set_directive_interface -mode s_axilite -bundle fir_io "fir"
