#FIG 3.2  Produced by xfig version 3.2.5b
Landscape
Center
Inches
Letter  
100.00
Single
-2
1200 2
6 -1275 10800 675 11550
2 4 0 1 0 7 50 -1 -1 4.000 0 2 7 0 0 5
	 675 11550 675 10800 -1275 10800 -1275 11550 675 11550
4 1 0 50 -1 -1 18 0.0000 6 225 1095 -300 11400 generator\001
4 1 0 50 -1 -1 18 0.0000 6 255 1050 -300 11100 Coq code\001
-6
6 -1275 6975 4275 7425
6 -1275 6975 675 7425
2 4 0 1 0 7 50 -1 -1 0.000 0 0 7 0 0 5
	 675 7425 675 6975 -1275 6975 -1275 7425 675 7425
4 1 0 50 -1 -1 18 0.0000 6 255 1860 -300 7275 patch \\& extract\001
-6
6 2325 6975 4275 7425
2 4 0 1 0 7 50 -1 -1 0.000 0 0 7 0 0 5
	 4275 7425 4275 6975 2325 6975 2325 7425 4275 7425
4 1 0 50 -1 -1 18 0.0000 6 255 1860 3300 7275 patch \\& extract\001
-6
-6
6 -1215 5310 315 6240
2 2 0 3 0 7 50 -1 -1 8.000 0 2 7 0 0 5
	 -1200 5325 300 5325 300 6225 -1200 6225 -1200 5325
4 1 0 50 -1 -1 18 0.0000 6 195 930 -450 5625 ARMv6\001
4 1 0 50 -1 -1 18 0.0000 6 195 1140 -450 5865 Reference\001
4 1 0 50 -1 -1 18 0.0000 6 195 900 -450 6105 Manual\001
-6
6 4650 11775 9000 14400
6 4950 12375 6600 12825
2 4 0 1 0 7 50 -1 -1 4.000 0 2 7 0 0 5
	 6600 12825 6600 12375 4950 12375 4950 12825 6600 12825
4 1 0 50 -1 -1 18 0.0000 6 255 1455 5775 12675 integrated in\001
-6
6 7050 12870 7950 13245
2 2 0 1 0 7 50 -1 -1 4.000 0 2 -1 0 0 5
	 7050 12870 7950 12870 7950 13245 7050 13245 7050 12870
4 1 0 50 -1 -1 18 0.0000 6 195 720 7500 13170 MMU\001
-6
2 1 0 1 0 7 50 -1 -1 4.000 0 2 -1 1 0 2
	0 0 1.00 60.00 120.00
	 4650 12600 4950 12600
2 1 0 1 0 7 50 -1 -1 4.000 0 2 -1 1 0 2
	0 0 1.00 60.00 120.00
	 6600 12600 7200 12600
2 2 1 1 0 7 50 -1 -1 4.000 0 2 7 0 0 5
	 6975 13395 8775 13395 8775 13920 6975 13920 6975 13395
2 2 0 1 0 7 50 -1 -1 4.000 0 2 -1 0 0 5
	 6975 12345 8775 12345 8775 13320 6975 13320 6975 12345
2 2 0 2 0 7 50 -1 -1 6.000 0 2 7 0 0 5
	 7200 12420 7800 12420 7800 12795 7200 12795 7200 12420
2 2 0 3 0 7 50 -1 -1 8.000 0 2 7 0 0 5
	 6825 11850 8925 11850 8925 14370 6825 14370 6825 11850
4 1 0 50 -1 -1 18 0.0000 6 255 1815 7875 14220 (C++/SystemC)\001
4 1 0 50 -1 -1 18 0.0000 6 225 1365 7875 13845 components\001
4 1 0 50 -1 -1 18 0.0000 6 195 600 7875 13620 other\001
4 1 0 50 -1 -1 18 0.0000 6 195 660 8325 12720 ARM\001
4 1 0 50 -1 -1 18 0.0000 6 195 270 8325 13095 v6\001
4 1 0 50 -1 -1 18 0.0000 6 195 420 7500 12720 ISS\001
4 1 0 50 -1 -1 18 0.0000 6 255 1605 7875 12150 {\\bf SimSoC}\001
-6
2 1 0 1 0 7 50 -1 -1 4.000 0 2 -1 1 0 2
	0 0 1.00 60.00 120.00
	 3600 10200 3600 10575
2 1 0 1 0 7 50 -1 -1 4.000 0 2 -1 1 0 2
	0 0 1.00 60.00 120.00
	 3600 11025 3600 11400
2 1 0 1 0 7 50 -1 -1 4.000 0 2 -1 1 0 2
	0 0 1.00 60.00 120.00
	 3600 11850 3600 12225
2 1 0 1 0 7 50 -1 -1 4.000 0 2 -1 1 0 2
	0 0 1.00 60.00 120.00
	 -300 10200 -300 10800
2 1 0 1 0 7 50 -1 -1 4.000 0 2 -1 1 0 2
	0 0 1.00 60.00 120.00
	 -525 11550 -525 12225
2 4 0 1 0 7 50 -1 -1 0.000 0 0 7 0 0 5
	 4500 11850 4500 11400 2700 11400 2700 11850 4500 11850
2 4 0 1 0 7 50 -1 -1 0.000 0 0 7 0 0 5
	 4425 11025 4425 10575 2775 10575 2775 11025 4425 11025
2 1 1 1 0 7 50 -1 -1 4.000 0 2 7 1 0 2
	0 0 1.00 60.00 120.00
	 4200 9825 5550 9825
2 4 1 1 0 7 50 -1 -1 4.000 0 2 7 0 0 5
	 7650 10200 7650 9450 5550 9450 5550 10200 7650 10200
2 4 0 1 0 7 50 -1 -1 0.000 0 0 7 0 0 5
	 2100 6000 2100 5550 900 5550 900 6000 2100 6000
2 1 0 1 0 7 50 -1 -1 4.000 0 2 7 1 0 2
	0 0 1.00 60.00 120.00
	 300 5775 900 5775
2 1 0 1 0 7 50 -1 -1 4.000 0 2 -1 1 0 2
	0 0 1.00 60.00 120.00
	 1500 6000 1500 6375
2 1 0 1 0 7 50 -1 -1 4.000 0 2 -1 1 0 3
	0 0 1.00 60.00 120.00
	 750 6600 -300 6600 -300 6975
2 2 0 1 0 7 50 -1 -1 4.000 0 2 -1 0 0 5
	 750 6825 2250 6825 2250 6375 750 6375 750 6825
2 1 0 1 0 7 50 -1 -1 4.000 0 2 -1 1 0 3
	0 0 1.00 60.00 120.00
	 2250 6600 3300 6600 3300 6975
2 1 0 1 0 7 50 -1 -1 4.000 0 2 -1 1 0 2
	0 0 1.00 60.00 120.00
	 -300 7425 -300 7800
2 1 0 1 0 7 50 -1 -1 4.000 0 2 -1 1 0 2
	0 0 1.00 60.00 120.00
	 3300 7425 3300 7800
2 2 0 1 0 7 50 -1 -1 4.000 0 2 -1 0 0 5
	 -1050 8250 450 8250 450 7800 -1050 7800 -1050 8250
2 2 0 1 0 7 50 -1 -1 4.000 0 2 -1 0 0 5
	 2550 8250 4050 8250 4050 7800 2550 7800 2550 8250
2 1 0 1 0 7 50 -1 -1 4.000 0 2 -1 1 0 2
	0 0 1.00 60.00 120.00
	 3300 8250 3300 8625
2 1 0 1 0 7 50 -1 -1 4.000 0 2 -1 1 0 2
	0 0 1.00 60.00 120.00
	 -300 8250 -300 8625
2 4 0 1 0 7 50 -1 -1 0.000 0 0 7 0 0 5
	 3825 9075 3825 8625 -825 8625 -825 9075 3825 9075
2 1 0 1 0 7 50 -1 -1 4.000 0 2 -1 1 0 2
	0 0 1.00 60.00 120.00
	 1500 9075 1500 9450
2 4 1 1 0 7 50 -1 -1 4.000 0 2 7 0 0 5
	 2550 12975 2550 12300 600 12300 600 12975 2550 12975
2 1 0 1 0 7 50 -1 -1 4.000 0 2 -1 1 0 2
	0 0 1.00 60.00 120.00
	 2550 12675 2850 12675
2 1 0 1 0 7 50 -1 -1 4.000 0 2 -1 1 0 2
	0 0 1.00 60.00 120.00
	 600 12675 300 12675
2 2 0 3 0 7 50 -1 -1 8.000 0 2 7 0 0 5
	 300 12225 -1500 12225 -1500 13125 300 13125 300 12225
2 2 0 3 0 7 50 -1 -1 8.000 0 2 7 0 0 5
	 -1200 10200 4200 10200 4200 9450 -1200 9450 -1200 10200
2 2 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 5
	 2925 12975 4575 12975 4575 13575 2925 13575 2925 12975
2 2 0 3 0 7 50 -1 -1 8.000 0 2 7 0 0 5
	 2850 12225 4650 12225 4650 13650 2850 13650 2850 12225
4 1 0 50 -1 -1 18 0.0000 6 255 1545 3600 10875 optimizations\001
4 1 0 50 -1 -1 18 0.0000 6 255 1680 3600 11700 code generator\001
4 1 0 50 -1 -1 18 0.0000 6 255 1260 -600 12900 (Coq code)\001
4 1 0 50 -1 -1 18 0.0000 6 255 1425 -600 12600 specification\001
4 1 0 50 -1 -1 18 0.0000 6 225 1575 6600 9750 test generator\001
4 1 0 50 -1 -1 18 0.0000 6 255 2460 6600 10080 {\\em (experimental)}\001
4 1 0 50 -1 -1 18 0.0000 6 255 1020 1500 5850 pdftotext\001
4 1 0 50 -1 -1 18 0.0000 6 255 1320 1500 6675 arm\\_v6.txt\001
4 1 0 50 -1 -1 18 0.0000 6 255 1020 -300 8100 encoding\001
4 1 0 50 -1 -1 18 0.0000 6 255 1380 3300 8100 pseudo-code\001
4 1 0 50 -1 -1 18 0.0000 6 255 2325 1500 8925 merge \\& preprocess\001
4 1 0 50 -1 -1 18 0.0000 6 255 3600 1500 9750 internal OCaml representation:\001
4 1 0 50 -1 -1 18 0.0000 6 255 3255 1500 10080 ASTs + binary coding tables\001
4 1 0 50 -1 -1 18 0.0000 6 255 1350 1575 12600 equiv. proof\001
4 1 0 50 -1 -1 18 0.0000 6 255 2445 1575 12900 {\\em (further work)}\001
4 1 0 50 -1 -1 18 0.0000 6 195 1125 3750 13500 translator\001
4 1 0 50 -1 -1 18 0.0000 6 270 3855 3760 13210 {\\sc arm}$\\rightarrow${\\sc llvm}\001
4 1 0 50 -1 -1 18 0.0000 6 195 915 3750 12525 fast ISS\001
4 1 0 50 -1 -1 18 0.0000 6 255 975 3750 12825 (C/C++)\001
