{
    "Function": "pcie_portdrv_slot_reset",
    "astEdges": [
        [
            2,
            5
        ],
        [
            2,
            3
        ],
        [
            2,
            7
        ],
        [
            3,
            4
        ],
        [
            7,
            8
        ],
        [
            5,
            6
        ],
        [
            0,
            2
        ],
        [
            0,
            9
        ],
        [
            0,
            1
        ]
    ],
    "candidateNodeList": [
        4,
        6,
        8
    ],
    "cfgEdges": [
        [
            3,
            5
        ],
        [
            7,
            9
        ],
        [
            5,
            7
        ],
        [
            0,
            3
        ]
    ],
    "ddgEdges": [
        [
            3,
            5
        ],
        [
            3,
            9
        ],
        [
            7,
            9
        ],
        [
            5,
            9
        ],
        [
            5,
            9
        ],
        [
            0,
            3
        ],
        [
            0,
            7
        ],
        [
            0,
            5
        ]
    ],
    "ncsEdges": [
        [
            1,
            4
        ],
        [
            4,
            6
        ],
        [
            6,
            8
        ]
    ],
    "nodeList": {
        "0": "METHOD",
        "1": "PARAM",
        "2": "BLOCK",
        "3": "pci_restore_state",
        "4": "dev",
        "5": "pci_save_state",
        "6": "dev",
        "7": "RETURN",
        "8": "PCI_ERS_RESULT_RECOVERED",
        "9": "METHOD_RETURN"
    }
}