// Seed: 2018252170
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  assign id_2 = id_2;
  wand id_3 = 1'b0 - id_2;
  wire id_4;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_5;
  module_0(
      id_4, id_5
  );
endmodule
module module_2 (
    input tri1 id_0,
    input wor id_1,
    input supply1 id_2,
    input supply1 id_3,
    input wand id_4,
    input tri1 id_5,
    output supply0 id_6,
    output wire id_7,
    input supply0 id_8,
    output tri0 id_9,
    input supply1 id_10,
    output tri0 id_11,
    input tri id_12,
    input tri1 id_13,
    input tri0 id_14,
    output uwire id_15,
    input tri1 id_16,
    input tri0 id_17,
    input tri0 id_18,
    input tri1 id_19
);
  wire id_21;
  wire id_22;
  wire id_23;
  wire id_24;
  module_0(
      id_23, id_24
  );
  tri0 id_25 = 1;
endmodule
