$date
	Wed May 14 18:51:53 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 3 ! count [2:0] $end
$var reg 1 " clk $end
$var reg 1 # rst $end
$var reg 1 $ updown $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 1 # rst $end
$var wire 1 $ updown $end
$var parameter 2 % down_count $end
$var parameter 2 & idle $end
$var parameter 2 ' up_count $end
$var reg 3 ( count [2:0] $end
$var reg 2 ) ns [1:0] $end
$var reg 2 * ps [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1 '
b0 &
b10 %
$end
#0
$dumpvars
bx *
bx )
bx (
x$
0#
0"
bx !
$end
#5
b10 )
b0 *
b0 !
b0 (
1"
#10
0"
#12
b1 )
1$
1#
#15
b1 *
1"
#20
0"
#25
b1 !
b1 (
1"
#30
0"
#35
b10 !
b10 (
1"
#40
0"
#45
b11 !
b11 (
1"
#50
0"
#55
b100 !
b100 (
1"
#60
0"
#65
b101 !
b101 (
1"
#70
0"
#72
b10 )
0$
#75
b110 !
b110 (
b10 *
1"
#80
0"
#85
b101 !
b101 (
1"
#90
0"
#95
b100 !
b100 (
1"
#100
0"
#102
b1 )
1$
#105
b1 *
b11 !
b11 (
1"
#110
0"
#115
b100 !
b100 (
1"
#120
0"
#125
b101 !
b101 (
1"
#130
0"
#132
