
======================================
**i2c** - i2c peripheral interface
======================================

Module implements master i2c peripheral interface.

**Unit test/Example:** 
`test_SimI2c.v <https://github.com/SiLab-Bonn/basil/blob/master/tests/test_SimI2c.v>`_ 
`test_SimI2c.py <https://github.com/SiLab-Bonn/basil/blob/master/tests/test_SimI2c.py>`_

Parameters
    +--------------+---------------------+---------------------------------------------------------------------------------+ 
    | Name         | Default             | Description                                                                     | 
    +==============+=====================+=================================================================================+ 
    | MEM_BYTES    | 16                  | Amount of memory (bytes) allocated for data (maximum single transfer in bytes)  | 
    +--------------+---------------------+---------------------------------------------------------------------------------+ 

Pins
    +--------------+---------------------+-----------------------+---------------------------------------------------------+ 
    | Name         | Size                | Direction             | Description                                             | 
    +==============+=====================+=======================+=========================================================+ 
    | I2C_CLK      | 1                   |  input                | clock used for i2c transfers (internally devided by 4)  | 
    +--------------+---------------------+-----------------------+---------------------------------------------------------+ 
    | I2C_SDA      | 1                   |  inout                | SDA                                                     | 
    +--------------+---------------------+-----------------------+---------------------------------------------------------+ 
    | I2C_SCL      | 1                   |  inout                | SCL                                                     | 
    +--------------+---------------------+-----------------------+---------------------------------------------------------+ 
  
Registers
    +--------------+----------------------------------+--------+-------+-------------+---------------------------------------------+ 
    | Name         | Address                          | Bits   | r/w   | Default     | Description                                 | 
    +==============+==================================+========+=======+=============+=============================================+ 
    | START        | 1                                |        | wo    |             | start transfer on write to address          | 
    +--------------+----------------------------------+--------+-------+-------------+---------------------------------------------+ 
    | READY        | 1                                | [0]    | ro    | 0           | indicate transfer finish                    | 
    +--------------+----------------------------------+--------+-------+-------------+---------------------------------------------+ 
    | NO_ACK       | 1                                | [1]    | ro    | 0           | status of previous transfer                 |
    +--------------+----------------------------------+--------+-------+-------------+---------------------------------------------+ 
    | SIZE         | 4 - 3                            | [15:0] | r/w   | 0           | size of transfer (in bytes)                 | 
    +--------------+----------------------------------+--------+-------+-------------+---------------------------------------------+ 
    | ADDR         | 2                                | [7:0]  | r/w   | 0           | i2c slave address                           | 
    +--------------+----------------------------------+--------+-------+-------------+---------------------------------------------+ 
    | MEM_BYTES    | 7 - 6                            | [15:0] | ro    | MEM_BYTES   | size of memory (bytes)                      | 
    +--------------+----------------------------------+--------+-------+-------------+---------------------------------------------+ 
    | DATA         | 8 to 8+MEM_BYTES-1               |        | r/w   | unknown     | memory for data                             | 
    +--------------+----------------------------------+--------+-------+-------------+---------------------------------------------+ 
