-- Copyright (C) 1991-2013 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- ***************************************************************************
-- This file contains a Vhdl test bench template that is freely editable to   
-- suit user's needs .Comments are provided in each section to help the user  
-- fill out necessary details.                                                
-- ***************************************************************************
-- Generated on "09/30/2020 18:10:25"
                                                            
-- Vhdl Test Bench template for design  :  Proj_semaforo
-- 
-- Simulation tool : ModelSim-Altera (VHDL)
-- 

LIBRARY ieee;                                               
USE ieee.std_logic_1164.all;                                

ENTITY Proj_semaforo_vhd_tst IS
END Proj_semaforo_vhd_tst;
ARCHITECTURE Proj_semaforo_arch OF Proj_semaforo_vhd_tst IS
-- constants                                                 
-- signals                                                   
SIGNAL Acende_faixa : STD_LOGIC;
SIGNAL B_ped1 : STD_LOGIC;
SIGNAL B_ped2 : STD_LOGIC;
SIGNAL bip1 : STD_LOGIC;
SIGNAL bip2 : STD_LOGIC;
SIGNAL clk50MHz : STD_LOGIC;
SIGNAL COLUNA0 : STD_LOGIC;
SIGNAL Foto_celula : STD_LOGIC;
SIGNAL G_pedestre : STD_LOGIC;
SIGNAL G_veiculos : STD_LOGIC;
SIGNAL R_pedestre : STD_LOGIC;
SIGNAL R_veiculos : STD_LOGIC;
SIGNAL rst : STD_LOGIC;
SIGNAL Sensor_V1 : STD_LOGIC;
SIGNAL Sensor_V2 : STD_LOGIC;
SIGNAL Sensor_V3 : STD_LOGIC;
SIGNAL SSD_D1 : STD_LOGIC_VECTOR(6 DOWNTO 0);
SIGNAL SSD_U1 : STD_LOGIC_VECTOR(6 DOWNTO 0);
SIGNAL Y_veiculos : STD_LOGIC;
COMPONENT Proj_semaforo
	PORT (
	Acende_faixa : OUT STD_LOGIC;
	B_ped1 : IN STD_LOGIC;
	B_ped2 : IN STD_LOGIC;
	bip1 : OUT STD_LOGIC;
	bip2 : OUT STD_LOGIC;
	clk50MHz : IN STD_LOGIC;
	COLUNA0 : OUT STD_LOGIC;
	Foto_celula : IN STD_LOGIC;
	G_pedestre : OUT STD_LOGIC;
	G_veiculos : OUT STD_LOGIC;
	R_pedestre : OUT STD_LOGIC;
	R_veiculos : OUT STD_LOGIC;
	rst : IN STD_LOGIC;
	Sensor_V1 : IN STD_LOGIC;
	Sensor_V2 : IN STD_LOGIC;
	Sensor_V3 : IN STD_LOGIC;
	SSD_D1 : OUT STD_LOGIC_VECTOR(6 DOWNTO 0);
	SSD_U1 : OUT STD_LOGIC_VECTOR(6 DOWNTO 0);
	Y_veiculos : OUT STD_LOGIC
	);
END COMPONENT;
BEGIN
	i1 : Proj_semaforo
	PORT MAP (
-- list connections between master ports and signals
	Acende_faixa => Acende_faixa,
	B_ped1 => B_ped1,
	B_ped2 => B_ped2,
	bip1 => bip1,
	bip2 => bip2,
	clk50MHz => clk50MHz,
	COLUNA0 => COLUNA0,
	Foto_celula => Foto_celula,
	G_pedestre => G_pedestre,
	G_veiculos => G_veiculos,
	R_pedestre => R_pedestre,
	R_veiculos => R_veiculos,
	rst => rst,
	Sensor_V1 => Sensor_V1,
	Sensor_V2 => Sensor_V2,
	Sensor_V3 => Sensor_V3,
	SSD_D1 => SSD_D1,
	SSD_U1 => SSD_U1,
	Y_veiculos => Y_veiculos
	);
init : PROCESS                                               
-- variable declarations                                     
BEGIN                                                        
        -- code that executes only once                      
WAIT;                                                       
END PROCESS init;                                           
always : PROCESS                                              
-- optional sensitivity list                                  
-- (        )                                                 
-- variable declarations                                      
BEGIN                                                         
        -- code executes for every event on sensitivity list  
WAIT;                                                        
END PROCESS always;                                          
END Proj_semaforo_arch;
