\doxysubsubsubsection{ADC\+\_\+\+Direct\+\_\+memory\+\_\+access\+\_\+mode\+\_\+for\+\_\+multi\+\_\+mode}
\label{group___a_d_c___direct__memory__access__mode__for__multi__mode}\index{ADC\_Direct\_memory\_access\_mode\_for\_multi\_mode@{ADC\_Direct\_memory\_access\_mode\_for\_multi\_mode}}
\doxysubsubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \textbf{ ADC\+\_\+\+DMAAccess\+Mode\+\_\+\+Disabled}~((uint32\+\_\+t)0x00000000)     /$\ast$ DMA mode disabled $\ast$/
\item 
\#define \textbf{ ADC\+\_\+\+DMAAccess\+Mode\+\_\+1}~((uint32\+\_\+t)0x00004000)     /$\ast$ DMA mode 1 enabled (2 / 3 half-\/words one by one -\/ 1 then 2 then 3)$\ast$/
\item 
\#define \textbf{ ADC\+\_\+\+DMAAccess\+Mode\+\_\+2}~((uint32\+\_\+t)0x00008000)     /$\ast$ DMA mode 2 enabled (2 / 3 half-\/words by pairs -\/ 2\&1 then 1\&3 then 3\&2)$\ast$/
\item 
\#define \textbf{ ADC\+\_\+\+DMAAccess\+Mode\+\_\+3}~((uint32\+\_\+t)0x0000\+C000)     /$\ast$ DMA mode 3 enabled (2 / 3 bytes by pairs -\/ 2\&1 then 1\&3 then 3\&2) $\ast$/
\item 
\#define \textbf{ IS\+\_\+\+ADC\+\_\+\+DMA\+\_\+\+ACCESS\+\_\+\+MODE}(MODE)
\end{DoxyCompactItemize}


\doxysubsubsubsubsection{Detailed Description}


\doxysubsubsubsubsection{Macro Definition Documentation}
\label{group___a_d_c___direct__memory__access__mode__for__multi__mode_gaa926422d2fe55fad4aef43a447a1db4e} 
\index{ADC\_Direct\_memory\_access\_mode\_for\_multi\_mode@{ADC\_Direct\_memory\_access\_mode\_for\_multi\_mode}!ADC\_DMAAccessMode\_1@{ADC\_DMAAccessMode\_1}}
\index{ADC\_DMAAccessMode\_1@{ADC\_DMAAccessMode\_1}!ADC\_Direct\_memory\_access\_mode\_for\_multi\_mode@{ADC\_Direct\_memory\_access\_mode\_for\_multi\_mode}}
\doxysubsubsubsubsubsection{ADC\_DMAAccessMode\_1}
{\footnotesize\ttfamily \#define ADC\+\_\+\+DMAAccess\+Mode\+\_\+1~((uint32\+\_\+t)0x00004000)     /$\ast$ DMA mode 1 enabled (2 / 3 half-\/words one by one -\/ 1 then 2 then 3)$\ast$/}

\label{group___a_d_c___direct__memory__access__mode__for__multi__mode_ga8033fd7a73a066bdd42ebd3885d54b71} 
\index{ADC\_Direct\_memory\_access\_mode\_for\_multi\_mode@{ADC\_Direct\_memory\_access\_mode\_for\_multi\_mode}!ADC\_DMAAccessMode\_2@{ADC\_DMAAccessMode\_2}}
\index{ADC\_DMAAccessMode\_2@{ADC\_DMAAccessMode\_2}!ADC\_Direct\_memory\_access\_mode\_for\_multi\_mode@{ADC\_Direct\_memory\_access\_mode\_for\_multi\_mode}}
\doxysubsubsubsubsubsection{ADC\_DMAAccessMode\_2}
{\footnotesize\ttfamily \#define ADC\+\_\+\+DMAAccess\+Mode\+\_\+2~((uint32\+\_\+t)0x00008000)     /$\ast$ DMA mode 2 enabled (2 / 3 half-\/words by pairs -\/ 2\&1 then 1\&3 then 3\&2)$\ast$/}

\label{group___a_d_c___direct__memory__access__mode__for__multi__mode_ga88e1a38c09ba9e91a70756a46f3a4870} 
\index{ADC\_Direct\_memory\_access\_mode\_for\_multi\_mode@{ADC\_Direct\_memory\_access\_mode\_for\_multi\_mode}!ADC\_DMAAccessMode\_3@{ADC\_DMAAccessMode\_3}}
\index{ADC\_DMAAccessMode\_3@{ADC\_DMAAccessMode\_3}!ADC\_Direct\_memory\_access\_mode\_for\_multi\_mode@{ADC\_Direct\_memory\_access\_mode\_for\_multi\_mode}}
\doxysubsubsubsubsubsection{ADC\_DMAAccessMode\_3}
{\footnotesize\ttfamily \#define ADC\+\_\+\+DMAAccess\+Mode\+\_\+3~((uint32\+\_\+t)0x0000\+C000)     /$\ast$ DMA mode 3 enabled (2 / 3 bytes by pairs -\/ 2\&1 then 1\&3 then 3\&2) $\ast$/}

\label{group___a_d_c___direct__memory__access__mode__for__multi__mode_ga454e557ea6e3c54d913cfa6cfbd10d8d} 
\index{ADC\_Direct\_memory\_access\_mode\_for\_multi\_mode@{ADC\_Direct\_memory\_access\_mode\_for\_multi\_mode}!ADC\_DMAAccessMode\_Disabled@{ADC\_DMAAccessMode\_Disabled}}
\index{ADC\_DMAAccessMode\_Disabled@{ADC\_DMAAccessMode\_Disabled}!ADC\_Direct\_memory\_access\_mode\_for\_multi\_mode@{ADC\_Direct\_memory\_access\_mode\_for\_multi\_mode}}
\doxysubsubsubsubsubsection{ADC\_DMAAccessMode\_Disabled}
{\footnotesize\ttfamily \#define ADC\+\_\+\+DMAAccess\+Mode\+\_\+\+Disabled~((uint32\+\_\+t)0x00000000)     /$\ast$ DMA mode disabled $\ast$/}

\label{group___a_d_c___direct__memory__access__mode__for__multi__mode_gacc017b6a9b3ae942307fa95242cc4aa1} 
\index{ADC\_Direct\_memory\_access\_mode\_for\_multi\_mode@{ADC\_Direct\_memory\_access\_mode\_for\_multi\_mode}!IS\_ADC\_DMA\_ACCESS\_MODE@{IS\_ADC\_DMA\_ACCESS\_MODE}}
\index{IS\_ADC\_DMA\_ACCESS\_MODE@{IS\_ADC\_DMA\_ACCESS\_MODE}!ADC\_Direct\_memory\_access\_mode\_for\_multi\_mode@{ADC\_Direct\_memory\_access\_mode\_for\_multi\_mode}}
\doxysubsubsubsubsubsection{IS\_ADC\_DMA\_ACCESS\_MODE}
{\footnotesize\ttfamily \#define IS\+\_\+\+ADC\+\_\+\+DMA\+\_\+\+ACCESS\+\_\+\+MODE(\begin{DoxyParamCaption}\item[{}]{MODE }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((MODE)\ ==\ ADC\_DMAAccessMode\_Disabled)\ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((MODE)\ ==\ ADC\_DMAAccessMode\_1)\ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((MODE)\ ==\ ADC\_DMAAccessMode\_2)\ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((MODE)\ ==\ ADC\_DMAAccessMode\_3))}

\end{DoxyCode}
