$date
	Fri Apr 21 15:28:13 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module bus_8_tb $end
$var wire 8 ! out [7:0] $end
$var reg 8 " data1 [7:0] $end
$var reg 8 # data2 [7:0] $end
$var reg 1 $ select $end
$scope module uut $end
$var wire 8 % data1 [7:0] $end
$var wire 8 & data2 [7:0] $end
$var wire 8 ' out [7:0] $end
$var wire 1 $ select $end
$scope module buf1[0] $end
$var wire 1 ( e $end
$var wire 1 ) in $end
$var wire 1 * out $end
$upscope $end
$scope module buf1[1] $end
$var wire 1 + e $end
$var wire 1 , in $end
$var wire 1 - out $end
$upscope $end
$scope module buf1[2] $end
$var wire 1 . e $end
$var wire 1 / in $end
$var wire 1 0 out $end
$upscope $end
$scope module buf1[3] $end
$var wire 1 1 e $end
$var wire 1 2 in $end
$var wire 1 3 out $end
$upscope $end
$scope module buf1[4] $end
$var wire 1 4 e $end
$var wire 1 5 in $end
$var wire 1 6 out $end
$upscope $end
$scope module buf1[5] $end
$var wire 1 7 e $end
$var wire 1 8 in $end
$var wire 1 9 out $end
$upscope $end
$scope module buf1[6] $end
$var wire 1 : e $end
$var wire 1 ; in $end
$var wire 1 < out $end
$upscope $end
$scope module buf1[7] $end
$var wire 1 = e $end
$var wire 1 > in $end
$var wire 1 ? out $end
$upscope $end
$scope module buf2[0] $end
$var wire 1 @ e $end
$var wire 1 A in $end
$var wire 1 B out $end
$upscope $end
$scope module buf2[1] $end
$var wire 1 C e $end
$var wire 1 D in $end
$var wire 1 E out $end
$upscope $end
$scope module buf2[2] $end
$var wire 1 F e $end
$var wire 1 G in $end
$var wire 1 H out $end
$upscope $end
$scope module buf2[3] $end
$var wire 1 I e $end
$var wire 1 J in $end
$var wire 1 K out $end
$upscope $end
$scope module buf2[4] $end
$var wire 1 L e $end
$var wire 1 M in $end
$var wire 1 N out $end
$upscope $end
$scope module buf2[5] $end
$var wire 1 O e $end
$var wire 1 P in $end
$var wire 1 Q out $end
$upscope $end
$scope module buf2[6] $end
$var wire 1 R e $end
$var wire 1 S in $end
$var wire 1 T out $end
$upscope $end
$scope module buf2[7] $end
$var wire 1 U e $end
$var wire 1 V in $end
$var wire 1 W out $end
$upscope $end
$upscope $end
$upscope $end
$scope module part2 $end
$var wire 8 X bus [7:0] $end
$var wire 8 Y data1 [7:0] $end
$var wire 8 Z data2 [7:0] $end
$var wire 1 [ select $end
$var wire 8 \ out2 [7:0] $end
$var wire 8 ] out1 [7:0] $end
$scope module buf1[0] $end
$var wire 1 ^ e $end
$var wire 1 _ in $end
$var wire 1 ` out $end
$upscope $end
$scope module buf1[1] $end
$var wire 1 a e $end
$var wire 1 b in $end
$var wire 1 c out $end
$upscope $end
$scope module buf1[2] $end
$var wire 1 d e $end
$var wire 1 e in $end
$var wire 1 f out $end
$upscope $end
$scope module buf1[3] $end
$var wire 1 g e $end
$var wire 1 h in $end
$var wire 1 i out $end
$upscope $end
$scope module buf1[4] $end
$var wire 1 j e $end
$var wire 1 k in $end
$var wire 1 l out $end
$upscope $end
$scope module buf1[5] $end
$var wire 1 m e $end
$var wire 1 n in $end
$var wire 1 o out $end
$upscope $end
$scope module buf1[6] $end
$var wire 1 p e $end
$var wire 1 q in $end
$var wire 1 r out $end
$upscope $end
$scope module buf1[7] $end
$var wire 1 s e $end
$var wire 1 t in $end
$var wire 1 u out $end
$upscope $end
$scope module buf2[0] $end
$var wire 1 v e $end
$var wire 1 w in $end
$var wire 1 x out $end
$upscope $end
$scope module buf2[1] $end
$var wire 1 y e $end
$var wire 1 z in $end
$var wire 1 { out $end
$upscope $end
$scope module buf2[2] $end
$var wire 1 | e $end
$var wire 1 } in $end
$var wire 1 ~ out $end
$upscope $end
$scope module buf2[3] $end
$var wire 1 !" e $end
$var wire 1 "" in $end
$var wire 1 #" out $end
$upscope $end
$scope module buf2[4] $end
$var wire 1 $" e $end
$var wire 1 %" in $end
$var wire 1 &" out $end
$upscope $end
$scope module buf2[5] $end
$var wire 1 '" e $end
$var wire 1 (" in $end
$var wire 1 )" out $end
$upscope $end
$scope module buf2[6] $end
$var wire 1 *" e $end
$var wire 1 +" in $end
$var wire 1 ," out $end
$upscope $end
$scope module buf2[7] $end
$var wire 1 -" e $end
$var wire 1 ." in $end
$var wire 1 /" out $end
$upscope $end
$scope module drivers $end
$var wire 8 0" data1 [7:0] $end
$var wire 8 1" data2 [7:0] $end
$var wire 8 2" out [7:0] $end
$var wire 1 [ select $end
$scope module buf1[0] $end
$var wire 1 3" e $end
$var wire 1 4" in $end
$var wire 1 5" out $end
$upscope $end
$scope module buf1[1] $end
$var wire 1 6" e $end
$var wire 1 7" in $end
$var wire 1 8" out $end
$upscope $end
$scope module buf1[2] $end
$var wire 1 9" e $end
$var wire 1 :" in $end
$var wire 1 ;" out $end
$upscope $end
$scope module buf1[3] $end
$var wire 1 <" e $end
$var wire 1 =" in $end
$var wire 1 >" out $end
$upscope $end
$scope module buf1[4] $end
$var wire 1 ?" e $end
$var wire 1 @" in $end
$var wire 1 A" out $end
$upscope $end
$scope module buf1[5] $end
$var wire 1 B" e $end
$var wire 1 C" in $end
$var wire 1 D" out $end
$upscope $end
$scope module buf1[6] $end
$var wire 1 E" e $end
$var wire 1 F" in $end
$var wire 1 G" out $end
$upscope $end
$scope module buf1[7] $end
$var wire 1 H" e $end
$var wire 1 I" in $end
$var wire 1 J" out $end
$upscope $end
$scope module buf2[0] $end
$var wire 1 K" e $end
$var wire 1 L" in $end
$var wire 1 M" out $end
$upscope $end
$scope module buf2[1] $end
$var wire 1 N" e $end
$var wire 1 O" in $end
$var wire 1 P" out $end
$upscope $end
$scope module buf2[2] $end
$var wire 1 Q" e $end
$var wire 1 R" in $end
$var wire 1 S" out $end
$upscope $end
$scope module buf2[3] $end
$var wire 1 T" e $end
$var wire 1 U" in $end
$var wire 1 V" out $end
$upscope $end
$scope module buf2[4] $end
$var wire 1 W" e $end
$var wire 1 X" in $end
$var wire 1 Y" out $end
$upscope $end
$scope module buf2[5] $end
$var wire 1 Z" e $end
$var wire 1 [" in $end
$var wire 1 \" out $end
$upscope $end
$scope module buf2[6] $end
$var wire 1 ]" e $end
$var wire 1 ^" in $end
$var wire 1 _" out $end
$upscope $end
$scope module buf2[7] $end
$var wire 1 `" e $end
$var wire 1 a" in $end
$var wire 1 b" out $end
$upscope $end
$upscope $end
$upscope $end
$scope module part4 $end
$var wire 3 c" a [2:0] $end
$var wire 1 d" clk $end
$var wire 1 e" cs $end
$var wire 8 f" in [7:0] $end
$var wire 8 g" out [7:0] $end
$var wire 1 h" re $end
$var wire 1 i" reset $end
$var wire 1 j" we $end
$var wire 8 k" decoded_adress [7:0] $end
$scope module memory[0] $end
$var wire 1 d" clk $end
$var wire 8 l" in [7:0] $end
$var wire 1 m" linesel $end
$var wire 8 n" out [7:0] $end
$var wire 1 h" re $end
$var wire 1 o" reset $end
$var wire 1 j" we $end
$var reg 8 p" data [7:0] $end
$scope module buf1[0] $end
$var wire 1 q" e $end
$var wire 1 r" in $end
$var wire 1 s" out $end
$upscope $end
$scope module buf1[1] $end
$var wire 1 t" e $end
$var wire 1 u" in $end
$var wire 1 v" out $end
$upscope $end
$scope module buf1[2] $end
$var wire 1 w" e $end
$var wire 1 x" in $end
$var wire 1 y" out $end
$upscope $end
$scope module buf1[3] $end
$var wire 1 z" e $end
$var wire 1 {" in $end
$var wire 1 |" out $end
$upscope $end
$scope module buf1[4] $end
$var wire 1 }" e $end
$var wire 1 ~" in $end
$var wire 1 !# out $end
$upscope $end
$scope module buf1[5] $end
$var wire 1 "# e $end
$var wire 1 ## in $end
$var wire 1 $# out $end
$upscope $end
$scope module buf1[6] $end
$var wire 1 %# e $end
$var wire 1 &# in $end
$var wire 1 '# out $end
$upscope $end
$scope module buf1[7] $end
$var wire 1 (# e $end
$var wire 1 )# in $end
$var wire 1 *# out $end
$upscope $end
$upscope $end
$scope module memory[1] $end
$var wire 1 d" clk $end
$var wire 8 +# in [7:0] $end
$var wire 1 ,# linesel $end
$var wire 8 -# out [7:0] $end
$var wire 1 h" re $end
$var wire 1 o" reset $end
$var wire 1 j" we $end
$var reg 8 .# data [7:0] $end
$scope module buf1[0] $end
$var wire 1 /# e $end
$var wire 1 0# in $end
$var wire 1 1# out $end
$upscope $end
$scope module buf1[1] $end
$var wire 1 2# e $end
$var wire 1 3# in $end
$var wire 1 4# out $end
$upscope $end
$scope module buf1[2] $end
$var wire 1 5# e $end
$var wire 1 6# in $end
$var wire 1 7# out $end
$upscope $end
$scope module buf1[3] $end
$var wire 1 8# e $end
$var wire 1 9# in $end
$var wire 1 :# out $end
$upscope $end
$scope module buf1[4] $end
$var wire 1 ;# e $end
$var wire 1 <# in $end
$var wire 1 =# out $end
$upscope $end
$scope module buf1[5] $end
$var wire 1 ># e $end
$var wire 1 ?# in $end
$var wire 1 @# out $end
$upscope $end
$scope module buf1[6] $end
$var wire 1 A# e $end
$var wire 1 B# in $end
$var wire 1 C# out $end
$upscope $end
$scope module buf1[7] $end
$var wire 1 D# e $end
$var wire 1 E# in $end
$var wire 1 F# out $end
$upscope $end
$upscope $end
$scope module memory[2] $end
$var wire 1 d" clk $end
$var wire 8 G# in [7:0] $end
$var wire 1 H# linesel $end
$var wire 8 I# out [7:0] $end
$var wire 1 h" re $end
$var wire 1 o" reset $end
$var wire 1 j" we $end
$var reg 8 J# data [7:0] $end
$scope module buf1[0] $end
$var wire 1 K# e $end
$var wire 1 L# in $end
$var wire 1 M# out $end
$upscope $end
$scope module buf1[1] $end
$var wire 1 N# e $end
$var wire 1 O# in $end
$var wire 1 P# out $end
$upscope $end
$scope module buf1[2] $end
$var wire 1 Q# e $end
$var wire 1 R# in $end
$var wire 1 S# out $end
$upscope $end
$scope module buf1[3] $end
$var wire 1 T# e $end
$var wire 1 U# in $end
$var wire 1 V# out $end
$upscope $end
$scope module buf1[4] $end
$var wire 1 W# e $end
$var wire 1 X# in $end
$var wire 1 Y# out $end
$upscope $end
$scope module buf1[5] $end
$var wire 1 Z# e $end
$var wire 1 [# in $end
$var wire 1 \# out $end
$upscope $end
$scope module buf1[6] $end
$var wire 1 ]# e $end
$var wire 1 ^# in $end
$var wire 1 _# out $end
$upscope $end
$scope module buf1[7] $end
$var wire 1 `# e $end
$var wire 1 a# in $end
$var wire 1 b# out $end
$upscope $end
$upscope $end
$scope module memory[3] $end
$var wire 1 d" clk $end
$var wire 8 c# in [7:0] $end
$var wire 1 d# linesel $end
$var wire 8 e# out [7:0] $end
$var wire 1 h" re $end
$var wire 1 o" reset $end
$var wire 1 j" we $end
$var reg 8 f# data [7:0] $end
$scope module buf1[0] $end
$var wire 1 g# e $end
$var wire 1 h# in $end
$var wire 1 i# out $end
$upscope $end
$scope module buf1[1] $end
$var wire 1 j# e $end
$var wire 1 k# in $end
$var wire 1 l# out $end
$upscope $end
$scope module buf1[2] $end
$var wire 1 m# e $end
$var wire 1 n# in $end
$var wire 1 o# out $end
$upscope $end
$scope module buf1[3] $end
$var wire 1 p# e $end
$var wire 1 q# in $end
$var wire 1 r# out $end
$upscope $end
$scope module buf1[4] $end
$var wire 1 s# e $end
$var wire 1 t# in $end
$var wire 1 u# out $end
$upscope $end
$scope module buf1[5] $end
$var wire 1 v# e $end
$var wire 1 w# in $end
$var wire 1 x# out $end
$upscope $end
$scope module buf1[6] $end
$var wire 1 y# e $end
$var wire 1 z# in $end
$var wire 1 {# out $end
$upscope $end
$scope module buf1[7] $end
$var wire 1 |# e $end
$var wire 1 }# in $end
$var wire 1 ~# out $end
$upscope $end
$upscope $end
$scope module memory[4] $end
$var wire 1 d" clk $end
$var wire 8 !$ in [7:0] $end
$var wire 1 "$ linesel $end
$var wire 8 #$ out [7:0] $end
$var wire 1 h" re $end
$var wire 1 o" reset $end
$var wire 1 j" we $end
$var reg 8 $$ data [7:0] $end
$scope module buf1[0] $end
$var wire 1 %$ e $end
$var wire 1 &$ in $end
$var wire 1 '$ out $end
$upscope $end
$scope module buf1[1] $end
$var wire 1 ($ e $end
$var wire 1 )$ in $end
$var wire 1 *$ out $end
$upscope $end
$scope module buf1[2] $end
$var wire 1 +$ e $end
$var wire 1 ,$ in $end
$var wire 1 -$ out $end
$upscope $end
$scope module buf1[3] $end
$var wire 1 .$ e $end
$var wire 1 /$ in $end
$var wire 1 0$ out $end
$upscope $end
$scope module buf1[4] $end
$var wire 1 1$ e $end
$var wire 1 2$ in $end
$var wire 1 3$ out $end
$upscope $end
$scope module buf1[5] $end
$var wire 1 4$ e $end
$var wire 1 5$ in $end
$var wire 1 6$ out $end
$upscope $end
$scope module buf1[6] $end
$var wire 1 7$ e $end
$var wire 1 8$ in $end
$var wire 1 9$ out $end
$upscope $end
$scope module buf1[7] $end
$var wire 1 :$ e $end
$var wire 1 ;$ in $end
$var wire 1 <$ out $end
$upscope $end
$upscope $end
$scope module memory[5] $end
$var wire 1 d" clk $end
$var wire 8 =$ in [7:0] $end
$var wire 1 >$ linesel $end
$var wire 8 ?$ out [7:0] $end
$var wire 1 h" re $end
$var wire 1 o" reset $end
$var wire 1 j" we $end
$var reg 8 @$ data [7:0] $end
$scope module buf1[0] $end
$var wire 1 A$ e $end
$var wire 1 B$ in $end
$var wire 1 C$ out $end
$upscope $end
$scope module buf1[1] $end
$var wire 1 D$ e $end
$var wire 1 E$ in $end
$var wire 1 F$ out $end
$upscope $end
$scope module buf1[2] $end
$var wire 1 G$ e $end
$var wire 1 H$ in $end
$var wire 1 I$ out $end
$upscope $end
$scope module buf1[3] $end
$var wire 1 J$ e $end
$var wire 1 K$ in $end
$var wire 1 L$ out $end
$upscope $end
$scope module buf1[4] $end
$var wire 1 M$ e $end
$var wire 1 N$ in $end
$var wire 1 O$ out $end
$upscope $end
$scope module buf1[5] $end
$var wire 1 P$ e $end
$var wire 1 Q$ in $end
$var wire 1 R$ out $end
$upscope $end
$scope module buf1[6] $end
$var wire 1 S$ e $end
$var wire 1 T$ in $end
$var wire 1 U$ out $end
$upscope $end
$scope module buf1[7] $end
$var wire 1 V$ e $end
$var wire 1 W$ in $end
$var wire 1 X$ out $end
$upscope $end
$upscope $end
$scope module memory[6] $end
$var wire 1 d" clk $end
$var wire 8 Y$ in [7:0] $end
$var wire 1 Z$ linesel $end
$var wire 8 [$ out [7:0] $end
$var wire 1 h" re $end
$var wire 1 o" reset $end
$var wire 1 j" we $end
$var reg 8 \$ data [7:0] $end
$scope module buf1[0] $end
$var wire 1 ]$ e $end
$var wire 1 ^$ in $end
$var wire 1 _$ out $end
$upscope $end
$scope module buf1[1] $end
$var wire 1 `$ e $end
$var wire 1 a$ in $end
$var wire 1 b$ out $end
$upscope $end
$scope module buf1[2] $end
$var wire 1 c$ e $end
$var wire 1 d$ in $end
$var wire 1 e$ out $end
$upscope $end
$scope module buf1[3] $end
$var wire 1 f$ e $end
$var wire 1 g$ in $end
$var wire 1 h$ out $end
$upscope $end
$scope module buf1[4] $end
$var wire 1 i$ e $end
$var wire 1 j$ in $end
$var wire 1 k$ out $end
$upscope $end
$scope module buf1[5] $end
$var wire 1 l$ e $end
$var wire 1 m$ in $end
$var wire 1 n$ out $end
$upscope $end
$scope module buf1[6] $end
$var wire 1 o$ e $end
$var wire 1 p$ in $end
$var wire 1 q$ out $end
$upscope $end
$scope module buf1[7] $end
$var wire 1 r$ e $end
$var wire 1 s$ in $end
$var wire 1 t$ out $end
$upscope $end
$upscope $end
$scope module memory[7] $end
$var wire 1 d" clk $end
$var wire 8 u$ in [7:0] $end
$var wire 1 v$ linesel $end
$var wire 8 w$ out [7:0] $end
$var wire 1 h" re $end
$var wire 1 o" reset $end
$var wire 1 j" we $end
$var reg 8 x$ data [7:0] $end
$scope module buf1[0] $end
$var wire 1 y$ e $end
$var wire 1 z$ in $end
$var wire 1 {$ out $end
$upscope $end
$scope module buf1[1] $end
$var wire 1 |$ e $end
$var wire 1 }$ in $end
$var wire 1 ~$ out $end
$upscope $end
$scope module buf1[2] $end
$var wire 1 !% e $end
$var wire 1 "% in $end
$var wire 1 #% out $end
$upscope $end
$scope module buf1[3] $end
$var wire 1 $% e $end
$var wire 1 %% in $end
$var wire 1 &% out $end
$upscope $end
$scope module buf1[4] $end
$var wire 1 '% e $end
$var wire 1 (% in $end
$var wire 1 )% out $end
$upscope $end
$scope module buf1[5] $end
$var wire 1 *% e $end
$var wire 1 +% in $end
$var wire 1 ,% out $end
$upscope $end
$scope module buf1[6] $end
$var wire 1 -% e $end
$var wire 1 .% in $end
$var wire 1 /% out $end
$upscope $end
$scope module buf1[7] $end
$var wire 1 0% e $end
$var wire 1 1% in $end
$var wire 1 2% out $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x2%
x1%
x0%
x/%
x.%
x-%
x,%
x+%
x*%
x)%
x(%
x'%
x&%
x%%
x$%
x#%
x"%
x!%
x~$
x}$
x|$
x{$
xz$
xy$
bx x$
bx w$
xv$
bz u$
xt$
xs$
xr$
xq$
xp$
xo$
xn$
xm$
xl$
xk$
xj$
xi$
xh$
xg$
xf$
xe$
xd$
xc$
xb$
xa$
x`$
x_$
x^$
x]$
bx \$
bx [$
xZ$
bz Y$
xX$
xW$
xV$
xU$
xT$
xS$
xR$
xQ$
xP$
xO$
xN$
xM$
xL$
xK$
xJ$
xI$
xH$
xG$
xF$
xE$
xD$
xC$
xB$
xA$
bx @$
bx ?$
x>$
bz =$
x<$
x;$
x:$
x9$
x8$
x7$
x6$
x5$
x4$
x3$
x2$
x1$
x0$
x/$
x.$
x-$
x,$
x+$
x*$
x)$
x($
x'$
x&$
x%$
bx $$
bx #$
x"$
bz !$
x~#
x}#
x|#
x{#
xz#
xy#
xx#
xw#
xv#
xu#
xt#
xs#
xr#
xq#
xp#
xo#
xn#
xm#
xl#
xk#
xj#
xi#
xh#
xg#
bx f#
bx e#
xd#
bz c#
xb#
xa#
x`#
x_#
x^#
x]#
x\#
x[#
xZ#
xY#
xX#
xW#
xV#
xU#
xT#
xS#
xR#
xQ#
xP#
xO#
xN#
xM#
xL#
xK#
bx J#
bx I#
xH#
bz G#
xF#
xE#
xD#
xC#
xB#
xA#
x@#
x?#
x>#
x=#
x<#
x;#
x:#
x9#
x8#
x7#
x6#
x5#
x4#
x3#
x2#
x1#
x0#
x/#
bx .#
bx -#
x,#
bz +#
x*#
x)#
x(#
x'#
x&#
x%#
x$#
x##
x"#
x!#
x~"
x}"
x|"
x{"
xz"
xy"
xx"
xw"
xv"
xu"
xt"
xs"
xr"
xq"
bx p"
xo"
bx n"
xm"
bz l"
bx k"
zj"
zi"
zh"
bx g"
bz f"
ze"
zd"
bz c"
zb"
za"
z`"
z_"
z^"
z]"
z\"
z["
zZ"
zY"
zX"
zW"
zV"
zU"
zT"
zS"
zR"
zQ"
zP"
zO"
zN"
zM"
zL"
zK"
zJ"
zI"
zH"
zG"
zF"
zE"
zD"
zC"
zB"
zA"
z@"
z?"
z>"
z="
z<"
z;"
z:"
z9"
z8"
z7"
z6"
z5"
z4"
z3"
bz 2"
bz 1"
bz 0"
z/"
z."
z-"
z,"
z+"
z*"
z)"
z("
z'"
z&"
z%"
z$"
z#"
z""
z!"
z~
z}
z|
z{
zz
zy
zx
zw
zv
zu
zt
zs
zr
zq
zp
zo
zn
zm
zl
zk
zj
zi
zh
zg
zf
ze
zd
zc
zb
za
z`
z_
z^
bz ]
bz \
z[
bz Z
bz Y
bz X
zW
1V
0U
zT
1S
0R
zQ
0P
0O
zN
0M
0L
zK
0J
0I
zH
0G
0F
zE
0D
0C
zB
0A
0@
1?
1>
1=
0<
0;
1:
09
08
17
16
15
14
13
12
11
00
0/
1.
1-
1,
1+
0*
0)
1(
b10011010 '
b11000000 &
b10011010 %
0$
b11000000 #
b10011010 "
b10011010 !
$end
#5
z*
z-
z0
z3
z6
z9
z<
z?
0(
0+
0.
01
04
07
0:
0=
0B
0E
0H
0K
0N
0Q
b11000000 !
b11000000 '
1T
1W
1@
1C
1F
1I
1L
1O
1R
1U
1$
#10
1B
1E
1H
1K
1Q
b1101111 !
b1101111 '
0W
02
1;
0>
1A
1D
1G
1J
1P
0V
b1010010 "
b1010010 %
b1101111 #
b1101111 &
#15
0*
1-
00
03
16
09
1<
0?
1(
1+
1.
11
14
17
1:
1=
zB
zE
zH
zK
zN
zQ
zT
b1010010 !
b1010010 '
zW
0@
0C
0F
0I
0L
0O
0R
0U
0$
#20
