// Seed: 222959605
`define pp_15 0
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  inout id_15;
  inout id_14;
  output id_13;
  input id_12;
  output id_11;
  inout id_10;
  inout id_9;
  output id_8;
  output id_7;
  output id_6;
  output id_5;
  output id_4;
  inout id_3;
  input id_2;
  inout id_1;
  assign id_9[1] = id_1;
  reg   id_15;
  reg   id_16;
  logic id_17;
  always #1 begin
    if (id_17) begin
      id_16 <= id_15;
      SystemTFIdentifier(id_2);
    end else SystemTFIdentifier(1);
  end
  type_24 id_18 (
      "",
      1
  );
  logic id_19;
  wire  id_20 = id_9;
endmodule
