module bcdCounter (

input clk, reset
output reg [3:0] outp
);

always@(posedge clk, posedge reset) begin
if reset begin 
outp <= 4'b0000;
end else begin
case (outp)
4b'0000: outp <= 4'b0001;
4b'0001: outp <= 4'b0010;
4b'0010: outp <= 4'b0011;
4b'0011: outp <= 4'b0100;
4b'0100: outp <= 4'b0101;
4b'0101: outp <= 4'b0110;
4b'0110: outp <= 4'b0111;
4b'0111: outp <= 4'b1000;
4b'1000: outp <= 4'b1001;
4b'1001: outp <= 4'b0000;
default: outp <= 4'b0000;
endcase
end
end
endmodule