# riscv-learn
This repo consists of some RISC-V instructions written in SystemVerilog. They are definitely not to be compared to the real IS as I am just trying to understand them at this point.
