
Buzzer.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005e98  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000288  08006028  08006028  00007028  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080062b0  080062b0  00008060  2**0
                  CONTENTS
  4 .ARM          00000008  080062b0  080062b0  000072b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080062b8  080062b8  00008060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080062b8  080062b8  000072b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080062bc  080062bc  000072bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20000000  080062c0  00008000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  9 .bss          0000043c  20000060  08006320  00008060  2**2
                  ALLOC, READONLY
 10 ._user_heap_stack 00000604  2000049c  08006320  0000849c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00008060  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009744  00000000  00000000  00008090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001bdc  00000000  00000000  000117d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000be0  00000000  00000000  000133b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000008f0  00000000  00000000  00013f90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00022d5a  00000000  00000000  00014880  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000097e5  00000000  00000000  000375da  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ba6a7  00000000  00000000  00040dbf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000fb466  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003bf4  00000000  00000000  000fb4ac  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000060  00000000  00000000  000ff0a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000060 	.word	0x20000060
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08006010 	.word	0x08006010

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000064 	.word	0x20000064
 80001cc:	08006010 	.word	0x08006010

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_drsub>:
 8000270:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000274:	e002      	b.n	800027c <__adddf3>
 8000276:	bf00      	nop

08000278 <__aeabi_dsub>:
 8000278:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800027c <__adddf3>:
 800027c:	b530      	push	{r4, r5, lr}
 800027e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000282:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000286:	ea94 0f05 	teq	r4, r5
 800028a:	bf08      	it	eq
 800028c:	ea90 0f02 	teqeq	r0, r2
 8000290:	bf1f      	itttt	ne
 8000292:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000296:	ea55 0c02 	orrsne.w	ip, r5, r2
 800029a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800029e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002a2:	f000 80e2 	beq.w	800046a <__adddf3+0x1ee>
 80002a6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002aa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ae:	bfb8      	it	lt
 80002b0:	426d      	neglt	r5, r5
 80002b2:	dd0c      	ble.n	80002ce <__adddf3+0x52>
 80002b4:	442c      	add	r4, r5
 80002b6:	ea80 0202 	eor.w	r2, r0, r2
 80002ba:	ea81 0303 	eor.w	r3, r1, r3
 80002be:	ea82 0000 	eor.w	r0, r2, r0
 80002c2:	ea83 0101 	eor.w	r1, r3, r1
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	2d36      	cmp	r5, #54	@ 0x36
 80002d0:	bf88      	it	hi
 80002d2:	bd30      	pophi	{r4, r5, pc}
 80002d4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002dc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002e0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002e4:	d002      	beq.n	80002ec <__adddf3+0x70>
 80002e6:	4240      	negs	r0, r0
 80002e8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ec:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80002f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002f4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002f8:	d002      	beq.n	8000300 <__adddf3+0x84>
 80002fa:	4252      	negs	r2, r2
 80002fc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000300:	ea94 0f05 	teq	r4, r5
 8000304:	f000 80a7 	beq.w	8000456 <__adddf3+0x1da>
 8000308:	f1a4 0401 	sub.w	r4, r4, #1
 800030c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000310:	db0d      	blt.n	800032e <__adddf3+0xb2>
 8000312:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000316:	fa22 f205 	lsr.w	r2, r2, r5
 800031a:	1880      	adds	r0, r0, r2
 800031c:	f141 0100 	adc.w	r1, r1, #0
 8000320:	fa03 f20e 	lsl.w	r2, r3, lr
 8000324:	1880      	adds	r0, r0, r2
 8000326:	fa43 f305 	asr.w	r3, r3, r5
 800032a:	4159      	adcs	r1, r3
 800032c:	e00e      	b.n	800034c <__adddf3+0xd0>
 800032e:	f1a5 0520 	sub.w	r5, r5, #32
 8000332:	f10e 0e20 	add.w	lr, lr, #32
 8000336:	2a01      	cmp	r2, #1
 8000338:	fa03 fc0e 	lsl.w	ip, r3, lr
 800033c:	bf28      	it	cs
 800033e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000342:	fa43 f305 	asr.w	r3, r3, r5
 8000346:	18c0      	adds	r0, r0, r3
 8000348:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800034c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000350:	d507      	bpl.n	8000362 <__adddf3+0xe6>
 8000352:	f04f 0e00 	mov.w	lr, #0
 8000356:	f1dc 0c00 	rsbs	ip, ip, #0
 800035a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800035e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000362:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000366:	d31b      	bcc.n	80003a0 <__adddf3+0x124>
 8000368:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800036c:	d30c      	bcc.n	8000388 <__adddf3+0x10c>
 800036e:	0849      	lsrs	r1, r1, #1
 8000370:	ea5f 0030 	movs.w	r0, r0, rrx
 8000374:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000378:	f104 0401 	add.w	r4, r4, #1
 800037c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000380:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000384:	f080 809a 	bcs.w	80004bc <__adddf3+0x240>
 8000388:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800038c:	bf08      	it	eq
 800038e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000392:	f150 0000 	adcs.w	r0, r0, #0
 8000396:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800039a:	ea41 0105 	orr.w	r1, r1, r5
 800039e:	bd30      	pop	{r4, r5, pc}
 80003a0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003a4:	4140      	adcs	r0, r0
 80003a6:	eb41 0101 	adc.w	r1, r1, r1
 80003aa:	3c01      	subs	r4, #1
 80003ac:	bf28      	it	cs
 80003ae:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003b2:	d2e9      	bcs.n	8000388 <__adddf3+0x10c>
 80003b4:	f091 0f00 	teq	r1, #0
 80003b8:	bf04      	itt	eq
 80003ba:	4601      	moveq	r1, r0
 80003bc:	2000      	moveq	r0, #0
 80003be:	fab1 f381 	clz	r3, r1
 80003c2:	bf08      	it	eq
 80003c4:	3320      	addeq	r3, #32
 80003c6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ca:	f1b3 0220 	subs.w	r2, r3, #32
 80003ce:	da0c      	bge.n	80003ea <__adddf3+0x16e>
 80003d0:	320c      	adds	r2, #12
 80003d2:	dd08      	ble.n	80003e6 <__adddf3+0x16a>
 80003d4:	f102 0c14 	add.w	ip, r2, #20
 80003d8:	f1c2 020c 	rsb	r2, r2, #12
 80003dc:	fa01 f00c 	lsl.w	r0, r1, ip
 80003e0:	fa21 f102 	lsr.w	r1, r1, r2
 80003e4:	e00c      	b.n	8000400 <__adddf3+0x184>
 80003e6:	f102 0214 	add.w	r2, r2, #20
 80003ea:	bfd8      	it	le
 80003ec:	f1c2 0c20 	rsble	ip, r2, #32
 80003f0:	fa01 f102 	lsl.w	r1, r1, r2
 80003f4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003f8:	bfdc      	itt	le
 80003fa:	ea41 010c 	orrle.w	r1, r1, ip
 80003fe:	4090      	lslle	r0, r2
 8000400:	1ae4      	subs	r4, r4, r3
 8000402:	bfa2      	ittt	ge
 8000404:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000408:	4329      	orrge	r1, r5
 800040a:	bd30      	popge	{r4, r5, pc}
 800040c:	ea6f 0404 	mvn.w	r4, r4
 8000410:	3c1f      	subs	r4, #31
 8000412:	da1c      	bge.n	800044e <__adddf3+0x1d2>
 8000414:	340c      	adds	r4, #12
 8000416:	dc0e      	bgt.n	8000436 <__adddf3+0x1ba>
 8000418:	f104 0414 	add.w	r4, r4, #20
 800041c:	f1c4 0220 	rsb	r2, r4, #32
 8000420:	fa20 f004 	lsr.w	r0, r0, r4
 8000424:	fa01 f302 	lsl.w	r3, r1, r2
 8000428:	ea40 0003 	orr.w	r0, r0, r3
 800042c:	fa21 f304 	lsr.w	r3, r1, r4
 8000430:	ea45 0103 	orr.w	r1, r5, r3
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	f1c4 040c 	rsb	r4, r4, #12
 800043a:	f1c4 0220 	rsb	r2, r4, #32
 800043e:	fa20 f002 	lsr.w	r0, r0, r2
 8000442:	fa01 f304 	lsl.w	r3, r1, r4
 8000446:	ea40 0003 	orr.w	r0, r0, r3
 800044a:	4629      	mov	r1, r5
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	fa21 f004 	lsr.w	r0, r1, r4
 8000452:	4629      	mov	r1, r5
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f094 0f00 	teq	r4, #0
 800045a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800045e:	bf06      	itte	eq
 8000460:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000464:	3401      	addeq	r4, #1
 8000466:	3d01      	subne	r5, #1
 8000468:	e74e      	b.n	8000308 <__adddf3+0x8c>
 800046a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800046e:	bf18      	it	ne
 8000470:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000474:	d029      	beq.n	80004ca <__adddf3+0x24e>
 8000476:	ea94 0f05 	teq	r4, r5
 800047a:	bf08      	it	eq
 800047c:	ea90 0f02 	teqeq	r0, r2
 8000480:	d005      	beq.n	800048e <__adddf3+0x212>
 8000482:	ea54 0c00 	orrs.w	ip, r4, r0
 8000486:	bf04      	itt	eq
 8000488:	4619      	moveq	r1, r3
 800048a:	4610      	moveq	r0, r2
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	ea91 0f03 	teq	r1, r3
 8000492:	bf1e      	ittt	ne
 8000494:	2100      	movne	r1, #0
 8000496:	2000      	movne	r0, #0
 8000498:	bd30      	popne	{r4, r5, pc}
 800049a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800049e:	d105      	bne.n	80004ac <__adddf3+0x230>
 80004a0:	0040      	lsls	r0, r0, #1
 80004a2:	4149      	adcs	r1, r1
 80004a4:	bf28      	it	cs
 80004a6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004aa:	bd30      	pop	{r4, r5, pc}
 80004ac:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004b0:	bf3c      	itt	cc
 80004b2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004b6:	bd30      	popcc	{r4, r5, pc}
 80004b8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004bc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004c0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004c4:	f04f 0000 	mov.w	r0, #0
 80004c8:	bd30      	pop	{r4, r5, pc}
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf1a      	itte	ne
 80004d0:	4619      	movne	r1, r3
 80004d2:	4610      	movne	r0, r2
 80004d4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004d8:	bf1c      	itt	ne
 80004da:	460b      	movne	r3, r1
 80004dc:	4602      	movne	r2, r0
 80004de:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004e2:	bf06      	itte	eq
 80004e4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004e8:	ea91 0f03 	teqeq	r1, r3
 80004ec:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80004f0:	bd30      	pop	{r4, r5, pc}
 80004f2:	bf00      	nop

080004f4 <__aeabi_ui2d>:
 80004f4:	f090 0f00 	teq	r0, #0
 80004f8:	bf04      	itt	eq
 80004fa:	2100      	moveq	r1, #0
 80004fc:	4770      	bxeq	lr
 80004fe:	b530      	push	{r4, r5, lr}
 8000500:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000504:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000508:	f04f 0500 	mov.w	r5, #0
 800050c:	f04f 0100 	mov.w	r1, #0
 8000510:	e750      	b.n	80003b4 <__adddf3+0x138>
 8000512:	bf00      	nop

08000514 <__aeabi_i2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800052c:	bf48      	it	mi
 800052e:	4240      	negmi	r0, r0
 8000530:	f04f 0100 	mov.w	r1, #0
 8000534:	e73e      	b.n	80003b4 <__adddf3+0x138>
 8000536:	bf00      	nop

08000538 <__aeabi_f2d>:
 8000538:	0042      	lsls	r2, r0, #1
 800053a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800053e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000542:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000546:	bf1f      	itttt	ne
 8000548:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800054c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000550:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000554:	4770      	bxne	lr
 8000556:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800055a:	bf08      	it	eq
 800055c:	4770      	bxeq	lr
 800055e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000562:	bf04      	itt	eq
 8000564:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000568:	4770      	bxeq	lr
 800056a:	b530      	push	{r4, r5, lr}
 800056c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000570:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000574:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000578:	e71c      	b.n	80003b4 <__adddf3+0x138>
 800057a:	bf00      	nop

0800057c <__aeabi_ul2d>:
 800057c:	ea50 0201 	orrs.w	r2, r0, r1
 8000580:	bf08      	it	eq
 8000582:	4770      	bxeq	lr
 8000584:	b530      	push	{r4, r5, lr}
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	e00a      	b.n	80005a2 <__aeabi_l2d+0x16>

0800058c <__aeabi_l2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800059a:	d502      	bpl.n	80005a2 <__aeabi_l2d+0x16>
 800059c:	4240      	negs	r0, r0
 800059e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005a2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005a6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005aa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ae:	f43f aed8 	beq.w	8000362 <__adddf3+0xe6>
 80005b2:	f04f 0203 	mov.w	r2, #3
 80005b6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ba:	bf18      	it	ne
 80005bc:	3203      	addne	r2, #3
 80005be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005c2:	bf18      	it	ne
 80005c4:	3203      	addne	r2, #3
 80005c6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ca:	f1c2 0320 	rsb	r3, r2, #32
 80005ce:	fa00 fc03 	lsl.w	ip, r0, r3
 80005d2:	fa20 f002 	lsr.w	r0, r0, r2
 80005d6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005da:	ea40 000e 	orr.w	r0, r0, lr
 80005de:	fa21 f102 	lsr.w	r1, r1, r2
 80005e2:	4414      	add	r4, r2
 80005e4:	e6bd      	b.n	8000362 <__adddf3+0xe6>
 80005e6:	bf00      	nop

080005e8 <__aeabi_dmul>:
 80005e8:	b570      	push	{r4, r5, r6, lr}
 80005ea:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005ee:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80005f2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005f6:	bf1d      	ittte	ne
 80005f8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005fc:	ea94 0f0c 	teqne	r4, ip
 8000600:	ea95 0f0c 	teqne	r5, ip
 8000604:	f000 f8de 	bleq	80007c4 <__aeabi_dmul+0x1dc>
 8000608:	442c      	add	r4, r5
 800060a:	ea81 0603 	eor.w	r6, r1, r3
 800060e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000612:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000616:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800061a:	bf18      	it	ne
 800061c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000620:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000624:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000628:	d038      	beq.n	800069c <__aeabi_dmul+0xb4>
 800062a:	fba0 ce02 	umull	ip, lr, r0, r2
 800062e:	f04f 0500 	mov.w	r5, #0
 8000632:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000636:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800063a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800063e:	f04f 0600 	mov.w	r6, #0
 8000642:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000646:	f09c 0f00 	teq	ip, #0
 800064a:	bf18      	it	ne
 800064c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000650:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000654:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000658:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800065c:	d204      	bcs.n	8000668 <__aeabi_dmul+0x80>
 800065e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000662:	416d      	adcs	r5, r5
 8000664:	eb46 0606 	adc.w	r6, r6, r6
 8000668:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800066c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000670:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000674:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000678:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800067c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000680:	bf88      	it	hi
 8000682:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000686:	d81e      	bhi.n	80006c6 <__aeabi_dmul+0xde>
 8000688:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800068c:	bf08      	it	eq
 800068e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000692:	f150 0000 	adcs.w	r0, r0, #0
 8000696:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800069a:	bd70      	pop	{r4, r5, r6, pc}
 800069c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006a0:	ea46 0101 	orr.w	r1, r6, r1
 80006a4:	ea40 0002 	orr.w	r0, r0, r2
 80006a8:	ea81 0103 	eor.w	r1, r1, r3
 80006ac:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006b0:	bfc2      	ittt	gt
 80006b2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006b6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	popgt	{r4, r5, r6, pc}
 80006bc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006c0:	f04f 0e00 	mov.w	lr, #0
 80006c4:	3c01      	subs	r4, #1
 80006c6:	f300 80ab 	bgt.w	8000820 <__aeabi_dmul+0x238>
 80006ca:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ce:	bfde      	ittt	le
 80006d0:	2000      	movle	r0, #0
 80006d2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006d6:	bd70      	pople	{r4, r5, r6, pc}
 80006d8:	f1c4 0400 	rsb	r4, r4, #0
 80006dc:	3c20      	subs	r4, #32
 80006de:	da35      	bge.n	800074c <__aeabi_dmul+0x164>
 80006e0:	340c      	adds	r4, #12
 80006e2:	dc1b      	bgt.n	800071c <__aeabi_dmul+0x134>
 80006e4:	f104 0414 	add.w	r4, r4, #20
 80006e8:	f1c4 0520 	rsb	r5, r4, #32
 80006ec:	fa00 f305 	lsl.w	r3, r0, r5
 80006f0:	fa20 f004 	lsr.w	r0, r0, r4
 80006f4:	fa01 f205 	lsl.w	r2, r1, r5
 80006f8:	ea40 0002 	orr.w	r0, r0, r2
 80006fc:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000700:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000704:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000708:	fa21 f604 	lsr.w	r6, r1, r4
 800070c:	eb42 0106 	adc.w	r1, r2, r6
 8000710:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000714:	bf08      	it	eq
 8000716:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f1c4 040c 	rsb	r4, r4, #12
 8000720:	f1c4 0520 	rsb	r5, r4, #32
 8000724:	fa00 f304 	lsl.w	r3, r0, r4
 8000728:	fa20 f005 	lsr.w	r0, r0, r5
 800072c:	fa01 f204 	lsl.w	r2, r1, r4
 8000730:	ea40 0002 	orr.w	r0, r0, r2
 8000734:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000738:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800073c:	f141 0100 	adc.w	r1, r1, #0
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 0520 	rsb	r5, r4, #32
 8000750:	fa00 f205 	lsl.w	r2, r0, r5
 8000754:	ea4e 0e02 	orr.w	lr, lr, r2
 8000758:	fa20 f304 	lsr.w	r3, r0, r4
 800075c:	fa01 f205 	lsl.w	r2, r1, r5
 8000760:	ea43 0302 	orr.w	r3, r3, r2
 8000764:	fa21 f004 	lsr.w	r0, r1, r4
 8000768:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800076c:	fa21 f204 	lsr.w	r2, r1, r4
 8000770:	ea20 0002 	bic.w	r0, r0, r2
 8000774:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000778:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800077c:	bf08      	it	eq
 800077e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000782:	bd70      	pop	{r4, r5, r6, pc}
 8000784:	f094 0f00 	teq	r4, #0
 8000788:	d10f      	bne.n	80007aa <__aeabi_dmul+0x1c2>
 800078a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800078e:	0040      	lsls	r0, r0, #1
 8000790:	eb41 0101 	adc.w	r1, r1, r1
 8000794:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000798:	bf08      	it	eq
 800079a:	3c01      	subeq	r4, #1
 800079c:	d0f7      	beq.n	800078e <__aeabi_dmul+0x1a6>
 800079e:	ea41 0106 	orr.w	r1, r1, r6
 80007a2:	f095 0f00 	teq	r5, #0
 80007a6:	bf18      	it	ne
 80007a8:	4770      	bxne	lr
 80007aa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ae:	0052      	lsls	r2, r2, #1
 80007b0:	eb43 0303 	adc.w	r3, r3, r3
 80007b4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3d01      	subeq	r5, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1c6>
 80007be:	ea43 0306 	orr.w	r3, r3, r6
 80007c2:	4770      	bx	lr
 80007c4:	ea94 0f0c 	teq	r4, ip
 80007c8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007cc:	bf18      	it	ne
 80007ce:	ea95 0f0c 	teqne	r5, ip
 80007d2:	d00c      	beq.n	80007ee <__aeabi_dmul+0x206>
 80007d4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007d8:	bf18      	it	ne
 80007da:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007de:	d1d1      	bne.n	8000784 <__aeabi_dmul+0x19c>
 80007e0:	ea81 0103 	eor.w	r1, r1, r3
 80007e4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007e8:	f04f 0000 	mov.w	r0, #0
 80007ec:	bd70      	pop	{r4, r5, r6, pc}
 80007ee:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f2:	bf06      	itte	eq
 80007f4:	4610      	moveq	r0, r2
 80007f6:	4619      	moveq	r1, r3
 80007f8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fc:	d019      	beq.n	8000832 <__aeabi_dmul+0x24a>
 80007fe:	ea94 0f0c 	teq	r4, ip
 8000802:	d102      	bne.n	800080a <__aeabi_dmul+0x222>
 8000804:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000808:	d113      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800080a:	ea95 0f0c 	teq	r5, ip
 800080e:	d105      	bne.n	800081c <__aeabi_dmul+0x234>
 8000810:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000814:	bf1c      	itt	ne
 8000816:	4610      	movne	r0, r2
 8000818:	4619      	movne	r1, r3
 800081a:	d10a      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800081c:	ea81 0103 	eor.w	r1, r1, r3
 8000820:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000824:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000828:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800082c:	f04f 0000 	mov.w	r0, #0
 8000830:	bd70      	pop	{r4, r5, r6, pc}
 8000832:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000836:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800083a:	bd70      	pop	{r4, r5, r6, pc}

0800083c <__aeabi_ddiv>:
 800083c:	b570      	push	{r4, r5, r6, lr}
 800083e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000842:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000846:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800084a:	bf1d      	ittte	ne
 800084c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000850:	ea94 0f0c 	teqne	r4, ip
 8000854:	ea95 0f0c 	teqne	r5, ip
 8000858:	f000 f8a7 	bleq	80009aa <__aeabi_ddiv+0x16e>
 800085c:	eba4 0405 	sub.w	r4, r4, r5
 8000860:	ea81 0e03 	eor.w	lr, r1, r3
 8000864:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000868:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800086c:	f000 8088 	beq.w	8000980 <__aeabi_ddiv+0x144>
 8000870:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000874:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000878:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800087c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000880:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000884:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000888:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800088c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000890:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000894:	429d      	cmp	r5, r3
 8000896:	bf08      	it	eq
 8000898:	4296      	cmpeq	r6, r2
 800089a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800089e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008a2:	d202      	bcs.n	80008aa <__aeabi_ddiv+0x6e>
 80008a4:	085b      	lsrs	r3, r3, #1
 80008a6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008aa:	1ab6      	subs	r6, r6, r2
 80008ac:	eb65 0503 	sbc.w	r5, r5, r3
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ba:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008be:	ebb6 0e02 	subs.w	lr, r6, r2
 80008c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008c6:	bf22      	ittt	cs
 80008c8:	1ab6      	subcs	r6, r6, r2
 80008ca:	4675      	movcs	r5, lr
 80008cc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008de:	bf22      	ittt	cs
 80008e0:	1ab6      	subcs	r6, r6, r2
 80008e2:	4675      	movcs	r5, lr
 80008e4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008e8:	085b      	lsrs	r3, r3, #1
 80008ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000918:	ea55 0e06 	orrs.w	lr, r5, r6
 800091c:	d018      	beq.n	8000950 <__aeabi_ddiv+0x114>
 800091e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000922:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000926:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800092a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800092e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000932:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000936:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800093a:	d1c0      	bne.n	80008be <__aeabi_ddiv+0x82>
 800093c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000940:	d10b      	bne.n	800095a <__aeabi_ddiv+0x11e>
 8000942:	ea41 0100 	orr.w	r1, r1, r0
 8000946:	f04f 0000 	mov.w	r0, #0
 800094a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800094e:	e7b6      	b.n	80008be <__aeabi_ddiv+0x82>
 8000950:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000954:	bf04      	itt	eq
 8000956:	4301      	orreq	r1, r0
 8000958:	2000      	moveq	r0, #0
 800095a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800095e:	bf88      	it	hi
 8000960:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000964:	f63f aeaf 	bhi.w	80006c6 <__aeabi_dmul+0xde>
 8000968:	ebb5 0c03 	subs.w	ip, r5, r3
 800096c:	bf04      	itt	eq
 800096e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000972:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000976:	f150 0000 	adcs.w	r0, r0, #0
 800097a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800097e:	bd70      	pop	{r4, r5, r6, pc}
 8000980:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000984:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000988:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800098c:	bfc2      	ittt	gt
 800098e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000992:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000996:	bd70      	popgt	{r4, r5, r6, pc}
 8000998:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800099c:	f04f 0e00 	mov.w	lr, #0
 80009a0:	3c01      	subs	r4, #1
 80009a2:	e690      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009a4:	ea45 0e06 	orr.w	lr, r5, r6
 80009a8:	e68d      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009aa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ae:	ea94 0f0c 	teq	r4, ip
 80009b2:	bf08      	it	eq
 80009b4:	ea95 0f0c 	teqeq	r5, ip
 80009b8:	f43f af3b 	beq.w	8000832 <__aeabi_dmul+0x24a>
 80009bc:	ea94 0f0c 	teq	r4, ip
 80009c0:	d10a      	bne.n	80009d8 <__aeabi_ddiv+0x19c>
 80009c2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009c6:	f47f af34 	bne.w	8000832 <__aeabi_dmul+0x24a>
 80009ca:	ea95 0f0c 	teq	r5, ip
 80009ce:	f47f af25 	bne.w	800081c <__aeabi_dmul+0x234>
 80009d2:	4610      	mov	r0, r2
 80009d4:	4619      	mov	r1, r3
 80009d6:	e72c      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009d8:	ea95 0f0c 	teq	r5, ip
 80009dc:	d106      	bne.n	80009ec <__aeabi_ddiv+0x1b0>
 80009de:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009e2:	f43f aefd 	beq.w	80007e0 <__aeabi_dmul+0x1f8>
 80009e6:	4610      	mov	r0, r2
 80009e8:	4619      	mov	r1, r3
 80009ea:	e722      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009ec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009f6:	f47f aec5 	bne.w	8000784 <__aeabi_dmul+0x19c>
 80009fa:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009fe:	f47f af0d 	bne.w	800081c <__aeabi_dmul+0x234>
 8000a02:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a06:	f47f aeeb 	bne.w	80007e0 <__aeabi_dmul+0x1f8>
 8000a0a:	e712      	b.n	8000832 <__aeabi_dmul+0x24a>

08000a0c <__gedf2>:
 8000a0c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a10:	e006      	b.n	8000a20 <__cmpdf2+0x4>
 8000a12:	bf00      	nop

08000a14 <__ledf2>:
 8000a14:	f04f 0c01 	mov.w	ip, #1
 8000a18:	e002      	b.n	8000a20 <__cmpdf2+0x4>
 8000a1a:	bf00      	nop

08000a1c <__cmpdf2>:
 8000a1c:	f04f 0c01 	mov.w	ip, #1
 8000a20:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a24:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a28:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a2c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a36:	d01b      	beq.n	8000a70 <__cmpdf2+0x54>
 8000a38:	b001      	add	sp, #4
 8000a3a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a3e:	bf0c      	ite	eq
 8000a40:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a44:	ea91 0f03 	teqne	r1, r3
 8000a48:	bf02      	ittt	eq
 8000a4a:	ea90 0f02 	teqeq	r0, r2
 8000a4e:	2000      	moveq	r0, #0
 8000a50:	4770      	bxeq	lr
 8000a52:	f110 0f00 	cmn.w	r0, #0
 8000a56:	ea91 0f03 	teq	r1, r3
 8000a5a:	bf58      	it	pl
 8000a5c:	4299      	cmppl	r1, r3
 8000a5e:	bf08      	it	eq
 8000a60:	4290      	cmpeq	r0, r2
 8000a62:	bf2c      	ite	cs
 8000a64:	17d8      	asrcs	r0, r3, #31
 8000a66:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a6a:	f040 0001 	orr.w	r0, r0, #1
 8000a6e:	4770      	bx	lr
 8000a70:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a74:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a78:	d102      	bne.n	8000a80 <__cmpdf2+0x64>
 8000a7a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a7e:	d107      	bne.n	8000a90 <__cmpdf2+0x74>
 8000a80:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d1d6      	bne.n	8000a38 <__cmpdf2+0x1c>
 8000a8a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a8e:	d0d3      	beq.n	8000a38 <__cmpdf2+0x1c>
 8000a90:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a94:	4770      	bx	lr
 8000a96:	bf00      	nop

08000a98 <__aeabi_cdrcmple>:
 8000a98:	4684      	mov	ip, r0
 8000a9a:	4610      	mov	r0, r2
 8000a9c:	4662      	mov	r2, ip
 8000a9e:	468c      	mov	ip, r1
 8000aa0:	4619      	mov	r1, r3
 8000aa2:	4663      	mov	r3, ip
 8000aa4:	e000      	b.n	8000aa8 <__aeabi_cdcmpeq>
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdcmpeq>:
 8000aa8:	b501      	push	{r0, lr}
 8000aaa:	f7ff ffb7 	bl	8000a1c <__cmpdf2>
 8000aae:	2800      	cmp	r0, #0
 8000ab0:	bf48      	it	mi
 8000ab2:	f110 0f00 	cmnmi.w	r0, #0
 8000ab6:	bd01      	pop	{r0, pc}

08000ab8 <__aeabi_dcmpeq>:
 8000ab8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000abc:	f7ff fff4 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ac0:	bf0c      	ite	eq
 8000ac2:	2001      	moveq	r0, #1
 8000ac4:	2000      	movne	r0, #0
 8000ac6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aca:	bf00      	nop

08000acc <__aeabi_dcmplt>:
 8000acc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad0:	f7ff ffea 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ad4:	bf34      	ite	cc
 8000ad6:	2001      	movcc	r0, #1
 8000ad8:	2000      	movcs	r0, #0
 8000ada:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ade:	bf00      	nop

08000ae0 <__aeabi_dcmple>:
 8000ae0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae4:	f7ff ffe0 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ae8:	bf94      	ite	ls
 8000aea:	2001      	movls	r0, #1
 8000aec:	2000      	movhi	r0, #0
 8000aee:	f85d fb08 	ldr.w	pc, [sp], #8
 8000af2:	bf00      	nop

08000af4 <__aeabi_dcmpge>:
 8000af4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af8:	f7ff ffce 	bl	8000a98 <__aeabi_cdrcmple>
 8000afc:	bf94      	ite	ls
 8000afe:	2001      	movls	r0, #1
 8000b00:	2000      	movhi	r0, #0
 8000b02:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b06:	bf00      	nop

08000b08 <__aeabi_dcmpgt>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff ffc4 	bl	8000a98 <__aeabi_cdrcmple>
 8000b10:	bf34      	ite	cc
 8000b12:	2001      	movcc	r0, #1
 8000b14:	2000      	movcs	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_d2iz>:
 8000b1c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b20:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b24:	d215      	bcs.n	8000b52 <__aeabi_d2iz+0x36>
 8000b26:	d511      	bpl.n	8000b4c <__aeabi_d2iz+0x30>
 8000b28:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b2c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b30:	d912      	bls.n	8000b58 <__aeabi_d2iz+0x3c>
 8000b32:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b36:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b3a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b3e:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b42:	fa23 f002 	lsr.w	r0, r3, r2
 8000b46:	bf18      	it	ne
 8000b48:	4240      	negne	r0, r0
 8000b4a:	4770      	bx	lr
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b56:	d105      	bne.n	8000b64 <__aeabi_d2iz+0x48>
 8000b58:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b5c:	bf08      	it	eq
 8000b5e:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b62:	4770      	bx	lr
 8000b64:	f04f 0000 	mov.w	r0, #0
 8000b68:	4770      	bx	lr
 8000b6a:	bf00      	nop

08000b6c <__aeabi_d2uiz>:
 8000b6c:	004a      	lsls	r2, r1, #1
 8000b6e:	d211      	bcs.n	8000b94 <__aeabi_d2uiz+0x28>
 8000b70:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b74:	d211      	bcs.n	8000b9a <__aeabi_d2uiz+0x2e>
 8000b76:	d50d      	bpl.n	8000b94 <__aeabi_d2uiz+0x28>
 8000b78:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b7c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b80:	d40e      	bmi.n	8000ba0 <__aeabi_d2uiz+0x34>
 8000b82:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b86:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b8a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	4770      	bx	lr
 8000b94:	f04f 0000 	mov.w	r0, #0
 8000b98:	4770      	bx	lr
 8000b9a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b9e:	d102      	bne.n	8000ba6 <__aeabi_d2uiz+0x3a>
 8000ba0:	f04f 30ff 	mov.w	r0, #4294967295
 8000ba4:	4770      	bx	lr
 8000ba6:	f04f 0000 	mov.w	r0, #0
 8000baa:	4770      	bx	lr

08000bac <__aeabi_d2f>:
 8000bac:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bb0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bb4:	bf24      	itt	cs
 8000bb6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bba:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bbe:	d90d      	bls.n	8000bdc <__aeabi_d2f+0x30>
 8000bc0:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000bc4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bcc:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bd0:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd4:	bf08      	it	eq
 8000bd6:	f020 0001 	biceq.w	r0, r0, #1
 8000bda:	4770      	bx	lr
 8000bdc:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000be0:	d121      	bne.n	8000c26 <__aeabi_d2f+0x7a>
 8000be2:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000be6:	bfbc      	itt	lt
 8000be8:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000bec:	4770      	bxlt	lr
 8000bee:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000bf2:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf6:	f1c2 0218 	rsb	r2, r2, #24
 8000bfa:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfe:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c02:	fa20 f002 	lsr.w	r0, r0, r2
 8000c06:	bf18      	it	ne
 8000c08:	f040 0001 	orrne.w	r0, r0, #1
 8000c0c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c10:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c14:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c18:	ea40 000c 	orr.w	r0, r0, ip
 8000c1c:	fa23 f302 	lsr.w	r3, r3, r2
 8000c20:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c24:	e7cc      	b.n	8000bc0 <__aeabi_d2f+0x14>
 8000c26:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c2a:	d107      	bne.n	8000c3c <__aeabi_d2f+0x90>
 8000c2c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c30:	bf1e      	ittt	ne
 8000c32:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c36:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c3a:	4770      	bxne	lr
 8000c3c:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c40:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c44:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c48:	4770      	bx	lr
 8000c4a:	bf00      	nop

08000c4c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000c4c:	b480      	push	{r7}
 8000c4e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000c50:	4b04      	ldr	r3, [pc, #16]	@ (8000c64 <__NVIC_GetPriorityGrouping+0x18>)
 8000c52:	68db      	ldr	r3, [r3, #12]
 8000c54:	0a1b      	lsrs	r3, r3, #8
 8000c56:	f003 0307 	and.w	r3, r3, #7
}
 8000c5a:	4618      	mov	r0, r3
 8000c5c:	46bd      	mov	sp, r7
 8000c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c62:	4770      	bx	lr
 8000c64:	e000ed00 	.word	0xe000ed00

08000c68 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000c68:	b480      	push	{r7}
 8000c6a:	b083      	sub	sp, #12
 8000c6c:	af00      	add	r7, sp, #0
 8000c6e:	4603      	mov	r3, r0
 8000c70:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000c72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c76:	2b00      	cmp	r3, #0
 8000c78:	db0b      	blt.n	8000c92 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000c7a:	79fb      	ldrb	r3, [r7, #7]
 8000c7c:	f003 021f 	and.w	r2, r3, #31
 8000c80:	4907      	ldr	r1, [pc, #28]	@ (8000ca0 <__NVIC_EnableIRQ+0x38>)
 8000c82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c86:	095b      	lsrs	r3, r3, #5
 8000c88:	2001      	movs	r0, #1
 8000c8a:	fa00 f202 	lsl.w	r2, r0, r2
 8000c8e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000c92:	bf00      	nop
 8000c94:	370c      	adds	r7, #12
 8000c96:	46bd      	mov	sp, r7
 8000c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c9c:	4770      	bx	lr
 8000c9e:	bf00      	nop
 8000ca0:	e000e100 	.word	0xe000e100

08000ca4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000ca4:	b480      	push	{r7}
 8000ca6:	b083      	sub	sp, #12
 8000ca8:	af00      	add	r7, sp, #0
 8000caa:	4603      	mov	r3, r0
 8000cac:	6039      	str	r1, [r7, #0]
 8000cae:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000cb0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cb4:	2b00      	cmp	r3, #0
 8000cb6:	db0a      	blt.n	8000cce <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000cb8:	683b      	ldr	r3, [r7, #0]
 8000cba:	b2da      	uxtb	r2, r3
 8000cbc:	490c      	ldr	r1, [pc, #48]	@ (8000cf0 <__NVIC_SetPriority+0x4c>)
 8000cbe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cc2:	0112      	lsls	r2, r2, #4
 8000cc4:	b2d2      	uxtb	r2, r2
 8000cc6:	440b      	add	r3, r1
 8000cc8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000ccc:	e00a      	b.n	8000ce4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000cce:	683b      	ldr	r3, [r7, #0]
 8000cd0:	b2da      	uxtb	r2, r3
 8000cd2:	4908      	ldr	r1, [pc, #32]	@ (8000cf4 <__NVIC_SetPriority+0x50>)
 8000cd4:	79fb      	ldrb	r3, [r7, #7]
 8000cd6:	f003 030f 	and.w	r3, r3, #15
 8000cda:	3b04      	subs	r3, #4
 8000cdc:	0112      	lsls	r2, r2, #4
 8000cde:	b2d2      	uxtb	r2, r2
 8000ce0:	440b      	add	r3, r1
 8000ce2:	761a      	strb	r2, [r3, #24]
}
 8000ce4:	bf00      	nop
 8000ce6:	370c      	adds	r7, #12
 8000ce8:	46bd      	mov	sp, r7
 8000cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cee:	4770      	bx	lr
 8000cf0:	e000e100 	.word	0xe000e100
 8000cf4:	e000ed00 	.word	0xe000ed00

08000cf8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000cf8:	b480      	push	{r7}
 8000cfa:	b089      	sub	sp, #36	@ 0x24
 8000cfc:	af00      	add	r7, sp, #0
 8000cfe:	60f8      	str	r0, [r7, #12]
 8000d00:	60b9      	str	r1, [r7, #8]
 8000d02:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000d04:	68fb      	ldr	r3, [r7, #12]
 8000d06:	f003 0307 	and.w	r3, r3, #7
 8000d0a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000d0c:	69fb      	ldr	r3, [r7, #28]
 8000d0e:	f1c3 0307 	rsb	r3, r3, #7
 8000d12:	2b04      	cmp	r3, #4
 8000d14:	bf28      	it	cs
 8000d16:	2304      	movcs	r3, #4
 8000d18:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000d1a:	69fb      	ldr	r3, [r7, #28]
 8000d1c:	3304      	adds	r3, #4
 8000d1e:	2b06      	cmp	r3, #6
 8000d20:	d902      	bls.n	8000d28 <NVIC_EncodePriority+0x30>
 8000d22:	69fb      	ldr	r3, [r7, #28]
 8000d24:	3b03      	subs	r3, #3
 8000d26:	e000      	b.n	8000d2a <NVIC_EncodePriority+0x32>
 8000d28:	2300      	movs	r3, #0
 8000d2a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d2c:	f04f 32ff 	mov.w	r2, #4294967295
 8000d30:	69bb      	ldr	r3, [r7, #24]
 8000d32:	fa02 f303 	lsl.w	r3, r2, r3
 8000d36:	43da      	mvns	r2, r3
 8000d38:	68bb      	ldr	r3, [r7, #8]
 8000d3a:	401a      	ands	r2, r3
 8000d3c:	697b      	ldr	r3, [r7, #20]
 8000d3e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000d40:	f04f 31ff 	mov.w	r1, #4294967295
 8000d44:	697b      	ldr	r3, [r7, #20]
 8000d46:	fa01 f303 	lsl.w	r3, r1, r3
 8000d4a:	43d9      	mvns	r1, r3
 8000d4c:	687b      	ldr	r3, [r7, #4]
 8000d4e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d50:	4313      	orrs	r3, r2
         );
}
 8000d52:	4618      	mov	r0, r3
 8000d54:	3724      	adds	r7, #36	@ 0x24
 8000d56:	46bd      	mov	sp, r7
 8000d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d5c:	4770      	bx	lr
	...

08000d60 <LL_RCC_SetUSARTClockSource>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetUSARTClockSource(uint32_t USARTxSource)
{
 8000d60:	b480      	push	{r7}
 8000d62:	b083      	sub	sp, #12
 8000d64:	af00      	add	r7, sp, #0
 8000d66:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (USARTxSource >> 16U), (USARTxSource & 0x0000FFFFU));
 8000d68:	4b09      	ldr	r3, [pc, #36]	@ (8000d90 <LL_RCC_SetUSARTClockSource+0x30>)
 8000d6a:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8000d6e:	687b      	ldr	r3, [r7, #4]
 8000d70:	0c1b      	lsrs	r3, r3, #16
 8000d72:	43db      	mvns	r3, r3
 8000d74:	401a      	ands	r2, r3
 8000d76:	687b      	ldr	r3, [r7, #4]
 8000d78:	b29b      	uxth	r3, r3
 8000d7a:	4905      	ldr	r1, [pc, #20]	@ (8000d90 <LL_RCC_SetUSARTClockSource+0x30>)
 8000d7c:	4313      	orrs	r3, r2
 8000d7e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8000d82:	bf00      	nop
 8000d84:	370c      	adds	r7, #12
 8000d86:	46bd      	mov	sp, r7
 8000d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d8c:	4770      	bx	lr
 8000d8e:	bf00      	nop
 8000d90:	40021000 	.word	0x40021000

08000d94 <LL_AHB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000d94:	b480      	push	{r7}
 8000d96:	b085      	sub	sp, #20
 8000d98:	af00      	add	r7, sp, #0
 8000d9a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000d9c:	4b08      	ldr	r3, [pc, #32]	@ (8000dc0 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8000d9e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000da0:	4907      	ldr	r1, [pc, #28]	@ (8000dc0 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8000da2:	687b      	ldr	r3, [r7, #4]
 8000da4:	4313      	orrs	r3, r2
 8000da6:	64cb      	str	r3, [r1, #76]	@ 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000da8:	4b05      	ldr	r3, [pc, #20]	@ (8000dc0 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8000daa:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000dac:	687b      	ldr	r3, [r7, #4]
 8000dae:	4013      	ands	r3, r2
 8000db0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000db2:	68fb      	ldr	r3, [r7, #12]
}
 8000db4:	bf00      	nop
 8000db6:	3714      	adds	r7, #20
 8000db8:	46bd      	mov	sp, r7
 8000dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dbe:	4770      	bx	lr
 8000dc0:	40021000 	.word	0x40021000

08000dc4 <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000dc4:	b480      	push	{r7}
 8000dc6:	b085      	sub	sp, #20
 8000dc8:	af00      	add	r7, sp, #0
 8000dca:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8000dcc:	4b08      	ldr	r3, [pc, #32]	@ (8000df0 <LL_APB2_GRP1_EnableClock+0x2c>)
 8000dce:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8000dd0:	4907      	ldr	r1, [pc, #28]	@ (8000df0 <LL_APB2_GRP1_EnableClock+0x2c>)
 8000dd2:	687b      	ldr	r3, [r7, #4]
 8000dd4:	4313      	orrs	r3, r2
 8000dd6:	660b      	str	r3, [r1, #96]	@ 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8000dd8:	4b05      	ldr	r3, [pc, #20]	@ (8000df0 <LL_APB2_GRP1_EnableClock+0x2c>)
 8000dda:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8000ddc:	687b      	ldr	r3, [r7, #4]
 8000dde:	4013      	ands	r3, r2
 8000de0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000de2:	68fb      	ldr	r3, [r7, #12]
}
 8000de4:	bf00      	nop
 8000de6:	3714      	adds	r7, #20
 8000de8:	46bd      	mov	sp, r7
 8000dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dee:	4770      	bx	lr
 8000df0:	40021000 	.word	0x40021000

08000df4 <LL_USART_Enable>:
  * @rmtoll CR1          UE            LL_USART_Enable
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_Enable(USART_TypeDef *USARTx)
{
 8000df4:	b480      	push	{r7}
 8000df6:	b083      	sub	sp, #12
 8000df8:	af00      	add	r7, sp, #0
 8000dfa:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 8000dfc:	687b      	ldr	r3, [r7, #4]
 8000dfe:	681b      	ldr	r3, [r3, #0]
 8000e00:	f043 0201 	orr.w	r2, r3, #1
 8000e04:	687b      	ldr	r3, [r7, #4]
 8000e06:	601a      	str	r2, [r3, #0]
}
 8000e08:	bf00      	nop
 8000e0a:	370c      	adds	r7, #12
 8000e0c:	46bd      	mov	sp, r7
 8000e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e12:	4770      	bx	lr

08000e14 <LL_USART_ConfigAsyncMode>:
  *         CR3          HDSEL         LL_USART_ConfigAsyncMode
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ConfigAsyncMode(USART_TypeDef *USARTx)
{
 8000e14:	b480      	push	{r7}
 8000e16:	b083      	sub	sp, #12
 8000e18:	af00      	add	r7, sp, #0
 8000e1a:	6078      	str	r0, [r7, #4]
  /* In Asynchronous mode, the following bits must be kept cleared:
  - LINEN, CLKEN bits in the USART_CR2 register,
  - SCEN, IREN and HDSEL bits in the USART_CR3 register.
  */
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	685b      	ldr	r3, [r3, #4]
 8000e20:	f423 4290 	bic.w	r2, r3, #18432	@ 0x4800
 8000e24:	687b      	ldr	r3, [r7, #4]
 8000e26:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	689b      	ldr	r3, [r3, #8]
 8000e2c:	f023 022a 	bic.w	r2, r3, #42	@ 0x2a
 8000e30:	687b      	ldr	r3, [r7, #4]
 8000e32:	609a      	str	r2, [r3, #8]
}
 8000e34:	bf00      	nop
 8000e36:	370c      	adds	r7, #12
 8000e38:	46bd      	mov	sp, r7
 8000e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e3e:	4770      	bx	lr

08000e40 <LL_USART_IsActiveFlag_RXNE>:
  * @rmtoll ISR          RXNE          LL_USART_IsActiveFlag_RXNE
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_RXNE(const USART_TypeDef *USARTx)
{
 8000e40:	b480      	push	{r7}
 8000e42:	b083      	sub	sp, #12
 8000e44:	af00      	add	r7, sp, #0
 8000e46:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_RXNE) == (USART_ISR_RXNE)) ? 1UL : 0UL);
 8000e48:	687b      	ldr	r3, [r7, #4]
 8000e4a:	69db      	ldr	r3, [r3, #28]
 8000e4c:	f003 0320 	and.w	r3, r3, #32
 8000e50:	2b20      	cmp	r3, #32
 8000e52:	d101      	bne.n	8000e58 <LL_USART_IsActiveFlag_RXNE+0x18>
 8000e54:	2301      	movs	r3, #1
 8000e56:	e000      	b.n	8000e5a <LL_USART_IsActiveFlag_RXNE+0x1a>
 8000e58:	2300      	movs	r3, #0
}
 8000e5a:	4618      	mov	r0, r3
 8000e5c:	370c      	adds	r7, #12
 8000e5e:	46bd      	mov	sp, r7
 8000e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e64:	4770      	bx	lr

08000e66 <LL_USART_IsActiveFlag_TC>:
  * @rmtoll ISR          TC            LL_USART_IsActiveFlag_TC
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TC(const USART_TypeDef *USARTx)
{
 8000e66:	b480      	push	{r7}
 8000e68:	b083      	sub	sp, #12
 8000e6a:	af00      	add	r7, sp, #0
 8000e6c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_TC) == (USART_ISR_TC)) ? 1UL : 0UL);
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	69db      	ldr	r3, [r3, #28]
 8000e72:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000e76:	2b40      	cmp	r3, #64	@ 0x40
 8000e78:	d101      	bne.n	8000e7e <LL_USART_IsActiveFlag_TC+0x18>
 8000e7a:	2301      	movs	r3, #1
 8000e7c:	e000      	b.n	8000e80 <LL_USART_IsActiveFlag_TC+0x1a>
 8000e7e:	2300      	movs	r3, #0
}
 8000e80:	4618      	mov	r0, r3
 8000e82:	370c      	adds	r7, #12
 8000e84:	46bd      	mov	sp, r7
 8000e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e8a:	4770      	bx	lr

08000e8c <LL_USART_IsActiveFlag_TXE>:
  * @rmtoll ISR          TXE           LL_USART_IsActiveFlag_TXE
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TXE(const USART_TypeDef *USARTx)
{
 8000e8c:	b480      	push	{r7}
 8000e8e:	b083      	sub	sp, #12
 8000e90:	af00      	add	r7, sp, #0
 8000e92:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_TXE) == (USART_ISR_TXE)) ? 1UL : 0UL);
 8000e94:	687b      	ldr	r3, [r7, #4]
 8000e96:	69db      	ldr	r3, [r3, #28]
 8000e98:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000e9c:	2b80      	cmp	r3, #128	@ 0x80
 8000e9e:	d101      	bne.n	8000ea4 <LL_USART_IsActiveFlag_TXE+0x18>
 8000ea0:	2301      	movs	r3, #1
 8000ea2:	e000      	b.n	8000ea6 <LL_USART_IsActiveFlag_TXE+0x1a>
 8000ea4:	2300      	movs	r3, #0
}
 8000ea6:	4618      	mov	r0, r3
 8000ea8:	370c      	adds	r7, #12
 8000eaa:	46bd      	mov	sp, r7
 8000eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eb0:	4770      	bx	lr

08000eb2 <LL_USART_EnableIT_RXNE>:
  * @rmtoll CR1          RXNEIE        LL_USART_EnableIT_RXNE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableIT_RXNE(USART_TypeDef *USARTx)
{
 8000eb2:	b480      	push	{r7}
 8000eb4:	b089      	sub	sp, #36	@ 0x24
 8000eb6:	af00      	add	r7, sp, #0
 8000eb8:	6078      	str	r0, [r7, #4]
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_RXNEIE);
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	60fb      	str	r3, [r7, #12]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8000ebe:	68fb      	ldr	r3, [r7, #12]
 8000ec0:	e853 3f00 	ldrex	r3, [r3]
 8000ec4:	60bb      	str	r3, [r7, #8]
   return(result);
 8000ec6:	68bb      	ldr	r3, [r7, #8]
 8000ec8:	f043 0320 	orr.w	r3, r3, #32
 8000ecc:	61fb      	str	r3, [r7, #28]
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	69fa      	ldr	r2, [r7, #28]
 8000ed2:	61ba      	str	r2, [r7, #24]
 8000ed4:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8000ed6:	6979      	ldr	r1, [r7, #20]
 8000ed8:	69ba      	ldr	r2, [r7, #24]
 8000eda:	e841 2300 	strex	r3, r2, [r1]
 8000ede:	613b      	str	r3, [r7, #16]
   return(result);
 8000ee0:	693b      	ldr	r3, [r7, #16]
 8000ee2:	2b00      	cmp	r3, #0
 8000ee4:	d1e9      	bne.n	8000eba <LL_USART_EnableIT_RXNE+0x8>
}
 8000ee6:	bf00      	nop
 8000ee8:	bf00      	nop
 8000eea:	3724      	adds	r7, #36	@ 0x24
 8000eec:	46bd      	mov	sp, r7
 8000eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef2:	4770      	bx	lr

08000ef4 <LL_USART_ReceiveData8>:
  * @rmtoll RDR          RDR           LL_USART_ReceiveData8
  * @param  USARTx USART Instance
  * @retval Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_USART_ReceiveData8(const USART_TypeDef *USARTx)
{
 8000ef4:	b480      	push	{r7}
 8000ef6:	b083      	sub	sp, #12
 8000ef8:	af00      	add	r7, sp, #0
 8000efa:	6078      	str	r0, [r7, #4]
  return (uint8_t)(READ_BIT(USARTx->RDR, USART_RDR_RDR) & 0xFFU);
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8000f00:	b29b      	uxth	r3, r3
 8000f02:	b2db      	uxtb	r3, r3
}
 8000f04:	4618      	mov	r0, r3
 8000f06:	370c      	adds	r7, #12
 8000f08:	46bd      	mov	sp, r7
 8000f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f0e:	4770      	bx	lr

08000f10 <LL_USART_TransmitData8>:
  * @param  USARTx USART Instance
  * @param  Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_USART_TransmitData8(USART_TypeDef *USARTx, uint8_t Value)
{
 8000f10:	b480      	push	{r7}
 8000f12:	b083      	sub	sp, #12
 8000f14:	af00      	add	r7, sp, #0
 8000f16:	6078      	str	r0, [r7, #4]
 8000f18:	460b      	mov	r3, r1
 8000f1a:	70fb      	strb	r3, [r7, #3]
  USARTx->TDR = Value;
 8000f1c:	78fb      	ldrb	r3, [r7, #3]
 8000f1e:	b29a      	uxth	r2, r3
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	851a      	strh	r2, [r3, #40]	@ 0x28
}
 8000f24:	bf00      	nop
 8000f26:	370c      	adds	r7, #12
 8000f28:	46bd      	mov	sp, r7
 8000f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f2e:	4770      	bx	lr

08000f30 <_write>:

#define LINE_MAX_LENGTH 50
#define ASCII_OFFSET 48


int _write(int file, uint8_t *buf, int nbytes){
 8000f30:	b580      	push	{r7, lr}
 8000f32:	b086      	sub	sp, #24
 8000f34:	af00      	add	r7, sp, #0
 8000f36:	60f8      	str	r0, [r7, #12]
 8000f38:	60b9      	str	r1, [r7, #8]
 8000f3a:	607a      	str	r2, [r7, #4]
  uint8_t num_of_byte = 0;
 8000f3c:	2300      	movs	r3, #0
 8000f3e:	75fb      	strb	r3, [r7, #23]
  while (num_of_byte <= nbytes - 1){
 8000f40:	e011      	b.n	8000f66 <_write+0x36>
    while (!LL_USART_IsActiveFlag_TXE(USART2));
 8000f42:	bf00      	nop
 8000f44:	4810      	ldr	r0, [pc, #64]	@ (8000f88 <_write+0x58>)
 8000f46:	f7ff ffa1 	bl	8000e8c <LL_USART_IsActiveFlag_TXE>
 8000f4a:	4603      	mov	r3, r0
 8000f4c:	2b00      	cmp	r3, #0
 8000f4e:	d0f9      	beq.n	8000f44 <_write+0x14>
    LL_USART_TransmitData8(USART2, buf[num_of_byte++]);
 8000f50:	7dfb      	ldrb	r3, [r7, #23]
 8000f52:	1c5a      	adds	r2, r3, #1
 8000f54:	75fa      	strb	r2, [r7, #23]
 8000f56:	461a      	mov	r2, r3
 8000f58:	68bb      	ldr	r3, [r7, #8]
 8000f5a:	4413      	add	r3, r2
 8000f5c:	781b      	ldrb	r3, [r3, #0]
 8000f5e:	4619      	mov	r1, r3
 8000f60:	4809      	ldr	r0, [pc, #36]	@ (8000f88 <_write+0x58>)
 8000f62:	f7ff ffd5 	bl	8000f10 <LL_USART_TransmitData8>
  while (num_of_byte <= nbytes - 1){
 8000f66:	7dfb      	ldrb	r3, [r7, #23]
 8000f68:	687a      	ldr	r2, [r7, #4]
 8000f6a:	429a      	cmp	r2, r3
 8000f6c:	dce9      	bgt.n	8000f42 <_write+0x12>
  }
  while (!LL_USART_IsActiveFlag_TC(USART2));
 8000f6e:	bf00      	nop
 8000f70:	4805      	ldr	r0, [pc, #20]	@ (8000f88 <_write+0x58>)
 8000f72:	f7ff ff78 	bl	8000e66 <LL_USART_IsActiveFlag_TC>
 8000f76:	4603      	mov	r3, r0
 8000f78:	2b00      	cmp	r3, #0
 8000f7a:	d0f9      	beq.n	8000f70 <_write+0x40>
  return nbytes;
 8000f7c:	687b      	ldr	r3, [r7, #4]
}
 8000f7e:	4618      	mov	r0, r3
 8000f80:	3718      	adds	r7, #24
 8000f82:	46bd      	mov	sp, r7
 8000f84:	bd80      	pop	{r7, pc}
 8000f86:	bf00      	nop
 8000f88:	40004400 	.word	0x40004400

08000f8c <decompose_data>:

void decompose_data(uint8_t message[], uint8_t length){
 8000f8c:	b480      	push	{r7}
 8000f8e:	b085      	sub	sp, #20
 8000f90:	af00      	add	r7, sp, #0
 8000f92:	6078      	str	r0, [r7, #4]
 8000f94:	460b      	mov	r3, r1
 8000f96:	70fb      	strb	r3, [r7, #3]
	extern struct bluetooth_data data;
	data.check_sum = (message[length - 1] - ASCII_OFFSET) * 10; //48 = ASCII offset
 8000f98:	78fb      	ldrb	r3, [r7, #3]
 8000f9a:	3b01      	subs	r3, #1
 8000f9c:	687a      	ldr	r2, [r7, #4]
 8000f9e:	4413      	add	r3, r2
 8000fa0:	781b      	ldrb	r3, [r3, #0]
 8000fa2:	461a      	mov	r2, r3
 8000fa4:	0092      	lsls	r2, r2, #2
 8000fa6:	4413      	add	r3, r2
 8000fa8:	005b      	lsls	r3, r3, #1
 8000faa:	b2db      	uxtb	r3, r3
 8000fac:	3320      	adds	r3, #32
 8000fae:	b2da      	uxtb	r2, r3
 8000fb0:	4b43      	ldr	r3, [pc, #268]	@ (80010c0 <decompose_data+0x134>)
 8000fb2:	70da      	strb	r2, [r3, #3]
	data.check_sum += message[length] - ASCII_OFFSET;
 8000fb4:	4b42      	ldr	r3, [pc, #264]	@ (80010c0 <decompose_data+0x134>)
 8000fb6:	78da      	ldrb	r2, [r3, #3]
 8000fb8:	78fb      	ldrb	r3, [r7, #3]
 8000fba:	6879      	ldr	r1, [r7, #4]
 8000fbc:	440b      	add	r3, r1
 8000fbe:	781b      	ldrb	r3, [r3, #0]
 8000fc0:	4413      	add	r3, r2
 8000fc2:	b2db      	uxtb	r3, r3
 8000fc4:	3b30      	subs	r3, #48	@ 0x30
 8000fc6:	b2da      	uxtb	r2, r3
 8000fc8:	4b3d      	ldr	r3, [pc, #244]	@ (80010c0 <decompose_data+0x134>)
 8000fca:	70da      	strb	r2, [r3, #3]
	uint8_t sum = 0;
 8000fcc:	2300      	movs	r3, #0
 8000fce:	73fb      	strb	r3, [r7, #15]
	for(int i = 0; i < length - 1; ++i){
 8000fd0:	2300      	movs	r3, #0
 8000fd2:	60bb      	str	r3, [r7, #8]
 8000fd4:	e00b      	b.n	8000fee <decompose_data+0x62>
		sum += message[i] - ASCII_OFFSET;
 8000fd6:	68bb      	ldr	r3, [r7, #8]
 8000fd8:	687a      	ldr	r2, [r7, #4]
 8000fda:	4413      	add	r3, r2
 8000fdc:	781a      	ldrb	r2, [r3, #0]
 8000fde:	7bfb      	ldrb	r3, [r7, #15]
 8000fe0:	4413      	add	r3, r2
 8000fe2:	b2db      	uxtb	r3, r3
 8000fe4:	3b30      	subs	r3, #48	@ 0x30
 8000fe6:	73fb      	strb	r3, [r7, #15]
	for(int i = 0; i < length - 1; ++i){
 8000fe8:	68bb      	ldr	r3, [r7, #8]
 8000fea:	3301      	adds	r3, #1
 8000fec:	60bb      	str	r3, [r7, #8]
 8000fee:	78fb      	ldrb	r3, [r7, #3]
 8000ff0:	3b01      	subs	r3, #1
 8000ff2:	68ba      	ldr	r2, [r7, #8]
 8000ff4:	429a      	cmp	r2, r3
 8000ff6:	dbee      	blt.n	8000fd6 <decompose_data+0x4a>
	}
	if(data.check_sum != sum){
 8000ff8:	4b31      	ldr	r3, [pc, #196]	@ (80010c0 <decompose_data+0x134>)
 8000ffa:	78db      	ldrb	r3, [r3, #3]
 8000ffc:	7bfa      	ldrb	r2, [r7, #15]
 8000ffe:	429a      	cmp	r2, r3
 8001000:	d155      	bne.n	80010ae <decompose_data+0x122>
		return;
	}
	data.device_address = message[0] - ASCII_OFFSET;
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	781b      	ldrb	r3, [r3, #0]
 8001006:	3b30      	subs	r3, #48	@ 0x30
 8001008:	b2da      	uxtb	r2, r3
 800100a:	4b2d      	ldr	r3, [pc, #180]	@ (80010c0 <decompose_data+0x134>)
 800100c:	701a      	strb	r2, [r3, #0]
	if(data.device_address == 1){
 800100e:	4b2c      	ldr	r3, [pc, #176]	@ (80010c0 <decompose_data+0x134>)
 8001010:	781b      	ldrb	r3, [r3, #0]
 8001012:	2b01      	cmp	r3, #1
 8001014:	d122      	bne.n	800105c <decompose_data+0xd0>
		data.value1 = (message[1] - ASCII_OFFSET) * 10 + message[2] - ASCII_OFFSET;
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	3301      	adds	r3, #1
 800101a:	781b      	ldrb	r3, [r3, #0]
 800101c:	461a      	mov	r2, r3
 800101e:	0092      	lsls	r2, r2, #2
 8001020:	4413      	add	r3, r2
 8001022:	005b      	lsls	r3, r3, #1
 8001024:	b2da      	uxtb	r2, r3
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	3302      	adds	r3, #2
 800102a:	781b      	ldrb	r3, [r3, #0]
 800102c:	4413      	add	r3, r2
 800102e:	b2db      	uxtb	r3, r3
 8001030:	3b10      	subs	r3, #16
 8001032:	b2da      	uxtb	r2, r3
 8001034:	4b22      	ldr	r3, [pc, #136]	@ (80010c0 <decompose_data+0x134>)
 8001036:	705a      	strb	r2, [r3, #1]
		data.value2 = (message[3] - ASCII_OFFSET) * 10 + message[4] - ASCII_OFFSET;
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	3303      	adds	r3, #3
 800103c:	781b      	ldrb	r3, [r3, #0]
 800103e:	461a      	mov	r2, r3
 8001040:	0092      	lsls	r2, r2, #2
 8001042:	4413      	add	r3, r2
 8001044:	005b      	lsls	r3, r3, #1
 8001046:	b2da      	uxtb	r2, r3
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	3304      	adds	r3, #4
 800104c:	781b      	ldrb	r3, [r3, #0]
 800104e:	4413      	add	r3, r2
 8001050:	b2db      	uxtb	r3, r3
 8001052:	3b10      	subs	r3, #16
 8001054:	b2da      	uxtb	r2, r3
 8001056:	4b1a      	ldr	r3, [pc, #104]	@ (80010c0 <decompose_data+0x134>)
 8001058:	709a      	strb	r2, [r3, #2]
 800105a:	e024      	b.n	80010a6 <decompose_data+0x11a>
	}
	else if(data.device_address == 2){
 800105c:	4b18      	ldr	r3, [pc, #96]	@ (80010c0 <decompose_data+0x134>)
 800105e:	781b      	ldrb	r3, [r3, #0]
 8001060:	2b02      	cmp	r3, #2
 8001062:	d10e      	bne.n	8001082 <decompose_data+0xf6>
		data.value1 = message[1] - ASCII_OFFSET;
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	3301      	adds	r3, #1
 8001068:	781b      	ldrb	r3, [r3, #0]
 800106a:	3b30      	subs	r3, #48	@ 0x30
 800106c:	b2da      	uxtb	r2, r3
 800106e:	4b14      	ldr	r3, [pc, #80]	@ (80010c0 <decompose_data+0x134>)
 8001070:	705a      	strb	r2, [r3, #1]
		data.value2 = message[2] - ASCII_OFFSET;
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	3302      	adds	r3, #2
 8001076:	781b      	ldrb	r3, [r3, #0]
 8001078:	3b30      	subs	r3, #48	@ 0x30
 800107a:	b2da      	uxtb	r2, r3
 800107c:	4b10      	ldr	r3, [pc, #64]	@ (80010c0 <decompose_data+0x134>)
 800107e:	709a      	strb	r2, [r3, #2]
 8001080:	e011      	b.n	80010a6 <decompose_data+0x11a>

	}
	else if(data.device_address == 3){
 8001082:	4b0f      	ldr	r3, [pc, #60]	@ (80010c0 <decompose_data+0x134>)
 8001084:	781b      	ldrb	r3, [r3, #0]
 8001086:	2b03      	cmp	r3, #3
 8001088:	d113      	bne.n	80010b2 <decompose_data+0x126>
		data.value1 = message[1] - ASCII_OFFSET;
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	3301      	adds	r3, #1
 800108e:	781b      	ldrb	r3, [r3, #0]
 8001090:	3b30      	subs	r3, #48	@ 0x30
 8001092:	b2da      	uxtb	r2, r3
 8001094:	4b0a      	ldr	r3, [pc, #40]	@ (80010c0 <decompose_data+0x134>)
 8001096:	705a      	strb	r2, [r3, #1]
		data.value2 = message[2] - ASCII_OFFSET;
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	3302      	adds	r3, #2
 800109c:	781b      	ldrb	r3, [r3, #0]
 800109e:	3b30      	subs	r3, #48	@ 0x30
 80010a0:	b2da      	uxtb	r2, r3
 80010a2:	4b07      	ldr	r3, [pc, #28]	@ (80010c0 <decompose_data+0x134>)
 80010a4:	709a      	strb	r2, [r3, #2]
	}
	else {
		return;
	}
	data.flag = 1;
 80010a6:	4b06      	ldr	r3, [pc, #24]	@ (80010c0 <decompose_data+0x134>)
 80010a8:	2201      	movs	r2, #1
 80010aa:	711a      	strb	r2, [r3, #4]
 80010ac:	e002      	b.n	80010b4 <decompose_data+0x128>
		return;
 80010ae:	bf00      	nop
 80010b0:	e000      	b.n	80010b4 <decompose_data+0x128>
		return;
 80010b2:	bf00      	nop
}
 80010b4:	3714      	adds	r7, #20
 80010b6:	46bd      	mov	sp, r7
 80010b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010bc:	4770      	bx	lr
 80010be:	bf00      	nop
 80010c0:	200000b4 	.word	0x200000b4

080010c4 <usart_append>:


static void usart_append(uint8_t value){
 80010c4:	b580      	push	{r7, lr}
 80010c6:	b082      	sub	sp, #8
 80010c8:	af00      	add	r7, sp, #0
 80010ca:	4603      	mov	r3, r0
 80010cc:	71fb      	strb	r3, [r7, #7]

	static char line_buffer_usart[LINE_MAX_LENGTH + 1];
	static uint8_t line_length_usart = 0;

	if(value == '\r')
 80010ce:	79fb      	ldrb	r3, [r7, #7]
 80010d0:	2b0d      	cmp	r3, #13
 80010d2:	d02f      	beq.n	8001134 <usart_append+0x70>
		return;

	if(value == '\n'){
 80010d4:	79fb      	ldrb	r3, [r7, #7]
 80010d6:	2b0a      	cmp	r3, #10
 80010d8:	d11a      	bne.n	8001110 <usart_append+0x4c>
		line_buffer_usart[line_length_usart] = '\0';
 80010da:	4b18      	ldr	r3, [pc, #96]	@ (800113c <usart_append+0x78>)
 80010dc:	781b      	ldrb	r3, [r3, #0]
 80010de:	461a      	mov	r2, r3
 80010e0:	4b17      	ldr	r3, [pc, #92]	@ (8001140 <usart_append+0x7c>)
 80010e2:	2100      	movs	r1, #0
 80010e4:	5499      	strb	r1, [r3, r2]
		printf("Received: %s\r\n", line_buffer_usart);
 80010e6:	4916      	ldr	r1, [pc, #88]	@ (8001140 <usart_append+0x7c>)
 80010e8:	4816      	ldr	r0, [pc, #88]	@ (8001144 <usart_append+0x80>)
 80010ea:	f003 f893 	bl	8004214 <iprintf>
		decompose_data((uint8_t*)line_buffer_usart, line_length_usart-1);
 80010ee:	4b13      	ldr	r3, [pc, #76]	@ (800113c <usart_append+0x78>)
 80010f0:	781b      	ldrb	r3, [r3, #0]
 80010f2:	3b01      	subs	r3, #1
 80010f4:	b2db      	uxtb	r3, r3
 80010f6:	4619      	mov	r1, r3
 80010f8:	4811      	ldr	r0, [pc, #68]	@ (8001140 <usart_append+0x7c>)
 80010fa:	f7ff ff47 	bl	8000f8c <decompose_data>
		memset(line_buffer_usart, '\0', LINE_MAX_LENGTH);
 80010fe:	2232      	movs	r2, #50	@ 0x32
 8001100:	2100      	movs	r1, #0
 8001102:	480f      	ldr	r0, [pc, #60]	@ (8001140 <usart_append+0x7c>)
 8001104:	f003 f8db 	bl	80042be <memset>
		line_length_usart = 0;
 8001108:	4b0c      	ldr	r3, [pc, #48]	@ (800113c <usart_append+0x78>)
 800110a:	2200      	movs	r2, #0
 800110c:	701a      	strb	r2, [r3, #0]
 800110e:	e012      	b.n	8001136 <usart_append+0x72>
	}
	else
	{
		if (line_length_usart >= LINE_MAX_LENGTH) {
 8001110:	4b0a      	ldr	r3, [pc, #40]	@ (800113c <usart_append+0x78>)
 8001112:	781b      	ldrb	r3, [r3, #0]
 8001114:	2b31      	cmp	r3, #49	@ 0x31
 8001116:	d902      	bls.n	800111e <usart_append+0x5a>
			line_length_usart = 0;
 8001118:	4b08      	ldr	r3, [pc, #32]	@ (800113c <usart_append+0x78>)
 800111a:	2200      	movs	r2, #0
 800111c:	701a      	strb	r2, [r3, #0]
		}
		line_buffer_usart[line_length_usart++] = value;
 800111e:	4b07      	ldr	r3, [pc, #28]	@ (800113c <usart_append+0x78>)
 8001120:	781b      	ldrb	r3, [r3, #0]
 8001122:	1c5a      	adds	r2, r3, #1
 8001124:	b2d1      	uxtb	r1, r2
 8001126:	4a05      	ldr	r2, [pc, #20]	@ (800113c <usart_append+0x78>)
 8001128:	7011      	strb	r1, [r2, #0]
 800112a:	4619      	mov	r1, r3
 800112c:	4a04      	ldr	r2, [pc, #16]	@ (8001140 <usart_append+0x7c>)
 800112e:	79fb      	ldrb	r3, [r7, #7]
 8001130:	5453      	strb	r3, [r2, r1]
 8001132:	e000      	b.n	8001136 <usart_append+0x72>
		return;
 8001134:	bf00      	nop
	}
}
 8001136:	3708      	adds	r7, #8
 8001138:	46bd      	mov	sp, r7
 800113a:	bd80      	pop	{r7, pc}
 800113c:	2000007c 	.word	0x2000007c
 8001140:	20000080 	.word	0x20000080
 8001144:	08006028 	.word	0x08006028

08001148 <USART1_IRQHandler>:
	num_of_byte = 0;
}


void USART1_IRQHandler(void)
{
 8001148:	b580      	push	{r7, lr}
 800114a:	b082      	sub	sp, #8
 800114c:	af00      	add	r7, sp, #0
	uint8_t received_byte;
	if(LL_USART_IsActiveFlag_RXNE(USART1))
 800114e:	4809      	ldr	r0, [pc, #36]	@ (8001174 <USART1_IRQHandler+0x2c>)
 8001150:	f7ff fe76 	bl	8000e40 <LL_USART_IsActiveFlag_RXNE>
 8001154:	4603      	mov	r3, r0
 8001156:	2b00      	cmp	r3, #0
 8001158:	d008      	beq.n	800116c <USART1_IRQHandler+0x24>
	{
	  received_byte = LL_USART_ReceiveData8(USART1);
 800115a:	4806      	ldr	r0, [pc, #24]	@ (8001174 <USART1_IRQHandler+0x2c>)
 800115c:	f7ff feca 	bl	8000ef4 <LL_USART_ReceiveData8>
 8001160:	4603      	mov	r3, r0
 8001162:	71fb      	strb	r3, [r7, #7]
	  usart_append(received_byte);
 8001164:	79fb      	ldrb	r3, [r7, #7]
 8001166:	4618      	mov	r0, r3
 8001168:	f7ff ffac 	bl	80010c4 <usart_append>
	}
}
 800116c:	bf00      	nop
 800116e:	3708      	adds	r7, #8
 8001170:	46bd      	mov	sp, r7
 8001172:	bd80      	pop	{r7, pc}
 8001174:	40013800 	.word	0x40013800

08001178 <usart1_init>:

void usart1_init(void){
 8001178:	b580      	push	{r7, lr}
 800117a:	b08e      	sub	sp, #56	@ 0x38
 800117c:	af00      	add	r7, sp, #0

  LL_USART_InitTypeDef USART_InitStruct = {0};
 800117e:	f107 031c 	add.w	r3, r7, #28
 8001182:	2200      	movs	r2, #0
 8001184:	601a      	str	r2, [r3, #0]
 8001186:	605a      	str	r2, [r3, #4]
 8001188:	609a      	str	r2, [r3, #8]
 800118a:	60da      	str	r2, [r3, #12]
 800118c:	611a      	str	r2, [r3, #16]
 800118e:	615a      	str	r2, [r3, #20]
 8001190:	619a      	str	r2, [r3, #24]
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001192:	1d3b      	adds	r3, r7, #4
 8001194:	2200      	movs	r2, #0
 8001196:	601a      	str	r2, [r3, #0]
 8001198:	605a      	str	r2, [r3, #4]
 800119a:	609a      	str	r2, [r3, #8]
 800119c:	60da      	str	r2, [r3, #12]
 800119e:	611a      	str	r2, [r3, #16]
 80011a0:	615a      	str	r2, [r3, #20]

  LL_RCC_SetUSARTClockSource(LL_RCC_USART1_CLKSOURCE_PCLK2);
 80011a2:	f44f 3040 	mov.w	r0, #196608	@ 0x30000
 80011a6:	f7ff fddb 	bl	8000d60 <LL_RCC_SetUSARTClockSource>
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_USART1);
 80011aa:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 80011ae:	f7ff fe09 	bl	8000dc4 <LL_APB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 80011b2:	2001      	movs	r0, #1
 80011b4:	f7ff fdee 	bl	8000d94 <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 80011b8:	2002      	movs	r0, #2
 80011ba:	f7ff fdeb 	bl	8000d94 <LL_AHB2_GRP1_EnableClock>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_10;
 80011be:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80011c2:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80011c4:	2302      	movs	r3, #2
 80011c6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 80011c8:	2303      	movs	r3, #3
 80011ca:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80011cc:	2300      	movs	r3, #0
 80011ce:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80011d0:	2300      	movs	r3, #0
 80011d2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 80011d4:	2307      	movs	r3, #7
 80011d6:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011d8:	1d3b      	adds	r3, r7, #4
 80011da:	4619      	mov	r1, r3
 80011dc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80011e0:	f001 fdc6 	bl	8002d70 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_6;
 80011e4:	2340      	movs	r3, #64	@ 0x40
 80011e6:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80011e8:	2302      	movs	r3, #2
 80011ea:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 80011ec:	2303      	movs	r3, #3
 80011ee:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80011f0:	2300      	movs	r3, #0
 80011f2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80011f4:	2300      	movs	r3, #0
 80011f6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 80011f8:	2307      	movs	r3, #7
 80011fa:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011fc:	1d3b      	adds	r3, r7, #4
 80011fe:	4619      	mov	r1, r3
 8001200:	481a      	ldr	r0, [pc, #104]	@ (800126c <usart1_init+0xf4>)
 8001202:	f001 fdb5 	bl	8002d70 <LL_GPIO_Init>

  NVIC_SetPriority(USART1_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8001206:	f7ff fd21 	bl	8000c4c <__NVIC_GetPriorityGrouping>
 800120a:	4603      	mov	r3, r0
 800120c:	2200      	movs	r2, #0
 800120e:	2100      	movs	r1, #0
 8001210:	4618      	mov	r0, r3
 8001212:	f7ff fd71 	bl	8000cf8 <NVIC_EncodePriority>
 8001216:	4603      	mov	r3, r0
 8001218:	4619      	mov	r1, r3
 800121a:	2025      	movs	r0, #37	@ 0x25
 800121c:	f7ff fd42 	bl	8000ca4 <__NVIC_SetPriority>
  NVIC_EnableIRQ(USART1_IRQn);
 8001220:	2025      	movs	r0, #37	@ 0x25
 8001222:	f7ff fd21 	bl	8000c68 <__NVIC_EnableIRQ>

  USART_InitStruct.BaudRate = 9600;
 8001226:	f44f 5316 	mov.w	r3, #9600	@ 0x2580
 800122a:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 800122c:	2300      	movs	r3, #0
 800122e:	623b      	str	r3, [r7, #32]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8001230:	2300      	movs	r3, #0
 8001232:	627b      	str	r3, [r7, #36]	@ 0x24
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8001234:	2300      	movs	r3, #0
 8001236:	62bb      	str	r3, [r7, #40]	@ 0x28
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8001238:	230c      	movs	r3, #12
 800123a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 800123c:	2300      	movs	r3, #0
 800123e:	633b      	str	r3, [r7, #48]	@ 0x30
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8001240:	2300      	movs	r3, #0
 8001242:	637b      	str	r3, [r7, #52]	@ 0x34
  LL_USART_Init(USART1, &USART_InitStruct);
 8001244:	f107 031c 	add.w	r3, r7, #28
 8001248:	4619      	mov	r1, r3
 800124a:	4809      	ldr	r0, [pc, #36]	@ (8001270 <usart1_init+0xf8>)
 800124c:	f002 fe6c 	bl	8003f28 <LL_USART_Init>
  LL_USART_ConfigAsyncMode(USART1);
 8001250:	4807      	ldr	r0, [pc, #28]	@ (8001270 <usart1_init+0xf8>)
 8001252:	f7ff fddf 	bl	8000e14 <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(USART1);
 8001256:	4806      	ldr	r0, [pc, #24]	@ (8001270 <usart1_init+0xf8>)
 8001258:	f7ff fdcc 	bl	8000df4 <LL_USART_Enable>
  LL_USART_EnableIT_RXNE(USART1);
 800125c:	4804      	ldr	r0, [pc, #16]	@ (8001270 <usart1_init+0xf8>)
 800125e:	f7ff fe28 	bl	8000eb2 <LL_USART_EnableIT_RXNE>

}
 8001262:	bf00      	nop
 8001264:	3738      	adds	r7, #56	@ 0x38
 8001266:	46bd      	mov	sp, r7
 8001268:	bd80      	pop	{r7, pc}
 800126a:	bf00      	nop
 800126c:	48000400 	.word	0x48000400
 8001270:	40013800 	.word	0x40013800

08001274 <__NVIC_GetPriorityGrouping>:
{
 8001274:	b480      	push	{r7}
 8001276:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001278:	4b04      	ldr	r3, [pc, #16]	@ (800128c <__NVIC_GetPriorityGrouping+0x18>)
 800127a:	68db      	ldr	r3, [r3, #12]
 800127c:	0a1b      	lsrs	r3, r3, #8
 800127e:	f003 0307 	and.w	r3, r3, #7
}
 8001282:	4618      	mov	r0, r3
 8001284:	46bd      	mov	sp, r7
 8001286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800128a:	4770      	bx	lr
 800128c:	e000ed00 	.word	0xe000ed00

08001290 <__NVIC_EnableIRQ>:
{
 8001290:	b480      	push	{r7}
 8001292:	b083      	sub	sp, #12
 8001294:	af00      	add	r7, sp, #0
 8001296:	4603      	mov	r3, r0
 8001298:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800129a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800129e:	2b00      	cmp	r3, #0
 80012a0:	db0b      	blt.n	80012ba <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80012a2:	79fb      	ldrb	r3, [r7, #7]
 80012a4:	f003 021f 	and.w	r2, r3, #31
 80012a8:	4907      	ldr	r1, [pc, #28]	@ (80012c8 <__NVIC_EnableIRQ+0x38>)
 80012aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012ae:	095b      	lsrs	r3, r3, #5
 80012b0:	2001      	movs	r0, #1
 80012b2:	fa00 f202 	lsl.w	r2, r0, r2
 80012b6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80012ba:	bf00      	nop
 80012bc:	370c      	adds	r7, #12
 80012be:	46bd      	mov	sp, r7
 80012c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c4:	4770      	bx	lr
 80012c6:	bf00      	nop
 80012c8:	e000e100 	.word	0xe000e100

080012cc <__NVIC_SetPriority>:
{
 80012cc:	b480      	push	{r7}
 80012ce:	b083      	sub	sp, #12
 80012d0:	af00      	add	r7, sp, #0
 80012d2:	4603      	mov	r3, r0
 80012d4:	6039      	str	r1, [r7, #0]
 80012d6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80012d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012dc:	2b00      	cmp	r3, #0
 80012de:	db0a      	blt.n	80012f6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80012e0:	683b      	ldr	r3, [r7, #0]
 80012e2:	b2da      	uxtb	r2, r3
 80012e4:	490c      	ldr	r1, [pc, #48]	@ (8001318 <__NVIC_SetPriority+0x4c>)
 80012e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012ea:	0112      	lsls	r2, r2, #4
 80012ec:	b2d2      	uxtb	r2, r2
 80012ee:	440b      	add	r3, r1
 80012f0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80012f4:	e00a      	b.n	800130c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80012f6:	683b      	ldr	r3, [r7, #0]
 80012f8:	b2da      	uxtb	r2, r3
 80012fa:	4908      	ldr	r1, [pc, #32]	@ (800131c <__NVIC_SetPriority+0x50>)
 80012fc:	79fb      	ldrb	r3, [r7, #7]
 80012fe:	f003 030f 	and.w	r3, r3, #15
 8001302:	3b04      	subs	r3, #4
 8001304:	0112      	lsls	r2, r2, #4
 8001306:	b2d2      	uxtb	r2, r2
 8001308:	440b      	add	r3, r1
 800130a:	761a      	strb	r2, [r3, #24]
}
 800130c:	bf00      	nop
 800130e:	370c      	adds	r7, #12
 8001310:	46bd      	mov	sp, r7
 8001312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001316:	4770      	bx	lr
 8001318:	e000e100 	.word	0xe000e100
 800131c:	e000ed00 	.word	0xe000ed00

08001320 <NVIC_EncodePriority>:
{
 8001320:	b480      	push	{r7}
 8001322:	b089      	sub	sp, #36	@ 0x24
 8001324:	af00      	add	r7, sp, #0
 8001326:	60f8      	str	r0, [r7, #12]
 8001328:	60b9      	str	r1, [r7, #8]
 800132a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800132c:	68fb      	ldr	r3, [r7, #12]
 800132e:	f003 0307 	and.w	r3, r3, #7
 8001332:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001334:	69fb      	ldr	r3, [r7, #28]
 8001336:	f1c3 0307 	rsb	r3, r3, #7
 800133a:	2b04      	cmp	r3, #4
 800133c:	bf28      	it	cs
 800133e:	2304      	movcs	r3, #4
 8001340:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001342:	69fb      	ldr	r3, [r7, #28]
 8001344:	3304      	adds	r3, #4
 8001346:	2b06      	cmp	r3, #6
 8001348:	d902      	bls.n	8001350 <NVIC_EncodePriority+0x30>
 800134a:	69fb      	ldr	r3, [r7, #28]
 800134c:	3b03      	subs	r3, #3
 800134e:	e000      	b.n	8001352 <NVIC_EncodePriority+0x32>
 8001350:	2300      	movs	r3, #0
 8001352:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001354:	f04f 32ff 	mov.w	r2, #4294967295
 8001358:	69bb      	ldr	r3, [r7, #24]
 800135a:	fa02 f303 	lsl.w	r3, r2, r3
 800135e:	43da      	mvns	r2, r3
 8001360:	68bb      	ldr	r3, [r7, #8]
 8001362:	401a      	ands	r2, r3
 8001364:	697b      	ldr	r3, [r7, #20]
 8001366:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001368:	f04f 31ff 	mov.w	r1, #4294967295
 800136c:	697b      	ldr	r3, [r7, #20]
 800136e:	fa01 f303 	lsl.w	r3, r1, r3
 8001372:	43d9      	mvns	r1, r3
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001378:	4313      	orrs	r3, r2
}
 800137a:	4618      	mov	r0, r3
 800137c:	3724      	adds	r7, #36	@ 0x24
 800137e:	46bd      	mov	sp, r7
 8001380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001384:	4770      	bx	lr
	...

08001388 <LL_AHB1_GRP1_EnableClock>:
{
 8001388:	b480      	push	{r7}
 800138a:	b085      	sub	sp, #20
 800138c:	af00      	add	r7, sp, #0
 800138e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 8001390:	4b08      	ldr	r3, [pc, #32]	@ (80013b4 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001392:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8001394:	4907      	ldr	r1, [pc, #28]	@ (80013b4 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	4313      	orrs	r3, r2
 800139a:	648b      	str	r3, [r1, #72]	@ 0x48
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 800139c:	4b05      	ldr	r3, [pc, #20]	@ (80013b4 <LL_AHB1_GRP1_EnableClock+0x2c>)
 800139e:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	4013      	ands	r3, r2
 80013a4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80013a6:	68fb      	ldr	r3, [r7, #12]
}
 80013a8:	bf00      	nop
 80013aa:	3714      	adds	r7, #20
 80013ac:	46bd      	mov	sp, r7
 80013ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013b2:	4770      	bx	lr
 80013b4:	40021000 	.word	0x40021000

080013b8 <LL_DMA_EnableChannel>:
  *         @arg @ref LL_DMA_CHANNEL_6
  *         @arg @ref LL_DMA_CHANNEL_7
  * @retval None
  */
__STATIC_INLINE void LL_DMA_EnableChannel(DMA_TypeDef *DMAx, uint32_t Channel)
{
 80013b8:	b480      	push	{r7}
 80013ba:	b085      	sub	sp, #20
 80013bc:	af00      	add	r7, sp, #0
 80013be:	6078      	str	r0, [r7, #4]
 80013c0:	6039      	str	r1, [r7, #0]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	60fb      	str	r3, [r7, #12]
  SET_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_EN);
 80013c6:	4a0c      	ldr	r2, [pc, #48]	@ (80013f8 <LL_DMA_EnableChannel+0x40>)
 80013c8:	683b      	ldr	r3, [r7, #0]
 80013ca:	4413      	add	r3, r2
 80013cc:	781b      	ldrb	r3, [r3, #0]
 80013ce:	461a      	mov	r2, r3
 80013d0:	68fb      	ldr	r3, [r7, #12]
 80013d2:	4413      	add	r3, r2
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	4908      	ldr	r1, [pc, #32]	@ (80013f8 <LL_DMA_EnableChannel+0x40>)
 80013d8:	683a      	ldr	r2, [r7, #0]
 80013da:	440a      	add	r2, r1
 80013dc:	7812      	ldrb	r2, [r2, #0]
 80013de:	4611      	mov	r1, r2
 80013e0:	68fa      	ldr	r2, [r7, #12]
 80013e2:	440a      	add	r2, r1
 80013e4:	f043 0301 	orr.w	r3, r3, #1
 80013e8:	6013      	str	r3, [r2, #0]
}
 80013ea:	bf00      	nop
 80013ec:	3714      	adds	r7, #20
 80013ee:	46bd      	mov	sp, r7
 80013f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013f4:	4770      	bx	lr
 80013f6:	bf00      	nop
 80013f8:	08006038 	.word	0x08006038

080013fc <LL_DMA_DisableChannel>:
  *         @arg @ref LL_DMA_CHANNEL_6
  *         @arg @ref LL_DMA_CHANNEL_7
  * @retval None
  */
__STATIC_INLINE void LL_DMA_DisableChannel(DMA_TypeDef *DMAx, uint32_t Channel)
{
 80013fc:	b480      	push	{r7}
 80013fe:	b085      	sub	sp, #20
 8001400:	af00      	add	r7, sp, #0
 8001402:	6078      	str	r0, [r7, #4]
 8001404:	6039      	str	r1, [r7, #0]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	60fb      	str	r3, [r7, #12]
  CLEAR_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_EN);
 800140a:	4a0c      	ldr	r2, [pc, #48]	@ (800143c <LL_DMA_DisableChannel+0x40>)
 800140c:	683b      	ldr	r3, [r7, #0]
 800140e:	4413      	add	r3, r2
 8001410:	781b      	ldrb	r3, [r3, #0]
 8001412:	461a      	mov	r2, r3
 8001414:	68fb      	ldr	r3, [r7, #12]
 8001416:	4413      	add	r3, r2
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	4908      	ldr	r1, [pc, #32]	@ (800143c <LL_DMA_DisableChannel+0x40>)
 800141c:	683a      	ldr	r2, [r7, #0]
 800141e:	440a      	add	r2, r1
 8001420:	7812      	ldrb	r2, [r2, #0]
 8001422:	4611      	mov	r1, r2
 8001424:	68fa      	ldr	r2, [r7, #12]
 8001426:	440a      	add	r2, r1
 8001428:	f023 0301 	bic.w	r3, r3, #1
 800142c:	6013      	str	r3, [r2, #0]
}
 800142e:	bf00      	nop
 8001430:	3714      	adds	r7, #20
 8001432:	46bd      	mov	sp, r7
 8001434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001438:	4770      	bx	lr
 800143a:	bf00      	nop
 800143c:	08006038 	.word	0x08006038

08001440 <LL_DMA_SetDataTransferDirection>:
  *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_PERIPH
  *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_MEMORY
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetDataTransferDirection(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Direction)
{
 8001440:	b480      	push	{r7}
 8001442:	b087      	sub	sp, #28
 8001444:	af00      	add	r7, sp, #0
 8001446:	60f8      	str	r0, [r7, #12]
 8001448:	60b9      	str	r1, [r7, #8]
 800144a:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 800144c:	68fb      	ldr	r3, [r7, #12]
 800144e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR,
 8001450:	4a0e      	ldr	r2, [pc, #56]	@ (800148c <LL_DMA_SetDataTransferDirection+0x4c>)
 8001452:	68bb      	ldr	r3, [r7, #8]
 8001454:	4413      	add	r3, r2
 8001456:	781b      	ldrb	r3, [r3, #0]
 8001458:	461a      	mov	r2, r3
 800145a:	697b      	ldr	r3, [r7, #20]
 800145c:	4413      	add	r3, r2
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8001464:	f023 0310 	bic.w	r3, r3, #16
 8001468:	4908      	ldr	r1, [pc, #32]	@ (800148c <LL_DMA_SetDataTransferDirection+0x4c>)
 800146a:	68ba      	ldr	r2, [r7, #8]
 800146c:	440a      	add	r2, r1
 800146e:	7812      	ldrb	r2, [r2, #0]
 8001470:	4611      	mov	r1, r2
 8001472:	697a      	ldr	r2, [r7, #20]
 8001474:	440a      	add	r2, r1
 8001476:	4611      	mov	r1, r2
 8001478:	687a      	ldr	r2, [r7, #4]
 800147a:	4313      	orrs	r3, r2
 800147c:	600b      	str	r3, [r1, #0]
             DMA_CCR_DIR | DMA_CCR_MEM2MEM, Direction);
}
 800147e:	bf00      	nop
 8001480:	371c      	adds	r7, #28
 8001482:	46bd      	mov	sp, r7
 8001484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001488:	4770      	bx	lr
 800148a:	bf00      	nop
 800148c:	08006038 	.word	0x08006038

08001490 <LL_DMA_SetMode>:
  *         @arg @ref LL_DMA_MODE_NORMAL
  *         @arg @ref LL_DMA_MODE_CIRCULAR
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetMode(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Mode)
{
 8001490:	b480      	push	{r7}
 8001492:	b087      	sub	sp, #28
 8001494:	af00      	add	r7, sp, #0
 8001496:	60f8      	str	r0, [r7, #12]
 8001498:	60b9      	str	r1, [r7, #8]
 800149a:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 800149c:	68fb      	ldr	r3, [r7, #12]
 800149e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_CIRC,
 80014a0:	4a0d      	ldr	r2, [pc, #52]	@ (80014d8 <LL_DMA_SetMode+0x48>)
 80014a2:	68bb      	ldr	r3, [r7, #8]
 80014a4:	4413      	add	r3, r2
 80014a6:	781b      	ldrb	r3, [r3, #0]
 80014a8:	461a      	mov	r2, r3
 80014aa:	697b      	ldr	r3, [r7, #20]
 80014ac:	4413      	add	r3, r2
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	f023 0220 	bic.w	r2, r3, #32
 80014b4:	4908      	ldr	r1, [pc, #32]	@ (80014d8 <LL_DMA_SetMode+0x48>)
 80014b6:	68bb      	ldr	r3, [r7, #8]
 80014b8:	440b      	add	r3, r1
 80014ba:	781b      	ldrb	r3, [r3, #0]
 80014bc:	4619      	mov	r1, r3
 80014be:	697b      	ldr	r3, [r7, #20]
 80014c0:	440b      	add	r3, r1
 80014c2:	4619      	mov	r1, r3
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	4313      	orrs	r3, r2
 80014c8:	600b      	str	r3, [r1, #0]
             Mode);
}
 80014ca:	bf00      	nop
 80014cc:	371c      	adds	r7, #28
 80014ce:	46bd      	mov	sp, r7
 80014d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014d4:	4770      	bx	lr
 80014d6:	bf00      	nop
 80014d8:	08006038 	.word	0x08006038

080014dc <LL_DMA_SetPeriphIncMode>:
  *         @arg @ref LL_DMA_PERIPH_INCREMENT
  *         @arg @ref LL_DMA_PERIPH_NOINCREMENT
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetPeriphIncMode(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphOrM2MSrcIncMode)
{
 80014dc:	b480      	push	{r7}
 80014de:	b087      	sub	sp, #28
 80014e0:	af00      	add	r7, sp, #0
 80014e2:	60f8      	str	r0, [r7, #12]
 80014e4:	60b9      	str	r1, [r7, #8]
 80014e6:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 80014e8:	68fb      	ldr	r3, [r7, #12]
 80014ea:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_PINC,
 80014ec:	4a0d      	ldr	r2, [pc, #52]	@ (8001524 <LL_DMA_SetPeriphIncMode+0x48>)
 80014ee:	68bb      	ldr	r3, [r7, #8]
 80014f0:	4413      	add	r3, r2
 80014f2:	781b      	ldrb	r3, [r3, #0]
 80014f4:	461a      	mov	r2, r3
 80014f6:	697b      	ldr	r3, [r7, #20]
 80014f8:	4413      	add	r3, r2
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 8001500:	4908      	ldr	r1, [pc, #32]	@ (8001524 <LL_DMA_SetPeriphIncMode+0x48>)
 8001502:	68bb      	ldr	r3, [r7, #8]
 8001504:	440b      	add	r3, r1
 8001506:	781b      	ldrb	r3, [r3, #0]
 8001508:	4619      	mov	r1, r3
 800150a:	697b      	ldr	r3, [r7, #20]
 800150c:	440b      	add	r3, r1
 800150e:	4619      	mov	r1, r3
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	4313      	orrs	r3, r2
 8001514:	600b      	str	r3, [r1, #0]
             PeriphOrM2MSrcIncMode);
}
 8001516:	bf00      	nop
 8001518:	371c      	adds	r7, #28
 800151a:	46bd      	mov	sp, r7
 800151c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001520:	4770      	bx	lr
 8001522:	bf00      	nop
 8001524:	08006038 	.word	0x08006038

08001528 <LL_DMA_SetMemoryIncMode>:
  *         @arg @ref LL_DMA_MEMORY_INCREMENT
  *         @arg @ref LL_DMA_MEMORY_NOINCREMENT
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetMemoryIncMode(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryOrM2MDstIncMode)
{
 8001528:	b480      	push	{r7}
 800152a:	b087      	sub	sp, #28
 800152c:	af00      	add	r7, sp, #0
 800152e:	60f8      	str	r0, [r7, #12]
 8001530:	60b9      	str	r1, [r7, #8]
 8001532:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8001534:	68fb      	ldr	r3, [r7, #12]
 8001536:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_MINC,
 8001538:	4a0d      	ldr	r2, [pc, #52]	@ (8001570 <LL_DMA_SetMemoryIncMode+0x48>)
 800153a:	68bb      	ldr	r3, [r7, #8]
 800153c:	4413      	add	r3, r2
 800153e:	781b      	ldrb	r3, [r3, #0]
 8001540:	461a      	mov	r2, r3
 8001542:	697b      	ldr	r3, [r7, #20]
 8001544:	4413      	add	r3, r2
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800154c:	4908      	ldr	r1, [pc, #32]	@ (8001570 <LL_DMA_SetMemoryIncMode+0x48>)
 800154e:	68bb      	ldr	r3, [r7, #8]
 8001550:	440b      	add	r3, r1
 8001552:	781b      	ldrb	r3, [r3, #0]
 8001554:	4619      	mov	r1, r3
 8001556:	697b      	ldr	r3, [r7, #20]
 8001558:	440b      	add	r3, r1
 800155a:	4619      	mov	r1, r3
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	4313      	orrs	r3, r2
 8001560:	600b      	str	r3, [r1, #0]
             MemoryOrM2MDstIncMode);
}
 8001562:	bf00      	nop
 8001564:	371c      	adds	r7, #28
 8001566:	46bd      	mov	sp, r7
 8001568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800156c:	4770      	bx	lr
 800156e:	bf00      	nop
 8001570:	08006038 	.word	0x08006038

08001574 <LL_DMA_SetPeriphSize>:
  *         @arg @ref LL_DMA_PDATAALIGN_HALFWORD
  *         @arg @ref LL_DMA_PDATAALIGN_WORD
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetPeriphSize(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphOrM2MSrcDataSize)
{
 8001574:	b480      	push	{r7}
 8001576:	b087      	sub	sp, #28
 8001578:	af00      	add	r7, sp, #0
 800157a:	60f8      	str	r0, [r7, #12]
 800157c:	60b9      	str	r1, [r7, #8]
 800157e:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8001580:	68fb      	ldr	r3, [r7, #12]
 8001582:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_PSIZE,
 8001584:	4a0d      	ldr	r2, [pc, #52]	@ (80015bc <LL_DMA_SetPeriphSize+0x48>)
 8001586:	68bb      	ldr	r3, [r7, #8]
 8001588:	4413      	add	r3, r2
 800158a:	781b      	ldrb	r3, [r3, #0]
 800158c:	461a      	mov	r2, r3
 800158e:	697b      	ldr	r3, [r7, #20]
 8001590:	4413      	add	r3, r2
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8001598:	4908      	ldr	r1, [pc, #32]	@ (80015bc <LL_DMA_SetPeriphSize+0x48>)
 800159a:	68bb      	ldr	r3, [r7, #8]
 800159c:	440b      	add	r3, r1
 800159e:	781b      	ldrb	r3, [r3, #0]
 80015a0:	4619      	mov	r1, r3
 80015a2:	697b      	ldr	r3, [r7, #20]
 80015a4:	440b      	add	r3, r1
 80015a6:	4619      	mov	r1, r3
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	4313      	orrs	r3, r2
 80015ac:	600b      	str	r3, [r1, #0]
             PeriphOrM2MSrcDataSize);
}
 80015ae:	bf00      	nop
 80015b0:	371c      	adds	r7, #28
 80015b2:	46bd      	mov	sp, r7
 80015b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b8:	4770      	bx	lr
 80015ba:	bf00      	nop
 80015bc:	08006038 	.word	0x08006038

080015c0 <LL_DMA_SetMemorySize>:
  *         @arg @ref LL_DMA_MDATAALIGN_HALFWORD
  *         @arg @ref LL_DMA_MDATAALIGN_WORD
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetMemorySize(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryOrM2MDstDataSize)
{
 80015c0:	b480      	push	{r7}
 80015c2:	b087      	sub	sp, #28
 80015c4:	af00      	add	r7, sp, #0
 80015c6:	60f8      	str	r0, [r7, #12]
 80015c8:	60b9      	str	r1, [r7, #8]
 80015ca:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 80015cc:	68fb      	ldr	r3, [r7, #12]
 80015ce:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_MSIZE,
 80015d0:	4a0d      	ldr	r2, [pc, #52]	@ (8001608 <LL_DMA_SetMemorySize+0x48>)
 80015d2:	68bb      	ldr	r3, [r7, #8]
 80015d4:	4413      	add	r3, r2
 80015d6:	781b      	ldrb	r3, [r3, #0]
 80015d8:	461a      	mov	r2, r3
 80015da:	697b      	ldr	r3, [r7, #20]
 80015dc:	4413      	add	r3, r2
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80015e4:	4908      	ldr	r1, [pc, #32]	@ (8001608 <LL_DMA_SetMemorySize+0x48>)
 80015e6:	68bb      	ldr	r3, [r7, #8]
 80015e8:	440b      	add	r3, r1
 80015ea:	781b      	ldrb	r3, [r3, #0]
 80015ec:	4619      	mov	r1, r3
 80015ee:	697b      	ldr	r3, [r7, #20]
 80015f0:	440b      	add	r3, r1
 80015f2:	4619      	mov	r1, r3
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	4313      	orrs	r3, r2
 80015f8:	600b      	str	r3, [r1, #0]
             MemoryOrM2MDstDataSize);
}
 80015fa:	bf00      	nop
 80015fc:	371c      	adds	r7, #28
 80015fe:	46bd      	mov	sp, r7
 8001600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001604:	4770      	bx	lr
 8001606:	bf00      	nop
 8001608:	08006038 	.word	0x08006038

0800160c <LL_DMA_SetChannelPriorityLevel>:
  *         @arg @ref LL_DMA_PRIORITY_HIGH
  *         @arg @ref LL_DMA_PRIORITY_VERYHIGH
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetChannelPriorityLevel(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Priority)
{
 800160c:	b480      	push	{r7}
 800160e:	b087      	sub	sp, #28
 8001610:	af00      	add	r7, sp, #0
 8001612:	60f8      	str	r0, [r7, #12]
 8001614:	60b9      	str	r1, [r7, #8]
 8001616:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8001618:	68fb      	ldr	r3, [r7, #12]
 800161a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_PL,
 800161c:	4a0d      	ldr	r2, [pc, #52]	@ (8001654 <LL_DMA_SetChannelPriorityLevel+0x48>)
 800161e:	68bb      	ldr	r3, [r7, #8]
 8001620:	4413      	add	r3, r2
 8001622:	781b      	ldrb	r3, [r3, #0]
 8001624:	461a      	mov	r2, r3
 8001626:	697b      	ldr	r3, [r7, #20]
 8001628:	4413      	add	r3, r2
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8001630:	4908      	ldr	r1, [pc, #32]	@ (8001654 <LL_DMA_SetChannelPriorityLevel+0x48>)
 8001632:	68bb      	ldr	r3, [r7, #8]
 8001634:	440b      	add	r3, r1
 8001636:	781b      	ldrb	r3, [r3, #0]
 8001638:	4619      	mov	r1, r3
 800163a:	697b      	ldr	r3, [r7, #20]
 800163c:	440b      	add	r3, r1
 800163e:	4619      	mov	r1, r3
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	4313      	orrs	r3, r2
 8001644:	600b      	str	r3, [r1, #0]
             Priority);
}
 8001646:	bf00      	nop
 8001648:	371c      	adds	r7, #28
 800164a:	46bd      	mov	sp, r7
 800164c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001650:	4770      	bx	lr
 8001652:	bf00      	nop
 8001654:	08006038 	.word	0x08006038

08001658 <LL_DMA_SetDataLength>:
  *         @arg @ref LL_DMA_CHANNEL_7
  * @param  NbData Between Min_Data = 0 and Max_Data = 0x0000FFFF
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetDataLength(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t NbData)
{
 8001658:	b480      	push	{r7}
 800165a:	b087      	sub	sp, #28
 800165c:	af00      	add	r7, sp, #0
 800165e:	60f8      	str	r0, [r7, #12]
 8001660:	60b9      	str	r1, [r7, #8]
 8001662:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8001664:	68fb      	ldr	r3, [r7, #12]
 8001666:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CNDTR,
 8001668:	4a0d      	ldr	r2, [pc, #52]	@ (80016a0 <LL_DMA_SetDataLength+0x48>)
 800166a:	68bb      	ldr	r3, [r7, #8]
 800166c:	4413      	add	r3, r2
 800166e:	781b      	ldrb	r3, [r3, #0]
 8001670:	461a      	mov	r2, r3
 8001672:	697b      	ldr	r3, [r7, #20]
 8001674:	4413      	add	r3, r2
 8001676:	685b      	ldr	r3, [r3, #4]
 8001678:	0c1b      	lsrs	r3, r3, #16
 800167a:	041b      	lsls	r3, r3, #16
 800167c:	4908      	ldr	r1, [pc, #32]	@ (80016a0 <LL_DMA_SetDataLength+0x48>)
 800167e:	68ba      	ldr	r2, [r7, #8]
 8001680:	440a      	add	r2, r1
 8001682:	7812      	ldrb	r2, [r2, #0]
 8001684:	4611      	mov	r1, r2
 8001686:	697a      	ldr	r2, [r7, #20]
 8001688:	440a      	add	r2, r1
 800168a:	4611      	mov	r1, r2
 800168c:	687a      	ldr	r2, [r7, #4]
 800168e:	4313      	orrs	r3, r2
 8001690:	604b      	str	r3, [r1, #4]
             DMA_CNDTR_NDT, NbData);
}
 8001692:	bf00      	nop
 8001694:	371c      	adds	r7, #28
 8001696:	46bd      	mov	sp, r7
 8001698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800169c:	4770      	bx	lr
 800169e:	bf00      	nop
 80016a0:	08006038 	.word	0x08006038

080016a4 <LL_DMA_ConfigAddresses>:
  *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_MEMORY
  * @retval None
  */
__STATIC_INLINE void LL_DMA_ConfigAddresses(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t SrcAddress,
                                            uint32_t DstAddress, uint32_t Direction)
{
 80016a4:	b480      	push	{r7}
 80016a6:	b087      	sub	sp, #28
 80016a8:	af00      	add	r7, sp, #0
 80016aa:	60f8      	str	r0, [r7, #12]
 80016ac:	60b9      	str	r1, [r7, #8]
 80016ae:	607a      	str	r2, [r7, #4]
 80016b0:	603b      	str	r3, [r7, #0]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 80016b2:	68fb      	ldr	r3, [r7, #12]
 80016b4:	617b      	str	r3, [r7, #20]
  /* Direction Memory to Periph */
  if (Direction == LL_DMA_DIRECTION_MEMORY_TO_PERIPH)
 80016b6:	6a3b      	ldr	r3, [r7, #32]
 80016b8:	2b10      	cmp	r3, #16
 80016ba:	d114      	bne.n	80016e6 <LL_DMA_ConfigAddresses+0x42>
  {
    WRITE_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CMAR, SrcAddress);
 80016bc:	4a17      	ldr	r2, [pc, #92]	@ (800171c <LL_DMA_ConfigAddresses+0x78>)
 80016be:	68bb      	ldr	r3, [r7, #8]
 80016c0:	4413      	add	r3, r2
 80016c2:	781b      	ldrb	r3, [r3, #0]
 80016c4:	461a      	mov	r2, r3
 80016c6:	697b      	ldr	r3, [r7, #20]
 80016c8:	4413      	add	r3, r2
 80016ca:	461a      	mov	r2, r3
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	60d3      	str	r3, [r2, #12]
    WRITE_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CPAR, DstAddress);
 80016d0:	4a12      	ldr	r2, [pc, #72]	@ (800171c <LL_DMA_ConfigAddresses+0x78>)
 80016d2:	68bb      	ldr	r3, [r7, #8]
 80016d4:	4413      	add	r3, r2
 80016d6:	781b      	ldrb	r3, [r3, #0]
 80016d8:	461a      	mov	r2, r3
 80016da:	697b      	ldr	r3, [r7, #20]
 80016dc:	4413      	add	r3, r2
 80016de:	461a      	mov	r2, r3
 80016e0:	683b      	ldr	r3, [r7, #0]
 80016e2:	6093      	str	r3, [r2, #8]
  else
  {
    WRITE_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CPAR, SrcAddress);
    WRITE_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CMAR, DstAddress);
  }
}
 80016e4:	e013      	b.n	800170e <LL_DMA_ConfigAddresses+0x6a>
    WRITE_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CPAR, SrcAddress);
 80016e6:	4a0d      	ldr	r2, [pc, #52]	@ (800171c <LL_DMA_ConfigAddresses+0x78>)
 80016e8:	68bb      	ldr	r3, [r7, #8]
 80016ea:	4413      	add	r3, r2
 80016ec:	781b      	ldrb	r3, [r3, #0]
 80016ee:	461a      	mov	r2, r3
 80016f0:	697b      	ldr	r3, [r7, #20]
 80016f2:	4413      	add	r3, r2
 80016f4:	461a      	mov	r2, r3
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	6093      	str	r3, [r2, #8]
    WRITE_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CMAR, DstAddress);
 80016fa:	4a08      	ldr	r2, [pc, #32]	@ (800171c <LL_DMA_ConfigAddresses+0x78>)
 80016fc:	68bb      	ldr	r3, [r7, #8]
 80016fe:	4413      	add	r3, r2
 8001700:	781b      	ldrb	r3, [r3, #0]
 8001702:	461a      	mov	r2, r3
 8001704:	697b      	ldr	r3, [r7, #20]
 8001706:	4413      	add	r3, r2
 8001708:	461a      	mov	r2, r3
 800170a:	683b      	ldr	r3, [r7, #0]
 800170c:	60d3      	str	r3, [r2, #12]
}
 800170e:	bf00      	nop
 8001710:	371c      	adds	r7, #28
 8001712:	46bd      	mov	sp, r7
 8001714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001718:	4770      	bx	lr
 800171a:	bf00      	nop
 800171c:	08006038 	.word	0x08006038

08001720 <LL_DMA_SetPeriphRequest>:
  *         @arg @ref LL_DMA_REQUEST_6
  *         @arg @ref LL_DMA_REQUEST_7
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetPeriphRequest(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphRequest)
{
 8001720:	b480      	push	{r7}
 8001722:	b089      	sub	sp, #36	@ 0x24
 8001724:	af00      	add	r7, sp, #0
 8001726:	60f8      	str	r0, [r7, #12]
 8001728:	60b9      	str	r1, [r7, #8]
 800172a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Request_TypeDef *)((uint32_t)((uint32_t)DMAx + DMA_CSELR_OFFSET)))->CSELR,
 800172c:	68fb      	ldr	r3, [r7, #12]
 800172e:	33a8      	adds	r3, #168	@ 0xa8
 8001730:	681a      	ldr	r2, [r3, #0]
 8001732:	68bb      	ldr	r3, [r7, #8]
 8001734:	009b      	lsls	r3, r3, #2
 8001736:	210f      	movs	r1, #15
 8001738:	fa01 f303 	lsl.w	r3, r1, r3
 800173c:	43db      	mvns	r3, r3
 800173e:	401a      	ands	r2, r3
 8001740:	68bb      	ldr	r3, [r7, #8]
 8001742:	009b      	lsls	r3, r3, #2
 8001744:	210f      	movs	r1, #15
 8001746:	fa01 f303 	lsl.w	r3, r1, r3
 800174a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800174c:	69bb      	ldr	r3, [r7, #24]
 800174e:	fa93 f3a3 	rbit	r3, r3
 8001752:	617b      	str	r3, [r7, #20]
  return result;
 8001754:	697b      	ldr	r3, [r7, #20]
 8001756:	61fb      	str	r3, [r7, #28]
  if (value == 0U)
 8001758:	69fb      	ldr	r3, [r7, #28]
 800175a:	2b00      	cmp	r3, #0
 800175c:	d101      	bne.n	8001762 <LL_DMA_SetPeriphRequest+0x42>
    return 32U;
 800175e:	2320      	movs	r3, #32
 8001760:	e003      	b.n	800176a <LL_DMA_SetPeriphRequest+0x4a>
  return __builtin_clz(value);
 8001762:	69fb      	ldr	r3, [r7, #28]
 8001764:	fab3 f383 	clz	r3, r3
 8001768:	b2db      	uxtb	r3, r3
 800176a:	4619      	mov	r1, r3
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	408b      	lsls	r3, r1
 8001770:	68f9      	ldr	r1, [r7, #12]
 8001772:	31a8      	adds	r1, #168	@ 0xa8
 8001774:	4313      	orrs	r3, r2
 8001776:	600b      	str	r3, [r1, #0]
             DMA_CSELR_C1S << ((Channel) * 4U), PeriphRequest << DMA_POSITION_CSELR_CXS);
}
 8001778:	bf00      	nop
 800177a:	3724      	adds	r7, #36	@ 0x24
 800177c:	46bd      	mov	sp, r7
 800177e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001782:	4770      	bx	lr

08001784 <LL_DMA_IsActiveFlag_TC6>:
  * @rmtoll ISR          TCIF6         LL_DMA_IsActiveFlag_TC6
  * @param  DMAx DMAx Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC6(DMA_TypeDef *DMAx)
{
 8001784:	b480      	push	{r7}
 8001786:	b083      	sub	sp, #12
 8001788:	af00      	add	r7, sp, #0
 800178a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(DMAx->ISR, DMA_ISR_TCIF6) == (DMA_ISR_TCIF6)) ? 1UL : 0UL);
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001794:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8001798:	d101      	bne.n	800179e <LL_DMA_IsActiveFlag_TC6+0x1a>
 800179a:	2301      	movs	r3, #1
 800179c:	e000      	b.n	80017a0 <LL_DMA_IsActiveFlag_TC6+0x1c>
 800179e:	2300      	movs	r3, #0
}
 80017a0:	4618      	mov	r0, r3
 80017a2:	370c      	adds	r7, #12
 80017a4:	46bd      	mov	sp, r7
 80017a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017aa:	4770      	bx	lr

080017ac <LL_DMA_IsActiveFlag_TE6>:
  * @rmtoll ISR          TEIF6         LL_DMA_IsActiveFlag_TE6
  * @param  DMAx DMAx Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE6(DMA_TypeDef *DMAx)
{
 80017ac:	b480      	push	{r7}
 80017ae:	b083      	sub	sp, #12
 80017b0:	af00      	add	r7, sp, #0
 80017b2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(DMAx->ISR, DMA_ISR_TEIF6) == (DMA_ISR_TEIF6)) ? 1UL : 0UL);
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80017bc:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80017c0:	d101      	bne.n	80017c6 <LL_DMA_IsActiveFlag_TE6+0x1a>
 80017c2:	2301      	movs	r3, #1
 80017c4:	e000      	b.n	80017c8 <LL_DMA_IsActiveFlag_TE6+0x1c>
 80017c6:	2300      	movs	r3, #0
}
 80017c8:	4618      	mov	r0, r3
 80017ca:	370c      	adds	r7, #12
 80017cc:	46bd      	mov	sp, r7
 80017ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d2:	4770      	bx	lr

080017d4 <LL_DMA_ClearFlag_TC6>:
  * @rmtoll IFCR         CTCIF6        LL_DMA_ClearFlag_TC6
  * @param  DMAx DMAx Instance
  * @retval None
  */
__STATIC_INLINE void LL_DMA_ClearFlag_TC6(DMA_TypeDef *DMAx)
{
 80017d4:	b480      	push	{r7}
 80017d6:	b083      	sub	sp, #12
 80017d8:	af00      	add	r7, sp, #0
 80017da:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CTCIF6);
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 80017e2:	605a      	str	r2, [r3, #4]
}
 80017e4:	bf00      	nop
 80017e6:	370c      	adds	r7, #12
 80017e8:	46bd      	mov	sp, r7
 80017ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ee:	4770      	bx	lr

080017f0 <LL_DMA_EnableIT_TC>:
  *         @arg @ref LL_DMA_CHANNEL_6
  *         @arg @ref LL_DMA_CHANNEL_7
  * @retval None
  */
__STATIC_INLINE void LL_DMA_EnableIT_TC(DMA_TypeDef *DMAx, uint32_t Channel)
{
 80017f0:	b480      	push	{r7}
 80017f2:	b085      	sub	sp, #20
 80017f4:	af00      	add	r7, sp, #0
 80017f6:	6078      	str	r0, [r7, #4]
 80017f8:	6039      	str	r1, [r7, #0]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	60fb      	str	r3, [r7, #12]
  SET_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_TCIE);
 80017fe:	4a0c      	ldr	r2, [pc, #48]	@ (8001830 <LL_DMA_EnableIT_TC+0x40>)
 8001800:	683b      	ldr	r3, [r7, #0]
 8001802:	4413      	add	r3, r2
 8001804:	781b      	ldrb	r3, [r3, #0]
 8001806:	461a      	mov	r2, r3
 8001808:	68fb      	ldr	r3, [r7, #12]
 800180a:	4413      	add	r3, r2
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	4908      	ldr	r1, [pc, #32]	@ (8001830 <LL_DMA_EnableIT_TC+0x40>)
 8001810:	683a      	ldr	r2, [r7, #0]
 8001812:	440a      	add	r2, r1
 8001814:	7812      	ldrb	r2, [r2, #0]
 8001816:	4611      	mov	r1, r2
 8001818:	68fa      	ldr	r2, [r7, #12]
 800181a:	440a      	add	r2, r1
 800181c:	f043 0302 	orr.w	r3, r3, #2
 8001820:	6013      	str	r3, [r2, #0]
}
 8001822:	bf00      	nop
 8001824:	3714      	adds	r7, #20
 8001826:	46bd      	mov	sp, r7
 8001828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800182c:	4770      	bx	lr
 800182e:	bf00      	nop
 8001830:	08006038 	.word	0x08006038

08001834 <LL_DMA_EnableIT_TE>:
  *         @arg @ref LL_DMA_CHANNEL_6
  *         @arg @ref LL_DMA_CHANNEL_7
  * @retval None
  */
__STATIC_INLINE void LL_DMA_EnableIT_TE(DMA_TypeDef *DMAx, uint32_t Channel)
{
 8001834:	b480      	push	{r7}
 8001836:	b085      	sub	sp, #20
 8001838:	af00      	add	r7, sp, #0
 800183a:	6078      	str	r0, [r7, #4]
 800183c:	6039      	str	r1, [r7, #0]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	60fb      	str	r3, [r7, #12]
  SET_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_TEIE);
 8001842:	4a0c      	ldr	r2, [pc, #48]	@ (8001874 <LL_DMA_EnableIT_TE+0x40>)
 8001844:	683b      	ldr	r3, [r7, #0]
 8001846:	4413      	add	r3, r2
 8001848:	781b      	ldrb	r3, [r3, #0]
 800184a:	461a      	mov	r2, r3
 800184c:	68fb      	ldr	r3, [r7, #12]
 800184e:	4413      	add	r3, r2
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	4908      	ldr	r1, [pc, #32]	@ (8001874 <LL_DMA_EnableIT_TE+0x40>)
 8001854:	683a      	ldr	r2, [r7, #0]
 8001856:	440a      	add	r2, r1
 8001858:	7812      	ldrb	r2, [r2, #0]
 800185a:	4611      	mov	r1, r2
 800185c:	68fa      	ldr	r2, [r7, #12]
 800185e:	440a      	add	r2, r1
 8001860:	f043 0308 	orr.w	r3, r3, #8
 8001864:	6013      	str	r3, [r2, #0]
}
 8001866:	bf00      	nop
 8001868:	3714      	adds	r7, #20
 800186a:	46bd      	mov	sp, r7
 800186c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001870:	4770      	bx	lr
 8001872:	bf00      	nop
 8001874:	08006038 	.word	0x08006038

08001878 <LL_DMA_DisableIT_TC>:
  *         @arg @ref LL_DMA_CHANNEL_6
  *         @arg @ref LL_DMA_CHANNEL_7
  * @retval None
  */
__STATIC_INLINE void LL_DMA_DisableIT_TC(DMA_TypeDef *DMAx, uint32_t Channel)
{
 8001878:	b480      	push	{r7}
 800187a:	b085      	sub	sp, #20
 800187c:	af00      	add	r7, sp, #0
 800187e:	6078      	str	r0, [r7, #4]
 8001880:	6039      	str	r1, [r7, #0]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	60fb      	str	r3, [r7, #12]
  CLEAR_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_TCIE);
 8001886:	4a0c      	ldr	r2, [pc, #48]	@ (80018b8 <LL_DMA_DisableIT_TC+0x40>)
 8001888:	683b      	ldr	r3, [r7, #0]
 800188a:	4413      	add	r3, r2
 800188c:	781b      	ldrb	r3, [r3, #0]
 800188e:	461a      	mov	r2, r3
 8001890:	68fb      	ldr	r3, [r7, #12]
 8001892:	4413      	add	r3, r2
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	4908      	ldr	r1, [pc, #32]	@ (80018b8 <LL_DMA_DisableIT_TC+0x40>)
 8001898:	683a      	ldr	r2, [r7, #0]
 800189a:	440a      	add	r2, r1
 800189c:	7812      	ldrb	r2, [r2, #0]
 800189e:	4611      	mov	r1, r2
 80018a0:	68fa      	ldr	r2, [r7, #12]
 80018a2:	440a      	add	r2, r1
 80018a4:	f023 0302 	bic.w	r3, r3, #2
 80018a8:	6013      	str	r3, [r2, #0]
}
 80018aa:	bf00      	nop
 80018ac:	3714      	adds	r7, #20
 80018ae:	46bd      	mov	sp, r7
 80018b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b4:	4770      	bx	lr
 80018b6:	bf00      	nop
 80018b8:	08006038 	.word	0x08006038

080018bc <LL_TIM_EnableCounter>:
  * @rmtoll CR1          CEN           LL_TIM_EnableCounter
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableCounter(TIM_TypeDef *TIMx)
{
 80018bc:	b480      	push	{r7}
 80018be:	b083      	sub	sp, #12
 80018c0:	af00      	add	r7, sp, #0
 80018c2:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	f043 0201 	orr.w	r2, r3, #1
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	601a      	str	r2, [r3, #0]
}
 80018d0:	bf00      	nop
 80018d2:	370c      	adds	r7, #12
 80018d4:	46bd      	mov	sp, r7
 80018d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018da:	4770      	bx	lr

080018dc <LL_TIM_CC_EnableChannel>:
  *         @arg @ref LL_TIM_CHANNEL_CH5
  *         @arg @ref LL_TIM_CHANNEL_CH6
  * @retval None
  */
__STATIC_INLINE void LL_TIM_CC_EnableChannel(TIM_TypeDef *TIMx, uint32_t Channels)
{
 80018dc:	b480      	push	{r7}
 80018de:	b083      	sub	sp, #12
 80018e0:	af00      	add	r7, sp, #0
 80018e2:	6078      	str	r0, [r7, #4]
 80018e4:	6039      	str	r1, [r7, #0]
  SET_BIT(TIMx->CCER, Channels);
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	6a1a      	ldr	r2, [r3, #32]
 80018ea:	683b      	ldr	r3, [r7, #0]
 80018ec:	431a      	orrs	r2, r3
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	621a      	str	r2, [r3, #32]
}
 80018f2:	bf00      	nop
 80018f4:	370c      	adds	r7, #12
 80018f6:	46bd      	mov	sp, r7
 80018f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018fc:	4770      	bx	lr

080018fe <LL_TIM_EnableDMAReq_CC1>:
  * @rmtoll DIER         CC1DE         LL_TIM_EnableDMAReq_CC1
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableDMAReq_CC1(TIM_TypeDef *TIMx)
{
 80018fe:	b480      	push	{r7}
 8001900:	b083      	sub	sp, #12
 8001902:	af00      	add	r7, sp, #0
 8001904:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->DIER, TIM_DIER_CC1DE);
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	68db      	ldr	r3, [r3, #12]
 800190a:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	60da      	str	r2, [r3, #12]
}
 8001912:	bf00      	nop
 8001914:	370c      	adds	r7, #12
 8001916:	46bd      	mov	sp, r7
 8001918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800191c:	4770      	bx	lr
	...

08001920 <enable_timer3>:
 *  Created on: Mar 14, 2024
 *      Author: patry
 */
#include "main.h"

void enable_timer3(){
 8001920:	b580      	push	{r7, lr}
 8001922:	af00      	add	r7, sp, #0
	LL_TIM_EnableDMAReq_CC1(TIM3);
 8001924:	4805      	ldr	r0, [pc, #20]	@ (800193c <enable_timer3+0x1c>)
 8001926:	f7ff ffea 	bl	80018fe <LL_TIM_EnableDMAReq_CC1>
	LL_TIM_CC_EnableChannel(TIM3, LL_TIM_CHANNEL_CH1);
 800192a:	2101      	movs	r1, #1
 800192c:	4803      	ldr	r0, [pc, #12]	@ (800193c <enable_timer3+0x1c>)
 800192e:	f7ff ffd5 	bl	80018dc <LL_TIM_CC_EnableChannel>
	LL_TIM_EnableCounter(TIM3);
 8001932:	4802      	ldr	r0, [pc, #8]	@ (800193c <enable_timer3+0x1c>)
 8001934:	f7ff ffc2 	bl	80018bc <LL_TIM_EnableCounter>

}
 8001938:	bf00      	nop
 800193a:	bd80      	pop	{r7, pc}
 800193c:	40000400 	.word	0x40000400

08001940 <generate_signal>:


void generate_signal(uint8_t* data, uint32_t data_length){
 8001940:	b580      	push	{r7, lr}
 8001942:	b084      	sub	sp, #16
 8001944:	af02      	add	r7, sp, #8
 8001946:	6078      	str	r0, [r7, #4]
 8001948:	6039      	str	r1, [r7, #0]
	LL_DMA_ConfigAddresses(DMA1, LL_DMA_CHANNEL_6, (uint32_t)data, (uint32_t)&TIM3->CCR1, LL_DMA_DIRECTION_MEMORY_TO_PERIPH);
 800194a:	687a      	ldr	r2, [r7, #4]
 800194c:	2310      	movs	r3, #16
 800194e:	9300      	str	r3, [sp, #0]
 8001950:	4b0a      	ldr	r3, [pc, #40]	@ (800197c <generate_signal+0x3c>)
 8001952:	2105      	movs	r1, #5
 8001954:	480a      	ldr	r0, [pc, #40]	@ (8001980 <generate_signal+0x40>)
 8001956:	f7ff fea5 	bl	80016a4 <LL_DMA_ConfigAddresses>
	LL_DMA_SetDataLength(DMA1, LL_DMA_CHANNEL_6, data_length);
 800195a:	683a      	ldr	r2, [r7, #0]
 800195c:	2105      	movs	r1, #5
 800195e:	4808      	ldr	r0, [pc, #32]	@ (8001980 <generate_signal+0x40>)
 8001960:	f7ff fe7a 	bl	8001658 <LL_DMA_SetDataLength>

	LL_DMA_EnableIT_TC(DMA1, LL_DMA_CHANNEL_6);
 8001964:	2105      	movs	r1, #5
 8001966:	4806      	ldr	r0, [pc, #24]	@ (8001980 <generate_signal+0x40>)
 8001968:	f7ff ff42 	bl	80017f0 <LL_DMA_EnableIT_TC>
	LL_DMA_EnableChannel(DMA1, LL_DMA_CHANNEL_6);
 800196c:	2105      	movs	r1, #5
 800196e:	4804      	ldr	r0, [pc, #16]	@ (8001980 <generate_signal+0x40>)
 8001970:	f7ff fd22 	bl	80013b8 <LL_DMA_EnableChannel>
}
 8001974:	bf00      	nop
 8001976:	3708      	adds	r7, #8
 8001978:	46bd      	mov	sp, r7
 800197a:	bd80      	pop	{r7, pc}
 800197c:	40000434 	.word	0x40000434
 8001980:	40020000 	.word	0x40020000

08001984 <dma_init>:


void dma_init(void){
 8001984:	b580      	push	{r7, lr}
 8001986:	af00      	add	r7, sp, #0
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_DMA1);
 8001988:	2001      	movs	r0, #1
 800198a:	f7ff fcfd 	bl	8001388 <LL_AHB1_GRP1_EnableClock>
  NVIC_SetPriority(DMA1_Channel6_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 800198e:	f7ff fc71 	bl	8001274 <__NVIC_GetPriorityGrouping>
 8001992:	4603      	mov	r3, r0
 8001994:	2200      	movs	r2, #0
 8001996:	2100      	movs	r1, #0
 8001998:	4618      	mov	r0, r3
 800199a:	f7ff fcc1 	bl	8001320 <NVIC_EncodePriority>
 800199e:	4603      	mov	r3, r0
 80019a0:	4619      	mov	r1, r3
 80019a2:	2010      	movs	r0, #16
 80019a4:	f7ff fc92 	bl	80012cc <__NVIC_SetPriority>
  NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 80019a8:	2010      	movs	r0, #16
 80019aa:	f7ff fc71 	bl	8001290 <__NVIC_EnableIRQ>

  LL_DMA_SetPeriphRequest(DMA1, LL_DMA_CHANNEL_6, LL_DMA_REQUEST_5);
 80019ae:	2205      	movs	r2, #5
 80019b0:	2105      	movs	r1, #5
 80019b2:	4816      	ldr	r0, [pc, #88]	@ (8001a0c <dma_init+0x88>)
 80019b4:	f7ff feb4 	bl	8001720 <LL_DMA_SetPeriphRequest>
	LL_DMA_SetDataTransferDirection(DMA1, LL_DMA_CHANNEL_6, LL_DMA_DIRECTION_MEMORY_TO_PERIPH);
 80019b8:	2210      	movs	r2, #16
 80019ba:	2105      	movs	r1, #5
 80019bc:	4813      	ldr	r0, [pc, #76]	@ (8001a0c <dma_init+0x88>)
 80019be:	f7ff fd3f 	bl	8001440 <LL_DMA_SetDataTransferDirection>
	LL_DMA_SetChannelPriorityLevel(DMA1, LL_DMA_CHANNEL_6, LL_DMA_PRIORITY_LOW);
 80019c2:	2200      	movs	r2, #0
 80019c4:	2105      	movs	r1, #5
 80019c6:	4811      	ldr	r0, [pc, #68]	@ (8001a0c <dma_init+0x88>)
 80019c8:	f7ff fe20 	bl	800160c <LL_DMA_SetChannelPriorityLevel>
	LL_DMA_SetMode(DMA1, LL_DMA_CHANNEL_6, LL_DMA_MODE_NORMAL);
 80019cc:	2200      	movs	r2, #0
 80019ce:	2105      	movs	r1, #5
 80019d0:	480e      	ldr	r0, [pc, #56]	@ (8001a0c <dma_init+0x88>)
 80019d2:	f7ff fd5d 	bl	8001490 <LL_DMA_SetMode>
	LL_DMA_SetPeriphIncMode(DMA1, LL_DMA_CHANNEL_6, LL_DMA_PERIPH_NOINCREMENT);
 80019d6:	2200      	movs	r2, #0
 80019d8:	2105      	movs	r1, #5
 80019da:	480c      	ldr	r0, [pc, #48]	@ (8001a0c <dma_init+0x88>)
 80019dc:	f7ff fd7e 	bl	80014dc <LL_DMA_SetPeriphIncMode>
	LL_DMA_SetMemoryIncMode(DMA1, LL_DMA_CHANNEL_6, LL_DMA_MEMORY_INCREMENT);
 80019e0:	2280      	movs	r2, #128	@ 0x80
 80019e2:	2105      	movs	r1, #5
 80019e4:	4809      	ldr	r0, [pc, #36]	@ (8001a0c <dma_init+0x88>)
 80019e6:	f7ff fd9f 	bl	8001528 <LL_DMA_SetMemoryIncMode>
	LL_DMA_SetPeriphSize(DMA1, LL_DMA_CHANNEL_6, LL_DMA_PDATAALIGN_HALFWORD);
 80019ea:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80019ee:	2105      	movs	r1, #5
 80019f0:	4806      	ldr	r0, [pc, #24]	@ (8001a0c <dma_init+0x88>)
 80019f2:	f7ff fdbf 	bl	8001574 <LL_DMA_SetPeriphSize>
	LL_DMA_SetMemorySize(DMA1, LL_DMA_CHANNEL_6, LL_DMA_MDATAALIGN_BYTE);
 80019f6:	2200      	movs	r2, #0
 80019f8:	2105      	movs	r1, #5
 80019fa:	4804      	ldr	r0, [pc, #16]	@ (8001a0c <dma_init+0x88>)
 80019fc:	f7ff fde0 	bl	80015c0 <LL_DMA_SetMemorySize>

	LL_DMA_EnableIT_TE(DMA1, LL_DMA_CHANNEL_6);
 8001a00:	2105      	movs	r1, #5
 8001a02:	4802      	ldr	r0, [pc, #8]	@ (8001a0c <dma_init+0x88>)
 8001a04:	f7ff ff16 	bl	8001834 <LL_DMA_EnableIT_TE>

}
 8001a08:	bf00      	nop
 8001a0a:	bd80      	pop	{r7, pc}
 8001a0c:	40020000 	.word	0x40020000

08001a10 <DMA1_Channel6_IRQHandler>:

void DMA1_Channel6_IRQHandler(void){
 8001a10:	b580      	push	{r7, lr}
 8001a12:	af00      	add	r7, sp, #0
	if(LL_DMA_IsActiveFlag_TC6(DMA1) == 1){
 8001a14:	480b      	ldr	r0, [pc, #44]	@ (8001a44 <DMA1_Channel6_IRQHandler+0x34>)
 8001a16:	f7ff feb5 	bl	8001784 <LL_DMA_IsActiveFlag_TC6>
 8001a1a:	4603      	mov	r3, r0
 8001a1c:	2b01      	cmp	r3, #1
 8001a1e:	d10b      	bne.n	8001a38 <DMA1_Channel6_IRQHandler+0x28>
		LL_DMA_ClearFlag_TC6(DMA1);
 8001a20:	4808      	ldr	r0, [pc, #32]	@ (8001a44 <DMA1_Channel6_IRQHandler+0x34>)
 8001a22:	f7ff fed7 	bl	80017d4 <LL_DMA_ClearFlag_TC6>
		LL_DMA_DisableChannel(DMA1, LL_DMA_CHANNEL_6);
 8001a26:	2105      	movs	r1, #5
 8001a28:	4806      	ldr	r0, [pc, #24]	@ (8001a44 <DMA1_Channel6_IRQHandler+0x34>)
 8001a2a:	f7ff fce7 	bl	80013fc <LL_DMA_DisableChannel>
		LL_DMA_DisableIT_TC(DMA1, LL_DMA_CHANNEL_6);
 8001a2e:	2105      	movs	r1, #5
 8001a30:	4804      	ldr	r0, [pc, #16]	@ (8001a44 <DMA1_Channel6_IRQHandler+0x34>)
 8001a32:	f7ff ff21 	bl	8001878 <LL_DMA_DisableIT_TC>
	}
	else if(LL_DMA_IsActiveFlag_TE6(DMA1)){
		//nananana
	}

}
 8001a36:	e002      	b.n	8001a3e <DMA1_Channel6_IRQHandler+0x2e>
	else if(LL_DMA_IsActiveFlag_TE6(DMA1)){
 8001a38:	4802      	ldr	r0, [pc, #8]	@ (8001a44 <DMA1_Channel6_IRQHandler+0x34>)
 8001a3a:	f7ff feb7 	bl	80017ac <LL_DMA_IsActiveFlag_TE6>
}
 8001a3e:	bf00      	nop
 8001a40:	bd80      	pop	{r7, pc}
 8001a42:	bf00      	nop
 8001a44:	40020000 	.word	0x40020000

08001a48 <WS2812_Send>:
//
#include "led_set.h"
//
//
void WS2812_Send (struct led_data *led, uint8_t brightness){
 8001a48:	b580      	push	{r7, lr}
 8001a4a:	b088      	sub	sp, #32
 8001a4c:	af00      	add	r7, sp, #0
 8001a4e:	6078      	str	r0, [r7, #4]
 8001a50:	460b      	mov	r3, r1
 8001a52:	70fb      	strb	r3, [r7, #3]
	uint32_t indx=0;
 8001a54:	2300      	movs	r3, #0
 8001a56:	61fb      	str	r3, [r7, #28]
	uint32_t color;
	Set_Brightness(led, brightness);
 8001a58:	78fb      	ldrb	r3, [r7, #3]
 8001a5a:	4619      	mov	r1, r3
 8001a5c:	6878      	ldr	r0, [r7, #4]
 8001a5e:	f000 f877 	bl	8001b50 <Set_Brightness>

	for (int i=0; i<50; i++){
 8001a62:	2300      	movs	r3, #0
 8001a64:	61bb      	str	r3, [r7, #24]
 8001a66:	e00b      	b.n	8001a80 <WS2812_Send+0x38>
		led->pwmData[indx] = 0;
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	69fa      	ldr	r2, [r7, #28]
 8001a6c:	3220      	adds	r2, #32
 8001a6e:	2100      	movs	r1, #0
 8001a70:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
		indx++;
 8001a74:	69fb      	ldr	r3, [r7, #28]
 8001a76:	3301      	adds	r3, #1
 8001a78:	61fb      	str	r3, [r7, #28]
	for (int i=0; i<50; i++){
 8001a7a:	69bb      	ldr	r3, [r7, #24]
 8001a7c:	3301      	adds	r3, #1
 8001a7e:	61bb      	str	r3, [r7, #24]
 8001a80:	69bb      	ldr	r3, [r7, #24]
 8001a82:	2b31      	cmp	r3, #49	@ 0x31
 8001a84:	ddf0      	ble.n	8001a68 <WS2812_Send+0x20>
	}

	for (int i= 0; i<MAX_LED; i++){
 8001a86:	2300      	movs	r3, #0
 8001a88:	617b      	str	r3, [r7, #20]
 8001a8a:	e03e      	b.n	8001b0a <WS2812_Send+0xc2>
		color = ((led->LED_Mod[i*4 + 1]<<16) | (led->LED_Mod[i*4 + 2]<<8) | (led->LED_Mod[i*4 + 3]));
 8001a8c:	697b      	ldr	r3, [r7, #20]
 8001a8e:	009b      	lsls	r3, r3, #2
 8001a90:	3301      	adds	r3, #1
 8001a92:	687a      	ldr	r2, [r7, #4]
 8001a94:	4413      	add	r3, r2
 8001a96:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001a9a:	041a      	lsls	r2, r3, #16
 8001a9c:	697b      	ldr	r3, [r7, #20]
 8001a9e:	009b      	lsls	r3, r3, #2
 8001aa0:	3302      	adds	r3, #2
 8001aa2:	6879      	ldr	r1, [r7, #4]
 8001aa4:	440b      	add	r3, r1
 8001aa6:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001aaa:	021b      	lsls	r3, r3, #8
 8001aac:	4313      	orrs	r3, r2
 8001aae:	697a      	ldr	r2, [r7, #20]
 8001ab0:	0092      	lsls	r2, r2, #2
 8001ab2:	3203      	adds	r2, #3
 8001ab4:	6879      	ldr	r1, [r7, #4]
 8001ab6:	440a      	add	r2, r1
 8001ab8:	f892 2020 	ldrb.w	r2, [r2, #32]
 8001abc:	4313      	orrs	r3, r2
 8001abe:	60bb      	str	r3, [r7, #8]
		for (int i=23; i>=0; i--){
 8001ac0:	2317      	movs	r3, #23
 8001ac2:	613b      	str	r3, [r7, #16]
 8001ac4:	e01b      	b.n	8001afe <WS2812_Send+0xb6>
			if (color&(1<<i))
 8001ac6:	2201      	movs	r2, #1
 8001ac8:	693b      	ldr	r3, [r7, #16]
 8001aca:	fa02 f303 	lsl.w	r3, r2, r3
 8001ace:	461a      	mov	r2, r3
 8001ad0:	68bb      	ldr	r3, [r7, #8]
 8001ad2:	4013      	ands	r3, r2
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	d006      	beq.n	8001ae6 <WS2812_Send+0x9e>
				led->pwmData[indx] = 27;  // 2/3 of 90
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	69fa      	ldr	r2, [r7, #28]
 8001adc:	3220      	adds	r2, #32
 8001ade:	211b      	movs	r1, #27
 8001ae0:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
 8001ae4:	e005      	b.n	8001af2 <WS2812_Send+0xaa>
		else
				led->pwmData[indx] = 13;  // 1/3 of 90
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	69fa      	ldr	r2, [r7, #28]
 8001aea:	3220      	adds	r2, #32
 8001aec:	210d      	movs	r1, #13
 8001aee:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]

			indx++;
 8001af2:	69fb      	ldr	r3, [r7, #28]
 8001af4:	3301      	adds	r3, #1
 8001af6:	61fb      	str	r3, [r7, #28]
		for (int i=23; i>=0; i--){
 8001af8:	693b      	ldr	r3, [r7, #16]
 8001afa:	3b01      	subs	r3, #1
 8001afc:	613b      	str	r3, [r7, #16]
 8001afe:	693b      	ldr	r3, [r7, #16]
 8001b00:	2b00      	cmp	r3, #0
 8001b02:	dae0      	bge.n	8001ac6 <WS2812_Send+0x7e>
	for (int i= 0; i<MAX_LED; i++){
 8001b04:	697b      	ldr	r3, [r7, #20]
 8001b06:	3301      	adds	r3, #1
 8001b08:	617b      	str	r3, [r7, #20]
 8001b0a:	697b      	ldr	r3, [r7, #20]
 8001b0c:	2b07      	cmp	r3, #7
 8001b0e:	ddbd      	ble.n	8001a8c <WS2812_Send+0x44>
		}
	}
for (int i=0; i<50; i++){
 8001b10:	2300      	movs	r3, #0
 8001b12:	60fb      	str	r3, [r7, #12]
 8001b14:	e00b      	b.n	8001b2e <WS2812_Send+0xe6>
		led->pwmData[indx] = 0;
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	69fa      	ldr	r2, [r7, #28]
 8001b1a:	3220      	adds	r2, #32
 8001b1c:	2100      	movs	r1, #0
 8001b1e:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
		indx++;
 8001b22:	69fb      	ldr	r3, [r7, #28]
 8001b24:	3301      	adds	r3, #1
 8001b26:	61fb      	str	r3, [r7, #28]
for (int i=0; i<50; i++){
 8001b28:	68fb      	ldr	r3, [r7, #12]
 8001b2a:	3301      	adds	r3, #1
 8001b2c:	60fb      	str	r3, [r7, #12]
 8001b2e:	68fb      	ldr	r3, [r7, #12]
 8001b30:	2b31      	cmp	r3, #49	@ 0x31
 8001b32:	ddf0      	ble.n	8001b16 <WS2812_Send+0xce>
	}

	generate_signal((uint8_t*)led->pwmData, sizeof(led->pwmData));
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	3340      	adds	r3, #64	@ 0x40
 8001b38:	f44f 7112 	mov.w	r1, #584	@ 0x248
 8001b3c:	4618      	mov	r0, r3
 8001b3e:	f7ff feff 	bl	8001940 <generate_signal>
}
 8001b42:	bf00      	nop
 8001b44:	3720      	adds	r7, #32
 8001b46:	46bd      	mov	sp, r7
 8001b48:	bd80      	pop	{r7, pc}
 8001b4a:	0000      	movs	r0, r0
 8001b4c:	0000      	movs	r0, r0
	...

08001b50 <Set_Brightness>:
	}

	generate_signal((uint8_t*)pwmEmptyData, sizeof(pwmEmptyData));
}

void Set_Brightness(struct led_data *led, uint8_t brightness){  // 0 - 45
 8001b50:	b5b0      	push	{r4, r5, r7, lr}
 8001b52:	b086      	sub	sp, #24
 8001b54:	af00      	add	r7, sp, #0
 8001b56:	6078      	str	r0, [r7, #4]
 8001b58:	460b      	mov	r3, r1
 8001b5a:	70fb      	strb	r3, [r7, #3]
	if (brightness > 45)
 8001b5c:	78fb      	ldrb	r3, [r7, #3]
 8001b5e:	2b2d      	cmp	r3, #45	@ 0x2d
 8001b60:	d901      	bls.n	8001b66 <Set_Brightness+0x16>
		brightness = 45;
 8001b62:	232d      	movs	r3, #45	@ 0x2d
 8001b64:	70fb      	strb	r3, [r7, #3]

	for (int i=0; i<MAX_LED; i++){
 8001b66:	2300      	movs	r3, #0
 8001b68:	617b      	str	r3, [r7, #20]
 8001b6a:	e062      	b.n	8001c32 <Set_Brightness+0xe2>
		led->LED_Mod[i*4 + 0] = led->LED_Data[i*4 + 0];
 8001b6c:	697b      	ldr	r3, [r7, #20]
 8001b6e:	009a      	lsls	r2, r3, #2
 8001b70:	697b      	ldr	r3, [r7, #20]
 8001b72:	009b      	lsls	r3, r3, #2
 8001b74:	6879      	ldr	r1, [r7, #4]
 8001b76:	5c89      	ldrb	r1, [r1, r2]
 8001b78:	687a      	ldr	r2, [r7, #4]
 8001b7a:	4413      	add	r3, r2
 8001b7c:	460a      	mov	r2, r1
 8001b7e:	f883 2020 	strb.w	r2, [r3, #32]
		for (int j=1; j<4; j++){
 8001b82:	2301      	movs	r3, #1
 8001b84:	613b      	str	r3, [r7, #16]
 8001b86:	e04e      	b.n	8001c26 <Set_Brightness+0xd6>
			float angle = 90-brightness;  // in degrees
 8001b88:	78fb      	ldrb	r3, [r7, #3]
 8001b8a:	f1c3 035a 	rsb	r3, r3, #90	@ 0x5a
 8001b8e:	ee07 3a90 	vmov	s15, r3
 8001b92:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001b96:	edc7 7a03 	vstr	s15, [r7, #12]
			angle = angle*PI / 180;  // in rad
 8001b9a:	68f8      	ldr	r0, [r7, #12]
 8001b9c:	f7fe fccc 	bl	8000538 <__aeabi_f2d>
 8001ba0:	a32a      	add	r3, pc, #168	@ (adr r3, 8001c4c <Set_Brightness+0xfc>)
 8001ba2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ba6:	f7fe fd1f 	bl	80005e8 <__aeabi_dmul>
 8001baa:	4602      	mov	r2, r0
 8001bac:	460b      	mov	r3, r1
 8001bae:	4610      	mov	r0, r2
 8001bb0:	4619      	mov	r1, r3
 8001bb2:	f04f 0200 	mov.w	r2, #0
 8001bb6:	4b24      	ldr	r3, [pc, #144]	@ (8001c48 <Set_Brightness+0xf8>)
 8001bb8:	f7fe fe40 	bl	800083c <__aeabi_ddiv>
 8001bbc:	4602      	mov	r2, r0
 8001bbe:	460b      	mov	r3, r1
 8001bc0:	4610      	mov	r0, r2
 8001bc2:	4619      	mov	r1, r3
 8001bc4:	f7fe fff2 	bl	8000bac <__aeabi_d2f>
 8001bc8:	4603      	mov	r3, r0
 8001bca:	60fb      	str	r3, [r7, #12]
			led->LED_Mod[i*4 + j] = (led->LED_Data[i*4 + j])/(tan(angle));
 8001bcc:	697b      	ldr	r3, [r7, #20]
 8001bce:	009a      	lsls	r2, r3, #2
 8001bd0:	693b      	ldr	r3, [r7, #16]
 8001bd2:	4413      	add	r3, r2
 8001bd4:	687a      	ldr	r2, [r7, #4]
 8001bd6:	5cd3      	ldrb	r3, [r2, r3]
 8001bd8:	4618      	mov	r0, r3
 8001bda:	f7fe fc9b 	bl	8000514 <__aeabi_i2d>
 8001bde:	4604      	mov	r4, r0
 8001be0:	460d      	mov	r5, r1
 8001be2:	68f8      	ldr	r0, [r7, #12]
 8001be4:	f7fe fca8 	bl	8000538 <__aeabi_f2d>
 8001be8:	4602      	mov	r2, r0
 8001bea:	460b      	mov	r3, r1
 8001bec:	ec43 2b10 	vmov	d0, r2, r3
 8001bf0:	f003 f97e 	bl	8004ef0 <tan>
 8001bf4:	ec53 2b10 	vmov	r2, r3, d0
 8001bf8:	4620      	mov	r0, r4
 8001bfa:	4629      	mov	r1, r5
 8001bfc:	f7fe fe1e 	bl	800083c <__aeabi_ddiv>
 8001c00:	4602      	mov	r2, r0
 8001c02:	460b      	mov	r3, r1
 8001c04:	4610      	mov	r0, r2
 8001c06:	4619      	mov	r1, r3
 8001c08:	697b      	ldr	r3, [r7, #20]
 8001c0a:	009a      	lsls	r2, r3, #2
 8001c0c:	693b      	ldr	r3, [r7, #16]
 8001c0e:	18d4      	adds	r4, r2, r3
 8001c10:	f7fe ffac 	bl	8000b6c <__aeabi_d2uiz>
 8001c14:	4603      	mov	r3, r0
 8001c16:	b2da      	uxtb	r2, r3
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	4423      	add	r3, r4
 8001c1c:	f883 2020 	strb.w	r2, [r3, #32]
		for (int j=1; j<4; j++){
 8001c20:	693b      	ldr	r3, [r7, #16]
 8001c22:	3301      	adds	r3, #1
 8001c24:	613b      	str	r3, [r7, #16]
 8001c26:	693b      	ldr	r3, [r7, #16]
 8001c28:	2b03      	cmp	r3, #3
 8001c2a:	ddad      	ble.n	8001b88 <Set_Brightness+0x38>
	for (int i=0; i<MAX_LED; i++){
 8001c2c:	697b      	ldr	r3, [r7, #20]
 8001c2e:	3301      	adds	r3, #1
 8001c30:	617b      	str	r3, [r7, #20]
 8001c32:	697b      	ldr	r3, [r7, #20]
 8001c34:	2b07      	cmp	r3, #7
 8001c36:	dd99      	ble.n	8001b6c <Set_Brightness+0x1c>
		}
	}
}
 8001c38:	bf00      	nop
 8001c3a:	bf00      	nop
 8001c3c:	3718      	adds	r7, #24
 8001c3e:	46bd      	mov	sp, r7
 8001c40:	bdb0      	pop	{r4, r5, r7, pc}
 8001c42:	bf00      	nop
 8001c44:	f3af 8000 	nop.w
 8001c48:	40668000 	.word	0x40668000
 8001c4c:	53c8d4f1 	.word	0x53c8d4f1
 8001c50:	400921fb 	.word	0x400921fb

08001c54 <Reset_LED>:
	led->LED_Data[LEDnum*4 + 2] = Red;
	led->LED_Data[LEDnum*4 + 3] = Blue;
}


void Reset_LED (struct led_data *led){
 8001c54:	b580      	push	{r7, lr}
 8001c56:	b084      	sub	sp, #16
 8001c58:	af00      	add	r7, sp, #0
 8001c5a:	6078      	str	r0, [r7, #4]
	for (int i=0; i<MAX_LED; i++){
 8001c5c:	2300      	movs	r3, #0
 8001c5e:	60fb      	str	r3, [r7, #12]
 8001c60:	e01a      	b.n	8001c98 <Reset_LED+0x44>
		led->LED_Data[i*4 + 0] = i;
 8001c62:	68fb      	ldr	r3, [r7, #12]
 8001c64:	009b      	lsls	r3, r3, #2
 8001c66:	68fa      	ldr	r2, [r7, #12]
 8001c68:	b2d1      	uxtb	r1, r2
 8001c6a:	687a      	ldr	r2, [r7, #4]
 8001c6c:	54d1      	strb	r1, [r2, r3]
		led->LED_Data[i*4 + 1] = 0;
 8001c6e:	68fb      	ldr	r3, [r7, #12]
 8001c70:	009b      	lsls	r3, r3, #2
 8001c72:	3301      	adds	r3, #1
 8001c74:	687a      	ldr	r2, [r7, #4]
 8001c76:	2100      	movs	r1, #0
 8001c78:	54d1      	strb	r1, [r2, r3]
		led->LED_Data[i*4 + 2] = 0;
 8001c7a:	68fb      	ldr	r3, [r7, #12]
 8001c7c:	009b      	lsls	r3, r3, #2
 8001c7e:	3302      	adds	r3, #2
 8001c80:	687a      	ldr	r2, [r7, #4]
 8001c82:	2100      	movs	r1, #0
 8001c84:	54d1      	strb	r1, [r2, r3]
		led->LED_Data[i*4 + 3] = 0;
 8001c86:	68fb      	ldr	r3, [r7, #12]
 8001c88:	009b      	lsls	r3, r3, #2
 8001c8a:	3303      	adds	r3, #3
 8001c8c:	687a      	ldr	r2, [r7, #4]
 8001c8e:	2100      	movs	r1, #0
 8001c90:	54d1      	strb	r1, [r2, r3]
	for (int i=0; i<MAX_LED; i++){
 8001c92:	68fb      	ldr	r3, [r7, #12]
 8001c94:	3301      	adds	r3, #1
 8001c96:	60fb      	str	r3, [r7, #12]
 8001c98:	68fb      	ldr	r3, [r7, #12]
 8001c9a:	2b07      	cmp	r3, #7
 8001c9c:	dde1      	ble.n	8001c62 <Reset_LED+0xe>
	}
	WS2812_Send(led, 0);
 8001c9e:	2100      	movs	r1, #0
 8001ca0:	6878      	ldr	r0, [r7, #4]
 8001ca2:	f7ff fed1 	bl	8001a48 <WS2812_Send>
}
 8001ca6:	bf00      	nop
 8001ca8:	3710      	adds	r7, #16
 8001caa:	46bd      	mov	sp, r7
 8001cac:	bd80      	pop	{r7, pc}
	...

08001cb0 <__NVIC_SetPriorityGrouping>:
{
 8001cb0:	b480      	push	{r7}
 8001cb2:	b085      	sub	sp, #20
 8001cb4:	af00      	add	r7, sp, #0
 8001cb6:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	f003 0307 	and.w	r3, r3, #7
 8001cbe:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001cc0:	4b0c      	ldr	r3, [pc, #48]	@ (8001cf4 <__NVIC_SetPriorityGrouping+0x44>)
 8001cc2:	68db      	ldr	r3, [r3, #12]
 8001cc4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001cc6:	68ba      	ldr	r2, [r7, #8]
 8001cc8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001ccc:	4013      	ands	r3, r2
 8001cce:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001cd0:	68fb      	ldr	r3, [r7, #12]
 8001cd2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001cd4:	68bb      	ldr	r3, [r7, #8]
 8001cd6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001cd8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001cdc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001ce0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001ce2:	4a04      	ldr	r2, [pc, #16]	@ (8001cf4 <__NVIC_SetPriorityGrouping+0x44>)
 8001ce4:	68bb      	ldr	r3, [r7, #8]
 8001ce6:	60d3      	str	r3, [r2, #12]
}
 8001ce8:	bf00      	nop
 8001cea:	3714      	adds	r7, #20
 8001cec:	46bd      	mov	sp, r7
 8001cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cf2:	4770      	bx	lr
 8001cf4:	e000ed00 	.word	0xe000ed00

08001cf8 <__NVIC_GetPriorityGrouping>:
{
 8001cf8:	b480      	push	{r7}
 8001cfa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001cfc:	4b04      	ldr	r3, [pc, #16]	@ (8001d10 <__NVIC_GetPriorityGrouping+0x18>)
 8001cfe:	68db      	ldr	r3, [r3, #12]
 8001d00:	0a1b      	lsrs	r3, r3, #8
 8001d02:	f003 0307 	and.w	r3, r3, #7
}
 8001d06:	4618      	mov	r0, r3
 8001d08:	46bd      	mov	sp, r7
 8001d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d0e:	4770      	bx	lr
 8001d10:	e000ed00 	.word	0xe000ed00

08001d14 <__NVIC_SetPriority>:
{
 8001d14:	b480      	push	{r7}
 8001d16:	b083      	sub	sp, #12
 8001d18:	af00      	add	r7, sp, #0
 8001d1a:	4603      	mov	r3, r0
 8001d1c:	6039      	str	r1, [r7, #0]
 8001d1e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d20:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	db0a      	blt.n	8001d3e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d28:	683b      	ldr	r3, [r7, #0]
 8001d2a:	b2da      	uxtb	r2, r3
 8001d2c:	490c      	ldr	r1, [pc, #48]	@ (8001d60 <__NVIC_SetPriority+0x4c>)
 8001d2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d32:	0112      	lsls	r2, r2, #4
 8001d34:	b2d2      	uxtb	r2, r2
 8001d36:	440b      	add	r3, r1
 8001d38:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8001d3c:	e00a      	b.n	8001d54 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d3e:	683b      	ldr	r3, [r7, #0]
 8001d40:	b2da      	uxtb	r2, r3
 8001d42:	4908      	ldr	r1, [pc, #32]	@ (8001d64 <__NVIC_SetPriority+0x50>)
 8001d44:	79fb      	ldrb	r3, [r7, #7]
 8001d46:	f003 030f 	and.w	r3, r3, #15
 8001d4a:	3b04      	subs	r3, #4
 8001d4c:	0112      	lsls	r2, r2, #4
 8001d4e:	b2d2      	uxtb	r2, r2
 8001d50:	440b      	add	r3, r1
 8001d52:	761a      	strb	r2, [r3, #24]
}
 8001d54:	bf00      	nop
 8001d56:	370c      	adds	r7, #12
 8001d58:	46bd      	mov	sp, r7
 8001d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d5e:	4770      	bx	lr
 8001d60:	e000e100 	.word	0xe000e100
 8001d64:	e000ed00 	.word	0xe000ed00

08001d68 <NVIC_EncodePriority>:
{
 8001d68:	b480      	push	{r7}
 8001d6a:	b089      	sub	sp, #36	@ 0x24
 8001d6c:	af00      	add	r7, sp, #0
 8001d6e:	60f8      	str	r0, [r7, #12]
 8001d70:	60b9      	str	r1, [r7, #8]
 8001d72:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001d74:	68fb      	ldr	r3, [r7, #12]
 8001d76:	f003 0307 	and.w	r3, r3, #7
 8001d7a:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001d7c:	69fb      	ldr	r3, [r7, #28]
 8001d7e:	f1c3 0307 	rsb	r3, r3, #7
 8001d82:	2b04      	cmp	r3, #4
 8001d84:	bf28      	it	cs
 8001d86:	2304      	movcs	r3, #4
 8001d88:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001d8a:	69fb      	ldr	r3, [r7, #28]
 8001d8c:	3304      	adds	r3, #4
 8001d8e:	2b06      	cmp	r3, #6
 8001d90:	d902      	bls.n	8001d98 <NVIC_EncodePriority+0x30>
 8001d92:	69fb      	ldr	r3, [r7, #28]
 8001d94:	3b03      	subs	r3, #3
 8001d96:	e000      	b.n	8001d9a <NVIC_EncodePriority+0x32>
 8001d98:	2300      	movs	r3, #0
 8001d9a:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d9c:	f04f 32ff 	mov.w	r2, #4294967295
 8001da0:	69bb      	ldr	r3, [r7, #24]
 8001da2:	fa02 f303 	lsl.w	r3, r2, r3
 8001da6:	43da      	mvns	r2, r3
 8001da8:	68bb      	ldr	r3, [r7, #8]
 8001daa:	401a      	ands	r2, r3
 8001dac:	697b      	ldr	r3, [r7, #20]
 8001dae:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001db0:	f04f 31ff 	mov.w	r1, #4294967295
 8001db4:	697b      	ldr	r3, [r7, #20]
 8001db6:	fa01 f303 	lsl.w	r3, r1, r3
 8001dba:	43d9      	mvns	r1, r3
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001dc0:	4313      	orrs	r3, r2
}
 8001dc2:	4618      	mov	r0, r3
 8001dc4:	3724      	adds	r7, #36	@ 0x24
 8001dc6:	46bd      	mov	sp, r7
 8001dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dcc:	4770      	bx	lr
	...

08001dd0 <LL_RCC_MSI_Enable>:
{
 8001dd0:	b480      	push	{r7}
 8001dd2:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 8001dd4:	4b05      	ldr	r3, [pc, #20]	@ (8001dec <LL_RCC_MSI_Enable+0x1c>)
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	4a04      	ldr	r2, [pc, #16]	@ (8001dec <LL_RCC_MSI_Enable+0x1c>)
 8001dda:	f043 0301 	orr.w	r3, r3, #1
 8001dde:	6013      	str	r3, [r2, #0]
}
 8001de0:	bf00      	nop
 8001de2:	46bd      	mov	sp, r7
 8001de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de8:	4770      	bx	lr
 8001dea:	bf00      	nop
 8001dec:	40021000 	.word	0x40021000

08001df0 <LL_RCC_MSI_IsReady>:
{
 8001df0:	b480      	push	{r7}
 8001df2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == RCC_CR_MSIRDY) ? 1UL : 0UL);
 8001df4:	4b06      	ldr	r3, [pc, #24]	@ (8001e10 <LL_RCC_MSI_IsReady+0x20>)
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	f003 0302 	and.w	r3, r3, #2
 8001dfc:	2b02      	cmp	r3, #2
 8001dfe:	d101      	bne.n	8001e04 <LL_RCC_MSI_IsReady+0x14>
 8001e00:	2301      	movs	r3, #1
 8001e02:	e000      	b.n	8001e06 <LL_RCC_MSI_IsReady+0x16>
 8001e04:	2300      	movs	r3, #0
}
 8001e06:	4618      	mov	r0, r3
 8001e08:	46bd      	mov	sp, r7
 8001e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e0e:	4770      	bx	lr
 8001e10:	40021000 	.word	0x40021000

08001e14 <LL_RCC_MSI_EnableRangeSelection>:
{
 8001e14:	b480      	push	{r7}
 8001e16:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIRGSEL);
 8001e18:	4b05      	ldr	r3, [pc, #20]	@ (8001e30 <LL_RCC_MSI_EnableRangeSelection+0x1c>)
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	4a04      	ldr	r2, [pc, #16]	@ (8001e30 <LL_RCC_MSI_EnableRangeSelection+0x1c>)
 8001e1e:	f043 0308 	orr.w	r3, r3, #8
 8001e22:	6013      	str	r3, [r2, #0]
}
 8001e24:	bf00      	nop
 8001e26:	46bd      	mov	sp, r7
 8001e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e2c:	4770      	bx	lr
 8001e2e:	bf00      	nop
 8001e30:	40021000 	.word	0x40021000

08001e34 <LL_RCC_MSI_SetRange>:
{
 8001e34:	b480      	push	{r7}
 8001e36:	b083      	sub	sp, #12
 8001e38:	af00      	add	r7, sp, #0
 8001e3a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_MSIRANGE, Range);
 8001e3c:	4b06      	ldr	r3, [pc, #24]	@ (8001e58 <LL_RCC_MSI_SetRange+0x24>)
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001e44:	4904      	ldr	r1, [pc, #16]	@ (8001e58 <LL_RCC_MSI_SetRange+0x24>)
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	4313      	orrs	r3, r2
 8001e4a:	600b      	str	r3, [r1, #0]
}
 8001e4c:	bf00      	nop
 8001e4e:	370c      	adds	r7, #12
 8001e50:	46bd      	mov	sp, r7
 8001e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e56:	4770      	bx	lr
 8001e58:	40021000 	.word	0x40021000

08001e5c <LL_RCC_MSI_SetCalibTrimming>:
{
 8001e5c:	b480      	push	{r7}
 8001e5e:	b083      	sub	sp, #12
 8001e60:	af00      	add	r7, sp, #0
 8001e62:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 8001e64:	4b07      	ldr	r3, [pc, #28]	@ (8001e84 <LL_RCC_MSI_SetCalibTrimming+0x28>)
 8001e66:	685b      	ldr	r3, [r3, #4]
 8001e68:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	021b      	lsls	r3, r3, #8
 8001e70:	4904      	ldr	r1, [pc, #16]	@ (8001e84 <LL_RCC_MSI_SetCalibTrimming+0x28>)
 8001e72:	4313      	orrs	r3, r2
 8001e74:	604b      	str	r3, [r1, #4]
}
 8001e76:	bf00      	nop
 8001e78:	370c      	adds	r7, #12
 8001e7a:	46bd      	mov	sp, r7
 8001e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e80:	4770      	bx	lr
 8001e82:	bf00      	nop
 8001e84:	40021000 	.word	0x40021000

08001e88 <LL_RCC_SetSysClkSource>:
{
 8001e88:	b480      	push	{r7}
 8001e8a:	b083      	sub	sp, #12
 8001e8c:	af00      	add	r7, sp, #0
 8001e8e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8001e90:	4b06      	ldr	r3, [pc, #24]	@ (8001eac <LL_RCC_SetSysClkSource+0x24>)
 8001e92:	689b      	ldr	r3, [r3, #8]
 8001e94:	f023 0203 	bic.w	r2, r3, #3
 8001e98:	4904      	ldr	r1, [pc, #16]	@ (8001eac <LL_RCC_SetSysClkSource+0x24>)
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	4313      	orrs	r3, r2
 8001e9e:	608b      	str	r3, [r1, #8]
}
 8001ea0:	bf00      	nop
 8001ea2:	370c      	adds	r7, #12
 8001ea4:	46bd      	mov	sp, r7
 8001ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eaa:	4770      	bx	lr
 8001eac:	40021000 	.word	0x40021000

08001eb0 <LL_RCC_GetSysClkSource>:
{
 8001eb0:	b480      	push	{r7}
 8001eb2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8001eb4:	4b04      	ldr	r3, [pc, #16]	@ (8001ec8 <LL_RCC_GetSysClkSource+0x18>)
 8001eb6:	689b      	ldr	r3, [r3, #8]
 8001eb8:	f003 030c 	and.w	r3, r3, #12
}
 8001ebc:	4618      	mov	r0, r3
 8001ebe:	46bd      	mov	sp, r7
 8001ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ec4:	4770      	bx	lr
 8001ec6:	bf00      	nop
 8001ec8:	40021000 	.word	0x40021000

08001ecc <LL_RCC_SetAHBPrescaler>:
{
 8001ecc:	b480      	push	{r7}
 8001ece:	b083      	sub	sp, #12
 8001ed0:	af00      	add	r7, sp, #0
 8001ed2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8001ed4:	4b06      	ldr	r3, [pc, #24]	@ (8001ef0 <LL_RCC_SetAHBPrescaler+0x24>)
 8001ed6:	689b      	ldr	r3, [r3, #8]
 8001ed8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001edc:	4904      	ldr	r1, [pc, #16]	@ (8001ef0 <LL_RCC_SetAHBPrescaler+0x24>)
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	4313      	orrs	r3, r2
 8001ee2:	608b      	str	r3, [r1, #8]
}
 8001ee4:	bf00      	nop
 8001ee6:	370c      	adds	r7, #12
 8001ee8:	46bd      	mov	sp, r7
 8001eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eee:	4770      	bx	lr
 8001ef0:	40021000 	.word	0x40021000

08001ef4 <LL_RCC_SetAPB1Prescaler>:
{
 8001ef4:	b480      	push	{r7}
 8001ef6:	b083      	sub	sp, #12
 8001ef8:	af00      	add	r7, sp, #0
 8001efa:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8001efc:	4b06      	ldr	r3, [pc, #24]	@ (8001f18 <LL_RCC_SetAPB1Prescaler+0x24>)
 8001efe:	689b      	ldr	r3, [r3, #8]
 8001f00:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001f04:	4904      	ldr	r1, [pc, #16]	@ (8001f18 <LL_RCC_SetAPB1Prescaler+0x24>)
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	4313      	orrs	r3, r2
 8001f0a:	608b      	str	r3, [r1, #8]
}
 8001f0c:	bf00      	nop
 8001f0e:	370c      	adds	r7, #12
 8001f10:	46bd      	mov	sp, r7
 8001f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f16:	4770      	bx	lr
 8001f18:	40021000 	.word	0x40021000

08001f1c <LL_RCC_SetAPB2Prescaler>:
{
 8001f1c:	b480      	push	{r7}
 8001f1e:	b083      	sub	sp, #12
 8001f20:	af00      	add	r7, sp, #0
 8001f22:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8001f24:	4b06      	ldr	r3, [pc, #24]	@ (8001f40 <LL_RCC_SetAPB2Prescaler+0x24>)
 8001f26:	689b      	ldr	r3, [r3, #8]
 8001f28:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001f2c:	4904      	ldr	r1, [pc, #16]	@ (8001f40 <LL_RCC_SetAPB2Prescaler+0x24>)
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	4313      	orrs	r3, r2
 8001f32:	608b      	str	r3, [r1, #8]
}
 8001f34:	bf00      	nop
 8001f36:	370c      	adds	r7, #12
 8001f38:	46bd      	mov	sp, r7
 8001f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f3e:	4770      	bx	lr
 8001f40:	40021000 	.word	0x40021000

08001f44 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 8001f44:	b480      	push	{r7}
 8001f46:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8001f48:	4b05      	ldr	r3, [pc, #20]	@ (8001f60 <LL_RCC_PLL_Enable+0x1c>)
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	4a04      	ldr	r2, [pc, #16]	@ (8001f60 <LL_RCC_PLL_Enable+0x1c>)
 8001f4e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001f52:	6013      	str	r3, [r2, #0]
}
 8001f54:	bf00      	nop
 8001f56:	46bd      	mov	sp, r7
 8001f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f5c:	4770      	bx	lr
 8001f5e:	bf00      	nop
 8001f60:	40021000 	.word	0x40021000

08001f64 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 8001f64:	b480      	push	{r7}
 8001f66:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == RCC_CR_PLLRDY) ? 1UL : 0UL);
 8001f68:	4b07      	ldr	r3, [pc, #28]	@ (8001f88 <LL_RCC_PLL_IsReady+0x24>)
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001f70:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8001f74:	d101      	bne.n	8001f7a <LL_RCC_PLL_IsReady+0x16>
 8001f76:	2301      	movs	r3, #1
 8001f78:	e000      	b.n	8001f7c <LL_RCC_PLL_IsReady+0x18>
 8001f7a:	2300      	movs	r3, #0
}
 8001f7c:	4618      	mov	r0, r3
 8001f7e:	46bd      	mov	sp, r7
 8001f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f84:	4770      	bx	lr
 8001f86:	bf00      	nop
 8001f88:	40021000 	.word	0x40021000

08001f8c <LL_RCC_PLL_ConfigDomain_SYS>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_8
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SYS(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLR)
{
 8001f8c:	b480      	push	{r7}
 8001f8e:	b085      	sub	sp, #20
 8001f90:	af00      	add	r7, sp, #0
 8001f92:	60f8      	str	r0, [r7, #12]
 8001f94:	60b9      	str	r1, [r7, #8]
 8001f96:	607a      	str	r2, [r7, #4]
 8001f98:	603b      	str	r3, [r7, #0]
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN | RCC_PLLCFGR_PLLR,
 8001f9a:	4b0a      	ldr	r3, [pc, #40]	@ (8001fc4 <LL_RCC_PLL_ConfigDomain_SYS+0x38>)
 8001f9c:	68da      	ldr	r2, [r3, #12]
 8001f9e:	4b0a      	ldr	r3, [pc, #40]	@ (8001fc8 <LL_RCC_PLL_ConfigDomain_SYS+0x3c>)
 8001fa0:	4013      	ands	r3, r2
 8001fa2:	68f9      	ldr	r1, [r7, #12]
 8001fa4:	68ba      	ldr	r2, [r7, #8]
 8001fa6:	4311      	orrs	r1, r2
 8001fa8:	687a      	ldr	r2, [r7, #4]
 8001faa:	0212      	lsls	r2, r2, #8
 8001fac:	4311      	orrs	r1, r2
 8001fae:	683a      	ldr	r2, [r7, #0]
 8001fb0:	430a      	orrs	r2, r1
 8001fb2:	4904      	ldr	r1, [pc, #16]	@ (8001fc4 <LL_RCC_PLL_ConfigDomain_SYS+0x38>)
 8001fb4:	4313      	orrs	r3, r2
 8001fb6:	60cb      	str	r3, [r1, #12]
             Source | PLLM | (PLLN << RCC_PLLCFGR_PLLN_Pos) | PLLR);
}
 8001fb8:	bf00      	nop
 8001fba:	3714      	adds	r7, #20
 8001fbc:	46bd      	mov	sp, r7
 8001fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc2:	4770      	bx	lr
 8001fc4:	40021000 	.word	0x40021000
 8001fc8:	f9ff808c 	.word	0xf9ff808c

08001fcc <LL_RCC_PLL_EnableDomain_SYS>:
  * @brief  Enable PLL output mapped on SYSCLK domain
  * @rmtoll PLLCFGR      PLLREN        LL_RCC_PLL_EnableDomain_SYS
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_EnableDomain_SYS(void)
{
 8001fcc:	b480      	push	{r7}
 8001fce:	af00      	add	r7, sp, #0
  SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLREN);
 8001fd0:	4b05      	ldr	r3, [pc, #20]	@ (8001fe8 <LL_RCC_PLL_EnableDomain_SYS+0x1c>)
 8001fd2:	68db      	ldr	r3, [r3, #12]
 8001fd4:	4a04      	ldr	r2, [pc, #16]	@ (8001fe8 <LL_RCC_PLL_EnableDomain_SYS+0x1c>)
 8001fd6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001fda:	60d3      	str	r3, [r2, #12]
}
 8001fdc:	bf00      	nop
 8001fde:	46bd      	mov	sp, r7
 8001fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe4:	4770      	bx	lr
 8001fe6:	bf00      	nop
 8001fe8:	40021000 	.word	0x40021000

08001fec <LL_AHB2_GRP1_EnableClock>:
{
 8001fec:	b480      	push	{r7}
 8001fee:	b085      	sub	sp, #20
 8001ff0:	af00      	add	r7, sp, #0
 8001ff2:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001ff4:	4b08      	ldr	r3, [pc, #32]	@ (8002018 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8001ff6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001ff8:	4907      	ldr	r1, [pc, #28]	@ (8002018 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	4313      	orrs	r3, r2
 8001ffe:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8002000:	4b05      	ldr	r3, [pc, #20]	@ (8002018 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8002002:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	4013      	ands	r3, r2
 8002008:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800200a:	68fb      	ldr	r3, [r7, #12]
}
 800200c:	bf00      	nop
 800200e:	3714      	adds	r7, #20
 8002010:	46bd      	mov	sp, r7
 8002012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002016:	4770      	bx	lr
 8002018:	40021000 	.word	0x40021000

0800201c <LL_APB1_GRP1_EnableClock>:
{
 800201c:	b480      	push	{r7}
 800201e:	b085      	sub	sp, #20
 8002020:	af00      	add	r7, sp, #0
 8002022:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 8002024:	4b08      	ldr	r3, [pc, #32]	@ (8002048 <LL_APB1_GRP1_EnableClock+0x2c>)
 8002026:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8002028:	4907      	ldr	r1, [pc, #28]	@ (8002048 <LL_APB1_GRP1_EnableClock+0x2c>)
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	4313      	orrs	r3, r2
 800202e:	658b      	str	r3, [r1, #88]	@ 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8002030:	4b05      	ldr	r3, [pc, #20]	@ (8002048 <LL_APB1_GRP1_EnableClock+0x2c>)
 8002032:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	4013      	ands	r3, r2
 8002038:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800203a:	68fb      	ldr	r3, [r7, #12]
}
 800203c:	bf00      	nop
 800203e:	3714      	adds	r7, #20
 8002040:	46bd      	mov	sp, r7
 8002042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002046:	4770      	bx	lr
 8002048:	40021000 	.word	0x40021000

0800204c <LL_APB2_GRP1_EnableClock>:
{
 800204c:	b480      	push	{r7}
 800204e:	b085      	sub	sp, #20
 8002050:	af00      	add	r7, sp, #0
 8002052:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 8002054:	4b08      	ldr	r3, [pc, #32]	@ (8002078 <LL_APB2_GRP1_EnableClock+0x2c>)
 8002056:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002058:	4907      	ldr	r1, [pc, #28]	@ (8002078 <LL_APB2_GRP1_EnableClock+0x2c>)
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	4313      	orrs	r3, r2
 800205e:	660b      	str	r3, [r1, #96]	@ 0x60
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8002060:	4b05      	ldr	r3, [pc, #20]	@ (8002078 <LL_APB2_GRP1_EnableClock+0x2c>)
 8002062:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	4013      	ands	r3, r2
 8002068:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800206a:	68fb      	ldr	r3, [r7, #12]
}
 800206c:	bf00      	nop
 800206e:	3714      	adds	r7, #20
 8002070:	46bd      	mov	sp, r7
 8002072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002076:	4770      	bx	lr
 8002078:	40021000 	.word	0x40021000

0800207c <LL_FLASH_SetLatency>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
 800207c:	b480      	push	{r7}
 800207e:	b083      	sub	sp, #12
 8002080:	af00      	add	r7, sp, #0
 8002082:	6078      	str	r0, [r7, #4]
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 8002084:	4b06      	ldr	r3, [pc, #24]	@ (80020a0 <LL_FLASH_SetLatency+0x24>)
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	f023 0207 	bic.w	r2, r3, #7
 800208c:	4904      	ldr	r1, [pc, #16]	@ (80020a0 <LL_FLASH_SetLatency+0x24>)
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	4313      	orrs	r3, r2
 8002092:	600b      	str	r3, [r1, #0]
}
 8002094:	bf00      	nop
 8002096:	370c      	adds	r7, #12
 8002098:	46bd      	mov	sp, r7
 800209a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800209e:	4770      	bx	lr
 80020a0:	40022000 	.word	0x40022000

080020a4 <LL_FLASH_GetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_15 (*)
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
{
 80020a4:	b480      	push	{r7}
 80020a6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 80020a8:	4b04      	ldr	r3, [pc, #16]	@ (80020bc <LL_FLASH_GetLatency+0x18>)
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	f003 0307 	and.w	r3, r3, #7
}
 80020b0:	4618      	mov	r0, r3
 80020b2:	46bd      	mov	sp, r7
 80020b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b8:	4770      	bx	lr
 80020ba:	bf00      	nop
 80020bc:	40022000 	.word	0x40022000

080020c0 <LL_PWR_SetRegulVoltageScaling>:
  *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE1
  *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE2
  * @retval None
  */
__STATIC_INLINE void LL_PWR_SetRegulVoltageScaling(uint32_t VoltageScaling)
{
 80020c0:	b480      	push	{r7}
 80020c2:	b083      	sub	sp, #12
 80020c4:	af00      	add	r7, sp, #0
 80020c6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 80020c8:	4b06      	ldr	r3, [pc, #24]	@ (80020e4 <LL_PWR_SetRegulVoltageScaling+0x24>)
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	f423 62c0 	bic.w	r2, r3, #1536	@ 0x600
 80020d0:	4904      	ldr	r1, [pc, #16]	@ (80020e4 <LL_PWR_SetRegulVoltageScaling+0x24>)
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	4313      	orrs	r3, r2
 80020d6:	600b      	str	r3, [r1, #0]
}
 80020d8:	bf00      	nop
 80020da:	370c      	adds	r7, #12
 80020dc:	46bd      	mov	sp, r7
 80020de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e2:	4770      	bx	lr
 80020e4:	40007000 	.word	0x40007000

080020e8 <LL_PWR_IsActiveFlag_VOS>:
  * @brief  Indicate whether the regulator is ready in the selected voltage range or if its output voltage is still changing to the required voltage level
  * @rmtoll SR2          VOSF          LL_PWR_IsActiveFlag_VOS
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_VOS(void)
{
 80020e8:	b480      	push	{r7}
 80020ea:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->SR2, PWR_SR2_VOSF) == (PWR_SR2_VOSF)) ? 1UL : 0UL);
 80020ec:	4b07      	ldr	r3, [pc, #28]	@ (800210c <LL_PWR_IsActiveFlag_VOS+0x24>)
 80020ee:	695b      	ldr	r3, [r3, #20]
 80020f0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80020f4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80020f8:	d101      	bne.n	80020fe <LL_PWR_IsActiveFlag_VOS+0x16>
 80020fa:	2301      	movs	r3, #1
 80020fc:	e000      	b.n	8002100 <LL_PWR_IsActiveFlag_VOS+0x18>
 80020fe:	2300      	movs	r3, #0
}
 8002100:	4618      	mov	r0, r3
 8002102:	46bd      	mov	sp, r7
 8002104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002108:	4770      	bx	lr
 800210a:	bf00      	nop
 800210c:	40007000 	.word	0x40007000

08002110 <LL_TIM_DisableARRPreload>:
{
 8002110:	b480      	push	{r7}
 8002112:	b083      	sub	sp, #12
 8002114:	af00      	add	r7, sp, #0
 8002116:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->CR1, TIM_CR1_ARPE);
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	601a      	str	r2, [r3, #0]
}
 8002124:	bf00      	nop
 8002126:	370c      	adds	r7, #12
 8002128:	46bd      	mov	sp, r7
 800212a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800212e:	4770      	bx	lr

08002130 <LL_TIM_OC_DisableFast>:
{
 8002130:	b480      	push	{r7}
 8002132:	b085      	sub	sp, #20
 8002134:	af00      	add	r7, sp, #0
 8002136:	6078      	str	r0, [r7, #4]
 8002138:	6039      	str	r1, [r7, #0]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 800213a:	683b      	ldr	r3, [r7, #0]
 800213c:	2b01      	cmp	r3, #1
 800213e:	d028      	beq.n	8002192 <LL_TIM_OC_DisableFast+0x62>
 8002140:	683b      	ldr	r3, [r7, #0]
 8002142:	2b04      	cmp	r3, #4
 8002144:	d023      	beq.n	800218e <LL_TIM_OC_DisableFast+0x5e>
 8002146:	683b      	ldr	r3, [r7, #0]
 8002148:	2b10      	cmp	r3, #16
 800214a:	d01e      	beq.n	800218a <LL_TIM_OC_DisableFast+0x5a>
 800214c:	683b      	ldr	r3, [r7, #0]
 800214e:	2b40      	cmp	r3, #64	@ 0x40
 8002150:	d019      	beq.n	8002186 <LL_TIM_OC_DisableFast+0x56>
 8002152:	683b      	ldr	r3, [r7, #0]
 8002154:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002158:	d013      	beq.n	8002182 <LL_TIM_OC_DisableFast+0x52>
 800215a:	683b      	ldr	r3, [r7, #0]
 800215c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002160:	d00d      	beq.n	800217e <LL_TIM_OC_DisableFast+0x4e>
 8002162:	683b      	ldr	r3, [r7, #0]
 8002164:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002168:	d007      	beq.n	800217a <LL_TIM_OC_DisableFast+0x4a>
 800216a:	683b      	ldr	r3, [r7, #0]
 800216c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002170:	d101      	bne.n	8002176 <LL_TIM_OC_DisableFast+0x46>
 8002172:	2307      	movs	r3, #7
 8002174:	e00e      	b.n	8002194 <LL_TIM_OC_DisableFast+0x64>
 8002176:	2308      	movs	r3, #8
 8002178:	e00c      	b.n	8002194 <LL_TIM_OC_DisableFast+0x64>
 800217a:	2306      	movs	r3, #6
 800217c:	e00a      	b.n	8002194 <LL_TIM_OC_DisableFast+0x64>
 800217e:	2305      	movs	r3, #5
 8002180:	e008      	b.n	8002194 <LL_TIM_OC_DisableFast+0x64>
 8002182:	2304      	movs	r3, #4
 8002184:	e006      	b.n	8002194 <LL_TIM_OC_DisableFast+0x64>
 8002186:	2303      	movs	r3, #3
 8002188:	e004      	b.n	8002194 <LL_TIM_OC_DisableFast+0x64>
 800218a:	2302      	movs	r3, #2
 800218c:	e002      	b.n	8002194 <LL_TIM_OC_DisableFast+0x64>
 800218e:	2301      	movs	r3, #1
 8002190:	e000      	b.n	8002194 <LL_TIM_OC_DisableFast+0x64>
 8002192:	2300      	movs	r3, #0
 8002194:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	3318      	adds	r3, #24
 800219a:	4619      	mov	r1, r3
 800219c:	7bfb      	ldrb	r3, [r7, #15]
 800219e:	4a0b      	ldr	r2, [pc, #44]	@ (80021cc <LL_TIM_OC_DisableFast+0x9c>)
 80021a0:	5cd3      	ldrb	r3, [r2, r3]
 80021a2:	440b      	add	r3, r1
 80021a4:	60bb      	str	r3, [r7, #8]
  CLEAR_BIT(*pReg, (TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel]));
 80021a6:	68bb      	ldr	r3, [r7, #8]
 80021a8:	681a      	ldr	r2, [r3, #0]
 80021aa:	7bfb      	ldrb	r3, [r7, #15]
 80021ac:	4908      	ldr	r1, [pc, #32]	@ (80021d0 <LL_TIM_OC_DisableFast+0xa0>)
 80021ae:	5ccb      	ldrb	r3, [r1, r3]
 80021b0:	4619      	mov	r1, r3
 80021b2:	2304      	movs	r3, #4
 80021b4:	408b      	lsls	r3, r1
 80021b6:	43db      	mvns	r3, r3
 80021b8:	401a      	ands	r2, r3
 80021ba:	68bb      	ldr	r3, [r7, #8]
 80021bc:	601a      	str	r2, [r3, #0]
}
 80021be:	bf00      	nop
 80021c0:	3714      	adds	r7, #20
 80021c2:	46bd      	mov	sp, r7
 80021c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c8:	4770      	bx	lr
 80021ca:	bf00      	nop
 80021cc:	08006040 	.word	0x08006040
 80021d0:	0800604c 	.word	0x0800604c

080021d4 <LL_TIM_OC_EnablePreload>:
{
 80021d4:	b480      	push	{r7}
 80021d6:	b085      	sub	sp, #20
 80021d8:	af00      	add	r7, sp, #0
 80021da:	6078      	str	r0, [r7, #4]
 80021dc:	6039      	str	r1, [r7, #0]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 80021de:	683b      	ldr	r3, [r7, #0]
 80021e0:	2b01      	cmp	r3, #1
 80021e2:	d028      	beq.n	8002236 <LL_TIM_OC_EnablePreload+0x62>
 80021e4:	683b      	ldr	r3, [r7, #0]
 80021e6:	2b04      	cmp	r3, #4
 80021e8:	d023      	beq.n	8002232 <LL_TIM_OC_EnablePreload+0x5e>
 80021ea:	683b      	ldr	r3, [r7, #0]
 80021ec:	2b10      	cmp	r3, #16
 80021ee:	d01e      	beq.n	800222e <LL_TIM_OC_EnablePreload+0x5a>
 80021f0:	683b      	ldr	r3, [r7, #0]
 80021f2:	2b40      	cmp	r3, #64	@ 0x40
 80021f4:	d019      	beq.n	800222a <LL_TIM_OC_EnablePreload+0x56>
 80021f6:	683b      	ldr	r3, [r7, #0]
 80021f8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80021fc:	d013      	beq.n	8002226 <LL_TIM_OC_EnablePreload+0x52>
 80021fe:	683b      	ldr	r3, [r7, #0]
 8002200:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002204:	d00d      	beq.n	8002222 <LL_TIM_OC_EnablePreload+0x4e>
 8002206:	683b      	ldr	r3, [r7, #0]
 8002208:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800220c:	d007      	beq.n	800221e <LL_TIM_OC_EnablePreload+0x4a>
 800220e:	683b      	ldr	r3, [r7, #0]
 8002210:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002214:	d101      	bne.n	800221a <LL_TIM_OC_EnablePreload+0x46>
 8002216:	2307      	movs	r3, #7
 8002218:	e00e      	b.n	8002238 <LL_TIM_OC_EnablePreload+0x64>
 800221a:	2308      	movs	r3, #8
 800221c:	e00c      	b.n	8002238 <LL_TIM_OC_EnablePreload+0x64>
 800221e:	2306      	movs	r3, #6
 8002220:	e00a      	b.n	8002238 <LL_TIM_OC_EnablePreload+0x64>
 8002222:	2305      	movs	r3, #5
 8002224:	e008      	b.n	8002238 <LL_TIM_OC_EnablePreload+0x64>
 8002226:	2304      	movs	r3, #4
 8002228:	e006      	b.n	8002238 <LL_TIM_OC_EnablePreload+0x64>
 800222a:	2303      	movs	r3, #3
 800222c:	e004      	b.n	8002238 <LL_TIM_OC_EnablePreload+0x64>
 800222e:	2302      	movs	r3, #2
 8002230:	e002      	b.n	8002238 <LL_TIM_OC_EnablePreload+0x64>
 8002232:	2301      	movs	r3, #1
 8002234:	e000      	b.n	8002238 <LL_TIM_OC_EnablePreload+0x64>
 8002236:	2300      	movs	r3, #0
 8002238:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	3318      	adds	r3, #24
 800223e:	4619      	mov	r1, r3
 8002240:	7bfb      	ldrb	r3, [r7, #15]
 8002242:	4a0a      	ldr	r2, [pc, #40]	@ (800226c <LL_TIM_OC_EnablePreload+0x98>)
 8002244:	5cd3      	ldrb	r3, [r2, r3]
 8002246:	440b      	add	r3, r1
 8002248:	60bb      	str	r3, [r7, #8]
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 800224a:	68bb      	ldr	r3, [r7, #8]
 800224c:	681a      	ldr	r2, [r3, #0]
 800224e:	7bfb      	ldrb	r3, [r7, #15]
 8002250:	4907      	ldr	r1, [pc, #28]	@ (8002270 <LL_TIM_OC_EnablePreload+0x9c>)
 8002252:	5ccb      	ldrb	r3, [r1, r3]
 8002254:	4619      	mov	r1, r3
 8002256:	2308      	movs	r3, #8
 8002258:	408b      	lsls	r3, r1
 800225a:	431a      	orrs	r2, r3
 800225c:	68bb      	ldr	r3, [r7, #8]
 800225e:	601a      	str	r2, [r3, #0]
}
 8002260:	bf00      	nop
 8002262:	3714      	adds	r7, #20
 8002264:	46bd      	mov	sp, r7
 8002266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800226a:	4770      	bx	lr
 800226c:	08006040 	.word	0x08006040
 8002270:	0800604c 	.word	0x0800604c

08002274 <LL_TIM_DisableExternalClock>:
{
 8002274:	b480      	push	{r7}
 8002276:	b083      	sub	sp, #12
 8002278:	af00      	add	r7, sp, #0
 800227a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_ECE);
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	689b      	ldr	r3, [r3, #8]
 8002280:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	609a      	str	r2, [r3, #8]
}
 8002288:	bf00      	nop
 800228a:	370c      	adds	r7, #12
 800228c:	46bd      	mov	sp, r7
 800228e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002292:	4770      	bx	lr

08002294 <LL_TIM_SetClockSource>:
{
 8002294:	b480      	push	{r7}
 8002296:	b083      	sub	sp, #12
 8002298:	af00      	add	r7, sp, #0
 800229a:	6078      	str	r0, [r7, #4]
 800229c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	689b      	ldr	r3, [r3, #8]
 80022a2:	f423 33a0 	bic.w	r3, r3, #81920	@ 0x14000
 80022a6:	f023 0307 	bic.w	r3, r3, #7
 80022aa:	683a      	ldr	r2, [r7, #0]
 80022ac:	431a      	orrs	r2, r3
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	609a      	str	r2, [r3, #8]
}
 80022b2:	bf00      	nop
 80022b4:	370c      	adds	r7, #12
 80022b6:	46bd      	mov	sp, r7
 80022b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022bc:	4770      	bx	lr

080022be <LL_TIM_SetTriggerOutput>:
{
 80022be:	b480      	push	{r7}
 80022c0:	b083      	sub	sp, #12
 80022c2:	af00      	add	r7, sp, #0
 80022c4:	6078      	str	r0, [r7, #4]
 80022c6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	685b      	ldr	r3, [r3, #4]
 80022cc:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80022d0:	683b      	ldr	r3, [r7, #0]
 80022d2:	431a      	orrs	r2, r3
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	605a      	str	r2, [r3, #4]
}
 80022d8:	bf00      	nop
 80022da:	370c      	adds	r7, #12
 80022dc:	46bd      	mov	sp, r7
 80022de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e2:	4770      	bx	lr

080022e4 <LL_TIM_DisableMasterSlaveMode>:
{
 80022e4:	b480      	push	{r7}
 80022e6:	b083      	sub	sp, #12
 80022e8:	af00      	add	r7, sp, #0
 80022ea:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	689b      	ldr	r3, [r3, #8]
 80022f0:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	609a      	str	r2, [r3, #8]
}
 80022f8:	bf00      	nop
 80022fa:	370c      	adds	r7, #12
 80022fc:	46bd      	mov	sp, r7
 80022fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002302:	4770      	bx	lr

08002304 <LL_TIM_ConfigETR>:
{
 8002304:	b480      	push	{r7}
 8002306:	b085      	sub	sp, #20
 8002308:	af00      	add	r7, sp, #0
 800230a:	60f8      	str	r0, [r7, #12]
 800230c:	60b9      	str	r1, [r7, #8]
 800230e:	607a      	str	r2, [r7, #4]
 8002310:	603b      	str	r3, [r7, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_ETP | TIM_SMCR_ETPS | TIM_SMCR_ETF, ETRPolarity | ETRPrescaler | ETRFilter);
 8002312:	68fb      	ldr	r3, [r7, #12]
 8002314:	689b      	ldr	r3, [r3, #8]
 8002316:	f423 423f 	bic.w	r2, r3, #48896	@ 0xbf00
 800231a:	68b9      	ldr	r1, [r7, #8]
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	4319      	orrs	r1, r3
 8002320:	683b      	ldr	r3, [r7, #0]
 8002322:	430b      	orrs	r3, r1
 8002324:	431a      	orrs	r2, r3
 8002326:	68fb      	ldr	r3, [r7, #12]
 8002328:	609a      	str	r2, [r3, #8]
}
 800232a:	bf00      	nop
 800232c:	3714      	adds	r7, #20
 800232e:	46bd      	mov	sp, r7
 8002330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002334:	4770      	bx	lr

08002336 <LL_TIM_SetOCRefClearInputSource>:
{
 8002336:	b480      	push	{r7}
 8002338:	b083      	sub	sp, #12
 800233a:	af00      	add	r7, sp, #0
 800233c:	6078      	str	r0, [r7, #4]
 800233e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_OCCS, OCRefClearInputSource);
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	689b      	ldr	r3, [r3, #8]
 8002344:	f023 0208 	bic.w	r2, r3, #8
 8002348:	683b      	ldr	r3, [r7, #0]
 800234a:	431a      	orrs	r2, r3
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	609a      	str	r2, [r3, #8]
}
 8002350:	bf00      	nop
 8002352:	370c      	adds	r7, #12
 8002354:	46bd      	mov	sp, r7
 8002356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800235a:	4770      	bx	lr

0800235c <LL_TIM_ClearFlag_UPDATE>:
{
 800235c:	b480      	push	{r7}
 800235e:	b083      	sub	sp, #12
 8002360:	af00      	add	r7, sp, #0
 8002362:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	f06f 0201 	mvn.w	r2, #1
 800236a:	611a      	str	r2, [r3, #16]
}
 800236c:	bf00      	nop
 800236e:	370c      	adds	r7, #12
 8002370:	46bd      	mov	sp, r7
 8002372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002376:	4770      	bx	lr

08002378 <LL_TIM_IsActiveFlag_UPDATE>:
{
 8002378:	b480      	push	{r7}
 800237a:	b083      	sub	sp, #12
 800237c:	af00      	add	r7, sp, #0
 800237e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	691b      	ldr	r3, [r3, #16]
 8002384:	f003 0301 	and.w	r3, r3, #1
 8002388:	2b01      	cmp	r3, #1
 800238a:	d101      	bne.n	8002390 <LL_TIM_IsActiveFlag_UPDATE+0x18>
 800238c:	2301      	movs	r3, #1
 800238e:	e000      	b.n	8002392 <LL_TIM_IsActiveFlag_UPDATE+0x1a>
 8002390:	2300      	movs	r3, #0
}
 8002392:	4618      	mov	r0, r3
 8002394:	370c      	adds	r7, #12
 8002396:	46bd      	mov	sp, r7
 8002398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800239c:	4770      	bx	lr

0800239e <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 800239e:	b480      	push	{r7}
 80023a0:	b083      	sub	sp, #12
 80023a2:	af00      	add	r7, sp, #0
 80023a4:	6078      	str	r0, [r7, #4]
 80023a6:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	683a      	ldr	r2, [r7, #0]
 80023ac:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80023ae:	bf00      	nop
 80023b0:	370c      	adds	r7, #12
 80023b2:	46bd      	mov	sp, r7
 80023b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023b8:	4770      	bx	lr

080023ba <LL_GPIO_TogglePin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 80023ba:	b480      	push	{r7}
 80023bc:	b085      	sub	sp, #20
 80023be:	af00      	add	r7, sp, #0
 80023c0:	6078      	str	r0, [r7, #4]
 80023c2:	6039      	str	r1, [r7, #0]
  uint32_t odr = READ_REG(GPIOx->ODR);
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	695b      	ldr	r3, [r3, #20]
 80023c8:	60fb      	str	r3, [r7, #12]
  WRITE_REG(GPIOx->BSRR, ((odr & PinMask) << 16u) | (~odr & PinMask));
 80023ca:	68fa      	ldr	r2, [r7, #12]
 80023cc:	683b      	ldr	r3, [r7, #0]
 80023ce:	4013      	ands	r3, r2
 80023d0:	041a      	lsls	r2, r3, #16
 80023d2:	68fb      	ldr	r3, [r7, #12]
 80023d4:	43d9      	mvns	r1, r3
 80023d6:	683b      	ldr	r3, [r7, #0]
 80023d8:	400b      	ands	r3, r1
 80023da:	431a      	orrs	r2, r3
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	619a      	str	r2, [r3, #24]
}
 80023e0:	bf00      	nop
 80023e2:	3714      	adds	r7, #20
 80023e4:	46bd      	mov	sp, r7
 80023e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ea:	4770      	bx	lr

080023ec <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80023ec:	b580      	push	{r7, lr}
 80023ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
  //int* Buzz_Check = 0, Buzz = 0;
  time = START_TIME;
 80023f0:	4b19      	ldr	r3, [pc, #100]	@ (8002458 <main+0x6c>)
 80023f2:	f06f 0209 	mvn.w	r2, #9
 80023f6:	601a      	str	r2, [r3, #0]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SYSCFG);
 80023f8:	2001      	movs	r0, #1
 80023fa:	f7ff fe27 	bl	800204c <LL_APB2_GRP1_EnableClock>
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR);
 80023fe:	f04f 5080 	mov.w	r0, #268435456	@ 0x10000000
 8002402:	f7ff fe0b 	bl	800201c <LL_APB1_GRP1_EnableClock>

  /* System interrupt init*/
  NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002406:	2003      	movs	r0, #3
 8002408:	f7ff fc52 	bl	8001cb0 <__NVIC_SetPriorityGrouping>

  /* SysTick_IRQn interrupt configuration */
  NVIC_SetPriority(SysTick_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),15, 0));
 800240c:	f7ff fc74 	bl	8001cf8 <__NVIC_GetPriorityGrouping>
 8002410:	4603      	mov	r3, r0
 8002412:	2200      	movs	r2, #0
 8002414:	210f      	movs	r1, #15
 8002416:	4618      	mov	r0, r3
 8002418:	f7ff fca6 	bl	8001d68 <NVIC_EncodePriority>
 800241c:	4603      	mov	r3, r0
 800241e:	4619      	mov	r1, r3
 8002420:	f04f 30ff 	mov.w	r0, #4294967295
 8002424:	f7ff fc76 	bl	8001d14 <__NVIC_SetPriority>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002428:	f000 f81a 	bl	8002460 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800242c:	f000 f8e6 	bl	80025fc <MX_GPIO_Init>
  MX_TIM3_Init();
 8002430:	f000 f868 	bl	8002504 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  	  dma_init();
 8002434:	f7ff faa6 	bl	8001984 <dma_init>
  	  enable_timer3();
 8002438:	f7ff fa72 	bl	8001920 <enable_timer3>
  	  TM1637_gpio_init();
 800243c:	f000 faee 	bl	8002a1c <TM1637_gpio_init>
  	  TM1637_Init();
 8002440:	f000 fa56 	bl	80028f0 <TM1637_Init>
  	  TM1637_SetBrightness(8);
 8002444:	2008      	movs	r0, #8
 8002446:	f000 fa5a 	bl	80028fe <TM1637_SetBrightness>
  	  usart1_init();
 800244a:	f7fe fe95 	bl	8001178 <usart1_init>
  	  Reset_LED(&ledData);
 800244e:	4803      	ldr	r0, [pc, #12]	@ (800245c <main+0x70>)
 8002450:	f7ff fc00 	bl	8001c54 <Reset_LED>
  	  //LedTest(1, &ledData);
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8002454:	bf00      	nop
 8002456:	e7fd      	b.n	8002454 <main+0x68>
 8002458:	20000348 	.word	0x20000348
 800245c:	200000bc 	.word	0x200000bc

08002460 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002460:	b580      	push	{r7, lr}
 8002462:	af00      	add	r7, sp, #0
  LL_FLASH_SetLatency(LL_FLASH_LATENCY_1);
 8002464:	2001      	movs	r0, #1
 8002466:	f7ff fe09 	bl	800207c <LL_FLASH_SetLatency>
  while(LL_FLASH_GetLatency()!= LL_FLASH_LATENCY_1)
 800246a:	bf00      	nop
 800246c:	f7ff fe1a 	bl	80020a4 <LL_FLASH_GetLatency>
 8002470:	4603      	mov	r3, r0
 8002472:	2b01      	cmp	r3, #1
 8002474:	d1fa      	bne.n	800246c <SystemClock_Config+0xc>
  {
  }
  LL_PWR_SetRegulVoltageScaling(LL_PWR_REGU_VOLTAGE_SCALE1);
 8002476:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800247a:	f7ff fe21 	bl	80020c0 <LL_PWR_SetRegulVoltageScaling>
  while (LL_PWR_IsActiveFlag_VOS() != 0)
 800247e:	bf00      	nop
 8002480:	f7ff fe32 	bl	80020e8 <LL_PWR_IsActiveFlag_VOS>
 8002484:	4603      	mov	r3, r0
 8002486:	2b00      	cmp	r3, #0
 8002488:	d1fa      	bne.n	8002480 <SystemClock_Config+0x20>
  {
  }
  LL_RCC_MSI_Enable();
 800248a:	f7ff fca1 	bl	8001dd0 <LL_RCC_MSI_Enable>

   /* Wait till MSI is ready */
  while(LL_RCC_MSI_IsReady() != 1)
 800248e:	bf00      	nop
 8002490:	f7ff fcae 	bl	8001df0 <LL_RCC_MSI_IsReady>
 8002494:	4603      	mov	r3, r0
 8002496:	2b01      	cmp	r3, #1
 8002498:	d1fa      	bne.n	8002490 <SystemClock_Config+0x30>
  {

  }
  LL_RCC_MSI_EnableRangeSelection();
 800249a:	f7ff fcbb 	bl	8001e14 <LL_RCC_MSI_EnableRangeSelection>
  LL_RCC_MSI_SetRange(LL_RCC_MSIRANGE_6);
 800249e:	2060      	movs	r0, #96	@ 0x60
 80024a0:	f7ff fcc8 	bl	8001e34 <LL_RCC_MSI_SetRange>
  LL_RCC_MSI_SetCalibTrimming(0);
 80024a4:	2000      	movs	r0, #0
 80024a6:	f7ff fcd9 	bl	8001e5c <LL_RCC_MSI_SetCalibTrimming>
  LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_MSI, LL_RCC_PLLM_DIV_1, 16, LL_RCC_PLLR_DIV_2);
 80024aa:	2300      	movs	r3, #0
 80024ac:	2210      	movs	r2, #16
 80024ae:	2100      	movs	r1, #0
 80024b0:	2001      	movs	r0, #1
 80024b2:	f7ff fd6b 	bl	8001f8c <LL_RCC_PLL_ConfigDomain_SYS>
  LL_RCC_PLL_EnableDomain_SYS();
 80024b6:	f7ff fd89 	bl	8001fcc <LL_RCC_PLL_EnableDomain_SYS>
  LL_RCC_PLL_Enable();
 80024ba:	f7ff fd43 	bl	8001f44 <LL_RCC_PLL_Enable>

   /* Wait till PLL is ready */
  while(LL_RCC_PLL_IsReady() != 1)
 80024be:	bf00      	nop
 80024c0:	f7ff fd50 	bl	8001f64 <LL_RCC_PLL_IsReady>
 80024c4:	4603      	mov	r3, r0
 80024c6:	2b01      	cmp	r3, #1
 80024c8:	d1fa      	bne.n	80024c0 <SystemClock_Config+0x60>
  {

  }
  LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL);
 80024ca:	2003      	movs	r0, #3
 80024cc:	f7ff fcdc 	bl	8001e88 <LL_RCC_SetSysClkSource>

   /* Wait till System clock is ready */
  while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 80024d0:	bf00      	nop
 80024d2:	f7ff fced 	bl	8001eb0 <LL_RCC_GetSysClkSource>
 80024d6:	4603      	mov	r3, r0
 80024d8:	2b0c      	cmp	r3, #12
 80024da:	d1fa      	bne.n	80024d2 <SystemClock_Config+0x72>
  {

  }
  LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 80024dc:	2000      	movs	r0, #0
 80024de:	f7ff fcf5 	bl	8001ecc <LL_RCC_SetAHBPrescaler>
  LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1);
 80024e2:	2000      	movs	r0, #0
 80024e4:	f7ff fd06 	bl	8001ef4 <LL_RCC_SetAPB1Prescaler>
  LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_2);
 80024e8:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 80024ec:	f7ff fd16 	bl	8001f1c <LL_RCC_SetAPB2Prescaler>

  LL_Init1msTick(32000000);
 80024f0:	4803      	ldr	r0, [pc, #12]	@ (8002500 <SystemClock_Config+0xa0>)
 80024f2:	f001 fdaf 	bl	8004054 <LL_Init1msTick>

  LL_SetSystemCoreClock(32000000);
 80024f6:	4802      	ldr	r0, [pc, #8]	@ (8002500 <SystemClock_Config+0xa0>)
 80024f8:	f001 fdba 	bl	8004070 <LL_SetSystemCoreClock>
}
 80024fc:	bf00      	nop
 80024fe:	bd80      	pop	{r7, pc}
 8002500:	01e84800 	.word	0x01e84800

08002504 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8002504:	b580      	push	{r7, lr}
 8002506:	b094      	sub	sp, #80	@ 0x50
 8002508:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 800250a:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 800250e:	2200      	movs	r2, #0
 8002510:	601a      	str	r2, [r3, #0]
 8002512:	605a      	str	r2, [r3, #4]
 8002514:	609a      	str	r2, [r3, #8]
 8002516:	60da      	str	r2, [r3, #12]
 8002518:	611a      	str	r2, [r3, #16]
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 800251a:	f107 031c 	add.w	r3, r7, #28
 800251e:	2220      	movs	r2, #32
 8002520:	2100      	movs	r1, #0
 8002522:	4618      	mov	r0, r3
 8002524:	f001 fecb 	bl	80042be <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002528:	1d3b      	adds	r3, r7, #4
 800252a:	2200      	movs	r2, #0
 800252c:	601a      	str	r2, [r3, #0]
 800252e:	605a      	str	r2, [r3, #4]
 8002530:	609a      	str	r2, [r3, #8]
 8002532:	60da      	str	r2, [r3, #12]
 8002534:	611a      	str	r2, [r3, #16]
 8002536:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM3);
 8002538:	2002      	movs	r0, #2
 800253a:	f7ff fd6f 	bl	800201c <LL_APB1_GRP1_EnableClock>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  TIM_InitStruct.Prescaler = 0;
 800253e:	2300      	movs	r3, #0
 8002540:	87bb      	strh	r3, [r7, #60]	@ 0x3c
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8002542:	2300      	movs	r3, #0
 8002544:	643b      	str	r3, [r7, #64]	@ 0x40
  TIM_InitStruct.Autoreload = 32-LL_TIM_IC_FILTER_FDIV1_N2;
 8002546:	4b2b      	ldr	r3, [pc, #172]	@ (80025f4 <MX_TIM3_Init+0xf0>)
 8002548:	647b      	str	r3, [r7, #68]	@ 0x44
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 800254a:	2300      	movs	r3, #0
 800254c:	64bb      	str	r3, [r7, #72]	@ 0x48
  LL_TIM_Init(TIM3, &TIM_InitStruct);
 800254e:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8002552:	4619      	mov	r1, r3
 8002554:	4828      	ldr	r0, [pc, #160]	@ (80025f8 <MX_TIM3_Init+0xf4>)
 8002556:	f001 f8c7 	bl	80036e8 <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM3);
 800255a:	4827      	ldr	r0, [pc, #156]	@ (80025f8 <MX_TIM3_Init+0xf4>)
 800255c:	f7ff fdd8 	bl	8002110 <LL_TIM_DisableARRPreload>
  LL_TIM_SetClockSource(TIM3, LL_TIM_CLOCKSOURCE_INTERNAL);
 8002560:	2100      	movs	r1, #0
 8002562:	4825      	ldr	r0, [pc, #148]	@ (80025f8 <MX_TIM3_Init+0xf4>)
 8002564:	f7ff fe96 	bl	8002294 <LL_TIM_SetClockSource>
  LL_TIM_OC_EnablePreload(TIM3, LL_TIM_CHANNEL_CH1);
 8002568:	2101      	movs	r1, #1
 800256a:	4823      	ldr	r0, [pc, #140]	@ (80025f8 <MX_TIM3_Init+0xf4>)
 800256c:	f7ff fe32 	bl	80021d4 <LL_TIM_OC_EnablePreload>
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM1;
 8002570:	2360      	movs	r3, #96	@ 0x60
 8002572:	61fb      	str	r3, [r7, #28]
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 8002574:	2300      	movs	r3, #0
 8002576:	623b      	str	r3, [r7, #32]
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 8002578:	2300      	movs	r3, #0
 800257a:	627b      	str	r3, [r7, #36]	@ 0x24
  TIM_OC_InitStruct.CompareValue = 0;
 800257c:	2300      	movs	r3, #0
 800257e:	62bb      	str	r3, [r7, #40]	@ 0x28
  TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 8002580:	2300      	movs	r3, #0
 8002582:	62fb      	str	r3, [r7, #44]	@ 0x2c
  LL_TIM_OC_Init(TIM3, LL_TIM_CHANNEL_CH1, &TIM_OC_InitStruct);
 8002584:	f107 031c 	add.w	r3, r7, #28
 8002588:	461a      	mov	r2, r3
 800258a:	2101      	movs	r1, #1
 800258c:	481a      	ldr	r0, [pc, #104]	@ (80025f8 <MX_TIM3_Init+0xf4>)
 800258e:	f001 f93f 	bl	8003810 <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM3, LL_TIM_CHANNEL_CH1);
 8002592:	2101      	movs	r1, #1
 8002594:	4818      	ldr	r0, [pc, #96]	@ (80025f8 <MX_TIM3_Init+0xf4>)
 8002596:	f7ff fdcb 	bl	8002130 <LL_TIM_OC_DisableFast>
  LL_TIM_SetOCRefClearInputSource(TIM3, LL_TIM_OCREF_CLR_INT_NC);
 800259a:	2100      	movs	r1, #0
 800259c:	4816      	ldr	r0, [pc, #88]	@ (80025f8 <MX_TIM3_Init+0xf4>)
 800259e:	f7ff feca 	bl	8002336 <LL_TIM_SetOCRefClearInputSource>
  LL_TIM_DisableExternalClock(TIM3);
 80025a2:	4815      	ldr	r0, [pc, #84]	@ (80025f8 <MX_TIM3_Init+0xf4>)
 80025a4:	f7ff fe66 	bl	8002274 <LL_TIM_DisableExternalClock>
  LL_TIM_ConfigETR(TIM3, LL_TIM_ETR_POLARITY_NONINVERTED, LL_TIM_ETR_PRESCALER_DIV1, LL_TIM_ETR_FILTER_FDIV1);
 80025a8:	2300      	movs	r3, #0
 80025aa:	2200      	movs	r2, #0
 80025ac:	2100      	movs	r1, #0
 80025ae:	4812      	ldr	r0, [pc, #72]	@ (80025f8 <MX_TIM3_Init+0xf4>)
 80025b0:	f7ff fea8 	bl	8002304 <LL_TIM_ConfigETR>
  LL_TIM_SetTriggerOutput(TIM3, LL_TIM_TRGO_RESET);
 80025b4:	2100      	movs	r1, #0
 80025b6:	4810      	ldr	r0, [pc, #64]	@ (80025f8 <MX_TIM3_Init+0xf4>)
 80025b8:	f7ff fe81 	bl	80022be <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM3);
 80025bc:	480e      	ldr	r0, [pc, #56]	@ (80025f8 <MX_TIM3_Init+0xf4>)
 80025be:	f7ff fe91 	bl	80022e4 <LL_TIM_DisableMasterSlaveMode>
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 80025c2:	2001      	movs	r0, #1
 80025c4:	f7ff fd12 	bl	8001fec <LL_AHB2_GRP1_EnableClock>
  /**TIM3 GPIO Configuration
  PA6   ------> TIM3_CH1
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_6;
 80025c8:	2340      	movs	r3, #64	@ 0x40
 80025ca:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80025cc:	2302      	movs	r3, #2
 80025ce:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80025d0:	2300      	movs	r3, #0
 80025d2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80025d4:	2300      	movs	r3, #0
 80025d6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80025d8:	2300      	movs	r3, #0
 80025da:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_2;
 80025dc:	2302      	movs	r3, #2
 80025de:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80025e0:	1d3b      	adds	r3, r7, #4
 80025e2:	4619      	mov	r1, r3
 80025e4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80025e8:	f000 fbc2 	bl	8002d70 <LL_GPIO_Init>

}
 80025ec:	bf00      	nop
 80025ee:	3750      	adds	r7, #80	@ 0x50
 80025f0:	46bd      	mov	sp, r7
 80025f2:	bd80      	pop	{r7, pc}
 80025f4:	fff00020 	.word	0xfff00020
 80025f8:	40000400 	.word	0x40000400

080025fc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80025fc:	b580      	push	{r7, lr}
 80025fe:	b086      	sub	sp, #24
 8002600:	af00      	add	r7, sp, #0
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002602:	463b      	mov	r3, r7
 8002604:	2200      	movs	r2, #0
 8002606:	601a      	str	r2, [r3, #0]
 8002608:	605a      	str	r2, [r3, #4]
 800260a:	609a      	str	r2, [r3, #8]
 800260c:	60da      	str	r2, [r3, #12]
 800260e:	611a      	str	r2, [r3, #16]
 8002610:	615a      	str	r2, [r3, #20]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOH);
 8002612:	2080      	movs	r0, #128	@ 0x80
 8002614:	f7ff fcea 	bl	8001fec <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 8002618:	2001      	movs	r0, #1
 800261a:	f7ff fce7 	bl	8001fec <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 800261e:	2002      	movs	r0, #2
 8002620:	f7ff fce4 	bl	8001fec <LL_AHB2_GRP1_EnableClock>

  /**/
  LL_GPIO_ResetOutputPin(test_GPIO_Port, test_Pin);
 8002624:	2120      	movs	r1, #32
 8002626:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800262a:	f7ff feb8 	bl	800239e <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(Led_GPIO_Port, Led_Pin);
 800262e:	2140      	movs	r1, #64	@ 0x40
 8002630:	4812      	ldr	r0, [pc, #72]	@ (800267c <MX_GPIO_Init+0x80>)
 8002632:	f7ff feb4 	bl	800239e <LL_GPIO_ResetOutputPin>

  /**/
  GPIO_InitStruct.Pin = test_Pin;
 8002636:	2320      	movs	r3, #32
 8002638:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 800263a:	2301      	movs	r3, #1
 800263c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 800263e:	2300      	movs	r3, #0
 8002640:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002642:	2300      	movs	r3, #0
 8002644:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002646:	2300      	movs	r3, #0
 8002648:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(test_GPIO_Port, &GPIO_InitStruct);
 800264a:	463b      	mov	r3, r7
 800264c:	4619      	mov	r1, r3
 800264e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002652:	f000 fb8d 	bl	8002d70 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = Led_Pin;
 8002656:	2340      	movs	r3, #64	@ 0x40
 8002658:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 800265a:	2301      	movs	r3, #1
 800265c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 800265e:	2300      	movs	r3, #0
 8002660:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002662:	2300      	movs	r3, #0
 8002664:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002666:	2300      	movs	r3, #0
 8002668:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(Led_GPIO_Port, &GPIO_InitStruct);
 800266a:	463b      	mov	r3, r7
 800266c:	4619      	mov	r1, r3
 800266e:	4803      	ldr	r0, [pc, #12]	@ (800267c <MX_GPIO_Init+0x80>)
 8002670:	f000 fb7e 	bl	8002d70 <LL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8002674:	bf00      	nop
 8002676:	3718      	adds	r7, #24
 8002678:	46bd      	mov	sp, r7
 800267a:	bd80      	pop	{r7, pc}
 800267c:	48000400 	.word	0x48000400

08002680 <TIM7_IRQHandler>:
		break;
	}
}

void TIM7_IRQHandler(void)
{
 8002680:	b580      	push	{r7, lr}
 8002682:	af00      	add	r7, sp, #0
	if(LL_TIM_IsActiveFlag_UPDATE(TIM7) == 1)
 8002684:	4807      	ldr	r0, [pc, #28]	@ (80026a4 <TIM7_IRQHandler+0x24>)
 8002686:	f7ff fe77 	bl	8002378 <LL_TIM_IsActiveFlag_UPDATE>
 800268a:	4603      	mov	r3, r0
 800268c:	2b01      	cmp	r3, #1
 800268e:	d107      	bne.n	80026a0 <TIM7_IRQHandler+0x20>
	{
		LL_GPIO_TogglePin(test_GPIO_Port, test_Pin);
 8002690:	2120      	movs	r1, #32
 8002692:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002696:	f7ff fe90 	bl	80023ba <LL_GPIO_TogglePin>
		LL_TIM_ClearFlag_UPDATE(TIM7);
 800269a:	4802      	ldr	r0, [pc, #8]	@ (80026a4 <TIM7_IRQHandler+0x24>)
 800269c:	f7ff fe5e 	bl	800235c <LL_TIM_ClearFlag_UPDATE>

	}
}
 80026a0:	bf00      	nop
 80026a2:	bd80      	pop	{r7, pc}
 80026a4:	40001400 	.word	0x40001400

080026a8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80026a8:	b480      	push	{r7}
 80026aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80026ac:	bf00      	nop
 80026ae:	e7fd      	b.n	80026ac <NMI_Handler+0x4>

080026b0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80026b0:	b480      	push	{r7}
 80026b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80026b4:	bf00      	nop
 80026b6:	e7fd      	b.n	80026b4 <HardFault_Handler+0x4>

080026b8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80026b8:	b480      	push	{r7}
 80026ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80026bc:	bf00      	nop
 80026be:	e7fd      	b.n	80026bc <MemManage_Handler+0x4>

080026c0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80026c0:	b480      	push	{r7}
 80026c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80026c4:	bf00      	nop
 80026c6:	e7fd      	b.n	80026c4 <BusFault_Handler+0x4>

080026c8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80026c8:	b480      	push	{r7}
 80026ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80026cc:	bf00      	nop
 80026ce:	e7fd      	b.n	80026cc <UsageFault_Handler+0x4>

080026d0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80026d0:	b480      	push	{r7}
 80026d2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80026d4:	bf00      	nop
 80026d6:	46bd      	mov	sp, r7
 80026d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026dc:	4770      	bx	lr

080026de <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80026de:	b480      	push	{r7}
 80026e0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80026e2:	bf00      	nop
 80026e4:	46bd      	mov	sp, r7
 80026e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ea:	4770      	bx	lr

080026ec <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80026ec:	b480      	push	{r7}
 80026ee:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80026f0:	bf00      	nop
 80026f2:	46bd      	mov	sp, r7
 80026f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f8:	4770      	bx	lr

080026fa <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80026fa:	b480      	push	{r7}
 80026fc:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80026fe:	bf00      	nop
 8002700:	46bd      	mov	sp, r7
 8002702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002706:	4770      	bx	lr

08002708 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002708:	b580      	push	{r7, lr}
 800270a:	b086      	sub	sp, #24
 800270c:	af00      	add	r7, sp, #0
 800270e:	60f8      	str	r0, [r7, #12]
 8002710:	60b9      	str	r1, [r7, #8]
 8002712:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002714:	2300      	movs	r3, #0
 8002716:	617b      	str	r3, [r7, #20]
 8002718:	e00a      	b.n	8002730 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800271a:	f3af 8000 	nop.w
 800271e:	4601      	mov	r1, r0
 8002720:	68bb      	ldr	r3, [r7, #8]
 8002722:	1c5a      	adds	r2, r3, #1
 8002724:	60ba      	str	r2, [r7, #8]
 8002726:	b2ca      	uxtb	r2, r1
 8002728:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800272a:	697b      	ldr	r3, [r7, #20]
 800272c:	3301      	adds	r3, #1
 800272e:	617b      	str	r3, [r7, #20]
 8002730:	697a      	ldr	r2, [r7, #20]
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	429a      	cmp	r2, r3
 8002736:	dbf0      	blt.n	800271a <_read+0x12>
  }

  return len;
 8002738:	687b      	ldr	r3, [r7, #4]
}
 800273a:	4618      	mov	r0, r3
 800273c:	3718      	adds	r7, #24
 800273e:	46bd      	mov	sp, r7
 8002740:	bd80      	pop	{r7, pc}

08002742 <_close>:
  }
  return len;
}

int _close(int file)
{
 8002742:	b480      	push	{r7}
 8002744:	b083      	sub	sp, #12
 8002746:	af00      	add	r7, sp, #0
 8002748:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800274a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800274e:	4618      	mov	r0, r3
 8002750:	370c      	adds	r7, #12
 8002752:	46bd      	mov	sp, r7
 8002754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002758:	4770      	bx	lr

0800275a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800275a:	b480      	push	{r7}
 800275c:	b083      	sub	sp, #12
 800275e:	af00      	add	r7, sp, #0
 8002760:	6078      	str	r0, [r7, #4]
 8002762:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002764:	683b      	ldr	r3, [r7, #0]
 8002766:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800276a:	605a      	str	r2, [r3, #4]
  return 0;
 800276c:	2300      	movs	r3, #0
}
 800276e:	4618      	mov	r0, r3
 8002770:	370c      	adds	r7, #12
 8002772:	46bd      	mov	sp, r7
 8002774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002778:	4770      	bx	lr

0800277a <_isatty>:

int _isatty(int file)
{
 800277a:	b480      	push	{r7}
 800277c:	b083      	sub	sp, #12
 800277e:	af00      	add	r7, sp, #0
 8002780:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002782:	2301      	movs	r3, #1
}
 8002784:	4618      	mov	r0, r3
 8002786:	370c      	adds	r7, #12
 8002788:	46bd      	mov	sp, r7
 800278a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800278e:	4770      	bx	lr

08002790 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002790:	b480      	push	{r7}
 8002792:	b085      	sub	sp, #20
 8002794:	af00      	add	r7, sp, #0
 8002796:	60f8      	str	r0, [r7, #12]
 8002798:	60b9      	str	r1, [r7, #8]
 800279a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800279c:	2300      	movs	r3, #0
}
 800279e:	4618      	mov	r0, r3
 80027a0:	3714      	adds	r7, #20
 80027a2:	46bd      	mov	sp, r7
 80027a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027a8:	4770      	bx	lr
	...

080027ac <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80027ac:	b580      	push	{r7, lr}
 80027ae:	b086      	sub	sp, #24
 80027b0:	af00      	add	r7, sp, #0
 80027b2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80027b4:	4a14      	ldr	r2, [pc, #80]	@ (8002808 <_sbrk+0x5c>)
 80027b6:	4b15      	ldr	r3, [pc, #84]	@ (800280c <_sbrk+0x60>)
 80027b8:	1ad3      	subs	r3, r2, r3
 80027ba:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80027bc:	697b      	ldr	r3, [r7, #20]
 80027be:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80027c0:	4b13      	ldr	r3, [pc, #76]	@ (8002810 <_sbrk+0x64>)
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	d102      	bne.n	80027ce <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80027c8:	4b11      	ldr	r3, [pc, #68]	@ (8002810 <_sbrk+0x64>)
 80027ca:	4a12      	ldr	r2, [pc, #72]	@ (8002814 <_sbrk+0x68>)
 80027cc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80027ce:	4b10      	ldr	r3, [pc, #64]	@ (8002810 <_sbrk+0x64>)
 80027d0:	681a      	ldr	r2, [r3, #0]
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	4413      	add	r3, r2
 80027d6:	693a      	ldr	r2, [r7, #16]
 80027d8:	429a      	cmp	r2, r3
 80027da:	d207      	bcs.n	80027ec <_sbrk+0x40>
  {
    errno = ENOMEM;
 80027dc:	f001 fdbe 	bl	800435c <__errno>
 80027e0:	4603      	mov	r3, r0
 80027e2:	220c      	movs	r2, #12
 80027e4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80027e6:	f04f 33ff 	mov.w	r3, #4294967295
 80027ea:	e009      	b.n	8002800 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80027ec:	4b08      	ldr	r3, [pc, #32]	@ (8002810 <_sbrk+0x64>)
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80027f2:	4b07      	ldr	r3, [pc, #28]	@ (8002810 <_sbrk+0x64>)
 80027f4:	681a      	ldr	r2, [r3, #0]
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	4413      	add	r3, r2
 80027fa:	4a05      	ldr	r2, [pc, #20]	@ (8002810 <_sbrk+0x64>)
 80027fc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80027fe:	68fb      	ldr	r3, [r7, #12]
}
 8002800:	4618      	mov	r0, r3
 8002802:	3718      	adds	r7, #24
 8002804:	46bd      	mov	sp, r7
 8002806:	bd80      	pop	{r7, pc}
 8002808:	20018000 	.word	0x20018000
 800280c:	00000400 	.word	0x00000400
 8002810:	2000034c 	.word	0x2000034c
 8002814:	200004a0 	.word	0x200004a0

08002818 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8002818:	b480      	push	{r7}
 800281a:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 800281c:	4b06      	ldr	r3, [pc, #24]	@ (8002838 <SystemInit+0x20>)
 800281e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002822:	4a05      	ldr	r2, [pc, #20]	@ (8002838 <SystemInit+0x20>)
 8002824:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002828:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 800282c:	bf00      	nop
 800282e:	46bd      	mov	sp, r7
 8002830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002834:	4770      	bx	lr
 8002836:	bf00      	nop
 8002838:	e000ed00 	.word	0xe000ed00

0800283c <LL_AHB2_GRP1_EnableClock>:
{
 800283c:	b480      	push	{r7}
 800283e:	b085      	sub	sp, #20
 8002840:	af00      	add	r7, sp, #0
 8002842:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8002844:	4b08      	ldr	r3, [pc, #32]	@ (8002868 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8002846:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002848:	4907      	ldr	r1, [pc, #28]	@ (8002868 <LL_AHB2_GRP1_EnableClock+0x2c>)
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	4313      	orrs	r3, r2
 800284e:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8002850:	4b05      	ldr	r3, [pc, #20]	@ (8002868 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8002852:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	4013      	ands	r3, r2
 8002858:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800285a:	68fb      	ldr	r3, [r7, #12]
}
 800285c:	bf00      	nop
 800285e:	3714      	adds	r7, #20
 8002860:	46bd      	mov	sp, r7
 8002862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002866:	4770      	bx	lr
 8002868:	40021000 	.word	0x40021000

0800286c <LL_GPIO_SetOutputPin>:
{
 800286c:	b480      	push	{r7}
 800286e:	b083      	sub	sp, #12
 8002870:	af00      	add	r7, sp, #0
 8002872:	6078      	str	r0, [r7, #4]
 8002874:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	683a      	ldr	r2, [r7, #0]
 800287a:	619a      	str	r2, [r3, #24]
}
 800287c:	bf00      	nop
 800287e:	370c      	adds	r7, #12
 8002880:	46bd      	mov	sp, r7
 8002882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002886:	4770      	bx	lr

08002888 <LL_GPIO_ResetOutputPin>:
{
 8002888:	b480      	push	{r7}
 800288a:	b083      	sub	sp, #12
 800288c:	af00      	add	r7, sp, #0
 800288e:	6078      	str	r0, [r7, #4]
 8002890:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	683a      	ldr	r2, [r7, #0]
 8002896:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002898:	bf00      	nop
 800289a:	370c      	adds	r7, #12
 800289c:	46bd      	mov	sp, r7
 800289e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028a2:	4770      	bx	lr

080028a4 <TM1637_ClkHigh>:
    0x3f, 0x06, 0x5b, 0x4f, 0x66, 0x6d, 0x7d, 0x07, // 0-7
    0x7f, 0x6f, 0x77, 0x7c, 0x39, 0x5e, 0x79, 0x71, // 8-9, A-F
    0x00
};

void TM1637_ClkHigh(void){
 80028a4:	b580      	push	{r7, lr}
 80028a6:	af00      	add	r7, sp, #0
	LL_GPIO_SetOutputPin(CLK_GPIO_PORT, CLK_PIN);
 80028a8:	2180      	movs	r1, #128	@ 0x80
 80028aa:	4802      	ldr	r0, [pc, #8]	@ (80028b4 <TM1637_ClkHigh+0x10>)
 80028ac:	f7ff ffde 	bl	800286c <LL_GPIO_SetOutputPin>
}
 80028b0:	bf00      	nop
 80028b2:	bd80      	pop	{r7, pc}
 80028b4:	48000800 	.word	0x48000800

080028b8 <TM1637_ClkLow>:

void TM1637_ClkLow(void){
 80028b8:	b580      	push	{r7, lr}
 80028ba:	af00      	add	r7, sp, #0
	LL_GPIO_ResetOutputPin(CLK_GPIO_PORT, CLK_PIN);
 80028bc:	2180      	movs	r1, #128	@ 0x80
 80028be:	4802      	ldr	r0, [pc, #8]	@ (80028c8 <TM1637_ClkLow+0x10>)
 80028c0:	f7ff ffe2 	bl	8002888 <LL_GPIO_ResetOutputPin>
}
 80028c4:	bf00      	nop
 80028c6:	bd80      	pop	{r7, pc}
 80028c8:	48000800 	.word	0x48000800

080028cc <TM1637_DataHigh>:

void TM1637_DataHigh(void){
 80028cc:	b580      	push	{r7, lr}
 80028ce:	af00      	add	r7, sp, #0
	LL_GPIO_SetOutputPin(DATA_GPIO_PORT, DATA_PIN);
 80028d0:	2180      	movs	r1, #128	@ 0x80
 80028d2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80028d6:	f7ff ffc9 	bl	800286c <LL_GPIO_SetOutputPin>
}
 80028da:	bf00      	nop
 80028dc:	bd80      	pop	{r7, pc}

080028de <TM1637_DataLow>:

void TM1637_DataLow(void){
 80028de:	b580      	push	{r7, lr}
 80028e0:	af00      	add	r7, sp, #0
    LL_GPIO_ResetOutputPin(DATA_GPIO_PORT, DATA_PIN);
 80028e2:	2180      	movs	r1, #128	@ 0x80
 80028e4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80028e8:	f7ff ffce 	bl	8002888 <LL_GPIO_ResetOutputPin>
}
 80028ec:	bf00      	nop
 80028ee:	bd80      	pop	{r7, pc}

080028f0 <TM1637_Init>:
	}
}


void TM1637_Init(void)
{
 80028f0:	b580      	push	{r7, lr}
 80028f2:	af00      	add	r7, sp, #0
    TM1637_SetBrightness(8);
 80028f4:	2008      	movs	r0, #8
 80028f6:	f000 f802 	bl	80028fe <TM1637_SetBrightness>
}
 80028fa:	bf00      	nop
 80028fc:	bd80      	pop	{r7, pc}

080028fe <TM1637_SetBrightness>:
}

// Valid brightness values: 0 - 8.
// 0 = display off.
void TM1637_SetBrightness(char brightness)
{
 80028fe:	b580      	push	{r7, lr}
 8002900:	b082      	sub	sp, #8
 8002902:	af00      	add	r7, sp, #0
 8002904:	4603      	mov	r3, r0
 8002906:	71fb      	strb	r3, [r7, #7]
    // Brightness command:
    // 1000 0XXX = display off
    // 1000 1BBB = display on, brightness 0-7
    // X = don't care
    // B = brightness
    TM1637_Start();
 8002908:	f000 f80e 	bl	8002928 <TM1637_Start>
    TM1637_WriteByte(0x87 + brightness);
 800290c:	79fb      	ldrb	r3, [r7, #7]
 800290e:	3b79      	subs	r3, #121	@ 0x79
 8002910:	b2db      	uxtb	r3, r3
 8002912:	4618      	mov	r0, r3
 8002914:	f000 f83a 	bl	800298c <TM1637_WriteByte>
    TM1637_ReadResult();
 8002918:	f000 f828 	bl	800296c <TM1637_ReadResult>
    TM1637_Stop();
 800291c:	f000 f811 	bl	8002942 <TM1637_Stop>
}
 8002920:	bf00      	nop
 8002922:	3708      	adds	r7, #8
 8002924:	46bd      	mov	sp, r7
 8002926:	bd80      	pop	{r7, pc}

08002928 <TM1637_Start>:

void TM1637_Start(void)
{
 8002928:	b580      	push	{r7, lr}
 800292a:	af00      	add	r7, sp, #0
    TM1637_ClkHigh();
 800292c:	f7ff ffba 	bl	80028a4 <TM1637_ClkHigh>
    TM1637_DataHigh();
 8002930:	f7ff ffcc 	bl	80028cc <TM1637_DataHigh>
    TM1637_DelayUsec(2);
 8002934:	2002      	movs	r0, #2
 8002936:	f000 f853 	bl	80029e0 <TM1637_DelayUsec>
    TM1637_DataLow();
 800293a:	f7ff ffd0 	bl	80028de <TM1637_DataLow>
}
 800293e:	bf00      	nop
 8002940:	bd80      	pop	{r7, pc}

08002942 <TM1637_Stop>:

void TM1637_Stop(void)
{
 8002942:	b580      	push	{r7, lr}
 8002944:	af00      	add	r7, sp, #0
    TM1637_ClkLow();
 8002946:	f7ff ffb7 	bl	80028b8 <TM1637_ClkLow>
    TM1637_DelayUsec(2);
 800294a:	2002      	movs	r0, #2
 800294c:	f000 f848 	bl	80029e0 <TM1637_DelayUsec>
    TM1637_DataLow();
 8002950:	f7ff ffc5 	bl	80028de <TM1637_DataLow>
    TM1637_DelayUsec(2);
 8002954:	2002      	movs	r0, #2
 8002956:	f000 f843 	bl	80029e0 <TM1637_DelayUsec>
    TM1637_ClkHigh();
 800295a:	f7ff ffa3 	bl	80028a4 <TM1637_ClkHigh>
    TM1637_DelayUsec(2);
 800295e:	2002      	movs	r0, #2
 8002960:	f000 f83e 	bl	80029e0 <TM1637_DelayUsec>
    TM1637_DataHigh();
 8002964:	f7ff ffb2 	bl	80028cc <TM1637_DataHigh>
}
 8002968:	bf00      	nop
 800296a:	bd80      	pop	{r7, pc}

0800296c <TM1637_ReadResult>:

void TM1637_ReadResult(void)
{
 800296c:	b580      	push	{r7, lr}
 800296e:	af00      	add	r7, sp, #0
    TM1637_ClkLow();
 8002970:	f7ff ffa2 	bl	80028b8 <TM1637_ClkLow>
    TM1637_DelayUsec(5);
 8002974:	2005      	movs	r0, #5
 8002976:	f000 f833 	bl	80029e0 <TM1637_DelayUsec>

    TM1637_ClkHigh();
 800297a:	f7ff ff93 	bl	80028a4 <TM1637_ClkHigh>
    TM1637_DelayUsec(2);
 800297e:	2002      	movs	r0, #2
 8002980:	f000 f82e 	bl	80029e0 <TM1637_DelayUsec>
    TM1637_ClkLow();
 8002984:	f7ff ff98 	bl	80028b8 <TM1637_ClkLow>
}
 8002988:	bf00      	nop
 800298a:	bd80      	pop	{r7, pc}

0800298c <TM1637_WriteByte>:

void TM1637_WriteByte(unsigned char b)
{
 800298c:	b580      	push	{r7, lr}
 800298e:	b084      	sub	sp, #16
 8002990:	af00      	add	r7, sp, #0
 8002992:	4603      	mov	r3, r0
 8002994:	71fb      	strb	r3, [r7, #7]
	for (int i = 0; i < 8; ++i) {
 8002996:	2300      	movs	r3, #0
 8002998:	60fb      	str	r3, [r7, #12]
 800299a:	e019      	b.n	80029d0 <TM1637_WriteByte+0x44>
		TM1637_ClkLow();
 800299c:	f7ff ff8c 	bl	80028b8 <TM1637_ClkLow>
		if (b & 0x01) {
 80029a0:	79fb      	ldrb	r3, [r7, #7]
 80029a2:	f003 0301 	and.w	r3, r3, #1
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d002      	beq.n	80029b0 <TM1637_WriteByte+0x24>
			TM1637_DataHigh();
 80029aa:	f7ff ff8f 	bl	80028cc <TM1637_DataHigh>
 80029ae:	e001      	b.n	80029b4 <TM1637_WriteByte+0x28>
		}
		else {
			TM1637_DataLow();
 80029b0:	f7ff ff95 	bl	80028de <TM1637_DataLow>
		}
		TM1637_DelayUsec(3);
 80029b4:	2003      	movs	r0, #3
 80029b6:	f000 f813 	bl	80029e0 <TM1637_DelayUsec>
		b >>= 1;
 80029ba:	79fb      	ldrb	r3, [r7, #7]
 80029bc:	085b      	lsrs	r3, r3, #1
 80029be:	71fb      	strb	r3, [r7, #7]
		TM1637_ClkHigh();
 80029c0:	f7ff ff70 	bl	80028a4 <TM1637_ClkHigh>
		TM1637_DelayUsec(3);
 80029c4:	2003      	movs	r0, #3
 80029c6:	f000 f80b 	bl	80029e0 <TM1637_DelayUsec>
	for (int i = 0; i < 8; ++i) {
 80029ca:	68fb      	ldr	r3, [r7, #12]
 80029cc:	3301      	adds	r3, #1
 80029ce:	60fb      	str	r3, [r7, #12]
 80029d0:	68fb      	ldr	r3, [r7, #12]
 80029d2:	2b07      	cmp	r3, #7
 80029d4:	dde2      	ble.n	800299c <TM1637_WriteByte+0x10>
	}
}
 80029d6:	bf00      	nop
 80029d8:	bf00      	nop
 80029da:	3710      	adds	r7, #16
 80029dc:	46bd      	mov	sp, r7
 80029de:	bd80      	pop	{r7, pc}

080029e0 <TM1637_DelayUsec>:

void TM1637_DelayUsec(unsigned int i)
{
 80029e0:	b480      	push	{r7}
 80029e2:	b085      	sub	sp, #20
 80029e4:	af00      	add	r7, sp, #0
 80029e6:	6078      	str	r0, [r7, #4]
    for (; i>0; i--) {
 80029e8:	e00d      	b.n	8002a06 <TM1637_DelayUsec+0x26>
        for (int j = 0; j < 500; ++j) {
 80029ea:	2300      	movs	r3, #0
 80029ec:	60fb      	str	r3, [r7, #12]
 80029ee:	e003      	b.n	80029f8 <TM1637_DelayUsec+0x18>
					__NOP();
 80029f0:	bf00      	nop
        for (int j = 0; j < 500; ++j) {
 80029f2:	68fb      	ldr	r3, [r7, #12]
 80029f4:	3301      	adds	r3, #1
 80029f6:	60fb      	str	r3, [r7, #12]
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80029fe:	dbf7      	blt.n	80029f0 <TM1637_DelayUsec+0x10>
    for (; i>0; i--) {
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	3b01      	subs	r3, #1
 8002a04:	607b      	str	r3, [r7, #4]
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	d1ee      	bne.n	80029ea <TM1637_DelayUsec+0xa>
        }
    }
}
 8002a0c:	bf00      	nop
 8002a0e:	bf00      	nop
 8002a10:	3714      	adds	r7, #20
 8002a12:	46bd      	mov	sp, r7
 8002a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a18:	4770      	bx	lr
	...

08002a1c <TM1637_gpio_init>:

void TM1637_gpio_init(){
 8002a1c:	b580      	push	{r7, lr}
 8002a1e:	b086      	sub	sp, #24
 8002a20:	af00      	add	r7, sp, #0
	LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a22:	463b      	mov	r3, r7
 8002a24:	2200      	movs	r2, #0
 8002a26:	601a      	str	r2, [r3, #0]
 8002a28:	605a      	str	r2, [r3, #4]
 8002a2a:	609a      	str	r2, [r3, #8]
 8002a2c:	60da      	str	r2, [r3, #12]
 8002a2e:	611a      	str	r2, [r3, #16]
 8002a30:	615a      	str	r2, [r3, #20]
	LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 8002a32:	2001      	movs	r0, #1
 8002a34:	f7ff ff02 	bl	800283c <LL_AHB2_GRP1_EnableClock>
	LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOC);
 8002a38:	2004      	movs	r0, #4
 8002a3a:	f7ff feff 	bl	800283c <LL_AHB2_GRP1_EnableClock>

	GPIO_InitStruct.Pin = DATA_PIN;
 8002a3e:	2380      	movs	r3, #128	@ 0x80
 8002a40:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8002a42:	2301      	movs	r3, #1
 8002a44:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
 8002a46:	2302      	movs	r3, #2
 8002a48:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002a4a:	2300      	movs	r3, #0
 8002a4c:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002a4e:	2300      	movs	r3, #0
 8002a50:	613b      	str	r3, [r7, #16]
	LL_GPIO_Init(DATA_GPIO_PORT, &GPIO_InitStruct);
 8002a52:	463b      	mov	r3, r7
 8002a54:	4619      	mov	r1, r3
 8002a56:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002a5a:	f000 f989 	bl	8002d70 <LL_GPIO_Init>

	GPIO_InitStruct.Pin = CLK_PIN;
 8002a5e:	2380      	movs	r3, #128	@ 0x80
 8002a60:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8002a62:	2301      	movs	r3, #1
 8002a64:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
 8002a66:	2302      	movs	r3, #2
 8002a68:	60bb      	str	r3, [r7, #8]
 	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002a6a:	2300      	movs	r3, #0
 8002a6c:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002a6e:	2300      	movs	r3, #0
 8002a70:	613b      	str	r3, [r7, #16]
	LL_GPIO_Init(CLK_GPIO_PORT, &GPIO_InitStruct);
 8002a72:	463b      	mov	r3, r7
 8002a74:	4619      	mov	r1, r3
 8002a76:	4803      	ldr	r0, [pc, #12]	@ (8002a84 <TM1637_gpio_init+0x68>)
 8002a78:	f000 f97a 	bl	8002d70 <LL_GPIO_Init>
}
 8002a7c:	bf00      	nop
 8002a7e:	3718      	adds	r7, #24
 8002a80:	46bd      	mov	sp, r7
 8002a82:	bd80      	pop	{r7, pc}
 8002a84:	48000800 	.word	0x48000800

08002a88 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8002a88:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002ac0 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002a8c:	f7ff fec4 	bl	8002818 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002a90:	480c      	ldr	r0, [pc, #48]	@ (8002ac4 <LoopForever+0x6>)
  ldr r1, =_edata
 8002a92:	490d      	ldr	r1, [pc, #52]	@ (8002ac8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002a94:	4a0d      	ldr	r2, [pc, #52]	@ (8002acc <LoopForever+0xe>)
  movs r3, #0
 8002a96:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002a98:	e002      	b.n	8002aa0 <LoopCopyDataInit>

08002a9a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002a9a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002a9c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002a9e:	3304      	adds	r3, #4

08002aa0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002aa0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002aa2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002aa4:	d3f9      	bcc.n	8002a9a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002aa6:	4a0a      	ldr	r2, [pc, #40]	@ (8002ad0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002aa8:	4c0a      	ldr	r4, [pc, #40]	@ (8002ad4 <LoopForever+0x16>)
  movs r3, #0
 8002aaa:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002aac:	e001      	b.n	8002ab2 <LoopFillZerobss>

08002aae <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002aae:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002ab0:	3204      	adds	r2, #4

08002ab2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002ab2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002ab4:	d3fb      	bcc.n	8002aae <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002ab6:	f001 fc57 	bl	8004368 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002aba:	f7ff fc97 	bl	80023ec <main>

08002abe <LoopForever>:

LoopForever:
    b LoopForever
 8002abe:	e7fe      	b.n	8002abe <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8002ac0:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8002ac4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002ac8:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 8002acc:	080062c0 	.word	0x080062c0
  ldr r2, =_sbss
 8002ad0:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 8002ad4:	2000049c 	.word	0x2000049c

08002ad8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002ad8:	e7fe      	b.n	8002ad8 <ADC1_2_IRQHandler>

08002ada <LL_GPIO_SetPinMode>:
{
 8002ada:	b480      	push	{r7}
 8002adc:	b08b      	sub	sp, #44	@ 0x2c
 8002ade:	af00      	add	r7, sp, #0
 8002ae0:	60f8      	str	r0, [r7, #12]
 8002ae2:	60b9      	str	r1, [r7, #8]
 8002ae4:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8002ae6:	68fb      	ldr	r3, [r7, #12]
 8002ae8:	681a      	ldr	r2, [r3, #0]
 8002aea:	68bb      	ldr	r3, [r7, #8]
 8002aec:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002aee:	697b      	ldr	r3, [r7, #20]
 8002af0:	fa93 f3a3 	rbit	r3, r3
 8002af4:	613b      	str	r3, [r7, #16]
  return result;
 8002af6:	693b      	ldr	r3, [r7, #16]
 8002af8:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8002afa:	69bb      	ldr	r3, [r7, #24]
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	d101      	bne.n	8002b04 <LL_GPIO_SetPinMode+0x2a>
    return 32U;
 8002b00:	2320      	movs	r3, #32
 8002b02:	e003      	b.n	8002b0c <LL_GPIO_SetPinMode+0x32>
  return __builtin_clz(value);
 8002b04:	69bb      	ldr	r3, [r7, #24]
 8002b06:	fab3 f383 	clz	r3, r3
 8002b0a:	b2db      	uxtb	r3, r3
 8002b0c:	005b      	lsls	r3, r3, #1
 8002b0e:	2103      	movs	r1, #3
 8002b10:	fa01 f303 	lsl.w	r3, r1, r3
 8002b14:	43db      	mvns	r3, r3
 8002b16:	401a      	ands	r2, r3
 8002b18:	68bb      	ldr	r3, [r7, #8]
 8002b1a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b1c:	6a3b      	ldr	r3, [r7, #32]
 8002b1e:	fa93 f3a3 	rbit	r3, r3
 8002b22:	61fb      	str	r3, [r7, #28]
  return result;
 8002b24:	69fb      	ldr	r3, [r7, #28]
 8002b26:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8002b28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	d101      	bne.n	8002b32 <LL_GPIO_SetPinMode+0x58>
    return 32U;
 8002b2e:	2320      	movs	r3, #32
 8002b30:	e003      	b.n	8002b3a <LL_GPIO_SetPinMode+0x60>
  return __builtin_clz(value);
 8002b32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b34:	fab3 f383 	clz	r3, r3
 8002b38:	b2db      	uxtb	r3, r3
 8002b3a:	005b      	lsls	r3, r3, #1
 8002b3c:	6879      	ldr	r1, [r7, #4]
 8002b3e:	fa01 f303 	lsl.w	r3, r1, r3
 8002b42:	431a      	orrs	r2, r3
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	601a      	str	r2, [r3, #0]
}
 8002b48:	bf00      	nop
 8002b4a:	372c      	adds	r7, #44	@ 0x2c
 8002b4c:	46bd      	mov	sp, r7
 8002b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b52:	4770      	bx	lr

08002b54 <LL_GPIO_SetPinOutputType>:
{
 8002b54:	b480      	push	{r7}
 8002b56:	b085      	sub	sp, #20
 8002b58:	af00      	add	r7, sp, #0
 8002b5a:	60f8      	str	r0, [r7, #12]
 8002b5c:	60b9      	str	r1, [r7, #8]
 8002b5e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	685a      	ldr	r2, [r3, #4]
 8002b64:	68bb      	ldr	r3, [r7, #8]
 8002b66:	43db      	mvns	r3, r3
 8002b68:	401a      	ands	r2, r3
 8002b6a:	68bb      	ldr	r3, [r7, #8]
 8002b6c:	6879      	ldr	r1, [r7, #4]
 8002b6e:	fb01 f303 	mul.w	r3, r1, r3
 8002b72:	431a      	orrs	r2, r3
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	605a      	str	r2, [r3, #4]
}
 8002b78:	bf00      	nop
 8002b7a:	3714      	adds	r7, #20
 8002b7c:	46bd      	mov	sp, r7
 8002b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b82:	4770      	bx	lr

08002b84 <LL_GPIO_SetPinSpeed>:
{
 8002b84:	b480      	push	{r7}
 8002b86:	b08b      	sub	sp, #44	@ 0x2c
 8002b88:	af00      	add	r7, sp, #0
 8002b8a:	60f8      	str	r0, [r7, #12]
 8002b8c:	60b9      	str	r1, [r7, #8]
 8002b8e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDR_OSPEED0 << (POSITION_VAL(Pin) * 2U)),
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	689a      	ldr	r2, [r3, #8]
 8002b94:	68bb      	ldr	r3, [r7, #8]
 8002b96:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b98:	697b      	ldr	r3, [r7, #20]
 8002b9a:	fa93 f3a3 	rbit	r3, r3
 8002b9e:	613b      	str	r3, [r7, #16]
  return result;
 8002ba0:	693b      	ldr	r3, [r7, #16]
 8002ba2:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8002ba4:	69bb      	ldr	r3, [r7, #24]
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d101      	bne.n	8002bae <LL_GPIO_SetPinSpeed+0x2a>
    return 32U;
 8002baa:	2320      	movs	r3, #32
 8002bac:	e003      	b.n	8002bb6 <LL_GPIO_SetPinSpeed+0x32>
  return __builtin_clz(value);
 8002bae:	69bb      	ldr	r3, [r7, #24]
 8002bb0:	fab3 f383 	clz	r3, r3
 8002bb4:	b2db      	uxtb	r3, r3
 8002bb6:	005b      	lsls	r3, r3, #1
 8002bb8:	2103      	movs	r1, #3
 8002bba:	fa01 f303 	lsl.w	r3, r1, r3
 8002bbe:	43db      	mvns	r3, r3
 8002bc0:	401a      	ands	r2, r3
 8002bc2:	68bb      	ldr	r3, [r7, #8]
 8002bc4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bc6:	6a3b      	ldr	r3, [r7, #32]
 8002bc8:	fa93 f3a3 	rbit	r3, r3
 8002bcc:	61fb      	str	r3, [r7, #28]
  return result;
 8002bce:	69fb      	ldr	r3, [r7, #28]
 8002bd0:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8002bd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	d101      	bne.n	8002bdc <LL_GPIO_SetPinSpeed+0x58>
    return 32U;
 8002bd8:	2320      	movs	r3, #32
 8002bda:	e003      	b.n	8002be4 <LL_GPIO_SetPinSpeed+0x60>
  return __builtin_clz(value);
 8002bdc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bde:	fab3 f383 	clz	r3, r3
 8002be2:	b2db      	uxtb	r3, r3
 8002be4:	005b      	lsls	r3, r3, #1
 8002be6:	6879      	ldr	r1, [r7, #4]
 8002be8:	fa01 f303 	lsl.w	r3, r1, r3
 8002bec:	431a      	orrs	r2, r3
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	609a      	str	r2, [r3, #8]
}
 8002bf2:	bf00      	nop
 8002bf4:	372c      	adds	r7, #44	@ 0x2c
 8002bf6:	46bd      	mov	sp, r7
 8002bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bfc:	4770      	bx	lr

08002bfe <LL_GPIO_SetPinPull>:
{
 8002bfe:	b480      	push	{r7}
 8002c00:	b08b      	sub	sp, #44	@ 0x2c
 8002c02:	af00      	add	r7, sp, #0
 8002c04:	60f8      	str	r0, [r7, #12]
 8002c06:	60b9      	str	r1, [r7, #8]
 8002c08:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	68da      	ldr	r2, [r3, #12]
 8002c0e:	68bb      	ldr	r3, [r7, #8]
 8002c10:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c12:	697b      	ldr	r3, [r7, #20]
 8002c14:	fa93 f3a3 	rbit	r3, r3
 8002c18:	613b      	str	r3, [r7, #16]
  return result;
 8002c1a:	693b      	ldr	r3, [r7, #16]
 8002c1c:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8002c1e:	69bb      	ldr	r3, [r7, #24]
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d101      	bne.n	8002c28 <LL_GPIO_SetPinPull+0x2a>
    return 32U;
 8002c24:	2320      	movs	r3, #32
 8002c26:	e003      	b.n	8002c30 <LL_GPIO_SetPinPull+0x32>
  return __builtin_clz(value);
 8002c28:	69bb      	ldr	r3, [r7, #24]
 8002c2a:	fab3 f383 	clz	r3, r3
 8002c2e:	b2db      	uxtb	r3, r3
 8002c30:	005b      	lsls	r3, r3, #1
 8002c32:	2103      	movs	r1, #3
 8002c34:	fa01 f303 	lsl.w	r3, r1, r3
 8002c38:	43db      	mvns	r3, r3
 8002c3a:	401a      	ands	r2, r3
 8002c3c:	68bb      	ldr	r3, [r7, #8]
 8002c3e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c40:	6a3b      	ldr	r3, [r7, #32]
 8002c42:	fa93 f3a3 	rbit	r3, r3
 8002c46:	61fb      	str	r3, [r7, #28]
  return result;
 8002c48:	69fb      	ldr	r3, [r7, #28]
 8002c4a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8002c4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d101      	bne.n	8002c56 <LL_GPIO_SetPinPull+0x58>
    return 32U;
 8002c52:	2320      	movs	r3, #32
 8002c54:	e003      	b.n	8002c5e <LL_GPIO_SetPinPull+0x60>
  return __builtin_clz(value);
 8002c56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c58:	fab3 f383 	clz	r3, r3
 8002c5c:	b2db      	uxtb	r3, r3
 8002c5e:	005b      	lsls	r3, r3, #1
 8002c60:	6879      	ldr	r1, [r7, #4]
 8002c62:	fa01 f303 	lsl.w	r3, r1, r3
 8002c66:	431a      	orrs	r2, r3
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	60da      	str	r2, [r3, #12]
}
 8002c6c:	bf00      	nop
 8002c6e:	372c      	adds	r7, #44	@ 0x2c
 8002c70:	46bd      	mov	sp, r7
 8002c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c76:	4770      	bx	lr

08002c78 <LL_GPIO_SetAFPin_0_7>:
{
 8002c78:	b480      	push	{r7}
 8002c7a:	b08b      	sub	sp, #44	@ 0x2c
 8002c7c:	af00      	add	r7, sp, #0
 8002c7e:	60f8      	str	r0, [r7, #12]
 8002c80:	60b9      	str	r1, [r7, #8]
 8002c82:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	6a1a      	ldr	r2, [r3, #32]
 8002c88:	68bb      	ldr	r3, [r7, #8]
 8002c8a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c8c:	697b      	ldr	r3, [r7, #20]
 8002c8e:	fa93 f3a3 	rbit	r3, r3
 8002c92:	613b      	str	r3, [r7, #16]
  return result;
 8002c94:	693b      	ldr	r3, [r7, #16]
 8002c96:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8002c98:	69bb      	ldr	r3, [r7, #24]
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	d101      	bne.n	8002ca2 <LL_GPIO_SetAFPin_0_7+0x2a>
    return 32U;
 8002c9e:	2320      	movs	r3, #32
 8002ca0:	e003      	b.n	8002caa <LL_GPIO_SetAFPin_0_7+0x32>
  return __builtin_clz(value);
 8002ca2:	69bb      	ldr	r3, [r7, #24]
 8002ca4:	fab3 f383 	clz	r3, r3
 8002ca8:	b2db      	uxtb	r3, r3
 8002caa:	009b      	lsls	r3, r3, #2
 8002cac:	210f      	movs	r1, #15
 8002cae:	fa01 f303 	lsl.w	r3, r1, r3
 8002cb2:	43db      	mvns	r3, r3
 8002cb4:	401a      	ands	r2, r3
 8002cb6:	68bb      	ldr	r3, [r7, #8]
 8002cb8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002cba:	6a3b      	ldr	r3, [r7, #32]
 8002cbc:	fa93 f3a3 	rbit	r3, r3
 8002cc0:	61fb      	str	r3, [r7, #28]
  return result;
 8002cc2:	69fb      	ldr	r3, [r7, #28]
 8002cc4:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8002cc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	d101      	bne.n	8002cd0 <LL_GPIO_SetAFPin_0_7+0x58>
    return 32U;
 8002ccc:	2320      	movs	r3, #32
 8002cce:	e003      	b.n	8002cd8 <LL_GPIO_SetAFPin_0_7+0x60>
  return __builtin_clz(value);
 8002cd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cd2:	fab3 f383 	clz	r3, r3
 8002cd6:	b2db      	uxtb	r3, r3
 8002cd8:	009b      	lsls	r3, r3, #2
 8002cda:	6879      	ldr	r1, [r7, #4]
 8002cdc:	fa01 f303 	lsl.w	r3, r1, r3
 8002ce0:	431a      	orrs	r2, r3
 8002ce2:	68fb      	ldr	r3, [r7, #12]
 8002ce4:	621a      	str	r2, [r3, #32]
}
 8002ce6:	bf00      	nop
 8002ce8:	372c      	adds	r7, #44	@ 0x2c
 8002cea:	46bd      	mov	sp, r7
 8002cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cf0:	4770      	bx	lr

08002cf2 <LL_GPIO_SetAFPin_8_15>:
{
 8002cf2:	b480      	push	{r7}
 8002cf4:	b08b      	sub	sp, #44	@ 0x2c
 8002cf6:	af00      	add	r7, sp, #0
 8002cf8:	60f8      	str	r0, [r7, #12]
 8002cfa:	60b9      	str	r1, [r7, #8]
 8002cfc:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002d02:	68bb      	ldr	r3, [r7, #8]
 8002d04:	0a1b      	lsrs	r3, r3, #8
 8002d06:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d08:	697b      	ldr	r3, [r7, #20]
 8002d0a:	fa93 f3a3 	rbit	r3, r3
 8002d0e:	613b      	str	r3, [r7, #16]
  return result;
 8002d10:	693b      	ldr	r3, [r7, #16]
 8002d12:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8002d14:	69bb      	ldr	r3, [r7, #24]
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d101      	bne.n	8002d1e <LL_GPIO_SetAFPin_8_15+0x2c>
    return 32U;
 8002d1a:	2320      	movs	r3, #32
 8002d1c:	e003      	b.n	8002d26 <LL_GPIO_SetAFPin_8_15+0x34>
  return __builtin_clz(value);
 8002d1e:	69bb      	ldr	r3, [r7, #24]
 8002d20:	fab3 f383 	clz	r3, r3
 8002d24:	b2db      	uxtb	r3, r3
 8002d26:	009b      	lsls	r3, r3, #2
 8002d28:	210f      	movs	r1, #15
 8002d2a:	fa01 f303 	lsl.w	r3, r1, r3
 8002d2e:	43db      	mvns	r3, r3
 8002d30:	401a      	ands	r2, r3
 8002d32:	68bb      	ldr	r3, [r7, #8]
 8002d34:	0a1b      	lsrs	r3, r3, #8
 8002d36:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d38:	6a3b      	ldr	r3, [r7, #32]
 8002d3a:	fa93 f3a3 	rbit	r3, r3
 8002d3e:	61fb      	str	r3, [r7, #28]
  return result;
 8002d40:	69fb      	ldr	r3, [r7, #28]
 8002d42:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8002d44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d101      	bne.n	8002d4e <LL_GPIO_SetAFPin_8_15+0x5c>
    return 32U;
 8002d4a:	2320      	movs	r3, #32
 8002d4c:	e003      	b.n	8002d56 <LL_GPIO_SetAFPin_8_15+0x64>
  return __builtin_clz(value);
 8002d4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d50:	fab3 f383 	clz	r3, r3
 8002d54:	b2db      	uxtb	r3, r3
 8002d56:	009b      	lsls	r3, r3, #2
 8002d58:	6879      	ldr	r1, [r7, #4]
 8002d5a:	fa01 f303 	lsl.w	r3, r1, r3
 8002d5e:	431a      	orrs	r2, r3
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8002d64:	bf00      	nop
 8002d66:	372c      	adds	r7, #44	@ 0x2c
 8002d68:	46bd      	mov	sp, r7
 8002d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d6e:	4770      	bx	lr

08002d70 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 8002d70:	b580      	push	{r7, lr}
 8002d72:	b088      	sub	sp, #32
 8002d74:	af00      	add	r7, sp, #0
 8002d76:	6078      	str	r0, [r7, #4]
 8002d78:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 8002d7a:	683b      	ldr	r3, [r7, #0]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d80:	693b      	ldr	r3, [r7, #16]
 8002d82:	fa93 f3a3 	rbit	r3, r3
 8002d86:	60fb      	str	r3, [r7, #12]
  return result;
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8002d8c:	697b      	ldr	r3, [r7, #20]
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	d101      	bne.n	8002d96 <LL_GPIO_Init+0x26>
    return 32U;
 8002d92:	2320      	movs	r3, #32
 8002d94:	e003      	b.n	8002d9e <LL_GPIO_Init+0x2e>
  return __builtin_clz(value);
 8002d96:	697b      	ldr	r3, [r7, #20]
 8002d98:	fab3 f383 	clz	r3, r3
 8002d9c:	b2db      	uxtb	r3, r3
 8002d9e:	61fb      	str	r3, [r7, #28]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 8002da0:	e048      	b.n	8002e34 <LL_GPIO_Init+0xc4>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001uL << pinpos);
 8002da2:	683b      	ldr	r3, [r7, #0]
 8002da4:	681a      	ldr	r2, [r3, #0]
 8002da6:	2101      	movs	r1, #1
 8002da8:	69fb      	ldr	r3, [r7, #28]
 8002daa:	fa01 f303 	lsl.w	r3, r1, r3
 8002dae:	4013      	ands	r3, r2
 8002db0:	61bb      	str	r3, [r7, #24]

    if (currentpin != 0x00u)
 8002db2:	69bb      	ldr	r3, [r7, #24]
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	d03a      	beq.n	8002e2e <LL_GPIO_Init+0xbe>
    {
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8002db8:	683b      	ldr	r3, [r7, #0]
 8002dba:	685b      	ldr	r3, [r3, #4]
 8002dbc:	2b01      	cmp	r3, #1
 8002dbe:	d003      	beq.n	8002dc8 <LL_GPIO_Init+0x58>
 8002dc0:	683b      	ldr	r3, [r7, #0]
 8002dc2:	685b      	ldr	r3, [r3, #4]
 8002dc4:	2b02      	cmp	r3, #2
 8002dc6:	d10e      	bne.n	8002de6 <LL_GPIO_Init+0x76>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 8002dc8:	683b      	ldr	r3, [r7, #0]
 8002dca:	689b      	ldr	r3, [r3, #8]
 8002dcc:	461a      	mov	r2, r3
 8002dce:	69b9      	ldr	r1, [r7, #24]
 8002dd0:	6878      	ldr	r0, [r7, #4]
 8002dd2:	f7ff fed7 	bl	8002b84 <LL_GPIO_SetPinSpeed>

        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
 8002dd6:	683b      	ldr	r3, [r7, #0]
 8002dd8:	6819      	ldr	r1, [r3, #0]
 8002dda:	683b      	ldr	r3, [r7, #0]
 8002ddc:	68db      	ldr	r3, [r3, #12]
 8002dde:	461a      	mov	r2, r3
 8002de0:	6878      	ldr	r0, [r7, #4]
 8002de2:	f7ff feb7 	bl	8002b54 <LL_GPIO_SetPinOutputType>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 8002de6:	683b      	ldr	r3, [r7, #0]
 8002de8:	691b      	ldr	r3, [r3, #16]
 8002dea:	461a      	mov	r2, r3
 8002dec:	69b9      	ldr	r1, [r7, #24]
 8002dee:	6878      	ldr	r0, [r7, #4]
 8002df0:	f7ff ff05 	bl	8002bfe <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 8002df4:	683b      	ldr	r3, [r7, #0]
 8002df6:	685b      	ldr	r3, [r3, #4]
 8002df8:	2b02      	cmp	r3, #2
 8002dfa:	d111      	bne.n	8002e20 <LL_GPIO_Init+0xb0>
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Speed mode configuration */
        if (currentpin < LL_GPIO_PIN_8)
 8002dfc:	69bb      	ldr	r3, [r7, #24]
 8002dfe:	2bff      	cmp	r3, #255	@ 0xff
 8002e00:	d807      	bhi.n	8002e12 <LL_GPIO_Init+0xa2>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8002e02:	683b      	ldr	r3, [r7, #0]
 8002e04:	695b      	ldr	r3, [r3, #20]
 8002e06:	461a      	mov	r2, r3
 8002e08:	69b9      	ldr	r1, [r7, #24]
 8002e0a:	6878      	ldr	r0, [r7, #4]
 8002e0c:	f7ff ff34 	bl	8002c78 <LL_GPIO_SetAFPin_0_7>
 8002e10:	e006      	b.n	8002e20 <LL_GPIO_Init+0xb0>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8002e12:	683b      	ldr	r3, [r7, #0]
 8002e14:	695b      	ldr	r3, [r3, #20]
 8002e16:	461a      	mov	r2, r3
 8002e18:	69b9      	ldr	r1, [r7, #24]
 8002e1a:	6878      	ldr	r0, [r7, #4]
 8002e1c:	f7ff ff69 	bl	8002cf2 <LL_GPIO_SetAFPin_8_15>
        }
      }

      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 8002e20:	683b      	ldr	r3, [r7, #0]
 8002e22:	685b      	ldr	r3, [r3, #4]
 8002e24:	461a      	mov	r2, r3
 8002e26:	69b9      	ldr	r1, [r7, #24]
 8002e28:	6878      	ldr	r0, [r7, #4]
 8002e2a:	f7ff fe56 	bl	8002ada <LL_GPIO_SetPinMode>
    }
    pinpos++;
 8002e2e:	69fb      	ldr	r3, [r7, #28]
 8002e30:	3301      	adds	r3, #1
 8002e32:	61fb      	str	r3, [r7, #28]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 8002e34:	683b      	ldr	r3, [r7, #0]
 8002e36:	681a      	ldr	r2, [r3, #0]
 8002e38:	69fb      	ldr	r3, [r7, #28]
 8002e3a:	fa22 f303 	lsr.w	r3, r2, r3
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d1af      	bne.n	8002da2 <LL_GPIO_Init+0x32>
  }

  return (SUCCESS);
 8002e42:	2300      	movs	r3, #0
}
 8002e44:	4618      	mov	r0, r3
 8002e46:	3720      	adds	r7, #32
 8002e48:	46bd      	mov	sp, r7
 8002e4a:	bd80      	pop	{r7, pc}

08002e4c <LL_RCC_HSI_IsReady>:
{
 8002e4c:	b480      	push	{r7}
 8002e4e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RCC_CR_HSIRDY) ? 1UL : 0UL);
 8002e50:	4b07      	ldr	r3, [pc, #28]	@ (8002e70 <LL_RCC_HSI_IsReady+0x24>)
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002e58:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002e5c:	d101      	bne.n	8002e62 <LL_RCC_HSI_IsReady+0x16>
 8002e5e:	2301      	movs	r3, #1
 8002e60:	e000      	b.n	8002e64 <LL_RCC_HSI_IsReady+0x18>
 8002e62:	2300      	movs	r3, #0
}
 8002e64:	4618      	mov	r0, r3
 8002e66:	46bd      	mov	sp, r7
 8002e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e6c:	4770      	bx	lr
 8002e6e:	bf00      	nop
 8002e70:	40021000 	.word	0x40021000

08002e74 <LL_RCC_LSE_IsReady>:
{
 8002e74:	b480      	push	{r7}
 8002e76:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == RCC_BDCR_LSERDY) ? 1UL : 0UL);
 8002e78:	4b07      	ldr	r3, [pc, #28]	@ (8002e98 <LL_RCC_LSE_IsReady+0x24>)
 8002e7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002e7e:	f003 0302 	and.w	r3, r3, #2
 8002e82:	2b02      	cmp	r3, #2
 8002e84:	d101      	bne.n	8002e8a <LL_RCC_LSE_IsReady+0x16>
 8002e86:	2301      	movs	r3, #1
 8002e88:	e000      	b.n	8002e8c <LL_RCC_LSE_IsReady+0x18>
 8002e8a:	2300      	movs	r3, #0
}
 8002e8c:	4618      	mov	r0, r3
 8002e8e:	46bd      	mov	sp, r7
 8002e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e94:	4770      	bx	lr
 8002e96:	bf00      	nop
 8002e98:	40021000 	.word	0x40021000

08002e9c <LL_RCC_MSI_IsEnabledRangeSelect>:
{
 8002e9c:	b480      	push	{r7}
 8002e9e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == RCC_CR_MSIRGSEL) ? 1UL : 0UL);
 8002ea0:	4b06      	ldr	r3, [pc, #24]	@ (8002ebc <LL_RCC_MSI_IsEnabledRangeSelect+0x20>)
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	f003 0308 	and.w	r3, r3, #8
 8002ea8:	2b08      	cmp	r3, #8
 8002eaa:	d101      	bne.n	8002eb0 <LL_RCC_MSI_IsEnabledRangeSelect+0x14>
 8002eac:	2301      	movs	r3, #1
 8002eae:	e000      	b.n	8002eb2 <LL_RCC_MSI_IsEnabledRangeSelect+0x16>
 8002eb0:	2300      	movs	r3, #0
}
 8002eb2:	4618      	mov	r0, r3
 8002eb4:	46bd      	mov	sp, r7
 8002eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eba:	4770      	bx	lr
 8002ebc:	40021000 	.word	0x40021000

08002ec0 <LL_RCC_MSI_GetRange>:
{
 8002ec0:	b480      	push	{r7}
 8002ec2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CR, RCC_CR_MSIRANGE));
 8002ec4:	4b04      	ldr	r3, [pc, #16]	@ (8002ed8 <LL_RCC_MSI_GetRange+0x18>)
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 8002ecc:	4618      	mov	r0, r3
 8002ece:	46bd      	mov	sp, r7
 8002ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ed4:	4770      	bx	lr
 8002ed6:	bf00      	nop
 8002ed8:	40021000 	.word	0x40021000

08002edc <LL_RCC_MSI_GetRangeAfterStandby>:
{
 8002edc:	b480      	push	{r7}
 8002ede:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE));
 8002ee0:	4b04      	ldr	r3, [pc, #16]	@ (8002ef4 <LL_RCC_MSI_GetRangeAfterStandby+0x18>)
 8002ee2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002ee6:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
}
 8002eea:	4618      	mov	r0, r3
 8002eec:	46bd      	mov	sp, r7
 8002eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ef2:	4770      	bx	lr
 8002ef4:	40021000 	.word	0x40021000

08002ef8 <LL_RCC_GetSysClkSource>:
{
 8002ef8:	b480      	push	{r7}
 8002efa:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8002efc:	4b04      	ldr	r3, [pc, #16]	@ (8002f10 <LL_RCC_GetSysClkSource+0x18>)
 8002efe:	689b      	ldr	r3, [r3, #8]
 8002f00:	f003 030c 	and.w	r3, r3, #12
}
 8002f04:	4618      	mov	r0, r3
 8002f06:	46bd      	mov	sp, r7
 8002f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f0c:	4770      	bx	lr
 8002f0e:	bf00      	nop
 8002f10:	40021000 	.word	0x40021000

08002f14 <LL_RCC_GetAHBPrescaler>:
{
 8002f14:	b480      	push	{r7}
 8002f16:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8002f18:	4b04      	ldr	r3, [pc, #16]	@ (8002f2c <LL_RCC_GetAHBPrescaler+0x18>)
 8002f1a:	689b      	ldr	r3, [r3, #8]
 8002f1c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 8002f20:	4618      	mov	r0, r3
 8002f22:	46bd      	mov	sp, r7
 8002f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f28:	4770      	bx	lr
 8002f2a:	bf00      	nop
 8002f2c:	40021000 	.word	0x40021000

08002f30 <LL_RCC_GetAPB1Prescaler>:
{
 8002f30:	b480      	push	{r7}
 8002f32:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8002f34:	4b04      	ldr	r3, [pc, #16]	@ (8002f48 <LL_RCC_GetAPB1Prescaler+0x18>)
 8002f36:	689b      	ldr	r3, [r3, #8]
 8002f38:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
}
 8002f3c:	4618      	mov	r0, r3
 8002f3e:	46bd      	mov	sp, r7
 8002f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f44:	4770      	bx	lr
 8002f46:	bf00      	nop
 8002f48:	40021000 	.word	0x40021000

08002f4c <LL_RCC_GetAPB2Prescaler>:
{
 8002f4c:	b480      	push	{r7}
 8002f4e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8002f50:	4b04      	ldr	r3, [pc, #16]	@ (8002f64 <LL_RCC_GetAPB2Prescaler+0x18>)
 8002f52:	689b      	ldr	r3, [r3, #8]
 8002f54:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
}
 8002f58:	4618      	mov	r0, r3
 8002f5a:	46bd      	mov	sp, r7
 8002f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f60:	4770      	bx	lr
 8002f62:	bf00      	nop
 8002f64:	40021000 	.word	0x40021000

08002f68 <LL_RCC_GetUSARTClockSource>:
{
 8002f68:	b480      	push	{r7}
 8002f6a:	b083      	sub	sp, #12
 8002f6c:	af00      	add	r7, sp, #0
 8002f6e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16U));
 8002f70:	4b06      	ldr	r3, [pc, #24]	@ (8002f8c <LL_RCC_GetUSARTClockSource+0x24>)
 8002f72:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	401a      	ands	r2, r3
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	041b      	lsls	r3, r3, #16
 8002f7e:	4313      	orrs	r3, r2
}
 8002f80:	4618      	mov	r0, r3
 8002f82:	370c      	adds	r7, #12
 8002f84:	46bd      	mov	sp, r7
 8002f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f8a:	4770      	bx	lr
 8002f8c:	40021000 	.word	0x40021000

08002f90 <LL_RCC_GetUARTClockSource>:
{
 8002f90:	b480      	push	{r7}
 8002f92:	b083      	sub	sp, #12
 8002f94:	af00      	add	r7, sp, #0
 8002f96:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, UARTx) | (UARTx << 16U));
 8002f98:	4b06      	ldr	r3, [pc, #24]	@ (8002fb4 <LL_RCC_GetUARTClockSource+0x24>)
 8002f9a:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	401a      	ands	r2, r3
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	041b      	lsls	r3, r3, #16
 8002fa6:	4313      	orrs	r3, r2
}
 8002fa8:	4618      	mov	r0, r3
 8002faa:	370c      	adds	r7, #12
 8002fac:	46bd      	mov	sp, r7
 8002fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fb2:	4770      	bx	lr
 8002fb4:	40021000 	.word	0x40021000

08002fb8 <LL_RCC_PLL_GetMainSource>:
{
 8002fb8:	b480      	push	{r7}
 8002fba:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8002fbc:	4b04      	ldr	r3, [pc, #16]	@ (8002fd0 <LL_RCC_PLL_GetMainSource+0x18>)
 8002fbe:	68db      	ldr	r3, [r3, #12]
 8002fc0:	f003 0303 	and.w	r3, r3, #3
}
 8002fc4:	4618      	mov	r0, r3
 8002fc6:	46bd      	mov	sp, r7
 8002fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fcc:	4770      	bx	lr
 8002fce:	bf00      	nop
 8002fd0:	40021000 	.word	0x40021000

08002fd4 <LL_RCC_PLL_GetN>:
{
 8002fd4:	b480      	push	{r7}
 8002fd6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8002fd8:	4b04      	ldr	r3, [pc, #16]	@ (8002fec <LL_RCC_PLL_GetN+0x18>)
 8002fda:	68db      	ldr	r3, [r3, #12]
 8002fdc:	0a1b      	lsrs	r3, r3, #8
 8002fde:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
}
 8002fe2:	4618      	mov	r0, r3
 8002fe4:	46bd      	mov	sp, r7
 8002fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fea:	4770      	bx	lr
 8002fec:	40021000 	.word	0x40021000

08002ff0 <LL_RCC_PLL_GetR>:
{
 8002ff0:	b480      	push	{r7}
 8002ff2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 8002ff4:	4b04      	ldr	r3, [pc, #16]	@ (8003008 <LL_RCC_PLL_GetR+0x18>)
 8002ff6:	68db      	ldr	r3, [r3, #12]
 8002ff8:	f003 63c0 	and.w	r3, r3, #100663296	@ 0x6000000
}
 8002ffc:	4618      	mov	r0, r3
 8002ffe:	46bd      	mov	sp, r7
 8003000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003004:	4770      	bx	lr
 8003006:	bf00      	nop
 8003008:	40021000 	.word	0x40021000

0800300c <LL_RCC_PLL_GetDivider>:
{
 800300c:	b480      	push	{r7}
 800300e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8003010:	4b04      	ldr	r3, [pc, #16]	@ (8003024 <LL_RCC_PLL_GetDivider+0x18>)
 8003012:	68db      	ldr	r3, [r3, #12]
 8003014:	f003 0370 	and.w	r3, r3, #112	@ 0x70
}
 8003018:	4618      	mov	r0, r3
 800301a:	46bd      	mov	sp, r7
 800301c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003020:	4770      	bx	lr
 8003022:	bf00      	nop
 8003024:	40021000 	.word	0x40021000

08003028 <LL_RCC_GetUSARTClockFreq>:
  *         (*) value not defined in all devices.
  * @retval USART clock frequency (in Hz)
  *         - @ref  LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (HSI or LSE) is not ready
  */
uint32_t LL_RCC_GetUSARTClockFreq(uint32_t USARTxSource)
{
 8003028:	b580      	push	{r7, lr}
 800302a:	b084      	sub	sp, #16
 800302c:	af00      	add	r7, sp, #0
 800302e:	6078      	str	r0, [r7, #4]
  uint32_t usart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 8003030:	2300      	movs	r3, #0
 8003032:	60fb      	str	r3, [r7, #12]

  /* Check parameter */
  assert_param(IS_LL_RCC_USART_CLKSOURCE(USARTxSource));

  if (USARTxSource == LL_RCC_USART1_CLKSOURCE)
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	2b03      	cmp	r3, #3
 8003038:	d137      	bne.n	80030aa <LL_RCC_GetUSARTClockFreq+0x82>
  {
    /* USART1CLK clock frequency */
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 800303a:	6878      	ldr	r0, [r7, #4]
 800303c:	f7ff ff94 	bl	8002f68 <LL_RCC_GetUSARTClockSource>
 8003040:	4603      	mov	r3, r0
 8003042:	f5a3 3340 	sub.w	r3, r3, #196608	@ 0x30000
 8003046:	2b03      	cmp	r3, #3
 8003048:	f200 80b3 	bhi.w	80031b2 <LL_RCC_GetUSARTClockFreq+0x18a>
 800304c:	a201      	add	r2, pc, #4	@ (adr r2, 8003054 <LL_RCC_GetUSARTClockFreq+0x2c>)
 800304e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003052:	bf00      	nop
 8003054:	08003093 	.word	0x08003093
 8003058:	08003065 	.word	0x08003065
 800305c:	0800306d 	.word	0x0800306d
 8003060:	0800307f 	.word	0x0800307f
    {
      case LL_RCC_USART1_CLKSOURCE_SYSCLK: /* USART1 Clock is System Clock */
        usart_frequency = RCC_GetSystemClockFreq();
 8003064:	f000 f956 	bl	8003314 <RCC_GetSystemClockFreq>
 8003068:	60f8      	str	r0, [r7, #12]
        break;
 800306a:	e0b3      	b.n	80031d4 <LL_RCC_GetUSARTClockFreq+0x1ac>

      case LL_RCC_USART1_CLKSOURCE_HSI:    /* USART1 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() != 0U)
 800306c:	f7ff feee 	bl	8002e4c <LL_RCC_HSI_IsReady>
 8003070:	4603      	mov	r3, r0
 8003072:	2b00      	cmp	r3, #0
 8003074:	f000 809f 	beq.w	80031b6 <LL_RCC_GetUSARTClockFreq+0x18e>
        {
          usart_frequency = HSI_VALUE;
 8003078:	4b59      	ldr	r3, [pc, #356]	@ (80031e0 <LL_RCC_GetUSARTClockFreq+0x1b8>)
 800307a:	60fb      	str	r3, [r7, #12]
        }
        break;
 800307c:	e09b      	b.n	80031b6 <LL_RCC_GetUSARTClockFreq+0x18e>

      case LL_RCC_USART1_CLKSOURCE_LSE:    /* USART1 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() != 0U)
 800307e:	f7ff fef9 	bl	8002e74 <LL_RCC_LSE_IsReady>
 8003082:	4603      	mov	r3, r0
 8003084:	2b00      	cmp	r3, #0
 8003086:	f000 8098 	beq.w	80031ba <LL_RCC_GetUSARTClockFreq+0x192>
        {
          usart_frequency = LSE_VALUE;
 800308a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800308e:	60fb      	str	r3, [r7, #12]
        }
        break;
 8003090:	e093      	b.n	80031ba <LL_RCC_GetUSARTClockFreq+0x192>

      case LL_RCC_USART1_CLKSOURCE_PCLK2:  /* USART1 Clock is PCLK2 */
        usart_frequency = RCC_GetPCLK2ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 8003092:	f000 f93f 	bl	8003314 <RCC_GetSystemClockFreq>
 8003096:	4603      	mov	r3, r0
 8003098:	4618      	mov	r0, r3
 800309a:	f000 f9cb 	bl	8003434 <RCC_GetHCLKClockFreq>
 800309e:	4603      	mov	r3, r0
 80030a0:	4618      	mov	r0, r3
 80030a2:	f000 f9f1 	bl	8003488 <RCC_GetPCLK2ClockFreq>
 80030a6:	60f8      	str	r0, [r7, #12]
        break;
 80030a8:	e094      	b.n	80031d4 <LL_RCC_GetUSARTClockFreq+0x1ac>

      default:
        break;
    }
  }
  else if (USARTxSource == LL_RCC_USART2_CLKSOURCE)
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	2b0c      	cmp	r3, #12
 80030ae:	d146      	bne.n	800313e <LL_RCC_GetUSARTClockFreq+0x116>
  {
    /* USART2CLK clock frequency */
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 80030b0:	6878      	ldr	r0, [r7, #4]
 80030b2:	f7ff ff59 	bl	8002f68 <LL_RCC_GetUSARTClockSource>
 80030b6:	4603      	mov	r3, r0
 80030b8:	f5a3 2340 	sub.w	r3, r3, #786432	@ 0xc0000
 80030bc:	2b0c      	cmp	r3, #12
 80030be:	d87e      	bhi.n	80031be <LL_RCC_GetUSARTClockFreq+0x196>
 80030c0:	a201      	add	r2, pc, #4	@ (adr r2, 80030c8 <LL_RCC_GetUSARTClockFreq+0xa0>)
 80030c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80030c6:	bf00      	nop
 80030c8:	08003127 	.word	0x08003127
 80030cc:	080031bf 	.word	0x080031bf
 80030d0:	080031bf 	.word	0x080031bf
 80030d4:	080031bf 	.word	0x080031bf
 80030d8:	080030fd 	.word	0x080030fd
 80030dc:	080031bf 	.word	0x080031bf
 80030e0:	080031bf 	.word	0x080031bf
 80030e4:	080031bf 	.word	0x080031bf
 80030e8:	08003105 	.word	0x08003105
 80030ec:	080031bf 	.word	0x080031bf
 80030f0:	080031bf 	.word	0x080031bf
 80030f4:	080031bf 	.word	0x080031bf
 80030f8:	08003115 	.word	0x08003115
    {
      case LL_RCC_USART2_CLKSOURCE_SYSCLK: /* USART2 Clock is System Clock */
        usart_frequency = RCC_GetSystemClockFreq();
 80030fc:	f000 f90a 	bl	8003314 <RCC_GetSystemClockFreq>
 8003100:	60f8      	str	r0, [r7, #12]
        break;
 8003102:	e067      	b.n	80031d4 <LL_RCC_GetUSARTClockFreq+0x1ac>

      case LL_RCC_USART2_CLKSOURCE_HSI:    /* USART2 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() != 0U)
 8003104:	f7ff fea2 	bl	8002e4c <LL_RCC_HSI_IsReady>
 8003108:	4603      	mov	r3, r0
 800310a:	2b00      	cmp	r3, #0
 800310c:	d059      	beq.n	80031c2 <LL_RCC_GetUSARTClockFreq+0x19a>
        {
          usart_frequency = HSI_VALUE;
 800310e:	4b34      	ldr	r3, [pc, #208]	@ (80031e0 <LL_RCC_GetUSARTClockFreq+0x1b8>)
 8003110:	60fb      	str	r3, [r7, #12]
        }
        break;
 8003112:	e056      	b.n	80031c2 <LL_RCC_GetUSARTClockFreq+0x19a>

      case LL_RCC_USART2_CLKSOURCE_LSE:    /* USART2 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() != 0U)
 8003114:	f7ff feae 	bl	8002e74 <LL_RCC_LSE_IsReady>
 8003118:	4603      	mov	r3, r0
 800311a:	2b00      	cmp	r3, #0
 800311c:	d053      	beq.n	80031c6 <LL_RCC_GetUSARTClockFreq+0x19e>
        {
          usart_frequency = LSE_VALUE;
 800311e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003122:	60fb      	str	r3, [r7, #12]
        }
        break;
 8003124:	e04f      	b.n	80031c6 <LL_RCC_GetUSARTClockFreq+0x19e>

      case LL_RCC_USART2_CLKSOURCE_PCLK1:  /* USART2 Clock is PCLK1 */
        usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 8003126:	f000 f8f5 	bl	8003314 <RCC_GetSystemClockFreq>
 800312a:	4603      	mov	r3, r0
 800312c:	4618      	mov	r0, r3
 800312e:	f000 f981 	bl	8003434 <RCC_GetHCLKClockFreq>
 8003132:	4603      	mov	r3, r0
 8003134:	4618      	mov	r0, r3
 8003136:	f000 f993 	bl	8003460 <RCC_GetPCLK1ClockFreq>
 800313a:	60f8      	str	r0, [r7, #12]
        break;
 800313c:	e04a      	b.n	80031d4 <LL_RCC_GetUSARTClockFreq+0x1ac>
    }
  }
  else
  {
#if defined(RCC_CCIPR_USART3SEL)
    if (USARTxSource == LL_RCC_USART3_CLKSOURCE)
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	2b30      	cmp	r3, #48	@ 0x30
 8003142:	d147      	bne.n	80031d4 <LL_RCC_GetUSARTClockFreq+0x1ac>
    {
      /* USART3CLK clock frequency */
      switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 8003144:	6878      	ldr	r0, [r7, #4]
 8003146:	f7ff ff0f 	bl	8002f68 <LL_RCC_GetUSARTClockSource>
 800314a:	4603      	mov	r3, r0
 800314c:	f1b3 1f30 	cmp.w	r3, #3145776	@ 0x300030
 8003150:	d01a      	beq.n	8003188 <LL_RCC_GetUSARTClockFreq+0x160>
 8003152:	f1b3 1f30 	cmp.w	r3, #3145776	@ 0x300030
 8003156:	d838      	bhi.n	80031ca <LL_RCC_GetUSARTClockFreq+0x1a2>
 8003158:	4a22      	ldr	r2, [pc, #136]	@ (80031e4 <LL_RCC_GetUSARTClockFreq+0x1bc>)
 800315a:	4293      	cmp	r3, r2
 800315c:	d00c      	beq.n	8003178 <LL_RCC_GetUSARTClockFreq+0x150>
 800315e:	4a21      	ldr	r2, [pc, #132]	@ (80031e4 <LL_RCC_GetUSARTClockFreq+0x1bc>)
 8003160:	4293      	cmp	r3, r2
 8003162:	d832      	bhi.n	80031ca <LL_RCC_GetUSARTClockFreq+0x1a2>
 8003164:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003168:	d017      	beq.n	800319a <LL_RCC_GetUSARTClockFreq+0x172>
 800316a:	4a1f      	ldr	r2, [pc, #124]	@ (80031e8 <LL_RCC_GetUSARTClockFreq+0x1c0>)
 800316c:	4293      	cmp	r3, r2
 800316e:	d12c      	bne.n	80031ca <LL_RCC_GetUSARTClockFreq+0x1a2>
      {
        case LL_RCC_USART3_CLKSOURCE_SYSCLK: /* USART3 Clock is System Clock */
          usart_frequency = RCC_GetSystemClockFreq();
 8003170:	f000 f8d0 	bl	8003314 <RCC_GetSystemClockFreq>
 8003174:	60f8      	str	r0, [r7, #12]
          break;
 8003176:	e02d      	b.n	80031d4 <LL_RCC_GetUSARTClockFreq+0x1ac>

        case LL_RCC_USART3_CLKSOURCE_HSI:    /* USART3 Clock is HSI Osc. */
          if (LL_RCC_HSI_IsReady() != 0U)
 8003178:	f7ff fe68 	bl	8002e4c <LL_RCC_HSI_IsReady>
 800317c:	4603      	mov	r3, r0
 800317e:	2b00      	cmp	r3, #0
 8003180:	d025      	beq.n	80031ce <LL_RCC_GetUSARTClockFreq+0x1a6>
          {
            usart_frequency = HSI_VALUE;
 8003182:	4b17      	ldr	r3, [pc, #92]	@ (80031e0 <LL_RCC_GetUSARTClockFreq+0x1b8>)
 8003184:	60fb      	str	r3, [r7, #12]
          }
          break;
 8003186:	e022      	b.n	80031ce <LL_RCC_GetUSARTClockFreq+0x1a6>

        case LL_RCC_USART3_CLKSOURCE_LSE:    /* USART3 Clock is LSE Osc. */
          if (LL_RCC_LSE_IsReady() != 0U)
 8003188:	f7ff fe74 	bl	8002e74 <LL_RCC_LSE_IsReady>
 800318c:	4603      	mov	r3, r0
 800318e:	2b00      	cmp	r3, #0
 8003190:	d01f      	beq.n	80031d2 <LL_RCC_GetUSARTClockFreq+0x1aa>
          {
            usart_frequency = LSE_VALUE;
 8003192:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003196:	60fb      	str	r3, [r7, #12]
          }
          break;
 8003198:	e01b      	b.n	80031d2 <LL_RCC_GetUSARTClockFreq+0x1aa>

        case LL_RCC_USART3_CLKSOURCE_PCLK1:  /* USART3 Clock is PCLK1 */
          usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 800319a:	f000 f8bb 	bl	8003314 <RCC_GetSystemClockFreq>
 800319e:	4603      	mov	r3, r0
 80031a0:	4618      	mov	r0, r3
 80031a2:	f000 f947 	bl	8003434 <RCC_GetHCLKClockFreq>
 80031a6:	4603      	mov	r3, r0
 80031a8:	4618      	mov	r0, r3
 80031aa:	f000 f959 	bl	8003460 <RCC_GetPCLK1ClockFreq>
 80031ae:	60f8      	str	r0, [r7, #12]
          break;
 80031b0:	e010      	b.n	80031d4 <LL_RCC_GetUSARTClockFreq+0x1ac>
        break;
 80031b2:	bf00      	nop
 80031b4:	e00e      	b.n	80031d4 <LL_RCC_GetUSARTClockFreq+0x1ac>
        break;
 80031b6:	bf00      	nop
 80031b8:	e00c      	b.n	80031d4 <LL_RCC_GetUSARTClockFreq+0x1ac>
        break;
 80031ba:	bf00      	nop
 80031bc:	e00a      	b.n	80031d4 <LL_RCC_GetUSARTClockFreq+0x1ac>
        break;
 80031be:	bf00      	nop
 80031c0:	e008      	b.n	80031d4 <LL_RCC_GetUSARTClockFreq+0x1ac>
        break;
 80031c2:	bf00      	nop
 80031c4:	e006      	b.n	80031d4 <LL_RCC_GetUSARTClockFreq+0x1ac>
        break;
 80031c6:	bf00      	nop
 80031c8:	e004      	b.n	80031d4 <LL_RCC_GetUSARTClockFreq+0x1ac>

        default:
          break;
 80031ca:	bf00      	nop
 80031cc:	e002      	b.n	80031d4 <LL_RCC_GetUSARTClockFreq+0x1ac>
          break;
 80031ce:	bf00      	nop
 80031d0:	e000      	b.n	80031d4 <LL_RCC_GetUSARTClockFreq+0x1ac>
          break;
 80031d2:	bf00      	nop
      }
    }
#endif /* RCC_CCIPR_USART3SEL */
  }
  return usart_frequency;
 80031d4:	68fb      	ldr	r3, [r7, #12]
}
 80031d6:	4618      	mov	r0, r3
 80031d8:	3710      	adds	r7, #16
 80031da:	46bd      	mov	sp, r7
 80031dc:	bd80      	pop	{r7, pc}
 80031de:	bf00      	nop
 80031e0:	00f42400 	.word	0x00f42400
 80031e4:	00300020 	.word	0x00300020
 80031e8:	00300010 	.word	0x00300010

080031ec <LL_RCC_GetUARTClockFreq>:
  *         @arg @ref LL_RCC_UART5_CLKSOURCE
  * @retval UART clock frequency (in Hz)
  *         - @ref  LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (HSI or LSE) is not ready
  */
uint32_t LL_RCC_GetUARTClockFreq(uint32_t UARTxSource)
{
 80031ec:	b580      	push	{r7, lr}
 80031ee:	b084      	sub	sp, #16
 80031f0:	af00      	add	r7, sp, #0
 80031f2:	6078      	str	r0, [r7, #4]
  uint32_t uart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 80031f4:	2300      	movs	r3, #0
 80031f6:	60fb      	str	r3, [r7, #12]

  /* Check parameter */
  assert_param(IS_LL_RCC_UART_CLKSOURCE(UARTxSource));

#if defined(RCC_CCIPR_UART4SEL)
  if (UARTxSource == LL_RCC_UART4_CLKSOURCE)
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	2bc0      	cmp	r3, #192	@ 0xc0
 80031fc:	d13b      	bne.n	8003276 <LL_RCC_GetUARTClockFreq+0x8a>
  {
    /* UART4CLK clock frequency */
    switch (LL_RCC_GetUARTClockSource(UARTxSource))
 80031fe:	6878      	ldr	r0, [r7, #4]
 8003200:	f7ff fec6 	bl	8002f90 <LL_RCC_GetUARTClockSource>
 8003204:	4603      	mov	r3, r0
 8003206:	f1b3 1fc0 	cmp.w	r3, #12583104	@ 0xc000c0
 800320a:	d01a      	beq.n	8003242 <LL_RCC_GetUARTClockFreq+0x56>
 800320c:	f1b3 1fc0 	cmp.w	r3, #12583104	@ 0xc000c0
 8003210:	d82c      	bhi.n	800326c <LL_RCC_GetUARTClockFreq+0x80>
 8003212:	4a3b      	ldr	r2, [pc, #236]	@ (8003300 <LL_RCC_GetUARTClockFreq+0x114>)
 8003214:	4293      	cmp	r3, r2
 8003216:	d00c      	beq.n	8003232 <LL_RCC_GetUARTClockFreq+0x46>
 8003218:	4a39      	ldr	r2, [pc, #228]	@ (8003300 <LL_RCC_GetUARTClockFreq+0x114>)
 800321a:	4293      	cmp	r3, r2
 800321c:	d826      	bhi.n	800326c <LL_RCC_GetUARTClockFreq+0x80>
 800321e:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8003222:	d017      	beq.n	8003254 <LL_RCC_GetUARTClockFreq+0x68>
 8003224:	4a37      	ldr	r2, [pc, #220]	@ (8003304 <LL_RCC_GetUARTClockFreq+0x118>)
 8003226:	4293      	cmp	r3, r2
 8003228:	d120      	bne.n	800326c <LL_RCC_GetUARTClockFreq+0x80>
    {
      case LL_RCC_UART4_CLKSOURCE_SYSCLK: /* UART4 Clock is System Clock */
        uart_frequency = RCC_GetSystemClockFreq();
 800322a:	f000 f873 	bl	8003314 <RCC_GetSystemClockFreq>
 800322e:	60f8      	str	r0, [r7, #12]
        break;
 8003230:	e021      	b.n	8003276 <LL_RCC_GetUARTClockFreq+0x8a>

      case LL_RCC_UART4_CLKSOURCE_HSI:    /* UART4 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() != 0U)
 8003232:	f7ff fe0b 	bl	8002e4c <LL_RCC_HSI_IsReady>
 8003236:	4603      	mov	r3, r0
 8003238:	2b00      	cmp	r3, #0
 800323a:	d019      	beq.n	8003270 <LL_RCC_GetUARTClockFreq+0x84>
        {
          uart_frequency = HSI_VALUE;
 800323c:	4b32      	ldr	r3, [pc, #200]	@ (8003308 <LL_RCC_GetUARTClockFreq+0x11c>)
 800323e:	60fb      	str	r3, [r7, #12]
        }
        break;
 8003240:	e016      	b.n	8003270 <LL_RCC_GetUARTClockFreq+0x84>

      case LL_RCC_UART4_CLKSOURCE_LSE:    /* UART4 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() != 0U)
 8003242:	f7ff fe17 	bl	8002e74 <LL_RCC_LSE_IsReady>
 8003246:	4603      	mov	r3, r0
 8003248:	2b00      	cmp	r3, #0
 800324a:	d013      	beq.n	8003274 <LL_RCC_GetUARTClockFreq+0x88>
        {
          uart_frequency = LSE_VALUE;
 800324c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003250:	60fb      	str	r3, [r7, #12]
        }
        break;
 8003252:	e00f      	b.n	8003274 <LL_RCC_GetUARTClockFreq+0x88>

      case LL_RCC_UART4_CLKSOURCE_PCLK1:  /* UART4 Clock is PCLK1 */
        uart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 8003254:	f000 f85e 	bl	8003314 <RCC_GetSystemClockFreq>
 8003258:	4603      	mov	r3, r0
 800325a:	4618      	mov	r0, r3
 800325c:	f000 f8ea 	bl	8003434 <RCC_GetHCLKClockFreq>
 8003260:	4603      	mov	r3, r0
 8003262:	4618      	mov	r0, r3
 8003264:	f000 f8fc 	bl	8003460 <RCC_GetPCLK1ClockFreq>
 8003268:	60f8      	str	r0, [r7, #12]
        break;
 800326a:	e004      	b.n	8003276 <LL_RCC_GetUARTClockFreq+0x8a>

      default:
        break;
 800326c:	bf00      	nop
 800326e:	e002      	b.n	8003276 <LL_RCC_GetUARTClockFreq+0x8a>
        break;
 8003270:	bf00      	nop
 8003272:	e000      	b.n	8003276 <LL_RCC_GetUARTClockFreq+0x8a>
        break;
 8003274:	bf00      	nop
    }
  }
#endif /* RCC_CCIPR_UART4SEL */

#if defined(RCC_CCIPR_UART5SEL)
  if (UARTxSource == LL_RCC_UART5_CLKSOURCE)
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800327c:	d13b      	bne.n	80032f6 <LL_RCC_GetUARTClockFreq+0x10a>
  {
    /* UART5CLK clock frequency */
    switch (LL_RCC_GetUARTClockSource(UARTxSource))
 800327e:	6878      	ldr	r0, [r7, #4]
 8003280:	f7ff fe86 	bl	8002f90 <LL_RCC_GetUARTClockSource>
 8003284:	4603      	mov	r3, r0
 8003286:	f1b3 2f03 	cmp.w	r3, #50332416	@ 0x3000300
 800328a:	d01a      	beq.n	80032c2 <LL_RCC_GetUARTClockFreq+0xd6>
 800328c:	f1b3 2f03 	cmp.w	r3, #50332416	@ 0x3000300
 8003290:	d82c      	bhi.n	80032ec <LL_RCC_GetUARTClockFreq+0x100>
 8003292:	4a1e      	ldr	r2, [pc, #120]	@ (800330c <LL_RCC_GetUARTClockFreq+0x120>)
 8003294:	4293      	cmp	r3, r2
 8003296:	d00c      	beq.n	80032b2 <LL_RCC_GetUARTClockFreq+0xc6>
 8003298:	4a1c      	ldr	r2, [pc, #112]	@ (800330c <LL_RCC_GetUARTClockFreq+0x120>)
 800329a:	4293      	cmp	r3, r2
 800329c:	d826      	bhi.n	80032ec <LL_RCC_GetUARTClockFreq+0x100>
 800329e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80032a2:	d017      	beq.n	80032d4 <LL_RCC_GetUARTClockFreq+0xe8>
 80032a4:	4a1a      	ldr	r2, [pc, #104]	@ (8003310 <LL_RCC_GetUARTClockFreq+0x124>)
 80032a6:	4293      	cmp	r3, r2
 80032a8:	d120      	bne.n	80032ec <LL_RCC_GetUARTClockFreq+0x100>
    {
      case LL_RCC_UART5_CLKSOURCE_SYSCLK: /* UART5 Clock is System Clock */
        uart_frequency = RCC_GetSystemClockFreq();
 80032aa:	f000 f833 	bl	8003314 <RCC_GetSystemClockFreq>
 80032ae:	60f8      	str	r0, [r7, #12]
        break;
 80032b0:	e021      	b.n	80032f6 <LL_RCC_GetUARTClockFreq+0x10a>

      case LL_RCC_UART5_CLKSOURCE_HSI:    /* UART5 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() != 0U)
 80032b2:	f7ff fdcb 	bl	8002e4c <LL_RCC_HSI_IsReady>
 80032b6:	4603      	mov	r3, r0
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	d019      	beq.n	80032f0 <LL_RCC_GetUARTClockFreq+0x104>
        {
          uart_frequency = HSI_VALUE;
 80032bc:	4b12      	ldr	r3, [pc, #72]	@ (8003308 <LL_RCC_GetUARTClockFreq+0x11c>)
 80032be:	60fb      	str	r3, [r7, #12]
        }
        break;
 80032c0:	e016      	b.n	80032f0 <LL_RCC_GetUARTClockFreq+0x104>

      case LL_RCC_UART5_CLKSOURCE_LSE:    /* UART5 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() != 0U)
 80032c2:	f7ff fdd7 	bl	8002e74 <LL_RCC_LSE_IsReady>
 80032c6:	4603      	mov	r3, r0
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	d013      	beq.n	80032f4 <LL_RCC_GetUARTClockFreq+0x108>
        {
          uart_frequency = LSE_VALUE;
 80032cc:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80032d0:	60fb      	str	r3, [r7, #12]
        }
        break;
 80032d2:	e00f      	b.n	80032f4 <LL_RCC_GetUARTClockFreq+0x108>

      case LL_RCC_UART5_CLKSOURCE_PCLK1:  /* UART5 Clock is PCLK1 */
        uart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 80032d4:	f000 f81e 	bl	8003314 <RCC_GetSystemClockFreq>
 80032d8:	4603      	mov	r3, r0
 80032da:	4618      	mov	r0, r3
 80032dc:	f000 f8aa 	bl	8003434 <RCC_GetHCLKClockFreq>
 80032e0:	4603      	mov	r3, r0
 80032e2:	4618      	mov	r0, r3
 80032e4:	f000 f8bc 	bl	8003460 <RCC_GetPCLK1ClockFreq>
 80032e8:	60f8      	str	r0, [r7, #12]
        break;
 80032ea:	e004      	b.n	80032f6 <LL_RCC_GetUARTClockFreq+0x10a>

      default:
        break;
 80032ec:	bf00      	nop
 80032ee:	e002      	b.n	80032f6 <LL_RCC_GetUARTClockFreq+0x10a>
        break;
 80032f0:	bf00      	nop
 80032f2:	e000      	b.n	80032f6 <LL_RCC_GetUARTClockFreq+0x10a>
        break;
 80032f4:	bf00      	nop
    }
  }
#endif /* RCC_CCIPR_UART5SEL */

  return uart_frequency;
 80032f6:	68fb      	ldr	r3, [r7, #12]
}
 80032f8:	4618      	mov	r0, r3
 80032fa:	3710      	adds	r7, #16
 80032fc:	46bd      	mov	sp, r7
 80032fe:	bd80      	pop	{r7, pc}
 8003300:	00c00080 	.word	0x00c00080
 8003304:	00c00040 	.word	0x00c00040
 8003308:	00f42400 	.word	0x00f42400
 800330c:	03000200 	.word	0x03000200
 8003310:	03000100 	.word	0x03000100

08003314 <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
static uint32_t RCC_GetSystemClockFreq(void)
{
 8003314:	b580      	push	{r7, lr}
 8003316:	b082      	sub	sp, #8
 8003318:	af00      	add	r7, sp, #0
  uint32_t frequency;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 800331a:	f7ff fded 	bl	8002ef8 <LL_RCC_GetSysClkSource>
 800331e:	4603      	mov	r3, r0
 8003320:	2b0c      	cmp	r3, #12
 8003322:	d851      	bhi.n	80033c8 <RCC_GetSystemClockFreq+0xb4>
 8003324:	a201      	add	r2, pc, #4	@ (adr r2, 800332c <RCC_GetSystemClockFreq+0x18>)
 8003326:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800332a:	bf00      	nop
 800332c:	08003361 	.word	0x08003361
 8003330:	080033c9 	.word	0x080033c9
 8003334:	080033c9 	.word	0x080033c9
 8003338:	080033c9 	.word	0x080033c9
 800333c:	080033b5 	.word	0x080033b5
 8003340:	080033c9 	.word	0x080033c9
 8003344:	080033c9 	.word	0x080033c9
 8003348:	080033c9 	.word	0x080033c9
 800334c:	080033bb 	.word	0x080033bb
 8003350:	080033c9 	.word	0x080033c9
 8003354:	080033c9 	.word	0x080033c9
 8003358:	080033c9 	.word	0x080033c9
 800335c:	080033c1 	.word	0x080033c1
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
      frequency = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 8003360:	f7ff fd9c 	bl	8002e9c <LL_RCC_MSI_IsEnabledRangeSelect>
 8003364:	4603      	mov	r3, r0
 8003366:	2b00      	cmp	r3, #0
 8003368:	d111      	bne.n	800338e <RCC_GetSystemClockFreq+0x7a>
 800336a:	f7ff fd97 	bl	8002e9c <LL_RCC_MSI_IsEnabledRangeSelect>
 800336e:	4603      	mov	r3, r0
 8003370:	2b00      	cmp	r3, #0
 8003372:	d004      	beq.n	800337e <RCC_GetSystemClockFreq+0x6a>
 8003374:	f7ff fda4 	bl	8002ec0 <LL_RCC_MSI_GetRange>
 8003378:	4603      	mov	r3, r0
 800337a:	0a1b      	lsrs	r3, r3, #8
 800337c:	e003      	b.n	8003386 <RCC_GetSystemClockFreq+0x72>
 800337e:	f7ff fdad 	bl	8002edc <LL_RCC_MSI_GetRangeAfterStandby>
 8003382:	4603      	mov	r3, r0
 8003384:	0a1b      	lsrs	r3, r3, #8
 8003386:	4a28      	ldr	r2, [pc, #160]	@ (8003428 <RCC_GetSystemClockFreq+0x114>)
 8003388:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800338c:	e010      	b.n	80033b0 <RCC_GetSystemClockFreq+0x9c>
 800338e:	f7ff fd85 	bl	8002e9c <LL_RCC_MSI_IsEnabledRangeSelect>
 8003392:	4603      	mov	r3, r0
 8003394:	2b00      	cmp	r3, #0
 8003396:	d004      	beq.n	80033a2 <RCC_GetSystemClockFreq+0x8e>
 8003398:	f7ff fd92 	bl	8002ec0 <LL_RCC_MSI_GetRange>
 800339c:	4603      	mov	r3, r0
 800339e:	091b      	lsrs	r3, r3, #4
 80033a0:	e003      	b.n	80033aa <RCC_GetSystemClockFreq+0x96>
 80033a2:	f7ff fd9b 	bl	8002edc <LL_RCC_MSI_GetRangeAfterStandby>
 80033a6:	4603      	mov	r3, r0
 80033a8:	091b      	lsrs	r3, r3, #4
 80033aa:	4a1f      	ldr	r2, [pc, #124]	@ (8003428 <RCC_GetSystemClockFreq+0x114>)
 80033ac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80033b0:	607b      	str	r3, [r7, #4]
                                    ((LL_RCC_MSI_IsEnabledRangeSelect() != 0U) ?
                                     LL_RCC_MSI_GetRange() :
                                     LL_RCC_MSI_GetRangeAfterStandby()));
      break;
 80033b2:	e033      	b.n	800341c <RCC_GetSystemClockFreq+0x108>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 80033b4:	4b1d      	ldr	r3, [pc, #116]	@ (800342c <RCC_GetSystemClockFreq+0x118>)
 80033b6:	607b      	str	r3, [r7, #4]
      break;
 80033b8:	e030      	b.n	800341c <RCC_GetSystemClockFreq+0x108>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 80033ba:	4b1d      	ldr	r3, [pc, #116]	@ (8003430 <RCC_GetSystemClockFreq+0x11c>)
 80033bc:	607b      	str	r3, [r7, #4]
      break;
 80033be:	e02d      	b.n	800341c <RCC_GetSystemClockFreq+0x108>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS();
 80033c0:	f000 f876 	bl	80034b0 <RCC_PLL_GetFreqDomain_SYS>
 80033c4:	6078      	str	r0, [r7, #4]
      break;
 80033c6:	e029      	b.n	800341c <RCC_GetSystemClockFreq+0x108>

    default:
      frequency = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 80033c8:	f7ff fd68 	bl	8002e9c <LL_RCC_MSI_IsEnabledRangeSelect>
 80033cc:	4603      	mov	r3, r0
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d111      	bne.n	80033f6 <RCC_GetSystemClockFreq+0xe2>
 80033d2:	f7ff fd63 	bl	8002e9c <LL_RCC_MSI_IsEnabledRangeSelect>
 80033d6:	4603      	mov	r3, r0
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d004      	beq.n	80033e6 <RCC_GetSystemClockFreq+0xd2>
 80033dc:	f7ff fd70 	bl	8002ec0 <LL_RCC_MSI_GetRange>
 80033e0:	4603      	mov	r3, r0
 80033e2:	0a1b      	lsrs	r3, r3, #8
 80033e4:	e003      	b.n	80033ee <RCC_GetSystemClockFreq+0xda>
 80033e6:	f7ff fd79 	bl	8002edc <LL_RCC_MSI_GetRangeAfterStandby>
 80033ea:	4603      	mov	r3, r0
 80033ec:	0a1b      	lsrs	r3, r3, #8
 80033ee:	4a0e      	ldr	r2, [pc, #56]	@ (8003428 <RCC_GetSystemClockFreq+0x114>)
 80033f0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80033f4:	e010      	b.n	8003418 <RCC_GetSystemClockFreq+0x104>
 80033f6:	f7ff fd51 	bl	8002e9c <LL_RCC_MSI_IsEnabledRangeSelect>
 80033fa:	4603      	mov	r3, r0
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	d004      	beq.n	800340a <RCC_GetSystemClockFreq+0xf6>
 8003400:	f7ff fd5e 	bl	8002ec0 <LL_RCC_MSI_GetRange>
 8003404:	4603      	mov	r3, r0
 8003406:	091b      	lsrs	r3, r3, #4
 8003408:	e003      	b.n	8003412 <RCC_GetSystemClockFreq+0xfe>
 800340a:	f7ff fd67 	bl	8002edc <LL_RCC_MSI_GetRangeAfterStandby>
 800340e:	4603      	mov	r3, r0
 8003410:	091b      	lsrs	r3, r3, #4
 8003412:	4a05      	ldr	r2, [pc, #20]	@ (8003428 <RCC_GetSystemClockFreq+0x114>)
 8003414:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003418:	607b      	str	r3, [r7, #4]
                                    ((LL_RCC_MSI_IsEnabledRangeSelect() != 0U) ?
                                     LL_RCC_MSI_GetRange() :
                                     LL_RCC_MSI_GetRangeAfterStandby()));
      break;
 800341a:	bf00      	nop
  }

  return frequency;
 800341c:	687b      	ldr	r3, [r7, #4]
}
 800341e:	4618      	mov	r0, r3
 8003420:	3708      	adds	r7, #8
 8003422:	46bd      	mov	sp, r7
 8003424:	bd80      	pop	{r7, pc}
 8003426:	bf00      	nop
 8003428:	08006070 	.word	0x08006070
 800342c:	00f42400 	.word	0x00f42400
 8003430:	007a1200 	.word	0x007a1200

08003434 <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
static uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 8003434:	b580      	push	{r7, lr}
 8003436:	b082      	sub	sp, #8
 8003438:	af00      	add	r7, sp, #0
 800343a:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 800343c:	f7ff fd6a 	bl	8002f14 <LL_RCC_GetAHBPrescaler>
 8003440:	4603      	mov	r3, r0
 8003442:	091b      	lsrs	r3, r3, #4
 8003444:	f003 030f 	and.w	r3, r3, #15
 8003448:	4a04      	ldr	r2, [pc, #16]	@ (800345c <RCC_GetHCLKClockFreq+0x28>)
 800344a:	5cd3      	ldrb	r3, [r2, r3]
 800344c:	461a      	mov	r2, r3
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	40d3      	lsrs	r3, r2
}
 8003452:	4618      	mov	r0, r3
 8003454:	3708      	adds	r7, #8
 8003456:	46bd      	mov	sp, r7
 8003458:	bd80      	pop	{r7, pc}
 800345a:	bf00      	nop
 800345c:	08006058 	.word	0x08006058

08003460 <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
static uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 8003460:	b580      	push	{r7, lr}
 8003462:	b082      	sub	sp, #8
 8003464:	af00      	add	r7, sp, #0
 8003466:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 8003468:	f7ff fd62 	bl	8002f30 <LL_RCC_GetAPB1Prescaler>
 800346c:	4603      	mov	r3, r0
 800346e:	0a1b      	lsrs	r3, r3, #8
 8003470:	4a04      	ldr	r2, [pc, #16]	@ (8003484 <RCC_GetPCLK1ClockFreq+0x24>)
 8003472:	5cd3      	ldrb	r3, [r2, r3]
 8003474:	461a      	mov	r2, r3
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	40d3      	lsrs	r3, r2
}
 800347a:	4618      	mov	r0, r3
 800347c:	3708      	adds	r7, #8
 800347e:	46bd      	mov	sp, r7
 8003480:	bd80      	pop	{r7, pc}
 8003482:	bf00      	nop
 8003484:	08006068 	.word	0x08006068

08003488 <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
static uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 8003488:	b580      	push	{r7, lr}
 800348a:	b082      	sub	sp, #8
 800348c:	af00      	add	r7, sp, #0
 800348e:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 8003490:	f7ff fd5c 	bl	8002f4c <LL_RCC_GetAPB2Prescaler>
 8003494:	4603      	mov	r3, r0
 8003496:	0adb      	lsrs	r3, r3, #11
 8003498:	4a04      	ldr	r2, [pc, #16]	@ (80034ac <RCC_GetPCLK2ClockFreq+0x24>)
 800349a:	5cd3      	ldrb	r3, [r2, r3]
 800349c:	461a      	mov	r2, r3
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	40d3      	lsrs	r3, r2
}
 80034a2:	4618      	mov	r0, r3
 80034a4:	3708      	adds	r7, #8
 80034a6:	46bd      	mov	sp, r7
 80034a8:	bd80      	pop	{r7, pc}
 80034aa:	bf00      	nop
 80034ac:	08006068 	.word	0x08006068

080034b0 <RCC_PLL_GetFreqDomain_SYS>:
/**
  * @brief  Return PLL clock frequency used for system domain
  * @retval PLL clock frequency (in Hz)
  */
static uint32_t RCC_PLL_GetFreqDomain_SYS(void)
{
 80034b0:	b590      	push	{r4, r7, lr}
 80034b2:	b083      	sub	sp, #12
 80034b4:	af00      	add	r7, sp, #0
  uint32_t pllinputfreq, pllsource;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
  */
  pllsource = LL_RCC_PLL_GetMainSource();
 80034b6:	f7ff fd7f 	bl	8002fb8 <LL_RCC_PLL_GetMainSource>
 80034ba:	6038      	str	r0, [r7, #0]

  switch (pllsource)
 80034bc:	683b      	ldr	r3, [r7, #0]
 80034be:	2b03      	cmp	r3, #3
 80034c0:	d036      	beq.n	8003530 <RCC_PLL_GetFreqDomain_SYS+0x80>
 80034c2:	683b      	ldr	r3, [r7, #0]
 80034c4:	2b03      	cmp	r3, #3
 80034c6:	d836      	bhi.n	8003536 <RCC_PLL_GetFreqDomain_SYS+0x86>
 80034c8:	683b      	ldr	r3, [r7, #0]
 80034ca:	2b01      	cmp	r3, #1
 80034cc:	d003      	beq.n	80034d6 <RCC_PLL_GetFreqDomain_SYS+0x26>
 80034ce:	683b      	ldr	r3, [r7, #0]
 80034d0:	2b02      	cmp	r3, #2
 80034d2:	d02a      	beq.n	800352a <RCC_PLL_GetFreqDomain_SYS+0x7a>
 80034d4:	e02f      	b.n	8003536 <RCC_PLL_GetFreqDomain_SYS+0x86>
  {
    case LL_RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 80034d6:	f7ff fce1 	bl	8002e9c <LL_RCC_MSI_IsEnabledRangeSelect>
 80034da:	4603      	mov	r3, r0
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d111      	bne.n	8003504 <RCC_PLL_GetFreqDomain_SYS+0x54>
 80034e0:	f7ff fcdc 	bl	8002e9c <LL_RCC_MSI_IsEnabledRangeSelect>
 80034e4:	4603      	mov	r3, r0
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d004      	beq.n	80034f4 <RCC_PLL_GetFreqDomain_SYS+0x44>
 80034ea:	f7ff fce9 	bl	8002ec0 <LL_RCC_MSI_GetRange>
 80034ee:	4603      	mov	r3, r0
 80034f0:	0a1b      	lsrs	r3, r3, #8
 80034f2:	e003      	b.n	80034fc <RCC_PLL_GetFreqDomain_SYS+0x4c>
 80034f4:	f7ff fcf2 	bl	8002edc <LL_RCC_MSI_GetRangeAfterStandby>
 80034f8:	4603      	mov	r3, r0
 80034fa:	0a1b      	lsrs	r3, r3, #8
 80034fc:	4a2f      	ldr	r2, [pc, #188]	@ (80035bc <RCC_PLL_GetFreqDomain_SYS+0x10c>)
 80034fe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003502:	e010      	b.n	8003526 <RCC_PLL_GetFreqDomain_SYS+0x76>
 8003504:	f7ff fcca 	bl	8002e9c <LL_RCC_MSI_IsEnabledRangeSelect>
 8003508:	4603      	mov	r3, r0
 800350a:	2b00      	cmp	r3, #0
 800350c:	d004      	beq.n	8003518 <RCC_PLL_GetFreqDomain_SYS+0x68>
 800350e:	f7ff fcd7 	bl	8002ec0 <LL_RCC_MSI_GetRange>
 8003512:	4603      	mov	r3, r0
 8003514:	091b      	lsrs	r3, r3, #4
 8003516:	e003      	b.n	8003520 <RCC_PLL_GetFreqDomain_SYS+0x70>
 8003518:	f7ff fce0 	bl	8002edc <LL_RCC_MSI_GetRangeAfterStandby>
 800351c:	4603      	mov	r3, r0
 800351e:	091b      	lsrs	r3, r3, #4
 8003520:	4a26      	ldr	r2, [pc, #152]	@ (80035bc <RCC_PLL_GetFreqDomain_SYS+0x10c>)
 8003522:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003526:	607b      	str	r3, [r7, #4]
                                    ((LL_RCC_MSI_IsEnabledRangeSelect() != 0U) ?
                                     LL_RCC_MSI_GetRange() :
                                     LL_RCC_MSI_GetRangeAfterStandby()));
      break;
 8003528:	e02f      	b.n	800358a <RCC_PLL_GetFreqDomain_SYS+0xda>

    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
 800352a:	4b25      	ldr	r3, [pc, #148]	@ (80035c0 <RCC_PLL_GetFreqDomain_SYS+0x110>)
 800352c:	607b      	str	r3, [r7, #4]
      break;
 800352e:	e02c      	b.n	800358a <RCC_PLL_GetFreqDomain_SYS+0xda>

    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 8003530:	4b24      	ldr	r3, [pc, #144]	@ (80035c4 <RCC_PLL_GetFreqDomain_SYS+0x114>)
 8003532:	607b      	str	r3, [r7, #4]
      break;
 8003534:	e029      	b.n	800358a <RCC_PLL_GetFreqDomain_SYS+0xda>

    default:
      pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 8003536:	f7ff fcb1 	bl	8002e9c <LL_RCC_MSI_IsEnabledRangeSelect>
 800353a:	4603      	mov	r3, r0
 800353c:	2b00      	cmp	r3, #0
 800353e:	d111      	bne.n	8003564 <RCC_PLL_GetFreqDomain_SYS+0xb4>
 8003540:	f7ff fcac 	bl	8002e9c <LL_RCC_MSI_IsEnabledRangeSelect>
 8003544:	4603      	mov	r3, r0
 8003546:	2b00      	cmp	r3, #0
 8003548:	d004      	beq.n	8003554 <RCC_PLL_GetFreqDomain_SYS+0xa4>
 800354a:	f7ff fcb9 	bl	8002ec0 <LL_RCC_MSI_GetRange>
 800354e:	4603      	mov	r3, r0
 8003550:	0a1b      	lsrs	r3, r3, #8
 8003552:	e003      	b.n	800355c <RCC_PLL_GetFreqDomain_SYS+0xac>
 8003554:	f7ff fcc2 	bl	8002edc <LL_RCC_MSI_GetRangeAfterStandby>
 8003558:	4603      	mov	r3, r0
 800355a:	0a1b      	lsrs	r3, r3, #8
 800355c:	4a17      	ldr	r2, [pc, #92]	@ (80035bc <RCC_PLL_GetFreqDomain_SYS+0x10c>)
 800355e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003562:	e010      	b.n	8003586 <RCC_PLL_GetFreqDomain_SYS+0xd6>
 8003564:	f7ff fc9a 	bl	8002e9c <LL_RCC_MSI_IsEnabledRangeSelect>
 8003568:	4603      	mov	r3, r0
 800356a:	2b00      	cmp	r3, #0
 800356c:	d004      	beq.n	8003578 <RCC_PLL_GetFreqDomain_SYS+0xc8>
 800356e:	f7ff fca7 	bl	8002ec0 <LL_RCC_MSI_GetRange>
 8003572:	4603      	mov	r3, r0
 8003574:	091b      	lsrs	r3, r3, #4
 8003576:	e003      	b.n	8003580 <RCC_PLL_GetFreqDomain_SYS+0xd0>
 8003578:	f7ff fcb0 	bl	8002edc <LL_RCC_MSI_GetRangeAfterStandby>
 800357c:	4603      	mov	r3, r0
 800357e:	091b      	lsrs	r3, r3, #4
 8003580:	4a0e      	ldr	r2, [pc, #56]	@ (80035bc <RCC_PLL_GetFreqDomain_SYS+0x10c>)
 8003582:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003586:	607b      	str	r3, [r7, #4]
                                    ((LL_RCC_MSI_IsEnabledRangeSelect() != 0U) ?
                                     LL_RCC_MSI_GetRange() :
                                     LL_RCC_MSI_GetRangeAfterStandby()));
      break;
 8003588:	bf00      	nop
  }
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 800358a:	f7ff fd3f 	bl	800300c <LL_RCC_PLL_GetDivider>
 800358e:	4603      	mov	r3, r0
 8003590:	091b      	lsrs	r3, r3, #4
 8003592:	3301      	adds	r3, #1
 8003594:	687a      	ldr	r2, [r7, #4]
 8003596:	fbb2 f4f3 	udiv	r4, r2, r3
 800359a:	f7ff fd1b 	bl	8002fd4 <LL_RCC_PLL_GetN>
 800359e:	4603      	mov	r3, r0
 80035a0:	fb03 f404 	mul.w	r4, r3, r4
 80035a4:	f7ff fd24 	bl	8002ff0 <LL_RCC_PLL_GetR>
 80035a8:	4603      	mov	r3, r0
 80035aa:	0e5b      	lsrs	r3, r3, #25
 80035ac:	3301      	adds	r3, #1
 80035ae:	005b      	lsls	r3, r3, #1
 80035b0:	fbb4 f3f3 	udiv	r3, r4, r3
                                        LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
}
 80035b4:	4618      	mov	r0, r3
 80035b6:	370c      	adds	r7, #12
 80035b8:	46bd      	mov	sp, r7
 80035ba:	bd90      	pop	{r4, r7, pc}
 80035bc:	08006070 	.word	0x08006070
 80035c0:	00f42400 	.word	0x00f42400
 80035c4:	007a1200 	.word	0x007a1200

080035c8 <LL_TIM_SetPrescaler>:
{
 80035c8:	b480      	push	{r7}
 80035ca:	b083      	sub	sp, #12
 80035cc:	af00      	add	r7, sp, #0
 80035ce:	6078      	str	r0, [r7, #4]
 80035d0:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	683a      	ldr	r2, [r7, #0]
 80035d6:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80035d8:	bf00      	nop
 80035da:	370c      	adds	r7, #12
 80035dc:	46bd      	mov	sp, r7
 80035de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035e2:	4770      	bx	lr

080035e4 <LL_TIM_SetAutoReload>:
{
 80035e4:	b480      	push	{r7}
 80035e6:	b083      	sub	sp, #12
 80035e8:	af00      	add	r7, sp, #0
 80035ea:	6078      	str	r0, [r7, #4]
 80035ec:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	683a      	ldr	r2, [r7, #0]
 80035f2:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 80035f4:	bf00      	nop
 80035f6:	370c      	adds	r7, #12
 80035f8:	46bd      	mov	sp, r7
 80035fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035fe:	4770      	bx	lr

08003600 <LL_TIM_SetRepetitionCounter>:
{
 8003600:	b480      	push	{r7}
 8003602:	b083      	sub	sp, #12
 8003604:	af00      	add	r7, sp, #0
 8003606:	6078      	str	r0, [r7, #4]
 8003608:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	683a      	ldr	r2, [r7, #0]
 800360e:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8003610:	bf00      	nop
 8003612:	370c      	adds	r7, #12
 8003614:	46bd      	mov	sp, r7
 8003616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800361a:	4770      	bx	lr

0800361c <LL_TIM_OC_SetCompareCH1>:
{
 800361c:	b480      	push	{r7}
 800361e:	b083      	sub	sp, #12
 8003620:	af00      	add	r7, sp, #0
 8003622:	6078      	str	r0, [r7, #4]
 8003624:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	683a      	ldr	r2, [r7, #0]
 800362a:	635a      	str	r2, [r3, #52]	@ 0x34
}
 800362c:	bf00      	nop
 800362e:	370c      	adds	r7, #12
 8003630:	46bd      	mov	sp, r7
 8003632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003636:	4770      	bx	lr

08003638 <LL_TIM_OC_SetCompareCH2>:
{
 8003638:	b480      	push	{r7}
 800363a:	b083      	sub	sp, #12
 800363c:	af00      	add	r7, sp, #0
 800363e:	6078      	str	r0, [r7, #4]
 8003640:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR2, CompareValue);
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	683a      	ldr	r2, [r7, #0]
 8003646:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8003648:	bf00      	nop
 800364a:	370c      	adds	r7, #12
 800364c:	46bd      	mov	sp, r7
 800364e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003652:	4770      	bx	lr

08003654 <LL_TIM_OC_SetCompareCH3>:
{
 8003654:	b480      	push	{r7}
 8003656:	b083      	sub	sp, #12
 8003658:	af00      	add	r7, sp, #0
 800365a:	6078      	str	r0, [r7, #4]
 800365c:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR3, CompareValue);
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	683a      	ldr	r2, [r7, #0]
 8003662:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 8003664:	bf00      	nop
 8003666:	370c      	adds	r7, #12
 8003668:	46bd      	mov	sp, r7
 800366a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800366e:	4770      	bx	lr

08003670 <LL_TIM_OC_SetCompareCH4>:
{
 8003670:	b480      	push	{r7}
 8003672:	b083      	sub	sp, #12
 8003674:	af00      	add	r7, sp, #0
 8003676:	6078      	str	r0, [r7, #4]
 8003678:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR4, CompareValue);
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	683a      	ldr	r2, [r7, #0]
 800367e:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8003680:	bf00      	nop
 8003682:	370c      	adds	r7, #12
 8003684:	46bd      	mov	sp, r7
 8003686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800368a:	4770      	bx	lr

0800368c <LL_TIM_OC_SetCompareCH5>:
{
 800368c:	b480      	push	{r7}
 800368e:	b083      	sub	sp, #12
 8003690:	af00      	add	r7, sp, #0
 8003692:	6078      	str	r0, [r7, #4]
 8003694:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CCR5, TIM_CCR5_CCR5, CompareValue);
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	683a      	ldr	r2, [r7, #0]
 800369e:	659a      	str	r2, [r3, #88]	@ 0x58
}
 80036a0:	bf00      	nop
 80036a2:	370c      	adds	r7, #12
 80036a4:	46bd      	mov	sp, r7
 80036a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036aa:	4770      	bx	lr

080036ac <LL_TIM_OC_SetCompareCH6>:
{
 80036ac:	b480      	push	{r7}
 80036ae:	b083      	sub	sp, #12
 80036b0:	af00      	add	r7, sp, #0
 80036b2:	6078      	str	r0, [r7, #4]
 80036b4:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR6, CompareValue);
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	683a      	ldr	r2, [r7, #0]
 80036ba:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 80036bc:	bf00      	nop
 80036be:	370c      	adds	r7, #12
 80036c0:	46bd      	mov	sp, r7
 80036c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036c6:	4770      	bx	lr

080036c8 <LL_TIM_GenerateEvent_UPDATE>:
  * @rmtoll EGR          UG            LL_TIM_GenerateEvent_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
 80036c8:	b480      	push	{r7}
 80036ca:	b083      	sub	sp, #12
 80036cc:	af00      	add	r7, sp, #0
 80036ce:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	695b      	ldr	r3, [r3, #20]
 80036d4:	f043 0201 	orr.w	r2, r3, #1
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	615a      	str	r2, [r3, #20]
}
 80036dc:	bf00      	nop
 80036de:	370c      	adds	r7, #12
 80036e0:	46bd      	mov	sp, r7
 80036e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036e6:	4770      	bx	lr

080036e8 <LL_TIM_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_Init(TIM_TypeDef *TIMx, const LL_TIM_InitTypeDef *TIM_InitStruct)
{
 80036e8:	b580      	push	{r7, lr}
 80036ea:	b084      	sub	sp, #16
 80036ec:	af00      	add	r7, sp, #0
 80036ee:	6078      	str	r0, [r7, #4]
 80036f0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(TIMx));
  assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
  assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));

  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	4a3d      	ldr	r2, [pc, #244]	@ (80037f0 <LL_TIM_Init+0x108>)
 80036fc:	4293      	cmp	r3, r2
 80036fe:	d013      	beq.n	8003728 <LL_TIM_Init+0x40>
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003706:	d00f      	beq.n	8003728 <LL_TIM_Init+0x40>
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	4a3a      	ldr	r2, [pc, #232]	@ (80037f4 <LL_TIM_Init+0x10c>)
 800370c:	4293      	cmp	r3, r2
 800370e:	d00b      	beq.n	8003728 <LL_TIM_Init+0x40>
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	4a39      	ldr	r2, [pc, #228]	@ (80037f8 <LL_TIM_Init+0x110>)
 8003714:	4293      	cmp	r3, r2
 8003716:	d007      	beq.n	8003728 <LL_TIM_Init+0x40>
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	4a38      	ldr	r2, [pc, #224]	@ (80037fc <LL_TIM_Init+0x114>)
 800371c:	4293      	cmp	r3, r2
 800371e:	d003      	beq.n	8003728 <LL_TIM_Init+0x40>
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	4a37      	ldr	r2, [pc, #220]	@ (8003800 <LL_TIM_Init+0x118>)
 8003724:	4293      	cmp	r3, r2
 8003726:	d106      	bne.n	8003736 <LL_TIM_Init+0x4e>
  {
    /* Select the Counter Mode */
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800372e:	683b      	ldr	r3, [r7, #0]
 8003730:	685b      	ldr	r3, [r3, #4]
 8003732:	4313      	orrs	r3, r2
 8003734:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	4a2d      	ldr	r2, [pc, #180]	@ (80037f0 <LL_TIM_Init+0x108>)
 800373a:	4293      	cmp	r3, r2
 800373c:	d01f      	beq.n	800377e <LL_TIM_Init+0x96>
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003744:	d01b      	beq.n	800377e <LL_TIM_Init+0x96>
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	4a2a      	ldr	r2, [pc, #168]	@ (80037f4 <LL_TIM_Init+0x10c>)
 800374a:	4293      	cmp	r3, r2
 800374c:	d017      	beq.n	800377e <LL_TIM_Init+0x96>
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	4a29      	ldr	r2, [pc, #164]	@ (80037f8 <LL_TIM_Init+0x110>)
 8003752:	4293      	cmp	r3, r2
 8003754:	d013      	beq.n	800377e <LL_TIM_Init+0x96>
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	4a28      	ldr	r2, [pc, #160]	@ (80037fc <LL_TIM_Init+0x114>)
 800375a:	4293      	cmp	r3, r2
 800375c:	d00f      	beq.n	800377e <LL_TIM_Init+0x96>
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	4a27      	ldr	r2, [pc, #156]	@ (8003800 <LL_TIM_Init+0x118>)
 8003762:	4293      	cmp	r3, r2
 8003764:	d00b      	beq.n	800377e <LL_TIM_Init+0x96>
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	4a26      	ldr	r2, [pc, #152]	@ (8003804 <LL_TIM_Init+0x11c>)
 800376a:	4293      	cmp	r3, r2
 800376c:	d007      	beq.n	800377e <LL_TIM_Init+0x96>
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	4a25      	ldr	r2, [pc, #148]	@ (8003808 <LL_TIM_Init+0x120>)
 8003772:	4293      	cmp	r3, r2
 8003774:	d003      	beq.n	800377e <LL_TIM_Init+0x96>
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	4a24      	ldr	r2, [pc, #144]	@ (800380c <LL_TIM_Init+0x124>)
 800377a:	4293      	cmp	r3, r2
 800377c:	d106      	bne.n	800378c <LL_TIM_Init+0xa4>
  {
    /* Set the clock division */
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003784:	683b      	ldr	r3, [r7, #0]
 8003786:	68db      	ldr	r3, [r3, #12]
 8003788:	4313      	orrs	r3, r2
 800378a:	60fb      	str	r3, [r7, #12]
  }

  /* Write to TIMx CR1 */
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	68fa      	ldr	r2, [r7, #12]
 8003790:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 8003792:	683b      	ldr	r3, [r7, #0]
 8003794:	689b      	ldr	r3, [r3, #8]
 8003796:	4619      	mov	r1, r3
 8003798:	6878      	ldr	r0, [r7, #4]
 800379a:	f7ff ff23 	bl	80035e4 <LL_TIM_SetAutoReload>

  /* Set the Prescaler value */
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 800379e:	683b      	ldr	r3, [r7, #0]
 80037a0:	881b      	ldrh	r3, [r3, #0]
 80037a2:	4619      	mov	r1, r3
 80037a4:	6878      	ldr	r0, [r7, #4]
 80037a6:	f7ff ff0f 	bl	80035c8 <LL_TIM_SetPrescaler>

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	4a10      	ldr	r2, [pc, #64]	@ (80037f0 <LL_TIM_Init+0x108>)
 80037ae:	4293      	cmp	r3, r2
 80037b0:	d00f      	beq.n	80037d2 <LL_TIM_Init+0xea>
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	4a12      	ldr	r2, [pc, #72]	@ (8003800 <LL_TIM_Init+0x118>)
 80037b6:	4293      	cmp	r3, r2
 80037b8:	d00b      	beq.n	80037d2 <LL_TIM_Init+0xea>
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	4a11      	ldr	r2, [pc, #68]	@ (8003804 <LL_TIM_Init+0x11c>)
 80037be:	4293      	cmp	r3, r2
 80037c0:	d007      	beq.n	80037d2 <LL_TIM_Init+0xea>
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	4a10      	ldr	r2, [pc, #64]	@ (8003808 <LL_TIM_Init+0x120>)
 80037c6:	4293      	cmp	r3, r2
 80037c8:	d003      	beq.n	80037d2 <LL_TIM_Init+0xea>
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	4a0f      	ldr	r2, [pc, #60]	@ (800380c <LL_TIM_Init+0x124>)
 80037ce:	4293      	cmp	r3, r2
 80037d0:	d105      	bne.n	80037de <LL_TIM_Init+0xf6>
  {
    /* Set the Repetition Counter value */
    LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
 80037d2:	683b      	ldr	r3, [r7, #0]
 80037d4:	691b      	ldr	r3, [r3, #16]
 80037d6:	4619      	mov	r1, r3
 80037d8:	6878      	ldr	r0, [r7, #4]
 80037da:	f7ff ff11 	bl	8003600 <LL_TIM_SetRepetitionCounter>
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter value (if applicable) immediately */
  LL_TIM_GenerateEvent_UPDATE(TIMx);
 80037de:	6878      	ldr	r0, [r7, #4]
 80037e0:	f7ff ff72 	bl	80036c8 <LL_TIM_GenerateEvent_UPDATE>

  return SUCCESS;
 80037e4:	2300      	movs	r3, #0
}
 80037e6:	4618      	mov	r0, r3
 80037e8:	3710      	adds	r7, #16
 80037ea:	46bd      	mov	sp, r7
 80037ec:	bd80      	pop	{r7, pc}
 80037ee:	bf00      	nop
 80037f0:	40012c00 	.word	0x40012c00
 80037f4:	40000400 	.word	0x40000400
 80037f8:	40000800 	.word	0x40000800
 80037fc:	40000c00 	.word	0x40000c00
 8003800:	40013400 	.word	0x40013400
 8003804:	40014000 	.word	0x40014000
 8003808:	40014400 	.word	0x40014400
 800380c:	40014800 	.word	0x40014800

08003810 <LL_TIM_OC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx output channel is initialized
  *          - ERROR: TIMx output channel is not initialized
  */
ErrorStatus LL_TIM_OC_Init(TIM_TypeDef *TIMx, uint32_t Channel, const LL_TIM_OC_InitTypeDef *TIM_OC_InitStruct)
{
 8003810:	b580      	push	{r7, lr}
 8003812:	b086      	sub	sp, #24
 8003814:	af00      	add	r7, sp, #0
 8003816:	60f8      	str	r0, [r7, #12]
 8003818:	60b9      	str	r1, [r7, #8]
 800381a:	607a      	str	r2, [r7, #4]
  ErrorStatus result = ERROR;
 800381c:	2301      	movs	r3, #1
 800381e:	75fb      	strb	r3, [r7, #23]

  switch (Channel)
 8003820:	68bb      	ldr	r3, [r7, #8]
 8003822:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003826:	d045      	beq.n	80038b4 <LL_TIM_OC_Init+0xa4>
 8003828:	68bb      	ldr	r3, [r7, #8]
 800382a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800382e:	d848      	bhi.n	80038c2 <LL_TIM_OC_Init+0xb2>
 8003830:	68bb      	ldr	r3, [r7, #8]
 8003832:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003836:	d036      	beq.n	80038a6 <LL_TIM_OC_Init+0x96>
 8003838:	68bb      	ldr	r3, [r7, #8]
 800383a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800383e:	d840      	bhi.n	80038c2 <LL_TIM_OC_Init+0xb2>
 8003840:	68bb      	ldr	r3, [r7, #8]
 8003842:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003846:	d027      	beq.n	8003898 <LL_TIM_OC_Init+0x88>
 8003848:	68bb      	ldr	r3, [r7, #8]
 800384a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800384e:	d838      	bhi.n	80038c2 <LL_TIM_OC_Init+0xb2>
 8003850:	68bb      	ldr	r3, [r7, #8]
 8003852:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003856:	d018      	beq.n	800388a <LL_TIM_OC_Init+0x7a>
 8003858:	68bb      	ldr	r3, [r7, #8]
 800385a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800385e:	d830      	bhi.n	80038c2 <LL_TIM_OC_Init+0xb2>
 8003860:	68bb      	ldr	r3, [r7, #8]
 8003862:	2b01      	cmp	r3, #1
 8003864:	d003      	beq.n	800386e <LL_TIM_OC_Init+0x5e>
 8003866:	68bb      	ldr	r3, [r7, #8]
 8003868:	2b10      	cmp	r3, #16
 800386a:	d007      	beq.n	800387c <LL_TIM_OC_Init+0x6c>
      break;
    case LL_TIM_CHANNEL_CH6:
      result = OC6Config(TIMx, TIM_OC_InitStruct);
      break;
    default:
      break;
 800386c:	e029      	b.n	80038c2 <LL_TIM_OC_Init+0xb2>
      result = OC1Config(TIMx, TIM_OC_InitStruct);
 800386e:	6879      	ldr	r1, [r7, #4]
 8003870:	68f8      	ldr	r0, [r7, #12]
 8003872:	f000 f82d 	bl	80038d0 <OC1Config>
 8003876:	4603      	mov	r3, r0
 8003878:	75fb      	strb	r3, [r7, #23]
      break;
 800387a:	e023      	b.n	80038c4 <LL_TIM_OC_Init+0xb4>
      result = OC2Config(TIMx, TIM_OC_InitStruct);
 800387c:	6879      	ldr	r1, [r7, #4]
 800387e:	68f8      	ldr	r0, [r7, #12]
 8003880:	f000 f8a6 	bl	80039d0 <OC2Config>
 8003884:	4603      	mov	r3, r0
 8003886:	75fb      	strb	r3, [r7, #23]
      break;
 8003888:	e01c      	b.n	80038c4 <LL_TIM_OC_Init+0xb4>
      result = OC3Config(TIMx, TIM_OC_InitStruct);
 800388a:	6879      	ldr	r1, [r7, #4]
 800388c:	68f8      	ldr	r0, [r7, #12]
 800388e:	f000 f923 	bl	8003ad8 <OC3Config>
 8003892:	4603      	mov	r3, r0
 8003894:	75fb      	strb	r3, [r7, #23]
      break;
 8003896:	e015      	b.n	80038c4 <LL_TIM_OC_Init+0xb4>
      result = OC4Config(TIMx, TIM_OC_InitStruct);
 8003898:	6879      	ldr	r1, [r7, #4]
 800389a:	68f8      	ldr	r0, [r7, #12]
 800389c:	f000 f9a0 	bl	8003be0 <OC4Config>
 80038a0:	4603      	mov	r3, r0
 80038a2:	75fb      	strb	r3, [r7, #23]
      break;
 80038a4:	e00e      	b.n	80038c4 <LL_TIM_OC_Init+0xb4>
      result = OC5Config(TIMx, TIM_OC_InitStruct);
 80038a6:	6879      	ldr	r1, [r7, #4]
 80038a8:	68f8      	ldr	r0, [r7, #12]
 80038aa:	f000 fa05 	bl	8003cb8 <OC5Config>
 80038ae:	4603      	mov	r3, r0
 80038b0:	75fb      	strb	r3, [r7, #23]
      break;
 80038b2:	e007      	b.n	80038c4 <LL_TIM_OC_Init+0xb4>
      result = OC6Config(TIMx, TIM_OC_InitStruct);
 80038b4:	6879      	ldr	r1, [r7, #4]
 80038b6:	68f8      	ldr	r0, [r7, #12]
 80038b8:	f000 fa62 	bl	8003d80 <OC6Config>
 80038bc:	4603      	mov	r3, r0
 80038be:	75fb      	strb	r3, [r7, #23]
      break;
 80038c0:	e000      	b.n	80038c4 <LL_TIM_OC_Init+0xb4>
      break;
 80038c2:	bf00      	nop
  }

  return result;
 80038c4:	7dfb      	ldrb	r3, [r7, #23]
}
 80038c6:	4618      	mov	r0, r3
 80038c8:	3718      	adds	r7, #24
 80038ca:	46bd      	mov	sp, r7
 80038cc:	bd80      	pop	{r7, pc}
	...

080038d0 <OC1Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC1Config(TIM_TypeDef *TIMx, const LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 80038d0:	b580      	push	{r7, lr}
 80038d2:	b086      	sub	sp, #24
 80038d4:	af00      	add	r7, sp, #0
 80038d6:	6078      	str	r0, [r7, #4]
 80038d8:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 1: Reset the CC1E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC1E);
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	6a1b      	ldr	r3, [r3, #32]
 80038de:	f023 0201 	bic.w	r2, r3, #1
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	6a1b      	ldr	r3, [r3, #32]
 80038ea:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	685b      	ldr	r3, [r3, #4]
 80038f0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	699b      	ldr	r3, [r3, #24]
 80038f6:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC1S);
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	f023 0303 	bic.w	r3, r3, #3
 80038fe:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC1M, TIM_OCInitStruct->OCMode);
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003906:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800390a:	683a      	ldr	r2, [r7, #0]
 800390c:	6812      	ldr	r2, [r2, #0]
 800390e:	4313      	orrs	r3, r2
 8003910:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC1P, TIM_OCInitStruct->OCPolarity);
 8003912:	697b      	ldr	r3, [r7, #20]
 8003914:	f023 0202 	bic.w	r2, r3, #2
 8003918:	683b      	ldr	r3, [r7, #0]
 800391a:	691b      	ldr	r3, [r3, #16]
 800391c:	4313      	orrs	r3, r2
 800391e:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC1E, TIM_OCInitStruct->OCState);
 8003920:	697b      	ldr	r3, [r7, #20]
 8003922:	f023 0201 	bic.w	r2, r3, #1
 8003926:	683b      	ldr	r3, [r7, #0]
 8003928:	685b      	ldr	r3, [r3, #4]
 800392a:	4313      	orrs	r3, r2
 800392c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	4a22      	ldr	r2, [pc, #136]	@ (80039bc <OC1Config+0xec>)
 8003932:	4293      	cmp	r3, r2
 8003934:	d00f      	beq.n	8003956 <OC1Config+0x86>
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	4a21      	ldr	r2, [pc, #132]	@ (80039c0 <OC1Config+0xf0>)
 800393a:	4293      	cmp	r3, r2
 800393c:	d00b      	beq.n	8003956 <OC1Config+0x86>
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	4a20      	ldr	r2, [pc, #128]	@ (80039c4 <OC1Config+0xf4>)
 8003942:	4293      	cmp	r3, r2
 8003944:	d007      	beq.n	8003956 <OC1Config+0x86>
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	4a1f      	ldr	r2, [pc, #124]	@ (80039c8 <OC1Config+0xf8>)
 800394a:	4293      	cmp	r3, r2
 800394c:	d003      	beq.n	8003956 <OC1Config+0x86>
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	4a1e      	ldr	r2, [pc, #120]	@ (80039cc <OC1Config+0xfc>)
 8003952:	4293      	cmp	r3, r2
 8003954:	d11e      	bne.n	8003994 <OC1Config+0xc4>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NP, TIM_OCInitStruct->OCNPolarity << 2U);
 8003956:	697b      	ldr	r3, [r7, #20]
 8003958:	f023 0208 	bic.w	r2, r3, #8
 800395c:	683b      	ldr	r3, [r7, #0]
 800395e:	695b      	ldr	r3, [r3, #20]
 8003960:	009b      	lsls	r3, r3, #2
 8003962:	4313      	orrs	r3, r2
 8003964:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NE, TIM_OCInitStruct->OCNState << 2U);
 8003966:	697b      	ldr	r3, [r7, #20]
 8003968:	f023 0204 	bic.w	r2, r3, #4
 800396c:	683b      	ldr	r3, [r7, #0]
 800396e:	689b      	ldr	r3, [r3, #8]
 8003970:	009b      	lsls	r3, r3, #2
 8003972:	4313      	orrs	r3, r2
 8003974:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1, TIM_OCInitStruct->OCIdleState);
 8003976:	693b      	ldr	r3, [r7, #16]
 8003978:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800397c:	683b      	ldr	r3, [r7, #0]
 800397e:	699b      	ldr	r3, [r3, #24]
 8003980:	4313      	orrs	r3, r2
 8003982:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1N, TIM_OCInitStruct->OCNIdleState << 1U);
 8003984:	693b      	ldr	r3, [r7, #16]
 8003986:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 800398a:	683b      	ldr	r3, [r7, #0]
 800398c:	69db      	ldr	r3, [r3, #28]
 800398e:	005b      	lsls	r3, r3, #1
 8003990:	4313      	orrs	r3, r2
 8003992:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	693a      	ldr	r2, [r7, #16]
 8003998:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	68fa      	ldr	r2, [r7, #12]
 800399e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH1(TIMx, TIM_OCInitStruct->CompareValue);
 80039a0:	683b      	ldr	r3, [r7, #0]
 80039a2:	68db      	ldr	r3, [r3, #12]
 80039a4:	4619      	mov	r1, r3
 80039a6:	6878      	ldr	r0, [r7, #4]
 80039a8:	f7ff fe38 	bl	800361c <LL_TIM_OC_SetCompareCH1>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	697a      	ldr	r2, [r7, #20]
 80039b0:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 80039b2:	2300      	movs	r3, #0
}
 80039b4:	4618      	mov	r0, r3
 80039b6:	3718      	adds	r7, #24
 80039b8:	46bd      	mov	sp, r7
 80039ba:	bd80      	pop	{r7, pc}
 80039bc:	40012c00 	.word	0x40012c00
 80039c0:	40013400 	.word	0x40013400
 80039c4:	40014000 	.word	0x40014000
 80039c8:	40014400 	.word	0x40014400
 80039cc:	40014800 	.word	0x40014800

080039d0 <OC2Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC2Config(TIM_TypeDef *TIMx, const LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 80039d0:	b580      	push	{r7, lr}
 80039d2:	b086      	sub	sp, #24
 80039d4:	af00      	add	r7, sp, #0
 80039d6:	6078      	str	r0, [r7, #4]
 80039d8:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 2: Reset the CC2E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC2E);
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	6a1b      	ldr	r3, [r3, #32]
 80039de:	f023 0210 	bic.w	r2, r3, #16
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	6a1b      	ldr	r3, [r3, #32]
 80039ea:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	685b      	ldr	r3, [r3, #4]
 80039f0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	699b      	ldr	r3, [r3, #24]
 80039f6:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC2S);
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80039fe:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC2M, TIM_OCInitStruct->OCMode << 8U);
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003a06:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003a0a:	683a      	ldr	r2, [r7, #0]
 8003a0c:	6812      	ldr	r2, [r2, #0]
 8003a0e:	0212      	lsls	r2, r2, #8
 8003a10:	4313      	orrs	r3, r2
 8003a12:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC2P, TIM_OCInitStruct->OCPolarity << 4U);
 8003a14:	697b      	ldr	r3, [r7, #20]
 8003a16:	f023 0220 	bic.w	r2, r3, #32
 8003a1a:	683b      	ldr	r3, [r7, #0]
 8003a1c:	691b      	ldr	r3, [r3, #16]
 8003a1e:	011b      	lsls	r3, r3, #4
 8003a20:	4313      	orrs	r3, r2
 8003a22:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC2E, TIM_OCInitStruct->OCState << 4U);
 8003a24:	697b      	ldr	r3, [r7, #20]
 8003a26:	f023 0210 	bic.w	r2, r3, #16
 8003a2a:	683b      	ldr	r3, [r7, #0]
 8003a2c:	685b      	ldr	r3, [r3, #4]
 8003a2e:	011b      	lsls	r3, r3, #4
 8003a30:	4313      	orrs	r3, r2
 8003a32:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	4a23      	ldr	r2, [pc, #140]	@ (8003ac4 <OC2Config+0xf4>)
 8003a38:	4293      	cmp	r3, r2
 8003a3a:	d00f      	beq.n	8003a5c <OC2Config+0x8c>
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	4a22      	ldr	r2, [pc, #136]	@ (8003ac8 <OC2Config+0xf8>)
 8003a40:	4293      	cmp	r3, r2
 8003a42:	d00b      	beq.n	8003a5c <OC2Config+0x8c>
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	4a21      	ldr	r2, [pc, #132]	@ (8003acc <OC2Config+0xfc>)
 8003a48:	4293      	cmp	r3, r2
 8003a4a:	d007      	beq.n	8003a5c <OC2Config+0x8c>
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	4a20      	ldr	r2, [pc, #128]	@ (8003ad0 <OC2Config+0x100>)
 8003a50:	4293      	cmp	r3, r2
 8003a52:	d003      	beq.n	8003a5c <OC2Config+0x8c>
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	4a1f      	ldr	r2, [pc, #124]	@ (8003ad4 <OC2Config+0x104>)
 8003a58:	4293      	cmp	r3, r2
 8003a5a:	d11f      	bne.n	8003a9c <OC2Config+0xcc>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NP, TIM_OCInitStruct->OCNPolarity << 6U);
 8003a5c:	697b      	ldr	r3, [r7, #20]
 8003a5e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003a62:	683b      	ldr	r3, [r7, #0]
 8003a64:	695b      	ldr	r3, [r3, #20]
 8003a66:	019b      	lsls	r3, r3, #6
 8003a68:	4313      	orrs	r3, r2
 8003a6a:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NE, TIM_OCInitStruct->OCNState << 6U);
 8003a6c:	697b      	ldr	r3, [r7, #20]
 8003a6e:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 8003a72:	683b      	ldr	r3, [r7, #0]
 8003a74:	689b      	ldr	r3, [r3, #8]
 8003a76:	019b      	lsls	r3, r3, #6
 8003a78:	4313      	orrs	r3, r2
 8003a7a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2, TIM_OCInitStruct->OCIdleState << 2U);
 8003a7c:	693b      	ldr	r3, [r7, #16]
 8003a7e:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8003a82:	683b      	ldr	r3, [r7, #0]
 8003a84:	699b      	ldr	r3, [r3, #24]
 8003a86:	009b      	lsls	r3, r3, #2
 8003a88:	4313      	orrs	r3, r2
 8003a8a:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2N, TIM_OCInitStruct->OCNIdleState << 3U);
 8003a8c:	693b      	ldr	r3, [r7, #16]
 8003a8e:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8003a92:	683b      	ldr	r3, [r7, #0]
 8003a94:	69db      	ldr	r3, [r3, #28]
 8003a96:	00db      	lsls	r3, r3, #3
 8003a98:	4313      	orrs	r3, r2
 8003a9a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	693a      	ldr	r2, [r7, #16]
 8003aa0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	68fa      	ldr	r2, [r7, #12]
 8003aa6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH2(TIMx, TIM_OCInitStruct->CompareValue);
 8003aa8:	683b      	ldr	r3, [r7, #0]
 8003aaa:	68db      	ldr	r3, [r3, #12]
 8003aac:	4619      	mov	r1, r3
 8003aae:	6878      	ldr	r0, [r7, #4]
 8003ab0:	f7ff fdc2 	bl	8003638 <LL_TIM_OC_SetCompareCH2>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	697a      	ldr	r2, [r7, #20]
 8003ab8:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8003aba:	2300      	movs	r3, #0
}
 8003abc:	4618      	mov	r0, r3
 8003abe:	3718      	adds	r7, #24
 8003ac0:	46bd      	mov	sp, r7
 8003ac2:	bd80      	pop	{r7, pc}
 8003ac4:	40012c00 	.word	0x40012c00
 8003ac8:	40013400 	.word	0x40013400
 8003acc:	40014000 	.word	0x40014000
 8003ad0:	40014400 	.word	0x40014400
 8003ad4:	40014800 	.word	0x40014800

08003ad8 <OC3Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC3Config(TIM_TypeDef *TIMx, const LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8003ad8:	b580      	push	{r7, lr}
 8003ada:	b086      	sub	sp, #24
 8003adc:	af00      	add	r7, sp, #0
 8003ade:	6078      	str	r0, [r7, #4]
 8003ae0:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 3: Reset the CC3E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC3E);
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	6a1b      	ldr	r3, [r3, #32]
 8003ae6:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	6a1b      	ldr	r3, [r3, #32]
 8003af2:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	685b      	ldr	r3, [r3, #4]
 8003af8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	69db      	ldr	r3, [r3, #28]
 8003afe:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC3S);
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	f023 0303 	bic.w	r3, r3, #3
 8003b06:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC3M, TIM_OCInitStruct->OCMode);
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003b0e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003b12:	683a      	ldr	r2, [r7, #0]
 8003b14:	6812      	ldr	r2, [r2, #0]
 8003b16:	4313      	orrs	r3, r2
 8003b18:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC3P, TIM_OCInitStruct->OCPolarity << 8U);
 8003b1a:	697b      	ldr	r3, [r7, #20]
 8003b1c:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8003b20:	683b      	ldr	r3, [r7, #0]
 8003b22:	691b      	ldr	r3, [r3, #16]
 8003b24:	021b      	lsls	r3, r3, #8
 8003b26:	4313      	orrs	r3, r2
 8003b28:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC3E, TIM_OCInitStruct->OCState << 8U);
 8003b2a:	697b      	ldr	r3, [r7, #20]
 8003b2c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003b30:	683b      	ldr	r3, [r7, #0]
 8003b32:	685b      	ldr	r3, [r3, #4]
 8003b34:	021b      	lsls	r3, r3, #8
 8003b36:	4313      	orrs	r3, r2
 8003b38:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	4a23      	ldr	r2, [pc, #140]	@ (8003bcc <OC3Config+0xf4>)
 8003b3e:	4293      	cmp	r3, r2
 8003b40:	d00f      	beq.n	8003b62 <OC3Config+0x8a>
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	4a22      	ldr	r2, [pc, #136]	@ (8003bd0 <OC3Config+0xf8>)
 8003b46:	4293      	cmp	r3, r2
 8003b48:	d00b      	beq.n	8003b62 <OC3Config+0x8a>
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	4a21      	ldr	r2, [pc, #132]	@ (8003bd4 <OC3Config+0xfc>)
 8003b4e:	4293      	cmp	r3, r2
 8003b50:	d007      	beq.n	8003b62 <OC3Config+0x8a>
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	4a20      	ldr	r2, [pc, #128]	@ (8003bd8 <OC3Config+0x100>)
 8003b56:	4293      	cmp	r3, r2
 8003b58:	d003      	beq.n	8003b62 <OC3Config+0x8a>
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	4a1f      	ldr	r2, [pc, #124]	@ (8003bdc <OC3Config+0x104>)
 8003b5e:	4293      	cmp	r3, r2
 8003b60:	d11f      	bne.n	8003ba2 <OC3Config+0xca>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NP, TIM_OCInitStruct->OCNPolarity << 10U);
 8003b62:	697b      	ldr	r3, [r7, #20]
 8003b64:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8003b68:	683b      	ldr	r3, [r7, #0]
 8003b6a:	695b      	ldr	r3, [r3, #20]
 8003b6c:	029b      	lsls	r3, r3, #10
 8003b6e:	4313      	orrs	r3, r2
 8003b70:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NE, TIM_OCInitStruct->OCNState << 10U);
 8003b72:	697b      	ldr	r3, [r7, #20]
 8003b74:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8003b78:	683b      	ldr	r3, [r7, #0]
 8003b7a:	689b      	ldr	r3, [r3, #8]
 8003b7c:	029b      	lsls	r3, r3, #10
 8003b7e:	4313      	orrs	r3, r2
 8003b80:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3, TIM_OCInitStruct->OCIdleState << 4U);
 8003b82:	693b      	ldr	r3, [r7, #16]
 8003b84:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003b88:	683b      	ldr	r3, [r7, #0]
 8003b8a:	699b      	ldr	r3, [r3, #24]
 8003b8c:	011b      	lsls	r3, r3, #4
 8003b8e:	4313      	orrs	r3, r2
 8003b90:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3N, TIM_OCInitStruct->OCNIdleState << 5U);
 8003b92:	693b      	ldr	r3, [r7, #16]
 8003b94:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8003b98:	683b      	ldr	r3, [r7, #0]
 8003b9a:	69db      	ldr	r3, [r3, #28]
 8003b9c:	015b      	lsls	r3, r3, #5
 8003b9e:	4313      	orrs	r3, r2
 8003ba0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	693a      	ldr	r2, [r7, #16]
 8003ba6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	68fa      	ldr	r2, [r7, #12]
 8003bac:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH3(TIMx, TIM_OCInitStruct->CompareValue);
 8003bae:	683b      	ldr	r3, [r7, #0]
 8003bb0:	68db      	ldr	r3, [r3, #12]
 8003bb2:	4619      	mov	r1, r3
 8003bb4:	6878      	ldr	r0, [r7, #4]
 8003bb6:	f7ff fd4d 	bl	8003654 <LL_TIM_OC_SetCompareCH3>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	697a      	ldr	r2, [r7, #20]
 8003bbe:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8003bc0:	2300      	movs	r3, #0
}
 8003bc2:	4618      	mov	r0, r3
 8003bc4:	3718      	adds	r7, #24
 8003bc6:	46bd      	mov	sp, r7
 8003bc8:	bd80      	pop	{r7, pc}
 8003bca:	bf00      	nop
 8003bcc:	40012c00 	.word	0x40012c00
 8003bd0:	40013400 	.word	0x40013400
 8003bd4:	40014000 	.word	0x40014000
 8003bd8:	40014400 	.word	0x40014400
 8003bdc:	40014800 	.word	0x40014800

08003be0 <OC4Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC4Config(TIM_TypeDef *TIMx, const LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8003be0:	b580      	push	{r7, lr}
 8003be2:	b086      	sub	sp, #24
 8003be4:	af00      	add	r7, sp, #0
 8003be6:	6078      	str	r0, [r7, #4]
 8003be8:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 4: Reset the CC4E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC4E);
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	6a1b      	ldr	r3, [r3, #32]
 8003bee:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	6a1b      	ldr	r3, [r3, #32]
 8003bfa:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  LL_TIM_ReadReg(TIMx, CR2);
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	685b      	ldr	r3, [r3, #4]
 8003c00:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	69db      	ldr	r3, [r3, #28]
 8003c06:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC4S);
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003c0e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC4M, TIM_OCInitStruct->OCMode << 8U);
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003c16:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003c1a:	683a      	ldr	r2, [r7, #0]
 8003c1c:	6812      	ldr	r2, [r2, #0]
 8003c1e:	0212      	lsls	r2, r2, #8
 8003c20:	4313      	orrs	r3, r2
 8003c22:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC4P, TIM_OCInitStruct->OCPolarity << 12U);
 8003c24:	693b      	ldr	r3, [r7, #16]
 8003c26:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8003c2a:	683b      	ldr	r3, [r7, #0]
 8003c2c:	691b      	ldr	r3, [r3, #16]
 8003c2e:	031b      	lsls	r3, r3, #12
 8003c30:	4313      	orrs	r3, r2
 8003c32:	613b      	str	r3, [r7, #16]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC4E, TIM_OCInitStruct->OCState << 12U);
 8003c34:	693b      	ldr	r3, [r7, #16]
 8003c36:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003c3a:	683b      	ldr	r3, [r7, #0]
 8003c3c:	685b      	ldr	r3, [r3, #4]
 8003c3e:	031b      	lsls	r3, r3, #12
 8003c40:	4313      	orrs	r3, r2
 8003c42:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	4a17      	ldr	r2, [pc, #92]	@ (8003ca4 <OC4Config+0xc4>)
 8003c48:	4293      	cmp	r3, r2
 8003c4a:	d00f      	beq.n	8003c6c <OC4Config+0x8c>
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	4a16      	ldr	r2, [pc, #88]	@ (8003ca8 <OC4Config+0xc8>)
 8003c50:	4293      	cmp	r3, r2
 8003c52:	d00b      	beq.n	8003c6c <OC4Config+0x8c>
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	4a15      	ldr	r2, [pc, #84]	@ (8003cac <OC4Config+0xcc>)
 8003c58:	4293      	cmp	r3, r2
 8003c5a:	d007      	beq.n	8003c6c <OC4Config+0x8c>
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	4a14      	ldr	r2, [pc, #80]	@ (8003cb0 <OC4Config+0xd0>)
 8003c60:	4293      	cmp	r3, r2
 8003c62:	d003      	beq.n	8003c6c <OC4Config+0x8c>
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	4a13      	ldr	r2, [pc, #76]	@ (8003cb4 <OC4Config+0xd4>)
 8003c68:	4293      	cmp	r3, r2
 8003c6a:	d107      	bne.n	8003c7c <OC4Config+0x9c>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS4, TIM_OCInitStruct->OCIdleState << 6U);
 8003c6c:	697b      	ldr	r3, [r7, #20]
 8003c6e:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8003c72:	683b      	ldr	r3, [r7, #0]
 8003c74:	699b      	ldr	r3, [r3, #24]
 8003c76:	019b      	lsls	r3, r3, #6
 8003c78:	4313      	orrs	r3, r2
 8003c7a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	697a      	ldr	r2, [r7, #20]
 8003c80:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	68fa      	ldr	r2, [r7, #12]
 8003c86:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH4(TIMx, TIM_OCInitStruct->CompareValue);
 8003c88:	683b      	ldr	r3, [r7, #0]
 8003c8a:	68db      	ldr	r3, [r3, #12]
 8003c8c:	4619      	mov	r1, r3
 8003c8e:	6878      	ldr	r0, [r7, #4]
 8003c90:	f7ff fcee 	bl	8003670 <LL_TIM_OC_SetCompareCH4>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	693a      	ldr	r2, [r7, #16]
 8003c98:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8003c9a:	2300      	movs	r3, #0
}
 8003c9c:	4618      	mov	r0, r3
 8003c9e:	3718      	adds	r7, #24
 8003ca0:	46bd      	mov	sp, r7
 8003ca2:	bd80      	pop	{r7, pc}
 8003ca4:	40012c00 	.word	0x40012c00
 8003ca8:	40013400 	.word	0x40013400
 8003cac:	40014000 	.word	0x40014000
 8003cb0:	40014400 	.word	0x40014400
 8003cb4:	40014800 	.word	0x40014800

08003cb8 <OC5Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC5Config(TIM_TypeDef *TIMx, const LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8003cb8:	b580      	push	{r7, lr}
 8003cba:	b084      	sub	sp, #16
 8003cbc:	af00      	add	r7, sp, #0
 8003cbe:	6078      	str	r0, [r7, #4]
 8003cc0:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 5: Reset the CC5E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC5E);
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	6a1b      	ldr	r3, [r3, #32]
 8003cc6:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	6a1b      	ldr	r3, [r3, #32]
 8003cd2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx CCMR3 register value */
  tmpccmr3 = LL_TIM_ReadReg(TIMx, CCMR3);
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003cd8:	60bb      	str	r3, [r7, #8]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr3, TIM_CCMR3_OC5M, TIM_OCInitStruct->OCMode);
 8003cda:	68bb      	ldr	r3, [r7, #8]
 8003cdc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003ce0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003ce4:	683a      	ldr	r2, [r7, #0]
 8003ce6:	6812      	ldr	r2, [r2, #0]
 8003ce8:	4313      	orrs	r3, r2
 8003cea:	60bb      	str	r3, [r7, #8]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC5P, TIM_OCInitStruct->OCPolarity << 16U);
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8003cf2:	683b      	ldr	r3, [r7, #0]
 8003cf4:	691b      	ldr	r3, [r3, #16]
 8003cf6:	041b      	lsls	r3, r3, #16
 8003cf8:	4313      	orrs	r3, r2
 8003cfa:	60fb      	str	r3, [r7, #12]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC5E, TIM_OCInitStruct->OCState << 16U);
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8003d02:	683b      	ldr	r3, [r7, #0]
 8003d04:	685b      	ldr	r3, [r3, #4]
 8003d06:	041b      	lsls	r3, r3, #16
 8003d08:	4313      	orrs	r3, r2
 8003d0a:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	4a17      	ldr	r2, [pc, #92]	@ (8003d6c <OC5Config+0xb4>)
 8003d10:	4293      	cmp	r3, r2
 8003d12:	d00f      	beq.n	8003d34 <OC5Config+0x7c>
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	4a16      	ldr	r2, [pc, #88]	@ (8003d70 <OC5Config+0xb8>)
 8003d18:	4293      	cmp	r3, r2
 8003d1a:	d00b      	beq.n	8003d34 <OC5Config+0x7c>
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	4a15      	ldr	r2, [pc, #84]	@ (8003d74 <OC5Config+0xbc>)
 8003d20:	4293      	cmp	r3, r2
 8003d22:	d007      	beq.n	8003d34 <OC5Config+0x7c>
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	4a14      	ldr	r2, [pc, #80]	@ (8003d78 <OC5Config+0xc0>)
 8003d28:	4293      	cmp	r3, r2
 8003d2a:	d003      	beq.n	8003d34 <OC5Config+0x7c>
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	4a13      	ldr	r2, [pc, #76]	@ (8003d7c <OC5Config+0xc4>)
 8003d30:	4293      	cmp	r3, r2
 8003d32:	d109      	bne.n	8003d48 <OC5Config+0x90>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the Output Idle state */
    MODIFY_REG(TIMx->CR2, TIM_CR2_OIS5, TIM_OCInitStruct->OCIdleState << 8U);
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	685b      	ldr	r3, [r3, #4]
 8003d38:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8003d3c:	683b      	ldr	r3, [r7, #0]
 8003d3e:	699b      	ldr	r3, [r3, #24]
 8003d40:	021b      	lsls	r3, r3, #8
 8003d42:	431a      	orrs	r2, r3
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	605a      	str	r2, [r3, #4]

  }

  /* Write to TIMx CCMR3 */
  LL_TIM_WriteReg(TIMx, CCMR3, tmpccmr3);
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	68ba      	ldr	r2, [r7, #8]
 8003d4c:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH5(TIMx, TIM_OCInitStruct->CompareValue);
 8003d4e:	683b      	ldr	r3, [r7, #0]
 8003d50:	68db      	ldr	r3, [r3, #12]
 8003d52:	4619      	mov	r1, r3
 8003d54:	6878      	ldr	r0, [r7, #4]
 8003d56:	f7ff fc99 	bl	800368c <LL_TIM_OC_SetCompareCH5>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	68fa      	ldr	r2, [r7, #12]
 8003d5e:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8003d60:	2300      	movs	r3, #0
}
 8003d62:	4618      	mov	r0, r3
 8003d64:	3710      	adds	r7, #16
 8003d66:	46bd      	mov	sp, r7
 8003d68:	bd80      	pop	{r7, pc}
 8003d6a:	bf00      	nop
 8003d6c:	40012c00 	.word	0x40012c00
 8003d70:	40013400 	.word	0x40013400
 8003d74:	40014000 	.word	0x40014000
 8003d78:	40014400 	.word	0x40014400
 8003d7c:	40014800 	.word	0x40014800

08003d80 <OC6Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC6Config(TIM_TypeDef *TIMx, const LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8003d80:	b580      	push	{r7, lr}
 8003d82:	b084      	sub	sp, #16
 8003d84:	af00      	add	r7, sp, #0
 8003d86:	6078      	str	r0, [r7, #4]
 8003d88:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 5: Reset the CC6E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC6E);
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	6a1b      	ldr	r3, [r3, #32]
 8003d8e:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	6a1b      	ldr	r3, [r3, #32]
 8003d9a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx CCMR3 register value */
  tmpccmr3 = LL_TIM_ReadReg(TIMx, CCMR3);
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003da0:	60bb      	str	r3, [r7, #8]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr3, TIM_CCMR3_OC6M, TIM_OCInitStruct->OCMode << 8U);
 8003da2:	68bb      	ldr	r3, [r7, #8]
 8003da4:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003da8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003dac:	683a      	ldr	r2, [r7, #0]
 8003dae:	6812      	ldr	r2, [r2, #0]
 8003db0:	0212      	lsls	r2, r2, #8
 8003db2:	4313      	orrs	r3, r2
 8003db4:	60bb      	str	r3, [r7, #8]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC6P, TIM_OCInitStruct->OCPolarity << 20U);
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8003dbc:	683b      	ldr	r3, [r7, #0]
 8003dbe:	691b      	ldr	r3, [r3, #16]
 8003dc0:	051b      	lsls	r3, r3, #20
 8003dc2:	4313      	orrs	r3, r2
 8003dc4:	60fb      	str	r3, [r7, #12]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC6E, TIM_OCInitStruct->OCState << 20U);
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8003dcc:	683b      	ldr	r3, [r7, #0]
 8003dce:	685b      	ldr	r3, [r3, #4]
 8003dd0:	051b      	lsls	r3, r3, #20
 8003dd2:	4313      	orrs	r3, r2
 8003dd4:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	4a16      	ldr	r2, [pc, #88]	@ (8003e34 <OC6Config+0xb4>)
 8003dda:	4293      	cmp	r3, r2
 8003ddc:	d00f      	beq.n	8003dfe <OC6Config+0x7e>
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	4a15      	ldr	r2, [pc, #84]	@ (8003e38 <OC6Config+0xb8>)
 8003de2:	4293      	cmp	r3, r2
 8003de4:	d00b      	beq.n	8003dfe <OC6Config+0x7e>
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	4a14      	ldr	r2, [pc, #80]	@ (8003e3c <OC6Config+0xbc>)
 8003dea:	4293      	cmp	r3, r2
 8003dec:	d007      	beq.n	8003dfe <OC6Config+0x7e>
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	4a13      	ldr	r2, [pc, #76]	@ (8003e40 <OC6Config+0xc0>)
 8003df2:	4293      	cmp	r3, r2
 8003df4:	d003      	beq.n	8003dfe <OC6Config+0x7e>
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	4a12      	ldr	r2, [pc, #72]	@ (8003e44 <OC6Config+0xc4>)
 8003dfa:	4293      	cmp	r3, r2
 8003dfc:	d109      	bne.n	8003e12 <OC6Config+0x92>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the Output Idle state */
    MODIFY_REG(TIMx->CR2, TIM_CR2_OIS6, TIM_OCInitStruct->OCIdleState << 10U);
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	685b      	ldr	r3, [r3, #4]
 8003e02:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 8003e06:	683b      	ldr	r3, [r7, #0]
 8003e08:	699b      	ldr	r3, [r3, #24]
 8003e0a:	029b      	lsls	r3, r3, #10
 8003e0c:	431a      	orrs	r2, r3
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	605a      	str	r2, [r3, #4]
  }

  /* Write to TIMx CCMR3 */
  LL_TIM_WriteReg(TIMx, CCMR3, tmpccmr3);
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	68ba      	ldr	r2, [r7, #8]
 8003e16:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH6(TIMx, TIM_OCInitStruct->CompareValue);
 8003e18:	683b      	ldr	r3, [r7, #0]
 8003e1a:	68db      	ldr	r3, [r3, #12]
 8003e1c:	4619      	mov	r1, r3
 8003e1e:	6878      	ldr	r0, [r7, #4]
 8003e20:	f7ff fc44 	bl	80036ac <LL_TIM_OC_SetCompareCH6>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	68fa      	ldr	r2, [r7, #12]
 8003e28:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8003e2a:	2300      	movs	r3, #0
}
 8003e2c:	4618      	mov	r0, r3
 8003e2e:	3710      	adds	r7, #16
 8003e30:	46bd      	mov	sp, r7
 8003e32:	bd80      	pop	{r7, pc}
 8003e34:	40012c00 	.word	0x40012c00
 8003e38:	40013400 	.word	0x40013400
 8003e3c:	40014000 	.word	0x40014000
 8003e40:	40014400 	.word	0x40014400
 8003e44:	40014800 	.word	0x40014800

08003e48 <LL_USART_IsEnabled>:
{
 8003e48:	b480      	push	{r7}
 8003e4a:	b083      	sub	sp, #12
 8003e4c:	af00      	add	r7, sp, #0
 8003e4e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE)) ? 1UL : 0UL);
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	f003 0301 	and.w	r3, r3, #1
 8003e58:	2b01      	cmp	r3, #1
 8003e5a:	d101      	bne.n	8003e60 <LL_USART_IsEnabled+0x18>
 8003e5c:	2301      	movs	r3, #1
 8003e5e:	e000      	b.n	8003e62 <LL_USART_IsEnabled+0x1a>
 8003e60:	2300      	movs	r3, #0
}
 8003e62:	4618      	mov	r0, r3
 8003e64:	370c      	adds	r7, #12
 8003e66:	46bd      	mov	sp, r7
 8003e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e6c:	4770      	bx	lr

08003e6e <LL_USART_SetStopBitsLength>:
{
 8003e6e:	b480      	push	{r7}
 8003e70:	b083      	sub	sp, #12
 8003e72:	af00      	add	r7, sp, #0
 8003e74:	6078      	str	r0, [r7, #4]
 8003e76:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	685b      	ldr	r3, [r3, #4]
 8003e7c:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8003e80:	683b      	ldr	r3, [r7, #0]
 8003e82:	431a      	orrs	r2, r3
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	605a      	str	r2, [r3, #4]
}
 8003e88:	bf00      	nop
 8003e8a:	370c      	adds	r7, #12
 8003e8c:	46bd      	mov	sp, r7
 8003e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e92:	4770      	bx	lr

08003e94 <LL_USART_SetHWFlowCtrl>:
{
 8003e94:	b480      	push	{r7}
 8003e96:	b083      	sub	sp, #12
 8003e98:	af00      	add	r7, sp, #0
 8003e9a:	6078      	str	r0, [r7, #4]
 8003e9c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	689b      	ldr	r3, [r3, #8]
 8003ea2:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003ea6:	683b      	ldr	r3, [r7, #0]
 8003ea8:	431a      	orrs	r2, r3
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	609a      	str	r2, [r3, #8]
}
 8003eae:	bf00      	nop
 8003eb0:	370c      	adds	r7, #12
 8003eb2:	46bd      	mov	sp, r7
 8003eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eb8:	4770      	bx	lr

08003eba <LL_USART_SetBaudRate>:
{
 8003eba:	b480      	push	{r7}
 8003ebc:	b087      	sub	sp, #28
 8003ebe:	af00      	add	r7, sp, #0
 8003ec0:	60f8      	str	r0, [r7, #12]
 8003ec2:	60b9      	str	r1, [r7, #8]
 8003ec4:	607a      	str	r2, [r7, #4]
 8003ec6:	603b      	str	r3, [r7, #0]
  if (OverSampling == LL_USART_OVERSAMPLING_8)
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003ece:	d11a      	bne.n	8003f06 <LL_USART_SetBaudRate+0x4c>
    usartdiv = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, BaudRate));
 8003ed0:	68bb      	ldr	r3, [r7, #8]
 8003ed2:	005a      	lsls	r2, r3, #1
 8003ed4:	683b      	ldr	r3, [r7, #0]
 8003ed6:	085b      	lsrs	r3, r3, #1
 8003ed8:	441a      	add	r2, r3
 8003eda:	683b      	ldr	r3, [r7, #0]
 8003edc:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ee0:	b29b      	uxth	r3, r3
 8003ee2:	617b      	str	r3, [r7, #20]
    brrtemp = usartdiv & 0xFFF0U;
 8003ee4:	697a      	ldr	r2, [r7, #20]
 8003ee6:	f64f 73f0 	movw	r3, #65520	@ 0xfff0
 8003eea:	4013      	ands	r3, r2
 8003eec:	613b      	str	r3, [r7, #16]
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003eee:	697b      	ldr	r3, [r7, #20]
 8003ef0:	085b      	lsrs	r3, r3, #1
 8003ef2:	b29b      	uxth	r3, r3
 8003ef4:	f003 0307 	and.w	r3, r3, #7
 8003ef8:	693a      	ldr	r2, [r7, #16]
 8003efa:	4313      	orrs	r3, r2
 8003efc:	613b      	str	r3, [r7, #16]
    USARTx->BRR = brrtemp;
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	693a      	ldr	r2, [r7, #16]
 8003f02:	60da      	str	r2, [r3, #12]
}
 8003f04:	e00a      	b.n	8003f1c <LL_USART_SetBaudRate+0x62>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 8003f06:	683b      	ldr	r3, [r7, #0]
 8003f08:	085a      	lsrs	r2, r3, #1
 8003f0a:	68bb      	ldr	r3, [r7, #8]
 8003f0c:	441a      	add	r2, r3
 8003f0e:	683b      	ldr	r3, [r7, #0]
 8003f10:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f14:	b29b      	uxth	r3, r3
 8003f16:	461a      	mov	r2, r3
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	60da      	str	r2, [r3, #12]
}
 8003f1c:	bf00      	nop
 8003f1e:	371c      	adds	r7, #28
 8003f20:	46bd      	mov	sp, r7
 8003f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f26:	4770      	bx	lr

08003f28 <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, const LL_USART_InitTypeDef *USART_InitStruct)
{
 8003f28:	b580      	push	{r7, lr}
 8003f2a:	b084      	sub	sp, #16
 8003f2c:	af00      	add	r7, sp, #0
 8003f2e:	6078      	str	r0, [r7, #4]
 8003f30:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 8003f32:	2301      	movs	r3, #1
 8003f34:	73fb      	strb	r3, [r7, #15]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 8003f36:	2300      	movs	r3, #0
 8003f38:	60bb      	str	r3, [r7, #8]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 8003f3a:	6878      	ldr	r0, [r7, #4]
 8003f3c:	f7ff ff84 	bl	8003e48 <LL_USART_IsEnabled>
 8003f40:	4603      	mov	r3, r0
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d15b      	bne.n	8003ffe <LL_USART_Init+0xd6>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	681a      	ldr	r2, [r3, #0]
 8003f4a:	4b2f      	ldr	r3, [pc, #188]	@ (8004008 <LL_USART_Init+0xe0>)
 8003f4c:	4013      	ands	r3, r2
 8003f4e:	683a      	ldr	r2, [r7, #0]
 8003f50:	6851      	ldr	r1, [r2, #4]
 8003f52:	683a      	ldr	r2, [r7, #0]
 8003f54:	68d2      	ldr	r2, [r2, #12]
 8003f56:	4311      	orrs	r1, r2
 8003f58:	683a      	ldr	r2, [r7, #0]
 8003f5a:	6912      	ldr	r2, [r2, #16]
 8003f5c:	4311      	orrs	r1, r2
 8003f5e:	683a      	ldr	r2, [r7, #0]
 8003f60:	6992      	ldr	r2, [r2, #24]
 8003f62:	430a      	orrs	r2, r1
 8003f64:	431a      	orrs	r2, r3
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	601a      	str	r2, [r3, #0]
    /*---------------------------- USART CR2 Configuration ---------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 8003f6a:	683b      	ldr	r3, [r7, #0]
 8003f6c:	689b      	ldr	r3, [r3, #8]
 8003f6e:	4619      	mov	r1, r3
 8003f70:	6878      	ldr	r0, [r7, #4]
 8003f72:	f7ff ff7c 	bl	8003e6e <LL_USART_SetStopBitsLength>
    /*---------------------------- USART CR3 Configuration ---------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to
     *   USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 8003f76:	683b      	ldr	r3, [r7, #0]
 8003f78:	695b      	ldr	r3, [r3, #20]
 8003f7a:	4619      	mov	r1, r3
 8003f7c:	6878      	ldr	r0, [r7, #4]
 8003f7e:	f7ff ff89 	bl	8003e94 <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration ---------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    if (USARTx == USART1)
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	4a21      	ldr	r2, [pc, #132]	@ (800400c <LL_USART_Init+0xe4>)
 8003f86:	4293      	cmp	r3, r2
 8003f88:	d104      	bne.n	8003f94 <LL_USART_Init+0x6c>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART1_CLKSOURCE);
 8003f8a:	2003      	movs	r0, #3
 8003f8c:	f7ff f84c 	bl	8003028 <LL_RCC_GetUSARTClockFreq>
 8003f90:	60b8      	str	r0, [r7, #8]
 8003f92:	e023      	b.n	8003fdc <LL_USART_Init+0xb4>
    }
    else if (USARTx == USART2)
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	4a1e      	ldr	r2, [pc, #120]	@ (8004010 <LL_USART_Init+0xe8>)
 8003f98:	4293      	cmp	r3, r2
 8003f9a:	d104      	bne.n	8003fa6 <LL_USART_Init+0x7e>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART2_CLKSOURCE);
 8003f9c:	200c      	movs	r0, #12
 8003f9e:	f7ff f843 	bl	8003028 <LL_RCC_GetUSARTClockFreq>
 8003fa2:	60b8      	str	r0, [r7, #8]
 8003fa4:	e01a      	b.n	8003fdc <LL_USART_Init+0xb4>
    }
#if defined(USART3)
    else if (USARTx == USART3)
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	4a1a      	ldr	r2, [pc, #104]	@ (8004014 <LL_USART_Init+0xec>)
 8003faa:	4293      	cmp	r3, r2
 8003fac:	d104      	bne.n	8003fb8 <LL_USART_Init+0x90>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART3_CLKSOURCE);
 8003fae:	2030      	movs	r0, #48	@ 0x30
 8003fb0:	f7ff f83a 	bl	8003028 <LL_RCC_GetUSARTClockFreq>
 8003fb4:	60b8      	str	r0, [r7, #8]
 8003fb6:	e011      	b.n	8003fdc <LL_USART_Init+0xb4>
    }
#endif /* USART3 */
#if defined(UART4)
    else if (USARTx == UART4)
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	4a17      	ldr	r2, [pc, #92]	@ (8004018 <LL_USART_Init+0xf0>)
 8003fbc:	4293      	cmp	r3, r2
 8003fbe:	d104      	bne.n	8003fca <LL_USART_Init+0xa2>
    {
      periphclk = LL_RCC_GetUARTClockFreq(LL_RCC_UART4_CLKSOURCE);
 8003fc0:	20c0      	movs	r0, #192	@ 0xc0
 8003fc2:	f7ff f913 	bl	80031ec <LL_RCC_GetUARTClockFreq>
 8003fc6:	60b8      	str	r0, [r7, #8]
 8003fc8:	e008      	b.n	8003fdc <LL_USART_Init+0xb4>
    }
#endif /* UART4 */
#if defined(UART5)
    else if (USARTx == UART5)
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	4a13      	ldr	r2, [pc, #76]	@ (800401c <LL_USART_Init+0xf4>)
 8003fce:	4293      	cmp	r3, r2
 8003fd0:	d104      	bne.n	8003fdc <LL_USART_Init+0xb4>
    {
      periphclk = LL_RCC_GetUARTClockFreq(LL_RCC_UART5_CLKSOURCE);
 8003fd2:	f44f 7040 	mov.w	r0, #768	@ 0x300
 8003fd6:	f7ff f909 	bl	80031ec <LL_RCC_GetUARTClockFreq>
 8003fda:	60b8      	str	r0, [r7, #8]
       - prescaler value is required
#endif
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 8003fdc:	68bb      	ldr	r3, [r7, #8]
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	d00d      	beq.n	8003ffe <LL_USART_Init+0xd6>
        && (USART_InitStruct->BaudRate != 0U))
 8003fe2:	683b      	ldr	r3, [r7, #0]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d009      	beq.n	8003ffe <LL_USART_Init+0xd6>
    {
      status = SUCCESS;
 8003fea:	2300      	movs	r3, #0
 8003fec:	73fb      	strb	r3, [r7, #15]
      LL_USART_SetBaudRate(USARTx,
                           periphclk,
#if defined(USART_PRESC_PRESCALER)
                           USART_InitStruct->PrescalerValue,
#endif /* USART_PRESC_PRESCALER */
                           USART_InitStruct->OverSampling,
 8003fee:	683b      	ldr	r3, [r7, #0]
 8003ff0:	699a      	ldr	r2, [r3, #24]
                           USART_InitStruct->BaudRate);
 8003ff2:	683b      	ldr	r3, [r7, #0]
 8003ff4:	681b      	ldr	r3, [r3, #0]
      LL_USART_SetBaudRate(USARTx,
 8003ff6:	68b9      	ldr	r1, [r7, #8]
 8003ff8:	6878      	ldr	r0, [r7, #4]
 8003ffa:	f7ff ff5e 	bl	8003eba <LL_USART_SetBaudRate>
    LL_USART_SetPrescaler(USARTx, USART_InitStruct->PrescalerValue);
#endif /* USART_PRESC_PRESCALER */
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 8003ffe:	7bfb      	ldrb	r3, [r7, #15]
}
 8004000:	4618      	mov	r0, r3
 8004002:	3710      	adds	r7, #16
 8004004:	46bd      	mov	sp, r7
 8004006:	bd80      	pop	{r7, pc}
 8004008:	efff69f3 	.word	0xefff69f3
 800400c:	40013800 	.word	0x40013800
 8004010:	40004400 	.word	0x40004400
 8004014:	40004800 	.word	0x40004800
 8004018:	40004c00 	.word	0x40004c00
 800401c:	40005000 	.word	0x40005000

08004020 <LL_InitTick>:
  *         configuration by calling this function, for a delay use rather osDelay RTOS service.
  * @param  Ticks Number of ticks
  * @retval None
  */
__STATIC_INLINE void LL_InitTick(uint32_t HCLKFrequency, uint32_t Ticks)
{
 8004020:	b480      	push	{r7}
 8004022:	b083      	sub	sp, #12
 8004024:	af00      	add	r7, sp, #0
 8004026:	6078      	str	r0, [r7, #4]
 8004028:	6039      	str	r1, [r7, #0]
  /* Configure the SysTick to have interrupt in 1ms time base */
  SysTick->LOAD  = (uint32_t)((HCLKFrequency / Ticks) - 1UL);  /* set reload register */
 800402a:	687a      	ldr	r2, [r7, #4]
 800402c:	683b      	ldr	r3, [r7, #0]
 800402e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004032:	4a07      	ldr	r2, [pc, #28]	@ (8004050 <LL_InitTick+0x30>)
 8004034:	3b01      	subs	r3, #1
 8004036:	6053      	str	r3, [r2, #4]
  SysTick->VAL   = 0UL;                                       /* Load the SysTick Counter Value */
 8004038:	4b05      	ldr	r3, [pc, #20]	@ (8004050 <LL_InitTick+0x30>)
 800403a:	2200      	movs	r2, #0
 800403c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800403e:	4b04      	ldr	r3, [pc, #16]	@ (8004050 <LL_InitTick+0x30>)
 8004040:	2205      	movs	r2, #5
 8004042:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_ENABLE_Msk;                   /* Enable the Systick Timer */
}
 8004044:	bf00      	nop
 8004046:	370c      	adds	r7, #12
 8004048:	46bd      	mov	sp, r7
 800404a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800404e:	4770      	bx	lr
 8004050:	e000e010 	.word	0xe000e010

08004054 <LL_Init1msTick>:
  * @param  HCLKFrequency HCLK frequency in Hz
  * @note   HCLK frequency can be calculated thanks to RCC helper macro or function @ref LL_RCC_GetSystemClocksFreq
  * @retval None
  */
void LL_Init1msTick(uint32_t HCLKFrequency)
{
 8004054:	b580      	push	{r7, lr}
 8004056:	b082      	sub	sp, #8
 8004058:	af00      	add	r7, sp, #0
 800405a:	6078      	str	r0, [r7, #4]
  /* Use frequency provided in argument */
  LL_InitTick(HCLKFrequency, 1000U);
 800405c:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8004060:	6878      	ldr	r0, [r7, #4]
 8004062:	f7ff ffdd 	bl	8004020 <LL_InitTick>
}
 8004066:	bf00      	nop
 8004068:	3708      	adds	r7, #8
 800406a:	46bd      	mov	sp, r7
 800406c:	bd80      	pop	{r7, pc}
	...

08004070 <LL_SetSystemCoreClock>:
  * @note   Variable can be calculated also through SystemCoreClockUpdate function.
  * @param  HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro)
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
 8004070:	b480      	push	{r7}
 8004072:	b083      	sub	sp, #12
 8004074:	af00      	add	r7, sp, #0
 8004076:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 8004078:	4a04      	ldr	r2, [pc, #16]	@ (800408c <LL_SetSystemCoreClock+0x1c>)
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	6013      	str	r3, [r2, #0]
}
 800407e:	bf00      	nop
 8004080:	370c      	adds	r7, #12
 8004082:	46bd      	mov	sp, r7
 8004084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004088:	4770      	bx	lr
 800408a:	bf00      	nop
 800408c:	20000000 	.word	0x20000000

08004090 <std>:
 8004090:	2300      	movs	r3, #0
 8004092:	b510      	push	{r4, lr}
 8004094:	4604      	mov	r4, r0
 8004096:	e9c0 3300 	strd	r3, r3, [r0]
 800409a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800409e:	6083      	str	r3, [r0, #8]
 80040a0:	8181      	strh	r1, [r0, #12]
 80040a2:	6643      	str	r3, [r0, #100]	@ 0x64
 80040a4:	81c2      	strh	r2, [r0, #14]
 80040a6:	6183      	str	r3, [r0, #24]
 80040a8:	4619      	mov	r1, r3
 80040aa:	2208      	movs	r2, #8
 80040ac:	305c      	adds	r0, #92	@ 0x5c
 80040ae:	f000 f906 	bl	80042be <memset>
 80040b2:	4b0d      	ldr	r3, [pc, #52]	@ (80040e8 <std+0x58>)
 80040b4:	6263      	str	r3, [r4, #36]	@ 0x24
 80040b6:	4b0d      	ldr	r3, [pc, #52]	@ (80040ec <std+0x5c>)
 80040b8:	62a3      	str	r3, [r4, #40]	@ 0x28
 80040ba:	4b0d      	ldr	r3, [pc, #52]	@ (80040f0 <std+0x60>)
 80040bc:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80040be:	4b0d      	ldr	r3, [pc, #52]	@ (80040f4 <std+0x64>)
 80040c0:	6323      	str	r3, [r4, #48]	@ 0x30
 80040c2:	4b0d      	ldr	r3, [pc, #52]	@ (80040f8 <std+0x68>)
 80040c4:	6224      	str	r4, [r4, #32]
 80040c6:	429c      	cmp	r4, r3
 80040c8:	d006      	beq.n	80040d8 <std+0x48>
 80040ca:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80040ce:	4294      	cmp	r4, r2
 80040d0:	d002      	beq.n	80040d8 <std+0x48>
 80040d2:	33d0      	adds	r3, #208	@ 0xd0
 80040d4:	429c      	cmp	r4, r3
 80040d6:	d105      	bne.n	80040e4 <std+0x54>
 80040d8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80040dc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80040e0:	f000 b966 	b.w	80043b0 <__retarget_lock_init_recursive>
 80040e4:	bd10      	pop	{r4, pc}
 80040e6:	bf00      	nop
 80040e8:	08004239 	.word	0x08004239
 80040ec:	0800425b 	.word	0x0800425b
 80040f0:	08004293 	.word	0x08004293
 80040f4:	080042b7 	.word	0x080042b7
 80040f8:	20000350 	.word	0x20000350

080040fc <stdio_exit_handler>:
 80040fc:	4a02      	ldr	r2, [pc, #8]	@ (8004108 <stdio_exit_handler+0xc>)
 80040fe:	4903      	ldr	r1, [pc, #12]	@ (800410c <stdio_exit_handler+0x10>)
 8004100:	4803      	ldr	r0, [pc, #12]	@ (8004110 <stdio_exit_handler+0x14>)
 8004102:	f000 b869 	b.w	80041d8 <_fwalk_sglue>
 8004106:	bf00      	nop
 8004108:	20000004 	.word	0x20000004
 800410c:	08004c51 	.word	0x08004c51
 8004110:	20000014 	.word	0x20000014

08004114 <cleanup_stdio>:
 8004114:	6841      	ldr	r1, [r0, #4]
 8004116:	4b0c      	ldr	r3, [pc, #48]	@ (8004148 <cleanup_stdio+0x34>)
 8004118:	4299      	cmp	r1, r3
 800411a:	b510      	push	{r4, lr}
 800411c:	4604      	mov	r4, r0
 800411e:	d001      	beq.n	8004124 <cleanup_stdio+0x10>
 8004120:	f000 fd96 	bl	8004c50 <_fflush_r>
 8004124:	68a1      	ldr	r1, [r4, #8]
 8004126:	4b09      	ldr	r3, [pc, #36]	@ (800414c <cleanup_stdio+0x38>)
 8004128:	4299      	cmp	r1, r3
 800412a:	d002      	beq.n	8004132 <cleanup_stdio+0x1e>
 800412c:	4620      	mov	r0, r4
 800412e:	f000 fd8f 	bl	8004c50 <_fflush_r>
 8004132:	68e1      	ldr	r1, [r4, #12]
 8004134:	4b06      	ldr	r3, [pc, #24]	@ (8004150 <cleanup_stdio+0x3c>)
 8004136:	4299      	cmp	r1, r3
 8004138:	d004      	beq.n	8004144 <cleanup_stdio+0x30>
 800413a:	4620      	mov	r0, r4
 800413c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004140:	f000 bd86 	b.w	8004c50 <_fflush_r>
 8004144:	bd10      	pop	{r4, pc}
 8004146:	bf00      	nop
 8004148:	20000350 	.word	0x20000350
 800414c:	200003b8 	.word	0x200003b8
 8004150:	20000420 	.word	0x20000420

08004154 <global_stdio_init.part.0>:
 8004154:	b510      	push	{r4, lr}
 8004156:	4b0b      	ldr	r3, [pc, #44]	@ (8004184 <global_stdio_init.part.0+0x30>)
 8004158:	4c0b      	ldr	r4, [pc, #44]	@ (8004188 <global_stdio_init.part.0+0x34>)
 800415a:	4a0c      	ldr	r2, [pc, #48]	@ (800418c <global_stdio_init.part.0+0x38>)
 800415c:	601a      	str	r2, [r3, #0]
 800415e:	4620      	mov	r0, r4
 8004160:	2200      	movs	r2, #0
 8004162:	2104      	movs	r1, #4
 8004164:	f7ff ff94 	bl	8004090 <std>
 8004168:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800416c:	2201      	movs	r2, #1
 800416e:	2109      	movs	r1, #9
 8004170:	f7ff ff8e 	bl	8004090 <std>
 8004174:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8004178:	2202      	movs	r2, #2
 800417a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800417e:	2112      	movs	r1, #18
 8004180:	f7ff bf86 	b.w	8004090 <std>
 8004184:	20000488 	.word	0x20000488
 8004188:	20000350 	.word	0x20000350
 800418c:	080040fd 	.word	0x080040fd

08004190 <__sfp_lock_acquire>:
 8004190:	4801      	ldr	r0, [pc, #4]	@ (8004198 <__sfp_lock_acquire+0x8>)
 8004192:	f000 b90e 	b.w	80043b2 <__retarget_lock_acquire_recursive>
 8004196:	bf00      	nop
 8004198:	20000491 	.word	0x20000491

0800419c <__sfp_lock_release>:
 800419c:	4801      	ldr	r0, [pc, #4]	@ (80041a4 <__sfp_lock_release+0x8>)
 800419e:	f000 b909 	b.w	80043b4 <__retarget_lock_release_recursive>
 80041a2:	bf00      	nop
 80041a4:	20000491 	.word	0x20000491

080041a8 <__sinit>:
 80041a8:	b510      	push	{r4, lr}
 80041aa:	4604      	mov	r4, r0
 80041ac:	f7ff fff0 	bl	8004190 <__sfp_lock_acquire>
 80041b0:	6a23      	ldr	r3, [r4, #32]
 80041b2:	b11b      	cbz	r3, 80041bc <__sinit+0x14>
 80041b4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80041b8:	f7ff bff0 	b.w	800419c <__sfp_lock_release>
 80041bc:	4b04      	ldr	r3, [pc, #16]	@ (80041d0 <__sinit+0x28>)
 80041be:	6223      	str	r3, [r4, #32]
 80041c0:	4b04      	ldr	r3, [pc, #16]	@ (80041d4 <__sinit+0x2c>)
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	d1f5      	bne.n	80041b4 <__sinit+0xc>
 80041c8:	f7ff ffc4 	bl	8004154 <global_stdio_init.part.0>
 80041cc:	e7f2      	b.n	80041b4 <__sinit+0xc>
 80041ce:	bf00      	nop
 80041d0:	08004115 	.word	0x08004115
 80041d4:	20000488 	.word	0x20000488

080041d8 <_fwalk_sglue>:
 80041d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80041dc:	4607      	mov	r7, r0
 80041de:	4688      	mov	r8, r1
 80041e0:	4614      	mov	r4, r2
 80041e2:	2600      	movs	r6, #0
 80041e4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80041e8:	f1b9 0901 	subs.w	r9, r9, #1
 80041ec:	d505      	bpl.n	80041fa <_fwalk_sglue+0x22>
 80041ee:	6824      	ldr	r4, [r4, #0]
 80041f0:	2c00      	cmp	r4, #0
 80041f2:	d1f7      	bne.n	80041e4 <_fwalk_sglue+0xc>
 80041f4:	4630      	mov	r0, r6
 80041f6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80041fa:	89ab      	ldrh	r3, [r5, #12]
 80041fc:	2b01      	cmp	r3, #1
 80041fe:	d907      	bls.n	8004210 <_fwalk_sglue+0x38>
 8004200:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004204:	3301      	adds	r3, #1
 8004206:	d003      	beq.n	8004210 <_fwalk_sglue+0x38>
 8004208:	4629      	mov	r1, r5
 800420a:	4638      	mov	r0, r7
 800420c:	47c0      	blx	r8
 800420e:	4306      	orrs	r6, r0
 8004210:	3568      	adds	r5, #104	@ 0x68
 8004212:	e7e9      	b.n	80041e8 <_fwalk_sglue+0x10>

08004214 <iprintf>:
 8004214:	b40f      	push	{r0, r1, r2, r3}
 8004216:	b507      	push	{r0, r1, r2, lr}
 8004218:	4906      	ldr	r1, [pc, #24]	@ (8004234 <iprintf+0x20>)
 800421a:	ab04      	add	r3, sp, #16
 800421c:	6808      	ldr	r0, [r1, #0]
 800421e:	f853 2b04 	ldr.w	r2, [r3], #4
 8004222:	6881      	ldr	r1, [r0, #8]
 8004224:	9301      	str	r3, [sp, #4]
 8004226:	f000 f9e9 	bl	80045fc <_vfiprintf_r>
 800422a:	b003      	add	sp, #12
 800422c:	f85d eb04 	ldr.w	lr, [sp], #4
 8004230:	b004      	add	sp, #16
 8004232:	4770      	bx	lr
 8004234:	20000010 	.word	0x20000010

08004238 <__sread>:
 8004238:	b510      	push	{r4, lr}
 800423a:	460c      	mov	r4, r1
 800423c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004240:	f000 f868 	bl	8004314 <_read_r>
 8004244:	2800      	cmp	r0, #0
 8004246:	bfab      	itete	ge
 8004248:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800424a:	89a3      	ldrhlt	r3, [r4, #12]
 800424c:	181b      	addge	r3, r3, r0
 800424e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8004252:	bfac      	ite	ge
 8004254:	6563      	strge	r3, [r4, #84]	@ 0x54
 8004256:	81a3      	strhlt	r3, [r4, #12]
 8004258:	bd10      	pop	{r4, pc}

0800425a <__swrite>:
 800425a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800425e:	461f      	mov	r7, r3
 8004260:	898b      	ldrh	r3, [r1, #12]
 8004262:	05db      	lsls	r3, r3, #23
 8004264:	4605      	mov	r5, r0
 8004266:	460c      	mov	r4, r1
 8004268:	4616      	mov	r6, r2
 800426a:	d505      	bpl.n	8004278 <__swrite+0x1e>
 800426c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004270:	2302      	movs	r3, #2
 8004272:	2200      	movs	r2, #0
 8004274:	f000 f83c 	bl	80042f0 <_lseek_r>
 8004278:	89a3      	ldrh	r3, [r4, #12]
 800427a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800427e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004282:	81a3      	strh	r3, [r4, #12]
 8004284:	4632      	mov	r2, r6
 8004286:	463b      	mov	r3, r7
 8004288:	4628      	mov	r0, r5
 800428a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800428e:	f000 b853 	b.w	8004338 <_write_r>

08004292 <__sseek>:
 8004292:	b510      	push	{r4, lr}
 8004294:	460c      	mov	r4, r1
 8004296:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800429a:	f000 f829 	bl	80042f0 <_lseek_r>
 800429e:	1c43      	adds	r3, r0, #1
 80042a0:	89a3      	ldrh	r3, [r4, #12]
 80042a2:	bf15      	itete	ne
 80042a4:	6560      	strne	r0, [r4, #84]	@ 0x54
 80042a6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80042aa:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80042ae:	81a3      	strheq	r3, [r4, #12]
 80042b0:	bf18      	it	ne
 80042b2:	81a3      	strhne	r3, [r4, #12]
 80042b4:	bd10      	pop	{r4, pc}

080042b6 <__sclose>:
 80042b6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80042ba:	f000 b809 	b.w	80042d0 <_close_r>

080042be <memset>:
 80042be:	4402      	add	r2, r0
 80042c0:	4603      	mov	r3, r0
 80042c2:	4293      	cmp	r3, r2
 80042c4:	d100      	bne.n	80042c8 <memset+0xa>
 80042c6:	4770      	bx	lr
 80042c8:	f803 1b01 	strb.w	r1, [r3], #1
 80042cc:	e7f9      	b.n	80042c2 <memset+0x4>
	...

080042d0 <_close_r>:
 80042d0:	b538      	push	{r3, r4, r5, lr}
 80042d2:	4d06      	ldr	r5, [pc, #24]	@ (80042ec <_close_r+0x1c>)
 80042d4:	2300      	movs	r3, #0
 80042d6:	4604      	mov	r4, r0
 80042d8:	4608      	mov	r0, r1
 80042da:	602b      	str	r3, [r5, #0]
 80042dc:	f7fe fa31 	bl	8002742 <_close>
 80042e0:	1c43      	adds	r3, r0, #1
 80042e2:	d102      	bne.n	80042ea <_close_r+0x1a>
 80042e4:	682b      	ldr	r3, [r5, #0]
 80042e6:	b103      	cbz	r3, 80042ea <_close_r+0x1a>
 80042e8:	6023      	str	r3, [r4, #0]
 80042ea:	bd38      	pop	{r3, r4, r5, pc}
 80042ec:	2000048c 	.word	0x2000048c

080042f0 <_lseek_r>:
 80042f0:	b538      	push	{r3, r4, r5, lr}
 80042f2:	4d07      	ldr	r5, [pc, #28]	@ (8004310 <_lseek_r+0x20>)
 80042f4:	4604      	mov	r4, r0
 80042f6:	4608      	mov	r0, r1
 80042f8:	4611      	mov	r1, r2
 80042fa:	2200      	movs	r2, #0
 80042fc:	602a      	str	r2, [r5, #0]
 80042fe:	461a      	mov	r2, r3
 8004300:	f7fe fa46 	bl	8002790 <_lseek>
 8004304:	1c43      	adds	r3, r0, #1
 8004306:	d102      	bne.n	800430e <_lseek_r+0x1e>
 8004308:	682b      	ldr	r3, [r5, #0]
 800430a:	b103      	cbz	r3, 800430e <_lseek_r+0x1e>
 800430c:	6023      	str	r3, [r4, #0]
 800430e:	bd38      	pop	{r3, r4, r5, pc}
 8004310:	2000048c 	.word	0x2000048c

08004314 <_read_r>:
 8004314:	b538      	push	{r3, r4, r5, lr}
 8004316:	4d07      	ldr	r5, [pc, #28]	@ (8004334 <_read_r+0x20>)
 8004318:	4604      	mov	r4, r0
 800431a:	4608      	mov	r0, r1
 800431c:	4611      	mov	r1, r2
 800431e:	2200      	movs	r2, #0
 8004320:	602a      	str	r2, [r5, #0]
 8004322:	461a      	mov	r2, r3
 8004324:	f7fe f9f0 	bl	8002708 <_read>
 8004328:	1c43      	adds	r3, r0, #1
 800432a:	d102      	bne.n	8004332 <_read_r+0x1e>
 800432c:	682b      	ldr	r3, [r5, #0]
 800432e:	b103      	cbz	r3, 8004332 <_read_r+0x1e>
 8004330:	6023      	str	r3, [r4, #0]
 8004332:	bd38      	pop	{r3, r4, r5, pc}
 8004334:	2000048c 	.word	0x2000048c

08004338 <_write_r>:
 8004338:	b538      	push	{r3, r4, r5, lr}
 800433a:	4d07      	ldr	r5, [pc, #28]	@ (8004358 <_write_r+0x20>)
 800433c:	4604      	mov	r4, r0
 800433e:	4608      	mov	r0, r1
 8004340:	4611      	mov	r1, r2
 8004342:	2200      	movs	r2, #0
 8004344:	602a      	str	r2, [r5, #0]
 8004346:	461a      	mov	r2, r3
 8004348:	f7fc fdf2 	bl	8000f30 <_write>
 800434c:	1c43      	adds	r3, r0, #1
 800434e:	d102      	bne.n	8004356 <_write_r+0x1e>
 8004350:	682b      	ldr	r3, [r5, #0]
 8004352:	b103      	cbz	r3, 8004356 <_write_r+0x1e>
 8004354:	6023      	str	r3, [r4, #0]
 8004356:	bd38      	pop	{r3, r4, r5, pc}
 8004358:	2000048c 	.word	0x2000048c

0800435c <__errno>:
 800435c:	4b01      	ldr	r3, [pc, #4]	@ (8004364 <__errno+0x8>)
 800435e:	6818      	ldr	r0, [r3, #0]
 8004360:	4770      	bx	lr
 8004362:	bf00      	nop
 8004364:	20000010 	.word	0x20000010

08004368 <__libc_init_array>:
 8004368:	b570      	push	{r4, r5, r6, lr}
 800436a:	4d0d      	ldr	r5, [pc, #52]	@ (80043a0 <__libc_init_array+0x38>)
 800436c:	4c0d      	ldr	r4, [pc, #52]	@ (80043a4 <__libc_init_array+0x3c>)
 800436e:	1b64      	subs	r4, r4, r5
 8004370:	10a4      	asrs	r4, r4, #2
 8004372:	2600      	movs	r6, #0
 8004374:	42a6      	cmp	r6, r4
 8004376:	d109      	bne.n	800438c <__libc_init_array+0x24>
 8004378:	4d0b      	ldr	r5, [pc, #44]	@ (80043a8 <__libc_init_array+0x40>)
 800437a:	4c0c      	ldr	r4, [pc, #48]	@ (80043ac <__libc_init_array+0x44>)
 800437c:	f001 fe48 	bl	8006010 <_init>
 8004380:	1b64      	subs	r4, r4, r5
 8004382:	10a4      	asrs	r4, r4, #2
 8004384:	2600      	movs	r6, #0
 8004386:	42a6      	cmp	r6, r4
 8004388:	d105      	bne.n	8004396 <__libc_init_array+0x2e>
 800438a:	bd70      	pop	{r4, r5, r6, pc}
 800438c:	f855 3b04 	ldr.w	r3, [r5], #4
 8004390:	4798      	blx	r3
 8004392:	3601      	adds	r6, #1
 8004394:	e7ee      	b.n	8004374 <__libc_init_array+0xc>
 8004396:	f855 3b04 	ldr.w	r3, [r5], #4
 800439a:	4798      	blx	r3
 800439c:	3601      	adds	r6, #1
 800439e:	e7f2      	b.n	8004386 <__libc_init_array+0x1e>
 80043a0:	080062b8 	.word	0x080062b8
 80043a4:	080062b8 	.word	0x080062b8
 80043a8:	080062b8 	.word	0x080062b8
 80043ac:	080062bc 	.word	0x080062bc

080043b0 <__retarget_lock_init_recursive>:
 80043b0:	4770      	bx	lr

080043b2 <__retarget_lock_acquire_recursive>:
 80043b2:	4770      	bx	lr

080043b4 <__retarget_lock_release_recursive>:
 80043b4:	4770      	bx	lr
	...

080043b8 <_free_r>:
 80043b8:	b538      	push	{r3, r4, r5, lr}
 80043ba:	4605      	mov	r5, r0
 80043bc:	2900      	cmp	r1, #0
 80043be:	d041      	beq.n	8004444 <_free_r+0x8c>
 80043c0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80043c4:	1f0c      	subs	r4, r1, #4
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	bfb8      	it	lt
 80043ca:	18e4      	addlt	r4, r4, r3
 80043cc:	f000 f8e0 	bl	8004590 <__malloc_lock>
 80043d0:	4a1d      	ldr	r2, [pc, #116]	@ (8004448 <_free_r+0x90>)
 80043d2:	6813      	ldr	r3, [r2, #0]
 80043d4:	b933      	cbnz	r3, 80043e4 <_free_r+0x2c>
 80043d6:	6063      	str	r3, [r4, #4]
 80043d8:	6014      	str	r4, [r2, #0]
 80043da:	4628      	mov	r0, r5
 80043dc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80043e0:	f000 b8dc 	b.w	800459c <__malloc_unlock>
 80043e4:	42a3      	cmp	r3, r4
 80043e6:	d908      	bls.n	80043fa <_free_r+0x42>
 80043e8:	6820      	ldr	r0, [r4, #0]
 80043ea:	1821      	adds	r1, r4, r0
 80043ec:	428b      	cmp	r3, r1
 80043ee:	bf01      	itttt	eq
 80043f0:	6819      	ldreq	r1, [r3, #0]
 80043f2:	685b      	ldreq	r3, [r3, #4]
 80043f4:	1809      	addeq	r1, r1, r0
 80043f6:	6021      	streq	r1, [r4, #0]
 80043f8:	e7ed      	b.n	80043d6 <_free_r+0x1e>
 80043fa:	461a      	mov	r2, r3
 80043fc:	685b      	ldr	r3, [r3, #4]
 80043fe:	b10b      	cbz	r3, 8004404 <_free_r+0x4c>
 8004400:	42a3      	cmp	r3, r4
 8004402:	d9fa      	bls.n	80043fa <_free_r+0x42>
 8004404:	6811      	ldr	r1, [r2, #0]
 8004406:	1850      	adds	r0, r2, r1
 8004408:	42a0      	cmp	r0, r4
 800440a:	d10b      	bne.n	8004424 <_free_r+0x6c>
 800440c:	6820      	ldr	r0, [r4, #0]
 800440e:	4401      	add	r1, r0
 8004410:	1850      	adds	r0, r2, r1
 8004412:	4283      	cmp	r3, r0
 8004414:	6011      	str	r1, [r2, #0]
 8004416:	d1e0      	bne.n	80043da <_free_r+0x22>
 8004418:	6818      	ldr	r0, [r3, #0]
 800441a:	685b      	ldr	r3, [r3, #4]
 800441c:	6053      	str	r3, [r2, #4]
 800441e:	4408      	add	r0, r1
 8004420:	6010      	str	r0, [r2, #0]
 8004422:	e7da      	b.n	80043da <_free_r+0x22>
 8004424:	d902      	bls.n	800442c <_free_r+0x74>
 8004426:	230c      	movs	r3, #12
 8004428:	602b      	str	r3, [r5, #0]
 800442a:	e7d6      	b.n	80043da <_free_r+0x22>
 800442c:	6820      	ldr	r0, [r4, #0]
 800442e:	1821      	adds	r1, r4, r0
 8004430:	428b      	cmp	r3, r1
 8004432:	bf04      	itt	eq
 8004434:	6819      	ldreq	r1, [r3, #0]
 8004436:	685b      	ldreq	r3, [r3, #4]
 8004438:	6063      	str	r3, [r4, #4]
 800443a:	bf04      	itt	eq
 800443c:	1809      	addeq	r1, r1, r0
 800443e:	6021      	streq	r1, [r4, #0]
 8004440:	6054      	str	r4, [r2, #4]
 8004442:	e7ca      	b.n	80043da <_free_r+0x22>
 8004444:	bd38      	pop	{r3, r4, r5, pc}
 8004446:	bf00      	nop
 8004448:	20000498 	.word	0x20000498

0800444c <sbrk_aligned>:
 800444c:	b570      	push	{r4, r5, r6, lr}
 800444e:	4e0f      	ldr	r6, [pc, #60]	@ (800448c <sbrk_aligned+0x40>)
 8004450:	460c      	mov	r4, r1
 8004452:	6831      	ldr	r1, [r6, #0]
 8004454:	4605      	mov	r5, r0
 8004456:	b911      	cbnz	r1, 800445e <sbrk_aligned+0x12>
 8004458:	f000 fcb6 	bl	8004dc8 <_sbrk_r>
 800445c:	6030      	str	r0, [r6, #0]
 800445e:	4621      	mov	r1, r4
 8004460:	4628      	mov	r0, r5
 8004462:	f000 fcb1 	bl	8004dc8 <_sbrk_r>
 8004466:	1c43      	adds	r3, r0, #1
 8004468:	d103      	bne.n	8004472 <sbrk_aligned+0x26>
 800446a:	f04f 34ff 	mov.w	r4, #4294967295
 800446e:	4620      	mov	r0, r4
 8004470:	bd70      	pop	{r4, r5, r6, pc}
 8004472:	1cc4      	adds	r4, r0, #3
 8004474:	f024 0403 	bic.w	r4, r4, #3
 8004478:	42a0      	cmp	r0, r4
 800447a:	d0f8      	beq.n	800446e <sbrk_aligned+0x22>
 800447c:	1a21      	subs	r1, r4, r0
 800447e:	4628      	mov	r0, r5
 8004480:	f000 fca2 	bl	8004dc8 <_sbrk_r>
 8004484:	3001      	adds	r0, #1
 8004486:	d1f2      	bne.n	800446e <sbrk_aligned+0x22>
 8004488:	e7ef      	b.n	800446a <sbrk_aligned+0x1e>
 800448a:	bf00      	nop
 800448c:	20000494 	.word	0x20000494

08004490 <_malloc_r>:
 8004490:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004494:	1ccd      	adds	r5, r1, #3
 8004496:	f025 0503 	bic.w	r5, r5, #3
 800449a:	3508      	adds	r5, #8
 800449c:	2d0c      	cmp	r5, #12
 800449e:	bf38      	it	cc
 80044a0:	250c      	movcc	r5, #12
 80044a2:	2d00      	cmp	r5, #0
 80044a4:	4606      	mov	r6, r0
 80044a6:	db01      	blt.n	80044ac <_malloc_r+0x1c>
 80044a8:	42a9      	cmp	r1, r5
 80044aa:	d904      	bls.n	80044b6 <_malloc_r+0x26>
 80044ac:	230c      	movs	r3, #12
 80044ae:	6033      	str	r3, [r6, #0]
 80044b0:	2000      	movs	r0, #0
 80044b2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80044b6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800458c <_malloc_r+0xfc>
 80044ba:	f000 f869 	bl	8004590 <__malloc_lock>
 80044be:	f8d8 3000 	ldr.w	r3, [r8]
 80044c2:	461c      	mov	r4, r3
 80044c4:	bb44      	cbnz	r4, 8004518 <_malloc_r+0x88>
 80044c6:	4629      	mov	r1, r5
 80044c8:	4630      	mov	r0, r6
 80044ca:	f7ff ffbf 	bl	800444c <sbrk_aligned>
 80044ce:	1c43      	adds	r3, r0, #1
 80044d0:	4604      	mov	r4, r0
 80044d2:	d158      	bne.n	8004586 <_malloc_r+0xf6>
 80044d4:	f8d8 4000 	ldr.w	r4, [r8]
 80044d8:	4627      	mov	r7, r4
 80044da:	2f00      	cmp	r7, #0
 80044dc:	d143      	bne.n	8004566 <_malloc_r+0xd6>
 80044de:	2c00      	cmp	r4, #0
 80044e0:	d04b      	beq.n	800457a <_malloc_r+0xea>
 80044e2:	6823      	ldr	r3, [r4, #0]
 80044e4:	4639      	mov	r1, r7
 80044e6:	4630      	mov	r0, r6
 80044e8:	eb04 0903 	add.w	r9, r4, r3
 80044ec:	f000 fc6c 	bl	8004dc8 <_sbrk_r>
 80044f0:	4581      	cmp	r9, r0
 80044f2:	d142      	bne.n	800457a <_malloc_r+0xea>
 80044f4:	6821      	ldr	r1, [r4, #0]
 80044f6:	1a6d      	subs	r5, r5, r1
 80044f8:	4629      	mov	r1, r5
 80044fa:	4630      	mov	r0, r6
 80044fc:	f7ff ffa6 	bl	800444c <sbrk_aligned>
 8004500:	3001      	adds	r0, #1
 8004502:	d03a      	beq.n	800457a <_malloc_r+0xea>
 8004504:	6823      	ldr	r3, [r4, #0]
 8004506:	442b      	add	r3, r5
 8004508:	6023      	str	r3, [r4, #0]
 800450a:	f8d8 3000 	ldr.w	r3, [r8]
 800450e:	685a      	ldr	r2, [r3, #4]
 8004510:	bb62      	cbnz	r2, 800456c <_malloc_r+0xdc>
 8004512:	f8c8 7000 	str.w	r7, [r8]
 8004516:	e00f      	b.n	8004538 <_malloc_r+0xa8>
 8004518:	6822      	ldr	r2, [r4, #0]
 800451a:	1b52      	subs	r2, r2, r5
 800451c:	d420      	bmi.n	8004560 <_malloc_r+0xd0>
 800451e:	2a0b      	cmp	r2, #11
 8004520:	d917      	bls.n	8004552 <_malloc_r+0xc2>
 8004522:	1961      	adds	r1, r4, r5
 8004524:	42a3      	cmp	r3, r4
 8004526:	6025      	str	r5, [r4, #0]
 8004528:	bf18      	it	ne
 800452a:	6059      	strne	r1, [r3, #4]
 800452c:	6863      	ldr	r3, [r4, #4]
 800452e:	bf08      	it	eq
 8004530:	f8c8 1000 	streq.w	r1, [r8]
 8004534:	5162      	str	r2, [r4, r5]
 8004536:	604b      	str	r3, [r1, #4]
 8004538:	4630      	mov	r0, r6
 800453a:	f000 f82f 	bl	800459c <__malloc_unlock>
 800453e:	f104 000b 	add.w	r0, r4, #11
 8004542:	1d23      	adds	r3, r4, #4
 8004544:	f020 0007 	bic.w	r0, r0, #7
 8004548:	1ac2      	subs	r2, r0, r3
 800454a:	bf1c      	itt	ne
 800454c:	1a1b      	subne	r3, r3, r0
 800454e:	50a3      	strne	r3, [r4, r2]
 8004550:	e7af      	b.n	80044b2 <_malloc_r+0x22>
 8004552:	6862      	ldr	r2, [r4, #4]
 8004554:	42a3      	cmp	r3, r4
 8004556:	bf0c      	ite	eq
 8004558:	f8c8 2000 	streq.w	r2, [r8]
 800455c:	605a      	strne	r2, [r3, #4]
 800455e:	e7eb      	b.n	8004538 <_malloc_r+0xa8>
 8004560:	4623      	mov	r3, r4
 8004562:	6864      	ldr	r4, [r4, #4]
 8004564:	e7ae      	b.n	80044c4 <_malloc_r+0x34>
 8004566:	463c      	mov	r4, r7
 8004568:	687f      	ldr	r7, [r7, #4]
 800456a:	e7b6      	b.n	80044da <_malloc_r+0x4a>
 800456c:	461a      	mov	r2, r3
 800456e:	685b      	ldr	r3, [r3, #4]
 8004570:	42a3      	cmp	r3, r4
 8004572:	d1fb      	bne.n	800456c <_malloc_r+0xdc>
 8004574:	2300      	movs	r3, #0
 8004576:	6053      	str	r3, [r2, #4]
 8004578:	e7de      	b.n	8004538 <_malloc_r+0xa8>
 800457a:	230c      	movs	r3, #12
 800457c:	6033      	str	r3, [r6, #0]
 800457e:	4630      	mov	r0, r6
 8004580:	f000 f80c 	bl	800459c <__malloc_unlock>
 8004584:	e794      	b.n	80044b0 <_malloc_r+0x20>
 8004586:	6005      	str	r5, [r0, #0]
 8004588:	e7d6      	b.n	8004538 <_malloc_r+0xa8>
 800458a:	bf00      	nop
 800458c:	20000498 	.word	0x20000498

08004590 <__malloc_lock>:
 8004590:	4801      	ldr	r0, [pc, #4]	@ (8004598 <__malloc_lock+0x8>)
 8004592:	f7ff bf0e 	b.w	80043b2 <__retarget_lock_acquire_recursive>
 8004596:	bf00      	nop
 8004598:	20000490 	.word	0x20000490

0800459c <__malloc_unlock>:
 800459c:	4801      	ldr	r0, [pc, #4]	@ (80045a4 <__malloc_unlock+0x8>)
 800459e:	f7ff bf09 	b.w	80043b4 <__retarget_lock_release_recursive>
 80045a2:	bf00      	nop
 80045a4:	20000490 	.word	0x20000490

080045a8 <__sfputc_r>:
 80045a8:	6893      	ldr	r3, [r2, #8]
 80045aa:	3b01      	subs	r3, #1
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	b410      	push	{r4}
 80045b0:	6093      	str	r3, [r2, #8]
 80045b2:	da08      	bge.n	80045c6 <__sfputc_r+0x1e>
 80045b4:	6994      	ldr	r4, [r2, #24]
 80045b6:	42a3      	cmp	r3, r4
 80045b8:	db01      	blt.n	80045be <__sfputc_r+0x16>
 80045ba:	290a      	cmp	r1, #10
 80045bc:	d103      	bne.n	80045c6 <__sfputc_r+0x1e>
 80045be:	f85d 4b04 	ldr.w	r4, [sp], #4
 80045c2:	f000 bb6d 	b.w	8004ca0 <__swbuf_r>
 80045c6:	6813      	ldr	r3, [r2, #0]
 80045c8:	1c58      	adds	r0, r3, #1
 80045ca:	6010      	str	r0, [r2, #0]
 80045cc:	7019      	strb	r1, [r3, #0]
 80045ce:	4608      	mov	r0, r1
 80045d0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80045d4:	4770      	bx	lr

080045d6 <__sfputs_r>:
 80045d6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80045d8:	4606      	mov	r6, r0
 80045da:	460f      	mov	r7, r1
 80045dc:	4614      	mov	r4, r2
 80045de:	18d5      	adds	r5, r2, r3
 80045e0:	42ac      	cmp	r4, r5
 80045e2:	d101      	bne.n	80045e8 <__sfputs_r+0x12>
 80045e4:	2000      	movs	r0, #0
 80045e6:	e007      	b.n	80045f8 <__sfputs_r+0x22>
 80045e8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80045ec:	463a      	mov	r2, r7
 80045ee:	4630      	mov	r0, r6
 80045f0:	f7ff ffda 	bl	80045a8 <__sfputc_r>
 80045f4:	1c43      	adds	r3, r0, #1
 80045f6:	d1f3      	bne.n	80045e0 <__sfputs_r+0xa>
 80045f8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080045fc <_vfiprintf_r>:
 80045fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004600:	460d      	mov	r5, r1
 8004602:	b09d      	sub	sp, #116	@ 0x74
 8004604:	4614      	mov	r4, r2
 8004606:	4698      	mov	r8, r3
 8004608:	4606      	mov	r6, r0
 800460a:	b118      	cbz	r0, 8004614 <_vfiprintf_r+0x18>
 800460c:	6a03      	ldr	r3, [r0, #32]
 800460e:	b90b      	cbnz	r3, 8004614 <_vfiprintf_r+0x18>
 8004610:	f7ff fdca 	bl	80041a8 <__sinit>
 8004614:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004616:	07d9      	lsls	r1, r3, #31
 8004618:	d405      	bmi.n	8004626 <_vfiprintf_r+0x2a>
 800461a:	89ab      	ldrh	r3, [r5, #12]
 800461c:	059a      	lsls	r2, r3, #22
 800461e:	d402      	bmi.n	8004626 <_vfiprintf_r+0x2a>
 8004620:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004622:	f7ff fec6 	bl	80043b2 <__retarget_lock_acquire_recursive>
 8004626:	89ab      	ldrh	r3, [r5, #12]
 8004628:	071b      	lsls	r3, r3, #28
 800462a:	d501      	bpl.n	8004630 <_vfiprintf_r+0x34>
 800462c:	692b      	ldr	r3, [r5, #16]
 800462e:	b99b      	cbnz	r3, 8004658 <_vfiprintf_r+0x5c>
 8004630:	4629      	mov	r1, r5
 8004632:	4630      	mov	r0, r6
 8004634:	f000 fb72 	bl	8004d1c <__swsetup_r>
 8004638:	b170      	cbz	r0, 8004658 <_vfiprintf_r+0x5c>
 800463a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800463c:	07dc      	lsls	r4, r3, #31
 800463e:	d504      	bpl.n	800464a <_vfiprintf_r+0x4e>
 8004640:	f04f 30ff 	mov.w	r0, #4294967295
 8004644:	b01d      	add	sp, #116	@ 0x74
 8004646:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800464a:	89ab      	ldrh	r3, [r5, #12]
 800464c:	0598      	lsls	r0, r3, #22
 800464e:	d4f7      	bmi.n	8004640 <_vfiprintf_r+0x44>
 8004650:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004652:	f7ff feaf 	bl	80043b4 <__retarget_lock_release_recursive>
 8004656:	e7f3      	b.n	8004640 <_vfiprintf_r+0x44>
 8004658:	2300      	movs	r3, #0
 800465a:	9309      	str	r3, [sp, #36]	@ 0x24
 800465c:	2320      	movs	r3, #32
 800465e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8004662:	f8cd 800c 	str.w	r8, [sp, #12]
 8004666:	2330      	movs	r3, #48	@ 0x30
 8004668:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8004818 <_vfiprintf_r+0x21c>
 800466c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8004670:	f04f 0901 	mov.w	r9, #1
 8004674:	4623      	mov	r3, r4
 8004676:	469a      	mov	sl, r3
 8004678:	f813 2b01 	ldrb.w	r2, [r3], #1
 800467c:	b10a      	cbz	r2, 8004682 <_vfiprintf_r+0x86>
 800467e:	2a25      	cmp	r2, #37	@ 0x25
 8004680:	d1f9      	bne.n	8004676 <_vfiprintf_r+0x7a>
 8004682:	ebba 0b04 	subs.w	fp, sl, r4
 8004686:	d00b      	beq.n	80046a0 <_vfiprintf_r+0xa4>
 8004688:	465b      	mov	r3, fp
 800468a:	4622      	mov	r2, r4
 800468c:	4629      	mov	r1, r5
 800468e:	4630      	mov	r0, r6
 8004690:	f7ff ffa1 	bl	80045d6 <__sfputs_r>
 8004694:	3001      	adds	r0, #1
 8004696:	f000 80a7 	beq.w	80047e8 <_vfiprintf_r+0x1ec>
 800469a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800469c:	445a      	add	r2, fp
 800469e:	9209      	str	r2, [sp, #36]	@ 0x24
 80046a0:	f89a 3000 	ldrb.w	r3, [sl]
 80046a4:	2b00      	cmp	r3, #0
 80046a6:	f000 809f 	beq.w	80047e8 <_vfiprintf_r+0x1ec>
 80046aa:	2300      	movs	r3, #0
 80046ac:	f04f 32ff 	mov.w	r2, #4294967295
 80046b0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80046b4:	f10a 0a01 	add.w	sl, sl, #1
 80046b8:	9304      	str	r3, [sp, #16]
 80046ba:	9307      	str	r3, [sp, #28]
 80046bc:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80046c0:	931a      	str	r3, [sp, #104]	@ 0x68
 80046c2:	4654      	mov	r4, sl
 80046c4:	2205      	movs	r2, #5
 80046c6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80046ca:	4853      	ldr	r0, [pc, #332]	@ (8004818 <_vfiprintf_r+0x21c>)
 80046cc:	f7fb fd80 	bl	80001d0 <memchr>
 80046d0:	9a04      	ldr	r2, [sp, #16]
 80046d2:	b9d8      	cbnz	r0, 800470c <_vfiprintf_r+0x110>
 80046d4:	06d1      	lsls	r1, r2, #27
 80046d6:	bf44      	itt	mi
 80046d8:	2320      	movmi	r3, #32
 80046da:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80046de:	0713      	lsls	r3, r2, #28
 80046e0:	bf44      	itt	mi
 80046e2:	232b      	movmi	r3, #43	@ 0x2b
 80046e4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80046e8:	f89a 3000 	ldrb.w	r3, [sl]
 80046ec:	2b2a      	cmp	r3, #42	@ 0x2a
 80046ee:	d015      	beq.n	800471c <_vfiprintf_r+0x120>
 80046f0:	9a07      	ldr	r2, [sp, #28]
 80046f2:	4654      	mov	r4, sl
 80046f4:	2000      	movs	r0, #0
 80046f6:	f04f 0c0a 	mov.w	ip, #10
 80046fa:	4621      	mov	r1, r4
 80046fc:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004700:	3b30      	subs	r3, #48	@ 0x30
 8004702:	2b09      	cmp	r3, #9
 8004704:	d94b      	bls.n	800479e <_vfiprintf_r+0x1a2>
 8004706:	b1b0      	cbz	r0, 8004736 <_vfiprintf_r+0x13a>
 8004708:	9207      	str	r2, [sp, #28]
 800470a:	e014      	b.n	8004736 <_vfiprintf_r+0x13a>
 800470c:	eba0 0308 	sub.w	r3, r0, r8
 8004710:	fa09 f303 	lsl.w	r3, r9, r3
 8004714:	4313      	orrs	r3, r2
 8004716:	9304      	str	r3, [sp, #16]
 8004718:	46a2      	mov	sl, r4
 800471a:	e7d2      	b.n	80046c2 <_vfiprintf_r+0xc6>
 800471c:	9b03      	ldr	r3, [sp, #12]
 800471e:	1d19      	adds	r1, r3, #4
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	9103      	str	r1, [sp, #12]
 8004724:	2b00      	cmp	r3, #0
 8004726:	bfbb      	ittet	lt
 8004728:	425b      	neglt	r3, r3
 800472a:	f042 0202 	orrlt.w	r2, r2, #2
 800472e:	9307      	strge	r3, [sp, #28]
 8004730:	9307      	strlt	r3, [sp, #28]
 8004732:	bfb8      	it	lt
 8004734:	9204      	strlt	r2, [sp, #16]
 8004736:	7823      	ldrb	r3, [r4, #0]
 8004738:	2b2e      	cmp	r3, #46	@ 0x2e
 800473a:	d10a      	bne.n	8004752 <_vfiprintf_r+0x156>
 800473c:	7863      	ldrb	r3, [r4, #1]
 800473e:	2b2a      	cmp	r3, #42	@ 0x2a
 8004740:	d132      	bne.n	80047a8 <_vfiprintf_r+0x1ac>
 8004742:	9b03      	ldr	r3, [sp, #12]
 8004744:	1d1a      	adds	r2, r3, #4
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	9203      	str	r2, [sp, #12]
 800474a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800474e:	3402      	adds	r4, #2
 8004750:	9305      	str	r3, [sp, #20]
 8004752:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8004828 <_vfiprintf_r+0x22c>
 8004756:	7821      	ldrb	r1, [r4, #0]
 8004758:	2203      	movs	r2, #3
 800475a:	4650      	mov	r0, sl
 800475c:	f7fb fd38 	bl	80001d0 <memchr>
 8004760:	b138      	cbz	r0, 8004772 <_vfiprintf_r+0x176>
 8004762:	9b04      	ldr	r3, [sp, #16]
 8004764:	eba0 000a 	sub.w	r0, r0, sl
 8004768:	2240      	movs	r2, #64	@ 0x40
 800476a:	4082      	lsls	r2, r0
 800476c:	4313      	orrs	r3, r2
 800476e:	3401      	adds	r4, #1
 8004770:	9304      	str	r3, [sp, #16]
 8004772:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004776:	4829      	ldr	r0, [pc, #164]	@ (800481c <_vfiprintf_r+0x220>)
 8004778:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800477c:	2206      	movs	r2, #6
 800477e:	f7fb fd27 	bl	80001d0 <memchr>
 8004782:	2800      	cmp	r0, #0
 8004784:	d03f      	beq.n	8004806 <_vfiprintf_r+0x20a>
 8004786:	4b26      	ldr	r3, [pc, #152]	@ (8004820 <_vfiprintf_r+0x224>)
 8004788:	bb1b      	cbnz	r3, 80047d2 <_vfiprintf_r+0x1d6>
 800478a:	9b03      	ldr	r3, [sp, #12]
 800478c:	3307      	adds	r3, #7
 800478e:	f023 0307 	bic.w	r3, r3, #7
 8004792:	3308      	adds	r3, #8
 8004794:	9303      	str	r3, [sp, #12]
 8004796:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004798:	443b      	add	r3, r7
 800479a:	9309      	str	r3, [sp, #36]	@ 0x24
 800479c:	e76a      	b.n	8004674 <_vfiprintf_r+0x78>
 800479e:	fb0c 3202 	mla	r2, ip, r2, r3
 80047a2:	460c      	mov	r4, r1
 80047a4:	2001      	movs	r0, #1
 80047a6:	e7a8      	b.n	80046fa <_vfiprintf_r+0xfe>
 80047a8:	2300      	movs	r3, #0
 80047aa:	3401      	adds	r4, #1
 80047ac:	9305      	str	r3, [sp, #20]
 80047ae:	4619      	mov	r1, r3
 80047b0:	f04f 0c0a 	mov.w	ip, #10
 80047b4:	4620      	mov	r0, r4
 80047b6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80047ba:	3a30      	subs	r2, #48	@ 0x30
 80047bc:	2a09      	cmp	r2, #9
 80047be:	d903      	bls.n	80047c8 <_vfiprintf_r+0x1cc>
 80047c0:	2b00      	cmp	r3, #0
 80047c2:	d0c6      	beq.n	8004752 <_vfiprintf_r+0x156>
 80047c4:	9105      	str	r1, [sp, #20]
 80047c6:	e7c4      	b.n	8004752 <_vfiprintf_r+0x156>
 80047c8:	fb0c 2101 	mla	r1, ip, r1, r2
 80047cc:	4604      	mov	r4, r0
 80047ce:	2301      	movs	r3, #1
 80047d0:	e7f0      	b.n	80047b4 <_vfiprintf_r+0x1b8>
 80047d2:	ab03      	add	r3, sp, #12
 80047d4:	9300      	str	r3, [sp, #0]
 80047d6:	462a      	mov	r2, r5
 80047d8:	4b12      	ldr	r3, [pc, #72]	@ (8004824 <_vfiprintf_r+0x228>)
 80047da:	a904      	add	r1, sp, #16
 80047dc:	4630      	mov	r0, r6
 80047de:	f3af 8000 	nop.w
 80047e2:	4607      	mov	r7, r0
 80047e4:	1c78      	adds	r0, r7, #1
 80047e6:	d1d6      	bne.n	8004796 <_vfiprintf_r+0x19a>
 80047e8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80047ea:	07d9      	lsls	r1, r3, #31
 80047ec:	d405      	bmi.n	80047fa <_vfiprintf_r+0x1fe>
 80047ee:	89ab      	ldrh	r3, [r5, #12]
 80047f0:	059a      	lsls	r2, r3, #22
 80047f2:	d402      	bmi.n	80047fa <_vfiprintf_r+0x1fe>
 80047f4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80047f6:	f7ff fddd 	bl	80043b4 <__retarget_lock_release_recursive>
 80047fa:	89ab      	ldrh	r3, [r5, #12]
 80047fc:	065b      	lsls	r3, r3, #25
 80047fe:	f53f af1f 	bmi.w	8004640 <_vfiprintf_r+0x44>
 8004802:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004804:	e71e      	b.n	8004644 <_vfiprintf_r+0x48>
 8004806:	ab03      	add	r3, sp, #12
 8004808:	9300      	str	r3, [sp, #0]
 800480a:	462a      	mov	r2, r5
 800480c:	4b05      	ldr	r3, [pc, #20]	@ (8004824 <_vfiprintf_r+0x228>)
 800480e:	a904      	add	r1, sp, #16
 8004810:	4630      	mov	r0, r6
 8004812:	f000 f879 	bl	8004908 <_printf_i>
 8004816:	e7e4      	b.n	80047e2 <_vfiprintf_r+0x1e6>
 8004818:	080060a0 	.word	0x080060a0
 800481c:	080060aa 	.word	0x080060aa
 8004820:	00000000 	.word	0x00000000
 8004824:	080045d7 	.word	0x080045d7
 8004828:	080060a6 	.word	0x080060a6

0800482c <_printf_common>:
 800482c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004830:	4616      	mov	r6, r2
 8004832:	4698      	mov	r8, r3
 8004834:	688a      	ldr	r2, [r1, #8]
 8004836:	690b      	ldr	r3, [r1, #16]
 8004838:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800483c:	4293      	cmp	r3, r2
 800483e:	bfb8      	it	lt
 8004840:	4613      	movlt	r3, r2
 8004842:	6033      	str	r3, [r6, #0]
 8004844:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004848:	4607      	mov	r7, r0
 800484a:	460c      	mov	r4, r1
 800484c:	b10a      	cbz	r2, 8004852 <_printf_common+0x26>
 800484e:	3301      	adds	r3, #1
 8004850:	6033      	str	r3, [r6, #0]
 8004852:	6823      	ldr	r3, [r4, #0]
 8004854:	0699      	lsls	r1, r3, #26
 8004856:	bf42      	ittt	mi
 8004858:	6833      	ldrmi	r3, [r6, #0]
 800485a:	3302      	addmi	r3, #2
 800485c:	6033      	strmi	r3, [r6, #0]
 800485e:	6825      	ldr	r5, [r4, #0]
 8004860:	f015 0506 	ands.w	r5, r5, #6
 8004864:	d106      	bne.n	8004874 <_printf_common+0x48>
 8004866:	f104 0a19 	add.w	sl, r4, #25
 800486a:	68e3      	ldr	r3, [r4, #12]
 800486c:	6832      	ldr	r2, [r6, #0]
 800486e:	1a9b      	subs	r3, r3, r2
 8004870:	42ab      	cmp	r3, r5
 8004872:	dc26      	bgt.n	80048c2 <_printf_common+0x96>
 8004874:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004878:	6822      	ldr	r2, [r4, #0]
 800487a:	3b00      	subs	r3, #0
 800487c:	bf18      	it	ne
 800487e:	2301      	movne	r3, #1
 8004880:	0692      	lsls	r2, r2, #26
 8004882:	d42b      	bmi.n	80048dc <_printf_common+0xb0>
 8004884:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004888:	4641      	mov	r1, r8
 800488a:	4638      	mov	r0, r7
 800488c:	47c8      	blx	r9
 800488e:	3001      	adds	r0, #1
 8004890:	d01e      	beq.n	80048d0 <_printf_common+0xa4>
 8004892:	6823      	ldr	r3, [r4, #0]
 8004894:	6922      	ldr	r2, [r4, #16]
 8004896:	f003 0306 	and.w	r3, r3, #6
 800489a:	2b04      	cmp	r3, #4
 800489c:	bf02      	ittt	eq
 800489e:	68e5      	ldreq	r5, [r4, #12]
 80048a0:	6833      	ldreq	r3, [r6, #0]
 80048a2:	1aed      	subeq	r5, r5, r3
 80048a4:	68a3      	ldr	r3, [r4, #8]
 80048a6:	bf0c      	ite	eq
 80048a8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80048ac:	2500      	movne	r5, #0
 80048ae:	4293      	cmp	r3, r2
 80048b0:	bfc4      	itt	gt
 80048b2:	1a9b      	subgt	r3, r3, r2
 80048b4:	18ed      	addgt	r5, r5, r3
 80048b6:	2600      	movs	r6, #0
 80048b8:	341a      	adds	r4, #26
 80048ba:	42b5      	cmp	r5, r6
 80048bc:	d11a      	bne.n	80048f4 <_printf_common+0xc8>
 80048be:	2000      	movs	r0, #0
 80048c0:	e008      	b.n	80048d4 <_printf_common+0xa8>
 80048c2:	2301      	movs	r3, #1
 80048c4:	4652      	mov	r2, sl
 80048c6:	4641      	mov	r1, r8
 80048c8:	4638      	mov	r0, r7
 80048ca:	47c8      	blx	r9
 80048cc:	3001      	adds	r0, #1
 80048ce:	d103      	bne.n	80048d8 <_printf_common+0xac>
 80048d0:	f04f 30ff 	mov.w	r0, #4294967295
 80048d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80048d8:	3501      	adds	r5, #1
 80048da:	e7c6      	b.n	800486a <_printf_common+0x3e>
 80048dc:	18e1      	adds	r1, r4, r3
 80048de:	1c5a      	adds	r2, r3, #1
 80048e0:	2030      	movs	r0, #48	@ 0x30
 80048e2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80048e6:	4422      	add	r2, r4
 80048e8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80048ec:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80048f0:	3302      	adds	r3, #2
 80048f2:	e7c7      	b.n	8004884 <_printf_common+0x58>
 80048f4:	2301      	movs	r3, #1
 80048f6:	4622      	mov	r2, r4
 80048f8:	4641      	mov	r1, r8
 80048fa:	4638      	mov	r0, r7
 80048fc:	47c8      	blx	r9
 80048fe:	3001      	adds	r0, #1
 8004900:	d0e6      	beq.n	80048d0 <_printf_common+0xa4>
 8004902:	3601      	adds	r6, #1
 8004904:	e7d9      	b.n	80048ba <_printf_common+0x8e>
	...

08004908 <_printf_i>:
 8004908:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800490c:	7e0f      	ldrb	r7, [r1, #24]
 800490e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004910:	2f78      	cmp	r7, #120	@ 0x78
 8004912:	4691      	mov	r9, r2
 8004914:	4680      	mov	r8, r0
 8004916:	460c      	mov	r4, r1
 8004918:	469a      	mov	sl, r3
 800491a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800491e:	d807      	bhi.n	8004930 <_printf_i+0x28>
 8004920:	2f62      	cmp	r7, #98	@ 0x62
 8004922:	d80a      	bhi.n	800493a <_printf_i+0x32>
 8004924:	2f00      	cmp	r7, #0
 8004926:	f000 80d2 	beq.w	8004ace <_printf_i+0x1c6>
 800492a:	2f58      	cmp	r7, #88	@ 0x58
 800492c:	f000 80b9 	beq.w	8004aa2 <_printf_i+0x19a>
 8004930:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004934:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004938:	e03a      	b.n	80049b0 <_printf_i+0xa8>
 800493a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800493e:	2b15      	cmp	r3, #21
 8004940:	d8f6      	bhi.n	8004930 <_printf_i+0x28>
 8004942:	a101      	add	r1, pc, #4	@ (adr r1, 8004948 <_printf_i+0x40>)
 8004944:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004948:	080049a1 	.word	0x080049a1
 800494c:	080049b5 	.word	0x080049b5
 8004950:	08004931 	.word	0x08004931
 8004954:	08004931 	.word	0x08004931
 8004958:	08004931 	.word	0x08004931
 800495c:	08004931 	.word	0x08004931
 8004960:	080049b5 	.word	0x080049b5
 8004964:	08004931 	.word	0x08004931
 8004968:	08004931 	.word	0x08004931
 800496c:	08004931 	.word	0x08004931
 8004970:	08004931 	.word	0x08004931
 8004974:	08004ab5 	.word	0x08004ab5
 8004978:	080049df 	.word	0x080049df
 800497c:	08004a6f 	.word	0x08004a6f
 8004980:	08004931 	.word	0x08004931
 8004984:	08004931 	.word	0x08004931
 8004988:	08004ad7 	.word	0x08004ad7
 800498c:	08004931 	.word	0x08004931
 8004990:	080049df 	.word	0x080049df
 8004994:	08004931 	.word	0x08004931
 8004998:	08004931 	.word	0x08004931
 800499c:	08004a77 	.word	0x08004a77
 80049a0:	6833      	ldr	r3, [r6, #0]
 80049a2:	1d1a      	adds	r2, r3, #4
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	6032      	str	r2, [r6, #0]
 80049a8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80049ac:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80049b0:	2301      	movs	r3, #1
 80049b2:	e09d      	b.n	8004af0 <_printf_i+0x1e8>
 80049b4:	6833      	ldr	r3, [r6, #0]
 80049b6:	6820      	ldr	r0, [r4, #0]
 80049b8:	1d19      	adds	r1, r3, #4
 80049ba:	6031      	str	r1, [r6, #0]
 80049bc:	0606      	lsls	r6, r0, #24
 80049be:	d501      	bpl.n	80049c4 <_printf_i+0xbc>
 80049c0:	681d      	ldr	r5, [r3, #0]
 80049c2:	e003      	b.n	80049cc <_printf_i+0xc4>
 80049c4:	0645      	lsls	r5, r0, #25
 80049c6:	d5fb      	bpl.n	80049c0 <_printf_i+0xb8>
 80049c8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80049cc:	2d00      	cmp	r5, #0
 80049ce:	da03      	bge.n	80049d8 <_printf_i+0xd0>
 80049d0:	232d      	movs	r3, #45	@ 0x2d
 80049d2:	426d      	negs	r5, r5
 80049d4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80049d8:	4859      	ldr	r0, [pc, #356]	@ (8004b40 <_printf_i+0x238>)
 80049da:	230a      	movs	r3, #10
 80049dc:	e011      	b.n	8004a02 <_printf_i+0xfa>
 80049de:	6821      	ldr	r1, [r4, #0]
 80049e0:	6833      	ldr	r3, [r6, #0]
 80049e2:	0608      	lsls	r0, r1, #24
 80049e4:	f853 5b04 	ldr.w	r5, [r3], #4
 80049e8:	d402      	bmi.n	80049f0 <_printf_i+0xe8>
 80049ea:	0649      	lsls	r1, r1, #25
 80049ec:	bf48      	it	mi
 80049ee:	b2ad      	uxthmi	r5, r5
 80049f0:	2f6f      	cmp	r7, #111	@ 0x6f
 80049f2:	4853      	ldr	r0, [pc, #332]	@ (8004b40 <_printf_i+0x238>)
 80049f4:	6033      	str	r3, [r6, #0]
 80049f6:	bf14      	ite	ne
 80049f8:	230a      	movne	r3, #10
 80049fa:	2308      	moveq	r3, #8
 80049fc:	2100      	movs	r1, #0
 80049fe:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8004a02:	6866      	ldr	r6, [r4, #4]
 8004a04:	60a6      	str	r6, [r4, #8]
 8004a06:	2e00      	cmp	r6, #0
 8004a08:	bfa2      	ittt	ge
 8004a0a:	6821      	ldrge	r1, [r4, #0]
 8004a0c:	f021 0104 	bicge.w	r1, r1, #4
 8004a10:	6021      	strge	r1, [r4, #0]
 8004a12:	b90d      	cbnz	r5, 8004a18 <_printf_i+0x110>
 8004a14:	2e00      	cmp	r6, #0
 8004a16:	d04b      	beq.n	8004ab0 <_printf_i+0x1a8>
 8004a18:	4616      	mov	r6, r2
 8004a1a:	fbb5 f1f3 	udiv	r1, r5, r3
 8004a1e:	fb03 5711 	mls	r7, r3, r1, r5
 8004a22:	5dc7      	ldrb	r7, [r0, r7]
 8004a24:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004a28:	462f      	mov	r7, r5
 8004a2a:	42bb      	cmp	r3, r7
 8004a2c:	460d      	mov	r5, r1
 8004a2e:	d9f4      	bls.n	8004a1a <_printf_i+0x112>
 8004a30:	2b08      	cmp	r3, #8
 8004a32:	d10b      	bne.n	8004a4c <_printf_i+0x144>
 8004a34:	6823      	ldr	r3, [r4, #0]
 8004a36:	07df      	lsls	r7, r3, #31
 8004a38:	d508      	bpl.n	8004a4c <_printf_i+0x144>
 8004a3a:	6923      	ldr	r3, [r4, #16]
 8004a3c:	6861      	ldr	r1, [r4, #4]
 8004a3e:	4299      	cmp	r1, r3
 8004a40:	bfde      	ittt	le
 8004a42:	2330      	movle	r3, #48	@ 0x30
 8004a44:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004a48:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004a4c:	1b92      	subs	r2, r2, r6
 8004a4e:	6122      	str	r2, [r4, #16]
 8004a50:	f8cd a000 	str.w	sl, [sp]
 8004a54:	464b      	mov	r3, r9
 8004a56:	aa03      	add	r2, sp, #12
 8004a58:	4621      	mov	r1, r4
 8004a5a:	4640      	mov	r0, r8
 8004a5c:	f7ff fee6 	bl	800482c <_printf_common>
 8004a60:	3001      	adds	r0, #1
 8004a62:	d14a      	bne.n	8004afa <_printf_i+0x1f2>
 8004a64:	f04f 30ff 	mov.w	r0, #4294967295
 8004a68:	b004      	add	sp, #16
 8004a6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004a6e:	6823      	ldr	r3, [r4, #0]
 8004a70:	f043 0320 	orr.w	r3, r3, #32
 8004a74:	6023      	str	r3, [r4, #0]
 8004a76:	4833      	ldr	r0, [pc, #204]	@ (8004b44 <_printf_i+0x23c>)
 8004a78:	2778      	movs	r7, #120	@ 0x78
 8004a7a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004a7e:	6823      	ldr	r3, [r4, #0]
 8004a80:	6831      	ldr	r1, [r6, #0]
 8004a82:	061f      	lsls	r7, r3, #24
 8004a84:	f851 5b04 	ldr.w	r5, [r1], #4
 8004a88:	d402      	bmi.n	8004a90 <_printf_i+0x188>
 8004a8a:	065f      	lsls	r7, r3, #25
 8004a8c:	bf48      	it	mi
 8004a8e:	b2ad      	uxthmi	r5, r5
 8004a90:	6031      	str	r1, [r6, #0]
 8004a92:	07d9      	lsls	r1, r3, #31
 8004a94:	bf44      	itt	mi
 8004a96:	f043 0320 	orrmi.w	r3, r3, #32
 8004a9a:	6023      	strmi	r3, [r4, #0]
 8004a9c:	b11d      	cbz	r5, 8004aa6 <_printf_i+0x19e>
 8004a9e:	2310      	movs	r3, #16
 8004aa0:	e7ac      	b.n	80049fc <_printf_i+0xf4>
 8004aa2:	4827      	ldr	r0, [pc, #156]	@ (8004b40 <_printf_i+0x238>)
 8004aa4:	e7e9      	b.n	8004a7a <_printf_i+0x172>
 8004aa6:	6823      	ldr	r3, [r4, #0]
 8004aa8:	f023 0320 	bic.w	r3, r3, #32
 8004aac:	6023      	str	r3, [r4, #0]
 8004aae:	e7f6      	b.n	8004a9e <_printf_i+0x196>
 8004ab0:	4616      	mov	r6, r2
 8004ab2:	e7bd      	b.n	8004a30 <_printf_i+0x128>
 8004ab4:	6833      	ldr	r3, [r6, #0]
 8004ab6:	6825      	ldr	r5, [r4, #0]
 8004ab8:	6961      	ldr	r1, [r4, #20]
 8004aba:	1d18      	adds	r0, r3, #4
 8004abc:	6030      	str	r0, [r6, #0]
 8004abe:	062e      	lsls	r6, r5, #24
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	d501      	bpl.n	8004ac8 <_printf_i+0x1c0>
 8004ac4:	6019      	str	r1, [r3, #0]
 8004ac6:	e002      	b.n	8004ace <_printf_i+0x1c6>
 8004ac8:	0668      	lsls	r0, r5, #25
 8004aca:	d5fb      	bpl.n	8004ac4 <_printf_i+0x1bc>
 8004acc:	8019      	strh	r1, [r3, #0]
 8004ace:	2300      	movs	r3, #0
 8004ad0:	6123      	str	r3, [r4, #16]
 8004ad2:	4616      	mov	r6, r2
 8004ad4:	e7bc      	b.n	8004a50 <_printf_i+0x148>
 8004ad6:	6833      	ldr	r3, [r6, #0]
 8004ad8:	1d1a      	adds	r2, r3, #4
 8004ada:	6032      	str	r2, [r6, #0]
 8004adc:	681e      	ldr	r6, [r3, #0]
 8004ade:	6862      	ldr	r2, [r4, #4]
 8004ae0:	2100      	movs	r1, #0
 8004ae2:	4630      	mov	r0, r6
 8004ae4:	f7fb fb74 	bl	80001d0 <memchr>
 8004ae8:	b108      	cbz	r0, 8004aee <_printf_i+0x1e6>
 8004aea:	1b80      	subs	r0, r0, r6
 8004aec:	6060      	str	r0, [r4, #4]
 8004aee:	6863      	ldr	r3, [r4, #4]
 8004af0:	6123      	str	r3, [r4, #16]
 8004af2:	2300      	movs	r3, #0
 8004af4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004af8:	e7aa      	b.n	8004a50 <_printf_i+0x148>
 8004afa:	6923      	ldr	r3, [r4, #16]
 8004afc:	4632      	mov	r2, r6
 8004afe:	4649      	mov	r1, r9
 8004b00:	4640      	mov	r0, r8
 8004b02:	47d0      	blx	sl
 8004b04:	3001      	adds	r0, #1
 8004b06:	d0ad      	beq.n	8004a64 <_printf_i+0x15c>
 8004b08:	6823      	ldr	r3, [r4, #0]
 8004b0a:	079b      	lsls	r3, r3, #30
 8004b0c:	d413      	bmi.n	8004b36 <_printf_i+0x22e>
 8004b0e:	68e0      	ldr	r0, [r4, #12]
 8004b10:	9b03      	ldr	r3, [sp, #12]
 8004b12:	4298      	cmp	r0, r3
 8004b14:	bfb8      	it	lt
 8004b16:	4618      	movlt	r0, r3
 8004b18:	e7a6      	b.n	8004a68 <_printf_i+0x160>
 8004b1a:	2301      	movs	r3, #1
 8004b1c:	4632      	mov	r2, r6
 8004b1e:	4649      	mov	r1, r9
 8004b20:	4640      	mov	r0, r8
 8004b22:	47d0      	blx	sl
 8004b24:	3001      	adds	r0, #1
 8004b26:	d09d      	beq.n	8004a64 <_printf_i+0x15c>
 8004b28:	3501      	adds	r5, #1
 8004b2a:	68e3      	ldr	r3, [r4, #12]
 8004b2c:	9903      	ldr	r1, [sp, #12]
 8004b2e:	1a5b      	subs	r3, r3, r1
 8004b30:	42ab      	cmp	r3, r5
 8004b32:	dcf2      	bgt.n	8004b1a <_printf_i+0x212>
 8004b34:	e7eb      	b.n	8004b0e <_printf_i+0x206>
 8004b36:	2500      	movs	r5, #0
 8004b38:	f104 0619 	add.w	r6, r4, #25
 8004b3c:	e7f5      	b.n	8004b2a <_printf_i+0x222>
 8004b3e:	bf00      	nop
 8004b40:	080060b1 	.word	0x080060b1
 8004b44:	080060c2 	.word	0x080060c2

08004b48 <__sflush_r>:
 8004b48:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8004b4c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004b50:	0716      	lsls	r6, r2, #28
 8004b52:	4605      	mov	r5, r0
 8004b54:	460c      	mov	r4, r1
 8004b56:	d454      	bmi.n	8004c02 <__sflush_r+0xba>
 8004b58:	684b      	ldr	r3, [r1, #4]
 8004b5a:	2b00      	cmp	r3, #0
 8004b5c:	dc02      	bgt.n	8004b64 <__sflush_r+0x1c>
 8004b5e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8004b60:	2b00      	cmp	r3, #0
 8004b62:	dd48      	ble.n	8004bf6 <__sflush_r+0xae>
 8004b64:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8004b66:	2e00      	cmp	r6, #0
 8004b68:	d045      	beq.n	8004bf6 <__sflush_r+0xae>
 8004b6a:	2300      	movs	r3, #0
 8004b6c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8004b70:	682f      	ldr	r7, [r5, #0]
 8004b72:	6a21      	ldr	r1, [r4, #32]
 8004b74:	602b      	str	r3, [r5, #0]
 8004b76:	d030      	beq.n	8004bda <__sflush_r+0x92>
 8004b78:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8004b7a:	89a3      	ldrh	r3, [r4, #12]
 8004b7c:	0759      	lsls	r1, r3, #29
 8004b7e:	d505      	bpl.n	8004b8c <__sflush_r+0x44>
 8004b80:	6863      	ldr	r3, [r4, #4]
 8004b82:	1ad2      	subs	r2, r2, r3
 8004b84:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8004b86:	b10b      	cbz	r3, 8004b8c <__sflush_r+0x44>
 8004b88:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8004b8a:	1ad2      	subs	r2, r2, r3
 8004b8c:	2300      	movs	r3, #0
 8004b8e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8004b90:	6a21      	ldr	r1, [r4, #32]
 8004b92:	4628      	mov	r0, r5
 8004b94:	47b0      	blx	r6
 8004b96:	1c43      	adds	r3, r0, #1
 8004b98:	89a3      	ldrh	r3, [r4, #12]
 8004b9a:	d106      	bne.n	8004baa <__sflush_r+0x62>
 8004b9c:	6829      	ldr	r1, [r5, #0]
 8004b9e:	291d      	cmp	r1, #29
 8004ba0:	d82b      	bhi.n	8004bfa <__sflush_r+0xb2>
 8004ba2:	4a2a      	ldr	r2, [pc, #168]	@ (8004c4c <__sflush_r+0x104>)
 8004ba4:	410a      	asrs	r2, r1
 8004ba6:	07d6      	lsls	r6, r2, #31
 8004ba8:	d427      	bmi.n	8004bfa <__sflush_r+0xb2>
 8004baa:	2200      	movs	r2, #0
 8004bac:	6062      	str	r2, [r4, #4]
 8004bae:	04d9      	lsls	r1, r3, #19
 8004bb0:	6922      	ldr	r2, [r4, #16]
 8004bb2:	6022      	str	r2, [r4, #0]
 8004bb4:	d504      	bpl.n	8004bc0 <__sflush_r+0x78>
 8004bb6:	1c42      	adds	r2, r0, #1
 8004bb8:	d101      	bne.n	8004bbe <__sflush_r+0x76>
 8004bba:	682b      	ldr	r3, [r5, #0]
 8004bbc:	b903      	cbnz	r3, 8004bc0 <__sflush_r+0x78>
 8004bbe:	6560      	str	r0, [r4, #84]	@ 0x54
 8004bc0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004bc2:	602f      	str	r7, [r5, #0]
 8004bc4:	b1b9      	cbz	r1, 8004bf6 <__sflush_r+0xae>
 8004bc6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004bca:	4299      	cmp	r1, r3
 8004bcc:	d002      	beq.n	8004bd4 <__sflush_r+0x8c>
 8004bce:	4628      	mov	r0, r5
 8004bd0:	f7ff fbf2 	bl	80043b8 <_free_r>
 8004bd4:	2300      	movs	r3, #0
 8004bd6:	6363      	str	r3, [r4, #52]	@ 0x34
 8004bd8:	e00d      	b.n	8004bf6 <__sflush_r+0xae>
 8004bda:	2301      	movs	r3, #1
 8004bdc:	4628      	mov	r0, r5
 8004bde:	47b0      	blx	r6
 8004be0:	4602      	mov	r2, r0
 8004be2:	1c50      	adds	r0, r2, #1
 8004be4:	d1c9      	bne.n	8004b7a <__sflush_r+0x32>
 8004be6:	682b      	ldr	r3, [r5, #0]
 8004be8:	2b00      	cmp	r3, #0
 8004bea:	d0c6      	beq.n	8004b7a <__sflush_r+0x32>
 8004bec:	2b1d      	cmp	r3, #29
 8004bee:	d001      	beq.n	8004bf4 <__sflush_r+0xac>
 8004bf0:	2b16      	cmp	r3, #22
 8004bf2:	d11e      	bne.n	8004c32 <__sflush_r+0xea>
 8004bf4:	602f      	str	r7, [r5, #0]
 8004bf6:	2000      	movs	r0, #0
 8004bf8:	e022      	b.n	8004c40 <__sflush_r+0xf8>
 8004bfa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004bfe:	b21b      	sxth	r3, r3
 8004c00:	e01b      	b.n	8004c3a <__sflush_r+0xf2>
 8004c02:	690f      	ldr	r7, [r1, #16]
 8004c04:	2f00      	cmp	r7, #0
 8004c06:	d0f6      	beq.n	8004bf6 <__sflush_r+0xae>
 8004c08:	0793      	lsls	r3, r2, #30
 8004c0a:	680e      	ldr	r6, [r1, #0]
 8004c0c:	bf08      	it	eq
 8004c0e:	694b      	ldreq	r3, [r1, #20]
 8004c10:	600f      	str	r7, [r1, #0]
 8004c12:	bf18      	it	ne
 8004c14:	2300      	movne	r3, #0
 8004c16:	eba6 0807 	sub.w	r8, r6, r7
 8004c1a:	608b      	str	r3, [r1, #8]
 8004c1c:	f1b8 0f00 	cmp.w	r8, #0
 8004c20:	dde9      	ble.n	8004bf6 <__sflush_r+0xae>
 8004c22:	6a21      	ldr	r1, [r4, #32]
 8004c24:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8004c26:	4643      	mov	r3, r8
 8004c28:	463a      	mov	r2, r7
 8004c2a:	4628      	mov	r0, r5
 8004c2c:	47b0      	blx	r6
 8004c2e:	2800      	cmp	r0, #0
 8004c30:	dc08      	bgt.n	8004c44 <__sflush_r+0xfc>
 8004c32:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004c36:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004c3a:	81a3      	strh	r3, [r4, #12]
 8004c3c:	f04f 30ff 	mov.w	r0, #4294967295
 8004c40:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004c44:	4407      	add	r7, r0
 8004c46:	eba8 0800 	sub.w	r8, r8, r0
 8004c4a:	e7e7      	b.n	8004c1c <__sflush_r+0xd4>
 8004c4c:	dfbffffe 	.word	0xdfbffffe

08004c50 <_fflush_r>:
 8004c50:	b538      	push	{r3, r4, r5, lr}
 8004c52:	690b      	ldr	r3, [r1, #16]
 8004c54:	4605      	mov	r5, r0
 8004c56:	460c      	mov	r4, r1
 8004c58:	b913      	cbnz	r3, 8004c60 <_fflush_r+0x10>
 8004c5a:	2500      	movs	r5, #0
 8004c5c:	4628      	mov	r0, r5
 8004c5e:	bd38      	pop	{r3, r4, r5, pc}
 8004c60:	b118      	cbz	r0, 8004c6a <_fflush_r+0x1a>
 8004c62:	6a03      	ldr	r3, [r0, #32]
 8004c64:	b90b      	cbnz	r3, 8004c6a <_fflush_r+0x1a>
 8004c66:	f7ff fa9f 	bl	80041a8 <__sinit>
 8004c6a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004c6e:	2b00      	cmp	r3, #0
 8004c70:	d0f3      	beq.n	8004c5a <_fflush_r+0xa>
 8004c72:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8004c74:	07d0      	lsls	r0, r2, #31
 8004c76:	d404      	bmi.n	8004c82 <_fflush_r+0x32>
 8004c78:	0599      	lsls	r1, r3, #22
 8004c7a:	d402      	bmi.n	8004c82 <_fflush_r+0x32>
 8004c7c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004c7e:	f7ff fb98 	bl	80043b2 <__retarget_lock_acquire_recursive>
 8004c82:	4628      	mov	r0, r5
 8004c84:	4621      	mov	r1, r4
 8004c86:	f7ff ff5f 	bl	8004b48 <__sflush_r>
 8004c8a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004c8c:	07da      	lsls	r2, r3, #31
 8004c8e:	4605      	mov	r5, r0
 8004c90:	d4e4      	bmi.n	8004c5c <_fflush_r+0xc>
 8004c92:	89a3      	ldrh	r3, [r4, #12]
 8004c94:	059b      	lsls	r3, r3, #22
 8004c96:	d4e1      	bmi.n	8004c5c <_fflush_r+0xc>
 8004c98:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004c9a:	f7ff fb8b 	bl	80043b4 <__retarget_lock_release_recursive>
 8004c9e:	e7dd      	b.n	8004c5c <_fflush_r+0xc>

08004ca0 <__swbuf_r>:
 8004ca0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004ca2:	460e      	mov	r6, r1
 8004ca4:	4614      	mov	r4, r2
 8004ca6:	4605      	mov	r5, r0
 8004ca8:	b118      	cbz	r0, 8004cb2 <__swbuf_r+0x12>
 8004caa:	6a03      	ldr	r3, [r0, #32]
 8004cac:	b90b      	cbnz	r3, 8004cb2 <__swbuf_r+0x12>
 8004cae:	f7ff fa7b 	bl	80041a8 <__sinit>
 8004cb2:	69a3      	ldr	r3, [r4, #24]
 8004cb4:	60a3      	str	r3, [r4, #8]
 8004cb6:	89a3      	ldrh	r3, [r4, #12]
 8004cb8:	071a      	lsls	r2, r3, #28
 8004cba:	d501      	bpl.n	8004cc0 <__swbuf_r+0x20>
 8004cbc:	6923      	ldr	r3, [r4, #16]
 8004cbe:	b943      	cbnz	r3, 8004cd2 <__swbuf_r+0x32>
 8004cc0:	4621      	mov	r1, r4
 8004cc2:	4628      	mov	r0, r5
 8004cc4:	f000 f82a 	bl	8004d1c <__swsetup_r>
 8004cc8:	b118      	cbz	r0, 8004cd2 <__swbuf_r+0x32>
 8004cca:	f04f 37ff 	mov.w	r7, #4294967295
 8004cce:	4638      	mov	r0, r7
 8004cd0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004cd2:	6823      	ldr	r3, [r4, #0]
 8004cd4:	6922      	ldr	r2, [r4, #16]
 8004cd6:	1a98      	subs	r0, r3, r2
 8004cd8:	6963      	ldr	r3, [r4, #20]
 8004cda:	b2f6      	uxtb	r6, r6
 8004cdc:	4283      	cmp	r3, r0
 8004cde:	4637      	mov	r7, r6
 8004ce0:	dc05      	bgt.n	8004cee <__swbuf_r+0x4e>
 8004ce2:	4621      	mov	r1, r4
 8004ce4:	4628      	mov	r0, r5
 8004ce6:	f7ff ffb3 	bl	8004c50 <_fflush_r>
 8004cea:	2800      	cmp	r0, #0
 8004cec:	d1ed      	bne.n	8004cca <__swbuf_r+0x2a>
 8004cee:	68a3      	ldr	r3, [r4, #8]
 8004cf0:	3b01      	subs	r3, #1
 8004cf2:	60a3      	str	r3, [r4, #8]
 8004cf4:	6823      	ldr	r3, [r4, #0]
 8004cf6:	1c5a      	adds	r2, r3, #1
 8004cf8:	6022      	str	r2, [r4, #0]
 8004cfa:	701e      	strb	r6, [r3, #0]
 8004cfc:	6962      	ldr	r2, [r4, #20]
 8004cfe:	1c43      	adds	r3, r0, #1
 8004d00:	429a      	cmp	r2, r3
 8004d02:	d004      	beq.n	8004d0e <__swbuf_r+0x6e>
 8004d04:	89a3      	ldrh	r3, [r4, #12]
 8004d06:	07db      	lsls	r3, r3, #31
 8004d08:	d5e1      	bpl.n	8004cce <__swbuf_r+0x2e>
 8004d0a:	2e0a      	cmp	r6, #10
 8004d0c:	d1df      	bne.n	8004cce <__swbuf_r+0x2e>
 8004d0e:	4621      	mov	r1, r4
 8004d10:	4628      	mov	r0, r5
 8004d12:	f7ff ff9d 	bl	8004c50 <_fflush_r>
 8004d16:	2800      	cmp	r0, #0
 8004d18:	d0d9      	beq.n	8004cce <__swbuf_r+0x2e>
 8004d1a:	e7d6      	b.n	8004cca <__swbuf_r+0x2a>

08004d1c <__swsetup_r>:
 8004d1c:	b538      	push	{r3, r4, r5, lr}
 8004d1e:	4b29      	ldr	r3, [pc, #164]	@ (8004dc4 <__swsetup_r+0xa8>)
 8004d20:	4605      	mov	r5, r0
 8004d22:	6818      	ldr	r0, [r3, #0]
 8004d24:	460c      	mov	r4, r1
 8004d26:	b118      	cbz	r0, 8004d30 <__swsetup_r+0x14>
 8004d28:	6a03      	ldr	r3, [r0, #32]
 8004d2a:	b90b      	cbnz	r3, 8004d30 <__swsetup_r+0x14>
 8004d2c:	f7ff fa3c 	bl	80041a8 <__sinit>
 8004d30:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004d34:	0719      	lsls	r1, r3, #28
 8004d36:	d422      	bmi.n	8004d7e <__swsetup_r+0x62>
 8004d38:	06da      	lsls	r2, r3, #27
 8004d3a:	d407      	bmi.n	8004d4c <__swsetup_r+0x30>
 8004d3c:	2209      	movs	r2, #9
 8004d3e:	602a      	str	r2, [r5, #0]
 8004d40:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004d44:	81a3      	strh	r3, [r4, #12]
 8004d46:	f04f 30ff 	mov.w	r0, #4294967295
 8004d4a:	e033      	b.n	8004db4 <__swsetup_r+0x98>
 8004d4c:	0758      	lsls	r0, r3, #29
 8004d4e:	d512      	bpl.n	8004d76 <__swsetup_r+0x5a>
 8004d50:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004d52:	b141      	cbz	r1, 8004d66 <__swsetup_r+0x4a>
 8004d54:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004d58:	4299      	cmp	r1, r3
 8004d5a:	d002      	beq.n	8004d62 <__swsetup_r+0x46>
 8004d5c:	4628      	mov	r0, r5
 8004d5e:	f7ff fb2b 	bl	80043b8 <_free_r>
 8004d62:	2300      	movs	r3, #0
 8004d64:	6363      	str	r3, [r4, #52]	@ 0x34
 8004d66:	89a3      	ldrh	r3, [r4, #12]
 8004d68:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8004d6c:	81a3      	strh	r3, [r4, #12]
 8004d6e:	2300      	movs	r3, #0
 8004d70:	6063      	str	r3, [r4, #4]
 8004d72:	6923      	ldr	r3, [r4, #16]
 8004d74:	6023      	str	r3, [r4, #0]
 8004d76:	89a3      	ldrh	r3, [r4, #12]
 8004d78:	f043 0308 	orr.w	r3, r3, #8
 8004d7c:	81a3      	strh	r3, [r4, #12]
 8004d7e:	6923      	ldr	r3, [r4, #16]
 8004d80:	b94b      	cbnz	r3, 8004d96 <__swsetup_r+0x7a>
 8004d82:	89a3      	ldrh	r3, [r4, #12]
 8004d84:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8004d88:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004d8c:	d003      	beq.n	8004d96 <__swsetup_r+0x7a>
 8004d8e:	4621      	mov	r1, r4
 8004d90:	4628      	mov	r0, r5
 8004d92:	f000 f84f 	bl	8004e34 <__smakebuf_r>
 8004d96:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004d9a:	f013 0201 	ands.w	r2, r3, #1
 8004d9e:	d00a      	beq.n	8004db6 <__swsetup_r+0x9a>
 8004da0:	2200      	movs	r2, #0
 8004da2:	60a2      	str	r2, [r4, #8]
 8004da4:	6962      	ldr	r2, [r4, #20]
 8004da6:	4252      	negs	r2, r2
 8004da8:	61a2      	str	r2, [r4, #24]
 8004daa:	6922      	ldr	r2, [r4, #16]
 8004dac:	b942      	cbnz	r2, 8004dc0 <__swsetup_r+0xa4>
 8004dae:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8004db2:	d1c5      	bne.n	8004d40 <__swsetup_r+0x24>
 8004db4:	bd38      	pop	{r3, r4, r5, pc}
 8004db6:	0799      	lsls	r1, r3, #30
 8004db8:	bf58      	it	pl
 8004dba:	6962      	ldrpl	r2, [r4, #20]
 8004dbc:	60a2      	str	r2, [r4, #8]
 8004dbe:	e7f4      	b.n	8004daa <__swsetup_r+0x8e>
 8004dc0:	2000      	movs	r0, #0
 8004dc2:	e7f7      	b.n	8004db4 <__swsetup_r+0x98>
 8004dc4:	20000010 	.word	0x20000010

08004dc8 <_sbrk_r>:
 8004dc8:	b538      	push	{r3, r4, r5, lr}
 8004dca:	4d06      	ldr	r5, [pc, #24]	@ (8004de4 <_sbrk_r+0x1c>)
 8004dcc:	2300      	movs	r3, #0
 8004dce:	4604      	mov	r4, r0
 8004dd0:	4608      	mov	r0, r1
 8004dd2:	602b      	str	r3, [r5, #0]
 8004dd4:	f7fd fcea 	bl	80027ac <_sbrk>
 8004dd8:	1c43      	adds	r3, r0, #1
 8004dda:	d102      	bne.n	8004de2 <_sbrk_r+0x1a>
 8004ddc:	682b      	ldr	r3, [r5, #0]
 8004dde:	b103      	cbz	r3, 8004de2 <_sbrk_r+0x1a>
 8004de0:	6023      	str	r3, [r4, #0]
 8004de2:	bd38      	pop	{r3, r4, r5, pc}
 8004de4:	2000048c 	.word	0x2000048c

08004de8 <__swhatbuf_r>:
 8004de8:	b570      	push	{r4, r5, r6, lr}
 8004dea:	460c      	mov	r4, r1
 8004dec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004df0:	2900      	cmp	r1, #0
 8004df2:	b096      	sub	sp, #88	@ 0x58
 8004df4:	4615      	mov	r5, r2
 8004df6:	461e      	mov	r6, r3
 8004df8:	da0d      	bge.n	8004e16 <__swhatbuf_r+0x2e>
 8004dfa:	89a3      	ldrh	r3, [r4, #12]
 8004dfc:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8004e00:	f04f 0100 	mov.w	r1, #0
 8004e04:	bf14      	ite	ne
 8004e06:	2340      	movne	r3, #64	@ 0x40
 8004e08:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8004e0c:	2000      	movs	r0, #0
 8004e0e:	6031      	str	r1, [r6, #0]
 8004e10:	602b      	str	r3, [r5, #0]
 8004e12:	b016      	add	sp, #88	@ 0x58
 8004e14:	bd70      	pop	{r4, r5, r6, pc}
 8004e16:	466a      	mov	r2, sp
 8004e18:	f000 f848 	bl	8004eac <_fstat_r>
 8004e1c:	2800      	cmp	r0, #0
 8004e1e:	dbec      	blt.n	8004dfa <__swhatbuf_r+0x12>
 8004e20:	9901      	ldr	r1, [sp, #4]
 8004e22:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8004e26:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8004e2a:	4259      	negs	r1, r3
 8004e2c:	4159      	adcs	r1, r3
 8004e2e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004e32:	e7eb      	b.n	8004e0c <__swhatbuf_r+0x24>

08004e34 <__smakebuf_r>:
 8004e34:	898b      	ldrh	r3, [r1, #12]
 8004e36:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004e38:	079d      	lsls	r5, r3, #30
 8004e3a:	4606      	mov	r6, r0
 8004e3c:	460c      	mov	r4, r1
 8004e3e:	d507      	bpl.n	8004e50 <__smakebuf_r+0x1c>
 8004e40:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8004e44:	6023      	str	r3, [r4, #0]
 8004e46:	6123      	str	r3, [r4, #16]
 8004e48:	2301      	movs	r3, #1
 8004e4a:	6163      	str	r3, [r4, #20]
 8004e4c:	b003      	add	sp, #12
 8004e4e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004e50:	ab01      	add	r3, sp, #4
 8004e52:	466a      	mov	r2, sp
 8004e54:	f7ff ffc8 	bl	8004de8 <__swhatbuf_r>
 8004e58:	9f00      	ldr	r7, [sp, #0]
 8004e5a:	4605      	mov	r5, r0
 8004e5c:	4639      	mov	r1, r7
 8004e5e:	4630      	mov	r0, r6
 8004e60:	f7ff fb16 	bl	8004490 <_malloc_r>
 8004e64:	b948      	cbnz	r0, 8004e7a <__smakebuf_r+0x46>
 8004e66:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004e6a:	059a      	lsls	r2, r3, #22
 8004e6c:	d4ee      	bmi.n	8004e4c <__smakebuf_r+0x18>
 8004e6e:	f023 0303 	bic.w	r3, r3, #3
 8004e72:	f043 0302 	orr.w	r3, r3, #2
 8004e76:	81a3      	strh	r3, [r4, #12]
 8004e78:	e7e2      	b.n	8004e40 <__smakebuf_r+0xc>
 8004e7a:	89a3      	ldrh	r3, [r4, #12]
 8004e7c:	6020      	str	r0, [r4, #0]
 8004e7e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004e82:	81a3      	strh	r3, [r4, #12]
 8004e84:	9b01      	ldr	r3, [sp, #4]
 8004e86:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8004e8a:	b15b      	cbz	r3, 8004ea4 <__smakebuf_r+0x70>
 8004e8c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004e90:	4630      	mov	r0, r6
 8004e92:	f000 f81d 	bl	8004ed0 <_isatty_r>
 8004e96:	b128      	cbz	r0, 8004ea4 <__smakebuf_r+0x70>
 8004e98:	89a3      	ldrh	r3, [r4, #12]
 8004e9a:	f023 0303 	bic.w	r3, r3, #3
 8004e9e:	f043 0301 	orr.w	r3, r3, #1
 8004ea2:	81a3      	strh	r3, [r4, #12]
 8004ea4:	89a3      	ldrh	r3, [r4, #12]
 8004ea6:	431d      	orrs	r5, r3
 8004ea8:	81a5      	strh	r5, [r4, #12]
 8004eaa:	e7cf      	b.n	8004e4c <__smakebuf_r+0x18>

08004eac <_fstat_r>:
 8004eac:	b538      	push	{r3, r4, r5, lr}
 8004eae:	4d07      	ldr	r5, [pc, #28]	@ (8004ecc <_fstat_r+0x20>)
 8004eb0:	2300      	movs	r3, #0
 8004eb2:	4604      	mov	r4, r0
 8004eb4:	4608      	mov	r0, r1
 8004eb6:	4611      	mov	r1, r2
 8004eb8:	602b      	str	r3, [r5, #0]
 8004eba:	f7fd fc4e 	bl	800275a <_fstat>
 8004ebe:	1c43      	adds	r3, r0, #1
 8004ec0:	d102      	bne.n	8004ec8 <_fstat_r+0x1c>
 8004ec2:	682b      	ldr	r3, [r5, #0]
 8004ec4:	b103      	cbz	r3, 8004ec8 <_fstat_r+0x1c>
 8004ec6:	6023      	str	r3, [r4, #0]
 8004ec8:	bd38      	pop	{r3, r4, r5, pc}
 8004eca:	bf00      	nop
 8004ecc:	2000048c 	.word	0x2000048c

08004ed0 <_isatty_r>:
 8004ed0:	b538      	push	{r3, r4, r5, lr}
 8004ed2:	4d06      	ldr	r5, [pc, #24]	@ (8004eec <_isatty_r+0x1c>)
 8004ed4:	2300      	movs	r3, #0
 8004ed6:	4604      	mov	r4, r0
 8004ed8:	4608      	mov	r0, r1
 8004eda:	602b      	str	r3, [r5, #0]
 8004edc:	f7fd fc4d 	bl	800277a <_isatty>
 8004ee0:	1c43      	adds	r3, r0, #1
 8004ee2:	d102      	bne.n	8004eea <_isatty_r+0x1a>
 8004ee4:	682b      	ldr	r3, [r5, #0]
 8004ee6:	b103      	cbz	r3, 8004eea <_isatty_r+0x1a>
 8004ee8:	6023      	str	r3, [r4, #0]
 8004eea:	bd38      	pop	{r3, r4, r5, pc}
 8004eec:	2000048c 	.word	0x2000048c

08004ef0 <tan>:
 8004ef0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8004ef2:	ec53 2b10 	vmov	r2, r3, d0
 8004ef6:	4816      	ldr	r0, [pc, #88]	@ (8004f50 <tan+0x60>)
 8004ef8:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8004efc:	4281      	cmp	r1, r0
 8004efe:	d807      	bhi.n	8004f10 <tan+0x20>
 8004f00:	ed9f 1b11 	vldr	d1, [pc, #68]	@ 8004f48 <tan+0x58>
 8004f04:	2001      	movs	r0, #1
 8004f06:	b005      	add	sp, #20
 8004f08:	f85d eb04 	ldr.w	lr, [sp], #4
 8004f0c:	f000 b824 	b.w	8004f58 <__kernel_tan>
 8004f10:	4810      	ldr	r0, [pc, #64]	@ (8004f54 <tan+0x64>)
 8004f12:	4281      	cmp	r1, r0
 8004f14:	d908      	bls.n	8004f28 <tan+0x38>
 8004f16:	4610      	mov	r0, r2
 8004f18:	4619      	mov	r1, r3
 8004f1a:	f7fb f9ad 	bl	8000278 <__aeabi_dsub>
 8004f1e:	ec41 0b10 	vmov	d0, r0, r1
 8004f22:	b005      	add	sp, #20
 8004f24:	f85d fb04 	ldr.w	pc, [sp], #4
 8004f28:	4668      	mov	r0, sp
 8004f2a:	f000 fa19 	bl	8005360 <__ieee754_rem_pio2>
 8004f2e:	0040      	lsls	r0, r0, #1
 8004f30:	f000 0002 	and.w	r0, r0, #2
 8004f34:	ed9d 1b02 	vldr	d1, [sp, #8]
 8004f38:	ed9d 0b00 	vldr	d0, [sp]
 8004f3c:	f1c0 0001 	rsb	r0, r0, #1
 8004f40:	f000 f80a 	bl	8004f58 <__kernel_tan>
 8004f44:	e7ed      	b.n	8004f22 <tan+0x32>
 8004f46:	bf00      	nop
	...
 8004f50:	3fe921fb 	.word	0x3fe921fb
 8004f54:	7fefffff 	.word	0x7fefffff

08004f58 <__kernel_tan>:
 8004f58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004f5c:	ec5b ab10 	vmov	sl, fp, d0
 8004f60:	4bdb      	ldr	r3, [pc, #876]	@ (80052d0 <__kernel_tan+0x378>)
 8004f62:	b089      	sub	sp, #36	@ 0x24
 8004f64:	f02b 4700 	bic.w	r7, fp, #2147483648	@ 0x80000000
 8004f68:	429f      	cmp	r7, r3
 8004f6a:	ec59 8b11 	vmov	r8, r9, d1
 8004f6e:	4606      	mov	r6, r0
 8004f70:	f8cd b008 	str.w	fp, [sp, #8]
 8004f74:	d85d      	bhi.n	8005032 <__kernel_tan+0xda>
 8004f76:	4650      	mov	r0, sl
 8004f78:	4659      	mov	r1, fp
 8004f7a:	f7fb fdcf 	bl	8000b1c <__aeabi_d2iz>
 8004f7e:	4605      	mov	r5, r0
 8004f80:	2800      	cmp	r0, #0
 8004f82:	d17c      	bne.n	800507e <__kernel_tan+0x126>
 8004f84:	1c73      	adds	r3, r6, #1
 8004f86:	4652      	mov	r2, sl
 8004f88:	4313      	orrs	r3, r2
 8004f8a:	433b      	orrs	r3, r7
 8004f8c:	d110      	bne.n	8004fb0 <__kernel_tan+0x58>
 8004f8e:	ec4b ab10 	vmov	d0, sl, fp
 8004f92:	f000 fbe1 	bl	8005758 <fabs>
 8004f96:	49cf      	ldr	r1, [pc, #828]	@ (80052d4 <__kernel_tan+0x37c>)
 8004f98:	ec53 2b10 	vmov	r2, r3, d0
 8004f9c:	2000      	movs	r0, #0
 8004f9e:	f7fb fc4d 	bl	800083c <__aeabi_ddiv>
 8004fa2:	4682      	mov	sl, r0
 8004fa4:	468b      	mov	fp, r1
 8004fa6:	ec4b ab10 	vmov	d0, sl, fp
 8004faa:	b009      	add	sp, #36	@ 0x24
 8004fac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004fb0:	2e01      	cmp	r6, #1
 8004fb2:	d0f8      	beq.n	8004fa6 <__kernel_tan+0x4e>
 8004fb4:	4642      	mov	r2, r8
 8004fb6:	464b      	mov	r3, r9
 8004fb8:	4650      	mov	r0, sl
 8004fba:	4659      	mov	r1, fp
 8004fbc:	f7fb f95e 	bl	800027c <__adddf3>
 8004fc0:	4602      	mov	r2, r0
 8004fc2:	460b      	mov	r3, r1
 8004fc4:	460f      	mov	r7, r1
 8004fc6:	2000      	movs	r0, #0
 8004fc8:	49c3      	ldr	r1, [pc, #780]	@ (80052d8 <__kernel_tan+0x380>)
 8004fca:	f7fb fc37 	bl	800083c <__aeabi_ddiv>
 8004fce:	e9cd 0100 	strd	r0, r1, [sp]
 8004fd2:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004fd6:	462e      	mov	r6, r5
 8004fd8:	4652      	mov	r2, sl
 8004fda:	462c      	mov	r4, r5
 8004fdc:	4630      	mov	r0, r6
 8004fde:	461d      	mov	r5, r3
 8004fe0:	4639      	mov	r1, r7
 8004fe2:	465b      	mov	r3, fp
 8004fe4:	f7fb f948 	bl	8000278 <__aeabi_dsub>
 8004fe8:	4602      	mov	r2, r0
 8004fea:	460b      	mov	r3, r1
 8004fec:	4640      	mov	r0, r8
 8004fee:	4649      	mov	r1, r9
 8004ff0:	f7fb f942 	bl	8000278 <__aeabi_dsub>
 8004ff4:	4632      	mov	r2, r6
 8004ff6:	462b      	mov	r3, r5
 8004ff8:	f7fb faf6 	bl	80005e8 <__aeabi_dmul>
 8004ffc:	4632      	mov	r2, r6
 8004ffe:	4682      	mov	sl, r0
 8005000:	468b      	mov	fp, r1
 8005002:	462b      	mov	r3, r5
 8005004:	4630      	mov	r0, r6
 8005006:	4639      	mov	r1, r7
 8005008:	f7fb faee 	bl	80005e8 <__aeabi_dmul>
 800500c:	4bb1      	ldr	r3, [pc, #708]	@ (80052d4 <__kernel_tan+0x37c>)
 800500e:	2200      	movs	r2, #0
 8005010:	f7fb f934 	bl	800027c <__adddf3>
 8005014:	4602      	mov	r2, r0
 8005016:	460b      	mov	r3, r1
 8005018:	4650      	mov	r0, sl
 800501a:	4659      	mov	r1, fp
 800501c:	f7fb f92e 	bl	800027c <__adddf3>
 8005020:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005024:	f7fb fae0 	bl	80005e8 <__aeabi_dmul>
 8005028:	4622      	mov	r2, r4
 800502a:	462b      	mov	r3, r5
 800502c:	f7fb f926 	bl	800027c <__adddf3>
 8005030:	e7b7      	b.n	8004fa2 <__kernel_tan+0x4a>
 8005032:	4baa      	ldr	r3, [pc, #680]	@ (80052dc <__kernel_tan+0x384>)
 8005034:	429f      	cmp	r7, r3
 8005036:	d922      	bls.n	800507e <__kernel_tan+0x126>
 8005038:	9b02      	ldr	r3, [sp, #8]
 800503a:	2b00      	cmp	r3, #0
 800503c:	da05      	bge.n	800504a <__kernel_tan+0xf2>
 800503e:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 8005042:	469b      	mov	fp, r3
 8005044:	f109 4300 	add.w	r3, r9, #2147483648	@ 0x80000000
 8005048:	4699      	mov	r9, r3
 800504a:	4652      	mov	r2, sl
 800504c:	465b      	mov	r3, fp
 800504e:	a182      	add	r1, pc, #520	@ (adr r1, 8005258 <__kernel_tan+0x300>)
 8005050:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005054:	f7fb f910 	bl	8000278 <__aeabi_dsub>
 8005058:	4642      	mov	r2, r8
 800505a:	464b      	mov	r3, r9
 800505c:	4604      	mov	r4, r0
 800505e:	460d      	mov	r5, r1
 8005060:	a17f      	add	r1, pc, #508	@ (adr r1, 8005260 <__kernel_tan+0x308>)
 8005062:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005066:	f7fb f907 	bl	8000278 <__aeabi_dsub>
 800506a:	4622      	mov	r2, r4
 800506c:	462b      	mov	r3, r5
 800506e:	f7fb f905 	bl	800027c <__adddf3>
 8005072:	f04f 0800 	mov.w	r8, #0
 8005076:	4682      	mov	sl, r0
 8005078:	468b      	mov	fp, r1
 800507a:	f04f 0900 	mov.w	r9, #0
 800507e:	4652      	mov	r2, sl
 8005080:	465b      	mov	r3, fp
 8005082:	4650      	mov	r0, sl
 8005084:	4659      	mov	r1, fp
 8005086:	f7fb faaf 	bl	80005e8 <__aeabi_dmul>
 800508a:	4602      	mov	r2, r0
 800508c:	460b      	mov	r3, r1
 800508e:	e9cd 2300 	strd	r2, r3, [sp]
 8005092:	f7fb faa9 	bl	80005e8 <__aeabi_dmul>
 8005096:	e9dd 2300 	ldrd	r2, r3, [sp]
 800509a:	4604      	mov	r4, r0
 800509c:	460d      	mov	r5, r1
 800509e:	4650      	mov	r0, sl
 80050a0:	4659      	mov	r1, fp
 80050a2:	f7fb faa1 	bl	80005e8 <__aeabi_dmul>
 80050a6:	a370      	add	r3, pc, #448	@ (adr r3, 8005268 <__kernel_tan+0x310>)
 80050a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050ac:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80050b0:	4620      	mov	r0, r4
 80050b2:	4629      	mov	r1, r5
 80050b4:	f7fb fa98 	bl	80005e8 <__aeabi_dmul>
 80050b8:	a36d      	add	r3, pc, #436	@ (adr r3, 8005270 <__kernel_tan+0x318>)
 80050ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050be:	f7fb f8dd 	bl	800027c <__adddf3>
 80050c2:	4622      	mov	r2, r4
 80050c4:	462b      	mov	r3, r5
 80050c6:	f7fb fa8f 	bl	80005e8 <__aeabi_dmul>
 80050ca:	a36b      	add	r3, pc, #428	@ (adr r3, 8005278 <__kernel_tan+0x320>)
 80050cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050d0:	f7fb f8d4 	bl	800027c <__adddf3>
 80050d4:	4622      	mov	r2, r4
 80050d6:	462b      	mov	r3, r5
 80050d8:	f7fb fa86 	bl	80005e8 <__aeabi_dmul>
 80050dc:	a368      	add	r3, pc, #416	@ (adr r3, 8005280 <__kernel_tan+0x328>)
 80050de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050e2:	f7fb f8cb 	bl	800027c <__adddf3>
 80050e6:	4622      	mov	r2, r4
 80050e8:	462b      	mov	r3, r5
 80050ea:	f7fb fa7d 	bl	80005e8 <__aeabi_dmul>
 80050ee:	a366      	add	r3, pc, #408	@ (adr r3, 8005288 <__kernel_tan+0x330>)
 80050f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050f4:	f7fb f8c2 	bl	800027c <__adddf3>
 80050f8:	4622      	mov	r2, r4
 80050fa:	462b      	mov	r3, r5
 80050fc:	f7fb fa74 	bl	80005e8 <__aeabi_dmul>
 8005100:	a363      	add	r3, pc, #396	@ (adr r3, 8005290 <__kernel_tan+0x338>)
 8005102:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005106:	f7fb f8b9 	bl	800027c <__adddf3>
 800510a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800510e:	f7fb fa6b 	bl	80005e8 <__aeabi_dmul>
 8005112:	a361      	add	r3, pc, #388	@ (adr r3, 8005298 <__kernel_tan+0x340>)
 8005114:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005118:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800511c:	4620      	mov	r0, r4
 800511e:	4629      	mov	r1, r5
 8005120:	f7fb fa62 	bl	80005e8 <__aeabi_dmul>
 8005124:	a35e      	add	r3, pc, #376	@ (adr r3, 80052a0 <__kernel_tan+0x348>)
 8005126:	e9d3 2300 	ldrd	r2, r3, [r3]
 800512a:	f7fb f8a7 	bl	800027c <__adddf3>
 800512e:	4622      	mov	r2, r4
 8005130:	462b      	mov	r3, r5
 8005132:	f7fb fa59 	bl	80005e8 <__aeabi_dmul>
 8005136:	a35c      	add	r3, pc, #368	@ (adr r3, 80052a8 <__kernel_tan+0x350>)
 8005138:	e9d3 2300 	ldrd	r2, r3, [r3]
 800513c:	f7fb f89e 	bl	800027c <__adddf3>
 8005140:	4622      	mov	r2, r4
 8005142:	462b      	mov	r3, r5
 8005144:	f7fb fa50 	bl	80005e8 <__aeabi_dmul>
 8005148:	a359      	add	r3, pc, #356	@ (adr r3, 80052b0 <__kernel_tan+0x358>)
 800514a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800514e:	f7fb f895 	bl	800027c <__adddf3>
 8005152:	4622      	mov	r2, r4
 8005154:	462b      	mov	r3, r5
 8005156:	f7fb fa47 	bl	80005e8 <__aeabi_dmul>
 800515a:	a357      	add	r3, pc, #348	@ (adr r3, 80052b8 <__kernel_tan+0x360>)
 800515c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005160:	f7fb f88c 	bl	800027c <__adddf3>
 8005164:	4622      	mov	r2, r4
 8005166:	462b      	mov	r3, r5
 8005168:	f7fb fa3e 	bl	80005e8 <__aeabi_dmul>
 800516c:	a354      	add	r3, pc, #336	@ (adr r3, 80052c0 <__kernel_tan+0x368>)
 800516e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005172:	f7fb f883 	bl	800027c <__adddf3>
 8005176:	4602      	mov	r2, r0
 8005178:	460b      	mov	r3, r1
 800517a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800517e:	f7fb f87d 	bl	800027c <__adddf3>
 8005182:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005186:	f7fb fa2f 	bl	80005e8 <__aeabi_dmul>
 800518a:	4642      	mov	r2, r8
 800518c:	464b      	mov	r3, r9
 800518e:	f7fb f875 	bl	800027c <__adddf3>
 8005192:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005196:	f7fb fa27 	bl	80005e8 <__aeabi_dmul>
 800519a:	4642      	mov	r2, r8
 800519c:	464b      	mov	r3, r9
 800519e:	f7fb f86d 	bl	800027c <__adddf3>
 80051a2:	a349      	add	r3, pc, #292	@ (adr r3, 80052c8 <__kernel_tan+0x370>)
 80051a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051a8:	4604      	mov	r4, r0
 80051aa:	460d      	mov	r5, r1
 80051ac:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80051b0:	f7fb fa1a 	bl	80005e8 <__aeabi_dmul>
 80051b4:	4622      	mov	r2, r4
 80051b6:	462b      	mov	r3, r5
 80051b8:	f7fb f860 	bl	800027c <__adddf3>
 80051bc:	e9cd 0100 	strd	r0, r1, [sp]
 80051c0:	460b      	mov	r3, r1
 80051c2:	4602      	mov	r2, r0
 80051c4:	4659      	mov	r1, fp
 80051c6:	4650      	mov	r0, sl
 80051c8:	f7fb f858 	bl	800027c <__adddf3>
 80051cc:	4b43      	ldr	r3, [pc, #268]	@ (80052dc <__kernel_tan+0x384>)
 80051ce:	429f      	cmp	r7, r3
 80051d0:	4604      	mov	r4, r0
 80051d2:	460d      	mov	r5, r1
 80051d4:	f240 8084 	bls.w	80052e0 <__kernel_tan+0x388>
 80051d8:	4630      	mov	r0, r6
 80051da:	f7fb f99b 	bl	8000514 <__aeabi_i2d>
 80051de:	4622      	mov	r2, r4
 80051e0:	4680      	mov	r8, r0
 80051e2:	4689      	mov	r9, r1
 80051e4:	462b      	mov	r3, r5
 80051e6:	4620      	mov	r0, r4
 80051e8:	4629      	mov	r1, r5
 80051ea:	f7fb f9fd 	bl	80005e8 <__aeabi_dmul>
 80051ee:	4642      	mov	r2, r8
 80051f0:	4606      	mov	r6, r0
 80051f2:	460f      	mov	r7, r1
 80051f4:	464b      	mov	r3, r9
 80051f6:	4620      	mov	r0, r4
 80051f8:	4629      	mov	r1, r5
 80051fa:	f7fb f83f 	bl	800027c <__adddf3>
 80051fe:	4602      	mov	r2, r0
 8005200:	460b      	mov	r3, r1
 8005202:	4630      	mov	r0, r6
 8005204:	4639      	mov	r1, r7
 8005206:	f7fb fb19 	bl	800083c <__aeabi_ddiv>
 800520a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800520e:	f7fb f833 	bl	8000278 <__aeabi_dsub>
 8005212:	4602      	mov	r2, r0
 8005214:	460b      	mov	r3, r1
 8005216:	4650      	mov	r0, sl
 8005218:	4659      	mov	r1, fp
 800521a:	f7fb f82d 	bl	8000278 <__aeabi_dsub>
 800521e:	4602      	mov	r2, r0
 8005220:	460b      	mov	r3, r1
 8005222:	f7fb f82b 	bl	800027c <__adddf3>
 8005226:	4602      	mov	r2, r0
 8005228:	460b      	mov	r3, r1
 800522a:	4640      	mov	r0, r8
 800522c:	4649      	mov	r1, r9
 800522e:	f7fb f823 	bl	8000278 <__aeabi_dsub>
 8005232:	9b02      	ldr	r3, [sp, #8]
 8005234:	ea4f 7aa3 	mov.w	sl, r3, asr #30
 8005238:	f00a 0a02 	and.w	sl, sl, #2
 800523c:	4604      	mov	r4, r0
 800523e:	f1ca 0001 	rsb	r0, sl, #1
 8005242:	460d      	mov	r5, r1
 8005244:	f7fb f966 	bl	8000514 <__aeabi_i2d>
 8005248:	4602      	mov	r2, r0
 800524a:	460b      	mov	r3, r1
 800524c:	4620      	mov	r0, r4
 800524e:	4629      	mov	r1, r5
 8005250:	f7fb f9ca 	bl	80005e8 <__aeabi_dmul>
 8005254:	e6a5      	b.n	8004fa2 <__kernel_tan+0x4a>
 8005256:	bf00      	nop
 8005258:	54442d18 	.word	0x54442d18
 800525c:	3fe921fb 	.word	0x3fe921fb
 8005260:	33145c07 	.word	0x33145c07
 8005264:	3c81a626 	.word	0x3c81a626
 8005268:	74bf7ad4 	.word	0x74bf7ad4
 800526c:	3efb2a70 	.word	0x3efb2a70
 8005270:	32f0a7e9 	.word	0x32f0a7e9
 8005274:	3f12b80f 	.word	0x3f12b80f
 8005278:	1a8d1068 	.word	0x1a8d1068
 800527c:	3f3026f7 	.word	0x3f3026f7
 8005280:	fee08315 	.word	0xfee08315
 8005284:	3f57dbc8 	.word	0x3f57dbc8
 8005288:	e96e8493 	.word	0xe96e8493
 800528c:	3f8226e3 	.word	0x3f8226e3
 8005290:	1bb341fe 	.word	0x1bb341fe
 8005294:	3faba1ba 	.word	0x3faba1ba
 8005298:	db605373 	.word	0xdb605373
 800529c:	bef375cb 	.word	0xbef375cb
 80052a0:	a03792a6 	.word	0xa03792a6
 80052a4:	3f147e88 	.word	0x3f147e88
 80052a8:	f2f26501 	.word	0xf2f26501
 80052ac:	3f4344d8 	.word	0x3f4344d8
 80052b0:	c9560328 	.word	0xc9560328
 80052b4:	3f6d6d22 	.word	0x3f6d6d22
 80052b8:	8406d637 	.word	0x8406d637
 80052bc:	3f9664f4 	.word	0x3f9664f4
 80052c0:	1110fe7a 	.word	0x1110fe7a
 80052c4:	3fc11111 	.word	0x3fc11111
 80052c8:	55555563 	.word	0x55555563
 80052cc:	3fd55555 	.word	0x3fd55555
 80052d0:	3e2fffff 	.word	0x3e2fffff
 80052d4:	3ff00000 	.word	0x3ff00000
 80052d8:	bff00000 	.word	0xbff00000
 80052dc:	3fe59427 	.word	0x3fe59427
 80052e0:	2e01      	cmp	r6, #1
 80052e2:	d033      	beq.n	800534c <__kernel_tan+0x3f4>
 80052e4:	f04f 0800 	mov.w	r8, #0
 80052e8:	4689      	mov	r9, r1
 80052ea:	4602      	mov	r2, r0
 80052ec:	460b      	mov	r3, r1
 80052ee:	2000      	movs	r0, #0
 80052f0:	4918      	ldr	r1, [pc, #96]	@ (8005354 <__kernel_tan+0x3fc>)
 80052f2:	e9cd 8902 	strd	r8, r9, [sp, #8]
 80052f6:	f7fb faa1 	bl	800083c <__aeabi_ddiv>
 80052fa:	4652      	mov	r2, sl
 80052fc:	460f      	mov	r7, r1
 80052fe:	465b      	mov	r3, fp
 8005300:	4606      	mov	r6, r0
 8005302:	460d      	mov	r5, r1
 8005304:	4640      	mov	r0, r8
 8005306:	4649      	mov	r1, r9
 8005308:	f7fa ffb6 	bl	8000278 <__aeabi_dsub>
 800530c:	4602      	mov	r2, r0
 800530e:	460b      	mov	r3, r1
 8005310:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005314:	f7fa ffb0 	bl	8000278 <__aeabi_dsub>
 8005318:	4642      	mov	r2, r8
 800531a:	463b      	mov	r3, r7
 800531c:	f7fb f964 	bl	80005e8 <__aeabi_dmul>
 8005320:	4642      	mov	r2, r8
 8005322:	4682      	mov	sl, r0
 8005324:	468b      	mov	fp, r1
 8005326:	463b      	mov	r3, r7
 8005328:	4640      	mov	r0, r8
 800532a:	4649      	mov	r1, r9
 800532c:	f7fb f95c 	bl	80005e8 <__aeabi_dmul>
 8005330:	4b09      	ldr	r3, [pc, #36]	@ (8005358 <__kernel_tan+0x400>)
 8005332:	2200      	movs	r2, #0
 8005334:	f7fa ffa2 	bl	800027c <__adddf3>
 8005338:	4602      	mov	r2, r0
 800533a:	460b      	mov	r3, r1
 800533c:	4650      	mov	r0, sl
 800533e:	4659      	mov	r1, fp
 8005340:	f7fa ff9c 	bl	800027c <__adddf3>
 8005344:	4644      	mov	r4, r8
 8005346:	4632      	mov	r2, r6
 8005348:	463b      	mov	r3, r7
 800534a:	e66b      	b.n	8005024 <__kernel_tan+0xcc>
 800534c:	4682      	mov	sl, r0
 800534e:	468b      	mov	fp, r1
 8005350:	e629      	b.n	8004fa6 <__kernel_tan+0x4e>
 8005352:	bf00      	nop
 8005354:	bff00000 	.word	0xbff00000
 8005358:	3ff00000 	.word	0x3ff00000
 800535c:	00000000 	.word	0x00000000

08005360 <__ieee754_rem_pio2>:
 8005360:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005364:	ec57 6b10 	vmov	r6, r7, d0
 8005368:	4bc5      	ldr	r3, [pc, #788]	@ (8005680 <__ieee754_rem_pio2+0x320>)
 800536a:	b08d      	sub	sp, #52	@ 0x34
 800536c:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 8005370:	4598      	cmp	r8, r3
 8005372:	4604      	mov	r4, r0
 8005374:	9704      	str	r7, [sp, #16]
 8005376:	d807      	bhi.n	8005388 <__ieee754_rem_pio2+0x28>
 8005378:	2200      	movs	r2, #0
 800537a:	2300      	movs	r3, #0
 800537c:	ed80 0b00 	vstr	d0, [r0]
 8005380:	e9c0 2302 	strd	r2, r3, [r0, #8]
 8005384:	2500      	movs	r5, #0
 8005386:	e028      	b.n	80053da <__ieee754_rem_pio2+0x7a>
 8005388:	4bbe      	ldr	r3, [pc, #760]	@ (8005684 <__ieee754_rem_pio2+0x324>)
 800538a:	4598      	cmp	r8, r3
 800538c:	d878      	bhi.n	8005480 <__ieee754_rem_pio2+0x120>
 800538e:	9b04      	ldr	r3, [sp, #16]
 8005390:	4dbd      	ldr	r5, [pc, #756]	@ (8005688 <__ieee754_rem_pio2+0x328>)
 8005392:	2b00      	cmp	r3, #0
 8005394:	4630      	mov	r0, r6
 8005396:	a3ac      	add	r3, pc, #688	@ (adr r3, 8005648 <__ieee754_rem_pio2+0x2e8>)
 8005398:	e9d3 2300 	ldrd	r2, r3, [r3]
 800539c:	4639      	mov	r1, r7
 800539e:	dd38      	ble.n	8005412 <__ieee754_rem_pio2+0xb2>
 80053a0:	f7fa ff6a 	bl	8000278 <__aeabi_dsub>
 80053a4:	45a8      	cmp	r8, r5
 80053a6:	4606      	mov	r6, r0
 80053a8:	460f      	mov	r7, r1
 80053aa:	d01a      	beq.n	80053e2 <__ieee754_rem_pio2+0x82>
 80053ac:	a3a8      	add	r3, pc, #672	@ (adr r3, 8005650 <__ieee754_rem_pio2+0x2f0>)
 80053ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053b2:	f7fa ff61 	bl	8000278 <__aeabi_dsub>
 80053b6:	4602      	mov	r2, r0
 80053b8:	460b      	mov	r3, r1
 80053ba:	4680      	mov	r8, r0
 80053bc:	4689      	mov	r9, r1
 80053be:	4630      	mov	r0, r6
 80053c0:	4639      	mov	r1, r7
 80053c2:	f7fa ff59 	bl	8000278 <__aeabi_dsub>
 80053c6:	a3a2      	add	r3, pc, #648	@ (adr r3, 8005650 <__ieee754_rem_pio2+0x2f0>)
 80053c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053cc:	f7fa ff54 	bl	8000278 <__aeabi_dsub>
 80053d0:	e9c4 8900 	strd	r8, r9, [r4]
 80053d4:	e9c4 0102 	strd	r0, r1, [r4, #8]
 80053d8:	2501      	movs	r5, #1
 80053da:	4628      	mov	r0, r5
 80053dc:	b00d      	add	sp, #52	@ 0x34
 80053de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80053e2:	a39d      	add	r3, pc, #628	@ (adr r3, 8005658 <__ieee754_rem_pio2+0x2f8>)
 80053e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053e8:	f7fa ff46 	bl	8000278 <__aeabi_dsub>
 80053ec:	a39c      	add	r3, pc, #624	@ (adr r3, 8005660 <__ieee754_rem_pio2+0x300>)
 80053ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053f2:	4606      	mov	r6, r0
 80053f4:	460f      	mov	r7, r1
 80053f6:	f7fa ff3f 	bl	8000278 <__aeabi_dsub>
 80053fa:	4602      	mov	r2, r0
 80053fc:	460b      	mov	r3, r1
 80053fe:	4680      	mov	r8, r0
 8005400:	4689      	mov	r9, r1
 8005402:	4630      	mov	r0, r6
 8005404:	4639      	mov	r1, r7
 8005406:	f7fa ff37 	bl	8000278 <__aeabi_dsub>
 800540a:	a395      	add	r3, pc, #596	@ (adr r3, 8005660 <__ieee754_rem_pio2+0x300>)
 800540c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005410:	e7dc      	b.n	80053cc <__ieee754_rem_pio2+0x6c>
 8005412:	f7fa ff33 	bl	800027c <__adddf3>
 8005416:	45a8      	cmp	r8, r5
 8005418:	4606      	mov	r6, r0
 800541a:	460f      	mov	r7, r1
 800541c:	d018      	beq.n	8005450 <__ieee754_rem_pio2+0xf0>
 800541e:	a38c      	add	r3, pc, #560	@ (adr r3, 8005650 <__ieee754_rem_pio2+0x2f0>)
 8005420:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005424:	f7fa ff2a 	bl	800027c <__adddf3>
 8005428:	4602      	mov	r2, r0
 800542a:	460b      	mov	r3, r1
 800542c:	4680      	mov	r8, r0
 800542e:	4689      	mov	r9, r1
 8005430:	4630      	mov	r0, r6
 8005432:	4639      	mov	r1, r7
 8005434:	f7fa ff20 	bl	8000278 <__aeabi_dsub>
 8005438:	a385      	add	r3, pc, #532	@ (adr r3, 8005650 <__ieee754_rem_pio2+0x2f0>)
 800543a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800543e:	f7fa ff1d 	bl	800027c <__adddf3>
 8005442:	f04f 35ff 	mov.w	r5, #4294967295
 8005446:	e9c4 8900 	strd	r8, r9, [r4]
 800544a:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800544e:	e7c4      	b.n	80053da <__ieee754_rem_pio2+0x7a>
 8005450:	a381      	add	r3, pc, #516	@ (adr r3, 8005658 <__ieee754_rem_pio2+0x2f8>)
 8005452:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005456:	f7fa ff11 	bl	800027c <__adddf3>
 800545a:	a381      	add	r3, pc, #516	@ (adr r3, 8005660 <__ieee754_rem_pio2+0x300>)
 800545c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005460:	4606      	mov	r6, r0
 8005462:	460f      	mov	r7, r1
 8005464:	f7fa ff0a 	bl	800027c <__adddf3>
 8005468:	4602      	mov	r2, r0
 800546a:	460b      	mov	r3, r1
 800546c:	4680      	mov	r8, r0
 800546e:	4689      	mov	r9, r1
 8005470:	4630      	mov	r0, r6
 8005472:	4639      	mov	r1, r7
 8005474:	f7fa ff00 	bl	8000278 <__aeabi_dsub>
 8005478:	a379      	add	r3, pc, #484	@ (adr r3, 8005660 <__ieee754_rem_pio2+0x300>)
 800547a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800547e:	e7de      	b.n	800543e <__ieee754_rem_pio2+0xde>
 8005480:	4b82      	ldr	r3, [pc, #520]	@ (800568c <__ieee754_rem_pio2+0x32c>)
 8005482:	4598      	cmp	r8, r3
 8005484:	f200 80d1 	bhi.w	800562a <__ieee754_rem_pio2+0x2ca>
 8005488:	f000 f966 	bl	8005758 <fabs>
 800548c:	ec57 6b10 	vmov	r6, r7, d0
 8005490:	a375      	add	r3, pc, #468	@ (adr r3, 8005668 <__ieee754_rem_pio2+0x308>)
 8005492:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005496:	4630      	mov	r0, r6
 8005498:	4639      	mov	r1, r7
 800549a:	f7fb f8a5 	bl	80005e8 <__aeabi_dmul>
 800549e:	4b7c      	ldr	r3, [pc, #496]	@ (8005690 <__ieee754_rem_pio2+0x330>)
 80054a0:	2200      	movs	r2, #0
 80054a2:	f7fa feeb 	bl	800027c <__adddf3>
 80054a6:	f7fb fb39 	bl	8000b1c <__aeabi_d2iz>
 80054aa:	4605      	mov	r5, r0
 80054ac:	f7fb f832 	bl	8000514 <__aeabi_i2d>
 80054b0:	4602      	mov	r2, r0
 80054b2:	460b      	mov	r3, r1
 80054b4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80054b8:	a363      	add	r3, pc, #396	@ (adr r3, 8005648 <__ieee754_rem_pio2+0x2e8>)
 80054ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054be:	f7fb f893 	bl	80005e8 <__aeabi_dmul>
 80054c2:	4602      	mov	r2, r0
 80054c4:	460b      	mov	r3, r1
 80054c6:	4630      	mov	r0, r6
 80054c8:	4639      	mov	r1, r7
 80054ca:	f7fa fed5 	bl	8000278 <__aeabi_dsub>
 80054ce:	a360      	add	r3, pc, #384	@ (adr r3, 8005650 <__ieee754_rem_pio2+0x2f0>)
 80054d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054d4:	4682      	mov	sl, r0
 80054d6:	468b      	mov	fp, r1
 80054d8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80054dc:	f7fb f884 	bl	80005e8 <__aeabi_dmul>
 80054e0:	2d1f      	cmp	r5, #31
 80054e2:	4606      	mov	r6, r0
 80054e4:	460f      	mov	r7, r1
 80054e6:	dc0c      	bgt.n	8005502 <__ieee754_rem_pio2+0x1a2>
 80054e8:	4b6a      	ldr	r3, [pc, #424]	@ (8005694 <__ieee754_rem_pio2+0x334>)
 80054ea:	1e6a      	subs	r2, r5, #1
 80054ec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80054f0:	4543      	cmp	r3, r8
 80054f2:	d006      	beq.n	8005502 <__ieee754_rem_pio2+0x1a2>
 80054f4:	4632      	mov	r2, r6
 80054f6:	463b      	mov	r3, r7
 80054f8:	4650      	mov	r0, sl
 80054fa:	4659      	mov	r1, fp
 80054fc:	f7fa febc 	bl	8000278 <__aeabi_dsub>
 8005500:	e00e      	b.n	8005520 <__ieee754_rem_pio2+0x1c0>
 8005502:	463b      	mov	r3, r7
 8005504:	4632      	mov	r2, r6
 8005506:	4650      	mov	r0, sl
 8005508:	4659      	mov	r1, fp
 800550a:	f7fa feb5 	bl	8000278 <__aeabi_dsub>
 800550e:	ea4f 5328 	mov.w	r3, r8, asr #20
 8005512:	9305      	str	r3, [sp, #20]
 8005514:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8005518:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 800551c:	2b10      	cmp	r3, #16
 800551e:	dc02      	bgt.n	8005526 <__ieee754_rem_pio2+0x1c6>
 8005520:	e9c4 0100 	strd	r0, r1, [r4]
 8005524:	e039      	b.n	800559a <__ieee754_rem_pio2+0x23a>
 8005526:	a34c      	add	r3, pc, #304	@ (adr r3, 8005658 <__ieee754_rem_pio2+0x2f8>)
 8005528:	e9d3 2300 	ldrd	r2, r3, [r3]
 800552c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005530:	f7fb f85a 	bl	80005e8 <__aeabi_dmul>
 8005534:	4606      	mov	r6, r0
 8005536:	460f      	mov	r7, r1
 8005538:	4602      	mov	r2, r0
 800553a:	460b      	mov	r3, r1
 800553c:	4650      	mov	r0, sl
 800553e:	4659      	mov	r1, fp
 8005540:	f7fa fe9a 	bl	8000278 <__aeabi_dsub>
 8005544:	4602      	mov	r2, r0
 8005546:	460b      	mov	r3, r1
 8005548:	4680      	mov	r8, r0
 800554a:	4689      	mov	r9, r1
 800554c:	4650      	mov	r0, sl
 800554e:	4659      	mov	r1, fp
 8005550:	f7fa fe92 	bl	8000278 <__aeabi_dsub>
 8005554:	4632      	mov	r2, r6
 8005556:	463b      	mov	r3, r7
 8005558:	f7fa fe8e 	bl	8000278 <__aeabi_dsub>
 800555c:	a340      	add	r3, pc, #256	@ (adr r3, 8005660 <__ieee754_rem_pio2+0x300>)
 800555e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005562:	4606      	mov	r6, r0
 8005564:	460f      	mov	r7, r1
 8005566:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800556a:	f7fb f83d 	bl	80005e8 <__aeabi_dmul>
 800556e:	4632      	mov	r2, r6
 8005570:	463b      	mov	r3, r7
 8005572:	f7fa fe81 	bl	8000278 <__aeabi_dsub>
 8005576:	4602      	mov	r2, r0
 8005578:	460b      	mov	r3, r1
 800557a:	4606      	mov	r6, r0
 800557c:	460f      	mov	r7, r1
 800557e:	4640      	mov	r0, r8
 8005580:	4649      	mov	r1, r9
 8005582:	f7fa fe79 	bl	8000278 <__aeabi_dsub>
 8005586:	9a05      	ldr	r2, [sp, #20]
 8005588:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800558c:	1ad3      	subs	r3, r2, r3
 800558e:	2b31      	cmp	r3, #49	@ 0x31
 8005590:	dc20      	bgt.n	80055d4 <__ieee754_rem_pio2+0x274>
 8005592:	e9c4 0100 	strd	r0, r1, [r4]
 8005596:	46c2      	mov	sl, r8
 8005598:	46cb      	mov	fp, r9
 800559a:	e9d4 8900 	ldrd	r8, r9, [r4]
 800559e:	4650      	mov	r0, sl
 80055a0:	4642      	mov	r2, r8
 80055a2:	464b      	mov	r3, r9
 80055a4:	4659      	mov	r1, fp
 80055a6:	f7fa fe67 	bl	8000278 <__aeabi_dsub>
 80055aa:	463b      	mov	r3, r7
 80055ac:	4632      	mov	r2, r6
 80055ae:	f7fa fe63 	bl	8000278 <__aeabi_dsub>
 80055b2:	9b04      	ldr	r3, [sp, #16]
 80055b4:	2b00      	cmp	r3, #0
 80055b6:	e9c4 0102 	strd	r0, r1, [r4, #8]
 80055ba:	f6bf af0e 	bge.w	80053da <__ieee754_rem_pio2+0x7a>
 80055be:	f109 4300 	add.w	r3, r9, #2147483648	@ 0x80000000
 80055c2:	6063      	str	r3, [r4, #4]
 80055c4:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80055c8:	f8c4 8000 	str.w	r8, [r4]
 80055cc:	60a0      	str	r0, [r4, #8]
 80055ce:	60e3      	str	r3, [r4, #12]
 80055d0:	426d      	negs	r5, r5
 80055d2:	e702      	b.n	80053da <__ieee754_rem_pio2+0x7a>
 80055d4:	a326      	add	r3, pc, #152	@ (adr r3, 8005670 <__ieee754_rem_pio2+0x310>)
 80055d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055da:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80055de:	f7fb f803 	bl	80005e8 <__aeabi_dmul>
 80055e2:	4606      	mov	r6, r0
 80055e4:	460f      	mov	r7, r1
 80055e6:	4602      	mov	r2, r0
 80055e8:	460b      	mov	r3, r1
 80055ea:	4640      	mov	r0, r8
 80055ec:	4649      	mov	r1, r9
 80055ee:	f7fa fe43 	bl	8000278 <__aeabi_dsub>
 80055f2:	4602      	mov	r2, r0
 80055f4:	460b      	mov	r3, r1
 80055f6:	4682      	mov	sl, r0
 80055f8:	468b      	mov	fp, r1
 80055fa:	4640      	mov	r0, r8
 80055fc:	4649      	mov	r1, r9
 80055fe:	f7fa fe3b 	bl	8000278 <__aeabi_dsub>
 8005602:	4632      	mov	r2, r6
 8005604:	463b      	mov	r3, r7
 8005606:	f7fa fe37 	bl	8000278 <__aeabi_dsub>
 800560a:	a31b      	add	r3, pc, #108	@ (adr r3, 8005678 <__ieee754_rem_pio2+0x318>)
 800560c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005610:	4606      	mov	r6, r0
 8005612:	460f      	mov	r7, r1
 8005614:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005618:	f7fa ffe6 	bl	80005e8 <__aeabi_dmul>
 800561c:	4632      	mov	r2, r6
 800561e:	463b      	mov	r3, r7
 8005620:	f7fa fe2a 	bl	8000278 <__aeabi_dsub>
 8005624:	4606      	mov	r6, r0
 8005626:	460f      	mov	r7, r1
 8005628:	e764      	b.n	80054f4 <__ieee754_rem_pio2+0x194>
 800562a:	4b1b      	ldr	r3, [pc, #108]	@ (8005698 <__ieee754_rem_pio2+0x338>)
 800562c:	4598      	cmp	r8, r3
 800562e:	d935      	bls.n	800569c <__ieee754_rem_pio2+0x33c>
 8005630:	4632      	mov	r2, r6
 8005632:	463b      	mov	r3, r7
 8005634:	4630      	mov	r0, r6
 8005636:	4639      	mov	r1, r7
 8005638:	f7fa fe1e 	bl	8000278 <__aeabi_dsub>
 800563c:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8005640:	e9c4 0100 	strd	r0, r1, [r4]
 8005644:	e69e      	b.n	8005384 <__ieee754_rem_pio2+0x24>
 8005646:	bf00      	nop
 8005648:	54400000 	.word	0x54400000
 800564c:	3ff921fb 	.word	0x3ff921fb
 8005650:	1a626331 	.word	0x1a626331
 8005654:	3dd0b461 	.word	0x3dd0b461
 8005658:	1a600000 	.word	0x1a600000
 800565c:	3dd0b461 	.word	0x3dd0b461
 8005660:	2e037073 	.word	0x2e037073
 8005664:	3ba3198a 	.word	0x3ba3198a
 8005668:	6dc9c883 	.word	0x6dc9c883
 800566c:	3fe45f30 	.word	0x3fe45f30
 8005670:	2e000000 	.word	0x2e000000
 8005674:	3ba3198a 	.word	0x3ba3198a
 8005678:	252049c1 	.word	0x252049c1
 800567c:	397b839a 	.word	0x397b839a
 8005680:	3fe921fb 	.word	0x3fe921fb
 8005684:	4002d97b 	.word	0x4002d97b
 8005688:	3ff921fb 	.word	0x3ff921fb
 800568c:	413921fb 	.word	0x413921fb
 8005690:	3fe00000 	.word	0x3fe00000
 8005694:	080060d4 	.word	0x080060d4
 8005698:	7fefffff 	.word	0x7fefffff
 800569c:	ea4f 5528 	mov.w	r5, r8, asr #20
 80056a0:	f2a5 4516 	subw	r5, r5, #1046	@ 0x416
 80056a4:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 80056a8:	4630      	mov	r0, r6
 80056aa:	460f      	mov	r7, r1
 80056ac:	f7fb fa36 	bl	8000b1c <__aeabi_d2iz>
 80056b0:	f7fa ff30 	bl	8000514 <__aeabi_i2d>
 80056b4:	4602      	mov	r2, r0
 80056b6:	460b      	mov	r3, r1
 80056b8:	4630      	mov	r0, r6
 80056ba:	4639      	mov	r1, r7
 80056bc:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80056c0:	f7fa fdda 	bl	8000278 <__aeabi_dsub>
 80056c4:	4b22      	ldr	r3, [pc, #136]	@ (8005750 <__ieee754_rem_pio2+0x3f0>)
 80056c6:	2200      	movs	r2, #0
 80056c8:	f7fa ff8e 	bl	80005e8 <__aeabi_dmul>
 80056cc:	460f      	mov	r7, r1
 80056ce:	4606      	mov	r6, r0
 80056d0:	f7fb fa24 	bl	8000b1c <__aeabi_d2iz>
 80056d4:	f7fa ff1e 	bl	8000514 <__aeabi_i2d>
 80056d8:	4602      	mov	r2, r0
 80056da:	460b      	mov	r3, r1
 80056dc:	4630      	mov	r0, r6
 80056de:	4639      	mov	r1, r7
 80056e0:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80056e4:	f7fa fdc8 	bl	8000278 <__aeabi_dsub>
 80056e8:	4b19      	ldr	r3, [pc, #100]	@ (8005750 <__ieee754_rem_pio2+0x3f0>)
 80056ea:	2200      	movs	r2, #0
 80056ec:	f7fa ff7c 	bl	80005e8 <__aeabi_dmul>
 80056f0:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
 80056f4:	f10d 0930 	add.w	r9, sp, #48	@ 0x30
 80056f8:	f04f 0803 	mov.w	r8, #3
 80056fc:	2600      	movs	r6, #0
 80056fe:	2700      	movs	r7, #0
 8005700:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 8005704:	4632      	mov	r2, r6
 8005706:	463b      	mov	r3, r7
 8005708:	46c2      	mov	sl, r8
 800570a:	f108 38ff 	add.w	r8, r8, #4294967295
 800570e:	f7fb f9d3 	bl	8000ab8 <__aeabi_dcmpeq>
 8005712:	2800      	cmp	r0, #0
 8005714:	d1f4      	bne.n	8005700 <__ieee754_rem_pio2+0x3a0>
 8005716:	4b0f      	ldr	r3, [pc, #60]	@ (8005754 <__ieee754_rem_pio2+0x3f4>)
 8005718:	9301      	str	r3, [sp, #4]
 800571a:	2302      	movs	r3, #2
 800571c:	9300      	str	r3, [sp, #0]
 800571e:	462a      	mov	r2, r5
 8005720:	4653      	mov	r3, sl
 8005722:	4621      	mov	r1, r4
 8005724:	a806      	add	r0, sp, #24
 8005726:	f000 f81f 	bl	8005768 <__kernel_rem_pio2>
 800572a:	9b04      	ldr	r3, [sp, #16]
 800572c:	2b00      	cmp	r3, #0
 800572e:	4605      	mov	r5, r0
 8005730:	f6bf ae53 	bge.w	80053da <__ieee754_rem_pio2+0x7a>
 8005734:	e9d4 2100 	ldrd	r2, r1, [r4]
 8005738:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800573c:	e9c4 2300 	strd	r2, r3, [r4]
 8005740:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
 8005744:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8005748:	e9c4 2302 	strd	r2, r3, [r4, #8]
 800574c:	e740      	b.n	80055d0 <__ieee754_rem_pio2+0x270>
 800574e:	bf00      	nop
 8005750:	41700000 	.word	0x41700000
 8005754:	08006154 	.word	0x08006154

08005758 <fabs>:
 8005758:	ec51 0b10 	vmov	r0, r1, d0
 800575c:	4602      	mov	r2, r0
 800575e:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8005762:	ec43 2b10 	vmov	d0, r2, r3
 8005766:	4770      	bx	lr

08005768 <__kernel_rem_pio2>:
 8005768:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800576c:	ed2d 8b02 	vpush	{d8}
 8005770:	f5ad 7d19 	sub.w	sp, sp, #612	@ 0x264
 8005774:	f112 0f14 	cmn.w	r2, #20
 8005778:	9306      	str	r3, [sp, #24]
 800577a:	9104      	str	r1, [sp, #16]
 800577c:	4bbe      	ldr	r3, [pc, #760]	@ (8005a78 <__kernel_rem_pio2+0x310>)
 800577e:	99a4      	ldr	r1, [sp, #656]	@ 0x290
 8005780:	9008      	str	r0, [sp, #32]
 8005782:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8005786:	9300      	str	r3, [sp, #0]
 8005788:	9b06      	ldr	r3, [sp, #24]
 800578a:	f103 33ff 	add.w	r3, r3, #4294967295
 800578e:	bfa8      	it	ge
 8005790:	1ed4      	subge	r4, r2, #3
 8005792:	9305      	str	r3, [sp, #20]
 8005794:	bfb2      	itee	lt
 8005796:	2400      	movlt	r4, #0
 8005798:	2318      	movge	r3, #24
 800579a:	fb94 f4f3 	sdivge	r4, r4, r3
 800579e:	f06f 0317 	mvn.w	r3, #23
 80057a2:	fb04 3303 	mla	r3, r4, r3, r3
 80057a6:	eb03 0b02 	add.w	fp, r3, r2
 80057aa:	9b00      	ldr	r3, [sp, #0]
 80057ac:	9a05      	ldr	r2, [sp, #20]
 80057ae:	ed9f 8bae 	vldr	d8, [pc, #696]	@ 8005a68 <__kernel_rem_pio2+0x300>
 80057b2:	eb03 0802 	add.w	r8, r3, r2
 80057b6:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 80057b8:	1aa7      	subs	r7, r4, r2
 80057ba:	ae20      	add	r6, sp, #128	@ 0x80
 80057bc:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 80057c0:	2500      	movs	r5, #0
 80057c2:	4545      	cmp	r5, r8
 80057c4:	dd13      	ble.n	80057ee <__kernel_rem_pio2+0x86>
 80057c6:	9b06      	ldr	r3, [sp, #24]
 80057c8:	aa20      	add	r2, sp, #128	@ 0x80
 80057ca:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 80057ce:	f50d 7ae0 	add.w	sl, sp, #448	@ 0x1c0
 80057d2:	f04f 0800 	mov.w	r8, #0
 80057d6:	9b00      	ldr	r3, [sp, #0]
 80057d8:	4598      	cmp	r8, r3
 80057da:	dc31      	bgt.n	8005840 <__kernel_rem_pio2+0xd8>
 80057dc:	ed9f 7ba2 	vldr	d7, [pc, #648]	@ 8005a68 <__kernel_rem_pio2+0x300>
 80057e0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80057e4:	ed8d 7b02 	vstr	d7, [sp, #8]
 80057e8:	462f      	mov	r7, r5
 80057ea:	2600      	movs	r6, #0
 80057ec:	e01b      	b.n	8005826 <__kernel_rem_pio2+0xbe>
 80057ee:	42ef      	cmn	r7, r5
 80057f0:	d407      	bmi.n	8005802 <__kernel_rem_pio2+0x9a>
 80057f2:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 80057f6:	f7fa fe8d 	bl	8000514 <__aeabi_i2d>
 80057fa:	e8e6 0102 	strd	r0, r1, [r6], #8
 80057fe:	3501      	adds	r5, #1
 8005800:	e7df      	b.n	80057c2 <__kernel_rem_pio2+0x5a>
 8005802:	ec51 0b18 	vmov	r0, r1, d8
 8005806:	e7f8      	b.n	80057fa <__kernel_rem_pio2+0x92>
 8005808:	e9d7 2300 	ldrd	r2, r3, [r7]
 800580c:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 8005810:	f7fa feea 	bl	80005e8 <__aeabi_dmul>
 8005814:	4602      	mov	r2, r0
 8005816:	460b      	mov	r3, r1
 8005818:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800581c:	f7fa fd2e 	bl	800027c <__adddf3>
 8005820:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005824:	3601      	adds	r6, #1
 8005826:	9b05      	ldr	r3, [sp, #20]
 8005828:	429e      	cmp	r6, r3
 800582a:	f1a7 0708 	sub.w	r7, r7, #8
 800582e:	ddeb      	ble.n	8005808 <__kernel_rem_pio2+0xa0>
 8005830:	ed9d 7b02 	vldr	d7, [sp, #8]
 8005834:	f108 0801 	add.w	r8, r8, #1
 8005838:	ecaa 7b02 	vstmia	sl!, {d7}
 800583c:	3508      	adds	r5, #8
 800583e:	e7ca      	b.n	80057d6 <__kernel_rem_pio2+0x6e>
 8005840:	9b00      	ldr	r3, [sp, #0]
 8005842:	f8dd 8000 	ldr.w	r8, [sp]
 8005846:	aa0c      	add	r2, sp, #48	@ 0x30
 8005848:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800584c:	930a      	str	r3, [sp, #40]	@ 0x28
 800584e:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 8005850:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8005854:	9309      	str	r3, [sp, #36]	@ 0x24
 8005856:	ea4f 03c8 	mov.w	r3, r8, lsl #3
 800585a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800585c:	ab98      	add	r3, sp, #608	@ 0x260
 800585e:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8005862:	ed13 7b28 	vldr	d7, [r3, #-160]	@ 0xffffff60
 8005866:	ed8d 7b02 	vstr	d7, [sp, #8]
 800586a:	ac0c      	add	r4, sp, #48	@ 0x30
 800586c:	ab70      	add	r3, sp, #448	@ 0x1c0
 800586e:	eb03 05c8 	add.w	r5, r3, r8, lsl #3
 8005872:	46a1      	mov	r9, r4
 8005874:	46c2      	mov	sl, r8
 8005876:	f1ba 0f00 	cmp.w	sl, #0
 800587a:	f1a5 0508 	sub.w	r5, r5, #8
 800587e:	dc77      	bgt.n	8005970 <__kernel_rem_pio2+0x208>
 8005880:	4658      	mov	r0, fp
 8005882:	ed9d 0b02 	vldr	d0, [sp, #8]
 8005886:	f000 fac7 	bl	8005e18 <scalbn>
 800588a:	ec57 6b10 	vmov	r6, r7, d0
 800588e:	2200      	movs	r2, #0
 8005890:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 8005894:	4630      	mov	r0, r6
 8005896:	4639      	mov	r1, r7
 8005898:	f7fa fea6 	bl	80005e8 <__aeabi_dmul>
 800589c:	ec41 0b10 	vmov	d0, r0, r1
 80058a0:	f000 fb3a 	bl	8005f18 <floor>
 80058a4:	4b75      	ldr	r3, [pc, #468]	@ (8005a7c <__kernel_rem_pio2+0x314>)
 80058a6:	ec51 0b10 	vmov	r0, r1, d0
 80058aa:	2200      	movs	r2, #0
 80058ac:	f7fa fe9c 	bl	80005e8 <__aeabi_dmul>
 80058b0:	4602      	mov	r2, r0
 80058b2:	460b      	mov	r3, r1
 80058b4:	4630      	mov	r0, r6
 80058b6:	4639      	mov	r1, r7
 80058b8:	f7fa fcde 	bl	8000278 <__aeabi_dsub>
 80058bc:	460f      	mov	r7, r1
 80058be:	4606      	mov	r6, r0
 80058c0:	f7fb f92c 	bl	8000b1c <__aeabi_d2iz>
 80058c4:	9002      	str	r0, [sp, #8]
 80058c6:	f7fa fe25 	bl	8000514 <__aeabi_i2d>
 80058ca:	4602      	mov	r2, r0
 80058cc:	460b      	mov	r3, r1
 80058ce:	4630      	mov	r0, r6
 80058d0:	4639      	mov	r1, r7
 80058d2:	f7fa fcd1 	bl	8000278 <__aeabi_dsub>
 80058d6:	f1bb 0f00 	cmp.w	fp, #0
 80058da:	4606      	mov	r6, r0
 80058dc:	460f      	mov	r7, r1
 80058de:	dd6c      	ble.n	80059ba <__kernel_rem_pio2+0x252>
 80058e0:	f108 31ff 	add.w	r1, r8, #4294967295
 80058e4:	ab0c      	add	r3, sp, #48	@ 0x30
 80058e6:	9d02      	ldr	r5, [sp, #8]
 80058e8:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80058ec:	f1cb 0018 	rsb	r0, fp, #24
 80058f0:	fa43 f200 	asr.w	r2, r3, r0
 80058f4:	4415      	add	r5, r2
 80058f6:	4082      	lsls	r2, r0
 80058f8:	1a9b      	subs	r3, r3, r2
 80058fa:	aa0c      	add	r2, sp, #48	@ 0x30
 80058fc:	9502      	str	r5, [sp, #8]
 80058fe:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 8005902:	f1cb 0217 	rsb	r2, fp, #23
 8005906:	fa43 f902 	asr.w	r9, r3, r2
 800590a:	f1b9 0f00 	cmp.w	r9, #0
 800590e:	dd64      	ble.n	80059da <__kernel_rem_pio2+0x272>
 8005910:	9b02      	ldr	r3, [sp, #8]
 8005912:	2200      	movs	r2, #0
 8005914:	3301      	adds	r3, #1
 8005916:	9302      	str	r3, [sp, #8]
 8005918:	4615      	mov	r5, r2
 800591a:	f06f 417f 	mvn.w	r1, #4278190080	@ 0xff000000
 800591e:	4590      	cmp	r8, r2
 8005920:	f300 80b8 	bgt.w	8005a94 <__kernel_rem_pio2+0x32c>
 8005924:	f1bb 0f00 	cmp.w	fp, #0
 8005928:	dd07      	ble.n	800593a <__kernel_rem_pio2+0x1d2>
 800592a:	f1bb 0f01 	cmp.w	fp, #1
 800592e:	f000 80bf 	beq.w	8005ab0 <__kernel_rem_pio2+0x348>
 8005932:	f1bb 0f02 	cmp.w	fp, #2
 8005936:	f000 80c6 	beq.w	8005ac6 <__kernel_rem_pio2+0x35e>
 800593a:	f1b9 0f02 	cmp.w	r9, #2
 800593e:	d14c      	bne.n	80059da <__kernel_rem_pio2+0x272>
 8005940:	4632      	mov	r2, r6
 8005942:	463b      	mov	r3, r7
 8005944:	494e      	ldr	r1, [pc, #312]	@ (8005a80 <__kernel_rem_pio2+0x318>)
 8005946:	2000      	movs	r0, #0
 8005948:	f7fa fc96 	bl	8000278 <__aeabi_dsub>
 800594c:	4606      	mov	r6, r0
 800594e:	460f      	mov	r7, r1
 8005950:	2d00      	cmp	r5, #0
 8005952:	d042      	beq.n	80059da <__kernel_rem_pio2+0x272>
 8005954:	4658      	mov	r0, fp
 8005956:	ed9f 0b46 	vldr	d0, [pc, #280]	@ 8005a70 <__kernel_rem_pio2+0x308>
 800595a:	f000 fa5d 	bl	8005e18 <scalbn>
 800595e:	4630      	mov	r0, r6
 8005960:	4639      	mov	r1, r7
 8005962:	ec53 2b10 	vmov	r2, r3, d0
 8005966:	f7fa fc87 	bl	8000278 <__aeabi_dsub>
 800596a:	4606      	mov	r6, r0
 800596c:	460f      	mov	r7, r1
 800596e:	e034      	b.n	80059da <__kernel_rem_pio2+0x272>
 8005970:	4b44      	ldr	r3, [pc, #272]	@ (8005a84 <__kernel_rem_pio2+0x31c>)
 8005972:	2200      	movs	r2, #0
 8005974:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005978:	f7fa fe36 	bl	80005e8 <__aeabi_dmul>
 800597c:	f7fb f8ce 	bl	8000b1c <__aeabi_d2iz>
 8005980:	f7fa fdc8 	bl	8000514 <__aeabi_i2d>
 8005984:	4b40      	ldr	r3, [pc, #256]	@ (8005a88 <__kernel_rem_pio2+0x320>)
 8005986:	2200      	movs	r2, #0
 8005988:	4606      	mov	r6, r0
 800598a:	460f      	mov	r7, r1
 800598c:	f7fa fe2c 	bl	80005e8 <__aeabi_dmul>
 8005990:	4602      	mov	r2, r0
 8005992:	460b      	mov	r3, r1
 8005994:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005998:	f7fa fc6e 	bl	8000278 <__aeabi_dsub>
 800599c:	f7fb f8be 	bl	8000b1c <__aeabi_d2iz>
 80059a0:	e9d5 2300 	ldrd	r2, r3, [r5]
 80059a4:	f849 0b04 	str.w	r0, [r9], #4
 80059a8:	4639      	mov	r1, r7
 80059aa:	4630      	mov	r0, r6
 80059ac:	f7fa fc66 	bl	800027c <__adddf3>
 80059b0:	f10a 3aff 	add.w	sl, sl, #4294967295
 80059b4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80059b8:	e75d      	b.n	8005876 <__kernel_rem_pio2+0x10e>
 80059ba:	d107      	bne.n	80059cc <__kernel_rem_pio2+0x264>
 80059bc:	f108 33ff 	add.w	r3, r8, #4294967295
 80059c0:	aa0c      	add	r2, sp, #48	@ 0x30
 80059c2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80059c6:	ea4f 59e3 	mov.w	r9, r3, asr #23
 80059ca:	e79e      	b.n	800590a <__kernel_rem_pio2+0x1a2>
 80059cc:	4b2f      	ldr	r3, [pc, #188]	@ (8005a8c <__kernel_rem_pio2+0x324>)
 80059ce:	2200      	movs	r2, #0
 80059d0:	f7fb f890 	bl	8000af4 <__aeabi_dcmpge>
 80059d4:	2800      	cmp	r0, #0
 80059d6:	d143      	bne.n	8005a60 <__kernel_rem_pio2+0x2f8>
 80059d8:	4681      	mov	r9, r0
 80059da:	2200      	movs	r2, #0
 80059dc:	2300      	movs	r3, #0
 80059de:	4630      	mov	r0, r6
 80059e0:	4639      	mov	r1, r7
 80059e2:	f7fb f869 	bl	8000ab8 <__aeabi_dcmpeq>
 80059e6:	2800      	cmp	r0, #0
 80059e8:	f000 80bf 	beq.w	8005b6a <__kernel_rem_pio2+0x402>
 80059ec:	f108 33ff 	add.w	r3, r8, #4294967295
 80059f0:	2200      	movs	r2, #0
 80059f2:	9900      	ldr	r1, [sp, #0]
 80059f4:	428b      	cmp	r3, r1
 80059f6:	da6e      	bge.n	8005ad6 <__kernel_rem_pio2+0x36e>
 80059f8:	2a00      	cmp	r2, #0
 80059fa:	f000 8089 	beq.w	8005b10 <__kernel_rem_pio2+0x3a8>
 80059fe:	f108 38ff 	add.w	r8, r8, #4294967295
 8005a02:	ab0c      	add	r3, sp, #48	@ 0x30
 8005a04:	f1ab 0b18 	sub.w	fp, fp, #24
 8005a08:	f853 3028 	ldr.w	r3, [r3, r8, lsl #2]
 8005a0c:	2b00      	cmp	r3, #0
 8005a0e:	d0f6      	beq.n	80059fe <__kernel_rem_pio2+0x296>
 8005a10:	4658      	mov	r0, fp
 8005a12:	ed9f 0b17 	vldr	d0, [pc, #92]	@ 8005a70 <__kernel_rem_pio2+0x308>
 8005a16:	f000 f9ff 	bl	8005e18 <scalbn>
 8005a1a:	f108 0301 	add.w	r3, r8, #1
 8005a1e:	00da      	lsls	r2, r3, #3
 8005a20:	9205      	str	r2, [sp, #20]
 8005a22:	ec55 4b10 	vmov	r4, r5, d0
 8005a26:	aa70      	add	r2, sp, #448	@ 0x1c0
 8005a28:	f8df b058 	ldr.w	fp, [pc, #88]	@ 8005a84 <__kernel_rem_pio2+0x31c>
 8005a2c:	eb02 07c3 	add.w	r7, r2, r3, lsl #3
 8005a30:	4646      	mov	r6, r8
 8005a32:	f04f 0a00 	mov.w	sl, #0
 8005a36:	2e00      	cmp	r6, #0
 8005a38:	f280 80cf 	bge.w	8005bda <__kernel_rem_pio2+0x472>
 8005a3c:	4644      	mov	r4, r8
 8005a3e:	2c00      	cmp	r4, #0
 8005a40:	f2c0 80fd 	blt.w	8005c3e <__kernel_rem_pio2+0x4d6>
 8005a44:	4b12      	ldr	r3, [pc, #72]	@ (8005a90 <__kernel_rem_pio2+0x328>)
 8005a46:	461f      	mov	r7, r3
 8005a48:	ab70      	add	r3, sp, #448	@ 0x1c0
 8005a4a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8005a4e:	9306      	str	r3, [sp, #24]
 8005a50:	f04f 0a00 	mov.w	sl, #0
 8005a54:	f04f 0b00 	mov.w	fp, #0
 8005a58:	2600      	movs	r6, #0
 8005a5a:	eba8 0504 	sub.w	r5, r8, r4
 8005a5e:	e0e2      	b.n	8005c26 <__kernel_rem_pio2+0x4be>
 8005a60:	f04f 0902 	mov.w	r9, #2
 8005a64:	e754      	b.n	8005910 <__kernel_rem_pio2+0x1a8>
 8005a66:	bf00      	nop
	...
 8005a74:	3ff00000 	.word	0x3ff00000
 8005a78:	080062a0 	.word	0x080062a0
 8005a7c:	40200000 	.word	0x40200000
 8005a80:	3ff00000 	.word	0x3ff00000
 8005a84:	3e700000 	.word	0x3e700000
 8005a88:	41700000 	.word	0x41700000
 8005a8c:	3fe00000 	.word	0x3fe00000
 8005a90:	08006260 	.word	0x08006260
 8005a94:	f854 3b04 	ldr.w	r3, [r4], #4
 8005a98:	b945      	cbnz	r5, 8005aac <__kernel_rem_pio2+0x344>
 8005a9a:	b123      	cbz	r3, 8005aa6 <__kernel_rem_pio2+0x33e>
 8005a9c:	f1c3 7380 	rsb	r3, r3, #16777216	@ 0x1000000
 8005aa0:	f844 3c04 	str.w	r3, [r4, #-4]
 8005aa4:	2301      	movs	r3, #1
 8005aa6:	3201      	adds	r2, #1
 8005aa8:	461d      	mov	r5, r3
 8005aaa:	e738      	b.n	800591e <__kernel_rem_pio2+0x1b6>
 8005aac:	1acb      	subs	r3, r1, r3
 8005aae:	e7f7      	b.n	8005aa0 <__kernel_rem_pio2+0x338>
 8005ab0:	f108 32ff 	add.w	r2, r8, #4294967295
 8005ab4:	ab0c      	add	r3, sp, #48	@ 0x30
 8005ab6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005aba:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8005abe:	a90c      	add	r1, sp, #48	@ 0x30
 8005ac0:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8005ac4:	e739      	b.n	800593a <__kernel_rem_pio2+0x1d2>
 8005ac6:	f108 32ff 	add.w	r2, r8, #4294967295
 8005aca:	ab0c      	add	r3, sp, #48	@ 0x30
 8005acc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005ad0:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8005ad4:	e7f3      	b.n	8005abe <__kernel_rem_pio2+0x356>
 8005ad6:	a90c      	add	r1, sp, #48	@ 0x30
 8005ad8:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8005adc:	3b01      	subs	r3, #1
 8005ade:	430a      	orrs	r2, r1
 8005ae0:	e787      	b.n	80059f2 <__kernel_rem_pio2+0x28a>
 8005ae2:	3401      	adds	r4, #1
 8005ae4:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8005ae8:	2a00      	cmp	r2, #0
 8005aea:	d0fa      	beq.n	8005ae2 <__kernel_rem_pio2+0x37a>
 8005aec:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005aee:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8005af2:	eb0d 0503 	add.w	r5, sp, r3
 8005af6:	9b06      	ldr	r3, [sp, #24]
 8005af8:	aa20      	add	r2, sp, #128	@ 0x80
 8005afa:	4443      	add	r3, r8
 8005afc:	f108 0701 	add.w	r7, r8, #1
 8005b00:	3d98      	subs	r5, #152	@ 0x98
 8005b02:	eb02 06c3 	add.w	r6, r2, r3, lsl #3
 8005b06:	4444      	add	r4, r8
 8005b08:	42bc      	cmp	r4, r7
 8005b0a:	da04      	bge.n	8005b16 <__kernel_rem_pio2+0x3ae>
 8005b0c:	46a0      	mov	r8, r4
 8005b0e:	e6a2      	b.n	8005856 <__kernel_rem_pio2+0xee>
 8005b10:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005b12:	2401      	movs	r4, #1
 8005b14:	e7e6      	b.n	8005ae4 <__kernel_rem_pio2+0x37c>
 8005b16:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005b18:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 8005b1c:	f7fa fcfa 	bl	8000514 <__aeabi_i2d>
 8005b20:	ed9f 7bb1 	vldr	d7, [pc, #708]	@ 8005de8 <__kernel_rem_pio2+0x680>
 8005b24:	e8e6 0102 	strd	r0, r1, [r6], #8
 8005b28:	ed8d 7b02 	vstr	d7, [sp, #8]
 8005b2c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005b30:	46b2      	mov	sl, r6
 8005b32:	f04f 0800 	mov.w	r8, #0
 8005b36:	9b05      	ldr	r3, [sp, #20]
 8005b38:	4598      	cmp	r8, r3
 8005b3a:	dd05      	ble.n	8005b48 <__kernel_rem_pio2+0x3e0>
 8005b3c:	ed9d 7b02 	vldr	d7, [sp, #8]
 8005b40:	3701      	adds	r7, #1
 8005b42:	eca5 7b02 	vstmia	r5!, {d7}
 8005b46:	e7df      	b.n	8005b08 <__kernel_rem_pio2+0x3a0>
 8005b48:	e97a 2302 	ldrd	r2, r3, [sl, #-8]!
 8005b4c:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 8005b50:	f7fa fd4a 	bl	80005e8 <__aeabi_dmul>
 8005b54:	4602      	mov	r2, r0
 8005b56:	460b      	mov	r3, r1
 8005b58:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005b5c:	f7fa fb8e 	bl	800027c <__adddf3>
 8005b60:	f108 0801 	add.w	r8, r8, #1
 8005b64:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005b68:	e7e5      	b.n	8005b36 <__kernel_rem_pio2+0x3ce>
 8005b6a:	f1cb 0000 	rsb	r0, fp, #0
 8005b6e:	ec47 6b10 	vmov	d0, r6, r7
 8005b72:	f000 f951 	bl	8005e18 <scalbn>
 8005b76:	ec55 4b10 	vmov	r4, r5, d0
 8005b7a:	4b9d      	ldr	r3, [pc, #628]	@ (8005df0 <__kernel_rem_pio2+0x688>)
 8005b7c:	2200      	movs	r2, #0
 8005b7e:	4620      	mov	r0, r4
 8005b80:	4629      	mov	r1, r5
 8005b82:	f7fa ffb7 	bl	8000af4 <__aeabi_dcmpge>
 8005b86:	b300      	cbz	r0, 8005bca <__kernel_rem_pio2+0x462>
 8005b88:	4b9a      	ldr	r3, [pc, #616]	@ (8005df4 <__kernel_rem_pio2+0x68c>)
 8005b8a:	2200      	movs	r2, #0
 8005b8c:	4620      	mov	r0, r4
 8005b8e:	4629      	mov	r1, r5
 8005b90:	f7fa fd2a 	bl	80005e8 <__aeabi_dmul>
 8005b94:	f7fa ffc2 	bl	8000b1c <__aeabi_d2iz>
 8005b98:	4606      	mov	r6, r0
 8005b9a:	f7fa fcbb 	bl	8000514 <__aeabi_i2d>
 8005b9e:	4b94      	ldr	r3, [pc, #592]	@ (8005df0 <__kernel_rem_pio2+0x688>)
 8005ba0:	2200      	movs	r2, #0
 8005ba2:	f7fa fd21 	bl	80005e8 <__aeabi_dmul>
 8005ba6:	460b      	mov	r3, r1
 8005ba8:	4602      	mov	r2, r0
 8005baa:	4629      	mov	r1, r5
 8005bac:	4620      	mov	r0, r4
 8005bae:	f7fa fb63 	bl	8000278 <__aeabi_dsub>
 8005bb2:	f7fa ffb3 	bl	8000b1c <__aeabi_d2iz>
 8005bb6:	ab0c      	add	r3, sp, #48	@ 0x30
 8005bb8:	f10b 0b18 	add.w	fp, fp, #24
 8005bbc:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 8005bc0:	f108 0801 	add.w	r8, r8, #1
 8005bc4:	f843 6028 	str.w	r6, [r3, r8, lsl #2]
 8005bc8:	e722      	b.n	8005a10 <__kernel_rem_pio2+0x2a8>
 8005bca:	4620      	mov	r0, r4
 8005bcc:	4629      	mov	r1, r5
 8005bce:	f7fa ffa5 	bl	8000b1c <__aeabi_d2iz>
 8005bd2:	ab0c      	add	r3, sp, #48	@ 0x30
 8005bd4:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 8005bd8:	e71a      	b.n	8005a10 <__kernel_rem_pio2+0x2a8>
 8005bda:	ab0c      	add	r3, sp, #48	@ 0x30
 8005bdc:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8005be0:	f7fa fc98 	bl	8000514 <__aeabi_i2d>
 8005be4:	4622      	mov	r2, r4
 8005be6:	462b      	mov	r3, r5
 8005be8:	f7fa fcfe 	bl	80005e8 <__aeabi_dmul>
 8005bec:	4652      	mov	r2, sl
 8005bee:	e967 0102 	strd	r0, r1, [r7, #-8]!
 8005bf2:	465b      	mov	r3, fp
 8005bf4:	4620      	mov	r0, r4
 8005bf6:	4629      	mov	r1, r5
 8005bf8:	f7fa fcf6 	bl	80005e8 <__aeabi_dmul>
 8005bfc:	3e01      	subs	r6, #1
 8005bfe:	4604      	mov	r4, r0
 8005c00:	460d      	mov	r5, r1
 8005c02:	e718      	b.n	8005a36 <__kernel_rem_pio2+0x2ce>
 8005c04:	9906      	ldr	r1, [sp, #24]
 8005c06:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 8005c0a:	9106      	str	r1, [sp, #24]
 8005c0c:	e8f7 0102 	ldrd	r0, r1, [r7], #8
 8005c10:	f7fa fcea 	bl	80005e8 <__aeabi_dmul>
 8005c14:	4602      	mov	r2, r0
 8005c16:	460b      	mov	r3, r1
 8005c18:	4650      	mov	r0, sl
 8005c1a:	4659      	mov	r1, fp
 8005c1c:	f7fa fb2e 	bl	800027c <__adddf3>
 8005c20:	3601      	adds	r6, #1
 8005c22:	4682      	mov	sl, r0
 8005c24:	468b      	mov	fp, r1
 8005c26:	9b00      	ldr	r3, [sp, #0]
 8005c28:	429e      	cmp	r6, r3
 8005c2a:	dc01      	bgt.n	8005c30 <__kernel_rem_pio2+0x4c8>
 8005c2c:	42b5      	cmp	r5, r6
 8005c2e:	dae9      	bge.n	8005c04 <__kernel_rem_pio2+0x49c>
 8005c30:	ab48      	add	r3, sp, #288	@ 0x120
 8005c32:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8005c36:	e9c5 ab00 	strd	sl, fp, [r5]
 8005c3a:	3c01      	subs	r4, #1
 8005c3c:	e6ff      	b.n	8005a3e <__kernel_rem_pio2+0x2d6>
 8005c3e:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 8005c40:	2b02      	cmp	r3, #2
 8005c42:	dc0b      	bgt.n	8005c5c <__kernel_rem_pio2+0x4f4>
 8005c44:	2b00      	cmp	r3, #0
 8005c46:	dc39      	bgt.n	8005cbc <__kernel_rem_pio2+0x554>
 8005c48:	d05d      	beq.n	8005d06 <__kernel_rem_pio2+0x59e>
 8005c4a:	9b02      	ldr	r3, [sp, #8]
 8005c4c:	f003 0007 	and.w	r0, r3, #7
 8005c50:	f50d 7d19 	add.w	sp, sp, #612	@ 0x264
 8005c54:	ecbd 8b02 	vpop	{d8}
 8005c58:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005c5c:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 8005c5e:	2b03      	cmp	r3, #3
 8005c60:	d1f3      	bne.n	8005c4a <__kernel_rem_pio2+0x4e2>
 8005c62:	9b05      	ldr	r3, [sp, #20]
 8005c64:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8005c68:	eb0d 0403 	add.w	r4, sp, r3
 8005c6c:	f5a4 74a4 	sub.w	r4, r4, #328	@ 0x148
 8005c70:	4625      	mov	r5, r4
 8005c72:	46c2      	mov	sl, r8
 8005c74:	f1ba 0f00 	cmp.w	sl, #0
 8005c78:	f1a5 0508 	sub.w	r5, r5, #8
 8005c7c:	dc6b      	bgt.n	8005d56 <__kernel_rem_pio2+0x5ee>
 8005c7e:	4645      	mov	r5, r8
 8005c80:	2d01      	cmp	r5, #1
 8005c82:	f1a4 0408 	sub.w	r4, r4, #8
 8005c86:	f300 8087 	bgt.w	8005d98 <__kernel_rem_pio2+0x630>
 8005c8a:	9c05      	ldr	r4, [sp, #20]
 8005c8c:	ab48      	add	r3, sp, #288	@ 0x120
 8005c8e:	441c      	add	r4, r3
 8005c90:	2000      	movs	r0, #0
 8005c92:	2100      	movs	r1, #0
 8005c94:	f1b8 0f01 	cmp.w	r8, #1
 8005c98:	f300 809c 	bgt.w	8005dd4 <__kernel_rem_pio2+0x66c>
 8005c9c:	e9dd 7848 	ldrd	r7, r8, [sp, #288]	@ 0x120
 8005ca0:	e9dd 564a 	ldrd	r5, r6, [sp, #296]	@ 0x128
 8005ca4:	f1b9 0f00 	cmp.w	r9, #0
 8005ca8:	f040 80a6 	bne.w	8005df8 <__kernel_rem_pio2+0x690>
 8005cac:	9b04      	ldr	r3, [sp, #16]
 8005cae:	e9c3 7800 	strd	r7, r8, [r3]
 8005cb2:	e9c3 5602 	strd	r5, r6, [r3, #8]
 8005cb6:	e9c3 0104 	strd	r0, r1, [r3, #16]
 8005cba:	e7c6      	b.n	8005c4a <__kernel_rem_pio2+0x4e2>
 8005cbc:	9d05      	ldr	r5, [sp, #20]
 8005cbe:	ab48      	add	r3, sp, #288	@ 0x120
 8005cc0:	441d      	add	r5, r3
 8005cc2:	4644      	mov	r4, r8
 8005cc4:	2000      	movs	r0, #0
 8005cc6:	2100      	movs	r1, #0
 8005cc8:	2c00      	cmp	r4, #0
 8005cca:	da35      	bge.n	8005d38 <__kernel_rem_pio2+0x5d0>
 8005ccc:	f1b9 0f00 	cmp.w	r9, #0
 8005cd0:	d038      	beq.n	8005d44 <__kernel_rem_pio2+0x5dc>
 8005cd2:	4602      	mov	r2, r0
 8005cd4:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8005cd8:	9c04      	ldr	r4, [sp, #16]
 8005cda:	e9c4 2300 	strd	r2, r3, [r4]
 8005cde:	4602      	mov	r2, r0
 8005ce0:	460b      	mov	r3, r1
 8005ce2:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	@ 0x120
 8005ce6:	f7fa fac7 	bl	8000278 <__aeabi_dsub>
 8005cea:	ad4a      	add	r5, sp, #296	@ 0x128
 8005cec:	2401      	movs	r4, #1
 8005cee:	45a0      	cmp	r8, r4
 8005cf0:	da2b      	bge.n	8005d4a <__kernel_rem_pio2+0x5e2>
 8005cf2:	f1b9 0f00 	cmp.w	r9, #0
 8005cf6:	d002      	beq.n	8005cfe <__kernel_rem_pio2+0x596>
 8005cf8:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8005cfc:	4619      	mov	r1, r3
 8005cfe:	9b04      	ldr	r3, [sp, #16]
 8005d00:	e9c3 0102 	strd	r0, r1, [r3, #8]
 8005d04:	e7a1      	b.n	8005c4a <__kernel_rem_pio2+0x4e2>
 8005d06:	9c05      	ldr	r4, [sp, #20]
 8005d08:	ab48      	add	r3, sp, #288	@ 0x120
 8005d0a:	441c      	add	r4, r3
 8005d0c:	2000      	movs	r0, #0
 8005d0e:	2100      	movs	r1, #0
 8005d10:	f1b8 0f00 	cmp.w	r8, #0
 8005d14:	da09      	bge.n	8005d2a <__kernel_rem_pio2+0x5c2>
 8005d16:	f1b9 0f00 	cmp.w	r9, #0
 8005d1a:	d002      	beq.n	8005d22 <__kernel_rem_pio2+0x5ba>
 8005d1c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8005d20:	4619      	mov	r1, r3
 8005d22:	9b04      	ldr	r3, [sp, #16]
 8005d24:	e9c3 0100 	strd	r0, r1, [r3]
 8005d28:	e78f      	b.n	8005c4a <__kernel_rem_pio2+0x4e2>
 8005d2a:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8005d2e:	f7fa faa5 	bl	800027c <__adddf3>
 8005d32:	f108 38ff 	add.w	r8, r8, #4294967295
 8005d36:	e7eb      	b.n	8005d10 <__kernel_rem_pio2+0x5a8>
 8005d38:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 8005d3c:	f7fa fa9e 	bl	800027c <__adddf3>
 8005d40:	3c01      	subs	r4, #1
 8005d42:	e7c1      	b.n	8005cc8 <__kernel_rem_pio2+0x560>
 8005d44:	4602      	mov	r2, r0
 8005d46:	460b      	mov	r3, r1
 8005d48:	e7c6      	b.n	8005cd8 <__kernel_rem_pio2+0x570>
 8005d4a:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 8005d4e:	f7fa fa95 	bl	800027c <__adddf3>
 8005d52:	3401      	adds	r4, #1
 8005d54:	e7cb      	b.n	8005cee <__kernel_rem_pio2+0x586>
 8005d56:	ed95 7b00 	vldr	d7, [r5]
 8005d5a:	ed8d 7b00 	vstr	d7, [sp]
 8005d5e:	ed95 7b02 	vldr	d7, [r5, #8]
 8005d62:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005d66:	ec53 2b17 	vmov	r2, r3, d7
 8005d6a:	ed8d 7b06 	vstr	d7, [sp, #24]
 8005d6e:	f7fa fa85 	bl	800027c <__adddf3>
 8005d72:	4602      	mov	r2, r0
 8005d74:	460b      	mov	r3, r1
 8005d76:	4606      	mov	r6, r0
 8005d78:	460f      	mov	r7, r1
 8005d7a:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005d7e:	f7fa fa7b 	bl	8000278 <__aeabi_dsub>
 8005d82:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005d86:	f7fa fa79 	bl	800027c <__adddf3>
 8005d8a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005d8e:	e9c5 0102 	strd	r0, r1, [r5, #8]
 8005d92:	e9c5 6700 	strd	r6, r7, [r5]
 8005d96:	e76d      	b.n	8005c74 <__kernel_rem_pio2+0x50c>
 8005d98:	ed94 7b00 	vldr	d7, [r4]
 8005d9c:	e9d4 ab02 	ldrd	sl, fp, [r4, #8]
 8005da0:	ec51 0b17 	vmov	r0, r1, d7
 8005da4:	4652      	mov	r2, sl
 8005da6:	465b      	mov	r3, fp
 8005da8:	ed8d 7b00 	vstr	d7, [sp]
 8005dac:	f7fa fa66 	bl	800027c <__adddf3>
 8005db0:	4602      	mov	r2, r0
 8005db2:	460b      	mov	r3, r1
 8005db4:	4606      	mov	r6, r0
 8005db6:	460f      	mov	r7, r1
 8005db8:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005dbc:	f7fa fa5c 	bl	8000278 <__aeabi_dsub>
 8005dc0:	4652      	mov	r2, sl
 8005dc2:	465b      	mov	r3, fp
 8005dc4:	f7fa fa5a 	bl	800027c <__adddf3>
 8005dc8:	3d01      	subs	r5, #1
 8005dca:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8005dce:	e9c4 6700 	strd	r6, r7, [r4]
 8005dd2:	e755      	b.n	8005c80 <__kernel_rem_pio2+0x518>
 8005dd4:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8005dd8:	f7fa fa50 	bl	800027c <__adddf3>
 8005ddc:	f108 38ff 	add.w	r8, r8, #4294967295
 8005de0:	e758      	b.n	8005c94 <__kernel_rem_pio2+0x52c>
 8005de2:	bf00      	nop
 8005de4:	f3af 8000 	nop.w
	...
 8005df0:	41700000 	.word	0x41700000
 8005df4:	3e700000 	.word	0x3e700000
 8005df8:	9b04      	ldr	r3, [sp, #16]
 8005dfa:	9a04      	ldr	r2, [sp, #16]
 8005dfc:	601f      	str	r7, [r3, #0]
 8005dfe:	f108 4400 	add.w	r4, r8, #2147483648	@ 0x80000000
 8005e02:	605c      	str	r4, [r3, #4]
 8005e04:	609d      	str	r5, [r3, #8]
 8005e06:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8005e0a:	60d3      	str	r3, [r2, #12]
 8005e0c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8005e10:	6110      	str	r0, [r2, #16]
 8005e12:	6153      	str	r3, [r2, #20]
 8005e14:	e719      	b.n	8005c4a <__kernel_rem_pio2+0x4e2>
 8005e16:	bf00      	nop

08005e18 <scalbn>:
 8005e18:	b570      	push	{r4, r5, r6, lr}
 8005e1a:	ec55 4b10 	vmov	r4, r5, d0
 8005e1e:	f3c5 510a 	ubfx	r1, r5, #20, #11
 8005e22:	4606      	mov	r6, r0
 8005e24:	462b      	mov	r3, r5
 8005e26:	b991      	cbnz	r1, 8005e4e <scalbn+0x36>
 8005e28:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 8005e2c:	4323      	orrs	r3, r4
 8005e2e:	d03d      	beq.n	8005eac <scalbn+0x94>
 8005e30:	4b35      	ldr	r3, [pc, #212]	@ (8005f08 <scalbn+0xf0>)
 8005e32:	4620      	mov	r0, r4
 8005e34:	4629      	mov	r1, r5
 8005e36:	2200      	movs	r2, #0
 8005e38:	f7fa fbd6 	bl	80005e8 <__aeabi_dmul>
 8005e3c:	4b33      	ldr	r3, [pc, #204]	@ (8005f0c <scalbn+0xf4>)
 8005e3e:	429e      	cmp	r6, r3
 8005e40:	4604      	mov	r4, r0
 8005e42:	460d      	mov	r5, r1
 8005e44:	da0f      	bge.n	8005e66 <scalbn+0x4e>
 8005e46:	a328      	add	r3, pc, #160	@ (adr r3, 8005ee8 <scalbn+0xd0>)
 8005e48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e4c:	e01e      	b.n	8005e8c <scalbn+0x74>
 8005e4e:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8005e52:	4291      	cmp	r1, r2
 8005e54:	d10b      	bne.n	8005e6e <scalbn+0x56>
 8005e56:	4622      	mov	r2, r4
 8005e58:	4620      	mov	r0, r4
 8005e5a:	4629      	mov	r1, r5
 8005e5c:	f7fa fa0e 	bl	800027c <__adddf3>
 8005e60:	4604      	mov	r4, r0
 8005e62:	460d      	mov	r5, r1
 8005e64:	e022      	b.n	8005eac <scalbn+0x94>
 8005e66:	460b      	mov	r3, r1
 8005e68:	f3c1 510a 	ubfx	r1, r1, #20, #11
 8005e6c:	3936      	subs	r1, #54	@ 0x36
 8005e6e:	f24c 3250 	movw	r2, #50000	@ 0xc350
 8005e72:	4296      	cmp	r6, r2
 8005e74:	dd0d      	ble.n	8005e92 <scalbn+0x7a>
 8005e76:	2d00      	cmp	r5, #0
 8005e78:	a11d      	add	r1, pc, #116	@ (adr r1, 8005ef0 <scalbn+0xd8>)
 8005e7a:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005e7e:	da02      	bge.n	8005e86 <scalbn+0x6e>
 8005e80:	a11d      	add	r1, pc, #116	@ (adr r1, 8005ef8 <scalbn+0xe0>)
 8005e82:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005e86:	a31a      	add	r3, pc, #104	@ (adr r3, 8005ef0 <scalbn+0xd8>)
 8005e88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e8c:	f7fa fbac 	bl	80005e8 <__aeabi_dmul>
 8005e90:	e7e6      	b.n	8005e60 <scalbn+0x48>
 8005e92:	1872      	adds	r2, r6, r1
 8005e94:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 8005e98:	428a      	cmp	r2, r1
 8005e9a:	dcec      	bgt.n	8005e76 <scalbn+0x5e>
 8005e9c:	2a00      	cmp	r2, #0
 8005e9e:	dd08      	ble.n	8005eb2 <scalbn+0x9a>
 8005ea0:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8005ea4:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8005ea8:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8005eac:	ec45 4b10 	vmov	d0, r4, r5
 8005eb0:	bd70      	pop	{r4, r5, r6, pc}
 8005eb2:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 8005eb6:	da08      	bge.n	8005eca <scalbn+0xb2>
 8005eb8:	2d00      	cmp	r5, #0
 8005eba:	a10b      	add	r1, pc, #44	@ (adr r1, 8005ee8 <scalbn+0xd0>)
 8005ebc:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005ec0:	dac1      	bge.n	8005e46 <scalbn+0x2e>
 8005ec2:	a10f      	add	r1, pc, #60	@ (adr r1, 8005f00 <scalbn+0xe8>)
 8005ec4:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005ec8:	e7bd      	b.n	8005e46 <scalbn+0x2e>
 8005eca:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8005ece:	3236      	adds	r2, #54	@ 0x36
 8005ed0:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8005ed4:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8005ed8:	4620      	mov	r0, r4
 8005eda:	4b0d      	ldr	r3, [pc, #52]	@ (8005f10 <scalbn+0xf8>)
 8005edc:	4629      	mov	r1, r5
 8005ede:	2200      	movs	r2, #0
 8005ee0:	e7d4      	b.n	8005e8c <scalbn+0x74>
 8005ee2:	bf00      	nop
 8005ee4:	f3af 8000 	nop.w
 8005ee8:	c2f8f359 	.word	0xc2f8f359
 8005eec:	01a56e1f 	.word	0x01a56e1f
 8005ef0:	8800759c 	.word	0x8800759c
 8005ef4:	7e37e43c 	.word	0x7e37e43c
 8005ef8:	8800759c 	.word	0x8800759c
 8005efc:	fe37e43c 	.word	0xfe37e43c
 8005f00:	c2f8f359 	.word	0xc2f8f359
 8005f04:	81a56e1f 	.word	0x81a56e1f
 8005f08:	43500000 	.word	0x43500000
 8005f0c:	ffff3cb0 	.word	0xffff3cb0
 8005f10:	3c900000 	.word	0x3c900000
 8005f14:	00000000 	.word	0x00000000

08005f18 <floor>:
 8005f18:	ec51 0b10 	vmov	r0, r1, d0
 8005f1c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8005f20:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005f24:	f2a3 36ff 	subw	r6, r3, #1023	@ 0x3ff
 8005f28:	2e13      	cmp	r6, #19
 8005f2a:	460c      	mov	r4, r1
 8005f2c:	4605      	mov	r5, r0
 8005f2e:	4680      	mov	r8, r0
 8005f30:	dc34      	bgt.n	8005f9c <floor+0x84>
 8005f32:	2e00      	cmp	r6, #0
 8005f34:	da17      	bge.n	8005f66 <floor+0x4e>
 8005f36:	a332      	add	r3, pc, #200	@ (adr r3, 8006000 <floor+0xe8>)
 8005f38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f3c:	f7fa f99e 	bl	800027c <__adddf3>
 8005f40:	2200      	movs	r2, #0
 8005f42:	2300      	movs	r3, #0
 8005f44:	f7fa fde0 	bl	8000b08 <__aeabi_dcmpgt>
 8005f48:	b150      	cbz	r0, 8005f60 <floor+0x48>
 8005f4a:	2c00      	cmp	r4, #0
 8005f4c:	da55      	bge.n	8005ffa <floor+0xe2>
 8005f4e:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 8005f52:	432c      	orrs	r4, r5
 8005f54:	2500      	movs	r5, #0
 8005f56:	42ac      	cmp	r4, r5
 8005f58:	4c2b      	ldr	r4, [pc, #172]	@ (8006008 <floor+0xf0>)
 8005f5a:	bf08      	it	eq
 8005f5c:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 8005f60:	4621      	mov	r1, r4
 8005f62:	4628      	mov	r0, r5
 8005f64:	e023      	b.n	8005fae <floor+0x96>
 8005f66:	4f29      	ldr	r7, [pc, #164]	@ (800600c <floor+0xf4>)
 8005f68:	4137      	asrs	r7, r6
 8005f6a:	ea01 0307 	and.w	r3, r1, r7
 8005f6e:	4303      	orrs	r3, r0
 8005f70:	d01d      	beq.n	8005fae <floor+0x96>
 8005f72:	a323      	add	r3, pc, #140	@ (adr r3, 8006000 <floor+0xe8>)
 8005f74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f78:	f7fa f980 	bl	800027c <__adddf3>
 8005f7c:	2200      	movs	r2, #0
 8005f7e:	2300      	movs	r3, #0
 8005f80:	f7fa fdc2 	bl	8000b08 <__aeabi_dcmpgt>
 8005f84:	2800      	cmp	r0, #0
 8005f86:	d0eb      	beq.n	8005f60 <floor+0x48>
 8005f88:	2c00      	cmp	r4, #0
 8005f8a:	bfbe      	ittt	lt
 8005f8c:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 8005f90:	4133      	asrlt	r3, r6
 8005f92:	18e4      	addlt	r4, r4, r3
 8005f94:	ea24 0407 	bic.w	r4, r4, r7
 8005f98:	2500      	movs	r5, #0
 8005f9a:	e7e1      	b.n	8005f60 <floor+0x48>
 8005f9c:	2e33      	cmp	r6, #51	@ 0x33
 8005f9e:	dd0a      	ble.n	8005fb6 <floor+0x9e>
 8005fa0:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 8005fa4:	d103      	bne.n	8005fae <floor+0x96>
 8005fa6:	4602      	mov	r2, r0
 8005fa8:	460b      	mov	r3, r1
 8005faa:	f7fa f967 	bl	800027c <__adddf3>
 8005fae:	ec41 0b10 	vmov	d0, r0, r1
 8005fb2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005fb6:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 8005fba:	f04f 37ff 	mov.w	r7, #4294967295
 8005fbe:	40df      	lsrs	r7, r3
 8005fc0:	4207      	tst	r7, r0
 8005fc2:	d0f4      	beq.n	8005fae <floor+0x96>
 8005fc4:	a30e      	add	r3, pc, #56	@ (adr r3, 8006000 <floor+0xe8>)
 8005fc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005fca:	f7fa f957 	bl	800027c <__adddf3>
 8005fce:	2200      	movs	r2, #0
 8005fd0:	2300      	movs	r3, #0
 8005fd2:	f7fa fd99 	bl	8000b08 <__aeabi_dcmpgt>
 8005fd6:	2800      	cmp	r0, #0
 8005fd8:	d0c2      	beq.n	8005f60 <floor+0x48>
 8005fda:	2c00      	cmp	r4, #0
 8005fdc:	da0a      	bge.n	8005ff4 <floor+0xdc>
 8005fde:	2e14      	cmp	r6, #20
 8005fe0:	d101      	bne.n	8005fe6 <floor+0xce>
 8005fe2:	3401      	adds	r4, #1
 8005fe4:	e006      	b.n	8005ff4 <floor+0xdc>
 8005fe6:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 8005fea:	2301      	movs	r3, #1
 8005fec:	40b3      	lsls	r3, r6
 8005fee:	441d      	add	r5, r3
 8005ff0:	4545      	cmp	r5, r8
 8005ff2:	d3f6      	bcc.n	8005fe2 <floor+0xca>
 8005ff4:	ea25 0507 	bic.w	r5, r5, r7
 8005ff8:	e7b2      	b.n	8005f60 <floor+0x48>
 8005ffa:	2500      	movs	r5, #0
 8005ffc:	462c      	mov	r4, r5
 8005ffe:	e7af      	b.n	8005f60 <floor+0x48>
 8006000:	8800759c 	.word	0x8800759c
 8006004:	7e37e43c 	.word	0x7e37e43c
 8006008:	bff00000 	.word	0xbff00000
 800600c:	000fffff 	.word	0x000fffff

08006010 <_init>:
 8006010:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006012:	bf00      	nop
 8006014:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006016:	bc08      	pop	{r3}
 8006018:	469e      	mov	lr, r3
 800601a:	4770      	bx	lr

0800601c <_fini>:
 800601c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800601e:	bf00      	nop
 8006020:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006022:	bc08      	pop	{r3}
 8006024:	469e      	mov	lr, r3
 8006026:	4770      	bx	lr
