$date
	Wed Dec 21 08:18:07 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_full_adder $end
$var wire 1 ! S $end
$var wire 1 " C $end
$var reg 1 # A $end
$var reg 1 $ B $end
$var reg 1 % Cin $end
$var integer 32 & i [31:0] $end
$scope module DUT $end
$var wire 1 # A $end
$var wire 1 $ B $end
$var wire 1 " C $end
$var wire 1 % Cin $end
$var wire 1 ' s1 $end
$var wire 1 ( c2 $end
$var wire 1 ) c1 $end
$var wire 1 ! S $end
$scope module U1 $end
$var wire 1 # A $end
$var wire 1 $ B $end
$var reg 1 ) C $end
$var reg 1 ' S $end
$upscope $end
$scope module U2 $end
$var wire 1 ' A $end
$var wire 1 % B $end
$var reg 1 ( C $end
$var reg 1 ! S $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0)
0(
0'
b0 &
0%
0$
0#
0"
0!
$end
#10
1!
1%
b1 &
#20
1'
1!
1$
0%
b10 &
#30
1"
1(
0!
1%
b11 &
#40
0"
0(
1!
1#
0$
0%
b100 &
#50
1"
1(
0!
1%
b101 &
#60
1)
0'
0(
0!
1$
0%
b110 &
#70
1!
1%
b111 &
#80
b1000 &
